-- Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
-- Date        : Mon Mar 03 09:35:25 2014
-- Host        : XHDVENKATE32 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               c:/training/UltraScale/labs/Design_Migration/KCU105/QSGMII/QSGMII.srcs/sources_1/ip/quadsgmii/quadsgmii_funcsim.vhdl
-- Design      : quadsgmii
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k325tffg900-2
-- --------------------------------------------------------------------------------
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiAGGREGATOR is
  port (
    TXPD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ENABLEALIGN : out STD_LOGIC;
    TXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    I1 : in STD_LOGIC;
    POWERDOWN0 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    ENABLEALIGN0 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    O5 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    O4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    O8 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC
  );
end quadsgmiiAGGREGATOR;

architecture STRUCTURE of quadsgmiiAGGREGATOR is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
ENABLEALIGN_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => ENABLEALIGN0,
      Q => ENABLEALIGN,
      S => I1
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
POWERDOWN_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => POWERDOWN0,
      Q => TXPD(1),
      R => I1
    );
POWERDOWN_reg_rep: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I2,
      Q => TXPD(0),
      R => I1
    );
\TXCHARISK_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => D(0),
      Q => TXCHARISK(0),
      R => I1
    );
\TXCHARISK_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => D(1),
      Q => TXCHARISK(1),
      R => I1
    );
\TXCHARISK_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => D(2),
      Q => TXCHARISK(2),
      R => I1
    );
\TXCHARISK_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => D(3),
      Q => TXCHARISK(3),
      R => I1
    );
\TXDATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => O8(0),
      Q => txdata(0),
      R => I1
    );
\TXDATA_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I18,
      Q => txdata(10),
      R => I1
    );
\TXDATA_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I17,
      Q => txdata(11),
      R => I1
    );
\TXDATA_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => O3(2),
      Q => txdata(12),
      R => I1
    );
\TXDATA_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I16,
      Q => txdata(13),
      R => I1
    );
\TXDATA_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I15,
      Q => txdata(14),
      R => I1
    );
\TXDATA_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I14,
      Q => txdata(15),
      R => I1
    );
\TXDATA_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => O4(0),
      Q => txdata(16),
      R => I1
    );
\TXDATA_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => O4(1),
      Q => txdata(17),
      R => I1
    );
\TXDATA_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I13,
      Q => txdata(18),
      R => I1
    );
\TXDATA_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I12,
      Q => txdata(19),
      R => I1
    );
\TXDATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => O8(1),
      Q => txdata(1),
      R => I1
    );
\TXDATA_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => O4(2),
      Q => txdata(20),
      R => I1
    );
\TXDATA_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I11,
      Q => txdata(21),
      R => I1
    );
\TXDATA_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I10,
      Q => txdata(22),
      R => I1
    );
\TXDATA_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I9,
      Q => txdata(23),
      R => I1
    );
\TXDATA_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => O5(0),
      Q => txdata(24),
      R => I1
    );
\TXDATA_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => O5(1),
      Q => txdata(25),
      R => I1
    );
\TXDATA_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I8,
      Q => txdata(26),
      R => I1
    );
\TXDATA_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I7,
      Q => txdata(27),
      R => I1
    );
\TXDATA_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => O5(2),
      Q => txdata(28),
      R => I1
    );
\TXDATA_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I6,
      Q => txdata(29),
      R => I1
    );
\TXDATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I22,
      Q => txdata(2),
      R => I1
    );
\TXDATA_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I5,
      Q => txdata(30),
      R => I1
    );
\TXDATA_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I4,
      Q => txdata(31),
      R => I1
    );
\TXDATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I21,
      Q => txdata(3),
      R => I1
    );
\TXDATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => O8(2),
      Q => txdata(4),
      R => I1
    );
\TXDATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I20,
      Q => txdata(5),
      R => I1
    );
\TXDATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I19,
      Q => txdata(6),
      R => I1
    );
\TXDATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I3(0),
      Q => txdata(7),
      R => \<const0>\
    );
\TXDATA_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => O3(0),
      Q => txdata(8),
      R => I1
    );
\TXDATA_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => O3(1),
      Q => txdata(9),
      R => I1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiALIGNER is
  port (
    RXCHARISCOMMA_CH3 : out STD_LOGIC;
    RXCHARISCOMMA_CH2 : out STD_LOGIC;
    RXCHARISCOMMA_CH1 : out STD_LOGIC;
    RXCHARISCOMMA_CH0 : out STD_LOGIC;
    RXDISPERR_CH3 : out STD_LOGIC;
    RXDISPERR_CH2 : out STD_LOGIC;
    RXDISPERR_CH1 : out STD_LOGIC;
    RXDISPERR_CH0 : out STD_LOGIC;
    RXNOTINTABLE_CH3 : out STD_LOGIC;
    RXNOTINTABLE_CH2 : out STD_LOGIC;
    RXNOTINTABLE_CH1 : out STD_LOGIC;
    RXNOTINTABLE_CH0 : out STD_LOGIC;
    RXCHARISK_CH3 : out STD_LOGIC;
    RXCHARISK_CH2 : out STD_LOGIC;
    RXCHARISK_CH1 : out STD_LOGIC;
    RXCHARISK_CH0 : out STD_LOGIC;
    RXDATA_CH3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RXDATA_CH2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RXDATA_CH1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RXDATA_CH0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_rxcharisk_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxnotintable_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxdisperr_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxchariscomma_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    RESET : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    rxdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end quadsgmiiALIGNER;

architecture STRUCTURE of quadsgmiiALIGNER is
  signal \<const1>\ : STD_LOGIC;
  signal ALIGN_SEL1 : STD_LOGIC;
  signal ALIGN_SEL12_out : STD_LOGIC;
  signal ALIGN_SEL15_out : STD_LOGIC;
  signal ALIGN_SEL17_out : STD_LOGIC;
  signal ALIGN_SEL_REG : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RXCHARISCOMMA_REG : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal RXDISPERR_REG : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal RXNOTINTABLE_REG : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n_0_ALIGN_SEL_REG[0]_i_1\ : STD_LOGIC;
  signal \n_0_ALIGN_SEL_REG[0]_i_2\ : STD_LOGIC;
  signal \n_0_ALIGN_SEL_REG[1]_i_1\ : STD_LOGIC;
  signal \n_0_ALIGN_SEL_REG[1]_i_2\ : STD_LOGIC;
  signal \n_0_ALIGN_SEL_REG[1]_i_5\ : STD_LOGIC;
  signal \n_0_ALIGN_SEL_REG[1]_i_6\ : STD_LOGIC;
  signal \n_0_ALIGN_SEL_REG[1]_i_7\ : STD_LOGIC;
  signal \n_0_ALIGN_SEL_REG[1]_i_8\ : STD_LOGIC;
  signal \n_0_ALIGN_SEL_REG[1]_i_9\ : STD_LOGIC;
  signal \n_0_RXCHARISCOMMA_ALIGNED[0]_i_1\ : STD_LOGIC;
  signal \n_0_RXCHARISCOMMA_ALIGNED[0]_i_2\ : STD_LOGIC;
  signal \n_0_RXCHARISCOMMA_ALIGNED[0]_i_3\ : STD_LOGIC;
  signal \n_0_RXCHARISCOMMA_ALIGNED[0]_i_4\ : STD_LOGIC;
  signal \n_0_RXCHARISCOMMA_ALIGNED[0]_i_5\ : STD_LOGIC;
  signal \n_0_RXCHARISCOMMA_ALIGNED[1]_i_1\ : STD_LOGIC;
  signal \n_0_RXCHARISCOMMA_ALIGNED[1]_i_2\ : STD_LOGIC;
  signal \n_0_RXCHARISCOMMA_ALIGNED[1]_i_3\ : STD_LOGIC;
  signal \n_0_RXCHARISCOMMA_ALIGNED[1]_i_4\ : STD_LOGIC;
  signal \n_0_RXCHARISCOMMA_ALIGNED[1]_i_5\ : STD_LOGIC;
  signal \n_0_RXCHARISCOMMA_ALIGNED[2]_i_1\ : STD_LOGIC;
  signal \n_0_RXCHARISCOMMA_ALIGNED[2]_i_2\ : STD_LOGIC;
  signal \n_0_RXCHARISCOMMA_ALIGNED[2]_i_3\ : STD_LOGIC;
  signal \n_0_RXCHARISCOMMA_ALIGNED[2]_i_4\ : STD_LOGIC;
  signal \n_0_RXCHARISCOMMA_ALIGNED[2]_i_5\ : STD_LOGIC;
  signal \n_0_RXCHARISCOMMA_ALIGNED[3]_i_1\ : STD_LOGIC;
  signal \n_0_RXCHARISCOMMA_ALIGNED[3]_i_2\ : STD_LOGIC;
  signal \n_0_RXCHARISCOMMA_ALIGNED[3]_i_3\ : STD_LOGIC;
  signal \n_0_RXCHARISCOMMA_ALIGNED[3]_i_4\ : STD_LOGIC;
  signal \n_0_RXCHARISCOMMA_ALIGNED[3]_i_5\ : STD_LOGIC;
  signal \n_0_RXCHARISK_ALIGNED[0]_i_1\ : STD_LOGIC;
  signal \n_0_RXCHARISK_ALIGNED[0]_i_2\ : STD_LOGIC;
  signal \n_0_RXCHARISK_ALIGNED[0]_i_3\ : STD_LOGIC;
  signal \n_0_RXCHARISK_ALIGNED[0]_i_4\ : STD_LOGIC;
  signal \n_0_RXCHARISK_ALIGNED[0]_i_5\ : STD_LOGIC;
  signal \n_0_RXCHARISK_ALIGNED[1]_i_1\ : STD_LOGIC;
  signal \n_0_RXCHARISK_ALIGNED[1]_i_2\ : STD_LOGIC;
  signal \n_0_RXCHARISK_ALIGNED[1]_i_3\ : STD_LOGIC;
  signal \n_0_RXCHARISK_ALIGNED[1]_i_4\ : STD_LOGIC;
  signal \n_0_RXCHARISK_ALIGNED[1]_i_5\ : STD_LOGIC;
  signal \n_0_RXCHARISK_ALIGNED[2]_i_1\ : STD_LOGIC;
  signal \n_0_RXCHARISK_ALIGNED[2]_i_2\ : STD_LOGIC;
  signal \n_0_RXCHARISK_ALIGNED[2]_i_3\ : STD_LOGIC;
  signal \n_0_RXCHARISK_ALIGNED[2]_i_4\ : STD_LOGIC;
  signal \n_0_RXCHARISK_ALIGNED[2]_i_5\ : STD_LOGIC;
  signal \n_0_RXCHARISK_ALIGNED[3]_i_1\ : STD_LOGIC;
  signal \n_0_RXCHARISK_ALIGNED[3]_i_2\ : STD_LOGIC;
  signal \n_0_RXCHARISK_ALIGNED[3]_i_3\ : STD_LOGIC;
  signal \n_0_RXCHARISK_ALIGNED[3]_i_4\ : STD_LOGIC;
  signal \n_0_RXCHARISK_ALIGNED[3]_i_5\ : STD_LOGIC;
  signal \n_0_RXCHARISK_REG_reg[0]\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[0]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[0]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[10]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[10]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[11]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[11]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[12]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[12]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[13]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[13]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[14]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[14]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[15]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[15]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[16]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[16]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[17]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[17]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[18]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[18]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[19]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[19]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[1]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[1]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[20]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[20]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[21]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[21]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[22]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[22]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[23]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[23]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[24]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[24]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[25]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[25]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[26]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[26]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[27]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[27]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[28]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[28]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[29]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[29]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[2]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[2]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[30]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[30]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[31]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[31]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[31]_i_3\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[31]_i_4\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[3]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[3]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[4]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[4]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[5]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[5]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[6]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[6]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[7]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[7]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[7]_i_3\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[8]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[8]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[9]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_ALIGNED[9]_i_2\ : STD_LOGIC;
  signal \n_0_RXDATA_REG_reg[0]\ : STD_LOGIC;
  signal \n_0_RXDATA_REG_reg[16]\ : STD_LOGIC;
  signal \n_0_RXDATA_REG_reg[17]\ : STD_LOGIC;
  signal \n_0_RXDATA_REG_reg[18]\ : STD_LOGIC;
  signal \n_0_RXDATA_REG_reg[19]\ : STD_LOGIC;
  signal \n_0_RXDATA_REG_reg[1]\ : STD_LOGIC;
  signal \n_0_RXDATA_REG_reg[20]\ : STD_LOGIC;
  signal \n_0_RXDATA_REG_reg[21]\ : STD_LOGIC;
  signal \n_0_RXDATA_REG_reg[22]\ : STD_LOGIC;
  signal \n_0_RXDATA_REG_reg[23]\ : STD_LOGIC;
  signal \n_0_RXDATA_REG_reg[24]\ : STD_LOGIC;
  signal \n_0_RXDATA_REG_reg[25]\ : STD_LOGIC;
  signal \n_0_RXDATA_REG_reg[26]\ : STD_LOGIC;
  signal \n_0_RXDATA_REG_reg[27]\ : STD_LOGIC;
  signal \n_0_RXDATA_REG_reg[28]\ : STD_LOGIC;
  signal \n_0_RXDATA_REG_reg[29]\ : STD_LOGIC;
  signal \n_0_RXDATA_REG_reg[2]\ : STD_LOGIC;
  signal \n_0_RXDATA_REG_reg[30]\ : STD_LOGIC;
  signal \n_0_RXDATA_REG_reg[31]\ : STD_LOGIC;
  signal \n_0_RXDATA_REG_reg[3]\ : STD_LOGIC;
  signal \n_0_RXDATA_REG_reg[4]\ : STD_LOGIC;
  signal \n_0_RXDATA_REG_reg[5]\ : STD_LOGIC;
  signal \n_0_RXDATA_REG_reg[6]\ : STD_LOGIC;
  signal \n_0_RXDATA_REG_reg[7]\ : STD_LOGIC;
  signal \n_0_RXDISPERR_ALIGNED[0]_i_1\ : STD_LOGIC;
  signal \n_0_RXDISPERR_ALIGNED[0]_i_2\ : STD_LOGIC;
  signal \n_0_RXDISPERR_ALIGNED[0]_i_3\ : STD_LOGIC;
  signal \n_0_RXDISPERR_ALIGNED[0]_i_4\ : STD_LOGIC;
  signal \n_0_RXDISPERR_ALIGNED[0]_i_5\ : STD_LOGIC;
  signal \n_0_RXDISPERR_ALIGNED[1]_i_1\ : STD_LOGIC;
  signal \n_0_RXDISPERR_ALIGNED[1]_i_2\ : STD_LOGIC;
  signal \n_0_RXDISPERR_ALIGNED[1]_i_3\ : STD_LOGIC;
  signal \n_0_RXDISPERR_ALIGNED[1]_i_4\ : STD_LOGIC;
  signal \n_0_RXDISPERR_ALIGNED[1]_i_5\ : STD_LOGIC;
  signal \n_0_RXDISPERR_ALIGNED[2]_i_1\ : STD_LOGIC;
  signal \n_0_RXDISPERR_ALIGNED[2]_i_2\ : STD_LOGIC;
  signal \n_0_RXDISPERR_ALIGNED[2]_i_3\ : STD_LOGIC;
  signal \n_0_RXDISPERR_ALIGNED[2]_i_4\ : STD_LOGIC;
  signal \n_0_RXDISPERR_ALIGNED[2]_i_5\ : STD_LOGIC;
  signal \n_0_RXDISPERR_ALIGNED[3]_i_1\ : STD_LOGIC;
  signal \n_0_RXDISPERR_ALIGNED[3]_i_2\ : STD_LOGIC;
  signal \n_0_RXDISPERR_ALIGNED[3]_i_3\ : STD_LOGIC;
  signal \n_0_RXDISPERR_ALIGNED[3]_i_4\ : STD_LOGIC;
  signal \n_0_RXDISPERR_ALIGNED[3]_i_5\ : STD_LOGIC;
  signal \n_0_RXNOTINTABLE_ALIGNED[0]_i_1\ : STD_LOGIC;
  signal \n_0_RXNOTINTABLE_ALIGNED[0]_i_2\ : STD_LOGIC;
  signal \n_0_RXNOTINTABLE_ALIGNED[0]_i_3\ : STD_LOGIC;
  signal \n_0_RXNOTINTABLE_ALIGNED[0]_i_4\ : STD_LOGIC;
  signal \n_0_RXNOTINTABLE_ALIGNED[0]_i_5\ : STD_LOGIC;
  signal \n_0_RXNOTINTABLE_ALIGNED[1]_i_1\ : STD_LOGIC;
  signal \n_0_RXNOTINTABLE_ALIGNED[1]_i_2\ : STD_LOGIC;
  signal \n_0_RXNOTINTABLE_ALIGNED[1]_i_3\ : STD_LOGIC;
  signal \n_0_RXNOTINTABLE_ALIGNED[1]_i_4\ : STD_LOGIC;
  signal \n_0_RXNOTINTABLE_ALIGNED[1]_i_5\ : STD_LOGIC;
  signal \n_0_RXNOTINTABLE_ALIGNED[2]_i_1\ : STD_LOGIC;
  signal \n_0_RXNOTINTABLE_ALIGNED[2]_i_2\ : STD_LOGIC;
  signal \n_0_RXNOTINTABLE_ALIGNED[2]_i_3\ : STD_LOGIC;
  signal \n_0_RXNOTINTABLE_ALIGNED[2]_i_4\ : STD_LOGIC;
  signal \n_0_RXNOTINTABLE_ALIGNED[2]_i_5\ : STD_LOGIC;
  signal \n_0_RXNOTINTABLE_ALIGNED[3]_i_1\ : STD_LOGIC;
  signal \n_0_RXNOTINTABLE_ALIGNED[3]_i_2\ : STD_LOGIC;
  signal \n_0_RXNOTINTABLE_ALIGNED[3]_i_3\ : STD_LOGIC;
  signal \n_0_RXNOTINTABLE_ALIGNED[3]_i_4\ : STD_LOGIC;
  signal \n_0_RXNOTINTABLE_ALIGNED[3]_i_5\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ALIGN_SEL_REG[0]_i_4\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \ALIGN_SEL_REG[1]_i_1\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \ALIGN_SEL_REG[1]_i_7\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \RXCHARISCOMMA_ALIGNED[0]_i_2\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \RXCHARISCOMMA_ALIGNED[0]_i_3\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \RXCHARISCOMMA_ALIGNED[0]_i_4\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \RXCHARISCOMMA_ALIGNED[0]_i_5\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \RXCHARISCOMMA_ALIGNED[1]_i_2\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \RXCHARISCOMMA_ALIGNED[1]_i_3\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \RXCHARISCOMMA_ALIGNED[1]_i_4\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \RXCHARISCOMMA_ALIGNED[1]_i_5\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \RXCHARISCOMMA_ALIGNED[2]_i_3\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \RXCHARISCOMMA_ALIGNED[2]_i_4\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \RXCHARISCOMMA_ALIGNED[2]_i_5\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \RXCHARISCOMMA_ALIGNED[3]_i_2\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \RXCHARISCOMMA_ALIGNED[3]_i_4\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \RXCHARISCOMMA_ALIGNED[3]_i_5\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \RXCHARISK_ALIGNED[0]_i_2\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \RXCHARISK_ALIGNED[0]_i_3\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \RXCHARISK_ALIGNED[0]_i_5\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \RXCHARISK_ALIGNED[1]_i_2\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \RXCHARISK_ALIGNED[1]_i_3\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \RXCHARISK_ALIGNED[1]_i_4\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \RXCHARISK_ALIGNED[2]_i_3\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \RXCHARISK_ALIGNED[2]_i_4\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \RXCHARISK_ALIGNED[2]_i_5\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \RXCHARISK_ALIGNED[3]_i_2\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \RXCHARISK_ALIGNED[3]_i_4\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \RXCHARISK_ALIGNED[3]_i_5\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \RXDATA_ALIGNED[31]_i_2\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \RXDATA_ALIGNED[7]_i_2\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \RXDISPERR_ALIGNED[0]_i_2\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \RXDISPERR_ALIGNED[0]_i_3\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \RXDISPERR_ALIGNED[0]_i_5\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \RXDISPERR_ALIGNED[1]_i_2\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \RXDISPERR_ALIGNED[1]_i_3\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \RXDISPERR_ALIGNED[1]_i_4\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \RXDISPERR_ALIGNED[1]_i_5\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \RXDISPERR_ALIGNED[2]_i_3\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \RXDISPERR_ALIGNED[2]_i_4\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \RXDISPERR_ALIGNED[2]_i_5\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \RXDISPERR_ALIGNED[3]_i_2\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \RXDISPERR_ALIGNED[3]_i_4\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \RXDISPERR_ALIGNED[3]_i_5\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \RXNOTINTABLE_ALIGNED[0]_i_2\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \RXNOTINTABLE_ALIGNED[0]_i_3\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \RXNOTINTABLE_ALIGNED[0]_i_5\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \RXNOTINTABLE_ALIGNED[1]_i_2\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \RXNOTINTABLE_ALIGNED[1]_i_3\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \RXNOTINTABLE_ALIGNED[1]_i_4\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \RXNOTINTABLE_ALIGNED[2]_i_3\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \RXNOTINTABLE_ALIGNED[2]_i_4\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \RXNOTINTABLE_ALIGNED[2]_i_5\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \RXNOTINTABLE_ALIGNED[3]_i_2\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \RXNOTINTABLE_ALIGNED[3]_i_4\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \RXNOTINTABLE_ALIGNED[3]_i_5\ : label is "soft_lutpair656";
begin
\ALIGN_SEL_REG[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_ALIGN_SEL_REG[0]_i_2\,
      I1 => ALIGN_SEL17_out,
      O => \n_0_ALIGN_SEL_REG[0]_i_1\
    );
\ALIGN_SEL_REG[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAE"
    )
    port map (
      I0 => ALIGN_SEL15_out,
      I1 => ALIGN_SEL_REG(0),
      I2 => ALIGN_SEL12_out,
      I3 => ALIGN_SEL1,
      O => \n_0_ALIGN_SEL_REG[0]_i_2\
    );
\ALIGN_SEL_REG[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[16]\,
      I1 => \n_0_RXDATA_REG_reg[22]\,
      I2 => p_1_in1_in,
      I3 => \n_0_ALIGN_SEL_REG[1]_i_5\,
      O => ALIGN_SEL12_out
    );
\ALIGN_SEL_REG[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[24]\,
      I1 => \n_0_RXDATA_REG_reg[30]\,
      I2 => p_1_in,
      I3 => \n_0_ALIGN_SEL_REG[1]_i_6\,
      O => ALIGN_SEL1
    );
\ALIGN_SEL_REG[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
    port map (
      I0 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I1 => ALIGN_SEL_REG(1),
      I2 => ALIGN_SEL15_out,
      I3 => ALIGN_SEL17_out,
      O => \n_0_ALIGN_SEL_REG[1]_i_1\
    );
\ALIGN_SEL_REG[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000800080008"
    )
    port map (
      I0 => \n_0_ALIGN_SEL_REG[1]_i_5\,
      I1 => p_1_in1_in,
      I2 => \n_0_RXDATA_REG_reg[22]\,
      I3 => \n_0_RXDATA_REG_reg[16]\,
      I4 => \n_0_ALIGN_SEL_REG[1]_i_6\,
      I5 => \n_0_ALIGN_SEL_REG[1]_i_7\,
      O => \n_0_ALIGN_SEL_REG[1]_i_2\
    );
\ALIGN_SEL_REG[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => p_0_in(0),
      I1 => p_0_in(6),
      I2 => p_1_in4_in,
      I3 => \n_0_ALIGN_SEL_REG[1]_i_8\,
      O => ALIGN_SEL15_out
    );
\ALIGN_SEL_REG[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[0]\,
      I1 => \n_0_RXDATA_REG_reg[6]\,
      I2 => \n_0_RXCHARISK_REG_reg[0]\,
      I3 => \n_0_ALIGN_SEL_REG[1]_i_9\,
      O => ALIGN_SEL17_out
    );
\ALIGN_SEL_REG[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[20]\,
      I1 => \n_0_RXDATA_REG_reg[18]\,
      I2 => \n_0_RXDATA_REG_reg[19]\,
      I3 => \n_0_RXDATA_REG_reg[17]\,
      I4 => \n_0_RXDATA_REG_reg[21]\,
      I5 => \n_0_RXDATA_REG_reg[23]\,
      O => \n_0_ALIGN_SEL_REG[1]_i_5\
    );
\ALIGN_SEL_REG[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[28]\,
      I1 => \n_0_RXDATA_REG_reg[26]\,
      I2 => \n_0_RXDATA_REG_reg[27]\,
      I3 => \n_0_RXDATA_REG_reg[25]\,
      I4 => \n_0_RXDATA_REG_reg[29]\,
      I5 => \n_0_RXDATA_REG_reg[31]\,
      O => \n_0_ALIGN_SEL_REG[1]_i_6\
    );
\ALIGN_SEL_REG[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => p_1_in,
      I1 => \n_0_RXDATA_REG_reg[30]\,
      I2 => \n_0_RXDATA_REG_reg[24]\,
      O => \n_0_ALIGN_SEL_REG[1]_i_7\
    );
\ALIGN_SEL_REG[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => p_0_in(4),
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(5),
      I5 => p_0_in(7),
      O => \n_0_ALIGN_SEL_REG[1]_i_8\
    );
\ALIGN_SEL_REG[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[4]\,
      I1 => \n_0_RXDATA_REG_reg[2]\,
      I2 => \n_0_RXDATA_REG_reg[3]\,
      I3 => \n_0_RXDATA_REG_reg[1]\,
      I4 => \n_0_RXDATA_REG_reg[5]\,
      I5 => \n_0_RXDATA_REG_reg[7]\,
      O => \n_0_ALIGN_SEL_REG[1]_i_9\
    );
\ALIGN_SEL_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_ALIGN_SEL_REG[0]_i_1\,
      Q => ALIGN_SEL_REG(0),
      R => RESET
    );
\ALIGN_SEL_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_ALIGN_SEL_REG[1]_i_1\,
      Q => ALIGN_SEL_REG(1),
      R => RESET
    );
\RXCHARISCOMMA_ALIGNED[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7535FF3FF5F5FFFF"
    )
    port map (
      I0 => \n_0_RXCHARISCOMMA_ALIGNED[0]_i_2\,
      I1 => \n_0_RXCHARISCOMMA_ALIGNED[0]_i_3\,
      I2 => \n_0_ALIGN_SEL_REG[0]_i_2\,
      I3 => ALIGN_SEL17_out,
      I4 => \n_0_RXCHARISCOMMA_ALIGNED[0]_i_4\,
      I5 => \n_0_RXCHARISCOMMA_ALIGNED[0]_i_5\,
      O => \n_0_RXCHARISCOMMA_ALIGNED[0]_i_1\
    );
\RXCHARISCOMMA_ALIGNED[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => RXCHARISCOMMA_REG(2),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXCHARISCOMMA_ALIGNED[0]_i_2\
    );
\RXCHARISCOMMA_ALIGNED[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => RXCHARISCOMMA_REG(3),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXCHARISCOMMA_ALIGNED[0]_i_3\
    );
\RXCHARISCOMMA_ALIGNED[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1110FFFF"
    )
    port map (
      I0 => ALIGN_SEL17_out,
      I1 => ALIGN_SEL15_out,
      I2 => ALIGN_SEL_REG(1),
      I3 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I4 => RXCHARISCOMMA_REG(0),
      O => \n_0_RXCHARISCOMMA_ALIGNED[0]_i_4\
    );
\RXCHARISCOMMA_ALIGNED[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF54FF"
    )
    port map (
      I0 => ALIGN_SEL15_out,
      I1 => ALIGN_SEL_REG(1),
      I2 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I3 => RXCHARISCOMMA_REG(1),
      I4 => ALIGN_SEL17_out,
      O => \n_0_RXCHARISCOMMA_ALIGNED[0]_i_5\
    );
\RXCHARISCOMMA_ALIGNED[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7535FF3FF5F5FFFF"
    )
    port map (
      I0 => \n_0_RXCHARISCOMMA_ALIGNED[1]_i_2\,
      I1 => \n_0_RXCHARISCOMMA_ALIGNED[1]_i_3\,
      I2 => \n_0_ALIGN_SEL_REG[0]_i_2\,
      I3 => ALIGN_SEL17_out,
      I4 => \n_0_RXCHARISCOMMA_ALIGNED[1]_i_4\,
      I5 => \n_0_RXCHARISCOMMA_ALIGNED[1]_i_5\,
      O => \n_0_RXCHARISCOMMA_ALIGNED[1]_i_1\
    );
\RXCHARISCOMMA_ALIGNED[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => RXCHARISCOMMA_REG(3),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXCHARISCOMMA_ALIGNED[1]_i_2\
    );
\RXCHARISCOMMA_ALIGNED[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => gt0_rxchariscomma_out(0),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXCHARISCOMMA_ALIGNED[1]_i_3\
    );
\RXCHARISCOMMA_ALIGNED[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1110FFFF"
    )
    port map (
      I0 => ALIGN_SEL17_out,
      I1 => ALIGN_SEL15_out,
      I2 => ALIGN_SEL_REG(1),
      I3 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I4 => RXCHARISCOMMA_REG(1),
      O => \n_0_RXCHARISCOMMA_ALIGNED[1]_i_4\
    );
\RXCHARISCOMMA_ALIGNED[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF54FF"
    )
    port map (
      I0 => ALIGN_SEL15_out,
      I1 => ALIGN_SEL_REG(1),
      I2 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I3 => RXCHARISCOMMA_REG(2),
      I4 => ALIGN_SEL17_out,
      O => \n_0_RXCHARISCOMMA_ALIGNED[1]_i_5\
    );
\RXCHARISCOMMA_ALIGNED[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7535FF3FF5F5FFFF"
    )
    port map (
      I0 => \n_0_RXCHARISCOMMA_ALIGNED[2]_i_2\,
      I1 => \n_0_RXCHARISCOMMA_ALIGNED[2]_i_3\,
      I2 => \n_0_ALIGN_SEL_REG[0]_i_2\,
      I3 => ALIGN_SEL17_out,
      I4 => \n_0_RXCHARISCOMMA_ALIGNED[2]_i_4\,
      I5 => \n_0_RXCHARISCOMMA_ALIGNED[2]_i_5\,
      O => \n_0_RXCHARISCOMMA_ALIGNED[2]_i_1\
    );
\RXCHARISCOMMA_ALIGNED[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => gt0_rxchariscomma_out(0),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXCHARISCOMMA_ALIGNED[2]_i_2\
    );
\RXCHARISCOMMA_ALIGNED[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => gt0_rxchariscomma_out(1),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXCHARISCOMMA_ALIGNED[2]_i_3\
    );
\RXCHARISCOMMA_ALIGNED[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1110FFFF"
    )
    port map (
      I0 => ALIGN_SEL17_out,
      I1 => ALIGN_SEL15_out,
      I2 => ALIGN_SEL_REG(1),
      I3 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I4 => RXCHARISCOMMA_REG(2),
      O => \n_0_RXCHARISCOMMA_ALIGNED[2]_i_4\
    );
\RXCHARISCOMMA_ALIGNED[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF54FF"
    )
    port map (
      I0 => ALIGN_SEL15_out,
      I1 => ALIGN_SEL_REG(1),
      I2 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I3 => RXCHARISCOMMA_REG(3),
      I4 => ALIGN_SEL17_out,
      O => \n_0_RXCHARISCOMMA_ALIGNED[2]_i_5\
    );
\RXCHARISCOMMA_ALIGNED[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7535FF3FF5F5FFFF"
    )
    port map (
      I0 => \n_0_RXCHARISCOMMA_ALIGNED[3]_i_2\,
      I1 => \n_0_RXCHARISCOMMA_ALIGNED[3]_i_3\,
      I2 => \n_0_ALIGN_SEL_REG[0]_i_2\,
      I3 => ALIGN_SEL17_out,
      I4 => \n_0_RXCHARISCOMMA_ALIGNED[3]_i_4\,
      I5 => \n_0_RXCHARISCOMMA_ALIGNED[3]_i_5\,
      O => \n_0_RXCHARISCOMMA_ALIGNED[3]_i_1\
    );
\RXCHARISCOMMA_ALIGNED[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => gt0_rxchariscomma_out(1),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXCHARISCOMMA_ALIGNED[3]_i_2\
    );
\RXCHARISCOMMA_ALIGNED[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => gt0_rxchariscomma_out(2),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXCHARISCOMMA_ALIGNED[3]_i_3\
    );
\RXCHARISCOMMA_ALIGNED[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1110FFFF"
    )
    port map (
      I0 => ALIGN_SEL17_out,
      I1 => ALIGN_SEL15_out,
      I2 => ALIGN_SEL_REG(1),
      I3 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I4 => RXCHARISCOMMA_REG(3),
      O => \n_0_RXCHARISCOMMA_ALIGNED[3]_i_4\
    );
\RXCHARISCOMMA_ALIGNED[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF54FF"
    )
    port map (
      I0 => ALIGN_SEL15_out,
      I1 => ALIGN_SEL_REG(1),
      I2 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I3 => gt0_rxchariscomma_out(0),
      I4 => ALIGN_SEL17_out,
      O => \n_0_RXCHARISCOMMA_ALIGNED[3]_i_5\
    );
\RXCHARISCOMMA_ALIGNED_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXCHARISCOMMA_ALIGNED[0]_i_1\,
      Q => RXCHARISCOMMA_CH0,
      R => RESET
    );
\RXCHARISCOMMA_ALIGNED_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXCHARISCOMMA_ALIGNED[1]_i_1\,
      Q => RXCHARISCOMMA_CH1,
      R => RESET
    );
\RXCHARISCOMMA_ALIGNED_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXCHARISCOMMA_ALIGNED[2]_i_1\,
      Q => RXCHARISCOMMA_CH2,
      R => RESET
    );
\RXCHARISCOMMA_ALIGNED_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXCHARISCOMMA_ALIGNED[3]_i_1\,
      Q => RXCHARISCOMMA_CH3,
      R => RESET
    );
\RXCHARISCOMMA_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => gt0_rxchariscomma_out(0),
      Q => RXCHARISCOMMA_REG(0),
      R => RESET
    );
\RXCHARISCOMMA_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => gt0_rxchariscomma_out(1),
      Q => RXCHARISCOMMA_REG(1),
      R => RESET
    );
\RXCHARISCOMMA_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => gt0_rxchariscomma_out(2),
      Q => RXCHARISCOMMA_REG(2),
      R => RESET
    );
\RXCHARISCOMMA_REG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => gt0_rxchariscomma_out(3),
      Q => RXCHARISCOMMA_REG(3),
      R => RESET
    );
\RXCHARISK_ALIGNED[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7535FF3FF5F5FFFF"
    )
    port map (
      I0 => \n_0_RXCHARISK_ALIGNED[0]_i_2\,
      I1 => \n_0_RXCHARISK_ALIGNED[0]_i_3\,
      I2 => \n_0_ALIGN_SEL_REG[0]_i_2\,
      I3 => ALIGN_SEL17_out,
      I4 => \n_0_RXCHARISK_ALIGNED[0]_i_4\,
      I5 => \n_0_RXCHARISK_ALIGNED[0]_i_5\,
      O => \n_0_RXCHARISK_ALIGNED[0]_i_1\
    );
\RXCHARISK_ALIGNED[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => p_1_in1_in,
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXCHARISK_ALIGNED[0]_i_2\
    );
\RXCHARISK_ALIGNED[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => p_1_in,
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXCHARISK_ALIGNED[0]_i_3\
    );
\RXCHARISK_ALIGNED[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1110FFFF"
    )
    port map (
      I0 => ALIGN_SEL17_out,
      I1 => ALIGN_SEL15_out,
      I2 => ALIGN_SEL_REG(1),
      I3 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I4 => \n_0_RXCHARISK_REG_reg[0]\,
      O => \n_0_RXCHARISK_ALIGNED[0]_i_4\
    );
\RXCHARISK_ALIGNED[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF54FF"
    )
    port map (
      I0 => ALIGN_SEL15_out,
      I1 => ALIGN_SEL_REG(1),
      I2 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I3 => p_1_in4_in,
      I4 => ALIGN_SEL17_out,
      O => \n_0_RXCHARISK_ALIGNED[0]_i_5\
    );
\RXCHARISK_ALIGNED[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7535FF3FF5F5FFFF"
    )
    port map (
      I0 => \n_0_RXCHARISK_ALIGNED[1]_i_2\,
      I1 => \n_0_RXCHARISK_ALIGNED[1]_i_3\,
      I2 => \n_0_ALIGN_SEL_REG[0]_i_2\,
      I3 => ALIGN_SEL17_out,
      I4 => \n_0_RXCHARISK_ALIGNED[1]_i_4\,
      I5 => \n_0_RXCHARISK_ALIGNED[1]_i_5\,
      O => \n_0_RXCHARISK_ALIGNED[1]_i_1\
    );
\RXCHARISK_ALIGNED[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => p_1_in,
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXCHARISK_ALIGNED[1]_i_2\
    );
\RXCHARISK_ALIGNED[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => gt0_rxcharisk_out(0),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXCHARISK_ALIGNED[1]_i_3\
    );
\RXCHARISK_ALIGNED[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1110FFFF"
    )
    port map (
      I0 => ALIGN_SEL17_out,
      I1 => ALIGN_SEL15_out,
      I2 => ALIGN_SEL_REG(1),
      I3 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I4 => p_1_in4_in,
      O => \n_0_RXCHARISK_ALIGNED[1]_i_4\
    );
\RXCHARISK_ALIGNED[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF54FF"
    )
    port map (
      I0 => ALIGN_SEL15_out,
      I1 => ALIGN_SEL_REG(1),
      I2 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I3 => p_1_in1_in,
      I4 => ALIGN_SEL17_out,
      O => \n_0_RXCHARISK_ALIGNED[1]_i_5\
    );
\RXCHARISK_ALIGNED[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7535FF3FF5F5FFFF"
    )
    port map (
      I0 => \n_0_RXCHARISK_ALIGNED[2]_i_2\,
      I1 => \n_0_RXCHARISK_ALIGNED[2]_i_3\,
      I2 => \n_0_ALIGN_SEL_REG[0]_i_2\,
      I3 => ALIGN_SEL17_out,
      I4 => \n_0_RXCHARISK_ALIGNED[2]_i_4\,
      I5 => \n_0_RXCHARISK_ALIGNED[2]_i_5\,
      O => \n_0_RXCHARISK_ALIGNED[2]_i_1\
    );
\RXCHARISK_ALIGNED[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => gt0_rxcharisk_out(0),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXCHARISK_ALIGNED[2]_i_2\
    );
\RXCHARISK_ALIGNED[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => gt0_rxcharisk_out(1),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXCHARISK_ALIGNED[2]_i_3\
    );
\RXCHARISK_ALIGNED[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1110FFFF"
    )
    port map (
      I0 => ALIGN_SEL17_out,
      I1 => ALIGN_SEL15_out,
      I2 => ALIGN_SEL_REG(1),
      I3 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I4 => p_1_in1_in,
      O => \n_0_RXCHARISK_ALIGNED[2]_i_4\
    );
\RXCHARISK_ALIGNED[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF54FF"
    )
    port map (
      I0 => ALIGN_SEL15_out,
      I1 => ALIGN_SEL_REG(1),
      I2 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I3 => p_1_in,
      I4 => ALIGN_SEL17_out,
      O => \n_0_RXCHARISK_ALIGNED[2]_i_5\
    );
\RXCHARISK_ALIGNED[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7535FF3FF5F5FFFF"
    )
    port map (
      I0 => \n_0_RXCHARISK_ALIGNED[3]_i_2\,
      I1 => \n_0_RXCHARISK_ALIGNED[3]_i_3\,
      I2 => \n_0_ALIGN_SEL_REG[0]_i_2\,
      I3 => ALIGN_SEL17_out,
      I4 => \n_0_RXCHARISK_ALIGNED[3]_i_4\,
      I5 => \n_0_RXCHARISK_ALIGNED[3]_i_5\,
      O => \n_0_RXCHARISK_ALIGNED[3]_i_1\
    );
\RXCHARISK_ALIGNED[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => gt0_rxcharisk_out(1),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXCHARISK_ALIGNED[3]_i_2\
    );
\RXCHARISK_ALIGNED[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => gt0_rxcharisk_out(2),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXCHARISK_ALIGNED[3]_i_3\
    );
\RXCHARISK_ALIGNED[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1110FFFF"
    )
    port map (
      I0 => ALIGN_SEL17_out,
      I1 => ALIGN_SEL15_out,
      I2 => ALIGN_SEL_REG(1),
      I3 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I4 => p_1_in,
      O => \n_0_RXCHARISK_ALIGNED[3]_i_4\
    );
\RXCHARISK_ALIGNED[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF54FF"
    )
    port map (
      I0 => ALIGN_SEL15_out,
      I1 => ALIGN_SEL_REG(1),
      I2 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I3 => gt0_rxcharisk_out(0),
      I4 => ALIGN_SEL17_out,
      O => \n_0_RXCHARISK_ALIGNED[3]_i_5\
    );
\RXCHARISK_ALIGNED_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXCHARISK_ALIGNED[0]_i_1\,
      Q => RXCHARISK_CH0,
      R => RESET
    );
\RXCHARISK_ALIGNED_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXCHARISK_ALIGNED[1]_i_1\,
      Q => RXCHARISK_CH1,
      R => RESET
    );
\RXCHARISK_ALIGNED_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXCHARISK_ALIGNED[2]_i_1\,
      Q => RXCHARISK_CH2,
      R => RESET
    );
\RXCHARISK_ALIGNED_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXCHARISK_ALIGNED[3]_i_1\,
      Q => RXCHARISK_CH3,
      R => RESET
    );
\RXCHARISK_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => gt0_rxcharisk_out(0),
      Q => \n_0_RXCHARISK_REG_reg[0]\,
      R => RESET
    );
\RXCHARISK_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => gt0_rxcharisk_out(1),
      Q => p_1_in4_in,
      R => RESET
    );
\RXCHARISK_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => gt0_rxcharisk_out(2),
      Q => p_1_in1_in,
      R => RESET
    );
\RXCHARISK_REG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => gt0_rxcharisk_out(3),
      Q => p_1_in,
      R => RESET
    );
\RXDATA_ALIGNED[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0B0B0F01010100"
    )
    port map (
      I0 => ALIGN_SEL17_out,
      I1 => \n_0_RXDATA_ALIGNED[0]_i_2\,
      I2 => \n_0_RXDATA_ALIGNED[7]_i_2\,
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL_REG(1),
      I5 => \n_0_RXDATA_REG_reg[0]\,
      O => \n_0_RXDATA_ALIGNED[0]_i_1\
    );
\RXDATA_ALIGNED[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F553355"
    )
    port map (
      I0 => p_0_in(0),
      I1 => \n_0_RXDATA_REG_reg[16]\,
      I2 => \n_0_RXDATA_REG_reg[24]\,
      I3 => ALIGN_SEL_REG(1),
      I4 => ALIGN_SEL_REG(0),
      O => \n_0_RXDATA_ALIGNED[0]_i_2\
    );
\RXDATA_ALIGNED[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFF30C00"
    )
    port map (
      I0 => p_0_in(2),
      I1 => \n_0_RXDATA_ALIGNED[31]_i_2\,
      I2 => ALIGN_SEL15_out,
      I3 => \n_0_RXDATA_ALIGNED[10]_i_2\,
      I4 => \n_0_RXDATA_REG_reg[18]\,
      I5 => \n_0_RXDATA_ALIGNED[31]_i_4\,
      O => \n_0_RXDATA_ALIGNED[10]_i_1\
    );
\RXDATA_ALIGNED[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8AA"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[26]\,
      I1 => ALIGN_SEL12_out,
      I2 => rxdata(2),
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL1,
      O => \n_0_RXDATA_ALIGNED[10]_i_2\
    );
\RXDATA_ALIGNED[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFF30C00"
    )
    port map (
      I0 => p_0_in(3),
      I1 => \n_0_RXDATA_ALIGNED[31]_i_2\,
      I2 => ALIGN_SEL15_out,
      I3 => \n_0_RXDATA_ALIGNED[11]_i_2\,
      I4 => \n_0_RXDATA_REG_reg[19]\,
      I5 => \n_0_RXDATA_ALIGNED[31]_i_4\,
      O => \n_0_RXDATA_ALIGNED[11]_i_1\
    );
\RXDATA_ALIGNED[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8AA"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[27]\,
      I1 => ALIGN_SEL12_out,
      I2 => rxdata(3),
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL1,
      O => \n_0_RXDATA_ALIGNED[11]_i_2\
    );
\RXDATA_ALIGNED[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFF30C00"
    )
    port map (
      I0 => p_0_in(4),
      I1 => \n_0_RXDATA_ALIGNED[31]_i_2\,
      I2 => ALIGN_SEL15_out,
      I3 => \n_0_RXDATA_ALIGNED[12]_i_2\,
      I4 => \n_0_RXDATA_REG_reg[20]\,
      I5 => \n_0_RXDATA_ALIGNED[31]_i_4\,
      O => \n_0_RXDATA_ALIGNED[12]_i_1\
    );
\RXDATA_ALIGNED[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8AA"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[28]\,
      I1 => ALIGN_SEL12_out,
      I2 => rxdata(4),
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL1,
      O => \n_0_RXDATA_ALIGNED[12]_i_2\
    );
\RXDATA_ALIGNED[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFF30C00"
    )
    port map (
      I0 => p_0_in(5),
      I1 => \n_0_RXDATA_ALIGNED[31]_i_2\,
      I2 => ALIGN_SEL15_out,
      I3 => \n_0_RXDATA_ALIGNED[13]_i_2\,
      I4 => \n_0_RXDATA_REG_reg[21]\,
      I5 => \n_0_RXDATA_ALIGNED[31]_i_4\,
      O => \n_0_RXDATA_ALIGNED[13]_i_1\
    );
\RXDATA_ALIGNED[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8AA"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[29]\,
      I1 => ALIGN_SEL12_out,
      I2 => rxdata(5),
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL1,
      O => \n_0_RXDATA_ALIGNED[13]_i_2\
    );
\RXDATA_ALIGNED[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFF30C00"
    )
    port map (
      I0 => p_0_in(6),
      I1 => \n_0_RXDATA_ALIGNED[31]_i_2\,
      I2 => ALIGN_SEL15_out,
      I3 => \n_0_RXDATA_ALIGNED[14]_i_2\,
      I4 => \n_0_RXDATA_REG_reg[22]\,
      I5 => \n_0_RXDATA_ALIGNED[31]_i_4\,
      O => \n_0_RXDATA_ALIGNED[14]_i_1\
    );
\RXDATA_ALIGNED[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8AA"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[30]\,
      I1 => ALIGN_SEL12_out,
      I2 => rxdata(6),
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL1,
      O => \n_0_RXDATA_ALIGNED[14]_i_2\
    );
\RXDATA_ALIGNED[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFF30C00"
    )
    port map (
      I0 => p_0_in(7),
      I1 => \n_0_RXDATA_ALIGNED[31]_i_2\,
      I2 => ALIGN_SEL15_out,
      I3 => \n_0_RXDATA_ALIGNED[15]_i_2\,
      I4 => \n_0_RXDATA_REG_reg[23]\,
      I5 => \n_0_RXDATA_ALIGNED[31]_i_4\,
      O => \n_0_RXDATA_ALIGNED[15]_i_1\
    );
\RXDATA_ALIGNED[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8AA"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[31]\,
      I1 => ALIGN_SEL12_out,
      I2 => rxdata(7),
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL1,
      O => \n_0_RXDATA_ALIGNED[15]_i_2\
    );
\RXDATA_ALIGNED[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFF30C00"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[16]\,
      I1 => \n_0_RXDATA_ALIGNED[31]_i_2\,
      I2 => ALIGN_SEL15_out,
      I3 => \n_0_RXDATA_ALIGNED[16]_i_2\,
      I4 => \n_0_RXDATA_REG_reg[24]\,
      I5 => \n_0_RXDATA_ALIGNED[31]_i_4\,
      O => \n_0_RXDATA_ALIGNED[16]_i_1\
    );
\RXDATA_ALIGNED[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8AA"
    )
    port map (
      I0 => rxdata(0),
      I1 => ALIGN_SEL12_out,
      I2 => rxdata(8),
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL1,
      O => \n_0_RXDATA_ALIGNED[16]_i_2\
    );
\RXDATA_ALIGNED[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFF30C00"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[17]\,
      I1 => \n_0_RXDATA_ALIGNED[31]_i_2\,
      I2 => ALIGN_SEL15_out,
      I3 => \n_0_RXDATA_ALIGNED[17]_i_2\,
      I4 => \n_0_RXDATA_REG_reg[25]\,
      I5 => \n_0_RXDATA_ALIGNED[31]_i_4\,
      O => \n_0_RXDATA_ALIGNED[17]_i_1\
    );
\RXDATA_ALIGNED[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8AA"
    )
    port map (
      I0 => rxdata(1),
      I1 => ALIGN_SEL12_out,
      I2 => rxdata(9),
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL1,
      O => \n_0_RXDATA_ALIGNED[17]_i_2\
    );
\RXDATA_ALIGNED[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFF30C00"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[18]\,
      I1 => \n_0_RXDATA_ALIGNED[31]_i_2\,
      I2 => ALIGN_SEL15_out,
      I3 => \n_0_RXDATA_ALIGNED[18]_i_2\,
      I4 => \n_0_RXDATA_REG_reg[26]\,
      I5 => \n_0_RXDATA_ALIGNED[31]_i_4\,
      O => \n_0_RXDATA_ALIGNED[18]_i_1\
    );
\RXDATA_ALIGNED[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8AA"
    )
    port map (
      I0 => rxdata(2),
      I1 => ALIGN_SEL12_out,
      I2 => rxdata(10),
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL1,
      O => \n_0_RXDATA_ALIGNED[18]_i_2\
    );
\RXDATA_ALIGNED[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFF30C00"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[19]\,
      I1 => \n_0_RXDATA_ALIGNED[31]_i_2\,
      I2 => ALIGN_SEL15_out,
      I3 => \n_0_RXDATA_ALIGNED[19]_i_2\,
      I4 => \n_0_RXDATA_REG_reg[27]\,
      I5 => \n_0_RXDATA_ALIGNED[31]_i_4\,
      O => \n_0_RXDATA_ALIGNED[19]_i_1\
    );
\RXDATA_ALIGNED[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8AA"
    )
    port map (
      I0 => rxdata(3),
      I1 => ALIGN_SEL12_out,
      I2 => rxdata(11),
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL1,
      O => \n_0_RXDATA_ALIGNED[19]_i_2\
    );
\RXDATA_ALIGNED[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0B0B0F01010100"
    )
    port map (
      I0 => ALIGN_SEL17_out,
      I1 => \n_0_RXDATA_ALIGNED[1]_i_2\,
      I2 => \n_0_RXDATA_ALIGNED[7]_i_2\,
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL_REG(1),
      I5 => \n_0_RXDATA_REG_reg[1]\,
      O => \n_0_RXDATA_ALIGNED[1]_i_1\
    );
\RXDATA_ALIGNED[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F553355"
    )
    port map (
      I0 => p_0_in(1),
      I1 => \n_0_RXDATA_REG_reg[17]\,
      I2 => \n_0_RXDATA_REG_reg[25]\,
      I3 => ALIGN_SEL_REG(1),
      I4 => ALIGN_SEL_REG(0),
      O => \n_0_RXDATA_ALIGNED[1]_i_2\
    );
\RXDATA_ALIGNED[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFF30C00"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[20]\,
      I1 => \n_0_RXDATA_ALIGNED[31]_i_2\,
      I2 => ALIGN_SEL15_out,
      I3 => \n_0_RXDATA_ALIGNED[20]_i_2\,
      I4 => \n_0_RXDATA_REG_reg[28]\,
      I5 => \n_0_RXDATA_ALIGNED[31]_i_4\,
      O => \n_0_RXDATA_ALIGNED[20]_i_1\
    );
\RXDATA_ALIGNED[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8AA"
    )
    port map (
      I0 => rxdata(4),
      I1 => ALIGN_SEL12_out,
      I2 => rxdata(12),
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL1,
      O => \n_0_RXDATA_ALIGNED[20]_i_2\
    );
\RXDATA_ALIGNED[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFF30C00"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[21]\,
      I1 => \n_0_RXDATA_ALIGNED[31]_i_2\,
      I2 => ALIGN_SEL15_out,
      I3 => \n_0_RXDATA_ALIGNED[21]_i_2\,
      I4 => \n_0_RXDATA_REG_reg[29]\,
      I5 => \n_0_RXDATA_ALIGNED[31]_i_4\,
      O => \n_0_RXDATA_ALIGNED[21]_i_1\
    );
\RXDATA_ALIGNED[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8AA"
    )
    port map (
      I0 => rxdata(5),
      I1 => ALIGN_SEL12_out,
      I2 => rxdata(13),
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL1,
      O => \n_0_RXDATA_ALIGNED[21]_i_2\
    );
\RXDATA_ALIGNED[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFF30C00"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[22]\,
      I1 => \n_0_RXDATA_ALIGNED[31]_i_2\,
      I2 => ALIGN_SEL15_out,
      I3 => \n_0_RXDATA_ALIGNED[22]_i_2\,
      I4 => \n_0_RXDATA_REG_reg[30]\,
      I5 => \n_0_RXDATA_ALIGNED[31]_i_4\,
      O => \n_0_RXDATA_ALIGNED[22]_i_1\
    );
\RXDATA_ALIGNED[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8AA"
    )
    port map (
      I0 => rxdata(6),
      I1 => ALIGN_SEL12_out,
      I2 => rxdata(14),
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL1,
      O => \n_0_RXDATA_ALIGNED[22]_i_2\
    );
\RXDATA_ALIGNED[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFF30C00"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[23]\,
      I1 => \n_0_RXDATA_ALIGNED[31]_i_2\,
      I2 => ALIGN_SEL15_out,
      I3 => \n_0_RXDATA_ALIGNED[23]_i_2\,
      I4 => \n_0_RXDATA_REG_reg[31]\,
      I5 => \n_0_RXDATA_ALIGNED[31]_i_4\,
      O => \n_0_RXDATA_ALIGNED[23]_i_1\
    );
\RXDATA_ALIGNED[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8AA"
    )
    port map (
      I0 => rxdata(7),
      I1 => ALIGN_SEL12_out,
      I2 => rxdata(15),
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL1,
      O => \n_0_RXDATA_ALIGNED[23]_i_2\
    );
\RXDATA_ALIGNED[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFF30C00"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[24]\,
      I1 => \n_0_RXDATA_ALIGNED[31]_i_2\,
      I2 => ALIGN_SEL15_out,
      I3 => \n_0_RXDATA_ALIGNED[24]_i_2\,
      I4 => rxdata(0),
      I5 => \n_0_RXDATA_ALIGNED[31]_i_4\,
      O => \n_0_RXDATA_ALIGNED[24]_i_1\
    );
\RXDATA_ALIGNED[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8AA"
    )
    port map (
      I0 => rxdata(8),
      I1 => ALIGN_SEL12_out,
      I2 => rxdata(16),
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL1,
      O => \n_0_RXDATA_ALIGNED[24]_i_2\
    );
\RXDATA_ALIGNED[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFF30C00"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[25]\,
      I1 => \n_0_RXDATA_ALIGNED[31]_i_2\,
      I2 => ALIGN_SEL15_out,
      I3 => \n_0_RXDATA_ALIGNED[25]_i_2\,
      I4 => rxdata(1),
      I5 => \n_0_RXDATA_ALIGNED[31]_i_4\,
      O => \n_0_RXDATA_ALIGNED[25]_i_1\
    );
\RXDATA_ALIGNED[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8AA"
    )
    port map (
      I0 => rxdata(9),
      I1 => ALIGN_SEL12_out,
      I2 => rxdata(17),
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL1,
      O => \n_0_RXDATA_ALIGNED[25]_i_2\
    );
\RXDATA_ALIGNED[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFF30C00"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[26]\,
      I1 => \n_0_RXDATA_ALIGNED[31]_i_2\,
      I2 => ALIGN_SEL15_out,
      I3 => \n_0_RXDATA_ALIGNED[26]_i_2\,
      I4 => rxdata(2),
      I5 => \n_0_RXDATA_ALIGNED[31]_i_4\,
      O => \n_0_RXDATA_ALIGNED[26]_i_1\
    );
\RXDATA_ALIGNED[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8AA"
    )
    port map (
      I0 => rxdata(10),
      I1 => ALIGN_SEL12_out,
      I2 => rxdata(18),
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL1,
      O => \n_0_RXDATA_ALIGNED[26]_i_2\
    );
\RXDATA_ALIGNED[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFF30C00"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[27]\,
      I1 => \n_0_RXDATA_ALIGNED[31]_i_2\,
      I2 => ALIGN_SEL15_out,
      I3 => \n_0_RXDATA_ALIGNED[27]_i_2\,
      I4 => rxdata(3),
      I5 => \n_0_RXDATA_ALIGNED[31]_i_4\,
      O => \n_0_RXDATA_ALIGNED[27]_i_1\
    );
\RXDATA_ALIGNED[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8AA"
    )
    port map (
      I0 => rxdata(11),
      I1 => ALIGN_SEL12_out,
      I2 => rxdata(19),
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL1,
      O => \n_0_RXDATA_ALIGNED[27]_i_2\
    );
\RXDATA_ALIGNED[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFF30C00"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[28]\,
      I1 => \n_0_RXDATA_ALIGNED[31]_i_2\,
      I2 => ALIGN_SEL15_out,
      I3 => \n_0_RXDATA_ALIGNED[28]_i_2\,
      I4 => rxdata(4),
      I5 => \n_0_RXDATA_ALIGNED[31]_i_4\,
      O => \n_0_RXDATA_ALIGNED[28]_i_1\
    );
\RXDATA_ALIGNED[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8AA"
    )
    port map (
      I0 => rxdata(12),
      I1 => ALIGN_SEL12_out,
      I2 => rxdata(20),
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL1,
      O => \n_0_RXDATA_ALIGNED[28]_i_2\
    );
\RXDATA_ALIGNED[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFF30C00"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[29]\,
      I1 => \n_0_RXDATA_ALIGNED[31]_i_2\,
      I2 => ALIGN_SEL15_out,
      I3 => \n_0_RXDATA_ALIGNED[29]_i_2\,
      I4 => rxdata(5),
      I5 => \n_0_RXDATA_ALIGNED[31]_i_4\,
      O => \n_0_RXDATA_ALIGNED[29]_i_1\
    );
\RXDATA_ALIGNED[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8AA"
    )
    port map (
      I0 => rxdata(13),
      I1 => ALIGN_SEL12_out,
      I2 => rxdata(21),
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL1,
      O => \n_0_RXDATA_ALIGNED[29]_i_2\
    );
\RXDATA_ALIGNED[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEAFAFAFEE"
    )
    port map (
      I0 => \n_0_RXDATA_ALIGNED[7]_i_2\,
      I1 => \n_0_RXDATA_REG_reg[2]\,
      I2 => \n_0_RXDATA_ALIGNED[2]_i_2\,
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL_REG(1),
      I5 => ALIGN_SEL17_out,
      O => \n_0_RXDATA_ALIGNED[2]_i_1\
    );
\RXDATA_ALIGNED[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F553355"
    )
    port map (
      I0 => p_0_in(2),
      I1 => \n_0_RXDATA_REG_reg[18]\,
      I2 => \n_0_RXDATA_REG_reg[26]\,
      I3 => ALIGN_SEL_REG(1),
      I4 => ALIGN_SEL_REG(0),
      O => \n_0_RXDATA_ALIGNED[2]_i_2\
    );
\RXDATA_ALIGNED[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFF30C00"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[30]\,
      I1 => \n_0_RXDATA_ALIGNED[31]_i_2\,
      I2 => ALIGN_SEL15_out,
      I3 => \n_0_RXDATA_ALIGNED[30]_i_2\,
      I4 => rxdata(6),
      I5 => \n_0_RXDATA_ALIGNED[31]_i_4\,
      O => \n_0_RXDATA_ALIGNED[30]_i_1\
    );
\RXDATA_ALIGNED[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8AA"
    )
    port map (
      I0 => rxdata(14),
      I1 => ALIGN_SEL12_out,
      I2 => rxdata(22),
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL1,
      O => \n_0_RXDATA_ALIGNED[30]_i_2\
    );
\RXDATA_ALIGNED[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFF30C00"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[31]\,
      I1 => \n_0_RXDATA_ALIGNED[31]_i_2\,
      I2 => ALIGN_SEL15_out,
      I3 => \n_0_RXDATA_ALIGNED[31]_i_3\,
      I4 => rxdata(7),
      I5 => \n_0_RXDATA_ALIGNED[31]_i_4\,
      O => \n_0_RXDATA_ALIGNED[31]_i_1\
    );
\RXDATA_ALIGNED[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I1 => ALIGN_SEL_REG(1),
      O => \n_0_RXDATA_ALIGNED[31]_i_2\
    );
\RXDATA_ALIGNED[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8AA"
    )
    port map (
      I0 => rxdata(15),
      I1 => ALIGN_SEL12_out,
      I2 => rxdata(23),
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL1,
      O => \n_0_RXDATA_ALIGNED[31]_i_3\
    );
\RXDATA_ALIGNED[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => ALIGN_SEL_REG(0),
      I2 => ALIGN_SEL12_out,
      I3 => ALIGN_SEL1,
      I4 => ALIGN_SEL15_out,
      I5 => ALIGN_SEL17_out,
      O => \n_0_RXDATA_ALIGNED[31]_i_4\
    );
\RXDATA_ALIGNED[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEAFAFAFEE"
    )
    port map (
      I0 => \n_0_RXDATA_ALIGNED[7]_i_2\,
      I1 => \n_0_RXDATA_REG_reg[3]\,
      I2 => \n_0_RXDATA_ALIGNED[3]_i_2\,
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL_REG(1),
      I5 => ALIGN_SEL17_out,
      O => \n_0_RXDATA_ALIGNED[3]_i_1\
    );
\RXDATA_ALIGNED[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F553355"
    )
    port map (
      I0 => p_0_in(3),
      I1 => \n_0_RXDATA_REG_reg[19]\,
      I2 => \n_0_RXDATA_REG_reg[27]\,
      I3 => ALIGN_SEL_REG(1),
      I4 => ALIGN_SEL_REG(0),
      O => \n_0_RXDATA_ALIGNED[3]_i_2\
    );
\RXDATA_ALIGNED[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEAFAFAFEE"
    )
    port map (
      I0 => \n_0_RXDATA_ALIGNED[7]_i_2\,
      I1 => \n_0_RXDATA_REG_reg[4]\,
      I2 => \n_0_RXDATA_ALIGNED[4]_i_2\,
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL_REG(1),
      I5 => ALIGN_SEL17_out,
      O => \n_0_RXDATA_ALIGNED[4]_i_1\
    );
\RXDATA_ALIGNED[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F553355"
    )
    port map (
      I0 => p_0_in(4),
      I1 => \n_0_RXDATA_REG_reg[20]\,
      I2 => \n_0_RXDATA_REG_reg[28]\,
      I3 => ALIGN_SEL_REG(1),
      I4 => ALIGN_SEL_REG(0),
      O => \n_0_RXDATA_ALIGNED[4]_i_2\
    );
\RXDATA_ALIGNED[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEAFAFAFEE"
    )
    port map (
      I0 => \n_0_RXDATA_ALIGNED[7]_i_2\,
      I1 => \n_0_RXDATA_REG_reg[5]\,
      I2 => \n_0_RXDATA_ALIGNED[5]_i_2\,
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL_REG(1),
      I5 => ALIGN_SEL17_out,
      O => \n_0_RXDATA_ALIGNED[5]_i_1\
    );
\RXDATA_ALIGNED[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F553355"
    )
    port map (
      I0 => p_0_in(5),
      I1 => \n_0_RXDATA_REG_reg[21]\,
      I2 => \n_0_RXDATA_REG_reg[29]\,
      I3 => ALIGN_SEL_REG(1),
      I4 => ALIGN_SEL_REG(0),
      O => \n_0_RXDATA_ALIGNED[5]_i_2\
    );
\RXDATA_ALIGNED[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0B0B0F01010100"
    )
    port map (
      I0 => ALIGN_SEL17_out,
      I1 => \n_0_RXDATA_ALIGNED[6]_i_2\,
      I2 => \n_0_RXDATA_ALIGNED[7]_i_2\,
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL_REG(1),
      I5 => \n_0_RXDATA_REG_reg[6]\,
      O => \n_0_RXDATA_ALIGNED[6]_i_1\
    );
\RXDATA_ALIGNED[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F553355"
    )
    port map (
      I0 => p_0_in(6),
      I1 => \n_0_RXDATA_REG_reg[22]\,
      I2 => \n_0_RXDATA_REG_reg[30]\,
      I3 => ALIGN_SEL_REG(1),
      I4 => ALIGN_SEL_REG(0),
      O => \n_0_RXDATA_ALIGNED[6]_i_2\
    );
\RXDATA_ALIGNED[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEAFAFAFEE"
    )
    port map (
      I0 => \n_0_RXDATA_ALIGNED[7]_i_2\,
      I1 => \n_0_RXDATA_REG_reg[7]\,
      I2 => \n_0_RXDATA_ALIGNED[7]_i_3\,
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL_REG(1),
      I5 => ALIGN_SEL17_out,
      O => \n_0_RXDATA_ALIGNED[7]_i_1\
    );
\RXDATA_ALIGNED[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => ALIGN_SEL15_out,
      I1 => ALIGN_SEL17_out,
      I2 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      O => \n_0_RXDATA_ALIGNED[7]_i_2\
    );
\RXDATA_ALIGNED[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F553355"
    )
    port map (
      I0 => p_0_in(7),
      I1 => \n_0_RXDATA_REG_reg[23]\,
      I2 => \n_0_RXDATA_REG_reg[31]\,
      I3 => ALIGN_SEL_REG(1),
      I4 => ALIGN_SEL_REG(0),
      O => \n_0_RXDATA_ALIGNED[7]_i_3\
    );
\RXDATA_ALIGNED[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFF30C00"
    )
    port map (
      I0 => p_0_in(0),
      I1 => \n_0_RXDATA_ALIGNED[31]_i_2\,
      I2 => ALIGN_SEL15_out,
      I3 => \n_0_RXDATA_ALIGNED[8]_i_2\,
      I4 => \n_0_RXDATA_REG_reg[16]\,
      I5 => \n_0_RXDATA_ALIGNED[31]_i_4\,
      O => \n_0_RXDATA_ALIGNED[8]_i_1\
    );
\RXDATA_ALIGNED[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8AA"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[24]\,
      I1 => ALIGN_SEL12_out,
      I2 => rxdata(0),
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL1,
      O => \n_0_RXDATA_ALIGNED[8]_i_2\
    );
\RXDATA_ALIGNED[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFF30C00"
    )
    port map (
      I0 => p_0_in(1),
      I1 => \n_0_RXDATA_ALIGNED[31]_i_2\,
      I2 => ALIGN_SEL15_out,
      I3 => \n_0_RXDATA_ALIGNED[9]_i_2\,
      I4 => \n_0_RXDATA_REG_reg[17]\,
      I5 => \n_0_RXDATA_ALIGNED[31]_i_4\,
      O => \n_0_RXDATA_ALIGNED[9]_i_1\
    );
\RXDATA_ALIGNED[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B8AA"
    )
    port map (
      I0 => \n_0_RXDATA_REG_reg[25]\,
      I1 => ALIGN_SEL12_out,
      I2 => rxdata(1),
      I3 => ALIGN_SEL_REG(0),
      I4 => ALIGN_SEL1,
      O => \n_0_RXDATA_ALIGNED[9]_i_2\
    );
\RXDATA_ALIGNED_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[0]_i_1\,
      Q => RXDATA_CH0(0),
      R => RESET
    );
\RXDATA_ALIGNED_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[10]_i_1\,
      Q => RXDATA_CH1(2),
      R => RESET
    );
\RXDATA_ALIGNED_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[11]_i_1\,
      Q => RXDATA_CH1(3),
      R => RESET
    );
\RXDATA_ALIGNED_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[12]_i_1\,
      Q => RXDATA_CH1(4),
      R => RESET
    );
\RXDATA_ALIGNED_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[13]_i_1\,
      Q => RXDATA_CH1(5),
      R => RESET
    );
\RXDATA_ALIGNED_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[14]_i_1\,
      Q => RXDATA_CH1(6),
      R => RESET
    );
\RXDATA_ALIGNED_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[15]_i_1\,
      Q => RXDATA_CH1(7),
      R => RESET
    );
\RXDATA_ALIGNED_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[16]_i_1\,
      Q => RXDATA_CH2(0),
      R => RESET
    );
\RXDATA_ALIGNED_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[17]_i_1\,
      Q => RXDATA_CH2(1),
      R => RESET
    );
\RXDATA_ALIGNED_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[18]_i_1\,
      Q => RXDATA_CH2(2),
      R => RESET
    );
\RXDATA_ALIGNED_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[19]_i_1\,
      Q => RXDATA_CH2(3),
      R => RESET
    );
\RXDATA_ALIGNED_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[1]_i_1\,
      Q => RXDATA_CH0(1),
      R => RESET
    );
\RXDATA_ALIGNED_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[20]_i_1\,
      Q => RXDATA_CH2(4),
      R => RESET
    );
\RXDATA_ALIGNED_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[21]_i_1\,
      Q => RXDATA_CH2(5),
      R => RESET
    );
\RXDATA_ALIGNED_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[22]_i_1\,
      Q => RXDATA_CH2(6),
      R => RESET
    );
\RXDATA_ALIGNED_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[23]_i_1\,
      Q => RXDATA_CH2(7),
      R => RESET
    );
\RXDATA_ALIGNED_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[24]_i_1\,
      Q => RXDATA_CH3(0),
      R => RESET
    );
\RXDATA_ALIGNED_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[25]_i_1\,
      Q => RXDATA_CH3(1),
      R => RESET
    );
\RXDATA_ALIGNED_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[26]_i_1\,
      Q => RXDATA_CH3(2),
      R => RESET
    );
\RXDATA_ALIGNED_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[27]_i_1\,
      Q => RXDATA_CH3(3),
      R => RESET
    );
\RXDATA_ALIGNED_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[28]_i_1\,
      Q => RXDATA_CH3(4),
      R => RESET
    );
\RXDATA_ALIGNED_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[29]_i_1\,
      Q => RXDATA_CH3(5),
      R => RESET
    );
\RXDATA_ALIGNED_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[2]_i_1\,
      Q => RXDATA_CH0(2),
      R => RESET
    );
\RXDATA_ALIGNED_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[30]_i_1\,
      Q => RXDATA_CH3(6),
      R => RESET
    );
\RXDATA_ALIGNED_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[31]_i_1\,
      Q => RXDATA_CH3(7),
      R => RESET
    );
\RXDATA_ALIGNED_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[3]_i_1\,
      Q => RXDATA_CH0(3),
      R => RESET
    );
\RXDATA_ALIGNED_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[4]_i_1\,
      Q => RXDATA_CH0(4),
      R => RESET
    );
\RXDATA_ALIGNED_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[5]_i_1\,
      Q => RXDATA_CH0(5),
      R => RESET
    );
\RXDATA_ALIGNED_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[6]_i_1\,
      Q => RXDATA_CH0(6),
      R => RESET
    );
\RXDATA_ALIGNED_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[7]_i_1\,
      Q => RXDATA_CH0(7),
      R => RESET
    );
\RXDATA_ALIGNED_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[8]_i_1\,
      Q => RXDATA_CH1(0),
      R => RESET
    );
\RXDATA_ALIGNED_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_ALIGNED[9]_i_1\,
      Q => RXDATA_CH1(1),
      R => RESET
    );
\RXDATA_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(0),
      Q => \n_0_RXDATA_REG_reg[0]\,
      R => RESET
    );
\RXDATA_REG_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(10),
      Q => p_0_in(2),
      R => RESET
    );
\RXDATA_REG_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(11),
      Q => p_0_in(3),
      R => RESET
    );
\RXDATA_REG_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(12),
      Q => p_0_in(4),
      R => RESET
    );
\RXDATA_REG_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(13),
      Q => p_0_in(5),
      R => RESET
    );
\RXDATA_REG_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(14),
      Q => p_0_in(6),
      R => RESET
    );
\RXDATA_REG_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(15),
      Q => p_0_in(7),
      R => RESET
    );
\RXDATA_REG_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(16),
      Q => \n_0_RXDATA_REG_reg[16]\,
      R => RESET
    );
\RXDATA_REG_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(17),
      Q => \n_0_RXDATA_REG_reg[17]\,
      R => RESET
    );
\RXDATA_REG_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(18),
      Q => \n_0_RXDATA_REG_reg[18]\,
      R => RESET
    );
\RXDATA_REG_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(19),
      Q => \n_0_RXDATA_REG_reg[19]\,
      R => RESET
    );
\RXDATA_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(1),
      Q => \n_0_RXDATA_REG_reg[1]\,
      R => RESET
    );
\RXDATA_REG_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(20),
      Q => \n_0_RXDATA_REG_reg[20]\,
      R => RESET
    );
\RXDATA_REG_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(21),
      Q => \n_0_RXDATA_REG_reg[21]\,
      R => RESET
    );
\RXDATA_REG_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(22),
      Q => \n_0_RXDATA_REG_reg[22]\,
      R => RESET
    );
\RXDATA_REG_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(23),
      Q => \n_0_RXDATA_REG_reg[23]\,
      R => RESET
    );
\RXDATA_REG_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(24),
      Q => \n_0_RXDATA_REG_reg[24]\,
      R => RESET
    );
\RXDATA_REG_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(25),
      Q => \n_0_RXDATA_REG_reg[25]\,
      R => RESET
    );
\RXDATA_REG_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(26),
      Q => \n_0_RXDATA_REG_reg[26]\,
      R => RESET
    );
\RXDATA_REG_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(27),
      Q => \n_0_RXDATA_REG_reg[27]\,
      R => RESET
    );
\RXDATA_REG_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(28),
      Q => \n_0_RXDATA_REG_reg[28]\,
      R => RESET
    );
\RXDATA_REG_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(29),
      Q => \n_0_RXDATA_REG_reg[29]\,
      R => RESET
    );
\RXDATA_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(2),
      Q => \n_0_RXDATA_REG_reg[2]\,
      R => RESET
    );
\RXDATA_REG_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(30),
      Q => \n_0_RXDATA_REG_reg[30]\,
      R => RESET
    );
\RXDATA_REG_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(31),
      Q => \n_0_RXDATA_REG_reg[31]\,
      R => RESET
    );
\RXDATA_REG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(3),
      Q => \n_0_RXDATA_REG_reg[3]\,
      R => RESET
    );
\RXDATA_REG_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(4),
      Q => \n_0_RXDATA_REG_reg[4]\,
      R => RESET
    );
\RXDATA_REG_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(5),
      Q => \n_0_RXDATA_REG_reg[5]\,
      R => RESET
    );
\RXDATA_REG_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(6),
      Q => \n_0_RXDATA_REG_reg[6]\,
      R => RESET
    );
\RXDATA_REG_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(7),
      Q => \n_0_RXDATA_REG_reg[7]\,
      R => RESET
    );
\RXDATA_REG_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(8),
      Q => p_0_in(0),
      R => RESET
    );
\RXDATA_REG_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => rxdata(9),
      Q => p_0_in(1),
      R => RESET
    );
\RXDISPERR_ALIGNED[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7535FF3FF5F5FFFF"
    )
    port map (
      I0 => \n_0_RXDISPERR_ALIGNED[0]_i_2\,
      I1 => \n_0_RXDISPERR_ALIGNED[0]_i_3\,
      I2 => \n_0_ALIGN_SEL_REG[0]_i_2\,
      I3 => ALIGN_SEL17_out,
      I4 => \n_0_RXDISPERR_ALIGNED[0]_i_4\,
      I5 => \n_0_RXDISPERR_ALIGNED[0]_i_5\,
      O => \n_0_RXDISPERR_ALIGNED[0]_i_1\
    );
\RXDISPERR_ALIGNED[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => RXDISPERR_REG(2),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXDISPERR_ALIGNED[0]_i_2\
    );
\RXDISPERR_ALIGNED[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => RXDISPERR_REG(3),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXDISPERR_ALIGNED[0]_i_3\
    );
\RXDISPERR_ALIGNED[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1110FFFF"
    )
    port map (
      I0 => ALIGN_SEL17_out,
      I1 => ALIGN_SEL15_out,
      I2 => ALIGN_SEL_REG(1),
      I3 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I4 => RXDISPERR_REG(0),
      O => \n_0_RXDISPERR_ALIGNED[0]_i_4\
    );
\RXDISPERR_ALIGNED[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF54FF"
    )
    port map (
      I0 => ALIGN_SEL15_out,
      I1 => ALIGN_SEL_REG(1),
      I2 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I3 => RXDISPERR_REG(1),
      I4 => ALIGN_SEL17_out,
      O => \n_0_RXDISPERR_ALIGNED[0]_i_5\
    );
\RXDISPERR_ALIGNED[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7535FF3FF5F5FFFF"
    )
    port map (
      I0 => \n_0_RXDISPERR_ALIGNED[1]_i_2\,
      I1 => \n_0_RXDISPERR_ALIGNED[1]_i_3\,
      I2 => \n_0_ALIGN_SEL_REG[0]_i_2\,
      I3 => ALIGN_SEL17_out,
      I4 => \n_0_RXDISPERR_ALIGNED[1]_i_4\,
      I5 => \n_0_RXDISPERR_ALIGNED[1]_i_5\,
      O => \n_0_RXDISPERR_ALIGNED[1]_i_1\
    );
\RXDISPERR_ALIGNED[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => RXDISPERR_REG(3),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXDISPERR_ALIGNED[1]_i_2\
    );
\RXDISPERR_ALIGNED[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => gt0_rxdisperr_out(0),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXDISPERR_ALIGNED[1]_i_3\
    );
\RXDISPERR_ALIGNED[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1110FFFF"
    )
    port map (
      I0 => ALIGN_SEL17_out,
      I1 => ALIGN_SEL15_out,
      I2 => ALIGN_SEL_REG(1),
      I3 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I4 => RXDISPERR_REG(1),
      O => \n_0_RXDISPERR_ALIGNED[1]_i_4\
    );
\RXDISPERR_ALIGNED[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF54FF"
    )
    port map (
      I0 => ALIGN_SEL15_out,
      I1 => ALIGN_SEL_REG(1),
      I2 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I3 => RXDISPERR_REG(2),
      I4 => ALIGN_SEL17_out,
      O => \n_0_RXDISPERR_ALIGNED[1]_i_5\
    );
\RXDISPERR_ALIGNED[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7535FF3FF5F5FFFF"
    )
    port map (
      I0 => \n_0_RXDISPERR_ALIGNED[2]_i_2\,
      I1 => \n_0_RXDISPERR_ALIGNED[2]_i_3\,
      I2 => \n_0_ALIGN_SEL_REG[0]_i_2\,
      I3 => ALIGN_SEL17_out,
      I4 => \n_0_RXDISPERR_ALIGNED[2]_i_4\,
      I5 => \n_0_RXDISPERR_ALIGNED[2]_i_5\,
      O => \n_0_RXDISPERR_ALIGNED[2]_i_1\
    );
\RXDISPERR_ALIGNED[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => gt0_rxdisperr_out(0),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXDISPERR_ALIGNED[2]_i_2\
    );
\RXDISPERR_ALIGNED[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => gt0_rxdisperr_out(1),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXDISPERR_ALIGNED[2]_i_3\
    );
\RXDISPERR_ALIGNED[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1110FFFF"
    )
    port map (
      I0 => ALIGN_SEL17_out,
      I1 => ALIGN_SEL15_out,
      I2 => ALIGN_SEL_REG(1),
      I3 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I4 => RXDISPERR_REG(2),
      O => \n_0_RXDISPERR_ALIGNED[2]_i_4\
    );
\RXDISPERR_ALIGNED[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF54FF"
    )
    port map (
      I0 => ALIGN_SEL15_out,
      I1 => ALIGN_SEL_REG(1),
      I2 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I3 => RXDISPERR_REG(3),
      I4 => ALIGN_SEL17_out,
      O => \n_0_RXDISPERR_ALIGNED[2]_i_5\
    );
\RXDISPERR_ALIGNED[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7535FF3FF5F5FFFF"
    )
    port map (
      I0 => \n_0_RXDISPERR_ALIGNED[3]_i_2\,
      I1 => \n_0_RXDISPERR_ALIGNED[3]_i_3\,
      I2 => \n_0_ALIGN_SEL_REG[0]_i_2\,
      I3 => ALIGN_SEL17_out,
      I4 => \n_0_RXDISPERR_ALIGNED[3]_i_4\,
      I5 => \n_0_RXDISPERR_ALIGNED[3]_i_5\,
      O => \n_0_RXDISPERR_ALIGNED[3]_i_1\
    );
\RXDISPERR_ALIGNED[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => gt0_rxdisperr_out(1),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXDISPERR_ALIGNED[3]_i_2\
    );
\RXDISPERR_ALIGNED[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => gt0_rxdisperr_out(2),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXDISPERR_ALIGNED[3]_i_3\
    );
\RXDISPERR_ALIGNED[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1110FFFF"
    )
    port map (
      I0 => ALIGN_SEL17_out,
      I1 => ALIGN_SEL15_out,
      I2 => ALIGN_SEL_REG(1),
      I3 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I4 => RXDISPERR_REG(3),
      O => \n_0_RXDISPERR_ALIGNED[3]_i_4\
    );
\RXDISPERR_ALIGNED[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF54FF"
    )
    port map (
      I0 => ALIGN_SEL15_out,
      I1 => ALIGN_SEL_REG(1),
      I2 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I3 => gt0_rxdisperr_out(0),
      I4 => ALIGN_SEL17_out,
      O => \n_0_RXDISPERR_ALIGNED[3]_i_5\
    );
\RXDISPERR_ALIGNED_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDISPERR_ALIGNED[0]_i_1\,
      Q => RXDISPERR_CH0,
      R => RESET
    );
\RXDISPERR_ALIGNED_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDISPERR_ALIGNED[1]_i_1\,
      Q => RXDISPERR_CH1,
      R => RESET
    );
\RXDISPERR_ALIGNED_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDISPERR_ALIGNED[2]_i_1\,
      Q => RXDISPERR_CH2,
      R => RESET
    );
\RXDISPERR_ALIGNED_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXDISPERR_ALIGNED[3]_i_1\,
      Q => RXDISPERR_CH3,
      R => RESET
    );
\RXDISPERR_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => gt0_rxdisperr_out(0),
      Q => RXDISPERR_REG(0),
      R => RESET
    );
\RXDISPERR_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => gt0_rxdisperr_out(1),
      Q => RXDISPERR_REG(1),
      R => RESET
    );
\RXDISPERR_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => gt0_rxdisperr_out(2),
      Q => RXDISPERR_REG(2),
      R => RESET
    );
\RXDISPERR_REG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => gt0_rxdisperr_out(3),
      Q => RXDISPERR_REG(3),
      R => RESET
    );
\RXNOTINTABLE_ALIGNED[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7535FF3FF5F5FFFF"
    )
    port map (
      I0 => \n_0_RXNOTINTABLE_ALIGNED[0]_i_2\,
      I1 => \n_0_RXNOTINTABLE_ALIGNED[0]_i_3\,
      I2 => \n_0_ALIGN_SEL_REG[0]_i_2\,
      I3 => ALIGN_SEL17_out,
      I4 => \n_0_RXNOTINTABLE_ALIGNED[0]_i_4\,
      I5 => \n_0_RXNOTINTABLE_ALIGNED[0]_i_5\,
      O => \n_0_RXNOTINTABLE_ALIGNED[0]_i_1\
    );
\RXNOTINTABLE_ALIGNED[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => RXNOTINTABLE_REG(2),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXNOTINTABLE_ALIGNED[0]_i_2\
    );
\RXNOTINTABLE_ALIGNED[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => RXNOTINTABLE_REG(3),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXNOTINTABLE_ALIGNED[0]_i_3\
    );
\RXNOTINTABLE_ALIGNED[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1110FFFF"
    )
    port map (
      I0 => ALIGN_SEL17_out,
      I1 => ALIGN_SEL15_out,
      I2 => ALIGN_SEL_REG(1),
      I3 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I4 => RXNOTINTABLE_REG(0),
      O => \n_0_RXNOTINTABLE_ALIGNED[0]_i_4\
    );
\RXNOTINTABLE_ALIGNED[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF54FF"
    )
    port map (
      I0 => ALIGN_SEL15_out,
      I1 => ALIGN_SEL_REG(1),
      I2 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I3 => RXNOTINTABLE_REG(1),
      I4 => ALIGN_SEL17_out,
      O => \n_0_RXNOTINTABLE_ALIGNED[0]_i_5\
    );
\RXNOTINTABLE_ALIGNED[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7535FF3FF5F5FFFF"
    )
    port map (
      I0 => \n_0_RXNOTINTABLE_ALIGNED[1]_i_2\,
      I1 => \n_0_RXNOTINTABLE_ALIGNED[1]_i_3\,
      I2 => \n_0_ALIGN_SEL_REG[0]_i_2\,
      I3 => ALIGN_SEL17_out,
      I4 => \n_0_RXNOTINTABLE_ALIGNED[1]_i_4\,
      I5 => \n_0_RXNOTINTABLE_ALIGNED[1]_i_5\,
      O => \n_0_RXNOTINTABLE_ALIGNED[1]_i_1\
    );
\RXNOTINTABLE_ALIGNED[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => RXNOTINTABLE_REG(3),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXNOTINTABLE_ALIGNED[1]_i_2\
    );
\RXNOTINTABLE_ALIGNED[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => gt0_rxnotintable_out(0),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXNOTINTABLE_ALIGNED[1]_i_3\
    );
\RXNOTINTABLE_ALIGNED[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1110FFFF"
    )
    port map (
      I0 => ALIGN_SEL17_out,
      I1 => ALIGN_SEL15_out,
      I2 => ALIGN_SEL_REG(1),
      I3 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I4 => RXNOTINTABLE_REG(1),
      O => \n_0_RXNOTINTABLE_ALIGNED[1]_i_4\
    );
\RXNOTINTABLE_ALIGNED[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF54FF"
    )
    port map (
      I0 => ALIGN_SEL15_out,
      I1 => ALIGN_SEL_REG(1),
      I2 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I3 => RXNOTINTABLE_REG(2),
      I4 => ALIGN_SEL17_out,
      O => \n_0_RXNOTINTABLE_ALIGNED[1]_i_5\
    );
\RXNOTINTABLE_ALIGNED[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7535FF3FF5F5FFFF"
    )
    port map (
      I0 => \n_0_RXNOTINTABLE_ALIGNED[2]_i_2\,
      I1 => \n_0_RXNOTINTABLE_ALIGNED[2]_i_3\,
      I2 => \n_0_ALIGN_SEL_REG[0]_i_2\,
      I3 => ALIGN_SEL17_out,
      I4 => \n_0_RXNOTINTABLE_ALIGNED[2]_i_4\,
      I5 => \n_0_RXNOTINTABLE_ALIGNED[2]_i_5\,
      O => \n_0_RXNOTINTABLE_ALIGNED[2]_i_1\
    );
\RXNOTINTABLE_ALIGNED[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => gt0_rxnotintable_out(0),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXNOTINTABLE_ALIGNED[2]_i_2\
    );
\RXNOTINTABLE_ALIGNED[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => gt0_rxnotintable_out(1),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXNOTINTABLE_ALIGNED[2]_i_3\
    );
\RXNOTINTABLE_ALIGNED[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1110FFFF"
    )
    port map (
      I0 => ALIGN_SEL17_out,
      I1 => ALIGN_SEL15_out,
      I2 => ALIGN_SEL_REG(1),
      I3 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I4 => RXNOTINTABLE_REG(2),
      O => \n_0_RXNOTINTABLE_ALIGNED[2]_i_4\
    );
\RXNOTINTABLE_ALIGNED[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF54FF"
    )
    port map (
      I0 => ALIGN_SEL15_out,
      I1 => ALIGN_SEL_REG(1),
      I2 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I3 => RXNOTINTABLE_REG(3),
      I4 => ALIGN_SEL17_out,
      O => \n_0_RXNOTINTABLE_ALIGNED[2]_i_5\
    );
\RXNOTINTABLE_ALIGNED[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7535FF3FF5F5FFFF"
    )
    port map (
      I0 => \n_0_RXNOTINTABLE_ALIGNED[3]_i_2\,
      I1 => \n_0_RXNOTINTABLE_ALIGNED[3]_i_3\,
      I2 => \n_0_ALIGN_SEL_REG[0]_i_2\,
      I3 => ALIGN_SEL17_out,
      I4 => \n_0_RXNOTINTABLE_ALIGNED[3]_i_4\,
      I5 => \n_0_RXNOTINTABLE_ALIGNED[3]_i_5\,
      O => \n_0_RXNOTINTABLE_ALIGNED[3]_i_1\
    );
\RXNOTINTABLE_ALIGNED[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => gt0_rxnotintable_out(1),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXNOTINTABLE_ALIGNED[3]_i_2\
    );
\RXNOTINTABLE_ALIGNED[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
    port map (
      I0 => ALIGN_SEL_REG(1),
      I1 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I2 => gt0_rxnotintable_out(2),
      I3 => ALIGN_SEL17_out,
      I4 => ALIGN_SEL15_out,
      O => \n_0_RXNOTINTABLE_ALIGNED[3]_i_3\
    );
\RXNOTINTABLE_ALIGNED[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1110FFFF"
    )
    port map (
      I0 => ALIGN_SEL17_out,
      I1 => ALIGN_SEL15_out,
      I2 => ALIGN_SEL_REG(1),
      I3 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I4 => RXNOTINTABLE_REG(3),
      O => \n_0_RXNOTINTABLE_ALIGNED[3]_i_4\
    );
\RXNOTINTABLE_ALIGNED[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF54FF"
    )
    port map (
      I0 => ALIGN_SEL15_out,
      I1 => ALIGN_SEL_REG(1),
      I2 => \n_0_ALIGN_SEL_REG[1]_i_2\,
      I3 => gt0_rxnotintable_out(0),
      I4 => ALIGN_SEL17_out,
      O => \n_0_RXNOTINTABLE_ALIGNED[3]_i_5\
    );
\RXNOTINTABLE_ALIGNED_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXNOTINTABLE_ALIGNED[0]_i_1\,
      Q => RXNOTINTABLE_CH0,
      R => RESET
    );
\RXNOTINTABLE_ALIGNED_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXNOTINTABLE_ALIGNED[1]_i_1\,
      Q => RXNOTINTABLE_CH1,
      R => RESET
    );
\RXNOTINTABLE_ALIGNED_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXNOTINTABLE_ALIGNED[2]_i_1\,
      Q => RXNOTINTABLE_CH2,
      R => RESET
    );
\RXNOTINTABLE_ALIGNED_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_RXNOTINTABLE_ALIGNED[3]_i_1\,
      Q => RXNOTINTABLE_CH3,
      R => RESET
    );
\RXNOTINTABLE_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => gt0_rxnotintable_out(0),
      Q => RXNOTINTABLE_REG(0),
      R => RESET
    );
\RXNOTINTABLE_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => gt0_rxnotintable_out(1),
      Q => RXNOTINTABLE_REG(1),
      R => RESET
    );
\RXNOTINTABLE_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => gt0_rxnotintable_out(2),
      Q => RXNOTINTABLE_REG(2),
      R => RESET
    );
\RXNOTINTABLE_REG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => gt0_rxnotintable_out(3),
      Q => RXNOTINTABLE_REG(3),
      R => RESET
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiAUTO_NEG__parameterized0\ is
  port (
    status_vector_ch3 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    XMIT_DATA_INT : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    XMIT_CONFIG_INT : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MR_LP_ADV_ABILITY : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    MR_AN_COMPLETE : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    MR_LINK_STATUS : out STD_LOGIC;
    SRESET : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    RESTART_AN_REG : in STD_LOGIC;
    AN_ENABLE_INT : in STD_LOGIC;
    CLEAR_STATUS_REG : in STD_LOGIC;
    RX_IDLE : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    RX_RUDI_INVALID : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RX_CONFIG_REG : in STD_LOGIC_VECTOR ( 15 downto 0 );
    link_timer_value_ch3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    data_out : in STD_LOGIC;
    RXSYNC_STATUS : in STD_LOGIC;
    RX_CONFIG_VALID : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_CONFIG_REG_INT1 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    MASK_RUDI_BUFERR_TIMER0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiAUTO_NEG__parameterized0\ : entity is "AUTO_NEG";
end \quadsgmiiAUTO_NEG__parameterized0\;

architecture STRUCTURE of \quadsgmiiAUTO_NEG__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal ABILITY_MATCH : STD_LOGIC;
  signal ABILITY_MATCH_2 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_2 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_3 : STD_LOGIC;
  signal AN_SYNC_STATUS : STD_LOGIC;
  signal CLEAR_STATUS_REG1 : STD_LOGIC;
  signal CLEAR_STATUS_REG2 : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB : STD_LOGIC;
  signal CONSISTENCY_MATCH : STD_LOGIC;
  signal CONSISTENCY_MATCH_COMB : STD_LOGIC;
  signal GENERATE_REMOTE_FAULT : STD_LOGIC;
  signal GENERATE_REMOTE_FAULT0 : STD_LOGIC;
  signal IDLE_INSERTED : STD_LOGIC;
  signal IDLE_INSERTED0 : STD_LOGIC;
  signal IDLE_INSERTED_REG1 : STD_LOGIC;
  signal IDLE_INSERTED_REG2 : STD_LOGIC;
  signal IDLE_INSERTED_REG3 : STD_LOGIC;
  signal IDLE_INSERTED_REG30 : STD_LOGIC;
  signal IDLE_INSERTED_REG4 : STD_LOGIC;
  signal IDLE_MATCH : STD_LOGIC;
  signal IDLE_MATCH_2 : STD_LOGIC;
  signal IDLE_REMOVED : STD_LOGIC;
  signal IDLE_REMOVED0 : STD_LOGIC;
  signal IDLE_REMOVED_REG1 : STD_LOGIC;
  signal IDLE_REMOVED_REG2 : STD_LOGIC;
  signal LINK_TIMER_DONE : STD_LOGIC;
  signal LINK_TIMER_SATURATED : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB : STD_LOGIC;
  signal \LINK_TIMER_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal MASK_RUDI_BUFERR_TIMER : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^mr_an_complete\ : STD_LOGIC;
  signal MR_AN_ENABLE_CHANGE : STD_LOGIC;
  signal MR_AN_ENABLE_CHANGE0 : STD_LOGIC;
  signal MR_AN_ENABLE_REG1 : STD_LOGIC;
  signal MR_AN_ENABLE_REG2 : STD_LOGIC;
  signal \^mr_link_status\ : STD_LOGIC;
  signal \^mr_lp_adv_ability\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal MR_RESTART_AN_SET_REG1 : STD_LOGIC;
  signal MR_RESTART_AN_SET_REG2 : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal PREVIOUS_STATE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal PULSE4096 : STD_LOGIC;
  signal PULSE40960 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal RX_CONFIG_SNAPSHOT : STD_LOGIC;
  signal RX_IDLE_REG1 : STD_LOGIC;
  signal RX_IDLE_REG2 : STD_LOGIC;
  signal RX_RUDI_INVALID_DELAY : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RX_RUDI_INVALID_DELAY0 : STD_LOGIC;
  signal RX_RUDI_INVALID_REG : STD_LOGIC;
  signal SGMII_PHY_STATUS1_out : STD_LOGIC;
  signal START_LINK_TIMER : STD_LOGIC;
  signal START_LINK_TIMER_REG : STD_LOGIC;
  signal START_LINK_TIMER_REG2 : STD_LOGIC;
  signal SYNC_STATUS_HELD : STD_LOGIC;
  signal TIMER4096_MSB_REG : STD_LOGIC;
  signal TOGGLE_RX : STD_LOGIC;
  signal TOGGLE_TX : STD_LOGIC;
  signal \^xmit_config_int\ : STD_LOGIC;
  signal \^xmit_data_int\ : STD_LOGIC;
  signal XMIT_DATA_INT0 : STD_LOGIC;
  signal \n_0_ABILITY_MATCH_2_i_1__2\ : STD_LOGIC;
  signal \n_0_ABILITY_MATCH_i_1__2\ : STD_LOGIC;
  signal \n_0_ACKNOWLEDGE_MATCH_2_i_1__2\ : STD_LOGIC;
  signal \n_0_ACKNOWLEDGE_MATCH_3_i_1__2\ : STD_LOGIC;
  signal n_0_ACKNOWLEDGE_MATCH_3_reg : STD_LOGIC;
  signal \n_0_AN_SYNC_STATUS_i_1__2\ : STD_LOGIC;
  signal \n_0_BASEX_REMOTE_FAULT[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_GENERATE_REMOTE_FAULT_i_2__2\ : STD_LOGIC;
  signal \n_0_IDLE_MATCH_2_i_1__2\ : STD_LOGIC;
  signal \n_0_IDLE_MATCH_i_1__2\ : STD_LOGIC;
  signal \n_0_LINK_TIMER[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_LINK_TIMER[8]_i_3__2\ : STD_LOGIC;
  signal \n_0_LINK_TIMER_DONE_i_1__2\ : STD_LOGIC;
  signal \n_0_LINK_TIMER_DONE_i_2__2\ : STD_LOGIC;
  signal \n_0_LINK_TIMER_DONE_i_3__2\ : STD_LOGIC;
  signal \n_0_LINK_TIMER_SATURATED_i_2__2\ : STD_LOGIC;
  signal \n_0_LINK_TIMER_SATURATED_i_3__2\ : STD_LOGIC;
  signal \n_0_LINK_TIMER_SATURATED_i_4__2\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_2__2\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__2\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_3__2\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_i_1__2\ : STD_LOGIC;
  signal n_0_MASK_RUDI_BUFERR_reg : STD_LOGIC;
  signal \n_0_MASK_RUDI_CLKCOR_i_1__2\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_CLKCOR_i_2__2\ : STD_LOGIC;
  signal n_0_MASK_RUDI_CLKCOR_reg : STD_LOGIC;
  signal \n_0_MR_AN_COMPLETE_i_1__2\ : STD_LOGIC;
  signal \n_0_MR_LINK_STATUS_i_1__2\ : STD_LOGIC;
  signal \n_0_MR_LP_ADV_ABILITY_INT[11]_i_1__2\ : STD_LOGIC;
  signal \n_0_MR_LP_ADV_ABILITY_INT[12]_i_1__2\ : STD_LOGIC;
  signal \n_0_MR_LP_ADV_ABILITY_INT[13]_i_1__2\ : STD_LOGIC;
  signal \n_0_MR_LP_ADV_ABILITY_INT[15]_i_1__2\ : STD_LOGIC;
  signal \n_0_MR_LP_ADV_ABILITY_INT[16]_i_1__2\ : STD_LOGIC;
  signal \n_0_MR_REMOTE_FAULT_i_1__2\ : STD_LOGIC;
  signal \n_0_MR_RESTART_AN_INT_i_1__2\ : STD_LOGIC;
  signal \n_0_MR_RESTART_AN_INT_i_2__2\ : STD_LOGIC;
  signal n_0_MR_RESTART_AN_INT_reg : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_REG_reg[12]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_REG_reg[13]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_REG_reg[6]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_REG_reg[7]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_REG_reg[8]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT[15]_i_3__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT[15]_i_4__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[12]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[13]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[15]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[6]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[7]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[8]\ : STD_LOGIC;
  signal \n_0_SGMII_PHY_STATUS_i_1__2\ : STD_LOGIC;
  signal \n_0_SGMII_SPEED[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_SGMII_SPEED[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_START_LINK_TIMER_REG_i_2__2\ : STD_LOGIC;
  signal \n_0_START_LINK_TIMER_REG_i_3__2\ : STD_LOGIC;
  signal \n_0_START_LINK_TIMER_REG_i_4__2\ : STD_LOGIC;
  signal \n_0_START_LINK_TIMER_REG_i_5__2\ : STD_LOGIC;
  signal \n_0_STATE[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_STATE[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_STATE[0]_i_3__2\ : STD_LOGIC;
  signal \n_0_STATE[0]_i_4__2\ : STD_LOGIC;
  signal \n_0_STATE[0]_i_5__2\ : STD_LOGIC;
  signal \n_0_STATE[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_STATE[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_STATE[1]_i_3__2\ : STD_LOGIC;
  signal \n_0_STATE[1]_i_4__2\ : STD_LOGIC;
  signal \n_0_STATE[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_STATE[2]_i_2__2\ : STD_LOGIC;
  signal \n_0_STATE[2]_i_3__2\ : STD_LOGIC;
  signal \n_0_STATE[2]_i_4__2\ : STD_LOGIC;
  signal \n_0_STATE[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_STATE[3]_i_2__2\ : STD_LOGIC;
  signal \n_0_STATE[3]_i_3__2\ : STD_LOGIC;
  signal \n_0_STATE[3]_i_4__2\ : STD_LOGIC;
  signal \n_0_STATE_reg[0]\ : STD_LOGIC;
  signal \n_0_STATE_reg[1]\ : STD_LOGIC;
  signal \n_0_STATE_reg[2]\ : STD_LOGIC;
  signal \n_0_STATE_reg[3]\ : STD_LOGIC;
  signal \n_0_SYNC_STATUS_HELD_i_1__2\ : STD_LOGIC;
  signal \n_0_TIMER4096[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_TIMER4096[0]_i_3__2\ : STD_LOGIC;
  signal \n_0_TIMER4096[0]_i_4__2\ : STD_LOGIC;
  signal \n_0_TIMER4096[0]_i_5__2\ : STD_LOGIC;
  signal \n_0_TIMER4096[4]_i_2__2\ : STD_LOGIC;
  signal \n_0_TIMER4096[4]_i_3__2\ : STD_LOGIC;
  signal \n_0_TIMER4096[4]_i_4__2\ : STD_LOGIC;
  signal \n_0_TIMER4096[4]_i_5__2\ : STD_LOGIC;
  signal \n_0_TIMER4096[8]_i_2__2\ : STD_LOGIC;
  signal \n_0_TIMER4096[8]_i_3__2\ : STD_LOGIC;
  signal \n_0_TIMER4096[8]_i_4__2\ : STD_LOGIC;
  signal \n_0_TIMER4096[8]_i_5__2\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[0]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[10]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[11]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[1]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[2]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[3]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[4]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[5]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[6]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[7]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[8]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[9]\ : STD_LOGIC;
  signal \n_0_TOGGLE_RX_i_1__2\ : STD_LOGIC;
  signal \n_0_TOGGLE_TX_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[10]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[11]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[12]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[13]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[14]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[15]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[15]_i_2__2\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[9]_i_1__2\ : STD_LOGIC;
  signal \n_0_XMIT_CONFIG_INT_i_1__2\ : STD_LOGIC;
  signal \n_0_XMIT_CONFIG_INT_i_2__6\ : STD_LOGIC;
  signal \n_1_TIMER4096_reg[0]_i_1__2\ : STD_LOGIC;
  signal \n_1_TIMER4096_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_1_TIMER4096_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_2_LINK_TIMER_SATURATED_reg_i_1__2\ : STD_LOGIC;
  signal \n_2_TIMER4096_reg[0]_i_1__2\ : STD_LOGIC;
  signal \n_2_TIMER4096_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_2_TIMER4096_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_3_LINK_TIMER_SATURATED_reg_i_1__2\ : STD_LOGIC;
  signal \n_3_TIMER4096_reg[0]_i_1__2\ : STD_LOGIC;
  signal \n_3_TIMER4096_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_3_TIMER4096_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_4_TIMER4096_reg[0]_i_1__2\ : STD_LOGIC;
  signal \n_4_TIMER4096_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_4_TIMER4096_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_5_TIMER4096_reg[0]_i_1__2\ : STD_LOGIC;
  signal \n_5_TIMER4096_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_5_TIMER4096_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_6_TIMER4096_reg[0]_i_1__2\ : STD_LOGIC;
  signal \n_6_TIMER4096_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_6_TIMER4096_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_7_TIMER4096_reg[0]_i_1__2\ : STD_LOGIC;
  signal \n_7_TIMER4096_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_7_TIMER4096_reg[8]_i_1__2\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in44_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^status_vector_ch3\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_LINK_TIMER_SATURATED_reg_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LINK_TIMER_SATURATED_reg_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TIMER4096_reg[8]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ABILITY_MATCH_i_2__2\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \GENERATE_REMOTE_FAULT_i_2__2\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \IDLE_INSERTED_REG3_i_1__2\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \IDLE_INSERTED_i_1__2\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \IDLE_MATCH_2_i_1__2\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \IDLE_REMOVED_i_1__2\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \LINK_TIMER[1]_i_1__2\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \LINK_TIMER[2]_i_1__2\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \LINK_TIMER[3]_i_1__2\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \LINK_TIMER[4]_i_1__2\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \LINK_TIMER[7]_i_1__2\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \LINK_TIMER[8]_i_2__2\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \LINK_TIMER_DONE_i_2__2\ : label is "soft_lutpair518";
  attribute counter : integer;
  attribute counter of \LINK_TIMER_reg[0]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[1]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[2]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[3]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[4]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[5]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[6]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[7]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[8]\ : label is 35;
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[5]_i_3__2\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[6]_i_1__2\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[7]_i_1__2\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[8]_i_1__2\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \MR_LP_ADV_ABILITY_INT[12]_i_1__2\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \MR_LP_ADV_ABILITY_INT[16]_i_1__2\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \MR_RESTART_AN_INT_i_2__2\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \RX_CONFIG_SNAPSHOT[15]_i_4__2\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \RX_RUDI_INVALID_DELAY[0]_i_1__2\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \SGMII_PHY_STATUS_i_1__2\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \START_LINK_TIMER_REG_i_3__2\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \START_LINK_TIMER_REG_i_4__2\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \START_LINK_TIMER_REG_i_5__2\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \STATE[1]_i_1__2\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \STATE[2]_i_4__2\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \STATE[3]_i_1__2\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \STATE[3]_i_2__2\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \STATE[3]_i_4__2\ : label is "soft_lutpair520";
  attribute counter of \TIMER4096_reg[0]\ : label is 34;
  attribute counter of \TIMER4096_reg[10]\ : label is 34;
  attribute counter of \TIMER4096_reg[11]\ : label is 34;
  attribute counter of \TIMER4096_reg[1]\ : label is 34;
  attribute counter of \TIMER4096_reg[2]\ : label is 34;
  attribute counter of \TIMER4096_reg[3]\ : label is 34;
  attribute counter of \TIMER4096_reg[4]\ : label is 34;
  attribute counter of \TIMER4096_reg[5]\ : label is 34;
  attribute counter of \TIMER4096_reg[6]\ : label is 34;
  attribute counter of \TIMER4096_reg[7]\ : label is 34;
  attribute counter of \TIMER4096_reg[8]\ : label is 34;
  attribute counter of \TIMER4096_reg[9]\ : label is 34;
  attribute SOFT_HLUTNM of \TOGGLE_RX_i_1__2\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \TX_CONFIG_REG_INT[15]_i_2__2\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \XMIT_DATA_INT_i_1__5\ : label is "soft_lutpair516";
begin
  MR_AN_COMPLETE <= \^mr_an_complete\;
  MR_LINK_STATUS <= \^mr_link_status\;
  MR_LP_ADV_ABILITY(1 downto 0) <= \^mr_lp_adv_ability\(1 downto 0);
  O1 <= \^o1\;
  O2 <= \^o2\;
  O5(15 downto 0) <= \^o5\(15 downto 0);
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  Q(8 downto 0) <= \^q\(8 downto 0);
  XMIT_CONFIG_INT <= \^xmit_config_int\;
  XMIT_DATA_INT <= \^xmit_data_int\;
  status_vector_ch3(5 downto 0) <= \^status_vector_ch3\(5 downto 0);
\ABILITY_MATCH_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
    port map (
      I0 => ABILITY_MATCH_2,
      I1 => RX_CONFIG_VALID,
      I2 => CONFIG_REG_MATCH_COMB,
      I3 => RX_IDLE,
      I4 => n_0_MASK_RUDI_BUFERR_reg,
      I5 => SRESET,
      O => \n_0_ABILITY_MATCH_2_i_1__2\
    );
\ABILITY_MATCH_2_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
    port map (
      I0 => CO(0),
      I1 => \^o2\,
      I2 => RX_CONFIG_REG(15),
      I3 => p_0_in0_in,
      O => CONFIG_REG_MATCH_COMB
    );
ABILITY_MATCH_2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_ABILITY_MATCH_2_i_1__2\,
      Q => ABILITY_MATCH_2,
      R => \<const0>\
    );
\ABILITY_MATCH_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008F80"
    )
    port map (
      I0 => CONFIG_REG_MATCH_COMB,
      I1 => ABILITY_MATCH_2,
      I2 => RX_CONFIG_VALID,
      I3 => ABILITY_MATCH,
      I4 => ACKNOWLEDGE_MATCH_3,
      O => \n_0_ABILITY_MATCH_i_1__2\
    );
\ABILITY_MATCH_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => SRESET,
      I1 => n_0_MASK_RUDI_BUFERR_reg,
      I2 => RX_IDLE,
      O => ACKNOWLEDGE_MATCH_3
    );
ABILITY_MATCH_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_ABILITY_MATCH_i_1__2\,
      Q => ABILITY_MATCH,
      R => \<const0>\
    );
\ACKNOWLEDGE_MATCH_2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E222"
    )
    port map (
      I0 => ACKNOWLEDGE_MATCH_2,
      I1 => RX_CONFIG_VALID,
      I2 => p_0_in44_in,
      I3 => RX_CONFIG_REG(14),
      I4 => ACKNOWLEDGE_MATCH_3,
      O => \n_0_ACKNOWLEDGE_MATCH_2_i_1__2\
    );
ACKNOWLEDGE_MATCH_2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_ACKNOWLEDGE_MATCH_2_i_1__2\,
      Q => ACKNOWLEDGE_MATCH_2,
      R => \<const0>\
    );
\ACKNOWLEDGE_MATCH_3_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
    port map (
      I0 => n_0_ACKNOWLEDGE_MATCH_3_reg,
      I1 => RX_CONFIG_VALID,
      I2 => RX_CONFIG_REG(14),
      I3 => p_0_in44_in,
      I4 => ACKNOWLEDGE_MATCH_2,
      I5 => ACKNOWLEDGE_MATCH_3,
      O => \n_0_ACKNOWLEDGE_MATCH_3_i_1__2\
    );
ACKNOWLEDGE_MATCH_3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_ACKNOWLEDGE_MATCH_3_i_1__2\,
      Q => n_0_ACKNOWLEDGE_MATCH_3_reg,
      R => \<const0>\
    );
\AN_SYNC_STATUS_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
    port map (
      I0 => SYNC_STATUS_HELD,
      I1 => PULSE4096,
      I2 => LINK_TIMER_SATURATED,
      I3 => RXSYNC_STATUS,
      I4 => AN_SYNC_STATUS,
      O => \n_0_AN_SYNC_STATUS_i_1__2\
    );
AN_SYNC_STATUS_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_SYNC_STATUS_i_1__2\,
      Q => AN_SYNC_STATUS,
      R => SRESET
    );
\BASEX_REMOTE_FAULT[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"030A"
    )
    port map (
      I0 => \^status_vector_ch3\(2),
      I1 => RX_CONFIG_REG(15),
      I2 => SRESET,
      I3 => SGMII_PHY_STATUS1_out,
      O => \n_0_BASEX_REMOTE_FAULT[1]_i_1__2\
    );
\BASEX_REMOTE_FAULT_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_BASEX_REMOTE_FAULT[1]_i_1__2\,
      Q => \^status_vector_ch3\(2),
      R => \<const0>\
    );
CLEAR_STATUS_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => CLEAR_STATUS_REG,
      Q => CLEAR_STATUS_REG1,
      R => SRESET
    );
CLEAR_STATUS_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => CLEAR_STATUS_REG1,
      Q => CLEAR_STATUS_REG2,
      R => SRESET
    );
\CONSISTENCY_MATCH_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      I0 => O3(0),
      I1 => \n_0_RX_CONFIG_SNAPSHOT_reg[15]\,
      I2 => RX_CONFIG_REG(15),
      O => CONSISTENCY_MATCH_COMB
    );
\CONSISTENCY_MATCH_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \n_0_RX_CONFIG_SNAPSHOT_reg[13]\,
      I1 => RX_CONFIG_REG(13),
      I2 => \n_0_RX_CONFIG_SNAPSHOT_reg[12]\,
      I3 => RX_CONFIG_REG(12),
      O => I5(0)
    );
\CONSISTENCY_MATCH_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_RX_CONFIG_SNAPSHOT_reg[6]\,
      I1 => RX_CONFIG_REG(6),
      I2 => RX_CONFIG_REG(7),
      I3 => \n_0_RX_CONFIG_SNAPSHOT_reg[7]\,
      I4 => RX_CONFIG_REG(8),
      I5 => \n_0_RX_CONFIG_SNAPSHOT_reg[8]\,
      O => I4(0)
    );
CONSISTENCY_MATCH_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => CONSISTENCY_MATCH_COMB,
      Q => CONSISTENCY_MATCH,
      R => SRESET
    );
\GENERATE_REMOTE_FAULT_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
    port map (
      I0 => \n_0_STATE[3]_i_2__2\,
      I1 => \n_0_STATE[3]_i_3__2\,
      I2 => \n_0_STATE[2]_i_2__2\,
      I3 => \n_0_START_LINK_TIMER_REG_i_3__2\,
      I4 => \n_0_GENERATE_REMOTE_FAULT_i_2__2\,
      I5 => \n_0_STATE[1]_i_2__2\,
      O => GENERATE_REMOTE_FAULT0
    );
\GENERATE_REMOTE_FAULT_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_STATE_reg[0]\,
      I1 => \n_0_STATE_reg[3]\,
      O => \n_0_GENERATE_REMOTE_FAULT_i_2__2\
    );
GENERATE_REMOTE_FAULT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => GENERATE_REMOTE_FAULT0,
      Q => GENERATE_REMOTE_FAULT,
      R => SRESET
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
IDLE_INSERTED_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_INSERTED,
      Q => IDLE_INSERTED_REG1,
      R => SRESET
    );
IDLE_INSERTED_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_INSERTED_REG1,
      Q => IDLE_INSERTED_REG2,
      R => SRESET
    );
\IDLE_INSERTED_REG3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE_REG2,
      O => IDLE_INSERTED_REG30
    );
IDLE_INSERTED_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_INSERTED_REG30,
      Q => IDLE_INSERTED_REG3,
      R => SRESET
    );
IDLE_INSERTED_REG4_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_INSERTED_REG3,
      Q => IDLE_INSERTED_REG4,
      R => SRESET
    );
\IDLE_INSERTED_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^xmit_config_int\,
      I1 => I6(0),
      I2 => I6(2),
      I3 => I6(1),
      O => IDLE_INSERTED0
    );
IDLE_INSERTED_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_INSERTED0,
      Q => IDLE_INSERTED,
      R => SRESET
    );
\IDLE_MATCH_2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE,
      I2 => IDLE_INSERTED_REG4,
      I3 => RX_IDLE_REG2,
      I4 => IDLE_MATCH_2,
      O => \n_0_IDLE_MATCH_2_i_1__2\
    );
IDLE_MATCH_2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_IDLE_MATCH_2_i_1__2\,
      Q => IDLE_MATCH_2,
      R => SRESET
    );
\IDLE_MATCH_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440FFFF44400000"
    )
    port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE,
      I2 => IDLE_REMOVED_REG2,
      I3 => IDLE_MATCH_2,
      I4 => RX_IDLE_REG2,
      I5 => IDLE_MATCH,
      O => \n_0_IDLE_MATCH_i_1__2\
    );
IDLE_MATCH_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_IDLE_MATCH_i_1__2\,
      Q => IDLE_MATCH,
      R => SRESET
    );
IDLE_REMOVED_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_REMOVED,
      Q => IDLE_REMOVED_REG1,
      R => SRESET
    );
IDLE_REMOVED_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_REMOVED_REG1,
      Q => IDLE_REMOVED_REG2,
      R => SRESET
    );
\IDLE_REMOVED_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => I6(2),
      I1 => I6(1),
      I2 => \^xmit_config_int\,
      I3 => I6(0),
      O => IDLE_REMOVED0
    );
IDLE_REMOVED_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_REMOVED0,
      Q => IDLE_REMOVED,
      R => SRESET
    );
\LINK_TIMER[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(0),
      O => plusOp(0)
    );
\LINK_TIMER[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(0),
      I1 => \LINK_TIMER_reg__0\(1),
      O => plusOp(1)
    );
\LINK_TIMER[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(2),
      I1 => \LINK_TIMER_reg__0\(1),
      I2 => \LINK_TIMER_reg__0\(0),
      O => plusOp(2)
    );
\LINK_TIMER[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(3),
      I1 => \LINK_TIMER_reg__0\(2),
      I2 => \LINK_TIMER_reg__0\(0),
      I3 => \LINK_TIMER_reg__0\(1),
      O => plusOp(3)
    );
\LINK_TIMER[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(4),
      I1 => \LINK_TIMER_reg__0\(3),
      I2 => \LINK_TIMER_reg__0\(1),
      I3 => \LINK_TIMER_reg__0\(0),
      I4 => \LINK_TIMER_reg__0\(2),
      O => plusOp(4)
    );
\LINK_TIMER[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(5),
      I1 => \LINK_TIMER_reg__0\(2),
      I2 => \LINK_TIMER_reg__0\(0),
      I3 => \LINK_TIMER_reg__0\(1),
      I4 => \LINK_TIMER_reg__0\(3),
      I5 => \LINK_TIMER_reg__0\(4),
      O => plusOp(5)
    );
\LINK_TIMER[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(6),
      I1 => \n_0_LINK_TIMER[8]_i_3__2\,
      O => plusOp(6)
    );
\LINK_TIMER[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(7),
      I1 => \n_0_LINK_TIMER[8]_i_3__2\,
      I2 => \LINK_TIMER_reg__0\(6),
      O => plusOp(7)
    );
\LINK_TIMER[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => START_LINK_TIMER_REG,
      I1 => LINK_TIMER_SATURATED,
      I2 => PULSE4096,
      I3 => SRESET,
      O => \n_0_LINK_TIMER[8]_i_1__2\
    );
\LINK_TIMER[8]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(8),
      I1 => \LINK_TIMER_reg__0\(6),
      I2 => \n_0_LINK_TIMER[8]_i_3__2\,
      I3 => \LINK_TIMER_reg__0\(7),
      O => plusOp(8)
    );
\LINK_TIMER[8]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(5),
      I1 => \LINK_TIMER_reg__0\(2),
      I2 => \LINK_TIMER_reg__0\(0),
      I3 => \LINK_TIMER_reg__0\(1),
      I4 => \LINK_TIMER_reg__0\(3),
      I5 => \LINK_TIMER_reg__0\(4),
      O => \n_0_LINK_TIMER[8]_i_3__2\
    );
\LINK_TIMER_DONE_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0302000200000000"
    )
    port map (
      I0 => LINK_TIMER_SATURATED,
      I1 => \n_0_LINK_TIMER_DONE_i_2__2\,
      I2 => \n_0_START_LINK_TIMER_REG_i_2__2\,
      I3 => LINK_TIMER_DONE,
      I4 => \n_0_LINK_TIMER_DONE_i_3__2\,
      I5 => \n_0_STATE[3]_i_3__2\,
      O => \n_0_LINK_TIMER_DONE_i_1__2\
    );
\LINK_TIMER_DONE_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => START_LINK_TIMER_REG,
      I1 => START_LINK_TIMER_REG2,
      I2 => SRESET,
      O => \n_0_LINK_TIMER_DONE_i_2__2\
    );
\LINK_TIMER_DONE_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF8F"
    )
    port map (
      I0 => ABILITY_MATCH,
      I1 => \^o1\,
      I2 => \n_0_STATE_reg[2]\,
      I3 => \n_0_STATE_reg[1]\,
      I4 => \n_0_STATE_reg[3]\,
      I5 => \n_0_STATE_reg[0]\,
      O => \n_0_LINK_TIMER_DONE_i_3__2\
    );
LINK_TIMER_DONE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_LINK_TIMER_DONE_i_1__2\,
      Q => LINK_TIMER_DONE,
      R => \<const0>\
    );
\LINK_TIMER_SATURATED_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(6),
      I1 => link_timer_value_ch3(6),
      I2 => \LINK_TIMER_reg__0\(7),
      I3 => link_timer_value_ch3(7),
      I4 => link_timer_value_ch3(8),
      I5 => \LINK_TIMER_reg__0\(8),
      O => \n_0_LINK_TIMER_SATURATED_i_2__2\
    );
\LINK_TIMER_SATURATED_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => link_timer_value_ch3(3),
      I1 => \LINK_TIMER_reg__0\(3),
      I2 => \LINK_TIMER_reg__0\(4),
      I3 => link_timer_value_ch3(4),
      I4 => \LINK_TIMER_reg__0\(5),
      I5 => link_timer_value_ch3(5),
      O => \n_0_LINK_TIMER_SATURATED_i_3__2\
    );
\LINK_TIMER_SATURATED_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => link_timer_value_ch3(2),
      I1 => \LINK_TIMER_reg__0\(2),
      I2 => \LINK_TIMER_reg__0\(0),
      I3 => link_timer_value_ch3(0),
      I4 => \LINK_TIMER_reg__0\(1),
      I5 => link_timer_value_ch3(1),
      O => \n_0_LINK_TIMER_SATURATED_i_4__2\
    );
LINK_TIMER_SATURATED_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => LINK_TIMER_SATURATED_COMB,
      Q => LINK_TIMER_SATURATED,
      R => SRESET
    );
\LINK_TIMER_SATURATED_reg_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \NLW_LINK_TIMER_SATURATED_reg_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => LINK_TIMER_SATURATED_COMB,
      CO(1) => \n_2_LINK_TIMER_SATURATED_reg_i_1__2\,
      CO(0) => \n_3_LINK_TIMER_SATURATED_reg_i_1__2\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_LINK_TIMER_SATURATED_reg_i_1__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \n_0_LINK_TIMER_SATURATED_i_2__2\,
      S(1) => \n_0_LINK_TIMER_SATURATED_i_3__2\,
      S(0) => \n_0_LINK_TIMER_SATURATED_i_4__2\
    );
\LINK_TIMER_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(0),
      Q => \LINK_TIMER_reg__0\(0),
      R => \n_0_LINK_TIMER[8]_i_1__2\
    );
\LINK_TIMER_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(1),
      Q => \LINK_TIMER_reg__0\(1),
      R => \n_0_LINK_TIMER[8]_i_1__2\
    );
\LINK_TIMER_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(2),
      Q => \LINK_TIMER_reg__0\(2),
      R => \n_0_LINK_TIMER[8]_i_1__2\
    );
\LINK_TIMER_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(3),
      Q => \LINK_TIMER_reg__0\(3),
      R => \n_0_LINK_TIMER[8]_i_1__2\
    );
\LINK_TIMER_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(4),
      Q => \LINK_TIMER_reg__0\(4),
      R => \n_0_LINK_TIMER[8]_i_1__2\
    );
\LINK_TIMER_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(5),
      Q => \LINK_TIMER_reg__0\(5),
      R => \n_0_LINK_TIMER[8]_i_1__2\
    );
\LINK_TIMER_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(6),
      Q => \LINK_TIMER_reg__0\(6),
      R => \n_0_LINK_TIMER[8]_i_1__2\
    );
\LINK_TIMER_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(7),
      Q => \LINK_TIMER_reg__0\(7),
      R => \n_0_LINK_TIMER[8]_i_1__2\
    );
\LINK_TIMER_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(8),
      Q => \LINK_TIMER_reg__0\(8),
      R => \n_0_LINK_TIMER[8]_i_1__2\
    );
\MASK_RUDI_BUFERR_TIMER[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF0000DF"
    )
    port map (
      I0 => data_out,
      I1 => I8,
      I2 => I7,
      I3 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__2\,
      I4 => MASK_RUDI_BUFERR_TIMER(0),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[0]_i_1__2\
    );
\MASK_RUDI_BUFERR_TIMER[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FF51550000A2AA"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(0),
      I1 => data_out,
      I2 => I8,
      I3 => I7,
      I4 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__2\,
      I5 => MASK_RUDI_BUFERR_TIMER(1),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[1]_i_1__2\
    );
\MASK_RUDI_BUFERR_TIMER[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F070008"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(1),
      I1 => MASK_RUDI_BUFERR_TIMER(0),
      I2 => MASK_RUDI_BUFERR_TIMER0,
      I3 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__2\,
      I4 => MASK_RUDI_BUFERR_TIMER(2),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[2]_i_1__2\
    );
\MASK_RUDI_BUFERR_TIMER[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF007F00000080"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(2),
      I1 => MASK_RUDI_BUFERR_TIMER(0),
      I2 => MASK_RUDI_BUFERR_TIMER(1),
      I3 => MASK_RUDI_BUFERR_TIMER0,
      I4 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__2\,
      I5 => MASK_RUDI_BUFERR_TIMER(3),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[3]_i_1__2\
    );
\MASK_RUDI_BUFERR_TIMER[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFA2AA00005155"
    )
    port map (
      I0 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_2__2\,
      I1 => data_out,
      I2 => I8,
      I3 => I7,
      I4 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__2\,
      I5 => MASK_RUDI_BUFERR_TIMER(4),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[4]_i_1__2\
    );
\MASK_RUDI_BUFERR_TIMER[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0D0002"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(4),
      I1 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_2__2\,
      I2 => MASK_RUDI_BUFERR_TIMER0,
      I3 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__2\,
      I4 => MASK_RUDI_BUFERR_TIMER(5),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_1__2\
    );
\MASK_RUDI_BUFERR_TIMER[5]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(2),
      I1 => MASK_RUDI_BUFERR_TIMER(0),
      I2 => MASK_RUDI_BUFERR_TIMER(1),
      I3 => MASK_RUDI_BUFERR_TIMER(3),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_2__2\
    );
\MASK_RUDI_BUFERR_TIMER[5]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(8),
      I1 => MASK_RUDI_BUFERR_TIMER(7),
      I2 => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_3__2\,
      I3 => MASK_RUDI_BUFERR_TIMER(6),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__2\
    );
\MASK_RUDI_BUFERR_TIMER[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45414141"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER0,
      I1 => MASK_RUDI_BUFERR_TIMER(6),
      I2 => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_3__2\,
      I3 => MASK_RUDI_BUFERR_TIMER(7),
      I4 => MASK_RUDI_BUFERR_TIMER(8),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[6]_i_1__2\
    );
\MASK_RUDI_BUFERR_TIMER[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55045104"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER0,
      I1 => MASK_RUDI_BUFERR_TIMER(6),
      I2 => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_3__2\,
      I3 => MASK_RUDI_BUFERR_TIMER(7),
      I4 => MASK_RUDI_BUFERR_TIMER(8),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[7]_i_1__2\
    );
\MASK_RUDI_BUFERR_TIMER[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER0,
      I1 => MASK_RUDI_BUFERR_TIMER(6),
      I2 => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_3__2\,
      I3 => MASK_RUDI_BUFERR_TIMER(7),
      I4 => MASK_RUDI_BUFERR_TIMER(8),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_1__2\
    );
\MASK_RUDI_BUFERR_TIMER[8]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(4),
      I1 => MASK_RUDI_BUFERR_TIMER(2),
      I2 => MASK_RUDI_BUFERR_TIMER(0),
      I3 => MASK_RUDI_BUFERR_TIMER(1),
      I4 => MASK_RUDI_BUFERR_TIMER(3),
      I5 => MASK_RUDI_BUFERR_TIMER(5),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_3__2\
    );
\MASK_RUDI_BUFERR_TIMER_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[0]_i_1__2\,
      Q => MASK_RUDI_BUFERR_TIMER(0),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[1]_i_1__2\,
      Q => MASK_RUDI_BUFERR_TIMER(1),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[2]_i_1__2\,
      Q => MASK_RUDI_BUFERR_TIMER(2),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[3]_i_1__2\,
      Q => MASK_RUDI_BUFERR_TIMER(3),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[4]_i_1__2\,
      Q => MASK_RUDI_BUFERR_TIMER(4),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_1__2\,
      Q => MASK_RUDI_BUFERR_TIMER(5),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[6]_i_1__2\,
      Q => MASK_RUDI_BUFERR_TIMER(6),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[7]_i_1__2\,
      Q => MASK_RUDI_BUFERR_TIMER(7),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[8]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_1__2\,
      Q => MASK_RUDI_BUFERR_TIMER(8),
      S => SRESET
    );
\MASK_RUDI_BUFERR_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005D5500000C00"
    )
    port map (
      I0 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__2\,
      I1 => I7,
      I2 => I8,
      I3 => data_out,
      I4 => SRESET,
      I5 => n_0_MASK_RUDI_BUFERR_reg,
      O => \n_0_MASK_RUDI_BUFERR_i_1__2\
    );
MASK_RUDI_BUFERR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_i_1__2\,
      Q => n_0_MASK_RUDI_BUFERR_reg,
      R => \<const0>\
    );
\MASK_RUDI_CLKCOR_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BF0000000F00"
    )
    port map (
      I0 => RX_RUDI_INVALID,
      I1 => RX_RUDI_INVALID_REG,
      I2 => \n_0_MASK_RUDI_CLKCOR_i_2__2\,
      I3 => RXSYNC_STATUS,
      I4 => SRESET,
      I5 => n_0_MASK_RUDI_CLKCOR_reg,
      O => \n_0_MASK_RUDI_CLKCOR_i_1__2\
    );
\MASK_RUDI_CLKCOR_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => I6(2),
      I1 => I6(1),
      I2 => I6(0),
      O => \n_0_MASK_RUDI_CLKCOR_i_2__2\
    );
MASK_RUDI_CLKCOR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_CLKCOR_i_1__2\,
      Q => n_0_MASK_RUDI_CLKCOR_reg,
      R => \<const0>\
    );
\MR_AN_COMPLETE_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222322222202220"
    )
    port map (
      I0 => \^mr_an_complete\,
      I1 => SRESET,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_STATE_reg[2]\,
      I4 => \n_0_STATE_reg[3]\,
      I5 => \n_0_STATE_reg[0]\,
      O => \n_0_MR_AN_COMPLETE_i_1__2\
    );
MR_AN_COMPLETE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_AN_COMPLETE_i_1__2\,
      Q => \^mr_an_complete\,
      R => \<const0>\
    );
\MR_AN_ENABLE_CHANGE_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => MR_AN_ENABLE_REG1,
      I1 => MR_AN_ENABLE_REG2,
      O => MR_AN_ENABLE_CHANGE0
    );
MR_AN_ENABLE_CHANGE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MR_AN_ENABLE_CHANGE0,
      Q => MR_AN_ENABLE_CHANGE,
      R => SRESET
    );
MR_AN_ENABLE_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => AN_ENABLE_INT,
      Q => MR_AN_ENABLE_REG1,
      R => SRESET
    );
MR_AN_ENABLE_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MR_AN_ENABLE_REG1,
      Q => MR_AN_ENABLE_REG2,
      R => SRESET
    );
\MR_LINK_STATUS_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA00"
    )
    port map (
      I0 => \^mr_link_status\,
      I1 => CLEAR_STATUS_REG2,
      I2 => CLEAR_STATUS_REG1,
      I3 => \^xmit_data_int\,
      I4 => SRESET,
      O => \n_0_MR_LINK_STATUS_i_1__2\
    );
MR_LINK_STATUS_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_LINK_STATUS_i_1__2\,
      Q => \^mr_link_status\,
      R => \<const0>\
    );
\MR_LP_ADV_ABILITY_INT[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => RX_CONFIG_REG(10),
      I1 => SRESET,
      I2 => SGMII_PHY_STATUS1_out,
      I3 => \^o8\,
      O => \n_0_MR_LP_ADV_ABILITY_INT[11]_i_1__2\
    );
\MR_LP_ADV_ABILITY_INT[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => RX_CONFIG_REG(11),
      I1 => SRESET,
      I2 => SGMII_PHY_STATUS1_out,
      I3 => \^o7\,
      O => \n_0_MR_LP_ADV_ABILITY_INT[12]_i_1__2\
    );
\MR_LP_ADV_ABILITY_INT[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => RX_CONFIG_REG(12),
      I1 => SRESET,
      I2 => SGMII_PHY_STATUS1_out,
      I3 => \^mr_lp_adv_ability\(0),
      O => \n_0_MR_LP_ADV_ABILITY_INT[13]_i_1__2\
    );
\MR_LP_ADV_ABILITY_INT[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => RX_CONFIG_REG(14),
      I1 => SRESET,
      I2 => SGMII_PHY_STATUS1_out,
      I3 => \^o6\,
      O => \n_0_MR_LP_ADV_ABILITY_INT[15]_i_1__2\
    );
\MR_LP_ADV_ABILITY_INT[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => RX_CONFIG_REG(15),
      I1 => SRESET,
      I2 => SGMII_PHY_STATUS1_out,
      I3 => \^mr_lp_adv_ability\(1),
      O => \n_0_MR_LP_ADV_ABILITY_INT[16]_i_1__2\
    );
\MR_LP_ADV_ABILITY_INT_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_LP_ADV_ABILITY_INT[11]_i_1__2\,
      Q => \^o8\,
      R => \<const0>\
    );
\MR_LP_ADV_ABILITY_INT_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_LP_ADV_ABILITY_INT[12]_i_1__2\,
      Q => \^o7\,
      R => \<const0>\
    );
\MR_LP_ADV_ABILITY_INT_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_LP_ADV_ABILITY_INT[13]_i_1__2\,
      Q => \^mr_lp_adv_ability\(0),
      R => \<const0>\
    );
\MR_LP_ADV_ABILITY_INT_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_LP_ADV_ABILITY_INT[15]_i_1__2\,
      Q => \^o6\,
      R => \<const0>\
    );
\MR_LP_ADV_ABILITY_INT_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_LP_ADV_ABILITY_INT[16]_i_1__2\,
      Q => \^mr_lp_adv_ability\(1),
      R => \<const0>\
    );
\MR_NP_RX_INT_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(9),
      Q => O9(9),
      R => SRESET
    );
\MR_NP_RX_INT_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(10),
      Q => O9(10),
      R => SRESET
    );
\MR_NP_RX_INT_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(11),
      Q => O9(11),
      R => SRESET
    );
\MR_NP_RX_INT_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(12),
      Q => O9(12),
      R => SRESET
    );
\MR_NP_RX_INT_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(13),
      Q => O9(13),
      R => SRESET
    );
\MR_NP_RX_INT_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(14),
      Q => O9(14),
      R => SRESET
    );
\MR_NP_RX_INT_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(15),
      Q => O9(15),
      R => SRESET
    );
\MR_NP_RX_INT_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(0),
      Q => O9(0),
      R => SRESET
    );
\MR_NP_RX_INT_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(1),
      Q => O9(1),
      R => SRESET
    );
\MR_NP_RX_INT_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(2),
      Q => O9(2),
      R => SRESET
    );
\MR_NP_RX_INT_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(3),
      Q => O9(3),
      R => SRESET
    );
\MR_NP_RX_INT_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(4),
      Q => O9(4),
      R => SRESET
    );
\MR_NP_RX_INT_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(5),
      Q => O9(5),
      R => SRESET
    );
\MR_NP_RX_INT_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(6),
      Q => O9(6),
      R => SRESET
    );
\MR_NP_RX_INT_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(7),
      Q => O9(7),
      R => SRESET
    );
\MR_NP_RX_INT_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(8),
      Q => O9(8),
      R => SRESET
    );
\MR_REMOTE_FAULT_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BBFB000000F0"
    )
    port map (
      I0 => CLEAR_STATUS_REG2,
      I1 => CLEAR_STATUS_REG1,
      I2 => GENERATE_REMOTE_FAULT,
      I3 => \^mr_lp_adv_ability\(1),
      I4 => SRESET,
      I5 => \^status_vector_ch3\(5),
      O => \n_0_MR_REMOTE_FAULT_i_1__2\
    );
MR_REMOTE_FAULT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_REMOTE_FAULT_i_1__2\,
      Q => \^status_vector_ch3\(5),
      R => \<const0>\
    );
\MR_RESTART_AN_INT_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010331000003300"
    )
    port map (
      I0 => \n_0_MR_RESTART_AN_INT_i_2__2\,
      I1 => SRESET,
      I2 => AN_ENABLE_INT,
      I3 => MR_RESTART_AN_SET_REG1,
      I4 => MR_RESTART_AN_SET_REG2,
      I5 => n_0_MR_RESTART_AN_INT_reg,
      O => \n_0_MR_RESTART_AN_INT_i_1__2\
    );
\MR_RESTART_AN_INT_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_STATE_reg[0]\,
      I1 => \n_0_STATE_reg[3]\,
      I2 => \n_0_STATE_reg[2]\,
      I3 => \n_0_STATE_reg[1]\,
      O => \n_0_MR_RESTART_AN_INT_i_2__2\
    );
MR_RESTART_AN_INT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_RESTART_AN_INT_i_1__2\,
      Q => n_0_MR_RESTART_AN_INT_reg,
      R => \<const0>\
    );
MR_RESTART_AN_SET_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RESTART_AN_REG,
      Q => MR_RESTART_AN_SET_REG1,
      R => SRESET
    );
MR_RESTART_AN_SET_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MR_RESTART_AN_SET_REG1,
      Q => MR_RESTART_AN_SET_REG2,
      R => SRESET
    );
\PREVIOUS_STATE_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE_reg[0]\,
      Q => PREVIOUS_STATE(0),
      R => SRESET
    );
\PREVIOUS_STATE_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE_reg[1]\,
      Q => PREVIOUS_STATE(1),
      R => SRESET
    );
\PREVIOUS_STATE_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE_reg[2]\,
      Q => PREVIOUS_STATE(2),
      R => SRESET
    );
\PREVIOUS_STATE_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE_reg[3]\,
      Q => PREVIOUS_STATE(3),
      R => SRESET
    );
\PULSE4096_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => TIMER4096_MSB_REG,
      I1 => \n_0_TIMER4096_reg[11]\,
      O => PULSE40960
    );
PULSE4096_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => PULSE40960,
      Q => PULSE4096,
      R => SRESET
    );
RECEIVED_IDLE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I3,
      Q => \^o2\,
      R => \<const0>\
    );
RUDI_INVALID_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_RUDI_INVALID_DELAY(1),
      Q => \^status_vector_ch3\(0),
      R => SRESET
    );
RX_CONFIG_REG_NULL_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I2,
      Q => \^o1\,
      R => \<const0>\
    );
\RX_CONFIG_REG_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(0),
      Q => \^q\(0),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(10),
      Q => \^q\(7),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(11),
      Q => \^q\(8),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(12),
      Q => \n_0_RX_CONFIG_REG_REG_reg[12]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(13),
      Q => \n_0_RX_CONFIG_REG_REG_reg[13]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(14),
      Q => p_0_in44_in,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(15),
      Q => p_0_in0_in,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(1),
      Q => \^q\(1),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(2),
      Q => \^q\(2),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(3),
      Q => \^q\(3),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(4),
      Q => \^q\(4),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(5),
      Q => \^q\(5),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(6),
      Q => \n_0_RX_CONFIG_REG_REG_reg[6]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(7),
      Q => \n_0_RX_CONFIG_REG_REG_reg[7]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(8),
      Q => \n_0_RX_CONFIG_REG_REG_reg[8]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(9),
      Q => \^q\(6),
      R => SR(0)
    );
\RX_CONFIG_SNAPSHOT[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000008"
    )
    port map (
      I0 => CO(0),
      I1 => \n_0_RX_CONFIG_SNAPSHOT[15]_i_3__2\,
      I2 => \n_0_RX_CONFIG_SNAPSHOT[15]_i_4__2\,
      I3 => \^o2\,
      I4 => RX_CONFIG_REG(15),
      I5 => p_0_in0_in,
      O => RX_CONFIG_SNAPSHOT
    );
\RX_CONFIG_SNAPSHOT[15]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => RX_CONFIG_VALID,
      I1 => ABILITY_MATCH,
      I2 => ABILITY_MATCH_2,
      I3 => n_0_MASK_RUDI_BUFERR_reg,
      I4 => RX_IDLE,
      O => \n_0_RX_CONFIG_SNAPSHOT[15]_i_3__2\
    );
\RX_CONFIG_SNAPSHOT[15]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \n_0_STATE_reg[3]\,
      I1 => \n_0_STATE_reg[0]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_STATE_reg[2]\,
      O => \n_0_RX_CONFIG_SNAPSHOT[15]_i_4__2\
    );
\RX_CONFIG_SNAPSHOT[15]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \n_0_RX_CONFIG_REG_REG_reg[13]\,
      I1 => RX_CONFIG_REG(13),
      I2 => \n_0_RX_CONFIG_REG_REG_reg[12]\,
      I3 => RX_CONFIG_REG(12),
      O => O4(0)
    );
\RX_CONFIG_SNAPSHOT[15]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_RX_CONFIG_REG_REG_reg[6]\,
      I1 => RX_CONFIG_REG(6),
      I2 => RX_CONFIG_REG(7),
      I3 => \n_0_RX_CONFIG_REG_REG_reg[7]\,
      I4 => RX_CONFIG_REG(8),
      I5 => \n_0_RX_CONFIG_REG_REG_reg[8]\,
      O => S(0)
    );
\RX_CONFIG_SNAPSHOT_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(0),
      Q => O10(0),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(10),
      Q => O10(7),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(11),
      Q => O10(8),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(12),
      Q => \n_0_RX_CONFIG_SNAPSHOT_reg[12]\,
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(13),
      Q => \n_0_RX_CONFIG_SNAPSHOT_reg[13]\,
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(15),
      Q => \n_0_RX_CONFIG_SNAPSHOT_reg[15]\,
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(1),
      Q => O10(1),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(2),
      Q => O10(2),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(3),
      Q => O10(3),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(4),
      Q => O10(4),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(5),
      Q => O10(5),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(6),
      Q => \n_0_RX_CONFIG_SNAPSHOT_reg[6]\,
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(7),
      Q => \n_0_RX_CONFIG_SNAPSHOT_reg[7]\,
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(8),
      Q => \n_0_RX_CONFIG_SNAPSHOT_reg[8]\,
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(9),
      Q => O10(6),
      R => SRESET
    );
RX_IDLE_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_IDLE,
      Q => RX_IDLE_REG1,
      R => SRESET
    );
RX_IDLE_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_IDLE_REG1,
      Q => RX_IDLE_REG2,
      R => SRESET
    );
\RX_RUDI_INVALID_DELAY[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => RX_RUDI_INVALID,
      I1 => n_0_MASK_RUDI_BUFERR_reg,
      I2 => n_0_MASK_RUDI_CLKCOR_reg,
      O => RX_RUDI_INVALID_DELAY0
    );
\RX_RUDI_INVALID_DELAY_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_RUDI_INVALID_DELAY0,
      Q => RX_RUDI_INVALID_DELAY(0),
      R => SRESET
    );
\RX_RUDI_INVALID_DELAY_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_RUDI_INVALID_DELAY(0),
      Q => RX_RUDI_INVALID_DELAY(1),
      R => SRESET
    );
RX_RUDI_INVALID_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I1,
      Q => RX_RUDI_INVALID_REG,
      R => \<const0>\
    );
\SGMII_PHY_STATUS_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => \^status_vector_ch3\(1),
      I1 => SGMII_PHY_STATUS1_out,
      I2 => RX_CONFIG_REG(15),
      I3 => SRESET,
      O => \n_0_SGMII_PHY_STATUS_i_1__2\
    );
SGMII_PHY_STATUS_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_SGMII_PHY_STATUS_i_1__2\,
      Q => \^status_vector_ch3\(1),
      R => \<const0>\
    );
\SGMII_SPEED[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => RX_CONFIG_REG(10),
      I1 => SGMII_PHY_STATUS1_out,
      I2 => \^status_vector_ch3\(3),
      O => \n_0_SGMII_SPEED[0]_i_1__2\
    );
\SGMII_SPEED[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => RX_CONFIG_REG(11),
      I1 => SGMII_PHY_STATUS1_out,
      I2 => \^status_vector_ch3\(4),
      O => \n_0_SGMII_SPEED[1]_i_1__2\
    );
\SGMII_SPEED[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => \n_0_START_LINK_TIMER_REG_i_3__2\,
      I1 => \n_0_TX_CONFIG_REG_INT[15]_i_2__2\,
      I2 => PREVIOUS_STATE(3),
      I3 => PREVIOUS_STATE(2),
      I4 => PREVIOUS_STATE(0),
      I5 => PREVIOUS_STATE(1),
      O => SGMII_PHY_STATUS1_out
    );
\SGMII_SPEED_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_SGMII_SPEED[0]_i_1__2\,
      Q => \^status_vector_ch3\(3),
      R => SRESET
    );
\SGMII_SPEED_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_SGMII_SPEED[1]_i_1__2\,
      Q => \^status_vector_ch3\(4),
      S => SRESET
    );
START_LINK_TIMER_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => START_LINK_TIMER_REG,
      Q => START_LINK_TIMER_REG2,
      R => SRESET
    );
\START_LINK_TIMER_REG_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAFFFFFFFF"
    )
    port map (
      I0 => \n_0_START_LINK_TIMER_REG_i_2__2\,
      I1 => LINK_TIMER_DONE,
      I2 => \n_0_TX_CONFIG_REG_INT[15]_i_2__2\,
      I3 => \n_0_START_LINK_TIMER_REG_i_3__2\,
      I4 => \n_0_START_LINK_TIMER_REG_i_4__2\,
      I5 => \n_0_STATE[3]_i_3__2\,
      O => START_LINK_TIMER
    );
\START_LINK_TIMER_REG_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300200000002"
    )
    port map (
      I0 => AN_ENABLE_INT,
      I1 => \n_0_STATE_reg[3]\,
      I2 => \n_0_STATE_reg[0]\,
      I3 => \n_0_STATE_reg[1]\,
      I4 => \n_0_STATE_reg[2]\,
      I5 => \n_0_START_LINK_TIMER_REG_i_5__2\,
      O => \n_0_START_LINK_TIMER_REG_i_2__2\
    );
\START_LINK_TIMER_REG_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_STATE_reg[2]\,
      I1 => \n_0_STATE_reg[1]\,
      O => \n_0_START_LINK_TIMER_REG_i_3__2\
    );
\START_LINK_TIMER_REG_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => ABILITY_MATCH,
      O => \n_0_START_LINK_TIMER_REG_i_4__2\
    );
\START_LINK_TIMER_REG_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => n_0_ACKNOWLEDGE_MATCH_3_reg,
      I1 => ABILITY_MATCH,
      I2 => CONSISTENCY_MATCH,
      I3 => \^o1\,
      O => \n_0_START_LINK_TIMER_REG_i_5__2\
    );
START_LINK_TIMER_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => START_LINK_TIMER,
      Q => START_LINK_TIMER_REG,
      R => SRESET
    );
\STATE[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA2"
    )
    port map (
      I0 => \n_0_STATE[3]_i_3__2\,
      I1 => \n_0_STATE[0]_i_2__2\,
      I2 => \n_0_STATE[0]_i_3__2\,
      I3 => \n_0_STATE[0]_i_4__2\,
      I4 => \n_0_STATE_reg[3]\,
      O => \n_0_STATE[0]_i_1__2\
    );
\STATE[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8F8FCFBFBF8FF"
    )
    port map (
      I0 => \n_0_START_LINK_TIMER_REG_i_4__2\,
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_STATE_reg[0]\,
      I4 => LINK_TIMER_DONE,
      I5 => AN_ENABLE_INT,
      O => \n_0_STATE[0]_i_2__2\
    );
\STATE[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044444664"
    )
    port map (
      I0 => ABILITY_MATCH,
      I1 => \n_0_STATE_reg[0]\,
      I2 => TOGGLE_RX,
      I3 => \^q\(8),
      I4 => \^o1\,
      I5 => \n_0_STATE[0]_i_5__2\,
      O => \n_0_STATE[0]_i_3__2\
    );
\STATE[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202002002220020"
    )
    port map (
      I0 => \n_0_STATE_reg[1]\,
      I1 => \n_0_STATE_reg[2]\,
      I2 => ABILITY_MATCH,
      I3 => \^o1\,
      I4 => \n_0_STATE_reg[0]\,
      I5 => n_0_ACKNOWLEDGE_MATCH_3_reg,
      O => \n_0_STATE[0]_i_4__2\
    );
\STATE[0]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_STATE_reg[1]\,
      I1 => \n_0_STATE_reg[2]\,
      O => \n_0_STATE[0]_i_5__2\
    );
\STATE[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_STATE[3]_i_3__2\,
      I1 => \n_0_STATE[1]_i_2__2\,
      O => \n_0_STATE[1]_i_1__2\
    );
\STATE[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEF"
    )
    port map (
      I0 => \n_0_STATE_reg[3]\,
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE[1]_i_3__2\,
      I3 => \n_0_STATE[1]_i_4__2\,
      I4 => \n_0_STATE[2]_i_4__2\,
      O => \n_0_STATE[1]_i_2__2\
    );
\STATE[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FFFF005700FF00"
    )
    port map (
      I0 => ABILITY_MATCH,
      I1 => n_0_ACKNOWLEDGE_MATCH_3_reg,
      I2 => \^o1\,
      I3 => \n_0_STATE_reg[1]\,
      I4 => \n_0_STATE_reg[0]\,
      I5 => LINK_TIMER_DONE,
      O => \n_0_STATE[1]_i_3__2\
    );
\STATE[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000000000000000"
    )
    port map (
      I0 => \^o1\,
      I1 => ABILITY_MATCH,
      I2 => \n_0_START_LINK_TIMER_REG_i_3__2\,
      I3 => IDLE_MATCH,
      I4 => LINK_TIMER_DONE,
      I5 => \n_0_STATE_reg[0]\,
      O => \n_0_STATE[1]_i_4__2\
    );
\STATE[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_STATE[3]_i_3__2\,
      I1 => \n_0_STATE[2]_i_2__2\,
      O => \n_0_STATE[2]_i_1__2\
    );
\STATE[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBBBABABABABAB"
    )
    port map (
      I0 => \n_0_STATE_reg[3]\,
      I1 => \n_0_STATE[2]_i_3__2\,
      I2 => \n_0_STATE[2]_i_4__2\,
      I3 => \^q\(8),
      I4 => TOGGLE_RX,
      I5 => ABILITY_MATCH,
      O => \n_0_STATE[2]_i_2__2\
    );
\STATE[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F70007000700070"
    )
    port map (
      I0 => \^o1\,
      I1 => ABILITY_MATCH,
      I2 => \n_0_STATE_reg[2]\,
      I3 => \n_0_STATE_reg[1]\,
      I4 => \n_0_STATE_reg[0]\,
      I5 => \n_0_START_LINK_TIMER_REG_i_5__2\,
      O => \n_0_STATE[2]_i_3__2\
    );
\STATE[2]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00880888"
    )
    port map (
      I0 => \n_0_STATE_reg[2]\,
      I1 => \n_0_STATE_reg[1]\,
      I2 => \n_0_STATE_reg[0]\,
      I3 => ABILITY_MATCH,
      I4 => \^o1\,
      O => \n_0_STATE[2]_i_4__2\
    );
\STATE[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => \n_0_STATE[3]_i_2__2\,
      I1 => \n_0_STATE[3]_i_3__2\,
      I2 => AN_SYNC_STATUS,
      I3 => AN_ENABLE_INT,
      O => \n_0_STATE[3]_i_1__2\
    );
\STATE[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000203"
    )
    port map (
      I0 => \n_0_STATE_reg[3]\,
      I1 => \n_0_STATE_reg[1]\,
      I2 => \n_0_STATE_reg[0]\,
      I3 => AN_ENABLE_INT,
      I4 => \n_0_STATE_reg[2]\,
      O => \n_0_STATE[3]_i_2__2\
    );
\STATE[3]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000D00"
    )
    port map (
      I0 => \^xmit_config_int\,
      I1 => \n_0_STATE[3]_i_4__2\,
      I2 => n_0_MR_RESTART_AN_INT_reg,
      I3 => AN_SYNC_STATUS,
      I4 => MR_AN_ENABLE_CHANGE,
      O => \n_0_STATE[3]_i_3__2\
    );
\STATE[3]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => n_0_MASK_RUDI_CLKCOR_reg,
      I1 => n_0_MASK_RUDI_BUFERR_reg,
      I2 => RX_RUDI_INVALID,
      O => \n_0_STATE[3]_i_4__2\
    );
\STATE_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE[0]_i_1__2\,
      Q => \n_0_STATE_reg[0]\,
      R => SRESET
    );
\STATE_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE[1]_i_1__2\,
      Q => \n_0_STATE_reg[1]\,
      R => SRESET
    );
\STATE_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE[2]_i_1__2\,
      Q => \n_0_STATE_reg[2]\,
      R => SRESET
    );
\STATE_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE[3]_i_1__2\,
      Q => \n_0_STATE_reg[3]\,
      R => SRESET
    );
\SYNC_STATUS_HELD_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF00AA"
    )
    port map (
      I0 => RXSYNC_STATUS,
      I1 => LINK_TIMER_SATURATED,
      I2 => PULSE4096,
      I3 => SRESET,
      I4 => SYNC_STATUS_HELD,
      O => \n_0_SYNC_STATUS_HELD_i_1__2\
    );
SYNC_STATUS_HELD_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_SYNC_STATUS_HELD_i_1__2\,
      Q => SYNC_STATUS_HELD,
      R => \<const0>\
    );
\TIMER4096[0]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[3]\,
      O => \n_0_TIMER4096[0]_i_2__2\
    );
\TIMER4096[0]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[2]\,
      O => \n_0_TIMER4096[0]_i_3__2\
    );
\TIMER4096[0]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[1]\,
      O => \n_0_TIMER4096[0]_i_4__2\
    );
\TIMER4096[0]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[0]\,
      O => \n_0_TIMER4096[0]_i_5__2\
    );
\TIMER4096[4]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[7]\,
      O => \n_0_TIMER4096[4]_i_2__2\
    );
\TIMER4096[4]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[6]\,
      O => \n_0_TIMER4096[4]_i_3__2\
    );
\TIMER4096[4]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[5]\,
      O => \n_0_TIMER4096[4]_i_4__2\
    );
\TIMER4096[4]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[4]\,
      O => \n_0_TIMER4096[4]_i_5__2\
    );
\TIMER4096[8]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[11]\,
      O => \n_0_TIMER4096[8]_i_2__2\
    );
\TIMER4096[8]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[10]\,
      O => \n_0_TIMER4096[8]_i_3__2\
    );
\TIMER4096[8]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[9]\,
      O => \n_0_TIMER4096[8]_i_4__2\
    );
\TIMER4096[8]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[8]\,
      O => \n_0_TIMER4096[8]_i_5__2\
    );
TIMER4096_MSB_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TIMER4096_reg[11]\,
      Q => TIMER4096_MSB_REG,
      R => SRESET
    );
\TIMER4096_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_7_TIMER4096_reg[0]_i_1__2\,
      Q => \n_0_TIMER4096_reg[0]\,
      R => SRESET
    );
\TIMER4096_reg[0]_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_TIMER4096_reg[0]_i_1__2\,
      CO(2) => \n_1_TIMER4096_reg[0]_i_1__2\,
      CO(1) => \n_2_TIMER4096_reg[0]_i_1__2\,
      CO(0) => \n_3_TIMER4096_reg[0]_i_1__2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_TIMER4096_reg[0]_i_1__2\,
      O(2) => \n_5_TIMER4096_reg[0]_i_1__2\,
      O(1) => \n_6_TIMER4096_reg[0]_i_1__2\,
      O(0) => \n_7_TIMER4096_reg[0]_i_1__2\,
      S(3) => \n_0_TIMER4096[0]_i_2__2\,
      S(2) => \n_0_TIMER4096[0]_i_3__2\,
      S(1) => \n_0_TIMER4096[0]_i_4__2\,
      S(0) => \n_0_TIMER4096[0]_i_5__2\
    );
\TIMER4096_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_5_TIMER4096_reg[8]_i_1__2\,
      Q => \n_0_TIMER4096_reg[10]\,
      R => SRESET
    );
\TIMER4096_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_4_TIMER4096_reg[8]_i_1__2\,
      Q => \n_0_TIMER4096_reg[11]\,
      R => SRESET
    );
\TIMER4096_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_6_TIMER4096_reg[0]_i_1__2\,
      Q => \n_0_TIMER4096_reg[1]\,
      R => SRESET
    );
\TIMER4096_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_5_TIMER4096_reg[0]_i_1__2\,
      Q => \n_0_TIMER4096_reg[2]\,
      R => SRESET
    );
\TIMER4096_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_4_TIMER4096_reg[0]_i_1__2\,
      Q => \n_0_TIMER4096_reg[3]\,
      R => SRESET
    );
\TIMER4096_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_7_TIMER4096_reg[4]_i_1__2\,
      Q => \n_0_TIMER4096_reg[4]\,
      R => SRESET
    );
\TIMER4096_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_TIMER4096_reg[0]_i_1__2\,
      CO(3) => \n_0_TIMER4096_reg[4]_i_1__2\,
      CO(2) => \n_1_TIMER4096_reg[4]_i_1__2\,
      CO(1) => \n_2_TIMER4096_reg[4]_i_1__2\,
      CO(0) => \n_3_TIMER4096_reg[4]_i_1__2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_TIMER4096_reg[4]_i_1__2\,
      O(2) => \n_5_TIMER4096_reg[4]_i_1__2\,
      O(1) => \n_6_TIMER4096_reg[4]_i_1__2\,
      O(0) => \n_7_TIMER4096_reg[4]_i_1__2\,
      S(3) => \n_0_TIMER4096[4]_i_2__2\,
      S(2) => \n_0_TIMER4096[4]_i_3__2\,
      S(1) => \n_0_TIMER4096[4]_i_4__2\,
      S(0) => \n_0_TIMER4096[4]_i_5__2\
    );
\TIMER4096_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_6_TIMER4096_reg[4]_i_1__2\,
      Q => \n_0_TIMER4096_reg[5]\,
      R => SRESET
    );
\TIMER4096_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_5_TIMER4096_reg[4]_i_1__2\,
      Q => \n_0_TIMER4096_reg[6]\,
      R => SRESET
    );
\TIMER4096_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_4_TIMER4096_reg[4]_i_1__2\,
      Q => \n_0_TIMER4096_reg[7]\,
      R => SRESET
    );
\TIMER4096_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_7_TIMER4096_reg[8]_i_1__2\,
      Q => \n_0_TIMER4096_reg[8]\,
      R => SRESET
    );
\TIMER4096_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_TIMER4096_reg[4]_i_1__2\,
      CO(3) => \NLW_TIMER4096_reg[8]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \n_1_TIMER4096_reg[8]_i_1__2\,
      CO(1) => \n_2_TIMER4096_reg[8]_i_1__2\,
      CO(0) => \n_3_TIMER4096_reg[8]_i_1__2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_TIMER4096_reg[8]_i_1__2\,
      O(2) => \n_5_TIMER4096_reg[8]_i_1__2\,
      O(1) => \n_6_TIMER4096_reg[8]_i_1__2\,
      O(0) => \n_7_TIMER4096_reg[8]_i_1__2\,
      S(3) => \n_0_TIMER4096[8]_i_2__2\,
      S(2) => \n_0_TIMER4096[8]_i_3__2\,
      S(1) => \n_0_TIMER4096[8]_i_4__2\,
      S(0) => \n_0_TIMER4096[8]_i_5__2\
    );
\TIMER4096_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_6_TIMER4096_reg[8]_i_1__2\,
      Q => \n_0_TIMER4096_reg[9]\,
      R => SRESET
    );
\TOGGLE_RX_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => TOGGLE_RX,
      I1 => SGMII_PHY_STATUS1_out,
      I2 => RX_CONFIG_REG(11),
      I3 => SRESET,
      O => \n_0_TOGGLE_RX_i_1__2\
    );
TOGGLE_RX_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TOGGLE_RX_i_1__2\,
      Q => TOGGLE_RX,
      R => \<const0>\
    );
\TOGGLE_TX_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000505AA2A"
    )
    port map (
      I0 => TOGGLE_TX,
      I1 => \n_0_TX_CONFIG_REG_INT[15]_i_2__2\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_STATE_reg[2]\,
      I4 => SGMII_PHY_STATUS1_out,
      I5 => SRESET,
      O => \n_0_TOGGLE_TX_i_1__2\
    );
TOGGLE_TX_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TOGGLE_TX_i_1__2\,
      Q => TOGGLE_TX,
      R => \<const0>\
    );
\TX_CONFIG_REG_INT[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8AA38AA"
    )
    port map (
      I0 => \^o5\(0),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__2\,
      I4 => I21,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[0]_i_1__2\
    );
\TX_CONFIG_REG_INT[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(10),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__2\,
      I4 => I11,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[10]_i_1__2\
    );
\TX_CONFIG_REG_INT[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(11),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__2\,
      I4 => TOGGLE_TX,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[11]_i_1__2\
    );
\TX_CONFIG_REG_INT[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(12),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__2\,
      I4 => I10,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[12]_i_1__2\
    );
\TX_CONFIG_REG_INT[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(13),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__2\,
      I4 => I9,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[13]_i_1__2\
    );
\TX_CONFIG_REG_INT[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABA8A88"
    )
    port map (
      I0 => \^o5\(14),
      I1 => \n_0_STATE_reg[3]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_STATE_reg[2]\,
      I4 => \n_0_STATE_reg[0]\,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[14]_i_1__2\
    );
\TX_CONFIG_REG_INT[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(15),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__2\,
      I4 => TX_CONFIG_REG_INT1,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[15]_i_1__2\
    );
\TX_CONFIG_REG_INT[15]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_STATE_reg[3]\,
      I1 => \n_0_STATE_reg[0]\,
      O => \n_0_TX_CONFIG_REG_INT[15]_i_2__2\
    );
\TX_CONFIG_REG_INT[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(1),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__2\,
      I4 => I20,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[1]_i_1__2\
    );
\TX_CONFIG_REG_INT[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(2),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__2\,
      I4 => I19,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[2]_i_1__2\
    );
\TX_CONFIG_REG_INT[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(3),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__2\,
      I4 => I18,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[3]_i_1__2\
    );
\TX_CONFIG_REG_INT[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(4),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__2\,
      I4 => I17,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[4]_i_1__2\
    );
\TX_CONFIG_REG_INT[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(5),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__2\,
      I4 => I16,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[5]_i_1__2\
    );
\TX_CONFIG_REG_INT[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(6),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__2\,
      I4 => I15,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[6]_i_1__2\
    );
\TX_CONFIG_REG_INT[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(7),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__2\,
      I4 => I14,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[7]_i_1__2\
    );
\TX_CONFIG_REG_INT[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(8),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__2\,
      I4 => I13,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[8]_i_1__2\
    );
\TX_CONFIG_REG_INT[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(9),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__2\,
      I4 => I12,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[9]_i_1__2\
    );
\TX_CONFIG_REG_INT_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[0]_i_1__2\,
      Q => \^o5\(0),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[10]_i_1__2\,
      Q => \^o5\(10),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[11]_i_1__2\,
      Q => \^o5\(11),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[12]_i_1__2\,
      Q => \^o5\(12),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[13]_i_1__2\,
      Q => \^o5\(13),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[14]_i_1__2\,
      Q => \^o5\(14),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[15]_i_1__2\,
      Q => \^o5\(15),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[1]_i_1__2\,
      Q => \^o5\(1),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[2]_i_1__2\,
      Q => \^o5\(2),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[3]_i_1__2\,
      Q => \^o5\(3),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[4]_i_1__2\,
      Q => \^o5\(4),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[5]_i_1__2\,
      Q => \^o5\(5),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[6]_i_1__2\,
      Q => \^o5\(6),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[7]_i_1__2\,
      Q => \^o5\(7),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[8]_i_1__2\,
      Q => \^o5\(8),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[9]_i_1__2\,
      Q => \^o5\(9),
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\XMIT_CONFIG_INT_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABAAAAAA"
    )
    port map (
      I0 => \n_0_XMIT_CONFIG_INT_i_2__6\,
      I1 => \n_0_STATE_reg[1]\,
      I2 => \n_0_STATE_reg[2]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__2\,
      I4 => AN_ENABLE_INT,
      I5 => SRESET,
      O => \n_0_XMIT_CONFIG_INT_i_1__2\
    );
\XMIT_CONFIG_INT_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA28AAAAAA288"
    )
    port map (
      I0 => \^xmit_config_int\,
      I1 => \n_0_STATE_reg[0]\,
      I2 => \n_0_STATE_reg[3]\,
      I3 => \n_0_STATE_reg[2]\,
      I4 => \n_0_STATE_reg[1]\,
      I5 => AN_ENABLE_INT,
      O => \n_0_XMIT_CONFIG_INT_i_2__6\
    );
XMIT_CONFIG_INT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_XMIT_CONFIG_INT_i_1__2\,
      Q => \^xmit_config_int\,
      R => \<const0>\
    );
\XMIT_DATA_INT_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0180"
    )
    port map (
      I0 => \n_0_STATE_reg[1]\,
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[0]\,
      I3 => \n_0_STATE_reg[3]\,
      O => XMIT_DATA_INT0
    );
XMIT_DATA_INT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => XMIT_DATA_INT0,
      Q => \^xmit_data_int\,
      R => SRESET
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiAUTO_NEG__parameterized0_28\ is
  port (
    status_vector_ch2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    XMIT_DATA_INT : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    XMIT_CONFIG_INT : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MR_LP_ADV_ABILITY : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    MR_AN_COMPLETE : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    MR_LINK_STATUS : out STD_LOGIC;
    SRESET : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    RESTART_AN_REG : in STD_LOGIC;
    AN_ENABLE_INT : in STD_LOGIC;
    CLEAR_STATUS_REG : in STD_LOGIC;
    RX_IDLE : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    RX_RUDI_INVALID : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RX_CONFIG_REG : in STD_LOGIC_VECTOR ( 15 downto 0 );
    link_timer_value_ch2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    data_out : in STD_LOGIC;
    RXSYNC_STATUS : in STD_LOGIC;
    RX_CONFIG_VALID : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_CONFIG_REG_INT1 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    MASK_RUDI_BUFERR_TIMER0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiAUTO_NEG__parameterized0_28\ : entity is "AUTO_NEG";
end \quadsgmiiAUTO_NEG__parameterized0_28\;

architecture STRUCTURE of \quadsgmiiAUTO_NEG__parameterized0_28\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal ABILITY_MATCH : STD_LOGIC;
  signal ABILITY_MATCH_2 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_2 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_3 : STD_LOGIC;
  signal AN_SYNC_STATUS : STD_LOGIC;
  signal CLEAR_STATUS_REG1 : STD_LOGIC;
  signal CLEAR_STATUS_REG2 : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB : STD_LOGIC;
  signal CONSISTENCY_MATCH : STD_LOGIC;
  signal CONSISTENCY_MATCH_COMB : STD_LOGIC;
  signal GENERATE_REMOTE_FAULT : STD_LOGIC;
  signal GENERATE_REMOTE_FAULT0 : STD_LOGIC;
  signal IDLE_INSERTED : STD_LOGIC;
  signal IDLE_INSERTED0 : STD_LOGIC;
  signal IDLE_INSERTED_REG1 : STD_LOGIC;
  signal IDLE_INSERTED_REG2 : STD_LOGIC;
  signal IDLE_INSERTED_REG3 : STD_LOGIC;
  signal IDLE_INSERTED_REG30 : STD_LOGIC;
  signal IDLE_INSERTED_REG4 : STD_LOGIC;
  signal IDLE_MATCH : STD_LOGIC;
  signal IDLE_MATCH_2 : STD_LOGIC;
  signal IDLE_REMOVED : STD_LOGIC;
  signal IDLE_REMOVED0 : STD_LOGIC;
  signal IDLE_REMOVED_REG1 : STD_LOGIC;
  signal IDLE_REMOVED_REG2 : STD_LOGIC;
  signal LINK_TIMER_DONE : STD_LOGIC;
  signal LINK_TIMER_SATURATED : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB : STD_LOGIC;
  signal \LINK_TIMER_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal MASK_RUDI_BUFERR_TIMER : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^mr_an_complete\ : STD_LOGIC;
  signal MR_AN_ENABLE_CHANGE : STD_LOGIC;
  signal MR_AN_ENABLE_CHANGE0 : STD_LOGIC;
  signal MR_AN_ENABLE_REG1 : STD_LOGIC;
  signal MR_AN_ENABLE_REG2 : STD_LOGIC;
  signal \^mr_link_status\ : STD_LOGIC;
  signal \^mr_lp_adv_ability\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal MR_RESTART_AN_SET_REG1 : STD_LOGIC;
  signal MR_RESTART_AN_SET_REG2 : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal PREVIOUS_STATE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal PULSE4096 : STD_LOGIC;
  signal PULSE40960 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal RX_CONFIG_SNAPSHOT : STD_LOGIC;
  signal RX_IDLE_REG1 : STD_LOGIC;
  signal RX_IDLE_REG2 : STD_LOGIC;
  signal RX_RUDI_INVALID_DELAY : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RX_RUDI_INVALID_DELAY0 : STD_LOGIC;
  signal RX_RUDI_INVALID_REG : STD_LOGIC;
  signal SGMII_PHY_STATUS1_out : STD_LOGIC;
  signal START_LINK_TIMER : STD_LOGIC;
  signal START_LINK_TIMER_REG : STD_LOGIC;
  signal START_LINK_TIMER_REG2 : STD_LOGIC;
  signal SYNC_STATUS_HELD : STD_LOGIC;
  signal TIMER4096_MSB_REG : STD_LOGIC;
  signal TOGGLE_RX : STD_LOGIC;
  signal TOGGLE_TX : STD_LOGIC;
  signal \^xmit_config_int\ : STD_LOGIC;
  signal \^xmit_data_int\ : STD_LOGIC;
  signal XMIT_DATA_INT0 : STD_LOGIC;
  signal \n_0_ABILITY_MATCH_2_i_1__1\ : STD_LOGIC;
  signal \n_0_ABILITY_MATCH_i_1__1\ : STD_LOGIC;
  signal \n_0_ACKNOWLEDGE_MATCH_2_i_1__1\ : STD_LOGIC;
  signal \n_0_ACKNOWLEDGE_MATCH_3_i_1__1\ : STD_LOGIC;
  signal n_0_ACKNOWLEDGE_MATCH_3_reg : STD_LOGIC;
  signal \n_0_AN_SYNC_STATUS_i_1__1\ : STD_LOGIC;
  signal \n_0_BASEX_REMOTE_FAULT[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_GENERATE_REMOTE_FAULT_i_2__1\ : STD_LOGIC;
  signal \n_0_IDLE_MATCH_2_i_1__1\ : STD_LOGIC;
  signal \n_0_IDLE_MATCH_i_1__1\ : STD_LOGIC;
  signal \n_0_LINK_TIMER[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_LINK_TIMER[8]_i_3__1\ : STD_LOGIC;
  signal \n_0_LINK_TIMER_DONE_i_1__1\ : STD_LOGIC;
  signal \n_0_LINK_TIMER_DONE_i_2__1\ : STD_LOGIC;
  signal \n_0_LINK_TIMER_DONE_i_3__1\ : STD_LOGIC;
  signal \n_0_LINK_TIMER_SATURATED_i_2__1\ : STD_LOGIC;
  signal \n_0_LINK_TIMER_SATURATED_i_3__1\ : STD_LOGIC;
  signal \n_0_LINK_TIMER_SATURATED_i_4__1\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_2__1\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__1\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_3__1\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_i_1__1\ : STD_LOGIC;
  signal n_0_MASK_RUDI_BUFERR_reg : STD_LOGIC;
  signal \n_0_MASK_RUDI_CLKCOR_i_1__1\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_CLKCOR_i_2__1\ : STD_LOGIC;
  signal n_0_MASK_RUDI_CLKCOR_reg : STD_LOGIC;
  signal \n_0_MR_AN_COMPLETE_i_1__1\ : STD_LOGIC;
  signal \n_0_MR_LINK_STATUS_i_1__1\ : STD_LOGIC;
  signal \n_0_MR_LP_ADV_ABILITY_INT[11]_i_1__1\ : STD_LOGIC;
  signal \n_0_MR_LP_ADV_ABILITY_INT[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_MR_LP_ADV_ABILITY_INT[13]_i_1__1\ : STD_LOGIC;
  signal \n_0_MR_LP_ADV_ABILITY_INT[15]_i_1__1\ : STD_LOGIC;
  signal \n_0_MR_LP_ADV_ABILITY_INT[16]_i_1__1\ : STD_LOGIC;
  signal \n_0_MR_REMOTE_FAULT_i_1__1\ : STD_LOGIC;
  signal \n_0_MR_RESTART_AN_INT_i_1__1\ : STD_LOGIC;
  signal \n_0_MR_RESTART_AN_INT_i_2__1\ : STD_LOGIC;
  signal n_0_MR_RESTART_AN_INT_reg : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_REG_reg[12]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_REG_reg[13]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_REG_reg[6]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_REG_reg[7]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_REG_reg[8]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT[15]_i_3__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT[15]_i_4__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[12]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[13]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[15]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[6]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[7]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[8]\ : STD_LOGIC;
  signal \n_0_SGMII_PHY_STATUS_i_1__1\ : STD_LOGIC;
  signal \n_0_SGMII_SPEED[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_SGMII_SPEED[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_START_LINK_TIMER_REG_i_2__1\ : STD_LOGIC;
  signal \n_0_START_LINK_TIMER_REG_i_3__1\ : STD_LOGIC;
  signal \n_0_START_LINK_TIMER_REG_i_4__1\ : STD_LOGIC;
  signal \n_0_START_LINK_TIMER_REG_i_5__1\ : STD_LOGIC;
  signal \n_0_STATE[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_STATE[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_STATE[0]_i_3__1\ : STD_LOGIC;
  signal \n_0_STATE[0]_i_4__1\ : STD_LOGIC;
  signal \n_0_STATE[0]_i_5__1\ : STD_LOGIC;
  signal \n_0_STATE[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_STATE[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_STATE[1]_i_3__1\ : STD_LOGIC;
  signal \n_0_STATE[1]_i_4__1\ : STD_LOGIC;
  signal \n_0_STATE[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_STATE[2]_i_2__1\ : STD_LOGIC;
  signal \n_0_STATE[2]_i_3__1\ : STD_LOGIC;
  signal \n_0_STATE[2]_i_4__1\ : STD_LOGIC;
  signal \n_0_STATE[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_STATE[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_STATE[3]_i_3__1\ : STD_LOGIC;
  signal \n_0_STATE[3]_i_4__1\ : STD_LOGIC;
  signal \n_0_STATE_reg[0]\ : STD_LOGIC;
  signal \n_0_STATE_reg[1]\ : STD_LOGIC;
  signal \n_0_STATE_reg[2]\ : STD_LOGIC;
  signal \n_0_STATE_reg[3]\ : STD_LOGIC;
  signal \n_0_SYNC_STATUS_HELD_i_1__1\ : STD_LOGIC;
  signal \n_0_TIMER4096[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_TIMER4096[0]_i_3__1\ : STD_LOGIC;
  signal \n_0_TIMER4096[0]_i_4__1\ : STD_LOGIC;
  signal \n_0_TIMER4096[0]_i_5__1\ : STD_LOGIC;
  signal \n_0_TIMER4096[4]_i_2__1\ : STD_LOGIC;
  signal \n_0_TIMER4096[4]_i_3__1\ : STD_LOGIC;
  signal \n_0_TIMER4096[4]_i_4__1\ : STD_LOGIC;
  signal \n_0_TIMER4096[4]_i_5__1\ : STD_LOGIC;
  signal \n_0_TIMER4096[8]_i_2__1\ : STD_LOGIC;
  signal \n_0_TIMER4096[8]_i_3__1\ : STD_LOGIC;
  signal \n_0_TIMER4096[8]_i_4__1\ : STD_LOGIC;
  signal \n_0_TIMER4096[8]_i_5__1\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[0]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[10]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[11]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[1]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[2]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[3]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[4]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[5]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[6]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[7]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[8]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[9]\ : STD_LOGIC;
  signal \n_0_TOGGLE_RX_i_1__1\ : STD_LOGIC;
  signal \n_0_TOGGLE_TX_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[10]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[11]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[13]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[14]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[15]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[15]_i_2__1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[9]_i_1__1\ : STD_LOGIC;
  signal \n_0_XMIT_CONFIG_INT_i_1__1\ : STD_LOGIC;
  signal \n_0_XMIT_CONFIG_INT_i_2__5\ : STD_LOGIC;
  signal \n_1_TIMER4096_reg[0]_i_1__1\ : STD_LOGIC;
  signal \n_1_TIMER4096_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_1_TIMER4096_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_2_LINK_TIMER_SATURATED_reg_i_1__1\ : STD_LOGIC;
  signal \n_2_TIMER4096_reg[0]_i_1__1\ : STD_LOGIC;
  signal \n_2_TIMER4096_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_2_TIMER4096_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_3_LINK_TIMER_SATURATED_reg_i_1__1\ : STD_LOGIC;
  signal \n_3_TIMER4096_reg[0]_i_1__1\ : STD_LOGIC;
  signal \n_3_TIMER4096_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_3_TIMER4096_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_4_TIMER4096_reg[0]_i_1__1\ : STD_LOGIC;
  signal \n_4_TIMER4096_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_4_TIMER4096_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_5_TIMER4096_reg[0]_i_1__1\ : STD_LOGIC;
  signal \n_5_TIMER4096_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_5_TIMER4096_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_6_TIMER4096_reg[0]_i_1__1\ : STD_LOGIC;
  signal \n_6_TIMER4096_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_6_TIMER4096_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_7_TIMER4096_reg[0]_i_1__1\ : STD_LOGIC;
  signal \n_7_TIMER4096_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_7_TIMER4096_reg[8]_i_1__1\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in44_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^status_vector_ch2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_LINK_TIMER_SATURATED_reg_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LINK_TIMER_SATURATED_reg_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TIMER4096_reg[8]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ABILITY_MATCH_i_2__1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \GENERATE_REMOTE_FAULT_i_2__1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \IDLE_INSERTED_REG3_i_1__1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \IDLE_INSERTED_i_1__1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \IDLE_MATCH_2_i_1__1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \IDLE_REMOVED_i_1__1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \LINK_TIMER[1]_i_1__1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \LINK_TIMER[2]_i_1__1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \LINK_TIMER[3]_i_1__1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \LINK_TIMER[4]_i_1__1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \LINK_TIMER[7]_i_1__1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \LINK_TIMER[8]_i_2__1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \LINK_TIMER_DONE_i_2__1\ : label is "soft_lutpair388";
  attribute counter : integer;
  attribute counter of \LINK_TIMER_reg[0]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[1]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[2]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[3]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[4]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[5]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[6]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[7]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[8]\ : label is 35;
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[5]_i_3__1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[6]_i_1__1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[7]_i_1__1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[8]_i_1__1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \MR_LP_ADV_ABILITY_INT[12]_i_1__1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \MR_LP_ADV_ABILITY_INT[16]_i_1__1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \MR_RESTART_AN_INT_i_2__1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \RX_CONFIG_SNAPSHOT[15]_i_4__1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \RX_RUDI_INVALID_DELAY[0]_i_1__1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \SGMII_PHY_STATUS_i_1__1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \START_LINK_TIMER_REG_i_3__1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \START_LINK_TIMER_REG_i_4__1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \START_LINK_TIMER_REG_i_5__1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \STATE[1]_i_1__1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \STATE[2]_i_4__1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \STATE[3]_i_1__1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \STATE[3]_i_2__1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \STATE[3]_i_4__1\ : label is "soft_lutpair390";
  attribute counter of \TIMER4096_reg[0]\ : label is 34;
  attribute counter of \TIMER4096_reg[10]\ : label is 34;
  attribute counter of \TIMER4096_reg[11]\ : label is 34;
  attribute counter of \TIMER4096_reg[1]\ : label is 34;
  attribute counter of \TIMER4096_reg[2]\ : label is 34;
  attribute counter of \TIMER4096_reg[3]\ : label is 34;
  attribute counter of \TIMER4096_reg[4]\ : label is 34;
  attribute counter of \TIMER4096_reg[5]\ : label is 34;
  attribute counter of \TIMER4096_reg[6]\ : label is 34;
  attribute counter of \TIMER4096_reg[7]\ : label is 34;
  attribute counter of \TIMER4096_reg[8]\ : label is 34;
  attribute counter of \TIMER4096_reg[9]\ : label is 34;
  attribute SOFT_HLUTNM of \TOGGLE_RX_i_1__1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \TX_CONFIG_REG_INT[15]_i_2__1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \XMIT_DATA_INT_i_1__3\ : label is "soft_lutpair386";
begin
  MR_AN_COMPLETE <= \^mr_an_complete\;
  MR_LINK_STATUS <= \^mr_link_status\;
  MR_LP_ADV_ABILITY(1 downto 0) <= \^mr_lp_adv_ability\(1 downto 0);
  O1 <= \^o1\;
  O2 <= \^o2\;
  O5(15 downto 0) <= \^o5\(15 downto 0);
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  Q(8 downto 0) <= \^q\(8 downto 0);
  XMIT_CONFIG_INT <= \^xmit_config_int\;
  XMIT_DATA_INT <= \^xmit_data_int\;
  status_vector_ch2(5 downto 0) <= \^status_vector_ch2\(5 downto 0);
\ABILITY_MATCH_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
    port map (
      I0 => ABILITY_MATCH_2,
      I1 => RX_CONFIG_VALID,
      I2 => CONFIG_REG_MATCH_COMB,
      I3 => RX_IDLE,
      I4 => n_0_MASK_RUDI_BUFERR_reg,
      I5 => SRESET,
      O => \n_0_ABILITY_MATCH_2_i_1__1\
    );
\ABILITY_MATCH_2_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
    port map (
      I0 => CO(0),
      I1 => \^o2\,
      I2 => RX_CONFIG_REG(15),
      I3 => p_0_in0_in,
      O => CONFIG_REG_MATCH_COMB
    );
ABILITY_MATCH_2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_ABILITY_MATCH_2_i_1__1\,
      Q => ABILITY_MATCH_2,
      R => \<const0>\
    );
\ABILITY_MATCH_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008F80"
    )
    port map (
      I0 => CONFIG_REG_MATCH_COMB,
      I1 => ABILITY_MATCH_2,
      I2 => RX_CONFIG_VALID,
      I3 => ABILITY_MATCH,
      I4 => ACKNOWLEDGE_MATCH_3,
      O => \n_0_ABILITY_MATCH_i_1__1\
    );
\ABILITY_MATCH_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => SRESET,
      I1 => n_0_MASK_RUDI_BUFERR_reg,
      I2 => RX_IDLE,
      O => ACKNOWLEDGE_MATCH_3
    );
ABILITY_MATCH_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_ABILITY_MATCH_i_1__1\,
      Q => ABILITY_MATCH,
      R => \<const0>\
    );
\ACKNOWLEDGE_MATCH_2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E222"
    )
    port map (
      I0 => ACKNOWLEDGE_MATCH_2,
      I1 => RX_CONFIG_VALID,
      I2 => p_0_in44_in,
      I3 => RX_CONFIG_REG(14),
      I4 => ACKNOWLEDGE_MATCH_3,
      O => \n_0_ACKNOWLEDGE_MATCH_2_i_1__1\
    );
ACKNOWLEDGE_MATCH_2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_ACKNOWLEDGE_MATCH_2_i_1__1\,
      Q => ACKNOWLEDGE_MATCH_2,
      R => \<const0>\
    );
\ACKNOWLEDGE_MATCH_3_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
    port map (
      I0 => n_0_ACKNOWLEDGE_MATCH_3_reg,
      I1 => RX_CONFIG_VALID,
      I2 => RX_CONFIG_REG(14),
      I3 => p_0_in44_in,
      I4 => ACKNOWLEDGE_MATCH_2,
      I5 => ACKNOWLEDGE_MATCH_3,
      O => \n_0_ACKNOWLEDGE_MATCH_3_i_1__1\
    );
ACKNOWLEDGE_MATCH_3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_ACKNOWLEDGE_MATCH_3_i_1__1\,
      Q => n_0_ACKNOWLEDGE_MATCH_3_reg,
      R => \<const0>\
    );
\AN_SYNC_STATUS_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
    port map (
      I0 => SYNC_STATUS_HELD,
      I1 => PULSE4096,
      I2 => LINK_TIMER_SATURATED,
      I3 => RXSYNC_STATUS,
      I4 => AN_SYNC_STATUS,
      O => \n_0_AN_SYNC_STATUS_i_1__1\
    );
AN_SYNC_STATUS_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_SYNC_STATUS_i_1__1\,
      Q => AN_SYNC_STATUS,
      R => SRESET
    );
\BASEX_REMOTE_FAULT[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"030A"
    )
    port map (
      I0 => \^status_vector_ch2\(2),
      I1 => RX_CONFIG_REG(15),
      I2 => SRESET,
      I3 => SGMII_PHY_STATUS1_out,
      O => \n_0_BASEX_REMOTE_FAULT[1]_i_1__1\
    );
\BASEX_REMOTE_FAULT_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_BASEX_REMOTE_FAULT[1]_i_1__1\,
      Q => \^status_vector_ch2\(2),
      R => \<const0>\
    );
CLEAR_STATUS_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => CLEAR_STATUS_REG,
      Q => CLEAR_STATUS_REG1,
      R => SRESET
    );
CLEAR_STATUS_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => CLEAR_STATUS_REG1,
      Q => CLEAR_STATUS_REG2,
      R => SRESET
    );
\CONSISTENCY_MATCH_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      I0 => O3(0),
      I1 => \n_0_RX_CONFIG_SNAPSHOT_reg[15]\,
      I2 => RX_CONFIG_REG(15),
      O => CONSISTENCY_MATCH_COMB
    );
\CONSISTENCY_MATCH_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \n_0_RX_CONFIG_SNAPSHOT_reg[13]\,
      I1 => RX_CONFIG_REG(13),
      I2 => \n_0_RX_CONFIG_SNAPSHOT_reg[12]\,
      I3 => RX_CONFIG_REG(12),
      O => I5(0)
    );
\CONSISTENCY_MATCH_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_RX_CONFIG_SNAPSHOT_reg[6]\,
      I1 => RX_CONFIG_REG(6),
      I2 => RX_CONFIG_REG(7),
      I3 => \n_0_RX_CONFIG_SNAPSHOT_reg[7]\,
      I4 => RX_CONFIG_REG(8),
      I5 => \n_0_RX_CONFIG_SNAPSHOT_reg[8]\,
      O => I4(0)
    );
CONSISTENCY_MATCH_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => CONSISTENCY_MATCH_COMB,
      Q => CONSISTENCY_MATCH,
      R => SRESET
    );
\GENERATE_REMOTE_FAULT_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
    port map (
      I0 => \n_0_STATE[3]_i_2__1\,
      I1 => \n_0_STATE[3]_i_3__1\,
      I2 => \n_0_STATE[2]_i_2__1\,
      I3 => \n_0_START_LINK_TIMER_REG_i_3__1\,
      I4 => \n_0_GENERATE_REMOTE_FAULT_i_2__1\,
      I5 => \n_0_STATE[1]_i_2__1\,
      O => GENERATE_REMOTE_FAULT0
    );
\GENERATE_REMOTE_FAULT_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_STATE_reg[0]\,
      I1 => \n_0_STATE_reg[3]\,
      O => \n_0_GENERATE_REMOTE_FAULT_i_2__1\
    );
GENERATE_REMOTE_FAULT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => GENERATE_REMOTE_FAULT0,
      Q => GENERATE_REMOTE_FAULT,
      R => SRESET
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
IDLE_INSERTED_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_INSERTED,
      Q => IDLE_INSERTED_REG1,
      R => SRESET
    );
IDLE_INSERTED_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_INSERTED_REG1,
      Q => IDLE_INSERTED_REG2,
      R => SRESET
    );
\IDLE_INSERTED_REG3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE_REG2,
      O => IDLE_INSERTED_REG30
    );
IDLE_INSERTED_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_INSERTED_REG30,
      Q => IDLE_INSERTED_REG3,
      R => SRESET
    );
IDLE_INSERTED_REG4_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_INSERTED_REG3,
      Q => IDLE_INSERTED_REG4,
      R => SRESET
    );
\IDLE_INSERTED_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^xmit_config_int\,
      I1 => I6(0),
      I2 => I6(2),
      I3 => I6(1),
      O => IDLE_INSERTED0
    );
IDLE_INSERTED_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_INSERTED0,
      Q => IDLE_INSERTED,
      R => SRESET
    );
\IDLE_MATCH_2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE,
      I2 => IDLE_INSERTED_REG4,
      I3 => RX_IDLE_REG2,
      I4 => IDLE_MATCH_2,
      O => \n_0_IDLE_MATCH_2_i_1__1\
    );
IDLE_MATCH_2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_IDLE_MATCH_2_i_1__1\,
      Q => IDLE_MATCH_2,
      R => SRESET
    );
\IDLE_MATCH_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440FFFF44400000"
    )
    port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE,
      I2 => IDLE_REMOVED_REG2,
      I3 => IDLE_MATCH_2,
      I4 => RX_IDLE_REG2,
      I5 => IDLE_MATCH,
      O => \n_0_IDLE_MATCH_i_1__1\
    );
IDLE_MATCH_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_IDLE_MATCH_i_1__1\,
      Q => IDLE_MATCH,
      R => SRESET
    );
IDLE_REMOVED_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_REMOVED,
      Q => IDLE_REMOVED_REG1,
      R => SRESET
    );
IDLE_REMOVED_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_REMOVED_REG1,
      Q => IDLE_REMOVED_REG2,
      R => SRESET
    );
\IDLE_REMOVED_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => I6(2),
      I1 => I6(1),
      I2 => \^xmit_config_int\,
      I3 => I6(0),
      O => IDLE_REMOVED0
    );
IDLE_REMOVED_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_REMOVED0,
      Q => IDLE_REMOVED,
      R => SRESET
    );
\LINK_TIMER[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(0),
      O => plusOp(0)
    );
\LINK_TIMER[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(0),
      I1 => \LINK_TIMER_reg__0\(1),
      O => plusOp(1)
    );
\LINK_TIMER[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(2),
      I1 => \LINK_TIMER_reg__0\(1),
      I2 => \LINK_TIMER_reg__0\(0),
      O => plusOp(2)
    );
\LINK_TIMER[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(3),
      I1 => \LINK_TIMER_reg__0\(2),
      I2 => \LINK_TIMER_reg__0\(0),
      I3 => \LINK_TIMER_reg__0\(1),
      O => plusOp(3)
    );
\LINK_TIMER[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(4),
      I1 => \LINK_TIMER_reg__0\(3),
      I2 => \LINK_TIMER_reg__0\(1),
      I3 => \LINK_TIMER_reg__0\(0),
      I4 => \LINK_TIMER_reg__0\(2),
      O => plusOp(4)
    );
\LINK_TIMER[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(5),
      I1 => \LINK_TIMER_reg__0\(2),
      I2 => \LINK_TIMER_reg__0\(0),
      I3 => \LINK_TIMER_reg__0\(1),
      I4 => \LINK_TIMER_reg__0\(3),
      I5 => \LINK_TIMER_reg__0\(4),
      O => plusOp(5)
    );
\LINK_TIMER[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(6),
      I1 => \n_0_LINK_TIMER[8]_i_3__1\,
      O => plusOp(6)
    );
\LINK_TIMER[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(7),
      I1 => \n_0_LINK_TIMER[8]_i_3__1\,
      I2 => \LINK_TIMER_reg__0\(6),
      O => plusOp(7)
    );
\LINK_TIMER[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => START_LINK_TIMER_REG,
      I1 => LINK_TIMER_SATURATED,
      I2 => PULSE4096,
      I3 => SRESET,
      O => \n_0_LINK_TIMER[8]_i_1__1\
    );
\LINK_TIMER[8]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(8),
      I1 => \LINK_TIMER_reg__0\(6),
      I2 => \n_0_LINK_TIMER[8]_i_3__1\,
      I3 => \LINK_TIMER_reg__0\(7),
      O => plusOp(8)
    );
\LINK_TIMER[8]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(5),
      I1 => \LINK_TIMER_reg__0\(2),
      I2 => \LINK_TIMER_reg__0\(0),
      I3 => \LINK_TIMER_reg__0\(1),
      I4 => \LINK_TIMER_reg__0\(3),
      I5 => \LINK_TIMER_reg__0\(4),
      O => \n_0_LINK_TIMER[8]_i_3__1\
    );
\LINK_TIMER_DONE_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0302000200000000"
    )
    port map (
      I0 => LINK_TIMER_SATURATED,
      I1 => \n_0_LINK_TIMER_DONE_i_2__1\,
      I2 => \n_0_START_LINK_TIMER_REG_i_2__1\,
      I3 => LINK_TIMER_DONE,
      I4 => \n_0_LINK_TIMER_DONE_i_3__1\,
      I5 => \n_0_STATE[3]_i_3__1\,
      O => \n_0_LINK_TIMER_DONE_i_1__1\
    );
\LINK_TIMER_DONE_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => START_LINK_TIMER_REG,
      I1 => START_LINK_TIMER_REG2,
      I2 => SRESET,
      O => \n_0_LINK_TIMER_DONE_i_2__1\
    );
\LINK_TIMER_DONE_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF8F"
    )
    port map (
      I0 => ABILITY_MATCH,
      I1 => \^o1\,
      I2 => \n_0_STATE_reg[2]\,
      I3 => \n_0_STATE_reg[1]\,
      I4 => \n_0_STATE_reg[3]\,
      I5 => \n_0_STATE_reg[0]\,
      O => \n_0_LINK_TIMER_DONE_i_3__1\
    );
LINK_TIMER_DONE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_LINK_TIMER_DONE_i_1__1\,
      Q => LINK_TIMER_DONE,
      R => \<const0>\
    );
\LINK_TIMER_SATURATED_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(6),
      I1 => link_timer_value_ch2(6),
      I2 => \LINK_TIMER_reg__0\(7),
      I3 => link_timer_value_ch2(7),
      I4 => link_timer_value_ch2(8),
      I5 => \LINK_TIMER_reg__0\(8),
      O => \n_0_LINK_TIMER_SATURATED_i_2__1\
    );
\LINK_TIMER_SATURATED_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => link_timer_value_ch2(3),
      I1 => \LINK_TIMER_reg__0\(3),
      I2 => \LINK_TIMER_reg__0\(4),
      I3 => link_timer_value_ch2(4),
      I4 => \LINK_TIMER_reg__0\(5),
      I5 => link_timer_value_ch2(5),
      O => \n_0_LINK_TIMER_SATURATED_i_3__1\
    );
\LINK_TIMER_SATURATED_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => link_timer_value_ch2(2),
      I1 => \LINK_TIMER_reg__0\(2),
      I2 => \LINK_TIMER_reg__0\(0),
      I3 => link_timer_value_ch2(0),
      I4 => \LINK_TIMER_reg__0\(1),
      I5 => link_timer_value_ch2(1),
      O => \n_0_LINK_TIMER_SATURATED_i_4__1\
    );
LINK_TIMER_SATURATED_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => LINK_TIMER_SATURATED_COMB,
      Q => LINK_TIMER_SATURATED,
      R => SRESET
    );
\LINK_TIMER_SATURATED_reg_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \NLW_LINK_TIMER_SATURATED_reg_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => LINK_TIMER_SATURATED_COMB,
      CO(1) => \n_2_LINK_TIMER_SATURATED_reg_i_1__1\,
      CO(0) => \n_3_LINK_TIMER_SATURATED_reg_i_1__1\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_LINK_TIMER_SATURATED_reg_i_1__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \n_0_LINK_TIMER_SATURATED_i_2__1\,
      S(1) => \n_0_LINK_TIMER_SATURATED_i_3__1\,
      S(0) => \n_0_LINK_TIMER_SATURATED_i_4__1\
    );
\LINK_TIMER_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(0),
      Q => \LINK_TIMER_reg__0\(0),
      R => \n_0_LINK_TIMER[8]_i_1__1\
    );
\LINK_TIMER_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(1),
      Q => \LINK_TIMER_reg__0\(1),
      R => \n_0_LINK_TIMER[8]_i_1__1\
    );
\LINK_TIMER_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(2),
      Q => \LINK_TIMER_reg__0\(2),
      R => \n_0_LINK_TIMER[8]_i_1__1\
    );
\LINK_TIMER_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(3),
      Q => \LINK_TIMER_reg__0\(3),
      R => \n_0_LINK_TIMER[8]_i_1__1\
    );
\LINK_TIMER_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(4),
      Q => \LINK_TIMER_reg__0\(4),
      R => \n_0_LINK_TIMER[8]_i_1__1\
    );
\LINK_TIMER_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(5),
      Q => \LINK_TIMER_reg__0\(5),
      R => \n_0_LINK_TIMER[8]_i_1__1\
    );
\LINK_TIMER_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(6),
      Q => \LINK_TIMER_reg__0\(6),
      R => \n_0_LINK_TIMER[8]_i_1__1\
    );
\LINK_TIMER_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(7),
      Q => \LINK_TIMER_reg__0\(7),
      R => \n_0_LINK_TIMER[8]_i_1__1\
    );
\LINK_TIMER_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(8),
      Q => \LINK_TIMER_reg__0\(8),
      R => \n_0_LINK_TIMER[8]_i_1__1\
    );
\MASK_RUDI_BUFERR_TIMER[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF0000DF"
    )
    port map (
      I0 => data_out,
      I1 => I8,
      I2 => I7,
      I3 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__1\,
      I4 => MASK_RUDI_BUFERR_TIMER(0),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[0]_i_1__1\
    );
\MASK_RUDI_BUFERR_TIMER[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FF51550000A2AA"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(0),
      I1 => data_out,
      I2 => I8,
      I3 => I7,
      I4 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__1\,
      I5 => MASK_RUDI_BUFERR_TIMER(1),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[1]_i_1__1\
    );
\MASK_RUDI_BUFERR_TIMER[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F070008"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(1),
      I1 => MASK_RUDI_BUFERR_TIMER(0),
      I2 => MASK_RUDI_BUFERR_TIMER0,
      I3 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__1\,
      I4 => MASK_RUDI_BUFERR_TIMER(2),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[2]_i_1__1\
    );
\MASK_RUDI_BUFERR_TIMER[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF007F00000080"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(2),
      I1 => MASK_RUDI_BUFERR_TIMER(0),
      I2 => MASK_RUDI_BUFERR_TIMER(1),
      I3 => MASK_RUDI_BUFERR_TIMER0,
      I4 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__1\,
      I5 => MASK_RUDI_BUFERR_TIMER(3),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[3]_i_1__1\
    );
\MASK_RUDI_BUFERR_TIMER[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFA2AA00005155"
    )
    port map (
      I0 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_2__1\,
      I1 => data_out,
      I2 => I8,
      I3 => I7,
      I4 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__1\,
      I5 => MASK_RUDI_BUFERR_TIMER(4),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[4]_i_1__1\
    );
\MASK_RUDI_BUFERR_TIMER[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0D0002"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(4),
      I1 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_2__1\,
      I2 => MASK_RUDI_BUFERR_TIMER0,
      I3 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__1\,
      I4 => MASK_RUDI_BUFERR_TIMER(5),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_1__1\
    );
\MASK_RUDI_BUFERR_TIMER[5]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(2),
      I1 => MASK_RUDI_BUFERR_TIMER(0),
      I2 => MASK_RUDI_BUFERR_TIMER(1),
      I3 => MASK_RUDI_BUFERR_TIMER(3),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_2__1\
    );
\MASK_RUDI_BUFERR_TIMER[5]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(8),
      I1 => MASK_RUDI_BUFERR_TIMER(7),
      I2 => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_3__1\,
      I3 => MASK_RUDI_BUFERR_TIMER(6),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__1\
    );
\MASK_RUDI_BUFERR_TIMER[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45414141"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER0,
      I1 => MASK_RUDI_BUFERR_TIMER(6),
      I2 => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_3__1\,
      I3 => MASK_RUDI_BUFERR_TIMER(7),
      I4 => MASK_RUDI_BUFERR_TIMER(8),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[6]_i_1__1\
    );
\MASK_RUDI_BUFERR_TIMER[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55045104"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER0,
      I1 => MASK_RUDI_BUFERR_TIMER(6),
      I2 => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_3__1\,
      I3 => MASK_RUDI_BUFERR_TIMER(7),
      I4 => MASK_RUDI_BUFERR_TIMER(8),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[7]_i_1__1\
    );
\MASK_RUDI_BUFERR_TIMER[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER0,
      I1 => MASK_RUDI_BUFERR_TIMER(6),
      I2 => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_3__1\,
      I3 => MASK_RUDI_BUFERR_TIMER(7),
      I4 => MASK_RUDI_BUFERR_TIMER(8),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_1__1\
    );
\MASK_RUDI_BUFERR_TIMER[8]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(4),
      I1 => MASK_RUDI_BUFERR_TIMER(2),
      I2 => MASK_RUDI_BUFERR_TIMER(0),
      I3 => MASK_RUDI_BUFERR_TIMER(1),
      I4 => MASK_RUDI_BUFERR_TIMER(3),
      I5 => MASK_RUDI_BUFERR_TIMER(5),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_3__1\
    );
\MASK_RUDI_BUFERR_TIMER_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[0]_i_1__1\,
      Q => MASK_RUDI_BUFERR_TIMER(0),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[1]_i_1__1\,
      Q => MASK_RUDI_BUFERR_TIMER(1),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[2]_i_1__1\,
      Q => MASK_RUDI_BUFERR_TIMER(2),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[3]_i_1__1\,
      Q => MASK_RUDI_BUFERR_TIMER(3),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[4]_i_1__1\,
      Q => MASK_RUDI_BUFERR_TIMER(4),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_1__1\,
      Q => MASK_RUDI_BUFERR_TIMER(5),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[6]_i_1__1\,
      Q => MASK_RUDI_BUFERR_TIMER(6),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[7]_i_1__1\,
      Q => MASK_RUDI_BUFERR_TIMER(7),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[8]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_1__1\,
      Q => MASK_RUDI_BUFERR_TIMER(8),
      S => SRESET
    );
\MASK_RUDI_BUFERR_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005D5500000C00"
    )
    port map (
      I0 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__1\,
      I1 => I7,
      I2 => I8,
      I3 => data_out,
      I4 => SRESET,
      I5 => n_0_MASK_RUDI_BUFERR_reg,
      O => \n_0_MASK_RUDI_BUFERR_i_1__1\
    );
MASK_RUDI_BUFERR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_i_1__1\,
      Q => n_0_MASK_RUDI_BUFERR_reg,
      R => \<const0>\
    );
\MASK_RUDI_CLKCOR_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BF0000000F00"
    )
    port map (
      I0 => RX_RUDI_INVALID,
      I1 => RX_RUDI_INVALID_REG,
      I2 => \n_0_MASK_RUDI_CLKCOR_i_2__1\,
      I3 => RXSYNC_STATUS,
      I4 => SRESET,
      I5 => n_0_MASK_RUDI_CLKCOR_reg,
      O => \n_0_MASK_RUDI_CLKCOR_i_1__1\
    );
\MASK_RUDI_CLKCOR_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => I6(2),
      I1 => I6(1),
      I2 => I6(0),
      O => \n_0_MASK_RUDI_CLKCOR_i_2__1\
    );
MASK_RUDI_CLKCOR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_CLKCOR_i_1__1\,
      Q => n_0_MASK_RUDI_CLKCOR_reg,
      R => \<const0>\
    );
\MR_AN_COMPLETE_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222322222202220"
    )
    port map (
      I0 => \^mr_an_complete\,
      I1 => SRESET,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_STATE_reg[2]\,
      I4 => \n_0_STATE_reg[3]\,
      I5 => \n_0_STATE_reg[0]\,
      O => \n_0_MR_AN_COMPLETE_i_1__1\
    );
MR_AN_COMPLETE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_AN_COMPLETE_i_1__1\,
      Q => \^mr_an_complete\,
      R => \<const0>\
    );
\MR_AN_ENABLE_CHANGE_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => MR_AN_ENABLE_REG1,
      I1 => MR_AN_ENABLE_REG2,
      O => MR_AN_ENABLE_CHANGE0
    );
MR_AN_ENABLE_CHANGE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MR_AN_ENABLE_CHANGE0,
      Q => MR_AN_ENABLE_CHANGE,
      R => SRESET
    );
MR_AN_ENABLE_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => AN_ENABLE_INT,
      Q => MR_AN_ENABLE_REG1,
      R => SRESET
    );
MR_AN_ENABLE_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MR_AN_ENABLE_REG1,
      Q => MR_AN_ENABLE_REG2,
      R => SRESET
    );
\MR_LINK_STATUS_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA00"
    )
    port map (
      I0 => \^mr_link_status\,
      I1 => CLEAR_STATUS_REG2,
      I2 => CLEAR_STATUS_REG1,
      I3 => \^xmit_data_int\,
      I4 => SRESET,
      O => \n_0_MR_LINK_STATUS_i_1__1\
    );
MR_LINK_STATUS_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_LINK_STATUS_i_1__1\,
      Q => \^mr_link_status\,
      R => \<const0>\
    );
\MR_LP_ADV_ABILITY_INT[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => RX_CONFIG_REG(10),
      I1 => SRESET,
      I2 => SGMII_PHY_STATUS1_out,
      I3 => \^o8\,
      O => \n_0_MR_LP_ADV_ABILITY_INT[11]_i_1__1\
    );
\MR_LP_ADV_ABILITY_INT[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => RX_CONFIG_REG(11),
      I1 => SRESET,
      I2 => SGMII_PHY_STATUS1_out,
      I3 => \^o7\,
      O => \n_0_MR_LP_ADV_ABILITY_INT[12]_i_1__1\
    );
\MR_LP_ADV_ABILITY_INT[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => RX_CONFIG_REG(12),
      I1 => SRESET,
      I2 => SGMII_PHY_STATUS1_out,
      I3 => \^mr_lp_adv_ability\(0),
      O => \n_0_MR_LP_ADV_ABILITY_INT[13]_i_1__1\
    );
\MR_LP_ADV_ABILITY_INT[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => RX_CONFIG_REG(14),
      I1 => SRESET,
      I2 => SGMII_PHY_STATUS1_out,
      I3 => \^o6\,
      O => \n_0_MR_LP_ADV_ABILITY_INT[15]_i_1__1\
    );
\MR_LP_ADV_ABILITY_INT[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => RX_CONFIG_REG(15),
      I1 => SRESET,
      I2 => SGMII_PHY_STATUS1_out,
      I3 => \^mr_lp_adv_ability\(1),
      O => \n_0_MR_LP_ADV_ABILITY_INT[16]_i_1__1\
    );
\MR_LP_ADV_ABILITY_INT_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_LP_ADV_ABILITY_INT[11]_i_1__1\,
      Q => \^o8\,
      R => \<const0>\
    );
\MR_LP_ADV_ABILITY_INT_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_LP_ADV_ABILITY_INT[12]_i_1__1\,
      Q => \^o7\,
      R => \<const0>\
    );
\MR_LP_ADV_ABILITY_INT_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_LP_ADV_ABILITY_INT[13]_i_1__1\,
      Q => \^mr_lp_adv_ability\(0),
      R => \<const0>\
    );
\MR_LP_ADV_ABILITY_INT_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_LP_ADV_ABILITY_INT[15]_i_1__1\,
      Q => \^o6\,
      R => \<const0>\
    );
\MR_LP_ADV_ABILITY_INT_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_LP_ADV_ABILITY_INT[16]_i_1__1\,
      Q => \^mr_lp_adv_ability\(1),
      R => \<const0>\
    );
\MR_NP_RX_INT_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(9),
      Q => O9(9),
      R => SRESET
    );
\MR_NP_RX_INT_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(10),
      Q => O9(10),
      R => SRESET
    );
\MR_NP_RX_INT_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(11),
      Q => O9(11),
      R => SRESET
    );
\MR_NP_RX_INT_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(12),
      Q => O9(12),
      R => SRESET
    );
\MR_NP_RX_INT_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(13),
      Q => O9(13),
      R => SRESET
    );
\MR_NP_RX_INT_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(14),
      Q => O9(14),
      R => SRESET
    );
\MR_NP_RX_INT_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(15),
      Q => O9(15),
      R => SRESET
    );
\MR_NP_RX_INT_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(0),
      Q => O9(0),
      R => SRESET
    );
\MR_NP_RX_INT_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(1),
      Q => O9(1),
      R => SRESET
    );
\MR_NP_RX_INT_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(2),
      Q => O9(2),
      R => SRESET
    );
\MR_NP_RX_INT_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(3),
      Q => O9(3),
      R => SRESET
    );
\MR_NP_RX_INT_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(4),
      Q => O9(4),
      R => SRESET
    );
\MR_NP_RX_INT_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(5),
      Q => O9(5),
      R => SRESET
    );
\MR_NP_RX_INT_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(6),
      Q => O9(6),
      R => SRESET
    );
\MR_NP_RX_INT_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(7),
      Q => O9(7),
      R => SRESET
    );
\MR_NP_RX_INT_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(8),
      Q => O9(8),
      R => SRESET
    );
\MR_REMOTE_FAULT_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BBFB000000F0"
    )
    port map (
      I0 => CLEAR_STATUS_REG2,
      I1 => CLEAR_STATUS_REG1,
      I2 => GENERATE_REMOTE_FAULT,
      I3 => \^mr_lp_adv_ability\(1),
      I4 => SRESET,
      I5 => \^status_vector_ch2\(5),
      O => \n_0_MR_REMOTE_FAULT_i_1__1\
    );
MR_REMOTE_FAULT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_REMOTE_FAULT_i_1__1\,
      Q => \^status_vector_ch2\(5),
      R => \<const0>\
    );
\MR_RESTART_AN_INT_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010331000003300"
    )
    port map (
      I0 => \n_0_MR_RESTART_AN_INT_i_2__1\,
      I1 => SRESET,
      I2 => AN_ENABLE_INT,
      I3 => MR_RESTART_AN_SET_REG1,
      I4 => MR_RESTART_AN_SET_REG2,
      I5 => n_0_MR_RESTART_AN_INT_reg,
      O => \n_0_MR_RESTART_AN_INT_i_1__1\
    );
\MR_RESTART_AN_INT_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_STATE_reg[0]\,
      I1 => \n_0_STATE_reg[3]\,
      I2 => \n_0_STATE_reg[2]\,
      I3 => \n_0_STATE_reg[1]\,
      O => \n_0_MR_RESTART_AN_INT_i_2__1\
    );
MR_RESTART_AN_INT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_RESTART_AN_INT_i_1__1\,
      Q => n_0_MR_RESTART_AN_INT_reg,
      R => \<const0>\
    );
MR_RESTART_AN_SET_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RESTART_AN_REG,
      Q => MR_RESTART_AN_SET_REG1,
      R => SRESET
    );
MR_RESTART_AN_SET_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MR_RESTART_AN_SET_REG1,
      Q => MR_RESTART_AN_SET_REG2,
      R => SRESET
    );
\PREVIOUS_STATE_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE_reg[0]\,
      Q => PREVIOUS_STATE(0),
      R => SRESET
    );
\PREVIOUS_STATE_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE_reg[1]\,
      Q => PREVIOUS_STATE(1),
      R => SRESET
    );
\PREVIOUS_STATE_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE_reg[2]\,
      Q => PREVIOUS_STATE(2),
      R => SRESET
    );
\PREVIOUS_STATE_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE_reg[3]\,
      Q => PREVIOUS_STATE(3),
      R => SRESET
    );
\PULSE4096_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => TIMER4096_MSB_REG,
      I1 => \n_0_TIMER4096_reg[11]\,
      O => PULSE40960
    );
PULSE4096_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => PULSE40960,
      Q => PULSE4096,
      R => SRESET
    );
RECEIVED_IDLE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I3,
      Q => \^o2\,
      R => \<const0>\
    );
RUDI_INVALID_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_RUDI_INVALID_DELAY(1),
      Q => \^status_vector_ch2\(0),
      R => SRESET
    );
RX_CONFIG_REG_NULL_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I2,
      Q => \^o1\,
      R => \<const0>\
    );
\RX_CONFIG_REG_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(0),
      Q => \^q\(0),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(10),
      Q => \^q\(7),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(11),
      Q => \^q\(8),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(12),
      Q => \n_0_RX_CONFIG_REG_REG_reg[12]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(13),
      Q => \n_0_RX_CONFIG_REG_REG_reg[13]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(14),
      Q => p_0_in44_in,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(15),
      Q => p_0_in0_in,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(1),
      Q => \^q\(1),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(2),
      Q => \^q\(2),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(3),
      Q => \^q\(3),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(4),
      Q => \^q\(4),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(5),
      Q => \^q\(5),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(6),
      Q => \n_0_RX_CONFIG_REG_REG_reg[6]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(7),
      Q => \n_0_RX_CONFIG_REG_REG_reg[7]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(8),
      Q => \n_0_RX_CONFIG_REG_REG_reg[8]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(9),
      Q => \^q\(6),
      R => SR(0)
    );
\RX_CONFIG_SNAPSHOT[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000008"
    )
    port map (
      I0 => CO(0),
      I1 => \n_0_RX_CONFIG_SNAPSHOT[15]_i_3__1\,
      I2 => \n_0_RX_CONFIG_SNAPSHOT[15]_i_4__1\,
      I3 => \^o2\,
      I4 => RX_CONFIG_REG(15),
      I5 => p_0_in0_in,
      O => RX_CONFIG_SNAPSHOT
    );
\RX_CONFIG_SNAPSHOT[15]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => RX_CONFIG_VALID,
      I1 => ABILITY_MATCH,
      I2 => ABILITY_MATCH_2,
      I3 => n_0_MASK_RUDI_BUFERR_reg,
      I4 => RX_IDLE,
      O => \n_0_RX_CONFIG_SNAPSHOT[15]_i_3__1\
    );
\RX_CONFIG_SNAPSHOT[15]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \n_0_STATE_reg[3]\,
      I1 => \n_0_STATE_reg[0]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_STATE_reg[2]\,
      O => \n_0_RX_CONFIG_SNAPSHOT[15]_i_4__1\
    );
\RX_CONFIG_SNAPSHOT[15]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \n_0_RX_CONFIG_REG_REG_reg[13]\,
      I1 => RX_CONFIG_REG(13),
      I2 => \n_0_RX_CONFIG_REG_REG_reg[12]\,
      I3 => RX_CONFIG_REG(12),
      O => O4(0)
    );
\RX_CONFIG_SNAPSHOT[15]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_RX_CONFIG_REG_REG_reg[6]\,
      I1 => RX_CONFIG_REG(6),
      I2 => RX_CONFIG_REG(7),
      I3 => \n_0_RX_CONFIG_REG_REG_reg[7]\,
      I4 => RX_CONFIG_REG(8),
      I5 => \n_0_RX_CONFIG_REG_REG_reg[8]\,
      O => S(0)
    );
\RX_CONFIG_SNAPSHOT_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(0),
      Q => O10(0),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(10),
      Q => O10(7),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(11),
      Q => O10(8),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(12),
      Q => \n_0_RX_CONFIG_SNAPSHOT_reg[12]\,
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(13),
      Q => \n_0_RX_CONFIG_SNAPSHOT_reg[13]\,
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(15),
      Q => \n_0_RX_CONFIG_SNAPSHOT_reg[15]\,
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(1),
      Q => O10(1),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(2),
      Q => O10(2),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(3),
      Q => O10(3),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(4),
      Q => O10(4),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(5),
      Q => O10(5),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(6),
      Q => \n_0_RX_CONFIG_SNAPSHOT_reg[6]\,
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(7),
      Q => \n_0_RX_CONFIG_SNAPSHOT_reg[7]\,
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(8),
      Q => \n_0_RX_CONFIG_SNAPSHOT_reg[8]\,
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(9),
      Q => O10(6),
      R => SRESET
    );
RX_IDLE_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_IDLE,
      Q => RX_IDLE_REG1,
      R => SRESET
    );
RX_IDLE_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_IDLE_REG1,
      Q => RX_IDLE_REG2,
      R => SRESET
    );
\RX_RUDI_INVALID_DELAY[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => RX_RUDI_INVALID,
      I1 => n_0_MASK_RUDI_BUFERR_reg,
      I2 => n_0_MASK_RUDI_CLKCOR_reg,
      O => RX_RUDI_INVALID_DELAY0
    );
\RX_RUDI_INVALID_DELAY_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_RUDI_INVALID_DELAY0,
      Q => RX_RUDI_INVALID_DELAY(0),
      R => SRESET
    );
\RX_RUDI_INVALID_DELAY_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_RUDI_INVALID_DELAY(0),
      Q => RX_RUDI_INVALID_DELAY(1),
      R => SRESET
    );
RX_RUDI_INVALID_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I1,
      Q => RX_RUDI_INVALID_REG,
      R => \<const0>\
    );
\SGMII_PHY_STATUS_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => \^status_vector_ch2\(1),
      I1 => SGMII_PHY_STATUS1_out,
      I2 => RX_CONFIG_REG(15),
      I3 => SRESET,
      O => \n_0_SGMII_PHY_STATUS_i_1__1\
    );
SGMII_PHY_STATUS_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_SGMII_PHY_STATUS_i_1__1\,
      Q => \^status_vector_ch2\(1),
      R => \<const0>\
    );
\SGMII_SPEED[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => RX_CONFIG_REG(10),
      I1 => SGMII_PHY_STATUS1_out,
      I2 => \^status_vector_ch2\(3),
      O => \n_0_SGMII_SPEED[0]_i_1__1\
    );
\SGMII_SPEED[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => RX_CONFIG_REG(11),
      I1 => SGMII_PHY_STATUS1_out,
      I2 => \^status_vector_ch2\(4),
      O => \n_0_SGMII_SPEED[1]_i_1__1\
    );
\SGMII_SPEED[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => \n_0_START_LINK_TIMER_REG_i_3__1\,
      I1 => \n_0_TX_CONFIG_REG_INT[15]_i_2__1\,
      I2 => PREVIOUS_STATE(3),
      I3 => PREVIOUS_STATE(2),
      I4 => PREVIOUS_STATE(0),
      I5 => PREVIOUS_STATE(1),
      O => SGMII_PHY_STATUS1_out
    );
\SGMII_SPEED_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_SGMII_SPEED[0]_i_1__1\,
      Q => \^status_vector_ch2\(3),
      R => SRESET
    );
\SGMII_SPEED_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_SGMII_SPEED[1]_i_1__1\,
      Q => \^status_vector_ch2\(4),
      S => SRESET
    );
START_LINK_TIMER_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => START_LINK_TIMER_REG,
      Q => START_LINK_TIMER_REG2,
      R => SRESET
    );
\START_LINK_TIMER_REG_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAFFFFFFFF"
    )
    port map (
      I0 => \n_0_START_LINK_TIMER_REG_i_2__1\,
      I1 => LINK_TIMER_DONE,
      I2 => \n_0_TX_CONFIG_REG_INT[15]_i_2__1\,
      I3 => \n_0_START_LINK_TIMER_REG_i_3__1\,
      I4 => \n_0_START_LINK_TIMER_REG_i_4__1\,
      I5 => \n_0_STATE[3]_i_3__1\,
      O => START_LINK_TIMER
    );
\START_LINK_TIMER_REG_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300200000002"
    )
    port map (
      I0 => AN_ENABLE_INT,
      I1 => \n_0_STATE_reg[3]\,
      I2 => \n_0_STATE_reg[0]\,
      I3 => \n_0_STATE_reg[1]\,
      I4 => \n_0_STATE_reg[2]\,
      I5 => \n_0_START_LINK_TIMER_REG_i_5__1\,
      O => \n_0_START_LINK_TIMER_REG_i_2__1\
    );
\START_LINK_TIMER_REG_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_STATE_reg[2]\,
      I1 => \n_0_STATE_reg[1]\,
      O => \n_0_START_LINK_TIMER_REG_i_3__1\
    );
\START_LINK_TIMER_REG_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => ABILITY_MATCH,
      O => \n_0_START_LINK_TIMER_REG_i_4__1\
    );
\START_LINK_TIMER_REG_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => n_0_ACKNOWLEDGE_MATCH_3_reg,
      I1 => ABILITY_MATCH,
      I2 => CONSISTENCY_MATCH,
      I3 => \^o1\,
      O => \n_0_START_LINK_TIMER_REG_i_5__1\
    );
START_LINK_TIMER_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => START_LINK_TIMER,
      Q => START_LINK_TIMER_REG,
      R => SRESET
    );
\STATE[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA2"
    )
    port map (
      I0 => \n_0_STATE[3]_i_3__1\,
      I1 => \n_0_STATE[0]_i_2__1\,
      I2 => \n_0_STATE[0]_i_3__1\,
      I3 => \n_0_STATE[0]_i_4__1\,
      I4 => \n_0_STATE_reg[3]\,
      O => \n_0_STATE[0]_i_1__1\
    );
\STATE[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8F8FCFBFBF8FF"
    )
    port map (
      I0 => \n_0_START_LINK_TIMER_REG_i_4__1\,
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_STATE_reg[0]\,
      I4 => LINK_TIMER_DONE,
      I5 => AN_ENABLE_INT,
      O => \n_0_STATE[0]_i_2__1\
    );
\STATE[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044444664"
    )
    port map (
      I0 => ABILITY_MATCH,
      I1 => \n_0_STATE_reg[0]\,
      I2 => TOGGLE_RX,
      I3 => \^q\(8),
      I4 => \^o1\,
      I5 => \n_0_STATE[0]_i_5__1\,
      O => \n_0_STATE[0]_i_3__1\
    );
\STATE[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202002002220020"
    )
    port map (
      I0 => \n_0_STATE_reg[1]\,
      I1 => \n_0_STATE_reg[2]\,
      I2 => ABILITY_MATCH,
      I3 => \^o1\,
      I4 => \n_0_STATE_reg[0]\,
      I5 => n_0_ACKNOWLEDGE_MATCH_3_reg,
      O => \n_0_STATE[0]_i_4__1\
    );
\STATE[0]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_STATE_reg[1]\,
      I1 => \n_0_STATE_reg[2]\,
      O => \n_0_STATE[0]_i_5__1\
    );
\STATE[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_STATE[3]_i_3__1\,
      I1 => \n_0_STATE[1]_i_2__1\,
      O => \n_0_STATE[1]_i_1__1\
    );
\STATE[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEF"
    )
    port map (
      I0 => \n_0_STATE_reg[3]\,
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE[1]_i_3__1\,
      I3 => \n_0_STATE[1]_i_4__1\,
      I4 => \n_0_STATE[2]_i_4__1\,
      O => \n_0_STATE[1]_i_2__1\
    );
\STATE[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FFFF005700FF00"
    )
    port map (
      I0 => ABILITY_MATCH,
      I1 => n_0_ACKNOWLEDGE_MATCH_3_reg,
      I2 => \^o1\,
      I3 => \n_0_STATE_reg[1]\,
      I4 => \n_0_STATE_reg[0]\,
      I5 => LINK_TIMER_DONE,
      O => \n_0_STATE[1]_i_3__1\
    );
\STATE[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000000000000000"
    )
    port map (
      I0 => \^o1\,
      I1 => ABILITY_MATCH,
      I2 => \n_0_START_LINK_TIMER_REG_i_3__1\,
      I3 => IDLE_MATCH,
      I4 => LINK_TIMER_DONE,
      I5 => \n_0_STATE_reg[0]\,
      O => \n_0_STATE[1]_i_4__1\
    );
\STATE[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_STATE[3]_i_3__1\,
      I1 => \n_0_STATE[2]_i_2__1\,
      O => \n_0_STATE[2]_i_1__1\
    );
\STATE[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBBBABABABABAB"
    )
    port map (
      I0 => \n_0_STATE_reg[3]\,
      I1 => \n_0_STATE[2]_i_3__1\,
      I2 => \n_0_STATE[2]_i_4__1\,
      I3 => \^q\(8),
      I4 => TOGGLE_RX,
      I5 => ABILITY_MATCH,
      O => \n_0_STATE[2]_i_2__1\
    );
\STATE[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F70007000700070"
    )
    port map (
      I0 => \^o1\,
      I1 => ABILITY_MATCH,
      I2 => \n_0_STATE_reg[2]\,
      I3 => \n_0_STATE_reg[1]\,
      I4 => \n_0_STATE_reg[0]\,
      I5 => \n_0_START_LINK_TIMER_REG_i_5__1\,
      O => \n_0_STATE[2]_i_3__1\
    );
\STATE[2]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00880888"
    )
    port map (
      I0 => \n_0_STATE_reg[2]\,
      I1 => \n_0_STATE_reg[1]\,
      I2 => \n_0_STATE_reg[0]\,
      I3 => ABILITY_MATCH,
      I4 => \^o1\,
      O => \n_0_STATE[2]_i_4__1\
    );
\STATE[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => \n_0_STATE[3]_i_2__1\,
      I1 => \n_0_STATE[3]_i_3__1\,
      I2 => AN_SYNC_STATUS,
      I3 => AN_ENABLE_INT,
      O => \n_0_STATE[3]_i_1__1\
    );
\STATE[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000203"
    )
    port map (
      I0 => \n_0_STATE_reg[3]\,
      I1 => \n_0_STATE_reg[1]\,
      I2 => \n_0_STATE_reg[0]\,
      I3 => AN_ENABLE_INT,
      I4 => \n_0_STATE_reg[2]\,
      O => \n_0_STATE[3]_i_2__1\
    );
\STATE[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000D00"
    )
    port map (
      I0 => \^xmit_config_int\,
      I1 => \n_0_STATE[3]_i_4__1\,
      I2 => n_0_MR_RESTART_AN_INT_reg,
      I3 => AN_SYNC_STATUS,
      I4 => MR_AN_ENABLE_CHANGE,
      O => \n_0_STATE[3]_i_3__1\
    );
\STATE[3]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => n_0_MASK_RUDI_CLKCOR_reg,
      I1 => n_0_MASK_RUDI_BUFERR_reg,
      I2 => RX_RUDI_INVALID,
      O => \n_0_STATE[3]_i_4__1\
    );
\STATE_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE[0]_i_1__1\,
      Q => \n_0_STATE_reg[0]\,
      R => SRESET
    );
\STATE_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE[1]_i_1__1\,
      Q => \n_0_STATE_reg[1]\,
      R => SRESET
    );
\STATE_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE[2]_i_1__1\,
      Q => \n_0_STATE_reg[2]\,
      R => SRESET
    );
\STATE_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE[3]_i_1__1\,
      Q => \n_0_STATE_reg[3]\,
      R => SRESET
    );
\SYNC_STATUS_HELD_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF00AA"
    )
    port map (
      I0 => RXSYNC_STATUS,
      I1 => LINK_TIMER_SATURATED,
      I2 => PULSE4096,
      I3 => SRESET,
      I4 => SYNC_STATUS_HELD,
      O => \n_0_SYNC_STATUS_HELD_i_1__1\
    );
SYNC_STATUS_HELD_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_SYNC_STATUS_HELD_i_1__1\,
      Q => SYNC_STATUS_HELD,
      R => \<const0>\
    );
\TIMER4096[0]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[3]\,
      O => \n_0_TIMER4096[0]_i_2__1\
    );
\TIMER4096[0]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[2]\,
      O => \n_0_TIMER4096[0]_i_3__1\
    );
\TIMER4096[0]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[1]\,
      O => \n_0_TIMER4096[0]_i_4__1\
    );
\TIMER4096[0]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[0]\,
      O => \n_0_TIMER4096[0]_i_5__1\
    );
\TIMER4096[4]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[7]\,
      O => \n_0_TIMER4096[4]_i_2__1\
    );
\TIMER4096[4]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[6]\,
      O => \n_0_TIMER4096[4]_i_3__1\
    );
\TIMER4096[4]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[5]\,
      O => \n_0_TIMER4096[4]_i_4__1\
    );
\TIMER4096[4]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[4]\,
      O => \n_0_TIMER4096[4]_i_5__1\
    );
\TIMER4096[8]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[11]\,
      O => \n_0_TIMER4096[8]_i_2__1\
    );
\TIMER4096[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[10]\,
      O => \n_0_TIMER4096[8]_i_3__1\
    );
\TIMER4096[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[9]\,
      O => \n_0_TIMER4096[8]_i_4__1\
    );
\TIMER4096[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[8]\,
      O => \n_0_TIMER4096[8]_i_5__1\
    );
TIMER4096_MSB_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TIMER4096_reg[11]\,
      Q => TIMER4096_MSB_REG,
      R => SRESET
    );
\TIMER4096_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_7_TIMER4096_reg[0]_i_1__1\,
      Q => \n_0_TIMER4096_reg[0]\,
      R => SRESET
    );
\TIMER4096_reg[0]_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_TIMER4096_reg[0]_i_1__1\,
      CO(2) => \n_1_TIMER4096_reg[0]_i_1__1\,
      CO(1) => \n_2_TIMER4096_reg[0]_i_1__1\,
      CO(0) => \n_3_TIMER4096_reg[0]_i_1__1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_TIMER4096_reg[0]_i_1__1\,
      O(2) => \n_5_TIMER4096_reg[0]_i_1__1\,
      O(1) => \n_6_TIMER4096_reg[0]_i_1__1\,
      O(0) => \n_7_TIMER4096_reg[0]_i_1__1\,
      S(3) => \n_0_TIMER4096[0]_i_2__1\,
      S(2) => \n_0_TIMER4096[0]_i_3__1\,
      S(1) => \n_0_TIMER4096[0]_i_4__1\,
      S(0) => \n_0_TIMER4096[0]_i_5__1\
    );
\TIMER4096_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_5_TIMER4096_reg[8]_i_1__1\,
      Q => \n_0_TIMER4096_reg[10]\,
      R => SRESET
    );
\TIMER4096_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_4_TIMER4096_reg[8]_i_1__1\,
      Q => \n_0_TIMER4096_reg[11]\,
      R => SRESET
    );
\TIMER4096_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_6_TIMER4096_reg[0]_i_1__1\,
      Q => \n_0_TIMER4096_reg[1]\,
      R => SRESET
    );
\TIMER4096_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_5_TIMER4096_reg[0]_i_1__1\,
      Q => \n_0_TIMER4096_reg[2]\,
      R => SRESET
    );
\TIMER4096_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_4_TIMER4096_reg[0]_i_1__1\,
      Q => \n_0_TIMER4096_reg[3]\,
      R => SRESET
    );
\TIMER4096_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_7_TIMER4096_reg[4]_i_1__1\,
      Q => \n_0_TIMER4096_reg[4]\,
      R => SRESET
    );
\TIMER4096_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_TIMER4096_reg[0]_i_1__1\,
      CO(3) => \n_0_TIMER4096_reg[4]_i_1__1\,
      CO(2) => \n_1_TIMER4096_reg[4]_i_1__1\,
      CO(1) => \n_2_TIMER4096_reg[4]_i_1__1\,
      CO(0) => \n_3_TIMER4096_reg[4]_i_1__1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_TIMER4096_reg[4]_i_1__1\,
      O(2) => \n_5_TIMER4096_reg[4]_i_1__1\,
      O(1) => \n_6_TIMER4096_reg[4]_i_1__1\,
      O(0) => \n_7_TIMER4096_reg[4]_i_1__1\,
      S(3) => \n_0_TIMER4096[4]_i_2__1\,
      S(2) => \n_0_TIMER4096[4]_i_3__1\,
      S(1) => \n_0_TIMER4096[4]_i_4__1\,
      S(0) => \n_0_TIMER4096[4]_i_5__1\
    );
\TIMER4096_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_6_TIMER4096_reg[4]_i_1__1\,
      Q => \n_0_TIMER4096_reg[5]\,
      R => SRESET
    );
\TIMER4096_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_5_TIMER4096_reg[4]_i_1__1\,
      Q => \n_0_TIMER4096_reg[6]\,
      R => SRESET
    );
\TIMER4096_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_4_TIMER4096_reg[4]_i_1__1\,
      Q => \n_0_TIMER4096_reg[7]\,
      R => SRESET
    );
\TIMER4096_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_7_TIMER4096_reg[8]_i_1__1\,
      Q => \n_0_TIMER4096_reg[8]\,
      R => SRESET
    );
\TIMER4096_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_TIMER4096_reg[4]_i_1__1\,
      CO(3) => \NLW_TIMER4096_reg[8]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_TIMER4096_reg[8]_i_1__1\,
      CO(1) => \n_2_TIMER4096_reg[8]_i_1__1\,
      CO(0) => \n_3_TIMER4096_reg[8]_i_1__1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_TIMER4096_reg[8]_i_1__1\,
      O(2) => \n_5_TIMER4096_reg[8]_i_1__1\,
      O(1) => \n_6_TIMER4096_reg[8]_i_1__1\,
      O(0) => \n_7_TIMER4096_reg[8]_i_1__1\,
      S(3) => \n_0_TIMER4096[8]_i_2__1\,
      S(2) => \n_0_TIMER4096[8]_i_3__1\,
      S(1) => \n_0_TIMER4096[8]_i_4__1\,
      S(0) => \n_0_TIMER4096[8]_i_5__1\
    );
\TIMER4096_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_6_TIMER4096_reg[8]_i_1__1\,
      Q => \n_0_TIMER4096_reg[9]\,
      R => SRESET
    );
\TOGGLE_RX_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => TOGGLE_RX,
      I1 => SGMII_PHY_STATUS1_out,
      I2 => RX_CONFIG_REG(11),
      I3 => SRESET,
      O => \n_0_TOGGLE_RX_i_1__1\
    );
TOGGLE_RX_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TOGGLE_RX_i_1__1\,
      Q => TOGGLE_RX,
      R => \<const0>\
    );
\TOGGLE_TX_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000505AA2A"
    )
    port map (
      I0 => TOGGLE_TX,
      I1 => \n_0_TX_CONFIG_REG_INT[15]_i_2__1\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_STATE_reg[2]\,
      I4 => SGMII_PHY_STATUS1_out,
      I5 => SRESET,
      O => \n_0_TOGGLE_TX_i_1__1\
    );
TOGGLE_TX_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TOGGLE_TX_i_1__1\,
      Q => TOGGLE_TX,
      R => \<const0>\
    );
\TX_CONFIG_REG_INT[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8AA38AA"
    )
    port map (
      I0 => \^o5\(0),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__1\,
      I4 => I21,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[0]_i_1__1\
    );
\TX_CONFIG_REG_INT[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(10),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__1\,
      I4 => I11,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[10]_i_1__1\
    );
\TX_CONFIG_REG_INT[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(11),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__1\,
      I4 => TOGGLE_TX,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[11]_i_1__1\
    );
\TX_CONFIG_REG_INT[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(12),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__1\,
      I4 => I10,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[12]_i_1__1\
    );
\TX_CONFIG_REG_INT[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(13),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__1\,
      I4 => I9,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[13]_i_1__1\
    );
\TX_CONFIG_REG_INT[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABA8A88"
    )
    port map (
      I0 => \^o5\(14),
      I1 => \n_0_STATE_reg[3]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_STATE_reg[2]\,
      I4 => \n_0_STATE_reg[0]\,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[14]_i_1__1\
    );
\TX_CONFIG_REG_INT[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(15),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__1\,
      I4 => TX_CONFIG_REG_INT1,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[15]_i_1__1\
    );
\TX_CONFIG_REG_INT[15]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_STATE_reg[3]\,
      I1 => \n_0_STATE_reg[0]\,
      O => \n_0_TX_CONFIG_REG_INT[15]_i_2__1\
    );
\TX_CONFIG_REG_INT[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(1),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__1\,
      I4 => I20,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[1]_i_1__1\
    );
\TX_CONFIG_REG_INT[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(2),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__1\,
      I4 => I19,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[2]_i_1__1\
    );
\TX_CONFIG_REG_INT[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(3),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__1\,
      I4 => I18,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[3]_i_1__1\
    );
\TX_CONFIG_REG_INT[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(4),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__1\,
      I4 => I17,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[4]_i_1__1\
    );
\TX_CONFIG_REG_INT[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(5),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__1\,
      I4 => I16,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[5]_i_1__1\
    );
\TX_CONFIG_REG_INT[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(6),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__1\,
      I4 => I15,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[6]_i_1__1\
    );
\TX_CONFIG_REG_INT[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(7),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__1\,
      I4 => I14,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[7]_i_1__1\
    );
\TX_CONFIG_REG_INT[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(8),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__1\,
      I4 => I13,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[8]_i_1__1\
    );
\TX_CONFIG_REG_INT[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(9),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__1\,
      I4 => I12,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[9]_i_1__1\
    );
\TX_CONFIG_REG_INT_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[0]_i_1__1\,
      Q => \^o5\(0),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[10]_i_1__1\,
      Q => \^o5\(10),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[11]_i_1__1\,
      Q => \^o5\(11),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[12]_i_1__1\,
      Q => \^o5\(12),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[13]_i_1__1\,
      Q => \^o5\(13),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[14]_i_1__1\,
      Q => \^o5\(14),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[15]_i_1__1\,
      Q => \^o5\(15),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[1]_i_1__1\,
      Q => \^o5\(1),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[2]_i_1__1\,
      Q => \^o5\(2),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[3]_i_1__1\,
      Q => \^o5\(3),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[4]_i_1__1\,
      Q => \^o5\(4),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[5]_i_1__1\,
      Q => \^o5\(5),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[6]_i_1__1\,
      Q => \^o5\(6),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[7]_i_1__1\,
      Q => \^o5\(7),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[8]_i_1__1\,
      Q => \^o5\(8),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[9]_i_1__1\,
      Q => \^o5\(9),
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\XMIT_CONFIG_INT_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABAAAAAA"
    )
    port map (
      I0 => \n_0_XMIT_CONFIG_INT_i_2__5\,
      I1 => \n_0_STATE_reg[1]\,
      I2 => \n_0_STATE_reg[2]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__1\,
      I4 => AN_ENABLE_INT,
      I5 => SRESET,
      O => \n_0_XMIT_CONFIG_INT_i_1__1\
    );
\XMIT_CONFIG_INT_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA28AAAAAA288"
    )
    port map (
      I0 => \^xmit_config_int\,
      I1 => \n_0_STATE_reg[0]\,
      I2 => \n_0_STATE_reg[3]\,
      I3 => \n_0_STATE_reg[2]\,
      I4 => \n_0_STATE_reg[1]\,
      I5 => AN_ENABLE_INT,
      O => \n_0_XMIT_CONFIG_INT_i_2__5\
    );
XMIT_CONFIG_INT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_XMIT_CONFIG_INT_i_1__1\,
      Q => \^xmit_config_int\,
      R => \<const0>\
    );
\XMIT_DATA_INT_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0180"
    )
    port map (
      I0 => \n_0_STATE_reg[1]\,
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[0]\,
      I3 => \n_0_STATE_reg[3]\,
      O => XMIT_DATA_INT0
    );
XMIT_DATA_INT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => XMIT_DATA_INT0,
      Q => \^xmit_data_int\,
      R => SRESET
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiAUTO_NEG__parameterized0_37\ is
  port (
    status_vector_ch1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    XMIT_DATA_INT : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    XMIT_CONFIG_INT : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MR_LP_ADV_ABILITY : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    MR_AN_COMPLETE : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    MR_LINK_STATUS : out STD_LOGIC;
    SRESET : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    RESTART_AN_REG : in STD_LOGIC;
    AN_ENABLE_INT : in STD_LOGIC;
    CLEAR_STATUS_REG : in STD_LOGIC;
    RX_IDLE : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    RX_RUDI_INVALID : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RX_CONFIG_REG : in STD_LOGIC_VECTOR ( 15 downto 0 );
    link_timer_value_ch1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    data_out : in STD_LOGIC;
    RXSYNC_STATUS : in STD_LOGIC;
    RX_CONFIG_VALID : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_CONFIG_REG_INT1 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    MASK_RUDI_BUFERR_TIMER0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiAUTO_NEG__parameterized0_37\ : entity is "AUTO_NEG";
end \quadsgmiiAUTO_NEG__parameterized0_37\;

architecture STRUCTURE of \quadsgmiiAUTO_NEG__parameterized0_37\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal ABILITY_MATCH : STD_LOGIC;
  signal ABILITY_MATCH_2 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_2 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_3 : STD_LOGIC;
  signal AN_SYNC_STATUS : STD_LOGIC;
  signal CLEAR_STATUS_REG1 : STD_LOGIC;
  signal CLEAR_STATUS_REG2 : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB : STD_LOGIC;
  signal CONSISTENCY_MATCH : STD_LOGIC;
  signal CONSISTENCY_MATCH_COMB : STD_LOGIC;
  signal GENERATE_REMOTE_FAULT : STD_LOGIC;
  signal GENERATE_REMOTE_FAULT0 : STD_LOGIC;
  signal IDLE_INSERTED : STD_LOGIC;
  signal IDLE_INSERTED0 : STD_LOGIC;
  signal IDLE_INSERTED_REG1 : STD_LOGIC;
  signal IDLE_INSERTED_REG2 : STD_LOGIC;
  signal IDLE_INSERTED_REG3 : STD_LOGIC;
  signal IDLE_INSERTED_REG30 : STD_LOGIC;
  signal IDLE_INSERTED_REG4 : STD_LOGIC;
  signal IDLE_MATCH : STD_LOGIC;
  signal IDLE_MATCH_2 : STD_LOGIC;
  signal IDLE_REMOVED : STD_LOGIC;
  signal IDLE_REMOVED0 : STD_LOGIC;
  signal IDLE_REMOVED_REG1 : STD_LOGIC;
  signal IDLE_REMOVED_REG2 : STD_LOGIC;
  signal LINK_TIMER_DONE : STD_LOGIC;
  signal LINK_TIMER_SATURATED : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB : STD_LOGIC;
  signal \LINK_TIMER_reg__0__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal MASK_RUDI_BUFERR_TIMER : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^mr_an_complete\ : STD_LOGIC;
  signal MR_AN_ENABLE_CHANGE : STD_LOGIC;
  signal MR_AN_ENABLE_CHANGE0 : STD_LOGIC;
  signal MR_AN_ENABLE_REG1 : STD_LOGIC;
  signal MR_AN_ENABLE_REG2 : STD_LOGIC;
  signal \^mr_link_status\ : STD_LOGIC;
  signal \^mr_lp_adv_ability\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal MR_RESTART_AN_SET_REG1 : STD_LOGIC;
  signal MR_RESTART_AN_SET_REG2 : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal PREVIOUS_STATE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal PULSE4096 : STD_LOGIC;
  signal PULSE40960 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal RX_CONFIG_SNAPSHOT : STD_LOGIC;
  signal RX_IDLE_REG1 : STD_LOGIC;
  signal RX_IDLE_REG2 : STD_LOGIC;
  signal RX_RUDI_INVALID_DELAY : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RX_RUDI_INVALID_DELAY0 : STD_LOGIC;
  signal RX_RUDI_INVALID_REG : STD_LOGIC;
  signal SGMII_PHY_STATUS1_out : STD_LOGIC;
  signal START_LINK_TIMER : STD_LOGIC;
  signal START_LINK_TIMER_REG : STD_LOGIC;
  signal START_LINK_TIMER_REG2 : STD_LOGIC;
  signal SYNC_STATUS_HELD : STD_LOGIC;
  signal TIMER4096_MSB_REG : STD_LOGIC;
  signal TOGGLE_RX : STD_LOGIC;
  signal TOGGLE_TX : STD_LOGIC;
  signal \^xmit_config_int\ : STD_LOGIC;
  signal \^xmit_data_int\ : STD_LOGIC;
  signal XMIT_DATA_INT0 : STD_LOGIC;
  signal \n_0_ABILITY_MATCH_2_i_1__0\ : STD_LOGIC;
  signal \n_0_ABILITY_MATCH_i_1__0\ : STD_LOGIC;
  signal \n_0_ACKNOWLEDGE_MATCH_2_i_1__0\ : STD_LOGIC;
  signal \n_0_ACKNOWLEDGE_MATCH_3_i_1__0\ : STD_LOGIC;
  signal n_0_ACKNOWLEDGE_MATCH_3_reg : STD_LOGIC;
  signal \n_0_AN_SYNC_STATUS_i_1__0\ : STD_LOGIC;
  signal \n_0_BASEX_REMOTE_FAULT[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_GENERATE_REMOTE_FAULT_i_2__0\ : STD_LOGIC;
  signal \n_0_IDLE_MATCH_2_i_1__0\ : STD_LOGIC;
  signal \n_0_IDLE_MATCH_i_1__0\ : STD_LOGIC;
  signal \n_0_LINK_TIMER[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_LINK_TIMER[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_LINK_TIMER_DONE_i_1__0\ : STD_LOGIC;
  signal \n_0_LINK_TIMER_DONE_i_2__0\ : STD_LOGIC;
  signal \n_0_LINK_TIMER_DONE_i_3__0\ : STD_LOGIC;
  signal \n_0_LINK_TIMER_SATURATED_i_2__0\ : STD_LOGIC;
  signal \n_0_LINK_TIMER_SATURATED_i_3__0\ : STD_LOGIC;
  signal \n_0_LINK_TIMER_SATURATED_i_4__0\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__0\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_i_1__0\ : STD_LOGIC;
  signal n_0_MASK_RUDI_BUFERR_reg : STD_LOGIC;
  signal \n_0_MASK_RUDI_CLKCOR_i_1__0\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_CLKCOR_i_2__0\ : STD_LOGIC;
  signal n_0_MASK_RUDI_CLKCOR_reg : STD_LOGIC;
  signal \n_0_MR_AN_COMPLETE_i_1__0\ : STD_LOGIC;
  signal \n_0_MR_LINK_STATUS_i_1__0\ : STD_LOGIC;
  signal \n_0_MR_LP_ADV_ABILITY_INT[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_MR_LP_ADV_ABILITY_INT[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_MR_LP_ADV_ABILITY_INT[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_MR_LP_ADV_ABILITY_INT[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_MR_LP_ADV_ABILITY_INT[16]_i_1__0\ : STD_LOGIC;
  signal \n_0_MR_REMOTE_FAULT_i_1__0\ : STD_LOGIC;
  signal \n_0_MR_RESTART_AN_INT_i_1__0\ : STD_LOGIC;
  signal \n_0_MR_RESTART_AN_INT_i_2__0\ : STD_LOGIC;
  signal n_0_MR_RESTART_AN_INT_reg : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_REG_reg[12]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_REG_reg[13]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_REG_reg[6]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_REG_reg[7]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_REG_reg[8]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT[15]_i_3__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT[15]_i_4__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[12]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[13]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[15]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[6]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[7]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[8]\ : STD_LOGIC;
  signal \n_0_SGMII_PHY_STATUS_i_1__0\ : STD_LOGIC;
  signal \n_0_SGMII_SPEED[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_SGMII_SPEED[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_START_LINK_TIMER_REG_i_2__0\ : STD_LOGIC;
  signal \n_0_START_LINK_TIMER_REG_i_3__0\ : STD_LOGIC;
  signal \n_0_START_LINK_TIMER_REG_i_4__0\ : STD_LOGIC;
  signal \n_0_START_LINK_TIMER_REG_i_5__0\ : STD_LOGIC;
  signal \n_0_STATE[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_STATE[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_STATE[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_STATE[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_STATE[0]_i_5__0\ : STD_LOGIC;
  signal \n_0_STATE[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_STATE[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_STATE[1]_i_3__0\ : STD_LOGIC;
  signal \n_0_STATE[1]_i_4__0\ : STD_LOGIC;
  signal \n_0_STATE[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_STATE[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_STATE[2]_i_3__0\ : STD_LOGIC;
  signal \n_0_STATE[2]_i_4__0\ : STD_LOGIC;
  signal \n_0_STATE[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_STATE[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_STATE[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_STATE[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_STATE_reg[0]\ : STD_LOGIC;
  signal \n_0_STATE_reg[1]\ : STD_LOGIC;
  signal \n_0_STATE_reg[2]\ : STD_LOGIC;
  signal \n_0_STATE_reg[3]\ : STD_LOGIC;
  signal \n_0_SYNC_STATUS_HELD_i_1__0\ : STD_LOGIC;
  signal \n_0_TIMER4096[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_TIMER4096[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_TIMER4096[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_TIMER4096[0]_i_5__0\ : STD_LOGIC;
  signal \n_0_TIMER4096[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_TIMER4096[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_TIMER4096[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_TIMER4096[4]_i_5__0\ : STD_LOGIC;
  signal \n_0_TIMER4096[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_TIMER4096[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_TIMER4096[8]_i_4__0\ : STD_LOGIC;
  signal \n_0_TIMER4096[8]_i_5__0\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[0]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[10]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[11]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[1]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[2]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[3]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[4]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[5]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[6]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[7]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[8]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[9]\ : STD_LOGIC;
  signal \n_0_TOGGLE_RX_i_1__0\ : STD_LOGIC;
  signal \n_0_TOGGLE_TX_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[15]_i_2__0\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_XMIT_CONFIG_INT_i_1__0\ : STD_LOGIC;
  signal \n_0_XMIT_CONFIG_INT_i_2__4\ : STD_LOGIC;
  signal \n_1_TIMER4096_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_1_TIMER4096_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_1_TIMER4096_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_2_LINK_TIMER_SATURATED_reg_i_1__0\ : STD_LOGIC;
  signal \n_2_TIMER4096_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_2_TIMER4096_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_2_TIMER4096_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_3_LINK_TIMER_SATURATED_reg_i_1__0\ : STD_LOGIC;
  signal \n_3_TIMER4096_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_3_TIMER4096_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_3_TIMER4096_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_4_TIMER4096_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_4_TIMER4096_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_4_TIMER4096_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_5_TIMER4096_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_5_TIMER4096_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_5_TIMER4096_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_6_TIMER4096_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_6_TIMER4096_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_6_TIMER4096_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_7_TIMER4096_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_7_TIMER4096_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_7_TIMER4096_reg[8]_i_1__0\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in44_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^status_vector_ch1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_LINK_TIMER_SATURATED_reg_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LINK_TIMER_SATURATED_reg_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TIMER4096_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ABILITY_MATCH_i_2__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \GENERATE_REMOTE_FAULT_i_2__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \IDLE_INSERTED_REG3_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \IDLE_INSERTED_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \IDLE_MATCH_2_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \IDLE_REMOVED_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \LINK_TIMER[1]_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \LINK_TIMER[2]_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \LINK_TIMER[3]_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \LINK_TIMER[4]_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \LINK_TIMER[7]_i_1__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \LINK_TIMER[8]_i_2__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \LINK_TIMER_DONE_i_2__0\ : label is "soft_lutpair259";
  attribute counter : integer;
  attribute counter of \LINK_TIMER_reg[0]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[1]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[2]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[3]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[4]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[5]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[6]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[7]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[8]\ : label is 35;
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[5]_i_3__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[6]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[7]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[8]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \MR_LP_ADV_ABILITY_INT[12]_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \MR_LP_ADV_ABILITY_INT[16]_i_1__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \MR_RESTART_AN_INT_i_2__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \RX_CONFIG_SNAPSHOT[15]_i_4__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \RX_RUDI_INVALID_DELAY[0]_i_1__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \SGMII_PHY_STATUS_i_1__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \START_LINK_TIMER_REG_i_3__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \START_LINK_TIMER_REG_i_4__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \START_LINK_TIMER_REG_i_5__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \STATE[1]_i_1__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \STATE[2]_i_4__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \STATE[3]_i_1__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \STATE[3]_i_2__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \STATE[3]_i_4__0\ : label is "soft_lutpair261";
  attribute counter of \TIMER4096_reg[0]\ : label is 34;
  attribute counter of \TIMER4096_reg[10]\ : label is 34;
  attribute counter of \TIMER4096_reg[11]\ : label is 34;
  attribute counter of \TIMER4096_reg[1]\ : label is 34;
  attribute counter of \TIMER4096_reg[2]\ : label is 34;
  attribute counter of \TIMER4096_reg[3]\ : label is 34;
  attribute counter of \TIMER4096_reg[4]\ : label is 34;
  attribute counter of \TIMER4096_reg[5]\ : label is 34;
  attribute counter of \TIMER4096_reg[6]\ : label is 34;
  attribute counter of \TIMER4096_reg[7]\ : label is 34;
  attribute counter of \TIMER4096_reg[8]\ : label is 34;
  attribute counter of \TIMER4096_reg[9]\ : label is 34;
  attribute SOFT_HLUTNM of \TOGGLE_RX_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \TX_CONFIG_REG_INT[15]_i_2__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \XMIT_DATA_INT_i_1__1\ : label is "soft_lutpair257";
begin
  MR_AN_COMPLETE <= \^mr_an_complete\;
  MR_LINK_STATUS <= \^mr_link_status\;
  MR_LP_ADV_ABILITY(1 downto 0) <= \^mr_lp_adv_ability\(1 downto 0);
  O1 <= \^o1\;
  O2 <= \^o2\;
  O5(15 downto 0) <= \^o5\(15 downto 0);
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  Q(8 downto 0) <= \^q\(8 downto 0);
  XMIT_CONFIG_INT <= \^xmit_config_int\;
  XMIT_DATA_INT <= \^xmit_data_int\;
  status_vector_ch1(5 downto 0) <= \^status_vector_ch1\(5 downto 0);
\ABILITY_MATCH_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
    port map (
      I0 => ABILITY_MATCH_2,
      I1 => RX_CONFIG_VALID,
      I2 => CONFIG_REG_MATCH_COMB,
      I3 => RX_IDLE,
      I4 => n_0_MASK_RUDI_BUFERR_reg,
      I5 => SRESET,
      O => \n_0_ABILITY_MATCH_2_i_1__0\
    );
\ABILITY_MATCH_2_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
    port map (
      I0 => CO(0),
      I1 => \^o2\,
      I2 => RX_CONFIG_REG(15),
      I3 => p_0_in0_in,
      O => CONFIG_REG_MATCH_COMB
    );
ABILITY_MATCH_2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_ABILITY_MATCH_2_i_1__0\,
      Q => ABILITY_MATCH_2,
      R => \<const0>\
    );
\ABILITY_MATCH_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008F80"
    )
    port map (
      I0 => CONFIG_REG_MATCH_COMB,
      I1 => ABILITY_MATCH_2,
      I2 => RX_CONFIG_VALID,
      I3 => ABILITY_MATCH,
      I4 => ACKNOWLEDGE_MATCH_3,
      O => \n_0_ABILITY_MATCH_i_1__0\
    );
\ABILITY_MATCH_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => SRESET,
      I1 => n_0_MASK_RUDI_BUFERR_reg,
      I2 => RX_IDLE,
      O => ACKNOWLEDGE_MATCH_3
    );
ABILITY_MATCH_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_ABILITY_MATCH_i_1__0\,
      Q => ABILITY_MATCH,
      R => \<const0>\
    );
\ACKNOWLEDGE_MATCH_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E222"
    )
    port map (
      I0 => ACKNOWLEDGE_MATCH_2,
      I1 => RX_CONFIG_VALID,
      I2 => p_0_in44_in,
      I3 => RX_CONFIG_REG(14),
      I4 => ACKNOWLEDGE_MATCH_3,
      O => \n_0_ACKNOWLEDGE_MATCH_2_i_1__0\
    );
ACKNOWLEDGE_MATCH_2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_ACKNOWLEDGE_MATCH_2_i_1__0\,
      Q => ACKNOWLEDGE_MATCH_2,
      R => \<const0>\
    );
\ACKNOWLEDGE_MATCH_3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
    port map (
      I0 => n_0_ACKNOWLEDGE_MATCH_3_reg,
      I1 => RX_CONFIG_VALID,
      I2 => RX_CONFIG_REG(14),
      I3 => p_0_in44_in,
      I4 => ACKNOWLEDGE_MATCH_2,
      I5 => ACKNOWLEDGE_MATCH_3,
      O => \n_0_ACKNOWLEDGE_MATCH_3_i_1__0\
    );
ACKNOWLEDGE_MATCH_3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_ACKNOWLEDGE_MATCH_3_i_1__0\,
      Q => n_0_ACKNOWLEDGE_MATCH_3_reg,
      R => \<const0>\
    );
\AN_SYNC_STATUS_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
    port map (
      I0 => SYNC_STATUS_HELD,
      I1 => PULSE4096,
      I2 => LINK_TIMER_SATURATED,
      I3 => RXSYNC_STATUS,
      I4 => AN_SYNC_STATUS,
      O => \n_0_AN_SYNC_STATUS_i_1__0\
    );
AN_SYNC_STATUS_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_SYNC_STATUS_i_1__0\,
      Q => AN_SYNC_STATUS,
      R => SRESET
    );
\BASEX_REMOTE_FAULT[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"030A"
    )
    port map (
      I0 => \^status_vector_ch1\(2),
      I1 => RX_CONFIG_REG(15),
      I2 => SRESET,
      I3 => SGMII_PHY_STATUS1_out,
      O => \n_0_BASEX_REMOTE_FAULT[1]_i_1__0\
    );
\BASEX_REMOTE_FAULT_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_BASEX_REMOTE_FAULT[1]_i_1__0\,
      Q => \^status_vector_ch1\(2),
      R => \<const0>\
    );
CLEAR_STATUS_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => CLEAR_STATUS_REG,
      Q => CLEAR_STATUS_REG1,
      R => SRESET
    );
CLEAR_STATUS_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => CLEAR_STATUS_REG1,
      Q => CLEAR_STATUS_REG2,
      R => SRESET
    );
\CONSISTENCY_MATCH_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      I0 => O3(0),
      I1 => \n_0_RX_CONFIG_SNAPSHOT_reg[15]\,
      I2 => RX_CONFIG_REG(15),
      O => CONSISTENCY_MATCH_COMB
    );
\CONSISTENCY_MATCH_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \n_0_RX_CONFIG_SNAPSHOT_reg[13]\,
      I1 => RX_CONFIG_REG(13),
      I2 => \n_0_RX_CONFIG_SNAPSHOT_reg[12]\,
      I3 => RX_CONFIG_REG(12),
      O => I5(0)
    );
\CONSISTENCY_MATCH_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_RX_CONFIG_SNAPSHOT_reg[6]\,
      I1 => RX_CONFIG_REG(6),
      I2 => RX_CONFIG_REG(7),
      I3 => \n_0_RX_CONFIG_SNAPSHOT_reg[7]\,
      I4 => RX_CONFIG_REG(8),
      I5 => \n_0_RX_CONFIG_SNAPSHOT_reg[8]\,
      O => I4(0)
    );
CONSISTENCY_MATCH_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => CONSISTENCY_MATCH_COMB,
      Q => CONSISTENCY_MATCH,
      R => SRESET
    );
\GENERATE_REMOTE_FAULT_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
    port map (
      I0 => \n_0_STATE[3]_i_2__0\,
      I1 => \n_0_STATE[3]_i_3__0\,
      I2 => \n_0_STATE[2]_i_2__0\,
      I3 => \n_0_START_LINK_TIMER_REG_i_3__0\,
      I4 => \n_0_GENERATE_REMOTE_FAULT_i_2__0\,
      I5 => \n_0_STATE[1]_i_2__0\,
      O => GENERATE_REMOTE_FAULT0
    );
\GENERATE_REMOTE_FAULT_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_STATE_reg[0]\,
      I1 => \n_0_STATE_reg[3]\,
      O => \n_0_GENERATE_REMOTE_FAULT_i_2__0\
    );
GENERATE_REMOTE_FAULT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => GENERATE_REMOTE_FAULT0,
      Q => GENERATE_REMOTE_FAULT,
      R => SRESET
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
IDLE_INSERTED_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_INSERTED,
      Q => IDLE_INSERTED_REG1,
      R => SRESET
    );
IDLE_INSERTED_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_INSERTED_REG1,
      Q => IDLE_INSERTED_REG2,
      R => SRESET
    );
\IDLE_INSERTED_REG3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE_REG2,
      O => IDLE_INSERTED_REG30
    );
IDLE_INSERTED_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_INSERTED_REG30,
      Q => IDLE_INSERTED_REG3,
      R => SRESET
    );
IDLE_INSERTED_REG4_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_INSERTED_REG3,
      Q => IDLE_INSERTED_REG4,
      R => SRESET
    );
\IDLE_INSERTED_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^xmit_config_int\,
      I1 => I6(0),
      I2 => I6(2),
      I3 => I6(1),
      O => IDLE_INSERTED0
    );
IDLE_INSERTED_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_INSERTED0,
      Q => IDLE_INSERTED,
      R => SRESET
    );
\IDLE_MATCH_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE,
      I2 => IDLE_INSERTED_REG4,
      I3 => RX_IDLE_REG2,
      I4 => IDLE_MATCH_2,
      O => \n_0_IDLE_MATCH_2_i_1__0\
    );
IDLE_MATCH_2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_IDLE_MATCH_2_i_1__0\,
      Q => IDLE_MATCH_2,
      R => SRESET
    );
\IDLE_MATCH_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440FFFF44400000"
    )
    port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE,
      I2 => IDLE_REMOVED_REG2,
      I3 => IDLE_MATCH_2,
      I4 => RX_IDLE_REG2,
      I5 => IDLE_MATCH,
      O => \n_0_IDLE_MATCH_i_1__0\
    );
IDLE_MATCH_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_IDLE_MATCH_i_1__0\,
      Q => IDLE_MATCH,
      R => SRESET
    );
IDLE_REMOVED_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_REMOVED,
      Q => IDLE_REMOVED_REG1,
      R => SRESET
    );
IDLE_REMOVED_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_REMOVED_REG1,
      Q => IDLE_REMOVED_REG2,
      R => SRESET
    );
\IDLE_REMOVED_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => I6(2),
      I1 => I6(1),
      I2 => \^xmit_config_int\,
      I3 => I6(0),
      O => IDLE_REMOVED0
    );
IDLE_REMOVED_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_REMOVED0,
      Q => IDLE_REMOVED,
      R => SRESET
    );
\LINK_TIMER[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \LINK_TIMER_reg__0__0\(0),
      O => plusOp(0)
    );
\LINK_TIMER[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \LINK_TIMER_reg__0__0\(0),
      I1 => \LINK_TIMER_reg__0__0\(1),
      O => plusOp(1)
    );
\LINK_TIMER[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \LINK_TIMER_reg__0__0\(2),
      I1 => \LINK_TIMER_reg__0__0\(1),
      I2 => \LINK_TIMER_reg__0__0\(0),
      O => plusOp(2)
    );
\LINK_TIMER[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \LINK_TIMER_reg__0__0\(3),
      I1 => \LINK_TIMER_reg__0__0\(2),
      I2 => \LINK_TIMER_reg__0__0\(0),
      I3 => \LINK_TIMER_reg__0__0\(1),
      O => plusOp(3)
    );
\LINK_TIMER[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \LINK_TIMER_reg__0__0\(4),
      I1 => \LINK_TIMER_reg__0__0\(3),
      I2 => \LINK_TIMER_reg__0__0\(1),
      I3 => \LINK_TIMER_reg__0__0\(0),
      I4 => \LINK_TIMER_reg__0__0\(2),
      O => plusOp(4)
    );
\LINK_TIMER[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \LINK_TIMER_reg__0__0\(5),
      I1 => \LINK_TIMER_reg__0__0\(2),
      I2 => \LINK_TIMER_reg__0__0\(0),
      I3 => \LINK_TIMER_reg__0__0\(1),
      I4 => \LINK_TIMER_reg__0__0\(3),
      I5 => \LINK_TIMER_reg__0__0\(4),
      O => plusOp(5)
    );
\LINK_TIMER[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \LINK_TIMER_reg__0__0\(6),
      I1 => \n_0_LINK_TIMER[8]_i_3__0\,
      O => plusOp(6)
    );
\LINK_TIMER[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \LINK_TIMER_reg__0__0\(7),
      I1 => \n_0_LINK_TIMER[8]_i_3__0\,
      I2 => \LINK_TIMER_reg__0__0\(6),
      O => plusOp(7)
    );
\LINK_TIMER[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => START_LINK_TIMER_REG,
      I1 => LINK_TIMER_SATURATED,
      I2 => PULSE4096,
      I3 => SRESET,
      O => \n_0_LINK_TIMER[8]_i_1__0\
    );
\LINK_TIMER[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \LINK_TIMER_reg__0__0\(8),
      I1 => \LINK_TIMER_reg__0__0\(6),
      I2 => \n_0_LINK_TIMER[8]_i_3__0\,
      I3 => \LINK_TIMER_reg__0__0\(7),
      O => plusOp(8)
    );
\LINK_TIMER[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \LINK_TIMER_reg__0__0\(5),
      I1 => \LINK_TIMER_reg__0__0\(2),
      I2 => \LINK_TIMER_reg__0__0\(0),
      I3 => \LINK_TIMER_reg__0__0\(1),
      I4 => \LINK_TIMER_reg__0__0\(3),
      I5 => \LINK_TIMER_reg__0__0\(4),
      O => \n_0_LINK_TIMER[8]_i_3__0\
    );
\LINK_TIMER_DONE_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0302000200000000"
    )
    port map (
      I0 => LINK_TIMER_SATURATED,
      I1 => \n_0_LINK_TIMER_DONE_i_2__0\,
      I2 => \n_0_START_LINK_TIMER_REG_i_2__0\,
      I3 => LINK_TIMER_DONE,
      I4 => \n_0_LINK_TIMER_DONE_i_3__0\,
      I5 => \n_0_STATE[3]_i_3__0\,
      O => \n_0_LINK_TIMER_DONE_i_1__0\
    );
\LINK_TIMER_DONE_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => START_LINK_TIMER_REG,
      I1 => START_LINK_TIMER_REG2,
      I2 => SRESET,
      O => \n_0_LINK_TIMER_DONE_i_2__0\
    );
\LINK_TIMER_DONE_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF8F"
    )
    port map (
      I0 => ABILITY_MATCH,
      I1 => \^o1\,
      I2 => \n_0_STATE_reg[2]\,
      I3 => \n_0_STATE_reg[1]\,
      I4 => \n_0_STATE_reg[3]\,
      I5 => \n_0_STATE_reg[0]\,
      O => \n_0_LINK_TIMER_DONE_i_3__0\
    );
LINK_TIMER_DONE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_LINK_TIMER_DONE_i_1__0\,
      Q => LINK_TIMER_DONE,
      R => \<const0>\
    );
\LINK_TIMER_SATURATED_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \LINK_TIMER_reg__0__0\(6),
      I1 => link_timer_value_ch1(6),
      I2 => \LINK_TIMER_reg__0__0\(7),
      I3 => link_timer_value_ch1(7),
      I4 => link_timer_value_ch1(8),
      I5 => \LINK_TIMER_reg__0__0\(8),
      O => \n_0_LINK_TIMER_SATURATED_i_2__0\
    );
\LINK_TIMER_SATURATED_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => link_timer_value_ch1(3),
      I1 => \LINK_TIMER_reg__0__0\(3),
      I2 => \LINK_TIMER_reg__0__0\(4),
      I3 => link_timer_value_ch1(4),
      I4 => \LINK_TIMER_reg__0__0\(5),
      I5 => link_timer_value_ch1(5),
      O => \n_0_LINK_TIMER_SATURATED_i_3__0\
    );
\LINK_TIMER_SATURATED_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => link_timer_value_ch1(2),
      I1 => \LINK_TIMER_reg__0__0\(2),
      I2 => \LINK_TIMER_reg__0__0\(0),
      I3 => link_timer_value_ch1(0),
      I4 => \LINK_TIMER_reg__0__0\(1),
      I5 => link_timer_value_ch1(1),
      O => \n_0_LINK_TIMER_SATURATED_i_4__0\
    );
LINK_TIMER_SATURATED_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => LINK_TIMER_SATURATED_COMB,
      Q => LINK_TIMER_SATURATED,
      R => SRESET
    );
\LINK_TIMER_SATURATED_reg_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \NLW_LINK_TIMER_SATURATED_reg_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => LINK_TIMER_SATURATED_COMB,
      CO(1) => \n_2_LINK_TIMER_SATURATED_reg_i_1__0\,
      CO(0) => \n_3_LINK_TIMER_SATURATED_reg_i_1__0\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_LINK_TIMER_SATURATED_reg_i_1__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \n_0_LINK_TIMER_SATURATED_i_2__0\,
      S(1) => \n_0_LINK_TIMER_SATURATED_i_3__0\,
      S(0) => \n_0_LINK_TIMER_SATURATED_i_4__0\
    );
\LINK_TIMER_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(0),
      Q => \LINK_TIMER_reg__0__0\(0),
      R => \n_0_LINK_TIMER[8]_i_1__0\
    );
\LINK_TIMER_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(1),
      Q => \LINK_TIMER_reg__0__0\(1),
      R => \n_0_LINK_TIMER[8]_i_1__0\
    );
\LINK_TIMER_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(2),
      Q => \LINK_TIMER_reg__0__0\(2),
      R => \n_0_LINK_TIMER[8]_i_1__0\
    );
\LINK_TIMER_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(3),
      Q => \LINK_TIMER_reg__0__0\(3),
      R => \n_0_LINK_TIMER[8]_i_1__0\
    );
\LINK_TIMER_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(4),
      Q => \LINK_TIMER_reg__0__0\(4),
      R => \n_0_LINK_TIMER[8]_i_1__0\
    );
\LINK_TIMER_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(5),
      Q => \LINK_TIMER_reg__0__0\(5),
      R => \n_0_LINK_TIMER[8]_i_1__0\
    );
\LINK_TIMER_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(6),
      Q => \LINK_TIMER_reg__0__0\(6),
      R => \n_0_LINK_TIMER[8]_i_1__0\
    );
\LINK_TIMER_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(7),
      Q => \LINK_TIMER_reg__0__0\(7),
      R => \n_0_LINK_TIMER[8]_i_1__0\
    );
\LINK_TIMER_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(8),
      Q => \LINK_TIMER_reg__0__0\(8),
      R => \n_0_LINK_TIMER[8]_i_1__0\
    );
\MASK_RUDI_BUFERR_TIMER[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF0000DF"
    )
    port map (
      I0 => data_out,
      I1 => I8,
      I2 => I7,
      I3 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__0\,
      I4 => MASK_RUDI_BUFERR_TIMER(0),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[0]_i_1__0\
    );
\MASK_RUDI_BUFERR_TIMER[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FF51550000A2AA"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(0),
      I1 => data_out,
      I2 => I8,
      I3 => I7,
      I4 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__0\,
      I5 => MASK_RUDI_BUFERR_TIMER(1),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[1]_i_1__0\
    );
\MASK_RUDI_BUFERR_TIMER[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F070008"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(1),
      I1 => MASK_RUDI_BUFERR_TIMER(0),
      I2 => MASK_RUDI_BUFERR_TIMER0,
      I3 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__0\,
      I4 => MASK_RUDI_BUFERR_TIMER(2),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[2]_i_1__0\
    );
\MASK_RUDI_BUFERR_TIMER[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF007F00000080"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(2),
      I1 => MASK_RUDI_BUFERR_TIMER(0),
      I2 => MASK_RUDI_BUFERR_TIMER(1),
      I3 => MASK_RUDI_BUFERR_TIMER0,
      I4 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__0\,
      I5 => MASK_RUDI_BUFERR_TIMER(3),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[3]_i_1__0\
    );
\MASK_RUDI_BUFERR_TIMER[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFA2AA00005155"
    )
    port map (
      I0 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_2__0\,
      I1 => data_out,
      I2 => I8,
      I3 => I7,
      I4 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__0\,
      I5 => MASK_RUDI_BUFERR_TIMER(4),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[4]_i_1__0\
    );
\MASK_RUDI_BUFERR_TIMER[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0D0002"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(4),
      I1 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_2__0\,
      I2 => MASK_RUDI_BUFERR_TIMER0,
      I3 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__0\,
      I4 => MASK_RUDI_BUFERR_TIMER(5),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_1__0\
    );
\MASK_RUDI_BUFERR_TIMER[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(2),
      I1 => MASK_RUDI_BUFERR_TIMER(0),
      I2 => MASK_RUDI_BUFERR_TIMER(1),
      I3 => MASK_RUDI_BUFERR_TIMER(3),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_2__0\
    );
\MASK_RUDI_BUFERR_TIMER[5]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(8),
      I1 => MASK_RUDI_BUFERR_TIMER(7),
      I2 => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_3__0\,
      I3 => MASK_RUDI_BUFERR_TIMER(6),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__0\
    );
\MASK_RUDI_BUFERR_TIMER[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45414141"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER0,
      I1 => MASK_RUDI_BUFERR_TIMER(6),
      I2 => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_3__0\,
      I3 => MASK_RUDI_BUFERR_TIMER(7),
      I4 => MASK_RUDI_BUFERR_TIMER(8),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[6]_i_1__0\
    );
\MASK_RUDI_BUFERR_TIMER[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55045104"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER0,
      I1 => MASK_RUDI_BUFERR_TIMER(6),
      I2 => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_3__0\,
      I3 => MASK_RUDI_BUFERR_TIMER(7),
      I4 => MASK_RUDI_BUFERR_TIMER(8),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[7]_i_1__0\
    );
\MASK_RUDI_BUFERR_TIMER[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER0,
      I1 => MASK_RUDI_BUFERR_TIMER(6),
      I2 => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_3__0\,
      I3 => MASK_RUDI_BUFERR_TIMER(7),
      I4 => MASK_RUDI_BUFERR_TIMER(8),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_1__0\
    );
\MASK_RUDI_BUFERR_TIMER[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(4),
      I1 => MASK_RUDI_BUFERR_TIMER(2),
      I2 => MASK_RUDI_BUFERR_TIMER(0),
      I3 => MASK_RUDI_BUFERR_TIMER(1),
      I4 => MASK_RUDI_BUFERR_TIMER(3),
      I5 => MASK_RUDI_BUFERR_TIMER(5),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_3__0\
    );
\MASK_RUDI_BUFERR_TIMER_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[0]_i_1__0\,
      Q => MASK_RUDI_BUFERR_TIMER(0),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[1]_i_1__0\,
      Q => MASK_RUDI_BUFERR_TIMER(1),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[2]_i_1__0\,
      Q => MASK_RUDI_BUFERR_TIMER(2),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[3]_i_1__0\,
      Q => MASK_RUDI_BUFERR_TIMER(3),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[4]_i_1__0\,
      Q => MASK_RUDI_BUFERR_TIMER(4),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_1__0\,
      Q => MASK_RUDI_BUFERR_TIMER(5),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[6]_i_1__0\,
      Q => MASK_RUDI_BUFERR_TIMER(6),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[7]_i_1__0\,
      Q => MASK_RUDI_BUFERR_TIMER(7),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[8]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_1__0\,
      Q => MASK_RUDI_BUFERR_TIMER(8),
      S => SRESET
    );
\MASK_RUDI_BUFERR_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005D5500000C00"
    )
    port map (
      I0 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3__0\,
      I1 => I7,
      I2 => I8,
      I3 => data_out,
      I4 => SRESET,
      I5 => n_0_MASK_RUDI_BUFERR_reg,
      O => \n_0_MASK_RUDI_BUFERR_i_1__0\
    );
MASK_RUDI_BUFERR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_i_1__0\,
      Q => n_0_MASK_RUDI_BUFERR_reg,
      R => \<const0>\
    );
\MASK_RUDI_CLKCOR_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BF0000000F00"
    )
    port map (
      I0 => RX_RUDI_INVALID,
      I1 => RX_RUDI_INVALID_REG,
      I2 => \n_0_MASK_RUDI_CLKCOR_i_2__0\,
      I3 => RXSYNC_STATUS,
      I4 => SRESET,
      I5 => n_0_MASK_RUDI_CLKCOR_reg,
      O => \n_0_MASK_RUDI_CLKCOR_i_1__0\
    );
\MASK_RUDI_CLKCOR_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => I6(2),
      I1 => I6(1),
      I2 => I6(0),
      O => \n_0_MASK_RUDI_CLKCOR_i_2__0\
    );
MASK_RUDI_CLKCOR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_CLKCOR_i_1__0\,
      Q => n_0_MASK_RUDI_CLKCOR_reg,
      R => \<const0>\
    );
\MR_AN_COMPLETE_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222322222202220"
    )
    port map (
      I0 => \^mr_an_complete\,
      I1 => SRESET,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_STATE_reg[2]\,
      I4 => \n_0_STATE_reg[3]\,
      I5 => \n_0_STATE_reg[0]\,
      O => \n_0_MR_AN_COMPLETE_i_1__0\
    );
MR_AN_COMPLETE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_AN_COMPLETE_i_1__0\,
      Q => \^mr_an_complete\,
      R => \<const0>\
    );
\MR_AN_ENABLE_CHANGE_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => MR_AN_ENABLE_REG1,
      I1 => MR_AN_ENABLE_REG2,
      O => MR_AN_ENABLE_CHANGE0
    );
MR_AN_ENABLE_CHANGE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MR_AN_ENABLE_CHANGE0,
      Q => MR_AN_ENABLE_CHANGE,
      R => SRESET
    );
MR_AN_ENABLE_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => AN_ENABLE_INT,
      Q => MR_AN_ENABLE_REG1,
      R => SRESET
    );
MR_AN_ENABLE_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MR_AN_ENABLE_REG1,
      Q => MR_AN_ENABLE_REG2,
      R => SRESET
    );
\MR_LINK_STATUS_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA00"
    )
    port map (
      I0 => \^mr_link_status\,
      I1 => CLEAR_STATUS_REG2,
      I2 => CLEAR_STATUS_REG1,
      I3 => \^xmit_data_int\,
      I4 => SRESET,
      O => \n_0_MR_LINK_STATUS_i_1__0\
    );
MR_LINK_STATUS_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_LINK_STATUS_i_1__0\,
      Q => \^mr_link_status\,
      R => \<const0>\
    );
\MR_LP_ADV_ABILITY_INT[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => RX_CONFIG_REG(10),
      I1 => SRESET,
      I2 => SGMII_PHY_STATUS1_out,
      I3 => \^o8\,
      O => \n_0_MR_LP_ADV_ABILITY_INT[11]_i_1__0\
    );
\MR_LP_ADV_ABILITY_INT[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => RX_CONFIG_REG(11),
      I1 => SRESET,
      I2 => SGMII_PHY_STATUS1_out,
      I3 => \^o7\,
      O => \n_0_MR_LP_ADV_ABILITY_INT[12]_i_1__0\
    );
\MR_LP_ADV_ABILITY_INT[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => RX_CONFIG_REG(12),
      I1 => SRESET,
      I2 => SGMII_PHY_STATUS1_out,
      I3 => \^mr_lp_adv_ability\(0),
      O => \n_0_MR_LP_ADV_ABILITY_INT[13]_i_1__0\
    );
\MR_LP_ADV_ABILITY_INT[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => RX_CONFIG_REG(14),
      I1 => SRESET,
      I2 => SGMII_PHY_STATUS1_out,
      I3 => \^o6\,
      O => \n_0_MR_LP_ADV_ABILITY_INT[15]_i_1__0\
    );
\MR_LP_ADV_ABILITY_INT[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => RX_CONFIG_REG(15),
      I1 => SRESET,
      I2 => SGMII_PHY_STATUS1_out,
      I3 => \^mr_lp_adv_ability\(1),
      O => \n_0_MR_LP_ADV_ABILITY_INT[16]_i_1__0\
    );
\MR_LP_ADV_ABILITY_INT_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_LP_ADV_ABILITY_INT[11]_i_1__0\,
      Q => \^o8\,
      R => \<const0>\
    );
\MR_LP_ADV_ABILITY_INT_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_LP_ADV_ABILITY_INT[12]_i_1__0\,
      Q => \^o7\,
      R => \<const0>\
    );
\MR_LP_ADV_ABILITY_INT_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_LP_ADV_ABILITY_INT[13]_i_1__0\,
      Q => \^mr_lp_adv_ability\(0),
      R => \<const0>\
    );
\MR_LP_ADV_ABILITY_INT_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_LP_ADV_ABILITY_INT[15]_i_1__0\,
      Q => \^o6\,
      R => \<const0>\
    );
\MR_LP_ADV_ABILITY_INT_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_LP_ADV_ABILITY_INT[16]_i_1__0\,
      Q => \^mr_lp_adv_ability\(1),
      R => \<const0>\
    );
\MR_NP_RX_INT_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(9),
      Q => O9(9),
      R => SRESET
    );
\MR_NP_RX_INT_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(10),
      Q => O9(10),
      R => SRESET
    );
\MR_NP_RX_INT_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(11),
      Q => O9(11),
      R => SRESET
    );
\MR_NP_RX_INT_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(12),
      Q => O9(12),
      R => SRESET
    );
\MR_NP_RX_INT_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(13),
      Q => O9(13),
      R => SRESET
    );
\MR_NP_RX_INT_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(14),
      Q => O9(14),
      R => SRESET
    );
\MR_NP_RX_INT_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(15),
      Q => O9(15),
      R => SRESET
    );
\MR_NP_RX_INT_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(0),
      Q => O9(0),
      R => SRESET
    );
\MR_NP_RX_INT_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(1),
      Q => O9(1),
      R => SRESET
    );
\MR_NP_RX_INT_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(2),
      Q => O9(2),
      R => SRESET
    );
\MR_NP_RX_INT_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(3),
      Q => O9(3),
      R => SRESET
    );
\MR_NP_RX_INT_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(4),
      Q => O9(4),
      R => SRESET
    );
\MR_NP_RX_INT_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(5),
      Q => O9(5),
      R => SRESET
    );
\MR_NP_RX_INT_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(6),
      Q => O9(6),
      R => SRESET
    );
\MR_NP_RX_INT_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(7),
      Q => O9(7),
      R => SRESET
    );
\MR_NP_RX_INT_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(8),
      Q => O9(8),
      R => SRESET
    );
\MR_REMOTE_FAULT_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BBFB000000F0"
    )
    port map (
      I0 => CLEAR_STATUS_REG2,
      I1 => CLEAR_STATUS_REG1,
      I2 => GENERATE_REMOTE_FAULT,
      I3 => \^mr_lp_adv_ability\(1),
      I4 => SRESET,
      I5 => \^status_vector_ch1\(5),
      O => \n_0_MR_REMOTE_FAULT_i_1__0\
    );
MR_REMOTE_FAULT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_REMOTE_FAULT_i_1__0\,
      Q => \^status_vector_ch1\(5),
      R => \<const0>\
    );
\MR_RESTART_AN_INT_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010331000003300"
    )
    port map (
      I0 => \n_0_MR_RESTART_AN_INT_i_2__0\,
      I1 => SRESET,
      I2 => AN_ENABLE_INT,
      I3 => MR_RESTART_AN_SET_REG1,
      I4 => MR_RESTART_AN_SET_REG2,
      I5 => n_0_MR_RESTART_AN_INT_reg,
      O => \n_0_MR_RESTART_AN_INT_i_1__0\
    );
\MR_RESTART_AN_INT_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_STATE_reg[0]\,
      I1 => \n_0_STATE_reg[3]\,
      I2 => \n_0_STATE_reg[2]\,
      I3 => \n_0_STATE_reg[1]\,
      O => \n_0_MR_RESTART_AN_INT_i_2__0\
    );
MR_RESTART_AN_INT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_RESTART_AN_INT_i_1__0\,
      Q => n_0_MR_RESTART_AN_INT_reg,
      R => \<const0>\
    );
MR_RESTART_AN_SET_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RESTART_AN_REG,
      Q => MR_RESTART_AN_SET_REG1,
      R => SRESET
    );
MR_RESTART_AN_SET_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MR_RESTART_AN_SET_REG1,
      Q => MR_RESTART_AN_SET_REG2,
      R => SRESET
    );
\PREVIOUS_STATE_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE_reg[0]\,
      Q => PREVIOUS_STATE(0),
      R => SRESET
    );
\PREVIOUS_STATE_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE_reg[1]\,
      Q => PREVIOUS_STATE(1),
      R => SRESET
    );
\PREVIOUS_STATE_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE_reg[2]\,
      Q => PREVIOUS_STATE(2),
      R => SRESET
    );
\PREVIOUS_STATE_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE_reg[3]\,
      Q => PREVIOUS_STATE(3),
      R => SRESET
    );
\PULSE4096_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => TIMER4096_MSB_REG,
      I1 => \n_0_TIMER4096_reg[11]\,
      O => PULSE40960
    );
PULSE4096_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => PULSE40960,
      Q => PULSE4096,
      R => SRESET
    );
RECEIVED_IDLE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I3,
      Q => \^o2\,
      R => \<const0>\
    );
RUDI_INVALID_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_RUDI_INVALID_DELAY(1),
      Q => \^status_vector_ch1\(0),
      R => SRESET
    );
RX_CONFIG_REG_NULL_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I2,
      Q => \^o1\,
      R => \<const0>\
    );
\RX_CONFIG_REG_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(0),
      Q => \^q\(0),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(10),
      Q => \^q\(7),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(11),
      Q => \^q\(8),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(12),
      Q => \n_0_RX_CONFIG_REG_REG_reg[12]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(13),
      Q => \n_0_RX_CONFIG_REG_REG_reg[13]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(14),
      Q => p_0_in44_in,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(15),
      Q => p_0_in0_in,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(1),
      Q => \^q\(1),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(2),
      Q => \^q\(2),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(3),
      Q => \^q\(3),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(4),
      Q => \^q\(4),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(5),
      Q => \^q\(5),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(6),
      Q => \n_0_RX_CONFIG_REG_REG_reg[6]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(7),
      Q => \n_0_RX_CONFIG_REG_REG_reg[7]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(8),
      Q => \n_0_RX_CONFIG_REG_REG_reg[8]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(9),
      Q => \^q\(6),
      R => SR(0)
    );
\RX_CONFIG_SNAPSHOT[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000008"
    )
    port map (
      I0 => CO(0),
      I1 => \n_0_RX_CONFIG_SNAPSHOT[15]_i_3__0\,
      I2 => \n_0_RX_CONFIG_SNAPSHOT[15]_i_4__0\,
      I3 => \^o2\,
      I4 => RX_CONFIG_REG(15),
      I5 => p_0_in0_in,
      O => RX_CONFIG_SNAPSHOT
    );
\RX_CONFIG_SNAPSHOT[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => RX_CONFIG_VALID,
      I1 => ABILITY_MATCH,
      I2 => ABILITY_MATCH_2,
      I3 => n_0_MASK_RUDI_BUFERR_reg,
      I4 => RX_IDLE,
      O => \n_0_RX_CONFIG_SNAPSHOT[15]_i_3__0\
    );
\RX_CONFIG_SNAPSHOT[15]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \n_0_STATE_reg[3]\,
      I1 => \n_0_STATE_reg[0]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_STATE_reg[2]\,
      O => \n_0_RX_CONFIG_SNAPSHOT[15]_i_4__0\
    );
\RX_CONFIG_SNAPSHOT[15]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \n_0_RX_CONFIG_REG_REG_reg[13]\,
      I1 => RX_CONFIG_REG(13),
      I2 => \n_0_RX_CONFIG_REG_REG_reg[12]\,
      I3 => RX_CONFIG_REG(12),
      O => O4(0)
    );
\RX_CONFIG_SNAPSHOT[15]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_RX_CONFIG_REG_REG_reg[6]\,
      I1 => RX_CONFIG_REG(6),
      I2 => RX_CONFIG_REG(7),
      I3 => \n_0_RX_CONFIG_REG_REG_reg[7]\,
      I4 => RX_CONFIG_REG(8),
      I5 => \n_0_RX_CONFIG_REG_REG_reg[8]\,
      O => S(0)
    );
\RX_CONFIG_SNAPSHOT_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(0),
      Q => O10(0),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(10),
      Q => O10(7),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(11),
      Q => O10(8),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(12),
      Q => \n_0_RX_CONFIG_SNAPSHOT_reg[12]\,
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(13),
      Q => \n_0_RX_CONFIG_SNAPSHOT_reg[13]\,
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(15),
      Q => \n_0_RX_CONFIG_SNAPSHOT_reg[15]\,
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(1),
      Q => O10(1),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(2),
      Q => O10(2),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(3),
      Q => O10(3),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(4),
      Q => O10(4),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(5),
      Q => O10(5),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(6),
      Q => \n_0_RX_CONFIG_SNAPSHOT_reg[6]\,
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(7),
      Q => \n_0_RX_CONFIG_SNAPSHOT_reg[7]\,
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(8),
      Q => \n_0_RX_CONFIG_SNAPSHOT_reg[8]\,
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(9),
      Q => O10(6),
      R => SRESET
    );
RX_IDLE_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_IDLE,
      Q => RX_IDLE_REG1,
      R => SRESET
    );
RX_IDLE_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_IDLE_REG1,
      Q => RX_IDLE_REG2,
      R => SRESET
    );
\RX_RUDI_INVALID_DELAY[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => RX_RUDI_INVALID,
      I1 => n_0_MASK_RUDI_BUFERR_reg,
      I2 => n_0_MASK_RUDI_CLKCOR_reg,
      O => RX_RUDI_INVALID_DELAY0
    );
\RX_RUDI_INVALID_DELAY_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_RUDI_INVALID_DELAY0,
      Q => RX_RUDI_INVALID_DELAY(0),
      R => SRESET
    );
\RX_RUDI_INVALID_DELAY_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_RUDI_INVALID_DELAY(0),
      Q => RX_RUDI_INVALID_DELAY(1),
      R => SRESET
    );
RX_RUDI_INVALID_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I1,
      Q => RX_RUDI_INVALID_REG,
      R => \<const0>\
    );
\SGMII_PHY_STATUS_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => \^status_vector_ch1\(1),
      I1 => SGMII_PHY_STATUS1_out,
      I2 => RX_CONFIG_REG(15),
      I3 => SRESET,
      O => \n_0_SGMII_PHY_STATUS_i_1__0\
    );
SGMII_PHY_STATUS_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_SGMII_PHY_STATUS_i_1__0\,
      Q => \^status_vector_ch1\(1),
      R => \<const0>\
    );
\SGMII_SPEED[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => RX_CONFIG_REG(10),
      I1 => SGMII_PHY_STATUS1_out,
      I2 => \^status_vector_ch1\(3),
      O => \n_0_SGMII_SPEED[0]_i_1__0\
    );
\SGMII_SPEED[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => RX_CONFIG_REG(11),
      I1 => SGMII_PHY_STATUS1_out,
      I2 => \^status_vector_ch1\(4),
      O => \n_0_SGMII_SPEED[1]_i_1__0\
    );
\SGMII_SPEED[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => \n_0_START_LINK_TIMER_REG_i_3__0\,
      I1 => \n_0_TX_CONFIG_REG_INT[15]_i_2__0\,
      I2 => PREVIOUS_STATE(3),
      I3 => PREVIOUS_STATE(2),
      I4 => PREVIOUS_STATE(0),
      I5 => PREVIOUS_STATE(1),
      O => SGMII_PHY_STATUS1_out
    );
\SGMII_SPEED_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_SGMII_SPEED[0]_i_1__0\,
      Q => \^status_vector_ch1\(3),
      R => SRESET
    );
\SGMII_SPEED_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_SGMII_SPEED[1]_i_1__0\,
      Q => \^status_vector_ch1\(4),
      S => SRESET
    );
START_LINK_TIMER_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => START_LINK_TIMER_REG,
      Q => START_LINK_TIMER_REG2,
      R => SRESET
    );
\START_LINK_TIMER_REG_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAFFFFFFFF"
    )
    port map (
      I0 => \n_0_START_LINK_TIMER_REG_i_2__0\,
      I1 => LINK_TIMER_DONE,
      I2 => \n_0_TX_CONFIG_REG_INT[15]_i_2__0\,
      I3 => \n_0_START_LINK_TIMER_REG_i_3__0\,
      I4 => \n_0_START_LINK_TIMER_REG_i_4__0\,
      I5 => \n_0_STATE[3]_i_3__0\,
      O => START_LINK_TIMER
    );
\START_LINK_TIMER_REG_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300200000002"
    )
    port map (
      I0 => AN_ENABLE_INT,
      I1 => \n_0_STATE_reg[3]\,
      I2 => \n_0_STATE_reg[0]\,
      I3 => \n_0_STATE_reg[1]\,
      I4 => \n_0_STATE_reg[2]\,
      I5 => \n_0_START_LINK_TIMER_REG_i_5__0\,
      O => \n_0_START_LINK_TIMER_REG_i_2__0\
    );
\START_LINK_TIMER_REG_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_STATE_reg[2]\,
      I1 => \n_0_STATE_reg[1]\,
      O => \n_0_START_LINK_TIMER_REG_i_3__0\
    );
\START_LINK_TIMER_REG_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => ABILITY_MATCH,
      O => \n_0_START_LINK_TIMER_REG_i_4__0\
    );
\START_LINK_TIMER_REG_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => n_0_ACKNOWLEDGE_MATCH_3_reg,
      I1 => ABILITY_MATCH,
      I2 => CONSISTENCY_MATCH,
      I3 => \^o1\,
      O => \n_0_START_LINK_TIMER_REG_i_5__0\
    );
START_LINK_TIMER_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => START_LINK_TIMER,
      Q => START_LINK_TIMER_REG,
      R => SRESET
    );
\STATE[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA2"
    )
    port map (
      I0 => \n_0_STATE[3]_i_3__0\,
      I1 => \n_0_STATE[0]_i_2__0\,
      I2 => \n_0_STATE[0]_i_3__0\,
      I3 => \n_0_STATE[0]_i_4__0\,
      I4 => \n_0_STATE_reg[3]\,
      O => \n_0_STATE[0]_i_1__0\
    );
\STATE[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8F8FCFBFBF8FF"
    )
    port map (
      I0 => \n_0_START_LINK_TIMER_REG_i_4__0\,
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_STATE_reg[0]\,
      I4 => LINK_TIMER_DONE,
      I5 => AN_ENABLE_INT,
      O => \n_0_STATE[0]_i_2__0\
    );
\STATE[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044444664"
    )
    port map (
      I0 => ABILITY_MATCH,
      I1 => \n_0_STATE_reg[0]\,
      I2 => TOGGLE_RX,
      I3 => \^q\(8),
      I4 => \^o1\,
      I5 => \n_0_STATE[0]_i_5__0\,
      O => \n_0_STATE[0]_i_3__0\
    );
\STATE[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202002002220020"
    )
    port map (
      I0 => \n_0_STATE_reg[1]\,
      I1 => \n_0_STATE_reg[2]\,
      I2 => ABILITY_MATCH,
      I3 => \^o1\,
      I4 => \n_0_STATE_reg[0]\,
      I5 => n_0_ACKNOWLEDGE_MATCH_3_reg,
      O => \n_0_STATE[0]_i_4__0\
    );
\STATE[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_STATE_reg[1]\,
      I1 => \n_0_STATE_reg[2]\,
      O => \n_0_STATE[0]_i_5__0\
    );
\STATE[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_STATE[3]_i_3__0\,
      I1 => \n_0_STATE[1]_i_2__0\,
      O => \n_0_STATE[1]_i_1__0\
    );
\STATE[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEF"
    )
    port map (
      I0 => \n_0_STATE_reg[3]\,
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE[1]_i_3__0\,
      I3 => \n_0_STATE[1]_i_4__0\,
      I4 => \n_0_STATE[2]_i_4__0\,
      O => \n_0_STATE[1]_i_2__0\
    );
\STATE[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FFFF005700FF00"
    )
    port map (
      I0 => ABILITY_MATCH,
      I1 => n_0_ACKNOWLEDGE_MATCH_3_reg,
      I2 => \^o1\,
      I3 => \n_0_STATE_reg[1]\,
      I4 => \n_0_STATE_reg[0]\,
      I5 => LINK_TIMER_DONE,
      O => \n_0_STATE[1]_i_3__0\
    );
\STATE[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000000000000000"
    )
    port map (
      I0 => \^o1\,
      I1 => ABILITY_MATCH,
      I2 => \n_0_START_LINK_TIMER_REG_i_3__0\,
      I3 => IDLE_MATCH,
      I4 => LINK_TIMER_DONE,
      I5 => \n_0_STATE_reg[0]\,
      O => \n_0_STATE[1]_i_4__0\
    );
\STATE[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_STATE[3]_i_3__0\,
      I1 => \n_0_STATE[2]_i_2__0\,
      O => \n_0_STATE[2]_i_1__0\
    );
\STATE[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBBBABABABABAB"
    )
    port map (
      I0 => \n_0_STATE_reg[3]\,
      I1 => \n_0_STATE[2]_i_3__0\,
      I2 => \n_0_STATE[2]_i_4__0\,
      I3 => \^q\(8),
      I4 => TOGGLE_RX,
      I5 => ABILITY_MATCH,
      O => \n_0_STATE[2]_i_2__0\
    );
\STATE[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F70007000700070"
    )
    port map (
      I0 => \^o1\,
      I1 => ABILITY_MATCH,
      I2 => \n_0_STATE_reg[2]\,
      I3 => \n_0_STATE_reg[1]\,
      I4 => \n_0_STATE_reg[0]\,
      I5 => \n_0_START_LINK_TIMER_REG_i_5__0\,
      O => \n_0_STATE[2]_i_3__0\
    );
\STATE[2]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00880888"
    )
    port map (
      I0 => \n_0_STATE_reg[2]\,
      I1 => \n_0_STATE_reg[1]\,
      I2 => \n_0_STATE_reg[0]\,
      I3 => ABILITY_MATCH,
      I4 => \^o1\,
      O => \n_0_STATE[2]_i_4__0\
    );
\STATE[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => \n_0_STATE[3]_i_2__0\,
      I1 => \n_0_STATE[3]_i_3__0\,
      I2 => AN_SYNC_STATUS,
      I3 => AN_ENABLE_INT,
      O => \n_0_STATE[3]_i_1__0\
    );
\STATE[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000203"
    )
    port map (
      I0 => \n_0_STATE_reg[3]\,
      I1 => \n_0_STATE_reg[1]\,
      I2 => \n_0_STATE_reg[0]\,
      I3 => AN_ENABLE_INT,
      I4 => \n_0_STATE_reg[2]\,
      O => \n_0_STATE[3]_i_2__0\
    );
\STATE[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000D00"
    )
    port map (
      I0 => \^xmit_config_int\,
      I1 => \n_0_STATE[3]_i_4__0\,
      I2 => n_0_MR_RESTART_AN_INT_reg,
      I3 => AN_SYNC_STATUS,
      I4 => MR_AN_ENABLE_CHANGE,
      O => \n_0_STATE[3]_i_3__0\
    );
\STATE[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => n_0_MASK_RUDI_CLKCOR_reg,
      I1 => n_0_MASK_RUDI_BUFERR_reg,
      I2 => RX_RUDI_INVALID,
      O => \n_0_STATE[3]_i_4__0\
    );
\STATE_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE[0]_i_1__0\,
      Q => \n_0_STATE_reg[0]\,
      R => SRESET
    );
\STATE_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE[1]_i_1__0\,
      Q => \n_0_STATE_reg[1]\,
      R => SRESET
    );
\STATE_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE[2]_i_1__0\,
      Q => \n_0_STATE_reg[2]\,
      R => SRESET
    );
\STATE_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE[3]_i_1__0\,
      Q => \n_0_STATE_reg[3]\,
      R => SRESET
    );
\SYNC_STATUS_HELD_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF00AA"
    )
    port map (
      I0 => RXSYNC_STATUS,
      I1 => LINK_TIMER_SATURATED,
      I2 => PULSE4096,
      I3 => SRESET,
      I4 => SYNC_STATUS_HELD,
      O => \n_0_SYNC_STATUS_HELD_i_1__0\
    );
SYNC_STATUS_HELD_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_SYNC_STATUS_HELD_i_1__0\,
      Q => SYNC_STATUS_HELD,
      R => \<const0>\
    );
\TIMER4096[0]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[3]\,
      O => \n_0_TIMER4096[0]_i_2__0\
    );
\TIMER4096[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[2]\,
      O => \n_0_TIMER4096[0]_i_3__0\
    );
\TIMER4096[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[1]\,
      O => \n_0_TIMER4096[0]_i_4__0\
    );
\TIMER4096[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[0]\,
      O => \n_0_TIMER4096[0]_i_5__0\
    );
\TIMER4096[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[7]\,
      O => \n_0_TIMER4096[4]_i_2__0\
    );
\TIMER4096[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[6]\,
      O => \n_0_TIMER4096[4]_i_3__0\
    );
\TIMER4096[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[5]\,
      O => \n_0_TIMER4096[4]_i_4__0\
    );
\TIMER4096[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[4]\,
      O => \n_0_TIMER4096[4]_i_5__0\
    );
\TIMER4096[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[11]\,
      O => \n_0_TIMER4096[8]_i_2__0\
    );
\TIMER4096[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[10]\,
      O => \n_0_TIMER4096[8]_i_3__0\
    );
\TIMER4096[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[9]\,
      O => \n_0_TIMER4096[8]_i_4__0\
    );
\TIMER4096[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[8]\,
      O => \n_0_TIMER4096[8]_i_5__0\
    );
TIMER4096_MSB_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TIMER4096_reg[11]\,
      Q => TIMER4096_MSB_REG,
      R => SRESET
    );
\TIMER4096_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_7_TIMER4096_reg[0]_i_1__0\,
      Q => \n_0_TIMER4096_reg[0]\,
      R => SRESET
    );
\TIMER4096_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_TIMER4096_reg[0]_i_1__0\,
      CO(2) => \n_1_TIMER4096_reg[0]_i_1__0\,
      CO(1) => \n_2_TIMER4096_reg[0]_i_1__0\,
      CO(0) => \n_3_TIMER4096_reg[0]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_TIMER4096_reg[0]_i_1__0\,
      O(2) => \n_5_TIMER4096_reg[0]_i_1__0\,
      O(1) => \n_6_TIMER4096_reg[0]_i_1__0\,
      O(0) => \n_7_TIMER4096_reg[0]_i_1__0\,
      S(3) => \n_0_TIMER4096[0]_i_2__0\,
      S(2) => \n_0_TIMER4096[0]_i_3__0\,
      S(1) => \n_0_TIMER4096[0]_i_4__0\,
      S(0) => \n_0_TIMER4096[0]_i_5__0\
    );
\TIMER4096_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_5_TIMER4096_reg[8]_i_1__0\,
      Q => \n_0_TIMER4096_reg[10]\,
      R => SRESET
    );
\TIMER4096_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_4_TIMER4096_reg[8]_i_1__0\,
      Q => \n_0_TIMER4096_reg[11]\,
      R => SRESET
    );
\TIMER4096_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_6_TIMER4096_reg[0]_i_1__0\,
      Q => \n_0_TIMER4096_reg[1]\,
      R => SRESET
    );
\TIMER4096_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_5_TIMER4096_reg[0]_i_1__0\,
      Q => \n_0_TIMER4096_reg[2]\,
      R => SRESET
    );
\TIMER4096_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_4_TIMER4096_reg[0]_i_1__0\,
      Q => \n_0_TIMER4096_reg[3]\,
      R => SRESET
    );
\TIMER4096_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_7_TIMER4096_reg[4]_i_1__0\,
      Q => \n_0_TIMER4096_reg[4]\,
      R => SRESET
    );
\TIMER4096_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_TIMER4096_reg[0]_i_1__0\,
      CO(3) => \n_0_TIMER4096_reg[4]_i_1__0\,
      CO(2) => \n_1_TIMER4096_reg[4]_i_1__0\,
      CO(1) => \n_2_TIMER4096_reg[4]_i_1__0\,
      CO(0) => \n_3_TIMER4096_reg[4]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_TIMER4096_reg[4]_i_1__0\,
      O(2) => \n_5_TIMER4096_reg[4]_i_1__0\,
      O(1) => \n_6_TIMER4096_reg[4]_i_1__0\,
      O(0) => \n_7_TIMER4096_reg[4]_i_1__0\,
      S(3) => \n_0_TIMER4096[4]_i_2__0\,
      S(2) => \n_0_TIMER4096[4]_i_3__0\,
      S(1) => \n_0_TIMER4096[4]_i_4__0\,
      S(0) => \n_0_TIMER4096[4]_i_5__0\
    );
\TIMER4096_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_6_TIMER4096_reg[4]_i_1__0\,
      Q => \n_0_TIMER4096_reg[5]\,
      R => SRESET
    );
\TIMER4096_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_5_TIMER4096_reg[4]_i_1__0\,
      Q => \n_0_TIMER4096_reg[6]\,
      R => SRESET
    );
\TIMER4096_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_4_TIMER4096_reg[4]_i_1__0\,
      Q => \n_0_TIMER4096_reg[7]\,
      R => SRESET
    );
\TIMER4096_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_7_TIMER4096_reg[8]_i_1__0\,
      Q => \n_0_TIMER4096_reg[8]\,
      R => SRESET
    );
\TIMER4096_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_TIMER4096_reg[4]_i_1__0\,
      CO(3) => \NLW_TIMER4096_reg[8]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \n_1_TIMER4096_reg[8]_i_1__0\,
      CO(1) => \n_2_TIMER4096_reg[8]_i_1__0\,
      CO(0) => \n_3_TIMER4096_reg[8]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_TIMER4096_reg[8]_i_1__0\,
      O(2) => \n_5_TIMER4096_reg[8]_i_1__0\,
      O(1) => \n_6_TIMER4096_reg[8]_i_1__0\,
      O(0) => \n_7_TIMER4096_reg[8]_i_1__0\,
      S(3) => \n_0_TIMER4096[8]_i_2__0\,
      S(2) => \n_0_TIMER4096[8]_i_3__0\,
      S(1) => \n_0_TIMER4096[8]_i_4__0\,
      S(0) => \n_0_TIMER4096[8]_i_5__0\
    );
\TIMER4096_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_6_TIMER4096_reg[8]_i_1__0\,
      Q => \n_0_TIMER4096_reg[9]\,
      R => SRESET
    );
\TOGGLE_RX_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => TOGGLE_RX,
      I1 => SGMII_PHY_STATUS1_out,
      I2 => RX_CONFIG_REG(11),
      I3 => SRESET,
      O => \n_0_TOGGLE_RX_i_1__0\
    );
TOGGLE_RX_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TOGGLE_RX_i_1__0\,
      Q => TOGGLE_RX,
      R => \<const0>\
    );
\TOGGLE_TX_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000505AA2A"
    )
    port map (
      I0 => TOGGLE_TX,
      I1 => \n_0_TX_CONFIG_REG_INT[15]_i_2__0\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_STATE_reg[2]\,
      I4 => SGMII_PHY_STATUS1_out,
      I5 => SRESET,
      O => \n_0_TOGGLE_TX_i_1__0\
    );
TOGGLE_TX_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TOGGLE_TX_i_1__0\,
      Q => TOGGLE_TX,
      R => \<const0>\
    );
\TX_CONFIG_REG_INT[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8AA38AA"
    )
    port map (
      I0 => \^o5\(0),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__0\,
      I4 => I21,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[0]_i_1__0\
    );
\TX_CONFIG_REG_INT[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(10),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__0\,
      I4 => I11,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[10]_i_1__0\
    );
\TX_CONFIG_REG_INT[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(11),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__0\,
      I4 => TOGGLE_TX,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[11]_i_1__0\
    );
\TX_CONFIG_REG_INT[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(12),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__0\,
      I4 => I10,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[12]_i_1__0\
    );
\TX_CONFIG_REG_INT[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(13),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__0\,
      I4 => I9,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[13]_i_1__0\
    );
\TX_CONFIG_REG_INT[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABA8A88"
    )
    port map (
      I0 => \^o5\(14),
      I1 => \n_0_STATE_reg[3]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_STATE_reg[2]\,
      I4 => \n_0_STATE_reg[0]\,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[14]_i_1__0\
    );
\TX_CONFIG_REG_INT[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(15),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__0\,
      I4 => TX_CONFIG_REG_INT1,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[15]_i_1__0\
    );
\TX_CONFIG_REG_INT[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_STATE_reg[3]\,
      I1 => \n_0_STATE_reg[0]\,
      O => \n_0_TX_CONFIG_REG_INT[15]_i_2__0\
    );
\TX_CONFIG_REG_INT[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(1),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__0\,
      I4 => I20,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[1]_i_1__0\
    );
\TX_CONFIG_REG_INT[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(2),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__0\,
      I4 => I19,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[2]_i_1__0\
    );
\TX_CONFIG_REG_INT[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(3),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__0\,
      I4 => I18,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[3]_i_1__0\
    );
\TX_CONFIG_REG_INT[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(4),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__0\,
      I4 => I17,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[4]_i_1__0\
    );
\TX_CONFIG_REG_INT[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(5),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__0\,
      I4 => I16,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[5]_i_1__0\
    );
\TX_CONFIG_REG_INT[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(6),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__0\,
      I4 => I15,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[6]_i_1__0\
    );
\TX_CONFIG_REG_INT[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(7),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__0\,
      I4 => I14,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[7]_i_1__0\
    );
\TX_CONFIG_REG_INT[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(8),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__0\,
      I4 => I13,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[8]_i_1__0\
    );
\TX_CONFIG_REG_INT[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(9),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__0\,
      I4 => I12,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[9]_i_1__0\
    );
\TX_CONFIG_REG_INT_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[0]_i_1__0\,
      Q => \^o5\(0),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[10]_i_1__0\,
      Q => \^o5\(10),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[11]_i_1__0\,
      Q => \^o5\(11),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[12]_i_1__0\,
      Q => \^o5\(12),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[13]_i_1__0\,
      Q => \^o5\(13),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[14]_i_1__0\,
      Q => \^o5\(14),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[15]_i_1__0\,
      Q => \^o5\(15),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[1]_i_1__0\,
      Q => \^o5\(1),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[2]_i_1__0\,
      Q => \^o5\(2),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[3]_i_1__0\,
      Q => \^o5\(3),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[4]_i_1__0\,
      Q => \^o5\(4),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[5]_i_1__0\,
      Q => \^o5\(5),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[6]_i_1__0\,
      Q => \^o5\(6),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[7]_i_1__0\,
      Q => \^o5\(7),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[8]_i_1__0\,
      Q => \^o5\(8),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[9]_i_1__0\,
      Q => \^o5\(9),
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\XMIT_CONFIG_INT_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABAAAAAA"
    )
    port map (
      I0 => \n_0_XMIT_CONFIG_INT_i_2__4\,
      I1 => \n_0_STATE_reg[1]\,
      I2 => \n_0_STATE_reg[2]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2__0\,
      I4 => AN_ENABLE_INT,
      I5 => SRESET,
      O => \n_0_XMIT_CONFIG_INT_i_1__0\
    );
\XMIT_CONFIG_INT_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA28AAAAAA288"
    )
    port map (
      I0 => \^xmit_config_int\,
      I1 => \n_0_STATE_reg[0]\,
      I2 => \n_0_STATE_reg[3]\,
      I3 => \n_0_STATE_reg[2]\,
      I4 => \n_0_STATE_reg[1]\,
      I5 => AN_ENABLE_INT,
      O => \n_0_XMIT_CONFIG_INT_i_2__4\
    );
XMIT_CONFIG_INT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_XMIT_CONFIG_INT_i_1__0\,
      Q => \^xmit_config_int\,
      R => \<const0>\
    );
\XMIT_DATA_INT_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0180"
    )
    port map (
      I0 => \n_0_STATE_reg[1]\,
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[0]\,
      I3 => \n_0_STATE_reg[3]\,
      O => XMIT_DATA_INT0
    );
XMIT_DATA_INT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => XMIT_DATA_INT0,
      Q => \^xmit_data_int\,
      R => SRESET
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiAUTO_NEG__parameterized0_46\ is
  port (
    status_vector_ch0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    XMIT_DATA_INT : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    XMIT_CONFIG_INT : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    MR_LP_ADV_ABILITY : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    MR_AN_COMPLETE : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O10 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    MR_LINK_STATUS : out STD_LOGIC;
    SRESET : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    RESTART_AN_REG : in STD_LOGIC;
    AN_ENABLE_INT : in STD_LOGIC;
    CLEAR_STATUS_REG : in STD_LOGIC;
    RX_IDLE : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    RX_RUDI_INVALID : in STD_LOGIC;
    O3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RX_CONFIG_REG : in STD_LOGIC_VECTOR ( 15 downto 0 );
    link_timer_value_ch0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    data_out : in STD_LOGIC;
    RXSYNC_STATUS : in STD_LOGIC;
    RX_CONFIG_VALID : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_CONFIG_REG_INT1 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    MASK_RUDI_BUFERR_TIMER0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiAUTO_NEG__parameterized0_46\ : entity is "AUTO_NEG";
end \quadsgmiiAUTO_NEG__parameterized0_46\;

architecture STRUCTURE of \quadsgmiiAUTO_NEG__parameterized0_46\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal ABILITY_MATCH : STD_LOGIC;
  signal ABILITY_MATCH_2 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_2 : STD_LOGIC;
  signal ACKNOWLEDGE_MATCH_3 : STD_LOGIC;
  signal AN_SYNC_STATUS : STD_LOGIC;
  signal CLEAR_STATUS_REG1 : STD_LOGIC;
  signal CLEAR_STATUS_REG2 : STD_LOGIC;
  signal CONFIG_REG_MATCH_COMB : STD_LOGIC;
  signal CONSISTENCY_MATCH : STD_LOGIC;
  signal CONSISTENCY_MATCH_COMB : STD_LOGIC;
  signal GENERATE_REMOTE_FAULT : STD_LOGIC;
  signal GENERATE_REMOTE_FAULT0 : STD_LOGIC;
  signal IDLE_INSERTED : STD_LOGIC;
  signal IDLE_INSERTED0 : STD_LOGIC;
  signal IDLE_INSERTED_REG1 : STD_LOGIC;
  signal IDLE_INSERTED_REG2 : STD_LOGIC;
  signal IDLE_INSERTED_REG3 : STD_LOGIC;
  signal IDLE_INSERTED_REG30 : STD_LOGIC;
  signal IDLE_INSERTED_REG4 : STD_LOGIC;
  signal IDLE_MATCH : STD_LOGIC;
  signal IDLE_MATCH_2 : STD_LOGIC;
  signal IDLE_REMOVED : STD_LOGIC;
  signal IDLE_REMOVED0 : STD_LOGIC;
  signal IDLE_REMOVED_REG1 : STD_LOGIC;
  signal IDLE_REMOVED_REG2 : STD_LOGIC;
  signal LINK_TIMER_DONE : STD_LOGIC;
  signal LINK_TIMER_SATURATED : STD_LOGIC;
  signal LINK_TIMER_SATURATED_COMB : STD_LOGIC;
  signal \LINK_TIMER_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal MASK_RUDI_BUFERR_TIMER : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^mr_an_complete\ : STD_LOGIC;
  signal MR_AN_ENABLE_CHANGE : STD_LOGIC;
  signal MR_AN_ENABLE_CHANGE0 : STD_LOGIC;
  signal MR_AN_ENABLE_REG1 : STD_LOGIC;
  signal MR_AN_ENABLE_REG2 : STD_LOGIC;
  signal \^mr_link_status\ : STD_LOGIC;
  signal \^mr_lp_adv_ability\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal MR_RESTART_AN_SET_REG1 : STD_LOGIC;
  signal MR_RESTART_AN_SET_REG2 : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal PREVIOUS_STATE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal PULSE4096 : STD_LOGIC;
  signal PULSE40960 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal RX_CONFIG_SNAPSHOT : STD_LOGIC;
  signal RX_IDLE_REG1 : STD_LOGIC;
  signal RX_IDLE_REG2 : STD_LOGIC;
  signal RX_RUDI_INVALID_DELAY : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RX_RUDI_INVALID_DELAY0 : STD_LOGIC;
  signal RX_RUDI_INVALID_REG : STD_LOGIC;
  signal SGMII_PHY_STATUS1_out : STD_LOGIC;
  signal START_LINK_TIMER : STD_LOGIC;
  signal START_LINK_TIMER_REG : STD_LOGIC;
  signal START_LINK_TIMER_REG2 : STD_LOGIC;
  signal SYNC_STATUS_HELD : STD_LOGIC;
  signal TIMER4096_MSB_REG : STD_LOGIC;
  signal TOGGLE_RX : STD_LOGIC;
  signal TOGGLE_TX : STD_LOGIC;
  signal \^xmit_config_int\ : STD_LOGIC;
  signal \^xmit_data_int\ : STD_LOGIC;
  signal XMIT_DATA_INT0 : STD_LOGIC;
  signal n_0_ABILITY_MATCH_2_i_1 : STD_LOGIC;
  signal n_0_ABILITY_MATCH_i_1 : STD_LOGIC;
  signal n_0_ACKNOWLEDGE_MATCH_2_i_1 : STD_LOGIC;
  signal n_0_ACKNOWLEDGE_MATCH_3_i_1 : STD_LOGIC;
  signal n_0_ACKNOWLEDGE_MATCH_3_reg : STD_LOGIC;
  signal n_0_AN_SYNC_STATUS_i_1 : STD_LOGIC;
  signal \n_0_BASEX_REMOTE_FAULT[1]_i_1\ : STD_LOGIC;
  signal n_0_GENERATE_REMOTE_FAULT_i_2 : STD_LOGIC;
  signal n_0_IDLE_MATCH_2_i_1 : STD_LOGIC;
  signal n_0_IDLE_MATCH_i_1 : STD_LOGIC;
  signal \n_0_LINK_TIMER[8]_i_1\ : STD_LOGIC;
  signal \n_0_LINK_TIMER[8]_i_3\ : STD_LOGIC;
  signal n_0_LINK_TIMER_DONE_i_1 : STD_LOGIC;
  signal n_0_LINK_TIMER_DONE_i_2 : STD_LOGIC;
  signal n_0_LINK_TIMER_DONE_i_3 : STD_LOGIC;
  signal n_0_LINK_TIMER_SATURATED_i_2 : STD_LOGIC;
  signal n_0_LINK_TIMER_SATURATED_i_3 : STD_LOGIC;
  signal n_0_LINK_TIMER_SATURATED_i_4 : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[0]_i_1\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[1]_i_1\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[2]_i_1\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[3]_i_1\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[4]_i_1\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_1\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_2\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[6]_i_1\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[7]_i_1\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_1\ : STD_LOGIC;
  signal \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_3\ : STD_LOGIC;
  signal n_0_MASK_RUDI_BUFERR_i_1 : STD_LOGIC;
  signal n_0_MASK_RUDI_BUFERR_reg : STD_LOGIC;
  signal n_0_MASK_RUDI_CLKCOR_i_1 : STD_LOGIC;
  signal n_0_MASK_RUDI_CLKCOR_i_2 : STD_LOGIC;
  signal n_0_MASK_RUDI_CLKCOR_reg : STD_LOGIC;
  signal n_0_MR_AN_COMPLETE_i_1 : STD_LOGIC;
  signal n_0_MR_LINK_STATUS_i_1 : STD_LOGIC;
  signal \n_0_MR_LP_ADV_ABILITY_INT[11]_i_1\ : STD_LOGIC;
  signal \n_0_MR_LP_ADV_ABILITY_INT[12]_i_1\ : STD_LOGIC;
  signal \n_0_MR_LP_ADV_ABILITY_INT[13]_i_1\ : STD_LOGIC;
  signal \n_0_MR_LP_ADV_ABILITY_INT[15]_i_1\ : STD_LOGIC;
  signal \n_0_MR_LP_ADV_ABILITY_INT[16]_i_1\ : STD_LOGIC;
  signal n_0_MR_REMOTE_FAULT_i_1 : STD_LOGIC;
  signal n_0_MR_RESTART_AN_INT_i_1 : STD_LOGIC;
  signal n_0_MR_RESTART_AN_INT_i_2 : STD_LOGIC;
  signal n_0_MR_RESTART_AN_INT_reg : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_REG_reg[12]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_REG_reg[13]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_REG_reg[6]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_REG_reg[7]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_REG_reg[8]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT[15]_i_3\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT[15]_i_4\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[12]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[13]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[15]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[6]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[7]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[8]\ : STD_LOGIC;
  signal n_0_SGMII_PHY_STATUS_i_1 : STD_LOGIC;
  signal \n_0_SGMII_SPEED[0]_i_1\ : STD_LOGIC;
  signal \n_0_SGMII_SPEED[1]_i_1\ : STD_LOGIC;
  signal n_0_START_LINK_TIMER_REG_i_2 : STD_LOGIC;
  signal n_0_START_LINK_TIMER_REG_i_3 : STD_LOGIC;
  signal n_0_START_LINK_TIMER_REG_i_4 : STD_LOGIC;
  signal n_0_START_LINK_TIMER_REG_i_5 : STD_LOGIC;
  signal \n_0_STATE[0]_i_1\ : STD_LOGIC;
  signal \n_0_STATE[0]_i_2\ : STD_LOGIC;
  signal \n_0_STATE[0]_i_3\ : STD_LOGIC;
  signal \n_0_STATE[0]_i_4\ : STD_LOGIC;
  signal \n_0_STATE[0]_i_5\ : STD_LOGIC;
  signal \n_0_STATE[1]_i_1\ : STD_LOGIC;
  signal \n_0_STATE[1]_i_2\ : STD_LOGIC;
  signal \n_0_STATE[1]_i_3\ : STD_LOGIC;
  signal \n_0_STATE[1]_i_4\ : STD_LOGIC;
  signal \n_0_STATE[2]_i_1\ : STD_LOGIC;
  signal \n_0_STATE[2]_i_2\ : STD_LOGIC;
  signal \n_0_STATE[2]_i_3\ : STD_LOGIC;
  signal \n_0_STATE[2]_i_4\ : STD_LOGIC;
  signal \n_0_STATE[3]_i_1\ : STD_LOGIC;
  signal \n_0_STATE[3]_i_2\ : STD_LOGIC;
  signal \n_0_STATE[3]_i_3\ : STD_LOGIC;
  signal \n_0_STATE[3]_i_4\ : STD_LOGIC;
  signal \n_0_STATE_reg[0]\ : STD_LOGIC;
  signal \n_0_STATE_reg[1]\ : STD_LOGIC;
  signal \n_0_STATE_reg[2]\ : STD_LOGIC;
  signal \n_0_STATE_reg[3]\ : STD_LOGIC;
  signal n_0_SYNC_STATUS_HELD_i_1 : STD_LOGIC;
  signal \n_0_TIMER4096[0]_i_2\ : STD_LOGIC;
  signal \n_0_TIMER4096[0]_i_3\ : STD_LOGIC;
  signal \n_0_TIMER4096[0]_i_4\ : STD_LOGIC;
  signal \n_0_TIMER4096[0]_i_5\ : STD_LOGIC;
  signal \n_0_TIMER4096[4]_i_2\ : STD_LOGIC;
  signal \n_0_TIMER4096[4]_i_3\ : STD_LOGIC;
  signal \n_0_TIMER4096[4]_i_4\ : STD_LOGIC;
  signal \n_0_TIMER4096[4]_i_5\ : STD_LOGIC;
  signal \n_0_TIMER4096[8]_i_2\ : STD_LOGIC;
  signal \n_0_TIMER4096[8]_i_3\ : STD_LOGIC;
  signal \n_0_TIMER4096[8]_i_4\ : STD_LOGIC;
  signal \n_0_TIMER4096[8]_i_5\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[0]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[10]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[11]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[1]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[2]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[3]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[4]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[5]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[6]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[7]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[8]\ : STD_LOGIC;
  signal \n_0_TIMER4096_reg[9]\ : STD_LOGIC;
  signal n_0_TOGGLE_RX_i_1 : STD_LOGIC;
  signal n_0_TOGGLE_TX_i_1 : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[0]_i_1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[10]_i_1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[11]_i_1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[12]_i_1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[13]_i_1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[14]_i_1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[15]_i_1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[15]_i_2\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[1]_i_1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[2]_i_1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[3]_i_1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[4]_i_1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[5]_i_1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[6]_i_1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[7]_i_1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[8]_i_1\ : STD_LOGIC;
  signal \n_0_TX_CONFIG_REG_INT[9]_i_1\ : STD_LOGIC;
  signal n_0_XMIT_CONFIG_INT_i_1 : STD_LOGIC;
  signal \n_0_XMIT_CONFIG_INT_i_2__3\ : STD_LOGIC;
  signal \n_1_TIMER4096_reg[0]_i_1\ : STD_LOGIC;
  signal \n_1_TIMER4096_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_TIMER4096_reg[8]_i_1\ : STD_LOGIC;
  signal n_2_LINK_TIMER_SATURATED_reg_i_1 : STD_LOGIC;
  signal \n_2_TIMER4096_reg[0]_i_1\ : STD_LOGIC;
  signal \n_2_TIMER4096_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_TIMER4096_reg[8]_i_1\ : STD_LOGIC;
  signal n_3_LINK_TIMER_SATURATED_reg_i_1 : STD_LOGIC;
  signal \n_3_TIMER4096_reg[0]_i_1\ : STD_LOGIC;
  signal \n_3_TIMER4096_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_TIMER4096_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_TIMER4096_reg[0]_i_1\ : STD_LOGIC;
  signal \n_4_TIMER4096_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_TIMER4096_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_TIMER4096_reg[0]_i_1\ : STD_LOGIC;
  signal \n_5_TIMER4096_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_TIMER4096_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_TIMER4096_reg[0]_i_1\ : STD_LOGIC;
  signal \n_6_TIMER4096_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_TIMER4096_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_TIMER4096_reg[0]_i_1\ : STD_LOGIC;
  signal \n_7_TIMER4096_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_TIMER4096_reg[8]_i_1\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in44_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^status_vector_ch0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_LINK_TIMER_SATURATED_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_LINK_TIMER_SATURATED_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_TIMER4096_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ABILITY_MATCH_i_2 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of GENERATE_REMOTE_FAULT_i_2 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of IDLE_INSERTED_REG3_i_1 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of IDLE_INSERTED_i_1 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of IDLE_MATCH_2_i_1 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of IDLE_REMOVED_i_1 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \LINK_TIMER[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \LINK_TIMER[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \LINK_TIMER[3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \LINK_TIMER[4]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \LINK_TIMER[7]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \LINK_TIMER[8]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of LINK_TIMER_DONE_i_2 : label is "soft_lutpair127";
  attribute counter : integer;
  attribute counter of \LINK_TIMER_reg[0]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[1]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[2]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[3]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[4]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[5]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[6]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[7]\ : label is 35;
  attribute counter of \LINK_TIMER_reg[8]\ : label is 35;
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[5]_i_3\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[6]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[7]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \MASK_RUDI_BUFERR_TIMER[8]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \MR_LP_ADV_ABILITY_INT[12]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \MR_LP_ADV_ABILITY_INT[16]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of MR_RESTART_AN_INT_i_2 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \RX_CONFIG_SNAPSHOT[15]_i_4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \RX_RUDI_INVALID_DELAY[0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of SGMII_PHY_STATUS_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of START_LINK_TIMER_REG_i_3 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of START_LINK_TIMER_REG_i_4 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of START_LINK_TIMER_REG_i_5 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \STATE[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \STATE[2]_i_4\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \STATE[3]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \STATE[3]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \STATE[3]_i_4\ : label is "soft_lutpair129";
  attribute counter of \TIMER4096_reg[0]\ : label is 34;
  attribute counter of \TIMER4096_reg[10]\ : label is 34;
  attribute counter of \TIMER4096_reg[11]\ : label is 34;
  attribute counter of \TIMER4096_reg[1]\ : label is 34;
  attribute counter of \TIMER4096_reg[2]\ : label is 34;
  attribute counter of \TIMER4096_reg[3]\ : label is 34;
  attribute counter of \TIMER4096_reg[4]\ : label is 34;
  attribute counter of \TIMER4096_reg[5]\ : label is 34;
  attribute counter of \TIMER4096_reg[6]\ : label is 34;
  attribute counter of \TIMER4096_reg[7]\ : label is 34;
  attribute counter of \TIMER4096_reg[8]\ : label is 34;
  attribute counter of \TIMER4096_reg[9]\ : label is 34;
  attribute SOFT_HLUTNM of TOGGLE_RX_i_1 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \TX_CONFIG_REG_INT[15]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of XMIT_DATA_INT_i_1 : label is "soft_lutpair125";
begin
  MR_AN_COMPLETE <= \^mr_an_complete\;
  MR_LINK_STATUS <= \^mr_link_status\;
  MR_LP_ADV_ABILITY(1 downto 0) <= \^mr_lp_adv_ability\(1 downto 0);
  O1 <= \^o1\;
  O2 <= \^o2\;
  O5(15 downto 0) <= \^o5\(15 downto 0);
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  Q(8 downto 0) <= \^q\(8 downto 0);
  XMIT_CONFIG_INT <= \^xmit_config_int\;
  XMIT_DATA_INT <= \^xmit_data_int\;
  status_vector_ch0(5 downto 0) <= \^status_vector_ch0\(5 downto 0);
ABILITY_MATCH_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
    port map (
      I0 => ABILITY_MATCH_2,
      I1 => RX_CONFIG_VALID,
      I2 => CONFIG_REG_MATCH_COMB,
      I3 => RX_IDLE,
      I4 => n_0_MASK_RUDI_BUFERR_reg,
      I5 => SRESET,
      O => n_0_ABILITY_MATCH_2_i_1
    );
ABILITY_MATCH_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
    port map (
      I0 => CO(0),
      I1 => \^o2\,
      I2 => RX_CONFIG_REG(15),
      I3 => p_0_in0_in,
      O => CONFIG_REG_MATCH_COMB
    );
ABILITY_MATCH_2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_ABILITY_MATCH_2_i_1,
      Q => ABILITY_MATCH_2,
      R => \<const0>\
    );
ABILITY_MATCH_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008F80"
    )
    port map (
      I0 => CONFIG_REG_MATCH_COMB,
      I1 => ABILITY_MATCH_2,
      I2 => RX_CONFIG_VALID,
      I3 => ABILITY_MATCH,
      I4 => ACKNOWLEDGE_MATCH_3,
      O => n_0_ABILITY_MATCH_i_1
    );
ABILITY_MATCH_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => SRESET,
      I1 => n_0_MASK_RUDI_BUFERR_reg,
      I2 => RX_IDLE,
      O => ACKNOWLEDGE_MATCH_3
    );
ABILITY_MATCH_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_ABILITY_MATCH_i_1,
      Q => ABILITY_MATCH,
      R => \<const0>\
    );
ACKNOWLEDGE_MATCH_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E222"
    )
    port map (
      I0 => ACKNOWLEDGE_MATCH_2,
      I1 => RX_CONFIG_VALID,
      I2 => p_0_in44_in,
      I3 => RX_CONFIG_REG(14),
      I4 => ACKNOWLEDGE_MATCH_3,
      O => n_0_ACKNOWLEDGE_MATCH_2_i_1
    );
ACKNOWLEDGE_MATCH_2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_ACKNOWLEDGE_MATCH_2_i_1,
      Q => ACKNOWLEDGE_MATCH_2,
      R => \<const0>\
    );
ACKNOWLEDGE_MATCH_3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
    port map (
      I0 => n_0_ACKNOWLEDGE_MATCH_3_reg,
      I1 => RX_CONFIG_VALID,
      I2 => RX_CONFIG_REG(14),
      I3 => p_0_in44_in,
      I4 => ACKNOWLEDGE_MATCH_2,
      I5 => ACKNOWLEDGE_MATCH_3,
      O => n_0_ACKNOWLEDGE_MATCH_3_i_1
    );
ACKNOWLEDGE_MATCH_3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_ACKNOWLEDGE_MATCH_3_i_1,
      Q => n_0_ACKNOWLEDGE_MATCH_3_reg,
      R => \<const0>\
    );
AN_SYNC_STATUS_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
    port map (
      I0 => SYNC_STATUS_HELD,
      I1 => PULSE4096,
      I2 => LINK_TIMER_SATURATED,
      I3 => RXSYNC_STATUS,
      I4 => AN_SYNC_STATUS,
      O => n_0_AN_SYNC_STATUS_i_1
    );
AN_SYNC_STATUS_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_AN_SYNC_STATUS_i_1,
      Q => AN_SYNC_STATUS,
      R => SRESET
    );
\BASEX_REMOTE_FAULT[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"030A"
    )
    port map (
      I0 => \^status_vector_ch0\(2),
      I1 => RX_CONFIG_REG(15),
      I2 => SRESET,
      I3 => SGMII_PHY_STATUS1_out,
      O => \n_0_BASEX_REMOTE_FAULT[1]_i_1\
    );
\BASEX_REMOTE_FAULT_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_BASEX_REMOTE_FAULT[1]_i_1\,
      Q => \^status_vector_ch0\(2),
      R => \<const0>\
    );
CLEAR_STATUS_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => CLEAR_STATUS_REG,
      Q => CLEAR_STATUS_REG1,
      R => SRESET
    );
CLEAR_STATUS_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => CLEAR_STATUS_REG1,
      Q => CLEAR_STATUS_REG2,
      R => SRESET
    );
CONSISTENCY_MATCH_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      I0 => O3(0),
      I1 => \n_0_RX_CONFIG_SNAPSHOT_reg[15]\,
      I2 => RX_CONFIG_REG(15),
      O => CONSISTENCY_MATCH_COMB
    );
CONSISTENCY_MATCH_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \n_0_RX_CONFIG_SNAPSHOT_reg[13]\,
      I1 => RX_CONFIG_REG(13),
      I2 => \n_0_RX_CONFIG_SNAPSHOT_reg[12]\,
      I3 => RX_CONFIG_REG(12),
      O => I5(0)
    );
CONSISTENCY_MATCH_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_RX_CONFIG_SNAPSHOT_reg[6]\,
      I1 => RX_CONFIG_REG(6),
      I2 => RX_CONFIG_REG(7),
      I3 => \n_0_RX_CONFIG_SNAPSHOT_reg[7]\,
      I4 => RX_CONFIG_REG(8),
      I5 => \n_0_RX_CONFIG_SNAPSHOT_reg[8]\,
      O => I4(0)
    );
CONSISTENCY_MATCH_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => CONSISTENCY_MATCH_COMB,
      Q => CONSISTENCY_MATCH,
      R => SRESET
    );
GENERATE_REMOTE_FAULT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
    port map (
      I0 => \n_0_STATE[3]_i_2\,
      I1 => \n_0_STATE[3]_i_3\,
      I2 => \n_0_STATE[2]_i_2\,
      I3 => n_0_START_LINK_TIMER_REG_i_3,
      I4 => n_0_GENERATE_REMOTE_FAULT_i_2,
      I5 => \n_0_STATE[1]_i_2\,
      O => GENERATE_REMOTE_FAULT0
    );
GENERATE_REMOTE_FAULT_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_STATE_reg[0]\,
      I1 => \n_0_STATE_reg[3]\,
      O => n_0_GENERATE_REMOTE_FAULT_i_2
    );
GENERATE_REMOTE_FAULT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => GENERATE_REMOTE_FAULT0,
      Q => GENERATE_REMOTE_FAULT,
      R => SRESET
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
IDLE_INSERTED_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_INSERTED,
      Q => IDLE_INSERTED_REG1,
      R => SRESET
    );
IDLE_INSERTED_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_INSERTED_REG1,
      Q => IDLE_INSERTED_REG2,
      R => SRESET
    );
IDLE_INSERTED_REG3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE_REG2,
      O => IDLE_INSERTED_REG30
    );
IDLE_INSERTED_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_INSERTED_REG30,
      Q => IDLE_INSERTED_REG3,
      R => SRESET
    );
IDLE_INSERTED_REG4_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_INSERTED_REG3,
      Q => IDLE_INSERTED_REG4,
      R => SRESET
    );
IDLE_INSERTED_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \^xmit_config_int\,
      I1 => I6(0),
      I2 => I6(2),
      I3 => I6(1),
      O => IDLE_INSERTED0
    );
IDLE_INSERTED_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_INSERTED0,
      Q => IDLE_INSERTED,
      R => SRESET
    );
IDLE_MATCH_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
    port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE,
      I2 => IDLE_INSERTED_REG4,
      I3 => RX_IDLE_REG2,
      I4 => IDLE_MATCH_2,
      O => n_0_IDLE_MATCH_2_i_1
    );
IDLE_MATCH_2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_IDLE_MATCH_2_i_1,
      Q => IDLE_MATCH_2,
      R => SRESET
    );
IDLE_MATCH_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440FFFF44400000"
    )
    port map (
      I0 => IDLE_INSERTED_REG2,
      I1 => RX_IDLE,
      I2 => IDLE_REMOVED_REG2,
      I3 => IDLE_MATCH_2,
      I4 => RX_IDLE_REG2,
      I5 => IDLE_MATCH,
      O => n_0_IDLE_MATCH_i_1
    );
IDLE_MATCH_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_IDLE_MATCH_i_1,
      Q => IDLE_MATCH,
      R => SRESET
    );
IDLE_REMOVED_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_REMOVED,
      Q => IDLE_REMOVED_REG1,
      R => SRESET
    );
IDLE_REMOVED_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_REMOVED_REG1,
      Q => IDLE_REMOVED_REG2,
      R => SRESET
    );
IDLE_REMOVED_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => I6(2),
      I1 => I6(1),
      I2 => \^xmit_config_int\,
      I3 => I6(0),
      O => IDLE_REMOVED0
    );
IDLE_REMOVED_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => IDLE_REMOVED0,
      Q => IDLE_REMOVED,
      R => SRESET
    );
\LINK_TIMER[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(0),
      O => plusOp(0)
    );
\LINK_TIMER[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(0),
      I1 => \LINK_TIMER_reg__0\(1),
      O => plusOp(1)
    );
\LINK_TIMER[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(2),
      I1 => \LINK_TIMER_reg__0\(1),
      I2 => \LINK_TIMER_reg__0\(0),
      O => plusOp(2)
    );
\LINK_TIMER[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(3),
      I1 => \LINK_TIMER_reg__0\(2),
      I2 => \LINK_TIMER_reg__0\(0),
      I3 => \LINK_TIMER_reg__0\(1),
      O => plusOp(3)
    );
\LINK_TIMER[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(4),
      I1 => \LINK_TIMER_reg__0\(3),
      I2 => \LINK_TIMER_reg__0\(1),
      I3 => \LINK_TIMER_reg__0\(0),
      I4 => \LINK_TIMER_reg__0\(2),
      O => plusOp(4)
    );
\LINK_TIMER[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(5),
      I1 => \LINK_TIMER_reg__0\(2),
      I2 => \LINK_TIMER_reg__0\(0),
      I3 => \LINK_TIMER_reg__0\(1),
      I4 => \LINK_TIMER_reg__0\(3),
      I5 => \LINK_TIMER_reg__0\(4),
      O => plusOp(5)
    );
\LINK_TIMER[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(6),
      I1 => \n_0_LINK_TIMER[8]_i_3\,
      O => plusOp(6)
    );
\LINK_TIMER[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(7),
      I1 => \n_0_LINK_TIMER[8]_i_3\,
      I2 => \LINK_TIMER_reg__0\(6),
      O => plusOp(7)
    );
\LINK_TIMER[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => START_LINK_TIMER_REG,
      I1 => LINK_TIMER_SATURATED,
      I2 => PULSE4096,
      I3 => SRESET,
      O => \n_0_LINK_TIMER[8]_i_1\
    );
\LINK_TIMER[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(8),
      I1 => \LINK_TIMER_reg__0\(6),
      I2 => \n_0_LINK_TIMER[8]_i_3\,
      I3 => \LINK_TIMER_reg__0\(7),
      O => plusOp(8)
    );
\LINK_TIMER[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(5),
      I1 => \LINK_TIMER_reg__0\(2),
      I2 => \LINK_TIMER_reg__0\(0),
      I3 => \LINK_TIMER_reg__0\(1),
      I4 => \LINK_TIMER_reg__0\(3),
      I5 => \LINK_TIMER_reg__0\(4),
      O => \n_0_LINK_TIMER[8]_i_3\
    );
LINK_TIMER_DONE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0302000200000000"
    )
    port map (
      I0 => LINK_TIMER_SATURATED,
      I1 => n_0_LINK_TIMER_DONE_i_2,
      I2 => n_0_START_LINK_TIMER_REG_i_2,
      I3 => LINK_TIMER_DONE,
      I4 => n_0_LINK_TIMER_DONE_i_3,
      I5 => \n_0_STATE[3]_i_3\,
      O => n_0_LINK_TIMER_DONE_i_1
    );
LINK_TIMER_DONE_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => START_LINK_TIMER_REG,
      I1 => START_LINK_TIMER_REG2,
      I2 => SRESET,
      O => n_0_LINK_TIMER_DONE_i_2
    );
LINK_TIMER_DONE_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF8F"
    )
    port map (
      I0 => ABILITY_MATCH,
      I1 => \^o1\,
      I2 => \n_0_STATE_reg[2]\,
      I3 => \n_0_STATE_reg[1]\,
      I4 => \n_0_STATE_reg[3]\,
      I5 => \n_0_STATE_reg[0]\,
      O => n_0_LINK_TIMER_DONE_i_3
    );
LINK_TIMER_DONE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_LINK_TIMER_DONE_i_1,
      Q => LINK_TIMER_DONE,
      R => \<const0>\
    );
LINK_TIMER_SATURATED_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \LINK_TIMER_reg__0\(6),
      I1 => link_timer_value_ch0(6),
      I2 => \LINK_TIMER_reg__0\(7),
      I3 => link_timer_value_ch0(7),
      I4 => link_timer_value_ch0(8),
      I5 => \LINK_TIMER_reg__0\(8),
      O => n_0_LINK_TIMER_SATURATED_i_2
    );
LINK_TIMER_SATURATED_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => link_timer_value_ch0(3),
      I1 => \LINK_TIMER_reg__0\(3),
      I2 => \LINK_TIMER_reg__0\(4),
      I3 => link_timer_value_ch0(4),
      I4 => \LINK_TIMER_reg__0\(5),
      I5 => link_timer_value_ch0(5),
      O => n_0_LINK_TIMER_SATURATED_i_3
    );
LINK_TIMER_SATURATED_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => link_timer_value_ch0(2),
      I1 => \LINK_TIMER_reg__0\(2),
      I2 => \LINK_TIMER_reg__0\(0),
      I3 => link_timer_value_ch0(0),
      I4 => \LINK_TIMER_reg__0\(1),
      I5 => link_timer_value_ch0(1),
      O => n_0_LINK_TIMER_SATURATED_i_4
    );
LINK_TIMER_SATURATED_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => LINK_TIMER_SATURATED_COMB,
      Q => LINK_TIMER_SATURATED,
      R => SRESET
    );
LINK_TIMER_SATURATED_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => NLW_LINK_TIMER_SATURATED_reg_i_1_CO_UNCONNECTED(3),
      CO(2) => LINK_TIMER_SATURATED_COMB,
      CO(1) => n_2_LINK_TIMER_SATURATED_reg_i_1,
      CO(0) => n_3_LINK_TIMER_SATURATED_reg_i_1,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_LINK_TIMER_SATURATED_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => n_0_LINK_TIMER_SATURATED_i_2,
      S(1) => n_0_LINK_TIMER_SATURATED_i_3,
      S(0) => n_0_LINK_TIMER_SATURATED_i_4
    );
\LINK_TIMER_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(0),
      Q => \LINK_TIMER_reg__0\(0),
      R => \n_0_LINK_TIMER[8]_i_1\
    );
\LINK_TIMER_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(1),
      Q => \LINK_TIMER_reg__0\(1),
      R => \n_0_LINK_TIMER[8]_i_1\
    );
\LINK_TIMER_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(2),
      Q => \LINK_TIMER_reg__0\(2),
      R => \n_0_LINK_TIMER[8]_i_1\
    );
\LINK_TIMER_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(3),
      Q => \LINK_TIMER_reg__0\(3),
      R => \n_0_LINK_TIMER[8]_i_1\
    );
\LINK_TIMER_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(4),
      Q => \LINK_TIMER_reg__0\(4),
      R => \n_0_LINK_TIMER[8]_i_1\
    );
\LINK_TIMER_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(5),
      Q => \LINK_TIMER_reg__0\(5),
      R => \n_0_LINK_TIMER[8]_i_1\
    );
\LINK_TIMER_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(6),
      Q => \LINK_TIMER_reg__0\(6),
      R => \n_0_LINK_TIMER[8]_i_1\
    );
\LINK_TIMER_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(7),
      Q => \LINK_TIMER_reg__0\(7),
      R => \n_0_LINK_TIMER[8]_i_1\
    );
\LINK_TIMER_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => PULSE4096,
      D => plusOp(8),
      Q => \LINK_TIMER_reg__0\(8),
      R => \n_0_LINK_TIMER[8]_i_1\
    );
\MASK_RUDI_BUFERR_TIMER[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF0000DF"
    )
    port map (
      I0 => data_out,
      I1 => I8,
      I2 => I7,
      I3 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3\,
      I4 => MASK_RUDI_BUFERR_TIMER(0),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[0]_i_1\
    );
\MASK_RUDI_BUFERR_TIMER[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FF51550000A2AA"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(0),
      I1 => data_out,
      I2 => I8,
      I3 => I7,
      I4 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3\,
      I5 => MASK_RUDI_BUFERR_TIMER(1),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[1]_i_1\
    );
\MASK_RUDI_BUFERR_TIMER[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F070008"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(1),
      I1 => MASK_RUDI_BUFERR_TIMER(0),
      I2 => MASK_RUDI_BUFERR_TIMER0,
      I3 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3\,
      I4 => MASK_RUDI_BUFERR_TIMER(2),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[2]_i_1\
    );
\MASK_RUDI_BUFERR_TIMER[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF007F00000080"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(2),
      I1 => MASK_RUDI_BUFERR_TIMER(0),
      I2 => MASK_RUDI_BUFERR_TIMER(1),
      I3 => MASK_RUDI_BUFERR_TIMER0,
      I4 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3\,
      I5 => MASK_RUDI_BUFERR_TIMER(3),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[3]_i_1\
    );
\MASK_RUDI_BUFERR_TIMER[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFA2AA00005155"
    )
    port map (
      I0 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_2\,
      I1 => data_out,
      I2 => I8,
      I3 => I7,
      I4 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3\,
      I5 => MASK_RUDI_BUFERR_TIMER(4),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[4]_i_1\
    );
\MASK_RUDI_BUFERR_TIMER[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0D0002"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(4),
      I1 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_2\,
      I2 => MASK_RUDI_BUFERR_TIMER0,
      I3 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3\,
      I4 => MASK_RUDI_BUFERR_TIMER(5),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_1\
    );
\MASK_RUDI_BUFERR_TIMER[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(2),
      I1 => MASK_RUDI_BUFERR_TIMER(0),
      I2 => MASK_RUDI_BUFERR_TIMER(1),
      I3 => MASK_RUDI_BUFERR_TIMER(3),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_2\
    );
\MASK_RUDI_BUFERR_TIMER[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(8),
      I1 => MASK_RUDI_BUFERR_TIMER(7),
      I2 => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_3\,
      I3 => MASK_RUDI_BUFERR_TIMER(6),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3\
    );
\MASK_RUDI_BUFERR_TIMER[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45414141"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER0,
      I1 => MASK_RUDI_BUFERR_TIMER(6),
      I2 => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_3\,
      I3 => MASK_RUDI_BUFERR_TIMER(7),
      I4 => MASK_RUDI_BUFERR_TIMER(8),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[6]_i_1\
    );
\MASK_RUDI_BUFERR_TIMER[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55045104"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER0,
      I1 => MASK_RUDI_BUFERR_TIMER(6),
      I2 => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_3\,
      I3 => MASK_RUDI_BUFERR_TIMER(7),
      I4 => MASK_RUDI_BUFERR_TIMER(8),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[7]_i_1\
    );
\MASK_RUDI_BUFERR_TIMER[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER0,
      I1 => MASK_RUDI_BUFERR_TIMER(6),
      I2 => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_3\,
      I3 => MASK_RUDI_BUFERR_TIMER(7),
      I4 => MASK_RUDI_BUFERR_TIMER(8),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_1\
    );
\MASK_RUDI_BUFERR_TIMER[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => MASK_RUDI_BUFERR_TIMER(4),
      I1 => MASK_RUDI_BUFERR_TIMER(2),
      I2 => MASK_RUDI_BUFERR_TIMER(0),
      I3 => MASK_RUDI_BUFERR_TIMER(1),
      I4 => MASK_RUDI_BUFERR_TIMER(3),
      I5 => MASK_RUDI_BUFERR_TIMER(5),
      O => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_3\
    );
\MASK_RUDI_BUFERR_TIMER_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[0]_i_1\,
      Q => MASK_RUDI_BUFERR_TIMER(0),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[1]_i_1\,
      Q => MASK_RUDI_BUFERR_TIMER(1),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[2]_i_1\,
      Q => MASK_RUDI_BUFERR_TIMER(2),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[3]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[3]_i_1\,
      Q => MASK_RUDI_BUFERR_TIMER(3),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[4]_i_1\,
      Q => MASK_RUDI_BUFERR_TIMER(4),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_1\,
      Q => MASK_RUDI_BUFERR_TIMER(5),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[6]_i_1\,
      Q => MASK_RUDI_BUFERR_TIMER(6),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[7]_i_1\,
      Q => MASK_RUDI_BUFERR_TIMER(7),
      S => SRESET
    );
\MASK_RUDI_BUFERR_TIMER_reg[8]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MASK_RUDI_BUFERR_TIMER[8]_i_1\,
      Q => MASK_RUDI_BUFERR_TIMER(8),
      S => SRESET
    );
MASK_RUDI_BUFERR_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005D5500000C00"
    )
    port map (
      I0 => \n_0_MASK_RUDI_BUFERR_TIMER[5]_i_3\,
      I1 => I7,
      I2 => I8,
      I3 => data_out,
      I4 => SRESET,
      I5 => n_0_MASK_RUDI_BUFERR_reg,
      O => n_0_MASK_RUDI_BUFERR_i_1
    );
MASK_RUDI_BUFERR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_MASK_RUDI_BUFERR_i_1,
      Q => n_0_MASK_RUDI_BUFERR_reg,
      R => \<const0>\
    );
MASK_RUDI_CLKCOR_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BF0000000F00"
    )
    port map (
      I0 => RX_RUDI_INVALID,
      I1 => RX_RUDI_INVALID_REG,
      I2 => n_0_MASK_RUDI_CLKCOR_i_2,
      I3 => RXSYNC_STATUS,
      I4 => SRESET,
      I5 => n_0_MASK_RUDI_CLKCOR_reg,
      O => n_0_MASK_RUDI_CLKCOR_i_1
    );
MASK_RUDI_CLKCOR_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => I6(2),
      I1 => I6(1),
      I2 => I6(0),
      O => n_0_MASK_RUDI_CLKCOR_i_2
    );
MASK_RUDI_CLKCOR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_MASK_RUDI_CLKCOR_i_1,
      Q => n_0_MASK_RUDI_CLKCOR_reg,
      R => \<const0>\
    );
MR_AN_COMPLETE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222322222202220"
    )
    port map (
      I0 => \^mr_an_complete\,
      I1 => SRESET,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_STATE_reg[2]\,
      I4 => \n_0_STATE_reg[3]\,
      I5 => \n_0_STATE_reg[0]\,
      O => n_0_MR_AN_COMPLETE_i_1
    );
MR_AN_COMPLETE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_MR_AN_COMPLETE_i_1,
      Q => \^mr_an_complete\,
      R => \<const0>\
    );
MR_AN_ENABLE_CHANGE_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => MR_AN_ENABLE_REG1,
      I1 => MR_AN_ENABLE_REG2,
      O => MR_AN_ENABLE_CHANGE0
    );
MR_AN_ENABLE_CHANGE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MR_AN_ENABLE_CHANGE0,
      Q => MR_AN_ENABLE_CHANGE,
      R => SRESET
    );
MR_AN_ENABLE_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => AN_ENABLE_INT,
      Q => MR_AN_ENABLE_REG1,
      R => SRESET
    );
MR_AN_ENABLE_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MR_AN_ENABLE_REG1,
      Q => MR_AN_ENABLE_REG2,
      R => SRESET
    );
MR_LINK_STATUS_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA00"
    )
    port map (
      I0 => \^mr_link_status\,
      I1 => CLEAR_STATUS_REG2,
      I2 => CLEAR_STATUS_REG1,
      I3 => \^xmit_data_int\,
      I4 => SRESET,
      O => n_0_MR_LINK_STATUS_i_1
    );
MR_LINK_STATUS_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_MR_LINK_STATUS_i_1,
      Q => \^mr_link_status\,
      R => \<const0>\
    );
\MR_LP_ADV_ABILITY_INT[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => RX_CONFIG_REG(10),
      I1 => SRESET,
      I2 => SGMII_PHY_STATUS1_out,
      I3 => \^o8\,
      O => \n_0_MR_LP_ADV_ABILITY_INT[11]_i_1\
    );
\MR_LP_ADV_ABILITY_INT[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => RX_CONFIG_REG(11),
      I1 => SRESET,
      I2 => SGMII_PHY_STATUS1_out,
      I3 => \^o7\,
      O => \n_0_MR_LP_ADV_ABILITY_INT[12]_i_1\
    );
\MR_LP_ADV_ABILITY_INT[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => RX_CONFIG_REG(12),
      I1 => SRESET,
      I2 => SGMII_PHY_STATUS1_out,
      I3 => \^mr_lp_adv_ability\(0),
      O => \n_0_MR_LP_ADV_ABILITY_INT[13]_i_1\
    );
\MR_LP_ADV_ABILITY_INT[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => RX_CONFIG_REG(14),
      I1 => SRESET,
      I2 => SGMII_PHY_STATUS1_out,
      I3 => \^o6\,
      O => \n_0_MR_LP_ADV_ABILITY_INT[15]_i_1\
    );
\MR_LP_ADV_ABILITY_INT[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
    port map (
      I0 => RX_CONFIG_REG(15),
      I1 => SRESET,
      I2 => SGMII_PHY_STATUS1_out,
      I3 => \^mr_lp_adv_ability\(1),
      O => \n_0_MR_LP_ADV_ABILITY_INT[16]_i_1\
    );
\MR_LP_ADV_ABILITY_INT_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_LP_ADV_ABILITY_INT[11]_i_1\,
      Q => \^o8\,
      R => \<const0>\
    );
\MR_LP_ADV_ABILITY_INT_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_LP_ADV_ABILITY_INT[12]_i_1\,
      Q => \^o7\,
      R => \<const0>\
    );
\MR_LP_ADV_ABILITY_INT_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_LP_ADV_ABILITY_INT[13]_i_1\,
      Q => \^mr_lp_adv_ability\(0),
      R => \<const0>\
    );
\MR_LP_ADV_ABILITY_INT_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_LP_ADV_ABILITY_INT[15]_i_1\,
      Q => \^o6\,
      R => \<const0>\
    );
\MR_LP_ADV_ABILITY_INT_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MR_LP_ADV_ABILITY_INT[16]_i_1\,
      Q => \^mr_lp_adv_ability\(1),
      R => \<const0>\
    );
\MR_NP_RX_INT_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(9),
      Q => O9(9),
      R => SRESET
    );
\MR_NP_RX_INT_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(10),
      Q => O9(10),
      R => SRESET
    );
\MR_NP_RX_INT_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(11),
      Q => O9(11),
      R => SRESET
    );
\MR_NP_RX_INT_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(12),
      Q => O9(12),
      R => SRESET
    );
\MR_NP_RX_INT_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(13),
      Q => O9(13),
      R => SRESET
    );
\MR_NP_RX_INT_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(14),
      Q => O9(14),
      R => SRESET
    );
\MR_NP_RX_INT_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(15),
      Q => O9(15),
      R => SRESET
    );
\MR_NP_RX_INT_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(0),
      Q => O9(0),
      R => SRESET
    );
\MR_NP_RX_INT_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(1),
      Q => O9(1),
      R => SRESET
    );
\MR_NP_RX_INT_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(2),
      Q => O9(2),
      R => SRESET
    );
\MR_NP_RX_INT_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(3),
      Q => O9(3),
      R => SRESET
    );
\MR_NP_RX_INT_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(4),
      Q => O9(4),
      R => SRESET
    );
\MR_NP_RX_INT_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(5),
      Q => O9(5),
      R => SRESET
    );
\MR_NP_RX_INT_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(6),
      Q => O9(6),
      R => SRESET
    );
\MR_NP_RX_INT_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(7),
      Q => O9(7),
      R => SRESET
    );
\MR_NP_RX_INT_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const0>\,
      D => RX_CONFIG_REG(8),
      Q => O9(8),
      R => SRESET
    );
MR_REMOTE_FAULT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BBFB000000F0"
    )
    port map (
      I0 => CLEAR_STATUS_REG2,
      I1 => CLEAR_STATUS_REG1,
      I2 => GENERATE_REMOTE_FAULT,
      I3 => \^mr_lp_adv_ability\(1),
      I4 => SRESET,
      I5 => \^status_vector_ch0\(5),
      O => n_0_MR_REMOTE_FAULT_i_1
    );
MR_REMOTE_FAULT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_MR_REMOTE_FAULT_i_1,
      Q => \^status_vector_ch0\(5),
      R => \<const0>\
    );
MR_RESTART_AN_INT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010331000003300"
    )
    port map (
      I0 => n_0_MR_RESTART_AN_INT_i_2,
      I1 => SRESET,
      I2 => AN_ENABLE_INT,
      I3 => MR_RESTART_AN_SET_REG1,
      I4 => MR_RESTART_AN_SET_REG2,
      I5 => n_0_MR_RESTART_AN_INT_reg,
      O => n_0_MR_RESTART_AN_INT_i_1
    );
MR_RESTART_AN_INT_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_STATE_reg[0]\,
      I1 => \n_0_STATE_reg[3]\,
      I2 => \n_0_STATE_reg[2]\,
      I3 => \n_0_STATE_reg[1]\,
      O => n_0_MR_RESTART_AN_INT_i_2
    );
MR_RESTART_AN_INT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_MR_RESTART_AN_INT_i_1,
      Q => n_0_MR_RESTART_AN_INT_reg,
      R => \<const0>\
    );
MR_RESTART_AN_SET_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RESTART_AN_REG,
      Q => MR_RESTART_AN_SET_REG1,
      R => SRESET
    );
MR_RESTART_AN_SET_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MR_RESTART_AN_SET_REG1,
      Q => MR_RESTART_AN_SET_REG2,
      R => SRESET
    );
\PREVIOUS_STATE_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE_reg[0]\,
      Q => PREVIOUS_STATE(0),
      R => SRESET
    );
\PREVIOUS_STATE_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE_reg[1]\,
      Q => PREVIOUS_STATE(1),
      R => SRESET
    );
\PREVIOUS_STATE_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE_reg[2]\,
      Q => PREVIOUS_STATE(2),
      R => SRESET
    );
\PREVIOUS_STATE_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE_reg[3]\,
      Q => PREVIOUS_STATE(3),
      R => SRESET
    );
PULSE4096_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => TIMER4096_MSB_REG,
      I1 => \n_0_TIMER4096_reg[11]\,
      O => PULSE40960
    );
PULSE4096_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => PULSE40960,
      Q => PULSE4096,
      R => SRESET
    );
RECEIVED_IDLE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I3,
      Q => \^o2\,
      R => \<const0>\
    );
RUDI_INVALID_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_RUDI_INVALID_DELAY(1),
      Q => \^status_vector_ch0\(0),
      R => SRESET
    );
RX_CONFIG_REG_NULL_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I2,
      Q => \^o1\,
      R => \<const0>\
    );
\RX_CONFIG_REG_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(0),
      Q => \^q\(0),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(10),
      Q => \^q\(7),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(11),
      Q => \^q\(8),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(12),
      Q => \n_0_RX_CONFIG_REG_REG_reg[12]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(13),
      Q => \n_0_RX_CONFIG_REG_REG_reg[13]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(14),
      Q => p_0_in44_in,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(15),
      Q => p_0_in0_in,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(1),
      Q => \^q\(1),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(2),
      Q => \^q\(2),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(3),
      Q => \^q\(3),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(4),
      Q => \^q\(4),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(5),
      Q => \^q\(5),
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(6),
      Q => \n_0_RX_CONFIG_REG_REG_reg[6]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(7),
      Q => \n_0_RX_CONFIG_REG_REG_reg[7]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(8),
      Q => \n_0_RX_CONFIG_REG_REG_reg[8]\,
      R => SR(0)
    );
\RX_CONFIG_REG_REG_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_VALID,
      D => RX_CONFIG_REG(9),
      Q => \^q\(6),
      R => SR(0)
    );
\RX_CONFIG_SNAPSHOT[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000008"
    )
    port map (
      I0 => CO(0),
      I1 => \n_0_RX_CONFIG_SNAPSHOT[15]_i_3\,
      I2 => \n_0_RX_CONFIG_SNAPSHOT[15]_i_4\,
      I3 => \^o2\,
      I4 => RX_CONFIG_REG(15),
      I5 => p_0_in0_in,
      O => RX_CONFIG_SNAPSHOT
    );
\RX_CONFIG_SNAPSHOT[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => RX_CONFIG_VALID,
      I1 => ABILITY_MATCH,
      I2 => ABILITY_MATCH_2,
      I3 => n_0_MASK_RUDI_BUFERR_reg,
      I4 => RX_IDLE,
      O => \n_0_RX_CONFIG_SNAPSHOT[15]_i_3\
    );
\RX_CONFIG_SNAPSHOT[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \n_0_STATE_reg[3]\,
      I1 => \n_0_STATE_reg[0]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_STATE_reg[2]\,
      O => \n_0_RX_CONFIG_SNAPSHOT[15]_i_4\
    );
\RX_CONFIG_SNAPSHOT[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => \n_0_RX_CONFIG_REG_REG_reg[13]\,
      I1 => RX_CONFIG_REG(13),
      I2 => \n_0_RX_CONFIG_REG_REG_reg[12]\,
      I3 => RX_CONFIG_REG(12),
      O => O4(0)
    );
\RX_CONFIG_SNAPSHOT[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_RX_CONFIG_REG_REG_reg[6]\,
      I1 => RX_CONFIG_REG(6),
      I2 => RX_CONFIG_REG(7),
      I3 => \n_0_RX_CONFIG_REG_REG_reg[7]\,
      I4 => RX_CONFIG_REG(8),
      I5 => \n_0_RX_CONFIG_REG_REG_reg[8]\,
      O => S(0)
    );
\RX_CONFIG_SNAPSHOT_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(0),
      Q => O10(0),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(10),
      Q => O10(7),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(11),
      Q => O10(8),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(12),
      Q => \n_0_RX_CONFIG_SNAPSHOT_reg[12]\,
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(13),
      Q => \n_0_RX_CONFIG_SNAPSHOT_reg[13]\,
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(15),
      Q => \n_0_RX_CONFIG_SNAPSHOT_reg[15]\,
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(1),
      Q => O10(1),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(2),
      Q => O10(2),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(3),
      Q => O10(3),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(4),
      Q => O10(4),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(5),
      Q => O10(5),
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(6),
      Q => \n_0_RX_CONFIG_SNAPSHOT_reg[6]\,
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(7),
      Q => \n_0_RX_CONFIG_SNAPSHOT_reg[7]\,
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(8),
      Q => \n_0_RX_CONFIG_SNAPSHOT_reg[8]\,
      R => SRESET
    );
\RX_CONFIG_SNAPSHOT_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RX_CONFIG_SNAPSHOT,
      D => RX_CONFIG_REG(9),
      Q => O10(6),
      R => SRESET
    );
RX_IDLE_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_IDLE,
      Q => RX_IDLE_REG1,
      R => SRESET
    );
RX_IDLE_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_IDLE_REG1,
      Q => RX_IDLE_REG2,
      R => SRESET
    );
\RX_RUDI_INVALID_DELAY[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => RX_RUDI_INVALID,
      I1 => n_0_MASK_RUDI_BUFERR_reg,
      I2 => n_0_MASK_RUDI_CLKCOR_reg,
      O => RX_RUDI_INVALID_DELAY0
    );
\RX_RUDI_INVALID_DELAY_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_RUDI_INVALID_DELAY0,
      Q => RX_RUDI_INVALID_DELAY(0),
      R => SRESET
    );
\RX_RUDI_INVALID_DELAY_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_RUDI_INVALID_DELAY(0),
      Q => RX_RUDI_INVALID_DELAY(1),
      R => SRESET
    );
RX_RUDI_INVALID_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I1,
      Q => RX_RUDI_INVALID_REG,
      R => \<const0>\
    );
SGMII_PHY_STATUS_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => \^status_vector_ch0\(1),
      I1 => SGMII_PHY_STATUS1_out,
      I2 => RX_CONFIG_REG(15),
      I3 => SRESET,
      O => n_0_SGMII_PHY_STATUS_i_1
    );
SGMII_PHY_STATUS_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_SGMII_PHY_STATUS_i_1,
      Q => \^status_vector_ch0\(1),
      R => \<const0>\
    );
\SGMII_SPEED[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => RX_CONFIG_REG(10),
      I1 => SGMII_PHY_STATUS1_out,
      I2 => \^status_vector_ch0\(3),
      O => \n_0_SGMII_SPEED[0]_i_1\
    );
\SGMII_SPEED[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => RX_CONFIG_REG(11),
      I1 => SGMII_PHY_STATUS1_out,
      I2 => \^status_vector_ch0\(4),
      O => \n_0_SGMII_SPEED[1]_i_1\
    );
\SGMII_SPEED[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => n_0_START_LINK_TIMER_REG_i_3,
      I1 => \n_0_TX_CONFIG_REG_INT[15]_i_2\,
      I2 => PREVIOUS_STATE(3),
      I3 => PREVIOUS_STATE(2),
      I4 => PREVIOUS_STATE(0),
      I5 => PREVIOUS_STATE(1),
      O => SGMII_PHY_STATUS1_out
    );
\SGMII_SPEED_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_SGMII_SPEED[0]_i_1\,
      Q => \^status_vector_ch0\(3),
      R => SRESET
    );
\SGMII_SPEED_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_SGMII_SPEED[1]_i_1\,
      Q => \^status_vector_ch0\(4),
      S => SRESET
    );
START_LINK_TIMER_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => START_LINK_TIMER_REG,
      Q => START_LINK_TIMER_REG2,
      R => SRESET
    );
START_LINK_TIMER_REG_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAFFFFFFFF"
    )
    port map (
      I0 => n_0_START_LINK_TIMER_REG_i_2,
      I1 => LINK_TIMER_DONE,
      I2 => \n_0_TX_CONFIG_REG_INT[15]_i_2\,
      I3 => n_0_START_LINK_TIMER_REG_i_3,
      I4 => n_0_START_LINK_TIMER_REG_i_4,
      I5 => \n_0_STATE[3]_i_3\,
      O => START_LINK_TIMER
    );
START_LINK_TIMER_REG_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300200000002"
    )
    port map (
      I0 => AN_ENABLE_INT,
      I1 => \n_0_STATE_reg[3]\,
      I2 => \n_0_STATE_reg[0]\,
      I3 => \n_0_STATE_reg[1]\,
      I4 => \n_0_STATE_reg[2]\,
      I5 => n_0_START_LINK_TIMER_REG_i_5,
      O => n_0_START_LINK_TIMER_REG_i_2
    );
START_LINK_TIMER_REG_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_STATE_reg[2]\,
      I1 => \n_0_STATE_reg[1]\,
      O => n_0_START_LINK_TIMER_REG_i_3
    );
START_LINK_TIMER_REG_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o1\,
      I1 => ABILITY_MATCH,
      O => n_0_START_LINK_TIMER_REG_i_4
    );
START_LINK_TIMER_REG_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => n_0_ACKNOWLEDGE_MATCH_3_reg,
      I1 => ABILITY_MATCH,
      I2 => CONSISTENCY_MATCH,
      I3 => \^o1\,
      O => n_0_START_LINK_TIMER_REG_i_5
    );
START_LINK_TIMER_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => START_LINK_TIMER,
      Q => START_LINK_TIMER_REG,
      R => SRESET
    );
\STATE[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA2"
    )
    port map (
      I0 => \n_0_STATE[3]_i_3\,
      I1 => \n_0_STATE[0]_i_2\,
      I2 => \n_0_STATE[0]_i_3\,
      I3 => \n_0_STATE[0]_i_4\,
      I4 => \n_0_STATE_reg[3]\,
      O => \n_0_STATE[0]_i_1\
    );
\STATE[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8F8FCFBFBF8FF"
    )
    port map (
      I0 => n_0_START_LINK_TIMER_REG_i_4,
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_STATE_reg[0]\,
      I4 => LINK_TIMER_DONE,
      I5 => AN_ENABLE_INT,
      O => \n_0_STATE[0]_i_2\
    );
\STATE[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044444664"
    )
    port map (
      I0 => ABILITY_MATCH,
      I1 => \n_0_STATE_reg[0]\,
      I2 => TOGGLE_RX,
      I3 => \^q\(8),
      I4 => \^o1\,
      I5 => \n_0_STATE[0]_i_5\,
      O => \n_0_STATE[0]_i_3\
    );
\STATE[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202002002220020"
    )
    port map (
      I0 => \n_0_STATE_reg[1]\,
      I1 => \n_0_STATE_reg[2]\,
      I2 => ABILITY_MATCH,
      I3 => \^o1\,
      I4 => \n_0_STATE_reg[0]\,
      I5 => n_0_ACKNOWLEDGE_MATCH_3_reg,
      O => \n_0_STATE[0]_i_4\
    );
\STATE[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_STATE_reg[1]\,
      I1 => \n_0_STATE_reg[2]\,
      O => \n_0_STATE[0]_i_5\
    );
\STATE[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_STATE[3]_i_3\,
      I1 => \n_0_STATE[1]_i_2\,
      O => \n_0_STATE[1]_i_1\
    );
\STATE[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEF"
    )
    port map (
      I0 => \n_0_STATE_reg[3]\,
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE[1]_i_3\,
      I3 => \n_0_STATE[1]_i_4\,
      I4 => \n_0_STATE[2]_i_4\,
      O => \n_0_STATE[1]_i_2\
    );
\STATE[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FFFF005700FF00"
    )
    port map (
      I0 => ABILITY_MATCH,
      I1 => n_0_ACKNOWLEDGE_MATCH_3_reg,
      I2 => \^o1\,
      I3 => \n_0_STATE_reg[1]\,
      I4 => \n_0_STATE_reg[0]\,
      I5 => LINK_TIMER_DONE,
      O => \n_0_STATE[1]_i_3\
    );
\STATE[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000000000000000"
    )
    port map (
      I0 => \^o1\,
      I1 => ABILITY_MATCH,
      I2 => n_0_START_LINK_TIMER_REG_i_3,
      I3 => IDLE_MATCH,
      I4 => LINK_TIMER_DONE,
      I5 => \n_0_STATE_reg[0]\,
      O => \n_0_STATE[1]_i_4\
    );
\STATE[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_STATE[3]_i_3\,
      I1 => \n_0_STATE[2]_i_2\,
      O => \n_0_STATE[2]_i_1\
    );
\STATE[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBBBABABABABAB"
    )
    port map (
      I0 => \n_0_STATE_reg[3]\,
      I1 => \n_0_STATE[2]_i_3\,
      I2 => \n_0_STATE[2]_i_4\,
      I3 => \^q\(8),
      I4 => TOGGLE_RX,
      I5 => ABILITY_MATCH,
      O => \n_0_STATE[2]_i_2\
    );
\STATE[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F70007000700070"
    )
    port map (
      I0 => \^o1\,
      I1 => ABILITY_MATCH,
      I2 => \n_0_STATE_reg[2]\,
      I3 => \n_0_STATE_reg[1]\,
      I4 => \n_0_STATE_reg[0]\,
      I5 => n_0_START_LINK_TIMER_REG_i_5,
      O => \n_0_STATE[2]_i_3\
    );
\STATE[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00880888"
    )
    port map (
      I0 => \n_0_STATE_reg[2]\,
      I1 => \n_0_STATE_reg[1]\,
      I2 => \n_0_STATE_reg[0]\,
      I3 => ABILITY_MATCH,
      I4 => \^o1\,
      O => \n_0_STATE[2]_i_4\
    );
\STATE[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => \n_0_STATE[3]_i_2\,
      I1 => \n_0_STATE[3]_i_3\,
      I2 => AN_SYNC_STATUS,
      I3 => AN_ENABLE_INT,
      O => \n_0_STATE[3]_i_1\
    );
\STATE[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000203"
    )
    port map (
      I0 => \n_0_STATE_reg[3]\,
      I1 => \n_0_STATE_reg[1]\,
      I2 => \n_0_STATE_reg[0]\,
      I3 => AN_ENABLE_INT,
      I4 => \n_0_STATE_reg[2]\,
      O => \n_0_STATE[3]_i_2\
    );
\STATE[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000D00"
    )
    port map (
      I0 => \^xmit_config_int\,
      I1 => \n_0_STATE[3]_i_4\,
      I2 => n_0_MR_RESTART_AN_INT_reg,
      I3 => AN_SYNC_STATUS,
      I4 => MR_AN_ENABLE_CHANGE,
      O => \n_0_STATE[3]_i_3\
    );
\STATE[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => n_0_MASK_RUDI_CLKCOR_reg,
      I1 => n_0_MASK_RUDI_BUFERR_reg,
      I2 => RX_RUDI_INVALID,
      O => \n_0_STATE[3]_i_4\
    );
\STATE_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE[0]_i_1\,
      Q => \n_0_STATE_reg[0]\,
      R => SRESET
    );
\STATE_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE[1]_i_1\,
      Q => \n_0_STATE_reg[1]\,
      R => SRESET
    );
\STATE_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE[2]_i_1\,
      Q => \n_0_STATE_reg[2]\,
      R => SRESET
    );
\STATE_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_STATE[3]_i_1\,
      Q => \n_0_STATE_reg[3]\,
      R => SRESET
    );
SYNC_STATUS_HELD_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BF00AA"
    )
    port map (
      I0 => RXSYNC_STATUS,
      I1 => LINK_TIMER_SATURATED,
      I2 => PULSE4096,
      I3 => SRESET,
      I4 => SYNC_STATUS_HELD,
      O => n_0_SYNC_STATUS_HELD_i_1
    );
SYNC_STATUS_HELD_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_SYNC_STATUS_HELD_i_1,
      Q => SYNC_STATUS_HELD,
      R => \<const0>\
    );
\TIMER4096[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[3]\,
      O => \n_0_TIMER4096[0]_i_2\
    );
\TIMER4096[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[2]\,
      O => \n_0_TIMER4096[0]_i_3\
    );
\TIMER4096[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[1]\,
      O => \n_0_TIMER4096[0]_i_4\
    );
\TIMER4096[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[0]\,
      O => \n_0_TIMER4096[0]_i_5\
    );
\TIMER4096[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[7]\,
      O => \n_0_TIMER4096[4]_i_2\
    );
\TIMER4096[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[6]\,
      O => \n_0_TIMER4096[4]_i_3\
    );
\TIMER4096[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[5]\,
      O => \n_0_TIMER4096[4]_i_4\
    );
\TIMER4096[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[4]\,
      O => \n_0_TIMER4096[4]_i_5\
    );
\TIMER4096[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[11]\,
      O => \n_0_TIMER4096[8]_i_2\
    );
\TIMER4096[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[10]\,
      O => \n_0_TIMER4096[8]_i_3\
    );
\TIMER4096[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[9]\,
      O => \n_0_TIMER4096[8]_i_4\
    );
\TIMER4096[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_TIMER4096_reg[8]\,
      O => \n_0_TIMER4096[8]_i_5\
    );
TIMER4096_MSB_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TIMER4096_reg[11]\,
      Q => TIMER4096_MSB_REG,
      R => SRESET
    );
\TIMER4096_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_7_TIMER4096_reg[0]_i_1\,
      Q => \n_0_TIMER4096_reg[0]\,
      R => SRESET
    );
\TIMER4096_reg[0]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_TIMER4096_reg[0]_i_1\,
      CO(2) => \n_1_TIMER4096_reg[0]_i_1\,
      CO(1) => \n_2_TIMER4096_reg[0]_i_1\,
      CO(0) => \n_3_TIMER4096_reg[0]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_TIMER4096_reg[0]_i_1\,
      O(2) => \n_5_TIMER4096_reg[0]_i_1\,
      O(1) => \n_6_TIMER4096_reg[0]_i_1\,
      O(0) => \n_7_TIMER4096_reg[0]_i_1\,
      S(3) => \n_0_TIMER4096[0]_i_2\,
      S(2) => \n_0_TIMER4096[0]_i_3\,
      S(1) => \n_0_TIMER4096[0]_i_4\,
      S(0) => \n_0_TIMER4096[0]_i_5\
    );
\TIMER4096_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_5_TIMER4096_reg[8]_i_1\,
      Q => \n_0_TIMER4096_reg[10]\,
      R => SRESET
    );
\TIMER4096_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_4_TIMER4096_reg[8]_i_1\,
      Q => \n_0_TIMER4096_reg[11]\,
      R => SRESET
    );
\TIMER4096_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_6_TIMER4096_reg[0]_i_1\,
      Q => \n_0_TIMER4096_reg[1]\,
      R => SRESET
    );
\TIMER4096_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_5_TIMER4096_reg[0]_i_1\,
      Q => \n_0_TIMER4096_reg[2]\,
      R => SRESET
    );
\TIMER4096_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_4_TIMER4096_reg[0]_i_1\,
      Q => \n_0_TIMER4096_reg[3]\,
      R => SRESET
    );
\TIMER4096_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_7_TIMER4096_reg[4]_i_1\,
      Q => \n_0_TIMER4096_reg[4]\,
      R => SRESET
    );
\TIMER4096_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_TIMER4096_reg[0]_i_1\,
      CO(3) => \n_0_TIMER4096_reg[4]_i_1\,
      CO(2) => \n_1_TIMER4096_reg[4]_i_1\,
      CO(1) => \n_2_TIMER4096_reg[4]_i_1\,
      CO(0) => \n_3_TIMER4096_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_TIMER4096_reg[4]_i_1\,
      O(2) => \n_5_TIMER4096_reg[4]_i_1\,
      O(1) => \n_6_TIMER4096_reg[4]_i_1\,
      O(0) => \n_7_TIMER4096_reg[4]_i_1\,
      S(3) => \n_0_TIMER4096[4]_i_2\,
      S(2) => \n_0_TIMER4096[4]_i_3\,
      S(1) => \n_0_TIMER4096[4]_i_4\,
      S(0) => \n_0_TIMER4096[4]_i_5\
    );
\TIMER4096_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_6_TIMER4096_reg[4]_i_1\,
      Q => \n_0_TIMER4096_reg[5]\,
      R => SRESET
    );
\TIMER4096_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_5_TIMER4096_reg[4]_i_1\,
      Q => \n_0_TIMER4096_reg[6]\,
      R => SRESET
    );
\TIMER4096_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_4_TIMER4096_reg[4]_i_1\,
      Q => \n_0_TIMER4096_reg[7]\,
      R => SRESET
    );
\TIMER4096_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_7_TIMER4096_reg[8]_i_1\,
      Q => \n_0_TIMER4096_reg[8]\,
      R => SRESET
    );
\TIMER4096_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_TIMER4096_reg[4]_i_1\,
      CO(3) => \NLW_TIMER4096_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_TIMER4096_reg[8]_i_1\,
      CO(1) => \n_2_TIMER4096_reg[8]_i_1\,
      CO(0) => \n_3_TIMER4096_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_TIMER4096_reg[8]_i_1\,
      O(2) => \n_5_TIMER4096_reg[8]_i_1\,
      O(1) => \n_6_TIMER4096_reg[8]_i_1\,
      O(0) => \n_7_TIMER4096_reg[8]_i_1\,
      S(3) => \n_0_TIMER4096[8]_i_2\,
      S(2) => \n_0_TIMER4096[8]_i_3\,
      S(1) => \n_0_TIMER4096[8]_i_4\,
      S(0) => \n_0_TIMER4096[8]_i_5\
    );
\TIMER4096_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_6_TIMER4096_reg[8]_i_1\,
      Q => \n_0_TIMER4096_reg[9]\,
      R => SRESET
    );
TOGGLE_RX_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => TOGGLE_RX,
      I1 => SGMII_PHY_STATUS1_out,
      I2 => RX_CONFIG_REG(11),
      I3 => SRESET,
      O => n_0_TOGGLE_RX_i_1
    );
TOGGLE_RX_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_TOGGLE_RX_i_1,
      Q => TOGGLE_RX,
      R => \<const0>\
    );
TOGGLE_TX_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000505AA2A"
    )
    port map (
      I0 => TOGGLE_TX,
      I1 => \n_0_TX_CONFIG_REG_INT[15]_i_2\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_STATE_reg[2]\,
      I4 => SGMII_PHY_STATUS1_out,
      I5 => SRESET,
      O => n_0_TOGGLE_TX_i_1
    );
TOGGLE_TX_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_TOGGLE_TX_i_1,
      Q => TOGGLE_TX,
      R => \<const0>\
    );
\TX_CONFIG_REG_INT[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8AA38AA"
    )
    port map (
      I0 => \^o5\(0),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2\,
      I4 => I21,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[0]_i_1\
    );
\TX_CONFIG_REG_INT[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(10),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2\,
      I4 => I11,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[10]_i_1\
    );
\TX_CONFIG_REG_INT[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(11),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2\,
      I4 => TOGGLE_TX,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[11]_i_1\
    );
\TX_CONFIG_REG_INT[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(12),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2\,
      I4 => I10,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[12]_i_1\
    );
\TX_CONFIG_REG_INT[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(13),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2\,
      I4 => I9,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[13]_i_1\
    );
\TX_CONFIG_REG_INT[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABA8A88"
    )
    port map (
      I0 => \^o5\(14),
      I1 => \n_0_STATE_reg[3]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_STATE_reg[2]\,
      I4 => \n_0_STATE_reg[0]\,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[14]_i_1\
    );
\TX_CONFIG_REG_INT[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(15),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2\,
      I4 => TX_CONFIG_REG_INT1,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[15]_i_1\
    );
\TX_CONFIG_REG_INT[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_STATE_reg[3]\,
      I1 => \n_0_STATE_reg[0]\,
      O => \n_0_TX_CONFIG_REG_INT[15]_i_2\
    );
\TX_CONFIG_REG_INT[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(1),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2\,
      I4 => I20,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[1]_i_1\
    );
\TX_CONFIG_REG_INT[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(2),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2\,
      I4 => I19,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[2]_i_1\
    );
\TX_CONFIG_REG_INT[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(3),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2\,
      I4 => I18,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[3]_i_1\
    );
\TX_CONFIG_REG_INT[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(4),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2\,
      I4 => I17,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[4]_i_1\
    );
\TX_CONFIG_REG_INT[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(5),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2\,
      I4 => I16,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[5]_i_1\
    );
\TX_CONFIG_REG_INT[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(6),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2\,
      I4 => I15,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[6]_i_1\
    );
\TX_CONFIG_REG_INT[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(7),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2\,
      I4 => I14,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[7]_i_1\
    );
\TX_CONFIG_REG_INT[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(8),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2\,
      I4 => I13,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[8]_i_1\
    );
\TX_CONFIG_REG_INT[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8AA08AA"
    )
    port map (
      I0 => \^o5\(9),
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[1]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2\,
      I4 => I12,
      I5 => SRESET,
      O => \n_0_TX_CONFIG_REG_INT[9]_i_1\
    );
\TX_CONFIG_REG_INT_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[0]_i_1\,
      Q => \^o5\(0),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[10]_i_1\,
      Q => \^o5\(10),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[11]_i_1\,
      Q => \^o5\(11),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[12]_i_1\,
      Q => \^o5\(12),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[13]_i_1\,
      Q => \^o5\(13),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[14]_i_1\,
      Q => \^o5\(14),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[15]_i_1\,
      Q => \^o5\(15),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[1]_i_1\,
      Q => \^o5\(1),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[2]_i_1\,
      Q => \^o5\(2),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[3]_i_1\,
      Q => \^o5\(3),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[4]_i_1\,
      Q => \^o5\(4),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[5]_i_1\,
      Q => \^o5\(5),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[6]_i_1\,
      Q => \^o5\(6),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[7]_i_1\,
      Q => \^o5\(7),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[8]_i_1\,
      Q => \^o5\(8),
      R => \<const0>\
    );
\TX_CONFIG_REG_INT_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_CONFIG_REG_INT[9]_i_1\,
      Q => \^o5\(9),
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
XMIT_CONFIG_INT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABAAAAAA"
    )
    port map (
      I0 => \n_0_XMIT_CONFIG_INT_i_2__3\,
      I1 => \n_0_STATE_reg[1]\,
      I2 => \n_0_STATE_reg[2]\,
      I3 => \n_0_TX_CONFIG_REG_INT[15]_i_2\,
      I4 => AN_ENABLE_INT,
      I5 => SRESET,
      O => n_0_XMIT_CONFIG_INT_i_1
    );
\XMIT_CONFIG_INT_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA28AAAAAA288"
    )
    port map (
      I0 => \^xmit_config_int\,
      I1 => \n_0_STATE_reg[0]\,
      I2 => \n_0_STATE_reg[3]\,
      I3 => \n_0_STATE_reg[2]\,
      I4 => \n_0_STATE_reg[1]\,
      I5 => AN_ENABLE_INT,
      O => \n_0_XMIT_CONFIG_INT_i_2__3\
    );
XMIT_CONFIG_INT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_XMIT_CONFIG_INT_i_1,
      Q => \^xmit_config_int\,
      R => \<const0>\
    );
XMIT_DATA_INT_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0180"
    )
    port map (
      I0 => \n_0_STATE_reg[1]\,
      I1 => \n_0_STATE_reg[2]\,
      I2 => \n_0_STATE_reg[0]\,
      I3 => \n_0_STATE_reg[3]\,
      O => XMIT_DATA_INT0
    );
XMIT_DATA_INT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => XMIT_DATA_INT0,
      Q => \^xmit_data_int\,
      R => SRESET
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiMDIO_INTERFACE is
  port (
    mdio_o_ch3 : out STD_LOGIC;
    mdio_t_ch3 : out STD_LOGIC;
    LOOPBACK_REG : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    SRESET : in STD_LOGIC;
    MDC_RISING_REG1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    \MDIO_IN__0\ : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SOFT_RESET_2 : in STD_LOGIC;
    MR_LP_ADV_ABILITY : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    RESTART_AN_REG : in STD_LOGIC;
    status_vector_ch3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MR_LINK_STATUS : in STD_LOGIC;
    phyad_ch3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I5 : in STD_LOGIC;
    AN_INTERRUPT_ENABLE : in STD_LOGIC;
    I6 : in STD_LOGIC;
    MR_AN_COMPLETE : in STD_LOGIC;
    AN_COMPLETE_REG1 : in STD_LOGIC;
    an_interrupt_ch3 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    CLEAR_STATUS_REG : in STD_LOGIC;
    I8 : in STD_LOGIC
  );
end quadsgmiiMDIO_INTERFACE;

architecture STRUCTURE of quadsgmiiMDIO_INTERFACE is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal ADDRESS_MATCH_COMB : STD_LOGIC;
  signal ADDR_RD : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ADDR_WR : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal AN_INTERRUPT_ENABLE7_out : STD_LOGIC;
  signal \BIT_COUNT_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal CLEAR_STATUS_REG_COMB : STD_LOGIC;
  signal DATA_OUT : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal LAST_DATA_SHIFT : STD_LOGIC;
  signal LAST_DATA_SHIFT0 : STD_LOGIC;
  signal MDC_RISING_OUT : STD_LOGIC;
  signal MDC_RISING_REG1_0 : STD_LOGIC;
  signal MDC_RISING_REG2 : STD_LOGIC;
  signal OPCODE : STD_LOGIC;
  signal RD : STD_LOGIC;
  signal RUNDISP_EN_REG : STD_LOGIC;
  signal SHIFT_REG0 : STD_LOGIC;
  signal WE : STD_LOGIC;
  signal \n_0_ADDRESS_MATCH_i_1__2\ : STD_LOGIC;
  signal \n_0_ADDRESS_MATCH_i_2__2\ : STD_LOGIC;
  signal \n_0_ADDRESS_MATCH_i_3__2\ : STD_LOGIC;
  signal \n_0_ADDRESS_MATCH_i_4__2\ : STD_LOGIC;
  signal \n_0_ADDRESS_MATCH_i_6__2\ : STD_LOGIC;
  signal \n_0_ADDRESS_MATCH_i_7__2\ : STD_LOGIC;
  signal n_0_ADDRESS_MATCH_reg : STD_LOGIC;
  signal \n_0_ADDR_WR[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_3__2\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_4__2\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_5__2\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_6__2\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_7__2\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_8__2\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_9__2\ : STD_LOGIC;
  signal \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[0]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_10__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_11__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_12__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_13__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_2__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_3__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_4__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_5__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_6__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_7__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_8__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_9__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[1]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[2]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[3]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[4]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[5]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[5]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[6]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[7]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[7]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[8]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[8]_i_2__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[8]_i_3__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[9]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[9]_i_2__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[9]\ : STD_LOGIC;
  signal \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_4__2\ : STD_LOGIC;
  signal \n_0_LAST_DATA_SHIFT_i_2__2\ : STD_LOGIC;
  signal \n_0_LAST_DATA_SHIFT_i_3__2\ : STD_LOGIC;
  signal \n_0_MDIO_OUT_i_1__2\ : STD_LOGIC;
  signal \n_0_MDIO_OUT_i_2__2\ : STD_LOGIC;
  signal \n_0_MDIO_OUT_i_3__2\ : STD_LOGIC;
  signal \n_0_MDIO_OUT_i_4__2\ : STD_LOGIC;
  signal \n_0_MDIO_TRI_i_1__2\ : STD_LOGIC;
  signal \n_0_MDIO_TRI_i_2__2\ : STD_LOGIC;
  signal \n_0_MDIO_TRI_i_3__2\ : STD_LOGIC;
  signal \n_0_OPCODE[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_OPCODE[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_OPCODE_reg[0]\ : STD_LOGIC;
  signal \n_0_OPCODE_reg[1]\ : STD_LOGIC;
  signal \n_0_RD_i_1__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[0]_i_3__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[10]_i_1__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[10]_i_2__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[10]_i_3__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[11]_i_1__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[11]_i_2__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[11]_i_3__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[12]_i_1__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[12]_i_2__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[12]_i_3__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[13]_i_1__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[13]_i_2__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[14]_i_1__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[14]_i_2__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[14]_i_3__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[15]_i_2__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[15]_i_3__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[15]_i_4__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[15]_i_5__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[15]_i_6__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[1]_i_3__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[2]_i_2__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[3]_i_2__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[4]_i_2__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[4]_i_3__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[5]_i_2__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[5]_i_3__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[6]_i_2__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[7]_i_2__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[8]_i_2__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[9]_i_1__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[9]_i_2__2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG_reg[13]\ : STD_LOGIC;
  signal \n_0_SHIFT_REG_reg[4]\ : STD_LOGIC;
  signal \n_0_SHIFT_REG_reg[6]\ : STD_LOGIC;
  signal \n_0_SHIFT_REG_reg[7]\ : STD_LOGIC;
  signal \n_0_WE_i_1__2\ : STD_LOGIC;
  signal \n_0_WE_i_2__2\ : STD_LOGIC;
  signal \n_0_WE_i_3__2\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ADDRESS_MATCH_i_2__2\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \ADDRESS_MATCH_i_3__2\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \ADDRESS_MATCH_i_4__2\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \BIT_COUNT[1]_i_1__2\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \BIT_COUNT[2]_i_1__2\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \BIT_COUNT[3]_i_8__2\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \BIT_COUNT[3]_i_9__2\ : label is "soft_lutpair456";
  attribute counter : integer;
  attribute counter of \BIT_COUNT_reg[0]\ : label is 33;
  attribute counter of \BIT_COUNT_reg[1]\ : label is 33;
  attribute counter of \BIT_COUNT_reg[2]\ : label is 33;
  attribute counter of \BIT_COUNT_reg[3]\ : label is 33;
  attribute SOFT_HLUTNM of \CLEAR_STATUS_REG_i_1__2\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.AN_ENABLE_REG_i_1__2\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_i_1__2\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.ISOLATE_REG_i_1__2\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.ISOLATE_REG_i_2__2\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.LOOPBACK_REG_i_1__2\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.POWERDOWN_REG_i_1__2\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.RESET_REG_i_1__2\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_1__2\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[10]_i_12__2\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[10]_i_13__2\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[10]_i_1__6\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[10]_i_5__2\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[10]_i_8__2\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[1]_i_1__6\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[2]_i_1__6\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[3]_i_1__6\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[4]_i_1__6\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[6]_i_1__6\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[7]_i_1__6\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[8]_i_2__6\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[8]_i_3__6\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[9]_i_2__5\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_1__2\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_4__2\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \MDIO_OUT_i_2__2\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \MDIO_TRI_i_3__2\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \OPCODE[0]_i_1__2\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \OPCODE[1]_i_1__2\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \RD_i_1__2\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \SHIFT_REG[13]_i_1__2\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \SHIFT_REG[15]_i_2__2\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \SHIFT_REG[15]_i_5__2\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \SHIFT_REG[2]_i_1__2\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \SHIFT_REG[4]_i_1__2\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \SHIFT_REG[6]_i_1__2\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \SHIFT_REG[7]_i_1__2\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \WE_i_2__2\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \WE_i_3__2\ : label is "soft_lutpair453";
begin
\ADDRESS_MATCH_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAABAAA8"
    )
    port map (
      I0 => n_0_ADDRESS_MATCH_reg,
      I1 => \n_0_ADDRESS_MATCH_i_2__2\,
      I2 => \n_0_ADDRESS_MATCH_i_3__2\,
      I3 => \n_0_ADDRESS_MATCH_i_4__2\,
      I4 => ADDRESS_MATCH_COMB,
      I5 => SRESET,
      O => \n_0_ADDRESS_MATCH_i_1__2\
    );
\ADDRESS_MATCH_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[6]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[4]\,
      I4 => MDC_RISING_REG1,
      O => \n_0_ADDRESS_MATCH_i_2__2\
    );
\ADDRESS_MATCH_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[1]\,
      I1 => \n_0_FSM_onehot_STATE_reg[0]\,
      I2 => \n_0_FSM_onehot_STATE_reg[3]\,
      I3 => \n_0_FSM_onehot_STATE_reg[2]\,
      O => \n_0_ADDRESS_MATCH_i_3__2\
    );
\ADDRESS_MATCH_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[8]\,
      I1 => \n_0_FSM_onehot_STATE_reg[9]\,
      I2 => \n_0_FSM_onehot_STATE_reg[10]\,
      O => \n_0_ADDRESS_MATCH_i_4__2\
    );
\ADDRESS_MATCH_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF41000041"
    )
    port map (
      I0 => \n_0_ADDRESS_MATCH_i_6__2\,
      I1 => phyad_ch3(1),
      I2 => DATA_OUT(0),
      I3 => phyad_ch3(3),
      I4 => DATA_OUT(2),
      I5 => \n_0_ADDRESS_MATCH_i_7__2\,
      O => ADDRESS_MATCH_COMB
    );
\ADDRESS_MATCH_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => phyad_ch3(4),
      I1 => DATA_OUT(3),
      I2 => ADDR_RD(0),
      I3 => phyad_ch3(0),
      I4 => DATA_OUT(1),
      I5 => phyad_ch3(2),
      O => \n_0_ADDRESS_MATCH_i_6__2\
    );
\ADDRESS_MATCH_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => DATA_OUT(0),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(3),
      I4 => DATA_OUT(2),
      O => \n_0_ADDRESS_MATCH_i_7__2\
    );
ADDRESS_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_ADDRESS_MATCH_i_1__2\,
      Q => n_0_ADDRESS_MATCH_reg,
      R => \<const0>\
    );
\ADDR_WR[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => MDC_RISING_REG1,
      I1 => \n_0_SHIFT_REG[15]_i_3__2\,
      O => \n_0_ADDR_WR[4]_i_1__2\
    );
\ADDR_WR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_ADDR_WR[4]_i_1__2\,
      D => ADDR_RD(0),
      Q => ADDR_WR(0),
      R => SRESET
    );
\ADDR_WR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_ADDR_WR[4]_i_1__2\,
      D => DATA_OUT(0),
      Q => ADDR_WR(1),
      R => SRESET
    );
\ADDR_WR_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_ADDR_WR[4]_i_1__2\,
      D => DATA_OUT(1),
      Q => ADDR_WR(2),
      R => SRESET
    );
\ADDR_WR_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_ADDR_WR[4]_i_1__2\,
      D => DATA_OUT(2),
      Q => ADDR_WR(3),
      R => SRESET
    );
\ADDR_WR_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_ADDR_WR[4]_i_1__2\,
      D => DATA_OUT(3),
      Q => ADDR_WR(4),
      R => SRESET
    );
\BIT_COUNT[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \n_0_BIT_COUNT[3]_i_4__2\,
      I1 => \BIT_COUNT_reg__0\(0),
      I2 => \n_0_BIT_COUNT[3]_i_3__2\,
      O => p_0_in(0)
    );
\BIT_COUNT[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      I0 => \n_0_BIT_COUNT[3]_i_3__2\,
      I1 => \BIT_COUNT_reg__0\(1),
      I2 => \BIT_COUNT_reg__0\(0),
      O => p_0_in(1)
    );
\BIT_COUNT[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E1FF"
    )
    port map (
      I0 => \BIT_COUNT_reg__0\(0),
      I1 => \BIT_COUNT_reg__0\(1),
      I2 => \BIT_COUNT_reg__0\(2),
      I3 => \n_0_BIT_COUNT[3]_i_3__2\,
      O => p_0_in(2)
    );
\BIT_COUNT[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
    port map (
      I0 => MDC_RISING_REG1,
      I1 => \BIT_COUNT_reg__0\(2),
      I2 => \BIT_COUNT_reg__0\(0),
      I3 => \BIT_COUNT_reg__0\(1),
      I4 => \BIT_COUNT_reg__0\(3),
      I5 => \n_0_BIT_COUNT[3]_i_3__2\,
      O => \n_0_BIT_COUNT[3]_i_1__2\
    );
\BIT_COUNT[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA90000"
    )
    port map (
      I0 => \BIT_COUNT_reg__0\(3),
      I1 => \BIT_COUNT_reg__0\(0),
      I2 => \BIT_COUNT_reg__0\(1),
      I3 => \BIT_COUNT_reg__0\(2),
      I4 => \n_0_BIT_COUNT[3]_i_3__2\,
      I5 => \n_0_BIT_COUNT[3]_i_4__2\,
      O => p_0_in(3)
    );
\BIT_COUNT[3]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F33F"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[8]_i_3__6\,
      I1 => \n_0_BIT_COUNT[3]_i_5__2\,
      I2 => \n_0_FSM_onehot_STATE_reg[3]\,
      I3 => \n_0_FSM_onehot_STATE_reg[7]\,
      I4 => \n_0_FSM_onehot_STATE_reg[4]\,
      O => \n_0_BIT_COUNT[3]_i_3__2\
    );
\BIT_COUNT[3]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000808800080"
    )
    port map (
      I0 => \n_0_BIT_COUNT[3]_i_6__2\,
      I1 => \n_0_BIT_COUNT[3]_i_5__2\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[4]\,
      I4 => \n_0_FSM_onehot_STATE[8]_i_3__6\,
      I5 => \n_0_FSM_onehot_STATE_reg[3]\,
      O => \n_0_BIT_COUNT[3]_i_4__2\
    );
\BIT_COUNT[3]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[10]\,
      I1 => \n_0_FSM_onehot_STATE_reg[2]\,
      I2 => \n_0_FSM_onehot_STATE_reg[5]\,
      I3 => \n_0_FSM_onehot_STATE_reg[6]\,
      I4 => \n_0_BIT_COUNT[3]_i_7__2\,
      I5 => \n_0_BIT_COUNT[3]_i_8__2\,
      O => \n_0_BIT_COUNT[3]_i_5__2\
    );
\BIT_COUNT[3]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_BIT_COUNT[3]_i_9__2\,
      I1 => \n_0_ADDRESS_MATCH_i_4__2\,
      I2 => \n_0_FSM_onehot_STATE_reg[5]\,
      I3 => \n_0_FSM_onehot_STATE_reg[4]\,
      I4 => \n_0_FSM_onehot_STATE_reg[6]\,
      I5 => \n_0_FSM_onehot_STATE_reg[0]\,
      O => \n_0_BIT_COUNT[3]_i_6__2\
    );
\BIT_COUNT[3]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[0]\,
      I1 => \n_0_FSM_onehot_STATE_reg[1]\,
      O => \n_0_BIT_COUNT[3]_i_7__2\
    );
\BIT_COUNT[3]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[9]\,
      I1 => \n_0_FSM_onehot_STATE_reg[8]\,
      O => \n_0_BIT_COUNT[3]_i_8__2\
    );
\BIT_COUNT[3]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[1]\,
      I1 => \n_0_FSM_onehot_STATE_reg[7]\,
      I2 => \n_0_FSM_onehot_STATE_reg[3]\,
      I3 => \n_0_FSM_onehot_STATE_reg[2]\,
      O => \n_0_BIT_COUNT[3]_i_9__2\
    );
\BIT_COUNT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \n_0_BIT_COUNT[3]_i_1__2\,
      D => p_0_in(0),
      Q => \BIT_COUNT_reg__0\(0),
      R => \<const0>\
    );
\BIT_COUNT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \n_0_BIT_COUNT[3]_i_1__2\,
      D => p_0_in(1),
      Q => \BIT_COUNT_reg__0\(1),
      R => \<const0>\
    );
\BIT_COUNT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \n_0_BIT_COUNT[3]_i_1__2\,
      D => p_0_in(2),
      Q => \BIT_COUNT_reg__0\(2),
      R => \<const0>\
    );
\BIT_COUNT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \n_0_BIT_COUNT[3]_i_1__2\,
      D => p_0_in(3),
      Q => \BIT_COUNT_reg__0\(3),
      R => \<const0>\
    );
\CLEAR_STATUS_REG_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => CLEAR_STATUS_REG_COMB,
      I1 => MDC_RISING_OUT,
      I2 => CLEAR_STATUS_REG,
      O => O8
    );
\CLEAR_STATUS_REG_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => ADDR_WR(3),
      I1 => RD,
      I2 => ADDR_WR(2),
      I3 => ADDR_WR(1),
      I4 => ADDR_WR(4),
      I5 => ADDR_WR(0),
      O => CLEAR_STATUS_REG_COMB
    );
\CONFIG_REG_WITH_AN.AN_ENABLE_REG_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__2\,
      I1 => DATA_OUT(12),
      O => O12
    );
\CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23332000"
    )
    port map (
      I0 => DATA_OUT(8),
      I1 => SRESET,
      I2 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__2\,
      I3 => MDC_RISING_OUT,
      I4 => I5,
      O => O1
    );
\CONFIG_REG_WITH_AN.ISOLATE_REG_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => MDC_RISING_OUT,
      I1 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__2\,
      O => LOOPBACK_REG
    );
\CONFIG_REG_WITH_AN.ISOLATE_REG_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__2\,
      I1 => DATA_OUT(10),
      O => O11
    );
\CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => ADDR_WR(3),
      I1 => WE,
      I2 => ADDR_WR(0),
      I3 => ADDR_WR(4),
      I4 => ADDR_WR(2),
      I5 => ADDR_WR(1),
      O => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__2\
    );
\CONFIG_REG_WITH_AN.LOOPBACK_REG_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__2\,
      I1 => DATA_OUT(14),
      O => O13
    );
\CONFIG_REG_WITH_AN.POWERDOWN_REG_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__2\,
      I1 => DATA_OUT(11),
      I2 => MDC_RISING_OUT,
      I3 => I3,
      O => O6
    );
\CONFIG_REG_WITH_AN.RESET_REG_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => DATA_OUT(15),
      I1 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__2\,
      I2 => MDC_RISING_OUT,
      I3 => SOFT_RESET_2,
      O => O7
    );
\CONFIG_REG_WITH_AN.RESTART_AN_REG_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080F0800"
    )
    port map (
      I0 => DATA_OUT(9),
      I1 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__2\,
      I2 => SRESET,
      I3 => MDC_RISING_OUT,
      I4 => RESTART_AN_REG,
      O => O5
    );
\CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__2\,
      I1 => DATA_OUT(5),
      O => O10
    );
\FSM_onehot_STATE[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF0020FF00"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[7]_i_2__2\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_4__2\,
      I2 => ADDR_RD(0),
      I3 => \n_0_FSM_onehot_STATE[10]_i_2__6\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_5__2\,
      I5 => \n_0_FSM_onehot_STATE[10]_i_3__2\,
      O => \n_0_FSM_onehot_STATE[0]_i_1__6\
    );
\FSM_onehot_STATE[10]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000333373337"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[9]\,
      I1 => \n_0_FSM_onehot_STATE_reg[10]\,
      I2 => \n_0_FSM_onehot_STATE_reg[6]\,
      I3 => \n_0_FSM_onehot_STATE_reg[7]\,
      I4 => \n_0_FSM_onehot_STATE_reg[3]\,
      I5 => \n_0_FSM_onehot_STATE_reg[2]\,
      O => \n_0_FSM_onehot_STATE[10]_i_10__2\
    );
\FSM_onehot_STATE[10]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[2]\,
      I1 => \n_0_FSM_onehot_STATE_reg[10]\,
      I2 => \n_0_FSM_onehot_STATE_reg[4]\,
      I3 => \n_0_FSM_onehot_STATE_reg[0]\,
      I4 => \n_0_FSM_onehot_STATE_reg[6]\,
      I5 => \n_0_FSM_onehot_STATE_reg[8]\,
      O => \n_0_FSM_onehot_STATE[10]_i_11__2\
    );
\FSM_onehot_STATE[10]_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[4]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[6]\,
      O => \n_0_FSM_onehot_STATE[10]_i_12__2\
    );
\FSM_onehot_STATE[10]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[6]\,
      I1 => \n_0_FSM_onehot_STATE_reg[7]\,
      O => \n_0_FSM_onehot_STATE[10]_i_13__2\
    );
\FSM_onehot_STATE[10]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__6\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_3__2\,
      I2 => \n_0_FSM_onehot_STATE[10]_i_4__2\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_5__2\,
      O => \n_0_FSM_onehot_STATE[10]_i_1__6\
    );
\FSM_onehot_STATE[10]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010110"
    )
    port map (
      I0 => \n_0_ADDRESS_MATCH_i_4__2\,
      I1 => \n_0_ADDRESS_MATCH_i_3__2\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[6]\,
      I4 => \n_0_FSM_onehot_STATE_reg[5]\,
      I5 => \n_0_FSM_onehot_STATE_reg[4]\,
      O => \n_0_FSM_onehot_STATE[10]_i_2__6\
    );
\FSM_onehot_STATE[10]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_6__2\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_7__2\,
      I2 => \n_0_FSM_onehot_STATE[10]_i_8__2\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_9__2\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_10__2\,
      O => \n_0_FSM_onehot_STATE[10]_i_3__2\
    );
\FSM_onehot_STATE[10]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010114"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_11__2\,
      I1 => \n_0_FSM_onehot_STATE_reg[5]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[9]\,
      I4 => \n_0_FSM_onehot_STATE_reg[3]\,
      I5 => \n_0_FSM_onehot_STATE_reg[1]\,
      O => \n_0_FSM_onehot_STATE[10]_i_4__2\
    );
\FSM_onehot_STATE[10]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[10]\,
      I1 => \n_0_FSM_onehot_STATE_reg[9]\,
      I2 => \n_0_FSM_onehot_STATE_reg[8]\,
      I3 => \n_0_ADDRESS_MATCH_i_3__2\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_12__2\,
      O => \n_0_FSM_onehot_STATE[10]_i_5__2\
    );
\FSM_onehot_STATE[10]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001010101000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[4]\,
      I2 => \n_0_FSM_onehot_STATE[10]_i_13__2\,
      I3 => \n_0_FSM_onehot_STATE_reg[10]\,
      I4 => \n_0_FSM_onehot_STATE_reg[9]\,
      I5 => \n_0_FSM_onehot_STATE_reg[8]\,
      O => \n_0_FSM_onehot_STATE[10]_i_6__2\
    );
\FSM_onehot_STATE[10]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[8]\,
      I1 => \n_0_FSM_onehot_STATE_reg[9]\,
      I2 => \n_0_FSM_onehot_STATE_reg[4]\,
      I3 => \n_0_FSM_onehot_STATE_reg[5]\,
      I4 => \n_0_FSM_onehot_STATE_reg[0]\,
      I5 => \n_0_FSM_onehot_STATE_reg[1]\,
      O => \n_0_FSM_onehot_STATE[10]_i_7__2\
    );
\FSM_onehot_STATE[10]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[10]\,
      I1 => \n_0_FSM_onehot_STATE_reg[6]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[3]\,
      I4 => \n_0_FSM_onehot_STATE_reg[2]\,
      O => \n_0_FSM_onehot_STATE[10]_i_8__2\
    );
\FSM_onehot_STATE[10]_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000177"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[7]\,
      I1 => \n_0_FSM_onehot_STATE_reg[6]\,
      I2 => \n_0_FSM_onehot_STATE_reg[10]\,
      I3 => \n_0_FSM_onehot_STATE_reg[3]\,
      I4 => \n_0_ADDRESS_MATCH_i_3__2\,
      O => \n_0_FSM_onehot_STATE[10]_i_9__2\
    );
\FSM_onehot_STATE[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__6\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__2\,
      I2 => \n_0_FSM_onehot_STATE[7]_i_2__2\,
      I3 => ADDR_RD(0),
      O => \n_0_FSM_onehot_STATE[1]_i_1__6\
    );
\FSM_onehot_STATE[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__6\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__2\,
      I2 => \n_0_FSM_onehot_STATE[7]_i_2__2\,
      I3 => ADDR_RD(0),
      I4 => \n_0_FSM_onehot_STATE[10]_i_4__2\,
      O => \n_0_FSM_onehot_STATE[2]_i_1__6\
    );
\FSM_onehot_STATE[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__6\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__2\,
      I2 => \n_0_FSM_onehot_STATE[7]_i_2__2\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_4__2\,
      O => \n_0_FSM_onehot_STATE[3]_i_1__6\
    );
\FSM_onehot_STATE[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00084040"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__6\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__2\,
      I2 => \n_0_FSM_onehot_STATE[10]_i_4__2\,
      I3 => \n_0_FSM_onehot_STATE[8]_i_3__6\,
      I4 => \n_0_FSM_onehot_STATE[7]_i_2__2\,
      O => \n_0_FSM_onehot_STATE[4]_i_1__6\
    );
\FSM_onehot_STATE[5]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080800"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__6\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__2\,
      I2 => \n_0_FSM_onehot_STATE[5]_i_2__2\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_4__2\,
      I4 => \n_0_FSM_onehot_STATE[8]_i_3__6\,
      O => \n_0_FSM_onehot_STATE[5]_i_1__6\
    );
\FSM_onehot_STATE[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[7]\,
      I1 => \n_0_FSM_onehot_STATE_reg[10]\,
      I2 => \n_0_FSM_onehot_STATE_reg[6]\,
      I3 => \n_0_FSM_onehot_STATE_reg[3]\,
      I4 => \n_0_FSM_onehot_STATE_reg[2]\,
      I5 => \n_0_FSM_onehot_STATE[10]_i_7__2\,
      O => \n_0_FSM_onehot_STATE[5]_i_2__2\
    );
\FSM_onehot_STATE[6]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__6\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__2\,
      I2 => \n_0_FSM_onehot_STATE[7]_i_2__2\,
      I3 => \n_0_FSM_onehot_STATE[8]_i_3__6\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_4__2\,
      O => \n_0_FSM_onehot_STATE[6]_i_1__6\
    );
\FSM_onehot_STATE[7]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__6\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__2\,
      I2 => \n_0_FSM_onehot_STATE[7]_i_2__2\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_4__2\,
      O => \n_0_FSM_onehot_STATE[7]_i_1__6\
    );
\FSM_onehot_STATE[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEEB"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_7__2\,
      I1 => \n_0_FSM_onehot_STATE_reg[7]\,
      I2 => \n_0_FSM_onehot_STATE_reg[10]\,
      I3 => \n_0_FSM_onehot_STATE_reg[6]\,
      I4 => \n_0_FSM_onehot_STATE_reg[3]\,
      I5 => \n_0_FSM_onehot_STATE_reg[2]\,
      O => \n_0_FSM_onehot_STATE[7]_i_2__2\
    );
\FSM_onehot_STATE[8]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888B"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[8]_i_2__6\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__2\,
      I2 => \n_0_FSM_onehot_STATE[8]_i_3__6\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_4__2\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_3__2\,
      I5 => \n_0_FSM_onehot_STATE[10]_i_2__6\,
      O => \n_0_FSM_onehot_STATE[8]_i_1__6\
    );
\FSM_onehot_STATE[8]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[5]_i_2__2\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__2\,
      I2 => \n_0_FSM_onehot_STATE[10]_i_2__6\,
      I3 => \n_0_FSM_onehot_STATE[7]_i_2__2\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_4__2\,
      O => \n_0_FSM_onehot_STATE[8]_i_2__6\
    );
\FSM_onehot_STATE[8]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \BIT_COUNT_reg__0\(2),
      I1 => \BIT_COUNT_reg__0\(0),
      I2 => \BIT_COUNT_reg__0\(1),
      I3 => \BIT_COUNT_reg__0\(3),
      O => \n_0_FSM_onehot_STATE[8]_i_3__6\
    );
\FSM_onehot_STATE[9]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__6\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_3__2\,
      I2 => \n_0_FSM_onehot_STATE[9]_i_2__5\,
      I3 => \BIT_COUNT_reg__0\(2),
      I4 => \n_0_FSM_onehot_STATE[10]_i_4__2\,
      I5 => \n_0_FSM_onehot_STATE[10]_i_5__2\,
      O => \n_0_FSM_onehot_STATE[9]_i_1__6\
    );
\FSM_onehot_STATE[9]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \BIT_COUNT_reg__0\(3),
      I1 => \BIT_COUNT_reg__0\(1),
      I2 => \BIT_COUNT_reg__0\(0),
      O => \n_0_FSM_onehot_STATE[9]_i_2__5\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[0]_i_1__6\,
      Q => \n_0_FSM_onehot_STATE_reg[0]\,
      S => SRESET
    );
\FSM_onehot_STATE_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[10]_i_1__6\,
      Q => \n_0_FSM_onehot_STATE_reg[10]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[1]_i_1__6\,
      Q => \n_0_FSM_onehot_STATE_reg[1]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[2]_i_1__6\,
      Q => \n_0_FSM_onehot_STATE_reg[2]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[3]_i_1__6\,
      Q => \n_0_FSM_onehot_STATE_reg[3]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[4]_i_1__6\,
      Q => \n_0_FSM_onehot_STATE_reg[4]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[5]_i_1__6\,
      Q => \n_0_FSM_onehot_STATE_reg[5]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[6]_i_1__6\,
      Q => \n_0_FSM_onehot_STATE_reg[6]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[7]_i_1__6\,
      Q => \n_0_FSM_onehot_STATE_reg[7]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[8]_i_1__6\,
      Q => \n_0_FSM_onehot_STATE_reg[8]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[9]_i_1__6\,
      Q => \n_0_FSM_onehot_STATE_reg[9]\,
      R => SRESET
    );
\GEN_INTERRUPT_LOGIC.AN_COMPLETE_REG1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => MR_AN_COMPLETE,
      I1 => MDC_RISING_OUT,
      I2 => AN_COMPLETE_REG1,
      O => O9
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      I0 => AN_INTERRUPT_ENABLE,
      I1 => AN_INTERRUPT_ENABLE7_out,
      I2 => DATA_OUT(0),
      I3 => SRESET,
      O => O2
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0F0B00000F000"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => AN_INTERRUPT_ENABLE7_out,
      I2 => I6,
      I3 => MR_AN_COMPLETE,
      I4 => AN_COMPLETE_REG1,
      I5 => an_interrupt_ch3,
      O => O3
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => ADDR_WR(2),
      I1 => ADDR_WR(0),
      I2 => ADDR_WR(4),
      I3 => ADDR_WR(1),
      I4 => ADDR_WR(3),
      I5 => \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_4__2\,
      O => AN_INTERRUPT_ENABLE7_out
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => WE,
      I1 => MDC_RISING_OUT,
      O => \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_4__2\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\LAST_DATA_SHIFT_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => MDC_RISING_REG1_0,
      I1 => \n_0_LAST_DATA_SHIFT_i_2__2\,
      O => LAST_DATA_SHIFT0
    );
\LAST_DATA_SHIFT_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF01FFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[8]\,
      I1 => \n_0_FSM_onehot_STATE_reg[10]\,
      I2 => \n_0_FSM_onehot_STATE_reg[9]\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_12__2\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_8__2\,
      I5 => \n_0_LAST_DATA_SHIFT_i_3__2\,
      O => \n_0_LAST_DATA_SHIFT_i_2__2\
    );
\LAST_DATA_SHIFT_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[7]\,
      I2 => \n_0_FSM_onehot_STATE_reg[9]\,
      I3 => \n_0_FSM_onehot_STATE_reg[3]\,
      I4 => \n_0_FSM_onehot_STATE_reg[1]\,
      O => \n_0_LAST_DATA_SHIFT_i_3__2\
    );
LAST_DATA_SHIFT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => LAST_DATA_SHIFT0,
      Q => LAST_DATA_SHIFT,
      R => \<const0>\
    );
MDC_RISING_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MDC_RISING_REG1,
      Q => MDC_RISING_REG1_0,
      R => SRESET
    );
MDC_RISING_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MDC_RISING_REG1_0,
      Q => MDC_RISING_REG2,
      R => SRESET
    );
MDC_RISING_REG3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MDC_RISING_REG2,
      Q => MDC_RISING_OUT,
      R => SRESET
    );
MDIO_IN_REG_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \MDIO_IN__0\,
      Q => ADDR_RD(0),
      S => SRESET
    );
\MDIO_OUT_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBF3B3B"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[8]\,
      I1 => \n_0_MDIO_OUT_i_2__2\,
      I2 => \n_0_MDIO_OUT_i_3__2\,
      I3 => DATA_OUT(15),
      I4 => \n_0_FSM_onehot_STATE_reg[7]\,
      I5 => \n_0_MDIO_OUT_i_4__2\,
      O => \n_0_MDIO_OUT_i_1__2\
    );
\MDIO_OUT_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[10]\,
      I1 => \n_0_FSM_onehot_STATE_reg[9]\,
      O => \n_0_MDIO_OUT_i_2__2\
    );
\MDIO_OUT_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_OPCODE_reg[0]\,
      I1 => \n_0_OPCODE_reg[1]\,
      I2 => n_0_ADDRESS_MATCH_reg,
      O => \n_0_MDIO_OUT_i_3__2\
    );
\MDIO_OUT_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFEEAFFEAFFEA"
    )
    port map (
      I0 => \n_0_MDIO_TRI_i_2__2\,
      I1 => DATA_OUT(15),
      I2 => \n_0_FSM_onehot_STATE_reg[8]\,
      I3 => \n_0_FSM_onehot_STATE_reg[6]\,
      I4 => \n_0_FSM_onehot_STATE_reg[7]\,
      I5 => \n_0_MDIO_OUT_i_3__2\,
      O => \n_0_MDIO_OUT_i_4__2\
    );
MDIO_OUT_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_MDIO_OUT_i_1__2\,
      Q => mdio_o_ch3,
      S => SRESET
    );
\MDIO_TRI_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFBBAFFFFFFFF"
    )
    port map (
      I0 => \n_0_MDIO_TRI_i_2__2\,
      I1 => \n_0_MDIO_OUT_i_3__2\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[8]\,
      I4 => \n_0_FSM_onehot_STATE_reg[6]\,
      I5 => \n_0_MDIO_OUT_i_2__2\,
      O => \n_0_MDIO_TRI_i_1__2\
    );
\MDIO_TRI_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FF0"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[8]_i_3__6\,
      I1 => \n_0_MDIO_OUT_i_3__2\,
      I2 => \n_0_FSM_onehot_STATE_reg[5]\,
      I3 => \n_0_MDIO_TRI_i_3__2\,
      I4 => \n_0_FSM_onehot_STATE_reg[4]\,
      I5 => \n_0_ADDRESS_MATCH_i_3__2\,
      O => \n_0_MDIO_TRI_i_2__2\
    );
\MDIO_TRI_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[6]\,
      I1 => \n_0_FSM_onehot_STATE_reg[7]\,
      I2 => \n_0_FSM_onehot_STATE_reg[8]\,
      O => \n_0_MDIO_TRI_i_3__2\
    );
MDIO_TRI_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_MDIO_TRI_i_1__2\,
      Q => mdio_t_ch3,
      S => SRESET
    );
\OPCODE[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => OPCODE,
      I2 => \n_0_OPCODE_reg[0]\,
      O => \n_0_OPCODE[0]_i_1__2\
    );
\OPCODE[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => OPCODE,
      I2 => \n_0_OPCODE_reg[1]\,
      O => \n_0_OPCODE[1]_i_1__2\
    );
\OPCODE[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => \n_0_LAST_DATA_SHIFT_i_3__2\,
      I1 => \n_0_FSM_onehot_STATE[9]_i_2__5\,
      I2 => \BIT_COUNT_reg__0\(2),
      I3 => MDC_RISING_REG1,
      I4 => \n_0_SHIFT_REG[15]_i_5__2\,
      O => OPCODE
    );
\OPCODE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_OPCODE[0]_i_1__2\,
      Q => \n_0_OPCODE_reg[0]\,
      R => \<const0>\
    );
\OPCODE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_OPCODE[1]_i_1__2\,
      Q => \n_0_OPCODE_reg[1]\,
      R => \<const0>\
    );
\QSGMII_SPEC.RUNDISP_EN_REG_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => I7,
      I1 => RUNDISP_EN_REG,
      I2 => DATA_OUT(0),
      I3 => SRESET,
      O => O4
    );
\QSGMII_SPEC.RUNDISP_EN_REG_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
    port map (
      I0 => ADDR_WR(4),
      I1 => ADDR_WR(0),
      I2 => ADDR_WR(3),
      I3 => ADDR_WR(2),
      I4 => ADDR_WR(1),
      I5 => \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_4__2\,
      O => RUNDISP_EN_REG
    );
\RD_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002F0020"
    )
    port map (
      I0 => \n_0_MDIO_OUT_i_3__2\,
      I1 => \n_0_LAST_DATA_SHIFT_i_2__2\,
      I2 => MDC_RISING_REG2,
      I3 => SRESET,
      I4 => RD,
      O => \n_0_RD_i_1__2\
    );
RD_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_i_1__2\,
      Q => RD,
      R => \<const0>\
    );
\SHIFT_REG[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => ADDR_RD(0),
      I1 => \n_0_SHIFT_REG[15]_i_3__2\,
      I2 => \n_0_SHIFT_REG[0]_i_2__2\,
      I3 => DATA_OUT(3),
      I4 => \n_0_SHIFT_REG[0]_i_3__2\,
      O => \n_0_SHIFT_REG[0]_i_1__2\
    );
\SHIFT_REG[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005450540"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => I7,
      I2 => DATA_OUT(0),
      I3 => ADDR_RD(0),
      I4 => AN_INTERRUPT_ENABLE,
      I5 => DATA_OUT(2),
      O => \n_0_SHIFT_REG[0]_i_2__2\
    );
\SHIFT_REG[0]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003308"
    )
    port map (
      I0 => I11(0),
      I1 => DATA_OUT(2),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(0),
      O => \n_0_SHIFT_REG[0]_i_3__2\
    );
\SHIFT_REG[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => DATA_OUT(9),
      I1 => \n_0_SHIFT_REG[15]_i_3__2\,
      I2 => \n_0_SHIFT_REG[10]_i_2__2\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[10]_i_1__2\
    );
\SHIFT_REG[10]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => I11(10),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(2),
      I5 => \n_0_SHIFT_REG[10]_i_3__2\,
      O => \n_0_SHIFT_REG[10]_i_2__2\
    );
\SHIFT_REG[10]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30020002"
    )
    port map (
      I0 => I4,
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(1),
      I3 => ADDR_RD(0),
      I4 => I14,
      O => \n_0_SHIFT_REG[10]_i_3__2\
    );
\SHIFT_REG[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => DATA_OUT(10),
      I1 => \n_0_SHIFT_REG[15]_i_3__2\,
      I2 => \n_0_SHIFT_REG[11]_i_2__2\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[11]_i_1__2\
    );
\SHIFT_REG[11]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => I11(11),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(2),
      I5 => \n_0_SHIFT_REG[11]_i_3__2\,
      O => \n_0_SHIFT_REG[11]_i_2__2\
    );
\SHIFT_REG[11]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30020002"
    )
    port map (
      I0 => I3,
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(1),
      I3 => ADDR_RD(0),
      I4 => I13,
      O => \n_0_SHIFT_REG[11]_i_3__2\
    );
\SHIFT_REG[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => DATA_OUT(11),
      I1 => \n_0_SHIFT_REG[15]_i_3__2\,
      I2 => \n_0_SHIFT_REG[12]_i_2__2\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[12]_i_1__2\
    );
\SHIFT_REG[12]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => I11(12),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(2),
      I5 => \n_0_SHIFT_REG[12]_i_3__2\,
      O => \n_0_SHIFT_REG[12]_i_2__2\
    );
\SHIFT_REG[12]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30020002"
    )
    port map (
      I0 => I2,
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(1),
      I3 => ADDR_RD(0),
      I4 => MR_LP_ADV_ABILITY(0),
      O => \n_0_SHIFT_REG[12]_i_3__2\
    );
\SHIFT_REG[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DATA_OUT(12),
      I1 => \n_0_SHIFT_REG[15]_i_3__2\,
      I2 => \n_0_SHIFT_REG[13]_i_2__2\,
      O => \n_0_SHIFT_REG[13]_i_1__2\
    );
\SHIFT_REG[13]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => I11(13),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(2),
      I5 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[13]_i_2__2\
    );
\SHIFT_REG[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => \n_0_SHIFT_REG_reg[13]\,
      I1 => \n_0_SHIFT_REG[15]_i_3__2\,
      I2 => \n_0_SHIFT_REG[14]_i_2__2\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[14]_i_1__2\
    );
\SHIFT_REG[14]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => I11(14),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(2),
      I5 => \n_0_SHIFT_REG[14]_i_3__2\,
      O => \n_0_SHIFT_REG[14]_i_2__2\
    );
\SHIFT_REG[14]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30020002"
    )
    port map (
      I0 => I1,
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(1),
      I3 => ADDR_RD(0),
      I4 => I12,
      O => \n_0_SHIFT_REG[14]_i_3__2\
    );
\SHIFT_REG[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => MDC_RISING_REG1,
      I1 => LAST_DATA_SHIFT,
      O => SHIFT_REG0
    );
\SHIFT_REG[15]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => DATA_OUT(14),
      I1 => \n_0_SHIFT_REG[15]_i_3__2\,
      I2 => \n_0_SHIFT_REG[15]_i_4__2\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[15]_i_2__2\
    );
\SHIFT_REG[15]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_SHIFT_REG[15]_i_5__2\,
      I1 => \BIT_COUNT_reg__0\(2),
      I2 => \BIT_COUNT_reg__0\(0),
      I3 => \BIT_COUNT_reg__0\(1),
      I4 => \BIT_COUNT_reg__0\(3),
      I5 => \n_0_LAST_DATA_SHIFT_i_3__2\,
      O => \n_0_SHIFT_REG[15]_i_3__2\
    );
\SHIFT_REG[15]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8810FFFF88100000"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => ADDR_RD(0),
      I2 => I11(15),
      I3 => DATA_OUT(0),
      I4 => DATA_OUT(2),
      I5 => \n_0_SHIFT_REG[15]_i_6__2\,
      O => \n_0_SHIFT_REG[15]_i_4__2\
    );
\SHIFT_REG[15]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_8__2\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_12__2\,
      I2 => \n_0_FSM_onehot_STATE_reg[9]\,
      I3 => \n_0_FSM_onehot_STATE_reg[10]\,
      I4 => \n_0_FSM_onehot_STATE_reg[8]\,
      O => \n_0_SHIFT_REG[15]_i_5__2\
    );
\SHIFT_REG[15]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30020002"
    )
    port map (
      I0 => SOFT_RESET_2,
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(1),
      I3 => ADDR_RD(0),
      I4 => MR_LP_ADV_ABILITY(1),
      O => \n_0_SHIFT_REG[15]_i_6__2\
    );
\SHIFT_REG[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => \n_0_SHIFT_REG[15]_i_3__2\,
      I2 => \n_0_SHIFT_REG[1]_i_2__2\,
      I3 => DATA_OUT(3),
      I4 => \n_0_SHIFT_REG[1]_i_3__2\,
      O => \n_0_SHIFT_REG[1]_i_1__2\
    );
\SHIFT_REG[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => ADDR_RD(0),
      I2 => an_interrupt_ch3,
      I3 => DATA_OUT(0),
      I4 => DATA_OUT(2),
      O => \n_0_SHIFT_REG[1]_i_2__2\
    );
\SHIFT_REG[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => DATA_OUT(2),
      I1 => DATA_OUT(1),
      I2 => ADDR_RD(0),
      I3 => I11(1),
      I4 => DATA_OUT(0),
      O => \n_0_SHIFT_REG[1]_i_3__2\
    );
\SHIFT_REG[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => \n_0_SHIFT_REG[4]_i_2__2\,
      I2 => \n_0_SHIFT_REG[2]_i_2__2\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[2]_i_1__2\
    );
\SHIFT_REG[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003033000088"
    )
    port map (
      I0 => I11(2),
      I1 => DATA_OUT(2),
      I2 => MR_LINK_STATUS,
      I3 => DATA_OUT(0),
      I4 => DATA_OUT(1),
      I5 => ADDR_RD(0),
      O => \n_0_SHIFT_REG[2]_i_2__2\
    );
\SHIFT_REG[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DATA_OUT(2),
      I1 => \n_0_SHIFT_REG[4]_i_2__2\,
      I2 => \n_0_SHIFT_REG[3]_i_2__2\,
      O => \n_0_SHIFT_REG[3]_i_1__2\
    );
\SHIFT_REG[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001100010"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => DATA_OUT(0),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(2),
      I4 => I11(3),
      I5 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[3]_i_2__2\
    );
\SHIFT_REG[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
    port map (
      I0 => \n_0_SHIFT_REG[4]_i_2__2\,
      I1 => \n_0_SHIFT_REG[4]_i_3__2\,
      I2 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[4]_i_1__2\
    );
\SHIFT_REG[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_SHIFT_REG[15]_i_5__2\,
      I1 => \n_0_LAST_DATA_SHIFT_i_3__2\,
      I2 => \BIT_COUNT_reg__0\(3),
      I3 => \BIT_COUNT_reg__0\(1),
      I4 => \BIT_COUNT_reg__0\(0),
      I5 => \BIT_COUNT_reg__0\(2),
      O => \n_0_SHIFT_REG[4]_i_2__2\
    );
\SHIFT_REG[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003000000088"
    )
    port map (
      I0 => I11(4),
      I1 => DATA_OUT(2),
      I2 => status_vector_ch3(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(0),
      I5 => ADDR_RD(0),
      O => \n_0_SHIFT_REG[4]_i_3__2\
    );
\SHIFT_REG[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => \n_0_SHIFT_REG_reg[4]\,
      I1 => \n_0_SHIFT_REG[15]_i_3__2\,
      I2 => \n_0_SHIFT_REG[5]_i_2__2\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[5]_i_1__2\
    );
\SHIFT_REG[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => I11(5),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(2),
      I5 => \n_0_SHIFT_REG[5]_i_3__2\,
      O => \n_0_SHIFT_REG[5]_i_2__2\
    );
\SHIFT_REG[5]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
    port map (
      I0 => I8,
      I1 => ADDR_RD(0),
      I2 => DATA_OUT(0),
      I3 => DATA_OUT(1),
      I4 => MR_AN_COMPLETE,
      O => \n_0_SHIFT_REG[5]_i_3__2\
    );
\SHIFT_REG[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DATA_OUT(5),
      I1 => \n_0_SHIFT_REG[15]_i_3__2\,
      I2 => \n_0_SHIFT_REG[6]_i_2__2\,
      O => \n_0_SHIFT_REG[6]_i_1__2\
    );
\SHIFT_REG[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001110101"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(2),
      I3 => ADDR_RD(0),
      I4 => I11(6),
      I5 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[6]_i_2__2\
    );
\SHIFT_REG[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_SHIFT_REG_reg[6]\,
      I1 => \n_0_SHIFT_REG[15]_i_3__2\,
      I2 => \n_0_SHIFT_REG[7]_i_2__2\,
      O => \n_0_SHIFT_REG[7]_i_1__2\
    );
\SHIFT_REG[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001100010"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => DATA_OUT(0),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(2),
      I4 => I11(7),
      I5 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[7]_i_2__2\
    );
\SHIFT_REG[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_SHIFT_REG_reg[7]\,
      I1 => \n_0_SHIFT_REG[15]_i_3__2\,
      I2 => \n_0_SHIFT_REG[8]_i_2__2\,
      O => \n_0_SHIFT_REG[8]_i_1__2\
    );
\SHIFT_REG[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001110101"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(2),
      I3 => ADDR_RD(0),
      I4 => I11(8),
      I5 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[8]_i_2__2\
    );
\SHIFT_REG[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => DATA_OUT(8),
      I1 => \n_0_SHIFT_REG[15]_i_3__2\,
      I2 => \n_0_SHIFT_REG[9]_i_2__2\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[9]_i_1__2\
    );
\SHIFT_REG[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
    port map (
      I0 => I11(9),
      I1 => DATA_OUT(2),
      I2 => DATA_OUT(1),
      I3 => DATA_OUT(0),
      I4 => ADDR_RD(0),
      I5 => RESTART_AN_REG,
      O => \n_0_SHIFT_REG[9]_i_2__2\
    );
\SHIFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[0]_i_1__2\,
      Q => DATA_OUT(0),
      R => \<const0>\
    );
\SHIFT_REG_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[10]_i_1__2\,
      Q => DATA_OUT(10),
      R => \<const0>\
    );
\SHIFT_REG_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[11]_i_1__2\,
      Q => DATA_OUT(11),
      R => \<const0>\
    );
\SHIFT_REG_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[12]_i_1__2\,
      Q => DATA_OUT(12),
      R => \<const0>\
    );
\SHIFT_REG_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[13]_i_1__2\,
      Q => \n_0_SHIFT_REG_reg[13]\,
      R => \<const0>\
    );
\SHIFT_REG_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[14]_i_1__2\,
      Q => DATA_OUT(14),
      R => \<const0>\
    );
\SHIFT_REG_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[15]_i_2__2\,
      Q => DATA_OUT(15),
      R => \<const0>\
    );
\SHIFT_REG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[1]_i_1__2\,
      Q => DATA_OUT(1),
      R => \<const0>\
    );
\SHIFT_REG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[2]_i_1__2\,
      Q => DATA_OUT(2),
      R => \<const0>\
    );
\SHIFT_REG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[3]_i_1__2\,
      Q => DATA_OUT(3),
      R => \<const0>\
    );
\SHIFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[4]_i_1__2\,
      Q => \n_0_SHIFT_REG_reg[4]\,
      R => \<const0>\
    );
\SHIFT_REG_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[5]_i_1__2\,
      Q => DATA_OUT(5),
      R => \<const0>\
    );
\SHIFT_REG_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[6]_i_1__2\,
      Q => \n_0_SHIFT_REG_reg[6]\,
      R => \<const0>\
    );
\SHIFT_REG_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[7]_i_1__2\,
      Q => \n_0_SHIFT_REG_reg[7]\,
      R => \<const0>\
    );
\SHIFT_REG_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[8]_i_1__2\,
      Q => DATA_OUT(8),
      R => \<const0>\
    );
\SHIFT_REG_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[9]_i_1__2\,
      Q => DATA_OUT(9),
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\WE_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000000"
    )
    port map (
      I0 => \n_0_WE_i_2__2\,
      I1 => \n_0_OPCODE_reg[0]\,
      I2 => \n_0_OPCODE_reg[1]\,
      I3 => n_0_ADDRESS_MATCH_reg,
      I4 => \n_0_WE_i_3__2\,
      I5 => WE,
      O => \n_0_WE_i_1__2\
    );
\WE_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => SRESET,
      I1 => \n_0_LAST_DATA_SHIFT_i_2__2\,
      O => \n_0_WE_i_2__2\
    );
\WE_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => MDC_RISING_REG2,
      I1 => SRESET,
      O => \n_0_WE_i_3__2\
    );
WE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_WE_i_1__2\,
      Q => WE,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiMDIO_INTERFACE_29 is
  port (
    mdio_o_ch2 : out STD_LOGIC;
    mdio_t_ch2 : out STD_LOGIC;
    LOOPBACK_REG : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    SRESET : in STD_LOGIC;
    MDC_RISING_REG1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    \MDIO_IN__0\ : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SOFT_RESET_1 : in STD_LOGIC;
    MR_LP_ADV_ABILITY : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    RESTART_AN_REG : in STD_LOGIC;
    status_vector_ch2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MR_LINK_STATUS : in STD_LOGIC;
    phyad_ch2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I5 : in STD_LOGIC;
    AN_INTERRUPT_ENABLE : in STD_LOGIC;
    I6 : in STD_LOGIC;
    MR_AN_COMPLETE : in STD_LOGIC;
    AN_COMPLETE_REG1 : in STD_LOGIC;
    an_interrupt_ch2 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    CLEAR_STATUS_REG : in STD_LOGIC;
    I8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmiiMDIO_INTERFACE_29 : entity is "MDIO_INTERFACE";
end quadsgmiiMDIO_INTERFACE_29;

architecture STRUCTURE of quadsgmiiMDIO_INTERFACE_29 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal ADDRESS_MATCH_COMB : STD_LOGIC;
  signal ADDR_RD : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ADDR_WR : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal AN_INTERRUPT_ENABLE7_out : STD_LOGIC;
  signal \BIT_COUNT_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal CLEAR_STATUS_REG_COMB : STD_LOGIC;
  signal DATA_OUT : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal LAST_DATA_SHIFT : STD_LOGIC;
  signal LAST_DATA_SHIFT0 : STD_LOGIC;
  signal MDC_RISING_OUT : STD_LOGIC;
  signal MDC_RISING_REG1_0 : STD_LOGIC;
  signal MDC_RISING_REG2 : STD_LOGIC;
  signal OPCODE : STD_LOGIC;
  signal RD : STD_LOGIC;
  signal RUNDISP_EN_REG : STD_LOGIC;
  signal SHIFT_REG0 : STD_LOGIC;
  signal WE : STD_LOGIC;
  signal \n_0_ADDRESS_MATCH_i_1__1\ : STD_LOGIC;
  signal \n_0_ADDRESS_MATCH_i_2__1\ : STD_LOGIC;
  signal \n_0_ADDRESS_MATCH_i_3__1\ : STD_LOGIC;
  signal \n_0_ADDRESS_MATCH_i_4__1\ : STD_LOGIC;
  signal \n_0_ADDRESS_MATCH_i_6__1\ : STD_LOGIC;
  signal \n_0_ADDRESS_MATCH_i_7__1\ : STD_LOGIC;
  signal n_0_ADDRESS_MATCH_reg : STD_LOGIC;
  signal \n_0_ADDR_WR[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_3__1\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_4__1\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_5__1\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_6__1\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_7__1\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_8__1\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_9__1\ : STD_LOGIC;
  signal \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[0]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_10__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_11__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_12__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_13__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_2__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_3__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_4__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_5__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_6__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_7__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_8__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_9__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[1]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[2]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[3]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[4]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[5]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[5]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[6]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[7]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[7]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[8]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[8]_i_2__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[8]_i_3__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[9]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[9]_i_2__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[9]\ : STD_LOGIC;
  signal \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_4__1\ : STD_LOGIC;
  signal \n_0_LAST_DATA_SHIFT_i_2__1\ : STD_LOGIC;
  signal \n_0_LAST_DATA_SHIFT_i_3__1\ : STD_LOGIC;
  signal \n_0_MDIO_OUT_i_1__1\ : STD_LOGIC;
  signal \n_0_MDIO_OUT_i_2__1\ : STD_LOGIC;
  signal \n_0_MDIO_OUT_i_3__1\ : STD_LOGIC;
  signal \n_0_MDIO_OUT_i_4__1\ : STD_LOGIC;
  signal \n_0_MDIO_TRI_i_1__1\ : STD_LOGIC;
  signal \n_0_MDIO_TRI_i_2__1\ : STD_LOGIC;
  signal \n_0_MDIO_TRI_i_3__1\ : STD_LOGIC;
  signal \n_0_OPCODE[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_OPCODE[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_OPCODE_reg[0]\ : STD_LOGIC;
  signal \n_0_OPCODE_reg[1]\ : STD_LOGIC;
  signal \n_0_RD_i_1__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[0]_i_3__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[10]_i_1__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[10]_i_2__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[10]_i_3__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[11]_i_1__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[11]_i_2__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[11]_i_3__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[12]_i_2__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[12]_i_3__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[13]_i_1__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[13]_i_2__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[14]_i_1__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[14]_i_2__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[14]_i_3__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[15]_i_2__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[15]_i_3__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[15]_i_4__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[15]_i_5__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[15]_i_6__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[1]_i_3__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[2]_i_2__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[4]_i_2__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[4]_i_3__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[5]_i_2__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[5]_i_3__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[6]_i_2__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[7]_i_2__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[8]_i_2__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[9]_i_1__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[9]_i_2__1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG_reg[13]\ : STD_LOGIC;
  signal \n_0_SHIFT_REG_reg[4]\ : STD_LOGIC;
  signal \n_0_SHIFT_REG_reg[6]\ : STD_LOGIC;
  signal \n_0_SHIFT_REG_reg[7]\ : STD_LOGIC;
  signal \n_0_WE_i_1__1\ : STD_LOGIC;
  signal \n_0_WE_i_2__1\ : STD_LOGIC;
  signal \n_0_WE_i_3__1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ADDRESS_MATCH_i_2__1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \ADDRESS_MATCH_i_3__1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \ADDRESS_MATCH_i_4__1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \BIT_COUNT[1]_i_1__1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \BIT_COUNT[2]_i_1__1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \BIT_COUNT[3]_i_8__1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \BIT_COUNT[3]_i_9__1\ : label is "soft_lutpair326";
  attribute counter : integer;
  attribute counter of \BIT_COUNT_reg[0]\ : label is 33;
  attribute counter of \BIT_COUNT_reg[1]\ : label is 33;
  attribute counter of \BIT_COUNT_reg[2]\ : label is 33;
  attribute counter of \BIT_COUNT_reg[3]\ : label is 33;
  attribute SOFT_HLUTNM of \CLEAR_STATUS_REG_i_1__1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.AN_ENABLE_REG_i_1__1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_i_1__1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.ISOLATE_REG_i_1__1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.ISOLATE_REG_i_2__1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.LOOPBACK_REG_i_1__1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.POWERDOWN_REG_i_1__1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.RESET_REG_i_1__1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_1__1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[10]_i_12__1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[10]_i_13__1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[10]_i_1__4\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[10]_i_5__1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[10]_i_8__1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[1]_i_1__5\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[2]_i_1__5\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[3]_i_1__5\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[4]_i_1__5\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[6]_i_1__5\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[7]_i_1__5\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[8]_i_2__5\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[8]_i_3__4\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[9]_i_2__3\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_1__1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_4__1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \MDIO_OUT_i_2__1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \MDIO_TRI_i_3__1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \OPCODE[0]_i_1__1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \OPCODE[1]_i_1__1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \RD_i_1__1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \SHIFT_REG[13]_i_1__1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \SHIFT_REG[15]_i_2__1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \SHIFT_REG[15]_i_5__1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \SHIFT_REG[2]_i_1__1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \SHIFT_REG[4]_i_1__1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \SHIFT_REG[6]_i_1__1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \SHIFT_REG[7]_i_1__1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \WE_i_2__1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \WE_i_3__1\ : label is "soft_lutpair323";
begin
\ADDRESS_MATCH_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAABAAA8"
    )
    port map (
      I0 => n_0_ADDRESS_MATCH_reg,
      I1 => \n_0_ADDRESS_MATCH_i_2__1\,
      I2 => \n_0_ADDRESS_MATCH_i_3__1\,
      I3 => \n_0_ADDRESS_MATCH_i_4__1\,
      I4 => ADDRESS_MATCH_COMB,
      I5 => SRESET,
      O => \n_0_ADDRESS_MATCH_i_1__1\
    );
\ADDRESS_MATCH_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[6]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[4]\,
      I4 => MDC_RISING_REG1,
      O => \n_0_ADDRESS_MATCH_i_2__1\
    );
\ADDRESS_MATCH_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[1]\,
      I1 => \n_0_FSM_onehot_STATE_reg[0]\,
      I2 => \n_0_FSM_onehot_STATE_reg[3]\,
      I3 => \n_0_FSM_onehot_STATE_reg[2]\,
      O => \n_0_ADDRESS_MATCH_i_3__1\
    );
\ADDRESS_MATCH_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[8]\,
      I1 => \n_0_FSM_onehot_STATE_reg[9]\,
      I2 => \n_0_FSM_onehot_STATE_reg[10]\,
      O => \n_0_ADDRESS_MATCH_i_4__1\
    );
\ADDRESS_MATCH_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF41000041"
    )
    port map (
      I0 => \n_0_ADDRESS_MATCH_i_6__1\,
      I1 => phyad_ch2(1),
      I2 => DATA_OUT(0),
      I3 => phyad_ch2(3),
      I4 => DATA_OUT(2),
      I5 => \n_0_ADDRESS_MATCH_i_7__1\,
      O => ADDRESS_MATCH_COMB
    );
\ADDRESS_MATCH_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => phyad_ch2(4),
      I1 => DATA_OUT(3),
      I2 => ADDR_RD(0),
      I3 => phyad_ch2(0),
      I4 => DATA_OUT(1),
      I5 => phyad_ch2(2),
      O => \n_0_ADDRESS_MATCH_i_6__1\
    );
\ADDRESS_MATCH_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => DATA_OUT(0),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(3),
      I4 => DATA_OUT(2),
      O => \n_0_ADDRESS_MATCH_i_7__1\
    );
ADDRESS_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_ADDRESS_MATCH_i_1__1\,
      Q => n_0_ADDRESS_MATCH_reg,
      R => \<const0>\
    );
\ADDR_WR[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => MDC_RISING_REG1,
      I1 => \n_0_SHIFT_REG[15]_i_3__1\,
      O => \n_0_ADDR_WR[4]_i_1__1\
    );
\ADDR_WR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_ADDR_WR[4]_i_1__1\,
      D => ADDR_RD(0),
      Q => ADDR_WR(0),
      R => SRESET
    );
\ADDR_WR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_ADDR_WR[4]_i_1__1\,
      D => DATA_OUT(0),
      Q => ADDR_WR(1),
      R => SRESET
    );
\ADDR_WR_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_ADDR_WR[4]_i_1__1\,
      D => DATA_OUT(1),
      Q => ADDR_WR(2),
      R => SRESET
    );
\ADDR_WR_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_ADDR_WR[4]_i_1__1\,
      D => DATA_OUT(2),
      Q => ADDR_WR(3),
      R => SRESET
    );
\ADDR_WR_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_ADDR_WR[4]_i_1__1\,
      D => DATA_OUT(3),
      Q => ADDR_WR(4),
      R => SRESET
    );
\BIT_COUNT[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \n_0_BIT_COUNT[3]_i_4__1\,
      I1 => \BIT_COUNT_reg__0\(0),
      I2 => \n_0_BIT_COUNT[3]_i_3__1\,
      O => p_0_in(0)
    );
\BIT_COUNT[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      I0 => \n_0_BIT_COUNT[3]_i_3__1\,
      I1 => \BIT_COUNT_reg__0\(1),
      I2 => \BIT_COUNT_reg__0\(0),
      O => p_0_in(1)
    );
\BIT_COUNT[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E1FF"
    )
    port map (
      I0 => \BIT_COUNT_reg__0\(0),
      I1 => \BIT_COUNT_reg__0\(1),
      I2 => \BIT_COUNT_reg__0\(2),
      I3 => \n_0_BIT_COUNT[3]_i_3__1\,
      O => p_0_in(2)
    );
\BIT_COUNT[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
    port map (
      I0 => MDC_RISING_REG1,
      I1 => \BIT_COUNT_reg__0\(2),
      I2 => \BIT_COUNT_reg__0\(0),
      I3 => \BIT_COUNT_reg__0\(1),
      I4 => \BIT_COUNT_reg__0\(3),
      I5 => \n_0_BIT_COUNT[3]_i_3__1\,
      O => \n_0_BIT_COUNT[3]_i_1__1\
    );
\BIT_COUNT[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA90000"
    )
    port map (
      I0 => \BIT_COUNT_reg__0\(3),
      I1 => \BIT_COUNT_reg__0\(0),
      I2 => \BIT_COUNT_reg__0\(1),
      I3 => \BIT_COUNT_reg__0\(2),
      I4 => \n_0_BIT_COUNT[3]_i_3__1\,
      I5 => \n_0_BIT_COUNT[3]_i_4__1\,
      O => p_0_in(3)
    );
\BIT_COUNT[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F33F"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[8]_i_3__4\,
      I1 => \n_0_BIT_COUNT[3]_i_5__1\,
      I2 => \n_0_FSM_onehot_STATE_reg[3]\,
      I3 => \n_0_FSM_onehot_STATE_reg[7]\,
      I4 => \n_0_FSM_onehot_STATE_reg[4]\,
      O => \n_0_BIT_COUNT[3]_i_3__1\
    );
\BIT_COUNT[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000808800080"
    )
    port map (
      I0 => \n_0_BIT_COUNT[3]_i_6__1\,
      I1 => \n_0_BIT_COUNT[3]_i_5__1\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[4]\,
      I4 => \n_0_FSM_onehot_STATE[8]_i_3__4\,
      I5 => \n_0_FSM_onehot_STATE_reg[3]\,
      O => \n_0_BIT_COUNT[3]_i_4__1\
    );
\BIT_COUNT[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[10]\,
      I1 => \n_0_FSM_onehot_STATE_reg[2]\,
      I2 => \n_0_FSM_onehot_STATE_reg[5]\,
      I3 => \n_0_FSM_onehot_STATE_reg[6]\,
      I4 => \n_0_BIT_COUNT[3]_i_7__1\,
      I5 => \n_0_BIT_COUNT[3]_i_8__1\,
      O => \n_0_BIT_COUNT[3]_i_5__1\
    );
\BIT_COUNT[3]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_BIT_COUNT[3]_i_9__1\,
      I1 => \n_0_ADDRESS_MATCH_i_4__1\,
      I2 => \n_0_FSM_onehot_STATE_reg[5]\,
      I3 => \n_0_FSM_onehot_STATE_reg[4]\,
      I4 => \n_0_FSM_onehot_STATE_reg[6]\,
      I5 => \n_0_FSM_onehot_STATE_reg[0]\,
      O => \n_0_BIT_COUNT[3]_i_6__1\
    );
\BIT_COUNT[3]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[0]\,
      I1 => \n_0_FSM_onehot_STATE_reg[1]\,
      O => \n_0_BIT_COUNT[3]_i_7__1\
    );
\BIT_COUNT[3]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[9]\,
      I1 => \n_0_FSM_onehot_STATE_reg[8]\,
      O => \n_0_BIT_COUNT[3]_i_8__1\
    );
\BIT_COUNT[3]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[1]\,
      I1 => \n_0_FSM_onehot_STATE_reg[7]\,
      I2 => \n_0_FSM_onehot_STATE_reg[3]\,
      I3 => \n_0_FSM_onehot_STATE_reg[2]\,
      O => \n_0_BIT_COUNT[3]_i_9__1\
    );
\BIT_COUNT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \n_0_BIT_COUNT[3]_i_1__1\,
      D => p_0_in(0),
      Q => \BIT_COUNT_reg__0\(0),
      R => \<const0>\
    );
\BIT_COUNT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \n_0_BIT_COUNT[3]_i_1__1\,
      D => p_0_in(1),
      Q => \BIT_COUNT_reg__0\(1),
      R => \<const0>\
    );
\BIT_COUNT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \n_0_BIT_COUNT[3]_i_1__1\,
      D => p_0_in(2),
      Q => \BIT_COUNT_reg__0\(2),
      R => \<const0>\
    );
\BIT_COUNT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \n_0_BIT_COUNT[3]_i_1__1\,
      D => p_0_in(3),
      Q => \BIT_COUNT_reg__0\(3),
      R => \<const0>\
    );
\CLEAR_STATUS_REG_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => CLEAR_STATUS_REG_COMB,
      I1 => MDC_RISING_OUT,
      I2 => CLEAR_STATUS_REG,
      O => O8
    );
\CLEAR_STATUS_REG_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => ADDR_WR(3),
      I1 => RD,
      I2 => ADDR_WR(2),
      I3 => ADDR_WR(1),
      I4 => ADDR_WR(4),
      I5 => ADDR_WR(0),
      O => CLEAR_STATUS_REG_COMB
    );
\CONFIG_REG_WITH_AN.AN_ENABLE_REG_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__1\,
      I1 => DATA_OUT(12),
      O => O12
    );
\CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23332000"
    )
    port map (
      I0 => DATA_OUT(8),
      I1 => SRESET,
      I2 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__1\,
      I3 => MDC_RISING_OUT,
      I4 => I5,
      O => O1
    );
\CONFIG_REG_WITH_AN.ISOLATE_REG_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => MDC_RISING_OUT,
      I1 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__1\,
      O => LOOPBACK_REG
    );
\CONFIG_REG_WITH_AN.ISOLATE_REG_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__1\,
      I1 => DATA_OUT(10),
      O => O11
    );
\CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => ADDR_WR(3),
      I1 => WE,
      I2 => ADDR_WR(0),
      I3 => ADDR_WR(4),
      I4 => ADDR_WR(2),
      I5 => ADDR_WR(1),
      O => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__1\
    );
\CONFIG_REG_WITH_AN.LOOPBACK_REG_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__1\,
      I1 => DATA_OUT(14),
      O => O13
    );
\CONFIG_REG_WITH_AN.POWERDOWN_REG_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__1\,
      I1 => DATA_OUT(11),
      I2 => MDC_RISING_OUT,
      I3 => I3,
      O => O6
    );
\CONFIG_REG_WITH_AN.RESET_REG_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => DATA_OUT(15),
      I1 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__1\,
      I2 => MDC_RISING_OUT,
      I3 => SOFT_RESET_1,
      O => O7
    );
\CONFIG_REG_WITH_AN.RESTART_AN_REG_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080F0800"
    )
    port map (
      I0 => DATA_OUT(9),
      I1 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__1\,
      I2 => SRESET,
      I3 => MDC_RISING_OUT,
      I4 => RESTART_AN_REG,
      O => O5
    );
\CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__1\,
      I1 => DATA_OUT(5),
      O => O10
    );
\FSM_onehot_STATE[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF0020FF00"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[7]_i_2__1\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_4__1\,
      I2 => ADDR_RD(0),
      I3 => \n_0_FSM_onehot_STATE[10]_i_2__4\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_5__1\,
      I5 => \n_0_FSM_onehot_STATE[10]_i_3__1\,
      O => \n_0_FSM_onehot_STATE[0]_i_1__5\
    );
\FSM_onehot_STATE[10]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000333373337"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[9]\,
      I1 => \n_0_FSM_onehot_STATE_reg[10]\,
      I2 => \n_0_FSM_onehot_STATE_reg[6]\,
      I3 => \n_0_FSM_onehot_STATE_reg[7]\,
      I4 => \n_0_FSM_onehot_STATE_reg[3]\,
      I5 => \n_0_FSM_onehot_STATE_reg[2]\,
      O => \n_0_FSM_onehot_STATE[10]_i_10__1\
    );
\FSM_onehot_STATE[10]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[2]\,
      I1 => \n_0_FSM_onehot_STATE_reg[10]\,
      I2 => \n_0_FSM_onehot_STATE_reg[4]\,
      I3 => \n_0_FSM_onehot_STATE_reg[0]\,
      I4 => \n_0_FSM_onehot_STATE_reg[6]\,
      I5 => \n_0_FSM_onehot_STATE_reg[8]\,
      O => \n_0_FSM_onehot_STATE[10]_i_11__1\
    );
\FSM_onehot_STATE[10]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[4]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[6]\,
      O => \n_0_FSM_onehot_STATE[10]_i_12__1\
    );
\FSM_onehot_STATE[10]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[6]\,
      I1 => \n_0_FSM_onehot_STATE_reg[7]\,
      O => \n_0_FSM_onehot_STATE[10]_i_13__1\
    );
\FSM_onehot_STATE[10]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__4\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_3__1\,
      I2 => \n_0_FSM_onehot_STATE[10]_i_4__1\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_5__1\,
      O => \n_0_FSM_onehot_STATE[10]_i_1__4\
    );
\FSM_onehot_STATE[10]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010110"
    )
    port map (
      I0 => \n_0_ADDRESS_MATCH_i_4__1\,
      I1 => \n_0_ADDRESS_MATCH_i_3__1\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[6]\,
      I4 => \n_0_FSM_onehot_STATE_reg[5]\,
      I5 => \n_0_FSM_onehot_STATE_reg[4]\,
      O => \n_0_FSM_onehot_STATE[10]_i_2__4\
    );
\FSM_onehot_STATE[10]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_6__1\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_7__1\,
      I2 => \n_0_FSM_onehot_STATE[10]_i_8__1\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_9__1\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_10__1\,
      O => \n_0_FSM_onehot_STATE[10]_i_3__1\
    );
\FSM_onehot_STATE[10]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010114"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_11__1\,
      I1 => \n_0_FSM_onehot_STATE_reg[5]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[9]\,
      I4 => \n_0_FSM_onehot_STATE_reg[3]\,
      I5 => \n_0_FSM_onehot_STATE_reg[1]\,
      O => \n_0_FSM_onehot_STATE[10]_i_4__1\
    );
\FSM_onehot_STATE[10]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[10]\,
      I1 => \n_0_FSM_onehot_STATE_reg[9]\,
      I2 => \n_0_FSM_onehot_STATE_reg[8]\,
      I3 => \n_0_ADDRESS_MATCH_i_3__1\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_12__1\,
      O => \n_0_FSM_onehot_STATE[10]_i_5__1\
    );
\FSM_onehot_STATE[10]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001010101000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[4]\,
      I2 => \n_0_FSM_onehot_STATE[10]_i_13__1\,
      I3 => \n_0_FSM_onehot_STATE_reg[10]\,
      I4 => \n_0_FSM_onehot_STATE_reg[9]\,
      I5 => \n_0_FSM_onehot_STATE_reg[8]\,
      O => \n_0_FSM_onehot_STATE[10]_i_6__1\
    );
\FSM_onehot_STATE[10]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[8]\,
      I1 => \n_0_FSM_onehot_STATE_reg[9]\,
      I2 => \n_0_FSM_onehot_STATE_reg[4]\,
      I3 => \n_0_FSM_onehot_STATE_reg[5]\,
      I4 => \n_0_FSM_onehot_STATE_reg[0]\,
      I5 => \n_0_FSM_onehot_STATE_reg[1]\,
      O => \n_0_FSM_onehot_STATE[10]_i_7__1\
    );
\FSM_onehot_STATE[10]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[10]\,
      I1 => \n_0_FSM_onehot_STATE_reg[6]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[3]\,
      I4 => \n_0_FSM_onehot_STATE_reg[2]\,
      O => \n_0_FSM_onehot_STATE[10]_i_8__1\
    );
\FSM_onehot_STATE[10]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000177"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[7]\,
      I1 => \n_0_FSM_onehot_STATE_reg[6]\,
      I2 => \n_0_FSM_onehot_STATE_reg[10]\,
      I3 => \n_0_FSM_onehot_STATE_reg[3]\,
      I4 => \n_0_ADDRESS_MATCH_i_3__1\,
      O => \n_0_FSM_onehot_STATE[10]_i_9__1\
    );
\FSM_onehot_STATE[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__4\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__1\,
      I2 => \n_0_FSM_onehot_STATE[7]_i_2__1\,
      I3 => ADDR_RD(0),
      O => \n_0_FSM_onehot_STATE[1]_i_1__5\
    );
\FSM_onehot_STATE[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__4\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__1\,
      I2 => \n_0_FSM_onehot_STATE[7]_i_2__1\,
      I3 => ADDR_RD(0),
      I4 => \n_0_FSM_onehot_STATE[10]_i_4__1\,
      O => \n_0_FSM_onehot_STATE[2]_i_1__5\
    );
\FSM_onehot_STATE[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__4\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__1\,
      I2 => \n_0_FSM_onehot_STATE[7]_i_2__1\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_4__1\,
      O => \n_0_FSM_onehot_STATE[3]_i_1__5\
    );
\FSM_onehot_STATE[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00084040"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__4\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__1\,
      I2 => \n_0_FSM_onehot_STATE[10]_i_4__1\,
      I3 => \n_0_FSM_onehot_STATE[8]_i_3__4\,
      I4 => \n_0_FSM_onehot_STATE[7]_i_2__1\,
      O => \n_0_FSM_onehot_STATE[4]_i_1__5\
    );
\FSM_onehot_STATE[5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080800"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__4\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__1\,
      I2 => \n_0_FSM_onehot_STATE[5]_i_2__1\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_4__1\,
      I4 => \n_0_FSM_onehot_STATE[8]_i_3__4\,
      O => \n_0_FSM_onehot_STATE[5]_i_1__4\
    );
\FSM_onehot_STATE[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[7]\,
      I1 => \n_0_FSM_onehot_STATE_reg[10]\,
      I2 => \n_0_FSM_onehot_STATE_reg[6]\,
      I3 => \n_0_FSM_onehot_STATE_reg[3]\,
      I4 => \n_0_FSM_onehot_STATE_reg[2]\,
      I5 => \n_0_FSM_onehot_STATE[10]_i_7__1\,
      O => \n_0_FSM_onehot_STATE[5]_i_2__1\
    );
\FSM_onehot_STATE[6]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__4\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__1\,
      I2 => \n_0_FSM_onehot_STATE[7]_i_2__1\,
      I3 => \n_0_FSM_onehot_STATE[8]_i_3__4\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_4__1\,
      O => \n_0_FSM_onehot_STATE[6]_i_1__5\
    );
\FSM_onehot_STATE[7]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__4\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__1\,
      I2 => \n_0_FSM_onehot_STATE[7]_i_2__1\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_4__1\,
      O => \n_0_FSM_onehot_STATE[7]_i_1__5\
    );
\FSM_onehot_STATE[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEEB"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_7__1\,
      I1 => \n_0_FSM_onehot_STATE_reg[7]\,
      I2 => \n_0_FSM_onehot_STATE_reg[10]\,
      I3 => \n_0_FSM_onehot_STATE_reg[6]\,
      I4 => \n_0_FSM_onehot_STATE_reg[3]\,
      I5 => \n_0_FSM_onehot_STATE_reg[2]\,
      O => \n_0_FSM_onehot_STATE[7]_i_2__1\
    );
\FSM_onehot_STATE[8]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888B"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[8]_i_2__5\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__1\,
      I2 => \n_0_FSM_onehot_STATE[8]_i_3__4\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_4__1\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_3__1\,
      I5 => \n_0_FSM_onehot_STATE[10]_i_2__4\,
      O => \n_0_FSM_onehot_STATE[8]_i_1__4\
    );
\FSM_onehot_STATE[8]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[5]_i_2__1\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__1\,
      I2 => \n_0_FSM_onehot_STATE[10]_i_2__4\,
      I3 => \n_0_FSM_onehot_STATE[7]_i_2__1\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_4__1\,
      O => \n_0_FSM_onehot_STATE[8]_i_2__5\
    );
\FSM_onehot_STATE[8]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \BIT_COUNT_reg__0\(2),
      I1 => \BIT_COUNT_reg__0\(0),
      I2 => \BIT_COUNT_reg__0\(1),
      I3 => \BIT_COUNT_reg__0\(3),
      O => \n_0_FSM_onehot_STATE[8]_i_3__4\
    );
\FSM_onehot_STATE[9]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__4\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_3__1\,
      I2 => \n_0_FSM_onehot_STATE[9]_i_2__3\,
      I3 => \BIT_COUNT_reg__0\(2),
      I4 => \n_0_FSM_onehot_STATE[10]_i_4__1\,
      I5 => \n_0_FSM_onehot_STATE[10]_i_5__1\,
      O => \n_0_FSM_onehot_STATE[9]_i_1__5\
    );
\FSM_onehot_STATE[9]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \BIT_COUNT_reg__0\(3),
      I1 => \BIT_COUNT_reg__0\(1),
      I2 => \BIT_COUNT_reg__0\(0),
      O => \n_0_FSM_onehot_STATE[9]_i_2__3\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[0]_i_1__5\,
      Q => \n_0_FSM_onehot_STATE_reg[0]\,
      S => SRESET
    );
\FSM_onehot_STATE_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[10]_i_1__4\,
      Q => \n_0_FSM_onehot_STATE_reg[10]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[1]_i_1__5\,
      Q => \n_0_FSM_onehot_STATE_reg[1]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[2]_i_1__5\,
      Q => \n_0_FSM_onehot_STATE_reg[2]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[3]_i_1__5\,
      Q => \n_0_FSM_onehot_STATE_reg[3]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[4]_i_1__5\,
      Q => \n_0_FSM_onehot_STATE_reg[4]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[5]_i_1__4\,
      Q => \n_0_FSM_onehot_STATE_reg[5]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[6]_i_1__5\,
      Q => \n_0_FSM_onehot_STATE_reg[6]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[7]_i_1__5\,
      Q => \n_0_FSM_onehot_STATE_reg[7]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[8]_i_1__4\,
      Q => \n_0_FSM_onehot_STATE_reg[8]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[9]_i_1__5\,
      Q => \n_0_FSM_onehot_STATE_reg[9]\,
      R => SRESET
    );
\GEN_INTERRUPT_LOGIC.AN_COMPLETE_REG1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => MR_AN_COMPLETE,
      I1 => MDC_RISING_OUT,
      I2 => AN_COMPLETE_REG1,
      O => O9
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      I0 => AN_INTERRUPT_ENABLE,
      I1 => AN_INTERRUPT_ENABLE7_out,
      I2 => DATA_OUT(0),
      I3 => SRESET,
      O => O2
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0F0B00000F000"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => AN_INTERRUPT_ENABLE7_out,
      I2 => I6,
      I3 => MR_AN_COMPLETE,
      I4 => AN_COMPLETE_REG1,
      I5 => an_interrupt_ch2,
      O => O3
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => ADDR_WR(2),
      I1 => ADDR_WR(0),
      I2 => ADDR_WR(4),
      I3 => ADDR_WR(1),
      I4 => ADDR_WR(3),
      I5 => \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_4__1\,
      O => AN_INTERRUPT_ENABLE7_out
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => WE,
      I1 => MDC_RISING_OUT,
      O => \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_4__1\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\LAST_DATA_SHIFT_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => MDC_RISING_REG1_0,
      I1 => \n_0_LAST_DATA_SHIFT_i_2__1\,
      O => LAST_DATA_SHIFT0
    );
\LAST_DATA_SHIFT_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF01FFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[8]\,
      I1 => \n_0_FSM_onehot_STATE_reg[10]\,
      I2 => \n_0_FSM_onehot_STATE_reg[9]\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_12__1\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_8__1\,
      I5 => \n_0_LAST_DATA_SHIFT_i_3__1\,
      O => \n_0_LAST_DATA_SHIFT_i_2__1\
    );
\LAST_DATA_SHIFT_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[7]\,
      I2 => \n_0_FSM_onehot_STATE_reg[9]\,
      I3 => \n_0_FSM_onehot_STATE_reg[3]\,
      I4 => \n_0_FSM_onehot_STATE_reg[1]\,
      O => \n_0_LAST_DATA_SHIFT_i_3__1\
    );
LAST_DATA_SHIFT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => LAST_DATA_SHIFT0,
      Q => LAST_DATA_SHIFT,
      R => \<const0>\
    );
MDC_RISING_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MDC_RISING_REG1,
      Q => MDC_RISING_REG1_0,
      R => SRESET
    );
MDC_RISING_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MDC_RISING_REG1_0,
      Q => MDC_RISING_REG2,
      R => SRESET
    );
MDC_RISING_REG3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MDC_RISING_REG2,
      Q => MDC_RISING_OUT,
      R => SRESET
    );
MDIO_IN_REG_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \MDIO_IN__0\,
      Q => ADDR_RD(0),
      S => SRESET
    );
\MDIO_OUT_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBF3B3B"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[8]\,
      I1 => \n_0_MDIO_OUT_i_2__1\,
      I2 => \n_0_MDIO_OUT_i_3__1\,
      I3 => DATA_OUT(15),
      I4 => \n_0_FSM_onehot_STATE_reg[7]\,
      I5 => \n_0_MDIO_OUT_i_4__1\,
      O => \n_0_MDIO_OUT_i_1__1\
    );
\MDIO_OUT_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[10]\,
      I1 => \n_0_FSM_onehot_STATE_reg[9]\,
      O => \n_0_MDIO_OUT_i_2__1\
    );
\MDIO_OUT_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_OPCODE_reg[0]\,
      I1 => \n_0_OPCODE_reg[1]\,
      I2 => n_0_ADDRESS_MATCH_reg,
      O => \n_0_MDIO_OUT_i_3__1\
    );
\MDIO_OUT_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFEEAFFEAFFEA"
    )
    port map (
      I0 => \n_0_MDIO_TRI_i_2__1\,
      I1 => DATA_OUT(15),
      I2 => \n_0_FSM_onehot_STATE_reg[8]\,
      I3 => \n_0_FSM_onehot_STATE_reg[6]\,
      I4 => \n_0_FSM_onehot_STATE_reg[7]\,
      I5 => \n_0_MDIO_OUT_i_3__1\,
      O => \n_0_MDIO_OUT_i_4__1\
    );
MDIO_OUT_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_MDIO_OUT_i_1__1\,
      Q => mdio_o_ch2,
      S => SRESET
    );
\MDIO_TRI_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFBBAFFFFFFFF"
    )
    port map (
      I0 => \n_0_MDIO_TRI_i_2__1\,
      I1 => \n_0_MDIO_OUT_i_3__1\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[8]\,
      I4 => \n_0_FSM_onehot_STATE_reg[6]\,
      I5 => \n_0_MDIO_OUT_i_2__1\,
      O => \n_0_MDIO_TRI_i_1__1\
    );
\MDIO_TRI_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FF0"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[8]_i_3__4\,
      I1 => \n_0_MDIO_OUT_i_3__1\,
      I2 => \n_0_FSM_onehot_STATE_reg[5]\,
      I3 => \n_0_MDIO_TRI_i_3__1\,
      I4 => \n_0_FSM_onehot_STATE_reg[4]\,
      I5 => \n_0_ADDRESS_MATCH_i_3__1\,
      O => \n_0_MDIO_TRI_i_2__1\
    );
\MDIO_TRI_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[6]\,
      I1 => \n_0_FSM_onehot_STATE_reg[7]\,
      I2 => \n_0_FSM_onehot_STATE_reg[8]\,
      O => \n_0_MDIO_TRI_i_3__1\
    );
MDIO_TRI_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_MDIO_TRI_i_1__1\,
      Q => mdio_t_ch2,
      S => SRESET
    );
\OPCODE[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => OPCODE,
      I2 => \n_0_OPCODE_reg[0]\,
      O => \n_0_OPCODE[0]_i_1__1\
    );
\OPCODE[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => OPCODE,
      I2 => \n_0_OPCODE_reg[1]\,
      O => \n_0_OPCODE[1]_i_1__1\
    );
\OPCODE[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => \n_0_LAST_DATA_SHIFT_i_3__1\,
      I1 => \n_0_FSM_onehot_STATE[9]_i_2__3\,
      I2 => \BIT_COUNT_reg__0\(2),
      I3 => MDC_RISING_REG1,
      I4 => \n_0_SHIFT_REG[15]_i_5__1\,
      O => OPCODE
    );
\OPCODE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_OPCODE[0]_i_1__1\,
      Q => \n_0_OPCODE_reg[0]\,
      R => \<const0>\
    );
\OPCODE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_OPCODE[1]_i_1__1\,
      Q => \n_0_OPCODE_reg[1]\,
      R => \<const0>\
    );
\QSGMII_SPEC.RUNDISP_EN_REG_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => I7,
      I1 => RUNDISP_EN_REG,
      I2 => DATA_OUT(0),
      I3 => SRESET,
      O => O4
    );
\QSGMII_SPEC.RUNDISP_EN_REG_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
    port map (
      I0 => ADDR_WR(4),
      I1 => ADDR_WR(0),
      I2 => ADDR_WR(3),
      I3 => ADDR_WR(2),
      I4 => ADDR_WR(1),
      I5 => \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_4__1\,
      O => RUNDISP_EN_REG
    );
\RD_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002F0020"
    )
    port map (
      I0 => \n_0_MDIO_OUT_i_3__1\,
      I1 => \n_0_LAST_DATA_SHIFT_i_2__1\,
      I2 => MDC_RISING_REG2,
      I3 => SRESET,
      I4 => RD,
      O => \n_0_RD_i_1__1\
    );
RD_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_i_1__1\,
      Q => RD,
      R => \<const0>\
    );
\SHIFT_REG[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => ADDR_RD(0),
      I1 => \n_0_SHIFT_REG[15]_i_3__1\,
      I2 => \n_0_SHIFT_REG[0]_i_2__1\,
      I3 => DATA_OUT(3),
      I4 => \n_0_SHIFT_REG[0]_i_3__1\,
      O => \n_0_SHIFT_REG[0]_i_1__1\
    );
\SHIFT_REG[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005450540"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => I7,
      I2 => DATA_OUT(0),
      I3 => ADDR_RD(0),
      I4 => AN_INTERRUPT_ENABLE,
      I5 => DATA_OUT(2),
      O => \n_0_SHIFT_REG[0]_i_2__1\
    );
\SHIFT_REG[0]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003308"
    )
    port map (
      I0 => I11(0),
      I1 => DATA_OUT(2),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(0),
      O => \n_0_SHIFT_REG[0]_i_3__1\
    );
\SHIFT_REG[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => DATA_OUT(9),
      I1 => \n_0_SHIFT_REG[15]_i_3__1\,
      I2 => \n_0_SHIFT_REG[10]_i_2__1\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[10]_i_1__1\
    );
\SHIFT_REG[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => I11(10),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(2),
      I5 => \n_0_SHIFT_REG[10]_i_3__1\,
      O => \n_0_SHIFT_REG[10]_i_2__1\
    );
\SHIFT_REG[10]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30020002"
    )
    port map (
      I0 => I4,
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(1),
      I3 => ADDR_RD(0),
      I4 => I14,
      O => \n_0_SHIFT_REG[10]_i_3__1\
    );
\SHIFT_REG[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => DATA_OUT(10),
      I1 => \n_0_SHIFT_REG[15]_i_3__1\,
      I2 => \n_0_SHIFT_REG[11]_i_2__1\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[11]_i_1__1\
    );
\SHIFT_REG[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => I11(11),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(2),
      I5 => \n_0_SHIFT_REG[11]_i_3__1\,
      O => \n_0_SHIFT_REG[11]_i_2__1\
    );
\SHIFT_REG[11]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30020002"
    )
    port map (
      I0 => I3,
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(1),
      I3 => ADDR_RD(0),
      I4 => I13,
      O => \n_0_SHIFT_REG[11]_i_3__1\
    );
\SHIFT_REG[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => DATA_OUT(11),
      I1 => \n_0_SHIFT_REG[15]_i_3__1\,
      I2 => \n_0_SHIFT_REG[12]_i_2__1\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[12]_i_1__1\
    );
\SHIFT_REG[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => I11(12),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(2),
      I5 => \n_0_SHIFT_REG[12]_i_3__1\,
      O => \n_0_SHIFT_REG[12]_i_2__1\
    );
\SHIFT_REG[12]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30020002"
    )
    port map (
      I0 => I2,
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(1),
      I3 => ADDR_RD(0),
      I4 => MR_LP_ADV_ABILITY(0),
      O => \n_0_SHIFT_REG[12]_i_3__1\
    );
\SHIFT_REG[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DATA_OUT(12),
      I1 => \n_0_SHIFT_REG[15]_i_3__1\,
      I2 => \n_0_SHIFT_REG[13]_i_2__1\,
      O => \n_0_SHIFT_REG[13]_i_1__1\
    );
\SHIFT_REG[13]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => I11(13),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(2),
      I5 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[13]_i_2__1\
    );
\SHIFT_REG[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => \n_0_SHIFT_REG_reg[13]\,
      I1 => \n_0_SHIFT_REG[15]_i_3__1\,
      I2 => \n_0_SHIFT_REG[14]_i_2__1\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[14]_i_1__1\
    );
\SHIFT_REG[14]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => I11(14),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(2),
      I5 => \n_0_SHIFT_REG[14]_i_3__1\,
      O => \n_0_SHIFT_REG[14]_i_2__1\
    );
\SHIFT_REG[14]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30020002"
    )
    port map (
      I0 => I1,
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(1),
      I3 => ADDR_RD(0),
      I4 => I12,
      O => \n_0_SHIFT_REG[14]_i_3__1\
    );
\SHIFT_REG[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => MDC_RISING_REG1,
      I1 => LAST_DATA_SHIFT,
      O => SHIFT_REG0
    );
\SHIFT_REG[15]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => DATA_OUT(14),
      I1 => \n_0_SHIFT_REG[15]_i_3__1\,
      I2 => \n_0_SHIFT_REG[15]_i_4__1\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[15]_i_2__1\
    );
\SHIFT_REG[15]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_SHIFT_REG[15]_i_5__1\,
      I1 => \BIT_COUNT_reg__0\(2),
      I2 => \BIT_COUNT_reg__0\(0),
      I3 => \BIT_COUNT_reg__0\(1),
      I4 => \BIT_COUNT_reg__0\(3),
      I5 => \n_0_LAST_DATA_SHIFT_i_3__1\,
      O => \n_0_SHIFT_REG[15]_i_3__1\
    );
\SHIFT_REG[15]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8810FFFF88100000"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => ADDR_RD(0),
      I2 => I11(15),
      I3 => DATA_OUT(0),
      I4 => DATA_OUT(2),
      I5 => \n_0_SHIFT_REG[15]_i_6__1\,
      O => \n_0_SHIFT_REG[15]_i_4__1\
    );
\SHIFT_REG[15]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_8__1\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_12__1\,
      I2 => \n_0_FSM_onehot_STATE_reg[9]\,
      I3 => \n_0_FSM_onehot_STATE_reg[10]\,
      I4 => \n_0_FSM_onehot_STATE_reg[8]\,
      O => \n_0_SHIFT_REG[15]_i_5__1\
    );
\SHIFT_REG[15]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30020002"
    )
    port map (
      I0 => SOFT_RESET_1,
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(1),
      I3 => ADDR_RD(0),
      I4 => MR_LP_ADV_ABILITY(1),
      O => \n_0_SHIFT_REG[15]_i_6__1\
    );
\SHIFT_REG[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => \n_0_SHIFT_REG[15]_i_3__1\,
      I2 => \n_0_SHIFT_REG[1]_i_2__1\,
      I3 => DATA_OUT(3),
      I4 => \n_0_SHIFT_REG[1]_i_3__1\,
      O => \n_0_SHIFT_REG[1]_i_1__1\
    );
\SHIFT_REG[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => ADDR_RD(0),
      I2 => an_interrupt_ch2,
      I3 => DATA_OUT(0),
      I4 => DATA_OUT(2),
      O => \n_0_SHIFT_REG[1]_i_2__1\
    );
\SHIFT_REG[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => DATA_OUT(2),
      I1 => DATA_OUT(1),
      I2 => ADDR_RD(0),
      I3 => I11(1),
      I4 => DATA_OUT(0),
      O => \n_0_SHIFT_REG[1]_i_3__1\
    );
\SHIFT_REG[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => \n_0_SHIFT_REG[4]_i_2__1\,
      I2 => \n_0_SHIFT_REG[2]_i_2__1\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[2]_i_1__1\
    );
\SHIFT_REG[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003033000088"
    )
    port map (
      I0 => I11(2),
      I1 => DATA_OUT(2),
      I2 => MR_LINK_STATUS,
      I3 => DATA_OUT(0),
      I4 => DATA_OUT(1),
      I5 => ADDR_RD(0),
      O => \n_0_SHIFT_REG[2]_i_2__1\
    );
\SHIFT_REG[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DATA_OUT(2),
      I1 => \n_0_SHIFT_REG[4]_i_2__1\,
      I2 => \n_0_SHIFT_REG[3]_i_2__1\,
      O => \n_0_SHIFT_REG[3]_i_1__1\
    );
\SHIFT_REG[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001100010"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => DATA_OUT(0),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(2),
      I4 => I11(3),
      I5 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[3]_i_2__1\
    );
\SHIFT_REG[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
    port map (
      I0 => \n_0_SHIFT_REG[4]_i_2__1\,
      I1 => \n_0_SHIFT_REG[4]_i_3__1\,
      I2 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[4]_i_1__1\
    );
\SHIFT_REG[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_SHIFT_REG[15]_i_5__1\,
      I1 => \n_0_LAST_DATA_SHIFT_i_3__1\,
      I2 => \BIT_COUNT_reg__0\(3),
      I3 => \BIT_COUNT_reg__0\(1),
      I4 => \BIT_COUNT_reg__0\(0),
      I5 => \BIT_COUNT_reg__0\(2),
      O => \n_0_SHIFT_REG[4]_i_2__1\
    );
\SHIFT_REG[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003000000088"
    )
    port map (
      I0 => I11(4),
      I1 => DATA_OUT(2),
      I2 => status_vector_ch2(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(0),
      I5 => ADDR_RD(0),
      O => \n_0_SHIFT_REG[4]_i_3__1\
    );
\SHIFT_REG[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => \n_0_SHIFT_REG_reg[4]\,
      I1 => \n_0_SHIFT_REG[15]_i_3__1\,
      I2 => \n_0_SHIFT_REG[5]_i_2__1\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[5]_i_1__1\
    );
\SHIFT_REG[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => I11(5),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(2),
      I5 => \n_0_SHIFT_REG[5]_i_3__1\,
      O => \n_0_SHIFT_REG[5]_i_2__1\
    );
\SHIFT_REG[5]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
    port map (
      I0 => I8,
      I1 => ADDR_RD(0),
      I2 => DATA_OUT(0),
      I3 => DATA_OUT(1),
      I4 => MR_AN_COMPLETE,
      O => \n_0_SHIFT_REG[5]_i_3__1\
    );
\SHIFT_REG[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DATA_OUT(5),
      I1 => \n_0_SHIFT_REG[15]_i_3__1\,
      I2 => \n_0_SHIFT_REG[6]_i_2__1\,
      O => \n_0_SHIFT_REG[6]_i_1__1\
    );
\SHIFT_REG[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001110101"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(2),
      I3 => ADDR_RD(0),
      I4 => I11(6),
      I5 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[6]_i_2__1\
    );
\SHIFT_REG[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_SHIFT_REG_reg[6]\,
      I1 => \n_0_SHIFT_REG[15]_i_3__1\,
      I2 => \n_0_SHIFT_REG[7]_i_2__1\,
      O => \n_0_SHIFT_REG[7]_i_1__1\
    );
\SHIFT_REG[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001100010"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => DATA_OUT(0),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(2),
      I4 => I11(7),
      I5 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[7]_i_2__1\
    );
\SHIFT_REG[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_SHIFT_REG_reg[7]\,
      I1 => \n_0_SHIFT_REG[15]_i_3__1\,
      I2 => \n_0_SHIFT_REG[8]_i_2__1\,
      O => \n_0_SHIFT_REG[8]_i_1__1\
    );
\SHIFT_REG[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001110101"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(2),
      I3 => ADDR_RD(0),
      I4 => I11(8),
      I5 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[8]_i_2__1\
    );
\SHIFT_REG[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => DATA_OUT(8),
      I1 => \n_0_SHIFT_REG[15]_i_3__1\,
      I2 => \n_0_SHIFT_REG[9]_i_2__1\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[9]_i_1__1\
    );
\SHIFT_REG[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
    port map (
      I0 => I11(9),
      I1 => DATA_OUT(2),
      I2 => DATA_OUT(1),
      I3 => DATA_OUT(0),
      I4 => ADDR_RD(0),
      I5 => RESTART_AN_REG,
      O => \n_0_SHIFT_REG[9]_i_2__1\
    );
\SHIFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[0]_i_1__1\,
      Q => DATA_OUT(0),
      R => \<const0>\
    );
\SHIFT_REG_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[10]_i_1__1\,
      Q => DATA_OUT(10),
      R => \<const0>\
    );
\SHIFT_REG_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[11]_i_1__1\,
      Q => DATA_OUT(11),
      R => \<const0>\
    );
\SHIFT_REG_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[12]_i_1__1\,
      Q => DATA_OUT(12),
      R => \<const0>\
    );
\SHIFT_REG_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[13]_i_1__1\,
      Q => \n_0_SHIFT_REG_reg[13]\,
      R => \<const0>\
    );
\SHIFT_REG_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[14]_i_1__1\,
      Q => DATA_OUT(14),
      R => \<const0>\
    );
\SHIFT_REG_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[15]_i_2__1\,
      Q => DATA_OUT(15),
      R => \<const0>\
    );
\SHIFT_REG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[1]_i_1__1\,
      Q => DATA_OUT(1),
      R => \<const0>\
    );
\SHIFT_REG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[2]_i_1__1\,
      Q => DATA_OUT(2),
      R => \<const0>\
    );
\SHIFT_REG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[3]_i_1__1\,
      Q => DATA_OUT(3),
      R => \<const0>\
    );
\SHIFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[4]_i_1__1\,
      Q => \n_0_SHIFT_REG_reg[4]\,
      R => \<const0>\
    );
\SHIFT_REG_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[5]_i_1__1\,
      Q => DATA_OUT(5),
      R => \<const0>\
    );
\SHIFT_REG_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[6]_i_1__1\,
      Q => \n_0_SHIFT_REG_reg[6]\,
      R => \<const0>\
    );
\SHIFT_REG_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[7]_i_1__1\,
      Q => \n_0_SHIFT_REG_reg[7]\,
      R => \<const0>\
    );
\SHIFT_REG_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[8]_i_1__1\,
      Q => DATA_OUT(8),
      R => \<const0>\
    );
\SHIFT_REG_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[9]_i_1__1\,
      Q => DATA_OUT(9),
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\WE_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000000"
    )
    port map (
      I0 => \n_0_WE_i_2__1\,
      I1 => \n_0_OPCODE_reg[0]\,
      I2 => \n_0_OPCODE_reg[1]\,
      I3 => n_0_ADDRESS_MATCH_reg,
      I4 => \n_0_WE_i_3__1\,
      I5 => WE,
      O => \n_0_WE_i_1__1\
    );
\WE_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => SRESET,
      I1 => \n_0_LAST_DATA_SHIFT_i_2__1\,
      O => \n_0_WE_i_2__1\
    );
\WE_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => MDC_RISING_REG2,
      I1 => SRESET,
      O => \n_0_WE_i_3__1\
    );
WE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_WE_i_1__1\,
      Q => WE,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiMDIO_INTERFACE_38 is
  port (
    mdio_o_ch1 : out STD_LOGIC;
    mdio_t_ch1 : out STD_LOGIC;
    LOOPBACK_REG : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    SRESET : in STD_LOGIC;
    MDC_RISING_REG1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    \MDIO_IN__0\ : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SOFT_RESET_0 : in STD_LOGIC;
    MR_LP_ADV_ABILITY : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    RESTART_AN_REG : in STD_LOGIC;
    status_vector_ch1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MR_LINK_STATUS : in STD_LOGIC;
    phyad_ch1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I5 : in STD_LOGIC;
    AN_INTERRUPT_ENABLE : in STD_LOGIC;
    I6 : in STD_LOGIC;
    MR_AN_COMPLETE : in STD_LOGIC;
    AN_COMPLETE_REG1 : in STD_LOGIC;
    an_interrupt_ch1 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    CLEAR_STATUS_REG : in STD_LOGIC;
    I8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmiiMDIO_INTERFACE_38 : entity is "MDIO_INTERFACE";
end quadsgmiiMDIO_INTERFACE_38;

architecture STRUCTURE of quadsgmiiMDIO_INTERFACE_38 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal ADDRESS_MATCH_COMB : STD_LOGIC;
  signal ADDR_RD : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ADDR_WR : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal AN_INTERRUPT_ENABLE7_out : STD_LOGIC;
  signal \BIT_COUNT_reg__0__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal CLEAR_STATUS_REG_COMB : STD_LOGIC;
  signal DATA_OUT : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal LAST_DATA_SHIFT : STD_LOGIC;
  signal LAST_DATA_SHIFT0 : STD_LOGIC;
  signal MDC_RISING_OUT : STD_LOGIC;
  signal MDC_RISING_REG1_0 : STD_LOGIC;
  signal MDC_RISING_REG2 : STD_LOGIC;
  signal OPCODE : STD_LOGIC;
  signal RD : STD_LOGIC;
  signal RUNDISP_EN_REG : STD_LOGIC;
  signal SHIFT_REG0 : STD_LOGIC;
  signal WE : STD_LOGIC;
  signal \n_0_ADDRESS_MATCH_i_1__0\ : STD_LOGIC;
  signal \n_0_ADDRESS_MATCH_i_2__0\ : STD_LOGIC;
  signal \n_0_ADDRESS_MATCH_i_3__0\ : STD_LOGIC;
  signal \n_0_ADDRESS_MATCH_i_4__0\ : STD_LOGIC;
  signal \n_0_ADDRESS_MATCH_i_6__0\ : STD_LOGIC;
  signal \n_0_ADDRESS_MATCH_i_7__0\ : STD_LOGIC;
  signal n_0_ADDRESS_MATCH_reg : STD_LOGIC;
  signal \n_0_ADDR_WR[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_5__0\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_6__0\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_7__0\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_8__0\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_9__0\ : STD_LOGIC;
  signal \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[0]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_10__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_11__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_12__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_13__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_4__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_5__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_6__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_7__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_8__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_9__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[1]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[2]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[3]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[4]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[6]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[7]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[8]_i_2__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[8]_i_3__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[9]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[9]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[9]\ : STD_LOGIC;
  signal \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_4__0\ : STD_LOGIC;
  signal \n_0_LAST_DATA_SHIFT_i_2__0\ : STD_LOGIC;
  signal \n_0_LAST_DATA_SHIFT_i_3__0\ : STD_LOGIC;
  signal \n_0_MDIO_OUT_i_1__0\ : STD_LOGIC;
  signal \n_0_MDIO_OUT_i_2__0\ : STD_LOGIC;
  signal \n_0_MDIO_OUT_i_3__0\ : STD_LOGIC;
  signal \n_0_MDIO_OUT_i_4__0\ : STD_LOGIC;
  signal \n_0_MDIO_TRI_i_1__0\ : STD_LOGIC;
  signal \n_0_MDIO_TRI_i_2__0\ : STD_LOGIC;
  signal \n_0_MDIO_TRI_i_3__0\ : STD_LOGIC;
  signal \n_0_OPCODE[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_OPCODE[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_OPCODE_reg[0]\ : STD_LOGIC;
  signal \n_0_OPCODE_reg[1]\ : STD_LOGIC;
  signal \n_0_RD_i_1__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[10]_i_2__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[10]_i_3__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[11]_i_3__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[12]_i_3__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[13]_i_2__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[14]_i_2__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[14]_i_3__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[15]_i_2__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[15]_i_3__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[15]_i_4__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[15]_i_5__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[15]_i_6__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[1]_i_3__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[5]_i_3__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[9]_i_2__0\ : STD_LOGIC;
  signal \n_0_SHIFT_REG_reg[13]\ : STD_LOGIC;
  signal \n_0_SHIFT_REG_reg[4]\ : STD_LOGIC;
  signal \n_0_SHIFT_REG_reg[6]\ : STD_LOGIC;
  signal \n_0_SHIFT_REG_reg[7]\ : STD_LOGIC;
  signal \n_0_WE_i_1__0\ : STD_LOGIC;
  signal \n_0_WE_i_2__0\ : STD_LOGIC;
  signal \n_0_WE_i_3__0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ADDRESS_MATCH_i_2__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \ADDRESS_MATCH_i_3__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \ADDRESS_MATCH_i_4__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \BIT_COUNT[1]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \BIT_COUNT[2]_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \BIT_COUNT[3]_i_8__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \BIT_COUNT[3]_i_9__0\ : label is "soft_lutpair196";
  attribute counter : integer;
  attribute counter of \BIT_COUNT_reg[0]\ : label is 33;
  attribute counter of \BIT_COUNT_reg[1]\ : label is 33;
  attribute counter of \BIT_COUNT_reg[2]\ : label is 33;
  attribute counter of \BIT_COUNT_reg[3]\ : label is 33;
  attribute SOFT_HLUTNM of \CLEAR_STATUS_REG_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.AN_ENABLE_REG_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.ISOLATE_REG_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.ISOLATE_REG_i_2__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.LOOPBACK_REG_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.POWERDOWN_REG_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.RESET_REG_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[10]_i_12__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[10]_i_13__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[10]_i_1__2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[10]_i_5__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[10]_i_8__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[1]_i_1__4\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[2]_i_1__4\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[3]_i_1__4\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[4]_i_1__4\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[6]_i_1__4\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[7]_i_1__4\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[8]_i_2__4\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[8]_i_3__2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[9]_i_2__1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_4__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \MDIO_OUT_i_2__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \MDIO_TRI_i_3__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \OPCODE[0]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \OPCODE[1]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \RD_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \SHIFT_REG[13]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \SHIFT_REG[15]_i_2__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \SHIFT_REG[15]_i_5__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \SHIFT_REG[2]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \SHIFT_REG[4]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \SHIFT_REG[6]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \SHIFT_REG[7]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \WE_i_2__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \WE_i_3__0\ : label is "soft_lutpair193";
begin
\ADDRESS_MATCH_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAABAAA8"
    )
    port map (
      I0 => n_0_ADDRESS_MATCH_reg,
      I1 => \n_0_ADDRESS_MATCH_i_2__0\,
      I2 => \n_0_ADDRESS_MATCH_i_3__0\,
      I3 => \n_0_ADDRESS_MATCH_i_4__0\,
      I4 => ADDRESS_MATCH_COMB,
      I5 => SRESET,
      O => \n_0_ADDRESS_MATCH_i_1__0\
    );
\ADDRESS_MATCH_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[6]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[4]\,
      I4 => MDC_RISING_REG1,
      O => \n_0_ADDRESS_MATCH_i_2__0\
    );
\ADDRESS_MATCH_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[1]\,
      I1 => \n_0_FSM_onehot_STATE_reg[0]\,
      I2 => \n_0_FSM_onehot_STATE_reg[3]\,
      I3 => \n_0_FSM_onehot_STATE_reg[2]\,
      O => \n_0_ADDRESS_MATCH_i_3__0\
    );
\ADDRESS_MATCH_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[8]\,
      I1 => \n_0_FSM_onehot_STATE_reg[9]\,
      I2 => \n_0_FSM_onehot_STATE_reg[10]\,
      O => \n_0_ADDRESS_MATCH_i_4__0\
    );
\ADDRESS_MATCH_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF41000041"
    )
    port map (
      I0 => \n_0_ADDRESS_MATCH_i_6__0\,
      I1 => phyad_ch1(1),
      I2 => DATA_OUT(0),
      I3 => phyad_ch1(3),
      I4 => DATA_OUT(2),
      I5 => \n_0_ADDRESS_MATCH_i_7__0\,
      O => ADDRESS_MATCH_COMB
    );
\ADDRESS_MATCH_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => phyad_ch1(4),
      I1 => DATA_OUT(3),
      I2 => ADDR_RD(0),
      I3 => phyad_ch1(0),
      I4 => DATA_OUT(1),
      I5 => phyad_ch1(2),
      O => \n_0_ADDRESS_MATCH_i_6__0\
    );
\ADDRESS_MATCH_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => DATA_OUT(0),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(3),
      I4 => DATA_OUT(2),
      O => \n_0_ADDRESS_MATCH_i_7__0\
    );
ADDRESS_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_ADDRESS_MATCH_i_1__0\,
      Q => n_0_ADDRESS_MATCH_reg,
      R => \<const0>\
    );
\ADDR_WR[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => MDC_RISING_REG1,
      I1 => \n_0_SHIFT_REG[15]_i_3__0\,
      O => \n_0_ADDR_WR[4]_i_1__0\
    );
\ADDR_WR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_ADDR_WR[4]_i_1__0\,
      D => ADDR_RD(0),
      Q => ADDR_WR(0),
      R => SRESET
    );
\ADDR_WR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_ADDR_WR[4]_i_1__0\,
      D => DATA_OUT(0),
      Q => ADDR_WR(1),
      R => SRESET
    );
\ADDR_WR_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_ADDR_WR[4]_i_1__0\,
      D => DATA_OUT(1),
      Q => ADDR_WR(2),
      R => SRESET
    );
\ADDR_WR_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_ADDR_WR[4]_i_1__0\,
      D => DATA_OUT(2),
      Q => ADDR_WR(3),
      R => SRESET
    );
\ADDR_WR_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_ADDR_WR[4]_i_1__0\,
      D => DATA_OUT(3),
      Q => ADDR_WR(4),
      R => SRESET
    );
\BIT_COUNT[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \n_0_BIT_COUNT[3]_i_4__0\,
      I1 => \BIT_COUNT_reg__0__0\(0),
      I2 => \n_0_BIT_COUNT[3]_i_3__0\,
      O => p_0_in(0)
    );
\BIT_COUNT[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      I0 => \n_0_BIT_COUNT[3]_i_3__0\,
      I1 => \BIT_COUNT_reg__0__0\(1),
      I2 => \BIT_COUNT_reg__0__0\(0),
      O => p_0_in(1)
    );
\BIT_COUNT[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E1FF"
    )
    port map (
      I0 => \BIT_COUNT_reg__0__0\(0),
      I1 => \BIT_COUNT_reg__0__0\(1),
      I2 => \BIT_COUNT_reg__0__0\(2),
      I3 => \n_0_BIT_COUNT[3]_i_3__0\,
      O => p_0_in(2)
    );
\BIT_COUNT[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
    port map (
      I0 => MDC_RISING_REG1,
      I1 => \BIT_COUNT_reg__0__0\(2),
      I2 => \BIT_COUNT_reg__0__0\(0),
      I3 => \BIT_COUNT_reg__0__0\(1),
      I4 => \BIT_COUNT_reg__0__0\(3),
      I5 => \n_0_BIT_COUNT[3]_i_3__0\,
      O => \n_0_BIT_COUNT[3]_i_1__0\
    );
\BIT_COUNT[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA90000"
    )
    port map (
      I0 => \BIT_COUNT_reg__0__0\(3),
      I1 => \BIT_COUNT_reg__0__0\(0),
      I2 => \BIT_COUNT_reg__0__0\(1),
      I3 => \BIT_COUNT_reg__0__0\(2),
      I4 => \n_0_BIT_COUNT[3]_i_3__0\,
      I5 => \n_0_BIT_COUNT[3]_i_4__0\,
      O => p_0_in(3)
    );
\BIT_COUNT[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F33F"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[8]_i_3__2\,
      I1 => \n_0_BIT_COUNT[3]_i_5__0\,
      I2 => \n_0_FSM_onehot_STATE_reg[3]\,
      I3 => \n_0_FSM_onehot_STATE_reg[7]\,
      I4 => \n_0_FSM_onehot_STATE_reg[4]\,
      O => \n_0_BIT_COUNT[3]_i_3__0\
    );
\BIT_COUNT[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000808800080"
    )
    port map (
      I0 => \n_0_BIT_COUNT[3]_i_6__0\,
      I1 => \n_0_BIT_COUNT[3]_i_5__0\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[4]\,
      I4 => \n_0_FSM_onehot_STATE[8]_i_3__2\,
      I5 => \n_0_FSM_onehot_STATE_reg[3]\,
      O => \n_0_BIT_COUNT[3]_i_4__0\
    );
\BIT_COUNT[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[10]\,
      I1 => \n_0_FSM_onehot_STATE_reg[2]\,
      I2 => \n_0_FSM_onehot_STATE_reg[5]\,
      I3 => \n_0_FSM_onehot_STATE_reg[6]\,
      I4 => \n_0_BIT_COUNT[3]_i_7__0\,
      I5 => \n_0_BIT_COUNT[3]_i_8__0\,
      O => \n_0_BIT_COUNT[3]_i_5__0\
    );
\BIT_COUNT[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_BIT_COUNT[3]_i_9__0\,
      I1 => \n_0_ADDRESS_MATCH_i_4__0\,
      I2 => \n_0_FSM_onehot_STATE_reg[5]\,
      I3 => \n_0_FSM_onehot_STATE_reg[4]\,
      I4 => \n_0_FSM_onehot_STATE_reg[6]\,
      I5 => \n_0_FSM_onehot_STATE_reg[0]\,
      O => \n_0_BIT_COUNT[3]_i_6__0\
    );
\BIT_COUNT[3]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[0]\,
      I1 => \n_0_FSM_onehot_STATE_reg[1]\,
      O => \n_0_BIT_COUNT[3]_i_7__0\
    );
\BIT_COUNT[3]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[9]\,
      I1 => \n_0_FSM_onehot_STATE_reg[8]\,
      O => \n_0_BIT_COUNT[3]_i_8__0\
    );
\BIT_COUNT[3]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[1]\,
      I1 => \n_0_FSM_onehot_STATE_reg[7]\,
      I2 => \n_0_FSM_onehot_STATE_reg[3]\,
      I3 => \n_0_FSM_onehot_STATE_reg[2]\,
      O => \n_0_BIT_COUNT[3]_i_9__0\
    );
\BIT_COUNT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \n_0_BIT_COUNT[3]_i_1__0\,
      D => p_0_in(0),
      Q => \BIT_COUNT_reg__0__0\(0),
      R => \<const0>\
    );
\BIT_COUNT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \n_0_BIT_COUNT[3]_i_1__0\,
      D => p_0_in(1),
      Q => \BIT_COUNT_reg__0__0\(1),
      R => \<const0>\
    );
\BIT_COUNT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \n_0_BIT_COUNT[3]_i_1__0\,
      D => p_0_in(2),
      Q => \BIT_COUNT_reg__0__0\(2),
      R => \<const0>\
    );
\BIT_COUNT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \n_0_BIT_COUNT[3]_i_1__0\,
      D => p_0_in(3),
      Q => \BIT_COUNT_reg__0__0\(3),
      R => \<const0>\
    );
\CLEAR_STATUS_REG_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => CLEAR_STATUS_REG_COMB,
      I1 => MDC_RISING_OUT,
      I2 => CLEAR_STATUS_REG,
      O => O8
    );
\CLEAR_STATUS_REG_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => ADDR_WR(3),
      I1 => RD,
      I2 => ADDR_WR(2),
      I3 => ADDR_WR(1),
      I4 => ADDR_WR(4),
      I5 => ADDR_WR(0),
      O => CLEAR_STATUS_REG_COMB
    );
\CONFIG_REG_WITH_AN.AN_ENABLE_REG_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__0\,
      I1 => DATA_OUT(12),
      O => O12
    );
\CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23332000"
    )
    port map (
      I0 => DATA_OUT(8),
      I1 => SRESET,
      I2 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__0\,
      I3 => MDC_RISING_OUT,
      I4 => I5,
      O => O1
    );
\CONFIG_REG_WITH_AN.ISOLATE_REG_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => MDC_RISING_OUT,
      I1 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__0\,
      O => LOOPBACK_REG
    );
\CONFIG_REG_WITH_AN.ISOLATE_REG_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__0\,
      I1 => DATA_OUT(10),
      O => O11
    );
\CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => ADDR_WR(3),
      I1 => WE,
      I2 => ADDR_WR(0),
      I3 => ADDR_WR(4),
      I4 => ADDR_WR(2),
      I5 => ADDR_WR(1),
      O => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__0\
    );
\CONFIG_REG_WITH_AN.LOOPBACK_REG_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__0\,
      I1 => DATA_OUT(14),
      O => O13
    );
\CONFIG_REG_WITH_AN.POWERDOWN_REG_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__0\,
      I1 => DATA_OUT(11),
      I2 => MDC_RISING_OUT,
      I3 => I3,
      O => O6
    );
\CONFIG_REG_WITH_AN.RESET_REG_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => DATA_OUT(15),
      I1 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__0\,
      I2 => MDC_RISING_OUT,
      I3 => SOFT_RESET_0,
      O => O7
    );
\CONFIG_REG_WITH_AN.RESTART_AN_REG_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080F0800"
    )
    port map (
      I0 => DATA_OUT(9),
      I1 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__0\,
      I2 => SRESET,
      I3 => MDC_RISING_OUT,
      I4 => RESTART_AN_REG,
      O => O5
    );
\CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3__0\,
      I1 => DATA_OUT(5),
      O => O10
    );
\FSM_onehot_STATE[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF0020FF00"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[7]_i_2__0\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_4__0\,
      I2 => ADDR_RD(0),
      I3 => \n_0_FSM_onehot_STATE[10]_i_2__2\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_5__0\,
      I5 => \n_0_FSM_onehot_STATE[10]_i_3__0\,
      O => \n_0_FSM_onehot_STATE[0]_i_1__4\
    );
\FSM_onehot_STATE[10]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000333373337"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[9]\,
      I1 => \n_0_FSM_onehot_STATE_reg[10]\,
      I2 => \n_0_FSM_onehot_STATE_reg[6]\,
      I3 => \n_0_FSM_onehot_STATE_reg[7]\,
      I4 => \n_0_FSM_onehot_STATE_reg[3]\,
      I5 => \n_0_FSM_onehot_STATE_reg[2]\,
      O => \n_0_FSM_onehot_STATE[10]_i_10__0\
    );
\FSM_onehot_STATE[10]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[2]\,
      I1 => \n_0_FSM_onehot_STATE_reg[10]\,
      I2 => \n_0_FSM_onehot_STATE_reg[4]\,
      I3 => \n_0_FSM_onehot_STATE_reg[0]\,
      I4 => \n_0_FSM_onehot_STATE_reg[6]\,
      I5 => \n_0_FSM_onehot_STATE_reg[8]\,
      O => \n_0_FSM_onehot_STATE[10]_i_11__0\
    );
\FSM_onehot_STATE[10]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[4]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[6]\,
      O => \n_0_FSM_onehot_STATE[10]_i_12__0\
    );
\FSM_onehot_STATE[10]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[6]\,
      I1 => \n_0_FSM_onehot_STATE_reg[7]\,
      O => \n_0_FSM_onehot_STATE[10]_i_13__0\
    );
\FSM_onehot_STATE[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__2\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_3__0\,
      I2 => \n_0_FSM_onehot_STATE[10]_i_4__0\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_5__0\,
      O => \n_0_FSM_onehot_STATE[10]_i_1__2\
    );
\FSM_onehot_STATE[10]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010110"
    )
    port map (
      I0 => \n_0_ADDRESS_MATCH_i_4__0\,
      I1 => \n_0_ADDRESS_MATCH_i_3__0\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[6]\,
      I4 => \n_0_FSM_onehot_STATE_reg[5]\,
      I5 => \n_0_FSM_onehot_STATE_reg[4]\,
      O => \n_0_FSM_onehot_STATE[10]_i_2__2\
    );
\FSM_onehot_STATE[10]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_6__0\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_7__0\,
      I2 => \n_0_FSM_onehot_STATE[10]_i_8__0\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_9__0\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_10__0\,
      O => \n_0_FSM_onehot_STATE[10]_i_3__0\
    );
\FSM_onehot_STATE[10]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010114"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_11__0\,
      I1 => \n_0_FSM_onehot_STATE_reg[5]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[9]\,
      I4 => \n_0_FSM_onehot_STATE_reg[3]\,
      I5 => \n_0_FSM_onehot_STATE_reg[1]\,
      O => \n_0_FSM_onehot_STATE[10]_i_4__0\
    );
\FSM_onehot_STATE[10]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[10]\,
      I1 => \n_0_FSM_onehot_STATE_reg[9]\,
      I2 => \n_0_FSM_onehot_STATE_reg[8]\,
      I3 => \n_0_ADDRESS_MATCH_i_3__0\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_12__0\,
      O => \n_0_FSM_onehot_STATE[10]_i_5__0\
    );
\FSM_onehot_STATE[10]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001010101000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[4]\,
      I2 => \n_0_FSM_onehot_STATE[10]_i_13__0\,
      I3 => \n_0_FSM_onehot_STATE_reg[10]\,
      I4 => \n_0_FSM_onehot_STATE_reg[9]\,
      I5 => \n_0_FSM_onehot_STATE_reg[8]\,
      O => \n_0_FSM_onehot_STATE[10]_i_6__0\
    );
\FSM_onehot_STATE[10]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[8]\,
      I1 => \n_0_FSM_onehot_STATE_reg[9]\,
      I2 => \n_0_FSM_onehot_STATE_reg[4]\,
      I3 => \n_0_FSM_onehot_STATE_reg[5]\,
      I4 => \n_0_FSM_onehot_STATE_reg[0]\,
      I5 => \n_0_FSM_onehot_STATE_reg[1]\,
      O => \n_0_FSM_onehot_STATE[10]_i_7__0\
    );
\FSM_onehot_STATE[10]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[10]\,
      I1 => \n_0_FSM_onehot_STATE_reg[6]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[3]\,
      I4 => \n_0_FSM_onehot_STATE_reg[2]\,
      O => \n_0_FSM_onehot_STATE[10]_i_8__0\
    );
\FSM_onehot_STATE[10]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000177"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[7]\,
      I1 => \n_0_FSM_onehot_STATE_reg[6]\,
      I2 => \n_0_FSM_onehot_STATE_reg[10]\,
      I3 => \n_0_FSM_onehot_STATE_reg[3]\,
      I4 => \n_0_ADDRESS_MATCH_i_3__0\,
      O => \n_0_FSM_onehot_STATE[10]_i_9__0\
    );
\FSM_onehot_STATE[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__2\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__0\,
      I2 => \n_0_FSM_onehot_STATE[7]_i_2__0\,
      I3 => ADDR_RD(0),
      O => \n_0_FSM_onehot_STATE[1]_i_1__4\
    );
\FSM_onehot_STATE[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__2\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__0\,
      I2 => \n_0_FSM_onehot_STATE[7]_i_2__0\,
      I3 => ADDR_RD(0),
      I4 => \n_0_FSM_onehot_STATE[10]_i_4__0\,
      O => \n_0_FSM_onehot_STATE[2]_i_1__4\
    );
\FSM_onehot_STATE[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__2\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__0\,
      I2 => \n_0_FSM_onehot_STATE[7]_i_2__0\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_4__0\,
      O => \n_0_FSM_onehot_STATE[3]_i_1__4\
    );
\FSM_onehot_STATE[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00084040"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__2\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__0\,
      I2 => \n_0_FSM_onehot_STATE[10]_i_4__0\,
      I3 => \n_0_FSM_onehot_STATE[8]_i_3__2\,
      I4 => \n_0_FSM_onehot_STATE[7]_i_2__0\,
      O => \n_0_FSM_onehot_STATE[4]_i_1__4\
    );
\FSM_onehot_STATE[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080800"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__2\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__0\,
      I2 => \n_0_FSM_onehot_STATE[5]_i_2__0\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_4__0\,
      I4 => \n_0_FSM_onehot_STATE[8]_i_3__2\,
      O => \n_0_FSM_onehot_STATE[5]_i_1__2\
    );
\FSM_onehot_STATE[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[7]\,
      I1 => \n_0_FSM_onehot_STATE_reg[10]\,
      I2 => \n_0_FSM_onehot_STATE_reg[6]\,
      I3 => \n_0_FSM_onehot_STATE_reg[3]\,
      I4 => \n_0_FSM_onehot_STATE_reg[2]\,
      I5 => \n_0_FSM_onehot_STATE[10]_i_7__0\,
      O => \n_0_FSM_onehot_STATE[5]_i_2__0\
    );
\FSM_onehot_STATE[6]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__2\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__0\,
      I2 => \n_0_FSM_onehot_STATE[7]_i_2__0\,
      I3 => \n_0_FSM_onehot_STATE[8]_i_3__2\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_4__0\,
      O => \n_0_FSM_onehot_STATE[6]_i_1__4\
    );
\FSM_onehot_STATE[7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__2\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__0\,
      I2 => \n_0_FSM_onehot_STATE[7]_i_2__0\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_4__0\,
      O => \n_0_FSM_onehot_STATE[7]_i_1__4\
    );
\FSM_onehot_STATE[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEEB"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_7__0\,
      I1 => \n_0_FSM_onehot_STATE_reg[7]\,
      I2 => \n_0_FSM_onehot_STATE_reg[10]\,
      I3 => \n_0_FSM_onehot_STATE_reg[6]\,
      I4 => \n_0_FSM_onehot_STATE_reg[3]\,
      I5 => \n_0_FSM_onehot_STATE_reg[2]\,
      O => \n_0_FSM_onehot_STATE[7]_i_2__0\
    );
\FSM_onehot_STATE[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888B"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[8]_i_2__4\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__0\,
      I2 => \n_0_FSM_onehot_STATE[8]_i_3__2\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_4__0\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_3__0\,
      I5 => \n_0_FSM_onehot_STATE[10]_i_2__2\,
      O => \n_0_FSM_onehot_STATE[8]_i_1__2\
    );
\FSM_onehot_STATE[8]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[5]_i_2__0\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5__0\,
      I2 => \n_0_FSM_onehot_STATE[10]_i_2__2\,
      I3 => \n_0_FSM_onehot_STATE[7]_i_2__0\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_4__0\,
      O => \n_0_FSM_onehot_STATE[8]_i_2__4\
    );
\FSM_onehot_STATE[8]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \BIT_COUNT_reg__0__0\(2),
      I1 => \BIT_COUNT_reg__0__0\(0),
      I2 => \BIT_COUNT_reg__0__0\(1),
      I3 => \BIT_COUNT_reg__0__0\(3),
      O => \n_0_FSM_onehot_STATE[8]_i_3__2\
    );
\FSM_onehot_STATE[9]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__2\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_3__0\,
      I2 => \n_0_FSM_onehot_STATE[9]_i_2__1\,
      I3 => \BIT_COUNT_reg__0__0\(2),
      I4 => \n_0_FSM_onehot_STATE[10]_i_4__0\,
      I5 => \n_0_FSM_onehot_STATE[10]_i_5__0\,
      O => \n_0_FSM_onehot_STATE[9]_i_1__4\
    );
\FSM_onehot_STATE[9]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \BIT_COUNT_reg__0__0\(3),
      I1 => \BIT_COUNT_reg__0__0\(1),
      I2 => \BIT_COUNT_reg__0__0\(0),
      O => \n_0_FSM_onehot_STATE[9]_i_2__1\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[0]_i_1__4\,
      Q => \n_0_FSM_onehot_STATE_reg[0]\,
      S => SRESET
    );
\FSM_onehot_STATE_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[10]_i_1__2\,
      Q => \n_0_FSM_onehot_STATE_reg[10]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[1]_i_1__4\,
      Q => \n_0_FSM_onehot_STATE_reg[1]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[2]_i_1__4\,
      Q => \n_0_FSM_onehot_STATE_reg[2]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[3]_i_1__4\,
      Q => \n_0_FSM_onehot_STATE_reg[3]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[4]_i_1__4\,
      Q => \n_0_FSM_onehot_STATE_reg[4]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[5]_i_1__2\,
      Q => \n_0_FSM_onehot_STATE_reg[5]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[6]_i_1__4\,
      Q => \n_0_FSM_onehot_STATE_reg[6]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[7]_i_1__4\,
      Q => \n_0_FSM_onehot_STATE_reg[7]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[8]_i_1__2\,
      Q => \n_0_FSM_onehot_STATE_reg[8]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[9]_i_1__4\,
      Q => \n_0_FSM_onehot_STATE_reg[9]\,
      R => SRESET
    );
\GEN_INTERRUPT_LOGIC.AN_COMPLETE_REG1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => MR_AN_COMPLETE,
      I1 => MDC_RISING_OUT,
      I2 => AN_COMPLETE_REG1,
      O => O9
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      I0 => AN_INTERRUPT_ENABLE,
      I1 => AN_INTERRUPT_ENABLE7_out,
      I2 => DATA_OUT(0),
      I3 => SRESET,
      O => O2
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0F0B00000F000"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => AN_INTERRUPT_ENABLE7_out,
      I2 => I6,
      I3 => MR_AN_COMPLETE,
      I4 => AN_COMPLETE_REG1,
      I5 => an_interrupt_ch1,
      O => O3
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => ADDR_WR(2),
      I1 => ADDR_WR(0),
      I2 => ADDR_WR(4),
      I3 => ADDR_WR(1),
      I4 => ADDR_WR(3),
      I5 => \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_4__0\,
      O => AN_INTERRUPT_ENABLE7_out
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => WE,
      I1 => MDC_RISING_OUT,
      O => \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_4__0\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\LAST_DATA_SHIFT_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => MDC_RISING_REG1_0,
      I1 => \n_0_LAST_DATA_SHIFT_i_2__0\,
      O => LAST_DATA_SHIFT0
    );
\LAST_DATA_SHIFT_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF01FFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[8]\,
      I1 => \n_0_FSM_onehot_STATE_reg[10]\,
      I2 => \n_0_FSM_onehot_STATE_reg[9]\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_12__0\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_8__0\,
      I5 => \n_0_LAST_DATA_SHIFT_i_3__0\,
      O => \n_0_LAST_DATA_SHIFT_i_2__0\
    );
\LAST_DATA_SHIFT_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[7]\,
      I2 => \n_0_FSM_onehot_STATE_reg[9]\,
      I3 => \n_0_FSM_onehot_STATE_reg[3]\,
      I4 => \n_0_FSM_onehot_STATE_reg[1]\,
      O => \n_0_LAST_DATA_SHIFT_i_3__0\
    );
LAST_DATA_SHIFT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => LAST_DATA_SHIFT0,
      Q => LAST_DATA_SHIFT,
      R => \<const0>\
    );
MDC_RISING_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MDC_RISING_REG1,
      Q => MDC_RISING_REG1_0,
      R => SRESET
    );
MDC_RISING_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MDC_RISING_REG1_0,
      Q => MDC_RISING_REG2,
      R => SRESET
    );
MDC_RISING_REG3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MDC_RISING_REG2,
      Q => MDC_RISING_OUT,
      R => SRESET
    );
MDIO_IN_REG_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \MDIO_IN__0\,
      Q => ADDR_RD(0),
      S => SRESET
    );
\MDIO_OUT_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBF3B3B"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[8]\,
      I1 => \n_0_MDIO_OUT_i_2__0\,
      I2 => \n_0_MDIO_OUT_i_3__0\,
      I3 => DATA_OUT(15),
      I4 => \n_0_FSM_onehot_STATE_reg[7]\,
      I5 => \n_0_MDIO_OUT_i_4__0\,
      O => \n_0_MDIO_OUT_i_1__0\
    );
\MDIO_OUT_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[10]\,
      I1 => \n_0_FSM_onehot_STATE_reg[9]\,
      O => \n_0_MDIO_OUT_i_2__0\
    );
\MDIO_OUT_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_OPCODE_reg[0]\,
      I1 => \n_0_OPCODE_reg[1]\,
      I2 => n_0_ADDRESS_MATCH_reg,
      O => \n_0_MDIO_OUT_i_3__0\
    );
\MDIO_OUT_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFEEAFFEAFFEA"
    )
    port map (
      I0 => \n_0_MDIO_TRI_i_2__0\,
      I1 => DATA_OUT(15),
      I2 => \n_0_FSM_onehot_STATE_reg[8]\,
      I3 => \n_0_FSM_onehot_STATE_reg[6]\,
      I4 => \n_0_FSM_onehot_STATE_reg[7]\,
      I5 => \n_0_MDIO_OUT_i_3__0\,
      O => \n_0_MDIO_OUT_i_4__0\
    );
MDIO_OUT_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_MDIO_OUT_i_1__0\,
      Q => mdio_o_ch1,
      S => SRESET
    );
\MDIO_TRI_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFBBAFFFFFFFF"
    )
    port map (
      I0 => \n_0_MDIO_TRI_i_2__0\,
      I1 => \n_0_MDIO_OUT_i_3__0\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[8]\,
      I4 => \n_0_FSM_onehot_STATE_reg[6]\,
      I5 => \n_0_MDIO_OUT_i_2__0\,
      O => \n_0_MDIO_TRI_i_1__0\
    );
\MDIO_TRI_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FF0"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[8]_i_3__2\,
      I1 => \n_0_MDIO_OUT_i_3__0\,
      I2 => \n_0_FSM_onehot_STATE_reg[5]\,
      I3 => \n_0_MDIO_TRI_i_3__0\,
      I4 => \n_0_FSM_onehot_STATE_reg[4]\,
      I5 => \n_0_ADDRESS_MATCH_i_3__0\,
      O => \n_0_MDIO_TRI_i_2__0\
    );
\MDIO_TRI_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[6]\,
      I1 => \n_0_FSM_onehot_STATE_reg[7]\,
      I2 => \n_0_FSM_onehot_STATE_reg[8]\,
      O => \n_0_MDIO_TRI_i_3__0\
    );
MDIO_TRI_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_MDIO_TRI_i_1__0\,
      Q => mdio_t_ch1,
      S => SRESET
    );
\OPCODE[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => OPCODE,
      I2 => \n_0_OPCODE_reg[0]\,
      O => \n_0_OPCODE[0]_i_1__0\
    );
\OPCODE[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => OPCODE,
      I2 => \n_0_OPCODE_reg[1]\,
      O => \n_0_OPCODE[1]_i_1__0\
    );
\OPCODE[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => \n_0_LAST_DATA_SHIFT_i_3__0\,
      I1 => \n_0_FSM_onehot_STATE[9]_i_2__1\,
      I2 => \BIT_COUNT_reg__0__0\(2),
      I3 => MDC_RISING_REG1,
      I4 => \n_0_SHIFT_REG[15]_i_5__0\,
      O => OPCODE
    );
\OPCODE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_OPCODE[0]_i_1__0\,
      Q => \n_0_OPCODE_reg[0]\,
      R => \<const0>\
    );
\OPCODE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_OPCODE[1]_i_1__0\,
      Q => \n_0_OPCODE_reg[1]\,
      R => \<const0>\
    );
\QSGMII_SPEC.RUNDISP_EN_REG_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => I7,
      I1 => RUNDISP_EN_REG,
      I2 => DATA_OUT(0),
      I3 => SRESET,
      O => O4
    );
\QSGMII_SPEC.RUNDISP_EN_REG_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
    port map (
      I0 => ADDR_WR(4),
      I1 => ADDR_WR(0),
      I2 => ADDR_WR(3),
      I3 => ADDR_WR(2),
      I4 => ADDR_WR(1),
      I5 => \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_4__0\,
      O => RUNDISP_EN_REG
    );
\RD_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002F0020"
    )
    port map (
      I0 => \n_0_MDIO_OUT_i_3__0\,
      I1 => \n_0_LAST_DATA_SHIFT_i_2__0\,
      I2 => MDC_RISING_REG2,
      I3 => SRESET,
      I4 => RD,
      O => \n_0_RD_i_1__0\
    );
RD_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_i_1__0\,
      Q => RD,
      R => \<const0>\
    );
\SHIFT_REG[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => ADDR_RD(0),
      I1 => \n_0_SHIFT_REG[15]_i_3__0\,
      I2 => \n_0_SHIFT_REG[0]_i_2__0\,
      I3 => DATA_OUT(3),
      I4 => \n_0_SHIFT_REG[0]_i_3__0\,
      O => \n_0_SHIFT_REG[0]_i_1__0\
    );
\SHIFT_REG[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005450540"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => I7,
      I2 => DATA_OUT(0),
      I3 => ADDR_RD(0),
      I4 => AN_INTERRUPT_ENABLE,
      I5 => DATA_OUT(2),
      O => \n_0_SHIFT_REG[0]_i_2__0\
    );
\SHIFT_REG[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003308"
    )
    port map (
      I0 => I11(0),
      I1 => DATA_OUT(2),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(0),
      O => \n_0_SHIFT_REG[0]_i_3__0\
    );
\SHIFT_REG[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => DATA_OUT(9),
      I1 => \n_0_SHIFT_REG[15]_i_3__0\,
      I2 => \n_0_SHIFT_REG[10]_i_2__0\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[10]_i_1__0\
    );
\SHIFT_REG[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => I11(10),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(2),
      I5 => \n_0_SHIFT_REG[10]_i_3__0\,
      O => \n_0_SHIFT_REG[10]_i_2__0\
    );
\SHIFT_REG[10]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30020002"
    )
    port map (
      I0 => I4,
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(1),
      I3 => ADDR_RD(0),
      I4 => I14,
      O => \n_0_SHIFT_REG[10]_i_3__0\
    );
\SHIFT_REG[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => DATA_OUT(10),
      I1 => \n_0_SHIFT_REG[15]_i_3__0\,
      I2 => \n_0_SHIFT_REG[11]_i_2__0\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[11]_i_1__0\
    );
\SHIFT_REG[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => I11(11),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(2),
      I5 => \n_0_SHIFT_REG[11]_i_3__0\,
      O => \n_0_SHIFT_REG[11]_i_2__0\
    );
\SHIFT_REG[11]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30020002"
    )
    port map (
      I0 => I3,
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(1),
      I3 => ADDR_RD(0),
      I4 => I13,
      O => \n_0_SHIFT_REG[11]_i_3__0\
    );
\SHIFT_REG[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => DATA_OUT(11),
      I1 => \n_0_SHIFT_REG[15]_i_3__0\,
      I2 => \n_0_SHIFT_REG[12]_i_2__0\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[12]_i_1__0\
    );
\SHIFT_REG[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => I11(12),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(2),
      I5 => \n_0_SHIFT_REG[12]_i_3__0\,
      O => \n_0_SHIFT_REG[12]_i_2__0\
    );
\SHIFT_REG[12]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30020002"
    )
    port map (
      I0 => I2,
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(1),
      I3 => ADDR_RD(0),
      I4 => MR_LP_ADV_ABILITY(0),
      O => \n_0_SHIFT_REG[12]_i_3__0\
    );
\SHIFT_REG[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DATA_OUT(12),
      I1 => \n_0_SHIFT_REG[15]_i_3__0\,
      I2 => \n_0_SHIFT_REG[13]_i_2__0\,
      O => \n_0_SHIFT_REG[13]_i_1__0\
    );
\SHIFT_REG[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => I11(13),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(2),
      I5 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[13]_i_2__0\
    );
\SHIFT_REG[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => \n_0_SHIFT_REG_reg[13]\,
      I1 => \n_0_SHIFT_REG[15]_i_3__0\,
      I2 => \n_0_SHIFT_REG[14]_i_2__0\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[14]_i_1__0\
    );
\SHIFT_REG[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => I11(14),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(2),
      I5 => \n_0_SHIFT_REG[14]_i_3__0\,
      O => \n_0_SHIFT_REG[14]_i_2__0\
    );
\SHIFT_REG[14]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30020002"
    )
    port map (
      I0 => I1,
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(1),
      I3 => ADDR_RD(0),
      I4 => I12,
      O => \n_0_SHIFT_REG[14]_i_3__0\
    );
\SHIFT_REG[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => MDC_RISING_REG1,
      I1 => LAST_DATA_SHIFT,
      O => SHIFT_REG0
    );
\SHIFT_REG[15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => DATA_OUT(14),
      I1 => \n_0_SHIFT_REG[15]_i_3__0\,
      I2 => \n_0_SHIFT_REG[15]_i_4__0\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[15]_i_2__0\
    );
\SHIFT_REG[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_SHIFT_REG[15]_i_5__0\,
      I1 => \BIT_COUNT_reg__0__0\(2),
      I2 => \BIT_COUNT_reg__0__0\(0),
      I3 => \BIT_COUNT_reg__0__0\(1),
      I4 => \BIT_COUNT_reg__0__0\(3),
      I5 => \n_0_LAST_DATA_SHIFT_i_3__0\,
      O => \n_0_SHIFT_REG[15]_i_3__0\
    );
\SHIFT_REG[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8810FFFF88100000"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => ADDR_RD(0),
      I2 => I11(15),
      I3 => DATA_OUT(0),
      I4 => DATA_OUT(2),
      I5 => \n_0_SHIFT_REG[15]_i_6__0\,
      O => \n_0_SHIFT_REG[15]_i_4__0\
    );
\SHIFT_REG[15]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_8__0\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_12__0\,
      I2 => \n_0_FSM_onehot_STATE_reg[9]\,
      I3 => \n_0_FSM_onehot_STATE_reg[10]\,
      I4 => \n_0_FSM_onehot_STATE_reg[8]\,
      O => \n_0_SHIFT_REG[15]_i_5__0\
    );
\SHIFT_REG[15]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30020002"
    )
    port map (
      I0 => SOFT_RESET_0,
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(1),
      I3 => ADDR_RD(0),
      I4 => MR_LP_ADV_ABILITY(1),
      O => \n_0_SHIFT_REG[15]_i_6__0\
    );
\SHIFT_REG[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => \n_0_SHIFT_REG[15]_i_3__0\,
      I2 => \n_0_SHIFT_REG[1]_i_2__0\,
      I3 => DATA_OUT(3),
      I4 => \n_0_SHIFT_REG[1]_i_3__0\,
      O => \n_0_SHIFT_REG[1]_i_1__0\
    );
\SHIFT_REG[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => ADDR_RD(0),
      I2 => an_interrupt_ch1,
      I3 => DATA_OUT(0),
      I4 => DATA_OUT(2),
      O => \n_0_SHIFT_REG[1]_i_2__0\
    );
\SHIFT_REG[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => DATA_OUT(2),
      I1 => DATA_OUT(1),
      I2 => ADDR_RD(0),
      I3 => I11(1),
      I4 => DATA_OUT(0),
      O => \n_0_SHIFT_REG[1]_i_3__0\
    );
\SHIFT_REG[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => \n_0_SHIFT_REG[4]_i_2__0\,
      I2 => \n_0_SHIFT_REG[2]_i_2__0\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[2]_i_1__0\
    );
\SHIFT_REG[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003033000088"
    )
    port map (
      I0 => I11(2),
      I1 => DATA_OUT(2),
      I2 => MR_LINK_STATUS,
      I3 => DATA_OUT(0),
      I4 => DATA_OUT(1),
      I5 => ADDR_RD(0),
      O => \n_0_SHIFT_REG[2]_i_2__0\
    );
\SHIFT_REG[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DATA_OUT(2),
      I1 => \n_0_SHIFT_REG[4]_i_2__0\,
      I2 => \n_0_SHIFT_REG[3]_i_2__0\,
      O => \n_0_SHIFT_REG[3]_i_1__0\
    );
\SHIFT_REG[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001100010"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => DATA_OUT(0),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(2),
      I4 => I11(3),
      I5 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[3]_i_2__0\
    );
\SHIFT_REG[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
    port map (
      I0 => \n_0_SHIFT_REG[4]_i_2__0\,
      I1 => \n_0_SHIFT_REG[4]_i_3__0\,
      I2 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[4]_i_1__0\
    );
\SHIFT_REG[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_SHIFT_REG[15]_i_5__0\,
      I1 => \n_0_LAST_DATA_SHIFT_i_3__0\,
      I2 => \BIT_COUNT_reg__0__0\(3),
      I3 => \BIT_COUNT_reg__0__0\(1),
      I4 => \BIT_COUNT_reg__0__0\(0),
      I5 => \BIT_COUNT_reg__0__0\(2),
      O => \n_0_SHIFT_REG[4]_i_2__0\
    );
\SHIFT_REG[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003000000088"
    )
    port map (
      I0 => I11(4),
      I1 => DATA_OUT(2),
      I2 => status_vector_ch1(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(0),
      I5 => ADDR_RD(0),
      O => \n_0_SHIFT_REG[4]_i_3__0\
    );
\SHIFT_REG[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => \n_0_SHIFT_REG_reg[4]\,
      I1 => \n_0_SHIFT_REG[15]_i_3__0\,
      I2 => \n_0_SHIFT_REG[5]_i_2__0\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[5]_i_1__0\
    );
\SHIFT_REG[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => I11(5),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(2),
      I5 => \n_0_SHIFT_REG[5]_i_3__0\,
      O => \n_0_SHIFT_REG[5]_i_2__0\
    );
\SHIFT_REG[5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
    port map (
      I0 => I8,
      I1 => ADDR_RD(0),
      I2 => DATA_OUT(0),
      I3 => DATA_OUT(1),
      I4 => MR_AN_COMPLETE,
      O => \n_0_SHIFT_REG[5]_i_3__0\
    );
\SHIFT_REG[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DATA_OUT(5),
      I1 => \n_0_SHIFT_REG[15]_i_3__0\,
      I2 => \n_0_SHIFT_REG[6]_i_2__0\,
      O => \n_0_SHIFT_REG[6]_i_1__0\
    );
\SHIFT_REG[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001110101"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(2),
      I3 => ADDR_RD(0),
      I4 => I11(6),
      I5 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[6]_i_2__0\
    );
\SHIFT_REG[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_SHIFT_REG_reg[6]\,
      I1 => \n_0_SHIFT_REG[15]_i_3__0\,
      I2 => \n_0_SHIFT_REG[7]_i_2__0\,
      O => \n_0_SHIFT_REG[7]_i_1__0\
    );
\SHIFT_REG[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001100010"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => DATA_OUT(0),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(2),
      I4 => I11(7),
      I5 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[7]_i_2__0\
    );
\SHIFT_REG[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_SHIFT_REG_reg[7]\,
      I1 => \n_0_SHIFT_REG[15]_i_3__0\,
      I2 => \n_0_SHIFT_REG[8]_i_2__0\,
      O => \n_0_SHIFT_REG[8]_i_1__0\
    );
\SHIFT_REG[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001110101"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(2),
      I3 => ADDR_RD(0),
      I4 => I11(8),
      I5 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[8]_i_2__0\
    );
\SHIFT_REG[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => DATA_OUT(8),
      I1 => \n_0_SHIFT_REG[15]_i_3__0\,
      I2 => \n_0_SHIFT_REG[9]_i_2__0\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[9]_i_1__0\
    );
\SHIFT_REG[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
    port map (
      I0 => I11(9),
      I1 => DATA_OUT(2),
      I2 => DATA_OUT(1),
      I3 => DATA_OUT(0),
      I4 => ADDR_RD(0),
      I5 => RESTART_AN_REG,
      O => \n_0_SHIFT_REG[9]_i_2__0\
    );
\SHIFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[0]_i_1__0\,
      Q => DATA_OUT(0),
      R => \<const0>\
    );
\SHIFT_REG_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[10]_i_1__0\,
      Q => DATA_OUT(10),
      R => \<const0>\
    );
\SHIFT_REG_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[11]_i_1__0\,
      Q => DATA_OUT(11),
      R => \<const0>\
    );
\SHIFT_REG_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[12]_i_1__0\,
      Q => DATA_OUT(12),
      R => \<const0>\
    );
\SHIFT_REG_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[13]_i_1__0\,
      Q => \n_0_SHIFT_REG_reg[13]\,
      R => \<const0>\
    );
\SHIFT_REG_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[14]_i_1__0\,
      Q => DATA_OUT(14),
      R => \<const0>\
    );
\SHIFT_REG_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[15]_i_2__0\,
      Q => DATA_OUT(15),
      R => \<const0>\
    );
\SHIFT_REG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[1]_i_1__0\,
      Q => DATA_OUT(1),
      R => \<const0>\
    );
\SHIFT_REG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[2]_i_1__0\,
      Q => DATA_OUT(2),
      R => \<const0>\
    );
\SHIFT_REG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[3]_i_1__0\,
      Q => DATA_OUT(3),
      R => \<const0>\
    );
\SHIFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[4]_i_1__0\,
      Q => \n_0_SHIFT_REG_reg[4]\,
      R => \<const0>\
    );
\SHIFT_REG_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[5]_i_1__0\,
      Q => DATA_OUT(5),
      R => \<const0>\
    );
\SHIFT_REG_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[6]_i_1__0\,
      Q => \n_0_SHIFT_REG_reg[6]\,
      R => \<const0>\
    );
\SHIFT_REG_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[7]_i_1__0\,
      Q => \n_0_SHIFT_REG_reg[7]\,
      R => \<const0>\
    );
\SHIFT_REG_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[8]_i_1__0\,
      Q => DATA_OUT(8),
      R => \<const0>\
    );
\SHIFT_REG_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[9]_i_1__0\,
      Q => DATA_OUT(9),
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\WE_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000000"
    )
    port map (
      I0 => \n_0_WE_i_2__0\,
      I1 => \n_0_OPCODE_reg[0]\,
      I2 => \n_0_OPCODE_reg[1]\,
      I3 => n_0_ADDRESS_MATCH_reg,
      I4 => \n_0_WE_i_3__0\,
      I5 => WE,
      O => \n_0_WE_i_1__0\
    );
\WE_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => SRESET,
      I1 => \n_0_LAST_DATA_SHIFT_i_2__0\,
      O => \n_0_WE_i_2__0\
    );
\WE_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => MDC_RISING_REG2,
      I1 => SRESET,
      O => \n_0_WE_i_3__0\
    );
WE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_WE_i_1__0\,
      Q => WE,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiMDIO_INTERFACE_47 is
  port (
    mdio_o_ch0 : out STD_LOGIC;
    mdio_t_ch0 : out STD_LOGIC;
    LOOPBACK_REG : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    SRESET : in STD_LOGIC;
    MDC_RISING_REG1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    \MDIO_IN__0\ : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SOFT_RESET : in STD_LOGIC;
    MR_LP_ADV_ABILITY : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    RESTART_AN_REG : in STD_LOGIC;
    status_vector_ch0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MR_LINK_STATUS : in STD_LOGIC;
    phyad_ch0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I5 : in STD_LOGIC;
    AN_INTERRUPT_ENABLE : in STD_LOGIC;
    I6 : in STD_LOGIC;
    MR_AN_COMPLETE : in STD_LOGIC;
    AN_COMPLETE_REG1 : in STD_LOGIC;
    an_interrupt_ch0 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    CLEAR_STATUS_REG : in STD_LOGIC;
    I8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmiiMDIO_INTERFACE_47 : entity is "MDIO_INTERFACE";
end quadsgmiiMDIO_INTERFACE_47;

architecture STRUCTURE of quadsgmiiMDIO_INTERFACE_47 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal ADDRESS_MATCH_COMB : STD_LOGIC;
  signal ADDR_RD : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ADDR_WR : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal AN_INTERRUPT_ENABLE7_out : STD_LOGIC;
  signal \BIT_COUNT_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal CLEAR_STATUS_REG_COMB : STD_LOGIC;
  signal DATA_OUT : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal LAST_DATA_SHIFT : STD_LOGIC;
  signal LAST_DATA_SHIFT0 : STD_LOGIC;
  signal MDC_RISING_OUT : STD_LOGIC;
  signal MDC_RISING_REG1_0 : STD_LOGIC;
  signal MDC_RISING_REG2 : STD_LOGIC;
  signal OPCODE : STD_LOGIC;
  signal RD : STD_LOGIC;
  signal RUNDISP_EN_REG : STD_LOGIC;
  signal SHIFT_REG0 : STD_LOGIC;
  signal WE : STD_LOGIC;
  signal n_0_ADDRESS_MATCH_i_1 : STD_LOGIC;
  signal n_0_ADDRESS_MATCH_i_2 : STD_LOGIC;
  signal n_0_ADDRESS_MATCH_i_3 : STD_LOGIC;
  signal n_0_ADDRESS_MATCH_i_4 : STD_LOGIC;
  signal n_0_ADDRESS_MATCH_i_6 : STD_LOGIC;
  signal n_0_ADDRESS_MATCH_i_7 : STD_LOGIC;
  signal n_0_ADDRESS_MATCH_reg : STD_LOGIC;
  signal \n_0_ADDR_WR[4]_i_1\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_1\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_3\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_4\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_5\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_6\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_7\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_8\ : STD_LOGIC;
  signal \n_0_BIT_COUNT[3]_i_9\ : STD_LOGIC;
  signal \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[0]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_13\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[1]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[2]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[3]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[4]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[5]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[6]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[7]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[7]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[8]_i_2__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[9]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[9]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[9]\ : STD_LOGIC;
  signal \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_4\ : STD_LOGIC;
  signal n_0_LAST_DATA_SHIFT_i_2 : STD_LOGIC;
  signal n_0_LAST_DATA_SHIFT_i_3 : STD_LOGIC;
  signal n_0_MDIO_OUT_i_1 : STD_LOGIC;
  signal n_0_MDIO_OUT_i_2 : STD_LOGIC;
  signal n_0_MDIO_OUT_i_3 : STD_LOGIC;
  signal n_0_MDIO_OUT_i_4 : STD_LOGIC;
  signal n_0_MDIO_TRI_i_1 : STD_LOGIC;
  signal n_0_MDIO_TRI_i_2 : STD_LOGIC;
  signal n_0_MDIO_TRI_i_3 : STD_LOGIC;
  signal \n_0_OPCODE[0]_i_1\ : STD_LOGIC;
  signal \n_0_OPCODE[1]_i_1\ : STD_LOGIC;
  signal \n_0_OPCODE_reg[0]\ : STD_LOGIC;
  signal \n_0_OPCODE_reg[1]\ : STD_LOGIC;
  signal n_0_RD_i_1 : STD_LOGIC;
  signal \n_0_SHIFT_REG[0]_i_1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[0]_i_2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[0]_i_3\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[10]_i_1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[10]_i_2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[10]_i_3\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[11]_i_1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[11]_i_2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[11]_i_3\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[12]_i_1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[12]_i_2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[12]_i_3\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[13]_i_1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[13]_i_2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[14]_i_1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[14]_i_2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[14]_i_3\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[15]_i_2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[15]_i_3\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[15]_i_4\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[15]_i_5\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[15]_i_6\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[1]_i_1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[1]_i_2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[1]_i_3\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[2]_i_1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[2]_i_2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[3]_i_1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[3]_i_2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[4]_i_1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[4]_i_2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[4]_i_3\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[5]_i_1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[5]_i_2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[5]_i_3\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[6]_i_1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[6]_i_2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[7]_i_1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[7]_i_2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[8]_i_1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[8]_i_2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[9]_i_1\ : STD_LOGIC;
  signal \n_0_SHIFT_REG[9]_i_2\ : STD_LOGIC;
  signal \n_0_SHIFT_REG_reg[13]\ : STD_LOGIC;
  signal \n_0_SHIFT_REG_reg[4]\ : STD_LOGIC;
  signal \n_0_SHIFT_REG_reg[6]\ : STD_LOGIC;
  signal \n_0_SHIFT_REG_reg[7]\ : STD_LOGIC;
  signal n_0_WE_i_1 : STD_LOGIC;
  signal n_0_WE_i_2 : STD_LOGIC;
  signal n_0_WE_i_3 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ADDRESS_MATCH_i_2 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of ADDRESS_MATCH_i_3 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of ADDRESS_MATCH_i_4 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \BIT_COUNT[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \BIT_COUNT[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \BIT_COUNT[3]_i_8\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \BIT_COUNT[3]_i_9\ : label is "soft_lutpair65";
  attribute counter : integer;
  attribute counter of \BIT_COUNT_reg[0]\ : label is 33;
  attribute counter of \BIT_COUNT_reg[1]\ : label is 33;
  attribute counter of \BIT_COUNT_reg[2]\ : label is 33;
  attribute counter of \BIT_COUNT_reg[3]\ : label is 33;
  attribute SOFT_HLUTNM of CLEAR_STATUS_REG_i_1 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.AN_ENABLE_REG_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.ISOLATE_REG_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.ISOLATE_REG_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.LOOPBACK_REG_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.POWERDOWN_REG_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.RESET_REG_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[10]_i_12\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[10]_i_13\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[10]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[10]_i_5\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[10]_i_8\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[1]_i_1__3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[2]_i_1__3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[3]_i_1__3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[4]_i_1__3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[6]_i_1__3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[7]_i_1__3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[8]_i_2__3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[8]_i_3__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[9]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_4\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of MDIO_OUT_i_2 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of MDIO_TRI_i_3 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \OPCODE[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \OPCODE[1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of RD_i_1 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \SHIFT_REG[13]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \SHIFT_REG[15]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \SHIFT_REG[15]_i_5\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \SHIFT_REG[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \SHIFT_REG[4]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \SHIFT_REG[6]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \SHIFT_REG[7]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of WE_i_2 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of WE_i_3 : label is "soft_lutpair62";
begin
ADDRESS_MATCH_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAABAAA8"
    )
    port map (
      I0 => n_0_ADDRESS_MATCH_reg,
      I1 => n_0_ADDRESS_MATCH_i_2,
      I2 => n_0_ADDRESS_MATCH_i_3,
      I3 => n_0_ADDRESS_MATCH_i_4,
      I4 => ADDRESS_MATCH_COMB,
      I5 => SRESET,
      O => n_0_ADDRESS_MATCH_i_1
    );
ADDRESS_MATCH_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[6]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[4]\,
      I4 => MDC_RISING_REG1,
      O => n_0_ADDRESS_MATCH_i_2
    );
ADDRESS_MATCH_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[1]\,
      I1 => \n_0_FSM_onehot_STATE_reg[0]\,
      I2 => \n_0_FSM_onehot_STATE_reg[3]\,
      I3 => \n_0_FSM_onehot_STATE_reg[2]\,
      O => n_0_ADDRESS_MATCH_i_3
    );
ADDRESS_MATCH_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[8]\,
      I1 => \n_0_FSM_onehot_STATE_reg[9]\,
      I2 => \n_0_FSM_onehot_STATE_reg[10]\,
      O => n_0_ADDRESS_MATCH_i_4
    );
ADDRESS_MATCH_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF41000041"
    )
    port map (
      I0 => n_0_ADDRESS_MATCH_i_6,
      I1 => phyad_ch0(1),
      I2 => DATA_OUT(0),
      I3 => phyad_ch0(3),
      I4 => DATA_OUT(2),
      I5 => n_0_ADDRESS_MATCH_i_7,
      O => ADDRESS_MATCH_COMB
    );
ADDRESS_MATCH_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
    port map (
      I0 => phyad_ch0(4),
      I1 => DATA_OUT(3),
      I2 => ADDR_RD(0),
      I3 => phyad_ch0(0),
      I4 => DATA_OUT(1),
      I5 => phyad_ch0(2),
      O => n_0_ADDRESS_MATCH_i_6
    );
ADDRESS_MATCH_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => DATA_OUT(0),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(3),
      I4 => DATA_OUT(2),
      O => n_0_ADDRESS_MATCH_i_7
    );
ADDRESS_MATCH_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_ADDRESS_MATCH_i_1,
      Q => n_0_ADDRESS_MATCH_reg,
      R => \<const0>\
    );
\ADDR_WR[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => MDC_RISING_REG1,
      I1 => \n_0_SHIFT_REG[15]_i_3\,
      O => \n_0_ADDR_WR[4]_i_1\
    );
\ADDR_WR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_ADDR_WR[4]_i_1\,
      D => ADDR_RD(0),
      Q => ADDR_WR(0),
      R => SRESET
    );
\ADDR_WR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_ADDR_WR[4]_i_1\,
      D => DATA_OUT(0),
      Q => ADDR_WR(1),
      R => SRESET
    );
\ADDR_WR_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_ADDR_WR[4]_i_1\,
      D => DATA_OUT(1),
      Q => ADDR_WR(2),
      R => SRESET
    );
\ADDR_WR_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_ADDR_WR[4]_i_1\,
      D => DATA_OUT(2),
      Q => ADDR_WR(3),
      R => SRESET
    );
\ADDR_WR_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_ADDR_WR[4]_i_1\,
      D => DATA_OUT(3),
      Q => ADDR_WR(4),
      R => SRESET
    );
\BIT_COUNT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \n_0_BIT_COUNT[3]_i_4\,
      I1 => \BIT_COUNT_reg__0\(0),
      I2 => \n_0_BIT_COUNT[3]_i_3\,
      O => p_0_in(0)
    );
\BIT_COUNT[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
    port map (
      I0 => \n_0_BIT_COUNT[3]_i_3\,
      I1 => \BIT_COUNT_reg__0\(1),
      I2 => \BIT_COUNT_reg__0\(0),
      O => p_0_in(1)
    );
\BIT_COUNT[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E1FF"
    )
    port map (
      I0 => \BIT_COUNT_reg__0\(0),
      I1 => \BIT_COUNT_reg__0\(1),
      I2 => \BIT_COUNT_reg__0\(2),
      I3 => \n_0_BIT_COUNT[3]_i_3\,
      O => p_0_in(2)
    );
\BIT_COUNT[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
    port map (
      I0 => MDC_RISING_REG1,
      I1 => \BIT_COUNT_reg__0\(2),
      I2 => \BIT_COUNT_reg__0\(0),
      I3 => \BIT_COUNT_reg__0\(1),
      I4 => \BIT_COUNT_reg__0\(3),
      I5 => \n_0_BIT_COUNT[3]_i_3\,
      O => \n_0_BIT_COUNT[3]_i_1\
    );
\BIT_COUNT[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA90000"
    )
    port map (
      I0 => \BIT_COUNT_reg__0\(3),
      I1 => \BIT_COUNT_reg__0\(0),
      I2 => \BIT_COUNT_reg__0\(1),
      I3 => \BIT_COUNT_reg__0\(2),
      I4 => \n_0_BIT_COUNT[3]_i_3\,
      I5 => \n_0_BIT_COUNT[3]_i_4\,
      O => p_0_in(3)
    );
\BIT_COUNT[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7F33F"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[8]_i_3__0\,
      I1 => \n_0_BIT_COUNT[3]_i_5\,
      I2 => \n_0_FSM_onehot_STATE_reg[3]\,
      I3 => \n_0_FSM_onehot_STATE_reg[7]\,
      I4 => \n_0_FSM_onehot_STATE_reg[4]\,
      O => \n_0_BIT_COUNT[3]_i_3\
    );
\BIT_COUNT[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000808800080"
    )
    port map (
      I0 => \n_0_BIT_COUNT[3]_i_6\,
      I1 => \n_0_BIT_COUNT[3]_i_5\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[4]\,
      I4 => \n_0_FSM_onehot_STATE[8]_i_3__0\,
      I5 => \n_0_FSM_onehot_STATE_reg[3]\,
      O => \n_0_BIT_COUNT[3]_i_4\
    );
\BIT_COUNT[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[10]\,
      I1 => \n_0_FSM_onehot_STATE_reg[2]\,
      I2 => \n_0_FSM_onehot_STATE_reg[5]\,
      I3 => \n_0_FSM_onehot_STATE_reg[6]\,
      I4 => \n_0_BIT_COUNT[3]_i_7\,
      I5 => \n_0_BIT_COUNT[3]_i_8\,
      O => \n_0_BIT_COUNT[3]_i_5\
    );
\BIT_COUNT[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_BIT_COUNT[3]_i_9\,
      I1 => n_0_ADDRESS_MATCH_i_4,
      I2 => \n_0_FSM_onehot_STATE_reg[5]\,
      I3 => \n_0_FSM_onehot_STATE_reg[4]\,
      I4 => \n_0_FSM_onehot_STATE_reg[6]\,
      I5 => \n_0_FSM_onehot_STATE_reg[0]\,
      O => \n_0_BIT_COUNT[3]_i_6\
    );
\BIT_COUNT[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[0]\,
      I1 => \n_0_FSM_onehot_STATE_reg[1]\,
      O => \n_0_BIT_COUNT[3]_i_7\
    );
\BIT_COUNT[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[9]\,
      I1 => \n_0_FSM_onehot_STATE_reg[8]\,
      O => \n_0_BIT_COUNT[3]_i_8\
    );
\BIT_COUNT[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[1]\,
      I1 => \n_0_FSM_onehot_STATE_reg[7]\,
      I2 => \n_0_FSM_onehot_STATE_reg[3]\,
      I3 => \n_0_FSM_onehot_STATE_reg[2]\,
      O => \n_0_BIT_COUNT[3]_i_9\
    );
\BIT_COUNT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \n_0_BIT_COUNT[3]_i_1\,
      D => p_0_in(0),
      Q => \BIT_COUNT_reg__0\(0),
      R => \<const0>\
    );
\BIT_COUNT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \n_0_BIT_COUNT[3]_i_1\,
      D => p_0_in(1),
      Q => \BIT_COUNT_reg__0\(1),
      R => \<const0>\
    );
\BIT_COUNT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \n_0_BIT_COUNT[3]_i_1\,
      D => p_0_in(2),
      Q => \BIT_COUNT_reg__0\(2),
      R => \<const0>\
    );
\BIT_COUNT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \n_0_BIT_COUNT[3]_i_1\,
      D => p_0_in(3),
      Q => \BIT_COUNT_reg__0\(3),
      R => \<const0>\
    );
CLEAR_STATUS_REG_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => CLEAR_STATUS_REG_COMB,
      I1 => MDC_RISING_OUT,
      I2 => CLEAR_STATUS_REG,
      O => O8
    );
CLEAR_STATUS_REG_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
    port map (
      I0 => ADDR_WR(3),
      I1 => RD,
      I2 => ADDR_WR(2),
      I3 => ADDR_WR(1),
      I4 => ADDR_WR(4),
      I5 => ADDR_WR(0),
      O => CLEAR_STATUS_REG_COMB
    );
\CONFIG_REG_WITH_AN.AN_ENABLE_REG_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3\,
      I1 => DATA_OUT(12),
      O => O12
    );
\CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23332000"
    )
    port map (
      I0 => DATA_OUT(8),
      I1 => SRESET,
      I2 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3\,
      I3 => MDC_RISING_OUT,
      I4 => I5,
      O => O1
    );
\CONFIG_REG_WITH_AN.ISOLATE_REG_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => MDC_RISING_OUT,
      I1 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3\,
      O => LOOPBACK_REG
    );
\CONFIG_REG_WITH_AN.ISOLATE_REG_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3\,
      I1 => DATA_OUT(10),
      O => O11
    );
\CONFIG_REG_WITH_AN.ISOLATE_REG_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => ADDR_WR(3),
      I1 => WE,
      I2 => ADDR_WR(0),
      I3 => ADDR_WR(4),
      I4 => ADDR_WR(2),
      I5 => ADDR_WR(1),
      O => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3\
    );
\CONFIG_REG_WITH_AN.LOOPBACK_REG_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3\,
      I1 => DATA_OUT(14),
      O => O13
    );
\CONFIG_REG_WITH_AN.POWERDOWN_REG_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3\,
      I1 => DATA_OUT(11),
      I2 => MDC_RISING_OUT,
      I3 => I3,
      O => O6
    );
\CONFIG_REG_WITH_AN.RESET_REG_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => DATA_OUT(15),
      I1 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3\,
      I2 => MDC_RISING_OUT,
      I3 => SOFT_RESET,
      O => O7
    );
\CONFIG_REG_WITH_AN.RESTART_AN_REG_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080F0800"
    )
    port map (
      I0 => DATA_OUT(9),
      I1 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3\,
      I2 => SRESET,
      I3 => MDC_RISING_OUT,
      I4 => RESTART_AN_REG,
      O => O5
    );
\CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.ISOLATE_REG_i_3\,
      I1 => DATA_OUT(5),
      O => O10
    );
\FSM_onehot_STATE[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF0020FF00"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[7]_i_2\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_4\,
      I2 => ADDR_RD(0),
      I3 => \n_0_FSM_onehot_STATE[10]_i_2__0\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_5\,
      I5 => \n_0_FSM_onehot_STATE[10]_i_3\,
      O => \n_0_FSM_onehot_STATE[0]_i_1__3\
    );
\FSM_onehot_STATE[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000333373337"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[9]\,
      I1 => \n_0_FSM_onehot_STATE_reg[10]\,
      I2 => \n_0_FSM_onehot_STATE_reg[6]\,
      I3 => \n_0_FSM_onehot_STATE_reg[7]\,
      I4 => \n_0_FSM_onehot_STATE_reg[3]\,
      I5 => \n_0_FSM_onehot_STATE_reg[2]\,
      O => \n_0_FSM_onehot_STATE[10]_i_10\
    );
\FSM_onehot_STATE[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[2]\,
      I1 => \n_0_FSM_onehot_STATE_reg[10]\,
      I2 => \n_0_FSM_onehot_STATE_reg[4]\,
      I3 => \n_0_FSM_onehot_STATE_reg[0]\,
      I4 => \n_0_FSM_onehot_STATE_reg[6]\,
      I5 => \n_0_FSM_onehot_STATE_reg[8]\,
      O => \n_0_FSM_onehot_STATE[10]_i_11\
    );
\FSM_onehot_STATE[10]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[4]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[6]\,
      O => \n_0_FSM_onehot_STATE[10]_i_12\
    );
\FSM_onehot_STATE[10]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[6]\,
      I1 => \n_0_FSM_onehot_STATE_reg[7]\,
      O => \n_0_FSM_onehot_STATE[10]_i_13\
    );
\FSM_onehot_STATE[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__0\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_3\,
      I2 => \n_0_FSM_onehot_STATE[10]_i_4\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_5\,
      O => \n_0_FSM_onehot_STATE[10]_i_1__0\
    );
\FSM_onehot_STATE[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010110"
    )
    port map (
      I0 => n_0_ADDRESS_MATCH_i_4,
      I1 => n_0_ADDRESS_MATCH_i_3,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[6]\,
      I4 => \n_0_FSM_onehot_STATE_reg[5]\,
      I5 => \n_0_FSM_onehot_STATE_reg[4]\,
      O => \n_0_FSM_onehot_STATE[10]_i_2__0\
    );
\FSM_onehot_STATE[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_6\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_7\,
      I2 => \n_0_FSM_onehot_STATE[10]_i_8\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_9\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_10\,
      O => \n_0_FSM_onehot_STATE[10]_i_3\
    );
\FSM_onehot_STATE[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010114"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_11\,
      I1 => \n_0_FSM_onehot_STATE_reg[5]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[9]\,
      I4 => \n_0_FSM_onehot_STATE_reg[3]\,
      I5 => \n_0_FSM_onehot_STATE_reg[1]\,
      O => \n_0_FSM_onehot_STATE[10]_i_4\
    );
\FSM_onehot_STATE[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[10]\,
      I1 => \n_0_FSM_onehot_STATE_reg[9]\,
      I2 => \n_0_FSM_onehot_STATE_reg[8]\,
      I3 => n_0_ADDRESS_MATCH_i_3,
      I4 => \n_0_FSM_onehot_STATE[10]_i_12\,
      O => \n_0_FSM_onehot_STATE[10]_i_5\
    );
\FSM_onehot_STATE[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001010101000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[4]\,
      I2 => \n_0_FSM_onehot_STATE[10]_i_13\,
      I3 => \n_0_FSM_onehot_STATE_reg[10]\,
      I4 => \n_0_FSM_onehot_STATE_reg[9]\,
      I5 => \n_0_FSM_onehot_STATE_reg[8]\,
      O => \n_0_FSM_onehot_STATE[10]_i_6\
    );
\FSM_onehot_STATE[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[8]\,
      I1 => \n_0_FSM_onehot_STATE_reg[9]\,
      I2 => \n_0_FSM_onehot_STATE_reg[4]\,
      I3 => \n_0_FSM_onehot_STATE_reg[5]\,
      I4 => \n_0_FSM_onehot_STATE_reg[0]\,
      I5 => \n_0_FSM_onehot_STATE_reg[1]\,
      O => \n_0_FSM_onehot_STATE[10]_i_7\
    );
\FSM_onehot_STATE[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[10]\,
      I1 => \n_0_FSM_onehot_STATE_reg[6]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[3]\,
      I4 => \n_0_FSM_onehot_STATE_reg[2]\,
      O => \n_0_FSM_onehot_STATE[10]_i_8\
    );
\FSM_onehot_STATE[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000177"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[7]\,
      I1 => \n_0_FSM_onehot_STATE_reg[6]\,
      I2 => \n_0_FSM_onehot_STATE_reg[10]\,
      I3 => \n_0_FSM_onehot_STATE_reg[3]\,
      I4 => n_0_ADDRESS_MATCH_i_3,
      O => \n_0_FSM_onehot_STATE[10]_i_9\
    );
\FSM_onehot_STATE[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__0\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5\,
      I2 => \n_0_FSM_onehot_STATE[7]_i_2\,
      I3 => ADDR_RD(0),
      O => \n_0_FSM_onehot_STATE[1]_i_1__3\
    );
\FSM_onehot_STATE[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__0\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5\,
      I2 => \n_0_FSM_onehot_STATE[7]_i_2\,
      I3 => ADDR_RD(0),
      I4 => \n_0_FSM_onehot_STATE[10]_i_4\,
      O => \n_0_FSM_onehot_STATE[2]_i_1__3\
    );
\FSM_onehot_STATE[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__0\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5\,
      I2 => \n_0_FSM_onehot_STATE[7]_i_2\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_4\,
      O => \n_0_FSM_onehot_STATE[3]_i_1__3\
    );
\FSM_onehot_STATE[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00084040"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__0\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5\,
      I2 => \n_0_FSM_onehot_STATE[10]_i_4\,
      I3 => \n_0_FSM_onehot_STATE[8]_i_3__0\,
      I4 => \n_0_FSM_onehot_STATE[7]_i_2\,
      O => \n_0_FSM_onehot_STATE[4]_i_1__3\
    );
\FSM_onehot_STATE[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080800"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__0\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5\,
      I2 => \n_0_FSM_onehot_STATE[5]_i_2\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_4\,
      I4 => \n_0_FSM_onehot_STATE[8]_i_3__0\,
      O => \n_0_FSM_onehot_STATE[5]_i_1__0\
    );
\FSM_onehot_STATE[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[7]\,
      I1 => \n_0_FSM_onehot_STATE_reg[10]\,
      I2 => \n_0_FSM_onehot_STATE_reg[6]\,
      I3 => \n_0_FSM_onehot_STATE_reg[3]\,
      I4 => \n_0_FSM_onehot_STATE_reg[2]\,
      I5 => \n_0_FSM_onehot_STATE[10]_i_7\,
      O => \n_0_FSM_onehot_STATE[5]_i_2\
    );
\FSM_onehot_STATE[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__0\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5\,
      I2 => \n_0_FSM_onehot_STATE[7]_i_2\,
      I3 => \n_0_FSM_onehot_STATE[8]_i_3__0\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_4\,
      O => \n_0_FSM_onehot_STATE[6]_i_1__3\
    );
\FSM_onehot_STATE[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__0\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5\,
      I2 => \n_0_FSM_onehot_STATE[7]_i_2\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_4\,
      O => \n_0_FSM_onehot_STATE[7]_i_1__3\
    );
\FSM_onehot_STATE[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEEB"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_7\,
      I1 => \n_0_FSM_onehot_STATE_reg[7]\,
      I2 => \n_0_FSM_onehot_STATE_reg[10]\,
      I3 => \n_0_FSM_onehot_STATE_reg[6]\,
      I4 => \n_0_FSM_onehot_STATE_reg[3]\,
      I5 => \n_0_FSM_onehot_STATE_reg[2]\,
      O => \n_0_FSM_onehot_STATE[7]_i_2\
    );
\FSM_onehot_STATE[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888B"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[8]_i_2__3\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5\,
      I2 => \n_0_FSM_onehot_STATE[8]_i_3__0\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_4\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_3\,
      I5 => \n_0_FSM_onehot_STATE[10]_i_2__0\,
      O => \n_0_FSM_onehot_STATE[8]_i_1__0\
    );
\FSM_onehot_STATE[8]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[5]_i_2\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_5\,
      I2 => \n_0_FSM_onehot_STATE[10]_i_2__0\,
      I3 => \n_0_FSM_onehot_STATE[7]_i_2\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_4\,
      O => \n_0_FSM_onehot_STATE[8]_i_2__3\
    );
\FSM_onehot_STATE[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \BIT_COUNT_reg__0\(2),
      I1 => \BIT_COUNT_reg__0\(0),
      I2 => \BIT_COUNT_reg__0\(1),
      I3 => \BIT_COUNT_reg__0\(3),
      O => \n_0_FSM_onehot_STATE[8]_i_3__0\
    );
\FSM_onehot_STATE[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_2__0\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_3\,
      I2 => \n_0_FSM_onehot_STATE[9]_i_2\,
      I3 => \BIT_COUNT_reg__0\(2),
      I4 => \n_0_FSM_onehot_STATE[10]_i_4\,
      I5 => \n_0_FSM_onehot_STATE[10]_i_5\,
      O => \n_0_FSM_onehot_STATE[9]_i_1__3\
    );
\FSM_onehot_STATE[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \BIT_COUNT_reg__0\(3),
      I1 => \BIT_COUNT_reg__0\(1),
      I2 => \BIT_COUNT_reg__0\(0),
      O => \n_0_FSM_onehot_STATE[9]_i_2\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[0]_i_1__3\,
      Q => \n_0_FSM_onehot_STATE_reg[0]\,
      S => SRESET
    );
\FSM_onehot_STATE_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[10]_i_1__0\,
      Q => \n_0_FSM_onehot_STATE_reg[10]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[1]_i_1__3\,
      Q => \n_0_FSM_onehot_STATE_reg[1]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[2]_i_1__3\,
      Q => \n_0_FSM_onehot_STATE_reg[2]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[3]_i_1__3\,
      Q => \n_0_FSM_onehot_STATE_reg[3]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[4]_i_1__3\,
      Q => \n_0_FSM_onehot_STATE_reg[4]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[5]_i_1__0\,
      Q => \n_0_FSM_onehot_STATE_reg[5]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[6]_i_1__3\,
      Q => \n_0_FSM_onehot_STATE_reg[6]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[7]_i_1__3\,
      Q => \n_0_FSM_onehot_STATE_reg[7]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[8]_i_1__0\,
      Q => \n_0_FSM_onehot_STATE_reg[8]\,
      R => SRESET
    );
\FSM_onehot_STATE_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \n_0_FSM_onehot_STATE[9]_i_1__3\,
      Q => \n_0_FSM_onehot_STATE_reg[9]\,
      R => SRESET
    );
\GEN_INTERRUPT_LOGIC.AN_COMPLETE_REG1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => MR_AN_COMPLETE,
      I1 => MDC_RISING_OUT,
      I2 => AN_COMPLETE_REG1,
      O => O9
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
    port map (
      I0 => AN_INTERRUPT_ENABLE,
      I1 => AN_INTERRUPT_ENABLE7_out,
      I2 => DATA_OUT(0),
      I3 => SRESET,
      O => O2
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0F0B00000F000"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => AN_INTERRUPT_ENABLE7_out,
      I2 => I6,
      I3 => MR_AN_COMPLETE,
      I4 => AN_COMPLETE_REG1,
      I5 => an_interrupt_ch0,
      O => O3
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => ADDR_WR(2),
      I1 => ADDR_WR(0),
      I2 => ADDR_WR(4),
      I3 => ADDR_WR(1),
      I4 => ADDR_WR(3),
      I5 => \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_4\,
      O => AN_INTERRUPT_ENABLE7_out
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => WE,
      I1 => MDC_RISING_OUT,
      O => \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_4\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
LAST_DATA_SHIFT_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => MDC_RISING_REG1_0,
      I1 => n_0_LAST_DATA_SHIFT_i_2,
      O => LAST_DATA_SHIFT0
    );
LAST_DATA_SHIFT_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF01FFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[8]\,
      I1 => \n_0_FSM_onehot_STATE_reg[10]\,
      I2 => \n_0_FSM_onehot_STATE_reg[9]\,
      I3 => \n_0_FSM_onehot_STATE[10]_i_12\,
      I4 => \n_0_FSM_onehot_STATE[10]_i_8\,
      I5 => n_0_LAST_DATA_SHIFT_i_3,
      O => n_0_LAST_DATA_SHIFT_i_2
    );
LAST_DATA_SHIFT_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[7]\,
      I2 => \n_0_FSM_onehot_STATE_reg[9]\,
      I3 => \n_0_FSM_onehot_STATE_reg[3]\,
      I4 => \n_0_FSM_onehot_STATE_reg[1]\,
      O => n_0_LAST_DATA_SHIFT_i_3
    );
LAST_DATA_SHIFT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => LAST_DATA_SHIFT0,
      Q => LAST_DATA_SHIFT,
      R => \<const0>\
    );
MDC_RISING_REG1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MDC_RISING_REG1,
      Q => MDC_RISING_REG1_0,
      R => SRESET
    );
MDC_RISING_REG2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MDC_RISING_REG1_0,
      Q => MDC_RISING_REG2,
      R => SRESET
    );
MDC_RISING_REG3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MDC_RISING_REG2,
      Q => MDC_RISING_OUT,
      R => SRESET
    );
MDIO_IN_REG_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => \MDIO_IN__0\,
      Q => ADDR_RD(0),
      S => SRESET
    );
MDIO_OUT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBF3B3B"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[8]\,
      I1 => n_0_MDIO_OUT_i_2,
      I2 => n_0_MDIO_OUT_i_3,
      I3 => DATA_OUT(15),
      I4 => \n_0_FSM_onehot_STATE_reg[7]\,
      I5 => n_0_MDIO_OUT_i_4,
      O => n_0_MDIO_OUT_i_1
    );
MDIO_OUT_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[10]\,
      I1 => \n_0_FSM_onehot_STATE_reg[9]\,
      O => n_0_MDIO_OUT_i_2
    );
MDIO_OUT_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_OPCODE_reg[0]\,
      I1 => \n_0_OPCODE_reg[1]\,
      I2 => n_0_ADDRESS_MATCH_reg,
      O => n_0_MDIO_OUT_i_3
    );
MDIO_OUT_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFEEAFFEAFFEA"
    )
    port map (
      I0 => n_0_MDIO_TRI_i_2,
      I1 => DATA_OUT(15),
      I2 => \n_0_FSM_onehot_STATE_reg[8]\,
      I3 => \n_0_FSM_onehot_STATE_reg[6]\,
      I4 => \n_0_FSM_onehot_STATE_reg[7]\,
      I5 => n_0_MDIO_OUT_i_3,
      O => n_0_MDIO_OUT_i_4
    );
MDIO_OUT_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => n_0_MDIO_OUT_i_1,
      Q => mdio_o_ch0,
      S => SRESET
    );
MDIO_TRI_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFBBAFFFFFFFF"
    )
    port map (
      I0 => n_0_MDIO_TRI_i_2,
      I1 => n_0_MDIO_OUT_i_3,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[8]\,
      I4 => \n_0_FSM_onehot_STATE_reg[6]\,
      I5 => n_0_MDIO_OUT_i_2,
      O => n_0_MDIO_TRI_i_1
    );
MDIO_TRI_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FF0"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[8]_i_3__0\,
      I1 => n_0_MDIO_OUT_i_3,
      I2 => \n_0_FSM_onehot_STATE_reg[5]\,
      I3 => n_0_MDIO_TRI_i_3,
      I4 => \n_0_FSM_onehot_STATE_reg[4]\,
      I5 => n_0_ADDRESS_MATCH_i_3,
      O => n_0_MDIO_TRI_i_2
    );
MDIO_TRI_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[6]\,
      I1 => \n_0_FSM_onehot_STATE_reg[7]\,
      I2 => \n_0_FSM_onehot_STATE_reg[8]\,
      O => n_0_MDIO_TRI_i_3
    );
MDIO_TRI_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => MDC_RISING_REG1,
      D => n_0_MDIO_TRI_i_1,
      Q => mdio_t_ch0,
      S => SRESET
    );
\OPCODE[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => OPCODE,
      I2 => \n_0_OPCODE_reg[0]\,
      O => \n_0_OPCODE[0]_i_1\
    );
\OPCODE[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => OPCODE,
      I2 => \n_0_OPCODE_reg[1]\,
      O => \n_0_OPCODE[1]_i_1\
    );
\OPCODE[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => n_0_LAST_DATA_SHIFT_i_3,
      I1 => \n_0_FSM_onehot_STATE[9]_i_2\,
      I2 => \BIT_COUNT_reg__0\(2),
      I3 => MDC_RISING_REG1,
      I4 => \n_0_SHIFT_REG[15]_i_5\,
      O => OPCODE
    );
\OPCODE_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_OPCODE[0]_i_1\,
      Q => \n_0_OPCODE_reg[0]\,
      R => \<const0>\
    );
\OPCODE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_OPCODE[1]_i_1\,
      Q => \n_0_OPCODE_reg[1]\,
      R => \<const0>\
    );
\QSGMII_SPEC.RUNDISP_EN_REG_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
    port map (
      I0 => I7,
      I1 => RUNDISP_EN_REG,
      I2 => DATA_OUT(0),
      I3 => SRESET,
      O => O4
    );
\QSGMII_SPEC.RUNDISP_EN_REG_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
    port map (
      I0 => ADDR_WR(4),
      I1 => ADDR_WR(0),
      I2 => ADDR_WR(3),
      I3 => ADDR_WR(2),
      I4 => ADDR_WR(1),
      I5 => \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_4\,
      O => RUNDISP_EN_REG
    );
RD_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002F0020"
    )
    port map (
      I0 => n_0_MDIO_OUT_i_3,
      I1 => n_0_LAST_DATA_SHIFT_i_2,
      I2 => MDC_RISING_REG2,
      I3 => SRESET,
      I4 => RD,
      O => n_0_RD_i_1
    );
RD_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_RD_i_1,
      Q => RD,
      R => \<const0>\
    );
\SHIFT_REG[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => ADDR_RD(0),
      I1 => \n_0_SHIFT_REG[15]_i_3\,
      I2 => \n_0_SHIFT_REG[0]_i_2\,
      I3 => DATA_OUT(3),
      I4 => \n_0_SHIFT_REG[0]_i_3\,
      O => \n_0_SHIFT_REG[0]_i_1\
    );
\SHIFT_REG[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005450540"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => I7,
      I2 => DATA_OUT(0),
      I3 => ADDR_RD(0),
      I4 => AN_INTERRUPT_ENABLE,
      I5 => DATA_OUT(2),
      O => \n_0_SHIFT_REG[0]_i_2\
    );
\SHIFT_REG[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003308"
    )
    port map (
      I0 => I11(0),
      I1 => DATA_OUT(2),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(0),
      O => \n_0_SHIFT_REG[0]_i_3\
    );
\SHIFT_REG[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => DATA_OUT(9),
      I1 => \n_0_SHIFT_REG[15]_i_3\,
      I2 => \n_0_SHIFT_REG[10]_i_2\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[10]_i_1\
    );
\SHIFT_REG[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => I11(10),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(2),
      I5 => \n_0_SHIFT_REG[10]_i_3\,
      O => \n_0_SHIFT_REG[10]_i_2\
    );
\SHIFT_REG[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30020002"
    )
    port map (
      I0 => I4,
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(1),
      I3 => ADDR_RD(0),
      I4 => I14,
      O => \n_0_SHIFT_REG[10]_i_3\
    );
\SHIFT_REG[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => DATA_OUT(10),
      I1 => \n_0_SHIFT_REG[15]_i_3\,
      I2 => \n_0_SHIFT_REG[11]_i_2\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[11]_i_1\
    );
\SHIFT_REG[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => I11(11),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(2),
      I5 => \n_0_SHIFT_REG[11]_i_3\,
      O => \n_0_SHIFT_REG[11]_i_2\
    );
\SHIFT_REG[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30020002"
    )
    port map (
      I0 => I3,
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(1),
      I3 => ADDR_RD(0),
      I4 => I13,
      O => \n_0_SHIFT_REG[11]_i_3\
    );
\SHIFT_REG[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => DATA_OUT(11),
      I1 => \n_0_SHIFT_REG[15]_i_3\,
      I2 => \n_0_SHIFT_REG[12]_i_2\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[12]_i_1\
    );
\SHIFT_REG[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => I11(12),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(2),
      I5 => \n_0_SHIFT_REG[12]_i_3\,
      O => \n_0_SHIFT_REG[12]_i_2\
    );
\SHIFT_REG[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30020002"
    )
    port map (
      I0 => I2,
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(1),
      I3 => ADDR_RD(0),
      I4 => MR_LP_ADV_ABILITY(0),
      O => \n_0_SHIFT_REG[12]_i_3\
    );
\SHIFT_REG[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DATA_OUT(12),
      I1 => \n_0_SHIFT_REG[15]_i_3\,
      I2 => \n_0_SHIFT_REG[13]_i_2\,
      O => \n_0_SHIFT_REG[13]_i_1\
    );
\SHIFT_REG[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => I11(13),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(2),
      I5 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[13]_i_2\
    );
\SHIFT_REG[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => \n_0_SHIFT_REG_reg[13]\,
      I1 => \n_0_SHIFT_REG[15]_i_3\,
      I2 => \n_0_SHIFT_REG[14]_i_2\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[14]_i_1\
    );
\SHIFT_REG[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => I11(14),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(2),
      I5 => \n_0_SHIFT_REG[14]_i_3\,
      O => \n_0_SHIFT_REG[14]_i_2\
    );
\SHIFT_REG[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30020002"
    )
    port map (
      I0 => I1,
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(1),
      I3 => ADDR_RD(0),
      I4 => I12,
      O => \n_0_SHIFT_REG[14]_i_3\
    );
\SHIFT_REG[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => MDC_RISING_REG1,
      I1 => LAST_DATA_SHIFT,
      O => SHIFT_REG0
    );
\SHIFT_REG[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => DATA_OUT(14),
      I1 => \n_0_SHIFT_REG[15]_i_3\,
      I2 => \n_0_SHIFT_REG[15]_i_4\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[15]_i_2\
    );
\SHIFT_REG[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_SHIFT_REG[15]_i_5\,
      I1 => \BIT_COUNT_reg__0\(2),
      I2 => \BIT_COUNT_reg__0\(0),
      I3 => \BIT_COUNT_reg__0\(1),
      I4 => \BIT_COUNT_reg__0\(3),
      I5 => n_0_LAST_DATA_SHIFT_i_3,
      O => \n_0_SHIFT_REG[15]_i_3\
    );
\SHIFT_REG[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8810FFFF88100000"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => ADDR_RD(0),
      I2 => I11(15),
      I3 => DATA_OUT(0),
      I4 => DATA_OUT(2),
      I5 => \n_0_SHIFT_REG[15]_i_6\,
      O => \n_0_SHIFT_REG[15]_i_4\
    );
\SHIFT_REG[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[10]_i_8\,
      I1 => \n_0_FSM_onehot_STATE[10]_i_12\,
      I2 => \n_0_FSM_onehot_STATE_reg[9]\,
      I3 => \n_0_FSM_onehot_STATE_reg[10]\,
      I4 => \n_0_FSM_onehot_STATE_reg[8]\,
      O => \n_0_SHIFT_REG[15]_i_5\
    );
\SHIFT_REG[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30020002"
    )
    port map (
      I0 => SOFT_RESET,
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(1),
      I3 => ADDR_RD(0),
      I4 => MR_LP_ADV_ABILITY(1),
      O => \n_0_SHIFT_REG[15]_i_6\
    );
\SHIFT_REG[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => \n_0_SHIFT_REG[15]_i_3\,
      I2 => \n_0_SHIFT_REG[1]_i_2\,
      I3 => DATA_OUT(3),
      I4 => \n_0_SHIFT_REG[1]_i_3\,
      O => \n_0_SHIFT_REG[1]_i_1\
    );
\SHIFT_REG[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => ADDR_RD(0),
      I2 => an_interrupt_ch0,
      I3 => DATA_OUT(0),
      I4 => DATA_OUT(2),
      O => \n_0_SHIFT_REG[1]_i_2\
    );
\SHIFT_REG[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => DATA_OUT(2),
      I1 => DATA_OUT(1),
      I2 => ADDR_RD(0),
      I3 => I11(1),
      I4 => DATA_OUT(0),
      O => \n_0_SHIFT_REG[1]_i_3\
    );
\SHIFT_REG[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => \n_0_SHIFT_REG[4]_i_2\,
      I2 => \n_0_SHIFT_REG[2]_i_2\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[2]_i_1\
    );
\SHIFT_REG[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003033000088"
    )
    port map (
      I0 => I11(2),
      I1 => DATA_OUT(2),
      I2 => MR_LINK_STATUS,
      I3 => DATA_OUT(0),
      I4 => DATA_OUT(1),
      I5 => ADDR_RD(0),
      O => \n_0_SHIFT_REG[2]_i_2\
    );
\SHIFT_REG[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DATA_OUT(2),
      I1 => \n_0_SHIFT_REG[4]_i_2\,
      I2 => \n_0_SHIFT_REG[3]_i_2\,
      O => \n_0_SHIFT_REG[3]_i_1\
    );
\SHIFT_REG[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001100010"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => DATA_OUT(0),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(2),
      I4 => I11(3),
      I5 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[3]_i_2\
    );
\SHIFT_REG[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
    port map (
      I0 => \n_0_SHIFT_REG[4]_i_2\,
      I1 => \n_0_SHIFT_REG[4]_i_3\,
      I2 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[4]_i_1\
    );
\SHIFT_REG[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_SHIFT_REG[15]_i_5\,
      I1 => n_0_LAST_DATA_SHIFT_i_3,
      I2 => \BIT_COUNT_reg__0\(3),
      I3 => \BIT_COUNT_reg__0\(1),
      I4 => \BIT_COUNT_reg__0\(0),
      I5 => \BIT_COUNT_reg__0\(2),
      O => \n_0_SHIFT_REG[4]_i_2\
    );
\SHIFT_REG[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003000000088"
    )
    port map (
      I0 => I11(4),
      I1 => DATA_OUT(2),
      I2 => status_vector_ch0(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(0),
      I5 => ADDR_RD(0),
      O => \n_0_SHIFT_REG[4]_i_3\
    );
\SHIFT_REG[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => \n_0_SHIFT_REG_reg[4]\,
      I1 => \n_0_SHIFT_REG[15]_i_3\,
      I2 => \n_0_SHIFT_REG[5]_i_2\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[5]_i_1\
    );
\SHIFT_REG[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
    port map (
      I0 => DATA_OUT(0),
      I1 => I11(5),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(1),
      I4 => DATA_OUT(2),
      I5 => \n_0_SHIFT_REG[5]_i_3\,
      O => \n_0_SHIFT_REG[5]_i_2\
    );
\SHIFT_REG[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0002"
    )
    port map (
      I0 => I8,
      I1 => ADDR_RD(0),
      I2 => DATA_OUT(0),
      I3 => DATA_OUT(1),
      I4 => MR_AN_COMPLETE,
      O => \n_0_SHIFT_REG[5]_i_3\
    );
\SHIFT_REG[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => DATA_OUT(5),
      I1 => \n_0_SHIFT_REG[15]_i_3\,
      I2 => \n_0_SHIFT_REG[6]_i_2\,
      O => \n_0_SHIFT_REG[6]_i_1\
    );
\SHIFT_REG[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001110101"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(2),
      I3 => ADDR_RD(0),
      I4 => I11(6),
      I5 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[6]_i_2\
    );
\SHIFT_REG[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_SHIFT_REG_reg[6]\,
      I1 => \n_0_SHIFT_REG[15]_i_3\,
      I2 => \n_0_SHIFT_REG[7]_i_2\,
      O => \n_0_SHIFT_REG[7]_i_1\
    );
\SHIFT_REG[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001100010"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => DATA_OUT(0),
      I2 => ADDR_RD(0),
      I3 => DATA_OUT(2),
      I4 => I11(7),
      I5 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[7]_i_2\
    );
\SHIFT_REG[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_SHIFT_REG_reg[7]\,
      I1 => \n_0_SHIFT_REG[15]_i_3\,
      I2 => \n_0_SHIFT_REG[8]_i_2\,
      O => \n_0_SHIFT_REG[8]_i_1\
    );
\SHIFT_REG[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001110101"
    )
    port map (
      I0 => DATA_OUT(1),
      I1 => DATA_OUT(0),
      I2 => DATA_OUT(2),
      I3 => ADDR_RD(0),
      I4 => I11(8),
      I5 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[8]_i_2\
    );
\SHIFT_REG[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
    port map (
      I0 => DATA_OUT(8),
      I1 => \n_0_SHIFT_REG[15]_i_3\,
      I2 => \n_0_SHIFT_REG[9]_i_2\,
      I3 => DATA_OUT(3),
      O => \n_0_SHIFT_REG[9]_i_1\
    );
\SHIFT_REG[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
    port map (
      I0 => I11(9),
      I1 => DATA_OUT(2),
      I2 => DATA_OUT(1),
      I3 => DATA_OUT(0),
      I4 => ADDR_RD(0),
      I5 => RESTART_AN_REG,
      O => \n_0_SHIFT_REG[9]_i_2\
    );
\SHIFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[0]_i_1\,
      Q => DATA_OUT(0),
      R => \<const0>\
    );
\SHIFT_REG_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[10]_i_1\,
      Q => DATA_OUT(10),
      R => \<const0>\
    );
\SHIFT_REG_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[11]_i_1\,
      Q => DATA_OUT(11),
      R => \<const0>\
    );
\SHIFT_REG_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[12]_i_1\,
      Q => DATA_OUT(12),
      R => \<const0>\
    );
\SHIFT_REG_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[13]_i_1\,
      Q => \n_0_SHIFT_REG_reg[13]\,
      R => \<const0>\
    );
\SHIFT_REG_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[14]_i_1\,
      Q => DATA_OUT(14),
      R => \<const0>\
    );
\SHIFT_REG_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[15]_i_2\,
      Q => DATA_OUT(15),
      R => \<const0>\
    );
\SHIFT_REG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[1]_i_1\,
      Q => DATA_OUT(1),
      R => \<const0>\
    );
\SHIFT_REG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[2]_i_1\,
      Q => DATA_OUT(2),
      R => \<const0>\
    );
\SHIFT_REG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[3]_i_1\,
      Q => DATA_OUT(3),
      R => \<const0>\
    );
\SHIFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[4]_i_1\,
      Q => \n_0_SHIFT_REG_reg[4]\,
      R => \<const0>\
    );
\SHIFT_REG_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[5]_i_1\,
      Q => DATA_OUT(5),
      R => \<const0>\
    );
\SHIFT_REG_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[6]_i_1\,
      Q => \n_0_SHIFT_REG_reg[6]\,
      R => \<const0>\
    );
\SHIFT_REG_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[7]_i_1\,
      Q => \n_0_SHIFT_REG_reg[7]\,
      R => \<const0>\
    );
\SHIFT_REG_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[8]_i_1\,
      Q => DATA_OUT(8),
      R => \<const0>\
    );
\SHIFT_REG_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => SHIFT_REG0,
      D => \n_0_SHIFT_REG[9]_i_1\,
      Q => DATA_OUT(9),
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
WE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000000"
    )
    port map (
      I0 => n_0_WE_i_2,
      I1 => \n_0_OPCODE_reg[0]\,
      I2 => \n_0_OPCODE_reg[1]\,
      I3 => n_0_ADDRESS_MATCH_reg,
      I4 => n_0_WE_i_3,
      I5 => WE,
      O => n_0_WE_i_1
    );
WE_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => SRESET,
      I1 => n_0_LAST_DATA_SHIFT_i_2,
      O => n_0_WE_i_2
    );
WE_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => MDC_RISING_REG2,
      I1 => SRESET,
      O => n_0_WE_i_3
    );
WE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_WE_i_1,
      Q => WE,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiRX__parameterized0\ is
  port (
    K28p5_REG1 : out STD_LOGIC;
    RX_IDLE : out STD_LOGIC;
    SOP_REG3 : out STD_LOGIC;
    EOP_REG1 : out STD_LOGIC;
    gmii_rx_er_ch3_int : out STD_LOGIC;
    RX_CONFIG_VALID : out STD_LOGIC;
    status_vector_ch3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    gmii_rx_dv_ch3_int : out STD_LOGIC;
    O2 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    RX_CONFIG_REG : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    FALSE_NIT0 : in STD_LOGIC;
    S0 : in STD_LOGIC;
    SYNC_STATUS_REG0 : in STD_LOGIC;
    S2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RXSYNC_STATUS : in STD_LOGIC;
    I6 : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    I7 : in STD_LOGIC;
    RXNOTINTABLE_INT : in STD_LOGIC;
    RXEVEN : in STD_LOGIC;
    SRESET : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiRX__parameterized0\ : entity is "RX";
end \quadsgmiiRX__parameterized0\;

architecture STRUCTURE of \quadsgmiiRX__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal C : STD_LOGIC;
  signal C0 : STD_LOGIC;
  signal CGBAD : STD_LOGIC;
  signal CGBAD_REG1 : STD_LOGIC;
  signal CGBAD_REG2 : STD_LOGIC;
  signal CGBAD_REG3 : STD_LOGIC;
  signal C_HDR_REMOVED : STD_LOGIC;
  signal C_HDR_REMOVED_REG : STD_LOGIC;
  signal C_REG1 : STD_LOGIC;
  signal C_REG2 : STD_LOGIC;
  signal C_REG3 : STD_LOGIC;
  signal D0p0 : STD_LOGIC;
  signal D0p0_REG : STD_LOGIC;
  signal EOP : STD_LOGIC;
  signal EOP0 : STD_LOGIC;
  signal EOP_REG10 : STD_LOGIC;
  signal EXTEND_ERR : STD_LOGIC;
  signal EXTEND_ERR0 : STD_LOGIC;
  signal EXTEND_REG1 : STD_LOGIC;
  signal EXTEND_REG2 : STD_LOGIC;
  signal EXTEND_REG3 : STD_LOGIC;
  signal EXT_ILLEGAL_K : STD_LOGIC;
  signal EXT_ILLEGAL_K0 : STD_LOGIC;
  signal EXT_ILLEGAL_K_REG1 : STD_LOGIC;
  signal EXT_ILLEGAL_K_REG2 : STD_LOGIC;
  signal FALSE_CARRIER : STD_LOGIC;
  signal FALSE_CARRIER_REG1 : STD_LOGIC;
  signal FALSE_CARRIER_REG2 : STD_LOGIC;
  signal FALSE_CARRIER_REG3 : STD_LOGIC;
  signal FALSE_DATA : STD_LOGIC;
  signal FALSE_DATA0 : STD_LOGIC;
  signal FALSE_K : STD_LOGIC;
  signal FALSE_K0 : STD_LOGIC;
  signal FALSE_NIT : STD_LOGIC;
  signal FROM_IDLE_D : STD_LOGIC;
  signal FROM_IDLE_D0 : STD_LOGIC;
  signal FROM_RX_CX : STD_LOGIC;
  signal FROM_RX_CX0 : STD_LOGIC;
  signal FROM_RX_K : STD_LOGIC;
  signal FROM_RX_K0 : STD_LOGIC;
  signal I : STD_LOGIC;
  signal I0 : STD_LOGIC;
  signal ILLEGAL_K : STD_LOGIC;
  signal ILLEGAL_K0 : STD_LOGIC;
  signal ILLEGAL_K_REG1 : STD_LOGIC;
  signal ILLEGAL_K_REG2 : STD_LOGIC;
  signal K23p7 : STD_LOGIC;
  signal K28p5 : STD_LOGIC;
  signal \^k28p5_reg1\ : STD_LOGIC;
  signal K28p5_REG2 : STD_LOGIC;
  signal K29p7 : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal R : STD_LOGIC;
  signal RUDI_C0 : STD_LOGIC;
  signal RUDI_I0 : STD_LOGIC;
  signal RXCHARISK_REG1 : STD_LOGIC;
  signal RXDATA_REG5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rx_config_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^rx_config_valid\ : STD_LOGIC;
  signal RX_CONFIG_VALID_INT0 : STD_LOGIC;
  signal RX_DATA_ERROR : STD_LOGIC;
  signal RX_DATA_ERROR0 : STD_LOGIC;
  signal RX_ER0 : STD_LOGIC;
  signal \^rx_idle\ : STD_LOGIC;
  signal R_REG1 : STD_LOGIC;
  signal SOP : STD_LOGIC;
  signal SOP0 : STD_LOGIC;
  signal SOP_REG1 : STD_LOGIC;
  signal SOP_REG2 : STD_LOGIC;
  signal \^sop_reg3\ : STD_LOGIC;
  signal SYNC_STATUS_REG : STD_LOGIC;
  signal S_0 : STD_LOGIC;
  signal T : STD_LOGIC;
  signal T_REG1 : STD_LOGIC;
  signal T_REG2 : STD_LOGIC;
  signal WAIT_FOR_K : STD_LOGIC;
  signal \n_0_CONSISTENCY_MATCH_i_5__2\ : STD_LOGIC;
  signal \n_0_CONSISTENCY_MATCH_i_7__2\ : STD_LOGIC;
  signal \n_0_CONSISTENCY_MATCH_i_8__2\ : STD_LOGIC;
  signal \n_0_CONSISTENCY_MATCH_reg_i_3__2\ : STD_LOGIC;
  signal \n_0_C_i_3__2\ : STD_LOGIC;
  signal \n_0_C_i_4__2\ : STD_LOGIC;
  signal \n_0_C_i_5__2\ : STD_LOGIC;
  signal \n_0_C_i_6__2\ : STD_LOGIC;
  signal \n_0_C_reg_i_2__2\ : STD_LOGIC;
  signal \n_0_D0p0_REG_i_2__2\ : STD_LOGIC;
  signal \n_0_EOP_i_2__2\ : STD_LOGIC;
  signal \n_0_EXTEND_i_1__2\ : STD_LOGIC;
  signal \n_0_EXTEND_i_3__2\ : STD_LOGIC;
  signal n_0_EXTEND_reg : STD_LOGIC;
  signal \n_0_FALSE_CARRIER_i_1__2\ : STD_LOGIC;
  signal \n_0_FALSE_CARRIER_i_2__2\ : STD_LOGIC;
  signal \n_0_FALSE_CARRIER_i_3__2\ : STD_LOGIC;
  signal \n_0_FALSE_DATA_i_2__2\ : STD_LOGIC;
  signal \n_0_FALSE_DATA_i_3__2\ : STD_LOGIC;
  signal \n_0_FALSE_DATA_i_4__2\ : STD_LOGIC;
  signal \n_0_FALSE_K_i_2__2\ : STD_LOGIC;
  signal \n_0_FALSE_NIT_i_5__2\ : STD_LOGIC;
  signal \n_0_FALSE_NIT_i_6__2\ : STD_LOGIC;
  signal \n_0_IDLE_REG_reg[0]\ : STD_LOGIC;
  signal \n_0_IDLE_REG_reg[2]\ : STD_LOGIC;
  signal \n_0_I_i_2__2\ : STD_LOGIC;
  signal \n_0_RECEIVE_i_1__2\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[0]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[1]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[2]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[3]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[4]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[5]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[6]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[7]_srl4\ : STD_LOGIC;
  signal \n_0_RXD[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_RXD[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_RXD[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_RXD[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_RXD[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_RXD[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_RXD[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_RXD[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[10]_i_1__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[11]_i_1__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[12]_i_1__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[13]_i_1__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[14]_i_1__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[15]_i_1__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[7]_i_2__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[9]_i_1__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_NULL_i_2__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_NULL_i_3__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_NULL_i_4__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT[15]_i_10__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT[15]_i_7__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT[15]_i_9__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[15]_i_5__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_VALID_INT_i_2__2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_VALID_REG_reg[0]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_VALID_REG_reg[3]\ : STD_LOGIC;
  signal \n_0_RX_DATA_ERROR_i_2__2\ : STD_LOGIC;
  signal \n_0_RX_DATA_ERROR_i_4__2\ : STD_LOGIC;
  signal \n_0_RX_ER_i_4__2\ : STD_LOGIC;
  signal \n_0_RX_INVALID_i_1__2\ : STD_LOGIC;
  signal \n_0_RX_INVALID_i_2__2\ : STD_LOGIC;
  signal \n_0_R_i_2__2\ : STD_LOGIC;
  signal \n_0_WAIT_FOR_K_i_1__2\ : STD_LOGIC;
  signal \n_1_CONSISTENCY_MATCH_reg_i_3__2\ : STD_LOGIC;
  signal \n_1_RX_CONFIG_SNAPSHOT_reg[15]_i_5__2\ : STD_LOGIC;
  signal \n_2_CONSISTENCY_MATCH_reg_i_3__2\ : STD_LOGIC;
  signal \n_2_RX_CONFIG_SNAPSHOT_reg[15]_i_5__2\ : STD_LOGIC;
  signal \n_3_CONSISTENCY_MATCH_reg_i_3__2\ : STD_LOGIC;
  signal \n_3_RX_CONFIG_SNAPSHOT_reg[15]_i_5__2\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \NLW_CONSISTENCY_MATCH_reg_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_CONSISTENCY_MATCH_reg_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CONSISTENCY_MATCH_reg_i_3__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RX_CONFIG_SNAPSHOT_reg[15]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RX_CONFIG_SNAPSHOT_reg[15]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RX_CONFIG_SNAPSHOT_reg[15]_i_5__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \C_HDR_REMOVED_REG_i_1__2\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \C_i_1__2\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \C_i_5__2\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \C_i_6__2\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \D0p0_REG_i_1__2\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \FALSE_DATA_i_1__2\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \FALSE_DATA_i_3__2\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \FALSE_DATA_i_4__2\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \FALSE_K_i_2__2\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \FALSE_NIT_i_3__2\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \FALSE_NIT_i_5__2\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \FALSE_NIT_i_6__2\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \I_i_1__2\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \K28p5_REG1_i_1__2\ : label is "soft_lutpair483";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \RXDATA_REG4_reg[0]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i3/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name : string;
  attribute srl_name of \RXDATA_REG4_reg[0]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i3/RECEIVER/RXDATA_REG4_reg[0]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[1]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i3/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[1]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i3/RECEIVER/RXDATA_REG4_reg[1]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[2]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i3/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[2]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i3/RECEIVER/RXDATA_REG4_reg[2]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[3]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i3/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[3]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i3/RECEIVER/RXDATA_REG4_reg[3]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[4]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i3/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[4]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i3/RECEIVER/RXDATA_REG4_reg[4]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[5]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i3/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[5]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i3/RECEIVER/RXDATA_REG4_reg[5]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[6]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i3/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[6]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i3/RECEIVER/RXDATA_REG4_reg[6]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[7]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i3/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[7]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i3/RECEIVER/RXDATA_REG4_reg[7]_srl4 ";
  attribute SOFT_HLUTNM of \RXD[0]_i_1__2\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \RXD[1]_i_1__2\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \RXD[2]_i_1__2\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \RXD[4]_i_1__2\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \RXD[5]_i_1__2\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \RXD[6]_i_1__2\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \RXD[7]_i_1__2\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \RX_CONFIG_REG[3]_i_1__2\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \RX_CONFIG_REG[7]_i_2__2\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \RX_CONFIG_REG_REG[15]_i_1__2\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \RX_CONFIG_VALID_INT_i_2__2\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \RX_DATA_ERROR_i_4__2\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \RX_ER_i_4__2\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \R_i_2__2\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \S_i_2__2\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \T_i_1__5\ : label is "soft_lutpair480";
begin
  K28p5_REG1 <= \^k28p5_reg1\;
  O1 <= \^o1\;
  O2 <= \^o2\;
  O4 <= \^o4\;
  RX_CONFIG_REG(15 downto 0) <= \^rx_config_reg\(15 downto 0);
  RX_CONFIG_VALID <= \^rx_config_valid\;
  RX_IDLE <= \^rx_idle\;
  SOP_REG3 <= \^sop_reg3\;
CGBAD_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => CGBAD,
      Q => CGBAD_REG1,
      R => \<const0>\
    );
CGBAD_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => CGBAD_REG1,
      Q => CGBAD_REG2,
      R => \<const0>\
    );
CGBAD_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => CGBAD_REG2,
      Q => CGBAD_REG3,
      R => SR(0)
    );
CGBAD_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => S2,
      Q => CGBAD,
      R => SR(0)
    );
\CONSISTENCY_MATCH_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rx_config_reg\(9),
      I1 => I9(6),
      I2 => \^rx_config_reg\(10),
      I3 => I9(7),
      I4 => I9(8),
      I5 => \^rx_config_reg\(11),
      O => \n_0_CONSISTENCY_MATCH_i_5__2\
    );
\CONSISTENCY_MATCH_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rx_config_reg\(5),
      I1 => I9(5),
      I2 => \^rx_config_reg\(3),
      I3 => I9(3),
      I4 => I9(4),
      I5 => \^rx_config_reg\(4),
      O => \n_0_CONSISTENCY_MATCH_i_7__2\
    );
\CONSISTENCY_MATCH_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rx_config_reg\(2),
      I1 => I9(2),
      I2 => \^rx_config_reg\(0),
      I3 => I9(0),
      I4 => I9(1),
      I5 => \^rx_config_reg\(1),
      O => \n_0_CONSISTENCY_MATCH_i_8__2\
    );
\CONSISTENCY_MATCH_reg_i_2__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_CONSISTENCY_MATCH_reg_i_3__2\,
      CO(3 downto 1) => \NLW_CONSISTENCY_MATCH_reg_i_2__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => O3(0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_CONSISTENCY_MATCH_reg_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => I5(0)
    );
\CONSISTENCY_MATCH_reg_i_3__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_CONSISTENCY_MATCH_reg_i_3__2\,
      CO(2) => \n_1_CONSISTENCY_MATCH_reg_i_3__2\,
      CO(1) => \n_2_CONSISTENCY_MATCH_reg_i_3__2\,
      CO(0) => \n_3_CONSISTENCY_MATCH_reg_i_3__2\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_CONSISTENCY_MATCH_reg_i_3__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_CONSISTENCY_MATCH_i_5__2\,
      S(2) => I4(0),
      S(1) => \n_0_CONSISTENCY_MATCH_i_7__2\,
      S(0) => \n_0_CONSISTENCY_MATCH_i_8__2\
    );
\C_HDR_REMOVED_REG_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => I11(2),
      I1 => I11(1),
      I2 => I11(0),
      I3 => C_REG2,
      O => C_HDR_REMOVED
    );
C_HDR_REMOVED_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => C_HDR_REMOVED,
      Q => C_HDR_REMOVED_REG,
      R => \<const0>\
    );
C_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => C,
      Q => C_REG1,
      R => \<const0>\
    );
C_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => C_REG1,
      Q => C_REG2,
      R => \<const0>\
    );
C_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => C_REG2,
      Q => C_REG3,
      R => \<const0>\
    );
\C_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \n_0_C_reg_i_2__2\,
      I1 => \^k28p5_reg1\,
      I2 => I1,
      O => C0
    );
\C_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
    port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(7),
      I5 => \n_0_C_i_5__2\,
      O => \n_0_C_i_3__2\
    );
\C_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
    port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(5),
      I3 => \n_0_C_i_6__2\,
      I4 => Q(0),
      I5 => Q(4),
      O => \n_0_C_i_4__2\
    );
\C_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Q(5),
      I1 => Q(6),
      O => \n_0_C_i_5__2\
    );
\C_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \n_0_C_i_6__2\
    );
C_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => C0,
      Q => C,
      R => \<const0>\
    );
\C_reg_i_2__2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_C_i_3__2\,
      I1 => \n_0_C_i_4__2\,
      O => \n_0_C_reg_i_2__2\,
      S => Q(1)
    );
\D0p0_REG_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_D0p0_REG_i_2__2\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(7),
      O => D0p0
    );
\D0p0_REG_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => I1,
      I3 => Q(4),
      I4 => Q(5),
      I5 => Q(6),
      O => \n_0_D0p0_REG_i_2__2\
    );
D0p0_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => D0p0,
      Q => D0p0_REG,
      R => \<const0>\
    );
\EOP_REG1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => EOP,
      I1 => n_0_EXTEND_reg,
      I2 => EXTEND_REG1,
      O => EOP_REG10
    );
EOP_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EOP_REG10,
      Q => EOP_REG1,
      R => SR(0)
    );
\EOP_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88888000"
    )
    port map (
      I0 => T_REG2,
      I1 => R_REG1,
      I2 => RXEVEN,
      I3 => \^k28p5_reg1\,
      I4 => R,
      I5 => \n_0_EOP_i_2__2\,
      O => EOP0
    );
\EOP_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
    port map (
      I0 => \^rx_idle\,
      I1 => \^k28p5_reg1\,
      I2 => RXEVEN,
      I3 => D0p0_REG,
      I4 => C_REG1,
      O => \n_0_EOP_i_2__2\
    );
EOP_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EOP0,
      Q => EOP,
      R => SR(0)
    );
\EXTEND_ERR_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => EXT_ILLEGAL_K_REG2,
      I1 => CGBAD_REG3,
      I2 => EXTEND_REG3,
      O => EXTEND_ERR0
    );
EXTEND_ERR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EXTEND_ERR0,
      Q => EXTEND_ERR,
      R => SYNC_STATUS_REG0
    );
EXTEND_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_EXTEND_reg,
      Q => EXTEND_REG1,
      R => \<const0>\
    );
EXTEND_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EXTEND_REG1,
      Q => EXTEND_REG2,
      R => \<const0>\
    );
EXTEND_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EXTEND_REG2,
      Q => EXTEND_REG3,
      R => \<const0>\
    );
\EXTEND_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA2AAA00AA00"
    )
    port map (
      I0 => I12,
      I1 => RXEVEN,
      I2 => \^k28p5_reg1\,
      I3 => \n_0_EXTEND_i_3__2\,
      I4 => S_0,
      I5 => n_0_EXTEND_reg,
      O => \n_0_EXTEND_i_1__2\
    );
\EXTEND_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => R,
      I1 => \^o1\,
      I2 => R_REG1,
      O => \n_0_EXTEND_i_3__2\
    );
EXTEND_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_EXTEND_i_1__2\,
      Q => n_0_EXTEND_reg,
      R => \<const0>\
    );
EXT_ILLEGAL_K_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EXT_ILLEGAL_K,
      Q => EXT_ILLEGAL_K_REG1,
      R => SYNC_STATUS_REG0
    );
EXT_ILLEGAL_K_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EXT_ILLEGAL_K_REG1,
      Q => EXT_ILLEGAL_K_REG2,
      R => SYNC_STATUS_REG0
    );
\EXT_ILLEGAL_K_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000700"
    )
    port map (
      I0 => RXEVEN,
      I1 => \^k28p5_reg1\,
      I2 => R,
      I3 => EXTEND_REG1,
      I4 => S_0,
      O => EXT_ILLEGAL_K0
    );
EXT_ILLEGAL_K_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EXT_ILLEGAL_K0,
      Q => EXT_ILLEGAL_K,
      R => SYNC_STATUS_REG0
    );
FALSE_CARRIER_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FALSE_CARRIER,
      Q => FALSE_CARRIER_REG1,
      R => \<const0>\
    );
FALSE_CARRIER_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FALSE_CARRIER_REG1,
      Q => FALSE_CARRIER_REG2,
      R => \<const0>\
    );
FALSE_CARRIER_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FALSE_CARRIER_REG2,
      Q => FALSE_CARRIER_REG3,
      R => SYNC_STATUS_REG0
    );
\FALSE_CARRIER_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0E0E0E0A0A0A0A"
    )
    port map (
      I0 => \n_0_FALSE_CARRIER_i_2__2\,
      I1 => RXSYNC_STATUS,
      I2 => SR(0),
      I3 => RXEVEN,
      I4 => \^k28p5_reg1\,
      I5 => FALSE_CARRIER,
      O => \n_0_FALSE_CARRIER_i_1__2\
    );
\FALSE_CARRIER_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => I6,
      I1 => S_0,
      I2 => \^rx_idle\,
      I3 => \^k28p5_reg1\,
      I4 => \n_0_FALSE_CARRIER_i_3__2\,
      O => \n_0_FALSE_CARRIER_i_2__2\
    );
\FALSE_CARRIER_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => FALSE_DATA,
      I1 => FALSE_K,
      I2 => FALSE_NIT,
      O => \n_0_FALSE_CARRIER_i_3__2\
    );
FALSE_CARRIER_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FALSE_CARRIER_i_1__2\,
      Q => FALSE_CARRIER,
      R => \<const0>\
    );
\FALSE_DATA_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_FALSE_DATA_i_2__2\,
      I1 => RXNOTINTABLE_INT,
      I2 => I1,
      O => FALSE_DATA0
    );
\FALSE_DATA_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004400000F0000"
    )
    port map (
      I0 => \n_0_FALSE_DATA_i_3__2\,
      I1 => Q(2),
      I2 => \n_0_FALSE_DATA_i_4__2\,
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(5),
      O => \n_0_FALSE_DATA_i_2__2\
    );
\FALSE_DATA_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFF1"
    )
    port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      O => \n_0_FALSE_DATA_i_3__2\
    );
\FALSE_DATA_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFFFFF"
    )
    port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      O => \n_0_FALSE_DATA_i_4__2\
    );
FALSE_DATA_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FALSE_DATA0,
      Q => FALSE_DATA,
      R => SR(0)
    );
\FALSE_K_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000040"
    )
    port map (
      I0 => \n_0_FALSE_K_i_2__2\,
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(6),
      I5 => RXNOTINTABLE_INT,
      O => FALSE_K0
    );
\FALSE_K_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
    port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => I1,
      I3 => Q(2),
      I4 => Q(3),
      O => \n_0_FALSE_K_i_2__2\
    );
FALSE_K_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FALSE_K0,
      Q => FALSE_K,
      R => SR(0)
    );
\FALSE_NIT_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
    port map (
      I0 => \n_0_FALSE_K_i_2__2\,
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(4),
      I4 => \n_0_FALSE_NIT_i_5__2\,
      I5 => \n_0_D0p0_REG_i_2__2\,
      O => O5
    );
\FALSE_NIT_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => \n_0_D0p0_REG_i_2__2\,
      I1 => Q(1),
      I2 => Q(0),
      O => O6
    );
\FALSE_NIT_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
    port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \n_0_FALSE_NIT_i_6__2\,
      I3 => Q(6),
      I4 => Q(5),
      I5 => Q(4),
      O => O8
    );
\FALSE_NIT_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \n_0_FALSE_NIT_i_5__2\
    );
\FALSE_NIT_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => I1,
      O => \n_0_FALSE_NIT_i_6__2\
    );
FALSE_NIT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FALSE_NIT0,
      Q => FALSE_NIT,
      R => SR(0)
    );
\FROM_IDLE_D_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \^k28p5_reg1\,
      I1 => \^rx_idle\,
      I2 => WAIT_FOR_K,
      I3 => I6,
      O => FROM_IDLE_D0
    );
FROM_IDLE_D_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FROM_IDLE_D0,
      Q => FROM_IDLE_D,
      R => SYNC_STATUS_REG0
    );
\FROM_RX_CX_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8FFFCFCA8A8"
    )
    port map (
      I0 => RXCHARISK_REG1,
      I1 => C_REG1,
      I2 => C_REG2,
      I3 => I10,
      I4 => CGBAD,
      I5 => C_REG3,
      O => FROM_RX_CX0
    );
FROM_RX_CX_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FROM_RX_CX0,
      Q => FROM_RX_CX,
      R => SYNC_STATUS_REG0
    );
\FROM_RX_K_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => RXCHARISK_REG1,
      I1 => CGBAD,
      I2 => K28p5_REG2,
      I3 => I6,
      O => FROM_RX_K0
    );
FROM_RX_K_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FROM_RX_K0,
      Q => FROM_RX_K,
      R => SYNC_STATUS_REG0
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\IDLE_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \^rx_idle\,
      Q => \n_0_IDLE_REG_reg[0]\,
      R => SR(0)
    );
\IDLE_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_IDLE_REG_reg[0]\,
      Q => p_0_in1_in,
      R => SR(0)
    );
\IDLE_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => p_0_in1_in,
      Q => \n_0_IDLE_REG_reg[2]\,
      R => SR(0)
    );
ILLEGAL_K_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => ILLEGAL_K,
      Q => ILLEGAL_K_REG1,
      R => SYNC_STATUS_REG0
    );
ILLEGAL_K_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => ILLEGAL_K_REG1,
      Q => ILLEGAL_K_REG2,
      R => SYNC_STATUS_REG0
    );
\ILLEGAL_K_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => R,
      I1 => \^k28p5_reg1\,
      I2 => RXCHARISK_REG1,
      I3 => T,
      O => ILLEGAL_K0
    );
ILLEGAL_K_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => ILLEGAL_K0,
      Q => ILLEGAL_K,
      R => SYNC_STATUS_REG0
    );
I_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I,
      Q => \^rx_idle\,
      R => \<const0>\
    );
\I_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33220020"
    )
    port map (
      I0 => \n_0_C_reg_i_2__2\,
      I1 => \n_0_I_i_2__2\,
      I2 => \^k28p5_reg1\,
      I3 => I1,
      I4 => I6,
      O => I0
    );
\I_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001FFFFFFFFFF"
    )
    port map (
      I0 => FALSE_DATA,
      I1 => FALSE_K,
      I2 => FALSE_NIT,
      I3 => \^rx_idle\,
      I4 => \^k28p5_reg1\,
      I5 => RXEVEN,
      O => \n_0_I_i_2__2\
    );
I_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I0,
      Q => I,
      R => \<const0>\
    );
\K28p5_REG1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => \n_0_FALSE_K_i_2__2\,
      I3 => Q(7),
      I4 => Q(4),
      O => K28p5
    );
K28p5_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => K28p5,
      Q => \^k28p5_reg1\,
      R => \<const0>\
    );
K28p5_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \^k28p5_reg1\,
      Q => K28p5_REG2,
      R => \<const0>\
    );
\RECEIVED_IDLE_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D0C"
    )
    port map (
      I0 => \^rx_config_valid\,
      I1 => \^rx_idle\,
      I2 => SRESET,
      I3 => I14,
      O => O10
    );
\RECEIVE_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44044400"
    )
    port map (
      I0 => SR(0),
      I1 => RXSYNC_STATUS,
      I2 => EOP,
      I3 => SOP_REG2,
      I4 => \^o1\,
      O => \n_0_RECEIVE_i_1__2\
    );
RECEIVE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RECEIVE_i_1__2\,
      Q => \^o1\,
      R => \<const0>\
    );
\RUDI_C_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => p_1_in,
      I1 => \n_0_RX_CONFIG_VALID_REG_reg[0]\,
      I2 => \n_0_RX_CONFIG_VALID_REG_reg[3]\,
      I3 => p_0_in2_in,
      O => RUDI_C0
    );
RUDI_C_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RUDI_C0,
      Q => status_vector_ch3(0),
      R => SR(0)
    );
\RUDI_I_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_IDLE_REG_reg[2]\,
      I1 => p_0_in1_in,
      O => RUDI_I0
    );
RUDI_I_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RUDI_I0,
      Q => status_vector_ch3(1),
      R => SR(0)
    );
RXCHARISK_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I1,
      Q => RXCHARISK_REG1,
      R => \<const0>\
    );
\RXDATA_REG4_reg[0]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(0),
      Q => \n_0_RXDATA_REG4_reg[0]_srl4\
    );
\RXDATA_REG4_reg[1]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(1),
      Q => \n_0_RXDATA_REG4_reg[1]_srl4\
    );
\RXDATA_REG4_reg[2]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(2),
      Q => \n_0_RXDATA_REG4_reg[2]_srl4\
    );
\RXDATA_REG4_reg[3]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(3),
      Q => \n_0_RXDATA_REG4_reg[3]_srl4\
    );
\RXDATA_REG4_reg[4]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(4),
      Q => \n_0_RXDATA_REG4_reg[4]_srl4\
    );
\RXDATA_REG4_reg[5]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(5),
      Q => \n_0_RXDATA_REG4_reg[5]_srl4\
    );
\RXDATA_REG4_reg[6]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(6),
      Q => \n_0_RXDATA_REG4_reg[6]_srl4\
    );
\RXDATA_REG4_reg[7]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(7),
      Q => \n_0_RXDATA_REG4_reg[7]_srl4\
    );
\RXDATA_REG5_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[0]_srl4\,
      Q => RXDATA_REG5(0),
      R => \<const0>\
    );
\RXDATA_REG5_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[1]_srl4\,
      Q => RXDATA_REG5(1),
      R => \<const0>\
    );
\RXDATA_REG5_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[2]_srl4\,
      Q => RXDATA_REG5(2),
      R => \<const0>\
    );
\RXDATA_REG5_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[3]_srl4\,
      Q => RXDATA_REG5(3),
      R => \<const0>\
    );
\RXDATA_REG5_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[4]_srl4\,
      Q => RXDATA_REG5(4),
      R => \<const0>\
    );
\RXDATA_REG5_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[5]_srl4\,
      Q => RXDATA_REG5(5),
      R => \<const0>\
    );
\RXDATA_REG5_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[6]_srl4\,
      Q => RXDATA_REG5(6),
      R => \<const0>\
    );
\RXDATA_REG5_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[7]_srl4\,
      Q => RXDATA_REG5(7),
      R => \<const0>\
    );
\RXD[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBA"
    )
    port map (
      I0 => \^sop_reg3\,
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => RXDATA_REG5(0),
      O => \n_0_RXD[0]_i_1__2\
    );
\RXD[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => \^sop_reg3\,
      I1 => RXDATA_REG5(1),
      I2 => FALSE_CARRIER_REG3,
      I3 => EXTEND_REG1,
      O => \n_0_RXD[1]_i_1__2\
    );
\RXD[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => EXTEND_REG1,
      I1 => FALSE_CARRIER_REG3,
      I2 => RXDATA_REG5(2),
      I3 => \^sop_reg3\,
      O => \n_0_RXD[2]_i_1__2\
    );
\RXD[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => \^sop_reg3\,
      I1 => RXDATA_REG5(3),
      I2 => FALSE_CARRIER_REG3,
      I3 => EXTEND_REG1,
      O => \n_0_RXD[3]_i_1__2\
    );
\RXD[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
    port map (
      I0 => \^sop_reg3\,
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_ERR,
      I3 => EXTEND_REG1,
      I4 => RXDATA_REG5(4),
      O => \n_0_RXD[4]_i_1__2\
    );
\RXD[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => EXTEND_REG1,
      I1 => FALSE_CARRIER_REG3,
      I2 => RXDATA_REG5(5),
      I3 => \^sop_reg3\,
      O => \n_0_RXD[5]_i_1__2\
    );
\RXD[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
    port map (
      I0 => \^sop_reg3\,
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => RXDATA_REG5(6),
      O => \n_0_RXD[6]_i_1__2\
    );
\RXD[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => EXTEND_REG1,
      I1 => FALSE_CARRIER_REG3,
      I2 => RXDATA_REG5(7),
      I3 => \^sop_reg3\,
      O => \n_0_RXD[7]_i_1__2\
    );
\RXD_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[0]_i_1__2\,
      Q => O11(0),
      R => I15(0)
    );
\RXD_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[1]_i_1__2\,
      Q => O11(1),
      R => I15(0)
    );
\RXD_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[2]_i_1__2\,
      Q => O11(2),
      R => I15(0)
    );
\RXD_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[3]_i_1__2\,
      Q => O11(3),
      R => I15(0)
    );
\RXD_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[4]_i_1__2\,
      Q => O11(4),
      R => I15(0)
    );
\RXD_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[5]_i_1__2\,
      Q => O11(5),
      R => I15(0)
    );
\RXD_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[6]_i_1__2\,
      Q => O11(6),
      R => I15(0)
    );
\RXD_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[7]_i_1__2\,
      Q => O11(7),
      R => I15(0)
    );
\RX_CONFIG_REG[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(0),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2__2\,
      I3 => \^rx_config_reg\(0),
      O => \n_0_RX_CONFIG_REG[0]_i_1__2\
    );
\RX_CONFIG_REG[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(2),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(10),
      O => \n_0_RX_CONFIG_REG[10]_i_1__2\
    );
\RX_CONFIG_REG[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(3),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(11),
      O => \n_0_RX_CONFIG_REG[11]_i_1__2\
    );
\RX_CONFIG_REG[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(4),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(12),
      O => \n_0_RX_CONFIG_REG[12]_i_1__2\
    );
\RX_CONFIG_REG[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(5),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(13),
      O => \n_0_RX_CONFIG_REG[13]_i_1__2\
    );
\RX_CONFIG_REG[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(6),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(14),
      O => \n_0_RX_CONFIG_REG[14]_i_1__2\
    );
\RX_CONFIG_REG[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(7),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(15),
      O => \n_0_RX_CONFIG_REG[15]_i_1__2\
    );
\RX_CONFIG_REG[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(1),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2__2\,
      I3 => \^rx_config_reg\(1),
      O => \n_0_RX_CONFIG_REG[1]_i_1__2\
    );
\RX_CONFIG_REG[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(2),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2__2\,
      I3 => \^rx_config_reg\(2),
      O => \n_0_RX_CONFIG_REG[2]_i_1__2\
    );
\RX_CONFIG_REG[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(3),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2__2\,
      I3 => \^rx_config_reg\(3),
      O => \n_0_RX_CONFIG_REG[3]_i_1__2\
    );
\RX_CONFIG_REG[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(4),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2__2\,
      I3 => \^rx_config_reg\(4),
      O => \n_0_RX_CONFIG_REG[4]_i_1__2\
    );
\RX_CONFIG_REG[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(5),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2__2\,
      I3 => \^rx_config_reg\(5),
      O => \n_0_RX_CONFIG_REG[5]_i_1__2\
    );
\RX_CONFIG_REG[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(6),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2__2\,
      I3 => \^rx_config_reg\(6),
      O => \n_0_RX_CONFIG_REG[6]_i_1__2\
    );
\RX_CONFIG_REG[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(7),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2__2\,
      I3 => \^rx_config_reg\(7),
      O => \n_0_RX_CONFIG_REG[7]_i_1__2\
    );
\RX_CONFIG_REG[7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555515"
    )
    port map (
      I0 => C,
      I1 => C_REG2,
      I2 => I11(0),
      I3 => I11(1),
      I4 => I11(2),
      O => \n_0_RX_CONFIG_REG[7]_i_2__2\
    );
\RX_CONFIG_REG[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(0),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(8),
      O => \n_0_RX_CONFIG_REG[8]_i_1__2\
    );
\RX_CONFIG_REG[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(1),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(9),
      O => \n_0_RX_CONFIG_REG[9]_i_1__2\
    );
\RX_CONFIG_REG_NULL_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080FF80808000"
    )
    port map (
      I0 => \n_0_RX_CONFIG_REG_NULL_i_2__2\,
      I1 => \n_0_RX_CONFIG_REG_NULL_i_3__2\,
      I2 => \n_0_RX_CONFIG_REG_NULL_i_4__2\,
      I3 => SRESET,
      I4 => \^rx_config_valid\,
      I5 => I13,
      O => O9
    );
\RX_CONFIG_REG_NULL_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^rx_config_reg\(3),
      I1 => \^rx_config_reg\(4),
      I2 => \^rx_config_reg\(1),
      I3 => \^rx_config_reg\(2),
      I4 => \^rx_config_reg\(0),
      O => \n_0_RX_CONFIG_REG_NULL_i_2__2\
    );
\RX_CONFIG_REG_NULL_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^rx_config_reg\(12),
      I1 => \^rx_config_reg\(11),
      I2 => \^rx_config_reg\(15),
      I3 => SRESET,
      I4 => \^rx_config_reg\(13),
      I5 => \^rx_config_reg\(14),
      O => \n_0_RX_CONFIG_REG_NULL_i_3__2\
    );
\RX_CONFIG_REG_NULL_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^rx_config_reg\(6),
      I1 => \^rx_config_reg\(5),
      I2 => \^rx_config_reg\(9),
      I3 => \^rx_config_reg\(10),
      I4 => \^rx_config_reg\(7),
      I5 => \^rx_config_reg\(8),
      O => \n_0_RX_CONFIG_REG_NULL_i_4__2\
    );
\RX_CONFIG_REG_REG[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => SRESET,
      I1 => \^rx_idle\,
      O => O7(0)
    );
\RX_CONFIG_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[0]_i_1__2\,
      Q => \^rx_config_reg\(0),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[10]_i_1__2\,
      Q => \^rx_config_reg\(10),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[11]_i_1__2\,
      Q => \^rx_config_reg\(11),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[12]_i_1__2\,
      Q => \^rx_config_reg\(12),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[13]_i_1__2\,
      Q => \^rx_config_reg\(13),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[14]_i_1__2\,
      Q => \^rx_config_reg\(14),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[15]_i_1__2\,
      Q => \^rx_config_reg\(15),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[1]_i_1__2\,
      Q => \^rx_config_reg\(1),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[2]_i_1__2\,
      Q => \^rx_config_reg\(2),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[3]_i_1__2\,
      Q => \^rx_config_reg\(3),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[4]_i_1__2\,
      Q => \^rx_config_reg\(4),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[5]_i_1__2\,
      Q => \^rx_config_reg\(5),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[6]_i_1__2\,
      Q => \^rx_config_reg\(6),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[7]_i_1__2\,
      Q => \^rx_config_reg\(7),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[8]_i_1__2\,
      Q => \^rx_config_reg\(8),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[9]_i_1__2\,
      Q => \^rx_config_reg\(9),
      R => \<const0>\
    );
\RX_CONFIG_SNAPSHOT[15]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rx_config_reg\(0),
      I1 => I8(0),
      I2 => \^rx_config_reg\(1),
      I3 => I8(1),
      I4 => I8(2),
      I5 => \^rx_config_reg\(2),
      O => \n_0_RX_CONFIG_SNAPSHOT[15]_i_10__2\
    );
\RX_CONFIG_SNAPSHOT[15]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rx_config_reg\(10),
      I1 => I8(7),
      I2 => \^rx_config_reg\(11),
      I3 => I8(8),
      I4 => I8(6),
      I5 => \^rx_config_reg\(9),
      O => \n_0_RX_CONFIG_SNAPSHOT[15]_i_7__2\
    );
\RX_CONFIG_SNAPSHOT[15]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rx_config_reg\(3),
      I1 => I8(3),
      I2 => \^rx_config_reg\(4),
      I3 => I8(4),
      I4 => I8(5),
      I5 => \^rx_config_reg\(5),
      O => \n_0_RX_CONFIG_SNAPSHOT[15]_i_9__2\
    );
\RX_CONFIG_SNAPSHOT_reg[15]_i_2__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_RX_CONFIG_SNAPSHOT_reg[15]_i_5__2\,
      CO(3 downto 1) => \NLW_RX_CONFIG_SNAPSHOT_reg[15]_i_2__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_RX_CONFIG_SNAPSHOT_reg[15]_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => I3(0)
    );
\RX_CONFIG_SNAPSHOT_reg[15]_i_5__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_RX_CONFIG_SNAPSHOT_reg[15]_i_5__2\,
      CO(2) => \n_1_RX_CONFIG_SNAPSHOT_reg[15]_i_5__2\,
      CO(1) => \n_2_RX_CONFIG_SNAPSHOT_reg[15]_i_5__2\,
      CO(0) => \n_3_RX_CONFIG_SNAPSHOT_reg[15]_i_5__2\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_RX_CONFIG_SNAPSHOT_reg[15]_i_5__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_RX_CONFIG_SNAPSHOT[15]_i_7__2\,
      S(2) => S(0),
      S(1) => \n_0_RX_CONFIG_SNAPSHOT[15]_i_9__2\,
      S(0) => \n_0_RX_CONFIG_SNAPSHOT[15]_i_10__2\
    );
\RX_CONFIG_VALID_INT_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => RXSYNC_STATUS,
      I1 => CGBAD,
      I2 => RXCHARISK_REG1,
      I3 => \n_0_RX_CONFIG_VALID_INT_i_2__2\,
      I4 => S2,
      O => RX_CONFIG_VALID_INT0
    );
\RX_CONFIG_VALID_INT_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => I1,
      I1 => C_HDR_REMOVED_REG,
      I2 => C_REG1,
      O => \n_0_RX_CONFIG_VALID_INT_i_2__2\
    );
RX_CONFIG_VALID_INT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_CONFIG_VALID_INT0,
      Q => \^rx_config_valid\,
      R => SR(0)
    );
\RX_CONFIG_VALID_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \^rx_config_valid\,
      Q => \n_0_RX_CONFIG_VALID_REG_reg[0]\,
      R => SR(0)
    );
\RX_CONFIG_VALID_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_VALID_REG_reg[0]\,
      Q => p_0_in2_in,
      R => SR(0)
    );
\RX_CONFIG_VALID_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => p_0_in2_in,
      Q => p_1_in,
      R => SR(0)
    );
\RX_CONFIG_VALID_REG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => p_1_in,
      Q => \n_0_RX_CONFIG_VALID_REG_reg[3]\,
      R => SR(0)
    );
\RX_DATA_ERROR_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAAAA88888888"
    )
    port map (
      I0 => \^o1\,
      I1 => \n_0_RX_DATA_ERROR_i_2__2\,
      I2 => R,
      I3 => I10,
      I4 => R_REG1,
      I5 => T_REG2,
      O => RX_DATA_ERROR0
    );
\RX_DATA_ERROR_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0A0E"
    )
    port map (
      I0 => \^k28p5_reg1\,
      I1 => R,
      I2 => R_REG1,
      I3 => T_REG1,
      I4 => \n_0_RX_DATA_ERROR_i_4__2\,
      O => \n_0_RX_DATA_ERROR_i_2__2\
    );
\RX_DATA_ERROR_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => CGBAD_REG3,
      I1 => C_REG1,
      I2 => ILLEGAL_K_REG2,
      I3 => \^rx_idle\,
      O => \n_0_RX_DATA_ERROR_i_4__2\
    );
RX_DATA_ERROR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_DATA_ERROR0,
      Q => RX_DATA_ERROR,
      R => SYNC_STATUS_REG0
    );
RX_DV_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I2,
      Q => gmii_rx_dv_ch3_int,
      R => \<const0>\
    );
\RX_ER_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220222000202220"
    )
    port map (
      I0 => XMIT_DATA,
      I1 => I7,
      I2 => \^o1\,
      I3 => RXSYNC_STATUS,
      I4 => \n_0_RX_ER_i_4__2\,
      I5 => RX_DATA_ERROR,
      O => RX_ER0
    );
\RX_ER_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => FALSE_CARRIER_REG3,
      I1 => EXTEND_REG1,
      O => \n_0_RX_ER_i_4__2\
    );
RX_ER_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_ER0,
      Q => gmii_rx_er_ch3_int,
      R => SR(0)
    );
\RX_INVALID_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00700050"
    )
    port map (
      I0 => \n_0_RX_INVALID_i_2__2\,
      I1 => \^k28p5_reg1\,
      I2 => RXSYNC_STATUS,
      I3 => SR(0),
      I4 => \^o2\,
      O => \n_0_RX_INVALID_i_1__2\
    );
\RX_INVALID_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
    port map (
      I0 => FROM_RX_CX,
      I1 => I6,
      I2 => FROM_RX_K,
      I3 => FROM_IDLE_D,
      O => \n_0_RX_INVALID_i_2__2\
    );
RX_INVALID_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_INVALID_i_1__2\,
      Q => \^o2\,
      R => \<const0>\
    );
R_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => R,
      Q => R_REG1,
      R => \<const0>\
    );
\R_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
    port map (
      I0 => \n_0_R_i_2__2\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => I1,
      O => K23p7
    );
\R_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => Q(6),
      I3 => Q(5),
      O => \n_0_R_i_2__2\
    );
R_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => K23p7,
      Q => R,
      R => \<const0>\
    );
SOP_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => SOP,
      Q => SOP_REG1,
      R => \<const0>\
    );
SOP_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => SOP_REG1,
      Q => SOP_REG2,
      R => \<const0>\
    );
SOP_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => SOP_REG2,
      Q => \^sop_reg3\,
      R => \<const0>\
    );
\SOP_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202000"
    )
    port map (
      I0 => I6,
      I1 => WAIT_FOR_K,
      I2 => S_0,
      I3 => \^rx_idle\,
      I4 => n_0_EXTEND_reg,
      O => SOP0
    );
SOP_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => SOP0,
      Q => SOP,
      R => SR(0)
    );
SYNC_STATUS_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \<const1>\,
      Q => SYNC_STATUS_REG,
      R => SYNC_STATUS_REG0
    );
\S_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(4),
      O => \^o4\
    );
S_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => S0,
      Q => S_0,
      R => \<const0>\
    );
T_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => T,
      Q => T_REG1,
      R => \<const0>\
    );
T_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => T_REG1,
      Q => T_REG2,
      R => \<const0>\
    );
\T_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o4\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => I1,
      O => K29p7
    );
T_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => K29p7,
      Q => T,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\WAIT_FOR_K_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222200002222"
    )
    port map (
      I0 => RXSYNC_STATUS,
      I1 => SR(0),
      I2 => RXEVEN,
      I3 => \^k28p5_reg1\,
      I4 => SYNC_STATUS_REG,
      I5 => WAIT_FOR_K,
      O => \n_0_WAIT_FOR_K_i_1__2\
    );
WAIT_FOR_K_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_WAIT_FOR_K_i_1__2\,
      Q => WAIT_FOR_K,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiRX__parameterized0_26\ is
  port (
    K28p5_REG1 : out STD_LOGIC;
    RX_IDLE : out STD_LOGIC;
    SOP_REG3 : out STD_LOGIC;
    EOP_REG1 : out STD_LOGIC;
    gmii_rx_er_ch2_int : out STD_LOGIC;
    RX_CONFIG_VALID : out STD_LOGIC;
    status_vector_ch2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    gmii_rx_dv_ch2_int : out STD_LOGIC;
    O2 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    RX_CONFIG_REG : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk2 : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    FALSE_NIT0 : in STD_LOGIC;
    S0 : in STD_LOGIC;
    SYNC_STATUS_REG0 : in STD_LOGIC;
    S2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RXSYNC_STATUS : in STD_LOGIC;
    I6 : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    I7 : in STD_LOGIC;
    RXNOTINTABLE_INT : in STD_LOGIC;
    RXEVEN : in STD_LOGIC;
    SRESET : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiRX__parameterized0_26\ : entity is "RX";
end \quadsgmiiRX__parameterized0_26\;

architecture STRUCTURE of \quadsgmiiRX__parameterized0_26\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal C : STD_LOGIC;
  signal C0 : STD_LOGIC;
  signal CGBAD : STD_LOGIC;
  signal CGBAD_REG1 : STD_LOGIC;
  signal CGBAD_REG2 : STD_LOGIC;
  signal CGBAD_REG3 : STD_LOGIC;
  signal C_HDR_REMOVED : STD_LOGIC;
  signal C_HDR_REMOVED_REG : STD_LOGIC;
  signal C_REG1 : STD_LOGIC;
  signal C_REG2 : STD_LOGIC;
  signal C_REG3 : STD_LOGIC;
  signal D0p0 : STD_LOGIC;
  signal D0p0_REG : STD_LOGIC;
  signal EOP : STD_LOGIC;
  signal EOP0 : STD_LOGIC;
  signal EOP_REG10 : STD_LOGIC;
  signal EXTEND_ERR : STD_LOGIC;
  signal EXTEND_ERR0 : STD_LOGIC;
  signal EXTEND_REG1 : STD_LOGIC;
  signal EXTEND_REG2 : STD_LOGIC;
  signal EXTEND_REG3 : STD_LOGIC;
  signal EXT_ILLEGAL_K : STD_LOGIC;
  signal EXT_ILLEGAL_K0 : STD_LOGIC;
  signal EXT_ILLEGAL_K_REG1 : STD_LOGIC;
  signal EXT_ILLEGAL_K_REG2 : STD_LOGIC;
  signal FALSE_CARRIER : STD_LOGIC;
  signal FALSE_CARRIER_REG1 : STD_LOGIC;
  signal FALSE_CARRIER_REG2 : STD_LOGIC;
  signal FALSE_CARRIER_REG3 : STD_LOGIC;
  signal FALSE_DATA : STD_LOGIC;
  signal FALSE_DATA0 : STD_LOGIC;
  signal FALSE_K : STD_LOGIC;
  signal FALSE_K0 : STD_LOGIC;
  signal FALSE_NIT : STD_LOGIC;
  signal FROM_IDLE_D : STD_LOGIC;
  signal FROM_IDLE_D0 : STD_LOGIC;
  signal FROM_RX_CX : STD_LOGIC;
  signal FROM_RX_CX0 : STD_LOGIC;
  signal FROM_RX_K : STD_LOGIC;
  signal FROM_RX_K0 : STD_LOGIC;
  signal I : STD_LOGIC;
  signal I0 : STD_LOGIC;
  signal ILLEGAL_K : STD_LOGIC;
  signal ILLEGAL_K0 : STD_LOGIC;
  signal ILLEGAL_K_REG1 : STD_LOGIC;
  signal ILLEGAL_K_REG2 : STD_LOGIC;
  signal K23p7 : STD_LOGIC;
  signal K28p5 : STD_LOGIC;
  signal \^k28p5_reg1\ : STD_LOGIC;
  signal K28p5_REG2 : STD_LOGIC;
  signal K29p7 : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal R : STD_LOGIC;
  signal RUDI_C0 : STD_LOGIC;
  signal RUDI_I0 : STD_LOGIC;
  signal RXCHARISK_REG1 : STD_LOGIC;
  signal RXDATA_REG5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rx_config_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^rx_config_valid\ : STD_LOGIC;
  signal RX_CONFIG_VALID_INT0 : STD_LOGIC;
  signal RX_DATA_ERROR : STD_LOGIC;
  signal RX_DATA_ERROR0 : STD_LOGIC;
  signal RX_ER0 : STD_LOGIC;
  signal \^rx_idle\ : STD_LOGIC;
  signal R_REG1 : STD_LOGIC;
  signal SOP : STD_LOGIC;
  signal SOP0 : STD_LOGIC;
  signal SOP_REG1 : STD_LOGIC;
  signal SOP_REG2 : STD_LOGIC;
  signal \^sop_reg3\ : STD_LOGIC;
  signal SYNC_STATUS_REG : STD_LOGIC;
  signal S_0 : STD_LOGIC;
  signal T : STD_LOGIC;
  signal T_REG1 : STD_LOGIC;
  signal T_REG2 : STD_LOGIC;
  signal WAIT_FOR_K : STD_LOGIC;
  signal \n_0_CONSISTENCY_MATCH_i_5__1\ : STD_LOGIC;
  signal \n_0_CONSISTENCY_MATCH_i_7__1\ : STD_LOGIC;
  signal \n_0_CONSISTENCY_MATCH_i_8__1\ : STD_LOGIC;
  signal \n_0_CONSISTENCY_MATCH_reg_i_3__1\ : STD_LOGIC;
  signal \n_0_C_i_3__1\ : STD_LOGIC;
  signal \n_0_C_i_4__1\ : STD_LOGIC;
  signal \n_0_C_i_5__1\ : STD_LOGIC;
  signal \n_0_C_i_6__1\ : STD_LOGIC;
  signal \n_0_C_reg_i_2__1\ : STD_LOGIC;
  signal \n_0_D0p0_REG_i_2__1\ : STD_LOGIC;
  signal \n_0_EOP_i_2__1\ : STD_LOGIC;
  signal \n_0_EXTEND_i_1__1\ : STD_LOGIC;
  signal \n_0_EXTEND_i_3__1\ : STD_LOGIC;
  signal n_0_EXTEND_reg : STD_LOGIC;
  signal \n_0_FALSE_CARRIER_i_1__1\ : STD_LOGIC;
  signal \n_0_FALSE_CARRIER_i_2__1\ : STD_LOGIC;
  signal \n_0_FALSE_CARRIER_i_3__1\ : STD_LOGIC;
  signal \n_0_FALSE_DATA_i_2__1\ : STD_LOGIC;
  signal \n_0_FALSE_DATA_i_3__1\ : STD_LOGIC;
  signal \n_0_FALSE_DATA_i_4__1\ : STD_LOGIC;
  signal \n_0_FALSE_K_i_2__1\ : STD_LOGIC;
  signal \n_0_FALSE_NIT_i_5__1\ : STD_LOGIC;
  signal \n_0_FALSE_NIT_i_6__1\ : STD_LOGIC;
  signal \n_0_IDLE_REG_reg[0]\ : STD_LOGIC;
  signal \n_0_IDLE_REG_reg[2]\ : STD_LOGIC;
  signal \n_0_I_i_2__1\ : STD_LOGIC;
  signal \n_0_RECEIVE_i_1__1\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[0]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[1]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[2]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[3]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[4]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[5]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[6]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[7]_srl4\ : STD_LOGIC;
  signal \n_0_RXD[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_RXD[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_RXD[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_RXD[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_RXD[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_RXD[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_RXD[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_RXD[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[10]_i_1__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[11]_i_1__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[13]_i_1__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[14]_i_1__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[15]_i_1__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[7]_i_2__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[9]_i_1__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_NULL_i_2__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_NULL_i_3__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_NULL_i_4__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT[15]_i_10__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT[15]_i_7__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT[15]_i_9__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[15]_i_5__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_VALID_INT_i_2__1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_VALID_REG_reg[0]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_VALID_REG_reg[3]\ : STD_LOGIC;
  signal \n_0_RX_DATA_ERROR_i_2__1\ : STD_LOGIC;
  signal \n_0_RX_DATA_ERROR_i_4__1\ : STD_LOGIC;
  signal \n_0_RX_ER_i_4__1\ : STD_LOGIC;
  signal \n_0_RX_INVALID_i_1__1\ : STD_LOGIC;
  signal \n_0_RX_INVALID_i_2__1\ : STD_LOGIC;
  signal \n_0_R_i_2__1\ : STD_LOGIC;
  signal \n_0_WAIT_FOR_K_i_1__1\ : STD_LOGIC;
  signal \n_1_CONSISTENCY_MATCH_reg_i_3__1\ : STD_LOGIC;
  signal \n_1_RX_CONFIG_SNAPSHOT_reg[15]_i_5__1\ : STD_LOGIC;
  signal \n_2_CONSISTENCY_MATCH_reg_i_3__1\ : STD_LOGIC;
  signal \n_2_RX_CONFIG_SNAPSHOT_reg[15]_i_5__1\ : STD_LOGIC;
  signal \n_3_CONSISTENCY_MATCH_reg_i_3__1\ : STD_LOGIC;
  signal \n_3_RX_CONFIG_SNAPSHOT_reg[15]_i_5__1\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \NLW_CONSISTENCY_MATCH_reg_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_CONSISTENCY_MATCH_reg_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CONSISTENCY_MATCH_reg_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RX_CONFIG_SNAPSHOT_reg[15]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RX_CONFIG_SNAPSHOT_reg[15]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RX_CONFIG_SNAPSHOT_reg[15]_i_5__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \C_HDR_REMOVED_REG_i_1__1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \C_i_1__1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \C_i_5__1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \C_i_6__1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \D0p0_REG_i_1__1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \FALSE_DATA_i_1__1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \FALSE_DATA_i_3__1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \FALSE_DATA_i_4__1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \FALSE_K_i_2__1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \FALSE_NIT_i_3__1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \FALSE_NIT_i_5__1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \FALSE_NIT_i_6__1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \I_i_1__1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \K28p5_REG1_i_1__1\ : label is "soft_lutpair353";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \RXDATA_REG4_reg[0]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i2/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name : string;
  attribute srl_name of \RXDATA_REG4_reg[0]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i2/RECEIVER/RXDATA_REG4_reg[0]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[1]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i2/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[1]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i2/RECEIVER/RXDATA_REG4_reg[1]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[2]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i2/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[2]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i2/RECEIVER/RXDATA_REG4_reg[2]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[3]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i2/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[3]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i2/RECEIVER/RXDATA_REG4_reg[3]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[4]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i2/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[4]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i2/RECEIVER/RXDATA_REG4_reg[4]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[5]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i2/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[5]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i2/RECEIVER/RXDATA_REG4_reg[5]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[6]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i2/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[6]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i2/RECEIVER/RXDATA_REG4_reg[6]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[7]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i2/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[7]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i2/RECEIVER/RXDATA_REG4_reg[7]_srl4 ";
  attribute SOFT_HLUTNM of \RXD[0]_i_1__1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \RXD[1]_i_1__1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \RXD[2]_i_1__1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \RXD[4]_i_1__1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \RXD[5]_i_1__1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \RXD[6]_i_1__1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \RXD[7]_i_1__1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \RX_CONFIG_REG[3]_i_1__1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \RX_CONFIG_REG[7]_i_2__1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \RX_CONFIG_REG_REG[15]_i_1__1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \RX_CONFIG_VALID_INT_i_2__1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \RX_DATA_ERROR_i_4__1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \RX_ER_i_4__1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \R_i_2__1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \S_i_2__1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \T_i_1__3\ : label is "soft_lutpair350";
begin
  K28p5_REG1 <= \^k28p5_reg1\;
  O1 <= \^o1\;
  O2 <= \^o2\;
  O4 <= \^o4\;
  RX_CONFIG_REG(15 downto 0) <= \^rx_config_reg\(15 downto 0);
  RX_CONFIG_VALID <= \^rx_config_valid\;
  RX_IDLE <= \^rx_idle\;
  SOP_REG3 <= \^sop_reg3\;
CGBAD_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => CGBAD,
      Q => CGBAD_REG1,
      R => \<const0>\
    );
CGBAD_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => CGBAD_REG1,
      Q => CGBAD_REG2,
      R => \<const0>\
    );
CGBAD_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => CGBAD_REG2,
      Q => CGBAD_REG3,
      R => I10(0)
    );
CGBAD_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => S2,
      Q => CGBAD,
      R => I10(0)
    );
\CONSISTENCY_MATCH_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rx_config_reg\(9),
      I1 => I9(6),
      I2 => \^rx_config_reg\(10),
      I3 => I9(7),
      I4 => I9(8),
      I5 => \^rx_config_reg\(11),
      O => \n_0_CONSISTENCY_MATCH_i_5__1\
    );
\CONSISTENCY_MATCH_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rx_config_reg\(5),
      I1 => I9(5),
      I2 => \^rx_config_reg\(3),
      I3 => I9(3),
      I4 => I9(4),
      I5 => \^rx_config_reg\(4),
      O => \n_0_CONSISTENCY_MATCH_i_7__1\
    );
\CONSISTENCY_MATCH_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rx_config_reg\(2),
      I1 => I9(2),
      I2 => \^rx_config_reg\(0),
      I3 => I9(0),
      I4 => I9(1),
      I5 => \^rx_config_reg\(1),
      O => \n_0_CONSISTENCY_MATCH_i_8__1\
    );
\CONSISTENCY_MATCH_reg_i_2__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_CONSISTENCY_MATCH_reg_i_3__1\,
      CO(3 downto 1) => \NLW_CONSISTENCY_MATCH_reg_i_2__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => O3(0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_CONSISTENCY_MATCH_reg_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => I5(0)
    );
\CONSISTENCY_MATCH_reg_i_3__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_CONSISTENCY_MATCH_reg_i_3__1\,
      CO(2) => \n_1_CONSISTENCY_MATCH_reg_i_3__1\,
      CO(1) => \n_2_CONSISTENCY_MATCH_reg_i_3__1\,
      CO(0) => \n_3_CONSISTENCY_MATCH_reg_i_3__1\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_CONSISTENCY_MATCH_reg_i_3__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_CONSISTENCY_MATCH_i_5__1\,
      S(2) => I4(0),
      S(1) => \n_0_CONSISTENCY_MATCH_i_7__1\,
      S(0) => \n_0_CONSISTENCY_MATCH_i_8__1\
    );
\C_HDR_REMOVED_REG_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => I12(2),
      I1 => I12(1),
      I2 => I12(0),
      I3 => C_REG2,
      O => C_HDR_REMOVED
    );
C_HDR_REMOVED_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => C_HDR_REMOVED,
      Q => C_HDR_REMOVED_REG,
      R => \<const0>\
    );
C_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => C,
      Q => C_REG1,
      R => \<const0>\
    );
C_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => C_REG1,
      Q => C_REG2,
      R => \<const0>\
    );
C_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => C_REG2,
      Q => C_REG3,
      R => \<const0>\
    );
\C_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \n_0_C_reg_i_2__1\,
      I1 => \^k28p5_reg1\,
      I2 => I1,
      O => C0
    );
\C_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
    port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(7),
      I5 => \n_0_C_i_5__1\,
      O => \n_0_C_i_3__1\
    );
\C_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
    port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(5),
      I3 => \n_0_C_i_6__1\,
      I4 => Q(0),
      I5 => Q(4),
      O => \n_0_C_i_4__1\
    );
\C_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Q(5),
      I1 => Q(6),
      O => \n_0_C_i_5__1\
    );
\C_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \n_0_C_i_6__1\
    );
C_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => C0,
      Q => C,
      R => \<const0>\
    );
\C_reg_i_2__1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_C_i_3__1\,
      I1 => \n_0_C_i_4__1\,
      O => \n_0_C_reg_i_2__1\,
      S => Q(1)
    );
\D0p0_REG_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_D0p0_REG_i_2__1\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(7),
      O => D0p0
    );
\D0p0_REG_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => I1,
      I3 => Q(4),
      I4 => Q(5),
      I5 => Q(6),
      O => \n_0_D0p0_REG_i_2__1\
    );
D0p0_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => D0p0,
      Q => D0p0_REG,
      R => \<const0>\
    );
\EOP_REG1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => EOP,
      I1 => n_0_EXTEND_reg,
      I2 => EXTEND_REG1,
      O => EOP_REG10
    );
EOP_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EOP_REG10,
      Q => EOP_REG1,
      R => I10(0)
    );
\EOP_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88888000"
    )
    port map (
      I0 => T_REG2,
      I1 => R_REG1,
      I2 => RXEVEN,
      I3 => \^k28p5_reg1\,
      I4 => R,
      I5 => \n_0_EOP_i_2__1\,
      O => EOP0
    );
\EOP_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
    port map (
      I0 => \^rx_idle\,
      I1 => \^k28p5_reg1\,
      I2 => RXEVEN,
      I3 => D0p0_REG,
      I4 => C_REG1,
      O => \n_0_EOP_i_2__1\
    );
EOP_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EOP0,
      Q => EOP,
      R => I10(0)
    );
\EXTEND_ERR_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => EXT_ILLEGAL_K_REG2,
      I1 => CGBAD_REG3,
      I2 => EXTEND_REG3,
      O => EXTEND_ERR0
    );
EXTEND_ERR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EXTEND_ERR0,
      Q => EXTEND_ERR,
      R => SYNC_STATUS_REG0
    );
EXTEND_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_EXTEND_reg,
      Q => EXTEND_REG1,
      R => \<const0>\
    );
EXTEND_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EXTEND_REG1,
      Q => EXTEND_REG2,
      R => \<const0>\
    );
EXTEND_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EXTEND_REG2,
      Q => EXTEND_REG3,
      R => \<const0>\
    );
\EXTEND_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA2AAA00AA00"
    )
    port map (
      I0 => I13,
      I1 => RXEVEN,
      I2 => \^k28p5_reg1\,
      I3 => \n_0_EXTEND_i_3__1\,
      I4 => S_0,
      I5 => n_0_EXTEND_reg,
      O => \n_0_EXTEND_i_1__1\
    );
\EXTEND_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => R,
      I1 => \^o1\,
      I2 => R_REG1,
      O => \n_0_EXTEND_i_3__1\
    );
EXTEND_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_EXTEND_i_1__1\,
      Q => n_0_EXTEND_reg,
      R => \<const0>\
    );
EXT_ILLEGAL_K_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EXT_ILLEGAL_K,
      Q => EXT_ILLEGAL_K_REG1,
      R => SYNC_STATUS_REG0
    );
EXT_ILLEGAL_K_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EXT_ILLEGAL_K_REG1,
      Q => EXT_ILLEGAL_K_REG2,
      R => SYNC_STATUS_REG0
    );
\EXT_ILLEGAL_K_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000700"
    )
    port map (
      I0 => RXEVEN,
      I1 => \^k28p5_reg1\,
      I2 => R,
      I3 => EXTEND_REG1,
      I4 => S_0,
      O => EXT_ILLEGAL_K0
    );
EXT_ILLEGAL_K_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EXT_ILLEGAL_K0,
      Q => EXT_ILLEGAL_K,
      R => SYNC_STATUS_REG0
    );
FALSE_CARRIER_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FALSE_CARRIER,
      Q => FALSE_CARRIER_REG1,
      R => \<const0>\
    );
FALSE_CARRIER_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FALSE_CARRIER_REG1,
      Q => FALSE_CARRIER_REG2,
      R => \<const0>\
    );
FALSE_CARRIER_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FALSE_CARRIER_REG2,
      Q => FALSE_CARRIER_REG3,
      R => SYNC_STATUS_REG0
    );
\FALSE_CARRIER_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0E0E0E0A0A0A0A"
    )
    port map (
      I0 => \n_0_FALSE_CARRIER_i_2__1\,
      I1 => RXSYNC_STATUS,
      I2 => I10(0),
      I3 => RXEVEN,
      I4 => \^k28p5_reg1\,
      I5 => FALSE_CARRIER,
      O => \n_0_FALSE_CARRIER_i_1__1\
    );
\FALSE_CARRIER_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => I6,
      I1 => S_0,
      I2 => \^rx_idle\,
      I3 => \^k28p5_reg1\,
      I4 => \n_0_FALSE_CARRIER_i_3__1\,
      O => \n_0_FALSE_CARRIER_i_2__1\
    );
\FALSE_CARRIER_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => FALSE_DATA,
      I1 => FALSE_K,
      I2 => FALSE_NIT,
      O => \n_0_FALSE_CARRIER_i_3__1\
    );
FALSE_CARRIER_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FALSE_CARRIER_i_1__1\,
      Q => FALSE_CARRIER,
      R => \<const0>\
    );
\FALSE_DATA_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_FALSE_DATA_i_2__1\,
      I1 => RXNOTINTABLE_INT,
      I2 => I1,
      O => FALSE_DATA0
    );
\FALSE_DATA_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004400000F0000"
    )
    port map (
      I0 => \n_0_FALSE_DATA_i_3__1\,
      I1 => Q(2),
      I2 => \n_0_FALSE_DATA_i_4__1\,
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(5),
      O => \n_0_FALSE_DATA_i_2__1\
    );
\FALSE_DATA_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFF1"
    )
    port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      O => \n_0_FALSE_DATA_i_3__1\
    );
\FALSE_DATA_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFFFFF"
    )
    port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      O => \n_0_FALSE_DATA_i_4__1\
    );
FALSE_DATA_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FALSE_DATA0,
      Q => FALSE_DATA,
      R => I10(0)
    );
\FALSE_K_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000040"
    )
    port map (
      I0 => \n_0_FALSE_K_i_2__1\,
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(6),
      I5 => RXNOTINTABLE_INT,
      O => FALSE_K0
    );
\FALSE_K_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
    port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => I1,
      I3 => Q(2),
      I4 => Q(3),
      O => \n_0_FALSE_K_i_2__1\
    );
FALSE_K_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FALSE_K0,
      Q => FALSE_K,
      R => I10(0)
    );
\FALSE_NIT_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
    port map (
      I0 => \n_0_FALSE_K_i_2__1\,
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(4),
      I4 => \n_0_FALSE_NIT_i_5__1\,
      I5 => \n_0_D0p0_REG_i_2__1\,
      O => O5
    );
\FALSE_NIT_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => \n_0_D0p0_REG_i_2__1\,
      I1 => Q(1),
      I2 => Q(0),
      O => O6
    );
\FALSE_NIT_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
    port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \n_0_FALSE_NIT_i_6__1\,
      I3 => Q(6),
      I4 => Q(5),
      I5 => Q(4),
      O => O7
    );
\FALSE_NIT_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \n_0_FALSE_NIT_i_5__1\
    );
\FALSE_NIT_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => I1,
      O => \n_0_FALSE_NIT_i_6__1\
    );
FALSE_NIT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FALSE_NIT0,
      Q => FALSE_NIT,
      R => I10(0)
    );
\FROM_IDLE_D_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \^k28p5_reg1\,
      I1 => \^rx_idle\,
      I2 => WAIT_FOR_K,
      I3 => I6,
      O => FROM_IDLE_D0
    );
FROM_IDLE_D_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FROM_IDLE_D0,
      Q => FROM_IDLE_D,
      R => SYNC_STATUS_REG0
    );
\FROM_RX_CX_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8FFFCFCA8A8"
    )
    port map (
      I0 => RXCHARISK_REG1,
      I1 => C_REG1,
      I2 => C_REG2,
      I3 => I11,
      I4 => CGBAD,
      I5 => C_REG3,
      O => FROM_RX_CX0
    );
FROM_RX_CX_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FROM_RX_CX0,
      Q => FROM_RX_CX,
      R => SYNC_STATUS_REG0
    );
\FROM_RX_K_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => RXCHARISK_REG1,
      I1 => CGBAD,
      I2 => K28p5_REG2,
      I3 => I6,
      O => FROM_RX_K0
    );
FROM_RX_K_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FROM_RX_K0,
      Q => FROM_RX_K,
      R => SYNC_STATUS_REG0
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\IDLE_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \^rx_idle\,
      Q => \n_0_IDLE_REG_reg[0]\,
      R => I10(0)
    );
\IDLE_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_IDLE_REG_reg[0]\,
      Q => p_0_in1_in,
      R => I10(0)
    );
\IDLE_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => p_0_in1_in,
      Q => \n_0_IDLE_REG_reg[2]\,
      R => I10(0)
    );
ILLEGAL_K_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => ILLEGAL_K,
      Q => ILLEGAL_K_REG1,
      R => SYNC_STATUS_REG0
    );
ILLEGAL_K_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => ILLEGAL_K_REG1,
      Q => ILLEGAL_K_REG2,
      R => SYNC_STATUS_REG0
    );
\ILLEGAL_K_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => R,
      I1 => \^k28p5_reg1\,
      I2 => RXCHARISK_REG1,
      I3 => T,
      O => ILLEGAL_K0
    );
ILLEGAL_K_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => ILLEGAL_K0,
      Q => ILLEGAL_K,
      R => SYNC_STATUS_REG0
    );
I_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I,
      Q => \^rx_idle\,
      R => \<const0>\
    );
\I_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33220020"
    )
    port map (
      I0 => \n_0_C_reg_i_2__1\,
      I1 => \n_0_I_i_2__1\,
      I2 => \^k28p5_reg1\,
      I3 => I1,
      I4 => I6,
      O => I0
    );
\I_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001FFFFFFFFFF"
    )
    port map (
      I0 => FALSE_DATA,
      I1 => FALSE_K,
      I2 => FALSE_NIT,
      I3 => \^rx_idle\,
      I4 => \^k28p5_reg1\,
      I5 => RXEVEN,
      O => \n_0_I_i_2__1\
    );
I_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I0,
      Q => I,
      R => \<const0>\
    );
\K28p5_REG1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => \n_0_FALSE_K_i_2__1\,
      I3 => Q(7),
      I4 => Q(4),
      O => K28p5
    );
K28p5_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => K28p5,
      Q => \^k28p5_reg1\,
      R => \<const0>\
    );
K28p5_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \^k28p5_reg1\,
      Q => K28p5_REG2,
      R => \<const0>\
    );
\RECEIVED_IDLE_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D0C"
    )
    port map (
      I0 => \^rx_config_valid\,
      I1 => \^rx_idle\,
      I2 => SRESET,
      I3 => I15,
      O => O9
    );
\RECEIVE_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44044400"
    )
    port map (
      I0 => I10(0),
      I1 => RXSYNC_STATUS,
      I2 => EOP,
      I3 => SOP_REG2,
      I4 => \^o1\,
      O => \n_0_RECEIVE_i_1__1\
    );
RECEIVE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RECEIVE_i_1__1\,
      Q => \^o1\,
      R => \<const0>\
    );
\RUDI_C_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => p_1_in,
      I1 => \n_0_RX_CONFIG_VALID_REG_reg[0]\,
      I2 => \n_0_RX_CONFIG_VALID_REG_reg[3]\,
      I3 => p_0_in2_in,
      O => RUDI_C0
    );
RUDI_C_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RUDI_C0,
      Q => status_vector_ch2(0),
      R => I10(0)
    );
\RUDI_I_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_IDLE_REG_reg[2]\,
      I1 => p_0_in1_in,
      O => RUDI_I0
    );
RUDI_I_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RUDI_I0,
      Q => status_vector_ch2(1),
      R => I10(0)
    );
RXCHARISK_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I1,
      Q => RXCHARISK_REG1,
      R => \<const0>\
    );
\RXDATA_REG4_reg[0]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(0),
      Q => \n_0_RXDATA_REG4_reg[0]_srl4\
    );
\RXDATA_REG4_reg[1]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(1),
      Q => \n_0_RXDATA_REG4_reg[1]_srl4\
    );
\RXDATA_REG4_reg[2]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(2),
      Q => \n_0_RXDATA_REG4_reg[2]_srl4\
    );
\RXDATA_REG4_reg[3]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(3),
      Q => \n_0_RXDATA_REG4_reg[3]_srl4\
    );
\RXDATA_REG4_reg[4]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(4),
      Q => \n_0_RXDATA_REG4_reg[4]_srl4\
    );
\RXDATA_REG4_reg[5]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(5),
      Q => \n_0_RXDATA_REG4_reg[5]_srl4\
    );
\RXDATA_REG4_reg[6]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(6),
      Q => \n_0_RXDATA_REG4_reg[6]_srl4\
    );
\RXDATA_REG4_reg[7]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(7),
      Q => \n_0_RXDATA_REG4_reg[7]_srl4\
    );
\RXDATA_REG5_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[0]_srl4\,
      Q => RXDATA_REG5(0),
      R => \<const0>\
    );
\RXDATA_REG5_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[1]_srl4\,
      Q => RXDATA_REG5(1),
      R => \<const0>\
    );
\RXDATA_REG5_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[2]_srl4\,
      Q => RXDATA_REG5(2),
      R => \<const0>\
    );
\RXDATA_REG5_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[3]_srl4\,
      Q => RXDATA_REG5(3),
      R => \<const0>\
    );
\RXDATA_REG5_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[4]_srl4\,
      Q => RXDATA_REG5(4),
      R => \<const0>\
    );
\RXDATA_REG5_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[5]_srl4\,
      Q => RXDATA_REG5(5),
      R => \<const0>\
    );
\RXDATA_REG5_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[6]_srl4\,
      Q => RXDATA_REG5(6),
      R => \<const0>\
    );
\RXDATA_REG5_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[7]_srl4\,
      Q => RXDATA_REG5(7),
      R => \<const0>\
    );
\RXD[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBA"
    )
    port map (
      I0 => \^sop_reg3\,
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => RXDATA_REG5(0),
      O => \n_0_RXD[0]_i_1__1\
    );
\RXD[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => \^sop_reg3\,
      I1 => RXDATA_REG5(1),
      I2 => FALSE_CARRIER_REG3,
      I3 => EXTEND_REG1,
      O => \n_0_RXD[1]_i_1__1\
    );
\RXD[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => EXTEND_REG1,
      I1 => FALSE_CARRIER_REG3,
      I2 => RXDATA_REG5(2),
      I3 => \^sop_reg3\,
      O => \n_0_RXD[2]_i_1__1\
    );
\RXD[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => \^sop_reg3\,
      I1 => RXDATA_REG5(3),
      I2 => FALSE_CARRIER_REG3,
      I3 => EXTEND_REG1,
      O => \n_0_RXD[3]_i_1__1\
    );
\RXD[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
    port map (
      I0 => \^sop_reg3\,
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_ERR,
      I3 => EXTEND_REG1,
      I4 => RXDATA_REG5(4),
      O => \n_0_RXD[4]_i_1__1\
    );
\RXD[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => EXTEND_REG1,
      I1 => FALSE_CARRIER_REG3,
      I2 => RXDATA_REG5(5),
      I3 => \^sop_reg3\,
      O => \n_0_RXD[5]_i_1__1\
    );
\RXD[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
    port map (
      I0 => \^sop_reg3\,
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => RXDATA_REG5(6),
      O => \n_0_RXD[6]_i_1__1\
    );
\RXD[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => EXTEND_REG1,
      I1 => FALSE_CARRIER_REG3,
      I2 => RXDATA_REG5(7),
      I3 => \^sop_reg3\,
      O => \n_0_RXD[7]_i_1__1\
    );
\RXD_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[0]_i_1__1\,
      Q => O10(0),
      R => I16(0)
    );
\RXD_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[1]_i_1__1\,
      Q => O10(1),
      R => I16(0)
    );
\RXD_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[2]_i_1__1\,
      Q => O10(2),
      R => I16(0)
    );
\RXD_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[3]_i_1__1\,
      Q => O10(3),
      R => I16(0)
    );
\RXD_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[4]_i_1__1\,
      Q => O10(4),
      R => I16(0)
    );
\RXD_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[5]_i_1__1\,
      Q => O10(5),
      R => I16(0)
    );
\RXD_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[6]_i_1__1\,
      Q => O10(6),
      R => I16(0)
    );
\RXD_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[7]_i_1__1\,
      Q => O10(7),
      R => I16(0)
    );
\RX_CONFIG_REG[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(0),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2__1\,
      I3 => \^rx_config_reg\(0),
      O => \n_0_RX_CONFIG_REG[0]_i_1__1\
    );
\RX_CONFIG_REG[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(2),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(10),
      O => \n_0_RX_CONFIG_REG[10]_i_1__1\
    );
\RX_CONFIG_REG[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(3),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(11),
      O => \n_0_RX_CONFIG_REG[11]_i_1__1\
    );
\RX_CONFIG_REG[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(4),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(12),
      O => \n_0_RX_CONFIG_REG[12]_i_1__1\
    );
\RX_CONFIG_REG[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(5),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(13),
      O => \n_0_RX_CONFIG_REG[13]_i_1__1\
    );
\RX_CONFIG_REG[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(6),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(14),
      O => \n_0_RX_CONFIG_REG[14]_i_1__1\
    );
\RX_CONFIG_REG[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(7),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(15),
      O => \n_0_RX_CONFIG_REG[15]_i_1__1\
    );
\RX_CONFIG_REG[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(1),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2__1\,
      I3 => \^rx_config_reg\(1),
      O => \n_0_RX_CONFIG_REG[1]_i_1__1\
    );
\RX_CONFIG_REG[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(2),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2__1\,
      I3 => \^rx_config_reg\(2),
      O => \n_0_RX_CONFIG_REG[2]_i_1__1\
    );
\RX_CONFIG_REG[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(3),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2__1\,
      I3 => \^rx_config_reg\(3),
      O => \n_0_RX_CONFIG_REG[3]_i_1__1\
    );
\RX_CONFIG_REG[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(4),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2__1\,
      I3 => \^rx_config_reg\(4),
      O => \n_0_RX_CONFIG_REG[4]_i_1__1\
    );
\RX_CONFIG_REG[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(5),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2__1\,
      I3 => \^rx_config_reg\(5),
      O => \n_0_RX_CONFIG_REG[5]_i_1__1\
    );
\RX_CONFIG_REG[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(6),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2__1\,
      I3 => \^rx_config_reg\(6),
      O => \n_0_RX_CONFIG_REG[6]_i_1__1\
    );
\RX_CONFIG_REG[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(7),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2__1\,
      I3 => \^rx_config_reg\(7),
      O => \n_0_RX_CONFIG_REG[7]_i_1__1\
    );
\RX_CONFIG_REG[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555515"
    )
    port map (
      I0 => C,
      I1 => C_REG2,
      I2 => I12(0),
      I3 => I12(1),
      I4 => I12(2),
      O => \n_0_RX_CONFIG_REG[7]_i_2__1\
    );
\RX_CONFIG_REG[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(0),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(8),
      O => \n_0_RX_CONFIG_REG[8]_i_1__1\
    );
\RX_CONFIG_REG[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(1),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(9),
      O => \n_0_RX_CONFIG_REG[9]_i_1__1\
    );
\RX_CONFIG_REG_NULL_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080FF80808000"
    )
    port map (
      I0 => \n_0_RX_CONFIG_REG_NULL_i_2__1\,
      I1 => \n_0_RX_CONFIG_REG_NULL_i_3__1\,
      I2 => \n_0_RX_CONFIG_REG_NULL_i_4__1\,
      I3 => SRESET,
      I4 => \^rx_config_valid\,
      I5 => I14,
      O => O8
    );
\RX_CONFIG_REG_NULL_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^rx_config_reg\(3),
      I1 => \^rx_config_reg\(4),
      I2 => \^rx_config_reg\(1),
      I3 => \^rx_config_reg\(2),
      I4 => \^rx_config_reg\(0),
      O => \n_0_RX_CONFIG_REG_NULL_i_2__1\
    );
\RX_CONFIG_REG_NULL_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^rx_config_reg\(12),
      I1 => \^rx_config_reg\(11),
      I2 => \^rx_config_reg\(15),
      I3 => SRESET,
      I4 => \^rx_config_reg\(13),
      I5 => \^rx_config_reg\(14),
      O => \n_0_RX_CONFIG_REG_NULL_i_3__1\
    );
\RX_CONFIG_REG_NULL_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^rx_config_reg\(6),
      I1 => \^rx_config_reg\(5),
      I2 => \^rx_config_reg\(9),
      I3 => \^rx_config_reg\(10),
      I4 => \^rx_config_reg\(7),
      I5 => \^rx_config_reg\(8),
      O => \n_0_RX_CONFIG_REG_NULL_i_4__1\
    );
\RX_CONFIG_REG_REG[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => SRESET,
      I1 => \^rx_idle\,
      O => SR(0)
    );
\RX_CONFIG_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[0]_i_1__1\,
      Q => \^rx_config_reg\(0),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[10]_i_1__1\,
      Q => \^rx_config_reg\(10),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[11]_i_1__1\,
      Q => \^rx_config_reg\(11),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[12]_i_1__1\,
      Q => \^rx_config_reg\(12),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[13]_i_1__1\,
      Q => \^rx_config_reg\(13),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[14]_i_1__1\,
      Q => \^rx_config_reg\(14),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[15]_i_1__1\,
      Q => \^rx_config_reg\(15),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[1]_i_1__1\,
      Q => \^rx_config_reg\(1),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[2]_i_1__1\,
      Q => \^rx_config_reg\(2),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[3]_i_1__1\,
      Q => \^rx_config_reg\(3),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[4]_i_1__1\,
      Q => \^rx_config_reg\(4),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[5]_i_1__1\,
      Q => \^rx_config_reg\(5),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[6]_i_1__1\,
      Q => \^rx_config_reg\(6),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[7]_i_1__1\,
      Q => \^rx_config_reg\(7),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[8]_i_1__1\,
      Q => \^rx_config_reg\(8),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[9]_i_1__1\,
      Q => \^rx_config_reg\(9),
      R => \<const0>\
    );
\RX_CONFIG_SNAPSHOT[15]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rx_config_reg\(0),
      I1 => I8(0),
      I2 => \^rx_config_reg\(1),
      I3 => I8(1),
      I4 => I8(2),
      I5 => \^rx_config_reg\(2),
      O => \n_0_RX_CONFIG_SNAPSHOT[15]_i_10__1\
    );
\RX_CONFIG_SNAPSHOT[15]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rx_config_reg\(10),
      I1 => I8(7),
      I2 => \^rx_config_reg\(11),
      I3 => I8(8),
      I4 => I8(6),
      I5 => \^rx_config_reg\(9),
      O => \n_0_RX_CONFIG_SNAPSHOT[15]_i_7__1\
    );
\RX_CONFIG_SNAPSHOT[15]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rx_config_reg\(3),
      I1 => I8(3),
      I2 => \^rx_config_reg\(4),
      I3 => I8(4),
      I4 => I8(5),
      I5 => \^rx_config_reg\(5),
      O => \n_0_RX_CONFIG_SNAPSHOT[15]_i_9__1\
    );
\RX_CONFIG_SNAPSHOT_reg[15]_i_2__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_RX_CONFIG_SNAPSHOT_reg[15]_i_5__1\,
      CO(3 downto 1) => \NLW_RX_CONFIG_SNAPSHOT_reg[15]_i_2__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_RX_CONFIG_SNAPSHOT_reg[15]_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => I3(0)
    );
\RX_CONFIG_SNAPSHOT_reg[15]_i_5__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_RX_CONFIG_SNAPSHOT_reg[15]_i_5__1\,
      CO(2) => \n_1_RX_CONFIG_SNAPSHOT_reg[15]_i_5__1\,
      CO(1) => \n_2_RX_CONFIG_SNAPSHOT_reg[15]_i_5__1\,
      CO(0) => \n_3_RX_CONFIG_SNAPSHOT_reg[15]_i_5__1\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_RX_CONFIG_SNAPSHOT_reg[15]_i_5__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_RX_CONFIG_SNAPSHOT[15]_i_7__1\,
      S(2) => S(0),
      S(1) => \n_0_RX_CONFIG_SNAPSHOT[15]_i_9__1\,
      S(0) => \n_0_RX_CONFIG_SNAPSHOT[15]_i_10__1\
    );
\RX_CONFIG_VALID_INT_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => RXSYNC_STATUS,
      I1 => CGBAD,
      I2 => RXCHARISK_REG1,
      I3 => \n_0_RX_CONFIG_VALID_INT_i_2__1\,
      I4 => S2,
      O => RX_CONFIG_VALID_INT0
    );
\RX_CONFIG_VALID_INT_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => I1,
      I1 => C_HDR_REMOVED_REG,
      I2 => C_REG1,
      O => \n_0_RX_CONFIG_VALID_INT_i_2__1\
    );
RX_CONFIG_VALID_INT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_CONFIG_VALID_INT0,
      Q => \^rx_config_valid\,
      R => I10(0)
    );
\RX_CONFIG_VALID_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \^rx_config_valid\,
      Q => \n_0_RX_CONFIG_VALID_REG_reg[0]\,
      R => I10(0)
    );
\RX_CONFIG_VALID_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_VALID_REG_reg[0]\,
      Q => p_0_in2_in,
      R => I10(0)
    );
\RX_CONFIG_VALID_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => p_0_in2_in,
      Q => p_1_in,
      R => I10(0)
    );
\RX_CONFIG_VALID_REG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => p_1_in,
      Q => \n_0_RX_CONFIG_VALID_REG_reg[3]\,
      R => I10(0)
    );
\RX_DATA_ERROR_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAAAA88888888"
    )
    port map (
      I0 => \^o1\,
      I1 => \n_0_RX_DATA_ERROR_i_2__1\,
      I2 => R,
      I3 => I11,
      I4 => R_REG1,
      I5 => T_REG2,
      O => RX_DATA_ERROR0
    );
\RX_DATA_ERROR_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0A0E"
    )
    port map (
      I0 => \^k28p5_reg1\,
      I1 => R,
      I2 => R_REG1,
      I3 => T_REG1,
      I4 => \n_0_RX_DATA_ERROR_i_4__1\,
      O => \n_0_RX_DATA_ERROR_i_2__1\
    );
\RX_DATA_ERROR_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => CGBAD_REG3,
      I1 => C_REG1,
      I2 => ILLEGAL_K_REG2,
      I3 => \^rx_idle\,
      O => \n_0_RX_DATA_ERROR_i_4__1\
    );
RX_DATA_ERROR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_DATA_ERROR0,
      Q => RX_DATA_ERROR,
      R => SYNC_STATUS_REG0
    );
RX_DV_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I2,
      Q => gmii_rx_dv_ch2_int,
      R => \<const0>\
    );
\RX_ER_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220222000202220"
    )
    port map (
      I0 => XMIT_DATA,
      I1 => I7,
      I2 => \^o1\,
      I3 => RXSYNC_STATUS,
      I4 => \n_0_RX_ER_i_4__1\,
      I5 => RX_DATA_ERROR,
      O => RX_ER0
    );
\RX_ER_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => FALSE_CARRIER_REG3,
      I1 => EXTEND_REG1,
      O => \n_0_RX_ER_i_4__1\
    );
RX_ER_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_ER0,
      Q => gmii_rx_er_ch2_int,
      R => I10(0)
    );
\RX_INVALID_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00700050"
    )
    port map (
      I0 => \n_0_RX_INVALID_i_2__1\,
      I1 => \^k28p5_reg1\,
      I2 => RXSYNC_STATUS,
      I3 => I10(0),
      I4 => \^o2\,
      O => \n_0_RX_INVALID_i_1__1\
    );
\RX_INVALID_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
    port map (
      I0 => FROM_RX_CX,
      I1 => I6,
      I2 => FROM_RX_K,
      I3 => FROM_IDLE_D,
      O => \n_0_RX_INVALID_i_2__1\
    );
RX_INVALID_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_INVALID_i_1__1\,
      Q => \^o2\,
      R => \<const0>\
    );
R_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => R,
      Q => R_REG1,
      R => \<const0>\
    );
\R_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
    port map (
      I0 => \n_0_R_i_2__1\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => I1,
      O => K23p7
    );
\R_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => Q(6),
      I3 => Q(5),
      O => \n_0_R_i_2__1\
    );
R_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => K23p7,
      Q => R,
      R => \<const0>\
    );
SOP_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => SOP,
      Q => SOP_REG1,
      R => \<const0>\
    );
SOP_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => SOP_REG1,
      Q => SOP_REG2,
      R => \<const0>\
    );
SOP_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => SOP_REG2,
      Q => \^sop_reg3\,
      R => \<const0>\
    );
\SOP_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202000"
    )
    port map (
      I0 => I6,
      I1 => WAIT_FOR_K,
      I2 => S_0,
      I3 => \^rx_idle\,
      I4 => n_0_EXTEND_reg,
      O => SOP0
    );
SOP_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => SOP0,
      Q => SOP,
      R => I10(0)
    );
SYNC_STATUS_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \<const1>\,
      Q => SYNC_STATUS_REG,
      R => SYNC_STATUS_REG0
    );
\S_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(4),
      O => \^o4\
    );
S_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => S0,
      Q => S_0,
      R => \<const0>\
    );
T_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => T,
      Q => T_REG1,
      R => \<const0>\
    );
T_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => T_REG1,
      Q => T_REG2,
      R => \<const0>\
    );
\T_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o4\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => I1,
      O => K29p7
    );
T_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => K29p7,
      Q => T,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\WAIT_FOR_K_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222200002222"
    )
    port map (
      I0 => RXSYNC_STATUS,
      I1 => I10(0),
      I2 => RXEVEN,
      I3 => \^k28p5_reg1\,
      I4 => SYNC_STATUS_REG,
      I5 => WAIT_FOR_K,
      O => \n_0_WAIT_FOR_K_i_1__1\
    );
WAIT_FOR_K_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_WAIT_FOR_K_i_1__1\,
      Q => WAIT_FOR_K,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiRX__parameterized0_35\ is
  port (
    K28p5_REG1 : out STD_LOGIC;
    RX_IDLE : out STD_LOGIC;
    SOP_REG3 : out STD_LOGIC;
    EOP_REG1 : out STD_LOGIC;
    gmii_rx_er_ch1_int : out STD_LOGIC;
    RX_CONFIG_VALID : out STD_LOGIC;
    status_vector_ch1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    gmii_rx_dv_ch1_int : out STD_LOGIC;
    O2 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    RX_CONFIG_REG : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk2 : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    FALSE_NIT0 : in STD_LOGIC;
    S0 : in STD_LOGIC;
    SYNC_STATUS_REG0 : in STD_LOGIC;
    S2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RXSYNC_STATUS : in STD_LOGIC;
    I6 : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    I7 : in STD_LOGIC;
    RXNOTINTABLE_INT : in STD_LOGIC;
    RXEVEN : in STD_LOGIC;
    SRESET : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiRX__parameterized0_35\ : entity is "RX";
end \quadsgmiiRX__parameterized0_35\;

architecture STRUCTURE of \quadsgmiiRX__parameterized0_35\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal C : STD_LOGIC;
  signal C0 : STD_LOGIC;
  signal CGBAD : STD_LOGIC;
  signal CGBAD_REG1 : STD_LOGIC;
  signal CGBAD_REG2 : STD_LOGIC;
  signal CGBAD_REG3 : STD_LOGIC;
  signal C_HDR_REMOVED : STD_LOGIC;
  signal C_HDR_REMOVED_REG : STD_LOGIC;
  signal C_REG1 : STD_LOGIC;
  signal C_REG2 : STD_LOGIC;
  signal C_REG3 : STD_LOGIC;
  signal D0p0 : STD_LOGIC;
  signal D0p0_REG : STD_LOGIC;
  signal EOP : STD_LOGIC;
  signal EOP0 : STD_LOGIC;
  signal EOP_REG10 : STD_LOGIC;
  signal EXTEND_ERR : STD_LOGIC;
  signal EXTEND_ERR0 : STD_LOGIC;
  signal EXTEND_REG1 : STD_LOGIC;
  signal EXTEND_REG2 : STD_LOGIC;
  signal EXTEND_REG3 : STD_LOGIC;
  signal EXT_ILLEGAL_K : STD_LOGIC;
  signal EXT_ILLEGAL_K0 : STD_LOGIC;
  signal EXT_ILLEGAL_K_REG1 : STD_LOGIC;
  signal EXT_ILLEGAL_K_REG2 : STD_LOGIC;
  signal FALSE_CARRIER : STD_LOGIC;
  signal FALSE_CARRIER_REG1 : STD_LOGIC;
  signal FALSE_CARRIER_REG2 : STD_LOGIC;
  signal FALSE_CARRIER_REG3 : STD_LOGIC;
  signal FALSE_DATA : STD_LOGIC;
  signal FALSE_DATA0 : STD_LOGIC;
  signal FALSE_K : STD_LOGIC;
  signal FALSE_K0 : STD_LOGIC;
  signal FALSE_NIT : STD_LOGIC;
  signal FROM_IDLE_D : STD_LOGIC;
  signal FROM_IDLE_D0 : STD_LOGIC;
  signal FROM_RX_CX : STD_LOGIC;
  signal FROM_RX_CX0 : STD_LOGIC;
  signal FROM_RX_K : STD_LOGIC;
  signal FROM_RX_K0 : STD_LOGIC;
  signal I : STD_LOGIC;
  signal I0 : STD_LOGIC;
  signal ILLEGAL_K : STD_LOGIC;
  signal ILLEGAL_K0 : STD_LOGIC;
  signal ILLEGAL_K_REG1 : STD_LOGIC;
  signal ILLEGAL_K_REG2 : STD_LOGIC;
  signal K23p7 : STD_LOGIC;
  signal K28p5 : STD_LOGIC;
  signal \^k28p5_reg1\ : STD_LOGIC;
  signal K28p5_REG2 : STD_LOGIC;
  signal K29p7 : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal R : STD_LOGIC;
  signal RUDI_C0 : STD_LOGIC;
  signal RUDI_I0 : STD_LOGIC;
  signal RXCHARISK_REG1 : STD_LOGIC;
  signal RXDATA_REG5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rx_config_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^rx_config_valid\ : STD_LOGIC;
  signal RX_CONFIG_VALID_INT0 : STD_LOGIC;
  signal RX_DATA_ERROR : STD_LOGIC;
  signal RX_DATA_ERROR0 : STD_LOGIC;
  signal RX_ER0 : STD_LOGIC;
  signal \^rx_idle\ : STD_LOGIC;
  signal R_REG1 : STD_LOGIC;
  signal SOP : STD_LOGIC;
  signal SOP0 : STD_LOGIC;
  signal SOP_REG1 : STD_LOGIC;
  signal SOP_REG2 : STD_LOGIC;
  signal \^sop_reg3\ : STD_LOGIC;
  signal SYNC_STATUS_REG : STD_LOGIC;
  signal S_0 : STD_LOGIC;
  signal T : STD_LOGIC;
  signal T_REG1 : STD_LOGIC;
  signal T_REG2 : STD_LOGIC;
  signal WAIT_FOR_K : STD_LOGIC;
  signal \n_0_CONSISTENCY_MATCH_i_5__0\ : STD_LOGIC;
  signal \n_0_CONSISTENCY_MATCH_i_7__0\ : STD_LOGIC;
  signal \n_0_CONSISTENCY_MATCH_i_8__0\ : STD_LOGIC;
  signal \n_0_CONSISTENCY_MATCH_reg_i_3__0\ : STD_LOGIC;
  signal \n_0_C_i_3__0\ : STD_LOGIC;
  signal \n_0_C_i_4__0\ : STD_LOGIC;
  signal \n_0_C_i_5__0\ : STD_LOGIC;
  signal \n_0_C_i_6__0\ : STD_LOGIC;
  signal \n_0_C_reg_i_2__0\ : STD_LOGIC;
  signal \n_0_D0p0_REG_i_2__0\ : STD_LOGIC;
  signal \n_0_EOP_i_2__0\ : STD_LOGIC;
  signal \n_0_EXTEND_i_1__0\ : STD_LOGIC;
  signal \n_0_EXTEND_i_3__0\ : STD_LOGIC;
  signal n_0_EXTEND_reg : STD_LOGIC;
  signal \n_0_FALSE_CARRIER_i_1__0\ : STD_LOGIC;
  signal \n_0_FALSE_CARRIER_i_2__0\ : STD_LOGIC;
  signal \n_0_FALSE_CARRIER_i_3__0\ : STD_LOGIC;
  signal \n_0_FALSE_DATA_i_2__0\ : STD_LOGIC;
  signal \n_0_FALSE_DATA_i_3__0\ : STD_LOGIC;
  signal \n_0_FALSE_DATA_i_4__0\ : STD_LOGIC;
  signal \n_0_FALSE_K_i_2__0\ : STD_LOGIC;
  signal \n_0_FALSE_NIT_i_5__0\ : STD_LOGIC;
  signal \n_0_FALSE_NIT_i_6__0\ : STD_LOGIC;
  signal \n_0_IDLE_REG_reg[0]\ : STD_LOGIC;
  signal \n_0_IDLE_REG_reg[2]\ : STD_LOGIC;
  signal \n_0_I_i_2__0\ : STD_LOGIC;
  signal \n_0_RECEIVE_i_1__0\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[0]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[1]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[2]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[3]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[4]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[5]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[6]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[7]_srl4\ : STD_LOGIC;
  signal \n_0_RXD[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_RXD[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_RXD[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_RXD[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_RXD[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_RXD[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_RXD[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_RXD[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_NULL_i_2__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_NULL_i_3__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG_NULL_i_4__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT[15]_i_10__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT[15]_i_7__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT[15]_i_9__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[15]_i_5__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_VALID_INT_i_2__0\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_VALID_REG_reg[0]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_VALID_REG_reg[3]\ : STD_LOGIC;
  signal \n_0_RX_DATA_ERROR_i_2__0\ : STD_LOGIC;
  signal \n_0_RX_DATA_ERROR_i_4__0\ : STD_LOGIC;
  signal \n_0_RX_ER_i_4__0\ : STD_LOGIC;
  signal \n_0_RX_INVALID_i_1__0\ : STD_LOGIC;
  signal \n_0_RX_INVALID_i_2__0\ : STD_LOGIC;
  signal \n_0_R_i_2__0\ : STD_LOGIC;
  signal \n_0_WAIT_FOR_K_i_1__0\ : STD_LOGIC;
  signal \n_1_CONSISTENCY_MATCH_reg_i_3__0\ : STD_LOGIC;
  signal \n_1_RX_CONFIG_SNAPSHOT_reg[15]_i_5__0\ : STD_LOGIC;
  signal \n_2_CONSISTENCY_MATCH_reg_i_3__0\ : STD_LOGIC;
  signal \n_2_RX_CONFIG_SNAPSHOT_reg[15]_i_5__0\ : STD_LOGIC;
  signal \n_3_CONSISTENCY_MATCH_reg_i_3__0\ : STD_LOGIC;
  signal \n_3_RX_CONFIG_SNAPSHOT_reg[15]_i_5__0\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \NLW_CONSISTENCY_MATCH_reg_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_CONSISTENCY_MATCH_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CONSISTENCY_MATCH_reg_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RX_CONFIG_SNAPSHOT_reg[15]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RX_CONFIG_SNAPSHOT_reg[15]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RX_CONFIG_SNAPSHOT_reg[15]_i_5__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \C_HDR_REMOVED_REG_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \C_i_1__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \C_i_5__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \C_i_6__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \D0p0_REG_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \FALSE_DATA_i_1__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \FALSE_DATA_i_3__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \FALSE_DATA_i_4__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \FALSE_K_i_2__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \FALSE_NIT_i_3__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \FALSE_NIT_i_5__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \FALSE_NIT_i_6__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \I_i_1__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \K28p5_REG1_i_1__0\ : label is "soft_lutpair224";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \RXDATA_REG4_reg[0]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i1/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name : string;
  attribute srl_name of \RXDATA_REG4_reg[0]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i1/RECEIVER/RXDATA_REG4_reg[0]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[1]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i1/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[1]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i1/RECEIVER/RXDATA_REG4_reg[1]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[2]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i1/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[2]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i1/RECEIVER/RXDATA_REG4_reg[2]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[3]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i1/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[3]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i1/RECEIVER/RXDATA_REG4_reg[3]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[4]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i1/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[4]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i1/RECEIVER/RXDATA_REG4_reg[4]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[5]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i1/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[5]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i1/RECEIVER/RXDATA_REG4_reg[5]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[6]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i1/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[6]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i1/RECEIVER/RXDATA_REG4_reg[6]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[7]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i1/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[7]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i1/RECEIVER/RXDATA_REG4_reg[7]_srl4 ";
  attribute SOFT_HLUTNM of \RXD[0]_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \RXD[1]_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \RXD[2]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \RXD[4]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \RXD[5]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \RXD[6]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \RXD[7]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \RX_CONFIG_REG[3]_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \RX_CONFIG_REG[7]_i_2__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \RX_CONFIG_REG_REG[15]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \RX_CONFIG_VALID_INT_i_2__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \RX_DATA_ERROR_i_4__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \RX_ER_i_4__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \R_i_2__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \S_i_2__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \T_i_1__1\ : label is "soft_lutpair221";
begin
  K28p5_REG1 <= \^k28p5_reg1\;
  O1 <= \^o1\;
  O2 <= \^o2\;
  O4 <= \^o4\;
  RX_CONFIG_REG(15 downto 0) <= \^rx_config_reg\(15 downto 0);
  RX_CONFIG_VALID <= \^rx_config_valid\;
  RX_IDLE <= \^rx_idle\;
  SOP_REG3 <= \^sop_reg3\;
CGBAD_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => CGBAD,
      Q => CGBAD_REG1,
      R => \<const0>\
    );
CGBAD_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => CGBAD_REG1,
      Q => CGBAD_REG2,
      R => \<const0>\
    );
CGBAD_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => CGBAD_REG2,
      Q => CGBAD_REG3,
      R => I10(0)
    );
CGBAD_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => S2,
      Q => CGBAD,
      R => I10(0)
    );
\CONSISTENCY_MATCH_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rx_config_reg\(9),
      I1 => I9(6),
      I2 => \^rx_config_reg\(10),
      I3 => I9(7),
      I4 => I9(8),
      I5 => \^rx_config_reg\(11),
      O => \n_0_CONSISTENCY_MATCH_i_5__0\
    );
\CONSISTENCY_MATCH_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rx_config_reg\(5),
      I1 => I9(5),
      I2 => \^rx_config_reg\(3),
      I3 => I9(3),
      I4 => I9(4),
      I5 => \^rx_config_reg\(4),
      O => \n_0_CONSISTENCY_MATCH_i_7__0\
    );
\CONSISTENCY_MATCH_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rx_config_reg\(2),
      I1 => I9(2),
      I2 => \^rx_config_reg\(0),
      I3 => I9(0),
      I4 => I9(1),
      I5 => \^rx_config_reg\(1),
      O => \n_0_CONSISTENCY_MATCH_i_8__0\
    );
\CONSISTENCY_MATCH_reg_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_CONSISTENCY_MATCH_reg_i_3__0\,
      CO(3 downto 1) => \NLW_CONSISTENCY_MATCH_reg_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => O3(0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_CONSISTENCY_MATCH_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => I5(0)
    );
\CONSISTENCY_MATCH_reg_i_3__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_CONSISTENCY_MATCH_reg_i_3__0\,
      CO(2) => \n_1_CONSISTENCY_MATCH_reg_i_3__0\,
      CO(1) => \n_2_CONSISTENCY_MATCH_reg_i_3__0\,
      CO(0) => \n_3_CONSISTENCY_MATCH_reg_i_3__0\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_CONSISTENCY_MATCH_reg_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_CONSISTENCY_MATCH_i_5__0\,
      S(2) => I4(0),
      S(1) => \n_0_CONSISTENCY_MATCH_i_7__0\,
      S(0) => \n_0_CONSISTENCY_MATCH_i_8__0\
    );
\C_HDR_REMOVED_REG_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => I12(2),
      I1 => I12(1),
      I2 => I12(0),
      I3 => C_REG2,
      O => C_HDR_REMOVED
    );
C_HDR_REMOVED_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => C_HDR_REMOVED,
      Q => C_HDR_REMOVED_REG,
      R => \<const0>\
    );
C_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => C,
      Q => C_REG1,
      R => \<const0>\
    );
C_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => C_REG1,
      Q => C_REG2,
      R => \<const0>\
    );
C_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => C_REG2,
      Q => C_REG3,
      R => \<const0>\
    );
\C_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \n_0_C_reg_i_2__0\,
      I1 => \^k28p5_reg1\,
      I2 => I1,
      O => C0
    );
\C_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
    port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(7),
      I5 => \n_0_C_i_5__0\,
      O => \n_0_C_i_3__0\
    );
\C_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
    port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(5),
      I3 => \n_0_C_i_6__0\,
      I4 => Q(0),
      I5 => Q(4),
      O => \n_0_C_i_4__0\
    );
\C_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Q(5),
      I1 => Q(6),
      O => \n_0_C_i_5__0\
    );
\C_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \n_0_C_i_6__0\
    );
C_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => C0,
      Q => C,
      R => \<const0>\
    );
\C_reg_i_2__0\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_C_i_3__0\,
      I1 => \n_0_C_i_4__0\,
      O => \n_0_C_reg_i_2__0\,
      S => Q(1)
    );
\D0p0_REG_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_D0p0_REG_i_2__0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(7),
      O => D0p0
    );
\D0p0_REG_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => I1,
      I3 => Q(4),
      I4 => Q(5),
      I5 => Q(6),
      O => \n_0_D0p0_REG_i_2__0\
    );
D0p0_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => D0p0,
      Q => D0p0_REG,
      R => \<const0>\
    );
\EOP_REG1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => EOP,
      I1 => n_0_EXTEND_reg,
      I2 => EXTEND_REG1,
      O => EOP_REG10
    );
EOP_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EOP_REG10,
      Q => EOP_REG1,
      R => I10(0)
    );
\EOP_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88888000"
    )
    port map (
      I0 => T_REG2,
      I1 => R_REG1,
      I2 => RXEVEN,
      I3 => \^k28p5_reg1\,
      I4 => R,
      I5 => \n_0_EOP_i_2__0\,
      O => EOP0
    );
\EOP_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
    port map (
      I0 => \^rx_idle\,
      I1 => \^k28p5_reg1\,
      I2 => RXEVEN,
      I3 => D0p0_REG,
      I4 => C_REG1,
      O => \n_0_EOP_i_2__0\
    );
EOP_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EOP0,
      Q => EOP,
      R => I10(0)
    );
\EXTEND_ERR_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => EXT_ILLEGAL_K_REG2,
      I1 => CGBAD_REG3,
      I2 => EXTEND_REG3,
      O => EXTEND_ERR0
    );
EXTEND_ERR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EXTEND_ERR0,
      Q => EXTEND_ERR,
      R => SYNC_STATUS_REG0
    );
EXTEND_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_EXTEND_reg,
      Q => EXTEND_REG1,
      R => \<const0>\
    );
EXTEND_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EXTEND_REG1,
      Q => EXTEND_REG2,
      R => \<const0>\
    );
EXTEND_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EXTEND_REG2,
      Q => EXTEND_REG3,
      R => \<const0>\
    );
\EXTEND_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA2AAA00AA00"
    )
    port map (
      I0 => I13,
      I1 => RXEVEN,
      I2 => \^k28p5_reg1\,
      I3 => \n_0_EXTEND_i_3__0\,
      I4 => S_0,
      I5 => n_0_EXTEND_reg,
      O => \n_0_EXTEND_i_1__0\
    );
\EXTEND_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => R,
      I1 => \^o1\,
      I2 => R_REG1,
      O => \n_0_EXTEND_i_3__0\
    );
EXTEND_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_EXTEND_i_1__0\,
      Q => n_0_EXTEND_reg,
      R => \<const0>\
    );
EXT_ILLEGAL_K_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EXT_ILLEGAL_K,
      Q => EXT_ILLEGAL_K_REG1,
      R => SYNC_STATUS_REG0
    );
EXT_ILLEGAL_K_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EXT_ILLEGAL_K_REG1,
      Q => EXT_ILLEGAL_K_REG2,
      R => SYNC_STATUS_REG0
    );
\EXT_ILLEGAL_K_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000700"
    )
    port map (
      I0 => RXEVEN,
      I1 => \^k28p5_reg1\,
      I2 => R,
      I3 => EXTEND_REG1,
      I4 => S_0,
      O => EXT_ILLEGAL_K0
    );
EXT_ILLEGAL_K_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EXT_ILLEGAL_K0,
      Q => EXT_ILLEGAL_K,
      R => SYNC_STATUS_REG0
    );
FALSE_CARRIER_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FALSE_CARRIER,
      Q => FALSE_CARRIER_REG1,
      R => \<const0>\
    );
FALSE_CARRIER_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FALSE_CARRIER_REG1,
      Q => FALSE_CARRIER_REG2,
      R => \<const0>\
    );
FALSE_CARRIER_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FALSE_CARRIER_REG2,
      Q => FALSE_CARRIER_REG3,
      R => SYNC_STATUS_REG0
    );
\FALSE_CARRIER_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0E0E0E0A0A0A0A"
    )
    port map (
      I0 => \n_0_FALSE_CARRIER_i_2__0\,
      I1 => RXSYNC_STATUS,
      I2 => I10(0),
      I3 => RXEVEN,
      I4 => \^k28p5_reg1\,
      I5 => FALSE_CARRIER,
      O => \n_0_FALSE_CARRIER_i_1__0\
    );
\FALSE_CARRIER_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => I6,
      I1 => S_0,
      I2 => \^rx_idle\,
      I3 => \^k28p5_reg1\,
      I4 => \n_0_FALSE_CARRIER_i_3__0\,
      O => \n_0_FALSE_CARRIER_i_2__0\
    );
\FALSE_CARRIER_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => FALSE_DATA,
      I1 => FALSE_K,
      I2 => FALSE_NIT,
      O => \n_0_FALSE_CARRIER_i_3__0\
    );
FALSE_CARRIER_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FALSE_CARRIER_i_1__0\,
      Q => FALSE_CARRIER,
      R => \<const0>\
    );
\FALSE_DATA_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_FALSE_DATA_i_2__0\,
      I1 => RXNOTINTABLE_INT,
      I2 => I1,
      O => FALSE_DATA0
    );
\FALSE_DATA_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004400000F0000"
    )
    port map (
      I0 => \n_0_FALSE_DATA_i_3__0\,
      I1 => Q(2),
      I2 => \n_0_FALSE_DATA_i_4__0\,
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(5),
      O => \n_0_FALSE_DATA_i_2__0\
    );
\FALSE_DATA_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFF1"
    )
    port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      O => \n_0_FALSE_DATA_i_3__0\
    );
\FALSE_DATA_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFFFFF"
    )
    port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      O => \n_0_FALSE_DATA_i_4__0\
    );
FALSE_DATA_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FALSE_DATA0,
      Q => FALSE_DATA,
      R => I10(0)
    );
\FALSE_K_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000040"
    )
    port map (
      I0 => \n_0_FALSE_K_i_2__0\,
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(6),
      I5 => RXNOTINTABLE_INT,
      O => FALSE_K0
    );
\FALSE_K_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
    port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => I1,
      I3 => Q(2),
      I4 => Q(3),
      O => \n_0_FALSE_K_i_2__0\
    );
FALSE_K_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FALSE_K0,
      Q => FALSE_K,
      R => I10(0)
    );
\FALSE_NIT_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
    port map (
      I0 => \n_0_FALSE_K_i_2__0\,
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(4),
      I4 => \n_0_FALSE_NIT_i_5__0\,
      I5 => \n_0_D0p0_REG_i_2__0\,
      O => O5
    );
\FALSE_NIT_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => \n_0_D0p0_REG_i_2__0\,
      I1 => Q(1),
      I2 => Q(0),
      O => O6
    );
\FALSE_NIT_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
    port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \n_0_FALSE_NIT_i_6__0\,
      I3 => Q(6),
      I4 => Q(5),
      I5 => Q(4),
      O => O7
    );
\FALSE_NIT_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \n_0_FALSE_NIT_i_5__0\
    );
\FALSE_NIT_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => I1,
      O => \n_0_FALSE_NIT_i_6__0\
    );
FALSE_NIT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FALSE_NIT0,
      Q => FALSE_NIT,
      R => I10(0)
    );
\FROM_IDLE_D_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \^k28p5_reg1\,
      I1 => \^rx_idle\,
      I2 => WAIT_FOR_K,
      I3 => I6,
      O => FROM_IDLE_D0
    );
FROM_IDLE_D_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FROM_IDLE_D0,
      Q => FROM_IDLE_D,
      R => SYNC_STATUS_REG0
    );
\FROM_RX_CX_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8FFFCFCA8A8"
    )
    port map (
      I0 => RXCHARISK_REG1,
      I1 => C_REG1,
      I2 => C_REG2,
      I3 => I11,
      I4 => CGBAD,
      I5 => C_REG3,
      O => FROM_RX_CX0
    );
FROM_RX_CX_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FROM_RX_CX0,
      Q => FROM_RX_CX,
      R => SYNC_STATUS_REG0
    );
\FROM_RX_K_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => RXCHARISK_REG1,
      I1 => CGBAD,
      I2 => K28p5_REG2,
      I3 => I6,
      O => FROM_RX_K0
    );
FROM_RX_K_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FROM_RX_K0,
      Q => FROM_RX_K,
      R => SYNC_STATUS_REG0
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\IDLE_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \^rx_idle\,
      Q => \n_0_IDLE_REG_reg[0]\,
      R => I10(0)
    );
\IDLE_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_IDLE_REG_reg[0]\,
      Q => p_0_in1_in,
      R => I10(0)
    );
\IDLE_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => p_0_in1_in,
      Q => \n_0_IDLE_REG_reg[2]\,
      R => I10(0)
    );
ILLEGAL_K_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => ILLEGAL_K,
      Q => ILLEGAL_K_REG1,
      R => SYNC_STATUS_REG0
    );
ILLEGAL_K_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => ILLEGAL_K_REG1,
      Q => ILLEGAL_K_REG2,
      R => SYNC_STATUS_REG0
    );
\ILLEGAL_K_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => R,
      I1 => \^k28p5_reg1\,
      I2 => RXCHARISK_REG1,
      I3 => T,
      O => ILLEGAL_K0
    );
ILLEGAL_K_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => ILLEGAL_K0,
      Q => ILLEGAL_K,
      R => SYNC_STATUS_REG0
    );
I_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I,
      Q => \^rx_idle\,
      R => \<const0>\
    );
\I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33220020"
    )
    port map (
      I0 => \n_0_C_reg_i_2__0\,
      I1 => \n_0_I_i_2__0\,
      I2 => \^k28p5_reg1\,
      I3 => I1,
      I4 => I6,
      O => I0
    );
\I_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001FFFFFFFFFF"
    )
    port map (
      I0 => FALSE_DATA,
      I1 => FALSE_K,
      I2 => FALSE_NIT,
      I3 => \^rx_idle\,
      I4 => \^k28p5_reg1\,
      I5 => RXEVEN,
      O => \n_0_I_i_2__0\
    );
I_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I0,
      Q => I,
      R => \<const0>\
    );
\K28p5_REG1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => \n_0_FALSE_K_i_2__0\,
      I3 => Q(7),
      I4 => Q(4),
      O => K28p5
    );
K28p5_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => K28p5,
      Q => \^k28p5_reg1\,
      R => \<const0>\
    );
K28p5_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \^k28p5_reg1\,
      Q => K28p5_REG2,
      R => \<const0>\
    );
\RECEIVED_IDLE_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D0C"
    )
    port map (
      I0 => \^rx_config_valid\,
      I1 => \^rx_idle\,
      I2 => SRESET,
      I3 => I15,
      O => O9
    );
\RECEIVE_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44044400"
    )
    port map (
      I0 => I10(0),
      I1 => RXSYNC_STATUS,
      I2 => EOP,
      I3 => SOP_REG2,
      I4 => \^o1\,
      O => \n_0_RECEIVE_i_1__0\
    );
RECEIVE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RECEIVE_i_1__0\,
      Q => \^o1\,
      R => \<const0>\
    );
\RUDI_C_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => p_1_in,
      I1 => \n_0_RX_CONFIG_VALID_REG_reg[0]\,
      I2 => \n_0_RX_CONFIG_VALID_REG_reg[3]\,
      I3 => p_0_in2_in,
      O => RUDI_C0
    );
RUDI_C_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RUDI_C0,
      Q => status_vector_ch1(0),
      R => I10(0)
    );
\RUDI_I_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_IDLE_REG_reg[2]\,
      I1 => p_0_in1_in,
      O => RUDI_I0
    );
RUDI_I_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RUDI_I0,
      Q => status_vector_ch1(1),
      R => I10(0)
    );
RXCHARISK_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I1,
      Q => RXCHARISK_REG1,
      R => \<const0>\
    );
\RXDATA_REG4_reg[0]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(0),
      Q => \n_0_RXDATA_REG4_reg[0]_srl4\
    );
\RXDATA_REG4_reg[1]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(1),
      Q => \n_0_RXDATA_REG4_reg[1]_srl4\
    );
\RXDATA_REG4_reg[2]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(2),
      Q => \n_0_RXDATA_REG4_reg[2]_srl4\
    );
\RXDATA_REG4_reg[3]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(3),
      Q => \n_0_RXDATA_REG4_reg[3]_srl4\
    );
\RXDATA_REG4_reg[4]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(4),
      Q => \n_0_RXDATA_REG4_reg[4]_srl4\
    );
\RXDATA_REG4_reg[5]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(5),
      Q => \n_0_RXDATA_REG4_reg[5]_srl4\
    );
\RXDATA_REG4_reg[6]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(6),
      Q => \n_0_RXDATA_REG4_reg[6]_srl4\
    );
\RXDATA_REG4_reg[7]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(7),
      Q => \n_0_RXDATA_REG4_reg[7]_srl4\
    );
\RXDATA_REG5_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[0]_srl4\,
      Q => RXDATA_REG5(0),
      R => \<const0>\
    );
\RXDATA_REG5_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[1]_srl4\,
      Q => RXDATA_REG5(1),
      R => \<const0>\
    );
\RXDATA_REG5_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[2]_srl4\,
      Q => RXDATA_REG5(2),
      R => \<const0>\
    );
\RXDATA_REG5_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[3]_srl4\,
      Q => RXDATA_REG5(3),
      R => \<const0>\
    );
\RXDATA_REG5_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[4]_srl4\,
      Q => RXDATA_REG5(4),
      R => \<const0>\
    );
\RXDATA_REG5_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[5]_srl4\,
      Q => RXDATA_REG5(5),
      R => \<const0>\
    );
\RXDATA_REG5_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[6]_srl4\,
      Q => RXDATA_REG5(6),
      R => \<const0>\
    );
\RXDATA_REG5_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[7]_srl4\,
      Q => RXDATA_REG5(7),
      R => \<const0>\
    );
\RXD[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBA"
    )
    port map (
      I0 => \^sop_reg3\,
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => RXDATA_REG5(0),
      O => \n_0_RXD[0]_i_1__0\
    );
\RXD[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => \^sop_reg3\,
      I1 => RXDATA_REG5(1),
      I2 => FALSE_CARRIER_REG3,
      I3 => EXTEND_REG1,
      O => \n_0_RXD[1]_i_1__0\
    );
\RXD[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => EXTEND_REG1,
      I1 => FALSE_CARRIER_REG3,
      I2 => RXDATA_REG5(2),
      I3 => \^sop_reg3\,
      O => \n_0_RXD[2]_i_1__0\
    );
\RXD[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => \^sop_reg3\,
      I1 => RXDATA_REG5(3),
      I2 => FALSE_CARRIER_REG3,
      I3 => EXTEND_REG1,
      O => \n_0_RXD[3]_i_1__0\
    );
\RXD[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
    port map (
      I0 => \^sop_reg3\,
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_ERR,
      I3 => EXTEND_REG1,
      I4 => RXDATA_REG5(4),
      O => \n_0_RXD[4]_i_1__0\
    );
\RXD[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => EXTEND_REG1,
      I1 => FALSE_CARRIER_REG3,
      I2 => RXDATA_REG5(5),
      I3 => \^sop_reg3\,
      O => \n_0_RXD[5]_i_1__0\
    );
\RXD[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
    port map (
      I0 => \^sop_reg3\,
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => RXDATA_REG5(6),
      O => \n_0_RXD[6]_i_1__0\
    );
\RXD[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => EXTEND_REG1,
      I1 => FALSE_CARRIER_REG3,
      I2 => RXDATA_REG5(7),
      I3 => \^sop_reg3\,
      O => \n_0_RXD[7]_i_1__0\
    );
\RXD_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[0]_i_1__0\,
      Q => O10(0),
      R => I16(0)
    );
\RXD_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[1]_i_1__0\,
      Q => O10(1),
      R => I16(0)
    );
\RXD_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[2]_i_1__0\,
      Q => O10(2),
      R => I16(0)
    );
\RXD_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[3]_i_1__0\,
      Q => O10(3),
      R => I16(0)
    );
\RXD_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[4]_i_1__0\,
      Q => O10(4),
      R => I16(0)
    );
\RXD_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[5]_i_1__0\,
      Q => O10(5),
      R => I16(0)
    );
\RXD_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[6]_i_1__0\,
      Q => O10(6),
      R => I16(0)
    );
\RXD_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[7]_i_1__0\,
      Q => O10(7),
      R => I16(0)
    );
\RX_CONFIG_REG[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(0),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2__0\,
      I3 => \^rx_config_reg\(0),
      O => \n_0_RX_CONFIG_REG[0]_i_1__0\
    );
\RX_CONFIG_REG[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(2),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(10),
      O => \n_0_RX_CONFIG_REG[10]_i_1__0\
    );
\RX_CONFIG_REG[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(3),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(11),
      O => \n_0_RX_CONFIG_REG[11]_i_1__0\
    );
\RX_CONFIG_REG[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(4),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(12),
      O => \n_0_RX_CONFIG_REG[12]_i_1__0\
    );
\RX_CONFIG_REG[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(5),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(13),
      O => \n_0_RX_CONFIG_REG[13]_i_1__0\
    );
\RX_CONFIG_REG[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(6),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(14),
      O => \n_0_RX_CONFIG_REG[14]_i_1__0\
    );
\RX_CONFIG_REG[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(7),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(15),
      O => \n_0_RX_CONFIG_REG[15]_i_1__0\
    );
\RX_CONFIG_REG[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(1),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2__0\,
      I3 => \^rx_config_reg\(1),
      O => \n_0_RX_CONFIG_REG[1]_i_1__0\
    );
\RX_CONFIG_REG[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(2),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2__0\,
      I3 => \^rx_config_reg\(2),
      O => \n_0_RX_CONFIG_REG[2]_i_1__0\
    );
\RX_CONFIG_REG[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(3),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2__0\,
      I3 => \^rx_config_reg\(3),
      O => \n_0_RX_CONFIG_REG[3]_i_1__0\
    );
\RX_CONFIG_REG[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(4),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2__0\,
      I3 => \^rx_config_reg\(4),
      O => \n_0_RX_CONFIG_REG[4]_i_1__0\
    );
\RX_CONFIG_REG[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(5),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2__0\,
      I3 => \^rx_config_reg\(5),
      O => \n_0_RX_CONFIG_REG[5]_i_1__0\
    );
\RX_CONFIG_REG[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(6),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2__0\,
      I3 => \^rx_config_reg\(6),
      O => \n_0_RX_CONFIG_REG[6]_i_1__0\
    );
\RX_CONFIG_REG[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(7),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2__0\,
      I3 => \^rx_config_reg\(7),
      O => \n_0_RX_CONFIG_REG[7]_i_1__0\
    );
\RX_CONFIG_REG[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555515"
    )
    port map (
      I0 => C,
      I1 => C_REG2,
      I2 => I12(0),
      I3 => I12(1),
      I4 => I12(2),
      O => \n_0_RX_CONFIG_REG[7]_i_2__0\
    );
\RX_CONFIG_REG[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(0),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(8),
      O => \n_0_RX_CONFIG_REG[8]_i_1__0\
    );
\RX_CONFIG_REG[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(1),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(9),
      O => \n_0_RX_CONFIG_REG[9]_i_1__0\
    );
\RX_CONFIG_REG_NULL_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080FF80808000"
    )
    port map (
      I0 => \n_0_RX_CONFIG_REG_NULL_i_2__0\,
      I1 => \n_0_RX_CONFIG_REG_NULL_i_3__0\,
      I2 => \n_0_RX_CONFIG_REG_NULL_i_4__0\,
      I3 => SRESET,
      I4 => \^rx_config_valid\,
      I5 => I14,
      O => O8
    );
\RX_CONFIG_REG_NULL_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^rx_config_reg\(3),
      I1 => \^rx_config_reg\(4),
      I2 => \^rx_config_reg\(1),
      I3 => \^rx_config_reg\(2),
      I4 => \^rx_config_reg\(0),
      O => \n_0_RX_CONFIG_REG_NULL_i_2__0\
    );
\RX_CONFIG_REG_NULL_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^rx_config_reg\(12),
      I1 => \^rx_config_reg\(11),
      I2 => \^rx_config_reg\(15),
      I3 => SRESET,
      I4 => \^rx_config_reg\(13),
      I5 => \^rx_config_reg\(14),
      O => \n_0_RX_CONFIG_REG_NULL_i_3__0\
    );
\RX_CONFIG_REG_NULL_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^rx_config_reg\(6),
      I1 => \^rx_config_reg\(5),
      I2 => \^rx_config_reg\(9),
      I3 => \^rx_config_reg\(10),
      I4 => \^rx_config_reg\(7),
      I5 => \^rx_config_reg\(8),
      O => \n_0_RX_CONFIG_REG_NULL_i_4__0\
    );
\RX_CONFIG_REG_REG[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => SRESET,
      I1 => \^rx_idle\,
      O => SR(0)
    );
\RX_CONFIG_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[0]_i_1__0\,
      Q => \^rx_config_reg\(0),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[10]_i_1__0\,
      Q => \^rx_config_reg\(10),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[11]_i_1__0\,
      Q => \^rx_config_reg\(11),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[12]_i_1__0\,
      Q => \^rx_config_reg\(12),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[13]_i_1__0\,
      Q => \^rx_config_reg\(13),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[14]_i_1__0\,
      Q => \^rx_config_reg\(14),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[15]_i_1__0\,
      Q => \^rx_config_reg\(15),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[1]_i_1__0\,
      Q => \^rx_config_reg\(1),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[2]_i_1__0\,
      Q => \^rx_config_reg\(2),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[3]_i_1__0\,
      Q => \^rx_config_reg\(3),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[4]_i_1__0\,
      Q => \^rx_config_reg\(4),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[5]_i_1__0\,
      Q => \^rx_config_reg\(5),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[6]_i_1__0\,
      Q => \^rx_config_reg\(6),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[7]_i_1__0\,
      Q => \^rx_config_reg\(7),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[8]_i_1__0\,
      Q => \^rx_config_reg\(8),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[9]_i_1__0\,
      Q => \^rx_config_reg\(9),
      R => \<const0>\
    );
\RX_CONFIG_SNAPSHOT[15]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rx_config_reg\(0),
      I1 => I8(0),
      I2 => \^rx_config_reg\(1),
      I3 => I8(1),
      I4 => I8(2),
      I5 => \^rx_config_reg\(2),
      O => \n_0_RX_CONFIG_SNAPSHOT[15]_i_10__0\
    );
\RX_CONFIG_SNAPSHOT[15]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rx_config_reg\(10),
      I1 => I8(7),
      I2 => \^rx_config_reg\(11),
      I3 => I8(8),
      I4 => I8(6),
      I5 => \^rx_config_reg\(9),
      O => \n_0_RX_CONFIG_SNAPSHOT[15]_i_7__0\
    );
\RX_CONFIG_SNAPSHOT[15]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rx_config_reg\(3),
      I1 => I8(3),
      I2 => \^rx_config_reg\(4),
      I3 => I8(4),
      I4 => I8(5),
      I5 => \^rx_config_reg\(5),
      O => \n_0_RX_CONFIG_SNAPSHOT[15]_i_9__0\
    );
\RX_CONFIG_SNAPSHOT_reg[15]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_RX_CONFIG_SNAPSHOT_reg[15]_i_5__0\,
      CO(3 downto 1) => \NLW_RX_CONFIG_SNAPSHOT_reg[15]_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_RX_CONFIG_SNAPSHOT_reg[15]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => I3(0)
    );
\RX_CONFIG_SNAPSHOT_reg[15]_i_5__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_RX_CONFIG_SNAPSHOT_reg[15]_i_5__0\,
      CO(2) => \n_1_RX_CONFIG_SNAPSHOT_reg[15]_i_5__0\,
      CO(1) => \n_2_RX_CONFIG_SNAPSHOT_reg[15]_i_5__0\,
      CO(0) => \n_3_RX_CONFIG_SNAPSHOT_reg[15]_i_5__0\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_RX_CONFIG_SNAPSHOT_reg[15]_i_5__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_RX_CONFIG_SNAPSHOT[15]_i_7__0\,
      S(2) => S(0),
      S(1) => \n_0_RX_CONFIG_SNAPSHOT[15]_i_9__0\,
      S(0) => \n_0_RX_CONFIG_SNAPSHOT[15]_i_10__0\
    );
\RX_CONFIG_VALID_INT_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => RXSYNC_STATUS,
      I1 => CGBAD,
      I2 => RXCHARISK_REG1,
      I3 => \n_0_RX_CONFIG_VALID_INT_i_2__0\,
      I4 => S2,
      O => RX_CONFIG_VALID_INT0
    );
\RX_CONFIG_VALID_INT_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => I1,
      I1 => C_HDR_REMOVED_REG,
      I2 => C_REG1,
      O => \n_0_RX_CONFIG_VALID_INT_i_2__0\
    );
RX_CONFIG_VALID_INT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_CONFIG_VALID_INT0,
      Q => \^rx_config_valid\,
      R => I10(0)
    );
\RX_CONFIG_VALID_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \^rx_config_valid\,
      Q => \n_0_RX_CONFIG_VALID_REG_reg[0]\,
      R => I10(0)
    );
\RX_CONFIG_VALID_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_VALID_REG_reg[0]\,
      Q => p_0_in2_in,
      R => I10(0)
    );
\RX_CONFIG_VALID_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => p_0_in2_in,
      Q => p_1_in,
      R => I10(0)
    );
\RX_CONFIG_VALID_REG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => p_1_in,
      Q => \n_0_RX_CONFIG_VALID_REG_reg[3]\,
      R => I10(0)
    );
\RX_DATA_ERROR_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAAAA88888888"
    )
    port map (
      I0 => \^o1\,
      I1 => \n_0_RX_DATA_ERROR_i_2__0\,
      I2 => R,
      I3 => I11,
      I4 => R_REG1,
      I5 => T_REG2,
      O => RX_DATA_ERROR0
    );
\RX_DATA_ERROR_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0A0E"
    )
    port map (
      I0 => \^k28p5_reg1\,
      I1 => R,
      I2 => R_REG1,
      I3 => T_REG1,
      I4 => \n_0_RX_DATA_ERROR_i_4__0\,
      O => \n_0_RX_DATA_ERROR_i_2__0\
    );
\RX_DATA_ERROR_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => CGBAD_REG3,
      I1 => C_REG1,
      I2 => ILLEGAL_K_REG2,
      I3 => \^rx_idle\,
      O => \n_0_RX_DATA_ERROR_i_4__0\
    );
RX_DATA_ERROR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_DATA_ERROR0,
      Q => RX_DATA_ERROR,
      R => SYNC_STATUS_REG0
    );
RX_DV_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I2,
      Q => gmii_rx_dv_ch1_int,
      R => \<const0>\
    );
\RX_ER_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220222000202220"
    )
    port map (
      I0 => XMIT_DATA,
      I1 => I7,
      I2 => \^o1\,
      I3 => RXSYNC_STATUS,
      I4 => \n_0_RX_ER_i_4__0\,
      I5 => RX_DATA_ERROR,
      O => RX_ER0
    );
\RX_ER_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => FALSE_CARRIER_REG3,
      I1 => EXTEND_REG1,
      O => \n_0_RX_ER_i_4__0\
    );
RX_ER_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_ER0,
      Q => gmii_rx_er_ch1_int,
      R => I10(0)
    );
\RX_INVALID_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00700050"
    )
    port map (
      I0 => \n_0_RX_INVALID_i_2__0\,
      I1 => \^k28p5_reg1\,
      I2 => RXSYNC_STATUS,
      I3 => I10(0),
      I4 => \^o2\,
      O => \n_0_RX_INVALID_i_1__0\
    );
\RX_INVALID_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
    port map (
      I0 => FROM_RX_CX,
      I1 => I6,
      I2 => FROM_RX_K,
      I3 => FROM_IDLE_D,
      O => \n_0_RX_INVALID_i_2__0\
    );
RX_INVALID_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_INVALID_i_1__0\,
      Q => \^o2\,
      R => \<const0>\
    );
R_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => R,
      Q => R_REG1,
      R => \<const0>\
    );
\R_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
    port map (
      I0 => \n_0_R_i_2__0\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => I1,
      O => K23p7
    );
\R_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => Q(6),
      I3 => Q(5),
      O => \n_0_R_i_2__0\
    );
R_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => K23p7,
      Q => R,
      R => \<const0>\
    );
SOP_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => SOP,
      Q => SOP_REG1,
      R => \<const0>\
    );
SOP_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => SOP_REG1,
      Q => SOP_REG2,
      R => \<const0>\
    );
SOP_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => SOP_REG2,
      Q => \^sop_reg3\,
      R => \<const0>\
    );
\SOP_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202000"
    )
    port map (
      I0 => I6,
      I1 => WAIT_FOR_K,
      I2 => S_0,
      I3 => \^rx_idle\,
      I4 => n_0_EXTEND_reg,
      O => SOP0
    );
SOP_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => SOP0,
      Q => SOP,
      R => I10(0)
    );
SYNC_STATUS_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \<const1>\,
      Q => SYNC_STATUS_REG,
      R => SYNC_STATUS_REG0
    );
\S_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(4),
      O => \^o4\
    );
S_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => S0,
      Q => S_0,
      R => \<const0>\
    );
T_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => T,
      Q => T_REG1,
      R => \<const0>\
    );
T_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => T_REG1,
      Q => T_REG2,
      R => \<const0>\
    );
\T_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o4\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => I1,
      O => K29p7
    );
T_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => K29p7,
      Q => T,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\WAIT_FOR_K_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222200002222"
    )
    port map (
      I0 => RXSYNC_STATUS,
      I1 => I10(0),
      I2 => RXEVEN,
      I3 => \^k28p5_reg1\,
      I4 => SYNC_STATUS_REG,
      I5 => WAIT_FOR_K,
      O => \n_0_WAIT_FOR_K_i_1__0\
    );
WAIT_FOR_K_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_WAIT_FOR_K_i_1__0\,
      Q => WAIT_FOR_K,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiRX__parameterized0_44\ is
  port (
    K28p5_REG1 : out STD_LOGIC;
    RX_IDLE : out STD_LOGIC;
    SOP_REG3 : out STD_LOGIC;
    EOP_REG1 : out STD_LOGIC;
    gmii_rx_er_ch0_int : out STD_LOGIC;
    RX_CONFIG_VALID : out STD_LOGIC;
    status_vector_ch0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    gmii_rx_dv_ch0_int : out STD_LOGIC;
    O2 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    RX_CONFIG_REG : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O12 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk2 : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    FALSE_NIT0 : in STD_LOGIC;
    S0 : in STD_LOGIC;
    SYNC_STATUS_REG0 : in STD_LOGIC;
    S2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RXSYNC_STATUS : in STD_LOGIC;
    I6 : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    I7 : in STD_LOGIC;
    RXNOTINTABLE_INT : in STD_LOGIC;
    RXEVEN : in STD_LOGIC;
    SRESET : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I9 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiRX__parameterized0_44\ : entity is "RX";
end \quadsgmiiRX__parameterized0_44\;

architecture STRUCTURE of \quadsgmiiRX__parameterized0_44\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal C : STD_LOGIC;
  signal C0 : STD_LOGIC;
  signal CGBAD : STD_LOGIC;
  signal CGBAD_REG1 : STD_LOGIC;
  signal CGBAD_REG2 : STD_LOGIC;
  signal CGBAD_REG3 : STD_LOGIC;
  signal C_HDR_REMOVED : STD_LOGIC;
  signal C_HDR_REMOVED_REG : STD_LOGIC;
  signal C_REG1 : STD_LOGIC;
  signal C_REG2 : STD_LOGIC;
  signal C_REG3 : STD_LOGIC;
  signal D0p0 : STD_LOGIC;
  signal D0p0_REG : STD_LOGIC;
  signal EOP : STD_LOGIC;
  signal EOP0 : STD_LOGIC;
  signal EOP_REG10 : STD_LOGIC;
  signal EXTEND_ERR : STD_LOGIC;
  signal EXTEND_ERR0 : STD_LOGIC;
  signal EXTEND_REG1 : STD_LOGIC;
  signal EXTEND_REG2 : STD_LOGIC;
  signal EXTEND_REG3 : STD_LOGIC;
  signal EXT_ILLEGAL_K : STD_LOGIC;
  signal EXT_ILLEGAL_K0 : STD_LOGIC;
  signal EXT_ILLEGAL_K_REG1 : STD_LOGIC;
  signal EXT_ILLEGAL_K_REG2 : STD_LOGIC;
  signal FALSE_CARRIER : STD_LOGIC;
  signal FALSE_CARRIER_REG1 : STD_LOGIC;
  signal FALSE_CARRIER_REG2 : STD_LOGIC;
  signal FALSE_CARRIER_REG3 : STD_LOGIC;
  signal FALSE_DATA : STD_LOGIC;
  signal FALSE_DATA0 : STD_LOGIC;
  signal FALSE_K : STD_LOGIC;
  signal FALSE_K0 : STD_LOGIC;
  signal FALSE_NIT : STD_LOGIC;
  signal FROM_IDLE_D : STD_LOGIC;
  signal FROM_IDLE_D0 : STD_LOGIC;
  signal FROM_RX_CX : STD_LOGIC;
  signal FROM_RX_CX0 : STD_LOGIC;
  signal FROM_RX_K : STD_LOGIC;
  signal FROM_RX_K0 : STD_LOGIC;
  signal I : STD_LOGIC;
  signal I0 : STD_LOGIC;
  signal ILLEGAL_K : STD_LOGIC;
  signal ILLEGAL_K0 : STD_LOGIC;
  signal ILLEGAL_K_REG1 : STD_LOGIC;
  signal ILLEGAL_K_REG2 : STD_LOGIC;
  signal K23p7 : STD_LOGIC;
  signal K28p5 : STD_LOGIC;
  signal \^k28p5_reg1\ : STD_LOGIC;
  signal K28p5_REG2 : STD_LOGIC;
  signal K29p7 : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal R : STD_LOGIC;
  signal RUDI_C0 : STD_LOGIC;
  signal RUDI_I0 : STD_LOGIC;
  signal RXCHARISK_REG1 : STD_LOGIC;
  signal RXDATA_REG5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rx_config_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^rx_config_valid\ : STD_LOGIC;
  signal RX_CONFIG_VALID_INT0 : STD_LOGIC;
  signal RX_DATA_ERROR : STD_LOGIC;
  signal RX_DATA_ERROR0 : STD_LOGIC;
  signal RX_ER0 : STD_LOGIC;
  signal \^rx_idle\ : STD_LOGIC;
  signal R_REG1 : STD_LOGIC;
  signal SOP : STD_LOGIC;
  signal SOP0 : STD_LOGIC;
  signal SOP_REG1 : STD_LOGIC;
  signal SOP_REG2 : STD_LOGIC;
  signal \^sop_reg3\ : STD_LOGIC;
  signal SYNC_STATUS_REG : STD_LOGIC;
  signal S_0 : STD_LOGIC;
  signal T : STD_LOGIC;
  signal T_REG1 : STD_LOGIC;
  signal T_REG2 : STD_LOGIC;
  signal WAIT_FOR_K : STD_LOGIC;
  signal n_0_CONSISTENCY_MATCH_i_5 : STD_LOGIC;
  signal n_0_CONSISTENCY_MATCH_i_7 : STD_LOGIC;
  signal n_0_CONSISTENCY_MATCH_i_8 : STD_LOGIC;
  signal n_0_CONSISTENCY_MATCH_reg_i_3 : STD_LOGIC;
  signal n_0_C_i_3 : STD_LOGIC;
  signal n_0_C_i_4 : STD_LOGIC;
  signal n_0_C_i_5 : STD_LOGIC;
  signal n_0_C_i_6 : STD_LOGIC;
  signal n_0_C_reg_i_2 : STD_LOGIC;
  signal n_0_D0p0_REG_i_2 : STD_LOGIC;
  signal n_0_EOP_i_2 : STD_LOGIC;
  signal n_0_EXTEND_i_1 : STD_LOGIC;
  signal n_0_EXTEND_i_3 : STD_LOGIC;
  signal n_0_EXTEND_reg : STD_LOGIC;
  signal n_0_FALSE_CARRIER_i_1 : STD_LOGIC;
  signal n_0_FALSE_CARRIER_i_2 : STD_LOGIC;
  signal n_0_FALSE_CARRIER_i_3 : STD_LOGIC;
  signal n_0_FALSE_DATA_i_2 : STD_LOGIC;
  signal n_0_FALSE_DATA_i_3 : STD_LOGIC;
  signal n_0_FALSE_DATA_i_4 : STD_LOGIC;
  signal n_0_FALSE_K_i_2 : STD_LOGIC;
  signal n_0_FALSE_NIT_i_5 : STD_LOGIC;
  signal n_0_FALSE_NIT_i_6 : STD_LOGIC;
  signal \n_0_IDLE_REG_reg[0]\ : STD_LOGIC;
  signal \n_0_IDLE_REG_reg[2]\ : STD_LOGIC;
  signal n_0_I_i_2 : STD_LOGIC;
  signal n_0_RECEIVE_i_1 : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[0]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[1]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[2]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[3]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[4]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[5]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[6]_srl4\ : STD_LOGIC;
  signal \n_0_RXDATA_REG4_reg[7]_srl4\ : STD_LOGIC;
  signal \n_0_RXD[0]_i_1\ : STD_LOGIC;
  signal \n_0_RXD[1]_i_1\ : STD_LOGIC;
  signal \n_0_RXD[2]_i_1\ : STD_LOGIC;
  signal \n_0_RXD[3]_i_1\ : STD_LOGIC;
  signal \n_0_RXD[4]_i_1\ : STD_LOGIC;
  signal \n_0_RXD[5]_i_1\ : STD_LOGIC;
  signal \n_0_RXD[6]_i_1\ : STD_LOGIC;
  signal \n_0_RXD[7]_i_1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[0]_i_1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[10]_i_1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[11]_i_1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[12]_i_1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[13]_i_1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[14]_i_1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[15]_i_1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[1]_i_1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[2]_i_1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[3]_i_1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[4]_i_1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[5]_i_1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[6]_i_1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[7]_i_1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[7]_i_2\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[8]_i_1\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_REG[9]_i_1\ : STD_LOGIC;
  signal n_0_RX_CONFIG_REG_NULL_i_2 : STD_LOGIC;
  signal n_0_RX_CONFIG_REG_NULL_i_3 : STD_LOGIC;
  signal n_0_RX_CONFIG_REG_NULL_i_4 : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT[15]_i_10\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT[15]_i_7\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT[15]_i_9\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_SNAPSHOT_reg[15]_i_5\ : STD_LOGIC;
  signal n_0_RX_CONFIG_VALID_INT_i_2 : STD_LOGIC;
  signal \n_0_RX_CONFIG_VALID_REG_reg[0]\ : STD_LOGIC;
  signal \n_0_RX_CONFIG_VALID_REG_reg[3]\ : STD_LOGIC;
  signal n_0_RX_DATA_ERROR_i_2 : STD_LOGIC;
  signal n_0_RX_DATA_ERROR_i_4 : STD_LOGIC;
  signal n_0_RX_ER_i_4 : STD_LOGIC;
  signal n_0_RX_INVALID_i_1 : STD_LOGIC;
  signal n_0_RX_INVALID_i_2 : STD_LOGIC;
  signal n_0_R_i_2 : STD_LOGIC;
  signal n_0_WAIT_FOR_K_i_1 : STD_LOGIC;
  signal n_1_CONSISTENCY_MATCH_reg_i_3 : STD_LOGIC;
  signal \n_1_RX_CONFIG_SNAPSHOT_reg[15]_i_5\ : STD_LOGIC;
  signal n_2_CONSISTENCY_MATCH_reg_i_3 : STD_LOGIC;
  signal \n_2_RX_CONFIG_SNAPSHOT_reg[15]_i_5\ : STD_LOGIC;
  signal n_3_CONSISTENCY_MATCH_reg_i_3 : STD_LOGIC;
  signal \n_3_RX_CONFIG_SNAPSHOT_reg[15]_i_5\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal NLW_CONSISTENCY_MATCH_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_CONSISTENCY_MATCH_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_CONSISTENCY_MATCH_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RX_CONFIG_SNAPSHOT_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_RX_CONFIG_SNAPSHOT_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_RX_CONFIG_SNAPSHOT_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of C_HDR_REMOVED_REG_i_1 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of C_i_1 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of C_i_5 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of C_i_6 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of D0p0_REG_i_1 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of FALSE_DATA_i_1 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of FALSE_DATA_i_3 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of FALSE_DATA_i_4 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of FALSE_K_i_2 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of FALSE_NIT_i_3 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of FALSE_NIT_i_5 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of FALSE_NIT_i_6 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of I_i_1 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of K28p5_REG1_i_1 : label is "soft_lutpair92";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \RXDATA_REG4_reg[0]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i0/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name : string;
  attribute srl_name of \RXDATA_REG4_reg[0]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i0/RECEIVER/RXDATA_REG4_reg[0]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[1]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i0/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[1]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i0/RECEIVER/RXDATA_REG4_reg[1]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[2]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i0/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[2]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i0/RECEIVER/RXDATA_REG4_reg[2]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[3]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i0/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[3]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i0/RECEIVER/RXDATA_REG4_reg[3]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[4]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i0/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[4]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i0/RECEIVER/RXDATA_REG4_reg[4]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[5]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i0/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[5]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i0/RECEIVER/RXDATA_REG4_reg[5]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[6]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i0/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[6]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i0/RECEIVER/RXDATA_REG4_reg[6]_srl4 ";
  attribute srl_bus_name of \RXDATA_REG4_reg[7]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i0/RECEIVER/RXDATA_REG4_reg ";
  attribute srl_name of \RXDATA_REG4_reg[7]_srl4\ : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i0/RECEIVER/RXDATA_REG4_reg[7]_srl4 ";
  attribute SOFT_HLUTNM of \RXD[0]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \RXD[1]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \RXD[2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \RXD[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \RXD[5]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \RXD[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \RXD[7]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \RX_CONFIG_REG[3]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \RX_CONFIG_REG[7]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \RX_CONFIG_REG_REG[15]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of RX_CONFIG_VALID_INT_i_2 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of RX_DATA_ERROR_i_4 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of RX_ER_i_4 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of R_i_2 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of S_i_2 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of T_i_1 : label is "soft_lutpair89";
begin
  K28p5_REG1 <= \^k28p5_reg1\;
  O1 <= \^o1\;
  O2 <= \^o2\;
  O4 <= \^o4\;
  RX_CONFIG_REG(15 downto 0) <= \^rx_config_reg\(15 downto 0);
  RX_CONFIG_VALID <= \^rx_config_valid\;
  RX_IDLE <= \^rx_idle\;
  SOP_REG3 <= \^sop_reg3\;
CGBAD_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => CGBAD,
      Q => CGBAD_REG1,
      R => \<const0>\
    );
CGBAD_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => CGBAD_REG1,
      Q => CGBAD_REG2,
      R => \<const0>\
    );
CGBAD_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => CGBAD_REG2,
      Q => CGBAD_REG3,
      R => I10(0)
    );
CGBAD_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => S2,
      Q => CGBAD,
      R => I10(0)
    );
CONSISTENCY_MATCH_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rx_config_reg\(9),
      I1 => I9(6),
      I2 => \^rx_config_reg\(10),
      I3 => I9(7),
      I4 => I9(8),
      I5 => \^rx_config_reg\(11),
      O => n_0_CONSISTENCY_MATCH_i_5
    );
CONSISTENCY_MATCH_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rx_config_reg\(5),
      I1 => I9(5),
      I2 => \^rx_config_reg\(3),
      I3 => I9(3),
      I4 => I9(4),
      I5 => \^rx_config_reg\(4),
      O => n_0_CONSISTENCY_MATCH_i_7
    );
CONSISTENCY_MATCH_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rx_config_reg\(2),
      I1 => I9(2),
      I2 => \^rx_config_reg\(0),
      I3 => I9(0),
      I4 => I9(1),
      I5 => \^rx_config_reg\(1),
      O => n_0_CONSISTENCY_MATCH_i_8
    );
CONSISTENCY_MATCH_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_CONSISTENCY_MATCH_reg_i_3,
      CO(3 downto 1) => NLW_CONSISTENCY_MATCH_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => O3(0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_CONSISTENCY_MATCH_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => I5(0)
    );
CONSISTENCY_MATCH_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_CONSISTENCY_MATCH_reg_i_3,
      CO(2) => n_1_CONSISTENCY_MATCH_reg_i_3,
      CO(1) => n_2_CONSISTENCY_MATCH_reg_i_3,
      CO(0) => n_3_CONSISTENCY_MATCH_reg_i_3,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_CONSISTENCY_MATCH_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_CONSISTENCY_MATCH_i_5,
      S(2) => I4(0),
      S(1) => n_0_CONSISTENCY_MATCH_i_7,
      S(0) => n_0_CONSISTENCY_MATCH_i_8
    );
C_HDR_REMOVED_REG_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => I12(2),
      I1 => I12(1),
      I2 => I12(0),
      I3 => C_REG2,
      O => C_HDR_REMOVED
    );
C_HDR_REMOVED_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => C_HDR_REMOVED,
      Q => C_HDR_REMOVED_REG,
      R => \<const0>\
    );
C_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => C,
      Q => C_REG1,
      R => \<const0>\
    );
C_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => C_REG1,
      Q => C_REG2,
      R => \<const0>\
    );
C_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => C_REG2,
      Q => C_REG3,
      R => \<const0>\
    );
C_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => n_0_C_reg_i_2,
      I1 => \^k28p5_reg1\,
      I2 => I1,
      O => C0
    );
C_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
    port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(4),
      I4 => Q(7),
      I5 => n_0_C_i_5,
      O => n_0_C_i_3
    );
C_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
    port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(5),
      I3 => n_0_C_i_6,
      I4 => Q(0),
      I5 => Q(4),
      O => n_0_C_i_4
    );
C_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Q(5),
      I1 => Q(6),
      O => n_0_C_i_5
    );
C_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Q(2),
      I1 => Q(3),
      O => n_0_C_i_6
    );
C_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => C0,
      Q => C,
      R => \<const0>\
    );
C_reg_i_2: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_C_i_3,
      I1 => n_0_C_i_4,
      O => n_0_C_reg_i_2,
      S => Q(1)
    );
D0p0_REG_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => n_0_D0p0_REG_i_2,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(7),
      O => D0p0
    );
D0p0_REG_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => I1,
      I3 => Q(4),
      I4 => Q(5),
      I5 => Q(6),
      O => n_0_D0p0_REG_i_2
    );
D0p0_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => D0p0,
      Q => D0p0_REG,
      R => \<const0>\
    );
EOP_REG1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => EOP,
      I1 => n_0_EXTEND_reg,
      I2 => EXTEND_REG1,
      O => EOP_REG10
    );
EOP_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EOP_REG10,
      Q => EOP_REG1,
      R => I10(0)
    );
EOP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88888000"
    )
    port map (
      I0 => T_REG2,
      I1 => R_REG1,
      I2 => RXEVEN,
      I3 => \^k28p5_reg1\,
      I4 => R,
      I5 => n_0_EOP_i_2,
      O => EOP0
    );
EOP_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
    port map (
      I0 => \^rx_idle\,
      I1 => \^k28p5_reg1\,
      I2 => RXEVEN,
      I3 => D0p0_REG,
      I4 => C_REG1,
      O => n_0_EOP_i_2
    );
EOP_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EOP0,
      Q => EOP,
      R => I10(0)
    );
EXTEND_ERR_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => EXT_ILLEGAL_K_REG2,
      I1 => CGBAD_REG3,
      I2 => EXTEND_REG3,
      O => EXTEND_ERR0
    );
EXTEND_ERR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EXTEND_ERR0,
      Q => EXTEND_ERR,
      R => SYNC_STATUS_REG0
    );
EXTEND_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_EXTEND_reg,
      Q => EXTEND_REG1,
      R => \<const0>\
    );
EXTEND_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EXTEND_REG1,
      Q => EXTEND_REG2,
      R => \<const0>\
    );
EXTEND_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EXTEND_REG2,
      Q => EXTEND_REG3,
      R => \<const0>\
    );
EXTEND_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA2AAA00AA00"
    )
    port map (
      I0 => I13,
      I1 => RXEVEN,
      I2 => \^k28p5_reg1\,
      I3 => n_0_EXTEND_i_3,
      I4 => S_0,
      I5 => n_0_EXTEND_reg,
      O => n_0_EXTEND_i_1
    );
EXTEND_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => R,
      I1 => \^o1\,
      I2 => R_REG1,
      O => n_0_EXTEND_i_3
    );
EXTEND_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_EXTEND_i_1,
      Q => n_0_EXTEND_reg,
      R => \<const0>\
    );
EXT_ILLEGAL_K_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EXT_ILLEGAL_K,
      Q => EXT_ILLEGAL_K_REG1,
      R => SYNC_STATUS_REG0
    );
EXT_ILLEGAL_K_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EXT_ILLEGAL_K_REG1,
      Q => EXT_ILLEGAL_K_REG2,
      R => SYNC_STATUS_REG0
    );
EXT_ILLEGAL_K_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000700"
    )
    port map (
      I0 => RXEVEN,
      I1 => \^k28p5_reg1\,
      I2 => R,
      I3 => EXTEND_REG1,
      I4 => S_0,
      O => EXT_ILLEGAL_K0
    );
EXT_ILLEGAL_K_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => EXT_ILLEGAL_K0,
      Q => EXT_ILLEGAL_K,
      R => SYNC_STATUS_REG0
    );
FALSE_CARRIER_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FALSE_CARRIER,
      Q => FALSE_CARRIER_REG1,
      R => \<const0>\
    );
FALSE_CARRIER_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FALSE_CARRIER_REG1,
      Q => FALSE_CARRIER_REG2,
      R => \<const0>\
    );
FALSE_CARRIER_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FALSE_CARRIER_REG2,
      Q => FALSE_CARRIER_REG3,
      R => SYNC_STATUS_REG0
    );
FALSE_CARRIER_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0E0E0E0A0A0A0A"
    )
    port map (
      I0 => n_0_FALSE_CARRIER_i_2,
      I1 => RXSYNC_STATUS,
      I2 => I10(0),
      I3 => RXEVEN,
      I4 => \^k28p5_reg1\,
      I5 => FALSE_CARRIER,
      O => n_0_FALSE_CARRIER_i_1
    );
FALSE_CARRIER_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => I6,
      I1 => S_0,
      I2 => \^rx_idle\,
      I3 => \^k28p5_reg1\,
      I4 => n_0_FALSE_CARRIER_i_3,
      O => n_0_FALSE_CARRIER_i_2
    );
FALSE_CARRIER_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => FALSE_DATA,
      I1 => FALSE_K,
      I2 => FALSE_NIT,
      O => n_0_FALSE_CARRIER_i_3
    );
FALSE_CARRIER_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_FALSE_CARRIER_i_1,
      Q => FALSE_CARRIER,
      R => \<const0>\
    );
FALSE_DATA_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => n_0_FALSE_DATA_i_2,
      I1 => RXNOTINTABLE_INT,
      I2 => I1,
      O => FALSE_DATA0
    );
FALSE_DATA_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004400000F0000"
    )
    port map (
      I0 => n_0_FALSE_DATA_i_3,
      I1 => Q(2),
      I2 => n_0_FALSE_DATA_i_4,
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(5),
      O => n_0_FALSE_DATA_i_2
    );
FALSE_DATA_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFF1"
    )
    port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      O => n_0_FALSE_DATA_i_3
    );
FALSE_DATA_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8FFFFFF"
    )
    port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      O => n_0_FALSE_DATA_i_4
    );
FALSE_DATA_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FALSE_DATA0,
      Q => FALSE_DATA,
      R => I10(0)
    );
FALSE_K_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000040"
    )
    port map (
      I0 => n_0_FALSE_K_i_2,
      I1 => Q(7),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(6),
      I5 => RXNOTINTABLE_INT,
      O => FALSE_K0
    );
FALSE_K_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
    port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => I1,
      I3 => Q(2),
      I4 => Q(3),
      O => n_0_FALSE_K_i_2
    );
FALSE_K_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FALSE_K0,
      Q => FALSE_K,
      R => I10(0)
    );
FALSE_NIT_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
    port map (
      I0 => n_0_FALSE_K_i_2,
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(4),
      I4 => n_0_FALSE_NIT_i_5,
      I5 => n_0_D0p0_REG_i_2,
      O => O5
    );
FALSE_NIT_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => n_0_D0p0_REG_i_2,
      I1 => Q(1),
      I2 => Q(0),
      O => O6
    );
FALSE_NIT_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
    port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => n_0_FALSE_NIT_i_6,
      I3 => Q(6),
      I4 => Q(5),
      I5 => Q(4),
      O => O7
    );
FALSE_NIT_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Q(0),
      I1 => Q(1),
      O => n_0_FALSE_NIT_i_5
    );
FALSE_NIT_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => I1,
      O => n_0_FALSE_NIT_i_6
    );
FALSE_NIT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FALSE_NIT0,
      Q => FALSE_NIT,
      R => I10(0)
    );
FROM_IDLE_D_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \^k28p5_reg1\,
      I1 => \^rx_idle\,
      I2 => WAIT_FOR_K,
      I3 => I6,
      O => FROM_IDLE_D0
    );
FROM_IDLE_D_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FROM_IDLE_D0,
      Q => FROM_IDLE_D,
      R => SYNC_STATUS_REG0
    );
FROM_RX_CX_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8FFFCFCA8A8"
    )
    port map (
      I0 => RXCHARISK_REG1,
      I1 => C_REG1,
      I2 => C_REG2,
      I3 => I11,
      I4 => CGBAD,
      I5 => C_REG3,
      O => FROM_RX_CX0
    );
FROM_RX_CX_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FROM_RX_CX0,
      Q => FROM_RX_CX,
      R => SYNC_STATUS_REG0
    );
FROM_RX_K_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
    port map (
      I0 => RXCHARISK_REG1,
      I1 => CGBAD,
      I2 => K28p5_REG2,
      I3 => I6,
      O => FROM_RX_K0
    );
FROM_RX_K_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => FROM_RX_K0,
      Q => FROM_RX_K,
      R => SYNC_STATUS_REG0
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\IDLE_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \^rx_idle\,
      Q => \n_0_IDLE_REG_reg[0]\,
      R => I10(0)
    );
\IDLE_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_IDLE_REG_reg[0]\,
      Q => p_0_in1_in,
      R => I10(0)
    );
\IDLE_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => p_0_in1_in,
      Q => \n_0_IDLE_REG_reg[2]\,
      R => I10(0)
    );
ILLEGAL_K_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => ILLEGAL_K,
      Q => ILLEGAL_K_REG1,
      R => SYNC_STATUS_REG0
    );
ILLEGAL_K_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => ILLEGAL_K_REG1,
      Q => ILLEGAL_K_REG2,
      R => SYNC_STATUS_REG0
    );
ILLEGAL_K_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => R,
      I1 => \^k28p5_reg1\,
      I2 => RXCHARISK_REG1,
      I3 => T,
      O => ILLEGAL_K0
    );
ILLEGAL_K_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => ILLEGAL_K0,
      Q => ILLEGAL_K,
      R => SYNC_STATUS_REG0
    );
I_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I,
      Q => \^rx_idle\,
      R => \<const0>\
    );
I_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33220020"
    )
    port map (
      I0 => n_0_C_reg_i_2,
      I1 => n_0_I_i_2,
      I2 => \^k28p5_reg1\,
      I3 => I1,
      I4 => I6,
      O => I0
    );
I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001FFFFFFFFFF"
    )
    port map (
      I0 => FALSE_DATA,
      I1 => FALSE_K,
      I2 => FALSE_NIT,
      I3 => \^rx_idle\,
      I4 => \^k28p5_reg1\,
      I5 => RXEVEN,
      O => n_0_I_i_2
    );
I_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I0,
      Q => I,
      R => \<const0>\
    );
K28p5_REG1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
    port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => n_0_FALSE_K_i_2,
      I3 => Q(7),
      I4 => Q(4),
      O => K28p5
    );
K28p5_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => K28p5,
      Q => \^k28p5_reg1\,
      R => \<const0>\
    );
K28p5_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \^k28p5_reg1\,
      Q => K28p5_REG2,
      R => \<const0>\
    );
RECEIVED_IDLE_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D0C"
    )
    port map (
      I0 => \^rx_config_valid\,
      I1 => \^rx_idle\,
      I2 => SRESET,
      I3 => I15,
      O => O9
    );
RECEIVE_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44044400"
    )
    port map (
      I0 => I10(0),
      I1 => RXSYNC_STATUS,
      I2 => EOP,
      I3 => SOP_REG2,
      I4 => \^o1\,
      O => n_0_RECEIVE_i_1
    );
RECEIVE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_RECEIVE_i_1,
      Q => \^o1\,
      R => \<const0>\
    );
RUDI_C_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => p_1_in,
      I1 => \n_0_RX_CONFIG_VALID_REG_reg[0]\,
      I2 => \n_0_RX_CONFIG_VALID_REG_reg[3]\,
      I3 => p_0_in2_in,
      O => RUDI_C0
    );
RUDI_C_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RUDI_C0,
      Q => status_vector_ch0(0),
      R => I10(0)
    );
RUDI_I_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_IDLE_REG_reg[2]\,
      I1 => p_0_in1_in,
      O => RUDI_I0
    );
RUDI_I_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RUDI_I0,
      Q => status_vector_ch0(1),
      R => I10(0)
    );
RXCHARISK_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I1,
      Q => RXCHARISK_REG1,
      R => \<const0>\
    );
\RXDATA_REG4_reg[0]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(0),
      Q => \n_0_RXDATA_REG4_reg[0]_srl4\
    );
\RXDATA_REG4_reg[1]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(1),
      Q => \n_0_RXDATA_REG4_reg[1]_srl4\
    );
\RXDATA_REG4_reg[2]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(2),
      Q => \n_0_RXDATA_REG4_reg[2]_srl4\
    );
\RXDATA_REG4_reg[3]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(3),
      Q => \n_0_RXDATA_REG4_reg[3]_srl4\
    );
\RXDATA_REG4_reg[4]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(4),
      Q => \n_0_RXDATA_REG4_reg[4]_srl4\
    );
\RXDATA_REG4_reg[5]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(5),
      Q => \n_0_RXDATA_REG4_reg[5]_srl4\
    );
\RXDATA_REG4_reg[6]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(6),
      Q => \n_0_RXDATA_REG4_reg[6]_srl4\
    );
\RXDATA_REG4_reg[7]_srl4\: unisim.vcomponents.SRL16E
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \<const1>\,
      CLK => userclk2,
      D => Q(7),
      Q => \n_0_RXDATA_REG4_reg[7]_srl4\
    );
\RXDATA_REG5_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[0]_srl4\,
      Q => RXDATA_REG5(0),
      R => \<const0>\
    );
\RXDATA_REG5_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[1]_srl4\,
      Q => RXDATA_REG5(1),
      R => \<const0>\
    );
\RXDATA_REG5_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[2]_srl4\,
      Q => RXDATA_REG5(2),
      R => \<const0>\
    );
\RXDATA_REG5_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[3]_srl4\,
      Q => RXDATA_REG5(3),
      R => \<const0>\
    );
\RXDATA_REG5_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[4]_srl4\,
      Q => RXDATA_REG5(4),
      R => \<const0>\
    );
\RXDATA_REG5_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[5]_srl4\,
      Q => RXDATA_REG5(5),
      R => \<const0>\
    );
\RXDATA_REG5_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[6]_srl4\,
      Q => RXDATA_REG5(6),
      R => \<const0>\
    );
\RXDATA_REG5_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_REG4_reg[7]_srl4\,
      Q => RXDATA_REG5(7),
      R => \<const0>\
    );
\RXD[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBA"
    )
    port map (
      I0 => \^sop_reg3\,
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => RXDATA_REG5(0),
      O => \n_0_RXD[0]_i_1\
    );
\RXD[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => \^sop_reg3\,
      I1 => RXDATA_REG5(1),
      I2 => FALSE_CARRIER_REG3,
      I3 => EXTEND_REG1,
      O => \n_0_RXD[1]_i_1\
    );
\RXD[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => EXTEND_REG1,
      I1 => FALSE_CARRIER_REG3,
      I2 => RXDATA_REG5(2),
      I3 => \^sop_reg3\,
      O => \n_0_RXD[2]_i_1\
    );
\RXD[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => \^sop_reg3\,
      I1 => RXDATA_REG5(3),
      I2 => FALSE_CARRIER_REG3,
      I3 => EXTEND_REG1,
      O => \n_0_RXD[3]_i_1\
    );
\RXD[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
    port map (
      I0 => \^sop_reg3\,
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_ERR,
      I3 => EXTEND_REG1,
      I4 => RXDATA_REG5(4),
      O => \n_0_RXD[4]_i_1\
    );
\RXD[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => EXTEND_REG1,
      I1 => FALSE_CARRIER_REG3,
      I2 => RXDATA_REG5(5),
      I3 => \^sop_reg3\,
      O => \n_0_RXD[5]_i_1\
    );
\RXD[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
    port map (
      I0 => \^sop_reg3\,
      I1 => FALSE_CARRIER_REG3,
      I2 => EXTEND_REG1,
      I3 => RXDATA_REG5(6),
      O => \n_0_RXD[6]_i_1\
    );
\RXD[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => EXTEND_REG1,
      I1 => FALSE_CARRIER_REG3,
      I2 => RXDATA_REG5(7),
      I3 => \^sop_reg3\,
      O => \n_0_RXD[7]_i_1\
    );
\RXD_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[0]_i_1\,
      Q => O12(0),
      R => I16(0)
    );
\RXD_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[1]_i_1\,
      Q => O12(1),
      R => I16(0)
    );
\RXD_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[2]_i_1\,
      Q => O12(2),
      R => I16(0)
    );
\RXD_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[3]_i_1\,
      Q => O12(3),
      R => I16(0)
    );
\RXD_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[4]_i_1\,
      Q => O12(4),
      R => I16(0)
    );
\RXD_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[5]_i_1\,
      Q => O12(5),
      R => I16(0)
    );
\RXD_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[6]_i_1\,
      Q => O12(6),
      R => I16(0)
    );
\RXD_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXD[7]_i_1\,
      Q => O12(7),
      R => I16(0)
    );
\RX_CONFIG_REG[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(0),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2\,
      I3 => \^rx_config_reg\(0),
      O => \n_0_RX_CONFIG_REG[0]_i_1\
    );
\RX_CONFIG_REG[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(2),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(10),
      O => \n_0_RX_CONFIG_REG[10]_i_1\
    );
\RX_CONFIG_REG[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(3),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(11),
      O => \n_0_RX_CONFIG_REG[11]_i_1\
    );
\RX_CONFIG_REG[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(4),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(12),
      O => \n_0_RX_CONFIG_REG[12]_i_1\
    );
\RX_CONFIG_REG[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(5),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(13),
      O => \n_0_RX_CONFIG_REG[13]_i_1\
    );
\RX_CONFIG_REG[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(6),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(14),
      O => \n_0_RX_CONFIG_REG[14]_i_1\
    );
\RX_CONFIG_REG[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(7),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(15),
      O => \n_0_RX_CONFIG_REG[15]_i_1\
    );
\RX_CONFIG_REG[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(1),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2\,
      I3 => \^rx_config_reg\(1),
      O => \n_0_RX_CONFIG_REG[1]_i_1\
    );
\RX_CONFIG_REG[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(2),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2\,
      I3 => \^rx_config_reg\(2),
      O => \n_0_RX_CONFIG_REG[2]_i_1\
    );
\RX_CONFIG_REG[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(3),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2\,
      I3 => \^rx_config_reg\(3),
      O => \n_0_RX_CONFIG_REG[3]_i_1\
    );
\RX_CONFIG_REG[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(4),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2\,
      I3 => \^rx_config_reg\(4),
      O => \n_0_RX_CONFIG_REG[4]_i_1\
    );
\RX_CONFIG_REG[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(5),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2\,
      I3 => \^rx_config_reg\(5),
      O => \n_0_RX_CONFIG_REG[5]_i_1\
    );
\RX_CONFIG_REG[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(6),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2\,
      I3 => \^rx_config_reg\(6),
      O => \n_0_RX_CONFIG_REG[6]_i_1\
    );
\RX_CONFIG_REG[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => Q(7),
      I1 => I1,
      I2 => \n_0_RX_CONFIG_REG[7]_i_2\,
      I3 => \^rx_config_reg\(7),
      O => \n_0_RX_CONFIG_REG[7]_i_1\
    );
\RX_CONFIG_REG[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555515"
    )
    port map (
      I0 => C,
      I1 => C_REG2,
      I2 => I12(0),
      I3 => I12(1),
      I4 => I12(2),
      O => \n_0_RX_CONFIG_REG[7]_i_2\
    );
\RX_CONFIG_REG[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(0),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(8),
      O => \n_0_RX_CONFIG_REG[8]_i_1\
    );
\RX_CONFIG_REG[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEF00002220"
    )
    port map (
      I0 => Q(1),
      I1 => RXCHARISK_REG1,
      I2 => C_REG1,
      I3 => C_HDR_REMOVED_REG,
      I4 => I1,
      I5 => \^rx_config_reg\(9),
      O => \n_0_RX_CONFIG_REG[9]_i_1\
    );
RX_CONFIG_REG_NULL_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080FF80808000"
    )
    port map (
      I0 => n_0_RX_CONFIG_REG_NULL_i_2,
      I1 => n_0_RX_CONFIG_REG_NULL_i_3,
      I2 => n_0_RX_CONFIG_REG_NULL_i_4,
      I3 => SRESET,
      I4 => \^rx_config_valid\,
      I5 => I14,
      O => O8
    );
RX_CONFIG_REG_NULL_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^rx_config_reg\(3),
      I1 => \^rx_config_reg\(4),
      I2 => \^rx_config_reg\(1),
      I3 => \^rx_config_reg\(2),
      I4 => \^rx_config_reg\(0),
      O => n_0_RX_CONFIG_REG_NULL_i_2
    );
RX_CONFIG_REG_NULL_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^rx_config_reg\(12),
      I1 => \^rx_config_reg\(11),
      I2 => \^rx_config_reg\(15),
      I3 => SRESET,
      I4 => \^rx_config_reg\(13),
      I5 => \^rx_config_reg\(14),
      O => n_0_RX_CONFIG_REG_NULL_i_3
    );
RX_CONFIG_REG_NULL_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^rx_config_reg\(6),
      I1 => \^rx_config_reg\(5),
      I2 => \^rx_config_reg\(9),
      I3 => \^rx_config_reg\(10),
      I4 => \^rx_config_reg\(7),
      I5 => \^rx_config_reg\(8),
      O => n_0_RX_CONFIG_REG_NULL_i_4
    );
\RX_CONFIG_REG_REG[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => SRESET,
      I1 => \^rx_idle\,
      O => SR(0)
    );
\RX_CONFIG_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[0]_i_1\,
      Q => \^rx_config_reg\(0),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[10]_i_1\,
      Q => \^rx_config_reg\(10),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[11]_i_1\,
      Q => \^rx_config_reg\(11),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[12]_i_1\,
      Q => \^rx_config_reg\(12),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[13]_i_1\,
      Q => \^rx_config_reg\(13),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[14]_i_1\,
      Q => \^rx_config_reg\(14),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[15]_i_1\,
      Q => \^rx_config_reg\(15),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[1]_i_1\,
      Q => \^rx_config_reg\(1),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[2]_i_1\,
      Q => \^rx_config_reg\(2),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[3]_i_1\,
      Q => \^rx_config_reg\(3),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[4]_i_1\,
      Q => \^rx_config_reg\(4),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[5]_i_1\,
      Q => \^rx_config_reg\(5),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[6]_i_1\,
      Q => \^rx_config_reg\(6),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[7]_i_1\,
      Q => \^rx_config_reg\(7),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[8]_i_1\,
      Q => \^rx_config_reg\(8),
      R => \<const0>\
    );
\RX_CONFIG_REG_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_REG[9]_i_1\,
      Q => \^rx_config_reg\(9),
      R => \<const0>\
    );
\RX_CONFIG_SNAPSHOT[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rx_config_reg\(0),
      I1 => I8(0),
      I2 => \^rx_config_reg\(1),
      I3 => I8(1),
      I4 => I8(2),
      I5 => \^rx_config_reg\(2),
      O => \n_0_RX_CONFIG_SNAPSHOT[15]_i_10\
    );
\RX_CONFIG_SNAPSHOT[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rx_config_reg\(10),
      I1 => I8(7),
      I2 => \^rx_config_reg\(11),
      I3 => I8(8),
      I4 => I8(6),
      I5 => \^rx_config_reg\(9),
      O => \n_0_RX_CONFIG_SNAPSHOT[15]_i_7\
    );
\RX_CONFIG_SNAPSHOT[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^rx_config_reg\(3),
      I1 => I8(3),
      I2 => \^rx_config_reg\(4),
      I3 => I8(4),
      I4 => I8(5),
      I5 => \^rx_config_reg\(5),
      O => \n_0_RX_CONFIG_SNAPSHOT[15]_i_9\
    );
\RX_CONFIG_SNAPSHOT_reg[15]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_RX_CONFIG_SNAPSHOT_reg[15]_i_5\,
      CO(3 downto 1) => \NLW_RX_CONFIG_SNAPSHOT_reg[15]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_RX_CONFIG_SNAPSHOT_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => I3(0)
    );
\RX_CONFIG_SNAPSHOT_reg[15]_i_5\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_RX_CONFIG_SNAPSHOT_reg[15]_i_5\,
      CO(2) => \n_1_RX_CONFIG_SNAPSHOT_reg[15]_i_5\,
      CO(1) => \n_2_RX_CONFIG_SNAPSHOT_reg[15]_i_5\,
      CO(0) => \n_3_RX_CONFIG_SNAPSHOT_reg[15]_i_5\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_RX_CONFIG_SNAPSHOT_reg[15]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_RX_CONFIG_SNAPSHOT[15]_i_7\,
      S(2) => S(0),
      S(1) => \n_0_RX_CONFIG_SNAPSHOT[15]_i_9\,
      S(0) => \n_0_RX_CONFIG_SNAPSHOT[15]_i_10\
    );
RX_CONFIG_VALID_INT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => RXSYNC_STATUS,
      I1 => CGBAD,
      I2 => RXCHARISK_REG1,
      I3 => n_0_RX_CONFIG_VALID_INT_i_2,
      I4 => S2,
      O => RX_CONFIG_VALID_INT0
    );
RX_CONFIG_VALID_INT_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => I1,
      I1 => C_HDR_REMOVED_REG,
      I2 => C_REG1,
      O => n_0_RX_CONFIG_VALID_INT_i_2
    );
RX_CONFIG_VALID_INT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_CONFIG_VALID_INT0,
      Q => \^rx_config_valid\,
      R => I10(0)
    );
\RX_CONFIG_VALID_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \^rx_config_valid\,
      Q => \n_0_RX_CONFIG_VALID_REG_reg[0]\,
      R => I10(0)
    );
\RX_CONFIG_VALID_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RX_CONFIG_VALID_REG_reg[0]\,
      Q => p_0_in2_in,
      R => I10(0)
    );
\RX_CONFIG_VALID_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => p_0_in2_in,
      Q => p_1_in,
      R => I10(0)
    );
\RX_CONFIG_VALID_REG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => p_1_in,
      Q => \n_0_RX_CONFIG_VALID_REG_reg[3]\,
      R => I10(0)
    );
RX_DATA_ERROR_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888AAAAA88888888"
    )
    port map (
      I0 => \^o1\,
      I1 => n_0_RX_DATA_ERROR_i_2,
      I2 => R,
      I3 => I11,
      I4 => R_REG1,
      I5 => T_REG2,
      O => RX_DATA_ERROR0
    );
RX_DATA_ERROR_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0A0E"
    )
    port map (
      I0 => \^k28p5_reg1\,
      I1 => R,
      I2 => R_REG1,
      I3 => T_REG1,
      I4 => n_0_RX_DATA_ERROR_i_4,
      O => n_0_RX_DATA_ERROR_i_2
    );
RX_DATA_ERROR_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => CGBAD_REG3,
      I1 => C_REG1,
      I2 => ILLEGAL_K_REG2,
      I3 => \^rx_idle\,
      O => n_0_RX_DATA_ERROR_i_4
    );
RX_DATA_ERROR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_DATA_ERROR0,
      Q => RX_DATA_ERROR,
      R => SYNC_STATUS_REG0
    );
RX_DV_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I2,
      Q => gmii_rx_dv_ch0_int,
      R => \<const0>\
    );
RX_ER_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220222000202220"
    )
    port map (
      I0 => XMIT_DATA,
      I1 => I7,
      I2 => \^o1\,
      I3 => RXSYNC_STATUS,
      I4 => n_0_RX_ER_i_4,
      I5 => RX_DATA_ERROR,
      O => RX_ER0
    );
RX_ER_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => FALSE_CARRIER_REG3,
      I1 => EXTEND_REG1,
      O => n_0_RX_ER_i_4
    );
RX_ER_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RX_ER0,
      Q => gmii_rx_er_ch0_int,
      R => I10(0)
    );
RX_INVALID_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00700050"
    )
    port map (
      I0 => n_0_RX_INVALID_i_2,
      I1 => \^k28p5_reg1\,
      I2 => RXSYNC_STATUS,
      I3 => I10(0),
      I4 => \^o2\,
      O => n_0_RX_INVALID_i_1
    );
RX_INVALID_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
    port map (
      I0 => FROM_RX_CX,
      I1 => I6,
      I2 => FROM_RX_K,
      I3 => FROM_IDLE_D,
      O => n_0_RX_INVALID_i_2
    );
RX_INVALID_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_RX_INVALID_i_1,
      Q => \^o2\,
      R => \<const0>\
    );
R_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => R,
      Q => R_REG1,
      R => \<const0>\
    );
R_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
    port map (
      I0 => n_0_R_i_2,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => I1,
      O => K23p7
    );
R_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => Q(6),
      I3 => Q(5),
      O => n_0_R_i_2
    );
R_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => K23p7,
      Q => R,
      R => \<const0>\
    );
SOP_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => SOP,
      Q => SOP_REG1,
      R => \<const0>\
    );
SOP_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => SOP_REG1,
      Q => SOP_REG2,
      R => \<const0>\
    );
SOP_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => SOP_REG2,
      Q => \^sop_reg3\,
      R => \<const0>\
    );
SOP_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202000"
    )
    port map (
      I0 => I6,
      I1 => WAIT_FOR_K,
      I2 => S_0,
      I3 => \^rx_idle\,
      I4 => n_0_EXTEND_reg,
      O => SOP0
    );
SOP_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => SOP0,
      Q => SOP,
      R => I10(0)
    );
SYNC_STATUS_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \<const1>\,
      Q => SYNC_STATUS_REG,
      R => SYNC_STATUS_REG0
    );
S_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(4),
      O => \^o4\
    );
S_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => S0,
      Q => S_0,
      R => \<const0>\
    );
T_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => T,
      Q => T_REG1,
      R => \<const0>\
    );
T_REG2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => T_REG1,
      Q => T_REG2,
      R => \<const0>\
    );
T_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \^o4\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => I1,
      O => K29p7
    );
T_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => K29p7,
      Q => T,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
WAIT_FOR_K_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222200002222"
    )
    port map (
      I0 => RXSYNC_STATUS,
      I1 => I10(0),
      I2 => RXEVEN,
      I3 => \^k28p5_reg1\,
      I4 => SYNC_STATUS_REG,
      I5 => WAIT_FOR_K,
      O => n_0_WAIT_FOR_K_i_1
    );
WAIT_FOR_K_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_WAIT_FOR_K_i_1,
      Q => WAIT_FOR_K,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiSYNCHRONISE is
  port (
    RXEVEN : out STD_LOGIC;
    RXSYNC_STATUS : out STD_LOGIC;
    O3 : out STD_LOGIC;
    SYNC_STATUS_REG0 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    SIGNAL_DETECT_MOD : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    LOOPBACK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    K28p5_REG1 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    S2 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    RXNOTINTABLE_INT : in STD_LOGIC;
    RUNDISP_EN : in STD_LOGIC;
    RXDISPERR_INT : in STD_LOGIC;
    SRESET : in STD_LOGIC;
    RX_RUDI_INVALID : in STD_LOGIC
  );
end quadsgmiiSYNCHRONISE;

architecture STRUCTURE of quadsgmiiSYNCHRONISE is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal GOOD_CGS : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o3\ : STD_LOGIC;
  signal \^rxeven\ : STD_LOGIC;
  signal \^rxsync_status\ : STD_LOGIC;
  signal SIGNAL_DETECT_REG : STD_LOGIC;
  signal \n_0_ENCOMMAALIGN_i_1__2\ : STD_LOGIC;
  signal \n_0_EVEN_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[0]_i_3__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_2__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_10__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_11__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_12__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_13__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_14__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_3__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_4__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_5__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_6__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_7__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_8__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_9__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_3__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_4__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_5__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_7__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_8__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_9__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[5]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[5]_i_2__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[6]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[6]_i_3__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[7]_i_2__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[8]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[8]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[8]_i_3__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[9]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[9]_i_2__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[11]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[12]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[9]\ : STD_LOGIC;
  signal \n_0_GOOD_CGS[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_GOOD_CGS[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_GOOD_CGS[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_GOOD_CGS[1]_i_3__2\ : STD_LOGIC;
  signal \n_0_GOOD_CGS[1]_i_4__2\ : STD_LOGIC;
  signal \n_0_GOOD_CGS[1]_i_5__2\ : STD_LOGIC;
  signal \n_0_SYNC_STATUS_i_1__2\ : STD_LOGIC;
  signal \n_0_SYNC_STATUS_i_2__2\ : STD_LOGIC;
  signal \n_0_SYNC_STATUS_i_3__2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ENCOMMAALIGN_i_1__2\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \EVEN_i_1__6\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \EXTEND_i_2__2\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_11__2\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_12__2\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_5__2\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_6__2\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_7__2\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_8__2\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_9__2\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[12]_i_8__2\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[12]_i_9__2\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[6]_i_2__2\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[8]_i_2__2\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \GOOD_CGS[0]_i_1__2\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \GOOD_CGS[1]_i_1__2\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \GOOD_CGS[1]_i_4__2\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \RX_RUDI_INVALID_REG_i_1__2\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \SYNC_STATUS_REG_i_1__2\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \SYNC_STATUS_i_1__2\ : label is "soft_lutpair501";
begin
  O3 <= \^o3\;
  RXEVEN <= \^rxeven\;
  RXSYNC_STATUS <= \^rxsync_status\;
\ENCOMMAALIGN_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^o3\,
      I1 => \n_0_SYNC_STATUS_i_2__2\,
      I2 => \n_0_SYNC_STATUS_i_3__2\,
      O => \n_0_ENCOMMAALIGN_i_1__2\
    );
ENCOMMAALIGN_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_ENCOMMAALIGN_i_1__2\,
      Q => \^o3\,
      R => \<const0>\
    );
\EVEN_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => \^rxsync_status\,
      I1 => I2,
      I2 => \^rxeven\,
      O => \n_0_EVEN_i_1__6\
    );
EVEN_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_EVEN_i_1__6\,
      Q => \^rxeven\,
      R => SR(0)
    );
\EXTEND_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^rxsync_status\,
      I1 => SR(0),
      O => O1
    );
\FSM_onehot_STATE[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888B8BBBB"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[0]_i_2__2\,
      I1 => \n_0_FSM_onehot_STATE[0]_i_3__2\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_4__2\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_3__2\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_4__2\,
      I5 => I1,
      O => \n_0_FSM_onehot_STATE[0]_i_1__2\
    );
\FSM_onehot_STATE[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFC407C00FC407C"
    )
    port map (
      I0 => I2,
      I1 => \n_0_FSM_onehot_STATE[12]_i_4__2\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_3__2\,
      I3 => I1,
      I4 => \n_0_FSM_onehot_STATE[11]_i_4__2\,
      I5 => I3,
      O => \n_0_FSM_onehot_STATE[0]_i_2__2\
    );
\FSM_onehot_STATE[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEEB"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_9__2\,
      I1 => \n_0_FSM_onehot_STATE_reg[12]\,
      I2 => \n_0_FSM_onehot_STATE_reg[10]\,
      I3 => \n_0_FSM_onehot_STATE_reg[11]\,
      I4 => \n_0_FSM_onehot_STATE_reg[8]\,
      I5 => \n_0_FSM_onehot_STATE_reg[9]\,
      O => \n_0_FSM_onehot_STATE[0]_i_3__2\
    );
\FSM_onehot_STATE[10]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_5__2\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_2__2\,
      I2 => \n_0_FSM_onehot_STATE[10]_i_2__5\,
      O => \n_0_FSM_onehot_STATE[10]_i_1__5\
    );
\FSM_onehot_STATE[10]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA0051515100"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_3__2\,
      I1 => GOOD_CGS(1),
      I2 => GOOD_CGS(0),
      I3 => I4,
      I4 => \n_0_FSM_onehot_STATE[5]_i_2__6\,
      I5 => \n_0_FSM_onehot_STATE[11]_i_4__2\,
      O => \n_0_FSM_onehot_STATE[10]_i_2__5\
    );
\FSM_onehot_STATE[11]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[2]\,
      I1 => \n_0_FSM_onehot_STATE_reg[3]\,
      I2 => \n_0_FSM_onehot_STATE_reg[11]\,
      I3 => \n_0_FSM_onehot_STATE_reg[10]\,
      I4 => \n_0_FSM_onehot_STATE_reg[7]\,
      I5 => \n_0_FSM_onehot_STATE_reg[6]\,
      O => \n_0_FSM_onehot_STATE[11]_i_10__2\
    );
\FSM_onehot_STATE[11]_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[4]\,
      I1 => \n_0_FSM_onehot_STATE_reg[5]\,
      O => \n_0_FSM_onehot_STATE[11]_i_11__2\
    );
\FSM_onehot_STATE[11]_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[7]\,
      I2 => \n_0_FSM_onehot_STATE_reg[11]\,
      I3 => \n_0_FSM_onehot_STATE_reg[9]\,
      O => \n_0_FSM_onehot_STATE[11]_i_12__2\
    );
\FSM_onehot_STATE[11]_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666F666F6FF6"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[1]\,
      I1 => \n_0_FSM_onehot_STATE_reg[3]\,
      I2 => \n_0_FSM_onehot_STATE_reg[9]\,
      I3 => \n_0_FSM_onehot_STATE_reg[11]\,
      I4 => \n_0_FSM_onehot_STATE_reg[7]\,
      I5 => \n_0_FSM_onehot_STATE_reg[5]\,
      O => \n_0_FSM_onehot_STATE[11]_i_13__2\
    );
\FSM_onehot_STATE[11]_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[10]\,
      I1 => \n_0_FSM_onehot_STATE_reg[0]\,
      I2 => \n_0_FSM_onehot_STATE_reg[6]\,
      I3 => \n_0_FSM_onehot_STATE_reg[4]\,
      I4 => \n_0_FSM_onehot_STATE_reg[8]\,
      I5 => \n_0_FSM_onehot_STATE_reg[12]\,
      O => \n_0_FSM_onehot_STATE[11]_i_14__2\
    );
\FSM_onehot_STATE[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002002"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_5__2\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_2__2\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_3__2\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_4__2\,
      I4 => I1,
      O => \n_0_FSM_onehot_STATE[11]_i_1__2\
    );
\FSM_onehot_STATE[11]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_5__2\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_6__2\,
      I2 => \n_0_FSM_onehot_STATE[12]_i_7__2\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_7__2\,
      I4 => \n_0_FSM_onehot_STATE[11]_i_8__2\,
      I5 => \n_0_FSM_onehot_STATE[11]_i_9__2\,
      O => \n_0_FSM_onehot_STATE[11]_i_2__2\
    );
\FSM_onehot_STATE[11]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_10__2\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_11__2\,
      I2 => \n_0_FSM_onehot_STATE_reg[12]\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_8__2\,
      I4 => \n_0_FSM_onehot_STATE_reg[1]\,
      I5 => \n_0_FSM_onehot_STATE_reg[0]\,
      O => \n_0_FSM_onehot_STATE[11]_i_3__2\
    );
\FSM_onehot_STATE[11]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AB000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_12__2\,
      I1 => \n_0_FSM_onehot_STATE_reg[3]\,
      I2 => \n_0_FSM_onehot_STATE_reg[1]\,
      I3 => \n_0_FSM_onehot_STATE_reg[2]\,
      I4 => \n_0_FSM_onehot_STATE[11]_i_13__2\,
      I5 => \n_0_FSM_onehot_STATE[11]_i_14__2\,
      O => \n_0_FSM_onehot_STATE[11]_i_4__2\
    );
\FSM_onehot_STATE[11]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCCCC8"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[4]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[6]\,
      I4 => \n_0_FSM_onehot_STATE_reg[12]\,
      O => \n_0_FSM_onehot_STATE[11]_i_5__2\
    );
\FSM_onehot_STATE[11]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAA8"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[12]\,
      I2 => \n_0_FSM_onehot_STATE_reg[6]\,
      I3 => \n_0_FSM_onehot_STATE_reg[7]\,
      O => \n_0_FSM_onehot_STATE[11]_i_6__2\
    );
\FSM_onehot_STATE[11]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[12]\,
      I1 => \n_0_FSM_onehot_STATE_reg[6]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[5]\,
      I4 => \n_0_FSM_onehot_STATE_reg[4]\,
      O => \n_0_FSM_onehot_STATE[11]_i_7__2\
    );
\FSM_onehot_STATE[11]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[8]\,
      I1 => \n_0_FSM_onehot_STATE_reg[9]\,
      O => \n_0_FSM_onehot_STATE[11]_i_8__2\
    );
\FSM_onehot_STATE[11]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[10]\,
      I1 => \n_0_FSM_onehot_STATE_reg[11]\,
      O => \n_0_FSM_onehot_STATE[11]_i_9__2\
    );
\FSM_onehot_STATE[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => SR(0),
      I1 => SIGNAL_DETECT_REG,
      I2 => LOOPBACK,
      O => \n_0_FSM_onehot_STATE[12]_i_1__2\
    );
\FSM_onehot_STATE[12]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B080B080808080"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_3__2\,
      I1 => \n_0_FSM_onehot_STATE[12]_i_4__2\,
      I2 => \n_0_FSM_onehot_STATE[12]_i_5__2\,
      I3 => GOOD_CGS(1),
      I4 => GOOD_CGS(0),
      I5 => I1,
      O => \n_0_FSM_onehot_STATE[12]_i_2__2\
    );
\FSM_onehot_STATE[12]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001300"
    )
    port map (
      I0 => I2,
      I1 => S2,
      I2 => \^rxeven\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_4__2\,
      I4 => \n_0_FSM_onehot_STATE[11]_i_3__2\,
      O => \n_0_FSM_onehot_STATE[12]_i_3__2\
    );
\FSM_onehot_STATE[12]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[11]\,
      I1 => \n_0_FSM_onehot_STATE_reg[10]\,
      I2 => \n_0_FSM_onehot_STATE_reg[9]\,
      I3 => \n_0_FSM_onehot_STATE_reg[8]\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_7__2\,
      I5 => \n_0_FSM_onehot_STATE[12]_i_8__2\,
      O => \n_0_FSM_onehot_STATE[12]_i_4__2\
    );
\FSM_onehot_STATE[12]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[8]\,
      I1 => \n_0_FSM_onehot_STATE_reg[9]\,
      I2 => \n_0_FSM_onehot_STATE_reg[11]\,
      I3 => \n_0_FSM_onehot_STATE_reg[10]\,
      I4 => \n_0_FSM_onehot_STATE_reg[12]\,
      I5 => \n_0_FSM_onehot_STATE[12]_i_9__2\,
      O => \n_0_FSM_onehot_STATE[12]_i_5__2\
    );
\FSM_onehot_STATE[12]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[3]\,
      I1 => \n_0_FSM_onehot_STATE_reg[2]\,
      I2 => \n_0_FSM_onehot_STATE_reg[1]\,
      I3 => \n_0_FSM_onehot_STATE_reg[0]\,
      O => \n_0_FSM_onehot_STATE[12]_i_7__2\
    );
\FSM_onehot_STATE[12]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[4]\,
      I1 => \n_0_FSM_onehot_STATE_reg[5]\,
      I2 => \n_0_FSM_onehot_STATE_reg[6]\,
      I3 => \n_0_FSM_onehot_STATE_reg[12]\,
      I4 => \n_0_FSM_onehot_STATE_reg[7]\,
      O => \n_0_FSM_onehot_STATE[12]_i_8__2\
    );
\FSM_onehot_STATE[12]_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_7__2\,
      I1 => \n_0_FSM_onehot_STATE_reg[6]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[4]\,
      I4 => \n_0_FSM_onehot_STATE_reg[5]\,
      O => \n_0_FSM_onehot_STATE[12]_i_9__2\
    );
\FSM_onehot_STATE[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_3__2\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_4__2\,
      I2 => I2,
      I3 => \n_0_FSM_onehot_STATE[12]_i_4__2\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_5__2\,
      O => \n_0_FSM_onehot_STATE[1]_i_1__2\
    );
\FSM_onehot_STATE[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044300000"
    )
    port map (
      I0 => I6,
      I1 => \n_0_FSM_onehot_STATE[11]_i_3__2\,
      I2 => I4,
      I3 => \n_0_FSM_onehot_STATE[11]_i_4__2\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_4__2\,
      I5 => \n_0_FSM_onehot_STATE[12]_i_5__2\,
      O => \n_0_FSM_onehot_STATE[2]_i_1__2\
    );
\FSM_onehot_STATE[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_4__2\,
      I1 => \n_0_FSM_onehot_STATE[5]_i_2__6\,
      I2 => I2,
      I3 => \n_0_FSM_onehot_STATE[11]_i_3__2\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_4__2\,
      I5 => \n_0_FSM_onehot_STATE[12]_i_5__2\,
      O => \n_0_FSM_onehot_STATE[3]_i_1__2\
    );
\FSM_onehot_STATE[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200C20"
    )
    port map (
      I0 => I7,
      I1 => \n_0_FSM_onehot_STATE[11]_i_4__2\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_3__2\,
      I3 => \n_0_FSM_onehot_STATE[12]_i_4__2\,
      I4 => I6,
      I5 => \n_0_FSM_onehot_STATE[12]_i_5__2\,
      O => \n_0_FSM_onehot_STATE[4]_i_1__2\
    );
\FSM_onehot_STATE[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_4__2\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_3__2\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_4__2\,
      I3 => \n_0_FSM_onehot_STATE[5]_i_2__6\,
      I4 => I2,
      I5 => \n_0_FSM_onehot_STATE[12]_i_5__2\,
      O => \n_0_FSM_onehot_STATE[5]_i_1__5\
    );
\FSM_onehot_STATE[5]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
    port map (
      I0 => \^rxeven\,
      I1 => I8,
      I2 => RXNOTINTABLE_INT,
      I3 => RUNDISP_EN,
      I4 => RXDISPERR_INT,
      O => \n_0_FSM_onehot_STATE[5]_i_2__6\
    );
\FSM_onehot_STATE[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[6]_i_2__2\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_4__2\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_3__2\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_2__2\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_5__2\,
      I5 => \n_0_FSM_onehot_STATE[6]_i_3__2\,
      O => \n_0_FSM_onehot_STATE[6]_i_1__2\
    );
\FSM_onehot_STATE[6]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I1,
      I1 => GOOD_CGS(0),
      I2 => GOOD_CGS(1),
      O => \n_0_FSM_onehot_STATE[6]_i_2__2\
    );
\FSM_onehot_STATE[6]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000054A854"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_4__2\,
      I1 => I4,
      I2 => \n_0_FSM_onehot_STATE[5]_i_2__6\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_3__2\,
      I4 => I3,
      I5 => \n_0_FSM_onehot_STATE[12]_i_4__2\,
      O => \n_0_FSM_onehot_STATE[6]_i_3__2\
    );
\FSM_onehot_STATE[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888B"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[7]_i_2__6\,
      I1 => \n_0_FSM_onehot_STATE[12]_i_5__2\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_3__2\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_4__2\,
      I4 => I1,
      I5 => \n_0_FSM_onehot_STATE[12]_i_4__2\,
      O => \n_0_FSM_onehot_STATE[7]_i_1__2\
    );
\FSM_onehot_STATE[7]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_3__2\,
      I1 => GOOD_CGS(1),
      I2 => GOOD_CGS(0),
      I3 => I1,
      I4 => \n_0_FSM_onehot_STATE[11]_i_4__2\,
      I5 => \n_0_FSM_onehot_STATE[11]_i_2__2\,
      O => \n_0_FSM_onehot_STATE[7]_i_2__6\
    );
\FSM_onehot_STATE[8]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[8]_i_2__2\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_4__2\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_3__2\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_2__2\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_5__2\,
      I5 => \n_0_FSM_onehot_STATE[8]_i_3__5\,
      O => \n_0_FSM_onehot_STATE[8]_i_1__5\
    );
\FSM_onehot_STATE[8]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => I1,
      I1 => GOOD_CGS(0),
      I2 => GOOD_CGS(1),
      O => \n_0_FSM_onehot_STATE[8]_i_2__2\
    );
\FSM_onehot_STATE[8]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040044"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_3__2\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_4__2\,
      I2 => \^rxeven\,
      I3 => S2,
      I4 => I2,
      I5 => \n_0_FSM_onehot_STATE[12]_i_4__2\,
      O => \n_0_FSM_onehot_STATE[8]_i_3__5\
    );
\FSM_onehot_STATE[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"400040A040054000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_4__2\,
      I1 => \n_0_FSM_onehot_STATE[9]_i_2__6\,
      I2 => \n_0_FSM_onehot_STATE[12]_i_5__2\,
      I3 => I1,
      I4 => \n_0_FSM_onehot_STATE[11]_i_4__2\,
      I5 => \n_0_FSM_onehot_STATE[11]_i_3__2\,
      O => \n_0_FSM_onehot_STATE[9]_i_1__2\
    );
\FSM_onehot_STATE[9]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => GOOD_CGS(1),
      I1 => GOOD_CGS(0),
      O => \n_0_FSM_onehot_STATE[9]_i_2__6\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[0]_i_1__2\,
      Q => \n_0_FSM_onehot_STATE_reg[0]\,
      S => \n_0_FSM_onehot_STATE[12]_i_1__2\
    );
\FSM_onehot_STATE_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[10]_i_1__5\,
      Q => \n_0_FSM_onehot_STATE_reg[10]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__2\
    );
\FSM_onehot_STATE_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[11]_i_1__2\,
      Q => \n_0_FSM_onehot_STATE_reg[11]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__2\
    );
\FSM_onehot_STATE_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[12]_i_2__2\,
      Q => \n_0_FSM_onehot_STATE_reg[12]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__2\
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[1]_i_1__2\,
      Q => \n_0_FSM_onehot_STATE_reg[1]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__2\
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[2]_i_1__2\,
      Q => \n_0_FSM_onehot_STATE_reg[2]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__2\
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[3]_i_1__2\,
      Q => \n_0_FSM_onehot_STATE_reg[3]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__2\
    );
\FSM_onehot_STATE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[4]_i_1__2\,
      Q => \n_0_FSM_onehot_STATE_reg[4]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__2\
    );
\FSM_onehot_STATE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[5]_i_1__5\,
      Q => \n_0_FSM_onehot_STATE_reg[5]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__2\
    );
\FSM_onehot_STATE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[6]_i_1__2\,
      Q => \n_0_FSM_onehot_STATE_reg[6]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__2\
    );
\FSM_onehot_STATE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[7]_i_1__2\,
      Q => \n_0_FSM_onehot_STATE_reg[7]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__2\
    );
\FSM_onehot_STATE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[8]_i_1__5\,
      Q => \n_0_FSM_onehot_STATE_reg[8]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__2\
    );
\FSM_onehot_STATE_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[9]_i_1__2\,
      Q => \n_0_FSM_onehot_STATE_reg[9]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__2\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\GOOD_CGS[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => GOOD_CGS(0),
      I1 => I1,
      I2 => \n_0_GOOD_CGS[1]_i_2__2\,
      O => \n_0_GOOD_CGS[0]_i_1__2\
    );
\GOOD_CGS[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
    port map (
      I0 => GOOD_CGS(1),
      I1 => I1,
      I2 => GOOD_CGS(0),
      I3 => \n_0_GOOD_CGS[1]_i_2__2\,
      O => \n_0_GOOD_CGS[1]_i_1__2\
    );
\GOOD_CGS[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBAAABA"
    )
    port map (
      I0 => SR(0),
      I1 => \n_0_GOOD_CGS[1]_i_3__2\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_7__2\,
      I3 => \n_0_GOOD_CGS[1]_i_4__2\,
      I4 => \n_0_GOOD_CGS[1]_i_5__2\,
      O => \n_0_GOOD_CGS[1]_i_2__2\
    );
\GOOD_CGS[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[9]\,
      I1 => \n_0_FSM_onehot_STATE_reg[11]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[5]\,
      I4 => \n_0_FSM_onehot_STATE_reg[1]\,
      I5 => \n_0_FSM_onehot_STATE_reg[3]\,
      O => \n_0_GOOD_CGS[1]_i_3__2\
    );
\GOOD_CGS[1]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[12]\,
      I1 => \n_0_FSM_onehot_STATE_reg[10]\,
      I2 => \n_0_FSM_onehot_STATE_reg[11]\,
      I3 => \n_0_FSM_onehot_STATE_reg[9]\,
      I4 => \n_0_FSM_onehot_STATE_reg[8]\,
      O => \n_0_GOOD_CGS[1]_i_4__2\
    );
\GOOD_CGS[1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[3]\,
      I1 => \n_0_FSM_onehot_STATE_reg[2]\,
      I2 => \n_0_FSM_onehot_STATE_reg[6]\,
      I3 => \n_0_FSM_onehot_STATE_reg[7]\,
      I4 => \n_0_FSM_onehot_STATE_reg[10]\,
      I5 => \n_0_FSM_onehot_STATE_reg[11]\,
      O => \n_0_GOOD_CGS[1]_i_5__2\
    );
\GOOD_CGS_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_GOOD_CGS[0]_i_1__2\,
      Q => GOOD_CGS(0),
      R => \<const0>\
    );
\GOOD_CGS_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_GOOD_CGS[1]_i_1__2\,
      Q => GOOD_CGS(1),
      R => \<const0>\
    );
\RX_DATA_ERROR_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^rxeven\,
      I1 => K28p5_REG1,
      O => O2
    );
\RX_DV_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^rxsync_status\,
      I1 => I5,
      O => O4
    );
\RX_RUDI_INVALID_REG_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => SRESET,
      I1 => \^rxsync_status\,
      I2 => RX_RUDI_INVALID,
      O => O5
    );
SIGNAL_DETECT_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => SIGNAL_DETECT_MOD,
      Q => SIGNAL_DETECT_REG,
      R => \<const0>\
    );
\SYNC_STATUS_REG_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => SR(0),
      I1 => \^rxsync_status\,
      O => SYNC_STATUS_REG0
    );
\SYNC_STATUS_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => \n_0_SYNC_STATUS_i_2__2\,
      I1 => \^rxsync_status\,
      I2 => \n_0_SYNC_STATUS_i_3__2\,
      O => \n_0_SYNC_STATUS_i_1__2\
    );
\SYNC_STATUS_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00028084"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_7__2\,
      I1 => \n_0_GOOD_CGS[1]_i_3__2\,
      I2 => \n_0_GOOD_CGS[1]_i_4__2\,
      I3 => I1,
      I4 => \n_0_GOOD_CGS[1]_i_5__2\,
      O => \n_0_SYNC_STATUS_i_2__2\
    );
\SYNC_STATUS_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => I1,
      I1 => I3,
      I2 => \n_0_GOOD_CGS[1]_i_5__2\,
      I3 => \n_0_GOOD_CGS[1]_i_4__2\,
      I4 => \n_0_FSM_onehot_STATE[11]_i_7__2\,
      I5 => \n_0_GOOD_CGS[1]_i_3__2\,
      O => \n_0_SYNC_STATUS_i_3__2\
    );
SYNC_STATUS_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_SYNC_STATUS_i_1__2\,
      Q => \^rxsync_status\,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiSYNCHRONISE_27 is
  port (
    RXEVEN : out STD_LOGIC;
    RXSYNC_STATUS : out STD_LOGIC;
    O2 : out STD_LOGIC;
    SYNC_STATUS_REG0 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    SIGNAL_DETECT_MOD : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LOOPBACK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    K28p5_REG1 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    S2 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    RXNOTINTABLE_INT : in STD_LOGIC;
    RUNDISP_EN : in STD_LOGIC;
    RXDISPERR_INT : in STD_LOGIC;
    SRESET : in STD_LOGIC;
    RX_RUDI_INVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmiiSYNCHRONISE_27 : entity is "SYNCHRONISE";
end quadsgmiiSYNCHRONISE_27;

architecture STRUCTURE of quadsgmiiSYNCHRONISE_27 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal GOOD_CGS : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o2\ : STD_LOGIC;
  signal \^rxeven\ : STD_LOGIC;
  signal \^rxsync_status\ : STD_LOGIC;
  signal SIGNAL_DETECT_REG : STD_LOGIC;
  signal \n_0_ENCOMMAALIGN_i_1__1\ : STD_LOGIC;
  signal \n_0_EVEN_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[0]_i_3__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_2__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_10__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_11__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_12__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_13__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_14__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_3__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_4__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_5__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_6__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_7__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_8__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_9__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_3__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_4__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_5__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_7__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_8__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_9__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[5]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[5]_i_2__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[6]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[6]_i_3__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[7]_i_2__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[8]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[8]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[8]_i_3__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[9]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[9]_i_2__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[11]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[12]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[9]\ : STD_LOGIC;
  signal \n_0_GOOD_CGS[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_GOOD_CGS[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_GOOD_CGS[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_GOOD_CGS[1]_i_3__1\ : STD_LOGIC;
  signal \n_0_GOOD_CGS[1]_i_4__1\ : STD_LOGIC;
  signal \n_0_GOOD_CGS[1]_i_5__1\ : STD_LOGIC;
  signal \n_0_SYNC_STATUS_i_1__1\ : STD_LOGIC;
  signal \n_0_SYNC_STATUS_i_2__1\ : STD_LOGIC;
  signal \n_0_SYNC_STATUS_i_3__1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ENCOMMAALIGN_i_1__1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \EVEN_i_1__5\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \EXTEND_i_2__1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_11__1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_12__1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_5__1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_6__1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_7__1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_8__1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_9__1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[12]_i_8__1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[12]_i_9__1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[6]_i_2__1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[8]_i_2__1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \GOOD_CGS[0]_i_1__1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \GOOD_CGS[1]_i_1__1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \GOOD_CGS[1]_i_4__1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \RX_RUDI_INVALID_REG_i_1__1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \SYNC_STATUS_REG_i_1__1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \SYNC_STATUS_i_1__1\ : label is "soft_lutpair371";
begin
  O2 <= \^o2\;
  RXEVEN <= \^rxeven\;
  RXSYNC_STATUS <= \^rxsync_status\;
\ENCOMMAALIGN_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^o2\,
      I1 => \n_0_SYNC_STATUS_i_2__1\,
      I2 => \n_0_SYNC_STATUS_i_3__1\,
      O => \n_0_ENCOMMAALIGN_i_1__1\
    );
ENCOMMAALIGN_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_ENCOMMAALIGN_i_1__1\,
      Q => \^o2\,
      R => \<const0>\
    );
\EVEN_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => \^rxsync_status\,
      I1 => I2,
      I2 => \^rxeven\,
      O => \n_0_EVEN_i_1__5\
    );
EVEN_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_EVEN_i_1__5\,
      Q => \^rxeven\,
      R => I10(0)
    );
\EXTEND_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^rxsync_status\,
      I1 => I10(0),
      O => O1
    );
\FSM_onehot_STATE[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888B8BBBB"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[0]_i_2__1\,
      I1 => \n_0_FSM_onehot_STATE[0]_i_3__1\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_4__1\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_3__1\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_4__1\,
      I5 => I1,
      O => \n_0_FSM_onehot_STATE[0]_i_1__1\
    );
\FSM_onehot_STATE[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFC407C00FC407C"
    )
    port map (
      I0 => I2,
      I1 => \n_0_FSM_onehot_STATE[12]_i_4__1\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_3__1\,
      I3 => I1,
      I4 => \n_0_FSM_onehot_STATE[11]_i_4__1\,
      I5 => I3,
      O => \n_0_FSM_onehot_STATE[0]_i_2__1\
    );
\FSM_onehot_STATE[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEEB"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_9__1\,
      I1 => \n_0_FSM_onehot_STATE_reg[12]\,
      I2 => \n_0_FSM_onehot_STATE_reg[10]\,
      I3 => \n_0_FSM_onehot_STATE_reg[11]\,
      I4 => \n_0_FSM_onehot_STATE_reg[8]\,
      I5 => \n_0_FSM_onehot_STATE_reg[9]\,
      O => \n_0_FSM_onehot_STATE[0]_i_3__1\
    );
\FSM_onehot_STATE[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_5__1\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_2__1\,
      I2 => \n_0_FSM_onehot_STATE[10]_i_2__3\,
      O => \n_0_FSM_onehot_STATE[10]_i_1__3\
    );
\FSM_onehot_STATE[10]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA0051515100"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_3__1\,
      I1 => GOOD_CGS(1),
      I2 => GOOD_CGS(0),
      I3 => I4,
      I4 => \n_0_FSM_onehot_STATE[5]_i_2__5\,
      I5 => \n_0_FSM_onehot_STATE[11]_i_4__1\,
      O => \n_0_FSM_onehot_STATE[10]_i_2__3\
    );
\FSM_onehot_STATE[11]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[2]\,
      I1 => \n_0_FSM_onehot_STATE_reg[3]\,
      I2 => \n_0_FSM_onehot_STATE_reg[11]\,
      I3 => \n_0_FSM_onehot_STATE_reg[10]\,
      I4 => \n_0_FSM_onehot_STATE_reg[7]\,
      I5 => \n_0_FSM_onehot_STATE_reg[6]\,
      O => \n_0_FSM_onehot_STATE[11]_i_10__1\
    );
\FSM_onehot_STATE[11]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[4]\,
      I1 => \n_0_FSM_onehot_STATE_reg[5]\,
      O => \n_0_FSM_onehot_STATE[11]_i_11__1\
    );
\FSM_onehot_STATE[11]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[7]\,
      I2 => \n_0_FSM_onehot_STATE_reg[11]\,
      I3 => \n_0_FSM_onehot_STATE_reg[9]\,
      O => \n_0_FSM_onehot_STATE[11]_i_12__1\
    );
\FSM_onehot_STATE[11]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666F666F6FF6"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[1]\,
      I1 => \n_0_FSM_onehot_STATE_reg[3]\,
      I2 => \n_0_FSM_onehot_STATE_reg[9]\,
      I3 => \n_0_FSM_onehot_STATE_reg[11]\,
      I4 => \n_0_FSM_onehot_STATE_reg[7]\,
      I5 => \n_0_FSM_onehot_STATE_reg[5]\,
      O => \n_0_FSM_onehot_STATE[11]_i_13__1\
    );
\FSM_onehot_STATE[11]_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[10]\,
      I1 => \n_0_FSM_onehot_STATE_reg[0]\,
      I2 => \n_0_FSM_onehot_STATE_reg[6]\,
      I3 => \n_0_FSM_onehot_STATE_reg[4]\,
      I4 => \n_0_FSM_onehot_STATE_reg[8]\,
      I5 => \n_0_FSM_onehot_STATE_reg[12]\,
      O => \n_0_FSM_onehot_STATE[11]_i_14__1\
    );
\FSM_onehot_STATE[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002002"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_5__1\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_2__1\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_3__1\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_4__1\,
      I4 => I1,
      O => \n_0_FSM_onehot_STATE[11]_i_1__1\
    );
\FSM_onehot_STATE[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_5__1\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_6__1\,
      I2 => \n_0_FSM_onehot_STATE[12]_i_7__1\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_7__1\,
      I4 => \n_0_FSM_onehot_STATE[11]_i_8__1\,
      I5 => \n_0_FSM_onehot_STATE[11]_i_9__1\,
      O => \n_0_FSM_onehot_STATE[11]_i_2__1\
    );
\FSM_onehot_STATE[11]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_10__1\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_11__1\,
      I2 => \n_0_FSM_onehot_STATE_reg[12]\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_8__1\,
      I4 => \n_0_FSM_onehot_STATE_reg[1]\,
      I5 => \n_0_FSM_onehot_STATE_reg[0]\,
      O => \n_0_FSM_onehot_STATE[11]_i_3__1\
    );
\FSM_onehot_STATE[11]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AB000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_12__1\,
      I1 => \n_0_FSM_onehot_STATE_reg[3]\,
      I2 => \n_0_FSM_onehot_STATE_reg[1]\,
      I3 => \n_0_FSM_onehot_STATE_reg[2]\,
      I4 => \n_0_FSM_onehot_STATE[11]_i_13__1\,
      I5 => \n_0_FSM_onehot_STATE[11]_i_14__1\,
      O => \n_0_FSM_onehot_STATE[11]_i_4__1\
    );
\FSM_onehot_STATE[11]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCCCC8"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[4]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[6]\,
      I4 => \n_0_FSM_onehot_STATE_reg[12]\,
      O => \n_0_FSM_onehot_STATE[11]_i_5__1\
    );
\FSM_onehot_STATE[11]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAA8"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[12]\,
      I2 => \n_0_FSM_onehot_STATE_reg[6]\,
      I3 => \n_0_FSM_onehot_STATE_reg[7]\,
      O => \n_0_FSM_onehot_STATE[11]_i_6__1\
    );
\FSM_onehot_STATE[11]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[12]\,
      I1 => \n_0_FSM_onehot_STATE_reg[6]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[5]\,
      I4 => \n_0_FSM_onehot_STATE_reg[4]\,
      O => \n_0_FSM_onehot_STATE[11]_i_7__1\
    );
\FSM_onehot_STATE[11]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[8]\,
      I1 => \n_0_FSM_onehot_STATE_reg[9]\,
      O => \n_0_FSM_onehot_STATE[11]_i_8__1\
    );
\FSM_onehot_STATE[11]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[10]\,
      I1 => \n_0_FSM_onehot_STATE_reg[11]\,
      O => \n_0_FSM_onehot_STATE[11]_i_9__1\
    );
\FSM_onehot_STATE[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => I10(0),
      I1 => SIGNAL_DETECT_REG,
      I2 => LOOPBACK,
      O => \n_0_FSM_onehot_STATE[12]_i_1__1\
    );
\FSM_onehot_STATE[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B080B080808080"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_3__1\,
      I1 => \n_0_FSM_onehot_STATE[12]_i_4__1\,
      I2 => \n_0_FSM_onehot_STATE[12]_i_5__1\,
      I3 => GOOD_CGS(1),
      I4 => GOOD_CGS(0),
      I5 => I1,
      O => \n_0_FSM_onehot_STATE[12]_i_2__1\
    );
\FSM_onehot_STATE[12]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001300"
    )
    port map (
      I0 => I2,
      I1 => S2,
      I2 => \^rxeven\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_4__1\,
      I4 => \n_0_FSM_onehot_STATE[11]_i_3__1\,
      O => \n_0_FSM_onehot_STATE[12]_i_3__1\
    );
\FSM_onehot_STATE[12]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[11]\,
      I1 => \n_0_FSM_onehot_STATE_reg[10]\,
      I2 => \n_0_FSM_onehot_STATE_reg[9]\,
      I3 => \n_0_FSM_onehot_STATE_reg[8]\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_7__1\,
      I5 => \n_0_FSM_onehot_STATE[12]_i_8__1\,
      O => \n_0_FSM_onehot_STATE[12]_i_4__1\
    );
\FSM_onehot_STATE[12]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[8]\,
      I1 => \n_0_FSM_onehot_STATE_reg[9]\,
      I2 => \n_0_FSM_onehot_STATE_reg[11]\,
      I3 => \n_0_FSM_onehot_STATE_reg[10]\,
      I4 => \n_0_FSM_onehot_STATE_reg[12]\,
      I5 => \n_0_FSM_onehot_STATE[12]_i_9__1\,
      O => \n_0_FSM_onehot_STATE[12]_i_5__1\
    );
\FSM_onehot_STATE[12]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[3]\,
      I1 => \n_0_FSM_onehot_STATE_reg[2]\,
      I2 => \n_0_FSM_onehot_STATE_reg[1]\,
      I3 => \n_0_FSM_onehot_STATE_reg[0]\,
      O => \n_0_FSM_onehot_STATE[12]_i_7__1\
    );
\FSM_onehot_STATE[12]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[4]\,
      I1 => \n_0_FSM_onehot_STATE_reg[5]\,
      I2 => \n_0_FSM_onehot_STATE_reg[6]\,
      I3 => \n_0_FSM_onehot_STATE_reg[12]\,
      I4 => \n_0_FSM_onehot_STATE_reg[7]\,
      O => \n_0_FSM_onehot_STATE[12]_i_8__1\
    );
\FSM_onehot_STATE[12]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_7__1\,
      I1 => \n_0_FSM_onehot_STATE_reg[6]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[4]\,
      I4 => \n_0_FSM_onehot_STATE_reg[5]\,
      O => \n_0_FSM_onehot_STATE[12]_i_9__1\
    );
\FSM_onehot_STATE[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_3__1\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_4__1\,
      I2 => I2,
      I3 => \n_0_FSM_onehot_STATE[12]_i_4__1\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_5__1\,
      O => \n_0_FSM_onehot_STATE[1]_i_1__1\
    );
\FSM_onehot_STATE[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044300000"
    )
    port map (
      I0 => I6,
      I1 => \n_0_FSM_onehot_STATE[11]_i_3__1\,
      I2 => I4,
      I3 => \n_0_FSM_onehot_STATE[11]_i_4__1\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_4__1\,
      I5 => \n_0_FSM_onehot_STATE[12]_i_5__1\,
      O => \n_0_FSM_onehot_STATE[2]_i_1__1\
    );
\FSM_onehot_STATE[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_4__1\,
      I1 => \n_0_FSM_onehot_STATE[5]_i_2__5\,
      I2 => I2,
      I3 => \n_0_FSM_onehot_STATE[11]_i_3__1\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_4__1\,
      I5 => \n_0_FSM_onehot_STATE[12]_i_5__1\,
      O => \n_0_FSM_onehot_STATE[3]_i_1__1\
    );
\FSM_onehot_STATE[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200C20"
    )
    port map (
      I0 => I7,
      I1 => \n_0_FSM_onehot_STATE[11]_i_4__1\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_3__1\,
      I3 => \n_0_FSM_onehot_STATE[12]_i_4__1\,
      I4 => I6,
      I5 => \n_0_FSM_onehot_STATE[12]_i_5__1\,
      O => \n_0_FSM_onehot_STATE[4]_i_1__1\
    );
\FSM_onehot_STATE[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_4__1\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_3__1\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_4__1\,
      I3 => \n_0_FSM_onehot_STATE[5]_i_2__5\,
      I4 => I2,
      I5 => \n_0_FSM_onehot_STATE[12]_i_5__1\,
      O => \n_0_FSM_onehot_STATE[5]_i_1__3\
    );
\FSM_onehot_STATE[5]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
    port map (
      I0 => \^rxeven\,
      I1 => I8,
      I2 => RXNOTINTABLE_INT,
      I3 => RUNDISP_EN,
      I4 => RXDISPERR_INT,
      O => \n_0_FSM_onehot_STATE[5]_i_2__5\
    );
\FSM_onehot_STATE[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[6]_i_2__1\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_4__1\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_3__1\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_2__1\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_5__1\,
      I5 => \n_0_FSM_onehot_STATE[6]_i_3__1\,
      O => \n_0_FSM_onehot_STATE[6]_i_1__1\
    );
\FSM_onehot_STATE[6]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I1,
      I1 => GOOD_CGS(0),
      I2 => GOOD_CGS(1),
      O => \n_0_FSM_onehot_STATE[6]_i_2__1\
    );
\FSM_onehot_STATE[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000054A854"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_4__1\,
      I1 => I4,
      I2 => \n_0_FSM_onehot_STATE[5]_i_2__5\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_3__1\,
      I4 => I3,
      I5 => \n_0_FSM_onehot_STATE[12]_i_4__1\,
      O => \n_0_FSM_onehot_STATE[6]_i_3__1\
    );
\FSM_onehot_STATE[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888B"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[7]_i_2__5\,
      I1 => \n_0_FSM_onehot_STATE[12]_i_5__1\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_3__1\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_4__1\,
      I4 => I1,
      I5 => \n_0_FSM_onehot_STATE[12]_i_4__1\,
      O => \n_0_FSM_onehot_STATE[7]_i_1__1\
    );
\FSM_onehot_STATE[7]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_3__1\,
      I1 => GOOD_CGS(1),
      I2 => GOOD_CGS(0),
      I3 => I1,
      I4 => \n_0_FSM_onehot_STATE[11]_i_4__1\,
      I5 => \n_0_FSM_onehot_STATE[11]_i_2__1\,
      O => \n_0_FSM_onehot_STATE[7]_i_2__5\
    );
\FSM_onehot_STATE[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[8]_i_2__1\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_4__1\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_3__1\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_2__1\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_5__1\,
      I5 => \n_0_FSM_onehot_STATE[8]_i_3__3\,
      O => \n_0_FSM_onehot_STATE[8]_i_1__3\
    );
\FSM_onehot_STATE[8]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => I1,
      I1 => GOOD_CGS(0),
      I2 => GOOD_CGS(1),
      O => \n_0_FSM_onehot_STATE[8]_i_2__1\
    );
\FSM_onehot_STATE[8]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040044"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_3__1\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_4__1\,
      I2 => \^rxeven\,
      I3 => S2,
      I4 => I2,
      I5 => \n_0_FSM_onehot_STATE[12]_i_4__1\,
      O => \n_0_FSM_onehot_STATE[8]_i_3__3\
    );
\FSM_onehot_STATE[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"400040A040054000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_4__1\,
      I1 => \n_0_FSM_onehot_STATE[9]_i_2__4\,
      I2 => \n_0_FSM_onehot_STATE[12]_i_5__1\,
      I3 => I1,
      I4 => \n_0_FSM_onehot_STATE[11]_i_4__1\,
      I5 => \n_0_FSM_onehot_STATE[11]_i_3__1\,
      O => \n_0_FSM_onehot_STATE[9]_i_1__1\
    );
\FSM_onehot_STATE[9]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => GOOD_CGS(1),
      I1 => GOOD_CGS(0),
      O => \n_0_FSM_onehot_STATE[9]_i_2__4\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[0]_i_1__1\,
      Q => \n_0_FSM_onehot_STATE_reg[0]\,
      S => \n_0_FSM_onehot_STATE[12]_i_1__1\
    );
\FSM_onehot_STATE_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[10]_i_1__3\,
      Q => \n_0_FSM_onehot_STATE_reg[10]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__1\
    );
\FSM_onehot_STATE_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[11]_i_1__1\,
      Q => \n_0_FSM_onehot_STATE_reg[11]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__1\
    );
\FSM_onehot_STATE_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[12]_i_2__1\,
      Q => \n_0_FSM_onehot_STATE_reg[12]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__1\
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[1]_i_1__1\,
      Q => \n_0_FSM_onehot_STATE_reg[1]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__1\
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[2]_i_1__1\,
      Q => \n_0_FSM_onehot_STATE_reg[2]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__1\
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[3]_i_1__1\,
      Q => \n_0_FSM_onehot_STATE_reg[3]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__1\
    );
\FSM_onehot_STATE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[4]_i_1__1\,
      Q => \n_0_FSM_onehot_STATE_reg[4]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__1\
    );
\FSM_onehot_STATE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[5]_i_1__3\,
      Q => \n_0_FSM_onehot_STATE_reg[5]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__1\
    );
\FSM_onehot_STATE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[6]_i_1__1\,
      Q => \n_0_FSM_onehot_STATE_reg[6]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__1\
    );
\FSM_onehot_STATE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[7]_i_1__1\,
      Q => \n_0_FSM_onehot_STATE_reg[7]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__1\
    );
\FSM_onehot_STATE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[8]_i_1__3\,
      Q => \n_0_FSM_onehot_STATE_reg[8]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__1\
    );
\FSM_onehot_STATE_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[9]_i_1__1\,
      Q => \n_0_FSM_onehot_STATE_reg[9]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__1\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\GOOD_CGS[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => GOOD_CGS(0),
      I1 => I1,
      I2 => \n_0_GOOD_CGS[1]_i_2__1\,
      O => \n_0_GOOD_CGS[0]_i_1__1\
    );
\GOOD_CGS[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
    port map (
      I0 => GOOD_CGS(1),
      I1 => I1,
      I2 => GOOD_CGS(0),
      I3 => \n_0_GOOD_CGS[1]_i_2__1\,
      O => \n_0_GOOD_CGS[1]_i_1__1\
    );
\GOOD_CGS[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBAAABA"
    )
    port map (
      I0 => I10(0),
      I1 => \n_0_GOOD_CGS[1]_i_3__1\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_7__1\,
      I3 => \n_0_GOOD_CGS[1]_i_4__1\,
      I4 => \n_0_GOOD_CGS[1]_i_5__1\,
      O => \n_0_GOOD_CGS[1]_i_2__1\
    );
\GOOD_CGS[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[9]\,
      I1 => \n_0_FSM_onehot_STATE_reg[11]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[5]\,
      I4 => \n_0_FSM_onehot_STATE_reg[1]\,
      I5 => \n_0_FSM_onehot_STATE_reg[3]\,
      O => \n_0_GOOD_CGS[1]_i_3__1\
    );
\GOOD_CGS[1]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[12]\,
      I1 => \n_0_FSM_onehot_STATE_reg[10]\,
      I2 => \n_0_FSM_onehot_STATE_reg[11]\,
      I3 => \n_0_FSM_onehot_STATE_reg[9]\,
      I4 => \n_0_FSM_onehot_STATE_reg[8]\,
      O => \n_0_GOOD_CGS[1]_i_4__1\
    );
\GOOD_CGS[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[3]\,
      I1 => \n_0_FSM_onehot_STATE_reg[2]\,
      I2 => \n_0_FSM_onehot_STATE_reg[6]\,
      I3 => \n_0_FSM_onehot_STATE_reg[7]\,
      I4 => \n_0_FSM_onehot_STATE_reg[10]\,
      I5 => \n_0_FSM_onehot_STATE_reg[11]\,
      O => \n_0_GOOD_CGS[1]_i_5__1\
    );
\GOOD_CGS_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_GOOD_CGS[0]_i_1__1\,
      Q => GOOD_CGS(0),
      R => \<const0>\
    );
\GOOD_CGS_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_GOOD_CGS[1]_i_1__1\,
      Q => GOOD_CGS(1),
      R => \<const0>\
    );
\RX_DATA_ERROR_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^rxeven\,
      I1 => K28p5_REG1,
      O => O3
    );
\RX_DV_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^rxsync_status\,
      I1 => I5,
      O => O4
    );
\RX_RUDI_INVALID_REG_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => SRESET,
      I1 => \^rxsync_status\,
      I2 => RX_RUDI_INVALID,
      O => O5
    );
SIGNAL_DETECT_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => SIGNAL_DETECT_MOD,
      Q => SIGNAL_DETECT_REG,
      R => \<const0>\
    );
\SYNC_STATUS_REG_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => I10(0),
      I1 => \^rxsync_status\,
      O => SYNC_STATUS_REG0
    );
\SYNC_STATUS_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => \n_0_SYNC_STATUS_i_2__1\,
      I1 => \^rxsync_status\,
      I2 => \n_0_SYNC_STATUS_i_3__1\,
      O => \n_0_SYNC_STATUS_i_1__1\
    );
\SYNC_STATUS_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00028084"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_7__1\,
      I1 => \n_0_GOOD_CGS[1]_i_3__1\,
      I2 => \n_0_GOOD_CGS[1]_i_4__1\,
      I3 => I1,
      I4 => \n_0_GOOD_CGS[1]_i_5__1\,
      O => \n_0_SYNC_STATUS_i_2__1\
    );
\SYNC_STATUS_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => I1,
      I1 => I3,
      I2 => \n_0_GOOD_CGS[1]_i_5__1\,
      I3 => \n_0_GOOD_CGS[1]_i_4__1\,
      I4 => \n_0_FSM_onehot_STATE[11]_i_7__1\,
      I5 => \n_0_GOOD_CGS[1]_i_3__1\,
      O => \n_0_SYNC_STATUS_i_3__1\
    );
SYNC_STATUS_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_SYNC_STATUS_i_1__1\,
      Q => \^rxsync_status\,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiSYNCHRONISE_36 is
  port (
    RXEVEN : out STD_LOGIC;
    RXSYNC_STATUS : out STD_LOGIC;
    SYNC_STATUS_REG0 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    ENABLEALIGN0 : out STD_LOGIC;
    SIGNAL_DETECT_MOD : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LOOPBACK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    K28p5_REG1 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    S2 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    RXNOTINTABLE_INT : in STD_LOGIC;
    RUNDISP_EN : in STD_LOGIC;
    RXDISPERR_INT : in STD_LOGIC;
    SRESET : in STD_LOGIC;
    RX_RUDI_INVALID : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmiiSYNCHRONISE_36 : entity is "SYNCHRONISE";
end quadsgmiiSYNCHRONISE_36;

architecture STRUCTURE of quadsgmiiSYNCHRONISE_36 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal GOOD_CGS : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxeven\ : STD_LOGIC;
  signal \^rxsync_status\ : STD_LOGIC;
  signal SIGNAL_DETECT_REG : STD_LOGIC;
  signal \n_0_ENCOMMAALIGN_i_1__0\ : STD_LOGIC;
  signal n_0_ENCOMMAALIGN_reg : STD_LOGIC;
  signal \n_0_EVEN_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_10__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_11__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_12__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_13__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_14__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_4__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_5__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_6__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_7__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_8__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_9__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_4__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_5__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_7__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_8__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_9__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[5]_i_2__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[6]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[7]_i_2__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[8]_i_3__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[9]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[11]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[12]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[9]\ : STD_LOGIC;
  signal \n_0_GOOD_CGS[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_GOOD_CGS[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_GOOD_CGS[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_GOOD_CGS[1]_i_3__0\ : STD_LOGIC;
  signal \n_0_GOOD_CGS[1]_i_4__0\ : STD_LOGIC;
  signal \n_0_GOOD_CGS[1]_i_5__0\ : STD_LOGIC;
  signal \n_0_SYNC_STATUS_i_1__0\ : STD_LOGIC;
  signal \n_0_SYNC_STATUS_i_2__0\ : STD_LOGIC;
  signal \n_0_SYNC_STATUS_i_3__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ENCOMMAALIGN_i_1__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \EVEN_i_1__4\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \EXTEND_i_2__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_11__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_12__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_5__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_6__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_7__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_8__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_9__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[12]_i_8__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[12]_i_9__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[6]_i_2__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[8]_i_2__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \GOOD_CGS[0]_i_1__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \GOOD_CGS[1]_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \GOOD_CGS[1]_i_4__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \RX_RUDI_INVALID_REG_i_1__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \SYNC_STATUS_REG_i_1__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \SYNC_STATUS_i_1__0\ : label is "soft_lutpair242";
begin
  RXEVEN <= \^rxeven\;
  RXSYNC_STATUS <= \^rxsync_status\;
ENABLEALIGN_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => n_0_ENCOMMAALIGN_reg,
      I1 => I9,
      I2 => I11,
      I3 => I12,
      O => ENABLEALIGN0
    );
\ENCOMMAALIGN_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => n_0_ENCOMMAALIGN_reg,
      I1 => \n_0_SYNC_STATUS_i_2__0\,
      I2 => \n_0_SYNC_STATUS_i_3__0\,
      O => \n_0_ENCOMMAALIGN_i_1__0\
    );
ENCOMMAALIGN_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_ENCOMMAALIGN_i_1__0\,
      Q => n_0_ENCOMMAALIGN_reg,
      R => \<const0>\
    );
\EVEN_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => \^rxsync_status\,
      I1 => I2,
      I2 => \^rxeven\,
      O => \n_0_EVEN_i_1__4\
    );
EVEN_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_EVEN_i_1__4\,
      Q => \^rxeven\,
      R => I10(0)
    );
\EXTEND_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^rxsync_status\,
      I1 => I10(0),
      O => O1
    );
\FSM_onehot_STATE[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888B8BBBB"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[0]_i_2__0\,
      I1 => \n_0_FSM_onehot_STATE[0]_i_3__0\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_4__0\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_3__0\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_4__0\,
      I5 => I1,
      O => \n_0_FSM_onehot_STATE[0]_i_1__0\
    );
\FSM_onehot_STATE[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFC407C00FC407C"
    )
    port map (
      I0 => I2,
      I1 => \n_0_FSM_onehot_STATE[12]_i_4__0\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_3__0\,
      I3 => I1,
      I4 => \n_0_FSM_onehot_STATE[11]_i_4__0\,
      I5 => I3,
      O => \n_0_FSM_onehot_STATE[0]_i_2__0\
    );
\FSM_onehot_STATE[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEEB"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_9__0\,
      I1 => \n_0_FSM_onehot_STATE_reg[12]\,
      I2 => \n_0_FSM_onehot_STATE_reg[10]\,
      I3 => \n_0_FSM_onehot_STATE_reg[11]\,
      I4 => \n_0_FSM_onehot_STATE_reg[8]\,
      I5 => \n_0_FSM_onehot_STATE_reg[9]\,
      O => \n_0_FSM_onehot_STATE[0]_i_3__0\
    );
\FSM_onehot_STATE[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_5__0\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_2__0\,
      I2 => \n_0_FSM_onehot_STATE[10]_i_2__1\,
      O => \n_0_FSM_onehot_STATE[10]_i_1__1\
    );
\FSM_onehot_STATE[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA0051515100"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_3__0\,
      I1 => GOOD_CGS(1),
      I2 => GOOD_CGS(0),
      I3 => I4,
      I4 => \n_0_FSM_onehot_STATE[5]_i_2__4\,
      I5 => \n_0_FSM_onehot_STATE[11]_i_4__0\,
      O => \n_0_FSM_onehot_STATE[10]_i_2__1\
    );
\FSM_onehot_STATE[11]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[2]\,
      I1 => \n_0_FSM_onehot_STATE_reg[3]\,
      I2 => \n_0_FSM_onehot_STATE_reg[11]\,
      I3 => \n_0_FSM_onehot_STATE_reg[10]\,
      I4 => \n_0_FSM_onehot_STATE_reg[7]\,
      I5 => \n_0_FSM_onehot_STATE_reg[6]\,
      O => \n_0_FSM_onehot_STATE[11]_i_10__0\
    );
\FSM_onehot_STATE[11]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[4]\,
      I1 => \n_0_FSM_onehot_STATE_reg[5]\,
      O => \n_0_FSM_onehot_STATE[11]_i_11__0\
    );
\FSM_onehot_STATE[11]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[7]\,
      I2 => \n_0_FSM_onehot_STATE_reg[11]\,
      I3 => \n_0_FSM_onehot_STATE_reg[9]\,
      O => \n_0_FSM_onehot_STATE[11]_i_12__0\
    );
\FSM_onehot_STATE[11]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666F666F6FF6"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[1]\,
      I1 => \n_0_FSM_onehot_STATE_reg[3]\,
      I2 => \n_0_FSM_onehot_STATE_reg[9]\,
      I3 => \n_0_FSM_onehot_STATE_reg[11]\,
      I4 => \n_0_FSM_onehot_STATE_reg[7]\,
      I5 => \n_0_FSM_onehot_STATE_reg[5]\,
      O => \n_0_FSM_onehot_STATE[11]_i_13__0\
    );
\FSM_onehot_STATE[11]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[10]\,
      I1 => \n_0_FSM_onehot_STATE_reg[0]\,
      I2 => \n_0_FSM_onehot_STATE_reg[6]\,
      I3 => \n_0_FSM_onehot_STATE_reg[4]\,
      I4 => \n_0_FSM_onehot_STATE_reg[8]\,
      I5 => \n_0_FSM_onehot_STATE_reg[12]\,
      O => \n_0_FSM_onehot_STATE[11]_i_14__0\
    );
\FSM_onehot_STATE[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002002"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_5__0\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_2__0\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_3__0\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_4__0\,
      I4 => I1,
      O => \n_0_FSM_onehot_STATE[11]_i_1__0\
    );
\FSM_onehot_STATE[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_5__0\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_6__0\,
      I2 => \n_0_FSM_onehot_STATE[12]_i_7__0\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_7__0\,
      I4 => \n_0_FSM_onehot_STATE[11]_i_8__0\,
      I5 => \n_0_FSM_onehot_STATE[11]_i_9__0\,
      O => \n_0_FSM_onehot_STATE[11]_i_2__0\
    );
\FSM_onehot_STATE[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_10__0\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_11__0\,
      I2 => \n_0_FSM_onehot_STATE_reg[12]\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_8__0\,
      I4 => \n_0_FSM_onehot_STATE_reg[1]\,
      I5 => \n_0_FSM_onehot_STATE_reg[0]\,
      O => \n_0_FSM_onehot_STATE[11]_i_3__0\
    );
\FSM_onehot_STATE[11]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AB000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_12__0\,
      I1 => \n_0_FSM_onehot_STATE_reg[3]\,
      I2 => \n_0_FSM_onehot_STATE_reg[1]\,
      I3 => \n_0_FSM_onehot_STATE_reg[2]\,
      I4 => \n_0_FSM_onehot_STATE[11]_i_13__0\,
      I5 => \n_0_FSM_onehot_STATE[11]_i_14__0\,
      O => \n_0_FSM_onehot_STATE[11]_i_4__0\
    );
\FSM_onehot_STATE[11]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCCCC8"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[4]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[6]\,
      I4 => \n_0_FSM_onehot_STATE_reg[12]\,
      O => \n_0_FSM_onehot_STATE[11]_i_5__0\
    );
\FSM_onehot_STATE[11]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAA8"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[12]\,
      I2 => \n_0_FSM_onehot_STATE_reg[6]\,
      I3 => \n_0_FSM_onehot_STATE_reg[7]\,
      O => \n_0_FSM_onehot_STATE[11]_i_6__0\
    );
\FSM_onehot_STATE[11]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[12]\,
      I1 => \n_0_FSM_onehot_STATE_reg[6]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[5]\,
      I4 => \n_0_FSM_onehot_STATE_reg[4]\,
      O => \n_0_FSM_onehot_STATE[11]_i_7__0\
    );
\FSM_onehot_STATE[11]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[8]\,
      I1 => \n_0_FSM_onehot_STATE_reg[9]\,
      O => \n_0_FSM_onehot_STATE[11]_i_8__0\
    );
\FSM_onehot_STATE[11]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[10]\,
      I1 => \n_0_FSM_onehot_STATE_reg[11]\,
      O => \n_0_FSM_onehot_STATE[11]_i_9__0\
    );
\FSM_onehot_STATE[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => I10(0),
      I1 => SIGNAL_DETECT_REG,
      I2 => LOOPBACK,
      O => \n_0_FSM_onehot_STATE[12]_i_1__0\
    );
\FSM_onehot_STATE[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B080B080808080"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_3__0\,
      I1 => \n_0_FSM_onehot_STATE[12]_i_4__0\,
      I2 => \n_0_FSM_onehot_STATE[12]_i_5__0\,
      I3 => GOOD_CGS(1),
      I4 => GOOD_CGS(0),
      I5 => I1,
      O => \n_0_FSM_onehot_STATE[12]_i_2__0\
    );
\FSM_onehot_STATE[12]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001300"
    )
    port map (
      I0 => I2,
      I1 => S2,
      I2 => \^rxeven\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_4__0\,
      I4 => \n_0_FSM_onehot_STATE[11]_i_3__0\,
      O => \n_0_FSM_onehot_STATE[12]_i_3__0\
    );
\FSM_onehot_STATE[12]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[11]\,
      I1 => \n_0_FSM_onehot_STATE_reg[10]\,
      I2 => \n_0_FSM_onehot_STATE_reg[9]\,
      I3 => \n_0_FSM_onehot_STATE_reg[8]\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_7__0\,
      I5 => \n_0_FSM_onehot_STATE[12]_i_8__0\,
      O => \n_0_FSM_onehot_STATE[12]_i_4__0\
    );
\FSM_onehot_STATE[12]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[8]\,
      I1 => \n_0_FSM_onehot_STATE_reg[9]\,
      I2 => \n_0_FSM_onehot_STATE_reg[11]\,
      I3 => \n_0_FSM_onehot_STATE_reg[10]\,
      I4 => \n_0_FSM_onehot_STATE_reg[12]\,
      I5 => \n_0_FSM_onehot_STATE[12]_i_9__0\,
      O => \n_0_FSM_onehot_STATE[12]_i_5__0\
    );
\FSM_onehot_STATE[12]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[3]\,
      I1 => \n_0_FSM_onehot_STATE_reg[2]\,
      I2 => \n_0_FSM_onehot_STATE_reg[1]\,
      I3 => \n_0_FSM_onehot_STATE_reg[0]\,
      O => \n_0_FSM_onehot_STATE[12]_i_7__0\
    );
\FSM_onehot_STATE[12]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[4]\,
      I1 => \n_0_FSM_onehot_STATE_reg[5]\,
      I2 => \n_0_FSM_onehot_STATE_reg[6]\,
      I3 => \n_0_FSM_onehot_STATE_reg[12]\,
      I4 => \n_0_FSM_onehot_STATE_reg[7]\,
      O => \n_0_FSM_onehot_STATE[12]_i_8__0\
    );
\FSM_onehot_STATE[12]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_7__0\,
      I1 => \n_0_FSM_onehot_STATE_reg[6]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[4]\,
      I4 => \n_0_FSM_onehot_STATE_reg[5]\,
      O => \n_0_FSM_onehot_STATE[12]_i_9__0\
    );
\FSM_onehot_STATE[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_3__0\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_4__0\,
      I2 => I2,
      I3 => \n_0_FSM_onehot_STATE[12]_i_4__0\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_5__0\,
      O => \n_0_FSM_onehot_STATE[1]_i_1__0\
    );
\FSM_onehot_STATE[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044300000"
    )
    port map (
      I0 => I6,
      I1 => \n_0_FSM_onehot_STATE[11]_i_3__0\,
      I2 => I4,
      I3 => \n_0_FSM_onehot_STATE[11]_i_4__0\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_4__0\,
      I5 => \n_0_FSM_onehot_STATE[12]_i_5__0\,
      O => \n_0_FSM_onehot_STATE[2]_i_1__0\
    );
\FSM_onehot_STATE[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_4__0\,
      I1 => \n_0_FSM_onehot_STATE[5]_i_2__4\,
      I2 => I2,
      I3 => \n_0_FSM_onehot_STATE[11]_i_3__0\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_4__0\,
      I5 => \n_0_FSM_onehot_STATE[12]_i_5__0\,
      O => \n_0_FSM_onehot_STATE[3]_i_1__0\
    );
\FSM_onehot_STATE[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200C20"
    )
    port map (
      I0 => I7,
      I1 => \n_0_FSM_onehot_STATE[11]_i_4__0\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_3__0\,
      I3 => \n_0_FSM_onehot_STATE[12]_i_4__0\,
      I4 => I6,
      I5 => \n_0_FSM_onehot_STATE[12]_i_5__0\,
      O => \n_0_FSM_onehot_STATE[4]_i_1__0\
    );
\FSM_onehot_STATE[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_4__0\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_3__0\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_4__0\,
      I3 => \n_0_FSM_onehot_STATE[5]_i_2__4\,
      I4 => I2,
      I5 => \n_0_FSM_onehot_STATE[12]_i_5__0\,
      O => \n_0_FSM_onehot_STATE[5]_i_1__1\
    );
\FSM_onehot_STATE[5]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
    port map (
      I0 => \^rxeven\,
      I1 => I8,
      I2 => RXNOTINTABLE_INT,
      I3 => RUNDISP_EN,
      I4 => RXDISPERR_INT,
      O => \n_0_FSM_onehot_STATE[5]_i_2__4\
    );
\FSM_onehot_STATE[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[6]_i_2__0\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_4__0\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_3__0\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_2__0\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_5__0\,
      I5 => \n_0_FSM_onehot_STATE[6]_i_3__0\,
      O => \n_0_FSM_onehot_STATE[6]_i_1__0\
    );
\FSM_onehot_STATE[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I1,
      I1 => GOOD_CGS(0),
      I2 => GOOD_CGS(1),
      O => \n_0_FSM_onehot_STATE[6]_i_2__0\
    );
\FSM_onehot_STATE[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000054A854"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_4__0\,
      I1 => I4,
      I2 => \n_0_FSM_onehot_STATE[5]_i_2__4\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_3__0\,
      I4 => I3,
      I5 => \n_0_FSM_onehot_STATE[12]_i_4__0\,
      O => \n_0_FSM_onehot_STATE[6]_i_3__0\
    );
\FSM_onehot_STATE[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888B"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[7]_i_2__4\,
      I1 => \n_0_FSM_onehot_STATE[12]_i_5__0\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_3__0\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_4__0\,
      I4 => I1,
      I5 => \n_0_FSM_onehot_STATE[12]_i_4__0\,
      O => \n_0_FSM_onehot_STATE[7]_i_1__0\
    );
\FSM_onehot_STATE[7]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_3__0\,
      I1 => GOOD_CGS(1),
      I2 => GOOD_CGS(0),
      I3 => I1,
      I4 => \n_0_FSM_onehot_STATE[11]_i_4__0\,
      I5 => \n_0_FSM_onehot_STATE[11]_i_2__0\,
      O => \n_0_FSM_onehot_STATE[7]_i_2__4\
    );
\FSM_onehot_STATE[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[8]_i_2__0\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_4__0\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_3__0\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_2__0\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_5__0\,
      I5 => \n_0_FSM_onehot_STATE[8]_i_3__1\,
      O => \n_0_FSM_onehot_STATE[8]_i_1__1\
    );
\FSM_onehot_STATE[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => I1,
      I1 => GOOD_CGS(0),
      I2 => GOOD_CGS(1),
      O => \n_0_FSM_onehot_STATE[8]_i_2__0\
    );
\FSM_onehot_STATE[8]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040044"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_3__0\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_4__0\,
      I2 => \^rxeven\,
      I3 => S2,
      I4 => I2,
      I5 => \n_0_FSM_onehot_STATE[12]_i_4__0\,
      O => \n_0_FSM_onehot_STATE[8]_i_3__1\
    );
\FSM_onehot_STATE[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"400040A040054000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_4__0\,
      I1 => \n_0_FSM_onehot_STATE[9]_i_2__2\,
      I2 => \n_0_FSM_onehot_STATE[12]_i_5__0\,
      I3 => I1,
      I4 => \n_0_FSM_onehot_STATE[11]_i_4__0\,
      I5 => \n_0_FSM_onehot_STATE[11]_i_3__0\,
      O => \n_0_FSM_onehot_STATE[9]_i_1__0\
    );
\FSM_onehot_STATE[9]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => GOOD_CGS(1),
      I1 => GOOD_CGS(0),
      O => \n_0_FSM_onehot_STATE[9]_i_2__2\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[0]_i_1__0\,
      Q => \n_0_FSM_onehot_STATE_reg[0]\,
      S => \n_0_FSM_onehot_STATE[12]_i_1__0\
    );
\FSM_onehot_STATE_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[10]_i_1__1\,
      Q => \n_0_FSM_onehot_STATE_reg[10]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__0\
    );
\FSM_onehot_STATE_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[11]_i_1__0\,
      Q => \n_0_FSM_onehot_STATE_reg[11]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__0\
    );
\FSM_onehot_STATE_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[12]_i_2__0\,
      Q => \n_0_FSM_onehot_STATE_reg[12]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__0\
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[1]_i_1__0\,
      Q => \n_0_FSM_onehot_STATE_reg[1]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__0\
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[2]_i_1__0\,
      Q => \n_0_FSM_onehot_STATE_reg[2]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__0\
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[3]_i_1__0\,
      Q => \n_0_FSM_onehot_STATE_reg[3]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__0\
    );
\FSM_onehot_STATE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[4]_i_1__0\,
      Q => \n_0_FSM_onehot_STATE_reg[4]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__0\
    );
\FSM_onehot_STATE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[5]_i_1__1\,
      Q => \n_0_FSM_onehot_STATE_reg[5]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__0\
    );
\FSM_onehot_STATE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[6]_i_1__0\,
      Q => \n_0_FSM_onehot_STATE_reg[6]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__0\
    );
\FSM_onehot_STATE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[7]_i_1__0\,
      Q => \n_0_FSM_onehot_STATE_reg[7]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__0\
    );
\FSM_onehot_STATE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[8]_i_1__1\,
      Q => \n_0_FSM_onehot_STATE_reg[8]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__0\
    );
\FSM_onehot_STATE_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[9]_i_1__0\,
      Q => \n_0_FSM_onehot_STATE_reg[9]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1__0\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\GOOD_CGS[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => GOOD_CGS(0),
      I1 => I1,
      I2 => \n_0_GOOD_CGS[1]_i_2__0\,
      O => \n_0_GOOD_CGS[0]_i_1__0\
    );
\GOOD_CGS[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
    port map (
      I0 => GOOD_CGS(1),
      I1 => I1,
      I2 => GOOD_CGS(0),
      I3 => \n_0_GOOD_CGS[1]_i_2__0\,
      O => \n_0_GOOD_CGS[1]_i_1__0\
    );
\GOOD_CGS[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBAAABA"
    )
    port map (
      I0 => I10(0),
      I1 => \n_0_GOOD_CGS[1]_i_3__0\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_7__0\,
      I3 => \n_0_GOOD_CGS[1]_i_4__0\,
      I4 => \n_0_GOOD_CGS[1]_i_5__0\,
      O => \n_0_GOOD_CGS[1]_i_2__0\
    );
\GOOD_CGS[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[9]\,
      I1 => \n_0_FSM_onehot_STATE_reg[11]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[5]\,
      I4 => \n_0_FSM_onehot_STATE_reg[1]\,
      I5 => \n_0_FSM_onehot_STATE_reg[3]\,
      O => \n_0_GOOD_CGS[1]_i_3__0\
    );
\GOOD_CGS[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[12]\,
      I1 => \n_0_FSM_onehot_STATE_reg[10]\,
      I2 => \n_0_FSM_onehot_STATE_reg[11]\,
      I3 => \n_0_FSM_onehot_STATE_reg[9]\,
      I4 => \n_0_FSM_onehot_STATE_reg[8]\,
      O => \n_0_GOOD_CGS[1]_i_4__0\
    );
\GOOD_CGS[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[3]\,
      I1 => \n_0_FSM_onehot_STATE_reg[2]\,
      I2 => \n_0_FSM_onehot_STATE_reg[6]\,
      I3 => \n_0_FSM_onehot_STATE_reg[7]\,
      I4 => \n_0_FSM_onehot_STATE_reg[10]\,
      I5 => \n_0_FSM_onehot_STATE_reg[11]\,
      O => \n_0_GOOD_CGS[1]_i_5__0\
    );
\GOOD_CGS_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_GOOD_CGS[0]_i_1__0\,
      Q => GOOD_CGS(0),
      R => \<const0>\
    );
\GOOD_CGS_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_GOOD_CGS[1]_i_1__0\,
      Q => GOOD_CGS(1),
      R => \<const0>\
    );
\RX_DATA_ERROR_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^rxeven\,
      I1 => K28p5_REG1,
      O => O2
    );
\RX_DV_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^rxsync_status\,
      I1 => I5,
      O => O3
    );
\RX_RUDI_INVALID_REG_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => SRESET,
      I1 => \^rxsync_status\,
      I2 => RX_RUDI_INVALID,
      O => O4
    );
SIGNAL_DETECT_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => SIGNAL_DETECT_MOD,
      Q => SIGNAL_DETECT_REG,
      R => \<const0>\
    );
\SYNC_STATUS_REG_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => I10(0),
      I1 => \^rxsync_status\,
      O => SYNC_STATUS_REG0
    );
\SYNC_STATUS_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => \n_0_SYNC_STATUS_i_2__0\,
      I1 => \^rxsync_status\,
      I2 => \n_0_SYNC_STATUS_i_3__0\,
      O => \n_0_SYNC_STATUS_i_1__0\
    );
\SYNC_STATUS_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00028084"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_7__0\,
      I1 => \n_0_GOOD_CGS[1]_i_3__0\,
      I2 => \n_0_GOOD_CGS[1]_i_4__0\,
      I3 => I1,
      I4 => \n_0_GOOD_CGS[1]_i_5__0\,
      O => \n_0_SYNC_STATUS_i_2__0\
    );
\SYNC_STATUS_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => I1,
      I1 => I3,
      I2 => \n_0_GOOD_CGS[1]_i_5__0\,
      I3 => \n_0_GOOD_CGS[1]_i_4__0\,
      I4 => \n_0_FSM_onehot_STATE[11]_i_7__0\,
      I5 => \n_0_GOOD_CGS[1]_i_3__0\,
      O => \n_0_SYNC_STATUS_i_3__0\
    );
SYNC_STATUS_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_SYNC_STATUS_i_1__0\,
      Q => \^rxsync_status\,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiSYNCHRONISE_45 is
  port (
    RXEVEN : out STD_LOGIC;
    RXSYNC_STATUS : out STD_LOGIC;
    O4 : out STD_LOGIC;
    SYNC_STATUS_REG0 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    SIGNAL_DETECT_MOD : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    LOOPBACK : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    K28p5_REG1 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    S2 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    RXNOTINTABLE_INT : in STD_LOGIC;
    RUNDISP_EN : in STD_LOGIC;
    RXDISPERR_INT : in STD_LOGIC;
    SRESET : in STD_LOGIC;
    RX_RUDI_INVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmiiSYNCHRONISE_45 : entity is "SYNCHRONISE";
end quadsgmiiSYNCHRONISE_45;

architecture STRUCTURE of quadsgmiiSYNCHRONISE_45 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal GOOD_CGS : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^o4\ : STD_LOGIC;
  signal \^rxeven\ : STD_LOGIC;
  signal \^rxsync_status\ : STD_LOGIC;
  signal SIGNAL_DETECT_REG : STD_LOGIC;
  signal n_0_ENCOMMAALIGN_i_1 : STD_LOGIC;
  signal \n_0_EVEN_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[0]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[0]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[10]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_13\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_14\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[11]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[12]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[5]_i_2__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[6]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[6]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[7]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[7]_i_2__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[8]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[8]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[8]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[9]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE[9]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[11]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[12]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_STATE_reg[9]\ : STD_LOGIC;
  signal \n_0_GOOD_CGS[0]_i_1\ : STD_LOGIC;
  signal \n_0_GOOD_CGS[1]_i_1\ : STD_LOGIC;
  signal \n_0_GOOD_CGS[1]_i_2\ : STD_LOGIC;
  signal \n_0_GOOD_CGS[1]_i_3\ : STD_LOGIC;
  signal \n_0_GOOD_CGS[1]_i_4\ : STD_LOGIC;
  signal \n_0_GOOD_CGS[1]_i_5\ : STD_LOGIC;
  signal n_0_SYNC_STATUS_i_1 : STD_LOGIC;
  signal n_0_SYNC_STATUS_i_2 : STD_LOGIC;
  signal n_0_SYNC_STATUS_i_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ENCOMMAALIGN_i_1 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \EVEN_i_1__3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of EXTEND_i_2 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_11\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_12\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_5\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_6\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_7\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_8\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[11]_i_9\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[12]_i_8\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[12]_i_9\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[6]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[8]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \GOOD_CGS[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \GOOD_CGS[1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \GOOD_CGS[1]_i_4\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of RX_RUDI_INVALID_REG_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of SYNC_STATUS_REG_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of SYNC_STATUS_i_1 : label is "soft_lutpair110";
begin
  O4 <= \^o4\;
  RXEVEN <= \^rxeven\;
  RXSYNC_STATUS <= \^rxsync_status\;
ENCOMMAALIGN_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^o4\,
      I1 => n_0_SYNC_STATUS_i_2,
      I2 => n_0_SYNC_STATUS_i_3,
      O => n_0_ENCOMMAALIGN_i_1
    );
ENCOMMAALIGN_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_ENCOMMAALIGN_i_1,
      Q => \^o4\,
      R => \<const0>\
    );
\EVEN_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => \^rxsync_status\,
      I1 => I2,
      I2 => \^rxeven\,
      O => \n_0_EVEN_i_1__3\
    );
EVEN_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_EVEN_i_1__3\,
      Q => \^rxeven\,
      R => I10(0)
    );
EXTEND_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^rxsync_status\,
      I1 => I10(0),
      O => O1
    );
\FSM_onehot_STATE[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888B8BBBB"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[0]_i_2\,
      I1 => \n_0_FSM_onehot_STATE[0]_i_3\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_4\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_3\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_4\,
      I5 => I1,
      O => \n_0_FSM_onehot_STATE[0]_i_1\
    );
\FSM_onehot_STATE[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFC407C00FC407C"
    )
    port map (
      I0 => I2,
      I1 => \n_0_FSM_onehot_STATE[12]_i_4\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_3\,
      I3 => I1,
      I4 => \n_0_FSM_onehot_STATE[11]_i_4\,
      I5 => I3,
      O => \n_0_FSM_onehot_STATE[0]_i_2\
    );
\FSM_onehot_STATE[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEEB"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_9\,
      I1 => \n_0_FSM_onehot_STATE_reg[12]\,
      I2 => \n_0_FSM_onehot_STATE_reg[10]\,
      I3 => \n_0_FSM_onehot_STATE_reg[11]\,
      I4 => \n_0_FSM_onehot_STATE_reg[8]\,
      I5 => \n_0_FSM_onehot_STATE_reg[9]\,
      O => \n_0_FSM_onehot_STATE[0]_i_3\
    );
\FSM_onehot_STATE[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_5\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_2\,
      I2 => \n_0_FSM_onehot_STATE[10]_i_2\,
      O => \n_0_FSM_onehot_STATE[10]_i_1\
    );
\FSM_onehot_STATE[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA0051515100"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_3\,
      I1 => GOOD_CGS(1),
      I2 => GOOD_CGS(0),
      I3 => I4,
      I4 => \n_0_FSM_onehot_STATE[5]_i_2__3\,
      I5 => \n_0_FSM_onehot_STATE[11]_i_4\,
      O => \n_0_FSM_onehot_STATE[10]_i_2\
    );
\FSM_onehot_STATE[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002002"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_5\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_2\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_3\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_4\,
      I4 => I1,
      O => \n_0_FSM_onehot_STATE[11]_i_1\
    );
\FSM_onehot_STATE[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[2]\,
      I1 => \n_0_FSM_onehot_STATE_reg[3]\,
      I2 => \n_0_FSM_onehot_STATE_reg[11]\,
      I3 => \n_0_FSM_onehot_STATE_reg[10]\,
      I4 => \n_0_FSM_onehot_STATE_reg[7]\,
      I5 => \n_0_FSM_onehot_STATE_reg[6]\,
      O => \n_0_FSM_onehot_STATE[11]_i_10\
    );
\FSM_onehot_STATE[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[4]\,
      I1 => \n_0_FSM_onehot_STATE_reg[5]\,
      O => \n_0_FSM_onehot_STATE[11]_i_11\
    );
\FSM_onehot_STATE[11]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[7]\,
      I2 => \n_0_FSM_onehot_STATE_reg[11]\,
      I3 => \n_0_FSM_onehot_STATE_reg[9]\,
      O => \n_0_FSM_onehot_STATE[11]_i_12\
    );
\FSM_onehot_STATE[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666F666F6FF6"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[1]\,
      I1 => \n_0_FSM_onehot_STATE_reg[3]\,
      I2 => \n_0_FSM_onehot_STATE_reg[9]\,
      I3 => \n_0_FSM_onehot_STATE_reg[11]\,
      I4 => \n_0_FSM_onehot_STATE_reg[7]\,
      I5 => \n_0_FSM_onehot_STATE_reg[5]\,
      O => \n_0_FSM_onehot_STATE[11]_i_13\
    );
\FSM_onehot_STATE[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[10]\,
      I1 => \n_0_FSM_onehot_STATE_reg[0]\,
      I2 => \n_0_FSM_onehot_STATE_reg[6]\,
      I3 => \n_0_FSM_onehot_STATE_reg[4]\,
      I4 => \n_0_FSM_onehot_STATE_reg[8]\,
      I5 => \n_0_FSM_onehot_STATE_reg[12]\,
      O => \n_0_FSM_onehot_STATE[11]_i_14\
    );
\FSM_onehot_STATE[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_5\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_6\,
      I2 => \n_0_FSM_onehot_STATE[12]_i_7\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_7\,
      I4 => \n_0_FSM_onehot_STATE[11]_i_8\,
      I5 => \n_0_FSM_onehot_STATE[11]_i_9\,
      O => \n_0_FSM_onehot_STATE[11]_i_2\
    );
\FSM_onehot_STATE[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_10\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_11\,
      I2 => \n_0_FSM_onehot_STATE_reg[12]\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_8\,
      I4 => \n_0_FSM_onehot_STATE_reg[1]\,
      I5 => \n_0_FSM_onehot_STATE_reg[0]\,
      O => \n_0_FSM_onehot_STATE[11]_i_3\
    );
\FSM_onehot_STATE[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AB000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_12\,
      I1 => \n_0_FSM_onehot_STATE_reg[3]\,
      I2 => \n_0_FSM_onehot_STATE_reg[1]\,
      I3 => \n_0_FSM_onehot_STATE_reg[2]\,
      I4 => \n_0_FSM_onehot_STATE[11]_i_13\,
      I5 => \n_0_FSM_onehot_STATE[11]_i_14\,
      O => \n_0_FSM_onehot_STATE[11]_i_4\
    );
\FSM_onehot_STATE[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCCCC8"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[4]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[6]\,
      I4 => \n_0_FSM_onehot_STATE_reg[12]\,
      O => \n_0_FSM_onehot_STATE[11]_i_5\
    );
\FSM_onehot_STATE[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAA8"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[5]\,
      I1 => \n_0_FSM_onehot_STATE_reg[12]\,
      I2 => \n_0_FSM_onehot_STATE_reg[6]\,
      I3 => \n_0_FSM_onehot_STATE_reg[7]\,
      O => \n_0_FSM_onehot_STATE[11]_i_6\
    );
\FSM_onehot_STATE[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[12]\,
      I1 => \n_0_FSM_onehot_STATE_reg[6]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[5]\,
      I4 => \n_0_FSM_onehot_STATE_reg[4]\,
      O => \n_0_FSM_onehot_STATE[11]_i_7\
    );
\FSM_onehot_STATE[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[8]\,
      I1 => \n_0_FSM_onehot_STATE_reg[9]\,
      O => \n_0_FSM_onehot_STATE[11]_i_8\
    );
\FSM_onehot_STATE[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[10]\,
      I1 => \n_0_FSM_onehot_STATE_reg[11]\,
      O => \n_0_FSM_onehot_STATE[11]_i_9\
    );
\FSM_onehot_STATE[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => I10(0),
      I1 => SIGNAL_DETECT_REG,
      I2 => LOOPBACK,
      O => \n_0_FSM_onehot_STATE[12]_i_1\
    );
\FSM_onehot_STATE[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B080B080808080"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_3\,
      I1 => \n_0_FSM_onehot_STATE[12]_i_4\,
      I2 => \n_0_FSM_onehot_STATE[12]_i_5\,
      I3 => GOOD_CGS(1),
      I4 => GOOD_CGS(0),
      I5 => I1,
      O => \n_0_FSM_onehot_STATE[12]_i_2\
    );
\FSM_onehot_STATE[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001300"
    )
    port map (
      I0 => I2,
      I1 => S2,
      I2 => \^rxeven\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_4\,
      I4 => \n_0_FSM_onehot_STATE[11]_i_3\,
      O => \n_0_FSM_onehot_STATE[12]_i_3\
    );
\FSM_onehot_STATE[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[11]\,
      I1 => \n_0_FSM_onehot_STATE_reg[10]\,
      I2 => \n_0_FSM_onehot_STATE_reg[9]\,
      I3 => \n_0_FSM_onehot_STATE_reg[8]\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_7\,
      I5 => \n_0_FSM_onehot_STATE[12]_i_8\,
      O => \n_0_FSM_onehot_STATE[12]_i_4\
    );
\FSM_onehot_STATE[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[8]\,
      I1 => \n_0_FSM_onehot_STATE_reg[9]\,
      I2 => \n_0_FSM_onehot_STATE_reg[11]\,
      I3 => \n_0_FSM_onehot_STATE_reg[10]\,
      I4 => \n_0_FSM_onehot_STATE_reg[12]\,
      I5 => \n_0_FSM_onehot_STATE[12]_i_9\,
      O => \n_0_FSM_onehot_STATE[12]_i_5\
    );
\FSM_onehot_STATE[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[3]\,
      I1 => \n_0_FSM_onehot_STATE_reg[2]\,
      I2 => \n_0_FSM_onehot_STATE_reg[1]\,
      I3 => \n_0_FSM_onehot_STATE_reg[0]\,
      O => \n_0_FSM_onehot_STATE[12]_i_7\
    );
\FSM_onehot_STATE[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[4]\,
      I1 => \n_0_FSM_onehot_STATE_reg[5]\,
      I2 => \n_0_FSM_onehot_STATE_reg[6]\,
      I3 => \n_0_FSM_onehot_STATE_reg[12]\,
      I4 => \n_0_FSM_onehot_STATE_reg[7]\,
      O => \n_0_FSM_onehot_STATE[12]_i_8\
    );
\FSM_onehot_STATE[12]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_7\,
      I1 => \n_0_FSM_onehot_STATE_reg[6]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[4]\,
      I4 => \n_0_FSM_onehot_STATE_reg[5]\,
      O => \n_0_FSM_onehot_STATE[12]_i_9\
    );
\FSM_onehot_STATE[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_3\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_4\,
      I2 => I2,
      I3 => \n_0_FSM_onehot_STATE[12]_i_4\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_5\,
      O => \n_0_FSM_onehot_STATE[1]_i_1\
    );
\FSM_onehot_STATE[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044300000"
    )
    port map (
      I0 => I6,
      I1 => \n_0_FSM_onehot_STATE[11]_i_3\,
      I2 => I4,
      I3 => \n_0_FSM_onehot_STATE[11]_i_4\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_4\,
      I5 => \n_0_FSM_onehot_STATE[12]_i_5\,
      O => \n_0_FSM_onehot_STATE[2]_i_1\
    );
\FSM_onehot_STATE[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_4\,
      I1 => \n_0_FSM_onehot_STATE[5]_i_2__3\,
      I2 => I2,
      I3 => \n_0_FSM_onehot_STATE[11]_i_3\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_4\,
      I5 => \n_0_FSM_onehot_STATE[12]_i_5\,
      O => \n_0_FSM_onehot_STATE[3]_i_1\
    );
\FSM_onehot_STATE[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200C20"
    )
    port map (
      I0 => I7,
      I1 => \n_0_FSM_onehot_STATE[11]_i_4\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_3\,
      I3 => \n_0_FSM_onehot_STATE[12]_i_4\,
      I4 => I6,
      I5 => \n_0_FSM_onehot_STATE[12]_i_5\,
      O => \n_0_FSM_onehot_STATE[4]_i_1\
    );
\FSM_onehot_STATE[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_4\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_3\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_4\,
      I3 => \n_0_FSM_onehot_STATE[5]_i_2__3\,
      I4 => I2,
      I5 => \n_0_FSM_onehot_STATE[12]_i_5\,
      O => \n_0_FSM_onehot_STATE[5]_i_1\
    );
\FSM_onehot_STATE[5]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
    port map (
      I0 => \^rxeven\,
      I1 => I8,
      I2 => RXNOTINTABLE_INT,
      I3 => RUNDISP_EN,
      I4 => RXDISPERR_INT,
      O => \n_0_FSM_onehot_STATE[5]_i_2__3\
    );
\FSM_onehot_STATE[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[6]_i_2\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_4\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_3\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_2\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_5\,
      I5 => \n_0_FSM_onehot_STATE[6]_i_3\,
      O => \n_0_FSM_onehot_STATE[6]_i_1\
    );
\FSM_onehot_STATE[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I1,
      I1 => GOOD_CGS(0),
      I2 => GOOD_CGS(1),
      O => \n_0_FSM_onehot_STATE[6]_i_2\
    );
\FSM_onehot_STATE[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000054A854"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_4\,
      I1 => I4,
      I2 => \n_0_FSM_onehot_STATE[5]_i_2__3\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_3\,
      I4 => I3,
      I5 => \n_0_FSM_onehot_STATE[12]_i_4\,
      O => \n_0_FSM_onehot_STATE[6]_i_3\
    );
\FSM_onehot_STATE[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888B"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[7]_i_2__3\,
      I1 => \n_0_FSM_onehot_STATE[12]_i_5\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_3\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_4\,
      I4 => I1,
      I5 => \n_0_FSM_onehot_STATE[12]_i_4\,
      O => \n_0_FSM_onehot_STATE[7]_i_1\
    );
\FSM_onehot_STATE[7]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_3\,
      I1 => GOOD_CGS(1),
      I2 => GOOD_CGS(0),
      I3 => I1,
      I4 => \n_0_FSM_onehot_STATE[11]_i_4\,
      I5 => \n_0_FSM_onehot_STATE[11]_i_2\,
      O => \n_0_FSM_onehot_STATE[7]_i_2__3\
    );
\FSM_onehot_STATE[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[8]_i_2\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_4\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_3\,
      I3 => \n_0_FSM_onehot_STATE[11]_i_2\,
      I4 => \n_0_FSM_onehot_STATE[12]_i_5\,
      I5 => \n_0_FSM_onehot_STATE[8]_i_3\,
      O => \n_0_FSM_onehot_STATE[8]_i_1\
    );
\FSM_onehot_STATE[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => I1,
      I1 => GOOD_CGS(0),
      I2 => GOOD_CGS(1),
      O => \n_0_FSM_onehot_STATE[8]_i_2\
    );
\FSM_onehot_STATE[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040044"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_3\,
      I1 => \n_0_FSM_onehot_STATE[11]_i_4\,
      I2 => \^rxeven\,
      I3 => S2,
      I4 => I2,
      I5 => \n_0_FSM_onehot_STATE[12]_i_4\,
      O => \n_0_FSM_onehot_STATE[8]_i_3\
    );
\FSM_onehot_STATE[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"400040A040054000"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[12]_i_4\,
      I1 => \n_0_FSM_onehot_STATE[9]_i_2__0\,
      I2 => \n_0_FSM_onehot_STATE[12]_i_5\,
      I3 => I1,
      I4 => \n_0_FSM_onehot_STATE[11]_i_4\,
      I5 => \n_0_FSM_onehot_STATE[11]_i_3\,
      O => \n_0_FSM_onehot_STATE[9]_i_1\
    );
\FSM_onehot_STATE[9]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => GOOD_CGS(1),
      I1 => GOOD_CGS(0),
      O => \n_0_FSM_onehot_STATE[9]_i_2__0\
    );
\FSM_onehot_STATE_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[0]_i_1\,
      Q => \n_0_FSM_onehot_STATE_reg[0]\,
      S => \n_0_FSM_onehot_STATE[12]_i_1\
    );
\FSM_onehot_STATE_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[10]_i_1\,
      Q => \n_0_FSM_onehot_STATE_reg[10]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1\
    );
\FSM_onehot_STATE_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[11]_i_1\,
      Q => \n_0_FSM_onehot_STATE_reg[11]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1\
    );
\FSM_onehot_STATE_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[12]_i_2\,
      Q => \n_0_FSM_onehot_STATE_reg[12]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1\
    );
\FSM_onehot_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[1]_i_1\,
      Q => \n_0_FSM_onehot_STATE_reg[1]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1\
    );
\FSM_onehot_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[2]_i_1\,
      Q => \n_0_FSM_onehot_STATE_reg[2]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1\
    );
\FSM_onehot_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[3]_i_1\,
      Q => \n_0_FSM_onehot_STATE_reg[3]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1\
    );
\FSM_onehot_STATE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[4]_i_1\,
      Q => \n_0_FSM_onehot_STATE_reg[4]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1\
    );
\FSM_onehot_STATE_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[5]_i_1\,
      Q => \n_0_FSM_onehot_STATE_reg[5]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1\
    );
\FSM_onehot_STATE_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[6]_i_1\,
      Q => \n_0_FSM_onehot_STATE_reg[6]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1\
    );
\FSM_onehot_STATE_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[7]_i_1\,
      Q => \n_0_FSM_onehot_STATE_reg[7]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1\
    );
\FSM_onehot_STATE_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[8]_i_1\,
      Q => \n_0_FSM_onehot_STATE_reg[8]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1\
    );
\FSM_onehot_STATE_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_STATE[9]_i_1\,
      Q => \n_0_FSM_onehot_STATE_reg[9]\,
      R => \n_0_FSM_onehot_STATE[12]_i_1\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\GOOD_CGS[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => GOOD_CGS(0),
      I1 => I1,
      I2 => \n_0_GOOD_CGS[1]_i_2\,
      O => \n_0_GOOD_CGS[0]_i_1\
    );
\GOOD_CGS[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
    port map (
      I0 => GOOD_CGS(1),
      I1 => I1,
      I2 => GOOD_CGS(0),
      I3 => \n_0_GOOD_CGS[1]_i_2\,
      O => \n_0_GOOD_CGS[1]_i_1\
    );
\GOOD_CGS[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBAAABA"
    )
    port map (
      I0 => I10(0),
      I1 => \n_0_GOOD_CGS[1]_i_3\,
      I2 => \n_0_FSM_onehot_STATE[11]_i_7\,
      I3 => \n_0_GOOD_CGS[1]_i_4\,
      I4 => \n_0_GOOD_CGS[1]_i_5\,
      O => \n_0_GOOD_CGS[1]_i_2\
    );
\GOOD_CGS[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[9]\,
      I1 => \n_0_FSM_onehot_STATE_reg[11]\,
      I2 => \n_0_FSM_onehot_STATE_reg[7]\,
      I3 => \n_0_FSM_onehot_STATE_reg[5]\,
      I4 => \n_0_FSM_onehot_STATE_reg[1]\,
      I5 => \n_0_FSM_onehot_STATE_reg[3]\,
      O => \n_0_GOOD_CGS[1]_i_3\
    );
\GOOD_CGS[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[12]\,
      I1 => \n_0_FSM_onehot_STATE_reg[10]\,
      I2 => \n_0_FSM_onehot_STATE_reg[11]\,
      I3 => \n_0_FSM_onehot_STATE_reg[9]\,
      I4 => \n_0_FSM_onehot_STATE_reg[8]\,
      O => \n_0_GOOD_CGS[1]_i_4\
    );
\GOOD_CGS[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE_reg[3]\,
      I1 => \n_0_FSM_onehot_STATE_reg[2]\,
      I2 => \n_0_FSM_onehot_STATE_reg[6]\,
      I3 => \n_0_FSM_onehot_STATE_reg[7]\,
      I4 => \n_0_FSM_onehot_STATE_reg[10]\,
      I5 => \n_0_FSM_onehot_STATE_reg[11]\,
      O => \n_0_GOOD_CGS[1]_i_5\
    );
\GOOD_CGS_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_GOOD_CGS[0]_i_1\,
      Q => GOOD_CGS(0),
      R => \<const0>\
    );
\GOOD_CGS_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_GOOD_CGS[1]_i_1\,
      Q => GOOD_CGS(1),
      R => \<const0>\
    );
RX_DATA_ERROR_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^rxeven\,
      I1 => K28p5_REG1,
      O => O2
    );
RX_DV_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^rxsync_status\,
      I1 => I5,
      O => O3
    );
RX_RUDI_INVALID_REG_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => SRESET,
      I1 => \^rxsync_status\,
      I2 => RX_RUDI_INVALID,
      O => O5
    );
SIGNAL_DETECT_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => SIGNAL_DETECT_MOD,
      Q => SIGNAL_DETECT_REG,
      R => \<const0>\
    );
SYNC_STATUS_REG_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => I10(0),
      I1 => \^rxsync_status\,
      O => SYNC_STATUS_REG0
    );
SYNC_STATUS_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => n_0_SYNC_STATUS_i_2,
      I1 => \^rxsync_status\,
      I2 => n_0_SYNC_STATUS_i_3,
      O => n_0_SYNC_STATUS_i_1
    );
SYNC_STATUS_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00028084"
    )
    port map (
      I0 => \n_0_FSM_onehot_STATE[11]_i_7\,
      I1 => \n_0_GOOD_CGS[1]_i_3\,
      I2 => \n_0_GOOD_CGS[1]_i_4\,
      I3 => I1,
      I4 => \n_0_GOOD_CGS[1]_i_5\,
      O => n_0_SYNC_STATUS_i_2
    );
SYNC_STATUS_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => I1,
      I1 => I3,
      I2 => \n_0_GOOD_CGS[1]_i_5\,
      I3 => \n_0_GOOD_CGS[1]_i_4\,
      I4 => \n_0_FSM_onehot_STATE[11]_i_7\,
      I5 => \n_0_GOOD_CGS[1]_i_3\,
      O => n_0_SYNC_STATUS_i_3
    );
SYNC_STATUS_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_SYNC_STATUS_i_1,
      Q => \^rxsync_status\,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiTX__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gmii_tx_er_out_ch3 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_en_out_ch3 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    LOOPBACK : in STD_LOGIC;
    RXCHARISK_USR : in STD_LOGIC;
    RXCHARISCOMMA_USR : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC;
    XMIT_CONFIG_INT : in STD_LOGIC;
    I5 : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiTX__parameterized0\ : entity is "TX";
end \quadsgmiiTX__parameterized0\;

architecture STRUCTURE of \quadsgmiiTX__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal CODE_GRP : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CODE_GRPISK : STD_LOGIC;
  signal INSERT_IDLE2_out : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal T : STD_LOGIC;
  signal T0 : STD_LOGIC;
  signal TRIGGER_S : STD_LOGIC;
  signal TRIGGER_S0 : STD_LOGIC;
  signal TRIGGER_T : STD_LOGIC;
  signal TXCHARISK_INT : STD_LOGIC;
  signal TXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TX_CONFIG : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal TX_EN_REG1 : STD_LOGIC;
  signal TX_ER_REG1 : STD_LOGIC;
  signal TX_EVEN : STD_LOGIC;
  signal XMIT_CONFIG_INT_0 : STD_LOGIC;
  signal \n_0_C1_OR_C2_i_1__2\ : STD_LOGIC;
  signal n_0_C1_OR_C2_reg : STD_LOGIC;
  signal \n_0_CODE_GRPISK_i_1__2\ : STD_LOGIC;
  signal \n_0_CODE_GRPISK_i_2__2\ : STD_LOGIC;
  signal \n_0_CODE_GRP[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_CODE_GRP[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_CODE_GRP[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_CODE_GRP[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_CODE_GRP[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_CODE_GRP[2]_i_2__2\ : STD_LOGIC;
  signal \n_0_CODE_GRP[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_CODE_GRP[3]_i_2__2\ : STD_LOGIC;
  signal \n_0_CODE_GRP[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_CODE_GRP[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_CODE_GRP[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_CODE_GRP[6]_i_2__2\ : STD_LOGIC;
  signal \n_0_CODE_GRP[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_CODE_GRP[7]_i_2__2\ : STD_LOGIC;
  signal \n_0_CODE_GRP_CNT_reg[1]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[0]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[1]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[2]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[3]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[4]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[5]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[6]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[7]\ : STD_LOGIC;
  signal \n_0_INSERT_IDLE_i_2__2\ : STD_LOGIC;
  signal n_0_INSERT_IDLE_reg : STD_LOGIC;
  signal \n_0_R_i_1__6\ : STD_LOGIC;
  signal n_0_R_reg : STD_LOGIC;
  signal \n_0_TX_CONFIG[15]_i_1__2\ : STD_LOGIC;
  signal \n_0_TX_PACKET_i_1__2\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXCHARISK_i_1__2\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[0]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[1]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[2]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[3]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[4]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[5]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[6]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[7]\ : STD_LOGIC;
  signal \n_0_V_i_1__2\ : STD_LOGIC;
  signal \n_0_V_i_2__2\ : STD_LOGIC;
  signal \n_0_XMIT_CONFIG_INT_i_1__2\ : STD_LOGIC;
  signal \n_0_XMIT_DATA_INT_i_1__6\ : STD_LOGIC;
  signal n_0_XMIT_DATA_INT_reg : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CODE_GRPISK_i_2__2\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \CODE_GRP[0]_i_2__2\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \CODE_GRP[3]_i_2__2\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \CODE_GRP[6]_i_2__2\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \CODE_GRP[7]_i_2__2\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \CODE_GRP_CNT[1]_i_1__2\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \INSERT_IDLE_i_2__2\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \TRIGGER_S_i_1__2\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \TRIGGER_T_i_1__2\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXCHARISK_i_1__2\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[0]_i_1__2\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[1]_i_1__2\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[2]_i_1__2\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[4]_i_1__2\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[5]_i_1__2\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[6]_i_1__2\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[7]_i_1__2\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_i_1__2\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXCHARISK_INT_i_1__2\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[0]_i_1__2\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[1]_i_1__2\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[2]_i_1__2\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[4]_i_1__2\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[5]_i_1__2\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[6]_i_1__2\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[7]_i_1__2\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXCHARISK_i_1__2\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[0]_i_1__2\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[1]_i_1__2\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[2]_i_1__2\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[3]_i_1__2\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[4]_i_1__2\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[5]_i_1__2\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[6]_i_1__2\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[7]_i_1__2\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \XMIT_CONFIG_INT_i_1__2\ : label is "soft_lutpair428";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
\C1_OR_C2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006A2A"
    )
    port map (
      I0 => n_0_C1_OR_C2_reg,
      I1 => TX_EVEN,
      I2 => \n_0_CODE_GRP_CNT_reg[1]\,
      I3 => XMIT_CONFIG_INT_0,
      I4 => I1,
      O => \n_0_C1_OR_C2_i_1__2\
    );
C1_OR_C2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_C1_OR_C2_i_1__2\,
      Q => n_0_C1_OR_C2_reg,
      R => \<const0>\
    );
\CODE_GRPISK_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30303030FFFF55FF"
    )
    port map (
      I0 => \^o1\,
      I1 => \n_0_CODE_GRP_CNT_reg[1]\,
      I2 => TX_EVEN,
      I3 => \n_0_CODE_GRPISK_i_2__2\,
      I4 => I3,
      I5 => XMIT_CONFIG_INT_0,
      O => \n_0_CODE_GRPISK_i_1__2\
    );
\CODE_GRPISK_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => S,
      I1 => n_0_R_reg,
      I2 => T,
      O => \n_0_CODE_GRPISK_i_2__2\
    );
CODE_GRPISK_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRPISK_i_1__2\,
      Q => CODE_GRPISK,
      R => \<const0>\
    );
\CODE_GRP[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B888B88888888"
    )
    port map (
      I0 => \n_0_CONFIG_DATA_reg[0]\,
      I1 => XMIT_CONFIG_INT_0,
      I2 => I2,
      I3 => \^o2\,
      I4 => S,
      I5 => \n_0_CODE_GRP[0]_i_2__2\,
      O => \n_0_CODE_GRP[0]_i_1__2\
    );
\CODE_GRP[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
    port map (
      I0 => T,
      I1 => n_0_R_reg,
      I2 => S,
      I3 => TXD_REG1(0),
      I4 => \^o1\,
      O => \n_0_CODE_GRP[0]_i_2__2\
    );
\CODE_GRP[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA03"
    )
    port map (
      I0 => \n_0_CONFIG_DATA_reg[1]\,
      I1 => \n_0_CODE_GRP[1]_i_2__2\,
      I2 => I2,
      I3 => XMIT_CONFIG_INT_0,
      O => \n_0_CODE_GRP[1]_i_1__2\
    );
\CODE_GRP[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101110111011"
    )
    port map (
      I0 => \^o2\,
      I1 => S,
      I2 => T,
      I3 => n_0_R_reg,
      I4 => TXD_REG1(1),
      I5 => \^o1\,
      O => \n_0_CODE_GRP[1]_i_2__2\
    );
\CODE_GRP[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
    port map (
      I0 => I2,
      I1 => \n_0_CODE_GRP[2]_i_2__2\,
      I2 => XMIT_CONFIG_INT_0,
      I3 => \n_0_CONFIG_DATA_reg[2]\,
      O => \n_0_CODE_GRP[2]_i_1__2\
    );
\CODE_GRP[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFEF"
    )
    port map (
      I0 => TXD_REG1(2),
      I1 => \^o2\,
      I2 => \^o1\,
      I3 => T,
      I4 => n_0_R_reg,
      I5 => S,
      O => \n_0_CODE_GRP[2]_i_2__2\
    );
\CODE_GRP[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B888B8B"
    )
    port map (
      I0 => \n_0_CONFIG_DATA_reg[3]\,
      I1 => XMIT_CONFIG_INT_0,
      I2 => n_0_R_reg,
      I3 => TXD_REG1(3),
      I4 => \^o1\,
      I5 => \n_0_CODE_GRP[3]_i_2__2\,
      O => \n_0_CODE_GRP[3]_i_1__2\
    );
\CODE_GRP[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => T,
      I1 => S,
      I2 => \^o2\,
      I3 => I2,
      O => \n_0_CODE_GRP[3]_i_2__2\
    );
\CODE_GRP[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
    port map (
      I0 => \n_0_CONFIG_DATA_reg[4]\,
      I1 => XMIT_CONFIG_INT_0,
      I2 => \n_0_CODE_GRP[7]_i_2__2\,
      I3 => T,
      I4 => n_0_R_reg,
      I5 => TXD_REG1(4),
      O => \n_0_CODE_GRP[4]_i_1__2\
    );
\CODE_GRP[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
    port map (
      I0 => \n_0_CONFIG_DATA_reg[5]\,
      I1 => XMIT_CONFIG_INT_0,
      I2 => \n_0_CODE_GRP[7]_i_2__2\,
      I3 => T,
      I4 => n_0_R_reg,
      I5 => TXD_REG1(5),
      O => \n_0_CODE_GRP[5]_i_1__2\
    );
\CODE_GRP[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000EA00EA"
    )
    port map (
      I0 => \n_0_CODE_GRP[6]_i_2__2\,
      I1 => TXD_REG1(6),
      I2 => \^o1\,
      I3 => I2,
      I4 => \n_0_CONFIG_DATA_reg[6]\,
      I5 => XMIT_CONFIG_INT_0,
      O => \n_0_CODE_GRP[6]_i_1__2\
    );
\CODE_GRP[6]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => n_0_R_reg,
      I1 => T,
      I2 => \^o2\,
      I3 => S,
      O => \n_0_CODE_GRP[6]_i_2__2\
    );
\CODE_GRP[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
    port map (
      I0 => \n_0_CONFIG_DATA_reg[7]\,
      I1 => XMIT_CONFIG_INT_0,
      I2 => \n_0_CODE_GRP[7]_i_2__2\,
      I3 => T,
      I4 => n_0_R_reg,
      I5 => TXD_REG1(7),
      O => \n_0_CODE_GRP[7]_i_1__2\
    );
\CODE_GRP[7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => \^o2\,
      I1 => I2,
      I2 => \^o1\,
      I3 => S,
      O => \n_0_CODE_GRP[7]_i_2__2\
    );
\CODE_GRP_CNT[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => TX_EVEN,
      O => \plusOp__0\(0)
    );
\CODE_GRP_CNT[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_CODE_GRP_CNT_reg[1]\,
      I1 => TX_EVEN,
      O => \plusOp__0\(1)
    );
\CODE_GRP_CNT_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \plusOp__0\(0),
      Q => TX_EVEN,
      S => I1
    );
\CODE_GRP_CNT_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \plusOp__0\(1),
      Q => \n_0_CODE_GRP_CNT_reg[1]\,
      S => I1
    );
\CODE_GRP_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[0]_i_1__2\,
      Q => CODE_GRP(0),
      R => \<const0>\
    );
\CODE_GRP_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[1]_i_1__2\,
      Q => CODE_GRP(1),
      R => \<const0>\
    );
\CODE_GRP_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[2]_i_1__2\,
      Q => CODE_GRP(2),
      R => \<const0>\
    );
\CODE_GRP_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[3]_i_1__2\,
      Q => CODE_GRP(3),
      R => \<const0>\
    );
\CODE_GRP_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[4]_i_1__2\,
      Q => CODE_GRP(4),
      R => \<const0>\
    );
\CODE_GRP_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[5]_i_1__2\,
      Q => CODE_GRP(5),
      R => \<const0>\
    );
\CODE_GRP_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[6]_i_1__2\,
      Q => CODE_GRP(6),
      R => \<const0>\
    );
\CODE_GRP_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[7]_i_1__2\,
      Q => CODE_GRP(7),
      R => \<const0>\
    );
\CONFIG_DATA[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF50C050"
    )
    port map (
      I0 => n_0_C1_OR_C2_reg,
      I1 => TX_CONFIG(8),
      I2 => TX_EVEN,
      I3 => \n_0_CODE_GRP_CNT_reg[1]\,
      I4 => TX_CONFIG(0),
      O => \n_0_CONFIG_DATA[0]_i_1__2\
    );
\CONFIG_DATA[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => TX_CONFIG(9),
      I1 => n_0_C1_OR_C2_reg,
      I2 => TX_EVEN,
      I3 => \n_0_CODE_GRP_CNT_reg[1]\,
      I4 => TX_CONFIG(1),
      O => \n_0_CONFIG_DATA[1]_i_1__2\
    );
\CONFIG_DATA[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0BBF3BB"
    )
    port map (
      I0 => TX_CONFIG(2),
      I1 => \n_0_CODE_GRP_CNT_reg[1]\,
      I2 => TX_CONFIG(10),
      I3 => TX_EVEN,
      I4 => n_0_C1_OR_C2_reg,
      O => \n_0_CONFIG_DATA[2]_i_1__2\
    );
\CONFIG_DATA[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B833"
    )
    port map (
      I0 => TX_CONFIG(11),
      I1 => TX_EVEN,
      I2 => TX_CONFIG(3),
      I3 => \n_0_CODE_GRP_CNT_reg[1]\,
      O => \n_0_CONFIG_DATA[3]_i_1__2\
    );
\CONFIG_DATA[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0BBF3BB"
    )
    port map (
      I0 => TX_CONFIG(4),
      I1 => \n_0_CODE_GRP_CNT_reg[1]\,
      I2 => TX_CONFIG(12),
      I3 => TX_EVEN,
      I4 => n_0_C1_OR_C2_reg,
      O => \n_0_CONFIG_DATA[4]_i_1__2\
    );
\CONFIG_DATA[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0BBF3BB"
    )
    port map (
      I0 => TX_CONFIG(5),
      I1 => \n_0_CODE_GRP_CNT_reg[1]\,
      I2 => TX_CONFIG(13),
      I3 => TX_EVEN,
      I4 => n_0_C1_OR_C2_reg,
      O => \n_0_CONFIG_DATA[5]_i_1__2\
    );
\CONFIG_DATA[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => TX_CONFIG(14),
      I1 => n_0_C1_OR_C2_reg,
      I2 => TX_EVEN,
      I3 => \n_0_CODE_GRP_CNT_reg[1]\,
      I4 => TX_CONFIG(6),
      O => \n_0_CONFIG_DATA[6]_i_1__2\
    );
\CONFIG_DATA[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0BBF3BB"
    )
    port map (
      I0 => TX_CONFIG(7),
      I1 => \n_0_CODE_GRP_CNT_reg[1]\,
      I2 => TX_CONFIG(15),
      I3 => TX_EVEN,
      I4 => n_0_C1_OR_C2_reg,
      O => \n_0_CONFIG_DATA[7]_i_1__2\
    );
\CONFIG_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[0]_i_1__2\,
      Q => \n_0_CONFIG_DATA_reg[0]\,
      R => I1
    );
\CONFIG_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[1]_i_1__2\,
      Q => \n_0_CONFIG_DATA_reg[1]\,
      R => I1
    );
\CONFIG_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[2]_i_1__2\,
      Q => \n_0_CONFIG_DATA_reg[2]\,
      R => I1
    );
\CONFIG_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[3]_i_1__2\,
      Q => \n_0_CONFIG_DATA_reg[3]\,
      R => I1
    );
\CONFIG_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[4]_i_1__2\,
      Q => \n_0_CONFIG_DATA_reg[4]\,
      R => I1
    );
\CONFIG_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[5]_i_1__2\,
      Q => \n_0_CONFIG_DATA_reg[5]\,
      R => I1
    );
\CONFIG_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[6]_i_1__2\,
      Q => \n_0_CONFIG_DATA_reg[6]\,
      R => I1
    );
\CONFIG_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[7]_i_1__2\,
      Q => \n_0_CONFIG_DATA_reg[7]\,
      R => I1
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\INSERT_IDLE_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000AAAB"
    )
    port map (
      I0 => I2,
      I1 => \n_0_INSERT_IDLE_i_2__2\,
      I2 => \^o2\,
      I3 => S,
      I4 => XMIT_CONFIG_INT_0,
      I5 => \^o1\,
      O => INSERT_IDLE2_out
    );
\INSERT_IDLE_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => T,
      I1 => n_0_R_reg,
      O => \n_0_INSERT_IDLE_i_2__2\
    );
INSERT_IDLE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => INSERT_IDLE2_out,
      Q => n_0_INSERT_IDLE_reg,
      R => \<const0>\
    );
\R_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0D0C0C0C0C0C"
    )
    port map (
      I0 => S,
      I1 => T,
      I2 => I1,
      I3 => TX_ER_REG1,
      I4 => TX_EVEN,
      I5 => n_0_R_reg,
      O => \n_0_R_i_1__6\
    );
R_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_R_i_1__6\,
      Q => n_0_R_reg,
      R => \<const0>\
    );
\S_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888A8AA88888888"
    )
    port map (
      I0 => n_0_XMIT_DATA_INT_reg,
      I1 => TRIGGER_S,
      I2 => TX_ER_REG1,
      I3 => TX_EVEN,
      I4 => TX_EN_REG1,
      I5 => gmii_tx_en_out_ch3,
      O => S0
    );
S_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => S0,
      Q => S,
      R => I1
    );
\TRIGGER_S_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => TX_EN_REG1,
      I1 => gmii_tx_en_out_ch3,
      I2 => TX_ER_REG1,
      I3 => TX_EVEN,
      O => TRIGGER_S0
    );
TRIGGER_S_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => TRIGGER_S0,
      Q => TRIGGER_S,
      R => I1
    );
\TRIGGER_T_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => TX_EN_REG1,
      I1 => gmii_tx_en_out_ch3,
      O => p_20_in
    );
TRIGGER_T_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => p_20_in,
      Q => TRIGGER_T,
      R => I1
    );
\TXD_REG1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I8(0),
      Q => TXD_REG1(0),
      R => \<const0>\
    );
\TXD_REG1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I8(1),
      Q => TXD_REG1(1),
      R => \<const0>\
    );
\TXD_REG1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I8(2),
      Q => TXD_REG1(2),
      R => \<const0>\
    );
\TXD_REG1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I8(3),
      Q => TXD_REG1(3),
      R => \<const0>\
    );
\TXD_REG1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I8(4),
      Q => TXD_REG1(4),
      R => \<const0>\
    );
\TXD_REG1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I8(5),
      Q => TXD_REG1(5),
      R => \<const0>\
    );
\TXD_REG1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I8(6),
      Q => TXD_REG1(6),
      R => \<const0>\
    );
\TXD_REG1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I8(7),
      Q => TXD_REG1(7),
      R => \<const0>\
    );
\TX_CONFIG[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_CODE_GRP_CNT_reg[1]\,
      I1 => TX_EVEN,
      O => \n_0_TX_CONFIG[15]_i_1__2\
    );
\TX_CONFIG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__2\,
      D => I6(0),
      Q => TX_CONFIG(0),
      R => I1
    );
\TX_CONFIG_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__2\,
      D => I6(10),
      Q => TX_CONFIG(10),
      R => I1
    );
\TX_CONFIG_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__2\,
      D => I6(11),
      Q => TX_CONFIG(11),
      R => I1
    );
\TX_CONFIG_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__2\,
      D => I6(12),
      Q => TX_CONFIG(12),
      R => I1
    );
\TX_CONFIG_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__2\,
      D => I6(13),
      Q => TX_CONFIG(13),
      R => I1
    );
\TX_CONFIG_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__2\,
      D => I6(14),
      Q => TX_CONFIG(14),
      R => I1
    );
\TX_CONFIG_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__2\,
      D => I6(15),
      Q => TX_CONFIG(15),
      R => I1
    );
\TX_CONFIG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__2\,
      D => I6(1),
      Q => TX_CONFIG(1),
      R => I1
    );
\TX_CONFIG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__2\,
      D => I6(2),
      Q => TX_CONFIG(2),
      R => I1
    );
\TX_CONFIG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__2\,
      D => I6(3),
      Q => TX_CONFIG(3),
      R => I1
    );
\TX_CONFIG_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__2\,
      D => I6(4),
      Q => TX_CONFIG(4),
      R => I1
    );
\TX_CONFIG_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__2\,
      D => I6(5),
      Q => TX_CONFIG(5),
      R => I1
    );
\TX_CONFIG_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__2\,
      D => I6(6),
      Q => TX_CONFIG(6),
      R => I1
    );
\TX_CONFIG_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__2\,
      D => I6(7),
      Q => TX_CONFIG(7),
      R => I1
    );
\TX_CONFIG_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__2\,
      D => I6(8),
      Q => TX_CONFIG(8),
      R => I1
    );
\TX_CONFIG_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__2\,
      D => I6(9),
      Q => TX_CONFIG(9),
      R => I1
    );
TX_EN_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_tx_en_out_ch3,
      Q => TX_EN_REG1,
      R => \<const0>\
    );
TX_ER_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_tx_er_out_ch3,
      Q => TX_ER_REG1,
      R => \<const0>\
    );
\TX_PACKET_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5150"
    )
    port map (
      I0 => I1,
      I1 => T,
      I2 => S,
      I3 => \^o1\,
      O => \n_0_TX_PACKET_i_1__2\
    );
TX_PACKET_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_PACKET_i_1__2\,
      Q => \^o1\,
      R => \<const0>\
    );
\T_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00E000E000E0"
    )
    port map (
      I0 => S,
      I1 => \^o1\,
      I2 => TX_EN_REG1,
      I3 => gmii_tx_en_out_ch3,
      I4 => TRIGGER_T,
      I5 => \^o2\,
      O => T0
    );
T_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => T0,
      Q => T,
      R => I1
    );
\USE_QSGMII_DATA.TXCHARISK_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      I0 => CODE_GRPISK,
      I1 => TX_EVEN,
      I2 => n_0_INSERT_IDLE_reg,
      I3 => I1,
      O => \n_0_USE_QSGMII_DATA.TXCHARISK_i_1__2\
    );
\USE_QSGMII_DATA.TXCHARISK_reg\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXCHARISK_i_1__2\,
      Q => TXCHARISK_INT,
      R => \<const0>\
    );
\USE_QSGMII_DATA.TXDATA[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => CODE_GRP(0),
      I1 => n_0_INSERT_IDLE_reg,
      I2 => TX_EVEN,
      O => \n_0_USE_QSGMII_DATA.TXDATA[0]_i_1__2\
    );
\USE_QSGMII_DATA.TXDATA[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      I0 => CODE_GRP(1),
      I1 => TX_EVEN,
      I2 => n_0_INSERT_IDLE_reg,
      I3 => I1,
      O => \n_0_USE_QSGMII_DATA.TXDATA[1]_i_1__2\
    );
\USE_QSGMII_DATA.TXDATA[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => CODE_GRP(2),
      I1 => n_0_INSERT_IDLE_reg,
      I2 => TX_EVEN,
      O => \n_0_USE_QSGMII_DATA.TXDATA[2]_i_1__2\
    );
\USE_QSGMII_DATA.TXDATA[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      I0 => CODE_GRP(3),
      I1 => TX_EVEN,
      I2 => n_0_INSERT_IDLE_reg,
      I3 => I1,
      O => \n_0_USE_QSGMII_DATA.TXDATA[3]_i_1__2\
    );
\USE_QSGMII_DATA.TXDATA[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      I0 => CODE_GRP(4),
      I1 => TX_EVEN,
      I2 => n_0_INSERT_IDLE_reg,
      I3 => I1,
      O => \n_0_USE_QSGMII_DATA.TXDATA[4]_i_1__2\
    );
\USE_QSGMII_DATA.TXDATA[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      I0 => CODE_GRP(5),
      I1 => TX_EVEN,
      I2 => n_0_INSERT_IDLE_reg,
      I3 => I1,
      O => \n_0_USE_QSGMII_DATA.TXDATA[5]_i_1__2\
    );
\USE_QSGMII_DATA.TXDATA[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => CODE_GRP(6),
      I1 => n_0_INSERT_IDLE_reg,
      I2 => TX_EVEN,
      O => \n_0_USE_QSGMII_DATA.TXDATA[6]_i_1__2\
    );
\USE_QSGMII_DATA.TXDATA[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => CODE_GRP(7),
      I1 => n_0_INSERT_IDLE_reg,
      I2 => TX_EVEN,
      O => \n_0_USE_QSGMII_DATA.TXDATA[7]_i_1__2\
    );
\USE_QSGMII_DATA.TXDATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[0]_i_1__2\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[0]\,
      R => I1
    );
\USE_QSGMII_DATA.TXDATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[1]_i_1__2\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[1]\,
      R => \<const0>\
    );
\USE_QSGMII_DATA.TXDATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[2]_i_1__2\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[2]\,
      R => I1
    );
\USE_QSGMII_DATA.TXDATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[3]_i_1__2\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[3]\,
      R => \<const0>\
    );
\USE_QSGMII_DATA.TXDATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[4]_i_1__2\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[4]\,
      R => \<const0>\
    );
\USE_QSGMII_DATA.TXDATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[5]_i_1__2\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[5]\,
      R => \<const0>\
    );
\USE_QSGMII_DATA.TXDATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[6]_i_1__2\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[6]\,
      R => I1
    );
\USE_QSGMII_DATA.TXDATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[7]_i_1__2\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[7]\,
      R => I1
    );
\USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TXCHARISK_INT,
      I1 => LOOPBACK,
      I2 => RXCHARISCOMMA_USR,
      O => O5
    );
\USE_ROCKET_IO.NO_1588.RXCHARISK_INT_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TXCHARISK_INT,
      I1 => LOOPBACK,
      I2 => RXCHARISK_USR,
      O => O4
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[0]\,
      I1 => LOOPBACK,
      I2 => Q(0),
      O => D(0)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[1]\,
      I1 => LOOPBACK,
      I2 => Q(1),
      O => D(1)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[2]\,
      I1 => LOOPBACK,
      I2 => Q(2),
      O => D(2)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[3]\,
      I1 => LOOPBACK,
      I2 => Q(3),
      O => D(3)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[4]\,
      I1 => LOOPBACK,
      I2 => Q(4),
      O => D(4)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[5]\,
      I1 => LOOPBACK,
      I2 => Q(5),
      O => D(5)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[6]\,
      I1 => LOOPBACK,
      I2 => Q(6),
      O => D(6)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[7]\,
      I1 => LOOPBACK,
      I2 => Q(7),
      O => D(7)
    );
\USE_ROCKET_IO.TXCHARISK_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TX_EVEN,
      I1 => LOOPBACK,
      I2 => TXCHARISK_INT,
      O => O3
    );
\USE_ROCKET_IO.TXDATA[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[0]\,
      I1 => LOOPBACK,
      I2 => I1,
      O => O11(0)
    );
\USE_ROCKET_IO.TXDATA[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[1]\,
      I1 => LOOPBACK,
      I2 => I1,
      O => O11(1)
    );
\USE_ROCKET_IO.TXDATA[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TX_EVEN,
      I1 => LOOPBACK,
      I2 => \n_0_USE_QSGMII_DATA.TXDATA_reg[2]\,
      O => O10
    );
\USE_ROCKET_IO.TXDATA[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TX_EVEN,
      I1 => LOOPBACK,
      I2 => \n_0_USE_QSGMII_DATA.TXDATA_reg[3]\,
      O => O9
    );
\USE_ROCKET_IO.TXDATA[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => I1,
      I1 => \n_0_USE_QSGMII_DATA.TXDATA_reg[4]\,
      I2 => LOOPBACK,
      O => O11(2)
    );
\USE_ROCKET_IO.TXDATA[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TX_EVEN,
      I1 => LOOPBACK,
      I2 => \n_0_USE_QSGMII_DATA.TXDATA_reg[5]\,
      O => O8
    );
\USE_ROCKET_IO.TXDATA[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
    port map (
      I0 => TX_EVEN,
      I1 => LOOPBACK,
      I2 => \n_0_USE_QSGMII_DATA.TXDATA_reg[6]\,
      O => O6
    );
\USE_ROCKET_IO.TXDATA[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TX_EVEN,
      I1 => LOOPBACK,
      I2 => \n_0_USE_QSGMII_DATA.TXDATA_reg[7]\,
      O => O7
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\V_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3222"
    )
    port map (
      I0 => \n_0_V_i_2__2\,
      I1 => I1,
      I2 => S,
      I3 => \^o2\,
      O => \n_0_V_i_1__2\
    );
\V_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888888"
    )
    port map (
      I0 => n_0_XMIT_DATA_INT_reg,
      I1 => I4,
      I2 => \^o1\,
      I3 => TX_ER_REG1,
      I4 => TX_EN_REG1,
      O => \n_0_V_i_2__2\
    );
V_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_V_i_1__2\,
      Q => \^o2\,
      R => \<const0>\
    );
\XMIT_CONFIG_INT_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20002"
    )
    port map (
      I0 => XMIT_CONFIG_INT,
      I1 => I5,
      I2 => \n_0_CODE_GRP_CNT_reg[1]\,
      I3 => TX_EVEN,
      I4 => XMIT_CONFIG_INT_0,
      O => \n_0_XMIT_CONFIG_INT_i_1__2\
    );
XMIT_CONFIG_INT_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_XMIT_CONFIG_INT_i_1__2\,
      Q => XMIT_CONFIG_INT_0,
      S => I1
    );
\XMIT_DATA_INT_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => XMIT_DATA,
      I1 => \n_0_CODE_GRP_CNT_reg[1]\,
      I2 => TX_EVEN,
      I3 => n_0_XMIT_DATA_INT_reg,
      O => \n_0_XMIT_DATA_INT_i_1__6\
    );
XMIT_DATA_INT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_XMIT_DATA_INT_i_1__6\,
      Q => n_0_XMIT_DATA_INT_reg,
      R => I1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiTX__parameterized0_24\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gmii_tx_er_out_ch2 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_en_out_ch2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    LOOPBACK : in STD_LOGIC;
    RXCHARISK_USR : in STD_LOGIC;
    RXCHARISCOMMA_USR : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I4 : in STD_LOGIC;
    XMIT_CONFIG_INT : in STD_LOGIC;
    I5 : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiTX__parameterized0_24\ : entity is "TX";
end \quadsgmiiTX__parameterized0_24\;

architecture STRUCTURE of \quadsgmiiTX__parameterized0_24\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal CODE_GRP : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CODE_GRPISK : STD_LOGIC;
  signal INSERT_IDLE2_out : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal T : STD_LOGIC;
  signal T0 : STD_LOGIC;
  signal TRIGGER_S : STD_LOGIC;
  signal TRIGGER_S0 : STD_LOGIC;
  signal TRIGGER_T : STD_LOGIC;
  signal TXCHARISK_INT : STD_LOGIC;
  signal TXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TX_CONFIG : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal TX_EN_REG1 : STD_LOGIC;
  signal TX_ER_REG1 : STD_LOGIC;
  signal TX_EVEN : STD_LOGIC;
  signal XMIT_CONFIG_INT_0 : STD_LOGIC;
  signal \n_0_C1_OR_C2_i_1__1\ : STD_LOGIC;
  signal n_0_C1_OR_C2_reg : STD_LOGIC;
  signal \n_0_CODE_GRPISK_i_1__1\ : STD_LOGIC;
  signal \n_0_CODE_GRPISK_i_2__1\ : STD_LOGIC;
  signal \n_0_CODE_GRP[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_CODE_GRP[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_CODE_GRP[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_CODE_GRP[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_CODE_GRP[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_CODE_GRP[2]_i_2__1\ : STD_LOGIC;
  signal \n_0_CODE_GRP[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_CODE_GRP[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_CODE_GRP[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_CODE_GRP[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_CODE_GRP[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_CODE_GRP[6]_i_2__1\ : STD_LOGIC;
  signal \n_0_CODE_GRP[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_CODE_GRP[7]_i_2__1\ : STD_LOGIC;
  signal \n_0_CODE_GRP_CNT_reg[1]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[0]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[1]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[2]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[3]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[4]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[5]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[6]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[7]\ : STD_LOGIC;
  signal \n_0_INSERT_IDLE_i_2__1\ : STD_LOGIC;
  signal n_0_INSERT_IDLE_reg : STD_LOGIC;
  signal \n_0_R_i_1__4\ : STD_LOGIC;
  signal n_0_R_reg : STD_LOGIC;
  signal \n_0_TX_CONFIG[15]_i_1__1\ : STD_LOGIC;
  signal \n_0_TX_PACKET_i_1__1\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXCHARISK_i_1__1\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[0]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[1]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[2]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[3]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[4]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[5]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[6]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[7]\ : STD_LOGIC;
  signal \n_0_V_i_1__1\ : STD_LOGIC;
  signal \n_0_V_i_2__1\ : STD_LOGIC;
  signal \n_0_XMIT_CONFIG_INT_i_1__1\ : STD_LOGIC;
  signal \n_0_XMIT_DATA_INT_i_1__4\ : STD_LOGIC;
  signal n_0_XMIT_DATA_INT_reg : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CODE_GRPISK_i_2__1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \CODE_GRP[0]_i_2__1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \CODE_GRP[3]_i_2__1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \CODE_GRP[6]_i_2__1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \CODE_GRP[7]_i_2__1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \CODE_GRP_CNT[1]_i_1__1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \INSERT_IDLE_i_2__1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \TRIGGER_S_i_1__1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \TRIGGER_T_i_1__1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXCHARISK_i_1__1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[0]_i_1__1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[1]_i_1__1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[2]_i_1__1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[4]_i_1__1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[5]_i_1__1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[6]_i_1__1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[7]_i_1__1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_i_1__1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXCHARISK_INT_i_1__1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[0]_i_1__1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[1]_i_1__1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[2]_i_1__1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[4]_i_1__1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[5]_i_1__1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[6]_i_1__1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[7]_i_1__1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXCHARISK_i_1__1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[0]_i_1__1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[1]_i_1__1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[2]_i_1__1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[3]_i_1__1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[4]_i_1__1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[5]_i_1__1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[6]_i_1__1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[7]_i_1__1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \XMIT_CONFIG_INT_i_1__1\ : label is "soft_lutpair298";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
\C1_OR_C2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006A2A"
    )
    port map (
      I0 => n_0_C1_OR_C2_reg,
      I1 => TX_EVEN,
      I2 => \n_0_CODE_GRP_CNT_reg[1]\,
      I3 => XMIT_CONFIG_INT_0,
      I4 => I1,
      O => \n_0_C1_OR_C2_i_1__1\
    );
C1_OR_C2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_C1_OR_C2_i_1__1\,
      Q => n_0_C1_OR_C2_reg,
      R => \<const0>\
    );
\CODE_GRPISK_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30303030FFFF55FF"
    )
    port map (
      I0 => \^o1\,
      I1 => \n_0_CODE_GRP_CNT_reg[1]\,
      I2 => TX_EVEN,
      I3 => \n_0_CODE_GRPISK_i_2__1\,
      I4 => I4,
      I5 => XMIT_CONFIG_INT_0,
      O => \n_0_CODE_GRPISK_i_1__1\
    );
\CODE_GRPISK_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => S,
      I1 => n_0_R_reg,
      I2 => T,
      O => \n_0_CODE_GRPISK_i_2__1\
    );
CODE_GRPISK_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRPISK_i_1__1\,
      Q => CODE_GRPISK,
      R => \<const0>\
    );
\CODE_GRP[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B888B88888888"
    )
    port map (
      I0 => \n_0_CONFIG_DATA_reg[0]\,
      I1 => XMIT_CONFIG_INT_0,
      I2 => I2,
      I3 => \^o2\,
      I4 => S,
      I5 => \n_0_CODE_GRP[0]_i_2__1\,
      O => \n_0_CODE_GRP[0]_i_1__1\
    );
\CODE_GRP[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
    port map (
      I0 => T,
      I1 => n_0_R_reg,
      I2 => S,
      I3 => TXD_REG1(0),
      I4 => \^o1\,
      O => \n_0_CODE_GRP[0]_i_2__1\
    );
\CODE_GRP[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA03"
    )
    port map (
      I0 => \n_0_CONFIG_DATA_reg[1]\,
      I1 => \n_0_CODE_GRP[1]_i_2__1\,
      I2 => I2,
      I3 => XMIT_CONFIG_INT_0,
      O => \n_0_CODE_GRP[1]_i_1__1\
    );
\CODE_GRP[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101110111011"
    )
    port map (
      I0 => \^o2\,
      I1 => S,
      I2 => T,
      I3 => n_0_R_reg,
      I4 => TXD_REG1(1),
      I5 => \^o1\,
      O => \n_0_CODE_GRP[1]_i_2__1\
    );
\CODE_GRP[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
    port map (
      I0 => I2,
      I1 => \n_0_CODE_GRP[2]_i_2__1\,
      I2 => XMIT_CONFIG_INT_0,
      I3 => \n_0_CONFIG_DATA_reg[2]\,
      O => \n_0_CODE_GRP[2]_i_1__1\
    );
\CODE_GRP[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFEF"
    )
    port map (
      I0 => TXD_REG1(2),
      I1 => \^o2\,
      I2 => \^o1\,
      I3 => T,
      I4 => n_0_R_reg,
      I5 => S,
      O => \n_0_CODE_GRP[2]_i_2__1\
    );
\CODE_GRP[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B888B8B"
    )
    port map (
      I0 => \n_0_CONFIG_DATA_reg[3]\,
      I1 => XMIT_CONFIG_INT_0,
      I2 => n_0_R_reg,
      I3 => TXD_REG1(3),
      I4 => \^o1\,
      I5 => \n_0_CODE_GRP[3]_i_2__1\,
      O => \n_0_CODE_GRP[3]_i_1__1\
    );
\CODE_GRP[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => T,
      I1 => S,
      I2 => \^o2\,
      I3 => I2,
      O => \n_0_CODE_GRP[3]_i_2__1\
    );
\CODE_GRP[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
    port map (
      I0 => \n_0_CONFIG_DATA_reg[4]\,
      I1 => XMIT_CONFIG_INT_0,
      I2 => \n_0_CODE_GRP[7]_i_2__1\,
      I3 => T,
      I4 => n_0_R_reg,
      I5 => TXD_REG1(4),
      O => \n_0_CODE_GRP[4]_i_1__1\
    );
\CODE_GRP[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
    port map (
      I0 => \n_0_CONFIG_DATA_reg[5]\,
      I1 => XMIT_CONFIG_INT_0,
      I2 => \n_0_CODE_GRP[7]_i_2__1\,
      I3 => T,
      I4 => n_0_R_reg,
      I5 => TXD_REG1(5),
      O => \n_0_CODE_GRP[5]_i_1__1\
    );
\CODE_GRP[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000EA00EA"
    )
    port map (
      I0 => \n_0_CODE_GRP[6]_i_2__1\,
      I1 => TXD_REG1(6),
      I2 => \^o1\,
      I3 => I2,
      I4 => \n_0_CONFIG_DATA_reg[6]\,
      I5 => XMIT_CONFIG_INT_0,
      O => \n_0_CODE_GRP[6]_i_1__1\
    );
\CODE_GRP[6]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => n_0_R_reg,
      I1 => T,
      I2 => \^o2\,
      I3 => S,
      O => \n_0_CODE_GRP[6]_i_2__1\
    );
\CODE_GRP[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
    port map (
      I0 => \n_0_CONFIG_DATA_reg[7]\,
      I1 => XMIT_CONFIG_INT_0,
      I2 => \n_0_CODE_GRP[7]_i_2__1\,
      I3 => T,
      I4 => n_0_R_reg,
      I5 => TXD_REG1(7),
      O => \n_0_CODE_GRP[7]_i_1__1\
    );
\CODE_GRP[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => \^o2\,
      I1 => I2,
      I2 => \^o1\,
      I3 => S,
      O => \n_0_CODE_GRP[7]_i_2__1\
    );
\CODE_GRP_CNT[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => TX_EVEN,
      O => \plusOp__0\(0)
    );
\CODE_GRP_CNT[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_CODE_GRP_CNT_reg[1]\,
      I1 => TX_EVEN,
      O => \plusOp__0\(1)
    );
\CODE_GRP_CNT_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \plusOp__0\(0),
      Q => TX_EVEN,
      S => I1
    );
\CODE_GRP_CNT_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \plusOp__0\(1),
      Q => \n_0_CODE_GRP_CNT_reg[1]\,
      S => I1
    );
\CODE_GRP_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[0]_i_1__1\,
      Q => CODE_GRP(0),
      R => \<const0>\
    );
\CODE_GRP_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[1]_i_1__1\,
      Q => CODE_GRP(1),
      R => \<const0>\
    );
\CODE_GRP_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[2]_i_1__1\,
      Q => CODE_GRP(2),
      R => \<const0>\
    );
\CODE_GRP_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[3]_i_1__1\,
      Q => CODE_GRP(3),
      R => \<const0>\
    );
\CODE_GRP_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[4]_i_1__1\,
      Q => CODE_GRP(4),
      R => \<const0>\
    );
\CODE_GRP_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[5]_i_1__1\,
      Q => CODE_GRP(5),
      R => \<const0>\
    );
\CODE_GRP_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[6]_i_1__1\,
      Q => CODE_GRP(6),
      R => \<const0>\
    );
\CODE_GRP_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[7]_i_1__1\,
      Q => CODE_GRP(7),
      R => \<const0>\
    );
\CONFIG_DATA[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF50C050"
    )
    port map (
      I0 => n_0_C1_OR_C2_reg,
      I1 => TX_CONFIG(8),
      I2 => TX_EVEN,
      I3 => \n_0_CODE_GRP_CNT_reg[1]\,
      I4 => TX_CONFIG(0),
      O => \n_0_CONFIG_DATA[0]_i_1__1\
    );
\CONFIG_DATA[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => TX_CONFIG(9),
      I1 => n_0_C1_OR_C2_reg,
      I2 => TX_EVEN,
      I3 => \n_0_CODE_GRP_CNT_reg[1]\,
      I4 => TX_CONFIG(1),
      O => \n_0_CONFIG_DATA[1]_i_1__1\
    );
\CONFIG_DATA[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0BBF3BB"
    )
    port map (
      I0 => TX_CONFIG(2),
      I1 => \n_0_CODE_GRP_CNT_reg[1]\,
      I2 => TX_CONFIG(10),
      I3 => TX_EVEN,
      I4 => n_0_C1_OR_C2_reg,
      O => \n_0_CONFIG_DATA[2]_i_1__1\
    );
\CONFIG_DATA[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B833"
    )
    port map (
      I0 => TX_CONFIG(11),
      I1 => TX_EVEN,
      I2 => TX_CONFIG(3),
      I3 => \n_0_CODE_GRP_CNT_reg[1]\,
      O => \n_0_CONFIG_DATA[3]_i_1__1\
    );
\CONFIG_DATA[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0BBF3BB"
    )
    port map (
      I0 => TX_CONFIG(4),
      I1 => \n_0_CODE_GRP_CNT_reg[1]\,
      I2 => TX_CONFIG(12),
      I3 => TX_EVEN,
      I4 => n_0_C1_OR_C2_reg,
      O => \n_0_CONFIG_DATA[4]_i_1__1\
    );
\CONFIG_DATA[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0BBF3BB"
    )
    port map (
      I0 => TX_CONFIG(5),
      I1 => \n_0_CODE_GRP_CNT_reg[1]\,
      I2 => TX_CONFIG(13),
      I3 => TX_EVEN,
      I4 => n_0_C1_OR_C2_reg,
      O => \n_0_CONFIG_DATA[5]_i_1__1\
    );
\CONFIG_DATA[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => TX_CONFIG(14),
      I1 => n_0_C1_OR_C2_reg,
      I2 => TX_EVEN,
      I3 => \n_0_CODE_GRP_CNT_reg[1]\,
      I4 => TX_CONFIG(6),
      O => \n_0_CONFIG_DATA[6]_i_1__1\
    );
\CONFIG_DATA[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0BBF3BB"
    )
    port map (
      I0 => TX_CONFIG(7),
      I1 => \n_0_CODE_GRP_CNT_reg[1]\,
      I2 => TX_CONFIG(15),
      I3 => TX_EVEN,
      I4 => n_0_C1_OR_C2_reg,
      O => \n_0_CONFIG_DATA[7]_i_1__1\
    );
\CONFIG_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[0]_i_1__1\,
      Q => \n_0_CONFIG_DATA_reg[0]\,
      R => I1
    );
\CONFIG_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[1]_i_1__1\,
      Q => \n_0_CONFIG_DATA_reg[1]\,
      R => I1
    );
\CONFIG_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[2]_i_1__1\,
      Q => \n_0_CONFIG_DATA_reg[2]\,
      R => I1
    );
\CONFIG_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[3]_i_1__1\,
      Q => \n_0_CONFIG_DATA_reg[3]\,
      R => I1
    );
\CONFIG_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[4]_i_1__1\,
      Q => \n_0_CONFIG_DATA_reg[4]\,
      R => I1
    );
\CONFIG_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[5]_i_1__1\,
      Q => \n_0_CONFIG_DATA_reg[5]\,
      R => I1
    );
\CONFIG_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[6]_i_1__1\,
      Q => \n_0_CONFIG_DATA_reg[6]\,
      R => I1
    );
\CONFIG_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[7]_i_1__1\,
      Q => \n_0_CONFIG_DATA_reg[7]\,
      R => I1
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\INSERT_IDLE_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000AAAB"
    )
    port map (
      I0 => I2,
      I1 => \n_0_INSERT_IDLE_i_2__1\,
      I2 => \^o2\,
      I3 => S,
      I4 => XMIT_CONFIG_INT_0,
      I5 => \^o1\,
      O => INSERT_IDLE2_out
    );
\INSERT_IDLE_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => T,
      I1 => n_0_R_reg,
      O => \n_0_INSERT_IDLE_i_2__1\
    );
INSERT_IDLE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => INSERT_IDLE2_out,
      Q => n_0_INSERT_IDLE_reg,
      R => \<const0>\
    );
\R_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0D0C0C0C0C0C"
    )
    port map (
      I0 => S,
      I1 => T,
      I2 => I1,
      I3 => TX_ER_REG1,
      I4 => TX_EVEN,
      I5 => n_0_R_reg,
      O => \n_0_R_i_1__4\
    );
R_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_R_i_1__4\,
      Q => n_0_R_reg,
      R => \<const0>\
    );
\S_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888A8AA88888888"
    )
    port map (
      I0 => n_0_XMIT_DATA_INT_reg,
      I1 => TRIGGER_S,
      I2 => TX_ER_REG1,
      I3 => TX_EVEN,
      I4 => TX_EN_REG1,
      I5 => gmii_tx_en_out_ch2,
      O => S0
    );
S_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => S0,
      Q => S,
      R => I1
    );
\TRIGGER_S_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => TX_EN_REG1,
      I1 => gmii_tx_en_out_ch2,
      I2 => TX_ER_REG1,
      I3 => TX_EVEN,
      O => TRIGGER_S0
    );
TRIGGER_S_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => TRIGGER_S0,
      Q => TRIGGER_S,
      R => I1
    );
\TRIGGER_T_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => TX_EN_REG1,
      I1 => gmii_tx_en_out_ch2,
      O => p_20_in
    );
TRIGGER_T_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => p_20_in,
      Q => TRIGGER_T,
      R => I1
    );
\TXD_REG1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I7(0),
      Q => TXD_REG1(0),
      R => \<const0>\
    );
\TXD_REG1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I7(1),
      Q => TXD_REG1(1),
      R => \<const0>\
    );
\TXD_REG1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I7(2),
      Q => TXD_REG1(2),
      R => \<const0>\
    );
\TXD_REG1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I7(3),
      Q => TXD_REG1(3),
      R => \<const0>\
    );
\TXD_REG1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I7(4),
      Q => TXD_REG1(4),
      R => \<const0>\
    );
\TXD_REG1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I7(5),
      Q => TXD_REG1(5),
      R => \<const0>\
    );
\TXD_REG1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I7(6),
      Q => TXD_REG1(6),
      R => \<const0>\
    );
\TXD_REG1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I7(7),
      Q => TXD_REG1(7),
      R => \<const0>\
    );
\TX_CONFIG[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_CODE_GRP_CNT_reg[1]\,
      I1 => TX_EVEN,
      O => \n_0_TX_CONFIG[15]_i_1__1\
    );
\TX_CONFIG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__1\,
      D => I6(0),
      Q => TX_CONFIG(0),
      R => I1
    );
\TX_CONFIG_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__1\,
      D => I6(10),
      Q => TX_CONFIG(10),
      R => I1
    );
\TX_CONFIG_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__1\,
      D => I6(11),
      Q => TX_CONFIG(11),
      R => I1
    );
\TX_CONFIG_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__1\,
      D => I6(12),
      Q => TX_CONFIG(12),
      R => I1
    );
\TX_CONFIG_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__1\,
      D => I6(13),
      Q => TX_CONFIG(13),
      R => I1
    );
\TX_CONFIG_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__1\,
      D => I6(14),
      Q => TX_CONFIG(14),
      R => I1
    );
\TX_CONFIG_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__1\,
      D => I6(15),
      Q => TX_CONFIG(15),
      R => I1
    );
\TX_CONFIG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__1\,
      D => I6(1),
      Q => TX_CONFIG(1),
      R => I1
    );
\TX_CONFIG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__1\,
      D => I6(2),
      Q => TX_CONFIG(2),
      R => I1
    );
\TX_CONFIG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__1\,
      D => I6(3),
      Q => TX_CONFIG(3),
      R => I1
    );
\TX_CONFIG_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__1\,
      D => I6(4),
      Q => TX_CONFIG(4),
      R => I1
    );
\TX_CONFIG_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__1\,
      D => I6(5),
      Q => TX_CONFIG(5),
      R => I1
    );
\TX_CONFIG_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__1\,
      D => I6(6),
      Q => TX_CONFIG(6),
      R => I1
    );
\TX_CONFIG_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__1\,
      D => I6(7),
      Q => TX_CONFIG(7),
      R => I1
    );
\TX_CONFIG_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__1\,
      D => I6(8),
      Q => TX_CONFIG(8),
      R => I1
    );
\TX_CONFIG_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__1\,
      D => I6(9),
      Q => TX_CONFIG(9),
      R => I1
    );
TX_EN_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_tx_en_out_ch2,
      Q => TX_EN_REG1,
      R => \<const0>\
    );
TX_ER_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_tx_er_out_ch2,
      Q => TX_ER_REG1,
      R => \<const0>\
    );
\TX_PACKET_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5150"
    )
    port map (
      I0 => I1,
      I1 => T,
      I2 => S,
      I3 => \^o1\,
      O => \n_0_TX_PACKET_i_1__1\
    );
TX_PACKET_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_PACKET_i_1__1\,
      Q => \^o1\,
      R => \<const0>\
    );
\T_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00E000E000E0"
    )
    port map (
      I0 => S,
      I1 => \^o1\,
      I2 => TX_EN_REG1,
      I3 => gmii_tx_en_out_ch2,
      I4 => TRIGGER_T,
      I5 => \^o2\,
      O => T0
    );
T_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => T0,
      Q => T,
      R => I1
    );
\USE_QSGMII_DATA.TXCHARISK_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      I0 => CODE_GRPISK,
      I1 => TX_EVEN,
      I2 => n_0_INSERT_IDLE_reg,
      I3 => I1,
      O => \n_0_USE_QSGMII_DATA.TXCHARISK_i_1__1\
    );
\USE_QSGMII_DATA.TXCHARISK_reg\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXCHARISK_i_1__1\,
      Q => TXCHARISK_INT,
      R => \<const0>\
    );
\USE_QSGMII_DATA.TXDATA[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => CODE_GRP(0),
      I1 => n_0_INSERT_IDLE_reg,
      I2 => TX_EVEN,
      O => \n_0_USE_QSGMII_DATA.TXDATA[0]_i_1__1\
    );
\USE_QSGMII_DATA.TXDATA[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      I0 => CODE_GRP(1),
      I1 => TX_EVEN,
      I2 => n_0_INSERT_IDLE_reg,
      I3 => I1,
      O => \n_0_USE_QSGMII_DATA.TXDATA[1]_i_1__1\
    );
\USE_QSGMII_DATA.TXDATA[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => CODE_GRP(2),
      I1 => n_0_INSERT_IDLE_reg,
      I2 => TX_EVEN,
      O => \n_0_USE_QSGMII_DATA.TXDATA[2]_i_1__1\
    );
\USE_QSGMII_DATA.TXDATA[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      I0 => CODE_GRP(3),
      I1 => TX_EVEN,
      I2 => n_0_INSERT_IDLE_reg,
      I3 => I1,
      O => \n_0_USE_QSGMII_DATA.TXDATA[3]_i_1__1\
    );
\USE_QSGMII_DATA.TXDATA[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      I0 => CODE_GRP(4),
      I1 => TX_EVEN,
      I2 => n_0_INSERT_IDLE_reg,
      I3 => I1,
      O => \n_0_USE_QSGMII_DATA.TXDATA[4]_i_1__1\
    );
\USE_QSGMII_DATA.TXDATA[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      I0 => CODE_GRP(5),
      I1 => TX_EVEN,
      I2 => n_0_INSERT_IDLE_reg,
      I3 => I1,
      O => \n_0_USE_QSGMII_DATA.TXDATA[5]_i_1__1\
    );
\USE_QSGMII_DATA.TXDATA[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => CODE_GRP(6),
      I1 => n_0_INSERT_IDLE_reg,
      I2 => TX_EVEN,
      O => \n_0_USE_QSGMII_DATA.TXDATA[6]_i_1__1\
    );
\USE_QSGMII_DATA.TXDATA[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => CODE_GRP(7),
      I1 => n_0_INSERT_IDLE_reg,
      I2 => TX_EVEN,
      O => \n_0_USE_QSGMII_DATA.TXDATA[7]_i_1__1\
    );
\USE_QSGMII_DATA.TXDATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[0]_i_1__1\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[0]\,
      R => I1
    );
\USE_QSGMII_DATA.TXDATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[1]_i_1__1\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[1]\,
      R => \<const0>\
    );
\USE_QSGMII_DATA.TXDATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[2]_i_1__1\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[2]\,
      R => I1
    );
\USE_QSGMII_DATA.TXDATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[3]_i_1__1\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[3]\,
      R => \<const0>\
    );
\USE_QSGMII_DATA.TXDATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[4]_i_1__1\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[4]\,
      R => \<const0>\
    );
\USE_QSGMII_DATA.TXDATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[5]_i_1__1\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[5]\,
      R => \<const0>\
    );
\USE_QSGMII_DATA.TXDATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[6]_i_1__1\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[6]\,
      R => I1
    );
\USE_QSGMII_DATA.TXDATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[7]_i_1__1\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[7]\,
      R => I1
    );
\USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TXCHARISK_INT,
      I1 => LOOPBACK,
      I2 => RXCHARISCOMMA_USR,
      O => O5
    );
\USE_ROCKET_IO.NO_1588.RXCHARISK_INT_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TXCHARISK_INT,
      I1 => LOOPBACK,
      I2 => RXCHARISK_USR,
      O => O4
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[0]\,
      I1 => LOOPBACK,
      I2 => Q(0),
      O => D(0)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[1]\,
      I1 => LOOPBACK,
      I2 => Q(1),
      O => D(1)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[2]\,
      I1 => LOOPBACK,
      I2 => Q(2),
      O => D(2)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[3]\,
      I1 => LOOPBACK,
      I2 => Q(3),
      O => D(3)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[4]\,
      I1 => LOOPBACK,
      I2 => Q(4),
      O => D(4)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[5]\,
      I1 => LOOPBACK,
      I2 => Q(5),
      O => D(5)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[6]\,
      I1 => LOOPBACK,
      I2 => Q(6),
      O => D(6)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[7]\,
      I1 => LOOPBACK,
      I2 => Q(7),
      O => D(7)
    );
\USE_ROCKET_IO.TXCHARISK_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TX_EVEN,
      I1 => LOOPBACK,
      I2 => TXCHARISK_INT,
      O => O3
    );
\USE_ROCKET_IO.TXDATA[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[0]\,
      I1 => LOOPBACK,
      I2 => I1,
      O => O11(0)
    );
\USE_ROCKET_IO.TXDATA[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[1]\,
      I1 => LOOPBACK,
      I2 => I1,
      O => O11(1)
    );
\USE_ROCKET_IO.TXDATA[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TX_EVEN,
      I1 => LOOPBACK,
      I2 => \n_0_USE_QSGMII_DATA.TXDATA_reg[2]\,
      O => O10
    );
\USE_ROCKET_IO.TXDATA[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TX_EVEN,
      I1 => LOOPBACK,
      I2 => \n_0_USE_QSGMII_DATA.TXDATA_reg[3]\,
      O => O9
    );
\USE_ROCKET_IO.TXDATA[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => I1,
      I1 => \n_0_USE_QSGMII_DATA.TXDATA_reg[4]\,
      I2 => LOOPBACK,
      O => O11(2)
    );
\USE_ROCKET_IO.TXDATA[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TX_EVEN,
      I1 => LOOPBACK,
      I2 => \n_0_USE_QSGMII_DATA.TXDATA_reg[5]\,
      O => O8
    );
\USE_ROCKET_IO.TXDATA[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
    port map (
      I0 => TX_EVEN,
      I1 => LOOPBACK,
      I2 => \n_0_USE_QSGMII_DATA.TXDATA_reg[6]\,
      O => O6
    );
\USE_ROCKET_IO.TXDATA[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TX_EVEN,
      I1 => LOOPBACK,
      I2 => \n_0_USE_QSGMII_DATA.TXDATA_reg[7]\,
      O => O7
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\V_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3222"
    )
    port map (
      I0 => \n_0_V_i_2__1\,
      I1 => I1,
      I2 => S,
      I3 => \^o2\,
      O => \n_0_V_i_1__1\
    );
\V_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888888"
    )
    port map (
      I0 => n_0_XMIT_DATA_INT_reg,
      I1 => I3,
      I2 => \^o1\,
      I3 => TX_ER_REG1,
      I4 => TX_EN_REG1,
      O => \n_0_V_i_2__1\
    );
V_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_V_i_1__1\,
      Q => \^o2\,
      R => \<const0>\
    );
\XMIT_CONFIG_INT_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20002"
    )
    port map (
      I0 => XMIT_CONFIG_INT,
      I1 => I5,
      I2 => \n_0_CODE_GRP_CNT_reg[1]\,
      I3 => TX_EVEN,
      I4 => XMIT_CONFIG_INT_0,
      O => \n_0_XMIT_CONFIG_INT_i_1__1\
    );
XMIT_CONFIG_INT_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_XMIT_CONFIG_INT_i_1__1\,
      Q => XMIT_CONFIG_INT_0,
      S => I1
    );
\XMIT_DATA_INT_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => XMIT_DATA,
      I1 => \n_0_CODE_GRP_CNT_reg[1]\,
      I2 => TX_EVEN,
      I3 => n_0_XMIT_DATA_INT_reg,
      O => \n_0_XMIT_DATA_INT_i_1__4\
    );
XMIT_DATA_INT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_XMIT_DATA_INT_i_1__4\,
      Q => n_0_XMIT_DATA_INT_reg,
      R => I1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiTX__parameterized0_33\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gmii_tx_er_out_ch1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_en_out_ch1 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    LOOPBACK : in STD_LOGIC;
    RXCHARISK_USR : in STD_LOGIC;
    RXCHARISCOMMA_USR : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I4 : in STD_LOGIC;
    XMIT_CONFIG_INT : in STD_LOGIC;
    I5 : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiTX__parameterized0_33\ : entity is "TX";
end \quadsgmiiTX__parameterized0_33\;

architecture STRUCTURE of \quadsgmiiTX__parameterized0_33\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal CODE_GRP : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CODE_GRPISK : STD_LOGIC;
  signal INSERT_IDLE2_out : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal T : STD_LOGIC;
  signal T0 : STD_LOGIC;
  signal TRIGGER_S : STD_LOGIC;
  signal TRIGGER_S0 : STD_LOGIC;
  signal TRIGGER_T : STD_LOGIC;
  signal TXCHARISK_INT : STD_LOGIC;
  signal TXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TX_CONFIG : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal TX_EN_REG1 : STD_LOGIC;
  signal TX_ER_REG1 : STD_LOGIC;
  signal TX_EVEN : STD_LOGIC;
  signal XMIT_CONFIG_INT_0 : STD_LOGIC;
  signal \n_0_C1_OR_C2_i_1__0\ : STD_LOGIC;
  signal n_0_C1_OR_C2_reg : STD_LOGIC;
  signal \n_0_CODE_GRPISK_i_1__0\ : STD_LOGIC;
  signal \n_0_CODE_GRPISK_i_2__0\ : STD_LOGIC;
  signal \n_0_CODE_GRP[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_CODE_GRP[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_CODE_GRP[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_CODE_GRP[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_CODE_GRP[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_CODE_GRP[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_CODE_GRP[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_CODE_GRP[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_CODE_GRP[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_CODE_GRP[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_CODE_GRP[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_CODE_GRP[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_CODE_GRP[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_CODE_GRP[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_CODE_GRP_CNT_reg[1]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[0]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[1]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[2]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[3]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[4]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[5]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[6]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[7]\ : STD_LOGIC;
  signal \n_0_INSERT_IDLE_i_2__0\ : STD_LOGIC;
  signal n_0_INSERT_IDLE_reg : STD_LOGIC;
  signal \n_0_R_i_1__2\ : STD_LOGIC;
  signal n_0_R_reg : STD_LOGIC;
  signal \n_0_TX_CONFIG[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_TX_PACKET_i_1__0\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXCHARISK_i_1__0\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[0]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[1]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[2]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[3]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[4]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[5]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[6]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[7]\ : STD_LOGIC;
  signal \n_0_V_i_1__0\ : STD_LOGIC;
  signal \n_0_V_i_2__0\ : STD_LOGIC;
  signal \n_0_XMIT_CONFIG_INT_i_1__0\ : STD_LOGIC;
  signal \n_0_XMIT_DATA_INT_i_1__2\ : STD_LOGIC;
  signal n_0_XMIT_DATA_INT_reg : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CODE_GRPISK_i_2__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \CODE_GRP[0]_i_2__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \CODE_GRP[3]_i_2__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \CODE_GRP[6]_i_2__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \CODE_GRP[7]_i_2__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \CODE_GRP_CNT[1]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \INSERT_IDLE_i_2__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \TRIGGER_S_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \TRIGGER_T_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXCHARISK_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[0]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[1]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[2]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[4]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[5]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[6]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[7]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXCHARISK_INT_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[0]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[1]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[2]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[4]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[5]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[6]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[7]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXCHARISK_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[0]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[1]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[2]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[3]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[4]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[5]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[6]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[7]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \XMIT_CONFIG_INT_i_1__0\ : label is "soft_lutpair168";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
\C1_OR_C2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006A2A"
    )
    port map (
      I0 => n_0_C1_OR_C2_reg,
      I1 => TX_EVEN,
      I2 => \n_0_CODE_GRP_CNT_reg[1]\,
      I3 => XMIT_CONFIG_INT_0,
      I4 => I1,
      O => \n_0_C1_OR_C2_i_1__0\
    );
C1_OR_C2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_C1_OR_C2_i_1__0\,
      Q => n_0_C1_OR_C2_reg,
      R => \<const0>\
    );
\CODE_GRPISK_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30303030FFFF55FF"
    )
    port map (
      I0 => \^o1\,
      I1 => \n_0_CODE_GRP_CNT_reg[1]\,
      I2 => TX_EVEN,
      I3 => \n_0_CODE_GRPISK_i_2__0\,
      I4 => I4,
      I5 => XMIT_CONFIG_INT_0,
      O => \n_0_CODE_GRPISK_i_1__0\
    );
\CODE_GRPISK_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => S,
      I1 => n_0_R_reg,
      I2 => T,
      O => \n_0_CODE_GRPISK_i_2__0\
    );
CODE_GRPISK_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRPISK_i_1__0\,
      Q => CODE_GRPISK,
      R => \<const0>\
    );
\CODE_GRP[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B888B88888888"
    )
    port map (
      I0 => \n_0_CONFIG_DATA_reg[0]\,
      I1 => XMIT_CONFIG_INT_0,
      I2 => I3,
      I3 => \^o2\,
      I4 => S,
      I5 => \n_0_CODE_GRP[0]_i_2__0\,
      O => \n_0_CODE_GRP[0]_i_1__0\
    );
\CODE_GRP[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
    port map (
      I0 => T,
      I1 => n_0_R_reg,
      I2 => S,
      I3 => TXD_REG1(0),
      I4 => \^o1\,
      O => \n_0_CODE_GRP[0]_i_2__0\
    );
\CODE_GRP[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA03"
    )
    port map (
      I0 => \n_0_CONFIG_DATA_reg[1]\,
      I1 => \n_0_CODE_GRP[1]_i_2__0\,
      I2 => I3,
      I3 => XMIT_CONFIG_INT_0,
      O => \n_0_CODE_GRP[1]_i_1__0\
    );
\CODE_GRP[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101110111011"
    )
    port map (
      I0 => \^o2\,
      I1 => S,
      I2 => T,
      I3 => n_0_R_reg,
      I4 => TXD_REG1(1),
      I5 => \^o1\,
      O => \n_0_CODE_GRP[1]_i_2__0\
    );
\CODE_GRP[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
    port map (
      I0 => I3,
      I1 => \n_0_CODE_GRP[2]_i_2__0\,
      I2 => XMIT_CONFIG_INT_0,
      I3 => \n_0_CONFIG_DATA_reg[2]\,
      O => \n_0_CODE_GRP[2]_i_1__0\
    );
\CODE_GRP[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFEF"
    )
    port map (
      I0 => TXD_REG1(2),
      I1 => \^o2\,
      I2 => \^o1\,
      I3 => T,
      I4 => n_0_R_reg,
      I5 => S,
      O => \n_0_CODE_GRP[2]_i_2__0\
    );
\CODE_GRP[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B888B8B"
    )
    port map (
      I0 => \n_0_CONFIG_DATA_reg[3]\,
      I1 => XMIT_CONFIG_INT_0,
      I2 => n_0_R_reg,
      I3 => TXD_REG1(3),
      I4 => \^o1\,
      I5 => \n_0_CODE_GRP[3]_i_2__0\,
      O => \n_0_CODE_GRP[3]_i_1__0\
    );
\CODE_GRP[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => T,
      I1 => S,
      I2 => \^o2\,
      I3 => I3,
      O => \n_0_CODE_GRP[3]_i_2__0\
    );
\CODE_GRP[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
    port map (
      I0 => \n_0_CONFIG_DATA_reg[4]\,
      I1 => XMIT_CONFIG_INT_0,
      I2 => \n_0_CODE_GRP[7]_i_2__0\,
      I3 => T,
      I4 => n_0_R_reg,
      I5 => TXD_REG1(4),
      O => \n_0_CODE_GRP[4]_i_1__0\
    );
\CODE_GRP[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
    port map (
      I0 => \n_0_CONFIG_DATA_reg[5]\,
      I1 => XMIT_CONFIG_INT_0,
      I2 => \n_0_CODE_GRP[7]_i_2__0\,
      I3 => T,
      I4 => n_0_R_reg,
      I5 => TXD_REG1(5),
      O => \n_0_CODE_GRP[5]_i_1__0\
    );
\CODE_GRP[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000EA00EA"
    )
    port map (
      I0 => \n_0_CODE_GRP[6]_i_2__0\,
      I1 => TXD_REG1(6),
      I2 => \^o1\,
      I3 => I3,
      I4 => \n_0_CONFIG_DATA_reg[6]\,
      I5 => XMIT_CONFIG_INT_0,
      O => \n_0_CODE_GRP[6]_i_1__0\
    );
\CODE_GRP[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => n_0_R_reg,
      I1 => T,
      I2 => \^o2\,
      I3 => S,
      O => \n_0_CODE_GRP[6]_i_2__0\
    );
\CODE_GRP[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
    port map (
      I0 => \n_0_CONFIG_DATA_reg[7]\,
      I1 => XMIT_CONFIG_INT_0,
      I2 => \n_0_CODE_GRP[7]_i_2__0\,
      I3 => T,
      I4 => n_0_R_reg,
      I5 => TXD_REG1(7),
      O => \n_0_CODE_GRP[7]_i_1__0\
    );
\CODE_GRP[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => \^o2\,
      I1 => I3,
      I2 => \^o1\,
      I3 => S,
      O => \n_0_CODE_GRP[7]_i_2__0\
    );
\CODE_GRP_CNT[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => TX_EVEN,
      O => \plusOp__0\(0)
    );
\CODE_GRP_CNT[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_CODE_GRP_CNT_reg[1]\,
      I1 => TX_EVEN,
      O => \plusOp__0\(1)
    );
\CODE_GRP_CNT_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \plusOp__0\(0),
      Q => TX_EVEN,
      S => I1
    );
\CODE_GRP_CNT_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \plusOp__0\(1),
      Q => \n_0_CODE_GRP_CNT_reg[1]\,
      S => I1
    );
\CODE_GRP_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[0]_i_1__0\,
      Q => CODE_GRP(0),
      R => \<const0>\
    );
\CODE_GRP_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[1]_i_1__0\,
      Q => CODE_GRP(1),
      R => \<const0>\
    );
\CODE_GRP_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[2]_i_1__0\,
      Q => CODE_GRP(2),
      R => \<const0>\
    );
\CODE_GRP_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[3]_i_1__0\,
      Q => CODE_GRP(3),
      R => \<const0>\
    );
\CODE_GRP_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[4]_i_1__0\,
      Q => CODE_GRP(4),
      R => \<const0>\
    );
\CODE_GRP_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[5]_i_1__0\,
      Q => CODE_GRP(5),
      R => \<const0>\
    );
\CODE_GRP_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[6]_i_1__0\,
      Q => CODE_GRP(6),
      R => \<const0>\
    );
\CODE_GRP_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[7]_i_1__0\,
      Q => CODE_GRP(7),
      R => \<const0>\
    );
\CONFIG_DATA[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF50C050"
    )
    port map (
      I0 => n_0_C1_OR_C2_reg,
      I1 => TX_CONFIG(8),
      I2 => TX_EVEN,
      I3 => \n_0_CODE_GRP_CNT_reg[1]\,
      I4 => TX_CONFIG(0),
      O => \n_0_CONFIG_DATA[0]_i_1__0\
    );
\CONFIG_DATA[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => TX_CONFIG(9),
      I1 => n_0_C1_OR_C2_reg,
      I2 => TX_EVEN,
      I3 => \n_0_CODE_GRP_CNT_reg[1]\,
      I4 => TX_CONFIG(1),
      O => \n_0_CONFIG_DATA[1]_i_1__0\
    );
\CONFIG_DATA[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0BBF3BB"
    )
    port map (
      I0 => TX_CONFIG(2),
      I1 => \n_0_CODE_GRP_CNT_reg[1]\,
      I2 => TX_CONFIG(10),
      I3 => TX_EVEN,
      I4 => n_0_C1_OR_C2_reg,
      O => \n_0_CONFIG_DATA[2]_i_1__0\
    );
\CONFIG_DATA[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B833"
    )
    port map (
      I0 => TX_CONFIG(11),
      I1 => TX_EVEN,
      I2 => TX_CONFIG(3),
      I3 => \n_0_CODE_GRP_CNT_reg[1]\,
      O => \n_0_CONFIG_DATA[3]_i_1__0\
    );
\CONFIG_DATA[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0BBF3BB"
    )
    port map (
      I0 => TX_CONFIG(4),
      I1 => \n_0_CODE_GRP_CNT_reg[1]\,
      I2 => TX_CONFIG(12),
      I3 => TX_EVEN,
      I4 => n_0_C1_OR_C2_reg,
      O => \n_0_CONFIG_DATA[4]_i_1__0\
    );
\CONFIG_DATA[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0BBF3BB"
    )
    port map (
      I0 => TX_CONFIG(5),
      I1 => \n_0_CODE_GRP_CNT_reg[1]\,
      I2 => TX_CONFIG(13),
      I3 => TX_EVEN,
      I4 => n_0_C1_OR_C2_reg,
      O => \n_0_CONFIG_DATA[5]_i_1__0\
    );
\CONFIG_DATA[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => TX_CONFIG(14),
      I1 => n_0_C1_OR_C2_reg,
      I2 => TX_EVEN,
      I3 => \n_0_CODE_GRP_CNT_reg[1]\,
      I4 => TX_CONFIG(6),
      O => \n_0_CONFIG_DATA[6]_i_1__0\
    );
\CONFIG_DATA[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0BBF3BB"
    )
    port map (
      I0 => TX_CONFIG(7),
      I1 => \n_0_CODE_GRP_CNT_reg[1]\,
      I2 => TX_CONFIG(15),
      I3 => TX_EVEN,
      I4 => n_0_C1_OR_C2_reg,
      O => \n_0_CONFIG_DATA[7]_i_1__0\
    );
\CONFIG_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[0]_i_1__0\,
      Q => \n_0_CONFIG_DATA_reg[0]\,
      R => I1
    );
\CONFIG_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[1]_i_1__0\,
      Q => \n_0_CONFIG_DATA_reg[1]\,
      R => I1
    );
\CONFIG_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[2]_i_1__0\,
      Q => \n_0_CONFIG_DATA_reg[2]\,
      R => I1
    );
\CONFIG_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[3]_i_1__0\,
      Q => \n_0_CONFIG_DATA_reg[3]\,
      R => I1
    );
\CONFIG_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[4]_i_1__0\,
      Q => \n_0_CONFIG_DATA_reg[4]\,
      R => I1
    );
\CONFIG_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[5]_i_1__0\,
      Q => \n_0_CONFIG_DATA_reg[5]\,
      R => I1
    );
\CONFIG_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[6]_i_1__0\,
      Q => \n_0_CONFIG_DATA_reg[6]\,
      R => I1
    );
\CONFIG_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[7]_i_1__0\,
      Q => \n_0_CONFIG_DATA_reg[7]\,
      R => I1
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\INSERT_IDLE_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000AAAB"
    )
    port map (
      I0 => I3,
      I1 => \n_0_INSERT_IDLE_i_2__0\,
      I2 => \^o2\,
      I3 => S,
      I4 => XMIT_CONFIG_INT_0,
      I5 => \^o1\,
      O => INSERT_IDLE2_out
    );
\INSERT_IDLE_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => T,
      I1 => n_0_R_reg,
      O => \n_0_INSERT_IDLE_i_2__0\
    );
INSERT_IDLE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => INSERT_IDLE2_out,
      Q => n_0_INSERT_IDLE_reg,
      R => \<const0>\
    );
\R_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0D0C0C0C0C0C"
    )
    port map (
      I0 => S,
      I1 => T,
      I2 => I1,
      I3 => TX_ER_REG1,
      I4 => TX_EVEN,
      I5 => n_0_R_reg,
      O => \n_0_R_i_1__2\
    );
R_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_R_i_1__2\,
      Q => n_0_R_reg,
      R => \<const0>\
    );
\S_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888A8AA88888888"
    )
    port map (
      I0 => n_0_XMIT_DATA_INT_reg,
      I1 => TRIGGER_S,
      I2 => TX_ER_REG1,
      I3 => TX_EVEN,
      I4 => TX_EN_REG1,
      I5 => gmii_tx_en_out_ch1,
      O => S0
    );
S_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => S0,
      Q => S,
      R => I1
    );
\TRIGGER_S_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => TX_EN_REG1,
      I1 => gmii_tx_en_out_ch1,
      I2 => TX_ER_REG1,
      I3 => TX_EVEN,
      O => TRIGGER_S0
    );
TRIGGER_S_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => TRIGGER_S0,
      Q => TRIGGER_S,
      R => I1
    );
\TRIGGER_T_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => TX_EN_REG1,
      I1 => gmii_tx_en_out_ch1,
      O => p_20_in
    );
TRIGGER_T_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => p_20_in,
      Q => TRIGGER_T,
      R => I1
    );
\TXD_REG1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I10(0),
      Q => TXD_REG1(0),
      R => \<const0>\
    );
\TXD_REG1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I10(1),
      Q => TXD_REG1(1),
      R => \<const0>\
    );
\TXD_REG1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I10(2),
      Q => TXD_REG1(2),
      R => \<const0>\
    );
\TXD_REG1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I10(3),
      Q => TXD_REG1(3),
      R => \<const0>\
    );
\TXD_REG1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I10(4),
      Q => TXD_REG1(4),
      R => \<const0>\
    );
\TXD_REG1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I10(5),
      Q => TXD_REG1(5),
      R => \<const0>\
    );
\TXD_REG1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I10(6),
      Q => TXD_REG1(6),
      R => \<const0>\
    );
\TXD_REG1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I10(7),
      Q => TXD_REG1(7),
      R => \<const0>\
    );
\TX_CONFIG[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_CODE_GRP_CNT_reg[1]\,
      I1 => TX_EVEN,
      O => \n_0_TX_CONFIG[15]_i_1__0\
    );
\TX_CONFIG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__0\,
      D => I6(0),
      Q => TX_CONFIG(0),
      R => I1
    );
\TX_CONFIG_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__0\,
      D => I6(10),
      Q => TX_CONFIG(10),
      R => I1
    );
\TX_CONFIG_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__0\,
      D => I6(11),
      Q => TX_CONFIG(11),
      R => I1
    );
\TX_CONFIG_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__0\,
      D => I6(12),
      Q => TX_CONFIG(12),
      R => I1
    );
\TX_CONFIG_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__0\,
      D => I6(13),
      Q => TX_CONFIG(13),
      R => I1
    );
\TX_CONFIG_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__0\,
      D => I6(14),
      Q => TX_CONFIG(14),
      R => I1
    );
\TX_CONFIG_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__0\,
      D => I6(15),
      Q => TX_CONFIG(15),
      R => I1
    );
\TX_CONFIG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__0\,
      D => I6(1),
      Q => TX_CONFIG(1),
      R => I1
    );
\TX_CONFIG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__0\,
      D => I6(2),
      Q => TX_CONFIG(2),
      R => I1
    );
\TX_CONFIG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__0\,
      D => I6(3),
      Q => TX_CONFIG(3),
      R => I1
    );
\TX_CONFIG_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__0\,
      D => I6(4),
      Q => TX_CONFIG(4),
      R => I1
    );
\TX_CONFIG_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__0\,
      D => I6(5),
      Q => TX_CONFIG(5),
      R => I1
    );
\TX_CONFIG_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__0\,
      D => I6(6),
      Q => TX_CONFIG(6),
      R => I1
    );
\TX_CONFIG_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__0\,
      D => I6(7),
      Q => TX_CONFIG(7),
      R => I1
    );
\TX_CONFIG_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__0\,
      D => I6(8),
      Q => TX_CONFIG(8),
      R => I1
    );
\TX_CONFIG_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1__0\,
      D => I6(9),
      Q => TX_CONFIG(9),
      R => I1
    );
TX_EN_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_tx_en_out_ch1,
      Q => TX_EN_REG1,
      R => \<const0>\
    );
TX_ER_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_tx_er_out_ch1,
      Q => TX_ER_REG1,
      R => \<const0>\
    );
\TX_PACKET_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5150"
    )
    port map (
      I0 => I1,
      I1 => T,
      I2 => S,
      I3 => \^o1\,
      O => \n_0_TX_PACKET_i_1__0\
    );
TX_PACKET_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_TX_PACKET_i_1__0\,
      Q => \^o1\,
      R => \<const0>\
    );
\T_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00E000E000E0"
    )
    port map (
      I0 => S,
      I1 => \^o1\,
      I2 => TX_EN_REG1,
      I3 => gmii_tx_en_out_ch1,
      I4 => TRIGGER_T,
      I5 => \^o2\,
      O => T0
    );
T_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => T0,
      Q => T,
      R => I1
    );
\USE_QSGMII_DATA.TXCHARISK_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      I0 => CODE_GRPISK,
      I1 => TX_EVEN,
      I2 => n_0_INSERT_IDLE_reg,
      I3 => I1,
      O => \n_0_USE_QSGMII_DATA.TXCHARISK_i_1__0\
    );
\USE_QSGMII_DATA.TXCHARISK_reg\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXCHARISK_i_1__0\,
      Q => TXCHARISK_INT,
      R => \<const0>\
    );
\USE_QSGMII_DATA.TXDATA[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => CODE_GRP(0),
      I1 => n_0_INSERT_IDLE_reg,
      I2 => TX_EVEN,
      O => \n_0_USE_QSGMII_DATA.TXDATA[0]_i_1__0\
    );
\USE_QSGMII_DATA.TXDATA[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      I0 => CODE_GRP(1),
      I1 => TX_EVEN,
      I2 => n_0_INSERT_IDLE_reg,
      I3 => I1,
      O => \n_0_USE_QSGMII_DATA.TXDATA[1]_i_1__0\
    );
\USE_QSGMII_DATA.TXDATA[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => CODE_GRP(2),
      I1 => n_0_INSERT_IDLE_reg,
      I2 => TX_EVEN,
      O => \n_0_USE_QSGMII_DATA.TXDATA[2]_i_1__0\
    );
\USE_QSGMII_DATA.TXDATA[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      I0 => CODE_GRP(3),
      I1 => TX_EVEN,
      I2 => n_0_INSERT_IDLE_reg,
      I3 => I1,
      O => \n_0_USE_QSGMII_DATA.TXDATA[3]_i_1__0\
    );
\USE_QSGMII_DATA.TXDATA[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      I0 => CODE_GRP(4),
      I1 => TX_EVEN,
      I2 => n_0_INSERT_IDLE_reg,
      I3 => I1,
      O => \n_0_USE_QSGMII_DATA.TXDATA[4]_i_1__0\
    );
\USE_QSGMII_DATA.TXDATA[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      I0 => CODE_GRP(5),
      I1 => TX_EVEN,
      I2 => n_0_INSERT_IDLE_reg,
      I3 => I1,
      O => \n_0_USE_QSGMII_DATA.TXDATA[5]_i_1__0\
    );
\USE_QSGMII_DATA.TXDATA[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => CODE_GRP(6),
      I1 => n_0_INSERT_IDLE_reg,
      I2 => TX_EVEN,
      O => \n_0_USE_QSGMII_DATA.TXDATA[6]_i_1__0\
    );
\USE_QSGMII_DATA.TXDATA[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => CODE_GRP(7),
      I1 => n_0_INSERT_IDLE_reg,
      I2 => TX_EVEN,
      O => \n_0_USE_QSGMII_DATA.TXDATA[7]_i_1__0\
    );
\USE_QSGMII_DATA.TXDATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[0]_i_1__0\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[0]\,
      R => I1
    );
\USE_QSGMII_DATA.TXDATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[1]_i_1__0\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[1]\,
      R => \<const0>\
    );
\USE_QSGMII_DATA.TXDATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[2]_i_1__0\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[2]\,
      R => I1
    );
\USE_QSGMII_DATA.TXDATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[3]_i_1__0\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[3]\,
      R => \<const0>\
    );
\USE_QSGMII_DATA.TXDATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[4]_i_1__0\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[4]\,
      R => \<const0>\
    );
\USE_QSGMII_DATA.TXDATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[5]_i_1__0\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[5]\,
      R => \<const0>\
    );
\USE_QSGMII_DATA.TXDATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[6]_i_1__0\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[6]\,
      R => I1
    );
\USE_QSGMII_DATA.TXDATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[7]_i_1__0\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[7]\,
      R => I1
    );
\USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TXCHARISK_INT,
      I1 => LOOPBACK,
      I2 => RXCHARISCOMMA_USR,
      O => O5
    );
\USE_ROCKET_IO.NO_1588.RXCHARISK_INT_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TXCHARISK_INT,
      I1 => LOOPBACK,
      I2 => RXCHARISK_USR,
      O => O4
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[0]\,
      I1 => LOOPBACK,
      I2 => Q(0),
      O => D(0)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[1]\,
      I1 => LOOPBACK,
      I2 => Q(1),
      O => D(1)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[2]\,
      I1 => LOOPBACK,
      I2 => Q(2),
      O => D(2)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[3]\,
      I1 => LOOPBACK,
      I2 => Q(3),
      O => D(3)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[4]\,
      I1 => LOOPBACK,
      I2 => Q(4),
      O => D(4)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[5]\,
      I1 => LOOPBACK,
      I2 => Q(5),
      O => D(5)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[6]\,
      I1 => LOOPBACK,
      I2 => Q(6),
      O => D(6)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[7]\,
      I1 => LOOPBACK,
      I2 => Q(7),
      O => D(7)
    );
\USE_ROCKET_IO.TXCHARISK_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TX_EVEN,
      I1 => LOOPBACK,
      I2 => TXCHARISK_INT,
      O => O3
    );
\USE_ROCKET_IO.TXDATA[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[0]\,
      I1 => LOOPBACK,
      I2 => I1,
      O => O11(0)
    );
\USE_ROCKET_IO.TXDATA[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[1]\,
      I1 => LOOPBACK,
      I2 => I1,
      O => O11(1)
    );
\USE_ROCKET_IO.TXDATA[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TX_EVEN,
      I1 => LOOPBACK,
      I2 => \n_0_USE_QSGMII_DATA.TXDATA_reg[2]\,
      O => O10
    );
\USE_ROCKET_IO.TXDATA[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TX_EVEN,
      I1 => LOOPBACK,
      I2 => \n_0_USE_QSGMII_DATA.TXDATA_reg[3]\,
      O => O9
    );
\USE_ROCKET_IO.TXDATA[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => I1,
      I1 => \n_0_USE_QSGMII_DATA.TXDATA_reg[4]\,
      I2 => LOOPBACK,
      O => O11(2)
    );
\USE_ROCKET_IO.TXDATA[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TX_EVEN,
      I1 => LOOPBACK,
      I2 => \n_0_USE_QSGMII_DATA.TXDATA_reg[5]\,
      O => O8
    );
\USE_ROCKET_IO.TXDATA[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
    port map (
      I0 => TX_EVEN,
      I1 => LOOPBACK,
      I2 => \n_0_USE_QSGMII_DATA.TXDATA_reg[6]\,
      O => O6
    );
\USE_ROCKET_IO.TXDATA[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TX_EVEN,
      I1 => LOOPBACK,
      I2 => \n_0_USE_QSGMII_DATA.TXDATA_reg[7]\,
      O => O7
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\V_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3222"
    )
    port map (
      I0 => \n_0_V_i_2__0\,
      I1 => I1,
      I2 => S,
      I3 => \^o2\,
      O => \n_0_V_i_1__0\
    );
\V_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888888"
    )
    port map (
      I0 => n_0_XMIT_DATA_INT_reg,
      I1 => I2,
      I2 => \^o1\,
      I3 => TX_ER_REG1,
      I4 => TX_EN_REG1,
      O => \n_0_V_i_2__0\
    );
V_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_V_i_1__0\,
      Q => \^o2\,
      R => \<const0>\
    );
\XMIT_CONFIG_INT_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20002"
    )
    port map (
      I0 => XMIT_CONFIG_INT,
      I1 => I5,
      I2 => \n_0_CODE_GRP_CNT_reg[1]\,
      I3 => TX_EVEN,
      I4 => XMIT_CONFIG_INT_0,
      O => \n_0_XMIT_CONFIG_INT_i_1__0\
    );
XMIT_CONFIG_INT_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_XMIT_CONFIG_INT_i_1__0\,
      Q => XMIT_CONFIG_INT_0,
      S => I1
    );
\XMIT_DATA_INT_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => XMIT_DATA,
      I1 => \n_0_CODE_GRP_CNT_reg[1]\,
      I2 => TX_EVEN,
      I3 => n_0_XMIT_DATA_INT_reg,
      O => \n_0_XMIT_DATA_INT_i_1__2\
    );
XMIT_DATA_INT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_XMIT_DATA_INT_i_1__2\,
      Q => n_0_XMIT_DATA_INT_reg,
      R => I1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiTX__parameterized0_42\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gmii_tx_er_out_ch0 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_en_out_ch0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    LOOPBACK : in STD_LOGIC;
    RXCHARISK_USR : in STD_LOGIC;
    RXCHARISCOMMA_USR : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I3 : in STD_LOGIC;
    XMIT_CONFIG_INT : in STD_LOGIC;
    I4 : in STD_LOGIC;
    XMIT_DATA : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiTX__parameterized0_42\ : entity is "TX";
end \quadsgmiiTX__parameterized0_42\;

architecture STRUCTURE of \quadsgmiiTX__parameterized0_42\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal CODE_GRP : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CODE_GRPISK : STD_LOGIC;
  signal INSERT_IDLE2_out : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal T : STD_LOGIC;
  signal T0 : STD_LOGIC;
  signal TRIGGER_S : STD_LOGIC;
  signal TRIGGER_S0 : STD_LOGIC;
  signal TRIGGER_T : STD_LOGIC;
  signal TXCHARISK_INT : STD_LOGIC;
  signal TXD_REG1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal TX_CONFIG : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal TX_EN_REG1 : STD_LOGIC;
  signal TX_ER_REG1 : STD_LOGIC;
  signal TX_EVEN : STD_LOGIC;
  signal XMIT_CONFIG_INT_0 : STD_LOGIC;
  signal n_0_C1_OR_C2_i_1 : STD_LOGIC;
  signal n_0_C1_OR_C2_reg : STD_LOGIC;
  signal n_0_CODE_GRPISK_i_1 : STD_LOGIC;
  signal n_0_CODE_GRPISK_i_2 : STD_LOGIC;
  signal \n_0_CODE_GRP[0]_i_1\ : STD_LOGIC;
  signal \n_0_CODE_GRP[0]_i_2\ : STD_LOGIC;
  signal \n_0_CODE_GRP[1]_i_1\ : STD_LOGIC;
  signal \n_0_CODE_GRP[1]_i_2\ : STD_LOGIC;
  signal \n_0_CODE_GRP[2]_i_1\ : STD_LOGIC;
  signal \n_0_CODE_GRP[2]_i_2\ : STD_LOGIC;
  signal \n_0_CODE_GRP[3]_i_1\ : STD_LOGIC;
  signal \n_0_CODE_GRP[3]_i_2\ : STD_LOGIC;
  signal \n_0_CODE_GRP[4]_i_1\ : STD_LOGIC;
  signal \n_0_CODE_GRP[5]_i_1\ : STD_LOGIC;
  signal \n_0_CODE_GRP[6]_i_1\ : STD_LOGIC;
  signal \n_0_CODE_GRP[6]_i_2\ : STD_LOGIC;
  signal \n_0_CODE_GRP[7]_i_1\ : STD_LOGIC;
  signal \n_0_CODE_GRP[7]_i_2\ : STD_LOGIC;
  signal \n_0_CODE_GRP_CNT_reg[1]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[0]_i_1\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[1]_i_1\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[2]_i_1\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[3]_i_1\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[4]_i_1\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[5]_i_1\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[6]_i_1\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA[7]_i_1\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[0]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[1]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[2]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[3]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[4]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[5]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[6]\ : STD_LOGIC;
  signal \n_0_CONFIG_DATA_reg[7]\ : STD_LOGIC;
  signal n_0_INSERT_IDLE_i_2 : STD_LOGIC;
  signal n_0_INSERT_IDLE_reg : STD_LOGIC;
  signal \n_0_R_i_1__0\ : STD_LOGIC;
  signal n_0_R_reg : STD_LOGIC;
  signal \n_0_TX_CONFIG[15]_i_1\ : STD_LOGIC;
  signal n_0_TX_PACKET_i_1 : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXCHARISK_i_1\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[0]_i_1\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[1]_i_1\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[2]_i_1\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[3]_i_1\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[4]_i_1\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[5]_i_1\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[6]_i_1\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA[7]_i_1\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[0]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[1]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[2]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[3]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[4]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[5]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[6]\ : STD_LOGIC;
  signal \n_0_USE_QSGMII_DATA.TXDATA_reg[7]\ : STD_LOGIC;
  signal n_0_V_i_1 : STD_LOGIC;
  signal n_0_V_i_2 : STD_LOGIC;
  signal n_0_XMIT_CONFIG_INT_i_1 : STD_LOGIC;
  signal \n_0_XMIT_DATA_INT_i_1__0\ : STD_LOGIC;
  signal n_0_XMIT_DATA_INT_reg : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CODE_GRPISK_i_2 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \CODE_GRP[0]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \CODE_GRP[3]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \CODE_GRP[6]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \CODE_GRP[7]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \CODE_GRP_CNT[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of INSERT_IDLE_i_2 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of TRIGGER_S_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of TRIGGER_T_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXCHARISK_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[4]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[5]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[6]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \USE_QSGMII_DATA.TXDATA[7]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXCHARISK_INT_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[4]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[5]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[6]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDATA_INT[7]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXCHARISK_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[4]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[5]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[6]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.TXDATA[7]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of XMIT_CONFIG_INT_i_1 : label is "soft_lutpair37";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
C1_OR_C2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006A2A"
    )
    port map (
      I0 => n_0_C1_OR_C2_reg,
      I1 => TX_EVEN,
      I2 => \n_0_CODE_GRP_CNT_reg[1]\,
      I3 => XMIT_CONFIG_INT_0,
      I4 => SR(0),
      O => n_0_C1_OR_C2_i_1
    );
C1_OR_C2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_C1_OR_C2_i_1,
      Q => n_0_C1_OR_C2_reg,
      R => \<const0>\
    );
CODE_GRPISK_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30303030FFFF55FF"
    )
    port map (
      I0 => \^o1\,
      I1 => \n_0_CODE_GRP_CNT_reg[1]\,
      I2 => TX_EVEN,
      I3 => n_0_CODE_GRPISK_i_2,
      I4 => I3,
      I5 => XMIT_CONFIG_INT_0,
      O => n_0_CODE_GRPISK_i_1
    );
CODE_GRPISK_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => S,
      I1 => n_0_R_reg,
      I2 => T,
      O => n_0_CODE_GRPISK_i_2
    );
CODE_GRPISK_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_CODE_GRPISK_i_1,
      Q => CODE_GRPISK,
      R => \<const0>\
    );
\CODE_GRP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B888B88888888"
    )
    port map (
      I0 => \n_0_CONFIG_DATA_reg[0]\,
      I1 => XMIT_CONFIG_INT_0,
      I2 => I2,
      I3 => \^o2\,
      I4 => S,
      I5 => \n_0_CODE_GRP[0]_i_2\,
      O => \n_0_CODE_GRP[0]_i_1\
    );
\CODE_GRP[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
    port map (
      I0 => T,
      I1 => n_0_R_reg,
      I2 => S,
      I3 => TXD_REG1(0),
      I4 => \^o1\,
      O => \n_0_CODE_GRP[0]_i_2\
    );
\CODE_GRP[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA03"
    )
    port map (
      I0 => \n_0_CONFIG_DATA_reg[1]\,
      I1 => \n_0_CODE_GRP[1]_i_2\,
      I2 => I2,
      I3 => XMIT_CONFIG_INT_0,
      O => \n_0_CODE_GRP[1]_i_1\
    );
\CODE_GRP[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101110111011"
    )
    port map (
      I0 => \^o2\,
      I1 => S,
      I2 => T,
      I3 => n_0_R_reg,
      I4 => TXD_REG1(1),
      I5 => \^o1\,
      O => \n_0_CODE_GRP[1]_i_2\
    );
\CODE_GRP[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
    port map (
      I0 => I2,
      I1 => \n_0_CODE_GRP[2]_i_2\,
      I2 => XMIT_CONFIG_INT_0,
      I3 => \n_0_CONFIG_DATA_reg[2]\,
      O => \n_0_CODE_GRP[2]_i_1\
    );
\CODE_GRP[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFEF"
    )
    port map (
      I0 => TXD_REG1(2),
      I1 => \^o2\,
      I2 => \^o1\,
      I3 => T,
      I4 => n_0_R_reg,
      I5 => S,
      O => \n_0_CODE_GRP[2]_i_2\
    );
\CODE_GRP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B888B8B"
    )
    port map (
      I0 => \n_0_CONFIG_DATA_reg[3]\,
      I1 => XMIT_CONFIG_INT_0,
      I2 => n_0_R_reg,
      I3 => TXD_REG1(3),
      I4 => \^o1\,
      I5 => \n_0_CODE_GRP[3]_i_2\,
      O => \n_0_CODE_GRP[3]_i_1\
    );
\CODE_GRP[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => T,
      I1 => S,
      I2 => \^o2\,
      I3 => I2,
      O => \n_0_CODE_GRP[3]_i_2\
    );
\CODE_GRP[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
    port map (
      I0 => \n_0_CONFIG_DATA_reg[4]\,
      I1 => XMIT_CONFIG_INT_0,
      I2 => \n_0_CODE_GRP[7]_i_2\,
      I3 => T,
      I4 => n_0_R_reg,
      I5 => TXD_REG1(4),
      O => \n_0_CODE_GRP[4]_i_1\
    );
\CODE_GRP[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
    port map (
      I0 => \n_0_CONFIG_DATA_reg[5]\,
      I1 => XMIT_CONFIG_INT_0,
      I2 => \n_0_CODE_GRP[7]_i_2\,
      I3 => T,
      I4 => n_0_R_reg,
      I5 => TXD_REG1(5),
      O => \n_0_CODE_GRP[5]_i_1\
    );
\CODE_GRP[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000EA00EA"
    )
    port map (
      I0 => \n_0_CODE_GRP[6]_i_2\,
      I1 => TXD_REG1(6),
      I2 => \^o1\,
      I3 => I2,
      I4 => \n_0_CONFIG_DATA_reg[6]\,
      I5 => XMIT_CONFIG_INT_0,
      O => \n_0_CODE_GRP[6]_i_1\
    );
\CODE_GRP[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => n_0_R_reg,
      I1 => T,
      I2 => \^o2\,
      I3 => S,
      O => \n_0_CODE_GRP[6]_i_2\
    );
\CODE_GRP[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
    port map (
      I0 => \n_0_CONFIG_DATA_reg[7]\,
      I1 => XMIT_CONFIG_INT_0,
      I2 => \n_0_CODE_GRP[7]_i_2\,
      I3 => T,
      I4 => n_0_R_reg,
      I5 => TXD_REG1(7),
      O => \n_0_CODE_GRP[7]_i_1\
    );
\CODE_GRP[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => \^o2\,
      I1 => I2,
      I2 => \^o1\,
      I3 => S,
      O => \n_0_CODE_GRP[7]_i_2\
    );
\CODE_GRP_CNT[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => TX_EVEN,
      O => \plusOp__0\(0)
    );
\CODE_GRP_CNT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_CODE_GRP_CNT_reg[1]\,
      I1 => TX_EVEN,
      O => \plusOp__0\(1)
    );
\CODE_GRP_CNT_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \plusOp__0\(0),
      Q => TX_EVEN,
      S => SR(0)
    );
\CODE_GRP_CNT_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \plusOp__0\(1),
      Q => \n_0_CODE_GRP_CNT_reg[1]\,
      S => SR(0)
    );
\CODE_GRP_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[0]_i_1\,
      Q => CODE_GRP(0),
      R => \<const0>\
    );
\CODE_GRP_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[1]_i_1\,
      Q => CODE_GRP(1),
      R => \<const0>\
    );
\CODE_GRP_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[2]_i_1\,
      Q => CODE_GRP(2),
      R => \<const0>\
    );
\CODE_GRP_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[3]_i_1\,
      Q => CODE_GRP(3),
      R => \<const0>\
    );
\CODE_GRP_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[4]_i_1\,
      Q => CODE_GRP(4),
      R => \<const0>\
    );
\CODE_GRP_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[5]_i_1\,
      Q => CODE_GRP(5),
      R => \<const0>\
    );
\CODE_GRP_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[6]_i_1\,
      Q => CODE_GRP(6),
      R => \<const0>\
    );
\CODE_GRP_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CODE_GRP[7]_i_1\,
      Q => CODE_GRP(7),
      R => \<const0>\
    );
\CONFIG_DATA[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF50C050"
    )
    port map (
      I0 => n_0_C1_OR_C2_reg,
      I1 => TX_CONFIG(8),
      I2 => TX_EVEN,
      I3 => \n_0_CODE_GRP_CNT_reg[1]\,
      I4 => TX_CONFIG(0),
      O => \n_0_CONFIG_DATA[0]_i_1\
    );
\CONFIG_DATA[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => TX_CONFIG(9),
      I1 => n_0_C1_OR_C2_reg,
      I2 => TX_EVEN,
      I3 => \n_0_CODE_GRP_CNT_reg[1]\,
      I4 => TX_CONFIG(1),
      O => \n_0_CONFIG_DATA[1]_i_1\
    );
\CONFIG_DATA[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0BBF3BB"
    )
    port map (
      I0 => TX_CONFIG(2),
      I1 => \n_0_CODE_GRP_CNT_reg[1]\,
      I2 => TX_CONFIG(10),
      I3 => TX_EVEN,
      I4 => n_0_C1_OR_C2_reg,
      O => \n_0_CONFIG_DATA[2]_i_1\
    );
\CONFIG_DATA[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B833"
    )
    port map (
      I0 => TX_CONFIG(11),
      I1 => TX_EVEN,
      I2 => TX_CONFIG(3),
      I3 => \n_0_CODE_GRP_CNT_reg[1]\,
      O => \n_0_CONFIG_DATA[3]_i_1\
    );
\CONFIG_DATA[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0BBF3BB"
    )
    port map (
      I0 => TX_CONFIG(4),
      I1 => \n_0_CODE_GRP_CNT_reg[1]\,
      I2 => TX_CONFIG(12),
      I3 => TX_EVEN,
      I4 => n_0_C1_OR_C2_reg,
      O => \n_0_CONFIG_DATA[4]_i_1\
    );
\CONFIG_DATA[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0BBF3BB"
    )
    port map (
      I0 => TX_CONFIG(5),
      I1 => \n_0_CODE_GRP_CNT_reg[1]\,
      I2 => TX_CONFIG(13),
      I3 => TX_EVEN,
      I4 => n_0_C1_OR_C2_reg,
      O => \n_0_CONFIG_DATA[5]_i_1\
    );
\CONFIG_DATA[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
    port map (
      I0 => TX_CONFIG(14),
      I1 => n_0_C1_OR_C2_reg,
      I2 => TX_EVEN,
      I3 => \n_0_CODE_GRP_CNT_reg[1]\,
      I4 => TX_CONFIG(6),
      O => \n_0_CONFIG_DATA[6]_i_1\
    );
\CONFIG_DATA[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0BBF3BB"
    )
    port map (
      I0 => TX_CONFIG(7),
      I1 => \n_0_CODE_GRP_CNT_reg[1]\,
      I2 => TX_CONFIG(15),
      I3 => TX_EVEN,
      I4 => n_0_C1_OR_C2_reg,
      O => \n_0_CONFIG_DATA[7]_i_1\
    );
\CONFIG_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[0]_i_1\,
      Q => \n_0_CONFIG_DATA_reg[0]\,
      R => SR(0)
    );
\CONFIG_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[1]_i_1\,
      Q => \n_0_CONFIG_DATA_reg[1]\,
      R => SR(0)
    );
\CONFIG_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[2]_i_1\,
      Q => \n_0_CONFIG_DATA_reg[2]\,
      R => SR(0)
    );
\CONFIG_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[3]_i_1\,
      Q => \n_0_CONFIG_DATA_reg[3]\,
      R => SR(0)
    );
\CONFIG_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[4]_i_1\,
      Q => \n_0_CONFIG_DATA_reg[4]\,
      R => SR(0)
    );
\CONFIG_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[5]_i_1\,
      Q => \n_0_CONFIG_DATA_reg[5]\,
      R => SR(0)
    );
\CONFIG_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[6]_i_1\,
      Q => \n_0_CONFIG_DATA_reg[6]\,
      R => SR(0)
    );
\CONFIG_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_CONFIG_DATA[7]_i_1\,
      Q => \n_0_CONFIG_DATA_reg[7]\,
      R => SR(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\INSERT_IDLE_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000AAAB"
    )
    port map (
      I0 => I2,
      I1 => n_0_INSERT_IDLE_i_2,
      I2 => \^o2\,
      I3 => S,
      I4 => XMIT_CONFIG_INT_0,
      I5 => \^o1\,
      O => INSERT_IDLE2_out
    );
INSERT_IDLE_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => T,
      I1 => n_0_R_reg,
      O => n_0_INSERT_IDLE_i_2
    );
INSERT_IDLE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => INSERT_IDLE2_out,
      Q => n_0_INSERT_IDLE_reg,
      R => \<const0>\
    );
\R_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0D0C0C0C0C0C"
    )
    port map (
      I0 => S,
      I1 => T,
      I2 => SR(0),
      I3 => TX_ER_REG1,
      I4 => TX_EVEN,
      I5 => n_0_R_reg,
      O => \n_0_R_i_1__0\
    );
R_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_R_i_1__0\,
      Q => n_0_R_reg,
      R => \<const0>\
    );
\S_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888A8AA88888888"
    )
    port map (
      I0 => n_0_XMIT_DATA_INT_reg,
      I1 => TRIGGER_S,
      I2 => TX_ER_REG1,
      I3 => TX_EVEN,
      I4 => TX_EN_REG1,
      I5 => gmii_tx_en_out_ch0,
      O => S0
    );
S_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => S0,
      Q => S,
      R => SR(0)
    );
TRIGGER_S_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => TX_EN_REG1,
      I1 => gmii_tx_en_out_ch0,
      I2 => TX_ER_REG1,
      I3 => TX_EVEN,
      O => TRIGGER_S0
    );
TRIGGER_S_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => TRIGGER_S0,
      Q => TRIGGER_S,
      R => SR(0)
    );
TRIGGER_T_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => TX_EN_REG1,
      I1 => gmii_tx_en_out_ch0,
      O => p_20_in
    );
TRIGGER_T_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => p_20_in,
      Q => TRIGGER_T,
      R => SR(0)
    );
\TXD_REG1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I5(0),
      Q => TXD_REG1(0),
      R => \<const0>\
    );
\TXD_REG1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I5(1),
      Q => TXD_REG1(1),
      R => \<const0>\
    );
\TXD_REG1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I5(2),
      Q => TXD_REG1(2),
      R => \<const0>\
    );
\TXD_REG1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I5(3),
      Q => TXD_REG1(3),
      R => \<const0>\
    );
\TXD_REG1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I5(4),
      Q => TXD_REG1(4),
      R => \<const0>\
    );
\TXD_REG1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I5(5),
      Q => TXD_REG1(5),
      R => \<const0>\
    );
\TXD_REG1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I5(6),
      Q => TXD_REG1(6),
      R => \<const0>\
    );
\TXD_REG1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I5(7),
      Q => TXD_REG1(7),
      R => \<const0>\
    );
\TX_CONFIG[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_CODE_GRP_CNT_reg[1]\,
      I1 => TX_EVEN,
      O => \n_0_TX_CONFIG[15]_i_1\
    );
\TX_CONFIG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1\,
      D => I6(0),
      Q => TX_CONFIG(0),
      R => SR(0)
    );
\TX_CONFIG_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1\,
      D => I6(10),
      Q => TX_CONFIG(10),
      R => SR(0)
    );
\TX_CONFIG_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1\,
      D => I6(11),
      Q => TX_CONFIG(11),
      R => SR(0)
    );
\TX_CONFIG_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1\,
      D => I6(12),
      Q => TX_CONFIG(12),
      R => SR(0)
    );
\TX_CONFIG_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1\,
      D => I6(13),
      Q => TX_CONFIG(13),
      R => SR(0)
    );
\TX_CONFIG_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1\,
      D => I6(14),
      Q => TX_CONFIG(14),
      R => SR(0)
    );
\TX_CONFIG_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1\,
      D => I6(15),
      Q => TX_CONFIG(15),
      R => SR(0)
    );
\TX_CONFIG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1\,
      D => I6(1),
      Q => TX_CONFIG(1),
      R => SR(0)
    );
\TX_CONFIG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1\,
      D => I6(2),
      Q => TX_CONFIG(2),
      R => SR(0)
    );
\TX_CONFIG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1\,
      D => I6(3),
      Q => TX_CONFIG(3),
      R => SR(0)
    );
\TX_CONFIG_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1\,
      D => I6(4),
      Q => TX_CONFIG(4),
      R => SR(0)
    );
\TX_CONFIG_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1\,
      D => I6(5),
      Q => TX_CONFIG(5),
      R => SR(0)
    );
\TX_CONFIG_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1\,
      D => I6(6),
      Q => TX_CONFIG(6),
      R => SR(0)
    );
\TX_CONFIG_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1\,
      D => I6(7),
      Q => TX_CONFIG(7),
      R => SR(0)
    );
\TX_CONFIG_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1\,
      D => I6(8),
      Q => TX_CONFIG(8),
      R => SR(0)
    );
\TX_CONFIG_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \n_0_TX_CONFIG[15]_i_1\,
      D => I6(9),
      Q => TX_CONFIG(9),
      R => SR(0)
    );
TX_EN_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_tx_en_out_ch0,
      Q => TX_EN_REG1,
      R => \<const0>\
    );
TX_ER_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_tx_er_out_ch0,
      Q => TX_ER_REG1,
      R => \<const0>\
    );
TX_PACKET_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5150"
    )
    port map (
      I0 => SR(0),
      I1 => T,
      I2 => S,
      I3 => \^o1\,
      O => n_0_TX_PACKET_i_1
    );
TX_PACKET_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_TX_PACKET_i_1,
      Q => \^o1\,
      R => \<const0>\
    );
\T_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00E000E000E0"
    )
    port map (
      I0 => S,
      I1 => \^o1\,
      I2 => TX_EN_REG1,
      I3 => gmii_tx_en_out_ch0,
      I4 => TRIGGER_T,
      I5 => \^o2\,
      O => T0
    );
T_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => T0,
      Q => T,
      R => SR(0)
    );
\USE_QSGMII_DATA.TXCHARISK_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      I0 => CODE_GRPISK,
      I1 => TX_EVEN,
      I2 => n_0_INSERT_IDLE_reg,
      I3 => SR(0),
      O => \n_0_USE_QSGMII_DATA.TXCHARISK_i_1\
    );
\USE_QSGMII_DATA.TXCHARISK_reg\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXCHARISK_i_1\,
      Q => TXCHARISK_INT,
      R => \<const0>\
    );
\USE_QSGMII_DATA.TXDATA[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => CODE_GRP(0),
      I1 => n_0_INSERT_IDLE_reg,
      I2 => TX_EVEN,
      O => \n_0_USE_QSGMII_DATA.TXDATA[0]_i_1\
    );
\USE_QSGMII_DATA.TXDATA[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      I0 => CODE_GRP(1),
      I1 => TX_EVEN,
      I2 => n_0_INSERT_IDLE_reg,
      I3 => SR(0),
      O => \n_0_USE_QSGMII_DATA.TXDATA[1]_i_1\
    );
\USE_QSGMII_DATA.TXDATA[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => CODE_GRP(2),
      I1 => n_0_INSERT_IDLE_reg,
      I2 => TX_EVEN,
      O => \n_0_USE_QSGMII_DATA.TXDATA[2]_i_1\
    );
\USE_QSGMII_DATA.TXDATA[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      I0 => CODE_GRP(3),
      I1 => TX_EVEN,
      I2 => n_0_INSERT_IDLE_reg,
      I3 => SR(0),
      O => \n_0_USE_QSGMII_DATA.TXDATA[3]_i_1\
    );
\USE_QSGMII_DATA.TXDATA[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      I0 => CODE_GRP(4),
      I1 => TX_EVEN,
      I2 => n_0_INSERT_IDLE_reg,
      I3 => SR(0),
      O => \n_0_USE_QSGMII_DATA.TXDATA[4]_i_1\
    );
\USE_QSGMII_DATA.TXDATA[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
    port map (
      I0 => CODE_GRP(5),
      I1 => TX_EVEN,
      I2 => n_0_INSERT_IDLE_reg,
      I3 => SR(0),
      O => \n_0_USE_QSGMII_DATA.TXDATA[5]_i_1\
    );
\USE_QSGMII_DATA.TXDATA[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => CODE_GRP(6),
      I1 => n_0_INSERT_IDLE_reg,
      I2 => TX_EVEN,
      O => \n_0_USE_QSGMII_DATA.TXDATA[6]_i_1\
    );
\USE_QSGMII_DATA.TXDATA[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => CODE_GRP(7),
      I1 => n_0_INSERT_IDLE_reg,
      I2 => TX_EVEN,
      O => \n_0_USE_QSGMII_DATA.TXDATA[7]_i_1\
    );
\USE_QSGMII_DATA.TXDATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[0]_i_1\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[0]\,
      R => SR(0)
    );
\USE_QSGMII_DATA.TXDATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[1]_i_1\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[1]\,
      R => \<const0>\
    );
\USE_QSGMII_DATA.TXDATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[2]_i_1\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[2]\,
      R => SR(0)
    );
\USE_QSGMII_DATA.TXDATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[3]_i_1\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[3]\,
      R => \<const0>\
    );
\USE_QSGMII_DATA.TXDATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[4]_i_1\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[4]\,
      R => \<const0>\
    );
\USE_QSGMII_DATA.TXDATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[5]_i_1\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[5]\,
      R => \<const0>\
    );
\USE_QSGMII_DATA.TXDATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[6]_i_1\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[6]\,
      R => SR(0)
    );
\USE_QSGMII_DATA.TXDATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_QSGMII_DATA.TXDATA[7]_i_1\,
      Q => \n_0_USE_QSGMII_DATA.TXDATA_reg[7]\,
      R => SR(0)
    );
\USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TXCHARISK_INT,
      I1 => LOOPBACK,
      I2 => RXCHARISCOMMA_USR,
      O => O5
    );
\USE_ROCKET_IO.NO_1588.RXCHARISK_INT_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TXCHARISK_INT,
      I1 => LOOPBACK,
      I2 => RXCHARISK_USR,
      O => O4
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[0]\,
      I1 => LOOPBACK,
      I2 => Q(0),
      O => D(0)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[1]\,
      I1 => LOOPBACK,
      I2 => Q(1),
      O => D(1)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[2]\,
      I1 => LOOPBACK,
      I2 => Q(2),
      O => D(2)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[3]\,
      I1 => LOOPBACK,
      I2 => Q(3),
      O => D(3)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[4]\,
      I1 => LOOPBACK,
      I2 => Q(4),
      O => D(4)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[5]\,
      I1 => LOOPBACK,
      I2 => Q(5),
      O => D(5)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[6]\,
      I1 => LOOPBACK,
      I2 => Q(6),
      O => D(6)
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[7]\,
      I1 => LOOPBACK,
      I2 => Q(7),
      O => D(7)
    );
\USE_ROCKET_IO.TXCHARISK_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TX_EVEN,
      I1 => LOOPBACK,
      I2 => TXCHARISK_INT,
      O => O3
    );
\USE_ROCKET_IO.TXDATA[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[0]\,
      I1 => LOOPBACK,
      I2 => SR(0),
      O => O11(0)
    );
\USE_ROCKET_IO.TXDATA[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_USE_QSGMII_DATA.TXDATA_reg[1]\,
      I1 => LOOPBACK,
      I2 => SR(0),
      O => O11(1)
    );
\USE_ROCKET_IO.TXDATA[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TX_EVEN,
      I1 => LOOPBACK,
      I2 => \n_0_USE_QSGMII_DATA.TXDATA_reg[2]\,
      O => O10
    );
\USE_ROCKET_IO.TXDATA[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TX_EVEN,
      I1 => LOOPBACK,
      I2 => \n_0_USE_QSGMII_DATA.TXDATA_reg[3]\,
      O => O9
    );
\USE_ROCKET_IO.TXDATA[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => SR(0),
      I1 => \n_0_USE_QSGMII_DATA.TXDATA_reg[4]\,
      I2 => LOOPBACK,
      O => O11(2)
    );
\USE_ROCKET_IO.TXDATA[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TX_EVEN,
      I1 => LOOPBACK,
      I2 => \n_0_USE_QSGMII_DATA.TXDATA_reg[5]\,
      O => O8
    );
\USE_ROCKET_IO.TXDATA[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
    port map (
      I0 => TX_EVEN,
      I1 => LOOPBACK,
      I2 => \n_0_USE_QSGMII_DATA.TXDATA_reg[6]\,
      O => O6
    );
\USE_ROCKET_IO.TXDATA[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => TX_EVEN,
      I1 => LOOPBACK,
      I2 => \n_0_USE_QSGMII_DATA.TXDATA_reg[7]\,
      O => O7
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
V_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3222"
    )
    port map (
      I0 => n_0_V_i_2,
      I1 => SR(0),
      I2 => S,
      I3 => \^o2\,
      O => n_0_V_i_1
    );
V_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888888"
    )
    port map (
      I0 => n_0_XMIT_DATA_INT_reg,
      I1 => I1,
      I2 => \^o1\,
      I3 => TX_ER_REG1,
      I4 => TX_EN_REG1,
      O => n_0_V_i_2
    );
V_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_V_i_1,
      Q => \^o2\,
      R => \<const0>\
    );
XMIT_CONFIG_INT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20002"
    )
    port map (
      I0 => XMIT_CONFIG_INT,
      I1 => I4,
      I2 => \n_0_CODE_GRP_CNT_reg[1]\,
      I3 => TX_EVEN,
      I4 => XMIT_CONFIG_INT_0,
      O => n_0_XMIT_CONFIG_INT_i_1
    );
XMIT_CONFIG_INT_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_XMIT_CONFIG_INT_i_1,
      Q => XMIT_CONFIG_INT_0,
      S => SR(0)
    );
\XMIT_DATA_INT_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
    port map (
      I0 => XMIT_DATA,
      I1 => \n_0_CODE_GRP_CNT_reg[1]\,
      I2 => TX_EVEN,
      I3 => n_0_XMIT_DATA_INT_reg,
      O => \n_0_XMIT_DATA_INT_i_1__0\
    );
XMIT_DATA_INT_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_XMIT_DATA_INT_i_1__0\,
      Q => n_0_XMIT_DATA_INT_reg,
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiqsgmii_reset_sync is
  port (
    RESET_IN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    RESET_OUT : out STD_LOGIC
  );
  attribute INITIALISE : string;
  attribute INITIALISE of quadsgmiiqsgmii_reset_sync : entity is "2'b11";
  attribute dont_touch : string;
  attribute dont_touch of quadsgmiiqsgmii_reset_sync : entity is "yes";
end quadsgmiiqsgmii_reset_sync;

architecture STRUCTURE of quadsgmiiqsgmii_reset_sync is
  signal \<const0>\ : STD_LOGIC;
  signal GND_2 : STD_LOGIC;
  signal RESET_SYNC_REG1 : STD_LOGIC;
  signal RESET_SYNC_REG2 : STD_LOGIC;
  signal RESET_SYNC_REG3 : STD_LOGIC;
  signal RESET_SYNC_REG4 : STD_LOGIC;
  signal RESET_SYNC_REG5 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of RESET_SYNC1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of RESET_SYNC1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of RESET_SYNC1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of RESET_SYNC1 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC2 : label is true;
  attribute BOX_TYPE of RESET_SYNC2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC2 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC2 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC3 : label is true;
  attribute BOX_TYPE of RESET_SYNC3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC3 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC3 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC4 : label is true;
  attribute BOX_TYPE of RESET_SYNC4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC4 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC4 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC5 : label is true;
  attribute BOX_TYPE of RESET_SYNC5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC5 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC5 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC6 : label is true;
  attribute BOX_TYPE of RESET_SYNC6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC6 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
GND_1: unisim.vcomponents.GND
    port map (
      G => GND_2
    );
RESET_SYNC1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => VCC_1,
      D => \<const0>\,
      PRE => RESET_IN,
      Q => RESET_SYNC_REG1
    );
RESET_SYNC2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => VCC_1,
      D => RESET_SYNC_REG1,
      PRE => RESET_IN,
      Q => RESET_SYNC_REG2
    );
RESET_SYNC3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => VCC_1,
      D => RESET_SYNC_REG2,
      PRE => RESET_IN,
      Q => RESET_SYNC_REG3
    );
RESET_SYNC4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => VCC_1,
      D => RESET_SYNC_REG3,
      PRE => RESET_IN,
      Q => RESET_SYNC_REG4
    );
RESET_SYNC5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => VCC_1,
      D => RESET_SYNC_REG4,
      PRE => RESET_IN,
      Q => RESET_SYNC_REG5
    );
RESET_SYNC6: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => VCC_1,
      D => RESET_SYNC_REG5,
      Q => RESET_OUT,
      R => GND_2
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_reset_sync__4\ is
  port (
    RESET_IN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    RESET_OUT : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_reset_sync__4\ : entity is "qsgmii_reset_sync";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_reset_sync__4\ : entity is "2'b11";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_reset_sync__4\ : entity is "yes";
end \quadsgmiiqsgmii_reset_sync__4\;

architecture STRUCTURE of \quadsgmiiqsgmii_reset_sync__4\ is
  signal \<const0>\ : STD_LOGIC;
  signal GND_2 : STD_LOGIC;
  signal RESET_SYNC_REG1 : STD_LOGIC;
  signal RESET_SYNC_REG2 : STD_LOGIC;
  signal RESET_SYNC_REG3 : STD_LOGIC;
  signal RESET_SYNC_REG4 : STD_LOGIC;
  signal RESET_SYNC_REG5 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of RESET_SYNC1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of RESET_SYNC1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of RESET_SYNC1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of RESET_SYNC1 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC2 : label is true;
  attribute BOX_TYPE of RESET_SYNC2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC2 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC2 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC3 : label is true;
  attribute BOX_TYPE of RESET_SYNC3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC3 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC3 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC4 : label is true;
  attribute BOX_TYPE of RESET_SYNC4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC4 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC4 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC5 : label is true;
  attribute BOX_TYPE of RESET_SYNC5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC5 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC5 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC6 : label is true;
  attribute BOX_TYPE of RESET_SYNC6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC6 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
GND_1: unisim.vcomponents.GND
    port map (
      G => GND_2
    );
RESET_SYNC1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => VCC_1,
      D => \<const0>\,
      PRE => RESET_IN,
      Q => RESET_SYNC_REG1
    );
RESET_SYNC2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => VCC_1,
      D => RESET_SYNC_REG1,
      PRE => RESET_IN,
      Q => RESET_SYNC_REG2
    );
RESET_SYNC3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => VCC_1,
      D => RESET_SYNC_REG2,
      PRE => RESET_IN,
      Q => RESET_SYNC_REG3
    );
RESET_SYNC4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => VCC_1,
      D => RESET_SYNC_REG3,
      PRE => RESET_IN,
      Q => RESET_SYNC_REG4
    );
RESET_SYNC5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => VCC_1,
      D => RESET_SYNC_REG4,
      PRE => RESET_IN,
      Q => RESET_SYNC_REG5
    );
RESET_SYNC6: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => VCC_1,
      D => RESET_SYNC_REG5,
      Q => RESET_OUT,
      R => GND_2
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_reset_sync__5\ is
  port (
    RESET_IN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    RESET_OUT : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_reset_sync__5\ : entity is "qsgmii_reset_sync";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_reset_sync__5\ : entity is "2'b11";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_reset_sync__5\ : entity is "yes";
end \quadsgmiiqsgmii_reset_sync__5\;

architecture STRUCTURE of \quadsgmiiqsgmii_reset_sync__5\ is
  signal \<const0>\ : STD_LOGIC;
  signal GND_2 : STD_LOGIC;
  signal RESET_SYNC_REG1 : STD_LOGIC;
  signal RESET_SYNC_REG2 : STD_LOGIC;
  signal RESET_SYNC_REG3 : STD_LOGIC;
  signal RESET_SYNC_REG4 : STD_LOGIC;
  signal RESET_SYNC_REG5 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of RESET_SYNC1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of RESET_SYNC1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of RESET_SYNC1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of RESET_SYNC1 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC2 : label is true;
  attribute BOX_TYPE of RESET_SYNC2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC2 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC2 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC3 : label is true;
  attribute BOX_TYPE of RESET_SYNC3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC3 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC3 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC4 : label is true;
  attribute BOX_TYPE of RESET_SYNC4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC4 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC4 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC5 : label is true;
  attribute BOX_TYPE of RESET_SYNC5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC5 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC5 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC6 : label is true;
  attribute BOX_TYPE of RESET_SYNC6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC6 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
GND_1: unisim.vcomponents.GND
    port map (
      G => GND_2
    );
RESET_SYNC1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => VCC_1,
      D => \<const0>\,
      PRE => RESET_IN,
      Q => RESET_SYNC_REG1
    );
RESET_SYNC2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => VCC_1,
      D => RESET_SYNC_REG1,
      PRE => RESET_IN,
      Q => RESET_SYNC_REG2
    );
RESET_SYNC3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => VCC_1,
      D => RESET_SYNC_REG2,
      PRE => RESET_IN,
      Q => RESET_SYNC_REG3
    );
RESET_SYNC4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => VCC_1,
      D => RESET_SYNC_REG3,
      PRE => RESET_IN,
      Q => RESET_SYNC_REG4
    );
RESET_SYNC5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => VCC_1,
      D => RESET_SYNC_REG4,
      PRE => RESET_IN,
      Q => RESET_SYNC_REG5
    );
RESET_SYNC6: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => VCC_1,
      D => RESET_SYNC_REG5,
      Q => RESET_OUT,
      R => GND_2
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_reset_sync__6\ is
  port (
    RESET_IN : in STD_LOGIC;
    CLK : in STD_LOGIC;
    RESET_OUT : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_reset_sync__6\ : entity is "qsgmii_reset_sync";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_reset_sync__6\ : entity is "2'b11";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_reset_sync__6\ : entity is "yes";
end \quadsgmiiqsgmii_reset_sync__6\;

architecture STRUCTURE of \quadsgmiiqsgmii_reset_sync__6\ is
  signal \<const0>\ : STD_LOGIC;
  signal GND_2 : STD_LOGIC;
  signal RESET_SYNC_REG1 : STD_LOGIC;
  signal RESET_SYNC_REG2 : STD_LOGIC;
  signal RESET_SYNC_REG3 : STD_LOGIC;
  signal RESET_SYNC_REG4 : STD_LOGIC;
  signal RESET_SYNC_REG5 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of RESET_SYNC1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of RESET_SYNC1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of RESET_SYNC1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of RESET_SYNC1 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC2 : label is true;
  attribute BOX_TYPE of RESET_SYNC2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC2 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC2 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC3 : label is true;
  attribute BOX_TYPE of RESET_SYNC3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC3 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC3 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC4 : label is true;
  attribute BOX_TYPE of RESET_SYNC4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC4 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC4 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC5 : label is true;
  attribute BOX_TYPE of RESET_SYNC5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC5 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC5 : label is "FDP";
  attribute ASYNC_REG of RESET_SYNC6 : label is true;
  attribute BOX_TYPE of RESET_SYNC6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of RESET_SYNC6 : label is "no";
  attribute XILINX_LEGACY_PRIM of RESET_SYNC6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
GND_1: unisim.vcomponents.GND
    port map (
      G => GND_2
    );
RESET_SYNC1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => VCC_1,
      D => \<const0>\,
      PRE => RESET_IN,
      Q => RESET_SYNC_REG1
    );
RESET_SYNC2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => VCC_1,
      D => RESET_SYNC_REG1,
      PRE => RESET_IN,
      Q => RESET_SYNC_REG2
    );
RESET_SYNC3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => VCC_1,
      D => RESET_SYNC_REG2,
      PRE => RESET_IN,
      Q => RESET_SYNC_REG3
    );
RESET_SYNC4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => VCC_1,
      D => RESET_SYNC_REG3,
      PRE => RESET_IN,
      Q => RESET_SYNC_REG4
    );
RESET_SYNC5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => VCC_1,
      D => RESET_SYNC_REG4,
      PRE => RESET_IN,
      Q => RESET_SYNC_REG5
    );
RESET_SYNC6: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => VCC_1,
      D => RESET_SYNC_REG5,
      Q => RESET_OUT,
      R => GND_2
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiqsgmii_sync_block is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute INITIALISE : string;
  attribute INITIALISE of quadsgmiiqsgmii_sync_block : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of quadsgmiiqsgmii_sync_block : entity is "yes";
end quadsgmiiqsgmii_sync_block;

architecture STRUCTURE of quadsgmiiqsgmii_sync_block is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__100\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__100\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__100\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__100\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__100\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__100\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__101\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__101\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__101\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__101\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__101\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__101\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__102\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__102\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__102\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__102\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__102\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__102\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__103\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__103\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__103\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__103\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__103\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__103\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__104\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__104\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__104\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__104\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__104\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__104\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__105\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__105\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__105\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__105\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__105\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__105\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__106\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__106\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__106\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__106\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__106\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__106\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__107\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__107\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__107\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__107\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__107\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__107\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__108\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__108\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__108\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__108\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__108\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__108\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__109\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__109\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__109\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__109\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__109\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__109\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__110\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__110\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__110\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__110\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__110\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__110\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__56\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__56\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__56\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__56\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__56\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__56\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__57\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__57\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__57\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__57\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__57\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__57\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__58\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__58\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__58\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__58\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__58\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__58\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__59\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__59\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__59\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__59\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__59\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__59\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__60\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__60\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__60\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__60\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__60\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__60\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__61\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__61\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__61\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__61\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__61\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__61\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__62\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__62\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__62\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__62\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__62\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__62\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__63\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__63\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__63\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__63\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__63\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__63\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__64\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__64\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__64\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__64\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__64\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__64\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__65\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__65\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__65\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__65\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__65\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__65\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__66\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__66\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__66\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__66\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__66\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__66\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__67\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__67\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__67\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__67\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__67\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__67\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__68\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__68\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__68\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__68\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__68\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__68\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__69\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__69\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__69\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__69\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__69\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__69\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__70\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__70\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__70\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__70\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__70\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__70\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__71\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__71\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__71\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__71\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__71\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__71\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__72\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__72\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__72\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__72\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__72\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__72\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__73\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__73\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__73\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__73\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__73\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__73\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__74\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__74\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__74\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__74\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__74\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__74\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__75\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__75\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__75\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__75\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__75\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__75\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__76\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__76\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__76\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__76\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__76\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__76\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__77\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__77\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__77\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__77\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__77\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__77\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__78\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__78\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__78\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__78\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__78\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__78\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__79\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__79\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__79\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__79\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__79\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__79\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__80\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__80\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__80\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__80\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__80\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__80\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__81\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__81\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__81\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__81\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__81\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__81\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__82\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__82\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__82\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__82\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__82\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__82\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__83\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__83\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__83\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__83\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__83\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__83\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__84\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__84\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__84\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__84\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__84\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__84\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__85\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__85\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__85\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__85\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__85\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__85\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__86\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__86\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__86\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__86\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__86\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__86\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__87\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__87\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__87\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__87\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__87\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__87\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__88\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__88\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__88\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__88\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__88\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__88\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__89\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__89\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__89\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__89\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__89\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__89\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__90\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__90\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__90\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__90\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__90\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__90\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__91\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__91\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__91\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__91\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__91\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__91\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__92\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__92\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__92\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__92\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__92\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__92\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__93\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__93\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__93\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__93\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__93\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__93\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__94\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__94\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__94\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__94\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__94\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__94\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__95\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__95\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__95\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__95\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__95\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__95\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__96\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__96\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__96\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__96\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__96\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__96\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__97\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__97\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__97\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__97\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__97\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__97\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__98\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__98\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__98\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__98\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__98\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__98\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiqsgmii_sync_block__99\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiqsgmii_sync_block__99\ : entity is "qsgmii_sync_block";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiqsgmii_sync_block__99\ : entity is "2'b00";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiqsgmii_sync_block__99\ : entity is "yes";
end \quadsgmiiqsgmii_sync_block__99\;

architecture STRUCTURE of \quadsgmiiqsgmii_sync_block__99\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute msgon : string;
  attribute msgon of data_sync_reg1 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute msgon of data_sync_reg2 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute msgon of data_sync_reg3 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute msgon of data_sync_reg4 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute msgon of data_sync_reg5 : label is "FALSE";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute msgon of data_sync_reg6 : label is "FALSE";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_GTWIZARD_GT is
  port (
    O1 : out STD_LOGIC;
    gt0_cpllrefclklost_i : out STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gt0_rxbyteisaligned_out : out STD_LOGIC;
    gt0_rxbyterealign_out : out STD_LOGIC;
    gt0_rxcommadet_out : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxratedone_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    O3 : out STD_LOGIC;
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_3_out : out STD_LOGIC;
    p_3_out_0 : out STD_LOGIC;
    p_3_out_1 : out STD_LOGIC;
    p_3_out_2 : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gt0_cpllreset_t : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpen_in : in STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    gt0_gtrxreset_i : in STD_LOGIC;
    gt0_gttxreset_i : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_rxdfelfhold_i : in STD_LOGIC;
    gt0_rxdfeagcovrden_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxlpmen_in : in STD_LOGIC;
    encommaalign_rec : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_rxuserrdy_t : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_txuserrdy_t : in STD_LOGIC;
    userclk : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    SOFT_RESET : in STD_LOGIC;
    reset : in STD_LOGIC;
    SOFT_RESET_3 : in STD_LOGIC;
    SOFT_RESET_4 : in STD_LOGIC;
    SOFT_RESET_5 : in STD_LOGIC
  );
end quadsgmiiquadsgmii_GTWIZARD_GT;

architecture STRUCTURE of quadsgmiiquadsgmii_GTWIZARD_GT is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal n_0_gtxe2_i : STD_LOGIC;
  signal n_11_gtxe2_i : STD_LOGIC;
  signal n_38_gtxe2_i : STD_LOGIC;
  signal n_39_gtxe2_i : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MGT_RESET.RESET_INT_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \MGT_RESET.RESET_INT_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \MGT_RESET.RESET_INT_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \MGT_RESET.RESET_INT_i_1__2\ : label is "soft_lutpair1";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
  O1 <= \^o1\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\MGT_RESET.RESET_INT_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => \^o1\,
      I1 => SOFT_RESET,
      I2 => reset,
      O => p_3_out
    );
\MGT_RESET.RESET_INT_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => \^o1\,
      I1 => SOFT_RESET_3,
      I2 => reset,
      O => p_3_out_0
    );
\MGT_RESET.RESET_INT_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => \^o1\,
      I1 => SOFT_RESET_4,
      I2 => reset,
      O => p_3_out_1
    );
\MGT_RESET.RESET_INT_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => \^o1\,
      I1 => SOFT_RESET_5,
      I2 => reset,
      O => p_3_out_2
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0001111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 15,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "TRUE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF20400020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '1',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 40,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0954",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 40,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
    port map (
      CFGRESET => \<const0>\,
      CLKRSVD(3) => \<const0>\,
      CLKRSVD(2) => \<const0>\,
      CLKRSVD(1) => \<const0>\,
      CLKRSVD(0) => \<const0>\,
      CPLLFBCLKLOST => n_0_gtxe2_i,
      CPLLLOCK => \^o1\,
      CPLLLOCKDETCLK => independent_clock_bufg,
      CPLLLOCKEN => \<const1>\,
      CPLLPD => \<const0>\,
      CPLLREFCLKLOST => gt0_cpllrefclklost_i,
      CPLLREFCLKSEL(2) => \<const0>\,
      CPLLREFCLKSEL(1) => \<const0>\,
      CPLLREFCLKSEL(0) => \<const1>\,
      CPLLRESET => gt0_cpllreset_t,
      DMONITOROUT(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      DRPADDR(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      DRPCLK => gt0_drpclk_in,
      DRPDI(15 downto 0) => gt0_drpdi_in(15 downto 0),
      DRPDO(15 downto 0) => gt0_drpdo_out(15 downto 0),
      DRPEN => gt0_drpen_in,
      DRPRDY => gt0_drprdy_out,
      DRPWE => gt0_drpwe_in,
      EYESCANDATAERROR => gt0_eyescandataerror_out,
      EYESCANMODE => \<const0>\,
      EYESCANRESET => gt0_eyescanreset_in,
      EYESCANTRIGGER => gt0_eyescantrigger_in,
      GTGREFCLK => \<const0>\,
      GTNORTHREFCLK0 => \<const0>\,
      GTNORTHREFCLK1 => \<const0>\,
      GTREFCLK0 => gtrefclk,
      GTREFCLK1 => \<const0>\,
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => \<const0>\,
      GTRSVD(15) => \<const0>\,
      GTRSVD(14) => \<const0>\,
      GTRSVD(13) => \<const0>\,
      GTRSVD(12) => \<const0>\,
      GTRSVD(11) => \<const0>\,
      GTRSVD(10) => \<const0>\,
      GTRSVD(9) => \<const0>\,
      GTRSVD(8) => \<const0>\,
      GTRSVD(7) => \<const0>\,
      GTRSVD(6) => \<const0>\,
      GTRSVD(5) => \<const0>\,
      GTRSVD(4) => \<const0>\,
      GTRSVD(3) => \<const0>\,
      GTRSVD(2) => \<const0>\,
      GTRSVD(1) => \<const0>\,
      GTRSVD(0) => \<const0>\,
      GTRXRESET => gt0_gtrxreset_i,
      GTSOUTHREFCLK0 => \<const0>\,
      GTSOUTHREFCLK1 => \<const0>\,
      GTTXRESET => gt0_gttxreset_i,
      GTXRXN => rxn,
      GTXRXP => rxp,
      GTXTXN => txn,
      GTXTXP => txp,
      LOOPBACK(2 downto 0) => gt0_loopback_in(2 downto 0),
      PCSRSVDIN(15) => \<const0>\,
      PCSRSVDIN(14) => \<const0>\,
      PCSRSVDIN(13) => \<const0>\,
      PCSRSVDIN(12) => \<const0>\,
      PCSRSVDIN(11) => \<const0>\,
      PCSRSVDIN(10) => \<const0>\,
      PCSRSVDIN(9) => \<const0>\,
      PCSRSVDIN(8) => \<const0>\,
      PCSRSVDIN(7) => \<const0>\,
      PCSRSVDIN(6) => \<const0>\,
      PCSRSVDIN(5) => \<const0>\,
      PCSRSVDIN(4) => \<const0>\,
      PCSRSVDIN(3) => \<const0>\,
      PCSRSVDIN(2) => \<const0>\,
      PCSRSVDIN(1) => \<const0>\,
      PCSRSVDIN(0) => \<const0>\,
      PCSRSVDIN2(4) => \<const0>\,
      PCSRSVDIN2(3) => \<const0>\,
      PCSRSVDIN2(2) => \<const0>\,
      PCSRSVDIN2(1) => \<const0>\,
      PCSRSVDIN2(0) => \<const0>\,
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4) => \<const0>\,
      PMARSVDIN(3) => \<const0>\,
      PMARSVDIN(2) => \<const0>\,
      PMARSVDIN(1) => \<const0>\,
      PMARSVDIN(0) => \<const0>\,
      PMARSVDIN2(4) => \<const0>\,
      PMARSVDIN2(3) => \<const0>\,
      PMARSVDIN2(2) => \<const0>\,
      PMARSVDIN2(1) => \<const0>\,
      PMARSVDIN2(0) => \<const0>\,
      QPLLCLK => gt0_qplloutclk_in,
      QPLLREFCLK => gt0_qplloutrefclk_in,
      RESETOVRD => \<const0>\,
      RX8B10BEN => \<const1>\,
      RXBUFRESET => gt0_rxbufreset_in,
      RXBUFSTATUS(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      RXBYTEISALIGNED => gt0_rxbyteisaligned_out,
      RXBYTEREALIGN => gt0_rxbyterealign_out,
      RXCDRFREQRESET => \<const0>\,
      RXCDRHOLD => gt0_rxcdrhold_in,
      RXCDRLOCK => n_11_gtxe2_i,
      RXCDROVRDEN => \<const0>\,
      RXCDRRESET => \<const0>\,
      RXCDRRESETRSV => \<const0>\,
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 4) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 4),
      RXCHARISCOMMA(3 downto 0) => gt0_rxchariscomma_out(3 downto 0),
      RXCHARISK(7 downto 4) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 4),
      RXCHARISK(3 downto 0) => gt0_rxcharisk_out(3 downto 0),
      RXCHBONDEN => \<const0>\,
      RXCHBONDI(4) => \<const0>\,
      RXCHBONDI(3) => \<const0>\,
      RXCHBONDI(2) => \<const0>\,
      RXCHBONDI(1) => \<const0>\,
      RXCHBONDI(0) => \<const0>\,
      RXCHBONDLEVEL(2) => \<const0>\,
      RXCHBONDLEVEL(1) => \<const0>\,
      RXCHBONDLEVEL(0) => \<const0>\,
      RXCHBONDMASTER => \<const0>\,
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => \<const0>\,
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gt0_rxcommadet_out,
      RXCOMMADETEN => \<const1>\,
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => rxdata(31 downto 0),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => \<const0>\,
      RXDFEAGCHOLD => gt0_rxdfelfhold_i,
      RXDFEAGCOVRDEN => gt0_rxdfeagcovrden_in,
      RXDFECM1EN => \<const0>\,
      RXDFELFHOLD => gt0_rxdfelfhold_i,
      RXDFELFOVRDEN => \<const1>\,
      RXDFELPMRESET => gt0_rxdfelpmreset_in,
      RXDFETAP2HOLD => \<const0>\,
      RXDFETAP2OVRDEN => \<const0>\,
      RXDFETAP3HOLD => \<const0>\,
      RXDFETAP3OVRDEN => \<const0>\,
      RXDFETAP4HOLD => \<const0>\,
      RXDFETAP4OVRDEN => \<const0>\,
      RXDFETAP5HOLD => \<const0>\,
      RXDFETAP5OVRDEN => \<const0>\,
      RXDFEUTHOLD => \<const0>\,
      RXDFEUTOVRDEN => \<const0>\,
      RXDFEVPHOLD => \<const0>\,
      RXDFEVPOVRDEN => \<const0>\,
      RXDFEVSEN => \<const0>\,
      RXDFEXYDEN => \<const1>\,
      RXDFEXYDHOLD => \<const0>\,
      RXDFEXYDOVRDEN => \<const0>\,
      RXDISPERR(7 downto 4) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 4),
      RXDISPERR(3 downto 0) => gt0_rxdisperr_out(3 downto 0),
      RXDLYBYPASS => \<const1>\,
      RXDLYEN => \<const0>\,
      RXDLYOVRDEN => \<const0>\,
      RXDLYSRESET => \<const0>\,
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1) => \<const1>\,
      RXELECIDLEMODE(0) => \<const1>\,
      RXGEARBOXSLIP => \<const0>\,
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => gt0_rxlpmen_in,
      RXLPMHFHOLD => \<const0>\,
      RXLPMHFOVRDEN => \<const0>\,
      RXLPMLFHOLD => \<const0>\,
      RXLPMLFKLOVRDEN => \<const0>\,
      RXMCOMMAALIGNEN => encommaalign_rec,
      RXMONITOROUT(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      RXMONITORSEL(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      RXNOTINTABLE(7 downto 4) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 4),
      RXNOTINTABLE(3 downto 0) => gt0_rxnotintable_out(3 downto 0),
      RXOOBRESET => \<const0>\,
      RXOSHOLD => \<const0>\,
      RXOSOVRDEN => \<const0>\,
      RXOUTCLK => rxoutclk,
      RXOUTCLKFABRIC => NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2) => \<const0>\,
      RXOUTCLKSEL(1) => \<const1>\,
      RXOUTCLKSEL(0) => \<const0>\,
      RXPCOMMAALIGNEN => encommaalign_rec,
      RXPCSRESET => gt0_rxpcsreset_in,
      RXPD(1) => TXPD(1),
      RXPD(0) => TXPD(1),
      RXPHALIGN => \<const0>\,
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => \<const0>\,
      RXPHDLYPD => \<const0>\,
      RXPHDLYRESET => \<const0>\,
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => \<const0>\,
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => gt0_rxpmareset_in,
      RXPOLARITY => gt0_rxpolarity_in,
      RXPRBSCNTRESET => gt0_rxprbscntreset_in,
      RXPRBSERR => gt0_rxprbserr_out,
      RXPRBSSEL(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      RXQPIEN => \<const0>\,
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => gt0_rxrate_in(2 downto 0),
      RXRATEDONE => gt0_rxratedone_out,
      RXRESETDONE => O2,
      RXSLIDE => \<const0>\,
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1) => \<const0>\,
      RXSYSCLKSEL(0) => \<const0>\,
      RXUSERRDY => gt0_rxuserrdy_t,
      RXUSRCLK => rxuserclk,
      RXUSRCLK2 => rxuserclk2,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => \<const0>\,
      TSTIN(19) => \<const1>\,
      TSTIN(18) => \<const1>\,
      TSTIN(17) => \<const1>\,
      TSTIN(16) => \<const1>\,
      TSTIN(15) => \<const1>\,
      TSTIN(14) => \<const1>\,
      TSTIN(13) => \<const1>\,
      TSTIN(12) => \<const1>\,
      TSTIN(11) => \<const1>\,
      TSTIN(10) => \<const1>\,
      TSTIN(9) => \<const1>\,
      TSTIN(8) => \<const1>\,
      TSTIN(7) => \<const1>\,
      TSTIN(6) => \<const1>\,
      TSTIN(5) => \<const1>\,
      TSTIN(4) => \<const1>\,
      TSTIN(3) => \<const1>\,
      TSTIN(2) => \<const1>\,
      TSTIN(1) => \<const1>\,
      TSTIN(0) => \<const1>\,
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7) => \<const0>\,
      TX8B10BBYPASS(6) => \<const0>\,
      TX8B10BBYPASS(5) => \<const0>\,
      TX8B10BBYPASS(4) => \<const0>\,
      TX8B10BBYPASS(3) => \<const0>\,
      TX8B10BBYPASS(2) => \<const0>\,
      TX8B10BBYPASS(1) => \<const0>\,
      TX8B10BBYPASS(0) => \<const0>\,
      TX8B10BEN => \<const1>\,
      TXBUFDIFFCTRL(2) => \<const1>\,
      TXBUFDIFFCTRL(1) => \<const0>\,
      TXBUFDIFFCTRL(0) => \<const0>\,
      TXBUFSTATUS(1 downto 0) => gt0_txbufstatus_out(1 downto 0),
      TXCHARDISPMODE(7) => \<const0>\,
      TXCHARDISPMODE(6) => \<const0>\,
      TXCHARDISPMODE(5) => \<const0>\,
      TXCHARDISPMODE(4) => \<const0>\,
      TXCHARDISPMODE(3) => \<const0>\,
      TXCHARDISPMODE(2) => \<const0>\,
      TXCHARDISPMODE(1) => \<const0>\,
      TXCHARDISPMODE(0) => \<const0>\,
      TXCHARDISPVAL(7) => \<const0>\,
      TXCHARDISPVAL(6) => \<const0>\,
      TXCHARDISPVAL(5) => \<const0>\,
      TXCHARDISPVAL(4) => \<const0>\,
      TXCHARDISPVAL(3) => \<const0>\,
      TXCHARDISPVAL(2) => \<const0>\,
      TXCHARDISPVAL(1) => \<const0>\,
      TXCHARDISPVAL(0) => \<const0>\,
      TXCHARISK(7) => \<const0>\,
      TXCHARISK(6) => \<const0>\,
      TXCHARISK(5) => \<const0>\,
      TXCHARISK(4) => \<const0>\,
      TXCHARISK(3 downto 0) => Q(3 downto 0),
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => \<const0>\,
      TXCOMSAS => \<const0>\,
      TXCOMWAKE => \<const0>\,
      TXDATA(63) => \<const0>\,
      TXDATA(62) => \<const0>\,
      TXDATA(61) => \<const0>\,
      TXDATA(60) => \<const0>\,
      TXDATA(59) => \<const0>\,
      TXDATA(58) => \<const0>\,
      TXDATA(57) => \<const0>\,
      TXDATA(56) => \<const0>\,
      TXDATA(55) => \<const0>\,
      TXDATA(54) => \<const0>\,
      TXDATA(53) => \<const0>\,
      TXDATA(52) => \<const0>\,
      TXDATA(51) => \<const0>\,
      TXDATA(50) => \<const0>\,
      TXDATA(49) => \<const0>\,
      TXDATA(48) => \<const0>\,
      TXDATA(47) => \<const0>\,
      TXDATA(46) => \<const0>\,
      TXDATA(45) => \<const0>\,
      TXDATA(44) => \<const0>\,
      TXDATA(43) => \<const0>\,
      TXDATA(42) => \<const0>\,
      TXDATA(41) => \<const0>\,
      TXDATA(40) => \<const0>\,
      TXDATA(39) => \<const0>\,
      TXDATA(38) => \<const0>\,
      TXDATA(37) => \<const0>\,
      TXDATA(36) => \<const0>\,
      TXDATA(35) => \<const0>\,
      TXDATA(34) => \<const0>\,
      TXDATA(33) => \<const0>\,
      TXDATA(32) => \<const0>\,
      TXDATA(31 downto 0) => txdata(31 downto 0),
      TXDEEMPH => \<const0>\,
      TXDETECTRX => \<const0>\,
      TXDIFFCTRL(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      TXDIFFPD => \<const0>\,
      TXDLYBYPASS => \<const1>\,
      TXDLYEN => \<const0>\,
      TXDLYHOLD => \<const0>\,
      TXDLYOVRDEN => \<const0>\,
      TXDLYSRESET => \<const0>\,
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => \<const0>\,
      TXELECIDLE => TXPD(1),
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2) => \<const0>\,
      TXHEADER(1) => \<const0>\,
      TXHEADER(0) => \<const0>\,
      TXINHIBIT => \<const0>\,
      TXMAINCURSOR(6) => \<const0>\,
      TXMAINCURSOR(5) => \<const0>\,
      TXMAINCURSOR(4) => \<const0>\,
      TXMAINCURSOR(3) => \<const0>\,
      TXMAINCURSOR(2) => \<const0>\,
      TXMAINCURSOR(1) => \<const0>\,
      TXMAINCURSOR(0) => \<const0>\,
      TXMARGIN(2) => \<const0>\,
      TXMARGIN(1) => \<const0>\,
      TXMARGIN(0) => \<const0>\,
      TXOUTCLK => txoutclk,
      TXOUTCLKFABRIC => n_38_gtxe2_i,
      TXOUTCLKPCS => n_39_gtxe2_i,
      TXOUTCLKSEL(2) => \<const0>\,
      TXOUTCLKSEL(1) => \<const1>\,
      TXOUTCLKSEL(0) => \<const1>\,
      TXPCSRESET => gt0_txpcsreset_in,
      TXPD(1 downto 0) => TXPD(1 downto 0),
      TXPDELECIDLEMODE => \<const0>\,
      TXPHALIGN => \<const0>\,
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => \<const0>\,
      TXPHDLYPD => \<const0>\,
      TXPHDLYRESET => \<const0>\,
      TXPHDLYTSTCLK => \<const0>\,
      TXPHINIT => \<const0>\,
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => \<const0>\,
      TXPISOPD => \<const0>\,
      TXPMARESET => gt0_txpmareset_in,
      TXPOLARITY => gt0_txpolarity_in,
      TXPOSTCURSOR(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      TXPOSTCURSORINV => \<const0>\,
      TXPRBSFORCEERR => gt0_txprbsforceerr_in,
      TXPRBSSEL(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      TXPRECURSOR(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      TXPRECURSORINV => \<const0>\,
      TXQPIBIASEN => \<const0>\,
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => \<const0>\,
      TXQPIWEAKPUP => \<const0>\,
      TXRATE(2) => \<const0>\,
      TXRATE(1) => \<const0>\,
      TXRATE(0) => \<const0>\,
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => O3,
      TXSEQUENCE(6) => \<const0>\,
      TXSEQUENCE(5) => \<const0>\,
      TXSEQUENCE(4) => \<const0>\,
      TXSEQUENCE(3) => \<const0>\,
      TXSEQUENCE(2) => \<const0>\,
      TXSEQUENCE(1) => \<const0>\,
      TXSEQUENCE(0) => \<const0>\,
      TXSTARTSEQ => \<const0>\,
      TXSWING => \<const0>\,
      TXSYSCLKSEL(1) => \<const0>\,
      TXSYSCLKSEL(0) => \<const0>\,
      TXUSERRDY => gt0_txuserrdy_t,
      TXUSRCLK => userclk,
      TXUSRCLK2 => userclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_clock_div is
  port (
    clk_div10_plse_rise : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    clk_en_1_25_fall : in STD_LOGIC;
    speed_is_100_resync : in STD_LOGIC;
    speed_is_10_100_resync : in STD_LOGIC
  );
end quadsgmiiquadsgmii_clock_div;

architecture STRUCTURE of quadsgmiiquadsgmii_clock_div is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal clk_counter_neg_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_counter_pos_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_div10_plse_fall : STD_LOGIC;
  signal clk_div10_reg1 : STD_LOGIC;
  signal clk_div5_reg1 : STD_LOGIC;
  signal \n_0_clk_counter_pos_stg1[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_clk_counter_pos_stg1[1]_i_1\ : STD_LOGIC;
  signal \n_0_clk_counter_pos_stg1[2]_i_1\ : STD_LOGIC;
  signal \n_0_clk_div10_i_1__1\ : STD_LOGIC;
  signal \n_0_clk_div10_plse_fall_i_1__1\ : STD_LOGIC;
  signal \n_0_clk_div10_plse_rise_i_1__1\ : STD_LOGIC;
  signal n_0_clk_div10_reg : STD_LOGIC;
  signal \n_0_clk_div5_pos_i_1__1\ : STD_LOGIC;
  signal n_0_clk_div5_pos_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[0]_i_1__1\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[2]_i_1\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \clk_div10_plse_fall_i_1__1\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \clk_div10_plse_rise_i_1__1\ : label is "soft_lutpair677";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\clk_counter_neg_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => clk_counter_pos_stg1(0),
      Q => clk_counter_neg_stg1(0),
      R => \<const0>\
    );
\clk_counter_neg_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => clk_counter_pos_stg1(1),
      Q => clk_counter_neg_stg1(1),
      R => \<const0>\
    );
\clk_counter_neg_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => clk_counter_pos_stg1(2),
      Q => clk_counter_neg_stg1(2),
      R => \<const0>\
    );
\clk_counter_pos_stg1[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
    port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(2),
      I2 => clk_counter_pos_stg1(0),
      O => \n_0_clk_counter_pos_stg1[0]_i_1__1\
    );
\clk_counter_pos_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      O => \n_0_clk_counter_pos_stg1[1]_i_1\
    );
\clk_counter_pos_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
    port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      I2 => clk_counter_pos_stg1(2),
      O => \n_0_clk_counter_pos_stg1[2]_i_1\
    );
\clk_counter_pos_stg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_clk_counter_pos_stg1[0]_i_1__1\,
      Q => clk_counter_pos_stg1(0),
      R => sync_reset
    );
\clk_counter_pos_stg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_clk_counter_pos_stg1[1]_i_1\,
      Q => clk_counter_pos_stg1(1),
      R => sync_reset
    );
\clk_counter_pos_stg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_clk_counter_pos_stg1[2]_i_1\,
      Q => clk_counter_pos_stg1(2),
      R => sync_reset
    );
\clk_div10_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009A"
    )
    port map (
      I0 => n_0_clk_div10_reg,
      I1 => clk_div5_reg1,
      I2 => n_0_clk_div5_pos_reg,
      I3 => sync_reset,
      O => \n_0_clk_div10_i_1__1\
    );
\clk_div10_plse_fall_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => clk_div10_reg1,
      I1 => n_0_clk_div10_reg,
      O => \n_0_clk_div10_plse_fall_i_1__1\
    );
clk_div10_plse_fall_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_clk_div10_plse_fall_i_1__1\,
      Q => clk_div10_plse_fall,
      R => sync_reset
    );
\clk_div10_plse_rise_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_0_clk_div10_reg,
      I1 => clk_div10_reg1,
      O => \n_0_clk_div10_plse_rise_i_1__1\
    );
clk_div10_plse_rise_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_clk_div10_plse_rise_i_1__1\,
      Q => clk_div10_plse_rise,
      R => sync_reset
    );
clk_div10_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_clk_div10_i_1__1\,
      Q => n_0_clk_div10_reg,
      R => \<const0>\
    );
clk_div10_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_clk_div10_reg,
      Q => clk_div10_reg1,
      R => sync_reset
    );
\clk_div5_pos_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54550010"
    )
    port map (
      I0 => sync_reset,
      I1 => clk_counter_neg_stg1(1),
      I2 => clk_counter_neg_stg1(0),
      I3 => clk_counter_neg_stg1(2),
      I4 => n_0_clk_div5_pos_reg,
      O => \n_0_clk_div5_pos_i_1__1\
    );
clk_div5_pos_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_clk_div5_pos_i_1__1\,
      Q => n_0_clk_div5_pos_reg,
      R => \<const0>\
    );
clk_div5_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_clk_div5_pos_reg,
      Q => clk_div5_reg1,
      R => sync_reset
    );
\sgmii_clk_en_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
    port map (
      I0 => clk_en_1_25_fall,
      I1 => speed_is_100_resync,
      I2 => clk_div10_plse_fall,
      I3 => speed_is_10_100_resync,
      O => O1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_clock_div_10 is
  port (
    clk_div10_plse_rise : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    clk_en_1_25_fall : in STD_LOGIC;
    speed_is_100_resync : in STD_LOGIC;
    speed_is_10_100_resync : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmiiquadsgmii_clock_div_10 : entity is "quadsgmii_clock_div";
end quadsgmiiquadsgmii_clock_div_10;

architecture STRUCTURE of quadsgmiiquadsgmii_clock_div_10 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal clk_counter_neg_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_counter_pos_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_div10_plse_fall : STD_LOGIC;
  signal clk_div10_reg1 : STD_LOGIC;
  signal clk_div5_reg1 : STD_LOGIC;
  signal \n_0_clk_counter_pos_stg1[0]_i_1\ : STD_LOGIC;
  signal \n_0_clk_counter_pos_stg1[1]_i_1\ : STD_LOGIC;
  signal \n_0_clk_counter_pos_stg1[2]_i_1\ : STD_LOGIC;
  signal n_0_clk_div10_i_1 : STD_LOGIC;
  signal n_0_clk_div10_plse_fall_i_1 : STD_LOGIC;
  signal n_0_clk_div10_plse_rise_i_1 : STD_LOGIC;
  signal n_0_clk_div10_reg : STD_LOGIC;
  signal n_0_clk_div5_pos_i_1 : STD_LOGIC;
  signal n_0_clk_div5_pos_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[0]_i_1\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[2]_i_1\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of clk_div10_plse_fall_i_1 : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of clk_div10_plse_rise_i_1 : label is "soft_lutpair673";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\clk_counter_neg_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => clk_counter_pos_stg1(0),
      Q => clk_counter_neg_stg1(0),
      R => \<const0>\
    );
\clk_counter_neg_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => clk_counter_pos_stg1(1),
      Q => clk_counter_neg_stg1(1),
      R => \<const0>\
    );
\clk_counter_neg_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => clk_counter_pos_stg1(2),
      Q => clk_counter_neg_stg1(2),
      R => \<const0>\
    );
\clk_counter_pos_stg1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
    port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(2),
      I2 => clk_counter_pos_stg1(0),
      O => \n_0_clk_counter_pos_stg1[0]_i_1\
    );
\clk_counter_pos_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      O => \n_0_clk_counter_pos_stg1[1]_i_1\
    );
\clk_counter_pos_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
    port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      I2 => clk_counter_pos_stg1(2),
      O => \n_0_clk_counter_pos_stg1[2]_i_1\
    );
\clk_counter_pos_stg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_clk_counter_pos_stg1[0]_i_1\,
      Q => clk_counter_pos_stg1(0),
      R => sync_reset
    );
\clk_counter_pos_stg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_clk_counter_pos_stg1[1]_i_1\,
      Q => clk_counter_pos_stg1(1),
      R => sync_reset
    );
\clk_counter_pos_stg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_clk_counter_pos_stg1[2]_i_1\,
      Q => clk_counter_pos_stg1(2),
      R => sync_reset
    );
clk_div10_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009A"
    )
    port map (
      I0 => n_0_clk_div10_reg,
      I1 => clk_div5_reg1,
      I2 => n_0_clk_div5_pos_reg,
      I3 => sync_reset,
      O => n_0_clk_div10_i_1
    );
clk_div10_plse_fall_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => clk_div10_reg1,
      I1 => n_0_clk_div10_reg,
      O => n_0_clk_div10_plse_fall_i_1
    );
clk_div10_plse_fall_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_clk_div10_plse_fall_i_1,
      Q => clk_div10_plse_fall,
      R => sync_reset
    );
clk_div10_plse_rise_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_0_clk_div10_reg,
      I1 => clk_div10_reg1,
      O => n_0_clk_div10_plse_rise_i_1
    );
clk_div10_plse_rise_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_clk_div10_plse_rise_i_1,
      Q => clk_div10_plse_rise,
      R => sync_reset
    );
clk_div10_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_clk_div10_i_1,
      Q => n_0_clk_div10_reg,
      R => \<const0>\
    );
clk_div10_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_clk_div10_reg,
      Q => clk_div10_reg1,
      R => sync_reset
    );
clk_div5_pos_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54550010"
    )
    port map (
      I0 => sync_reset,
      I1 => clk_counter_neg_stg1(1),
      I2 => clk_counter_neg_stg1(0),
      I3 => clk_counter_neg_stg1(2),
      I4 => n_0_clk_div5_pos_reg,
      O => n_0_clk_div5_pos_i_1
    );
clk_div5_pos_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_clk_div5_pos_i_1,
      Q => n_0_clk_div5_pos_reg,
      R => \<const0>\
    );
clk_div5_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_clk_div5_pos_reg,
      Q => clk_div5_reg1,
      R => sync_reset
    );
sgmii_clk_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
    port map (
      I0 => clk_en_1_25_fall,
      I1 => speed_is_100_resync,
      I2 => clk_div10_plse_fall,
      I3 => speed_is_10_100_resync,
      O => O1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_clock_div_14 is
  port (
    clk_div10_plse_rise : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    clk_en_1_25_fall : in STD_LOGIC;
    speed_is_100_resync : in STD_LOGIC;
    speed_is_10_100_resync : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmiiquadsgmii_clock_div_14 : entity is "quadsgmii_clock_div";
end quadsgmiiquadsgmii_clock_div_14;

architecture STRUCTURE of quadsgmiiquadsgmii_clock_div_14 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal clk_counter_neg_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_counter_pos_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_div10_plse_fall : STD_LOGIC;
  signal clk_div10_reg1 : STD_LOGIC;
  signal clk_div5_reg1 : STD_LOGIC;
  signal \n_0_clk_counter_pos_stg1[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_clk_counter_pos_stg1[1]_i_1\ : STD_LOGIC;
  signal \n_0_clk_counter_pos_stg1[2]_i_1\ : STD_LOGIC;
  signal \n_0_clk_div10_i_1__2\ : STD_LOGIC;
  signal \n_0_clk_div10_plse_fall_i_1__2\ : STD_LOGIC;
  signal \n_0_clk_div10_plse_rise_i_1__2\ : STD_LOGIC;
  signal n_0_clk_div10_reg : STD_LOGIC;
  signal \n_0_clk_div5_pos_i_1__2\ : STD_LOGIC;
  signal n_0_clk_div5_pos_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[0]_i_1__2\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[2]_i_1\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \clk_div10_plse_fall_i_1__2\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \clk_div10_plse_rise_i_1__2\ : label is "soft_lutpair671";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\clk_counter_neg_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => clk_counter_pos_stg1(0),
      Q => clk_counter_neg_stg1(0),
      R => \<const0>\
    );
\clk_counter_neg_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => clk_counter_pos_stg1(1),
      Q => clk_counter_neg_stg1(1),
      R => \<const0>\
    );
\clk_counter_neg_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => clk_counter_pos_stg1(2),
      Q => clk_counter_neg_stg1(2),
      R => \<const0>\
    );
\clk_counter_pos_stg1[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
    port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(2),
      I2 => clk_counter_pos_stg1(0),
      O => \n_0_clk_counter_pos_stg1[0]_i_1__2\
    );
\clk_counter_pos_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      O => \n_0_clk_counter_pos_stg1[1]_i_1\
    );
\clk_counter_pos_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
    port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      I2 => clk_counter_pos_stg1(2),
      O => \n_0_clk_counter_pos_stg1[2]_i_1\
    );
\clk_counter_pos_stg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_clk_counter_pos_stg1[0]_i_1__2\,
      Q => clk_counter_pos_stg1(0),
      R => sync_reset
    );
\clk_counter_pos_stg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_clk_counter_pos_stg1[1]_i_1\,
      Q => clk_counter_pos_stg1(1),
      R => sync_reset
    );
\clk_counter_pos_stg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_clk_counter_pos_stg1[2]_i_1\,
      Q => clk_counter_pos_stg1(2),
      R => sync_reset
    );
\clk_div10_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009A"
    )
    port map (
      I0 => n_0_clk_div10_reg,
      I1 => clk_div5_reg1,
      I2 => n_0_clk_div5_pos_reg,
      I3 => sync_reset,
      O => \n_0_clk_div10_i_1__2\
    );
\clk_div10_plse_fall_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => clk_div10_reg1,
      I1 => n_0_clk_div10_reg,
      O => \n_0_clk_div10_plse_fall_i_1__2\
    );
clk_div10_plse_fall_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_clk_div10_plse_fall_i_1__2\,
      Q => clk_div10_plse_fall,
      R => sync_reset
    );
\clk_div10_plse_rise_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_0_clk_div10_reg,
      I1 => clk_div10_reg1,
      O => \n_0_clk_div10_plse_rise_i_1__2\
    );
clk_div10_plse_rise_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_clk_div10_plse_rise_i_1__2\,
      Q => clk_div10_plse_rise,
      R => sync_reset
    );
clk_div10_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_clk_div10_i_1__2\,
      Q => n_0_clk_div10_reg,
      R => \<const0>\
    );
clk_div10_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_clk_div10_reg,
      Q => clk_div10_reg1,
      R => sync_reset
    );
\clk_div5_pos_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54550010"
    )
    port map (
      I0 => sync_reset,
      I1 => clk_counter_neg_stg1(1),
      I2 => clk_counter_neg_stg1(0),
      I3 => clk_counter_neg_stg1(2),
      I4 => n_0_clk_div5_pos_reg,
      O => \n_0_clk_div5_pos_i_1__2\
    );
clk_div5_pos_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_clk_div5_pos_i_1__2\,
      Q => n_0_clk_div5_pos_reg,
      R => \<const0>\
    );
clk_div5_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_clk_div5_pos_reg,
      Q => clk_div5_reg1,
      R => sync_reset
    );
\sgmii_clk_en_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
    port map (
      I0 => clk_en_1_25_fall,
      I1 => speed_is_100_resync,
      I2 => clk_div10_plse_fall,
      I3 => speed_is_10_100_resync,
      O => O1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_clock_div_6 is
  port (
    clk_div10_plse_rise : out STD_LOGIC;
    O1 : out STD_LOGIC;
    sync_reset : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    clk_en_1_25_fall : in STD_LOGIC;
    speed_is_100_resync : in STD_LOGIC;
    speed_is_10_100_resync : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmiiquadsgmii_clock_div_6 : entity is "quadsgmii_clock_div";
end quadsgmiiquadsgmii_clock_div_6;

architecture STRUCTURE of quadsgmiiquadsgmii_clock_div_6 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal clk_counter_neg_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_counter_pos_stg1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal clk_div10_plse_fall : STD_LOGIC;
  signal clk_div10_reg1 : STD_LOGIC;
  signal clk_div5_reg1 : STD_LOGIC;
  signal \n_0_clk_counter_pos_stg1[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_clk_counter_pos_stg1[1]_i_1\ : STD_LOGIC;
  signal \n_0_clk_counter_pos_stg1[2]_i_1\ : STD_LOGIC;
  signal \n_0_clk_div10_i_1__0\ : STD_LOGIC;
  signal \n_0_clk_div10_plse_fall_i_1__0\ : STD_LOGIC;
  signal \n_0_clk_div10_plse_rise_i_1__0\ : STD_LOGIC;
  signal n_0_clk_div10_reg : STD_LOGIC;
  signal \n_0_clk_div5_pos_i_1__0\ : STD_LOGIC;
  signal n_0_clk_div5_pos_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[0]_i_1__0\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \clk_counter_pos_stg1[2]_i_1\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \clk_div10_plse_fall_i_1__0\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \clk_div10_plse_rise_i_1__0\ : label is "soft_lutpair675";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\clk_counter_neg_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => clk_counter_pos_stg1(0),
      Q => clk_counter_neg_stg1(0),
      R => \<const0>\
    );
\clk_counter_neg_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => clk_counter_pos_stg1(1),
      Q => clk_counter_neg_stg1(1),
      R => \<const0>\
    );
\clk_counter_neg_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => clk_counter_pos_stg1(2),
      Q => clk_counter_neg_stg1(2),
      R => \<const0>\
    );
\clk_counter_pos_stg1[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
    port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(2),
      I2 => clk_counter_pos_stg1(0),
      O => \n_0_clk_counter_pos_stg1[0]_i_1__0\
    );
\clk_counter_pos_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      O => \n_0_clk_counter_pos_stg1[1]_i_1\
    );
\clk_counter_pos_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
    port map (
      I0 => clk_counter_pos_stg1(1),
      I1 => clk_counter_pos_stg1(0),
      I2 => clk_counter_pos_stg1(2),
      O => \n_0_clk_counter_pos_stg1[2]_i_1\
    );
\clk_counter_pos_stg1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_clk_counter_pos_stg1[0]_i_1__0\,
      Q => clk_counter_pos_stg1(0),
      R => sync_reset
    );
\clk_counter_pos_stg1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_clk_counter_pos_stg1[1]_i_1\,
      Q => clk_counter_pos_stg1(1),
      R => sync_reset
    );
\clk_counter_pos_stg1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_clk_counter_pos_stg1[2]_i_1\,
      Q => clk_counter_pos_stg1(2),
      R => sync_reset
    );
\clk_div10_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009A"
    )
    port map (
      I0 => n_0_clk_div10_reg,
      I1 => clk_div5_reg1,
      I2 => n_0_clk_div5_pos_reg,
      I3 => sync_reset,
      O => \n_0_clk_div10_i_1__0\
    );
\clk_div10_plse_fall_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => clk_div10_reg1,
      I1 => n_0_clk_div10_reg,
      O => \n_0_clk_div10_plse_fall_i_1__0\
    );
clk_div10_plse_fall_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_clk_div10_plse_fall_i_1__0\,
      Q => clk_div10_plse_fall,
      R => sync_reset
    );
\clk_div10_plse_rise_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_0_clk_div10_reg,
      I1 => clk_div10_reg1,
      O => \n_0_clk_div10_plse_rise_i_1__0\
    );
clk_div10_plse_rise_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_clk_div10_plse_rise_i_1__0\,
      Q => clk_div10_plse_rise,
      R => sync_reset
    );
clk_div10_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_clk_div10_i_1__0\,
      Q => n_0_clk_div10_reg,
      R => \<const0>\
    );
clk_div10_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_clk_div10_reg,
      Q => clk_div10_reg1,
      R => sync_reset
    );
\clk_div5_pos_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54550010"
    )
    port map (
      I0 => sync_reset,
      I1 => clk_counter_neg_stg1(1),
      I2 => clk_counter_neg_stg1(0),
      I3 => clk_counter_neg_stg1(2),
      I4 => n_0_clk_div5_pos_reg,
      O => \n_0_clk_div5_pos_i_1__0\
    );
clk_div5_pos_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_clk_div5_pos_i_1__0\,
      Q => n_0_clk_div5_pos_reg,
      R => \<const0>\
    );
clk_div5_reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_clk_div5_pos_reg,
      Q => clk_div5_reg1,
      R => sync_reset
    );
\sgmii_clk_en_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
    port map (
      I0 => clk_en_1_25_fall,
      I1 => speed_is_100_resync,
      I2 => clk_div10_plse_fall,
      I3 => speed_is_10_100_resync,
      O => O1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_johnson_cntr is
  port (
    clk1_25 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    clk_div10_plse_rise : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC;
    sync_reset : in STD_LOGIC
  );
end quadsgmiiquadsgmii_johnson_cntr;

architecture STRUCTURE of quadsgmiiquadsgmii_johnson_cntr is
  signal \^clk1_25\ : STD_LOGIC;
  signal \n_0_reg1_i_1__1\ : STD_LOGIC;
  signal n_0_reg1_reg : STD_LOGIC;
  signal n_0_reg2_reg : STD_LOGIC;
  signal n_0_reg5_reg : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
begin
  clk1_25 <= \^clk1_25\;
\clk_en_1_25_fall_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => O1
    );
\reg1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_reg5_reg,
      O => \n_0_reg1_i_1__1\
    );
reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \n_0_reg1_i_1__1\,
      Q => n_0_reg1_reg,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => n_0_reg1_reg,
      Q => n_0_reg2_reg,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => n_0_reg2_reg,
      Q => \^clk1_25\,
      R => reg5
    );
\reg4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => sync_reset,
      I1 => n_0_reg5_reg,
      I2 => clk_div10_plse_rise,
      I3 => reg4,
      O => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg4,
      Q => n_0_reg5_reg,
      R => reg5
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_johnson_cntr_13 is
  port (
    clk1_25 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    clk_div10_plse_rise : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC;
    sync_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmiiquadsgmii_johnson_cntr_13 : entity is "quadsgmii_johnson_cntr";
end quadsgmiiquadsgmii_johnson_cntr_13;

architecture STRUCTURE of quadsgmiiquadsgmii_johnson_cntr_13 is
  signal \^clk1_25\ : STD_LOGIC;
  signal \n_0_reg1_i_1__2\ : STD_LOGIC;
  signal n_0_reg1_reg : STD_LOGIC;
  signal n_0_reg2_reg : STD_LOGIC;
  signal n_0_reg5_reg : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
begin
  clk1_25 <= \^clk1_25\;
\clk_en_1_25_fall_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => O1
    );
\reg1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_reg5_reg,
      O => \n_0_reg1_i_1__2\
    );
reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \n_0_reg1_i_1__2\,
      Q => n_0_reg1_reg,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => n_0_reg1_reg,
      Q => n_0_reg2_reg,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => n_0_reg2_reg,
      Q => \^clk1_25\,
      R => reg5
    );
\reg4_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => sync_reset,
      I1 => n_0_reg5_reg,
      I2 => clk_div10_plse_rise,
      I3 => reg4,
      O => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg4,
      Q => n_0_reg5_reg,
      R => reg5
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_johnson_cntr_5 is
  port (
    clk1_25 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    clk_div10_plse_rise : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC;
    sync_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmiiquadsgmii_johnson_cntr_5 : entity is "quadsgmii_johnson_cntr";
end quadsgmiiquadsgmii_johnson_cntr_5;

architecture STRUCTURE of quadsgmiiquadsgmii_johnson_cntr_5 is
  signal \^clk1_25\ : STD_LOGIC;
  signal \n_0_reg1_i_1__0\ : STD_LOGIC;
  signal n_0_reg1_reg : STD_LOGIC;
  signal n_0_reg2_reg : STD_LOGIC;
  signal n_0_reg5_reg : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
begin
  clk1_25 <= \^clk1_25\;
\clk_en_1_25_fall_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => O1
    );
\reg1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_reg5_reg,
      O => \n_0_reg1_i_1__0\
    );
reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \n_0_reg1_i_1__0\,
      Q => n_0_reg1_reg,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => n_0_reg1_reg,
      Q => n_0_reg2_reg,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => n_0_reg2_reg,
      Q => \^clk1_25\,
      R => reg5
    );
\reg4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => sync_reset,
      I1 => n_0_reg5_reg,
      I2 => clk_div10_plse_rise,
      I3 => reg4,
      O => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg4,
      Q => n_0_reg5_reg,
      R => reg5
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_johnson_cntr_9 is
  port (
    clk1_25 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    clk_div10_plse_rise : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC;
    sync_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmiiquadsgmii_johnson_cntr_9 : entity is "quadsgmii_johnson_cntr";
end quadsgmiiquadsgmii_johnson_cntr_9;

architecture STRUCTURE of quadsgmiiquadsgmii_johnson_cntr_9 is
  signal \^clk1_25\ : STD_LOGIC;
  signal n_0_reg5_reg : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal reg1 : STD_LOGIC;
  signal reg2 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
begin
  clk1_25 <= \^clk1_25\;
clk_en_1_25_fall_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => O1
    );
reg1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_reg5_reg,
      O => p_0_in
    );
reg1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => p_0_in,
      Q => reg1,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg1,
      Q => reg2,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg2,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
    port map (
      I0 => sync_reset,
      I1 => n_0_reg5_reg,
      I2 => clk_div10_plse_rise,
      I3 => reg4,
      O => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => clk_div10_plse_rise,
      D => reg4,
      Q => n_0_reg5_reg,
      R => reg5
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_reset_sync is
  port (
    reset_in : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset_out : out STD_LOGIC
  );
  attribute dont_touch : string;
  attribute dont_touch of quadsgmiiquadsgmii_reset_sync : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of quadsgmiiquadsgmii_reset_sync : entity is "2'b11";
end quadsgmiiquadsgmii_reset_sync;

architecture STRUCTURE of quadsgmiiquadsgmii_reset_sync is
  signal \<const0>\ : STD_LOGIC;
  signal GND_2 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  signal reset_stage6 : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
GND_1: unisim.vcomponents.GND
    port map (
      G => GND_2
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => reset_stage6,
      O => reset_out
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => \<const0>\,
      PRE => reset_in,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => reset_stage1,
      PRE => reset_in,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => reset_stage2,
      PRE => reset_in,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => reset_stage3,
      PRE => reset_in,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => reset_stage4,
      PRE => reset_in,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => reset_stage5,
      Q => reset_stage6,
      R => GND_2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_reset_sync__3\ is
  port (
    reset_in : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_reset_sync__3\ : entity is "quadsgmii_reset_sync";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_reset_sync__3\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_reset_sync__3\ : entity is "2'b11";
end \quadsgmiiquadsgmii_reset_sync__3\;

architecture STRUCTURE of \quadsgmiiquadsgmii_reset_sync__3\ is
  signal \<const0>\ : STD_LOGIC;
  signal GND_2 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  signal reset_stage6 : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
GND_1: unisim.vcomponents.GND
    port map (
      G => GND_2
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => reset_stage6,
      O => reset_out
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => \<const0>\,
      PRE => reset_in,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => reset_stage1,
      PRE => reset_in,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => reset_stage2,
      PRE => reset_in,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => reset_stage3,
      PRE => reset_in,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => reset_stage4,
      PRE => reset_in,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => reset_stage5,
      Q => reset_stage6,
      R => GND_2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_reset_sync__4\ is
  port (
    reset_in : in STD_LOGIC;
    clk : in STD_LOGIC;
    reset_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_reset_sync__4\ : entity is "quadsgmii_reset_sync";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_reset_sync__4\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_reset_sync__4\ : entity is "2'b11";
end \quadsgmiiquadsgmii_reset_sync__4\;

architecture STRUCTURE of \quadsgmiiquadsgmii_reset_sync__4\ is
  signal \<const0>\ : STD_LOGIC;
  signal GND_2 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  signal reset_stage6 : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
GND_1: unisim.vcomponents.GND
    port map (
      G => GND_2
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => reset_stage6,
      O => reset_out
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => \<const0>\,
      PRE => reset_in,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => reset_stage1,
      PRE => reset_in,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => reset_stage2,
      PRE => reset_in,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => reset_stage3,
      PRE => reset_in,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => reset_stage4,
      PRE => reset_in,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => reset_stage5,
      Q => reset_stage6,
      R => GND_2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_sync_block is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute dont_touch : string;
  attribute dont_touch of quadsgmiiquadsgmii_sync_block : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of quadsgmiiquadsgmii_sync_block : entity is "2'b00";
end quadsgmiiquadsgmii_sync_block;

architecture STRUCTURE of quadsgmiiquadsgmii_sync_block is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_sync_block__17\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_sync_block__17\ : entity is "quadsgmii_sync_block";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_sync_block__17\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_sync_block__17\ : entity is "2'b00";
end \quadsgmiiquadsgmii_sync_block__17\;

architecture STRUCTURE of \quadsgmiiquadsgmii_sync_block__17\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_sync_block__18\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_sync_block__18\ : entity is "quadsgmii_sync_block";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_sync_block__18\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_sync_block__18\ : entity is "2'b00";
end \quadsgmiiquadsgmii_sync_block__18\;

architecture STRUCTURE of \quadsgmiiquadsgmii_sync_block__18\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_sync_block__19\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_sync_block__19\ : entity is "quadsgmii_sync_block";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_sync_block__19\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_sync_block__19\ : entity is "2'b00";
end \quadsgmiiquadsgmii_sync_block__19\;

architecture STRUCTURE of \quadsgmiiquadsgmii_sync_block__19\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_sync_block__20\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_sync_block__20\ : entity is "quadsgmii_sync_block";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_sync_block__20\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_sync_block__20\ : entity is "2'b00";
end \quadsgmiiquadsgmii_sync_block__20\;

architecture STRUCTURE of \quadsgmiiquadsgmii_sync_block__20\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_sync_block__21\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_sync_block__21\ : entity is "quadsgmii_sync_block";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_sync_block__21\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_sync_block__21\ : entity is "2'b00";
end \quadsgmiiquadsgmii_sync_block__21\;

architecture STRUCTURE of \quadsgmiiquadsgmii_sync_block__21\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_sync_block__22\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_sync_block__22\ : entity is "quadsgmii_sync_block";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_sync_block__22\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_sync_block__22\ : entity is "2'b00";
end \quadsgmiiquadsgmii_sync_block__22\;

architecture STRUCTURE of \quadsgmiiquadsgmii_sync_block__22\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_sync_block__23\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_sync_block__23\ : entity is "quadsgmii_sync_block";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_sync_block__23\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_sync_block__23\ : entity is "2'b00";
end \quadsgmiiquadsgmii_sync_block__23\;

architecture STRUCTURE of \quadsgmiiquadsgmii_sync_block__23\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_sync_block__24\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_sync_block__24\ : entity is "quadsgmii_sync_block";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_sync_block__24\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_sync_block__24\ : entity is "2'b00";
end \quadsgmiiquadsgmii_sync_block__24\;

architecture STRUCTURE of \quadsgmiiquadsgmii_sync_block__24\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_sync_block__25\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_sync_block__25\ : entity is "quadsgmii_sync_block";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_sync_block__25\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_sync_block__25\ : entity is "2'b00";
end \quadsgmiiquadsgmii_sync_block__25\;

architecture STRUCTURE of \quadsgmiiquadsgmii_sync_block__25\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_sync_block__26\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_sync_block__26\ : entity is "quadsgmii_sync_block";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_sync_block__26\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_sync_block__26\ : entity is "2'b00";
end \quadsgmiiquadsgmii_sync_block__26\;

architecture STRUCTURE of \quadsgmiiquadsgmii_sync_block__26\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_sync_block__27\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_sync_block__27\ : entity is "quadsgmii_sync_block";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_sync_block__27\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_sync_block__27\ : entity is "2'b00";
end \quadsgmiiquadsgmii_sync_block__27\;

architecture STRUCTURE of \quadsgmiiquadsgmii_sync_block__27\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_sync_block__28\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_sync_block__28\ : entity is "quadsgmii_sync_block";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_sync_block__28\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_sync_block__28\ : entity is "2'b00";
end \quadsgmiiquadsgmii_sync_block__28\;

architecture STRUCTURE of \quadsgmiiquadsgmii_sync_block__28\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_sync_block__29\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_sync_block__29\ : entity is "quadsgmii_sync_block";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_sync_block__29\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_sync_block__29\ : entity is "2'b00";
end \quadsgmiiquadsgmii_sync_block__29\;

architecture STRUCTURE of \quadsgmiiquadsgmii_sync_block__29\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_sync_block__30\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_sync_block__30\ : entity is "quadsgmii_sync_block";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_sync_block__30\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_sync_block__30\ : entity is "2'b00";
end \quadsgmiiquadsgmii_sync_block__30\;

architecture STRUCTURE of \quadsgmiiquadsgmii_sync_block__30\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_sync_block__31\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_sync_block__31\ : entity is "quadsgmii_sync_block";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_sync_block__31\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_sync_block__31\ : entity is "2'b00";
end \quadsgmiiquadsgmii_sync_block__31\;

architecture STRUCTURE of \quadsgmiiquadsgmii_sync_block__31\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_sync_block__32\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_sync_block__32\ : entity is "quadsgmii_sync_block";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_sync_block__32\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_sync_block__32\ : entity is "2'b00";
end \quadsgmiiquadsgmii_sync_block__32\;

architecture STRUCTURE of \quadsgmiiquadsgmii_sync_block__32\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_sync_block__33\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_sync_block__33\ : entity is "quadsgmii_sync_block";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_sync_block__33\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_sync_block__33\ : entity is "2'b00";
end \quadsgmiiquadsgmii_sync_block__33\;

architecture STRUCTURE of \quadsgmiiquadsgmii_sync_block__33\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_sync_block__34\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_sync_block__34\ : entity is "quadsgmii_sync_block";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_sync_block__34\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_sync_block__34\ : entity is "2'b00";
end \quadsgmiiquadsgmii_sync_block__34\;

architecture STRUCTURE of \quadsgmiiquadsgmii_sync_block__34\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_sync_block__35\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_sync_block__35\ : entity is "quadsgmii_sync_block";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_sync_block__35\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_sync_block__35\ : entity is "2'b00";
end \quadsgmiiquadsgmii_sync_block__35\;

architecture STRUCTURE of \quadsgmiiquadsgmii_sync_block__35\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_sync_block__36\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_sync_block__36\ : entity is "quadsgmii_sync_block";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_sync_block__36\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_sync_block__36\ : entity is "2'b00";
end \quadsgmiiquadsgmii_sync_block__36\;

architecture STRUCTURE of \quadsgmiiquadsgmii_sync_block__36\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_sync_block__37\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_sync_block__37\ : entity is "quadsgmii_sync_block";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_sync_block__37\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_sync_block__37\ : entity is "2'b00";
end \quadsgmiiquadsgmii_sync_block__37\;

architecture STRUCTURE of \quadsgmiiquadsgmii_sync_block__37\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_sync_block__38\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_sync_block__38\ : entity is "quadsgmii_sync_block";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_sync_block__38\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_sync_block__38\ : entity is "2'b00";
end \quadsgmiiquadsgmii_sync_block__38\;

architecture STRUCTURE of \quadsgmiiquadsgmii_sync_block__38\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiquadsgmii_sync_block__39\ is
  port (
    clk : in STD_LOGIC;
    data_in : in STD_LOGIC;
    data_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiquadsgmii_sync_block__39\ : entity is "quadsgmii_sync_block";
  attribute dont_touch : string;
  attribute dont_touch of \quadsgmiiquadsgmii_sync_block__39\ : entity is "yes";
  attribute INITIALISE : string;
  attribute INITIALISE of \quadsgmiiquadsgmii_sync_block__39\ : entity is "2'b00";
end \quadsgmiiquadsgmii_sync_block__39\;

architecture STRUCTURE of \quadsgmiiquadsgmii_sync_block__39\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_in,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => clk,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_tx_rate_adapt is
  port (
    gmii_tx_en_out_ch2 : out STD_LOGIC;
    gmii_tx_er_out_ch2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    gmii_txd_out_ch2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sync_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_ch2_int1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_er_ch2_int1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end quadsgmiiquadsgmii_tx_rate_adapt;

architecture STRUCTURE of quadsgmiiquadsgmii_tx_rate_adapt is
  signal \^gmii_tx_en_out_ch2\ : STD_LOGIC;
  signal \^gmii_tx_er_out_ch2\ : STD_LOGIC;
  signal \^gmii_txd_out_ch2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_V_i_4__1\ : STD_LOGIC;
begin
  gmii_tx_en_out_ch2 <= \^gmii_tx_en_out_ch2\;
  gmii_tx_er_out_ch2 <= \^gmii_tx_er_out_ch2\;
  gmii_txd_out_ch2(7 downto 0) <= \^gmii_txd_out_ch2\(7 downto 0);
\V_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAA00002AAA"
    )
    port map (
      I0 => \^gmii_tx_er_out_ch2\,
      I1 => \n_0_V_i_4__1\,
      I2 => \^gmii_txd_out_ch2\(0),
      I3 => \^gmii_txd_out_ch2\(1),
      I4 => \^gmii_tx_en_out_ch2\,
      I5 => I3,
      O => O3
    );
\V_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => \^gmii_txd_out_ch2\(3),
      I1 => \^gmii_txd_out_ch2\(2),
      I2 => \^gmii_txd_out_ch2\(6),
      I3 => \^gmii_txd_out_ch2\(7),
      I4 => \^gmii_txd_out_ch2\(5),
      I5 => \^gmii_txd_out_ch2\(4),
      O => \n_0_V_i_4__1\
    );
gmii_tx_en_out_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_en_ch2_int1,
      Q => \^gmii_tx_en_out_ch2\,
      R => sync_reset
    );
gmii_tx_er_out_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_er_ch2_int1,
      Q => \^gmii_tx_er_out_ch2\,
      R => sync_reset
    );
\gmii_txd_out_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => I6(0),
      Q => \^gmii_txd_out_ch2\(0),
      R => sync_reset
    );
\gmii_txd_out_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => I6(1),
      Q => \^gmii_txd_out_ch2\(1),
      R => sync_reset
    );
\gmii_txd_out_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => I6(2),
      Q => \^gmii_txd_out_ch2\(2),
      R => sync_reset
    );
\gmii_txd_out_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => I6(3),
      Q => \^gmii_txd_out_ch2\(3),
      R => sync_reset
    );
\gmii_txd_out_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => I6(4),
      Q => \^gmii_txd_out_ch2\(4),
      R => sync_reset
    );
\gmii_txd_out_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => I6(5),
      Q => \^gmii_txd_out_ch2\(5),
      R => sync_reset
    );
\gmii_txd_out_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => I6(6),
      Q => \^gmii_txd_out_ch2\(6),
      R => sync_reset
    );
\gmii_txd_out_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => I6(7),
      Q => \^gmii_txd_out_ch2\(7),
      R => sync_reset
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_tx_rate_adapt_11 is
  port (
    gmii_tx_en_out_ch3 : out STD_LOGIC;
    gmii_tx_er_out_ch3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    gmii_txd_out_ch3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sync_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_ch3_int1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_er_ch3_int1 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmiiquadsgmii_tx_rate_adapt_11 : entity is "quadsgmii_tx_rate_adapt";
end quadsgmiiquadsgmii_tx_rate_adapt_11;

architecture STRUCTURE of quadsgmiiquadsgmii_tx_rate_adapt_11 is
  signal \^gmii_tx_en_out_ch3\ : STD_LOGIC;
  signal \^gmii_tx_er_out_ch3\ : STD_LOGIC;
  signal \^gmii_txd_out_ch3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_V_i_4__2\ : STD_LOGIC;
begin
  gmii_tx_en_out_ch3 <= \^gmii_tx_en_out_ch3\;
  gmii_tx_er_out_ch3 <= \^gmii_tx_er_out_ch3\;
  gmii_txd_out_ch3(7 downto 0) <= \^gmii_txd_out_ch3\(7 downto 0);
\V_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAA00002AAA"
    )
    port map (
      I0 => \^gmii_tx_er_out_ch3\,
      I1 => \n_0_V_i_4__2\,
      I2 => \^gmii_txd_out_ch3\(0),
      I3 => \^gmii_txd_out_ch3\(1),
      I4 => \^gmii_tx_en_out_ch3\,
      I5 => I4,
      O => O4
    );
\V_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => \^gmii_txd_out_ch3\(3),
      I1 => \^gmii_txd_out_ch3\(2),
      I2 => \^gmii_txd_out_ch3\(6),
      I3 => \^gmii_txd_out_ch3\(7),
      I4 => \^gmii_txd_out_ch3\(5),
      I5 => \^gmii_txd_out_ch3\(4),
      O => \n_0_V_i_4__2\
    );
gmii_tx_en_out_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_en_ch3_int1,
      Q => \^gmii_tx_en_out_ch3\,
      R => sync_reset
    );
gmii_tx_er_out_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_er_ch3_int1,
      Q => \^gmii_tx_er_out_ch3\,
      R => sync_reset
    );
\gmii_txd_out_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => I7(0),
      Q => \^gmii_txd_out_ch3\(0),
      R => sync_reset
    );
\gmii_txd_out_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => I7(1),
      Q => \^gmii_txd_out_ch3\(1),
      R => sync_reset
    );
\gmii_txd_out_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => I7(2),
      Q => \^gmii_txd_out_ch3\(2),
      R => sync_reset
    );
\gmii_txd_out_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => I7(3),
      Q => \^gmii_txd_out_ch3\(3),
      R => sync_reset
    );
\gmii_txd_out_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => I7(4),
      Q => \^gmii_txd_out_ch3\(4),
      R => sync_reset
    );
\gmii_txd_out_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => I7(5),
      Q => \^gmii_txd_out_ch3\(5),
      R => sync_reset
    );
\gmii_txd_out_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => I7(6),
      Q => \^gmii_txd_out_ch3\(6),
      R => sync_reset
    );
\gmii_txd_out_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => I7(7),
      Q => \^gmii_txd_out_ch3\(7),
      R => sync_reset
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_tx_rate_adapt_3 is
  port (
    gmii_tx_en_out_ch1 : out STD_LOGIC;
    gmii_tx_er_out_ch1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    gmii_txd_out_ch1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sync_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_ch1_int1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_er_ch1_int1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmiiquadsgmii_tx_rate_adapt_3 : entity is "quadsgmii_tx_rate_adapt";
end quadsgmiiquadsgmii_tx_rate_adapt_3;

architecture STRUCTURE of quadsgmiiquadsgmii_tx_rate_adapt_3 is
  signal \^gmii_tx_en_out_ch1\ : STD_LOGIC;
  signal \^gmii_tx_er_out_ch1\ : STD_LOGIC;
  signal \^gmii_txd_out_ch1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_V_i_4__0\ : STD_LOGIC;
begin
  gmii_tx_en_out_ch1 <= \^gmii_tx_en_out_ch1\;
  gmii_tx_er_out_ch1 <= \^gmii_tx_er_out_ch1\;
  gmii_txd_out_ch1(7 downto 0) <= \^gmii_txd_out_ch1\(7 downto 0);
\V_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAA00002AAA"
    )
    port map (
      I0 => \^gmii_tx_er_out_ch1\,
      I1 => \n_0_V_i_4__0\,
      I2 => \^gmii_txd_out_ch1\(0),
      I3 => \^gmii_txd_out_ch1\(1),
      I4 => \^gmii_tx_en_out_ch1\,
      I5 => I2,
      O => O2
    );
\V_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => \^gmii_txd_out_ch1\(3),
      I1 => \^gmii_txd_out_ch1\(2),
      I2 => \^gmii_txd_out_ch1\(6),
      I3 => \^gmii_txd_out_ch1\(7),
      I4 => \^gmii_txd_out_ch1\(5),
      I5 => \^gmii_txd_out_ch1\(4),
      O => \n_0_V_i_4__0\
    );
gmii_tx_en_out_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_en_ch1_int1,
      Q => \^gmii_tx_en_out_ch1\,
      R => sync_reset
    );
gmii_tx_er_out_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_er_ch1_int1,
      Q => \^gmii_tx_er_out_ch1\,
      R => sync_reset
    );
\gmii_txd_out_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => I5(0),
      Q => \^gmii_txd_out_ch1\(0),
      R => sync_reset
    );
\gmii_txd_out_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => I5(1),
      Q => \^gmii_txd_out_ch1\(1),
      R => sync_reset
    );
\gmii_txd_out_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => I5(2),
      Q => \^gmii_txd_out_ch1\(2),
      R => sync_reset
    );
\gmii_txd_out_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => I5(3),
      Q => \^gmii_txd_out_ch1\(3),
      R => sync_reset
    );
\gmii_txd_out_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => I5(4),
      Q => \^gmii_txd_out_ch1\(4),
      R => sync_reset
    );
\gmii_txd_out_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => I5(5),
      Q => \^gmii_txd_out_ch1\(5),
      R => sync_reset
    );
\gmii_txd_out_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => I5(6),
      Q => \^gmii_txd_out_ch1\(6),
      R => sync_reset
    );
\gmii_txd_out_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => I5(7),
      Q => \^gmii_txd_out_ch1\(7),
      R => sync_reset
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_tx_rate_adapt_7 is
  port (
    gmii_tx_en_out_ch0 : out STD_LOGIC;
    gmii_tx_er_out_ch0 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    gmii_txd_out_ch0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sync_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_ch0_int1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_er_ch0_int1 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmiiquadsgmii_tx_rate_adapt_7 : entity is "quadsgmii_tx_rate_adapt";
end quadsgmiiquadsgmii_tx_rate_adapt_7;

architecture STRUCTURE of quadsgmiiquadsgmii_tx_rate_adapt_7 is
  signal \^gmii_tx_en_out_ch0\ : STD_LOGIC;
  signal \^gmii_tx_er_out_ch0\ : STD_LOGIC;
  signal \^gmii_txd_out_ch0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal n_0_V_i_4 : STD_LOGIC;
begin
  gmii_tx_en_out_ch0 <= \^gmii_tx_en_out_ch0\;
  gmii_tx_er_out_ch0 <= \^gmii_tx_er_out_ch0\;
  gmii_txd_out_ch0(7 downto 0) <= \^gmii_txd_out_ch0\(7 downto 0);
V_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAA00002AAA"
    )
    port map (
      I0 => \^gmii_tx_er_out_ch0\,
      I1 => n_0_V_i_4,
      I2 => \^gmii_txd_out_ch0\(0),
      I3 => \^gmii_txd_out_ch0\(1),
      I4 => \^gmii_tx_en_out_ch0\,
      I5 => I1,
      O => O1
    );
V_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => \^gmii_txd_out_ch0\(3),
      I1 => \^gmii_txd_out_ch0\(2),
      I2 => \^gmii_txd_out_ch0\(6),
      I3 => \^gmii_txd_out_ch0\(7),
      I4 => \^gmii_txd_out_ch0\(5),
      I5 => \^gmii_txd_out_ch0\(4),
      O => n_0_V_i_4
    );
gmii_tx_en_out_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_en_ch0_int1,
      Q => \^gmii_tx_en_out_ch0\,
      R => sync_reset
    );
gmii_tx_er_out_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_er_ch0_int1,
      Q => \^gmii_tx_er_out_ch0\,
      R => sync_reset
    );
\gmii_txd_out_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => Q(0),
      Q => \^gmii_txd_out_ch0\(0),
      R => sync_reset
    );
\gmii_txd_out_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => Q(1),
      Q => \^gmii_txd_out_ch0\(1),
      R => sync_reset
    );
\gmii_txd_out_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => Q(2),
      Q => \^gmii_txd_out_ch0\(2),
      R => sync_reset
    );
\gmii_txd_out_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => Q(3),
      Q => \^gmii_txd_out_ch0\(3),
      R => sync_reset
    );
\gmii_txd_out_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => Q(4),
      Q => \^gmii_txd_out_ch0\(4),
      R => sync_reset
    );
\gmii_txd_out_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => Q(5),
      Q => \^gmii_txd_out_ch0\(5),
      R => sync_reset
    );
\gmii_txd_out_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => Q(6),
      Q => \^gmii_txd_out_ch0\(6),
      R => sync_reset
    );
\gmii_txd_out_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => E(0),
      D => Q(7),
      Q => \^gmii_txd_out_ch0\(7),
      R => sync_reset
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiisync_block__parameterized0\ is
  port (
    SIGNAL_DETECT_MOD : out STD_LOGIC;
    data_out : out STD_LOGIC;
    I1 : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiisync_block__parameterized0\ : entity is "sync_block";
end \quadsgmiisync_block__parameterized0\;

architecture STRUCTURE of \quadsgmiisync_block__parameterized0\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
\SIGNAL_DETECT_REG_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^data_out\,
      I1 => I1,
      O => SIGNAL_DETECT_MOD
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => signal_detect,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync5,
      Q => \^data_out\,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiisync_block__parameterized0_21\ is
  port (
    data_out : out STD_LOGIC;
    mdio_i_ch3 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiisync_block__parameterized0_21\ : entity is "sync_block";
end \quadsgmiisync_block__parameterized0_21\;

architecture STRUCTURE of \quadsgmiisync_block__parameterized0_21\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => mdio_i_ch3,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiisync_block__parameterized0_22\ is
  port (
    O1 : out STD_LOGIC;
    data_out : out STD_LOGIC;
    MDC_REG3 : in STD_LOGIC;
    mdc_ch3 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiisync_block__parameterized0_22\ : entity is "sync_block";
end \quadsgmiisync_block__parameterized0_22\;

architecture STRUCTURE of \quadsgmiisync_block__parameterized0_22\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
\MDC_RISING_REG1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^data_out\,
      I1 => MDC_REG3,
      O => O1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => mdc_ch3,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync5,
      Q => \^data_out\,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiisync_block__parameterized0_23\ is
  port (
    SIGNAL_DETECT_MOD : out STD_LOGIC;
    data_out : out STD_LOGIC;
    I1 : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiisync_block__parameterized0_23\ : entity is "sync_block";
end \quadsgmiisync_block__parameterized0_23\;

architecture STRUCTURE of \quadsgmiisync_block__parameterized0_23\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
\SIGNAL_DETECT_REG_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^data_out\,
      I1 => I1,
      O => SIGNAL_DETECT_MOD
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => signal_detect,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync5,
      Q => \^data_out\,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiisync_block__parameterized0_30\ is
  port (
    data_out : out STD_LOGIC;
    mdio_i_ch2 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiisync_block__parameterized0_30\ : entity is "sync_block";
end \quadsgmiisync_block__parameterized0_30\;

architecture STRUCTURE of \quadsgmiisync_block__parameterized0_30\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => mdio_i_ch2,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiisync_block__parameterized0_31\ is
  port (
    O1 : out STD_LOGIC;
    data_out : out STD_LOGIC;
    MDC_REG3 : in STD_LOGIC;
    mdc_ch2 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiisync_block__parameterized0_31\ : entity is "sync_block";
end \quadsgmiisync_block__parameterized0_31\;

architecture STRUCTURE of \quadsgmiisync_block__parameterized0_31\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
\MDC_RISING_REG1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^data_out\,
      I1 => MDC_REG3,
      O => O1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => mdc_ch2,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync5,
      Q => \^data_out\,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiisync_block__parameterized0_32\ is
  port (
    SIGNAL_DETECT_MOD : out STD_LOGIC;
    data_out : out STD_LOGIC;
    I1 : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiisync_block__parameterized0_32\ : entity is "sync_block";
end \quadsgmiisync_block__parameterized0_32\;

architecture STRUCTURE of \quadsgmiisync_block__parameterized0_32\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
\SIGNAL_DETECT_REG_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^data_out\,
      I1 => I1,
      O => SIGNAL_DETECT_MOD
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => signal_detect,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync5,
      Q => \^data_out\,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiisync_block__parameterized0_39\ is
  port (
    data_out : out STD_LOGIC;
    mdio_i_ch1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiisync_block__parameterized0_39\ : entity is "sync_block";
end \quadsgmiisync_block__parameterized0_39\;

architecture STRUCTURE of \quadsgmiisync_block__parameterized0_39\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => mdio_i_ch1,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiisync_block__parameterized0_40\ is
  port (
    O1 : out STD_LOGIC;
    data_out : out STD_LOGIC;
    MDC_REG3 : in STD_LOGIC;
    mdc_ch1 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiisync_block__parameterized0_40\ : entity is "sync_block";
end \quadsgmiisync_block__parameterized0_40\;

architecture STRUCTURE of \quadsgmiisync_block__parameterized0_40\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
\MDC_RISING_REG1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^data_out\,
      I1 => MDC_REG3,
      O => O1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => mdc_ch1,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync5,
      Q => \^data_out\,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiisync_block__parameterized0_41\ is
  port (
    SIGNAL_DETECT_MOD : out STD_LOGIC;
    data_out : out STD_LOGIC;
    I1 : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiisync_block__parameterized0_41\ : entity is "sync_block";
end \quadsgmiisync_block__parameterized0_41\;

architecture STRUCTURE of \quadsgmiisync_block__parameterized0_41\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
SIGNAL_DETECT_REG_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^data_out\,
      I1 => I1,
      O => SIGNAL_DETECT_MOD
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => signal_detect,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync5,
      Q => \^data_out\,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiisync_block__parameterized0_48\ is
  port (
    data_out : out STD_LOGIC;
    mdio_i_ch0 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiisync_block__parameterized0_48\ : entity is "sync_block";
end \quadsgmiisync_block__parameterized0_48\;

architecture STRUCTURE of \quadsgmiisync_block__parameterized0_48\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => mdio_i_ch0,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync5,
      Q => data_out,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiisync_block__parameterized0_49\ is
  port (
    O1 : out STD_LOGIC;
    data_out : out STD_LOGIC;
    MDC_REG3 : in STD_LOGIC;
    mdc_ch0 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiisync_block__parameterized0_49\ : entity is "sync_block";
end \quadsgmiisync_block__parameterized0_49\;

architecture STRUCTURE of \quadsgmiisync_block__parameterized0_49\ is
  signal GND_1 : STD_LOGIC;
  signal VCC_1 : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
begin
  data_out <= \^data_out\;
GND: unisim.vcomponents.GND
    port map (
      G => GND_1
    );
MDC_RISING_REG1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^data_out\,
      I1 => MDC_REG3,
      O => O1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => VCC_1
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => mdc_ch0,
      Q => data_sync1,
      R => GND_1
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync1,
      Q => data_sync2,
      R => GND_1
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync2,
      Q => data_sync3,
      R => GND_1
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync3,
      Q => data_sync4,
      R => GND_1
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync4,
      Q => data_sync5,
      R => GND_1
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => VCC_1,
      D => data_sync5,
      Q => \^data_out\,
      R => GND_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiMANAGEMENT__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    mdio_o_ch3 : out STD_LOGIC;
    mdio_t_ch3 : out STD_LOGIC;
    AN_ENABLE_INT : out STD_LOGIC;
    LOOPBACK : out STD_LOGIC;
    O2 : out STD_LOGIC;
    SOFT_RESET_2 : out STD_LOGIC;
    an_interrupt_ch3 : out STD_LOGIC;
    RUNDISP_EN : out STD_LOGIC;
    RESTART_AN_REG : out STD_LOGIC;
    CLEAR_STATUS_REG : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    S0 : out STD_LOGIC;
    S2 : out STD_LOGIC;
    FALSE_NIT0 : out STD_LOGIC;
    RXDISPERR_MOD : out STD_LOGIC;
    RX_RUDI_INVALID : out STD_LOGIC;
    O5 : out STD_LOGIC;
    XMIT_DATA : out STD_LOGIC;
    O6 : out STD_LOGIC;
    MASK_RUDI_BUFERR_TIMER0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    TX_CONFIG_REG_INT1 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    SRESET : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    RXDISPERR_INT : in STD_LOGIC;
    RXNOTINTABLE_INT : in STD_LOGIC;
    I3 : in STD_LOGIC;
    RXEVEN : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    XMIT_DATA_INT : in STD_LOGIC;
    RXSYNC_STATUS : in STD_LOGIC;
    SOP_REG3 : in STD_LOGIC;
    data_out : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    MR_LP_ADV_ABILITY : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    status_vector_ch3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MR_LINK_STATUS : in STD_LOGIC;
    phyad_ch3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    EOP_REG1 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    gmii_rx_dv_ch3_int : in STD_LOGIC;
    MR_AN_COMPLETE : in STD_LOGIC;
    RXDISPERR_USR : in STD_LOGIC;
    RXNOTINTABLE_USR : in STD_LOGIC;
    mdc_ch3 : in STD_LOGIC;
    mdio_i_ch3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiMANAGEMENT__parameterized0\ : entity is "MANAGEMENT";
end \quadsgmiiMANAGEMENT__parameterized0\;

architecture STRUCTURE of \quadsgmiiMANAGEMENT__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AN_COMPLETE_REG1 : STD_LOGIC;
  signal \^an_enable_int\ : STD_LOGIC;
  signal AN_INTERRUPT_ENABLE : STD_LOGIC;
  signal \^clear_status_reg\ : STD_LOGIC;
  signal \^loopback\ : STD_LOGIC;
  signal LOOPBACK_REG : STD_LOGIC;
  signal MDC_REG3 : STD_LOGIC;
  signal MDC_RISING_REG1 : STD_LOGIC;
  signal MDIO_IN_REG3 : STD_LOGIC;
  signal \MDIO_IN__0\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o18\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o20\ : STD_LOGIC;
  signal \^o21\ : STD_LOGIC;
  signal \^o22\ : STD_LOGIC;
  signal \^o23\ : STD_LOGIC;
  signal \^o24\ : STD_LOGIC;
  signal \^o25\ : STD_LOGIC;
  signal \^o26\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^restart_an_reg\ : STD_LOGIC;
  signal \^rundisp_en\ : STD_LOGIC;
  signal \^rxdisperr_mod\ : STD_LOGIC;
  signal \^s2\ : STD_LOGIC;
  signal \^soft_reset_2\ : STD_LOGIC;
  signal \^tx_config_reg_int1\ : STD_LOGIC;
  signal \^xmit_data\ : STD_LOGIC;
  signal \^an_interrupt_ch3\ : STD_LOGIC;
  signal data_out_0 : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[10]_i_1__2\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[12]_i_1__2\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[13]_i_1__2\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[15]_i_1__2\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[9]_i_1__2\ : STD_LOGIC;
  signal \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\ : STD_LOGIC;
  signal \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\ : STD_LOGIC;
  signal \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_3__2\ : STD_LOGIC;
  signal \n_0_RX_DV_i_2__2\ : STD_LOGIC;
  signal n_0_SYNC_MDC : STD_LOGIC;
  signal n_0_SYNC_MDIO_IN : STD_LOGIC;
  signal n_10_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_11_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_12_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_13_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_14_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_15_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_3_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_4_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_5_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_6_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_7_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_8_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_9_MDIO_INTERFACE_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[10]_i_1__2\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[12]_i_1__2\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[13]_i_1__2\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[15]_i_1__2\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[1]_i_1__2\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[2]_i_1__2\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[3]_i_1__2\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[4]_i_1__2\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[5]_i_1__2\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[6]_i_1__2\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[7]_i_1__2\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[8]_i_1__2\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[9]_i_1__2\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \CGBAD_i_1__2\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \DELAY_RXDISPERR_i_1__2\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[2]_i_2__2\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[4]_i_2__2\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_3__2\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \RX_DV_i_2__2\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \RX_ER_i_2__2\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \RX_ER_i_3__2\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \STATUS_VECTOR_0_PRE_i_1__2\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT[2]_i_1__2\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXNOTINTABLE_INT_i_1__2\ : label is "soft_lutpair472";
begin
  AN_ENABLE_INT <= \^an_enable_int\;
  CLEAR_STATUS_REG <= \^clear_status_reg\;
  LOOPBACK <= \^loopback\;
  O1 <= \^o1\;
  O14 <= \^o14\;
  O15 <= \^o15\;
  O16 <= \^o16\;
  O17 <= \^o17\;
  O18 <= \^o18\;
  O19 <= \^o19\;
  O2 <= \^o2\;
  O20 <= \^o20\;
  O21 <= \^o21\;
  O22 <= \^o22\;
  O23 <= \^o23\;
  O24 <= \^o24\;
  O25 <= \^o25\;
  O26 <= \^o26\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  RESTART_AN_REG <= \^restart_an_reg\;
  RUNDISP_EN <= \^rundisp_en\;
  RXDISPERR_MOD <= \^rxdisperr_mod\;
  S2 <= \^s2\;
  SOFT_RESET_2 <= \^soft_reset_2\;
  TX_CONFIG_REG_INT1 <= \^tx_config_reg_int1\;
  XMIT_DATA <= \^xmit_data\;
  an_interrupt_ch3 <= \^an_interrupt_ch3\;
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => SRESET,
      I1 => \^o26\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[0]_i_1__2\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[10]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o16\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[10]_i_1__2\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[12]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o15\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[12]_i_1__2\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[13]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => SRESET,
      I1 => \^o14\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[13]_i_1__2\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^tx_config_reg_int1\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[15]_i_1__2\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o25\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[1]_i_1__2\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o24\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[2]_i_1__2\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o23\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[3]_i_1__2\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o22\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[4]_i_1__2\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o21\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[5]_i_1__2\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o20\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[6]_i_1__2\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o19\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[7]_i_1__2\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[8]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o18\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[8]_i_1__2\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[9]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o17\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[9]_i_1__2\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[0]_i_1__2\,
      Q => \^o26\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[10]_i_1__2\,
      Q => \^o16\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[12]_i_1__2\,
      Q => \^o15\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[13]_i_1__2\,
      Q => \^o14\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[15]_i_1__2\,
      Q => \^tx_config_reg_int1\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[1]_i_1__2\,
      Q => \^o25\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[2]_i_1__2\,
      Q => \^o24\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[3]_i_1__2\,
      Q => \^o23\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[4]_i_1__2\,
      Q => \^o22\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[5]_i_1__2\,
      Q => \^o21\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[6]_i_1__2\,
      Q => \^o20\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[7]_i_1__2\,
      Q => \^o19\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[8]_i_1__2\,
      Q => \^o18\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[9]_i_1__2\,
      Q => \^o17\,
      R => \<const0>\
    );
\CGBAD_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => RXDISPERR_INT,
      I1 => \^rundisp_en\,
      I2 => RXNOTINTABLE_INT,
      I3 => I3,
      O => \^s2\
    );
CLEAR_STATUS_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_10_MDIO_INTERFACE_1,
      Q => \^clear_status_reg\,
      R => SRESET
    );
\CODE_GRPISK_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => I1,
      O => O3
    );
\CONFIG_REG_WITH_AN.AN_ENABLE_REG_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => LOOPBACK_REG,
      D => n_14_MDIO_INTERFACE_1,
      Q => \^an_enable_int\,
      S => SRESET
    );
\CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_3_MDIO_INTERFACE_1,
      Q => \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      R => \<const0>\
    );
\CONFIG_REG_WITH_AN.ISOLATE_REG_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => userclk2,
      CE => LOOPBACK_REG,
      D => n_13_MDIO_INTERFACE_1,
      Q => \^o1\,
      S => SRESET
    );
\CONFIG_REG_WITH_AN.LOOPBACK_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => LOOPBACK_REG,
      D => n_15_MDIO_INTERFACE_1,
      Q => \^loopback\,
      R => SRESET
    );
\CONFIG_REG_WITH_AN.POWERDOWN_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_8_MDIO_INTERFACE_1,
      Q => \^o2\,
      R => SRESET
    );
\CONFIG_REG_WITH_AN.RESET_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_9_MDIO_INTERFACE_1,
      Q => \^soft_reset_2\,
      R => SRESET
    );
\CONFIG_REG_WITH_AN.RESTART_AN_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_7_MDIO_INTERFACE_1,
      Q => \^restart_an_reg\,
      R => \<const0>\
    );
\CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => LOOPBACK_REG,
      D => n_12_MDIO_INTERFACE_1,
      Q => \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\,
      R => SRESET
    );
\DELAY_RXDISPERR_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^rundisp_en\,
      I1 => RXDISPERR_INT,
      O => \^rxdisperr_mod\
    );
\FALSE_NIT_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A220A2A8802080"
    )
    port map (
      I0 => RXNOTINTABLE_INT,
      I1 => \^rxdisperr_mod\,
      I2 => I6,
      I3 => Q(3),
      I4 => I7,
      I5 => I8,
      O => FALSE_NIT0
    );
\FSM_onehot_STATE[12]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000150000003F"
    )
    port map (
      I0 => I2,
      I1 => RXDISPERR_INT,
      I2 => \^rundisp_en\,
      I3 => RXNOTINTABLE_INT,
      I4 => I3,
      I5 => RXEVEN,
      O => \^o4\
    );
\FSM_onehot_STATE[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
    port map (
      I0 => I2,
      I1 => I3,
      I2 => RXNOTINTABLE_INT,
      I3 => \^rundisp_en\,
      I4 => RXDISPERR_INT,
      O => O12
    );
\FSM_onehot_STATE[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
    port map (
      I0 => I2,
      I1 => I3,
      I2 => RXNOTINTABLE_INT,
      I3 => \^rundisp_en\,
      I4 => RXDISPERR_INT,
      O => O13
    );
\FSM_onehot_STATE[4]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => I5,
      I1 => \^o4\,
      O => O11
    );
\GEN_INTERRUPT_LOGIC.AN_COMPLETE_REG1_reg\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_11_MDIO_INTERFACE_1,
      Q => AN_COMPLETE_REG1,
      R => SRESET
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_reg\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_4_MDIO_INTERFACE_1,
      Q => AN_INTERRUPT_ENABLE,
      R => \<const0>\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => AN_INTERRUPT_ENABLE,
      I1 => SRESET,
      O => \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_3__2\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_reg\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_5_MDIO_INTERFACE_1,
      Q => \^an_interrupt_ch3\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\MASK_RUDI_BUFERR_TIMER[8]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I3,
      I1 => \^o2\,
      I2 => data_out,
      O => MASK_RUDI_BUFERR_TIMER0
    );
MDC_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => data_out_0,
      Q => MDC_REG3,
      R => SRESET
    );
MDC_RISING_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_SYNC_MDC,
      Q => MDC_RISING_REG1,
      R => SRESET
    );
MDIO_INTERFACE_1: entity work.quadsgmiiMDIO_INTERFACE
    port map (
      AN_COMPLETE_REG1 => AN_COMPLETE_REG1,
      AN_INTERRUPT_ENABLE => AN_INTERRUPT_ENABLE,
      CLEAR_STATUS_REG => \^clear_status_reg\,
      I1 => \^loopback\,
      I11(15 downto 0) => I11(15 downto 0),
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I2 => \^an_enable_int\,
      I3 => \^o2\,
      I4 => \^o1\,
      I5 => \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      I6 => \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_3__2\,
      I7 => \^rundisp_en\,
      I8 => \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\,
      LOOPBACK_REG => LOOPBACK_REG,
      MDC_RISING_REG1 => MDC_RISING_REG1,
      \MDIO_IN__0\ => \MDIO_IN__0\,
      MR_AN_COMPLETE => MR_AN_COMPLETE,
      MR_LINK_STATUS => MR_LINK_STATUS,
      MR_LP_ADV_ABILITY(1 downto 0) => MR_LP_ADV_ABILITY(1 downto 0),
      O1 => n_3_MDIO_INTERFACE_1,
      O10 => n_12_MDIO_INTERFACE_1,
      O11 => n_13_MDIO_INTERFACE_1,
      O12 => n_14_MDIO_INTERFACE_1,
      O13 => n_15_MDIO_INTERFACE_1,
      O2 => n_4_MDIO_INTERFACE_1,
      O3 => n_5_MDIO_INTERFACE_1,
      O4 => n_6_MDIO_INTERFACE_1,
      O5 => n_7_MDIO_INTERFACE_1,
      O6 => n_8_MDIO_INTERFACE_1,
      O7 => n_9_MDIO_INTERFACE_1,
      O8 => n_10_MDIO_INTERFACE_1,
      O9 => n_11_MDIO_INTERFACE_1,
      RESTART_AN_REG => \^restart_an_reg\,
      SOFT_RESET_2 => \^soft_reset_2\,
      SRESET => SRESET,
      an_interrupt_ch3 => \^an_interrupt_ch3\,
      mdio_o_ch3 => mdio_o_ch3,
      mdio_t_ch3 => mdio_t_ch3,
      phyad_ch3(4 downto 0) => phyad_ch3(4 downto 0),
      status_vector_ch3(0) => status_vector_ch3(0),
      userclk2 => userclk2
    );
MDIO_IN_REG3_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_SYNC_MDIO_IN,
      Q => MDIO_IN_REG3,
      S => SRESET
    );
MDIO_IN_REG4_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MDIO_IN_REG3,
      Q => \MDIO_IN__0\,
      S => SRESET
    );
\QSGMII_SPEC.RUNDISP_EN_REG_reg\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_6_MDIO_INTERFACE_1,
      Q => \^rundisp_en\,
      R => \<const0>\
    );
\RX_DV_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0B0A0A0A0A0A0A"
    )
    port map (
      I0 => \n_0_RX_DV_i_2__2\,
      I1 => EOP_REG1,
      I2 => I10(0),
      I3 => I15,
      I4 => \^xmit_data\,
      I5 => gmii_rx_dv_ch3_int,
      O => O8
    );
\RX_DV_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \^o5\,
      I1 => SOP_REG3,
      I2 => \^o1\,
      I3 => \^o2\,
      O => \n_0_RX_DV_i_2__2\
    );
\RX_ER_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => XMIT_DATA_INT,
      I1 => \^an_enable_int\,
      I2 => \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\,
      I3 => \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      O => \^xmit_data\
    );
\RX_ER_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o2\,
      O => O7
    );
\RX_RUDI_INVALID_DELAY[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABAAABABABABAB"
    )
    port map (
      I0 => I9,
      I1 => XMIT_DATA_INT,
      I2 => RXSYNC_STATUS,
      I3 => \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\,
      I4 => \^an_enable_int\,
      I5 => \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      O => RX_RUDI_INVALID
    );
\STATUS_VECTOR_0_PRE_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080000"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      I1 => \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\,
      I2 => \^an_enable_int\,
      I3 => XMIT_DATA_INT,
      I4 => RXSYNC_STATUS,
      O => \^o5\
    );
SYNC_MDC: entity work.\quadsgmiisync_block__parameterized0_22\
    port map (
      MDC_REG3 => MDC_REG3,
      O1 => n_0_SYNC_MDC,
      data_out => data_out_0,
      mdc_ch3 => mdc_ch3,
      userclk2 => userclk2
    );
SYNC_MDIO_IN: entity work.\quadsgmiisync_block__parameterized0_21\
    port map (
      data_out => n_0_SYNC_MDIO_IN,
      mdio_i_ch3 => mdio_i_ch3,
      userclk2 => userclk2
    );
\S_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => I4,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => I5,
      I5 => \^s2\,
      O => S0
    );
\USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^loopback\,
      I1 => I10(0),
      O => SR(0)
    );
\USE_ROCKET_IO.NO_1588.RXDISPERR_INT_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => RXDISPERR_USR,
      I1 => I10(0),
      I2 => \^loopback\,
      O => O9
    );
\USE_ROCKET_IO.NO_1588.RXNOTINTABLE_INT_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => RXNOTINTABLE_USR,
      I1 => I10(0),
      I2 => \^loopback\,
      O => O10
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\XMIT_CONFIG_INT_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      I1 => \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\,
      I2 => \^an_enable_int\,
      O => O6
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiMANAGEMENT__parameterized0_25\ is
  port (
    O1 : out STD_LOGIC;
    mdio_o_ch2 : out STD_LOGIC;
    mdio_t_ch2 : out STD_LOGIC;
    AN_ENABLE_INT : out STD_LOGIC;
    LOOPBACK : out STD_LOGIC;
    O2 : out STD_LOGIC;
    SOFT_RESET_1 : out STD_LOGIC;
    an_interrupt_ch2 : out STD_LOGIC;
    RUNDISP_EN : out STD_LOGIC;
    RESTART_AN_REG : out STD_LOGIC;
    CLEAR_STATUS_REG : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    S0 : out STD_LOGIC;
    S2 : out STD_LOGIC;
    FALSE_NIT0 : out STD_LOGIC;
    RXDISPERR_MOD : out STD_LOGIC;
    RX_RUDI_INVALID : out STD_LOGIC;
    O5 : out STD_LOGIC;
    XMIT_DATA : out STD_LOGIC;
    O6 : out STD_LOGIC;
    MASK_RUDI_BUFERR_TIMER0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    TX_CONFIG_REG_INT1 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    SRESET : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    RXDISPERR_INT : in STD_LOGIC;
    RXNOTINTABLE_INT : in STD_LOGIC;
    I3 : in STD_LOGIC;
    RXEVEN : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    XMIT_DATA_INT : in STD_LOGIC;
    RXSYNC_STATUS : in STD_LOGIC;
    SOP_REG3 : in STD_LOGIC;
    data_out : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    MR_LP_ADV_ABILITY : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    status_vector_ch2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MR_LINK_STATUS : in STD_LOGIC;
    phyad_ch2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    EOP_REG1 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    gmii_rx_dv_ch2_int : in STD_LOGIC;
    MR_AN_COMPLETE : in STD_LOGIC;
    RXDISPERR_USR : in STD_LOGIC;
    RXNOTINTABLE_USR : in STD_LOGIC;
    mdc_ch2 : in STD_LOGIC;
    mdio_i_ch2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiMANAGEMENT__parameterized0_25\ : entity is "MANAGEMENT";
end \quadsgmiiMANAGEMENT__parameterized0_25\;

architecture STRUCTURE of \quadsgmiiMANAGEMENT__parameterized0_25\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AN_COMPLETE_REG1 : STD_LOGIC;
  signal \^an_enable_int\ : STD_LOGIC;
  signal AN_INTERRUPT_ENABLE : STD_LOGIC;
  signal \^clear_status_reg\ : STD_LOGIC;
  signal \^loopback\ : STD_LOGIC;
  signal LOOPBACK_REG : STD_LOGIC;
  signal MDC_REG3 : STD_LOGIC;
  signal MDC_RISING_REG1 : STD_LOGIC;
  signal MDIO_IN_REG3 : STD_LOGIC;
  signal \MDIO_IN__0\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o18\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o20\ : STD_LOGIC;
  signal \^o21\ : STD_LOGIC;
  signal \^o22\ : STD_LOGIC;
  signal \^o23\ : STD_LOGIC;
  signal \^o24\ : STD_LOGIC;
  signal \^o25\ : STD_LOGIC;
  signal \^o26\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^restart_an_reg\ : STD_LOGIC;
  signal \^rundisp_en\ : STD_LOGIC;
  signal \^rxdisperr_mod\ : STD_LOGIC;
  signal \^s2\ : STD_LOGIC;
  signal \^soft_reset_1\ : STD_LOGIC;
  signal \^tx_config_reg_int1\ : STD_LOGIC;
  signal \^xmit_data\ : STD_LOGIC;
  signal \^an_interrupt_ch2\ : STD_LOGIC;
  signal data_out_0 : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[10]_i_1__1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[13]_i_1__1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[15]_i_1__1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[9]_i_1__1\ : STD_LOGIC;
  signal \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\ : STD_LOGIC;
  signal \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\ : STD_LOGIC;
  signal \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_3__1\ : STD_LOGIC;
  signal \n_0_RX_DV_i_2__1\ : STD_LOGIC;
  signal n_0_SYNC_MDC : STD_LOGIC;
  signal n_0_SYNC_MDIO_IN : STD_LOGIC;
  signal n_10_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_11_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_12_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_13_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_14_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_15_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_3_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_4_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_5_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_6_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_7_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_8_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_9_MDIO_INTERFACE_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[10]_i_1__1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[12]_i_1__1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[13]_i_1__1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[15]_i_1__1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[1]_i_1__1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[2]_i_1__1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[3]_i_1__1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[4]_i_1__1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[5]_i_1__1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[6]_i_1__1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[7]_i_1__1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[8]_i_1__1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[9]_i_1__1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \CGBAD_i_1__1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \DELAY_RXDISPERR_i_1__1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[2]_i_2__1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[4]_i_2__1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_3__1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \RX_DV_i_2__1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \RX_ER_i_2__1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \RX_ER_i_3__1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \STATUS_VECTOR_0_PRE_i_1__1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT[2]_i_1__1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXNOTINTABLE_INT_i_1__1\ : label is "soft_lutpair342";
begin
  AN_ENABLE_INT <= \^an_enable_int\;
  CLEAR_STATUS_REG <= \^clear_status_reg\;
  LOOPBACK <= \^loopback\;
  O1 <= \^o1\;
  O14 <= \^o14\;
  O15 <= \^o15\;
  O16 <= \^o16\;
  O17 <= \^o17\;
  O18 <= \^o18\;
  O19 <= \^o19\;
  O2 <= \^o2\;
  O20 <= \^o20\;
  O21 <= \^o21\;
  O22 <= \^o22\;
  O23 <= \^o23\;
  O24 <= \^o24\;
  O25 <= \^o25\;
  O26 <= \^o26\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  RESTART_AN_REG <= \^restart_an_reg\;
  RUNDISP_EN <= \^rundisp_en\;
  RXDISPERR_MOD <= \^rxdisperr_mod\;
  S2 <= \^s2\;
  SOFT_RESET_1 <= \^soft_reset_1\;
  TX_CONFIG_REG_INT1 <= \^tx_config_reg_int1\;
  XMIT_DATA <= \^xmit_data\;
  an_interrupt_ch2 <= \^an_interrupt_ch2\;
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => SRESET,
      I1 => \^o26\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[0]_i_1__1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o16\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[10]_i_1__1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o15\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[12]_i_1__1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => SRESET,
      I1 => \^o14\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[13]_i_1__1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^tx_config_reg_int1\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[15]_i_1__1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o25\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[1]_i_1__1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o24\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[2]_i_1__1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o23\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[3]_i_1__1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o22\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[4]_i_1__1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o21\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[5]_i_1__1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o20\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[6]_i_1__1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o19\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[7]_i_1__1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o18\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[8]_i_1__1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o17\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[9]_i_1__1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[0]_i_1__1\,
      Q => \^o26\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[10]_i_1__1\,
      Q => \^o16\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[12]_i_1__1\,
      Q => \^o15\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[13]_i_1__1\,
      Q => \^o14\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[15]_i_1__1\,
      Q => \^tx_config_reg_int1\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[1]_i_1__1\,
      Q => \^o25\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[2]_i_1__1\,
      Q => \^o24\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[3]_i_1__1\,
      Q => \^o23\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[4]_i_1__1\,
      Q => \^o22\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[5]_i_1__1\,
      Q => \^o21\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[6]_i_1__1\,
      Q => \^o20\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[7]_i_1__1\,
      Q => \^o19\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[8]_i_1__1\,
      Q => \^o18\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[9]_i_1__1\,
      Q => \^o17\,
      R => \<const0>\
    );
\CGBAD_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => RXDISPERR_INT,
      I1 => \^rundisp_en\,
      I2 => RXNOTINTABLE_INT,
      I3 => I3,
      O => \^s2\
    );
CLEAR_STATUS_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_10_MDIO_INTERFACE_1,
      Q => \^clear_status_reg\,
      R => SRESET
    );
\CODE_GRPISK_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => I1,
      O => O3
    );
\CONFIG_REG_WITH_AN.AN_ENABLE_REG_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => LOOPBACK_REG,
      D => n_14_MDIO_INTERFACE_1,
      Q => \^an_enable_int\,
      S => SRESET
    );
\CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_3_MDIO_INTERFACE_1,
      Q => \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      R => \<const0>\
    );
\CONFIG_REG_WITH_AN.ISOLATE_REG_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => userclk2,
      CE => LOOPBACK_REG,
      D => n_13_MDIO_INTERFACE_1,
      Q => \^o1\,
      S => SRESET
    );
\CONFIG_REG_WITH_AN.LOOPBACK_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => LOOPBACK_REG,
      D => n_15_MDIO_INTERFACE_1,
      Q => \^loopback\,
      R => SRESET
    );
\CONFIG_REG_WITH_AN.POWERDOWN_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_8_MDIO_INTERFACE_1,
      Q => \^o2\,
      R => SRESET
    );
\CONFIG_REG_WITH_AN.RESET_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_9_MDIO_INTERFACE_1,
      Q => \^soft_reset_1\,
      R => SRESET
    );
\CONFIG_REG_WITH_AN.RESTART_AN_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_7_MDIO_INTERFACE_1,
      Q => \^restart_an_reg\,
      R => \<const0>\
    );
\CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => LOOPBACK_REG,
      D => n_12_MDIO_INTERFACE_1,
      Q => \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\,
      R => SRESET
    );
\DELAY_RXDISPERR_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^rundisp_en\,
      I1 => RXDISPERR_INT,
      O => \^rxdisperr_mod\
    );
\FALSE_NIT_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A220A2A8802080"
    )
    port map (
      I0 => RXNOTINTABLE_INT,
      I1 => \^rxdisperr_mod\,
      I2 => I6,
      I3 => Q(3),
      I4 => I7,
      I5 => I8,
      O => FALSE_NIT0
    );
\FSM_onehot_STATE[12]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000150000003F"
    )
    port map (
      I0 => I2,
      I1 => RXDISPERR_INT,
      I2 => \^rundisp_en\,
      I3 => RXNOTINTABLE_INT,
      I4 => I3,
      I5 => RXEVEN,
      O => \^o4\
    );
\FSM_onehot_STATE[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
    port map (
      I0 => I2,
      I1 => I3,
      I2 => RXNOTINTABLE_INT,
      I3 => \^rundisp_en\,
      I4 => RXDISPERR_INT,
      O => O12
    );
\FSM_onehot_STATE[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
    port map (
      I0 => I2,
      I1 => I3,
      I2 => RXNOTINTABLE_INT,
      I3 => \^rundisp_en\,
      I4 => RXDISPERR_INT,
      O => O13
    );
\FSM_onehot_STATE[4]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => I5,
      I1 => \^o4\,
      O => O11
    );
\GEN_INTERRUPT_LOGIC.AN_COMPLETE_REG1_reg\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_11_MDIO_INTERFACE_1,
      Q => AN_COMPLETE_REG1,
      R => SRESET
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_reg\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_4_MDIO_INTERFACE_1,
      Q => AN_INTERRUPT_ENABLE,
      R => \<const0>\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => AN_INTERRUPT_ENABLE,
      I1 => SRESET,
      O => \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_3__1\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_reg\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_5_MDIO_INTERFACE_1,
      Q => \^an_interrupt_ch2\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\MASK_RUDI_BUFERR_TIMER[8]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I3,
      I1 => \^o2\,
      I2 => data_out,
      O => MASK_RUDI_BUFERR_TIMER0
    );
MDC_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => data_out_0,
      Q => MDC_REG3,
      R => SRESET
    );
MDC_RISING_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_SYNC_MDC,
      Q => MDC_RISING_REG1,
      R => SRESET
    );
MDIO_INTERFACE_1: entity work.quadsgmiiMDIO_INTERFACE_29
    port map (
      AN_COMPLETE_REG1 => AN_COMPLETE_REG1,
      AN_INTERRUPT_ENABLE => AN_INTERRUPT_ENABLE,
      CLEAR_STATUS_REG => \^clear_status_reg\,
      I1 => \^loopback\,
      I11(15 downto 0) => I11(15 downto 0),
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I2 => \^an_enable_int\,
      I3 => \^o2\,
      I4 => \^o1\,
      I5 => \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      I6 => \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_3__1\,
      I7 => \^rundisp_en\,
      I8 => \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\,
      LOOPBACK_REG => LOOPBACK_REG,
      MDC_RISING_REG1 => MDC_RISING_REG1,
      \MDIO_IN__0\ => \MDIO_IN__0\,
      MR_AN_COMPLETE => MR_AN_COMPLETE,
      MR_LINK_STATUS => MR_LINK_STATUS,
      MR_LP_ADV_ABILITY(1 downto 0) => MR_LP_ADV_ABILITY(1 downto 0),
      O1 => n_3_MDIO_INTERFACE_1,
      O10 => n_12_MDIO_INTERFACE_1,
      O11 => n_13_MDIO_INTERFACE_1,
      O12 => n_14_MDIO_INTERFACE_1,
      O13 => n_15_MDIO_INTERFACE_1,
      O2 => n_4_MDIO_INTERFACE_1,
      O3 => n_5_MDIO_INTERFACE_1,
      O4 => n_6_MDIO_INTERFACE_1,
      O5 => n_7_MDIO_INTERFACE_1,
      O6 => n_8_MDIO_INTERFACE_1,
      O7 => n_9_MDIO_INTERFACE_1,
      O8 => n_10_MDIO_INTERFACE_1,
      O9 => n_11_MDIO_INTERFACE_1,
      RESTART_AN_REG => \^restart_an_reg\,
      SOFT_RESET_1 => \^soft_reset_1\,
      SRESET => SRESET,
      an_interrupt_ch2 => \^an_interrupt_ch2\,
      mdio_o_ch2 => mdio_o_ch2,
      mdio_t_ch2 => mdio_t_ch2,
      phyad_ch2(4 downto 0) => phyad_ch2(4 downto 0),
      status_vector_ch2(0) => status_vector_ch2(0),
      userclk2 => userclk2
    );
MDIO_IN_REG3_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_SYNC_MDIO_IN,
      Q => MDIO_IN_REG3,
      S => SRESET
    );
MDIO_IN_REG4_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MDIO_IN_REG3,
      Q => \MDIO_IN__0\,
      S => SRESET
    );
\QSGMII_SPEC.RUNDISP_EN_REG_reg\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_6_MDIO_INTERFACE_1,
      Q => \^rundisp_en\,
      R => \<const0>\
    );
\RX_DV_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0B0A0A0A0A0A0A"
    )
    port map (
      I0 => \n_0_RX_DV_i_2__1\,
      I1 => EOP_REG1,
      I2 => I10(0),
      I3 => I15,
      I4 => \^xmit_data\,
      I5 => gmii_rx_dv_ch2_int,
      O => O8
    );
\RX_DV_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \^o5\,
      I1 => SOP_REG3,
      I2 => \^o1\,
      I3 => \^o2\,
      O => \n_0_RX_DV_i_2__1\
    );
\RX_ER_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => XMIT_DATA_INT,
      I1 => \^an_enable_int\,
      I2 => \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\,
      I3 => \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      O => \^xmit_data\
    );
\RX_ER_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o2\,
      O => O7
    );
\RX_RUDI_INVALID_DELAY[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABAAABABABABAB"
    )
    port map (
      I0 => I9,
      I1 => XMIT_DATA_INT,
      I2 => RXSYNC_STATUS,
      I3 => \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\,
      I4 => \^an_enable_int\,
      I5 => \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      O => RX_RUDI_INVALID
    );
\STATUS_VECTOR_0_PRE_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080000"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      I1 => \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\,
      I2 => \^an_enable_int\,
      I3 => XMIT_DATA_INT,
      I4 => RXSYNC_STATUS,
      O => \^o5\
    );
SYNC_MDC: entity work.\quadsgmiisync_block__parameterized0_31\
    port map (
      MDC_REG3 => MDC_REG3,
      O1 => n_0_SYNC_MDC,
      data_out => data_out_0,
      mdc_ch2 => mdc_ch2,
      userclk2 => userclk2
    );
SYNC_MDIO_IN: entity work.\quadsgmiisync_block__parameterized0_30\
    port map (
      data_out => n_0_SYNC_MDIO_IN,
      mdio_i_ch2 => mdio_i_ch2,
      userclk2 => userclk2
    );
\S_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => I4,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => I5,
      I5 => \^s2\,
      O => S0
    );
\USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^loopback\,
      I1 => I10(0),
      O => SR(0)
    );
\USE_ROCKET_IO.NO_1588.RXDISPERR_INT_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => RXDISPERR_USR,
      I1 => I10(0),
      I2 => \^loopback\,
      O => O9
    );
\USE_ROCKET_IO.NO_1588.RXNOTINTABLE_INT_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => RXNOTINTABLE_USR,
      I1 => I10(0),
      I2 => \^loopback\,
      O => O10
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\XMIT_CONFIG_INT_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      I1 => \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\,
      I2 => \^an_enable_int\,
      O => O6
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiMANAGEMENT__parameterized0_34\ is
  port (
    O1 : out STD_LOGIC;
    mdio_o_ch1 : out STD_LOGIC;
    mdio_t_ch1 : out STD_LOGIC;
    AN_ENABLE_INT : out STD_LOGIC;
    LOOPBACK : out STD_LOGIC;
    O2 : out STD_LOGIC;
    SOFT_RESET_0 : out STD_LOGIC;
    an_interrupt_ch1 : out STD_LOGIC;
    RUNDISP_EN : out STD_LOGIC;
    RESTART_AN_REG : out STD_LOGIC;
    CLEAR_STATUS_REG : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    S0 : out STD_LOGIC;
    S2 : out STD_LOGIC;
    FALSE_NIT0 : out STD_LOGIC;
    RXDISPERR_MOD : out STD_LOGIC;
    RX_RUDI_INVALID : out STD_LOGIC;
    O5 : out STD_LOGIC;
    XMIT_DATA : out STD_LOGIC;
    O6 : out STD_LOGIC;
    MASK_RUDI_BUFERR_TIMER0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    POWERDOWN0 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    TX_CONFIG_REG_INT1 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    SRESET : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    RXDISPERR_INT : in STD_LOGIC;
    RXNOTINTABLE_INT : in STD_LOGIC;
    I3 : in STD_LOGIC;
    RXEVEN : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    XMIT_DATA_INT : in STD_LOGIC;
    RXSYNC_STATUS : in STD_LOGIC;
    SOP_REG3 : in STD_LOGIC;
    data_out : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    MR_LP_ADV_ABILITY : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    status_vector_ch1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MR_LINK_STATUS : in STD_LOGIC;
    phyad_ch1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    EOP_REG1 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    gmii_rx_dv_ch1_int : in STD_LOGIC;
    MR_AN_COMPLETE : in STD_LOGIC;
    RXDISPERR_USR : in STD_LOGIC;
    RXNOTINTABLE_USR : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    mdc_ch1 : in STD_LOGIC;
    mdio_i_ch1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiMANAGEMENT__parameterized0_34\ : entity is "MANAGEMENT";
end \quadsgmiiMANAGEMENT__parameterized0_34\;

architecture STRUCTURE of \quadsgmiiMANAGEMENT__parameterized0_34\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AN_COMPLETE_REG1 : STD_LOGIC;
  signal \^an_enable_int\ : STD_LOGIC;
  signal AN_INTERRUPT_ENABLE : STD_LOGIC;
  signal \^clear_status_reg\ : STD_LOGIC;
  signal \^loopback\ : STD_LOGIC;
  signal LOOPBACK_REG : STD_LOGIC;
  signal MDC_REG3 : STD_LOGIC;
  signal MDC_RISING_REG1 : STD_LOGIC;
  signal MDIO_IN_REG3 : STD_LOGIC;
  signal \MDIO_IN__0\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o18\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o20\ : STD_LOGIC;
  signal \^o21\ : STD_LOGIC;
  signal \^o22\ : STD_LOGIC;
  signal \^o23\ : STD_LOGIC;
  signal \^o24\ : STD_LOGIC;
  signal \^o25\ : STD_LOGIC;
  signal \^o26\ : STD_LOGIC;
  signal \^o27\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^restart_an_reg\ : STD_LOGIC;
  signal \^rundisp_en\ : STD_LOGIC;
  signal \^rxdisperr_mod\ : STD_LOGIC;
  signal \^s2\ : STD_LOGIC;
  signal \^soft_reset_0\ : STD_LOGIC;
  signal \^tx_config_reg_int1\ : STD_LOGIC;
  signal \^xmit_data\ : STD_LOGIC;
  signal \^an_interrupt_ch1\ : STD_LOGIC;
  signal data_out_0 : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\ : STD_LOGIC;
  signal \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\ : STD_LOGIC;
  signal \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_3__0\ : STD_LOGIC;
  signal \n_0_RX_DV_i_2__0\ : STD_LOGIC;
  signal n_0_SYNC_MDC : STD_LOGIC;
  signal n_0_SYNC_MDIO_IN : STD_LOGIC;
  signal n_10_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_11_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_12_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_13_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_14_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_15_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_3_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_4_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_5_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_6_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_7_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_8_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_9_MDIO_INTERFACE_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[10]_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[12]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[13]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[15]_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[1]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[2]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[3]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[4]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[5]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[6]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[7]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[8]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[9]_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \CGBAD_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \DELAY_RXDISPERR_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[2]_i_2__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[4]_i_2__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_3__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of POWERDOWN_i_1 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of POWERDOWN_rep_i_1 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \RX_DV_i_2__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \RX_ER_i_2__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \RX_ER_i_3__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \STATUS_VECTOR_0_PRE_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT[2]_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXDISPERR_INT_i_1__0\ : label is "soft_lutpair213";
begin
  AN_ENABLE_INT <= \^an_enable_int\;
  CLEAR_STATUS_REG <= \^clear_status_reg\;
  LOOPBACK <= \^loopback\;
  O1 <= \^o1\;
  O15 <= \^o15\;
  O16 <= \^o16\;
  O17 <= \^o17\;
  O18 <= \^o18\;
  O19 <= \^o19\;
  O2 <= \^o2\;
  O20 <= \^o20\;
  O21 <= \^o21\;
  O22 <= \^o22\;
  O23 <= \^o23\;
  O24 <= \^o24\;
  O25 <= \^o25\;
  O26 <= \^o26\;
  O27 <= \^o27\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  RESTART_AN_REG <= \^restart_an_reg\;
  RUNDISP_EN <= \^rundisp_en\;
  RXDISPERR_MOD <= \^rxdisperr_mod\;
  S2 <= \^s2\;
  SOFT_RESET_0 <= \^soft_reset_0\;
  TX_CONFIG_REG_INT1 <= \^tx_config_reg_int1\;
  XMIT_DATA <= \^xmit_data\;
  an_interrupt_ch1 <= \^an_interrupt_ch1\;
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => SRESET,
      I1 => \^o27\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[0]_i_1__0\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o17\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[10]_i_1__0\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o16\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[12]_i_1__0\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => SRESET,
      I1 => \^o15\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[13]_i_1__0\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^tx_config_reg_int1\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[15]_i_1__0\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o26\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[1]_i_1__0\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o25\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[2]_i_1__0\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o24\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[3]_i_1__0\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o23\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[4]_i_1__0\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o22\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[5]_i_1__0\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o21\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[6]_i_1__0\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o20\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[7]_i_1__0\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o19\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[8]_i_1__0\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o18\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[9]_i_1__0\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[0]_i_1__0\,
      Q => \^o27\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[10]_i_1__0\,
      Q => \^o17\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[12]_i_1__0\,
      Q => \^o16\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[13]_i_1__0\,
      Q => \^o15\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[15]_i_1__0\,
      Q => \^tx_config_reg_int1\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[1]_i_1__0\,
      Q => \^o26\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[2]_i_1__0\,
      Q => \^o25\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[3]_i_1__0\,
      Q => \^o24\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[4]_i_1__0\,
      Q => \^o23\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[5]_i_1__0\,
      Q => \^o22\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[6]_i_1__0\,
      Q => \^o21\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[7]_i_1__0\,
      Q => \^o20\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[8]_i_1__0\,
      Q => \^o19\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[9]_i_1__0\,
      Q => \^o18\,
      R => \<const0>\
    );
\CGBAD_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => RXDISPERR_INT,
      I1 => \^rundisp_en\,
      I2 => RXNOTINTABLE_INT,
      I3 => I3,
      O => \^s2\
    );
CLEAR_STATUS_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_10_MDIO_INTERFACE_1,
      Q => \^clear_status_reg\,
      R => SRESET
    );
\CODE_GRPISK_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => I1,
      O => O3
    );
\CONFIG_REG_WITH_AN.AN_ENABLE_REG_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => LOOPBACK_REG,
      D => n_14_MDIO_INTERFACE_1,
      Q => \^an_enable_int\,
      S => SRESET
    );
\CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_3_MDIO_INTERFACE_1,
      Q => \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      R => \<const0>\
    );
\CONFIG_REG_WITH_AN.ISOLATE_REG_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => userclk2,
      CE => LOOPBACK_REG,
      D => n_13_MDIO_INTERFACE_1,
      Q => \^o1\,
      S => SRESET
    );
\CONFIG_REG_WITH_AN.LOOPBACK_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => LOOPBACK_REG,
      D => n_15_MDIO_INTERFACE_1,
      Q => \^loopback\,
      R => SRESET
    );
\CONFIG_REG_WITH_AN.POWERDOWN_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_8_MDIO_INTERFACE_1,
      Q => \^o2\,
      R => SRESET
    );
\CONFIG_REG_WITH_AN.RESET_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_9_MDIO_INTERFACE_1,
      Q => \^soft_reset_0\,
      R => SRESET
    );
\CONFIG_REG_WITH_AN.RESTART_AN_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_7_MDIO_INTERFACE_1,
      Q => \^restart_an_reg\,
      R => \<const0>\
    );
\CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => LOOPBACK_REG,
      D => n_12_MDIO_INTERFACE_1,
      Q => \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\,
      R => SRESET
    );
\DELAY_RXDISPERR_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^rundisp_en\,
      I1 => RXDISPERR_INT,
      O => \^rxdisperr_mod\
    );
\FALSE_NIT_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A220A2A8802080"
    )
    port map (
      I0 => RXNOTINTABLE_INT,
      I1 => \^rxdisperr_mod\,
      I2 => I6,
      I3 => Q(3),
      I4 => I7,
      I5 => I8,
      O => FALSE_NIT0
    );
\FSM_onehot_STATE[12]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000150000003F"
    )
    port map (
      I0 => I2,
      I1 => RXDISPERR_INT,
      I2 => \^rundisp_en\,
      I3 => RXNOTINTABLE_INT,
      I4 => I3,
      I5 => RXEVEN,
      O => \^o4\
    );
\FSM_onehot_STATE[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
    port map (
      I0 => I2,
      I1 => I3,
      I2 => RXNOTINTABLE_INT,
      I3 => \^rundisp_en\,
      I4 => RXDISPERR_INT,
      O => O12
    );
\FSM_onehot_STATE[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
    port map (
      I0 => I2,
      I1 => I3,
      I2 => RXNOTINTABLE_INT,
      I3 => \^rundisp_en\,
      I4 => RXDISPERR_INT,
      O => O13
    );
\FSM_onehot_STATE[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => I5,
      I1 => \^o4\,
      O => O11
    );
\GEN_INTERRUPT_LOGIC.AN_COMPLETE_REG1_reg\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_11_MDIO_INTERFACE_1,
      Q => AN_COMPLETE_REG1,
      R => SRESET
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_reg\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_4_MDIO_INTERFACE_1,
      Q => AN_INTERRUPT_ENABLE,
      R => \<const0>\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => AN_INTERRUPT_ENABLE,
      I1 => SRESET,
      O => \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_3__0\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_reg\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_5_MDIO_INTERFACE_1,
      Q => \^an_interrupt_ch1\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\MASK_RUDI_BUFERR_TIMER[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I3,
      I1 => \^o2\,
      I2 => data_out,
      O => MASK_RUDI_BUFERR_TIMER0
    );
MDC_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => data_out_0,
      Q => MDC_REG3,
      R => SRESET
    );
MDC_RISING_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_SYNC_MDC,
      Q => MDC_RISING_REG1,
      R => SRESET
    );
MDIO_INTERFACE_1: entity work.quadsgmiiMDIO_INTERFACE_38
    port map (
      AN_COMPLETE_REG1 => AN_COMPLETE_REG1,
      AN_INTERRUPT_ENABLE => AN_INTERRUPT_ENABLE,
      CLEAR_STATUS_REG => \^clear_status_reg\,
      I1 => \^loopback\,
      I11(15 downto 0) => I11(15 downto 0),
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I2 => \^an_enable_int\,
      I3 => \^o2\,
      I4 => \^o1\,
      I5 => \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      I6 => \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_3__0\,
      I7 => \^rundisp_en\,
      I8 => \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\,
      LOOPBACK_REG => LOOPBACK_REG,
      MDC_RISING_REG1 => MDC_RISING_REG1,
      \MDIO_IN__0\ => \MDIO_IN__0\,
      MR_AN_COMPLETE => MR_AN_COMPLETE,
      MR_LINK_STATUS => MR_LINK_STATUS,
      MR_LP_ADV_ABILITY(1 downto 0) => MR_LP_ADV_ABILITY(1 downto 0),
      O1 => n_3_MDIO_INTERFACE_1,
      O10 => n_12_MDIO_INTERFACE_1,
      O11 => n_13_MDIO_INTERFACE_1,
      O12 => n_14_MDIO_INTERFACE_1,
      O13 => n_15_MDIO_INTERFACE_1,
      O2 => n_4_MDIO_INTERFACE_1,
      O3 => n_5_MDIO_INTERFACE_1,
      O4 => n_6_MDIO_INTERFACE_1,
      O5 => n_7_MDIO_INTERFACE_1,
      O6 => n_8_MDIO_INTERFACE_1,
      O7 => n_9_MDIO_INTERFACE_1,
      O8 => n_10_MDIO_INTERFACE_1,
      O9 => n_11_MDIO_INTERFACE_1,
      RESTART_AN_REG => \^restart_an_reg\,
      SOFT_RESET_0 => \^soft_reset_0\,
      SRESET => SRESET,
      an_interrupt_ch1 => \^an_interrupt_ch1\,
      mdio_o_ch1 => mdio_o_ch1,
      mdio_t_ch1 => mdio_t_ch1,
      phyad_ch1(4 downto 0) => phyad_ch1(4 downto 0),
      status_vector_ch1(0) => status_vector_ch1(0),
      userclk2 => userclk2
    );
MDIO_IN_REG3_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_SYNC_MDIO_IN,
      Q => MDIO_IN_REG3,
      S => SRESET
    );
MDIO_IN_REG4_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MDIO_IN_REG3,
      Q => \MDIO_IN__0\,
      S => SRESET
    );
POWERDOWN_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^o2\,
      I1 => I16,
      I2 => I17,
      I3 => I18,
      O => POWERDOWN0
    );
POWERDOWN_rep_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^o2\,
      I1 => I16,
      I2 => I17,
      I3 => I18,
      O => O14
    );
\QSGMII_SPEC.RUNDISP_EN_REG_reg\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_6_MDIO_INTERFACE_1,
      Q => \^rundisp_en\,
      R => \<const0>\
    );
\RX_DV_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0B0A0A0A0A0A0A"
    )
    port map (
      I0 => \n_0_RX_DV_i_2__0\,
      I1 => EOP_REG1,
      I2 => I10(0),
      I3 => I15,
      I4 => \^xmit_data\,
      I5 => gmii_rx_dv_ch1_int,
      O => O8
    );
\RX_DV_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \^o5\,
      I1 => SOP_REG3,
      I2 => \^o1\,
      I3 => \^o2\,
      O => \n_0_RX_DV_i_2__0\
    );
\RX_ER_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => XMIT_DATA_INT,
      I1 => \^an_enable_int\,
      I2 => \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\,
      I3 => \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      O => \^xmit_data\
    );
\RX_ER_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o2\,
      O => O7
    );
\RX_RUDI_INVALID_DELAY[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABAAABABABABAB"
    )
    port map (
      I0 => I9,
      I1 => XMIT_DATA_INT,
      I2 => RXSYNC_STATUS,
      I3 => \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\,
      I4 => \^an_enable_int\,
      I5 => \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      O => RX_RUDI_INVALID
    );
\STATUS_VECTOR_0_PRE_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080000"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      I1 => \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\,
      I2 => \^an_enable_int\,
      I3 => XMIT_DATA_INT,
      I4 => RXSYNC_STATUS,
      O => \^o5\
    );
SYNC_MDC: entity work.\quadsgmiisync_block__parameterized0_40\
    port map (
      MDC_REG3 => MDC_REG3,
      O1 => n_0_SYNC_MDC,
      data_out => data_out_0,
      mdc_ch1 => mdc_ch1,
      userclk2 => userclk2
    );
SYNC_MDIO_IN: entity work.\quadsgmiisync_block__parameterized0_39\
    port map (
      data_out => n_0_SYNC_MDIO_IN,
      mdio_i_ch1 => mdio_i_ch1,
      userclk2 => userclk2
    );
\S_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => I4,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => I5,
      I5 => \^s2\,
      O => S0
    );
\USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^loopback\,
      I1 => I10(0),
      O => SR(0)
    );
\USE_ROCKET_IO.NO_1588.RXDISPERR_INT_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => RXDISPERR_USR,
      I1 => I10(0),
      I2 => \^loopback\,
      O => O9
    );
\USE_ROCKET_IO.NO_1588.RXNOTINTABLE_INT_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => RXNOTINTABLE_USR,
      I1 => I10(0),
      I2 => \^loopback\,
      O => O10
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\XMIT_CONFIG_INT_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      I1 => \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\,
      I2 => \^an_enable_int\,
      O => O6
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiMANAGEMENT__parameterized0_43\ is
  port (
    O1 : out STD_LOGIC;
    mdio_o_ch0 : out STD_LOGIC;
    mdio_t_ch0 : out STD_LOGIC;
    AN_ENABLE_INT : out STD_LOGIC;
    LOOPBACK : out STD_LOGIC;
    O2 : out STD_LOGIC;
    SOFT_RESET : out STD_LOGIC;
    an_interrupt_ch0 : out STD_LOGIC;
    RUNDISP_EN : out STD_LOGIC;
    RESTART_AN_REG : out STD_LOGIC;
    CLEAR_STATUS_REG : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    S0 : out STD_LOGIC;
    S2 : out STD_LOGIC;
    FALSE_NIT0 : out STD_LOGIC;
    RXDISPERR_MOD : out STD_LOGIC;
    RX_RUDI_INVALID : out STD_LOGIC;
    O5 : out STD_LOGIC;
    XMIT_DATA : out STD_LOGIC;
    O6 : out STD_LOGIC;
    MASK_RUDI_BUFERR_TIMER0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    TX_CONFIG_REG_INT1 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    SRESET : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    RXDISPERR_INT : in STD_LOGIC;
    RXNOTINTABLE_INT : in STD_LOGIC;
    I3 : in STD_LOGIC;
    RXEVEN : in STD_LOGIC;
    I4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    XMIT_DATA_INT : in STD_LOGIC;
    RXSYNC_STATUS : in STD_LOGIC;
    SOP_REG3 : in STD_LOGIC;
    data_out : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    MR_LP_ADV_ABILITY : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    status_vector_ch0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MR_LINK_STATUS : in STD_LOGIC;
    phyad_ch0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    EOP_REG1 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    gmii_rx_dv_ch0_int : in STD_LOGIC;
    MR_AN_COMPLETE : in STD_LOGIC;
    RXDISPERR_USR : in STD_LOGIC;
    RXNOTINTABLE_USR : in STD_LOGIC;
    mdc_ch0 : in STD_LOGIC;
    mdio_i_ch0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiMANAGEMENT__parameterized0_43\ : entity is "MANAGEMENT";
end \quadsgmiiMANAGEMENT__parameterized0_43\;

architecture STRUCTURE of \quadsgmiiMANAGEMENT__parameterized0_43\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AN_COMPLETE_REG1 : STD_LOGIC;
  signal \^an_enable_int\ : STD_LOGIC;
  signal AN_INTERRUPT_ENABLE : STD_LOGIC;
  signal \^clear_status_reg\ : STD_LOGIC;
  signal \^loopback\ : STD_LOGIC;
  signal LOOPBACK_REG : STD_LOGIC;
  signal MDC_REG3 : STD_LOGIC;
  signal MDC_RISING_REG1 : STD_LOGIC;
  signal MDIO_IN_REG3 : STD_LOGIC;
  signal \MDIO_IN__0\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o18\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o20\ : STD_LOGIC;
  signal \^o21\ : STD_LOGIC;
  signal \^o22\ : STD_LOGIC;
  signal \^o23\ : STD_LOGIC;
  signal \^o24\ : STD_LOGIC;
  signal \^o25\ : STD_LOGIC;
  signal \^o26\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^restart_an_reg\ : STD_LOGIC;
  signal \^rundisp_en\ : STD_LOGIC;
  signal \^rxdisperr_mod\ : STD_LOGIC;
  signal \^s2\ : STD_LOGIC;
  signal \^soft_reset\ : STD_LOGIC;
  signal \^tx_config_reg_int1\ : STD_LOGIC;
  signal \^xmit_data\ : STD_LOGIC;
  signal \^an_interrupt_ch0\ : STD_LOGIC;
  signal data_out_0 : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[0]_i_1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[10]_i_1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[12]_i_1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[13]_i_1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[15]_i_1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[1]_i_1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[2]_i_1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[3]_i_1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[4]_i_1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[5]_i_1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[6]_i_1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[7]_i_1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[8]_i_1\ : STD_LOGIC;
  signal \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[9]_i_1\ : STD_LOGIC;
  signal \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\ : STD_LOGIC;
  signal \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\ : STD_LOGIC;
  signal \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_3\ : STD_LOGIC;
  signal n_0_RX_DV_i_2 : STD_LOGIC;
  signal n_0_SYNC_MDC : STD_LOGIC;
  signal n_0_SYNC_MDIO_IN : STD_LOGIC;
  signal n_10_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_11_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_12_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_13_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_14_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_15_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_3_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_4_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_5_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_6_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_7_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_8_MDIO_INTERFACE_1 : STD_LOGIC;
  signal n_9_MDIO_INTERFACE_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[10]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[12]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[13]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[15]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[1]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[4]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[5]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[6]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[7]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[8]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[9]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of CGBAD_i_1 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of DELAY_RXDISPERR_i_1 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[2]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \FSM_onehot_STATE[4]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of RX_DV_i_2 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of RX_ER_i_2 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of RX_ER_i_3 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of STATUS_VECTOR_0_PRE_i_1 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT[2]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.NO_1588.RXNOTINTABLE_INT_i_1\ : label is "soft_lutpair81";
begin
  AN_ENABLE_INT <= \^an_enable_int\;
  CLEAR_STATUS_REG <= \^clear_status_reg\;
  LOOPBACK <= \^loopback\;
  O1 <= \^o1\;
  O14 <= \^o14\;
  O15 <= \^o15\;
  O16 <= \^o16\;
  O17 <= \^o17\;
  O18 <= \^o18\;
  O19 <= \^o19\;
  O2 <= \^o2\;
  O20 <= \^o20\;
  O21 <= \^o21\;
  O22 <= \^o22\;
  O23 <= \^o23\;
  O24 <= \^o24\;
  O25 <= \^o25\;
  O26 <= \^o26\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  RESTART_AN_REG <= \^restart_an_reg\;
  RUNDISP_EN <= \^rundisp_en\;
  RXDISPERR_MOD <= \^rxdisperr_mod\;
  S2 <= \^s2\;
  SOFT_RESET <= \^soft_reset\;
  TX_CONFIG_REG_INT1 <= \^tx_config_reg_int1\;
  XMIT_DATA <= \^xmit_data\;
  an_interrupt_ch0 <= \^an_interrupt_ch0\;
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => SRESET,
      I1 => \^o26\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[0]_i_1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o16\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[10]_i_1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o15\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[12]_i_1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => SRESET,
      I1 => \^o14\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[13]_i_1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^tx_config_reg_int1\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[15]_i_1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o25\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[1]_i_1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o24\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[2]_i_1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o23\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[3]_i_1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o22\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[4]_i_1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o21\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[5]_i_1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o20\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[6]_i_1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o19\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[7]_i_1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o18\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[8]_i_1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => SRESET,
      I1 => \^o17\,
      O => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[9]_i_1\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[0]_i_1\,
      Q => \^o26\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[10]_i_1\,
      Q => \^o16\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[12]_i_1\,
      Q => \^o15\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[13]_i_1\,
      Q => \^o14\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[15]_i_1\,
      Q => \^tx_config_reg_int1\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[1]_i_1\,
      Q => \^o25\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[2]_i_1\,
      Q => \^o24\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[3]_i_1\,
      Q => \^o23\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[4]_i_1\,
      Q => \^o22\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[5]_i_1\,
      Q => \^o21\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[6]_i_1\,
      Q => \^o20\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[7]_i_1\,
      Q => \^o19\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[8]_i_1\,
      Q => \^o18\,
      R => \<const0>\
    );
\AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG[9]_i_1\,
      Q => \^o17\,
      R => \<const0>\
    );
CGBAD_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => RXDISPERR_INT,
      I1 => \^rundisp_en\,
      I2 => RXNOTINTABLE_INT,
      I3 => I3,
      O => \^s2\
    );
CLEAR_STATUS_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_10_MDIO_INTERFACE_1,
      Q => \^clear_status_reg\,
      R => SRESET
    );
CODE_GRPISK_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => I1,
      O => O3
    );
\CONFIG_REG_WITH_AN.AN_ENABLE_REG_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => LOOPBACK_REG,
      D => n_14_MDIO_INTERFACE_1,
      Q => \^an_enable_int\,
      S => SRESET
    );
\CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_3_MDIO_INTERFACE_1,
      Q => \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      R => \<const0>\
    );
\CONFIG_REG_WITH_AN.ISOLATE_REG_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => userclk2,
      CE => LOOPBACK_REG,
      D => n_13_MDIO_INTERFACE_1,
      Q => \^o1\,
      S => SRESET
    );
\CONFIG_REG_WITH_AN.LOOPBACK_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => LOOPBACK_REG,
      D => n_15_MDIO_INTERFACE_1,
      Q => \^loopback\,
      R => SRESET
    );
\CONFIG_REG_WITH_AN.POWERDOWN_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_8_MDIO_INTERFACE_1,
      Q => \^o2\,
      R => SRESET
    );
\CONFIG_REG_WITH_AN.RESET_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_9_MDIO_INTERFACE_1,
      Q => \^soft_reset\,
      R => SRESET
    );
\CONFIG_REG_WITH_AN.RESTART_AN_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_7_MDIO_INTERFACE_1,
      Q => \^restart_an_reg\,
      R => \<const0>\
    );
\CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => LOOPBACK_REG,
      D => n_12_MDIO_INTERFACE_1,
      Q => \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\,
      R => SRESET
    );
DELAY_RXDISPERR_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^rundisp_en\,
      I1 => RXDISPERR_INT,
      O => \^rxdisperr_mod\
    );
FALSE_NIT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A220A2A8802080"
    )
    port map (
      I0 => RXNOTINTABLE_INT,
      I1 => \^rxdisperr_mod\,
      I2 => I6,
      I3 => Q(3),
      I4 => I7,
      I5 => I8,
      O => FALSE_NIT0
    );
\FSM_onehot_STATE[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000150000003F"
    )
    port map (
      I0 => I2,
      I1 => RXDISPERR_INT,
      I2 => \^rundisp_en\,
      I3 => RXNOTINTABLE_INT,
      I4 => I3,
      I5 => RXEVEN,
      O => \^o4\
    );
\FSM_onehot_STATE[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
    port map (
      I0 => I2,
      I1 => I3,
      I2 => RXNOTINTABLE_INT,
      I3 => \^rundisp_en\,
      I4 => RXDISPERR_INT,
      O => O12
    );
\FSM_onehot_STATE[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
    port map (
      I0 => I2,
      I1 => I3,
      I2 => RXNOTINTABLE_INT,
      I3 => \^rundisp_en\,
      I4 => RXDISPERR_INT,
      O => O13
    );
\FSM_onehot_STATE[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => I5,
      I1 => \^o4\,
      O => O11
    );
\GEN_INTERRUPT_LOGIC.AN_COMPLETE_REG1_reg\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_11_MDIO_INTERFACE_1,
      Q => AN_COMPLETE_REG1,
      R => SRESET
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_ENABLE_reg\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_4_MDIO_INTERFACE_1,
      Q => AN_INTERRUPT_ENABLE,
      R => \<const0>\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => AN_INTERRUPT_ENABLE,
      I1 => SRESET,
      O => \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_3\
    );
\GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_reg\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_5_MDIO_INTERFACE_1,
      Q => \^an_interrupt_ch0\,
      R => \<const0>\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\MASK_RUDI_BUFERR_TIMER[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => I3,
      I1 => \^o2\,
      I2 => data_out,
      O => MASK_RUDI_BUFERR_TIMER0
    );
MDC_REG3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => data_out_0,
      Q => MDC_REG3,
      R => SRESET
    );
MDC_RISING_REG1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_SYNC_MDC,
      Q => MDC_RISING_REG1,
      R => SRESET
    );
MDIO_INTERFACE_1: entity work.quadsgmiiMDIO_INTERFACE_47
    port map (
      AN_COMPLETE_REG1 => AN_COMPLETE_REG1,
      AN_INTERRUPT_ENABLE => AN_INTERRUPT_ENABLE,
      CLEAR_STATUS_REG => \^clear_status_reg\,
      I1 => \^loopback\,
      I11(15 downto 0) => I11(15 downto 0),
      I12 => I12,
      I13 => I13,
      I14 => I14,
      I2 => \^an_enable_int\,
      I3 => \^o2\,
      I4 => \^o1\,
      I5 => \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      I6 => \n_0_GEN_INTERRUPT_LOGIC.AN_INTERRUPT_INT_i_3\,
      I7 => \^rundisp_en\,
      I8 => \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\,
      LOOPBACK_REG => LOOPBACK_REG,
      MDC_RISING_REG1 => MDC_RISING_REG1,
      \MDIO_IN__0\ => \MDIO_IN__0\,
      MR_AN_COMPLETE => MR_AN_COMPLETE,
      MR_LINK_STATUS => MR_LINK_STATUS,
      MR_LP_ADV_ABILITY(1 downto 0) => MR_LP_ADV_ABILITY(1 downto 0),
      O1 => n_3_MDIO_INTERFACE_1,
      O10 => n_12_MDIO_INTERFACE_1,
      O11 => n_13_MDIO_INTERFACE_1,
      O12 => n_14_MDIO_INTERFACE_1,
      O13 => n_15_MDIO_INTERFACE_1,
      O2 => n_4_MDIO_INTERFACE_1,
      O3 => n_5_MDIO_INTERFACE_1,
      O4 => n_6_MDIO_INTERFACE_1,
      O5 => n_7_MDIO_INTERFACE_1,
      O6 => n_8_MDIO_INTERFACE_1,
      O7 => n_9_MDIO_INTERFACE_1,
      O8 => n_10_MDIO_INTERFACE_1,
      O9 => n_11_MDIO_INTERFACE_1,
      RESTART_AN_REG => \^restart_an_reg\,
      SOFT_RESET => \^soft_reset\,
      SRESET => SRESET,
      an_interrupt_ch0 => \^an_interrupt_ch0\,
      mdio_o_ch0 => mdio_o_ch0,
      mdio_t_ch0 => mdio_t_ch0,
      phyad_ch0(4 downto 0) => phyad_ch0(4 downto 0),
      status_vector_ch0(0) => status_vector_ch0(0),
      userclk2 => userclk2
    );
MDIO_IN_REG3_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_SYNC_MDIO_IN,
      Q => MDIO_IN_REG3,
      S => SRESET
    );
MDIO_IN_REG4_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MDIO_IN_REG3,
      Q => \MDIO_IN__0\,
      S => SRESET
    );
\QSGMII_SPEC.RUNDISP_EN_REG_reg\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_6_MDIO_INTERFACE_1,
      Q => \^rundisp_en\,
      R => \<const0>\
    );
RX_DV_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0B0A0A0A0A0A0A"
    )
    port map (
      I0 => n_0_RX_DV_i_2,
      I1 => EOP_REG1,
      I2 => I10(0),
      I3 => I15,
      I4 => \^xmit_data\,
      I5 => gmii_rx_dv_ch0_int,
      O => O8
    );
RX_DV_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \^o5\,
      I1 => SOP_REG3,
      I2 => \^o1\,
      I3 => \^o2\,
      O => n_0_RX_DV_i_2
    );
RX_ER_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
    port map (
      I0 => XMIT_DATA_INT,
      I1 => \^an_enable_int\,
      I2 => \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\,
      I3 => \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      O => \^xmit_data\
    );
RX_ER_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o1\,
      I1 => \^o2\,
      O => O7
    );
\RX_RUDI_INVALID_DELAY[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABAAABABABABAB"
    )
    port map (
      I0 => I9,
      I1 => XMIT_DATA_INT,
      I2 => RXSYNC_STATUS,
      I3 => \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\,
      I4 => \^an_enable_int\,
      I5 => \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      O => RX_RUDI_INVALID
    );
STATUS_VECTOR_0_PRE_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080000"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      I1 => \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\,
      I2 => \^an_enable_int\,
      I3 => XMIT_DATA_INT,
      I4 => RXSYNC_STATUS,
      O => \^o5\
    );
SYNC_MDC: entity work.\quadsgmiisync_block__parameterized0_49\
    port map (
      MDC_REG3 => MDC_REG3,
      O1 => n_0_SYNC_MDC,
      data_out => data_out_0,
      mdc_ch0 => mdc_ch0,
      userclk2 => userclk2
    );
SYNC_MDIO_IN: entity work.\quadsgmiisync_block__parameterized0_48\
    port map (
      data_out => n_0_SYNC_MDIO_IN,
      mdio_i_ch0 => mdio_i_ch0,
      userclk2 => userclk2
    );
S_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => I4,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => I5,
      I5 => \^s2\,
      O => S0
    );
\USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^loopback\,
      I1 => I10(0),
      O => SR(0)
    );
\USE_ROCKET_IO.NO_1588.RXDISPERR_INT_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => RXDISPERR_USR,
      I1 => I10(0),
      I2 => \^loopback\,
      O => O9
    );
\USE_ROCKET_IO.NO_1588.RXNOTINTABLE_INT_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => RXNOTINTABLE_USR,
      I1 => I10(0),
      I2 => \^loopback\,
      O => O10
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
XMIT_CONFIG_INT_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_CONFIG_REG_WITH_AN.DUPLEX_MODE_REG_reg\,
      I1 => \n_0_CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_reg\,
      I2 => \^an_enable_int\,
      O => O6
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiQSGMII_RX_ELASTIC_BUFFER is
  port (
    RXCHARISCOMMA_USR : out STD_LOGIC;
    RXCHARISK_USR : out STD_LOGIC;
    RXDISPERR_USR : out STD_LOGIC;
    RXNOTINTABLE_USR : out STD_LOGIC;
    I2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    RXDATA_USR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    RXBUFERR : out STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end quadsgmiiQSGMII_RX_ELASTIC_BUFFER;

architecture STRUCTURE of quadsgmiiQSGMII_RX_ELASTIC_BUFFER is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal D5P6_WR_REG : STD_LOGIC;
  signal DATA_IN : STD_LOGIC;
  signal DATA_OUT : STD_LOGIC;
  signal DATA_OUT0_out : STD_LOGIC;
  signal DATA_OUT1_out : STD_LOGIC;
  signal DATA_OUT2_out : STD_LOGIC;
  signal DATA_OUT3_out : STD_LOGIC;
  signal DATA_OUT4_out : STD_LOGIC;
  signal DATA_OUT5_out : STD_LOGIC;
  signal EVEN : STD_LOGIC;
  signal \GEN_FIFO[28].RD_DATA_reg\ : STD_LOGIC;
  signal I1_DETECTED_WR : STD_LOGIC;
  signal I1_DETECTED_WR_REG : STD_LOGIC;
  signal \^i2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal INSERT_IDLE : STD_LOGIC;
  signal K28P5_WR_REG : STD_LOGIC;
  signal RD_ADDR_GRAY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_ADDR_PLUS1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_ENABLE : STD_LOGIC;
  signal RD_ENABLE0 : STD_LOGIC;
  signal RD_OCCUPANCY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_OCCUPANCY01_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^rxbuferr\ : STD_LOGIC;
  signal WR_ADDR_PLUS1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal WR_DATA_REG1 : STD_LOGIC_VECTOR ( 12 downto 9 );
  signal WR_DATA_REG2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal WR_ENABLE : STD_LOGIC;
  signal WR_ENABLE0 : STD_LOGIC;
  signal WR_OCCUPANCY : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal WR_OCCUPANCY00_out : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal WR_TOGGLE : STD_LOGIC;
  signal \^insert_idle_reg\ : STD_LOGIC;
  signal n_0_D5P6_WR_REG_i_2 : STD_LOGIC;
  signal n_0_EVEN_i_1 : STD_LOGIC;
  signal \n_0_GEN_FIFO[0].RD_DATA_reg[0]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[10].RD_DATA_reg[10]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[11].RD_DATA_reg[11]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[12].RD_DATA_reg[12]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[13].RD_DATA_reg[13]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[1].RD_DATA_reg[1]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[25].RD_DATA_reg[25]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[26].RD_DATA_reg[26]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[27].RD_DATA_reg[27]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[2].RD_DATA_reg[2]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[3].RD_DATA_reg[3]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[4].RD_DATA_reg[4]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[5].RD_DATA_reg[5]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[6].RD_DATA_reg[6]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[7].RD_DATA_reg[7]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[9].RD_DATA_reg[9]\ : STD_LOGIC;
  signal n_0_I1_DETECTED_WR_REG_i_2 : STD_LOGIC;
  signal n_0_INSERT_IDLE_i_1 : STD_LOGIC;
  signal n_0_K28P5_WR_REG_i_2 : STD_LOGIC;
  signal \n_0_RD_ADDR_GRAY[1]_i_1\ : STD_LOGIC;
  signal \n_0_RD_ADDR_GRAY[2]_i_1\ : STD_LOGIC;
  signal \n_0_RD_ADDR_GRAY[3]_i_1\ : STD_LOGIC;
  signal \n_0_RD_ADDR_GRAY[4]_i_1\ : STD_LOGIC;
  signal \n_0_RD_ADDR_GRAY[5]_i_1\ : STD_LOGIC;
  signal \n_0_RD_ADDR_PLUS2[6]_i_2\ : STD_LOGIC;
  signal \n_0_RD_ADDR_PLUS2_reg[0]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_PLUS2_reg[1]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_PLUS2_reg[2]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_PLUS2_reg[6]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[0]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[1]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[2]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[3]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[4]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[5]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[6]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[0]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[10]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[11]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[12]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[13]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[16]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[17]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[18]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[19]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[1]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[20]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[21]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[22]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[23]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[25]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[26]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[27]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[28]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[2]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[3]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[4]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[5]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[6]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[7]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[9]\ : STD_LOGIC;
  signal n_0_RD_ENABLE_i_1 : STD_LOGIC;
  signal n_0_RD_ENABLE_i_10 : STD_LOGIC;
  signal n_0_RD_ENABLE_i_3 : STD_LOGIC;
  signal n_0_RD_ENABLE_i_4 : STD_LOGIC;
  signal n_0_RD_ENABLE_i_5 : STD_LOGIC;
  signal n_0_RD_ENABLE_i_6 : STD_LOGIC;
  signal n_0_RD_ENABLE_i_7 : STD_LOGIC;
  signal n_0_RD_ENABLE_i_8 : STD_LOGIC;
  signal n_0_RD_ENABLE_i_9 : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[0]_i_2\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_10\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_2\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_3\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_4\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_5\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_6\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_7\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_8\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_9\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[6]_i_2\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[6]_i_3\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[6]_i_4\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[6]_i_5\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[6]_i_6\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\ : STD_LOGIC;
  signal \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\ : STD_LOGIC;
  signal n_0_REMOVE_IDLE_i_1 : STD_LOGIC;
  signal n_0_REMOVE_IDLE_reg : STD_LOGIC;
  signal n_0_RXBUFERR_i_1 : STD_LOGIC;
  signal n_0_RXBUFERR_i_2 : STD_LOGIC;
  signal n_0_RXCHARISCOMMA_USR_i_1 : STD_LOGIC;
  signal n_0_RXCHARISK_USR_i_1 : STD_LOGIC;
  signal \n_0_RXCLKCORCNT[0]_i_1\ : STD_LOGIC;
  signal \n_0_RXCLKCORCNT[1]_i_1\ : STD_LOGIC;
  signal \n_0_RXCLKCORCNT[2]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[0]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[1]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[2]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[3]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[4]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[5]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[6]_i_1\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[7]_i_1\ : STD_LOGIC;
  signal n_0_RXDISPERR_USR_i_1 : STD_LOGIC;
  signal n_0_RXNOTINTABLE_USR_i_1 : STD_LOGIC;
  signal \n_0_WR_ADDR_GRAY_reg[0]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_GRAY_reg[1]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_GRAY_reg[2]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_GRAY_reg[3]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_GRAY_reg[4]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_GRAY_reg[5]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_PLUS2[6]_i_2\ : STD_LOGIC;
  signal \n_0_WR_ADDR_PLUS2_reg[0]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[0]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[1]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[2]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[3]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[4]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[5]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[6]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[0]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[1]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[2]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[3]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[4]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[5]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[6]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[7]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[0]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[10]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[11]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[12]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[13]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[16]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[17]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[18]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[19]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[1]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[20]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[21]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[22]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[23]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[25]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[26]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[27]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[28]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[2]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[3]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[4]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[5]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[6]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[7]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[9]\ : STD_LOGIC;
  signal n_0_WR_ENABLE_i_2 : STD_LOGIC;
  signal n_0_WR_ENABLE_i_3 : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[3]_i_2\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[3]_i_3\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[3]_i_4\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[3]_i_5\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[3]_i_6\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[3]_i_7\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[6]_i_2\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[6]_i_3\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[6]_i_4\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY_reg[3]_i_1\ : STD_LOGIC;
  signal n_0_WR_TOGGLE_i_1 : STD_LOGIC;
  signal \n_1_GEN_FIFO[0].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[10].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[11].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[12].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[13].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[16].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[17].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[18].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[19].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[1].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[20].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[21].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[22].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[23].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[25].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[26].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[27].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[28].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[2].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[3].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[4].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[5].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[6].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[7].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[9].DIST_RAM\ : STD_LOGIC;
  signal \n_1_RD_OCCUPANCY_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_WR_OCCUPANCY_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_RD_OCCUPANCY_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_RD_OCCUPANCY_reg[6]_i_1\ : STD_LOGIC;
  signal \n_2_WR_OCCUPANCY_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_WR_OCCUPANCY_reg[6]_i_1\ : STD_LOGIC;
  signal \n_3_RD_OCCUPANCY_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_RD_OCCUPANCY_reg[6]_i_1\ : STD_LOGIC;
  signal \n_3_WR_OCCUPANCY_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_WR_OCCUPANCY_reg[6]_i_1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in6_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in9_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_1_in21_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in24_in : STD_LOGIC;
  signal p_2_in9_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in11_in : STD_LOGIC;
  signal p_3_in27_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in13_in : STD_LOGIC;
  signal p_4_in30_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_5_in15_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_GEN_FIFO[0].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[10].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[11].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[12].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[13].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[16].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[17].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[18].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[19].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[1].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[20].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[21].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[22].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[23].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[25].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[26].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[27].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[28].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[2].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[3].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[4].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[5].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[6].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[7].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[9].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RD_OCCUPANCY_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RD_OCCUPANCY_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RD_OCCUPANCY_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_WR_OCCUPANCY_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_WR_OCCUPANCY_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_WR_OCCUPANCY_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \GEN_FIFO[0].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[10].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[11].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[12].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[13].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[16].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[17].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[18].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[19].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[1].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[20].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[21].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[22].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[23].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[25].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[26].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[27].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[28].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[2].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[3].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[4].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[5].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[6].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[7].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[9].DIST_RAM\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of I1_DETECTED_WR_REG_i_2 : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of INSERT_IDLE_i_1 : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of K28P5_WR_REG_i_1 : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[0]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[1]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[2]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[3]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[4]_i_1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[5]_i_1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[2]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[3]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[4]_i_1\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[6]_i_2\ : label is "soft_lutpair557";
  attribute counter : integer;
  attribute counter of \RD_ADDR_PLUS2_reg[0]\ : label is 31;
  attribute counter of \RD_ADDR_PLUS2_reg[1]\ : label is 31;
  attribute counter of \RD_ADDR_PLUS2_reg[2]\ : label is 31;
  attribute counter of \RD_ADDR_PLUS2_reg[3]\ : label is 31;
  attribute counter of \RD_ADDR_PLUS2_reg[4]\ : label is 31;
  attribute counter of \RD_ADDR_PLUS2_reg[5]\ : label is 31;
  attribute counter of \RD_ADDR_PLUS2_reg[6]\ : label is 31;
  attribute SOFT_HLUTNM of RD_ENABLE_i_1 : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of RD_ENABLE_i_10 : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of RD_ENABLE_i_8 : label is "soft_lutpair561";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE : string;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[2].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[2].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[6].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[6].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[0].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[0].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[2].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[2].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute SOFT_HLUTNM of REMOVE_IDLE_i_1 : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of RXCHARISCOMMA_USR_i_1 : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of RXCHARISK_USR_i_1 : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \RXCLKCORCNT[1]_i_1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \RXCLKCORCNT[2]_i_1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \RXDATA_USR[0]_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \RXDATA_USR[1]_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \RXDATA_USR[2]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \RXDATA_USR[3]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \RXDATA_USR[4]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \RXDATA_USR[5]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \RXDATA_USR[6]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \RXDATA_USR[7]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of RXDISPERR_USR_i_1 : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of RXNOTINTABLE_USR_i_1 : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[1]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[2]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[3]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[4]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[2]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[3]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[4]_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[6]_i_2\ : label is "soft_lutpair560";
  attribute counter of \WR_ADDR_PLUS2_reg[0]\ : label is 32;
  attribute counter of \WR_ADDR_PLUS2_reg[1]\ : label is 32;
  attribute counter of \WR_ADDR_PLUS2_reg[2]\ : label is 32;
  attribute counter of \WR_ADDR_PLUS2_reg[3]\ : label is 32;
  attribute counter of \WR_ADDR_PLUS2_reg[4]\ : label is 32;
  attribute counter of \WR_ADDR_PLUS2_reg[5]\ : label is 32;
  attribute counter of \WR_ADDR_PLUS2_reg[6]\ : label is 32;
  attribute SOFT_HLUTNM of WR_ENABLE_i_1 : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of WR_ENABLE_i_2 : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \WR_OCCUPANCY[3]_i_6\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \WR_OCCUPANCY[3]_i_7\ : label is "soft_lutpair565";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of WR_TOGGLE_i_1 : label is true;
  attribute SOFT_HLUTNM of WR_TOGGLE_i_1 : label is "soft_lutpair559";
begin
  I2(2 downto 0) <= \^i2\(2 downto 0);
  RXBUFERR <= \^rxbuferr\;
D5P6_WR_REG_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000020"
    )
    port map (
      I0 => n_0_D5P6_WR_REG_i_2,
      I1 => \n_0_WR_DATA_REG1_reg[7]\,
      I2 => \n_0_WR_DATA_REG1_reg[4]\,
      I3 => \n_0_WR_DATA_REG1_reg[2]\,
      I4 => \n_0_WR_DATA_REG1_reg[0]\,
      O => p_11_in
    );
D5P6_WR_REG_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_WR_DATA_REG1_reg[6]\,
      I1 => \n_0_WR_DATA_REG1_reg[3]\,
      I2 => \n_0_WR_DATA_REG1_reg[1]\,
      I3 => \n_0_WR_DATA_REG1_reg[5]\,
      I4 => p_0_in9_in,
      O => n_0_D5P6_WR_REG_i_2
    );
D5P6_WR_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_11_in,
      Q => D5P6_WR_REG,
      R => SR(0)
    );
EVEN_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => EVEN,
      O => n_0_EVEN_i_1
    );
EVEN_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_EVEN_i_1,
      Q => EVEN,
      S => I1
    );
\GEN_FIFO[0].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[0]\,
      DPO => \n_1_GEN_FIFO[0].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[0].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[0].RD_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[0].DIST_RAM\,
      Q => \n_0_GEN_FIFO[0].RD_DATA_reg[0]\,
      R => I1
    );
\GEN_FIFO[10].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[10]\,
      DPO => \n_1_GEN_FIFO[10].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[10].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[10].RD_DATA_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[10].DIST_RAM\,
      Q => \n_0_GEN_FIFO[10].RD_DATA_reg[10]\,
      R => I1
    );
\GEN_FIFO[11].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[11]\,
      DPO => \n_1_GEN_FIFO[11].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[11].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[11].RD_DATA_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[11].DIST_RAM\,
      Q => \n_0_GEN_FIFO[11].RD_DATA_reg[11]\,
      R => I1
    );
\GEN_FIFO[12].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[12]\,
      DPO => \n_1_GEN_FIFO[12].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[12].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[12].RD_DATA_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[12].DIST_RAM\,
      Q => \n_0_GEN_FIFO[12].RD_DATA_reg[12]\,
      R => I1
    );
\GEN_FIFO[13].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[13]\,
      DPO => \n_1_GEN_FIFO[13].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[13].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[13].RD_DATA_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[13].DIST_RAM\,
      Q => \n_0_GEN_FIFO[13].RD_DATA_reg[13]\,
      R => I1
    );
\GEN_FIFO[16].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[16]\,
      DPO => \n_1_GEN_FIFO[16].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[16].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[16].RD_DATA_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[16].DIST_RAM\,
      Q => p_2_in(0),
      R => I1
    );
\GEN_FIFO[17].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[17]\,
      DPO => \n_1_GEN_FIFO[17].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[17].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[17].RD_DATA_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[17].DIST_RAM\,
      Q => p_2_in(1),
      R => I1
    );
\GEN_FIFO[18].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[18]\,
      DPO => \n_1_GEN_FIFO[18].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[18].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[18].RD_DATA_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[18].DIST_RAM\,
      Q => p_2_in(2),
      R => I1
    );
\GEN_FIFO[19].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[19]\,
      DPO => \n_1_GEN_FIFO[19].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[19].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[19].RD_DATA_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[19].DIST_RAM\,
      Q => p_2_in(3),
      R => I1
    );
\GEN_FIFO[1].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[1]\,
      DPO => \n_1_GEN_FIFO[1].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[1].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[1].RD_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[1].DIST_RAM\,
      Q => \n_0_GEN_FIFO[1].RD_DATA_reg[1]\,
      R => I1
    );
\GEN_FIFO[20].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[20]\,
      DPO => \n_1_GEN_FIFO[20].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[20].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[20].RD_DATA_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[20].DIST_RAM\,
      Q => p_2_in(4),
      R => I1
    );
\GEN_FIFO[21].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[21]\,
      DPO => \n_1_GEN_FIFO[21].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[21].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[21].RD_DATA_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[21].DIST_RAM\,
      Q => p_2_in(5),
      R => I1
    );
\GEN_FIFO[22].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[22]\,
      DPO => \n_1_GEN_FIFO[22].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[22].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[22].RD_DATA_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[22].DIST_RAM\,
      Q => p_2_in(6),
      R => I1
    );
\GEN_FIFO[23].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[23]\,
      DPO => \n_1_GEN_FIFO[23].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[23].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[23].RD_DATA_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[23].DIST_RAM\,
      Q => p_2_in(7),
      R => I1
    );
\GEN_FIFO[25].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[25]\,
      DPO => \n_1_GEN_FIFO[25].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[25].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[25].RD_DATA_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[25].DIST_RAM\,
      Q => \n_0_GEN_FIFO[25].RD_DATA_reg[25]\,
      R => I1
    );
\GEN_FIFO[26].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[26]\,
      DPO => \n_1_GEN_FIFO[26].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[26].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[26].RD_DATA_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[26].DIST_RAM\,
      Q => \n_0_GEN_FIFO[26].RD_DATA_reg[26]\,
      R => I1
    );
\GEN_FIFO[27].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[27]\,
      DPO => \n_1_GEN_FIFO[27].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[27].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[27].RD_DATA_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[27].DIST_RAM\,
      Q => \n_0_GEN_FIFO[27].RD_DATA_reg[27]\,
      R => I1
    );
\GEN_FIFO[28].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[28]\,
      DPO => \n_1_GEN_FIFO[28].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[28].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[28].RD_DATA_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[28].DIST_RAM\,
      Q => \GEN_FIFO[28].RD_DATA_reg\,
      R => I1
    );
\GEN_FIFO[2].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[2]\,
      DPO => \n_1_GEN_FIFO[2].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[2].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[2].RD_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[2].DIST_RAM\,
      Q => \n_0_GEN_FIFO[2].RD_DATA_reg[2]\,
      R => I1
    );
\GEN_FIFO[3].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[3]\,
      DPO => \n_1_GEN_FIFO[3].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[3].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[3].RD_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[3].DIST_RAM\,
      Q => \n_0_GEN_FIFO[3].RD_DATA_reg[3]\,
      R => I1
    );
\GEN_FIFO[4].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[4]\,
      DPO => \n_1_GEN_FIFO[4].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[4].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[4].RD_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[4].DIST_RAM\,
      Q => \n_0_GEN_FIFO[4].RD_DATA_reg[4]\,
      R => I1
    );
\GEN_FIFO[5].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[5]\,
      DPO => \n_1_GEN_FIFO[5].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[5].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[5].RD_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[5].DIST_RAM\,
      Q => \n_0_GEN_FIFO[5].RD_DATA_reg[5]\,
      R => I1
    );
\GEN_FIFO[6].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[6]\,
      DPO => \n_1_GEN_FIFO[6].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[6].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[6].RD_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[6].DIST_RAM\,
      Q => \n_0_GEN_FIFO[6].RD_DATA_reg[6]\,
      R => I1
    );
\GEN_FIFO[7].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[7]\,
      DPO => \n_1_GEN_FIFO[7].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[7].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[7].RD_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[7].DIST_RAM\,
      Q => \n_0_GEN_FIFO[7].RD_DATA_reg[7]\,
      R => I1
    );
\GEN_FIFO[9].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[9]\,
      DPO => \n_1_GEN_FIFO[9].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[9].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[9].RD_DATA_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[9].DIST_RAM\,
      Q => \n_0_GEN_FIFO[9].RD_DATA_reg[9]\,
      R => I1
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
I1_DETECTED_WR_REG_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => n_0_I1_DETECTED_WR_REG_i_2,
      I1 => D5P6_WR_REG,
      I2 => p_11_in,
      I3 => K28P5_WR_REG,
      O => I1_DETECTED_WR
    );
I1_DETECTED_WR_REG_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
    port map (
      I0 => \n_0_WR_DATA_REG1_reg[6]\,
      I1 => \n_0_WR_DATA_REG1_reg[5]\,
      I2 => \n_0_WR_DATA_REG1_reg[1]\,
      I3 => n_0_K28P5_WR_REG_i_2,
      O => n_0_I1_DETECTED_WR_REG_i_2
    );
I1_DETECTED_WR_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => I1_DETECTED_WR,
      Q => I1_DETECTED_WR_REG,
      R => SR(0)
    );
INSERT_IDLE_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => EVEN,
      I1 => RD_ENABLE0,
      I2 => I1,
      O => n_0_INSERT_IDLE_i_1
    );
INSERT_IDLE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_INSERT_IDLE_i_1,
      Q => INSERT_IDLE,
      R => \<const0>\
    );
K28P5_WR_REG_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => n_0_K28P5_WR_REG_i_2,
      I1 => \n_0_WR_DATA_REG1_reg[1]\,
      I2 => \n_0_WR_DATA_REG1_reg[5]\,
      I3 => \n_0_WR_DATA_REG1_reg[6]\,
      O => p_12_in
    );
K28P5_WR_REG_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
    port map (
      I0 => p_0_in9_in,
      I1 => \n_0_WR_DATA_REG1_reg[7]\,
      I2 => \n_0_WR_DATA_REG1_reg[0]\,
      I3 => \n_0_WR_DATA_REG1_reg[4]\,
      I4 => \n_0_WR_DATA_REG1_reg[3]\,
      I5 => \n_0_WR_DATA_REG1_reg[2]\,
      O => n_0_K28P5_WR_REG_i_2
    );
K28P5_WR_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_12_in,
      Q => K28P5_WR_REG,
      R => SR(0)
    );
\RD_ADDR_GRAY[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      I1 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      O => plusOp(1)
    );
\RD_ADDR_GRAY[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      I1 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      O => \n_0_RD_ADDR_GRAY[1]_i_1\
    );
\RD_ADDR_GRAY[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_3_in,
      I1 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      O => \n_0_RD_ADDR_GRAY[2]_i_1\
    );
\RD_ADDR_GRAY[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_4_in,
      I1 => p_3_in,
      O => \n_0_RD_ADDR_GRAY[3]_i_1\
    );
\RD_ADDR_GRAY[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_5_in,
      I1 => p_4_in,
      O => \n_0_RD_ADDR_GRAY[4]_i_1\
    );
\RD_ADDR_GRAY[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[6]\,
      I1 => p_5_in,
      O => \n_0_RD_ADDR_GRAY[5]_i_1\
    );
\RD_ADDR_GRAY_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => plusOp(1),
      Q => RD_ADDR_GRAY(0),
      R => I1
    );
\RD_ADDR_GRAY_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ADDR_GRAY[1]_i_1\,
      Q => RD_ADDR_GRAY(1),
      R => I1
    );
\RD_ADDR_GRAY_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ADDR_GRAY[2]_i_1\,
      Q => RD_ADDR_GRAY(2),
      R => I1
    );
\RD_ADDR_GRAY_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ADDR_GRAY[3]_i_1\,
      Q => RD_ADDR_GRAY(3),
      R => I1
    );
\RD_ADDR_GRAY_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ADDR_GRAY[4]_i_1\,
      Q => RD_ADDR_GRAY(4),
      R => I1
    );
\RD_ADDR_GRAY_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ADDR_GRAY[5]_i_1\,
      Q => RD_ADDR_GRAY(5),
      R => I1
    );
\RD_ADDR_GRAY_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ADDR_PLUS2_reg[6]\,
      Q => RD_ADDR_GRAY(6),
      R => I1
    );
\RD_ADDR_PLUS1_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_RD_ADDR_PLUS2_reg[0]\,
      Q => RD_ADDR_PLUS1(0),
      S => I1
    );
\RD_ADDR_PLUS1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_RD_ADDR_PLUS2_reg[1]\,
      Q => RD_ADDR_PLUS1(1),
      R => I1
    );
\RD_ADDR_PLUS1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_RD_ADDR_PLUS2_reg[2]\,
      Q => RD_ADDR_PLUS1(2),
      R => I1
    );
\RD_ADDR_PLUS1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_3_in,
      Q => RD_ADDR_PLUS1(3),
      R => I1
    );
\RD_ADDR_PLUS1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_4_in,
      Q => RD_ADDR_PLUS1(4),
      R => I1
    );
\RD_ADDR_PLUS1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_5_in,
      Q => RD_ADDR_PLUS1(5),
      R => I1
    );
\RD_ADDR_PLUS1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_RD_ADDR_PLUS2_reg[6]\,
      Q => RD_ADDR_PLUS1(6),
      R => I1
    );
\RD_ADDR_PLUS2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      O => plusOp(0)
    );
\RD_ADDR_PLUS2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      I1 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      I2 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      O => plusOp(2)
    );
\RD_ADDR_PLUS2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      I1 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      I2 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      I3 => p_3_in,
      O => plusOp(3)
    );
\RD_ADDR_PLUS2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      I1 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      I2 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      I3 => p_3_in,
      I4 => p_4_in,
      O => plusOp(4)
    );
\RD_ADDR_PLUS2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => p_3_in,
      I1 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      I2 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      I3 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      I4 => p_4_in,
      I5 => p_5_in,
      O => plusOp(5)
    );
\RD_ADDR_PLUS2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2[6]_i_2\,
      I1 => p_5_in,
      I2 => \n_0_RD_ADDR_PLUS2_reg[6]\,
      O => plusOp(6)
    );
\RD_ADDR_PLUS2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_4_in,
      I1 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      I2 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      I3 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      I4 => p_3_in,
      O => \n_0_RD_ADDR_PLUS2[6]_i_2\
    );
\RD_ADDR_PLUS2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(0),
      Q => \n_0_RD_ADDR_PLUS2_reg[0]\,
      R => I1
    );
\RD_ADDR_PLUS2_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(1),
      Q => \n_0_RD_ADDR_PLUS2_reg[1]\,
      S => I1
    );
\RD_ADDR_PLUS2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(2),
      Q => \n_0_RD_ADDR_PLUS2_reg[2]\,
      R => I1
    );
\RD_ADDR_PLUS2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(3),
      Q => p_3_in,
      R => I1
    );
\RD_ADDR_PLUS2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(4),
      Q => p_4_in,
      R => I1
    );
\RD_ADDR_PLUS2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(5),
      Q => p_5_in,
      R => I1
    );
\RD_ADDR_PLUS2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(6),
      Q => \n_0_RD_ADDR_PLUS2_reg[6]\,
      R => I1
    );
\RD_ADDR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(0),
      Q => \n_0_RD_ADDR_reg[0]\,
      R => I1
    );
\RD_ADDR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(1),
      Q => \n_0_RD_ADDR_reg[1]\,
      R => I1
    );
\RD_ADDR_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(2),
      Q => \n_0_RD_ADDR_reg[2]\,
      R => I1
    );
\RD_ADDR_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(3),
      Q => \n_0_RD_ADDR_reg[3]\,
      R => I1
    );
\RD_ADDR_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(4),
      Q => \n_0_RD_ADDR_reg[4]\,
      R => I1
    );
\RD_ADDR_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(5),
      Q => \n_0_RD_ADDR_reg[5]\,
      R => I1
    );
\RD_ADDR_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(6),
      Q => \n_0_RD_ADDR_reg[6]\,
      R => I1
    );
\RD_DATA_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[0].RD_DATA_reg[0]\,
      Q => \n_0_RD_DATA_REG_reg[0]\,
      R => I1
    );
\RD_DATA_REG_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[10].RD_DATA_reg[10]\,
      Q => \n_0_RD_DATA_REG_reg[10]\,
      R => I1
    );
\RD_DATA_REG_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[11].RD_DATA_reg[11]\,
      Q => \n_0_RD_DATA_REG_reg[11]\,
      R => I1
    );
\RD_DATA_REG_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[12].RD_DATA_reg[12]\,
      Q => \n_0_RD_DATA_REG_reg[12]\,
      R => I1
    );
\RD_DATA_REG_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[13].RD_DATA_reg[13]\,
      Q => \n_0_RD_DATA_REG_reg[13]\,
      R => I1
    );
\RD_DATA_REG_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(0),
      Q => \n_0_RD_DATA_REG_reg[16]\,
      R => I1
    );
\RD_DATA_REG_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(1),
      Q => \n_0_RD_DATA_REG_reg[17]\,
      R => I1
    );
\RD_DATA_REG_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(2),
      Q => \n_0_RD_DATA_REG_reg[18]\,
      R => I1
    );
\RD_DATA_REG_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(3),
      Q => \n_0_RD_DATA_REG_reg[19]\,
      R => I1
    );
\RD_DATA_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[1].RD_DATA_reg[1]\,
      Q => \n_0_RD_DATA_REG_reg[1]\,
      R => I1
    );
\RD_DATA_REG_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(4),
      Q => \n_0_RD_DATA_REG_reg[20]\,
      R => I1
    );
\RD_DATA_REG_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(5),
      Q => \n_0_RD_DATA_REG_reg[21]\,
      R => I1
    );
\RD_DATA_REG_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(6),
      Q => \n_0_RD_DATA_REG_reg[22]\,
      R => I1
    );
\RD_DATA_REG_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(7),
      Q => \n_0_RD_DATA_REG_reg[23]\,
      R => I1
    );
\RD_DATA_REG_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[25].RD_DATA_reg[25]\,
      Q => \n_0_RD_DATA_REG_reg[25]\,
      R => I1
    );
\RD_DATA_REG_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[26].RD_DATA_reg[26]\,
      Q => \n_0_RD_DATA_REG_reg[26]\,
      R => I1
    );
\RD_DATA_REG_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[27].RD_DATA_reg[27]\,
      Q => \n_0_RD_DATA_REG_reg[27]\,
      R => I1
    );
\RD_DATA_REG_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \GEN_FIFO[28].RD_DATA_reg\,
      Q => \n_0_RD_DATA_REG_reg[28]\,
      R => I1
    );
\RD_DATA_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[2].RD_DATA_reg[2]\,
      Q => \n_0_RD_DATA_REG_reg[2]\,
      R => I1
    );
\RD_DATA_REG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[3].RD_DATA_reg[3]\,
      Q => \n_0_RD_DATA_REG_reg[3]\,
      R => I1
    );
\RD_DATA_REG_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[4].RD_DATA_reg[4]\,
      Q => \n_0_RD_DATA_REG_reg[4]\,
      R => I1
    );
\RD_DATA_REG_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[5].RD_DATA_reg[5]\,
      Q => \n_0_RD_DATA_REG_reg[5]\,
      R => I1
    );
\RD_DATA_REG_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[6].RD_DATA_reg[6]\,
      Q => \n_0_RD_DATA_REG_reg[6]\,
      R => I1
    );
\RD_DATA_REG_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[7].RD_DATA_reg[7]\,
      Q => \n_0_RD_DATA_REG_reg[7]\,
      R => I1
    );
\RD_DATA_REG_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[9].RD_DATA_reg[9]\,
      Q => \n_0_RD_DATA_REG_reg[9]\,
      R => I1
    );
RD_ENABLE_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => EVEN,
      I1 => RD_ENABLE0,
      I2 => I1,
      O => n_0_RD_ENABLE_i_1
    );
RD_ENABLE_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_GEN_FIFO[0].RD_DATA_reg[0]\,
      I1 => \n_0_GEN_FIFO[2].RD_DATA_reg[2]\,
      O => n_0_RD_ENABLE_i_10
    );
RD_ENABLE_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202000000000000"
    )
    port map (
      I0 => n_0_RD_ENABLE_i_3,
      I1 => n_0_RD_ENABLE_i_4,
      I2 => n_0_RD_ENABLE_i_5,
      I3 => p_2_in(6),
      I4 => n_0_RD_ENABLE_i_6,
      I5 => n_0_RD_ENABLE_i_7,
      O => RD_ENABLE0
    );
RD_ENABLE_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004208400042"
    )
    port map (
      I0 => p_2_in(4),
      I1 => p_2_in(2),
      I2 => p_2_in(0),
      I3 => p_2_in(3),
      I4 => p_2_in(5),
      I5 => p_2_in(6),
      O => n_0_RD_ENABLE_i_3
    );
RD_ENABLE_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => RD_OCCUPANCY(4),
      I1 => RD_OCCUPANCY(5),
      I2 => RD_OCCUPANCY(2),
      I3 => RD_OCCUPANCY(1),
      I4 => RD_OCCUPANCY(0),
      I5 => RD_OCCUPANCY(3),
      O => n_0_RD_ENABLE_i_4
    );
RD_ENABLE_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => p_2_in(5),
      I1 => p_2_in(4),
      O => n_0_RD_ENABLE_i_5
    );
RD_ENABLE_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20080800"
    )
    port map (
      I0 => n_0_RD_ENABLE_i_8,
      I1 => \n_0_GEN_FIFO[6].RD_DATA_reg[6]\,
      I2 => \n_0_GEN_FIFO[5].RD_DATA_reg[5]\,
      I3 => \n_0_GEN_FIFO[7].RD_DATA_reg[7]\,
      I4 => \n_0_GEN_FIFO[4].RD_DATA_reg[4]\,
      O => n_0_RD_ENABLE_i_6
    );
RD_ENABLE_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000060C0000000"
    )
    port map (
      I0 => p_2_in(4),
      I1 => p_2_in(7),
      I2 => n_0_RD_ENABLE_i_9,
      I3 => n_0_RD_ENABLE_i_10,
      I4 => \n_0_GEN_FIFO[27].RD_DATA_reg[27]\,
      I5 => p_2_in(6),
      O => n_0_RD_ENABLE_i_7
    );
RD_ENABLE_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05008002"
    )
    port map (
      I0 => \n_0_GEN_FIFO[4].RD_DATA_reg[4]\,
      I1 => \n_0_GEN_FIFO[5].RD_DATA_reg[5]\,
      I2 => \n_0_GEN_FIFO[3].RD_DATA_reg[3]\,
      I3 => \n_0_GEN_FIFO[2].RD_DATA_reg[2]\,
      I4 => \n_0_GEN_FIFO[0].RD_DATA_reg[0]\,
      O => n_0_RD_ENABLE_i_8
    );
RD_ENABLE_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010100"
    )
    port map (
      I0 => p_2_in(1),
      I1 => \n_0_GEN_FIFO[1].RD_DATA_reg[1]\,
      I2 => RD_OCCUPANCY(6),
      I3 => \n_0_GEN_FIFO[11].RD_DATA_reg[11]\,
      I4 => \n_0_GEN_FIFO[6].RD_DATA_reg[6]\,
      O => n_0_RD_ENABLE_i_9
    );
RD_ENABLE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_RD_ENABLE_i_1,
      Q => RD_ENABLE,
      R => \<const0>\
    );
\RD_OCCUPANCY[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_RD_ADDR_reg[0]\,
      I1 => \n_0_RD_OCCUPANCY[0]_i_2\,
      I2 => DATA_OUT,
      O => RD_OCCUPANCY01_out(0)
    );
\RD_OCCUPANCY[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => DATA_OUT1_out,
      I1 => DATA_OUT0_out,
      I2 => DATA_OUT3_out,
      I3 => DATA_OUT2_out,
      I4 => DATA_OUT5_out,
      I5 => DATA_OUT4_out,
      O => \n_0_RD_OCCUPANCY[0]_i_2\
    );
\RD_OCCUPANCY[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => DATA_OUT5_out,
      I1 => DATA_OUT4_out,
      O => \n_0_RD_OCCUPANCY[3]_i_10\
    );
\RD_OCCUPANCY[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => DATA_OUT4_out,
      I1 => DATA_OUT5_out,
      I2 => DATA_OUT2_out,
      I3 => DATA_OUT3_out,
      O => \n_0_RD_OCCUPANCY[3]_i_2\
    );
\RD_OCCUPANCY[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => DATA_OUT5_out,
      I1 => DATA_OUT2_out,
      I2 => DATA_OUT1_out,
      I3 => DATA_OUT4_out,
      I4 => DATA_OUT3_out,
      O => \n_0_RD_OCCUPANCY[3]_i_3\
    );
\RD_OCCUPANCY[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => DATA_OUT4_out,
      I1 => DATA_OUT5_out,
      I2 => DATA_OUT1_out,
      I3 => DATA_OUT0_out,
      I4 => DATA_OUT3_out,
      I5 => DATA_OUT2_out,
      O => \n_0_RD_OCCUPANCY[3]_i_4\
    );
\RD_OCCUPANCY[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_RD_OCCUPANCY[0]_i_2\,
      I1 => DATA_OUT,
      O => \n_0_RD_OCCUPANCY[3]_i_5\
    );
\RD_OCCUPANCY[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => DATA_OUT3_out,
      I1 => DATA_OUT2_out,
      I2 => DATA_OUT5_out,
      I3 => DATA_OUT4_out,
      I4 => \n_0_RD_ADDR_reg[3]\,
      O => \n_0_RD_OCCUPANCY[3]_i_6\
    );
\RD_OCCUPANCY[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => DATA_OUT4_out,
      I1 => DATA_OUT3_out,
      I2 => DATA_OUT2_out,
      I3 => DATA_OUT1_out,
      I4 => \n_0_RD_ADDR_reg[2]\,
      I5 => DATA_OUT5_out,
      O => \n_0_RD_OCCUPANCY[3]_i_7\
    );
\RD_OCCUPANCY[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => DATA_OUT3_out,
      I1 => DATA_OUT2_out,
      I2 => DATA_OUT1_out,
      I3 => DATA_OUT0_out,
      I4 => \n_0_RD_ADDR_reg[1]\,
      I5 => \n_0_RD_OCCUPANCY[3]_i_10\,
      O => \n_0_RD_OCCUPANCY[3]_i_8\
    );
\RD_OCCUPANCY[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => DATA_OUT,
      I1 => \n_0_RD_OCCUPANCY[0]_i_2\,
      I2 => \n_0_RD_ADDR_reg[0]\,
      O => \n_0_RD_OCCUPANCY[3]_i_9\
    );
\RD_OCCUPANCY[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => DATA_OUT5_out,
      I1 => DATA_OUT4_out,
      O => \n_0_RD_OCCUPANCY[6]_i_2\
    );
\RD_OCCUPANCY[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => DATA_OUT5_out,
      I1 => DATA_OUT3_out,
      I2 => DATA_OUT4_out,
      O => \n_0_RD_OCCUPANCY[6]_i_3\
    );
\RD_OCCUPANCY[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => DATA_OUT5_out,
      I1 => \n_0_RD_ADDR_reg[6]\,
      O => \n_0_RD_OCCUPANCY[6]_i_4\
    );
\RD_OCCUPANCY[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => DATA_OUT4_out,
      I1 => DATA_OUT5_out,
      I2 => \n_0_RD_ADDR_reg[5]\,
      O => \n_0_RD_OCCUPANCY[6]_i_5\
    );
\RD_OCCUPANCY[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => DATA_OUT4_out,
      I1 => DATA_OUT3_out,
      I2 => \n_0_RD_ADDR_reg[4]\,
      I3 => DATA_OUT5_out,
      O => \n_0_RD_OCCUPANCY[6]_i_6\
    );
\RD_OCCUPANCY_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(0),
      Q => RD_OCCUPANCY(0),
      R => I1
    );
\RD_OCCUPANCY_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(1),
      Q => RD_OCCUPANCY(1),
      R => I1
    );
\RD_OCCUPANCY_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(2),
      Q => RD_OCCUPANCY(2),
      R => I1
    );
\RD_OCCUPANCY_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(3),
      Q => RD_OCCUPANCY(3),
      R => I1
    );
\RD_OCCUPANCY_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_RD_OCCUPANCY_reg[3]_i_1\,
      CO(2) => \n_1_RD_OCCUPANCY_reg[3]_i_1\,
      CO(1) => \n_2_RD_OCCUPANCY_reg[3]_i_1\,
      CO(0) => \n_3_RD_OCCUPANCY_reg[3]_i_1\,
      CYINIT => \<const1>\,
      DI(3) => \n_0_RD_OCCUPANCY[3]_i_2\,
      DI(2) => \n_0_RD_OCCUPANCY[3]_i_3\,
      DI(1) => \n_0_RD_OCCUPANCY[3]_i_4\,
      DI(0) => \n_0_RD_OCCUPANCY[3]_i_5\,
      O(3 downto 1) => RD_OCCUPANCY01_out(3 downto 1),
      O(0) => \NLW_RD_OCCUPANCY_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \n_0_RD_OCCUPANCY[3]_i_6\,
      S(2) => \n_0_RD_OCCUPANCY[3]_i_7\,
      S(1) => \n_0_RD_OCCUPANCY[3]_i_8\,
      S(0) => \n_0_RD_OCCUPANCY[3]_i_9\
    );
\RD_OCCUPANCY_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(4),
      Q => RD_OCCUPANCY(4),
      R => I1
    );
\RD_OCCUPANCY_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(5),
      Q => RD_OCCUPANCY(5),
      R => I1
    );
\RD_OCCUPANCY_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(6),
      Q => RD_OCCUPANCY(6),
      S => I1
    );
\RD_OCCUPANCY_reg[6]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_RD_OCCUPANCY_reg[3]_i_1\,
      CO(3 downto 2) => \NLW_RD_OCCUPANCY_reg[6]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_RD_OCCUPANCY_reg[6]_i_1\,
      CO(0) => \n_3_RD_OCCUPANCY_reg[6]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \n_0_RD_OCCUPANCY[6]_i_2\,
      DI(0) => \n_0_RD_OCCUPANCY[6]_i_3\,
      O(3) => \NLW_RD_OCCUPANCY_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => RD_OCCUPANCY01_out(6 downto 4),
      S(3) => \<const0>\,
      S(2) => \n_0_RD_OCCUPANCY[6]_i_4\,
      S(1) => \n_0_RD_OCCUPANCY[6]_i_5\,
      S(0) => \n_0_RD_OCCUPANCY[6]_i_6\
    );
\RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__69\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(0),
      data_out => \n_0_RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\
    );
\RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__70\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(1),
      data_out => p_4_in30_in
    );
\RECLOCK_RD_ADDRGRAY[2].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__71\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(2),
      data_out => p_3_in27_in
    );
\RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__72\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(3),
      data_out => p_2_in24_in
    );
\RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__73\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(4),
      data_out => p_1_in21_in
    );
\RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__74\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(5),
      data_out => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\
    );
\RECLOCK_RD_ADDRGRAY[6].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__75\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(6),
      data_out => p_0_in
    );
\RECLOCK_WR_ADDRGRAY[0].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__76\
    port map (
      clk => userclk2,
      data_in => \n_0_WR_ADDR_GRAY_reg[0]\,
      data_out => DATA_OUT
    );
\RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__77\
    port map (
      clk => userclk2,
      data_in => \n_0_WR_ADDR_GRAY_reg[1]\,
      data_out => DATA_OUT0_out
    );
\RECLOCK_WR_ADDRGRAY[2].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__78\
    port map (
      clk => userclk2,
      data_in => \n_0_WR_ADDR_GRAY_reg[2]\,
      data_out => DATA_OUT1_out
    );
\RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__79\
    port map (
      clk => userclk2,
      data_in => \n_0_WR_ADDR_GRAY_reg[3]\,
      data_out => DATA_OUT2_out
    );
\RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__80\
    port map (
      clk => userclk2,
      data_in => \n_0_WR_ADDR_GRAY_reg[4]\,
      data_out => DATA_OUT3_out
    );
\RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__81\
    port map (
      clk => userclk2,
      data_in => \n_0_WR_ADDR_GRAY_reg[5]\,
      data_out => DATA_OUT4_out
    );
\RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__82\
    port map (
      clk => userclk2,
      data_in => DATA_IN,
      data_out => DATA_OUT5_out
    );
REMOVE_IDLE_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080F0800"
    )
    port map (
      I0 => n_0_WR_ENABLE_i_2,
      I1 => I1_DETECTED_WR,
      I2 => SR(0),
      I3 => WR_TOGGLE,
      I4 => n_0_REMOVE_IDLE_reg,
      O => n_0_REMOVE_IDLE_i_1
    );
REMOVE_IDLE_reg: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => n_0_REMOVE_IDLE_i_1,
      Q => n_0_REMOVE_IDLE_reg,
      R => \<const0>\
    );
RXBUFERR_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8002"
    )
    port map (
      I0 => n_0_RXBUFERR_i_2,
      I1 => RD_OCCUPANCY(2),
      I2 => RD_OCCUPANCY(3),
      I3 => RD_OCCUPANCY(4),
      I4 => \^rxbuferr\,
      O => n_0_RXBUFERR_i_1
    );
RXBUFERR_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD000000000000BD"
    )
    port map (
      I0 => RD_OCCUPANCY(2),
      I1 => RD_OCCUPANCY(1),
      I2 => RD_OCCUPANCY(0),
      I3 => RD_OCCUPANCY(4),
      I4 => RD_OCCUPANCY(5),
      I5 => RD_OCCUPANCY(6),
      O => n_0_RXBUFERR_i_2
    );
RXBUFERR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_RXBUFERR_i_1,
      Q => \^rxbuferr\,
      R => I1
    );
RXCHARISCOMMA_USR_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[28]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[12]\,
      O => n_0_RXCHARISCOMMA_USR_i_1
    );
RXCHARISCOMMA_USR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_RXCHARISCOMMA_USR_i_1,
      Q => RXCHARISCOMMA_USR,
      R => I1
    );
RXCHARISK_USR_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[27]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[11]\,
      O => n_0_RXCHARISK_USR_i_1
    );
RXCHARISK_USR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_RXCHARISK_USR_i_1,
      Q => RXCHARISK_USR,
      R => I1
    );
\RXCLKCORCNT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \^insert_idle_reg\,
      I1 => \^i2\(0),
      I2 => \n_0_RD_DATA_REG_reg[13]\,
      O => \n_0_RXCLKCORCNT[0]_i_1\
    );
\RXCLKCORCNT[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
    port map (
      I0 => \^insert_idle_reg\,
      I1 => \n_0_RD_DATA_REG_reg[13]\,
      I2 => \^i2\(0),
      I3 => I1,
      O => \n_0_RXCLKCORCNT[1]_i_1\
    );
\RXCLKCORCNT[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
    port map (
      I0 => \^insert_idle_reg\,
      I1 => \n_0_RD_DATA_REG_reg[13]\,
      I2 => \^i2\(0),
      I3 => I1,
      O => \n_0_RXCLKCORCNT[2]_i_1\
    );
\RXCLKCORCNT_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXCLKCORCNT[0]_i_1\,
      Q => \^i2\(0),
      R => I1
    );
\RXCLKCORCNT_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXCLKCORCNT[1]_i_1\,
      Q => \^i2\(1),
      R => \<const0>\
    );
\RXCLKCORCNT_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXCLKCORCNT[2]_i_1\,
      Q => \^i2\(2),
      R => \<const0>\
    );
\RXDATA_USR[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[16]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[0]\,
      O => \n_0_RXDATA_USR[0]_i_1\
    );
\RXDATA_USR[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[17]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[1]\,
      O => \n_0_RXDATA_USR[1]_i_1\
    );
\RXDATA_USR[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[18]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[2]\,
      O => \n_0_RXDATA_USR[2]_i_1\
    );
\RXDATA_USR[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[19]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[3]\,
      O => \n_0_RXDATA_USR[3]_i_1\
    );
\RXDATA_USR[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[20]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[4]\,
      O => \n_0_RXDATA_USR[4]_i_1\
    );
\RXDATA_USR[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[21]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[5]\,
      O => \n_0_RXDATA_USR[5]_i_1\
    );
\RXDATA_USR[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[22]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[6]\,
      O => \n_0_RXDATA_USR[6]_i_1\
    );
\RXDATA_USR[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[23]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[7]\,
      O => \n_0_RXDATA_USR[7]_i_1\
    );
\RXDATA_USR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[0]_i_1\,
      Q => RXDATA_USR(0),
      R => I1
    );
\RXDATA_USR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[1]_i_1\,
      Q => RXDATA_USR(1),
      R => I1
    );
\RXDATA_USR_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[2]_i_1\,
      Q => RXDATA_USR(2),
      R => I1
    );
\RXDATA_USR_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[3]_i_1\,
      Q => RXDATA_USR(3),
      R => I1
    );
\RXDATA_USR_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[4]_i_1\,
      Q => RXDATA_USR(4),
      R => I1
    );
\RXDATA_USR_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[5]_i_1\,
      Q => RXDATA_USR(5),
      R => I1
    );
\RXDATA_USR_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[6]_i_1\,
      Q => RXDATA_USR(6),
      R => I1
    );
\RXDATA_USR_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[7]_i_1\,
      Q => RXDATA_USR(7),
      R => I1
    );
RXDISPERR_USR_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[26]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[10]\,
      O => n_0_RXDISPERR_USR_i_1
    );
RXDISPERR_USR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_RXDISPERR_USR_i_1,
      Q => RXDISPERR_USR,
      R => I1
    );
RXNOTINTABLE_USR_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[25]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[9]\,
      O => n_0_RXNOTINTABLE_USR_i_1
    );
RXNOTINTABLE_USR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_0_RXNOTINTABLE_USR_i_1,
      Q => RXNOTINTABLE_USR,
      R => I1
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\WR_ADDR_GRAY[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I1 => p_1_in7_in,
      O => p_0_in6_out(0)
    );
\WR_ADDR_GRAY[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_1_in7_in,
      I1 => p_2_in9_in,
      O => p_0_in6_out(1)
    );
\WR_ADDR_GRAY[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_2_in9_in,
      I1 => p_3_in11_in,
      O => p_0_in6_out(2)
    );
\WR_ADDR_GRAY[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_3_in11_in,
      I1 => p_4_in13_in,
      O => p_0_in6_out(3)
    );
\WR_ADDR_GRAY[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_4_in13_in,
      I1 => p_5_in15_in,
      O => p_0_in6_out(4)
    );
\WR_ADDR_GRAY[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_5_in15_in,
      I1 => p_0_in6_out(6),
      O => p_0_in6_out(5)
    );
\WR_ADDR_GRAY_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(0),
      Q => \n_0_WR_ADDR_GRAY_reg[0]\,
      S => SR(0)
    );
\WR_ADDR_GRAY_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(1),
      Q => \n_0_WR_ADDR_GRAY_reg[1]\,
      R => SR(0)
    );
\WR_ADDR_GRAY_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(2),
      Q => \n_0_WR_ADDR_GRAY_reg[2]\,
      R => SR(0)
    );
\WR_ADDR_GRAY_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(3),
      Q => \n_0_WR_ADDR_GRAY_reg[3]\,
      R => SR(0)
    );
\WR_ADDR_GRAY_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(4),
      Q => \n_0_WR_ADDR_GRAY_reg[4]\,
      R => SR(0)
    );
\WR_ADDR_GRAY_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(5),
      Q => \n_0_WR_ADDR_GRAY_reg[5]\,
      S => SR(0)
    );
\WR_ADDR_GRAY_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(6),
      Q => DATA_IN,
      S => SR(0)
    );
\WR_ADDR_PLUS1_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \n_0_WR_ADDR_PLUS2_reg[0]\,
      Q => WR_ADDR_PLUS1(0),
      S => SR(0)
    );
\WR_ADDR_PLUS1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => p_1_in7_in,
      Q => WR_ADDR_PLUS1(1),
      R => SR(0)
    );
\WR_ADDR_PLUS1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => p_2_in9_in,
      Q => WR_ADDR_PLUS1(2),
      R => SR(0)
    );
\WR_ADDR_PLUS1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => p_3_in11_in,
      Q => WR_ADDR_PLUS1(3),
      R => SR(0)
    );
\WR_ADDR_PLUS1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => p_4_in13_in,
      Q => WR_ADDR_PLUS1(4),
      R => SR(0)
    );
\WR_ADDR_PLUS1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => p_5_in15_in,
      Q => WR_ADDR_PLUS1(5),
      R => SR(0)
    );
\WR_ADDR_PLUS1_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => p_0_in6_out(6),
      Q => WR_ADDR_PLUS1(6),
      S => SR(0)
    );
\WR_ADDR_PLUS2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      O => \plusOp__0\(0)
    );
\WR_ADDR_PLUS2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I1 => p_1_in7_in,
      O => \plusOp__0\(1)
    );
\WR_ADDR_PLUS2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => p_2_in9_in,
      I1 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I2 => p_1_in7_in,
      O => \plusOp__0\(2)
    );
\WR_ADDR_PLUS2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => p_3_in11_in,
      I1 => p_1_in7_in,
      I2 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I3 => p_2_in9_in,
      O => \plusOp__0\(3)
    );
\WR_ADDR_PLUS2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => p_2_in9_in,
      I1 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I2 => p_1_in7_in,
      I3 => p_3_in11_in,
      I4 => p_4_in13_in,
      O => \plusOp__0\(4)
    );
\WR_ADDR_PLUS2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => p_5_in15_in,
      I1 => p_2_in9_in,
      I2 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I3 => p_1_in7_in,
      I4 => p_3_in11_in,
      I5 => p_4_in13_in,
      O => \plusOp__0\(5)
    );
\WR_ADDR_PLUS2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => p_0_in6_out(6),
      I1 => \n_0_WR_ADDR_PLUS2[6]_i_2\,
      I2 => p_5_in15_in,
      O => \plusOp__0\(6)
    );
\WR_ADDR_PLUS2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_4_in13_in,
      I1 => p_3_in11_in,
      I2 => p_1_in7_in,
      I3 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I4 => p_2_in9_in,
      O => \n_0_WR_ADDR_PLUS2[6]_i_2\
    );
\WR_ADDR_PLUS2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(0),
      Q => \n_0_WR_ADDR_PLUS2_reg[0]\,
      R => SR(0)
    );
\WR_ADDR_PLUS2_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(1),
      Q => p_1_in7_in,
      S => SR(0)
    );
\WR_ADDR_PLUS2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(2),
      Q => p_2_in9_in,
      R => SR(0)
    );
\WR_ADDR_PLUS2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(3),
      Q => p_3_in11_in,
      R => SR(0)
    );
\WR_ADDR_PLUS2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(4),
      Q => p_4_in13_in,
      R => SR(0)
    );
\WR_ADDR_PLUS2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(5),
      Q => p_5_in15_in,
      R => SR(0)
    );
\WR_ADDR_PLUS2_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(6),
      Q => p_0_in6_out(6),
      S => SR(0)
    );
\WR_ADDR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(0),
      Q => \n_0_WR_ADDR_reg[0]\,
      R => SR(0)
    );
\WR_ADDR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(1),
      Q => \n_0_WR_ADDR_reg[1]\,
      R => SR(0)
    );
\WR_ADDR_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(2),
      Q => \n_0_WR_ADDR_reg[2]\,
      R => SR(0)
    );
\WR_ADDR_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(3),
      Q => \n_0_WR_ADDR_reg[3]\,
      R => SR(0)
    );
\WR_ADDR_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(4),
      Q => \n_0_WR_ADDR_reg[4]\,
      R => SR(0)
    );
\WR_ADDR_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(5),
      Q => \n_0_WR_ADDR_reg[5]\,
      R => SR(0)
    );
\WR_ADDR_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(6),
      Q => \n_0_WR_ADDR_reg[6]\,
      S => SR(0)
    );
\WR_DATA_REG1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I6(0),
      Q => \n_0_WR_DATA_REG1_reg[0]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I4(0),
      Q => WR_DATA_REG1(10),
      R => SR(0)
    );
\WR_DATA_REG1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I3(0),
      Q => p_0_in9_in,
      R => SR(0)
    );
\WR_DATA_REG1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => Q(0),
      Q => WR_DATA_REG1(12),
      R => SR(0)
    );
\WR_DATA_REG1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I6(1),
      Q => \n_0_WR_DATA_REG1_reg[1]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I6(2),
      Q => \n_0_WR_DATA_REG1_reg[2]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I6(3),
      Q => \n_0_WR_DATA_REG1_reg[3]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I6(4),
      Q => \n_0_WR_DATA_REG1_reg[4]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I6(5),
      Q => \n_0_WR_DATA_REG1_reg[5]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I6(6),
      Q => \n_0_WR_DATA_REG1_reg[6]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I6(7),
      Q => \n_0_WR_DATA_REG1_reg[7]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I5(0),
      Q => WR_DATA_REG1(9),
      R => SR(0)
    );
\WR_DATA_REG2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[0]\,
      Q => WR_DATA_REG2(0),
      R => SR(0)
    );
\WR_DATA_REG2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_DATA_REG1(10),
      Q => WR_DATA_REG2(10),
      R => SR(0)
    );
\WR_DATA_REG2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in9_in,
      Q => WR_DATA_REG2(11),
      R => SR(0)
    );
\WR_DATA_REG2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_DATA_REG1(12),
      Q => WR_DATA_REG2(12),
      R => SR(0)
    );
\WR_DATA_REG2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[1]\,
      Q => WR_DATA_REG2(1),
      R => SR(0)
    );
\WR_DATA_REG2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[2]\,
      Q => WR_DATA_REG2(2),
      R => SR(0)
    );
\WR_DATA_REG2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[3]\,
      Q => WR_DATA_REG2(3),
      R => SR(0)
    );
\WR_DATA_REG2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[4]\,
      Q => WR_DATA_REG2(4),
      R => SR(0)
    );
\WR_DATA_REG2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[5]\,
      Q => WR_DATA_REG2(5),
      R => SR(0)
    );
\WR_DATA_REG2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[6]\,
      Q => WR_DATA_REG2(6),
      R => SR(0)
    );
\WR_DATA_REG2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[7]\,
      Q => WR_DATA_REG2(7),
      R => SR(0)
    );
\WR_DATA_REG2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_DATA_REG1(9),
      Q => WR_DATA_REG2(9),
      R => SR(0)
    );
\WR_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[0]\,
      Q => \n_0_WR_DATA_reg[0]\,
      R => SR(0)
    );
\WR_DATA_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(10),
      Q => \n_0_WR_DATA_reg[10]\,
      R => SR(0)
    );
\WR_DATA_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => p_0_in9_in,
      Q => \n_0_WR_DATA_reg[11]\,
      R => SR(0)
    );
\WR_DATA_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(12),
      Q => \n_0_WR_DATA_reg[12]\,
      R => SR(0)
    );
\WR_DATA_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => n_0_REMOVE_IDLE_reg,
      Q => \n_0_WR_DATA_reg[13]\,
      R => SR(0)
    );
\WR_DATA_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(0),
      Q => \n_0_WR_DATA_reg[16]\,
      R => SR(0)
    );
\WR_DATA_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(1),
      Q => \n_0_WR_DATA_reg[17]\,
      R => SR(0)
    );
\WR_DATA_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(2),
      Q => \n_0_WR_DATA_reg[18]\,
      R => SR(0)
    );
\WR_DATA_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(3),
      Q => \n_0_WR_DATA_reg[19]\,
      R => SR(0)
    );
\WR_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[1]\,
      Q => \n_0_WR_DATA_reg[1]\,
      R => SR(0)
    );
\WR_DATA_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(4),
      Q => \n_0_WR_DATA_reg[20]\,
      R => SR(0)
    );
\WR_DATA_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(5),
      Q => \n_0_WR_DATA_reg[21]\,
      R => SR(0)
    );
\WR_DATA_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(6),
      Q => \n_0_WR_DATA_reg[22]\,
      R => SR(0)
    );
\WR_DATA_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(7),
      Q => \n_0_WR_DATA_reg[23]\,
      R => SR(0)
    );
\WR_DATA_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(9),
      Q => \n_0_WR_DATA_reg[25]\,
      R => SR(0)
    );
\WR_DATA_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(10),
      Q => \n_0_WR_DATA_reg[26]\,
      R => SR(0)
    );
\WR_DATA_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(11),
      Q => \n_0_WR_DATA_reg[27]\,
      R => SR(0)
    );
\WR_DATA_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(12),
      Q => \n_0_WR_DATA_reg[28]\,
      R => SR(0)
    );
\WR_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[2]\,
      Q => \n_0_WR_DATA_reg[2]\,
      R => SR(0)
    );
\WR_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[3]\,
      Q => \n_0_WR_DATA_reg[3]\,
      R => SR(0)
    );
\WR_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[4]\,
      Q => \n_0_WR_DATA_reg[4]\,
      R => SR(0)
    );
\WR_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[5]\,
      Q => \n_0_WR_DATA_reg[5]\,
      R => SR(0)
    );
\WR_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[6]\,
      Q => \n_0_WR_DATA_reg[6]\,
      R => SR(0)
    );
\WR_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[7]\,
      Q => \n_0_WR_DATA_reg[7]\,
      R => SR(0)
    );
\WR_DATA_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(9),
      Q => \n_0_WR_DATA_reg[9]\,
      R => SR(0)
    );
WR_ENABLE_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
    port map (
      I0 => n_0_WR_ENABLE_i_2,
      I1 => I1_DETECTED_WR,
      I2 => WR_TOGGLE,
      I3 => SR(0),
      O => WR_ENABLE0
    );
WR_ENABLE_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => n_0_WR_ENABLE_i_3,
      I1 => WR_TOGGLE,
      I2 => WR_OCCUPANCY(6),
      I3 => n_0_REMOVE_IDLE_reg,
      I4 => I1_DETECTED_WR_REG,
      O => n_0_WR_ENABLE_i_2
    );
WR_ENABLE_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => WR_OCCUPANCY(4),
      I1 => WR_OCCUPANCY(1),
      I2 => WR_OCCUPANCY(3),
      I3 => WR_OCCUPANCY(5),
      I4 => WR_OCCUPANCY(2),
      O => n_0_WR_ENABLE_i_3
    );
WR_ENABLE_reg: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_ENABLE0,
      Q => WR_ENABLE,
      R => \<const0>\
    );
\WR_OCCUPANCY[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => \n_0_WR_ADDR_reg[3]\,
      I1 => p_1_in21_in,
      I2 => p_2_in24_in,
      I3 => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\,
      I4 => p_0_in,
      O => \n_0_WR_OCCUPANCY[3]_i_2\
    );
\WR_OCCUPANCY[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\,
      I1 => p_0_in,
      I2 => p_1_in21_in,
      I3 => p_2_in24_in,
      I4 => \n_0_WR_ADDR_reg[2]\,
      I5 => p_3_in27_in,
      O => \n_0_WR_OCCUPANCY[3]_i_3\
    );
\WR_OCCUPANCY[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => \n_0_WR_ADDR_reg[1]\,
      I1 => p_2_in24_in,
      I2 => p_1_in21_in,
      I3 => \n_0_WR_OCCUPANCY[3]_i_6\,
      I4 => p_3_in27_in,
      I5 => p_4_in30_in,
      O => \n_0_WR_OCCUPANCY[3]_i_4\
    );
\WR_OCCUPANCY[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\,
      I1 => p_4_in30_in,
      I2 => p_3_in27_in,
      I3 => \n_0_WR_OCCUPANCY[3]_i_7\,
      I4 => \n_0_WR_ADDR_reg[0]\,
      O => \n_0_WR_OCCUPANCY[3]_i_5\
    );
\WR_OCCUPANCY[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\,
      I1 => p_0_in,
      O => \n_0_WR_OCCUPANCY[3]_i_6\
    );
\WR_OCCUPANCY[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => p_0_in,
      I1 => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\,
      I2 => p_2_in24_in,
      I3 => p_1_in21_in,
      O => \n_0_WR_OCCUPANCY[3]_i_7\
    );
\WR_OCCUPANCY[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_WR_ADDR_reg[6]\,
      I1 => p_0_in,
      O => \n_0_WR_OCCUPANCY[6]_i_2\
    );
\WR_OCCUPANCY[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \n_0_WR_ADDR_reg[5]\,
      I1 => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\,
      I2 => p_0_in,
      O => \n_0_WR_OCCUPANCY[6]_i_3\
    );
\WR_OCCUPANCY[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => p_0_in,
      I1 => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\,
      I2 => \n_0_WR_ADDR_reg[4]\,
      I3 => p_1_in21_in,
      O => \n_0_WR_OCCUPANCY[6]_i_4\
    );
\WR_OCCUPANCY_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_OCCUPANCY00_out(1),
      Q => WR_OCCUPANCY(1),
      R => SR(0)
    );
\WR_OCCUPANCY_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_OCCUPANCY00_out(2),
      Q => WR_OCCUPANCY(2),
      R => SR(0)
    );
\WR_OCCUPANCY_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_OCCUPANCY00_out(3),
      Q => WR_OCCUPANCY(3),
      R => SR(0)
    );
\WR_OCCUPANCY_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_WR_OCCUPANCY_reg[3]_i_1\,
      CO(2) => \n_1_WR_OCCUPANCY_reg[3]_i_1\,
      CO(1) => \n_2_WR_OCCUPANCY_reg[3]_i_1\,
      CO(0) => \n_3_WR_OCCUPANCY_reg[3]_i_1\,
      CYINIT => \<const1>\,
      DI(3) => \n_0_WR_ADDR_reg[3]\,
      DI(2) => \n_0_WR_ADDR_reg[2]\,
      DI(1) => \n_0_WR_ADDR_reg[1]\,
      DI(0) => \n_0_WR_ADDR_reg[0]\,
      O(3 downto 1) => WR_OCCUPANCY00_out(3 downto 1),
      O(0) => \NLW_WR_OCCUPANCY_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \n_0_WR_OCCUPANCY[3]_i_2\,
      S(2) => \n_0_WR_OCCUPANCY[3]_i_3\,
      S(1) => \n_0_WR_OCCUPANCY[3]_i_4\,
      S(0) => \n_0_WR_OCCUPANCY[3]_i_5\
    );
\WR_OCCUPANCY_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_OCCUPANCY00_out(4),
      Q => WR_OCCUPANCY(4),
      R => SR(0)
    );
\WR_OCCUPANCY_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_OCCUPANCY00_out(5),
      Q => WR_OCCUPANCY(5),
      R => SR(0)
    );
\WR_OCCUPANCY_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_OCCUPANCY00_out(6),
      Q => WR_OCCUPANCY(6),
      S => SR(0)
    );
\WR_OCCUPANCY_reg[6]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_WR_OCCUPANCY_reg[3]_i_1\,
      CO(3 downto 2) => \NLW_WR_OCCUPANCY_reg[6]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_WR_OCCUPANCY_reg[6]_i_1\,
      CO(0) => \n_3_WR_OCCUPANCY_reg[6]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \n_0_WR_ADDR_reg[5]\,
      DI(0) => \n_0_WR_ADDR_reg[4]\,
      O(3) => \NLW_WR_OCCUPANCY_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => WR_OCCUPANCY00_out(6 downto 4),
      S(3) => \<const0>\,
      S(2) => \n_0_WR_OCCUPANCY[6]_i_2\,
      S(1) => \n_0_WR_OCCUPANCY[6]_i_3\,
      S(0) => \n_0_WR_OCCUPANCY[6]_i_4\
    );
WR_TOGGLE_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => WR_TOGGLE,
      O => n_0_WR_TOGGLE_i_1
    );
WR_TOGGLE_reg: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => n_0_WR_TOGGLE_i_1,
      Q => WR_TOGGLE,
      S => SR(0)
    );
insert_idle_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => INSERT_IDLE,
      Q => \^insert_idle_reg\,
      R => I1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiQSGMII_RX_ELASTIC_BUFFER_18 is
  port (
    RXCHARISCOMMA_USR : out STD_LOGIC;
    RXCHARISK_USR : out STD_LOGIC;
    RXDISPERR_USR : out STD_LOGIC;
    RXNOTINTABLE_USR : out STD_LOGIC;
    I9 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    RXDATA_USR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O1 : out STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    MGT_RX_RESET3_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmiiQSGMII_RX_ELASTIC_BUFFER_18 : entity is "QSGMII_RX_ELASTIC_BUFFER";
end quadsgmiiQSGMII_RX_ELASTIC_BUFFER_18;

architecture STRUCTURE of quadsgmiiQSGMII_RX_ELASTIC_BUFFER_18 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal D5P6_WR_REG : STD_LOGIC;
  signal DATA_IN : STD_LOGIC;
  signal DATA_OUT : STD_LOGIC;
  signal DATA_OUT0_out : STD_LOGIC;
  signal DATA_OUT1_out : STD_LOGIC;
  signal DATA_OUT2_out : STD_LOGIC;
  signal DATA_OUT3_out : STD_LOGIC;
  signal DATA_OUT4_out : STD_LOGIC;
  signal DATA_OUT5_out : STD_LOGIC;
  signal EVEN : STD_LOGIC;
  signal \GEN_FIFO[28].RD_DATA_reg\ : STD_LOGIC;
  signal I1_DETECTED_WR : STD_LOGIC;
  signal I1_DETECTED_WR_REG : STD_LOGIC;
  signal \^i9\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal INSERT_IDLE : STD_LOGIC;
  signal K28P5_WR_REG : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal RD_ADDR_GRAY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_ADDR_PLUS1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_ENABLE : STD_LOGIC;
  signal RD_ENABLE0 : STD_LOGIC;
  signal RD_OCCUPANCY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_OCCUPANCY01_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal WR_ADDR_PLUS1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal WR_DATA_REG1 : STD_LOGIC_VECTOR ( 12 downto 9 );
  signal WR_DATA_REG2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal WR_ENABLE : STD_LOGIC;
  signal WR_ENABLE0 : STD_LOGIC;
  signal WR_OCCUPANCY : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal WR_OCCUPANCY00_out : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal WR_TOGGLE : STD_LOGIC;
  signal \^insert_idle_reg\ : STD_LOGIC;
  signal \n_0_D5P6_WR_REG_i_2__0\ : STD_LOGIC;
  signal \n_0_EVEN_i_1__0\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[0].RD_DATA_reg[0]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[10].RD_DATA_reg[10]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[11].RD_DATA_reg[11]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[12].RD_DATA_reg[12]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[13].RD_DATA_reg[13]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[1].RD_DATA_reg[1]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[25].RD_DATA_reg[25]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[26].RD_DATA_reg[26]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[27].RD_DATA_reg[27]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[2].RD_DATA_reg[2]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[3].RD_DATA_reg[3]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[4].RD_DATA_reg[4]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[5].RD_DATA_reg[5]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[6].RD_DATA_reg[6]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[7].RD_DATA_reg[7]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[9].RD_DATA_reg[9]\ : STD_LOGIC;
  signal \n_0_I1_DETECTED_WR_REG_i_2__0\ : STD_LOGIC;
  signal \n_0_INSERT_IDLE_i_1__1\ : STD_LOGIC;
  signal \n_0_K28P5_WR_REG_i_2__0\ : STD_LOGIC;
  signal \n_0_RD_ADDR_GRAY[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_RD_ADDR_GRAY[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_RD_ADDR_GRAY[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_RD_ADDR_GRAY[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_RD_ADDR_GRAY[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_RD_ADDR_PLUS2[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_RD_ADDR_PLUS2_reg[0]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_PLUS2_reg[1]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_PLUS2_reg[2]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_PLUS2_reg[6]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[0]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[1]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[2]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[3]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[4]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[5]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[6]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[0]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[10]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[11]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[12]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[13]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[16]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[17]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[18]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[19]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[1]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[20]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[21]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[22]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[23]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[25]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[26]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[27]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[28]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[2]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[3]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[4]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[5]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[6]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[7]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[9]\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_10__0\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_1__0\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_3__0\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_4__0\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_5__0\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_6__0\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_7__0\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_8__0\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_9__0\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_10__0\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_5__0\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_6__0\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_7__0\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_8__0\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_9__0\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[6]_i_3__0\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[6]_i_4__0\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[6]_i_5__0\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[6]_i_6__0\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\ : STD_LOGIC;
  signal \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\ : STD_LOGIC;
  signal \n_0_REMOVE_IDLE_i_1__0\ : STD_LOGIC;
  signal n_0_REMOVE_IDLE_reg : STD_LOGIC;
  signal \n_0_RXBUFERR_i_1__0\ : STD_LOGIC;
  signal \n_0_RXBUFERR_i_2__0\ : STD_LOGIC;
  signal \n_0_RXCHARISCOMMA_USR_i_1__0\ : STD_LOGIC;
  signal \n_0_RXCHARISK_USR_i_1__0\ : STD_LOGIC;
  signal \n_0_RXCLKCORCNT[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_RXCLKCORCNT[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_RXCLKCORCNT[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_RXDISPERR_USR_i_1__0\ : STD_LOGIC;
  signal \n_0_RXNOTINTABLE_USR_i_1__0\ : STD_LOGIC;
  signal \n_0_WR_ADDR_GRAY_reg[0]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_GRAY_reg[1]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_GRAY_reg[2]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_GRAY_reg[3]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_GRAY_reg[4]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_GRAY_reg[5]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_PLUS2[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_WR_ADDR_PLUS2_reg[0]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[0]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[1]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[2]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[3]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[4]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[5]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[6]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[0]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[1]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[2]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[3]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[4]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[5]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[6]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[7]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[0]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[10]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[11]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[12]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[13]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[16]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[17]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[18]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[19]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[1]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[20]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[21]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[22]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[23]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[25]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[26]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[27]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[28]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[2]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[3]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[4]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[5]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[6]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[7]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[9]\ : STD_LOGIC;
  signal \n_0_WR_ENABLE_i_2__0\ : STD_LOGIC;
  signal \n_0_WR_ENABLE_i_3__0\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[3]_i_5__0\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[3]_i_6__0\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[3]_i_7__0\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[6]_i_3__0\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[6]_i_4__0\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_WR_TOGGLE_i_1__0\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[0].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[10].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[11].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[12].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[13].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[16].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[17].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[18].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[19].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[1].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[20].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[21].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[22].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[23].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[25].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[26].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[27].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[28].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[2].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[3].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[4].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[5].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[6].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[7].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[9].DIST_RAM\ : STD_LOGIC;
  signal \n_1_RD_OCCUPANCY_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_1_WR_OCCUPANCY_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_2_RD_OCCUPANCY_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_2_RD_OCCUPANCY_reg[6]_i_1__0\ : STD_LOGIC;
  signal \n_2_WR_OCCUPANCY_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_2_WR_OCCUPANCY_reg[6]_i_1__0\ : STD_LOGIC;
  signal \n_3_RD_OCCUPANCY_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_3_RD_OCCUPANCY_reg[6]_i_1__0\ : STD_LOGIC;
  signal \n_3_WR_OCCUPANCY_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_3_WR_OCCUPANCY_reg[6]_i_1__0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in6_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in9_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_1_in21_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in24_in : STD_LOGIC;
  signal p_2_in9_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in11_in : STD_LOGIC;
  signal p_3_in27_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in13_in : STD_LOGIC;
  signal p_4_in30_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_5_in15_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_GEN_FIFO[0].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[10].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[11].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[12].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[13].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[16].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[17].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[18].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[19].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[1].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[20].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[21].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[22].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[23].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[25].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[26].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[27].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[28].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[2].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[3].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[4].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[5].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[6].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[7].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[9].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RD_OCCUPANCY_reg[3]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RD_OCCUPANCY_reg[6]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RD_OCCUPANCY_reg[6]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_WR_OCCUPANCY_reg[3]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_WR_OCCUPANCY_reg[6]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_WR_OCCUPANCY_reg[6]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \GEN_FIFO[0].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[10].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[11].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[12].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[13].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[16].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[17].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[18].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[19].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[1].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[20].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[21].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[22].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[23].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[25].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[26].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[27].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[28].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[2].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[3].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[4].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[5].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[6].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[7].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[9].DIST_RAM\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \I1_DETECTED_WR_REG_i_2__0\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \INSERT_IDLE_i_1__1\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \K28P5_WR_REG_i_1__0\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[0]_i_1__0\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[1]_i_1__0\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[2]_i_1__0\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[3]_i_1__0\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[4]_i_1__0\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[5]_i_1__0\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[2]_i_1__0\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[3]_i_1__0\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[4]_i_1__0\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[6]_i_2__0\ : label is "soft_lutpair581";
  attribute counter : integer;
  attribute counter of \RD_ADDR_PLUS2_reg[0]\ : label is 31;
  attribute counter of \RD_ADDR_PLUS2_reg[1]\ : label is 31;
  attribute counter of \RD_ADDR_PLUS2_reg[2]\ : label is 31;
  attribute counter of \RD_ADDR_PLUS2_reg[3]\ : label is 31;
  attribute counter of \RD_ADDR_PLUS2_reg[4]\ : label is 31;
  attribute counter of \RD_ADDR_PLUS2_reg[5]\ : label is 31;
  attribute counter of \RD_ADDR_PLUS2_reg[6]\ : label is 31;
  attribute SOFT_HLUTNM of \RD_ENABLE_i_10__0\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \RD_ENABLE_i_1__0\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \RD_ENABLE_i_8__0\ : label is "soft_lutpair582";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE : string;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[2].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[2].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[6].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[6].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[0].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[0].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[2].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[2].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute SOFT_HLUTNM of \REMOVE_IDLE_i_1__0\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \RXCHARISCOMMA_USR_i_1__0\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \RXCHARISK_USR_i_1__0\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \RXCLKCORCNT[1]_i_1__0\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \RXCLKCORCNT[2]_i_1__0\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \RXDATA_USR[0]_i_1__0\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \RXDATA_USR[1]_i_1__0\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \RXDATA_USR[2]_i_1__0\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \RXDATA_USR[3]_i_1__0\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \RXDATA_USR[4]_i_1__0\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \RXDATA_USR[5]_i_1__0\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \RXDATA_USR[6]_i_1__0\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \RXDATA_USR[7]_i_1__0\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \RXDISPERR_USR_i_1__0\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \RXNOTINTABLE_USR_i_1__0\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[2]_i_1__0\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[3]_i_1__0\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[2]_i_1__0\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[3]_i_1__0\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[4]_i_1__0\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[6]_i_2__0\ : label is "soft_lutpair580";
  attribute counter of \WR_ADDR_PLUS2_reg[0]\ : label is 32;
  attribute counter of \WR_ADDR_PLUS2_reg[1]\ : label is 32;
  attribute counter of \WR_ADDR_PLUS2_reg[2]\ : label is 32;
  attribute counter of \WR_ADDR_PLUS2_reg[3]\ : label is 32;
  attribute counter of \WR_ADDR_PLUS2_reg[4]\ : label is 32;
  attribute counter of \WR_ADDR_PLUS2_reg[5]\ : label is 32;
  attribute counter of \WR_ADDR_PLUS2_reg[6]\ : label is 32;
  attribute SOFT_HLUTNM of \WR_ENABLE_i_1__0\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \WR_ENABLE_i_2__0\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \WR_OCCUPANCY[3]_i_6__0\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \WR_OCCUPANCY[3]_i_7__0\ : label is "soft_lutpair589";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \WR_TOGGLE_i_1__0\ : label is true;
  attribute SOFT_HLUTNM of \WR_TOGGLE_i_1__0\ : label is "soft_lutpair584";
begin
  I9(2 downto 0) <= \^i9\(2 downto 0);
  O1 <= \^o1\;
\D5P6_WR_REG_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000020"
    )
    port map (
      I0 => \n_0_D5P6_WR_REG_i_2__0\,
      I1 => \n_0_WR_DATA_REG1_reg[7]\,
      I2 => \n_0_WR_DATA_REG1_reg[4]\,
      I3 => \n_0_WR_DATA_REG1_reg[2]\,
      I4 => \n_0_WR_DATA_REG1_reg[0]\,
      O => p_11_in
    );
\D5P6_WR_REG_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_WR_DATA_REG1_reg[6]\,
      I1 => \n_0_WR_DATA_REG1_reg[3]\,
      I2 => \n_0_WR_DATA_REG1_reg[1]\,
      I3 => \n_0_WR_DATA_REG1_reg[5]\,
      I4 => p_0_in9_in,
      O => \n_0_D5P6_WR_REG_i_2__0\
    );
D5P6_WR_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_11_in,
      Q => D5P6_WR_REG,
      R => SR(0)
    );
\EVEN_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => EVEN,
      O => \n_0_EVEN_i_1__0\
    );
EVEN_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_EVEN_i_1__0\,
      Q => EVEN,
      S => SS(0)
    );
\GEN_FIFO[0].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[0]\,
      DPO => \n_1_GEN_FIFO[0].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[0].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[0].RD_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[0].DIST_RAM\,
      Q => \n_0_GEN_FIFO[0].RD_DATA_reg[0]\,
      R => SS(0)
    );
\GEN_FIFO[10].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[10]\,
      DPO => \n_1_GEN_FIFO[10].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[10].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[10].RD_DATA_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[10].DIST_RAM\,
      Q => \n_0_GEN_FIFO[10].RD_DATA_reg[10]\,
      R => SS(0)
    );
\GEN_FIFO[11].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[11]\,
      DPO => \n_1_GEN_FIFO[11].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[11].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[11].RD_DATA_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[11].DIST_RAM\,
      Q => \n_0_GEN_FIFO[11].RD_DATA_reg[11]\,
      R => SS(0)
    );
\GEN_FIFO[12].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[12]\,
      DPO => \n_1_GEN_FIFO[12].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[12].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[12].RD_DATA_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[12].DIST_RAM\,
      Q => \n_0_GEN_FIFO[12].RD_DATA_reg[12]\,
      R => SS(0)
    );
\GEN_FIFO[13].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[13]\,
      DPO => \n_1_GEN_FIFO[13].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[13].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[13].RD_DATA_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[13].DIST_RAM\,
      Q => \n_0_GEN_FIFO[13].RD_DATA_reg[13]\,
      R => SS(0)
    );
\GEN_FIFO[16].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[16]\,
      DPO => \n_1_GEN_FIFO[16].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[16].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[16].RD_DATA_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[16].DIST_RAM\,
      Q => p_2_in(0),
      R => SS(0)
    );
\GEN_FIFO[17].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[17]\,
      DPO => \n_1_GEN_FIFO[17].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[17].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[17].RD_DATA_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[17].DIST_RAM\,
      Q => p_2_in(1),
      R => SS(0)
    );
\GEN_FIFO[18].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[18]\,
      DPO => \n_1_GEN_FIFO[18].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[18].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[18].RD_DATA_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[18].DIST_RAM\,
      Q => p_2_in(2),
      R => SS(0)
    );
\GEN_FIFO[19].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[19]\,
      DPO => \n_1_GEN_FIFO[19].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[19].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[19].RD_DATA_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[19].DIST_RAM\,
      Q => p_2_in(3),
      R => SS(0)
    );
\GEN_FIFO[1].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[1]\,
      DPO => \n_1_GEN_FIFO[1].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[1].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[1].RD_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[1].DIST_RAM\,
      Q => \n_0_GEN_FIFO[1].RD_DATA_reg[1]\,
      R => SS(0)
    );
\GEN_FIFO[20].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[20]\,
      DPO => \n_1_GEN_FIFO[20].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[20].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[20].RD_DATA_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[20].DIST_RAM\,
      Q => p_2_in(4),
      R => SS(0)
    );
\GEN_FIFO[21].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[21]\,
      DPO => \n_1_GEN_FIFO[21].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[21].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[21].RD_DATA_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[21].DIST_RAM\,
      Q => p_2_in(5),
      R => SS(0)
    );
\GEN_FIFO[22].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[22]\,
      DPO => \n_1_GEN_FIFO[22].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[22].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[22].RD_DATA_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[22].DIST_RAM\,
      Q => p_2_in(6),
      R => SS(0)
    );
\GEN_FIFO[23].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[23]\,
      DPO => \n_1_GEN_FIFO[23].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[23].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[23].RD_DATA_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[23].DIST_RAM\,
      Q => p_2_in(7),
      R => SS(0)
    );
\GEN_FIFO[25].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[25]\,
      DPO => \n_1_GEN_FIFO[25].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[25].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[25].RD_DATA_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[25].DIST_RAM\,
      Q => \n_0_GEN_FIFO[25].RD_DATA_reg[25]\,
      R => SS(0)
    );
\GEN_FIFO[26].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[26]\,
      DPO => \n_1_GEN_FIFO[26].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[26].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[26].RD_DATA_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[26].DIST_RAM\,
      Q => \n_0_GEN_FIFO[26].RD_DATA_reg[26]\,
      R => SS(0)
    );
\GEN_FIFO[27].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[27]\,
      DPO => \n_1_GEN_FIFO[27].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[27].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[27].RD_DATA_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[27].DIST_RAM\,
      Q => \n_0_GEN_FIFO[27].RD_DATA_reg[27]\,
      R => SS(0)
    );
\GEN_FIFO[28].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[28]\,
      DPO => \n_1_GEN_FIFO[28].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[28].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[28].RD_DATA_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[28].DIST_RAM\,
      Q => \GEN_FIFO[28].RD_DATA_reg\,
      R => SS(0)
    );
\GEN_FIFO[2].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[2]\,
      DPO => \n_1_GEN_FIFO[2].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[2].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[2].RD_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[2].DIST_RAM\,
      Q => \n_0_GEN_FIFO[2].RD_DATA_reg[2]\,
      R => SS(0)
    );
\GEN_FIFO[3].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[3]\,
      DPO => \n_1_GEN_FIFO[3].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[3].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[3].RD_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[3].DIST_RAM\,
      Q => \n_0_GEN_FIFO[3].RD_DATA_reg[3]\,
      R => SS(0)
    );
\GEN_FIFO[4].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[4]\,
      DPO => \n_1_GEN_FIFO[4].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[4].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[4].RD_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[4].DIST_RAM\,
      Q => \n_0_GEN_FIFO[4].RD_DATA_reg[4]\,
      R => SS(0)
    );
\GEN_FIFO[5].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[5]\,
      DPO => \n_1_GEN_FIFO[5].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[5].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[5].RD_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[5].DIST_RAM\,
      Q => \n_0_GEN_FIFO[5].RD_DATA_reg[5]\,
      R => SS(0)
    );
\GEN_FIFO[6].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[6]\,
      DPO => \n_1_GEN_FIFO[6].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[6].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[6].RD_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[6].DIST_RAM\,
      Q => \n_0_GEN_FIFO[6].RD_DATA_reg[6]\,
      R => SS(0)
    );
\GEN_FIFO[7].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[7]\,
      DPO => \n_1_GEN_FIFO[7].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[7].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[7].RD_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[7].DIST_RAM\,
      Q => \n_0_GEN_FIFO[7].RD_DATA_reg[7]\,
      R => SS(0)
    );
\GEN_FIFO[9].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[9]\,
      DPO => \n_1_GEN_FIFO[9].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[9].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[9].RD_DATA_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[9].DIST_RAM\,
      Q => \n_0_GEN_FIFO[9].RD_DATA_reg[9]\,
      R => SS(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\I1_DETECTED_WR_REG_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => \n_0_I1_DETECTED_WR_REG_i_2__0\,
      I1 => D5P6_WR_REG,
      I2 => p_11_in,
      I3 => K28P5_WR_REG,
      O => I1_DETECTED_WR
    );
\I1_DETECTED_WR_REG_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
    port map (
      I0 => \n_0_WR_DATA_REG1_reg[6]\,
      I1 => \n_0_WR_DATA_REG1_reg[5]\,
      I2 => \n_0_WR_DATA_REG1_reg[1]\,
      I3 => \n_0_K28P5_WR_REG_i_2__0\,
      O => \n_0_I1_DETECTED_WR_REG_i_2__0\
    );
I1_DETECTED_WR_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => I1_DETECTED_WR,
      Q => I1_DETECTED_WR_REG,
      R => SR(0)
    );
\INSERT_IDLE_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => EVEN,
      I1 => RD_ENABLE0,
      I2 => I1,
      I3 => MGT_RX_RESET3_in,
      O => \n_0_INSERT_IDLE_i_1__1\
    );
INSERT_IDLE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_INSERT_IDLE_i_1__1\,
      Q => INSERT_IDLE,
      R => \<const0>\
    );
\K28P5_WR_REG_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_K28P5_WR_REG_i_2__0\,
      I1 => \n_0_WR_DATA_REG1_reg[1]\,
      I2 => \n_0_WR_DATA_REG1_reg[5]\,
      I3 => \n_0_WR_DATA_REG1_reg[6]\,
      O => p_12_in
    );
\K28P5_WR_REG_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
    port map (
      I0 => p_0_in9_in,
      I1 => \n_0_WR_DATA_REG1_reg[7]\,
      I2 => \n_0_WR_DATA_REG1_reg[0]\,
      I3 => \n_0_WR_DATA_REG1_reg[4]\,
      I4 => \n_0_WR_DATA_REG1_reg[3]\,
      I5 => \n_0_WR_DATA_REG1_reg[2]\,
      O => \n_0_K28P5_WR_REG_i_2__0\
    );
K28P5_WR_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_12_in,
      Q => K28P5_WR_REG,
      R => SR(0)
    );
\RD_ADDR_GRAY[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      I1 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      O => plusOp(1)
    );
\RD_ADDR_GRAY[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      I1 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      O => \n_0_RD_ADDR_GRAY[1]_i_1__0\
    );
\RD_ADDR_GRAY[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_3_in,
      I1 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      O => \n_0_RD_ADDR_GRAY[2]_i_1__0\
    );
\RD_ADDR_GRAY[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_4_in,
      I1 => p_3_in,
      O => \n_0_RD_ADDR_GRAY[3]_i_1__0\
    );
\RD_ADDR_GRAY[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_5_in,
      I1 => p_4_in,
      O => \n_0_RD_ADDR_GRAY[4]_i_1__0\
    );
\RD_ADDR_GRAY[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[6]\,
      I1 => p_5_in,
      O => \n_0_RD_ADDR_GRAY[5]_i_1__0\
    );
\RD_ADDR_GRAY_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => plusOp(1),
      Q => RD_ADDR_GRAY(0),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ADDR_GRAY[1]_i_1__0\,
      Q => RD_ADDR_GRAY(1),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ADDR_GRAY[2]_i_1__0\,
      Q => RD_ADDR_GRAY(2),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ADDR_GRAY[3]_i_1__0\,
      Q => RD_ADDR_GRAY(3),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ADDR_GRAY[4]_i_1__0\,
      Q => RD_ADDR_GRAY(4),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ADDR_GRAY[5]_i_1__0\,
      Q => RD_ADDR_GRAY(5),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ADDR_PLUS2_reg[6]\,
      Q => RD_ADDR_GRAY(6),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_RD_ADDR_PLUS2_reg[0]\,
      Q => RD_ADDR_PLUS1(0),
      S => SS(0)
    );
\RD_ADDR_PLUS1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_RD_ADDR_PLUS2_reg[1]\,
      Q => RD_ADDR_PLUS1(1),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_RD_ADDR_PLUS2_reg[2]\,
      Q => RD_ADDR_PLUS1(2),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_3_in,
      Q => RD_ADDR_PLUS1(3),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_4_in,
      Q => RD_ADDR_PLUS1(4),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_5_in,
      Q => RD_ADDR_PLUS1(5),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_RD_ADDR_PLUS2_reg[6]\,
      Q => RD_ADDR_PLUS1(6),
      R => SS(0)
    );
\RD_ADDR_PLUS2[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      O => plusOp(0)
    );
\RD_ADDR_PLUS2[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      I1 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      I2 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      O => plusOp(2)
    );
\RD_ADDR_PLUS2[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      I1 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      I2 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      I3 => p_3_in,
      O => plusOp(3)
    );
\RD_ADDR_PLUS2[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      I1 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      I2 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      I3 => p_3_in,
      I4 => p_4_in,
      O => plusOp(4)
    );
\RD_ADDR_PLUS2[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => p_3_in,
      I1 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      I2 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      I3 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      I4 => p_4_in,
      I5 => p_5_in,
      O => plusOp(5)
    );
\RD_ADDR_PLUS2[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2[6]_i_2__0\,
      I1 => p_5_in,
      I2 => \n_0_RD_ADDR_PLUS2_reg[6]\,
      O => plusOp(6)
    );
\RD_ADDR_PLUS2[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_4_in,
      I1 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      I2 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      I3 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      I4 => p_3_in,
      O => \n_0_RD_ADDR_PLUS2[6]_i_2__0\
    );
\RD_ADDR_PLUS2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(0),
      Q => \n_0_RD_ADDR_PLUS2_reg[0]\,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(1),
      Q => \n_0_RD_ADDR_PLUS2_reg[1]\,
      S => SS(0)
    );
\RD_ADDR_PLUS2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(2),
      Q => \n_0_RD_ADDR_PLUS2_reg[2]\,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(3),
      Q => p_3_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(4),
      Q => p_4_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(5),
      Q => p_5_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(6),
      Q => \n_0_RD_ADDR_PLUS2_reg[6]\,
      R => SS(0)
    );
\RD_ADDR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(0),
      Q => \n_0_RD_ADDR_reg[0]\,
      R => SS(0)
    );
\RD_ADDR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(1),
      Q => \n_0_RD_ADDR_reg[1]\,
      R => SS(0)
    );
\RD_ADDR_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(2),
      Q => \n_0_RD_ADDR_reg[2]\,
      R => SS(0)
    );
\RD_ADDR_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(3),
      Q => \n_0_RD_ADDR_reg[3]\,
      R => SS(0)
    );
\RD_ADDR_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(4),
      Q => \n_0_RD_ADDR_reg[4]\,
      R => SS(0)
    );
\RD_ADDR_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(5),
      Q => \n_0_RD_ADDR_reg[5]\,
      R => SS(0)
    );
\RD_ADDR_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(6),
      Q => \n_0_RD_ADDR_reg[6]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[0].RD_DATA_reg[0]\,
      Q => \n_0_RD_DATA_REG_reg[0]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[10].RD_DATA_reg[10]\,
      Q => \n_0_RD_DATA_REG_reg[10]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[11].RD_DATA_reg[11]\,
      Q => \n_0_RD_DATA_REG_reg[11]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[12].RD_DATA_reg[12]\,
      Q => \n_0_RD_DATA_REG_reg[12]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[13].RD_DATA_reg[13]\,
      Q => \n_0_RD_DATA_REG_reg[13]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(0),
      Q => \n_0_RD_DATA_REG_reg[16]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(1),
      Q => \n_0_RD_DATA_REG_reg[17]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(2),
      Q => \n_0_RD_DATA_REG_reg[18]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(3),
      Q => \n_0_RD_DATA_REG_reg[19]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[1].RD_DATA_reg[1]\,
      Q => \n_0_RD_DATA_REG_reg[1]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(4),
      Q => \n_0_RD_DATA_REG_reg[20]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(5),
      Q => \n_0_RD_DATA_REG_reg[21]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(6),
      Q => \n_0_RD_DATA_REG_reg[22]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(7),
      Q => \n_0_RD_DATA_REG_reg[23]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[25].RD_DATA_reg[25]\,
      Q => \n_0_RD_DATA_REG_reg[25]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[26].RD_DATA_reg[26]\,
      Q => \n_0_RD_DATA_REG_reg[26]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[27].RD_DATA_reg[27]\,
      Q => \n_0_RD_DATA_REG_reg[27]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \GEN_FIFO[28].RD_DATA_reg\,
      Q => \n_0_RD_DATA_REG_reg[28]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[2].RD_DATA_reg[2]\,
      Q => \n_0_RD_DATA_REG_reg[2]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[3].RD_DATA_reg[3]\,
      Q => \n_0_RD_DATA_REG_reg[3]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[4].RD_DATA_reg[4]\,
      Q => \n_0_RD_DATA_REG_reg[4]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[5].RD_DATA_reg[5]\,
      Q => \n_0_RD_DATA_REG_reg[5]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[6].RD_DATA_reg[6]\,
      Q => \n_0_RD_DATA_REG_reg[6]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[7].RD_DATA_reg[7]\,
      Q => \n_0_RD_DATA_REG_reg[7]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[9].RD_DATA_reg[9]\,
      Q => \n_0_RD_DATA_REG_reg[9]\,
      R => SS(0)
    );
\RD_ENABLE_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_GEN_FIFO[0].RD_DATA_reg[0]\,
      I1 => \n_0_GEN_FIFO[2].RD_DATA_reg[2]\,
      O => \n_0_RD_ENABLE_i_10__0\
    );
\RD_ENABLE_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => EVEN,
      I1 => RD_ENABLE0,
      I2 => I1,
      I3 => MGT_RX_RESET3_in,
      O => \n_0_RD_ENABLE_i_1__0\
    );
\RD_ENABLE_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202000000000000"
    )
    port map (
      I0 => \n_0_RD_ENABLE_i_3__0\,
      I1 => \n_0_RD_ENABLE_i_4__0\,
      I2 => \n_0_RD_ENABLE_i_5__0\,
      I3 => p_2_in(6),
      I4 => \n_0_RD_ENABLE_i_6__0\,
      I5 => \n_0_RD_ENABLE_i_7__0\,
      O => RD_ENABLE0
    );
\RD_ENABLE_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004208400042"
    )
    port map (
      I0 => p_2_in(4),
      I1 => p_2_in(2),
      I2 => p_2_in(0),
      I3 => p_2_in(3),
      I4 => p_2_in(5),
      I5 => p_2_in(6),
      O => \n_0_RD_ENABLE_i_3__0\
    );
\RD_ENABLE_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => RD_OCCUPANCY(4),
      I1 => RD_OCCUPANCY(5),
      I2 => RD_OCCUPANCY(2),
      I3 => RD_OCCUPANCY(1),
      I4 => RD_OCCUPANCY(0),
      I5 => RD_OCCUPANCY(3),
      O => \n_0_RD_ENABLE_i_4__0\
    );
\RD_ENABLE_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => p_2_in(5),
      I1 => p_2_in(4),
      O => \n_0_RD_ENABLE_i_5__0\
    );
\RD_ENABLE_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20080800"
    )
    port map (
      I0 => \n_0_RD_ENABLE_i_8__0\,
      I1 => \n_0_GEN_FIFO[6].RD_DATA_reg[6]\,
      I2 => \n_0_GEN_FIFO[5].RD_DATA_reg[5]\,
      I3 => \n_0_GEN_FIFO[7].RD_DATA_reg[7]\,
      I4 => \n_0_GEN_FIFO[4].RD_DATA_reg[4]\,
      O => \n_0_RD_ENABLE_i_6__0\
    );
\RD_ENABLE_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000060C0000000"
    )
    port map (
      I0 => p_2_in(4),
      I1 => p_2_in(7),
      I2 => \n_0_RD_ENABLE_i_9__0\,
      I3 => \n_0_RD_ENABLE_i_10__0\,
      I4 => \n_0_GEN_FIFO[27].RD_DATA_reg[27]\,
      I5 => p_2_in(6),
      O => \n_0_RD_ENABLE_i_7__0\
    );
\RD_ENABLE_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05008002"
    )
    port map (
      I0 => \n_0_GEN_FIFO[4].RD_DATA_reg[4]\,
      I1 => \n_0_GEN_FIFO[5].RD_DATA_reg[5]\,
      I2 => \n_0_GEN_FIFO[3].RD_DATA_reg[3]\,
      I3 => \n_0_GEN_FIFO[2].RD_DATA_reg[2]\,
      I4 => \n_0_GEN_FIFO[0].RD_DATA_reg[0]\,
      O => \n_0_RD_ENABLE_i_8__0\
    );
\RD_ENABLE_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010100"
    )
    port map (
      I0 => p_2_in(1),
      I1 => \n_0_GEN_FIFO[1].RD_DATA_reg[1]\,
      I2 => RD_OCCUPANCY(6),
      I3 => \n_0_GEN_FIFO[11].RD_DATA_reg[11]\,
      I4 => \n_0_GEN_FIFO[6].RD_DATA_reg[6]\,
      O => \n_0_RD_ENABLE_i_9__0\
    );
RD_ENABLE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ENABLE_i_1__0\,
      Q => RD_ENABLE,
      R => \<const0>\
    );
\RD_OCCUPANCY[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_RD_ADDR_reg[0]\,
      I1 => \n_0_RD_OCCUPANCY[0]_i_2__0\,
      I2 => DATA_OUT,
      O => RD_OCCUPANCY01_out(0)
    );
\RD_OCCUPANCY[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => DATA_OUT1_out,
      I1 => DATA_OUT0_out,
      I2 => DATA_OUT3_out,
      I3 => DATA_OUT2_out,
      I4 => DATA_OUT5_out,
      I5 => DATA_OUT4_out,
      O => \n_0_RD_OCCUPANCY[0]_i_2__0\
    );
\RD_OCCUPANCY[3]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => DATA_OUT5_out,
      I1 => DATA_OUT4_out,
      O => \n_0_RD_OCCUPANCY[3]_i_10__0\
    );
\RD_OCCUPANCY[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => DATA_OUT4_out,
      I1 => DATA_OUT5_out,
      I2 => DATA_OUT2_out,
      I3 => DATA_OUT3_out,
      O => \n_0_RD_OCCUPANCY[3]_i_2__0\
    );
\RD_OCCUPANCY[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => DATA_OUT5_out,
      I1 => DATA_OUT2_out,
      I2 => DATA_OUT1_out,
      I3 => DATA_OUT4_out,
      I4 => DATA_OUT3_out,
      O => \n_0_RD_OCCUPANCY[3]_i_3__0\
    );
\RD_OCCUPANCY[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => DATA_OUT4_out,
      I1 => DATA_OUT5_out,
      I2 => DATA_OUT1_out,
      I3 => DATA_OUT0_out,
      I4 => DATA_OUT3_out,
      I5 => DATA_OUT2_out,
      O => \n_0_RD_OCCUPANCY[3]_i_4__0\
    );
\RD_OCCUPANCY[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_RD_OCCUPANCY[0]_i_2__0\,
      I1 => DATA_OUT,
      O => \n_0_RD_OCCUPANCY[3]_i_5__0\
    );
\RD_OCCUPANCY[3]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => DATA_OUT3_out,
      I1 => DATA_OUT2_out,
      I2 => DATA_OUT5_out,
      I3 => DATA_OUT4_out,
      I4 => \n_0_RD_ADDR_reg[3]\,
      O => \n_0_RD_OCCUPANCY[3]_i_6__0\
    );
\RD_OCCUPANCY[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => DATA_OUT4_out,
      I1 => DATA_OUT3_out,
      I2 => DATA_OUT2_out,
      I3 => DATA_OUT1_out,
      I4 => \n_0_RD_ADDR_reg[2]\,
      I5 => DATA_OUT5_out,
      O => \n_0_RD_OCCUPANCY[3]_i_7__0\
    );
\RD_OCCUPANCY[3]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => DATA_OUT3_out,
      I1 => DATA_OUT2_out,
      I2 => DATA_OUT1_out,
      I3 => DATA_OUT0_out,
      I4 => \n_0_RD_ADDR_reg[1]\,
      I5 => \n_0_RD_OCCUPANCY[3]_i_10__0\,
      O => \n_0_RD_OCCUPANCY[3]_i_8__0\
    );
\RD_OCCUPANCY[3]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => DATA_OUT,
      I1 => \n_0_RD_OCCUPANCY[0]_i_2__0\,
      I2 => \n_0_RD_ADDR_reg[0]\,
      O => \n_0_RD_OCCUPANCY[3]_i_9__0\
    );
\RD_OCCUPANCY[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => DATA_OUT5_out,
      I1 => DATA_OUT4_out,
      O => \n_0_RD_OCCUPANCY[6]_i_2__0\
    );
\RD_OCCUPANCY[6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => DATA_OUT5_out,
      I1 => DATA_OUT3_out,
      I2 => DATA_OUT4_out,
      O => \n_0_RD_OCCUPANCY[6]_i_3__0\
    );
\RD_OCCUPANCY[6]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => DATA_OUT5_out,
      I1 => \n_0_RD_ADDR_reg[6]\,
      O => \n_0_RD_OCCUPANCY[6]_i_4__0\
    );
\RD_OCCUPANCY[6]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => DATA_OUT4_out,
      I1 => DATA_OUT5_out,
      I2 => \n_0_RD_ADDR_reg[5]\,
      O => \n_0_RD_OCCUPANCY[6]_i_5__0\
    );
\RD_OCCUPANCY[6]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => DATA_OUT4_out,
      I1 => DATA_OUT3_out,
      I2 => \n_0_RD_ADDR_reg[4]\,
      I3 => DATA_OUT5_out,
      O => \n_0_RD_OCCUPANCY[6]_i_6__0\
    );
\RD_OCCUPANCY_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(0),
      Q => RD_OCCUPANCY(0),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(1),
      Q => RD_OCCUPANCY(1),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(2),
      Q => RD_OCCUPANCY(2),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(3),
      Q => RD_OCCUPANCY(3),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_RD_OCCUPANCY_reg[3]_i_1__0\,
      CO(2) => \n_1_RD_OCCUPANCY_reg[3]_i_1__0\,
      CO(1) => \n_2_RD_OCCUPANCY_reg[3]_i_1__0\,
      CO(0) => \n_3_RD_OCCUPANCY_reg[3]_i_1__0\,
      CYINIT => \<const1>\,
      DI(3) => \n_0_RD_OCCUPANCY[3]_i_2__0\,
      DI(2) => \n_0_RD_OCCUPANCY[3]_i_3__0\,
      DI(1) => \n_0_RD_OCCUPANCY[3]_i_4__0\,
      DI(0) => \n_0_RD_OCCUPANCY[3]_i_5__0\,
      O(3 downto 1) => RD_OCCUPANCY01_out(3 downto 1),
      O(0) => \NLW_RD_OCCUPANCY_reg[3]_i_1__0_O_UNCONNECTED\(0),
      S(3) => \n_0_RD_OCCUPANCY[3]_i_6__0\,
      S(2) => \n_0_RD_OCCUPANCY[3]_i_7__0\,
      S(1) => \n_0_RD_OCCUPANCY[3]_i_8__0\,
      S(0) => \n_0_RD_OCCUPANCY[3]_i_9__0\
    );
\RD_OCCUPANCY_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(4),
      Q => RD_OCCUPANCY(4),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(5),
      Q => RD_OCCUPANCY(5),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(6),
      Q => RD_OCCUPANCY(6),
      S => SS(0)
    );
\RD_OCCUPANCY_reg[6]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_RD_OCCUPANCY_reg[3]_i_1__0\,
      CO(3 downto 2) => \NLW_RD_OCCUPANCY_reg[6]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_RD_OCCUPANCY_reg[6]_i_1__0\,
      CO(0) => \n_3_RD_OCCUPANCY_reg[6]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \n_0_RD_OCCUPANCY[6]_i_2__0\,
      DI(0) => \n_0_RD_OCCUPANCY[6]_i_3__0\,
      O(3) => \NLW_RD_OCCUPANCY_reg[6]_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => RD_OCCUPANCY01_out(6 downto 4),
      S(3) => \<const0>\,
      S(2) => \n_0_RD_OCCUPANCY[6]_i_4__0\,
      S(1) => \n_0_RD_OCCUPANCY[6]_i_5__0\,
      S(0) => \n_0_RD_OCCUPANCY[6]_i_6__0\
    );
\RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__83\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(0),
      data_out => \n_0_RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\
    );
\RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__84\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(1),
      data_out => p_4_in30_in
    );
\RECLOCK_RD_ADDRGRAY[2].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__85\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(2),
      data_out => p_3_in27_in
    );
\RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__86\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(3),
      data_out => p_2_in24_in
    );
\RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__87\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(4),
      data_out => p_1_in21_in
    );
\RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__88\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(5),
      data_out => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\
    );
\RECLOCK_RD_ADDRGRAY[6].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__89\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(6),
      data_out => p_0_in
    );
\RECLOCK_WR_ADDRGRAY[0].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__90\
    port map (
      clk => userclk2,
      data_in => \n_0_WR_ADDR_GRAY_reg[0]\,
      data_out => DATA_OUT
    );
\RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__91\
    port map (
      clk => userclk2,
      data_in => \n_0_WR_ADDR_GRAY_reg[1]\,
      data_out => DATA_OUT0_out
    );
\RECLOCK_WR_ADDRGRAY[2].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__92\
    port map (
      clk => userclk2,
      data_in => \n_0_WR_ADDR_GRAY_reg[2]\,
      data_out => DATA_OUT1_out
    );
\RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__93\
    port map (
      clk => userclk2,
      data_in => \n_0_WR_ADDR_GRAY_reg[3]\,
      data_out => DATA_OUT2_out
    );
\RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__94\
    port map (
      clk => userclk2,
      data_in => \n_0_WR_ADDR_GRAY_reg[4]\,
      data_out => DATA_OUT3_out
    );
\RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__95\
    port map (
      clk => userclk2,
      data_in => \n_0_WR_ADDR_GRAY_reg[5]\,
      data_out => DATA_OUT4_out
    );
\RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__96\
    port map (
      clk => userclk2,
      data_in => DATA_IN,
      data_out => DATA_OUT5_out
    );
\REMOVE_IDLE_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080F0800"
    )
    port map (
      I0 => \n_0_WR_ENABLE_i_2__0\,
      I1 => I1_DETECTED_WR,
      I2 => SR(0),
      I3 => WR_TOGGLE,
      I4 => n_0_REMOVE_IDLE_reg,
      O => \n_0_REMOVE_IDLE_i_1__0\
    );
REMOVE_IDLE_reg: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_REMOVE_IDLE_i_1__0\,
      Q => n_0_REMOVE_IDLE_reg,
      R => \<const0>\
    );
\RXBUFERR_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8002"
    )
    port map (
      I0 => \n_0_RXBUFERR_i_2__0\,
      I1 => RD_OCCUPANCY(2),
      I2 => RD_OCCUPANCY(3),
      I3 => RD_OCCUPANCY(4),
      I4 => \^o1\,
      O => \n_0_RXBUFERR_i_1__0\
    );
\RXBUFERR_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD000000000000BD"
    )
    port map (
      I0 => RD_OCCUPANCY(2),
      I1 => RD_OCCUPANCY(1),
      I2 => RD_OCCUPANCY(0),
      I3 => RD_OCCUPANCY(4),
      I4 => RD_OCCUPANCY(5),
      I5 => RD_OCCUPANCY(6),
      O => \n_0_RXBUFERR_i_2__0\
    );
RXBUFERR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXBUFERR_i_1__0\,
      Q => \^o1\,
      R => SS(0)
    );
\RXCHARISCOMMA_USR_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[28]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[12]\,
      O => \n_0_RXCHARISCOMMA_USR_i_1__0\
    );
RXCHARISCOMMA_USR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXCHARISCOMMA_USR_i_1__0\,
      Q => RXCHARISCOMMA_USR,
      R => SS(0)
    );
\RXCHARISK_USR_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[27]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[11]\,
      O => \n_0_RXCHARISK_USR_i_1__0\
    );
RXCHARISK_USR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXCHARISK_USR_i_1__0\,
      Q => RXCHARISK_USR,
      R => SS(0)
    );
\RXCLKCORCNT[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \^insert_idle_reg\,
      I1 => \^i9\(0),
      I2 => \n_0_RD_DATA_REG_reg[13]\,
      O => \n_0_RXCLKCORCNT[0]_i_1__0\
    );
\RXCLKCORCNT[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A2"
    )
    port map (
      I0 => \^insert_idle_reg\,
      I1 => \n_0_RD_DATA_REG_reg[13]\,
      I2 => \^i9\(0),
      I3 => I1,
      I4 => MGT_RX_RESET3_in,
      O => \n_0_RXCLKCORCNT[1]_i_1__0\
    );
\RXCLKCORCNT[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A2"
    )
    port map (
      I0 => \^insert_idle_reg\,
      I1 => \n_0_RD_DATA_REG_reg[13]\,
      I2 => \^i9\(0),
      I3 => I1,
      I4 => MGT_RX_RESET3_in,
      O => \n_0_RXCLKCORCNT[2]_i_1__0\
    );
\RXCLKCORCNT_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXCLKCORCNT[0]_i_1__0\,
      Q => \^i9\(0),
      R => SS(0)
    );
\RXCLKCORCNT_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXCLKCORCNT[1]_i_1__0\,
      Q => \^i9\(1),
      R => \<const0>\
    );
\RXCLKCORCNT_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXCLKCORCNT[2]_i_1__0\,
      Q => \^i9\(2),
      R => \<const0>\
    );
\RXDATA_USR[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[16]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[0]\,
      O => \n_0_RXDATA_USR[0]_i_1__0\
    );
\RXDATA_USR[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[17]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[1]\,
      O => \n_0_RXDATA_USR[1]_i_1__0\
    );
\RXDATA_USR[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[18]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[2]\,
      O => \n_0_RXDATA_USR[2]_i_1__0\
    );
\RXDATA_USR[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[19]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[3]\,
      O => \n_0_RXDATA_USR[3]_i_1__0\
    );
\RXDATA_USR[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[20]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[4]\,
      O => \n_0_RXDATA_USR[4]_i_1__0\
    );
\RXDATA_USR[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[21]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[5]\,
      O => \n_0_RXDATA_USR[5]_i_1__0\
    );
\RXDATA_USR[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[22]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[6]\,
      O => \n_0_RXDATA_USR[6]_i_1__0\
    );
\RXDATA_USR[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[23]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[7]\,
      O => \n_0_RXDATA_USR[7]_i_1__0\
    );
\RXDATA_USR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[0]_i_1__0\,
      Q => RXDATA_USR(0),
      R => SS(0)
    );
\RXDATA_USR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[1]_i_1__0\,
      Q => RXDATA_USR(1),
      R => SS(0)
    );
\RXDATA_USR_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[2]_i_1__0\,
      Q => RXDATA_USR(2),
      R => SS(0)
    );
\RXDATA_USR_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[3]_i_1__0\,
      Q => RXDATA_USR(3),
      R => SS(0)
    );
\RXDATA_USR_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[4]_i_1__0\,
      Q => RXDATA_USR(4),
      R => SS(0)
    );
\RXDATA_USR_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[5]_i_1__0\,
      Q => RXDATA_USR(5),
      R => SS(0)
    );
\RXDATA_USR_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[6]_i_1__0\,
      Q => RXDATA_USR(6),
      R => SS(0)
    );
\RXDATA_USR_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[7]_i_1__0\,
      Q => RXDATA_USR(7),
      R => SS(0)
    );
\RXDISPERR_USR_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[26]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[10]\,
      O => \n_0_RXDISPERR_USR_i_1__0\
    );
RXDISPERR_USR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDISPERR_USR_i_1__0\,
      Q => RXDISPERR_USR,
      R => SS(0)
    );
\RXNOTINTABLE_USR_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[25]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[9]\,
      O => \n_0_RXNOTINTABLE_USR_i_1__0\
    );
RXNOTINTABLE_USR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXNOTINTABLE_USR_i_1__0\,
      Q => RXNOTINTABLE_USR,
      R => SS(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\WR_ADDR_GRAY[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I1 => p_1_in7_in,
      O => p_0_in6_out(0)
    );
\WR_ADDR_GRAY[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_1_in7_in,
      I1 => p_2_in9_in,
      O => p_0_in6_out(1)
    );
\WR_ADDR_GRAY[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_2_in9_in,
      I1 => p_3_in11_in,
      O => p_0_in6_out(2)
    );
\WR_ADDR_GRAY[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_3_in11_in,
      I1 => p_4_in13_in,
      O => p_0_in6_out(3)
    );
\WR_ADDR_GRAY[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_4_in13_in,
      I1 => p_5_in15_in,
      O => p_0_in6_out(4)
    );
\WR_ADDR_GRAY[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_5_in15_in,
      I1 => p_0_in6_out(6),
      O => p_0_in6_out(5)
    );
\WR_ADDR_GRAY_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(0),
      Q => \n_0_WR_ADDR_GRAY_reg[0]\,
      S => SR(0)
    );
\WR_ADDR_GRAY_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(1),
      Q => \n_0_WR_ADDR_GRAY_reg[1]\,
      R => SR(0)
    );
\WR_ADDR_GRAY_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(2),
      Q => \n_0_WR_ADDR_GRAY_reg[2]\,
      R => SR(0)
    );
\WR_ADDR_GRAY_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(3),
      Q => \n_0_WR_ADDR_GRAY_reg[3]\,
      R => SR(0)
    );
\WR_ADDR_GRAY_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(4),
      Q => \n_0_WR_ADDR_GRAY_reg[4]\,
      R => SR(0)
    );
\WR_ADDR_GRAY_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(5),
      Q => \n_0_WR_ADDR_GRAY_reg[5]\,
      S => SR(0)
    );
\WR_ADDR_GRAY_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(6),
      Q => DATA_IN,
      S => SR(0)
    );
\WR_ADDR_PLUS1_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \n_0_WR_ADDR_PLUS2_reg[0]\,
      Q => WR_ADDR_PLUS1(0),
      S => SR(0)
    );
\WR_ADDR_PLUS1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => p_1_in7_in,
      Q => WR_ADDR_PLUS1(1),
      R => SR(0)
    );
\WR_ADDR_PLUS1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => p_2_in9_in,
      Q => WR_ADDR_PLUS1(2),
      R => SR(0)
    );
\WR_ADDR_PLUS1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => p_3_in11_in,
      Q => WR_ADDR_PLUS1(3),
      R => SR(0)
    );
\WR_ADDR_PLUS1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => p_4_in13_in,
      Q => WR_ADDR_PLUS1(4),
      R => SR(0)
    );
\WR_ADDR_PLUS1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => p_5_in15_in,
      Q => WR_ADDR_PLUS1(5),
      R => SR(0)
    );
\WR_ADDR_PLUS1_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => p_0_in6_out(6),
      Q => WR_ADDR_PLUS1(6),
      S => SR(0)
    );
\WR_ADDR_PLUS2[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      O => \plusOp__0\(0)
    );
\WR_ADDR_PLUS2[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I1 => p_1_in7_in,
      O => \plusOp__0\(1)
    );
\WR_ADDR_PLUS2[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => p_2_in9_in,
      I1 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I2 => p_1_in7_in,
      O => \plusOp__0\(2)
    );
\WR_ADDR_PLUS2[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => p_3_in11_in,
      I1 => p_1_in7_in,
      I2 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I3 => p_2_in9_in,
      O => \plusOp__0\(3)
    );
\WR_ADDR_PLUS2[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => p_2_in9_in,
      I1 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I2 => p_1_in7_in,
      I3 => p_3_in11_in,
      I4 => p_4_in13_in,
      O => \plusOp__0\(4)
    );
\WR_ADDR_PLUS2[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => p_5_in15_in,
      I1 => p_2_in9_in,
      I2 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I3 => p_1_in7_in,
      I4 => p_3_in11_in,
      I5 => p_4_in13_in,
      O => \plusOp__0\(5)
    );
\WR_ADDR_PLUS2[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => p_0_in6_out(6),
      I1 => \n_0_WR_ADDR_PLUS2[6]_i_2__0\,
      I2 => p_5_in15_in,
      O => \plusOp__0\(6)
    );
\WR_ADDR_PLUS2[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_4_in13_in,
      I1 => p_3_in11_in,
      I2 => p_1_in7_in,
      I3 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I4 => p_2_in9_in,
      O => \n_0_WR_ADDR_PLUS2[6]_i_2__0\
    );
\WR_ADDR_PLUS2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(0),
      Q => \n_0_WR_ADDR_PLUS2_reg[0]\,
      R => SR(0)
    );
\WR_ADDR_PLUS2_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(1),
      Q => p_1_in7_in,
      S => SR(0)
    );
\WR_ADDR_PLUS2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(2),
      Q => p_2_in9_in,
      R => SR(0)
    );
\WR_ADDR_PLUS2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(3),
      Q => p_3_in11_in,
      R => SR(0)
    );
\WR_ADDR_PLUS2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(4),
      Q => p_4_in13_in,
      R => SR(0)
    );
\WR_ADDR_PLUS2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(5),
      Q => p_5_in15_in,
      R => SR(0)
    );
\WR_ADDR_PLUS2_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(6),
      Q => p_0_in6_out(6),
      S => SR(0)
    );
\WR_ADDR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(0),
      Q => \n_0_WR_ADDR_reg[0]\,
      R => SR(0)
    );
\WR_ADDR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(1),
      Q => \n_0_WR_ADDR_reg[1]\,
      R => SR(0)
    );
\WR_ADDR_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(2),
      Q => \n_0_WR_ADDR_reg[2]\,
      R => SR(0)
    );
\WR_ADDR_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(3),
      Q => \n_0_WR_ADDR_reg[3]\,
      R => SR(0)
    );
\WR_ADDR_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(4),
      Q => \n_0_WR_ADDR_reg[4]\,
      R => SR(0)
    );
\WR_ADDR_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(5),
      Q => \n_0_WR_ADDR_reg[5]\,
      R => SR(0)
    );
\WR_ADDR_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(6),
      Q => \n_0_WR_ADDR_reg[6]\,
      S => SR(0)
    );
\WR_DATA_REG1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I5(0),
      Q => \n_0_WR_DATA_REG1_reg[0]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I3(0),
      Q => WR_DATA_REG1(10),
      R => SR(0)
    );
\WR_DATA_REG1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I2(0),
      Q => p_0_in9_in,
      R => SR(0)
    );
\WR_DATA_REG1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => Q(0),
      Q => WR_DATA_REG1(12),
      R => SR(0)
    );
\WR_DATA_REG1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I5(1),
      Q => \n_0_WR_DATA_REG1_reg[1]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I5(2),
      Q => \n_0_WR_DATA_REG1_reg[2]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I5(3),
      Q => \n_0_WR_DATA_REG1_reg[3]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I5(4),
      Q => \n_0_WR_DATA_REG1_reg[4]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I5(5),
      Q => \n_0_WR_DATA_REG1_reg[5]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I5(6),
      Q => \n_0_WR_DATA_REG1_reg[6]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I5(7),
      Q => \n_0_WR_DATA_REG1_reg[7]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I4(0),
      Q => WR_DATA_REG1(9),
      R => SR(0)
    );
\WR_DATA_REG2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[0]\,
      Q => WR_DATA_REG2(0),
      R => SR(0)
    );
\WR_DATA_REG2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_DATA_REG1(10),
      Q => WR_DATA_REG2(10),
      R => SR(0)
    );
\WR_DATA_REG2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in9_in,
      Q => WR_DATA_REG2(11),
      R => SR(0)
    );
\WR_DATA_REG2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_DATA_REG1(12),
      Q => WR_DATA_REG2(12),
      R => SR(0)
    );
\WR_DATA_REG2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[1]\,
      Q => WR_DATA_REG2(1),
      R => SR(0)
    );
\WR_DATA_REG2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[2]\,
      Q => WR_DATA_REG2(2),
      R => SR(0)
    );
\WR_DATA_REG2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[3]\,
      Q => WR_DATA_REG2(3),
      R => SR(0)
    );
\WR_DATA_REG2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[4]\,
      Q => WR_DATA_REG2(4),
      R => SR(0)
    );
\WR_DATA_REG2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[5]\,
      Q => WR_DATA_REG2(5),
      R => SR(0)
    );
\WR_DATA_REG2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[6]\,
      Q => WR_DATA_REG2(6),
      R => SR(0)
    );
\WR_DATA_REG2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[7]\,
      Q => WR_DATA_REG2(7),
      R => SR(0)
    );
\WR_DATA_REG2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_DATA_REG1(9),
      Q => WR_DATA_REG2(9),
      R => SR(0)
    );
\WR_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[0]\,
      Q => \n_0_WR_DATA_reg[0]\,
      R => SR(0)
    );
\WR_DATA_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(10),
      Q => \n_0_WR_DATA_reg[10]\,
      R => SR(0)
    );
\WR_DATA_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => p_0_in9_in,
      Q => \n_0_WR_DATA_reg[11]\,
      R => SR(0)
    );
\WR_DATA_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(12),
      Q => \n_0_WR_DATA_reg[12]\,
      R => SR(0)
    );
\WR_DATA_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => n_0_REMOVE_IDLE_reg,
      Q => \n_0_WR_DATA_reg[13]\,
      R => SR(0)
    );
\WR_DATA_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(0),
      Q => \n_0_WR_DATA_reg[16]\,
      R => SR(0)
    );
\WR_DATA_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(1),
      Q => \n_0_WR_DATA_reg[17]\,
      R => SR(0)
    );
\WR_DATA_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(2),
      Q => \n_0_WR_DATA_reg[18]\,
      R => SR(0)
    );
\WR_DATA_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(3),
      Q => \n_0_WR_DATA_reg[19]\,
      R => SR(0)
    );
\WR_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[1]\,
      Q => \n_0_WR_DATA_reg[1]\,
      R => SR(0)
    );
\WR_DATA_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(4),
      Q => \n_0_WR_DATA_reg[20]\,
      R => SR(0)
    );
\WR_DATA_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(5),
      Q => \n_0_WR_DATA_reg[21]\,
      R => SR(0)
    );
\WR_DATA_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(6),
      Q => \n_0_WR_DATA_reg[22]\,
      R => SR(0)
    );
\WR_DATA_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(7),
      Q => \n_0_WR_DATA_reg[23]\,
      R => SR(0)
    );
\WR_DATA_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(9),
      Q => \n_0_WR_DATA_reg[25]\,
      R => SR(0)
    );
\WR_DATA_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(10),
      Q => \n_0_WR_DATA_reg[26]\,
      R => SR(0)
    );
\WR_DATA_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(11),
      Q => \n_0_WR_DATA_reg[27]\,
      R => SR(0)
    );
\WR_DATA_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(12),
      Q => \n_0_WR_DATA_reg[28]\,
      R => SR(0)
    );
\WR_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[2]\,
      Q => \n_0_WR_DATA_reg[2]\,
      R => SR(0)
    );
\WR_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[3]\,
      Q => \n_0_WR_DATA_reg[3]\,
      R => SR(0)
    );
\WR_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[4]\,
      Q => \n_0_WR_DATA_reg[4]\,
      R => SR(0)
    );
\WR_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[5]\,
      Q => \n_0_WR_DATA_reg[5]\,
      R => SR(0)
    );
\WR_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[6]\,
      Q => \n_0_WR_DATA_reg[6]\,
      R => SR(0)
    );
\WR_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[7]\,
      Q => \n_0_WR_DATA_reg[7]\,
      R => SR(0)
    );
\WR_DATA_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(9),
      Q => \n_0_WR_DATA_reg[9]\,
      R => SR(0)
    );
\WR_ENABLE_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
    port map (
      I0 => \n_0_WR_ENABLE_i_2__0\,
      I1 => I1_DETECTED_WR,
      I2 => WR_TOGGLE,
      I3 => SR(0),
      O => WR_ENABLE0
    );
\WR_ENABLE_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => \n_0_WR_ENABLE_i_3__0\,
      I1 => WR_TOGGLE,
      I2 => WR_OCCUPANCY(6),
      I3 => n_0_REMOVE_IDLE_reg,
      I4 => I1_DETECTED_WR_REG,
      O => \n_0_WR_ENABLE_i_2__0\
    );
\WR_ENABLE_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => WR_OCCUPANCY(4),
      I1 => WR_OCCUPANCY(1),
      I2 => WR_OCCUPANCY(3),
      I3 => WR_OCCUPANCY(5),
      I4 => WR_OCCUPANCY(2),
      O => \n_0_WR_ENABLE_i_3__0\
    );
WR_ENABLE_reg: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_ENABLE0,
      Q => WR_ENABLE,
      R => \<const0>\
    );
\WR_OCCUPANCY[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => \n_0_WR_ADDR_reg[3]\,
      I1 => p_1_in21_in,
      I2 => p_2_in24_in,
      I3 => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\,
      I4 => p_0_in,
      O => \n_0_WR_OCCUPANCY[3]_i_2__0\
    );
\WR_OCCUPANCY[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\,
      I1 => p_0_in,
      I2 => p_1_in21_in,
      I3 => p_2_in24_in,
      I4 => \n_0_WR_ADDR_reg[2]\,
      I5 => p_3_in27_in,
      O => \n_0_WR_OCCUPANCY[3]_i_3__0\
    );
\WR_OCCUPANCY[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => \n_0_WR_ADDR_reg[1]\,
      I1 => p_2_in24_in,
      I2 => p_1_in21_in,
      I3 => \n_0_WR_OCCUPANCY[3]_i_6__0\,
      I4 => p_3_in27_in,
      I5 => p_4_in30_in,
      O => \n_0_WR_OCCUPANCY[3]_i_4__0\
    );
\WR_OCCUPANCY[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\,
      I1 => p_4_in30_in,
      I2 => p_3_in27_in,
      I3 => \n_0_WR_OCCUPANCY[3]_i_7__0\,
      I4 => \n_0_WR_ADDR_reg[0]\,
      O => \n_0_WR_OCCUPANCY[3]_i_5__0\
    );
\WR_OCCUPANCY[3]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\,
      I1 => p_0_in,
      O => \n_0_WR_OCCUPANCY[3]_i_6__0\
    );
\WR_OCCUPANCY[3]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => p_0_in,
      I1 => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\,
      I2 => p_2_in24_in,
      I3 => p_1_in21_in,
      O => \n_0_WR_OCCUPANCY[3]_i_7__0\
    );
\WR_OCCUPANCY[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_WR_ADDR_reg[6]\,
      I1 => p_0_in,
      O => \n_0_WR_OCCUPANCY[6]_i_2__0\
    );
\WR_OCCUPANCY[6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \n_0_WR_ADDR_reg[5]\,
      I1 => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\,
      I2 => p_0_in,
      O => \n_0_WR_OCCUPANCY[6]_i_3__0\
    );
\WR_OCCUPANCY[6]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => p_0_in,
      I1 => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\,
      I2 => \n_0_WR_ADDR_reg[4]\,
      I3 => p_1_in21_in,
      O => \n_0_WR_OCCUPANCY[6]_i_4__0\
    );
\WR_OCCUPANCY_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_OCCUPANCY00_out(1),
      Q => WR_OCCUPANCY(1),
      R => SR(0)
    );
\WR_OCCUPANCY_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_OCCUPANCY00_out(2),
      Q => WR_OCCUPANCY(2),
      R => SR(0)
    );
\WR_OCCUPANCY_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_OCCUPANCY00_out(3),
      Q => WR_OCCUPANCY(3),
      R => SR(0)
    );
\WR_OCCUPANCY_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_WR_OCCUPANCY_reg[3]_i_1__0\,
      CO(2) => \n_1_WR_OCCUPANCY_reg[3]_i_1__0\,
      CO(1) => \n_2_WR_OCCUPANCY_reg[3]_i_1__0\,
      CO(0) => \n_3_WR_OCCUPANCY_reg[3]_i_1__0\,
      CYINIT => \<const1>\,
      DI(3) => \n_0_WR_ADDR_reg[3]\,
      DI(2) => \n_0_WR_ADDR_reg[2]\,
      DI(1) => \n_0_WR_ADDR_reg[1]\,
      DI(0) => \n_0_WR_ADDR_reg[0]\,
      O(3 downto 1) => WR_OCCUPANCY00_out(3 downto 1),
      O(0) => \NLW_WR_OCCUPANCY_reg[3]_i_1__0_O_UNCONNECTED\(0),
      S(3) => \n_0_WR_OCCUPANCY[3]_i_2__0\,
      S(2) => \n_0_WR_OCCUPANCY[3]_i_3__0\,
      S(1) => \n_0_WR_OCCUPANCY[3]_i_4__0\,
      S(0) => \n_0_WR_OCCUPANCY[3]_i_5__0\
    );
\WR_OCCUPANCY_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_OCCUPANCY00_out(4),
      Q => WR_OCCUPANCY(4),
      R => SR(0)
    );
\WR_OCCUPANCY_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_OCCUPANCY00_out(5),
      Q => WR_OCCUPANCY(5),
      R => SR(0)
    );
\WR_OCCUPANCY_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_OCCUPANCY00_out(6),
      Q => WR_OCCUPANCY(6),
      S => SR(0)
    );
\WR_OCCUPANCY_reg[6]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_WR_OCCUPANCY_reg[3]_i_1__0\,
      CO(3 downto 2) => \NLW_WR_OCCUPANCY_reg[6]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_WR_OCCUPANCY_reg[6]_i_1__0\,
      CO(0) => \n_3_WR_OCCUPANCY_reg[6]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \n_0_WR_ADDR_reg[5]\,
      DI(0) => \n_0_WR_ADDR_reg[4]\,
      O(3) => \NLW_WR_OCCUPANCY_reg[6]_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => WR_OCCUPANCY00_out(6 downto 4),
      S(3) => \<const0>\,
      S(2) => \n_0_WR_OCCUPANCY[6]_i_2__0\,
      S(1) => \n_0_WR_OCCUPANCY[6]_i_3__0\,
      S(0) => \n_0_WR_OCCUPANCY[6]_i_4__0\
    );
\WR_TOGGLE_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => WR_TOGGLE,
      O => \n_0_WR_TOGGLE_i_1__0\
    );
WR_TOGGLE_reg: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_TOGGLE_i_1__0\,
      Q => WR_TOGGLE,
      S => SR(0)
    );
insert_idle_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => INSERT_IDLE,
      Q => \^insert_idle_reg\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiQSGMII_RX_ELASTIC_BUFFER_19 is
  port (
    RXCHARISCOMMA_USR : out STD_LOGIC;
    RXCHARISK_USR : out STD_LOGIC;
    RXDISPERR_USR : out STD_LOGIC;
    RXNOTINTABLE_USR : out STD_LOGIC;
    I2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    RXDATA_USR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O1 : out STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    MGT_RX_RESET1_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmiiQSGMII_RX_ELASTIC_BUFFER_19 : entity is "QSGMII_RX_ELASTIC_BUFFER";
end quadsgmiiQSGMII_RX_ELASTIC_BUFFER_19;

architecture STRUCTURE of quadsgmiiQSGMII_RX_ELASTIC_BUFFER_19 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal D5P6_WR_REG : STD_LOGIC;
  signal DATA_IN : STD_LOGIC;
  signal DATA_OUT : STD_LOGIC;
  signal DATA_OUT0_out : STD_LOGIC;
  signal DATA_OUT1_out : STD_LOGIC;
  signal DATA_OUT2_out : STD_LOGIC;
  signal DATA_OUT3_out : STD_LOGIC;
  signal DATA_OUT4_out : STD_LOGIC;
  signal DATA_OUT5_out : STD_LOGIC;
  signal EVEN : STD_LOGIC;
  signal \GEN_FIFO[28].RD_DATA_reg\ : STD_LOGIC;
  signal I1_DETECTED_WR : STD_LOGIC;
  signal I1_DETECTED_WR_REG : STD_LOGIC;
  signal \^i2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal INSERT_IDLE : STD_LOGIC;
  signal K28P5_WR_REG : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal RD_ADDR_GRAY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_ADDR_PLUS1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_ENABLE : STD_LOGIC;
  signal RD_ENABLE0 : STD_LOGIC;
  signal RD_OCCUPANCY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_OCCUPANCY01_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal WR_ADDR_PLUS1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal WR_DATA_REG1 : STD_LOGIC_VECTOR ( 12 downto 9 );
  signal WR_DATA_REG2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal WR_ENABLE : STD_LOGIC;
  signal WR_ENABLE0 : STD_LOGIC;
  signal WR_OCCUPANCY : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal WR_OCCUPANCY00_out : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal WR_TOGGLE : STD_LOGIC;
  signal \^insert_idle_reg\ : STD_LOGIC;
  signal \n_0_D5P6_WR_REG_i_2__1\ : STD_LOGIC;
  signal \n_0_EVEN_i_1__1\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[0].RD_DATA_reg[0]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[10].RD_DATA_reg[10]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[11].RD_DATA_reg[11]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[12].RD_DATA_reg[12]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[13].RD_DATA_reg[13]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[1].RD_DATA_reg[1]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[25].RD_DATA_reg[25]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[26].RD_DATA_reg[26]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[27].RD_DATA_reg[27]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[2].RD_DATA_reg[2]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[3].RD_DATA_reg[3]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[4].RD_DATA_reg[4]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[5].RD_DATA_reg[5]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[6].RD_DATA_reg[6]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[7].RD_DATA_reg[7]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[9].RD_DATA_reg[9]\ : STD_LOGIC;
  signal \n_0_I1_DETECTED_WR_REG_i_2__1\ : STD_LOGIC;
  signal \n_0_INSERT_IDLE_i_1__3\ : STD_LOGIC;
  signal \n_0_K28P5_WR_REG_i_2__1\ : STD_LOGIC;
  signal \n_0_RD_ADDR_GRAY[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_RD_ADDR_GRAY[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_RD_ADDR_GRAY[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_RD_ADDR_GRAY[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_RD_ADDR_GRAY[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_RD_ADDR_PLUS2[6]_i_2__1\ : STD_LOGIC;
  signal \n_0_RD_ADDR_PLUS2_reg[0]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_PLUS2_reg[1]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_PLUS2_reg[2]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_PLUS2_reg[6]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[0]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[1]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[2]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[3]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[4]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[5]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[6]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[0]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[10]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[11]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[12]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[13]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[16]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[17]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[18]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[19]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[1]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[20]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[21]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[22]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[23]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[25]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[26]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[27]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[28]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[2]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[3]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[4]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[5]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[6]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[7]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[9]\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_10__1\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_1__1\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_3__1\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_4__1\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_5__1\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_6__1\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_7__1\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_8__1\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_9__1\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_10__1\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_3__1\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_4__1\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_5__1\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_6__1\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_7__1\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_8__1\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_9__1\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[6]_i_2__1\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[6]_i_3__1\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[6]_i_4__1\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[6]_i_5__1\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[6]_i_6__1\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY_reg[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\ : STD_LOGIC;
  signal \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\ : STD_LOGIC;
  signal \n_0_REMOVE_IDLE_i_1__1\ : STD_LOGIC;
  signal n_0_REMOVE_IDLE_reg : STD_LOGIC;
  signal \n_0_RXBUFERR_i_1__1\ : STD_LOGIC;
  signal \n_0_RXBUFERR_i_2__1\ : STD_LOGIC;
  signal \n_0_RXCHARISCOMMA_USR_i_1__1\ : STD_LOGIC;
  signal \n_0_RXCHARISK_USR_i_1__1\ : STD_LOGIC;
  signal \n_0_RXCLKCORCNT[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_RXCLKCORCNT[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_RXCLKCORCNT[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_RXDISPERR_USR_i_1__1\ : STD_LOGIC;
  signal \n_0_RXNOTINTABLE_USR_i_1__1\ : STD_LOGIC;
  signal \n_0_WR_ADDR_GRAY_reg[0]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_GRAY_reg[1]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_GRAY_reg[2]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_GRAY_reg[3]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_GRAY_reg[4]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_GRAY_reg[5]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_PLUS2[6]_i_2__1\ : STD_LOGIC;
  signal \n_0_WR_ADDR_PLUS2_reg[0]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[0]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[1]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[2]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[3]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[4]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[5]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[6]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[0]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[1]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[2]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[3]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[4]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[5]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[6]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[7]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[0]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[10]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[11]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[12]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[13]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[16]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[17]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[18]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[19]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[1]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[20]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[21]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[22]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[23]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[25]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[26]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[27]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[28]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[2]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[3]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[4]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[5]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[6]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[7]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[9]\ : STD_LOGIC;
  signal \n_0_WR_ENABLE_i_2__1\ : STD_LOGIC;
  signal \n_0_WR_ENABLE_i_3__1\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[3]_i_3__1\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[3]_i_4__1\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[3]_i_5__1\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[3]_i_6__1\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[3]_i_7__1\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[6]_i_2__1\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[6]_i_3__1\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[6]_i_4__1\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY_reg[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_WR_TOGGLE_i_1__1\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[0].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[10].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[11].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[12].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[13].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[16].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[17].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[18].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[19].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[1].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[20].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[21].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[22].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[23].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[25].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[26].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[27].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[28].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[2].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[3].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[4].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[5].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[6].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[7].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[9].DIST_RAM\ : STD_LOGIC;
  signal \n_1_RD_OCCUPANCY_reg[3]_i_1__1\ : STD_LOGIC;
  signal \n_1_WR_OCCUPANCY_reg[3]_i_1__1\ : STD_LOGIC;
  signal \n_2_RD_OCCUPANCY_reg[3]_i_1__1\ : STD_LOGIC;
  signal \n_2_RD_OCCUPANCY_reg[6]_i_1__1\ : STD_LOGIC;
  signal \n_2_WR_OCCUPANCY_reg[3]_i_1__1\ : STD_LOGIC;
  signal \n_2_WR_OCCUPANCY_reg[6]_i_1__1\ : STD_LOGIC;
  signal \n_3_RD_OCCUPANCY_reg[3]_i_1__1\ : STD_LOGIC;
  signal \n_3_RD_OCCUPANCY_reg[6]_i_1__1\ : STD_LOGIC;
  signal \n_3_WR_OCCUPANCY_reg[3]_i_1__1\ : STD_LOGIC;
  signal \n_3_WR_OCCUPANCY_reg[6]_i_1__1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in6_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in9_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_1_in21_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in24_in : STD_LOGIC;
  signal p_2_in9_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in11_in : STD_LOGIC;
  signal p_3_in27_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in13_in : STD_LOGIC;
  signal p_4_in30_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_5_in15_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_GEN_FIFO[0].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[10].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[11].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[12].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[13].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[16].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[17].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[18].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[19].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[1].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[20].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[21].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[22].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[23].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[25].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[26].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[27].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[28].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[2].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[3].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[4].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[5].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[6].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[7].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[9].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RD_OCCUPANCY_reg[3]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RD_OCCUPANCY_reg[6]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RD_OCCUPANCY_reg[6]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_WR_OCCUPANCY_reg[3]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_WR_OCCUPANCY_reg[6]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_WR_OCCUPANCY_reg[6]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \GEN_FIFO[0].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[10].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[11].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[12].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[13].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[16].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[17].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[18].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[19].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[1].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[20].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[21].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[22].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[23].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[25].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[26].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[27].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[28].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[2].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[3].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[4].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[5].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[6].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[7].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[9].DIST_RAM\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \I1_DETECTED_WR_REG_i_2__1\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \INSERT_IDLE_i_1__3\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \K28P5_WR_REG_i_1__1\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[0]_i_1__1\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[1]_i_1__1\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[2]_i_1__1\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[3]_i_1__1\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[4]_i_1__1\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[5]_i_1__1\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[2]_i_1__1\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[3]_i_1__1\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[4]_i_1__1\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[6]_i_2__1\ : label is "soft_lutpair602";
  attribute counter : integer;
  attribute counter of \RD_ADDR_PLUS2_reg[0]\ : label is 31;
  attribute counter of \RD_ADDR_PLUS2_reg[1]\ : label is 31;
  attribute counter of \RD_ADDR_PLUS2_reg[2]\ : label is 31;
  attribute counter of \RD_ADDR_PLUS2_reg[3]\ : label is 31;
  attribute counter of \RD_ADDR_PLUS2_reg[4]\ : label is 31;
  attribute counter of \RD_ADDR_PLUS2_reg[5]\ : label is 31;
  attribute counter of \RD_ADDR_PLUS2_reg[6]\ : label is 31;
  attribute SOFT_HLUTNM of \RD_ENABLE_i_10__1\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \RD_ENABLE_i_1__1\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \RD_ENABLE_i_8__1\ : label is "soft_lutpair603";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE : string;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[2].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[2].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[6].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[6].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[0].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[0].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[2].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[2].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute SOFT_HLUTNM of \REMOVE_IDLE_i_1__1\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \RXCHARISCOMMA_USR_i_1__1\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \RXCHARISK_USR_i_1__1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \RXCLKCORCNT[1]_i_1__1\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \RXCLKCORCNT[2]_i_1__1\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \RXDATA_USR[0]_i_1__1\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \RXDATA_USR[1]_i_1__1\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \RXDATA_USR[2]_i_1__1\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \RXDATA_USR[3]_i_1__1\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \RXDATA_USR[4]_i_1__1\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \RXDATA_USR[5]_i_1__1\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \RXDATA_USR[6]_i_1__1\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \RXDATA_USR[7]_i_1__1\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \RXDISPERR_USR_i_1__1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \RXNOTINTABLE_USR_i_1__1\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[2]_i_1__1\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[3]_i_1__1\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[2]_i_1__1\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[3]_i_1__1\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[4]_i_1__1\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[6]_i_2__1\ : label is "soft_lutpair601";
  attribute counter of \WR_ADDR_PLUS2_reg[0]\ : label is 32;
  attribute counter of \WR_ADDR_PLUS2_reg[1]\ : label is 32;
  attribute counter of \WR_ADDR_PLUS2_reg[2]\ : label is 32;
  attribute counter of \WR_ADDR_PLUS2_reg[3]\ : label is 32;
  attribute counter of \WR_ADDR_PLUS2_reg[4]\ : label is 32;
  attribute counter of \WR_ADDR_PLUS2_reg[5]\ : label is 32;
  attribute counter of \WR_ADDR_PLUS2_reg[6]\ : label is 32;
  attribute SOFT_HLUTNM of \WR_ENABLE_i_1__1\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \WR_ENABLE_i_2__1\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \WR_OCCUPANCY[3]_i_6__1\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \WR_OCCUPANCY[3]_i_7__1\ : label is "soft_lutpair610";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \WR_TOGGLE_i_1__1\ : label is true;
  attribute SOFT_HLUTNM of \WR_TOGGLE_i_1__1\ : label is "soft_lutpair605";
begin
  I2(2 downto 0) <= \^i2\(2 downto 0);
  O1 <= \^o1\;
\D5P6_WR_REG_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000020"
    )
    port map (
      I0 => \n_0_D5P6_WR_REG_i_2__1\,
      I1 => \n_0_WR_DATA_REG1_reg[7]\,
      I2 => \n_0_WR_DATA_REG1_reg[4]\,
      I3 => \n_0_WR_DATA_REG1_reg[2]\,
      I4 => \n_0_WR_DATA_REG1_reg[0]\,
      O => p_11_in
    );
\D5P6_WR_REG_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_WR_DATA_REG1_reg[6]\,
      I1 => \n_0_WR_DATA_REG1_reg[3]\,
      I2 => \n_0_WR_DATA_REG1_reg[1]\,
      I3 => \n_0_WR_DATA_REG1_reg[5]\,
      I4 => p_0_in9_in,
      O => \n_0_D5P6_WR_REG_i_2__1\
    );
D5P6_WR_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_11_in,
      Q => D5P6_WR_REG,
      R => SR(0)
    );
\EVEN_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => EVEN,
      O => \n_0_EVEN_i_1__1\
    );
EVEN_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_EVEN_i_1__1\,
      Q => EVEN,
      S => SS(0)
    );
\GEN_FIFO[0].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[0]\,
      DPO => \n_1_GEN_FIFO[0].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[0].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[0].RD_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[0].DIST_RAM\,
      Q => \n_0_GEN_FIFO[0].RD_DATA_reg[0]\,
      R => SS(0)
    );
\GEN_FIFO[10].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[10]\,
      DPO => \n_1_GEN_FIFO[10].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[10].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[10].RD_DATA_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[10].DIST_RAM\,
      Q => \n_0_GEN_FIFO[10].RD_DATA_reg[10]\,
      R => SS(0)
    );
\GEN_FIFO[11].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[11]\,
      DPO => \n_1_GEN_FIFO[11].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[11].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[11].RD_DATA_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[11].DIST_RAM\,
      Q => \n_0_GEN_FIFO[11].RD_DATA_reg[11]\,
      R => SS(0)
    );
\GEN_FIFO[12].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[12]\,
      DPO => \n_1_GEN_FIFO[12].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[12].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[12].RD_DATA_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[12].DIST_RAM\,
      Q => \n_0_GEN_FIFO[12].RD_DATA_reg[12]\,
      R => SS(0)
    );
\GEN_FIFO[13].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[13]\,
      DPO => \n_1_GEN_FIFO[13].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[13].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[13].RD_DATA_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[13].DIST_RAM\,
      Q => \n_0_GEN_FIFO[13].RD_DATA_reg[13]\,
      R => SS(0)
    );
\GEN_FIFO[16].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[16]\,
      DPO => \n_1_GEN_FIFO[16].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[16].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[16].RD_DATA_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[16].DIST_RAM\,
      Q => p_2_in(0),
      R => SS(0)
    );
\GEN_FIFO[17].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[17]\,
      DPO => \n_1_GEN_FIFO[17].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[17].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[17].RD_DATA_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[17].DIST_RAM\,
      Q => p_2_in(1),
      R => SS(0)
    );
\GEN_FIFO[18].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[18]\,
      DPO => \n_1_GEN_FIFO[18].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[18].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[18].RD_DATA_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[18].DIST_RAM\,
      Q => p_2_in(2),
      R => SS(0)
    );
\GEN_FIFO[19].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[19]\,
      DPO => \n_1_GEN_FIFO[19].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[19].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[19].RD_DATA_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[19].DIST_RAM\,
      Q => p_2_in(3),
      R => SS(0)
    );
\GEN_FIFO[1].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[1]\,
      DPO => \n_1_GEN_FIFO[1].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[1].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[1].RD_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[1].DIST_RAM\,
      Q => \n_0_GEN_FIFO[1].RD_DATA_reg[1]\,
      R => SS(0)
    );
\GEN_FIFO[20].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[20]\,
      DPO => \n_1_GEN_FIFO[20].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[20].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[20].RD_DATA_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[20].DIST_RAM\,
      Q => p_2_in(4),
      R => SS(0)
    );
\GEN_FIFO[21].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[21]\,
      DPO => \n_1_GEN_FIFO[21].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[21].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[21].RD_DATA_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[21].DIST_RAM\,
      Q => p_2_in(5),
      R => SS(0)
    );
\GEN_FIFO[22].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[22]\,
      DPO => \n_1_GEN_FIFO[22].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[22].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[22].RD_DATA_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[22].DIST_RAM\,
      Q => p_2_in(6),
      R => SS(0)
    );
\GEN_FIFO[23].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[23]\,
      DPO => \n_1_GEN_FIFO[23].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[23].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[23].RD_DATA_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[23].DIST_RAM\,
      Q => p_2_in(7),
      R => SS(0)
    );
\GEN_FIFO[25].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[25]\,
      DPO => \n_1_GEN_FIFO[25].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[25].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[25].RD_DATA_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[25].DIST_RAM\,
      Q => \n_0_GEN_FIFO[25].RD_DATA_reg[25]\,
      R => SS(0)
    );
\GEN_FIFO[26].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[26]\,
      DPO => \n_1_GEN_FIFO[26].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[26].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[26].RD_DATA_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[26].DIST_RAM\,
      Q => \n_0_GEN_FIFO[26].RD_DATA_reg[26]\,
      R => SS(0)
    );
\GEN_FIFO[27].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[27]\,
      DPO => \n_1_GEN_FIFO[27].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[27].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[27].RD_DATA_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[27].DIST_RAM\,
      Q => \n_0_GEN_FIFO[27].RD_DATA_reg[27]\,
      R => SS(0)
    );
\GEN_FIFO[28].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[28]\,
      DPO => \n_1_GEN_FIFO[28].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[28].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[28].RD_DATA_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[28].DIST_RAM\,
      Q => \GEN_FIFO[28].RD_DATA_reg\,
      R => SS(0)
    );
\GEN_FIFO[2].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[2]\,
      DPO => \n_1_GEN_FIFO[2].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[2].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[2].RD_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[2].DIST_RAM\,
      Q => \n_0_GEN_FIFO[2].RD_DATA_reg[2]\,
      R => SS(0)
    );
\GEN_FIFO[3].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[3]\,
      DPO => \n_1_GEN_FIFO[3].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[3].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[3].RD_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[3].DIST_RAM\,
      Q => \n_0_GEN_FIFO[3].RD_DATA_reg[3]\,
      R => SS(0)
    );
\GEN_FIFO[4].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[4]\,
      DPO => \n_1_GEN_FIFO[4].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[4].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[4].RD_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[4].DIST_RAM\,
      Q => \n_0_GEN_FIFO[4].RD_DATA_reg[4]\,
      R => SS(0)
    );
\GEN_FIFO[5].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[5]\,
      DPO => \n_1_GEN_FIFO[5].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[5].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[5].RD_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[5].DIST_RAM\,
      Q => \n_0_GEN_FIFO[5].RD_DATA_reg[5]\,
      R => SS(0)
    );
\GEN_FIFO[6].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[6]\,
      DPO => \n_1_GEN_FIFO[6].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[6].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[6].RD_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[6].DIST_RAM\,
      Q => \n_0_GEN_FIFO[6].RD_DATA_reg[6]\,
      R => SS(0)
    );
\GEN_FIFO[7].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[7]\,
      DPO => \n_1_GEN_FIFO[7].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[7].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[7].RD_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[7].DIST_RAM\,
      Q => \n_0_GEN_FIFO[7].RD_DATA_reg[7]\,
      R => SS(0)
    );
\GEN_FIFO[9].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[9]\,
      DPO => \n_1_GEN_FIFO[9].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[9].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[9].RD_DATA_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[9].DIST_RAM\,
      Q => \n_0_GEN_FIFO[9].RD_DATA_reg[9]\,
      R => SS(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\I1_DETECTED_WR_REG_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => \n_0_I1_DETECTED_WR_REG_i_2__1\,
      I1 => D5P6_WR_REG,
      I2 => p_11_in,
      I3 => K28P5_WR_REG,
      O => I1_DETECTED_WR
    );
\I1_DETECTED_WR_REG_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
    port map (
      I0 => \n_0_WR_DATA_REG1_reg[6]\,
      I1 => \n_0_WR_DATA_REG1_reg[5]\,
      I2 => \n_0_WR_DATA_REG1_reg[1]\,
      I3 => \n_0_K28P5_WR_REG_i_2__1\,
      O => \n_0_I1_DETECTED_WR_REG_i_2__1\
    );
I1_DETECTED_WR_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => I1_DETECTED_WR,
      Q => I1_DETECTED_WR_REG,
      R => SR(0)
    );
\INSERT_IDLE_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => EVEN,
      I1 => RD_ENABLE0,
      I2 => I1,
      I3 => MGT_RX_RESET1_in,
      O => \n_0_INSERT_IDLE_i_1__3\
    );
INSERT_IDLE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_INSERT_IDLE_i_1__3\,
      Q => INSERT_IDLE,
      R => \<const0>\
    );
\K28P5_WR_REG_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_K28P5_WR_REG_i_2__1\,
      I1 => \n_0_WR_DATA_REG1_reg[1]\,
      I2 => \n_0_WR_DATA_REG1_reg[5]\,
      I3 => \n_0_WR_DATA_REG1_reg[6]\,
      O => p_12_in
    );
\K28P5_WR_REG_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
    port map (
      I0 => p_0_in9_in,
      I1 => \n_0_WR_DATA_REG1_reg[7]\,
      I2 => \n_0_WR_DATA_REG1_reg[0]\,
      I3 => \n_0_WR_DATA_REG1_reg[4]\,
      I4 => \n_0_WR_DATA_REG1_reg[3]\,
      I5 => \n_0_WR_DATA_REG1_reg[2]\,
      O => \n_0_K28P5_WR_REG_i_2__1\
    );
K28P5_WR_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_12_in,
      Q => K28P5_WR_REG,
      R => SR(0)
    );
\RD_ADDR_GRAY[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      I1 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      O => plusOp(1)
    );
\RD_ADDR_GRAY[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      I1 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      O => \n_0_RD_ADDR_GRAY[1]_i_1__1\
    );
\RD_ADDR_GRAY[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_3_in,
      I1 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      O => \n_0_RD_ADDR_GRAY[2]_i_1__1\
    );
\RD_ADDR_GRAY[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_4_in,
      I1 => p_3_in,
      O => \n_0_RD_ADDR_GRAY[3]_i_1__1\
    );
\RD_ADDR_GRAY[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_5_in,
      I1 => p_4_in,
      O => \n_0_RD_ADDR_GRAY[4]_i_1__1\
    );
\RD_ADDR_GRAY[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[6]\,
      I1 => p_5_in,
      O => \n_0_RD_ADDR_GRAY[5]_i_1__1\
    );
\RD_ADDR_GRAY_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => plusOp(1),
      Q => RD_ADDR_GRAY(0),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ADDR_GRAY[1]_i_1__1\,
      Q => RD_ADDR_GRAY(1),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ADDR_GRAY[2]_i_1__1\,
      Q => RD_ADDR_GRAY(2),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ADDR_GRAY[3]_i_1__1\,
      Q => RD_ADDR_GRAY(3),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ADDR_GRAY[4]_i_1__1\,
      Q => RD_ADDR_GRAY(4),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ADDR_GRAY[5]_i_1__1\,
      Q => RD_ADDR_GRAY(5),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ADDR_PLUS2_reg[6]\,
      Q => RD_ADDR_GRAY(6),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_RD_ADDR_PLUS2_reg[0]\,
      Q => RD_ADDR_PLUS1(0),
      S => SS(0)
    );
\RD_ADDR_PLUS1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_RD_ADDR_PLUS2_reg[1]\,
      Q => RD_ADDR_PLUS1(1),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_RD_ADDR_PLUS2_reg[2]\,
      Q => RD_ADDR_PLUS1(2),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_3_in,
      Q => RD_ADDR_PLUS1(3),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_4_in,
      Q => RD_ADDR_PLUS1(4),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_5_in,
      Q => RD_ADDR_PLUS1(5),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_RD_ADDR_PLUS2_reg[6]\,
      Q => RD_ADDR_PLUS1(6),
      R => SS(0)
    );
\RD_ADDR_PLUS2[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      O => plusOp(0)
    );
\RD_ADDR_PLUS2[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      I1 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      I2 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      O => plusOp(2)
    );
\RD_ADDR_PLUS2[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      I1 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      I2 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      I3 => p_3_in,
      O => plusOp(3)
    );
\RD_ADDR_PLUS2[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      I1 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      I2 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      I3 => p_3_in,
      I4 => p_4_in,
      O => plusOp(4)
    );
\RD_ADDR_PLUS2[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => p_3_in,
      I1 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      I2 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      I3 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      I4 => p_4_in,
      I5 => p_5_in,
      O => plusOp(5)
    );
\RD_ADDR_PLUS2[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2[6]_i_2__1\,
      I1 => p_5_in,
      I2 => \n_0_RD_ADDR_PLUS2_reg[6]\,
      O => plusOp(6)
    );
\RD_ADDR_PLUS2[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_4_in,
      I1 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      I2 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      I3 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      I4 => p_3_in,
      O => \n_0_RD_ADDR_PLUS2[6]_i_2__1\
    );
\RD_ADDR_PLUS2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(0),
      Q => \n_0_RD_ADDR_PLUS2_reg[0]\,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(1),
      Q => \n_0_RD_ADDR_PLUS2_reg[1]\,
      S => SS(0)
    );
\RD_ADDR_PLUS2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(2),
      Q => \n_0_RD_ADDR_PLUS2_reg[2]\,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(3),
      Q => p_3_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(4),
      Q => p_4_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(5),
      Q => p_5_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(6),
      Q => \n_0_RD_ADDR_PLUS2_reg[6]\,
      R => SS(0)
    );
\RD_ADDR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(0),
      Q => \n_0_RD_ADDR_reg[0]\,
      R => SS(0)
    );
\RD_ADDR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(1),
      Q => \n_0_RD_ADDR_reg[1]\,
      R => SS(0)
    );
\RD_ADDR_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(2),
      Q => \n_0_RD_ADDR_reg[2]\,
      R => SS(0)
    );
\RD_ADDR_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(3),
      Q => \n_0_RD_ADDR_reg[3]\,
      R => SS(0)
    );
\RD_ADDR_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(4),
      Q => \n_0_RD_ADDR_reg[4]\,
      R => SS(0)
    );
\RD_ADDR_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(5),
      Q => \n_0_RD_ADDR_reg[5]\,
      R => SS(0)
    );
\RD_ADDR_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(6),
      Q => \n_0_RD_ADDR_reg[6]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[0].RD_DATA_reg[0]\,
      Q => \n_0_RD_DATA_REG_reg[0]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[10].RD_DATA_reg[10]\,
      Q => \n_0_RD_DATA_REG_reg[10]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[11].RD_DATA_reg[11]\,
      Q => \n_0_RD_DATA_REG_reg[11]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[12].RD_DATA_reg[12]\,
      Q => \n_0_RD_DATA_REG_reg[12]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[13].RD_DATA_reg[13]\,
      Q => \n_0_RD_DATA_REG_reg[13]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(0),
      Q => \n_0_RD_DATA_REG_reg[16]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(1),
      Q => \n_0_RD_DATA_REG_reg[17]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(2),
      Q => \n_0_RD_DATA_REG_reg[18]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(3),
      Q => \n_0_RD_DATA_REG_reg[19]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[1].RD_DATA_reg[1]\,
      Q => \n_0_RD_DATA_REG_reg[1]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(4),
      Q => \n_0_RD_DATA_REG_reg[20]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(5),
      Q => \n_0_RD_DATA_REG_reg[21]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(6),
      Q => \n_0_RD_DATA_REG_reg[22]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(7),
      Q => \n_0_RD_DATA_REG_reg[23]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[25].RD_DATA_reg[25]\,
      Q => \n_0_RD_DATA_REG_reg[25]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[26].RD_DATA_reg[26]\,
      Q => \n_0_RD_DATA_REG_reg[26]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[27].RD_DATA_reg[27]\,
      Q => \n_0_RD_DATA_REG_reg[27]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \GEN_FIFO[28].RD_DATA_reg\,
      Q => \n_0_RD_DATA_REG_reg[28]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[2].RD_DATA_reg[2]\,
      Q => \n_0_RD_DATA_REG_reg[2]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[3].RD_DATA_reg[3]\,
      Q => \n_0_RD_DATA_REG_reg[3]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[4].RD_DATA_reg[4]\,
      Q => \n_0_RD_DATA_REG_reg[4]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[5].RD_DATA_reg[5]\,
      Q => \n_0_RD_DATA_REG_reg[5]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[6].RD_DATA_reg[6]\,
      Q => \n_0_RD_DATA_REG_reg[6]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[7].RD_DATA_reg[7]\,
      Q => \n_0_RD_DATA_REG_reg[7]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[9].RD_DATA_reg[9]\,
      Q => \n_0_RD_DATA_REG_reg[9]\,
      R => SS(0)
    );
\RD_ENABLE_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_GEN_FIFO[0].RD_DATA_reg[0]\,
      I1 => \n_0_GEN_FIFO[2].RD_DATA_reg[2]\,
      O => \n_0_RD_ENABLE_i_10__1\
    );
\RD_ENABLE_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => EVEN,
      I1 => RD_ENABLE0,
      I2 => I1,
      I3 => MGT_RX_RESET1_in,
      O => \n_0_RD_ENABLE_i_1__1\
    );
\RD_ENABLE_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202000000000000"
    )
    port map (
      I0 => \n_0_RD_ENABLE_i_3__1\,
      I1 => \n_0_RD_ENABLE_i_4__1\,
      I2 => \n_0_RD_ENABLE_i_5__1\,
      I3 => p_2_in(6),
      I4 => \n_0_RD_ENABLE_i_6__1\,
      I5 => \n_0_RD_ENABLE_i_7__1\,
      O => RD_ENABLE0
    );
\RD_ENABLE_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004208400042"
    )
    port map (
      I0 => p_2_in(4),
      I1 => p_2_in(2),
      I2 => p_2_in(0),
      I3 => p_2_in(3),
      I4 => p_2_in(5),
      I5 => p_2_in(6),
      O => \n_0_RD_ENABLE_i_3__1\
    );
\RD_ENABLE_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => RD_OCCUPANCY(4),
      I1 => RD_OCCUPANCY(5),
      I2 => RD_OCCUPANCY(2),
      I3 => RD_OCCUPANCY(1),
      I4 => RD_OCCUPANCY(0),
      I5 => RD_OCCUPANCY(3),
      O => \n_0_RD_ENABLE_i_4__1\
    );
\RD_ENABLE_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => p_2_in(5),
      I1 => p_2_in(4),
      O => \n_0_RD_ENABLE_i_5__1\
    );
\RD_ENABLE_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20080800"
    )
    port map (
      I0 => \n_0_RD_ENABLE_i_8__1\,
      I1 => \n_0_GEN_FIFO[6].RD_DATA_reg[6]\,
      I2 => \n_0_GEN_FIFO[5].RD_DATA_reg[5]\,
      I3 => \n_0_GEN_FIFO[7].RD_DATA_reg[7]\,
      I4 => \n_0_GEN_FIFO[4].RD_DATA_reg[4]\,
      O => \n_0_RD_ENABLE_i_6__1\
    );
\RD_ENABLE_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000060C0000000"
    )
    port map (
      I0 => p_2_in(4),
      I1 => p_2_in(7),
      I2 => \n_0_RD_ENABLE_i_9__1\,
      I3 => \n_0_RD_ENABLE_i_10__1\,
      I4 => \n_0_GEN_FIFO[27].RD_DATA_reg[27]\,
      I5 => p_2_in(6),
      O => \n_0_RD_ENABLE_i_7__1\
    );
\RD_ENABLE_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05008002"
    )
    port map (
      I0 => \n_0_GEN_FIFO[4].RD_DATA_reg[4]\,
      I1 => \n_0_GEN_FIFO[5].RD_DATA_reg[5]\,
      I2 => \n_0_GEN_FIFO[3].RD_DATA_reg[3]\,
      I3 => \n_0_GEN_FIFO[2].RD_DATA_reg[2]\,
      I4 => \n_0_GEN_FIFO[0].RD_DATA_reg[0]\,
      O => \n_0_RD_ENABLE_i_8__1\
    );
\RD_ENABLE_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010100"
    )
    port map (
      I0 => p_2_in(1),
      I1 => \n_0_GEN_FIFO[1].RD_DATA_reg[1]\,
      I2 => RD_OCCUPANCY(6),
      I3 => \n_0_GEN_FIFO[11].RD_DATA_reg[11]\,
      I4 => \n_0_GEN_FIFO[6].RD_DATA_reg[6]\,
      O => \n_0_RD_ENABLE_i_9__1\
    );
RD_ENABLE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ENABLE_i_1__1\,
      Q => RD_ENABLE,
      R => \<const0>\
    );
\RD_OCCUPANCY[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_RD_ADDR_reg[0]\,
      I1 => \n_0_RD_OCCUPANCY[0]_i_2__1\,
      I2 => DATA_OUT,
      O => RD_OCCUPANCY01_out(0)
    );
\RD_OCCUPANCY[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => DATA_OUT1_out,
      I1 => DATA_OUT0_out,
      I2 => DATA_OUT3_out,
      I3 => DATA_OUT2_out,
      I4 => DATA_OUT5_out,
      I5 => DATA_OUT4_out,
      O => \n_0_RD_OCCUPANCY[0]_i_2__1\
    );
\RD_OCCUPANCY[3]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => DATA_OUT5_out,
      I1 => DATA_OUT4_out,
      O => \n_0_RD_OCCUPANCY[3]_i_10__1\
    );
\RD_OCCUPANCY[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => DATA_OUT4_out,
      I1 => DATA_OUT5_out,
      I2 => DATA_OUT2_out,
      I3 => DATA_OUT3_out,
      O => \n_0_RD_OCCUPANCY[3]_i_2__1\
    );
\RD_OCCUPANCY[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => DATA_OUT5_out,
      I1 => DATA_OUT2_out,
      I2 => DATA_OUT1_out,
      I3 => DATA_OUT4_out,
      I4 => DATA_OUT3_out,
      O => \n_0_RD_OCCUPANCY[3]_i_3__1\
    );
\RD_OCCUPANCY[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => DATA_OUT4_out,
      I1 => DATA_OUT5_out,
      I2 => DATA_OUT1_out,
      I3 => DATA_OUT0_out,
      I4 => DATA_OUT3_out,
      I5 => DATA_OUT2_out,
      O => \n_0_RD_OCCUPANCY[3]_i_4__1\
    );
\RD_OCCUPANCY[3]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_RD_OCCUPANCY[0]_i_2__1\,
      I1 => DATA_OUT,
      O => \n_0_RD_OCCUPANCY[3]_i_5__1\
    );
\RD_OCCUPANCY[3]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => DATA_OUT3_out,
      I1 => DATA_OUT2_out,
      I2 => DATA_OUT5_out,
      I3 => DATA_OUT4_out,
      I4 => \n_0_RD_ADDR_reg[3]\,
      O => \n_0_RD_OCCUPANCY[3]_i_6__1\
    );
\RD_OCCUPANCY[3]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => DATA_OUT4_out,
      I1 => DATA_OUT3_out,
      I2 => DATA_OUT2_out,
      I3 => DATA_OUT1_out,
      I4 => \n_0_RD_ADDR_reg[2]\,
      I5 => DATA_OUT5_out,
      O => \n_0_RD_OCCUPANCY[3]_i_7__1\
    );
\RD_OCCUPANCY[3]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => DATA_OUT3_out,
      I1 => DATA_OUT2_out,
      I2 => DATA_OUT1_out,
      I3 => DATA_OUT0_out,
      I4 => \n_0_RD_ADDR_reg[1]\,
      I5 => \n_0_RD_OCCUPANCY[3]_i_10__1\,
      O => \n_0_RD_OCCUPANCY[3]_i_8__1\
    );
\RD_OCCUPANCY[3]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => DATA_OUT,
      I1 => \n_0_RD_OCCUPANCY[0]_i_2__1\,
      I2 => \n_0_RD_ADDR_reg[0]\,
      O => \n_0_RD_OCCUPANCY[3]_i_9__1\
    );
\RD_OCCUPANCY[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => DATA_OUT5_out,
      I1 => DATA_OUT4_out,
      O => \n_0_RD_OCCUPANCY[6]_i_2__1\
    );
\RD_OCCUPANCY[6]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => DATA_OUT5_out,
      I1 => DATA_OUT3_out,
      I2 => DATA_OUT4_out,
      O => \n_0_RD_OCCUPANCY[6]_i_3__1\
    );
\RD_OCCUPANCY[6]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => DATA_OUT5_out,
      I1 => \n_0_RD_ADDR_reg[6]\,
      O => \n_0_RD_OCCUPANCY[6]_i_4__1\
    );
\RD_OCCUPANCY[6]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => DATA_OUT4_out,
      I1 => DATA_OUT5_out,
      I2 => \n_0_RD_ADDR_reg[5]\,
      O => \n_0_RD_OCCUPANCY[6]_i_5__1\
    );
\RD_OCCUPANCY[6]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => DATA_OUT4_out,
      I1 => DATA_OUT3_out,
      I2 => \n_0_RD_ADDR_reg[4]\,
      I3 => DATA_OUT5_out,
      O => \n_0_RD_OCCUPANCY[6]_i_6__1\
    );
\RD_OCCUPANCY_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(0),
      Q => RD_OCCUPANCY(0),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(1),
      Q => RD_OCCUPANCY(1),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(2),
      Q => RD_OCCUPANCY(2),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(3),
      Q => RD_OCCUPANCY(3),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_RD_OCCUPANCY_reg[3]_i_1__1\,
      CO(2) => \n_1_RD_OCCUPANCY_reg[3]_i_1__1\,
      CO(1) => \n_2_RD_OCCUPANCY_reg[3]_i_1__1\,
      CO(0) => \n_3_RD_OCCUPANCY_reg[3]_i_1__1\,
      CYINIT => \<const1>\,
      DI(3) => \n_0_RD_OCCUPANCY[3]_i_2__1\,
      DI(2) => \n_0_RD_OCCUPANCY[3]_i_3__1\,
      DI(1) => \n_0_RD_OCCUPANCY[3]_i_4__1\,
      DI(0) => \n_0_RD_OCCUPANCY[3]_i_5__1\,
      O(3 downto 1) => RD_OCCUPANCY01_out(3 downto 1),
      O(0) => \NLW_RD_OCCUPANCY_reg[3]_i_1__1_O_UNCONNECTED\(0),
      S(3) => \n_0_RD_OCCUPANCY[3]_i_6__1\,
      S(2) => \n_0_RD_OCCUPANCY[3]_i_7__1\,
      S(1) => \n_0_RD_OCCUPANCY[3]_i_8__1\,
      S(0) => \n_0_RD_OCCUPANCY[3]_i_9__1\
    );
\RD_OCCUPANCY_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(4),
      Q => RD_OCCUPANCY(4),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(5),
      Q => RD_OCCUPANCY(5),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(6),
      Q => RD_OCCUPANCY(6),
      S => SS(0)
    );
\RD_OCCUPANCY_reg[6]_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_RD_OCCUPANCY_reg[3]_i_1__1\,
      CO(3 downto 2) => \NLW_RD_OCCUPANCY_reg[6]_i_1__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_RD_OCCUPANCY_reg[6]_i_1__1\,
      CO(0) => \n_3_RD_OCCUPANCY_reg[6]_i_1__1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \n_0_RD_OCCUPANCY[6]_i_2__1\,
      DI(0) => \n_0_RD_OCCUPANCY[6]_i_3__1\,
      O(3) => \NLW_RD_OCCUPANCY_reg[6]_i_1__1_O_UNCONNECTED\(3),
      O(2 downto 0) => RD_OCCUPANCY01_out(6 downto 4),
      S(3) => \<const0>\,
      S(2) => \n_0_RD_OCCUPANCY[6]_i_4__1\,
      S(1) => \n_0_RD_OCCUPANCY[6]_i_5__1\,
      S(0) => \n_0_RD_OCCUPANCY[6]_i_6__1\
    );
\RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__97\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(0),
      data_out => \n_0_RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\
    );
\RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__98\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(1),
      data_out => p_4_in30_in
    );
\RECLOCK_RD_ADDRGRAY[2].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__99\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(2),
      data_out => p_3_in27_in
    );
\RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__100\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(3),
      data_out => p_2_in24_in
    );
\RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__101\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(4),
      data_out => p_1_in21_in
    );
\RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__102\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(5),
      data_out => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\
    );
\RECLOCK_RD_ADDRGRAY[6].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__103\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(6),
      data_out => p_0_in
    );
\RECLOCK_WR_ADDRGRAY[0].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__104\
    port map (
      clk => userclk2,
      data_in => \n_0_WR_ADDR_GRAY_reg[0]\,
      data_out => DATA_OUT
    );
\RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__105\
    port map (
      clk => userclk2,
      data_in => \n_0_WR_ADDR_GRAY_reg[1]\,
      data_out => DATA_OUT0_out
    );
\RECLOCK_WR_ADDRGRAY[2].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__106\
    port map (
      clk => userclk2,
      data_in => \n_0_WR_ADDR_GRAY_reg[2]\,
      data_out => DATA_OUT1_out
    );
\RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__107\
    port map (
      clk => userclk2,
      data_in => \n_0_WR_ADDR_GRAY_reg[3]\,
      data_out => DATA_OUT2_out
    );
\RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__108\
    port map (
      clk => userclk2,
      data_in => \n_0_WR_ADDR_GRAY_reg[4]\,
      data_out => DATA_OUT3_out
    );
\RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__109\
    port map (
      clk => userclk2,
      data_in => \n_0_WR_ADDR_GRAY_reg[5]\,
      data_out => DATA_OUT4_out
    );
\RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__110\
    port map (
      clk => userclk2,
      data_in => DATA_IN,
      data_out => DATA_OUT5_out
    );
\REMOVE_IDLE_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080F0800"
    )
    port map (
      I0 => \n_0_WR_ENABLE_i_2__1\,
      I1 => I1_DETECTED_WR,
      I2 => SR(0),
      I3 => WR_TOGGLE,
      I4 => n_0_REMOVE_IDLE_reg,
      O => \n_0_REMOVE_IDLE_i_1__1\
    );
REMOVE_IDLE_reg: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_REMOVE_IDLE_i_1__1\,
      Q => n_0_REMOVE_IDLE_reg,
      R => \<const0>\
    );
\RXBUFERR_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8002"
    )
    port map (
      I0 => \n_0_RXBUFERR_i_2__1\,
      I1 => RD_OCCUPANCY(2),
      I2 => RD_OCCUPANCY(3),
      I3 => RD_OCCUPANCY(4),
      I4 => \^o1\,
      O => \n_0_RXBUFERR_i_1__1\
    );
\RXBUFERR_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD000000000000BD"
    )
    port map (
      I0 => RD_OCCUPANCY(2),
      I1 => RD_OCCUPANCY(1),
      I2 => RD_OCCUPANCY(0),
      I3 => RD_OCCUPANCY(4),
      I4 => RD_OCCUPANCY(5),
      I5 => RD_OCCUPANCY(6),
      O => \n_0_RXBUFERR_i_2__1\
    );
RXBUFERR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXBUFERR_i_1__1\,
      Q => \^o1\,
      R => SS(0)
    );
\RXCHARISCOMMA_USR_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[28]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[12]\,
      O => \n_0_RXCHARISCOMMA_USR_i_1__1\
    );
RXCHARISCOMMA_USR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXCHARISCOMMA_USR_i_1__1\,
      Q => RXCHARISCOMMA_USR,
      R => SS(0)
    );
\RXCHARISK_USR_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[27]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[11]\,
      O => \n_0_RXCHARISK_USR_i_1__1\
    );
RXCHARISK_USR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXCHARISK_USR_i_1__1\,
      Q => RXCHARISK_USR,
      R => SS(0)
    );
\RXCLKCORCNT[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \^insert_idle_reg\,
      I1 => \^i2\(0),
      I2 => \n_0_RD_DATA_REG_reg[13]\,
      O => \n_0_RXCLKCORCNT[0]_i_1__1\
    );
\RXCLKCORCNT[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A2"
    )
    port map (
      I0 => \^insert_idle_reg\,
      I1 => \n_0_RD_DATA_REG_reg[13]\,
      I2 => \^i2\(0),
      I3 => I1,
      I4 => MGT_RX_RESET1_in,
      O => \n_0_RXCLKCORCNT[1]_i_1__1\
    );
\RXCLKCORCNT[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A2"
    )
    port map (
      I0 => \^insert_idle_reg\,
      I1 => \n_0_RD_DATA_REG_reg[13]\,
      I2 => \^i2\(0),
      I3 => I1,
      I4 => MGT_RX_RESET1_in,
      O => \n_0_RXCLKCORCNT[2]_i_1__1\
    );
\RXCLKCORCNT_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXCLKCORCNT[0]_i_1__1\,
      Q => \^i2\(0),
      R => SS(0)
    );
\RXCLKCORCNT_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXCLKCORCNT[1]_i_1__1\,
      Q => \^i2\(1),
      R => \<const0>\
    );
\RXCLKCORCNT_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXCLKCORCNT[2]_i_1__1\,
      Q => \^i2\(2),
      R => \<const0>\
    );
\RXDATA_USR[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[16]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[0]\,
      O => \n_0_RXDATA_USR[0]_i_1__1\
    );
\RXDATA_USR[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[17]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[1]\,
      O => \n_0_RXDATA_USR[1]_i_1__1\
    );
\RXDATA_USR[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[18]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[2]\,
      O => \n_0_RXDATA_USR[2]_i_1__1\
    );
\RXDATA_USR[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[19]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[3]\,
      O => \n_0_RXDATA_USR[3]_i_1__1\
    );
\RXDATA_USR[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[20]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[4]\,
      O => \n_0_RXDATA_USR[4]_i_1__1\
    );
\RXDATA_USR[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[21]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[5]\,
      O => \n_0_RXDATA_USR[5]_i_1__1\
    );
\RXDATA_USR[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[22]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[6]\,
      O => \n_0_RXDATA_USR[6]_i_1__1\
    );
\RXDATA_USR[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[23]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[7]\,
      O => \n_0_RXDATA_USR[7]_i_1__1\
    );
\RXDATA_USR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[0]_i_1__1\,
      Q => RXDATA_USR(0),
      R => SS(0)
    );
\RXDATA_USR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[1]_i_1__1\,
      Q => RXDATA_USR(1),
      R => SS(0)
    );
\RXDATA_USR_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[2]_i_1__1\,
      Q => RXDATA_USR(2),
      R => SS(0)
    );
\RXDATA_USR_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[3]_i_1__1\,
      Q => RXDATA_USR(3),
      R => SS(0)
    );
\RXDATA_USR_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[4]_i_1__1\,
      Q => RXDATA_USR(4),
      R => SS(0)
    );
\RXDATA_USR_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[5]_i_1__1\,
      Q => RXDATA_USR(5),
      R => SS(0)
    );
\RXDATA_USR_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[6]_i_1__1\,
      Q => RXDATA_USR(6),
      R => SS(0)
    );
\RXDATA_USR_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[7]_i_1__1\,
      Q => RXDATA_USR(7),
      R => SS(0)
    );
\RXDISPERR_USR_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[26]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[10]\,
      O => \n_0_RXDISPERR_USR_i_1__1\
    );
RXDISPERR_USR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDISPERR_USR_i_1__1\,
      Q => RXDISPERR_USR,
      R => SS(0)
    );
\RXNOTINTABLE_USR_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[25]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[9]\,
      O => \n_0_RXNOTINTABLE_USR_i_1__1\
    );
RXNOTINTABLE_USR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXNOTINTABLE_USR_i_1__1\,
      Q => RXNOTINTABLE_USR,
      R => SS(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\WR_ADDR_GRAY[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I1 => p_1_in7_in,
      O => p_0_in6_out(0)
    );
\WR_ADDR_GRAY[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_1_in7_in,
      I1 => p_2_in9_in,
      O => p_0_in6_out(1)
    );
\WR_ADDR_GRAY[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_2_in9_in,
      I1 => p_3_in11_in,
      O => p_0_in6_out(2)
    );
\WR_ADDR_GRAY[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_3_in11_in,
      I1 => p_4_in13_in,
      O => p_0_in6_out(3)
    );
\WR_ADDR_GRAY[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_4_in13_in,
      I1 => p_5_in15_in,
      O => p_0_in6_out(4)
    );
\WR_ADDR_GRAY[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_5_in15_in,
      I1 => p_0_in6_out(6),
      O => p_0_in6_out(5)
    );
\WR_ADDR_GRAY_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(0),
      Q => \n_0_WR_ADDR_GRAY_reg[0]\,
      S => SR(0)
    );
\WR_ADDR_GRAY_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(1),
      Q => \n_0_WR_ADDR_GRAY_reg[1]\,
      R => SR(0)
    );
\WR_ADDR_GRAY_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(2),
      Q => \n_0_WR_ADDR_GRAY_reg[2]\,
      R => SR(0)
    );
\WR_ADDR_GRAY_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(3),
      Q => \n_0_WR_ADDR_GRAY_reg[3]\,
      R => SR(0)
    );
\WR_ADDR_GRAY_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(4),
      Q => \n_0_WR_ADDR_GRAY_reg[4]\,
      R => SR(0)
    );
\WR_ADDR_GRAY_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(5),
      Q => \n_0_WR_ADDR_GRAY_reg[5]\,
      S => SR(0)
    );
\WR_ADDR_GRAY_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(6),
      Q => DATA_IN,
      S => SR(0)
    );
\WR_ADDR_PLUS1_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \n_0_WR_ADDR_PLUS2_reg[0]\,
      Q => WR_ADDR_PLUS1(0),
      S => SR(0)
    );
\WR_ADDR_PLUS1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => p_1_in7_in,
      Q => WR_ADDR_PLUS1(1),
      R => SR(0)
    );
\WR_ADDR_PLUS1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => p_2_in9_in,
      Q => WR_ADDR_PLUS1(2),
      R => SR(0)
    );
\WR_ADDR_PLUS1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => p_3_in11_in,
      Q => WR_ADDR_PLUS1(3),
      R => SR(0)
    );
\WR_ADDR_PLUS1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => p_4_in13_in,
      Q => WR_ADDR_PLUS1(4),
      R => SR(0)
    );
\WR_ADDR_PLUS1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => p_5_in15_in,
      Q => WR_ADDR_PLUS1(5),
      R => SR(0)
    );
\WR_ADDR_PLUS1_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => p_0_in6_out(6),
      Q => WR_ADDR_PLUS1(6),
      S => SR(0)
    );
\WR_ADDR_PLUS2[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      O => \plusOp__0\(0)
    );
\WR_ADDR_PLUS2[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I1 => p_1_in7_in,
      O => \plusOp__0\(1)
    );
\WR_ADDR_PLUS2[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => p_2_in9_in,
      I1 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I2 => p_1_in7_in,
      O => \plusOp__0\(2)
    );
\WR_ADDR_PLUS2[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => p_3_in11_in,
      I1 => p_1_in7_in,
      I2 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I3 => p_2_in9_in,
      O => \plusOp__0\(3)
    );
\WR_ADDR_PLUS2[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => p_2_in9_in,
      I1 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I2 => p_1_in7_in,
      I3 => p_3_in11_in,
      I4 => p_4_in13_in,
      O => \plusOp__0\(4)
    );
\WR_ADDR_PLUS2[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => p_5_in15_in,
      I1 => p_2_in9_in,
      I2 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I3 => p_1_in7_in,
      I4 => p_3_in11_in,
      I5 => p_4_in13_in,
      O => \plusOp__0\(5)
    );
\WR_ADDR_PLUS2[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => p_0_in6_out(6),
      I1 => \n_0_WR_ADDR_PLUS2[6]_i_2__1\,
      I2 => p_5_in15_in,
      O => \plusOp__0\(6)
    );
\WR_ADDR_PLUS2[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_4_in13_in,
      I1 => p_3_in11_in,
      I2 => p_1_in7_in,
      I3 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I4 => p_2_in9_in,
      O => \n_0_WR_ADDR_PLUS2[6]_i_2__1\
    );
\WR_ADDR_PLUS2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(0),
      Q => \n_0_WR_ADDR_PLUS2_reg[0]\,
      R => SR(0)
    );
\WR_ADDR_PLUS2_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(1),
      Q => p_1_in7_in,
      S => SR(0)
    );
\WR_ADDR_PLUS2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(2),
      Q => p_2_in9_in,
      R => SR(0)
    );
\WR_ADDR_PLUS2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(3),
      Q => p_3_in11_in,
      R => SR(0)
    );
\WR_ADDR_PLUS2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(4),
      Q => p_4_in13_in,
      R => SR(0)
    );
\WR_ADDR_PLUS2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(5),
      Q => p_5_in15_in,
      R => SR(0)
    );
\WR_ADDR_PLUS2_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(6),
      Q => p_0_in6_out(6),
      S => SR(0)
    );
\WR_ADDR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(0),
      Q => \n_0_WR_ADDR_reg[0]\,
      R => SR(0)
    );
\WR_ADDR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(1),
      Q => \n_0_WR_ADDR_reg[1]\,
      R => SR(0)
    );
\WR_ADDR_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(2),
      Q => \n_0_WR_ADDR_reg[2]\,
      R => SR(0)
    );
\WR_ADDR_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(3),
      Q => \n_0_WR_ADDR_reg[3]\,
      R => SR(0)
    );
\WR_ADDR_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(4),
      Q => \n_0_WR_ADDR_reg[4]\,
      R => SR(0)
    );
\WR_ADDR_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(5),
      Q => \n_0_WR_ADDR_reg[5]\,
      R => SR(0)
    );
\WR_ADDR_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(6),
      Q => \n_0_WR_ADDR_reg[6]\,
      S => SR(0)
    );
\WR_DATA_REG1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I6(0),
      Q => \n_0_WR_DATA_REG1_reg[0]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I4(0),
      Q => WR_DATA_REG1(10),
      R => SR(0)
    );
\WR_DATA_REG1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I3(0),
      Q => p_0_in9_in,
      R => SR(0)
    );
\WR_DATA_REG1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => Q(0),
      Q => WR_DATA_REG1(12),
      R => SR(0)
    );
\WR_DATA_REG1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I6(1),
      Q => \n_0_WR_DATA_REG1_reg[1]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I6(2),
      Q => \n_0_WR_DATA_REG1_reg[2]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I6(3),
      Q => \n_0_WR_DATA_REG1_reg[3]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I6(4),
      Q => \n_0_WR_DATA_REG1_reg[4]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I6(5),
      Q => \n_0_WR_DATA_REG1_reg[5]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I6(6),
      Q => \n_0_WR_DATA_REG1_reg[6]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I6(7),
      Q => \n_0_WR_DATA_REG1_reg[7]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I5(0),
      Q => WR_DATA_REG1(9),
      R => SR(0)
    );
\WR_DATA_REG2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[0]\,
      Q => WR_DATA_REG2(0),
      R => SR(0)
    );
\WR_DATA_REG2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_DATA_REG1(10),
      Q => WR_DATA_REG2(10),
      R => SR(0)
    );
\WR_DATA_REG2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in9_in,
      Q => WR_DATA_REG2(11),
      R => SR(0)
    );
\WR_DATA_REG2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_DATA_REG1(12),
      Q => WR_DATA_REG2(12),
      R => SR(0)
    );
\WR_DATA_REG2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[1]\,
      Q => WR_DATA_REG2(1),
      R => SR(0)
    );
\WR_DATA_REG2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[2]\,
      Q => WR_DATA_REG2(2),
      R => SR(0)
    );
\WR_DATA_REG2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[3]\,
      Q => WR_DATA_REG2(3),
      R => SR(0)
    );
\WR_DATA_REG2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[4]\,
      Q => WR_DATA_REG2(4),
      R => SR(0)
    );
\WR_DATA_REG2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[5]\,
      Q => WR_DATA_REG2(5),
      R => SR(0)
    );
\WR_DATA_REG2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[6]\,
      Q => WR_DATA_REG2(6),
      R => SR(0)
    );
\WR_DATA_REG2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[7]\,
      Q => WR_DATA_REG2(7),
      R => SR(0)
    );
\WR_DATA_REG2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_DATA_REG1(9),
      Q => WR_DATA_REG2(9),
      R => SR(0)
    );
\WR_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[0]\,
      Q => \n_0_WR_DATA_reg[0]\,
      R => SR(0)
    );
\WR_DATA_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(10),
      Q => \n_0_WR_DATA_reg[10]\,
      R => SR(0)
    );
\WR_DATA_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => p_0_in9_in,
      Q => \n_0_WR_DATA_reg[11]\,
      R => SR(0)
    );
\WR_DATA_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(12),
      Q => \n_0_WR_DATA_reg[12]\,
      R => SR(0)
    );
\WR_DATA_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => n_0_REMOVE_IDLE_reg,
      Q => \n_0_WR_DATA_reg[13]\,
      R => SR(0)
    );
\WR_DATA_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(0),
      Q => \n_0_WR_DATA_reg[16]\,
      R => SR(0)
    );
\WR_DATA_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(1),
      Q => \n_0_WR_DATA_reg[17]\,
      R => SR(0)
    );
\WR_DATA_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(2),
      Q => \n_0_WR_DATA_reg[18]\,
      R => SR(0)
    );
\WR_DATA_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(3),
      Q => \n_0_WR_DATA_reg[19]\,
      R => SR(0)
    );
\WR_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[1]\,
      Q => \n_0_WR_DATA_reg[1]\,
      R => SR(0)
    );
\WR_DATA_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(4),
      Q => \n_0_WR_DATA_reg[20]\,
      R => SR(0)
    );
\WR_DATA_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(5),
      Q => \n_0_WR_DATA_reg[21]\,
      R => SR(0)
    );
\WR_DATA_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(6),
      Q => \n_0_WR_DATA_reg[22]\,
      R => SR(0)
    );
\WR_DATA_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(7),
      Q => \n_0_WR_DATA_reg[23]\,
      R => SR(0)
    );
\WR_DATA_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(9),
      Q => \n_0_WR_DATA_reg[25]\,
      R => SR(0)
    );
\WR_DATA_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(10),
      Q => \n_0_WR_DATA_reg[26]\,
      R => SR(0)
    );
\WR_DATA_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(11),
      Q => \n_0_WR_DATA_reg[27]\,
      R => SR(0)
    );
\WR_DATA_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(12),
      Q => \n_0_WR_DATA_reg[28]\,
      R => SR(0)
    );
\WR_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[2]\,
      Q => \n_0_WR_DATA_reg[2]\,
      R => SR(0)
    );
\WR_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[3]\,
      Q => \n_0_WR_DATA_reg[3]\,
      R => SR(0)
    );
\WR_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[4]\,
      Q => \n_0_WR_DATA_reg[4]\,
      R => SR(0)
    );
\WR_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[5]\,
      Q => \n_0_WR_DATA_reg[5]\,
      R => SR(0)
    );
\WR_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[6]\,
      Q => \n_0_WR_DATA_reg[6]\,
      R => SR(0)
    );
\WR_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[7]\,
      Q => \n_0_WR_DATA_reg[7]\,
      R => SR(0)
    );
\WR_DATA_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(9),
      Q => \n_0_WR_DATA_reg[9]\,
      R => SR(0)
    );
\WR_ENABLE_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
    port map (
      I0 => \n_0_WR_ENABLE_i_2__1\,
      I1 => I1_DETECTED_WR,
      I2 => WR_TOGGLE,
      I3 => SR(0),
      O => WR_ENABLE0
    );
\WR_ENABLE_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => \n_0_WR_ENABLE_i_3__1\,
      I1 => WR_TOGGLE,
      I2 => WR_OCCUPANCY(6),
      I3 => n_0_REMOVE_IDLE_reg,
      I4 => I1_DETECTED_WR_REG,
      O => \n_0_WR_ENABLE_i_2__1\
    );
\WR_ENABLE_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => WR_OCCUPANCY(4),
      I1 => WR_OCCUPANCY(1),
      I2 => WR_OCCUPANCY(3),
      I3 => WR_OCCUPANCY(5),
      I4 => WR_OCCUPANCY(2),
      O => \n_0_WR_ENABLE_i_3__1\
    );
WR_ENABLE_reg: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_ENABLE0,
      Q => WR_ENABLE,
      R => \<const0>\
    );
\WR_OCCUPANCY[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => \n_0_WR_ADDR_reg[3]\,
      I1 => p_1_in21_in,
      I2 => p_2_in24_in,
      I3 => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\,
      I4 => p_0_in,
      O => \n_0_WR_OCCUPANCY[3]_i_2__1\
    );
\WR_OCCUPANCY[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\,
      I1 => p_0_in,
      I2 => p_1_in21_in,
      I3 => p_2_in24_in,
      I4 => \n_0_WR_ADDR_reg[2]\,
      I5 => p_3_in27_in,
      O => \n_0_WR_OCCUPANCY[3]_i_3__1\
    );
\WR_OCCUPANCY[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => \n_0_WR_ADDR_reg[1]\,
      I1 => p_2_in24_in,
      I2 => p_1_in21_in,
      I3 => \n_0_WR_OCCUPANCY[3]_i_6__1\,
      I4 => p_3_in27_in,
      I5 => p_4_in30_in,
      O => \n_0_WR_OCCUPANCY[3]_i_4__1\
    );
\WR_OCCUPANCY[3]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\,
      I1 => p_4_in30_in,
      I2 => p_3_in27_in,
      I3 => \n_0_WR_OCCUPANCY[3]_i_7__1\,
      I4 => \n_0_WR_ADDR_reg[0]\,
      O => \n_0_WR_OCCUPANCY[3]_i_5__1\
    );
\WR_OCCUPANCY[3]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\,
      I1 => p_0_in,
      O => \n_0_WR_OCCUPANCY[3]_i_6__1\
    );
\WR_OCCUPANCY[3]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => p_0_in,
      I1 => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\,
      I2 => p_2_in24_in,
      I3 => p_1_in21_in,
      O => \n_0_WR_OCCUPANCY[3]_i_7__1\
    );
\WR_OCCUPANCY[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_WR_ADDR_reg[6]\,
      I1 => p_0_in,
      O => \n_0_WR_OCCUPANCY[6]_i_2__1\
    );
\WR_OCCUPANCY[6]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \n_0_WR_ADDR_reg[5]\,
      I1 => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\,
      I2 => p_0_in,
      O => \n_0_WR_OCCUPANCY[6]_i_3__1\
    );
\WR_OCCUPANCY[6]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => p_0_in,
      I1 => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\,
      I2 => \n_0_WR_ADDR_reg[4]\,
      I3 => p_1_in21_in,
      O => \n_0_WR_OCCUPANCY[6]_i_4__1\
    );
\WR_OCCUPANCY_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_OCCUPANCY00_out(1),
      Q => WR_OCCUPANCY(1),
      R => SR(0)
    );
\WR_OCCUPANCY_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_OCCUPANCY00_out(2),
      Q => WR_OCCUPANCY(2),
      R => SR(0)
    );
\WR_OCCUPANCY_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_OCCUPANCY00_out(3),
      Q => WR_OCCUPANCY(3),
      R => SR(0)
    );
\WR_OCCUPANCY_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_WR_OCCUPANCY_reg[3]_i_1__1\,
      CO(2) => \n_1_WR_OCCUPANCY_reg[3]_i_1__1\,
      CO(1) => \n_2_WR_OCCUPANCY_reg[3]_i_1__1\,
      CO(0) => \n_3_WR_OCCUPANCY_reg[3]_i_1__1\,
      CYINIT => \<const1>\,
      DI(3) => \n_0_WR_ADDR_reg[3]\,
      DI(2) => \n_0_WR_ADDR_reg[2]\,
      DI(1) => \n_0_WR_ADDR_reg[1]\,
      DI(0) => \n_0_WR_ADDR_reg[0]\,
      O(3 downto 1) => WR_OCCUPANCY00_out(3 downto 1),
      O(0) => \NLW_WR_OCCUPANCY_reg[3]_i_1__1_O_UNCONNECTED\(0),
      S(3) => \n_0_WR_OCCUPANCY[3]_i_2__1\,
      S(2) => \n_0_WR_OCCUPANCY[3]_i_3__1\,
      S(1) => \n_0_WR_OCCUPANCY[3]_i_4__1\,
      S(0) => \n_0_WR_OCCUPANCY[3]_i_5__1\
    );
\WR_OCCUPANCY_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_OCCUPANCY00_out(4),
      Q => WR_OCCUPANCY(4),
      R => SR(0)
    );
\WR_OCCUPANCY_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_OCCUPANCY00_out(5),
      Q => WR_OCCUPANCY(5),
      R => SR(0)
    );
\WR_OCCUPANCY_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_OCCUPANCY00_out(6),
      Q => WR_OCCUPANCY(6),
      S => SR(0)
    );
\WR_OCCUPANCY_reg[6]_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_WR_OCCUPANCY_reg[3]_i_1__1\,
      CO(3 downto 2) => \NLW_WR_OCCUPANCY_reg[6]_i_1__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_WR_OCCUPANCY_reg[6]_i_1__1\,
      CO(0) => \n_3_WR_OCCUPANCY_reg[6]_i_1__1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \n_0_WR_ADDR_reg[5]\,
      DI(0) => \n_0_WR_ADDR_reg[4]\,
      O(3) => \NLW_WR_OCCUPANCY_reg[6]_i_1__1_O_UNCONNECTED\(3),
      O(2 downto 0) => WR_OCCUPANCY00_out(6 downto 4),
      S(3) => \<const0>\,
      S(2) => \n_0_WR_OCCUPANCY[6]_i_2__1\,
      S(1) => \n_0_WR_OCCUPANCY[6]_i_3__1\,
      S(0) => \n_0_WR_OCCUPANCY[6]_i_4__1\
    );
\WR_TOGGLE_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => WR_TOGGLE,
      O => \n_0_WR_TOGGLE_i_1__1\
    );
WR_TOGGLE_reg: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_TOGGLE_i_1__1\,
      Q => WR_TOGGLE,
      S => SR(0)
    );
insert_idle_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => INSERT_IDLE,
      Q => \^insert_idle_reg\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiQSGMII_RX_ELASTIC_BUFFER_20 is
  port (
    RXCHARISCOMMA_USR : out STD_LOGIC;
    RXCHARISK_USR : out STD_LOGIC;
    RXDISPERR_USR : out STD_LOGIC;
    RXNOTINTABLE_USR : out STD_LOGIC;
    I2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    RXDATA_USR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O1 : out STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmiiQSGMII_RX_ELASTIC_BUFFER_20 : entity is "QSGMII_RX_ELASTIC_BUFFER";
end quadsgmiiQSGMII_RX_ELASTIC_BUFFER_20;

architecture STRUCTURE of quadsgmiiQSGMII_RX_ELASTIC_BUFFER_20 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal D5P6_WR_REG : STD_LOGIC;
  signal DATA_IN : STD_LOGIC;
  signal DATA_OUT : STD_LOGIC;
  signal DATA_OUT0_out : STD_LOGIC;
  signal DATA_OUT1_out : STD_LOGIC;
  signal DATA_OUT2_out : STD_LOGIC;
  signal DATA_OUT3_out : STD_LOGIC;
  signal DATA_OUT4_out : STD_LOGIC;
  signal DATA_OUT5_out : STD_LOGIC;
  signal EVEN : STD_LOGIC;
  signal \GEN_FIFO[28].RD_DATA_reg\ : STD_LOGIC;
  signal I1_DETECTED_WR : STD_LOGIC;
  signal I1_DETECTED_WR_REG : STD_LOGIC;
  signal \^i2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal INSERT_IDLE : STD_LOGIC;
  signal K28P5_WR_REG : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal RD_ADDR_GRAY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_ADDR_PLUS1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_ENABLE : STD_LOGIC;
  signal RD_ENABLE0 : STD_LOGIC;
  signal RD_OCCUPANCY : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal RD_OCCUPANCY01_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal WR_ADDR_PLUS1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal WR_DATA_REG1 : STD_LOGIC_VECTOR ( 12 downto 9 );
  signal WR_DATA_REG2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal WR_ENABLE : STD_LOGIC;
  signal WR_ENABLE0 : STD_LOGIC;
  signal WR_OCCUPANCY : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal WR_OCCUPANCY00_out : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal WR_TOGGLE : STD_LOGIC;
  signal \^insert_idle_reg\ : STD_LOGIC;
  signal \n_0_D5P6_WR_REG_i_2__2\ : STD_LOGIC;
  signal \n_0_EVEN_i_1__2\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[0].RD_DATA_reg[0]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[10].RD_DATA_reg[10]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[11].RD_DATA_reg[11]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[12].RD_DATA_reg[12]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[13].RD_DATA_reg[13]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[1].RD_DATA_reg[1]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[25].RD_DATA_reg[25]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[26].RD_DATA_reg[26]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[27].RD_DATA_reg[27]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[2].RD_DATA_reg[2]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[3].RD_DATA_reg[3]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[4].RD_DATA_reg[4]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[5].RD_DATA_reg[5]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[6].RD_DATA_reg[6]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[7].RD_DATA_reg[7]\ : STD_LOGIC;
  signal \n_0_GEN_FIFO[9].RD_DATA_reg[9]\ : STD_LOGIC;
  signal \n_0_I1_DETECTED_WR_REG_i_2__2\ : STD_LOGIC;
  signal \n_0_INSERT_IDLE_i_1__5\ : STD_LOGIC;
  signal \n_0_K28P5_WR_REG_i_2__2\ : STD_LOGIC;
  signal \n_0_RD_ADDR_GRAY[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_RD_ADDR_GRAY[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_RD_ADDR_GRAY[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_RD_ADDR_GRAY[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_RD_ADDR_GRAY[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_RD_ADDR_PLUS2[6]_i_2__2\ : STD_LOGIC;
  signal \n_0_RD_ADDR_PLUS2_reg[0]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_PLUS2_reg[1]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_PLUS2_reg[2]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_PLUS2_reg[6]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[0]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[1]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[2]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[3]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[4]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[5]\ : STD_LOGIC;
  signal \n_0_RD_ADDR_reg[6]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[0]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[10]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[11]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[12]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[13]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[16]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[17]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[18]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[19]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[1]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[20]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[21]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[22]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[23]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[25]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[26]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[27]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[28]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[2]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[3]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[4]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[5]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[6]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[7]\ : STD_LOGIC;
  signal \n_0_RD_DATA_REG_reg[9]\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_10__2\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_1__2\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_3__2\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_4__2\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_5__2\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_6__2\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_7__2\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_8__2\ : STD_LOGIC;
  signal \n_0_RD_ENABLE_i_9__2\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_10__2\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_2__2\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_3__2\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_4__2\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_5__2\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_6__2\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_7__2\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_8__2\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[3]_i_9__2\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[6]_i_2__2\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[6]_i_3__2\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[6]_i_4__2\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[6]_i_5__2\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY[6]_i_6__2\ : STD_LOGIC;
  signal \n_0_RD_OCCUPANCY_reg[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\ : STD_LOGIC;
  signal \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\ : STD_LOGIC;
  signal \n_0_REMOVE_IDLE_i_1__2\ : STD_LOGIC;
  signal n_0_REMOVE_IDLE_reg : STD_LOGIC;
  signal \n_0_RXBUFERR_i_1__2\ : STD_LOGIC;
  signal \n_0_RXBUFERR_i_2__2\ : STD_LOGIC;
  signal \n_0_RXCHARISCOMMA_USR_i_1__2\ : STD_LOGIC;
  signal \n_0_RXCHARISK_USR_i_1__2\ : STD_LOGIC;
  signal \n_0_RXCLKCORCNT[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_RXCLKCORCNT[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_RXCLKCORCNT[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_RXDATA_USR[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_RXDISPERR_USR_i_1__2\ : STD_LOGIC;
  signal \n_0_RXNOTINTABLE_USR_i_1__2\ : STD_LOGIC;
  signal \n_0_WR_ADDR_GRAY_reg[0]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_GRAY_reg[1]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_GRAY_reg[2]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_GRAY_reg[3]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_GRAY_reg[4]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_GRAY_reg[5]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_PLUS2[6]_i_2__2\ : STD_LOGIC;
  signal \n_0_WR_ADDR_PLUS2_reg[0]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[0]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[1]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[2]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[3]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[4]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[5]\ : STD_LOGIC;
  signal \n_0_WR_ADDR_reg[6]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[0]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[1]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[2]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[3]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[4]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[5]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[6]\ : STD_LOGIC;
  signal \n_0_WR_DATA_REG1_reg[7]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[0]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[10]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[11]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[12]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[13]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[16]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[17]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[18]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[19]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[1]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[20]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[21]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[22]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[23]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[25]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[26]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[27]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[28]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[2]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[3]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[4]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[5]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[6]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[7]\ : STD_LOGIC;
  signal \n_0_WR_DATA_reg[9]\ : STD_LOGIC;
  signal \n_0_WR_ENABLE_i_2__2\ : STD_LOGIC;
  signal \n_0_WR_ENABLE_i_3__2\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[3]_i_2__2\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[3]_i_3__2\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[3]_i_4__2\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[3]_i_5__2\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[3]_i_6__2\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[3]_i_7__2\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[6]_i_2__2\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[6]_i_3__2\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY[6]_i_4__2\ : STD_LOGIC;
  signal \n_0_WR_OCCUPANCY_reg[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_WR_TOGGLE_i_1__2\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[0].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[10].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[11].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[12].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[13].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[16].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[17].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[18].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[19].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[1].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[20].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[21].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[22].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[23].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[25].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[26].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[27].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[28].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[2].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[3].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[4].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[5].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[6].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[7].DIST_RAM\ : STD_LOGIC;
  signal \n_1_GEN_FIFO[9].DIST_RAM\ : STD_LOGIC;
  signal \n_1_RD_OCCUPANCY_reg[3]_i_1__2\ : STD_LOGIC;
  signal \n_1_WR_OCCUPANCY_reg[3]_i_1__2\ : STD_LOGIC;
  signal \n_2_RD_OCCUPANCY_reg[3]_i_1__2\ : STD_LOGIC;
  signal \n_2_RD_OCCUPANCY_reg[6]_i_1__2\ : STD_LOGIC;
  signal \n_2_WR_OCCUPANCY_reg[3]_i_1__2\ : STD_LOGIC;
  signal \n_2_WR_OCCUPANCY_reg[6]_i_1__2\ : STD_LOGIC;
  signal \n_3_RD_OCCUPANCY_reg[3]_i_1__2\ : STD_LOGIC;
  signal \n_3_RD_OCCUPANCY_reg[6]_i_1__2\ : STD_LOGIC;
  signal \n_3_WR_OCCUPANCY_reg[3]_i_1__2\ : STD_LOGIC;
  signal \n_3_WR_OCCUPANCY_reg[6]_i_1__2\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in6_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in9_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_1_in21_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in24_in : STD_LOGIC;
  signal p_2_in9_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in11_in : STD_LOGIC;
  signal p_3_in27_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in13_in : STD_LOGIC;
  signal p_4_in30_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_5_in15_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_GEN_FIFO[0].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[10].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[11].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[12].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[13].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[16].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[17].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[18].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[19].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[1].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[20].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[21].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[22].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[23].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[25].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[26].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[27].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[28].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[2].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[3].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[4].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[5].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[6].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[7].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_FIFO[9].DIST_RAM_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_RD_OCCUPANCY_reg[3]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_RD_OCCUPANCY_reg[6]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_RD_OCCUPANCY_reg[6]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_WR_OCCUPANCY_reg[3]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_WR_OCCUPANCY_reg[6]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_WR_OCCUPANCY_reg[6]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \GEN_FIFO[0].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[10].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[11].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[12].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[13].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[16].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[17].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[18].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[19].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[1].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[20].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[21].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[22].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[23].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[25].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[26].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[27].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[28].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[2].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[3].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[4].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[5].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[6].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[7].DIST_RAM\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \GEN_FIFO[9].DIST_RAM\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \I1_DETECTED_WR_REG_i_2__2\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \INSERT_IDLE_i_1__5\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \K28P5_WR_REG_i_1__2\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[0]_i_1__2\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[1]_i_1__2\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[2]_i_1__2\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[3]_i_1__2\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[4]_i_1__2\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \RD_ADDR_GRAY[5]_i_1__2\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[2]_i_1__2\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[3]_i_1__2\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[4]_i_1__2\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \RD_ADDR_PLUS2[6]_i_2__2\ : label is "soft_lutpair623";
  attribute counter : integer;
  attribute counter of \RD_ADDR_PLUS2_reg[0]\ : label is 31;
  attribute counter of \RD_ADDR_PLUS2_reg[1]\ : label is 31;
  attribute counter of \RD_ADDR_PLUS2_reg[2]\ : label is 31;
  attribute counter of \RD_ADDR_PLUS2_reg[3]\ : label is 31;
  attribute counter of \RD_ADDR_PLUS2_reg[4]\ : label is 31;
  attribute counter of \RD_ADDR_PLUS2_reg[5]\ : label is 31;
  attribute counter of \RD_ADDR_PLUS2_reg[6]\ : label is 31;
  attribute SOFT_HLUTNM of \RD_ENABLE_i_10__2\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \RD_ENABLE_i_1__2\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \RD_ENABLE_i_8__2\ : label is "soft_lutpair624";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE : string;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[2].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[2].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_RD_ADDRGRAY[6].SYNC_RD_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_RD_ADDRGRAY[6].SYNC_RD_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[0].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[0].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[2].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[2].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute DONT_TOUCH of \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY\ : label is true;
  attribute INITIALISE of \RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY\ : label is "2'b00";
  attribute SOFT_HLUTNM of \REMOVE_IDLE_i_1__2\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \RXCHARISCOMMA_USR_i_1__2\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \RXCHARISK_USR_i_1__2\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \RXCLKCORCNT[1]_i_1__2\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \RXCLKCORCNT[2]_i_1__2\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \RXDATA_USR[0]_i_1__2\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \RXDATA_USR[1]_i_1__2\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \RXDATA_USR[2]_i_1__2\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \RXDATA_USR[3]_i_1__2\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \RXDATA_USR[4]_i_1__2\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \RXDATA_USR[5]_i_1__2\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \RXDATA_USR[6]_i_1__2\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \RXDATA_USR[7]_i_1__2\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \RXDISPERR_USR_i_1__2\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \RXNOTINTABLE_USR_i_1__2\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[2]_i_1__2\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \WR_ADDR_GRAY[3]_i_1__2\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[2]_i_1__2\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[3]_i_1__2\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[4]_i_1__2\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \WR_ADDR_PLUS2[6]_i_2__2\ : label is "soft_lutpair622";
  attribute counter of \WR_ADDR_PLUS2_reg[0]\ : label is 32;
  attribute counter of \WR_ADDR_PLUS2_reg[1]\ : label is 32;
  attribute counter of \WR_ADDR_PLUS2_reg[2]\ : label is 32;
  attribute counter of \WR_ADDR_PLUS2_reg[3]\ : label is 32;
  attribute counter of \WR_ADDR_PLUS2_reg[4]\ : label is 32;
  attribute counter of \WR_ADDR_PLUS2_reg[5]\ : label is 32;
  attribute counter of \WR_ADDR_PLUS2_reg[6]\ : label is 32;
  attribute SOFT_HLUTNM of \WR_ENABLE_i_1__2\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \WR_ENABLE_i_2__2\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \WR_OCCUPANCY[3]_i_6__2\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \WR_OCCUPANCY[3]_i_7__2\ : label is "soft_lutpair631";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \WR_TOGGLE_i_1__2\ : label is true;
  attribute SOFT_HLUTNM of \WR_TOGGLE_i_1__2\ : label is "soft_lutpair626";
begin
  I2(2 downto 0) <= \^i2\(2 downto 0);
  O1 <= \^o1\;
\D5P6_WR_REG_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000020"
    )
    port map (
      I0 => \n_0_D5P6_WR_REG_i_2__2\,
      I1 => \n_0_WR_DATA_REG1_reg[7]\,
      I2 => \n_0_WR_DATA_REG1_reg[4]\,
      I3 => \n_0_WR_DATA_REG1_reg[2]\,
      I4 => \n_0_WR_DATA_REG1_reg[0]\,
      O => p_11_in
    );
\D5P6_WR_REG_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_WR_DATA_REG1_reg[6]\,
      I1 => \n_0_WR_DATA_REG1_reg[3]\,
      I2 => \n_0_WR_DATA_REG1_reg[1]\,
      I3 => \n_0_WR_DATA_REG1_reg[5]\,
      I4 => p_0_in9_in,
      O => \n_0_D5P6_WR_REG_i_2__2\
    );
D5P6_WR_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_11_in,
      Q => D5P6_WR_REG,
      R => SR(0)
    );
\EVEN_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => EVEN,
      O => \n_0_EVEN_i_1__2\
    );
EVEN_reg: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_EVEN_i_1__2\,
      Q => EVEN,
      S => SS(0)
    );
\GEN_FIFO[0].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[0]\,
      DPO => \n_1_GEN_FIFO[0].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[0].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[0].RD_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[0].DIST_RAM\,
      Q => \n_0_GEN_FIFO[0].RD_DATA_reg[0]\,
      R => SS(0)
    );
\GEN_FIFO[10].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[10]\,
      DPO => \n_1_GEN_FIFO[10].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[10].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[10].RD_DATA_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[10].DIST_RAM\,
      Q => \n_0_GEN_FIFO[10].RD_DATA_reg[10]\,
      R => SS(0)
    );
\GEN_FIFO[11].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[11]\,
      DPO => \n_1_GEN_FIFO[11].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[11].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[11].RD_DATA_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[11].DIST_RAM\,
      Q => \n_0_GEN_FIFO[11].RD_DATA_reg[11]\,
      R => SS(0)
    );
\GEN_FIFO[12].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[12]\,
      DPO => \n_1_GEN_FIFO[12].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[12].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[12].RD_DATA_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[12].DIST_RAM\,
      Q => \n_0_GEN_FIFO[12].RD_DATA_reg[12]\,
      R => SS(0)
    );
\GEN_FIFO[13].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[13]\,
      DPO => \n_1_GEN_FIFO[13].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[13].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[13].RD_DATA_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[13].DIST_RAM\,
      Q => \n_0_GEN_FIFO[13].RD_DATA_reg[13]\,
      R => SS(0)
    );
\GEN_FIFO[16].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[16]\,
      DPO => \n_1_GEN_FIFO[16].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[16].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[16].RD_DATA_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[16].DIST_RAM\,
      Q => p_2_in(0),
      R => SS(0)
    );
\GEN_FIFO[17].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[17]\,
      DPO => \n_1_GEN_FIFO[17].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[17].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[17].RD_DATA_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[17].DIST_RAM\,
      Q => p_2_in(1),
      R => SS(0)
    );
\GEN_FIFO[18].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[18]\,
      DPO => \n_1_GEN_FIFO[18].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[18].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[18].RD_DATA_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[18].DIST_RAM\,
      Q => p_2_in(2),
      R => SS(0)
    );
\GEN_FIFO[19].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[19]\,
      DPO => \n_1_GEN_FIFO[19].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[19].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[19].RD_DATA_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[19].DIST_RAM\,
      Q => p_2_in(3),
      R => SS(0)
    );
\GEN_FIFO[1].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[1]\,
      DPO => \n_1_GEN_FIFO[1].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[1].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[1].RD_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[1].DIST_RAM\,
      Q => \n_0_GEN_FIFO[1].RD_DATA_reg[1]\,
      R => SS(0)
    );
\GEN_FIFO[20].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[20]\,
      DPO => \n_1_GEN_FIFO[20].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[20].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[20].RD_DATA_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[20].DIST_RAM\,
      Q => p_2_in(4),
      R => SS(0)
    );
\GEN_FIFO[21].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[21]\,
      DPO => \n_1_GEN_FIFO[21].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[21].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[21].RD_DATA_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[21].DIST_RAM\,
      Q => p_2_in(5),
      R => SS(0)
    );
\GEN_FIFO[22].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[22]\,
      DPO => \n_1_GEN_FIFO[22].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[22].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[22].RD_DATA_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[22].DIST_RAM\,
      Q => p_2_in(6),
      R => SS(0)
    );
\GEN_FIFO[23].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[23]\,
      DPO => \n_1_GEN_FIFO[23].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[23].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[23].RD_DATA_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[23].DIST_RAM\,
      Q => p_2_in(7),
      R => SS(0)
    );
\GEN_FIFO[25].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[25]\,
      DPO => \n_1_GEN_FIFO[25].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[25].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[25].RD_DATA_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[25].DIST_RAM\,
      Q => \n_0_GEN_FIFO[25].RD_DATA_reg[25]\,
      R => SS(0)
    );
\GEN_FIFO[26].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[26]\,
      DPO => \n_1_GEN_FIFO[26].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[26].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[26].RD_DATA_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[26].DIST_RAM\,
      Q => \n_0_GEN_FIFO[26].RD_DATA_reg[26]\,
      R => SS(0)
    );
\GEN_FIFO[27].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[27]\,
      DPO => \n_1_GEN_FIFO[27].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[27].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[27].RD_DATA_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[27].DIST_RAM\,
      Q => \n_0_GEN_FIFO[27].RD_DATA_reg[27]\,
      R => SS(0)
    );
\GEN_FIFO[28].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[28]\,
      DPO => \n_1_GEN_FIFO[28].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[28].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[28].RD_DATA_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[28].DIST_RAM\,
      Q => \GEN_FIFO[28].RD_DATA_reg\,
      R => SS(0)
    );
\GEN_FIFO[2].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[2]\,
      DPO => \n_1_GEN_FIFO[2].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[2].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[2].RD_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[2].DIST_RAM\,
      Q => \n_0_GEN_FIFO[2].RD_DATA_reg[2]\,
      R => SS(0)
    );
\GEN_FIFO[3].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[3]\,
      DPO => \n_1_GEN_FIFO[3].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[3].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[3].RD_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[3].DIST_RAM\,
      Q => \n_0_GEN_FIFO[3].RD_DATA_reg[3]\,
      R => SS(0)
    );
\GEN_FIFO[4].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[4]\,
      DPO => \n_1_GEN_FIFO[4].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[4].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[4].RD_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[4].DIST_RAM\,
      Q => \n_0_GEN_FIFO[4].RD_DATA_reg[4]\,
      R => SS(0)
    );
\GEN_FIFO[5].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[5]\,
      DPO => \n_1_GEN_FIFO[5].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[5].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[5].RD_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[5].DIST_RAM\,
      Q => \n_0_GEN_FIFO[5].RD_DATA_reg[5]\,
      R => SS(0)
    );
\GEN_FIFO[6].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[6]\,
      DPO => \n_1_GEN_FIFO[6].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[6].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[6].RD_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[6].DIST_RAM\,
      Q => \n_0_GEN_FIFO[6].RD_DATA_reg[6]\,
      R => SS(0)
    );
\GEN_FIFO[7].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[7]\,
      DPO => \n_1_GEN_FIFO[7].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[7].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[7].RD_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[7].DIST_RAM\,
      Q => \n_0_GEN_FIFO[7].RD_DATA_reg[7]\,
      R => SS(0)
    );
\GEN_FIFO[9].DIST_RAM\: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000",
      IS_WCLK_INVERTED => '0'
    )
    port map (
      A(6) => \n_0_WR_ADDR_reg[6]\,
      A(5) => \n_0_WR_ADDR_reg[5]\,
      A(4) => \n_0_WR_ADDR_reg[4]\,
      A(3) => \n_0_WR_ADDR_reg[3]\,
      A(2) => \n_0_WR_ADDR_reg[2]\,
      A(1) => \n_0_WR_ADDR_reg[1]\,
      A(0) => \n_0_WR_ADDR_reg[0]\,
      D => \n_0_WR_DATA_reg[9]\,
      DPO => \n_1_GEN_FIFO[9].DIST_RAM\,
      DPRA(6) => \n_0_RD_ADDR_reg[6]\,
      DPRA(5) => \n_0_RD_ADDR_reg[5]\,
      DPRA(4) => \n_0_RD_ADDR_reg[4]\,
      DPRA(3) => \n_0_RD_ADDR_reg[3]\,
      DPRA(2) => \n_0_RD_ADDR_reg[2]\,
      DPRA(1) => \n_0_RD_ADDR_reg[1]\,
      DPRA(0) => \n_0_RD_ADDR_reg[0]\,
      SPO => \NLW_GEN_FIFO[9].DIST_RAM_SPO_UNCONNECTED\,
      WCLK => rxuserclk2,
      WE => WR_ENABLE
    );
\GEN_FIFO[9].RD_DATA_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_1_GEN_FIFO[9].DIST_RAM\,
      Q => \n_0_GEN_FIFO[9].RD_DATA_reg[9]\,
      R => SS(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\I1_DETECTED_WR_REG_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
    port map (
      I0 => \n_0_I1_DETECTED_WR_REG_i_2__2\,
      I1 => D5P6_WR_REG,
      I2 => p_11_in,
      I3 => K28P5_WR_REG,
      O => I1_DETECTED_WR
    );
\I1_DETECTED_WR_REG_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
    port map (
      I0 => \n_0_WR_DATA_REG1_reg[6]\,
      I1 => \n_0_WR_DATA_REG1_reg[5]\,
      I2 => \n_0_WR_DATA_REG1_reg[1]\,
      I3 => \n_0_K28P5_WR_REG_i_2__2\,
      O => \n_0_I1_DETECTED_WR_REG_i_2__2\
    );
I1_DETECTED_WR_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => I1_DETECTED_WR,
      Q => I1_DETECTED_WR_REG,
      R => SR(0)
    );
\INSERT_IDLE_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => EVEN,
      I1 => RD_ENABLE0,
      I2 => I1,
      I3 => I3,
      O => \n_0_INSERT_IDLE_i_1__5\
    );
INSERT_IDLE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_INSERT_IDLE_i_1__5\,
      Q => INSERT_IDLE,
      R => \<const0>\
    );
\K28P5_WR_REG_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_K28P5_WR_REG_i_2__2\,
      I1 => \n_0_WR_DATA_REG1_reg[1]\,
      I2 => \n_0_WR_DATA_REG1_reg[5]\,
      I3 => \n_0_WR_DATA_REG1_reg[6]\,
      O => p_12_in
    );
\K28P5_WR_REG_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
    port map (
      I0 => p_0_in9_in,
      I1 => \n_0_WR_DATA_REG1_reg[7]\,
      I2 => \n_0_WR_DATA_REG1_reg[0]\,
      I3 => \n_0_WR_DATA_REG1_reg[4]\,
      I4 => \n_0_WR_DATA_REG1_reg[3]\,
      I5 => \n_0_WR_DATA_REG1_reg[2]\,
      O => \n_0_K28P5_WR_REG_i_2__2\
    );
K28P5_WR_REG_reg: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_12_in,
      Q => K28P5_WR_REG,
      R => SR(0)
    );
\RD_ADDR_GRAY[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      I1 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      O => plusOp(1)
    );
\RD_ADDR_GRAY[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      I1 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      O => \n_0_RD_ADDR_GRAY[1]_i_1__2\
    );
\RD_ADDR_GRAY[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_3_in,
      I1 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      O => \n_0_RD_ADDR_GRAY[2]_i_1__2\
    );
\RD_ADDR_GRAY[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_4_in,
      I1 => p_3_in,
      O => \n_0_RD_ADDR_GRAY[3]_i_1__2\
    );
\RD_ADDR_GRAY[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_5_in,
      I1 => p_4_in,
      O => \n_0_RD_ADDR_GRAY[4]_i_1__2\
    );
\RD_ADDR_GRAY[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[6]\,
      I1 => p_5_in,
      O => \n_0_RD_ADDR_GRAY[5]_i_1__2\
    );
\RD_ADDR_GRAY_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => plusOp(1),
      Q => RD_ADDR_GRAY(0),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ADDR_GRAY[1]_i_1__2\,
      Q => RD_ADDR_GRAY(1),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ADDR_GRAY[2]_i_1__2\,
      Q => RD_ADDR_GRAY(2),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ADDR_GRAY[3]_i_1__2\,
      Q => RD_ADDR_GRAY(3),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ADDR_GRAY[4]_i_1__2\,
      Q => RD_ADDR_GRAY(4),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ADDR_GRAY[5]_i_1__2\,
      Q => RD_ADDR_GRAY(5),
      R => SS(0)
    );
\RD_ADDR_GRAY_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ADDR_PLUS2_reg[6]\,
      Q => RD_ADDR_GRAY(6),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_RD_ADDR_PLUS2_reg[0]\,
      Q => RD_ADDR_PLUS1(0),
      S => SS(0)
    );
\RD_ADDR_PLUS1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_RD_ADDR_PLUS2_reg[1]\,
      Q => RD_ADDR_PLUS1(1),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_RD_ADDR_PLUS2_reg[2]\,
      Q => RD_ADDR_PLUS1(2),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_3_in,
      Q => RD_ADDR_PLUS1(3),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_4_in,
      Q => RD_ADDR_PLUS1(4),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_5_in,
      Q => RD_ADDR_PLUS1(5),
      R => SS(0)
    );
\RD_ADDR_PLUS1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_RD_ADDR_PLUS2_reg[6]\,
      Q => RD_ADDR_PLUS1(6),
      R => SS(0)
    );
\RD_ADDR_PLUS2[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      O => plusOp(0)
    );
\RD_ADDR_PLUS2[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      I1 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      I2 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      O => plusOp(2)
    );
\RD_ADDR_PLUS2[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      I1 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      I2 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      I3 => p_3_in,
      O => plusOp(3)
    );
\RD_ADDR_PLUS2[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      I1 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      I2 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      I3 => p_3_in,
      I4 => p_4_in,
      O => plusOp(4)
    );
\RD_ADDR_PLUS2[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      I0 => p_3_in,
      I1 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      I2 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      I3 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      I4 => p_4_in,
      I5 => p_5_in,
      O => plusOp(5)
    );
\RD_ADDR_PLUS2[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      I0 => \n_0_RD_ADDR_PLUS2[6]_i_2__2\,
      I1 => p_5_in,
      I2 => \n_0_RD_ADDR_PLUS2_reg[6]\,
      O => plusOp(6)
    );
\RD_ADDR_PLUS2[6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_4_in,
      I1 => \n_0_RD_ADDR_PLUS2_reg[2]\,
      I2 => \n_0_RD_ADDR_PLUS2_reg[0]\,
      I3 => \n_0_RD_ADDR_PLUS2_reg[1]\,
      I4 => p_3_in,
      O => \n_0_RD_ADDR_PLUS2[6]_i_2__2\
    );
\RD_ADDR_PLUS2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(0),
      Q => \n_0_RD_ADDR_PLUS2_reg[0]\,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(1),
      Q => \n_0_RD_ADDR_PLUS2_reg[1]\,
      S => SS(0)
    );
\RD_ADDR_PLUS2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(2),
      Q => \n_0_RD_ADDR_PLUS2_reg[2]\,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(3),
      Q => p_3_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(4),
      Q => p_4_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(5),
      Q => p_5_in,
      R => SS(0)
    );
\RD_ADDR_PLUS2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => plusOp(6),
      Q => \n_0_RD_ADDR_PLUS2_reg[6]\,
      R => SS(0)
    );
\RD_ADDR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(0),
      Q => \n_0_RD_ADDR_reg[0]\,
      R => SS(0)
    );
\RD_ADDR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(1),
      Q => \n_0_RD_ADDR_reg[1]\,
      R => SS(0)
    );
\RD_ADDR_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(2),
      Q => \n_0_RD_ADDR_reg[2]\,
      R => SS(0)
    );
\RD_ADDR_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(3),
      Q => \n_0_RD_ADDR_reg[3]\,
      R => SS(0)
    );
\RD_ADDR_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(4),
      Q => \n_0_RD_ADDR_reg[4]\,
      R => SS(0)
    );
\RD_ADDR_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(5),
      Q => \n_0_RD_ADDR_reg[5]\,
      R => SS(0)
    );
\RD_ADDR_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => RD_ADDR_PLUS1(6),
      Q => \n_0_RD_ADDR_reg[6]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[0].RD_DATA_reg[0]\,
      Q => \n_0_RD_DATA_REG_reg[0]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[10].RD_DATA_reg[10]\,
      Q => \n_0_RD_DATA_REG_reg[10]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[11].RD_DATA_reg[11]\,
      Q => \n_0_RD_DATA_REG_reg[11]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[12].RD_DATA_reg[12]\,
      Q => \n_0_RD_DATA_REG_reg[12]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[13].RD_DATA_reg[13]\,
      Q => \n_0_RD_DATA_REG_reg[13]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(0),
      Q => \n_0_RD_DATA_REG_reg[16]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(1),
      Q => \n_0_RD_DATA_REG_reg[17]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(2),
      Q => \n_0_RD_DATA_REG_reg[18]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(3),
      Q => \n_0_RD_DATA_REG_reg[19]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[1].RD_DATA_reg[1]\,
      Q => \n_0_RD_DATA_REG_reg[1]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(4),
      Q => \n_0_RD_DATA_REG_reg[20]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(5),
      Q => \n_0_RD_DATA_REG_reg[21]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(6),
      Q => \n_0_RD_DATA_REG_reg[22]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => p_2_in(7),
      Q => \n_0_RD_DATA_REG_reg[23]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[25].RD_DATA_reg[25]\,
      Q => \n_0_RD_DATA_REG_reg[25]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[26].RD_DATA_reg[26]\,
      Q => \n_0_RD_DATA_REG_reg[26]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[27].RD_DATA_reg[27]\,
      Q => \n_0_RD_DATA_REG_reg[27]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \GEN_FIFO[28].RD_DATA_reg\,
      Q => \n_0_RD_DATA_REG_reg[28]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[2].RD_DATA_reg[2]\,
      Q => \n_0_RD_DATA_REG_reg[2]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[3].RD_DATA_reg[3]\,
      Q => \n_0_RD_DATA_REG_reg[3]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[4].RD_DATA_reg[4]\,
      Q => \n_0_RD_DATA_REG_reg[4]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[5].RD_DATA_reg[5]\,
      Q => \n_0_RD_DATA_REG_reg[5]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[6].RD_DATA_reg[6]\,
      Q => \n_0_RD_DATA_REG_reg[6]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[7].RD_DATA_reg[7]\,
      Q => \n_0_RD_DATA_REG_reg[7]\,
      R => SS(0)
    );
\RD_DATA_REG_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => RD_ENABLE,
      D => \n_0_GEN_FIFO[9].RD_DATA_reg[9]\,
      Q => \n_0_RD_DATA_REG_reg[9]\,
      R => SS(0)
    );
\RD_ENABLE_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_GEN_FIFO[0].RD_DATA_reg[0]\,
      I1 => \n_0_GEN_FIFO[2].RD_DATA_reg[2]\,
      O => \n_0_RD_ENABLE_i_10__2\
    );
\RD_ENABLE_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => EVEN,
      I1 => RD_ENABLE0,
      I2 => I1,
      I3 => I3,
      O => \n_0_RD_ENABLE_i_1__2\
    );
\RD_ENABLE_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202000000000000"
    )
    port map (
      I0 => \n_0_RD_ENABLE_i_3__2\,
      I1 => \n_0_RD_ENABLE_i_4__2\,
      I2 => \n_0_RD_ENABLE_i_5__2\,
      I3 => p_2_in(6),
      I4 => \n_0_RD_ENABLE_i_6__2\,
      I5 => \n_0_RD_ENABLE_i_7__2\,
      O => RD_ENABLE0
    );
\RD_ENABLE_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004208400042"
    )
    port map (
      I0 => p_2_in(4),
      I1 => p_2_in(2),
      I2 => p_2_in(0),
      I3 => p_2_in(3),
      I4 => p_2_in(5),
      I5 => p_2_in(6),
      O => \n_0_RD_ENABLE_i_3__2\
    );
\RD_ENABLE_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => RD_OCCUPANCY(4),
      I1 => RD_OCCUPANCY(5),
      I2 => RD_OCCUPANCY(2),
      I3 => RD_OCCUPANCY(1),
      I4 => RD_OCCUPANCY(0),
      I5 => RD_OCCUPANCY(3),
      O => \n_0_RD_ENABLE_i_4__2\
    );
\RD_ENABLE_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => p_2_in(5),
      I1 => p_2_in(4),
      O => \n_0_RD_ENABLE_i_5__2\
    );
\RD_ENABLE_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20080800"
    )
    port map (
      I0 => \n_0_RD_ENABLE_i_8__2\,
      I1 => \n_0_GEN_FIFO[6].RD_DATA_reg[6]\,
      I2 => \n_0_GEN_FIFO[5].RD_DATA_reg[5]\,
      I3 => \n_0_GEN_FIFO[7].RD_DATA_reg[7]\,
      I4 => \n_0_GEN_FIFO[4].RD_DATA_reg[4]\,
      O => \n_0_RD_ENABLE_i_6__2\
    );
\RD_ENABLE_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000060C0000000"
    )
    port map (
      I0 => p_2_in(4),
      I1 => p_2_in(7),
      I2 => \n_0_RD_ENABLE_i_9__2\,
      I3 => \n_0_RD_ENABLE_i_10__2\,
      I4 => \n_0_GEN_FIFO[27].RD_DATA_reg[27]\,
      I5 => p_2_in(6),
      O => \n_0_RD_ENABLE_i_7__2\
    );
\RD_ENABLE_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05008002"
    )
    port map (
      I0 => \n_0_GEN_FIFO[4].RD_DATA_reg[4]\,
      I1 => \n_0_GEN_FIFO[5].RD_DATA_reg[5]\,
      I2 => \n_0_GEN_FIFO[3].RD_DATA_reg[3]\,
      I3 => \n_0_GEN_FIFO[2].RD_DATA_reg[2]\,
      I4 => \n_0_GEN_FIFO[0].RD_DATA_reg[0]\,
      O => \n_0_RD_ENABLE_i_8__2\
    );
\RD_ENABLE_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010100"
    )
    port map (
      I0 => p_2_in(1),
      I1 => \n_0_GEN_FIFO[1].RD_DATA_reg[1]\,
      I2 => RD_OCCUPANCY(6),
      I3 => \n_0_GEN_FIFO[11].RD_DATA_reg[11]\,
      I4 => \n_0_GEN_FIFO[6].RD_DATA_reg[6]\,
      O => \n_0_RD_ENABLE_i_9__2\
    );
RD_ENABLE_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RD_ENABLE_i_1__2\,
      Q => RD_ENABLE,
      R => \<const0>\
    );
\RD_OCCUPANCY[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_RD_ADDR_reg[0]\,
      I1 => \n_0_RD_OCCUPANCY[0]_i_2__2\,
      I2 => DATA_OUT,
      O => RD_OCCUPANCY01_out(0)
    );
\RD_OCCUPANCY[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => DATA_OUT1_out,
      I1 => DATA_OUT0_out,
      I2 => DATA_OUT3_out,
      I3 => DATA_OUT2_out,
      I4 => DATA_OUT5_out,
      I5 => DATA_OUT4_out,
      O => \n_0_RD_OCCUPANCY[0]_i_2__2\
    );
\RD_OCCUPANCY[3]_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => DATA_OUT5_out,
      I1 => DATA_OUT4_out,
      O => \n_0_RD_OCCUPANCY[3]_i_10__2\
    );
\RD_OCCUPANCY[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => DATA_OUT4_out,
      I1 => DATA_OUT5_out,
      I2 => DATA_OUT2_out,
      I3 => DATA_OUT3_out,
      O => \n_0_RD_OCCUPANCY[3]_i_2__2\
    );
\RD_OCCUPANCY[3]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => DATA_OUT5_out,
      I1 => DATA_OUT2_out,
      I2 => DATA_OUT1_out,
      I3 => DATA_OUT4_out,
      I4 => DATA_OUT3_out,
      O => \n_0_RD_OCCUPANCY[3]_i_3__2\
    );
\RD_OCCUPANCY[3]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => DATA_OUT4_out,
      I1 => DATA_OUT5_out,
      I2 => DATA_OUT1_out,
      I3 => DATA_OUT0_out,
      I4 => DATA_OUT3_out,
      I5 => DATA_OUT2_out,
      O => \n_0_RD_OCCUPANCY[3]_i_4__2\
    );
\RD_OCCUPANCY[3]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_RD_OCCUPANCY[0]_i_2__2\,
      I1 => DATA_OUT,
      O => \n_0_RD_OCCUPANCY[3]_i_5__2\
    );
\RD_OCCUPANCY[3]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => DATA_OUT3_out,
      I1 => DATA_OUT2_out,
      I2 => DATA_OUT5_out,
      I3 => DATA_OUT4_out,
      I4 => \n_0_RD_ADDR_reg[3]\,
      O => \n_0_RD_OCCUPANCY[3]_i_6__2\
    );
\RD_OCCUPANCY[3]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => DATA_OUT4_out,
      I1 => DATA_OUT3_out,
      I2 => DATA_OUT2_out,
      I3 => DATA_OUT1_out,
      I4 => \n_0_RD_ADDR_reg[2]\,
      I5 => DATA_OUT5_out,
      O => \n_0_RD_OCCUPANCY[3]_i_7__2\
    );
\RD_OCCUPANCY[3]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => DATA_OUT3_out,
      I1 => DATA_OUT2_out,
      I2 => DATA_OUT1_out,
      I3 => DATA_OUT0_out,
      I4 => \n_0_RD_ADDR_reg[1]\,
      I5 => \n_0_RD_OCCUPANCY[3]_i_10__2\,
      O => \n_0_RD_OCCUPANCY[3]_i_8__2\
    );
\RD_OCCUPANCY[3]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => DATA_OUT,
      I1 => \n_0_RD_OCCUPANCY[0]_i_2__2\,
      I2 => \n_0_RD_ADDR_reg[0]\,
      O => \n_0_RD_OCCUPANCY[3]_i_9__2\
    );
\RD_OCCUPANCY[6]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => DATA_OUT5_out,
      I1 => DATA_OUT4_out,
      O => \n_0_RD_OCCUPANCY[6]_i_2__2\
    );
\RD_OCCUPANCY[6]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => DATA_OUT5_out,
      I1 => DATA_OUT3_out,
      I2 => DATA_OUT4_out,
      O => \n_0_RD_OCCUPANCY[6]_i_3__2\
    );
\RD_OCCUPANCY[6]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => DATA_OUT5_out,
      I1 => \n_0_RD_ADDR_reg[6]\,
      O => \n_0_RD_OCCUPANCY[6]_i_4__2\
    );
\RD_OCCUPANCY[6]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => DATA_OUT4_out,
      I1 => DATA_OUT5_out,
      I2 => \n_0_RD_ADDR_reg[5]\,
      O => \n_0_RD_OCCUPANCY[6]_i_5__2\
    );
\RD_OCCUPANCY[6]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => DATA_OUT4_out,
      I1 => DATA_OUT3_out,
      I2 => \n_0_RD_ADDR_reg[4]\,
      I3 => DATA_OUT5_out,
      O => \n_0_RD_OCCUPANCY[6]_i_6__2\
    );
\RD_OCCUPANCY_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(0),
      Q => RD_OCCUPANCY(0),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(1),
      Q => RD_OCCUPANCY(1),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(2),
      Q => RD_OCCUPANCY(2),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(3),
      Q => RD_OCCUPANCY(3),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[3]_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_RD_OCCUPANCY_reg[3]_i_1__2\,
      CO(2) => \n_1_RD_OCCUPANCY_reg[3]_i_1__2\,
      CO(1) => \n_2_RD_OCCUPANCY_reg[3]_i_1__2\,
      CO(0) => \n_3_RD_OCCUPANCY_reg[3]_i_1__2\,
      CYINIT => \<const1>\,
      DI(3) => \n_0_RD_OCCUPANCY[3]_i_2__2\,
      DI(2) => \n_0_RD_OCCUPANCY[3]_i_3__2\,
      DI(1) => \n_0_RD_OCCUPANCY[3]_i_4__2\,
      DI(0) => \n_0_RD_OCCUPANCY[3]_i_5__2\,
      O(3 downto 1) => RD_OCCUPANCY01_out(3 downto 1),
      O(0) => \NLW_RD_OCCUPANCY_reg[3]_i_1__2_O_UNCONNECTED\(0),
      S(3) => \n_0_RD_OCCUPANCY[3]_i_6__2\,
      S(2) => \n_0_RD_OCCUPANCY[3]_i_7__2\,
      S(1) => \n_0_RD_OCCUPANCY[3]_i_8__2\,
      S(0) => \n_0_RD_OCCUPANCY[3]_i_9__2\
    );
\RD_OCCUPANCY_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(4),
      Q => RD_OCCUPANCY(4),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(5),
      Q => RD_OCCUPANCY(5),
      R => SS(0)
    );
\RD_OCCUPANCY_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RD_OCCUPANCY01_out(6),
      Q => RD_OCCUPANCY(6),
      S => SS(0)
    );
\RD_OCCUPANCY_reg[6]_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_RD_OCCUPANCY_reg[3]_i_1__2\,
      CO(3 downto 2) => \NLW_RD_OCCUPANCY_reg[6]_i_1__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_RD_OCCUPANCY_reg[6]_i_1__2\,
      CO(0) => \n_3_RD_OCCUPANCY_reg[6]_i_1__2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \n_0_RD_OCCUPANCY[6]_i_2__2\,
      DI(0) => \n_0_RD_OCCUPANCY[6]_i_3__2\,
      O(3) => \NLW_RD_OCCUPANCY_reg[6]_i_1__2_O_UNCONNECTED\(3),
      O(2 downto 0) => RD_OCCUPANCY01_out(6 downto 4),
      S(3) => \<const0>\,
      S(2) => \n_0_RD_OCCUPANCY[6]_i_4__2\,
      S(1) => \n_0_RD_OCCUPANCY[6]_i_5__2\,
      S(0) => \n_0_RD_OCCUPANCY[6]_i_6__2\
    );
\RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\: entity work.quadsgmiiqsgmii_sync_block
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(0),
      data_out => \n_0_RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\
    );
\RECLOCK_RD_ADDRGRAY[1].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__68\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(1),
      data_out => p_4_in30_in
    );
\RECLOCK_RD_ADDRGRAY[2].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__67\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(2),
      data_out => p_3_in27_in
    );
\RECLOCK_RD_ADDRGRAY[3].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__66\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(3),
      data_out => p_2_in24_in
    );
\RECLOCK_RD_ADDRGRAY[4].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__65\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(4),
      data_out => p_1_in21_in
    );
\RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__64\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(5),
      data_out => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\
    );
\RECLOCK_RD_ADDRGRAY[6].SYNC_RD_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__63\
    port map (
      clk => rxuserclk2,
      data_in => RD_ADDR_GRAY(6),
      data_out => p_0_in
    );
\RECLOCK_WR_ADDRGRAY[0].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__62\
    port map (
      clk => userclk2,
      data_in => \n_0_WR_ADDR_GRAY_reg[0]\,
      data_out => DATA_OUT
    );
\RECLOCK_WR_ADDRGRAY[1].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__61\
    port map (
      clk => userclk2,
      data_in => \n_0_WR_ADDR_GRAY_reg[1]\,
      data_out => DATA_OUT0_out
    );
\RECLOCK_WR_ADDRGRAY[2].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__60\
    port map (
      clk => userclk2,
      data_in => \n_0_WR_ADDR_GRAY_reg[2]\,
      data_out => DATA_OUT1_out
    );
\RECLOCK_WR_ADDRGRAY[3].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__59\
    port map (
      clk => userclk2,
      data_in => \n_0_WR_ADDR_GRAY_reg[3]\,
      data_out => DATA_OUT2_out
    );
\RECLOCK_WR_ADDRGRAY[4].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__58\
    port map (
      clk => userclk2,
      data_in => \n_0_WR_ADDR_GRAY_reg[4]\,
      data_out => DATA_OUT3_out
    );
\RECLOCK_WR_ADDRGRAY[5].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__57\
    port map (
      clk => userclk2,
      data_in => \n_0_WR_ADDR_GRAY_reg[5]\,
      data_out => DATA_OUT4_out
    );
\RECLOCK_WR_ADDRGRAY[6].SYNC_WR_ADDRGRAY\: entity work.\quadsgmiiqsgmii_sync_block__56\
    port map (
      clk => userclk2,
      data_in => DATA_IN,
      data_out => DATA_OUT5_out
    );
\REMOVE_IDLE_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080F0800"
    )
    port map (
      I0 => \n_0_WR_ENABLE_i_2__2\,
      I1 => I1_DETECTED_WR,
      I2 => SR(0),
      I3 => WR_TOGGLE,
      I4 => n_0_REMOVE_IDLE_reg,
      O => \n_0_REMOVE_IDLE_i_1__2\
    );
REMOVE_IDLE_reg: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_REMOVE_IDLE_i_1__2\,
      Q => n_0_REMOVE_IDLE_reg,
      R => \<const0>\
    );
\RXBUFERR_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8002"
    )
    port map (
      I0 => \n_0_RXBUFERR_i_2__2\,
      I1 => RD_OCCUPANCY(2),
      I2 => RD_OCCUPANCY(3),
      I3 => RD_OCCUPANCY(4),
      I4 => \^o1\,
      O => \n_0_RXBUFERR_i_1__2\
    );
\RXBUFERR_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD000000000000BD"
    )
    port map (
      I0 => RD_OCCUPANCY(2),
      I1 => RD_OCCUPANCY(1),
      I2 => RD_OCCUPANCY(0),
      I3 => RD_OCCUPANCY(4),
      I4 => RD_OCCUPANCY(5),
      I5 => RD_OCCUPANCY(6),
      O => \n_0_RXBUFERR_i_2__2\
    );
RXBUFERR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXBUFERR_i_1__2\,
      Q => \^o1\,
      R => SS(0)
    );
\RXCHARISCOMMA_USR_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[28]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[12]\,
      O => \n_0_RXCHARISCOMMA_USR_i_1__2\
    );
RXCHARISCOMMA_USR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXCHARISCOMMA_USR_i_1__2\,
      Q => RXCHARISCOMMA_USR,
      R => SS(0)
    );
\RXCHARISK_USR_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[27]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[11]\,
      O => \n_0_RXCHARISK_USR_i_1__2\
    );
RXCHARISK_USR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXCHARISK_USR_i_1__2\,
      Q => RXCHARISK_USR,
      R => SS(0)
    );
\RXCLKCORCNT[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \^insert_idle_reg\,
      I1 => \^i2\(0),
      I2 => \n_0_RD_DATA_REG_reg[13]\,
      O => \n_0_RXCLKCORCNT[0]_i_1__2\
    );
\RXCLKCORCNT[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A2"
    )
    port map (
      I0 => \^insert_idle_reg\,
      I1 => \n_0_RD_DATA_REG_reg[13]\,
      I2 => \^i2\(0),
      I3 => I1,
      I4 => I3,
      O => \n_0_RXCLKCORCNT[1]_i_1__2\
    );
\RXCLKCORCNT[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A2"
    )
    port map (
      I0 => \^insert_idle_reg\,
      I1 => \n_0_RD_DATA_REG_reg[13]\,
      I2 => \^i2\(0),
      I3 => I1,
      I4 => I3,
      O => \n_0_RXCLKCORCNT[2]_i_1__2\
    );
\RXCLKCORCNT_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXCLKCORCNT[0]_i_1__2\,
      Q => \^i2\(0),
      R => SS(0)
    );
\RXCLKCORCNT_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXCLKCORCNT[1]_i_1__2\,
      Q => \^i2\(1),
      R => \<const0>\
    );
\RXCLKCORCNT_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXCLKCORCNT[2]_i_1__2\,
      Q => \^i2\(2),
      R => \<const0>\
    );
\RXDATA_USR[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[16]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[0]\,
      O => \n_0_RXDATA_USR[0]_i_1__2\
    );
\RXDATA_USR[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[17]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[1]\,
      O => \n_0_RXDATA_USR[1]_i_1__2\
    );
\RXDATA_USR[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[18]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[2]\,
      O => \n_0_RXDATA_USR[2]_i_1__2\
    );
\RXDATA_USR[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[19]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[3]\,
      O => \n_0_RXDATA_USR[3]_i_1__2\
    );
\RXDATA_USR[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[20]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[4]\,
      O => \n_0_RXDATA_USR[4]_i_1__2\
    );
\RXDATA_USR[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[21]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[5]\,
      O => \n_0_RXDATA_USR[5]_i_1__2\
    );
\RXDATA_USR[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[22]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[6]\,
      O => \n_0_RXDATA_USR[6]_i_1__2\
    );
\RXDATA_USR[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[23]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[7]\,
      O => \n_0_RXDATA_USR[7]_i_1__2\
    );
\RXDATA_USR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[0]_i_1__2\,
      Q => RXDATA_USR(0),
      R => SS(0)
    );
\RXDATA_USR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[1]_i_1__2\,
      Q => RXDATA_USR(1),
      R => SS(0)
    );
\RXDATA_USR_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[2]_i_1__2\,
      Q => RXDATA_USR(2),
      R => SS(0)
    );
\RXDATA_USR_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[3]_i_1__2\,
      Q => RXDATA_USR(3),
      R => SS(0)
    );
\RXDATA_USR_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[4]_i_1__2\,
      Q => RXDATA_USR(4),
      R => SS(0)
    );
\RXDATA_USR_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[5]_i_1__2\,
      Q => RXDATA_USR(5),
      R => SS(0)
    );
\RXDATA_USR_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[6]_i_1__2\,
      Q => RXDATA_USR(6),
      R => SS(0)
    );
\RXDATA_USR_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDATA_USR[7]_i_1__2\,
      Q => RXDATA_USR(7),
      R => SS(0)
    );
\RXDISPERR_USR_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[26]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[10]\,
      O => \n_0_RXDISPERR_USR_i_1__2\
    );
RXDISPERR_USR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXDISPERR_USR_i_1__2\,
      Q => RXDISPERR_USR,
      R => SS(0)
    );
\RXNOTINTABLE_USR_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_RD_DATA_REG_reg[25]\,
      I1 => EVEN,
      I2 => \n_0_RD_DATA_REG_reg[9]\,
      O => \n_0_RXNOTINTABLE_USR_i_1__2\
    );
RXNOTINTABLE_USR_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_RXNOTINTABLE_USR_i_1__2\,
      Q => RXNOTINTABLE_USR,
      R => SS(0)
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\WR_ADDR_GRAY[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I1 => p_1_in7_in,
      O => p_0_in6_out(0)
    );
\WR_ADDR_GRAY[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_1_in7_in,
      I1 => p_2_in9_in,
      O => p_0_in6_out(1)
    );
\WR_ADDR_GRAY[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_2_in9_in,
      I1 => p_3_in11_in,
      O => p_0_in6_out(2)
    );
\WR_ADDR_GRAY[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_3_in11_in,
      I1 => p_4_in13_in,
      O => p_0_in6_out(3)
    );
\WR_ADDR_GRAY[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_4_in13_in,
      I1 => p_5_in15_in,
      O => p_0_in6_out(4)
    );
\WR_ADDR_GRAY[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_5_in15_in,
      I1 => p_0_in6_out(6),
      O => p_0_in6_out(5)
    );
\WR_ADDR_GRAY_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(0),
      Q => \n_0_WR_ADDR_GRAY_reg[0]\,
      S => SR(0)
    );
\WR_ADDR_GRAY_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(1),
      Q => \n_0_WR_ADDR_GRAY_reg[1]\,
      R => SR(0)
    );
\WR_ADDR_GRAY_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(2),
      Q => \n_0_WR_ADDR_GRAY_reg[2]\,
      R => SR(0)
    );
\WR_ADDR_GRAY_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(3),
      Q => \n_0_WR_ADDR_GRAY_reg[3]\,
      R => SR(0)
    );
\WR_ADDR_GRAY_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(4),
      Q => \n_0_WR_ADDR_GRAY_reg[4]\,
      R => SR(0)
    );
\WR_ADDR_GRAY_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(5),
      Q => \n_0_WR_ADDR_GRAY_reg[5]\,
      S => SR(0)
    );
\WR_ADDR_GRAY_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in6_out(6),
      Q => DATA_IN,
      S => SR(0)
    );
\WR_ADDR_PLUS1_reg[0]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \n_0_WR_ADDR_PLUS2_reg[0]\,
      Q => WR_ADDR_PLUS1(0),
      S => SR(0)
    );
\WR_ADDR_PLUS1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => p_1_in7_in,
      Q => WR_ADDR_PLUS1(1),
      R => SR(0)
    );
\WR_ADDR_PLUS1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => p_2_in9_in,
      Q => WR_ADDR_PLUS1(2),
      R => SR(0)
    );
\WR_ADDR_PLUS1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => p_3_in11_in,
      Q => WR_ADDR_PLUS1(3),
      R => SR(0)
    );
\WR_ADDR_PLUS1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => p_4_in13_in,
      Q => WR_ADDR_PLUS1(4),
      R => SR(0)
    );
\WR_ADDR_PLUS1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => p_5_in15_in,
      Q => WR_ADDR_PLUS1(5),
      R => SR(0)
    );
\WR_ADDR_PLUS1_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => p_0_in6_out(6),
      Q => WR_ADDR_PLUS1(6),
      S => SR(0)
    );
\WR_ADDR_PLUS2[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      O => \plusOp__0\(0)
    );
\WR_ADDR_PLUS2[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I1 => p_1_in7_in,
      O => \plusOp__0\(1)
    );
\WR_ADDR_PLUS2[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => p_2_in9_in,
      I1 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I2 => p_1_in7_in,
      O => \plusOp__0\(2)
    );
\WR_ADDR_PLUS2[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => p_3_in11_in,
      I1 => p_1_in7_in,
      I2 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I3 => p_2_in9_in,
      O => \plusOp__0\(3)
    );
\WR_ADDR_PLUS2[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
    port map (
      I0 => p_2_in9_in,
      I1 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I2 => p_1_in7_in,
      I3 => p_3_in11_in,
      I4 => p_4_in13_in,
      O => \plusOp__0\(4)
    );
\WR_ADDR_PLUS2[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => p_5_in15_in,
      I1 => p_2_in9_in,
      I2 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I3 => p_1_in7_in,
      I4 => p_3_in11_in,
      I5 => p_4_in13_in,
      O => \plusOp__0\(5)
    );
\WR_ADDR_PLUS2[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => p_0_in6_out(6),
      I1 => \n_0_WR_ADDR_PLUS2[6]_i_2__2\,
      I2 => p_5_in15_in,
      O => \plusOp__0\(6)
    );
\WR_ADDR_PLUS2[6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_4_in13_in,
      I1 => p_3_in11_in,
      I2 => p_1_in7_in,
      I3 => \n_0_WR_ADDR_PLUS2_reg[0]\,
      I4 => p_2_in9_in,
      O => \n_0_WR_ADDR_PLUS2[6]_i_2__2\
    );
\WR_ADDR_PLUS2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(0),
      Q => \n_0_WR_ADDR_PLUS2_reg[0]\,
      R => SR(0)
    );
\WR_ADDR_PLUS2_reg[1]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(1),
      Q => p_1_in7_in,
      S => SR(0)
    );
\WR_ADDR_PLUS2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(2),
      Q => p_2_in9_in,
      R => SR(0)
    );
\WR_ADDR_PLUS2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(3),
      Q => p_3_in11_in,
      R => SR(0)
    );
\WR_ADDR_PLUS2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(4),
      Q => p_4_in13_in,
      R => SR(0)
    );
\WR_ADDR_PLUS2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(5),
      Q => p_5_in15_in,
      R => SR(0)
    );
\WR_ADDR_PLUS2_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => \plusOp__0\(6),
      Q => p_0_in6_out(6),
      S => SR(0)
    );
\WR_ADDR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(0),
      Q => \n_0_WR_ADDR_reg[0]\,
      R => SR(0)
    );
\WR_ADDR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(1),
      Q => \n_0_WR_ADDR_reg[1]\,
      R => SR(0)
    );
\WR_ADDR_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(2),
      Q => \n_0_WR_ADDR_reg[2]\,
      R => SR(0)
    );
\WR_ADDR_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(3),
      Q => \n_0_WR_ADDR_reg[3]\,
      R => SR(0)
    );
\WR_ADDR_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(4),
      Q => \n_0_WR_ADDR_reg[4]\,
      R => SR(0)
    );
\WR_ADDR_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(5),
      Q => \n_0_WR_ADDR_reg[5]\,
      R => SR(0)
    );
\WR_ADDR_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => WR_ENABLE,
      D => WR_ADDR_PLUS1(6),
      Q => \n_0_WR_ADDR_reg[6]\,
      S => SR(0)
    );
\WR_DATA_REG1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I7(0),
      Q => \n_0_WR_DATA_REG1_reg[0]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I5(0),
      Q => WR_DATA_REG1(10),
      R => SR(0)
    );
\WR_DATA_REG1_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I4(0),
      Q => p_0_in9_in,
      R => SR(0)
    );
\WR_DATA_REG1_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => Q(0),
      Q => WR_DATA_REG1(12),
      R => SR(0)
    );
\WR_DATA_REG1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I7(1),
      Q => \n_0_WR_DATA_REG1_reg[1]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I7(2),
      Q => \n_0_WR_DATA_REG1_reg[2]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I7(3),
      Q => \n_0_WR_DATA_REG1_reg[3]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I7(4),
      Q => \n_0_WR_DATA_REG1_reg[4]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I7(5),
      Q => \n_0_WR_DATA_REG1_reg[5]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I7(6),
      Q => \n_0_WR_DATA_REG1_reg[6]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I7(7),
      Q => \n_0_WR_DATA_REG1_reg[7]\,
      R => SR(0)
    );
\WR_DATA_REG1_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => I6(0),
      Q => WR_DATA_REG1(9),
      R => SR(0)
    );
\WR_DATA_REG2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[0]\,
      Q => WR_DATA_REG2(0),
      R => SR(0)
    );
\WR_DATA_REG2_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_DATA_REG1(10),
      Q => WR_DATA_REG2(10),
      R => SR(0)
    );
\WR_DATA_REG2_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => p_0_in9_in,
      Q => WR_DATA_REG2(11),
      R => SR(0)
    );
\WR_DATA_REG2_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_DATA_REG1(12),
      Q => WR_DATA_REG2(12),
      R => SR(0)
    );
\WR_DATA_REG2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[1]\,
      Q => WR_DATA_REG2(1),
      R => SR(0)
    );
\WR_DATA_REG2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[2]\,
      Q => WR_DATA_REG2(2),
      R => SR(0)
    );
\WR_DATA_REG2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[3]\,
      Q => WR_DATA_REG2(3),
      R => SR(0)
    );
\WR_DATA_REG2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[4]\,
      Q => WR_DATA_REG2(4),
      R => SR(0)
    );
\WR_DATA_REG2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[5]\,
      Q => WR_DATA_REG2(5),
      R => SR(0)
    );
\WR_DATA_REG2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[6]\,
      Q => WR_DATA_REG2(6),
      R => SR(0)
    );
\WR_DATA_REG2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_DATA_REG1_reg[7]\,
      Q => WR_DATA_REG2(7),
      R => SR(0)
    );
\WR_DATA_REG2_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_DATA_REG1(9),
      Q => WR_DATA_REG2(9),
      R => SR(0)
    );
\WR_DATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[0]\,
      Q => \n_0_WR_DATA_reg[0]\,
      R => SR(0)
    );
\WR_DATA_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(10),
      Q => \n_0_WR_DATA_reg[10]\,
      R => SR(0)
    );
\WR_DATA_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => p_0_in9_in,
      Q => \n_0_WR_DATA_reg[11]\,
      R => SR(0)
    );
\WR_DATA_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(12),
      Q => \n_0_WR_DATA_reg[12]\,
      R => SR(0)
    );
\WR_DATA_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => n_0_REMOVE_IDLE_reg,
      Q => \n_0_WR_DATA_reg[13]\,
      R => SR(0)
    );
\WR_DATA_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(0),
      Q => \n_0_WR_DATA_reg[16]\,
      R => SR(0)
    );
\WR_DATA_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(1),
      Q => \n_0_WR_DATA_reg[17]\,
      R => SR(0)
    );
\WR_DATA_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(2),
      Q => \n_0_WR_DATA_reg[18]\,
      R => SR(0)
    );
\WR_DATA_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(3),
      Q => \n_0_WR_DATA_reg[19]\,
      R => SR(0)
    );
\WR_DATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[1]\,
      Q => \n_0_WR_DATA_reg[1]\,
      R => SR(0)
    );
\WR_DATA_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(4),
      Q => \n_0_WR_DATA_reg[20]\,
      R => SR(0)
    );
\WR_DATA_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(5),
      Q => \n_0_WR_DATA_reg[21]\,
      R => SR(0)
    );
\WR_DATA_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(6),
      Q => \n_0_WR_DATA_reg[22]\,
      R => SR(0)
    );
\WR_DATA_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(7),
      Q => \n_0_WR_DATA_reg[23]\,
      R => SR(0)
    );
\WR_DATA_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(9),
      Q => \n_0_WR_DATA_reg[25]\,
      R => SR(0)
    );
\WR_DATA_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(10),
      Q => \n_0_WR_DATA_reg[26]\,
      R => SR(0)
    );
\WR_DATA_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(11),
      Q => \n_0_WR_DATA_reg[27]\,
      R => SR(0)
    );
\WR_DATA_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG2(12),
      Q => \n_0_WR_DATA_reg[28]\,
      R => SR(0)
    );
\WR_DATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[2]\,
      Q => \n_0_WR_DATA_reg[2]\,
      R => SR(0)
    );
\WR_DATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[3]\,
      Q => \n_0_WR_DATA_reg[3]\,
      R => SR(0)
    );
\WR_DATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[4]\,
      Q => \n_0_WR_DATA_reg[4]\,
      R => SR(0)
    );
\WR_DATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[5]\,
      Q => \n_0_WR_DATA_reg[5]\,
      R => SR(0)
    );
\WR_DATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[6]\,
      Q => \n_0_WR_DATA_reg[6]\,
      R => SR(0)
    );
\WR_DATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => \n_0_WR_DATA_REG1_reg[7]\,
      Q => \n_0_WR_DATA_reg[7]\,
      R => SR(0)
    );
\WR_DATA_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => WR_TOGGLE,
      D => WR_DATA_REG1(9),
      Q => \n_0_WR_DATA_reg[9]\,
      R => SR(0)
    );
\WR_ENABLE_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
    port map (
      I0 => \n_0_WR_ENABLE_i_2__2\,
      I1 => I1_DETECTED_WR,
      I2 => WR_TOGGLE,
      I3 => SR(0),
      O => WR_ENABLE0
    );
\WR_ENABLE_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => \n_0_WR_ENABLE_i_3__2\,
      I1 => WR_TOGGLE,
      I2 => WR_OCCUPANCY(6),
      I3 => n_0_REMOVE_IDLE_reg,
      I4 => I1_DETECTED_WR_REG,
      O => \n_0_WR_ENABLE_i_2__2\
    );
\WR_ENABLE_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => WR_OCCUPANCY(4),
      I1 => WR_OCCUPANCY(1),
      I2 => WR_OCCUPANCY(3),
      I3 => WR_OCCUPANCY(5),
      I4 => WR_OCCUPANCY(2),
      O => \n_0_WR_ENABLE_i_3__2\
    );
WR_ENABLE_reg: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_ENABLE0,
      Q => WR_ENABLE,
      R => \<const0>\
    );
\WR_OCCUPANCY[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => \n_0_WR_ADDR_reg[3]\,
      I1 => p_1_in21_in,
      I2 => p_2_in24_in,
      I3 => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\,
      I4 => p_0_in,
      O => \n_0_WR_OCCUPANCY[3]_i_2__2\
    );
\WR_OCCUPANCY[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\,
      I1 => p_0_in,
      I2 => p_1_in21_in,
      I3 => p_2_in24_in,
      I4 => \n_0_WR_ADDR_reg[2]\,
      I5 => p_3_in27_in,
      O => \n_0_WR_OCCUPANCY[3]_i_3__2\
    );
\WR_OCCUPANCY[3]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => \n_0_WR_ADDR_reg[1]\,
      I1 => p_2_in24_in,
      I2 => p_1_in21_in,
      I3 => \n_0_WR_OCCUPANCY[3]_i_6__2\,
      I4 => p_3_in27_in,
      I5 => p_4_in30_in,
      O => \n_0_WR_OCCUPANCY[3]_i_4__2\
    );
\WR_OCCUPANCY[3]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_RECLOCK_RD_ADDRGRAY[0].SYNC_RD_ADDRGRAY\,
      I1 => p_4_in30_in,
      I2 => p_3_in27_in,
      I3 => \n_0_WR_OCCUPANCY[3]_i_7__2\,
      I4 => \n_0_WR_ADDR_reg[0]\,
      O => \n_0_WR_OCCUPANCY[3]_i_5__2\
    );
\WR_OCCUPANCY[3]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\,
      I1 => p_0_in,
      O => \n_0_WR_OCCUPANCY[3]_i_6__2\
    );
\WR_OCCUPANCY[3]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => p_0_in,
      I1 => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\,
      I2 => p_2_in24_in,
      I3 => p_1_in21_in,
      O => \n_0_WR_OCCUPANCY[3]_i_7__2\
    );
\WR_OCCUPANCY[6]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_WR_ADDR_reg[6]\,
      I1 => p_0_in,
      O => \n_0_WR_OCCUPANCY[6]_i_2__2\
    );
\WR_OCCUPANCY[6]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \n_0_WR_ADDR_reg[5]\,
      I1 => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\,
      I2 => p_0_in,
      O => \n_0_WR_OCCUPANCY[6]_i_3__2\
    );
\WR_OCCUPANCY[6]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
    port map (
      I0 => p_0_in,
      I1 => \n_0_RECLOCK_RD_ADDRGRAY[5].SYNC_RD_ADDRGRAY\,
      I2 => \n_0_WR_ADDR_reg[4]\,
      I3 => p_1_in21_in,
      O => \n_0_WR_OCCUPANCY[6]_i_4__2\
    );
\WR_OCCUPANCY_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_OCCUPANCY00_out(1),
      Q => WR_OCCUPANCY(1),
      R => SR(0)
    );
\WR_OCCUPANCY_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_OCCUPANCY00_out(2),
      Q => WR_OCCUPANCY(2),
      R => SR(0)
    );
\WR_OCCUPANCY_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_OCCUPANCY00_out(3),
      Q => WR_OCCUPANCY(3),
      R => SR(0)
    );
\WR_OCCUPANCY_reg[3]_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_WR_OCCUPANCY_reg[3]_i_1__2\,
      CO(2) => \n_1_WR_OCCUPANCY_reg[3]_i_1__2\,
      CO(1) => \n_2_WR_OCCUPANCY_reg[3]_i_1__2\,
      CO(0) => \n_3_WR_OCCUPANCY_reg[3]_i_1__2\,
      CYINIT => \<const1>\,
      DI(3) => \n_0_WR_ADDR_reg[3]\,
      DI(2) => \n_0_WR_ADDR_reg[2]\,
      DI(1) => \n_0_WR_ADDR_reg[1]\,
      DI(0) => \n_0_WR_ADDR_reg[0]\,
      O(3 downto 1) => WR_OCCUPANCY00_out(3 downto 1),
      O(0) => \NLW_WR_OCCUPANCY_reg[3]_i_1__2_O_UNCONNECTED\(0),
      S(3) => \n_0_WR_OCCUPANCY[3]_i_2__2\,
      S(2) => \n_0_WR_OCCUPANCY[3]_i_3__2\,
      S(1) => \n_0_WR_OCCUPANCY[3]_i_4__2\,
      S(0) => \n_0_WR_OCCUPANCY[3]_i_5__2\
    );
\WR_OCCUPANCY_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_OCCUPANCY00_out(4),
      Q => WR_OCCUPANCY(4),
      R => SR(0)
    );
\WR_OCCUPANCY_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_OCCUPANCY00_out(5),
      Q => WR_OCCUPANCY(5),
      R => SR(0)
    );
\WR_OCCUPANCY_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => WR_OCCUPANCY00_out(6),
      Q => WR_OCCUPANCY(6),
      S => SR(0)
    );
\WR_OCCUPANCY_reg[6]_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_WR_OCCUPANCY_reg[3]_i_1__2\,
      CO(3 downto 2) => \NLW_WR_OCCUPANCY_reg[6]_i_1__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_WR_OCCUPANCY_reg[6]_i_1__2\,
      CO(0) => \n_3_WR_OCCUPANCY_reg[6]_i_1__2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \n_0_WR_ADDR_reg[5]\,
      DI(0) => \n_0_WR_ADDR_reg[4]\,
      O(3) => \NLW_WR_OCCUPANCY_reg[6]_i_1__2_O_UNCONNECTED\(3),
      O(2 downto 0) => WR_OCCUPANCY00_out(6 downto 4),
      S(3) => \<const0>\,
      S(2) => \n_0_WR_OCCUPANCY[6]_i_2__2\,
      S(1) => \n_0_WR_OCCUPANCY[6]_i_3__2\,
      S(0) => \n_0_WR_OCCUPANCY[6]_i_4__2\
    );
\WR_TOGGLE_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => WR_TOGGLE,
      O => \n_0_WR_TOGGLE_i_1__2\
    );
WR_TOGGLE_reg: unisim.vcomponents.FDSE
    port map (
      C => rxuserclk2,
      CE => \<const1>\,
      D => \n_0_WR_TOGGLE_i_1__2\,
      Q => WR_TOGGLE,
      S => SR(0)
    );
insert_idle_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => INSERT_IDLE,
      Q => \^insert_idle_reg\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_GTWIZARD_RX_STARTUP_FSM is
  port (
    O1 : out STD_LOGIC;
    gt0_rxuserrdy_t : out STD_LOGIC;
    gt0_rxdfelfhold_i : out STD_LOGIC;
    gt0_gtrxreset_i : out STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    data_valid_reg2 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    gt0_cpllrefclklost_i : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC;
    gt0_gtrxreset_in : in STD_LOGIC;
    rx_cdrlocked : in STD_LOGIC
  );
end quadsgmiiquadsgmii_GTWIZARD_RX_STARTUP_FSM;

architecture STRUCTURE of quadsgmiiquadsgmii_GTWIZARD_RX_STARTUP_FSM is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal adapt_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cplllock_sync : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal gt0_gtrxreset_t : STD_LOGIC;
  signal \^gt0_rxdfelfhold_i\ : STD_LOGIC;
  signal \^gt0_rxuserrdy_t\ : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal init_wait_done : STD_LOGIC;
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal mmcm_lock_i : STD_LOGIC;
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[10]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[10]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[10]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[10]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[10]_i_13\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[10]_i_14\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[10]_i_15\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[10]_i_16\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[10]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[10]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[10]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[10]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[10]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[10]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[10]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[10]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[1]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[1]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[1]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[1]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[4]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[4]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[7]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[8]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[8]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[8]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[8]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state[9]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_rx_state_reg[9]\ : STD_LOGIC;
  signal n_0_RXDFEAGCHOLD_i_1 : STD_LOGIC;
  signal n_0_RXDFEAGCHOLD_i_2 : STD_LOGIC;
  signal n_0_RXUSERRDY_i_1 : STD_LOGIC;
  signal \n_0_adapt_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_adapt_count[0]_i_3\ : STD_LOGIC;
  signal \n_0_adapt_count[0]_i_4\ : STD_LOGIC;
  signal \n_0_adapt_count[0]_i_5\ : STD_LOGIC;
  signal \n_0_adapt_count[0]_i_6\ : STD_LOGIC;
  signal \n_0_adapt_count[12]_i_2\ : STD_LOGIC;
  signal \n_0_adapt_count[12]_i_3\ : STD_LOGIC;
  signal \n_0_adapt_count[12]_i_4\ : STD_LOGIC;
  signal \n_0_adapt_count[12]_i_5\ : STD_LOGIC;
  signal \n_0_adapt_count[16]_i_2\ : STD_LOGIC;
  signal \n_0_adapt_count[16]_i_3\ : STD_LOGIC;
  signal \n_0_adapt_count[16]_i_4\ : STD_LOGIC;
  signal \n_0_adapt_count[16]_i_5\ : STD_LOGIC;
  signal \n_0_adapt_count[20]_i_2\ : STD_LOGIC;
  signal \n_0_adapt_count[20]_i_3\ : STD_LOGIC;
  signal \n_0_adapt_count[20]_i_4\ : STD_LOGIC;
  signal \n_0_adapt_count[20]_i_5\ : STD_LOGIC;
  signal \n_0_adapt_count[24]_i_2\ : STD_LOGIC;
  signal \n_0_adapt_count[24]_i_3\ : STD_LOGIC;
  signal \n_0_adapt_count[24]_i_4\ : STD_LOGIC;
  signal \n_0_adapt_count[24]_i_5\ : STD_LOGIC;
  signal \n_0_adapt_count[28]_i_2\ : STD_LOGIC;
  signal \n_0_adapt_count[28]_i_3\ : STD_LOGIC;
  signal \n_0_adapt_count[28]_i_4\ : STD_LOGIC;
  signal \n_0_adapt_count[28]_i_5\ : STD_LOGIC;
  signal \n_0_adapt_count[4]_i_2\ : STD_LOGIC;
  signal \n_0_adapt_count[4]_i_3\ : STD_LOGIC;
  signal \n_0_adapt_count[4]_i_4\ : STD_LOGIC;
  signal \n_0_adapt_count[4]_i_5\ : STD_LOGIC;
  signal \n_0_adapt_count[8]_i_2\ : STD_LOGIC;
  signal \n_0_adapt_count[8]_i_3\ : STD_LOGIC;
  signal \n_0_adapt_count[8]_i_4\ : STD_LOGIC;
  signal \n_0_adapt_count[8]_i_5\ : STD_LOGIC;
  signal \n_0_adapt_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_adapt_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_adapt_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_0_adapt_count_reg[20]_i_1\ : STD_LOGIC;
  signal \n_0_adapt_count_reg[24]_i_1\ : STD_LOGIC;
  signal \n_0_adapt_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_adapt_count_reg[8]_i_1\ : STD_LOGIC;
  signal n_0_adapt_count_reset_i_1 : STD_LOGIC;
  signal n_0_check_tlock_max_i_1 : STD_LOGIC;
  signal n_0_check_tlock_max_i_2 : STD_LOGIC;
  signal n_0_check_tlock_max_reg : STD_LOGIC;
  signal n_0_gtrxreset_i_i_1 : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_init_wait_count[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_init_wait_count[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_init_wait_count[7]_i_4__0\ : STD_LOGIC;
  signal \n_0_init_wait_done_i_1__0\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[9]_i_2__0\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[9]_i_4__0\ : STD_LOGIC;
  signal \n_0_mmcm_lock_reclocked_i_1__0\ : STD_LOGIC;
  signal \n_0_mmcm_lock_reclocked_i_2__0\ : STD_LOGIC;
  signal \n_0_reset_time_out_i_1__0\ : STD_LOGIC;
  signal \n_0_reset_time_out_i_2__0\ : STD_LOGIC;
  signal n_0_reset_time_out_i_3 : STD_LOGIC;
  signal n_0_reset_time_out_i_4 : STD_LOGIC;
  signal n_0_reset_time_out_i_5 : STD_LOGIC;
  signal n_0_reset_time_out_reg : STD_LOGIC;
  signal \n_0_run_phase_alignment_int_i_1__0\ : STD_LOGIC;
  signal n_0_run_phase_alignment_int_reg : STD_LOGIC;
  signal n_0_run_phase_alignment_int_s3_reg : STD_LOGIC;
  signal n_0_rx_fsm_reset_done_int_i_1 : STD_LOGIC;
  signal n_0_rx_fsm_reset_done_int_i_2 : STD_LOGIC;
  signal n_0_rx_fsm_reset_done_int_i_3 : STD_LOGIC;
  signal n_0_rx_fsm_reset_done_int_i_4 : STD_LOGIC;
  signal n_0_time_out_1us_i_1 : STD_LOGIC;
  signal n_0_time_out_1us_i_2 : STD_LOGIC;
  signal n_0_time_out_1us_i_3 : STD_LOGIC;
  signal n_0_time_out_1us_i_4 : STD_LOGIC;
  signal n_0_time_out_2ms_i_1 : STD_LOGIC;
  signal n_0_time_out_2ms_i_2 : STD_LOGIC;
  signal n_0_time_out_2ms_i_3 : STD_LOGIC;
  signal n_0_time_out_2ms_i_4 : STD_LOGIC;
  signal n_0_time_out_2ms_i_5 : STD_LOGIC;
  signal n_0_time_out_adapt_i_1 : STD_LOGIC;
  signal n_0_time_out_adapt_i_2 : STD_LOGIC;
  signal n_0_time_out_adapt_i_3 : STD_LOGIC;
  signal n_0_time_out_adapt_i_4 : STD_LOGIC;
  signal n_0_time_out_adapt_i_5 : STD_LOGIC;
  signal n_0_time_out_adapt_i_6 : STD_LOGIC;
  signal n_0_time_out_adapt_i_7 : STD_LOGIC;
  signal n_0_time_out_adapt_i_8 : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_4\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_5__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_6__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_7\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_8\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_4__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_5__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_4__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_5__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_4__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_5__0\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_time_out_wait_bypass_i_1__0\ : STD_LOGIC;
  signal \n_0_time_out_wait_bypass_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_wait_bypass_i_3__0\ : STD_LOGIC;
  signal n_0_time_out_wait_bypass_reg : STD_LOGIC;
  signal n_0_time_tlock_max_i_1 : STD_LOGIC;
  signal n_0_time_tlock_max_i_3 : STD_LOGIC;
  signal \n_0_time_tlock_max_i_4__0\ : STD_LOGIC;
  signal n_0_time_tlock_max_i_5 : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_5__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_6__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_7__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_5__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_4__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_5__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_10__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_5__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_6__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_7\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_8__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_9__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[12]_i_3__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[12]_i_4__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[12]_i_5__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[4]_i_5__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[8]_i_4__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[8]_i_5__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_1_adapt_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_adapt_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_adapt_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_1_adapt_count_reg[20]_i_1\ : STD_LOGIC;
  signal \n_1_adapt_count_reg[24]_i_1\ : STD_LOGIC;
  signal \n_1_adapt_count_reg[28]_i_1\ : STD_LOGIC;
  signal \n_1_adapt_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_adapt_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_1_wait_time_cnt_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_1_wait_time_cnt_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_1_wait_time_cnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_1_wait_time_cnt_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_2_adapt_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_adapt_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_adapt_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_2_adapt_count_reg[20]_i_1\ : STD_LOGIC;
  signal \n_2_adapt_count_reg[24]_i_1\ : STD_LOGIC;
  signal \n_2_adapt_count_reg[28]_i_1\ : STD_LOGIC;
  signal \n_2_adapt_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_adapt_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_2_wait_time_cnt_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_2_wait_time_cnt_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_2_wait_time_cnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_2_wait_time_cnt_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_3_adapt_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_adapt_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_adapt_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_3_adapt_count_reg[20]_i_1\ : STD_LOGIC;
  signal \n_3_adapt_count_reg[24]_i_1\ : STD_LOGIC;
  signal \n_3_adapt_count_reg[28]_i_1\ : STD_LOGIC;
  signal \n_3_adapt_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_adapt_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_3_wait_time_cnt_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_3_wait_time_cnt_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_3_wait_time_cnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_3_wait_time_cnt_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_4_adapt_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_4_adapt_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_adapt_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_4_adapt_count_reg[20]_i_1\ : STD_LOGIC;
  signal \n_4_adapt_count_reg[24]_i_1\ : STD_LOGIC;
  signal \n_4_adapt_count_reg[28]_i_1\ : STD_LOGIC;
  signal \n_4_adapt_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_adapt_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_4_wait_time_cnt_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_4_wait_time_cnt_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_4_wait_time_cnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_4_wait_time_cnt_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_5_adapt_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_5_adapt_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_adapt_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_5_adapt_count_reg[20]_i_1\ : STD_LOGIC;
  signal \n_5_adapt_count_reg[24]_i_1\ : STD_LOGIC;
  signal \n_5_adapt_count_reg[28]_i_1\ : STD_LOGIC;
  signal \n_5_adapt_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_adapt_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_5_wait_time_cnt_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_5_wait_time_cnt_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_5_wait_time_cnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_5_wait_time_cnt_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_6_adapt_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_adapt_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_adapt_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_6_adapt_count_reg[20]_i_1\ : STD_LOGIC;
  signal \n_6_adapt_count_reg[24]_i_1\ : STD_LOGIC;
  signal \n_6_adapt_count_reg[28]_i_1\ : STD_LOGIC;
  signal \n_6_adapt_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_adapt_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_6_wait_time_cnt_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_6_wait_time_cnt_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_6_wait_time_cnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_6_wait_time_cnt_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_7_adapt_count_reg[0]_i_2\ : STD_LOGIC;
  signal \n_7_adapt_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_adapt_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_7_adapt_count_reg[20]_i_1\ : STD_LOGIC;
  signal \n_7_adapt_count_reg[24]_i_1\ : STD_LOGIC;
  signal \n_7_adapt_count_reg[28]_i_1\ : STD_LOGIC;
  signal \n_7_adapt_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_adapt_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_7_wait_time_cnt_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_7_wait_time_cnt_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_7_wait_time_cnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_7_wait_time_cnt_reg[8]_i_1__0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal recclk_mon_count_reset : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal rx_state15_out : STD_LOGIC;
  signal rx_state_reg : STD_LOGIC_VECTOR ( 2 to 2 );
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal time_out_1us : STD_LOGIC;
  signal time_out_2ms : STD_LOGIC;
  signal time_out_adapt : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal time_tlock_max0 : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_adapt_count_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sync_cpllrefclklost_data_out_UNCONNECTED : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[10]_i_11\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[10]_i_13\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[10]_i_4\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[1]_i_4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[1]_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[1]_i_7\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[7]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[8]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \FSM_onehot_rx_state[9]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of RXDFEAGCHOLD_i_2 : label is "soft_lutpair12";
  attribute counter : integer;
  attribute counter of \adapt_count_reg[0]\ : label is 43;
  attribute counter of \adapt_count_reg[10]\ : label is 43;
  attribute counter of \adapt_count_reg[11]\ : label is 43;
  attribute counter of \adapt_count_reg[12]\ : label is 43;
  attribute counter of \adapt_count_reg[13]\ : label is 43;
  attribute counter of \adapt_count_reg[14]\ : label is 43;
  attribute counter of \adapt_count_reg[15]\ : label is 43;
  attribute counter of \adapt_count_reg[16]\ : label is 43;
  attribute counter of \adapt_count_reg[17]\ : label is 43;
  attribute counter of \adapt_count_reg[18]\ : label is 43;
  attribute counter of \adapt_count_reg[19]\ : label is 43;
  attribute counter of \adapt_count_reg[1]\ : label is 43;
  attribute counter of \adapt_count_reg[20]\ : label is 43;
  attribute counter of \adapt_count_reg[21]\ : label is 43;
  attribute counter of \adapt_count_reg[22]\ : label is 43;
  attribute counter of \adapt_count_reg[23]\ : label is 43;
  attribute counter of \adapt_count_reg[24]\ : label is 43;
  attribute counter of \adapt_count_reg[25]\ : label is 43;
  attribute counter of \adapt_count_reg[26]\ : label is 43;
  attribute counter of \adapt_count_reg[27]\ : label is 43;
  attribute counter of \adapt_count_reg[28]\ : label is 43;
  attribute counter of \adapt_count_reg[29]\ : label is 43;
  attribute counter of \adapt_count_reg[2]\ : label is 43;
  attribute counter of \adapt_count_reg[30]\ : label is 43;
  attribute counter of \adapt_count_reg[31]\ : label is 43;
  attribute counter of \adapt_count_reg[3]\ : label is 43;
  attribute counter of \adapt_count_reg[4]\ : label is 43;
  attribute counter of \adapt_count_reg[5]\ : label is 43;
  attribute counter of \adapt_count_reg[6]\ : label is 43;
  attribute counter of \adapt_count_reg[7]\ : label is 43;
  attribute counter of \adapt_count_reg[8]\ : label is 43;
  attribute counter of \adapt_count_reg[9]\ : label is 43;
  attribute SOFT_HLUTNM of check_tlock_max_i_2 : label is "soft_lutpair12";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \init_wait_count[0]_i_1__0\ : label is true;
  attribute SOFT_HLUTNM of \init_wait_count[0]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_2__0\ : label is "soft_lutpair15";
  attribute counter of \init_wait_count_reg[0]\ : label is 42;
  attribute counter of \init_wait_count_reg[1]\ : label is 42;
  attribute counter of \init_wait_count_reg[2]\ : label is 42;
  attribute counter of \init_wait_count_reg[3]\ : label is 42;
  attribute counter of \init_wait_count_reg[4]\ : label is 42;
  attribute counter of \init_wait_count_reg[5]\ : label is 42;
  attribute counter of \init_wait_count_reg[6]\ : label is 42;
  attribute counter of \init_wait_count_reg[7]\ : label is 42;
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \mmcm_lock_count[8]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \mmcm_lock_count[9]_i_3__0\ : label is "soft_lutpair4";
  attribute counter of \mmcm_lock_count_reg[0]\ : label is 47;
  attribute counter of \mmcm_lock_count_reg[1]\ : label is 47;
  attribute counter of \mmcm_lock_count_reg[2]\ : label is 47;
  attribute counter of \mmcm_lock_count_reg[3]\ : label is 47;
  attribute counter of \mmcm_lock_count_reg[4]\ : label is 47;
  attribute counter of \mmcm_lock_count_reg[5]\ : label is 47;
  attribute counter of \mmcm_lock_count_reg[6]\ : label is 47;
  attribute counter of \mmcm_lock_count_reg[7]\ : label is 47;
  attribute counter of \mmcm_lock_count_reg[8]\ : label is 47;
  attribute counter of \mmcm_lock_count_reg[9]\ : label is 47;
  attribute SOFT_HLUTNM of \mmcm_lock_reclocked_i_2__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of reset_time_out_i_4 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of rx_fsm_reset_done_int_i_3 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of rx_fsm_reset_done_int_i_4 : label is "soft_lutpair16";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of sync_RXRESETDONE : label is true;
  attribute INITIALISE : string;
  attribute INITIALISE of sync_RXRESETDONE : label is "2'b00";
  attribute DONT_TOUCH of sync_cplllock : label is true;
  attribute INITIALISE of sync_cplllock : label is "2'b00";
  attribute DONT_TOUCH of sync_cpllrefclklost : label is true;
  attribute INITIALISE of sync_cpllrefclklost : label is "2'b00";
  attribute DONT_TOUCH of sync_data_valid : label is true;
  attribute INITIALISE of sync_data_valid : label is "2'b00";
  attribute DONT_TOUCH of sync_mmcm_lock_reclocked : label is true;
  attribute INITIALISE of sync_mmcm_lock_reclocked : label is "2'b00";
  attribute DONT_TOUCH of sync_run_phase_alignment_int : label is true;
  attribute INITIALISE of sync_run_phase_alignment_int : label is "2'b00";
  attribute DONT_TOUCH of sync_rx_fsm_reset_done_int : label is true;
  attribute INITIALISE of sync_rx_fsm_reset_done_int : label is "2'b00";
  attribute DONT_TOUCH of sync_time_out_wait_bypass : label is true;
  attribute INITIALISE of sync_time_out_wait_bypass : label is "2'b00";
  attribute SOFT_HLUTNM of time_out_1us_i_1 : label is "soft_lutpair16";
  attribute counter of \time_out_counter_reg[0]\ : label is 40;
  attribute counter of \time_out_counter_reg[10]\ : label is 40;
  attribute counter of \time_out_counter_reg[11]\ : label is 40;
  attribute counter of \time_out_counter_reg[12]\ : label is 40;
  attribute counter of \time_out_counter_reg[13]\ : label is 40;
  attribute counter of \time_out_counter_reg[14]\ : label is 40;
  attribute counter of \time_out_counter_reg[15]\ : label is 40;
  attribute counter of \time_out_counter_reg[16]\ : label is 40;
  attribute counter of \time_out_counter_reg[17]\ : label is 40;
  attribute counter of \time_out_counter_reg[18]\ : label is 40;
  attribute counter of \time_out_counter_reg[1]\ : label is 40;
  attribute counter of \time_out_counter_reg[2]\ : label is 40;
  attribute counter of \time_out_counter_reg[3]\ : label is 40;
  attribute counter of \time_out_counter_reg[4]\ : label is 40;
  attribute counter of \time_out_counter_reg[5]\ : label is 40;
  attribute counter of \time_out_counter_reg[6]\ : label is 40;
  attribute counter of \time_out_counter_reg[7]\ : label is 40;
  attribute counter of \time_out_counter_reg[8]\ : label is 40;
  attribute counter of \time_out_counter_reg[9]\ : label is 40;
  attribute SOFT_HLUTNM of time_tlock_max_i_1 : label is "soft_lutpair17";
  attribute counter of \wait_bypass_count_reg[0]\ : label is 44;
  attribute counter of \wait_bypass_count_reg[10]\ : label is 44;
  attribute counter of \wait_bypass_count_reg[11]\ : label is 44;
  attribute counter of \wait_bypass_count_reg[12]\ : label is 44;
  attribute counter of \wait_bypass_count_reg[1]\ : label is 44;
  attribute counter of \wait_bypass_count_reg[2]\ : label is 44;
  attribute counter of \wait_bypass_count_reg[3]\ : label is 44;
  attribute counter of \wait_bypass_count_reg[4]\ : label is 44;
  attribute counter of \wait_bypass_count_reg[5]\ : label is 44;
  attribute counter of \wait_bypass_count_reg[6]\ : label is 44;
  attribute counter of \wait_bypass_count_reg[7]\ : label is 44;
  attribute counter of \wait_bypass_count_reg[8]\ : label is 44;
  attribute counter of \wait_bypass_count_reg[9]\ : label is 44;
  attribute SOFT_HLUTNM of \wait_time_cnt[0]_i_4__0\ : label is "soft_lutpair3";
  attribute counter of \wait_time_cnt_reg[0]\ : label is 41;
  attribute counter of \wait_time_cnt_reg[10]\ : label is 41;
  attribute counter of \wait_time_cnt_reg[11]\ : label is 41;
  attribute counter of \wait_time_cnt_reg[12]\ : label is 41;
  attribute counter of \wait_time_cnt_reg[13]\ : label is 41;
  attribute counter of \wait_time_cnt_reg[14]\ : label is 41;
  attribute counter of \wait_time_cnt_reg[15]\ : label is 41;
  attribute counter of \wait_time_cnt_reg[1]\ : label is 41;
  attribute counter of \wait_time_cnt_reg[2]\ : label is 41;
  attribute counter of \wait_time_cnt_reg[3]\ : label is 41;
  attribute counter of \wait_time_cnt_reg[4]\ : label is 41;
  attribute counter of \wait_time_cnt_reg[5]\ : label is 41;
  attribute counter of \wait_time_cnt_reg[6]\ : label is 41;
  attribute counter of \wait_time_cnt_reg[7]\ : label is 41;
  attribute counter of \wait_time_cnt_reg[8]\ : label is 41;
  attribute counter of \wait_time_cnt_reg[9]\ : label is 41;
begin
  O1 <= \^o1\;
  gt0_rxdfelfhold_i <= \^gt0_rxdfelfhold_i\;
  gt0_rxuserrdy_t <= \^gt0_rxuserrdy_t\;
\FSM_onehot_rx_state[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBEAFBFB"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[10]_i_3\,
      I1 => \n_0_FSM_onehot_rx_state[10]_i_4\,
      I2 => \n_0_FSM_onehot_rx_state[10]_i_5\,
      I3 => \n_0_FSM_onehot_rx_state[10]_i_6\,
      I4 => \n_0_FSM_onehot_rx_state[10]_i_7\,
      O => \n_0_FSM_onehot_rx_state[10]_i_1\
    );
\FSM_onehot_rx_state[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000116"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[7]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[9]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[5]\,
      I4 => \n_0_FSM_onehot_rx_state[10]_i_16\,
      I5 => \n_0_FSM_onehot_rx_state_reg[1]\,
      O => \n_0_FSM_onehot_rx_state[10]_i_10\
    );
\FSM_onehot_rx_state[10]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEB"
    )
    port map (
      I0 => rx_state_reg(2),
      I1 => \n_0_FSM_onehot_rx_state_reg[10]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[9]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[8]\,
      I4 => \n_0_FSM_onehot_rx_state[10]_i_15\,
      O => \n_0_FSM_onehot_rx_state[10]_i_11\
    );
\FSM_onehot_rx_state[10]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFF"
    )
    port map (
      I0 => time_out_2ms,
      I1 => n_0_reset_time_out_reg,
      I2 => rxresetdone_s3,
      I3 => rx_state_reg(2),
      O => \n_0_FSM_onehot_rx_state[10]_i_12\
    );
\FSM_onehot_rx_state[10]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[10]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[7]\,
      O => \n_0_FSM_onehot_rx_state[10]_i_13\
    );
\FSM_onehot_rx_state[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[5]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[4]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[8]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[9]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[0]\,
      I5 => \n_0_FSM_onehot_rx_state_reg[1]\,
      O => \n_0_FSM_onehot_rx_state[10]_i_14\
    );
\FSM_onehot_rx_state[10]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[1]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[0]\,
      O => \n_0_FSM_onehot_rx_state[10]_i_15\
    );
\FSM_onehot_rx_state[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[4]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[0]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[8]\,
      I5 => \n_0_FSM_onehot_rx_state_reg[10]\,
      O => \n_0_FSM_onehot_rx_state[10]_i_16\
    );
\FSM_onehot_rx_state[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[10]_i_8\,
      I1 => \n_0_FSM_onehot_rx_state[10]_i_9\,
      I2 => \n_0_FSM_onehot_rx_state[10]_i_10\,
      I3 => \n_0_FSM_onehot_rx_state[10]_i_11\,
      O => \n_0_FSM_onehot_rx_state[10]_i_2\
    );
\FSM_onehot_rx_state[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"38303833"
    )
    port map (
      I0 => init_wait_done,
      I1 => n_0_check_tlock_max_i_2,
      I2 => rx_state_reg(2),
      I3 => \n_0_wait_time_cnt[0]_i_4__0\,
      I4 => data_valid_sync,
      O => \n_0_FSM_onehot_rx_state[10]_i_3\
    );
\FSM_onehot_rx_state[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[9]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[7]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[5]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[1]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[3]\,
      O => \n_0_FSM_onehot_rx_state[10]_i_4\
    );
\FSM_onehot_rx_state[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80F08FF0"
    )
    port map (
      I0 => rx_cdrlocked,
      I1 => rx_state_reg(2),
      I2 => \n_0_wait_time_cnt[0]_i_4__0\,
      I3 => n_0_check_tlock_max_i_2,
      I4 => \n_0_wait_time_cnt[0]_i_2__0\,
      O => \n_0_FSM_onehot_rx_state[10]_i_5\
    );
\FSM_onehot_rx_state[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF20000FF00FF"
    )
    port map (
      I0 => time_tlock_max,
      I1 => n_0_reset_time_out_reg,
      I2 => mmcm_lock_reclocked,
      I3 => n_0_check_tlock_max_i_2,
      I4 => data_valid_sync,
      I5 => \n_0_wait_time_cnt[0]_i_4__0\,
      O => \n_0_FSM_onehot_rx_state[10]_i_6\
    );
\FSM_onehot_rx_state[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F100F100F100F0F0"
    )
    port map (
      I0 => time_out_2ms,
      I1 => cplllock_sync,
      I2 => n_0_reset_time_out_i_4,
      I3 => \n_0_FSM_onehot_rx_state[10]_i_12\,
      I4 => \n_0_FSM_onehot_rx_state[10]_i_13\,
      I5 => \n_0_FSM_onehot_rx_state_reg[2]\,
      O => \n_0_FSM_onehot_rx_state[10]_i_7\
    );
\FSM_onehot_rx_state[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEEB"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[10]_i_14\,
      I1 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[7]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I5 => \n_0_FSM_onehot_rx_state_reg[10]\,
      O => \n_0_FSM_onehot_rx_state[10]_i_8\
    );
\FSM_onehot_rx_state[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFDFDDF"
    )
    port map (
      I0 => n_0_check_tlock_max_i_2,
      I1 => \n_0_FSM_onehot_rx_state[10]_i_15\,
      I2 => \n_0_FSM_onehot_rx_state_reg[7]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[5]\,
      I5 => \n_0_FSM_onehot_rx_state_reg[4]\,
      O => \n_0_FSM_onehot_rx_state[10]_i_9\
    );
\FSM_onehot_rx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[1]_i_2\,
      I1 => \n_0_FSM_onehot_rx_state[8]_i_3\,
      I2 => \n_0_FSM_onehot_rx_state[1]_i_3\,
      I3 => \n_0_FSM_onehot_rx_state[8]_i_2\,
      I4 => \n_0_FSM_onehot_rx_state[1]_i_4\,
      O => \n_0_FSM_onehot_rx_state[1]_i_1\
    );
\FSM_onehot_rx_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA4AA"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[10]_i_8\,
      I1 => time_out_2ms,
      I2 => \n_0_FSM_onehot_rx_state[10]_i_4\,
      I3 => \n_0_FSM_onehot_rx_state[1]_i_5\,
      I4 => \n_0_FSM_onehot_rx_state[4]_i_3\,
      O => \n_0_FSM_onehot_rx_state[1]_i_2\
    );
\FSM_onehot_rx_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000B80000"
    )
    port map (
      I0 => rx_state15_out,
      I1 => \n_0_FSM_onehot_rx_state[8]_i_4\,
      I2 => \n_0_FSM_onehot_rx_state[1]_i_7\,
      I3 => \n_0_FSM_onehot_rx_state[10]_i_4\,
      I4 => \n_0_FSM_onehot_rx_state[1]_i_5\,
      I5 => \n_0_FSM_onehot_rx_state[4]_i_3\,
      O => \n_0_FSM_onehot_rx_state[1]_i_3\
    );
\FSM_onehot_rx_state[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[10]_i_10\,
      I1 => time_out_wait_bypass_s3,
      I2 => \n_0_FSM_onehot_rx_state[10]_i_9\,
      I3 => \n_0_FSM_onehot_rx_state[10]_i_8\,
      I4 => \n_0_FSM_onehot_rx_state[10]_i_11\,
      O => \n_0_FSM_onehot_rx_state[1]_i_4\
    );
\FSM_onehot_rx_state[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03030337"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[1]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[5]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[7]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[9]\,
      O => \n_0_FSM_onehot_rx_state[1]_i_5\
    );
\FSM_onehot_rx_state[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_2ms,
      I1 => n_0_reset_time_out_reg,
      O => rx_state15_out
    );
\FSM_onehot_rx_state[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_tlock_max,
      I1 => n_0_reset_time_out_reg,
      O => \n_0_FSM_onehot_rx_state[1]_i_7\
    );
\FSM_onehot_rx_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[8]_i_2\,
      I1 => \n_0_FSM_onehot_rx_state[8]_i_3\,
      I2 => \n_0_FSM_onehot_rx_state[10]_i_10\,
      I3 => \n_0_FSM_onehot_rx_state[10]_i_8\,
      O => \n_0_FSM_onehot_rx_state[2]_i_1\
    );
\FSM_onehot_rx_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[8]_i_2\,
      I1 => \n_0_FSM_onehot_rx_state[8]_i_3\,
      I2 => \n_0_FSM_onehot_rx_state[10]_i_10\,
      I3 => \n_0_FSM_onehot_rx_state[10]_i_8\,
      O => \n_0_FSM_onehot_rx_state[3]_i_1\
    );
\FSM_onehot_rx_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[8]_i_2\,
      I1 => \n_0_FSM_onehot_rx_state[8]_i_3\,
      I2 => \n_0_FSM_onehot_rx_state[10]_i_8\,
      I3 => \n_0_FSM_onehot_rx_state[4]_i_2\,
      I4 => \n_0_FSM_onehot_rx_state[4]_i_3\,
      O => \n_0_FSM_onehot_rx_state[4]_i_1\
    );
\FSM_onehot_rx_state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015500010154"
    )
    port map (
      I0 => time_out_2ms,
      I1 => \n_0_FSM_onehot_rx_state_reg[9]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[7]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[5]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[1]\,
      I5 => \n_0_FSM_onehot_rx_state_reg[3]\,
      O => \n_0_FSM_onehot_rx_state[4]_i_2\
    );
\FSM_onehot_rx_state[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAE8"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[7]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[9]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[5]\,
      I4 => \n_0_FSM_onehot_rx_state[10]_i_16\,
      O => \n_0_FSM_onehot_rx_state[4]_i_3\
    );
\FSM_onehot_rx_state[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[8]_i_2\,
      I1 => \n_0_FSM_onehot_rx_state[10]_i_10\,
      I2 => \n_0_FSM_onehot_rx_state[10]_i_8\,
      I3 => \n_0_FSM_onehot_rx_state[8]_i_3\,
      O => \n_0_FSM_onehot_rx_state[5]_i_1\
    );
\FSM_onehot_rx_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A2000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[8]_i_2\,
      I1 => time_tlock_max,
      I2 => n_0_reset_time_out_reg,
      I3 => \n_0_FSM_onehot_rx_state[10]_i_10\,
      I4 => \n_0_FSM_onehot_rx_state[10]_i_8\,
      I5 => \n_0_FSM_onehot_rx_state[8]_i_3\,
      O => \n_0_FSM_onehot_rx_state[6]_i_1\
    );
\FSM_onehot_rx_state[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[8]_i_2\,
      I1 => \n_0_FSM_onehot_rx_state[10]_i_10\,
      I2 => \n_0_FSM_onehot_rx_state[10]_i_8\,
      I3 => \n_0_FSM_onehot_rx_state[8]_i_3\,
      O => \n_0_FSM_onehot_rx_state[7]_i_1\
    );
\FSM_onehot_rx_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A200"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[8]_i_2\,
      I1 => time_out_2ms,
      I2 => n_0_reset_time_out_reg,
      I3 => \n_0_FSM_onehot_rx_state[10]_i_10\,
      I4 => \n_0_FSM_onehot_rx_state[10]_i_8\,
      I5 => \n_0_FSM_onehot_rx_state[8]_i_3\,
      O => \n_0_FSM_onehot_rx_state[8]_i_1\
    );
\FSM_onehot_rx_state[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[10]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[9]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[8]\,
      I3 => \n_0_FSM_onehot_rx_state[10]_i_15\,
      I4 => rx_state_reg(2),
      O => \n_0_FSM_onehot_rx_state[8]_i_2\
    );
\FSM_onehot_rx_state[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[10]_i_9\,
      I1 => \n_0_FSM_onehot_rx_state[8]_i_2\,
      I2 => \n_0_FSM_onehot_rx_state[8]_i_4\,
      O => \n_0_FSM_onehot_rx_state[8]_i_3\
    );
\FSM_onehot_rx_state[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010114"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[10]_i_14\,
      I1 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[3]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[7]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I5 => \n_0_FSM_onehot_rx_state_reg[10]\,
      O => \n_0_FSM_onehot_rx_state[8]_i_4\
    );
\FSM_onehot_rx_state[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001FFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[10]_i_10\,
      I1 => time_out_wait_bypass_s3,
      I2 => \n_0_FSM_onehot_rx_state[10]_i_8\,
      I3 => \n_0_FSM_onehot_rx_state[10]_i_9\,
      I4 => \n_0_FSM_onehot_rx_state[10]_i_11\,
      O => \n_0_FSM_onehot_rx_state[9]_i_1\
    );
\FSM_onehot_rx_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_FSM_onehot_rx_state[10]_i_1\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_rx_state_reg[0]\,
      S => pma_reset
    );
\FSM_onehot_rx_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_FSM_onehot_rx_state[10]_i_1\,
      D => \n_0_FSM_onehot_rx_state[10]_i_2\,
      Q => \n_0_FSM_onehot_rx_state_reg[10]\,
      R => pma_reset
    );
\FSM_onehot_rx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_FSM_onehot_rx_state[10]_i_1\,
      D => \n_0_FSM_onehot_rx_state[1]_i_1\,
      Q => \n_0_FSM_onehot_rx_state_reg[1]\,
      R => pma_reset
    );
\FSM_onehot_rx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_FSM_onehot_rx_state[10]_i_1\,
      D => \n_0_FSM_onehot_rx_state[2]_i_1\,
      Q => \n_0_FSM_onehot_rx_state_reg[2]\,
      R => pma_reset
    );
\FSM_onehot_rx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_FSM_onehot_rx_state[10]_i_1\,
      D => \n_0_FSM_onehot_rx_state[3]_i_1\,
      Q => \n_0_FSM_onehot_rx_state_reg[3]\,
      R => pma_reset
    );
\FSM_onehot_rx_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_FSM_onehot_rx_state[10]_i_1\,
      D => \n_0_FSM_onehot_rx_state[4]_i_1\,
      Q => \n_0_FSM_onehot_rx_state_reg[4]\,
      R => pma_reset
    );
\FSM_onehot_rx_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_FSM_onehot_rx_state[10]_i_1\,
      D => \n_0_FSM_onehot_rx_state[5]_i_1\,
      Q => \n_0_FSM_onehot_rx_state_reg[5]\,
      R => pma_reset
    );
\FSM_onehot_rx_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_FSM_onehot_rx_state[10]_i_1\,
      D => \n_0_FSM_onehot_rx_state[6]_i_1\,
      Q => \n_0_FSM_onehot_rx_state_reg[6]\,
      R => pma_reset
    );
\FSM_onehot_rx_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_FSM_onehot_rx_state[10]_i_1\,
      D => \n_0_FSM_onehot_rx_state[7]_i_1\,
      Q => \n_0_FSM_onehot_rx_state_reg[7]\,
      R => pma_reset
    );
\FSM_onehot_rx_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_FSM_onehot_rx_state[10]_i_1\,
      D => \n_0_FSM_onehot_rx_state[8]_i_1\,
      Q => \n_0_FSM_onehot_rx_state_reg[8]\,
      R => pma_reset
    );
\FSM_onehot_rx_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_FSM_onehot_rx_state[10]_i_1\,
      D => \n_0_FSM_onehot_rx_state[9]_i_1\,
      Q => \n_0_FSM_onehot_rx_state_reg[9]\,
      R => pma_reset
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
RXDFEAGCHOLD_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABAAAAA"
    )
    port map (
      I0 => \^gt0_rxdfelfhold_i\,
      I1 => \n_0_wait_time_cnt[0]_i_4__0\,
      I2 => time_out_adapt,
      I3 => rx_state_reg(2),
      I4 => n_0_RXDFEAGCHOLD_i_2,
      I5 => pma_reset,
      O => n_0_RXDFEAGCHOLD_i_1
    );
RXDFEAGCHOLD_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state[10]_i_4\,
      I1 => \n_0_FSM_onehot_rx_state_reg[8]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[9]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[10]\,
      O => n_0_RXDFEAGCHOLD_i_2
    );
RXDFEAGCHOLD_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => n_0_RXDFEAGCHOLD_i_1,
      Q => \^gt0_rxdfelfhold_i\,
      R => \<const0>\
    );
RXUSERRDY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAB2AA"
    )
    port map (
      I0 => \^gt0_rxuserrdy_t\,
      I1 => \n_0_wait_time_cnt[0]_i_4__0\,
      I2 => rx_state_reg(2),
      I3 => n_0_check_tlock_max_i_2,
      I4 => \n_0_FSM_onehot_rx_state[10]_i_4\,
      I5 => pma_reset,
      O => n_0_RXUSERRDY_i_1
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => n_0_RXUSERRDY_i_1,
      Q => \^gt0_rxuserrdy_t\,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\adapt_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_time_out_adapt_i_2,
      O => \n_0_adapt_count[0]_i_1\
    );
\adapt_count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(3),
      O => \n_0_adapt_count[0]_i_3\
    );
\adapt_count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(2),
      O => \n_0_adapt_count[0]_i_4\
    );
\adapt_count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(1),
      O => \n_0_adapt_count[0]_i_5\
    );
\adapt_count[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => adapt_count_reg(0),
      O => \n_0_adapt_count[0]_i_6\
    );
\adapt_count[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(15),
      O => \n_0_adapt_count[12]_i_2\
    );
\adapt_count[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(14),
      O => \n_0_adapt_count[12]_i_3\
    );
\adapt_count[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(13),
      O => \n_0_adapt_count[12]_i_4\
    );
\adapt_count[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(12),
      O => \n_0_adapt_count[12]_i_5\
    );
\adapt_count[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(19),
      O => \n_0_adapt_count[16]_i_2\
    );
\adapt_count[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(18),
      O => \n_0_adapt_count[16]_i_3\
    );
\adapt_count[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(17),
      O => \n_0_adapt_count[16]_i_4\
    );
\adapt_count[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(16),
      O => \n_0_adapt_count[16]_i_5\
    );
\adapt_count[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(23),
      O => \n_0_adapt_count[20]_i_2\
    );
\adapt_count[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(22),
      O => \n_0_adapt_count[20]_i_3\
    );
\adapt_count[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(21),
      O => \n_0_adapt_count[20]_i_4\
    );
\adapt_count[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(20),
      O => \n_0_adapt_count[20]_i_5\
    );
\adapt_count[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(27),
      O => \n_0_adapt_count[24]_i_2\
    );
\adapt_count[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(26),
      O => \n_0_adapt_count[24]_i_3\
    );
\adapt_count[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(25),
      O => \n_0_adapt_count[24]_i_4\
    );
\adapt_count[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(24),
      O => \n_0_adapt_count[24]_i_5\
    );
\adapt_count[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(31),
      O => \n_0_adapt_count[28]_i_2\
    );
\adapt_count[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(30),
      O => \n_0_adapt_count[28]_i_3\
    );
\adapt_count[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(29),
      O => \n_0_adapt_count[28]_i_4\
    );
\adapt_count[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(28),
      O => \n_0_adapt_count[28]_i_5\
    );
\adapt_count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(7),
      O => \n_0_adapt_count[4]_i_2\
    );
\adapt_count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(6),
      O => \n_0_adapt_count[4]_i_3\
    );
\adapt_count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(5),
      O => \n_0_adapt_count[4]_i_4\
    );
\adapt_count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(4),
      O => \n_0_adapt_count[4]_i_5\
    );
\adapt_count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(11),
      O => \n_0_adapt_count[8]_i_2\
    );
\adapt_count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(10),
      O => \n_0_adapt_count[8]_i_3\
    );
\adapt_count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(9),
      O => \n_0_adapt_count[8]_i_4\
    );
\adapt_count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => adapt_count_reg(8),
      O => \n_0_adapt_count[8]_i_5\
    );
\adapt_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_7_adapt_count_reg[0]_i_2\,
      Q => adapt_count_reg(0),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_adapt_count_reg[0]_i_2\,
      CO(2) => \n_1_adapt_count_reg[0]_i_2\,
      CO(1) => \n_2_adapt_count_reg[0]_i_2\,
      CO(0) => \n_3_adapt_count_reg[0]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_adapt_count_reg[0]_i_2\,
      O(2) => \n_5_adapt_count_reg[0]_i_2\,
      O(1) => \n_6_adapt_count_reg[0]_i_2\,
      O(0) => \n_7_adapt_count_reg[0]_i_2\,
      S(3) => \n_0_adapt_count[0]_i_3\,
      S(2) => \n_0_adapt_count[0]_i_4\,
      S(1) => \n_0_adapt_count[0]_i_5\,
      S(0) => \n_0_adapt_count[0]_i_6\
    );
\adapt_count_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_5_adapt_count_reg[8]_i_1\,
      Q => adapt_count_reg(10),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_4_adapt_count_reg[8]_i_1\,
      Q => adapt_count_reg(11),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_7_adapt_count_reg[12]_i_1\,
      Q => adapt_count_reg(12),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_adapt_count_reg[8]_i_1\,
      CO(3) => \n_0_adapt_count_reg[12]_i_1\,
      CO(2) => \n_1_adapt_count_reg[12]_i_1\,
      CO(1) => \n_2_adapt_count_reg[12]_i_1\,
      CO(0) => \n_3_adapt_count_reg[12]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_adapt_count_reg[12]_i_1\,
      O(2) => \n_5_adapt_count_reg[12]_i_1\,
      O(1) => \n_6_adapt_count_reg[12]_i_1\,
      O(0) => \n_7_adapt_count_reg[12]_i_1\,
      S(3) => \n_0_adapt_count[12]_i_2\,
      S(2) => \n_0_adapt_count[12]_i_3\,
      S(1) => \n_0_adapt_count[12]_i_4\,
      S(0) => \n_0_adapt_count[12]_i_5\
    );
\adapt_count_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_6_adapt_count_reg[12]_i_1\,
      Q => adapt_count_reg(13),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_5_adapt_count_reg[12]_i_1\,
      Q => adapt_count_reg(14),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_4_adapt_count_reg[12]_i_1\,
      Q => adapt_count_reg(15),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_7_adapt_count_reg[16]_i_1\,
      Q => adapt_count_reg(16),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_adapt_count_reg[12]_i_1\,
      CO(3) => \n_0_adapt_count_reg[16]_i_1\,
      CO(2) => \n_1_adapt_count_reg[16]_i_1\,
      CO(1) => \n_2_adapt_count_reg[16]_i_1\,
      CO(0) => \n_3_adapt_count_reg[16]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_adapt_count_reg[16]_i_1\,
      O(2) => \n_5_adapt_count_reg[16]_i_1\,
      O(1) => \n_6_adapt_count_reg[16]_i_1\,
      O(0) => \n_7_adapt_count_reg[16]_i_1\,
      S(3) => \n_0_adapt_count[16]_i_2\,
      S(2) => \n_0_adapt_count[16]_i_3\,
      S(1) => \n_0_adapt_count[16]_i_4\,
      S(0) => \n_0_adapt_count[16]_i_5\
    );
\adapt_count_reg[17]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_6_adapt_count_reg[16]_i_1\,
      Q => adapt_count_reg(17),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[18]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_5_adapt_count_reg[16]_i_1\,
      Q => adapt_count_reg(18),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[19]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_4_adapt_count_reg[16]_i_1\,
      Q => adapt_count_reg(19),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_6_adapt_count_reg[0]_i_2\,
      Q => adapt_count_reg(1),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[20]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_7_adapt_count_reg[20]_i_1\,
      Q => adapt_count_reg(20),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[20]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_adapt_count_reg[16]_i_1\,
      CO(3) => \n_0_adapt_count_reg[20]_i_1\,
      CO(2) => \n_1_adapt_count_reg[20]_i_1\,
      CO(1) => \n_2_adapt_count_reg[20]_i_1\,
      CO(0) => \n_3_adapt_count_reg[20]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_adapt_count_reg[20]_i_1\,
      O(2) => \n_5_adapt_count_reg[20]_i_1\,
      O(1) => \n_6_adapt_count_reg[20]_i_1\,
      O(0) => \n_7_adapt_count_reg[20]_i_1\,
      S(3) => \n_0_adapt_count[20]_i_2\,
      S(2) => \n_0_adapt_count[20]_i_3\,
      S(1) => \n_0_adapt_count[20]_i_4\,
      S(0) => \n_0_adapt_count[20]_i_5\
    );
\adapt_count_reg[21]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_6_adapt_count_reg[20]_i_1\,
      Q => adapt_count_reg(21),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[22]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_5_adapt_count_reg[20]_i_1\,
      Q => adapt_count_reg(22),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[23]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_4_adapt_count_reg[20]_i_1\,
      Q => adapt_count_reg(23),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[24]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_7_adapt_count_reg[24]_i_1\,
      Q => adapt_count_reg(24),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[24]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_adapt_count_reg[20]_i_1\,
      CO(3) => \n_0_adapt_count_reg[24]_i_1\,
      CO(2) => \n_1_adapt_count_reg[24]_i_1\,
      CO(1) => \n_2_adapt_count_reg[24]_i_1\,
      CO(0) => \n_3_adapt_count_reg[24]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_adapt_count_reg[24]_i_1\,
      O(2) => \n_5_adapt_count_reg[24]_i_1\,
      O(1) => \n_6_adapt_count_reg[24]_i_1\,
      O(0) => \n_7_adapt_count_reg[24]_i_1\,
      S(3) => \n_0_adapt_count[24]_i_2\,
      S(2) => \n_0_adapt_count[24]_i_3\,
      S(1) => \n_0_adapt_count[24]_i_4\,
      S(0) => \n_0_adapt_count[24]_i_5\
    );
\adapt_count_reg[25]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_6_adapt_count_reg[24]_i_1\,
      Q => adapt_count_reg(25),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[26]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_5_adapt_count_reg[24]_i_1\,
      Q => adapt_count_reg(26),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[27]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_4_adapt_count_reg[24]_i_1\,
      Q => adapt_count_reg(27),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[28]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_7_adapt_count_reg[28]_i_1\,
      Q => adapt_count_reg(28),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[28]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_adapt_count_reg[24]_i_1\,
      CO(3) => \NLW_adapt_count_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_adapt_count_reg[28]_i_1\,
      CO(1) => \n_2_adapt_count_reg[28]_i_1\,
      CO(0) => \n_3_adapt_count_reg[28]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_adapt_count_reg[28]_i_1\,
      O(2) => \n_5_adapt_count_reg[28]_i_1\,
      O(1) => \n_6_adapt_count_reg[28]_i_1\,
      O(0) => \n_7_adapt_count_reg[28]_i_1\,
      S(3) => \n_0_adapt_count[28]_i_2\,
      S(2) => \n_0_adapt_count[28]_i_3\,
      S(1) => \n_0_adapt_count[28]_i_4\,
      S(0) => \n_0_adapt_count[28]_i_5\
    );
\adapt_count_reg[29]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_6_adapt_count_reg[28]_i_1\,
      Q => adapt_count_reg(29),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_5_adapt_count_reg[0]_i_2\,
      Q => adapt_count_reg(2),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[30]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_5_adapt_count_reg[28]_i_1\,
      Q => adapt_count_reg(30),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[31]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_4_adapt_count_reg[28]_i_1\,
      Q => adapt_count_reg(31),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_4_adapt_count_reg[0]_i_2\,
      Q => adapt_count_reg(3),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_7_adapt_count_reg[4]_i_1\,
      Q => adapt_count_reg(4),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_adapt_count_reg[0]_i_2\,
      CO(3) => \n_0_adapt_count_reg[4]_i_1\,
      CO(2) => \n_1_adapt_count_reg[4]_i_1\,
      CO(1) => \n_2_adapt_count_reg[4]_i_1\,
      CO(0) => \n_3_adapt_count_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_adapt_count_reg[4]_i_1\,
      O(2) => \n_5_adapt_count_reg[4]_i_1\,
      O(1) => \n_6_adapt_count_reg[4]_i_1\,
      O(0) => \n_7_adapt_count_reg[4]_i_1\,
      S(3) => \n_0_adapt_count[4]_i_2\,
      S(2) => \n_0_adapt_count[4]_i_3\,
      S(1) => \n_0_adapt_count[4]_i_4\,
      S(0) => \n_0_adapt_count[4]_i_5\
    );
\adapt_count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_6_adapt_count_reg[4]_i_1\,
      Q => adapt_count_reg(5),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_5_adapt_count_reg[4]_i_1\,
      Q => adapt_count_reg(6),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_4_adapt_count_reg[4]_i_1\,
      Q => adapt_count_reg(7),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_7_adapt_count_reg[8]_i_1\,
      Q => adapt_count_reg(8),
      R => recclk_mon_count_reset
    );
\adapt_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_adapt_count_reg[4]_i_1\,
      CO(3) => \n_0_adapt_count_reg[8]_i_1\,
      CO(2) => \n_1_adapt_count_reg[8]_i_1\,
      CO(1) => \n_2_adapt_count_reg[8]_i_1\,
      CO(0) => \n_3_adapt_count_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_adapt_count_reg[8]_i_1\,
      O(2) => \n_5_adapt_count_reg[8]_i_1\,
      O(1) => \n_6_adapt_count_reg[8]_i_1\,
      O(0) => \n_7_adapt_count_reg[8]_i_1\,
      S(3) => \n_0_adapt_count[8]_i_2\,
      S(2) => \n_0_adapt_count[8]_i_3\,
      S(1) => \n_0_adapt_count[8]_i_4\,
      S(0) => \n_0_adapt_count[8]_i_5\
    );
\adapt_count_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_adapt_count[0]_i_1\,
      D => \n_6_adapt_count_reg[8]_i_1\,
      Q => adapt_count_reg(9),
      R => recclk_mon_count_reset
    );
adapt_count_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABABA8AA"
    )
    port map (
      I0 => recclk_mon_count_reset,
      I1 => n_0_reset_time_out_i_4,
      I2 => \n_0_FSM_onehot_rx_state[10]_i_4\,
      I3 => cplllock_sync,
      I4 => \n_0_wait_time_cnt[0]_i_4__0\,
      I5 => pma_reset,
      O => n_0_adapt_count_reset_i_1
    );
adapt_count_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => n_0_adapt_count_reset_i_1,
      Q => recclk_mon_count_reset,
      R => \<const0>\
    );
check_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAAA2AA"
    )
    port map (
      I0 => n_0_check_tlock_max_reg,
      I1 => n_0_check_tlock_max_i_2,
      I2 => \n_0_FSM_onehot_rx_state[10]_i_4\,
      I3 => \n_0_wait_time_cnt[0]_i_4__0\,
      I4 => rx_state_reg(2),
      I5 => pma_reset,
      O => n_0_check_tlock_max_i_1
    );
check_tlock_max_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[10]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[9]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[8]\,
      O => n_0_check_tlock_max_i_2
    );
check_tlock_max_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[7]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[5]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[4]\,
      O => rx_state_reg(2)
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => n_0_check_tlock_max_i_1,
      Q => n_0_check_tlock_max_reg,
      R => \<const0>\
    );
gtrxreset_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002BAAAAAA"
    )
    port map (
      I0 => gt0_gtrxreset_t,
      I1 => rx_state_reg(2),
      I2 => \n_0_FSM_onehot_rx_state[10]_i_4\,
      I3 => \n_0_wait_time_cnt[0]_i_4__0\,
      I4 => n_0_check_tlock_max_i_2,
      I5 => pma_reset,
      O => n_0_gtrxreset_i_i_1
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => n_0_gtrxreset_i_i_1,
      Q => gt0_gtrxreset_t,
      R => \<const0>\
    );
gtxe2_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => gt0_gtrxreset_t,
      I1 => mgt_rx_reset,
      I2 => \^o1\,
      I3 => gt0_gtrxreset_in,
      O => gt0_gtrxreset_i
    );
\init_wait_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\init_wait_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\init_wait_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\init_wait_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\init_wait_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(0),
      I4 => \init_wait_count_reg__0\(1),
      O => \p_0_in__0\(4)
    );
\init_wait_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(3),
      I4 => \init_wait_count_reg__0\(2),
      I5 => \init_wait_count_reg__0\(4),
      O => \p_0_in__0\(5)
    );
\init_wait_count[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \init_wait_count_reg__0\(4),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(3),
      I4 => \n_0_init_wait_count[6]_i_2__0\,
      I5 => \init_wait_count_reg__0\(5),
      O => \p_0_in__0\(6)
    );
\init_wait_count[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => \n_0_init_wait_count[6]_i_2__0\
    );
\init_wait_count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \n_0_init_wait_count[7]_i_3__0\,
      O => \n_0_init_wait_count[7]_i_1__0\
    );
\init_wait_count[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \init_wait_count_reg__0\(7),
      I1 => \n_0_init_wait_count[7]_i_4__0\,
      I2 => \init_wait_count_reg__0\(6),
      O => \p_0_in__0\(7)
    );
\init_wait_count[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(5),
      I3 => \init_wait_count_reg__0\(4),
      I4 => \init_wait_count_reg__0\(6),
      I5 => \init_wait_count_reg__0\(7),
      O => \n_0_init_wait_count[7]_i_3__0\
    );
\init_wait_count[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(3),
      I4 => \init_wait_count_reg__0\(2),
      I5 => \init_wait_count_reg__0\(4),
      O => \n_0_init_wait_count[7]_i_4__0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_init_wait_count[7]_i_1__0\,
      CLR => pma_reset,
      D => \p_0_in__0\(0),
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_init_wait_count[7]_i_1__0\,
      CLR => pma_reset,
      D => \p_0_in__0\(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_init_wait_count[7]_i_1__0\,
      CLR => pma_reset,
      D => \p_0_in__0\(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_init_wait_count[7]_i_1__0\,
      CLR => pma_reset,
      D => \p_0_in__0\(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_init_wait_count[7]_i_1__0\,
      CLR => pma_reset,
      D => \p_0_in__0\(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_init_wait_count[7]_i_1__0\,
      CLR => pma_reset,
      D => \p_0_in__0\(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_init_wait_count[7]_i_1__0\,
      CLR => pma_reset,
      D => \p_0_in__0\(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_init_wait_count[7]_i_1__0\,
      CLR => pma_reset,
      D => \p_0_in__0\(7),
      Q => \init_wait_count_reg__0\(7)
    );
\init_wait_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \n_0_init_wait_count[7]_i_3__0\,
      I3 => init_wait_done,
      O => \n_0_init_wait_done_i_1__0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      CLR => pma_reset,
      D => \n_0_init_wait_done_i_1__0\,
      Q => init_wait_done
    );
\mmcm_lock_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__2\(0)
    );
\mmcm_lock_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__2\(1)
    );
\mmcm_lock_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__2\(2)
    );
\mmcm_lock_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(2),
      O => \p_0_in__2\(3)
    );
\mmcm_lock_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(3),
      I2 => \mmcm_lock_count_reg__0\(2),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__2\(4)
    );
\mmcm_lock_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(2),
      I4 => \mmcm_lock_count_reg__0\(3),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \p_0_in__2\(5)
    );
\mmcm_lock_count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_mmcm_lock_count[9]_i_4__0\,
      I1 => \mmcm_lock_count_reg__0\(6),
      O => \p_0_in__2\(6)
    );
\mmcm_lock_count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \n_0_mmcm_lock_count[9]_i_4__0\,
      I2 => \mmcm_lock_count_reg__0\(6),
      O => \p_0_in__2\(7)
    );
\mmcm_lock_count[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(8),
      I1 => \mmcm_lock_count_reg__0\(6),
      I2 => \n_0_mmcm_lock_count[9]_i_4__0\,
      I3 => \mmcm_lock_count_reg__0\(7),
      O => \p_0_in__2\(8)
    );
\mmcm_lock_count[9]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mmcm_lock_i,
      O => \n_0_mmcm_lock_count[9]_i_1__0\
    );
\mmcm_lock_count[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(8),
      I1 => \mmcm_lock_count_reg__0\(6),
      I2 => \n_0_mmcm_lock_count[9]_i_4__0\,
      I3 => \mmcm_lock_count_reg__0\(7),
      I4 => \mmcm_lock_count_reg__0\(9),
      O => \n_0_mmcm_lock_count[9]_i_2__0\
    );
\mmcm_lock_count[9]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(9),
      I1 => \mmcm_lock_count_reg__0\(7),
      I2 => \n_0_mmcm_lock_count[9]_i_4__0\,
      I3 => \mmcm_lock_count_reg__0\(6),
      I4 => \mmcm_lock_count_reg__0\(8),
      O => \p_0_in__2\(9)
    );
\mmcm_lock_count[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(3),
      I2 => \mmcm_lock_count_reg__0\(2),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(1),
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \n_0_mmcm_lock_count[9]_i_4__0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => \n_0_mmcm_lock_count[9]_i_1__0\
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => \n_0_mmcm_lock_count[9]_i_1__0\
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(2),
      Q => \mmcm_lock_count_reg__0\(2),
      R => \n_0_mmcm_lock_count[9]_i_1__0\
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(3),
      Q => \mmcm_lock_count_reg__0\(3),
      R => \n_0_mmcm_lock_count[9]_i_1__0\
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(4),
      Q => \mmcm_lock_count_reg__0\(4),
      R => \n_0_mmcm_lock_count[9]_i_1__0\
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(5),
      Q => \mmcm_lock_count_reg__0\(5),
      R => \n_0_mmcm_lock_count[9]_i_1__0\
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(6),
      Q => \mmcm_lock_count_reg__0\(6),
      R => \n_0_mmcm_lock_count[9]_i_1__0\
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(7),
      Q => \mmcm_lock_count_reg__0\(7),
      R => \n_0_mmcm_lock_count[9]_i_1__0\
    );
\mmcm_lock_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(8),
      Q => \mmcm_lock_count_reg__0\(8),
      R => \n_0_mmcm_lock_count[9]_i_1__0\
    );
\mmcm_lock_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_mmcm_lock_count[9]_i_2__0\,
      D => \p_0_in__2\(9),
      Q => \mmcm_lock_count_reg__0\(9),
      R => \n_0_mmcm_lock_count[9]_i_1__0\
    );
\mmcm_lock_reclocked_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => mmcm_lock_i,
      I1 => mmcm_lock_reclocked,
      I2 => \n_0_mmcm_lock_reclocked_i_2__0\,
      O => \n_0_mmcm_lock_reclocked_i_1__0\
    );
\mmcm_lock_reclocked_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(9),
      I1 => \mmcm_lock_count_reg__0\(7),
      I2 => \n_0_mmcm_lock_count[9]_i_4__0\,
      I3 => \mmcm_lock_count_reg__0\(6),
      I4 => \mmcm_lock_count_reg__0\(8),
      O => \n_0_mmcm_lock_reclocked_i_2__0\
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_0_mmcm_lock_reclocked_i_1__0\,
      Q => mmcm_lock_reclocked,
      R => \<const0>\
    );
\reset_time_out_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE2E2EEE2"
    )
    port map (
      I0 => n_0_reset_time_out_reg,
      I1 => \n_0_reset_time_out_i_2__0\,
      I2 => n_0_reset_time_out_i_3,
      I3 => cplllock_sync,
      I4 => n_0_reset_time_out_i_4,
      I5 => pma_reset,
      O => \n_0_reset_time_out_i_1__0\
    );
\reset_time_out_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8303F3F0"
    )
    port map (
      I0 => rx_cdrlocked,
      I1 => rx_state_reg(2),
      I2 => n_0_check_tlock_max_i_2,
      I3 => \n_0_wait_time_cnt[0]_i_4__0\,
      I4 => \n_0_FSM_onehot_rx_state[10]_i_4\,
      O => \n_0_reset_time_out_i_2__0\
    );
reset_time_out_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8CCB888B8CCBBBB"
    )
    port map (
      I0 => n_0_reset_time_out_i_5,
      I1 => \n_0_wait_time_cnt[0]_i_4__0\,
      I2 => rxresetdone_s3,
      I3 => rx_state_reg(2),
      I4 => n_0_check_tlock_max_i_2,
      I5 => data_valid_sync,
      O => n_0_reset_time_out_i_3
    );
reset_time_out_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => rx_state_reg(2),
      I1 => \n_0_FSM_onehot_rx_state_reg[8]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[9]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[10]\,
      O => n_0_reset_time_out_i_4
    );
reset_time_out_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
    port map (
      I0 => rx_cdrlocked,
      I1 => \n_0_FSM_onehot_rx_state[10]_i_4\,
      I2 => mmcm_lock_reclocked,
      I3 => rx_state_reg(2),
      I4 => data_valid_sync,
      O => n_0_reset_time_out_i_5
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_0_reset_time_out_i_1__0\,
      Q => n_0_reset_time_out_reg,
      R => \<const0>\
    );
\run_phase_alignment_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAB2AA"
    )
    port map (
      I0 => n_0_run_phase_alignment_int_reg,
      I1 => n_0_check_tlock_max_i_2,
      I2 => \n_0_FSM_onehot_rx_state[10]_i_4\,
      I3 => \n_0_wait_time_cnt[0]_i_4__0\,
      I4 => rx_state_reg(2),
      I5 => pma_reset,
      O => \n_0_run_phase_alignment_int_i_1__0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_0_run_phase_alignment_int_i_1__0\,
      Q => n_0_run_phase_alignment_int_reg,
      R => \<const0>\
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxuserclk,
      CE => \<const1>\,
      D => run_phase_alignment_int_s2,
      Q => n_0_run_phase_alignment_int_s3_reg,
      R => \<const0>\
    );
rx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_0_rx_fsm_reset_done_int_i_2,
      I1 => pma_reset,
      O => n_0_rx_fsm_reset_done_int_i_1
    );
rx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FF5FF00008000"
    )
    port map (
      I0 => n_0_rx_fsm_reset_done_int_i_3,
      I1 => n_0_rx_fsm_reset_done_int_i_4,
      I2 => data_valid_sync,
      I3 => \n_0_FSM_onehot_rx_state[10]_i_4\,
      I4 => \n_0_wait_time_cnt[0]_i_4__0\,
      I5 => \^o1\,
      O => n_0_rx_fsm_reset_done_int_i_2
    );
rx_fsm_reset_done_int_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      I0 => rx_state_reg(2),
      I1 => \n_0_FSM_onehot_rx_state_reg[8]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[9]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[10]\,
      O => n_0_rx_fsm_reset_done_int_i_3
    );
rx_fsm_reset_done_int_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_1us,
      I1 => n_0_reset_time_out_reg,
      O => n_0_rx_fsm_reset_done_int_i_4
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => n_0_rx_fsm_reset_done_int_i_1,
      Q => \^o1\,
      R => \<const0>\
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxuserclk,
      CE => \<const1>\,
      D => rx_fsm_reset_done_int_s2,
      Q => rx_fsm_reset_done_int_s3,
      R => \<const0>\
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => \<const0>\
    );
sync_RXRESETDONE: entity work.\quadsgmiiquadsgmii_sync_block__33\
    port map (
      clk => independent_clock_bufg,
      data_in => I1,
      data_out => rxresetdone_s2
    );
sync_cplllock: entity work.\quadsgmiiquadsgmii_sync_block__36\
    port map (
      clk => independent_clock_bufg,
      data_in => I2,
      data_out => cplllock_sync
    );
sync_cpllrefclklost: entity work.quadsgmiiquadsgmii_sync_block
    port map (
      clk => independent_clock_bufg,
      data_in => gt0_cpllrefclklost_i,
      data_out => NLW_sync_cpllrefclklost_data_out_UNCONNECTED
    );
sync_data_valid: entity work.\quadsgmiiquadsgmii_sync_block__35\
    port map (
      clk => independent_clock_bufg,
      data_in => data_valid_reg2,
      data_out => data_valid_sync
    );
sync_mmcm_lock_reclocked: entity work.\quadsgmiiquadsgmii_sync_block__34\
    port map (
      clk => independent_clock_bufg,
      data_in => \<const1>\,
      data_out => mmcm_lock_i
    );
sync_run_phase_alignment_int: entity work.\quadsgmiiquadsgmii_sync_block__30\
    port map (
      clk => rxuserclk,
      data_in => n_0_run_phase_alignment_int_reg,
      data_out => run_phase_alignment_int_s2
    );
sync_rx_fsm_reset_done_int: entity work.\quadsgmiiquadsgmii_sync_block__31\
    port map (
      clk => rxuserclk,
      data_in => \^o1\,
      data_out => rx_fsm_reset_done_int_s2
    );
sync_time_out_wait_bypass: entity work.\quadsgmiiquadsgmii_sync_block__32\
    port map (
      clk => independent_clock_bufg,
      data_in => n_0_time_out_wait_bypass_reg,
      data_out => time_out_wait_bypass_s2
    );
time_out_1us_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => time_out_1us,
      I1 => n_0_time_out_1us_i_2,
      I2 => n_0_reset_time_out_reg,
      O => n_0_time_out_1us_i_1
    );
time_out_1us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
    port map (
      I0 => n_0_time_out_1us_i_3,
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(11),
      I4 => time_out_counter_reg(3),
      I5 => n_0_time_out_1us_i_4,
      O => n_0_time_out_1us_i_2
    );
time_out_1us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(1),
      I3 => n_0_time_out_2ms_i_4,
      I4 => time_out_counter_reg(18),
      I5 => time_out_counter_reg(17),
      O => n_0_time_out_1us_i_3
    );
time_out_1us_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(12),
      I4 => time_out_counter_reg(7),
      I5 => time_out_counter_reg(5),
      O => n_0_time_out_1us_i_4
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => n_0_time_out_1us_i_1,
      Q => time_out_1us,
      R => \<const0>\
    );
time_out_2ms_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0002"
    )
    port map (
      I0 => n_0_time_out_2ms_i_2,
      I1 => n_0_time_out_2ms_i_3,
      I2 => n_0_time_out_2ms_i_4,
      I3 => n_0_time_out_2ms_i_5,
      I4 => time_out_2ms,
      I5 => n_0_reset_time_out_reg,
      O => n_0_time_out_2ms_i_1
    );
time_out_2ms_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(2),
      I4 => time_out_counter_reg(4),
      O => n_0_time_out_2ms_i_2
    );
time_out_2ms_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(5),
      O => n_0_time_out_2ms_i_3
    );
time_out_2ms_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(16),
      I3 => time_out_counter_reg(15),
      O => n_0_time_out_2ms_i_4
    );
time_out_2ms_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
    port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(18),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(17),
      I5 => time_out_counter_reg(12),
      O => n_0_time_out_2ms_i_5
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => n_0_time_out_2ms_i_1,
      Q => time_out_2ms,
      R => \<const0>\
    );
time_out_adapt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => time_out_adapt,
      I1 => n_0_time_out_adapt_i_2,
      I2 => recclk_mon_count_reset,
      O => n_0_time_out_adapt_i_1
    );
time_out_adapt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => n_0_time_out_adapt_i_3,
      I1 => n_0_time_out_adapt_i_4,
      I2 => n_0_time_out_adapt_i_5,
      I3 => n_0_time_out_adapt_i_6,
      I4 => n_0_time_out_adapt_i_7,
      I5 => n_0_time_out_adapt_i_8,
      O => n_0_time_out_adapt_i_2
    );
time_out_adapt_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => adapt_count_reg(11),
      I1 => adapt_count_reg(12),
      I2 => adapt_count_reg(10),
      I3 => adapt_count_reg(21),
      I4 => adapt_count_reg(18),
      I5 => adapt_count_reg(20),
      O => n_0_time_out_adapt_i_3
    );
time_out_adapt_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => adapt_count_reg(7),
      I1 => adapt_count_reg(16),
      O => n_0_time_out_adapt_i_4
    );
time_out_adapt_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => adapt_count_reg(14),
      I1 => adapt_count_reg(17),
      I2 => adapt_count_reg(28),
      I3 => adapt_count_reg(26),
      I4 => adapt_count_reg(23),
      I5 => adapt_count_reg(19),
      O => n_0_time_out_adapt_i_5
    );
time_out_adapt_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => adapt_count_reg(13),
      I1 => adapt_count_reg(22),
      I2 => adapt_count_reg(29),
      I3 => adapt_count_reg(25),
      I4 => adapt_count_reg(1),
      I5 => adapt_count_reg(4),
      O => n_0_time_out_adapt_i_6
    );
time_out_adapt_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
    port map (
      I0 => adapt_count_reg(5),
      I1 => adapt_count_reg(3),
      I2 => adapt_count_reg(2),
      I3 => adapt_count_reg(6),
      I4 => adapt_count_reg(0),
      I5 => adapt_count_reg(30),
      O => n_0_time_out_adapt_i_7
    );
time_out_adapt_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => adapt_count_reg(9),
      I1 => adapt_count_reg(15),
      I2 => adapt_count_reg(8),
      I3 => adapt_count_reg(27),
      I4 => adapt_count_reg(31),
      I5 => adapt_count_reg(24),
      O => n_0_time_out_adapt_i_8
    );
time_out_adapt_reg: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => n_0_time_out_adapt_i_1,
      Q => time_out_adapt,
      R => \<const0>\
    );
\time_out_counter[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
    port map (
      I0 => n_0_time_out_2ms_i_2,
      I1 => time_out_counter_reg(18),
      I2 => time_out_counter_reg(11),
      I3 => n_0_time_out_2ms_i_3,
      I4 => \n_0_time_out_counter[0]_i_3\,
      I5 => \n_0_time_out_counter[0]_i_4\,
      O => \n_0_time_out_counter[0]_i_1__0\
    );
\time_out_counter[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(16),
      I3 => time_out_counter_reg(15),
      O => \n_0_time_out_counter[0]_i_3\
    );
\time_out_counter[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(14),
      O => \n_0_time_out_counter[0]_i_4\
    );
\time_out_counter[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(3),
      O => \n_0_time_out_counter[0]_i_5__0\
    );
\time_out_counter[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(2),
      O => \n_0_time_out_counter[0]_i_6__0\
    );
\time_out_counter[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(1),
      O => \n_0_time_out_counter[0]_i_7\
    );
\time_out_counter[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(0),
      O => \n_0_time_out_counter[0]_i_8\
    );
\time_out_counter[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(15),
      O => \n_0_time_out_counter[12]_i_2__0\
    );
\time_out_counter[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(14),
      O => \n_0_time_out_counter[12]_i_3__0\
    );
\time_out_counter[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(13),
      O => \n_0_time_out_counter[12]_i_4__0\
    );
\time_out_counter[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(12),
      O => \n_0_time_out_counter[12]_i_5__0\
    );
\time_out_counter[16]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(18),
      O => \n_0_time_out_counter[16]_i_2__0\
    );
\time_out_counter[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(17),
      O => \n_0_time_out_counter[16]_i_3__0\
    );
\time_out_counter[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(16),
      O => \n_0_time_out_counter[16]_i_4__0\
    );
\time_out_counter[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(7),
      O => \n_0_time_out_counter[4]_i_2__0\
    );
\time_out_counter[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(6),
      O => \n_0_time_out_counter[4]_i_3__0\
    );
\time_out_counter[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(5),
      O => \n_0_time_out_counter[4]_i_4__0\
    );
\time_out_counter[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(4),
      O => \n_0_time_out_counter[4]_i_5__0\
    );
\time_out_counter[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(11),
      O => \n_0_time_out_counter[8]_i_2__0\
    );
\time_out_counter[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(10),
      O => \n_0_time_out_counter[8]_i_3__0\
    );
\time_out_counter[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(9),
      O => \n_0_time_out_counter[8]_i_4__0\
    );
\time_out_counter[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(8),
      O => \n_0_time_out_counter[8]_i_5__0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[0]_i_2__0\,
      Q => time_out_counter_reg(0),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_time_out_counter_reg[0]_i_2__0\,
      CO(2) => \n_1_time_out_counter_reg[0]_i_2__0\,
      CO(1) => \n_2_time_out_counter_reg[0]_i_2__0\,
      CO(0) => \n_3_time_out_counter_reg[0]_i_2__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_time_out_counter_reg[0]_i_2__0\,
      O(2) => \n_5_time_out_counter_reg[0]_i_2__0\,
      O(1) => \n_6_time_out_counter_reg[0]_i_2__0\,
      O(0) => \n_7_time_out_counter_reg[0]_i_2__0\,
      S(3) => \n_0_time_out_counter[0]_i_5__0\,
      S(2) => \n_0_time_out_counter[0]_i_6__0\,
      S(1) => \n_0_time_out_counter[0]_i_7\,
      S(0) => \n_0_time_out_counter[0]_i_8\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_5_time_out_counter_reg[8]_i_1__0\,
      Q => time_out_counter_reg(10),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_4_time_out_counter_reg[8]_i_1__0\,
      Q => time_out_counter_reg(11),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[12]_i_1__0\,
      Q => time_out_counter_reg(12),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[8]_i_1__0\,
      CO(3) => \n_0_time_out_counter_reg[12]_i_1__0\,
      CO(2) => \n_1_time_out_counter_reg[12]_i_1__0\,
      CO(1) => \n_2_time_out_counter_reg[12]_i_1__0\,
      CO(0) => \n_3_time_out_counter_reg[12]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_time_out_counter_reg[12]_i_1__0\,
      O(2) => \n_5_time_out_counter_reg[12]_i_1__0\,
      O(1) => \n_6_time_out_counter_reg[12]_i_1__0\,
      O(0) => \n_7_time_out_counter_reg[12]_i_1__0\,
      S(3) => \n_0_time_out_counter[12]_i_2__0\,
      S(2) => \n_0_time_out_counter[12]_i_3__0\,
      S(1) => \n_0_time_out_counter[12]_i_4__0\,
      S(0) => \n_0_time_out_counter[12]_i_5__0\
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_6_time_out_counter_reg[12]_i_1__0\,
      Q => time_out_counter_reg(13),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_5_time_out_counter_reg[12]_i_1__0\,
      Q => time_out_counter_reg(14),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_4_time_out_counter_reg[12]_i_1__0\,
      Q => time_out_counter_reg(15),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[16]_i_1__0\,
      Q => time_out_counter_reg(16),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[12]_i_1__0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_time_out_counter_reg[16]_i_1__0\,
      CO(0) => \n_3_time_out_counter_reg[16]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \n_5_time_out_counter_reg[16]_i_1__0\,
      O(1) => \n_6_time_out_counter_reg[16]_i_1__0\,
      O(0) => \n_7_time_out_counter_reg[16]_i_1__0\,
      S(3) => \<const0>\,
      S(2) => \n_0_time_out_counter[16]_i_2__0\,
      S(1) => \n_0_time_out_counter[16]_i_3__0\,
      S(0) => \n_0_time_out_counter[16]_i_4__0\
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_6_time_out_counter_reg[16]_i_1__0\,
      Q => time_out_counter_reg(17),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_5_time_out_counter_reg[16]_i_1__0\,
      Q => time_out_counter_reg(18),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_6_time_out_counter_reg[0]_i_2__0\,
      Q => time_out_counter_reg(1),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_5_time_out_counter_reg[0]_i_2__0\,
      Q => time_out_counter_reg(2),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_4_time_out_counter_reg[0]_i_2__0\,
      Q => time_out_counter_reg(3),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[4]_i_1__0\,
      Q => time_out_counter_reg(4),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[0]_i_2__0\,
      CO(3) => \n_0_time_out_counter_reg[4]_i_1__0\,
      CO(2) => \n_1_time_out_counter_reg[4]_i_1__0\,
      CO(1) => \n_2_time_out_counter_reg[4]_i_1__0\,
      CO(0) => \n_3_time_out_counter_reg[4]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_time_out_counter_reg[4]_i_1__0\,
      O(2) => \n_5_time_out_counter_reg[4]_i_1__0\,
      O(1) => \n_6_time_out_counter_reg[4]_i_1__0\,
      O(0) => \n_7_time_out_counter_reg[4]_i_1__0\,
      S(3) => \n_0_time_out_counter[4]_i_2__0\,
      S(2) => \n_0_time_out_counter[4]_i_3__0\,
      S(1) => \n_0_time_out_counter[4]_i_4__0\,
      S(0) => \n_0_time_out_counter[4]_i_5__0\
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_6_time_out_counter_reg[4]_i_1__0\,
      Q => time_out_counter_reg(5),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_5_time_out_counter_reg[4]_i_1__0\,
      Q => time_out_counter_reg(6),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_4_time_out_counter_reg[4]_i_1__0\,
      Q => time_out_counter_reg(7),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[8]_i_1__0\,
      Q => time_out_counter_reg(8),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[4]_i_1__0\,
      CO(3) => \n_0_time_out_counter_reg[8]_i_1__0\,
      CO(2) => \n_1_time_out_counter_reg[8]_i_1__0\,
      CO(1) => \n_2_time_out_counter_reg[8]_i_1__0\,
      CO(0) => \n_3_time_out_counter_reg[8]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_time_out_counter_reg[8]_i_1__0\,
      O(2) => \n_5_time_out_counter_reg[8]_i_1__0\,
      O(1) => \n_6_time_out_counter_reg[8]_i_1__0\,
      O(0) => \n_7_time_out_counter_reg[8]_i_1__0\,
      S(3) => \n_0_time_out_counter[8]_i_2__0\,
      S(2) => \n_0_time_out_counter[8]_i_3__0\,
      S(1) => \n_0_time_out_counter[8]_i_4__0\,
      S(0) => \n_0_time_out_counter[8]_i_5__0\
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_6_time_out_counter_reg[8]_i_1__0\,
      Q => time_out_counter_reg(9),
      R => n_0_reset_time_out_reg
    );
\time_out_wait_bypass_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000040000"
    )
    port map (
      I0 => \n_0_time_out_wait_bypass_i_2__0\,
      I1 => wait_bypass_count_reg(8),
      I2 => \n_0_time_out_wait_bypass_i_3__0\,
      I3 => rx_fsm_reset_done_int_s3,
      I4 => n_0_run_phase_alignment_int_s3_reg,
      I5 => n_0_time_out_wait_bypass_reg,
      O => \n_0_time_out_wait_bypass_i_1__0\
    );
\time_out_wait_bypass_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(12),
      I1 => wait_bypass_count_reg(5),
      I2 => wait_bypass_count_reg(1),
      I3 => wait_bypass_count_reg(7),
      I4 => wait_bypass_count_reg(11),
      I5 => wait_bypass_count_reg(4),
      O => \n_0_time_out_wait_bypass_i_2__0\
    );
\time_out_wait_bypass_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(0),
      I1 => wait_bypass_count_reg(3),
      I2 => wait_bypass_count_reg(9),
      I3 => wait_bypass_count_reg(2),
      I4 => wait_bypass_count_reg(10),
      I5 => wait_bypass_count_reg(6),
      O => \n_0_time_out_wait_bypass_i_3__0\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxuserclk,
      CE => \<const1>\,
      D => \n_0_time_out_wait_bypass_i_1__0\,
      Q => n_0_time_out_wait_bypass_reg,
      R => \<const0>\
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => \<const0>\
    );
time_tlock_max_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => time_tlock_max,
      I1 => time_tlock_max0,
      I2 => n_0_reset_time_out_reg,
      O => n_0_time_tlock_max_i_1
    );
time_tlock_max_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80888080AAAAAAAA"
    )
    port map (
      I0 => n_0_check_tlock_max_reg,
      I1 => n_0_time_tlock_max_i_3,
      I2 => \n_0_time_tlock_max_i_4__0\,
      I3 => n_0_time_out_2ms_i_2,
      I4 => time_out_counter_reg(5),
      I5 => n_0_time_tlock_max_i_5,
      O => time_tlock_max0
    );
time_tlock_max_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E0E0E0E0E0E0E0"
    )
    port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(9),
      I5 => time_out_counter_reg(11),
      O => n_0_time_tlock_max_i_3
    );
\time_tlock_max_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(12),
      I4 => time_out_counter_reg(6),
      O => \n_0_time_tlock_max_i_4__0\
    );
time_tlock_max_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(18),
      I3 => time_out_counter_reg(17),
      O => n_0_time_tlock_max_i_5
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => n_0_time_tlock_max_i_1,
      Q => time_tlock_max,
      R => \<const0>\
    );
\wait_bypass_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_run_phase_alignment_int_s3_reg,
      O => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
    port map (
      I0 => \n_0_time_out_wait_bypass_i_2__0\,
      I1 => wait_bypass_count_reg(8),
      I2 => \n_0_time_out_wait_bypass_i_3__0\,
      I3 => rx_fsm_reset_done_int_s3,
      O => \n_0_wait_bypass_count[0]_i_2__0\
    );
\wait_bypass_count[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(3),
      O => \n_0_wait_bypass_count[0]_i_4__0\
    );
\wait_bypass_count[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(2),
      O => \n_0_wait_bypass_count[0]_i_5__0\
    );
\wait_bypass_count[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(1),
      O => \n_0_wait_bypass_count[0]_i_6__0\
    );
\wait_bypass_count[0]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_bypass_count_reg(0),
      O => \n_0_wait_bypass_count[0]_i_7__0\
    );
\wait_bypass_count[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(12),
      O => \n_0_wait_bypass_count[12]_i_2__0\
    );
\wait_bypass_count[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(7),
      O => \n_0_wait_bypass_count[4]_i_2__0\
    );
\wait_bypass_count[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(6),
      O => \n_0_wait_bypass_count[4]_i_3__0\
    );
\wait_bypass_count[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(5),
      O => \n_0_wait_bypass_count[4]_i_4__0\
    );
\wait_bypass_count[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(4),
      O => \n_0_wait_bypass_count[4]_i_5__0\
    );
\wait_bypass_count[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(11),
      O => \n_0_wait_bypass_count[8]_i_2__0\
    );
\wait_bypass_count[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(10),
      O => \n_0_wait_bypass_count[8]_i_3__0\
    );
\wait_bypass_count[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(9),
      O => \n_0_wait_bypass_count[8]_i_4__0\
    );
\wait_bypass_count[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(8),
      O => \n_0_wait_bypass_count[8]_i_5__0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxuserclk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_7_wait_bypass_count_reg[0]_i_3__0\,
      Q => wait_bypass_count_reg(0),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_wait_bypass_count_reg[0]_i_3__0\,
      CO(2) => \n_1_wait_bypass_count_reg[0]_i_3__0\,
      CO(1) => \n_2_wait_bypass_count_reg[0]_i_3__0\,
      CO(0) => \n_3_wait_bypass_count_reg[0]_i_3__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_wait_bypass_count_reg[0]_i_3__0\,
      O(2) => \n_5_wait_bypass_count_reg[0]_i_3__0\,
      O(1) => \n_6_wait_bypass_count_reg[0]_i_3__0\,
      O(0) => \n_7_wait_bypass_count_reg[0]_i_3__0\,
      S(3) => \n_0_wait_bypass_count[0]_i_4__0\,
      S(2) => \n_0_wait_bypass_count[0]_i_5__0\,
      S(1) => \n_0_wait_bypass_count[0]_i_6__0\,
      S(0) => \n_0_wait_bypass_count[0]_i_7__0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxuserclk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_5_wait_bypass_count_reg[8]_i_1__0\,
      Q => wait_bypass_count_reg(10),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxuserclk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_4_wait_bypass_count_reg[8]_i_1__0\,
      Q => wait_bypass_count_reg(11),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxuserclk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_7_wait_bypass_count_reg[12]_i_1__0\,
      Q => wait_bypass_count_reg(12),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[8]_i_1__0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_wait_bypass_count_reg[12]_i_1__0\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_wait_bypass_count[12]_i_2__0\
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxuserclk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_6_wait_bypass_count_reg[0]_i_3__0\,
      Q => wait_bypass_count_reg(1),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxuserclk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_5_wait_bypass_count_reg[0]_i_3__0\,
      Q => wait_bypass_count_reg(2),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxuserclk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_4_wait_bypass_count_reg[0]_i_3__0\,
      Q => wait_bypass_count_reg(3),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxuserclk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_7_wait_bypass_count_reg[4]_i_1__0\,
      Q => wait_bypass_count_reg(4),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[0]_i_3__0\,
      CO(3) => \n_0_wait_bypass_count_reg[4]_i_1__0\,
      CO(2) => \n_1_wait_bypass_count_reg[4]_i_1__0\,
      CO(1) => \n_2_wait_bypass_count_reg[4]_i_1__0\,
      CO(0) => \n_3_wait_bypass_count_reg[4]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_wait_bypass_count_reg[4]_i_1__0\,
      O(2) => \n_5_wait_bypass_count_reg[4]_i_1__0\,
      O(1) => \n_6_wait_bypass_count_reg[4]_i_1__0\,
      O(0) => \n_7_wait_bypass_count_reg[4]_i_1__0\,
      S(3) => \n_0_wait_bypass_count[4]_i_2__0\,
      S(2) => \n_0_wait_bypass_count[4]_i_3__0\,
      S(1) => \n_0_wait_bypass_count[4]_i_4__0\,
      S(0) => \n_0_wait_bypass_count[4]_i_5__0\
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxuserclk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_6_wait_bypass_count_reg[4]_i_1__0\,
      Q => wait_bypass_count_reg(5),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxuserclk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_5_wait_bypass_count_reg[4]_i_1__0\,
      Q => wait_bypass_count_reg(6),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxuserclk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_4_wait_bypass_count_reg[4]_i_1__0\,
      Q => wait_bypass_count_reg(7),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxuserclk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_7_wait_bypass_count_reg[8]_i_1__0\,
      Q => wait_bypass_count_reg(8),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[4]_i_1__0\,
      CO(3) => \n_0_wait_bypass_count_reg[8]_i_1__0\,
      CO(2) => \n_1_wait_bypass_count_reg[8]_i_1__0\,
      CO(1) => \n_2_wait_bypass_count_reg[8]_i_1__0\,
      CO(0) => \n_3_wait_bypass_count_reg[8]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_wait_bypass_count_reg[8]_i_1__0\,
      O(2) => \n_5_wait_bypass_count_reg[8]_i_1__0\,
      O(1) => \n_6_wait_bypass_count_reg[8]_i_1__0\,
      O(0) => \n_7_wait_bypass_count_reg[8]_i_1__0\,
      S(3) => \n_0_wait_bypass_count[8]_i_2__0\,
      S(2) => \n_0_wait_bypass_count[8]_i_3__0\,
      S(1) => \n_0_wait_bypass_count[8]_i_4__0\,
      S(0) => \n_0_wait_bypass_count[8]_i_5__0\
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rxuserclk,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_6_wait_bypass_count_reg[8]_i_1__0\,
      Q => wait_bypass_count_reg(9),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_time_cnt[0]_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(0),
      O => \n_0_wait_time_cnt[0]_i_10__0\
    );
\wait_time_cnt[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_wait_time_cnt[0]_i_4__0\,
      I1 => \n_0_FSM_onehot_rx_state[10]_i_4\,
      I2 => \n_0_FSM_onehot_rx_state_reg[10]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[9]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[8]\,
      O => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => wait_time_cnt_reg(2),
      I1 => wait_time_cnt_reg(6),
      I2 => wait_time_cnt_reg(10),
      I3 => wait_time_cnt_reg(3),
      I4 => \n_0_wait_time_cnt[0]_i_5__0\,
      I5 => \n_0_wait_time_cnt[0]_i_6__0\,
      O => \n_0_wait_time_cnt[0]_i_2__0\
    );
\wait_time_cnt[0]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_rx_state_reg[2]\,
      I1 => \n_0_FSM_onehot_rx_state_reg[7]\,
      I2 => \n_0_FSM_onehot_rx_state_reg[6]\,
      I3 => \n_0_FSM_onehot_rx_state_reg[10]\,
      I4 => \n_0_FSM_onehot_rx_state_reg[3]\,
      O => \n_0_wait_time_cnt[0]_i_4__0\
    );
\wait_time_cnt[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => wait_time_cnt_reg(14),
      I1 => wait_time_cnt_reg(11),
      I2 => wait_time_cnt_reg(9),
      I3 => wait_time_cnt_reg(13),
      I4 => wait_time_cnt_reg(8),
      I5 => wait_time_cnt_reg(12),
      O => \n_0_wait_time_cnt[0]_i_5__0\
    );
\wait_time_cnt[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => wait_time_cnt_reg(5),
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(4),
      I4 => wait_time_cnt_reg(15),
      I5 => wait_time_cnt_reg(7),
      O => \n_0_wait_time_cnt[0]_i_6__0\
    );
\wait_time_cnt[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(3),
      O => \n_0_wait_time_cnt[0]_i_7\
    );
\wait_time_cnt[0]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(2),
      O => \n_0_wait_time_cnt[0]_i_8__0\
    );
\wait_time_cnt[0]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(1),
      O => \n_0_wait_time_cnt[0]_i_9__0\
    );
\wait_time_cnt[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(15),
      O => \n_0_wait_time_cnt[12]_i_2__0\
    );
\wait_time_cnt[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(14),
      O => \n_0_wait_time_cnt[12]_i_3__0\
    );
\wait_time_cnt[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(13),
      O => \n_0_wait_time_cnt[12]_i_4__0\
    );
\wait_time_cnt[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(12),
      O => \n_0_wait_time_cnt[12]_i_5__0\
    );
\wait_time_cnt[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(7),
      O => \n_0_wait_time_cnt[4]_i_2__0\
    );
\wait_time_cnt[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(6),
      O => \n_0_wait_time_cnt[4]_i_3__0\
    );
\wait_time_cnt[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(5),
      O => \n_0_wait_time_cnt[4]_i_4__0\
    );
\wait_time_cnt[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(4),
      O => \n_0_wait_time_cnt[4]_i_5__0\
    );
\wait_time_cnt[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(11),
      O => \n_0_wait_time_cnt[8]_i_2__0\
    );
\wait_time_cnt[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(10),
      O => \n_0_wait_time_cnt[8]_i_3__0\
    );
\wait_time_cnt[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(9),
      O => \n_0_wait_time_cnt[8]_i_4__0\
    );
\wait_time_cnt[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(8),
      O => \n_0_wait_time_cnt[8]_i_5__0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_7_wait_time_cnt_reg[0]_i_3__0\,
      Q => wait_time_cnt_reg(0),
      R => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_wait_time_cnt_reg[0]_i_3__0\,
      CO(2) => \n_1_wait_time_cnt_reg[0]_i_3__0\,
      CO(1) => \n_2_wait_time_cnt_reg[0]_i_3__0\,
      CO(0) => \n_3_wait_time_cnt_reg[0]_i_3__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const1>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_wait_time_cnt_reg[0]_i_3__0\,
      O(2) => \n_5_wait_time_cnt_reg[0]_i_3__0\,
      O(1) => \n_6_wait_time_cnt_reg[0]_i_3__0\,
      O(0) => \n_7_wait_time_cnt_reg[0]_i_3__0\,
      S(3) => \n_0_wait_time_cnt[0]_i_7\,
      S(2) => \n_0_wait_time_cnt[0]_i_8__0\,
      S(1) => \n_0_wait_time_cnt[0]_i_9__0\,
      S(0) => \n_0_wait_time_cnt[0]_i_10__0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDSE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_5_wait_time_cnt_reg[8]_i_1__0\,
      Q => wait_time_cnt_reg(10),
      S => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_4_wait_time_cnt_reg[8]_i_1__0\,
      Q => wait_time_cnt_reg(11),
      R => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_7_wait_time_cnt_reg[12]_i_1__0\,
      Q => wait_time_cnt_reg(12),
      R => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_time_cnt_reg[8]_i_1__0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \n_1_wait_time_cnt_reg[12]_i_1__0\,
      CO(1) => \n_2_wait_time_cnt_reg[12]_i_1__0\,
      CO(0) => \n_3_wait_time_cnt_reg[12]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_wait_time_cnt_reg[12]_i_1__0\,
      O(2) => \n_5_wait_time_cnt_reg[12]_i_1__0\,
      O(1) => \n_6_wait_time_cnt_reg[12]_i_1__0\,
      O(0) => \n_7_wait_time_cnt_reg[12]_i_1__0\,
      S(3) => \n_0_wait_time_cnt[12]_i_2__0\,
      S(2) => \n_0_wait_time_cnt[12]_i_3__0\,
      S(1) => \n_0_wait_time_cnt[12]_i_4__0\,
      S(0) => \n_0_wait_time_cnt[12]_i_5__0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_6_wait_time_cnt_reg[12]_i_1__0\,
      Q => wait_time_cnt_reg(13),
      R => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_5_wait_time_cnt_reg[12]_i_1__0\,
      Q => wait_time_cnt_reg(14),
      R => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_4_wait_time_cnt_reg[12]_i_1__0\,
      Q => wait_time_cnt_reg(15),
      R => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_6_wait_time_cnt_reg[0]_i_3__0\,
      Q => wait_time_cnt_reg(1),
      R => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_5_wait_time_cnt_reg[0]_i_3__0\,
      Q => wait_time_cnt_reg(2),
      R => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_4_wait_time_cnt_reg[0]_i_3__0\,
      Q => wait_time_cnt_reg(3),
      R => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_7_wait_time_cnt_reg[4]_i_1__0\,
      Q => wait_time_cnt_reg(4),
      S => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_time_cnt_reg[0]_i_3__0\,
      CO(3) => \n_0_wait_time_cnt_reg[4]_i_1__0\,
      CO(2) => \n_1_wait_time_cnt_reg[4]_i_1__0\,
      CO(1) => \n_2_wait_time_cnt_reg[4]_i_1__0\,
      CO(0) => \n_3_wait_time_cnt_reg[4]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const1>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_wait_time_cnt_reg[4]_i_1__0\,
      O(2) => \n_5_wait_time_cnt_reg[4]_i_1__0\,
      O(1) => \n_6_wait_time_cnt_reg[4]_i_1__0\,
      O(0) => \n_7_wait_time_cnt_reg[4]_i_1__0\,
      S(3) => \n_0_wait_time_cnt[4]_i_2__0\,
      S(2) => \n_0_wait_time_cnt[4]_i_3__0\,
      S(1) => \n_0_wait_time_cnt[4]_i_4__0\,
      S(0) => \n_0_wait_time_cnt[4]_i_5__0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_6_wait_time_cnt_reg[4]_i_1__0\,
      Q => wait_time_cnt_reg(5),
      R => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_5_wait_time_cnt_reg[4]_i_1__0\,
      Q => wait_time_cnt_reg(6),
      S => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_4_wait_time_cnt_reg[4]_i_1__0\,
      Q => wait_time_cnt_reg(7),
      S => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_7_wait_time_cnt_reg[8]_i_1__0\,
      Q => wait_time_cnt_reg(8),
      S => \n_0_wait_time_cnt[0]_i_1__0\
    );
\wait_time_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_time_cnt_reg[4]_i_1__0\,
      CO(3) => \n_0_wait_time_cnt_reg[8]_i_1__0\,
      CO(2) => \n_1_wait_time_cnt_reg[8]_i_1__0\,
      CO(1) => \n_2_wait_time_cnt_reg[8]_i_1__0\,
      CO(0) => \n_3_wait_time_cnt_reg[8]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const1>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_wait_time_cnt_reg[8]_i_1__0\,
      O(2) => \n_5_wait_time_cnt_reg[8]_i_1__0\,
      O(1) => \n_6_wait_time_cnt_reg[8]_i_1__0\,
      O(0) => \n_7_wait_time_cnt_reg[8]_i_1__0\,
      S(3) => \n_0_wait_time_cnt[8]_i_2__0\,
      S(2) => \n_0_wait_time_cnt[8]_i_3__0\,
      S(1) => \n_0_wait_time_cnt[8]_i_4__0\,
      S(0) => \n_0_wait_time_cnt[8]_i_5__0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
    port map (
      C => independent_clock_bufg,
      CE => \n_0_wait_time_cnt[0]_i_2__0\,
      D => \n_6_wait_time_cnt_reg[8]_i_1__0\,
      Q => wait_time_cnt_reg(9),
      S => \n_0_wait_time_cnt[0]_i_1__0\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_GTWIZARD_TX_STARTUP_FSM is
  port (
    O1 : out STD_LOGIC;
    gt0_cpllreset_t : out STD_LOGIC;
    gt0_txuserrdy_t : out STD_LOGIC;
    gt0_gttxreset_i : out STD_LOGIC;
    userclk : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    gt0_cpllrefclklost_i : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    mgt_tx_reset : in STD_LOGIC;
    gt0_gttxreset_in : in STD_LOGIC
  );
end quadsgmiiquadsgmii_GTWIZARD_TX_STARTUP_FSM;

architecture STRUCTURE of quadsgmiiquadsgmii_GTWIZARD_TX_STARTUP_FSM is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal \^gt0_cpllreset_t\ : STD_LOGIC;
  signal gt0_gttxreset_t : STD_LOGIC;
  signal \^gt0_txuserrdy_t\ : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal init_wait_done : STD_LOGIC;
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal mmcm_lock_i : STD_LOGIC;
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal n_0_CPLL_RESET_i_1 : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[10]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[10]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[10]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[10]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[10]_i_13\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[10]_i_14\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[10]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[10]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[10]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[10]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[10]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[10]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[10]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[1]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[1]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[1]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[6]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[7]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[8]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[8]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[8]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[8]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[8]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[8]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[8]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[8]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[8]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state[9]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_tx_state_reg[9]\ : STD_LOGIC;
  signal n_0_TXUSERRDY_i_1 : STD_LOGIC;
  signal n_0_gttxreset_i_i_1 : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_2\ : STD_LOGIC;
  signal \n_0_init_wait_count[7]_i_1\ : STD_LOGIC;
  signal \n_0_init_wait_count[7]_i_3\ : STD_LOGIC;
  signal \n_0_init_wait_count[7]_i_4\ : STD_LOGIC;
  signal n_0_init_wait_done_i_1 : STD_LOGIC;
  signal \n_0_mmcm_lock_count[9]_i_1\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[9]_i_2\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[9]_i_4\ : STD_LOGIC;
  signal n_0_mmcm_lock_reclocked_i_1 : STD_LOGIC;
  signal n_0_mmcm_lock_reclocked_i_2 : STD_LOGIC;
  signal n_0_pll_reset_asserted_i_1 : STD_LOGIC;
  signal n_0_pll_reset_asserted_i_2 : STD_LOGIC;
  signal n_0_reset_time_out_i_1 : STD_LOGIC;
  signal n_0_reset_time_out_i_2 : STD_LOGIC;
  signal n_0_run_phase_alignment_int_i_1 : STD_LOGIC;
  signal n_0_run_phase_alignment_int_reg : STD_LOGIC;
  signal n_0_time_out_2ms_i_1 : STD_LOGIC;
  signal \n_0_time_out_2ms_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_2ms_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_2ms_i_4__0\ : STD_LOGIC;
  signal \n_0_time_out_2ms_i_5__0\ : STD_LOGIC;
  signal n_0_time_out_500us_i_1 : STD_LOGIC;
  signal n_0_time_out_500us_i_2 : STD_LOGIC;
  signal n_0_time_out_500us_i_3 : STD_LOGIC;
  signal n_0_time_out_500us_i_4 : STD_LOGIC;
  signal n_0_time_out_500us_i_5 : STD_LOGIC;
  signal n_0_time_out_500us_i_6 : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_1\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_5\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_6\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_4\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_5\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_4\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_4\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_5\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_4\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_5\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal n_0_time_out_wait_bypass_i_1 : STD_LOGIC;
  signal n_0_time_out_wait_bypass_i_2 : STD_LOGIC;
  signal n_0_time_out_wait_bypass_i_3 : STD_LOGIC;
  signal n_0_time_out_wait_bypass_i_4 : STD_LOGIC;
  signal n_0_time_out_wait_bypass_reg : STD_LOGIC;
  signal n_0_time_tlock_max_i_1 : STD_LOGIC;
  signal \n_0_time_tlock_max_i_2__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_3__0\ : STD_LOGIC;
  signal n_0_time_tlock_max_i_4 : STD_LOGIC;
  signal n_0_tx_fsm_reset_done_int_i_1 : STD_LOGIC;
  signal n_0_tx_fsm_reset_done_int_i_2 : STD_LOGIC;
  signal n_0_tx_fsm_reset_done_int_i_3 : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_6\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_7\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[16]_i_2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_10\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_11\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_4\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_5\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_6\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_7__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_8\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[0]_i_9\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[12]_i_2\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[12]_i_3\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[12]_i_4\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[12]_i_5\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[4]_i_2\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[4]_i_3\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[4]_i_4\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[4]_i_5\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[8]_i_2\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[8]_i_3\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[8]_i_4\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[8]_i_5\ : STD_LOGIC;
  signal \n_0_wait_time_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_0_wait_time_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_wait_time_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_wait_time_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_1_wait_time_cnt_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_wait_time_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_wait_time_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_wait_time_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_2_wait_time_cnt_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_wait_time_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_wait_time_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_wait_time_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_3_wait_time_cnt_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_wait_time_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_wait_time_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_wait_time_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_4_wait_time_cnt_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_wait_time_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_wait_time_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_wait_time_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_5_wait_time_cnt_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_wait_time_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_wait_time_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_wait_time_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_6_wait_time_cnt_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_wait_time_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_wait_time_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_wait_time_cnt_reg[0]_i_3\ : STD_LOGIC;
  signal \n_7_wait_time_cnt_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_wait_time_cnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_wait_time_cnt_reg[8]_i_1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal pll_reset_asserted : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal time_out_2ms : STD_LOGIC;
  signal time_out_500us : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal tx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal tx_state12_out : STD_LOGIC;
  signal tx_state_reg : STD_LOGIC_VECTOR ( 3 to 3 );
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_sync_cpllrefclklost_data_out_UNCONNECTED : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[10]_i_12\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[10]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[10]_i_5\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[10]_i_8\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[1]_i_5\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[1]_i_6\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[5]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[7]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_onehot_tx_state[8]_i_7\ : label is "soft_lutpair28";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \init_wait_count[0]_i_1\ : label is true;
  attribute SOFT_HLUTNM of \init_wait_count[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_2\ : label is "soft_lutpair32";
  attribute counter : integer;
  attribute counter of \init_wait_count_reg[0]\ : label is 38;
  attribute counter of \init_wait_count_reg[1]\ : label is 38;
  attribute counter of \init_wait_count_reg[2]\ : label is 38;
  attribute counter of \init_wait_count_reg[3]\ : label is 38;
  attribute counter of \init_wait_count_reg[4]\ : label is 38;
  attribute counter of \init_wait_count_reg[5]\ : label is 38;
  attribute counter of \init_wait_count_reg[6]\ : label is 38;
  attribute counter of \init_wait_count_reg[7]\ : label is 38;
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \mmcm_lock_count[8]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \mmcm_lock_count[9]_i_3\ : label is "soft_lutpair23";
  attribute counter of \mmcm_lock_count_reg[0]\ : label is 46;
  attribute counter of \mmcm_lock_count_reg[1]\ : label is 46;
  attribute counter of \mmcm_lock_count_reg[2]\ : label is 46;
  attribute counter of \mmcm_lock_count_reg[3]\ : label is 46;
  attribute counter of \mmcm_lock_count_reg[4]\ : label is 46;
  attribute counter of \mmcm_lock_count_reg[5]\ : label is 46;
  attribute counter of \mmcm_lock_count_reg[6]\ : label is 46;
  attribute counter of \mmcm_lock_count_reg[7]\ : label is 46;
  attribute counter of \mmcm_lock_count_reg[8]\ : label is 46;
  attribute counter of \mmcm_lock_count_reg[9]\ : label is 46;
  attribute SOFT_HLUTNM of mmcm_lock_reclocked_i_2 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of pll_reset_asserted_i_2 : label is "soft_lutpair20";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of sync_TXRESETDONE : label is true;
  attribute INITIALISE : string;
  attribute INITIALISE of sync_TXRESETDONE : label is "2'b00";
  attribute DONT_TOUCH of sync_cplllock : label is true;
  attribute INITIALISE of sync_cplllock : label is "2'b00";
  attribute DONT_TOUCH of sync_cpllrefclklost : label is true;
  attribute INITIALISE of sync_cpllrefclklost : label is "2'b00";
  attribute DONT_TOUCH of sync_mmcm_lock_reclocked : label is true;
  attribute INITIALISE of sync_mmcm_lock_reclocked : label is "2'b00";
  attribute DONT_TOUCH of sync_run_phase_alignment_int : label is true;
  attribute INITIALISE of sync_run_phase_alignment_int : label is "2'b00";
  attribute DONT_TOUCH of sync_time_out_wait_bypass : label is true;
  attribute INITIALISE of sync_time_out_wait_bypass : label is "2'b00";
  attribute DONT_TOUCH of sync_tx_fsm_reset_done_int : label is true;
  attribute INITIALISE of sync_tx_fsm_reset_done_int : label is "2'b00";
  attribute SOFT_HLUTNM of time_out_2ms_i_1 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \time_out_2ms_i_2__0\ : label is "soft_lutpair19";
  attribute counter of \time_out_counter_reg[0]\ : label is 36;
  attribute counter of \time_out_counter_reg[10]\ : label is 36;
  attribute counter of \time_out_counter_reg[11]\ : label is 36;
  attribute counter of \time_out_counter_reg[12]\ : label is 36;
  attribute counter of \time_out_counter_reg[13]\ : label is 36;
  attribute counter of \time_out_counter_reg[14]\ : label is 36;
  attribute counter of \time_out_counter_reg[15]\ : label is 36;
  attribute counter of \time_out_counter_reg[16]\ : label is 36;
  attribute counter of \time_out_counter_reg[17]\ : label is 36;
  attribute counter of \time_out_counter_reg[18]\ : label is 36;
  attribute counter of \time_out_counter_reg[1]\ : label is 36;
  attribute counter of \time_out_counter_reg[2]\ : label is 36;
  attribute counter of \time_out_counter_reg[3]\ : label is 36;
  attribute counter of \time_out_counter_reg[4]\ : label is 36;
  attribute counter of \time_out_counter_reg[5]\ : label is 36;
  attribute counter of \time_out_counter_reg[6]\ : label is 36;
  attribute counter of \time_out_counter_reg[7]\ : label is 36;
  attribute counter of \time_out_counter_reg[8]\ : label is 36;
  attribute counter of \time_out_counter_reg[9]\ : label is 36;
  attribute SOFT_HLUTNM of time_tlock_max_i_1 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of time_tlock_max_i_4 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of tx_fsm_reset_done_int_i_2 : label is "soft_lutpair22";
  attribute counter of \wait_bypass_count_reg[0]\ : label is 39;
  attribute counter of \wait_bypass_count_reg[10]\ : label is 39;
  attribute counter of \wait_bypass_count_reg[11]\ : label is 39;
  attribute counter of \wait_bypass_count_reg[12]\ : label is 39;
  attribute counter of \wait_bypass_count_reg[13]\ : label is 39;
  attribute counter of \wait_bypass_count_reg[14]\ : label is 39;
  attribute counter of \wait_bypass_count_reg[15]\ : label is 39;
  attribute counter of \wait_bypass_count_reg[16]\ : label is 39;
  attribute counter of \wait_bypass_count_reg[1]\ : label is 39;
  attribute counter of \wait_bypass_count_reg[2]\ : label is 39;
  attribute counter of \wait_bypass_count_reg[3]\ : label is 39;
  attribute counter of \wait_bypass_count_reg[4]\ : label is 39;
  attribute counter of \wait_bypass_count_reg[5]\ : label is 39;
  attribute counter of \wait_bypass_count_reg[6]\ : label is 39;
  attribute counter of \wait_bypass_count_reg[7]\ : label is 39;
  attribute counter of \wait_bypass_count_reg[8]\ : label is 39;
  attribute counter of \wait_bypass_count_reg[9]\ : label is 39;
  attribute SOFT_HLUTNM of \wait_time_cnt[0]_i_4\ : label is "soft_lutpair28";
  attribute counter of \wait_time_cnt_reg[0]\ : label is 37;
  attribute counter of \wait_time_cnt_reg[10]\ : label is 37;
  attribute counter of \wait_time_cnt_reg[11]\ : label is 37;
  attribute counter of \wait_time_cnt_reg[12]\ : label is 37;
  attribute counter of \wait_time_cnt_reg[13]\ : label is 37;
  attribute counter of \wait_time_cnt_reg[14]\ : label is 37;
  attribute counter of \wait_time_cnt_reg[15]\ : label is 37;
  attribute counter of \wait_time_cnt_reg[1]\ : label is 37;
  attribute counter of \wait_time_cnt_reg[2]\ : label is 37;
  attribute counter of \wait_time_cnt_reg[3]\ : label is 37;
  attribute counter of \wait_time_cnt_reg[4]\ : label is 37;
  attribute counter of \wait_time_cnt_reg[5]\ : label is 37;
  attribute counter of \wait_time_cnt_reg[6]\ : label is 37;
  attribute counter of \wait_time_cnt_reg[7]\ : label is 37;
  attribute counter of \wait_time_cnt_reg[8]\ : label is 37;
  attribute counter of \wait_time_cnt_reg[9]\ : label is 37;
begin
  O1 <= \^o1\;
  gt0_cpllreset_t <= \^gt0_cpllreset_t\;
  gt0_txuserrdy_t <= \^gt0_txuserrdy_t\;
CPLL_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA2AAAEA"
    )
    port map (
      I0 => \^gt0_cpllreset_t\,
      I1 => n_0_tx_fsm_reset_done_int_i_3,
      I2 => n_0_tx_fsm_reset_done_int_i_2,
      I3 => tx_state_reg(3),
      I4 => pll_reset_asserted,
      I5 => pma_reset,
      O => n_0_CPLL_RESET_i_1
    );
CPLL_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => n_0_CPLL_RESET_i_1,
      Q => \^gt0_cpllreset_t\,
      R => \<const0>\
    );
\FSM_onehot_tx_state[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030FDF1FFFFFDF1"
    )
    port map (
      I0 => sel,
      I1 => n_0_tx_fsm_reset_done_int_i_3,
      I2 => tx_state_reg(3),
      I3 => init_wait_done,
      I4 => n_0_tx_fsm_reset_done_int_i_2,
      I5 => \n_0_FSM_onehot_tx_state[10]_i_4\,
      O => \n_0_FSM_onehot_tx_state[10]_i_1\
    );
\FSM_onehot_tx_state[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555455540054"
    )
    port map (
      I0 => \n_0_wait_time_cnt[0]_i_5\,
      I1 => tx_state12_out,
      I2 => txresetdone_s3,
      I3 => \n_0_wait_time_cnt[0]_i_4\,
      I4 => time_out_2ms,
      I5 => cplllock_sync,
      O => \n_0_FSM_onehot_tx_state[10]_i_10\
    );
\FSM_onehot_tx_state[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[6]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[0]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[10]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[8]\,
      I4 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I5 => \n_0_FSM_onehot_tx_state_reg[4]\,
      O => \n_0_FSM_onehot_tx_state[10]_i_11\
    );
\FSM_onehot_tx_state[10]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[10]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[9]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[8]\,
      O => \n_0_FSM_onehot_tx_state[10]_i_12\
    );
\FSM_onehot_tx_state[10]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[1]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[0]\,
      O => \n_0_FSM_onehot_tx_state[10]_i_13\
    );
\FSM_onehot_tx_state[10]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[4]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[1]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[0]\,
      O => \n_0_FSM_onehot_tx_state[10]_i_14\
    );
\FSM_onehot_tx_state[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF02"
    )
    port map (
      I0 => n_0_tx_fsm_reset_done_int_i_2,
      I1 => \n_0_FSM_onehot_tx_state[10]_i_5\,
      I2 => \n_0_FSM_onehot_tx_state[10]_i_6\,
      I3 => \n_0_FSM_onehot_tx_state[10]_i_7\,
      I4 => \n_0_FSM_onehot_tx_state[10]_i_8\,
      O => \n_0_FSM_onehot_tx_state[10]_i_2\
    );
\FSM_onehot_tx_state[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[8]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[9]\,
      O => tx_state_reg(3)
    );
\FSM_onehot_tx_state[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAFB"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[10]_i_9\,
      I1 => time_tlock_max,
      I2 => reset_time_out,
      I3 => \n_0_wait_time_cnt[0]_i_4\,
      I4 => mmcm_lock_reclocked,
      I5 => \n_0_FSM_onehot_tx_state[10]_i_10\,
      O => \n_0_FSM_onehot_tx_state[10]_i_4\
    );
\FSM_onehot_tx_state[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAFEA8"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[1]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[7]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[9]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I4 => \n_0_FSM_onehot_tx_state_reg[3]\,
      O => \n_0_FSM_onehot_tx_state[10]_i_5\
    );
\FSM_onehot_tx_state[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAE8FFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[7]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[9]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I4 => \n_0_FSM_onehot_tx_state[10]_i_11\,
      O => \n_0_FSM_onehot_tx_state[10]_i_6\
    );
\FSM_onehot_tx_state[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000116"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[4]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[7]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[6]\,
      I4 => \n_0_FSM_onehot_tx_state[10]_i_12\,
      I5 => \n_0_FSM_onehot_tx_state[10]_i_13\,
      O => \n_0_FSM_onehot_tx_state[10]_i_7\
    );
\FSM_onehot_tx_state[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF9FF"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[8]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[9]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[10]\,
      I3 => \n_0_wait_time_cnt[0]_i_5\,
      I4 => \n_0_FSM_onehot_tx_state[10]_i_14\,
      O => \n_0_FSM_onehot_tx_state[10]_i_8\
    );
\FSM_onehot_tx_state[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFDFDFDFD"
    )
    port map (
      I0 => \n_0_wait_time_cnt[0]_i_5\,
      I1 => \n_0_FSM_onehot_tx_state_reg[8]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[9]\,
      I3 => pll_reset_asserted,
      I4 => cplllock_sync,
      I5 => \n_0_wait_time_cnt[0]_i_4\,
      O => \n_0_FSM_onehot_tx_state[10]_i_9\
    );
\FSM_onehot_tx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0047"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[1]_i_2\,
      I1 => \n_0_FSM_onehot_tx_state[8]_i_5\,
      I2 => \n_0_FSM_onehot_tx_state[1]_i_3\,
      I3 => \n_0_FSM_onehot_tx_state[8]_i_2\,
      I4 => \n_0_FSM_onehot_tx_state[1]_i_4\,
      O => \n_0_FSM_onehot_tx_state[1]_i_1\
    );
\FSM_onehot_tx_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555559D"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[8]_i_4\,
      I1 => n_0_tx_fsm_reset_done_int_i_2,
      I2 => time_out_2ms,
      I3 => \n_0_FSM_onehot_tx_state[10]_i_5\,
      I4 => \n_0_FSM_onehot_tx_state[10]_i_6\,
      O => \n_0_FSM_onehot_tx_state[1]_i_2\
    );
\FSM_onehot_tx_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF5FFFFFFF3F"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[1]_i_5\,
      I1 => tx_state12_out,
      I2 => n_0_tx_fsm_reset_done_int_i_2,
      I3 => \n_0_FSM_onehot_tx_state[10]_i_5\,
      I4 => \n_0_FSM_onehot_tx_state[10]_i_6\,
      I5 => \n_0_FSM_onehot_tx_state[8]_i_4\,
      O => \n_0_FSM_onehot_tx_state[1]_i_3\
    );
\FSM_onehot_tx_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054550000"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[10]_i_7\,
      I1 => \n_0_FSM_onehot_tx_state[10]_i_6\,
      I2 => \n_0_FSM_onehot_tx_state[10]_i_5\,
      I3 => n_0_tx_fsm_reset_done_int_i_2,
      I4 => time_out_wait_bypass_s3,
      I5 => \n_0_FSM_onehot_tx_state[10]_i_8\,
      O => \n_0_FSM_onehot_tx_state[1]_i_4\
    );
\FSM_onehot_tx_state[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => mmcm_lock_reclocked,
      I1 => time_tlock_max,
      I2 => reset_time_out,
      O => \n_0_FSM_onehot_tx_state[1]_i_5\
    );
\FSM_onehot_tx_state[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_500us,
      I1 => reset_time_out,
      O => tx_state12_out
    );
\FSM_onehot_tx_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[8]_i_2\,
      I1 => \n_0_FSM_onehot_tx_state[8]_i_5\,
      I2 => \n_0_FSM_onehot_tx_state[8]_i_3\,
      I3 => \n_0_FSM_onehot_tx_state[8]_i_4\,
      O => \n_0_FSM_onehot_tx_state[2]_i_1\
    );
\FSM_onehot_tx_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[8]_i_2\,
      I1 => \n_0_FSM_onehot_tx_state[8]_i_3\,
      I2 => \n_0_FSM_onehot_tx_state[8]_i_4\,
      I3 => \n_0_FSM_onehot_tx_state[8]_i_5\,
      O => \n_0_FSM_onehot_tx_state[3]_i_1\
    );
\FSM_onehot_tx_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[8]_i_2\,
      I1 => time_out_2ms,
      I2 => \n_0_FSM_onehot_tx_state[8]_i_3\,
      I3 => \n_0_FSM_onehot_tx_state[8]_i_4\,
      I4 => \n_0_FSM_onehot_tx_state[8]_i_5\,
      O => \n_0_FSM_onehot_tx_state[4]_i_1\
    );
\FSM_onehot_tx_state[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[8]_i_2\,
      I1 => \n_0_FSM_onehot_tx_state[8]_i_3\,
      I2 => \n_0_FSM_onehot_tx_state[8]_i_4\,
      I3 => \n_0_FSM_onehot_tx_state[8]_i_5\,
      O => \n_0_FSM_onehot_tx_state[5]_i_1\
    );
\FSM_onehot_tx_state[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[8]_i_2\,
      I1 => \n_0_FSM_onehot_tx_state[6]_i_2\,
      I2 => \n_0_FSM_onehot_tx_state[8]_i_4\,
      I3 => \n_0_FSM_onehot_tx_state[8]_i_5\,
      O => \n_0_FSM_onehot_tx_state[6]_i_1\
    );
\FSM_onehot_tx_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FB00"
    )
    port map (
      I0 => reset_time_out,
      I1 => time_tlock_max,
      I2 => mmcm_lock_reclocked,
      I3 => n_0_tx_fsm_reset_done_int_i_2,
      I4 => \n_0_FSM_onehot_tx_state[10]_i_5\,
      I5 => \n_0_FSM_onehot_tx_state[10]_i_6\,
      O => \n_0_FSM_onehot_tx_state[6]_i_2\
    );
\FSM_onehot_tx_state[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[8]_i_2\,
      I1 => \n_0_FSM_onehot_tx_state[8]_i_3\,
      I2 => \n_0_FSM_onehot_tx_state[8]_i_4\,
      I3 => \n_0_FSM_onehot_tx_state[8]_i_5\,
      O => \n_0_FSM_onehot_tx_state[7]_i_1\
    );
\FSM_onehot_tx_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005100"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[8]_i_2\,
      I1 => time_out_500us,
      I2 => reset_time_out,
      I3 => \n_0_FSM_onehot_tx_state[8]_i_3\,
      I4 => \n_0_FSM_onehot_tx_state[8]_i_4\,
      I5 => \n_0_FSM_onehot_tx_state[8]_i_5\,
      O => \n_0_FSM_onehot_tx_state[8]_i_1\
    );
\FSM_onehot_tx_state[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[8]_i_6\,
      I1 => \n_0_wait_time_cnt[0]_i_4\,
      I2 => \n_0_FSM_onehot_tx_state_reg[10]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[0]\,
      O => \n_0_FSM_onehot_tx_state[8]_i_2\
    );
\FSM_onehot_tx_state[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001111100011114"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[10]_i_6\,
      I1 => \n_0_FSM_onehot_tx_state_reg[1]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[7]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[9]\,
      I4 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I5 => \n_0_FSM_onehot_tx_state_reg[3]\,
      O => \n_0_FSM_onehot_tx_state[8]_i_3\
    );
\FSM_onehot_tx_state[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEEF"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[10]_i_12\,
      I1 => \n_0_FSM_onehot_tx_state[10]_i_14\,
      I2 => \n_0_FSM_onehot_tx_state_reg[7]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[6]\,
      I4 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I5 => \n_0_FSM_onehot_tx_state_reg[2]\,
      O => \n_0_FSM_onehot_tx_state[8]_i_4\
    );
\FSM_onehot_tx_state[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[8]_i_7\,
      I1 => \n_0_FSM_onehot_tx_state[8]_i_8\,
      I2 => \n_0_FSM_onehot_tx_state[8]_i_9\,
      I3 => \n_0_FSM_onehot_tx_state[8]_i_2\,
      O => \n_0_FSM_onehot_tx_state[8]_i_5\
    );
\FSM_onehot_tx_state[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEF"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[8]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[9]\,
      I4 => \n_0_FSM_onehot_tx_state_reg[1]\,
      O => \n_0_FSM_onehot_tx_state[8]_i_6\
    );
\FSM_onehot_tx_state[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[4]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[6]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[7]\,
      O => \n_0_FSM_onehot_tx_state[8]_i_7\
    );
\FSM_onehot_tx_state[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => tx_state_reg(3),
      I1 => \n_0_FSM_onehot_tx_state_reg[10]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[0]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[1]\,
      I4 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I5 => \n_0_FSM_onehot_tx_state_reg[3]\,
      O => \n_0_FSM_onehot_tx_state[8]_i_8\
    );
\FSM_onehot_tx_state[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFDFDD7"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state[10]_i_11\,
      I1 => \n_0_FSM_onehot_tx_state_reg[7]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[9]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I4 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I5 => \n_0_FSM_onehot_tx_state_reg[1]\,
      O => \n_0_FSM_onehot_tx_state[8]_i_9\
    );
\FSM_onehot_tx_state[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011101111"
    )
    port map (
      I0 => time_out_wait_bypass_s3,
      I1 => \n_0_FSM_onehot_tx_state[10]_i_7\,
      I2 => \n_0_FSM_onehot_tx_state[10]_i_6\,
      I3 => \n_0_FSM_onehot_tx_state[10]_i_5\,
      I4 => n_0_tx_fsm_reset_done_int_i_2,
      I5 => \n_0_FSM_onehot_tx_state[10]_i_8\,
      O => \n_0_FSM_onehot_tx_state[9]_i_1\
    );
\FSM_onehot_tx_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_FSM_onehot_tx_state[10]_i_1\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_tx_state_reg[0]\,
      S => pma_reset
    );
\FSM_onehot_tx_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_FSM_onehot_tx_state[10]_i_1\,
      D => \n_0_FSM_onehot_tx_state[10]_i_2\,
      Q => \n_0_FSM_onehot_tx_state_reg[10]\,
      R => pma_reset
    );
\FSM_onehot_tx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_FSM_onehot_tx_state[10]_i_1\,
      D => \n_0_FSM_onehot_tx_state[1]_i_1\,
      Q => \n_0_FSM_onehot_tx_state_reg[1]\,
      R => pma_reset
    );
\FSM_onehot_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_FSM_onehot_tx_state[10]_i_1\,
      D => \n_0_FSM_onehot_tx_state[2]_i_1\,
      Q => \n_0_FSM_onehot_tx_state_reg[2]\,
      R => pma_reset
    );
\FSM_onehot_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_FSM_onehot_tx_state[10]_i_1\,
      D => \n_0_FSM_onehot_tx_state[3]_i_1\,
      Q => \n_0_FSM_onehot_tx_state_reg[3]\,
      R => pma_reset
    );
\FSM_onehot_tx_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_FSM_onehot_tx_state[10]_i_1\,
      D => \n_0_FSM_onehot_tx_state[4]_i_1\,
      Q => \n_0_FSM_onehot_tx_state_reg[4]\,
      R => pma_reset
    );
\FSM_onehot_tx_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_FSM_onehot_tx_state[10]_i_1\,
      D => \n_0_FSM_onehot_tx_state[5]_i_1\,
      Q => \n_0_FSM_onehot_tx_state_reg[5]\,
      R => pma_reset
    );
\FSM_onehot_tx_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_FSM_onehot_tx_state[10]_i_1\,
      D => \n_0_FSM_onehot_tx_state[6]_i_1\,
      Q => \n_0_FSM_onehot_tx_state_reg[6]\,
      R => pma_reset
    );
\FSM_onehot_tx_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_FSM_onehot_tx_state[10]_i_1\,
      D => \n_0_FSM_onehot_tx_state[7]_i_1\,
      Q => \n_0_FSM_onehot_tx_state_reg[7]\,
      R => pma_reset
    );
\FSM_onehot_tx_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_FSM_onehot_tx_state[10]_i_1\,
      D => \n_0_FSM_onehot_tx_state[8]_i_1\,
      Q => \n_0_FSM_onehot_tx_state_reg[8]\,
      R => pma_reset
    );
\FSM_onehot_tx_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_FSM_onehot_tx_state[10]_i_1\,
      D => \n_0_FSM_onehot_tx_state[9]_i_1\,
      Q => \n_0_FSM_onehot_tx_state_reg[9]\,
      R => pma_reset
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
TXUSERRDY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA2BAA"
    )
    port map (
      I0 => \^gt0_txuserrdy_t\,
      I1 => \n_0_wait_time_cnt[0]_i_5\,
      I2 => \n_0_wait_time_cnt[0]_i_4\,
      I3 => n_0_tx_fsm_reset_done_int_i_2,
      I4 => tx_state_reg(3),
      I5 => pma_reset,
      O => n_0_TXUSERRDY_i_1
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => n_0_TXUSERRDY_i_1,
      Q => \^gt0_txuserrdy_t\,
      R => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gttxreset_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAAAA8A"
    )
    port map (
      I0 => gt0_gttxreset_t,
      I1 => tx_state_reg(3),
      I2 => \n_0_wait_time_cnt[0]_i_5\,
      I3 => \n_0_wait_time_cnt[0]_i_4\,
      I4 => n_0_tx_fsm_reset_done_int_i_2,
      I5 => pma_reset,
      O => n_0_gttxreset_i_i_1
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => n_0_gttxreset_i_i_1,
      Q => gt0_gttxreset_t,
      R => \<const0>\
    );
gtxe2_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => gt0_gttxreset_t,
      I1 => mgt_tx_reset,
      I2 => \^o1\,
      I3 => gt0_gttxreset_in,
      O => gt0_gttxreset_i
    );
\init_wait_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      O => p_0_in(0)
    );
\init_wait_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(2),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(0),
      I4 => \init_wait_count_reg__0\(1),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(3),
      I4 => \init_wait_count_reg__0\(2),
      I5 => \init_wait_count_reg__0\(4),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \init_wait_count_reg__0\(4),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(3),
      I4 => \n_0_init_wait_count[6]_i_2\,
      I5 => \init_wait_count_reg__0\(5),
      O => p_0_in(6)
    );
\init_wait_count[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => \n_0_init_wait_count[6]_i_2\
    );
\init_wait_count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \n_0_init_wait_count[7]_i_3\,
      O => \n_0_init_wait_count[7]_i_1\
    );
\init_wait_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \init_wait_count_reg__0\(7),
      I1 => \n_0_init_wait_count[7]_i_4\,
      I2 => \init_wait_count_reg__0\(6),
      O => p_0_in(7)
    );
\init_wait_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(5),
      I3 => \init_wait_count_reg__0\(4),
      I4 => \init_wait_count_reg__0\(6),
      I5 => \init_wait_count_reg__0\(7),
      O => \n_0_init_wait_count[7]_i_3\
    );
\init_wait_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(3),
      I4 => \init_wait_count_reg__0\(2),
      I5 => \init_wait_count_reg__0\(4),
      O => \n_0_init_wait_count[7]_i_4\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_init_wait_count[7]_i_1\,
      CLR => pma_reset,
      D => p_0_in(0),
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_init_wait_count[7]_i_1\,
      CLR => pma_reset,
      D => p_0_in(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_init_wait_count[7]_i_1\,
      CLR => pma_reset,
      D => p_0_in(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_init_wait_count[7]_i_1\,
      CLR => pma_reset,
      D => p_0_in(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_init_wait_count[7]_i_1\,
      CLR => pma_reset,
      D => p_0_in(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_init_wait_count[7]_i_1\,
      CLR => pma_reset,
      D => p_0_in(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_init_wait_count[7]_i_1\,
      CLR => pma_reset,
      D => p_0_in(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_init_wait_count[7]_i_1\,
      CLR => pma_reset,
      D => p_0_in(7),
      Q => \init_wait_count_reg__0\(7)
    );
init_wait_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \n_0_init_wait_count[7]_i_3\,
      I3 => init_wait_done,
      O => n_0_init_wait_done_i_1
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      CLR => pma_reset,
      D => n_0_init_wait_done_i_1,
      Q => init_wait_done
    );
\mmcm_lock_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\mmcm_lock_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__1\(1)
    );
\mmcm_lock_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__1\(2)
    );
\mmcm_lock_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(2),
      O => \p_0_in__1\(3)
    );
\mmcm_lock_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(3),
      I2 => \mmcm_lock_count_reg__0\(2),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__1\(4)
    );
\mmcm_lock_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(2),
      I4 => \mmcm_lock_count_reg__0\(3),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \p_0_in__1\(5)
    );
\mmcm_lock_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_mmcm_lock_count[9]_i_4\,
      I1 => \mmcm_lock_count_reg__0\(6),
      O => \p_0_in__1\(6)
    );
\mmcm_lock_count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \n_0_mmcm_lock_count[9]_i_4\,
      I2 => \mmcm_lock_count_reg__0\(6),
      O => \p_0_in__1\(7)
    );
\mmcm_lock_count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(8),
      I1 => \mmcm_lock_count_reg__0\(6),
      I2 => \n_0_mmcm_lock_count[9]_i_4\,
      I3 => \mmcm_lock_count_reg__0\(7),
      O => \p_0_in__1\(8)
    );
\mmcm_lock_count[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mmcm_lock_i,
      O => \n_0_mmcm_lock_count[9]_i_1\
    );
\mmcm_lock_count[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(8),
      I1 => \mmcm_lock_count_reg__0\(6),
      I2 => \n_0_mmcm_lock_count[9]_i_4\,
      I3 => \mmcm_lock_count_reg__0\(7),
      I4 => \mmcm_lock_count_reg__0\(9),
      O => \n_0_mmcm_lock_count[9]_i_2\
    );
\mmcm_lock_count[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(9),
      I1 => \mmcm_lock_count_reg__0\(7),
      I2 => \n_0_mmcm_lock_count[9]_i_4\,
      I3 => \mmcm_lock_count_reg__0\(6),
      I4 => \mmcm_lock_count_reg__0\(8),
      O => \p_0_in__1\(9)
    );
\mmcm_lock_count[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(3),
      I2 => \mmcm_lock_count_reg__0\(2),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(1),
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \n_0_mmcm_lock_count[9]_i_4\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__1\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => \n_0_mmcm_lock_count[9]_i_1\
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__1\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => \n_0_mmcm_lock_count[9]_i_1\
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__1\(2),
      Q => \mmcm_lock_count_reg__0\(2),
      R => \n_0_mmcm_lock_count[9]_i_1\
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__1\(3),
      Q => \mmcm_lock_count_reg__0\(3),
      R => \n_0_mmcm_lock_count[9]_i_1\
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__1\(4),
      Q => \mmcm_lock_count_reg__0\(4),
      R => \n_0_mmcm_lock_count[9]_i_1\
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__1\(5),
      Q => \mmcm_lock_count_reg__0\(5),
      R => \n_0_mmcm_lock_count[9]_i_1\
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__1\(6),
      Q => \mmcm_lock_count_reg__0\(6),
      R => \n_0_mmcm_lock_count[9]_i_1\
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__1\(7),
      Q => \mmcm_lock_count_reg__0\(7),
      R => \n_0_mmcm_lock_count[9]_i_1\
    );
\mmcm_lock_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__1\(8),
      Q => \mmcm_lock_count_reg__0\(8),
      R => \n_0_mmcm_lock_count[9]_i_1\
    );
\mmcm_lock_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_mmcm_lock_count[9]_i_2\,
      D => \p_0_in__1\(9),
      Q => \mmcm_lock_count_reg__0\(9),
      R => \n_0_mmcm_lock_count[9]_i_1\
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => mmcm_lock_i,
      I1 => mmcm_lock_reclocked,
      I2 => n_0_mmcm_lock_reclocked_i_2,
      O => n_0_mmcm_lock_reclocked_i_1
    );
mmcm_lock_reclocked_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(9),
      I1 => \mmcm_lock_count_reg__0\(7),
      I2 => \n_0_mmcm_lock_count[9]_i_4\,
      I3 => \mmcm_lock_count_reg__0\(6),
      I4 => \mmcm_lock_count_reg__0\(8),
      O => n_0_mmcm_lock_reclocked_i_2
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => n_0_mmcm_lock_reclocked_i_1,
      Q => mmcm_lock_reclocked,
      R => \<const0>\
    );
pll_reset_asserted_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAA8AAA"
    )
    port map (
      I0 => pll_reset_asserted,
      I1 => n_0_pll_reset_asserted_i_2,
      I2 => \n_0_wait_time_cnt[0]_i_4\,
      I3 => n_0_tx_fsm_reset_done_int_i_2,
      I4 => \n_0_wait_time_cnt[0]_i_5\,
      I5 => pma_reset,
      O => n_0_pll_reset_asserted_i_1
    );
pll_reset_asserted_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[9]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[8]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I4 => pll_reset_asserted,
      O => n_0_pll_reset_asserted_i_2
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => n_0_pll_reset_asserted_i_1,
      Q => pll_reset_asserted,
      R => \<const0>\
    );
reset_time_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFAE00A2"
    )
    port map (
      I0 => reset_time_out,
      I1 => n_0_tx_fsm_reset_done_int_i_2,
      I2 => tx_state_reg(3),
      I3 => n_0_tx_fsm_reset_done_int_i_3,
      I4 => n_0_reset_time_out_i_2,
      I5 => pma_reset,
      O => n_0_reset_time_out_i_1
    );
reset_time_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
    port map (
      I0 => cplllock_sync,
      I1 => \n_0_wait_time_cnt[0]_i_4\,
      I2 => txresetdone_s3,
      I3 => \n_0_wait_time_cnt[0]_i_5\,
      I4 => mmcm_lock_reclocked,
      O => n_0_reset_time_out_i_2
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => n_0_reset_time_out_i_1,
      Q => reset_time_out,
      R => \<const0>\
    );
run_phase_alignment_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB2AAAA"
    )
    port map (
      I0 => n_0_run_phase_alignment_int_reg,
      I1 => n_0_tx_fsm_reset_done_int_i_2,
      I2 => \n_0_FSM_onehot_tx_state_reg[9]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[8]\,
      I4 => n_0_tx_fsm_reset_done_int_i_3,
      I5 => pma_reset,
      O => n_0_run_phase_alignment_int_i_1
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => n_0_run_phase_alignment_int_i_1,
      Q => n_0_run_phase_alignment_int_reg,
      R => \<const0>\
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk,
      CE => \<const1>\,
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3,
      R => \<const0>\
    );
sync_TXRESETDONE: entity work.\quadsgmiiquadsgmii_sync_block__26\
    port map (
      clk => independent_clock_bufg,
      data_in => I1,
      data_out => txresetdone_s2
    );
sync_cplllock: entity work.\quadsgmiiquadsgmii_sync_block__28\
    port map (
      clk => independent_clock_bufg,
      data_in => I2,
      data_out => cplllock_sync
    );
sync_cpllrefclklost: entity work.\quadsgmiiquadsgmii_sync_block__29\
    port map (
      clk => independent_clock_bufg,
      data_in => gt0_cpllrefclklost_i,
      data_out => NLW_sync_cpllrefclklost_data_out_UNCONNECTED
    );
sync_mmcm_lock_reclocked: entity work.\quadsgmiiquadsgmii_sync_block__27\
    port map (
      clk => independent_clock_bufg,
      data_in => \<const1>\,
      data_out => mmcm_lock_i
    );
sync_run_phase_alignment_int: entity work.\quadsgmiiquadsgmii_sync_block__23\
    port map (
      clk => userclk,
      data_in => n_0_run_phase_alignment_int_reg,
      data_out => run_phase_alignment_int_s2
    );
sync_time_out_wait_bypass: entity work.\quadsgmiiquadsgmii_sync_block__25\
    port map (
      clk => independent_clock_bufg,
      data_in => n_0_time_out_wait_bypass_reg,
      data_out => time_out_wait_bypass_s2
    );
sync_tx_fsm_reset_done_int: entity work.\quadsgmiiquadsgmii_sync_block__24\
    port map (
      clk => userclk,
      data_in => \^o1\,
      data_out => tx_fsm_reset_done_int_s2
    );
time_out_2ms_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => time_out_2ms,
      I1 => \n_0_time_out_2ms_i_2__0\,
      I2 => reset_time_out,
      O => n_0_time_out_2ms_i_1
    );
\time_out_2ms_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_time_out_2ms_i_3__0\,
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(15),
      I4 => time_out_counter_reg(16),
      O => \n_0_time_out_2ms_i_2__0\
    );
\time_out_2ms_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(13),
      I4 => \n_0_time_out_2ms_i_4__0\,
      I5 => \n_0_time_out_2ms_i_5__0\,
      O => \n_0_time_out_2ms_i_3__0\
    );
\time_out_2ms_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(0),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(8),
      I5 => time_out_counter_reg(5),
      O => \n_0_time_out_2ms_i_4__0\
    );
\time_out_2ms_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => time_out_counter_reg(18),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(10),
      O => \n_0_time_out_2ms_i_5__0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => n_0_time_out_2ms_i_1,
      Q => time_out_2ms,
      R => \<const0>\
    );
time_out_500us_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => time_out_500us,
      I1 => n_0_time_out_500us_i_2,
      I2 => reset_time_out,
      O => n_0_time_out_500us_i_1
    );
time_out_500us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => n_0_time_out_500us_i_3,
      I1 => n_0_time_out_500us_i_4,
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(13),
      I4 => time_out_counter_reg(5),
      I5 => n_0_time_out_500us_i_5,
      O => n_0_time_out_500us_i_2
    );
time_out_500us_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(18),
      I4 => n_0_time_out_500us_i_6,
      O => n_0_time_out_500us_i_3
    );
time_out_500us_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(12),
      I4 => time_out_counter_reg(15),
      I5 => time_out_counter_reg(8),
      O => n_0_time_out_500us_i_4
    );
time_out_500us_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(4),
      O => n_0_time_out_500us_i_5
    );
time_out_500us_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(3),
      O => n_0_time_out_500us_i_6
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => n_0_time_out_500us_i_1,
      Q => time_out_500us,
      R => \<const0>\
    );
\time_out_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_time_out_2ms_i_2__0\,
      O => \n_0_time_out_counter[0]_i_1\
    );
\time_out_counter[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(3),
      O => \n_0_time_out_counter[0]_i_3__0\
    );
\time_out_counter[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(2),
      O => \n_0_time_out_counter[0]_i_4__0\
    );
\time_out_counter[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(1),
      O => \n_0_time_out_counter[0]_i_5\
    );
\time_out_counter[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(0),
      O => \n_0_time_out_counter[0]_i_6\
    );
\time_out_counter[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(15),
      O => \n_0_time_out_counter[12]_i_2\
    );
\time_out_counter[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(14),
      O => \n_0_time_out_counter[12]_i_3\
    );
\time_out_counter[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(13),
      O => \n_0_time_out_counter[12]_i_4\
    );
\time_out_counter[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(12),
      O => \n_0_time_out_counter[12]_i_5\
    );
\time_out_counter[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(18),
      O => \n_0_time_out_counter[16]_i_2\
    );
\time_out_counter[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(17),
      O => \n_0_time_out_counter[16]_i_3\
    );
\time_out_counter[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(16),
      O => \n_0_time_out_counter[16]_i_4\
    );
\time_out_counter[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(7),
      O => \n_0_time_out_counter[4]_i_2\
    );
\time_out_counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(6),
      O => \n_0_time_out_counter[4]_i_3\
    );
\time_out_counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(5),
      O => \n_0_time_out_counter[4]_i_4\
    );
\time_out_counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(4),
      O => \n_0_time_out_counter[4]_i_5\
    );
\time_out_counter[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(11),
      O => \n_0_time_out_counter[8]_i_2\
    );
\time_out_counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(10),
      O => \n_0_time_out_counter[8]_i_3\
    );
\time_out_counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(9),
      O => \n_0_time_out_counter[8]_i_4\
    );
\time_out_counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(8),
      O => \n_0_time_out_counter[8]_i_5\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[0]_i_2\,
      Q => time_out_counter_reg(0),
      R => reset_time_out
    );
\time_out_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_time_out_counter_reg[0]_i_2\,
      CO(2) => \n_1_time_out_counter_reg[0]_i_2\,
      CO(1) => \n_2_time_out_counter_reg[0]_i_2\,
      CO(0) => \n_3_time_out_counter_reg[0]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_time_out_counter_reg[0]_i_2\,
      O(2) => \n_5_time_out_counter_reg[0]_i_2\,
      O(1) => \n_6_time_out_counter_reg[0]_i_2\,
      O(0) => \n_7_time_out_counter_reg[0]_i_2\,
      S(3) => \n_0_time_out_counter[0]_i_3__0\,
      S(2) => \n_0_time_out_counter[0]_i_4__0\,
      S(1) => \n_0_time_out_counter[0]_i_5\,
      S(0) => \n_0_time_out_counter[0]_i_6\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_5_time_out_counter_reg[8]_i_1\,
      Q => time_out_counter_reg(10),
      R => reset_time_out
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_4_time_out_counter_reg[8]_i_1\,
      Q => time_out_counter_reg(11),
      R => reset_time_out
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[12]_i_1\,
      Q => time_out_counter_reg(12),
      R => reset_time_out
    );
\time_out_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[8]_i_1\,
      CO(3) => \n_0_time_out_counter_reg[12]_i_1\,
      CO(2) => \n_1_time_out_counter_reg[12]_i_1\,
      CO(1) => \n_2_time_out_counter_reg[12]_i_1\,
      CO(0) => \n_3_time_out_counter_reg[12]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_time_out_counter_reg[12]_i_1\,
      O(2) => \n_5_time_out_counter_reg[12]_i_1\,
      O(1) => \n_6_time_out_counter_reg[12]_i_1\,
      O(0) => \n_7_time_out_counter_reg[12]_i_1\,
      S(3) => \n_0_time_out_counter[12]_i_2\,
      S(2) => \n_0_time_out_counter[12]_i_3\,
      S(1) => \n_0_time_out_counter[12]_i_4\,
      S(0) => \n_0_time_out_counter[12]_i_5\
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_6_time_out_counter_reg[12]_i_1\,
      Q => time_out_counter_reg(13),
      R => reset_time_out
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_5_time_out_counter_reg[12]_i_1\,
      Q => time_out_counter_reg(14),
      R => reset_time_out
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_4_time_out_counter_reg[12]_i_1\,
      Q => time_out_counter_reg(15),
      R => reset_time_out
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[16]_i_1\,
      Q => time_out_counter_reg(16),
      R => reset_time_out
    );
\time_out_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[12]_i_1\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_time_out_counter_reg[16]_i_1\,
      CO(0) => \n_3_time_out_counter_reg[16]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\(3),
      O(2) => \n_5_time_out_counter_reg[16]_i_1\,
      O(1) => \n_6_time_out_counter_reg[16]_i_1\,
      O(0) => \n_7_time_out_counter_reg[16]_i_1\,
      S(3) => \<const0>\,
      S(2) => \n_0_time_out_counter[16]_i_2\,
      S(1) => \n_0_time_out_counter[16]_i_3\,
      S(0) => \n_0_time_out_counter[16]_i_4\
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_6_time_out_counter_reg[16]_i_1\,
      Q => time_out_counter_reg(17),
      R => reset_time_out
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_5_time_out_counter_reg[16]_i_1\,
      Q => time_out_counter_reg(18),
      R => reset_time_out
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_6_time_out_counter_reg[0]_i_2\,
      Q => time_out_counter_reg(1),
      R => reset_time_out
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_5_time_out_counter_reg[0]_i_2\,
      Q => time_out_counter_reg(2),
      R => reset_time_out
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_4_time_out_counter_reg[0]_i_2\,
      Q => time_out_counter_reg(3),
      R => reset_time_out
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[4]_i_1\,
      Q => time_out_counter_reg(4),
      R => reset_time_out
    );
\time_out_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[0]_i_2\,
      CO(3) => \n_0_time_out_counter_reg[4]_i_1\,
      CO(2) => \n_1_time_out_counter_reg[4]_i_1\,
      CO(1) => \n_2_time_out_counter_reg[4]_i_1\,
      CO(0) => \n_3_time_out_counter_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_time_out_counter_reg[4]_i_1\,
      O(2) => \n_5_time_out_counter_reg[4]_i_1\,
      O(1) => \n_6_time_out_counter_reg[4]_i_1\,
      O(0) => \n_7_time_out_counter_reg[4]_i_1\,
      S(3) => \n_0_time_out_counter[4]_i_2\,
      S(2) => \n_0_time_out_counter[4]_i_3\,
      S(1) => \n_0_time_out_counter[4]_i_4\,
      S(0) => \n_0_time_out_counter[4]_i_5\
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_6_time_out_counter_reg[4]_i_1\,
      Q => time_out_counter_reg(5),
      R => reset_time_out
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_5_time_out_counter_reg[4]_i_1\,
      Q => time_out_counter_reg(6),
      R => reset_time_out
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_4_time_out_counter_reg[4]_i_1\,
      Q => time_out_counter_reg(7),
      R => reset_time_out
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[8]_i_1\,
      Q => time_out_counter_reg(8),
      R => reset_time_out
    );
\time_out_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[4]_i_1\,
      CO(3) => \n_0_time_out_counter_reg[8]_i_1\,
      CO(2) => \n_1_time_out_counter_reg[8]_i_1\,
      CO(1) => \n_2_time_out_counter_reg[8]_i_1\,
      CO(0) => \n_3_time_out_counter_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_time_out_counter_reg[8]_i_1\,
      O(2) => \n_5_time_out_counter_reg[8]_i_1\,
      O(1) => \n_6_time_out_counter_reg[8]_i_1\,
      O(0) => \n_7_time_out_counter_reg[8]_i_1\,
      S(3) => \n_0_time_out_counter[8]_i_2\,
      S(2) => \n_0_time_out_counter[8]_i_3\,
      S(1) => \n_0_time_out_counter[8]_i_4\,
      S(0) => \n_0_time_out_counter[8]_i_5\
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_6_time_out_counter_reg[8]_i_1\,
      Q => time_out_counter_reg(9),
      R => reset_time_out
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000010000"
    )
    port map (
      I0 => n_0_time_out_wait_bypass_i_2,
      I1 => n_0_time_out_wait_bypass_i_3,
      I2 => n_0_time_out_wait_bypass_i_4,
      I3 => tx_fsm_reset_done_int_s3,
      I4 => run_phase_alignment_int_s3,
      I5 => n_0_time_out_wait_bypass_reg,
      O => n_0_time_out_wait_bypass_i_1
    );
time_out_wait_bypass_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(16),
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(2),
      I3 => wait_bypass_count_reg(15),
      I4 => wait_bypass_count_reg(0),
      O => n_0_time_out_wait_bypass_i_2
    );
time_out_wait_bypass_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(9),
      I1 => wait_bypass_count_reg(10),
      I2 => wait_bypass_count_reg(14),
      I3 => wait_bypass_count_reg(13),
      I4 => wait_bypass_count_reg(11),
      I5 => wait_bypass_count_reg(12),
      O => n_0_time_out_wait_bypass_i_3
    );
time_out_wait_bypass_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(4),
      I1 => wait_bypass_count_reg(3),
      I2 => wait_bypass_count_reg(8),
      I3 => wait_bypass_count_reg(7),
      I4 => wait_bypass_count_reg(5),
      I5 => wait_bypass_count_reg(6),
      O => n_0_time_out_wait_bypass_i_4
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk,
      CE => \<const1>\,
      D => n_0_time_out_wait_bypass_i_1,
      Q => n_0_time_out_wait_bypass_reg,
      R => \<const0>\
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => \<const0>\
    );
time_tlock_max_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => time_tlock_max,
      I1 => \n_0_time_tlock_max_i_2__0\,
      I2 => reset_time_out,
      O => n_0_time_tlock_max_i_1
    );
\time_tlock_max_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => n_0_time_out_500us_i_3,
      I1 => \n_0_time_tlock_max_i_3__0\,
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(0),
      I4 => time_out_counter_reg(4),
      I5 => n_0_time_tlock_max_i_4,
      O => \n_0_time_tlock_max_i_2__0\
    );
\time_tlock_max_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(12),
      I4 => time_out_counter_reg(14),
      I5 => time_out_counter_reg(8),
      O => \n_0_time_tlock_max_i_3__0\
    );
time_tlock_max_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(16),
      O => n_0_time_tlock_max_i_4
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => n_0_time_tlock_max_i_1,
      Q => time_tlock_max,
      R => \<const0>\
    );
tx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEAEAAA"
    )
    port map (
      I0 => \^o1\,
      I1 => n_0_tx_fsm_reset_done_int_i_2,
      I2 => n_0_tx_fsm_reset_done_int_i_3,
      I3 => \n_0_FSM_onehot_tx_state_reg[8]\,
      I4 => \n_0_FSM_onehot_tx_state_reg[9]\,
      I5 => pma_reset,
      O => n_0_tx_fsm_reset_done_int_i_1
    );
tx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[1]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[7]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[9]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I4 => \n_0_FSM_onehot_tx_state_reg[3]\,
      O => n_0_tx_fsm_reset_done_int_i_2
    );
tx_fsm_reset_done_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[2]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[6]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[7]\,
      I4 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I5 => \n_0_FSM_onehot_tx_state_reg[4]\,
      O => n_0_tx_fsm_reset_done_int_i_3
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => n_0_tx_fsm_reset_done_int_i_1,
      Q => \^o1\,
      R => \<const0>\
    );
tx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk,
      CE => \<const1>\,
      D => tx_fsm_reset_done_int_s2,
      Q => tx_fsm_reset_done_int_s3,
      R => \<const0>\
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => \<const0>\
    );
\wait_bypass_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => run_phase_alignment_int_s3,
      O => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => n_0_time_out_wait_bypass_i_2,
      I1 => n_0_time_out_wait_bypass_i_3,
      I2 => n_0_time_out_wait_bypass_i_4,
      I3 => tx_fsm_reset_done_int_s3,
      O => \n_0_wait_bypass_count[0]_i_2\
    );
\wait_bypass_count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(3),
      O => \n_0_wait_bypass_count[0]_i_4\
    );
\wait_bypass_count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(2),
      O => \n_0_wait_bypass_count[0]_i_5\
    );
\wait_bypass_count[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(1),
      O => \n_0_wait_bypass_count[0]_i_6\
    );
\wait_bypass_count[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_bypass_count_reg(0),
      O => \n_0_wait_bypass_count[0]_i_7\
    );
\wait_bypass_count[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(15),
      O => \n_0_wait_bypass_count[12]_i_2\
    );
\wait_bypass_count[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(14),
      O => \n_0_wait_bypass_count[12]_i_3\
    );
\wait_bypass_count[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(13),
      O => \n_0_wait_bypass_count[12]_i_4\
    );
\wait_bypass_count[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(12),
      O => \n_0_wait_bypass_count[12]_i_5\
    );
\wait_bypass_count[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(16),
      O => \n_0_wait_bypass_count[16]_i_2\
    );
\wait_bypass_count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(7),
      O => \n_0_wait_bypass_count[4]_i_2\
    );
\wait_bypass_count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(6),
      O => \n_0_wait_bypass_count[4]_i_3\
    );
\wait_bypass_count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(5),
      O => \n_0_wait_bypass_count[4]_i_4\
    );
\wait_bypass_count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(4),
      O => \n_0_wait_bypass_count[4]_i_5\
    );
\wait_bypass_count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(11),
      O => \n_0_wait_bypass_count[8]_i_2\
    );
\wait_bypass_count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(10),
      O => \n_0_wait_bypass_count[8]_i_3\
    );
\wait_bypass_count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(9),
      O => \n_0_wait_bypass_count[8]_i_4\
    );
\wait_bypass_count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(8),
      O => \n_0_wait_bypass_count[8]_i_5\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_7_wait_bypass_count_reg[0]_i_3\,
      Q => wait_bypass_count_reg(0),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_wait_bypass_count_reg[0]_i_3\,
      CO(2) => \n_1_wait_bypass_count_reg[0]_i_3\,
      CO(1) => \n_2_wait_bypass_count_reg[0]_i_3\,
      CO(0) => \n_3_wait_bypass_count_reg[0]_i_3\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_wait_bypass_count_reg[0]_i_3\,
      O(2) => \n_5_wait_bypass_count_reg[0]_i_3\,
      O(1) => \n_6_wait_bypass_count_reg[0]_i_3\,
      O(0) => \n_7_wait_bypass_count_reg[0]_i_3\,
      S(3) => \n_0_wait_bypass_count[0]_i_4\,
      S(2) => \n_0_wait_bypass_count[0]_i_5\,
      S(1) => \n_0_wait_bypass_count[0]_i_6\,
      S(0) => \n_0_wait_bypass_count[0]_i_7\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_5_wait_bypass_count_reg[8]_i_1\,
      Q => wait_bypass_count_reg(10),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_4_wait_bypass_count_reg[8]_i_1\,
      Q => wait_bypass_count_reg(11),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_7_wait_bypass_count_reg[12]_i_1\,
      Q => wait_bypass_count_reg(12),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[8]_i_1\,
      CO(3) => \n_0_wait_bypass_count_reg[12]_i_1\,
      CO(2) => \n_1_wait_bypass_count_reg[12]_i_1\,
      CO(1) => \n_2_wait_bypass_count_reg[12]_i_1\,
      CO(0) => \n_3_wait_bypass_count_reg[12]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_wait_bypass_count_reg[12]_i_1\,
      O(2) => \n_5_wait_bypass_count_reg[12]_i_1\,
      O(1) => \n_6_wait_bypass_count_reg[12]_i_1\,
      O(0) => \n_7_wait_bypass_count_reg[12]_i_1\,
      S(3) => \n_0_wait_bypass_count[12]_i_2\,
      S(2) => \n_0_wait_bypass_count[12]_i_3\,
      S(1) => \n_0_wait_bypass_count[12]_i_4\,
      S(0) => \n_0_wait_bypass_count[12]_i_5\
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_6_wait_bypass_count_reg[12]_i_1\,
      Q => wait_bypass_count_reg(13),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_5_wait_bypass_count_reg[12]_i_1\,
      Q => wait_bypass_count_reg(14),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_4_wait_bypass_count_reg[12]_i_1\,
      Q => wait_bypass_count_reg(15),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_7_wait_bypass_count_reg[16]_i_1\,
      Q => wait_bypass_count_reg(16),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[12]_i_1\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_wait_bypass_count_reg[16]_i_1\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_wait_bypass_count[16]_i_2\
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_6_wait_bypass_count_reg[0]_i_3\,
      Q => wait_bypass_count_reg(1),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_5_wait_bypass_count_reg[0]_i_3\,
      Q => wait_bypass_count_reg(2),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_4_wait_bypass_count_reg[0]_i_3\,
      Q => wait_bypass_count_reg(3),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_7_wait_bypass_count_reg[4]_i_1\,
      Q => wait_bypass_count_reg(4),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[0]_i_3\,
      CO(3) => \n_0_wait_bypass_count_reg[4]_i_1\,
      CO(2) => \n_1_wait_bypass_count_reg[4]_i_1\,
      CO(1) => \n_2_wait_bypass_count_reg[4]_i_1\,
      CO(0) => \n_3_wait_bypass_count_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_wait_bypass_count_reg[4]_i_1\,
      O(2) => \n_5_wait_bypass_count_reg[4]_i_1\,
      O(1) => \n_6_wait_bypass_count_reg[4]_i_1\,
      O(0) => \n_7_wait_bypass_count_reg[4]_i_1\,
      S(3) => \n_0_wait_bypass_count[4]_i_2\,
      S(2) => \n_0_wait_bypass_count[4]_i_3\,
      S(1) => \n_0_wait_bypass_count[4]_i_4\,
      S(0) => \n_0_wait_bypass_count[4]_i_5\
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_6_wait_bypass_count_reg[4]_i_1\,
      Q => wait_bypass_count_reg(5),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_5_wait_bypass_count_reg[4]_i_1\,
      Q => wait_bypass_count_reg(6),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_4_wait_bypass_count_reg[4]_i_1\,
      Q => wait_bypass_count_reg(7),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_7_wait_bypass_count_reg[8]_i_1\,
      Q => wait_bypass_count_reg(8),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[4]_i_1\,
      CO(3) => \n_0_wait_bypass_count_reg[8]_i_1\,
      CO(2) => \n_1_wait_bypass_count_reg[8]_i_1\,
      CO(1) => \n_2_wait_bypass_count_reg[8]_i_1\,
      CO(0) => \n_3_wait_bypass_count_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_wait_bypass_count_reg[8]_i_1\,
      O(2) => \n_5_wait_bypass_count_reg[8]_i_1\,
      O(1) => \n_6_wait_bypass_count_reg[8]_i_1\,
      O(0) => \n_7_wait_bypass_count_reg[8]_i_1\,
      S(3) => \n_0_wait_bypass_count[8]_i_2\,
      S(2) => \n_0_wait_bypass_count[8]_i_3\,
      S(1) => \n_0_wait_bypass_count[8]_i_4\,
      S(0) => \n_0_wait_bypass_count[8]_i_5\
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_6_wait_bypass_count_reg[8]_i_1\,
      Q => wait_bypass_count_reg(9),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_time_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101000"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[8]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[9]\,
      I2 => n_0_tx_fsm_reset_done_int_i_2,
      I3 => \n_0_wait_time_cnt[0]_i_4\,
      I4 => \n_0_wait_time_cnt[0]_i_5\,
      O => clear
    );
\wait_time_cnt[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(1),
      O => \n_0_wait_time_cnt[0]_i_10\
    );
\wait_time_cnt[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(0),
      O => \n_0_wait_time_cnt[0]_i_11\
    );
\wait_time_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => wait_time_cnt_reg(2),
      I1 => wait_time_cnt_reg(6),
      I2 => wait_time_cnt_reg(10),
      I3 => wait_time_cnt_reg(3),
      I4 => \n_0_wait_time_cnt[0]_i_6\,
      I5 => \n_0_wait_time_cnt[0]_i_7__0\,
      O => sel
    );
\wait_time_cnt[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[7]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[6]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[5]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[4]\,
      O => \n_0_wait_time_cnt[0]_i_4\
    );
\wait_time_cnt[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_tx_state_reg[7]\,
      I1 => \n_0_FSM_onehot_tx_state_reg[6]\,
      I2 => \n_0_FSM_onehot_tx_state_reg[3]\,
      I3 => \n_0_FSM_onehot_tx_state_reg[2]\,
      O => \n_0_wait_time_cnt[0]_i_5\
    );
\wait_time_cnt[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => wait_time_cnt_reg(14),
      I1 => wait_time_cnt_reg(11),
      I2 => wait_time_cnt_reg(9),
      I3 => wait_time_cnt_reg(13),
      I4 => wait_time_cnt_reg(8),
      I5 => wait_time_cnt_reg(12),
      O => \n_0_wait_time_cnt[0]_i_6\
    );
\wait_time_cnt[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => wait_time_cnt_reg(5),
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(0),
      I3 => wait_time_cnt_reg(4),
      I4 => wait_time_cnt_reg(15),
      I5 => wait_time_cnt_reg(7),
      O => \n_0_wait_time_cnt[0]_i_7__0\
    );
\wait_time_cnt[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(3),
      O => \n_0_wait_time_cnt[0]_i_8\
    );
\wait_time_cnt[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(2),
      O => \n_0_wait_time_cnt[0]_i_9\
    );
\wait_time_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(15),
      O => \n_0_wait_time_cnt[12]_i_2\
    );
\wait_time_cnt[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(14),
      O => \n_0_wait_time_cnt[12]_i_3\
    );
\wait_time_cnt[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(13),
      O => \n_0_wait_time_cnt[12]_i_4\
    );
\wait_time_cnt[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(12),
      O => \n_0_wait_time_cnt[12]_i_5\
    );
\wait_time_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(7),
      O => \n_0_wait_time_cnt[4]_i_2\
    );
\wait_time_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(6),
      O => \n_0_wait_time_cnt[4]_i_3\
    );
\wait_time_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(5),
      O => \n_0_wait_time_cnt[4]_i_4\
    );
\wait_time_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(4),
      O => \n_0_wait_time_cnt[4]_i_5\
    );
\wait_time_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(11),
      O => \n_0_wait_time_cnt[8]_i_2\
    );
\wait_time_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(10),
      O => \n_0_wait_time_cnt[8]_i_3\
    );
\wait_time_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(9),
      O => \n_0_wait_time_cnt[8]_i_4\
    );
\wait_time_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_time_cnt_reg(8),
      O => \n_0_wait_time_cnt[8]_i_5\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \n_7_wait_time_cnt_reg[0]_i_3\,
      Q => wait_time_cnt_reg(0),
      R => clear
    );
\wait_time_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_wait_time_cnt_reg[0]_i_3\,
      CO(2) => \n_1_wait_time_cnt_reg[0]_i_3\,
      CO(1) => \n_2_wait_time_cnt_reg[0]_i_3\,
      CO(0) => \n_3_wait_time_cnt_reg[0]_i_3\,
      CYINIT => \<const0>\,
      DI(3) => \<const1>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_wait_time_cnt_reg[0]_i_3\,
      O(2) => \n_5_wait_time_cnt_reg[0]_i_3\,
      O(1) => \n_6_wait_time_cnt_reg[0]_i_3\,
      O(0) => \n_7_wait_time_cnt_reg[0]_i_3\,
      S(3) => \n_0_wait_time_cnt[0]_i_8\,
      S(2) => \n_0_wait_time_cnt[0]_i_9\,
      S(1) => \n_0_wait_time_cnt[0]_i_10\,
      S(0) => \n_0_wait_time_cnt[0]_i_11\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDSE
    port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \n_5_wait_time_cnt_reg[8]_i_1\,
      Q => wait_time_cnt_reg(10),
      S => clear
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \n_4_wait_time_cnt_reg[8]_i_1\,
      Q => wait_time_cnt_reg(11),
      R => clear
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \n_7_wait_time_cnt_reg[12]_i_1\,
      Q => wait_time_cnt_reg(12),
      R => clear
    );
\wait_time_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_time_cnt_reg[8]_i_1\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_wait_time_cnt_reg[12]_i_1\,
      CO(1) => \n_2_wait_time_cnt_reg[12]_i_1\,
      CO(0) => \n_3_wait_time_cnt_reg[12]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_wait_time_cnt_reg[12]_i_1\,
      O(2) => \n_5_wait_time_cnt_reg[12]_i_1\,
      O(1) => \n_6_wait_time_cnt_reg[12]_i_1\,
      O(0) => \n_7_wait_time_cnt_reg[12]_i_1\,
      S(3) => \n_0_wait_time_cnt[12]_i_2\,
      S(2) => \n_0_wait_time_cnt[12]_i_3\,
      S(1) => \n_0_wait_time_cnt[12]_i_4\,
      S(0) => \n_0_wait_time_cnt[12]_i_5\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \n_6_wait_time_cnt_reg[12]_i_1\,
      Q => wait_time_cnt_reg(13),
      R => clear
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \n_5_wait_time_cnt_reg[12]_i_1\,
      Q => wait_time_cnt_reg(14),
      R => clear
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \n_4_wait_time_cnt_reg[12]_i_1\,
      Q => wait_time_cnt_reg(15),
      R => clear
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \n_6_wait_time_cnt_reg[0]_i_3\,
      Q => wait_time_cnt_reg(1),
      R => clear
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \n_5_wait_time_cnt_reg[0]_i_3\,
      Q => wait_time_cnt_reg(2),
      R => clear
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \n_4_wait_time_cnt_reg[0]_i_3\,
      Q => wait_time_cnt_reg(3),
      R => clear
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDSE
    port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \n_7_wait_time_cnt_reg[4]_i_1\,
      Q => wait_time_cnt_reg(4),
      S => clear
    );
\wait_time_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_time_cnt_reg[0]_i_3\,
      CO(3) => \n_0_wait_time_cnt_reg[4]_i_1\,
      CO(2) => \n_1_wait_time_cnt_reg[4]_i_1\,
      CO(1) => \n_2_wait_time_cnt_reg[4]_i_1\,
      CO(0) => \n_3_wait_time_cnt_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const1>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_wait_time_cnt_reg[4]_i_1\,
      O(2) => \n_5_wait_time_cnt_reg[4]_i_1\,
      O(1) => \n_6_wait_time_cnt_reg[4]_i_1\,
      O(0) => \n_7_wait_time_cnt_reg[4]_i_1\,
      S(3) => \n_0_wait_time_cnt[4]_i_2\,
      S(2) => \n_0_wait_time_cnt[4]_i_3\,
      S(1) => \n_0_wait_time_cnt[4]_i_4\,
      S(0) => \n_0_wait_time_cnt[4]_i_5\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \n_6_wait_time_cnt_reg[4]_i_1\,
      Q => wait_time_cnt_reg(5),
      R => clear
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \n_5_wait_time_cnt_reg[4]_i_1\,
      Q => wait_time_cnt_reg(6),
      S => clear
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
    port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \n_4_wait_time_cnt_reg[4]_i_1\,
      Q => wait_time_cnt_reg(7),
      S => clear
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
    port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \n_7_wait_time_cnt_reg[8]_i_1\,
      Q => wait_time_cnt_reg(8),
      S => clear
    );
\wait_time_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_time_cnt_reg[4]_i_1\,
      CO(3) => \n_0_wait_time_cnt_reg[8]_i_1\,
      CO(2) => \n_1_wait_time_cnt_reg[8]_i_1\,
      CO(1) => \n_2_wait_time_cnt_reg[8]_i_1\,
      CO(0) => \n_3_wait_time_cnt_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const1>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_wait_time_cnt_reg[8]_i_1\,
      O(2) => \n_5_wait_time_cnt_reg[8]_i_1\,
      O(1) => \n_6_wait_time_cnt_reg[8]_i_1\,
      O(0) => \n_7_wait_time_cnt_reg[8]_i_1\,
      S(3) => \n_0_wait_time_cnt[8]_i_2\,
      S(2) => \n_0_wait_time_cnt[8]_i_3\,
      S(1) => \n_0_wait_time_cnt[8]_i_4\,
      S(0) => \n_0_wait_time_cnt[8]_i_5\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
    port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \n_6_wait_time_cnt_reg[8]_i_1\,
      Q => wait_time_cnt_reg(9),
      S => clear
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_GTWIZARD_multi_gt is
  port (
    O1 : out STD_LOGIC;
    gt0_cpllrefclklost_i : out STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gt0_rxbyteisaligned_out : out STD_LOGIC;
    gt0_rxbyterealign_out : out STD_LOGIC;
    gt0_rxcommadet_out : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxratedone_out : out STD_LOGIC;
    O2 : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    O3 : out STD_LOGIC;
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_3_out : out STD_LOGIC;
    p_3_out_0 : out STD_LOGIC;
    p_3_out_1 : out STD_LOGIC;
    p_3_out_2 : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gt0_cpllreset_t : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpen_in : in STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    gt0_gtrxreset_i : in STD_LOGIC;
    gt0_gttxreset_i : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_rxdfelfhold_i : in STD_LOGIC;
    gt0_rxdfeagcovrden_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxlpmen_in : in STD_LOGIC;
    encommaalign_rec : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_rxuserrdy_t : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_txuserrdy_t : in STD_LOGIC;
    userclk : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    SOFT_RESET : in STD_LOGIC;
    reset : in STD_LOGIC;
    SOFT_RESET_3 : in STD_LOGIC;
    SOFT_RESET_4 : in STD_LOGIC;
    SOFT_RESET_5 : in STD_LOGIC
  );
end quadsgmiiquadsgmii_GTWIZARD_multi_gt;

architecture STRUCTURE of quadsgmiiquadsgmii_GTWIZARD_multi_gt is
begin
gt0_GTWIZARD_i: entity work.quadsgmiiquadsgmii_GTWIZARD_GT
    port map (
      O1 => O1,
      O2 => O2,
      O3 => O3,
      Q(3 downto 0) => Q(3 downto 0),
      SOFT_RESET => SOFT_RESET,
      SOFT_RESET_3 => SOFT_RESET_3,
      SOFT_RESET_4 => SOFT_RESET_4,
      SOFT_RESET_5 => SOFT_RESET_5,
      TXPD(1 downto 0) => TXPD(1 downto 0),
      encommaalign_rec => encommaalign_rec,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_cpllreset_t => gt0_cpllreset_t,
      gt0_dmonitorout_out(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      gt0_drpaddr_in(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_drpdi_in(15 downto 0) => gt0_drpdi_in(15 downto 0),
      gt0_drpdo_out(15 downto 0) => gt0_drpdo_out(15 downto 0),
      gt0_drpen_in => gt0_drpen_in,
      gt0_drprdy_out => gt0_drprdy_out,
      gt0_drpwe_in => gt0_drpwe_in,
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_gtrxreset_i => gt0_gtrxreset_i,
      gt0_gttxreset_i => gt0_gttxreset_i,
      gt0_loopback_in(2 downto 0) => gt0_loopback_in(2 downto 0),
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxbufreset_in => gt0_rxbufreset_in,
      gt0_rxbufstatus_out(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      gt0_rxbyteisaligned_out => gt0_rxbyteisaligned_out,
      gt0_rxbyterealign_out => gt0_rxbyterealign_out,
      gt0_rxcdrhold_in => gt0_rxcdrhold_in,
      gt0_rxchariscomma_out(3 downto 0) => gt0_rxchariscomma_out(3 downto 0),
      gt0_rxcharisk_out(3 downto 0) => gt0_rxcharisk_out(3 downto 0),
      gt0_rxcommadet_out => gt0_rxcommadet_out,
      gt0_rxdfeagcovrden_in => gt0_rxdfeagcovrden_in,
      gt0_rxdfelfhold_i => gt0_rxdfelfhold_i,
      gt0_rxdfelpmreset_in => gt0_rxdfelpmreset_in,
      gt0_rxdisperr_out(3 downto 0) => gt0_rxdisperr_out(3 downto 0),
      gt0_rxlpmen_in => gt0_rxlpmen_in,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxnotintable_out(3 downto 0) => gt0_rxnotintable_out(3 downto 0),
      gt0_rxpcsreset_in => gt0_rxpcsreset_in,
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxpolarity_in => gt0_rxpolarity_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxrate_in(2 downto 0) => gt0_rxrate_in(2 downto 0),
      gt0_rxratedone_out => gt0_rxratedone_out,
      gt0_rxuserrdy_t => gt0_rxuserrdy_t,
      gt0_txbufstatus_out(1 downto 0) => gt0_txbufstatus_out(1 downto 0),
      gt0_txdiffctrl_in(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txpmareset_in => gt0_txpmareset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txpostcursor_in(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      gt0_txuserrdy_t => gt0_txuserrdy_t,
      gtrefclk => gtrefclk,
      independent_clock_bufg => independent_clock_bufg,
      p_3_out => p_3_out,
      p_3_out_0 => p_3_out_0,
      p_3_out_1 => p_3_out_1,
      p_3_out_2 => p_3_out_2,
      reset => reset,
      rxdata(31 downto 0) => rxdata(31 downto 0),
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      rxuserclk2 => rxuserclk2,
      txdata(31 downto 0) => txdata(31 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_clk_gen is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    speed_is_100_resync : in STD_LOGIC;
    speed_is_10_100_resync : in STD_LOGIC
  );
end quadsgmiiquadsgmii_clk_gen;

architecture STRUCTURE of quadsgmiiquadsgmii_clk_gen is
  signal \<const1>\ : STD_LOGIC;
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div10_plse_rise : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal n_1_clk_div1_25 : STD_LOGIC;
  signal n_1_clock_div_stg1 : STD_LOGIC;
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
clk1_25_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => clk1_25,
      Q => clk1_25_reg,
      R => sync_reset
    );
clk_div1_25: entity work.quadsgmiiquadsgmii_johnson_cntr
    port map (
      O1 => n_1_clk_div1_25,
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk_div10_plse_rise => clk_div10_plse_rise,
      sync_reset => sync_reset,
      userclk2 => userclk2
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_1_clk_div1_25,
      Q => clk_en_1_25_fall,
      R => sync_reset
    );
clock_div_stg1: entity work.quadsgmiiquadsgmii_clock_div
    port map (
      O1 => n_1_clock_div_stg1,
      clk_div10_plse_rise => clk_div10_plse_rise,
      clk_en_1_25_fall => clk_en_1_25_fall,
      speed_is_100_resync => speed_is_100_resync,
      speed_is_10_100_resync => speed_is_10_100_resync,
      sync_reset => sync_reset,
      userclk2 => userclk2
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_1_clock_div_stg1,
      Q => E(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_clk_gen_12 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    speed_is_100_resync : in STD_LOGIC;
    speed_is_10_100_resync : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmiiquadsgmii_clk_gen_12 : entity is "quadsgmii_clk_gen";
end quadsgmiiquadsgmii_clk_gen_12;

architecture STRUCTURE of quadsgmiiquadsgmii_clk_gen_12 is
  signal \<const1>\ : STD_LOGIC;
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div10_plse_rise : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal n_1_clk_div1_25 : STD_LOGIC;
  signal n_1_clock_div_stg1 : STD_LOGIC;
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
clk1_25_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => clk1_25,
      Q => clk1_25_reg,
      R => sync_reset
    );
clk_div1_25: entity work.quadsgmiiquadsgmii_johnson_cntr_13
    port map (
      O1 => n_1_clk_div1_25,
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk_div10_plse_rise => clk_div10_plse_rise,
      sync_reset => sync_reset,
      userclk2 => userclk2
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_1_clk_div1_25,
      Q => clk_en_1_25_fall,
      R => sync_reset
    );
clock_div_stg1: entity work.quadsgmiiquadsgmii_clock_div_14
    port map (
      O1 => n_1_clock_div_stg1,
      clk_div10_plse_rise => clk_div10_plse_rise,
      clk_en_1_25_fall => clk_en_1_25_fall,
      speed_is_100_resync => speed_is_100_resync,
      speed_is_10_100_resync => speed_is_10_100_resync,
      sync_reset => sync_reset,
      userclk2 => userclk2
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_1_clock_div_stg1,
      Q => E(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_clk_gen_4 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    speed_is_100_resync : in STD_LOGIC;
    speed_is_10_100_resync : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmiiquadsgmii_clk_gen_4 : entity is "quadsgmii_clk_gen";
end quadsgmiiquadsgmii_clk_gen_4;

architecture STRUCTURE of quadsgmiiquadsgmii_clk_gen_4 is
  signal \<const1>\ : STD_LOGIC;
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div10_plse_rise : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal n_1_clk_div1_25 : STD_LOGIC;
  signal n_1_clock_div_stg1 : STD_LOGIC;
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
clk1_25_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => clk1_25,
      Q => clk1_25_reg,
      R => sync_reset
    );
clk_div1_25: entity work.quadsgmiiquadsgmii_johnson_cntr_5
    port map (
      O1 => n_1_clk_div1_25,
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk_div10_plse_rise => clk_div10_plse_rise,
      sync_reset => sync_reset,
      userclk2 => userclk2
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_1_clk_div1_25,
      Q => clk_en_1_25_fall,
      R => sync_reset
    );
clock_div_stg1: entity work.quadsgmiiquadsgmii_clock_div_6
    port map (
      O1 => n_1_clock_div_stg1,
      clk_div10_plse_rise => clk_div10_plse_rise,
      clk_en_1_25_fall => clk_en_1_25_fall,
      speed_is_100_resync => speed_is_100_resync,
      speed_is_10_100_resync => speed_is_10_100_resync,
      sync_reset => sync_reset,
      userclk2 => userclk2
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_1_clock_div_stg1,
      Q => E(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_clk_gen_8 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reset : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    speed_is_100_resync : in STD_LOGIC;
    speed_is_10_100_resync : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmiiquadsgmii_clk_gen_8 : entity is "quadsgmii_clk_gen";
end quadsgmiiquadsgmii_clk_gen_8;

architecture STRUCTURE of quadsgmiiquadsgmii_clk_gen_8 is
  signal \<const1>\ : STD_LOGIC;
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div10_plse_rise : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal n_1_clk_div1_25 : STD_LOGIC;
  signal n_1_clock_div_stg1 : STD_LOGIC;
begin
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
clk1_25_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => clk1_25,
      Q => clk1_25_reg,
      R => sync_reset
    );
clk_div1_25: entity work.quadsgmiiquadsgmii_johnson_cntr_9
    port map (
      O1 => n_1_clk_div1_25,
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk_div10_plse_rise => clk_div10_plse_rise,
      sync_reset => sync_reset,
      userclk2 => userclk2
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_1_clk_div1_25,
      Q => clk_en_1_25_fall,
      R => sync_reset
    );
clock_div_stg1: entity work.quadsgmiiquadsgmii_clock_div_10
    port map (
      O1 => n_1_clock_div_stg1,
      clk_div10_plse_rise => clk_div10_plse_rise,
      clk_en_1_25_fall => clk_en_1_25_fall,
      speed_is_100_resync => speed_is_100_resync,
      speed_is_10_100_resync => speed_is_10_100_resync,
      sync_reset => sync_reset,
      userclk2 => userclk2
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_1_clock_div_stg1,
      Q => E(0),
      R => sync_reset
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiGPCS_PMA_GEN__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    gmii_rx_er_ch0_int : out STD_LOGIC;
    status_vector_ch0 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    mdio_o_ch0 : out STD_LOGIC;
    mdio_t_ch0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    gmii_rx_dv_ch0_int : out STD_LOGIC;
    O5 : out STD_LOGIC;
    SOFT_RESET : out STD_LOGIC;
    an_interrupt_ch0 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    O13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC;
    gmii_tx_er_out_ch0 : in STD_LOGIC;
    gmii_tx_en_out_ch0 : in STD_LOGIC;
    RXBUFERR : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    txbuferr : in STD_LOGIC;
    I1 : in STD_LOGIC;
    RXCHARISK_USR : in STD_LOGIC;
    RXCHARISCOMMA_USR : in STD_LOGIC;
    link_timer_value_ch0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    phyad_ch0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RXDISPERR_USR : in STD_LOGIC;
    RXNOTINTABLE_USR : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    mdc_ch0 : in STD_LOGIC;
    mdio_i_ch0 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    MGT_RX_RESET3_in : in STD_LOGIC;
    MGT_RX_RESET1_in : in STD_LOGIC;
    I3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiGPCS_PMA_GEN__parameterized0\ : entity is "GPCS_PMA_GEN";
end \quadsgmiiGPCS_PMA_GEN__parameterized0\;

architecture STRUCTURE of \quadsgmiiGPCS_PMA_GEN__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AN_ENABLE_INT : STD_LOGIC;
  signal CLEAR_STATUS_REG : STD_LOGIC;
  signal CONSISTENCY_MATCH1 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal DUPLEX_MODE_RSLVD_REG : STD_LOGIC;
  signal EOP_REG1 : STD_LOGIC;
  signal FALSE_NIT0 : STD_LOGIC;
  signal K28p5_REG1 : STD_LOGIC;
  signal LOOPBACK : STD_LOGIC;
  signal MASK_RUDI_BUFERR_TIMER0 : STD_LOGIC;
  signal MR_AN_COMPLETE : STD_LOGIC;
  signal MR_LINK_STATUS : STD_LOGIC;
  signal MR_LP_ADV_ABILITY : STD_LOGIC_VECTOR ( 16 downto 13 );
  signal MR_NP_RX : STD_LOGIC_VECTOR ( 16 to 16 );
  signal MR_NP_RX_INT : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Q_0 : STD_LOGIC;
  signal RESET_INT : STD_LOGIC;
  signal RESET_INT_PIPE : STD_LOGIC;
  signal RESTART_AN_REG : STD_LOGIC;
  signal RUNDISP_EN : STD_LOGIC;
  signal RXDISPERR_INT : STD_LOGIC;
  signal RXDISPERR_MOD : STD_LOGIC;
  signal RXEVEN : STD_LOGIC;
  signal RXNOTINTABLE_INT : STD_LOGIC;
  signal RXNOTINTABLE_SRL : STD_LOGIC;
  signal RXSYNC_STATUS : STD_LOGIC;
  signal RX_CONFIG_REG : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal RX_CONFIG_REG_REG0 : STD_LOGIC;
  signal RX_CONFIG_VALID : STD_LOGIC;
  signal RX_IDLE : STD_LOGIC;
  signal RX_RUDI_INVALID : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal S2 : STD_LOGIC;
  signal SIGNAL_DETECT_MOD : STD_LOGIC;
  signal SOP_REG3 : STD_LOGIC;
  signal SRESET : STD_LOGIC;
  signal SRESET_PIPE : STD_LOGIC;
  signal STATUS_VECTOR_0_PRE : STD_LOGIC;
  signal SYNC_STATUS_REG : STD_LOGIC;
  signal SYNC_STATUS_REG0 : STD_LOGIC;
  signal TXBUFERR_INT : STD_LOGIC;
  signal TX_CONFIG_REG : STD_LOGIC_VECTOR ( 15 to 15 );
  signal TX_CONFIG_REG_INT1 : STD_LOGIC;
  signal VCC_2 : STD_LOGIC;
  signal XMIT_CONFIG_INT : STD_LOGIC;
  signal XMIT_DATA : STD_LOGIC;
  signal XMIT_DATA_INT : STD_LOGIC;
  signal data_out : STD_LOGIC;
  signal \^gmii_rx_dv_ch0_int\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[10]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[11]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[12]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[13]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_14\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_15\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_16\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_17\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_18\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_19\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_20\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_21\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_22\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_23\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_24\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_25\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_26\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_28\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_29\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_30\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_31\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_32\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_33\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_34\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_35\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_36\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_37\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_38\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_39\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_42\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[7]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[8]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[9]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[10]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[11]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[12]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[13]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_14\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_15\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_16\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_17\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_18\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_19\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_20\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_21\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_22\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_23\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_24\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_25\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_26\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_28\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_29\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_30\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_31\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_32\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_33\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_34\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_35\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_36\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_37\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_38\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_39\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_42\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[7]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[8]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[9]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\ : STD_LOGIC;
  signal \n_0_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_0_MGT_RESET.SRESET_i_1\ : STD_LOGIC;
  signal \n_0_TXDATA[7]_i_2\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_1\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_3\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_4\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_5\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_1\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_3\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_4\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_5\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_reg\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXCHARISK_INT_reg\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[0]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[1]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[2]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[0]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[1]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[2]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[3]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[4]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[5]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[6]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[7]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.TXDATA_reg[7]\ : STD_LOGIC;
  signal \n_10_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_10_RECEIVER : STD_LOGIC;
  signal n_10_TRANSMITTER : STD_LOGIC;
  signal \n_11_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_11_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_11_RECEIVER : STD_LOGIC;
  signal n_11_TRANSMITTER : STD_LOGIC;
  signal \n_12_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_12_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_12_TRANSMITTER : STD_LOGIC;
  signal \n_13_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_13_RECEIVER : STD_LOGIC;
  signal n_13_TRANSMITTER : STD_LOGIC;
  signal \n_14_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_14_RECEIVER : STD_LOGIC;
  signal n_14_TRANSMITTER : STD_LOGIC;
  signal \n_15_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_15_RECEIVER : STD_LOGIC;
  signal n_15_TRANSMITTER : STD_LOGIC;
  signal \n_16_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_16_TRANSMITTER : STD_LOGIC;
  signal \n_17_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_17_TRANSMITTER : STD_LOGIC;
  signal \n_18_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_18_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_18_TRANSMITTER : STD_LOGIC;
  signal \n_19_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_19_TRANSMITTER : STD_LOGIC;
  signal n_1_TRANSMITTER : STD_LOGIC;
  signal \n_20_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_20_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_20_TRANSMITTER : STD_LOGIC;
  signal \n_21_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_22_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_22_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_23_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_24_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_25_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_26_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_26_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_27_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_27_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_28_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_28_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_29_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_29_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_2_TRANSMITTER : STD_LOGIC;
  signal \n_30_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_31_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_31_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_32_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_32_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_33_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_33_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_33_RECEIVER : STD_LOGIC;
  signal \n_34_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_34_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_34_RECEIVER : STD_LOGIC;
  signal \n_35_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_35_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_35_RECEIVER : STD_LOGIC;
  signal \n_36_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_36_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_37_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_37_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_38_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_38_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_39_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_39_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_3_TRANSMITTER : STD_LOGIC;
  signal \n_40_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_40_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_41_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_41_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_42_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_42_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_43_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_43_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_4_SYNCHRONISATION : STD_LOGIC;
  signal n_4_TRANSMITTER : STD_LOGIC;
  signal n_5_SYNCHRONISATION : STD_LOGIC;
  signal n_5_TRANSMITTER : STD_LOGIC;
  signal \n_61_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_62_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_63_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_64_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_65_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_66_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_67_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_68_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_69_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_6_SYNCHRONISATION : STD_LOGIC;
  signal n_6_TRANSMITTER : STD_LOGIC;
  signal \n_7_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_7_SYNCHRONISATION : STD_LOGIC;
  signal n_7_TRANSMITTER : STD_LOGIC;
  signal \n_8_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_8_RECEIVER : STD_LOGIC;
  signal n_8_TRANSMITTER : STD_LOGIC;
  signal n_9_TRANSMITTER : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal \^status_vector_ch0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of DELAY_RXDISPERR : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of DELAY_RXDISPERR : label is "SRL16";
  attribute srl_name : string;
  attribute srl_name of DELAY_RXDISPERR : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i0/DELAY_RXDISPERR ";
  attribute BOX_TYPE of DELAY_RXNOTINTABLE : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of DELAY_RXNOTINTABLE : label is "SRL16";
  attribute srl_name of DELAY_RXNOTINTABLE : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i0/DELAY_RXNOTINTABLE ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[10]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[11]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[12]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[13]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_14\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_15\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_17\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_20\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_28\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_30\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_31\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_34\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_35\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_36\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_37\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_39\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_42\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_9\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[3]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[4]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[5]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[6]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[7]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[8]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[9]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[10]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[11]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[12]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[13]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_14\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_15\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_17\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_20\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_28\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_30\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_34\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_35\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_36\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_37\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_39\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_42\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_9\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[3]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[4]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[5]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[6]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[7]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[8]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[9]_i_1\ : label is "soft_lutpair135";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \MGT_RESET.RESET_INT_PIPE_reg\ : label is true;
  attribute ASYNC_REG of \MGT_RESET.RESET_INT_reg\ : label is true;
  attribute ASYNC_REG of \MGT_RESET.SRESET_PIPE_reg\ : label is true;
  attribute ASYNC_REG of \MGT_RESET.SRESET_reg\ : label is true;
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_RX_RESET_INT_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_RX_RESET_INT_i_3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_RX_RESET_INT_i_5\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_RX_RESET_INT_i_6\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_TX_RESET_INT_i_3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_TX_RESET_INT_i_5\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_TX_RESET_INT_i_6\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of reclock_rxreset1_i_1 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of reclock_rxreset2_i_1 : label is "soft_lutpair166";
begin
  D(0) <= \^d\(0);
  O1 <= \^o1\;
  O10 <= \^o10\;
  O11 <= \^o11\;
  O2 <= \^o2\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8(2 downto 0) <= \^o8\(2 downto 0);
  gmii_rx_dv_ch0_int <= \^gmii_rx_dv_ch0_int\;
  status_vector_ch0(12 downto 0) <= \^status_vector_ch0\(12 downto 0);
DELAY_RXDISPERR: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => VCC_2,
      CLK => userclk2,
      D => RXDISPERR_MOD,
      Q => Q_0
    );
DELAY_RXNOTINTABLE: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => VCC_2,
      CLK => userclk2,
      D => RXNOTINTABLE_INT,
      Q => RXNOTINTABLE_SRL
    );
DUPLEX_MODE_RSLVD_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MR_LP_ADV_ABILITY(13),
      Q => DUPLEX_MODE_RSLVD_REG,
      R => \<const0>\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[10]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040400"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[11]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[12]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[13]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\,
      I1 => RESET_INT,
      O => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE8"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_30\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_31\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_10\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404040404FF"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_32\,
      I2 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_29\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_31\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_11\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_12\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_33\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_14\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_15\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020200"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_34\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_16\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_17\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_18\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I4 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6\,
      I5 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_19\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_20\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFF00FFF8"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_35\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_36\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_20\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_37\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_38\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_39\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_21\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_22\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFEE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_23\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000103"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I5 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_3\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_24\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40\,
      I1 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6\,
      I2 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_42\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_25\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_42\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_26\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_28\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_29\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA0080"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_8\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_9\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_10\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_11\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_12\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_30\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_31\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_32\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_33\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_34\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_35\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEEE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_36\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_37\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_38\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_39\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I5 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_42\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F01010F0F01000"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_14\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_15\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_16\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_17\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF66666"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_18\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_19\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_20\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_21\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEAAAAEEEEAAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_22\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_23\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_24\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_25\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_26\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27\,
      I1 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_28\,
      I3 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_8\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_29\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_9\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[1]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[2]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[3]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[4]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[5]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[6]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[7]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008880"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[8]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[9]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\,
      S => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[10]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[11]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[12]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[13]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[1]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[2]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[3]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[4]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[5]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[6]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[7]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[8]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[9]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[10]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040400"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[11]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[12]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[13]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => RESET_INT,
      I1 => TXBUFERR_INT,
      O => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE8"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_30\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_31\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_10\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404040404FF"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_32\,
      I2 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_29\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_31\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_11\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_12\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_33\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_14\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_15\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020200"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_34\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_16\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_17\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_18\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I4 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6\,
      I5 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_19\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_20\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFF00FFF8"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_35\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_36\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_20\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_37\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_38\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_39\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_21\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_22\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFEE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_23\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000103"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I5 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_3\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_24\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40\,
      I1 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6\,
      I2 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_42\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_25\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_42\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_26\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_28\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_29\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA0080"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_8\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_9\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_10\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_11\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_12\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_30\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_31\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_32\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_33\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_34\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_35\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEEE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_36\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_37\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_38\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_39\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I5 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_42\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F01010F0F01000"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_14\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_15\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_16\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_17\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF66666"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_18\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_19\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_20\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_21\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEAAAAEEEEAAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_22\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_23\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_24\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_25\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_26\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27\,
      I1 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_28\,
      I3 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_8\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_29\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_9\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[1]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[2]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[3]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[4]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[5]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[6]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[7]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008880"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[8]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[9]_i_1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\,
      S => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[10]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[11]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[12]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[13]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[1]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[2]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[3]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[4]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[5]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[6]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[7]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[8]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[9]_i_1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      R => p_1_out
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\HAS_AUTO_NEG.AUTO_NEGOTIATION\: entity work.\quadsgmiiAUTO_NEG__parameterized0_46\
    port map (
      AN_ENABLE_INT => AN_ENABLE_INT,
      CLEAR_STATUS_REG => CLEAR_STATUS_REG,
      CO(0) => n_11_RECEIVER,
      I1 => n_7_SYNCHRONISATION,
      I10 => \n_32_HAS_MANAGEMENT.MDIO\,
      I11 => \n_33_HAS_MANAGEMENT.MDIO\,
      I12 => \n_34_HAS_MANAGEMENT.MDIO\,
      I13 => \n_35_HAS_MANAGEMENT.MDIO\,
      I14 => \n_36_HAS_MANAGEMENT.MDIO\,
      I15 => \n_37_HAS_MANAGEMENT.MDIO\,
      I16 => \n_38_HAS_MANAGEMENT.MDIO\,
      I17 => \n_39_HAS_MANAGEMENT.MDIO\,
      I18 => \n_40_HAS_MANAGEMENT.MDIO\,
      I19 => \n_41_HAS_MANAGEMENT.MDIO\,
      I2 => n_34_RECEIVER,
      I20 => \n_42_HAS_MANAGEMENT.MDIO\,
      I21 => \n_43_HAS_MANAGEMENT.MDIO\,
      I3 => n_35_RECEIVER,
      I4(0) => \n_21_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I5(0) => \n_22_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(2) => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[2]\,
      I6(1) => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[1]\,
      I6(0) => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[0]\,
      I7 => \n_0_USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\,
      I8 => \^o5\,
      I9 => \n_31_HAS_MANAGEMENT.MDIO\,
      MASK_RUDI_BUFERR_TIMER0 => MASK_RUDI_BUFERR_TIMER0,
      MR_AN_COMPLETE => MR_AN_COMPLETE,
      MR_LINK_STATUS => MR_LINK_STATUS,
      MR_LP_ADV_ABILITY(1) => MR_LP_ADV_ABILITY(16),
      MR_LP_ADV_ABILITY(0) => MR_LP_ADV_ABILITY(13),
      O1 => \n_7_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(8) => \n_61_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(7) => \n_62_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(6) => \n_63_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(5) => \n_64_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(4) => \n_65_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(3) => \n_66_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(2) => \n_67_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(1) => \n_68_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(0) => \n_69_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O2 => \n_8_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O3(0) => CONSISTENCY_MATCH1,
      O4(0) => \n_20_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(15) => TX_CONFIG_REG(15),
      O5(14) => \n_26_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(13) => \n_27_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(12) => \n_28_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(11) => \n_29_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(10) => \n_30_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(9) => \n_31_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(8) => \n_32_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(7) => \n_33_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(6) => \n_34_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(5) => \n_35_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(4) => \n_36_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(3) => \n_37_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(2) => \n_38_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(1) => \n_39_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(0) => \n_40_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O6 => \n_41_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O7 => \n_42_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O8 => \n_43_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O9(15) => MR_NP_RX(16),
      O9(14 downto 0) => MR_NP_RX_INT(15 downto 1),
      Q(8) => \n_10_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(7) => \n_11_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(6) => \n_12_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(5) => \n_13_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(4) => \n_14_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(3) => \n_15_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(2) => \n_16_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(1) => \n_17_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(0) => \n_18_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      RESTART_AN_REG => RESTART_AN_REG,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_CONFIG_REG(15 downto 0) => RX_CONFIG_REG(15 downto 0),
      RX_CONFIG_VALID => RX_CONFIG_VALID,
      RX_IDLE => RX_IDLE,
      RX_RUDI_INVALID => RX_RUDI_INVALID,
      S(0) => \n_19_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      SR(0) => RX_CONFIG_REG_REG0,
      SRESET => SRESET,
      TX_CONFIG_REG_INT1 => TX_CONFIG_REG_INT1,
      XMIT_CONFIG_INT => XMIT_CONFIG_INT,
      XMIT_DATA_INT => XMIT_DATA_INT,
      data_out => data_out,
      link_timer_value_ch0(8 downto 0) => link_timer_value_ch0(8 downto 0),
      status_vector_ch0(5) => \^status_vector_ch0\(12),
      status_vector_ch0(4 downto 1) => \^status_vector_ch0\(10 downto 7),
      status_vector_ch0(0) => \^status_vector_ch0\(4),
      userclk2 => userclk2
    );
\HAS_MANAGEMENT.MDIO\: entity work.\quadsgmiiMANAGEMENT__parameterized0_43\
    port map (
      AN_ENABLE_INT => AN_ENABLE_INT,
      CLEAR_STATUS_REG => CLEAR_STATUS_REG,
      EOP_REG1 => EOP_REG1,
      FALSE_NIT0 => FALSE_NIT0,
      I1 => n_1_TRANSMITTER,
      I10(0) => \^o2\,
      I11(15) => MR_NP_RX(16),
      I11(14 downto 0) => MR_NP_RX_INT(15 downto 1),
      I12 => \n_41_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I13 => \n_42_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I14 => \n_43_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I15 => n_6_SYNCHRONISATION,
      I2 => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_reg\,
      I3 => \n_0_USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\,
      I4 => n_13_RECEIVER,
      I5 => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISK_INT_reg\,
      I6 => n_14_RECEIVER,
      I7 => n_15_RECEIVER,
      I8 => n_33_RECEIVER,
      I9 => n_10_RECEIVER,
      LOOPBACK => LOOPBACK,
      MASK_RUDI_BUFERR_TIMER0 => MASK_RUDI_BUFERR_TIMER0,
      MR_AN_COMPLETE => MR_AN_COMPLETE,
      MR_LINK_STATUS => MR_LINK_STATUS,
      MR_LP_ADV_ABILITY(1) => MR_LP_ADV_ABILITY(16),
      MR_LP_ADV_ABILITY(0) => MR_LP_ADV_ABILITY(13),
      O1 => \n_0_HAS_MANAGEMENT.MDIO\,
      O10 => \n_26_HAS_MANAGEMENT.MDIO\,
      O11 => \n_27_HAS_MANAGEMENT.MDIO\,
      O12 => \n_28_HAS_MANAGEMENT.MDIO\,
      O13 => \n_29_HAS_MANAGEMENT.MDIO\,
      O14 => \n_31_HAS_MANAGEMENT.MDIO\,
      O15 => \n_32_HAS_MANAGEMENT.MDIO\,
      O16 => \n_33_HAS_MANAGEMENT.MDIO\,
      O17 => \n_34_HAS_MANAGEMENT.MDIO\,
      O18 => \n_35_HAS_MANAGEMENT.MDIO\,
      O19 => \n_36_HAS_MANAGEMENT.MDIO\,
      O2 => \^o5\,
      O20 => \n_37_HAS_MANAGEMENT.MDIO\,
      O21 => \n_38_HAS_MANAGEMENT.MDIO\,
      O22 => \n_39_HAS_MANAGEMENT.MDIO\,
      O23 => \n_40_HAS_MANAGEMENT.MDIO\,
      O24 => \n_41_HAS_MANAGEMENT.MDIO\,
      O25 => \n_42_HAS_MANAGEMENT.MDIO\,
      O26 => \n_43_HAS_MANAGEMENT.MDIO\,
      O3 => \n_11_HAS_MANAGEMENT.MDIO\,
      O4 => \n_12_HAS_MANAGEMENT.MDIO\,
      O5 => \n_18_HAS_MANAGEMENT.MDIO\,
      O6 => \n_20_HAS_MANAGEMENT.MDIO\,
      O7 => \n_23_HAS_MANAGEMENT.MDIO\,
      O8 => \n_24_HAS_MANAGEMENT.MDIO\,
      O9 => \n_25_HAS_MANAGEMENT.MDIO\,
      Q(3) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[7]\,
      Q(2) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[2]\,
      Q(1) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[1]\,
      Q(0) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[0]\,
      RESTART_AN_REG => RESTART_AN_REG,
      RUNDISP_EN => RUNDISP_EN,
      RXDISPERR_INT => RXDISPERR_INT,
      RXDISPERR_MOD => RXDISPERR_MOD,
      RXDISPERR_USR => RXDISPERR_USR,
      RXEVEN => RXEVEN,
      RXNOTINTABLE_INT => RXNOTINTABLE_INT,
      RXNOTINTABLE_USR => RXNOTINTABLE_USR,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_RUDI_INVALID => RX_RUDI_INVALID,
      S0 => S0,
      S2 => S2,
      SOFT_RESET => SOFT_RESET,
      SOP_REG3 => SOP_REG3,
      SR(0) => \n_22_HAS_MANAGEMENT.MDIO\,
      SRESET => SRESET,
      TX_CONFIG_REG_INT1 => TX_CONFIG_REG_INT1,
      XMIT_DATA => XMIT_DATA,
      XMIT_DATA_INT => XMIT_DATA_INT,
      an_interrupt_ch0 => an_interrupt_ch0,
      data_out => data_out,
      gmii_rx_dv_ch0_int => \^gmii_rx_dv_ch0_int\,
      mdc_ch0 => mdc_ch0,
      mdio_i_ch0 => mdio_i_ch0,
      mdio_o_ch0 => mdio_o_ch0,
      mdio_t_ch0 => mdio_t_ch0,
      phyad_ch0(4 downto 0) => phyad_ch0(4 downto 0),
      status_vector_ch0(0) => \^status_vector_ch0\(12),
      userclk2 => userclk2
    );
\MGT_RESET.RESET_INT_PIPE_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => p_3_out,
      Q => RESET_INT_PIPE
    );
\MGT_RESET.RESET_INT_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RESET_INT_PIPE,
      PRE => p_3_out,
      Q => RESET_INT
    );
\MGT_RESET.SRESET_PIPE_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RESET_INT,
      Q => SRESET_PIPE,
      R => \<const0>\
    );
\MGT_RESET.SRESET_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => SRESET_PIPE,
      I1 => RESET_INT,
      O => \n_0_MGT_RESET.SRESET_i_1\
    );
\MGT_RESET.SRESET_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MGT_RESET.SRESET_i_1\,
      Q => SRESET,
      R => \<const0>\
    );
RECEIVER: entity work.\quadsgmiiRX__parameterized0_44\
    port map (
      CO(0) => n_11_RECEIVER,
      EOP_REG1 => EOP_REG1,
      FALSE_NIT0 => FALSE_NIT0,
      I1 => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISK_INT_reg\,
      I10(0) => \^o2\,
      I11 => n_5_SYNCHRONISATION,
      I12(2) => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[2]\,
      I12(1) => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[1]\,
      I12(0) => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[0]\,
      I13 => n_4_SYNCHRONISATION,
      I14 => \n_7_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I15 => \n_8_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I16(0) => \n_0_HAS_MANAGEMENT.MDIO\,
      I2 => \n_24_HAS_MANAGEMENT.MDIO\,
      I3(0) => \n_20_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I4(0) => \n_21_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I5(0) => \n_22_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6 => \n_18_HAS_MANAGEMENT.MDIO\,
      I7 => \n_23_HAS_MANAGEMENT.MDIO\,
      I8(8) => \n_10_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(7) => \n_11_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(6) => \n_12_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(5) => \n_13_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(4) => \n_14_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(3) => \n_15_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(2) => \n_16_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(1) => \n_17_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(0) => \n_18_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(8) => \n_61_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(7) => \n_62_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(6) => \n_63_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(5) => \n_64_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(4) => \n_65_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(3) => \n_66_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(2) => \n_67_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(1) => \n_68_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(0) => \n_69_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      K28p5_REG1 => K28p5_REG1,
      O1 => n_8_RECEIVER,
      O12(7 downto 0) => O12(7 downto 0),
      O2 => n_10_RECEIVER,
      O3(0) => CONSISTENCY_MATCH1,
      O4 => n_13_RECEIVER,
      O5 => n_14_RECEIVER,
      O6 => n_15_RECEIVER,
      O7 => n_33_RECEIVER,
      O8 => n_34_RECEIVER,
      O9 => n_35_RECEIVER,
      Q(7) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[7]\,
      Q(6) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[6]\,
      Q(5) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[5]\,
      Q(4) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[4]\,
      Q(3) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[3]\,
      Q(2) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[2]\,
      Q(1) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[1]\,
      Q(0) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[0]\,
      RXEVEN => RXEVEN,
      RXNOTINTABLE_INT => RXNOTINTABLE_INT,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_CONFIG_REG(15 downto 0) => RX_CONFIG_REG(15 downto 0),
      RX_CONFIG_VALID => RX_CONFIG_VALID,
      RX_IDLE => RX_IDLE,
      S(0) => \n_19_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      S0 => S0,
      S2 => S2,
      SOP_REG3 => SOP_REG3,
      SR(0) => RX_CONFIG_REG_REG0,
      SRESET => SRESET,
      SYNC_STATUS_REG0 => SYNC_STATUS_REG0,
      XMIT_DATA => XMIT_DATA,
      gmii_rx_dv_ch0_int => \^gmii_rx_dv_ch0_int\,
      gmii_rx_er_ch0_int => gmii_rx_er_ch0_int,
      status_vector_ch0(1 downto 0) => \^status_vector_ch0\(3 downto 2),
      userclk2 => userclk2
    );
RXDISPERR_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => Q_0,
      Q => \^status_vector_ch0\(5),
      R => \<const0>\
    );
RXNOTINTABLE_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RXNOTINTABLE_SRL,
      Q => \^status_vector_ch0\(6),
      R => \<const0>\
    );
STATUS_VECTOR_0_PRE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_18_HAS_MANAGEMENT.MDIO\,
      Q => STATUS_VECTOR_0_PRE,
      R => \<const0>\
    );
\STATUS_VECTOR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => STATUS_VECTOR_0_PRE,
      Q => \^status_vector_ch0\(0),
      R => \<const0>\
    );
\STATUS_VECTOR_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => DUPLEX_MODE_RSLVD_REG,
      Q => \^status_vector_ch0\(11),
      R => \<const0>\
    );
\STATUS_VECTOR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => SYNC_STATUS_REG,
      Q => \^status_vector_ch0\(1),
      R => \<const0>\
    );
SYNCHRONISATION: entity work.quadsgmiiSYNCHRONISE_45
    port map (
      I1 => \n_12_HAS_MANAGEMENT.MDIO\,
      I10(0) => \^o2\,
      I2 => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_reg\,
      I3 => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISK_INT_reg\,
      I4 => \n_28_HAS_MANAGEMENT.MDIO\,
      I5 => n_8_RECEIVER,
      I6 => \n_27_HAS_MANAGEMENT.MDIO\,
      I7 => \n_29_HAS_MANAGEMENT.MDIO\,
      I8 => \n_0_USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\,
      K28p5_REG1 => K28p5_REG1,
      LOOPBACK => LOOPBACK,
      O1 => n_4_SYNCHRONISATION,
      O2 => n_5_SYNCHRONISATION,
      O3 => n_6_SYNCHRONISATION,
      O4 => O4,
      O5 => n_7_SYNCHRONISATION,
      RUNDISP_EN => RUNDISP_EN,
      RXDISPERR_INT => RXDISPERR_INT,
      RXEVEN => RXEVEN,
      RXNOTINTABLE_INT => RXNOTINTABLE_INT,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_RUDI_INVALID => RX_RUDI_INVALID,
      S2 => S2,
      SIGNAL_DETECT_MOD => SIGNAL_DETECT_MOD,
      SRESET => SRESET,
      SYNC_STATUS_REG0 => SYNC_STATUS_REG0,
      userclk2 => userclk2
    );
SYNC_SIGNAL_DETECT: entity work.\quadsgmiisync_block__parameterized0_41\
    port map (
      I1 => \^o5\,
      SIGNAL_DETECT_MOD => SIGNAL_DETECT_MOD,
      data_out => data_out,
      signal_detect => signal_detect,
      userclk2 => userclk2
    );
SYNC_STATUS_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RXSYNC_STATUS,
      Q => SYNC_STATUS_REG,
      R => \<const0>\
    );
TRANSMITTER: entity work.\quadsgmiiTX__parameterized0_42\
    port map (
      D(7) => n_6_TRANSMITTER,
      D(6) => n_7_TRANSMITTER,
      D(5) => n_8_TRANSMITTER,
      D(4) => n_9_TRANSMITTER,
      D(3) => n_10_TRANSMITTER,
      D(2) => n_11_TRANSMITTER,
      D(1) => n_12_TRANSMITTER,
      D(0) => n_13_TRANSMITTER,
      I1 => I1,
      I2 => \n_0_HAS_MANAGEMENT.MDIO\,
      I3 => \n_11_HAS_MANAGEMENT.MDIO\,
      I4 => \n_20_HAS_MANAGEMENT.MDIO\,
      I5(7 downto 0) => I5(7 downto 0),
      I6(15) => TX_CONFIG_REG(15),
      I6(14) => \n_26_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(13) => \n_27_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(12) => \n_28_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(11) => \n_29_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(10) => \n_30_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(9) => \n_31_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(8) => \n_32_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(7) => \n_33_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(6) => \n_34_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(5) => \n_35_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(4) => \n_36_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(3) => \n_37_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(2) => \n_38_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(1) => \n_39_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(0) => \n_40_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      LOOPBACK => LOOPBACK,
      O1 => O3,
      O10 => n_17_TRANSMITTER,
      O11(2) => n_18_TRANSMITTER,
      O11(1) => n_19_TRANSMITTER,
      O11(0) => n_20_TRANSMITTER,
      O2 => n_1_TRANSMITTER,
      O3 => n_2_TRANSMITTER,
      O4 => n_3_TRANSMITTER,
      O5 => n_4_TRANSMITTER,
      O6 => n_5_TRANSMITTER,
      O7 => n_14_TRANSMITTER,
      O8 => n_15_TRANSMITTER,
      O9 => n_16_TRANSMITTER,
      Q(7 downto 0) => Q(7 downto 0),
      RXCHARISCOMMA_USR => RXCHARISCOMMA_USR,
      RXCHARISK_USR => RXCHARISK_USR,
      SR(0) => \^o1\,
      XMIT_CONFIG_INT => XMIT_CONFIG_INT,
      XMIT_DATA => XMIT_DATA,
      gmii_tx_en_out_ch0 => gmii_tx_en_out_ch0,
      gmii_tx_er_out_ch0 => gmii_tx_er_out_ch0,
      userclk2 => userclk2
    );
\TXDATA[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444044444"
    )
    port map (
      I0 => \^o1\,
      I1 => \n_0_USE_ROCKET_IO.TXDATA_reg[7]\,
      I2 => \n_0_TXDATA[7]_i_2\,
      I3 => \^o10\,
      I4 => \^o11\,
      I5 => \^o8\(1),
      O => O9(0)
    );
\TXDATA[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
    port map (
      I0 => \^o6\,
      I1 => \^o7\,
      I2 => \^o8\(2),
      I3 => \^d\(0),
      I4 => \n_0_USE_ROCKET_IO.TXDATA_reg[7]\,
      I5 => \^o8\(0),
      O => \n_0_TXDATA[7]_i_2\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0001"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I3 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_3\,
      I4 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_4\,
      I5 => p_0_out,
      O => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_1\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      O => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      O => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_3\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0A00000A0B"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_5\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I2 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6\,
      I3 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      O => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_4\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      O => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_5\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      O => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_1\,
      Q => \^o2\,
      R => \<const0>\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0001"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I3 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_3\,
      I4 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_4\,
      I5 => p_1_out,
      O => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_1\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      O => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      O => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_3\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0A00000A0B"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_5\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I2 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6\,
      I3 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      O => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_4\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      O => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_5\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      O => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_1\,
      Q => \^o1\,
      R => \<const0>\
    );
\USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RXBUFERR,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\,
      R => \n_22_HAS_MANAGEMENT.MDIO\
    );
\USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_4_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_reg\,
      R => \^o2\
    );
\USE_ROCKET_IO.NO_1588.RXCHARISK_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_3_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISK_INT_reg\,
      R => \^o2\
    );
\USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I2(0),
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[0]\,
      R => \n_22_HAS_MANAGEMENT.MDIO\
    );
\USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I2(1),
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[1]\,
      R => \n_22_HAS_MANAGEMENT.MDIO\
    );
\USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I2(2),
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[2]\,
      R => \n_22_HAS_MANAGEMENT.MDIO\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_13_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[0]\,
      R => \^o2\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_12_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[1]\,
      R => \^o2\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_11_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[2]\,
      R => \^o2\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_10_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[3]\,
      R => \^o2\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_9_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[4]\,
      R => \^o2\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_8_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[5]\,
      R => \^o2\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_7_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[6]\,
      R => \^o2\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_6_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[7]\,
      R => \^o2\
    );
\USE_ROCKET_IO.NO_1588.RXDISPERR_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_25_HAS_MANAGEMENT.MDIO\,
      Q => RXDISPERR_INT,
      R => \<const0>\
    );
\USE_ROCKET_IO.NO_1588.RXNOTINTABLE_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_26_HAS_MANAGEMENT.MDIO\,
      Q => RXNOTINTABLE_INT,
      R => \<const0>\
    );
\USE_ROCKET_IO.TXBUFERR_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => txbuferr,
      Q => TXBUFERR_INT,
      R => \^o1\
    );
\USE_ROCKET_IO.TXCHARISK_reg\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_2_TRANSMITTER,
      Q => \^d\(0),
      R => \^o1\
    );
\USE_ROCKET_IO.TXDATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_20_TRANSMITTER,
      Q => \^o8\(0),
      R => \<const0>\
    );
\USE_ROCKET_IO.TXDATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_19_TRANSMITTER,
      Q => \^o8\(1),
      R => \<const0>\
    );
\USE_ROCKET_IO.TXDATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_17_TRANSMITTER,
      Q => \^o7\,
      R => \^o1\
    );
\USE_ROCKET_IO.TXDATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_16_TRANSMITTER,
      Q => \^o6\,
      R => \^o1\
    );
\USE_ROCKET_IO.TXDATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_18_TRANSMITTER,
      Q => \^o8\(2),
      R => \<const0>\
    );
\USE_ROCKET_IO.TXDATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_15_TRANSMITTER,
      Q => \^o11\,
      R => \^o1\
    );
\USE_ROCKET_IO.TXDATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_5_TRANSMITTER,
      Q => \^o10\,
      R => \^o1\
    );
\USE_ROCKET_IO.TXDATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_14_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.TXDATA_reg[7]\,
      R => \^o1\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
VCC_1: unisim.vcomponents.VCC
    port map (
      P => VCC_2
    );
reclock_rxreset1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o2\,
      I1 => MGT_RX_RESET3_in,
      O => SS(0)
    );
reclock_rxreset2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o2\,
      I1 => MGT_RX_RESET1_in,
      O => O13(0)
    );
reclock_rxreset3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o2\,
      I1 => I3,
      O => O14(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiGPCS_PMA_GEN__parameterized0_15\ is
  port (
    MGT_RX_RESET3_in : out STD_LOGIC;
    gmii_rx_er_ch1_int : out STD_LOGIC;
    status_vector_ch1 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    mdio_o_ch1 : out STD_LOGIC;
    mdio_t_ch1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    gmii_rx_dv_ch1_int : out STD_LOGIC;
    SOFT_RESET_0 : out STD_LOGIC;
    an_interrupt_ch1 : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    POWERDOWN0 : out STD_LOGIC;
    ENABLEALIGN0 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_er_out_ch1 : in STD_LOGIC;
    gmii_tx_en_out_ch1 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_3_out_3 : in STD_LOGIC;
    txbuferr : in STD_LOGIC;
    I2 : in STD_LOGIC;
    RXCHARISK_USR : in STD_LOGIC;
    RXCHARISCOMMA_USR : in STD_LOGIC;
    link_timer_value_ch1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    phyad_ch1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RXDISPERR_USR : in STD_LOGIC;
    RXNOTINTABLE_USR : in STD_LOGIC;
    status_vector_ch2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    status_vector_ch0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    status_vector_ch3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    mdc_ch1 : in STD_LOGIC;
    mdio_i_ch1 : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiGPCS_PMA_GEN__parameterized0_15\ : entity is "GPCS_PMA_GEN";
end \quadsgmiiGPCS_PMA_GEN__parameterized0_15\;

architecture STRUCTURE of \quadsgmiiGPCS_PMA_GEN__parameterized0_15\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AN_ENABLE_INT : STD_LOGIC;
  signal CLEAR_STATUS_REG : STD_LOGIC;
  signal CONSISTENCY_MATCH1 : STD_LOGIC;
  signal DUPLEX_MODE_RSLVD_REG : STD_LOGIC;
  signal EOP_REG1 : STD_LOGIC;
  signal FALSE_NIT0 : STD_LOGIC;
  signal K28p5_REG1 : STD_LOGIC;
  signal LOOPBACK : STD_LOGIC;
  signal MASK_RUDI_BUFERR_TIMER0 : STD_LOGIC;
  signal \^mgt_rx_reset3_in\ : STD_LOGIC;
  signal MR_AN_COMPLETE : STD_LOGIC;
  signal MR_LINK_STATUS : STD_LOGIC;
  signal MR_LP_ADV_ABILITY : STD_LOGIC_VECTOR ( 16 downto 13 );
  signal MR_NP_RX : STD_LOGIC_VECTOR ( 16 to 16 );
  signal MR_NP_RX_INT : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal Q_0 : STD_LOGIC;
  signal RESET_INT : STD_LOGIC;
  signal RESET_INT_PIPE : STD_LOGIC;
  signal RESTART_AN_REG : STD_LOGIC;
  signal RUNDISP_EN : STD_LOGIC;
  signal RXDISPERR_INT : STD_LOGIC;
  signal RXDISPERR_MOD : STD_LOGIC;
  signal RXEVEN : STD_LOGIC;
  signal RXNOTINTABLE_INT : STD_LOGIC;
  signal RXNOTINTABLE_SRL : STD_LOGIC;
  signal RXSYNC_STATUS : STD_LOGIC;
  signal RX_CONFIG_REG : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal RX_CONFIG_REG_REG0 : STD_LOGIC;
  signal RX_CONFIG_VALID : STD_LOGIC;
  signal RX_IDLE : STD_LOGIC;
  signal RX_RUDI_INVALID : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal S2 : STD_LOGIC;
  signal SIGNAL_DETECT_MOD : STD_LOGIC;
  signal SOP_REG3 : STD_LOGIC;
  signal SRESET : STD_LOGIC;
  signal SRESET_PIPE : STD_LOGIC;
  signal STATUS_VECTOR_0_PRE : STD_LOGIC;
  signal SYNC_STATUS_REG : STD_LOGIC;
  signal SYNC_STATUS_REG0 : STD_LOGIC;
  signal TXBUFERR_INT : STD_LOGIC;
  signal TX_CONFIG_REG : STD_LOGIC_VECTOR ( 15 to 15 );
  signal TX_CONFIG_REG_INT1 : STD_LOGIC;
  signal VCC_2 : STD_LOGIC;
  signal XMIT_CONFIG_INT : STD_LOGIC;
  signal XMIT_DATA : STD_LOGIC;
  signal XMIT_DATA_INT : STD_LOGIC;
  signal data_out : STD_LOGIC;
  signal \^gmii_rx_dv_ch1_int\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_10__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_11__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_12__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_14__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_15__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_16__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_17__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_18__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_19__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_20__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_21__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_22__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_23__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_24__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_25__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_26__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_28__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_29__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_30__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_31__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_32__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_33__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_34__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_35__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_36__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_37__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_38__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_39__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_42__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_8__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_9__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_10__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_11__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_12__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_14__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_15__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_16__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_17__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_18__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_19__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_20__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_21__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_22__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_23__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_24__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_25__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_26__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_28__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_29__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_30__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_31__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_32__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_33__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_34__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_35__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_36__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_37__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_38__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_39__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_42__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_8__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_9__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\ : STD_LOGIC;
  signal \n_0_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_0_MGT_RESET.SRESET_i_1__0\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_1__0\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__0\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_3__0\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_4__0\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_5__0\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__0\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_1__0\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__0\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_3__0\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_4__0\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_5__0\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__0\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_reg\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXCHARISK_INT_reg\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[0]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[1]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[2]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[0]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[1]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[2]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[3]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[4]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[5]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[6]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[7]\ : STD_LOGIC;
  signal \n_10_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_10_RECEIVER : STD_LOGIC;
  signal n_10_TRANSMITTER : STD_LOGIC;
  signal \n_11_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_11_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_11_RECEIVER : STD_LOGIC;
  signal n_11_TRANSMITTER : STD_LOGIC;
  signal \n_12_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_12_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_12_TRANSMITTER : STD_LOGIC;
  signal \n_13_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_13_RECEIVER : STD_LOGIC;
  signal n_13_TRANSMITTER : STD_LOGIC;
  signal \n_14_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_14_RECEIVER : STD_LOGIC;
  signal n_14_TRANSMITTER : STD_LOGIC;
  signal \n_15_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_15_RECEIVER : STD_LOGIC;
  signal n_15_TRANSMITTER : STD_LOGIC;
  signal \n_16_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_16_TRANSMITTER : STD_LOGIC;
  signal \n_17_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_17_TRANSMITTER : STD_LOGIC;
  signal \n_18_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_18_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_18_TRANSMITTER : STD_LOGIC;
  signal \n_19_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_19_TRANSMITTER : STD_LOGIC;
  signal n_1_TRANSMITTER : STD_LOGIC;
  signal \n_20_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_20_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_20_TRANSMITTER : STD_LOGIC;
  signal \n_21_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_22_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_22_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_23_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_24_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_25_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_26_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_26_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_27_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_27_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_28_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_28_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_29_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_29_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_2_TRANSMITTER : STD_LOGIC;
  signal \n_30_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_31_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_32_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_33_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_33_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_33_RECEIVER : STD_LOGIC;
  signal \n_34_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_34_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_34_RECEIVER : STD_LOGIC;
  signal \n_35_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_35_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_35_RECEIVER : STD_LOGIC;
  signal \n_36_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_36_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_37_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_37_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_38_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_38_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_39_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_39_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_3_SYNCHRONISATION : STD_LOGIC;
  signal n_3_TRANSMITTER : STD_LOGIC;
  signal \n_40_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_40_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_41_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_41_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_42_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_42_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_43_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_43_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_44_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_45_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_4_SYNCHRONISATION : STD_LOGIC;
  signal n_4_TRANSMITTER : STD_LOGIC;
  signal \n_5_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_5_SYNCHRONISATION : STD_LOGIC;
  signal n_5_TRANSMITTER : STD_LOGIC;
  signal \n_61_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_62_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_63_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_64_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_65_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_66_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_67_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_68_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_69_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_6_SYNCHRONISATION : STD_LOGIC;
  signal n_6_TRANSMITTER : STD_LOGIC;
  signal \n_7_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_7_TRANSMITTER : STD_LOGIC;
  signal \n_8_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_8_RECEIVER : STD_LOGIC;
  signal n_8_TRANSMITTER : STD_LOGIC;
  signal n_9_TRANSMITTER : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal \^status_vector_ch1\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of DELAY_RXDISPERR : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of DELAY_RXDISPERR : label is "SRL16";
  attribute srl_name : string;
  attribute srl_name of DELAY_RXDISPERR : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i1/DELAY_RXDISPERR ";
  attribute BOX_TYPE of DELAY_RXNOTINTABLE : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of DELAY_RXNOTINTABLE : label is "SRL16";
  attribute srl_name of DELAY_RXNOTINTABLE : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i1/DELAY_RXNOTINTABLE ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[10]_i_1__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[11]_i_1__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[12]_i_1__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[13]_i_1__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_14__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_15__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_17__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_20__0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27__0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_28__0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_2__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_30__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_31__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_35__0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_36__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_37__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_39__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_42__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_9__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[1]_i_1__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[2]_i_1__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[3]_i_1__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[4]_i_1__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[5]_i_1__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[6]_i_1__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[7]_i_1__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[8]_i_1__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[9]_i_1__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[10]_i_1__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[11]_i_1__0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[12]_i_1__0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[13]_i_1__0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13__0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_14__0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_15__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_17__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_20__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_28__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_30__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_34__0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_35__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_36__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_37__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_39__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40__0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_42__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_9__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[1]_i_1__0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[2]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[3]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[4]_i_1__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[5]_i_1__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[6]_i_1__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[7]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[8]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[9]_i_1__0\ : label is "soft_lutpair268";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \MGT_RESET.RESET_INT_PIPE_reg\ : label is true;
  attribute ASYNC_REG of \MGT_RESET.RESET_INT_reg\ : label is true;
  attribute ASYNC_REG of \MGT_RESET.SRESET_PIPE_reg\ : label is true;
  attribute ASYNC_REG of \MGT_RESET.SRESET_reg\ : label is true;
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_RX_RESET_INT_i_3__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_RX_RESET_INT_i_5__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_TX_RESET_INT_i_3__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_TX_RESET_INT_i_5__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__0\ : label is "soft_lutpair286";
begin
  MGT_RX_RESET3_in <= \^mgt_rx_reset3_in\;
  gmii_rx_dv_ch1_int <= \^gmii_rx_dv_ch1_int\;
  status_vector_ch1(12 downto 0) <= \^status_vector_ch1\(12 downto 0);
DELAY_RXDISPERR: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => VCC_2,
      CLK => userclk2,
      D => RXDISPERR_MOD,
      Q => Q_0
    );
DELAY_RXNOTINTABLE: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => VCC_2,
      CLK => userclk2,
      D => RXNOTINTABLE_INT,
      Q => RXNOTINTABLE_SRL
    );
DUPLEX_MODE_RSLVD_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MR_LP_ADV_ABILITY(13),
      Q => DUPLEX_MODE_RSLVD_REG,
      R => \<const0>\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[10]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040400"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[11]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[12]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[13]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE8"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_30__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13__0\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_31__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_10__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404040404FF"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_32__0\,
      I2 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_29__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_31__0\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_11__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_12__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_33__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_14__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_15__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020200"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_34__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_16__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_17__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_18__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I4 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__0\,
      I5 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_19__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\,
      I1 => RESET_INT,
      O => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_20__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFF00FFF8"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_35__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_36__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_20__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_37__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_38__0\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_39__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_21__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_22__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFEE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_23__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000103"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I5 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_3__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_24__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40__0\,
      I1 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__0\,
      I2 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_42__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_25__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_42__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_26__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_28__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_29__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_2__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_30__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_31__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_32__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_33__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_34__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_35__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_36__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEEE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_36__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_37__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_37__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_38__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_39__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_39__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA0080"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_8__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_9__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_10__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_11__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_12__0\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_42__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_42__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I5 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F01010F0F01000"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_14__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_15__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_16__0\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_17__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF66666"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_18__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_19__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_20__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_21__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEAAAAEEEEAAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_22__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_23__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_24__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_25__0\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_26__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27__0\,
      I1 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_28__0\,
      I3 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_8__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_29__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_9__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[1]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[2]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[3]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[4]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[5]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[6]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[7]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008880"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[8]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[9]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\,
      S => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[10]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[11]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[12]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[13]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_2__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[1]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[2]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[3]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[4]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[5]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[6]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[7]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[8]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[9]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[10]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040400"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[11]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[12]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[13]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE8"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_30__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13__0\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_31__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_10__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404040404FF"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_32__0\,
      I2 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_29__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_31__0\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_11__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_12__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_33__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_14__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_15__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020200"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_34__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_16__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_17__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_18__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I4 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__0\,
      I5 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_19__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => RESET_INT,
      I1 => TXBUFERR_INT,
      O => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_20__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFF00FFF8"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_35__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_36__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_20__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_37__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_38__0\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_39__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_21__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_22__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFEE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_23__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000103"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I5 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_3__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_24__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40__0\,
      I1 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__0\,
      I2 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_42__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_25__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_42__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_26__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_28__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_29__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_30__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_31__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_32__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_33__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_34__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_35__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_36__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEEE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_36__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_37__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_37__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_38__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_39__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_39__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA0080"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_8__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_9__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_10__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_11__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_12__0\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_42__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_42__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I5 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F01010F0F01000"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_14__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_15__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_16__0\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_17__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF66666"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_18__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_19__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_20__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_21__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEAAAAEEEEAAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_22__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_23__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_24__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_25__0\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_26__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27__0\,
      I1 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_28__0\,
      I3 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_8__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_29__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_9__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[1]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[2]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[3]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[4]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[5]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[6]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[7]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008880"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[8]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__0\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__0\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__0\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[9]_i_1__0\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\,
      S => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[10]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[11]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[12]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[13]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[1]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[2]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[3]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[4]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[5]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[6]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[7]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[8]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[9]_i_1__0\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      R => p_1_out
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\HAS_AUTO_NEG.AUTO_NEGOTIATION\: entity work.\quadsgmiiAUTO_NEG__parameterized0_37\
    port map (
      AN_ENABLE_INT => AN_ENABLE_INT,
      CLEAR_STATUS_REG => CLEAR_STATUS_REG,
      CO(0) => n_11_RECEIVER,
      I1 => n_6_SYNCHRONISATION,
      I10 => \n_34_HAS_MANAGEMENT.MDIO\,
      I11 => \n_35_HAS_MANAGEMENT.MDIO\,
      I12 => \n_36_HAS_MANAGEMENT.MDIO\,
      I13 => \n_37_HAS_MANAGEMENT.MDIO\,
      I14 => \n_38_HAS_MANAGEMENT.MDIO\,
      I15 => \n_39_HAS_MANAGEMENT.MDIO\,
      I16 => \n_40_HAS_MANAGEMENT.MDIO\,
      I17 => \n_41_HAS_MANAGEMENT.MDIO\,
      I18 => \n_42_HAS_MANAGEMENT.MDIO\,
      I19 => \n_43_HAS_MANAGEMENT.MDIO\,
      I2 => n_34_RECEIVER,
      I20 => \n_44_HAS_MANAGEMENT.MDIO\,
      I21 => \n_45_HAS_MANAGEMENT.MDIO\,
      I3 => n_35_RECEIVER,
      I4(0) => \n_21_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I5(0) => \n_22_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(2) => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[2]\,
      I6(1) => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[1]\,
      I6(0) => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[0]\,
      I7 => \n_0_USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\,
      I8 => \n_5_HAS_MANAGEMENT.MDIO\,
      I9 => \n_33_HAS_MANAGEMENT.MDIO\,
      MASK_RUDI_BUFERR_TIMER0 => MASK_RUDI_BUFERR_TIMER0,
      MR_AN_COMPLETE => MR_AN_COMPLETE,
      MR_LINK_STATUS => MR_LINK_STATUS,
      MR_LP_ADV_ABILITY(1) => MR_LP_ADV_ABILITY(16),
      MR_LP_ADV_ABILITY(0) => MR_LP_ADV_ABILITY(13),
      O1 => \n_7_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(8) => \n_61_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(7) => \n_62_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(6) => \n_63_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(5) => \n_64_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(4) => \n_65_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(3) => \n_66_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(2) => \n_67_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(1) => \n_68_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(0) => \n_69_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O2 => \n_8_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O3(0) => CONSISTENCY_MATCH1,
      O4(0) => \n_20_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(15) => TX_CONFIG_REG(15),
      O5(14) => \n_26_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(13) => \n_27_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(12) => \n_28_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(11) => \n_29_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(10) => \n_30_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(9) => \n_31_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(8) => \n_32_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(7) => \n_33_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(6) => \n_34_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(5) => \n_35_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(4) => \n_36_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(3) => \n_37_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(2) => \n_38_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(1) => \n_39_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(0) => \n_40_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O6 => \n_41_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O7 => \n_42_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O8 => \n_43_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O9(15) => MR_NP_RX(16),
      O9(14 downto 0) => MR_NP_RX_INT(15 downto 1),
      Q(8) => \n_10_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(7) => \n_11_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(6) => \n_12_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(5) => \n_13_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(4) => \n_14_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(3) => \n_15_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(2) => \n_16_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(1) => \n_17_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(0) => \n_18_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      RESTART_AN_REG => RESTART_AN_REG,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_CONFIG_REG(15 downto 0) => RX_CONFIG_REG(15 downto 0),
      RX_CONFIG_VALID => RX_CONFIG_VALID,
      RX_IDLE => RX_IDLE,
      RX_RUDI_INVALID => RX_RUDI_INVALID,
      S(0) => \n_19_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      SR(0) => RX_CONFIG_REG_REG0,
      SRESET => SRESET,
      TX_CONFIG_REG_INT1 => TX_CONFIG_REG_INT1,
      XMIT_CONFIG_INT => XMIT_CONFIG_INT,
      XMIT_DATA_INT => XMIT_DATA_INT,
      data_out => data_out,
      link_timer_value_ch1(8 downto 0) => link_timer_value_ch1(8 downto 0),
      status_vector_ch1(5) => \^status_vector_ch1\(12),
      status_vector_ch1(4 downto 1) => \^status_vector_ch1\(10 downto 7),
      status_vector_ch1(0) => \^status_vector_ch1\(4),
      userclk2 => userclk2
    );
\HAS_MANAGEMENT.MDIO\: entity work.\quadsgmiiMANAGEMENT__parameterized0_34\
    port map (
      AN_ENABLE_INT => AN_ENABLE_INT,
      CLEAR_STATUS_REG => CLEAR_STATUS_REG,
      EOP_REG1 => EOP_REG1,
      FALSE_NIT0 => FALSE_NIT0,
      I1 => n_1_TRANSMITTER,
      I10(0) => \^mgt_rx_reset3_in\,
      I11(15) => MR_NP_RX(16),
      I11(14 downto 0) => MR_NP_RX_INT(15 downto 1),
      I12 => \n_41_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I13 => \n_42_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I14 => \n_43_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I15 => n_5_SYNCHRONISATION,
      I16 => I3,
      I17 => I4,
      I18 => I5,
      I2 => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_reg\,
      I3 => \n_0_USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\,
      I4 => n_13_RECEIVER,
      I5 => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISK_INT_reg\,
      I6 => n_14_RECEIVER,
      I7 => n_15_RECEIVER,
      I8 => n_33_RECEIVER,
      I9 => n_10_RECEIVER,
      LOOPBACK => LOOPBACK,
      MASK_RUDI_BUFERR_TIMER0 => MASK_RUDI_BUFERR_TIMER0,
      MR_AN_COMPLETE => MR_AN_COMPLETE,
      MR_LINK_STATUS => MR_LINK_STATUS,
      MR_LP_ADV_ABILITY(1) => MR_LP_ADV_ABILITY(16),
      MR_LP_ADV_ABILITY(0) => MR_LP_ADV_ABILITY(13),
      O1 => \n_0_HAS_MANAGEMENT.MDIO\,
      O10 => \n_26_HAS_MANAGEMENT.MDIO\,
      O11 => \n_27_HAS_MANAGEMENT.MDIO\,
      O12 => \n_28_HAS_MANAGEMENT.MDIO\,
      O13 => \n_29_HAS_MANAGEMENT.MDIO\,
      O14 => O2,
      O15 => \n_33_HAS_MANAGEMENT.MDIO\,
      O16 => \n_34_HAS_MANAGEMENT.MDIO\,
      O17 => \n_35_HAS_MANAGEMENT.MDIO\,
      O18 => \n_36_HAS_MANAGEMENT.MDIO\,
      O19 => \n_37_HAS_MANAGEMENT.MDIO\,
      O2 => \n_5_HAS_MANAGEMENT.MDIO\,
      O20 => \n_38_HAS_MANAGEMENT.MDIO\,
      O21 => \n_39_HAS_MANAGEMENT.MDIO\,
      O22 => \n_40_HAS_MANAGEMENT.MDIO\,
      O23 => \n_41_HAS_MANAGEMENT.MDIO\,
      O24 => \n_42_HAS_MANAGEMENT.MDIO\,
      O25 => \n_43_HAS_MANAGEMENT.MDIO\,
      O26 => \n_44_HAS_MANAGEMENT.MDIO\,
      O27 => \n_45_HAS_MANAGEMENT.MDIO\,
      O3 => \n_11_HAS_MANAGEMENT.MDIO\,
      O4 => \n_12_HAS_MANAGEMENT.MDIO\,
      O5 => \n_18_HAS_MANAGEMENT.MDIO\,
      O6 => \n_20_HAS_MANAGEMENT.MDIO\,
      O7 => \n_23_HAS_MANAGEMENT.MDIO\,
      O8 => \n_24_HAS_MANAGEMENT.MDIO\,
      O9 => \n_25_HAS_MANAGEMENT.MDIO\,
      POWERDOWN0 => POWERDOWN0,
      Q(3) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[7]\,
      Q(2) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[2]\,
      Q(1) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[1]\,
      Q(0) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[0]\,
      RESTART_AN_REG => RESTART_AN_REG,
      RUNDISP_EN => RUNDISP_EN,
      RXDISPERR_INT => RXDISPERR_INT,
      RXDISPERR_MOD => RXDISPERR_MOD,
      RXDISPERR_USR => RXDISPERR_USR,
      RXEVEN => RXEVEN,
      RXNOTINTABLE_INT => RXNOTINTABLE_INT,
      RXNOTINTABLE_USR => RXNOTINTABLE_USR,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_RUDI_INVALID => RX_RUDI_INVALID,
      S0 => S0,
      S2 => S2,
      SOFT_RESET_0 => SOFT_RESET_0,
      SOP_REG3 => SOP_REG3,
      SR(0) => \n_22_HAS_MANAGEMENT.MDIO\,
      SRESET => SRESET,
      TX_CONFIG_REG_INT1 => TX_CONFIG_REG_INT1,
      XMIT_DATA => XMIT_DATA,
      XMIT_DATA_INT => XMIT_DATA_INT,
      an_interrupt_ch1 => an_interrupt_ch1,
      data_out => data_out,
      gmii_rx_dv_ch1_int => \^gmii_rx_dv_ch1_int\,
      mdc_ch1 => mdc_ch1,
      mdio_i_ch1 => mdio_i_ch1,
      mdio_o_ch1 => mdio_o_ch1,
      mdio_t_ch1 => mdio_t_ch1,
      phyad_ch1(4 downto 0) => phyad_ch1(4 downto 0),
      status_vector_ch1(0) => \^status_vector_ch1\(12),
      userclk2 => userclk2
    );
\MGT_RESET.RESET_INT_PIPE_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => p_3_out_3,
      Q => RESET_INT_PIPE
    );
\MGT_RESET.RESET_INT_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RESET_INT_PIPE,
      PRE => p_3_out_3,
      Q => RESET_INT
    );
\MGT_RESET.SRESET_PIPE_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RESET_INT,
      Q => SRESET_PIPE,
      R => \<const0>\
    );
\MGT_RESET.SRESET_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => SRESET_PIPE,
      I1 => RESET_INT,
      O => \n_0_MGT_RESET.SRESET_i_1__0\
    );
\MGT_RESET.SRESET_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MGT_RESET.SRESET_i_1__0\,
      Q => SRESET,
      R => \<const0>\
    );
RECEIVER: entity work.\quadsgmiiRX__parameterized0_35\
    port map (
      CO(0) => n_11_RECEIVER,
      EOP_REG1 => EOP_REG1,
      FALSE_NIT0 => FALSE_NIT0,
      I1 => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISK_INT_reg\,
      I10(0) => \^mgt_rx_reset3_in\,
      I11 => n_4_SYNCHRONISATION,
      I12(2) => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[2]\,
      I12(1) => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[1]\,
      I12(0) => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[0]\,
      I13 => n_3_SYNCHRONISATION,
      I14 => \n_7_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I15 => \n_8_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I16(0) => \n_0_HAS_MANAGEMENT.MDIO\,
      I2 => \n_24_HAS_MANAGEMENT.MDIO\,
      I3(0) => \n_20_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I4(0) => \n_21_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I5(0) => \n_22_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6 => \n_18_HAS_MANAGEMENT.MDIO\,
      I7 => \n_23_HAS_MANAGEMENT.MDIO\,
      I8(8) => \n_10_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(7) => \n_11_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(6) => \n_12_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(5) => \n_13_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(4) => \n_14_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(3) => \n_15_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(2) => \n_16_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(1) => \n_17_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(0) => \n_18_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(8) => \n_61_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(7) => \n_62_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(6) => \n_63_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(5) => \n_64_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(4) => \n_65_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(3) => \n_66_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(2) => \n_67_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(1) => \n_68_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(0) => \n_69_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      K28p5_REG1 => K28p5_REG1,
      O1 => n_8_RECEIVER,
      O10(7 downto 0) => O6(7 downto 0),
      O2 => n_10_RECEIVER,
      O3(0) => CONSISTENCY_MATCH1,
      O4 => n_13_RECEIVER,
      O5 => n_14_RECEIVER,
      O6 => n_15_RECEIVER,
      O7 => n_33_RECEIVER,
      O8 => n_34_RECEIVER,
      O9 => n_35_RECEIVER,
      Q(7) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[7]\,
      Q(6) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[6]\,
      Q(5) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[5]\,
      Q(4) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[4]\,
      Q(3) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[3]\,
      Q(2) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[2]\,
      Q(1) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[1]\,
      Q(0) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[0]\,
      RXEVEN => RXEVEN,
      RXNOTINTABLE_INT => RXNOTINTABLE_INT,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_CONFIG_REG(15 downto 0) => RX_CONFIG_REG(15 downto 0),
      RX_CONFIG_VALID => RX_CONFIG_VALID,
      RX_IDLE => RX_IDLE,
      S(0) => \n_19_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      S0 => S0,
      S2 => S2,
      SOP_REG3 => SOP_REG3,
      SR(0) => RX_CONFIG_REG_REG0,
      SRESET => SRESET,
      SYNC_STATUS_REG0 => SYNC_STATUS_REG0,
      XMIT_DATA => XMIT_DATA,
      gmii_rx_dv_ch1_int => \^gmii_rx_dv_ch1_int\,
      gmii_rx_er_ch1_int => gmii_rx_er_ch1_int,
      status_vector_ch1(1 downto 0) => \^status_vector_ch1\(3 downto 2),
      userclk2 => userclk2
    );
RXDISPERR_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => Q_0,
      Q => \^status_vector_ch1\(5),
      R => \<const0>\
    );
RXNOTINTABLE_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RXNOTINTABLE_SRL,
      Q => \^status_vector_ch1\(6),
      R => \<const0>\
    );
STATUS_VECTOR_0_PRE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_18_HAS_MANAGEMENT.MDIO\,
      Q => STATUS_VECTOR_0_PRE,
      R => \<const0>\
    );
\STATUS_VECTOR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => STATUS_VECTOR_0_PRE,
      Q => \^status_vector_ch1\(0),
      R => \<const0>\
    );
\STATUS_VECTOR_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => DUPLEX_MODE_RSLVD_REG,
      Q => \^status_vector_ch1\(11),
      R => \<const0>\
    );
\STATUS_VECTOR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => SYNC_STATUS_REG,
      Q => \^status_vector_ch1\(1),
      R => \<const0>\
    );
SYNCHRONISATION: entity work.quadsgmiiSYNCHRONISE_36
    port map (
      ENABLEALIGN0 => ENABLEALIGN0,
      I1 => \n_12_HAS_MANAGEMENT.MDIO\,
      I10(0) => \^mgt_rx_reset3_in\,
      I11 => I7,
      I12 => I8,
      I2 => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_reg\,
      I3 => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISK_INT_reg\,
      I4 => \n_28_HAS_MANAGEMENT.MDIO\,
      I5 => n_8_RECEIVER,
      I6 => \n_27_HAS_MANAGEMENT.MDIO\,
      I7 => \n_29_HAS_MANAGEMENT.MDIO\,
      I8 => \n_0_USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\,
      I9 => I6,
      K28p5_REG1 => K28p5_REG1,
      LOOPBACK => LOOPBACK,
      O1 => n_3_SYNCHRONISATION,
      O2 => n_4_SYNCHRONISATION,
      O3 => n_5_SYNCHRONISATION,
      O4 => n_6_SYNCHRONISATION,
      RUNDISP_EN => RUNDISP_EN,
      RXDISPERR_INT => RXDISPERR_INT,
      RXEVEN => RXEVEN,
      RXNOTINTABLE_INT => RXNOTINTABLE_INT,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_RUDI_INVALID => RX_RUDI_INVALID,
      S2 => S2,
      SIGNAL_DETECT_MOD => SIGNAL_DETECT_MOD,
      SRESET => SRESET,
      SYNC_STATUS_REG0 => SYNC_STATUS_REG0,
      userclk2 => userclk2
    );
SYNC_SIGNAL_DETECT: entity work.\quadsgmiisync_block__parameterized0_32\
    port map (
      I1 => \n_5_HAS_MANAGEMENT.MDIO\,
      SIGNAL_DETECT_MOD => SIGNAL_DETECT_MOD,
      data_out => data_out,
      signal_detect => signal_detect,
      userclk2 => userclk2
    );
SYNC_STATUS_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RXSYNC_STATUS,
      Q => SYNC_STATUS_REG,
      R => \<const0>\
    );
TRANSMITTER: entity work.\quadsgmiiTX__parameterized0_33\
    port map (
      D(7) => n_6_TRANSMITTER,
      D(6) => n_7_TRANSMITTER,
      D(5) => n_8_TRANSMITTER,
      D(4) => n_9_TRANSMITTER,
      D(3) => n_10_TRANSMITTER,
      D(2) => n_11_TRANSMITTER,
      D(1) => n_12_TRANSMITTER,
      D(0) => n_13_TRANSMITTER,
      I1 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I10(7 downto 0) => I10(7 downto 0),
      I2 => I2,
      I3 => \n_0_HAS_MANAGEMENT.MDIO\,
      I4 => \n_11_HAS_MANAGEMENT.MDIO\,
      I5 => \n_20_HAS_MANAGEMENT.MDIO\,
      I6(15) => TX_CONFIG_REG(15),
      I6(14) => \n_26_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(13) => \n_27_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(12) => \n_28_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(11) => \n_29_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(10) => \n_30_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(9) => \n_31_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(8) => \n_32_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(7) => \n_33_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(6) => \n_34_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(5) => \n_35_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(4) => \n_36_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(3) => \n_37_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(2) => \n_38_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(1) => \n_39_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(0) => \n_40_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      LOOPBACK => LOOPBACK,
      O1 => O1,
      O10 => n_17_TRANSMITTER,
      O11(2) => n_18_TRANSMITTER,
      O11(1) => n_19_TRANSMITTER,
      O11(0) => n_20_TRANSMITTER,
      O2 => n_1_TRANSMITTER,
      O3 => n_2_TRANSMITTER,
      O4 => n_3_TRANSMITTER,
      O5 => n_4_TRANSMITTER,
      O6 => n_5_TRANSMITTER,
      O7 => n_14_TRANSMITTER,
      O8 => n_15_TRANSMITTER,
      O9 => n_16_TRANSMITTER,
      Q(7 downto 0) => Q(7 downto 0),
      RXCHARISCOMMA_USR => RXCHARISCOMMA_USR,
      RXCHARISK_USR => RXCHARISK_USR,
      XMIT_CONFIG_INT => XMIT_CONFIG_INT,
      XMIT_DATA => XMIT_DATA,
      gmii_tx_en_out_ch1 => gmii_tx_en_out_ch1,
      gmii_tx_er_out_ch1 => gmii_tx_er_out_ch1,
      userclk2 => userclk2
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0001"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I3 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_3__0\,
      I4 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_4__0\,
      I5 => p_0_out,
      O => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_1__0\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      O => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__0\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      O => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_3__0\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0A00000A0B"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_5__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I2 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__0\,
      I3 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      O => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_4__0\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      O => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_5__0\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      O => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__0\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_1__0\,
      Q => \^mgt_rx_reset3_in\,
      R => \<const0>\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0001"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I3 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_3__0\,
      I4 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_4__0\,
      I5 => p_1_out,
      O => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_1__0\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      O => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__0\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      O => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_3__0\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0A00000A0B"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_5__0\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I2 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__0\,
      I3 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__0\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      O => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_4__0\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      O => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_5__0\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      O => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__0\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_1__0\,
      Q => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      R => \<const0>\
    );
\USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I1,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\,
      R => \n_22_HAS_MANAGEMENT.MDIO\
    );
\USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_4_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_reg\,
      R => \^mgt_rx_reset3_in\
    );
\USE_ROCKET_IO.NO_1588.RXCHARISK_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_3_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISK_INT_reg\,
      R => \^mgt_rx_reset3_in\
    );
\USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I9(0),
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[0]\,
      R => \n_22_HAS_MANAGEMENT.MDIO\
    );
\USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I9(1),
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[1]\,
      R => \n_22_HAS_MANAGEMENT.MDIO\
    );
\USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I9(2),
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[2]\,
      R => \n_22_HAS_MANAGEMENT.MDIO\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_13_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[0]\,
      R => \^mgt_rx_reset3_in\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_12_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[1]\,
      R => \^mgt_rx_reset3_in\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_11_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[2]\,
      R => \^mgt_rx_reset3_in\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_10_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[3]\,
      R => \^mgt_rx_reset3_in\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_9_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[4]\,
      R => \^mgt_rx_reset3_in\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_8_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[5]\,
      R => \^mgt_rx_reset3_in\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_7_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[6]\,
      R => \^mgt_rx_reset3_in\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_6_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[7]\,
      R => \^mgt_rx_reset3_in\
    );
\USE_ROCKET_IO.NO_1588.RXDISPERR_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_25_HAS_MANAGEMENT.MDIO\,
      Q => RXDISPERR_INT,
      R => \<const0>\
    );
\USE_ROCKET_IO.NO_1588.RXNOTINTABLE_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_26_HAS_MANAGEMENT.MDIO\,
      Q => RXNOTINTABLE_INT,
      R => \<const0>\
    );
\USE_ROCKET_IO.TXBUFERR_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => txbuferr,
      Q => TXBUFERR_INT,
      R => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_ROCKET_IO.TXCHARISK_reg\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_2_TRANSMITTER,
      Q => D(0),
      R => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_ROCKET_IO.TXDATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_20_TRANSMITTER,
      Q => O3(0),
      R => \<const0>\
    );
\USE_ROCKET_IO.TXDATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_19_TRANSMITTER,
      Q => O3(1),
      R => \<const0>\
    );
\USE_ROCKET_IO.TXDATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_17_TRANSMITTER,
      Q => O9,
      R => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_ROCKET_IO.TXDATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_16_TRANSMITTER,
      Q => O8,
      R => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_ROCKET_IO.TXDATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_18_TRANSMITTER,
      Q => O3(2),
      R => \<const0>\
    );
\USE_ROCKET_IO.TXDATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_15_TRANSMITTER,
      Q => O7,
      R => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_ROCKET_IO.TXDATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_5_TRANSMITTER,
      Q => O5,
      R => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_ROCKET_IO.TXDATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_14_TRANSMITTER,
      Q => O4,
      R => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
VCC_1: unisim.vcomponents.VCC
    port map (
      P => VCC_2
    );
data_valid_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^status_vector_ch1\(1),
      I1 => status_vector_ch2(0),
      I2 => status_vector_ch0(0),
      I3 => status_vector_ch3(0),
      O => data_valid
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiGPCS_PMA_GEN__parameterized0_16\ is
  port (
    MGT_RX_RESET1_in : out STD_LOGIC;
    gmii_rx_er_ch2_int : out STD_LOGIC;
    status_vector_ch2 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    mdio_o_ch2 : out STD_LOGIC;
    mdio_t_ch2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    gmii_rx_dv_ch2_int : out STD_LOGIC;
    O3 : out STD_LOGIC;
    SOFT_RESET_1 : out STD_LOGIC;
    an_interrupt_ch2 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_er_out_ch2 : in STD_LOGIC;
    gmii_tx_en_out_ch2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_3_out_4 : in STD_LOGIC;
    txbuferr : in STD_LOGIC;
    I3 : in STD_LOGIC;
    RXCHARISK_USR : in STD_LOGIC;
    RXCHARISCOMMA_USR : in STD_LOGIC;
    link_timer_value_ch2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    phyad_ch2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RXDISPERR_USR : in STD_LOGIC;
    RXNOTINTABLE_USR : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    mdc_ch2 : in STD_LOGIC;
    mdio_i_ch2 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiGPCS_PMA_GEN__parameterized0_16\ : entity is "GPCS_PMA_GEN";
end \quadsgmiiGPCS_PMA_GEN__parameterized0_16\;

architecture STRUCTURE of \quadsgmiiGPCS_PMA_GEN__parameterized0_16\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AN_ENABLE_INT : STD_LOGIC;
  signal CLEAR_STATUS_REG : STD_LOGIC;
  signal CONSISTENCY_MATCH1 : STD_LOGIC;
  signal DUPLEX_MODE_RSLVD_REG : STD_LOGIC;
  signal EOP_REG1 : STD_LOGIC;
  signal FALSE_NIT0 : STD_LOGIC;
  signal K28p5_REG1 : STD_LOGIC;
  signal LOOPBACK : STD_LOGIC;
  signal MASK_RUDI_BUFERR_TIMER0 : STD_LOGIC;
  signal \^mgt_rx_reset1_in\ : STD_LOGIC;
  signal MR_AN_COMPLETE : STD_LOGIC;
  signal MR_LINK_STATUS : STD_LOGIC;
  signal MR_LP_ADV_ABILITY : STD_LOGIC_VECTOR ( 16 downto 13 );
  signal MR_NP_RX : STD_LOGIC_VECTOR ( 16 to 16 );
  signal MR_NP_RX_INT : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \^o3\ : STD_LOGIC;
  signal Q_0 : STD_LOGIC;
  signal RESET_INT : STD_LOGIC;
  signal RESET_INT_PIPE : STD_LOGIC;
  signal RESTART_AN_REG : STD_LOGIC;
  signal RUNDISP_EN : STD_LOGIC;
  signal RXDISPERR_INT : STD_LOGIC;
  signal RXDISPERR_MOD : STD_LOGIC;
  signal RXEVEN : STD_LOGIC;
  signal RXNOTINTABLE_INT : STD_LOGIC;
  signal RXNOTINTABLE_SRL : STD_LOGIC;
  signal RXSYNC_STATUS : STD_LOGIC;
  signal RX_CONFIG_REG : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal RX_CONFIG_REG_REG0 : STD_LOGIC;
  signal RX_CONFIG_VALID : STD_LOGIC;
  signal RX_IDLE : STD_LOGIC;
  signal RX_RUDI_INVALID : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal S2 : STD_LOGIC;
  signal SIGNAL_DETECT_MOD : STD_LOGIC;
  signal SOP_REG3 : STD_LOGIC;
  signal SRESET : STD_LOGIC;
  signal SRESET_PIPE : STD_LOGIC;
  signal STATUS_VECTOR_0_PRE : STD_LOGIC;
  signal SYNC_STATUS_REG : STD_LOGIC;
  signal SYNC_STATUS_REG0 : STD_LOGIC;
  signal TXBUFERR_INT : STD_LOGIC;
  signal TX_CONFIG_REG : STD_LOGIC_VECTOR ( 15 to 15 );
  signal TX_CONFIG_REG_INT1 : STD_LOGIC;
  signal VCC_2 : STD_LOGIC;
  signal XMIT_CONFIG_INT : STD_LOGIC;
  signal XMIT_DATA : STD_LOGIC;
  signal XMIT_DATA_INT : STD_LOGIC;
  signal data_out : STD_LOGIC;
  signal \^gmii_rx_dv_ch2_int\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[10]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[11]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[13]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_10__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_11__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_12__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_14__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_15__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_16__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_17__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_18__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_19__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_20__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_21__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_22__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_23__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_24__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_25__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_26__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_28__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_29__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_30__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_31__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_32__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_33__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_34__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_35__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_36__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_37__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_38__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_39__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_42__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_8__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_9__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[9]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[10]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[11]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[13]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_10__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_11__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_12__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_14__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_15__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_16__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_17__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_18__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_19__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_20__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_21__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_22__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_23__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_24__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_25__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_26__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_28__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_29__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_30__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_31__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_32__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_33__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_34__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_35__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_36__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_37__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_38__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_39__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_42__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_8__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_9__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[9]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\ : STD_LOGIC;
  signal \n_0_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_0_MGT_RESET.SRESET_i_1__1\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_1__1\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__1\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_3__1\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_4__1\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_5__1\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__1\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_1__1\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__1\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_3__1\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_4__1\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_5__1\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__1\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_reg\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXCHARISK_INT_reg\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[0]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[1]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[2]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[0]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[1]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[2]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[3]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[4]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[5]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[6]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[7]\ : STD_LOGIC;
  signal \n_10_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_10_RECEIVER : STD_LOGIC;
  signal n_10_TRANSMITTER : STD_LOGIC;
  signal \n_11_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_11_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_11_RECEIVER : STD_LOGIC;
  signal n_11_TRANSMITTER : STD_LOGIC;
  signal \n_12_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_12_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_12_TRANSMITTER : STD_LOGIC;
  signal \n_13_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_13_RECEIVER : STD_LOGIC;
  signal n_13_TRANSMITTER : STD_LOGIC;
  signal \n_14_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_14_RECEIVER : STD_LOGIC;
  signal n_14_TRANSMITTER : STD_LOGIC;
  signal \n_15_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_15_RECEIVER : STD_LOGIC;
  signal n_15_TRANSMITTER : STD_LOGIC;
  signal \n_16_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_16_TRANSMITTER : STD_LOGIC;
  signal \n_17_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_17_TRANSMITTER : STD_LOGIC;
  signal \n_18_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_18_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_18_TRANSMITTER : STD_LOGIC;
  signal \n_19_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_19_TRANSMITTER : STD_LOGIC;
  signal n_1_TRANSMITTER : STD_LOGIC;
  signal \n_20_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_20_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_20_TRANSMITTER : STD_LOGIC;
  signal \n_21_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_22_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_22_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_23_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_24_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_25_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_26_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_26_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_27_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_27_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_28_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_28_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_29_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_29_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_2_TRANSMITTER : STD_LOGIC;
  signal \n_30_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_31_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_31_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_32_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_32_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_33_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_33_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_33_RECEIVER : STD_LOGIC;
  signal \n_34_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_34_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_34_RECEIVER : STD_LOGIC;
  signal \n_35_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_35_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_35_RECEIVER : STD_LOGIC;
  signal \n_36_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_36_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_37_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_37_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_38_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_38_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_39_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_39_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_3_TRANSMITTER : STD_LOGIC;
  signal \n_40_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_40_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_41_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_41_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_42_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_42_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_43_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_43_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_4_SYNCHRONISATION : STD_LOGIC;
  signal n_4_TRANSMITTER : STD_LOGIC;
  signal n_5_SYNCHRONISATION : STD_LOGIC;
  signal n_5_TRANSMITTER : STD_LOGIC;
  signal \n_61_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_62_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_63_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_64_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_65_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_66_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_67_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_68_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_69_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_6_SYNCHRONISATION : STD_LOGIC;
  signal n_6_TRANSMITTER : STD_LOGIC;
  signal \n_7_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_7_SYNCHRONISATION : STD_LOGIC;
  signal n_7_TRANSMITTER : STD_LOGIC;
  signal \n_8_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_8_RECEIVER : STD_LOGIC;
  signal n_8_TRANSMITTER : STD_LOGIC;
  signal n_9_TRANSMITTER : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal \^status_vector_ch2\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of DELAY_RXDISPERR : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of DELAY_RXDISPERR : label is "SRL16";
  attribute srl_name : string;
  attribute srl_name of DELAY_RXDISPERR : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i2/DELAY_RXDISPERR ";
  attribute BOX_TYPE of DELAY_RXNOTINTABLE : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of DELAY_RXNOTINTABLE : label is "SRL16";
  attribute srl_name of DELAY_RXNOTINTABLE : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i2/DELAY_RXNOTINTABLE ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[10]_i_1__1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[11]_i_1__1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[12]_i_1__1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[13]_i_1__1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13__1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_14__1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_15__1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_17__1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_20__1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27__1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_28__1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_2__1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_30__1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_31__1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_34__1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_35__1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_36__1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_37__1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_39__1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40__1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41__1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_42__1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_9__1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[1]_i_1__1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[2]_i_1__1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[3]_i_1__1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[4]_i_1__1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[5]_i_1__1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[6]_i_1__1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[7]_i_1__1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[8]_i_1__1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[9]_i_1__1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[10]_i_1__1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[11]_i_1__1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[12]_i_1__1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[13]_i_1__1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13__1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_14__1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_15__1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_17__1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_20__1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27__1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_28__1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2__1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_30__1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_34__1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_35__1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_36__1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_37__1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_39__1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40__1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41__1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_42__1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_9__1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[1]_i_1__1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[2]_i_1__1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[3]_i_1__1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[4]_i_1__1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[5]_i_1__1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[6]_i_1__1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[7]_i_1__1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[8]_i_1__1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[9]_i_1__1\ : label is "soft_lutpair400";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \MGT_RESET.RESET_INT_PIPE_reg\ : label is true;
  attribute ASYNC_REG of \MGT_RESET.RESET_INT_reg\ : label is true;
  attribute ASYNC_REG of \MGT_RESET.SRESET_PIPE_reg\ : label is true;
  attribute ASYNC_REG of \MGT_RESET.SRESET_reg\ : label is true;
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_RX_RESET_INT_i_3__1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_RX_RESET_INT_i_5__1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_TX_RESET_INT_i_3__1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_TX_RESET_INT_i_5__1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__1\ : label is "soft_lutpair415";
begin
  MGT_RX_RESET1_in <= \^mgt_rx_reset1_in\;
  O3 <= \^o3\;
  gmii_rx_dv_ch2_int <= \^gmii_rx_dv_ch2_int\;
  status_vector_ch2(12 downto 0) <= \^status_vector_ch2\(12 downto 0);
DELAY_RXDISPERR: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => VCC_2,
      CLK => userclk2,
      D => RXDISPERR_MOD,
      Q => Q_0
    );
DELAY_RXNOTINTABLE: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => VCC_2,
      CLK => userclk2,
      D => RXNOTINTABLE_INT,
      Q => RXNOTINTABLE_SRL
    );
DUPLEX_MODE_RSLVD_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MR_LP_ADV_ABILITY(13),
      Q => DUPLEX_MODE_RSLVD_REG,
      R => \<const0>\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[10]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040400"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[11]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[12]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[13]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE8"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_30__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13__1\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_31__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_10__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404040404FF"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_32__1\,
      I2 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_29__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_31__1\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_11__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_12__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_33__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_14__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_15__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020200"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_34__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_16__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_17__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_18__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I4 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__1\,
      I5 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_19__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\,
      I1 => RESET_INT,
      O => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_20__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_20__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFF00FFF8"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_35__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_36__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_20__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_37__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_38__1\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_39__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_21__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_22__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFEE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_23__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000103"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I5 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_3__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_24__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40__1\,
      I1 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__1\,
      I2 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_42__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_25__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_42__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_26__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_28__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_29__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_2__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_30__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_31__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_31__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_32__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_32__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_33__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_34__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_35__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_36__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEEE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_36__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_37__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_37__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_38__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_38__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_39__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_39__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA0080"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_8__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_9__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_10__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_11__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_12__1\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_42__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_42__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I5 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F01010F0F01000"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_14__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_15__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_16__1\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_17__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF66666"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_18__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_19__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_20__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_21__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEAAAAEEEEAAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_22__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_23__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_24__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_25__1\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_26__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27__1\,
      I1 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_28__1\,
      I3 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_8__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_29__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_9__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[1]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[2]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[3]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[4]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[5]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[6]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[7]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008880"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[8]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[9]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\,
      S => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[10]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[11]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[12]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[13]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_2__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[1]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[2]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[3]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[4]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[5]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[6]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[7]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[8]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[9]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[10]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040400"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[11]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[12]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[13]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE8"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_30__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13__1\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_31__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_10__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404040404FF"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_32__1\,
      I2 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_29__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_31__1\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_11__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_12__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_33__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_14__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_15__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020200"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_34__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_16__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_17__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_18__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I4 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__1\,
      I5 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_19__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => RESET_INT,
      I1 => TXBUFERR_INT,
      O => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_20__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_20__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFF00FFF8"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_35__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_36__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_20__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_37__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_38__1\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_39__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_21__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_22__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFEE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_23__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000103"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I5 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_3__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_24__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40__1\,
      I1 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__1\,
      I2 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_42__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_25__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_42__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_26__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_28__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_29__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_30__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_31__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_31__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_32__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_32__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_33__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_34__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_35__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_36__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEEE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_36__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_37__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_37__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_38__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_38__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_39__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_39__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA0080"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_8__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_9__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_10__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_11__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_12__1\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_42__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_42__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I5 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F01010F0F01000"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_14__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_15__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_16__1\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_17__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF66666"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_18__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_19__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_20__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_21__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEAAAAEEEEAAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_22__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_23__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_24__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_25__1\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_26__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27__1\,
      I1 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_28__1\,
      I3 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_8__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_29__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_9__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[1]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[2]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[3]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[4]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[5]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[6]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[7]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008880"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[8]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__1\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__1\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__1\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[9]_i_1__1\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\,
      S => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[10]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[11]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[12]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[13]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[1]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[2]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[3]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[4]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[5]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[6]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[7]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[8]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[9]_i_1__1\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      R => p_1_out
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\HAS_AUTO_NEG.AUTO_NEGOTIATION\: entity work.\quadsgmiiAUTO_NEG__parameterized0_28\
    port map (
      AN_ENABLE_INT => AN_ENABLE_INT,
      CLEAR_STATUS_REG => CLEAR_STATUS_REG,
      CO(0) => n_11_RECEIVER,
      I1 => n_7_SYNCHRONISATION,
      I10 => \n_32_HAS_MANAGEMENT.MDIO\,
      I11 => \n_33_HAS_MANAGEMENT.MDIO\,
      I12 => \n_34_HAS_MANAGEMENT.MDIO\,
      I13 => \n_35_HAS_MANAGEMENT.MDIO\,
      I14 => \n_36_HAS_MANAGEMENT.MDIO\,
      I15 => \n_37_HAS_MANAGEMENT.MDIO\,
      I16 => \n_38_HAS_MANAGEMENT.MDIO\,
      I17 => \n_39_HAS_MANAGEMENT.MDIO\,
      I18 => \n_40_HAS_MANAGEMENT.MDIO\,
      I19 => \n_41_HAS_MANAGEMENT.MDIO\,
      I2 => n_34_RECEIVER,
      I20 => \n_42_HAS_MANAGEMENT.MDIO\,
      I21 => \n_43_HAS_MANAGEMENT.MDIO\,
      I3 => n_35_RECEIVER,
      I4(0) => \n_21_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I5(0) => \n_22_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(2) => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[2]\,
      I6(1) => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[1]\,
      I6(0) => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[0]\,
      I7 => \n_0_USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\,
      I8 => \^o3\,
      I9 => \n_31_HAS_MANAGEMENT.MDIO\,
      MASK_RUDI_BUFERR_TIMER0 => MASK_RUDI_BUFERR_TIMER0,
      MR_AN_COMPLETE => MR_AN_COMPLETE,
      MR_LINK_STATUS => MR_LINK_STATUS,
      MR_LP_ADV_ABILITY(1) => MR_LP_ADV_ABILITY(16),
      MR_LP_ADV_ABILITY(0) => MR_LP_ADV_ABILITY(13),
      O1 => \n_7_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(8) => \n_61_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(7) => \n_62_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(6) => \n_63_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(5) => \n_64_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(4) => \n_65_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(3) => \n_66_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(2) => \n_67_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(1) => \n_68_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(0) => \n_69_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O2 => \n_8_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O3(0) => CONSISTENCY_MATCH1,
      O4(0) => \n_20_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(15) => TX_CONFIG_REG(15),
      O5(14) => \n_26_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(13) => \n_27_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(12) => \n_28_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(11) => \n_29_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(10) => \n_30_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(9) => \n_31_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(8) => \n_32_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(7) => \n_33_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(6) => \n_34_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(5) => \n_35_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(4) => \n_36_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(3) => \n_37_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(2) => \n_38_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(1) => \n_39_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(0) => \n_40_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O6 => \n_41_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O7 => \n_42_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O8 => \n_43_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O9(15) => MR_NP_RX(16),
      O9(14 downto 0) => MR_NP_RX_INT(15 downto 1),
      Q(8) => \n_10_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(7) => \n_11_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(6) => \n_12_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(5) => \n_13_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(4) => \n_14_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(3) => \n_15_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(2) => \n_16_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(1) => \n_17_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(0) => \n_18_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      RESTART_AN_REG => RESTART_AN_REG,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_CONFIG_REG(15 downto 0) => RX_CONFIG_REG(15 downto 0),
      RX_CONFIG_VALID => RX_CONFIG_VALID,
      RX_IDLE => RX_IDLE,
      RX_RUDI_INVALID => RX_RUDI_INVALID,
      S(0) => \n_19_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      SR(0) => RX_CONFIG_REG_REG0,
      SRESET => SRESET,
      TX_CONFIG_REG_INT1 => TX_CONFIG_REG_INT1,
      XMIT_CONFIG_INT => XMIT_CONFIG_INT,
      XMIT_DATA_INT => XMIT_DATA_INT,
      data_out => data_out,
      link_timer_value_ch2(8 downto 0) => link_timer_value_ch2(8 downto 0),
      status_vector_ch2(5) => \^status_vector_ch2\(12),
      status_vector_ch2(4 downto 1) => \^status_vector_ch2\(10 downto 7),
      status_vector_ch2(0) => \^status_vector_ch2\(4),
      userclk2 => userclk2
    );
\HAS_MANAGEMENT.MDIO\: entity work.\quadsgmiiMANAGEMENT__parameterized0_25\
    port map (
      AN_ENABLE_INT => AN_ENABLE_INT,
      CLEAR_STATUS_REG => CLEAR_STATUS_REG,
      EOP_REG1 => EOP_REG1,
      FALSE_NIT0 => FALSE_NIT0,
      I1 => n_1_TRANSMITTER,
      I10(0) => \^mgt_rx_reset1_in\,
      I11(15) => MR_NP_RX(16),
      I11(14 downto 0) => MR_NP_RX_INT(15 downto 1),
      I12 => \n_41_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I13 => \n_42_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I14 => \n_43_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I15 => n_6_SYNCHRONISATION,
      I2 => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_reg\,
      I3 => \n_0_USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\,
      I4 => n_13_RECEIVER,
      I5 => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISK_INT_reg\,
      I6 => n_14_RECEIVER,
      I7 => n_15_RECEIVER,
      I8 => n_33_RECEIVER,
      I9 => n_10_RECEIVER,
      LOOPBACK => LOOPBACK,
      MASK_RUDI_BUFERR_TIMER0 => MASK_RUDI_BUFERR_TIMER0,
      MR_AN_COMPLETE => MR_AN_COMPLETE,
      MR_LINK_STATUS => MR_LINK_STATUS,
      MR_LP_ADV_ABILITY(1) => MR_LP_ADV_ABILITY(16),
      MR_LP_ADV_ABILITY(0) => MR_LP_ADV_ABILITY(13),
      O1 => \n_0_HAS_MANAGEMENT.MDIO\,
      O10 => \n_26_HAS_MANAGEMENT.MDIO\,
      O11 => \n_27_HAS_MANAGEMENT.MDIO\,
      O12 => \n_28_HAS_MANAGEMENT.MDIO\,
      O13 => \n_29_HAS_MANAGEMENT.MDIO\,
      O14 => \n_31_HAS_MANAGEMENT.MDIO\,
      O15 => \n_32_HAS_MANAGEMENT.MDIO\,
      O16 => \n_33_HAS_MANAGEMENT.MDIO\,
      O17 => \n_34_HAS_MANAGEMENT.MDIO\,
      O18 => \n_35_HAS_MANAGEMENT.MDIO\,
      O19 => \n_36_HAS_MANAGEMENT.MDIO\,
      O2 => \^o3\,
      O20 => \n_37_HAS_MANAGEMENT.MDIO\,
      O21 => \n_38_HAS_MANAGEMENT.MDIO\,
      O22 => \n_39_HAS_MANAGEMENT.MDIO\,
      O23 => \n_40_HAS_MANAGEMENT.MDIO\,
      O24 => \n_41_HAS_MANAGEMENT.MDIO\,
      O25 => \n_42_HAS_MANAGEMENT.MDIO\,
      O26 => \n_43_HAS_MANAGEMENT.MDIO\,
      O3 => \n_11_HAS_MANAGEMENT.MDIO\,
      O4 => \n_12_HAS_MANAGEMENT.MDIO\,
      O5 => \n_18_HAS_MANAGEMENT.MDIO\,
      O6 => \n_20_HAS_MANAGEMENT.MDIO\,
      O7 => \n_23_HAS_MANAGEMENT.MDIO\,
      O8 => \n_24_HAS_MANAGEMENT.MDIO\,
      O9 => \n_25_HAS_MANAGEMENT.MDIO\,
      Q(3) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[7]\,
      Q(2) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[2]\,
      Q(1) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[1]\,
      Q(0) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[0]\,
      RESTART_AN_REG => RESTART_AN_REG,
      RUNDISP_EN => RUNDISP_EN,
      RXDISPERR_INT => RXDISPERR_INT,
      RXDISPERR_MOD => RXDISPERR_MOD,
      RXDISPERR_USR => RXDISPERR_USR,
      RXEVEN => RXEVEN,
      RXNOTINTABLE_INT => RXNOTINTABLE_INT,
      RXNOTINTABLE_USR => RXNOTINTABLE_USR,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_RUDI_INVALID => RX_RUDI_INVALID,
      S0 => S0,
      S2 => S2,
      SOFT_RESET_1 => SOFT_RESET_1,
      SOP_REG3 => SOP_REG3,
      SR(0) => \n_22_HAS_MANAGEMENT.MDIO\,
      SRESET => SRESET,
      TX_CONFIG_REG_INT1 => TX_CONFIG_REG_INT1,
      XMIT_DATA => XMIT_DATA,
      XMIT_DATA_INT => XMIT_DATA_INT,
      an_interrupt_ch2 => an_interrupt_ch2,
      data_out => data_out,
      gmii_rx_dv_ch2_int => \^gmii_rx_dv_ch2_int\,
      mdc_ch2 => mdc_ch2,
      mdio_i_ch2 => mdio_i_ch2,
      mdio_o_ch2 => mdio_o_ch2,
      mdio_t_ch2 => mdio_t_ch2,
      phyad_ch2(4 downto 0) => phyad_ch2(4 downto 0),
      status_vector_ch2(0) => \^status_vector_ch2\(12),
      userclk2 => userclk2
    );
\MGT_RESET.RESET_INT_PIPE_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => p_3_out_4,
      Q => RESET_INT_PIPE
    );
\MGT_RESET.RESET_INT_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RESET_INT_PIPE,
      PRE => p_3_out_4,
      Q => RESET_INT
    );
\MGT_RESET.SRESET_PIPE_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RESET_INT,
      Q => SRESET_PIPE,
      R => \<const0>\
    );
\MGT_RESET.SRESET_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => SRESET_PIPE,
      I1 => RESET_INT,
      O => \n_0_MGT_RESET.SRESET_i_1__1\
    );
\MGT_RESET.SRESET_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MGT_RESET.SRESET_i_1__1\,
      Q => SRESET,
      R => \<const0>\
    );
RECEIVER: entity work.\quadsgmiiRX__parameterized0_26\
    port map (
      CO(0) => n_11_RECEIVER,
      EOP_REG1 => EOP_REG1,
      FALSE_NIT0 => FALSE_NIT0,
      I1 => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISK_INT_reg\,
      I10(0) => \^mgt_rx_reset1_in\,
      I11 => n_5_SYNCHRONISATION,
      I12(2) => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[2]\,
      I12(1) => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[1]\,
      I12(0) => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[0]\,
      I13 => n_4_SYNCHRONISATION,
      I14 => \n_7_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I15 => \n_8_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I16(0) => \n_0_HAS_MANAGEMENT.MDIO\,
      I2 => \n_24_HAS_MANAGEMENT.MDIO\,
      I3(0) => \n_20_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I4(0) => \n_21_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I5(0) => \n_22_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6 => \n_18_HAS_MANAGEMENT.MDIO\,
      I7 => \n_23_HAS_MANAGEMENT.MDIO\,
      I8(8) => \n_10_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(7) => \n_11_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(6) => \n_12_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(5) => \n_13_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(4) => \n_14_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(3) => \n_15_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(2) => \n_16_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(1) => \n_17_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(0) => \n_18_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(8) => \n_61_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(7) => \n_62_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(6) => \n_63_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(5) => \n_64_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(4) => \n_65_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(3) => \n_66_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(2) => \n_67_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(1) => \n_68_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(0) => \n_69_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      K28p5_REG1 => K28p5_REG1,
      O1 => n_8_RECEIVER,
      O10(7 downto 0) => O7(7 downto 0),
      O2 => n_10_RECEIVER,
      O3(0) => CONSISTENCY_MATCH1,
      O4 => n_13_RECEIVER,
      O5 => n_14_RECEIVER,
      O6 => n_15_RECEIVER,
      O7 => n_33_RECEIVER,
      O8 => n_34_RECEIVER,
      O9 => n_35_RECEIVER,
      Q(7) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[7]\,
      Q(6) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[6]\,
      Q(5) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[5]\,
      Q(4) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[4]\,
      Q(3) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[3]\,
      Q(2) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[2]\,
      Q(1) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[1]\,
      Q(0) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[0]\,
      RXEVEN => RXEVEN,
      RXNOTINTABLE_INT => RXNOTINTABLE_INT,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_CONFIG_REG(15 downto 0) => RX_CONFIG_REG(15 downto 0),
      RX_CONFIG_VALID => RX_CONFIG_VALID,
      RX_IDLE => RX_IDLE,
      S(0) => \n_19_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      S0 => S0,
      S2 => S2,
      SOP_REG3 => SOP_REG3,
      SR(0) => RX_CONFIG_REG_REG0,
      SRESET => SRESET,
      SYNC_STATUS_REG0 => SYNC_STATUS_REG0,
      XMIT_DATA => XMIT_DATA,
      gmii_rx_dv_ch2_int => \^gmii_rx_dv_ch2_int\,
      gmii_rx_er_ch2_int => gmii_rx_er_ch2_int,
      status_vector_ch2(1 downto 0) => \^status_vector_ch2\(3 downto 2),
      userclk2 => userclk2
    );
RXDISPERR_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => Q_0,
      Q => \^status_vector_ch2\(5),
      R => \<const0>\
    );
RXNOTINTABLE_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RXNOTINTABLE_SRL,
      Q => \^status_vector_ch2\(6),
      R => \<const0>\
    );
STATUS_VECTOR_0_PRE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_18_HAS_MANAGEMENT.MDIO\,
      Q => STATUS_VECTOR_0_PRE,
      R => \<const0>\
    );
\STATUS_VECTOR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => STATUS_VECTOR_0_PRE,
      Q => \^status_vector_ch2\(0),
      R => \<const0>\
    );
\STATUS_VECTOR_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => DUPLEX_MODE_RSLVD_REG,
      Q => \^status_vector_ch2\(11),
      R => \<const0>\
    );
\STATUS_VECTOR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => SYNC_STATUS_REG,
      Q => \^status_vector_ch2\(1),
      R => \<const0>\
    );
SYNCHRONISATION: entity work.quadsgmiiSYNCHRONISE_27
    port map (
      I1 => \n_12_HAS_MANAGEMENT.MDIO\,
      I10(0) => \^mgt_rx_reset1_in\,
      I2 => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_reg\,
      I3 => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISK_INT_reg\,
      I4 => \n_28_HAS_MANAGEMENT.MDIO\,
      I5 => n_8_RECEIVER,
      I6 => \n_27_HAS_MANAGEMENT.MDIO\,
      I7 => \n_29_HAS_MANAGEMENT.MDIO\,
      I8 => \n_0_USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\,
      K28p5_REG1 => K28p5_REG1,
      LOOPBACK => LOOPBACK,
      O1 => n_4_SYNCHRONISATION,
      O2 => O2,
      O3 => n_5_SYNCHRONISATION,
      O4 => n_6_SYNCHRONISATION,
      O5 => n_7_SYNCHRONISATION,
      RUNDISP_EN => RUNDISP_EN,
      RXDISPERR_INT => RXDISPERR_INT,
      RXEVEN => RXEVEN,
      RXNOTINTABLE_INT => RXNOTINTABLE_INT,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_RUDI_INVALID => RX_RUDI_INVALID,
      S2 => S2,
      SIGNAL_DETECT_MOD => SIGNAL_DETECT_MOD,
      SRESET => SRESET,
      SYNC_STATUS_REG0 => SYNC_STATUS_REG0,
      userclk2 => userclk2
    );
SYNC_SIGNAL_DETECT: entity work.\quadsgmiisync_block__parameterized0_23\
    port map (
      I1 => \^o3\,
      SIGNAL_DETECT_MOD => SIGNAL_DETECT_MOD,
      data_out => data_out,
      signal_detect => signal_detect,
      userclk2 => userclk2
    );
SYNC_STATUS_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RXSYNC_STATUS,
      Q => SYNC_STATUS_REG,
      R => \<const0>\
    );
TRANSMITTER: entity work.\quadsgmiiTX__parameterized0_24\
    port map (
      D(7) => n_6_TRANSMITTER,
      D(6) => n_7_TRANSMITTER,
      D(5) => n_8_TRANSMITTER,
      D(4) => n_9_TRANSMITTER,
      D(3) => n_10_TRANSMITTER,
      D(2) => n_11_TRANSMITTER,
      D(1) => n_12_TRANSMITTER,
      D(0) => n_13_TRANSMITTER,
      I1 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \n_0_HAS_MANAGEMENT.MDIO\,
      I3 => I3,
      I4 => \n_11_HAS_MANAGEMENT.MDIO\,
      I5 => \n_20_HAS_MANAGEMENT.MDIO\,
      I6(15) => TX_CONFIG_REG(15),
      I6(14) => \n_26_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(13) => \n_27_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(12) => \n_28_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(11) => \n_29_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(10) => \n_30_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(9) => \n_31_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(8) => \n_32_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(7) => \n_33_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(6) => \n_34_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(5) => \n_35_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(4) => \n_36_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(3) => \n_37_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(2) => \n_38_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(1) => \n_39_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(0) => \n_40_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I7(7 downto 0) => I7(7 downto 0),
      LOOPBACK => LOOPBACK,
      O1 => O1,
      O10 => n_17_TRANSMITTER,
      O11(2) => n_18_TRANSMITTER,
      O11(1) => n_19_TRANSMITTER,
      O11(0) => n_20_TRANSMITTER,
      O2 => n_1_TRANSMITTER,
      O3 => n_2_TRANSMITTER,
      O4 => n_3_TRANSMITTER,
      O5 => n_4_TRANSMITTER,
      O6 => n_5_TRANSMITTER,
      O7 => n_14_TRANSMITTER,
      O8 => n_15_TRANSMITTER,
      O9 => n_16_TRANSMITTER,
      Q(7 downto 0) => Q(7 downto 0),
      RXCHARISCOMMA_USR => RXCHARISCOMMA_USR,
      RXCHARISK_USR => RXCHARISK_USR,
      XMIT_CONFIG_INT => XMIT_CONFIG_INT,
      XMIT_DATA => XMIT_DATA,
      gmii_tx_en_out_ch2 => gmii_tx_en_out_ch2,
      gmii_tx_er_out_ch2 => gmii_tx_er_out_ch2,
      userclk2 => userclk2
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0001"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I3 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_3__1\,
      I4 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_4__1\,
      I5 => p_0_out,
      O => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_1__1\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      O => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__1\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      O => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_3__1\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0A00000A0B"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_5__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I2 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__1\,
      I3 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      O => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_4__1\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      O => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_5__1\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      O => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__1\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_1__1\,
      Q => \^mgt_rx_reset1_in\,
      R => \<const0>\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0001"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I3 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_3__1\,
      I4 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_4__1\,
      I5 => p_1_out,
      O => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_1__1\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      O => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__1\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      O => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_3__1\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0A00000A0B"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_5__1\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I2 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__1\,
      I3 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__1\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      O => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_4__1\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      O => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_5__1\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      O => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__1\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_1__1\,
      Q => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      R => \<const0>\
    );
\USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I1,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\,
      R => \n_22_HAS_MANAGEMENT.MDIO\
    );
\USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_4_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_reg\,
      R => \^mgt_rx_reset1_in\
    );
\USE_ROCKET_IO.NO_1588.RXCHARISK_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_3_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISK_INT_reg\,
      R => \^mgt_rx_reset1_in\
    );
\USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I2(0),
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[0]\,
      R => \n_22_HAS_MANAGEMENT.MDIO\
    );
\USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I2(1),
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[1]\,
      R => \n_22_HAS_MANAGEMENT.MDIO\
    );
\USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I2(2),
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[2]\,
      R => \n_22_HAS_MANAGEMENT.MDIO\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_13_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[0]\,
      R => \^mgt_rx_reset1_in\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_12_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[1]\,
      R => \^mgt_rx_reset1_in\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_11_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[2]\,
      R => \^mgt_rx_reset1_in\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_10_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[3]\,
      R => \^mgt_rx_reset1_in\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_9_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[4]\,
      R => \^mgt_rx_reset1_in\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_8_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[5]\,
      R => \^mgt_rx_reset1_in\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_7_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[6]\,
      R => \^mgt_rx_reset1_in\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_6_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[7]\,
      R => \^mgt_rx_reset1_in\
    );
\USE_ROCKET_IO.NO_1588.RXDISPERR_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_25_HAS_MANAGEMENT.MDIO\,
      Q => RXDISPERR_INT,
      R => \<const0>\
    );
\USE_ROCKET_IO.NO_1588.RXNOTINTABLE_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_26_HAS_MANAGEMENT.MDIO\,
      Q => RXNOTINTABLE_INT,
      R => \<const0>\
    );
\USE_ROCKET_IO.TXBUFERR_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => txbuferr,
      Q => TXBUFERR_INT,
      R => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_ROCKET_IO.TXCHARISK_reg\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_2_TRANSMITTER,
      Q => D(0),
      R => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_ROCKET_IO.TXDATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_20_TRANSMITTER,
      Q => O4(0),
      R => \<const0>\
    );
\USE_ROCKET_IO.TXDATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_19_TRANSMITTER,
      Q => O4(1),
      R => \<const0>\
    );
\USE_ROCKET_IO.TXDATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_17_TRANSMITTER,
      Q => O10,
      R => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_ROCKET_IO.TXDATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_16_TRANSMITTER,
      Q => O9,
      R => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_ROCKET_IO.TXDATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_18_TRANSMITTER,
      Q => O4(2),
      R => \<const0>\
    );
\USE_ROCKET_IO.TXDATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_15_TRANSMITTER,
      Q => O8,
      R => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_ROCKET_IO.TXDATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_5_TRANSMITTER,
      Q => O6,
      R => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_ROCKET_IO.TXDATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_14_TRANSMITTER,
      Q => O5,
      R => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
VCC_1: unisim.vcomponents.VCC
    port map (
      P => VCC_2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \quadsgmiiGPCS_PMA_GEN__parameterized0_17\ is
  port (
    O1 : out STD_LOGIC;
    gmii_rx_er_ch3_int : out STD_LOGIC;
    status_vector_ch3 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    mdio_o_ch3 : out STD_LOGIC;
    mdio_t_ch3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    gmii_rx_dv_ch3_int : out STD_LOGIC;
    O4 : out STD_LOGIC;
    SOFT_RESET_2 : out STD_LOGIC;
    an_interrupt_ch3 : out STD_LOGIC;
    O8 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_er_out_ch3 : in STD_LOGIC;
    gmii_tx_en_out_ch3 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_3_out_5 : in STD_LOGIC;
    txbuferr : in STD_LOGIC;
    I4 : in STD_LOGIC;
    RXCHARISK_USR : in STD_LOGIC;
    RXCHARISCOMMA_USR : in STD_LOGIC;
    link_timer_value_ch3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    phyad_ch3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    RXDISPERR_USR : in STD_LOGIC;
    RXNOTINTABLE_USR : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    mdc_ch3 : in STD_LOGIC;
    mdio_i_ch3 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I8 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \quadsgmiiGPCS_PMA_GEN__parameterized0_17\ : entity is "GPCS_PMA_GEN";
end \quadsgmiiGPCS_PMA_GEN__parameterized0_17\;

architecture STRUCTURE of \quadsgmiiGPCS_PMA_GEN__parameterized0_17\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AN_ENABLE_INT : STD_LOGIC;
  signal CLEAR_STATUS_REG : STD_LOGIC;
  signal CONSISTENCY_MATCH1 : STD_LOGIC;
  signal DUPLEX_MODE_RSLVD_REG : STD_LOGIC;
  signal EOP_REG1 : STD_LOGIC;
  signal FALSE_NIT0 : STD_LOGIC;
  signal K28p5_REG1 : STD_LOGIC;
  signal LOOPBACK : STD_LOGIC;
  signal MASK_RUDI_BUFERR_TIMER0 : STD_LOGIC;
  signal MR_AN_COMPLETE : STD_LOGIC;
  signal MR_LINK_STATUS : STD_LOGIC;
  signal MR_LP_ADV_ABILITY : STD_LOGIC_VECTOR ( 16 downto 13 );
  signal MR_NP_RX : STD_LOGIC_VECTOR ( 16 to 16 );
  signal MR_NP_RX_INT : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \^o1\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal Q_0 : STD_LOGIC;
  signal RESET_INT : STD_LOGIC;
  signal RESET_INT_PIPE : STD_LOGIC;
  signal RESTART_AN_REG : STD_LOGIC;
  signal RUNDISP_EN : STD_LOGIC;
  signal RXDISPERR_INT : STD_LOGIC;
  signal RXDISPERR_MOD : STD_LOGIC;
  signal RXEVEN : STD_LOGIC;
  signal RXNOTINTABLE_INT : STD_LOGIC;
  signal RXNOTINTABLE_SRL : STD_LOGIC;
  signal RXSYNC_STATUS : STD_LOGIC;
  signal RX_CONFIG_REG : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal RX_CONFIG_REG_REG0 : STD_LOGIC;
  signal RX_CONFIG_VALID : STD_LOGIC;
  signal RX_IDLE : STD_LOGIC;
  signal RX_RUDI_INVALID : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal S2 : STD_LOGIC;
  signal SIGNAL_DETECT_MOD : STD_LOGIC;
  signal SOP_REG3 : STD_LOGIC;
  signal SRESET : STD_LOGIC;
  signal SRESET_PIPE : STD_LOGIC;
  signal STATUS_VECTOR_0_PRE : STD_LOGIC;
  signal SYNC_STATUS_REG : STD_LOGIC;
  signal SYNC_STATUS_REG0 : STD_LOGIC;
  signal TXBUFERR_INT : STD_LOGIC;
  signal TX_CONFIG_REG : STD_LOGIC_VECTOR ( 15 to 15 );
  signal TX_CONFIG_REG_INT1 : STD_LOGIC;
  signal VCC_2 : STD_LOGIC;
  signal XMIT_CONFIG_INT : STD_LOGIC;
  signal XMIT_DATA : STD_LOGIC;
  signal XMIT_DATA_INT : STD_LOGIC;
  signal data_out : STD_LOGIC;
  signal \^gmii_rx_dv_ch3_int\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[10]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[11]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[12]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[13]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_10__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_11__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_12__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_14__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_15__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_16__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_17__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_18__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_19__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_20__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_21__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_22__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_23__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_24__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_25__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_26__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_28__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_29__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_30__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_31__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_32__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_33__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_34__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_35__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_36__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_37__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_38__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_39__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_42__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_8__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_9__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[9]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[10]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[11]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[12]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[13]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_10__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_11__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_12__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_14__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_15__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_16__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_17__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_18__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_19__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_20__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_21__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_22__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_23__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_24__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_25__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_26__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_28__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_29__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_30__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_31__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_32__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_33__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_34__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_35__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_36__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_37__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_38__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_39__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_42__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_8__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_9__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[9]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\ : STD_LOGIC;
  signal \n_0_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_0_MGT_RESET.SRESET_i_1__2\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_1__2\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__2\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_3__2\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_4__2\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_5__2\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__2\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_1__2\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__2\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_3__2\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_4__2\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_5__2\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__2\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_reg\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXCHARISK_INT_reg\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[0]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[1]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[2]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[0]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[1]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[2]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[3]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[4]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[5]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[6]\ : STD_LOGIC;
  signal \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[7]\ : STD_LOGIC;
  signal \n_10_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_10_RECEIVER : STD_LOGIC;
  signal n_10_TRANSMITTER : STD_LOGIC;
  signal \n_11_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_11_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_11_RECEIVER : STD_LOGIC;
  signal n_11_TRANSMITTER : STD_LOGIC;
  signal \n_12_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_12_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_12_TRANSMITTER : STD_LOGIC;
  signal \n_13_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_13_RECEIVER : STD_LOGIC;
  signal n_13_TRANSMITTER : STD_LOGIC;
  signal \n_14_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_14_RECEIVER : STD_LOGIC;
  signal n_14_TRANSMITTER : STD_LOGIC;
  signal \n_15_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_15_RECEIVER : STD_LOGIC;
  signal n_15_TRANSMITTER : STD_LOGIC;
  signal \n_16_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_16_TRANSMITTER : STD_LOGIC;
  signal \n_17_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_17_TRANSMITTER : STD_LOGIC;
  signal \n_18_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_18_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_18_TRANSMITTER : STD_LOGIC;
  signal \n_19_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_19_TRANSMITTER : STD_LOGIC;
  signal n_1_TRANSMITTER : STD_LOGIC;
  signal \n_20_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_20_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_20_TRANSMITTER : STD_LOGIC;
  signal \n_21_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_22_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_22_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_23_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_24_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_25_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_26_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_26_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_27_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_27_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_28_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_28_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_29_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_29_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_2_TRANSMITTER : STD_LOGIC;
  signal \n_30_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_31_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_31_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_32_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_32_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_33_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_33_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_33_RECEIVER : STD_LOGIC;
  signal \n_34_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_34_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_34_RECEIVER : STD_LOGIC;
  signal \n_35_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_35_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_35_RECEIVER : STD_LOGIC;
  signal \n_36_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_36_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_37_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_37_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_38_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_38_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_39_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_39_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_3_TRANSMITTER : STD_LOGIC;
  signal \n_40_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_40_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_41_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_41_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_42_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_42_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal \n_43_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_43_HAS_MANAGEMENT.MDIO\ : STD_LOGIC;
  signal n_4_SYNCHRONISATION : STD_LOGIC;
  signal n_4_TRANSMITTER : STD_LOGIC;
  signal n_5_SYNCHRONISATION : STD_LOGIC;
  signal n_5_TRANSMITTER : STD_LOGIC;
  signal \n_61_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_62_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_63_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_64_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_65_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_66_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_67_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_68_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal \n_69_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_6_SYNCHRONISATION : STD_LOGIC;
  signal n_6_TRANSMITTER : STD_LOGIC;
  signal \n_7_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_7_SYNCHRONISATION : STD_LOGIC;
  signal n_7_TRANSMITTER : STD_LOGIC;
  signal \n_8_HAS_AUTO_NEG.AUTO_NEGOTIATION\ : STD_LOGIC;
  signal n_8_RECEIVER : STD_LOGIC;
  signal n_8_TRANSMITTER : STD_LOGIC;
  signal n_9_TRANSMITTER : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal \^status_vector_ch3\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of DELAY_RXDISPERR : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of DELAY_RXDISPERR : label is "SRL16";
  attribute srl_name : string;
  attribute srl_name of DELAY_RXDISPERR : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i3/DELAY_RXDISPERR ";
  attribute BOX_TYPE of DELAY_RXNOTINTABLE : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of DELAY_RXNOTINTABLE : label is "SRL16";
  attribute srl_name of DELAY_RXNOTINTABLE : label is "inst/\quadsgmii_core/qsgmii_inst/GPCS_PMA_GEN_i3/DELAY_RXNOTINTABLE ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[10]_i_1__2\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[11]_i_1__2\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[12]_i_1__2\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[13]_i_1__2\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13__2\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_14__2\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_15__2\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_17__2\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_20__2\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27__2\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_28__2\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_2__2\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_30__2\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_31__2\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_34__2\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_35__2\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_36__2\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_37__2\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_39__2\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40__2\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41__2\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_42__2\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_9__2\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[1]_i_1__2\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[2]_i_1__2\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[3]_i_1__2\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[4]_i_1__2\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[5]_i_1__2\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[6]_i_1__2\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[7]_i_1__2\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[8]_i_1__2\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.RX_RST_SM[9]_i_1__2\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[10]_i_1__2\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[11]_i_1__2\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[12]_i_1__2\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[13]_i_1__2\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13__2\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_14__2\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_15__2\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_17__2\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_20__2\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27__2\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_28__2\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2__2\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_30__2\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_34__2\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_35__2\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_36__2\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_37__2\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_39__2\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40__2\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41__2\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_42__2\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_9__2\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[1]_i_1__2\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[2]_i_1__2\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[3]_i_1__2\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[4]_i_1__2\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[5]_i_1__2\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[6]_i_1__2\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[7]_i_1__2\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[8]_i_1__2\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \FSM_onehot_USE_ROCKET_IO.TX_RST_SM[9]_i_1__2\ : label is "soft_lutpair530";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \MGT_RESET.RESET_INT_PIPE_reg\ : label is true;
  attribute ASYNC_REG of \MGT_RESET.RESET_INT_reg\ : label is true;
  attribute ASYNC_REG of \MGT_RESET.SRESET_PIPE_reg\ : label is true;
  attribute ASYNC_REG of \MGT_RESET.SRESET_reg\ : label is true;
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__2\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_RX_RESET_INT_i_3__2\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_RX_RESET_INT_i_5__2\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__2\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_TX_RESET_INT_i_3__2\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_TX_RESET_INT_i_5__2\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__2\ : label is "soft_lutpair545";
begin
  O1 <= \^o1\;
  O4 <= \^o4\;
  gmii_rx_dv_ch3_int <= \^gmii_rx_dv_ch3_int\;
  status_vector_ch3(12 downto 0) <= \^status_vector_ch3\(12 downto 0);
DELAY_RXDISPERR: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => VCC_2,
      CLK => userclk2,
      D => RXDISPERR_MOD,
      Q => Q_0
    );
DELAY_RXNOTINTABLE: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => VCC_2,
      CLK => userclk2,
      D => RXNOTINTABLE_INT,
      Q => RXNOTINTABLE_SRL
    );
DUPLEX_MODE_RSLVD_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => MR_LP_ADV_ABILITY(13),
      Q => DUPLEX_MODE_RSLVD_REG,
      R => \<const0>\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[10]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040400"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[11]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[12]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[13]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE8"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_30__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13__2\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_31__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_10__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404040404FF"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_32__2\,
      I2 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_29__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_31__2\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_11__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_12__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_33__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_14__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_15__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020200"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_34__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_16__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_17__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_17__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_18__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I4 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__2\,
      I5 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_19__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\,
      I1 => RESET_INT,
      O => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_20__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_20__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_21__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFF00FFF8"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_35__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_36__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_20__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_37__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_38__2\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_39__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_21__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_22__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_22__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFEE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_23__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_24__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000103"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I5 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_3__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_24__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_25__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40__2\,
      I1 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__2\,
      I2 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_42__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_25__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_26__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_42__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_26__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_28__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_28__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_29__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_29__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_2__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_30__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_30__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_31__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_31__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_32__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_32__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_33__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_33__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_34__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_34__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_35__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_35__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_36__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEEE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_36__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_37__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_37__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_38__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_38__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_39__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_39__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA0080"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_8__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_9__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_10__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_11__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_12__2\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_40__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_41__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_42__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_42__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_13__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I5 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F01010F0F01000"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_14__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_15__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_16__2\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_17__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF66666"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_18__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_19__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_20__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_21__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEAAAAEEEEAAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_22__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_23__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_24__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_25__2\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_26__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_27__2\,
      I1 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_28__2\,
      I3 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_8__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_29__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_9__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[1]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[2]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[3]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[4]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[5]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[6]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[7]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008880"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[8]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_7__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_5__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_4__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_6__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_3__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[9]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[0]\,
      S => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[10]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[11]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[12]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[13]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[14]_i_2__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[1]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[1]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[2]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[3]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[4]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[5]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[6]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[7]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[8]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM[9]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      R => p_0_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[10]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040400"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[11]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[12]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[13]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE8"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_30__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13__2\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_31__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_10__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404040404FF"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_32__2\,
      I2 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_29__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_31__2\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_11__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_12__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_33__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_14__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_15__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020200"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_34__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_16__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_17__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_17__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_18__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I4 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__2\,
      I5 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_19__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => RESET_INT,
      I1 => TXBUFERR_INT,
      O => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_20__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_20__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_21__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFF00FFF8"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_35__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_36__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_20__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_37__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_38__2\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_39__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_21__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_22__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_22__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFEE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_23__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_24__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000103"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I5 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_3__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_24__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_25__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40__2\,
      I1 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__2\,
      I2 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_42__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_25__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_26__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_42__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_26__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_28__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_28__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_29__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_29__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_30__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_30__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_31__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_31__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_32__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_32__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_33__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_33__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_34__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_34__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_35__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_35__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_36__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEEE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_36__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_37__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_37__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_38__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_38__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_39__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_39__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA0080"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_8__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_9__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_10__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_11__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_12__2\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_40__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_41__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_42__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_42__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_13__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I5 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F01010F0F01000"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_14__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_15__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_16__2\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_17__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF66666"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_18__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_19__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_20__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_21__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEAAAAEEEEAAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_22__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_23__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_24__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_25__2\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_26__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_27__2\,
      I1 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_28__2\,
      I3 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_8__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_29__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_9__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[1]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[2]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[3]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[4]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[5]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[6]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[7]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008880"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[8]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_7__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_5__2\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_4__2\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_6__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_3__2\,
      O => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[9]_i_1__2\
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[0]\,
      S => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[10]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[11]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[12]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[13]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[14]_i_2__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[1]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[1]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[2]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[3]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[4]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[5]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[6]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[7]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[8]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      R => p_1_out
    );
\FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM[9]_i_1__2\,
      Q => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      R => p_1_out
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\HAS_AUTO_NEG.AUTO_NEGOTIATION\: entity work.\quadsgmiiAUTO_NEG__parameterized0\
    port map (
      AN_ENABLE_INT => AN_ENABLE_INT,
      CLEAR_STATUS_REG => CLEAR_STATUS_REG,
      CO(0) => n_11_RECEIVER,
      I1 => n_7_SYNCHRONISATION,
      I10 => \n_32_HAS_MANAGEMENT.MDIO\,
      I11 => \n_33_HAS_MANAGEMENT.MDIO\,
      I12 => \n_34_HAS_MANAGEMENT.MDIO\,
      I13 => \n_35_HAS_MANAGEMENT.MDIO\,
      I14 => \n_36_HAS_MANAGEMENT.MDIO\,
      I15 => \n_37_HAS_MANAGEMENT.MDIO\,
      I16 => \n_38_HAS_MANAGEMENT.MDIO\,
      I17 => \n_39_HAS_MANAGEMENT.MDIO\,
      I18 => \n_40_HAS_MANAGEMENT.MDIO\,
      I19 => \n_41_HAS_MANAGEMENT.MDIO\,
      I2 => n_34_RECEIVER,
      I20 => \n_42_HAS_MANAGEMENT.MDIO\,
      I21 => \n_43_HAS_MANAGEMENT.MDIO\,
      I3 => n_35_RECEIVER,
      I4(0) => \n_21_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I5(0) => \n_22_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(2) => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[2]\,
      I6(1) => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[1]\,
      I6(0) => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[0]\,
      I7 => \n_0_USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\,
      I8 => \^o4\,
      I9 => \n_31_HAS_MANAGEMENT.MDIO\,
      MASK_RUDI_BUFERR_TIMER0 => MASK_RUDI_BUFERR_TIMER0,
      MR_AN_COMPLETE => MR_AN_COMPLETE,
      MR_LINK_STATUS => MR_LINK_STATUS,
      MR_LP_ADV_ABILITY(1) => MR_LP_ADV_ABILITY(16),
      MR_LP_ADV_ABILITY(0) => MR_LP_ADV_ABILITY(13),
      O1 => \n_7_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(8) => \n_61_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(7) => \n_62_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(6) => \n_63_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(5) => \n_64_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(4) => \n_65_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(3) => \n_66_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(2) => \n_67_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(1) => \n_68_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O10(0) => \n_69_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O2 => \n_8_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O3(0) => CONSISTENCY_MATCH1,
      O4(0) => \n_20_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(15) => TX_CONFIG_REG(15),
      O5(14) => \n_26_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(13) => \n_27_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(12) => \n_28_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(11) => \n_29_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(10) => \n_30_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(9) => \n_31_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(8) => \n_32_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(7) => \n_33_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(6) => \n_34_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(5) => \n_35_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(4) => \n_36_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(3) => \n_37_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(2) => \n_38_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(1) => \n_39_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O5(0) => \n_40_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O6 => \n_41_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O7 => \n_42_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O8 => \n_43_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      O9(15) => MR_NP_RX(16),
      O9(14 downto 0) => MR_NP_RX_INT(15 downto 1),
      Q(8) => \n_10_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(7) => \n_11_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(6) => \n_12_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(5) => \n_13_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(4) => \n_14_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(3) => \n_15_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(2) => \n_16_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(1) => \n_17_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      Q(0) => \n_18_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      RESTART_AN_REG => RESTART_AN_REG,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_CONFIG_REG(15 downto 0) => RX_CONFIG_REG(15 downto 0),
      RX_CONFIG_VALID => RX_CONFIG_VALID,
      RX_IDLE => RX_IDLE,
      RX_RUDI_INVALID => RX_RUDI_INVALID,
      S(0) => \n_19_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      SR(0) => RX_CONFIG_REG_REG0,
      SRESET => SRESET,
      TX_CONFIG_REG_INT1 => TX_CONFIG_REG_INT1,
      XMIT_CONFIG_INT => XMIT_CONFIG_INT,
      XMIT_DATA_INT => XMIT_DATA_INT,
      data_out => data_out,
      link_timer_value_ch3(8 downto 0) => link_timer_value_ch3(8 downto 0),
      status_vector_ch3(5) => \^status_vector_ch3\(12),
      status_vector_ch3(4 downto 1) => \^status_vector_ch3\(10 downto 7),
      status_vector_ch3(0) => \^status_vector_ch3\(4),
      userclk2 => userclk2
    );
\HAS_MANAGEMENT.MDIO\: entity work.\quadsgmiiMANAGEMENT__parameterized0\
    port map (
      AN_ENABLE_INT => AN_ENABLE_INT,
      CLEAR_STATUS_REG => CLEAR_STATUS_REG,
      EOP_REG1 => EOP_REG1,
      FALSE_NIT0 => FALSE_NIT0,
      I1 => n_1_TRANSMITTER,
      I10(0) => \^o1\,
      I11(15) => MR_NP_RX(16),
      I11(14 downto 0) => MR_NP_RX_INT(15 downto 1),
      I12 => \n_41_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I13 => \n_42_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I14 => \n_43_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I15 => n_6_SYNCHRONISATION,
      I2 => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_reg\,
      I3 => \n_0_USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\,
      I4 => n_13_RECEIVER,
      I5 => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISK_INT_reg\,
      I6 => n_14_RECEIVER,
      I7 => n_15_RECEIVER,
      I8 => n_33_RECEIVER,
      I9 => n_10_RECEIVER,
      LOOPBACK => LOOPBACK,
      MASK_RUDI_BUFERR_TIMER0 => MASK_RUDI_BUFERR_TIMER0,
      MR_AN_COMPLETE => MR_AN_COMPLETE,
      MR_LINK_STATUS => MR_LINK_STATUS,
      MR_LP_ADV_ABILITY(1) => MR_LP_ADV_ABILITY(16),
      MR_LP_ADV_ABILITY(0) => MR_LP_ADV_ABILITY(13),
      O1 => \n_0_HAS_MANAGEMENT.MDIO\,
      O10 => \n_26_HAS_MANAGEMENT.MDIO\,
      O11 => \n_27_HAS_MANAGEMENT.MDIO\,
      O12 => \n_28_HAS_MANAGEMENT.MDIO\,
      O13 => \n_29_HAS_MANAGEMENT.MDIO\,
      O14 => \n_31_HAS_MANAGEMENT.MDIO\,
      O15 => \n_32_HAS_MANAGEMENT.MDIO\,
      O16 => \n_33_HAS_MANAGEMENT.MDIO\,
      O17 => \n_34_HAS_MANAGEMENT.MDIO\,
      O18 => \n_35_HAS_MANAGEMENT.MDIO\,
      O19 => \n_36_HAS_MANAGEMENT.MDIO\,
      O2 => \^o4\,
      O20 => \n_37_HAS_MANAGEMENT.MDIO\,
      O21 => \n_38_HAS_MANAGEMENT.MDIO\,
      O22 => \n_39_HAS_MANAGEMENT.MDIO\,
      O23 => \n_40_HAS_MANAGEMENT.MDIO\,
      O24 => \n_41_HAS_MANAGEMENT.MDIO\,
      O25 => \n_42_HAS_MANAGEMENT.MDIO\,
      O26 => \n_43_HAS_MANAGEMENT.MDIO\,
      O3 => \n_11_HAS_MANAGEMENT.MDIO\,
      O4 => \n_12_HAS_MANAGEMENT.MDIO\,
      O5 => \n_18_HAS_MANAGEMENT.MDIO\,
      O6 => \n_20_HAS_MANAGEMENT.MDIO\,
      O7 => \n_23_HAS_MANAGEMENT.MDIO\,
      O8 => \n_24_HAS_MANAGEMENT.MDIO\,
      O9 => \n_25_HAS_MANAGEMENT.MDIO\,
      Q(3) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[7]\,
      Q(2) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[2]\,
      Q(1) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[1]\,
      Q(0) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[0]\,
      RESTART_AN_REG => RESTART_AN_REG,
      RUNDISP_EN => RUNDISP_EN,
      RXDISPERR_INT => RXDISPERR_INT,
      RXDISPERR_MOD => RXDISPERR_MOD,
      RXDISPERR_USR => RXDISPERR_USR,
      RXEVEN => RXEVEN,
      RXNOTINTABLE_INT => RXNOTINTABLE_INT,
      RXNOTINTABLE_USR => RXNOTINTABLE_USR,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_RUDI_INVALID => RX_RUDI_INVALID,
      S0 => S0,
      S2 => S2,
      SOFT_RESET_2 => SOFT_RESET_2,
      SOP_REG3 => SOP_REG3,
      SR(0) => \n_22_HAS_MANAGEMENT.MDIO\,
      SRESET => SRESET,
      TX_CONFIG_REG_INT1 => TX_CONFIG_REG_INT1,
      XMIT_DATA => XMIT_DATA,
      XMIT_DATA_INT => XMIT_DATA_INT,
      an_interrupt_ch3 => an_interrupt_ch3,
      data_out => data_out,
      gmii_rx_dv_ch3_int => \^gmii_rx_dv_ch3_int\,
      mdc_ch3 => mdc_ch3,
      mdio_i_ch3 => mdio_i_ch3,
      mdio_o_ch3 => mdio_o_ch3,
      mdio_t_ch3 => mdio_t_ch3,
      phyad_ch3(4 downto 0) => phyad_ch3(4 downto 0),
      status_vector_ch3(0) => \^status_vector_ch3\(12),
      userclk2 => userclk2
    );
\MGT_RESET.RESET_INT_PIPE_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \<const0>\,
      PRE => p_3_out_5,
      Q => RESET_INT_PIPE
    );
\MGT_RESET.RESET_INT_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RESET_INT_PIPE,
      PRE => p_3_out_5,
      Q => RESET_INT
    );
\MGT_RESET.SRESET_PIPE_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RESET_INT,
      Q => SRESET_PIPE,
      R => \<const0>\
    );
\MGT_RESET.SRESET_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => SRESET_PIPE,
      I1 => RESET_INT,
      O => \n_0_MGT_RESET.SRESET_i_1__2\
    );
\MGT_RESET.SRESET_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_MGT_RESET.SRESET_i_1__2\,
      Q => SRESET,
      R => \<const0>\
    );
RECEIVER: entity work.\quadsgmiiRX__parameterized0\
    port map (
      CO(0) => n_11_RECEIVER,
      EOP_REG1 => EOP_REG1,
      FALSE_NIT0 => FALSE_NIT0,
      I1 => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISK_INT_reg\,
      I10 => n_5_SYNCHRONISATION,
      I11(2) => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[2]\,
      I11(1) => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[1]\,
      I11(0) => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[0]\,
      I12 => n_4_SYNCHRONISATION,
      I13 => \n_7_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I14 => \n_8_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I15(0) => \n_0_HAS_MANAGEMENT.MDIO\,
      I2 => \n_24_HAS_MANAGEMENT.MDIO\,
      I3(0) => \n_20_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I4(0) => \n_21_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I5(0) => \n_22_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6 => \n_18_HAS_MANAGEMENT.MDIO\,
      I7 => \n_23_HAS_MANAGEMENT.MDIO\,
      I8(8) => \n_10_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(7) => \n_11_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(6) => \n_12_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(5) => \n_13_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(4) => \n_14_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(3) => \n_15_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(2) => \n_16_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(1) => \n_17_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(0) => \n_18_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(8) => \n_61_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(7) => \n_62_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(6) => \n_63_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(5) => \n_64_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(4) => \n_65_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(3) => \n_66_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(2) => \n_67_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(1) => \n_68_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I9(0) => \n_69_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      K28p5_REG1 => K28p5_REG1,
      O1 => n_8_RECEIVER,
      O10 => n_35_RECEIVER,
      O11(7 downto 0) => O8(7 downto 0),
      O2 => n_10_RECEIVER,
      O3(0) => CONSISTENCY_MATCH1,
      O4 => n_13_RECEIVER,
      O5 => n_14_RECEIVER,
      O6 => n_15_RECEIVER,
      O7(0) => RX_CONFIG_REG_REG0,
      O8 => n_33_RECEIVER,
      O9 => n_34_RECEIVER,
      Q(7) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[7]\,
      Q(6) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[6]\,
      Q(5) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[5]\,
      Q(4) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[4]\,
      Q(3) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[3]\,
      Q(2) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[2]\,
      Q(1) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[1]\,
      Q(0) => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[0]\,
      RXEVEN => RXEVEN,
      RXNOTINTABLE_INT => RXNOTINTABLE_INT,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_CONFIG_REG(15 downto 0) => RX_CONFIG_REG(15 downto 0),
      RX_CONFIG_VALID => RX_CONFIG_VALID,
      RX_IDLE => RX_IDLE,
      S(0) => \n_19_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      S0 => S0,
      S2 => S2,
      SOP_REG3 => SOP_REG3,
      SR(0) => \^o1\,
      SRESET => SRESET,
      SYNC_STATUS_REG0 => SYNC_STATUS_REG0,
      XMIT_DATA => XMIT_DATA,
      gmii_rx_dv_ch3_int => \^gmii_rx_dv_ch3_int\,
      gmii_rx_er_ch3_int => gmii_rx_er_ch3_int,
      status_vector_ch3(1 downto 0) => \^status_vector_ch3\(3 downto 2),
      userclk2 => userclk2
    );
RXDISPERR_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => Q_0,
      Q => \^status_vector_ch3\(5),
      R => \<const0>\
    );
RXNOTINTABLE_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RXNOTINTABLE_SRL,
      Q => \^status_vector_ch3\(6),
      R => \<const0>\
    );
STATUS_VECTOR_0_PRE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_18_HAS_MANAGEMENT.MDIO\,
      Q => STATUS_VECTOR_0_PRE,
      R => \<const0>\
    );
\STATUS_VECTOR_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => STATUS_VECTOR_0_PRE,
      Q => \^status_vector_ch3\(0),
      R => \<const0>\
    );
\STATUS_VECTOR_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => DUPLEX_MODE_RSLVD_REG,
      Q => \^status_vector_ch3\(11),
      R => \<const0>\
    );
\STATUS_VECTOR_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => SYNC_STATUS_REG,
      Q => \^status_vector_ch3\(1),
      R => \<const0>\
    );
SYNCHRONISATION: entity work.quadsgmiiSYNCHRONISE
    port map (
      I1 => \n_12_HAS_MANAGEMENT.MDIO\,
      I2 => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_reg\,
      I3 => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISK_INT_reg\,
      I4 => \n_28_HAS_MANAGEMENT.MDIO\,
      I5 => n_8_RECEIVER,
      I6 => \n_27_HAS_MANAGEMENT.MDIO\,
      I7 => \n_29_HAS_MANAGEMENT.MDIO\,
      I8 => \n_0_USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\,
      K28p5_REG1 => K28p5_REG1,
      LOOPBACK => LOOPBACK,
      O1 => n_4_SYNCHRONISATION,
      O2 => n_5_SYNCHRONISATION,
      O3 => O3,
      O4 => n_6_SYNCHRONISATION,
      O5 => n_7_SYNCHRONISATION,
      RUNDISP_EN => RUNDISP_EN,
      RXDISPERR_INT => RXDISPERR_INT,
      RXEVEN => RXEVEN,
      RXNOTINTABLE_INT => RXNOTINTABLE_INT,
      RXSYNC_STATUS => RXSYNC_STATUS,
      RX_RUDI_INVALID => RX_RUDI_INVALID,
      S2 => S2,
      SIGNAL_DETECT_MOD => SIGNAL_DETECT_MOD,
      SR(0) => \^o1\,
      SRESET => SRESET,
      SYNC_STATUS_REG0 => SYNC_STATUS_REG0,
      userclk2 => userclk2
    );
SYNC_SIGNAL_DETECT: entity work.\quadsgmiisync_block__parameterized0\
    port map (
      I1 => \^o4\,
      SIGNAL_DETECT_MOD => SIGNAL_DETECT_MOD,
      data_out => data_out,
      signal_detect => signal_detect,
      userclk2 => userclk2
    );
SYNC_STATUS_REG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => RXSYNC_STATUS,
      Q => SYNC_STATUS_REG,
      R => \<const0>\
    );
TRANSMITTER: entity work.\quadsgmiiTX__parameterized0\
    port map (
      D(7) => n_6_TRANSMITTER,
      D(6) => n_7_TRANSMITTER,
      D(5) => n_8_TRANSMITTER,
      D(4) => n_9_TRANSMITTER,
      D(3) => n_10_TRANSMITTER,
      D(2) => n_11_TRANSMITTER,
      D(1) => n_12_TRANSMITTER,
      D(0) => n_13_TRANSMITTER,
      I1 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      I2 => \n_0_HAS_MANAGEMENT.MDIO\,
      I3 => \n_11_HAS_MANAGEMENT.MDIO\,
      I4 => I4,
      I5 => \n_20_HAS_MANAGEMENT.MDIO\,
      I6(15) => TX_CONFIG_REG(15),
      I6(14) => \n_26_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(13) => \n_27_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(12) => \n_28_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(11) => \n_29_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(10) => \n_30_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(9) => \n_31_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(8) => \n_32_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(7) => \n_33_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(6) => \n_34_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(5) => \n_35_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(4) => \n_36_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(3) => \n_37_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(2) => \n_38_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(1) => \n_39_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I6(0) => \n_40_HAS_AUTO_NEG.AUTO_NEGOTIATION\,
      I8(7 downto 0) => I8(7 downto 0),
      LOOPBACK => LOOPBACK,
      O1 => O2,
      O10 => n_17_TRANSMITTER,
      O11(2) => n_18_TRANSMITTER,
      O11(1) => n_19_TRANSMITTER,
      O11(0) => n_20_TRANSMITTER,
      O2 => n_1_TRANSMITTER,
      O3 => n_2_TRANSMITTER,
      O4 => n_3_TRANSMITTER,
      O5 => n_4_TRANSMITTER,
      O6 => n_5_TRANSMITTER,
      O7 => n_14_TRANSMITTER,
      O8 => n_15_TRANSMITTER,
      O9 => n_16_TRANSMITTER,
      Q(7 downto 0) => Q(7 downto 0),
      RXCHARISCOMMA_USR => RXCHARISCOMMA_USR,
      RXCHARISK_USR => RXCHARISK_USR,
      XMIT_CONFIG_INT => XMIT_CONFIG_INT,
      XMIT_DATA => XMIT_DATA,
      gmii_tx_en_out_ch3 => gmii_tx_en_out_ch3,
      gmii_tx_er_out_ch3 => gmii_tx_er_out_ch3,
      userclk2 => userclk2
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0001"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[4]\,
      I3 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_3__2\,
      I4 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_4__2\,
      I5 => p_0_out,
      O => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_1__2\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[12]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[13]\,
      O => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__2\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[5]\,
      O => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_3__2\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0A00000A0B"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_5__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[9]\,
      I2 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__2\,
      I3 => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_2__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[14]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[8]\,
      O => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_4__2\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[3]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[2]\,
      O => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_5__2\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[10]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.RX_RST_SM_reg[11]\,
      O => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_6__2\
    );
\USE_ROCKET_IO.MGT_RX_RESET_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_ROCKET_IO.MGT_RX_RESET_INT_i_1__2\,
      Q => \^o1\,
      R => \<const0>\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0001"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[4]\,
      I3 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_3__2\,
      I4 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_4__2\,
      I5 => p_1_out,
      O => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_1__2\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[12]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[13]\,
      O => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__2\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[5]\,
      O => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_3__2\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0A00000A0B"
    )
    port map (
      I0 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_5__2\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[9]\,
      I2 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__2\,
      I3 => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_2__2\,
      I4 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]\,
      I5 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[8]\,
      O => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_4__2\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[7]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[6]\,
      I2 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[3]\,
      I3 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[2]\,
      O => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_5__2\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[10]\,
      I1 => \n_0_FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[11]\,
      O => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_6__2\
    );
\USE_ROCKET_IO.MGT_TX_RESET_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_i_1__2\,
      Q => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\,
      R => \<const0>\
    );
\USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I1,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXBUFSTATUS_INT_reg[1]\,
      R => \n_22_HAS_MANAGEMENT.MDIO\
    );
\USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_4_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISCOMMA_INT_reg\,
      R => \^o1\
    );
\USE_ROCKET_IO.NO_1588.RXCHARISK_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_3_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXCHARISK_INT_reg\,
      R => \^o1\
    );
\USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I2(0),
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[0]\,
      R => \n_22_HAS_MANAGEMENT.MDIO\
    );
\USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I2(1),
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[1]\,
      R => \n_22_HAS_MANAGEMENT.MDIO\
    );
\USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => I2(2),
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXCLKCORCNT_INT_reg[2]\,
      R => \n_22_HAS_MANAGEMENT.MDIO\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_13_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[0]\,
      R => \^o1\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_12_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[1]\,
      R => \^o1\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_11_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[2]\,
      R => \^o1\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_10_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[3]\,
      R => \^o1\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_9_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[4]\,
      R => \^o1\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_8_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[5]\,
      R => \^o1\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_7_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[6]\,
      R => \^o1\
    );
\USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_6_TRANSMITTER,
      Q => \n_0_USE_ROCKET_IO.NO_1588.RXDATA_INT_reg[7]\,
      R => \^o1\
    );
\USE_ROCKET_IO.NO_1588.RXDISPERR_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_25_HAS_MANAGEMENT.MDIO\,
      Q => RXDISPERR_INT,
      R => \<const0>\
    );
\USE_ROCKET_IO.NO_1588.RXNOTINTABLE_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_26_HAS_MANAGEMENT.MDIO\,
      Q => RXNOTINTABLE_INT,
      R => \<const0>\
    );
\USE_ROCKET_IO.TXBUFERR_INT_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => txbuferr,
      Q => TXBUFERR_INT,
      R => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_ROCKET_IO.TXCHARISK_reg\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_2_TRANSMITTER,
      Q => D(0),
      R => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_ROCKET_IO.TXDATA_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_20_TRANSMITTER,
      Q => O5(0),
      R => \<const0>\
    );
\USE_ROCKET_IO.TXDATA_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_19_TRANSMITTER,
      Q => O5(1),
      R => \<const0>\
    );
\USE_ROCKET_IO.TXDATA_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_17_TRANSMITTER,
      Q => O11,
      R => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_ROCKET_IO.TXDATA_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_16_TRANSMITTER,
      Q => O10,
      R => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_ROCKET_IO.TXDATA_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_18_TRANSMITTER,
      Q => O5(2),
      R => \<const0>\
    );
\USE_ROCKET_IO.TXDATA_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_15_TRANSMITTER,
      Q => O9,
      R => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_ROCKET_IO.TXDATA_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_5_TRANSMITTER,
      Q => O7,
      R => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
\USE_ROCKET_IO.TXDATA_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => n_14_TRANSMITTER,
      Q => O6,
      R => \n_0_USE_ROCKET_IO.MGT_TX_RESET_INT_reg\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
VCC_1: unisim.vcomponents.VCC
    port map (
      P => VCC_2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_GTWIZARD_init is
  port (
    O1 : out STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gt0_rxbyteisaligned_out : out STD_LOGIC;
    gt0_rxbyterealign_out : out STD_LOGIC;
    gt0_rxcommadet_out : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxratedone_out : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    p_3_out_0 : out STD_LOGIC;
    p_3_out_1 : out STD_LOGIC;
    p_3_out_2 : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpen_in : in STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_rxdfeagcovrden_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxlpmen_in : in STD_LOGIC;
    encommaalign_rec : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    userclk : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    data_valid_reg2 : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    SOFT_RESET : in STD_LOGIC;
    reset : in STD_LOGIC;
    SOFT_RESET_3 : in STD_LOGIC;
    SOFT_RESET_4 : in STD_LOGIC;
    SOFT_RESET_5 : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC;
    gt0_gtrxreset_in : in STD_LOGIC;
    mgt_tx_reset : in STD_LOGIC;
    gt0_gttxreset_in : in STD_LOGIC
  );
end quadsgmiiquadsgmii_GTWIZARD_init;

architecture STRUCTURE of quadsgmiiquadsgmii_GTWIZARD_init is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal gt0_cpllrefclklost_i : STD_LOGIC;
  signal gt0_cpllreset_t : STD_LOGIC;
  signal gt0_gtrxreset_i : STD_LOGIC;
  signal gt0_gtrxreset_i_sync : STD_LOGIC;
  signal gt0_gttxreset_i : STD_LOGIC;
  signal gt0_rxdfelfhold_i : STD_LOGIC;
  signal gt0_rxuserrdy_t : STD_LOGIC;
  signal gt0_txuserrdy_t : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[0]_i_2\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[0]_i_3\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[0]_i_4\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[0]_i_5\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[0]_i_6\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[12]_i_2\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[12]_i_3\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[12]_i_4\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[12]_i_5\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[16]_i_2\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[16]_i_3\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[16]_i_4\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[16]_i_5\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[20]_i_2\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[20]_i_3\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[20]_i_4\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[20]_i_5\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[24]_i_2\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[24]_i_3\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[24]_i_4\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[24]_i_5\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[28]_i_2\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[28]_i_3\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[28]_i_4\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[28]_i_5\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[4]_i_2\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[4]_i_3\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[4]_i_4\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[4]_i_5\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[8]_i_2\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[8]_i_3\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[8]_i_4\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter[8]_i_5\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[20]_i_1\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[24]_i_1\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_rx_cdrlock_counter_reg[8]_i_1\ : STD_LOGIC;
  signal n_0_rx_cdrlocked_i_1 : STD_LOGIC;
  signal n_0_rx_cdrlocked_i_2 : STD_LOGIC;
  signal n_0_rx_cdrlocked_i_3 : STD_LOGIC;
  signal n_0_rx_cdrlocked_i_4 : STD_LOGIC;
  signal n_0_rx_cdrlocked_i_5 : STD_LOGIC;
  signal n_0_rx_cdrlocked_i_6 : STD_LOGIC;
  signal n_0_rx_cdrlocked_i_7 : STD_LOGIC;
  signal n_12_GTWIZARD_i : STD_LOGIC;
  signal n_14_GTWIZARD_i : STD_LOGIC;
  signal \n_1_rx_cdrlock_counter_reg[0]_i_1\ : STD_LOGIC;
  signal \n_1_rx_cdrlock_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_rx_cdrlock_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_1_rx_cdrlock_counter_reg[20]_i_1\ : STD_LOGIC;
  signal \n_1_rx_cdrlock_counter_reg[24]_i_1\ : STD_LOGIC;
  signal \n_1_rx_cdrlock_counter_reg[28]_i_1\ : STD_LOGIC;
  signal \n_1_rx_cdrlock_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_rx_cdrlock_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_rx_cdrlock_counter_reg[0]_i_1\ : STD_LOGIC;
  signal \n_2_rx_cdrlock_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_rx_cdrlock_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_2_rx_cdrlock_counter_reg[20]_i_1\ : STD_LOGIC;
  signal \n_2_rx_cdrlock_counter_reg[24]_i_1\ : STD_LOGIC;
  signal \n_2_rx_cdrlock_counter_reg[28]_i_1\ : STD_LOGIC;
  signal \n_2_rx_cdrlock_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_rx_cdrlock_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_rx_cdrlock_counter_reg[0]_i_1\ : STD_LOGIC;
  signal \n_3_rx_cdrlock_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_rx_cdrlock_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_3_rx_cdrlock_counter_reg[20]_i_1\ : STD_LOGIC;
  signal \n_3_rx_cdrlock_counter_reg[24]_i_1\ : STD_LOGIC;
  signal \n_3_rx_cdrlock_counter_reg[28]_i_1\ : STD_LOGIC;
  signal \n_3_rx_cdrlock_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_rx_cdrlock_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_rx_cdrlock_counter_reg[0]_i_1\ : STD_LOGIC;
  signal \n_4_rx_cdrlock_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_rx_cdrlock_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_4_rx_cdrlock_counter_reg[20]_i_1\ : STD_LOGIC;
  signal \n_4_rx_cdrlock_counter_reg[24]_i_1\ : STD_LOGIC;
  signal \n_4_rx_cdrlock_counter_reg[28]_i_1\ : STD_LOGIC;
  signal \n_4_rx_cdrlock_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_rx_cdrlock_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_rx_cdrlock_counter_reg[0]_i_1\ : STD_LOGIC;
  signal \n_5_rx_cdrlock_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_rx_cdrlock_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_5_rx_cdrlock_counter_reg[20]_i_1\ : STD_LOGIC;
  signal \n_5_rx_cdrlock_counter_reg[24]_i_1\ : STD_LOGIC;
  signal \n_5_rx_cdrlock_counter_reg[28]_i_1\ : STD_LOGIC;
  signal \n_5_rx_cdrlock_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_rx_cdrlock_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_rx_cdrlock_counter_reg[0]_i_1\ : STD_LOGIC;
  signal \n_6_rx_cdrlock_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_rx_cdrlock_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_6_rx_cdrlock_counter_reg[20]_i_1\ : STD_LOGIC;
  signal \n_6_rx_cdrlock_counter_reg[24]_i_1\ : STD_LOGIC;
  signal \n_6_rx_cdrlock_counter_reg[28]_i_1\ : STD_LOGIC;
  signal \n_6_rx_cdrlock_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_rx_cdrlock_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_rx_cdrlock_counter_reg[0]_i_1\ : STD_LOGIC;
  signal \n_7_rx_cdrlock_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_rx_cdrlock_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_7_rx_cdrlock_counter_reg[20]_i_1\ : STD_LOGIC;
  signal \n_7_rx_cdrlock_counter_reg[24]_i_1\ : STD_LOGIC;
  signal \n_7_rx_cdrlock_counter_reg[28]_i_1\ : STD_LOGIC;
  signal \n_7_rx_cdrlock_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_rx_cdrlock_counter_reg[8]_i_1\ : STD_LOGIC;
  signal rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rx_cdrlocked : STD_LOGIC;
  signal \NLW_rx_cdrlock_counter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of GTWIZARD_i : label is "quadsgmii_GTWIZARD_multi_gt,gtwizard_v3_1,{protocol_file=QSGMII}";
  attribute counter : integer;
  attribute counter of \rx_cdrlock_counter_reg[0]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[10]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[11]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[12]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[13]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[14]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[15]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[16]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[17]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[18]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[19]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[1]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[20]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[21]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[22]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[23]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[24]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[25]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[26]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[27]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[28]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[29]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[2]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[30]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[31]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[3]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[4]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[5]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[6]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[7]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[8]\ : label is 45;
  attribute counter of \rx_cdrlock_counter_reg[9]\ : label is 45;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of sync_block_gtrxreset : label is true;
  attribute INITIALISE : string;
  attribute INITIALISE of sync_block_gtrxreset : label is "2'b11";
begin
  O1 <= \^o1\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
GTWIZARD_i: entity work.quadsgmiiquadsgmii_GTWIZARD_multi_gt
    port map (
      O1 => \^o1\,
      O2 => n_12_GTWIZARD_i,
      O3 => n_14_GTWIZARD_i,
      Q(3 downto 0) => Q(3 downto 0),
      SOFT_RESET => SOFT_RESET,
      SOFT_RESET_3 => SOFT_RESET_3,
      SOFT_RESET_4 => SOFT_RESET_4,
      SOFT_RESET_5 => SOFT_RESET_5,
      TXPD(1 downto 0) => TXPD(1 downto 0),
      encommaalign_rec => encommaalign_rec,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_cpllreset_t => gt0_cpllreset_t,
      gt0_dmonitorout_out(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      gt0_drpaddr_in(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_drpdi_in(15 downto 0) => gt0_drpdi_in(15 downto 0),
      gt0_drpdo_out(15 downto 0) => gt0_drpdo_out(15 downto 0),
      gt0_drpen_in => gt0_drpen_in,
      gt0_drprdy_out => gt0_drprdy_out,
      gt0_drpwe_in => gt0_drpwe_in,
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_gtrxreset_i => gt0_gtrxreset_i,
      gt0_gttxreset_i => gt0_gttxreset_i,
      gt0_loopback_in(2 downto 0) => gt0_loopback_in(2 downto 0),
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxbufreset_in => gt0_rxbufreset_in,
      gt0_rxbufstatus_out(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      gt0_rxbyteisaligned_out => gt0_rxbyteisaligned_out,
      gt0_rxbyterealign_out => gt0_rxbyterealign_out,
      gt0_rxcdrhold_in => gt0_rxcdrhold_in,
      gt0_rxchariscomma_out(3 downto 0) => gt0_rxchariscomma_out(3 downto 0),
      gt0_rxcharisk_out(3 downto 0) => gt0_rxcharisk_out(3 downto 0),
      gt0_rxcommadet_out => gt0_rxcommadet_out,
      gt0_rxdfeagcovrden_in => gt0_rxdfeagcovrden_in,
      gt0_rxdfelfhold_i => gt0_rxdfelfhold_i,
      gt0_rxdfelpmreset_in => gt0_rxdfelpmreset_in,
      gt0_rxdisperr_out(3 downto 0) => gt0_rxdisperr_out(3 downto 0),
      gt0_rxlpmen_in => gt0_rxlpmen_in,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxnotintable_out(3 downto 0) => gt0_rxnotintable_out(3 downto 0),
      gt0_rxpcsreset_in => gt0_rxpcsreset_in,
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxpolarity_in => gt0_rxpolarity_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxrate_in(2 downto 0) => gt0_rxrate_in(2 downto 0),
      gt0_rxratedone_out => gt0_rxratedone_out,
      gt0_rxuserrdy_t => gt0_rxuserrdy_t,
      gt0_txbufstatus_out(1 downto 0) => gt0_txbufstatus_out(1 downto 0),
      gt0_txdiffctrl_in(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txpmareset_in => gt0_txpmareset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txpostcursor_in(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      gt0_txuserrdy_t => gt0_txuserrdy_t,
      gtrefclk => gtrefclk,
      independent_clock_bufg => independent_clock_bufg,
      p_3_out => p_3_out,
      p_3_out_0 => p_3_out_0,
      p_3_out_1 => p_3_out_1,
      p_3_out_2 => p_3_out_2,
      reset => reset,
      rxdata(31 downto 0) => rxdata(31 downto 0),
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      rxuserclk2 => rxuserclk2,
      txdata(31 downto 0) => txdata(31 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gt0_rxresetfsm_i: entity work.quadsgmiiquadsgmii_GTWIZARD_RX_STARTUP_FSM
    port map (
      I1 => n_12_GTWIZARD_i,
      I2 => \^o1\,
      O1 => O3,
      data_valid_reg2 => data_valid_reg2,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_gtrxreset_i => gt0_gtrxreset_i,
      gt0_gtrxreset_in => gt0_gtrxreset_in,
      gt0_rxdfelfhold_i => gt0_rxdfelfhold_i,
      gt0_rxuserrdy_t => gt0_rxuserrdy_t,
      independent_clock_bufg => independent_clock_bufg,
      mgt_rx_reset => mgt_rx_reset,
      pma_reset => pma_reset,
      rx_cdrlocked => rx_cdrlocked,
      rxuserclk => rxuserclk
    );
gt0_txresetfsm_i: entity work.quadsgmiiquadsgmii_GTWIZARD_TX_STARTUP_FSM
    port map (
      I1 => n_14_GTWIZARD_i,
      I2 => \^o1\,
      O1 => O2,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_cpllreset_t => gt0_cpllreset_t,
      gt0_gttxreset_i => gt0_gttxreset_i,
      gt0_gttxreset_in => gt0_gttxreset_in,
      gt0_txuserrdy_t => gt0_txuserrdy_t,
      independent_clock_bufg => independent_clock_bufg,
      mgt_tx_reset => mgt_tx_reset,
      pma_reset => pma_reset,
      userclk => userclk
    );
\rx_cdrlock_counter[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      O => \n_0_rx_cdrlock_counter[0]_i_2\
    );
\rx_cdrlock_counter[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(3),
      O => \n_0_rx_cdrlock_counter[0]_i_3\
    );
\rx_cdrlock_counter[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(2),
      O => \n_0_rx_cdrlock_counter[0]_i_4\
    );
\rx_cdrlock_counter[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(1),
      O => \n_0_rx_cdrlock_counter[0]_i_5\
    );
\rx_cdrlock_counter[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(0),
      O => \n_0_rx_cdrlock_counter[0]_i_6\
    );
\rx_cdrlock_counter[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(15),
      O => \n_0_rx_cdrlock_counter[12]_i_2\
    );
\rx_cdrlock_counter[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(14),
      O => \n_0_rx_cdrlock_counter[12]_i_3\
    );
\rx_cdrlock_counter[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(13),
      O => \n_0_rx_cdrlock_counter[12]_i_4\
    );
\rx_cdrlock_counter[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(12),
      O => \n_0_rx_cdrlock_counter[12]_i_5\
    );
\rx_cdrlock_counter[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(19),
      O => \n_0_rx_cdrlock_counter[16]_i_2\
    );
\rx_cdrlock_counter[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(18),
      O => \n_0_rx_cdrlock_counter[16]_i_3\
    );
\rx_cdrlock_counter[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(17),
      O => \n_0_rx_cdrlock_counter[16]_i_4\
    );
\rx_cdrlock_counter[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(16),
      O => \n_0_rx_cdrlock_counter[16]_i_5\
    );
\rx_cdrlock_counter[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(23),
      O => \n_0_rx_cdrlock_counter[20]_i_2\
    );
\rx_cdrlock_counter[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(22),
      O => \n_0_rx_cdrlock_counter[20]_i_3\
    );
\rx_cdrlock_counter[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(21),
      O => \n_0_rx_cdrlock_counter[20]_i_4\
    );
\rx_cdrlock_counter[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(20),
      O => \n_0_rx_cdrlock_counter[20]_i_5\
    );
\rx_cdrlock_counter[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(27),
      O => \n_0_rx_cdrlock_counter[24]_i_2\
    );
\rx_cdrlock_counter[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(26),
      O => \n_0_rx_cdrlock_counter[24]_i_3\
    );
\rx_cdrlock_counter[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(25),
      O => \n_0_rx_cdrlock_counter[24]_i_4\
    );
\rx_cdrlock_counter[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(24),
      O => \n_0_rx_cdrlock_counter[24]_i_5\
    );
\rx_cdrlock_counter[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(31),
      O => \n_0_rx_cdrlock_counter[28]_i_2\
    );
\rx_cdrlock_counter[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(30),
      O => \n_0_rx_cdrlock_counter[28]_i_3\
    );
\rx_cdrlock_counter[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(29),
      O => \n_0_rx_cdrlock_counter[28]_i_4\
    );
\rx_cdrlock_counter[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(28),
      O => \n_0_rx_cdrlock_counter[28]_i_5\
    );
\rx_cdrlock_counter[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(7),
      O => \n_0_rx_cdrlock_counter[4]_i_2\
    );
\rx_cdrlock_counter[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(6),
      O => \n_0_rx_cdrlock_counter[4]_i_3\
    );
\rx_cdrlock_counter[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(5),
      O => \n_0_rx_cdrlock_counter[4]_i_4\
    );
\rx_cdrlock_counter[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(4),
      O => \n_0_rx_cdrlock_counter[4]_i_5\
    );
\rx_cdrlock_counter[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(11),
      O => \n_0_rx_cdrlock_counter[8]_i_2\
    );
\rx_cdrlock_counter[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(10),
      O => \n_0_rx_cdrlock_counter[8]_i_3\
    );
\rx_cdrlock_counter[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(9),
      O => \n_0_rx_cdrlock_counter[8]_i_4\
    );
\rx_cdrlock_counter[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlock_counter(8),
      O => \n_0_rx_cdrlock_counter[8]_i_5\
    );
\rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_7_rx_cdrlock_counter_reg[0]_i_1\,
      Q => rx_cdrlock_counter(0),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[0]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_rx_cdrlock_counter_reg[0]_i_1\,
      CO(2) => \n_1_rx_cdrlock_counter_reg[0]_i_1\,
      CO(1) => \n_2_rx_cdrlock_counter_reg[0]_i_1\,
      CO(0) => \n_3_rx_cdrlock_counter_reg[0]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \n_0_rx_cdrlock_counter[0]_i_2\,
      O(3) => \n_4_rx_cdrlock_counter_reg[0]_i_1\,
      O(2) => \n_5_rx_cdrlock_counter_reg[0]_i_1\,
      O(1) => \n_6_rx_cdrlock_counter_reg[0]_i_1\,
      O(0) => \n_7_rx_cdrlock_counter_reg[0]_i_1\,
      S(3) => \n_0_rx_cdrlock_counter[0]_i_3\,
      S(2) => \n_0_rx_cdrlock_counter[0]_i_4\,
      S(1) => \n_0_rx_cdrlock_counter[0]_i_5\,
      S(0) => \n_0_rx_cdrlock_counter[0]_i_6\
    );
\rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_5_rx_cdrlock_counter_reg[8]_i_1\,
      Q => rx_cdrlock_counter(10),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_4_rx_cdrlock_counter_reg[8]_i_1\,
      Q => rx_cdrlock_counter(11),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_7_rx_cdrlock_counter_reg[12]_i_1\,
      Q => rx_cdrlock_counter(12),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rx_cdrlock_counter_reg[8]_i_1\,
      CO(3) => \n_0_rx_cdrlock_counter_reg[12]_i_1\,
      CO(2) => \n_1_rx_cdrlock_counter_reg[12]_i_1\,
      CO(1) => \n_2_rx_cdrlock_counter_reg[12]_i_1\,
      CO(0) => \n_3_rx_cdrlock_counter_reg[12]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_rx_cdrlock_counter_reg[12]_i_1\,
      O(2) => \n_5_rx_cdrlock_counter_reg[12]_i_1\,
      O(1) => \n_6_rx_cdrlock_counter_reg[12]_i_1\,
      O(0) => \n_7_rx_cdrlock_counter_reg[12]_i_1\,
      S(3) => \n_0_rx_cdrlock_counter[12]_i_2\,
      S(2) => \n_0_rx_cdrlock_counter[12]_i_3\,
      S(1) => \n_0_rx_cdrlock_counter[12]_i_4\,
      S(0) => \n_0_rx_cdrlock_counter[12]_i_5\
    );
\rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_6_rx_cdrlock_counter_reg[12]_i_1\,
      Q => rx_cdrlock_counter(13),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_5_rx_cdrlock_counter_reg[12]_i_1\,
      Q => rx_cdrlock_counter(14),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_4_rx_cdrlock_counter_reg[12]_i_1\,
      Q => rx_cdrlock_counter(15),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_7_rx_cdrlock_counter_reg[16]_i_1\,
      Q => rx_cdrlock_counter(16),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rx_cdrlock_counter_reg[12]_i_1\,
      CO(3) => \n_0_rx_cdrlock_counter_reg[16]_i_1\,
      CO(2) => \n_1_rx_cdrlock_counter_reg[16]_i_1\,
      CO(1) => \n_2_rx_cdrlock_counter_reg[16]_i_1\,
      CO(0) => \n_3_rx_cdrlock_counter_reg[16]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_rx_cdrlock_counter_reg[16]_i_1\,
      O(2) => \n_5_rx_cdrlock_counter_reg[16]_i_1\,
      O(1) => \n_6_rx_cdrlock_counter_reg[16]_i_1\,
      O(0) => \n_7_rx_cdrlock_counter_reg[16]_i_1\,
      S(3) => \n_0_rx_cdrlock_counter[16]_i_2\,
      S(2) => \n_0_rx_cdrlock_counter[16]_i_3\,
      S(1) => \n_0_rx_cdrlock_counter[16]_i_4\,
      S(0) => \n_0_rx_cdrlock_counter[16]_i_5\
    );
\rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_6_rx_cdrlock_counter_reg[16]_i_1\,
      Q => rx_cdrlock_counter(17),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_5_rx_cdrlock_counter_reg[16]_i_1\,
      Q => rx_cdrlock_counter(18),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_4_rx_cdrlock_counter_reg[16]_i_1\,
      Q => rx_cdrlock_counter(19),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_6_rx_cdrlock_counter_reg[0]_i_1\,
      Q => rx_cdrlock_counter(1),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_7_rx_cdrlock_counter_reg[20]_i_1\,
      Q => rx_cdrlock_counter(20),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rx_cdrlock_counter_reg[16]_i_1\,
      CO(3) => \n_0_rx_cdrlock_counter_reg[20]_i_1\,
      CO(2) => \n_1_rx_cdrlock_counter_reg[20]_i_1\,
      CO(1) => \n_2_rx_cdrlock_counter_reg[20]_i_1\,
      CO(0) => \n_3_rx_cdrlock_counter_reg[20]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_rx_cdrlock_counter_reg[20]_i_1\,
      O(2) => \n_5_rx_cdrlock_counter_reg[20]_i_1\,
      O(1) => \n_6_rx_cdrlock_counter_reg[20]_i_1\,
      O(0) => \n_7_rx_cdrlock_counter_reg[20]_i_1\,
      S(3) => \n_0_rx_cdrlock_counter[20]_i_2\,
      S(2) => \n_0_rx_cdrlock_counter[20]_i_3\,
      S(1) => \n_0_rx_cdrlock_counter[20]_i_4\,
      S(0) => \n_0_rx_cdrlock_counter[20]_i_5\
    );
\rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_6_rx_cdrlock_counter_reg[20]_i_1\,
      Q => rx_cdrlock_counter(21),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_5_rx_cdrlock_counter_reg[20]_i_1\,
      Q => rx_cdrlock_counter(22),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_4_rx_cdrlock_counter_reg[20]_i_1\,
      Q => rx_cdrlock_counter(23),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_7_rx_cdrlock_counter_reg[24]_i_1\,
      Q => rx_cdrlock_counter(24),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rx_cdrlock_counter_reg[20]_i_1\,
      CO(3) => \n_0_rx_cdrlock_counter_reg[24]_i_1\,
      CO(2) => \n_1_rx_cdrlock_counter_reg[24]_i_1\,
      CO(1) => \n_2_rx_cdrlock_counter_reg[24]_i_1\,
      CO(0) => \n_3_rx_cdrlock_counter_reg[24]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_rx_cdrlock_counter_reg[24]_i_1\,
      O(2) => \n_5_rx_cdrlock_counter_reg[24]_i_1\,
      O(1) => \n_6_rx_cdrlock_counter_reg[24]_i_1\,
      O(0) => \n_7_rx_cdrlock_counter_reg[24]_i_1\,
      S(3) => \n_0_rx_cdrlock_counter[24]_i_2\,
      S(2) => \n_0_rx_cdrlock_counter[24]_i_3\,
      S(1) => \n_0_rx_cdrlock_counter[24]_i_4\,
      S(0) => \n_0_rx_cdrlock_counter[24]_i_5\
    );
\rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_6_rx_cdrlock_counter_reg[24]_i_1\,
      Q => rx_cdrlock_counter(25),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_5_rx_cdrlock_counter_reg[24]_i_1\,
      Q => rx_cdrlock_counter(26),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_4_rx_cdrlock_counter_reg[24]_i_1\,
      Q => rx_cdrlock_counter(27),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_7_rx_cdrlock_counter_reg[28]_i_1\,
      Q => rx_cdrlock_counter(28),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rx_cdrlock_counter_reg[24]_i_1\,
      CO(3) => \NLW_rx_cdrlock_counter_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_rx_cdrlock_counter_reg[28]_i_1\,
      CO(1) => \n_2_rx_cdrlock_counter_reg[28]_i_1\,
      CO(0) => \n_3_rx_cdrlock_counter_reg[28]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_rx_cdrlock_counter_reg[28]_i_1\,
      O(2) => \n_5_rx_cdrlock_counter_reg[28]_i_1\,
      O(1) => \n_6_rx_cdrlock_counter_reg[28]_i_1\,
      O(0) => \n_7_rx_cdrlock_counter_reg[28]_i_1\,
      S(3) => \n_0_rx_cdrlock_counter[28]_i_2\,
      S(2) => \n_0_rx_cdrlock_counter[28]_i_3\,
      S(1) => \n_0_rx_cdrlock_counter[28]_i_4\,
      S(0) => \n_0_rx_cdrlock_counter[28]_i_5\
    );
\rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_6_rx_cdrlock_counter_reg[28]_i_1\,
      Q => rx_cdrlock_counter(29),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_5_rx_cdrlock_counter_reg[0]_i_1\,
      Q => rx_cdrlock_counter(2),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_5_rx_cdrlock_counter_reg[28]_i_1\,
      Q => rx_cdrlock_counter(30),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_4_rx_cdrlock_counter_reg[28]_i_1\,
      Q => rx_cdrlock_counter(31),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_4_rx_cdrlock_counter_reg[0]_i_1\,
      Q => rx_cdrlock_counter(3),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_7_rx_cdrlock_counter_reg[4]_i_1\,
      Q => rx_cdrlock_counter(4),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rx_cdrlock_counter_reg[0]_i_1\,
      CO(3) => \n_0_rx_cdrlock_counter_reg[4]_i_1\,
      CO(2) => \n_1_rx_cdrlock_counter_reg[4]_i_1\,
      CO(1) => \n_2_rx_cdrlock_counter_reg[4]_i_1\,
      CO(0) => \n_3_rx_cdrlock_counter_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_rx_cdrlock_counter_reg[4]_i_1\,
      O(2) => \n_5_rx_cdrlock_counter_reg[4]_i_1\,
      O(1) => \n_6_rx_cdrlock_counter_reg[4]_i_1\,
      O(0) => \n_7_rx_cdrlock_counter_reg[4]_i_1\,
      S(3) => \n_0_rx_cdrlock_counter[4]_i_2\,
      S(2) => \n_0_rx_cdrlock_counter[4]_i_3\,
      S(1) => \n_0_rx_cdrlock_counter[4]_i_4\,
      S(0) => \n_0_rx_cdrlock_counter[4]_i_5\
    );
\rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_6_rx_cdrlock_counter_reg[4]_i_1\,
      Q => rx_cdrlock_counter(5),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_5_rx_cdrlock_counter_reg[4]_i_1\,
      Q => rx_cdrlock_counter(6),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_4_rx_cdrlock_counter_reg[4]_i_1\,
      Q => rx_cdrlock_counter(7),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_7_rx_cdrlock_counter_reg[8]_i_1\,
      Q => rx_cdrlock_counter(8),
      R => gt0_gtrxreset_i_sync
    );
\rx_cdrlock_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_rx_cdrlock_counter_reg[4]_i_1\,
      CO(3) => \n_0_rx_cdrlock_counter_reg[8]_i_1\,
      CO(2) => \n_1_rx_cdrlock_counter_reg[8]_i_1\,
      CO(1) => \n_2_rx_cdrlock_counter_reg[8]_i_1\,
      CO(0) => \n_3_rx_cdrlock_counter_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_rx_cdrlock_counter_reg[8]_i_1\,
      O(2) => \n_5_rx_cdrlock_counter_reg[8]_i_1\,
      O(1) => \n_6_rx_cdrlock_counter_reg[8]_i_1\,
      O(0) => \n_7_rx_cdrlock_counter_reg[8]_i_1\,
      S(3) => \n_0_rx_cdrlock_counter[8]_i_2\,
      S(2) => \n_0_rx_cdrlock_counter[8]_i_3\,
      S(1) => \n_0_rx_cdrlock_counter[8]_i_4\,
      S(0) => \n_0_rx_cdrlock_counter[8]_i_5\
    );
\rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => \n_6_rx_cdrlock_counter_reg[8]_i_1\,
      Q => rx_cdrlock_counter(9),
      R => gt0_gtrxreset_i_sync
    );
rx_cdrlocked_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
    port map (
      I0 => n_0_rx_cdrlocked_i_2,
      I1 => n_0_rx_cdrlocked_i_3,
      I2 => rx_cdrlocked,
      I3 => gt0_gtrxreset_i_sync,
      O => n_0_rx_cdrlocked_i_1
    );
rx_cdrlocked_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
    port map (
      I0 => rx_cdrlock_counter(8),
      I1 => rx_cdrlock_counter(1),
      I2 => rx_cdrlock_counter(11),
      I3 => rx_cdrlock_counter(14),
      I4 => n_0_rx_cdrlocked_i_4,
      I5 => n_0_rx_cdrlocked_i_5,
      O => n_0_rx_cdrlocked_i_2
    );
rx_cdrlocked_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => rx_cdrlock_counter(26),
      I1 => rx_cdrlock_counter(28),
      I2 => rx_cdrlock_counter(18),
      I3 => rx_cdrlock_counter(20),
      I4 => n_0_rx_cdrlocked_i_6,
      I5 => n_0_rx_cdrlocked_i_7,
      O => n_0_rx_cdrlocked_i_3
    );
rx_cdrlocked_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => rx_cdrlock_counter(27),
      I1 => rx_cdrlock_counter(12),
      I2 => rx_cdrlock_counter(16),
      I3 => rx_cdrlock_counter(22),
      I4 => rx_cdrlock_counter(15),
      I5 => rx_cdrlock_counter(24),
      O => n_0_rx_cdrlocked_i_4
    );
rx_cdrlocked_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
    port map (
      I0 => rx_cdrlock_counter(30),
      I1 => rx_cdrlock_counter(31),
      I2 => rx_cdrlock_counter(9),
      I3 => rx_cdrlock_counter(29),
      I4 => rx_cdrlock_counter(10),
      I5 => rx_cdrlock_counter(25),
      O => n_0_rx_cdrlocked_i_5
    );
rx_cdrlocked_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
    port map (
      I0 => rx_cdrlock_counter(21),
      I1 => rx_cdrlock_counter(19),
      I2 => rx_cdrlock_counter(2),
      I3 => rx_cdrlock_counter(6),
      I4 => rx_cdrlock_counter(13),
      I5 => rx_cdrlock_counter(4),
      O => n_0_rx_cdrlocked_i_6
    );
rx_cdrlocked_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => rx_cdrlock_counter(23),
      I1 => rx_cdrlock_counter(17),
      I2 => rx_cdrlock_counter(3),
      I3 => rx_cdrlock_counter(7),
      I4 => rx_cdrlock_counter(0),
      I5 => rx_cdrlock_counter(5),
      O => n_0_rx_cdrlocked_i_7
    );
rx_cdrlocked_reg: unisim.vcomponents.FDRE
    port map (
      C => independent_clock_bufg,
      CE => \<const1>\,
      D => n_0_rx_cdrlocked_i_1,
      Q => rx_cdrlocked,
      R => \<const0>\
    );
sync_block_gtrxreset: entity work.quadsgmiiquadsgmii_reset_sync
    port map (
      clk => independent_clock_bufg,
      reset_in => gt0_gtrxreset_i,
      reset_out => gt0_gtrxreset_i_sync
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_sgmii_adapt is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_out_ch3 : out STD_LOGIC;
    gmii_tx_er_out_ch3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    gmii_txd_out_ch3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk2 : in STD_LOGIC;
    speed_is_10_100_ch3 : in STD_LOGIC;
    speed_is_100_ch3 : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    gmii_tx_en_ch3_int1 : in STD_LOGIC;
    gmii_tx_er_ch3_int1 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end quadsgmiiquadsgmii_sgmii_adapt;

architecture STRUCTURE of quadsgmiiquadsgmii_sgmii_adapt is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of resync_speed_100 : label is true;
  attribute INITIALISE : string;
  attribute INITIALISE of resync_speed_100 : label is "2'b00";
  attribute DONT_TOUCH of resync_speed_10_100 : label is true;
  attribute INITIALISE of resync_speed_10_100 : label is "2'b00";
begin
  E(0) <= \^e\(0);
clock_generation: entity work.quadsgmiiquadsgmii_clk_gen_12
    port map (
      E(0) => \^e\(0),
      speed_is_100_resync => speed_is_100_resync,
      speed_is_10_100_resync => speed_is_10_100_resync,
      sync_reset => sync_reset,
      userclk2 => userclk2
    );
resync_speed_100: entity work.\quadsgmiiquadsgmii_sync_block__21\
    port map (
      clk => userclk2,
      data_in => speed_is_100_ch3,
      data_out => speed_is_100_resync
    );
resync_speed_10_100: entity work.\quadsgmiiquadsgmii_sync_block__20\
    port map (
      clk => userclk2,
      data_in => speed_is_10_100_ch3,
      data_out => speed_is_10_100_resync
    );
transmitter: entity work.quadsgmiiquadsgmii_tx_rate_adapt_11
    port map (
      E(0) => \^e\(0),
      I4 => I4,
      I7(7 downto 0) => I7(7 downto 0),
      O4 => O4,
      gmii_tx_en_ch3_int1 => gmii_tx_en_ch3_int1,
      gmii_tx_en_out_ch3 => gmii_tx_en_out_ch3,
      gmii_tx_er_ch3_int1 => gmii_tx_er_ch3_int1,
      gmii_tx_er_out_ch3 => gmii_tx_er_out_ch3,
      gmii_txd_out_ch3(7 downto 0) => gmii_txd_out_ch3(7 downto 0),
      sync_reset => sync_reset,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_sgmii_adapt_0 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_out_ch0 : out STD_LOGIC;
    gmii_tx_er_out_ch0 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    gmii_txd_out_ch0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk2 : in STD_LOGIC;
    speed_is_10_100_ch0 : in STD_LOGIC;
    speed_is_100_ch0 : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    gmii_tx_en_ch0_int1 : in STD_LOGIC;
    gmii_tx_er_ch0_int1 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmiiquadsgmii_sgmii_adapt_0 : entity is "quadsgmii_sgmii_adapt";
end quadsgmiiquadsgmii_sgmii_adapt_0;

architecture STRUCTURE of quadsgmiiquadsgmii_sgmii_adapt_0 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of resync_speed_100 : label is true;
  attribute INITIALISE : string;
  attribute INITIALISE of resync_speed_100 : label is "2'b00";
  attribute DONT_TOUCH of resync_speed_10_100 : label is true;
  attribute INITIALISE of resync_speed_10_100 : label is "2'b00";
begin
  E(0) <= \^e\(0);
clock_generation: entity work.quadsgmiiquadsgmii_clk_gen_8
    port map (
      E(0) => \^e\(0),
      speed_is_100_resync => speed_is_100_resync,
      speed_is_10_100_resync => speed_is_10_100_resync,
      sync_reset => sync_reset,
      userclk2 => userclk2
    );
resync_speed_100: entity work.\quadsgmiiquadsgmii_sync_block__17\
    port map (
      clk => userclk2,
      data_in => speed_is_100_ch0,
      data_out => speed_is_100_resync
    );
resync_speed_10_100: entity work.\quadsgmiiquadsgmii_sync_block__39\
    port map (
      clk => userclk2,
      data_in => speed_is_10_100_ch0,
      data_out => speed_is_10_100_resync
    );
transmitter: entity work.quadsgmiiquadsgmii_tx_rate_adapt_7
    port map (
      E(0) => \^e\(0),
      I1 => I1,
      O1 => O1,
      Q(7 downto 0) => Q(7 downto 0),
      gmii_tx_en_ch0_int1 => gmii_tx_en_ch0_int1,
      gmii_tx_en_out_ch0 => gmii_tx_en_out_ch0,
      gmii_tx_er_ch0_int1 => gmii_tx_er_ch0_int1,
      gmii_tx_er_out_ch0 => gmii_tx_er_out_ch0,
      gmii_txd_out_ch0(7 downto 0) => gmii_txd_out_ch0(7 downto 0),
      sync_reset => sync_reset,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_sgmii_adapt_1 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_out_ch1 : out STD_LOGIC;
    gmii_tx_er_out_ch1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    gmii_txd_out_ch1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk2 : in STD_LOGIC;
    speed_is_10_100_ch1 : in STD_LOGIC;
    speed_is_100_ch1 : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    gmii_tx_en_ch1_int1 : in STD_LOGIC;
    gmii_tx_er_ch1_int1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmiiquadsgmii_sgmii_adapt_1 : entity is "quadsgmii_sgmii_adapt";
end quadsgmiiquadsgmii_sgmii_adapt_1;

architecture STRUCTURE of quadsgmiiquadsgmii_sgmii_adapt_1 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of resync_speed_100 : label is true;
  attribute INITIALISE : string;
  attribute INITIALISE of resync_speed_100 : label is "2'b00";
  attribute DONT_TOUCH of resync_speed_10_100 : label is true;
  attribute INITIALISE of resync_speed_10_100 : label is "2'b00";
begin
  E(0) <= \^e\(0);
clock_generation: entity work.quadsgmiiquadsgmii_clk_gen_4
    port map (
      E(0) => \^e\(0),
      speed_is_100_resync => speed_is_100_resync,
      speed_is_10_100_resync => speed_is_10_100_resync,
      sync_reset => sync_reset,
      userclk2 => userclk2
    );
resync_speed_100: entity work.\quadsgmiiquadsgmii_sync_block__18\
    port map (
      clk => userclk2,
      data_in => speed_is_100_ch1,
      data_out => speed_is_100_resync
    );
resync_speed_10_100: entity work.\quadsgmiiquadsgmii_sync_block__38\
    port map (
      clk => userclk2,
      data_in => speed_is_10_100_ch1,
      data_out => speed_is_10_100_resync
    );
transmitter: entity work.quadsgmiiquadsgmii_tx_rate_adapt_3
    port map (
      E(0) => \^e\(0),
      I2 => I2,
      I5(7 downto 0) => I5(7 downto 0),
      O2 => O2,
      gmii_tx_en_ch1_int1 => gmii_tx_en_ch1_int1,
      gmii_tx_en_out_ch1 => gmii_tx_en_out_ch1,
      gmii_tx_er_ch1_int1 => gmii_tx_er_ch1_int1,
      gmii_tx_er_out_ch1 => gmii_tx_er_out_ch1,
      gmii_txd_out_ch1(7 downto 0) => gmii_txd_out_ch1(7 downto 0),
      sync_reset => sync_reset,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_sgmii_adapt_2 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_out_ch2 : out STD_LOGIC;
    gmii_tx_er_out_ch2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    gmii_txd_out_ch2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk2 : in STD_LOGIC;
    speed_is_10_100_ch2 : in STD_LOGIC;
    speed_is_100_ch2 : in STD_LOGIC;
    sync_reset : in STD_LOGIC;
    gmii_tx_en_ch2_int1 : in STD_LOGIC;
    gmii_tx_er_ch2_int1 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of quadsgmiiquadsgmii_sgmii_adapt_2 : entity is "quadsgmii_sgmii_adapt";
end quadsgmiiquadsgmii_sgmii_adapt_2;

architecture STRUCTURE of quadsgmiiquadsgmii_sgmii_adapt_2 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of resync_speed_100 : label is true;
  attribute INITIALISE : string;
  attribute INITIALISE of resync_speed_100 : label is "2'b00";
  attribute DONT_TOUCH of resync_speed_10_100 : label is true;
  attribute INITIALISE of resync_speed_10_100 : label is "2'b00";
begin
  E(0) <= \^e\(0);
clock_generation: entity work.quadsgmiiquadsgmii_clk_gen
    port map (
      E(0) => \^e\(0),
      speed_is_100_resync => speed_is_100_resync,
      speed_is_10_100_resync => speed_is_10_100_resync,
      sync_reset => sync_reset,
      userclk2 => userclk2
    );
resync_speed_100: entity work.\quadsgmiiquadsgmii_sync_block__19\
    port map (
      clk => userclk2,
      data_in => speed_is_100_ch2,
      data_out => speed_is_100_resync
    );
resync_speed_10_100: entity work.\quadsgmiiquadsgmii_sync_block__37\
    port map (
      clk => userclk2,
      data_in => speed_is_10_100_ch2,
      data_out => speed_is_10_100_resync
    );
transmitter: entity work.quadsgmiiquadsgmii_tx_rate_adapt
    port map (
      E(0) => \^e\(0),
      I3 => I3,
      I6(7 downto 0) => I6(7 downto 0),
      O3 => O3,
      gmii_tx_en_ch2_int1 => gmii_tx_en_ch2_int1,
      gmii_tx_en_out_ch2 => gmii_tx_en_out_ch2,
      gmii_tx_er_ch2_int1 => gmii_tx_er_ch2_int1,
      gmii_tx_er_out_ch2 => gmii_tx_er_out_ch2,
      gmii_txd_out_ch2(7 downto 0) => gmii_txd_out_ch2(7 downto 0),
      sync_reset => sync_reset,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiQSGMII_GEN is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_rx_er_ch0_int : out STD_LOGIC;
    status_vector_ch0 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    mdio_o_ch0 : out STD_LOGIC;
    mdio_t_ch0 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    gmii_rx_dv_ch0_int : out STD_LOGIC;
    SOFT_RESET : out STD_LOGIC;
    an_interrupt_ch0 : out STD_LOGIC;
    gmii_rx_er_ch1_int : out STD_LOGIC;
    status_vector_ch1 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    mdio_o_ch1 : out STD_LOGIC;
    mdio_t_ch1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    gmii_rx_dv_ch1_int : out STD_LOGIC;
    SOFT_RESET_0 : out STD_LOGIC;
    an_interrupt_ch1 : out STD_LOGIC;
    gmii_rx_er_ch2_int : out STD_LOGIC;
    status_vector_ch2 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    mdio_o_ch2 : out STD_LOGIC;
    mdio_t_ch2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    gmii_rx_dv_ch2_int : out STD_LOGIC;
    SOFT_RESET_1 : out STD_LOGIC;
    an_interrupt_ch2 : out STD_LOGIC;
    gmii_rx_er_ch3_int : out STD_LOGIC;
    status_vector_ch3 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    mdio_o_ch3 : out STD_LOGIC;
    mdio_t_ch3 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    gmii_rx_dv_ch3_int : out STD_LOGIC;
    SOFT_RESET_2 : out STD_LOGIC;
    an_interrupt_ch3 : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O8 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    TXPD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ENABLEALIGN : out STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_er_out_ch0 : in STD_LOGIC;
    gmii_tx_en_out_ch0 : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    txbuferr : in STD_LOGIC;
    gmii_tx_er_out_ch1 : in STD_LOGIC;
    gmii_tx_en_out_ch1 : in STD_LOGIC;
    p_3_out_3 : in STD_LOGIC;
    gmii_tx_er_out_ch2 : in STD_LOGIC;
    gmii_tx_en_out_ch2 : in STD_LOGIC;
    p_3_out_4 : in STD_LOGIC;
    gmii_tx_er_out_ch3 : in STD_LOGIC;
    gmii_tx_en_out_ch3 : in STD_LOGIC;
    p_3_out_5 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    link_timer_value_ch0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    phyad_ch0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I2 : in STD_LOGIC;
    link_timer_value_ch1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    phyad_ch1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I3 : in STD_LOGIC;
    link_timer_value_ch2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    phyad_ch2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I4 : in STD_LOGIC;
    link_timer_value_ch3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    phyad_ch3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_rxcharisk_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxnotintable_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxdisperr_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxchariscomma_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    signal_detect : in STD_LOGIC;
    mdc_ch0 : in STD_LOGIC;
    mdio_i_ch0 : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mdc_ch1 : in STD_LOGIC;
    mdio_i_ch1 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mdc_ch2 : in STD_LOGIC;
    mdio_i_ch2 : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mdc_ch3 : in STD_LOGIC;
    mdio_i_ch3 : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end quadsgmiiQSGMII_GEN;

architecture STRUCTURE of quadsgmiiQSGMII_GEN is
  signal ENABLEALIGN0 : STD_LOGIC;
  signal MGT_RX_RESET1_in : STD_LOGIC;
  signal MGT_RX_RESET3_in : STD_LOGIC;
  signal \^o1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal POWERDOWN0 : STD_LOGIC;
  signal RXBUFERR : STD_LOGIC;
  signal RXCHARISCOMMA_CH0 : STD_LOGIC;
  signal RXCHARISCOMMA_CH1 : STD_LOGIC;
  signal RXCHARISCOMMA_CH2 : STD_LOGIC;
  signal RXCHARISCOMMA_CH3 : STD_LOGIC;
  signal RXCHARISCOMMA_REC : STD_LOGIC;
  signal RXCHARISK_CH0 : STD_LOGIC;
  signal RXCHARISK_CH1 : STD_LOGIC;
  signal RXCHARISK_CH2 : STD_LOGIC;
  signal RXCHARISK_CH3 : STD_LOGIC;
  signal RXCHARISK_REC : STD_LOGIC;
  signal RXDATA_REC : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RXDISPERR_CH0 : STD_LOGIC;
  signal RXDISPERR_CH1 : STD_LOGIC;
  signal RXDISPERR_CH2 : STD_LOGIC;
  signal RXDISPERR_CH3 : STD_LOGIC;
  signal RXDISPERR_REC : STD_LOGIC;
  signal RXNOTINTABLE_CH0 : STD_LOGIC;
  signal RXNOTINTABLE_CH1 : STD_LOGIC;
  signal RXNOTINTABLE_CH2 : STD_LOGIC;
  signal RXNOTINTABLE_CH3 : STD_LOGIC;
  signal RXNOTINTABLE_REC : STD_LOGIC;
  signal RXRECRESET : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_0_ALIGNER_I : STD_LOGIC;
  signal n_0_GPCS_PMA_GEN_i3 : STD_LOGIC;
  signal n_0_reclock_rxreset0 : STD_LOGIC;
  signal n_0_reclock_rxreset2 : STD_LOGIC;
  signal n_0_reclock_rxreset3 : STD_LOGIC;
  signal n_10_ALIGNER_I : STD_LOGIC;
  signal n_10_RX_ELASTIC_BUFFER_I0 : STD_LOGIC;
  signal n_10_RX_ELASTIC_BUFFER_I1 : STD_LOGIC;
  signal n_10_RX_ELASTIC_BUFFER_I2 : STD_LOGIC;
  signal n_10_RX_ELASTIC_BUFFER_I3 : STD_LOGIC;
  signal n_11_RX_ELASTIC_BUFFER_I0 : STD_LOGIC;
  signal n_11_RX_ELASTIC_BUFFER_I1 : STD_LOGIC;
  signal n_11_RX_ELASTIC_BUFFER_I2 : STD_LOGIC;
  signal n_11_RX_ELASTIC_BUFFER_I3 : STD_LOGIC;
  signal n_12_ALIGNER_I : STD_LOGIC;
  signal n_12_RX_ELASTIC_BUFFER_I0 : STD_LOGIC;
  signal n_12_RX_ELASTIC_BUFFER_I1 : STD_LOGIC;
  signal n_12_RX_ELASTIC_BUFFER_I2 : STD_LOGIC;
  signal n_12_RX_ELASTIC_BUFFER_I3 : STD_LOGIC;
  signal n_13_ALIGNER_I : STD_LOGIC;
  signal n_13_RX_ELASTIC_BUFFER_I0 : STD_LOGIC;
  signal n_13_RX_ELASTIC_BUFFER_I1 : STD_LOGIC;
  signal n_13_RX_ELASTIC_BUFFER_I2 : STD_LOGIC;
  signal n_13_RX_ELASTIC_BUFFER_I3 : STD_LOGIC;
  signal n_14_ALIGNER_I : STD_LOGIC;
  signal n_14_RX_ELASTIC_BUFFER_I0 : STD_LOGIC;
  signal n_14_RX_ELASTIC_BUFFER_I1 : STD_LOGIC;
  signal n_14_RX_ELASTIC_BUFFER_I2 : STD_LOGIC;
  signal n_14_RX_ELASTIC_BUFFER_I3 : STD_LOGIC;
  signal n_15_RX_ELASTIC_BUFFER_I1 : STD_LOGIC;
  signal n_15_RX_ELASTIC_BUFFER_I2 : STD_LOGIC;
  signal n_15_RX_ELASTIC_BUFFER_I3 : STD_LOGIC;
  signal n_16_ALIGNER_I : STD_LOGIC;
  signal n_17_ALIGNER_I : STD_LOGIC;
  signal n_17_GPCS_PMA_GEN_i1 : STD_LOGIC;
  signal n_17_GPCS_PMA_GEN_i2 : STD_LOGIC;
  signal n_17_GPCS_PMA_GEN_i3 : STD_LOGIC;
  signal n_18_ALIGNER_I : STD_LOGIC;
  signal n_18_GPCS_PMA_GEN_i0 : STD_LOGIC;
  signal n_19_ALIGNER_I : STD_LOGIC;
  signal n_19_GPCS_PMA_GEN_i2 : STD_LOGIC;
  signal n_19_GPCS_PMA_GEN_i3 : STD_LOGIC;
  signal n_1_ALIGNER_I : STD_LOGIC;
  signal n_20_ALIGNER_I : STD_LOGIC;
  signal n_20_GPCS_PMA_GEN_i0 : STD_LOGIC;
  signal n_21_ALIGNER_I : STD_LOGIC;
  signal n_21_GPCS_PMA_GEN_i2 : STD_LOGIC;
  signal n_21_GPCS_PMA_GEN_i3 : STD_LOGIC;
  signal n_22_ALIGNER_I : STD_LOGIC;
  signal n_22_GPCS_PMA_GEN_i0 : STD_LOGIC;
  signal n_23_ALIGNER_I : STD_LOGIC;
  signal n_24_ALIGNER_I : STD_LOGIC;
  signal n_25_ALIGNER_I : STD_LOGIC;
  signal n_25_GPCS_PMA_GEN_i0 : STD_LOGIC;
  signal n_25_GPCS_PMA_GEN_i1 : STD_LOGIC;
  signal n_26_ALIGNER_I : STD_LOGIC;
  signal n_26_GPCS_PMA_GEN_i0 : STD_LOGIC;
  signal n_27_ALIGNER_I : STD_LOGIC;
  signal n_27_GPCS_PMA_GEN_i0 : STD_LOGIC;
  signal n_28_ALIGNER_I : STD_LOGIC;
  signal n_28_GPCS_PMA_GEN_i0 : STD_LOGIC;
  signal n_29_ALIGNER_I : STD_LOGIC;
  signal n_29_GPCS_PMA_GEN_i0 : STD_LOGIC;
  signal n_2_ALIGNER_I : STD_LOGIC;
  signal n_30_ALIGNER_I : STD_LOGIC;
  signal n_30_GPCS_PMA_GEN_i0 : STD_LOGIC;
  signal n_31_ALIGNER_I : STD_LOGIC;
  signal n_31_GPCS_PMA_GEN_i0 : STD_LOGIC;
  signal n_32_ALIGNER_I : STD_LOGIC;
  signal n_32_GPCS_PMA_GEN_i0 : STD_LOGIC;
  signal n_32_GPCS_PMA_GEN_i2 : STD_LOGIC;
  signal n_32_GPCS_PMA_GEN_i3 : STD_LOGIC;
  signal n_33_ALIGNER_I : STD_LOGIC;
  signal n_33_GPCS_PMA_GEN_i2 : STD_LOGIC;
  signal n_33_GPCS_PMA_GEN_i3 : STD_LOGIC;
  signal n_34_ALIGNER_I : STD_LOGIC;
  signal n_34_GPCS_PMA_GEN_i1 : STD_LOGIC;
  signal n_34_GPCS_PMA_GEN_i2 : STD_LOGIC;
  signal n_34_GPCS_PMA_GEN_i3 : STD_LOGIC;
  signal n_35_ALIGNER_I : STD_LOGIC;
  signal n_35_GPCS_PMA_GEN_i1 : STD_LOGIC;
  signal n_35_GPCS_PMA_GEN_i2 : STD_LOGIC;
  signal n_35_GPCS_PMA_GEN_i3 : STD_LOGIC;
  signal n_36_ALIGNER_I : STD_LOGIC;
  signal n_36_GPCS_PMA_GEN_i1 : STD_LOGIC;
  signal n_36_GPCS_PMA_GEN_i2 : STD_LOGIC;
  signal n_36_GPCS_PMA_GEN_i3 : STD_LOGIC;
  signal n_37_ALIGNER_I : STD_LOGIC;
  signal n_37_GPCS_PMA_GEN_i1 : STD_LOGIC;
  signal n_37_GPCS_PMA_GEN_i2 : STD_LOGIC;
  signal n_37_GPCS_PMA_GEN_i3 : STD_LOGIC;
  signal n_38_ALIGNER_I : STD_LOGIC;
  signal n_38_GPCS_PMA_GEN_i1 : STD_LOGIC;
  signal n_38_GPCS_PMA_GEN_i2 : STD_LOGIC;
  signal n_38_GPCS_PMA_GEN_i3 : STD_LOGIC;
  signal n_39_ALIGNER_I : STD_LOGIC;
  signal n_39_GPCS_PMA_GEN_i1 : STD_LOGIC;
  signal n_39_GPCS_PMA_GEN_i2 : STD_LOGIC;
  signal n_39_GPCS_PMA_GEN_i3 : STD_LOGIC;
  signal n_40_GPCS_PMA_GEN_i1 : STD_LOGIC;
  signal n_41_GPCS_PMA_GEN_i1 : STD_LOGIC;
  signal n_4_ALIGNER_I : STD_LOGIC;
  signal n_4_RX_ELASTIC_BUFFER_I0 : STD_LOGIC;
  signal n_4_RX_ELASTIC_BUFFER_I1 : STD_LOGIC;
  signal n_4_RX_ELASTIC_BUFFER_I2 : STD_LOGIC;
  signal n_4_RX_ELASTIC_BUFFER_I3 : STD_LOGIC;
  signal n_5_ALIGNER_I : STD_LOGIC;
  signal n_5_RX_ELASTIC_BUFFER_I0 : STD_LOGIC;
  signal n_5_RX_ELASTIC_BUFFER_I1 : STD_LOGIC;
  signal n_5_RX_ELASTIC_BUFFER_I2 : STD_LOGIC;
  signal n_5_RX_ELASTIC_BUFFER_I3 : STD_LOGIC;
  signal n_6_ALIGNER_I : STD_LOGIC;
  signal n_6_RX_ELASTIC_BUFFER_I0 : STD_LOGIC;
  signal n_6_RX_ELASTIC_BUFFER_I1 : STD_LOGIC;
  signal n_6_RX_ELASTIC_BUFFER_I2 : STD_LOGIC;
  signal n_6_RX_ELASTIC_BUFFER_I3 : STD_LOGIC;
  signal n_7_RX_ELASTIC_BUFFER_I0 : STD_LOGIC;
  signal n_7_RX_ELASTIC_BUFFER_I1 : STD_LOGIC;
  signal n_7_RX_ELASTIC_BUFFER_I2 : STD_LOGIC;
  signal n_7_RX_ELASTIC_BUFFER_I3 : STD_LOGIC;
  signal n_8_ALIGNER_I : STD_LOGIC;
  signal n_8_RX_ELASTIC_BUFFER_I0 : STD_LOGIC;
  signal n_8_RX_ELASTIC_BUFFER_I1 : STD_LOGIC;
  signal n_8_RX_ELASTIC_BUFFER_I2 : STD_LOGIC;
  signal n_8_RX_ELASTIC_BUFFER_I3 : STD_LOGIC;
  signal n_9_ALIGNER_I : STD_LOGIC;
  signal n_9_RX_ELASTIC_BUFFER_I0 : STD_LOGIC;
  signal n_9_RX_ELASTIC_BUFFER_I1 : STD_LOGIC;
  signal n_9_RX_ELASTIC_BUFFER_I2 : STD_LOGIC;
  signal n_9_RX_ELASTIC_BUFFER_I3 : STD_LOGIC;
  signal reset_in : STD_LOGIC;
  signal reset_in2_out : STD_LOGIC;
  signal reset_in4_out : STD_LOGIC;
  signal \^status_vector_ch0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^status_vector_ch2\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^status_vector_ch3\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of reclock_rxreset0 : label is true;
  attribute INITIALISE : string;
  attribute INITIALISE of reclock_rxreset0 : label is "2'b11";
  attribute DONT_TOUCH of reclock_rxreset1 : label is true;
  attribute INITIALISE of reclock_rxreset1 : label is "2'b11";
  attribute DONT_TOUCH of reclock_rxreset2 : label is true;
  attribute INITIALISE of reclock_rxreset2 : label is "2'b11";
  attribute DONT_TOUCH of reclock_rxreset3 : label is true;
  attribute INITIALISE of reclock_rxreset3 : label is "2'b11";
begin
  O1(0) <= \^o1\(0);
  SR(0) <= \^sr\(0);
  status_vector_ch0(12 downto 0) <= \^status_vector_ch0\(12 downto 0);
  status_vector_ch2(12 downto 0) <= \^status_vector_ch2\(12 downto 0);
  status_vector_ch3(12 downto 0) <= \^status_vector_ch3\(12 downto 0);
AGGREGATOR_I: entity work.quadsgmiiAGGREGATOR
    port map (
      D(3) => n_17_GPCS_PMA_GEN_i3,
      D(2) => n_17_GPCS_PMA_GEN_i2,
      D(1) => n_17_GPCS_PMA_GEN_i1,
      D(0) => n_18_GPCS_PMA_GEN_i0,
      ENABLEALIGN => ENABLEALIGN,
      ENABLEALIGN0 => ENABLEALIGN0,
      I1 => \^o1\(0),
      I10 => n_36_GPCS_PMA_GEN_i2,
      I11 => n_37_GPCS_PMA_GEN_i2,
      I12 => n_38_GPCS_PMA_GEN_i2,
      I13 => n_39_GPCS_PMA_GEN_i2,
      I14 => n_37_GPCS_PMA_GEN_i1,
      I15 => n_38_GPCS_PMA_GEN_i1,
      I16 => n_39_GPCS_PMA_GEN_i1,
      I17 => n_40_GPCS_PMA_GEN_i1,
      I18 => n_41_GPCS_PMA_GEN_i1,
      I19 => n_31_GPCS_PMA_GEN_i0,
      I2 => n_25_GPCS_PMA_GEN_i1,
      I20 => n_32_GPCS_PMA_GEN_i0,
      I21 => n_25_GPCS_PMA_GEN_i0,
      I22 => n_26_GPCS_PMA_GEN_i0,
      I3(0) => n_30_GPCS_PMA_GEN_i0,
      I4 => n_35_GPCS_PMA_GEN_i3,
      I5 => n_36_GPCS_PMA_GEN_i3,
      I6 => n_37_GPCS_PMA_GEN_i3,
      I7 => n_38_GPCS_PMA_GEN_i3,
      I8 => n_39_GPCS_PMA_GEN_i3,
      I9 => n_35_GPCS_PMA_GEN_i2,
      O3(2) => n_34_GPCS_PMA_GEN_i1,
      O3(1) => n_35_GPCS_PMA_GEN_i1,
      O3(0) => n_36_GPCS_PMA_GEN_i1,
      O4(2) => n_32_GPCS_PMA_GEN_i2,
      O4(1) => n_33_GPCS_PMA_GEN_i2,
      O4(0) => n_34_GPCS_PMA_GEN_i2,
      O5(2) => n_32_GPCS_PMA_GEN_i3,
      O5(1) => n_33_GPCS_PMA_GEN_i3,
      O5(0) => n_34_GPCS_PMA_GEN_i3,
      O8(2) => n_27_GPCS_PMA_GEN_i0,
      O8(1) => n_28_GPCS_PMA_GEN_i0,
      O8(0) => n_29_GPCS_PMA_GEN_i0,
      POWERDOWN0 => POWERDOWN0,
      TXCHARISK(3 downto 0) => TXCHARISK(3 downto 0),
      TXPD(1 downto 0) => TXPD(1 downto 0),
      txdata(31 downto 0) => txdata(31 downto 0),
      userclk2 => userclk2
    );
ALIGNER_I: entity work.quadsgmiiALIGNER
    port map (
      RESET => n_0_reclock_rxreset0,
      RXCHARISCOMMA_CH0 => RXCHARISCOMMA_REC,
      RXCHARISCOMMA_CH1 => n_2_ALIGNER_I,
      RXCHARISCOMMA_CH2 => n_1_ALIGNER_I,
      RXCHARISCOMMA_CH3 => n_0_ALIGNER_I,
      RXCHARISK_CH0 => RXCHARISK_REC,
      RXCHARISK_CH1 => n_14_ALIGNER_I,
      RXCHARISK_CH2 => n_13_ALIGNER_I,
      RXCHARISK_CH3 => n_12_ALIGNER_I,
      RXDATA_CH0(7 downto 0) => RXDATA_REC(7 downto 0),
      RXDATA_CH1(7) => n_32_ALIGNER_I,
      RXDATA_CH1(6) => n_33_ALIGNER_I,
      RXDATA_CH1(5) => n_34_ALIGNER_I,
      RXDATA_CH1(4) => n_35_ALIGNER_I,
      RXDATA_CH1(3) => n_36_ALIGNER_I,
      RXDATA_CH1(2) => n_37_ALIGNER_I,
      RXDATA_CH1(1) => n_38_ALIGNER_I,
      RXDATA_CH1(0) => n_39_ALIGNER_I,
      RXDATA_CH2(7) => n_24_ALIGNER_I,
      RXDATA_CH2(6) => n_25_ALIGNER_I,
      RXDATA_CH2(5) => n_26_ALIGNER_I,
      RXDATA_CH2(4) => n_27_ALIGNER_I,
      RXDATA_CH2(3) => n_28_ALIGNER_I,
      RXDATA_CH2(2) => n_29_ALIGNER_I,
      RXDATA_CH2(1) => n_30_ALIGNER_I,
      RXDATA_CH2(0) => n_31_ALIGNER_I,
      RXDATA_CH3(7) => n_16_ALIGNER_I,
      RXDATA_CH3(6) => n_17_ALIGNER_I,
      RXDATA_CH3(5) => n_18_ALIGNER_I,
      RXDATA_CH3(4) => n_19_ALIGNER_I,
      RXDATA_CH3(3) => n_20_ALIGNER_I,
      RXDATA_CH3(2) => n_21_ALIGNER_I,
      RXDATA_CH3(1) => n_22_ALIGNER_I,
      RXDATA_CH3(0) => n_23_ALIGNER_I,
      RXDISPERR_CH0 => RXDISPERR_REC,
      RXDISPERR_CH1 => n_6_ALIGNER_I,
      RXDISPERR_CH2 => n_5_ALIGNER_I,
      RXDISPERR_CH3 => n_4_ALIGNER_I,
      RXNOTINTABLE_CH0 => RXNOTINTABLE_REC,
      RXNOTINTABLE_CH1 => n_10_ALIGNER_I,
      RXNOTINTABLE_CH2 => n_9_ALIGNER_I,
      RXNOTINTABLE_CH3 => n_8_ALIGNER_I,
      gt0_rxchariscomma_out(3 downto 0) => gt0_rxchariscomma_out(3 downto 0),
      gt0_rxcharisk_out(3 downto 0) => gt0_rxcharisk_out(3 downto 0),
      gt0_rxdisperr_out(3 downto 0) => gt0_rxdisperr_out(3 downto 0),
      gt0_rxnotintable_out(3 downto 0) => gt0_rxnotintable_out(3 downto 0),
      rxdata(31 downto 0) => rxdata(31 downto 0),
      rxuserclk2 => rxuserclk2
    );
GPCS_PMA_GEN_i0: entity work.\quadsgmiiGPCS_PMA_GEN__parameterized0\
    port map (
      D(0) => n_18_GPCS_PMA_GEN_i0,
      I1 => I1,
      I2(2) => n_4_RX_ELASTIC_BUFFER_I0,
      I2(1) => n_5_RX_ELASTIC_BUFFER_I0,
      I2(0) => n_6_RX_ELASTIC_BUFFER_I0,
      I3 => n_0_GPCS_PMA_GEN_i3,
      I5(7 downto 0) => I5(7 downto 0),
      MGT_RX_RESET1_in => MGT_RX_RESET1_in,
      MGT_RX_RESET3_in => MGT_RX_RESET3_in,
      O1 => \^o1\(0),
      O10 => n_31_GPCS_PMA_GEN_i0,
      O11 => n_32_GPCS_PMA_GEN_i0,
      O12(7 downto 0) => Q(7 downto 0),
      O13(0) => reset_in2_out,
      O14(0) => reset_in,
      O2 => \^sr\(0),
      O3 => O2,
      O4 => n_20_GPCS_PMA_GEN_i0,
      O5 => n_22_GPCS_PMA_GEN_i0,
      O6 => n_25_GPCS_PMA_GEN_i0,
      O7 => n_26_GPCS_PMA_GEN_i0,
      O8(2) => n_27_GPCS_PMA_GEN_i0,
      O8(1) => n_28_GPCS_PMA_GEN_i0,
      O8(0) => n_29_GPCS_PMA_GEN_i0,
      O9(0) => n_30_GPCS_PMA_GEN_i0,
      Q(7) => n_7_RX_ELASTIC_BUFFER_I0,
      Q(6) => n_8_RX_ELASTIC_BUFFER_I0,
      Q(5) => n_9_RX_ELASTIC_BUFFER_I0,
      Q(4) => n_10_RX_ELASTIC_BUFFER_I0,
      Q(3) => n_11_RX_ELASTIC_BUFFER_I0,
      Q(2) => n_12_RX_ELASTIC_BUFFER_I0,
      Q(1) => n_13_RX_ELASTIC_BUFFER_I0,
      Q(0) => n_14_RX_ELASTIC_BUFFER_I0,
      RXBUFERR => RXBUFERR,
      RXCHARISCOMMA_USR => RXCHARISCOMMA_CH0,
      RXCHARISK_USR => RXCHARISK_CH0,
      RXDISPERR_USR => RXDISPERR_CH0,
      RXNOTINTABLE_USR => RXNOTINTABLE_CH0,
      SOFT_RESET => SOFT_RESET,
      SS(0) => reset_in4_out,
      an_interrupt_ch0 => an_interrupt_ch0,
      gmii_rx_dv_ch0_int => gmii_rx_dv_ch0_int,
      gmii_rx_er_ch0_int => gmii_rx_er_ch0_int,
      gmii_tx_en_out_ch0 => gmii_tx_en_out_ch0,
      gmii_tx_er_out_ch0 => gmii_tx_er_out_ch0,
      link_timer_value_ch0(8 downto 0) => link_timer_value_ch0(8 downto 0),
      mdc_ch0 => mdc_ch0,
      mdio_i_ch0 => mdio_i_ch0,
      mdio_o_ch0 => mdio_o_ch0,
      mdio_t_ch0 => mdio_t_ch0,
      p_3_out => p_3_out,
      phyad_ch0(4 downto 0) => phyad_ch0(4 downto 0),
      signal_detect => signal_detect,
      status_vector_ch0(12 downto 0) => \^status_vector_ch0\(12 downto 0),
      txbuferr => txbuferr,
      userclk2 => userclk2
    );
GPCS_PMA_GEN_i1: entity work.\quadsgmiiGPCS_PMA_GEN__parameterized0_15\
    port map (
      D(0) => n_17_GPCS_PMA_GEN_i1,
      ENABLEALIGN0 => ENABLEALIGN0,
      I1 => n_15_RX_ELASTIC_BUFFER_I1,
      I10(7 downto 0) => I6(7 downto 0),
      I2 => I2,
      I3 => n_21_GPCS_PMA_GEN_i2,
      I4 => n_22_GPCS_PMA_GEN_i0,
      I5 => n_21_GPCS_PMA_GEN_i3,
      I6 => n_19_GPCS_PMA_GEN_i2,
      I7 => n_20_GPCS_PMA_GEN_i0,
      I8 => n_19_GPCS_PMA_GEN_i3,
      I9(2) => n_4_RX_ELASTIC_BUFFER_I1,
      I9(1) => n_5_RX_ELASTIC_BUFFER_I1,
      I9(0) => n_6_RX_ELASTIC_BUFFER_I1,
      MGT_RX_RESET3_in => MGT_RX_RESET3_in,
      O1 => O3,
      O2 => n_25_GPCS_PMA_GEN_i1,
      O3(2) => n_34_GPCS_PMA_GEN_i1,
      O3(1) => n_35_GPCS_PMA_GEN_i1,
      O3(0) => n_36_GPCS_PMA_GEN_i1,
      O4 => n_37_GPCS_PMA_GEN_i1,
      O5 => n_38_GPCS_PMA_GEN_i1,
      O6(7 downto 0) => O6(7 downto 0),
      O7 => n_39_GPCS_PMA_GEN_i1,
      O8 => n_40_GPCS_PMA_GEN_i1,
      O9 => n_41_GPCS_PMA_GEN_i1,
      POWERDOWN0 => POWERDOWN0,
      Q(7) => n_7_RX_ELASTIC_BUFFER_I1,
      Q(6) => n_8_RX_ELASTIC_BUFFER_I1,
      Q(5) => n_9_RX_ELASTIC_BUFFER_I1,
      Q(4) => n_10_RX_ELASTIC_BUFFER_I1,
      Q(3) => n_11_RX_ELASTIC_BUFFER_I1,
      Q(2) => n_12_RX_ELASTIC_BUFFER_I1,
      Q(1) => n_13_RX_ELASTIC_BUFFER_I1,
      Q(0) => n_14_RX_ELASTIC_BUFFER_I1,
      RXCHARISCOMMA_USR => RXCHARISCOMMA_CH1,
      RXCHARISK_USR => RXCHARISK_CH1,
      RXDISPERR_USR => RXDISPERR_CH1,
      RXNOTINTABLE_USR => RXNOTINTABLE_CH1,
      SOFT_RESET_0 => SOFT_RESET_0,
      an_interrupt_ch1 => an_interrupt_ch1,
      data_valid => data_valid,
      gmii_rx_dv_ch1_int => gmii_rx_dv_ch1_int,
      gmii_rx_er_ch1_int => gmii_rx_er_ch1_int,
      gmii_tx_en_out_ch1 => gmii_tx_en_out_ch1,
      gmii_tx_er_out_ch1 => gmii_tx_er_out_ch1,
      link_timer_value_ch1(8 downto 0) => link_timer_value_ch1(8 downto 0),
      mdc_ch1 => mdc_ch1,
      mdio_i_ch1 => mdio_i_ch1,
      mdio_o_ch1 => mdio_o_ch1,
      mdio_t_ch1 => mdio_t_ch1,
      p_3_out_3 => p_3_out_3,
      phyad_ch1(4 downto 0) => phyad_ch1(4 downto 0),
      signal_detect => signal_detect,
      status_vector_ch0(0) => \^status_vector_ch0\(1),
      status_vector_ch1(12 downto 0) => status_vector_ch1(12 downto 0),
      status_vector_ch2(0) => \^status_vector_ch2\(1),
      status_vector_ch3(0) => \^status_vector_ch3\(1),
      txbuferr => txbuferr,
      userclk2 => userclk2
    );
GPCS_PMA_GEN_i2: entity work.\quadsgmiiGPCS_PMA_GEN__parameterized0_16\
    port map (
      D(0) => n_17_GPCS_PMA_GEN_i2,
      I1 => n_15_RX_ELASTIC_BUFFER_I2,
      I2(2) => n_4_RX_ELASTIC_BUFFER_I2,
      I2(1) => n_5_RX_ELASTIC_BUFFER_I2,
      I2(0) => n_6_RX_ELASTIC_BUFFER_I2,
      I3 => I3,
      I7(7 downto 0) => I7(7 downto 0),
      MGT_RX_RESET1_in => MGT_RX_RESET1_in,
      O1 => O4,
      O10 => n_39_GPCS_PMA_GEN_i2,
      O2 => n_19_GPCS_PMA_GEN_i2,
      O3 => n_21_GPCS_PMA_GEN_i2,
      O4(2) => n_32_GPCS_PMA_GEN_i2,
      O4(1) => n_33_GPCS_PMA_GEN_i2,
      O4(0) => n_34_GPCS_PMA_GEN_i2,
      O5 => n_35_GPCS_PMA_GEN_i2,
      O6 => n_36_GPCS_PMA_GEN_i2,
      O7(7 downto 0) => O7(7 downto 0),
      O8 => n_37_GPCS_PMA_GEN_i2,
      O9 => n_38_GPCS_PMA_GEN_i2,
      Q(7) => n_7_RX_ELASTIC_BUFFER_I2,
      Q(6) => n_8_RX_ELASTIC_BUFFER_I2,
      Q(5) => n_9_RX_ELASTIC_BUFFER_I2,
      Q(4) => n_10_RX_ELASTIC_BUFFER_I2,
      Q(3) => n_11_RX_ELASTIC_BUFFER_I2,
      Q(2) => n_12_RX_ELASTIC_BUFFER_I2,
      Q(1) => n_13_RX_ELASTIC_BUFFER_I2,
      Q(0) => n_14_RX_ELASTIC_BUFFER_I2,
      RXCHARISCOMMA_USR => RXCHARISCOMMA_CH2,
      RXCHARISK_USR => RXCHARISK_CH2,
      RXDISPERR_USR => RXDISPERR_CH2,
      RXNOTINTABLE_USR => RXNOTINTABLE_CH2,
      SOFT_RESET_1 => SOFT_RESET_1,
      an_interrupt_ch2 => an_interrupt_ch2,
      gmii_rx_dv_ch2_int => gmii_rx_dv_ch2_int,
      gmii_rx_er_ch2_int => gmii_rx_er_ch2_int,
      gmii_tx_en_out_ch2 => gmii_tx_en_out_ch2,
      gmii_tx_er_out_ch2 => gmii_tx_er_out_ch2,
      link_timer_value_ch2(8 downto 0) => link_timer_value_ch2(8 downto 0),
      mdc_ch2 => mdc_ch2,
      mdio_i_ch2 => mdio_i_ch2,
      mdio_o_ch2 => mdio_o_ch2,
      mdio_t_ch2 => mdio_t_ch2,
      p_3_out_4 => p_3_out_4,
      phyad_ch2(4 downto 0) => phyad_ch2(4 downto 0),
      signal_detect => signal_detect,
      status_vector_ch2(12 downto 0) => \^status_vector_ch2\(12 downto 0),
      txbuferr => txbuferr,
      userclk2 => userclk2
    );
GPCS_PMA_GEN_i3: entity work.\quadsgmiiGPCS_PMA_GEN__parameterized0_17\
    port map (
      D(0) => n_17_GPCS_PMA_GEN_i3,
      I1 => n_15_RX_ELASTIC_BUFFER_I3,
      I2(2) => n_4_RX_ELASTIC_BUFFER_I3,
      I2(1) => n_5_RX_ELASTIC_BUFFER_I3,
      I2(0) => n_6_RX_ELASTIC_BUFFER_I3,
      I4 => I4,
      I8(7 downto 0) => I8(7 downto 0),
      O1 => n_0_GPCS_PMA_GEN_i3,
      O10 => n_38_GPCS_PMA_GEN_i3,
      O11 => n_39_GPCS_PMA_GEN_i3,
      O2 => O5,
      O3 => n_19_GPCS_PMA_GEN_i3,
      O4 => n_21_GPCS_PMA_GEN_i3,
      O5(2) => n_32_GPCS_PMA_GEN_i3,
      O5(1) => n_33_GPCS_PMA_GEN_i3,
      O5(0) => n_34_GPCS_PMA_GEN_i3,
      O6 => n_35_GPCS_PMA_GEN_i3,
      O7 => n_36_GPCS_PMA_GEN_i3,
      O8(7 downto 0) => O8(7 downto 0),
      O9 => n_37_GPCS_PMA_GEN_i3,
      Q(7) => n_7_RX_ELASTIC_BUFFER_I3,
      Q(6) => n_8_RX_ELASTIC_BUFFER_I3,
      Q(5) => n_9_RX_ELASTIC_BUFFER_I3,
      Q(4) => n_10_RX_ELASTIC_BUFFER_I3,
      Q(3) => n_11_RX_ELASTIC_BUFFER_I3,
      Q(2) => n_12_RX_ELASTIC_BUFFER_I3,
      Q(1) => n_13_RX_ELASTIC_BUFFER_I3,
      Q(0) => n_14_RX_ELASTIC_BUFFER_I3,
      RXCHARISCOMMA_USR => RXCHARISCOMMA_CH3,
      RXCHARISK_USR => RXCHARISK_CH3,
      RXDISPERR_USR => RXDISPERR_CH3,
      RXNOTINTABLE_USR => RXNOTINTABLE_CH3,
      SOFT_RESET_2 => SOFT_RESET_2,
      an_interrupt_ch3 => an_interrupt_ch3,
      gmii_rx_dv_ch3_int => gmii_rx_dv_ch3_int,
      gmii_rx_er_ch3_int => gmii_rx_er_ch3_int,
      gmii_tx_en_out_ch3 => gmii_tx_en_out_ch3,
      gmii_tx_er_out_ch3 => gmii_tx_er_out_ch3,
      link_timer_value_ch3(8 downto 0) => link_timer_value_ch3(8 downto 0),
      mdc_ch3 => mdc_ch3,
      mdio_i_ch3 => mdio_i_ch3,
      mdio_o_ch3 => mdio_o_ch3,
      mdio_t_ch3 => mdio_t_ch3,
      p_3_out_5 => p_3_out_5,
      phyad_ch3(4 downto 0) => phyad_ch3(4 downto 0),
      signal_detect => signal_detect,
      status_vector_ch3(12 downto 0) => \^status_vector_ch3\(12 downto 0),
      txbuferr => txbuferr,
      userclk2 => userclk2
    );
RX_ELASTIC_BUFFER_I0: entity work.quadsgmiiQSGMII_RX_ELASTIC_BUFFER
    port map (
      I1 => \^sr\(0),
      I2(2) => n_4_RX_ELASTIC_BUFFER_I0,
      I2(1) => n_5_RX_ELASTIC_BUFFER_I0,
      I2(0) => n_6_RX_ELASTIC_BUFFER_I0,
      I3(0) => RXCHARISK_REC,
      I4(0) => RXDISPERR_REC,
      I5(0) => RXNOTINTABLE_REC,
      I6(7 downto 0) => RXDATA_REC(7 downto 0),
      Q(0) => RXCHARISCOMMA_REC,
      RXBUFERR => RXBUFERR,
      RXCHARISCOMMA_USR => RXCHARISCOMMA_CH0,
      RXCHARISK_USR => RXCHARISK_CH0,
      RXDATA_USR(7) => n_7_RX_ELASTIC_BUFFER_I0,
      RXDATA_USR(6) => n_8_RX_ELASTIC_BUFFER_I0,
      RXDATA_USR(5) => n_9_RX_ELASTIC_BUFFER_I0,
      RXDATA_USR(4) => n_10_RX_ELASTIC_BUFFER_I0,
      RXDATA_USR(3) => n_11_RX_ELASTIC_BUFFER_I0,
      RXDATA_USR(2) => n_12_RX_ELASTIC_BUFFER_I0,
      RXDATA_USR(1) => n_13_RX_ELASTIC_BUFFER_I0,
      RXDATA_USR(0) => n_14_RX_ELASTIC_BUFFER_I0,
      RXDISPERR_USR => RXDISPERR_CH0,
      RXNOTINTABLE_USR => RXNOTINTABLE_CH0,
      SR(0) => n_0_reclock_rxreset0,
      rxuserclk2 => rxuserclk2,
      userclk2 => userclk2
    );
RX_ELASTIC_BUFFER_I1: entity work.quadsgmiiQSGMII_RX_ELASTIC_BUFFER_18
    port map (
      I1 => \^sr\(0),
      I2(0) => n_14_ALIGNER_I,
      I3(0) => n_6_ALIGNER_I,
      I4(0) => n_10_ALIGNER_I,
      I5(7) => n_32_ALIGNER_I,
      I5(6) => n_33_ALIGNER_I,
      I5(5) => n_34_ALIGNER_I,
      I5(4) => n_35_ALIGNER_I,
      I5(3) => n_36_ALIGNER_I,
      I5(2) => n_37_ALIGNER_I,
      I5(1) => n_38_ALIGNER_I,
      I5(0) => n_39_ALIGNER_I,
      I9(2) => n_4_RX_ELASTIC_BUFFER_I1,
      I9(1) => n_5_RX_ELASTIC_BUFFER_I1,
      I9(0) => n_6_RX_ELASTIC_BUFFER_I1,
      MGT_RX_RESET3_in => MGT_RX_RESET3_in,
      O1 => n_15_RX_ELASTIC_BUFFER_I1,
      Q(0) => n_2_ALIGNER_I,
      RXCHARISCOMMA_USR => RXCHARISCOMMA_CH1,
      RXCHARISK_USR => RXCHARISK_CH1,
      RXDATA_USR(7) => n_7_RX_ELASTIC_BUFFER_I1,
      RXDATA_USR(6) => n_8_RX_ELASTIC_BUFFER_I1,
      RXDATA_USR(5) => n_9_RX_ELASTIC_BUFFER_I1,
      RXDATA_USR(4) => n_10_RX_ELASTIC_BUFFER_I1,
      RXDATA_USR(3) => n_11_RX_ELASTIC_BUFFER_I1,
      RXDATA_USR(2) => n_12_RX_ELASTIC_BUFFER_I1,
      RXDATA_USR(1) => n_13_RX_ELASTIC_BUFFER_I1,
      RXDATA_USR(0) => n_14_RX_ELASTIC_BUFFER_I1,
      RXDISPERR_USR => RXDISPERR_CH1,
      RXNOTINTABLE_USR => RXNOTINTABLE_CH1,
      SR(0) => RXRECRESET,
      SS(0) => reset_in4_out,
      rxuserclk2 => rxuserclk2,
      userclk2 => userclk2
    );
RX_ELASTIC_BUFFER_I2: entity work.quadsgmiiQSGMII_RX_ELASTIC_BUFFER_19
    port map (
      I1 => \^sr\(0),
      I2(2) => n_4_RX_ELASTIC_BUFFER_I2,
      I2(1) => n_5_RX_ELASTIC_BUFFER_I2,
      I2(0) => n_6_RX_ELASTIC_BUFFER_I2,
      I3(0) => n_13_ALIGNER_I,
      I4(0) => n_5_ALIGNER_I,
      I5(0) => n_9_ALIGNER_I,
      I6(7) => n_24_ALIGNER_I,
      I6(6) => n_25_ALIGNER_I,
      I6(5) => n_26_ALIGNER_I,
      I6(4) => n_27_ALIGNER_I,
      I6(3) => n_28_ALIGNER_I,
      I6(2) => n_29_ALIGNER_I,
      I6(1) => n_30_ALIGNER_I,
      I6(0) => n_31_ALIGNER_I,
      MGT_RX_RESET1_in => MGT_RX_RESET1_in,
      O1 => n_15_RX_ELASTIC_BUFFER_I2,
      Q(0) => n_1_ALIGNER_I,
      RXCHARISCOMMA_USR => RXCHARISCOMMA_CH2,
      RXCHARISK_USR => RXCHARISK_CH2,
      RXDATA_USR(7) => n_7_RX_ELASTIC_BUFFER_I2,
      RXDATA_USR(6) => n_8_RX_ELASTIC_BUFFER_I2,
      RXDATA_USR(5) => n_9_RX_ELASTIC_BUFFER_I2,
      RXDATA_USR(4) => n_10_RX_ELASTIC_BUFFER_I2,
      RXDATA_USR(3) => n_11_RX_ELASTIC_BUFFER_I2,
      RXDATA_USR(2) => n_12_RX_ELASTIC_BUFFER_I2,
      RXDATA_USR(1) => n_13_RX_ELASTIC_BUFFER_I2,
      RXDATA_USR(0) => n_14_RX_ELASTIC_BUFFER_I2,
      RXDISPERR_USR => RXDISPERR_CH2,
      RXNOTINTABLE_USR => RXNOTINTABLE_CH2,
      SR(0) => n_0_reclock_rxreset2,
      SS(0) => reset_in2_out,
      rxuserclk2 => rxuserclk2,
      userclk2 => userclk2
    );
RX_ELASTIC_BUFFER_I3: entity work.quadsgmiiQSGMII_RX_ELASTIC_BUFFER_20
    port map (
      I1 => \^sr\(0),
      I2(2) => n_4_RX_ELASTIC_BUFFER_I3,
      I2(1) => n_5_RX_ELASTIC_BUFFER_I3,
      I2(0) => n_6_RX_ELASTIC_BUFFER_I3,
      I3 => n_0_GPCS_PMA_GEN_i3,
      I4(0) => n_12_ALIGNER_I,
      I5(0) => n_4_ALIGNER_I,
      I6(0) => n_8_ALIGNER_I,
      I7(7) => n_16_ALIGNER_I,
      I7(6) => n_17_ALIGNER_I,
      I7(5) => n_18_ALIGNER_I,
      I7(4) => n_19_ALIGNER_I,
      I7(3) => n_20_ALIGNER_I,
      I7(2) => n_21_ALIGNER_I,
      I7(1) => n_22_ALIGNER_I,
      I7(0) => n_23_ALIGNER_I,
      O1 => n_15_RX_ELASTIC_BUFFER_I3,
      Q(0) => n_0_ALIGNER_I,
      RXCHARISCOMMA_USR => RXCHARISCOMMA_CH3,
      RXCHARISK_USR => RXCHARISK_CH3,
      RXDATA_USR(7) => n_7_RX_ELASTIC_BUFFER_I3,
      RXDATA_USR(6) => n_8_RX_ELASTIC_BUFFER_I3,
      RXDATA_USR(5) => n_9_RX_ELASTIC_BUFFER_I3,
      RXDATA_USR(4) => n_10_RX_ELASTIC_BUFFER_I3,
      RXDATA_USR(3) => n_11_RX_ELASTIC_BUFFER_I3,
      RXDATA_USR(2) => n_12_RX_ELASTIC_BUFFER_I3,
      RXDATA_USR(1) => n_13_RX_ELASTIC_BUFFER_I3,
      RXDATA_USR(0) => n_14_RX_ELASTIC_BUFFER_I3,
      RXDISPERR_USR => RXDISPERR_CH3,
      RXNOTINTABLE_USR => RXNOTINTABLE_CH3,
      SR(0) => n_0_reclock_rxreset3,
      SS(0) => reset_in,
      rxuserclk2 => rxuserclk2,
      userclk2 => userclk2
    );
reclock_rxreset0: entity work.\quadsgmiiqsgmii_reset_sync__4\
    port map (
      CLK => rxuserclk2,
      RESET_IN => \^sr\(0),
      RESET_OUT => n_0_reclock_rxreset0
    );
reclock_rxreset1: entity work.\quadsgmiiqsgmii_reset_sync__5\
    port map (
      CLK => rxuserclk2,
      RESET_IN => reset_in4_out,
      RESET_OUT => RXRECRESET
    );
reclock_rxreset2: entity work.\quadsgmiiqsgmii_reset_sync__6\
    port map (
      CLK => rxuserclk2,
      RESET_IN => reset_in2_out,
      RESET_OUT => n_0_reclock_rxreset2
    );
reclock_rxreset3: entity work.quadsgmiiqsgmii_reset_sync
    port map (
      CLK => rxuserclk2,
      RESET_IN => reset_in,
      RESET_OUT => n_0_reclock_rxreset3
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_GTWIZARD is
  port (
    O1 : out STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gt0_rxbyteisaligned_out : out STD_LOGIC;
    gt0_rxbyterealign_out : out STD_LOGIC;
    gt0_rxcommadet_out : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxratedone_out : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    p_3_out_0 : out STD_LOGIC;
    p_3_out_1 : out STD_LOGIC;
    p_3_out_2 : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpen_in : in STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_rxdfeagcovrden_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxlpmen_in : in STD_LOGIC;
    encommaalign_rec : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    userclk : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    data_valid_reg2 : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    SOFT_RESET : in STD_LOGIC;
    reset : in STD_LOGIC;
    SOFT_RESET_3 : in STD_LOGIC;
    SOFT_RESET_4 : in STD_LOGIC;
    SOFT_RESET_5 : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC;
    gt0_gtrxreset_in : in STD_LOGIC;
    mgt_tx_reset : in STD_LOGIC;
    gt0_gttxreset_in : in STD_LOGIC
  );
end quadsgmiiquadsgmii_GTWIZARD;

architecture STRUCTURE of quadsgmiiquadsgmii_GTWIZARD is
begin
inst: entity work.quadsgmiiquadsgmii_GTWIZARD_init
    port map (
      O1 => O1,
      O2 => O2,
      O3 => O3,
      Q(3 downto 0) => Q(3 downto 0),
      SOFT_RESET => SOFT_RESET,
      SOFT_RESET_3 => SOFT_RESET_3,
      SOFT_RESET_4 => SOFT_RESET_4,
      SOFT_RESET_5 => SOFT_RESET_5,
      TXPD(1 downto 0) => TXPD(1 downto 0),
      data_valid_reg2 => data_valid_reg2,
      encommaalign_rec => encommaalign_rec,
      gt0_dmonitorout_out(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      gt0_drpaddr_in(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_drpdi_in(15 downto 0) => gt0_drpdi_in(15 downto 0),
      gt0_drpdo_out(15 downto 0) => gt0_drpdo_out(15 downto 0),
      gt0_drpen_in => gt0_drpen_in,
      gt0_drprdy_out => gt0_drprdy_out,
      gt0_drpwe_in => gt0_drpwe_in,
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_gtrxreset_in => gt0_gtrxreset_in,
      gt0_gttxreset_in => gt0_gttxreset_in,
      gt0_loopback_in(2 downto 0) => gt0_loopback_in(2 downto 0),
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxbufreset_in => gt0_rxbufreset_in,
      gt0_rxbufstatus_out(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      gt0_rxbyteisaligned_out => gt0_rxbyteisaligned_out,
      gt0_rxbyterealign_out => gt0_rxbyterealign_out,
      gt0_rxcdrhold_in => gt0_rxcdrhold_in,
      gt0_rxchariscomma_out(3 downto 0) => gt0_rxchariscomma_out(3 downto 0),
      gt0_rxcharisk_out(3 downto 0) => gt0_rxcharisk_out(3 downto 0),
      gt0_rxcommadet_out => gt0_rxcommadet_out,
      gt0_rxdfeagcovrden_in => gt0_rxdfeagcovrden_in,
      gt0_rxdfelpmreset_in => gt0_rxdfelpmreset_in,
      gt0_rxdisperr_out(3 downto 0) => gt0_rxdisperr_out(3 downto 0),
      gt0_rxlpmen_in => gt0_rxlpmen_in,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxnotintable_out(3 downto 0) => gt0_rxnotintable_out(3 downto 0),
      gt0_rxpcsreset_in => gt0_rxpcsreset_in,
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxpolarity_in => gt0_rxpolarity_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxrate_in(2 downto 0) => gt0_rxrate_in(2 downto 0),
      gt0_rxratedone_out => gt0_rxratedone_out,
      gt0_txbufstatus_out(1 downto 0) => gt0_txbufstatus_out(1 downto 0),
      gt0_txdiffctrl_in(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txpmareset_in => gt0_txpmareset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txpostcursor_in(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      gtrefclk => gtrefclk,
      independent_clock_bufg => independent_clock_bufg,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      p_3_out => p_3_out,
      p_3_out_0 => p_3_out_0,
      p_3_out_1 => p_3_out_1,
      p_3_out_2 => p_3_out_2,
      pma_reset => pma_reset,
      reset => reset,
      rxdata(31 downto 0) => rxdata(31 downto 0),
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      rxuserclk2 => rxuserclk2,
      txdata(31 downto 0) => txdata(31 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_qsgmii_adapt is
  port (
    O1 : out STD_LOGIC;
    gmii_tx_er_out_ch0 : out STD_LOGIC;
    gmii_txd_out_ch0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_out_ch0 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    gmii_tx_er_out_ch1 : out STD_LOGIC;
    gmii_txd_out_ch1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_out_ch1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    gmii_tx_er_out_ch2 : out STD_LOGIC;
    gmii_txd_out_ch2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_out_ch2 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    gmii_tx_er_out_ch3 : out STD_LOGIC;
    gmii_txd_out_ch3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_out_ch3 : out STD_LOGIC;
    sgmii_clk_en_ch0 : out STD_LOGIC;
    sgmii_clk_en_ch1 : out STD_LOGIC;
    sgmii_clk_en_ch2 : out STD_LOGIC;
    sgmii_clk_en_ch3 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    reset : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    speed_is_10_100_ch0 : in STD_LOGIC;
    speed_is_100_ch0 : in STD_LOGIC;
    speed_is_10_100_ch1 : in STD_LOGIC;
    speed_is_100_ch1 : in STD_LOGIC;
    speed_is_10_100_ch2 : in STD_LOGIC;
    speed_is_100_ch2 : in STD_LOGIC;
    speed_is_10_100_ch3 : in STD_LOGIC;
    speed_is_100_ch3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch0_int1 : in STD_LOGIC;
    gmii_tx_er_ch0_int1 : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch1_int1 : in STD_LOGIC;
    gmii_tx_er_ch1_int1 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch2_int1 : in STD_LOGIC;
    gmii_tx_er_ch2_int1 : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch3_int1 : in STD_LOGIC;
    gmii_tx_er_ch3_int1 : in STD_LOGIC
  );
end quadsgmiiquadsgmii_qsgmii_adapt;

architecture STRUCTURE of quadsgmiiquadsgmii_qsgmii_adapt is
  signal sync_reset : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of gen_sync_reset : label is true;
  attribute INITIALISE : string;
  attribute INITIALISE of gen_sync_reset : label is "2'b11";
begin
gen_sync_reset: entity work.\quadsgmiiquadsgmii_reset_sync__3\
    port map (
      clk => userclk2,
      reset_in => reset,
      reset_out => sync_reset
    );
sgmii_adapt_ch0: entity work.quadsgmiiquadsgmii_sgmii_adapt_0
    port map (
      E(0) => sgmii_clk_en_ch0,
      I1 => I1,
      O1 => O1,
      Q(7 downto 0) => Q(7 downto 0),
      gmii_tx_en_ch0_int1 => gmii_tx_en_ch0_int1,
      gmii_tx_en_out_ch0 => gmii_tx_en_out_ch0,
      gmii_tx_er_ch0_int1 => gmii_tx_er_ch0_int1,
      gmii_tx_er_out_ch0 => gmii_tx_er_out_ch0,
      gmii_txd_out_ch0(7 downto 0) => gmii_txd_out_ch0(7 downto 0),
      speed_is_100_ch0 => speed_is_100_ch0,
      speed_is_10_100_ch0 => speed_is_10_100_ch0,
      sync_reset => sync_reset,
      userclk2 => userclk2
    );
sgmii_adapt_ch1: entity work.quadsgmiiquadsgmii_sgmii_adapt_1
    port map (
      E(0) => sgmii_clk_en_ch1,
      I2 => I2,
      I5(7 downto 0) => I5(7 downto 0),
      O2 => O2,
      gmii_tx_en_ch1_int1 => gmii_tx_en_ch1_int1,
      gmii_tx_en_out_ch1 => gmii_tx_en_out_ch1,
      gmii_tx_er_ch1_int1 => gmii_tx_er_ch1_int1,
      gmii_tx_er_out_ch1 => gmii_tx_er_out_ch1,
      gmii_txd_out_ch1(7 downto 0) => gmii_txd_out_ch1(7 downto 0),
      speed_is_100_ch1 => speed_is_100_ch1,
      speed_is_10_100_ch1 => speed_is_10_100_ch1,
      sync_reset => sync_reset,
      userclk2 => userclk2
    );
sgmii_adapt_ch2: entity work.quadsgmiiquadsgmii_sgmii_adapt_2
    port map (
      E(0) => sgmii_clk_en_ch2,
      I3 => I3,
      I6(7 downto 0) => I6(7 downto 0),
      O3 => O3,
      gmii_tx_en_ch2_int1 => gmii_tx_en_ch2_int1,
      gmii_tx_en_out_ch2 => gmii_tx_en_out_ch2,
      gmii_tx_er_ch2_int1 => gmii_tx_er_ch2_int1,
      gmii_tx_er_out_ch2 => gmii_tx_er_out_ch2,
      gmii_txd_out_ch2(7 downto 0) => gmii_txd_out_ch2(7 downto 0),
      speed_is_100_ch2 => speed_is_100_ch2,
      speed_is_10_100_ch2 => speed_is_10_100_ch2,
      sync_reset => sync_reset,
      userclk2 => userclk2
    );
sgmii_adapt_ch3: entity work.quadsgmiiquadsgmii_sgmii_adapt
    port map (
      E(0) => sgmii_clk_en_ch3,
      I4 => I4,
      I7(7 downto 0) => I7(7 downto 0),
      O4 => O4,
      gmii_tx_en_ch3_int1 => gmii_tx_en_ch3_int1,
      gmii_tx_en_out_ch3 => gmii_tx_en_out_ch3,
      gmii_tx_er_ch3_int1 => gmii_tx_er_ch3_int1,
      gmii_tx_er_out_ch3 => gmii_tx_er_out_ch3,
      gmii_txd_out_ch3(7 downto 0) => gmii_txd_out_ch3(7 downto 0),
      speed_is_100_ch3 => speed_is_100_ch3,
      speed_is_10_100_ch3 => speed_is_10_100_ch3,
      sync_reset => sync_reset,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_transceiver is
  port (
    p_3_out : out STD_LOGIC;
    gt0_cplllock_out : out STD_LOGIC;
    p_3_out_0 : out STD_LOGIC;
    p_3_out_1 : out STD_LOGIC;
    p_3_out_2 : out STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gt0_rxbyteisaligned_out : out STD_LOGIC;
    gt0_rxbyterealign_out : out STD_LOGIC;
    gt0_rxcommadet_out : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxratedone_out : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    txbuferr : out STD_LOGIC;
    SOFT_RESET : in STD_LOGIC;
    reset : in STD_LOGIC;
    SOFT_RESET_3 : in STD_LOGIC;
    SOFT_RESET_4 : in STD_LOGIC;
    SOFT_RESET_5 : in STD_LOGIC;
    ENABLEALIGN : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpen_in : in STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_rxdfeagcovrden_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxlpmen_in : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    userclk : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    pma_reset : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    data_valid : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC;
    gt0_gtrxreset_in : in STD_LOGIC;
    mgt_tx_reset : in STD_LOGIC;
    gt0_gttxreset_in : in STD_LOGIC
  );
end quadsgmiiquadsgmii_transceiver;

architecture STRUCTURE of quadsgmiiquadsgmii_transceiver is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal data_valid_reg : STD_LOGIC;
  signal data_valid_reg2 : STD_LOGIC;
  signal encommaalign_rec : STD_LOGIC;
  signal \^gt0_txbufstatus_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_txbufstatus_reg_reg[1]\ : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rxrecclk_encommaalign : label is true;
  attribute INITIALISE : string;
  attribute INITIALISE of rxrecclk_encommaalign : label is "2'b11";
  attribute DONT_TOUCH of sync_block_data_valid : label is true;
  attribute INITIALISE of sync_block_data_valid : label is "2'b00";
begin
  gt0_txbufstatus_out(1 downto 0) <= \^gt0_txbufstatus_out\(1 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
data_valid_reg_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => data_valid,
      Q => data_valid_reg,
      R => \<const0>\
    );
gtwizard_inst: entity work.quadsgmiiquadsgmii_GTWIZARD
    port map (
      O1 => gt0_cplllock_out,
      O2 => O1,
      O3 => O2,
      Q(3 downto 0) => Q(3 downto 0),
      SOFT_RESET => SOFT_RESET,
      SOFT_RESET_3 => SOFT_RESET_3,
      SOFT_RESET_4 => SOFT_RESET_4,
      SOFT_RESET_5 => SOFT_RESET_5,
      TXPD(1 downto 0) => TXPD(1 downto 0),
      data_valid_reg2 => data_valid_reg2,
      encommaalign_rec => encommaalign_rec,
      gt0_dmonitorout_out(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      gt0_drpaddr_in(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_drpdi_in(15 downto 0) => gt0_drpdi_in(15 downto 0),
      gt0_drpdo_out(15 downto 0) => gt0_drpdo_out(15 downto 0),
      gt0_drpen_in => gt0_drpen_in,
      gt0_drprdy_out => gt0_drprdy_out,
      gt0_drpwe_in => gt0_drpwe_in,
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_gtrxreset_in => gt0_gtrxreset_in,
      gt0_gttxreset_in => gt0_gttxreset_in,
      gt0_loopback_in(2 downto 0) => gt0_loopback_in(2 downto 0),
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxbufreset_in => gt0_rxbufreset_in,
      gt0_rxbufstatus_out(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      gt0_rxbyteisaligned_out => gt0_rxbyteisaligned_out,
      gt0_rxbyterealign_out => gt0_rxbyterealign_out,
      gt0_rxcdrhold_in => gt0_rxcdrhold_in,
      gt0_rxchariscomma_out(3 downto 0) => gt0_rxchariscomma_out(3 downto 0),
      gt0_rxcharisk_out(3 downto 0) => gt0_rxcharisk_out(3 downto 0),
      gt0_rxcommadet_out => gt0_rxcommadet_out,
      gt0_rxdfeagcovrden_in => gt0_rxdfeagcovrden_in,
      gt0_rxdfelpmreset_in => gt0_rxdfelpmreset_in,
      gt0_rxdisperr_out(3 downto 0) => gt0_rxdisperr_out(3 downto 0),
      gt0_rxlpmen_in => gt0_rxlpmen_in,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxnotintable_out(3 downto 0) => gt0_rxnotintable_out(3 downto 0),
      gt0_rxpcsreset_in => gt0_rxpcsreset_in,
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxpolarity_in => gt0_rxpolarity_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxrate_in(2 downto 0) => gt0_rxrate_in(2 downto 0),
      gt0_rxratedone_out => gt0_rxratedone_out,
      gt0_txbufstatus_out(1 downto 0) => \^gt0_txbufstatus_out\(1 downto 0),
      gt0_txdiffctrl_in(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txpmareset_in => gt0_txpmareset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txpostcursor_in(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      gtrefclk => gtrefclk,
      independent_clock_bufg => independent_clock_bufg,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      p_3_out => p_3_out,
      p_3_out_0 => p_3_out_0,
      p_3_out_1 => p_3_out_1,
      p_3_out_2 => p_3_out_2,
      pma_reset => pma_reset,
      reset => reset,
      rxdata(31 downto 0) => rxdata(31 downto 0),
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      rxuserclk2 => rxuserclk2,
      txdata(31 downto 0) => txdata(31 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk
    );
rxrecclk_encommaalign: entity work.\quadsgmiiquadsgmii_reset_sync__4\
    port map (
      clk => rxuserclk2,
      reset_in => ENABLEALIGN,
      reset_out => encommaalign_rec
    );
sync_block_data_valid: entity work.\quadsgmiiquadsgmii_sync_block__22\
    port map (
      clk => independent_clock_bufg,
      data_in => data_valid_reg,
      data_out => data_valid_reg2
    );
txbuferr_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => \n_0_txbufstatus_reg_reg[1]\,
      Q => txbuferr,
      R => \<const0>\
    );
\txbufstatus_reg_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk,
      CE => \<const1>\,
      D => \^gt0_txbufstatus_out\(1),
      Q => \n_0_txbufstatus_reg_reg[1]\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_v3_1 is
  port (
    mgt_rx_reset : out STD_LOGIC;
    mgt_tx_reset : out STD_LOGIC;
    gmii_rx_er_ch0_int : out STD_LOGIC;
    status_vector_ch0 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    mdio_o_ch0 : out STD_LOGIC;
    mdio_t_ch0 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    gmii_rx_dv_ch0_int : out STD_LOGIC;
    SOFT_RESET : out STD_LOGIC;
    an_interrupt_ch0 : out STD_LOGIC;
    gmii_rx_er_ch1_int : out STD_LOGIC;
    status_vector_ch1 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    mdio_o_ch1 : out STD_LOGIC;
    mdio_t_ch1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    gmii_rx_dv_ch1_int : out STD_LOGIC;
    SOFT_RESET_0 : out STD_LOGIC;
    an_interrupt_ch1 : out STD_LOGIC;
    gmii_rx_er_ch2_int : out STD_LOGIC;
    status_vector_ch2 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    mdio_o_ch2 : out STD_LOGIC;
    mdio_t_ch2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    gmii_rx_dv_ch2_int : out STD_LOGIC;
    SOFT_RESET_1 : out STD_LOGIC;
    an_interrupt_ch2 : out STD_LOGIC;
    gmii_rx_er_ch3_int : out STD_LOGIC;
    status_vector_ch3 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    mdio_o_ch3 : out STD_LOGIC;
    mdio_t_ch3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    gmii_rx_dv_ch3_int : out STD_LOGIC;
    SOFT_RESET_2 : out STD_LOGIC;
    an_interrupt_ch3 : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O7 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    TXPD : out STD_LOGIC_VECTOR ( 1 downto 0 );
    TXCHARISK : out STD_LOGIC_VECTOR ( 3 downto 0 );
    txdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ENABLEALIGN : out STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_er_out_ch0 : in STD_LOGIC;
    gmii_tx_en_out_ch0 : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    txbuferr : in STD_LOGIC;
    gmii_tx_er_out_ch1 : in STD_LOGIC;
    gmii_tx_en_out_ch1 : in STD_LOGIC;
    p_3_out_3 : in STD_LOGIC;
    gmii_tx_er_out_ch2 : in STD_LOGIC;
    gmii_tx_en_out_ch2 : in STD_LOGIC;
    p_3_out_4 : in STD_LOGIC;
    gmii_tx_er_out_ch3 : in STD_LOGIC;
    gmii_tx_en_out_ch3 : in STD_LOGIC;
    p_3_out_5 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    link_timer_value_ch0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    phyad_ch0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I2 : in STD_LOGIC;
    link_timer_value_ch1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    phyad_ch1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I3 : in STD_LOGIC;
    link_timer_value_ch2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    phyad_ch2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I4 : in STD_LOGIC;
    link_timer_value_ch3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    phyad_ch3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_rxcharisk_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxnotintable_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxdisperr_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxchariscomma_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    signal_detect : in STD_LOGIC;
    mdc_ch0 : in STD_LOGIC;
    mdio_i_ch0 : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mdc_ch1 : in STD_LOGIC;
    mdio_i_ch1 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mdc_ch2 : in STD_LOGIC;
    mdio_i_ch2 : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mdc_ch3 : in STD_LOGIC;
    mdio_i_ch3 : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end quadsgmiiquadsgmii_v3_1;

architecture STRUCTURE of quadsgmiiquadsgmii_v3_1 is
begin
qsgmii_inst: entity work.quadsgmiiQSGMII_GEN
    port map (
      ENABLEALIGN => ENABLEALIGN,
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5(7 downto 0) => I5(7 downto 0),
      I6(7 downto 0) => I6(7 downto 0),
      I7(7 downto 0) => I7(7 downto 0),
      I8(7 downto 0) => I8(7 downto 0),
      O1(0) => mgt_tx_reset,
      O2 => O1,
      O3 => O2,
      O4 => O3,
      O5 => O4,
      O6(7 downto 0) => O5(7 downto 0),
      O7(7 downto 0) => O6(7 downto 0),
      O8(7 downto 0) => O7(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      SOFT_RESET => SOFT_RESET,
      SOFT_RESET_0 => SOFT_RESET_0,
      SOFT_RESET_1 => SOFT_RESET_1,
      SOFT_RESET_2 => SOFT_RESET_2,
      SR(0) => mgt_rx_reset,
      TXCHARISK(3 downto 0) => TXCHARISK(3 downto 0),
      TXPD(1 downto 0) => TXPD(1 downto 0),
      an_interrupt_ch0 => an_interrupt_ch0,
      an_interrupt_ch1 => an_interrupt_ch1,
      an_interrupt_ch2 => an_interrupt_ch2,
      an_interrupt_ch3 => an_interrupt_ch3,
      data_valid => data_valid,
      gmii_rx_dv_ch0_int => gmii_rx_dv_ch0_int,
      gmii_rx_dv_ch1_int => gmii_rx_dv_ch1_int,
      gmii_rx_dv_ch2_int => gmii_rx_dv_ch2_int,
      gmii_rx_dv_ch3_int => gmii_rx_dv_ch3_int,
      gmii_rx_er_ch0_int => gmii_rx_er_ch0_int,
      gmii_rx_er_ch1_int => gmii_rx_er_ch1_int,
      gmii_rx_er_ch2_int => gmii_rx_er_ch2_int,
      gmii_rx_er_ch3_int => gmii_rx_er_ch3_int,
      gmii_tx_en_out_ch0 => gmii_tx_en_out_ch0,
      gmii_tx_en_out_ch1 => gmii_tx_en_out_ch1,
      gmii_tx_en_out_ch2 => gmii_tx_en_out_ch2,
      gmii_tx_en_out_ch3 => gmii_tx_en_out_ch3,
      gmii_tx_er_out_ch0 => gmii_tx_er_out_ch0,
      gmii_tx_er_out_ch1 => gmii_tx_er_out_ch1,
      gmii_tx_er_out_ch2 => gmii_tx_er_out_ch2,
      gmii_tx_er_out_ch3 => gmii_tx_er_out_ch3,
      gt0_rxchariscomma_out(3 downto 0) => gt0_rxchariscomma_out(3 downto 0),
      gt0_rxcharisk_out(3 downto 0) => gt0_rxcharisk_out(3 downto 0),
      gt0_rxdisperr_out(3 downto 0) => gt0_rxdisperr_out(3 downto 0),
      gt0_rxnotintable_out(3 downto 0) => gt0_rxnotintable_out(3 downto 0),
      link_timer_value_ch0(8 downto 0) => link_timer_value_ch0(8 downto 0),
      link_timer_value_ch1(8 downto 0) => link_timer_value_ch1(8 downto 0),
      link_timer_value_ch2(8 downto 0) => link_timer_value_ch2(8 downto 0),
      link_timer_value_ch3(8 downto 0) => link_timer_value_ch3(8 downto 0),
      mdc_ch0 => mdc_ch0,
      mdc_ch1 => mdc_ch1,
      mdc_ch2 => mdc_ch2,
      mdc_ch3 => mdc_ch3,
      mdio_i_ch0 => mdio_i_ch0,
      mdio_i_ch1 => mdio_i_ch1,
      mdio_i_ch2 => mdio_i_ch2,
      mdio_i_ch3 => mdio_i_ch3,
      mdio_o_ch0 => mdio_o_ch0,
      mdio_o_ch1 => mdio_o_ch1,
      mdio_o_ch2 => mdio_o_ch2,
      mdio_o_ch3 => mdio_o_ch3,
      mdio_t_ch0 => mdio_t_ch0,
      mdio_t_ch1 => mdio_t_ch1,
      mdio_t_ch2 => mdio_t_ch2,
      mdio_t_ch3 => mdio_t_ch3,
      p_3_out => p_3_out,
      p_3_out_3 => p_3_out_3,
      p_3_out_4 => p_3_out_4,
      p_3_out_5 => p_3_out_5,
      phyad_ch0(4 downto 0) => phyad_ch0(4 downto 0),
      phyad_ch1(4 downto 0) => phyad_ch1(4 downto 0),
      phyad_ch2(4 downto 0) => phyad_ch2(4 downto 0),
      phyad_ch3(4 downto 0) => phyad_ch3(4 downto 0),
      rxdata(31 downto 0) => rxdata(31 downto 0),
      rxuserclk2 => rxuserclk2,
      signal_detect => signal_detect,
      status_vector_ch0(12 downto 0) => status_vector_ch0(12 downto 0),
      status_vector_ch1(12 downto 0) => status_vector_ch1(12 downto 0),
      status_vector_ch2(12 downto 0) => status_vector_ch2(12 downto 0),
      status_vector_ch3(12 downto 0) => status_vector_ch3(12 downto 0),
      txbuferr => txbuferr,
      txdata(31 downto 0) => txdata(31 downto 0),
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmiiquadsgmii_block is
  port (
    reset : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    userclk : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    sgmii_clk_en_ch0 : out STD_LOGIC;
    gmii_txd_ch0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch0 : in STD_LOGIC;
    gmii_tx_er_ch0 : in STD_LOGIC;
    gmii_rxd_ch0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch0 : out STD_LOGIC;
    gmii_rx_er_ch0 : out STD_LOGIC;
    mdc_ch0 : in STD_LOGIC;
    mdio_i_ch0 : in STD_LOGIC;
    mdio_o_ch0 : out STD_LOGIC;
    mdio_t_ch0 : out STD_LOGIC;
    phyad_ch0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    an_interrupt_ch0 : out STD_LOGIC;
    link_timer_value_ch0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    speed_is_10_100_ch0 : in STD_LOGIC;
    speed_is_100_ch0 : in STD_LOGIC;
    status_vector_ch0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sgmii_clk_en_ch1 : out STD_LOGIC;
    gmii_txd_ch1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch1 : in STD_LOGIC;
    gmii_tx_er_ch1 : in STD_LOGIC;
    gmii_rxd_ch1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch1 : out STD_LOGIC;
    gmii_rx_er_ch1 : out STD_LOGIC;
    mdc_ch1 : in STD_LOGIC;
    mdio_i_ch1 : in STD_LOGIC;
    mdio_o_ch1 : out STD_LOGIC;
    mdio_t_ch1 : out STD_LOGIC;
    phyad_ch1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    an_interrupt_ch1 : out STD_LOGIC;
    link_timer_value_ch1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    speed_is_10_100_ch1 : in STD_LOGIC;
    speed_is_100_ch1 : in STD_LOGIC;
    status_vector_ch1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sgmii_clk_en_ch2 : out STD_LOGIC;
    gmii_txd_ch2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch2 : in STD_LOGIC;
    gmii_tx_er_ch2 : in STD_LOGIC;
    gmii_rxd_ch2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch2 : out STD_LOGIC;
    gmii_rx_er_ch2 : out STD_LOGIC;
    mdc_ch2 : in STD_LOGIC;
    mdio_i_ch2 : in STD_LOGIC;
    mdio_o_ch2 : out STD_LOGIC;
    mdio_t_ch2 : out STD_LOGIC;
    phyad_ch2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    an_interrupt_ch2 : out STD_LOGIC;
    link_timer_value_ch2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    speed_is_10_100_ch2 : in STD_LOGIC;
    speed_is_100_ch2 : in STD_LOGIC;
    status_vector_ch2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sgmii_clk_en_ch3 : out STD_LOGIC;
    gmii_txd_ch3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch3 : in STD_LOGIC;
    gmii_tx_er_ch3 : in STD_LOGIC;
    gmii_rxd_ch3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch3 : out STD_LOGIC;
    gmii_rx_er_ch3 : out STD_LOGIC;
    mdc_ch3 : in STD_LOGIC;
    mdio_i_ch3 : in STD_LOGIC;
    mdio_o_ch3 : out STD_LOGIC;
    mdio_t_ch3 : out STD_LOGIC;
    phyad_ch3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    an_interrupt_ch3 : out STD_LOGIC;
    link_timer_value_ch3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    speed_is_10_100_ch3 : in STD_LOGIC;
    speed_is_100_ch3 : in STD_LOGIC;
    status_vector_ch3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_gttxreset_in : in STD_LOGIC;
    gt0_gtrxreset_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxbyteisaligned_out : out STD_LOGIC;
    gt0_rxbyterealign_out : out STD_LOGIC;
    gt0_rxcommadet_out : out STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxdfeagcovrden_in : in STD_LOGIC;
    gt0_rxlpmen_in : in STD_LOGIC;
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_cplllock_out : out STD_LOGIC;
    gt0_rxpmaresetdone_out : out STD_LOGIC;
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen_in : in STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_rxratedone_out : out STD_LOGIC;
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 16 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
end quadsgmiiquadsgmii_block;

architecture STRUCTURE of quadsgmiiquadsgmii_block is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal data_valid : STD_LOGIC;
  signal enablealign : STD_LOGIC;
  signal gmii_rx_dv_ch0_int : STD_LOGIC;
  signal gmii_rx_dv_ch1_int : STD_LOGIC;
  signal gmii_rx_dv_ch2_int : STD_LOGIC;
  signal gmii_rx_dv_ch3_int : STD_LOGIC;
  signal gmii_rx_er_ch0_int : STD_LOGIC;
  signal gmii_rx_er_ch1_int : STD_LOGIC;
  signal gmii_rx_er_ch2_int : STD_LOGIC;
  signal gmii_rx_er_ch3_int : STD_LOGIC;
  signal gmii_rxd_ch0_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_rxd_ch1_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_rxd_ch2_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_rxd_ch3_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_tx_en_ch0_int : STD_LOGIC;
  signal gmii_tx_en_ch0_int1 : STD_LOGIC;
  signal gmii_tx_en_ch1_int : STD_LOGIC;
  signal gmii_tx_en_ch1_int1 : STD_LOGIC;
  signal gmii_tx_en_ch2_int : STD_LOGIC;
  signal gmii_tx_en_ch2_int1 : STD_LOGIC;
  signal gmii_tx_en_ch3_int : STD_LOGIC;
  signal gmii_tx_en_ch3_int1 : STD_LOGIC;
  signal gmii_tx_er_ch0_int : STD_LOGIC;
  signal gmii_tx_er_ch0_int1 : STD_LOGIC;
  signal gmii_tx_er_ch1_int : STD_LOGIC;
  signal gmii_tx_er_ch1_int1 : STD_LOGIC;
  signal gmii_tx_er_ch2_int : STD_LOGIC;
  signal gmii_tx_er_ch2_int1 : STD_LOGIC;
  signal gmii_tx_er_ch3_int : STD_LOGIC;
  signal gmii_tx_er_ch3_int1 : STD_LOGIC;
  signal gmii_txd_ch0_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_txd_ch0_int1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_txd_ch1_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_txd_ch1_int1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_txd_ch2_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_txd_ch2_int1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_txd_ch3_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_txd_ch3_int1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gt0_dmonitorout_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gt0_rxchariscomma_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gt0_rxcharisk_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gt0_rxdisperr_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gt0_rxnotintable_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mgt_rx_reset : STD_LOGIC;
  signal mgt_tx_reset : STD_LOGIC;
  signal n_0_qsgmii_logic : STD_LOGIC;
  signal n_116_quadsgmii_core : STD_LOGIC;
  signal n_11_qsgmii_logic : STD_LOGIC;
  signal n_18_quadsgmii_core : STD_LOGIC;
  signal n_22_qsgmii_logic : STD_LOGIC;
  signal n_33_qsgmii_logic : STD_LOGIC;
  signal n_38_quadsgmii_core : STD_LOGIC;
  signal n_58_quadsgmii_core : STD_LOGIC;
  signal n_78_quadsgmii_core : STD_LOGIC;
  signal powerdown : STD_LOGIC;
  signal \qsgmii_inst/GPCS_PMA_GEN_i0/SOFT_RESET\ : STD_LOGIC;
  signal \qsgmii_inst/GPCS_PMA_GEN_i0/p_3_out\ : STD_LOGIC;
  signal \qsgmii_inst/GPCS_PMA_GEN_i1/SOFT_RESET\ : STD_LOGIC;
  signal \qsgmii_inst/GPCS_PMA_GEN_i1/p_3_out\ : STD_LOGIC;
  signal \qsgmii_inst/GPCS_PMA_GEN_i2/SOFT_RESET\ : STD_LOGIC;
  signal \qsgmii_inst/GPCS_PMA_GEN_i2/p_3_out\ : STD_LOGIC;
  signal \qsgmii_inst/GPCS_PMA_GEN_i3/SOFT_RESET\ : STD_LOGIC;
  signal \qsgmii_inst/GPCS_PMA_GEN_i3/p_3_out\ : STD_LOGIC;
  signal \^resetdone\ : STD_LOGIC;
  signal rxdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sgmii_clk_en_ch0_int : STD_LOGIC;
  signal sgmii_clk_en_ch1_int : STD_LOGIC;
  signal sgmii_clk_en_ch2_int : STD_LOGIC;
  signal sgmii_clk_en_ch3_int : STD_LOGIC;
  signal \^status_vector_ch0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^status_vector_ch1\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^status_vector_ch2\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^status_vector_ch3\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal txbuferr : STD_LOGIC;
  signal txcharisk : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txdata : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  gt0_cplllock_out <= \^resetdone\;
  gt0_dmonitorout_out(16) <= \<const0>\;
  gt0_dmonitorout_out(15) <= \<const0>\;
  gt0_dmonitorout_out(14) <= \<const0>\;
  gt0_dmonitorout_out(13) <= \<const0>\;
  gt0_dmonitorout_out(12) <= \<const0>\;
  gt0_dmonitorout_out(11) <= \<const0>\;
  gt0_dmonitorout_out(10) <= \<const0>\;
  gt0_dmonitorout_out(9) <= \<const0>\;
  gt0_dmonitorout_out(8) <= \<const0>\;
  gt0_dmonitorout_out(7 downto 0) <= \^gt0_dmonitorout_out\(7 downto 0);
  gt0_rxchariscomma_out(3 downto 0) <= \^gt0_rxchariscomma_out\(3 downto 0);
  gt0_rxcharisk_out(3 downto 0) <= \^gt0_rxcharisk_out\(3 downto 0);
  gt0_rxdisperr_out(3 downto 0) <= \^gt0_rxdisperr_out\(3 downto 0);
  gt0_rxnotintable_out(3 downto 0) <= \^gt0_rxnotintable_out\(3 downto 0);
  gt0_rxpmaresetdone_out <= \<const1>\;
  resetdone <= \^resetdone\;
  status_vector_ch0(15) <= \<const0>\;
  status_vector_ch0(14) <= \<const0>\;
  status_vector_ch0(13 downto 9) <= \^status_vector_ch0\(13 downto 9);
  status_vector_ch0(8) <= \<const0>\;
  status_vector_ch0(7 downto 0) <= \^status_vector_ch0\(7 downto 0);
  status_vector_ch1(15) <= \<const0>\;
  status_vector_ch1(14) <= \<const0>\;
  status_vector_ch1(13 downto 9) <= \^status_vector_ch1\(13 downto 9);
  status_vector_ch1(8) <= \<const0>\;
  status_vector_ch1(7 downto 0) <= \^status_vector_ch1\(7 downto 0);
  status_vector_ch2(15) <= \<const0>\;
  status_vector_ch2(14) <= \<const0>\;
  status_vector_ch2(13 downto 9) <= \^status_vector_ch2\(13 downto 9);
  status_vector_ch2(8) <= \<const0>\;
  status_vector_ch2(7 downto 0) <= \^status_vector_ch2\(7 downto 0);
  status_vector_ch3(15) <= \<const0>\;
  status_vector_ch3(14) <= \<const0>\;
  status_vector_ch3(13 downto 9) <= \^status_vector_ch3\(13 downto 9);
  status_vector_ch3(8) <= \<const0>\;
  status_vector_ch3(7 downto 0) <= \^status_vector_ch3\(7 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
gmii_rx_dv_ch0_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rx_dv_ch0_int,
      Q => gmii_rx_dv_ch0,
      R => \<const0>\
    );
gmii_rx_dv_ch1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rx_dv_ch1_int,
      Q => gmii_rx_dv_ch1,
      R => \<const0>\
    );
gmii_rx_dv_ch2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rx_dv_ch2_int,
      Q => gmii_rx_dv_ch2,
      R => \<const0>\
    );
gmii_rx_dv_ch3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rx_dv_ch3_int,
      Q => gmii_rx_dv_ch3,
      R => \<const0>\
    );
gmii_rx_er_ch0_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rx_er_ch0_int,
      Q => gmii_rx_er_ch0,
      R => \<const0>\
    );
gmii_rx_er_ch1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rx_er_ch1_int,
      Q => gmii_rx_er_ch1,
      R => \<const0>\
    );
gmii_rx_er_ch2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rx_er_ch2_int,
      Q => gmii_rx_er_ch2,
      R => \<const0>\
    );
gmii_rx_er_ch3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rx_er_ch3_int,
      Q => gmii_rx_er_ch3,
      R => \<const0>\
    );
\gmii_rxd_ch0_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch0_int(0),
      Q => gmii_rxd_ch0(0),
      R => \<const0>\
    );
\gmii_rxd_ch0_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch0_int(1),
      Q => gmii_rxd_ch0(1),
      R => \<const0>\
    );
\gmii_rxd_ch0_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch0_int(2),
      Q => gmii_rxd_ch0(2),
      R => \<const0>\
    );
\gmii_rxd_ch0_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch0_int(3),
      Q => gmii_rxd_ch0(3),
      R => \<const0>\
    );
\gmii_rxd_ch0_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch0_int(4),
      Q => gmii_rxd_ch0(4),
      R => \<const0>\
    );
\gmii_rxd_ch0_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch0_int(5),
      Q => gmii_rxd_ch0(5),
      R => \<const0>\
    );
\gmii_rxd_ch0_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch0_int(6),
      Q => gmii_rxd_ch0(6),
      R => \<const0>\
    );
\gmii_rxd_ch0_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch0_int(7),
      Q => gmii_rxd_ch0(7),
      R => \<const0>\
    );
\gmii_rxd_ch1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch1_int(0),
      Q => gmii_rxd_ch1(0),
      R => \<const0>\
    );
\gmii_rxd_ch1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch1_int(1),
      Q => gmii_rxd_ch1(1),
      R => \<const0>\
    );
\gmii_rxd_ch1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch1_int(2),
      Q => gmii_rxd_ch1(2),
      R => \<const0>\
    );
\gmii_rxd_ch1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch1_int(3),
      Q => gmii_rxd_ch1(3),
      R => \<const0>\
    );
\gmii_rxd_ch1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch1_int(4),
      Q => gmii_rxd_ch1(4),
      R => \<const0>\
    );
\gmii_rxd_ch1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch1_int(5),
      Q => gmii_rxd_ch1(5),
      R => \<const0>\
    );
\gmii_rxd_ch1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch1_int(6),
      Q => gmii_rxd_ch1(6),
      R => \<const0>\
    );
\gmii_rxd_ch1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch1_int(7),
      Q => gmii_rxd_ch1(7),
      R => \<const0>\
    );
\gmii_rxd_ch2_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch2_int(0),
      Q => gmii_rxd_ch2(0),
      R => \<const0>\
    );
\gmii_rxd_ch2_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch2_int(1),
      Q => gmii_rxd_ch2(1),
      R => \<const0>\
    );
\gmii_rxd_ch2_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch2_int(2),
      Q => gmii_rxd_ch2(2),
      R => \<const0>\
    );
\gmii_rxd_ch2_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch2_int(3),
      Q => gmii_rxd_ch2(3),
      R => \<const0>\
    );
\gmii_rxd_ch2_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch2_int(4),
      Q => gmii_rxd_ch2(4),
      R => \<const0>\
    );
\gmii_rxd_ch2_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch2_int(5),
      Q => gmii_rxd_ch2(5),
      R => \<const0>\
    );
\gmii_rxd_ch2_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch2_int(6),
      Q => gmii_rxd_ch2(6),
      R => \<const0>\
    );
\gmii_rxd_ch2_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch2_int(7),
      Q => gmii_rxd_ch2(7),
      R => \<const0>\
    );
\gmii_rxd_ch3_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch3_int(0),
      Q => gmii_rxd_ch3(0),
      R => \<const0>\
    );
\gmii_rxd_ch3_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch3_int(1),
      Q => gmii_rxd_ch3(1),
      R => \<const0>\
    );
\gmii_rxd_ch3_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch3_int(2),
      Q => gmii_rxd_ch3(2),
      R => \<const0>\
    );
\gmii_rxd_ch3_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch3_int(3),
      Q => gmii_rxd_ch3(3),
      R => \<const0>\
    );
\gmii_rxd_ch3_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch3_int(4),
      Q => gmii_rxd_ch3(4),
      R => \<const0>\
    );
\gmii_rxd_ch3_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch3_int(5),
      Q => gmii_rxd_ch3(5),
      R => \<const0>\
    );
\gmii_rxd_ch3_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch3_int(6),
      Q => gmii_rxd_ch3(6),
      R => \<const0>\
    );
\gmii_rxd_ch3_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_rxd_ch3_int(7),
      Q => gmii_rxd_ch3(7),
      R => \<const0>\
    );
gmii_tx_en_ch0_int1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_tx_en_ch0,
      Q => gmii_tx_en_ch0_int1,
      R => \<const0>\
    );
gmii_tx_en_ch1_int1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_tx_en_ch1,
      Q => gmii_tx_en_ch1_int1,
      R => \<const0>\
    );
gmii_tx_en_ch2_int1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_tx_en_ch2,
      Q => gmii_tx_en_ch2_int1,
      R => \<const0>\
    );
gmii_tx_en_ch3_int1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_tx_en_ch3,
      Q => gmii_tx_en_ch3_int1,
      R => \<const0>\
    );
gmii_tx_er_ch0_int1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_tx_er_ch0,
      Q => gmii_tx_er_ch0_int1,
      R => \<const0>\
    );
gmii_tx_er_ch1_int1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_tx_er_ch1,
      Q => gmii_tx_er_ch1_int1,
      R => \<const0>\
    );
gmii_tx_er_ch2_int1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_tx_er_ch2,
      Q => gmii_tx_er_ch2_int1,
      R => \<const0>\
    );
gmii_tx_er_ch3_int1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_tx_er_ch3,
      Q => gmii_tx_er_ch3_int1,
      R => \<const0>\
    );
\gmii_txd_ch0_int1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch0(0),
      Q => gmii_txd_ch0_int1(0),
      R => \<const0>\
    );
\gmii_txd_ch0_int1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch0(1),
      Q => gmii_txd_ch0_int1(1),
      R => \<const0>\
    );
\gmii_txd_ch0_int1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch0(2),
      Q => gmii_txd_ch0_int1(2),
      R => \<const0>\
    );
\gmii_txd_ch0_int1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch0(3),
      Q => gmii_txd_ch0_int1(3),
      R => \<const0>\
    );
\gmii_txd_ch0_int1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch0(4),
      Q => gmii_txd_ch0_int1(4),
      R => \<const0>\
    );
\gmii_txd_ch0_int1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch0(5),
      Q => gmii_txd_ch0_int1(5),
      R => \<const0>\
    );
\gmii_txd_ch0_int1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch0(6),
      Q => gmii_txd_ch0_int1(6),
      R => \<const0>\
    );
\gmii_txd_ch0_int1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch0(7),
      Q => gmii_txd_ch0_int1(7),
      R => \<const0>\
    );
\gmii_txd_ch1_int1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch1(0),
      Q => gmii_txd_ch1_int1(0),
      R => \<const0>\
    );
\gmii_txd_ch1_int1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch1(1),
      Q => gmii_txd_ch1_int1(1),
      R => \<const0>\
    );
\gmii_txd_ch1_int1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch1(2),
      Q => gmii_txd_ch1_int1(2),
      R => \<const0>\
    );
\gmii_txd_ch1_int1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch1(3),
      Q => gmii_txd_ch1_int1(3),
      R => \<const0>\
    );
\gmii_txd_ch1_int1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch1(4),
      Q => gmii_txd_ch1_int1(4),
      R => \<const0>\
    );
\gmii_txd_ch1_int1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch1(5),
      Q => gmii_txd_ch1_int1(5),
      R => \<const0>\
    );
\gmii_txd_ch1_int1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch1(6),
      Q => gmii_txd_ch1_int1(6),
      R => \<const0>\
    );
\gmii_txd_ch1_int1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch1(7),
      Q => gmii_txd_ch1_int1(7),
      R => \<const0>\
    );
\gmii_txd_ch2_int1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch2(0),
      Q => gmii_txd_ch2_int1(0),
      R => \<const0>\
    );
\gmii_txd_ch2_int1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch2(1),
      Q => gmii_txd_ch2_int1(1),
      R => \<const0>\
    );
\gmii_txd_ch2_int1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch2(2),
      Q => gmii_txd_ch2_int1(2),
      R => \<const0>\
    );
\gmii_txd_ch2_int1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch2(3),
      Q => gmii_txd_ch2_int1(3),
      R => \<const0>\
    );
\gmii_txd_ch2_int1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch2(4),
      Q => gmii_txd_ch2_int1(4),
      R => \<const0>\
    );
\gmii_txd_ch2_int1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch2(5),
      Q => gmii_txd_ch2_int1(5),
      R => \<const0>\
    );
\gmii_txd_ch2_int1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch2(6),
      Q => gmii_txd_ch2_int1(6),
      R => \<const0>\
    );
\gmii_txd_ch2_int1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch2(7),
      Q => gmii_txd_ch2_int1(7),
      R => \<const0>\
    );
\gmii_txd_ch3_int1_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch3(0),
      Q => gmii_txd_ch3_int1(0),
      R => \<const0>\
    );
\gmii_txd_ch3_int1_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch3(1),
      Q => gmii_txd_ch3_int1(1),
      R => \<const0>\
    );
\gmii_txd_ch3_int1_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch3(2),
      Q => gmii_txd_ch3_int1(2),
      R => \<const0>\
    );
\gmii_txd_ch3_int1_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch3(3),
      Q => gmii_txd_ch3_int1(3),
      R => \<const0>\
    );
\gmii_txd_ch3_int1_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch3(4),
      Q => gmii_txd_ch3_int1(4),
      R => \<const0>\
    );
\gmii_txd_ch3_int1_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch3(5),
      Q => gmii_txd_ch3_int1(5),
      R => \<const0>\
    );
\gmii_txd_ch3_int1_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch3(6),
      Q => gmii_txd_ch3_int1(6),
      R => \<const0>\
    );
\gmii_txd_ch3_int1_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => gmii_txd_ch3(7),
      Q => gmii_txd_ch3_int1(7),
      R => \<const0>\
    );
qsgmii_logic: entity work.quadsgmiiquadsgmii_qsgmii_adapt
    port map (
      I1 => n_18_quadsgmii_core,
      I2 => n_38_quadsgmii_core,
      I3 => n_58_quadsgmii_core,
      I4 => n_78_quadsgmii_core,
      I5(7 downto 0) => gmii_txd_ch1_int1(7 downto 0),
      I6(7 downto 0) => gmii_txd_ch2_int1(7 downto 0),
      I7(7 downto 0) => gmii_txd_ch3_int1(7 downto 0),
      O1 => n_0_qsgmii_logic,
      O2 => n_11_qsgmii_logic,
      O3 => n_22_qsgmii_logic,
      O4 => n_33_qsgmii_logic,
      Q(7 downto 0) => gmii_txd_ch0_int1(7 downto 0),
      gmii_tx_en_ch0_int1 => gmii_tx_en_ch0_int1,
      gmii_tx_en_ch1_int1 => gmii_tx_en_ch1_int1,
      gmii_tx_en_ch2_int1 => gmii_tx_en_ch2_int1,
      gmii_tx_en_ch3_int1 => gmii_tx_en_ch3_int1,
      gmii_tx_en_out_ch0 => gmii_tx_en_ch0_int,
      gmii_tx_en_out_ch1 => gmii_tx_en_ch1_int,
      gmii_tx_en_out_ch2 => gmii_tx_en_ch2_int,
      gmii_tx_en_out_ch3 => gmii_tx_en_ch3_int,
      gmii_tx_er_ch0_int1 => gmii_tx_er_ch0_int1,
      gmii_tx_er_ch1_int1 => gmii_tx_er_ch1_int1,
      gmii_tx_er_ch2_int1 => gmii_tx_er_ch2_int1,
      gmii_tx_er_ch3_int1 => gmii_tx_er_ch3_int1,
      gmii_tx_er_out_ch0 => gmii_tx_er_ch0_int,
      gmii_tx_er_out_ch1 => gmii_tx_er_ch1_int,
      gmii_tx_er_out_ch2 => gmii_tx_er_ch2_int,
      gmii_tx_er_out_ch3 => gmii_tx_er_ch3_int,
      gmii_txd_out_ch0(7 downto 0) => gmii_txd_ch0_int(7 downto 0),
      gmii_txd_out_ch1(7 downto 0) => gmii_txd_ch1_int(7 downto 0),
      gmii_txd_out_ch2(7 downto 0) => gmii_txd_ch2_int(7 downto 0),
      gmii_txd_out_ch3(7 downto 0) => gmii_txd_ch3_int(7 downto 0),
      reset => reset,
      sgmii_clk_en_ch0 => sgmii_clk_en_ch0_int,
      sgmii_clk_en_ch1 => sgmii_clk_en_ch1_int,
      sgmii_clk_en_ch2 => sgmii_clk_en_ch2_int,
      sgmii_clk_en_ch3 => sgmii_clk_en_ch3_int,
      speed_is_100_ch0 => speed_is_100_ch0,
      speed_is_100_ch1 => speed_is_100_ch1,
      speed_is_100_ch2 => speed_is_100_ch2,
      speed_is_100_ch3 => speed_is_100_ch3,
      speed_is_10_100_ch0 => speed_is_10_100_ch0,
      speed_is_10_100_ch1 => speed_is_10_100_ch1,
      speed_is_10_100_ch2 => speed_is_10_100_ch2,
      speed_is_10_100_ch3 => speed_is_10_100_ch3,
      userclk2 => userclk2
    );
quadsgmii_core: entity work.quadsgmiiquadsgmii_v3_1
    port map (
      ENABLEALIGN => enablealign,
      I1 => n_0_qsgmii_logic,
      I2 => n_11_qsgmii_logic,
      I3 => n_22_qsgmii_logic,
      I4 => n_33_qsgmii_logic,
      I5(7 downto 0) => gmii_txd_ch0_int(7 downto 0),
      I6(7 downto 0) => gmii_txd_ch1_int(7 downto 0),
      I7(7 downto 0) => gmii_txd_ch2_int(7 downto 0),
      I8(7 downto 0) => gmii_txd_ch3_int(7 downto 0),
      O1 => n_18_quadsgmii_core,
      O2 => n_38_quadsgmii_core,
      O3 => n_58_quadsgmii_core,
      O4 => n_78_quadsgmii_core,
      O5(7 downto 0) => gmii_rxd_ch1_int(7 downto 0),
      O6(7 downto 0) => gmii_rxd_ch2_int(7 downto 0),
      O7(7 downto 0) => gmii_rxd_ch3_int(7 downto 0),
      Q(7 downto 0) => gmii_rxd_ch0_int(7 downto 0),
      SOFT_RESET => \qsgmii_inst/GPCS_PMA_GEN_i0/SOFT_RESET\,
      SOFT_RESET_0 => \qsgmii_inst/GPCS_PMA_GEN_i1/SOFT_RESET\,
      SOFT_RESET_1 => \qsgmii_inst/GPCS_PMA_GEN_i2/SOFT_RESET\,
      SOFT_RESET_2 => \qsgmii_inst/GPCS_PMA_GEN_i3/SOFT_RESET\,
      TXCHARISK(3 downto 0) => txcharisk(3 downto 0),
      TXPD(1) => powerdown,
      TXPD(0) => n_116_quadsgmii_core,
      an_interrupt_ch0 => an_interrupt_ch0,
      an_interrupt_ch1 => an_interrupt_ch1,
      an_interrupt_ch2 => an_interrupt_ch2,
      an_interrupt_ch3 => an_interrupt_ch3,
      data_valid => data_valid,
      gmii_rx_dv_ch0_int => gmii_rx_dv_ch0_int,
      gmii_rx_dv_ch1_int => gmii_rx_dv_ch1_int,
      gmii_rx_dv_ch2_int => gmii_rx_dv_ch2_int,
      gmii_rx_dv_ch3_int => gmii_rx_dv_ch3_int,
      gmii_rx_er_ch0_int => gmii_rx_er_ch0_int,
      gmii_rx_er_ch1_int => gmii_rx_er_ch1_int,
      gmii_rx_er_ch2_int => gmii_rx_er_ch2_int,
      gmii_rx_er_ch3_int => gmii_rx_er_ch3_int,
      gmii_tx_en_out_ch0 => gmii_tx_en_ch0_int,
      gmii_tx_en_out_ch1 => gmii_tx_en_ch1_int,
      gmii_tx_en_out_ch2 => gmii_tx_en_ch2_int,
      gmii_tx_en_out_ch3 => gmii_tx_en_ch3_int,
      gmii_tx_er_out_ch0 => gmii_tx_er_ch0_int,
      gmii_tx_er_out_ch1 => gmii_tx_er_ch1_int,
      gmii_tx_er_out_ch2 => gmii_tx_er_ch2_int,
      gmii_tx_er_out_ch3 => gmii_tx_er_ch3_int,
      gt0_rxchariscomma_out(3 downto 0) => \^gt0_rxchariscomma_out\(3 downto 0),
      gt0_rxcharisk_out(3 downto 0) => \^gt0_rxcharisk_out\(3 downto 0),
      gt0_rxdisperr_out(3 downto 0) => \^gt0_rxdisperr_out\(3 downto 0),
      gt0_rxnotintable_out(3 downto 0) => \^gt0_rxnotintable_out\(3 downto 0),
      link_timer_value_ch0(8 downto 0) => link_timer_value_ch0(8 downto 0),
      link_timer_value_ch1(8 downto 0) => link_timer_value_ch1(8 downto 0),
      link_timer_value_ch2(8 downto 0) => link_timer_value_ch2(8 downto 0),
      link_timer_value_ch3(8 downto 0) => link_timer_value_ch3(8 downto 0),
      mdc_ch0 => mdc_ch0,
      mdc_ch1 => mdc_ch1,
      mdc_ch2 => mdc_ch2,
      mdc_ch3 => mdc_ch3,
      mdio_i_ch0 => mdio_i_ch0,
      mdio_i_ch1 => mdio_i_ch1,
      mdio_i_ch2 => mdio_i_ch2,
      mdio_i_ch3 => mdio_i_ch3,
      mdio_o_ch0 => mdio_o_ch0,
      mdio_o_ch1 => mdio_o_ch1,
      mdio_o_ch2 => mdio_o_ch2,
      mdio_o_ch3 => mdio_o_ch3,
      mdio_t_ch0 => mdio_t_ch0,
      mdio_t_ch1 => mdio_t_ch1,
      mdio_t_ch2 => mdio_t_ch2,
      mdio_t_ch3 => mdio_t_ch3,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      p_3_out => \qsgmii_inst/GPCS_PMA_GEN_i0/p_3_out\,
      p_3_out_3 => \qsgmii_inst/GPCS_PMA_GEN_i1/p_3_out\,
      p_3_out_4 => \qsgmii_inst/GPCS_PMA_GEN_i2/p_3_out\,
      p_3_out_5 => \qsgmii_inst/GPCS_PMA_GEN_i3/p_3_out\,
      phyad_ch0(4 downto 0) => phyad_ch0(4 downto 0),
      phyad_ch1(4 downto 0) => phyad_ch1(4 downto 0),
      phyad_ch2(4 downto 0) => phyad_ch2(4 downto 0),
      phyad_ch3(4 downto 0) => phyad_ch3(4 downto 0),
      rxdata(31 downto 0) => rxdata(31 downto 0),
      rxuserclk2 => rxuserclk2,
      signal_detect => signal_detect,
      status_vector_ch0(12 downto 8) => \^status_vector_ch0\(13 downto 9),
      status_vector_ch0(7 downto 0) => \^status_vector_ch0\(7 downto 0),
      status_vector_ch1(12 downto 8) => \^status_vector_ch1\(13 downto 9),
      status_vector_ch1(7 downto 0) => \^status_vector_ch1\(7 downto 0),
      status_vector_ch2(12 downto 8) => \^status_vector_ch2\(13 downto 9),
      status_vector_ch2(7 downto 0) => \^status_vector_ch2\(7 downto 0),
      status_vector_ch3(12 downto 8) => \^status_vector_ch3\(13 downto 9),
      status_vector_ch3(7 downto 0) => \^status_vector_ch3\(7 downto 0),
      txbuferr => txbuferr,
      txdata(31 downto 0) => txdata(31 downto 0),
      userclk2 => userclk2
    );
sgmii_clk_en_ch0_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => sgmii_clk_en_ch0_int,
      Q => sgmii_clk_en_ch0,
      R => \<const0>\
    );
sgmii_clk_en_ch1_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => sgmii_clk_en_ch1_int,
      Q => sgmii_clk_en_ch1,
      R => \<const0>\
    );
sgmii_clk_en_ch2_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => sgmii_clk_en_ch2_int,
      Q => sgmii_clk_en_ch2,
      R => \<const0>\
    );
sgmii_clk_en_ch3_reg: unisim.vcomponents.FDRE
    port map (
      C => userclk2,
      CE => \<const1>\,
      D => sgmii_clk_en_ch3_int,
      Q => sgmii_clk_en_ch3,
      R => \<const0>\
    );
transceiver_inst: entity work.quadsgmiiquadsgmii_transceiver
    port map (
      ENABLEALIGN => enablealign,
      O1 => gt0_txresetdone_out,
      O2 => gt0_rxresetdone_out,
      Q(3 downto 0) => txcharisk(3 downto 0),
      SOFT_RESET => \qsgmii_inst/GPCS_PMA_GEN_i0/SOFT_RESET\,
      SOFT_RESET_3 => \qsgmii_inst/GPCS_PMA_GEN_i1/SOFT_RESET\,
      SOFT_RESET_4 => \qsgmii_inst/GPCS_PMA_GEN_i2/SOFT_RESET\,
      SOFT_RESET_5 => \qsgmii_inst/GPCS_PMA_GEN_i3/SOFT_RESET\,
      TXPD(1) => powerdown,
      TXPD(0) => n_116_quadsgmii_core,
      data_valid => data_valid,
      gt0_cplllock_out => \^resetdone\,
      gt0_dmonitorout_out(7 downto 0) => \^gt0_dmonitorout_out\(7 downto 0),
      gt0_drpaddr_in(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_drpdi_in(15 downto 0) => gt0_drpdi_in(15 downto 0),
      gt0_drpdo_out(15 downto 0) => gt0_drpdo_out(15 downto 0),
      gt0_drpen_in => gt0_drpen_in,
      gt0_drprdy_out => gt0_drprdy_out,
      gt0_drpwe_in => gt0_drpwe_in,
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_gtrxreset_in => gt0_gtrxreset_in,
      gt0_gttxreset_in => gt0_gttxreset_in,
      gt0_loopback_in(2 downto 0) => gt0_loopback_in(2 downto 0),
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxbufreset_in => gt0_rxbufreset_in,
      gt0_rxbufstatus_out(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      gt0_rxbyteisaligned_out => gt0_rxbyteisaligned_out,
      gt0_rxbyterealign_out => gt0_rxbyterealign_out,
      gt0_rxcdrhold_in => gt0_rxcdrhold_in,
      gt0_rxchariscomma_out(3 downto 0) => \^gt0_rxchariscomma_out\(3 downto 0),
      gt0_rxcharisk_out(3 downto 0) => \^gt0_rxcharisk_out\(3 downto 0),
      gt0_rxcommadet_out => gt0_rxcommadet_out,
      gt0_rxdfeagcovrden_in => gt0_rxdfeagcovrden_in,
      gt0_rxdfelpmreset_in => gt0_rxdfelpmreset_in,
      gt0_rxdisperr_out(3 downto 0) => \^gt0_rxdisperr_out\(3 downto 0),
      gt0_rxlpmen_in => gt0_rxlpmen_in,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxnotintable_out(3 downto 0) => \^gt0_rxnotintable_out\(3 downto 0),
      gt0_rxpcsreset_in => gt0_rxpcsreset_in,
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxpolarity_in => gt0_rxpolarity_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxrate_in(2 downto 0) => gt0_rxrate_in(2 downto 0),
      gt0_rxratedone_out => gt0_rxratedone_out,
      gt0_txbufstatus_out(1 downto 0) => gt0_txbufstatus_out(1 downto 0),
      gt0_txdiffctrl_in(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txpmareset_in => gt0_txpmareset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txpostcursor_in(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      gtrefclk => gtrefclk,
      independent_clock_bufg => independent_clock_bufg,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      p_3_out => \qsgmii_inst/GPCS_PMA_GEN_i0/p_3_out\,
      p_3_out_0 => \qsgmii_inst/GPCS_PMA_GEN_i1/p_3_out\,
      p_3_out_1 => \qsgmii_inst/GPCS_PMA_GEN_i2/p_3_out\,
      p_3_out_2 => \qsgmii_inst/GPCS_PMA_GEN_i3/p_3_out\,
      pma_reset => pma_reset,
      reset => reset,
      rxdata(31 downto 0) => rxdata(31 downto 0),
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      rxuserclk2 => rxuserclk2,
      txbuferr => txbuferr,
      txdata(31 downto 0) => txdata(31 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity quadsgmii is
  port (
    reset : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    userclk : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    sgmii_clk_en_ch0 : out STD_LOGIC;
    gmii_txd_ch0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch0 : in STD_LOGIC;
    gmii_tx_er_ch0 : in STD_LOGIC;
    gmii_rxd_ch0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch0 : out STD_LOGIC;
    gmii_rx_er_ch0 : out STD_LOGIC;
    mdc_ch0 : in STD_LOGIC;
    mdio_i_ch0 : in STD_LOGIC;
    mdio_o_ch0 : out STD_LOGIC;
    mdio_t_ch0 : out STD_LOGIC;
    an_interrupt_ch0 : out STD_LOGIC;
    speed_is_10_100_ch0 : in STD_LOGIC;
    speed_is_100_ch0 : in STD_LOGIC;
    status_vector_ch0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sgmii_clk_en_ch1 : out STD_LOGIC;
    gmii_txd_ch1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch1 : in STD_LOGIC;
    gmii_tx_er_ch1 : in STD_LOGIC;
    gmii_rxd_ch1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch1 : out STD_LOGIC;
    gmii_rx_er_ch1 : out STD_LOGIC;
    mdc_ch1 : in STD_LOGIC;
    mdio_i_ch1 : in STD_LOGIC;
    mdio_o_ch1 : out STD_LOGIC;
    mdio_t_ch1 : out STD_LOGIC;
    an_interrupt_ch1 : out STD_LOGIC;
    speed_is_10_100_ch1 : in STD_LOGIC;
    speed_is_100_ch1 : in STD_LOGIC;
    status_vector_ch1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sgmii_clk_en_ch2 : out STD_LOGIC;
    gmii_txd_ch2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch2 : in STD_LOGIC;
    gmii_tx_er_ch2 : in STD_LOGIC;
    gmii_rxd_ch2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch2 : out STD_LOGIC;
    gmii_rx_er_ch2 : out STD_LOGIC;
    mdc_ch2 : in STD_LOGIC;
    mdio_i_ch2 : in STD_LOGIC;
    mdio_o_ch2 : out STD_LOGIC;
    mdio_t_ch2 : out STD_LOGIC;
    an_interrupt_ch2 : out STD_LOGIC;
    speed_is_10_100_ch2 : in STD_LOGIC;
    speed_is_100_ch2 : in STD_LOGIC;
    status_vector_ch2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sgmii_clk_en_ch3 : out STD_LOGIC;
    gmii_txd_ch3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en_ch3 : in STD_LOGIC;
    gmii_tx_er_ch3 : in STD_LOGIC;
    gmii_rxd_ch3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv_ch3 : out STD_LOGIC;
    gmii_rx_er_ch3 : out STD_LOGIC;
    mdc_ch3 : in STD_LOGIC;
    mdio_i_ch3 : in STD_LOGIC;
    mdio_o_ch3 : out STD_LOGIC;
    mdio_t_ch3 : out STD_LOGIC;
    an_interrupt_ch3 : out STD_LOGIC;
    speed_is_10_100_ch3 : in STD_LOGIC;
    speed_is_100_ch3 : in STD_LOGIC;
    status_vector_ch3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_gttxreset_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_rxchariscomma_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxcharisk_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxbyteisaligned_out : out STD_LOGIC;
    gt0_rxbyterealign_out : out STD_LOGIC;
    gt0_rxcommadet_out : out STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxdfeagcovrden_in : in STD_LOGIC;
    gt0_rxlpmen_in : in STD_LOGIC;
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    gt0_gtrxreset_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_cplllock_out : out STD_LOGIC;
    gt0_rxpmaresetdone_out : out STD_LOGIC;
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen_in : in STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_rxdisperr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxnotintable_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_rxratedone_out : out STD_LOGIC;
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 16 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of quadsgmii : entity is true;
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of quadsgmii : entity is 0;
end quadsgmii;

architecture STRUCTURE of quadsgmii is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of inst : label is "quadsgmii,quadsgmii_v3_1,{x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=quadsgmii,x_ipVersion=1.4,x_ipLanguage=VERILOG,c_family=kintex7,c_component_name=quadsgmii,c_has_an=true,c_has_mdio=true,c_qsgmii_phy_mode=false,c_gmii_or_mii_mode=true,C_PHYADDR_0=1,C_PHYADDR_1=2,C_PHYADDR_2=3,C_PHYADDR_3=4}";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of inst : label is "quadsgmii_block,Vivado 2013.3.0";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
inst: entity work.quadsgmiiquadsgmii_block
    port map (
      an_interrupt_ch0 => an_interrupt_ch0,
      an_interrupt_ch1 => an_interrupt_ch1,
      an_interrupt_ch2 => an_interrupt_ch2,
      an_interrupt_ch3 => an_interrupt_ch3,
      gmii_rx_dv_ch0 => gmii_rx_dv_ch0,
      gmii_rx_dv_ch1 => gmii_rx_dv_ch1,
      gmii_rx_dv_ch2 => gmii_rx_dv_ch2,
      gmii_rx_dv_ch3 => gmii_rx_dv_ch3,
      gmii_rx_er_ch0 => gmii_rx_er_ch0,
      gmii_rx_er_ch1 => gmii_rx_er_ch1,
      gmii_rx_er_ch2 => gmii_rx_er_ch2,
      gmii_rx_er_ch3 => gmii_rx_er_ch3,
      gmii_rxd_ch0(7 downto 0) => gmii_rxd_ch0(7 downto 0),
      gmii_rxd_ch1(7 downto 0) => gmii_rxd_ch1(7 downto 0),
      gmii_rxd_ch2(7 downto 0) => gmii_rxd_ch2(7 downto 0),
      gmii_rxd_ch3(7 downto 0) => gmii_rxd_ch3(7 downto 0),
      gmii_tx_en_ch0 => gmii_tx_en_ch0,
      gmii_tx_en_ch1 => gmii_tx_en_ch1,
      gmii_tx_en_ch2 => gmii_tx_en_ch2,
      gmii_tx_en_ch3 => gmii_tx_en_ch3,
      gmii_tx_er_ch0 => gmii_tx_er_ch0,
      gmii_tx_er_ch1 => gmii_tx_er_ch1,
      gmii_tx_er_ch2 => gmii_tx_er_ch2,
      gmii_tx_er_ch3 => gmii_tx_er_ch3,
      gmii_txd_ch0(7 downto 0) => gmii_txd_ch0(7 downto 0),
      gmii_txd_ch1(7 downto 0) => gmii_txd_ch1(7 downto 0),
      gmii_txd_ch2(7 downto 0) => gmii_txd_ch2(7 downto 0),
      gmii_txd_ch3(7 downto 0) => gmii_txd_ch3(7 downto 0),
      gt0_cplllock_out => gt0_cplllock_out,
      gt0_dmonitorout_out(16 downto 0) => gt0_dmonitorout_out(16 downto 0),
      gt0_drpaddr_in(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_drpdi_in(15 downto 0) => gt0_drpdi_in(15 downto 0),
      gt0_drpdo_out(15 downto 0) => gt0_drpdo_out(15 downto 0),
      gt0_drpen_in => gt0_drpen_in,
      gt0_drprdy_out => gt0_drprdy_out,
      gt0_drpwe_in => gt0_drpwe_in,
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_gtrxreset_in => gt0_gtrxreset_in,
      gt0_gttxreset_in => gt0_gttxreset_in,
      gt0_loopback_in(2 downto 0) => gt0_loopback_in(2 downto 0),
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxbufreset_in => gt0_rxbufreset_in,
      gt0_rxbufstatus_out(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      gt0_rxbyteisaligned_out => gt0_rxbyteisaligned_out,
      gt0_rxbyterealign_out => gt0_rxbyterealign_out,
      gt0_rxcdrhold_in => gt0_rxcdrhold_in,
      gt0_rxchariscomma_out(3 downto 0) => gt0_rxchariscomma_out(3 downto 0),
      gt0_rxcharisk_out(3 downto 0) => gt0_rxcharisk_out(3 downto 0),
      gt0_rxcommadet_out => gt0_rxcommadet_out,
      gt0_rxdfeagcovrden_in => gt0_rxdfeagcovrden_in,
      gt0_rxdfelpmreset_in => gt0_rxdfelpmreset_in,
      gt0_rxdisperr_out(3 downto 0) => gt0_rxdisperr_out(3 downto 0),
      gt0_rxlpmen_in => gt0_rxlpmen_in,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxnotintable_out(3 downto 0) => gt0_rxnotintable_out(3 downto 0),
      gt0_rxpcsreset_in => gt0_rxpcsreset_in,
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxpmaresetdone_out => gt0_rxpmaresetdone_out,
      gt0_rxpolarity_in => gt0_rxpolarity_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxrate_in(2 downto 0) => gt0_rxrate_in(2 downto 0),
      gt0_rxratedone_out => gt0_rxratedone_out,
      gt0_rxresetdone_out => gt0_rxresetdone_out,
      gt0_txbufstatus_out(1 downto 0) => gt0_txbufstatus_out(1 downto 0),
      gt0_txdiffctrl_in(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txpmareset_in => gt0_txpmareset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txpostcursor_in(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      gt0_txresetdone_out => gt0_txresetdone_out,
      gtrefclk => gtrefclk,
      independent_clock_bufg => independent_clock_bufg,
      link_timer_value_ch0(8) => \<const0>\,
      link_timer_value_ch0(7) => \<const0>\,
      link_timer_value_ch0(6) => \<const0>\,
      link_timer_value_ch0(5) => \<const1>\,
      link_timer_value_ch0(4) => \<const1>\,
      link_timer_value_ch0(3) => \<const0>\,
      link_timer_value_ch0(2) => \<const0>\,
      link_timer_value_ch0(1) => \<const1>\,
      link_timer_value_ch0(0) => \<const0>\,
      link_timer_value_ch1(8) => \<const0>\,
      link_timer_value_ch1(7) => \<const0>\,
      link_timer_value_ch1(6) => \<const0>\,
      link_timer_value_ch1(5) => \<const1>\,
      link_timer_value_ch1(4) => \<const1>\,
      link_timer_value_ch1(3) => \<const0>\,
      link_timer_value_ch1(2) => \<const0>\,
      link_timer_value_ch1(1) => \<const1>\,
      link_timer_value_ch1(0) => \<const0>\,
      link_timer_value_ch2(8) => \<const0>\,
      link_timer_value_ch2(7) => \<const0>\,
      link_timer_value_ch2(6) => \<const0>\,
      link_timer_value_ch2(5) => \<const1>\,
      link_timer_value_ch2(4) => \<const1>\,
      link_timer_value_ch2(3) => \<const0>\,
      link_timer_value_ch2(2) => \<const0>\,
      link_timer_value_ch2(1) => \<const1>\,
      link_timer_value_ch2(0) => \<const0>\,
      link_timer_value_ch3(8) => \<const0>\,
      link_timer_value_ch3(7) => \<const0>\,
      link_timer_value_ch3(6) => \<const0>\,
      link_timer_value_ch3(5) => \<const1>\,
      link_timer_value_ch3(4) => \<const1>\,
      link_timer_value_ch3(3) => \<const0>\,
      link_timer_value_ch3(2) => \<const0>\,
      link_timer_value_ch3(1) => \<const1>\,
      link_timer_value_ch3(0) => \<const0>\,
      mdc_ch0 => mdc_ch0,
      mdc_ch1 => mdc_ch1,
      mdc_ch2 => mdc_ch2,
      mdc_ch3 => mdc_ch3,
      mdio_i_ch0 => mdio_i_ch0,
      mdio_i_ch1 => mdio_i_ch1,
      mdio_i_ch2 => mdio_i_ch2,
      mdio_i_ch3 => mdio_i_ch3,
      mdio_o_ch0 => mdio_o_ch0,
      mdio_o_ch1 => mdio_o_ch1,
      mdio_o_ch2 => mdio_o_ch2,
      mdio_o_ch3 => mdio_o_ch3,
      mdio_t_ch0 => mdio_t_ch0,
      mdio_t_ch1 => mdio_t_ch1,
      mdio_t_ch2 => mdio_t_ch2,
      mdio_t_ch3 => mdio_t_ch3,
      mmcm_locked => mmcm_locked,
      phyad_ch0(4) => \<const0>\,
      phyad_ch0(3) => \<const0>\,
      phyad_ch0(2) => \<const0>\,
      phyad_ch0(1) => \<const0>\,
      phyad_ch0(0) => \<const1>\,
      phyad_ch1(4) => \<const0>\,
      phyad_ch1(3) => \<const0>\,
      phyad_ch1(2) => \<const0>\,
      phyad_ch1(1) => \<const1>\,
      phyad_ch1(0) => \<const0>\,
      phyad_ch2(4) => \<const0>\,
      phyad_ch2(3) => \<const0>\,
      phyad_ch2(2) => \<const0>\,
      phyad_ch2(1) => \<const1>\,
      phyad_ch2(0) => \<const1>\,
      phyad_ch3(4) => \<const0>\,
      phyad_ch3(3) => \<const0>\,
      phyad_ch3(2) => \<const1>\,
      phyad_ch3(1) => \<const0>\,
      phyad_ch3(0) => \<const0>\,
      pma_reset => pma_reset,
      reset => reset,
      resetdone => resetdone,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      rxuserclk2 => rxuserclk2,
      sgmii_clk_en_ch0 => sgmii_clk_en_ch0,
      sgmii_clk_en_ch1 => sgmii_clk_en_ch1,
      sgmii_clk_en_ch2 => sgmii_clk_en_ch2,
      sgmii_clk_en_ch3 => sgmii_clk_en_ch3,
      signal_detect => signal_detect,
      speed_is_100_ch0 => speed_is_100_ch0,
      speed_is_100_ch1 => speed_is_100_ch1,
      speed_is_100_ch2 => speed_is_100_ch2,
      speed_is_100_ch3 => speed_is_100_ch3,
      speed_is_10_100_ch0 => speed_is_10_100_ch0,
      speed_is_10_100_ch1 => speed_is_10_100_ch1,
      speed_is_10_100_ch2 => speed_is_10_100_ch2,
      speed_is_10_100_ch3 => speed_is_10_100_ch3,
      status_vector_ch0(15 downto 0) => status_vector_ch0(15 downto 0),
      status_vector_ch1(15 downto 0) => status_vector_ch1(15 downto 0),
      status_vector_ch2(15 downto 0) => status_vector_ch2(15 downto 0),
      status_vector_ch3(15 downto 0) => status_vector_ch3(15 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk,
      userclk2 => userclk2
    );
end STRUCTURE;
