Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jul 23 22:17:22 2018
| Host         : HomeSlicePC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopModule_control_sets_placed.rpt
| Design       : TopModule
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            3 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              57 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+------------------------------------------+------------------+------------------+----------------+
|        Clock Signal       |               Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------+------------------------------------------+------------------+------------------+----------------+
|  Surface/Speedcontrol/CLK |                                          |                  |                2 |              6 |
|  clk_IBUF_BUFG            | Surface/Speedcontrol/countb_r[5]_i_1_n_0 |                  |                2 |              6 |
|  clk_IBUF_BUFG            | Surface/Speedcontrol/counta_r[5]_i_1_n_0 |                  |                3 |              6 |
|  clk_IBUF_BUFG            |                                          |                  |               15 |             51 |
+---------------------------+------------------------------------------+------------------+------------------+----------------+


