/******************************************************************************
*    (c)2011-2013 Broadcom Corporation
*
* This program is the proprietary software of Broadcom Corporation and/or its licensors,
* and may only be used, duplicated, modified or distributed pursuant to the terms and
* conditions of a separate, written license agreement executed between you and Broadcom
* (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
* no license (express or implied), right to use, or waiver of any kind with respect to the
* Software, and Broadcom expressly reserves all rights in and to the Software and all
* intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
* HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
* NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
*
* Except as expressly set forth in the Authorized License,
*
* 1.     This program, including its structure, sequence and organization, constitutes the valuable trade
* secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
* and to use this information only in connection with your use of Broadcom integrated circuit products.
*
* 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
* AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
* WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
* THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
* OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
* LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
* OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
* USE OR PERFORMANCE OF THE SOFTWARE.
*
* 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
* LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
* EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
* USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
* THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
* ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
* LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
* ANY LIMITED REMEDY.
*
* $brcm_Workfile: $
* $brcm_Revision: $
* $brcm_Date: $
*
* Module Description:
*
* Revision History:
*
* $brcm_Log: $
*
*****************************************************************************/
#ifndef _BSAT_7364_INTR_H_
#define _BSAT_7364_INTR_H_

#include "bchp_leap_l1.h"
#include "bchp_sds_intr2_0_0.h"
#include "bchp_sds_intr2_0_1.h"
#include "bchp_afec0_intr_0.h"
#include "bchp_afec1_intr_0.h"
#include "bchp_tfec_intr2_0.h"
#include "bchp_tfec_intr2_1.h"


/* Interrupt IDs for BSAT PI running on ARM */
/* Channel 0 SDS interrupts */
#define BCHP_INT_ID_SDS_LOCK_0               BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_0_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_rvb_in_lock_SHIFT)
#define BCHP_INT_ID_SDS_NOT_LOCK_0           BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_0_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_rvb_out_lock_SHIFT)
#define BCHP_INT_ID_SDS_BTM_0                BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_0_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_bclktimer_int_SHIFT)
#define BCHP_INT_ID_SDS_BRTM_0               BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_0_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_bertimer_int_SHIFT)
#define BCHP_INT_ID_SDS_GENTM1_0             BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_0_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_gentimer1_int_SHIFT)
#define BCHP_INT_ID_SDS_GENTM2_0             BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_0_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_gentimer2_int_SHIFT)
#define BCHP_INT_ID_SDS_GENTM3_0             BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_0_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_gentimer3_int_SHIFT)
#define BCHP_INT_ID_MI2C_0                   BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_0_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_mi2c_int_SHIFT)
#define BCHP_INT_ID_HP_FRAME_BOUNDARY_0      BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_0_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_hp_frame_boundary_SHIFT)
#define BCHP_INT_ID_SDS_HP_STATE_MATCH_0     BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_0_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_hp_state_match_SHIFT)
#define BCHP_INT_ID_SDS_HP_STATE_CHANGE_0    BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_0_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_hp_state_change_SHIFT)
#define BCHP_INT_ID_SDS_DFT_DONE_0           BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_0_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_dft_done_int_SHIFT)

/* Channel 1 SDS interrupts */
#define BCHP_INT_ID_SDS_LOCK_1               BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_1_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_rvb_in_lock_SHIFT)
#define BCHP_INT_ID_SDS_NOT_LOCK_1           BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_1_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_rvb_out_lock_SHIFT)
#define BCHP_INT_ID_SDS_BTM_1                BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_1_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_bclktimer_int_SHIFT)
#define BCHP_INT_ID_SDS_BRTM_1               BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_1_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_bertimer_int_SHIFT)
#define BCHP_INT_ID_SDS_GENTM1_1             BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_1_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_gentimer1_int_SHIFT)
#define BCHP_INT_ID_SDS_GENTM2_1             BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_1_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_gentimer2_int_SHIFT)
#define BCHP_INT_ID_SDS_GENTM3_1             BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_1_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_gentimer3_int_SHIFT)
#define BCHP_INT_ID_MI2C_1                   BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_1_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_mi2c_int_SHIFT)
#define BCHP_INT_ID_HP_FRAME_BOUNDARY_1      BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_1_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_hp_frame_boundary_SHIFT)
#define BCHP_INT_ID_SDS_HP_STATE_MATCH_1     BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_1_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_hp_state_match_SHIFT)
#define BCHP_INT_ID_SDS_HP_STATE_CHANGE_1    BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_1_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_hp_state_change_SHIFT)
#define BCHP_INT_ID_SDS_DFT_DONE_1           BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_1_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_dft_done_int_SHIFT)

/* AFEC interrupts */
#define BCHP_INT_ID_AFEC_LOCK_0              BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_0_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_ahb_in_lock_SHIFT)
#define BCHP_INT_ID_AFEC_NOT_LOCK_0          BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_0_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_ahb_out_lock_SHIFT)
#define BCHP_INT_ID_AFEC_MP_LOCK_0           BCHP_INT_ID_CREATE(BCHP_AFEC0_INTR_0_CPU_STATUS, BCHP_AFEC0_INTR_0_CPU_STATUS_MP_LOCK_INTR_SHIFT)
#define BCHP_INT_ID_AFEC_MP_NOT_LOCK_0       BCHP_INT_ID_CREATE(BCHP_AFEC0_INTR_0_CPU_STATUS, BCHP_AFEC0_INTR_0_CPU_STATUS_MP_LOCK_NEG_INTR_SHIFT)
#define BCHP_INT_ID_AFEC_LOCK_1              BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_1_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_ahb_in_lock_SHIFT)
#define BCHP_INT_ID_AFEC_NOT_LOCK_1          BCHP_INT_ID_CREATE(BCHP_SDS_INTR2_0_1_CPU_STATUS, BCHP_SDS_INTR2_0_0_CPU_STATUS_ahb_out_lock_SHIFT)
#define BCHP_INT_ID_AFEC_MP_LOCK_1           BCHP_INT_ID_CREATE(BCHP_AFEC1_INTR_0_CPU_STATUS, BCHP_AFEC0_INTR_0_CPU_STATUS_MP_LOCK_INTR_SHIFT)
#define BCHP_INT_ID_AFEC_MP_NOT_LOCK_1       BCHP_INT_ID_CREATE(BCHP_AFEC1_INTR_0_CPU_STATUS, BCHP_AFEC0_INTR_0_CPU_STATUS_MP_LOCK_NEG_INTR_SHIFT)

/* TFEC interrupts */
#define BCHP_INT_ID_TFEC_LOCK_0              BCHP_INT_ID_CREATE(BCHP_TFEC_INTR2_0_CPU_STATUS, BCHP_TFEC_INTR2_0_CPU_STATUS_TIL_INTR_SHIFT)
#define BCHP_INT_ID_TFEC_NOT_LOCK_0          BCHP_INT_ID_CREATE(BCHP_TFEC_INTR2_0_CPU_STATUS, BCHP_TFEC_INTR2_0_CPU_STATUS_TOL_INTR_SHIFT)
#define BCHP_INT_ID_TFEC_SYNC_0              BCHP_INT_ID_CREATE(BCHP_TFEC_INTR2_0_CPU_STATUS, BCHP_TFEC_INTR2_0_CPU_STATUS_TRIL_INTR_SHIFT)
#define BCHP_INT_ID_TFEC_LOCK_1              BCHP_INT_ID_CREATE(BCHP_TFEC_INTR2_1_CPU_STATUS, BCHP_TFEC_INTR2_0_CPU_STATUS_TIL_INTR_SHIFT)
#define BCHP_INT_ID_TFEC_NOT_LOCK_1          BCHP_INT_ID_CREATE(BCHP_TFEC_INTR2_1_CPU_STATUS, BCHP_TFEC_INTR2_0_CPU_STATUS_TOL_INTR_SHIFT)
#define BCHP_INT_ID_TFEC_SYNC_1              BCHP_INT_ID_CREATE(BCHP_TFEC_INTR2_1_CPU_STATUS, BCHP_TFEC_INTR2_0_CPU_STATUS_TRIL_INTR_SHIFT)

#endif /* _BSAT_7364_INTR_H_ */
