
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.207032                       # Number of seconds simulated
sim_ticks                                207032336500                       # Number of ticks simulated
final_tick                               207032336500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  49272                       # Simulator instruction rate (inst/s)
host_op_rate                                    89815                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              102009521                       # Simulator tick rate (ticks/s)
host_mem_usage                                2211116                       # Number of bytes of host memory used
host_seconds                                  2029.54                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     182283316                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             74880                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            123776                       # Number of bytes read from this memory
system.physmem.bytes_read::total               198656                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        74880                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           74880                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        20800                       # Number of bytes written to this memory
system.physmem.bytes_written::total             20800                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               1170                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1934                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3104                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             325                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  325                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               361683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data               597858                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  959541                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          361683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             361683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks            100467                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                 100467                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks            100467                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              361683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data              597858                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                1060008                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                           2145                       # number of replacements
system.l2.tagsinuse                        991.198337                       # Cycle average of tags in use
system.l2.total_refs                          1104443                       # Total number of references to valid blocks.
system.l2.sampled_refs                           3164                       # Sample count of references to valid blocks.
system.l2.avg_refs                         349.065424                       # Average number of references to valid blocks.
system.l2.warmup_cycle                    21143747500                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           698.027606                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             115.649898                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             177.520833                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.681668                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.112939                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.173360                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.967967                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                37921                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               551177                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  589098                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           569347                       # number of Writeback hits
system.l2.Writeback_hits::total                569347                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              53902                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 53902                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 37921                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                605079                       # number of demand (read+write) hits
system.l2.demand_hits::total                   643000                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                37921                       # number of overall hits
system.l2.overall_hits::cpu.data               605079                       # number of overall hits
system.l2.overall_hits::total                  643000                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1170                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                986                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2156                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              948                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 948                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1170                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1934                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3104                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1170                       # number of overall misses
system.l2.overall_misses::cpu.data               1934                       # number of overall misses
system.l2.overall_misses::total                  3104                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     61344000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     51665500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       113009500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     49606000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      49606000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      61344000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     101271500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        162615500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     61344000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    101271500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       162615500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            39091                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           552163                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              591254                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       569347                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            569347                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          54850                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             54850                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             39091                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            607013                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               646104                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            39091                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           607013                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              646104                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.029930                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.001786                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.003646                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.017284                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.017284                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.029930                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.003186                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004804                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.029930                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.003186                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004804                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52430.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52399.087221                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52416.280148                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52327.004219                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52327.004219                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52430.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52363.753878                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52389.014175                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52430.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52363.753878                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52389.014175                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  325                       # number of writebacks
system.l2.writebacks::total                       325                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          1170                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           986                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2156                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          948                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            948                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1934                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3104                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1934                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3104                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     47052000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     39578000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     86630000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     38008000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     38008000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     47052000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     77586000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    124638000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     47052000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     77586000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    124638000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.029930                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.001786                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.003646                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.017284                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.017284                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.029930                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.003186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004804                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.029930                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.003186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.004804                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40215.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40139.959432                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40180.890538                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40092.827004                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40092.827004                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40215.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40116.856256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40153.994845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40215.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40116.856256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40153.994845                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                23687883                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23687883                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            142904                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14555702                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                13836170                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.056700                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                  584                       # Number of system calls
system.cpu.numCycles                        414064674                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           18316817                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100324358                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    23687883                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13836170                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     100009352                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  285810                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              291121414                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  17515195                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   185                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          409590488                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.446049                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.819348                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                313775635     76.61%     76.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  8932227      2.18%     78.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 86882626     21.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            409590488                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.057208                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.242292                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 92133677                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             221527522                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  63665350                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              32121034                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 142905                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              182640709                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 142905                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                112599737                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               165987402                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4778                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  44235523                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              86620143                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              182532693                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               46364099                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                    81                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           214023536                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             448557866                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        448473092                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             84774                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             213746985                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   276546                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                586                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            586                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 117359187                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             20080731                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10337008                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 1                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  182395674                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 598                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 182396139                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined           35304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       103047                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             13                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     409590488                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.445313                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.622677                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           256012684     62.50%     62.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           124759469     30.46%     92.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            28818335      7.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       409590488                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  6211    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             65043      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             151887314     83.27%     83.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     83.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     83.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               26059      0.01%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             20080717     11.01%     94.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10337006      5.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              182396139                       # Type of FU issued
system.cpu.iq.rate                           0.440502                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        6211                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000034                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          774314471                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         182397393                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    182251475                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               74505                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              34183                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        34111                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              182296949                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   40358                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            11199                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        31724                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2011                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 142905                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                14088353                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               6001246                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           182396272                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             19782                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              20080731                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             10337008                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                586                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                3074926                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         136929                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         5975                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               142904                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             182285688                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              20049111                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            110450                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     30384230                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 23684781                       # Number of branches executed
system.cpu.iew.exec_stores                   10335119                       # Number of stores executed
system.cpu.iew.exec_rate                     0.440235                       # Inst execution rate
system.cpu.iew.wb_sent                      182285590                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     182285586                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  43646416                       # num instructions producing a value
system.cpu.iew.wb_consumers                  44665910                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.440235                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.977175                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          112954                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             585                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            142904                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    409447583                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.445193                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.617731                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    254719144     62.21%     62.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    127173562     31.06%     93.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     27554877      6.73%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    409447583                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              182283316                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       30384004                       # Number of memory references committed
system.cpu.commit.loads                      20049007                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   23684781                       # Number of branches committed
system.cpu.commit.fp_insts                      34057                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 182188836                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              27554877                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    564288976                       # The number of ROB reads
system.cpu.rob.rob_writes                   364935446                       # The number of ROB writes
system.cpu.timesIdled                          531594                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         4474186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     182283316                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               4.140647                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.140647                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.241508                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.241508                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                357971243                       # number of integer regfile reads
system.cpu.int_regfile_writes               213726169                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     53803                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    23679                       # number of floating regfile writes
system.cpu.misc_regfile_reads                89914151                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  38847                       # number of replacements
system.cpu.icache.tagsinuse                241.689361                       # Cycle average of tags in use
system.cpu.icache.total_refs                 17476044                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  39091                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 447.060551                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     241.689361                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.944099                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.944099                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     17476044                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17476044                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      17476044                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17476044                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     17476044                       # number of overall hits
system.cpu.icache.overall_hits::total        17476044                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        39151                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         39151                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        39151                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          39151                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        39151                       # number of overall misses
system.cpu.icache.overall_misses::total         39151                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    560686500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    560686500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    560686500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    560686500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    560686500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    560686500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     17515195                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17515195                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     17515195                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17515195                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     17515195                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17515195                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002235                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002235                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002235                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002235                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002235                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002235                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14321.128451                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14321.128451                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14321.128451                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14321.128451                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14321.128451                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14321.128451                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           60                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           60                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           60                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           60                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           60                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           60                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        39091                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        39091                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        39091                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        39091                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        39091                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        39091                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    479649000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    479649000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    479649000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    479649000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    479649000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    479649000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002232                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002232                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002232                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002232                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002232                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002232                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12270.062163                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12270.062163                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12270.062163                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12270.062163                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12270.062163                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12270.062163                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 606757                       # number of replacements
system.cpu.dcache.tagsinuse                255.317298                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 29765548                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 607013                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  49.036096                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle             3381981000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     255.317298                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.997333                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.997333                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     19485401                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19485401                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     10280147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10280147                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      29765548                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         29765548                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     29765548                       # number of overall hits
system.cpu.dcache.overall_hits::total        29765548                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       552507                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        552507                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        54850                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54850                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       607357                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         607357                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       607357                       # number of overall misses
system.cpu.dcache.overall_misses::total        607357                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7228482000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7228482000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    753315000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    753315000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   7981797000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7981797000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   7981797000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7981797000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20037908                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20037908                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     10334997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10334997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     30372905                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     30372905                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     30372905                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     30372905                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.027573                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027573                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005307                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005307                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.019997                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019997                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.019997                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019997                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13083.059581                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13083.059581                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13734.092981                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13734.092981                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13141.853967                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13141.853967                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13141.853967                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13141.853967                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       569347                       # number of writebacks
system.cpu.dcache.writebacks::total            569347                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          344                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          344                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          344                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          344                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          344                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          344                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       552163                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       552163                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        54850                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        54850                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       607013                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       607013                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       607013                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       607013                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6119884500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6119884500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    643615000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    643615000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6763499500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6763499500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6763499500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6763499500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.027556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027556                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005307                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005307                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.019985                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019985                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.019985                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019985                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11083.474445                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11083.474445                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11734.092981                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11734.092981                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11142.264663                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11142.264663                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11142.264663                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11142.264663                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
