|Proj
hsync <= <GND>
vsync <= <GND>
vga_clk <= <GND>
vga_blank <= <GND>
vga_sync <= <GND>
sram_ce <= SRAM_control:inst3.sram_ce
clk => SRAM_control:inst3.clk
clk => SndDriver:inst.clk
clk => ECHO_GEN:inst2.clk
KEY0 => SRAM_control:inst3.rstn
KEY0 => SndDriver:inst.rstn
KEY0 => ECHO_GEN:inst2.rstn
adcdat => SndDriver:inst.adcdat
SW[5] => ECHO_GEN:inst2.ECHO_NUM[0]
SW[4] => ECHO_GEN:inst2.ECHO_NUM[1]
SW[3] => ECHO_GEN:inst2.ECHO_DELAY[0]
SW[2] => ECHO_GEN:inst2.ECHO_DELAY[1]
SW[1] => ECHO_GEN:inst2.ECHO_DELAY[2]
SW[0] => ECHO_GEN:inst2.ECHO_DELAY[3]
sram_data[0] <> SRAM_control:inst3.DATA_SRAM[0]
sram_data[1] <> SRAM_control:inst3.DATA_SRAM[1]
sram_data[2] <> SRAM_control:inst3.DATA_SRAM[2]
sram_data[3] <> SRAM_control:inst3.DATA_SRAM[3]
sram_data[4] <> SRAM_control:inst3.DATA_SRAM[4]
sram_data[5] <> SRAM_control:inst3.DATA_SRAM[5]
sram_data[6] <> SRAM_control:inst3.DATA_SRAM[6]
sram_data[7] <> SRAM_control:inst3.DATA_SRAM[7]
sram_data[8] <> SRAM_control:inst3.DATA_SRAM[8]
sram_data[9] <> SRAM_control:inst3.DATA_SRAM[9]
sram_data[10] <> SRAM_control:inst3.DATA_SRAM[10]
sram_data[11] <> SRAM_control:inst3.DATA_SRAM[11]
sram_data[12] <> SRAM_control:inst3.DATA_SRAM[12]
sram_data[13] <> SRAM_control:inst3.DATA_SRAM[13]
sram_data[14] <> SRAM_control:inst3.DATA_SRAM[14]
sram_data[15] <> SRAM_control:inst3.DATA_SRAM[15]
sram_oe <= SRAM_control:inst3.sram_oe
sram_lb <= SRAM_control:inst3.sram_lb
sram_ub <= SRAM_control:inst3.sram_ub
sram_we <= SRAM_control:inst3.sram_we
mclk <= SndDriver:inst.mclk
bclk <= SndDriver:inst.bclk
adclrc <= SndDriver:inst.adclrc
daclrc <= SndDriver:inst.daclrc
dacdat <= SndDriver:inst.dacdat
HEX0[6] <= <GND>
HEX0[5] <= <GND>
HEX0[4] <= <GND>
HEX0[3] <= <GND>
HEX0[2] <= <GND>
HEX0[1] <= <GND>
HEX0[0] <= <GND>
HEX6[6] <= group_no:inst5.HEX6[6]
HEX6[5] <= group_no:inst5.HEX6[5]
HEX6[4] <= group_no:inst5.HEX6[4]
HEX6[3] <= group_no:inst5.HEX6[3]
HEX6[2] <= group_no:inst5.HEX6[2]
HEX6[1] <= group_no:inst5.HEX6[1]
HEX6[0] <= group_no:inst5.HEX6[0]
HEX7[6] <= group_no:inst5.HEX7[6]
HEX7[5] <= group_no:inst5.HEX7[5]
HEX7[4] <= group_no:inst5.HEX7[4]
HEX7[3] <= group_no:inst5.HEX7[3]
HEX7[2] <= group_no:inst5.HEX7[2]
HEX7[1] <= group_no:inst5.HEX7[1]
HEX7[0] <= group_no:inst5.HEX7[0]
LEDG[8] <= <GND>
LEDG[7] <= <GND>
LEDG[6] <= <GND>
LEDG[5] <= <GND>
LEDG[4] <= <GND>
LEDG[3] <= <GND>
LEDG[2] <= <GND>
LEDG[1] <= <GND>
LEDG[0] <= <GND>
LEDR[17] <= <GND>
LEDR[16] <= <GND>
LEDR[15] <= <GND>
LEDR[14] <= <GND>
LEDR[13] <= <GND>
LEDR[12] <= <GND>
LEDR[11] <= <GND>
LEDR[10] <= <GND>
LEDR[9] <= <GND>
LEDR[8] <= <GND>
LEDR[7] <= <GND>
LEDR[6] <= <GND>
LEDR[5] <= <GND>
LEDR[4] <= <GND>
LEDR[3] <= <GND>
LEDR[2] <= <GND>
LEDR[1] <= <GND>
LEDR[0] <= <GND>
sram_addr[0] <= SRAM_control:inst3.ADDR[0]
sram_addr[1] <= SRAM_control:inst3.ADDR[1]
sram_addr[2] <= SRAM_control:inst3.ADDR[2]
sram_addr[3] <= SRAM_control:inst3.ADDR[3]
sram_addr[4] <= SRAM_control:inst3.ADDR[4]
sram_addr[5] <= SRAM_control:inst3.ADDR[5]
sram_addr[6] <= SRAM_control:inst3.ADDR[6]
sram_addr[7] <= SRAM_control:inst3.ADDR[7]
sram_addr[8] <= SRAM_control:inst3.ADDR[8]
sram_addr[9] <= SRAM_control:inst3.ADDR[9]
sram_addr[10] <= SRAM_control:inst3.ADDR[10]
sram_addr[11] <= SRAM_control:inst3.ADDR[11]
sram_addr[12] <= SRAM_control:inst3.ADDR[12]
sram_addr[13] <= SRAM_control:inst3.ADDR[13]
sram_addr[14] <= SRAM_control:inst3.ADDR[14]
sram_addr[15] <= SRAM_control:inst3.ADDR[15]
sram_addr[16] <= SRAM_control:inst3.ADDR[16]
sram_addr[17] <= SRAM_control:inst3.ADDR[17]
sram_addr[18] <= SRAM_control:inst3.ADDR[18]
sram_addr[19] <= SRAM_control:inst3.ADDR[19]
vga_b[0] <= <GND>
vga_b[1] <= <GND>
vga_b[2] <= <GND>
vga_b[3] <= <GND>
vga_b[4] <= <GND>
vga_b[5] <= <GND>
vga_b[6] <= <GND>
vga_b[7] <= <GND>
vga_g[0] <= <GND>
vga_g[1] <= <GND>
vga_g[2] <= <GND>
vga_g[3] <= <GND>
vga_g[4] <= <GND>
vga_g[5] <= <GND>
vga_g[6] <= <GND>
vga_g[7] <= <GND>
vga_r[0] <= <GND>
vga_r[1] <= <GND>
vga_r[2] <= <GND>
vga_r[3] <= <GND>
vga_r[4] <= <GND>
vga_r[5] <= <GND>
vga_r[6] <= <GND>
vga_r[7] <= <GND>
PS2_CLK => ~NO_FANOUT~
PS2_DAT => ~NO_FANOUT~
KEY1 => ~NO_FANOUT~
KEY2 => ~NO_FANOUT~
KEY3 => ~NO_FANOUT~


|Proj|SRAM_control:inst3
clk => lrsel_change.CLK
clk => lrsel_old.CLK
clk => PTR[0].CLK
clk => PTR[1].CLK
clk => PTR[2].CLK
clk => PTR[3].CLK
clk => PTR[4].CLK
clk => PTR[5].CLK
clk => PTR[6].CLK
clk => PTR[7].CLK
clk => PTR[8].CLK
clk => PTR[9].CLK
clk => PTR[10].CLK
clk => PTR[11].CLK
clk => PTR[12].CLK
clk => PTR[13].CLK
clk => PTR[14].CLK
clk => PTR[15].CLK
clk => PTR[16].CLK
clk => PTR[17].CLK
clk => PTR[18].CLK
clk => PTR[19].CLK
clk => sram_we~reg0.CLK
clk => DATA_SRAM[0]~reg0.CLK
clk => DATA_SRAM[0]~en.CLK
clk => DATA_SRAM[1]~reg0.CLK
clk => DATA_SRAM[1]~en.CLK
clk => DATA_SRAM[2]~reg0.CLK
clk => DATA_SRAM[2]~en.CLK
clk => DATA_SRAM[3]~reg0.CLK
clk => DATA_SRAM[3]~en.CLK
clk => DATA_SRAM[4]~reg0.CLK
clk => DATA_SRAM[4]~en.CLK
clk => DATA_SRAM[5]~reg0.CLK
clk => DATA_SRAM[5]~en.CLK
clk => DATA_SRAM[6]~reg0.CLK
clk => DATA_SRAM[6]~en.CLK
clk => DATA_SRAM[7]~reg0.CLK
clk => DATA_SRAM[7]~en.CLK
clk => DATA_SRAM[8]~reg0.CLK
clk => DATA_SRAM[8]~en.CLK
clk => DATA_SRAM[9]~reg0.CLK
clk => DATA_SRAM[9]~en.CLK
clk => DATA_SRAM[10]~reg0.CLK
clk => DATA_SRAM[10]~en.CLK
clk => DATA_SRAM[11]~reg0.CLK
clk => DATA_SRAM[11]~en.CLK
clk => DATA_SRAM[12]~reg0.CLK
clk => DATA_SRAM[12]~en.CLK
clk => DATA_SRAM[13]~reg0.CLK
clk => DATA_SRAM[13]~en.CLK
clk => DATA_SRAM[14]~reg0.CLK
clk => DATA_SRAM[14]~en.CLK
clk => DATA_SRAM[15]~reg0.CLK
clk => DATA_SRAM[15]~en.CLK
clk => DATA_ECHO_OUT[0]~reg0.CLK
clk => DATA_ECHO_OUT[1]~reg0.CLK
clk => DATA_ECHO_OUT[2]~reg0.CLK
clk => DATA_ECHO_OUT[3]~reg0.CLK
clk => DATA_ECHO_OUT[4]~reg0.CLK
clk => DATA_ECHO_OUT[5]~reg0.CLK
clk => DATA_ECHO_OUT[6]~reg0.CLK
clk => DATA_ECHO_OUT[7]~reg0.CLK
clk => DATA_ECHO_OUT[8]~reg0.CLK
clk => DATA_ECHO_OUT[9]~reg0.CLK
clk => DATA_ECHO_OUT[10]~reg0.CLK
clk => DATA_ECHO_OUT[11]~reg0.CLK
clk => DATA_ECHO_OUT[12]~reg0.CLK
clk => DATA_ECHO_OUT[13]~reg0.CLK
clk => DATA_ECHO_OUT[14]~reg0.CLK
clk => DATA_ECHO_OUT[15]~reg0.CLK
rstn => PTR[0].ACLR
rstn => PTR[1].ACLR
rstn => PTR[2].ACLR
rstn => PTR[3].ACLR
rstn => PTR[4].ACLR
rstn => PTR[5].ACLR
rstn => PTR[6].ACLR
rstn => PTR[7].ACLR
rstn => PTR[8].ACLR
rstn => PTR[9].ACLR
rstn => PTR[10].ACLR
rstn => PTR[11].ACLR
rstn => PTR[12].ACLR
rstn => PTR[13].ACLR
rstn => PTR[14].ACLR
rstn => PTR[15].ACLR
rstn => PTR[16].ACLR
rstn => PTR[17].ACLR
rstn => PTR[18].ACLR
rstn => PTR[19].ACLR
rstn => lrsel_change.ENA
rstn => DATA_ECHO_OUT[15]~reg0.ENA
rstn => DATA_ECHO_OUT[14]~reg0.ENA
rstn => DATA_ECHO_OUT[13]~reg0.ENA
rstn => DATA_ECHO_OUT[12]~reg0.ENA
rstn => DATA_ECHO_OUT[11]~reg0.ENA
rstn => DATA_ECHO_OUT[10]~reg0.ENA
rstn => DATA_ECHO_OUT[9]~reg0.ENA
rstn => DATA_ECHO_OUT[8]~reg0.ENA
rstn => DATA_ECHO_OUT[7]~reg0.ENA
rstn => DATA_ECHO_OUT[6]~reg0.ENA
rstn => DATA_ECHO_OUT[5]~reg0.ENA
rstn => DATA_ECHO_OUT[4]~reg0.ENA
rstn => DATA_ECHO_OUT[3]~reg0.ENA
rstn => DATA_ECHO_OUT[2]~reg0.ENA
rstn => DATA_ECHO_OUT[1]~reg0.ENA
rstn => DATA_ECHO_OUT[0]~reg0.ENA
rstn => DATA_SRAM[15]~reg0.ENA
rstn => DATA_SRAM[14]~reg0.ENA
rstn => DATA_SRAM[13]~reg0.ENA
rstn => DATA_SRAM[12]~reg0.ENA
rstn => DATA_SRAM[11]~reg0.ENA
rstn => DATA_SRAM[10]~reg0.ENA
rstn => DATA_SRAM[9]~reg0.ENA
rstn => DATA_SRAM[8]~reg0.ENA
rstn => DATA_SRAM[7]~reg0.ENA
rstn => DATA_SRAM[6]~reg0.ENA
rstn => DATA_SRAM[5]~reg0.ENA
rstn => DATA_SRAM[4]~reg0.ENA
rstn => DATA_SRAM[3]~reg0.ENA
rstn => DATA_SRAM[2]~reg0.ENA
rstn => DATA_SRAM[1]~reg0.ENA
rstn => DATA_SRAM[0]~reg0.ENA
rstn => sram_we~reg0.ENA
rstn => lrsel_old.ENA
rstn => DATA_SRAM[0]~en.ENA
rstn => DATA_SRAM[1]~en.ENA
rstn => DATA_SRAM[2]~en.ENA
rstn => DATA_SRAM[3]~en.ENA
rstn => DATA_SRAM[4]~en.ENA
rstn => DATA_SRAM[5]~en.ENA
rstn => DATA_SRAM[6]~en.ENA
rstn => DATA_SRAM[7]~en.ENA
rstn => DATA_SRAM[8]~en.ENA
rstn => DATA_SRAM[9]~en.ENA
rstn => DATA_SRAM[10]~en.ENA
rstn => DATA_SRAM[11]~en.ENA
rstn => DATA_SRAM[12]~en.ENA
rstn => DATA_SRAM[13]~en.ENA
rstn => DATA_SRAM[14]~en.ENA
rstn => DATA_SRAM[15]~en.ENA
lrsel => lrsel_change.IN1
lrsel => lrsel_old.DATAIN
offset[0] => Add1.IN20
offset[1] => Add1.IN19
offset[2] => Add1.IN18
offset[3] => Add1.IN17
offset[4] => Add1.IN16
offset[5] => Add1.IN15
offset[6] => Add1.IN14
offset[7] => Add1.IN13
offset[8] => Add1.IN12
offset[9] => Add1.IN11
offset[10] => Add1.IN10
offset[11] => Add1.IN9
offset[12] => Add1.IN8
offset[13] => Add1.IN7
offset[14] => Add1.IN6
offset[15] => Add1.IN5
offset[16] => Add1.IN4
offset[17] => Add1.IN3
offset[18] => Add1.IN2
offset[19] => Add1.IN1
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => DATA_ECHO_OUT.OUTPUTSELECT
RW => sram_we~reg0.DATAIN
RW => DATA_SRAM[0]~en.DATAIN
RW => DATA_SRAM[1]~en.DATAIN
RW => DATA_SRAM[2]~en.DATAIN
RW => DATA_SRAM[3]~en.DATAIN
RW => DATA_SRAM[4]~en.DATAIN
RW => DATA_SRAM[5]~en.DATAIN
RW => DATA_SRAM[6]~en.DATAIN
RW => DATA_SRAM[7]~en.DATAIN
RW => DATA_SRAM[8]~en.DATAIN
RW => DATA_SRAM[9]~en.DATAIN
RW => DATA_SRAM[10]~en.DATAIN
RW => DATA_SRAM[11]~en.DATAIN
RW => DATA_SRAM[12]~en.DATAIN
RW => DATA_SRAM[13]~en.DATAIN
RW => DATA_SRAM[14]~en.DATAIN
RW => DATA_SRAM[15]~en.DATAIN
ADDR[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ADDR[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sram_ce <= <GND>
sram_oe <= <GND>
sram_we <= sram_we~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_SRAM[0] <> DATA_SRAM[0]
DATA_SRAM[1] <> DATA_SRAM[1]
DATA_SRAM[2] <> DATA_SRAM[2]
DATA_SRAM[3] <> DATA_SRAM[3]
DATA_SRAM[4] <> DATA_SRAM[4]
DATA_SRAM[5] <> DATA_SRAM[5]
DATA_SRAM[6] <> DATA_SRAM[6]
DATA_SRAM[7] <> DATA_SRAM[7]
DATA_SRAM[8] <> DATA_SRAM[8]
DATA_SRAM[9] <> DATA_SRAM[9]
DATA_SRAM[10] <> DATA_SRAM[10]
DATA_SRAM[11] <> DATA_SRAM[11]
DATA_SRAM[12] <> DATA_SRAM[12]
DATA_SRAM[13] <> DATA_SRAM[13]
DATA_SRAM[14] <> DATA_SRAM[14]
DATA_SRAM[15] <> DATA_SRAM[15]
DATA_ECHO_IN[0] => DATA_SRAM[0]~reg0.DATAIN
DATA_ECHO_IN[1] => DATA_SRAM[1]~reg0.DATAIN
DATA_ECHO_IN[2] => DATA_SRAM[2]~reg0.DATAIN
DATA_ECHO_IN[3] => DATA_SRAM[3]~reg0.DATAIN
DATA_ECHO_IN[4] => DATA_SRAM[4]~reg0.DATAIN
DATA_ECHO_IN[5] => DATA_SRAM[5]~reg0.DATAIN
DATA_ECHO_IN[6] => DATA_SRAM[6]~reg0.DATAIN
DATA_ECHO_IN[7] => DATA_SRAM[7]~reg0.DATAIN
DATA_ECHO_IN[8] => DATA_SRAM[8]~reg0.DATAIN
DATA_ECHO_IN[9] => DATA_SRAM[9]~reg0.DATAIN
DATA_ECHO_IN[10] => DATA_SRAM[10]~reg0.DATAIN
DATA_ECHO_IN[11] => DATA_SRAM[11]~reg0.DATAIN
DATA_ECHO_IN[12] => DATA_SRAM[12]~reg0.DATAIN
DATA_ECHO_IN[13] => DATA_SRAM[13]~reg0.DATAIN
DATA_ECHO_IN[14] => DATA_SRAM[14]~reg0.DATAIN
DATA_ECHO_IN[15] => DATA_SRAM[15]~reg0.DATAIN
DATA_ECHO_OUT[0] <= DATA_ECHO_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[1] <= DATA_ECHO_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[2] <= DATA_ECHO_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[3] <= DATA_ECHO_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[4] <= DATA_ECHO_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[5] <= DATA_ECHO_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[6] <= DATA_ECHO_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[7] <= DATA_ECHO_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[8] <= DATA_ECHO_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[9] <= DATA_ECHO_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[10] <= DATA_ECHO_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[11] <= DATA_ECHO_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[12] <= DATA_ECHO_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[13] <= DATA_ECHO_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[14] <= DATA_ECHO_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_ECHO_OUT[15] <= DATA_ECHO_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sram_lb <= <GND>
sram_ub <= <GND>


|Proj|SndDriver:inst
clk => ctrl:b2v_inst_ctrl.clk
clk => channel_mod:b2v_inst_left.clk
clk => channel_mod:b2v_inst_right.clk
rstn => ctrl:b2v_inst_ctrl.rstn
rstn => channel_mod:b2v_inst_left.rstn
rstn => channel_mod:b2v_inst_right.rstn
adcdat => channel_mod:b2v_inst_left.adcdat
adcdat => channel_mod:b2v_inst_right.adcdat
LDAC[0] => channel_mod:b2v_inst_left.DAC[0]
LDAC[1] => channel_mod:b2v_inst_left.DAC[1]
LDAC[2] => channel_mod:b2v_inst_left.DAC[2]
LDAC[3] => channel_mod:b2v_inst_left.DAC[3]
LDAC[4] => channel_mod:b2v_inst_left.DAC[4]
LDAC[5] => channel_mod:b2v_inst_left.DAC[5]
LDAC[6] => channel_mod:b2v_inst_left.DAC[6]
LDAC[7] => channel_mod:b2v_inst_left.DAC[7]
LDAC[8] => channel_mod:b2v_inst_left.DAC[8]
LDAC[9] => channel_mod:b2v_inst_left.DAC[9]
LDAC[10] => channel_mod:b2v_inst_left.DAC[10]
LDAC[11] => channel_mod:b2v_inst_left.DAC[11]
LDAC[12] => channel_mod:b2v_inst_left.DAC[12]
LDAC[13] => channel_mod:b2v_inst_left.DAC[13]
LDAC[14] => channel_mod:b2v_inst_left.DAC[14]
LDAC[15] => channel_mod:b2v_inst_left.DAC[15]
RDAC[0] => channel_mod:b2v_inst_right.DAC[0]
RDAC[1] => channel_mod:b2v_inst_right.DAC[1]
RDAC[2] => channel_mod:b2v_inst_right.DAC[2]
RDAC[3] => channel_mod:b2v_inst_right.DAC[3]
RDAC[4] => channel_mod:b2v_inst_right.DAC[4]
RDAC[5] => channel_mod:b2v_inst_right.DAC[5]
RDAC[6] => channel_mod:b2v_inst_right.DAC[6]
RDAC[7] => channel_mod:b2v_inst_right.DAC[7]
RDAC[8] => channel_mod:b2v_inst_right.DAC[8]
RDAC[9] => channel_mod:b2v_inst_right.DAC[9]
RDAC[10] => channel_mod:b2v_inst_right.DAC[10]
RDAC[11] => channel_mod:b2v_inst_right.DAC[11]
RDAC[12] => channel_mod:b2v_inst_right.DAC[12]
RDAC[13] => channel_mod:b2v_inst_right.DAC[13]
RDAC[14] => channel_mod:b2v_inst_right.DAC[14]
RDAC[15] => channel_mod:b2v_inst_right.DAC[15]
dacdat <= dacdat.DB_MAX_OUTPUT_PORT_TYPE
mclk <= ctrl:b2v_inst_ctrl.mclk
bclk <= ctrl:b2v_inst_ctrl.bclk
adclrc <= ctrl:b2v_inst_ctrl.adclrc
daclrc <= ctrl:b2v_inst_ctrl.daclrc
lrsel <= ctrl:b2v_inst_ctrl.lrsel
cntr[0] <= ctrl:b2v_inst_ctrl.count[0]
cntr[1] <= ctrl:b2v_inst_ctrl.count[1]
cntr[2] <= ctrl:b2v_inst_ctrl.count[2]
cntr[3] <= ctrl:b2v_inst_ctrl.count[3]
cntr[4] <= ctrl:b2v_inst_ctrl.count[4]
cntr[5] <= ctrl:b2v_inst_ctrl.count[5]
cntr[6] <= ctrl:b2v_inst_ctrl.count[6]
cntr[7] <= ctrl:b2v_inst_ctrl.count[7]
cntr[8] <= ctrl:b2v_inst_ctrl.count[8]
LADC[0] <= channel_mod:b2v_inst_left.ADC[0]
LADC[1] <= channel_mod:b2v_inst_left.ADC[1]
LADC[2] <= channel_mod:b2v_inst_left.ADC[2]
LADC[3] <= channel_mod:b2v_inst_left.ADC[3]
LADC[4] <= channel_mod:b2v_inst_left.ADC[4]
LADC[5] <= channel_mod:b2v_inst_left.ADC[5]
LADC[6] <= channel_mod:b2v_inst_left.ADC[6]
LADC[7] <= channel_mod:b2v_inst_left.ADC[7]
LADC[8] <= channel_mod:b2v_inst_left.ADC[8]
LADC[9] <= channel_mod:b2v_inst_left.ADC[9]
LADC[10] <= channel_mod:b2v_inst_left.ADC[10]
LADC[11] <= channel_mod:b2v_inst_left.ADC[11]
LADC[12] <= channel_mod:b2v_inst_left.ADC[12]
LADC[13] <= channel_mod:b2v_inst_left.ADC[13]
LADC[14] <= channel_mod:b2v_inst_left.ADC[14]
LADC[15] <= channel_mod:b2v_inst_left.ADC[15]
RADC[0] <= channel_mod:b2v_inst_right.ADC[0]
RADC[1] <= channel_mod:b2v_inst_right.ADC[1]
RADC[2] <= channel_mod:b2v_inst_right.ADC[2]
RADC[3] <= channel_mod:b2v_inst_right.ADC[3]
RADC[4] <= channel_mod:b2v_inst_right.ADC[4]
RADC[5] <= channel_mod:b2v_inst_right.ADC[5]
RADC[6] <= channel_mod:b2v_inst_right.ADC[6]
RADC[7] <= channel_mod:b2v_inst_right.ADC[7]
RADC[8] <= channel_mod:b2v_inst_right.ADC[8]
RADC[9] <= channel_mod:b2v_inst_right.ADC[9]
RADC[10] <= channel_mod:b2v_inst_right.ADC[10]
RADC[11] <= channel_mod:b2v_inst_right.ADC[11]
RADC[12] <= channel_mod:b2v_inst_right.ADC[12]
RADC[13] <= channel_mod:b2v_inst_right.ADC[13]
RADC[14] <= channel_mod:b2v_inst_right.ADC[14]
RADC[15] <= channel_mod:b2v_inst_right.ADC[15]


|Proj|SndDriver:inst|ctrl:b2v_inst_ctrl
clk => cntr[0].CLK
clk => cntr[1].CLK
clk => cntr[2].CLK
clk => cntr[3].CLK
clk => cntr[4].CLK
clk => cntr[5].CLK
clk => cntr[6].CLK
clk => cntr[7].CLK
clk => cntr[8].CLK
clk => cntr[9].CLK
rstn => cntr[0].ACLR
rstn => cntr[1].ACLR
rstn => cntr[2].ACLR
rstn => cntr[3].ACLR
rstn => cntr[4].ACLR
rstn => cntr[5].ACLR
rstn => cntr[6].ACLR
rstn => cntr[7].ACLR
rstn => cntr[8].ACLR
rstn => cntr[9].ACLR
men <= men.DB_MAX_OUTPUT_PORT_TYPE
mclk <= cntr[1].DB_MAX_OUTPUT_PORT_TYPE
bclk <= cntr[3].DB_MAX_OUTPUT_PORT_TYPE
adclrc <= cntr[9].DB_MAX_OUTPUT_PORT_TYPE
daclrc <= cntr[9].DB_MAX_OUTPUT_PORT_TYPE
lrsel <= cntr[9].DB_MAX_OUTPUT_PORT_TYPE
count[0] <= cntr[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= cntr[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= cntr[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= cntr[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= cntr[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= cntr[5].DB_MAX_OUTPUT_PORT_TYPE
count[6] <= cntr[6].DB_MAX_OUTPUT_PORT_TYPE
count[7] <= cntr[7].DB_MAX_OUTPUT_PORT_TYPE
count[8] <= cntr[8].DB_MAX_OUTPUT_PORT_TYPE
Bitcnt[0] <= cntr[4].DB_MAX_OUTPUT_PORT_TYPE
Bitcnt[1] <= cntr[5].DB_MAX_OUTPUT_PORT_TYPE
Bitcnt[2] <= cntr[6].DB_MAX_OUTPUT_PORT_TYPE
Bitcnt[3] <= cntr[7].DB_MAX_OUTPUT_PORT_TYPE
Bitcnt[4] <= cntr[8].DB_MAX_OUTPUT_PORT_TYPE
SCCnt[0] <= cntr[2].DB_MAX_OUTPUT_PORT_TYPE
SCCnt[1] <= cntr[3].DB_MAX_OUTPUT_PORT_TYPE


|Proj|SndDriver:inst|channel_mod:b2v_inst_left
clk => TXReg[0].CLK
clk => TXReg[1].CLK
clk => TXReg[2].CLK
clk => TXReg[3].CLK
clk => TXReg[4].CLK
clk => TXReg[5].CLK
clk => TXReg[6].CLK
clk => TXReg[7].CLK
clk => TXReg[8].CLK
clk => TXReg[9].CLK
clk => TXReg[10].CLK
clk => TXReg[11].CLK
clk => TXReg[12].CLK
clk => TXReg[13].CLK
clk => TXReg[14].CLK
clk => TXReg[15].CLK
clk => RXReg[0].CLK
clk => RXReg[1].CLK
clk => RXReg[2].CLK
clk => RXReg[3].CLK
clk => RXReg[4].CLK
clk => RXReg[5].CLK
clk => RXReg[6].CLK
clk => RXReg[7].CLK
clk => RXReg[8].CLK
clk => RXReg[9].CLK
clk => RXReg[10].CLK
clk => RXReg[11].CLK
clk => RXReg[12].CLK
clk => RXReg[13].CLK
clk => RXReg[14].CLK
clk => RXReg[15].CLK
rstn => TXReg[0].ACLR
rstn => TXReg[1].ACLR
rstn => TXReg[2].ACLR
rstn => TXReg[3].ACLR
rstn => TXReg[4].ACLR
rstn => TXReg[5].ACLR
rstn => TXReg[6].ACLR
rstn => TXReg[7].ACLR
rstn => TXReg[8].ACLR
rstn => TXReg[9].ACLR
rstn => TXReg[10].ACLR
rstn => TXReg[11].ACLR
rstn => TXReg[12].ACLR
rstn => TXReg[13].ACLR
rstn => TXReg[14].ACLR
rstn => TXReg[15].ACLR
rstn => RXReg[0].ACLR
rstn => RXReg[1].ACLR
rstn => RXReg[2].ACLR
rstn => RXReg[3].ACLR
rstn => RXReg[4].ACLR
rstn => RXReg[5].ACLR
rstn => RXReg[6].ACLR
rstn => RXReg[7].ACLR
rstn => RXReg[8].ACLR
rstn => RXReg[9].ACLR
rstn => RXReg[10].ACLR
rstn => RXReg[11].ACLR
rstn => RXReg[12].ACLR
rstn => RXReg[13].ACLR
rstn => RXReg[14].ACLR
rstn => RXReg[15].ACLR
men => tx.IN0
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => tx.IN1
adcdat => RXReg[0].DATAIN
dacdat <= TXReg[15].DB_MAX_OUTPUT_PORT_TYPE
Bitcnt[0] => LessThan0.IN10
Bitcnt[1] => LessThan0.IN9
Bitcnt[2] => LessThan0.IN8
Bitcnt[3] => LessThan0.IN7
Bitcnt[4] => LessThan0.IN6
SCCnt[0] => Equal0.IN3
SCCnt[0] => Equal1.IN3
SCCnt[1] => Equal0.IN2
SCCnt[1] => Equal1.IN2
ADC[0] <= RXReg[0].DB_MAX_OUTPUT_PORT_TYPE
ADC[1] <= RXReg[1].DB_MAX_OUTPUT_PORT_TYPE
ADC[2] <= RXReg[2].DB_MAX_OUTPUT_PORT_TYPE
ADC[3] <= RXReg[3].DB_MAX_OUTPUT_PORT_TYPE
ADC[4] <= RXReg[4].DB_MAX_OUTPUT_PORT_TYPE
ADC[5] <= RXReg[5].DB_MAX_OUTPUT_PORT_TYPE
ADC[6] <= RXReg[6].DB_MAX_OUTPUT_PORT_TYPE
ADC[7] <= RXReg[7].DB_MAX_OUTPUT_PORT_TYPE
ADC[8] <= RXReg[8].DB_MAX_OUTPUT_PORT_TYPE
ADC[9] <= RXReg[9].DB_MAX_OUTPUT_PORT_TYPE
ADC[10] <= RXReg[10].DB_MAX_OUTPUT_PORT_TYPE
ADC[11] <= RXReg[11].DB_MAX_OUTPUT_PORT_TYPE
ADC[12] <= RXReg[12].DB_MAX_OUTPUT_PORT_TYPE
ADC[13] <= RXReg[13].DB_MAX_OUTPUT_PORT_TYPE
ADC[14] <= RXReg[14].DB_MAX_OUTPUT_PORT_TYPE
ADC[15] <= RXReg[15].DB_MAX_OUTPUT_PORT_TYPE
DAC[0] => TXReg.DATAB
DAC[1] => TXReg.DATAB
DAC[2] => TXReg.DATAB
DAC[3] => TXReg.DATAB
DAC[4] => TXReg.DATAB
DAC[5] => TXReg.DATAB
DAC[6] => TXReg.DATAB
DAC[7] => TXReg.DATAB
DAC[8] => TXReg.DATAB
DAC[9] => TXReg.DATAB
DAC[10] => TXReg.DATAB
DAC[11] => TXReg.DATAB
DAC[12] => TXReg.DATAB
DAC[13] => TXReg.DATAB
DAC[14] => TXReg.DATAB
DAC[15] => TXReg.DATAB


|Proj|SndDriver:inst|channel_mod:b2v_inst_right
clk => TXReg[0].CLK
clk => TXReg[1].CLK
clk => TXReg[2].CLK
clk => TXReg[3].CLK
clk => TXReg[4].CLK
clk => TXReg[5].CLK
clk => TXReg[6].CLK
clk => TXReg[7].CLK
clk => TXReg[8].CLK
clk => TXReg[9].CLK
clk => TXReg[10].CLK
clk => TXReg[11].CLK
clk => TXReg[12].CLK
clk => TXReg[13].CLK
clk => TXReg[14].CLK
clk => TXReg[15].CLK
clk => RXReg[0].CLK
clk => RXReg[1].CLK
clk => RXReg[2].CLK
clk => RXReg[3].CLK
clk => RXReg[4].CLK
clk => RXReg[5].CLK
clk => RXReg[6].CLK
clk => RXReg[7].CLK
clk => RXReg[8].CLK
clk => RXReg[9].CLK
clk => RXReg[10].CLK
clk => RXReg[11].CLK
clk => RXReg[12].CLK
clk => RXReg[13].CLK
clk => RXReg[14].CLK
clk => RXReg[15].CLK
rstn => TXReg[0].ACLR
rstn => TXReg[1].ACLR
rstn => TXReg[2].ACLR
rstn => TXReg[3].ACLR
rstn => TXReg[4].ACLR
rstn => TXReg[5].ACLR
rstn => TXReg[6].ACLR
rstn => TXReg[7].ACLR
rstn => TXReg[8].ACLR
rstn => TXReg[9].ACLR
rstn => TXReg[10].ACLR
rstn => TXReg[11].ACLR
rstn => TXReg[12].ACLR
rstn => TXReg[13].ACLR
rstn => TXReg[14].ACLR
rstn => TXReg[15].ACLR
rstn => RXReg[0].ACLR
rstn => RXReg[1].ACLR
rstn => RXReg[2].ACLR
rstn => RXReg[3].ACLR
rstn => RXReg[4].ACLR
rstn => RXReg[5].ACLR
rstn => RXReg[6].ACLR
rstn => RXReg[7].ACLR
rstn => RXReg[8].ACLR
rstn => RXReg[9].ACLR
rstn => RXReg[10].ACLR
rstn => RXReg[11].ACLR
rstn => RXReg[12].ACLR
rstn => RXReg[13].ACLR
rstn => RXReg[14].ACLR
rstn => RXReg[15].ACLR
men => tx.IN0
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => tx.IN1
adcdat => RXReg[0].DATAIN
dacdat <= TXReg[15].DB_MAX_OUTPUT_PORT_TYPE
Bitcnt[0] => LessThan0.IN10
Bitcnt[1] => LessThan0.IN9
Bitcnt[2] => LessThan0.IN8
Bitcnt[3] => LessThan0.IN7
Bitcnt[4] => LessThan0.IN6
SCCnt[0] => Equal0.IN3
SCCnt[0] => Equal1.IN3
SCCnt[1] => Equal0.IN2
SCCnt[1] => Equal1.IN2
ADC[0] <= RXReg[0].DB_MAX_OUTPUT_PORT_TYPE
ADC[1] <= RXReg[1].DB_MAX_OUTPUT_PORT_TYPE
ADC[2] <= RXReg[2].DB_MAX_OUTPUT_PORT_TYPE
ADC[3] <= RXReg[3].DB_MAX_OUTPUT_PORT_TYPE
ADC[4] <= RXReg[4].DB_MAX_OUTPUT_PORT_TYPE
ADC[5] <= RXReg[5].DB_MAX_OUTPUT_PORT_TYPE
ADC[6] <= RXReg[6].DB_MAX_OUTPUT_PORT_TYPE
ADC[7] <= RXReg[7].DB_MAX_OUTPUT_PORT_TYPE
ADC[8] <= RXReg[8].DB_MAX_OUTPUT_PORT_TYPE
ADC[9] <= RXReg[9].DB_MAX_OUTPUT_PORT_TYPE
ADC[10] <= RXReg[10].DB_MAX_OUTPUT_PORT_TYPE
ADC[11] <= RXReg[11].DB_MAX_OUTPUT_PORT_TYPE
ADC[12] <= RXReg[12].DB_MAX_OUTPUT_PORT_TYPE
ADC[13] <= RXReg[13].DB_MAX_OUTPUT_PORT_TYPE
ADC[14] <= RXReg[14].DB_MAX_OUTPUT_PORT_TYPE
ADC[15] <= RXReg[15].DB_MAX_OUTPUT_PORT_TYPE
DAC[0] => TXReg.DATAB
DAC[1] => TXReg.DATAB
DAC[2] => TXReg.DATAB
DAC[3] => TXReg.DATAB
DAC[4] => TXReg.DATAB
DAC[5] => TXReg.DATAB
DAC[6] => TXReg.DATAB
DAC[7] => TXReg.DATAB
DAC[8] => TXReg.DATAB
DAC[9] => TXReg.DATAB
DAC[10] => TXReg.DATAB
DAC[11] => TXReg.DATAB
DAC[12] => TXReg.DATAB
DAC[13] => TXReg.DATAB
DAC[14] => TXReg.DATAB
DAC[15] => TXReg.DATAB


|Proj|ECHO_GEN:inst2
clk => OUT_TMP[0].CLK
clk => OUT_TMP[1].CLK
clk => OUT_TMP[2].CLK
clk => OUT_TMP[3].CLK
clk => OUT_TMP[4].CLK
clk => OUT_TMP[5].CLK
clk => OUT_TMP[6].CLK
clk => OUT_TMP[7].CLK
clk => OUT_TMP[8].CLK
clk => OUT_TMP[9].CLK
clk => OUT_TMP[10].CLK
clk => OUT_TMP[11].CLK
clk => OUT_TMP[12].CLK
clk => OUT_TMP[13].CLK
clk => OUT_TMP[14].CLK
clk => OUT_TMP[15].CLK
clk => RW~reg0.CLK
clk => offset[0]~reg0.CLK
clk => offset[1]~reg0.CLK
clk => offset[2]~reg0.CLK
clk => offset[3]~reg0.CLK
clk => offset[4]~reg0.CLK
clk => offset[5]~reg0.CLK
clk => offset[6]~reg0.CLK
clk => offset[7]~reg0.CLK
clk => offset[8]~reg0.CLK
clk => offset[9]~reg0.CLK
clk => offset[10]~reg0.CLK
clk => offset[11]~reg0.CLK
clk => offset[12]~reg0.CLK
clk => offset[13]~reg0.CLK
clk => offset[14]~reg0.CLK
clk => offset[15]~reg0.CLK
clk => offset[16]~reg0.CLK
clk => offset[17]~reg0.CLK
clk => offset[18]~reg0.CLK
clk => offset[19]~reg0.CLK
clk => ECHO4[0].CLK
clk => ECHO4[1].CLK
clk => ECHO4[2].CLK
clk => ECHO4[3].CLK
clk => ECHO4[4].CLK
clk => ECHO4[5].CLK
clk => ECHO4[6].CLK
clk => ECHO4[7].CLK
clk => ECHO4[8].CLK
clk => ECHO4[9].CLK
clk => ECHO4[10].CLK
clk => ECHO4[11].CLK
clk => ECHO4[12].CLK
clk => ECHO4[13].CLK
clk => ECHO4[14].CLK
clk => ECHO4[15].CLK
clk => ECHO3[0].CLK
clk => ECHO3[1].CLK
clk => ECHO3[2].CLK
clk => ECHO3[3].CLK
clk => ECHO3[4].CLK
clk => ECHO3[5].CLK
clk => ECHO3[6].CLK
clk => ECHO3[7].CLK
clk => ECHO3[8].CLK
clk => ECHO3[9].CLK
clk => ECHO3[10].CLK
clk => ECHO3[11].CLK
clk => ECHO3[12].CLK
clk => ECHO3[13].CLK
clk => ECHO3[14].CLK
clk => ECHO3[15].CLK
clk => ECHO2[0].CLK
clk => ECHO2[1].CLK
clk => ECHO2[2].CLK
clk => ECHO2[3].CLK
clk => ECHO2[4].CLK
clk => ECHO2[5].CLK
clk => ECHO2[6].CLK
clk => ECHO2[7].CLK
clk => ECHO2[8].CLK
clk => ECHO2[9].CLK
clk => ECHO2[10].CLK
clk => ECHO2[11].CLK
clk => ECHO2[12].CLK
clk => ECHO2[13].CLK
clk => ECHO2[14].CLK
clk => ECHO2[15].CLK
clk => ECHO1[0].CLK
clk => ECHO1[1].CLK
clk => ECHO1[2].CLK
clk => ECHO1[3].CLK
clk => ECHO1[4].CLK
clk => ECHO1[5].CLK
clk => ECHO1[6].CLK
clk => ECHO1[7].CLK
clk => ECHO1[8].CLK
clk => ECHO1[9].CLK
clk => ECHO1[10].CLK
clk => ECHO1[11].CLK
clk => ECHO1[12].CLK
clk => ECHO1[13].CLK
clk => ECHO1[14].CLK
clk => ECHO1[15].CLK
rstn => ECHO4[0].ACLR
rstn => ECHO4[1].ACLR
rstn => ECHO4[2].ACLR
rstn => ECHO4[3].ACLR
rstn => ECHO4[4].ACLR
rstn => ECHO4[5].ACLR
rstn => ECHO4[6].ACLR
rstn => ECHO4[7].ACLR
rstn => ECHO4[8].ACLR
rstn => ECHO4[9].ACLR
rstn => ECHO4[10].ACLR
rstn => ECHO4[11].ACLR
rstn => ECHO4[12].ACLR
rstn => ECHO4[13].ACLR
rstn => ECHO4[14].ACLR
rstn => ECHO4[15].ACLR
rstn => ECHO3[0].ACLR
rstn => ECHO3[1].ACLR
rstn => ECHO3[2].ACLR
rstn => ECHO3[3].ACLR
rstn => ECHO3[4].ACLR
rstn => ECHO3[5].ACLR
rstn => ECHO3[6].ACLR
rstn => ECHO3[7].ACLR
rstn => ECHO3[8].ACLR
rstn => ECHO3[9].ACLR
rstn => ECHO3[10].ACLR
rstn => ECHO3[11].ACLR
rstn => ECHO3[12].ACLR
rstn => ECHO3[13].ACLR
rstn => ECHO3[14].ACLR
rstn => ECHO3[15].ACLR
rstn => ECHO2[0].ACLR
rstn => ECHO2[1].ACLR
rstn => ECHO2[2].ACLR
rstn => ECHO2[3].ACLR
rstn => ECHO2[4].ACLR
rstn => ECHO2[5].ACLR
rstn => ECHO2[6].ACLR
rstn => ECHO2[7].ACLR
rstn => ECHO2[8].ACLR
rstn => ECHO2[9].ACLR
rstn => ECHO2[10].ACLR
rstn => ECHO2[11].ACLR
rstn => ECHO2[12].ACLR
rstn => ECHO2[13].ACLR
rstn => ECHO2[14].ACLR
rstn => ECHO2[15].ACLR
rstn => ECHO1[0].ACLR
rstn => ECHO1[1].ACLR
rstn => ECHO1[2].ACLR
rstn => ECHO1[3].ACLR
rstn => ECHO1[4].ACLR
rstn => ECHO1[5].ACLR
rstn => ECHO1[6].ACLR
rstn => ECHO1[7].ACLR
rstn => ECHO1[8].ACLR
rstn => ECHO1[9].ACLR
rstn => ECHO1[10].ACLR
rstn => ECHO1[11].ACLR
rstn => ECHO1[12].ACLR
rstn => ECHO1[13].ACLR
rstn => ECHO1[14].ACLR
rstn => ECHO1[15].ACLR
rstn => OUT_TMP[0].ENA
rstn => offset[19]~reg0.ENA
rstn => offset[18]~reg0.ENA
rstn => offset[17]~reg0.ENA
rstn => offset[16]~reg0.ENA
rstn => offset[15]~reg0.ENA
rstn => offset[14]~reg0.ENA
rstn => offset[13]~reg0.ENA
rstn => offset[12]~reg0.ENA
rstn => offset[11]~reg0.ENA
rstn => offset[10]~reg0.ENA
rstn => offset[9]~reg0.ENA
rstn => offset[8]~reg0.ENA
rstn => offset[7]~reg0.ENA
rstn => offset[6]~reg0.ENA
rstn => offset[5]~reg0.ENA
rstn => offset[4]~reg0.ENA
rstn => offset[3]~reg0.ENA
rstn => offset[2]~reg0.ENA
rstn => offset[1]~reg0.ENA
rstn => offset[0]~reg0.ENA
rstn => RW~reg0.ENA
rstn => OUT_TMP[15].ENA
rstn => OUT_TMP[14].ENA
rstn => OUT_TMP[13].ENA
rstn => OUT_TMP[12].ENA
rstn => OUT_TMP[11].ENA
rstn => OUT_TMP[10].ENA
rstn => OUT_TMP[9].ENA
rstn => OUT_TMP[8].ENA
rstn => OUT_TMP[7].ENA
rstn => OUT_TMP[6].ENA
rstn => OUT_TMP[5].ENA
rstn => OUT_TMP[4].ENA
rstn => OUT_TMP[3].ENA
rstn => OUT_TMP[2].ENA
rstn => OUT_TMP[1].ENA
lrsel => ~NO_FANOUT~
cntr[0] => LessThan0.IN18
cntr[0] => LessThan1.IN18
cntr[0] => LessThan2.IN18
cntr[0] => LessThan3.IN18
cntr[0] => LessThan4.IN18
cntr[1] => LessThan0.IN17
cntr[1] => LessThan1.IN17
cntr[1] => LessThan2.IN17
cntr[1] => LessThan3.IN17
cntr[1] => LessThan4.IN17
cntr[2] => LessThan0.IN16
cntr[2] => LessThan1.IN16
cntr[2] => LessThan2.IN16
cntr[2] => LessThan3.IN16
cntr[2] => LessThan4.IN16
cntr[3] => LessThan0.IN15
cntr[3] => LessThan1.IN15
cntr[3] => LessThan2.IN15
cntr[3] => LessThan3.IN15
cntr[3] => LessThan4.IN15
cntr[4] => LessThan0.IN14
cntr[4] => LessThan1.IN14
cntr[4] => LessThan2.IN14
cntr[4] => LessThan3.IN14
cntr[4] => LessThan4.IN14
cntr[5] => LessThan0.IN13
cntr[5] => LessThan1.IN13
cntr[5] => LessThan2.IN13
cntr[5] => LessThan3.IN13
cntr[5] => LessThan4.IN13
cntr[6] => LessThan0.IN12
cntr[6] => LessThan1.IN12
cntr[6] => LessThan2.IN12
cntr[6] => LessThan3.IN12
cntr[6] => LessThan4.IN12
cntr[7] => LessThan0.IN11
cntr[7] => LessThan1.IN11
cntr[7] => LessThan2.IN11
cntr[7] => LessThan3.IN11
cntr[7] => LessThan4.IN11
cntr[8] => LessThan0.IN10
cntr[8] => LessThan1.IN10
cntr[8] => LessThan2.IN10
cntr[8] => LessThan3.IN10
cntr[8] => LessThan4.IN10
SAMPLE_IN[0] => Add5.IN16
SAMPLE_IN[0] => DATA_WRITE[0].DATAIN
SAMPLE_IN[1] => Add5.IN15
SAMPLE_IN[1] => DATA_WRITE[1].DATAIN
SAMPLE_IN[2] => Add5.IN14
SAMPLE_IN[2] => DATA_WRITE[2].DATAIN
SAMPLE_IN[3] => Add5.IN13
SAMPLE_IN[3] => DATA_WRITE[3].DATAIN
SAMPLE_IN[4] => Add5.IN12
SAMPLE_IN[4] => DATA_WRITE[4].DATAIN
SAMPLE_IN[5] => Add5.IN11
SAMPLE_IN[5] => DATA_WRITE[5].DATAIN
SAMPLE_IN[6] => Add5.IN10
SAMPLE_IN[6] => DATA_WRITE[6].DATAIN
SAMPLE_IN[7] => Add5.IN9
SAMPLE_IN[7] => DATA_WRITE[7].DATAIN
SAMPLE_IN[8] => Add5.IN8
SAMPLE_IN[8] => DATA_WRITE[8].DATAIN
SAMPLE_IN[9] => Add5.IN7
SAMPLE_IN[9] => DATA_WRITE[9].DATAIN
SAMPLE_IN[10] => Add5.IN6
SAMPLE_IN[10] => DATA_WRITE[10].DATAIN
SAMPLE_IN[11] => Add5.IN5
SAMPLE_IN[11] => DATA_WRITE[11].DATAIN
SAMPLE_IN[12] => Add5.IN4
SAMPLE_IN[12] => DATA_WRITE[12].DATAIN
SAMPLE_IN[13] => Add5.IN3
SAMPLE_IN[13] => DATA_WRITE[13].DATAIN
SAMPLE_IN[14] => Add5.IN2
SAMPLE_IN[14] => DATA_WRITE[14].DATAIN
SAMPLE_IN[15] => Add5.IN1
SAMPLE_IN[15] => DATA_WRITE[15].DATAIN
SAMPLE_OUT[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
ECHO_VOL[0] => ~NO_FANOUT~
ECHO_VOL[1] => ~NO_FANOUT~
ECHO_VOL[2] => ~NO_FANOUT~
ECHO_VOL[3] => ~NO_FANOUT~
ECHO_NUM[0] => Equal0.IN3
ECHO_NUM[0] => Equal1.IN3
ECHO_NUM[0] => Equal2.IN3
ECHO_NUM[1] => Equal0.IN2
ECHO_NUM[1] => Equal1.IN2
ECHO_NUM[1] => Equal2.IN2
ECHO_DELAY[0] => Add1.IN8
ECHO_DELAY[1] => Add1.IN7
ECHO_DELAY[2] => Add1.IN6
ECHO_DELAY[3] => Add1.IN5
offset[0] <= offset[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= offset[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[2] <= offset[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[3] <= offset[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[4] <= offset[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[5] <= offset[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[6] <= offset[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[7] <= offset[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[8] <= offset[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[9] <= offset[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[10] <= offset[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[11] <= offset[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[12] <= offset[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[13] <= offset[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[14] <= offset[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[15] <= offset[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[16] <= offset[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[17] <= offset[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[18] <= offset[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
offset[19] <= offset[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RW <= RW~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[0] <= SAMPLE_IN[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[1] <= SAMPLE_IN[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[2] <= SAMPLE_IN[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[3] <= SAMPLE_IN[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[4] <= SAMPLE_IN[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[5] <= SAMPLE_IN[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[6] <= SAMPLE_IN[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[7] <= SAMPLE_IN[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[8] <= SAMPLE_IN[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[9] <= SAMPLE_IN[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[10] <= SAMPLE_IN[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[11] <= SAMPLE_IN[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[12] <= SAMPLE_IN[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[13] <= SAMPLE_IN[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[14] <= SAMPLE_IN[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_WRITE[15] <= SAMPLE_IN[15].DB_MAX_OUTPUT_PORT_TYPE
DATA_READ[0] => ECHO1.DATAB
DATA_READ[0] => ECHO2.DATAB
DATA_READ[0] => ECHO3.DATAB
DATA_READ[0] => ECHO4.DATAB
DATA_READ[1] => ECHO1.DATAB
DATA_READ[1] => ECHO2.DATAB
DATA_READ[1] => ECHO3.DATAB
DATA_READ[1] => ECHO4.DATAB
DATA_READ[2] => ECHO1.DATAB
DATA_READ[2] => ECHO2.DATAB
DATA_READ[2] => ECHO3.DATAB
DATA_READ[2] => ECHO4.DATAB
DATA_READ[3] => ECHO1.DATAB
DATA_READ[3] => ECHO2.DATAB
DATA_READ[3] => ECHO3.DATAB
DATA_READ[3] => ECHO4.DATAB
DATA_READ[4] => ECHO1.DATAB
DATA_READ[4] => ECHO2.DATAB
DATA_READ[4] => ECHO3.DATAB
DATA_READ[4] => ECHO4.DATAB
DATA_READ[5] => ECHO1.DATAB
DATA_READ[5] => ECHO2.DATAB
DATA_READ[5] => ECHO3.DATAB
DATA_READ[5] => ECHO4.DATAB
DATA_READ[6] => ECHO1.DATAB
DATA_READ[6] => ECHO2.DATAB
DATA_READ[6] => ECHO3.DATAB
DATA_READ[6] => ECHO4.DATAB
DATA_READ[7] => ECHO1.DATAB
DATA_READ[7] => ECHO2.DATAB
DATA_READ[7] => ECHO3.DATAB
DATA_READ[7] => ECHO4.DATAB
DATA_READ[8] => ECHO1.DATAB
DATA_READ[8] => ECHO2.DATAB
DATA_READ[8] => ECHO3.DATAB
DATA_READ[8] => ECHO4.DATAB
DATA_READ[9] => ECHO1.DATAB
DATA_READ[9] => ECHO2.DATAB
DATA_READ[9] => ECHO3.DATAB
DATA_READ[9] => ECHO4.DATAB
DATA_READ[10] => ECHO1.DATAB
DATA_READ[10] => ECHO2.DATAB
DATA_READ[10] => ECHO3.DATAB
DATA_READ[10] => ECHO4.DATAB
DATA_READ[11] => ECHO1.DATAB
DATA_READ[11] => ECHO2.DATAB
DATA_READ[11] => ECHO3.DATAB
DATA_READ[11] => ECHO4.DATAB
DATA_READ[12] => ECHO1.DATAB
DATA_READ[12] => ECHO2.DATAB
DATA_READ[12] => ECHO3.DATAB
DATA_READ[12] => ECHO4.DATAB
DATA_READ[13] => ECHO1.DATAB
DATA_READ[13] => ECHO2.DATAB
DATA_READ[13] => ECHO3.DATAB
DATA_READ[13] => ECHO4.DATAB
DATA_READ[14] => ECHO1.DATAB
DATA_READ[14] => ECHO2.DATAB
DATA_READ[14] => ECHO3.DATAB
DATA_READ[14] => ECHO4.DATAB
DATA_READ[15] => ECHO1.DATAB
DATA_READ[15] => ECHO2.DATAB
DATA_READ[15] => ECHO3.DATAB
DATA_READ[15] => ECHO4.DATAB


|Proj|my_mux:inst1
A[0] => Y.DATAB
A[1] => Y.DATAB
A[2] => Y.DATAB
A[3] => Y.DATAB
A[4] => Y.DATAB
A[5] => Y.DATAB
A[6] => Y.DATAB
A[7] => Y.DATAB
A[8] => Y.DATAB
A[9] => Y.DATAB
A[10] => Y.DATAB
A[11] => Y.DATAB
A[12] => Y.DATAB
A[13] => Y.DATAB
A[14] => Y.DATAB
A[15] => Y.DATAB
B[0] => Y.DATAA
B[1] => Y.DATAA
B[2] => Y.DATAA
B[3] => Y.DATAA
B[4] => Y.DATAA
B[5] => Y.DATAA
B[6] => Y.DATAA
B[7] => Y.DATAA
B[8] => Y.DATAA
B[9] => Y.DATAA
B[10] => Y.DATAA
B[11] => Y.DATAA
B[12] => Y.DATAA
B[13] => Y.DATAA
B[14] => Y.DATAA
B[15] => Y.DATAA
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT
s => Y.OUTPUTSELECT


|Proj|group_no:inst5
HEX7[6] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
HEX7[5] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
HEX7[4] <= <VCC>
HEX7[3] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
HEX7[2] <= <GND>
HEX7[1] <= <GND>
HEX7[0] <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
HEX6[6] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
HEX6[5] <= <GND>
HEX6[4] <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
HEX6[3] <= <GND>
HEX6[2] <= <GND>
HEX6[1] <= <GND>
HEX6[0] <= <GND>


|Proj|lpm_constant0:inst4
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]


|Proj|lpm_constant0:inst4|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>


