#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct 31 11:12:24 2024
# Process ID: 7708
# Current directory: C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2276 C:\Users\aly27\OneDrive\Desktop\UT\SCS\tema2\tema2.xpr
# Log file: C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/vivado.log
# Journal file: C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2\vivado.jou
#-----------------------------------------------------------
ststart_guopopen_project C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.xpScanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
ININFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'opopen_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 748.027 ; gain = 154.77upupdate_compile_order -fileset sources_update_compile_order -fileset sources_1
file mkdir C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.srcs/sim_1/new/testbench.vhd w ]
add_files -fileset sim_1 C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.srcs/sim_1/new/testbench.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LookaheadAdder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LookaheadAdder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.srcs/sources_1/new/CarryBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CarryBlock'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.srcs/sources_1/new/LookaheadAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LookaheadAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LookaheadAdder_tb'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8af3e12f3bb64730908ba1975a3fd4ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LookaheadAdder_tb_behav xil_defaultlib.LookaheadAdder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.CarryBlock [carryblock_default]
Compiling architecture structural of entity xil_defaultlib.LookaheadAdder [lookaheadadder_default]
Compiling architecture behavioral of entity xil_defaultlib.lookaheadadder_tb
Built simulation snapshot LookaheadAdder_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.sim/sim_1/behav/xsim/xsim.dir/LookaheadAdder_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov  6 12:16:54 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 794.199 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LookaheadAdder_tb_behav -key {Behavioral:sim_1:Functional:LookaheadAdder_tb} -tclbatch {LookaheadAdder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source LookaheadAdder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LookaheadAdder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 800.918 ; gain = 6.719
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.srcs/sim_1/new/testbech.bcd w ]
add_files -fileset sim_1 C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.srcs/sim_1/new/testbech.bcd
set_property file_type VHDL [get_files  C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.srcs/sim_1/new/testbech.bcd]
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.srcs/sim_1/new/testbech.bcd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.srcs/sim_1/new/testbech.bcd
file delete -force C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.srcs/sim_1/new/testbech.bcd
remove_files  -fileset sim_1 C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.srcs/sim_1/new/testbech.bcd
WARNING: [Vivado 12-818] No files matched 'C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.srcs/sim_1/new/testbech.bcd'
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.srcs/sim_1/new/BCDTestBench.vhd w ]
add_files -fileset sim_1 C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.srcs/sim_1/new/BCDTestBench.vhd
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LookaheadAdder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LookaheadAdder_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8af3e12f3bb64730908ba1975a3fd4ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LookaheadAdder_tb_behav xil_defaultlib.LookaheadAdder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LookaheadAdder_tb_behav -key {Behavioral:sim_1:Functional:LookaheadAdder_tb} -tclbatch {LookaheadAdder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source LookaheadAdder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LookaheadAdder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 804.152 ; gain = 0.000
set_property top LookaheadAdder_tb2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LookaheadAdder_tb2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LookaheadAdder_tb2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.srcs/sim_1/new/BCDTestBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LookaheadAdder_tb2'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8af3e12f3bb64730908ba1975a3fd4ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LookaheadAdder_tb2_behav xil_defaultlib.LookaheadAdder_tb2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.CarryBlock [carryblock_default]
Compiling architecture structural of entity xil_defaultlib.LookaheadAdder [lookaheadadder_default]
Compiling architecture behavioral of entity xil_defaultlib.lookaheadadder_tb2
Built simulation snapshot LookaheadAdder_tb2_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.sim/sim_1/behav/xsim/xsim.dir/LookaheadAdder_tb2_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov  6 12:23:33 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aly27/OneDrive/Desktop/UT/SCS/tema2/tema2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LookaheadAdder_tb2_behav -key {Behavioral:sim_1:Functional:LookaheadAdder_tb2} -tclbatch {LookaheadAdder_tb2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source LookaheadAdder_tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LookaheadAdder_tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 814.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 12:29:09 2024...
