Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto cddfca8622214ec2a777651aea810133 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot dbu_tb_TA_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.dbu_tb_TA xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "dbu_tb_TA_time_synth.sdf", for root module "dbu_tb_TA/dbu".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "dbu_tb_TA_time_synth.sdf", for root module "dbu_tb_TA/dbu".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.ALU
Compiling module simprims_ver.GND
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.dist_instruction_memory_256x32_r...
Compiling module xil_defaultlib.dist_instruction_memory_256x32_d...
Compiling module xil_defaultlib.dist_instruction_memory_256x32_d...
Compiling module xil_defaultlib.dist_instruction_memory_256x32
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RAMD64E(RAM_ADDRESS_MASK=2'b10,R...
Compiling module simprims_ver.RAMD64E(RAM_ADDRESS_MASK=2'b10,R...
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.RAM128X1D_UNIQ_BASE_
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.RAM128X1D_HD825
Compiling module xil_defaultlib.RAM128X1D_HD826
Compiling module xil_defaultlib.RAM128X1D_HD827
Compiling module xil_defaultlib.RAM128X1D_HD828
Compiling module xil_defaultlib.RAM128X1D_HD829
Compiling module xil_defaultlib.RAM128X1D_HD830
Compiling module xil_defaultlib.RAM128X1D_HD831
Compiling module xil_defaultlib.RAM128X1D_HD832
Compiling module xil_defaultlib.RAM128X1D_HD833
Compiling module xil_defaultlib.RAM128X1D_HD834
Compiling module xil_defaultlib.RAM128X1D_HD835
Compiling module xil_defaultlib.RAM128X1D_HD836
Compiling module xil_defaultlib.RAM128X1D_HD837
Compiling module xil_defaultlib.RAM128X1D_HD838
Compiling module xil_defaultlib.RAM128X1D_HD839
Compiling module xil_defaultlib.RAM128X1D_HD840
Compiling module xil_defaultlib.RAM128X1D_HD841
Compiling module xil_defaultlib.RAM128X1D_HD842
Compiling module xil_defaultlib.RAM128X1D_HD843
Compiling module xil_defaultlib.RAM128X1D_HD844
Compiling module xil_defaultlib.RAM128X1D_HD845
Compiling module xil_defaultlib.RAM128X1D_HD846
Compiling module xil_defaultlib.RAM128X1D_HD847
Compiling module xil_defaultlib.RAM128X1D_HD848
Compiling module xil_defaultlib.RAM128X1D_HD849
Compiling module xil_defaultlib.RAM128X1D_HD850
Compiling module xil_defaultlib.RAM128X1D_HD851
Compiling module xil_defaultlib.RAM128X1D_HD852
Compiling module xil_defaultlib.RAM128X1D_HD853
Compiling module xil_defaultlib.RAM128X1D_HD854
Compiling module xil_defaultlib.RAM128X1D_HD855
Compiling module xil_defaultlib.RAM128X1D_HD856
Compiling module xil_defaultlib.RAM128X1D_HD857
Compiling module xil_defaultlib.RAM128X1D_HD858
Compiling module xil_defaultlib.RAM128X1D_HD859
Compiling module xil_defaultlib.RAM128X1D_HD860
Compiling module xil_defaultlib.RAM128X1D_HD861
Compiling module xil_defaultlib.RAM128X1D_HD862
Compiling module xil_defaultlib.RAM128X1D_HD863
Compiling module xil_defaultlib.RAM128X1D_HD864
Compiling module xil_defaultlib.RAM128X1D_HD865
Compiling module xil_defaultlib.RAM128X1D_HD866
Compiling module xil_defaultlib.RAM128X1D_HD867
Compiling module xil_defaultlib.RAM128X1D_HD868
Compiling module xil_defaultlib.RAM128X1D_HD869
Compiling module xil_defaultlib.RAM128X1D_HD870
Compiling module xil_defaultlib.RAM128X1D_HD871
Compiling module xil_defaultlib.RAM128X1D_HD872
Compiling module xil_defaultlib.RAM128X1D_HD873
Compiling module xil_defaultlib.RAM128X1D_HD874
Compiling module xil_defaultlib.RAM128X1D_HD875
Compiling module xil_defaultlib.RAM128X1D_HD876
Compiling module xil_defaultlib.RAM128X1D_HD877
Compiling module xil_defaultlib.RAM128X1D_HD878
Compiling module xil_defaultlib.RAM128X1D_HD879
Compiling module xil_defaultlib.RAM128X1D_HD880
Compiling module xil_defaultlib.RAM128X1D_HD881
Compiling module xil_defaultlib.RAM128X1D_HD882
Compiling module xil_defaultlib.RAM128X1D_HD883
Compiling module xil_defaultlib.RAM128X1D_HD884
Compiling module xil_defaultlib.RAM128X1D_HD885
Compiling module xil_defaultlib.RAM128X1D_HD886
Compiling module xil_defaultlib.RAM128X1D_HD887
Compiling module xil_defaultlib.dist_memory_256x32_dpram
Compiling module xil_defaultlib.dist_memory_256x32_dist_mem_gen_...
Compiling module xil_defaultlib.dist_memory_256x32_dist_mem_gen_...
Compiling module xil_defaultlib.dist_memory_256x32
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.MUXF8
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.cpu_one_circle
Compiling module xil_defaultlib.edge_taker
Compiling module xil_defaultlib.edge_taker_0
Compiling module simprims_ver.FDPE(INIT=1'b0)
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.FDPE_default
Compiling module xil_defaultlib.nixietube
Compiling module xil_defaultlib.edge_taker_1
Compiling module xil_defaultlib.dbu
Compiling module xil_defaultlib.dbu_tb_TA
Compiling module xil_defaultlib.glbl
Built simulation snapshot dbu_tb_TA_time_synth
