Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Tue Feb 23 12:26:58 2016
| Host         : edcn103-pc running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_drc
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 175

2. REPORT DETAILS
-----------------
REQP-21#1 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[0].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#2 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[10].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#3 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[11].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#4 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[12].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#5 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[13].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#6 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[14].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#7 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[15].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#8 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[16].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#9 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[17].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#10 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[18].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#11 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[19].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#12 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[1].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#13 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[20].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#14 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[21].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#15 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[22].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#16 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[23].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#17 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[24].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#18 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[25].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#19 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[26].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#20 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[27].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#21 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[28].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#22 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[29].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#23 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[2].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#24 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[30].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#25 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[31].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#26 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[3].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#27 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[4].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#28 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[5].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#29 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[6].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#30 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[7].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#31 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[8].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-21#32 Error
enum_AREG_2_connects_CEA1_GND_connects_CEA2_GND_connects_CEA1_connects_CEA2  
DSP[9].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 AREG attribute is set to 2, the CEA1 and CEA2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#1 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[0].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#2 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[10].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#3 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[11].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#4 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[12].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#5 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[13].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#6 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[14].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#7 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[15].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#8 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[16].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#9 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[17].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#10 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[18].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#11 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[19].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#12 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[1].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#13 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[20].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#14 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[21].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#15 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[22].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#16 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[23].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#17 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[24].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#18 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[25].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#19 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[26].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#20 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[27].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#21 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[28].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#22 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[29].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#23 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[2].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#24 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[30].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#25 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[31].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#26 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[3].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#27 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[4].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#28 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[5].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#29 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[6].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#30 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[7].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#31 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[8].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

REQP-25#32 Error
enum_BREG_2_connects_CEB1_GND_connects_CEB2_GND_connects_CEB1_connects_CEB2  
DSP[9].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: When the DSP48E1 BREG attribute is set to 2, the CEB1 and CEB2 input pins cannot be unconnected or tied to GND.
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[0].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[10].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#3 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[11].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#4 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[12].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#5 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[13].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#6 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[14].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#7 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[15].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#8 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[16].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#9 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[17].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#10 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[18].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#11 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[19].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#12 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[1].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#13 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[20].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#14 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[21].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#15 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[22].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#16 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[23].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#17 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[24].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#18 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[25].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#19 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[26].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#20 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[27].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#21 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[28].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#22 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[29].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#23 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[2].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#24 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[30].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#25 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[31].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#26 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[3].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#27 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[4].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#28 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[5].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#29 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[6].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#30 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[7].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#31 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[8].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#32 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
DSP[9].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

BIIVRC-1-1#1 Advisory
Bank IO standard internal Vref conflict  
BIIVRC-1 rule not checked: Too many IO ports
Related violations: <none>

BISLIM-1-1#1 Advisory
Bank IO standard limits  
BISLIM-1 rule not checked: Too many IO ports
Related violations: <none>

BIVB-1-1#1 Advisory
Bank IO standard Support  
BIVB-1 rule not checked: Too many IO ports
Related violations: <none>

BIVC-1-1#1 Advisory
Bank IO standard Vcc  
BIVC-1 rule not checked: Too many IO ports
Related violations: <none>

BIVR-1-1#1 Advisory
Bank IO standard Vref  
BIVR-1 rule not checked: Too many IO ports
Related violations: <none>

BIVRU-1-1#1 Advisory
Bank IO standard Vref utilization  
BIVRU-1 rule not checked: Too many IO ports
Related violations: <none>

BIVT-1-1#1 Advisory
Bank IO standard Termination  
BIVT-1 rule not checked: Too many IO ports
Related violations: <none>

CFGM-1-1#1 Advisory
Configuration Mode  
CFGM-1 rule not checked: Too many IO ports
Related violations: <none>

DCIC-1-1#1 Advisory
DCI Cascade Checks  
DCIC-1 rule not checked: Too many IO ports
Related violations: <none>

DCIC-2-1#1 Advisory
DCI Cascade Checks  
DCIC-2 rule not checked: Too many IO ports
Related violations: <none>

DCIC-3-1#1 Advisory
DCI Cascade Checks  
DCIC-3 rule not checked: Too many IO ports
Related violations: <none>

DCICIOSTD-1-1#1 Advisory
DCI Cascade IO standard  
DCICIOSTD-1 rule not checked: Too many IO ports
Related violations: <none>

DCICIOSTD-2-1#1 Advisory
DCI Cascade IO standard  
DCICIOSTD-2 rule not checked: Too many IO ports
Related violations: <none>

DCICIOSTD-3-1#1 Advisory
DCI Cascade IO standard  
DCICIOSTD-3 rule not checked: Too many IO ports
Related violations: <none>

DCICPC-1-1#1 Advisory
DCI Cascade with part compatibility  
DCICPC-1 rule not checked: Too many IO ports
Related violations: <none>

DCIP-1-1#1 Advisory
Bank IO standard VRN/VRP Occupied  
DCIP-1 rule not checked: Too many IO ports
Related violations: <none>

DCIP-2-1#1 Advisory
Bank IO standard VRN/VRP Occupied  
DCIP-2 rule not checked: Too many IO ports
Related violations: <none>

DIFFISTD-1-1#1 Advisory
Inconsistent Diff pair IOStandards  
DIFFISTD-1 rule not checked: Too many IO ports
Related violations: <none>

DIFFISTDDrv-1-1#1 Advisory
Inconsistent Diff pair IOStandards  
DIFFISTDDrv-1 rule not checked: Too many IO ports
Related violations: <none>

DIFFISTDSlew-1-1#1 Advisory
Inconsistent Diff pair IOStandards  
DIFFISTDSlew-1 rule not checked: Too many IO ports
Related violations: <none>

IOBUSSLRC-1-1#1 Advisory
IO Bus SLR Crossings  
IOBUSSLRC-1 rule not checked: Too many IO ports
Related violations: <none>

IOCNT-1-1#1 Advisory
Number of IOs  
IOCNT-1 rule not checked: Too many IO ports
Related violations: <none>

IOCNT-2-1#1 Advisory
Number of HP/HR/HD IOs  
IOCNT-2 rule not checked: Too many IO ports
Related violations: <none>

IOCTMGT-1-1#1 Advisory
IOs crosstalk to MGT  
IOCTMGT-1 rule not checked: Too many IO ports
Related violations: <none>

IODIR-1-1#1 Advisory
Directionless IOs  
IODIR-1 rule not checked: Too many IO ports
Related violations: <none>

IOPCBUFG-1-1#1 Advisory
Incompatible BUFGs among compatible parts  
IOPCBUFG-1 rule not checked: Too many IO ports
Related violations: <none>

IOPCMGT-1-1#1 Advisory
MGT not allowed for part compatibility  
IOPCMGT-1 rule not checked: Too many IO ports
Related violations: <none>

IOPCPR-1-1#1 Advisory
Part compatibility implied prohibits not respected  
IOPCPR-1 rule not checked: Too many IO ports
Related violations: <none>

IOPCPR-2-1#1 Advisory
Part compatibility implied prohibits have placement  
IOPCPR-2 rule not checked: Too many IO ports
Related violations: <none>

IOPCSLR-1-1#1 Advisory
Part compatibility between monolithic and multi-die devices.  
IOPCSLR-1 rule not checked: Too many IO ports
Related violations: <none>

IOPCSLR-2-1#1 Advisory
UltraScale part compatibility between monolithic and multi-die devices.  
IOPCSLR-2 rule not checked: Too many IO ports
Related violations: <none>

IOPL-1-1#1 Advisory
Placement overlap  
IOPL-1 rule not checked: Too many IO ports
Related violations: <none>

IOPL-2-1#1 Advisory
Prohibit check  
IOPL-2 rule not checked: Too many IO ports
Related violations: <none>

IOPL-3-1#1 Advisory
Input only check  
IOPL-3 rule not checked: Too many IO ports
Related violations: <none>

IOPL-4-1#1 Advisory
Differential output using low capacitance site  
IOPL-4 rule not checked: Too many IO ports
Related violations: <none>

IOPL-5-1#1 Advisory
Clock capable check  
IOPL-5 rule not checked: Too many IO ports
Related violations: <none>

IOPL-6-1#1 Advisory
Differential clock compatibility  
IOPL-6 rule not checked: Too many IO ports
Related violations: <none>

IOPL-7-1#1 Advisory
Slave SYSMONE1 I2C check  
IOPL-7 rule not checked: Too many IO ports
Related violations: <none>

IOPL-8-1#1 Advisory
Slave SYSMONE4 I2C check  
IOPL-8 rule not checked: Too many IO ports
Related violations: <none>

LVDS-1-1#1 Advisory
Bidirection LVDS IOs  
LVDS-1 rule not checked: Too many IO ports
Related violations: <none>

PORTPROP-1-1#1 Advisory
Drive strength and I/O standard compatibility  
PORTPROP-1 rule not checked: Too many IO ports
Related violations: <none>

PORTPROP-3-1#1 Advisory
Differential port pair I/O standard compatibility  
PORTPROP-3 rule not checked: Too many IO ports
Related violations: <none>

PORTPROP-4-1#1 Advisory
Slew type and I/O standard compatibility  
PORTPROP-4 rule not checked: Too many IO ports
Related violations: <none>

PORTPROP-5-1#1 Advisory
DQS_BIAS and I/O standard compatibility  
PORTPROP-5 rule not checked: Too many IO ports
Related violations: <none>

REQP-32#1 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[0].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#2 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[10].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#3 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[11].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#4 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[12].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#5 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[13].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#6 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[14].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#7 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[15].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#8 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[16].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#9 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[17].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#10 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[18].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#11 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[19].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#12 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[1].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#13 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[20].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#14 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[21].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#15 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[22].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#16 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[23].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#17 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[24].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#18 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[25].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#19 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[26].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#20 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[27].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#21 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[28].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#22 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[29].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#23 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[2].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#24 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[30].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#25 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[31].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#26 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[3].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#27 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[4].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#28 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[5].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#29 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[6].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#30 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[7].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#31 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[8].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

REQP-32#32 Advisory
with_OPMODE_USE_MULT_NONE  
DSP[9].your_instance_name_1/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive: To save power with this DSP48E1 OPMODE input pin programming the USE_MULT attribute should be set to NONE.
Related violations: <none>

VCCAUX1-1-1#1 Advisory
Vccaux voltage requirement for LVCMOS25  
VCCAUX1-1 rule not checked: Too many IO ports
Related violations: <none>

VCCAUX1-2-1#1 Advisory
Vccaux voltage requirement for LVPECL_33 and TMDS_33  
VCCAUX1-2 rule not checked: Too many IO ports
Related violations: <none>


