Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       8 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                   random # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f78655dca00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dcc00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dd600,124
launching memcpy command : MemcpyHtoD,0x00007f78655dd800,124
launching memcpy command : MemcpyHtoD,0x00007f786da00810,520
launching memcpy command : MemcpyHtoD,0x00007f786da00a18,8160
launching memcpy command : MemcpyHtoD,0x00007f7865400000,1952256
launching memcpy command : MemcpyHtoD,0x00007f786da00800,16
Processing kernel ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
-kernel name = _Z6kernelv
-kernel id = 1
-grid dim = (51,1,1)
-block dim = (512,1,1)
-shmem = 11872
-nregs = 51
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f7894000000
-local mem base_addr = 0x00007f7892000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
launching kernel name: _Z6kernelv uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6kernelv'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6kernelv'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6kernelv'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6kernelv'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6kernelv'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6kernelv'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6kernelv'
thread block = 7,0,0
thread block = 8,0,0
thread block = 9,0,0
thread block = 10,0,0
thread block = 11,0,0
thread block = 12,0,0
thread block = 13,0,0
thread block = 14,0,0
thread block = 15,0,0
thread block = 16,0,0
thread block = 17,0,0
thread block = 18,0,0
thread block = 19,0,0
thread block = 20,0,0
thread block = 21,0,0
thread block = 22,0,0
thread block = 23,0,0
thread block = 24,0,0
thread block = 25,0,0
thread block = 26,0,0
thread block = 27,0,0
thread block = 28,0,0
thread block = 29,0,0
thread block = 30,0,0
thread block = 31,0,0
thread block = 32,0,0
thread block = 33,0,0
thread block = 34,0,0
thread block = 35,0,0
thread block = 36,0,0
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6kernelv 
kernel_launch_uid = 1 
gpu_sim_cycle = 29603
gpu_sim_insn = 6559671
gpu_ipc =     221.5880
gpu_tot_sim_cycle = 29603
gpu_tot_sim_insn = 6559671
gpu_tot_ipc =     221.5880
gpu_tot_issued_cta = 51
gpu_occupancy = 54.1561% 
gpu_tot_occupancy = 54.1561% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3190
partiton_level_parallism_total  =       1.3190
partiton_level_parallism_util =       2.4768
partiton_level_parallism_util_total  =       2.4768
L2_BW  =      50.6491 GB/Sec
L2_BW_total  =      50.6491 GB/Sec
gpu_total_sim_rate=1639917

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 6051, Miss = 4623, Miss_rate = 0.764, Pending_hits = 452, Reservation_fails = 205
	L1D_cache_core[1]: Access = 6122, Miss = 4555, Miss_rate = 0.744, Pending_hits = 488, Reservation_fails = 171
	L1D_cache_core[2]: Access = 7099, Miss = 5433, Miss_rate = 0.765, Pending_hits = 575, Reservation_fails = 174
	L1D_cache_core[3]: Access = 7175, Miss = 5349, Miss_rate = 0.746, Pending_hits = 502, Reservation_fails = 119
	L1D_cache_core[4]: Access = 6041, Miss = 4606, Miss_rate = 0.762, Pending_hits = 487, Reservation_fails = 281
	L1D_cache_core[5]: Access = 6044, Miss = 4609, Miss_rate = 0.763, Pending_hits = 475, Reservation_fails = 299
	L1D_cache_core[6]: Access = 6068, Miss = 4633, Miss_rate = 0.764, Pending_hits = 454, Reservation_fails = 100
	L1D_cache_core[7]: Access = 6909, Miss = 5238, Miss_rate = 0.758, Pending_hits = 569, Reservation_fails = 270
	L1D_total_cache_accesses = 51509
	L1D_total_cache_misses = 39046
	L1D_total_cache_miss_rate = 0.7580
	L1D_total_cache_pending_hits = 4002
	L1D_total_cache_reservation_fails = 1619
	L1D_cache_data_port_util = 0.048
	L1D_cache_fill_port_util = 0.104
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4002
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1342
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4002
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1342
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 277
ctas_completed 51, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1047, 1050, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 1047, 1050, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 876, 
gpgpu_n_tot_thrd_icount = 7812384
gpgpu_n_tot_w_icount = 244137
gpgpu_n_stall_shd_mem = 7786
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18524
gpgpu_n_mem_write_global = 20522
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 398055
gpgpu_n_store_insn = 132753
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2173
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5613
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:124717	W0_Idle:91098	W0_Scoreboard:280716	W1:5763	W2:102	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2703	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:102	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:51	W31:2499	W32:201501
single_issue_nums: WS0:61782	WS1:61598	WS2:60319	WS3:60438	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 148192 {8:18524,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 820880 {40:20522,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 740960 {40:18524,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164176 {8:20522,}
maxmflatency = 956 
max_icnt2mem_latency = 95 
maxmrqlatency = 155 
max_icnt2sh_latency = 66 
averagemflatency = 561 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 3 
mrq_lat_table:20286 	1704 	1051 	1453 	2394 	3244 	591 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7176 	495 	31375 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	38613 	433 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29920 	6060 	2195 	719 	150 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	7 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        53        26        26        33        12        23        23        34        32        68        55        13        15        11        16 
dram[1]:        60        49        77        54        24        25        29        27        36        44        55        39        21        24        19        18 
dram[2]:        66        38        59        58        30        35        31        23        78        77        30        39        19        17        21        26 
dram[3]:        46        68        25        46        29        27        29        18        41        17        63        53        11        10        16        19 
dram[4]:        59        49        45        39        34        30        27        25        39        45        44        65        19        23        19        18 
dram[5]:        33        29        40        44        25        25        20        20        20        24        31        37        18        20        11        15 
dram[6]:        59        47        49        70        15        27        30        35        26        24        39        16        29        20        22        15 
dram[7]:        77        78        31        49        27        49        21        44        32        26        52        48        32        20        20        22 
dram[8]:        40        61        46        67        19        31        37        39        54        33        67        46        18        18        21        27 
dram[9]:        49        35        43        42        27        28        16        11        26        36        33        39        12        18        22        20 
dram[10]:        37        49        45        44        37        41        27        22        40        17        67        34        25        19        10        12 
dram[11]:        44        40        78        72        27        28        40        38        44        35        68        54        20        20        14        12 
dram[12]:        34        34        40        77        15        18        29        37        34        25        52        53        11        13        17        18 
dram[13]:        78        82        77        46        29        29        33        32        30        37        37        53        19        12        17        21 
dram[14]:        43        43        40        40        23        29        16        12        43        24        29        34        21        25        19        18 
dram[15]:        19        34        81        58        23        24        29        23        48        48        64        62        18        18        15        12 
maximum service time to same row:
dram[0]:      6725      6747      7744      6708      6451      6447      6388      7008      7100      7896      9695     10219     11911     12533      9600      9851 
dram[1]:      6955      6081      8726      6051      6475      6454      7166      7404      6472      7537      6094     10267     13178     11383     13455     12782 
dram[2]:      6067      7604      6056      6633      6465      6464      6452      7493      7671      7714      9093      9779     11634     11654     12358     12330 
dram[3]:      6936      6290      6747      6824      6443      6480      7015      6267      7716      7014      8215      7084     11986     12515     12273     13351 
dram[4]:      6065      6069      6067      6064      6443      6470      6256      6254      7358      7338      6035      7759     12451     12470     11780     11691 
dram[5]:      6093      6091      6098      7142      6468      6481      6059      6073      7728      7742      6826      6808     13765     14155     12062     11233 
dram[6]:      6731      6079      6460      6466      6462      6461      6056      6054      9498      9272      9119      9132     11691     10940     12333     12595 
dram[7]:      6758      6727      6438      6507      7328      6444      6448      6443      7659      7533      9347      7561     11738     11779     11873     12528 
dram[8]:      8496     14578      6055      6671      6458      6476      6490      6439      7536      7488      7974      8138     12760     12761     12903     12442 
dram[9]:      6266      6071      6069      6079      6480      6477      6080      7513      9465      7534      9667      9668     11675     11757     12329     11260 
dram[10]:      6437      7073      6800      6046      6452      6466      7948      6048      7525      7101      9510      9510     11688     12028     10525     10342 
dram[11]:      7693      6502      6120      6982      6482      6454      7194      7097      7115      7151      7667      9144     12209     12153     12074     12141 
dram[12]:      9639      6732      6499      6441      6440      6910      6070      6067      9353      9425      6539      7096     12821     11640     12204     12972 
dram[13]:      7289      6148      6052      6092      6455      6446      6448      6437      7228      7582      6803      6804     11727     11438     12743     12744 
dram[14]:      6090      6304      6069      6056      7064      6450      7447      7104      7410      7489     10441     11015     11660     13768     12177     12249 
dram[15]:      6078      7158      6062      7185      6449      6462      7043      6082      7870      7941      7806      8147     13126     13687     10404     11238 
average row accesses per activate:
dram[0]:  8.785714 12.600000  8.400000  7.294117  5.600000  4.724138  7.055555  8.062500  6.473684  9.076923 19.833334 12.000000 25.750000 16.500000  8.538462  8.750000 
dram[1]: 15.000000 12.636364 11.363636 10.916667  5.400000  5.625000 11.300000  8.500000  9.076923  8.615385  5.578948 12.222222 23.200001 13.666667  9.307693 11.090909 
dram[2]: 10.818182 11.090909  8.000000  8.133333  5.040000  5.565217  8.266666  7.470588 26.750000 27.500000 15.571428 13.000000 13.555555 13.222222 16.285715 12.700000 
dram[3]: 11.700000 12.888889  5.590909  8.200000  4.793103  5.115385  7.166667  6.090909  8.214286  5.523809 11.400000 14.750000 20.799999 33.333332 24.750000 20.600000 
dram[4]: 14.444445 11.363636  8.642858  8.714286  6.150000  6.095238  6.250000  7.812500  7.058824  9.769231 10.900000 10.900000 18.500000 18.666666  7.529412 13.666667 
dram[5]:  8.470589  7.250000  8.923077 10.636364  5.200000  6.190476  5.739130  6.842105  6.000000  6.000000 14.375000 14.375000 49.000000 25.000000  9.000000 15.571428 
dram[6]: 12.700000  8.533334  9.916667  7.600000  5.080000  4.482759  6.454545  5.720000  9.538462  8.642858 11.400000 12.333333 12.111111 11.222222 16.000000 15.714286 
dram[7]: 22.400000 19.333334  6.882353  7.117647  7.176471  8.571428  5.230769  8.375000  9.076923  8.000000 10.000000 10.000000 13.625000 16.857143  8.785714 10.818182 
dram[8]: 12.444445 16.285715  7.117647  9.461538  5.115385  5.458333 10.250000  9.538462 17.833334 14.500000 12.000000  8.384615 17.000000 19.833334 13.111111 12.100000 
dram[9]:  8.214286  9.076923  7.529412  8.133333  5.000000  5.818182  5.280000  4.642857  8.692307 11.700000  9.500000  9.142858 15.000000 20.400000 19.799999 17.000000 
dram[10]: 11.636364 11.500000  7.875000 10.909091  6.714286  8.235294  7.937500  4.551724  6.473684  5.260870 14.000000  9.583333 15.000000 14.285714  7.928571  6.588235 
dram[11]: 13.555555 10.333333 14.000000 10.250000  4.466667  5.791667 11.600000 10.000000  7.933333 10.416667 10.600000 11.200000 16.000000 11.500000 10.083333  6.833333 
dram[12]: 13.333333  8.214286  7.785714 12.888889  5.125000  4.187500  8.875000  9.785714  8.785714  7.470588  7.928571  7.928571 18.000000 14.857142 18.500000 15.571428 
dram[13]: 19.166666 17.428572 17.428572  8.714286  7.250000  6.722222  5.480000  7.500000 11.200000 10.000000 11.800000 10.090909 16.285715 15.857142  7.733333 11.272727 
dram[14]:  8.176471 10.692307 11.090909  8.200000  7.000000  5.217391  4.740741  4.807693 10.909091  9.000000 16.333334 14.428572 18.833334 10.727273 10.916667  9.071428 
dram[15]:  7.444445 10.461538 15.250000 11.300000  5.652174  4.714286  6.650000  5.909091  6.700000  8.866667 11.888889 17.666666 49.000000 50.000000 10.181818 11.666667 
average row locality = 30748/3462 = 8.881572
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        39        49        47        62        58        48        52        46        41        41        40        21        19        30        28 
dram[1]:        45        49        48        53        56        58        40        44        39        34        25        30        36        42        44        45 
dram[2]:        32        35        49        44        49        47        45        46        29        33        31        26        42        40        35        46 
dram[3]:        30        26        46        42        61        53        52        55        38        39        33        34        24        20        21        23 
dram[4]:        42        38        42        43        45        46        46        47        43        46        25        23        29        30        50        46 
dram[5]:        57        54        38        39        52        52        54        51        58        54        28        31        18        20        31        31 
dram[6]:        37        41        38        36        49        52        62        63        46        44        34        28        27        21        33        30 
dram[7]:        25        26        36        43        44        42        58        56        39        35        24        21        29        36        46        42 
dram[8]:        29        30        44        46        53        51        45        46        28        37        28        27        38        38        37        43 
dram[9]:        30        33        51        43        56        51        55        52        33        38        49        46        24        22        21        23 
dram[10]:        45        32        46        42        63        59        47        51        43        42        32        34        23        20        31        31 
dram[11]:        39        37        48        41        55        60        39        41        39        46        25        28        32        33        43        43 
dram[12]:        36        32        30        39        46        54        63        59        46        46        31        29        25        23        31        31 
dram[13]:        32        35        45        45        39        44        60        56        33        31        36        31        34        31        38        45 
dram[14]:        47        51        43        46        42        43        49        46        43        39        21        22        30        38        52        46 
dram[15]:        47        48        41        36        53        55        56        53        55        56        28        27        18        18        34        27 
total dram reads = 10226
bank skew: 63/18 = 3.50
chip skew: 688/597 = 1.15
number of total write accesses:
dram[0]:        87        87        77        77        78        79        79        77        77        77        78        80        82        80        81        77 
dram[1]:        90        90        77        78        79        77        73        75        79        78        81        80        80        81        77        77 
dram[2]:        87        87        79        78        77        81        79        81        78        77        78        78        80        79        79        81 
dram[3]:        87        90        77        81        78        80        77        79        77        77        81        84        80        80        78        80 
dram[4]:        88        87        79        79        78        82        79        78        77        81        84        86        82        82        78        77 
dram[5]:        87        91        78        78        78        78        78        79        80        78        87        84        80        80        77        78 
dram[6]:        90        87        81        78        78        78        80        80        78        77        80        83        82        80        79        80 
dram[7]:        87        90        81        78        78        78        78        78        79        77        86        89        80        82        77        77 
dram[8]:        83        84        77        77        80        80        78        78        79        79        80        82        81        81        81        78 
dram[9]:        85        85        77        79        79        77        77        78        80        79        84        82        81        80        78        79 
dram[10]:        83        83        80        78        78        81        80        81        80        79        80        81        82        80        80        81 
dram[11]:        83        87        78        82        79        79        77        79        80        79        81        84        80        82        78        80 
dram[12]:        84        83        79        77        77        80        79        78        77        81        80        82        83        81        80        78 
dram[13]:        83        87        77        77        77        77        77        79        79        79        82        80        80        80        78        79 
dram[14]:        92        88        79        77        77        77        79        79        77        78        77        79        83        80        79        81 
dram[15]:        87        88        81        77        77        77        77        77        79        77        79        79        80        82        78        78 
total dram writes = 20522
bank skew: 92/73 = 1.26
chip skew: 1297/1271 = 1.02
average mf latency per bank:
dram[0]:        695       685       739       732       775       760       701       711       726       736       680       697       653       671       723       710
dram[1]:        680       682       716       769       742       758       702       709       715       715       760       692       685       693       734       727
dram[2]:        696       674       719       721       711       728       731       734       693       701       699       687       700       717       688       693
dram[3]:        675       684       716       714       752       732       750       756       696       700       717       699       687       682       658       678
dram[4]:        688       685       765       723       722       730       720       743       716       715       679       675       679       682       741       720
dram[5]:        715       721       707       706       748       753       765       724       756       742       673       686       670       689       692       687
dram[6]:        680       688       709       695       751       740       785       748       718       708       686       694       700       694       670       688
dram[7]:        707       665       718       710       707       724       740       752       683       693       692       704       708       696       710       727
dram[8]:        674       679       709       749       727       732       713       755       685       676       697       682       708       690       690       713
dram[9]:        675       667       709       719       759       751       765       762       689       704       704       672       697       680       683       652
dram[10]:        680       693       718       743       764       761       740       755       719       710       692       680       678       673       709       724
dram[11]:        687       692       732       718       752       753       708       705       722       727       772       695       677       707       742       718
dram[12]:        692       680       684       699       745       739       740       722       703       716       697       704       678       706       691       682
dram[13]:        685       686       737       698       713       714       761       769       674       715       797       687       683       673       711       702
dram[14]:        698       716       714       701       721       723       716       750       725       714       681       683       684       701       715       731
dram[15]:        698       707       720       719       747       726       753       729       767       729       741       693       679       670       699       675
maximum mf latency per bank:
dram[0]:        742       702       748       701       741       781       749       702       705       694       684       689       689       676       727       686
dram[1]:        716       851       717       734       777       704       707       721       703       708       728       710       690       676       696       740
dram[2]:        711       694       742       703       714       711       720       678       690       678       688       679       724       756       672       764
dram[3]:        700       677       732       701       791       749       765       711       694       699       722       689       709       682       668       670
dram[4]:        679       726       778       713       690       755       701       727       710       701       685       677       708       775       729       686
dram[5]:        683       718       702       742       716       716       721       687       766       749       705       717       675       679       773       681
dram[6]:        707       701       737       699       725       736       724       723       684       736       685       692       676       758       682       692
dram[7]:        678       679       737       760       714       689       737       701       729       690       695       742       702       667       717       694
dram[8]:        693       718       707       722       718       715       698       710       692       686       680       723       729       700       726       711
dram[9]:        694       695       717       719       764       708       705       724       710       710       722       714       697       726       676       671
dram[10]:        698       670       757       730       731       705       741       744       732       749       701       671       680       712       688       736
dram[11]:        679       701       743       685       731       733       765       687       714       699       697       688       699       745       682       746
dram[12]:        670       703       676       687       725       726       684       700       759       760       698       688       692       686       682       675
dram[13]:        677       709       729       733       701       679       742       724       706       707       956       680       666       711       700       699
dram[14]:        702       698       715       773       706       713       717       693       710       679       712       686       676       811       710       706
dram[15]:        694       706       742       747       746       773       734       721       785       745       670       677       654       688       700       704
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172704 n_nop=170349 n_act=227 n_pre=211 n_ref_event=0 n_req=1930 n_rd=657 n_rd_L2_A=0 n_write=1273 n_wr_bk=0 bw_util=0.01118
n_activity=69573 dram_eff=0.02774
bk0: 36a 168346i bk1: 39a 169096i bk2: 49a 167969i bk3: 47a 167890i bk4: 62a 164617i bk5: 58a 164073i bk6: 48a 167246i bk7: 52a 168112i bk8: 46a 167154i bk9: 41a 168377i bk10: 41a 170389i bk11: 40a 168898i bk12: 21a 170563i bk13: 19a 170480i bk14: 30a 168955i bk15: 28a 169589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882383
Row_Buffer_Locality_read = 0.779300
Row_Buffer_Locality_write = 0.935585
Bank_Level_Parallism = 1.634652
Bank_Level_Parallism_Col = 1.416174
Bank_Level_Parallism_Ready = 1.044560
write_to_read_ratio_blp_rw_average = 0.531311
GrpLevelPara = 1.351074 

BW Util details:
bwutil = 0.011175 
total_CMD = 172704 
util_bw = 1930 
Wasted_Col = 31863 
Wasted_Row = 11134 
Idle = 127777 

BW Util Bottlenecks: 
RCDc_limit = 14036 
RCDWRc_limit = 6662 
WTRc_limit = 5556 
RTWc_limit = 8716 
CCDLc_limit = 15740 
rwq = 0 
CCDLc_limit_alone = 14565 
WTRc_limit_alone = 4781 
RTWc_limit_alone = 8316 

Commands details: 
total_CMD = 172704 
n_nop = 170349 
Read = 657 
Write = 1273 
L2_Alloc = 0 
L2_WB = 0 
n_act = 227 
n_pre = 211 
n_ref = 0 
n_req = 1930 
total_req = 1930 

Dual Bus Interface Util: 
issued_total_row = 438 
issued_total_col = 1930 
Row_Bus_Util =  0.002536 
CoL_Bus_Util = 0.011175 
Either_Row_CoL_Bus_Util = 0.013636 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.005520 
queue_avg = 0.554492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.554492
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172704 n_nop=170354 n_act=208 n_pre=192 n_ref_event=0 n_req=1960 n_rd=688 n_rd_L2_A=0 n_write=1272 n_wr_bk=0 bw_util=0.01135
n_activity=66009 dram_eff=0.02969
bk0: 45a 169312i bk1: 49a 169058i bk2: 48a 169091i bk3: 53a 168463i bk4: 56a 165392i bk5: 58a 166083i bk6: 40a 169554i bk7: 44a 168380i bk8: 39a 168993i bk9: 34a 168716i bk10: 25a 167820i bk11: 30a 169843i bk12: 36a 170406i bk13: 42a 169928i bk14: 44a 168523i bk15: 45a 168877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.893878
Row_Buffer_Locality_read = 0.813953
Row_Buffer_Locality_write = 0.937107
Bank_Level_Parallism = 1.598530
Bank_Level_Parallism_Col = 1.398975
Bank_Level_Parallism_Ready = 1.053061
write_to_read_ratio_blp_rw_average = 0.556051
GrpLevelPara = 1.304469 

BW Util details:
bwutil = 0.011349 
total_CMD = 172704 
util_bw = 1960 
Wasted_Col = 29747 
Wasted_Row = 10072 
Idle = 130925 

BW Util Bottlenecks: 
RCDc_limit = 12286 
RCDWRc_limit = 6491 
WTRc_limit = 4212 
RTWc_limit = 6059 
CCDLc_limit = 17153 
rwq = 0 
CCDLc_limit_alone = 16160 
WTRc_limit_alone = 3546 
RTWc_limit_alone = 5732 

Commands details: 
total_CMD = 172704 
n_nop = 170354 
Read = 688 
Write = 1272 
L2_Alloc = 0 
L2_WB = 0 
n_act = 208 
n_pre = 192 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 400 
issued_total_col = 1960 
Row_Bus_Util =  0.002316 
CoL_Bus_Util = 0.011349 
Either_Row_CoL_Bus_Util = 0.013607 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.004255 
queue_avg = 0.552465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.552465
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172704 n_nop=170436 n_act=191 n_pre=175 n_ref_event=0 n_req=1908 n_rd=629 n_rd_L2_A=0 n_write=1279 n_wr_bk=0 bw_util=0.01105
n_activity=63057 dram_eff=0.03026
bk0: 32a 169006i bk1: 35a 169229i bk2: 49a 167801i bk3: 44a 168145i bk4: 49a 165776i bk5: 47a 166581i bk6: 45a 168116i bk7: 46a 167948i bk8: 29a 170585i bk9: 33a 170576i bk10: 31a 170210i bk11: 26a 169952i bk12: 42a 169694i bk13: 40a 169238i bk14: 35a 170170i bk15: 46a 169523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899895
Row_Buffer_Locality_read = 0.799682
Row_Buffer_Locality_write = 0.949179
Bank_Level_Parallism = 1.558886
Bank_Level_Parallism_Col = 1.389719
Bank_Level_Parallism_Ready = 1.034067
write_to_read_ratio_blp_rw_average = 0.542325
GrpLevelPara = 1.332476 

BW Util details:
bwutil = 0.011048 
total_CMD = 172704 
util_bw = 1908 
Wasted_Col = 28525 
Wasted_Row = 9738 
Idle = 132533 

BW Util Bottlenecks: 
RCDc_limit = 12173 
RCDWRc_limit = 5242 
WTRc_limit = 3843 
RTWc_limit = 6048 
CCDLc_limit = 15850 
rwq = 0 
CCDLc_limit_alone = 14814 
WTRc_limit_alone = 3195 
RTWc_limit_alone = 5660 

Commands details: 
total_CMD = 172704 
n_nop = 170436 
Read = 629 
Write = 1279 
L2_Alloc = 0 
L2_WB = 0 
n_act = 191 
n_pre = 175 
n_ref = 0 
n_req = 1908 
total_req = 1908 

Dual Bus Interface Util: 
issued_total_row = 366 
issued_total_col = 1908 
Row_Bus_Util =  0.002119 
CoL_Bus_Util = 0.011048 
Either_Row_CoL_Bus_Util = 0.013132 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.002646 
queue_avg = 0.503318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.503318
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172704 n_nop=170402 n_act=221 n_pre=205 n_ref_event=0 n_req=1883 n_rd=597 n_rd_L2_A=0 n_write=1286 n_wr_bk=0 bw_util=0.0109
n_activity=64955 dram_eff=0.02899
bk0: 30a 169080i bk1: 26a 169853i bk2: 46a 166726i bk3: 42a 168435i bk4: 61a 163941i bk5: 53a 164804i bk6: 52a 167128i bk7: 55a 166644i bk8: 38a 168107i bk9: 39a 166918i bk10: 33a 169550i bk11: 34a 169889i bk12: 24a 170544i bk13: 20a 171118i bk14: 21a 171173i bk15: 23a 170978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882634
Row_Buffer_Locality_read = 0.763819
Row_Buffer_Locality_write = 0.937792
Bank_Level_Parallism = 1.587523
Bank_Level_Parallism_Col = 1.407043
Bank_Level_Parallism_Ready = 1.039830
write_to_read_ratio_blp_rw_average = 0.533906
GrpLevelPara = 1.339280 

BW Util details:
bwutil = 0.010903 
total_CMD = 172704 
util_bw = 1883 
Wasted_Col = 30465 
Wasted_Row = 11909 
Idle = 128447 

BW Util Bottlenecks: 
RCDc_limit = 13663 
RCDWRc_limit = 6492 
WTRc_limit = 4881 
RTWc_limit = 7718 
CCDLc_limit = 15442 
rwq = 0 
CCDLc_limit_alone = 14520 
WTRc_limit_alone = 4262 
RTWc_limit_alone = 7415 

Commands details: 
total_CMD = 172704 
n_nop = 170402 
Read = 597 
Write = 1286 
L2_Alloc = 0 
L2_WB = 0 
n_act = 221 
n_pre = 205 
n_ref = 0 
n_req = 1883 
total_req = 1883 

Dual Bus Interface Util: 
issued_total_row = 426 
issued_total_col = 1883 
Row_Bus_Util =  0.002467 
CoL_Bus_Util = 0.010903 
Either_Row_CoL_Bus_Util = 0.013329 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.003041 
queue_avg = 0.540011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.540011
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172704 n_nop=170367 n_act=213 n_pre=197 n_ref_event=0 n_req=1938 n_rd=641 n_rd_L2_A=0 n_write=1297 n_wr_bk=0 bw_util=0.01122
n_activity=69073 dram_eff=0.02806
bk0: 42a 169509i bk1: 38a 169035i bk2: 42a 168282i bk3: 43a 167702i bk4: 45a 166966i bk5: 46a 166261i bk6: 46a 167056i bk7: 47a 167946i bk8: 43a 167775i bk9: 46a 168425i bk10: 25a 169587i bk11: 23a 169508i bk12: 29a 170272i bk13: 30a 170287i bk14: 50a 167180i bk15: 46a 169521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890093
Row_Buffer_Locality_read = 0.794072
Row_Buffer_Locality_write = 0.937548
Bank_Level_Parallism = 1.559001
Bank_Level_Parallism_Col = 1.394008
Bank_Level_Parallism_Ready = 1.048504
write_to_read_ratio_blp_rw_average = 0.533857
GrpLevelPara = 1.329934 

BW Util details:
bwutil = 0.011222 
total_CMD = 172704 
util_bw = 1938 
Wasted_Col = 31428 
Wasted_Row = 11464 
Idle = 127874 

BW Util Bottlenecks: 
RCDc_limit = 12816 
RCDWRc_limit = 6591 
WTRc_limit = 5780 
RTWc_limit = 7622 
CCDLc_limit = 15864 
rwq = 0 
CCDLc_limit_alone = 14973 
WTRc_limit_alone = 5163 
RTWc_limit_alone = 7348 

Commands details: 
total_CMD = 172704 
n_nop = 170367 
Read = 641 
Write = 1297 
L2_Alloc = 0 
L2_WB = 0 
n_act = 213 
n_pre = 197 
n_ref = 0 
n_req = 1938 
total_req = 1938 

Dual Bus Interface Util: 
issued_total_row = 410 
issued_total_col = 1938 
Row_Bus_Util =  0.002374 
CoL_Bus_Util = 0.011222 
Either_Row_CoL_Bus_Util = 0.013532 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.004707 
queue_avg = 0.545674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.545674
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172704 n_nop=170300 n_act=235 n_pre=219 n_ref_event=0 n_req=1959 n_rd=668 n_rd_L2_A=0 n_write=1291 n_wr_bk=0 bw_util=0.01134
n_activity=67280 dram_eff=0.02912
bk0: 57a 167636i bk1: 54a 166502i bk2: 38a 168659i bk3: 39a 169031i bk4: 52a 166268i bk5: 52a 167321i bk6: 54a 166402i bk7: 51a 167645i bk8: 58a 165398i bk9: 54a 165388i bk10: 28a 169793i bk11: 31a 169561i bk12: 18a 171214i bk13: 20a 170892i bk14: 31a 169018i bk15: 31a 170245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880041
Row_Buffer_Locality_read = 0.785928
Row_Buffer_Locality_write = 0.928737
Bank_Level_Parallism = 1.657921
Bank_Level_Parallism_Col = 1.395019
Bank_Level_Parallism_Ready = 1.027055
write_to_read_ratio_blp_rw_average = 0.565077
GrpLevelPara = 1.341586 

BW Util details:
bwutil = 0.011343 
total_CMD = 172704 
util_bw = 1959 
Wasted_Col = 31848 
Wasted_Row = 10978 
Idle = 127919 

BW Util Bottlenecks: 
RCDc_limit = 13756 
RCDWRc_limit = 7470 
WTRc_limit = 4691 
RTWc_limit = 7606 
CCDLc_limit = 16462 
rwq = 0 
CCDLc_limit_alone = 15493 
WTRc_limit_alone = 4101 
RTWc_limit_alone = 7227 

Commands details: 
total_CMD = 172704 
n_nop = 170300 
Read = 668 
Write = 1291 
L2_Alloc = 0 
L2_WB = 0 
n_act = 235 
n_pre = 219 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 454 
issued_total_col = 1959 
Row_Bus_Util =  0.002629 
CoL_Bus_Util = 0.011343 
Either_Row_CoL_Bus_Util = 0.013920 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.003744 
queue_avg = 0.633807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.633807
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172704 n_nop=170335 n_act=231 n_pre=215 n_ref_event=0 n_req=1932 n_rd=641 n_rd_L2_A=0 n_write=1291 n_wr_bk=0 bw_util=0.01119
n_activity=67079 dram_eff=0.0288
bk0: 37a 169193i bk1: 41a 168015i bk2: 38a 168267i bk3: 36a 167992i bk4: 49a 166329i bk5: 52a 164822i bk6: 62a 166606i bk7: 63a 165259i bk8: 46a 168467i bk9: 44a 168155i bk10: 34a 169305i bk11: 28a 169188i bk12: 27a 169528i bk13: 21a 169766i bk14: 33a 170155i bk15: 30a 170253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880435
Row_Buffer_Locality_read = 0.773791
Row_Buffer_Locality_write = 0.933385
Bank_Level_Parallism = 1.624909
Bank_Level_Parallism_Col = 1.407570
Bank_Level_Parallism_Ready = 1.033644
write_to_read_ratio_blp_rw_average = 0.533591
GrpLevelPara = 1.335930 

BW Util details:
bwutil = 0.011187 
total_CMD = 172704 
util_bw = 1932 
Wasted_Col = 31963 
Wasted_Row = 11582 
Idle = 127227 

BW Util Bottlenecks: 
RCDc_limit = 13927 
RCDWRc_limit = 7007 
WTRc_limit = 6170 
RTWc_limit = 7396 
CCDLc_limit = 16569 
rwq = 0 
CCDLc_limit_alone = 15018 
WTRc_limit_alone = 4960 
RTWc_limit_alone = 7055 

Commands details: 
total_CMD = 172704 
n_nop = 170335 
Read = 641 
Write = 1291 
L2_Alloc = 0 
L2_WB = 0 
n_act = 231 
n_pre = 215 
n_ref = 0 
n_req = 1932 
total_req = 1932 

Dual Bus Interface Util: 
issued_total_row = 446 
issued_total_col = 1932 
Row_Bus_Util =  0.002582 
CoL_Bus_Util = 0.011187 
Either_Row_CoL_Bus_Util = 0.013717 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.003799 
queue_avg = 0.557984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.557984
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172704 n_nop=170418 n_act=207 n_pre=191 n_ref_event=0 n_req=1897 n_rd=602 n_rd_L2_A=0 n_write=1295 n_wr_bk=0 bw_util=0.01098
n_activity=67302 dram_eff=0.02819
bk0: 25a 170669i bk1: 26a 170363i bk2: 36a 167567i bk3: 43a 167496i bk4: 44a 167618i bk5: 42a 168684i bk6: 58a 165195i bk7: 56a 167778i bk8: 39a 168910i bk9: 35a 168454i bk10: 24a 169300i bk11: 21a 168636i bk12: 29a 169916i bk13: 36a 170428i bk14: 46a 168686i bk15: 42a 169088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890880
Row_Buffer_Locality_read = 0.789037
Row_Buffer_Locality_write = 0.938224
Bank_Level_Parallism = 1.519946
Bank_Level_Parallism_Col = 1.330595
Bank_Level_Parallism_Ready = 1.024249
write_to_read_ratio_blp_rw_average = 0.551025
GrpLevelPara = 1.274327 

BW Util details:
bwutil = 0.010984 
total_CMD = 172704 
util_bw = 1897 
Wasted_Col = 30853 
Wasted_Row = 10918 
Idle = 129036 

BW Util Bottlenecks: 
RCDc_limit = 12255 
RCDWRc_limit = 6506 
WTRc_limit = 5709 
RTWc_limit = 6872 
CCDLc_limit = 15000 
rwq = 0 
CCDLc_limit_alone = 14121 
WTRc_limit_alone = 5195 
RTWc_limit_alone = 6507 

Commands details: 
total_CMD = 172704 
n_nop = 170418 
Read = 602 
Write = 1295 
L2_Alloc = 0 
L2_WB = 0 
n_act = 207 
n_pre = 191 
n_ref = 0 
n_req = 1897 
total_req = 1897 

Dual Bus Interface Util: 
issued_total_row = 398 
issued_total_col = 1897 
Row_Bus_Util =  0.002305 
CoL_Bus_Util = 0.010984 
Either_Row_CoL_Bus_Util = 0.013237 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.003937 
queue_avg = 0.535002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.535002
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172704 n_nop=170455 n_act=189 n_pre=173 n_ref_event=0 n_req=1898 n_rd=620 n_rd_L2_A=0 n_write=1278 n_wr_bk=0 bw_util=0.01099
n_activity=64894 dram_eff=0.02925
bk0: 29a 169641i bk1: 30a 170086i bk2: 44a 167969i bk3: 46a 168794i bk4: 53a 165459i bk5: 51a 165645i bk6: 45a 169126i bk7: 46a 168451i bk8: 28a 170300i bk9: 37a 169639i bk10: 28a 170084i bk11: 27a 168446i bk12: 38a 170073i bk13: 38a 170310i bk14: 37a 169475i bk15: 43a 169156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900422
Row_Buffer_Locality_read = 0.804839
Row_Buffer_Locality_write = 0.946792
Bank_Level_Parallism = 1.517000
Bank_Level_Parallism_Col = 1.340858
Bank_Level_Parallism_Ready = 1.048999
write_to_read_ratio_blp_rw_average = 0.543489
GrpLevelPara = 1.282655 

BW Util details:
bwutil = 0.010990 
total_CMD = 172704 
util_bw = 1898 
Wasted_Col = 29305 
Wasted_Row = 10002 
Idle = 131499 

BW Util Bottlenecks: 
RCDc_limit = 11682 
RCDWRc_limit = 5528 
WTRc_limit = 3947 
RTWc_limit = 6537 
CCDLc_limit = 15530 
rwq = 0 
CCDLc_limit_alone = 14678 
WTRc_limit_alone = 3456 
RTWc_limit_alone = 6176 

Commands details: 
total_CMD = 172704 
n_nop = 170455 
Read = 620 
Write = 1278 
L2_Alloc = 0 
L2_WB = 0 
n_act = 189 
n_pre = 173 
n_ref = 0 
n_req = 1898 
total_req = 1898 

Dual Bus Interface Util: 
issued_total_row = 362 
issued_total_col = 1898 
Row_Bus_Util =  0.002096 
CoL_Bus_Util = 0.010990 
Either_Row_CoL_Bus_Util = 0.013022 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.004891 
queue_avg = 0.460076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.460076
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172704 n_nop=170357 n_act=235 n_pre=219 n_ref_event=0 n_req=1907 n_rd=627 n_rd_L2_A=0 n_write=1280 n_wr_bk=0 bw_util=0.01104
n_activity=68105 dram_eff=0.028
bk0: 30a 168618i bk1: 33a 169142i bk2: 51a 167700i bk3: 43a 168111i bk4: 56a 165767i bk5: 51a 166993i bk6: 55a 165484i bk7: 52a 165029i bk8: 33a 168340i bk9: 38a 169314i bk10: 49a 168028i bk11: 46a 168567i bk12: 24a 170196i bk13: 22a 170765i bk14: 21a 170568i bk15: 23a 170443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876770
Row_Buffer_Locality_read = 0.765550
Row_Buffer_Locality_write = 0.931250
Bank_Level_Parallism = 1.600364
Bank_Level_Parallism_Col = 1.377236
Bank_Level_Parallism_Ready = 1.041951
write_to_read_ratio_blp_rw_average = 0.530224
GrpLevelPara = 1.312498 

BW Util details:
bwutil = 0.011042 
total_CMD = 172704 
util_bw = 1907 
Wasted_Col = 30922 
Wasted_Row = 12227 
Idle = 127648 

BW Util Bottlenecks: 
RCDc_limit = 14211 
RCDWRc_limit = 7120 
WTRc_limit = 3607 
RTWc_limit = 6894 
CCDLc_limit = 15592 
rwq = 0 
CCDLc_limit_alone = 14793 
WTRc_limit_alone = 3226 
RTWc_limit_alone = 6476 

Commands details: 
total_CMD = 172704 
n_nop = 170357 
Read = 627 
Write = 1280 
L2_Alloc = 0 
L2_WB = 0 
n_act = 235 
n_pre = 219 
n_ref = 0 
n_req = 1907 
total_req = 1907 

Dual Bus Interface Util: 
issued_total_row = 454 
issued_total_col = 1907 
Row_Bus_Util =  0.002629 
CoL_Bus_Util = 0.011042 
Either_Row_CoL_Bus_Util = 0.013590 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.005965 
queue_avg = 0.545187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.545187
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172704 n_nop=170325 n_act=238 n_pre=222 n_ref_event=0 n_req=1928 n_rd=641 n_rd_L2_A=0 n_write=1287 n_wr_bk=0 bw_util=0.01116
n_activity=67304 dram_eff=0.02865
bk0: 45a 168919i bk1: 32a 169242i bk2: 46a 167507i bk3: 42a 169023i bk4: 63a 166114i bk5: 59a 166417i bk6: 47a 167607i bk7: 51a 163487i bk8: 43a 166777i bk9: 42a 165995i bk10: 32a 169833i bk11: 34a 168873i bk12: 23a 170247i bk13: 20a 170234i bk14: 31a 168879i bk15: 31a 167644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876556
Row_Buffer_Locality_read = 0.772231
Row_Buffer_Locality_write = 0.928516
Bank_Level_Parallism = 1.662193
Bank_Level_Parallism_Col = 1.431966
Bank_Level_Parallism_Ready = 1.048755
write_to_read_ratio_blp_rw_average = 0.563627
GrpLevelPara = 1.361911 

BW Util details:
bwutil = 0.011164 
total_CMD = 172704 
util_bw = 1928 
Wasted_Col = 33087 
Wasted_Row = 12148 
Idle = 125541 

BW Util Bottlenecks: 
RCDc_limit = 14127 
RCDWRc_limit = 7508 
WTRc_limit = 4384 
RTWc_limit = 11072 
CCDLc_limit = 16581 
rwq = 0 
CCDLc_limit_alone = 15423 
WTRc_limit_alone = 3909 
RTWc_limit_alone = 10389 

Commands details: 
total_CMD = 172704 
n_nop = 170325 
Read = 641 
Write = 1287 
L2_Alloc = 0 
L2_WB = 0 
n_act = 238 
n_pre = 222 
n_ref = 0 
n_req = 1928 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 460 
issued_total_col = 1928 
Row_Bus_Util =  0.002664 
CoL_Bus_Util = 0.011164 
Either_Row_CoL_Bus_Util = 0.013775 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.003783 
queue_avg = 0.698461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.698461
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172704 n_nop=170372 n_act=212 n_pre=196 n_ref_event=0 n_req=1937 n_rd=649 n_rd_L2_A=0 n_write=1288 n_wr_bk=0 bw_util=0.01122
n_activity=69589 dram_eff=0.02783
bk0: 39a 169470i bk1: 37a 168750i bk2: 48a 169852i bk3: 41a 169020i bk4: 55a 164629i bk5: 60a 165728i bk6: 39a 169372i bk7: 41a 168688i bk8: 39a 168514i bk9: 46a 168656i bk10: 25a 169579i bk11: 28a 169691i bk12: 32a 169522i bk13: 33a 169044i bk14: 43a 169196i bk15: 43a 167181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890552
Row_Buffer_Locality_read = 0.796610
Row_Buffer_Locality_write = 0.937888
Bank_Level_Parallism = 1.523462
Bank_Level_Parallism_Col = 1.375079
Bank_Level_Parallism_Ready = 1.043366
write_to_read_ratio_blp_rw_average = 0.531366
GrpLevelPara = 1.332577 

BW Util details:
bwutil = 0.011216 
total_CMD = 172704 
util_bw = 1937 
Wasted_Col = 31240 
Wasted_Row = 11661 
Idle = 127866 

BW Util Bottlenecks: 
RCDc_limit = 12756 
RCDWRc_limit = 6478 
WTRc_limit = 4942 
RTWc_limit = 7832 
CCDLc_limit = 15949 
rwq = 0 
CCDLc_limit_alone = 14923 
WTRc_limit_alone = 4285 
RTWc_limit_alone = 7463 

Commands details: 
total_CMD = 172704 
n_nop = 170372 
Read = 649 
Write = 1288 
L2_Alloc = 0 
L2_WB = 0 
n_act = 212 
n_pre = 196 
n_ref = 0 
n_req = 1937 
total_req = 1937 

Dual Bus Interface Util: 
issued_total_row = 408 
issued_total_col = 1937 
Row_Bus_Util =  0.002362 
CoL_Bus_Util = 0.011216 
Either_Row_CoL_Bus_Util = 0.013503 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.005575 
queue_avg = 0.524545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.524545
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172704 n_nop=170392 n_act=217 n_pre=201 n_ref_event=0 n_req=1900 n_rd=621 n_rd_L2_A=0 n_write=1279 n_wr_bk=0 bw_util=0.011
n_activity=64039 dram_eff=0.02967
bk0: 36a 169614i bk1: 32a 168641i bk2: 30a 168897i bk3: 39a 169603i bk4: 46a 165608i bk5: 54a 164477i bk6: 63a 167988i bk7: 59a 168183i bk8: 46a 168501i bk9: 46a 167827i bk10: 31a 168389i bk11: 29a 168149i bk12: 25a 170586i bk13: 23a 170303i bk14: 31a 170462i bk15: 31a 169920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.885789
Row_Buffer_Locality_read = 0.782609
Row_Buffer_Locality_write = 0.935887
Bank_Level_Parallism = 1.577256
Bank_Level_Parallism_Col = 1.367274
Bank_Level_Parallism_Ready = 1.036316
write_to_read_ratio_blp_rw_average = 0.567600
GrpLevelPara = 1.306082 

BW Util details:
bwutil = 0.011001 
total_CMD = 172704 
util_bw = 1900 
Wasted_Col = 30650 
Wasted_Row = 10573 
Idle = 129581 

BW Util Bottlenecks: 
RCDc_limit = 13013 
RCDWRc_limit = 6676 
WTRc_limit = 4165 
RTWc_limit = 7481 
CCDLc_limit = 16010 
rwq = 0 
CCDLc_limit_alone = 15108 
WTRc_limit_alone = 3664 
RTWc_limit_alone = 7080 

Commands details: 
total_CMD = 172704 
n_nop = 170392 
Read = 621 
Write = 1279 
L2_Alloc = 0 
L2_WB = 0 
n_act = 217 
n_pre = 201 
n_ref = 0 
n_req = 1900 
total_req = 1900 

Dual Bus Interface Util: 
issued_total_row = 418 
issued_total_col = 1900 
Row_Bus_Util =  0.002420 
CoL_Bus_Util = 0.011001 
Either_Row_CoL_Bus_Util = 0.013387 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.002595 
queue_avg = 0.542975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.542975
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172704 n_nop=170440 n_act=193 n_pre=177 n_ref_event=0 n_req=1906 n_rd=635 n_rd_L2_A=0 n_write=1271 n_wr_bk=0 bw_util=0.01104
n_activity=65159 dram_eff=0.02925
bk0: 32a 170212i bk1: 35a 169857i bk2: 45a 169948i bk3: 45a 168419i bk4: 39a 167787i bk5: 44a 167918i bk6: 60a 165265i bk7: 56a 167673i bk8: 33a 169635i bk9: 31a 169127i bk10: 36a 169264i bk11: 31a 168902i bk12: 34a 170224i bk13: 31a 169789i bk14: 38a 168465i bk15: 45a 169219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.898741
Row_Buffer_Locality_read = 0.806299
Row_Buffer_Locality_write = 0.944925
Bank_Level_Parallism = 1.508330
Bank_Level_Parallism_Col = 1.343130
Bank_Level_Parallism_Ready = 1.035677
write_to_read_ratio_blp_rw_average = 0.559901
GrpLevelPara = 1.281759 

BW Util details:
bwutil = 0.011036 
total_CMD = 172704 
util_bw = 1906 
Wasted_Col = 29883 
Wasted_Row = 10288 
Idle = 130627 

BW Util Bottlenecks: 
RCDc_limit = 11923 
RCDWRc_limit = 5667 
WTRc_limit = 3295 
RTWc_limit = 7770 
CCDLc_limit = 15454 
rwq = 0 
CCDLc_limit_alone = 14542 
WTRc_limit_alone = 2754 
RTWc_limit_alone = 7399 

Commands details: 
total_CMD = 172704 
n_nop = 170440 
Read = 635 
Write = 1271 
L2_Alloc = 0 
L2_WB = 0 
n_act = 193 
n_pre = 177 
n_ref = 0 
n_req = 1906 
total_req = 1906 

Dual Bus Interface Util: 
issued_total_row = 370 
issued_total_col = 1906 
Row_Bus_Util =  0.002142 
CoL_Bus_Util = 0.011036 
Either_Row_CoL_Bus_Util = 0.013109 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.005300 
queue_avg = 0.484702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.484702
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172704 n_nop=170336 n_act=229 n_pre=213 n_ref_event=0 n_req=1940 n_rd=658 n_rd_L2_A=0 n_write=1282 n_wr_bk=0 bw_util=0.01123
n_activity=65534 dram_eff=0.0296
bk0: 47a 167169i bk1: 51a 168197i bk2: 43a 169199i bk3: 46a 167982i bk4: 42a 167392i bk5: 43a 166593i bk6: 49a 165643i bk7: 46a 165714i bk8: 43a 169025i bk9: 39a 169038i bk10: 21a 170342i bk11: 22a 169967i bk12: 30a 169902i bk13: 38a 167992i bk14: 52a 168623i bk15: 46a 168073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881959
Row_Buffer_Locality_read = 0.784195
Row_Buffer_Locality_write = 0.932137
Bank_Level_Parallism = 1.666771
Bank_Level_Parallism_Col = 1.451185
Bank_Level_Parallism_Ready = 1.044330
write_to_read_ratio_blp_rw_average = 0.542923
GrpLevelPara = 1.389098 

BW Util details:
bwutil = 0.011233 
total_CMD = 172704 
util_bw = 1940 
Wasted_Col = 31968 
Wasted_Row = 10701 
Idle = 128095 

BW Util Bottlenecks: 
RCDc_limit = 13716 
RCDWRc_limit = 6985 
WTRc_limit = 4959 
RTWc_limit = 9320 
CCDLc_limit = 16695 
rwq = 0 
CCDLc_limit_alone = 15759 
WTRc_limit_alone = 4343 
RTWc_limit_alone = 9000 

Commands details: 
total_CMD = 172704 
n_nop = 170336 
Read = 658 
Write = 1282 
L2_Alloc = 0 
L2_WB = 0 
n_act = 229 
n_pre = 213 
n_ref = 0 
n_req = 1940 
total_req = 1940 

Dual Bus Interface Util: 
issued_total_row = 442 
issued_total_col = 1940 
Row_Bus_Util =  0.002559 
CoL_Bus_Util = 0.011233 
Either_Row_CoL_Bus_Util = 0.013711 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.005912 
queue_avg = 0.610715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.610715
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=172704 n_nop=170374 n_act=216 n_pre=200 n_ref_event=0 n_req=1925 n_rd=652 n_rd_L2_A=0 n_write=1273 n_wr_bk=0 bw_util=0.01115
n_activity=65650 dram_eff=0.02932
bk0: 47a 167348i bk1: 48a 168489i bk2: 41a 169609i bk3: 36a 169076i bk4: 53a 166453i bk5: 55a 164911i bk6: 56a 166817i bk7: 53a 166173i bk8: 55a 166771i bk9: 56a 167714i bk10: 28a 169708i bk11: 27a 170193i bk12: 18a 171311i bk13: 18a 171462i bk14: 34a 169363i bk15: 27a 169937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.887792
Row_Buffer_Locality_read = 0.791411
Row_Buffer_Locality_write = 0.937156
Bank_Level_Parallism = 1.630655
Bank_Level_Parallism_Col = 1.402496
Bank_Level_Parallism_Ready = 1.033247
write_to_read_ratio_blp_rw_average = 0.525065
GrpLevelPara = 1.347480 

BW Util details:
bwutil = 0.011146 
total_CMD = 172704 
util_bw = 1925 
Wasted_Col = 30003 
Wasted_Row = 10910 
Idle = 129866 

BW Util Bottlenecks: 
RCDc_limit = 13141 
RCDWRc_limit = 6449 
WTRc_limit = 4508 
RTWc_limit = 6381 
CCDLc_limit = 16043 
rwq = 0 
CCDLc_limit_alone = 15407 
WTRc_limit_alone = 4029 
RTWc_limit_alone = 6224 

Commands details: 
total_CMD = 172704 
n_nop = 170374 
Read = 652 
Write = 1273 
L2_Alloc = 0 
L2_WB = 0 
n_act = 216 
n_pre = 200 
n_ref = 0 
n_req = 1925 
total_req = 1925 

Dual Bus Interface Util: 
issued_total_row = 416 
issued_total_col = 1925 
Row_Bus_Util =  0.002409 
CoL_Bus_Util = 0.011146 
Either_Row_CoL_Bus_Util = 0.013491 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.004721 
queue_avg = 0.618544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.618544

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1242, Miss = 969, Miss_rate = 0.780, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[1]: Access = 1223, Miss = 961, Miss_rate = 0.786, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[2]: Access = 1282, Miss = 978, Miss_rate = 0.763, Pending_hits = 32, Reservation_fails = 323
L2_cache_bank[3]: Access = 1235, Miss = 982, Miss_rate = 0.795, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[4]: Access = 1157, Miss = 954, Miss_rate = 0.825, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[5]: Access = 1255, Miss = 954, Miss_rate = 0.760, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[6]: Access = 1209, Miss = 963, Miss_rate = 0.797, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[7]: Access = 1164, Miss = 920, Miss_rate = 0.790, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[8]: Access = 1252, Miss = 974, Miss_rate = 0.778, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[9]: Access = 1204, Miss = 964, Miss_rate = 0.801, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[10]: Access = 1271, Miss = 979, Miss_rate = 0.770, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[11]: Access = 1242, Miss = 980, Miss_rate = 0.789, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[12]: Access = 1213, Miss = 951, Miss_rate = 0.784, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[13]: Access = 1232, Miss = 981, Miss_rate = 0.796, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[14]: Access = 1197, Miss = 958, Miss_rate = 0.800, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[15]: Access = 1185, Miss = 939, Miss_rate = 0.792, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[16]: Access = 1178, Miss = 943, Miss_rate = 0.801, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 1235, Miss = 955, Miss_rate = 0.773, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[18]: Access = 1190, Miss = 954, Miss_rate = 0.802, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[19]: Access = 1197, Miss = 953, Miss_rate = 0.796, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[20]: Access = 1229, Miss = 962, Miss_rate = 0.783, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[21]: Access = 1223, Miss = 966, Miss_rate = 0.790, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[22]: Access = 1264, Miss = 972, Miss_rate = 0.769, Pending_hits = 42, Reservation_fails = 778
L2_cache_bank[23]: Access = 1228, Miss = 965, Miss_rate = 0.786, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[24]: Access = 1194, Miss = 952, Miss_rate = 0.797, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[25]: Access = 1197, Miss = 948, Miss_rate = 0.792, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[26]: Access = 1211, Miss = 959, Miss_rate = 0.792, Pending_hits = 45, Reservation_fails = 775
L2_cache_bank[27]: Access = 1201, Miss = 947, Miss_rate = 0.789, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[28]: Access = 1257, Miss = 967, Miss_rate = 0.769, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[29]: Access = 1200, Miss = 973, Miss_rate = 0.811, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[30]: Access = 1253, Miss = 958, Miss_rate = 0.765, Pending_hits = 44, Reservation_fails = 218
L2_cache_bank[31]: Access = 1226, Miss = 967, Miss_rate = 0.789, Pending_hits = 21, Reservation_fails = 0
L2_total_cache_accesses = 39046
L2_total_cache_misses = 30748
L2_total_cache_miss_rate = 0.7875
L2_total_cache_pending_hits = 1028
L2_total_cache_reservation_fails = 2094
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1028
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2094
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1028
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20522
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18524
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2094
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=39046
icnt_total_pkts_simt_to_mem=39046
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 39046
Req_Network_cycles = 29603
Req_Network_injected_packets_per_cycle =       1.3190 
Req_Network_conflicts_per_cycle =       0.0780
Req_Network_conflicts_per_cycle_util =       0.1465
Req_Bank_Level_Parallism =       2.4768
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0391
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0412

Reply_Network_injected_packets_num = 39046
Reply_Network_cycles = 29603
Reply_Network_injected_packets_per_cycle =        1.3190
Reply_Network_conflicts_per_cycle =        0.8919
Reply_Network_conflicts_per_cycle_util =       1.6470
Reply_Bank_Level_Parallism =       2.4355
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0649
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1649
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 1639917 (inst/sec)
gpgpu_simulation_rate = 7400 (cycle/sec)
gpgpu_silicon_slowdown = 162162x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
