INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aboling/Vivado Projects/cpu_pipeline/FinalProject.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aboling/Vivado Projects/cpu_pipeline/FinalProject.srcs/sim_1/new/buffer_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aboling/Vivado Projects/cpu_pipeline/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
