<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ASTERICS - A framework for image and video processing on FPGAs: RTL Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ASTERICS - A framework for image and video processing on FPGAs
   </div>
   <div id="projectbrief">ASTERICS Documentation - ASTERICS Hardware Modules</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classas__stream__adapter_1_1RTL.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Types">Types</a> &#124;
<a href="#Functions">Functions</a> &#124;
<a href="#Processes">Processes</a>  </div>
  <div class="headertitle">
<div class="title">RTL Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Functions"></a>
Functions</h2></td></tr>
 <tr class="memitem:a228bec10d9ee9c2150f020848ff27f73"><td class="memItemLeft" align="right" valign="top"><a id="a228bec10d9ee9c2150f020848ff27f73"></a>
<b><b><span class="vhdlchar">t_operation_mode</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classas__stream__adapter_1_1RTL.html#a228bec10d9ee9c2150f020848ff27f73">f_assign_opmode</a><b> ( </b><b><span class="vhdlchar">in_width: </span><span class="stringliteral">in </span><span class="vhdlchar">in integer</span></b><b> , <span class="vhdlchar">out_width: </span><span class="stringliteral">in </span><span class="vhdlchar">in integer</span></b><b> )</b></td></tr>
<tr class="memitem:a8003fb322918043f3d386e3b130a2239"><td class="memItemLeft" align="right" valign="top"><a id="a8003fb322918043f3d386e3b130a2239"></a>
<b><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classas__stream__adapter_1_1RTL.html#a8003fb322918043f3d386e3b130a2239">f_assign_pixelwidth</a><b> ( </b><b><span class="vhdlchar">out_width: </span><span class="stringliteral">in </span><span class="vhdlchar">in integer</span></b><b> , <span class="vhdlchar">pwidth: </span><span class="stringliteral">in </span><span class="vhdlchar">in integer</span></b><b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a6b0a0977338cf5b45d8c506adf6136e0"><td class="memItemLeft" align="right" valign="top"><a id="a6b0a0977338cf5b45d8c506adf6136e0"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#a6b0a0977338cf5b45d8c506adf6136e0">p_count_strobes</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">clk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:ab73867fe8e9421e28d7f797e373341aa"><td class="memItemLeft" align="right" valign="top"><a id="ab73867fe8e9421e28d7f797e373341aa"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#ab73867fe8e9421e28d7f797e373341aa">p_buffer</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">clk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a303e9b179aca28ad7bef0bfafa7bd32f"><td class="memItemLeft" align="right" valign="top"><a id="a303e9b179aca28ad7bef0bfafa7bd32f"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#a303e9b179aca28ad7bef0bfafa7bd32f">p_flip_data</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">data_out_int</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a8be21fd13ca40c5124ba0bbc347bb626"><td class="memItemLeft" align="right" valign="top"><a id="a8be21fd13ca40c5124ba0bbc347bb626"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#a8be21fd13ca40c5124ba0bbc347bb626">p_buff_state</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">reset_int</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">buff_full_reg</span><span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classas__stream__adapter_1_1RTL.html#a45fb2d5f585aaaa87a457f6c1370c228">buff_full_int</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classas__stream__adapter_1_1RTL.html#a8566820da841d0ea9bef5e392e658090">in_buf_idx</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classas__stream__adapter_1_1RTL.html#a2502462870c5c961e3f364034fd6fe28">out_buf_idx</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classas__stream__adapter_1_1RTL.html#a3cadf0e0810c869323b738aad531e0db">strobe_out_int</a></b> <span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">stall_out</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a4975f3220394103089e8ef885f40bd45"><td class="memItemLeft" align="right" valign="top"><a id="a4975f3220394103089e8ef885f40bd45"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#a4975f3220394103089e8ef885f40bd45">p_buff_reg_state</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">clk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a894b8a55ede1323710229795127917fc"><td class="memItemLeft" align="right" valign="top"><a id="a894b8a55ede1323710229795127917fc"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#a894b8a55ede1323710229795127917fc">p_buffer_io</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">clk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:adf42764ec2156f0d3f7944071bb35eba"><td class="memItemLeft" align="right" valign="top"><a id="adf42764ec2156f0d3f7944071bb35eba"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#adf42764ec2156f0d3f7944071bb35eba">slave_register_configuration</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="group__helpers.html#gaef5c995650652cf0a6db7ab6a45c06d1">slv_reg_config_table</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AS_REG_STATUS</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AS_REG_CONTROL</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AS_REG_STATUS</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AS_REG_STATUS</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8d4c10249976a301a9e5fb4681e92fa5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__stream__adapter_1_1RTL.html#a8d4c10249976a301a9e5fb4681e92fa5">c_buffer_width</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">f_least_common_multiple</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DIN_WIDTH</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DOUT_WIDTH</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aad04b521a53dda93ac60b6b3717af8c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__stream__adapter_1_1RTL.html#aad04b521a53dda93ac60b6b3717af8c8">c_idx_width</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">log2_ceil</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><b><a class="el" href="classas__stream__adapter_1_1RTL.html#a8d4c10249976a301a9e5fb4681e92fa5">c_buffer_width</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aad04b521a53dda93ac60b6b3717af8c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Width of buffer index registers.  <a href="#aad04b521a53dda93ac60b6b3717af8c8"></a><br /></td></tr>
<tr class="memitem:a3fb3862765ad768a76fff5b65055fb82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__stream__adapter_1_1RTL.html#a3fb3862765ad768a76fff5b65055fb82">c_idx_sync_width</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">log2_ceil</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classas__stream__adapter_1_1RTL.html#a8d4c10249976a301a9e5fb4681e92fa5">c_buffer_width</a></b> <span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3fb3862765ad768a76fff5b65055fb82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ensure that an invalid value exists to "disable" sync signal output.  <a href="#a3fb3862765ad768a76fff5b65055fb82"></a><br /></td></tr>
<tr class="memitem:a2f4650f0f36710d32e5b10a1ddb5bda1"><td class="memItemLeft" align="right" valign="top"><a id="a2f4650f0f36710d32e5b10a1ddb5bda1"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#a2f4650f0f36710d32e5b10a1ddb5bda1">c_sync_off</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classas__stream__adapter_1_1RTL.html#a8d4c10249976a301a9e5fb4681e92fa5">c_buffer_width</a></b> <span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a087d5bb07e88c45a29ca2f9f4022df1a"><td class="memItemLeft" align="right" valign="top"><a id="a087d5bb07e88c45a29ca2f9f4022df1a"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#a087d5bb07e88c45a29ca2f9f4022df1a">c_opmode</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">t_operation_mode</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">f_assign_opmode</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DIN_WIDTH</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DOUT_WIDTH</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7b7bdaf2b2987ffbad49455d8e64844b"><td class="memItemLeft" align="right" valign="top"><a id="a7b7bdaf2b2987ffbad49455d8e64844b"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#a7b7bdaf2b2987ffbad49455d8e64844b">c_pixel_bitwidth</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">f_assign_pixelwidth</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DOUT_WIDTH</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="group__as__stream__adapter.html#gadbdcd19f3424d9583d03c91d9ec975c3">PIXEL_BITWIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:a8051c8d32b265e4ebd4ff419bbec0d41"><td class="memItemLeft" align="right" valign="top"><a id="a8051c8d32b265e4ebd4ff419bbec0d41"></a>
<b><a class="el" href="classas__stream__adapter_1_1RTL.html#a8051c8d32b265e4ebd4ff419bbec0d41">t_operation_mode</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">opmode_collect</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opmode_passthrough</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">opmode_disperse</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a06cda54c79784323135ab9cd392c8ee3"><td class="memItemLeft" align="right" valign="top"><a id="a06cda54c79784323135ab9cd392c8ee3"></a>
<b><a class="el" href="classas__stream__adapter_1_1RTL.html#a06cda54c79784323135ab9cd392c8ee3">t_stall_buffer_state</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">sbs_empty</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">sbs_full</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a9e9475a3e3a2aa9cce31760280c099ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__stream__adapter_1_1RTL.html#a9e9475a3e3a2aa9cce31760280c099ce">data_buffer</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classas__stream__adapter_1_1RTL.html#a8d4c10249976a301a9e5fb4681e92fa5">c_buffer_width</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a9e9475a3e3a2aa9cce31760280c099ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer for all incoming data.  <a href="#a9e9475a3e3a2aa9cce31760280c099ce"></a><br /></td></tr>
<tr class="memitem:a8566820da841d0ea9bef5e392e658090"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__stream__adapter_1_1RTL.html#a8566820da841d0ea9bef5e392e658090">in_buf_idx</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classas__stream__adapter_1_1RTL.html#aad04b521a53dda93ac60b6b3717af8c8">c_idx_width</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a8566820da841d0ea9bef5e392e658090"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reference / Pointer to the starting position of where in the buffer the next incoming data will be stored.  <a href="#a8566820da841d0ea9bef5e392e658090"></a><br /></td></tr>
<tr class="memitem:a2502462870c5c961e3f364034fd6fe28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__stream__adapter_1_1RTL.html#a2502462870c5c961e3f364034fd6fe28">out_buf_idx</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classas__stream__adapter_1_1RTL.html#aad04b521a53dda93ac60b6b3717af8c8">c_idx_width</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2502462870c5c961e3f364034fd6fe28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reference / Pointer to the ending position of where from the buffer the next outgoing data will be accessed.  <a href="#a2502462870c5c961e3f364034fd6fe28"></a><br /></td></tr>
<tr class="memitem:a45fb2d5f585aaaa87a457f6c1370c228"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__stream__adapter_1_1RTL.html#a45fb2d5f585aaaa87a457f6c1370c228">buff_full_int</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a45fb2d5f585aaaa87a457f6c1370c228"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is the buffer full?  <a href="#a45fb2d5f585aaaa87a457f6c1370c228"></a><br /></td></tr>
<tr class="memitem:a5e7b36aea2eed9ce8c240c6727494178"><td class="memItemLeft" align="right" valign="top"><a id="a5e7b36aea2eed9ce8c240c6727494178"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#a5e7b36aea2eed9ce8c240c6727494178">buff_full</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac4b255ee6ba0a88dbaae40004bbd80dd"><td class="memItemLeft" align="right" valign="top"><a id="ac4b255ee6ba0a88dbaae40004bbd80dd"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#ac4b255ee6ba0a88dbaae40004bbd80dd">buff_full_reg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a16d84b566adea7647c0099f7d00dbf70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__stream__adapter_1_1RTL.html#a16d84b566adea7647c0099f7d00dbf70">hsync_buf_idx</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classas__stream__adapter_1_1RTL.html#a3fb3862765ad768a76fff5b65055fb82">c_idx_sync_width</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1eb43c5c0c9fb6480a97ca8167f787d0"><td class="memItemLeft" align="right" valign="top"><a id="a1eb43c5c0c9fb6480a97ca8167f787d0"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#a1eb43c5c0c9fb6480a97ca8167f787d0">vsync_buf_idx</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classas__stream__adapter_1_1RTL.html#a3fb3862765ad768a76fff5b65055fb82">c_idx_sync_width</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3cadf0e0810c869323b738aad531e0db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classas__stream__adapter_1_1RTL.html#a3cadf0e0810c869323b738aad531e0db">strobe_out_int</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3cadf0e0810c869323b738aad531e0db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal strobe_out signal.  <a href="#a3cadf0e0810c869323b738aad531e0db"></a><br /></td></tr>
<tr class="memitem:a0b563f845e1d7a914458909b36489954"><td class="memItemLeft" align="right" valign="top"><a id="a0b563f845e1d7a914458909b36489954"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#a0b563f845e1d7a914458909b36489954">sw_reset</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac2e66132ec5e040c0a8758ac88c3c9f4"><td class="memItemLeft" align="right" valign="top"><a id="ac2e66132ec5e040c0a8758ac88c3c9f4"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#ac2e66132ec5e040c0a8758ac88c3c9f4">reset_int</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a41557b7cadab45aa777bea69bfa1cb0a"><td class="memItemLeft" align="right" valign="top"><a id="a41557b7cadab45aa777bea69bfa1cb0a"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#a41557b7cadab45aa777bea69bfa1cb0a">buff_empty</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1caed4b2317fbbd8fa285a271f76dead"><td class="memItemLeft" align="right" valign="top"><a id="a1caed4b2317fbbd8fa285a271f76dead"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#a1caed4b2317fbbd8fa285a271f76dead">buff_empty_int</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a84db3e2482c98cb3a5dff67e64bbe5be"><td class="memItemLeft" align="right" valign="top"><a id="a84db3e2482c98cb3a5dff67e64bbe5be"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#a84db3e2482c98cb3a5dff67e64bbe5be">strobe_counter_reset</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a99e9e9c35b85af1bb423ad833de01d54"><td class="memItemLeft" align="right" valign="top"><a id="a99e9e9c35b85af1bb423ad833de01d54"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#a99e9e9c35b85af1bb423ad833de01d54">strobe_in_counter</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac75317a6779a549b4e6c9f136d0434a4"><td class="memItemLeft" align="right" valign="top"><a id="ac75317a6779a549b4e6c9f136d0434a4"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#ac75317a6779a549b4e6c9f136d0434a4">strobe_out_counter</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac028069b5515b3b6b228d0added72220"><td class="memItemLeft" align="right" valign="top"><a id="ac028069b5515b3b6b228d0added72220"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#ac028069b5515b3b6b228d0added72220">stall_in_int</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3238b9c54974425790e2b419560a5b94"><td class="memItemLeft" align="right" valign="top"><a id="a3238b9c54974425790e2b419560a5b94"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#a3238b9c54974425790e2b419560a5b94">data_out_int</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DOUT_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afed69ee4243cf8d2a3abd3b474895458"><td class="memItemLeft" align="right" valign="top"><a id="afed69ee4243cf8d2a3abd3b474895458"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#afed69ee4243cf8d2a3abd3b474895458">s_stall_buffer_state</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">t_stall_buffer_state</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac03d85265dd4f6a44b9cb8d6f7b74ae1"><td class="memItemLeft" align="right" valign="top"><a id="ac03d85265dd4f6a44b9cb8d6f7b74ae1"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#ac03d85265dd4f6a44b9cb8d6f7b74ae1">stall_buffer_data_reg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DIN_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a67ba560956d4c3e24300dceea300e5da"><td class="memItemLeft" align="right" valign="top"><a id="a67ba560956d4c3e24300dceea300e5da"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#a67ba560956d4c3e24300dceea300e5da">stall_buffer_sync_reg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abffb6580e8f06374fc48517136eb844f"><td class="memItemLeft" align="right" valign="top"><a id="abffb6580e8f06374fc48517136eb844f"></a>
<a class="el" href="classas__stream__adapter_1_1RTL.html#abffb6580e8f06374fc48517136eb844f">stall_buffer_providing</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="as__stream__adapter_8vhd_source.html#l00101">101</a> of file <a class="el" href="as__stream__adapter_8vhd_source.html">as_stream_adapter.vhd</a>.</p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a45fb2d5f585aaaa87a457f6c1370c228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45fb2d5f585aaaa87a457f6c1370c228">&#9670;&nbsp;</a></span>buff_full_int</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__stream__adapter_1_1RTL.html#a45fb2d5f585aaaa87a457f6c1370c228">buff_full_int</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Is the buffer full? </p>

<p class="definition">Definition at line <a class="el" href="as__stream__adapter_8vhd_source.html#l00131">131</a> of file <a class="el" href="as__stream__adapter_8vhd_source.html">as_stream_adapter.vhd</a>.</p>

</div>
</div>
<a id="a8d4c10249976a301a9e5fb4681e92fa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d4c10249976a301a9e5fb4681e92fa5">&#9670;&nbsp;</a></span>c_buffer_width</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__stream__adapter_1_1RTL.html#a8d4c10249976a301a9e5fb4681e92fa5">c_buffer_width</a> <b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">f_least_common_multiple</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DIN_WIDTH</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DOUT_WIDTH</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Buffer size is determined by the least common multiple between both data widths (input and output) This allows this design to operate entirely without shifting or moving data </p>

<p class="definition">Definition at line <a class="el" href="as__stream__adapter_8vhd_source.html#l00117">117</a> of file <a class="el" href="as__stream__adapter_8vhd_source.html">as_stream_adapter.vhd</a>.</p>

</div>
</div>
<a id="a3fb3862765ad768a76fff5b65055fb82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fb3862765ad768a76fff5b65055fb82">&#9670;&nbsp;</a></span>c_idx_sync_width</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__stream__adapter_1_1RTL.html#a3fb3862765ad768a76fff5b65055fb82">c_idx_sync_width</a> <b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">log2_ceil</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classas__stream__adapter_1_1RTL.html#a8d4c10249976a301a9e5fb4681e92fa5">c_buffer_width</a></b> <span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Ensure that an invalid value exists to "disable" sync signal output. </p>

<p class="definition">Definition at line <a class="el" href="as__stream__adapter_8vhd_source.html#l00121">121</a> of file <a class="el" href="as__stream__adapter_8vhd_source.html">as_stream_adapter.vhd</a>.</p>

</div>
</div>
<a id="aad04b521a53dda93ac60b6b3717af8c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad04b521a53dda93ac60b6b3717af8c8">&#9670;&nbsp;</a></span>c_idx_width</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__stream__adapter_1_1RTL.html#aad04b521a53dda93ac60b6b3717af8c8">c_idx_width</a> <b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">log2_ceil</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><b><a class="el" href="classas__stream__adapter_1_1RTL.html#a8d4c10249976a301a9e5fb4681e92fa5">c_buffer_width</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Width of buffer index registers. </p>

<p class="definition">Definition at line <a class="el" href="as__stream__adapter_8vhd_source.html#l00119">119</a> of file <a class="el" href="as__stream__adapter_8vhd_source.html">as_stream_adapter.vhd</a>.</p>

</div>
</div>
<a id="a9e9475a3e3a2aa9cce31760280c099ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e9475a3e3a2aa9cce31760280c099ce">&#9670;&nbsp;</a></span>data_buffer</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__stream__adapter_1_1RTL.html#a9e9475a3e3a2aa9cce31760280c099ce">data_buffer</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classas__stream__adapter_1_1RTL.html#a8d4c10249976a301a9e5fb4681e92fa5">c_buffer_width</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Buffer for all incoming data. </p>

<p class="definition">Definition at line <a class="el" href="as__stream__adapter_8vhd_source.html#l00125">125</a> of file <a class="el" href="as__stream__adapter_8vhd_source.html">as_stream_adapter.vhd</a>.</p>

</div>
</div>
<a id="a16d84b566adea7647c0099f7d00dbf70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16d84b566adea7647c0099f7d00dbf70">&#9670;&nbsp;</a></span>hsync_buf_idx</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__stream__adapter_1_1RTL.html#a16d84b566adea7647c0099f7d00dbf70">hsync_buf_idx</a> <b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classas__stream__adapter_1_1RTL.html#a3fb3862765ad768a76fff5b65055fb82">c_idx_sync_width</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Input buffer indexes of when a sync signal was received (hsync, vsync) Default value is the buffer size + 1 (not valid as an index value) </p>

<p class="definition">Definition at line <a class="el" href="as__stream__adapter_8vhd_source.html#l00134">134</a> of file <a class="el" href="as__stream__adapter_8vhd_source.html">as_stream_adapter.vhd</a>.</p>

</div>
</div>
<a id="a8566820da841d0ea9bef5e392e658090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8566820da841d0ea9bef5e392e658090">&#9670;&nbsp;</a></span>in_buf_idx</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__stream__adapter_1_1RTL.html#a8566820da841d0ea9bef5e392e658090">in_buf_idx</a> <b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classas__stream__adapter_1_1RTL.html#aad04b521a53dda93ac60b6b3717af8c8">c_idx_width</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reference / Pointer to the starting position of where in the buffer the next incoming data will be stored. </p>

<p class="definition">Definition at line <a class="el" href="as__stream__adapter_8vhd_source.html#l00127">127</a> of file <a class="el" href="as__stream__adapter_8vhd_source.html">as_stream_adapter.vhd</a>.</p>

</div>
</div>
<a id="a2502462870c5c961e3f364034fd6fe28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2502462870c5c961e3f364034fd6fe28">&#9670;&nbsp;</a></span>out_buf_idx</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__stream__adapter_1_1RTL.html#a2502462870c5c961e3f364034fd6fe28">out_buf_idx</a> <b><span class="keywordtype">unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classas__stream__adapter_1_1RTL.html#aad04b521a53dda93ac60b6b3717af8c8">c_idx_width</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reference / Pointer to the ending position of where from the buffer the next outgoing data will be accessed. </p>

<p class="definition">Definition at line <a class="el" href="as__stream__adapter_8vhd_source.html#l00129">129</a> of file <a class="el" href="as__stream__adapter_8vhd_source.html">as_stream_adapter.vhd</a>.</p>

</div>
</div>
<a id="a3cadf0e0810c869323b738aad531e0db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cadf0e0810c869323b738aad531e0db">&#9670;&nbsp;</a></span>strobe_out_int</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classas__stream__adapter_1_1RTL.html#a3cadf0e0810c869323b738aad531e0db">strobe_out_int</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Internal strobe_out signal. </p>

<p class="definition">Definition at line <a class="el" href="as__stream__adapter_8vhd_source.html#l00136">136</a> of file <a class="el" href="as__stream__adapter_8vhd_source.html">as_stream_adapter.vhd</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="as__stream__adapter_8vhd_source.html">as_stream_adapter.vhd</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classas__stream__adapter.html">as_stream_adapter</a></li><li class="navelem"><a class="el" href="classas__stream__adapter_1_1RTL.html">RTL</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
