{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1463048557119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463048557126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 12 12:22:36 2016 " "Processing started: Thu May 12 12:22:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463048557126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048557126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Painter -c Painter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Painter -c Painter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048557126 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1463048560060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/de2_115_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/de2_115_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC " "Found entity 1: DE2_115_SOPC" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_irq_mapper " "Found entity 1: DE2_115_SOPC_irq_mapper" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_irq_mapper.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_1 " "Found entity 1: DE2_115_SOPC_mm_interconnect_1" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579144 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_1_rsp_mux " "Found entity 1: DE2_115_SOPC_mm_interconnect_1_rsp_mux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_1_rsp_demux_005 " "Found entity 1: DE2_115_SOPC_mm_interconnect_1_rsp_demux_005" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_rsp_demux_005.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_1_rsp_demux " "Found entity 1: DE2_115_SOPC_mm_interconnect_1_rsp_demux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_1_cmd_mux " "Found entity 1: DE2_115_SOPC_mm_interconnect_1_cmd_mux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_1_cmd_demux " "Found entity 1: DE2_115_SOPC_mm_interconnect_1_cmd_demux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579162 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_router_001.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048579170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_router_001.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048579170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_1_router_001_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_1_router_001_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_router_001.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579171 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_1_router_001 " "Found entity 2: DE2_115_SOPC_mm_interconnect_1_router_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_router_001.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_router.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048579172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_router.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048579173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_1_router_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_1_router_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_router.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579174 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_1_router " "Found entity 2: DE2_115_SOPC_mm_interconnect_1_router" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_router.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter_012.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter_012.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_012 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_012" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_012.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_012.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_mux_002 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_mux_002" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_mux_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_mux " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_mux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_demux_005 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_demux_005" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux_005.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_demux_004 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_demux_004" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux_004.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_rsp_demux " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_rsp_demux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_mux_001 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_mux_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_mux " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_mux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_demux_002 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_demux_002" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_demux_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_cmd_demux " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_cmd_demux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579266 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579266 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579266 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579266 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048579274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579277 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048579280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579286 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_router_015.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_015.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_015.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_015.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048579288 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_router_015.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_015.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_015.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_015.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048579288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_015.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_router_015_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_015_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_015.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_015.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579289 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_router_015 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_015" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_015.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_015.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579289 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_009.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048579290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_009.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048579291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_router_009_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_009_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_009.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579292 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_router_009 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_009" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_009.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_005.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048579293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_005.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048579293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_router_005_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_005_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_005.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579294 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_router_005 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_005" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_005.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_004.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048579296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_004.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048579296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_router_004_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_004_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_004.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579297 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_router_004 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_004" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_004.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048579299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048579299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_router_003_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_003_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579300 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_router_003 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_003" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048579302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048579302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_002_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579303 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_router_002 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_002" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048579305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048579305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_001_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579306 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_router_001 " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_router_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_115_SOPC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048579308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_115_SOPC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE2_115_SOPC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048579308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_mm_interconnect_0_router_default_decode " "Found entity 1: DE2_115_SOPC_mm_interconnect_0_router_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579309 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_mm_interconnect_0_router " "Found entity 2: DE2_115_SOPC_mm_interconnect_0_router" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_tri_state_bridge_flash_pinsharer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_tri_state_bridge_flash_pinsharer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0 " "Found entity 1: DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_std_arbitrator_core " "Found entity 1: altera_merlin_std_arbitrator_core" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579313 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_std_arb_adder " "Found entity 2: altera_merlin_std_arb_adder" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_tri_state_bridge_flash_pinsharer_0_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_tri_state_bridge_flash_pinsharer_0_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter " "Found entity 1: DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_tri_state_bridge_flash_pinsharer_0_pin_sharer.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_tri_state_bridge_flash_pinsharer_0_pin_sharer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer " "Found entity 1: DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_tri_state_bridge_flash_bridge_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_tri_state_bridge_flash_bridge_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_tri_state_bridge_flash_bridge_0 " "Found entity 1: DE2_115_SOPC_tri_state_bridge_flash_bridge_0" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tri_state_bridge_flash_bridge_0.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tri_state_bridge_flash_bridge_0.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_timer " "Found entity 1: DE2_115_SOPC_timer" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_timer.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_sysid " "Found entity 1: DE2_115_SOPC_sysid" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sysid.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_sw " "Found entity 1: DE2_115_SOPC_sw" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sw.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579327 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "TERASIC_SRAM.v(46) " "Verilog HDL warning at TERASIC_SRAM.v(46): extended using \"x\" or \"z\"" {  } { { "DE2_115_SOPC/synthesis/submodules/TERASIC_SRAM.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/TERASIC_SRAM.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1463048579328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/terasic_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/terasic_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_SRAM " "Found entity 1: TERASIC_SRAM" {  } { { "DE2_115_SOPC/synthesis/submodules/TERASIC_SRAM.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/TERASIC_SRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_sdram_input_efifo_module " "Found entity 1: DE2_115_SOPC_sdram_input_efifo_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579333 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_sdram " "Found entity 2: DE2_115_SOPC_sdram" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_sd_wp_n.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_sd_wp_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_sd_wp_n " "Found entity 1: DE2_115_SOPC_sd_wp_n" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sd_wp_n.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sd_wp_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_sd_dat.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_sd_dat.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_sd_dat " "Found entity 1: DE2_115_SOPC_sd_dat" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sd_dat.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sd_dat.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_led.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_led " "Found entity 1: DE2_115_SOPC_led" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_led.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_lcd_touch_int.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_lcd_touch_int.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_lcd_touch_int " "Found entity 1: DE2_115_SOPC_lcd_touch_int" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_lcd_touch_int.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_lcd_touch_int.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_lcd " "Found entity 1: DE2_115_SOPC_lcd" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_lcd.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_key " "Found entity 1: DE2_115_SOPC_key" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_key.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_jtag_uart_sim_scfifo_w " "Found entity 1: DE2_115_SOPC_jtag_uart_sim_scfifo_w" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579351 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_jtag_uart_scfifo_w " "Found entity 2: DE2_115_SOPC_jtag_uart_scfifo_w" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579351 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_jtag_uart_sim_scfifo_r " "Found entity 3: DE2_115_SOPC_jtag_uart_sim_scfifo_r" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579351 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_jtag_uart_scfifo_r " "Found entity 4: DE2_115_SOPC_jtag_uart_scfifo_r" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579351 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_jtag_uart " "Found entity 5: DE2_115_SOPC_jtag_uart" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_i2c_sda.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_i2c_sda.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_i2c_sda " "Found entity 1: DE2_115_SOPC_i2c_sda" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_i2c_sda.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_i2c_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_i2c_scl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_i2c_scl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_i2c_scl " "Found entity 1: DE2_115_SOPC_i2c_scl" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_i2c_scl.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_i2c_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/i2c_opencores.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/i2c_opencores.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_opencores " "Found entity 1: i2c_opencores" {  } { { "DE2_115_SOPC/synthesis/submodules/i2c_opencores.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/i2c_opencores.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "DE2_115_SOPC/synthesis/submodules/i2c_master_top.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file de2_115_sopc/synthesis/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "DE2_115_SOPC/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "DE2_115_SOPC/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_epcs_flash_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_epcs_flash_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_epcs_flash_controller_sub " "Found entity 1: DE2_115_SOPC_epcs_flash_controller_sub" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_epcs_flash_controller.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_epcs_flash_controller.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579376 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_epcs_flash_controller " "Found entity 2: DE2_115_SOPC_epcs_flash_controller" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_epcs_flash_controller.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_epcs_flash_controller.v" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu " "Found entity 1: DE2_115_SOPC_cpu" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048579378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048579378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_cpu_ic_data_module " "Found entity 1: DE2_115_SOPC_cpu_cpu_ic_data_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_cpu_cpu_ic_tag_module " "Found entity 2: DE2_115_SOPC_cpu_cpu_ic_tag_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_cpu_cpu_bht_module " "Found entity 3: DE2_115_SOPC_cpu_cpu_bht_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_cpu_cpu_register_bank_a_module " "Found entity 4: DE2_115_SOPC_cpu_cpu_register_bank_a_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_cpu_cpu_register_bank_b_module " "Found entity 5: DE2_115_SOPC_cpu_cpu_register_bank_b_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE2_115_SOPC_cpu_cpu_dc_tag_module " "Found entity 6: DE2_115_SOPC_cpu_cpu_dc_tag_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE2_115_SOPC_cpu_cpu_dc_data_module " "Found entity 7: DE2_115_SOPC_cpu_cpu_dc_data_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE2_115_SOPC_cpu_cpu_dc_victim_module " "Found entity 8: DE2_115_SOPC_cpu_cpu_dc_victim_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE2_115_SOPC_cpu_cpu_nios2_oci_debug " "Found entity 9: DE2_115_SOPC_cpu_cpu_nios2_oci_debug" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE2_115_SOPC_cpu_cpu_nios2_oci_break " "Found entity 10: DE2_115_SOPC_cpu_cpu_nios2_oci_break" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk " "Found entity 11: DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk " "Found entity 12: DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE2_115_SOPC_cpu_cpu_nios2_oci_itrace " "Found entity 13: DE2_115_SOPC_cpu_cpu_nios2_oci_itrace" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode " "Found entity 14: DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace " "Found entity 15: DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2064 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE2_115_SOPC_cpu_cpu_nios2_oci_fifo " "Found entity 19: DE2_115_SOPC_cpu_cpu_nios2_oci_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE2_115_SOPC_cpu_cpu_nios2_oci_pib " "Found entity 20: DE2_115_SOPC_cpu_cpu_nios2_oci_pib" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE2_115_SOPC_cpu_cpu_nios2_oci_im " "Found entity 21: DE2_115_SOPC_cpu_cpu_nios2_oci_im" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE2_115_SOPC_cpu_cpu_nios2_performance_monitors " "Found entity 22: DE2_115_SOPC_cpu_cpu_nios2_performance_monitors" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE2_115_SOPC_cpu_cpu_nios2_avalon_reg " "Found entity 23: DE2_115_SOPC_cpu_cpu_nios2_avalon_reg" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module " "Found entity 24: DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE2_115_SOPC_cpu_cpu_nios2_ocimem " "Found entity 25: DE2_115_SOPC_cpu_cpu_nios2_ocimem" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE2_115_SOPC_cpu_cpu_nios2_oci " "Found entity 26: DE2_115_SOPC_cpu_cpu_nios2_oci" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE2_115_SOPC_cpu_cpu " "Found entity 27: DE2_115_SOPC_cpu_cpu" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048580690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_cpu_debug_slave_sysclk " "Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_sysclk" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048580695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_cpu_debug_slave_tck " "Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_tck" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_tck.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048580697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_cpu_debug_slave_wrapper " "Found entity 1: DE2_115_SOPC_cpu_cpu_debug_slave_wrapper" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048580700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_cpu_mult_cell " "Found entity 1: DE2_115_SOPC_cpu_cpu_mult_cell" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048580703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_cpu_test_bench " "Found entity 1: DE2_115_SOPC_cpu_cpu_test_bench" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_test_bench.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048580708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048580711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048580715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048580717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cfi_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cfi_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cfi_flash " "Found entity 1: DE2_115_SOPC_cfi_flash" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cfi_flash.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cfi_flash.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048580721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048580723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048580725 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(166) " "Verilog HDL information at AUDIO_IF.v(166): always construct contains both blocking and non-blocking assignments" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" 166 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1463048580737 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AUDIO_IF.v(182) " "Verilog HDL information at AUDIO_IF.v(182): always construct contains both blocking and non-blocking assignments" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" 182 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1463048580738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/audio_if.v 4 4 " "Found 4 design units, including 4 entities, in source file de2_115_sopc/synthesis/submodules/audio_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_ADC " "Found entity 1: AUDIO_ADC" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_ADC.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580741 ""} { "Info" "ISGN_ENTITY_NAME" "2 AUDIO_DAC " "Found entity 2: AUDIO_DAC" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580741 ""} { "Info" "ISGN_ENTITY_NAME" "3 audio_fifo " "Found entity 3: audio_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/audio_fifo.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/audio_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580741 ""} { "Info" "ISGN_ENTITY_NAME" "4 AUDIO_IF " "Found entity 4: AUDIO_IF" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048580741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_altpll_audio.v 4 4 " "Found 4 design units, including 4 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_altpll_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_altpll_audio_dffpipe_l2c " "Found entity 1: DE2_115_SOPC_altpll_audio_dffpipe_l2c" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580745 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_altpll_audio_stdsync_sv6 " "Found entity 2: DE2_115_SOPC_altpll_audio_stdsync_sv6" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580745 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_altpll_audio_altpll_7d42 " "Found entity 3: DE2_115_SOPC_altpll_audio_altpll_7d42" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580745 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_altpll_audio " "Found entity 4: DE2_115_SOPC_altpll_audio" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048580745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_altpll_0_dffpipe_l2c " "Found entity 1: DE2_115_SOPC_altpll_0_dffpipe_l2c" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580749 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_altpll_0_stdsync_sv6 " "Found entity 2: DE2_115_SOPC_altpll_0_stdsync_sv6" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580749 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_altpll_0_altpll_ptn2 " "Found entity 3: DE2_115_SOPC_altpll_0_altpll_ptn2" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580749 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_altpll_0 " "Found entity 4: DE2_115_SOPC_altpll_0" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048580749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipvfr131_vfr.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipvfr131_vfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr " "Found entity 1: alt_vipvfr131_vfr" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048580752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipvfr131_vfr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipvfr131_vfr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_controller " "Found entity 1: alt_vipvfr131_vfr_controller" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_controller.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048580755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_control_packet_encoder " "Found entity 1: alt_vipvfr131_vfr_control_packet_encoder" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048580758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipvfr131_prc.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipvfr131_prc.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc " "Found entity 1: alt_vipvfr131_prc" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048580760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipvfr131_prc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipvfr131_prc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_core " "Found entity 1: alt_vipvfr131_prc_core" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048580763 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "alt_vipvfr131_prc_read_master alt_vipvfr131_prc_read_master.v(47) " "Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 47 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048580765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipvfr131_prc_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipvfr131_prc_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_read_master " "Found entity 1: alt_vipvfr131_prc_read_master" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048580765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048580765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_package (de2_115_sopc) " "Found design unit 1: alt_vipvfr131_common_package (de2_115_sopc)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_package.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581750 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_vipvfr131_common_package-body " "Found design unit 2: alt_vipvfr131_common_package-body" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_package.vhd" 3661 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581754 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo " "Found entity 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_master " "Found entity 1: alt_vipvfr131_common_avalon_mm_master" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_unpack_data.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_unpack_data " "Found entity 1: alt_vipvfr131_common_unpack_data" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_slave " "Found entity 1: alt_vipvfr131_common_avalon_mm_slave" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_stream_output.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_stream_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_stream_output " "Found entity 1: alt_vipvfr131_common_stream_output" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_stream_output.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_stream_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_pulling_width_adapter-rtl " "Found design unit 1: alt_vipvfr131_common_pulling_width_adapter-rtl" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581766 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_pulling_width_adapter " "Found entity 1: alt_vipvfr131_common_pulling_width_adapter" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_general_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_general_fifo-rtl" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581769 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_general_fifo " "Found entity 1: alt_vipvfr131_common_general_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator-rtl " "Found design unit 1: alt_vipvfr131_common_fifo_usedw_calculator-rtl" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581771 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator " "Found entity 1: alt_vipvfr131_common_fifo_usedw_calculator" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_gray_clock_crosser-rtl " "Found design unit 1: alt_vipvfr131_common_gray_clock_crosser-rtl" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581773 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_gray_clock_crosser " "Found entity 1: alt_vipvfr131_common_gray_clock_crosser" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay-rtl " "Found design unit 1: alt_vipvfr131_common_std_logic_vector_delay-rtl" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581775 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay " "Found entity 1: alt_vipvfr131_common_std_logic_vector_delay" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_one_bit_delay-rtl " "Found design unit 1: alt_vipvfr131_common_one_bit_delay-rtl" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581777 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_one_bit_delay " "Found entity 1: alt_vipvfr131_common_one_bit_delay" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_logic_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_logic_fifo-rtl" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581779 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_logic_fifo " "Found entity 1: alt_vipvfr131_common_logic_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_ram_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_ram_fifo-rtl" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581782 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_ram_fifo " "Found entity 1: alt_vipvfr131_common_ram_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc131_IS2Vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048581787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048581787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048581787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc131_IS2Vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048581787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048581787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048581788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipitc131_is2vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipitc131_is2vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid " "Found entity 1: alt_vipitc131_IS2Vid" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_sync_compare " "Found entity 1: alt_vipitc131_IS2Vid_sync_compare" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc131_IS2Vid_calculate_mode" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipitc131_is2vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipitc131_is2vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_control " "Found entity 1: alt_vipitc131_IS2Vid_control" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581797 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_IS2Vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc131_IS2Vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1463048581802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048581803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048581803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048581803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048581803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_mode_banks " "Found entity 1: alt_vipitc131_IS2Vid_mode_banks" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_statemachine " "Found entity 1: alt_vipitc131_IS2Vid_statemachine" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipitc131_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipitc131_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_fifo " "Found entity 1: alt_vipitc131_common_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581809 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc131_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048581811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc131_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1463048581811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipitc131_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipitc131_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_generic_count " "Found entity 1: alt_vipitc131_common_generic_count" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipitc131_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipitc131_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_to_binary " "Found entity 1: alt_vipitc131_common_to_binary" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_to_binary.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipitc131_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipitc131_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync " "Found entity 1: alt_vipitc131_common_sync" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_sync.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipitc131_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_trigger_sync " "Found entity 1: alt_vipitc131_common_trigger_sync" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581819 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_common_sync_generation.v(59) " "Verilog HDL information at alt_vipitc131_common_sync_generation.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1463048581821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipitc131_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipitc131_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync_generation " "Found entity 1: alt_vipitc131_common_sync_generation" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipitc131_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipitc131_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_frame_counter " "Found entity 1: alt_vipitc131_common_frame_counter" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/alt_vipitc131_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/alt_vipitc131_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sample_counter " "Found entity 1: alt_vipitc131_common_sample_counter" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_sample_counter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/vga_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048581830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048581830 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_clock alt_vipvfr131_prc.v(142) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048581854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_reset alt_vipvfr131_prc.v(143) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048581854 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_epcs_flash_controller.v(401) " "Verilog HDL or VHDL warning at DE2_115_SOPC_epcs_flash_controller.v(401): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_epcs_flash_controller.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_epcs_flash_controller.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1463048581945 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_sdram.v(316) " "Verilog HDL or VHDL warning at DE2_115_SOPC_sdram.v(316): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1463048581952 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_sdram.v(326) " "Verilog HDL or VHDL warning at DE2_115_SOPC_sdram.v(326): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1463048581952 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_sdram.v(336) " "Verilog HDL or VHDL warning at DE2_115_SOPC_sdram.v(336): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1463048581952 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_sdram.v(680) " "Verilog HDL or VHDL warning at DE2_115_SOPC_sdram.v(680): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1463048581955 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Painter painter.v(281) " "Verilog Module Declaration warning at painter.v(281): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Painter\"" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 281 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048582304 ""}
{ "Warning" "WSGN_SEARCH_FILE" "painter.v 1 1 " "Using design file painter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Painter " "Found entity 1: Painter" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048582306 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1463048582306 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "touch_sample_clk painter.v(505) " "Verilog HDL Implicit Net warning at painter.v(505): created implicit net for \"touch_sample_clk\"" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 505 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048582307 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Painter " "Elaborating entity \"Painter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1463048582326 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 painter.v(315) " "Output port \"HEX0\" at painter.v(315) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 315 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582333 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 painter.v(316) " "Output port \"HEX1\" at painter.v(316) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 316 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582333 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 painter.v(317) " "Output port \"HEX2\" at painter.v(317) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 317 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582333 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 painter.v(318) " "Output port \"HEX3\" at painter.v(318) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 318 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582334 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 painter.v(319) " "Output port \"HEX4\" at painter.v(319) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582334 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 painter.v(320) " "Output port \"HEX5\" at painter.v(320) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582334 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 painter.v(321) " "Output port \"HEX6\" at painter.v(321) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582334 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 painter.v(322) " "Output port \"HEX7\" at painter.v(322) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 322 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582334 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA painter.v(390) " "Output port \"ENET0_TX_DATA\" at painter.v(390) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 390 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582334 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA painter.v(409) " "Output port \"ENET1_TX_DATA\" at painter.v(409) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 409 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582334 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR painter.v(422) " "Output port \"OTG_ADDR\" at painter.v(422) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 422 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582334 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK_N painter.v(424) " "Output port \"OTG_DACK_N\" at painter.v(424) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 424 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582335 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT painter.v(299) " "Output port \"SMA_CLKOUT\" at painter.v(299) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 299 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582335 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS painter.v(333) " "Output port \"UART_CTS\" at painter.v(333) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 333 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582335 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD painter.v(336) " "Output port \"UART_TXD\" at painter.v(336) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 336 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582335 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK painter.v(369) " "Output port \"EEP_I2C_SCLK\" at painter.v(369) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 369 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582335 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK painter.v(377) " "Output port \"ENET0_GTX_CLK\" at painter.v(377) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 377 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582335 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC painter.v(380) " "Output port \"ENET0_MDC\" at painter.v(380) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 380 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582335 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N painter.v(382) " "Output port \"ENET0_RST_N\" at painter.v(382) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 382 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582335 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN painter.v(391) " "Output port \"ENET0_TX_EN\" at painter.v(391) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 391 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582335 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER painter.v(392) " "Output port \"ENET0_TX_ER\" at painter.v(392) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 392 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582336 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK painter.v(396) " "Output port \"ENET1_GTX_CLK\" at painter.v(396) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 396 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582336 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC painter.v(399) " "Output port \"ENET1_MDC\" at painter.v(399) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 399 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582336 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N painter.v(401) " "Output port \"ENET1_RST_N\" at painter.v(401) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 401 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582336 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN painter.v(410) " "Output port \"ENET1_TX_EN\" at painter.v(410) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 410 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582336 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER painter.v(411) " "Output port \"ENET1_TX_ER\" at painter.v(411) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 411 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582336 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N painter.v(417) " "Output port \"TD_RESET_N\" at painter.v(417) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 417 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582336 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N painter.v(423) " "Output port \"OTG_CS_N\" at painter.v(423) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 423 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582336 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N painter.v(430) " "Output port \"OTG_RD_N\" at painter.v(430) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 430 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582336 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N painter.v(431) " "Output port \"OTG_RST_N\" at painter.v(431) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 431 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582337 "|Painter"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WE_N painter.v(432) " "Output port \"OTG_WE_N\" at painter.v(432) has no driver" {  } { { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 432 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1463048582337 "|Painter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:vga_pll_inst " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:vga_pll_inst\"" {  } { { "painter.v" "vga_pll_inst" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048582392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll:vga_pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll:vga_pll_inst\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/vga_pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048582504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:vga_pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll:vga_pll_inst\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/vga_pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048582532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:vga_pll_inst\|altpll:altpll_component " "Instantiated megafunction \"vga_pll:vga_pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 33 " "Parameter \"clk0_multiply_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048582534 ""}  } { { "vga_pll.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/vga_pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1463048582534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_altpll " "Found entity 1: vga_pll_altpll" {  } { { "db/vga_pll_altpll.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/vga_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048582637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048582637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_altpll vga_pll:vga_pll_inst\|altpll:altpll_component\|vga_pll_altpll:auto_generated " "Elaborating entity \"vga_pll_altpll\" for hierarchy \"vga_pll:vga_pll_inst\|altpll:altpll_component\|vga_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048582640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC DE2_115_SOPC:DE2_115_SOPC_inst " "Elaborating entity \"DE2_115_SOPC\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\"" {  } { { "painter.v" "DE2_115_SOPC_inst" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048582684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0 " "Elaborating entity \"alt_vipitc131_IS2Vid\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "alt_vip_itc_0" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048582961 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_of_vsync alt_vipitc131_IS2Vid.sv(299) " "Verilog HDL or VHDL warning at alt_vipitc131_IS2Vid.sv(299): object \"start_of_vsync\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048582998 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipitc131_IS2Vid:alt_vip_itc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "enable_resync_sync" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048583071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_trigger_sync DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vipitc131_common_trigger_sync\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_change_trigger_sync" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048583091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_control DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control " "Elaborating entity \"alt_vipitc131_IS2Vid_control\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "control" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048583116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_mode_banks DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks " "Elaborating entity \"alt_vipitc131_IS2Vid_mode_banks\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_banks" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048583142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_calculate_mode DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vipitc131_IS2Vid_calculate_mode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "u_calculate_mode" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048583185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "h_counter" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048583242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "v_counter" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048583263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "genlock_enable_sync" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048583289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo " "Elaborating entity \"alt_vipitc131_common_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "input_fifo" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048583310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_fifo.v" "input_fifo" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048583921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048583939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048583939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 804 " "Parameter \"lpm_numwords\" = \"804\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048583939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048583939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048583939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048583939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048583939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048583939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048583939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048583939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048583939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048583939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048583939 ""}  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1463048583939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_qhk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_qhk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_qhk1 " "Found entity 1: dcfifo_qhk1" {  } { { "db/dcfifo_qhk1.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dcfifo_qhk1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048584022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048584022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_qhk1 DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated " "Elaborating entity \"dcfifo_qhk1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048584023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/a_gray2bin_7ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048584059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048584059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_qhk1.tdf" "rdptr_g_gray2bin" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dcfifo_qhk1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048584061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/a_graycounter_677.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048584158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048584158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_qhk1.tdf" "rdptr_g1p" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dcfifo_qhk1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048584160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/a_graycounter_2lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048584246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048584246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_qhk1.tdf" "wrptr_g1p" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dcfifo_qhk1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048584248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8271 " "Found entity 1: altsyncram_8271" {  } { { "db/altsyncram_8271.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/altsyncram_8271.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048584350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048584350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8271 DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|altsyncram_8271:fifo_ram " "Elaborating entity \"altsyncram_8271\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|altsyncram_8271:fifo_ram\"" {  } { { "db/dcfifo_qhk1.tdf" "fifo_ram" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dcfifo_qhk1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048584352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048584409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048584409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_qhk1.tdf" "rdaclr" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dcfifo_qhk1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048584411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048584447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048584447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_qhk1.tdf" "rs_brp" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dcfifo_qhk1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048584449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048584484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048584484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_qhk1.tdf" "rs_dgwp" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dcfifo_qhk1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048584487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048584519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048584519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe13 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe13" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048584522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048584562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048584562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|alt_synch_pipe_apl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\"" {  } { { "db/dcfifo_qhk1.tdf" "ws_dgrp" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dcfifo_qhk1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048584564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048584594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048584594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe16 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe16\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe16" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048584597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/cmpr_c66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048584684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048584684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_qhk1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dcfifo_qhk1.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048584686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/cmpr_b66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048584774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048584774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_b66\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_qhk1.tdf" "rdempty_eq_comp1_msb" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dcfifo_qhk1.tdf" 101 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048584776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048584881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048584881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qhk1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_qhk1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dcfifo_qhk1.tdf" 108 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048584883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_statemachine DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine " "Elaborating entity \"alt_vipitc131_IS2Vid_statemachine\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "statemachine" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048584911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0 " "Elaborating entity \"alt_vipvfr131_vfr\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "alt_vip_vfr_0" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048584937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc " "Elaborating entity \"alt_vipvfr131_prc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.v" "prc" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048585641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_read_master DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master " "Elaborating entity \"alt_vipvfr131_prc_read_master\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc.v" "read_master" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048586295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_bursting_master_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "master_fifo" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048586320 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1463048586324 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1463048586324 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 261 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1463048586325 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 262 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1463048586325 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048586327 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048586327 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048586327 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048586327 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048586327 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048586327 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048586328 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048586328 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048586328 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048586328 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048586328 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048586328 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048586328 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048586329 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048586329 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048586329 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048586330 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048586330 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048586330 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048586330 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048586331 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "byte_enable_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260) " "VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 260 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1463048586331 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 424 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1463048586332 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 425 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1463048586333 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 437 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1463048586333 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "byte_enable alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1463048586340 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[0\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[0\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048586355 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[1\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[1\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048586355 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[2\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[2\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048586355 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[3\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[3\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048586355 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048586402 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_vipvfr131_common_general_fifo.vhd(230) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048586406 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048586429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_one_bit_delay:\\single_clock_gen:rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_one_bit_delay:\\single_clock_gen:rdreq_delayer\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\single_clock_gen:rdreq_delayer" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048586454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_one_bit_delay:\\single_clock_gen:wrreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_one_bit_delay:\\single_clock_gen:wrreq_delayer\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\single_clock_gen:wrreq_delayer" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048586471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048586502 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048586504 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048586627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048586653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048586654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048586654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048586654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048586654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048586654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048586654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048586654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048586654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048586654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048586654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048586654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048586654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048586654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048586654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048586654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048586654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048586654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048586654 ""}  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1463048586654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oll1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oll1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oll1 " "Found entity 1: altsyncram_oll1" {  } { { "db/altsyncram_oll1.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/altsyncram_oll1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048586744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048586744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oll1 DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_oll1:auto_generated " "Elaborating entity \"altsyncram_oll1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_oll1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048586745 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_oll1.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/altsyncram_oll1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 377 0 0 } } { "painter.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 608 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1463048586747 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_oll1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048586803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048586825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_logic_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\single_clock_small_gen:logic_fifo " "Elaborating entity \"alt_vipvfr131_common_logic_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\single_clock_small_gen:logic_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\single_clock_small_gen:logic_fifo" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048586862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_pulling_width_adapter DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor " "Elaborating entity \"alt_vipvfr131_common_pulling_width_adapter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "width_adaptor" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048586936 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(86) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): subtype or type has null range" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 86 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1463048586937 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(86) " "VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): ignored assignment of value to null range" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 86 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1463048586937 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(98) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(98): subtype or type has null range" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1463048586937 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(102) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): subtype or type has null range" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 102 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1463048586937 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(102) " "VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): ignored assignment of value to null range" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 102 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1463048586937 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(131) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(131): subtype or type has null range" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 131 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1463048586937 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_core DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core " "Elaborating entity \"alt_vipvfr131_prc_core\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc.v" "prc_core" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048586962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc.v" "avalon_mm_control_slave" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_prc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048587012 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1463048587018 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463048587022 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587036 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587036 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587036 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_controller DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller " "Elaborating entity \"alt_vipvfr131_vfr_controller\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.v" "controller" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048587073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.v" "slave" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048587119 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1463048587129 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463048587133 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[18\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[18\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587193 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[17\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[17\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587193 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[16\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[16\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587193 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[15\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[15\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587193 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[14\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[14\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587193 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[13\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[13\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587193 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[12\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[12\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587193 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[11\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[11\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587193 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[10\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[10\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587194 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[9\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[9\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587194 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[8\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[8\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587194 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[7\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[7\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587194 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[6\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[6\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587194 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[5\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[5\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587194 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587194 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587194 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587194 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_control_packet_encoder DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder " "Elaborating entity \"alt_vipvfr131_vfr_control_packet_encoder\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.v" "encoder" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048587276 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_data alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1463048587281 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_vipvfr131_vfr_control_packet_encoder.v(82) " "Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463048587282 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[8..7\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1463048587290 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[5..4\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1463048587290 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[2..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1463048587290 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[8..7\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1463048587291 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[5..4\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1463048587291 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[2..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1463048587291 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[4\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587293 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[5\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587294 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[6\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[6\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587294 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[7\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587294 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[12\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[12\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587294 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[13\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[13\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587294 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[14\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[14\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587294 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[15\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[15\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587294 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[20\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[20\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587295 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[21\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[21\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587295 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[22\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[22\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587295 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[23\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[23\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587295 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[28\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[28\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587295 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[29\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[29\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587295 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[30\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[30\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587295 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[31\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[31\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587295 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[36\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[36\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587296 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[37\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[37\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587296 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[38\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[38\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587296 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[39\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[39\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587296 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[44\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[44\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587296 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[45\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[45\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587296 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[46\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[46\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587296 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[47\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[47\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587297 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[52\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[52\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587297 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[53\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[53\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587297 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[54\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[54\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587297 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[55\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[55\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587297 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[60\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[60\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587297 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[61\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[61\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587297 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[62\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[62\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587297 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[63\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[63\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587298 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[68\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[68\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587298 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[69\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[69\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587298 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[70\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[70\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587298 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[71\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[71\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048587298 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_stream_output DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter " "Elaborating entity \"alt_vipvfr131_common_stream_output\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.v" "outputter" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/alt_vipvfr131_vfr.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048587352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_altpll_0 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0 " "Elaborating entity \"DE2_115_SOPC_altpll_0\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "altpll_0" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048587376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_altpll_0_stdsync_sv6 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"DE2_115_SOPC_altpll_0_stdsync_sv6\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" "stdsync2" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048587426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_altpll_0_dffpipe_l2c DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_stdsync_sv6:stdsync2\|DE2_115_SOPC_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"DE2_115_SOPC_altpll_0_dffpipe_l2c\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_stdsync_sv6:stdsync2\|DE2_115_SOPC_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" "dffpipe3" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048587470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_altpll_0_altpll_ptn2 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_altpll_ptn2:sd1 " "Elaborating entity \"DE2_115_SOPC_altpll_0_altpll_ptn2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_0:altpll_0\|DE2_115_SOPC_altpll_0_altpll_ptn2:sd1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" "sd1" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_0.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048587489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_altpll_audio DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio " "Elaborating entity \"DE2_115_SOPC_altpll_audio\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "altpll_audio" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048587556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_altpll_audio_stdsync_sv6 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\|DE2_115_SOPC_altpll_audio_stdsync_sv6:stdsync2 " "Elaborating entity \"DE2_115_SOPC_altpll_audio_stdsync_sv6\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\|DE2_115_SOPC_altpll_audio_stdsync_sv6:stdsync2\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" "stdsync2" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048587575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_altpll_audio_dffpipe_l2c DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\|DE2_115_SOPC_altpll_audio_stdsync_sv6:stdsync2\|DE2_115_SOPC_altpll_audio_dffpipe_l2c:dffpipe3 " "Elaborating entity \"DE2_115_SOPC_altpll_audio_dffpipe_l2c\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\|DE2_115_SOPC_altpll_audio_stdsync_sv6:stdsync2\|DE2_115_SOPC_altpll_audio_dffpipe_l2c:dffpipe3\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" "dffpipe3" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048587623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_altpll_audio_altpll_7d42 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\|DE2_115_SOPC_altpll_audio_altpll_7d42:sd1 " "Elaborating entity \"DE2_115_SOPC_altpll_audio_altpll_7d42\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_altpll_audio:altpll_audio\|DE2_115_SOPC_altpll_audio_altpll_7d42:sd1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" "sd1" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_altpll_audio.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048587641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_IF DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio " "Elaborating entity \"AUDIO_IF\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "audio" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048587661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance " "Elaborating entity \"AUDIO_DAC\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\"" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" "DAC_Instance" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048587704 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_DAC.v(99) " "Verilog HDL assignment warning at AUDIO_DAC.v(99): truncated value with size 32 to match size of target (5)" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463048587705 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo " "Elaborating entity \"audio_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" "dac_fifo" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_DAC.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048587745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\"" {  } { { "DE2_115_SOPC/synthesis/submodules/audio_fifo.v" "dcfifo_component" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/audio_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048588173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\"" {  } { { "DE2_115_SOPC/synthesis/submodules/audio_fifo.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/audio_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048588190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048588190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048588190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048588190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048588190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048588190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048588190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048588190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048588190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048588190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048588190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048588190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048588190 ""}  } { { "DE2_115_SOPC/synthesis/submodules/audio_fifo.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/audio_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1463048588190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_u4i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_u4i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_u4i1 " "Found entity 1: dcfifo_u4i1" {  } { { "db/dcfifo_u4i1.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dcfifo_u4i1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048588263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048588263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_u4i1 DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated " "Elaborating entity \"dcfifo_u4i1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048588265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/a_graycounter_t57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048588364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048588364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_u4i1.tdf" "rdptr_g1p" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dcfifo_u4i1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048588367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/a_graycounter_pjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048588457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048588457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_u4i1.tdf" "wrptr_g1p" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dcfifo_u4i1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048588459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iv61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iv61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iv61 " "Found entity 1: altsyncram_iv61" {  } { { "db/altsyncram_iv61.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/altsyncram_iv61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048588563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048588563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iv61 DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|altsyncram_iv61:fifo_ram " "Elaborating entity \"altsyncram_iv61\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|altsyncram_iv61:fifo_ram\"" {  } { { "db/dcfifo_u4i1.tdf" "fifo_ram" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dcfifo_u4i1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048588565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048588628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048588628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_u4i1.tdf" "rs_dgwp" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dcfifo_u4i1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048588630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048588659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048588659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe12" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048588661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048588698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048588698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_u4i1.tdf" "ws_dgrp" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dcfifo_u4i1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048588701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048588729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048588729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe17" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048588732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/cmpr_a66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048588851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048588851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|cmpr_a66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_a66\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|cmpr_a66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_u4i1.tdf" "rdempty_eq_comp1_msb" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/dcfifo_u4i1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048588853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_ADC DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance " "Elaborating entity \"AUDIO_ADC\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\"" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" "ADC_Instance" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_IF.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048588898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_ADC.v(73) " "Verilog HDL assignment warning at AUDIO_ADC.v(73): truncated value with size 32 to match size of target (5)" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_ADC.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_ADC.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463048588898 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AUDIO_ADC.v(89) " "Verilog HDL assignment warning at AUDIO_ADC.v(89): truncated value with size 32 to match size of target (5)" {  } { { "DE2_115_SOPC/synthesis/submodules/AUDIO_ADC.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/AUDIO_ADC.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463048588899 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cfi_flash DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cfi_flash:cfi_flash " "Elaborating entity \"DE2_115_SOPC_cfi_flash\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cfi_flash:cfi_flash\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cfi_flash" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048589415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cfi_flash:cfi_flash\|altera_tristate_controller_translator:tdt " "Elaborating entity \"altera_tristate_controller_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cfi_flash:cfi_flash\|altera_tristate_controller_translator:tdt\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cfi_flash.v" "tdt" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cfi_flash.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048589446 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_tristate_controller_translator.sv(127) " "Verilog HDL assignment warning at altera_tristate_controller_translator.sv(127): truncated value with size 32 to match size of target (2)" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_tristate_controller_translator.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463048589450 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cfi_flash:cfi_flash|altera_tristate_controller_translator:tdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cfi_flash:cfi_flash\|altera_merlin_slave_translator:slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cfi_flash:cfi_flash\|altera_merlin_slave_translator:slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cfi_flash.v" "slave_translator" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cfi_flash.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048589473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_aggregator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cfi_flash:cfi_flash\|altera_tristate_controller_aggregator:tda " "Elaborating entity \"altera_tristate_controller_aggregator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cfi_flash:cfi_flash\|altera_tristate_controller_aggregator:tda\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cfi_flash.v" "tda" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cfi_flash.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048589515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "clock_crossing_io" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048589536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_avalon_mm_clock_crossing_bridge.v(192) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(192): truncated value with size 32 to match size of target (9)" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463048589542 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_avalon_mm_clock_crossing_bridge.v(194) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(194): truncated value with size 32 to match size of target (9)" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463048589542 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048589575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048589641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048589665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048589722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048589824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu " "Elaborating entity \"DE2_115_SOPC_cpu\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cpu" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048589902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu " "Elaborating entity \"DE2_115_SOPC_cpu_cpu\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "cpu" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048589948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_test_bench DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_test_bench:the_DE2_115_SOPC_cpu_cpu_test_bench " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_test_bench\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_test_bench:the_DE2_115_SOPC_cpu_cpu_test_bench\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_test_bench" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 6171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048590641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_ic_data_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_ic_data_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_ic_data" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 7173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048590698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altsyncram" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048590754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048590866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048590866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_data_module:DE2_115_SOPC_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048590868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_ic_tag_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_ic_tag_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_ic_tag" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 7239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048590927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altsyncram" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048590959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ad1 " "Found entity 1: altsyncram_7ad1" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/altsyncram_7ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048591059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048591059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ad1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated " "Elaborating entity \"altsyncram_7ad1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_ic_tag_module:DE2_115_SOPC_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048591061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_bht_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_bht_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_bht" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 7437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048591113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altsyncram" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048591163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048591256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048591256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_bht_module:DE2_115_SOPC_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048591258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_register_bank_a_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_register_bank_a_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_register_bank_a" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 8376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048591293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altsyncram" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048591331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048591432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048591432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_a_module:DE2_115_SOPC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048591435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_register_bank_b_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_b_module:DE2_115_SOPC_cpu_cpu_register_bank_b " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_register_bank_b_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_register_bank_b_module:DE2_115_SOPC_cpu_cpu_register_bank_b\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_register_bank_b" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 8394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048591576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_mult_cell DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_mult_cell\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_mult_cell" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 8979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048591618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_mult_cell.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048591716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048591823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048591823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048591827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048591939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048592043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048592067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048592099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048592137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048592225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048592254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048592314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048592355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048592404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048592438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048592477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048592705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048592821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048592864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048592912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048592951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048593006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_mult_cell:the_DE2_115_SOPC_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048593052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_dc_tag_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_dc_tag_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_dc_tag" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 9401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048594392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altsyncram" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048594427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5jc1 " "Found entity 1: altsyncram_5jc1" {  } { { "db/altsyncram_5jc1.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/altsyncram_5jc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048594544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048594544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5jc1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5jc1:auto_generated " "Elaborating entity \"altsyncram_5jc1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_tag_module:DE2_115_SOPC_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048594546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_dc_data_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_dc_data_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_dc_data" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 9467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048594591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altsyncram" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048594632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048594762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048594762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_data_module:DE2_115_SOPC_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048594765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_dc_victim_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_dc_victim_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_dc_victim" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 9579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048594840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altsyncram" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048594878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048595002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048595002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_dc_victim_module:DE2_115_SOPC_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048595004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 10488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048595060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_debug DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_debug\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048595132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048595187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_break DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_cpu_nios2_oci_break " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_break\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_cpu_nios2_oci_break\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_break" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048595221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_xbrk" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048595276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_dbrk" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048595313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_itrace DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_itrace\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048595349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048595455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace\|DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode:DE2_115_SOPC_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_dtrace\|DE2_115_SOPC_cpu_cpu_nios2_oci_td_mode:DE2_115_SOPC_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048595502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048595534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048595665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048595728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048595760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_pib DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_pib:the_DE2_115_SOPC_cpu_cpu_nios2_oci_pib " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_pib\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_pib:the_DE2_115_SOPC_cpu_cpu_nios2_oci_pib\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_pib" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048595794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_oci_im DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_cpu_nios2_oci_im " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_oci_im\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_cpu_nios2_oci_im\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_im" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048595826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_avalon_reg DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_avalon_reg\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_avalon_reg" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048595864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_nios2_ocimem DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_nios2_ocimem\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_ocimem" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048595915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "DE2_115_SOPC_cpu_cpu_ociram_sp_ram" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048595965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_altsyncram" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 2833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048595997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048596114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048596114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_cpu_ociram_sp_ram_module:DE2_115_SOPC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048596115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_debug_slave_wrapper DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048596152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_debug_slave_tck DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_debug_slave_tck\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|DE2_115_SOPC_cpu_cpu_debug_slave_tck:the_DE2_115_SOPC_cpu_cpu_debug_slave_tck\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" "the_DE2_115_SOPC_cpu_cpu_debug_slave_tck" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048596176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_cpu_debug_slave_sysclk DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"DE2_115_SOPC_cpu_cpu_debug_slave_sysclk\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|DE2_115_SOPC_cpu_cpu_debug_slave_sysclk:the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" "the_DE2_115_SOPC_cpu_cpu_debug_slave_sysclk" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048596217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" "DE2_115_SOPC_cpu_cpu_debug_slave_phy" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048596291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048596309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048596425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_cpu:cpu\|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci\|DE2_115_SOPC_cpu_cpu_debug_slave_wrapper:the_DE2_115_SOPC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048596542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_epcs_flash_controller DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_epcs_flash_controller:epcs_flash_controller " "Elaborating entity \"DE2_115_SOPC_epcs_flash_controller\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_epcs_flash_controller:epcs_flash_controller\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "epcs_flash_controller" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048596587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_epcs_flash_controller_sub DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_epcs_flash_controller:epcs_flash_controller\|DE2_115_SOPC_epcs_flash_controller_sub:the_DE2_115_SOPC_epcs_flash_controller_sub " "Elaborating entity \"DE2_115_SOPC_epcs_flash_controller_sub\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_epcs_flash_controller:epcs_flash_controller\|DE2_115_SOPC_epcs_flash_controller_sub:the_DE2_115_SOPC_epcs_flash_controller_sub\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_epcs_flash_controller.v" "the_DE2_115_SOPC_epcs_flash_controller_sub" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_epcs_flash_controller.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048596609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_epcs_flash_controller.v" "the_boot_copier_rom" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_epcs_flash_controller.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048596662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_epcs_flash_controller.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_epcs_flash_controller.v" 549 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048596689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048596689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE2_115_SOPC_epcs_flash_controller_boot_rom.hex " "Parameter \"init_file\" = \"DE2_115_SOPC_epcs_flash_controller_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048596689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048596689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048596689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048596689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048596689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048596689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048596689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048596689 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_epcs_flash_controller.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_epcs_flash_controller.v" 549 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1463048596689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ad61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ad61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ad61 " "Found entity 1: altsyncram_ad61" {  } { { "db/altsyncram_ad61.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/altsyncram_ad61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048596771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048596771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ad61 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom\|altsyncram_ad61:auto_generated " "Elaborating entity \"altsyncram_ad61\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom\|altsyncram_ad61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048596773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_opencores DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_opencores:i2c_opencores_0 " "Elaborating entity \"i2c_opencores\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_opencores:i2c_opencores_0\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "i2c_opencores_0" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048596949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\"" {  } { { "DE2_115_SOPC/synthesis/submodules/i2c_opencores.v" "i2c_master_top_inst" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/i2c_opencores.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048596966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "DE2_115_SOPC/synthesis/submodules/i2c_master_top.v" "byte_controller" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/i2c_master_top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048597002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "DE2_115_SOPC/synthesis/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048597039 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(361) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(361): all case item expressions in this case statement are onehot" {  } { { "DE2_115_SOPC/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/i2c_master_bit_ctrl.v" 361 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1463048597043 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_i2c_scl DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_i2c_scl:i2c_scl " "Elaborating entity \"DE2_115_SOPC_i2c_scl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_i2c_scl:i2c_scl\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "i2c_scl" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048597074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_i2c_sda DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_i2c_sda:i2c_sda " "Elaborating entity \"DE2_115_SOPC_i2c_sda\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_i2c_sda:i2c_sda\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "i2c_sda" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048597123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_jtag_uart DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart " "Elaborating entity \"DE2_115_SOPC_jtag_uart\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "jtag_uart" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048597147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_jtag_uart_scfifo_w DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w " "Elaborating entity \"DE2_115_SOPC_jtag_uart_scfifo_w\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "the_DE2_115_SOPC_jtag_uart_scfifo_w" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048597173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "wfifo" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048597507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048597541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048597541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048597541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048597541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048597541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048597541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048597541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048597541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048597541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048597541 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1463048597541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048597616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048597616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048597618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048597646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048597646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048597649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048597694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048597694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048597698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048597792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048597792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048597794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048597899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048597899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048597902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463048597996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048597996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048597998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_jtag_uart_scfifo_r DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r " "Elaborating entity \"DE2_115_SOPC_jtag_uart_scfifo_r\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "the_DE2_115_SOPC_jtag_uart_scfifo_r" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048598027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "DE2_115_SOPC_jtag_uart_alt_jtag_atlantic" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048598446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048598478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048598478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048598478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048598478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048598478 ""}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1463048598478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048598520 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048598542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048598571 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048598587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_key DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_key:key " "Elaborating entity \"DE2_115_SOPC_key\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_key:key\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "key" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048598594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_lcd DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_lcd:lcd " "Elaborating entity \"DE2_115_SOPC_lcd\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_lcd:lcd\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "lcd" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048598620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_lcd_touch_int DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_lcd_touch_int:lcd_touch_int " "Elaborating entity \"DE2_115_SOPC_lcd_touch_int\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_lcd_touch_int:lcd_touch_int\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "lcd_touch_int" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048598639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_led DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_led:led " "Elaborating entity \"DE2_115_SOPC_led\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_led:led\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "led" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048598665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sd_dat DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sd_dat:sd_dat " "Elaborating entity \"DE2_115_SOPC_sd_dat\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sd_dat:sd_dat\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sd_dat" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048598700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sd_wp_n DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sd_wp_n:sd_wp_n " "Elaborating entity \"DE2_115_SOPC_sd_wp_n\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sd_wp_n:sd_wp_n\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sd_wp_n" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048598724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sdram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram " "Elaborating entity \"DE2_115_SOPC_sdram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sdram" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048598746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sdram_input_efifo_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|DE2_115_SOPC_sdram_input_efifo_module:the_DE2_115_SOPC_sdram_input_efifo_module " "Elaborating entity \"DE2_115_SOPC_sdram_input_efifo_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|DE2_115_SOPC_sdram_input_efifo_module:the_DE2_115_SOPC_sdram_input_efifo_module\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "the_DE2_115_SOPC_sdram_input_efifo_module" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048598896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_SRAM DE2_115_SOPC:DE2_115_SOPC_inst\|TERASIC_SRAM:sram " "Elaborating entity \"TERASIC_SRAM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|TERASIC_SRAM:sram\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sram" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048598934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TERASIC_SRAM.v(46) " "Verilog HDL assignment warning at TERASIC_SRAM.v(46): truncated value with size 32 to match size of target (16)" {  } { { "DE2_115_SOPC/synthesis/submodules/TERASIC_SRAM.v" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/TERASIC_SRAM.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463048598935 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|TERASIC_SRAM:sram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sw DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sw:sw " "Elaborating entity \"DE2_115_SOPC_sw\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sw:sw\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sw" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048598954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sysid DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sysid:sysid " "Elaborating entity \"DE2_115_SOPC_sysid\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sysid:sysid\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sysid" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048598979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_timer DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_timer:timer " "Elaborating entity \"DE2_115_SOPC_timer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_timer:timer\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "timer" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048598999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_tri_state_bridge_flash_bridge_0 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0 " "Elaborating entity \"DE2_115_SOPC_tri_state_bridge_flash_bridge_0\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "tri_state_bridge_flash_bridge_0" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048599041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0 " "Elaborating entity \"DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "tri_state_bridge_flash_pinsharer_0" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048599066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\|DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer:pin_sharer " "Elaborating entity \"DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\|DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer:pin_sharer\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0.v" "pin_sharer" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048599090 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer.sv(80) " "Verilog HDL assignment warning at DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer.sv(80): truncated value with size 32 to match size of target (1)" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463048599092 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0|DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer:pin_sharer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\|DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter:arbiter " "Elaborating entity \"DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\|DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter:arbiter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0.v" "arbiter" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048599114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arbitrator_core DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\|DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb " "Elaborating entity \"altera_merlin_std_arbitrator_core\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\|DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter.sv" "arb" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048599136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arb_adder DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\|DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder " "Elaborating entity \"altera_merlin_std_arb_adder\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\|DE2_115_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "adder" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048599156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "mm_interconnect_0" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048599193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_master_translator" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048600214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048600255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048600286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048600320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048600362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_avalon_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sram_avalon_slave_translator" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048600423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_slave_translator" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048600459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_avalon_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "audio_avalon_slave_translator" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048600492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "i2c_opencores_0_avalon_slave_0_translator" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048600526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048600558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_controller_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_controller_epcs_control_port_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "epcs_flash_controller_epcs_control_port_translator" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048600591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 1914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048600639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io_s0_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "clock_crossing_io_s0_translator" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 2042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048600687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_touch_int_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_touch_int_s1_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "lcd_touch_int_s1_translator" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 2106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048600721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cfi_flash_uas_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cfi_flash_uas_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cfi_flash_uas_translator" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048600761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_master_agent" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 2251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048600792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048600825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 2413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048600863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sdram_s1_agent" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 2497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048600891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048600935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 2538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048600981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 2663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048601161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_slave_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sram_avalon_slave_agent" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 2747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048601224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048601261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_slave_agent_rsp_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sram_avalon_slave_agent_rsp_fifo" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 2788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048601314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_avalon_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_avalon_slave_agent_rdata_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "audio_avalon_slave_agent_rdata_fifo" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 3079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048601400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "clock_crossing_io_s0_agent_rsp_fifo" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 3952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048601524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cfi_flash_uas_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cfi_flash_uas_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cfi_flash_uas_agent" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048605741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cfi_flash_uas_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cfi_flash_uas_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048605775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cfi_flash_uas_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cfi_flash_uas_agent_rsp_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cfi_flash_uas_agent_rsp_fifo" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048605813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cfi_flash_uas_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cfi_flash_uas_agent_rdata_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cfi_flash_uas_agent_rdata_fifo" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048605993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router:router " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router:router\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "router" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router:router\|DE2_115_SOPC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router:router\|DE2_115_SOPC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_001 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_001\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_001:router_001\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "router_001" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_001_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_001:router_001\|DE2_115_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_001:router_001\|DE2_115_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_001.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_002 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_002\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_002:router_002\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "router_002" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_002_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_002:router_002\|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_002:router_002\|DE2_115_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_002.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_003 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_003\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_003:router_003\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "router_003" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_003_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_003:router_003\|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_003_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_003:router_003\|DE2_115_SOPC_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_004 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_004\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_004:router_004\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "router_004" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_004_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_004:router_004\|DE2_115_SOPC_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_004_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_004:router_004\|DE2_115_SOPC_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_005 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_005\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_005:router_005\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "router_005" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_005_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_005:router_005\|DE2_115_SOPC_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_005_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_005:router_005\|DE2_115_SOPC_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_009 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_009\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_009:router_009\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "router_009" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_009_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_009:router_009\|DE2_115_SOPC_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_009_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_009:router_009\|DE2_115_SOPC_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_015 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_015:router_015 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_015\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_015:router_015\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "router_015" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_router_015_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_015:router_015\|DE2_115_SOPC_mm_interconnect_0_router_015_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_router_015_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_router_015:router_015\|DE2_115_SOPC_mm_interconnect_0_router_015_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_015.sv" "the_default_decode" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_router_015.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 8 to match size of target (3)" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1463048606716 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_slave_burst_adapter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sram_avalon_slave_burst_adapter" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048606983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cfi_flash_uas_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cfi_flash_uas_burst_adapter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cfi_flash_uas_burst_adapter" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048607009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cfi_flash_uas_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cfi_flash_uas_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048607031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_cmd_demux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_cmd_demux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cmd_demux" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048607051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_cmd_demux_001 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048607076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_cmd_demux_002 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_cmd_demux_002\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048607138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_cmd_mux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_cmd_mux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cmd_mux" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048607171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_cmd_mux.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048607235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048607253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_cmd_mux_001 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_cmd_mux_001\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 4971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048607276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_rsp_demux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_rsp_demux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "rsp_demux" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 5205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048607365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_rsp_demux_004 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_rsp_demux_004\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "rsp_demux_004" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 5279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048607405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_rsp_demux_005 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_rsp_demux_005\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "rsp_demux_005" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 5296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048607432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_rsp_mux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_rsp_mux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "rsp_mux" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 5450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048607476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_rsp_mux_001 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 5539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048607500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_001.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048607639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048607660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_rsp_mux_002 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_rsp_mux_002\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 5574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048607680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_rsp_mux_002.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048607733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048607754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_avalon_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_avalon_slave_rsp_width_adapter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sram_avalon_slave_rsp_width_adapter" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 5640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048607778 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048607794 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048607796 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048607796 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cfi_flash_uas_rsp_width_adapter" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 5706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048607889 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048607906 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048607908 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1463048607908 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cfi_flash_uas_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_avalon_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_avalon_slave_cmd_width_adapter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "sram_avalon_slave_cmd_width_adapter" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 5772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048608007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cfi_flash_uas_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cfi_flash_uas_cmd_width_adapter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "cfi_flash_uas_cmd_width_adapter" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 5838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048608073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "crosser" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 5872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048608140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048608172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048608231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 6207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048608369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048608389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "avalon_st_adapter_002" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 6265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048608413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002.v" "error_adapter_0" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048608431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_012 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_012:avalon_st_adapter_012 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_012\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_012:avalon_st_adapter_012\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" "avalon_st_adapter_012" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0.v" 6555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048608523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_012:avalon_st_adapter_012\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_0:mm_interconnect_0\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_012:avalon_st_adapter_012\|DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0:error_adapter_0\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_012.v" "error_adapter_0" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_0_avalon_st_adapter_012.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048608566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "mm_interconnect_1" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048608588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_crossing_io_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_crossing_io_m0_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "clock_crossing_io_m0_translator" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048609132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:lcd_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:lcd_control_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "lcd_control_slave_translator" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048609244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "sysid_control_slave_translator" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 1095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048609290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "timer_s1_translator" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 1159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048609327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "led_s1_translator" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048609360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:clock_crossing_io_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:clock_crossing_io_m0_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "clock_crossing_io_m0_agent" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 1816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048609425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:lcd_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:lcd_control_slave_agent\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "lcd_control_slave_agent" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048609451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:lcd_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:lcd_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048609498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "lcd_control_slave_agent_rsp_fifo" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 1941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048609526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_1_router DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_router:router " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_1_router\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_router:router\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "router" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 3619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048609742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_1_router_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_router:router\|DE2_115_SOPC_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_1_router_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_router:router\|DE2_115_SOPC_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048609785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_1_router_001 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_1_router_001\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_router_001:router_001\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "router_001" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 3635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048609804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_1_router_001_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_router_001:router_001\|DE2_115_SOPC_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_1_router_001_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_router_001:router_001\|DE2_115_SOPC_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048609833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "clock_crossing_io_m0_limiter" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 3861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048609926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_1_cmd_demux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_1_cmd_demux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "cmd_demux" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 3944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048609966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_1_cmd_mux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_1_cmd_mux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "cmd_mux" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 3961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048610009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_1_rsp_demux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_1_rsp_demux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "rsp_demux" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 4165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048610099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_1_rsp_demux_005 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_1_rsp_demux_005\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_rsp_demux_005:rsp_demux_005\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "rsp_demux_005" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 4250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048610132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_mm_interconnect_1_rsp_mux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"DE2_115_SOPC_mm_interconnect_1_rsp_mux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "rsp_mux" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 4435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048610170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_rsp_mux.sv" "arb" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048610268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|DE2_115_SOPC_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048610290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" "crosser" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_mm_interconnect_1.v" 4469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048610313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048610338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_irq_mapper DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_irq_mapper:irq_mapper " "Elaborating entity \"DE2_115_SOPC_irq_mapper\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_irq_mapper:irq_mapper\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "irq_mapper" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048610643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "irq_synchronizer" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048610662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048610711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048610726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048610726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1463048610726 ""}  } { { "DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1463048610726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048610730 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048610748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "rst_controller" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048610772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048610795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048610813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller_001\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "rst_controller_001" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048610831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller_002\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "rst_controller_002" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048610859 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" "the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu.v" 3370 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1463048618925 "|Painter|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_cpu:cpu|DE2_115_SOPC_cpu_cpu_nios2_oci:the_DE2_115_SOPC_cpu_cpu_nios2_oci|DE2_115_SOPC_cpu_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_cpu_nios2_oci_itrace"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "key_external_connection_export DE2_115_SOPC_inst " "Port \"key_external_connection_export\" does not exist in macrofunction \"DE2_115_SOPC_inst\"" {  } { { "painter.v" "DE2_115_SOPC_inst" { Text "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/painter.v" 608 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1463048619232 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1463048619442 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/Painter.map.smsg " "Generated suppressed messages file D:/Documents/Quartus_VHDL/DE2_115_MTL2_PAINTER/Painter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048621478 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 111 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1233 " "Peak virtual memory: 1233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463048625271 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 12 12:23:45 2016 " "Processing ended: Thu May 12 12:23:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463048625271 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463048625271 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:32 " "Total CPU time (on all processors): 00:01:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463048625271 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048625271 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 111 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 111 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1463048626361 ""}
