<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3492" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3492{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3492{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3492{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3492{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_3492{left:69px;bottom:1071px;letter-spacing:-0.13px;}
#t6_3492{left:69px;bottom:844px;}
#t7_3492{left:95px;bottom:848px;letter-spacing:-0.15px;word-spacing:-0.36px;}
#t8_3492{left:95px;bottom:831px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_3492{left:69px;bottom:804px;}
#ta_3492{left:95px;bottom:808px;letter-spacing:-0.16px;word-spacing:-0.88px;}
#tb_3492{left:95px;bottom:791px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tc_3492{left:69px;bottom:765px;}
#td_3492{left:95px;bottom:768px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#te_3492{left:95px;bottom:751px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tf_3492{left:69px;bottom:725px;}
#tg_3492{left:95px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#th_3492{left:95px;bottom:712px;letter-spacing:-0.12px;}
#ti_3492{left:69px;bottom:685px;}
#tj_3492{left:95px;bottom:689px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_3492{left:95px;bottom:672px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tl_3492{left:69px;bottom:646px;}
#tm_3492{left:95px;bottom:649px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_3492{left:69px;bottom:623px;}
#to_3492{left:95px;bottom:626px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tp_3492{left:95px;bottom:609px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tq_3492{left:69px;bottom:585px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_3492{left:69px;bottom:568px;letter-spacing:-0.15px;word-spacing:-1.19px;}
#ts_3492{left:69px;bottom:551px;letter-spacing:-0.14px;word-spacing:-1.22px;}
#tt_3492{left:69px;bottom:534px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#tu_3492{left:69px;bottom:518px;letter-spacing:-0.15px;word-spacing:-0.65px;}
#tv_3492{left:69px;bottom:501px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tw_3492{left:69px;bottom:476px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#tx_3492{left:69px;bottom:460px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ty_3492{left:69px;bottom:418px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#tz_3492{left:165px;bottom:418px;letter-spacing:-0.14px;}
#t10_3492{left:69px;bottom:393px;letter-spacing:-0.12px;}
#t11_3492{left:90px;bottom:375px;letter-spacing:-0.12px;}
#t12_3492{left:90px;bottom:356px;letter-spacing:-0.11px;}
#t13_3492{left:90px;bottom:338px;letter-spacing:-0.12px;}
#t14_3492{left:90px;bottom:320px;letter-spacing:0.01px;}
#t15_3492{left:90px;bottom:301px;letter-spacing:-0.12px;}
#t16_3492{left:90px;bottom:283px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t17_3492{left:90px;bottom:265px;letter-spacing:-0.11px;}
#t18_3492{left:90px;bottom:246px;letter-spacing:-0.14px;}
#t19_3492{left:90px;bottom:228px;letter-spacing:-0.13px;}
#t1a_3492{left:90px;bottom:191px;letter-spacing:-0.12px;}
#t1b_3492{left:90px;bottom:173px;letter-spacing:-0.11px;}
#t1c_3492{left:90px;bottom:155px;letter-spacing:-0.11px;}
#t1d_3492{left:90px;bottom:136px;letter-spacing:-0.12px;}
#t1e_3492{left:90px;bottom:118px;letter-spacing:-0.11px;}
#t1f_3492{left:192px;bottom:901px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1g_3492{left:284px;bottom:901px;letter-spacing:0.14px;word-spacing:-0.02px;}
#t1h_3492{left:206px;bottom:1007px;letter-spacing:-0.16px;}
#t1i_3492{left:701px;bottom:1006px;}
#t1j_3492{left:231px;bottom:942px;letter-spacing:-0.06px;word-spacing:0.1px;}
#t1k_3492{left:490px;bottom:1007px;letter-spacing:-0.16px;}
#t1l_3492{left:416px;bottom:1007px;}
#t1m_3492{left:531px;bottom:940px;letter-spacing:-0.06px;word-spacing:0.1px;}

.s1_3492{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3492{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3492{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3492{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3492{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3492{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3492{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3492{font-size:11px;font-family:Arial_b5v;color:#000;}
.s9_3492{font-size:13px;font-family:Arial_b5v;color:#000;}
.t.v0_3492{transform:scaleX(0.943);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3492" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3492Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3492" style="-webkit-user-select: none;"><object width="935" height="1210" data="3492/3492.svg" type="image/svg+xml" id="pdf3492" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3492" class="t s1_3492">15-2 </span><span id="t2_3492" class="t s1_3492">Vol. 3B </span>
<span id="t3_3492" class="t s2_3492">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_3492" class="t s3_3492">IA32_APERF MSR. See Figure 15-1 for an overview of the two 64-bit MSRs and the bullets below for a detailed </span>
<span id="t5_3492" class="t s3_3492">description. </span>
<span id="t6_3492" class="t s4_3492">• </span><span id="t7_3492" class="t s3_3492">Use CPUID to check the P-State hardware coordination feedback capability bit. CPUID.06H.ECX[Bit 0] = 1 </span>
<span id="t8_3492" class="t s3_3492">indicates IA32_MPERF MSR and IA32_APERF MSR are present. </span>
<span id="t9_3492" class="t s4_3492">• </span><span id="ta_3492" class="t s3_3492">IA32_MPERF MSR (E7H) increments in proportion to a fixed frequency, which is configured when the processor </span>
<span id="tb_3492" class="t s3_3492">is booted. </span>
<span id="tc_3492" class="t s4_3492">• </span><span id="td_3492" class="t s3_3492">IA32_APERF MSR (E8H) increments in proportion to actual performance, while accounting for hardware coordi- </span>
<span id="te_3492" class="t s3_3492">nation of P-state and TM1/TM2; or software initiated throttling. </span>
<span id="tf_3492" class="t s4_3492">• </span><span id="tg_3492" class="t s3_3492">The MSRs are per logical processor; they measure performance only when the targeted processor is in the C0 </span>
<span id="th_3492" class="t s3_3492">state. </span>
<span id="ti_3492" class="t s4_3492">• </span><span id="tj_3492" class="t s3_3492">Only the IA32_APERF/IA32_MPERF ratio is architecturally defined; software should not attach meaning to the </span>
<span id="tk_3492" class="t s3_3492">content of the individual of IA32_APERF or IA32_MPERF MSRs. </span>
<span id="tl_3492" class="t s4_3492">• </span><span id="tm_3492" class="t s3_3492">When either MSR overflows, both MSRs are reset to zero and continue to increment. </span>
<span id="tn_3492" class="t s4_3492">• </span><span id="to_3492" class="t s3_3492">Both MSRs are full 64-bits counters. Each MSR can be written to independently. However, software should </span>
<span id="tp_3492" class="t s3_3492">follow the guidelines illustrated in Example 15-1. </span>
<span id="tq_3492" class="t s3_3492">If P-states are exposed by the BIOS as hardware coordinated, software is expected to confirm processor support </span>
<span id="tr_3492" class="t s3_3492">for P-state hardware coordination feedback and use the feedback mechanism to make P-state decisions. The OSPM </span>
<span id="ts_3492" class="t s3_3492">is expected to either save away the current MSR values (for determination of the delta of the counter ratio at a later </span>
<span id="tt_3492" class="t s3_3492">time) or reset both MSRs (execute WRMSR with 0 to these MSRs individually) at the start of the time window used </span>
<span id="tu_3492" class="t s3_3492">for making the P-state decision. When not resetting the values, overflow of the MSRs can be detected by checking </span>
<span id="tv_3492" class="t s3_3492">whether the new values read are less than the previously saved values. </span>
<span id="tw_3492" class="t s3_3492">Example 15-1 demonstrates steps for using the hardware feedback mechanism provided by IA32_APERF MSR and </span>
<span id="tx_3492" class="t s3_3492">IA32_MPERF MSR to determine a target P-state. </span>
<span id="ty_3492" class="t s5_3492">Example 15-1. </span><span id="tz_3492" class="t s5_3492">Determine Target P-state From Hardware Coordinated Feedback </span>
<span id="t10_3492" class="t s6_3492">DWORD PercentBusy; // Percentage of processor time not idle. </span>
<span id="t11_3492" class="t s6_3492">// Measure “PercentBusy“ during previous sampling window. </span>
<span id="t12_3492" class="t s6_3492">// Typically, “PercentBusy“ is measure over a time scale suitable for </span>
<span id="t13_3492" class="t s6_3492">// power management decisions </span>
<span id="t14_3492" class="t s6_3492">// </span>
<span id="t15_3492" class="t s6_3492">// RDMSR of MCNT and ACNT should be performed without delay. </span>
<span id="t16_3492" class="t s6_3492">// Software needs to exercise care to avoid delays between </span>
<span id="t17_3492" class="t s6_3492">// the two RDMSRs (for example, interrupts). </span>
<span id="t18_3492" class="t s6_3492">MCNT = RDMSR(IA32_MPERF); </span>
<span id="t19_3492" class="t s6_3492">ACNT = RDMSR(IA32_APERF); </span>
<span id="t1a_3492" class="t s6_3492">// PercentPerformance indicates the percentage of the processor </span>
<span id="t1b_3492" class="t s6_3492">// that is in use. The calculation is based on the PercentBusy, </span>
<span id="t1c_3492" class="t s6_3492">// that is the percentage of processor time not idle and the P-state </span>
<span id="t1d_3492" class="t s6_3492">// hardware coordinated feedback using the ACNT/MCNT ratio. </span>
<span id="t1e_3492" class="t s6_3492">// Note that both values need to be calculated over the same </span>
<span id="t1f_3492" class="t s7_3492">Figure 15-1. </span><span id="t1g_3492" class="t s7_3492">IA32_MPERF MSR and IA32_APERF MSR for P-state Coordination </span>
<span id="t1h_3492" class="t s8_3492">63 </span><span id="t1i_3492" class="t s8_3492">0 </span>
<span id="t1j_3492" class="t v0_3492 s9_3492">IA32_MPERF (Addr: E7H) </span>
<span id="t1k_3492" class="t s8_3492">63 </span><span id="t1l_3492" class="t s8_3492">0 </span>
<span id="t1m_3492" class="t v0_3492 s9_3492">IA32_APERF (Addr: E8H) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
