

================================================================
== Vitis HLS Report for 'reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc'
================================================================
* Date:           Wed Jul 16 18:22:35 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  4.956 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       37|       37|  0.183 us|  0.183 us|   34|   34|  loop auto-rewind stp (delay=2 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FROM_BLOCK_TO_CYCLIC  |       35|       35|         5|          1|          1|    32|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i93 = alloca i32 1"   --->   Operation 8 'alloca' 'i93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specperformance_ln279 = specperformance void @_ssdm_op_SpecPerformance, i32 0, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_71" [FFT.cpp:279]   --->   Operation 9 'specperformance' 'specperformance_ln279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i93"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln279 = br void %VITIS_LOOP_284_3.split.i" [FFT.cpp:279]   --->   Operation 11 'br' 'br_ln279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i93_load = load i5 %i93" [FFT.cpp:285]   --->   Operation 12 'load' 'i93_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln279 = zext i5 %i93_load" [FFT.cpp:279]   --->   Operation 13 'zext' 'zext_ln279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln285 = trunc i5 %i93_load" [FFT.cpp:285]   --->   Operation 14 'trunc' 'trunc_ln285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.78ns)   --->   "%i = add i5 %i93_load, i5 1" [FFT.cpp:285]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_addr = getelementptr i32 %reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0, i64 0, i64 %zext_ln279" [FFT.cpp:292]   --->   Operation 16 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_addr = getelementptr i32 %reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_0, i64 0, i64 %zext_ln279" [FFT.cpp:292]   --->   Operation 17 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [3/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_addr" [FFT.cpp:292]   --->   Operation 18 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 19 [3/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_addr" [FFT.cpp:292]   --->   Operation 19 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %i, i32 2, i32 4" [FFT.cpp:306]   --->   Operation 20 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cyclic_offset_2 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %i93_load, i32 2, i32 4" [FFT.cpp:304]   --->   Operation 21 'partselect' 'cyclic_offset_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.78ns)   --->   "%icmp_ln279 = icmp_eq  i5 %i93_load, i5 31" [FFT.cpp:279]   --->   Operation 22 'icmp' 'icmp_ln279' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln285 = store i5 %i, i5 %i93" [FFT.cpp:285]   --->   Operation 23 'store' 'store_ln285' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln279 = br i1 %icmp_ln279, void %VITIS_LOOP_284_3.split.i, void %reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc.exit" [FFT.cpp:279]   --->   Operation 24 'br' 'br_ln279' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.46>
ST_2 : Operation 25 [1/1] (1.78ns)   --->   "%add_ln285_1 = add i5 %i93_load, i5 2" [FFT.cpp:285]   --->   Operation 25 'add' 'add_ln285_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.78ns)   --->   "%add_ln285_2 = add i5 %i93_load, i5 3" [FFT.cpp:285]   --->   Operation 26 'add' 'add_ln285_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [2/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_addr" [FFT.cpp:292]   --->   Operation 27 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 28 [2/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_addr" [FFT.cpp:292]   --->   Operation 28 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln292 = zext i5 %i" [FFT.cpp:292]   --->   Operation 29 'zext' 'zext_ln292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_addr = getelementptr i32 %reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_1, i64 0, i64 %zext_ln292" [FFT.cpp:292]   --->   Operation 30 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_addr = getelementptr i32 %reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_1, i64 0, i64 %zext_ln292" [FFT.cpp:292]   --->   Operation 31 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [3/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_addr" [FFT.cpp:292]   --->   Operation 32 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 33 [3/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_addr" [FFT.cpp:292]   --->   Operation 33 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln292_1 = zext i5 %add_ln285_1" [FFT.cpp:292]   --->   Operation 34 'zext' 'zext_ln292_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_addr = getelementptr i32 %reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2, i64 0, i64 %zext_ln292_1" [FFT.cpp:292]   --->   Operation 35 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_addr = getelementptr i32 %reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_2, i64 0, i64 %zext_ln292_1" [FFT.cpp:292]   --->   Operation 36 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [3/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_addr" [FFT.cpp:292]   --->   Operation 37 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 38 [3/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_addr" [FFT.cpp:292]   --->   Operation 38 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln292_2 = zext i5 %add_ln285_2" [FFT.cpp:292]   --->   Operation 39 'zext' 'zext_ln292_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_addr = getelementptr i32 %reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_3, i64 0, i64 %zext_ln292_2" [FFT.cpp:292]   --->   Operation 40 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_addr = getelementptr i32 %reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_1_3, i64 0, i64 %zext_ln292_2" [FFT.cpp:292]   --->   Operation 41 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [3/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_addr" [FFT.cpp:292]   --->   Operation 42 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 43 [3/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_addr" [FFT.cpp:292]   --->   Operation 43 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln285_1, i32 2, i32 4" [FFT.cpp:306]   --->   Operation 44 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln285_2, i32 2, i32 4" [FFT.cpp:307]   --->   Operation 45 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.68>
ST_3 : Operation 46 [1/3] ( I:1.68ns O:1.68ns )   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_addr" [FFT.cpp:292]   --->   Operation 46 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 47 [1/3] ( I:1.68ns O:1.68ns )   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_addr" [FFT.cpp:292]   --->   Operation 47 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 48 [2/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_addr" [FFT.cpp:292]   --->   Operation 48 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 49 [2/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_addr" [FFT.cpp:292]   --->   Operation 49 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 50 [2/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_addr" [FFT.cpp:292]   --->   Operation 50 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 51 [2/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_addr" [FFT.cpp:292]   --->   Operation 51 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 52 [2/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_addr" [FFT.cpp:292]   --->   Operation 52 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 53 [2/3] (1.68ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_addr" [FFT.cpp:292]   --->   Operation 53 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 2.54>
ST_4 : Operation 54 [1/3] ( I:1.68ns O:1.68ns )   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_addr" [FFT.cpp:292]   --->   Operation 54 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 55 [1/3] ( I:1.68ns O:1.68ns )   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_addr" [FFT.cpp:292]   --->   Operation 55 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 56 [1/3] ( I:1.68ns O:1.68ns )   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_addr" [FFT.cpp:292]   --->   Operation 56 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 57 [1/3] ( I:1.68ns O:1.68ns )   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_addr" [FFT.cpp:292]   --->   Operation 57 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 58 [1/3] ( I:1.68ns O:1.68ns )   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_addr" [FFT.cpp:292]   --->   Operation 58 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 59 [1/3] ( I:1.68ns O:1.68ns )   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_load = load i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_addr" [FFT.cpp:292]   --->   Operation 59 'load' 'reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln306_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %tmp" [FFT.cpp:306]   --->   Operation 60 'bitconcatenate' 'zext_ln306_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i4 %zext_ln306_cast" [FFT.cpp:306]   --->   Operation 61 'zext' 'zext_ln306' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln306_1 = zext i3 %tmp_1" [FFT.cpp:306]   --->   Operation 62 'zext' 'zext_ln306_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%cyclic_offset = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %zext_ln306_1" [FFT.cpp:306]   --->   Operation 63 'bitconcatenate' 'cyclic_offset' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%cyclic_offset_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %tmp_2" [FFT.cpp:307]   --->   Operation 64 'bitconcatenate' 'cyclic_offset_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln304 = sext i4 %cyclic_offset_1" [FFT.cpp:304]   --->   Operation 65 'sext' 'sext_ln304' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln304 = zext i3 %cyclic_offset_2" [FFT.cpp:304]   --->   Operation 66 'zext' 'zext_ln304' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.56ns)   --->   "%icmp_ln298 = icmp_eq  i2 %trunc_ln285, i2 0" [FFT.cpp:298]   --->   Operation 67 'icmp' 'icmp_ln298' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.69ns)   --->   "%select_ln298 = select i1 %icmp_ln298, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_load, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_load" [FFT.cpp:298]   --->   Operation 68 'select' 'select_ln298' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (1.56ns)   --->   "%icmp_ln298_1 = icmp_eq  i2 %trunc_ln285, i2 1" [FFT.cpp:298]   --->   Operation 69 'icmp' 'icmp_ln298_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.56ns)   --->   "%icmp_ln298_2 = icmp_eq  i2 %trunc_ln285, i2 2" [FFT.cpp:298]   --->   Operation 70 'icmp' 'icmp_ln298_2' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.69ns)   --->   "%select_ln298_2 = select i1 %icmp_ln298, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_load, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_load" [FFT.cpp:298]   --->   Operation 71 'select' 'select_ln298_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.69ns)   --->   "%select_ln298_4 = select i1 %icmp_ln298, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_load, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_load" [FFT.cpp:298]   --->   Operation 72 'select' 'select_ln298_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.69ns)   --->   "%select_ln298_6 = select i1 %icmp_ln298, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_load, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_load" [FFT.cpp:298]   --->   Operation 73 'select' 'select_ln298_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.69ns)   --->   "%select_ln298_8 = select i1 %icmp_ln298, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_load, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_load" [FFT.cpp:298]   --->   Operation 74 'select' 'select_ln298_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.69ns)   --->   "%select_ln298_10 = select i1 %icmp_ln298, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_load, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_load" [FFT.cpp:298]   --->   Operation 75 'select' 'select_ln298_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.69ns)   --->   "%select_ln298_12 = select i1 %icmp_ln298, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_load, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_load" [FFT.cpp:298]   --->   Operation 76 'select' 'select_ln298_12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.69ns)   --->   "%select_ln298_14 = select i1 %icmp_ln298, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_load, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_load" [FFT.cpp:298]   --->   Operation 77 'select' 'select_ln298_14' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.70ns)   --->   "%cyclic_offset_3 = sparsemux i5 @_ssdm_op_SparseMux.ap_auto.3i5.i5.i2, i2 0, i5 %zext_ln304, i2 1, i5 %sext_ln304, i2 2, i5 %cyclic_offset, i5 %zext_ln306, i2 %trunc_ln285" [FFT.cpp:344]   --->   Operation 78 'sparsemux' 'cyclic_offset_3' <Predicate = true> <Delay = 1.70> <CoreInst = "BinarySparseMux_HasDef">   --->   Core 138 'BinarySparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (1.70ns)   --->   "%cyclic_offset_4 = sparsemux i5 @_ssdm_op_SparseMux.ap_auto.3i5.i5.i2, i2 0, i5 %zext_ln306, i2 1, i5 %zext_ln304, i2 2, i5 %sext_ln304, i5 %cyclic_offset, i2 %trunc_ln285" [FFT.cpp:344]   --->   Operation 79 'sparsemux' 'cyclic_offset_4' <Predicate = true> <Delay = 1.70> <CoreInst = "BinarySparseMux_HasDef">   --->   Core 138 'BinarySparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.70ns)   --->   "%cyclic_offset_5 = sparsemux i5 @_ssdm_op_SparseMux.ap_auto.3i5.i5.i2, i2 0, i5 %cyclic_offset, i2 1, i5 %zext_ln306, i2 2, i5 %zext_ln304, i5 %sext_ln304, i2 %trunc_ln285" [FFT.cpp:344]   --->   Operation 80 'sparsemux' 'cyclic_offset_5' <Predicate = true> <Delay = 1.70> <CoreInst = "BinarySparseMux_HasDef">   --->   Core 138 'BinarySparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.70ns)   --->   "%cyclic_offset_6 = sparsemux i5 @_ssdm_op_SparseMux.ap_auto.3i5.i5.i2, i2 0, i5 %sext_ln304, i2 1, i5 %cyclic_offset, i2 2, i5 %zext_ln306, i5 %zext_ln304, i2 %trunc_ln285" [FFT.cpp:344]   --->   Operation 81 'sparsemux' 'cyclic_offset_6' <Predicate = true> <Delay = 1.70> <CoreInst = "BinarySparseMux_HasDef">   --->   Core 138 'BinarySparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln279_1)   --->   "%or_ln279 = or i1 %icmp_ln298_1, i1 %icmp_ln298_2" [FFT.cpp:279]   --->   Operation 82 'or' 'or_ln279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln279_1 = or i1 %or_ln279, i1 %icmp_ln298" [FFT.cpp:279]   --->   Operation 83 'or' 'or_ln279_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln279 = br i1 %or_ln279_1, void %if.then168.i, void %for.inc210.i" [FFT.cpp:279]   --->   Operation 84 'br' 'br_ln279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc210.i"   --->   Operation 85 'br' 'br_ln0' <Predicate = (!or_ln279_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.07>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln280 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_71" [FFT.cpp:280]   --->   Operation 86 'specpipeline' 'specpipeline_ln280' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln279 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [FFT.cpp:279]   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln279' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln279 = specloopname void @_ssdm_op_SpecLoopName, void @empty_63" [FFT.cpp:279]   --->   Operation 88 'specloopname' 'specloopname_ln279' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.69ns)   --->   "%select_ln298_1 = select i1 %icmp_ln298_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_load, i32 %select_ln298" [FFT.cpp:298]   --->   Operation 89 'select' 'select_ln298_1' <Predicate = (!icmp_ln298_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.69ns)   --->   "%p_0_079_i = select i1 %icmp_ln298_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_load, i32 %select_ln298_1" [FFT.cpp:298]   --->   Operation 90 'select' 'p_0_079_i' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.69ns)   --->   "%select_ln298_3 = select i1 %icmp_ln298_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_load, i32 %select_ln298_2" [FFT.cpp:298]   --->   Operation 91 'select' 'select_ln298_3' <Predicate = (!icmp_ln298_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.69ns)   --->   "%p_0_180_i = select i1 %icmp_ln298_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_load, i32 %select_ln298_3" [FFT.cpp:298]   --->   Operation 92 'select' 'p_0_180_i' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.69ns)   --->   "%select_ln298_5 = select i1 %icmp_ln298_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_load, i32 %select_ln298_4" [FFT.cpp:298]   --->   Operation 93 'select' 'select_ln298_5' <Predicate = (!icmp_ln298_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.69ns)   --->   "%p_0_079_1_i = select i1 %icmp_ln298_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_load, i32 %select_ln298_5" [FFT.cpp:298]   --->   Operation 94 'select' 'p_0_079_1_i' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.69ns)   --->   "%select_ln298_7 = select i1 %icmp_ln298_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_load, i32 %select_ln298_6" [FFT.cpp:298]   --->   Operation 95 'select' 'select_ln298_7' <Predicate = (!icmp_ln298_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.69ns)   --->   "%p_0_180_1_i = select i1 %icmp_ln298_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_load, i32 %select_ln298_7" [FFT.cpp:298]   --->   Operation 96 'select' 'p_0_180_1_i' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.69ns)   --->   "%select_ln298_9 = select i1 %icmp_ln298_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_load, i32 %select_ln298_8" [FFT.cpp:298]   --->   Operation 97 'select' 'select_ln298_9' <Predicate = (!icmp_ln298_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.69ns)   --->   "%p_0_079_2_i = select i1 %icmp_ln298_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_load, i32 %select_ln298_9" [FFT.cpp:298]   --->   Operation 98 'select' 'p_0_079_2_i' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.69ns)   --->   "%select_ln298_11 = select i1 %icmp_ln298_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_load, i32 %select_ln298_10" [FFT.cpp:298]   --->   Operation 99 'select' 'select_ln298_11' <Predicate = (!icmp_ln298_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.69ns)   --->   "%p_0_180_2_i = select i1 %icmp_ln298_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_load, i32 %select_ln298_11" [FFT.cpp:298]   --->   Operation 100 'select' 'p_0_180_2_i' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.69ns)   --->   "%select_ln298_13 = select i1 %icmp_ln298_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_load, i32 %select_ln298_12" [FFT.cpp:298]   --->   Operation 101 'select' 'select_ln298_13' <Predicate = (!icmp_ln298_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.69ns)   --->   "%p_0_079_3_i = select i1 %icmp_ln298_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_load, i32 %select_ln298_13" [FFT.cpp:298]   --->   Operation 102 'select' 'p_0_079_3_i' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.69ns)   --->   "%select_ln298_15 = select i1 %icmp_ln298_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_load, i32 %select_ln298_14" [FFT.cpp:298]   --->   Operation 103 'select' 'select_ln298_15' <Predicate = (!icmp_ln298_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.69ns)   --->   "%p_0_180_3_i = select i1 %icmp_ln298_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_load, i32 %select_ln298_15" [FFT.cpp:298]   --->   Operation 104 'select' 'p_0_180_3_i' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i5 %cyclic_offset_3" [FFT.cpp:344]   --->   Operation 105 'zext' 'zext_ln344' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr = getelementptr i32 %reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0, i64 0, i64 %zext_ln344" [FFT.cpp:344]   --->   Operation 106 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr = getelementptr i32 %reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_0, i64 0, i64 %zext_ln344" [FFT.cpp:344]   --->   Operation 107 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln344_1 = zext i5 %cyclic_offset_4" [FFT.cpp:344]   --->   Operation 108 'zext' 'zext_ln344_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr = getelementptr i32 %reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_1, i64 0, i64 %zext_ln344_1" [FFT.cpp:344]   --->   Operation 109 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr = getelementptr i32 %reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_1, i64 0, i64 %zext_ln344_1" [FFT.cpp:344]   --->   Operation 110 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln344_2 = zext i5 %cyclic_offset_5" [FFT.cpp:344]   --->   Operation 111 'zext' 'zext_ln344_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr = getelementptr i32 %reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_2, i64 0, i64 %zext_ln344_2" [FFT.cpp:344]   --->   Operation 112 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr = getelementptr i32 %reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_2, i64 0, i64 %zext_ln344_2" [FFT.cpp:344]   --->   Operation 113 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln344_3 = zext i5 %cyclic_offset_6" [FFT.cpp:344]   --->   Operation 114 'zext' 'zext_ln344_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr = getelementptr i32 %reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_3, i64 0, i64 %zext_ln344_3" [FFT.cpp:344]   --->   Operation 115 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr = getelementptr i32 %reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_1_3, i64 0, i64 %zext_ln344_3" [FFT.cpp:344]   --->   Operation 116 'getelementptr' 'reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln344 = store i32 %p_0_079_i, i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_addr" [FFT.cpp:344]   --->   Operation 117 'store' 'store_ln344' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 118 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln344 = store i32 %p_0_079_1_i, i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_addr" [FFT.cpp:344]   --->   Operation 118 'store' 'store_ln344' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 119 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln344 = store i32 %p_0_079_2_i, i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_addr" [FFT.cpp:344]   --->   Operation 119 'store' 'store_ln344' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 120 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln344 = store i32 %p_0_079_3_i, i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_addr" [FFT.cpp:344]   --->   Operation 120 'store' 'store_ln344' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 121 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln344 = store i32 %p_0_180_i, i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_addr" [FFT.cpp:344]   --->   Operation 121 'store' 'store_ln344' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 122 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln344 = store i32 %p_0_180_1_i, i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_addr" [FFT.cpp:344]   --->   Operation 122 'store' 'store_ln344' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 123 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln344 = store i32 %p_0_180_2_i, i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_addr" [FFT.cpp:344]   --->   Operation 123 'store' 'store_ln344' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 124 [1/1] ( I:1.68ns O:1.68ns )   --->   "%store_ln344 = store i32 %p_0_180_3_i, i5 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_addr" [FFT.cpp:344]   --->   Operation 124 'store' 'store_ln344' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 125 [1/1] (1.58ns)   --->   "%ret_ln279 = ret" [FFT.cpp:279]   --->   Operation 125 'ret' 'ret_ln279' <Predicate = (icmp_ln279)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 4.956ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i93' [19]  (1.588 ns)
	'load' operation 5 bit ('i93_load', FFT.cpp:285) on local variable 'i93' [22]  (0.000 ns)
	'add' operation 5 bit ('i', FFT.cpp:285) [28]  (1.780 ns)
	'store' operation 0 bit ('store_ln285', FFT.cpp:285) of variable 'i', FFT.cpp:285 on local variable 'i93' [119]  (1.588 ns)

 <State 2>: 3.462ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln285_1', FFT.cpp:285) [29]  (1.780 ns)
	'getelementptr' operation 5 bit ('reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_addr', FFT.cpp:292) [41]  (0.000 ns)
	'load' operation 32 bit ('reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_load', FFT.cpp:292) on array 'reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_2' [43]  (1.682 ns)

 <State 3>: 1.682ns
The critical path consists of the following:
	'load' operation 32 bit ('reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_load', FFT.cpp:292) on array 'reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_rev_stream_0_0' [33]  (1.682 ns)

 <State 4>: 2.543ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln298', FFT.cpp:298) [61]  (1.565 ns)
	'or' operation 1 bit ('or_ln279_1', FFT.cpp:279) [93]  (0.978 ns)

 <State 5>: 3.078ns
The critical path consists of the following:
	'select' operation 32 bit ('select_ln298_1', FFT.cpp:298) [64]  (0.698 ns)
	'select' operation 32 bit ('p_0_079_i', FFT.cpp:298) [66]  (0.698 ns)
	'store' operation 0 bit ('store_ln344', FFT.cpp:344) of variable 'p_0_079_i', FFT.cpp:298 on array 'reverse_input_stream_UF2_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_in_cyclic_0_0' [110]  (1.682 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
