
Projektni_ rad_KTM_URS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a60  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007ac  08009c30  08009c30  0000ac30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a3dc  0800a3dc  0000c1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a3dc  0800a3dc  0000b3dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a3e4  0800a3e4  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a3e4  0800a3e4  0000b3e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a3e8  0800a3e8  0000b3e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a3ec  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000258  200001d4  0800a5c0  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000042c  0800a5c0  0000c42c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011d90  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027ad  00000000  00000000  0001df94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001058  00000000  00000000  00020748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cd9  00000000  00000000  000217a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023998  00000000  00000000  00022479  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001528f  00000000  00000000  00045e11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d5d4a  00000000  00000000  0005b0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00130dea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d8c  00000000  00000000  00130e30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000081  00000000  00000000  00136bbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009c18 	.word	0x08009c18

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08009c18 	.word	0x08009c18

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96a 	b.w	8000f74 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	460c      	mov	r4, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d14e      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	458c      	cmp	ip, r1
 8000cc8:	4686      	mov	lr, r0
 8000cca:	fab2 f282 	clz	r2, r2
 8000cce:	d962      	bls.n	8000d96 <__udivmoddi4+0xde>
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0320 	rsb	r3, r2, #32
 8000cd6:	4091      	lsls	r1, r2
 8000cd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce0:	4319      	orrs	r1, r3
 8000ce2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cea:	fa1f f68c 	uxth.w	r6, ip
 8000cee:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb04 f106 	mul.w	r1, r4, r6
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d0e:	f080 8112 	bcs.w	8000f36 <__udivmoddi4+0x27e>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 810f 	bls.w	8000f36 <__udivmoddi4+0x27e>
 8000d18:	3c02      	subs	r4, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d26:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f606 	mul.w	r6, r0, r6
 8000d32:	429e      	cmp	r6, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x94>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d3e:	f080 80fc 	bcs.w	8000f3a <__udivmoddi4+0x282>
 8000d42:	429e      	cmp	r6, r3
 8000d44:	f240 80f9 	bls.w	8000f3a <__udivmoddi4+0x282>
 8000d48:	4463      	add	r3, ip
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d52:	2100      	movs	r1, #0
 8000d54:	b11d      	cbz	r5, 8000d5e <__udivmoddi4+0xa6>
 8000d56:	40d3      	lsrs	r3, r2
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d905      	bls.n	8000d72 <__udivmoddi4+0xba>
 8000d66:	b10d      	cbz	r5, 8000d6c <__udivmoddi4+0xb4>
 8000d68:	e9c5 0100 	strd	r0, r1, [r5]
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e7f5      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d72:	fab3 f183 	clz	r1, r3
 8000d76:	2900      	cmp	r1, #0
 8000d78:	d146      	bne.n	8000e08 <__udivmoddi4+0x150>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	d302      	bcc.n	8000d84 <__udivmoddi4+0xcc>
 8000d7e:	4290      	cmp	r0, r2
 8000d80:	f0c0 80f0 	bcc.w	8000f64 <__udivmoddi4+0x2ac>
 8000d84:	1a86      	subs	r6, r0, r2
 8000d86:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e6      	beq.n	8000d5e <__udivmoddi4+0xa6>
 8000d90:	e9c5 6300 	strd	r6, r3, [r5]
 8000d94:	e7e3      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f040 8090 	bne.w	8000ebc <__udivmoddi4+0x204>
 8000d9c:	eba1 040c 	sub.w	r4, r1, ip
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa1f f78c 	uxth.w	r7, ip
 8000da8:	2101      	movs	r1, #1
 8000daa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb08 4416 	mls	r4, r8, r6, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb07 f006 	mul.w	r0, r7, r6
 8000dbe:	4298      	cmp	r0, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x11c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x11a>
 8000dcc:	4298      	cmp	r0, r3
 8000dce:	f200 80cd 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000dd2:	4626      	mov	r6, r4
 8000dd4:	1a1c      	subs	r4, r3, r0
 8000dd6:	fa1f f38e 	uxth.w	r3, lr
 8000dda:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dde:	fb08 4410 	mls	r4, r8, r0, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb00 f707 	mul.w	r7, r0, r7
 8000dea:	429f      	cmp	r7, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x148>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x146>
 8000df8:	429f      	cmp	r7, r3
 8000dfa:	f200 80b0 	bhi.w	8000f5e <__udivmoddi4+0x2a6>
 8000dfe:	4620      	mov	r0, r4
 8000e00:	1bdb      	subs	r3, r3, r7
 8000e02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e06:	e7a5      	b.n	8000d54 <__udivmoddi4+0x9c>
 8000e08:	f1c1 0620 	rsb	r6, r1, #32
 8000e0c:	408b      	lsls	r3, r1
 8000e0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e12:	431f      	orrs	r7, r3
 8000e14:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e18:	fa04 f301 	lsl.w	r3, r4, r1
 8000e1c:	ea43 030c 	orr.w	r3, r3, ip
 8000e20:	40f4      	lsrs	r4, r6
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	0c38      	lsrs	r0, r7, #16
 8000e28:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e2c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e30:	fa1f fc87 	uxth.w	ip, r7
 8000e34:	fb00 441e 	mls	r4, r0, lr, r4
 8000e38:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e3c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e40:	45a1      	cmp	r9, r4
 8000e42:	fa02 f201 	lsl.w	r2, r2, r1
 8000e46:	d90a      	bls.n	8000e5e <__udivmoddi4+0x1a6>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e4e:	f080 8084 	bcs.w	8000f5a <__udivmoddi4+0x2a2>
 8000e52:	45a1      	cmp	r9, r4
 8000e54:	f240 8081 	bls.w	8000f5a <__udivmoddi4+0x2a2>
 8000e58:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	eba4 0409 	sub.w	r4, r4, r9
 8000e62:	fa1f f983 	uxth.w	r9, r3
 8000e66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e72:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1d2>
 8000e7a:	193c      	adds	r4, r7, r4
 8000e7c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e80:	d267      	bcs.n	8000f52 <__udivmoddi4+0x29a>
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d965      	bls.n	8000f52 <__udivmoddi4+0x29a>
 8000e86:	3b02      	subs	r3, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e8e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e92:	eba4 040c 	sub.w	r4, r4, ip
 8000e96:	429c      	cmp	r4, r3
 8000e98:	46ce      	mov	lr, r9
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	d351      	bcc.n	8000f42 <__udivmoddi4+0x28a>
 8000e9e:	d04e      	beq.n	8000f3e <__udivmoddi4+0x286>
 8000ea0:	b155      	cbz	r5, 8000eb8 <__udivmoddi4+0x200>
 8000ea2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ea6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000eae:	40cb      	lsrs	r3, r1
 8000eb0:	431e      	orrs	r6, r3
 8000eb2:	40cc      	lsrs	r4, r1
 8000eb4:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb8:	2100      	movs	r1, #0
 8000eba:	e750      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000ebc:	f1c2 0320 	rsb	r3, r2, #32
 8000ec0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ecc:	4094      	lsls	r4, r2
 8000ece:	430c      	orrs	r4, r1
 8000ed0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ed8:	fa1f f78c 	uxth.w	r7, ip
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee4:	0c23      	lsrs	r3, r4, #16
 8000ee6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eea:	fb00 f107 	mul.w	r1, r0, r7
 8000eee:	4299      	cmp	r1, r3
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x24c>
 8000ef2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000efa:	d22c      	bcs.n	8000f56 <__udivmoddi4+0x29e>
 8000efc:	4299      	cmp	r1, r3
 8000efe:	d92a      	bls.n	8000f56 <__udivmoddi4+0x29e>
 8000f00:	3802      	subs	r0, #2
 8000f02:	4463      	add	r3, ip
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f14:	fb01 f307 	mul.w	r3, r1, r7
 8000f18:	42a3      	cmp	r3, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x276>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f24:	d213      	bcs.n	8000f4e <__udivmoddi4+0x296>
 8000f26:	42a3      	cmp	r3, r4
 8000f28:	d911      	bls.n	8000f4e <__udivmoddi4+0x296>
 8000f2a:	3902      	subs	r1, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	1ae4      	subs	r4, r4, r3
 8000f30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f34:	e739      	b.n	8000daa <__udivmoddi4+0xf2>
 8000f36:	4604      	mov	r4, r0
 8000f38:	e6f0      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e706      	b.n	8000d4c <__udivmoddi4+0x94>
 8000f3e:	45c8      	cmp	r8, r9
 8000f40:	d2ae      	bcs.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7a8      	b.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f4e:	4631      	mov	r1, r6
 8000f50:	e7ed      	b.n	8000f2e <__udivmoddi4+0x276>
 8000f52:	4603      	mov	r3, r0
 8000f54:	e799      	b.n	8000e8a <__udivmoddi4+0x1d2>
 8000f56:	4630      	mov	r0, r6
 8000f58:	e7d4      	b.n	8000f04 <__udivmoddi4+0x24c>
 8000f5a:	46d6      	mov	lr, sl
 8000f5c:	e77f      	b.n	8000e5e <__udivmoddi4+0x1a6>
 8000f5e:	4463      	add	r3, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e74d      	b.n	8000e00 <__udivmoddi4+0x148>
 8000f64:	4606      	mov	r6, r0
 8000f66:	4623      	mov	r3, r4
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e70f      	b.n	8000d8c <__udivmoddi4+0xd4>
 8000f6c:	3e02      	subs	r6, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	e730      	b.n	8000dd4 <__udivmoddi4+0x11c>
 8000f72:	bf00      	nop

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b088      	sub	sp, #32
 8000f7c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7e:	f107 030c 	add.w	r3, r7, #12
 8000f82:	2200      	movs	r2, #0
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	605a      	str	r2, [r3, #4]
 8000f88:	609a      	str	r2, [r3, #8]
 8000f8a:	60da      	str	r2, [r3, #12]
 8000f8c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f8e:	2300      	movs	r3, #0
 8000f90:	60bb      	str	r3, [r7, #8]
 8000f92:	4b2b      	ldr	r3, [pc, #172]	@ (8001040 <MX_GPIO_Init+0xc8>)
 8000f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f96:	4a2a      	ldr	r2, [pc, #168]	@ (8001040 <MX_GPIO_Init+0xc8>)
 8000f98:	f043 0301 	orr.w	r3, r3, #1
 8000f9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f9e:	4b28      	ldr	r3, [pc, #160]	@ (8001040 <MX_GPIO_Init+0xc8>)
 8000fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa2:	f003 0301 	and.w	r3, r3, #1
 8000fa6:	60bb      	str	r3, [r7, #8]
 8000fa8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000faa:	2300      	movs	r3, #0
 8000fac:	607b      	str	r3, [r7, #4]
 8000fae:	4b24      	ldr	r3, [pc, #144]	@ (8001040 <MX_GPIO_Init+0xc8>)
 8000fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fb2:	4a23      	ldr	r2, [pc, #140]	@ (8001040 <MX_GPIO_Init+0xc8>)
 8000fb4:	f043 0304 	orr.w	r3, r3, #4
 8000fb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fba:	4b21      	ldr	r3, [pc, #132]	@ (8001040 <MX_GPIO_Init+0xc8>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fbe:	f003 0304 	and.w	r3, r3, #4
 8000fc2:	607b      	str	r3, [r7, #4]
 8000fc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	603b      	str	r3, [r7, #0]
 8000fca:	4b1d      	ldr	r3, [pc, #116]	@ (8001040 <MX_GPIO_Init+0xc8>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fce:	4a1c      	ldr	r2, [pc, #112]	@ (8001040 <MX_GPIO_Init+0xc8>)
 8000fd0:	f043 0302 	orr.w	r3, r3, #2
 8000fd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fd6:	4b1a      	ldr	r3, [pc, #104]	@ (8001040 <MX_GPIO_Init+0xc8>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fda:	f003 0302 	and.w	r3, r3, #2
 8000fde:	603b      	str	r3, [r7, #0]
 8000fe0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_6, GPIO_PIN_RESET);
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	f44f 5151 	mov.w	r1, #13376	@ 0x3440
 8000fe8:	4816      	ldr	r0, [pc, #88]	@ (8001044 <MX_GPIO_Init+0xcc>)
 8000fea:	f001 feb1 	bl	8002d50 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC5 PC6 PC7 PC8
                           PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8000fee:	f44f 7378 	mov.w	r3, #992	@ 0x3e0
 8000ff2:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_9; // prekidni pinovi za tipkala
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING; // prekid nastaje kada padne signal s 1 na 0
 8000ff4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ff8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP; // pinovi su s unutarnjim otpornicima spojeni na 3.3 V
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ffe:	f107 030c 	add.w	r3, r7, #12
 8001002:	4619      	mov	r1, r3
 8001004:	4810      	ldr	r0, [pc, #64]	@ (8001048 <MX_GPIO_Init+0xd0>)
 8001006:	f001 fcf7 	bl	80029f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB12 PB13 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_6; // pinovi za DM556 ukljuivanje
 800100a:	f44f 5351 	mov.w	r3, #13376	@ 0x3440
 800100e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD; // pinovi alju izlazni signal preko Open Drain moda
 8001010:	2311      	movs	r3, #17
 8001012:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL; // koriste se vanjski otpornici koji su spojeni na 5 V
 8001014:	2300      	movs	r3, #0
 8001016:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; // niska frekvencija pinova
 8001018:	2300      	movs	r3, #0
 800101a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800101c:	f107 030c 	add.w	r3, r7, #12
 8001020:	4619      	mov	r1, r3
 8001022:	4808      	ldr	r0, [pc, #32]	@ (8001044 <MX_GPIO_Init+0xcc>)
 8001024:	f001 fce8 	bl	80029f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 3, 0);
 8001028:	2200      	movs	r2, #0
 800102a:	2103      	movs	r1, #3
 800102c:	2017      	movs	r0, #23
 800102e:	f001 fcac 	bl	800298a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001032:	2017      	movs	r0, #23
 8001034:	f001 fcc5 	bl	80029c2 <HAL_NVIC_EnableIRQ>

}
 8001038:	bf00      	nop
 800103a:	3720      	adds	r7, #32
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	40023800 	.word	0x40023800
 8001044:	40020400 	.word	0x40020400
 8001048:	40020800 	.word	0x40020800

0800104c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1; // koristi I2C1
 8001050:	4b12      	ldr	r3, [pc, #72]	@ (800109c <MX_I2C1_Init+0x50>)
 8001052:	4a13      	ldr	r2, [pc, #76]	@ (80010a0 <MX_I2C1_Init+0x54>)
 8001054:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000; // SCL frekvencija je 100 kHz
 8001056:	4b11      	ldr	r3, [pc, #68]	@ (800109c <MX_I2C1_Init+0x50>)
 8001058:	4a12      	ldr	r2, [pc, #72]	@ (80010a4 <MX_I2C1_Init+0x58>)
 800105a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2; // I2C je postavljen na Fast mode, 2:1 omjer SCL
 800105c:	4b0f      	ldr	r3, [pc, #60]	@ (800109c <MX_I2C1_Init+0x50>)
 800105e:	2200      	movs	r2, #0
 8001060:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0; // master adresa je 0
 8001062:	4b0e      	ldr	r3, [pc, #56]	@ (800109c <MX_I2C1_Init+0x50>)
 8001064:	2200      	movs	r2, #0
 8001066:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT; // 7-bitne adrese
 8001068:	4b0c      	ldr	r3, [pc, #48]	@ (800109c <MX_I2C1_Init+0x50>)
 800106a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800106e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001070:	4b0a      	ldr	r3, [pc, #40]	@ (800109c <MX_I2C1_Init+0x50>)
 8001072:	2200      	movs	r2, #0
 8001074:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001076:	4b09      	ldr	r3, [pc, #36]	@ (800109c <MX_I2C1_Init+0x50>)
 8001078:	2200      	movs	r2, #0
 800107a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800107c:	4b07      	ldr	r3, [pc, #28]	@ (800109c <MX_I2C1_Init+0x50>)
 800107e:	2200      	movs	r2, #0
 8001080:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001082:	4b06      	ldr	r3, [pc, #24]	@ (800109c <MX_I2C1_Init+0x50>)
 8001084:	2200      	movs	r2, #0
 8001086:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001088:	4804      	ldr	r0, [pc, #16]	@ (800109c <MX_I2C1_Init+0x50>)
 800108a:	f001 fe93 	bl	8002db4 <HAL_I2C_Init>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001094:	f001 f8ba 	bl	800220c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	200001f0 	.word	0x200001f0
 80010a0:	40005400 	.word	0x40005400
 80010a4:	000186a0 	.word	0x000186a0

080010a8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b08a      	sub	sp, #40	@ 0x28
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b0:	f107 0314 	add.w	r3, r7, #20
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	605a      	str	r2, [r3, #4]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	60da      	str	r2, [r3, #12]
 80010be:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a19      	ldr	r2, [pc, #100]	@ (800112c <HAL_I2C_MspInit+0x84>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d12c      	bne.n	8001124 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ca:	2300      	movs	r3, #0
 80010cc:	613b      	str	r3, [r7, #16]
 80010ce:	4b18      	ldr	r3, [pc, #96]	@ (8001130 <HAL_I2C_MspInit+0x88>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d2:	4a17      	ldr	r2, [pc, #92]	@ (8001130 <HAL_I2C_MspInit+0x88>)
 80010d4:	f043 0302 	orr.w	r3, r3, #2
 80010d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010da:	4b15      	ldr	r3, [pc, #84]	@ (8001130 <HAL_I2C_MspInit+0x88>)
 80010dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010de:	f003 0302 	and.w	r3, r3, #2
 80010e2:	613b      	str	r3, [r7, #16]
 80010e4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80010e6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80010ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010ec:	2312      	movs	r3, #18
 80010ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f0:	2300      	movs	r3, #0
 80010f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010f4:	2303      	movs	r3, #3
 80010f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010f8:	2304      	movs	r3, #4
 80010fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010fc:	f107 0314 	add.w	r3, r7, #20
 8001100:	4619      	mov	r1, r3
 8001102:	480c      	ldr	r0, [pc, #48]	@ (8001134 <HAL_I2C_MspInit+0x8c>)
 8001104:	f001 fc78 	bl	80029f8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001108:	2300      	movs	r3, #0
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	4b08      	ldr	r3, [pc, #32]	@ (8001130 <HAL_I2C_MspInit+0x88>)
 800110e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001110:	4a07      	ldr	r2, [pc, #28]	@ (8001130 <HAL_I2C_MspInit+0x88>)
 8001112:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001116:	6413      	str	r3, [r2, #64]	@ 0x40
 8001118:	4b05      	ldr	r3, [pc, #20]	@ (8001130 <HAL_I2C_MspInit+0x88>)
 800111a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800111c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001120:	60fb      	str	r3, [r7, #12]
 8001122:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001124:	bf00      	nop
 8001126:	3728      	adds	r7, #40	@ 0x28
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	40005400 	.word	0x40005400
 8001130:	40023800 	.word	0x40023800
 8001134:	40020400 	.word	0x40020400

08001138 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#define GETCHAR_PROTOTYPE int fgetc(FILE *f)
#endif
PUTCHAR_PROTOTYPE	// slanje informacija preko USART2
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) &ch, 1, HAL_MAX_DELAY);
 8001140:	1d39      	adds	r1, r7, #4
 8001142:	f04f 33ff 	mov.w	r3, #4294967295
 8001146:	2201      	movs	r2, #1
 8001148:	4803      	ldr	r0, [pc, #12]	@ (8001158 <__io_putchar+0x20>)
 800114a:	f003 fbc7 	bl	80048dc <HAL_UART_Transmit>
	return ch;
 800114e:	687b      	ldr	r3, [r7, #4]
}
 8001150:	4618      	mov	r0, r3
 8001152:	3708      	adds	r7, #8
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	20000294 	.word	0x20000294

0800115c <__io_getchar>:
GETCHAR_PROTOTYPE	// prihvaanje informacija preko USART2
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
	uint8_t ch = 0;
 8001162:	2300      	movs	r3, #0
 8001164:	71fb      	strb	r3, [r7, #7]
	__HAL_UART_CLEAR_OREFLAG(&huart2);
 8001166:	2300      	movs	r3, #0
 8001168:	603b      	str	r3, [r7, #0]
 800116a:	4b0a      	ldr	r3, [pc, #40]	@ (8001194 <__io_getchar+0x38>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	603b      	str	r3, [r7, #0]
 8001172:	4b08      	ldr	r3, [pc, #32]	@ (8001194 <__io_getchar+0x38>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	603b      	str	r3, [r7, #0]
 800117a:	683b      	ldr	r3, [r7, #0]
	HAL_UART_Receive(&huart2, (uint8_t*) &ch, 1, HAL_MAX_DELAY);
 800117c:	1df9      	adds	r1, r7, #7
 800117e:	f04f 33ff 	mov.w	r3, #4294967295
 8001182:	2201      	movs	r2, #1
 8001184:	4803      	ldr	r0, [pc, #12]	@ (8001194 <__io_getchar+0x38>)
 8001186:	f003 fc34 	bl	80049f2 <HAL_UART_Receive>
	return ch;
 800118a:	79fb      	ldrb	r3, [r7, #7]
}
 800118c:	4618      	mov	r0, r3
 800118e:	3708      	adds	r7, #8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	20000294 	.word	0x20000294

08001198 <broj_u_string>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void broj_u_string(short broj, char *string, char tren_ili_cilj, char x_ili_z)
{
 8001198:	b480      	push	{r7}
 800119a:	b085      	sub	sp, #20
 800119c:	af00      	add	r7, sp, #0
 800119e:	6039      	str	r1, [r7, #0]
 80011a0:	4611      	mov	r1, r2
 80011a2:	461a      	mov	r2, r3
 80011a4:	4603      	mov	r3, r0
 80011a6:	80fb      	strh	r3, [r7, #6]
 80011a8:	460b      	mov	r3, r1
 80011aa:	717b      	strb	r3, [r7, #5]
 80011ac:	4613      	mov	r3, r2
 80011ae:	713b      	strb	r3, [r7, #4]
	if(!tren_ili_cilj)	// odreuje je li se ispisuje tekst za trenutnu ili ciljanu koordinatu
 80011b0:	797b      	ldrb	r3, [r7, #5]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d130      	bne.n	8001218 <broj_u_string+0x80>
	{
		string[0] = 'T';
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	2254      	movs	r2, #84	@ 0x54
 80011ba:	701a      	strb	r2, [r3, #0]
		string[1] = 'R';
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	3301      	adds	r3, #1
 80011c0:	2252      	movs	r2, #82	@ 0x52
 80011c2:	701a      	strb	r2, [r3, #0]
		string[2] = 'E';
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	3302      	adds	r3, #2
 80011c8:	2245      	movs	r2, #69	@ 0x45
 80011ca:	701a      	strb	r2, [r3, #0]
		string[3] = 'N';
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	3303      	adds	r3, #3
 80011d0:	224e      	movs	r2, #78	@ 0x4e
 80011d2:	701a      	strb	r2, [r3, #0]
		string[4] = 'U';
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	3304      	adds	r3, #4
 80011d8:	2255      	movs	r2, #85	@ 0x55
 80011da:	701a      	strb	r2, [r3, #0]
		string[5] = 'T';
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	3305      	adds	r3, #5
 80011e0:	2254      	movs	r2, #84	@ 0x54
 80011e2:	701a      	strb	r2, [r3, #0]
		string[6] = 'N';
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	3306      	adds	r3, #6
 80011e8:	224e      	movs	r2, #78	@ 0x4e
 80011ea:	701a      	strb	r2, [r3, #0]
		string[7] = 'I';
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	3307      	adds	r3, #7
 80011f0:	2249      	movs	r2, #73	@ 0x49
 80011f2:	701a      	strb	r2, [r3, #0]
		string[8] = ' ';
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	3308      	adds	r3, #8
 80011f8:	2220      	movs	r2, #32
 80011fa:	701a      	strb	r2, [r3, #0]
		string[9] = (x_ili_z) ? 'Z' : 'X';	// odreuje ispisuje li se za x ili z os
 80011fc:	793b      	ldrb	r3, [r7, #4]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <broj_u_string+0x6e>
 8001202:	225a      	movs	r2, #90	@ 0x5a
 8001204:	e000      	b.n	8001208 <broj_u_string+0x70>
 8001206:	2258      	movs	r2, #88	@ 0x58
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	3309      	adds	r3, #9
 800120c:	701a      	strb	r2, [r3, #0]
		string[10] = ':';
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	330a      	adds	r3, #10
 8001212:	223a      	movs	r2, #58	@ 0x3a
 8001214:	701a      	strb	r2, [r3, #0]
 8001216:	e02f      	b.n	8001278 <broj_u_string+0xe0>
	}
	else
	{
		string[0] = 'C';
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	2243      	movs	r2, #67	@ 0x43
 800121c:	701a      	strb	r2, [r3, #0]
		string[1] = 'I';
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	3301      	adds	r3, #1
 8001222:	2249      	movs	r2, #73	@ 0x49
 8001224:	701a      	strb	r2, [r3, #0]
		string[2] = 'L';
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	3302      	adds	r3, #2
 800122a:	224c      	movs	r2, #76	@ 0x4c
 800122c:	701a      	strb	r2, [r3, #0]
		string[3] = 'J';
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	3303      	adds	r3, #3
 8001232:	224a      	movs	r2, #74	@ 0x4a
 8001234:	701a      	strb	r2, [r3, #0]
		string[4] = 'A';
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	3304      	adds	r3, #4
 800123a:	2241      	movs	r2, #65	@ 0x41
 800123c:	701a      	strb	r2, [r3, #0]
		string[5] = 'N';
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	3305      	adds	r3, #5
 8001242:	224e      	movs	r2, #78	@ 0x4e
 8001244:	701a      	strb	r2, [r3, #0]
		string[6] = 'I';
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	3306      	adds	r3, #6
 800124a:	2249      	movs	r2, #73	@ 0x49
 800124c:	701a      	strb	r2, [r3, #0]
		string[7] = ' ';
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	3307      	adds	r3, #7
 8001252:	2220      	movs	r2, #32
 8001254:	701a      	strb	r2, [r3, #0]
		string[8] = (x_ili_z) ? 'Z' : 'X';
 8001256:	793b      	ldrb	r3, [r7, #4]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <broj_u_string+0xc8>
 800125c:	225a      	movs	r2, #90	@ 0x5a
 800125e:	e000      	b.n	8001262 <broj_u_string+0xca>
 8001260:	2258      	movs	r2, #88	@ 0x58
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	3308      	adds	r3, #8
 8001266:	701a      	strb	r2, [r3, #0]
		string[9] = ':';
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	3309      	adds	r3, #9
 800126c:	223a      	movs	r2, #58	@ 0x3a
 800126e:	701a      	strb	r2, [r3, #0]
		string[10] = ' ';
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	330a      	adds	r3, #10
 8001274:	2220      	movs	r2, #32
 8001276:	701a      	strb	r2, [r3, #0]
	}

	for(int i = 11; i < 14; i++)	// ispisuje razmake u sredini
 8001278:	230b      	movs	r3, #11
 800127a:	60fb      	str	r3, [r7, #12]
 800127c:	e007      	b.n	800128e <broj_u_string+0xf6>
	{
		string[i] = ' ';
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	683a      	ldr	r2, [r7, #0]
 8001282:	4413      	add	r3, r2
 8001284:	2220      	movs	r2, #32
 8001286:	701a      	strb	r2, [r3, #0]
	for(int i = 11; i < 14; i++)	// ispisuje razmake u sredini
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	3301      	adds	r3, #1
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	2b0d      	cmp	r3, #13
 8001292:	ddf4      	ble.n	800127e <broj_u_string+0xe6>
	}

	for(int i = 16; i >= 14; i--)	// pretvara brojeve u ASCII znakove i sprema ih u string
 8001294:	2310      	movs	r3, #16
 8001296:	60bb      	str	r3, [r7, #8]
 8001298:	e020      	b.n	80012dc <broj_u_string+0x144>
	{
		string[i] = (broj%10) + '0';
 800129a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800129e:	4b1a      	ldr	r3, [pc, #104]	@ (8001308 <broj_u_string+0x170>)
 80012a0:	fb83 1302 	smull	r1, r3, r3, r2
 80012a4:	1099      	asrs	r1, r3, #2
 80012a6:	17d3      	asrs	r3, r2, #31
 80012a8:	1ac9      	subs	r1, r1, r3
 80012aa:	460b      	mov	r3, r1
 80012ac:	009b      	lsls	r3, r3, #2
 80012ae:	440b      	add	r3, r1
 80012b0:	005b      	lsls	r3, r3, #1
 80012b2:	1ad3      	subs	r3, r2, r3
 80012b4:	b21b      	sxth	r3, r3
 80012b6:	b2da      	uxtb	r2, r3
 80012b8:	68bb      	ldr	r3, [r7, #8]
 80012ba:	6839      	ldr	r1, [r7, #0]
 80012bc:	440b      	add	r3, r1
 80012be:	3230      	adds	r2, #48	@ 0x30
 80012c0:	b2d2      	uxtb	r2, r2
 80012c2:	701a      	strb	r2, [r3, #0]
		broj /= 10;
 80012c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012c8:	4a0f      	ldr	r2, [pc, #60]	@ (8001308 <broj_u_string+0x170>)
 80012ca:	fb82 1203 	smull	r1, r2, r2, r3
 80012ce:	1092      	asrs	r2, r2, #2
 80012d0:	17db      	asrs	r3, r3, #31
 80012d2:	1ad3      	subs	r3, r2, r3
 80012d4:	80fb      	strh	r3, [r7, #6]
	for(int i = 16; i >= 14; i--)	// pretvara brojeve u ASCII znakove i sprema ih u string
 80012d6:	68bb      	ldr	r3, [r7, #8]
 80012d8:	3b01      	subs	r3, #1
 80012da:	60bb      	str	r3, [r7, #8]
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	2b0d      	cmp	r3, #13
 80012e0:	dcdb      	bgt.n	800129a <broj_u_string+0x102>
	}

	string[17] = ' ';	// dodaje mm na kraju stringa
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	3311      	adds	r3, #17
 80012e6:	2220      	movs	r2, #32
 80012e8:	701a      	strb	r2, [r3, #0]
	string[18] = 'm';
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	3312      	adds	r3, #18
 80012ee:	226d      	movs	r2, #109	@ 0x6d
 80012f0:	701a      	strb	r2, [r3, #0]
	string[19] = 'm';
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	3313      	adds	r3, #19
 80012f6:	226d      	movs	r2, #109	@ 0x6d
 80012f8:	701a      	strb	r2, [r3, #0]
}
 80012fa:	bf00      	nop
 80012fc:	3714      	adds	r7, #20
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	66666667 	.word	0x66666667

0800130c <lcd_naredba>:

void lcd_naredba(char podatak)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af02      	add	r7, sp, #8
 8001312:	4603      	mov	r3, r0
 8001314:	71fb      	strb	r3, [r7, #7]
	unsigned char podaci[4], hi, lo; // pomocne varijable za slanje naredbi na LCD

	hi = podatak & 0xF0;	// podjela bajta naredbe na nibbleove
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	f023 030f 	bic.w	r3, r3, #15
 800131c:	73fb      	strb	r3, [r7, #15]
	lo = (podatak << 4) & 0xF0;
 800131e:	79fb      	ldrb	r3, [r7, #7]
 8001320:	011b      	lsls	r3, r3, #4
 8001322:	73bb      	strb	r3, [r7, #14]

	podaci[0] = hi | 0x0C;	// D7, D6, D5, D4, LED = 1, E = 1, R/!W = 0, RS = 0
 8001324:	7bfb      	ldrb	r3, [r7, #15]
 8001326:	f043 030c 	orr.w	r3, r3, #12
 800132a:	b2db      	uxtb	r3, r3
 800132c:	723b      	strb	r3, [r7, #8]
	podaci[1] = hi | 0x08;	// D7, D6, D5, D4, LED = 1, E = 0, R/!W = 0, RS = 0
 800132e:	7bfb      	ldrb	r3, [r7, #15]
 8001330:	f043 0308 	orr.w	r3, r3, #8
 8001334:	b2db      	uxtb	r3, r3
 8001336:	727b      	strb	r3, [r7, #9]
	podaci[2] = lo | 0x0C;	// D3, D2, D1, D0, LED = 1, E = 1, R/!W = 0, RS = 0
 8001338:	7bbb      	ldrb	r3, [r7, #14]
 800133a:	f043 030c 	orr.w	r3, r3, #12
 800133e:	b2db      	uxtb	r3, r3
 8001340:	72bb      	strb	r3, [r7, #10]
	podaci[3] = lo | 0x08;	// D3, D2, D1, D0, LED = 1, E = 0, R/!W = 0, RS = 0
 8001342:	7bbb      	ldrb	r3, [r7, #14]
 8001344:	f043 0308 	orr.w	r3, r3, #8
 8001348:	b2db      	uxtb	r3, r3
 800134a:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(&hi2c1, ADRESA<<1, podaci, 4, 100); // slanje naredbe na LCD
 800134c:	f107 0208 	add.w	r2, r7, #8
 8001350:	2364      	movs	r3, #100	@ 0x64
 8001352:	9300      	str	r3, [sp, #0]
 8001354:	2304      	movs	r3, #4
 8001356:	214e      	movs	r1, #78	@ 0x4e
 8001358:	4803      	ldr	r0, [pc, #12]	@ (8001368 <lcd_naredba+0x5c>)
 800135a:	f001 fe6f 	bl	800303c <HAL_I2C_Master_Transmit>
}
 800135e:	bf00      	nop
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	200001f0 	.word	0x200001f0

0800136c <lcd_podatak>:

void lcd_podatak(char podatak)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b086      	sub	sp, #24
 8001370:	af02      	add	r7, sp, #8
 8001372:	4603      	mov	r3, r0
 8001374:	71fb      	strb	r3, [r7, #7]
	unsigned char podaci[4], hi, lo; // pomocne varijable za slanje podatka na LCD

	hi = podatak & 0xF0;	// podjela bajta podatka na nibbleove
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	f023 030f 	bic.w	r3, r3, #15
 800137c:	73fb      	strb	r3, [r7, #15]
	lo = (podatak << 4) & 0xF0;
 800137e:	79fb      	ldrb	r3, [r7, #7]
 8001380:	011b      	lsls	r3, r3, #4
 8001382:	73bb      	strb	r3, [r7, #14]

	podaci[0] = hi | 0x0D;	// D7, D6, D5, D4, LED = 1, E = 1, R/!W = 0, RS = 1
 8001384:	7bfb      	ldrb	r3, [r7, #15]
 8001386:	f043 030d 	orr.w	r3, r3, #13
 800138a:	b2db      	uxtb	r3, r3
 800138c:	723b      	strb	r3, [r7, #8]
	podaci[1] = hi | 0x09;	// D7, D6, D5, D4, LED = 1, E = 0, R/!W = 0, RS = 1
 800138e:	7bfb      	ldrb	r3, [r7, #15]
 8001390:	f043 0309 	orr.w	r3, r3, #9
 8001394:	b2db      	uxtb	r3, r3
 8001396:	727b      	strb	r3, [r7, #9]
	podaci[2] = lo | 0x0D;	// D3, D2, D1, D0, LED = 1, E = 1, R/!W = 0, RS = 1
 8001398:	7bbb      	ldrb	r3, [r7, #14]
 800139a:	f043 030d 	orr.w	r3, r3, #13
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	72bb      	strb	r3, [r7, #10]
	podaci[3] = lo | 0x09;	// D3, D2, D1, D0, LED = 1, E = 0, R/!W = 0, RS = 1
 80013a2:	7bbb      	ldrb	r3, [r7, #14]
 80013a4:	f043 0309 	orr.w	r3, r3, #9
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(&hi2c1, ADRESA<<1, podaci, 4, 100);	// slanje podatka na LCD
 80013ac:	f107 0208 	add.w	r2, r7, #8
 80013b0:	2364      	movs	r3, #100	@ 0x64
 80013b2:	9300      	str	r3, [sp, #0]
 80013b4:	2304      	movs	r3, #4
 80013b6:	214e      	movs	r1, #78	@ 0x4e
 80013b8:	4803      	ldr	r0, [pc, #12]	@ (80013c8 <lcd_podatak+0x5c>)
 80013ba:	f001 fe3f 	bl	800303c <HAL_I2C_Master_Transmit>
}
 80013be:	bf00      	nop
 80013c0:	3710      	adds	r7, #16
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	200001f0 	.word	0x200001f0

080013cc <lcd_string>:

void lcd_string(char podatak[20], uint8_t red)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b084      	sub	sp, #16
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	460b      	mov	r3, r1
 80013d6:	70fb      	strb	r3, [r7, #3]
	switch (red){	// odreuje u koji red treba doi
 80013d8:	78fb      	ldrb	r3, [r7, #3]
 80013da:	3b01      	subs	r3, #1
 80013dc:	2b03      	cmp	r3, #3
 80013de:	d81b      	bhi.n	8001418 <lcd_string+0x4c>
 80013e0:	a201      	add	r2, pc, #4	@ (adr r2, 80013e8 <lcd_string+0x1c>)
 80013e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013e6:	bf00      	nop
 80013e8:	080013f9 	.word	0x080013f9
 80013ec:	08001401 	.word	0x08001401
 80013f0:	08001409 	.word	0x08001409
 80013f4:	08001411 	.word	0x08001411
	case 1: lcd_naredba(PRVA_L); break;
 80013f8:	2080      	movs	r0, #128	@ 0x80
 80013fa:	f7ff ff87 	bl	800130c <lcd_naredba>
 80013fe:	e00f      	b.n	8001420 <lcd_string+0x54>
	case 2: lcd_naredba(DRUGA_L); break;
 8001400:	20c0      	movs	r0, #192	@ 0xc0
 8001402:	f7ff ff83 	bl	800130c <lcd_naredba>
 8001406:	e00b      	b.n	8001420 <lcd_string+0x54>
	case 3: lcd_naredba(TRECA_L); break;
 8001408:	2094      	movs	r0, #148	@ 0x94
 800140a:	f7ff ff7f 	bl	800130c <lcd_naredba>
 800140e:	e007      	b.n	8001420 <lcd_string+0x54>
	case 4: lcd_naredba(CETVR_L); break;
 8001410:	20d4      	movs	r0, #212	@ 0xd4
 8001412:	f7ff ff7b 	bl	800130c <lcd_naredba>
 8001416:	e003      	b.n	8001420 <lcd_string+0x54>
	default: lcd_naredba(PRVA_L); break;
 8001418:	2080      	movs	r0, #128	@ 0x80
 800141a:	f7ff ff77 	bl	800130c <lcd_naredba>
 800141e:	bf00      	nop
	}

	for(int i = 0; i < 20; i++){	// alje svaki znak stringa na LCD
 8001420:	2300      	movs	r3, #0
 8001422:	60fb      	str	r3, [r7, #12]
 8001424:	e009      	b.n	800143a <lcd_string+0x6e>
		lcd_podatak(podatak[i]);
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	687a      	ldr	r2, [r7, #4]
 800142a:	4413      	add	r3, r2
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	4618      	mov	r0, r3
 8001430:	f7ff ff9c 	bl	800136c <lcd_podatak>
	for(int i = 0; i < 20; i++){	// alje svaki znak stringa na LCD
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	3301      	adds	r3, #1
 8001438:	60fb      	str	r3, [r7, #12]
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	2b13      	cmp	r3, #19
 800143e:	ddf2      	ble.n	8001426 <lcd_string+0x5a>
	}

	HAL_Delay(5);
 8001440:	2005      	movs	r0, #5
 8001442:	f001 f9a3 	bl	800278c <HAL_Delay>
}
 8001446:	bf00      	nop
 8001448:	3710      	adds	r7, #16
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop

08001450 <nema23_korak_1_puls>:

void nema23_korak_1_puls(char smjer) // 0.9 stupnja na motoru, 0.09 stupnja na reduktoru
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	4603      	mov	r3, r0
 8001458:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB, SMJER, smjer);	// odreuje smjer motora
 800145a:	79fb      	ldrb	r3, [r7, #7]
 800145c:	461a      	mov	r2, r3
 800145e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001462:	480f      	ldr	r0, [pc, #60]	@ (80014a0 <nema23_korak_1_puls+0x50>)
 8001464:	f001 fc74 	bl	8002d50 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001468:	2001      	movs	r0, #1
 800146a:	f001 f98f 	bl	800278c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, PULS, 0);	// daje impuls upravljau motora
 800146e:	2200      	movs	r2, #0
 8001470:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001474:	480a      	ldr	r0, [pc, #40]	@ (80014a0 <nema23_korak_1_puls+0x50>)
 8001476:	f001 fc6b 	bl	8002d50 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800147a:	2001      	movs	r0, #1
 800147c:	f001 f986 	bl	800278c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, PULS, 1);
 8001480:	2201      	movs	r2, #1
 8001482:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001486:	4806      	ldr	r0, [pc, #24]	@ (80014a0 <nema23_korak_1_puls+0x50>)
 8001488:	f001 fc62 	bl	8002d50 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800148c:	2001      	movs	r0, #1
 800148e:	f001 f97d 	bl	800278c <HAL_Delay>

	HAL_Delay(BRZINA_DELAY);	// delay zbog ograniavanja brzine
 8001492:	2019      	movs	r0, #25
 8001494:	f001 f97a 	bl	800278c <HAL_Delay>
}
 8001498:	bf00      	nop
 800149a:	3708      	adds	r7, #8
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	40020400 	.word	0x40020400

080014a4 <nema23_korak_1_deg>:

void nema23_korak_1_deg(char smjer) // 9.9 stupnja na motoru, 0.99 stupnja na reduktoru
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB, SMJER, smjer);	// odreuje smjer motora
 80014ae:	79fb      	ldrb	r3, [r7, #7]
 80014b0:	461a      	mov	r2, r3
 80014b2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014b6:	4814      	ldr	r0, [pc, #80]	@ (8001508 <nema23_korak_1_deg+0x64>)
 80014b8:	f001 fc4a 	bl	8002d50 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80014bc:	2001      	movs	r0, #1
 80014be:	f001 f965 	bl	800278c <HAL_Delay>

	for(int i = 0; i < 11; i++)	// daje 11 impulsa upravljau motora
 80014c2:	2300      	movs	r3, #0
 80014c4:	60fb      	str	r3, [r7, #12]
 80014c6:	e017      	b.n	80014f8 <nema23_korak_1_deg+0x54>
	{
		HAL_GPIO_WritePin(GPIOB, PULS, 0);
 80014c8:	2200      	movs	r2, #0
 80014ca:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014ce:	480e      	ldr	r0, [pc, #56]	@ (8001508 <nema23_korak_1_deg+0x64>)
 80014d0:	f001 fc3e 	bl	8002d50 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 80014d4:	2001      	movs	r0, #1
 80014d6:	f001 f959 	bl	800278c <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB, PULS, 1);
 80014da:	2201      	movs	r2, #1
 80014dc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014e0:	4809      	ldr	r0, [pc, #36]	@ (8001508 <nema23_korak_1_deg+0x64>)
 80014e2:	f001 fc35 	bl	8002d50 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 80014e6:	2001      	movs	r0, #1
 80014e8:	f001 f950 	bl	800278c <HAL_Delay>

		HAL_Delay(BRZINA_DELAY);	// delay zbog ograniavanja brzine
 80014ec:	2019      	movs	r0, #25
 80014ee:	f001 f94d 	bl	800278c <HAL_Delay>
	for(int i = 0; i < 11; i++)	// daje 11 impulsa upravljau motora
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	3301      	adds	r3, #1
 80014f6:	60fb      	str	r3, [r7, #12]
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	2b0a      	cmp	r3, #10
 80014fc:	dde4      	ble.n	80014c8 <nema23_korak_1_deg+0x24>
	}
}
 80014fe:	bf00      	nop
 8001500:	bf00      	nop
 8001502:	3710      	adds	r7, #16
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	40020400 	.word	0x40020400

0800150c <nema17_korak_1_puls>:


void nema17_korak_1_puls(char smjer) //	0.9 stupnja, 0.16 mm na koloturu
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	4603      	mov	r3, r0
 8001514:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB, SMJER1, smjer); // odreuje smjer motora
 8001516:	79fb      	ldrb	r3, [r7, #7]
 8001518:	461a      	mov	r2, r3
 800151a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800151e:	480d      	ldr	r0, [pc, #52]	@ (8001554 <nema17_korak_1_puls+0x48>)
 8001520:	f001 fc16 	bl	8002d50 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001524:	2001      	movs	r0, #1
 8001526:	f001 f931 	bl	800278c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, PULS1, 0);	// daje impuls upravljau motora
 800152a:	2200      	movs	r2, #0
 800152c:	2140      	movs	r1, #64	@ 0x40
 800152e:	4809      	ldr	r0, [pc, #36]	@ (8001554 <nema17_korak_1_puls+0x48>)
 8001530:	f001 fc0e 	bl	8002d50 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001534:	2001      	movs	r0, #1
 8001536:	f001 f929 	bl	800278c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, PULS1, 1);
 800153a:	2201      	movs	r2, #1
 800153c:	2140      	movs	r1, #64	@ 0x40
 800153e:	4805      	ldr	r0, [pc, #20]	@ (8001554 <nema17_korak_1_puls+0x48>)
 8001540:	f001 fc06 	bl	8002d50 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001544:	2001      	movs	r0, #1
 8001546:	f001 f921 	bl	800278c <HAL_Delay>
}
 800154a:	bf00      	nop
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	40020400 	.word	0x40020400

08001558 <nema17_korak_1_mm>:

void nema17_korak_1_mm(char smjer) // 5.4 stupnja, 0.94 mm na koloturu
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	4603      	mov	r3, r0
 8001560:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB, SMJER1, smjer);	// odreuje smjer motora
 8001562:	79fb      	ldrb	r3, [r7, #7]
 8001564:	461a      	mov	r2, r3
 8001566:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800156a:	4812      	ldr	r0, [pc, #72]	@ (80015b4 <nema17_korak_1_mm+0x5c>)
 800156c:	f001 fbf0 	bl	8002d50 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001570:	2001      	movs	r0, #1
 8001572:	f001 f90b 	bl	800278c <HAL_Delay>

	for(int i = 0; i < 6; i++) // daje 6 impulsa motoru
 8001576:	2300      	movs	r3, #0
 8001578:	60fb      	str	r3, [r7, #12]
 800157a:	e012      	b.n	80015a2 <nema17_korak_1_mm+0x4a>
	{
		HAL_GPIO_WritePin(GPIOB, PULS1, 0);
 800157c:	2200      	movs	r2, #0
 800157e:	2140      	movs	r1, #64	@ 0x40
 8001580:	480c      	ldr	r0, [pc, #48]	@ (80015b4 <nema17_korak_1_mm+0x5c>)
 8001582:	f001 fbe5 	bl	8002d50 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8001586:	2001      	movs	r0, #1
 8001588:	f001 f900 	bl	800278c <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB, PULS1, 1);
 800158c:	2201      	movs	r2, #1
 800158e:	2140      	movs	r1, #64	@ 0x40
 8001590:	4808      	ldr	r0, [pc, #32]	@ (80015b4 <nema17_korak_1_mm+0x5c>)
 8001592:	f001 fbdd 	bl	8002d50 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8001596:	2001      	movs	r0, #1
 8001598:	f001 f8f8 	bl	800278c <HAL_Delay>
	for(int i = 0; i < 6; i++) // daje 6 impulsa motoru
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	3301      	adds	r3, #1
 80015a0:	60fb      	str	r3, [r7, #12]
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	2b05      	cmp	r3, #5
 80015a6:	dde9      	ble.n	800157c <nema17_korak_1_mm+0x24>
	}

}
 80015a8:	bf00      	nop
 80015aa:	bf00      	nop
 80015ac:	3710      	adds	r7, #16
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	40020400 	.word	0x40020400

080015b8 <unos_koordinata>:


void unos_koordinata(float *x, float *z)	// unos x i z vrijednosti
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	ed2d 8b02 	vpush	{d8}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	6039      	str	r1, [r7, #0]
	float provjera;	// pomocne varijable
	short x0, z0;

	do
	{
		printf("X = ");
 80015c6:	483d      	ldr	r0, [pc, #244]	@ (80016bc <unos_koordinata+0x104>)
 80015c8:	f004 faf4 	bl	8005bb4 <iprintf>
		scanf("%hd", &x0);	// unos x vrijednosti
 80015cc:	f107 030a 	add.w	r3, r7, #10
 80015d0:	4619      	mov	r1, r3
 80015d2:	483b      	ldr	r0, [pc, #236]	@ (80016c0 <unos_koordinata+0x108>)
 80015d4:	f004 fb08 	bl	8005be8 <iscanf>
		printf("\nZ = ");
 80015d8:	483a      	ldr	r0, [pc, #232]	@ (80016c4 <unos_koordinata+0x10c>)
 80015da:	f004 faeb 	bl	8005bb4 <iprintf>
		scanf("%hd", &z0);	// unos z vrijednosti
 80015de:	f107 0308 	add.w	r3, r7, #8
 80015e2:	4619      	mov	r1, r3
 80015e4:	4836      	ldr	r0, [pc, #216]	@ (80016c0 <unos_koordinata+0x108>)
 80015e6:	f004 faff 	bl	8005be8 <iscanf>
		printf("\n");
 80015ea:	200a      	movs	r0, #10
 80015ec:	f004 faf4 	bl	8005bd8 <putchar>

		*x = (float)x0;	// pretvorba u float zbog precizonsti tijekom rada
 80015f0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80015f4:	ee07 3a90 	vmov	s15, r3
 80015f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	edc3 7a00 	vstr	s15, [r3]
		*z = (float)z0;
 8001602:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001606:	ee07 3a90 	vmov	s15, r3
 800160a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	edc3 7a00 	vstr	s15, [r3]

		if ((*z) + Z0_U_Z1 > 0)	// provjera valjanosti unesenih koordinata
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	edd3 7a00 	vldr	s15, [r3]
 800161a:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80016c8 <unos_koordinata+0x110>
 800161e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001622:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800162a:	dd2a      	ble.n	8001682 <unos_koordinata+0xca>
		{
			provjera = sqrtf(powf(*x + X0_U_X1 - R_KOLOT,2)+powf(*z + Z0_U_Z1,2));
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	edd3 7a00 	vldr	s15, [r3]
 8001632:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80016cc <unos_koordinata+0x114>
 8001636:	ee77 7a87 	vadd.f32	s15, s15, s14
 800163a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800163e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001642:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8001646:	eeb0 0a67 	vmov.f32	s0, s15
 800164a:	f007 f8ef 	bl	800882c <powf>
 800164e:	eeb0 8a40 	vmov.f32	s16, s0
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	edd3 7a00 	vldr	s15, [r3]
 8001658:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80016c8 <unos_koordinata+0x110>
 800165c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001660:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8001664:	eeb0 0a67 	vmov.f32	s0, s15
 8001668:	f007 f8e0 	bl	800882c <powf>
 800166c:	eef0 7a40 	vmov.f32	s15, s0
 8001670:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001674:	eeb0 0a67 	vmov.f32	s0, s15
 8001678:	f007 f930 	bl	80088dc <sqrtf>
 800167c:	ed87 0a03 	vstr	s0, [r7, #12]
 8001680:	e001      	b.n	8001686 <unos_koordinata+0xce>
		}
		else
		{
			provjera = KRAK;
 8001682:	4b13      	ldr	r3, [pc, #76]	@ (80016d0 <unos_koordinata+0x118>)
 8001684:	60fb      	str	r3, [r7, #12]
		}

	}
	while(provjera > KRAK || (*x) < BLIZINA_DIZALICI);
 8001686:	edd7 7a03 	vldr	s15, [r7, #12]
 800168a:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80016d4 <unos_koordinata+0x11c>
 800168e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001692:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001696:	dc96      	bgt.n	80015c6 <unos_koordinata+0xe>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	edd3 7a00 	vldr	s15, [r3]
 800169e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80016d8 <unos_koordinata+0x120>
 80016a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016aa:	d48c      	bmi.n	80015c6 <unos_koordinata+0xe>
}
 80016ac:	bf00      	nop
 80016ae:	bf00      	nop
 80016b0:	3710      	adds	r7, #16
 80016b2:	46bd      	mov	sp, r7
 80016b4:	ecbd 8b02 	vpop	{d8}
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	08009c30 	.word	0x08009c30
 80016c0:	08009c38 	.word	0x08009c38
 80016c4:	08009c3c 	.word	0x08009c3c
 80016c8:	42c80000 	.word	0x42c80000
 80016cc:	42960000 	.word	0x42960000
 80016d0:	43f50000 	.word	0x43f50000
 80016d4:	43f50000 	.word	0x43f50000
 80016d8:	42700000 	.word	0x42700000
 80016dc:	00000000 	.word	0x00000000

080016e0 <nema23_v_dolaz_do_unosa>:

void nema23_v_dolaz_do_unosa(float *x_tren, float x_koord)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	ed87 0a00 	vstr	s0, [r7]
	float alfa_tren = acosf((*x_tren)/KRAK)*RAD_TO_DEG;	// pretvorba linearnih duljina u kuteve
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	edd3 7a00 	vldr	s15, [r3]
 80016f2:	eddf 6a57 	vldr	s13, [pc, #348]	@ 8001850 <nema23_v_dolaz_do_unosa+0x170>
 80016f6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80016fa:	eeb0 0a47 	vmov.f32	s0, s14
 80016fe:	f007 f869 	bl	80087d4 <acosf>
 8001702:	ee10 3a10 	vmov	r3, s0
 8001706:	4618      	mov	r0, r3
 8001708:	f7fe ff3e 	bl	8000588 <__aeabi_f2d>
 800170c:	a34a      	add	r3, pc, #296	@ (adr r3, 8001838 <nema23_v_dolaz_do_unosa+0x158>)
 800170e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001712:	f7fe ff91 	bl	8000638 <__aeabi_dmul>
 8001716:	4602      	mov	r2, r0
 8001718:	460b      	mov	r3, r1
 800171a:	4610      	mov	r0, r2
 800171c:	4619      	mov	r1, r3
 800171e:	f7ff fa63 	bl	8000be8 <__aeabi_d2f>
 8001722:	4603      	mov	r3, r0
 8001724:	60fb      	str	r3, [r7, #12]
	float alfa_koord = acosf(x_koord/KRAK)*RAD_TO_DEG;
 8001726:	edd7 7a00 	vldr	s15, [r7]
 800172a:	eddf 6a49 	vldr	s13, [pc, #292]	@ 8001850 <nema23_v_dolaz_do_unosa+0x170>
 800172e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001732:	eeb0 0a47 	vmov.f32	s0, s14
 8001736:	f007 f84d 	bl	80087d4 <acosf>
 800173a:	ee10 3a10 	vmov	r3, s0
 800173e:	4618      	mov	r0, r3
 8001740:	f7fe ff22 	bl	8000588 <__aeabi_f2d>
 8001744:	a33c      	add	r3, pc, #240	@ (adr r3, 8001838 <nema23_v_dolaz_do_unosa+0x158>)
 8001746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800174a:	f7fe ff75 	bl	8000638 <__aeabi_dmul>
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	4610      	mov	r0, r2
 8001754:	4619      	mov	r1, r3
 8001756:	f7ff fa47 	bl	8000be8 <__aeabi_d2f>
 800175a:	4603      	mov	r3, r0
 800175c:	60bb      	str	r3, [r7, #8]

	if (alfa_tren < alfa_koord)	// dolaz do eljenog kuta
 800175e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001762:	edd7 7a02 	vldr	s15, [r7, #8]
 8001766:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800176a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800176e:	d51d      	bpl.n	80017ac <nema23_v_dolaz_do_unosa+0xcc>
	{
		while (alfa_tren < alfa_koord)
 8001770:	e012      	b.n	8001798 <nema23_v_dolaz_do_unosa+0xb8>
		{
		  	nema23_korak_1_puls(1);
 8001772:	2001      	movs	r0, #1
 8001774:	f7ff fe6c 	bl	8001450 <nema23_korak_1_puls>
		  	alfa_tren += N23_1PULS_DEG;
 8001778:	68f8      	ldr	r0, [r7, #12]
 800177a:	f7fe ff05 	bl	8000588 <__aeabi_f2d>
 800177e:	a330      	add	r3, pc, #192	@ (adr r3, 8001840 <nema23_v_dolaz_do_unosa+0x160>)
 8001780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001784:	f7fe fda2 	bl	80002cc <__adddf3>
 8001788:	4602      	mov	r2, r0
 800178a:	460b      	mov	r3, r1
 800178c:	4610      	mov	r0, r2
 800178e:	4619      	mov	r1, r3
 8001790:	f7ff fa2a 	bl	8000be8 <__aeabi_d2f>
 8001794:	4603      	mov	r3, r0
 8001796:	60fb      	str	r3, [r7, #12]
		while (alfa_tren < alfa_koord)
 8001798:	ed97 7a03 	vldr	s14, [r7, #12]
 800179c:	edd7 7a02 	vldr	s15, [r7, #8]
 80017a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a8:	d4e3      	bmi.n	8001772 <nema23_v_dolaz_do_unosa+0x92>
 80017aa:	e025      	b.n	80017f8 <nema23_v_dolaz_do_unosa+0x118>
		}
	}
	else if (alfa_tren > alfa_koord)
 80017ac:	ed97 7a03 	vldr	s14, [r7, #12]
 80017b0:	edd7 7a02 	vldr	s15, [r7, #8]
 80017b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017bc:	dd1c      	ble.n	80017f8 <nema23_v_dolaz_do_unosa+0x118>
	{
		while (alfa_tren > alfa_koord)
 80017be:	e012      	b.n	80017e6 <nema23_v_dolaz_do_unosa+0x106>
		{
		  	nema23_korak_1_puls(0);
 80017c0:	2000      	movs	r0, #0
 80017c2:	f7ff fe45 	bl	8001450 <nema23_korak_1_puls>
		  	alfa_tren -= N23_1PULS_DEG;
 80017c6:	68f8      	ldr	r0, [r7, #12]
 80017c8:	f7fe fede 	bl	8000588 <__aeabi_f2d>
 80017cc:	a31c      	add	r3, pc, #112	@ (adr r3, 8001840 <nema23_v_dolaz_do_unosa+0x160>)
 80017ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d2:	f7fe fd79 	bl	80002c8 <__aeabi_dsub>
 80017d6:	4602      	mov	r2, r0
 80017d8:	460b      	mov	r3, r1
 80017da:	4610      	mov	r0, r2
 80017dc:	4619      	mov	r1, r3
 80017de:	f7ff fa03 	bl	8000be8 <__aeabi_d2f>
 80017e2:	4603      	mov	r3, r0
 80017e4:	60fb      	str	r3, [r7, #12]
		while (alfa_tren > alfa_koord)
 80017e6:	ed97 7a03 	vldr	s14, [r7, #12]
 80017ea:	edd7 7a02 	vldr	s15, [r7, #8]
 80017ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f6:	dce3      	bgt.n	80017c0 <nema23_v_dolaz_do_unosa+0xe0>
		}
	}

	*x_tren = KRAK*cosf(alfa_tren*DEG_TO_RAD);	// pretvorba trenutnog kuta u lin. duljinu
 80017f8:	68f8      	ldr	r0, [r7, #12]
 80017fa:	f7fe fec5 	bl	8000588 <__aeabi_f2d>
 80017fe:	a312      	add	r3, pc, #72	@ (adr r3, 8001848 <nema23_v_dolaz_do_unosa+0x168>)
 8001800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001804:	f7fe ff18 	bl	8000638 <__aeabi_dmul>
 8001808:	4602      	mov	r2, r0
 800180a:	460b      	mov	r3, r1
 800180c:	4610      	mov	r0, r2
 800180e:	4619      	mov	r1, r3
 8001810:	f7ff f9ea 	bl	8000be8 <__aeabi_d2f>
 8001814:	4603      	mov	r3, r0
 8001816:	ee00 3a10 	vmov	s0, r3
 800181a:	f007 f87d 	bl	8008918 <cosf>
 800181e:	eef0 7a40 	vmov.f32	s15, s0
 8001822:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001850 <nema23_v_dolaz_do_unosa+0x170>
 8001826:	ee67 7a87 	vmul.f32	s15, s15, s14
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	edc3 7a00 	vstr	s15, [r3]
}
 8001830:	bf00      	nop
 8001832:	3710      	adds	r7, #16
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	76d54973 	.word	0x76d54973
 800183c:	404ca613 	.word	0x404ca613
 8001840:	70a3d70a 	.word	0x70a3d70a
 8001844:	3fb70a3d 	.word	0x3fb70a3d
 8001848:	94e4fef3 	.word	0x94e4fef3
 800184c:	3f91df25 	.word	0x3f91df25
 8001850:	43f50000 	.word	0x43f50000
 8001854:	00000000 	.word	0x00000000

08001858 <nema17_dolaz_do_unosa_1>:

void nema17_dolaz_do_unosa_1(float *z_tren, float z_max_tren, float *tren)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	ed87 0a02 	vstr	s0, [r7, #8]
 8001864:	6079      	str	r1, [r7, #4]
	*tren = z_max_tren - (*z_tren);	// pretvorba duljine od podloge u duljinu od motora NEMA 17
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	edd3 7a00 	vldr	s15, [r3]
 800186c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001870:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	edc3 7a00 	vstr	s15, [r3]

	if (*tren > 100)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	edd3 7a00 	vldr	s15, [r3]
 8001880:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80018f8 <nema17_dolaz_do_unosa_1+0xa0>
 8001884:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800188c:	dd20      	ble.n	80018d0 <nema17_dolaz_do_unosa_1+0x78>
	{
		while (*tren > 100)	// dolaz do sigurne pozicije da se ne dogodi kolizija s podlogom
 800188e:	e015      	b.n	80018bc <nema17_dolaz_do_unosa_1+0x64>
		{
			nema17_korak_1_puls(0);
 8001890:	2000      	movs	r0, #0
 8001892:	f7ff fe3b 	bl	800150c <nema17_korak_1_puls>
		  	*tren -= N17_1PULS_MM;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4618      	mov	r0, r3
 800189c:	f7fe fe74 	bl	8000588 <__aeabi_f2d>
 80018a0:	a313      	add	r3, pc, #76	@ (adr r3, 80018f0 <nema17_dolaz_do_unosa_1+0x98>)
 80018a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a6:	f7fe fd0f 	bl	80002c8 <__aeabi_dsub>
 80018aa:	4602      	mov	r2, r0
 80018ac:	460b      	mov	r3, r1
 80018ae:	4610      	mov	r0, r2
 80018b0:	4619      	mov	r1, r3
 80018b2:	f7ff f999 	bl	8000be8 <__aeabi_d2f>
 80018b6:	4602      	mov	r2, r0
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	601a      	str	r2, [r3, #0]
		while (*tren > 100)	// dolaz do sigurne pozicije da se ne dogodi kolizija s podlogom
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	edd3 7a00 	vldr	s15, [r3]
 80018c2:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80018f8 <nema17_dolaz_do_unosa_1+0xa0>
 80018c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ce:	dcdf      	bgt.n	8001890 <nema17_dolaz_do_unosa_1+0x38>
		}
	}

	*z_tren = z_max_tren - (*tren);	// pretvorba natrag u duljinu od podloge
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	edd3 7a00 	vldr	s15, [r3]
 80018d6:	ed97 7a02 	vldr	s14, [r7, #8]
 80018da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	edc3 7a00 	vstr	s15, [r3]
}
 80018e4:	bf00      	nop
 80018e6:	3710      	adds	r7, #16
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	f3af 8000 	nop.w
 80018f0:	306f3395 	.word	0x306f3395
 80018f4:	3fc41b2f 	.word	0x3fc41b2f
 80018f8:	42c80000 	.word	0x42c80000
 80018fc:	00000000 	.word	0x00000000

08001900 <nema17_dolaz_do_unosa_2>:

void nema17_dolaz_do_unosa_2(float *z_tren, float z_koord, float z_max, float *tren)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0
 8001906:	60f8      	str	r0, [r7, #12]
 8001908:	ed87 0a02 	vstr	s0, [r7, #8]
 800190c:	edc7 0a01 	vstr	s1, [r7, #4]
 8001910:	6039      	str	r1, [r7, #0]
	float koord_2 = z_max - z_koord;	// pretvorba duljine od podloge u duljinu od motora NEMA 17
 8001912:	ed97 7a01 	vldr	s14, [r7, #4]
 8001916:	edd7 7a02 	vldr	s15, [r7, #8]
 800191a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800191e:	edc7 7a05 	vstr	s15, [r7, #20]

	if (*tren < koord_2)	// dolaz do eljene pozicije
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	edd3 7a00 	vldr	s15, [r3]
 8001928:	ed97 7a05 	vldr	s14, [r7, #20]
 800192c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001930:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001934:	dd21      	ble.n	800197a <nema17_dolaz_do_unosa_2+0x7a>
	{
		while (*tren < koord_2)
 8001936:	e015      	b.n	8001964 <nema17_dolaz_do_unosa_2+0x64>
		{
			nema17_korak_1_puls(1);
 8001938:	2001      	movs	r0, #1
 800193a:	f7ff fde7 	bl	800150c <nema17_korak_1_puls>
		  	*tren += N17_1PULS_MM;
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4618      	mov	r0, r3
 8001944:	f7fe fe20 	bl	8000588 <__aeabi_f2d>
 8001948:	a330      	add	r3, pc, #192	@ (adr r3, 8001a0c <nema17_dolaz_do_unosa_2+0x10c>)
 800194a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800194e:	f7fe fcbd 	bl	80002cc <__adddf3>
 8001952:	4602      	mov	r2, r0
 8001954:	460b      	mov	r3, r1
 8001956:	4610      	mov	r0, r2
 8001958:	4619      	mov	r1, r3
 800195a:	f7ff f945 	bl	8000be8 <__aeabi_d2f>
 800195e:	4602      	mov	r2, r0
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	601a      	str	r2, [r3, #0]
		while (*tren < koord_2)
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	edd3 7a00 	vldr	s15, [r3]
 800196a:	ed97 7a05 	vldr	s14, [r7, #20]
 800196e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001972:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001976:	dcdf      	bgt.n	8001938 <nema17_dolaz_do_unosa_2+0x38>
 8001978:	e036      	b.n	80019e8 <nema17_dolaz_do_unosa_2+0xe8>

		}
	}
	else if (*tren > koord_2)
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	edd3 7a00 	vldr	s15, [r3]
 8001980:	ed97 7a05 	vldr	s14, [r7, #20]
 8001984:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001988:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800198c:	d52c      	bpl.n	80019e8 <nema17_dolaz_do_unosa_2+0xe8>
	{
		while (*tren > koord_2)
 800198e:	e01f      	b.n	80019d0 <nema17_dolaz_do_unosa_2+0xd0>
		{
			nema17_korak_1_puls(0);
 8001990:	2000      	movs	r0, #0
 8001992:	f7ff fdbb 	bl	800150c <nema17_korak_1_puls>
		  	*tren -= N17_1PULS_MM;
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4618      	mov	r0, r3
 800199c:	f7fe fdf4 	bl	8000588 <__aeabi_f2d>
 80019a0:	a31a      	add	r3, pc, #104	@ (adr r3, 8001a0c <nema17_dolaz_do_unosa_2+0x10c>)
 80019a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a6:	f7fe fc8f 	bl	80002c8 <__aeabi_dsub>
 80019aa:	4602      	mov	r2, r0
 80019ac:	460b      	mov	r3, r1
 80019ae:	4610      	mov	r0, r2
 80019b0:	4619      	mov	r1, r3
 80019b2:	f7ff f919 	bl	8000be8 <__aeabi_d2f>
 80019b6:	4602      	mov	r2, r0
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	601a      	str	r2, [r3, #0]

		  	if(*tren < BLIZINA_MOTORU)	// zatita od kolizije tereta s motorom NEMA 17
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	edd3 7a00 	vldr	s15, [r3]
 80019c2:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001a08 <nema17_dolaz_do_unosa_2+0x108>
 80019c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ce:	d40a      	bmi.n	80019e6 <nema17_dolaz_do_unosa_2+0xe6>
		while (*tren > koord_2)
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	edd3 7a00 	vldr	s15, [r3]
 80019d6:	ed97 7a05 	vldr	s14, [r7, #20]
 80019da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019e2:	d4d5      	bmi.n	8001990 <nema17_dolaz_do_unosa_2+0x90>
 80019e4:	e000      	b.n	80019e8 <nema17_dolaz_do_unosa_2+0xe8>
		  	{
		  		break;
 80019e6:	bf00      	nop
		  	}
		}
	}

	*z_tren = z_max - (*tren);	// pretvorba natrag u duljinu od podloge
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	edd3 7a00 	vldr	s15, [r3]
 80019ee:	ed97 7a01 	vldr	s14, [r7, #4]
 80019f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	edc3 7a00 	vstr	s15, [r3]
}
 80019fc:	bf00      	nop
 80019fe:	3718      	adds	r7, #24
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	f3af 8000 	nop.w
 8001a08:	42480000 	.word	0x42480000
 8001a0c:	306f3395 	.word	0x306f3395
 8001a10:	3fc41b2f 	.word	0x3fc41b2f
 8001a14:	00000000 	.word	0x00000000

08001a18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b090      	sub	sp, #64	@ 0x40
 8001a1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	setvbuf(stdin, NULL, _IONBF, 0);
 8001a1e:	4bbd      	ldr	r3, [pc, #756]	@ (8001d14 <main+0x2fc>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	6858      	ldr	r0, [r3, #4]
 8001a24:	2300      	movs	r3, #0
 8001a26:	2202      	movs	r2, #2
 8001a28:	2100      	movs	r1, #0
 8001a2a:	f004 f8ef 	bl	8005c0c <setvbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a2e:	f000 fe3b 	bl	80026a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a32:	f000 fb25 	bl	8002080 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a36:	f7ff fa9f 	bl	8000f78 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001a3a:	f7ff fb07 	bl	800104c <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001a3e:	f000 fd97 	bl	8002570 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8001a42:	f000 fd37 	bl	80024b4 <MX_TIM6_Init>

  /*######################################################################################
   *##########INICIJALIZACIJA LCD-a#######################################################
    ###################################################################################### */

  HAL_Delay(15);
 8001a46:	200f      	movs	r0, #15
 8001a48:	f000 fea0 	bl	800278c <HAL_Delay>
  lcd_naredba(INITIAL);	// prve tri naredbe za inicijalizaciju
 8001a4c:	2003      	movs	r0, #3
 8001a4e:	f7ff fc5d 	bl	800130c <lcd_naredba>

  HAL_Delay(5);
 8001a52:	2005      	movs	r0, #5
 8001a54:	f000 fe9a 	bl	800278c <HAL_Delay>
  lcd_naredba(INITIAL);
 8001a58:	2003      	movs	r0, #3
 8001a5a:	f7ff fc57 	bl	800130c <lcd_naredba>

  HAL_Delay(1);
 8001a5e:	2001      	movs	r0, #1
 8001a60:	f000 fe94 	bl	800278c <HAL_Delay>
  lcd_naredba(INITIAL);
 8001a64:	2003      	movs	r0, #3
 8001a66:	f7ff fc51 	bl	800130c <lcd_naredba>

  HAL_Delay(1);
 8001a6a:	2001      	movs	r0, #1
 8001a6c:	f000 fe8e 	bl	800278c <HAL_Delay>
  lcd_naredba(BIT_4);	// konfiguracija LCD-a na 4-bitni mod
 8001a70:	2002      	movs	r0, #2
 8001a72:	f7ff fc4b 	bl	800130c <lcd_naredba>

  lcd_naredba(SUCELJE);	// DL = 1, N = 1, F = 0, duljina podataka 8, 2 prikazne linije,  font 5x7
 8001a76:	2038      	movs	r0, #56	@ 0x38
 8001a78:	f7ff fc48 	bl	800130c <lcd_naredba>

  lcd_naredba(CISTI);
 8001a7c:	2001      	movs	r0, #1
 8001a7e:	f7ff fc45 	bl	800130c <lcd_naredba>
  lcd_naredba(EKRAN_0);
 8001a82:	2000      	movs	r0, #0
 8001a84:	f7ff fc42 	bl	800130c <lcd_naredba>

  lcd_naredba(EKRAN_0);
 8001a88:	2000      	movs	r0, #0
 8001a8a:	f7ff fc3f 	bl	800130c <lcd_naredba>
  lcd_naredba(CISTI);
 8001a8e:	2001      	movs	r0, #1
 8001a90:	f7ff fc3c 	bl	800130c <lcd_naredba>

  lcd_naredba(KURSOR);	// ID = 0, S = 0, ne inkrementira pokaziva ni prikaz
 8001a94:	2004      	movs	r0, #4
 8001a96:	f7ff fc39 	bl	800130c <lcd_naredba>

  lcd_naredba(UKLJUCI);	// D = 1, C = 1, B = 1, ukljui prikaz, pokaziva i blinkanje kursora
 8001a9a:	200f      	movs	r0, #15
 8001a9c:	f7ff fc36 	bl	800130c <lcd_naredba>

  HAL_Delay(5);
 8001aa0:	2005      	movs	r0, #5
 8001aa2:	f000 fe73 	bl	800278c <HAL_Delay>

  lcd_naredba(POCETAK); // stavlja pokaziva na pocetak
 8001aa6:	2002      	movs	r0, #2
 8001aa8:	f7ff fc30 	bl	800130c <lcd_naredba>

  HAL_Delay(2);
 8001aac:	2002      	movs	r0, #2
 8001aae:	f000 fe6d 	bl	800278c <HAL_Delay>

  lcd_naredba(CISTI);	// pocisti LCD
 8001ab2:	2001      	movs	r0, #1
 8001ab4:	f7ff fc2a 	bl	800130c <lcd_naredba>

  HAL_Delay(2);
 8001ab8:	2002      	movs	r0, #2
 8001aba:	f000 fe67 	bl	800278c <HAL_Delay>

/*######################################################################################
 *##########INICIJALIZACIJA ZAVRENA####################################################
  ###################################################################################### */

  unos_koordinata(&x0_tren, &z0_tren);	// unos poetne pozicije tereta
 8001abe:	f107 0208 	add.w	r2, r7, #8
 8001ac2:	f107 030c 	add.w	r3, r7, #12
 8001ac6:	4611      	mov	r1, r2
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff fd75 	bl	80015b8 <unos_koordinata>

  broj_u_string((short)x0_tren,str,0,0);	// slanje poetne trenutne pozicije tereta
 8001ace:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ad2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ad6:	ee17 3a90 	vmov	r3, s15
 8001ada:	b218      	sxth	r0, r3
 8001adc:	f107 011c 	add.w	r1, r7, #28
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	f7ff fb58 	bl	8001198 <broj_u_string>
  lcd_string(str,1);
 8001ae8:	f107 031c 	add.w	r3, r7, #28
 8001aec:	2101      	movs	r1, #1
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7ff fc6c 	bl	80013cc <lcd_string>
  broj_u_string((short)z0_tren,str,0,1);
 8001af4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001af8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001afc:	ee17 3a90 	vmov	r3, s15
 8001b00:	b218      	sxth	r0, r3
 8001b02:	f107 011c 	add.w	r1, r7, #28
 8001b06:	2301      	movs	r3, #1
 8001b08:	2200      	movs	r2, #0
 8001b0a:	f7ff fb45 	bl	8001198 <broj_u_string>
  lcd_string(str,2);
 8001b0e:	f107 031c 	add.w	r3, r7, #28
 8001b12:	2102      	movs	r1, #2
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7ff fc59 	bl	80013cc <lcd_string>

  broj_u_string(0,str,1,0);	// slanje poetne eljenje pozicije tereta (0,0)
 8001b1a:	f107 011c 	add.w	r1, r7, #28
 8001b1e:	2300      	movs	r3, #0
 8001b20:	2201      	movs	r2, #1
 8001b22:	2000      	movs	r0, #0
 8001b24:	f7ff fb38 	bl	8001198 <broj_u_string>
  lcd_string(str,3);
 8001b28:	f107 031c 	add.w	r3, r7, #28
 8001b2c:	2103      	movs	r1, #3
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7ff fc4c 	bl	80013cc <lcd_string>
  broj_u_string(0,str,1,1);
 8001b34:	f107 011c 	add.w	r1, r7, #28
 8001b38:	2301      	movs	r3, #1
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	2000      	movs	r0, #0
 8001b3e:	f7ff fb2b 	bl	8001198 <broj_u_string>
  lcd_string(str,4);
 8001b42:	f107 031c 	add.w	r3, r7, #28
 8001b46:	2104      	movs	r1, #4
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7ff fc3f 	bl	80013cc <lcd_string>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  	  if (zastava == 1)	// ulaz u automatski mod dizalice
 8001b4e:	4b72      	ldr	r3, [pc, #456]	@ (8001d18 <main+0x300>)
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	f040 80e8 	bne.w	8001d28 <main+0x310>
	  	  {
	  		  unos_koordinata(&x0_koord, &z0_koord);	// unos eljene pozicije tereta
 8001b58:	f107 0210 	add.w	r2, r7, #16
 8001b5c:	f107 0314 	add.w	r3, r7, #20
 8001b60:	4611      	mov	r1, r2
 8001b62:	4618      	mov	r0, r3
 8001b64:	f7ff fd28 	bl	80015b8 <unos_koordinata>

	  		  broj_u_string((short)x0_koord,str,1,0);	// ispis eljene pozicije tereta
 8001b68:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b6c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b70:	ee17 3a90 	vmov	r3, s15
 8001b74:	b218      	sxth	r0, r3
 8001b76:	f107 011c 	add.w	r1, r7, #28
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	f7ff fb0b 	bl	8001198 <broj_u_string>
	  		  lcd_string(str,3);
 8001b82:	f107 031c 	add.w	r3, r7, #28
 8001b86:	2103      	movs	r1, #3
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7ff fc1f 	bl	80013cc <lcd_string>
	  		  broj_u_string((short)z0_koord,str,1,1);
 8001b8e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b92:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b96:	ee17 3a90 	vmov	r3, s15
 8001b9a:	b218      	sxth	r0, r3
 8001b9c:	f107 011c 	add.w	r1, r7, #28
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	f7ff faf8 	bl	8001198 <broj_u_string>
	  		  lcd_string(str,4);
 8001ba8:	f107 031c 	add.w	r3, r7, #28
 8001bac:	2104      	movs	r1, #4
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7ff fc0c 	bl	80013cc <lcd_string>

	  		  x1_koord = x0_koord + X0_U_X1 - R_KOLOT;	// mijenjanje koordinatnog sustava
 8001bb4:	edd7 7a05 	vldr	s15, [r7, #20]
 8001bb8:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8001d1c <main+0x304>
 8001bbc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001bc0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001bc4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001bc8:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
	  		  x1_tren = x0_tren + X0_U_X1 - R_KOLOT;
 8001bcc:	edd7 7a03 	vldr	s15, [r7, #12]
 8001bd0:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8001d1c <main+0x304>
 8001bd4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001bd8:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001bdc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001be0:	edc7 7a01 	vstr	s15, [r7, #4]
	  		  z1_koord = z0_koord + Z0_U_Z1;
 8001be4:	edd7 7a04 	vldr	s15, [r7, #16]
 8001be8:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8001d20 <main+0x308>
 8001bec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001bf0:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
	  		  z1_tren = z0_tren + Z0_U_Z1;
 8001bf4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bf8:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8001d20 <main+0x308>
 8001bfc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c00:	edc7 7a00 	vstr	s15, [r7]

	  		  z_max_koord = KRAK*sinf(acosf(x1_koord/KRAK));	// izracun pozicije NEMA 17 motora
 8001c04:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001c08:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8001d24 <main+0x30c>
 8001c0c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001c10:	eeb0 0a47 	vmov.f32	s0, s14
 8001c14:	f006 fdde 	bl	80087d4 <acosf>
 8001c18:	eef0 7a40 	vmov.f32	s15, s0
 8001c1c:	eeb0 0a67 	vmov.f32	s0, s15
 8001c20:	f006 fec6 	bl	80089b0 <sinf>
 8001c24:	eef0 7a40 	vmov.f32	s15, s0
 8001c28:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8001d24 <main+0x30c>
 8001c2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c30:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	  		  z_max_tren = KRAK*sinf(acosf(x1_tren/KRAK));
 8001c34:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c38:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 8001d24 <main+0x30c>
 8001c3c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001c40:	eeb0 0a47 	vmov.f32	s0, s14
 8001c44:	f006 fdc6 	bl	80087d4 <acosf>
 8001c48:	eef0 7a40 	vmov.f32	s15, s0
 8001c4c:	eeb0 0a67 	vmov.f32	s0, s15
 8001c50:	f006 feae 	bl	80089b0 <sinf>
 8001c54:	eef0 7a40 	vmov.f32	s15, s0
 8001c58:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8001d24 <main+0x30c>
 8001c5c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c60:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

	  		  nema17_dolaz_do_unosa_1(&z1_tren, z_max_tren, &r_tren);	// prvotno dizanje tereta
 8001c64:	f107 0218 	add.w	r2, r7, #24
 8001c68:	463b      	mov	r3, r7
 8001c6a:	4611      	mov	r1, r2
 8001c6c:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7ff fdf1 	bl	8001858 <nema17_dolaz_do_unosa_1>

	  		  nema23_v_dolaz_do_unosa(&x1_tren, x1_koord);	// dolaz do eljene x pozicije
 8001c76:	1d3b      	adds	r3, r7, #4
 8001c78:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f7ff fd2f 	bl	80016e0 <nema23_v_dolaz_do_unosa>

	  		  nema17_dolaz_do_unosa_2(&z1_tren, z1_koord, z_max_koord, &r_tren);	// dolaz do eljene z pozicije
 8001c82:	f107 0218 	add.w	r2, r7, #24
 8001c86:	463b      	mov	r3, r7
 8001c88:	4611      	mov	r1, r2
 8001c8a:	edd7 0a0d 	vldr	s1, [r7, #52]	@ 0x34
 8001c8e:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7ff fe34 	bl	8001900 <nema17_dolaz_do_unosa_2>

	  		  x0_tren = x1_tren - X0_U_X1 + R_KOLOT;	// mijenjanje koordinatnog sustava
 8001c98:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c9c:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001d1c <main+0x304>
 8001ca0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ca4:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001ca8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001cac:	edc7 7a03 	vstr	s15, [r7, #12]
	  		  z0_tren = z1_tren - Z0_U_Z1;
 8001cb0:	edd7 7a00 	vldr	s15, [r7]
 8001cb4:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001d20 <main+0x308>
 8001cb8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001cbc:	edc7 7a02 	vstr	s15, [r7, #8]

	  		  broj_u_string((short)x0_tren,str,0,0);	// ispis trenutnih vrijednosti nakon dolaska na eljene koordinate
 8001cc0:	edd7 7a03 	vldr	s15, [r7, #12]
 8001cc4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cc8:	ee17 3a90 	vmov	r3, s15
 8001ccc:	b218      	sxth	r0, r3
 8001cce:	f107 011c 	add.w	r1, r7, #28
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	f7ff fa5f 	bl	8001198 <broj_u_string>
	  		  lcd_string(str,1);
 8001cda:	f107 031c 	add.w	r3, r7, #28
 8001cde:	2101      	movs	r1, #1
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f7ff fb73 	bl	80013cc <lcd_string>
	  		  broj_u_string((short)z0_tren,str,0,1);
 8001ce6:	edd7 7a02 	vldr	s15, [r7, #8]
 8001cea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001cee:	ee17 3a90 	vmov	r3, s15
 8001cf2:	b218      	sxth	r0, r3
 8001cf4:	f107 011c 	add.w	r1, r7, #28
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	f7ff fa4c 	bl	8001198 <broj_u_string>
	  		  lcd_string(str,2);
 8001d00:	f107 031c 	add.w	r3, r7, #28
 8001d04:	2102      	movs	r1, #2
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7ff fb60 	bl	80013cc <lcd_string>

	  		  zastava = 0;
 8001d0c:	4b02      	ldr	r3, [pc, #8]	@ (8001d18 <main+0x300>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	701a      	strb	r2, [r3, #0]
 8001d12:	e71c      	b.n	8001b4e <main+0x136>
 8001d14:	20000018 	.word	0x20000018
 8001d18:	20000246 	.word	0x20000246
 8001d1c:	42960000 	.word	0x42960000
 8001d20:	42c80000 	.word	0x42c80000
 8001d24:	43f50000 	.word	0x43f50000
	  	  }
	  	  else if (zastava == 2)	// pomak NEMA 23 motora za 1 stupanj prema gore
 8001d28:	4bd1      	ldr	r3, [pc, #836]	@ (8002070 <main+0x658>)
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	2b02      	cmp	r3, #2
 8001d2e:	f040 80a3 	bne.w	8001e78 <main+0x460>
	  	  {
	  		  nema23_korak_1_deg(1);
 8001d32:	2001      	movs	r0, #1
 8001d34:	f7ff fbb6 	bl	80014a4 <nema23_korak_1_deg>

	  		  x1_tren = x0_tren + X0_U_X1 - R_KOLOT;	// izraun promjene x i z koordinati
 8001d38:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d3c:	ed9f 7acd 	vldr	s14, [pc, #820]	@ 8002074 <main+0x65c>
 8001d40:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d44:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001d48:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001d4c:	edc7 7a01 	vstr	s15, [r7, #4]
	  		  z1_tren = z0_tren + Z0_U_Z1;
 8001d50:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d54:	ed9f 7ac8 	vldr	s14, [pc, #800]	@ 8002078 <main+0x660>
 8001d58:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001d5c:	edc7 7a00 	vstr	s15, [r7]
	  		  x1_tren = KRAK*cosf(acosf(x1_tren/KRAK) + 1*DEG_TO_RAD);
 8001d60:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d64:	eddf 6ac5 	vldr	s13, [pc, #788]	@ 800207c <main+0x664>
 8001d68:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001d6c:	eeb0 0a47 	vmov.f32	s0, s14
 8001d70:	f006 fd30 	bl	80087d4 <acosf>
 8001d74:	ee10 3a10 	vmov	r3, s0
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f7fe fc05 	bl	8000588 <__aeabi_f2d>
 8001d7e:	a3ba      	add	r3, pc, #744	@ (adr r3, 8002068 <main+0x650>)
 8001d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d84:	f7fe faa2 	bl	80002cc <__adddf3>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	460b      	mov	r3, r1
 8001d8c:	4610      	mov	r0, r2
 8001d8e:	4619      	mov	r1, r3
 8001d90:	f7fe ff2a 	bl	8000be8 <__aeabi_d2f>
 8001d94:	4603      	mov	r3, r0
 8001d96:	ee00 3a10 	vmov	s0, r3
 8001d9a:	f006 fdbd 	bl	8008918 <cosf>
 8001d9e:	eef0 7a40 	vmov.f32	s15, s0
 8001da2:	ed9f 7ab6 	vldr	s14, [pc, #728]	@ 800207c <main+0x664>
 8001da6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001daa:	edc7 7a01 	vstr	s15, [r7, #4]
	  		  z1_tren = KRAK*sinf(acosf(x1_tren/KRAK) + 1*DEG_TO_RAD);
 8001dae:	edd7 7a01 	vldr	s15, [r7, #4]
 8001db2:	eddf 6ab2 	vldr	s13, [pc, #712]	@ 800207c <main+0x664>
 8001db6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001dba:	eeb0 0a47 	vmov.f32	s0, s14
 8001dbe:	f006 fd09 	bl	80087d4 <acosf>
 8001dc2:	ee10 3a10 	vmov	r3, s0
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7fe fbde 	bl	8000588 <__aeabi_f2d>
 8001dcc:	a3a6      	add	r3, pc, #664	@ (adr r3, 8002068 <main+0x650>)
 8001dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dd2:	f7fe fa7b 	bl	80002cc <__adddf3>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	460b      	mov	r3, r1
 8001dda:	4610      	mov	r0, r2
 8001ddc:	4619      	mov	r1, r3
 8001dde:	f7fe ff03 	bl	8000be8 <__aeabi_d2f>
 8001de2:	4603      	mov	r3, r0
 8001de4:	ee00 3a10 	vmov	s0, r3
 8001de8:	f006 fde2 	bl	80089b0 <sinf>
 8001dec:	eef0 7a40 	vmov.f32	s15, s0
 8001df0:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 800207c <main+0x664>
 8001df4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001df8:	edc7 7a00 	vstr	s15, [r7]
	  		  x0_tren = x1_tren - X0_U_X1 + R_KOLOT;
 8001dfc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e00:	ed9f 7a9c 	vldr	s14, [pc, #624]	@ 8002074 <main+0x65c>
 8001e04:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001e08:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001e0c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e10:	edc7 7a03 	vstr	s15, [r7, #12]
	  		  z0_tren = z1_tren - Z0_U_Z1;
 8001e14:	edd7 7a00 	vldr	s15, [r7]
 8001e18:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8002078 <main+0x660>
 8001e1c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e20:	edc7 7a02 	vstr	s15, [r7, #8]

	  		  broj_u_string((short)x0_tren,str,0,0);	// ispis promijenjenih x i z koordinate
 8001e24:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e28:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e2c:	ee17 3a90 	vmov	r3, s15
 8001e30:	b218      	sxth	r0, r3
 8001e32:	f107 011c 	add.w	r1, r7, #28
 8001e36:	2300      	movs	r3, #0
 8001e38:	2200      	movs	r2, #0
 8001e3a:	f7ff f9ad 	bl	8001198 <broj_u_string>
	  		  lcd_string(str,1);
 8001e3e:	f107 031c 	add.w	r3, r7, #28
 8001e42:	2101      	movs	r1, #1
 8001e44:	4618      	mov	r0, r3
 8001e46:	f7ff fac1 	bl	80013cc <lcd_string>
	  		  broj_u_string((short)z0_tren,str,0,1);
 8001e4a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e4e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e52:	ee17 3a90 	vmov	r3, s15
 8001e56:	b218      	sxth	r0, r3
 8001e58:	f107 011c 	add.w	r1, r7, #28
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	2200      	movs	r2, #0
 8001e60:	f7ff f99a 	bl	8001198 <broj_u_string>
	  		  lcd_string(str,2);
 8001e64:	f107 031c 	add.w	r3, r7, #28
 8001e68:	2102      	movs	r1, #2
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7ff faae 	bl	80013cc <lcd_string>

	  		  zastava = 0;
 8001e70:	4b7f      	ldr	r3, [pc, #508]	@ (8002070 <main+0x658>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	701a      	strb	r2, [r3, #0]
 8001e76:	e66a      	b.n	8001b4e <main+0x136>
	  	  }
	  	  else if (zastava == 3)	// pomak NEMA 23 motora za 1 stupanj prema dolje
 8001e78:	4b7d      	ldr	r3, [pc, #500]	@ (8002070 <main+0x658>)
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	2b03      	cmp	r3, #3
 8001e7e:	f040 80a3 	bne.w	8001fc8 <main+0x5b0>
	  	  {
	  		  nema23_korak_1_deg(0);
 8001e82:	2000      	movs	r0, #0
 8001e84:	f7ff fb0e 	bl	80014a4 <nema23_korak_1_deg>

	  		  x1_tren = x0_tren + X0_U_X1 - R_KOLOT;	// izraun promjene x i z koordinati
 8001e88:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e8c:	ed9f 7a79 	vldr	s14, [pc, #484]	@ 8002074 <main+0x65c>
 8001e90:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e94:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001e98:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001e9c:	edc7 7a01 	vstr	s15, [r7, #4]
	  		  z1_tren = z0_tren + Z0_U_Z1;
 8001ea0:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ea4:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 8002078 <main+0x660>
 8001ea8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001eac:	edc7 7a00 	vstr	s15, [r7]
	  		  x1_tren = KRAK*cosf(acosf(x1_tren/KRAK) - 1*DEG_TO_RAD);
 8001eb0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001eb4:	eddf 6a71 	vldr	s13, [pc, #452]	@ 800207c <main+0x664>
 8001eb8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001ebc:	eeb0 0a47 	vmov.f32	s0, s14
 8001ec0:	f006 fc88 	bl	80087d4 <acosf>
 8001ec4:	ee10 3a10 	vmov	r3, s0
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7fe fb5d 	bl	8000588 <__aeabi_f2d>
 8001ece:	a366      	add	r3, pc, #408	@ (adr r3, 8002068 <main+0x650>)
 8001ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ed4:	f7fe f9f8 	bl	80002c8 <__aeabi_dsub>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	460b      	mov	r3, r1
 8001edc:	4610      	mov	r0, r2
 8001ede:	4619      	mov	r1, r3
 8001ee0:	f7fe fe82 	bl	8000be8 <__aeabi_d2f>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	ee00 3a10 	vmov	s0, r3
 8001eea:	f006 fd15 	bl	8008918 <cosf>
 8001eee:	eef0 7a40 	vmov.f32	s15, s0
 8001ef2:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 800207c <main+0x664>
 8001ef6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001efa:	edc7 7a01 	vstr	s15, [r7, #4]
	  		  z1_tren = KRAK*sinf(acosf(x1_tren/KRAK) - 1*DEG_TO_RAD);
 8001efe:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f02:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800207c <main+0x664>
 8001f06:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001f0a:	eeb0 0a47 	vmov.f32	s0, s14
 8001f0e:	f006 fc61 	bl	80087d4 <acosf>
 8001f12:	ee10 3a10 	vmov	r3, s0
 8001f16:	4618      	mov	r0, r3
 8001f18:	f7fe fb36 	bl	8000588 <__aeabi_f2d>
 8001f1c:	a352      	add	r3, pc, #328	@ (adr r3, 8002068 <main+0x650>)
 8001f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f22:	f7fe f9d1 	bl	80002c8 <__aeabi_dsub>
 8001f26:	4602      	mov	r2, r0
 8001f28:	460b      	mov	r3, r1
 8001f2a:	4610      	mov	r0, r2
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	f7fe fe5b 	bl	8000be8 <__aeabi_d2f>
 8001f32:	4603      	mov	r3, r0
 8001f34:	ee00 3a10 	vmov	s0, r3
 8001f38:	f006 fd3a 	bl	80089b0 <sinf>
 8001f3c:	eef0 7a40 	vmov.f32	s15, s0
 8001f40:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 800207c <main+0x664>
 8001f44:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f48:	edc7 7a00 	vstr	s15, [r7]
	  		  x0_tren = x1_tren - X0_U_X1 + R_KOLOT;
 8001f4c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f50:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8002074 <main+0x65c>
 8001f54:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001f58:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001f5c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f60:	edc7 7a03 	vstr	s15, [r7, #12]
	  		  z0_tren = z1_tren - Z0_U_Z1;
 8001f64:	edd7 7a00 	vldr	s15, [r7]
 8001f68:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8002078 <main+0x660>
 8001f6c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f70:	edc7 7a02 	vstr	s15, [r7, #8]

	  		  broj_u_string((short)x0_tren,str,0,0);	// ispis promijenjenih x i z koordinati
 8001f74:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f78:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f7c:	ee17 3a90 	vmov	r3, s15
 8001f80:	b218      	sxth	r0, r3
 8001f82:	f107 011c 	add.w	r1, r7, #28
 8001f86:	2300      	movs	r3, #0
 8001f88:	2200      	movs	r2, #0
 8001f8a:	f7ff f905 	bl	8001198 <broj_u_string>
	  		  lcd_string(str,1);
 8001f8e:	f107 031c 	add.w	r3, r7, #28
 8001f92:	2101      	movs	r1, #1
 8001f94:	4618      	mov	r0, r3
 8001f96:	f7ff fa19 	bl	80013cc <lcd_string>
	  		  broj_u_string((short)z0_tren,str,0,1);
 8001f9a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f9e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fa2:	ee17 3a90 	vmov	r3, s15
 8001fa6:	b218      	sxth	r0, r3
 8001fa8:	f107 011c 	add.w	r1, r7, #28
 8001fac:	2301      	movs	r3, #1
 8001fae:	2200      	movs	r2, #0
 8001fb0:	f7ff f8f2 	bl	8001198 <broj_u_string>
	  		  lcd_string(str,2);
 8001fb4:	f107 031c 	add.w	r3, r7, #28
 8001fb8:	2102      	movs	r1, #2
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f7ff fa06 	bl	80013cc <lcd_string>

	  		  zastava = 0;
 8001fc0:	4b2b      	ldr	r3, [pc, #172]	@ (8002070 <main+0x658>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	701a      	strb	r2, [r3, #0]
 8001fc6:	e5c2      	b.n	8001b4e <main+0x136>
	  	  }
	  	  else if (zastava == 4)	// pomak tereta za 1 milimetar prema gore
 8001fc8:	4b29      	ldr	r3, [pc, #164]	@ (8002070 <main+0x658>)
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	2b04      	cmp	r3, #4
 8001fce:	d121      	bne.n	8002014 <main+0x5fc>
	  	  {
	  		  nema17_korak_1_mm(0);
 8001fd0:	2000      	movs	r0, #0
 8001fd2:	f7ff fac1 	bl	8001558 <nema17_korak_1_mm>

	  		  z0_tren++;	// promjena z koordinate
 8001fd6:	edd7 7a02 	vldr	s15, [r7, #8]
 8001fda:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001fde:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001fe2:	edc7 7a02 	vstr	s15, [r7, #8]

	  		  broj_u_string((short)z0_tren,str,0,1);	// ispis promijenjene z koordinate
 8001fe6:	edd7 7a02 	vldr	s15, [r7, #8]
 8001fea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fee:	ee17 3a90 	vmov	r3, s15
 8001ff2:	b218      	sxth	r0, r3
 8001ff4:	f107 011c 	add.w	r1, r7, #28
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	f7ff f8cc 	bl	8001198 <broj_u_string>
	  		  lcd_string(str,2);
 8002000:	f107 031c 	add.w	r3, r7, #28
 8002004:	2102      	movs	r1, #2
 8002006:	4618      	mov	r0, r3
 8002008:	f7ff f9e0 	bl	80013cc <lcd_string>

	  		  zastava = 0;
 800200c:	4b18      	ldr	r3, [pc, #96]	@ (8002070 <main+0x658>)
 800200e:	2200      	movs	r2, #0
 8002010:	701a      	strb	r2, [r3, #0]
 8002012:	e59c      	b.n	8001b4e <main+0x136>
	  	  }
	  	  else if (zastava == 5)	// pomak tereta za 1 milimetar prema dolje
 8002014:	4b16      	ldr	r3, [pc, #88]	@ (8002070 <main+0x658>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	2b05      	cmp	r3, #5
 800201a:	f47f ad98 	bne.w	8001b4e <main+0x136>
	  	  {
	  		  nema17_korak_1_mm(1);
 800201e:	2001      	movs	r0, #1
 8002020:	f7ff fa9a 	bl	8001558 <nema17_korak_1_mm>

	  		  z0_tren--;	// promjena z koordinate
 8002024:	edd7 7a02 	vldr	s15, [r7, #8]
 8002028:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800202c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002030:	edc7 7a02 	vstr	s15, [r7, #8]

	  		  broj_u_string((short)z0_tren,str,0,1);	// ispis promijenjene z koordinate
 8002034:	edd7 7a02 	vldr	s15, [r7, #8]
 8002038:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800203c:	ee17 3a90 	vmov	r3, s15
 8002040:	b218      	sxth	r0, r3
 8002042:	f107 011c 	add.w	r1, r7, #28
 8002046:	2301      	movs	r3, #1
 8002048:	2200      	movs	r2, #0
 800204a:	f7ff f8a5 	bl	8001198 <broj_u_string>
	  		  lcd_string(str,2);
 800204e:	f107 031c 	add.w	r3, r7, #28
 8002052:	2102      	movs	r1, #2
 8002054:	4618      	mov	r0, r3
 8002056:	f7ff f9b9 	bl	80013cc <lcd_string>

	  		  zastava = 0;
 800205a:	4b05      	ldr	r3, [pc, #20]	@ (8002070 <main+0x658>)
 800205c:	2200      	movs	r2, #0
 800205e:	701a      	strb	r2, [r3, #0]
	  	  if (zastava == 1)	// ulaz u automatski mod dizalice
 8002060:	e575      	b.n	8001b4e <main+0x136>
 8002062:	bf00      	nop
 8002064:	f3af 8000 	nop.w
 8002068:	94e4fef3 	.word	0x94e4fef3
 800206c:	3f91df25 	.word	0x3f91df25
 8002070:	20000246 	.word	0x20000246
 8002074:	42960000 	.word	0x42960000
 8002078:	42c80000 	.word	0x42c80000
 800207c:	43f50000 	.word	0x43f50000

08002080 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b094      	sub	sp, #80	@ 0x50
 8002084:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002086:	f107 031c 	add.w	r3, r7, #28
 800208a:	2234      	movs	r2, #52	@ 0x34
 800208c:	2100      	movs	r1, #0
 800208e:	4618      	mov	r0, r3
 8002090:	f003 feb3 	bl	8005dfa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002094:	f107 0308 	add.w	r3, r7, #8
 8002098:	2200      	movs	r2, #0
 800209a:	601a      	str	r2, [r3, #0]
 800209c:	605a      	str	r2, [r3, #4]
 800209e:	609a      	str	r2, [r3, #8]
 80020a0:	60da      	str	r2, [r3, #12]
 80020a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80020a4:	2300      	movs	r3, #0
 80020a6:	607b      	str	r3, [r7, #4]
 80020a8:	4b23      	ldr	r3, [pc, #140]	@ (8002138 <SystemClock_Config+0xb8>)
 80020aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ac:	4a22      	ldr	r2, [pc, #136]	@ (8002138 <SystemClock_Config+0xb8>)
 80020ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80020b4:	4b20      	ldr	r3, [pc, #128]	@ (8002138 <SystemClock_Config+0xb8>)
 80020b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020bc:	607b      	str	r3, [r7, #4]
 80020be:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80020c0:	2300      	movs	r3, #0
 80020c2:	603b      	str	r3, [r7, #0]
 80020c4:	4b1d      	ldr	r3, [pc, #116]	@ (800213c <SystemClock_Config+0xbc>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80020cc:	4a1b      	ldr	r2, [pc, #108]	@ (800213c <SystemClock_Config+0xbc>)
 80020ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020d2:	6013      	str	r3, [r2, #0]
 80020d4:	4b19      	ldr	r3, [pc, #100]	@ (800213c <SystemClock_Config+0xbc>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80020dc:	603b      	str	r3, [r7, #0]
 80020de:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80020e0:	2302      	movs	r3, #2
 80020e2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80020e4:	2301      	movs	r3, #1
 80020e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80020e8:	2310      	movs	r3, #16
 80020ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80020ec:	2300      	movs	r3, #0
 80020ee:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020f0:	f107 031c 	add.w	r3, r7, #28
 80020f4:	4618      	mov	r0, r3
 80020f6:	f001 fdbf 	bl	8003c78 <HAL_RCC_OscConfig>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8002100:	f000 f884 	bl	800220c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002104:	230f      	movs	r3, #15
 8002106:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002108:	2300      	movs	r3, #0
 800210a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800210c:	2300      	movs	r3, #0
 800210e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002110:	2300      	movs	r3, #0
 8002112:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002114:	2300      	movs	r3, #0
 8002116:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002118:	f107 0308 	add.w	r3, r7, #8
 800211c:	2100      	movs	r1, #0
 800211e:	4618      	mov	r0, r3
 8002120:	f001 fae6 	bl	80036f0 <HAL_RCC_ClockConfig>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800212a:	f000 f86f 	bl	800220c <Error_Handler>
  }
}
 800212e:	bf00      	nop
 8002130:	3750      	adds	r7, #80	@ 0x50
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	40023800 	.word	0x40023800
 800213c:	40007000 	.word	0x40007000

08002140 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	4603      	mov	r3, r0
 8002148:	80fb      	strh	r3, [r7, #6]
	pritisnut_pin = GPIO_Pin;	// saznaje koji je pin pokrenuo interrupt
 800214a:	4a07      	ldr	r2, [pc, #28]	@ (8002168 <HAL_GPIO_EXTI_Callback+0x28>)
 800214c:	88fb      	ldrh	r3, [r7, #6]
 800214e:	8013      	strh	r3, [r2, #0]

	__HAL_TIM_CLEAR_IT(&htim6,TIM_IT_UPDATE);	// micanje interrupta s poetka countera
 8002150:	4b06      	ldr	r3, [pc, #24]	@ (800216c <HAL_GPIO_EXTI_Callback+0x2c>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f06f 0201 	mvn.w	r2, #1
 8002158:	611a      	str	r2, [r3, #16]
	HAL_TIM_Base_Start_IT(&htim6);	// pokree counter
 800215a:	4804      	ldr	r0, [pc, #16]	@ (800216c <HAL_GPIO_EXTI_Callback+0x2c>)
 800215c:	f002 f87a 	bl	8004254 <HAL_TIM_Base_Start_IT>
}
 8002160:	bf00      	nop
 8002162:	3708      	adds	r7, #8
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	20000244 	.word	0x20000244
 800216c:	2000024c 	.word	0x2000024c

08002170 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM6)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a1e      	ldr	r2, [pc, #120]	@ (80021f8 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d136      	bne.n	80021f0 <HAL_TIM_PeriodElapsedCallback+0x80>
	{
		if (HAL_GPIO_ReadPin(GPIOC, pritisnut_pin) == GPIO_PIN_RESET)
 8002182:	4b1e      	ldr	r3, [pc, #120]	@ (80021fc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002184:	881b      	ldrh	r3, [r3, #0]
 8002186:	4619      	mov	r1, r3
 8002188:	481d      	ldr	r0, [pc, #116]	@ (8002200 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800218a:	f000 fdc9 	bl	8002d20 <HAL_GPIO_ReadPin>
 800218e:	4603      	mov	r3, r0
 8002190:	2b00      	cmp	r3, #0
 8002192:	d12a      	bne.n	80021ea <HAL_TIM_PeriodElapsedCallback+0x7a>
		{	// daje vrijednost zastavici ovisno o tome koji je pin pritisnut
			switch (pritisnut_pin)
 8002194:	4b19      	ldr	r3, [pc, #100]	@ (80021fc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002196:	881b      	ldrh	r3, [r3, #0]
 8002198:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800219c:	d021      	beq.n	80021e2 <HAL_TIM_PeriodElapsedCallback+0x72>
 800219e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021a2:	dc22      	bgt.n	80021ea <HAL_TIM_PeriodElapsedCallback+0x7a>
 80021a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021a8:	d017      	beq.n	80021da <HAL_TIM_PeriodElapsedCallback+0x6a>
 80021aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021ae:	dc1c      	bgt.n	80021ea <HAL_TIM_PeriodElapsedCallback+0x7a>
 80021b0:	2b80      	cmp	r3, #128	@ 0x80
 80021b2:	d00e      	beq.n	80021d2 <HAL_TIM_PeriodElapsedCallback+0x62>
 80021b4:	2b80      	cmp	r3, #128	@ 0x80
 80021b6:	dc18      	bgt.n	80021ea <HAL_TIM_PeriodElapsedCallback+0x7a>
 80021b8:	2b20      	cmp	r3, #32
 80021ba:	d002      	beq.n	80021c2 <HAL_TIM_PeriodElapsedCallback+0x52>
 80021bc:	2b40      	cmp	r3, #64	@ 0x40
 80021be:	d004      	beq.n	80021ca <HAL_TIM_PeriodElapsedCallback+0x5a>
 80021c0:	e013      	b.n	80021ea <HAL_TIM_PeriodElapsedCallback+0x7a>
			{
				case (GPIO_PIN_5): zastava = 1; break;
 80021c2:	4b10      	ldr	r3, [pc, #64]	@ (8002204 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80021c4:	2201      	movs	r2, #1
 80021c6:	701a      	strb	r2, [r3, #0]
 80021c8:	e00f      	b.n	80021ea <HAL_TIM_PeriodElapsedCallback+0x7a>
				case (GPIO_PIN_6): zastava = 2; break;
 80021ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002204 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80021cc:	2202      	movs	r2, #2
 80021ce:	701a      	strb	r2, [r3, #0]
 80021d0:	e00b      	b.n	80021ea <HAL_TIM_PeriodElapsedCallback+0x7a>
				case (GPIO_PIN_7): zastava = 3; break;
 80021d2:	4b0c      	ldr	r3, [pc, #48]	@ (8002204 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80021d4:	2203      	movs	r2, #3
 80021d6:	701a      	strb	r2, [r3, #0]
 80021d8:	e007      	b.n	80021ea <HAL_TIM_PeriodElapsedCallback+0x7a>
				case (GPIO_PIN_8): zastava = 4; break;
 80021da:	4b0a      	ldr	r3, [pc, #40]	@ (8002204 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80021dc:	2204      	movs	r2, #4
 80021de:	701a      	strb	r2, [r3, #0]
 80021e0:	e003      	b.n	80021ea <HAL_TIM_PeriodElapsedCallback+0x7a>
				case (GPIO_PIN_9): zastava = 5; break;
 80021e2:	4b08      	ldr	r3, [pc, #32]	@ (8002204 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80021e4:	2205      	movs	r2, #5
 80021e6:	701a      	strb	r2, [r3, #0]
 80021e8:	bf00      	nop
			}
		}
		HAL_TIM_Base_Stop_IT(&htim6);	// zaustavlja counter
 80021ea:	4807      	ldr	r0, [pc, #28]	@ (8002208 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80021ec:	f002 f8a2 	bl	8004334 <HAL_TIM_Base_Stop_IT>
	}
}
 80021f0:	bf00      	nop
 80021f2:	3708      	adds	r7, #8
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	40001000 	.word	0x40001000
 80021fc:	20000244 	.word	0x20000244
 8002200:	40020800 	.word	0x40020800
 8002204:	20000246 	.word	0x20000246
 8002208:	2000024c 	.word	0x2000024c

0800220c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002210:	b672      	cpsid	i
}
 8002212:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002214:	bf00      	nop
 8002216:	e7fd      	b.n	8002214 <Error_Handler+0x8>

08002218 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800221e:	2300      	movs	r3, #0
 8002220:	607b      	str	r3, [r7, #4]
 8002222:	4b10      	ldr	r3, [pc, #64]	@ (8002264 <HAL_MspInit+0x4c>)
 8002224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002226:	4a0f      	ldr	r2, [pc, #60]	@ (8002264 <HAL_MspInit+0x4c>)
 8002228:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800222c:	6453      	str	r3, [r2, #68]	@ 0x44
 800222e:	4b0d      	ldr	r3, [pc, #52]	@ (8002264 <HAL_MspInit+0x4c>)
 8002230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002232:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002236:	607b      	str	r3, [r7, #4]
 8002238:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800223a:	2300      	movs	r3, #0
 800223c:	603b      	str	r3, [r7, #0]
 800223e:	4b09      	ldr	r3, [pc, #36]	@ (8002264 <HAL_MspInit+0x4c>)
 8002240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002242:	4a08      	ldr	r2, [pc, #32]	@ (8002264 <HAL_MspInit+0x4c>)
 8002244:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002248:	6413      	str	r3, [r2, #64]	@ 0x40
 800224a:	4b06      	ldr	r3, [pc, #24]	@ (8002264 <HAL_MspInit+0x4c>)
 800224c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800224e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002252:	603b      	str	r3, [r7, #0]
 8002254:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002256:	bf00      	nop
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	40023800 	.word	0x40023800

08002268 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800226c:	bf00      	nop
 800226e:	e7fd      	b.n	800226c <NMI_Handler+0x4>

08002270 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002274:	bf00      	nop
 8002276:	e7fd      	b.n	8002274 <HardFault_Handler+0x4>

08002278 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800227c:	bf00      	nop
 800227e:	e7fd      	b.n	800227c <MemManage_Handler+0x4>

08002280 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002284:	bf00      	nop
 8002286:	e7fd      	b.n	8002284 <BusFault_Handler+0x4>

08002288 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800228c:	bf00      	nop
 800228e:	e7fd      	b.n	800228c <UsageFault_Handler+0x4>

08002290 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002294:	bf00      	nop
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr

0800229e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800229e:	b480      	push	{r7}
 80022a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022a2:	bf00      	nop
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022b0:	bf00      	nop
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr

080022ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022ba:	b580      	push	{r7, lr}
 80022bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022be:	f000 fa45 	bl	800274c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022c2:	bf00      	nop
 80022c4:	bd80      	pop	{r7, pc}

080022c6 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80022c6:	b580      	push	{r7, lr}
 80022c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80022ca:	2020      	movs	r0, #32
 80022cc:	f000 fd5a 	bl	8002d84 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80022d0:	2040      	movs	r0, #64	@ 0x40
 80022d2:	f000 fd57 	bl	8002d84 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80022d6:	2080      	movs	r0, #128	@ 0x80
 80022d8:	f000 fd54 	bl	8002d84 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80022dc:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80022e0:	f000 fd50 	bl	8002d84 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 80022e4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80022e8:	f000 fd4c 	bl	8002d84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80022ec:	bf00      	nop
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80022f4:	4802      	ldr	r0, [pc, #8]	@ (8002300 <TIM6_DAC_IRQHandler+0x10>)
 80022f6:	f002 f84c 	bl	8004392 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80022fa:	bf00      	nop
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	2000024c 	.word	0x2000024c

08002304 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  return 1;
 8002308:	2301      	movs	r3, #1
}
 800230a:	4618      	mov	r0, r3
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr

08002314 <_kill>:

int _kill(int pid, int sig)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
 800231c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800231e:	f003 fdbf 	bl	8005ea0 <__errno>
 8002322:	4603      	mov	r3, r0
 8002324:	2216      	movs	r2, #22
 8002326:	601a      	str	r2, [r3, #0]
  return -1;
 8002328:	f04f 33ff 	mov.w	r3, #4294967295
}
 800232c:	4618      	mov	r0, r3
 800232e:	3708      	adds	r7, #8
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}

08002334 <_exit>:

void _exit (int status)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800233c:	f04f 31ff 	mov.w	r1, #4294967295
 8002340:	6878      	ldr	r0, [r7, #4]
 8002342:	f7ff ffe7 	bl	8002314 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002346:	bf00      	nop
 8002348:	e7fd      	b.n	8002346 <_exit+0x12>

0800234a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800234a:	b580      	push	{r7, lr}
 800234c:	b086      	sub	sp, #24
 800234e:	af00      	add	r7, sp, #0
 8002350:	60f8      	str	r0, [r7, #12]
 8002352:	60b9      	str	r1, [r7, #8]
 8002354:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002356:	2300      	movs	r3, #0
 8002358:	617b      	str	r3, [r7, #20]
 800235a:	e00a      	b.n	8002372 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800235c:	f7fe fefe 	bl	800115c <__io_getchar>
 8002360:	4601      	mov	r1, r0
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	1c5a      	adds	r2, r3, #1
 8002366:	60ba      	str	r2, [r7, #8]
 8002368:	b2ca      	uxtb	r2, r1
 800236a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	3301      	adds	r3, #1
 8002370:	617b      	str	r3, [r7, #20]
 8002372:	697a      	ldr	r2, [r7, #20]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	429a      	cmp	r2, r3
 8002378:	dbf0      	blt.n	800235c <_read+0x12>
  }

  return len;
 800237a:	687b      	ldr	r3, [r7, #4]
}
 800237c:	4618      	mov	r0, r3
 800237e:	3718      	adds	r7, #24
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}

08002384 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b086      	sub	sp, #24
 8002388:	af00      	add	r7, sp, #0
 800238a:	60f8      	str	r0, [r7, #12]
 800238c:	60b9      	str	r1, [r7, #8]
 800238e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002390:	2300      	movs	r3, #0
 8002392:	617b      	str	r3, [r7, #20]
 8002394:	e009      	b.n	80023aa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	1c5a      	adds	r2, r3, #1
 800239a:	60ba      	str	r2, [r7, #8]
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	4618      	mov	r0, r3
 80023a0:	f7fe feca 	bl	8001138 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	3301      	adds	r3, #1
 80023a8:	617b      	str	r3, [r7, #20]
 80023aa:	697a      	ldr	r2, [r7, #20]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	429a      	cmp	r2, r3
 80023b0:	dbf1      	blt.n	8002396 <_write+0x12>
  }
  return len;
 80023b2:	687b      	ldr	r3, [r7, #4]
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3718      	adds	r7, #24
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}

080023bc <_close>:

int _close(int file)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80023c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	370c      	adds	r7, #12
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023e4:	605a      	str	r2, [r3, #4]
  return 0;
 80023e6:	2300      	movs	r3, #0
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr

080023f4 <_isatty>:

int _isatty(int file)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023fc:	2301      	movs	r3, #1
}
 80023fe:	4618      	mov	r0, r3
 8002400:	370c      	adds	r7, #12
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr

0800240a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800240a:	b480      	push	{r7}
 800240c:	b085      	sub	sp, #20
 800240e:	af00      	add	r7, sp, #0
 8002410:	60f8      	str	r0, [r7, #12]
 8002412:	60b9      	str	r1, [r7, #8]
 8002414:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002416:	2300      	movs	r3, #0
}
 8002418:	4618      	mov	r0, r3
 800241a:	3714      	adds	r7, #20
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr

08002424 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b086      	sub	sp, #24
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800242c:	4a14      	ldr	r2, [pc, #80]	@ (8002480 <_sbrk+0x5c>)
 800242e:	4b15      	ldr	r3, [pc, #84]	@ (8002484 <_sbrk+0x60>)
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002438:	4b13      	ldr	r3, [pc, #76]	@ (8002488 <_sbrk+0x64>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d102      	bne.n	8002446 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002440:	4b11      	ldr	r3, [pc, #68]	@ (8002488 <_sbrk+0x64>)
 8002442:	4a12      	ldr	r2, [pc, #72]	@ (800248c <_sbrk+0x68>)
 8002444:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002446:	4b10      	ldr	r3, [pc, #64]	@ (8002488 <_sbrk+0x64>)
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4413      	add	r3, r2
 800244e:	693a      	ldr	r2, [r7, #16]
 8002450:	429a      	cmp	r2, r3
 8002452:	d207      	bcs.n	8002464 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002454:	f003 fd24 	bl	8005ea0 <__errno>
 8002458:	4603      	mov	r3, r0
 800245a:	220c      	movs	r2, #12
 800245c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800245e:	f04f 33ff 	mov.w	r3, #4294967295
 8002462:	e009      	b.n	8002478 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002464:	4b08      	ldr	r3, [pc, #32]	@ (8002488 <_sbrk+0x64>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800246a:	4b07      	ldr	r3, [pc, #28]	@ (8002488 <_sbrk+0x64>)
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	4413      	add	r3, r2
 8002472:	4a05      	ldr	r2, [pc, #20]	@ (8002488 <_sbrk+0x64>)
 8002474:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002476:	68fb      	ldr	r3, [r7, #12]
}
 8002478:	4618      	mov	r0, r3
 800247a:	3718      	adds	r7, #24
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	20020000 	.word	0x20020000
 8002484:	00000400 	.word	0x00000400
 8002488:	20000248 	.word	0x20000248
 800248c:	20000430 	.word	0x20000430

08002490 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002494:	4b06      	ldr	r3, [pc, #24]	@ (80024b0 <SystemInit+0x20>)
 8002496:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800249a:	4a05      	ldr	r2, [pc, #20]	@ (80024b0 <SystemInit+0x20>)
 800249c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80024a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024a4:	bf00      	nop
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	e000ed00 	.word	0xe000ed00

080024b4 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024ba:	463b      	mov	r3, r7
 80024bc:	2200      	movs	r2, #0
 80024be:	601a      	str	r2, [r3, #0]
 80024c0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6; // koristenje TIM6 za debounce
 80024c2:	4b15      	ldr	r3, [pc, #84]	@ (8002518 <MX_TIM6_Init+0x64>)
 80024c4:	4a15      	ldr	r2, [pc, #84]	@ (800251c <MX_TIM6_Init+0x68>)
 80024c6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 15999; // prescaler koji postavlja frek. na 1 kHz
 80024c8:	4b13      	ldr	r3, [pc, #76]	@ (8002518 <MX_TIM6_Init+0x64>)
 80024ca:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 80024ce:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP; // counter broji prema gore
 80024d0:	4b11      	ldr	r3, [pc, #68]	@ (8002518 <MX_TIM6_Init+0x64>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99; // period countera je 100 ms uz zadanu frekvenciju
 80024d6:	4b10      	ldr	r3, [pc, #64]	@ (8002518 <MX_TIM6_Init+0x64>)
 80024d8:	2263      	movs	r2, #99	@ 0x63
 80024da:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024dc:	4b0e      	ldr	r3, [pc, #56]	@ (8002518 <MX_TIM6_Init+0x64>)
 80024de:	2200      	movs	r2, #0
 80024e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80024e2:	480d      	ldr	r0, [pc, #52]	@ (8002518 <MX_TIM6_Init+0x64>)
 80024e4:	f001 fe66 	bl	80041b4 <HAL_TIM_Base_Init>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80024ee:	f7ff fe8d 	bl	800220c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024f2:	2300      	movs	r3, #0
 80024f4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024f6:	2300      	movs	r3, #0
 80024f8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80024fa:	463b      	mov	r3, r7
 80024fc:	4619      	mov	r1, r3
 80024fe:	4806      	ldr	r0, [pc, #24]	@ (8002518 <MX_TIM6_Init+0x64>)
 8002500:	f002 f90c 	bl	800471c <HAL_TIMEx_MasterConfigSynchronization>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d001      	beq.n	800250e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800250a:	f7ff fe7f 	bl	800220c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800250e:	bf00      	nop
 8002510:	3708      	adds	r7, #8
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	2000024c 	.word	0x2000024c
 800251c:	40001000 	.word	0x40001000

08002520 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b084      	sub	sp, #16
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a0e      	ldr	r2, [pc, #56]	@ (8002568 <HAL_TIM_Base_MspInit+0x48>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d115      	bne.n	800255e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002532:	2300      	movs	r3, #0
 8002534:	60fb      	str	r3, [r7, #12]
 8002536:	4b0d      	ldr	r3, [pc, #52]	@ (800256c <HAL_TIM_Base_MspInit+0x4c>)
 8002538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800253a:	4a0c      	ldr	r2, [pc, #48]	@ (800256c <HAL_TIM_Base_MspInit+0x4c>)
 800253c:	f043 0310 	orr.w	r3, r3, #16
 8002540:	6413      	str	r3, [r2, #64]	@ 0x40
 8002542:	4b0a      	ldr	r3, [pc, #40]	@ (800256c <HAL_TIM_Base_MspInit+0x4c>)
 8002544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002546:	f003 0310 	and.w	r3, r3, #16
 800254a:	60fb      	str	r3, [r7, #12]
 800254c:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 3, 0);
 800254e:	2200      	movs	r2, #0
 8002550:	2103      	movs	r1, #3
 8002552:	2036      	movs	r0, #54	@ 0x36
 8002554:	f000 fa19 	bl	800298a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002558:	2036      	movs	r0, #54	@ 0x36
 800255a:	f000 fa32 	bl	80029c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800255e:	bf00      	nop
 8002560:	3710      	adds	r7, #16
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	40001000 	.word	0x40001000
 800256c:	40023800 	.word	0x40023800

08002570 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2; // koritenje USART 2
 8002574:	4b11      	ldr	r3, [pc, #68]	@ (80025bc <MX_USART2_UART_Init+0x4c>)
 8002576:	4a12      	ldr	r2, [pc, #72]	@ (80025c0 <MX_USART2_UART_Init+0x50>)
 8002578:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600; // Baud je 9600 bit/s
 800257a:	4b10      	ldr	r3, [pc, #64]	@ (80025bc <MX_USART2_UART_Init+0x4c>)
 800257c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002580:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B; // duljina rijei je 8 bitova
 8002582:	4b0e      	ldr	r3, [pc, #56]	@ (80025bc <MX_USART2_UART_Init+0x4c>)
 8002584:	2200      	movs	r2, #0
 8002586:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1; // jedan bit za prekid
 8002588:	4b0c      	ldr	r3, [pc, #48]	@ (80025bc <MX_USART2_UART_Init+0x4c>)
 800258a:	2200      	movs	r2, #0
 800258c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE; // nema pariteta
 800258e:	4b0b      	ldr	r3, [pc, #44]	@ (80025bc <MX_USART2_UART_Init+0x4c>)
 8002590:	2200      	movs	r2, #0
 8002592:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX; // dvosmjerna komunikacija
 8002594:	4b09      	ldr	r3, [pc, #36]	@ (80025bc <MX_USART2_UART_Init+0x4c>)
 8002596:	220c      	movs	r2, #12
 8002598:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800259a:	4b08      	ldr	r3, [pc, #32]	@ (80025bc <MX_USART2_UART_Init+0x4c>)
 800259c:	2200      	movs	r2, #0
 800259e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80025a0:	4b06      	ldr	r3, [pc, #24]	@ (80025bc <MX_USART2_UART_Init+0x4c>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80025a6:	4805      	ldr	r0, [pc, #20]	@ (80025bc <MX_USART2_UART_Init+0x4c>)
 80025a8:	f002 f948 	bl	800483c <HAL_UART_Init>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80025b2:	f7ff fe2b 	bl	800220c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80025b6:	bf00      	nop
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	20000294 	.word	0x20000294
 80025c0:	40004400 	.word	0x40004400

080025c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b08a      	sub	sp, #40	@ 0x28
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025cc:	f107 0314 	add.w	r3, r7, #20
 80025d0:	2200      	movs	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]
 80025d4:	605a      	str	r2, [r3, #4]
 80025d6:	609a      	str	r2, [r3, #8]
 80025d8:	60da      	str	r2, [r3, #12]
 80025da:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a19      	ldr	r2, [pc, #100]	@ (8002648 <HAL_UART_MspInit+0x84>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d12b      	bne.n	800263e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80025e6:	2300      	movs	r3, #0
 80025e8:	613b      	str	r3, [r7, #16]
 80025ea:	4b18      	ldr	r3, [pc, #96]	@ (800264c <HAL_UART_MspInit+0x88>)
 80025ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ee:	4a17      	ldr	r2, [pc, #92]	@ (800264c <HAL_UART_MspInit+0x88>)
 80025f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80025f6:	4b15      	ldr	r3, [pc, #84]	@ (800264c <HAL_UART_MspInit+0x88>)
 80025f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025fe:	613b      	str	r3, [r7, #16]
 8002600:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002602:	2300      	movs	r3, #0
 8002604:	60fb      	str	r3, [r7, #12]
 8002606:	4b11      	ldr	r3, [pc, #68]	@ (800264c <HAL_UART_MspInit+0x88>)
 8002608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260a:	4a10      	ldr	r2, [pc, #64]	@ (800264c <HAL_UART_MspInit+0x88>)
 800260c:	f043 0301 	orr.w	r3, r3, #1
 8002610:	6313      	str	r3, [r2, #48]	@ 0x30
 8002612:	4b0e      	ldr	r3, [pc, #56]	@ (800264c <HAL_UART_MspInit+0x88>)
 8002614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002616:	f003 0301 	and.w	r3, r3, #1
 800261a:	60fb      	str	r3, [r7, #12]
 800261c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3; // korsti pinove PA2 i PA3
 800261e:	230c      	movs	r3, #12
 8002620:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; // Push-Pull mod
 8002622:	2302      	movs	r3, #2
 8002624:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL; // nema otpornika prema 3.3 V ili GND
 8002626:	2300      	movs	r3, #0
 8002628:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; // visoka frekvencija
 800262a:	2303      	movs	r3, #3
 800262c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800262e:	2307      	movs	r3, #7
 8002630:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002632:	f107 0314 	add.w	r3, r7, #20
 8002636:	4619      	mov	r1, r3
 8002638:	4805      	ldr	r0, [pc, #20]	@ (8002650 <HAL_UART_MspInit+0x8c>)
 800263a:	f000 f9dd 	bl	80029f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800263e:	bf00      	nop
 8002640:	3728      	adds	r7, #40	@ 0x28
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	40004400 	.word	0x40004400
 800264c:	40023800 	.word	0x40023800
 8002650:	40020000 	.word	0x40020000

08002654 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002654:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800268c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002658:	f7ff ff1a 	bl	8002490 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800265c:	480c      	ldr	r0, [pc, #48]	@ (8002690 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800265e:	490d      	ldr	r1, [pc, #52]	@ (8002694 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002660:	4a0d      	ldr	r2, [pc, #52]	@ (8002698 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002662:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002664:	e002      	b.n	800266c <LoopCopyDataInit>

08002666 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002666:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002668:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800266a:	3304      	adds	r3, #4

0800266c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800266c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800266e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002670:	d3f9      	bcc.n	8002666 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002672:	4a0a      	ldr	r2, [pc, #40]	@ (800269c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002674:	4c0a      	ldr	r4, [pc, #40]	@ (80026a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002676:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002678:	e001      	b.n	800267e <LoopFillZerobss>

0800267a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800267a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800267c:	3204      	adds	r2, #4

0800267e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800267e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002680:	d3fb      	bcc.n	800267a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002682:	f003 fc13 	bl	8005eac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002686:	f7ff f9c7 	bl	8001a18 <main>
  bx  lr    
 800268a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800268c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002690:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002694:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002698:	0800a3ec 	.word	0x0800a3ec
  ldr r2, =_sbss
 800269c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80026a0:	2000042c 	.word	0x2000042c

080026a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026a4:	e7fe      	b.n	80026a4 <ADC_IRQHandler>
	...

080026a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026ac:	4b0e      	ldr	r3, [pc, #56]	@ (80026e8 <HAL_Init+0x40>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a0d      	ldr	r2, [pc, #52]	@ (80026e8 <HAL_Init+0x40>)
 80026b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026b8:	4b0b      	ldr	r3, [pc, #44]	@ (80026e8 <HAL_Init+0x40>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a0a      	ldr	r2, [pc, #40]	@ (80026e8 <HAL_Init+0x40>)
 80026be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026c4:	4b08      	ldr	r3, [pc, #32]	@ (80026e8 <HAL_Init+0x40>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a07      	ldr	r2, [pc, #28]	@ (80026e8 <HAL_Init+0x40>)
 80026ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026d0:	2003      	movs	r0, #3
 80026d2:	f000 f94f 	bl	8002974 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026d6:	200f      	movs	r0, #15
 80026d8:	f000 f808 	bl	80026ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026dc:	f7ff fd9c 	bl	8002218 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026e0:	2300      	movs	r3, #0
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	40023c00 	.word	0x40023c00

080026ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026f4:	4b12      	ldr	r3, [pc, #72]	@ (8002740 <HAL_InitTick+0x54>)
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	4b12      	ldr	r3, [pc, #72]	@ (8002744 <HAL_InitTick+0x58>)
 80026fa:	781b      	ldrb	r3, [r3, #0]
 80026fc:	4619      	mov	r1, r3
 80026fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002702:	fbb3 f3f1 	udiv	r3, r3, r1
 8002706:	fbb2 f3f3 	udiv	r3, r2, r3
 800270a:	4618      	mov	r0, r3
 800270c:	f000 f967 	bl	80029de <HAL_SYSTICK_Config>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d001      	beq.n	800271a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e00e      	b.n	8002738 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2b0f      	cmp	r3, #15
 800271e:	d80a      	bhi.n	8002736 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002720:	2200      	movs	r2, #0
 8002722:	6879      	ldr	r1, [r7, #4]
 8002724:	f04f 30ff 	mov.w	r0, #4294967295
 8002728:	f000 f92f 	bl	800298a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800272c:	4a06      	ldr	r2, [pc, #24]	@ (8002748 <HAL_InitTick+0x5c>)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002732:	2300      	movs	r3, #0
 8002734:	e000      	b.n	8002738 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
}
 8002738:	4618      	mov	r0, r3
 800273a:	3708      	adds	r7, #8
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	20000000 	.word	0x20000000
 8002744:	20000008 	.word	0x20000008
 8002748:	20000004 	.word	0x20000004

0800274c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002750:	4b06      	ldr	r3, [pc, #24]	@ (800276c <HAL_IncTick+0x20>)
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	461a      	mov	r2, r3
 8002756:	4b06      	ldr	r3, [pc, #24]	@ (8002770 <HAL_IncTick+0x24>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4413      	add	r3, r2
 800275c:	4a04      	ldr	r2, [pc, #16]	@ (8002770 <HAL_IncTick+0x24>)
 800275e:	6013      	str	r3, [r2, #0]
}
 8002760:	bf00      	nop
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
 800276a:	bf00      	nop
 800276c:	20000008 	.word	0x20000008
 8002770:	200002dc 	.word	0x200002dc

08002774 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0
  return uwTick;
 8002778:	4b03      	ldr	r3, [pc, #12]	@ (8002788 <HAL_GetTick+0x14>)
 800277a:	681b      	ldr	r3, [r3, #0]
}
 800277c:	4618      	mov	r0, r3
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	200002dc 	.word	0x200002dc

0800278c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002794:	f7ff ffee 	bl	8002774 <HAL_GetTick>
 8002798:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027a4:	d005      	beq.n	80027b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027a6:	4b0a      	ldr	r3, [pc, #40]	@ (80027d0 <HAL_Delay+0x44>)
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	461a      	mov	r2, r3
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	4413      	add	r3, r2
 80027b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80027b2:	bf00      	nop
 80027b4:	f7ff ffde 	bl	8002774 <HAL_GetTick>
 80027b8:	4602      	mov	r2, r0
 80027ba:	68bb      	ldr	r3, [r7, #8]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	68fa      	ldr	r2, [r7, #12]
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d8f7      	bhi.n	80027b4 <HAL_Delay+0x28>
  {
  }
}
 80027c4:	bf00      	nop
 80027c6:	bf00      	nop
 80027c8:	3710      	adds	r7, #16
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	20000008 	.word	0x20000008

080027d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b085      	sub	sp, #20
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f003 0307 	and.w	r3, r3, #7
 80027e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002818 <__NVIC_SetPriorityGrouping+0x44>)
 80027e6:	68db      	ldr	r3, [r3, #12]
 80027e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027ea:	68ba      	ldr	r2, [r7, #8]
 80027ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027f0:	4013      	ands	r3, r2
 80027f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002800:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002804:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002806:	4a04      	ldr	r2, [pc, #16]	@ (8002818 <__NVIC_SetPriorityGrouping+0x44>)
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	60d3      	str	r3, [r2, #12]
}
 800280c:	bf00      	nop
 800280e:	3714      	adds	r7, #20
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr
 8002818:	e000ed00 	.word	0xe000ed00

0800281c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800281c:	b480      	push	{r7}
 800281e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002820:	4b04      	ldr	r3, [pc, #16]	@ (8002834 <__NVIC_GetPriorityGrouping+0x18>)
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	0a1b      	lsrs	r3, r3, #8
 8002826:	f003 0307 	and.w	r3, r3, #7
}
 800282a:	4618      	mov	r0, r3
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr
 8002834:	e000ed00 	.word	0xe000ed00

08002838 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002838:	b480      	push	{r7}
 800283a:	b083      	sub	sp, #12
 800283c:	af00      	add	r7, sp, #0
 800283e:	4603      	mov	r3, r0
 8002840:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002846:	2b00      	cmp	r3, #0
 8002848:	db0b      	blt.n	8002862 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800284a:	79fb      	ldrb	r3, [r7, #7]
 800284c:	f003 021f 	and.w	r2, r3, #31
 8002850:	4907      	ldr	r1, [pc, #28]	@ (8002870 <__NVIC_EnableIRQ+0x38>)
 8002852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002856:	095b      	lsrs	r3, r3, #5
 8002858:	2001      	movs	r0, #1
 800285a:	fa00 f202 	lsl.w	r2, r0, r2
 800285e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002862:	bf00      	nop
 8002864:	370c      	adds	r7, #12
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr
 800286e:	bf00      	nop
 8002870:	e000e100 	.word	0xe000e100

08002874 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	4603      	mov	r3, r0
 800287c:	6039      	str	r1, [r7, #0]
 800287e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002880:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002884:	2b00      	cmp	r3, #0
 8002886:	db0a      	blt.n	800289e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	b2da      	uxtb	r2, r3
 800288c:	490c      	ldr	r1, [pc, #48]	@ (80028c0 <__NVIC_SetPriority+0x4c>)
 800288e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002892:	0112      	lsls	r2, r2, #4
 8002894:	b2d2      	uxtb	r2, r2
 8002896:	440b      	add	r3, r1
 8002898:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800289c:	e00a      	b.n	80028b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	b2da      	uxtb	r2, r3
 80028a2:	4908      	ldr	r1, [pc, #32]	@ (80028c4 <__NVIC_SetPriority+0x50>)
 80028a4:	79fb      	ldrb	r3, [r7, #7]
 80028a6:	f003 030f 	and.w	r3, r3, #15
 80028aa:	3b04      	subs	r3, #4
 80028ac:	0112      	lsls	r2, r2, #4
 80028ae:	b2d2      	uxtb	r2, r2
 80028b0:	440b      	add	r3, r1
 80028b2:	761a      	strb	r2, [r3, #24]
}
 80028b4:	bf00      	nop
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr
 80028c0:	e000e100 	.word	0xe000e100
 80028c4:	e000ed00 	.word	0xe000ed00

080028c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b089      	sub	sp, #36	@ 0x24
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	60f8      	str	r0, [r7, #12]
 80028d0:	60b9      	str	r1, [r7, #8]
 80028d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	f003 0307 	and.w	r3, r3, #7
 80028da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	f1c3 0307 	rsb	r3, r3, #7
 80028e2:	2b04      	cmp	r3, #4
 80028e4:	bf28      	it	cs
 80028e6:	2304      	movcs	r3, #4
 80028e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	3304      	adds	r3, #4
 80028ee:	2b06      	cmp	r3, #6
 80028f0:	d902      	bls.n	80028f8 <NVIC_EncodePriority+0x30>
 80028f2:	69fb      	ldr	r3, [r7, #28]
 80028f4:	3b03      	subs	r3, #3
 80028f6:	e000      	b.n	80028fa <NVIC_EncodePriority+0x32>
 80028f8:	2300      	movs	r3, #0
 80028fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002900:	69bb      	ldr	r3, [r7, #24]
 8002902:	fa02 f303 	lsl.w	r3, r2, r3
 8002906:	43da      	mvns	r2, r3
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	401a      	ands	r2, r3
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002910:	f04f 31ff 	mov.w	r1, #4294967295
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	fa01 f303 	lsl.w	r3, r1, r3
 800291a:	43d9      	mvns	r1, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002920:	4313      	orrs	r3, r2
         );
}
 8002922:	4618      	mov	r0, r3
 8002924:	3724      	adds	r7, #36	@ 0x24
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr
	...

08002930 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	3b01      	subs	r3, #1
 800293c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002940:	d301      	bcc.n	8002946 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002942:	2301      	movs	r3, #1
 8002944:	e00f      	b.n	8002966 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002946:	4a0a      	ldr	r2, [pc, #40]	@ (8002970 <SysTick_Config+0x40>)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	3b01      	subs	r3, #1
 800294c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800294e:	210f      	movs	r1, #15
 8002950:	f04f 30ff 	mov.w	r0, #4294967295
 8002954:	f7ff ff8e 	bl	8002874 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002958:	4b05      	ldr	r3, [pc, #20]	@ (8002970 <SysTick_Config+0x40>)
 800295a:	2200      	movs	r2, #0
 800295c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800295e:	4b04      	ldr	r3, [pc, #16]	@ (8002970 <SysTick_Config+0x40>)
 8002960:	2207      	movs	r2, #7
 8002962:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002964:	2300      	movs	r3, #0
}
 8002966:	4618      	mov	r0, r3
 8002968:	3708      	adds	r7, #8
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	e000e010 	.word	0xe000e010

08002974 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800297c:	6878      	ldr	r0, [r7, #4]
 800297e:	f7ff ff29 	bl	80027d4 <__NVIC_SetPriorityGrouping>
}
 8002982:	bf00      	nop
 8002984:	3708      	adds	r7, #8
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}

0800298a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800298a:	b580      	push	{r7, lr}
 800298c:	b086      	sub	sp, #24
 800298e:	af00      	add	r7, sp, #0
 8002990:	4603      	mov	r3, r0
 8002992:	60b9      	str	r1, [r7, #8]
 8002994:	607a      	str	r2, [r7, #4]
 8002996:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002998:	2300      	movs	r3, #0
 800299a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800299c:	f7ff ff3e 	bl	800281c <__NVIC_GetPriorityGrouping>
 80029a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	68b9      	ldr	r1, [r7, #8]
 80029a6:	6978      	ldr	r0, [r7, #20]
 80029a8:	f7ff ff8e 	bl	80028c8 <NVIC_EncodePriority>
 80029ac:	4602      	mov	r2, r0
 80029ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029b2:	4611      	mov	r1, r2
 80029b4:	4618      	mov	r0, r3
 80029b6:	f7ff ff5d 	bl	8002874 <__NVIC_SetPriority>
}
 80029ba:	bf00      	nop
 80029bc:	3718      	adds	r7, #24
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}

080029c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029c2:	b580      	push	{r7, lr}
 80029c4:	b082      	sub	sp, #8
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	4603      	mov	r3, r0
 80029ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7ff ff31 	bl	8002838 <__NVIC_EnableIRQ>
}
 80029d6:	bf00      	nop
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}

080029de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029de:	b580      	push	{r7, lr}
 80029e0:	b082      	sub	sp, #8
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f7ff ffa2 	bl	8002930 <SysTick_Config>
 80029ec:	4603      	mov	r3, r0
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3708      	adds	r7, #8
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
	...

080029f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b089      	sub	sp, #36	@ 0x24
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a02:	2300      	movs	r3, #0
 8002a04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a06:	2300      	movs	r3, #0
 8002a08:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a0e:	2300      	movs	r3, #0
 8002a10:	61fb      	str	r3, [r7, #28]
 8002a12:	e165      	b.n	8002ce0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a14:	2201      	movs	r2, #1
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	697a      	ldr	r2, [r7, #20]
 8002a24:	4013      	ands	r3, r2
 8002a26:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a28:	693a      	ldr	r2, [r7, #16]
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	f040 8154 	bne.w	8002cda <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	f003 0303 	and.w	r3, r3, #3
 8002a3a:	2b01      	cmp	r3, #1
 8002a3c:	d005      	beq.n	8002a4a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a46:	2b02      	cmp	r3, #2
 8002a48:	d130      	bne.n	8002aac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a50:	69fb      	ldr	r3, [r7, #28]
 8002a52:	005b      	lsls	r3, r3, #1
 8002a54:	2203      	movs	r2, #3
 8002a56:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5a:	43db      	mvns	r3, r3
 8002a5c:	69ba      	ldr	r2, [r7, #24]
 8002a5e:	4013      	ands	r3, r2
 8002a60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	68da      	ldr	r2, [r3, #12]
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	005b      	lsls	r3, r3, #1
 8002a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6e:	69ba      	ldr	r2, [r7, #24]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	69ba      	ldr	r2, [r7, #24]
 8002a78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a80:	2201      	movs	r2, #1
 8002a82:	69fb      	ldr	r3, [r7, #28]
 8002a84:	fa02 f303 	lsl.w	r3, r2, r3
 8002a88:	43db      	mvns	r3, r3
 8002a8a:	69ba      	ldr	r2, [r7, #24]
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	091b      	lsrs	r3, r3, #4
 8002a96:	f003 0201 	and.w	r2, r3, #1
 8002a9a:	69fb      	ldr	r3, [r7, #28]
 8002a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa0:	69ba      	ldr	r2, [r7, #24]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f003 0303 	and.w	r3, r3, #3
 8002ab4:	2b03      	cmp	r3, #3
 8002ab6:	d017      	beq.n	8002ae8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	005b      	lsls	r3, r3, #1
 8002ac2:	2203      	movs	r2, #3
 8002ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac8:	43db      	mvns	r3, r3
 8002aca:	69ba      	ldr	r2, [r7, #24]
 8002acc:	4013      	ands	r3, r2
 8002ace:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	689a      	ldr	r2, [r3, #8]
 8002ad4:	69fb      	ldr	r3, [r7, #28]
 8002ad6:	005b      	lsls	r3, r3, #1
 8002ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8002adc:	69ba      	ldr	r2, [r7, #24]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	69ba      	ldr	r2, [r7, #24]
 8002ae6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f003 0303 	and.w	r3, r3, #3
 8002af0:	2b02      	cmp	r3, #2
 8002af2:	d123      	bne.n	8002b3c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002af4:	69fb      	ldr	r3, [r7, #28]
 8002af6:	08da      	lsrs	r2, r3, #3
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	3208      	adds	r2, #8
 8002afc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b00:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b02:	69fb      	ldr	r3, [r7, #28]
 8002b04:	f003 0307 	and.w	r3, r3, #7
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	220f      	movs	r2, #15
 8002b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b10:	43db      	mvns	r3, r3
 8002b12:	69ba      	ldr	r2, [r7, #24]
 8002b14:	4013      	ands	r3, r2
 8002b16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	691a      	ldr	r2, [r3, #16]
 8002b1c:	69fb      	ldr	r3, [r7, #28]
 8002b1e:	f003 0307 	and.w	r3, r3, #7
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	69ba      	ldr	r2, [r7, #24]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b2e:	69fb      	ldr	r3, [r7, #28]
 8002b30:	08da      	lsrs	r2, r3, #3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	3208      	adds	r2, #8
 8002b36:	69b9      	ldr	r1, [r7, #24]
 8002b38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	005b      	lsls	r3, r3, #1
 8002b46:	2203      	movs	r2, #3
 8002b48:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4c:	43db      	mvns	r3, r3
 8002b4e:	69ba      	ldr	r2, [r7, #24]
 8002b50:	4013      	ands	r3, r2
 8002b52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	f003 0203 	and.w	r2, r3, #3
 8002b5c:	69fb      	ldr	r3, [r7, #28]
 8002b5e:	005b      	lsls	r3, r3, #1
 8002b60:	fa02 f303 	lsl.w	r3, r2, r3
 8002b64:	69ba      	ldr	r2, [r7, #24]
 8002b66:	4313      	orrs	r3, r2
 8002b68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	69ba      	ldr	r2, [r7, #24]
 8002b6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	f000 80ae 	beq.w	8002cda <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b7e:	2300      	movs	r3, #0
 8002b80:	60fb      	str	r3, [r7, #12]
 8002b82:	4b5d      	ldr	r3, [pc, #372]	@ (8002cf8 <HAL_GPIO_Init+0x300>)
 8002b84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b86:	4a5c      	ldr	r2, [pc, #368]	@ (8002cf8 <HAL_GPIO_Init+0x300>)
 8002b88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b8e:	4b5a      	ldr	r3, [pc, #360]	@ (8002cf8 <HAL_GPIO_Init+0x300>)
 8002b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b96:	60fb      	str	r3, [r7, #12]
 8002b98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b9a:	4a58      	ldr	r2, [pc, #352]	@ (8002cfc <HAL_GPIO_Init+0x304>)
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	089b      	lsrs	r3, r3, #2
 8002ba0:	3302      	adds	r3, #2
 8002ba2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ba6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	f003 0303 	and.w	r3, r3, #3
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	220f      	movs	r2, #15
 8002bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb6:	43db      	mvns	r3, r3
 8002bb8:	69ba      	ldr	r2, [r7, #24]
 8002bba:	4013      	ands	r3, r2
 8002bbc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	4a4f      	ldr	r2, [pc, #316]	@ (8002d00 <HAL_GPIO_Init+0x308>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d025      	beq.n	8002c12 <HAL_GPIO_Init+0x21a>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4a4e      	ldr	r2, [pc, #312]	@ (8002d04 <HAL_GPIO_Init+0x30c>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d01f      	beq.n	8002c0e <HAL_GPIO_Init+0x216>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	4a4d      	ldr	r2, [pc, #308]	@ (8002d08 <HAL_GPIO_Init+0x310>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d019      	beq.n	8002c0a <HAL_GPIO_Init+0x212>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	4a4c      	ldr	r2, [pc, #304]	@ (8002d0c <HAL_GPIO_Init+0x314>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d013      	beq.n	8002c06 <HAL_GPIO_Init+0x20e>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4a4b      	ldr	r2, [pc, #300]	@ (8002d10 <HAL_GPIO_Init+0x318>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d00d      	beq.n	8002c02 <HAL_GPIO_Init+0x20a>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	4a4a      	ldr	r2, [pc, #296]	@ (8002d14 <HAL_GPIO_Init+0x31c>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d007      	beq.n	8002bfe <HAL_GPIO_Init+0x206>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	4a49      	ldr	r2, [pc, #292]	@ (8002d18 <HAL_GPIO_Init+0x320>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d101      	bne.n	8002bfa <HAL_GPIO_Init+0x202>
 8002bf6:	2306      	movs	r3, #6
 8002bf8:	e00c      	b.n	8002c14 <HAL_GPIO_Init+0x21c>
 8002bfa:	2307      	movs	r3, #7
 8002bfc:	e00a      	b.n	8002c14 <HAL_GPIO_Init+0x21c>
 8002bfe:	2305      	movs	r3, #5
 8002c00:	e008      	b.n	8002c14 <HAL_GPIO_Init+0x21c>
 8002c02:	2304      	movs	r3, #4
 8002c04:	e006      	b.n	8002c14 <HAL_GPIO_Init+0x21c>
 8002c06:	2303      	movs	r3, #3
 8002c08:	e004      	b.n	8002c14 <HAL_GPIO_Init+0x21c>
 8002c0a:	2302      	movs	r3, #2
 8002c0c:	e002      	b.n	8002c14 <HAL_GPIO_Init+0x21c>
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e000      	b.n	8002c14 <HAL_GPIO_Init+0x21c>
 8002c12:	2300      	movs	r3, #0
 8002c14:	69fa      	ldr	r2, [r7, #28]
 8002c16:	f002 0203 	and.w	r2, r2, #3
 8002c1a:	0092      	lsls	r2, r2, #2
 8002c1c:	4093      	lsls	r3, r2
 8002c1e:	69ba      	ldr	r2, [r7, #24]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c24:	4935      	ldr	r1, [pc, #212]	@ (8002cfc <HAL_GPIO_Init+0x304>)
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	089b      	lsrs	r3, r3, #2
 8002c2a:	3302      	adds	r3, #2
 8002c2c:	69ba      	ldr	r2, [r7, #24]
 8002c2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c32:	4b3a      	ldr	r3, [pc, #232]	@ (8002d1c <HAL_GPIO_Init+0x324>)
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	43db      	mvns	r3, r3
 8002c3c:	69ba      	ldr	r2, [r7, #24]
 8002c3e:	4013      	ands	r3, r2
 8002c40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d003      	beq.n	8002c56 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002c4e:	69ba      	ldr	r2, [r7, #24]
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c56:	4a31      	ldr	r2, [pc, #196]	@ (8002d1c <HAL_GPIO_Init+0x324>)
 8002c58:	69bb      	ldr	r3, [r7, #24]
 8002c5a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c5c:	4b2f      	ldr	r3, [pc, #188]	@ (8002d1c <HAL_GPIO_Init+0x324>)
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	43db      	mvns	r3, r3
 8002c66:	69ba      	ldr	r2, [r7, #24]
 8002c68:	4013      	ands	r3, r2
 8002c6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d003      	beq.n	8002c80 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002c78:	69ba      	ldr	r2, [r7, #24]
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c80:	4a26      	ldr	r2, [pc, #152]	@ (8002d1c <HAL_GPIO_Init+0x324>)
 8002c82:	69bb      	ldr	r3, [r7, #24]
 8002c84:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002c86:	4b25      	ldr	r3, [pc, #148]	@ (8002d1c <HAL_GPIO_Init+0x324>)
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	43db      	mvns	r3, r3
 8002c90:	69ba      	ldr	r2, [r7, #24]
 8002c92:	4013      	ands	r3, r2
 8002c94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d003      	beq.n	8002caa <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002ca2:	69ba      	ldr	r2, [r7, #24]
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002caa:	4a1c      	ldr	r2, [pc, #112]	@ (8002d1c <HAL_GPIO_Init+0x324>)
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002cb0:	4b1a      	ldr	r3, [pc, #104]	@ (8002d1c <HAL_GPIO_Init+0x324>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	43db      	mvns	r3, r3
 8002cba:	69ba      	ldr	r2, [r7, #24]
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d003      	beq.n	8002cd4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002ccc:	69ba      	ldr	r2, [r7, #24]
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002cd4:	4a11      	ldr	r2, [pc, #68]	@ (8002d1c <HAL_GPIO_Init+0x324>)
 8002cd6:	69bb      	ldr	r3, [r7, #24]
 8002cd8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	3301      	adds	r3, #1
 8002cde:	61fb      	str	r3, [r7, #28]
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	2b0f      	cmp	r3, #15
 8002ce4:	f67f ae96 	bls.w	8002a14 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ce8:	bf00      	nop
 8002cea:	bf00      	nop
 8002cec:	3724      	adds	r7, #36	@ 0x24
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr
 8002cf6:	bf00      	nop
 8002cf8:	40023800 	.word	0x40023800
 8002cfc:	40013800 	.word	0x40013800
 8002d00:	40020000 	.word	0x40020000
 8002d04:	40020400 	.word	0x40020400
 8002d08:	40020800 	.word	0x40020800
 8002d0c:	40020c00 	.word	0x40020c00
 8002d10:	40021000 	.word	0x40021000
 8002d14:	40021400 	.word	0x40021400
 8002d18:	40021800 	.word	0x40021800
 8002d1c:	40013c00 	.word	0x40013c00

08002d20 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b085      	sub	sp, #20
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
 8002d28:	460b      	mov	r3, r1
 8002d2a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	691a      	ldr	r2, [r3, #16]
 8002d30:	887b      	ldrh	r3, [r7, #2]
 8002d32:	4013      	ands	r3, r2
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d002      	beq.n	8002d3e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	73fb      	strb	r3, [r7, #15]
 8002d3c:	e001      	b.n	8002d42 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d42:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3714      	adds	r7, #20
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr

08002d50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b083      	sub	sp, #12
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
 8002d58:	460b      	mov	r3, r1
 8002d5a:	807b      	strh	r3, [r7, #2]
 8002d5c:	4613      	mov	r3, r2
 8002d5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d60:	787b      	ldrb	r3, [r7, #1]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d003      	beq.n	8002d6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d66:	887a      	ldrh	r2, [r7, #2]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d6c:	e003      	b.n	8002d76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d6e:	887b      	ldrh	r3, [r7, #2]
 8002d70:	041a      	lsls	r2, r3, #16
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	619a      	str	r2, [r3, #24]
}
 8002d76:	bf00      	nop
 8002d78:	370c      	adds	r7, #12
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr
	...

08002d84 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b082      	sub	sp, #8
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002d8e:	4b08      	ldr	r3, [pc, #32]	@ (8002db0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d90:	695a      	ldr	r2, [r3, #20]
 8002d92:	88fb      	ldrh	r3, [r7, #6]
 8002d94:	4013      	ands	r3, r2
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d006      	beq.n	8002da8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d9a:	4a05      	ldr	r2, [pc, #20]	@ (8002db0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d9c:	88fb      	ldrh	r3, [r7, #6]
 8002d9e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002da0:	88fb      	ldrh	r3, [r7, #6]
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7ff f9cc 	bl	8002140 <HAL_GPIO_EXTI_Callback>
  }
}
 8002da8:	bf00      	nop
 8002daa:	3708      	adds	r7, #8
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	40013c00 	.word	0x40013c00

08002db4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b084      	sub	sp, #16
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d101      	bne.n	8002dc6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e12b      	b.n	800301e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d106      	bne.n	8002de0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f7fe f964 	bl	80010a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2224      	movs	r2, #36	@ 0x24
 8002de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f022 0201 	bic.w	r2, r2, #1
 8002df6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e06:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e16:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e18:	f000 fd5c 	bl	80038d4 <HAL_RCC_GetPCLK1Freq>
 8002e1c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	4a81      	ldr	r2, [pc, #516]	@ (8003028 <HAL_I2C_Init+0x274>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d807      	bhi.n	8002e38 <HAL_I2C_Init+0x84>
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	4a80      	ldr	r2, [pc, #512]	@ (800302c <HAL_I2C_Init+0x278>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	bf94      	ite	ls
 8002e30:	2301      	movls	r3, #1
 8002e32:	2300      	movhi	r3, #0
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	e006      	b.n	8002e46 <HAL_I2C_Init+0x92>
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	4a7d      	ldr	r2, [pc, #500]	@ (8003030 <HAL_I2C_Init+0x27c>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	bf94      	ite	ls
 8002e40:	2301      	movls	r3, #1
 8002e42:	2300      	movhi	r3, #0
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d001      	beq.n	8002e4e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e0e7      	b.n	800301e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	4a78      	ldr	r2, [pc, #480]	@ (8003034 <HAL_I2C_Init+0x280>)
 8002e52:	fba2 2303 	umull	r2, r3, r2, r3
 8002e56:	0c9b      	lsrs	r3, r3, #18
 8002e58:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	68ba      	ldr	r2, [r7, #8]
 8002e6a:	430a      	orrs	r2, r1
 8002e6c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	6a1b      	ldr	r3, [r3, #32]
 8002e74:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	4a6a      	ldr	r2, [pc, #424]	@ (8003028 <HAL_I2C_Init+0x274>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d802      	bhi.n	8002e88 <HAL_I2C_Init+0xd4>
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	3301      	adds	r3, #1
 8002e86:	e009      	b.n	8002e9c <HAL_I2C_Init+0xe8>
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e8e:	fb02 f303 	mul.w	r3, r2, r3
 8002e92:	4a69      	ldr	r2, [pc, #420]	@ (8003038 <HAL_I2C_Init+0x284>)
 8002e94:	fba2 2303 	umull	r2, r3, r2, r3
 8002e98:	099b      	lsrs	r3, r3, #6
 8002e9a:	3301      	adds	r3, #1
 8002e9c:	687a      	ldr	r2, [r7, #4]
 8002e9e:	6812      	ldr	r2, [r2, #0]
 8002ea0:	430b      	orrs	r3, r1
 8002ea2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	69db      	ldr	r3, [r3, #28]
 8002eaa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002eae:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	495c      	ldr	r1, [pc, #368]	@ (8003028 <HAL_I2C_Init+0x274>)
 8002eb8:	428b      	cmp	r3, r1
 8002eba:	d819      	bhi.n	8002ef0 <HAL_I2C_Init+0x13c>
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	1e59      	subs	r1, r3, #1
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	005b      	lsls	r3, r3, #1
 8002ec6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002eca:	1c59      	adds	r1, r3, #1
 8002ecc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002ed0:	400b      	ands	r3, r1
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d00a      	beq.n	8002eec <HAL_I2C_Init+0x138>
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	1e59      	subs	r1, r3, #1
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	005b      	lsls	r3, r3, #1
 8002ee0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ee4:	3301      	adds	r3, #1
 8002ee6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eea:	e051      	b.n	8002f90 <HAL_I2C_Init+0x1dc>
 8002eec:	2304      	movs	r3, #4
 8002eee:	e04f      	b.n	8002f90 <HAL_I2C_Init+0x1dc>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d111      	bne.n	8002f1c <HAL_I2C_Init+0x168>
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	1e58      	subs	r0, r3, #1
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6859      	ldr	r1, [r3, #4]
 8002f00:	460b      	mov	r3, r1
 8002f02:	005b      	lsls	r3, r3, #1
 8002f04:	440b      	add	r3, r1
 8002f06:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f0a:	3301      	adds	r3, #1
 8002f0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	bf0c      	ite	eq
 8002f14:	2301      	moveq	r3, #1
 8002f16:	2300      	movne	r3, #0
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	e012      	b.n	8002f42 <HAL_I2C_Init+0x18e>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	1e58      	subs	r0, r3, #1
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6859      	ldr	r1, [r3, #4]
 8002f24:	460b      	mov	r3, r1
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	440b      	add	r3, r1
 8002f2a:	0099      	lsls	r1, r3, #2
 8002f2c:	440b      	add	r3, r1
 8002f2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f32:	3301      	adds	r3, #1
 8002f34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	bf0c      	ite	eq
 8002f3c:	2301      	moveq	r3, #1
 8002f3e:	2300      	movne	r3, #0
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <HAL_I2C_Init+0x196>
 8002f46:	2301      	movs	r3, #1
 8002f48:	e022      	b.n	8002f90 <HAL_I2C_Init+0x1dc>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d10e      	bne.n	8002f70 <HAL_I2C_Init+0x1bc>
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	1e58      	subs	r0, r3, #1
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6859      	ldr	r1, [r3, #4]
 8002f5a:	460b      	mov	r3, r1
 8002f5c:	005b      	lsls	r3, r3, #1
 8002f5e:	440b      	add	r3, r1
 8002f60:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f64:	3301      	adds	r3, #1
 8002f66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f6e:	e00f      	b.n	8002f90 <HAL_I2C_Init+0x1dc>
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	1e58      	subs	r0, r3, #1
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6859      	ldr	r1, [r3, #4]
 8002f78:	460b      	mov	r3, r1
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	440b      	add	r3, r1
 8002f7e:	0099      	lsls	r1, r3, #2
 8002f80:	440b      	add	r3, r1
 8002f82:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f86:	3301      	adds	r3, #1
 8002f88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f8c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f90:	6879      	ldr	r1, [r7, #4]
 8002f92:	6809      	ldr	r1, [r1, #0]
 8002f94:	4313      	orrs	r3, r2
 8002f96:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	69da      	ldr	r2, [r3, #28]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6a1b      	ldr	r3, [r3, #32]
 8002faa:	431a      	orrs	r2, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002fbe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	6911      	ldr	r1, [r2, #16]
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	68d2      	ldr	r2, [r2, #12]
 8002fca:	4311      	orrs	r1, r2
 8002fcc:	687a      	ldr	r2, [r7, #4]
 8002fce:	6812      	ldr	r2, [r2, #0]
 8002fd0:	430b      	orrs	r3, r1
 8002fd2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	695a      	ldr	r2, [r3, #20]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	699b      	ldr	r3, [r3, #24]
 8002fe6:	431a      	orrs	r2, r3
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	430a      	orrs	r2, r1
 8002fee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f042 0201 	orr.w	r2, r2, #1
 8002ffe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2200      	movs	r2, #0
 8003004:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2220      	movs	r2, #32
 800300a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2200      	movs	r2, #0
 8003018:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800301c:	2300      	movs	r3, #0
}
 800301e:	4618      	mov	r0, r3
 8003020:	3710      	adds	r7, #16
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop
 8003028:	000186a0 	.word	0x000186a0
 800302c:	001e847f 	.word	0x001e847f
 8003030:	003d08ff 	.word	0x003d08ff
 8003034:	431bde83 	.word	0x431bde83
 8003038:	10624dd3 	.word	0x10624dd3

0800303c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b088      	sub	sp, #32
 8003040:	af02      	add	r7, sp, #8
 8003042:	60f8      	str	r0, [r7, #12]
 8003044:	607a      	str	r2, [r7, #4]
 8003046:	461a      	mov	r2, r3
 8003048:	460b      	mov	r3, r1
 800304a:	817b      	strh	r3, [r7, #10]
 800304c:	4613      	mov	r3, r2
 800304e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003050:	f7ff fb90 	bl	8002774 <HAL_GetTick>
 8003054:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800305c:	b2db      	uxtb	r3, r3
 800305e:	2b20      	cmp	r3, #32
 8003060:	f040 80e0 	bne.w	8003224 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	9300      	str	r3, [sp, #0]
 8003068:	2319      	movs	r3, #25
 800306a:	2201      	movs	r2, #1
 800306c:	4970      	ldr	r1, [pc, #448]	@ (8003230 <HAL_I2C_Master_Transmit+0x1f4>)
 800306e:	68f8      	ldr	r0, [r7, #12]
 8003070:	f000 f964 	bl	800333c <I2C_WaitOnFlagUntilTimeout>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d001      	beq.n	800307e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800307a:	2302      	movs	r3, #2
 800307c:	e0d3      	b.n	8003226 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003084:	2b01      	cmp	r3, #1
 8003086:	d101      	bne.n	800308c <HAL_I2C_Master_Transmit+0x50>
 8003088:	2302      	movs	r3, #2
 800308a:	e0cc      	b.n	8003226 <HAL_I2C_Master_Transmit+0x1ea>
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0301 	and.w	r3, r3, #1
 800309e:	2b01      	cmp	r3, #1
 80030a0:	d007      	beq.n	80030b2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f042 0201 	orr.w	r2, r2, #1
 80030b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030c0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	2221      	movs	r2, #33	@ 0x21
 80030c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2210      	movs	r2, #16
 80030ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2200      	movs	r2, #0
 80030d6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	893a      	ldrh	r2, [r7, #8]
 80030e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030e8:	b29a      	uxth	r2, r3
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	4a50      	ldr	r2, [pc, #320]	@ (8003234 <HAL_I2C_Master_Transmit+0x1f8>)
 80030f2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80030f4:	8979      	ldrh	r1, [r7, #10]
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	6a3a      	ldr	r2, [r7, #32]
 80030fa:	68f8      	ldr	r0, [r7, #12]
 80030fc:	f000 f89c 	bl	8003238 <I2C_MasterRequestWrite>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	d001      	beq.n	800310a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	e08d      	b.n	8003226 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800310a:	2300      	movs	r3, #0
 800310c:	613b      	str	r3, [r7, #16]
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	695b      	ldr	r3, [r3, #20]
 8003114:	613b      	str	r3, [r7, #16]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	699b      	ldr	r3, [r3, #24]
 800311c:	613b      	str	r3, [r7, #16]
 800311e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003120:	e066      	b.n	80031f0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003122:	697a      	ldr	r2, [r7, #20]
 8003124:	6a39      	ldr	r1, [r7, #32]
 8003126:	68f8      	ldr	r0, [r7, #12]
 8003128:	f000 fa22 	bl	8003570 <I2C_WaitOnTXEFlagUntilTimeout>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d00d      	beq.n	800314e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003136:	2b04      	cmp	r3, #4
 8003138:	d107      	bne.n	800314a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003148:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e06b      	b.n	8003226 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003152:	781a      	ldrb	r2, [r3, #0]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800315e:	1c5a      	adds	r2, r3, #1
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003168:	b29b      	uxth	r3, r3
 800316a:	3b01      	subs	r3, #1
 800316c:	b29a      	uxth	r2, r3
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003176:	3b01      	subs	r3, #1
 8003178:	b29a      	uxth	r2, r3
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	695b      	ldr	r3, [r3, #20]
 8003184:	f003 0304 	and.w	r3, r3, #4
 8003188:	2b04      	cmp	r3, #4
 800318a:	d11b      	bne.n	80031c4 <HAL_I2C_Master_Transmit+0x188>
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003190:	2b00      	cmp	r3, #0
 8003192:	d017      	beq.n	80031c4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003198:	781a      	ldrb	r2, [r3, #0]
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a4:	1c5a      	adds	r2, r3, #1
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031ae:	b29b      	uxth	r3, r3
 80031b0:	3b01      	subs	r3, #1
 80031b2:	b29a      	uxth	r2, r3
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031bc:	3b01      	subs	r3, #1
 80031be:	b29a      	uxth	r2, r3
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031c4:	697a      	ldr	r2, [r7, #20]
 80031c6:	6a39      	ldr	r1, [r7, #32]
 80031c8:	68f8      	ldr	r0, [r7, #12]
 80031ca:	f000 fa19 	bl	8003600 <I2C_WaitOnBTFFlagUntilTimeout>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d00d      	beq.n	80031f0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d8:	2b04      	cmp	r3, #4
 80031da:	d107      	bne.n	80031ec <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031ea:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e01a      	b.n	8003226 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d194      	bne.n	8003122 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003206:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2220      	movs	r2, #32
 800320c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2200      	movs	r2, #0
 800321c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003220:	2300      	movs	r3, #0
 8003222:	e000      	b.n	8003226 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003224:	2302      	movs	r3, #2
  }
}
 8003226:	4618      	mov	r0, r3
 8003228:	3718      	adds	r7, #24
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	00100002 	.word	0x00100002
 8003234:	ffff0000 	.word	0xffff0000

08003238 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b088      	sub	sp, #32
 800323c:	af02      	add	r7, sp, #8
 800323e:	60f8      	str	r0, [r7, #12]
 8003240:	607a      	str	r2, [r7, #4]
 8003242:	603b      	str	r3, [r7, #0]
 8003244:	460b      	mov	r3, r1
 8003246:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800324c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	2b08      	cmp	r3, #8
 8003252:	d006      	beq.n	8003262 <I2C_MasterRequestWrite+0x2a>
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	2b01      	cmp	r3, #1
 8003258:	d003      	beq.n	8003262 <I2C_MasterRequestWrite+0x2a>
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003260:	d108      	bne.n	8003274 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003270:	601a      	str	r2, [r3, #0]
 8003272:	e00b      	b.n	800328c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003278:	2b12      	cmp	r3, #18
 800327a:	d107      	bne.n	800328c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800328a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	9300      	str	r3, [sp, #0]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003298:	68f8      	ldr	r0, [r7, #12]
 800329a:	f000 f84f 	bl	800333c <I2C_WaitOnFlagUntilTimeout>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d00d      	beq.n	80032c0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032b2:	d103      	bne.n	80032bc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032ba:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80032bc:	2303      	movs	r3, #3
 80032be:	e035      	b.n	800332c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	691b      	ldr	r3, [r3, #16]
 80032c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032c8:	d108      	bne.n	80032dc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80032ca:	897b      	ldrh	r3, [r7, #10]
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	461a      	mov	r2, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80032d8:	611a      	str	r2, [r3, #16]
 80032da:	e01b      	b.n	8003314 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80032dc:	897b      	ldrh	r3, [r7, #10]
 80032de:	11db      	asrs	r3, r3, #7
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	f003 0306 	and.w	r3, r3, #6
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	f063 030f 	orn	r3, r3, #15
 80032ec:	b2da      	uxtb	r2, r3
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	490e      	ldr	r1, [pc, #56]	@ (8003334 <I2C_MasterRequestWrite+0xfc>)
 80032fa:	68f8      	ldr	r0, [r7, #12]
 80032fc:	f000 f898 	bl	8003430 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003300:	4603      	mov	r3, r0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d001      	beq.n	800330a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e010      	b.n	800332c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800330a:	897b      	ldrh	r3, [r7, #10]
 800330c:	b2da      	uxtb	r2, r3
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	4907      	ldr	r1, [pc, #28]	@ (8003338 <I2C_MasterRequestWrite+0x100>)
 800331a:	68f8      	ldr	r0, [r7, #12]
 800331c:	f000 f888 	bl	8003430 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003320:	4603      	mov	r3, r0
 8003322:	2b00      	cmp	r3, #0
 8003324:	d001      	beq.n	800332a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	e000      	b.n	800332c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800332a:	2300      	movs	r3, #0
}
 800332c:	4618      	mov	r0, r3
 800332e:	3718      	adds	r7, #24
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}
 8003334:	00010008 	.word	0x00010008
 8003338:	00010002 	.word	0x00010002

0800333c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b084      	sub	sp, #16
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	603b      	str	r3, [r7, #0]
 8003348:	4613      	mov	r3, r2
 800334a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800334c:	e048      	b.n	80033e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003354:	d044      	beq.n	80033e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003356:	f7ff fa0d 	bl	8002774 <HAL_GetTick>
 800335a:	4602      	mov	r2, r0
 800335c:	69bb      	ldr	r3, [r7, #24]
 800335e:	1ad3      	subs	r3, r2, r3
 8003360:	683a      	ldr	r2, [r7, #0]
 8003362:	429a      	cmp	r2, r3
 8003364:	d302      	bcc.n	800336c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d139      	bne.n	80033e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	0c1b      	lsrs	r3, r3, #16
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b01      	cmp	r3, #1
 8003374:	d10d      	bne.n	8003392 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	695b      	ldr	r3, [r3, #20]
 800337c:	43da      	mvns	r2, r3
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	4013      	ands	r3, r2
 8003382:	b29b      	uxth	r3, r3
 8003384:	2b00      	cmp	r3, #0
 8003386:	bf0c      	ite	eq
 8003388:	2301      	moveq	r3, #1
 800338a:	2300      	movne	r3, #0
 800338c:	b2db      	uxtb	r3, r3
 800338e:	461a      	mov	r2, r3
 8003390:	e00c      	b.n	80033ac <I2C_WaitOnFlagUntilTimeout+0x70>
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	699b      	ldr	r3, [r3, #24]
 8003398:	43da      	mvns	r2, r3
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	4013      	ands	r3, r2
 800339e:	b29b      	uxth	r3, r3
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	bf0c      	ite	eq
 80033a4:	2301      	moveq	r3, #1
 80033a6:	2300      	movne	r3, #0
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	461a      	mov	r2, r3
 80033ac:	79fb      	ldrb	r3, [r7, #7]
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d116      	bne.n	80033e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	2200      	movs	r2, #0
 80033b6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2220      	movs	r2, #32
 80033bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2200      	movs	r2, #0
 80033c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033cc:	f043 0220 	orr.w	r2, r3, #32
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2200      	movs	r2, #0
 80033d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e023      	b.n	8003428 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	0c1b      	lsrs	r3, r3, #16
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d10d      	bne.n	8003406 <I2C_WaitOnFlagUntilTimeout+0xca>
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	695b      	ldr	r3, [r3, #20]
 80033f0:	43da      	mvns	r2, r3
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	4013      	ands	r3, r2
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	bf0c      	ite	eq
 80033fc:	2301      	moveq	r3, #1
 80033fe:	2300      	movne	r3, #0
 8003400:	b2db      	uxtb	r3, r3
 8003402:	461a      	mov	r2, r3
 8003404:	e00c      	b.n	8003420 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	699b      	ldr	r3, [r3, #24]
 800340c:	43da      	mvns	r2, r3
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	4013      	ands	r3, r2
 8003412:	b29b      	uxth	r3, r3
 8003414:	2b00      	cmp	r3, #0
 8003416:	bf0c      	ite	eq
 8003418:	2301      	moveq	r3, #1
 800341a:	2300      	movne	r3, #0
 800341c:	b2db      	uxtb	r3, r3
 800341e:	461a      	mov	r2, r3
 8003420:	79fb      	ldrb	r3, [r7, #7]
 8003422:	429a      	cmp	r2, r3
 8003424:	d093      	beq.n	800334e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003426:	2300      	movs	r3, #0
}
 8003428:	4618      	mov	r0, r3
 800342a:	3710      	adds	r7, #16
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}

08003430 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b084      	sub	sp, #16
 8003434:	af00      	add	r7, sp, #0
 8003436:	60f8      	str	r0, [r7, #12]
 8003438:	60b9      	str	r1, [r7, #8]
 800343a:	607a      	str	r2, [r7, #4]
 800343c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800343e:	e071      	b.n	8003524 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	695b      	ldr	r3, [r3, #20]
 8003446:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800344a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800344e:	d123      	bne.n	8003498 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800345e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003468:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2200      	movs	r2, #0
 800346e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2220      	movs	r2, #32
 8003474:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2200      	movs	r2, #0
 800347c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003484:	f043 0204 	orr.w	r2, r3, #4
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2200      	movs	r2, #0
 8003490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	e067      	b.n	8003568 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800349e:	d041      	beq.n	8003524 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034a0:	f7ff f968 	bl	8002774 <HAL_GetTick>
 80034a4:	4602      	mov	r2, r0
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d302      	bcc.n	80034b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d136      	bne.n	8003524 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	0c1b      	lsrs	r3, r3, #16
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d10c      	bne.n	80034da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	695b      	ldr	r3, [r3, #20]
 80034c6:	43da      	mvns	r2, r3
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	4013      	ands	r3, r2
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	bf14      	ite	ne
 80034d2:	2301      	movne	r3, #1
 80034d4:	2300      	moveq	r3, #0
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	e00b      	b.n	80034f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	699b      	ldr	r3, [r3, #24]
 80034e0:	43da      	mvns	r2, r3
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	4013      	ands	r3, r2
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	bf14      	ite	ne
 80034ec:	2301      	movne	r3, #1
 80034ee:	2300      	moveq	r3, #0
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d016      	beq.n	8003524 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2200      	movs	r2, #0
 80034fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2220      	movs	r2, #32
 8003500:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2200      	movs	r2, #0
 8003508:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003510:	f043 0220 	orr.w	r2, r3, #32
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e021      	b.n	8003568 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	0c1b      	lsrs	r3, r3, #16
 8003528:	b2db      	uxtb	r3, r3
 800352a:	2b01      	cmp	r3, #1
 800352c:	d10c      	bne.n	8003548 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	695b      	ldr	r3, [r3, #20]
 8003534:	43da      	mvns	r2, r3
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	4013      	ands	r3, r2
 800353a:	b29b      	uxth	r3, r3
 800353c:	2b00      	cmp	r3, #0
 800353e:	bf14      	ite	ne
 8003540:	2301      	movne	r3, #1
 8003542:	2300      	moveq	r3, #0
 8003544:	b2db      	uxtb	r3, r3
 8003546:	e00b      	b.n	8003560 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	699b      	ldr	r3, [r3, #24]
 800354e:	43da      	mvns	r2, r3
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	4013      	ands	r3, r2
 8003554:	b29b      	uxth	r3, r3
 8003556:	2b00      	cmp	r3, #0
 8003558:	bf14      	ite	ne
 800355a:	2301      	movne	r3, #1
 800355c:	2300      	moveq	r3, #0
 800355e:	b2db      	uxtb	r3, r3
 8003560:	2b00      	cmp	r3, #0
 8003562:	f47f af6d 	bne.w	8003440 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003566:	2300      	movs	r3, #0
}
 8003568:	4618      	mov	r0, r3
 800356a:	3710      	adds	r7, #16
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}

08003570 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b084      	sub	sp, #16
 8003574:	af00      	add	r7, sp, #0
 8003576:	60f8      	str	r0, [r7, #12]
 8003578:	60b9      	str	r1, [r7, #8]
 800357a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800357c:	e034      	b.n	80035e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800357e:	68f8      	ldr	r0, [r7, #12]
 8003580:	f000 f886 	bl	8003690 <I2C_IsAcknowledgeFailed>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d001      	beq.n	800358e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e034      	b.n	80035f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003594:	d028      	beq.n	80035e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003596:	f7ff f8ed 	bl	8002774 <HAL_GetTick>
 800359a:	4602      	mov	r2, r0
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	1ad3      	subs	r3, r2, r3
 80035a0:	68ba      	ldr	r2, [r7, #8]
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d302      	bcc.n	80035ac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d11d      	bne.n	80035e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	695b      	ldr	r3, [r3, #20]
 80035b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035b6:	2b80      	cmp	r3, #128	@ 0x80
 80035b8:	d016      	beq.n	80035e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2200      	movs	r2, #0
 80035be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2220      	movs	r2, #32
 80035c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2200      	movs	r2, #0
 80035cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d4:	f043 0220 	orr.w	r2, r3, #32
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2200      	movs	r2, #0
 80035e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	e007      	b.n	80035f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	695b      	ldr	r3, [r3, #20]
 80035ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035f2:	2b80      	cmp	r3, #128	@ 0x80
 80035f4:	d1c3      	bne.n	800357e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80035f6:	2300      	movs	r3, #0
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3710      	adds	r7, #16
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b084      	sub	sp, #16
 8003604:	af00      	add	r7, sp, #0
 8003606:	60f8      	str	r0, [r7, #12]
 8003608:	60b9      	str	r1, [r7, #8]
 800360a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800360c:	e034      	b.n	8003678 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800360e:	68f8      	ldr	r0, [r7, #12]
 8003610:	f000 f83e 	bl	8003690 <I2C_IsAcknowledgeFailed>
 8003614:	4603      	mov	r3, r0
 8003616:	2b00      	cmp	r3, #0
 8003618:	d001      	beq.n	800361e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e034      	b.n	8003688 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003624:	d028      	beq.n	8003678 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003626:	f7ff f8a5 	bl	8002774 <HAL_GetTick>
 800362a:	4602      	mov	r2, r0
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	1ad3      	subs	r3, r2, r3
 8003630:	68ba      	ldr	r2, [r7, #8]
 8003632:	429a      	cmp	r2, r3
 8003634:	d302      	bcc.n	800363c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d11d      	bne.n	8003678 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	695b      	ldr	r3, [r3, #20]
 8003642:	f003 0304 	and.w	r3, r3, #4
 8003646:	2b04      	cmp	r3, #4
 8003648:	d016      	beq.n	8003678 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2200      	movs	r2, #0
 800364e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2220      	movs	r2, #32
 8003654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2200      	movs	r2, #0
 800365c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003664:	f043 0220 	orr.w	r2, r3, #32
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2200      	movs	r2, #0
 8003670:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e007      	b.n	8003688 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	695b      	ldr	r3, [r3, #20]
 800367e:	f003 0304 	and.w	r3, r3, #4
 8003682:	2b04      	cmp	r3, #4
 8003684:	d1c3      	bne.n	800360e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003686:	2300      	movs	r3, #0
}
 8003688:	4618      	mov	r0, r3
 800368a:	3710      	adds	r7, #16
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}

08003690 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003690:	b480      	push	{r7}
 8003692:	b083      	sub	sp, #12
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	695b      	ldr	r3, [r3, #20]
 800369e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036a6:	d11b      	bne.n	80036e0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80036b0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2200      	movs	r2, #0
 80036b6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2220      	movs	r2, #32
 80036bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2200      	movs	r2, #0
 80036c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036cc:	f043 0204 	orr.w	r2, r3, #4
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e000      	b.n	80036e2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80036e0:	2300      	movs	r3, #0
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	370c      	adds	r7, #12
 80036e6:	46bd      	mov	sp, r7
 80036e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ec:	4770      	bx	lr
	...

080036f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d101      	bne.n	8003704 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e0cc      	b.n	800389e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003704:	4b68      	ldr	r3, [pc, #416]	@ (80038a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 030f 	and.w	r3, r3, #15
 800370c:	683a      	ldr	r2, [r7, #0]
 800370e:	429a      	cmp	r2, r3
 8003710:	d90c      	bls.n	800372c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003712:	4b65      	ldr	r3, [pc, #404]	@ (80038a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003714:	683a      	ldr	r2, [r7, #0]
 8003716:	b2d2      	uxtb	r2, r2
 8003718:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800371a:	4b63      	ldr	r3, [pc, #396]	@ (80038a8 <HAL_RCC_ClockConfig+0x1b8>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 030f 	and.w	r3, r3, #15
 8003722:	683a      	ldr	r2, [r7, #0]
 8003724:	429a      	cmp	r2, r3
 8003726:	d001      	beq.n	800372c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	e0b8      	b.n	800389e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 0302 	and.w	r3, r3, #2
 8003734:	2b00      	cmp	r3, #0
 8003736:	d020      	beq.n	800377a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 0304 	and.w	r3, r3, #4
 8003740:	2b00      	cmp	r3, #0
 8003742:	d005      	beq.n	8003750 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003744:	4b59      	ldr	r3, [pc, #356]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	4a58      	ldr	r2, [pc, #352]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 800374a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800374e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f003 0308 	and.w	r3, r3, #8
 8003758:	2b00      	cmp	r3, #0
 800375a:	d005      	beq.n	8003768 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800375c:	4b53      	ldr	r3, [pc, #332]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	4a52      	ldr	r2, [pc, #328]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 8003762:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003766:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003768:	4b50      	ldr	r3, [pc, #320]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	494d      	ldr	r1, [pc, #308]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 8003776:	4313      	orrs	r3, r2
 8003778:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0301 	and.w	r3, r3, #1
 8003782:	2b00      	cmp	r3, #0
 8003784:	d044      	beq.n	8003810 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	2b01      	cmp	r3, #1
 800378c:	d107      	bne.n	800379e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800378e:	4b47      	ldr	r3, [pc, #284]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003796:	2b00      	cmp	r3, #0
 8003798:	d119      	bne.n	80037ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e07f      	b.n	800389e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	2b02      	cmp	r3, #2
 80037a4:	d003      	beq.n	80037ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037aa:	2b03      	cmp	r3, #3
 80037ac:	d107      	bne.n	80037be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037ae:	4b3f      	ldr	r3, [pc, #252]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d109      	bne.n	80037ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e06f      	b.n	800389e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037be:	4b3b      	ldr	r3, [pc, #236]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0302 	and.w	r3, r3, #2
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d101      	bne.n	80037ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e067      	b.n	800389e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037ce:	4b37      	ldr	r3, [pc, #220]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	f023 0203 	bic.w	r2, r3, #3
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	4934      	ldr	r1, [pc, #208]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 80037dc:	4313      	orrs	r3, r2
 80037de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037e0:	f7fe ffc8 	bl	8002774 <HAL_GetTick>
 80037e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037e6:	e00a      	b.n	80037fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037e8:	f7fe ffc4 	bl	8002774 <HAL_GetTick>
 80037ec:	4602      	mov	r2, r0
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d901      	bls.n	80037fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	e04f      	b.n	800389e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037fe:	4b2b      	ldr	r3, [pc, #172]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f003 020c 	and.w	r2, r3, #12
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	009b      	lsls	r3, r3, #2
 800380c:	429a      	cmp	r2, r3
 800380e:	d1eb      	bne.n	80037e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003810:	4b25      	ldr	r3, [pc, #148]	@ (80038a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 030f 	and.w	r3, r3, #15
 8003818:	683a      	ldr	r2, [r7, #0]
 800381a:	429a      	cmp	r2, r3
 800381c:	d20c      	bcs.n	8003838 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800381e:	4b22      	ldr	r3, [pc, #136]	@ (80038a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003820:	683a      	ldr	r2, [r7, #0]
 8003822:	b2d2      	uxtb	r2, r2
 8003824:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003826:	4b20      	ldr	r3, [pc, #128]	@ (80038a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 030f 	and.w	r3, r3, #15
 800382e:	683a      	ldr	r2, [r7, #0]
 8003830:	429a      	cmp	r2, r3
 8003832:	d001      	beq.n	8003838 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e032      	b.n	800389e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 0304 	and.w	r3, r3, #4
 8003840:	2b00      	cmp	r3, #0
 8003842:	d008      	beq.n	8003856 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003844:	4b19      	ldr	r3, [pc, #100]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	68db      	ldr	r3, [r3, #12]
 8003850:	4916      	ldr	r1, [pc, #88]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 8003852:	4313      	orrs	r3, r2
 8003854:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0308 	and.w	r3, r3, #8
 800385e:	2b00      	cmp	r3, #0
 8003860:	d009      	beq.n	8003876 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003862:	4b12      	ldr	r3, [pc, #72]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	691b      	ldr	r3, [r3, #16]
 800386e:	00db      	lsls	r3, r3, #3
 8003870:	490e      	ldr	r1, [pc, #56]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 8003872:	4313      	orrs	r3, r2
 8003874:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003876:	f000 f855 	bl	8003924 <HAL_RCC_GetSysClockFreq>
 800387a:	4602      	mov	r2, r0
 800387c:	4b0b      	ldr	r3, [pc, #44]	@ (80038ac <HAL_RCC_ClockConfig+0x1bc>)
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	091b      	lsrs	r3, r3, #4
 8003882:	f003 030f 	and.w	r3, r3, #15
 8003886:	490a      	ldr	r1, [pc, #40]	@ (80038b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003888:	5ccb      	ldrb	r3, [r1, r3]
 800388a:	fa22 f303 	lsr.w	r3, r2, r3
 800388e:	4a09      	ldr	r2, [pc, #36]	@ (80038b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003890:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003892:	4b09      	ldr	r3, [pc, #36]	@ (80038b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4618      	mov	r0, r3
 8003898:	f7fe ff28 	bl	80026ec <HAL_InitTick>

  return HAL_OK;
 800389c:	2300      	movs	r3, #0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3710      	adds	r7, #16
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	40023c00 	.word	0x40023c00
 80038ac:	40023800 	.word	0x40023800
 80038b0:	08009c50 	.word	0x08009c50
 80038b4:	20000000 	.word	0x20000000
 80038b8:	20000004 	.word	0x20000004

080038bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038bc:	b480      	push	{r7}
 80038be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038c0:	4b03      	ldr	r3, [pc, #12]	@ (80038d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80038c2:	681b      	ldr	r3, [r3, #0]
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop
 80038d0:	20000000 	.word	0x20000000

080038d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80038d8:	f7ff fff0 	bl	80038bc <HAL_RCC_GetHCLKFreq>
 80038dc:	4602      	mov	r2, r0
 80038de:	4b05      	ldr	r3, [pc, #20]	@ (80038f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	0a9b      	lsrs	r3, r3, #10
 80038e4:	f003 0307 	and.w	r3, r3, #7
 80038e8:	4903      	ldr	r1, [pc, #12]	@ (80038f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038ea:	5ccb      	ldrb	r3, [r1, r3]
 80038ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	40023800 	.word	0x40023800
 80038f8:	08009c60 	.word	0x08009c60

080038fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003900:	f7ff ffdc 	bl	80038bc <HAL_RCC_GetHCLKFreq>
 8003904:	4602      	mov	r2, r0
 8003906:	4b05      	ldr	r3, [pc, #20]	@ (800391c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	0b5b      	lsrs	r3, r3, #13
 800390c:	f003 0307 	and.w	r3, r3, #7
 8003910:	4903      	ldr	r1, [pc, #12]	@ (8003920 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003912:	5ccb      	ldrb	r3, [r1, r3]
 8003914:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003918:	4618      	mov	r0, r3
 800391a:	bd80      	pop	{r7, pc}
 800391c:	40023800 	.word	0x40023800
 8003920:	08009c60 	.word	0x08009c60

08003924 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003924:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003928:	b0a6      	sub	sp, #152	@ 0x98
 800392a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800392c:	2300      	movs	r3, #0
 800392e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8003932:	2300      	movs	r3, #0
 8003934:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8003938:	2300      	movs	r3, #0
 800393a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 800393e:	2300      	movs	r3, #0
 8003940:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8003944:	2300      	movs	r3, #0
 8003946:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800394a:	4bc8      	ldr	r3, [pc, #800]	@ (8003c6c <HAL_RCC_GetSysClockFreq+0x348>)
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	f003 030c 	and.w	r3, r3, #12
 8003952:	2b0c      	cmp	r3, #12
 8003954:	f200 817e 	bhi.w	8003c54 <HAL_RCC_GetSysClockFreq+0x330>
 8003958:	a201      	add	r2, pc, #4	@ (adr r2, 8003960 <HAL_RCC_GetSysClockFreq+0x3c>)
 800395a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800395e:	bf00      	nop
 8003960:	08003995 	.word	0x08003995
 8003964:	08003c55 	.word	0x08003c55
 8003968:	08003c55 	.word	0x08003c55
 800396c:	08003c55 	.word	0x08003c55
 8003970:	0800399d 	.word	0x0800399d
 8003974:	08003c55 	.word	0x08003c55
 8003978:	08003c55 	.word	0x08003c55
 800397c:	08003c55 	.word	0x08003c55
 8003980:	080039a5 	.word	0x080039a5
 8003984:	08003c55 	.word	0x08003c55
 8003988:	08003c55 	.word	0x08003c55
 800398c:	08003c55 	.word	0x08003c55
 8003990:	08003b0f 	.word	0x08003b0f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003994:	4bb6      	ldr	r3, [pc, #728]	@ (8003c70 <HAL_RCC_GetSysClockFreq+0x34c>)
 8003996:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
       break;
 800399a:	e15f      	b.n	8003c5c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800399c:	4bb5      	ldr	r3, [pc, #724]	@ (8003c74 <HAL_RCC_GetSysClockFreq+0x350>)
 800399e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80039a2:	e15b      	b.n	8003c5c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039a4:	4bb1      	ldr	r3, [pc, #708]	@ (8003c6c <HAL_RCC_GetSysClockFreq+0x348>)
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80039ac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80039b0:	4bae      	ldr	r3, [pc, #696]	@ (8003c6c <HAL_RCC_GetSysClockFreq+0x348>)
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d031      	beq.n	8003a20 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039bc:	4bab      	ldr	r3, [pc, #684]	@ (8003c6c <HAL_RCC_GetSysClockFreq+0x348>)
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	099b      	lsrs	r3, r3, #6
 80039c2:	2200      	movs	r2, #0
 80039c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80039c6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80039c8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80039ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039ce:	663b      	str	r3, [r7, #96]	@ 0x60
 80039d0:	2300      	movs	r3, #0
 80039d2:	667b      	str	r3, [r7, #100]	@ 0x64
 80039d4:	4ba7      	ldr	r3, [pc, #668]	@ (8003c74 <HAL_RCC_GetSysClockFreq+0x350>)
 80039d6:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80039da:	462a      	mov	r2, r5
 80039dc:	fb03 f202 	mul.w	r2, r3, r2
 80039e0:	2300      	movs	r3, #0
 80039e2:	4621      	mov	r1, r4
 80039e4:	fb01 f303 	mul.w	r3, r1, r3
 80039e8:	4413      	add	r3, r2
 80039ea:	4aa2      	ldr	r2, [pc, #648]	@ (8003c74 <HAL_RCC_GetSysClockFreq+0x350>)
 80039ec:	4621      	mov	r1, r4
 80039ee:	fba1 1202 	umull	r1, r2, r1, r2
 80039f2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80039f4:	460a      	mov	r2, r1
 80039f6:	67ba      	str	r2, [r7, #120]	@ 0x78
 80039f8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80039fa:	4413      	add	r3, r2
 80039fc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80039fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003a02:	2200      	movs	r2, #0
 8003a04:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003a06:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003a08:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003a0c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8003a10:	f7fd f93a 	bl	8000c88 <__aeabi_uldivmod>
 8003a14:	4602      	mov	r2, r0
 8003a16:	460b      	mov	r3, r1
 8003a18:	4613      	mov	r3, r2
 8003a1a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003a1e:	e064      	b.n	8003aea <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a20:	4b92      	ldr	r3, [pc, #584]	@ (8003c6c <HAL_RCC_GetSysClockFreq+0x348>)
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	099b      	lsrs	r3, r3, #6
 8003a26:	2200      	movs	r2, #0
 8003a28:	653b      	str	r3, [r7, #80]	@ 0x50
 8003a2a:	657a      	str	r2, [r7, #84]	@ 0x54
 8003a2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a32:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003a34:	2300      	movs	r3, #0
 8003a36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a38:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8003a3c:	4622      	mov	r2, r4
 8003a3e:	462b      	mov	r3, r5
 8003a40:	f04f 0000 	mov.w	r0, #0
 8003a44:	f04f 0100 	mov.w	r1, #0
 8003a48:	0159      	lsls	r1, r3, #5
 8003a4a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a4e:	0150      	lsls	r0, r2, #5
 8003a50:	4602      	mov	r2, r0
 8003a52:	460b      	mov	r3, r1
 8003a54:	4621      	mov	r1, r4
 8003a56:	1a51      	subs	r1, r2, r1
 8003a58:	6139      	str	r1, [r7, #16]
 8003a5a:	4629      	mov	r1, r5
 8003a5c:	eb63 0301 	sbc.w	r3, r3, r1
 8003a60:	617b      	str	r3, [r7, #20]
 8003a62:	f04f 0200 	mov.w	r2, #0
 8003a66:	f04f 0300 	mov.w	r3, #0
 8003a6a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003a6e:	4659      	mov	r1, fp
 8003a70:	018b      	lsls	r3, r1, #6
 8003a72:	4651      	mov	r1, sl
 8003a74:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a78:	4651      	mov	r1, sl
 8003a7a:	018a      	lsls	r2, r1, #6
 8003a7c:	4651      	mov	r1, sl
 8003a7e:	ebb2 0801 	subs.w	r8, r2, r1
 8003a82:	4659      	mov	r1, fp
 8003a84:	eb63 0901 	sbc.w	r9, r3, r1
 8003a88:	f04f 0200 	mov.w	r2, #0
 8003a8c:	f04f 0300 	mov.w	r3, #0
 8003a90:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a94:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a98:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a9c:	4690      	mov	r8, r2
 8003a9e:	4699      	mov	r9, r3
 8003aa0:	4623      	mov	r3, r4
 8003aa2:	eb18 0303 	adds.w	r3, r8, r3
 8003aa6:	60bb      	str	r3, [r7, #8]
 8003aa8:	462b      	mov	r3, r5
 8003aaa:	eb49 0303 	adc.w	r3, r9, r3
 8003aae:	60fb      	str	r3, [r7, #12]
 8003ab0:	f04f 0200 	mov.w	r2, #0
 8003ab4:	f04f 0300 	mov.w	r3, #0
 8003ab8:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003abc:	4629      	mov	r1, r5
 8003abe:	028b      	lsls	r3, r1, #10
 8003ac0:	4621      	mov	r1, r4
 8003ac2:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ac6:	4621      	mov	r1, r4
 8003ac8:	028a      	lsls	r2, r1, #10
 8003aca:	4610      	mov	r0, r2
 8003acc:	4619      	mov	r1, r3
 8003ace:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	643b      	str	r3, [r7, #64]	@ 0x40
 8003ad6:	647a      	str	r2, [r7, #68]	@ 0x44
 8003ad8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003adc:	f7fd f8d4 	bl	8000c88 <__aeabi_uldivmod>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	460b      	mov	r3, r1
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003aea:	4b60      	ldr	r3, [pc, #384]	@ (8003c6c <HAL_RCC_GetSysClockFreq+0x348>)
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	0c1b      	lsrs	r3, r3, #16
 8003af0:	f003 0303 	and.w	r3, r3, #3
 8003af4:	3301      	adds	r3, #1
 8003af6:	005b      	lsls	r3, r3, #1
 8003af8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco/pllp;
 8003afc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003b00:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003b04:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b08:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003b0c:	e0a6      	b.n	8003c5c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b0e:	4b57      	ldr	r3, [pc, #348]	@ (8003c6c <HAL_RCC_GetSysClockFreq+0x348>)
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b16:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b1a:	4b54      	ldr	r3, [pc, #336]	@ (8003c6c <HAL_RCC_GetSysClockFreq+0x348>)
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d02a      	beq.n	8003b7c <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b26:	4b51      	ldr	r3, [pc, #324]	@ (8003c6c <HAL_RCC_GetSysClockFreq+0x348>)
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	099b      	lsrs	r3, r3, #6
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003b30:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003b32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b34:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003b38:	2100      	movs	r1, #0
 8003b3a:	4b4e      	ldr	r3, [pc, #312]	@ (8003c74 <HAL_RCC_GetSysClockFreq+0x350>)
 8003b3c:	fb03 f201 	mul.w	r2, r3, r1
 8003b40:	2300      	movs	r3, #0
 8003b42:	fb00 f303 	mul.w	r3, r0, r3
 8003b46:	4413      	add	r3, r2
 8003b48:	4a4a      	ldr	r2, [pc, #296]	@ (8003c74 <HAL_RCC_GetSysClockFreq+0x350>)
 8003b4a:	fba0 1202 	umull	r1, r2, r0, r2
 8003b4e:	677a      	str	r2, [r7, #116]	@ 0x74
 8003b50:	460a      	mov	r2, r1
 8003b52:	673a      	str	r2, [r7, #112]	@ 0x70
 8003b54:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003b56:	4413      	add	r3, r2
 8003b58:	677b      	str	r3, [r7, #116]	@ 0x74
 8003b5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b5e:	2200      	movs	r2, #0
 8003b60:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b62:	637a      	str	r2, [r7, #52]	@ 0x34
 8003b64:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003b68:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8003b6c:	f7fd f88c 	bl	8000c88 <__aeabi_uldivmod>
 8003b70:	4602      	mov	r2, r0
 8003b72:	460b      	mov	r3, r1
 8003b74:	4613      	mov	r3, r2
 8003b76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003b7a:	e05b      	b.n	8003c34 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b7c:	4b3b      	ldr	r3, [pc, #236]	@ (8003c6c <HAL_RCC_GetSysClockFreq+0x348>)
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	099b      	lsrs	r3, r3, #6
 8003b82:	2200      	movs	r2, #0
 8003b84:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b86:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b8e:	623b      	str	r3, [r7, #32]
 8003b90:	2300      	movs	r3, #0
 8003b92:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b94:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003b98:	4642      	mov	r2, r8
 8003b9a:	464b      	mov	r3, r9
 8003b9c:	f04f 0000 	mov.w	r0, #0
 8003ba0:	f04f 0100 	mov.w	r1, #0
 8003ba4:	0159      	lsls	r1, r3, #5
 8003ba6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003baa:	0150      	lsls	r0, r2, #5
 8003bac:	4602      	mov	r2, r0
 8003bae:	460b      	mov	r3, r1
 8003bb0:	4641      	mov	r1, r8
 8003bb2:	ebb2 0a01 	subs.w	sl, r2, r1
 8003bb6:	4649      	mov	r1, r9
 8003bb8:	eb63 0b01 	sbc.w	fp, r3, r1
 8003bbc:	f04f 0200 	mov.w	r2, #0
 8003bc0:	f04f 0300 	mov.w	r3, #0
 8003bc4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003bc8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003bcc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003bd0:	ebb2 040a 	subs.w	r4, r2, sl
 8003bd4:	eb63 050b 	sbc.w	r5, r3, fp
 8003bd8:	f04f 0200 	mov.w	r2, #0
 8003bdc:	f04f 0300 	mov.w	r3, #0
 8003be0:	00eb      	lsls	r3, r5, #3
 8003be2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003be6:	00e2      	lsls	r2, r4, #3
 8003be8:	4614      	mov	r4, r2
 8003bea:	461d      	mov	r5, r3
 8003bec:	4643      	mov	r3, r8
 8003bee:	18e3      	adds	r3, r4, r3
 8003bf0:	603b      	str	r3, [r7, #0]
 8003bf2:	464b      	mov	r3, r9
 8003bf4:	eb45 0303 	adc.w	r3, r5, r3
 8003bf8:	607b      	str	r3, [r7, #4]
 8003bfa:	f04f 0200 	mov.w	r2, #0
 8003bfe:	f04f 0300 	mov.w	r3, #0
 8003c02:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c06:	4629      	mov	r1, r5
 8003c08:	028b      	lsls	r3, r1, #10
 8003c0a:	4621      	mov	r1, r4
 8003c0c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c10:	4621      	mov	r1, r4
 8003c12:	028a      	lsls	r2, r1, #10
 8003c14:	4610      	mov	r0, r2
 8003c16:	4619      	mov	r1, r3
 8003c18:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	61bb      	str	r3, [r7, #24]
 8003c20:	61fa      	str	r2, [r7, #28]
 8003c22:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c26:	f7fd f82f 	bl	8000c88 <__aeabi_uldivmod>
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	460b      	mov	r3, r1
 8003c2e:	4613      	mov	r3, r2
 8003c30:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003c34:	4b0d      	ldr	r3, [pc, #52]	@ (8003c6c <HAL_RCC_GetSysClockFreq+0x348>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	0f1b      	lsrs	r3, r3, #28
 8003c3a:	f003 0307 	and.w	r3, r3, #7
 8003c3e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco/pllr;
 8003c42:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003c46:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c4e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003c52:	e003      	b.n	8003c5c <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c54:	4b06      	ldr	r3, [pc, #24]	@ (8003c70 <HAL_RCC_GetSysClockFreq+0x34c>)
 8003c56:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003c5a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c5c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3798      	adds	r7, #152	@ 0x98
 8003c64:	46bd      	mov	sp, r7
 8003c66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c6a:	bf00      	nop
 8003c6c:	40023800 	.word	0x40023800
 8003c70:	00f42400 	.word	0x00f42400
 8003c74:	017d7840 	.word	0x017d7840

08003c78 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b086      	sub	sp, #24
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d101      	bne.n	8003c8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e28d      	b.n	80041a6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0301 	and.w	r3, r3, #1
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	f000 8083 	beq.w	8003d9e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003c98:	4b94      	ldr	r3, [pc, #592]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	f003 030c 	and.w	r3, r3, #12
 8003ca0:	2b04      	cmp	r3, #4
 8003ca2:	d019      	beq.n	8003cd8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003ca4:	4b91      	ldr	r3, [pc, #580]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003cac:	2b08      	cmp	r3, #8
 8003cae:	d106      	bne.n	8003cbe <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003cb0:	4b8e      	ldr	r3, [pc, #568]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cb8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003cbc:	d00c      	beq.n	8003cd8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003cbe:	4b8b      	ldr	r3, [pc, #556]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003cc6:	2b0c      	cmp	r3, #12
 8003cc8:	d112      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003cca:	4b88      	ldr	r3, [pc, #544]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cd2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003cd6:	d10b      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cd8:	4b84      	ldr	r3, [pc, #528]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d05b      	beq.n	8003d9c <HAL_RCC_OscConfig+0x124>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d157      	bne.n	8003d9c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e25a      	b.n	80041a6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cf8:	d106      	bne.n	8003d08 <HAL_RCC_OscConfig+0x90>
 8003cfa:	4b7c      	ldr	r3, [pc, #496]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a7b      	ldr	r2, [pc, #492]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003d00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d04:	6013      	str	r3, [r2, #0]
 8003d06:	e01d      	b.n	8003d44 <HAL_RCC_OscConfig+0xcc>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d10:	d10c      	bne.n	8003d2c <HAL_RCC_OscConfig+0xb4>
 8003d12:	4b76      	ldr	r3, [pc, #472]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a75      	ldr	r2, [pc, #468]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003d18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d1c:	6013      	str	r3, [r2, #0]
 8003d1e:	4b73      	ldr	r3, [pc, #460]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a72      	ldr	r2, [pc, #456]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003d24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d28:	6013      	str	r3, [r2, #0]
 8003d2a:	e00b      	b.n	8003d44 <HAL_RCC_OscConfig+0xcc>
 8003d2c:	4b6f      	ldr	r3, [pc, #444]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a6e      	ldr	r2, [pc, #440]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003d32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d36:	6013      	str	r3, [r2, #0]
 8003d38:	4b6c      	ldr	r3, [pc, #432]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a6b      	ldr	r2, [pc, #428]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003d3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d013      	beq.n	8003d74 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d4c:	f7fe fd12 	bl	8002774 <HAL_GetTick>
 8003d50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d52:	e008      	b.n	8003d66 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d54:	f7fe fd0e 	bl	8002774 <HAL_GetTick>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	1ad3      	subs	r3, r2, r3
 8003d5e:	2b64      	cmp	r3, #100	@ 0x64
 8003d60:	d901      	bls.n	8003d66 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003d62:	2303      	movs	r3, #3
 8003d64:	e21f      	b.n	80041a6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d66:	4b61      	ldr	r3, [pc, #388]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d0f0      	beq.n	8003d54 <HAL_RCC_OscConfig+0xdc>
 8003d72:	e014      	b.n	8003d9e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d74:	f7fe fcfe 	bl	8002774 <HAL_GetTick>
 8003d78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d7a:	e008      	b.n	8003d8e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d7c:	f7fe fcfa 	bl	8002774 <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	2b64      	cmp	r3, #100	@ 0x64
 8003d88:	d901      	bls.n	8003d8e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e20b      	b.n	80041a6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d8e:	4b57      	ldr	r3, [pc, #348]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d1f0      	bne.n	8003d7c <HAL_RCC_OscConfig+0x104>
 8003d9a:	e000      	b.n	8003d9e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 0302 	and.w	r3, r3, #2
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d06f      	beq.n	8003e8a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003daa:	4b50      	ldr	r3, [pc, #320]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	f003 030c 	and.w	r3, r3, #12
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d017      	beq.n	8003de6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003db6:	4b4d      	ldr	r3, [pc, #308]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003dbe:	2b08      	cmp	r3, #8
 8003dc0:	d105      	bne.n	8003dce <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003dc2:	4b4a      	ldr	r3, [pc, #296]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d00b      	beq.n	8003de6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003dce:	4b47      	ldr	r3, [pc, #284]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003dd6:	2b0c      	cmp	r3, #12
 8003dd8:	d11c      	bne.n	8003e14 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003dda:	4b44      	ldr	r3, [pc, #272]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d116      	bne.n	8003e14 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003de6:	4b41      	ldr	r3, [pc, #260]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0302 	and.w	r3, r3, #2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d005      	beq.n	8003dfe <HAL_RCC_OscConfig+0x186>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d001      	beq.n	8003dfe <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e1d3      	b.n	80041a6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dfe:	4b3b      	ldr	r3, [pc, #236]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	691b      	ldr	r3, [r3, #16]
 8003e0a:	00db      	lsls	r3, r3, #3
 8003e0c:	4937      	ldr	r1, [pc, #220]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e12:	e03a      	b.n	8003e8a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d020      	beq.n	8003e5e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e1c:	4b34      	ldr	r3, [pc, #208]	@ (8003ef0 <HAL_RCC_OscConfig+0x278>)
 8003e1e:	2201      	movs	r2, #1
 8003e20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e22:	f7fe fca7 	bl	8002774 <HAL_GetTick>
 8003e26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e28:	e008      	b.n	8003e3c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e2a:	f7fe fca3 	bl	8002774 <HAL_GetTick>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	2b02      	cmp	r3, #2
 8003e36:	d901      	bls.n	8003e3c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003e38:	2303      	movs	r3, #3
 8003e3a:	e1b4      	b.n	80041a6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e3c:	4b2b      	ldr	r3, [pc, #172]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 0302 	and.w	r3, r3, #2
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d0f0      	beq.n	8003e2a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e48:	4b28      	ldr	r3, [pc, #160]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	691b      	ldr	r3, [r3, #16]
 8003e54:	00db      	lsls	r3, r3, #3
 8003e56:	4925      	ldr	r1, [pc, #148]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	600b      	str	r3, [r1, #0]
 8003e5c:	e015      	b.n	8003e8a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e5e:	4b24      	ldr	r3, [pc, #144]	@ (8003ef0 <HAL_RCC_OscConfig+0x278>)
 8003e60:	2200      	movs	r2, #0
 8003e62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e64:	f7fe fc86 	bl	8002774 <HAL_GetTick>
 8003e68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e6a:	e008      	b.n	8003e7e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e6c:	f7fe fc82 	bl	8002774 <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	1ad3      	subs	r3, r2, r3
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d901      	bls.n	8003e7e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e193      	b.n	80041a6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e7e:	4b1b      	ldr	r3, [pc, #108]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0302 	and.w	r3, r3, #2
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d1f0      	bne.n	8003e6c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 0308 	and.w	r3, r3, #8
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d036      	beq.n	8003f04 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	695b      	ldr	r3, [r3, #20]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d016      	beq.n	8003ecc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e9e:	4b15      	ldr	r3, [pc, #84]	@ (8003ef4 <HAL_RCC_OscConfig+0x27c>)
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ea4:	f7fe fc66 	bl	8002774 <HAL_GetTick>
 8003ea8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003eaa:	e008      	b.n	8003ebe <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003eac:	f7fe fc62 	bl	8002774 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b02      	cmp	r3, #2
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e173      	b.n	80041a6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ebe:	4b0b      	ldr	r3, [pc, #44]	@ (8003eec <HAL_RCC_OscConfig+0x274>)
 8003ec0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ec2:	f003 0302 	and.w	r3, r3, #2
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d0f0      	beq.n	8003eac <HAL_RCC_OscConfig+0x234>
 8003eca:	e01b      	b.n	8003f04 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ecc:	4b09      	ldr	r3, [pc, #36]	@ (8003ef4 <HAL_RCC_OscConfig+0x27c>)
 8003ece:	2200      	movs	r2, #0
 8003ed0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ed2:	f7fe fc4f 	bl	8002774 <HAL_GetTick>
 8003ed6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ed8:	e00e      	b.n	8003ef8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003eda:	f7fe fc4b 	bl	8002774 <HAL_GetTick>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	2b02      	cmp	r3, #2
 8003ee6:	d907      	bls.n	8003ef8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003ee8:	2303      	movs	r3, #3
 8003eea:	e15c      	b.n	80041a6 <HAL_RCC_OscConfig+0x52e>
 8003eec:	40023800 	.word	0x40023800
 8003ef0:	42470000 	.word	0x42470000
 8003ef4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ef8:	4b8a      	ldr	r3, [pc, #552]	@ (8004124 <HAL_RCC_OscConfig+0x4ac>)
 8003efa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003efc:	f003 0302 	and.w	r3, r3, #2
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d1ea      	bne.n	8003eda <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 0304 	and.w	r3, r3, #4
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	f000 8097 	beq.w	8004040 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f12:	2300      	movs	r3, #0
 8003f14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f16:	4b83      	ldr	r3, [pc, #524]	@ (8004124 <HAL_RCC_OscConfig+0x4ac>)
 8003f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d10f      	bne.n	8003f42 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f22:	2300      	movs	r3, #0
 8003f24:	60bb      	str	r3, [r7, #8]
 8003f26:	4b7f      	ldr	r3, [pc, #508]	@ (8004124 <HAL_RCC_OscConfig+0x4ac>)
 8003f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f2a:	4a7e      	ldr	r2, [pc, #504]	@ (8004124 <HAL_RCC_OscConfig+0x4ac>)
 8003f2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f30:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f32:	4b7c      	ldr	r3, [pc, #496]	@ (8004124 <HAL_RCC_OscConfig+0x4ac>)
 8003f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f3a:	60bb      	str	r3, [r7, #8]
 8003f3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f42:	4b79      	ldr	r3, [pc, #484]	@ (8004128 <HAL_RCC_OscConfig+0x4b0>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d118      	bne.n	8003f80 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f4e:	4b76      	ldr	r3, [pc, #472]	@ (8004128 <HAL_RCC_OscConfig+0x4b0>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a75      	ldr	r2, [pc, #468]	@ (8004128 <HAL_RCC_OscConfig+0x4b0>)
 8003f54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f5a:	f7fe fc0b 	bl	8002774 <HAL_GetTick>
 8003f5e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f60:	e008      	b.n	8003f74 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f62:	f7fe fc07 	bl	8002774 <HAL_GetTick>
 8003f66:	4602      	mov	r2, r0
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	2b02      	cmp	r3, #2
 8003f6e:	d901      	bls.n	8003f74 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003f70:	2303      	movs	r3, #3
 8003f72:	e118      	b.n	80041a6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f74:	4b6c      	ldr	r3, [pc, #432]	@ (8004128 <HAL_RCC_OscConfig+0x4b0>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d0f0      	beq.n	8003f62 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	d106      	bne.n	8003f96 <HAL_RCC_OscConfig+0x31e>
 8003f88:	4b66      	ldr	r3, [pc, #408]	@ (8004124 <HAL_RCC_OscConfig+0x4ac>)
 8003f8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f8c:	4a65      	ldr	r2, [pc, #404]	@ (8004124 <HAL_RCC_OscConfig+0x4ac>)
 8003f8e:	f043 0301 	orr.w	r3, r3, #1
 8003f92:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f94:	e01c      	b.n	8003fd0 <HAL_RCC_OscConfig+0x358>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	2b05      	cmp	r3, #5
 8003f9c:	d10c      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x340>
 8003f9e:	4b61      	ldr	r3, [pc, #388]	@ (8004124 <HAL_RCC_OscConfig+0x4ac>)
 8003fa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fa2:	4a60      	ldr	r2, [pc, #384]	@ (8004124 <HAL_RCC_OscConfig+0x4ac>)
 8003fa4:	f043 0304 	orr.w	r3, r3, #4
 8003fa8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003faa:	4b5e      	ldr	r3, [pc, #376]	@ (8004124 <HAL_RCC_OscConfig+0x4ac>)
 8003fac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fae:	4a5d      	ldr	r2, [pc, #372]	@ (8004124 <HAL_RCC_OscConfig+0x4ac>)
 8003fb0:	f043 0301 	orr.w	r3, r3, #1
 8003fb4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fb6:	e00b      	b.n	8003fd0 <HAL_RCC_OscConfig+0x358>
 8003fb8:	4b5a      	ldr	r3, [pc, #360]	@ (8004124 <HAL_RCC_OscConfig+0x4ac>)
 8003fba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fbc:	4a59      	ldr	r2, [pc, #356]	@ (8004124 <HAL_RCC_OscConfig+0x4ac>)
 8003fbe:	f023 0301 	bic.w	r3, r3, #1
 8003fc2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fc4:	4b57      	ldr	r3, [pc, #348]	@ (8004124 <HAL_RCC_OscConfig+0x4ac>)
 8003fc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fc8:	4a56      	ldr	r2, [pc, #344]	@ (8004124 <HAL_RCC_OscConfig+0x4ac>)
 8003fca:	f023 0304 	bic.w	r3, r3, #4
 8003fce:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d015      	beq.n	8004004 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fd8:	f7fe fbcc 	bl	8002774 <HAL_GetTick>
 8003fdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fde:	e00a      	b.n	8003ff6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fe0:	f7fe fbc8 	bl	8002774 <HAL_GetTick>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d901      	bls.n	8003ff6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	e0d7      	b.n	80041a6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ff6:	4b4b      	ldr	r3, [pc, #300]	@ (8004124 <HAL_RCC_OscConfig+0x4ac>)
 8003ff8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ffa:	f003 0302 	and.w	r3, r3, #2
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d0ee      	beq.n	8003fe0 <HAL_RCC_OscConfig+0x368>
 8004002:	e014      	b.n	800402e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004004:	f7fe fbb6 	bl	8002774 <HAL_GetTick>
 8004008:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800400a:	e00a      	b.n	8004022 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800400c:	f7fe fbb2 	bl	8002774 <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	f241 3288 	movw	r2, #5000	@ 0x1388
 800401a:	4293      	cmp	r3, r2
 800401c:	d901      	bls.n	8004022 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e0c1      	b.n	80041a6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004022:	4b40      	ldr	r3, [pc, #256]	@ (8004124 <HAL_RCC_OscConfig+0x4ac>)
 8004024:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	2b00      	cmp	r3, #0
 800402c:	d1ee      	bne.n	800400c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800402e:	7dfb      	ldrb	r3, [r7, #23]
 8004030:	2b01      	cmp	r3, #1
 8004032:	d105      	bne.n	8004040 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004034:	4b3b      	ldr	r3, [pc, #236]	@ (8004124 <HAL_RCC_OscConfig+0x4ac>)
 8004036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004038:	4a3a      	ldr	r2, [pc, #232]	@ (8004124 <HAL_RCC_OscConfig+0x4ac>)
 800403a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800403e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	699b      	ldr	r3, [r3, #24]
 8004044:	2b00      	cmp	r3, #0
 8004046:	f000 80ad 	beq.w	80041a4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800404a:	4b36      	ldr	r3, [pc, #216]	@ (8004124 <HAL_RCC_OscConfig+0x4ac>)
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	f003 030c 	and.w	r3, r3, #12
 8004052:	2b08      	cmp	r3, #8
 8004054:	d060      	beq.n	8004118 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	699b      	ldr	r3, [r3, #24]
 800405a:	2b02      	cmp	r3, #2
 800405c:	d145      	bne.n	80040ea <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800405e:	4b33      	ldr	r3, [pc, #204]	@ (800412c <HAL_RCC_OscConfig+0x4b4>)
 8004060:	2200      	movs	r2, #0
 8004062:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004064:	f7fe fb86 	bl	8002774 <HAL_GetTick>
 8004068:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800406a:	e008      	b.n	800407e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800406c:	f7fe fb82 	bl	8002774 <HAL_GetTick>
 8004070:	4602      	mov	r2, r0
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	1ad3      	subs	r3, r2, r3
 8004076:	2b02      	cmp	r3, #2
 8004078:	d901      	bls.n	800407e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800407a:	2303      	movs	r3, #3
 800407c:	e093      	b.n	80041a6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800407e:	4b29      	ldr	r3, [pc, #164]	@ (8004124 <HAL_RCC_OscConfig+0x4ac>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004086:	2b00      	cmp	r3, #0
 8004088:	d1f0      	bne.n	800406c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	69da      	ldr	r2, [r3, #28]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a1b      	ldr	r3, [r3, #32]
 8004092:	431a      	orrs	r2, r3
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004098:	019b      	lsls	r3, r3, #6
 800409a:	431a      	orrs	r2, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040a0:	085b      	lsrs	r3, r3, #1
 80040a2:	3b01      	subs	r3, #1
 80040a4:	041b      	lsls	r3, r3, #16
 80040a6:	431a      	orrs	r2, r3
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ac:	061b      	lsls	r3, r3, #24
 80040ae:	431a      	orrs	r2, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040b4:	071b      	lsls	r3, r3, #28
 80040b6:	491b      	ldr	r1, [pc, #108]	@ (8004124 <HAL_RCC_OscConfig+0x4ac>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040bc:	4b1b      	ldr	r3, [pc, #108]	@ (800412c <HAL_RCC_OscConfig+0x4b4>)
 80040be:	2201      	movs	r2, #1
 80040c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040c2:	f7fe fb57 	bl	8002774 <HAL_GetTick>
 80040c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040c8:	e008      	b.n	80040dc <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040ca:	f7fe fb53 	bl	8002774 <HAL_GetTick>
 80040ce:	4602      	mov	r2, r0
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	1ad3      	subs	r3, r2, r3
 80040d4:	2b02      	cmp	r3, #2
 80040d6:	d901      	bls.n	80040dc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80040d8:	2303      	movs	r3, #3
 80040da:	e064      	b.n	80041a6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040dc:	4b11      	ldr	r3, [pc, #68]	@ (8004124 <HAL_RCC_OscConfig+0x4ac>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d0f0      	beq.n	80040ca <HAL_RCC_OscConfig+0x452>
 80040e8:	e05c      	b.n	80041a4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040ea:	4b10      	ldr	r3, [pc, #64]	@ (800412c <HAL_RCC_OscConfig+0x4b4>)
 80040ec:	2200      	movs	r2, #0
 80040ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040f0:	f7fe fb40 	bl	8002774 <HAL_GetTick>
 80040f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040f6:	e008      	b.n	800410a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040f8:	f7fe fb3c 	bl	8002774 <HAL_GetTick>
 80040fc:	4602      	mov	r2, r0
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	2b02      	cmp	r3, #2
 8004104:	d901      	bls.n	800410a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004106:	2303      	movs	r3, #3
 8004108:	e04d      	b.n	80041a6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800410a:	4b06      	ldr	r3, [pc, #24]	@ (8004124 <HAL_RCC_OscConfig+0x4ac>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004112:	2b00      	cmp	r3, #0
 8004114:	d1f0      	bne.n	80040f8 <HAL_RCC_OscConfig+0x480>
 8004116:	e045      	b.n	80041a4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	699b      	ldr	r3, [r3, #24]
 800411c:	2b01      	cmp	r3, #1
 800411e:	d107      	bne.n	8004130 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	e040      	b.n	80041a6 <HAL_RCC_OscConfig+0x52e>
 8004124:	40023800 	.word	0x40023800
 8004128:	40007000 	.word	0x40007000
 800412c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004130:	4b1f      	ldr	r3, [pc, #124]	@ (80041b0 <HAL_RCC_OscConfig+0x538>)
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	699b      	ldr	r3, [r3, #24]
 800413a:	2b01      	cmp	r3, #1
 800413c:	d030      	beq.n	80041a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004148:	429a      	cmp	r2, r3
 800414a:	d129      	bne.n	80041a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004156:	429a      	cmp	r2, r3
 8004158:	d122      	bne.n	80041a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800415a:	68fa      	ldr	r2, [r7, #12]
 800415c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004160:	4013      	ands	r3, r2
 8004162:	687a      	ldr	r2, [r7, #4]
 8004164:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004166:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004168:	4293      	cmp	r3, r2
 800416a:	d119      	bne.n	80041a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004176:	085b      	lsrs	r3, r3, #1
 8004178:	3b01      	subs	r3, #1
 800417a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800417c:	429a      	cmp	r2, r3
 800417e:	d10f      	bne.n	80041a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800418a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800418c:	429a      	cmp	r2, r3
 800418e:	d107      	bne.n	80041a0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800419a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800419c:	429a      	cmp	r2, r3
 800419e:	d001      	beq.n	80041a4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	e000      	b.n	80041a6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80041a4:	2300      	movs	r3, #0
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3718      	adds	r7, #24
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	40023800 	.word	0x40023800

080041b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b082      	sub	sp, #8
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d101      	bne.n	80041c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e041      	b.n	800424a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d106      	bne.n	80041e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f7fe f9a0 	bl	8002520 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2202      	movs	r2, #2
 80041e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	3304      	adds	r3, #4
 80041f0:	4619      	mov	r1, r3
 80041f2:	4610      	mov	r0, r2
 80041f4:	f000 f9e6 	bl	80045c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2201      	movs	r2, #1
 8004204:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2201      	movs	r2, #1
 800420c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004248:	2300      	movs	r3, #0
}
 800424a:	4618      	mov	r0, r3
 800424c:	3708      	adds	r7, #8
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
	...

08004254 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004254:	b480      	push	{r7}
 8004256:	b085      	sub	sp, #20
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004262:	b2db      	uxtb	r3, r3
 8004264:	2b01      	cmp	r3, #1
 8004266:	d001      	beq.n	800426c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	e04e      	b.n	800430a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2202      	movs	r2, #2
 8004270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	68da      	ldr	r2, [r3, #12]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f042 0201 	orr.w	r2, r2, #1
 8004282:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a23      	ldr	r2, [pc, #140]	@ (8004318 <HAL_TIM_Base_Start_IT+0xc4>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d022      	beq.n	80042d4 <HAL_TIM_Base_Start_IT+0x80>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004296:	d01d      	beq.n	80042d4 <HAL_TIM_Base_Start_IT+0x80>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a1f      	ldr	r2, [pc, #124]	@ (800431c <HAL_TIM_Base_Start_IT+0xc8>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d018      	beq.n	80042d4 <HAL_TIM_Base_Start_IT+0x80>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a1e      	ldr	r2, [pc, #120]	@ (8004320 <HAL_TIM_Base_Start_IT+0xcc>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d013      	beq.n	80042d4 <HAL_TIM_Base_Start_IT+0x80>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a1c      	ldr	r2, [pc, #112]	@ (8004324 <HAL_TIM_Base_Start_IT+0xd0>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d00e      	beq.n	80042d4 <HAL_TIM_Base_Start_IT+0x80>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a1b      	ldr	r2, [pc, #108]	@ (8004328 <HAL_TIM_Base_Start_IT+0xd4>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d009      	beq.n	80042d4 <HAL_TIM_Base_Start_IT+0x80>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a19      	ldr	r2, [pc, #100]	@ (800432c <HAL_TIM_Base_Start_IT+0xd8>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d004      	beq.n	80042d4 <HAL_TIM_Base_Start_IT+0x80>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a18      	ldr	r2, [pc, #96]	@ (8004330 <HAL_TIM_Base_Start_IT+0xdc>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d111      	bne.n	80042f8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f003 0307 	and.w	r3, r3, #7
 80042de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2b06      	cmp	r3, #6
 80042e4:	d010      	beq.n	8004308 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f042 0201 	orr.w	r2, r2, #1
 80042f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042f6:	e007      	b.n	8004308 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f042 0201 	orr.w	r2, r2, #1
 8004306:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004308:	2300      	movs	r3, #0
}
 800430a:	4618      	mov	r0, r3
 800430c:	3714      	adds	r7, #20
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr
 8004316:	bf00      	nop
 8004318:	40010000 	.word	0x40010000
 800431c:	40000400 	.word	0x40000400
 8004320:	40000800 	.word	0x40000800
 8004324:	40000c00 	.word	0x40000c00
 8004328:	40010400 	.word	0x40010400
 800432c:	40014000 	.word	0x40014000
 8004330:	40001800 	.word	0x40001800

08004334 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	68da      	ldr	r2, [r3, #12]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f022 0201 	bic.w	r2, r2, #1
 800434a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	6a1a      	ldr	r2, [r3, #32]
 8004352:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004356:	4013      	ands	r3, r2
 8004358:	2b00      	cmp	r3, #0
 800435a:	d10f      	bne.n	800437c <HAL_TIM_Base_Stop_IT+0x48>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	6a1a      	ldr	r2, [r3, #32]
 8004362:	f240 4344 	movw	r3, #1092	@ 0x444
 8004366:	4013      	ands	r3, r2
 8004368:	2b00      	cmp	r3, #0
 800436a:	d107      	bne.n	800437c <HAL_TIM_Base_Stop_IT+0x48>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f022 0201 	bic.w	r2, r2, #1
 800437a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004384:	2300      	movs	r3, #0
}
 8004386:	4618      	mov	r0, r3
 8004388:	370c      	adds	r7, #12
 800438a:	46bd      	mov	sp, r7
 800438c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004390:	4770      	bx	lr

08004392 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004392:	b580      	push	{r7, lr}
 8004394:	b084      	sub	sp, #16
 8004396:	af00      	add	r7, sp, #0
 8004398:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	691b      	ldr	r3, [r3, #16]
 80043a8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	f003 0302 	and.w	r3, r3, #2
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d020      	beq.n	80043f6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	f003 0302 	and.w	r3, r3, #2
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d01b      	beq.n	80043f6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f06f 0202 	mvn.w	r2, #2
 80043c6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2201      	movs	r2, #1
 80043cc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	699b      	ldr	r3, [r3, #24]
 80043d4:	f003 0303 	and.w	r3, r3, #3
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d003      	beq.n	80043e4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80043dc:	6878      	ldr	r0, [r7, #4]
 80043de:	f000 f8d2 	bl	8004586 <HAL_TIM_IC_CaptureCallback>
 80043e2:	e005      	b.n	80043f0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	f000 f8c4 	bl	8004572 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f000 f8d5 	bl	800459a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2200      	movs	r2, #0
 80043f4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	f003 0304 	and.w	r3, r3, #4
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d020      	beq.n	8004442 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f003 0304 	and.w	r3, r3, #4
 8004406:	2b00      	cmp	r3, #0
 8004408:	d01b      	beq.n	8004442 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f06f 0204 	mvn.w	r2, #4
 8004412:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2202      	movs	r2, #2
 8004418:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	699b      	ldr	r3, [r3, #24]
 8004420:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004424:	2b00      	cmp	r3, #0
 8004426:	d003      	beq.n	8004430 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004428:	6878      	ldr	r0, [r7, #4]
 800442a:	f000 f8ac 	bl	8004586 <HAL_TIM_IC_CaptureCallback>
 800442e:	e005      	b.n	800443c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004430:	6878      	ldr	r0, [r7, #4]
 8004432:	f000 f89e 	bl	8004572 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f000 f8af 	bl	800459a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2200      	movs	r2, #0
 8004440:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	f003 0308 	and.w	r3, r3, #8
 8004448:	2b00      	cmp	r3, #0
 800444a:	d020      	beq.n	800448e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f003 0308 	and.w	r3, r3, #8
 8004452:	2b00      	cmp	r3, #0
 8004454:	d01b      	beq.n	800448e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f06f 0208 	mvn.w	r2, #8
 800445e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2204      	movs	r2, #4
 8004464:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	69db      	ldr	r3, [r3, #28]
 800446c:	f003 0303 	and.w	r3, r3, #3
 8004470:	2b00      	cmp	r3, #0
 8004472:	d003      	beq.n	800447c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f000 f886 	bl	8004586 <HAL_TIM_IC_CaptureCallback>
 800447a:	e005      	b.n	8004488 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f000 f878 	bl	8004572 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f000 f889 	bl	800459a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2200      	movs	r2, #0
 800448c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	f003 0310 	and.w	r3, r3, #16
 8004494:	2b00      	cmp	r3, #0
 8004496:	d020      	beq.n	80044da <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f003 0310 	and.w	r3, r3, #16
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d01b      	beq.n	80044da <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f06f 0210 	mvn.w	r2, #16
 80044aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2208      	movs	r2, #8
 80044b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	69db      	ldr	r3, [r3, #28]
 80044b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d003      	beq.n	80044c8 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	f000 f860 	bl	8004586 <HAL_TIM_IC_CaptureCallback>
 80044c6:	e005      	b.n	80044d4 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	f000 f852 	bl	8004572 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f000 f863 	bl	800459a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	f003 0301 	and.w	r3, r3, #1
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d00c      	beq.n	80044fe <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f003 0301 	and.w	r3, r3, #1
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d007      	beq.n	80044fe <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f06f 0201 	mvn.w	r2, #1
 80044f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80044f8:	6878      	ldr	r0, [r7, #4]
 80044fa:	f7fd fe39 	bl	8002170 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004504:	2b00      	cmp	r3, #0
 8004506:	d00c      	beq.n	8004522 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800450e:	2b00      	cmp	r3, #0
 8004510:	d007      	beq.n	8004522 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800451a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800451c:	6878      	ldr	r0, [r7, #4]
 800451e:	f000 f983 	bl	8004828 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004528:	2b00      	cmp	r3, #0
 800452a:	d00c      	beq.n	8004546 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004532:	2b00      	cmp	r3, #0
 8004534:	d007      	beq.n	8004546 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800453e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f000 f834 	bl	80045ae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	f003 0320 	and.w	r3, r3, #32
 800454c:	2b00      	cmp	r3, #0
 800454e:	d00c      	beq.n	800456a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	f003 0320 	and.w	r3, r3, #32
 8004556:	2b00      	cmp	r3, #0
 8004558:	d007      	beq.n	800456a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f06f 0220 	mvn.w	r2, #32
 8004562:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	f000 f955 	bl	8004814 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800456a:	bf00      	nop
 800456c:	3710      	adds	r7, #16
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}

08004572 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004572:	b480      	push	{r7}
 8004574:	b083      	sub	sp, #12
 8004576:	af00      	add	r7, sp, #0
 8004578:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800457a:	bf00      	nop
 800457c:	370c      	adds	r7, #12
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr

08004586 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004586:	b480      	push	{r7}
 8004588:	b083      	sub	sp, #12
 800458a:	af00      	add	r7, sp, #0
 800458c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800458e:	bf00      	nop
 8004590:	370c      	adds	r7, #12
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr

0800459a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800459a:	b480      	push	{r7}
 800459c:	b083      	sub	sp, #12
 800459e:	af00      	add	r7, sp, #0
 80045a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80045a2:	bf00      	nop
 80045a4:	370c      	adds	r7, #12
 80045a6:	46bd      	mov	sp, r7
 80045a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ac:	4770      	bx	lr

080045ae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80045ae:	b480      	push	{r7}
 80045b0:	b083      	sub	sp, #12
 80045b2:	af00      	add	r7, sp, #0
 80045b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80045b6:	bf00      	nop
 80045b8:	370c      	adds	r7, #12
 80045ba:	46bd      	mov	sp, r7
 80045bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c0:	4770      	bx	lr
	...

080045c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b085      	sub	sp, #20
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
 80045cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	4a46      	ldr	r2, [pc, #280]	@ (80046f0 <TIM_Base_SetConfig+0x12c>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d013      	beq.n	8004604 <TIM_Base_SetConfig+0x40>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045e2:	d00f      	beq.n	8004604 <TIM_Base_SetConfig+0x40>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	4a43      	ldr	r2, [pc, #268]	@ (80046f4 <TIM_Base_SetConfig+0x130>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d00b      	beq.n	8004604 <TIM_Base_SetConfig+0x40>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	4a42      	ldr	r2, [pc, #264]	@ (80046f8 <TIM_Base_SetConfig+0x134>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d007      	beq.n	8004604 <TIM_Base_SetConfig+0x40>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	4a41      	ldr	r2, [pc, #260]	@ (80046fc <TIM_Base_SetConfig+0x138>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d003      	beq.n	8004604 <TIM_Base_SetConfig+0x40>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	4a40      	ldr	r2, [pc, #256]	@ (8004700 <TIM_Base_SetConfig+0x13c>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d108      	bne.n	8004616 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800460a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	68fa      	ldr	r2, [r7, #12]
 8004612:	4313      	orrs	r3, r2
 8004614:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	4a35      	ldr	r2, [pc, #212]	@ (80046f0 <TIM_Base_SetConfig+0x12c>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d02b      	beq.n	8004676 <TIM_Base_SetConfig+0xb2>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004624:	d027      	beq.n	8004676 <TIM_Base_SetConfig+0xb2>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	4a32      	ldr	r2, [pc, #200]	@ (80046f4 <TIM_Base_SetConfig+0x130>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d023      	beq.n	8004676 <TIM_Base_SetConfig+0xb2>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	4a31      	ldr	r2, [pc, #196]	@ (80046f8 <TIM_Base_SetConfig+0x134>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d01f      	beq.n	8004676 <TIM_Base_SetConfig+0xb2>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	4a30      	ldr	r2, [pc, #192]	@ (80046fc <TIM_Base_SetConfig+0x138>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d01b      	beq.n	8004676 <TIM_Base_SetConfig+0xb2>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	4a2f      	ldr	r2, [pc, #188]	@ (8004700 <TIM_Base_SetConfig+0x13c>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d017      	beq.n	8004676 <TIM_Base_SetConfig+0xb2>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	4a2e      	ldr	r2, [pc, #184]	@ (8004704 <TIM_Base_SetConfig+0x140>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d013      	beq.n	8004676 <TIM_Base_SetConfig+0xb2>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	4a2d      	ldr	r2, [pc, #180]	@ (8004708 <TIM_Base_SetConfig+0x144>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d00f      	beq.n	8004676 <TIM_Base_SetConfig+0xb2>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	4a2c      	ldr	r2, [pc, #176]	@ (800470c <TIM_Base_SetConfig+0x148>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d00b      	beq.n	8004676 <TIM_Base_SetConfig+0xb2>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	4a2b      	ldr	r2, [pc, #172]	@ (8004710 <TIM_Base_SetConfig+0x14c>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d007      	beq.n	8004676 <TIM_Base_SetConfig+0xb2>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	4a2a      	ldr	r2, [pc, #168]	@ (8004714 <TIM_Base_SetConfig+0x150>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d003      	beq.n	8004676 <TIM_Base_SetConfig+0xb2>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	4a29      	ldr	r2, [pc, #164]	@ (8004718 <TIM_Base_SetConfig+0x154>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d108      	bne.n	8004688 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800467c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	68db      	ldr	r3, [r3, #12]
 8004682:	68fa      	ldr	r2, [r7, #12]
 8004684:	4313      	orrs	r3, r2
 8004686:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	695b      	ldr	r3, [r3, #20]
 8004692:	4313      	orrs	r3, r2
 8004694:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	68fa      	ldr	r2, [r7, #12]
 800469a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	689a      	ldr	r2, [r3, #8]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	4a10      	ldr	r2, [pc, #64]	@ (80046f0 <TIM_Base_SetConfig+0x12c>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d003      	beq.n	80046bc <TIM_Base_SetConfig+0xf8>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	4a12      	ldr	r2, [pc, #72]	@ (8004700 <TIM_Base_SetConfig+0x13c>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d103      	bne.n	80046c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	691a      	ldr	r2, [r3, #16]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	691b      	ldr	r3, [r3, #16]
 80046ce:	f003 0301 	and.w	r3, r3, #1
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d105      	bne.n	80046e2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	f023 0201 	bic.w	r2, r3, #1
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	611a      	str	r2, [r3, #16]
  }
}
 80046e2:	bf00      	nop
 80046e4:	3714      	adds	r7, #20
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr
 80046ee:	bf00      	nop
 80046f0:	40010000 	.word	0x40010000
 80046f4:	40000400 	.word	0x40000400
 80046f8:	40000800 	.word	0x40000800
 80046fc:	40000c00 	.word	0x40000c00
 8004700:	40010400 	.word	0x40010400
 8004704:	40014000 	.word	0x40014000
 8004708:	40014400 	.word	0x40014400
 800470c:	40014800 	.word	0x40014800
 8004710:	40001800 	.word	0x40001800
 8004714:	40001c00 	.word	0x40001c00
 8004718:	40002000 	.word	0x40002000

0800471c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800471c:	b480      	push	{r7}
 800471e:	b085      	sub	sp, #20
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
 8004724:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800472c:	2b01      	cmp	r3, #1
 800472e:	d101      	bne.n	8004734 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004730:	2302      	movs	r3, #2
 8004732:	e05a      	b.n	80047ea <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2201      	movs	r2, #1
 8004738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2202      	movs	r2, #2
 8004740:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800475a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	68fa      	ldr	r2, [r7, #12]
 8004762:	4313      	orrs	r3, r2
 8004764:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	68fa      	ldr	r2, [r7, #12]
 800476c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a21      	ldr	r2, [pc, #132]	@ (80047f8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d022      	beq.n	80047be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004780:	d01d      	beq.n	80047be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4a1d      	ldr	r2, [pc, #116]	@ (80047fc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d018      	beq.n	80047be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a1b      	ldr	r2, [pc, #108]	@ (8004800 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d013      	beq.n	80047be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a1a      	ldr	r2, [pc, #104]	@ (8004804 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d00e      	beq.n	80047be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a18      	ldr	r2, [pc, #96]	@ (8004808 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d009      	beq.n	80047be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a17      	ldr	r2, [pc, #92]	@ (800480c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d004      	beq.n	80047be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a15      	ldr	r2, [pc, #84]	@ (8004810 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d10c      	bne.n	80047d8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80047c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	68ba      	ldr	r2, [r7, #8]
 80047cc:	4313      	orrs	r3, r2
 80047ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	68ba      	ldr	r2, [r7, #8]
 80047d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80047e8:	2300      	movs	r3, #0
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3714      	adds	r7, #20
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr
 80047f6:	bf00      	nop
 80047f8:	40010000 	.word	0x40010000
 80047fc:	40000400 	.word	0x40000400
 8004800:	40000800 	.word	0x40000800
 8004804:	40000c00 	.word	0x40000c00
 8004808:	40010400 	.word	0x40010400
 800480c:	40014000 	.word	0x40014000
 8004810:	40001800 	.word	0x40001800

08004814 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004814:	b480      	push	{r7}
 8004816:	b083      	sub	sp, #12
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800481c:	bf00      	nop
 800481e:	370c      	adds	r7, #12
 8004820:	46bd      	mov	sp, r7
 8004822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004826:	4770      	bx	lr

08004828 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004830:	bf00      	nop
 8004832:	370c      	adds	r7, #12
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr

0800483c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b082      	sub	sp, #8
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d101      	bne.n	800484e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	e042      	b.n	80048d4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004854:	b2db      	uxtb	r3, r3
 8004856:	2b00      	cmp	r3, #0
 8004858:	d106      	bne.n	8004868 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2200      	movs	r2, #0
 800485e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f7fd feae 	bl	80025c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2224      	movs	r2, #36	@ 0x24
 800486c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	68da      	ldr	r2, [r3, #12]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800487e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f000 fa09 	bl	8004c98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	691a      	ldr	r2, [r3, #16]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004894:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	695a      	ldr	r2, [r3, #20]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80048a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	68da      	ldr	r2, [r3, #12]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80048b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2200      	movs	r2, #0
 80048ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2220      	movs	r2, #32
 80048c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2220      	movs	r2, #32
 80048c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80048d2:	2300      	movs	r3, #0
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3708      	adds	r7, #8
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}

080048dc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b08a      	sub	sp, #40	@ 0x28
 80048e0:	af02      	add	r7, sp, #8
 80048e2:	60f8      	str	r0, [r7, #12]
 80048e4:	60b9      	str	r1, [r7, #8]
 80048e6:	603b      	str	r3, [r7, #0]
 80048e8:	4613      	mov	r3, r2
 80048ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80048ec:	2300      	movs	r3, #0
 80048ee:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048f6:	b2db      	uxtb	r3, r3
 80048f8:	2b20      	cmp	r3, #32
 80048fa:	d175      	bne.n	80049e8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d002      	beq.n	8004908 <HAL_UART_Transmit+0x2c>
 8004902:	88fb      	ldrh	r3, [r7, #6]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d101      	bne.n	800490c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e06e      	b.n	80049ea <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2200      	movs	r2, #0
 8004910:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2221      	movs	r2, #33	@ 0x21
 8004916:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800491a:	f7fd ff2b 	bl	8002774 <HAL_GetTick>
 800491e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	88fa      	ldrh	r2, [r7, #6]
 8004924:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	88fa      	ldrh	r2, [r7, #6]
 800492a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004934:	d108      	bne.n	8004948 <HAL_UART_Transmit+0x6c>
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	691b      	ldr	r3, [r3, #16]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d104      	bne.n	8004948 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800493e:	2300      	movs	r3, #0
 8004940:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	61bb      	str	r3, [r7, #24]
 8004946:	e003      	b.n	8004950 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800494c:	2300      	movs	r3, #0
 800494e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004950:	e02e      	b.n	80049b0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	9300      	str	r3, [sp, #0]
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	2200      	movs	r2, #0
 800495a:	2180      	movs	r1, #128	@ 0x80
 800495c:	68f8      	ldr	r0, [r7, #12]
 800495e:	f000 f8df 	bl	8004b20 <UART_WaitOnFlagUntilTimeout>
 8004962:	4603      	mov	r3, r0
 8004964:	2b00      	cmp	r3, #0
 8004966:	d005      	beq.n	8004974 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2220      	movs	r2, #32
 800496c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004970:	2303      	movs	r3, #3
 8004972:	e03a      	b.n	80049ea <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004974:	69fb      	ldr	r3, [r7, #28]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d10b      	bne.n	8004992 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800497a:	69bb      	ldr	r3, [r7, #24]
 800497c:	881b      	ldrh	r3, [r3, #0]
 800497e:	461a      	mov	r2, r3
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004988:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800498a:	69bb      	ldr	r3, [r7, #24]
 800498c:	3302      	adds	r3, #2
 800498e:	61bb      	str	r3, [r7, #24]
 8004990:	e007      	b.n	80049a2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004992:	69fb      	ldr	r3, [r7, #28]
 8004994:	781a      	ldrb	r2, [r3, #0]
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800499c:	69fb      	ldr	r3, [r7, #28]
 800499e:	3301      	adds	r3, #1
 80049a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80049a6:	b29b      	uxth	r3, r3
 80049a8:	3b01      	subs	r3, #1
 80049aa:	b29a      	uxth	r2, r3
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d1cb      	bne.n	8004952 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	9300      	str	r3, [sp, #0]
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	2200      	movs	r2, #0
 80049c2:	2140      	movs	r1, #64	@ 0x40
 80049c4:	68f8      	ldr	r0, [r7, #12]
 80049c6:	f000 f8ab 	bl	8004b20 <UART_WaitOnFlagUntilTimeout>
 80049ca:	4603      	mov	r3, r0
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d005      	beq.n	80049dc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2220      	movs	r2, #32
 80049d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80049d8:	2303      	movs	r3, #3
 80049da:	e006      	b.n	80049ea <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2220      	movs	r2, #32
 80049e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80049e4:	2300      	movs	r3, #0
 80049e6:	e000      	b.n	80049ea <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80049e8:	2302      	movs	r3, #2
  }
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3720      	adds	r7, #32
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}

080049f2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049f2:	b580      	push	{r7, lr}
 80049f4:	b08a      	sub	sp, #40	@ 0x28
 80049f6:	af02      	add	r7, sp, #8
 80049f8:	60f8      	str	r0, [r7, #12]
 80049fa:	60b9      	str	r1, [r7, #8]
 80049fc:	603b      	str	r3, [r7, #0]
 80049fe:	4613      	mov	r3, r2
 8004a00:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004a02:	2300      	movs	r3, #0
 8004a04:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004a0c:	b2db      	uxtb	r3, r3
 8004a0e:	2b20      	cmp	r3, #32
 8004a10:	f040 8081 	bne.w	8004b16 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d002      	beq.n	8004a20 <HAL_UART_Receive+0x2e>
 8004a1a:	88fb      	ldrh	r3, [r7, #6]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d101      	bne.n	8004a24 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	e079      	b.n	8004b18 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2200      	movs	r2, #0
 8004a28:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2222      	movs	r2, #34	@ 0x22
 8004a2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2200      	movs	r2, #0
 8004a36:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a38:	f7fd fe9c 	bl	8002774 <HAL_GetTick>
 8004a3c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	88fa      	ldrh	r2, [r7, #6]
 8004a42:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	88fa      	ldrh	r2, [r7, #6]
 8004a48:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a52:	d108      	bne.n	8004a66 <HAL_UART_Receive+0x74>
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	691b      	ldr	r3, [r3, #16]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d104      	bne.n	8004a66 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004a60:	68bb      	ldr	r3, [r7, #8]
 8004a62:	61bb      	str	r3, [r7, #24]
 8004a64:	e003      	b.n	8004a6e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004a6e:	e047      	b.n	8004b00 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	9300      	str	r3, [sp, #0]
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	2200      	movs	r2, #0
 8004a78:	2120      	movs	r1, #32
 8004a7a:	68f8      	ldr	r0, [r7, #12]
 8004a7c:	f000 f850 	bl	8004b20 <UART_WaitOnFlagUntilTimeout>
 8004a80:	4603      	mov	r3, r0
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d005      	beq.n	8004a92 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2220      	movs	r2, #32
 8004a8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8004a8e:	2303      	movs	r3, #3
 8004a90:	e042      	b.n	8004b18 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d10c      	bne.n	8004ab2 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004aa4:	b29a      	uxth	r2, r3
 8004aa6:	69bb      	ldr	r3, [r7, #24]
 8004aa8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004aaa:	69bb      	ldr	r3, [r7, #24]
 8004aac:	3302      	adds	r3, #2
 8004aae:	61bb      	str	r3, [r7, #24]
 8004ab0:	e01f      	b.n	8004af2 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004aba:	d007      	beq.n	8004acc <HAL_UART_Receive+0xda>
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d10a      	bne.n	8004ada <HAL_UART_Receive+0xe8>
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	691b      	ldr	r3, [r3, #16]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d106      	bne.n	8004ada <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	b2da      	uxtb	r2, r3
 8004ad4:	69fb      	ldr	r3, [r7, #28]
 8004ad6:	701a      	strb	r2, [r3, #0]
 8004ad8:	e008      	b.n	8004aec <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ae6:	b2da      	uxtb	r2, r3
 8004ae8:	69fb      	ldr	r3, [r7, #28]
 8004aea:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004aec:	69fb      	ldr	r3, [r7, #28]
 8004aee:	3301      	adds	r3, #1
 8004af0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	3b01      	subs	r3, #1
 8004afa:	b29a      	uxth	r2, r3
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004b04:	b29b      	uxth	r3, r3
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d1b2      	bne.n	8004a70 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2220      	movs	r2, #32
 8004b0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8004b12:	2300      	movs	r3, #0
 8004b14:	e000      	b.n	8004b18 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004b16:	2302      	movs	r3, #2
  }
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	3720      	adds	r7, #32
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}

08004b20 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b086      	sub	sp, #24
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	60f8      	str	r0, [r7, #12]
 8004b28:	60b9      	str	r1, [r7, #8]
 8004b2a:	603b      	str	r3, [r7, #0]
 8004b2c:	4613      	mov	r3, r2
 8004b2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b30:	e03b      	b.n	8004baa <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b32:	6a3b      	ldr	r3, [r7, #32]
 8004b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b38:	d037      	beq.n	8004baa <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b3a:	f7fd fe1b 	bl	8002774 <HAL_GetTick>
 8004b3e:	4602      	mov	r2, r0
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	1ad3      	subs	r3, r2, r3
 8004b44:	6a3a      	ldr	r2, [r7, #32]
 8004b46:	429a      	cmp	r2, r3
 8004b48:	d302      	bcc.n	8004b50 <UART_WaitOnFlagUntilTimeout+0x30>
 8004b4a:	6a3b      	ldr	r3, [r7, #32]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d101      	bne.n	8004b54 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004b50:	2303      	movs	r3, #3
 8004b52:	e03a      	b.n	8004bca <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	f003 0304 	and.w	r3, r3, #4
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d023      	beq.n	8004baa <UART_WaitOnFlagUntilTimeout+0x8a>
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	2b80      	cmp	r3, #128	@ 0x80
 8004b66:	d020      	beq.n	8004baa <UART_WaitOnFlagUntilTimeout+0x8a>
 8004b68:	68bb      	ldr	r3, [r7, #8]
 8004b6a:	2b40      	cmp	r3, #64	@ 0x40
 8004b6c:	d01d      	beq.n	8004baa <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 0308 	and.w	r3, r3, #8
 8004b78:	2b08      	cmp	r3, #8
 8004b7a:	d116      	bne.n	8004baa <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	617b      	str	r3, [r7, #20]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	617b      	str	r3, [r7, #20]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	617b      	str	r3, [r7, #20]
 8004b90:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b92:	68f8      	ldr	r0, [r7, #12]
 8004b94:	f000 f81d 	bl	8004bd2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2208      	movs	r2, #8
 8004b9c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e00f      	b.n	8004bca <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	681a      	ldr	r2, [r3, #0]
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	68ba      	ldr	r2, [r7, #8]
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	bf0c      	ite	eq
 8004bba:	2301      	moveq	r3, #1
 8004bbc:	2300      	movne	r3, #0
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	461a      	mov	r2, r3
 8004bc2:	79fb      	ldrb	r3, [r7, #7]
 8004bc4:	429a      	cmp	r2, r3
 8004bc6:	d0b4      	beq.n	8004b32 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004bc8:	2300      	movs	r3, #0
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3718      	adds	r7, #24
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}

08004bd2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004bd2:	b480      	push	{r7}
 8004bd4:	b095      	sub	sp, #84	@ 0x54
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	330c      	adds	r3, #12
 8004be0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004be2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004be4:	e853 3f00 	ldrex	r3, [r3]
 8004be8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004bf0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	330c      	adds	r3, #12
 8004bf8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004bfa:	643a      	str	r2, [r7, #64]	@ 0x40
 8004bfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bfe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004c00:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c02:	e841 2300 	strex	r3, r2, [r1]
 8004c06:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004c08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d1e5      	bne.n	8004bda <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	3314      	adds	r3, #20
 8004c14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c16:	6a3b      	ldr	r3, [r7, #32]
 8004c18:	e853 3f00 	ldrex	r3, [r3]
 8004c1c:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c1e:	69fb      	ldr	r3, [r7, #28]
 8004c20:	f023 0301 	bic.w	r3, r3, #1
 8004c24:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	3314      	adds	r3, #20
 8004c2c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c30:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c32:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c36:	e841 2300 	strex	r3, r2, [r1]
 8004c3a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d1e5      	bne.n	8004c0e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d119      	bne.n	8004c7e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	330c      	adds	r3, #12
 8004c50:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	e853 3f00 	ldrex	r3, [r3]
 8004c58:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	f023 0310 	bic.w	r3, r3, #16
 8004c60:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	330c      	adds	r3, #12
 8004c68:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c6a:	61ba      	str	r2, [r7, #24]
 8004c6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c6e:	6979      	ldr	r1, [r7, #20]
 8004c70:	69ba      	ldr	r2, [r7, #24]
 8004c72:	e841 2300 	strex	r3, r2, [r1]
 8004c76:	613b      	str	r3, [r7, #16]
   return(result);
 8004c78:	693b      	ldr	r3, [r7, #16]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d1e5      	bne.n	8004c4a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2220      	movs	r2, #32
 8004c82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004c8c:	bf00      	nop
 8004c8e:	3754      	adds	r7, #84	@ 0x54
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr

08004c98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c9c:	b0c0      	sub	sp, #256	@ 0x100
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	691b      	ldr	r3, [r3, #16]
 8004cac:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004cb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cb4:	68d9      	ldr	r1, [r3, #12]
 8004cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	ea40 0301 	orr.w	r3, r0, r1
 8004cc0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004cc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cc6:	689a      	ldr	r2, [r3, #8]
 8004cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ccc:	691b      	ldr	r3, [r3, #16]
 8004cce:	431a      	orrs	r2, r3
 8004cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cd4:	695b      	ldr	r3, [r3, #20]
 8004cd6:	431a      	orrs	r2, r3
 8004cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cdc:	69db      	ldr	r3, [r3, #28]
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	68db      	ldr	r3, [r3, #12]
 8004cec:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004cf0:	f021 010c 	bic.w	r1, r1, #12
 8004cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004cfe:	430b      	orrs	r3, r1
 8004d00:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	695b      	ldr	r3, [r3, #20]
 8004d0a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004d0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d12:	6999      	ldr	r1, [r3, #24]
 8004d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d18:	681a      	ldr	r2, [r3, #0]
 8004d1a:	ea40 0301 	orr.w	r3, r0, r1
 8004d1e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	4b8f      	ldr	r3, [pc, #572]	@ (8004f64 <UART_SetConfig+0x2cc>)
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	d005      	beq.n	8004d38 <UART_SetConfig+0xa0>
 8004d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	4b8d      	ldr	r3, [pc, #564]	@ (8004f68 <UART_SetConfig+0x2d0>)
 8004d34:	429a      	cmp	r2, r3
 8004d36:	d104      	bne.n	8004d42 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004d38:	f7fe fde0 	bl	80038fc <HAL_RCC_GetPCLK2Freq>
 8004d3c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004d40:	e003      	b.n	8004d4a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004d42:	f7fe fdc7 	bl	80038d4 <HAL_RCC_GetPCLK1Freq>
 8004d46:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d4e:	69db      	ldr	r3, [r3, #28]
 8004d50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d54:	f040 810c 	bne.w	8004f70 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004d58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004d62:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004d66:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004d6a:	4622      	mov	r2, r4
 8004d6c:	462b      	mov	r3, r5
 8004d6e:	1891      	adds	r1, r2, r2
 8004d70:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004d72:	415b      	adcs	r3, r3
 8004d74:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d76:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004d7a:	4621      	mov	r1, r4
 8004d7c:	eb12 0801 	adds.w	r8, r2, r1
 8004d80:	4629      	mov	r1, r5
 8004d82:	eb43 0901 	adc.w	r9, r3, r1
 8004d86:	f04f 0200 	mov.w	r2, #0
 8004d8a:	f04f 0300 	mov.w	r3, #0
 8004d8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d9a:	4690      	mov	r8, r2
 8004d9c:	4699      	mov	r9, r3
 8004d9e:	4623      	mov	r3, r4
 8004da0:	eb18 0303 	adds.w	r3, r8, r3
 8004da4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004da8:	462b      	mov	r3, r5
 8004daa:	eb49 0303 	adc.w	r3, r9, r3
 8004dae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004db2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	2200      	movs	r2, #0
 8004dba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004dbe:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004dc2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004dc6:	460b      	mov	r3, r1
 8004dc8:	18db      	adds	r3, r3, r3
 8004dca:	653b      	str	r3, [r7, #80]	@ 0x50
 8004dcc:	4613      	mov	r3, r2
 8004dce:	eb42 0303 	adc.w	r3, r2, r3
 8004dd2:	657b      	str	r3, [r7, #84]	@ 0x54
 8004dd4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004dd8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004ddc:	f7fb ff54 	bl	8000c88 <__aeabi_uldivmod>
 8004de0:	4602      	mov	r2, r0
 8004de2:	460b      	mov	r3, r1
 8004de4:	4b61      	ldr	r3, [pc, #388]	@ (8004f6c <UART_SetConfig+0x2d4>)
 8004de6:	fba3 2302 	umull	r2, r3, r3, r2
 8004dea:	095b      	lsrs	r3, r3, #5
 8004dec:	011c      	lsls	r4, r3, #4
 8004dee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004df2:	2200      	movs	r2, #0
 8004df4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004df8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004dfc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004e00:	4642      	mov	r2, r8
 8004e02:	464b      	mov	r3, r9
 8004e04:	1891      	adds	r1, r2, r2
 8004e06:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004e08:	415b      	adcs	r3, r3
 8004e0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e0c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004e10:	4641      	mov	r1, r8
 8004e12:	eb12 0a01 	adds.w	sl, r2, r1
 8004e16:	4649      	mov	r1, r9
 8004e18:	eb43 0b01 	adc.w	fp, r3, r1
 8004e1c:	f04f 0200 	mov.w	r2, #0
 8004e20:	f04f 0300 	mov.w	r3, #0
 8004e24:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004e28:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004e2c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e30:	4692      	mov	sl, r2
 8004e32:	469b      	mov	fp, r3
 8004e34:	4643      	mov	r3, r8
 8004e36:	eb1a 0303 	adds.w	r3, sl, r3
 8004e3a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004e3e:	464b      	mov	r3, r9
 8004e40:	eb4b 0303 	adc.w	r3, fp, r3
 8004e44:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004e54:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004e58:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004e5c:	460b      	mov	r3, r1
 8004e5e:	18db      	adds	r3, r3, r3
 8004e60:	643b      	str	r3, [r7, #64]	@ 0x40
 8004e62:	4613      	mov	r3, r2
 8004e64:	eb42 0303 	adc.w	r3, r2, r3
 8004e68:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e6a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004e6e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004e72:	f7fb ff09 	bl	8000c88 <__aeabi_uldivmod>
 8004e76:	4602      	mov	r2, r0
 8004e78:	460b      	mov	r3, r1
 8004e7a:	4611      	mov	r1, r2
 8004e7c:	4b3b      	ldr	r3, [pc, #236]	@ (8004f6c <UART_SetConfig+0x2d4>)
 8004e7e:	fba3 2301 	umull	r2, r3, r3, r1
 8004e82:	095b      	lsrs	r3, r3, #5
 8004e84:	2264      	movs	r2, #100	@ 0x64
 8004e86:	fb02 f303 	mul.w	r3, r2, r3
 8004e8a:	1acb      	subs	r3, r1, r3
 8004e8c:	00db      	lsls	r3, r3, #3
 8004e8e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004e92:	4b36      	ldr	r3, [pc, #216]	@ (8004f6c <UART_SetConfig+0x2d4>)
 8004e94:	fba3 2302 	umull	r2, r3, r3, r2
 8004e98:	095b      	lsrs	r3, r3, #5
 8004e9a:	005b      	lsls	r3, r3, #1
 8004e9c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004ea0:	441c      	add	r4, r3
 8004ea2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004eac:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004eb0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004eb4:	4642      	mov	r2, r8
 8004eb6:	464b      	mov	r3, r9
 8004eb8:	1891      	adds	r1, r2, r2
 8004eba:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004ebc:	415b      	adcs	r3, r3
 8004ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004ec0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004ec4:	4641      	mov	r1, r8
 8004ec6:	1851      	adds	r1, r2, r1
 8004ec8:	6339      	str	r1, [r7, #48]	@ 0x30
 8004eca:	4649      	mov	r1, r9
 8004ecc:	414b      	adcs	r3, r1
 8004ece:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ed0:	f04f 0200 	mov.w	r2, #0
 8004ed4:	f04f 0300 	mov.w	r3, #0
 8004ed8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004edc:	4659      	mov	r1, fp
 8004ede:	00cb      	lsls	r3, r1, #3
 8004ee0:	4651      	mov	r1, sl
 8004ee2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ee6:	4651      	mov	r1, sl
 8004ee8:	00ca      	lsls	r2, r1, #3
 8004eea:	4610      	mov	r0, r2
 8004eec:	4619      	mov	r1, r3
 8004eee:	4603      	mov	r3, r0
 8004ef0:	4642      	mov	r2, r8
 8004ef2:	189b      	adds	r3, r3, r2
 8004ef4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004ef8:	464b      	mov	r3, r9
 8004efa:	460a      	mov	r2, r1
 8004efc:	eb42 0303 	adc.w	r3, r2, r3
 8004f00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004f04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004f10:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004f14:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004f18:	460b      	mov	r3, r1
 8004f1a:	18db      	adds	r3, r3, r3
 8004f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f1e:	4613      	mov	r3, r2
 8004f20:	eb42 0303 	adc.w	r3, r2, r3
 8004f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f26:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004f2a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004f2e:	f7fb feab 	bl	8000c88 <__aeabi_uldivmod>
 8004f32:	4602      	mov	r2, r0
 8004f34:	460b      	mov	r3, r1
 8004f36:	4b0d      	ldr	r3, [pc, #52]	@ (8004f6c <UART_SetConfig+0x2d4>)
 8004f38:	fba3 1302 	umull	r1, r3, r3, r2
 8004f3c:	095b      	lsrs	r3, r3, #5
 8004f3e:	2164      	movs	r1, #100	@ 0x64
 8004f40:	fb01 f303 	mul.w	r3, r1, r3
 8004f44:	1ad3      	subs	r3, r2, r3
 8004f46:	00db      	lsls	r3, r3, #3
 8004f48:	3332      	adds	r3, #50	@ 0x32
 8004f4a:	4a08      	ldr	r2, [pc, #32]	@ (8004f6c <UART_SetConfig+0x2d4>)
 8004f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f50:	095b      	lsrs	r3, r3, #5
 8004f52:	f003 0207 	and.w	r2, r3, #7
 8004f56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4422      	add	r2, r4
 8004f5e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004f60:	e106      	b.n	8005170 <UART_SetConfig+0x4d8>
 8004f62:	bf00      	nop
 8004f64:	40011000 	.word	0x40011000
 8004f68:	40011400 	.word	0x40011400
 8004f6c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f74:	2200      	movs	r2, #0
 8004f76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004f7a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004f7e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004f82:	4642      	mov	r2, r8
 8004f84:	464b      	mov	r3, r9
 8004f86:	1891      	adds	r1, r2, r2
 8004f88:	6239      	str	r1, [r7, #32]
 8004f8a:	415b      	adcs	r3, r3
 8004f8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f8e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004f92:	4641      	mov	r1, r8
 8004f94:	1854      	adds	r4, r2, r1
 8004f96:	4649      	mov	r1, r9
 8004f98:	eb43 0501 	adc.w	r5, r3, r1
 8004f9c:	f04f 0200 	mov.w	r2, #0
 8004fa0:	f04f 0300 	mov.w	r3, #0
 8004fa4:	00eb      	lsls	r3, r5, #3
 8004fa6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004faa:	00e2      	lsls	r2, r4, #3
 8004fac:	4614      	mov	r4, r2
 8004fae:	461d      	mov	r5, r3
 8004fb0:	4643      	mov	r3, r8
 8004fb2:	18e3      	adds	r3, r4, r3
 8004fb4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004fb8:	464b      	mov	r3, r9
 8004fba:	eb45 0303 	adc.w	r3, r5, r3
 8004fbe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004fc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004fce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004fd2:	f04f 0200 	mov.w	r2, #0
 8004fd6:	f04f 0300 	mov.w	r3, #0
 8004fda:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004fde:	4629      	mov	r1, r5
 8004fe0:	008b      	lsls	r3, r1, #2
 8004fe2:	4621      	mov	r1, r4
 8004fe4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004fe8:	4621      	mov	r1, r4
 8004fea:	008a      	lsls	r2, r1, #2
 8004fec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004ff0:	f7fb fe4a 	bl	8000c88 <__aeabi_uldivmod>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	460b      	mov	r3, r1
 8004ff8:	4b60      	ldr	r3, [pc, #384]	@ (800517c <UART_SetConfig+0x4e4>)
 8004ffa:	fba3 2302 	umull	r2, r3, r3, r2
 8004ffe:	095b      	lsrs	r3, r3, #5
 8005000:	011c      	lsls	r4, r3, #4
 8005002:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005006:	2200      	movs	r2, #0
 8005008:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800500c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005010:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005014:	4642      	mov	r2, r8
 8005016:	464b      	mov	r3, r9
 8005018:	1891      	adds	r1, r2, r2
 800501a:	61b9      	str	r1, [r7, #24]
 800501c:	415b      	adcs	r3, r3
 800501e:	61fb      	str	r3, [r7, #28]
 8005020:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005024:	4641      	mov	r1, r8
 8005026:	1851      	adds	r1, r2, r1
 8005028:	6139      	str	r1, [r7, #16]
 800502a:	4649      	mov	r1, r9
 800502c:	414b      	adcs	r3, r1
 800502e:	617b      	str	r3, [r7, #20]
 8005030:	f04f 0200 	mov.w	r2, #0
 8005034:	f04f 0300 	mov.w	r3, #0
 8005038:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800503c:	4659      	mov	r1, fp
 800503e:	00cb      	lsls	r3, r1, #3
 8005040:	4651      	mov	r1, sl
 8005042:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005046:	4651      	mov	r1, sl
 8005048:	00ca      	lsls	r2, r1, #3
 800504a:	4610      	mov	r0, r2
 800504c:	4619      	mov	r1, r3
 800504e:	4603      	mov	r3, r0
 8005050:	4642      	mov	r2, r8
 8005052:	189b      	adds	r3, r3, r2
 8005054:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005058:	464b      	mov	r3, r9
 800505a:	460a      	mov	r2, r1
 800505c:	eb42 0303 	adc.w	r3, r2, r3
 8005060:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	2200      	movs	r2, #0
 800506c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800506e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005070:	f04f 0200 	mov.w	r2, #0
 8005074:	f04f 0300 	mov.w	r3, #0
 8005078:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800507c:	4649      	mov	r1, r9
 800507e:	008b      	lsls	r3, r1, #2
 8005080:	4641      	mov	r1, r8
 8005082:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005086:	4641      	mov	r1, r8
 8005088:	008a      	lsls	r2, r1, #2
 800508a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800508e:	f7fb fdfb 	bl	8000c88 <__aeabi_uldivmod>
 8005092:	4602      	mov	r2, r0
 8005094:	460b      	mov	r3, r1
 8005096:	4611      	mov	r1, r2
 8005098:	4b38      	ldr	r3, [pc, #224]	@ (800517c <UART_SetConfig+0x4e4>)
 800509a:	fba3 2301 	umull	r2, r3, r3, r1
 800509e:	095b      	lsrs	r3, r3, #5
 80050a0:	2264      	movs	r2, #100	@ 0x64
 80050a2:	fb02 f303 	mul.w	r3, r2, r3
 80050a6:	1acb      	subs	r3, r1, r3
 80050a8:	011b      	lsls	r3, r3, #4
 80050aa:	3332      	adds	r3, #50	@ 0x32
 80050ac:	4a33      	ldr	r2, [pc, #204]	@ (800517c <UART_SetConfig+0x4e4>)
 80050ae:	fba2 2303 	umull	r2, r3, r2, r3
 80050b2:	095b      	lsrs	r3, r3, #5
 80050b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80050b8:	441c      	add	r4, r3
 80050ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050be:	2200      	movs	r2, #0
 80050c0:	673b      	str	r3, [r7, #112]	@ 0x70
 80050c2:	677a      	str	r2, [r7, #116]	@ 0x74
 80050c4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80050c8:	4642      	mov	r2, r8
 80050ca:	464b      	mov	r3, r9
 80050cc:	1891      	adds	r1, r2, r2
 80050ce:	60b9      	str	r1, [r7, #8]
 80050d0:	415b      	adcs	r3, r3
 80050d2:	60fb      	str	r3, [r7, #12]
 80050d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80050d8:	4641      	mov	r1, r8
 80050da:	1851      	adds	r1, r2, r1
 80050dc:	6039      	str	r1, [r7, #0]
 80050de:	4649      	mov	r1, r9
 80050e0:	414b      	adcs	r3, r1
 80050e2:	607b      	str	r3, [r7, #4]
 80050e4:	f04f 0200 	mov.w	r2, #0
 80050e8:	f04f 0300 	mov.w	r3, #0
 80050ec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80050f0:	4659      	mov	r1, fp
 80050f2:	00cb      	lsls	r3, r1, #3
 80050f4:	4651      	mov	r1, sl
 80050f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80050fa:	4651      	mov	r1, sl
 80050fc:	00ca      	lsls	r2, r1, #3
 80050fe:	4610      	mov	r0, r2
 8005100:	4619      	mov	r1, r3
 8005102:	4603      	mov	r3, r0
 8005104:	4642      	mov	r2, r8
 8005106:	189b      	adds	r3, r3, r2
 8005108:	66bb      	str	r3, [r7, #104]	@ 0x68
 800510a:	464b      	mov	r3, r9
 800510c:	460a      	mov	r2, r1
 800510e:	eb42 0303 	adc.w	r3, r2, r3
 8005112:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	2200      	movs	r2, #0
 800511c:	663b      	str	r3, [r7, #96]	@ 0x60
 800511e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005120:	f04f 0200 	mov.w	r2, #0
 8005124:	f04f 0300 	mov.w	r3, #0
 8005128:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800512c:	4649      	mov	r1, r9
 800512e:	008b      	lsls	r3, r1, #2
 8005130:	4641      	mov	r1, r8
 8005132:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005136:	4641      	mov	r1, r8
 8005138:	008a      	lsls	r2, r1, #2
 800513a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800513e:	f7fb fda3 	bl	8000c88 <__aeabi_uldivmod>
 8005142:	4602      	mov	r2, r0
 8005144:	460b      	mov	r3, r1
 8005146:	4b0d      	ldr	r3, [pc, #52]	@ (800517c <UART_SetConfig+0x4e4>)
 8005148:	fba3 1302 	umull	r1, r3, r3, r2
 800514c:	095b      	lsrs	r3, r3, #5
 800514e:	2164      	movs	r1, #100	@ 0x64
 8005150:	fb01 f303 	mul.w	r3, r1, r3
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	011b      	lsls	r3, r3, #4
 8005158:	3332      	adds	r3, #50	@ 0x32
 800515a:	4a08      	ldr	r2, [pc, #32]	@ (800517c <UART_SetConfig+0x4e4>)
 800515c:	fba2 2303 	umull	r2, r3, r2, r3
 8005160:	095b      	lsrs	r3, r3, #5
 8005162:	f003 020f 	and.w	r2, r3, #15
 8005166:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4422      	add	r2, r4
 800516e:	609a      	str	r2, [r3, #8]
}
 8005170:	bf00      	nop
 8005172:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005176:	46bd      	mov	sp, r7
 8005178:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800517c:	51eb851f 	.word	0x51eb851f

08005180 <__cvt>:
 8005180:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005184:	ec57 6b10 	vmov	r6, r7, d0
 8005188:	2f00      	cmp	r7, #0
 800518a:	460c      	mov	r4, r1
 800518c:	4619      	mov	r1, r3
 800518e:	463b      	mov	r3, r7
 8005190:	bfbb      	ittet	lt
 8005192:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005196:	461f      	movlt	r7, r3
 8005198:	2300      	movge	r3, #0
 800519a:	232d      	movlt	r3, #45	@ 0x2d
 800519c:	700b      	strb	r3, [r1, #0]
 800519e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80051a0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80051a4:	4691      	mov	r9, r2
 80051a6:	f023 0820 	bic.w	r8, r3, #32
 80051aa:	bfbc      	itt	lt
 80051ac:	4632      	movlt	r2, r6
 80051ae:	4616      	movlt	r6, r2
 80051b0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80051b4:	d005      	beq.n	80051c2 <__cvt+0x42>
 80051b6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80051ba:	d100      	bne.n	80051be <__cvt+0x3e>
 80051bc:	3401      	adds	r4, #1
 80051be:	2102      	movs	r1, #2
 80051c0:	e000      	b.n	80051c4 <__cvt+0x44>
 80051c2:	2103      	movs	r1, #3
 80051c4:	ab03      	add	r3, sp, #12
 80051c6:	9301      	str	r3, [sp, #4]
 80051c8:	ab02      	add	r3, sp, #8
 80051ca:	9300      	str	r3, [sp, #0]
 80051cc:	ec47 6b10 	vmov	d0, r6, r7
 80051d0:	4653      	mov	r3, sl
 80051d2:	4622      	mov	r2, r4
 80051d4:	f000 ff1c 	bl	8006010 <_dtoa_r>
 80051d8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80051dc:	4605      	mov	r5, r0
 80051de:	d119      	bne.n	8005214 <__cvt+0x94>
 80051e0:	f019 0f01 	tst.w	r9, #1
 80051e4:	d00e      	beq.n	8005204 <__cvt+0x84>
 80051e6:	eb00 0904 	add.w	r9, r0, r4
 80051ea:	2200      	movs	r2, #0
 80051ec:	2300      	movs	r3, #0
 80051ee:	4630      	mov	r0, r6
 80051f0:	4639      	mov	r1, r7
 80051f2:	f7fb fc89 	bl	8000b08 <__aeabi_dcmpeq>
 80051f6:	b108      	cbz	r0, 80051fc <__cvt+0x7c>
 80051f8:	f8cd 900c 	str.w	r9, [sp, #12]
 80051fc:	2230      	movs	r2, #48	@ 0x30
 80051fe:	9b03      	ldr	r3, [sp, #12]
 8005200:	454b      	cmp	r3, r9
 8005202:	d31e      	bcc.n	8005242 <__cvt+0xc2>
 8005204:	9b03      	ldr	r3, [sp, #12]
 8005206:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005208:	1b5b      	subs	r3, r3, r5
 800520a:	4628      	mov	r0, r5
 800520c:	6013      	str	r3, [r2, #0]
 800520e:	b004      	add	sp, #16
 8005210:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005214:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005218:	eb00 0904 	add.w	r9, r0, r4
 800521c:	d1e5      	bne.n	80051ea <__cvt+0x6a>
 800521e:	7803      	ldrb	r3, [r0, #0]
 8005220:	2b30      	cmp	r3, #48	@ 0x30
 8005222:	d10a      	bne.n	800523a <__cvt+0xba>
 8005224:	2200      	movs	r2, #0
 8005226:	2300      	movs	r3, #0
 8005228:	4630      	mov	r0, r6
 800522a:	4639      	mov	r1, r7
 800522c:	f7fb fc6c 	bl	8000b08 <__aeabi_dcmpeq>
 8005230:	b918      	cbnz	r0, 800523a <__cvt+0xba>
 8005232:	f1c4 0401 	rsb	r4, r4, #1
 8005236:	f8ca 4000 	str.w	r4, [sl]
 800523a:	f8da 3000 	ldr.w	r3, [sl]
 800523e:	4499      	add	r9, r3
 8005240:	e7d3      	b.n	80051ea <__cvt+0x6a>
 8005242:	1c59      	adds	r1, r3, #1
 8005244:	9103      	str	r1, [sp, #12]
 8005246:	701a      	strb	r2, [r3, #0]
 8005248:	e7d9      	b.n	80051fe <__cvt+0x7e>

0800524a <__exponent>:
 800524a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800524c:	2900      	cmp	r1, #0
 800524e:	bfba      	itte	lt
 8005250:	4249      	neglt	r1, r1
 8005252:	232d      	movlt	r3, #45	@ 0x2d
 8005254:	232b      	movge	r3, #43	@ 0x2b
 8005256:	2909      	cmp	r1, #9
 8005258:	7002      	strb	r2, [r0, #0]
 800525a:	7043      	strb	r3, [r0, #1]
 800525c:	dd29      	ble.n	80052b2 <__exponent+0x68>
 800525e:	f10d 0307 	add.w	r3, sp, #7
 8005262:	461d      	mov	r5, r3
 8005264:	270a      	movs	r7, #10
 8005266:	461a      	mov	r2, r3
 8005268:	fbb1 f6f7 	udiv	r6, r1, r7
 800526c:	fb07 1416 	mls	r4, r7, r6, r1
 8005270:	3430      	adds	r4, #48	@ 0x30
 8005272:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005276:	460c      	mov	r4, r1
 8005278:	2c63      	cmp	r4, #99	@ 0x63
 800527a:	f103 33ff 	add.w	r3, r3, #4294967295
 800527e:	4631      	mov	r1, r6
 8005280:	dcf1      	bgt.n	8005266 <__exponent+0x1c>
 8005282:	3130      	adds	r1, #48	@ 0x30
 8005284:	1e94      	subs	r4, r2, #2
 8005286:	f803 1c01 	strb.w	r1, [r3, #-1]
 800528a:	1c41      	adds	r1, r0, #1
 800528c:	4623      	mov	r3, r4
 800528e:	42ab      	cmp	r3, r5
 8005290:	d30a      	bcc.n	80052a8 <__exponent+0x5e>
 8005292:	f10d 0309 	add.w	r3, sp, #9
 8005296:	1a9b      	subs	r3, r3, r2
 8005298:	42ac      	cmp	r4, r5
 800529a:	bf88      	it	hi
 800529c:	2300      	movhi	r3, #0
 800529e:	3302      	adds	r3, #2
 80052a0:	4403      	add	r3, r0
 80052a2:	1a18      	subs	r0, r3, r0
 80052a4:	b003      	add	sp, #12
 80052a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052a8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80052ac:	f801 6f01 	strb.w	r6, [r1, #1]!
 80052b0:	e7ed      	b.n	800528e <__exponent+0x44>
 80052b2:	2330      	movs	r3, #48	@ 0x30
 80052b4:	3130      	adds	r1, #48	@ 0x30
 80052b6:	7083      	strb	r3, [r0, #2]
 80052b8:	70c1      	strb	r1, [r0, #3]
 80052ba:	1d03      	adds	r3, r0, #4
 80052bc:	e7f1      	b.n	80052a2 <__exponent+0x58>
	...

080052c0 <_printf_float>:
 80052c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052c4:	b08d      	sub	sp, #52	@ 0x34
 80052c6:	460c      	mov	r4, r1
 80052c8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80052cc:	4616      	mov	r6, r2
 80052ce:	461f      	mov	r7, r3
 80052d0:	4605      	mov	r5, r0
 80052d2:	f000 fd9b 	bl	8005e0c <_localeconv_r>
 80052d6:	6803      	ldr	r3, [r0, #0]
 80052d8:	9304      	str	r3, [sp, #16]
 80052da:	4618      	mov	r0, r3
 80052dc:	f7fa ffe8 	bl	80002b0 <strlen>
 80052e0:	2300      	movs	r3, #0
 80052e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80052e4:	f8d8 3000 	ldr.w	r3, [r8]
 80052e8:	9005      	str	r0, [sp, #20]
 80052ea:	3307      	adds	r3, #7
 80052ec:	f023 0307 	bic.w	r3, r3, #7
 80052f0:	f103 0208 	add.w	r2, r3, #8
 80052f4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80052f8:	f8d4 b000 	ldr.w	fp, [r4]
 80052fc:	f8c8 2000 	str.w	r2, [r8]
 8005300:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005304:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005308:	9307      	str	r3, [sp, #28]
 800530a:	f8cd 8018 	str.w	r8, [sp, #24]
 800530e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005312:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005316:	4b9c      	ldr	r3, [pc, #624]	@ (8005588 <_printf_float+0x2c8>)
 8005318:	f04f 32ff 	mov.w	r2, #4294967295
 800531c:	f7fb fc26 	bl	8000b6c <__aeabi_dcmpun>
 8005320:	bb70      	cbnz	r0, 8005380 <_printf_float+0xc0>
 8005322:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005326:	4b98      	ldr	r3, [pc, #608]	@ (8005588 <_printf_float+0x2c8>)
 8005328:	f04f 32ff 	mov.w	r2, #4294967295
 800532c:	f7fb fc00 	bl	8000b30 <__aeabi_dcmple>
 8005330:	bb30      	cbnz	r0, 8005380 <_printf_float+0xc0>
 8005332:	2200      	movs	r2, #0
 8005334:	2300      	movs	r3, #0
 8005336:	4640      	mov	r0, r8
 8005338:	4649      	mov	r1, r9
 800533a:	f7fb fbef 	bl	8000b1c <__aeabi_dcmplt>
 800533e:	b110      	cbz	r0, 8005346 <_printf_float+0x86>
 8005340:	232d      	movs	r3, #45	@ 0x2d
 8005342:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005346:	4a91      	ldr	r2, [pc, #580]	@ (800558c <_printf_float+0x2cc>)
 8005348:	4b91      	ldr	r3, [pc, #580]	@ (8005590 <_printf_float+0x2d0>)
 800534a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800534e:	bf94      	ite	ls
 8005350:	4690      	movls	r8, r2
 8005352:	4698      	movhi	r8, r3
 8005354:	2303      	movs	r3, #3
 8005356:	6123      	str	r3, [r4, #16]
 8005358:	f02b 0304 	bic.w	r3, fp, #4
 800535c:	6023      	str	r3, [r4, #0]
 800535e:	f04f 0900 	mov.w	r9, #0
 8005362:	9700      	str	r7, [sp, #0]
 8005364:	4633      	mov	r3, r6
 8005366:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005368:	4621      	mov	r1, r4
 800536a:	4628      	mov	r0, r5
 800536c:	f000 f9d2 	bl	8005714 <_printf_common>
 8005370:	3001      	adds	r0, #1
 8005372:	f040 808d 	bne.w	8005490 <_printf_float+0x1d0>
 8005376:	f04f 30ff 	mov.w	r0, #4294967295
 800537a:	b00d      	add	sp, #52	@ 0x34
 800537c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005380:	4642      	mov	r2, r8
 8005382:	464b      	mov	r3, r9
 8005384:	4640      	mov	r0, r8
 8005386:	4649      	mov	r1, r9
 8005388:	f7fb fbf0 	bl	8000b6c <__aeabi_dcmpun>
 800538c:	b140      	cbz	r0, 80053a0 <_printf_float+0xe0>
 800538e:	464b      	mov	r3, r9
 8005390:	2b00      	cmp	r3, #0
 8005392:	bfbc      	itt	lt
 8005394:	232d      	movlt	r3, #45	@ 0x2d
 8005396:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800539a:	4a7e      	ldr	r2, [pc, #504]	@ (8005594 <_printf_float+0x2d4>)
 800539c:	4b7e      	ldr	r3, [pc, #504]	@ (8005598 <_printf_float+0x2d8>)
 800539e:	e7d4      	b.n	800534a <_printf_float+0x8a>
 80053a0:	6863      	ldr	r3, [r4, #4]
 80053a2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80053a6:	9206      	str	r2, [sp, #24]
 80053a8:	1c5a      	adds	r2, r3, #1
 80053aa:	d13b      	bne.n	8005424 <_printf_float+0x164>
 80053ac:	2306      	movs	r3, #6
 80053ae:	6063      	str	r3, [r4, #4]
 80053b0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80053b4:	2300      	movs	r3, #0
 80053b6:	6022      	str	r2, [r4, #0]
 80053b8:	9303      	str	r3, [sp, #12]
 80053ba:	ab0a      	add	r3, sp, #40	@ 0x28
 80053bc:	e9cd a301 	strd	sl, r3, [sp, #4]
 80053c0:	ab09      	add	r3, sp, #36	@ 0x24
 80053c2:	9300      	str	r3, [sp, #0]
 80053c4:	6861      	ldr	r1, [r4, #4]
 80053c6:	ec49 8b10 	vmov	d0, r8, r9
 80053ca:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80053ce:	4628      	mov	r0, r5
 80053d0:	f7ff fed6 	bl	8005180 <__cvt>
 80053d4:	9b06      	ldr	r3, [sp, #24]
 80053d6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80053d8:	2b47      	cmp	r3, #71	@ 0x47
 80053da:	4680      	mov	r8, r0
 80053dc:	d129      	bne.n	8005432 <_printf_float+0x172>
 80053de:	1cc8      	adds	r0, r1, #3
 80053e0:	db02      	blt.n	80053e8 <_printf_float+0x128>
 80053e2:	6863      	ldr	r3, [r4, #4]
 80053e4:	4299      	cmp	r1, r3
 80053e6:	dd41      	ble.n	800546c <_printf_float+0x1ac>
 80053e8:	f1aa 0a02 	sub.w	sl, sl, #2
 80053ec:	fa5f fa8a 	uxtb.w	sl, sl
 80053f0:	3901      	subs	r1, #1
 80053f2:	4652      	mov	r2, sl
 80053f4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80053f8:	9109      	str	r1, [sp, #36]	@ 0x24
 80053fa:	f7ff ff26 	bl	800524a <__exponent>
 80053fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005400:	1813      	adds	r3, r2, r0
 8005402:	2a01      	cmp	r2, #1
 8005404:	4681      	mov	r9, r0
 8005406:	6123      	str	r3, [r4, #16]
 8005408:	dc02      	bgt.n	8005410 <_printf_float+0x150>
 800540a:	6822      	ldr	r2, [r4, #0]
 800540c:	07d2      	lsls	r2, r2, #31
 800540e:	d501      	bpl.n	8005414 <_printf_float+0x154>
 8005410:	3301      	adds	r3, #1
 8005412:	6123      	str	r3, [r4, #16]
 8005414:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005418:	2b00      	cmp	r3, #0
 800541a:	d0a2      	beq.n	8005362 <_printf_float+0xa2>
 800541c:	232d      	movs	r3, #45	@ 0x2d
 800541e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005422:	e79e      	b.n	8005362 <_printf_float+0xa2>
 8005424:	9a06      	ldr	r2, [sp, #24]
 8005426:	2a47      	cmp	r2, #71	@ 0x47
 8005428:	d1c2      	bne.n	80053b0 <_printf_float+0xf0>
 800542a:	2b00      	cmp	r3, #0
 800542c:	d1c0      	bne.n	80053b0 <_printf_float+0xf0>
 800542e:	2301      	movs	r3, #1
 8005430:	e7bd      	b.n	80053ae <_printf_float+0xee>
 8005432:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005436:	d9db      	bls.n	80053f0 <_printf_float+0x130>
 8005438:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800543c:	d118      	bne.n	8005470 <_printf_float+0x1b0>
 800543e:	2900      	cmp	r1, #0
 8005440:	6863      	ldr	r3, [r4, #4]
 8005442:	dd0b      	ble.n	800545c <_printf_float+0x19c>
 8005444:	6121      	str	r1, [r4, #16]
 8005446:	b913      	cbnz	r3, 800544e <_printf_float+0x18e>
 8005448:	6822      	ldr	r2, [r4, #0]
 800544a:	07d0      	lsls	r0, r2, #31
 800544c:	d502      	bpl.n	8005454 <_printf_float+0x194>
 800544e:	3301      	adds	r3, #1
 8005450:	440b      	add	r3, r1
 8005452:	6123      	str	r3, [r4, #16]
 8005454:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005456:	f04f 0900 	mov.w	r9, #0
 800545a:	e7db      	b.n	8005414 <_printf_float+0x154>
 800545c:	b913      	cbnz	r3, 8005464 <_printf_float+0x1a4>
 800545e:	6822      	ldr	r2, [r4, #0]
 8005460:	07d2      	lsls	r2, r2, #31
 8005462:	d501      	bpl.n	8005468 <_printf_float+0x1a8>
 8005464:	3302      	adds	r3, #2
 8005466:	e7f4      	b.n	8005452 <_printf_float+0x192>
 8005468:	2301      	movs	r3, #1
 800546a:	e7f2      	b.n	8005452 <_printf_float+0x192>
 800546c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005470:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005472:	4299      	cmp	r1, r3
 8005474:	db05      	blt.n	8005482 <_printf_float+0x1c2>
 8005476:	6823      	ldr	r3, [r4, #0]
 8005478:	6121      	str	r1, [r4, #16]
 800547a:	07d8      	lsls	r0, r3, #31
 800547c:	d5ea      	bpl.n	8005454 <_printf_float+0x194>
 800547e:	1c4b      	adds	r3, r1, #1
 8005480:	e7e7      	b.n	8005452 <_printf_float+0x192>
 8005482:	2900      	cmp	r1, #0
 8005484:	bfd4      	ite	le
 8005486:	f1c1 0202 	rsble	r2, r1, #2
 800548a:	2201      	movgt	r2, #1
 800548c:	4413      	add	r3, r2
 800548e:	e7e0      	b.n	8005452 <_printf_float+0x192>
 8005490:	6823      	ldr	r3, [r4, #0]
 8005492:	055a      	lsls	r2, r3, #21
 8005494:	d407      	bmi.n	80054a6 <_printf_float+0x1e6>
 8005496:	6923      	ldr	r3, [r4, #16]
 8005498:	4642      	mov	r2, r8
 800549a:	4631      	mov	r1, r6
 800549c:	4628      	mov	r0, r5
 800549e:	47b8      	blx	r7
 80054a0:	3001      	adds	r0, #1
 80054a2:	d12b      	bne.n	80054fc <_printf_float+0x23c>
 80054a4:	e767      	b.n	8005376 <_printf_float+0xb6>
 80054a6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80054aa:	f240 80dd 	bls.w	8005668 <_printf_float+0x3a8>
 80054ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80054b2:	2200      	movs	r2, #0
 80054b4:	2300      	movs	r3, #0
 80054b6:	f7fb fb27 	bl	8000b08 <__aeabi_dcmpeq>
 80054ba:	2800      	cmp	r0, #0
 80054bc:	d033      	beq.n	8005526 <_printf_float+0x266>
 80054be:	4a37      	ldr	r2, [pc, #220]	@ (800559c <_printf_float+0x2dc>)
 80054c0:	2301      	movs	r3, #1
 80054c2:	4631      	mov	r1, r6
 80054c4:	4628      	mov	r0, r5
 80054c6:	47b8      	blx	r7
 80054c8:	3001      	adds	r0, #1
 80054ca:	f43f af54 	beq.w	8005376 <_printf_float+0xb6>
 80054ce:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80054d2:	4543      	cmp	r3, r8
 80054d4:	db02      	blt.n	80054dc <_printf_float+0x21c>
 80054d6:	6823      	ldr	r3, [r4, #0]
 80054d8:	07d8      	lsls	r0, r3, #31
 80054da:	d50f      	bpl.n	80054fc <_printf_float+0x23c>
 80054dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054e0:	4631      	mov	r1, r6
 80054e2:	4628      	mov	r0, r5
 80054e4:	47b8      	blx	r7
 80054e6:	3001      	adds	r0, #1
 80054e8:	f43f af45 	beq.w	8005376 <_printf_float+0xb6>
 80054ec:	f04f 0900 	mov.w	r9, #0
 80054f0:	f108 38ff 	add.w	r8, r8, #4294967295
 80054f4:	f104 0a1a 	add.w	sl, r4, #26
 80054f8:	45c8      	cmp	r8, r9
 80054fa:	dc09      	bgt.n	8005510 <_printf_float+0x250>
 80054fc:	6823      	ldr	r3, [r4, #0]
 80054fe:	079b      	lsls	r3, r3, #30
 8005500:	f100 8103 	bmi.w	800570a <_printf_float+0x44a>
 8005504:	68e0      	ldr	r0, [r4, #12]
 8005506:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005508:	4298      	cmp	r0, r3
 800550a:	bfb8      	it	lt
 800550c:	4618      	movlt	r0, r3
 800550e:	e734      	b.n	800537a <_printf_float+0xba>
 8005510:	2301      	movs	r3, #1
 8005512:	4652      	mov	r2, sl
 8005514:	4631      	mov	r1, r6
 8005516:	4628      	mov	r0, r5
 8005518:	47b8      	blx	r7
 800551a:	3001      	adds	r0, #1
 800551c:	f43f af2b 	beq.w	8005376 <_printf_float+0xb6>
 8005520:	f109 0901 	add.w	r9, r9, #1
 8005524:	e7e8      	b.n	80054f8 <_printf_float+0x238>
 8005526:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005528:	2b00      	cmp	r3, #0
 800552a:	dc39      	bgt.n	80055a0 <_printf_float+0x2e0>
 800552c:	4a1b      	ldr	r2, [pc, #108]	@ (800559c <_printf_float+0x2dc>)
 800552e:	2301      	movs	r3, #1
 8005530:	4631      	mov	r1, r6
 8005532:	4628      	mov	r0, r5
 8005534:	47b8      	blx	r7
 8005536:	3001      	adds	r0, #1
 8005538:	f43f af1d 	beq.w	8005376 <_printf_float+0xb6>
 800553c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005540:	ea59 0303 	orrs.w	r3, r9, r3
 8005544:	d102      	bne.n	800554c <_printf_float+0x28c>
 8005546:	6823      	ldr	r3, [r4, #0]
 8005548:	07d9      	lsls	r1, r3, #31
 800554a:	d5d7      	bpl.n	80054fc <_printf_float+0x23c>
 800554c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005550:	4631      	mov	r1, r6
 8005552:	4628      	mov	r0, r5
 8005554:	47b8      	blx	r7
 8005556:	3001      	adds	r0, #1
 8005558:	f43f af0d 	beq.w	8005376 <_printf_float+0xb6>
 800555c:	f04f 0a00 	mov.w	sl, #0
 8005560:	f104 0b1a 	add.w	fp, r4, #26
 8005564:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005566:	425b      	negs	r3, r3
 8005568:	4553      	cmp	r3, sl
 800556a:	dc01      	bgt.n	8005570 <_printf_float+0x2b0>
 800556c:	464b      	mov	r3, r9
 800556e:	e793      	b.n	8005498 <_printf_float+0x1d8>
 8005570:	2301      	movs	r3, #1
 8005572:	465a      	mov	r2, fp
 8005574:	4631      	mov	r1, r6
 8005576:	4628      	mov	r0, r5
 8005578:	47b8      	blx	r7
 800557a:	3001      	adds	r0, #1
 800557c:	f43f aefb 	beq.w	8005376 <_printf_float+0xb6>
 8005580:	f10a 0a01 	add.w	sl, sl, #1
 8005584:	e7ee      	b.n	8005564 <_printf_float+0x2a4>
 8005586:	bf00      	nop
 8005588:	7fefffff 	.word	0x7fefffff
 800558c:	08009c68 	.word	0x08009c68
 8005590:	08009c6c 	.word	0x08009c6c
 8005594:	08009c70 	.word	0x08009c70
 8005598:	08009c74 	.word	0x08009c74
 800559c:	08009ea7 	.word	0x08009ea7
 80055a0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80055a2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80055a6:	4553      	cmp	r3, sl
 80055a8:	bfa8      	it	ge
 80055aa:	4653      	movge	r3, sl
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	4699      	mov	r9, r3
 80055b0:	dc36      	bgt.n	8005620 <_printf_float+0x360>
 80055b2:	f04f 0b00 	mov.w	fp, #0
 80055b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055ba:	f104 021a 	add.w	r2, r4, #26
 80055be:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80055c0:	9306      	str	r3, [sp, #24]
 80055c2:	eba3 0309 	sub.w	r3, r3, r9
 80055c6:	455b      	cmp	r3, fp
 80055c8:	dc31      	bgt.n	800562e <_printf_float+0x36e>
 80055ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055cc:	459a      	cmp	sl, r3
 80055ce:	dc3a      	bgt.n	8005646 <_printf_float+0x386>
 80055d0:	6823      	ldr	r3, [r4, #0]
 80055d2:	07da      	lsls	r2, r3, #31
 80055d4:	d437      	bmi.n	8005646 <_printf_float+0x386>
 80055d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055d8:	ebaa 0903 	sub.w	r9, sl, r3
 80055dc:	9b06      	ldr	r3, [sp, #24]
 80055de:	ebaa 0303 	sub.w	r3, sl, r3
 80055e2:	4599      	cmp	r9, r3
 80055e4:	bfa8      	it	ge
 80055e6:	4699      	movge	r9, r3
 80055e8:	f1b9 0f00 	cmp.w	r9, #0
 80055ec:	dc33      	bgt.n	8005656 <_printf_float+0x396>
 80055ee:	f04f 0800 	mov.w	r8, #0
 80055f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055f6:	f104 0b1a 	add.w	fp, r4, #26
 80055fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055fc:	ebaa 0303 	sub.w	r3, sl, r3
 8005600:	eba3 0309 	sub.w	r3, r3, r9
 8005604:	4543      	cmp	r3, r8
 8005606:	f77f af79 	ble.w	80054fc <_printf_float+0x23c>
 800560a:	2301      	movs	r3, #1
 800560c:	465a      	mov	r2, fp
 800560e:	4631      	mov	r1, r6
 8005610:	4628      	mov	r0, r5
 8005612:	47b8      	blx	r7
 8005614:	3001      	adds	r0, #1
 8005616:	f43f aeae 	beq.w	8005376 <_printf_float+0xb6>
 800561a:	f108 0801 	add.w	r8, r8, #1
 800561e:	e7ec      	b.n	80055fa <_printf_float+0x33a>
 8005620:	4642      	mov	r2, r8
 8005622:	4631      	mov	r1, r6
 8005624:	4628      	mov	r0, r5
 8005626:	47b8      	blx	r7
 8005628:	3001      	adds	r0, #1
 800562a:	d1c2      	bne.n	80055b2 <_printf_float+0x2f2>
 800562c:	e6a3      	b.n	8005376 <_printf_float+0xb6>
 800562e:	2301      	movs	r3, #1
 8005630:	4631      	mov	r1, r6
 8005632:	4628      	mov	r0, r5
 8005634:	9206      	str	r2, [sp, #24]
 8005636:	47b8      	blx	r7
 8005638:	3001      	adds	r0, #1
 800563a:	f43f ae9c 	beq.w	8005376 <_printf_float+0xb6>
 800563e:	9a06      	ldr	r2, [sp, #24]
 8005640:	f10b 0b01 	add.w	fp, fp, #1
 8005644:	e7bb      	b.n	80055be <_printf_float+0x2fe>
 8005646:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800564a:	4631      	mov	r1, r6
 800564c:	4628      	mov	r0, r5
 800564e:	47b8      	blx	r7
 8005650:	3001      	adds	r0, #1
 8005652:	d1c0      	bne.n	80055d6 <_printf_float+0x316>
 8005654:	e68f      	b.n	8005376 <_printf_float+0xb6>
 8005656:	9a06      	ldr	r2, [sp, #24]
 8005658:	464b      	mov	r3, r9
 800565a:	4442      	add	r2, r8
 800565c:	4631      	mov	r1, r6
 800565e:	4628      	mov	r0, r5
 8005660:	47b8      	blx	r7
 8005662:	3001      	adds	r0, #1
 8005664:	d1c3      	bne.n	80055ee <_printf_float+0x32e>
 8005666:	e686      	b.n	8005376 <_printf_float+0xb6>
 8005668:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800566c:	f1ba 0f01 	cmp.w	sl, #1
 8005670:	dc01      	bgt.n	8005676 <_printf_float+0x3b6>
 8005672:	07db      	lsls	r3, r3, #31
 8005674:	d536      	bpl.n	80056e4 <_printf_float+0x424>
 8005676:	2301      	movs	r3, #1
 8005678:	4642      	mov	r2, r8
 800567a:	4631      	mov	r1, r6
 800567c:	4628      	mov	r0, r5
 800567e:	47b8      	blx	r7
 8005680:	3001      	adds	r0, #1
 8005682:	f43f ae78 	beq.w	8005376 <_printf_float+0xb6>
 8005686:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800568a:	4631      	mov	r1, r6
 800568c:	4628      	mov	r0, r5
 800568e:	47b8      	blx	r7
 8005690:	3001      	adds	r0, #1
 8005692:	f43f ae70 	beq.w	8005376 <_printf_float+0xb6>
 8005696:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800569a:	2200      	movs	r2, #0
 800569c:	2300      	movs	r3, #0
 800569e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80056a2:	f7fb fa31 	bl	8000b08 <__aeabi_dcmpeq>
 80056a6:	b9c0      	cbnz	r0, 80056da <_printf_float+0x41a>
 80056a8:	4653      	mov	r3, sl
 80056aa:	f108 0201 	add.w	r2, r8, #1
 80056ae:	4631      	mov	r1, r6
 80056b0:	4628      	mov	r0, r5
 80056b2:	47b8      	blx	r7
 80056b4:	3001      	adds	r0, #1
 80056b6:	d10c      	bne.n	80056d2 <_printf_float+0x412>
 80056b8:	e65d      	b.n	8005376 <_printf_float+0xb6>
 80056ba:	2301      	movs	r3, #1
 80056bc:	465a      	mov	r2, fp
 80056be:	4631      	mov	r1, r6
 80056c0:	4628      	mov	r0, r5
 80056c2:	47b8      	blx	r7
 80056c4:	3001      	adds	r0, #1
 80056c6:	f43f ae56 	beq.w	8005376 <_printf_float+0xb6>
 80056ca:	f108 0801 	add.w	r8, r8, #1
 80056ce:	45d0      	cmp	r8, sl
 80056d0:	dbf3      	blt.n	80056ba <_printf_float+0x3fa>
 80056d2:	464b      	mov	r3, r9
 80056d4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80056d8:	e6df      	b.n	800549a <_printf_float+0x1da>
 80056da:	f04f 0800 	mov.w	r8, #0
 80056de:	f104 0b1a 	add.w	fp, r4, #26
 80056e2:	e7f4      	b.n	80056ce <_printf_float+0x40e>
 80056e4:	2301      	movs	r3, #1
 80056e6:	4642      	mov	r2, r8
 80056e8:	e7e1      	b.n	80056ae <_printf_float+0x3ee>
 80056ea:	2301      	movs	r3, #1
 80056ec:	464a      	mov	r2, r9
 80056ee:	4631      	mov	r1, r6
 80056f0:	4628      	mov	r0, r5
 80056f2:	47b8      	blx	r7
 80056f4:	3001      	adds	r0, #1
 80056f6:	f43f ae3e 	beq.w	8005376 <_printf_float+0xb6>
 80056fa:	f108 0801 	add.w	r8, r8, #1
 80056fe:	68e3      	ldr	r3, [r4, #12]
 8005700:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005702:	1a5b      	subs	r3, r3, r1
 8005704:	4543      	cmp	r3, r8
 8005706:	dcf0      	bgt.n	80056ea <_printf_float+0x42a>
 8005708:	e6fc      	b.n	8005504 <_printf_float+0x244>
 800570a:	f04f 0800 	mov.w	r8, #0
 800570e:	f104 0919 	add.w	r9, r4, #25
 8005712:	e7f4      	b.n	80056fe <_printf_float+0x43e>

08005714 <_printf_common>:
 8005714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005718:	4616      	mov	r6, r2
 800571a:	4698      	mov	r8, r3
 800571c:	688a      	ldr	r2, [r1, #8]
 800571e:	690b      	ldr	r3, [r1, #16]
 8005720:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005724:	4293      	cmp	r3, r2
 8005726:	bfb8      	it	lt
 8005728:	4613      	movlt	r3, r2
 800572a:	6033      	str	r3, [r6, #0]
 800572c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005730:	4607      	mov	r7, r0
 8005732:	460c      	mov	r4, r1
 8005734:	b10a      	cbz	r2, 800573a <_printf_common+0x26>
 8005736:	3301      	adds	r3, #1
 8005738:	6033      	str	r3, [r6, #0]
 800573a:	6823      	ldr	r3, [r4, #0]
 800573c:	0699      	lsls	r1, r3, #26
 800573e:	bf42      	ittt	mi
 8005740:	6833      	ldrmi	r3, [r6, #0]
 8005742:	3302      	addmi	r3, #2
 8005744:	6033      	strmi	r3, [r6, #0]
 8005746:	6825      	ldr	r5, [r4, #0]
 8005748:	f015 0506 	ands.w	r5, r5, #6
 800574c:	d106      	bne.n	800575c <_printf_common+0x48>
 800574e:	f104 0a19 	add.w	sl, r4, #25
 8005752:	68e3      	ldr	r3, [r4, #12]
 8005754:	6832      	ldr	r2, [r6, #0]
 8005756:	1a9b      	subs	r3, r3, r2
 8005758:	42ab      	cmp	r3, r5
 800575a:	dc26      	bgt.n	80057aa <_printf_common+0x96>
 800575c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005760:	6822      	ldr	r2, [r4, #0]
 8005762:	3b00      	subs	r3, #0
 8005764:	bf18      	it	ne
 8005766:	2301      	movne	r3, #1
 8005768:	0692      	lsls	r2, r2, #26
 800576a:	d42b      	bmi.n	80057c4 <_printf_common+0xb0>
 800576c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005770:	4641      	mov	r1, r8
 8005772:	4638      	mov	r0, r7
 8005774:	47c8      	blx	r9
 8005776:	3001      	adds	r0, #1
 8005778:	d01e      	beq.n	80057b8 <_printf_common+0xa4>
 800577a:	6823      	ldr	r3, [r4, #0]
 800577c:	6922      	ldr	r2, [r4, #16]
 800577e:	f003 0306 	and.w	r3, r3, #6
 8005782:	2b04      	cmp	r3, #4
 8005784:	bf02      	ittt	eq
 8005786:	68e5      	ldreq	r5, [r4, #12]
 8005788:	6833      	ldreq	r3, [r6, #0]
 800578a:	1aed      	subeq	r5, r5, r3
 800578c:	68a3      	ldr	r3, [r4, #8]
 800578e:	bf0c      	ite	eq
 8005790:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005794:	2500      	movne	r5, #0
 8005796:	4293      	cmp	r3, r2
 8005798:	bfc4      	itt	gt
 800579a:	1a9b      	subgt	r3, r3, r2
 800579c:	18ed      	addgt	r5, r5, r3
 800579e:	2600      	movs	r6, #0
 80057a0:	341a      	adds	r4, #26
 80057a2:	42b5      	cmp	r5, r6
 80057a4:	d11a      	bne.n	80057dc <_printf_common+0xc8>
 80057a6:	2000      	movs	r0, #0
 80057a8:	e008      	b.n	80057bc <_printf_common+0xa8>
 80057aa:	2301      	movs	r3, #1
 80057ac:	4652      	mov	r2, sl
 80057ae:	4641      	mov	r1, r8
 80057b0:	4638      	mov	r0, r7
 80057b2:	47c8      	blx	r9
 80057b4:	3001      	adds	r0, #1
 80057b6:	d103      	bne.n	80057c0 <_printf_common+0xac>
 80057b8:	f04f 30ff 	mov.w	r0, #4294967295
 80057bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057c0:	3501      	adds	r5, #1
 80057c2:	e7c6      	b.n	8005752 <_printf_common+0x3e>
 80057c4:	18e1      	adds	r1, r4, r3
 80057c6:	1c5a      	adds	r2, r3, #1
 80057c8:	2030      	movs	r0, #48	@ 0x30
 80057ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80057ce:	4422      	add	r2, r4
 80057d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80057d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80057d8:	3302      	adds	r3, #2
 80057da:	e7c7      	b.n	800576c <_printf_common+0x58>
 80057dc:	2301      	movs	r3, #1
 80057de:	4622      	mov	r2, r4
 80057e0:	4641      	mov	r1, r8
 80057e2:	4638      	mov	r0, r7
 80057e4:	47c8      	blx	r9
 80057e6:	3001      	adds	r0, #1
 80057e8:	d0e6      	beq.n	80057b8 <_printf_common+0xa4>
 80057ea:	3601      	adds	r6, #1
 80057ec:	e7d9      	b.n	80057a2 <_printf_common+0x8e>
	...

080057f0 <_printf_i>:
 80057f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80057f4:	7e0f      	ldrb	r7, [r1, #24]
 80057f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80057f8:	2f78      	cmp	r7, #120	@ 0x78
 80057fa:	4691      	mov	r9, r2
 80057fc:	4680      	mov	r8, r0
 80057fe:	460c      	mov	r4, r1
 8005800:	469a      	mov	sl, r3
 8005802:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005806:	d807      	bhi.n	8005818 <_printf_i+0x28>
 8005808:	2f62      	cmp	r7, #98	@ 0x62
 800580a:	d80a      	bhi.n	8005822 <_printf_i+0x32>
 800580c:	2f00      	cmp	r7, #0
 800580e:	f000 80d2 	beq.w	80059b6 <_printf_i+0x1c6>
 8005812:	2f58      	cmp	r7, #88	@ 0x58
 8005814:	f000 80b9 	beq.w	800598a <_printf_i+0x19a>
 8005818:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800581c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005820:	e03a      	b.n	8005898 <_printf_i+0xa8>
 8005822:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005826:	2b15      	cmp	r3, #21
 8005828:	d8f6      	bhi.n	8005818 <_printf_i+0x28>
 800582a:	a101      	add	r1, pc, #4	@ (adr r1, 8005830 <_printf_i+0x40>)
 800582c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005830:	08005889 	.word	0x08005889
 8005834:	0800589d 	.word	0x0800589d
 8005838:	08005819 	.word	0x08005819
 800583c:	08005819 	.word	0x08005819
 8005840:	08005819 	.word	0x08005819
 8005844:	08005819 	.word	0x08005819
 8005848:	0800589d 	.word	0x0800589d
 800584c:	08005819 	.word	0x08005819
 8005850:	08005819 	.word	0x08005819
 8005854:	08005819 	.word	0x08005819
 8005858:	08005819 	.word	0x08005819
 800585c:	0800599d 	.word	0x0800599d
 8005860:	080058c7 	.word	0x080058c7
 8005864:	08005957 	.word	0x08005957
 8005868:	08005819 	.word	0x08005819
 800586c:	08005819 	.word	0x08005819
 8005870:	080059bf 	.word	0x080059bf
 8005874:	08005819 	.word	0x08005819
 8005878:	080058c7 	.word	0x080058c7
 800587c:	08005819 	.word	0x08005819
 8005880:	08005819 	.word	0x08005819
 8005884:	0800595f 	.word	0x0800595f
 8005888:	6833      	ldr	r3, [r6, #0]
 800588a:	1d1a      	adds	r2, r3, #4
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	6032      	str	r2, [r6, #0]
 8005890:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005894:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005898:	2301      	movs	r3, #1
 800589a:	e09d      	b.n	80059d8 <_printf_i+0x1e8>
 800589c:	6833      	ldr	r3, [r6, #0]
 800589e:	6820      	ldr	r0, [r4, #0]
 80058a0:	1d19      	adds	r1, r3, #4
 80058a2:	6031      	str	r1, [r6, #0]
 80058a4:	0606      	lsls	r6, r0, #24
 80058a6:	d501      	bpl.n	80058ac <_printf_i+0xbc>
 80058a8:	681d      	ldr	r5, [r3, #0]
 80058aa:	e003      	b.n	80058b4 <_printf_i+0xc4>
 80058ac:	0645      	lsls	r5, r0, #25
 80058ae:	d5fb      	bpl.n	80058a8 <_printf_i+0xb8>
 80058b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80058b4:	2d00      	cmp	r5, #0
 80058b6:	da03      	bge.n	80058c0 <_printf_i+0xd0>
 80058b8:	232d      	movs	r3, #45	@ 0x2d
 80058ba:	426d      	negs	r5, r5
 80058bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058c0:	4859      	ldr	r0, [pc, #356]	@ (8005a28 <_printf_i+0x238>)
 80058c2:	230a      	movs	r3, #10
 80058c4:	e011      	b.n	80058ea <_printf_i+0xfa>
 80058c6:	6821      	ldr	r1, [r4, #0]
 80058c8:	6833      	ldr	r3, [r6, #0]
 80058ca:	0608      	lsls	r0, r1, #24
 80058cc:	f853 5b04 	ldr.w	r5, [r3], #4
 80058d0:	d402      	bmi.n	80058d8 <_printf_i+0xe8>
 80058d2:	0649      	lsls	r1, r1, #25
 80058d4:	bf48      	it	mi
 80058d6:	b2ad      	uxthmi	r5, r5
 80058d8:	2f6f      	cmp	r7, #111	@ 0x6f
 80058da:	4853      	ldr	r0, [pc, #332]	@ (8005a28 <_printf_i+0x238>)
 80058dc:	6033      	str	r3, [r6, #0]
 80058de:	bf14      	ite	ne
 80058e0:	230a      	movne	r3, #10
 80058e2:	2308      	moveq	r3, #8
 80058e4:	2100      	movs	r1, #0
 80058e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80058ea:	6866      	ldr	r6, [r4, #4]
 80058ec:	60a6      	str	r6, [r4, #8]
 80058ee:	2e00      	cmp	r6, #0
 80058f0:	bfa2      	ittt	ge
 80058f2:	6821      	ldrge	r1, [r4, #0]
 80058f4:	f021 0104 	bicge.w	r1, r1, #4
 80058f8:	6021      	strge	r1, [r4, #0]
 80058fa:	b90d      	cbnz	r5, 8005900 <_printf_i+0x110>
 80058fc:	2e00      	cmp	r6, #0
 80058fe:	d04b      	beq.n	8005998 <_printf_i+0x1a8>
 8005900:	4616      	mov	r6, r2
 8005902:	fbb5 f1f3 	udiv	r1, r5, r3
 8005906:	fb03 5711 	mls	r7, r3, r1, r5
 800590a:	5dc7      	ldrb	r7, [r0, r7]
 800590c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005910:	462f      	mov	r7, r5
 8005912:	42bb      	cmp	r3, r7
 8005914:	460d      	mov	r5, r1
 8005916:	d9f4      	bls.n	8005902 <_printf_i+0x112>
 8005918:	2b08      	cmp	r3, #8
 800591a:	d10b      	bne.n	8005934 <_printf_i+0x144>
 800591c:	6823      	ldr	r3, [r4, #0]
 800591e:	07df      	lsls	r7, r3, #31
 8005920:	d508      	bpl.n	8005934 <_printf_i+0x144>
 8005922:	6923      	ldr	r3, [r4, #16]
 8005924:	6861      	ldr	r1, [r4, #4]
 8005926:	4299      	cmp	r1, r3
 8005928:	bfde      	ittt	le
 800592a:	2330      	movle	r3, #48	@ 0x30
 800592c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005930:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005934:	1b92      	subs	r2, r2, r6
 8005936:	6122      	str	r2, [r4, #16]
 8005938:	f8cd a000 	str.w	sl, [sp]
 800593c:	464b      	mov	r3, r9
 800593e:	aa03      	add	r2, sp, #12
 8005940:	4621      	mov	r1, r4
 8005942:	4640      	mov	r0, r8
 8005944:	f7ff fee6 	bl	8005714 <_printf_common>
 8005948:	3001      	adds	r0, #1
 800594a:	d14a      	bne.n	80059e2 <_printf_i+0x1f2>
 800594c:	f04f 30ff 	mov.w	r0, #4294967295
 8005950:	b004      	add	sp, #16
 8005952:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005956:	6823      	ldr	r3, [r4, #0]
 8005958:	f043 0320 	orr.w	r3, r3, #32
 800595c:	6023      	str	r3, [r4, #0]
 800595e:	4833      	ldr	r0, [pc, #204]	@ (8005a2c <_printf_i+0x23c>)
 8005960:	2778      	movs	r7, #120	@ 0x78
 8005962:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005966:	6823      	ldr	r3, [r4, #0]
 8005968:	6831      	ldr	r1, [r6, #0]
 800596a:	061f      	lsls	r7, r3, #24
 800596c:	f851 5b04 	ldr.w	r5, [r1], #4
 8005970:	d402      	bmi.n	8005978 <_printf_i+0x188>
 8005972:	065f      	lsls	r7, r3, #25
 8005974:	bf48      	it	mi
 8005976:	b2ad      	uxthmi	r5, r5
 8005978:	6031      	str	r1, [r6, #0]
 800597a:	07d9      	lsls	r1, r3, #31
 800597c:	bf44      	itt	mi
 800597e:	f043 0320 	orrmi.w	r3, r3, #32
 8005982:	6023      	strmi	r3, [r4, #0]
 8005984:	b11d      	cbz	r5, 800598e <_printf_i+0x19e>
 8005986:	2310      	movs	r3, #16
 8005988:	e7ac      	b.n	80058e4 <_printf_i+0xf4>
 800598a:	4827      	ldr	r0, [pc, #156]	@ (8005a28 <_printf_i+0x238>)
 800598c:	e7e9      	b.n	8005962 <_printf_i+0x172>
 800598e:	6823      	ldr	r3, [r4, #0]
 8005990:	f023 0320 	bic.w	r3, r3, #32
 8005994:	6023      	str	r3, [r4, #0]
 8005996:	e7f6      	b.n	8005986 <_printf_i+0x196>
 8005998:	4616      	mov	r6, r2
 800599a:	e7bd      	b.n	8005918 <_printf_i+0x128>
 800599c:	6833      	ldr	r3, [r6, #0]
 800599e:	6825      	ldr	r5, [r4, #0]
 80059a0:	6961      	ldr	r1, [r4, #20]
 80059a2:	1d18      	adds	r0, r3, #4
 80059a4:	6030      	str	r0, [r6, #0]
 80059a6:	062e      	lsls	r6, r5, #24
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	d501      	bpl.n	80059b0 <_printf_i+0x1c0>
 80059ac:	6019      	str	r1, [r3, #0]
 80059ae:	e002      	b.n	80059b6 <_printf_i+0x1c6>
 80059b0:	0668      	lsls	r0, r5, #25
 80059b2:	d5fb      	bpl.n	80059ac <_printf_i+0x1bc>
 80059b4:	8019      	strh	r1, [r3, #0]
 80059b6:	2300      	movs	r3, #0
 80059b8:	6123      	str	r3, [r4, #16]
 80059ba:	4616      	mov	r6, r2
 80059bc:	e7bc      	b.n	8005938 <_printf_i+0x148>
 80059be:	6833      	ldr	r3, [r6, #0]
 80059c0:	1d1a      	adds	r2, r3, #4
 80059c2:	6032      	str	r2, [r6, #0]
 80059c4:	681e      	ldr	r6, [r3, #0]
 80059c6:	6862      	ldr	r2, [r4, #4]
 80059c8:	2100      	movs	r1, #0
 80059ca:	4630      	mov	r0, r6
 80059cc:	f7fa fc20 	bl	8000210 <memchr>
 80059d0:	b108      	cbz	r0, 80059d6 <_printf_i+0x1e6>
 80059d2:	1b80      	subs	r0, r0, r6
 80059d4:	6060      	str	r0, [r4, #4]
 80059d6:	6863      	ldr	r3, [r4, #4]
 80059d8:	6123      	str	r3, [r4, #16]
 80059da:	2300      	movs	r3, #0
 80059dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80059e0:	e7aa      	b.n	8005938 <_printf_i+0x148>
 80059e2:	6923      	ldr	r3, [r4, #16]
 80059e4:	4632      	mov	r2, r6
 80059e6:	4649      	mov	r1, r9
 80059e8:	4640      	mov	r0, r8
 80059ea:	47d0      	blx	sl
 80059ec:	3001      	adds	r0, #1
 80059ee:	d0ad      	beq.n	800594c <_printf_i+0x15c>
 80059f0:	6823      	ldr	r3, [r4, #0]
 80059f2:	079b      	lsls	r3, r3, #30
 80059f4:	d413      	bmi.n	8005a1e <_printf_i+0x22e>
 80059f6:	68e0      	ldr	r0, [r4, #12]
 80059f8:	9b03      	ldr	r3, [sp, #12]
 80059fa:	4298      	cmp	r0, r3
 80059fc:	bfb8      	it	lt
 80059fe:	4618      	movlt	r0, r3
 8005a00:	e7a6      	b.n	8005950 <_printf_i+0x160>
 8005a02:	2301      	movs	r3, #1
 8005a04:	4632      	mov	r2, r6
 8005a06:	4649      	mov	r1, r9
 8005a08:	4640      	mov	r0, r8
 8005a0a:	47d0      	blx	sl
 8005a0c:	3001      	adds	r0, #1
 8005a0e:	d09d      	beq.n	800594c <_printf_i+0x15c>
 8005a10:	3501      	adds	r5, #1
 8005a12:	68e3      	ldr	r3, [r4, #12]
 8005a14:	9903      	ldr	r1, [sp, #12]
 8005a16:	1a5b      	subs	r3, r3, r1
 8005a18:	42ab      	cmp	r3, r5
 8005a1a:	dcf2      	bgt.n	8005a02 <_printf_i+0x212>
 8005a1c:	e7eb      	b.n	80059f6 <_printf_i+0x206>
 8005a1e:	2500      	movs	r5, #0
 8005a20:	f104 0619 	add.w	r6, r4, #25
 8005a24:	e7f5      	b.n	8005a12 <_printf_i+0x222>
 8005a26:	bf00      	nop
 8005a28:	08009c78 	.word	0x08009c78
 8005a2c:	08009c89 	.word	0x08009c89

08005a30 <std>:
 8005a30:	2300      	movs	r3, #0
 8005a32:	b510      	push	{r4, lr}
 8005a34:	4604      	mov	r4, r0
 8005a36:	e9c0 3300 	strd	r3, r3, [r0]
 8005a3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a3e:	6083      	str	r3, [r0, #8]
 8005a40:	8181      	strh	r1, [r0, #12]
 8005a42:	6643      	str	r3, [r0, #100]	@ 0x64
 8005a44:	81c2      	strh	r2, [r0, #14]
 8005a46:	6183      	str	r3, [r0, #24]
 8005a48:	4619      	mov	r1, r3
 8005a4a:	2208      	movs	r2, #8
 8005a4c:	305c      	adds	r0, #92	@ 0x5c
 8005a4e:	f000 f9d4 	bl	8005dfa <memset>
 8005a52:	4b0d      	ldr	r3, [pc, #52]	@ (8005a88 <std+0x58>)
 8005a54:	6263      	str	r3, [r4, #36]	@ 0x24
 8005a56:	4b0d      	ldr	r3, [pc, #52]	@ (8005a8c <std+0x5c>)
 8005a58:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005a5a:	4b0d      	ldr	r3, [pc, #52]	@ (8005a90 <std+0x60>)
 8005a5c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8005a94 <std+0x64>)
 8005a60:	6323      	str	r3, [r4, #48]	@ 0x30
 8005a62:	4b0d      	ldr	r3, [pc, #52]	@ (8005a98 <std+0x68>)
 8005a64:	6224      	str	r4, [r4, #32]
 8005a66:	429c      	cmp	r4, r3
 8005a68:	d006      	beq.n	8005a78 <std+0x48>
 8005a6a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005a6e:	4294      	cmp	r4, r2
 8005a70:	d002      	beq.n	8005a78 <std+0x48>
 8005a72:	33d0      	adds	r3, #208	@ 0xd0
 8005a74:	429c      	cmp	r4, r3
 8005a76:	d105      	bne.n	8005a84 <std+0x54>
 8005a78:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005a7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a80:	f000 ba38 	b.w	8005ef4 <__retarget_lock_init_recursive>
 8005a84:	bd10      	pop	{r4, pc}
 8005a86:	bf00      	nop
 8005a88:	08005d75 	.word	0x08005d75
 8005a8c:	08005d97 	.word	0x08005d97
 8005a90:	08005dcf 	.word	0x08005dcf
 8005a94:	08005df3 	.word	0x08005df3
 8005a98:	200002e0 	.word	0x200002e0

08005a9c <stdio_exit_handler>:
 8005a9c:	4a02      	ldr	r2, [pc, #8]	@ (8005aa8 <stdio_exit_handler+0xc>)
 8005a9e:	4903      	ldr	r1, [pc, #12]	@ (8005aac <stdio_exit_handler+0x10>)
 8005aa0:	4803      	ldr	r0, [pc, #12]	@ (8005ab0 <stdio_exit_handler+0x14>)
 8005aa2:	f000 b869 	b.w	8005b78 <_fwalk_sglue>
 8005aa6:	bf00      	nop
 8005aa8:	2000000c 	.word	0x2000000c
 8005aac:	08007e25 	.word	0x08007e25
 8005ab0:	2000001c 	.word	0x2000001c

08005ab4 <cleanup_stdio>:
 8005ab4:	6841      	ldr	r1, [r0, #4]
 8005ab6:	4b0c      	ldr	r3, [pc, #48]	@ (8005ae8 <cleanup_stdio+0x34>)
 8005ab8:	4299      	cmp	r1, r3
 8005aba:	b510      	push	{r4, lr}
 8005abc:	4604      	mov	r4, r0
 8005abe:	d001      	beq.n	8005ac4 <cleanup_stdio+0x10>
 8005ac0:	f002 f9b0 	bl	8007e24 <_fflush_r>
 8005ac4:	68a1      	ldr	r1, [r4, #8]
 8005ac6:	4b09      	ldr	r3, [pc, #36]	@ (8005aec <cleanup_stdio+0x38>)
 8005ac8:	4299      	cmp	r1, r3
 8005aca:	d002      	beq.n	8005ad2 <cleanup_stdio+0x1e>
 8005acc:	4620      	mov	r0, r4
 8005ace:	f002 f9a9 	bl	8007e24 <_fflush_r>
 8005ad2:	68e1      	ldr	r1, [r4, #12]
 8005ad4:	4b06      	ldr	r3, [pc, #24]	@ (8005af0 <cleanup_stdio+0x3c>)
 8005ad6:	4299      	cmp	r1, r3
 8005ad8:	d004      	beq.n	8005ae4 <cleanup_stdio+0x30>
 8005ada:	4620      	mov	r0, r4
 8005adc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ae0:	f002 b9a0 	b.w	8007e24 <_fflush_r>
 8005ae4:	bd10      	pop	{r4, pc}
 8005ae6:	bf00      	nop
 8005ae8:	200002e0 	.word	0x200002e0
 8005aec:	20000348 	.word	0x20000348
 8005af0:	200003b0 	.word	0x200003b0

08005af4 <global_stdio_init.part.0>:
 8005af4:	b510      	push	{r4, lr}
 8005af6:	4b0b      	ldr	r3, [pc, #44]	@ (8005b24 <global_stdio_init.part.0+0x30>)
 8005af8:	4c0b      	ldr	r4, [pc, #44]	@ (8005b28 <global_stdio_init.part.0+0x34>)
 8005afa:	4a0c      	ldr	r2, [pc, #48]	@ (8005b2c <global_stdio_init.part.0+0x38>)
 8005afc:	601a      	str	r2, [r3, #0]
 8005afe:	4620      	mov	r0, r4
 8005b00:	2200      	movs	r2, #0
 8005b02:	2104      	movs	r1, #4
 8005b04:	f7ff ff94 	bl	8005a30 <std>
 8005b08:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	2109      	movs	r1, #9
 8005b10:	f7ff ff8e 	bl	8005a30 <std>
 8005b14:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005b18:	2202      	movs	r2, #2
 8005b1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b1e:	2112      	movs	r1, #18
 8005b20:	f7ff bf86 	b.w	8005a30 <std>
 8005b24:	20000418 	.word	0x20000418
 8005b28:	200002e0 	.word	0x200002e0
 8005b2c:	08005a9d 	.word	0x08005a9d

08005b30 <__sfp_lock_acquire>:
 8005b30:	4801      	ldr	r0, [pc, #4]	@ (8005b38 <__sfp_lock_acquire+0x8>)
 8005b32:	f000 b9e0 	b.w	8005ef6 <__retarget_lock_acquire_recursive>
 8005b36:	bf00      	nop
 8005b38:	20000421 	.word	0x20000421

08005b3c <__sfp_lock_release>:
 8005b3c:	4801      	ldr	r0, [pc, #4]	@ (8005b44 <__sfp_lock_release+0x8>)
 8005b3e:	f000 b9db 	b.w	8005ef8 <__retarget_lock_release_recursive>
 8005b42:	bf00      	nop
 8005b44:	20000421 	.word	0x20000421

08005b48 <__sinit>:
 8005b48:	b510      	push	{r4, lr}
 8005b4a:	4604      	mov	r4, r0
 8005b4c:	f7ff fff0 	bl	8005b30 <__sfp_lock_acquire>
 8005b50:	6a23      	ldr	r3, [r4, #32]
 8005b52:	b11b      	cbz	r3, 8005b5c <__sinit+0x14>
 8005b54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b58:	f7ff bff0 	b.w	8005b3c <__sfp_lock_release>
 8005b5c:	4b04      	ldr	r3, [pc, #16]	@ (8005b70 <__sinit+0x28>)
 8005b5e:	6223      	str	r3, [r4, #32]
 8005b60:	4b04      	ldr	r3, [pc, #16]	@ (8005b74 <__sinit+0x2c>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d1f5      	bne.n	8005b54 <__sinit+0xc>
 8005b68:	f7ff ffc4 	bl	8005af4 <global_stdio_init.part.0>
 8005b6c:	e7f2      	b.n	8005b54 <__sinit+0xc>
 8005b6e:	bf00      	nop
 8005b70:	08005ab5 	.word	0x08005ab5
 8005b74:	20000418 	.word	0x20000418

08005b78 <_fwalk_sglue>:
 8005b78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b7c:	4607      	mov	r7, r0
 8005b7e:	4688      	mov	r8, r1
 8005b80:	4614      	mov	r4, r2
 8005b82:	2600      	movs	r6, #0
 8005b84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005b88:	f1b9 0901 	subs.w	r9, r9, #1
 8005b8c:	d505      	bpl.n	8005b9a <_fwalk_sglue+0x22>
 8005b8e:	6824      	ldr	r4, [r4, #0]
 8005b90:	2c00      	cmp	r4, #0
 8005b92:	d1f7      	bne.n	8005b84 <_fwalk_sglue+0xc>
 8005b94:	4630      	mov	r0, r6
 8005b96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b9a:	89ab      	ldrh	r3, [r5, #12]
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d907      	bls.n	8005bb0 <_fwalk_sglue+0x38>
 8005ba0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005ba4:	3301      	adds	r3, #1
 8005ba6:	d003      	beq.n	8005bb0 <_fwalk_sglue+0x38>
 8005ba8:	4629      	mov	r1, r5
 8005baa:	4638      	mov	r0, r7
 8005bac:	47c0      	blx	r8
 8005bae:	4306      	orrs	r6, r0
 8005bb0:	3568      	adds	r5, #104	@ 0x68
 8005bb2:	e7e9      	b.n	8005b88 <_fwalk_sglue+0x10>

08005bb4 <iprintf>:
 8005bb4:	b40f      	push	{r0, r1, r2, r3}
 8005bb6:	b507      	push	{r0, r1, r2, lr}
 8005bb8:	4906      	ldr	r1, [pc, #24]	@ (8005bd4 <iprintf+0x20>)
 8005bba:	ab04      	add	r3, sp, #16
 8005bbc:	6808      	ldr	r0, [r1, #0]
 8005bbe:	f853 2b04 	ldr.w	r2, [r3], #4
 8005bc2:	6881      	ldr	r1, [r0, #8]
 8005bc4:	9301      	str	r3, [sp, #4]
 8005bc6:	f001 fc93 	bl	80074f0 <_vfiprintf_r>
 8005bca:	b003      	add	sp, #12
 8005bcc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005bd0:	b004      	add	sp, #16
 8005bd2:	4770      	bx	lr
 8005bd4:	20000018 	.word	0x20000018

08005bd8 <putchar>:
 8005bd8:	4b02      	ldr	r3, [pc, #8]	@ (8005be4 <putchar+0xc>)
 8005bda:	4601      	mov	r1, r0
 8005bdc:	6818      	ldr	r0, [r3, #0]
 8005bde:	6882      	ldr	r2, [r0, #8]
 8005be0:	f002 b9aa 	b.w	8007f38 <_putc_r>
 8005be4:	20000018 	.word	0x20000018

08005be8 <iscanf>:
 8005be8:	b40f      	push	{r0, r1, r2, r3}
 8005bea:	b507      	push	{r0, r1, r2, lr}
 8005bec:	4906      	ldr	r1, [pc, #24]	@ (8005c08 <iscanf+0x20>)
 8005bee:	ab04      	add	r3, sp, #16
 8005bf0:	6808      	ldr	r0, [r1, #0]
 8005bf2:	f853 2b04 	ldr.w	r2, [r3], #4
 8005bf6:	6841      	ldr	r1, [r0, #4]
 8005bf8:	9301      	str	r3, [sp, #4]
 8005bfa:	f001 ff2d 	bl	8007a58 <_vfiscanf_r>
 8005bfe:	b003      	add	sp, #12
 8005c00:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c04:	b004      	add	sp, #16
 8005c06:	4770      	bx	lr
 8005c08:	20000018 	.word	0x20000018

08005c0c <setvbuf>:
 8005c0c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005c10:	461d      	mov	r5, r3
 8005c12:	4b57      	ldr	r3, [pc, #348]	@ (8005d70 <setvbuf+0x164>)
 8005c14:	681f      	ldr	r7, [r3, #0]
 8005c16:	4604      	mov	r4, r0
 8005c18:	460e      	mov	r6, r1
 8005c1a:	4690      	mov	r8, r2
 8005c1c:	b127      	cbz	r7, 8005c28 <setvbuf+0x1c>
 8005c1e:	6a3b      	ldr	r3, [r7, #32]
 8005c20:	b913      	cbnz	r3, 8005c28 <setvbuf+0x1c>
 8005c22:	4638      	mov	r0, r7
 8005c24:	f7ff ff90 	bl	8005b48 <__sinit>
 8005c28:	f1b8 0f02 	cmp.w	r8, #2
 8005c2c:	d006      	beq.n	8005c3c <setvbuf+0x30>
 8005c2e:	f1b8 0f01 	cmp.w	r8, #1
 8005c32:	f200 809a 	bhi.w	8005d6a <setvbuf+0x15e>
 8005c36:	2d00      	cmp	r5, #0
 8005c38:	f2c0 8097 	blt.w	8005d6a <setvbuf+0x15e>
 8005c3c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005c3e:	07d9      	lsls	r1, r3, #31
 8005c40:	d405      	bmi.n	8005c4e <setvbuf+0x42>
 8005c42:	89a3      	ldrh	r3, [r4, #12]
 8005c44:	059a      	lsls	r2, r3, #22
 8005c46:	d402      	bmi.n	8005c4e <setvbuf+0x42>
 8005c48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c4a:	f000 f954 	bl	8005ef6 <__retarget_lock_acquire_recursive>
 8005c4e:	4621      	mov	r1, r4
 8005c50:	4638      	mov	r0, r7
 8005c52:	f002 f8e7 	bl	8007e24 <_fflush_r>
 8005c56:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005c58:	b141      	cbz	r1, 8005c6c <setvbuf+0x60>
 8005c5a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005c5e:	4299      	cmp	r1, r3
 8005c60:	d002      	beq.n	8005c68 <setvbuf+0x5c>
 8005c62:	4638      	mov	r0, r7
 8005c64:	f000 ff98 	bl	8006b98 <_free_r>
 8005c68:	2300      	movs	r3, #0
 8005c6a:	6363      	str	r3, [r4, #52]	@ 0x34
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	61a3      	str	r3, [r4, #24]
 8005c70:	6063      	str	r3, [r4, #4]
 8005c72:	89a3      	ldrh	r3, [r4, #12]
 8005c74:	061b      	lsls	r3, r3, #24
 8005c76:	d503      	bpl.n	8005c80 <setvbuf+0x74>
 8005c78:	6921      	ldr	r1, [r4, #16]
 8005c7a:	4638      	mov	r0, r7
 8005c7c:	f000 ff8c 	bl	8006b98 <_free_r>
 8005c80:	89a3      	ldrh	r3, [r4, #12]
 8005c82:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8005c86:	f023 0303 	bic.w	r3, r3, #3
 8005c8a:	f1b8 0f02 	cmp.w	r8, #2
 8005c8e:	81a3      	strh	r3, [r4, #12]
 8005c90:	d061      	beq.n	8005d56 <setvbuf+0x14a>
 8005c92:	ab01      	add	r3, sp, #4
 8005c94:	466a      	mov	r2, sp
 8005c96:	4621      	mov	r1, r4
 8005c98:	4638      	mov	r0, r7
 8005c9a:	f002 f8eb 	bl	8007e74 <__swhatbuf_r>
 8005c9e:	89a3      	ldrh	r3, [r4, #12]
 8005ca0:	4318      	orrs	r0, r3
 8005ca2:	81a0      	strh	r0, [r4, #12]
 8005ca4:	bb2d      	cbnz	r5, 8005cf2 <setvbuf+0xe6>
 8005ca6:	9d00      	ldr	r5, [sp, #0]
 8005ca8:	4628      	mov	r0, r5
 8005caa:	f000 ffbf 	bl	8006c2c <malloc>
 8005cae:	4606      	mov	r6, r0
 8005cb0:	2800      	cmp	r0, #0
 8005cb2:	d152      	bne.n	8005d5a <setvbuf+0x14e>
 8005cb4:	f8dd 9000 	ldr.w	r9, [sp]
 8005cb8:	45a9      	cmp	r9, r5
 8005cba:	d140      	bne.n	8005d3e <setvbuf+0x132>
 8005cbc:	f04f 35ff 	mov.w	r5, #4294967295
 8005cc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cc4:	f043 0202 	orr.w	r2, r3, #2
 8005cc8:	81a2      	strh	r2, [r4, #12]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	60a2      	str	r2, [r4, #8]
 8005cce:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8005cd2:	6022      	str	r2, [r4, #0]
 8005cd4:	6122      	str	r2, [r4, #16]
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	6162      	str	r2, [r4, #20]
 8005cda:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005cdc:	07d6      	lsls	r6, r2, #31
 8005cde:	d404      	bmi.n	8005cea <setvbuf+0xde>
 8005ce0:	0598      	lsls	r0, r3, #22
 8005ce2:	d402      	bmi.n	8005cea <setvbuf+0xde>
 8005ce4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005ce6:	f000 f907 	bl	8005ef8 <__retarget_lock_release_recursive>
 8005cea:	4628      	mov	r0, r5
 8005cec:	b003      	add	sp, #12
 8005cee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005cf2:	2e00      	cmp	r6, #0
 8005cf4:	d0d8      	beq.n	8005ca8 <setvbuf+0x9c>
 8005cf6:	6a3b      	ldr	r3, [r7, #32]
 8005cf8:	b913      	cbnz	r3, 8005d00 <setvbuf+0xf4>
 8005cfa:	4638      	mov	r0, r7
 8005cfc:	f7ff ff24 	bl	8005b48 <__sinit>
 8005d00:	f1b8 0f01 	cmp.w	r8, #1
 8005d04:	bf08      	it	eq
 8005d06:	89a3      	ldrheq	r3, [r4, #12]
 8005d08:	6026      	str	r6, [r4, #0]
 8005d0a:	bf04      	itt	eq
 8005d0c:	f043 0301 	orreq.w	r3, r3, #1
 8005d10:	81a3      	strheq	r3, [r4, #12]
 8005d12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d16:	f013 0208 	ands.w	r2, r3, #8
 8005d1a:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005d1e:	d01e      	beq.n	8005d5e <setvbuf+0x152>
 8005d20:	07d9      	lsls	r1, r3, #31
 8005d22:	bf41      	itttt	mi
 8005d24:	2200      	movmi	r2, #0
 8005d26:	426d      	negmi	r5, r5
 8005d28:	60a2      	strmi	r2, [r4, #8]
 8005d2a:	61a5      	strmi	r5, [r4, #24]
 8005d2c:	bf58      	it	pl
 8005d2e:	60a5      	strpl	r5, [r4, #8]
 8005d30:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005d32:	07d2      	lsls	r2, r2, #31
 8005d34:	d401      	bmi.n	8005d3a <setvbuf+0x12e>
 8005d36:	059b      	lsls	r3, r3, #22
 8005d38:	d513      	bpl.n	8005d62 <setvbuf+0x156>
 8005d3a:	2500      	movs	r5, #0
 8005d3c:	e7d5      	b.n	8005cea <setvbuf+0xde>
 8005d3e:	4648      	mov	r0, r9
 8005d40:	f000 ff74 	bl	8006c2c <malloc>
 8005d44:	4606      	mov	r6, r0
 8005d46:	2800      	cmp	r0, #0
 8005d48:	d0b8      	beq.n	8005cbc <setvbuf+0xb0>
 8005d4a:	89a3      	ldrh	r3, [r4, #12]
 8005d4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d50:	81a3      	strh	r3, [r4, #12]
 8005d52:	464d      	mov	r5, r9
 8005d54:	e7cf      	b.n	8005cf6 <setvbuf+0xea>
 8005d56:	2500      	movs	r5, #0
 8005d58:	e7b2      	b.n	8005cc0 <setvbuf+0xb4>
 8005d5a:	46a9      	mov	r9, r5
 8005d5c:	e7f5      	b.n	8005d4a <setvbuf+0x13e>
 8005d5e:	60a2      	str	r2, [r4, #8]
 8005d60:	e7e6      	b.n	8005d30 <setvbuf+0x124>
 8005d62:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005d64:	f000 f8c8 	bl	8005ef8 <__retarget_lock_release_recursive>
 8005d68:	e7e7      	b.n	8005d3a <setvbuf+0x12e>
 8005d6a:	f04f 35ff 	mov.w	r5, #4294967295
 8005d6e:	e7bc      	b.n	8005cea <setvbuf+0xde>
 8005d70:	20000018 	.word	0x20000018

08005d74 <__sread>:
 8005d74:	b510      	push	{r4, lr}
 8005d76:	460c      	mov	r4, r1
 8005d78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d7c:	f000 f86c 	bl	8005e58 <_read_r>
 8005d80:	2800      	cmp	r0, #0
 8005d82:	bfab      	itete	ge
 8005d84:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005d86:	89a3      	ldrhlt	r3, [r4, #12]
 8005d88:	181b      	addge	r3, r3, r0
 8005d8a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005d8e:	bfac      	ite	ge
 8005d90:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005d92:	81a3      	strhlt	r3, [r4, #12]
 8005d94:	bd10      	pop	{r4, pc}

08005d96 <__swrite>:
 8005d96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d9a:	461f      	mov	r7, r3
 8005d9c:	898b      	ldrh	r3, [r1, #12]
 8005d9e:	05db      	lsls	r3, r3, #23
 8005da0:	4605      	mov	r5, r0
 8005da2:	460c      	mov	r4, r1
 8005da4:	4616      	mov	r6, r2
 8005da6:	d505      	bpl.n	8005db4 <__swrite+0x1e>
 8005da8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dac:	2302      	movs	r3, #2
 8005dae:	2200      	movs	r2, #0
 8005db0:	f000 f840 	bl	8005e34 <_lseek_r>
 8005db4:	89a3      	ldrh	r3, [r4, #12]
 8005db6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005dba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005dbe:	81a3      	strh	r3, [r4, #12]
 8005dc0:	4632      	mov	r2, r6
 8005dc2:	463b      	mov	r3, r7
 8005dc4:	4628      	mov	r0, r5
 8005dc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005dca:	f000 b857 	b.w	8005e7c <_write_r>

08005dce <__sseek>:
 8005dce:	b510      	push	{r4, lr}
 8005dd0:	460c      	mov	r4, r1
 8005dd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dd6:	f000 f82d 	bl	8005e34 <_lseek_r>
 8005dda:	1c43      	adds	r3, r0, #1
 8005ddc:	89a3      	ldrh	r3, [r4, #12]
 8005dde:	bf15      	itete	ne
 8005de0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005de2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005de6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005dea:	81a3      	strheq	r3, [r4, #12]
 8005dec:	bf18      	it	ne
 8005dee:	81a3      	strhne	r3, [r4, #12]
 8005df0:	bd10      	pop	{r4, pc}

08005df2 <__sclose>:
 8005df2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005df6:	f000 b80d 	b.w	8005e14 <_close_r>

08005dfa <memset>:
 8005dfa:	4402      	add	r2, r0
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d100      	bne.n	8005e04 <memset+0xa>
 8005e02:	4770      	bx	lr
 8005e04:	f803 1b01 	strb.w	r1, [r3], #1
 8005e08:	e7f9      	b.n	8005dfe <memset+0x4>
	...

08005e0c <_localeconv_r>:
 8005e0c:	4800      	ldr	r0, [pc, #0]	@ (8005e10 <_localeconv_r+0x4>)
 8005e0e:	4770      	bx	lr
 8005e10:	20000158 	.word	0x20000158

08005e14 <_close_r>:
 8005e14:	b538      	push	{r3, r4, r5, lr}
 8005e16:	4d06      	ldr	r5, [pc, #24]	@ (8005e30 <_close_r+0x1c>)
 8005e18:	2300      	movs	r3, #0
 8005e1a:	4604      	mov	r4, r0
 8005e1c:	4608      	mov	r0, r1
 8005e1e:	602b      	str	r3, [r5, #0]
 8005e20:	f7fc facc 	bl	80023bc <_close>
 8005e24:	1c43      	adds	r3, r0, #1
 8005e26:	d102      	bne.n	8005e2e <_close_r+0x1a>
 8005e28:	682b      	ldr	r3, [r5, #0]
 8005e2a:	b103      	cbz	r3, 8005e2e <_close_r+0x1a>
 8005e2c:	6023      	str	r3, [r4, #0]
 8005e2e:	bd38      	pop	{r3, r4, r5, pc}
 8005e30:	2000041c 	.word	0x2000041c

08005e34 <_lseek_r>:
 8005e34:	b538      	push	{r3, r4, r5, lr}
 8005e36:	4d07      	ldr	r5, [pc, #28]	@ (8005e54 <_lseek_r+0x20>)
 8005e38:	4604      	mov	r4, r0
 8005e3a:	4608      	mov	r0, r1
 8005e3c:	4611      	mov	r1, r2
 8005e3e:	2200      	movs	r2, #0
 8005e40:	602a      	str	r2, [r5, #0]
 8005e42:	461a      	mov	r2, r3
 8005e44:	f7fc fae1 	bl	800240a <_lseek>
 8005e48:	1c43      	adds	r3, r0, #1
 8005e4a:	d102      	bne.n	8005e52 <_lseek_r+0x1e>
 8005e4c:	682b      	ldr	r3, [r5, #0]
 8005e4e:	b103      	cbz	r3, 8005e52 <_lseek_r+0x1e>
 8005e50:	6023      	str	r3, [r4, #0]
 8005e52:	bd38      	pop	{r3, r4, r5, pc}
 8005e54:	2000041c 	.word	0x2000041c

08005e58 <_read_r>:
 8005e58:	b538      	push	{r3, r4, r5, lr}
 8005e5a:	4d07      	ldr	r5, [pc, #28]	@ (8005e78 <_read_r+0x20>)
 8005e5c:	4604      	mov	r4, r0
 8005e5e:	4608      	mov	r0, r1
 8005e60:	4611      	mov	r1, r2
 8005e62:	2200      	movs	r2, #0
 8005e64:	602a      	str	r2, [r5, #0]
 8005e66:	461a      	mov	r2, r3
 8005e68:	f7fc fa6f 	bl	800234a <_read>
 8005e6c:	1c43      	adds	r3, r0, #1
 8005e6e:	d102      	bne.n	8005e76 <_read_r+0x1e>
 8005e70:	682b      	ldr	r3, [r5, #0]
 8005e72:	b103      	cbz	r3, 8005e76 <_read_r+0x1e>
 8005e74:	6023      	str	r3, [r4, #0]
 8005e76:	bd38      	pop	{r3, r4, r5, pc}
 8005e78:	2000041c 	.word	0x2000041c

08005e7c <_write_r>:
 8005e7c:	b538      	push	{r3, r4, r5, lr}
 8005e7e:	4d07      	ldr	r5, [pc, #28]	@ (8005e9c <_write_r+0x20>)
 8005e80:	4604      	mov	r4, r0
 8005e82:	4608      	mov	r0, r1
 8005e84:	4611      	mov	r1, r2
 8005e86:	2200      	movs	r2, #0
 8005e88:	602a      	str	r2, [r5, #0]
 8005e8a:	461a      	mov	r2, r3
 8005e8c:	f7fc fa7a 	bl	8002384 <_write>
 8005e90:	1c43      	adds	r3, r0, #1
 8005e92:	d102      	bne.n	8005e9a <_write_r+0x1e>
 8005e94:	682b      	ldr	r3, [r5, #0]
 8005e96:	b103      	cbz	r3, 8005e9a <_write_r+0x1e>
 8005e98:	6023      	str	r3, [r4, #0]
 8005e9a:	bd38      	pop	{r3, r4, r5, pc}
 8005e9c:	2000041c 	.word	0x2000041c

08005ea0 <__errno>:
 8005ea0:	4b01      	ldr	r3, [pc, #4]	@ (8005ea8 <__errno+0x8>)
 8005ea2:	6818      	ldr	r0, [r3, #0]
 8005ea4:	4770      	bx	lr
 8005ea6:	bf00      	nop
 8005ea8:	20000018 	.word	0x20000018

08005eac <__libc_init_array>:
 8005eac:	b570      	push	{r4, r5, r6, lr}
 8005eae:	4d0d      	ldr	r5, [pc, #52]	@ (8005ee4 <__libc_init_array+0x38>)
 8005eb0:	4c0d      	ldr	r4, [pc, #52]	@ (8005ee8 <__libc_init_array+0x3c>)
 8005eb2:	1b64      	subs	r4, r4, r5
 8005eb4:	10a4      	asrs	r4, r4, #2
 8005eb6:	2600      	movs	r6, #0
 8005eb8:	42a6      	cmp	r6, r4
 8005eba:	d109      	bne.n	8005ed0 <__libc_init_array+0x24>
 8005ebc:	4d0b      	ldr	r5, [pc, #44]	@ (8005eec <__libc_init_array+0x40>)
 8005ebe:	4c0c      	ldr	r4, [pc, #48]	@ (8005ef0 <__libc_init_array+0x44>)
 8005ec0:	f003 feaa 	bl	8009c18 <_init>
 8005ec4:	1b64      	subs	r4, r4, r5
 8005ec6:	10a4      	asrs	r4, r4, #2
 8005ec8:	2600      	movs	r6, #0
 8005eca:	42a6      	cmp	r6, r4
 8005ecc:	d105      	bne.n	8005eda <__libc_init_array+0x2e>
 8005ece:	bd70      	pop	{r4, r5, r6, pc}
 8005ed0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ed4:	4798      	blx	r3
 8005ed6:	3601      	adds	r6, #1
 8005ed8:	e7ee      	b.n	8005eb8 <__libc_init_array+0xc>
 8005eda:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ede:	4798      	blx	r3
 8005ee0:	3601      	adds	r6, #1
 8005ee2:	e7f2      	b.n	8005eca <__libc_init_array+0x1e>
 8005ee4:	0800a3e4 	.word	0x0800a3e4
 8005ee8:	0800a3e4 	.word	0x0800a3e4
 8005eec:	0800a3e4 	.word	0x0800a3e4
 8005ef0:	0800a3e8 	.word	0x0800a3e8

08005ef4 <__retarget_lock_init_recursive>:
 8005ef4:	4770      	bx	lr

08005ef6 <__retarget_lock_acquire_recursive>:
 8005ef6:	4770      	bx	lr

08005ef8 <__retarget_lock_release_recursive>:
 8005ef8:	4770      	bx	lr

08005efa <quorem>:
 8005efa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005efe:	6903      	ldr	r3, [r0, #16]
 8005f00:	690c      	ldr	r4, [r1, #16]
 8005f02:	42a3      	cmp	r3, r4
 8005f04:	4607      	mov	r7, r0
 8005f06:	db7e      	blt.n	8006006 <quorem+0x10c>
 8005f08:	3c01      	subs	r4, #1
 8005f0a:	f101 0814 	add.w	r8, r1, #20
 8005f0e:	00a3      	lsls	r3, r4, #2
 8005f10:	f100 0514 	add.w	r5, r0, #20
 8005f14:	9300      	str	r3, [sp, #0]
 8005f16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f1a:	9301      	str	r3, [sp, #4]
 8005f1c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005f20:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f24:	3301      	adds	r3, #1
 8005f26:	429a      	cmp	r2, r3
 8005f28:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005f2c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005f30:	d32e      	bcc.n	8005f90 <quorem+0x96>
 8005f32:	f04f 0a00 	mov.w	sl, #0
 8005f36:	46c4      	mov	ip, r8
 8005f38:	46ae      	mov	lr, r5
 8005f3a:	46d3      	mov	fp, sl
 8005f3c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005f40:	b298      	uxth	r0, r3
 8005f42:	fb06 a000 	mla	r0, r6, r0, sl
 8005f46:	0c02      	lsrs	r2, r0, #16
 8005f48:	0c1b      	lsrs	r3, r3, #16
 8005f4a:	fb06 2303 	mla	r3, r6, r3, r2
 8005f4e:	f8de 2000 	ldr.w	r2, [lr]
 8005f52:	b280      	uxth	r0, r0
 8005f54:	b292      	uxth	r2, r2
 8005f56:	1a12      	subs	r2, r2, r0
 8005f58:	445a      	add	r2, fp
 8005f5a:	f8de 0000 	ldr.w	r0, [lr]
 8005f5e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005f62:	b29b      	uxth	r3, r3
 8005f64:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005f68:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005f6c:	b292      	uxth	r2, r2
 8005f6e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005f72:	45e1      	cmp	r9, ip
 8005f74:	f84e 2b04 	str.w	r2, [lr], #4
 8005f78:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005f7c:	d2de      	bcs.n	8005f3c <quorem+0x42>
 8005f7e:	9b00      	ldr	r3, [sp, #0]
 8005f80:	58eb      	ldr	r3, [r5, r3]
 8005f82:	b92b      	cbnz	r3, 8005f90 <quorem+0x96>
 8005f84:	9b01      	ldr	r3, [sp, #4]
 8005f86:	3b04      	subs	r3, #4
 8005f88:	429d      	cmp	r5, r3
 8005f8a:	461a      	mov	r2, r3
 8005f8c:	d32f      	bcc.n	8005fee <quorem+0xf4>
 8005f8e:	613c      	str	r4, [r7, #16]
 8005f90:	4638      	mov	r0, r7
 8005f92:	f001 f97b 	bl	800728c <__mcmp>
 8005f96:	2800      	cmp	r0, #0
 8005f98:	db25      	blt.n	8005fe6 <quorem+0xec>
 8005f9a:	4629      	mov	r1, r5
 8005f9c:	2000      	movs	r0, #0
 8005f9e:	f858 2b04 	ldr.w	r2, [r8], #4
 8005fa2:	f8d1 c000 	ldr.w	ip, [r1]
 8005fa6:	fa1f fe82 	uxth.w	lr, r2
 8005faa:	fa1f f38c 	uxth.w	r3, ip
 8005fae:	eba3 030e 	sub.w	r3, r3, lr
 8005fb2:	4403      	add	r3, r0
 8005fb4:	0c12      	lsrs	r2, r2, #16
 8005fb6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005fba:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005fbe:	b29b      	uxth	r3, r3
 8005fc0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005fc4:	45c1      	cmp	r9, r8
 8005fc6:	f841 3b04 	str.w	r3, [r1], #4
 8005fca:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005fce:	d2e6      	bcs.n	8005f9e <quorem+0xa4>
 8005fd0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005fd4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005fd8:	b922      	cbnz	r2, 8005fe4 <quorem+0xea>
 8005fda:	3b04      	subs	r3, #4
 8005fdc:	429d      	cmp	r5, r3
 8005fde:	461a      	mov	r2, r3
 8005fe0:	d30b      	bcc.n	8005ffa <quorem+0x100>
 8005fe2:	613c      	str	r4, [r7, #16]
 8005fe4:	3601      	adds	r6, #1
 8005fe6:	4630      	mov	r0, r6
 8005fe8:	b003      	add	sp, #12
 8005fea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fee:	6812      	ldr	r2, [r2, #0]
 8005ff0:	3b04      	subs	r3, #4
 8005ff2:	2a00      	cmp	r2, #0
 8005ff4:	d1cb      	bne.n	8005f8e <quorem+0x94>
 8005ff6:	3c01      	subs	r4, #1
 8005ff8:	e7c6      	b.n	8005f88 <quorem+0x8e>
 8005ffa:	6812      	ldr	r2, [r2, #0]
 8005ffc:	3b04      	subs	r3, #4
 8005ffe:	2a00      	cmp	r2, #0
 8006000:	d1ef      	bne.n	8005fe2 <quorem+0xe8>
 8006002:	3c01      	subs	r4, #1
 8006004:	e7ea      	b.n	8005fdc <quorem+0xe2>
 8006006:	2000      	movs	r0, #0
 8006008:	e7ee      	b.n	8005fe8 <quorem+0xee>
 800600a:	0000      	movs	r0, r0
 800600c:	0000      	movs	r0, r0
	...

08006010 <_dtoa_r>:
 8006010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006014:	69c7      	ldr	r7, [r0, #28]
 8006016:	b099      	sub	sp, #100	@ 0x64
 8006018:	ed8d 0b02 	vstr	d0, [sp, #8]
 800601c:	ec55 4b10 	vmov	r4, r5, d0
 8006020:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006022:	9109      	str	r1, [sp, #36]	@ 0x24
 8006024:	4683      	mov	fp, r0
 8006026:	920e      	str	r2, [sp, #56]	@ 0x38
 8006028:	9313      	str	r3, [sp, #76]	@ 0x4c
 800602a:	b97f      	cbnz	r7, 800604c <_dtoa_r+0x3c>
 800602c:	2010      	movs	r0, #16
 800602e:	f000 fdfd 	bl	8006c2c <malloc>
 8006032:	4602      	mov	r2, r0
 8006034:	f8cb 001c 	str.w	r0, [fp, #28]
 8006038:	b920      	cbnz	r0, 8006044 <_dtoa_r+0x34>
 800603a:	4ba7      	ldr	r3, [pc, #668]	@ (80062d8 <_dtoa_r+0x2c8>)
 800603c:	21ef      	movs	r1, #239	@ 0xef
 800603e:	48a7      	ldr	r0, [pc, #668]	@ (80062dc <_dtoa_r+0x2cc>)
 8006040:	f002 f9f6 	bl	8008430 <__assert_func>
 8006044:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006048:	6007      	str	r7, [r0, #0]
 800604a:	60c7      	str	r7, [r0, #12]
 800604c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006050:	6819      	ldr	r1, [r3, #0]
 8006052:	b159      	cbz	r1, 800606c <_dtoa_r+0x5c>
 8006054:	685a      	ldr	r2, [r3, #4]
 8006056:	604a      	str	r2, [r1, #4]
 8006058:	2301      	movs	r3, #1
 800605a:	4093      	lsls	r3, r2
 800605c:	608b      	str	r3, [r1, #8]
 800605e:	4658      	mov	r0, fp
 8006060:	f000 feda 	bl	8006e18 <_Bfree>
 8006064:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006068:	2200      	movs	r2, #0
 800606a:	601a      	str	r2, [r3, #0]
 800606c:	1e2b      	subs	r3, r5, #0
 800606e:	bfb9      	ittee	lt
 8006070:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006074:	9303      	strlt	r3, [sp, #12]
 8006076:	2300      	movge	r3, #0
 8006078:	6033      	strge	r3, [r6, #0]
 800607a:	9f03      	ldr	r7, [sp, #12]
 800607c:	4b98      	ldr	r3, [pc, #608]	@ (80062e0 <_dtoa_r+0x2d0>)
 800607e:	bfbc      	itt	lt
 8006080:	2201      	movlt	r2, #1
 8006082:	6032      	strlt	r2, [r6, #0]
 8006084:	43bb      	bics	r3, r7
 8006086:	d112      	bne.n	80060ae <_dtoa_r+0x9e>
 8006088:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800608a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800608e:	6013      	str	r3, [r2, #0]
 8006090:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006094:	4323      	orrs	r3, r4
 8006096:	f000 854d 	beq.w	8006b34 <_dtoa_r+0xb24>
 800609a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800609c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80062f4 <_dtoa_r+0x2e4>
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	f000 854f 	beq.w	8006b44 <_dtoa_r+0xb34>
 80060a6:	f10a 0303 	add.w	r3, sl, #3
 80060aa:	f000 bd49 	b.w	8006b40 <_dtoa_r+0xb30>
 80060ae:	ed9d 7b02 	vldr	d7, [sp, #8]
 80060b2:	2200      	movs	r2, #0
 80060b4:	ec51 0b17 	vmov	r0, r1, d7
 80060b8:	2300      	movs	r3, #0
 80060ba:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80060be:	f7fa fd23 	bl	8000b08 <__aeabi_dcmpeq>
 80060c2:	4680      	mov	r8, r0
 80060c4:	b158      	cbz	r0, 80060de <_dtoa_r+0xce>
 80060c6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80060c8:	2301      	movs	r3, #1
 80060ca:	6013      	str	r3, [r2, #0]
 80060cc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80060ce:	b113      	cbz	r3, 80060d6 <_dtoa_r+0xc6>
 80060d0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80060d2:	4b84      	ldr	r3, [pc, #528]	@ (80062e4 <_dtoa_r+0x2d4>)
 80060d4:	6013      	str	r3, [r2, #0]
 80060d6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80062f8 <_dtoa_r+0x2e8>
 80060da:	f000 bd33 	b.w	8006b44 <_dtoa_r+0xb34>
 80060de:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80060e2:	aa16      	add	r2, sp, #88	@ 0x58
 80060e4:	a917      	add	r1, sp, #92	@ 0x5c
 80060e6:	4658      	mov	r0, fp
 80060e8:	f001 f980 	bl	80073ec <__d2b>
 80060ec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80060f0:	4681      	mov	r9, r0
 80060f2:	2e00      	cmp	r6, #0
 80060f4:	d077      	beq.n	80061e6 <_dtoa_r+0x1d6>
 80060f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80060f8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80060fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006100:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006104:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006108:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800610c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006110:	4619      	mov	r1, r3
 8006112:	2200      	movs	r2, #0
 8006114:	4b74      	ldr	r3, [pc, #464]	@ (80062e8 <_dtoa_r+0x2d8>)
 8006116:	f7fa f8d7 	bl	80002c8 <__aeabi_dsub>
 800611a:	a369      	add	r3, pc, #420	@ (adr r3, 80062c0 <_dtoa_r+0x2b0>)
 800611c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006120:	f7fa fa8a 	bl	8000638 <__aeabi_dmul>
 8006124:	a368      	add	r3, pc, #416	@ (adr r3, 80062c8 <_dtoa_r+0x2b8>)
 8006126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800612a:	f7fa f8cf 	bl	80002cc <__adddf3>
 800612e:	4604      	mov	r4, r0
 8006130:	4630      	mov	r0, r6
 8006132:	460d      	mov	r5, r1
 8006134:	f7fa fa16 	bl	8000564 <__aeabi_i2d>
 8006138:	a365      	add	r3, pc, #404	@ (adr r3, 80062d0 <_dtoa_r+0x2c0>)
 800613a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800613e:	f7fa fa7b 	bl	8000638 <__aeabi_dmul>
 8006142:	4602      	mov	r2, r0
 8006144:	460b      	mov	r3, r1
 8006146:	4620      	mov	r0, r4
 8006148:	4629      	mov	r1, r5
 800614a:	f7fa f8bf 	bl	80002cc <__adddf3>
 800614e:	4604      	mov	r4, r0
 8006150:	460d      	mov	r5, r1
 8006152:	f7fa fd21 	bl	8000b98 <__aeabi_d2iz>
 8006156:	2200      	movs	r2, #0
 8006158:	4607      	mov	r7, r0
 800615a:	2300      	movs	r3, #0
 800615c:	4620      	mov	r0, r4
 800615e:	4629      	mov	r1, r5
 8006160:	f7fa fcdc 	bl	8000b1c <__aeabi_dcmplt>
 8006164:	b140      	cbz	r0, 8006178 <_dtoa_r+0x168>
 8006166:	4638      	mov	r0, r7
 8006168:	f7fa f9fc 	bl	8000564 <__aeabi_i2d>
 800616c:	4622      	mov	r2, r4
 800616e:	462b      	mov	r3, r5
 8006170:	f7fa fcca 	bl	8000b08 <__aeabi_dcmpeq>
 8006174:	b900      	cbnz	r0, 8006178 <_dtoa_r+0x168>
 8006176:	3f01      	subs	r7, #1
 8006178:	2f16      	cmp	r7, #22
 800617a:	d851      	bhi.n	8006220 <_dtoa_r+0x210>
 800617c:	4b5b      	ldr	r3, [pc, #364]	@ (80062ec <_dtoa_r+0x2dc>)
 800617e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006186:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800618a:	f7fa fcc7 	bl	8000b1c <__aeabi_dcmplt>
 800618e:	2800      	cmp	r0, #0
 8006190:	d048      	beq.n	8006224 <_dtoa_r+0x214>
 8006192:	3f01      	subs	r7, #1
 8006194:	2300      	movs	r3, #0
 8006196:	9312      	str	r3, [sp, #72]	@ 0x48
 8006198:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800619a:	1b9b      	subs	r3, r3, r6
 800619c:	1e5a      	subs	r2, r3, #1
 800619e:	bf44      	itt	mi
 80061a0:	f1c3 0801 	rsbmi	r8, r3, #1
 80061a4:	2300      	movmi	r3, #0
 80061a6:	9208      	str	r2, [sp, #32]
 80061a8:	bf54      	ite	pl
 80061aa:	f04f 0800 	movpl.w	r8, #0
 80061ae:	9308      	strmi	r3, [sp, #32]
 80061b0:	2f00      	cmp	r7, #0
 80061b2:	db39      	blt.n	8006228 <_dtoa_r+0x218>
 80061b4:	9b08      	ldr	r3, [sp, #32]
 80061b6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80061b8:	443b      	add	r3, r7
 80061ba:	9308      	str	r3, [sp, #32]
 80061bc:	2300      	movs	r3, #0
 80061be:	930a      	str	r3, [sp, #40]	@ 0x28
 80061c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061c2:	2b09      	cmp	r3, #9
 80061c4:	d864      	bhi.n	8006290 <_dtoa_r+0x280>
 80061c6:	2b05      	cmp	r3, #5
 80061c8:	bfc4      	itt	gt
 80061ca:	3b04      	subgt	r3, #4
 80061cc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80061ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061d0:	f1a3 0302 	sub.w	r3, r3, #2
 80061d4:	bfcc      	ite	gt
 80061d6:	2400      	movgt	r4, #0
 80061d8:	2401      	movle	r4, #1
 80061da:	2b03      	cmp	r3, #3
 80061dc:	d863      	bhi.n	80062a6 <_dtoa_r+0x296>
 80061de:	e8df f003 	tbb	[pc, r3]
 80061e2:	372a      	.short	0x372a
 80061e4:	5535      	.short	0x5535
 80061e6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80061ea:	441e      	add	r6, r3
 80061ec:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80061f0:	2b20      	cmp	r3, #32
 80061f2:	bfc1      	itttt	gt
 80061f4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80061f8:	409f      	lslgt	r7, r3
 80061fa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80061fe:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006202:	bfd6      	itet	le
 8006204:	f1c3 0320 	rsble	r3, r3, #32
 8006208:	ea47 0003 	orrgt.w	r0, r7, r3
 800620c:	fa04 f003 	lslle.w	r0, r4, r3
 8006210:	f7fa f998 	bl	8000544 <__aeabi_ui2d>
 8006214:	2201      	movs	r2, #1
 8006216:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800621a:	3e01      	subs	r6, #1
 800621c:	9214      	str	r2, [sp, #80]	@ 0x50
 800621e:	e777      	b.n	8006110 <_dtoa_r+0x100>
 8006220:	2301      	movs	r3, #1
 8006222:	e7b8      	b.n	8006196 <_dtoa_r+0x186>
 8006224:	9012      	str	r0, [sp, #72]	@ 0x48
 8006226:	e7b7      	b.n	8006198 <_dtoa_r+0x188>
 8006228:	427b      	negs	r3, r7
 800622a:	930a      	str	r3, [sp, #40]	@ 0x28
 800622c:	2300      	movs	r3, #0
 800622e:	eba8 0807 	sub.w	r8, r8, r7
 8006232:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006234:	e7c4      	b.n	80061c0 <_dtoa_r+0x1b0>
 8006236:	2300      	movs	r3, #0
 8006238:	930b      	str	r3, [sp, #44]	@ 0x2c
 800623a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800623c:	2b00      	cmp	r3, #0
 800623e:	dc35      	bgt.n	80062ac <_dtoa_r+0x29c>
 8006240:	2301      	movs	r3, #1
 8006242:	9300      	str	r3, [sp, #0]
 8006244:	9307      	str	r3, [sp, #28]
 8006246:	461a      	mov	r2, r3
 8006248:	920e      	str	r2, [sp, #56]	@ 0x38
 800624a:	e00b      	b.n	8006264 <_dtoa_r+0x254>
 800624c:	2301      	movs	r3, #1
 800624e:	e7f3      	b.n	8006238 <_dtoa_r+0x228>
 8006250:	2300      	movs	r3, #0
 8006252:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006254:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006256:	18fb      	adds	r3, r7, r3
 8006258:	9300      	str	r3, [sp, #0]
 800625a:	3301      	adds	r3, #1
 800625c:	2b01      	cmp	r3, #1
 800625e:	9307      	str	r3, [sp, #28]
 8006260:	bfb8      	it	lt
 8006262:	2301      	movlt	r3, #1
 8006264:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006268:	2100      	movs	r1, #0
 800626a:	2204      	movs	r2, #4
 800626c:	f102 0514 	add.w	r5, r2, #20
 8006270:	429d      	cmp	r5, r3
 8006272:	d91f      	bls.n	80062b4 <_dtoa_r+0x2a4>
 8006274:	6041      	str	r1, [r0, #4]
 8006276:	4658      	mov	r0, fp
 8006278:	f000 fd8e 	bl	8006d98 <_Balloc>
 800627c:	4682      	mov	sl, r0
 800627e:	2800      	cmp	r0, #0
 8006280:	d13c      	bne.n	80062fc <_dtoa_r+0x2ec>
 8006282:	4b1b      	ldr	r3, [pc, #108]	@ (80062f0 <_dtoa_r+0x2e0>)
 8006284:	4602      	mov	r2, r0
 8006286:	f240 11af 	movw	r1, #431	@ 0x1af
 800628a:	e6d8      	b.n	800603e <_dtoa_r+0x2e>
 800628c:	2301      	movs	r3, #1
 800628e:	e7e0      	b.n	8006252 <_dtoa_r+0x242>
 8006290:	2401      	movs	r4, #1
 8006292:	2300      	movs	r3, #0
 8006294:	9309      	str	r3, [sp, #36]	@ 0x24
 8006296:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006298:	f04f 33ff 	mov.w	r3, #4294967295
 800629c:	9300      	str	r3, [sp, #0]
 800629e:	9307      	str	r3, [sp, #28]
 80062a0:	2200      	movs	r2, #0
 80062a2:	2312      	movs	r3, #18
 80062a4:	e7d0      	b.n	8006248 <_dtoa_r+0x238>
 80062a6:	2301      	movs	r3, #1
 80062a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80062aa:	e7f5      	b.n	8006298 <_dtoa_r+0x288>
 80062ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80062ae:	9300      	str	r3, [sp, #0]
 80062b0:	9307      	str	r3, [sp, #28]
 80062b2:	e7d7      	b.n	8006264 <_dtoa_r+0x254>
 80062b4:	3101      	adds	r1, #1
 80062b6:	0052      	lsls	r2, r2, #1
 80062b8:	e7d8      	b.n	800626c <_dtoa_r+0x25c>
 80062ba:	bf00      	nop
 80062bc:	f3af 8000 	nop.w
 80062c0:	636f4361 	.word	0x636f4361
 80062c4:	3fd287a7 	.word	0x3fd287a7
 80062c8:	8b60c8b3 	.word	0x8b60c8b3
 80062cc:	3fc68a28 	.word	0x3fc68a28
 80062d0:	509f79fb 	.word	0x509f79fb
 80062d4:	3fd34413 	.word	0x3fd34413
 80062d8:	08009ca7 	.word	0x08009ca7
 80062dc:	08009cbe 	.word	0x08009cbe
 80062e0:	7ff00000 	.word	0x7ff00000
 80062e4:	08009ea8 	.word	0x08009ea8
 80062e8:	3ff80000 	.word	0x3ff80000
 80062ec:	08009db8 	.word	0x08009db8
 80062f0:	08009d16 	.word	0x08009d16
 80062f4:	08009ca3 	.word	0x08009ca3
 80062f8:	08009ea7 	.word	0x08009ea7
 80062fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006300:	6018      	str	r0, [r3, #0]
 8006302:	9b07      	ldr	r3, [sp, #28]
 8006304:	2b0e      	cmp	r3, #14
 8006306:	f200 80a4 	bhi.w	8006452 <_dtoa_r+0x442>
 800630a:	2c00      	cmp	r4, #0
 800630c:	f000 80a1 	beq.w	8006452 <_dtoa_r+0x442>
 8006310:	2f00      	cmp	r7, #0
 8006312:	dd33      	ble.n	800637c <_dtoa_r+0x36c>
 8006314:	4bad      	ldr	r3, [pc, #692]	@ (80065cc <_dtoa_r+0x5bc>)
 8006316:	f007 020f 	and.w	r2, r7, #15
 800631a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800631e:	ed93 7b00 	vldr	d7, [r3]
 8006322:	05f8      	lsls	r0, r7, #23
 8006324:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006328:	ea4f 1427 	mov.w	r4, r7, asr #4
 800632c:	d516      	bpl.n	800635c <_dtoa_r+0x34c>
 800632e:	4ba8      	ldr	r3, [pc, #672]	@ (80065d0 <_dtoa_r+0x5c0>)
 8006330:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006334:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006338:	f7fa faa8 	bl	800088c <__aeabi_ddiv>
 800633c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006340:	f004 040f 	and.w	r4, r4, #15
 8006344:	2603      	movs	r6, #3
 8006346:	4da2      	ldr	r5, [pc, #648]	@ (80065d0 <_dtoa_r+0x5c0>)
 8006348:	b954      	cbnz	r4, 8006360 <_dtoa_r+0x350>
 800634a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800634e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006352:	f7fa fa9b 	bl	800088c <__aeabi_ddiv>
 8006356:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800635a:	e028      	b.n	80063ae <_dtoa_r+0x39e>
 800635c:	2602      	movs	r6, #2
 800635e:	e7f2      	b.n	8006346 <_dtoa_r+0x336>
 8006360:	07e1      	lsls	r1, r4, #31
 8006362:	d508      	bpl.n	8006376 <_dtoa_r+0x366>
 8006364:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006368:	e9d5 2300 	ldrd	r2, r3, [r5]
 800636c:	f7fa f964 	bl	8000638 <__aeabi_dmul>
 8006370:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006374:	3601      	adds	r6, #1
 8006376:	1064      	asrs	r4, r4, #1
 8006378:	3508      	adds	r5, #8
 800637a:	e7e5      	b.n	8006348 <_dtoa_r+0x338>
 800637c:	f000 80d2 	beq.w	8006524 <_dtoa_r+0x514>
 8006380:	427c      	negs	r4, r7
 8006382:	4b92      	ldr	r3, [pc, #584]	@ (80065cc <_dtoa_r+0x5bc>)
 8006384:	4d92      	ldr	r5, [pc, #584]	@ (80065d0 <_dtoa_r+0x5c0>)
 8006386:	f004 020f 	and.w	r2, r4, #15
 800638a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800638e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006392:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006396:	f7fa f94f 	bl	8000638 <__aeabi_dmul>
 800639a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800639e:	1124      	asrs	r4, r4, #4
 80063a0:	2300      	movs	r3, #0
 80063a2:	2602      	movs	r6, #2
 80063a4:	2c00      	cmp	r4, #0
 80063a6:	f040 80b2 	bne.w	800650e <_dtoa_r+0x4fe>
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d1d3      	bne.n	8006356 <_dtoa_r+0x346>
 80063ae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80063b0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	f000 80b7 	beq.w	8006528 <_dtoa_r+0x518>
 80063ba:	4b86      	ldr	r3, [pc, #536]	@ (80065d4 <_dtoa_r+0x5c4>)
 80063bc:	2200      	movs	r2, #0
 80063be:	4620      	mov	r0, r4
 80063c0:	4629      	mov	r1, r5
 80063c2:	f7fa fbab 	bl	8000b1c <__aeabi_dcmplt>
 80063c6:	2800      	cmp	r0, #0
 80063c8:	f000 80ae 	beq.w	8006528 <_dtoa_r+0x518>
 80063cc:	9b07      	ldr	r3, [sp, #28]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	f000 80aa 	beq.w	8006528 <_dtoa_r+0x518>
 80063d4:	9b00      	ldr	r3, [sp, #0]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	dd37      	ble.n	800644a <_dtoa_r+0x43a>
 80063da:	1e7b      	subs	r3, r7, #1
 80063dc:	9304      	str	r3, [sp, #16]
 80063de:	4620      	mov	r0, r4
 80063e0:	4b7d      	ldr	r3, [pc, #500]	@ (80065d8 <_dtoa_r+0x5c8>)
 80063e2:	2200      	movs	r2, #0
 80063e4:	4629      	mov	r1, r5
 80063e6:	f7fa f927 	bl	8000638 <__aeabi_dmul>
 80063ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063ee:	9c00      	ldr	r4, [sp, #0]
 80063f0:	3601      	adds	r6, #1
 80063f2:	4630      	mov	r0, r6
 80063f4:	f7fa f8b6 	bl	8000564 <__aeabi_i2d>
 80063f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80063fc:	f7fa f91c 	bl	8000638 <__aeabi_dmul>
 8006400:	4b76      	ldr	r3, [pc, #472]	@ (80065dc <_dtoa_r+0x5cc>)
 8006402:	2200      	movs	r2, #0
 8006404:	f7f9 ff62 	bl	80002cc <__adddf3>
 8006408:	4605      	mov	r5, r0
 800640a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800640e:	2c00      	cmp	r4, #0
 8006410:	f040 808d 	bne.w	800652e <_dtoa_r+0x51e>
 8006414:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006418:	4b71      	ldr	r3, [pc, #452]	@ (80065e0 <_dtoa_r+0x5d0>)
 800641a:	2200      	movs	r2, #0
 800641c:	f7f9 ff54 	bl	80002c8 <__aeabi_dsub>
 8006420:	4602      	mov	r2, r0
 8006422:	460b      	mov	r3, r1
 8006424:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006428:	462a      	mov	r2, r5
 800642a:	4633      	mov	r3, r6
 800642c:	f7fa fb94 	bl	8000b58 <__aeabi_dcmpgt>
 8006430:	2800      	cmp	r0, #0
 8006432:	f040 828b 	bne.w	800694c <_dtoa_r+0x93c>
 8006436:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800643a:	462a      	mov	r2, r5
 800643c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006440:	f7fa fb6c 	bl	8000b1c <__aeabi_dcmplt>
 8006444:	2800      	cmp	r0, #0
 8006446:	f040 8128 	bne.w	800669a <_dtoa_r+0x68a>
 800644a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800644e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006452:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006454:	2b00      	cmp	r3, #0
 8006456:	f2c0 815a 	blt.w	800670e <_dtoa_r+0x6fe>
 800645a:	2f0e      	cmp	r7, #14
 800645c:	f300 8157 	bgt.w	800670e <_dtoa_r+0x6fe>
 8006460:	4b5a      	ldr	r3, [pc, #360]	@ (80065cc <_dtoa_r+0x5bc>)
 8006462:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006466:	ed93 7b00 	vldr	d7, [r3]
 800646a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800646c:	2b00      	cmp	r3, #0
 800646e:	ed8d 7b00 	vstr	d7, [sp]
 8006472:	da03      	bge.n	800647c <_dtoa_r+0x46c>
 8006474:	9b07      	ldr	r3, [sp, #28]
 8006476:	2b00      	cmp	r3, #0
 8006478:	f340 8101 	ble.w	800667e <_dtoa_r+0x66e>
 800647c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006480:	4656      	mov	r6, sl
 8006482:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006486:	4620      	mov	r0, r4
 8006488:	4629      	mov	r1, r5
 800648a:	f7fa f9ff 	bl	800088c <__aeabi_ddiv>
 800648e:	f7fa fb83 	bl	8000b98 <__aeabi_d2iz>
 8006492:	4680      	mov	r8, r0
 8006494:	f7fa f866 	bl	8000564 <__aeabi_i2d>
 8006498:	e9dd 2300 	ldrd	r2, r3, [sp]
 800649c:	f7fa f8cc 	bl	8000638 <__aeabi_dmul>
 80064a0:	4602      	mov	r2, r0
 80064a2:	460b      	mov	r3, r1
 80064a4:	4620      	mov	r0, r4
 80064a6:	4629      	mov	r1, r5
 80064a8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80064ac:	f7f9 ff0c 	bl	80002c8 <__aeabi_dsub>
 80064b0:	f806 4b01 	strb.w	r4, [r6], #1
 80064b4:	9d07      	ldr	r5, [sp, #28]
 80064b6:	eba6 040a 	sub.w	r4, r6, sl
 80064ba:	42a5      	cmp	r5, r4
 80064bc:	4602      	mov	r2, r0
 80064be:	460b      	mov	r3, r1
 80064c0:	f040 8117 	bne.w	80066f2 <_dtoa_r+0x6e2>
 80064c4:	f7f9 ff02 	bl	80002cc <__adddf3>
 80064c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80064cc:	4604      	mov	r4, r0
 80064ce:	460d      	mov	r5, r1
 80064d0:	f7fa fb42 	bl	8000b58 <__aeabi_dcmpgt>
 80064d4:	2800      	cmp	r0, #0
 80064d6:	f040 80f9 	bne.w	80066cc <_dtoa_r+0x6bc>
 80064da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80064de:	4620      	mov	r0, r4
 80064e0:	4629      	mov	r1, r5
 80064e2:	f7fa fb11 	bl	8000b08 <__aeabi_dcmpeq>
 80064e6:	b118      	cbz	r0, 80064f0 <_dtoa_r+0x4e0>
 80064e8:	f018 0f01 	tst.w	r8, #1
 80064ec:	f040 80ee 	bne.w	80066cc <_dtoa_r+0x6bc>
 80064f0:	4649      	mov	r1, r9
 80064f2:	4658      	mov	r0, fp
 80064f4:	f000 fc90 	bl	8006e18 <_Bfree>
 80064f8:	2300      	movs	r3, #0
 80064fa:	7033      	strb	r3, [r6, #0]
 80064fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80064fe:	3701      	adds	r7, #1
 8006500:	601f      	str	r7, [r3, #0]
 8006502:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006504:	2b00      	cmp	r3, #0
 8006506:	f000 831d 	beq.w	8006b44 <_dtoa_r+0xb34>
 800650a:	601e      	str	r6, [r3, #0]
 800650c:	e31a      	b.n	8006b44 <_dtoa_r+0xb34>
 800650e:	07e2      	lsls	r2, r4, #31
 8006510:	d505      	bpl.n	800651e <_dtoa_r+0x50e>
 8006512:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006516:	f7fa f88f 	bl	8000638 <__aeabi_dmul>
 800651a:	3601      	adds	r6, #1
 800651c:	2301      	movs	r3, #1
 800651e:	1064      	asrs	r4, r4, #1
 8006520:	3508      	adds	r5, #8
 8006522:	e73f      	b.n	80063a4 <_dtoa_r+0x394>
 8006524:	2602      	movs	r6, #2
 8006526:	e742      	b.n	80063ae <_dtoa_r+0x39e>
 8006528:	9c07      	ldr	r4, [sp, #28]
 800652a:	9704      	str	r7, [sp, #16]
 800652c:	e761      	b.n	80063f2 <_dtoa_r+0x3e2>
 800652e:	4b27      	ldr	r3, [pc, #156]	@ (80065cc <_dtoa_r+0x5bc>)
 8006530:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006532:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006536:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800653a:	4454      	add	r4, sl
 800653c:	2900      	cmp	r1, #0
 800653e:	d053      	beq.n	80065e8 <_dtoa_r+0x5d8>
 8006540:	4928      	ldr	r1, [pc, #160]	@ (80065e4 <_dtoa_r+0x5d4>)
 8006542:	2000      	movs	r0, #0
 8006544:	f7fa f9a2 	bl	800088c <__aeabi_ddiv>
 8006548:	4633      	mov	r3, r6
 800654a:	462a      	mov	r2, r5
 800654c:	f7f9 febc 	bl	80002c8 <__aeabi_dsub>
 8006550:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006554:	4656      	mov	r6, sl
 8006556:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800655a:	f7fa fb1d 	bl	8000b98 <__aeabi_d2iz>
 800655e:	4605      	mov	r5, r0
 8006560:	f7fa f800 	bl	8000564 <__aeabi_i2d>
 8006564:	4602      	mov	r2, r0
 8006566:	460b      	mov	r3, r1
 8006568:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800656c:	f7f9 feac 	bl	80002c8 <__aeabi_dsub>
 8006570:	3530      	adds	r5, #48	@ 0x30
 8006572:	4602      	mov	r2, r0
 8006574:	460b      	mov	r3, r1
 8006576:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800657a:	f806 5b01 	strb.w	r5, [r6], #1
 800657e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006582:	f7fa facb 	bl	8000b1c <__aeabi_dcmplt>
 8006586:	2800      	cmp	r0, #0
 8006588:	d171      	bne.n	800666e <_dtoa_r+0x65e>
 800658a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800658e:	4911      	ldr	r1, [pc, #68]	@ (80065d4 <_dtoa_r+0x5c4>)
 8006590:	2000      	movs	r0, #0
 8006592:	f7f9 fe99 	bl	80002c8 <__aeabi_dsub>
 8006596:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800659a:	f7fa fabf 	bl	8000b1c <__aeabi_dcmplt>
 800659e:	2800      	cmp	r0, #0
 80065a0:	f040 8095 	bne.w	80066ce <_dtoa_r+0x6be>
 80065a4:	42a6      	cmp	r6, r4
 80065a6:	f43f af50 	beq.w	800644a <_dtoa_r+0x43a>
 80065aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80065ae:	4b0a      	ldr	r3, [pc, #40]	@ (80065d8 <_dtoa_r+0x5c8>)
 80065b0:	2200      	movs	r2, #0
 80065b2:	f7fa f841 	bl	8000638 <__aeabi_dmul>
 80065b6:	4b08      	ldr	r3, [pc, #32]	@ (80065d8 <_dtoa_r+0x5c8>)
 80065b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80065bc:	2200      	movs	r2, #0
 80065be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065c2:	f7fa f839 	bl	8000638 <__aeabi_dmul>
 80065c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065ca:	e7c4      	b.n	8006556 <_dtoa_r+0x546>
 80065cc:	08009db8 	.word	0x08009db8
 80065d0:	08009d90 	.word	0x08009d90
 80065d4:	3ff00000 	.word	0x3ff00000
 80065d8:	40240000 	.word	0x40240000
 80065dc:	401c0000 	.word	0x401c0000
 80065e0:	40140000 	.word	0x40140000
 80065e4:	3fe00000 	.word	0x3fe00000
 80065e8:	4631      	mov	r1, r6
 80065ea:	4628      	mov	r0, r5
 80065ec:	f7fa f824 	bl	8000638 <__aeabi_dmul>
 80065f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80065f4:	9415      	str	r4, [sp, #84]	@ 0x54
 80065f6:	4656      	mov	r6, sl
 80065f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065fc:	f7fa facc 	bl	8000b98 <__aeabi_d2iz>
 8006600:	4605      	mov	r5, r0
 8006602:	f7f9 ffaf 	bl	8000564 <__aeabi_i2d>
 8006606:	4602      	mov	r2, r0
 8006608:	460b      	mov	r3, r1
 800660a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800660e:	f7f9 fe5b 	bl	80002c8 <__aeabi_dsub>
 8006612:	3530      	adds	r5, #48	@ 0x30
 8006614:	f806 5b01 	strb.w	r5, [r6], #1
 8006618:	4602      	mov	r2, r0
 800661a:	460b      	mov	r3, r1
 800661c:	42a6      	cmp	r6, r4
 800661e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006622:	f04f 0200 	mov.w	r2, #0
 8006626:	d124      	bne.n	8006672 <_dtoa_r+0x662>
 8006628:	4bac      	ldr	r3, [pc, #688]	@ (80068dc <_dtoa_r+0x8cc>)
 800662a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800662e:	f7f9 fe4d 	bl	80002cc <__adddf3>
 8006632:	4602      	mov	r2, r0
 8006634:	460b      	mov	r3, r1
 8006636:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800663a:	f7fa fa8d 	bl	8000b58 <__aeabi_dcmpgt>
 800663e:	2800      	cmp	r0, #0
 8006640:	d145      	bne.n	80066ce <_dtoa_r+0x6be>
 8006642:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006646:	49a5      	ldr	r1, [pc, #660]	@ (80068dc <_dtoa_r+0x8cc>)
 8006648:	2000      	movs	r0, #0
 800664a:	f7f9 fe3d 	bl	80002c8 <__aeabi_dsub>
 800664e:	4602      	mov	r2, r0
 8006650:	460b      	mov	r3, r1
 8006652:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006656:	f7fa fa61 	bl	8000b1c <__aeabi_dcmplt>
 800665a:	2800      	cmp	r0, #0
 800665c:	f43f aef5 	beq.w	800644a <_dtoa_r+0x43a>
 8006660:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006662:	1e73      	subs	r3, r6, #1
 8006664:	9315      	str	r3, [sp, #84]	@ 0x54
 8006666:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800666a:	2b30      	cmp	r3, #48	@ 0x30
 800666c:	d0f8      	beq.n	8006660 <_dtoa_r+0x650>
 800666e:	9f04      	ldr	r7, [sp, #16]
 8006670:	e73e      	b.n	80064f0 <_dtoa_r+0x4e0>
 8006672:	4b9b      	ldr	r3, [pc, #620]	@ (80068e0 <_dtoa_r+0x8d0>)
 8006674:	f7f9 ffe0 	bl	8000638 <__aeabi_dmul>
 8006678:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800667c:	e7bc      	b.n	80065f8 <_dtoa_r+0x5e8>
 800667e:	d10c      	bne.n	800669a <_dtoa_r+0x68a>
 8006680:	4b98      	ldr	r3, [pc, #608]	@ (80068e4 <_dtoa_r+0x8d4>)
 8006682:	2200      	movs	r2, #0
 8006684:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006688:	f7f9 ffd6 	bl	8000638 <__aeabi_dmul>
 800668c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006690:	f7fa fa58 	bl	8000b44 <__aeabi_dcmpge>
 8006694:	2800      	cmp	r0, #0
 8006696:	f000 8157 	beq.w	8006948 <_dtoa_r+0x938>
 800669a:	2400      	movs	r4, #0
 800669c:	4625      	mov	r5, r4
 800669e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80066a0:	43db      	mvns	r3, r3
 80066a2:	9304      	str	r3, [sp, #16]
 80066a4:	4656      	mov	r6, sl
 80066a6:	2700      	movs	r7, #0
 80066a8:	4621      	mov	r1, r4
 80066aa:	4658      	mov	r0, fp
 80066ac:	f000 fbb4 	bl	8006e18 <_Bfree>
 80066b0:	2d00      	cmp	r5, #0
 80066b2:	d0dc      	beq.n	800666e <_dtoa_r+0x65e>
 80066b4:	b12f      	cbz	r7, 80066c2 <_dtoa_r+0x6b2>
 80066b6:	42af      	cmp	r7, r5
 80066b8:	d003      	beq.n	80066c2 <_dtoa_r+0x6b2>
 80066ba:	4639      	mov	r1, r7
 80066bc:	4658      	mov	r0, fp
 80066be:	f000 fbab 	bl	8006e18 <_Bfree>
 80066c2:	4629      	mov	r1, r5
 80066c4:	4658      	mov	r0, fp
 80066c6:	f000 fba7 	bl	8006e18 <_Bfree>
 80066ca:	e7d0      	b.n	800666e <_dtoa_r+0x65e>
 80066cc:	9704      	str	r7, [sp, #16]
 80066ce:	4633      	mov	r3, r6
 80066d0:	461e      	mov	r6, r3
 80066d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80066d6:	2a39      	cmp	r2, #57	@ 0x39
 80066d8:	d107      	bne.n	80066ea <_dtoa_r+0x6da>
 80066da:	459a      	cmp	sl, r3
 80066dc:	d1f8      	bne.n	80066d0 <_dtoa_r+0x6c0>
 80066de:	9a04      	ldr	r2, [sp, #16]
 80066e0:	3201      	adds	r2, #1
 80066e2:	9204      	str	r2, [sp, #16]
 80066e4:	2230      	movs	r2, #48	@ 0x30
 80066e6:	f88a 2000 	strb.w	r2, [sl]
 80066ea:	781a      	ldrb	r2, [r3, #0]
 80066ec:	3201      	adds	r2, #1
 80066ee:	701a      	strb	r2, [r3, #0]
 80066f0:	e7bd      	b.n	800666e <_dtoa_r+0x65e>
 80066f2:	4b7b      	ldr	r3, [pc, #492]	@ (80068e0 <_dtoa_r+0x8d0>)
 80066f4:	2200      	movs	r2, #0
 80066f6:	f7f9 ff9f 	bl	8000638 <__aeabi_dmul>
 80066fa:	2200      	movs	r2, #0
 80066fc:	2300      	movs	r3, #0
 80066fe:	4604      	mov	r4, r0
 8006700:	460d      	mov	r5, r1
 8006702:	f7fa fa01 	bl	8000b08 <__aeabi_dcmpeq>
 8006706:	2800      	cmp	r0, #0
 8006708:	f43f aebb 	beq.w	8006482 <_dtoa_r+0x472>
 800670c:	e6f0      	b.n	80064f0 <_dtoa_r+0x4e0>
 800670e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006710:	2a00      	cmp	r2, #0
 8006712:	f000 80db 	beq.w	80068cc <_dtoa_r+0x8bc>
 8006716:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006718:	2a01      	cmp	r2, #1
 800671a:	f300 80bf 	bgt.w	800689c <_dtoa_r+0x88c>
 800671e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006720:	2a00      	cmp	r2, #0
 8006722:	f000 80b7 	beq.w	8006894 <_dtoa_r+0x884>
 8006726:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800672a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800672c:	4646      	mov	r6, r8
 800672e:	9a08      	ldr	r2, [sp, #32]
 8006730:	2101      	movs	r1, #1
 8006732:	441a      	add	r2, r3
 8006734:	4658      	mov	r0, fp
 8006736:	4498      	add	r8, r3
 8006738:	9208      	str	r2, [sp, #32]
 800673a:	f000 fc21 	bl	8006f80 <__i2b>
 800673e:	4605      	mov	r5, r0
 8006740:	b15e      	cbz	r6, 800675a <_dtoa_r+0x74a>
 8006742:	9b08      	ldr	r3, [sp, #32]
 8006744:	2b00      	cmp	r3, #0
 8006746:	dd08      	ble.n	800675a <_dtoa_r+0x74a>
 8006748:	42b3      	cmp	r3, r6
 800674a:	9a08      	ldr	r2, [sp, #32]
 800674c:	bfa8      	it	ge
 800674e:	4633      	movge	r3, r6
 8006750:	eba8 0803 	sub.w	r8, r8, r3
 8006754:	1af6      	subs	r6, r6, r3
 8006756:	1ad3      	subs	r3, r2, r3
 8006758:	9308      	str	r3, [sp, #32]
 800675a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800675c:	b1f3      	cbz	r3, 800679c <_dtoa_r+0x78c>
 800675e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006760:	2b00      	cmp	r3, #0
 8006762:	f000 80b7 	beq.w	80068d4 <_dtoa_r+0x8c4>
 8006766:	b18c      	cbz	r4, 800678c <_dtoa_r+0x77c>
 8006768:	4629      	mov	r1, r5
 800676a:	4622      	mov	r2, r4
 800676c:	4658      	mov	r0, fp
 800676e:	f000 fcc7 	bl	8007100 <__pow5mult>
 8006772:	464a      	mov	r2, r9
 8006774:	4601      	mov	r1, r0
 8006776:	4605      	mov	r5, r0
 8006778:	4658      	mov	r0, fp
 800677a:	f000 fc17 	bl	8006fac <__multiply>
 800677e:	4649      	mov	r1, r9
 8006780:	9004      	str	r0, [sp, #16]
 8006782:	4658      	mov	r0, fp
 8006784:	f000 fb48 	bl	8006e18 <_Bfree>
 8006788:	9b04      	ldr	r3, [sp, #16]
 800678a:	4699      	mov	r9, r3
 800678c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800678e:	1b1a      	subs	r2, r3, r4
 8006790:	d004      	beq.n	800679c <_dtoa_r+0x78c>
 8006792:	4649      	mov	r1, r9
 8006794:	4658      	mov	r0, fp
 8006796:	f000 fcb3 	bl	8007100 <__pow5mult>
 800679a:	4681      	mov	r9, r0
 800679c:	2101      	movs	r1, #1
 800679e:	4658      	mov	r0, fp
 80067a0:	f000 fbee 	bl	8006f80 <__i2b>
 80067a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80067a6:	4604      	mov	r4, r0
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	f000 81cf 	beq.w	8006b4c <_dtoa_r+0xb3c>
 80067ae:	461a      	mov	r2, r3
 80067b0:	4601      	mov	r1, r0
 80067b2:	4658      	mov	r0, fp
 80067b4:	f000 fca4 	bl	8007100 <__pow5mult>
 80067b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067ba:	2b01      	cmp	r3, #1
 80067bc:	4604      	mov	r4, r0
 80067be:	f300 8095 	bgt.w	80068ec <_dtoa_r+0x8dc>
 80067c2:	9b02      	ldr	r3, [sp, #8]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	f040 8087 	bne.w	80068d8 <_dtoa_r+0x8c8>
 80067ca:	9b03      	ldr	r3, [sp, #12]
 80067cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	f040 8089 	bne.w	80068e8 <_dtoa_r+0x8d8>
 80067d6:	9b03      	ldr	r3, [sp, #12]
 80067d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80067dc:	0d1b      	lsrs	r3, r3, #20
 80067de:	051b      	lsls	r3, r3, #20
 80067e0:	b12b      	cbz	r3, 80067ee <_dtoa_r+0x7de>
 80067e2:	9b08      	ldr	r3, [sp, #32]
 80067e4:	3301      	adds	r3, #1
 80067e6:	9308      	str	r3, [sp, #32]
 80067e8:	f108 0801 	add.w	r8, r8, #1
 80067ec:	2301      	movs	r3, #1
 80067ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80067f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	f000 81b0 	beq.w	8006b58 <_dtoa_r+0xb48>
 80067f8:	6923      	ldr	r3, [r4, #16]
 80067fa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80067fe:	6918      	ldr	r0, [r3, #16]
 8006800:	f000 fb72 	bl	8006ee8 <__hi0bits>
 8006804:	f1c0 0020 	rsb	r0, r0, #32
 8006808:	9b08      	ldr	r3, [sp, #32]
 800680a:	4418      	add	r0, r3
 800680c:	f010 001f 	ands.w	r0, r0, #31
 8006810:	d077      	beq.n	8006902 <_dtoa_r+0x8f2>
 8006812:	f1c0 0320 	rsb	r3, r0, #32
 8006816:	2b04      	cmp	r3, #4
 8006818:	dd6b      	ble.n	80068f2 <_dtoa_r+0x8e2>
 800681a:	9b08      	ldr	r3, [sp, #32]
 800681c:	f1c0 001c 	rsb	r0, r0, #28
 8006820:	4403      	add	r3, r0
 8006822:	4480      	add	r8, r0
 8006824:	4406      	add	r6, r0
 8006826:	9308      	str	r3, [sp, #32]
 8006828:	f1b8 0f00 	cmp.w	r8, #0
 800682c:	dd05      	ble.n	800683a <_dtoa_r+0x82a>
 800682e:	4649      	mov	r1, r9
 8006830:	4642      	mov	r2, r8
 8006832:	4658      	mov	r0, fp
 8006834:	f000 fcbe 	bl	80071b4 <__lshift>
 8006838:	4681      	mov	r9, r0
 800683a:	9b08      	ldr	r3, [sp, #32]
 800683c:	2b00      	cmp	r3, #0
 800683e:	dd05      	ble.n	800684c <_dtoa_r+0x83c>
 8006840:	4621      	mov	r1, r4
 8006842:	461a      	mov	r2, r3
 8006844:	4658      	mov	r0, fp
 8006846:	f000 fcb5 	bl	80071b4 <__lshift>
 800684a:	4604      	mov	r4, r0
 800684c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800684e:	2b00      	cmp	r3, #0
 8006850:	d059      	beq.n	8006906 <_dtoa_r+0x8f6>
 8006852:	4621      	mov	r1, r4
 8006854:	4648      	mov	r0, r9
 8006856:	f000 fd19 	bl	800728c <__mcmp>
 800685a:	2800      	cmp	r0, #0
 800685c:	da53      	bge.n	8006906 <_dtoa_r+0x8f6>
 800685e:	1e7b      	subs	r3, r7, #1
 8006860:	9304      	str	r3, [sp, #16]
 8006862:	4649      	mov	r1, r9
 8006864:	2300      	movs	r3, #0
 8006866:	220a      	movs	r2, #10
 8006868:	4658      	mov	r0, fp
 800686a:	f000 faf7 	bl	8006e5c <__multadd>
 800686e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006870:	4681      	mov	r9, r0
 8006872:	2b00      	cmp	r3, #0
 8006874:	f000 8172 	beq.w	8006b5c <_dtoa_r+0xb4c>
 8006878:	2300      	movs	r3, #0
 800687a:	4629      	mov	r1, r5
 800687c:	220a      	movs	r2, #10
 800687e:	4658      	mov	r0, fp
 8006880:	f000 faec 	bl	8006e5c <__multadd>
 8006884:	9b00      	ldr	r3, [sp, #0]
 8006886:	2b00      	cmp	r3, #0
 8006888:	4605      	mov	r5, r0
 800688a:	dc67      	bgt.n	800695c <_dtoa_r+0x94c>
 800688c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800688e:	2b02      	cmp	r3, #2
 8006890:	dc41      	bgt.n	8006916 <_dtoa_r+0x906>
 8006892:	e063      	b.n	800695c <_dtoa_r+0x94c>
 8006894:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006896:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800689a:	e746      	b.n	800672a <_dtoa_r+0x71a>
 800689c:	9b07      	ldr	r3, [sp, #28]
 800689e:	1e5c      	subs	r4, r3, #1
 80068a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068a2:	42a3      	cmp	r3, r4
 80068a4:	bfbf      	itttt	lt
 80068a6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80068a8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80068aa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80068ac:	1ae3      	sublt	r3, r4, r3
 80068ae:	bfb4      	ite	lt
 80068b0:	18d2      	addlt	r2, r2, r3
 80068b2:	1b1c      	subge	r4, r3, r4
 80068b4:	9b07      	ldr	r3, [sp, #28]
 80068b6:	bfbc      	itt	lt
 80068b8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80068ba:	2400      	movlt	r4, #0
 80068bc:	2b00      	cmp	r3, #0
 80068be:	bfb5      	itete	lt
 80068c0:	eba8 0603 	sublt.w	r6, r8, r3
 80068c4:	9b07      	ldrge	r3, [sp, #28]
 80068c6:	2300      	movlt	r3, #0
 80068c8:	4646      	movge	r6, r8
 80068ca:	e730      	b.n	800672e <_dtoa_r+0x71e>
 80068cc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80068ce:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80068d0:	4646      	mov	r6, r8
 80068d2:	e735      	b.n	8006740 <_dtoa_r+0x730>
 80068d4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80068d6:	e75c      	b.n	8006792 <_dtoa_r+0x782>
 80068d8:	2300      	movs	r3, #0
 80068da:	e788      	b.n	80067ee <_dtoa_r+0x7de>
 80068dc:	3fe00000 	.word	0x3fe00000
 80068e0:	40240000 	.word	0x40240000
 80068e4:	40140000 	.word	0x40140000
 80068e8:	9b02      	ldr	r3, [sp, #8]
 80068ea:	e780      	b.n	80067ee <_dtoa_r+0x7de>
 80068ec:	2300      	movs	r3, #0
 80068ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80068f0:	e782      	b.n	80067f8 <_dtoa_r+0x7e8>
 80068f2:	d099      	beq.n	8006828 <_dtoa_r+0x818>
 80068f4:	9a08      	ldr	r2, [sp, #32]
 80068f6:	331c      	adds	r3, #28
 80068f8:	441a      	add	r2, r3
 80068fa:	4498      	add	r8, r3
 80068fc:	441e      	add	r6, r3
 80068fe:	9208      	str	r2, [sp, #32]
 8006900:	e792      	b.n	8006828 <_dtoa_r+0x818>
 8006902:	4603      	mov	r3, r0
 8006904:	e7f6      	b.n	80068f4 <_dtoa_r+0x8e4>
 8006906:	9b07      	ldr	r3, [sp, #28]
 8006908:	9704      	str	r7, [sp, #16]
 800690a:	2b00      	cmp	r3, #0
 800690c:	dc20      	bgt.n	8006950 <_dtoa_r+0x940>
 800690e:	9300      	str	r3, [sp, #0]
 8006910:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006912:	2b02      	cmp	r3, #2
 8006914:	dd1e      	ble.n	8006954 <_dtoa_r+0x944>
 8006916:	9b00      	ldr	r3, [sp, #0]
 8006918:	2b00      	cmp	r3, #0
 800691a:	f47f aec0 	bne.w	800669e <_dtoa_r+0x68e>
 800691e:	4621      	mov	r1, r4
 8006920:	2205      	movs	r2, #5
 8006922:	4658      	mov	r0, fp
 8006924:	f000 fa9a 	bl	8006e5c <__multadd>
 8006928:	4601      	mov	r1, r0
 800692a:	4604      	mov	r4, r0
 800692c:	4648      	mov	r0, r9
 800692e:	f000 fcad 	bl	800728c <__mcmp>
 8006932:	2800      	cmp	r0, #0
 8006934:	f77f aeb3 	ble.w	800669e <_dtoa_r+0x68e>
 8006938:	4656      	mov	r6, sl
 800693a:	2331      	movs	r3, #49	@ 0x31
 800693c:	f806 3b01 	strb.w	r3, [r6], #1
 8006940:	9b04      	ldr	r3, [sp, #16]
 8006942:	3301      	adds	r3, #1
 8006944:	9304      	str	r3, [sp, #16]
 8006946:	e6ae      	b.n	80066a6 <_dtoa_r+0x696>
 8006948:	9c07      	ldr	r4, [sp, #28]
 800694a:	9704      	str	r7, [sp, #16]
 800694c:	4625      	mov	r5, r4
 800694e:	e7f3      	b.n	8006938 <_dtoa_r+0x928>
 8006950:	9b07      	ldr	r3, [sp, #28]
 8006952:	9300      	str	r3, [sp, #0]
 8006954:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006956:	2b00      	cmp	r3, #0
 8006958:	f000 8104 	beq.w	8006b64 <_dtoa_r+0xb54>
 800695c:	2e00      	cmp	r6, #0
 800695e:	dd05      	ble.n	800696c <_dtoa_r+0x95c>
 8006960:	4629      	mov	r1, r5
 8006962:	4632      	mov	r2, r6
 8006964:	4658      	mov	r0, fp
 8006966:	f000 fc25 	bl	80071b4 <__lshift>
 800696a:	4605      	mov	r5, r0
 800696c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800696e:	2b00      	cmp	r3, #0
 8006970:	d05a      	beq.n	8006a28 <_dtoa_r+0xa18>
 8006972:	6869      	ldr	r1, [r5, #4]
 8006974:	4658      	mov	r0, fp
 8006976:	f000 fa0f 	bl	8006d98 <_Balloc>
 800697a:	4606      	mov	r6, r0
 800697c:	b928      	cbnz	r0, 800698a <_dtoa_r+0x97a>
 800697e:	4b84      	ldr	r3, [pc, #528]	@ (8006b90 <_dtoa_r+0xb80>)
 8006980:	4602      	mov	r2, r0
 8006982:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006986:	f7ff bb5a 	b.w	800603e <_dtoa_r+0x2e>
 800698a:	692a      	ldr	r2, [r5, #16]
 800698c:	3202      	adds	r2, #2
 800698e:	0092      	lsls	r2, r2, #2
 8006990:	f105 010c 	add.w	r1, r5, #12
 8006994:	300c      	adds	r0, #12
 8006996:	f001 fd3d 	bl	8008414 <memcpy>
 800699a:	2201      	movs	r2, #1
 800699c:	4631      	mov	r1, r6
 800699e:	4658      	mov	r0, fp
 80069a0:	f000 fc08 	bl	80071b4 <__lshift>
 80069a4:	f10a 0301 	add.w	r3, sl, #1
 80069a8:	9307      	str	r3, [sp, #28]
 80069aa:	9b00      	ldr	r3, [sp, #0]
 80069ac:	4453      	add	r3, sl
 80069ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 80069b0:	9b02      	ldr	r3, [sp, #8]
 80069b2:	f003 0301 	and.w	r3, r3, #1
 80069b6:	462f      	mov	r7, r5
 80069b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80069ba:	4605      	mov	r5, r0
 80069bc:	9b07      	ldr	r3, [sp, #28]
 80069be:	4621      	mov	r1, r4
 80069c0:	3b01      	subs	r3, #1
 80069c2:	4648      	mov	r0, r9
 80069c4:	9300      	str	r3, [sp, #0]
 80069c6:	f7ff fa98 	bl	8005efa <quorem>
 80069ca:	4639      	mov	r1, r7
 80069cc:	9002      	str	r0, [sp, #8]
 80069ce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80069d2:	4648      	mov	r0, r9
 80069d4:	f000 fc5a 	bl	800728c <__mcmp>
 80069d8:	462a      	mov	r2, r5
 80069da:	9008      	str	r0, [sp, #32]
 80069dc:	4621      	mov	r1, r4
 80069de:	4658      	mov	r0, fp
 80069e0:	f000 fc70 	bl	80072c4 <__mdiff>
 80069e4:	68c2      	ldr	r2, [r0, #12]
 80069e6:	4606      	mov	r6, r0
 80069e8:	bb02      	cbnz	r2, 8006a2c <_dtoa_r+0xa1c>
 80069ea:	4601      	mov	r1, r0
 80069ec:	4648      	mov	r0, r9
 80069ee:	f000 fc4d 	bl	800728c <__mcmp>
 80069f2:	4602      	mov	r2, r0
 80069f4:	4631      	mov	r1, r6
 80069f6:	4658      	mov	r0, fp
 80069f8:	920e      	str	r2, [sp, #56]	@ 0x38
 80069fa:	f000 fa0d 	bl	8006e18 <_Bfree>
 80069fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a00:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006a02:	9e07      	ldr	r6, [sp, #28]
 8006a04:	ea43 0102 	orr.w	r1, r3, r2
 8006a08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a0a:	4319      	orrs	r1, r3
 8006a0c:	d110      	bne.n	8006a30 <_dtoa_r+0xa20>
 8006a0e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006a12:	d029      	beq.n	8006a68 <_dtoa_r+0xa58>
 8006a14:	9b08      	ldr	r3, [sp, #32]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	dd02      	ble.n	8006a20 <_dtoa_r+0xa10>
 8006a1a:	9b02      	ldr	r3, [sp, #8]
 8006a1c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006a20:	9b00      	ldr	r3, [sp, #0]
 8006a22:	f883 8000 	strb.w	r8, [r3]
 8006a26:	e63f      	b.n	80066a8 <_dtoa_r+0x698>
 8006a28:	4628      	mov	r0, r5
 8006a2a:	e7bb      	b.n	80069a4 <_dtoa_r+0x994>
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	e7e1      	b.n	80069f4 <_dtoa_r+0x9e4>
 8006a30:	9b08      	ldr	r3, [sp, #32]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	db04      	blt.n	8006a40 <_dtoa_r+0xa30>
 8006a36:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006a38:	430b      	orrs	r3, r1
 8006a3a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006a3c:	430b      	orrs	r3, r1
 8006a3e:	d120      	bne.n	8006a82 <_dtoa_r+0xa72>
 8006a40:	2a00      	cmp	r2, #0
 8006a42:	dded      	ble.n	8006a20 <_dtoa_r+0xa10>
 8006a44:	4649      	mov	r1, r9
 8006a46:	2201      	movs	r2, #1
 8006a48:	4658      	mov	r0, fp
 8006a4a:	f000 fbb3 	bl	80071b4 <__lshift>
 8006a4e:	4621      	mov	r1, r4
 8006a50:	4681      	mov	r9, r0
 8006a52:	f000 fc1b 	bl	800728c <__mcmp>
 8006a56:	2800      	cmp	r0, #0
 8006a58:	dc03      	bgt.n	8006a62 <_dtoa_r+0xa52>
 8006a5a:	d1e1      	bne.n	8006a20 <_dtoa_r+0xa10>
 8006a5c:	f018 0f01 	tst.w	r8, #1
 8006a60:	d0de      	beq.n	8006a20 <_dtoa_r+0xa10>
 8006a62:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006a66:	d1d8      	bne.n	8006a1a <_dtoa_r+0xa0a>
 8006a68:	9a00      	ldr	r2, [sp, #0]
 8006a6a:	2339      	movs	r3, #57	@ 0x39
 8006a6c:	7013      	strb	r3, [r2, #0]
 8006a6e:	4633      	mov	r3, r6
 8006a70:	461e      	mov	r6, r3
 8006a72:	3b01      	subs	r3, #1
 8006a74:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006a78:	2a39      	cmp	r2, #57	@ 0x39
 8006a7a:	d052      	beq.n	8006b22 <_dtoa_r+0xb12>
 8006a7c:	3201      	adds	r2, #1
 8006a7e:	701a      	strb	r2, [r3, #0]
 8006a80:	e612      	b.n	80066a8 <_dtoa_r+0x698>
 8006a82:	2a00      	cmp	r2, #0
 8006a84:	dd07      	ble.n	8006a96 <_dtoa_r+0xa86>
 8006a86:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006a8a:	d0ed      	beq.n	8006a68 <_dtoa_r+0xa58>
 8006a8c:	9a00      	ldr	r2, [sp, #0]
 8006a8e:	f108 0301 	add.w	r3, r8, #1
 8006a92:	7013      	strb	r3, [r2, #0]
 8006a94:	e608      	b.n	80066a8 <_dtoa_r+0x698>
 8006a96:	9b07      	ldr	r3, [sp, #28]
 8006a98:	9a07      	ldr	r2, [sp, #28]
 8006a9a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006a9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d028      	beq.n	8006af6 <_dtoa_r+0xae6>
 8006aa4:	4649      	mov	r1, r9
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	220a      	movs	r2, #10
 8006aaa:	4658      	mov	r0, fp
 8006aac:	f000 f9d6 	bl	8006e5c <__multadd>
 8006ab0:	42af      	cmp	r7, r5
 8006ab2:	4681      	mov	r9, r0
 8006ab4:	f04f 0300 	mov.w	r3, #0
 8006ab8:	f04f 020a 	mov.w	r2, #10
 8006abc:	4639      	mov	r1, r7
 8006abe:	4658      	mov	r0, fp
 8006ac0:	d107      	bne.n	8006ad2 <_dtoa_r+0xac2>
 8006ac2:	f000 f9cb 	bl	8006e5c <__multadd>
 8006ac6:	4607      	mov	r7, r0
 8006ac8:	4605      	mov	r5, r0
 8006aca:	9b07      	ldr	r3, [sp, #28]
 8006acc:	3301      	adds	r3, #1
 8006ace:	9307      	str	r3, [sp, #28]
 8006ad0:	e774      	b.n	80069bc <_dtoa_r+0x9ac>
 8006ad2:	f000 f9c3 	bl	8006e5c <__multadd>
 8006ad6:	4629      	mov	r1, r5
 8006ad8:	4607      	mov	r7, r0
 8006ada:	2300      	movs	r3, #0
 8006adc:	220a      	movs	r2, #10
 8006ade:	4658      	mov	r0, fp
 8006ae0:	f000 f9bc 	bl	8006e5c <__multadd>
 8006ae4:	4605      	mov	r5, r0
 8006ae6:	e7f0      	b.n	8006aca <_dtoa_r+0xaba>
 8006ae8:	9b00      	ldr	r3, [sp, #0]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	bfcc      	ite	gt
 8006aee:	461e      	movgt	r6, r3
 8006af0:	2601      	movle	r6, #1
 8006af2:	4456      	add	r6, sl
 8006af4:	2700      	movs	r7, #0
 8006af6:	4649      	mov	r1, r9
 8006af8:	2201      	movs	r2, #1
 8006afa:	4658      	mov	r0, fp
 8006afc:	f000 fb5a 	bl	80071b4 <__lshift>
 8006b00:	4621      	mov	r1, r4
 8006b02:	4681      	mov	r9, r0
 8006b04:	f000 fbc2 	bl	800728c <__mcmp>
 8006b08:	2800      	cmp	r0, #0
 8006b0a:	dcb0      	bgt.n	8006a6e <_dtoa_r+0xa5e>
 8006b0c:	d102      	bne.n	8006b14 <_dtoa_r+0xb04>
 8006b0e:	f018 0f01 	tst.w	r8, #1
 8006b12:	d1ac      	bne.n	8006a6e <_dtoa_r+0xa5e>
 8006b14:	4633      	mov	r3, r6
 8006b16:	461e      	mov	r6, r3
 8006b18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b1c:	2a30      	cmp	r2, #48	@ 0x30
 8006b1e:	d0fa      	beq.n	8006b16 <_dtoa_r+0xb06>
 8006b20:	e5c2      	b.n	80066a8 <_dtoa_r+0x698>
 8006b22:	459a      	cmp	sl, r3
 8006b24:	d1a4      	bne.n	8006a70 <_dtoa_r+0xa60>
 8006b26:	9b04      	ldr	r3, [sp, #16]
 8006b28:	3301      	adds	r3, #1
 8006b2a:	9304      	str	r3, [sp, #16]
 8006b2c:	2331      	movs	r3, #49	@ 0x31
 8006b2e:	f88a 3000 	strb.w	r3, [sl]
 8006b32:	e5b9      	b.n	80066a8 <_dtoa_r+0x698>
 8006b34:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006b36:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006b94 <_dtoa_r+0xb84>
 8006b3a:	b11b      	cbz	r3, 8006b44 <_dtoa_r+0xb34>
 8006b3c:	f10a 0308 	add.w	r3, sl, #8
 8006b40:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006b42:	6013      	str	r3, [r2, #0]
 8006b44:	4650      	mov	r0, sl
 8006b46:	b019      	add	sp, #100	@ 0x64
 8006b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b4e:	2b01      	cmp	r3, #1
 8006b50:	f77f ae37 	ble.w	80067c2 <_dtoa_r+0x7b2>
 8006b54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006b56:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b58:	2001      	movs	r0, #1
 8006b5a:	e655      	b.n	8006808 <_dtoa_r+0x7f8>
 8006b5c:	9b00      	ldr	r3, [sp, #0]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	f77f aed6 	ble.w	8006910 <_dtoa_r+0x900>
 8006b64:	4656      	mov	r6, sl
 8006b66:	4621      	mov	r1, r4
 8006b68:	4648      	mov	r0, r9
 8006b6a:	f7ff f9c6 	bl	8005efa <quorem>
 8006b6e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006b72:	f806 8b01 	strb.w	r8, [r6], #1
 8006b76:	9b00      	ldr	r3, [sp, #0]
 8006b78:	eba6 020a 	sub.w	r2, r6, sl
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	ddb3      	ble.n	8006ae8 <_dtoa_r+0xad8>
 8006b80:	4649      	mov	r1, r9
 8006b82:	2300      	movs	r3, #0
 8006b84:	220a      	movs	r2, #10
 8006b86:	4658      	mov	r0, fp
 8006b88:	f000 f968 	bl	8006e5c <__multadd>
 8006b8c:	4681      	mov	r9, r0
 8006b8e:	e7ea      	b.n	8006b66 <_dtoa_r+0xb56>
 8006b90:	08009d16 	.word	0x08009d16
 8006b94:	08009c9a 	.word	0x08009c9a

08006b98 <_free_r>:
 8006b98:	b538      	push	{r3, r4, r5, lr}
 8006b9a:	4605      	mov	r5, r0
 8006b9c:	2900      	cmp	r1, #0
 8006b9e:	d041      	beq.n	8006c24 <_free_r+0x8c>
 8006ba0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ba4:	1f0c      	subs	r4, r1, #4
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	bfb8      	it	lt
 8006baa:	18e4      	addlt	r4, r4, r3
 8006bac:	f000 f8e8 	bl	8006d80 <__malloc_lock>
 8006bb0:	4a1d      	ldr	r2, [pc, #116]	@ (8006c28 <_free_r+0x90>)
 8006bb2:	6813      	ldr	r3, [r2, #0]
 8006bb4:	b933      	cbnz	r3, 8006bc4 <_free_r+0x2c>
 8006bb6:	6063      	str	r3, [r4, #4]
 8006bb8:	6014      	str	r4, [r2, #0]
 8006bba:	4628      	mov	r0, r5
 8006bbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006bc0:	f000 b8e4 	b.w	8006d8c <__malloc_unlock>
 8006bc4:	42a3      	cmp	r3, r4
 8006bc6:	d908      	bls.n	8006bda <_free_r+0x42>
 8006bc8:	6820      	ldr	r0, [r4, #0]
 8006bca:	1821      	adds	r1, r4, r0
 8006bcc:	428b      	cmp	r3, r1
 8006bce:	bf01      	itttt	eq
 8006bd0:	6819      	ldreq	r1, [r3, #0]
 8006bd2:	685b      	ldreq	r3, [r3, #4]
 8006bd4:	1809      	addeq	r1, r1, r0
 8006bd6:	6021      	streq	r1, [r4, #0]
 8006bd8:	e7ed      	b.n	8006bb6 <_free_r+0x1e>
 8006bda:	461a      	mov	r2, r3
 8006bdc:	685b      	ldr	r3, [r3, #4]
 8006bde:	b10b      	cbz	r3, 8006be4 <_free_r+0x4c>
 8006be0:	42a3      	cmp	r3, r4
 8006be2:	d9fa      	bls.n	8006bda <_free_r+0x42>
 8006be4:	6811      	ldr	r1, [r2, #0]
 8006be6:	1850      	adds	r0, r2, r1
 8006be8:	42a0      	cmp	r0, r4
 8006bea:	d10b      	bne.n	8006c04 <_free_r+0x6c>
 8006bec:	6820      	ldr	r0, [r4, #0]
 8006bee:	4401      	add	r1, r0
 8006bf0:	1850      	adds	r0, r2, r1
 8006bf2:	4283      	cmp	r3, r0
 8006bf4:	6011      	str	r1, [r2, #0]
 8006bf6:	d1e0      	bne.n	8006bba <_free_r+0x22>
 8006bf8:	6818      	ldr	r0, [r3, #0]
 8006bfa:	685b      	ldr	r3, [r3, #4]
 8006bfc:	6053      	str	r3, [r2, #4]
 8006bfe:	4408      	add	r0, r1
 8006c00:	6010      	str	r0, [r2, #0]
 8006c02:	e7da      	b.n	8006bba <_free_r+0x22>
 8006c04:	d902      	bls.n	8006c0c <_free_r+0x74>
 8006c06:	230c      	movs	r3, #12
 8006c08:	602b      	str	r3, [r5, #0]
 8006c0a:	e7d6      	b.n	8006bba <_free_r+0x22>
 8006c0c:	6820      	ldr	r0, [r4, #0]
 8006c0e:	1821      	adds	r1, r4, r0
 8006c10:	428b      	cmp	r3, r1
 8006c12:	bf04      	itt	eq
 8006c14:	6819      	ldreq	r1, [r3, #0]
 8006c16:	685b      	ldreq	r3, [r3, #4]
 8006c18:	6063      	str	r3, [r4, #4]
 8006c1a:	bf04      	itt	eq
 8006c1c:	1809      	addeq	r1, r1, r0
 8006c1e:	6021      	streq	r1, [r4, #0]
 8006c20:	6054      	str	r4, [r2, #4]
 8006c22:	e7ca      	b.n	8006bba <_free_r+0x22>
 8006c24:	bd38      	pop	{r3, r4, r5, pc}
 8006c26:	bf00      	nop
 8006c28:	20000428 	.word	0x20000428

08006c2c <malloc>:
 8006c2c:	4b02      	ldr	r3, [pc, #8]	@ (8006c38 <malloc+0xc>)
 8006c2e:	4601      	mov	r1, r0
 8006c30:	6818      	ldr	r0, [r3, #0]
 8006c32:	f000 b825 	b.w	8006c80 <_malloc_r>
 8006c36:	bf00      	nop
 8006c38:	20000018 	.word	0x20000018

08006c3c <sbrk_aligned>:
 8006c3c:	b570      	push	{r4, r5, r6, lr}
 8006c3e:	4e0f      	ldr	r6, [pc, #60]	@ (8006c7c <sbrk_aligned+0x40>)
 8006c40:	460c      	mov	r4, r1
 8006c42:	6831      	ldr	r1, [r6, #0]
 8006c44:	4605      	mov	r5, r0
 8006c46:	b911      	cbnz	r1, 8006c4e <sbrk_aligned+0x12>
 8006c48:	f001 fbd4 	bl	80083f4 <_sbrk_r>
 8006c4c:	6030      	str	r0, [r6, #0]
 8006c4e:	4621      	mov	r1, r4
 8006c50:	4628      	mov	r0, r5
 8006c52:	f001 fbcf 	bl	80083f4 <_sbrk_r>
 8006c56:	1c43      	adds	r3, r0, #1
 8006c58:	d103      	bne.n	8006c62 <sbrk_aligned+0x26>
 8006c5a:	f04f 34ff 	mov.w	r4, #4294967295
 8006c5e:	4620      	mov	r0, r4
 8006c60:	bd70      	pop	{r4, r5, r6, pc}
 8006c62:	1cc4      	adds	r4, r0, #3
 8006c64:	f024 0403 	bic.w	r4, r4, #3
 8006c68:	42a0      	cmp	r0, r4
 8006c6a:	d0f8      	beq.n	8006c5e <sbrk_aligned+0x22>
 8006c6c:	1a21      	subs	r1, r4, r0
 8006c6e:	4628      	mov	r0, r5
 8006c70:	f001 fbc0 	bl	80083f4 <_sbrk_r>
 8006c74:	3001      	adds	r0, #1
 8006c76:	d1f2      	bne.n	8006c5e <sbrk_aligned+0x22>
 8006c78:	e7ef      	b.n	8006c5a <sbrk_aligned+0x1e>
 8006c7a:	bf00      	nop
 8006c7c:	20000424 	.word	0x20000424

08006c80 <_malloc_r>:
 8006c80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c84:	1ccd      	adds	r5, r1, #3
 8006c86:	f025 0503 	bic.w	r5, r5, #3
 8006c8a:	3508      	adds	r5, #8
 8006c8c:	2d0c      	cmp	r5, #12
 8006c8e:	bf38      	it	cc
 8006c90:	250c      	movcc	r5, #12
 8006c92:	2d00      	cmp	r5, #0
 8006c94:	4606      	mov	r6, r0
 8006c96:	db01      	blt.n	8006c9c <_malloc_r+0x1c>
 8006c98:	42a9      	cmp	r1, r5
 8006c9a:	d904      	bls.n	8006ca6 <_malloc_r+0x26>
 8006c9c:	230c      	movs	r3, #12
 8006c9e:	6033      	str	r3, [r6, #0]
 8006ca0:	2000      	movs	r0, #0
 8006ca2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ca6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006d7c <_malloc_r+0xfc>
 8006caa:	f000 f869 	bl	8006d80 <__malloc_lock>
 8006cae:	f8d8 3000 	ldr.w	r3, [r8]
 8006cb2:	461c      	mov	r4, r3
 8006cb4:	bb44      	cbnz	r4, 8006d08 <_malloc_r+0x88>
 8006cb6:	4629      	mov	r1, r5
 8006cb8:	4630      	mov	r0, r6
 8006cba:	f7ff ffbf 	bl	8006c3c <sbrk_aligned>
 8006cbe:	1c43      	adds	r3, r0, #1
 8006cc0:	4604      	mov	r4, r0
 8006cc2:	d158      	bne.n	8006d76 <_malloc_r+0xf6>
 8006cc4:	f8d8 4000 	ldr.w	r4, [r8]
 8006cc8:	4627      	mov	r7, r4
 8006cca:	2f00      	cmp	r7, #0
 8006ccc:	d143      	bne.n	8006d56 <_malloc_r+0xd6>
 8006cce:	2c00      	cmp	r4, #0
 8006cd0:	d04b      	beq.n	8006d6a <_malloc_r+0xea>
 8006cd2:	6823      	ldr	r3, [r4, #0]
 8006cd4:	4639      	mov	r1, r7
 8006cd6:	4630      	mov	r0, r6
 8006cd8:	eb04 0903 	add.w	r9, r4, r3
 8006cdc:	f001 fb8a 	bl	80083f4 <_sbrk_r>
 8006ce0:	4581      	cmp	r9, r0
 8006ce2:	d142      	bne.n	8006d6a <_malloc_r+0xea>
 8006ce4:	6821      	ldr	r1, [r4, #0]
 8006ce6:	1a6d      	subs	r5, r5, r1
 8006ce8:	4629      	mov	r1, r5
 8006cea:	4630      	mov	r0, r6
 8006cec:	f7ff ffa6 	bl	8006c3c <sbrk_aligned>
 8006cf0:	3001      	adds	r0, #1
 8006cf2:	d03a      	beq.n	8006d6a <_malloc_r+0xea>
 8006cf4:	6823      	ldr	r3, [r4, #0]
 8006cf6:	442b      	add	r3, r5
 8006cf8:	6023      	str	r3, [r4, #0]
 8006cfa:	f8d8 3000 	ldr.w	r3, [r8]
 8006cfe:	685a      	ldr	r2, [r3, #4]
 8006d00:	bb62      	cbnz	r2, 8006d5c <_malloc_r+0xdc>
 8006d02:	f8c8 7000 	str.w	r7, [r8]
 8006d06:	e00f      	b.n	8006d28 <_malloc_r+0xa8>
 8006d08:	6822      	ldr	r2, [r4, #0]
 8006d0a:	1b52      	subs	r2, r2, r5
 8006d0c:	d420      	bmi.n	8006d50 <_malloc_r+0xd0>
 8006d0e:	2a0b      	cmp	r2, #11
 8006d10:	d917      	bls.n	8006d42 <_malloc_r+0xc2>
 8006d12:	1961      	adds	r1, r4, r5
 8006d14:	42a3      	cmp	r3, r4
 8006d16:	6025      	str	r5, [r4, #0]
 8006d18:	bf18      	it	ne
 8006d1a:	6059      	strne	r1, [r3, #4]
 8006d1c:	6863      	ldr	r3, [r4, #4]
 8006d1e:	bf08      	it	eq
 8006d20:	f8c8 1000 	streq.w	r1, [r8]
 8006d24:	5162      	str	r2, [r4, r5]
 8006d26:	604b      	str	r3, [r1, #4]
 8006d28:	4630      	mov	r0, r6
 8006d2a:	f000 f82f 	bl	8006d8c <__malloc_unlock>
 8006d2e:	f104 000b 	add.w	r0, r4, #11
 8006d32:	1d23      	adds	r3, r4, #4
 8006d34:	f020 0007 	bic.w	r0, r0, #7
 8006d38:	1ac2      	subs	r2, r0, r3
 8006d3a:	bf1c      	itt	ne
 8006d3c:	1a1b      	subne	r3, r3, r0
 8006d3e:	50a3      	strne	r3, [r4, r2]
 8006d40:	e7af      	b.n	8006ca2 <_malloc_r+0x22>
 8006d42:	6862      	ldr	r2, [r4, #4]
 8006d44:	42a3      	cmp	r3, r4
 8006d46:	bf0c      	ite	eq
 8006d48:	f8c8 2000 	streq.w	r2, [r8]
 8006d4c:	605a      	strne	r2, [r3, #4]
 8006d4e:	e7eb      	b.n	8006d28 <_malloc_r+0xa8>
 8006d50:	4623      	mov	r3, r4
 8006d52:	6864      	ldr	r4, [r4, #4]
 8006d54:	e7ae      	b.n	8006cb4 <_malloc_r+0x34>
 8006d56:	463c      	mov	r4, r7
 8006d58:	687f      	ldr	r7, [r7, #4]
 8006d5a:	e7b6      	b.n	8006cca <_malloc_r+0x4a>
 8006d5c:	461a      	mov	r2, r3
 8006d5e:	685b      	ldr	r3, [r3, #4]
 8006d60:	42a3      	cmp	r3, r4
 8006d62:	d1fb      	bne.n	8006d5c <_malloc_r+0xdc>
 8006d64:	2300      	movs	r3, #0
 8006d66:	6053      	str	r3, [r2, #4]
 8006d68:	e7de      	b.n	8006d28 <_malloc_r+0xa8>
 8006d6a:	230c      	movs	r3, #12
 8006d6c:	6033      	str	r3, [r6, #0]
 8006d6e:	4630      	mov	r0, r6
 8006d70:	f000 f80c 	bl	8006d8c <__malloc_unlock>
 8006d74:	e794      	b.n	8006ca0 <_malloc_r+0x20>
 8006d76:	6005      	str	r5, [r0, #0]
 8006d78:	e7d6      	b.n	8006d28 <_malloc_r+0xa8>
 8006d7a:	bf00      	nop
 8006d7c:	20000428 	.word	0x20000428

08006d80 <__malloc_lock>:
 8006d80:	4801      	ldr	r0, [pc, #4]	@ (8006d88 <__malloc_lock+0x8>)
 8006d82:	f7ff b8b8 	b.w	8005ef6 <__retarget_lock_acquire_recursive>
 8006d86:	bf00      	nop
 8006d88:	20000420 	.word	0x20000420

08006d8c <__malloc_unlock>:
 8006d8c:	4801      	ldr	r0, [pc, #4]	@ (8006d94 <__malloc_unlock+0x8>)
 8006d8e:	f7ff b8b3 	b.w	8005ef8 <__retarget_lock_release_recursive>
 8006d92:	bf00      	nop
 8006d94:	20000420 	.word	0x20000420

08006d98 <_Balloc>:
 8006d98:	b570      	push	{r4, r5, r6, lr}
 8006d9a:	69c6      	ldr	r6, [r0, #28]
 8006d9c:	4604      	mov	r4, r0
 8006d9e:	460d      	mov	r5, r1
 8006da0:	b976      	cbnz	r6, 8006dc0 <_Balloc+0x28>
 8006da2:	2010      	movs	r0, #16
 8006da4:	f7ff ff42 	bl	8006c2c <malloc>
 8006da8:	4602      	mov	r2, r0
 8006daa:	61e0      	str	r0, [r4, #28]
 8006dac:	b920      	cbnz	r0, 8006db8 <_Balloc+0x20>
 8006dae:	4b18      	ldr	r3, [pc, #96]	@ (8006e10 <_Balloc+0x78>)
 8006db0:	4818      	ldr	r0, [pc, #96]	@ (8006e14 <_Balloc+0x7c>)
 8006db2:	216b      	movs	r1, #107	@ 0x6b
 8006db4:	f001 fb3c 	bl	8008430 <__assert_func>
 8006db8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006dbc:	6006      	str	r6, [r0, #0]
 8006dbe:	60c6      	str	r6, [r0, #12]
 8006dc0:	69e6      	ldr	r6, [r4, #28]
 8006dc2:	68f3      	ldr	r3, [r6, #12]
 8006dc4:	b183      	cbz	r3, 8006de8 <_Balloc+0x50>
 8006dc6:	69e3      	ldr	r3, [r4, #28]
 8006dc8:	68db      	ldr	r3, [r3, #12]
 8006dca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006dce:	b9b8      	cbnz	r0, 8006e00 <_Balloc+0x68>
 8006dd0:	2101      	movs	r1, #1
 8006dd2:	fa01 f605 	lsl.w	r6, r1, r5
 8006dd6:	1d72      	adds	r2, r6, #5
 8006dd8:	0092      	lsls	r2, r2, #2
 8006dda:	4620      	mov	r0, r4
 8006ddc:	f001 fb46 	bl	800846c <_calloc_r>
 8006de0:	b160      	cbz	r0, 8006dfc <_Balloc+0x64>
 8006de2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006de6:	e00e      	b.n	8006e06 <_Balloc+0x6e>
 8006de8:	2221      	movs	r2, #33	@ 0x21
 8006dea:	2104      	movs	r1, #4
 8006dec:	4620      	mov	r0, r4
 8006dee:	f001 fb3d 	bl	800846c <_calloc_r>
 8006df2:	69e3      	ldr	r3, [r4, #28]
 8006df4:	60f0      	str	r0, [r6, #12]
 8006df6:	68db      	ldr	r3, [r3, #12]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d1e4      	bne.n	8006dc6 <_Balloc+0x2e>
 8006dfc:	2000      	movs	r0, #0
 8006dfe:	bd70      	pop	{r4, r5, r6, pc}
 8006e00:	6802      	ldr	r2, [r0, #0]
 8006e02:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006e06:	2300      	movs	r3, #0
 8006e08:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006e0c:	e7f7      	b.n	8006dfe <_Balloc+0x66>
 8006e0e:	bf00      	nop
 8006e10:	08009ca7 	.word	0x08009ca7
 8006e14:	08009d27 	.word	0x08009d27

08006e18 <_Bfree>:
 8006e18:	b570      	push	{r4, r5, r6, lr}
 8006e1a:	69c6      	ldr	r6, [r0, #28]
 8006e1c:	4605      	mov	r5, r0
 8006e1e:	460c      	mov	r4, r1
 8006e20:	b976      	cbnz	r6, 8006e40 <_Bfree+0x28>
 8006e22:	2010      	movs	r0, #16
 8006e24:	f7ff ff02 	bl	8006c2c <malloc>
 8006e28:	4602      	mov	r2, r0
 8006e2a:	61e8      	str	r0, [r5, #28]
 8006e2c:	b920      	cbnz	r0, 8006e38 <_Bfree+0x20>
 8006e2e:	4b09      	ldr	r3, [pc, #36]	@ (8006e54 <_Bfree+0x3c>)
 8006e30:	4809      	ldr	r0, [pc, #36]	@ (8006e58 <_Bfree+0x40>)
 8006e32:	218f      	movs	r1, #143	@ 0x8f
 8006e34:	f001 fafc 	bl	8008430 <__assert_func>
 8006e38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e3c:	6006      	str	r6, [r0, #0]
 8006e3e:	60c6      	str	r6, [r0, #12]
 8006e40:	b13c      	cbz	r4, 8006e52 <_Bfree+0x3a>
 8006e42:	69eb      	ldr	r3, [r5, #28]
 8006e44:	6862      	ldr	r2, [r4, #4]
 8006e46:	68db      	ldr	r3, [r3, #12]
 8006e48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e4c:	6021      	str	r1, [r4, #0]
 8006e4e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006e52:	bd70      	pop	{r4, r5, r6, pc}
 8006e54:	08009ca7 	.word	0x08009ca7
 8006e58:	08009d27 	.word	0x08009d27

08006e5c <__multadd>:
 8006e5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e60:	690d      	ldr	r5, [r1, #16]
 8006e62:	4607      	mov	r7, r0
 8006e64:	460c      	mov	r4, r1
 8006e66:	461e      	mov	r6, r3
 8006e68:	f101 0c14 	add.w	ip, r1, #20
 8006e6c:	2000      	movs	r0, #0
 8006e6e:	f8dc 3000 	ldr.w	r3, [ip]
 8006e72:	b299      	uxth	r1, r3
 8006e74:	fb02 6101 	mla	r1, r2, r1, r6
 8006e78:	0c1e      	lsrs	r6, r3, #16
 8006e7a:	0c0b      	lsrs	r3, r1, #16
 8006e7c:	fb02 3306 	mla	r3, r2, r6, r3
 8006e80:	b289      	uxth	r1, r1
 8006e82:	3001      	adds	r0, #1
 8006e84:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006e88:	4285      	cmp	r5, r0
 8006e8a:	f84c 1b04 	str.w	r1, [ip], #4
 8006e8e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006e92:	dcec      	bgt.n	8006e6e <__multadd+0x12>
 8006e94:	b30e      	cbz	r6, 8006eda <__multadd+0x7e>
 8006e96:	68a3      	ldr	r3, [r4, #8]
 8006e98:	42ab      	cmp	r3, r5
 8006e9a:	dc19      	bgt.n	8006ed0 <__multadd+0x74>
 8006e9c:	6861      	ldr	r1, [r4, #4]
 8006e9e:	4638      	mov	r0, r7
 8006ea0:	3101      	adds	r1, #1
 8006ea2:	f7ff ff79 	bl	8006d98 <_Balloc>
 8006ea6:	4680      	mov	r8, r0
 8006ea8:	b928      	cbnz	r0, 8006eb6 <__multadd+0x5a>
 8006eaa:	4602      	mov	r2, r0
 8006eac:	4b0c      	ldr	r3, [pc, #48]	@ (8006ee0 <__multadd+0x84>)
 8006eae:	480d      	ldr	r0, [pc, #52]	@ (8006ee4 <__multadd+0x88>)
 8006eb0:	21ba      	movs	r1, #186	@ 0xba
 8006eb2:	f001 fabd 	bl	8008430 <__assert_func>
 8006eb6:	6922      	ldr	r2, [r4, #16]
 8006eb8:	3202      	adds	r2, #2
 8006eba:	f104 010c 	add.w	r1, r4, #12
 8006ebe:	0092      	lsls	r2, r2, #2
 8006ec0:	300c      	adds	r0, #12
 8006ec2:	f001 faa7 	bl	8008414 <memcpy>
 8006ec6:	4621      	mov	r1, r4
 8006ec8:	4638      	mov	r0, r7
 8006eca:	f7ff ffa5 	bl	8006e18 <_Bfree>
 8006ece:	4644      	mov	r4, r8
 8006ed0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006ed4:	3501      	adds	r5, #1
 8006ed6:	615e      	str	r6, [r3, #20]
 8006ed8:	6125      	str	r5, [r4, #16]
 8006eda:	4620      	mov	r0, r4
 8006edc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ee0:	08009d16 	.word	0x08009d16
 8006ee4:	08009d27 	.word	0x08009d27

08006ee8 <__hi0bits>:
 8006ee8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006eec:	4603      	mov	r3, r0
 8006eee:	bf36      	itet	cc
 8006ef0:	0403      	lslcc	r3, r0, #16
 8006ef2:	2000      	movcs	r0, #0
 8006ef4:	2010      	movcc	r0, #16
 8006ef6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006efa:	bf3c      	itt	cc
 8006efc:	021b      	lslcc	r3, r3, #8
 8006efe:	3008      	addcc	r0, #8
 8006f00:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f04:	bf3c      	itt	cc
 8006f06:	011b      	lslcc	r3, r3, #4
 8006f08:	3004      	addcc	r0, #4
 8006f0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f0e:	bf3c      	itt	cc
 8006f10:	009b      	lslcc	r3, r3, #2
 8006f12:	3002      	addcc	r0, #2
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	db05      	blt.n	8006f24 <__hi0bits+0x3c>
 8006f18:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006f1c:	f100 0001 	add.w	r0, r0, #1
 8006f20:	bf08      	it	eq
 8006f22:	2020      	moveq	r0, #32
 8006f24:	4770      	bx	lr

08006f26 <__lo0bits>:
 8006f26:	6803      	ldr	r3, [r0, #0]
 8006f28:	4602      	mov	r2, r0
 8006f2a:	f013 0007 	ands.w	r0, r3, #7
 8006f2e:	d00b      	beq.n	8006f48 <__lo0bits+0x22>
 8006f30:	07d9      	lsls	r1, r3, #31
 8006f32:	d421      	bmi.n	8006f78 <__lo0bits+0x52>
 8006f34:	0798      	lsls	r0, r3, #30
 8006f36:	bf49      	itett	mi
 8006f38:	085b      	lsrmi	r3, r3, #1
 8006f3a:	089b      	lsrpl	r3, r3, #2
 8006f3c:	2001      	movmi	r0, #1
 8006f3e:	6013      	strmi	r3, [r2, #0]
 8006f40:	bf5c      	itt	pl
 8006f42:	6013      	strpl	r3, [r2, #0]
 8006f44:	2002      	movpl	r0, #2
 8006f46:	4770      	bx	lr
 8006f48:	b299      	uxth	r1, r3
 8006f4a:	b909      	cbnz	r1, 8006f50 <__lo0bits+0x2a>
 8006f4c:	0c1b      	lsrs	r3, r3, #16
 8006f4e:	2010      	movs	r0, #16
 8006f50:	b2d9      	uxtb	r1, r3
 8006f52:	b909      	cbnz	r1, 8006f58 <__lo0bits+0x32>
 8006f54:	3008      	adds	r0, #8
 8006f56:	0a1b      	lsrs	r3, r3, #8
 8006f58:	0719      	lsls	r1, r3, #28
 8006f5a:	bf04      	itt	eq
 8006f5c:	091b      	lsreq	r3, r3, #4
 8006f5e:	3004      	addeq	r0, #4
 8006f60:	0799      	lsls	r1, r3, #30
 8006f62:	bf04      	itt	eq
 8006f64:	089b      	lsreq	r3, r3, #2
 8006f66:	3002      	addeq	r0, #2
 8006f68:	07d9      	lsls	r1, r3, #31
 8006f6a:	d403      	bmi.n	8006f74 <__lo0bits+0x4e>
 8006f6c:	085b      	lsrs	r3, r3, #1
 8006f6e:	f100 0001 	add.w	r0, r0, #1
 8006f72:	d003      	beq.n	8006f7c <__lo0bits+0x56>
 8006f74:	6013      	str	r3, [r2, #0]
 8006f76:	4770      	bx	lr
 8006f78:	2000      	movs	r0, #0
 8006f7a:	4770      	bx	lr
 8006f7c:	2020      	movs	r0, #32
 8006f7e:	4770      	bx	lr

08006f80 <__i2b>:
 8006f80:	b510      	push	{r4, lr}
 8006f82:	460c      	mov	r4, r1
 8006f84:	2101      	movs	r1, #1
 8006f86:	f7ff ff07 	bl	8006d98 <_Balloc>
 8006f8a:	4602      	mov	r2, r0
 8006f8c:	b928      	cbnz	r0, 8006f9a <__i2b+0x1a>
 8006f8e:	4b05      	ldr	r3, [pc, #20]	@ (8006fa4 <__i2b+0x24>)
 8006f90:	4805      	ldr	r0, [pc, #20]	@ (8006fa8 <__i2b+0x28>)
 8006f92:	f240 1145 	movw	r1, #325	@ 0x145
 8006f96:	f001 fa4b 	bl	8008430 <__assert_func>
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	6144      	str	r4, [r0, #20]
 8006f9e:	6103      	str	r3, [r0, #16]
 8006fa0:	bd10      	pop	{r4, pc}
 8006fa2:	bf00      	nop
 8006fa4:	08009d16 	.word	0x08009d16
 8006fa8:	08009d27 	.word	0x08009d27

08006fac <__multiply>:
 8006fac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fb0:	4614      	mov	r4, r2
 8006fb2:	690a      	ldr	r2, [r1, #16]
 8006fb4:	6923      	ldr	r3, [r4, #16]
 8006fb6:	429a      	cmp	r2, r3
 8006fb8:	bfa8      	it	ge
 8006fba:	4623      	movge	r3, r4
 8006fbc:	460f      	mov	r7, r1
 8006fbe:	bfa4      	itt	ge
 8006fc0:	460c      	movge	r4, r1
 8006fc2:	461f      	movge	r7, r3
 8006fc4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006fc8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006fcc:	68a3      	ldr	r3, [r4, #8]
 8006fce:	6861      	ldr	r1, [r4, #4]
 8006fd0:	eb0a 0609 	add.w	r6, sl, r9
 8006fd4:	42b3      	cmp	r3, r6
 8006fd6:	b085      	sub	sp, #20
 8006fd8:	bfb8      	it	lt
 8006fda:	3101      	addlt	r1, #1
 8006fdc:	f7ff fedc 	bl	8006d98 <_Balloc>
 8006fe0:	b930      	cbnz	r0, 8006ff0 <__multiply+0x44>
 8006fe2:	4602      	mov	r2, r0
 8006fe4:	4b44      	ldr	r3, [pc, #272]	@ (80070f8 <__multiply+0x14c>)
 8006fe6:	4845      	ldr	r0, [pc, #276]	@ (80070fc <__multiply+0x150>)
 8006fe8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006fec:	f001 fa20 	bl	8008430 <__assert_func>
 8006ff0:	f100 0514 	add.w	r5, r0, #20
 8006ff4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006ff8:	462b      	mov	r3, r5
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	4543      	cmp	r3, r8
 8006ffe:	d321      	bcc.n	8007044 <__multiply+0x98>
 8007000:	f107 0114 	add.w	r1, r7, #20
 8007004:	f104 0214 	add.w	r2, r4, #20
 8007008:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800700c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007010:	9302      	str	r3, [sp, #8]
 8007012:	1b13      	subs	r3, r2, r4
 8007014:	3b15      	subs	r3, #21
 8007016:	f023 0303 	bic.w	r3, r3, #3
 800701a:	3304      	adds	r3, #4
 800701c:	f104 0715 	add.w	r7, r4, #21
 8007020:	42ba      	cmp	r2, r7
 8007022:	bf38      	it	cc
 8007024:	2304      	movcc	r3, #4
 8007026:	9301      	str	r3, [sp, #4]
 8007028:	9b02      	ldr	r3, [sp, #8]
 800702a:	9103      	str	r1, [sp, #12]
 800702c:	428b      	cmp	r3, r1
 800702e:	d80c      	bhi.n	800704a <__multiply+0x9e>
 8007030:	2e00      	cmp	r6, #0
 8007032:	dd03      	ble.n	800703c <__multiply+0x90>
 8007034:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007038:	2b00      	cmp	r3, #0
 800703a:	d05b      	beq.n	80070f4 <__multiply+0x148>
 800703c:	6106      	str	r6, [r0, #16]
 800703e:	b005      	add	sp, #20
 8007040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007044:	f843 2b04 	str.w	r2, [r3], #4
 8007048:	e7d8      	b.n	8006ffc <__multiply+0x50>
 800704a:	f8b1 a000 	ldrh.w	sl, [r1]
 800704e:	f1ba 0f00 	cmp.w	sl, #0
 8007052:	d024      	beq.n	800709e <__multiply+0xf2>
 8007054:	f104 0e14 	add.w	lr, r4, #20
 8007058:	46a9      	mov	r9, r5
 800705a:	f04f 0c00 	mov.w	ip, #0
 800705e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007062:	f8d9 3000 	ldr.w	r3, [r9]
 8007066:	fa1f fb87 	uxth.w	fp, r7
 800706a:	b29b      	uxth	r3, r3
 800706c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007070:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007074:	f8d9 7000 	ldr.w	r7, [r9]
 8007078:	4463      	add	r3, ip
 800707a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800707e:	fb0a c70b 	mla	r7, sl, fp, ip
 8007082:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007086:	b29b      	uxth	r3, r3
 8007088:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800708c:	4572      	cmp	r2, lr
 800708e:	f849 3b04 	str.w	r3, [r9], #4
 8007092:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007096:	d8e2      	bhi.n	800705e <__multiply+0xb2>
 8007098:	9b01      	ldr	r3, [sp, #4]
 800709a:	f845 c003 	str.w	ip, [r5, r3]
 800709e:	9b03      	ldr	r3, [sp, #12]
 80070a0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80070a4:	3104      	adds	r1, #4
 80070a6:	f1b9 0f00 	cmp.w	r9, #0
 80070aa:	d021      	beq.n	80070f0 <__multiply+0x144>
 80070ac:	682b      	ldr	r3, [r5, #0]
 80070ae:	f104 0c14 	add.w	ip, r4, #20
 80070b2:	46ae      	mov	lr, r5
 80070b4:	f04f 0a00 	mov.w	sl, #0
 80070b8:	f8bc b000 	ldrh.w	fp, [ip]
 80070bc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80070c0:	fb09 770b 	mla	r7, r9, fp, r7
 80070c4:	4457      	add	r7, sl
 80070c6:	b29b      	uxth	r3, r3
 80070c8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80070cc:	f84e 3b04 	str.w	r3, [lr], #4
 80070d0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80070d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80070d8:	f8be 3000 	ldrh.w	r3, [lr]
 80070dc:	fb09 330a 	mla	r3, r9, sl, r3
 80070e0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80070e4:	4562      	cmp	r2, ip
 80070e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80070ea:	d8e5      	bhi.n	80070b8 <__multiply+0x10c>
 80070ec:	9f01      	ldr	r7, [sp, #4]
 80070ee:	51eb      	str	r3, [r5, r7]
 80070f0:	3504      	adds	r5, #4
 80070f2:	e799      	b.n	8007028 <__multiply+0x7c>
 80070f4:	3e01      	subs	r6, #1
 80070f6:	e79b      	b.n	8007030 <__multiply+0x84>
 80070f8:	08009d16 	.word	0x08009d16
 80070fc:	08009d27 	.word	0x08009d27

08007100 <__pow5mult>:
 8007100:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007104:	4615      	mov	r5, r2
 8007106:	f012 0203 	ands.w	r2, r2, #3
 800710a:	4607      	mov	r7, r0
 800710c:	460e      	mov	r6, r1
 800710e:	d007      	beq.n	8007120 <__pow5mult+0x20>
 8007110:	4c25      	ldr	r4, [pc, #148]	@ (80071a8 <__pow5mult+0xa8>)
 8007112:	3a01      	subs	r2, #1
 8007114:	2300      	movs	r3, #0
 8007116:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800711a:	f7ff fe9f 	bl	8006e5c <__multadd>
 800711e:	4606      	mov	r6, r0
 8007120:	10ad      	asrs	r5, r5, #2
 8007122:	d03d      	beq.n	80071a0 <__pow5mult+0xa0>
 8007124:	69fc      	ldr	r4, [r7, #28]
 8007126:	b97c      	cbnz	r4, 8007148 <__pow5mult+0x48>
 8007128:	2010      	movs	r0, #16
 800712a:	f7ff fd7f 	bl	8006c2c <malloc>
 800712e:	4602      	mov	r2, r0
 8007130:	61f8      	str	r0, [r7, #28]
 8007132:	b928      	cbnz	r0, 8007140 <__pow5mult+0x40>
 8007134:	4b1d      	ldr	r3, [pc, #116]	@ (80071ac <__pow5mult+0xac>)
 8007136:	481e      	ldr	r0, [pc, #120]	@ (80071b0 <__pow5mult+0xb0>)
 8007138:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800713c:	f001 f978 	bl	8008430 <__assert_func>
 8007140:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007144:	6004      	str	r4, [r0, #0]
 8007146:	60c4      	str	r4, [r0, #12]
 8007148:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800714c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007150:	b94c      	cbnz	r4, 8007166 <__pow5mult+0x66>
 8007152:	f240 2171 	movw	r1, #625	@ 0x271
 8007156:	4638      	mov	r0, r7
 8007158:	f7ff ff12 	bl	8006f80 <__i2b>
 800715c:	2300      	movs	r3, #0
 800715e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007162:	4604      	mov	r4, r0
 8007164:	6003      	str	r3, [r0, #0]
 8007166:	f04f 0900 	mov.w	r9, #0
 800716a:	07eb      	lsls	r3, r5, #31
 800716c:	d50a      	bpl.n	8007184 <__pow5mult+0x84>
 800716e:	4631      	mov	r1, r6
 8007170:	4622      	mov	r2, r4
 8007172:	4638      	mov	r0, r7
 8007174:	f7ff ff1a 	bl	8006fac <__multiply>
 8007178:	4631      	mov	r1, r6
 800717a:	4680      	mov	r8, r0
 800717c:	4638      	mov	r0, r7
 800717e:	f7ff fe4b 	bl	8006e18 <_Bfree>
 8007182:	4646      	mov	r6, r8
 8007184:	106d      	asrs	r5, r5, #1
 8007186:	d00b      	beq.n	80071a0 <__pow5mult+0xa0>
 8007188:	6820      	ldr	r0, [r4, #0]
 800718a:	b938      	cbnz	r0, 800719c <__pow5mult+0x9c>
 800718c:	4622      	mov	r2, r4
 800718e:	4621      	mov	r1, r4
 8007190:	4638      	mov	r0, r7
 8007192:	f7ff ff0b 	bl	8006fac <__multiply>
 8007196:	6020      	str	r0, [r4, #0]
 8007198:	f8c0 9000 	str.w	r9, [r0]
 800719c:	4604      	mov	r4, r0
 800719e:	e7e4      	b.n	800716a <__pow5mult+0x6a>
 80071a0:	4630      	mov	r0, r6
 80071a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071a6:	bf00      	nop
 80071a8:	08009d80 	.word	0x08009d80
 80071ac:	08009ca7 	.word	0x08009ca7
 80071b0:	08009d27 	.word	0x08009d27

080071b4 <__lshift>:
 80071b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071b8:	460c      	mov	r4, r1
 80071ba:	6849      	ldr	r1, [r1, #4]
 80071bc:	6923      	ldr	r3, [r4, #16]
 80071be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80071c2:	68a3      	ldr	r3, [r4, #8]
 80071c4:	4607      	mov	r7, r0
 80071c6:	4691      	mov	r9, r2
 80071c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80071cc:	f108 0601 	add.w	r6, r8, #1
 80071d0:	42b3      	cmp	r3, r6
 80071d2:	db0b      	blt.n	80071ec <__lshift+0x38>
 80071d4:	4638      	mov	r0, r7
 80071d6:	f7ff fddf 	bl	8006d98 <_Balloc>
 80071da:	4605      	mov	r5, r0
 80071dc:	b948      	cbnz	r0, 80071f2 <__lshift+0x3e>
 80071de:	4602      	mov	r2, r0
 80071e0:	4b28      	ldr	r3, [pc, #160]	@ (8007284 <__lshift+0xd0>)
 80071e2:	4829      	ldr	r0, [pc, #164]	@ (8007288 <__lshift+0xd4>)
 80071e4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80071e8:	f001 f922 	bl	8008430 <__assert_func>
 80071ec:	3101      	adds	r1, #1
 80071ee:	005b      	lsls	r3, r3, #1
 80071f0:	e7ee      	b.n	80071d0 <__lshift+0x1c>
 80071f2:	2300      	movs	r3, #0
 80071f4:	f100 0114 	add.w	r1, r0, #20
 80071f8:	f100 0210 	add.w	r2, r0, #16
 80071fc:	4618      	mov	r0, r3
 80071fe:	4553      	cmp	r3, sl
 8007200:	db33      	blt.n	800726a <__lshift+0xb6>
 8007202:	6920      	ldr	r0, [r4, #16]
 8007204:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007208:	f104 0314 	add.w	r3, r4, #20
 800720c:	f019 091f 	ands.w	r9, r9, #31
 8007210:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007214:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007218:	d02b      	beq.n	8007272 <__lshift+0xbe>
 800721a:	f1c9 0e20 	rsb	lr, r9, #32
 800721e:	468a      	mov	sl, r1
 8007220:	2200      	movs	r2, #0
 8007222:	6818      	ldr	r0, [r3, #0]
 8007224:	fa00 f009 	lsl.w	r0, r0, r9
 8007228:	4310      	orrs	r0, r2
 800722a:	f84a 0b04 	str.w	r0, [sl], #4
 800722e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007232:	459c      	cmp	ip, r3
 8007234:	fa22 f20e 	lsr.w	r2, r2, lr
 8007238:	d8f3      	bhi.n	8007222 <__lshift+0x6e>
 800723a:	ebac 0304 	sub.w	r3, ip, r4
 800723e:	3b15      	subs	r3, #21
 8007240:	f023 0303 	bic.w	r3, r3, #3
 8007244:	3304      	adds	r3, #4
 8007246:	f104 0015 	add.w	r0, r4, #21
 800724a:	4584      	cmp	ip, r0
 800724c:	bf38      	it	cc
 800724e:	2304      	movcc	r3, #4
 8007250:	50ca      	str	r2, [r1, r3]
 8007252:	b10a      	cbz	r2, 8007258 <__lshift+0xa4>
 8007254:	f108 0602 	add.w	r6, r8, #2
 8007258:	3e01      	subs	r6, #1
 800725a:	4638      	mov	r0, r7
 800725c:	612e      	str	r6, [r5, #16]
 800725e:	4621      	mov	r1, r4
 8007260:	f7ff fdda 	bl	8006e18 <_Bfree>
 8007264:	4628      	mov	r0, r5
 8007266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800726a:	f842 0f04 	str.w	r0, [r2, #4]!
 800726e:	3301      	adds	r3, #1
 8007270:	e7c5      	b.n	80071fe <__lshift+0x4a>
 8007272:	3904      	subs	r1, #4
 8007274:	f853 2b04 	ldr.w	r2, [r3], #4
 8007278:	f841 2f04 	str.w	r2, [r1, #4]!
 800727c:	459c      	cmp	ip, r3
 800727e:	d8f9      	bhi.n	8007274 <__lshift+0xc0>
 8007280:	e7ea      	b.n	8007258 <__lshift+0xa4>
 8007282:	bf00      	nop
 8007284:	08009d16 	.word	0x08009d16
 8007288:	08009d27 	.word	0x08009d27

0800728c <__mcmp>:
 800728c:	690a      	ldr	r2, [r1, #16]
 800728e:	4603      	mov	r3, r0
 8007290:	6900      	ldr	r0, [r0, #16]
 8007292:	1a80      	subs	r0, r0, r2
 8007294:	b530      	push	{r4, r5, lr}
 8007296:	d10e      	bne.n	80072b6 <__mcmp+0x2a>
 8007298:	3314      	adds	r3, #20
 800729a:	3114      	adds	r1, #20
 800729c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80072a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80072a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80072a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80072ac:	4295      	cmp	r5, r2
 80072ae:	d003      	beq.n	80072b8 <__mcmp+0x2c>
 80072b0:	d205      	bcs.n	80072be <__mcmp+0x32>
 80072b2:	f04f 30ff 	mov.w	r0, #4294967295
 80072b6:	bd30      	pop	{r4, r5, pc}
 80072b8:	42a3      	cmp	r3, r4
 80072ba:	d3f3      	bcc.n	80072a4 <__mcmp+0x18>
 80072bc:	e7fb      	b.n	80072b6 <__mcmp+0x2a>
 80072be:	2001      	movs	r0, #1
 80072c0:	e7f9      	b.n	80072b6 <__mcmp+0x2a>
	...

080072c4 <__mdiff>:
 80072c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072c8:	4689      	mov	r9, r1
 80072ca:	4606      	mov	r6, r0
 80072cc:	4611      	mov	r1, r2
 80072ce:	4648      	mov	r0, r9
 80072d0:	4614      	mov	r4, r2
 80072d2:	f7ff ffdb 	bl	800728c <__mcmp>
 80072d6:	1e05      	subs	r5, r0, #0
 80072d8:	d112      	bne.n	8007300 <__mdiff+0x3c>
 80072da:	4629      	mov	r1, r5
 80072dc:	4630      	mov	r0, r6
 80072de:	f7ff fd5b 	bl	8006d98 <_Balloc>
 80072e2:	4602      	mov	r2, r0
 80072e4:	b928      	cbnz	r0, 80072f2 <__mdiff+0x2e>
 80072e6:	4b3f      	ldr	r3, [pc, #252]	@ (80073e4 <__mdiff+0x120>)
 80072e8:	f240 2137 	movw	r1, #567	@ 0x237
 80072ec:	483e      	ldr	r0, [pc, #248]	@ (80073e8 <__mdiff+0x124>)
 80072ee:	f001 f89f 	bl	8008430 <__assert_func>
 80072f2:	2301      	movs	r3, #1
 80072f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80072f8:	4610      	mov	r0, r2
 80072fa:	b003      	add	sp, #12
 80072fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007300:	bfbc      	itt	lt
 8007302:	464b      	movlt	r3, r9
 8007304:	46a1      	movlt	r9, r4
 8007306:	4630      	mov	r0, r6
 8007308:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800730c:	bfba      	itte	lt
 800730e:	461c      	movlt	r4, r3
 8007310:	2501      	movlt	r5, #1
 8007312:	2500      	movge	r5, #0
 8007314:	f7ff fd40 	bl	8006d98 <_Balloc>
 8007318:	4602      	mov	r2, r0
 800731a:	b918      	cbnz	r0, 8007324 <__mdiff+0x60>
 800731c:	4b31      	ldr	r3, [pc, #196]	@ (80073e4 <__mdiff+0x120>)
 800731e:	f240 2145 	movw	r1, #581	@ 0x245
 8007322:	e7e3      	b.n	80072ec <__mdiff+0x28>
 8007324:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007328:	6926      	ldr	r6, [r4, #16]
 800732a:	60c5      	str	r5, [r0, #12]
 800732c:	f109 0310 	add.w	r3, r9, #16
 8007330:	f109 0514 	add.w	r5, r9, #20
 8007334:	f104 0e14 	add.w	lr, r4, #20
 8007338:	f100 0b14 	add.w	fp, r0, #20
 800733c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007340:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007344:	9301      	str	r3, [sp, #4]
 8007346:	46d9      	mov	r9, fp
 8007348:	f04f 0c00 	mov.w	ip, #0
 800734c:	9b01      	ldr	r3, [sp, #4]
 800734e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007352:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007356:	9301      	str	r3, [sp, #4]
 8007358:	fa1f f38a 	uxth.w	r3, sl
 800735c:	4619      	mov	r1, r3
 800735e:	b283      	uxth	r3, r0
 8007360:	1acb      	subs	r3, r1, r3
 8007362:	0c00      	lsrs	r0, r0, #16
 8007364:	4463      	add	r3, ip
 8007366:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800736a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800736e:	b29b      	uxth	r3, r3
 8007370:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007374:	4576      	cmp	r6, lr
 8007376:	f849 3b04 	str.w	r3, [r9], #4
 800737a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800737e:	d8e5      	bhi.n	800734c <__mdiff+0x88>
 8007380:	1b33      	subs	r3, r6, r4
 8007382:	3b15      	subs	r3, #21
 8007384:	f023 0303 	bic.w	r3, r3, #3
 8007388:	3415      	adds	r4, #21
 800738a:	3304      	adds	r3, #4
 800738c:	42a6      	cmp	r6, r4
 800738e:	bf38      	it	cc
 8007390:	2304      	movcc	r3, #4
 8007392:	441d      	add	r5, r3
 8007394:	445b      	add	r3, fp
 8007396:	461e      	mov	r6, r3
 8007398:	462c      	mov	r4, r5
 800739a:	4544      	cmp	r4, r8
 800739c:	d30e      	bcc.n	80073bc <__mdiff+0xf8>
 800739e:	f108 0103 	add.w	r1, r8, #3
 80073a2:	1b49      	subs	r1, r1, r5
 80073a4:	f021 0103 	bic.w	r1, r1, #3
 80073a8:	3d03      	subs	r5, #3
 80073aa:	45a8      	cmp	r8, r5
 80073ac:	bf38      	it	cc
 80073ae:	2100      	movcc	r1, #0
 80073b0:	440b      	add	r3, r1
 80073b2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80073b6:	b191      	cbz	r1, 80073de <__mdiff+0x11a>
 80073b8:	6117      	str	r7, [r2, #16]
 80073ba:	e79d      	b.n	80072f8 <__mdiff+0x34>
 80073bc:	f854 1b04 	ldr.w	r1, [r4], #4
 80073c0:	46e6      	mov	lr, ip
 80073c2:	0c08      	lsrs	r0, r1, #16
 80073c4:	fa1c fc81 	uxtah	ip, ip, r1
 80073c8:	4471      	add	r1, lr
 80073ca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80073ce:	b289      	uxth	r1, r1
 80073d0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80073d4:	f846 1b04 	str.w	r1, [r6], #4
 80073d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80073dc:	e7dd      	b.n	800739a <__mdiff+0xd6>
 80073de:	3f01      	subs	r7, #1
 80073e0:	e7e7      	b.n	80073b2 <__mdiff+0xee>
 80073e2:	bf00      	nop
 80073e4:	08009d16 	.word	0x08009d16
 80073e8:	08009d27 	.word	0x08009d27

080073ec <__d2b>:
 80073ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80073f0:	460f      	mov	r7, r1
 80073f2:	2101      	movs	r1, #1
 80073f4:	ec59 8b10 	vmov	r8, r9, d0
 80073f8:	4616      	mov	r6, r2
 80073fa:	f7ff fccd 	bl	8006d98 <_Balloc>
 80073fe:	4604      	mov	r4, r0
 8007400:	b930      	cbnz	r0, 8007410 <__d2b+0x24>
 8007402:	4602      	mov	r2, r0
 8007404:	4b23      	ldr	r3, [pc, #140]	@ (8007494 <__d2b+0xa8>)
 8007406:	4824      	ldr	r0, [pc, #144]	@ (8007498 <__d2b+0xac>)
 8007408:	f240 310f 	movw	r1, #783	@ 0x30f
 800740c:	f001 f810 	bl	8008430 <__assert_func>
 8007410:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007414:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007418:	b10d      	cbz	r5, 800741e <__d2b+0x32>
 800741a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800741e:	9301      	str	r3, [sp, #4]
 8007420:	f1b8 0300 	subs.w	r3, r8, #0
 8007424:	d023      	beq.n	800746e <__d2b+0x82>
 8007426:	4668      	mov	r0, sp
 8007428:	9300      	str	r3, [sp, #0]
 800742a:	f7ff fd7c 	bl	8006f26 <__lo0bits>
 800742e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007432:	b1d0      	cbz	r0, 800746a <__d2b+0x7e>
 8007434:	f1c0 0320 	rsb	r3, r0, #32
 8007438:	fa02 f303 	lsl.w	r3, r2, r3
 800743c:	430b      	orrs	r3, r1
 800743e:	40c2      	lsrs	r2, r0
 8007440:	6163      	str	r3, [r4, #20]
 8007442:	9201      	str	r2, [sp, #4]
 8007444:	9b01      	ldr	r3, [sp, #4]
 8007446:	61a3      	str	r3, [r4, #24]
 8007448:	2b00      	cmp	r3, #0
 800744a:	bf0c      	ite	eq
 800744c:	2201      	moveq	r2, #1
 800744e:	2202      	movne	r2, #2
 8007450:	6122      	str	r2, [r4, #16]
 8007452:	b1a5      	cbz	r5, 800747e <__d2b+0x92>
 8007454:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007458:	4405      	add	r5, r0
 800745a:	603d      	str	r5, [r7, #0]
 800745c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007460:	6030      	str	r0, [r6, #0]
 8007462:	4620      	mov	r0, r4
 8007464:	b003      	add	sp, #12
 8007466:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800746a:	6161      	str	r1, [r4, #20]
 800746c:	e7ea      	b.n	8007444 <__d2b+0x58>
 800746e:	a801      	add	r0, sp, #4
 8007470:	f7ff fd59 	bl	8006f26 <__lo0bits>
 8007474:	9b01      	ldr	r3, [sp, #4]
 8007476:	6163      	str	r3, [r4, #20]
 8007478:	3020      	adds	r0, #32
 800747a:	2201      	movs	r2, #1
 800747c:	e7e8      	b.n	8007450 <__d2b+0x64>
 800747e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007482:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007486:	6038      	str	r0, [r7, #0]
 8007488:	6918      	ldr	r0, [r3, #16]
 800748a:	f7ff fd2d 	bl	8006ee8 <__hi0bits>
 800748e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007492:	e7e5      	b.n	8007460 <__d2b+0x74>
 8007494:	08009d16 	.word	0x08009d16
 8007498:	08009d27 	.word	0x08009d27

0800749c <__sfputc_r>:
 800749c:	6893      	ldr	r3, [r2, #8]
 800749e:	3b01      	subs	r3, #1
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	b410      	push	{r4}
 80074a4:	6093      	str	r3, [r2, #8]
 80074a6:	da08      	bge.n	80074ba <__sfputc_r+0x1e>
 80074a8:	6994      	ldr	r4, [r2, #24]
 80074aa:	42a3      	cmp	r3, r4
 80074ac:	db01      	blt.n	80074b2 <__sfputc_r+0x16>
 80074ae:	290a      	cmp	r1, #10
 80074b0:	d103      	bne.n	80074ba <__sfputc_r+0x1e>
 80074b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80074b6:	f000 bee7 	b.w	8008288 <__swbuf_r>
 80074ba:	6813      	ldr	r3, [r2, #0]
 80074bc:	1c58      	adds	r0, r3, #1
 80074be:	6010      	str	r0, [r2, #0]
 80074c0:	7019      	strb	r1, [r3, #0]
 80074c2:	4608      	mov	r0, r1
 80074c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80074c8:	4770      	bx	lr

080074ca <__sfputs_r>:
 80074ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074cc:	4606      	mov	r6, r0
 80074ce:	460f      	mov	r7, r1
 80074d0:	4614      	mov	r4, r2
 80074d2:	18d5      	adds	r5, r2, r3
 80074d4:	42ac      	cmp	r4, r5
 80074d6:	d101      	bne.n	80074dc <__sfputs_r+0x12>
 80074d8:	2000      	movs	r0, #0
 80074da:	e007      	b.n	80074ec <__sfputs_r+0x22>
 80074dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074e0:	463a      	mov	r2, r7
 80074e2:	4630      	mov	r0, r6
 80074e4:	f7ff ffda 	bl	800749c <__sfputc_r>
 80074e8:	1c43      	adds	r3, r0, #1
 80074ea:	d1f3      	bne.n	80074d4 <__sfputs_r+0xa>
 80074ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080074f0 <_vfiprintf_r>:
 80074f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074f4:	460d      	mov	r5, r1
 80074f6:	b09d      	sub	sp, #116	@ 0x74
 80074f8:	4614      	mov	r4, r2
 80074fa:	4698      	mov	r8, r3
 80074fc:	4606      	mov	r6, r0
 80074fe:	b118      	cbz	r0, 8007508 <_vfiprintf_r+0x18>
 8007500:	6a03      	ldr	r3, [r0, #32]
 8007502:	b90b      	cbnz	r3, 8007508 <_vfiprintf_r+0x18>
 8007504:	f7fe fb20 	bl	8005b48 <__sinit>
 8007508:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800750a:	07d9      	lsls	r1, r3, #31
 800750c:	d405      	bmi.n	800751a <_vfiprintf_r+0x2a>
 800750e:	89ab      	ldrh	r3, [r5, #12]
 8007510:	059a      	lsls	r2, r3, #22
 8007512:	d402      	bmi.n	800751a <_vfiprintf_r+0x2a>
 8007514:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007516:	f7fe fcee 	bl	8005ef6 <__retarget_lock_acquire_recursive>
 800751a:	89ab      	ldrh	r3, [r5, #12]
 800751c:	071b      	lsls	r3, r3, #28
 800751e:	d501      	bpl.n	8007524 <_vfiprintf_r+0x34>
 8007520:	692b      	ldr	r3, [r5, #16]
 8007522:	b99b      	cbnz	r3, 800754c <_vfiprintf_r+0x5c>
 8007524:	4629      	mov	r1, r5
 8007526:	4630      	mov	r0, r6
 8007528:	f000 feec 	bl	8008304 <__swsetup_r>
 800752c:	b170      	cbz	r0, 800754c <_vfiprintf_r+0x5c>
 800752e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007530:	07dc      	lsls	r4, r3, #31
 8007532:	d504      	bpl.n	800753e <_vfiprintf_r+0x4e>
 8007534:	f04f 30ff 	mov.w	r0, #4294967295
 8007538:	b01d      	add	sp, #116	@ 0x74
 800753a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800753e:	89ab      	ldrh	r3, [r5, #12]
 8007540:	0598      	lsls	r0, r3, #22
 8007542:	d4f7      	bmi.n	8007534 <_vfiprintf_r+0x44>
 8007544:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007546:	f7fe fcd7 	bl	8005ef8 <__retarget_lock_release_recursive>
 800754a:	e7f3      	b.n	8007534 <_vfiprintf_r+0x44>
 800754c:	2300      	movs	r3, #0
 800754e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007550:	2320      	movs	r3, #32
 8007552:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007556:	f8cd 800c 	str.w	r8, [sp, #12]
 800755a:	2330      	movs	r3, #48	@ 0x30
 800755c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800770c <_vfiprintf_r+0x21c>
 8007560:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007564:	f04f 0901 	mov.w	r9, #1
 8007568:	4623      	mov	r3, r4
 800756a:	469a      	mov	sl, r3
 800756c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007570:	b10a      	cbz	r2, 8007576 <_vfiprintf_r+0x86>
 8007572:	2a25      	cmp	r2, #37	@ 0x25
 8007574:	d1f9      	bne.n	800756a <_vfiprintf_r+0x7a>
 8007576:	ebba 0b04 	subs.w	fp, sl, r4
 800757a:	d00b      	beq.n	8007594 <_vfiprintf_r+0xa4>
 800757c:	465b      	mov	r3, fp
 800757e:	4622      	mov	r2, r4
 8007580:	4629      	mov	r1, r5
 8007582:	4630      	mov	r0, r6
 8007584:	f7ff ffa1 	bl	80074ca <__sfputs_r>
 8007588:	3001      	adds	r0, #1
 800758a:	f000 80a7 	beq.w	80076dc <_vfiprintf_r+0x1ec>
 800758e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007590:	445a      	add	r2, fp
 8007592:	9209      	str	r2, [sp, #36]	@ 0x24
 8007594:	f89a 3000 	ldrb.w	r3, [sl]
 8007598:	2b00      	cmp	r3, #0
 800759a:	f000 809f 	beq.w	80076dc <_vfiprintf_r+0x1ec>
 800759e:	2300      	movs	r3, #0
 80075a0:	f04f 32ff 	mov.w	r2, #4294967295
 80075a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80075a8:	f10a 0a01 	add.w	sl, sl, #1
 80075ac:	9304      	str	r3, [sp, #16]
 80075ae:	9307      	str	r3, [sp, #28]
 80075b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80075b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80075b6:	4654      	mov	r4, sl
 80075b8:	2205      	movs	r2, #5
 80075ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075be:	4853      	ldr	r0, [pc, #332]	@ (800770c <_vfiprintf_r+0x21c>)
 80075c0:	f7f8 fe26 	bl	8000210 <memchr>
 80075c4:	9a04      	ldr	r2, [sp, #16]
 80075c6:	b9d8      	cbnz	r0, 8007600 <_vfiprintf_r+0x110>
 80075c8:	06d1      	lsls	r1, r2, #27
 80075ca:	bf44      	itt	mi
 80075cc:	2320      	movmi	r3, #32
 80075ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80075d2:	0713      	lsls	r3, r2, #28
 80075d4:	bf44      	itt	mi
 80075d6:	232b      	movmi	r3, #43	@ 0x2b
 80075d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80075dc:	f89a 3000 	ldrb.w	r3, [sl]
 80075e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80075e2:	d015      	beq.n	8007610 <_vfiprintf_r+0x120>
 80075e4:	9a07      	ldr	r2, [sp, #28]
 80075e6:	4654      	mov	r4, sl
 80075e8:	2000      	movs	r0, #0
 80075ea:	f04f 0c0a 	mov.w	ip, #10
 80075ee:	4621      	mov	r1, r4
 80075f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80075f4:	3b30      	subs	r3, #48	@ 0x30
 80075f6:	2b09      	cmp	r3, #9
 80075f8:	d94b      	bls.n	8007692 <_vfiprintf_r+0x1a2>
 80075fa:	b1b0      	cbz	r0, 800762a <_vfiprintf_r+0x13a>
 80075fc:	9207      	str	r2, [sp, #28]
 80075fe:	e014      	b.n	800762a <_vfiprintf_r+0x13a>
 8007600:	eba0 0308 	sub.w	r3, r0, r8
 8007604:	fa09 f303 	lsl.w	r3, r9, r3
 8007608:	4313      	orrs	r3, r2
 800760a:	9304      	str	r3, [sp, #16]
 800760c:	46a2      	mov	sl, r4
 800760e:	e7d2      	b.n	80075b6 <_vfiprintf_r+0xc6>
 8007610:	9b03      	ldr	r3, [sp, #12]
 8007612:	1d19      	adds	r1, r3, #4
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	9103      	str	r1, [sp, #12]
 8007618:	2b00      	cmp	r3, #0
 800761a:	bfbb      	ittet	lt
 800761c:	425b      	neglt	r3, r3
 800761e:	f042 0202 	orrlt.w	r2, r2, #2
 8007622:	9307      	strge	r3, [sp, #28]
 8007624:	9307      	strlt	r3, [sp, #28]
 8007626:	bfb8      	it	lt
 8007628:	9204      	strlt	r2, [sp, #16]
 800762a:	7823      	ldrb	r3, [r4, #0]
 800762c:	2b2e      	cmp	r3, #46	@ 0x2e
 800762e:	d10a      	bne.n	8007646 <_vfiprintf_r+0x156>
 8007630:	7863      	ldrb	r3, [r4, #1]
 8007632:	2b2a      	cmp	r3, #42	@ 0x2a
 8007634:	d132      	bne.n	800769c <_vfiprintf_r+0x1ac>
 8007636:	9b03      	ldr	r3, [sp, #12]
 8007638:	1d1a      	adds	r2, r3, #4
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	9203      	str	r2, [sp, #12]
 800763e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007642:	3402      	adds	r4, #2
 8007644:	9305      	str	r3, [sp, #20]
 8007646:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800771c <_vfiprintf_r+0x22c>
 800764a:	7821      	ldrb	r1, [r4, #0]
 800764c:	2203      	movs	r2, #3
 800764e:	4650      	mov	r0, sl
 8007650:	f7f8 fdde 	bl	8000210 <memchr>
 8007654:	b138      	cbz	r0, 8007666 <_vfiprintf_r+0x176>
 8007656:	9b04      	ldr	r3, [sp, #16]
 8007658:	eba0 000a 	sub.w	r0, r0, sl
 800765c:	2240      	movs	r2, #64	@ 0x40
 800765e:	4082      	lsls	r2, r0
 8007660:	4313      	orrs	r3, r2
 8007662:	3401      	adds	r4, #1
 8007664:	9304      	str	r3, [sp, #16]
 8007666:	f814 1b01 	ldrb.w	r1, [r4], #1
 800766a:	4829      	ldr	r0, [pc, #164]	@ (8007710 <_vfiprintf_r+0x220>)
 800766c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007670:	2206      	movs	r2, #6
 8007672:	f7f8 fdcd 	bl	8000210 <memchr>
 8007676:	2800      	cmp	r0, #0
 8007678:	d03f      	beq.n	80076fa <_vfiprintf_r+0x20a>
 800767a:	4b26      	ldr	r3, [pc, #152]	@ (8007714 <_vfiprintf_r+0x224>)
 800767c:	bb1b      	cbnz	r3, 80076c6 <_vfiprintf_r+0x1d6>
 800767e:	9b03      	ldr	r3, [sp, #12]
 8007680:	3307      	adds	r3, #7
 8007682:	f023 0307 	bic.w	r3, r3, #7
 8007686:	3308      	adds	r3, #8
 8007688:	9303      	str	r3, [sp, #12]
 800768a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800768c:	443b      	add	r3, r7
 800768e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007690:	e76a      	b.n	8007568 <_vfiprintf_r+0x78>
 8007692:	fb0c 3202 	mla	r2, ip, r2, r3
 8007696:	460c      	mov	r4, r1
 8007698:	2001      	movs	r0, #1
 800769a:	e7a8      	b.n	80075ee <_vfiprintf_r+0xfe>
 800769c:	2300      	movs	r3, #0
 800769e:	3401      	adds	r4, #1
 80076a0:	9305      	str	r3, [sp, #20]
 80076a2:	4619      	mov	r1, r3
 80076a4:	f04f 0c0a 	mov.w	ip, #10
 80076a8:	4620      	mov	r0, r4
 80076aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80076ae:	3a30      	subs	r2, #48	@ 0x30
 80076b0:	2a09      	cmp	r2, #9
 80076b2:	d903      	bls.n	80076bc <_vfiprintf_r+0x1cc>
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d0c6      	beq.n	8007646 <_vfiprintf_r+0x156>
 80076b8:	9105      	str	r1, [sp, #20]
 80076ba:	e7c4      	b.n	8007646 <_vfiprintf_r+0x156>
 80076bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80076c0:	4604      	mov	r4, r0
 80076c2:	2301      	movs	r3, #1
 80076c4:	e7f0      	b.n	80076a8 <_vfiprintf_r+0x1b8>
 80076c6:	ab03      	add	r3, sp, #12
 80076c8:	9300      	str	r3, [sp, #0]
 80076ca:	462a      	mov	r2, r5
 80076cc:	4b12      	ldr	r3, [pc, #72]	@ (8007718 <_vfiprintf_r+0x228>)
 80076ce:	a904      	add	r1, sp, #16
 80076d0:	4630      	mov	r0, r6
 80076d2:	f7fd fdf5 	bl	80052c0 <_printf_float>
 80076d6:	4607      	mov	r7, r0
 80076d8:	1c78      	adds	r0, r7, #1
 80076da:	d1d6      	bne.n	800768a <_vfiprintf_r+0x19a>
 80076dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80076de:	07d9      	lsls	r1, r3, #31
 80076e0:	d405      	bmi.n	80076ee <_vfiprintf_r+0x1fe>
 80076e2:	89ab      	ldrh	r3, [r5, #12]
 80076e4:	059a      	lsls	r2, r3, #22
 80076e6:	d402      	bmi.n	80076ee <_vfiprintf_r+0x1fe>
 80076e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80076ea:	f7fe fc05 	bl	8005ef8 <__retarget_lock_release_recursive>
 80076ee:	89ab      	ldrh	r3, [r5, #12]
 80076f0:	065b      	lsls	r3, r3, #25
 80076f2:	f53f af1f 	bmi.w	8007534 <_vfiprintf_r+0x44>
 80076f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80076f8:	e71e      	b.n	8007538 <_vfiprintf_r+0x48>
 80076fa:	ab03      	add	r3, sp, #12
 80076fc:	9300      	str	r3, [sp, #0]
 80076fe:	462a      	mov	r2, r5
 8007700:	4b05      	ldr	r3, [pc, #20]	@ (8007718 <_vfiprintf_r+0x228>)
 8007702:	a904      	add	r1, sp, #16
 8007704:	4630      	mov	r0, r6
 8007706:	f7fe f873 	bl	80057f0 <_printf_i>
 800770a:	e7e4      	b.n	80076d6 <_vfiprintf_r+0x1e6>
 800770c:	08009e80 	.word	0x08009e80
 8007710:	08009e8a 	.word	0x08009e8a
 8007714:	080052c1 	.word	0x080052c1
 8007718:	080074cb 	.word	0x080074cb
 800771c:	08009e86 	.word	0x08009e86

08007720 <__svfiscanf_r>:
 8007720:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007724:	461d      	mov	r5, r3
 8007726:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8007728:	07df      	lsls	r7, r3, #31
 800772a:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800772e:	4606      	mov	r6, r0
 8007730:	460c      	mov	r4, r1
 8007732:	4691      	mov	r9, r2
 8007734:	d405      	bmi.n	8007742 <__svfiscanf_r+0x22>
 8007736:	898b      	ldrh	r3, [r1, #12]
 8007738:	0598      	lsls	r0, r3, #22
 800773a:	d402      	bmi.n	8007742 <__svfiscanf_r+0x22>
 800773c:	6d88      	ldr	r0, [r1, #88]	@ 0x58
 800773e:	f7fe fbda 	bl	8005ef6 <__retarget_lock_acquire_recursive>
 8007742:	2300      	movs	r3, #0
 8007744:	e9cd 3344 	strd	r3, r3, [sp, #272]	@ 0x110
 8007748:	4ba7      	ldr	r3, [pc, #668]	@ (80079e8 <__svfiscanf_r+0x2c8>)
 800774a:	93a0      	str	r3, [sp, #640]	@ 0x280
 800774c:	f10d 0804 	add.w	r8, sp, #4
 8007750:	4ba6      	ldr	r3, [pc, #664]	@ (80079ec <__svfiscanf_r+0x2cc>)
 8007752:	4fa7      	ldr	r7, [pc, #668]	@ (80079f0 <__svfiscanf_r+0x2d0>)
 8007754:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8007758:	93a1      	str	r3, [sp, #644]	@ 0x284
 800775a:	9500      	str	r5, [sp, #0]
 800775c:	f899 3000 	ldrb.w	r3, [r9]
 8007760:	2b00      	cmp	r3, #0
 8007762:	f000 816c 	beq.w	8007a3e <__svfiscanf_r+0x31e>
 8007766:	5cf9      	ldrb	r1, [r7, r3]
 8007768:	f011 0108 	ands.w	r1, r1, #8
 800776c:	f109 0501 	add.w	r5, r9, #1
 8007770:	d019      	beq.n	80077a6 <__svfiscanf_r+0x86>
 8007772:	6863      	ldr	r3, [r4, #4]
 8007774:	2b00      	cmp	r3, #0
 8007776:	dd0f      	ble.n	8007798 <__svfiscanf_r+0x78>
 8007778:	6823      	ldr	r3, [r4, #0]
 800777a:	781a      	ldrb	r2, [r3, #0]
 800777c:	5cba      	ldrb	r2, [r7, r2]
 800777e:	0711      	lsls	r1, r2, #28
 8007780:	d401      	bmi.n	8007786 <__svfiscanf_r+0x66>
 8007782:	46a9      	mov	r9, r5
 8007784:	e7ea      	b.n	800775c <__svfiscanf_r+0x3c>
 8007786:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8007788:	3201      	adds	r2, #1
 800778a:	9245      	str	r2, [sp, #276]	@ 0x114
 800778c:	6862      	ldr	r2, [r4, #4]
 800778e:	3301      	adds	r3, #1
 8007790:	3a01      	subs	r2, #1
 8007792:	6062      	str	r2, [r4, #4]
 8007794:	6023      	str	r3, [r4, #0]
 8007796:	e7ec      	b.n	8007772 <__svfiscanf_r+0x52>
 8007798:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800779a:	4621      	mov	r1, r4
 800779c:	4630      	mov	r0, r6
 800779e:	4798      	blx	r3
 80077a0:	2800      	cmp	r0, #0
 80077a2:	d0e9      	beq.n	8007778 <__svfiscanf_r+0x58>
 80077a4:	e7ed      	b.n	8007782 <__svfiscanf_r+0x62>
 80077a6:	2b25      	cmp	r3, #37	@ 0x25
 80077a8:	d012      	beq.n	80077d0 <__svfiscanf_r+0xb0>
 80077aa:	4699      	mov	r9, r3
 80077ac:	6863      	ldr	r3, [r4, #4]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	f340 8095 	ble.w	80078de <__svfiscanf_r+0x1be>
 80077b4:	6822      	ldr	r2, [r4, #0]
 80077b6:	7813      	ldrb	r3, [r2, #0]
 80077b8:	454b      	cmp	r3, r9
 80077ba:	f040 8140 	bne.w	8007a3e <__svfiscanf_r+0x31e>
 80077be:	6863      	ldr	r3, [r4, #4]
 80077c0:	3b01      	subs	r3, #1
 80077c2:	6063      	str	r3, [r4, #4]
 80077c4:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80077c6:	3201      	adds	r2, #1
 80077c8:	3301      	adds	r3, #1
 80077ca:	6022      	str	r2, [r4, #0]
 80077cc:	9345      	str	r3, [sp, #276]	@ 0x114
 80077ce:	e7d8      	b.n	8007782 <__svfiscanf_r+0x62>
 80077d0:	9141      	str	r1, [sp, #260]	@ 0x104
 80077d2:	9143      	str	r1, [sp, #268]	@ 0x10c
 80077d4:	f899 3001 	ldrb.w	r3, [r9, #1]
 80077d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80077da:	bf02      	ittt	eq
 80077dc:	2310      	moveq	r3, #16
 80077de:	9341      	streq	r3, [sp, #260]	@ 0x104
 80077e0:	f109 0502 	addeq.w	r5, r9, #2
 80077e4:	220a      	movs	r2, #10
 80077e6:	46a9      	mov	r9, r5
 80077e8:	f819 1b01 	ldrb.w	r1, [r9], #1
 80077ec:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80077f0:	2b09      	cmp	r3, #9
 80077f2:	d91f      	bls.n	8007834 <__svfiscanf_r+0x114>
 80077f4:	f8df a1fc 	ldr.w	sl, [pc, #508]	@ 80079f4 <__svfiscanf_r+0x2d4>
 80077f8:	2203      	movs	r2, #3
 80077fa:	4650      	mov	r0, sl
 80077fc:	f7f8 fd08 	bl	8000210 <memchr>
 8007800:	b138      	cbz	r0, 8007812 <__svfiscanf_r+0xf2>
 8007802:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8007804:	eba0 000a 	sub.w	r0, r0, sl
 8007808:	2301      	movs	r3, #1
 800780a:	4083      	lsls	r3, r0
 800780c:	4313      	orrs	r3, r2
 800780e:	9341      	str	r3, [sp, #260]	@ 0x104
 8007810:	464d      	mov	r5, r9
 8007812:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007816:	2b78      	cmp	r3, #120	@ 0x78
 8007818:	d807      	bhi.n	800782a <__svfiscanf_r+0x10a>
 800781a:	2b57      	cmp	r3, #87	@ 0x57
 800781c:	d811      	bhi.n	8007842 <__svfiscanf_r+0x122>
 800781e:	2b25      	cmp	r3, #37	@ 0x25
 8007820:	d0c3      	beq.n	80077aa <__svfiscanf_r+0x8a>
 8007822:	d857      	bhi.n	80078d4 <__svfiscanf_r+0x1b4>
 8007824:	2b00      	cmp	r3, #0
 8007826:	f000 80c1 	beq.w	80079ac <__svfiscanf_r+0x28c>
 800782a:	2303      	movs	r3, #3
 800782c:	9347      	str	r3, [sp, #284]	@ 0x11c
 800782e:	230a      	movs	r3, #10
 8007830:	9342      	str	r3, [sp, #264]	@ 0x108
 8007832:	e07e      	b.n	8007932 <__svfiscanf_r+0x212>
 8007834:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8007836:	fb02 1103 	mla	r1, r2, r3, r1
 800783a:	3930      	subs	r1, #48	@ 0x30
 800783c:	9143      	str	r1, [sp, #268]	@ 0x10c
 800783e:	464d      	mov	r5, r9
 8007840:	e7d1      	b.n	80077e6 <__svfiscanf_r+0xc6>
 8007842:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8007846:	2a20      	cmp	r2, #32
 8007848:	d8ef      	bhi.n	800782a <__svfiscanf_r+0x10a>
 800784a:	a101      	add	r1, pc, #4	@ (adr r1, 8007850 <__svfiscanf_r+0x130>)
 800784c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007850:	08007911 	.word	0x08007911
 8007854:	0800782b 	.word	0x0800782b
 8007858:	0800782b 	.word	0x0800782b
 800785c:	0800796b 	.word	0x0800796b
 8007860:	0800782b 	.word	0x0800782b
 8007864:	0800782b 	.word	0x0800782b
 8007868:	0800782b 	.word	0x0800782b
 800786c:	0800782b 	.word	0x0800782b
 8007870:	0800782b 	.word	0x0800782b
 8007874:	0800782b 	.word	0x0800782b
 8007878:	0800782b 	.word	0x0800782b
 800787c:	08007981 	.word	0x08007981
 8007880:	08007967 	.word	0x08007967
 8007884:	080078db 	.word	0x080078db
 8007888:	080078db 	.word	0x080078db
 800788c:	080078db 	.word	0x080078db
 8007890:	0800782b 	.word	0x0800782b
 8007894:	08007923 	.word	0x08007923
 8007898:	0800782b 	.word	0x0800782b
 800789c:	0800782b 	.word	0x0800782b
 80078a0:	0800782b 	.word	0x0800782b
 80078a4:	0800782b 	.word	0x0800782b
 80078a8:	08007991 	.word	0x08007991
 80078ac:	0800792b 	.word	0x0800792b
 80078b0:	08007909 	.word	0x08007909
 80078b4:	0800782b 	.word	0x0800782b
 80078b8:	0800782b 	.word	0x0800782b
 80078bc:	0800798d 	.word	0x0800798d
 80078c0:	0800782b 	.word	0x0800782b
 80078c4:	08007967 	.word	0x08007967
 80078c8:	0800782b 	.word	0x0800782b
 80078cc:	0800782b 	.word	0x0800782b
 80078d0:	08007911 	.word	0x08007911
 80078d4:	3b45      	subs	r3, #69	@ 0x45
 80078d6:	2b02      	cmp	r3, #2
 80078d8:	d8a7      	bhi.n	800782a <__svfiscanf_r+0x10a>
 80078da:	2305      	movs	r3, #5
 80078dc:	e028      	b.n	8007930 <__svfiscanf_r+0x210>
 80078de:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80078e0:	4621      	mov	r1, r4
 80078e2:	4630      	mov	r0, r6
 80078e4:	4798      	blx	r3
 80078e6:	2800      	cmp	r0, #0
 80078e8:	f43f af64 	beq.w	80077b4 <__svfiscanf_r+0x94>
 80078ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80078ee:	07da      	lsls	r2, r3, #31
 80078f0:	f140 809d 	bpl.w	8007a2e <__svfiscanf_r+0x30e>
 80078f4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80078f6:	2800      	cmp	r0, #0
 80078f8:	d061      	beq.n	80079be <__svfiscanf_r+0x29e>
 80078fa:	89a3      	ldrh	r3, [r4, #12]
 80078fc:	0659      	lsls	r1, r3, #25
 80078fe:	d45e      	bmi.n	80079be <__svfiscanf_r+0x29e>
 8007900:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8007904:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007908:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800790a:	f042 0220 	orr.w	r2, r2, #32
 800790e:	9241      	str	r2, [sp, #260]	@ 0x104
 8007910:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8007912:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007916:	9241      	str	r2, [sp, #260]	@ 0x104
 8007918:	2210      	movs	r2, #16
 800791a:	2b6e      	cmp	r3, #110	@ 0x6e
 800791c:	9242      	str	r2, [sp, #264]	@ 0x108
 800791e:	d902      	bls.n	8007926 <__svfiscanf_r+0x206>
 8007920:	e005      	b.n	800792e <__svfiscanf_r+0x20e>
 8007922:	2300      	movs	r3, #0
 8007924:	9342      	str	r3, [sp, #264]	@ 0x108
 8007926:	2303      	movs	r3, #3
 8007928:	e002      	b.n	8007930 <__svfiscanf_r+0x210>
 800792a:	2308      	movs	r3, #8
 800792c:	9342      	str	r3, [sp, #264]	@ 0x108
 800792e:	2304      	movs	r3, #4
 8007930:	9347      	str	r3, [sp, #284]	@ 0x11c
 8007932:	6863      	ldr	r3, [r4, #4]
 8007934:	2b00      	cmp	r3, #0
 8007936:	dd45      	ble.n	80079c4 <__svfiscanf_r+0x2a4>
 8007938:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800793a:	0659      	lsls	r1, r3, #25
 800793c:	d404      	bmi.n	8007948 <__svfiscanf_r+0x228>
 800793e:	6823      	ldr	r3, [r4, #0]
 8007940:	781a      	ldrb	r2, [r3, #0]
 8007942:	5cba      	ldrb	r2, [r7, r2]
 8007944:	0712      	lsls	r2, r2, #28
 8007946:	d444      	bmi.n	80079d2 <__svfiscanf_r+0x2b2>
 8007948:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800794a:	2b02      	cmp	r3, #2
 800794c:	dc5b      	bgt.n	8007a06 <__svfiscanf_r+0x2e6>
 800794e:	466b      	mov	r3, sp
 8007950:	4622      	mov	r2, r4
 8007952:	a941      	add	r1, sp, #260	@ 0x104
 8007954:	4630      	mov	r0, r6
 8007956:	f000 f893 	bl	8007a80 <_scanf_chars>
 800795a:	2801      	cmp	r0, #1
 800795c:	d06f      	beq.n	8007a3e <__svfiscanf_r+0x31e>
 800795e:	2802      	cmp	r0, #2
 8007960:	f47f af0f 	bne.w	8007782 <__svfiscanf_r+0x62>
 8007964:	e7c2      	b.n	80078ec <__svfiscanf_r+0x1cc>
 8007966:	220a      	movs	r2, #10
 8007968:	e7d7      	b.n	800791a <__svfiscanf_r+0x1fa>
 800796a:	4629      	mov	r1, r5
 800796c:	4640      	mov	r0, r8
 800796e:	f000 fb99 	bl	80080a4 <__sccl>
 8007972:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8007974:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007978:	9341      	str	r3, [sp, #260]	@ 0x104
 800797a:	4605      	mov	r5, r0
 800797c:	2301      	movs	r3, #1
 800797e:	e7d7      	b.n	8007930 <__svfiscanf_r+0x210>
 8007980:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8007982:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007986:	9341      	str	r3, [sp, #260]	@ 0x104
 8007988:	2300      	movs	r3, #0
 800798a:	e7d1      	b.n	8007930 <__svfiscanf_r+0x210>
 800798c:	2302      	movs	r3, #2
 800798e:	e7cf      	b.n	8007930 <__svfiscanf_r+0x210>
 8007990:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8007992:	06c3      	lsls	r3, r0, #27
 8007994:	f53f aef5 	bmi.w	8007782 <__svfiscanf_r+0x62>
 8007998:	9b00      	ldr	r3, [sp, #0]
 800799a:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800799c:	1d19      	adds	r1, r3, #4
 800799e:	9100      	str	r1, [sp, #0]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	07c0      	lsls	r0, r0, #31
 80079a4:	bf4c      	ite	mi
 80079a6:	801a      	strhmi	r2, [r3, #0]
 80079a8:	601a      	strpl	r2, [r3, #0]
 80079aa:	e6ea      	b.n	8007782 <__svfiscanf_r+0x62>
 80079ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80079ae:	07de      	lsls	r6, r3, #31
 80079b0:	d405      	bmi.n	80079be <__svfiscanf_r+0x29e>
 80079b2:	89a3      	ldrh	r3, [r4, #12]
 80079b4:	059d      	lsls	r5, r3, #22
 80079b6:	d402      	bmi.n	80079be <__svfiscanf_r+0x29e>
 80079b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80079ba:	f7fe fa9d 	bl	8005ef8 <__retarget_lock_release_recursive>
 80079be:	f04f 30ff 	mov.w	r0, #4294967295
 80079c2:	e79d      	b.n	8007900 <__svfiscanf_r+0x1e0>
 80079c4:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80079c6:	4621      	mov	r1, r4
 80079c8:	4630      	mov	r0, r6
 80079ca:	4798      	blx	r3
 80079cc:	2800      	cmp	r0, #0
 80079ce:	d0b3      	beq.n	8007938 <__svfiscanf_r+0x218>
 80079d0:	e78c      	b.n	80078ec <__svfiscanf_r+0x1cc>
 80079d2:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80079d4:	3201      	adds	r2, #1
 80079d6:	9245      	str	r2, [sp, #276]	@ 0x114
 80079d8:	6862      	ldr	r2, [r4, #4]
 80079da:	3a01      	subs	r2, #1
 80079dc:	2a00      	cmp	r2, #0
 80079de:	6062      	str	r2, [r4, #4]
 80079e0:	dd0a      	ble.n	80079f8 <__svfiscanf_r+0x2d8>
 80079e2:	3301      	adds	r3, #1
 80079e4:	6023      	str	r3, [r4, #0]
 80079e6:	e7aa      	b.n	800793e <__svfiscanf_r+0x21e>
 80079e8:	0800818b 	.word	0x0800818b
 80079ec:	08007fbd 	.word	0x08007fbd
 80079f0:	08009ef3 	.word	0x08009ef3
 80079f4:	08009e86 	.word	0x08009e86
 80079f8:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80079fa:	4621      	mov	r1, r4
 80079fc:	4630      	mov	r0, r6
 80079fe:	4798      	blx	r3
 8007a00:	2800      	cmp	r0, #0
 8007a02:	d09c      	beq.n	800793e <__svfiscanf_r+0x21e>
 8007a04:	e772      	b.n	80078ec <__svfiscanf_r+0x1cc>
 8007a06:	2b04      	cmp	r3, #4
 8007a08:	dc06      	bgt.n	8007a18 <__svfiscanf_r+0x2f8>
 8007a0a:	466b      	mov	r3, sp
 8007a0c:	4622      	mov	r2, r4
 8007a0e:	a941      	add	r1, sp, #260	@ 0x104
 8007a10:	4630      	mov	r0, r6
 8007a12:	f000 f88f 	bl	8007b34 <_scanf_i>
 8007a16:	e7a0      	b.n	800795a <__svfiscanf_r+0x23a>
 8007a18:	4b0e      	ldr	r3, [pc, #56]	@ (8007a54 <__svfiscanf_r+0x334>)
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	f43f aeb1 	beq.w	8007782 <__svfiscanf_r+0x62>
 8007a20:	466b      	mov	r3, sp
 8007a22:	4622      	mov	r2, r4
 8007a24:	a941      	add	r1, sp, #260	@ 0x104
 8007a26:	4630      	mov	r0, r6
 8007a28:	f3af 8000 	nop.w
 8007a2c:	e795      	b.n	800795a <__svfiscanf_r+0x23a>
 8007a2e:	89a3      	ldrh	r3, [r4, #12]
 8007a30:	0598      	lsls	r0, r3, #22
 8007a32:	f53f af5f 	bmi.w	80078f4 <__svfiscanf_r+0x1d4>
 8007a36:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007a38:	f7fe fa5e 	bl	8005ef8 <__retarget_lock_release_recursive>
 8007a3c:	e75a      	b.n	80078f4 <__svfiscanf_r+0x1d4>
 8007a3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007a40:	07da      	lsls	r2, r3, #31
 8007a42:	d405      	bmi.n	8007a50 <__svfiscanf_r+0x330>
 8007a44:	89a3      	ldrh	r3, [r4, #12]
 8007a46:	059b      	lsls	r3, r3, #22
 8007a48:	d402      	bmi.n	8007a50 <__svfiscanf_r+0x330>
 8007a4a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007a4c:	f7fe fa54 	bl	8005ef8 <__retarget_lock_release_recursive>
 8007a50:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8007a52:	e755      	b.n	8007900 <__svfiscanf_r+0x1e0>
 8007a54:	00000000 	.word	0x00000000

08007a58 <_vfiscanf_r>:
 8007a58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a5c:	460d      	mov	r5, r1
 8007a5e:	4616      	mov	r6, r2
 8007a60:	461f      	mov	r7, r3
 8007a62:	4604      	mov	r4, r0
 8007a64:	b118      	cbz	r0, 8007a6e <_vfiscanf_r+0x16>
 8007a66:	6a03      	ldr	r3, [r0, #32]
 8007a68:	b90b      	cbnz	r3, 8007a6e <_vfiscanf_r+0x16>
 8007a6a:	f7fe f86d 	bl	8005b48 <__sinit>
 8007a6e:	463b      	mov	r3, r7
 8007a70:	4632      	mov	r2, r6
 8007a72:	4629      	mov	r1, r5
 8007a74:	4620      	mov	r0, r4
 8007a76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a7a:	f7ff be51 	b.w	8007720 <__svfiscanf_r>
	...

08007a80 <_scanf_chars>:
 8007a80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a84:	4615      	mov	r5, r2
 8007a86:	688a      	ldr	r2, [r1, #8]
 8007a88:	4680      	mov	r8, r0
 8007a8a:	460c      	mov	r4, r1
 8007a8c:	b932      	cbnz	r2, 8007a9c <_scanf_chars+0x1c>
 8007a8e:	698a      	ldr	r2, [r1, #24]
 8007a90:	2a00      	cmp	r2, #0
 8007a92:	bf14      	ite	ne
 8007a94:	f04f 32ff 	movne.w	r2, #4294967295
 8007a98:	2201      	moveq	r2, #1
 8007a9a:	608a      	str	r2, [r1, #8]
 8007a9c:	6822      	ldr	r2, [r4, #0]
 8007a9e:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8007b30 <_scanf_chars+0xb0>
 8007aa2:	06d1      	lsls	r1, r2, #27
 8007aa4:	bf5f      	itttt	pl
 8007aa6:	681a      	ldrpl	r2, [r3, #0]
 8007aa8:	1d11      	addpl	r1, r2, #4
 8007aaa:	6019      	strpl	r1, [r3, #0]
 8007aac:	6816      	ldrpl	r6, [r2, #0]
 8007aae:	2700      	movs	r7, #0
 8007ab0:	69a0      	ldr	r0, [r4, #24]
 8007ab2:	b188      	cbz	r0, 8007ad8 <_scanf_chars+0x58>
 8007ab4:	2801      	cmp	r0, #1
 8007ab6:	d107      	bne.n	8007ac8 <_scanf_chars+0x48>
 8007ab8:	682b      	ldr	r3, [r5, #0]
 8007aba:	781a      	ldrb	r2, [r3, #0]
 8007abc:	6963      	ldr	r3, [r4, #20]
 8007abe:	5c9b      	ldrb	r3, [r3, r2]
 8007ac0:	b953      	cbnz	r3, 8007ad8 <_scanf_chars+0x58>
 8007ac2:	2f00      	cmp	r7, #0
 8007ac4:	d031      	beq.n	8007b2a <_scanf_chars+0xaa>
 8007ac6:	e022      	b.n	8007b0e <_scanf_chars+0x8e>
 8007ac8:	2802      	cmp	r0, #2
 8007aca:	d120      	bne.n	8007b0e <_scanf_chars+0x8e>
 8007acc:	682b      	ldr	r3, [r5, #0]
 8007ace:	781b      	ldrb	r3, [r3, #0]
 8007ad0:	f819 3003 	ldrb.w	r3, [r9, r3]
 8007ad4:	071b      	lsls	r3, r3, #28
 8007ad6:	d41a      	bmi.n	8007b0e <_scanf_chars+0x8e>
 8007ad8:	6823      	ldr	r3, [r4, #0]
 8007ada:	06da      	lsls	r2, r3, #27
 8007adc:	bf5e      	ittt	pl
 8007ade:	682b      	ldrpl	r3, [r5, #0]
 8007ae0:	781b      	ldrbpl	r3, [r3, #0]
 8007ae2:	f806 3b01 	strbpl.w	r3, [r6], #1
 8007ae6:	682a      	ldr	r2, [r5, #0]
 8007ae8:	686b      	ldr	r3, [r5, #4]
 8007aea:	3201      	adds	r2, #1
 8007aec:	602a      	str	r2, [r5, #0]
 8007aee:	68a2      	ldr	r2, [r4, #8]
 8007af0:	3b01      	subs	r3, #1
 8007af2:	3a01      	subs	r2, #1
 8007af4:	606b      	str	r3, [r5, #4]
 8007af6:	3701      	adds	r7, #1
 8007af8:	60a2      	str	r2, [r4, #8]
 8007afa:	b142      	cbz	r2, 8007b0e <_scanf_chars+0x8e>
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	dcd7      	bgt.n	8007ab0 <_scanf_chars+0x30>
 8007b00:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007b04:	4629      	mov	r1, r5
 8007b06:	4640      	mov	r0, r8
 8007b08:	4798      	blx	r3
 8007b0a:	2800      	cmp	r0, #0
 8007b0c:	d0d0      	beq.n	8007ab0 <_scanf_chars+0x30>
 8007b0e:	6823      	ldr	r3, [r4, #0]
 8007b10:	f013 0310 	ands.w	r3, r3, #16
 8007b14:	d105      	bne.n	8007b22 <_scanf_chars+0xa2>
 8007b16:	68e2      	ldr	r2, [r4, #12]
 8007b18:	3201      	adds	r2, #1
 8007b1a:	60e2      	str	r2, [r4, #12]
 8007b1c:	69a2      	ldr	r2, [r4, #24]
 8007b1e:	b102      	cbz	r2, 8007b22 <_scanf_chars+0xa2>
 8007b20:	7033      	strb	r3, [r6, #0]
 8007b22:	6923      	ldr	r3, [r4, #16]
 8007b24:	443b      	add	r3, r7
 8007b26:	6123      	str	r3, [r4, #16]
 8007b28:	2000      	movs	r0, #0
 8007b2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b2e:	bf00      	nop
 8007b30:	08009ef3 	.word	0x08009ef3

08007b34 <_scanf_i>:
 8007b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b38:	4698      	mov	r8, r3
 8007b3a:	4b74      	ldr	r3, [pc, #464]	@ (8007d0c <_scanf_i+0x1d8>)
 8007b3c:	460c      	mov	r4, r1
 8007b3e:	4682      	mov	sl, r0
 8007b40:	4616      	mov	r6, r2
 8007b42:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007b46:	b087      	sub	sp, #28
 8007b48:	ab03      	add	r3, sp, #12
 8007b4a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8007b4e:	4b70      	ldr	r3, [pc, #448]	@ (8007d10 <_scanf_i+0x1dc>)
 8007b50:	69a1      	ldr	r1, [r4, #24]
 8007b52:	4a70      	ldr	r2, [pc, #448]	@ (8007d14 <_scanf_i+0x1e0>)
 8007b54:	2903      	cmp	r1, #3
 8007b56:	bf08      	it	eq
 8007b58:	461a      	moveq	r2, r3
 8007b5a:	68a3      	ldr	r3, [r4, #8]
 8007b5c:	9201      	str	r2, [sp, #4]
 8007b5e:	1e5a      	subs	r2, r3, #1
 8007b60:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007b64:	bf88      	it	hi
 8007b66:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007b6a:	4627      	mov	r7, r4
 8007b6c:	bf82      	ittt	hi
 8007b6e:	eb03 0905 	addhi.w	r9, r3, r5
 8007b72:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007b76:	60a3      	strhi	r3, [r4, #8]
 8007b78:	f857 3b1c 	ldr.w	r3, [r7], #28
 8007b7c:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8007b80:	bf98      	it	ls
 8007b82:	f04f 0900 	movls.w	r9, #0
 8007b86:	6023      	str	r3, [r4, #0]
 8007b88:	463d      	mov	r5, r7
 8007b8a:	f04f 0b00 	mov.w	fp, #0
 8007b8e:	6831      	ldr	r1, [r6, #0]
 8007b90:	ab03      	add	r3, sp, #12
 8007b92:	7809      	ldrb	r1, [r1, #0]
 8007b94:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8007b98:	2202      	movs	r2, #2
 8007b9a:	f7f8 fb39 	bl	8000210 <memchr>
 8007b9e:	b328      	cbz	r0, 8007bec <_scanf_i+0xb8>
 8007ba0:	f1bb 0f01 	cmp.w	fp, #1
 8007ba4:	d159      	bne.n	8007c5a <_scanf_i+0x126>
 8007ba6:	6862      	ldr	r2, [r4, #4]
 8007ba8:	b92a      	cbnz	r2, 8007bb6 <_scanf_i+0x82>
 8007baa:	6822      	ldr	r2, [r4, #0]
 8007bac:	2108      	movs	r1, #8
 8007bae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007bb2:	6061      	str	r1, [r4, #4]
 8007bb4:	6022      	str	r2, [r4, #0]
 8007bb6:	6822      	ldr	r2, [r4, #0]
 8007bb8:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8007bbc:	6022      	str	r2, [r4, #0]
 8007bbe:	68a2      	ldr	r2, [r4, #8]
 8007bc0:	1e51      	subs	r1, r2, #1
 8007bc2:	60a1      	str	r1, [r4, #8]
 8007bc4:	b192      	cbz	r2, 8007bec <_scanf_i+0xb8>
 8007bc6:	6832      	ldr	r2, [r6, #0]
 8007bc8:	1c51      	adds	r1, r2, #1
 8007bca:	6031      	str	r1, [r6, #0]
 8007bcc:	7812      	ldrb	r2, [r2, #0]
 8007bce:	f805 2b01 	strb.w	r2, [r5], #1
 8007bd2:	6872      	ldr	r2, [r6, #4]
 8007bd4:	3a01      	subs	r2, #1
 8007bd6:	2a00      	cmp	r2, #0
 8007bd8:	6072      	str	r2, [r6, #4]
 8007bda:	dc07      	bgt.n	8007bec <_scanf_i+0xb8>
 8007bdc:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8007be0:	4631      	mov	r1, r6
 8007be2:	4650      	mov	r0, sl
 8007be4:	4790      	blx	r2
 8007be6:	2800      	cmp	r0, #0
 8007be8:	f040 8085 	bne.w	8007cf6 <_scanf_i+0x1c2>
 8007bec:	f10b 0b01 	add.w	fp, fp, #1
 8007bf0:	f1bb 0f03 	cmp.w	fp, #3
 8007bf4:	d1cb      	bne.n	8007b8e <_scanf_i+0x5a>
 8007bf6:	6863      	ldr	r3, [r4, #4]
 8007bf8:	b90b      	cbnz	r3, 8007bfe <_scanf_i+0xca>
 8007bfa:	230a      	movs	r3, #10
 8007bfc:	6063      	str	r3, [r4, #4]
 8007bfe:	6863      	ldr	r3, [r4, #4]
 8007c00:	4945      	ldr	r1, [pc, #276]	@ (8007d18 <_scanf_i+0x1e4>)
 8007c02:	6960      	ldr	r0, [r4, #20]
 8007c04:	1ac9      	subs	r1, r1, r3
 8007c06:	f000 fa4d 	bl	80080a4 <__sccl>
 8007c0a:	f04f 0b00 	mov.w	fp, #0
 8007c0e:	68a3      	ldr	r3, [r4, #8]
 8007c10:	6822      	ldr	r2, [r4, #0]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d03d      	beq.n	8007c92 <_scanf_i+0x15e>
 8007c16:	6831      	ldr	r1, [r6, #0]
 8007c18:	6960      	ldr	r0, [r4, #20]
 8007c1a:	f891 c000 	ldrb.w	ip, [r1]
 8007c1e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8007c22:	2800      	cmp	r0, #0
 8007c24:	d035      	beq.n	8007c92 <_scanf_i+0x15e>
 8007c26:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8007c2a:	d124      	bne.n	8007c76 <_scanf_i+0x142>
 8007c2c:	0510      	lsls	r0, r2, #20
 8007c2e:	d522      	bpl.n	8007c76 <_scanf_i+0x142>
 8007c30:	f10b 0b01 	add.w	fp, fp, #1
 8007c34:	f1b9 0f00 	cmp.w	r9, #0
 8007c38:	d003      	beq.n	8007c42 <_scanf_i+0x10e>
 8007c3a:	3301      	adds	r3, #1
 8007c3c:	f109 39ff 	add.w	r9, r9, #4294967295
 8007c40:	60a3      	str	r3, [r4, #8]
 8007c42:	6873      	ldr	r3, [r6, #4]
 8007c44:	3b01      	subs	r3, #1
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	6073      	str	r3, [r6, #4]
 8007c4a:	dd1b      	ble.n	8007c84 <_scanf_i+0x150>
 8007c4c:	6833      	ldr	r3, [r6, #0]
 8007c4e:	3301      	adds	r3, #1
 8007c50:	6033      	str	r3, [r6, #0]
 8007c52:	68a3      	ldr	r3, [r4, #8]
 8007c54:	3b01      	subs	r3, #1
 8007c56:	60a3      	str	r3, [r4, #8]
 8007c58:	e7d9      	b.n	8007c0e <_scanf_i+0xda>
 8007c5a:	f1bb 0f02 	cmp.w	fp, #2
 8007c5e:	d1ae      	bne.n	8007bbe <_scanf_i+0x8a>
 8007c60:	6822      	ldr	r2, [r4, #0]
 8007c62:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8007c66:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8007c6a:	d1bf      	bne.n	8007bec <_scanf_i+0xb8>
 8007c6c:	2110      	movs	r1, #16
 8007c6e:	6061      	str	r1, [r4, #4]
 8007c70:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007c74:	e7a2      	b.n	8007bbc <_scanf_i+0x88>
 8007c76:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8007c7a:	6022      	str	r2, [r4, #0]
 8007c7c:	780b      	ldrb	r3, [r1, #0]
 8007c7e:	f805 3b01 	strb.w	r3, [r5], #1
 8007c82:	e7de      	b.n	8007c42 <_scanf_i+0x10e>
 8007c84:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007c88:	4631      	mov	r1, r6
 8007c8a:	4650      	mov	r0, sl
 8007c8c:	4798      	blx	r3
 8007c8e:	2800      	cmp	r0, #0
 8007c90:	d0df      	beq.n	8007c52 <_scanf_i+0x11e>
 8007c92:	6823      	ldr	r3, [r4, #0]
 8007c94:	05d9      	lsls	r1, r3, #23
 8007c96:	d50d      	bpl.n	8007cb4 <_scanf_i+0x180>
 8007c98:	42bd      	cmp	r5, r7
 8007c9a:	d909      	bls.n	8007cb0 <_scanf_i+0x17c>
 8007c9c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8007ca0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007ca4:	4632      	mov	r2, r6
 8007ca6:	4650      	mov	r0, sl
 8007ca8:	4798      	blx	r3
 8007caa:	f105 39ff 	add.w	r9, r5, #4294967295
 8007cae:	464d      	mov	r5, r9
 8007cb0:	42bd      	cmp	r5, r7
 8007cb2:	d028      	beq.n	8007d06 <_scanf_i+0x1d2>
 8007cb4:	6822      	ldr	r2, [r4, #0]
 8007cb6:	f012 0210 	ands.w	r2, r2, #16
 8007cba:	d113      	bne.n	8007ce4 <_scanf_i+0x1b0>
 8007cbc:	702a      	strb	r2, [r5, #0]
 8007cbe:	6863      	ldr	r3, [r4, #4]
 8007cc0:	9e01      	ldr	r6, [sp, #4]
 8007cc2:	4639      	mov	r1, r7
 8007cc4:	4650      	mov	r0, sl
 8007cc6:	47b0      	blx	r6
 8007cc8:	f8d8 3000 	ldr.w	r3, [r8]
 8007ccc:	6821      	ldr	r1, [r4, #0]
 8007cce:	1d1a      	adds	r2, r3, #4
 8007cd0:	f8c8 2000 	str.w	r2, [r8]
 8007cd4:	f011 0f20 	tst.w	r1, #32
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	d00f      	beq.n	8007cfc <_scanf_i+0x1c8>
 8007cdc:	6018      	str	r0, [r3, #0]
 8007cde:	68e3      	ldr	r3, [r4, #12]
 8007ce0:	3301      	adds	r3, #1
 8007ce2:	60e3      	str	r3, [r4, #12]
 8007ce4:	6923      	ldr	r3, [r4, #16]
 8007ce6:	1bed      	subs	r5, r5, r7
 8007ce8:	445d      	add	r5, fp
 8007cea:	442b      	add	r3, r5
 8007cec:	6123      	str	r3, [r4, #16]
 8007cee:	2000      	movs	r0, #0
 8007cf0:	b007      	add	sp, #28
 8007cf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cf6:	f04f 0b00 	mov.w	fp, #0
 8007cfa:	e7ca      	b.n	8007c92 <_scanf_i+0x15e>
 8007cfc:	07ca      	lsls	r2, r1, #31
 8007cfe:	bf4c      	ite	mi
 8007d00:	8018      	strhmi	r0, [r3, #0]
 8007d02:	6018      	strpl	r0, [r3, #0]
 8007d04:	e7eb      	b.n	8007cde <_scanf_i+0x1aa>
 8007d06:	2001      	movs	r0, #1
 8007d08:	e7f2      	b.n	8007cf0 <_scanf_i+0x1bc>
 8007d0a:	bf00      	nop
 8007d0c:	08009c44 	.word	0x08009c44
 8007d10:	08008609 	.word	0x08008609
 8007d14:	080086e9 	.word	0x080086e9
 8007d18:	08009ea1 	.word	0x08009ea1

08007d1c <__sflush_r>:
 8007d1c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007d20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d24:	0716      	lsls	r6, r2, #28
 8007d26:	4605      	mov	r5, r0
 8007d28:	460c      	mov	r4, r1
 8007d2a:	d454      	bmi.n	8007dd6 <__sflush_r+0xba>
 8007d2c:	684b      	ldr	r3, [r1, #4]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	dc02      	bgt.n	8007d38 <__sflush_r+0x1c>
 8007d32:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	dd48      	ble.n	8007dca <__sflush_r+0xae>
 8007d38:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007d3a:	2e00      	cmp	r6, #0
 8007d3c:	d045      	beq.n	8007dca <__sflush_r+0xae>
 8007d3e:	2300      	movs	r3, #0
 8007d40:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007d44:	682f      	ldr	r7, [r5, #0]
 8007d46:	6a21      	ldr	r1, [r4, #32]
 8007d48:	602b      	str	r3, [r5, #0]
 8007d4a:	d030      	beq.n	8007dae <__sflush_r+0x92>
 8007d4c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007d4e:	89a3      	ldrh	r3, [r4, #12]
 8007d50:	0759      	lsls	r1, r3, #29
 8007d52:	d505      	bpl.n	8007d60 <__sflush_r+0x44>
 8007d54:	6863      	ldr	r3, [r4, #4]
 8007d56:	1ad2      	subs	r2, r2, r3
 8007d58:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007d5a:	b10b      	cbz	r3, 8007d60 <__sflush_r+0x44>
 8007d5c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007d5e:	1ad2      	subs	r2, r2, r3
 8007d60:	2300      	movs	r3, #0
 8007d62:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007d64:	6a21      	ldr	r1, [r4, #32]
 8007d66:	4628      	mov	r0, r5
 8007d68:	47b0      	blx	r6
 8007d6a:	1c43      	adds	r3, r0, #1
 8007d6c:	89a3      	ldrh	r3, [r4, #12]
 8007d6e:	d106      	bne.n	8007d7e <__sflush_r+0x62>
 8007d70:	6829      	ldr	r1, [r5, #0]
 8007d72:	291d      	cmp	r1, #29
 8007d74:	d82b      	bhi.n	8007dce <__sflush_r+0xb2>
 8007d76:	4a2a      	ldr	r2, [pc, #168]	@ (8007e20 <__sflush_r+0x104>)
 8007d78:	410a      	asrs	r2, r1
 8007d7a:	07d6      	lsls	r6, r2, #31
 8007d7c:	d427      	bmi.n	8007dce <__sflush_r+0xb2>
 8007d7e:	2200      	movs	r2, #0
 8007d80:	6062      	str	r2, [r4, #4]
 8007d82:	04d9      	lsls	r1, r3, #19
 8007d84:	6922      	ldr	r2, [r4, #16]
 8007d86:	6022      	str	r2, [r4, #0]
 8007d88:	d504      	bpl.n	8007d94 <__sflush_r+0x78>
 8007d8a:	1c42      	adds	r2, r0, #1
 8007d8c:	d101      	bne.n	8007d92 <__sflush_r+0x76>
 8007d8e:	682b      	ldr	r3, [r5, #0]
 8007d90:	b903      	cbnz	r3, 8007d94 <__sflush_r+0x78>
 8007d92:	6560      	str	r0, [r4, #84]	@ 0x54
 8007d94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007d96:	602f      	str	r7, [r5, #0]
 8007d98:	b1b9      	cbz	r1, 8007dca <__sflush_r+0xae>
 8007d9a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007d9e:	4299      	cmp	r1, r3
 8007da0:	d002      	beq.n	8007da8 <__sflush_r+0x8c>
 8007da2:	4628      	mov	r0, r5
 8007da4:	f7fe fef8 	bl	8006b98 <_free_r>
 8007da8:	2300      	movs	r3, #0
 8007daa:	6363      	str	r3, [r4, #52]	@ 0x34
 8007dac:	e00d      	b.n	8007dca <__sflush_r+0xae>
 8007dae:	2301      	movs	r3, #1
 8007db0:	4628      	mov	r0, r5
 8007db2:	47b0      	blx	r6
 8007db4:	4602      	mov	r2, r0
 8007db6:	1c50      	adds	r0, r2, #1
 8007db8:	d1c9      	bne.n	8007d4e <__sflush_r+0x32>
 8007dba:	682b      	ldr	r3, [r5, #0]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d0c6      	beq.n	8007d4e <__sflush_r+0x32>
 8007dc0:	2b1d      	cmp	r3, #29
 8007dc2:	d001      	beq.n	8007dc8 <__sflush_r+0xac>
 8007dc4:	2b16      	cmp	r3, #22
 8007dc6:	d11e      	bne.n	8007e06 <__sflush_r+0xea>
 8007dc8:	602f      	str	r7, [r5, #0]
 8007dca:	2000      	movs	r0, #0
 8007dcc:	e022      	b.n	8007e14 <__sflush_r+0xf8>
 8007dce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007dd2:	b21b      	sxth	r3, r3
 8007dd4:	e01b      	b.n	8007e0e <__sflush_r+0xf2>
 8007dd6:	690f      	ldr	r7, [r1, #16]
 8007dd8:	2f00      	cmp	r7, #0
 8007dda:	d0f6      	beq.n	8007dca <__sflush_r+0xae>
 8007ddc:	0793      	lsls	r3, r2, #30
 8007dde:	680e      	ldr	r6, [r1, #0]
 8007de0:	bf08      	it	eq
 8007de2:	694b      	ldreq	r3, [r1, #20]
 8007de4:	600f      	str	r7, [r1, #0]
 8007de6:	bf18      	it	ne
 8007de8:	2300      	movne	r3, #0
 8007dea:	eba6 0807 	sub.w	r8, r6, r7
 8007dee:	608b      	str	r3, [r1, #8]
 8007df0:	f1b8 0f00 	cmp.w	r8, #0
 8007df4:	dde9      	ble.n	8007dca <__sflush_r+0xae>
 8007df6:	6a21      	ldr	r1, [r4, #32]
 8007df8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007dfa:	4643      	mov	r3, r8
 8007dfc:	463a      	mov	r2, r7
 8007dfe:	4628      	mov	r0, r5
 8007e00:	47b0      	blx	r6
 8007e02:	2800      	cmp	r0, #0
 8007e04:	dc08      	bgt.n	8007e18 <__sflush_r+0xfc>
 8007e06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e0e:	81a3      	strh	r3, [r4, #12]
 8007e10:	f04f 30ff 	mov.w	r0, #4294967295
 8007e14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e18:	4407      	add	r7, r0
 8007e1a:	eba8 0800 	sub.w	r8, r8, r0
 8007e1e:	e7e7      	b.n	8007df0 <__sflush_r+0xd4>
 8007e20:	dfbffffe 	.word	0xdfbffffe

08007e24 <_fflush_r>:
 8007e24:	b538      	push	{r3, r4, r5, lr}
 8007e26:	690b      	ldr	r3, [r1, #16]
 8007e28:	4605      	mov	r5, r0
 8007e2a:	460c      	mov	r4, r1
 8007e2c:	b913      	cbnz	r3, 8007e34 <_fflush_r+0x10>
 8007e2e:	2500      	movs	r5, #0
 8007e30:	4628      	mov	r0, r5
 8007e32:	bd38      	pop	{r3, r4, r5, pc}
 8007e34:	b118      	cbz	r0, 8007e3e <_fflush_r+0x1a>
 8007e36:	6a03      	ldr	r3, [r0, #32]
 8007e38:	b90b      	cbnz	r3, 8007e3e <_fflush_r+0x1a>
 8007e3a:	f7fd fe85 	bl	8005b48 <__sinit>
 8007e3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d0f3      	beq.n	8007e2e <_fflush_r+0xa>
 8007e46:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007e48:	07d0      	lsls	r0, r2, #31
 8007e4a:	d404      	bmi.n	8007e56 <_fflush_r+0x32>
 8007e4c:	0599      	lsls	r1, r3, #22
 8007e4e:	d402      	bmi.n	8007e56 <_fflush_r+0x32>
 8007e50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e52:	f7fe f850 	bl	8005ef6 <__retarget_lock_acquire_recursive>
 8007e56:	4628      	mov	r0, r5
 8007e58:	4621      	mov	r1, r4
 8007e5a:	f7ff ff5f 	bl	8007d1c <__sflush_r>
 8007e5e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007e60:	07da      	lsls	r2, r3, #31
 8007e62:	4605      	mov	r5, r0
 8007e64:	d4e4      	bmi.n	8007e30 <_fflush_r+0xc>
 8007e66:	89a3      	ldrh	r3, [r4, #12]
 8007e68:	059b      	lsls	r3, r3, #22
 8007e6a:	d4e1      	bmi.n	8007e30 <_fflush_r+0xc>
 8007e6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e6e:	f7fe f843 	bl	8005ef8 <__retarget_lock_release_recursive>
 8007e72:	e7dd      	b.n	8007e30 <_fflush_r+0xc>

08007e74 <__swhatbuf_r>:
 8007e74:	b570      	push	{r4, r5, r6, lr}
 8007e76:	460c      	mov	r4, r1
 8007e78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e7c:	2900      	cmp	r1, #0
 8007e7e:	b096      	sub	sp, #88	@ 0x58
 8007e80:	4615      	mov	r5, r2
 8007e82:	461e      	mov	r6, r3
 8007e84:	da0d      	bge.n	8007ea2 <__swhatbuf_r+0x2e>
 8007e86:	89a3      	ldrh	r3, [r4, #12]
 8007e88:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007e8c:	f04f 0100 	mov.w	r1, #0
 8007e90:	bf14      	ite	ne
 8007e92:	2340      	movne	r3, #64	@ 0x40
 8007e94:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007e98:	2000      	movs	r0, #0
 8007e9a:	6031      	str	r1, [r6, #0]
 8007e9c:	602b      	str	r3, [r5, #0]
 8007e9e:	b016      	add	sp, #88	@ 0x58
 8007ea0:	bd70      	pop	{r4, r5, r6, pc}
 8007ea2:	466a      	mov	r2, sp
 8007ea4:	f000 fa84 	bl	80083b0 <_fstat_r>
 8007ea8:	2800      	cmp	r0, #0
 8007eaa:	dbec      	blt.n	8007e86 <__swhatbuf_r+0x12>
 8007eac:	9901      	ldr	r1, [sp, #4]
 8007eae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007eb2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007eb6:	4259      	negs	r1, r3
 8007eb8:	4159      	adcs	r1, r3
 8007eba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007ebe:	e7eb      	b.n	8007e98 <__swhatbuf_r+0x24>

08007ec0 <__smakebuf_r>:
 8007ec0:	898b      	ldrh	r3, [r1, #12]
 8007ec2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ec4:	079d      	lsls	r5, r3, #30
 8007ec6:	4606      	mov	r6, r0
 8007ec8:	460c      	mov	r4, r1
 8007eca:	d507      	bpl.n	8007edc <__smakebuf_r+0x1c>
 8007ecc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007ed0:	6023      	str	r3, [r4, #0]
 8007ed2:	6123      	str	r3, [r4, #16]
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	6163      	str	r3, [r4, #20]
 8007ed8:	b003      	add	sp, #12
 8007eda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007edc:	ab01      	add	r3, sp, #4
 8007ede:	466a      	mov	r2, sp
 8007ee0:	f7ff ffc8 	bl	8007e74 <__swhatbuf_r>
 8007ee4:	9f00      	ldr	r7, [sp, #0]
 8007ee6:	4605      	mov	r5, r0
 8007ee8:	4639      	mov	r1, r7
 8007eea:	4630      	mov	r0, r6
 8007eec:	f7fe fec8 	bl	8006c80 <_malloc_r>
 8007ef0:	b948      	cbnz	r0, 8007f06 <__smakebuf_r+0x46>
 8007ef2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ef6:	059a      	lsls	r2, r3, #22
 8007ef8:	d4ee      	bmi.n	8007ed8 <__smakebuf_r+0x18>
 8007efa:	f023 0303 	bic.w	r3, r3, #3
 8007efe:	f043 0302 	orr.w	r3, r3, #2
 8007f02:	81a3      	strh	r3, [r4, #12]
 8007f04:	e7e2      	b.n	8007ecc <__smakebuf_r+0xc>
 8007f06:	89a3      	ldrh	r3, [r4, #12]
 8007f08:	6020      	str	r0, [r4, #0]
 8007f0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f0e:	81a3      	strh	r3, [r4, #12]
 8007f10:	9b01      	ldr	r3, [sp, #4]
 8007f12:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007f16:	b15b      	cbz	r3, 8007f30 <__smakebuf_r+0x70>
 8007f18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f1c:	4630      	mov	r0, r6
 8007f1e:	f000 fa59 	bl	80083d4 <_isatty_r>
 8007f22:	b128      	cbz	r0, 8007f30 <__smakebuf_r+0x70>
 8007f24:	89a3      	ldrh	r3, [r4, #12]
 8007f26:	f023 0303 	bic.w	r3, r3, #3
 8007f2a:	f043 0301 	orr.w	r3, r3, #1
 8007f2e:	81a3      	strh	r3, [r4, #12]
 8007f30:	89a3      	ldrh	r3, [r4, #12]
 8007f32:	431d      	orrs	r5, r3
 8007f34:	81a5      	strh	r5, [r4, #12]
 8007f36:	e7cf      	b.n	8007ed8 <__smakebuf_r+0x18>

08007f38 <_putc_r>:
 8007f38:	b570      	push	{r4, r5, r6, lr}
 8007f3a:	460d      	mov	r5, r1
 8007f3c:	4614      	mov	r4, r2
 8007f3e:	4606      	mov	r6, r0
 8007f40:	b118      	cbz	r0, 8007f4a <_putc_r+0x12>
 8007f42:	6a03      	ldr	r3, [r0, #32]
 8007f44:	b90b      	cbnz	r3, 8007f4a <_putc_r+0x12>
 8007f46:	f7fd fdff 	bl	8005b48 <__sinit>
 8007f4a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f4c:	07d8      	lsls	r0, r3, #31
 8007f4e:	d405      	bmi.n	8007f5c <_putc_r+0x24>
 8007f50:	89a3      	ldrh	r3, [r4, #12]
 8007f52:	0599      	lsls	r1, r3, #22
 8007f54:	d402      	bmi.n	8007f5c <_putc_r+0x24>
 8007f56:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f58:	f7fd ffcd 	bl	8005ef6 <__retarget_lock_acquire_recursive>
 8007f5c:	68a3      	ldr	r3, [r4, #8]
 8007f5e:	3b01      	subs	r3, #1
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	60a3      	str	r3, [r4, #8]
 8007f64:	da05      	bge.n	8007f72 <_putc_r+0x3a>
 8007f66:	69a2      	ldr	r2, [r4, #24]
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	db12      	blt.n	8007f92 <_putc_r+0x5a>
 8007f6c:	b2eb      	uxtb	r3, r5
 8007f6e:	2b0a      	cmp	r3, #10
 8007f70:	d00f      	beq.n	8007f92 <_putc_r+0x5a>
 8007f72:	6823      	ldr	r3, [r4, #0]
 8007f74:	1c5a      	adds	r2, r3, #1
 8007f76:	6022      	str	r2, [r4, #0]
 8007f78:	701d      	strb	r5, [r3, #0]
 8007f7a:	b2ed      	uxtb	r5, r5
 8007f7c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f7e:	07da      	lsls	r2, r3, #31
 8007f80:	d405      	bmi.n	8007f8e <_putc_r+0x56>
 8007f82:	89a3      	ldrh	r3, [r4, #12]
 8007f84:	059b      	lsls	r3, r3, #22
 8007f86:	d402      	bmi.n	8007f8e <_putc_r+0x56>
 8007f88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f8a:	f7fd ffb5 	bl	8005ef8 <__retarget_lock_release_recursive>
 8007f8e:	4628      	mov	r0, r5
 8007f90:	bd70      	pop	{r4, r5, r6, pc}
 8007f92:	4629      	mov	r1, r5
 8007f94:	4622      	mov	r2, r4
 8007f96:	4630      	mov	r0, r6
 8007f98:	f000 f976 	bl	8008288 <__swbuf_r>
 8007f9c:	4605      	mov	r5, r0
 8007f9e:	e7ed      	b.n	8007f7c <_putc_r+0x44>

08007fa0 <lflush>:
 8007fa0:	898b      	ldrh	r3, [r1, #12]
 8007fa2:	f003 0309 	and.w	r3, r3, #9
 8007fa6:	2b09      	cmp	r3, #9
 8007fa8:	d103      	bne.n	8007fb2 <lflush+0x12>
 8007faa:	4b03      	ldr	r3, [pc, #12]	@ (8007fb8 <lflush+0x18>)
 8007fac:	6818      	ldr	r0, [r3, #0]
 8007fae:	f7ff bf39 	b.w	8007e24 <_fflush_r>
 8007fb2:	2000      	movs	r0, #0
 8007fb4:	4770      	bx	lr
 8007fb6:	bf00      	nop
 8007fb8:	20000018 	.word	0x20000018

08007fbc <__srefill_r>:
 8007fbc:	b570      	push	{r4, r5, r6, lr}
 8007fbe:	460c      	mov	r4, r1
 8007fc0:	4605      	mov	r5, r0
 8007fc2:	b118      	cbz	r0, 8007fcc <__srefill_r+0x10>
 8007fc4:	6a03      	ldr	r3, [r0, #32]
 8007fc6:	b90b      	cbnz	r3, 8007fcc <__srefill_r+0x10>
 8007fc8:	f7fd fdbe 	bl	8005b48 <__sinit>
 8007fcc:	2300      	movs	r3, #0
 8007fce:	6063      	str	r3, [r4, #4]
 8007fd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fd4:	069e      	lsls	r6, r3, #26
 8007fd6:	d408      	bmi.n	8007fea <__srefill_r+0x2e>
 8007fd8:	0758      	lsls	r0, r3, #29
 8007fda:	d445      	bmi.n	8008068 <__srefill_r+0xac>
 8007fdc:	06d9      	lsls	r1, r3, #27
 8007fde:	d407      	bmi.n	8007ff0 <__srefill_r+0x34>
 8007fe0:	2209      	movs	r2, #9
 8007fe2:	602a      	str	r2, [r5, #0]
 8007fe4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fe8:	81a3      	strh	r3, [r4, #12]
 8007fea:	f04f 30ff 	mov.w	r0, #4294967295
 8007fee:	bd70      	pop	{r4, r5, r6, pc}
 8007ff0:	071a      	lsls	r2, r3, #28
 8007ff2:	d50b      	bpl.n	800800c <__srefill_r+0x50>
 8007ff4:	4621      	mov	r1, r4
 8007ff6:	4628      	mov	r0, r5
 8007ff8:	f7ff ff14 	bl	8007e24 <_fflush_r>
 8007ffc:	2800      	cmp	r0, #0
 8007ffe:	d1f4      	bne.n	8007fea <__srefill_r+0x2e>
 8008000:	89a3      	ldrh	r3, [r4, #12]
 8008002:	60a0      	str	r0, [r4, #8]
 8008004:	f023 0308 	bic.w	r3, r3, #8
 8008008:	81a3      	strh	r3, [r4, #12]
 800800a:	61a0      	str	r0, [r4, #24]
 800800c:	89a3      	ldrh	r3, [r4, #12]
 800800e:	f043 0304 	orr.w	r3, r3, #4
 8008012:	81a3      	strh	r3, [r4, #12]
 8008014:	6923      	ldr	r3, [r4, #16]
 8008016:	b91b      	cbnz	r3, 8008020 <__srefill_r+0x64>
 8008018:	4621      	mov	r1, r4
 800801a:	4628      	mov	r0, r5
 800801c:	f7ff ff50 	bl	8007ec0 <__smakebuf_r>
 8008020:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 8008024:	07b3      	lsls	r3, r6, #30
 8008026:	d00f      	beq.n	8008048 <__srefill_r+0x8c>
 8008028:	2301      	movs	r3, #1
 800802a:	4a1b      	ldr	r2, [pc, #108]	@ (8008098 <__srefill_r+0xdc>)
 800802c:	491b      	ldr	r1, [pc, #108]	@ (800809c <__srefill_r+0xe0>)
 800802e:	481c      	ldr	r0, [pc, #112]	@ (80080a0 <__srefill_r+0xe4>)
 8008030:	81a3      	strh	r3, [r4, #12]
 8008032:	f7fd fda1 	bl	8005b78 <_fwalk_sglue>
 8008036:	81a6      	strh	r6, [r4, #12]
 8008038:	f006 0609 	and.w	r6, r6, #9
 800803c:	2e09      	cmp	r6, #9
 800803e:	d103      	bne.n	8008048 <__srefill_r+0x8c>
 8008040:	4621      	mov	r1, r4
 8008042:	4628      	mov	r0, r5
 8008044:	f7ff fe6a 	bl	8007d1c <__sflush_r>
 8008048:	6922      	ldr	r2, [r4, #16]
 800804a:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 800804c:	6963      	ldr	r3, [r4, #20]
 800804e:	6a21      	ldr	r1, [r4, #32]
 8008050:	6022      	str	r2, [r4, #0]
 8008052:	4628      	mov	r0, r5
 8008054:	47b0      	blx	r6
 8008056:	2800      	cmp	r0, #0
 8008058:	6060      	str	r0, [r4, #4]
 800805a:	dc17      	bgt.n	800808c <__srefill_r+0xd0>
 800805c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008060:	d116      	bne.n	8008090 <__srefill_r+0xd4>
 8008062:	f043 0320 	orr.w	r3, r3, #32
 8008066:	e7bf      	b.n	8007fe8 <__srefill_r+0x2c>
 8008068:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800806a:	2900      	cmp	r1, #0
 800806c:	d0d2      	beq.n	8008014 <__srefill_r+0x58>
 800806e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008072:	4299      	cmp	r1, r3
 8008074:	d002      	beq.n	800807c <__srefill_r+0xc0>
 8008076:	4628      	mov	r0, r5
 8008078:	f7fe fd8e 	bl	8006b98 <_free_r>
 800807c:	2300      	movs	r3, #0
 800807e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008080:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008082:	6063      	str	r3, [r4, #4]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d0c5      	beq.n	8008014 <__srefill_r+0x58>
 8008088:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800808a:	6023      	str	r3, [r4, #0]
 800808c:	2000      	movs	r0, #0
 800808e:	e7ae      	b.n	8007fee <__srefill_r+0x32>
 8008090:	2200      	movs	r2, #0
 8008092:	6062      	str	r2, [r4, #4]
 8008094:	e7a6      	b.n	8007fe4 <__srefill_r+0x28>
 8008096:	bf00      	nop
 8008098:	2000000c 	.word	0x2000000c
 800809c:	08007fa1 	.word	0x08007fa1
 80080a0:	2000001c 	.word	0x2000001c

080080a4 <__sccl>:
 80080a4:	b570      	push	{r4, r5, r6, lr}
 80080a6:	780b      	ldrb	r3, [r1, #0]
 80080a8:	4604      	mov	r4, r0
 80080aa:	2b5e      	cmp	r3, #94	@ 0x5e
 80080ac:	bf0b      	itete	eq
 80080ae:	784b      	ldrbeq	r3, [r1, #1]
 80080b0:	1c4a      	addne	r2, r1, #1
 80080b2:	1c8a      	addeq	r2, r1, #2
 80080b4:	2100      	movne	r1, #0
 80080b6:	bf08      	it	eq
 80080b8:	2101      	moveq	r1, #1
 80080ba:	3801      	subs	r0, #1
 80080bc:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80080c0:	f800 1f01 	strb.w	r1, [r0, #1]!
 80080c4:	42a8      	cmp	r0, r5
 80080c6:	d1fb      	bne.n	80080c0 <__sccl+0x1c>
 80080c8:	b90b      	cbnz	r3, 80080ce <__sccl+0x2a>
 80080ca:	1e50      	subs	r0, r2, #1
 80080cc:	bd70      	pop	{r4, r5, r6, pc}
 80080ce:	f081 0101 	eor.w	r1, r1, #1
 80080d2:	54e1      	strb	r1, [r4, r3]
 80080d4:	4610      	mov	r0, r2
 80080d6:	4602      	mov	r2, r0
 80080d8:	f812 5b01 	ldrb.w	r5, [r2], #1
 80080dc:	2d2d      	cmp	r5, #45	@ 0x2d
 80080de:	d005      	beq.n	80080ec <__sccl+0x48>
 80080e0:	2d5d      	cmp	r5, #93	@ 0x5d
 80080e2:	d016      	beq.n	8008112 <__sccl+0x6e>
 80080e4:	2d00      	cmp	r5, #0
 80080e6:	d0f1      	beq.n	80080cc <__sccl+0x28>
 80080e8:	462b      	mov	r3, r5
 80080ea:	e7f2      	b.n	80080d2 <__sccl+0x2e>
 80080ec:	7846      	ldrb	r6, [r0, #1]
 80080ee:	2e5d      	cmp	r6, #93	@ 0x5d
 80080f0:	d0fa      	beq.n	80080e8 <__sccl+0x44>
 80080f2:	42b3      	cmp	r3, r6
 80080f4:	dcf8      	bgt.n	80080e8 <__sccl+0x44>
 80080f6:	3002      	adds	r0, #2
 80080f8:	461a      	mov	r2, r3
 80080fa:	3201      	adds	r2, #1
 80080fc:	4296      	cmp	r6, r2
 80080fe:	54a1      	strb	r1, [r4, r2]
 8008100:	dcfb      	bgt.n	80080fa <__sccl+0x56>
 8008102:	1af2      	subs	r2, r6, r3
 8008104:	3a01      	subs	r2, #1
 8008106:	1c5d      	adds	r5, r3, #1
 8008108:	42b3      	cmp	r3, r6
 800810a:	bfa8      	it	ge
 800810c:	2200      	movge	r2, #0
 800810e:	18ab      	adds	r3, r5, r2
 8008110:	e7e1      	b.n	80080d6 <__sccl+0x32>
 8008112:	4610      	mov	r0, r2
 8008114:	e7da      	b.n	80080cc <__sccl+0x28>

08008116 <__submore>:
 8008116:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800811a:	460c      	mov	r4, r1
 800811c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800811e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008122:	4299      	cmp	r1, r3
 8008124:	d11d      	bne.n	8008162 <__submore+0x4c>
 8008126:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800812a:	f7fe fda9 	bl	8006c80 <_malloc_r>
 800812e:	b918      	cbnz	r0, 8008138 <__submore+0x22>
 8008130:	f04f 30ff 	mov.w	r0, #4294967295
 8008134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008138:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800813c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800813e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8008142:	6360      	str	r0, [r4, #52]	@ 0x34
 8008144:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8008148:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800814c:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8008150:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008154:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8008158:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800815c:	6020      	str	r0, [r4, #0]
 800815e:	2000      	movs	r0, #0
 8008160:	e7e8      	b.n	8008134 <__submore+0x1e>
 8008162:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8008164:	0077      	lsls	r7, r6, #1
 8008166:	463a      	mov	r2, r7
 8008168:	f000 f9a6 	bl	80084b8 <_realloc_r>
 800816c:	4605      	mov	r5, r0
 800816e:	2800      	cmp	r0, #0
 8008170:	d0de      	beq.n	8008130 <__submore+0x1a>
 8008172:	eb00 0806 	add.w	r8, r0, r6
 8008176:	4601      	mov	r1, r0
 8008178:	4632      	mov	r2, r6
 800817a:	4640      	mov	r0, r8
 800817c:	f000 f94a 	bl	8008414 <memcpy>
 8008180:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8008184:	f8c4 8000 	str.w	r8, [r4]
 8008188:	e7e9      	b.n	800815e <__submore+0x48>

0800818a <_ungetc_r>:
 800818a:	b570      	push	{r4, r5, r6, lr}
 800818c:	460d      	mov	r5, r1
 800818e:	1c69      	adds	r1, r5, #1
 8008190:	4606      	mov	r6, r0
 8008192:	4614      	mov	r4, r2
 8008194:	d01e      	beq.n	80081d4 <_ungetc_r+0x4a>
 8008196:	b118      	cbz	r0, 80081a0 <_ungetc_r+0x16>
 8008198:	6a03      	ldr	r3, [r0, #32]
 800819a:	b90b      	cbnz	r3, 80081a0 <_ungetc_r+0x16>
 800819c:	f7fd fcd4 	bl	8005b48 <__sinit>
 80081a0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80081a2:	07da      	lsls	r2, r3, #31
 80081a4:	d405      	bmi.n	80081b2 <_ungetc_r+0x28>
 80081a6:	89a3      	ldrh	r3, [r4, #12]
 80081a8:	059b      	lsls	r3, r3, #22
 80081aa:	d402      	bmi.n	80081b2 <_ungetc_r+0x28>
 80081ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80081ae:	f7fd fea2 	bl	8005ef6 <__retarget_lock_acquire_recursive>
 80081b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081b6:	f023 0220 	bic.w	r2, r3, #32
 80081ba:	0758      	lsls	r0, r3, #29
 80081bc:	81a2      	strh	r2, [r4, #12]
 80081be:	d422      	bmi.n	8008206 <_ungetc_r+0x7c>
 80081c0:	06d9      	lsls	r1, r3, #27
 80081c2:	d40a      	bmi.n	80081da <_ungetc_r+0x50>
 80081c4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80081c6:	07d2      	lsls	r2, r2, #31
 80081c8:	d404      	bmi.n	80081d4 <_ungetc_r+0x4a>
 80081ca:	0599      	lsls	r1, r3, #22
 80081cc:	d402      	bmi.n	80081d4 <_ungetc_r+0x4a>
 80081ce:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80081d0:	f7fd fe92 	bl	8005ef8 <__retarget_lock_release_recursive>
 80081d4:	f04f 35ff 	mov.w	r5, #4294967295
 80081d8:	e046      	b.n	8008268 <_ungetc_r+0xde>
 80081da:	071b      	lsls	r3, r3, #28
 80081dc:	d50f      	bpl.n	80081fe <_ungetc_r+0x74>
 80081de:	4621      	mov	r1, r4
 80081e0:	4630      	mov	r0, r6
 80081e2:	f7ff fe1f 	bl	8007e24 <_fflush_r>
 80081e6:	b120      	cbz	r0, 80081f2 <_ungetc_r+0x68>
 80081e8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80081ea:	07d8      	lsls	r0, r3, #31
 80081ec:	d4f2      	bmi.n	80081d4 <_ungetc_r+0x4a>
 80081ee:	89a3      	ldrh	r3, [r4, #12]
 80081f0:	e7eb      	b.n	80081ca <_ungetc_r+0x40>
 80081f2:	89a3      	ldrh	r3, [r4, #12]
 80081f4:	60a0      	str	r0, [r4, #8]
 80081f6:	f023 0308 	bic.w	r3, r3, #8
 80081fa:	81a3      	strh	r3, [r4, #12]
 80081fc:	61a0      	str	r0, [r4, #24]
 80081fe:	89a3      	ldrh	r3, [r4, #12]
 8008200:	f043 0304 	orr.w	r3, r3, #4
 8008204:	81a3      	strh	r3, [r4, #12]
 8008206:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008208:	6862      	ldr	r2, [r4, #4]
 800820a:	b2ed      	uxtb	r5, r5
 800820c:	b1d3      	cbz	r3, 8008244 <_ungetc_r+0xba>
 800820e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008210:	4293      	cmp	r3, r2
 8008212:	dc05      	bgt.n	8008220 <_ungetc_r+0x96>
 8008214:	4621      	mov	r1, r4
 8008216:	4630      	mov	r0, r6
 8008218:	f7ff ff7d 	bl	8008116 <__submore>
 800821c:	2800      	cmp	r0, #0
 800821e:	d1e3      	bne.n	80081e8 <_ungetc_r+0x5e>
 8008220:	6823      	ldr	r3, [r4, #0]
 8008222:	1e5a      	subs	r2, r3, #1
 8008224:	6022      	str	r2, [r4, #0]
 8008226:	f803 5c01 	strb.w	r5, [r3, #-1]
 800822a:	6863      	ldr	r3, [r4, #4]
 800822c:	3301      	adds	r3, #1
 800822e:	6063      	str	r3, [r4, #4]
 8008230:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008232:	07da      	lsls	r2, r3, #31
 8008234:	d418      	bmi.n	8008268 <_ungetc_r+0xde>
 8008236:	89a3      	ldrh	r3, [r4, #12]
 8008238:	059b      	lsls	r3, r3, #22
 800823a:	d415      	bmi.n	8008268 <_ungetc_r+0xde>
 800823c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800823e:	f7fd fe5b 	bl	8005ef8 <__retarget_lock_release_recursive>
 8008242:	e011      	b.n	8008268 <_ungetc_r+0xde>
 8008244:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8008246:	6920      	ldr	r0, [r4, #16]
 8008248:	6823      	ldr	r3, [r4, #0]
 800824a:	f001 0101 	and.w	r1, r1, #1
 800824e:	b168      	cbz	r0, 800826c <_ungetc_r+0xe2>
 8008250:	4298      	cmp	r0, r3
 8008252:	d20b      	bcs.n	800826c <_ungetc_r+0xe2>
 8008254:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 8008258:	42a8      	cmp	r0, r5
 800825a:	d107      	bne.n	800826c <_ungetc_r+0xe2>
 800825c:	3b01      	subs	r3, #1
 800825e:	3201      	adds	r2, #1
 8008260:	6023      	str	r3, [r4, #0]
 8008262:	6062      	str	r2, [r4, #4]
 8008264:	2900      	cmp	r1, #0
 8008266:	d0e6      	beq.n	8008236 <_ungetc_r+0xac>
 8008268:	4628      	mov	r0, r5
 800826a:	bd70      	pop	{r4, r5, r6, pc}
 800826c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8008270:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008274:	6363      	str	r3, [r4, #52]	@ 0x34
 8008276:	2303      	movs	r3, #3
 8008278:	63a3      	str	r3, [r4, #56]	@ 0x38
 800827a:	4623      	mov	r3, r4
 800827c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008280:	6023      	str	r3, [r4, #0]
 8008282:	2301      	movs	r3, #1
 8008284:	6063      	str	r3, [r4, #4]
 8008286:	e7ed      	b.n	8008264 <_ungetc_r+0xda>

08008288 <__swbuf_r>:
 8008288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800828a:	460e      	mov	r6, r1
 800828c:	4614      	mov	r4, r2
 800828e:	4605      	mov	r5, r0
 8008290:	b118      	cbz	r0, 800829a <__swbuf_r+0x12>
 8008292:	6a03      	ldr	r3, [r0, #32]
 8008294:	b90b      	cbnz	r3, 800829a <__swbuf_r+0x12>
 8008296:	f7fd fc57 	bl	8005b48 <__sinit>
 800829a:	69a3      	ldr	r3, [r4, #24]
 800829c:	60a3      	str	r3, [r4, #8]
 800829e:	89a3      	ldrh	r3, [r4, #12]
 80082a0:	071a      	lsls	r2, r3, #28
 80082a2:	d501      	bpl.n	80082a8 <__swbuf_r+0x20>
 80082a4:	6923      	ldr	r3, [r4, #16]
 80082a6:	b943      	cbnz	r3, 80082ba <__swbuf_r+0x32>
 80082a8:	4621      	mov	r1, r4
 80082aa:	4628      	mov	r0, r5
 80082ac:	f000 f82a 	bl	8008304 <__swsetup_r>
 80082b0:	b118      	cbz	r0, 80082ba <__swbuf_r+0x32>
 80082b2:	f04f 37ff 	mov.w	r7, #4294967295
 80082b6:	4638      	mov	r0, r7
 80082b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082ba:	6823      	ldr	r3, [r4, #0]
 80082bc:	6922      	ldr	r2, [r4, #16]
 80082be:	1a98      	subs	r0, r3, r2
 80082c0:	6963      	ldr	r3, [r4, #20]
 80082c2:	b2f6      	uxtb	r6, r6
 80082c4:	4283      	cmp	r3, r0
 80082c6:	4637      	mov	r7, r6
 80082c8:	dc05      	bgt.n	80082d6 <__swbuf_r+0x4e>
 80082ca:	4621      	mov	r1, r4
 80082cc:	4628      	mov	r0, r5
 80082ce:	f7ff fda9 	bl	8007e24 <_fflush_r>
 80082d2:	2800      	cmp	r0, #0
 80082d4:	d1ed      	bne.n	80082b2 <__swbuf_r+0x2a>
 80082d6:	68a3      	ldr	r3, [r4, #8]
 80082d8:	3b01      	subs	r3, #1
 80082da:	60a3      	str	r3, [r4, #8]
 80082dc:	6823      	ldr	r3, [r4, #0]
 80082de:	1c5a      	adds	r2, r3, #1
 80082e0:	6022      	str	r2, [r4, #0]
 80082e2:	701e      	strb	r6, [r3, #0]
 80082e4:	6962      	ldr	r2, [r4, #20]
 80082e6:	1c43      	adds	r3, r0, #1
 80082e8:	429a      	cmp	r2, r3
 80082ea:	d004      	beq.n	80082f6 <__swbuf_r+0x6e>
 80082ec:	89a3      	ldrh	r3, [r4, #12]
 80082ee:	07db      	lsls	r3, r3, #31
 80082f0:	d5e1      	bpl.n	80082b6 <__swbuf_r+0x2e>
 80082f2:	2e0a      	cmp	r6, #10
 80082f4:	d1df      	bne.n	80082b6 <__swbuf_r+0x2e>
 80082f6:	4621      	mov	r1, r4
 80082f8:	4628      	mov	r0, r5
 80082fa:	f7ff fd93 	bl	8007e24 <_fflush_r>
 80082fe:	2800      	cmp	r0, #0
 8008300:	d0d9      	beq.n	80082b6 <__swbuf_r+0x2e>
 8008302:	e7d6      	b.n	80082b2 <__swbuf_r+0x2a>

08008304 <__swsetup_r>:
 8008304:	b538      	push	{r3, r4, r5, lr}
 8008306:	4b29      	ldr	r3, [pc, #164]	@ (80083ac <__swsetup_r+0xa8>)
 8008308:	4605      	mov	r5, r0
 800830a:	6818      	ldr	r0, [r3, #0]
 800830c:	460c      	mov	r4, r1
 800830e:	b118      	cbz	r0, 8008318 <__swsetup_r+0x14>
 8008310:	6a03      	ldr	r3, [r0, #32]
 8008312:	b90b      	cbnz	r3, 8008318 <__swsetup_r+0x14>
 8008314:	f7fd fc18 	bl	8005b48 <__sinit>
 8008318:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800831c:	0719      	lsls	r1, r3, #28
 800831e:	d422      	bmi.n	8008366 <__swsetup_r+0x62>
 8008320:	06da      	lsls	r2, r3, #27
 8008322:	d407      	bmi.n	8008334 <__swsetup_r+0x30>
 8008324:	2209      	movs	r2, #9
 8008326:	602a      	str	r2, [r5, #0]
 8008328:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800832c:	81a3      	strh	r3, [r4, #12]
 800832e:	f04f 30ff 	mov.w	r0, #4294967295
 8008332:	e033      	b.n	800839c <__swsetup_r+0x98>
 8008334:	0758      	lsls	r0, r3, #29
 8008336:	d512      	bpl.n	800835e <__swsetup_r+0x5a>
 8008338:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800833a:	b141      	cbz	r1, 800834e <__swsetup_r+0x4a>
 800833c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008340:	4299      	cmp	r1, r3
 8008342:	d002      	beq.n	800834a <__swsetup_r+0x46>
 8008344:	4628      	mov	r0, r5
 8008346:	f7fe fc27 	bl	8006b98 <_free_r>
 800834a:	2300      	movs	r3, #0
 800834c:	6363      	str	r3, [r4, #52]	@ 0x34
 800834e:	89a3      	ldrh	r3, [r4, #12]
 8008350:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008354:	81a3      	strh	r3, [r4, #12]
 8008356:	2300      	movs	r3, #0
 8008358:	6063      	str	r3, [r4, #4]
 800835a:	6923      	ldr	r3, [r4, #16]
 800835c:	6023      	str	r3, [r4, #0]
 800835e:	89a3      	ldrh	r3, [r4, #12]
 8008360:	f043 0308 	orr.w	r3, r3, #8
 8008364:	81a3      	strh	r3, [r4, #12]
 8008366:	6923      	ldr	r3, [r4, #16]
 8008368:	b94b      	cbnz	r3, 800837e <__swsetup_r+0x7a>
 800836a:	89a3      	ldrh	r3, [r4, #12]
 800836c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008370:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008374:	d003      	beq.n	800837e <__swsetup_r+0x7a>
 8008376:	4621      	mov	r1, r4
 8008378:	4628      	mov	r0, r5
 800837a:	f7ff fda1 	bl	8007ec0 <__smakebuf_r>
 800837e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008382:	f013 0201 	ands.w	r2, r3, #1
 8008386:	d00a      	beq.n	800839e <__swsetup_r+0x9a>
 8008388:	2200      	movs	r2, #0
 800838a:	60a2      	str	r2, [r4, #8]
 800838c:	6962      	ldr	r2, [r4, #20]
 800838e:	4252      	negs	r2, r2
 8008390:	61a2      	str	r2, [r4, #24]
 8008392:	6922      	ldr	r2, [r4, #16]
 8008394:	b942      	cbnz	r2, 80083a8 <__swsetup_r+0xa4>
 8008396:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800839a:	d1c5      	bne.n	8008328 <__swsetup_r+0x24>
 800839c:	bd38      	pop	{r3, r4, r5, pc}
 800839e:	0799      	lsls	r1, r3, #30
 80083a0:	bf58      	it	pl
 80083a2:	6962      	ldrpl	r2, [r4, #20]
 80083a4:	60a2      	str	r2, [r4, #8]
 80083a6:	e7f4      	b.n	8008392 <__swsetup_r+0x8e>
 80083a8:	2000      	movs	r0, #0
 80083aa:	e7f7      	b.n	800839c <__swsetup_r+0x98>
 80083ac:	20000018 	.word	0x20000018

080083b0 <_fstat_r>:
 80083b0:	b538      	push	{r3, r4, r5, lr}
 80083b2:	4d07      	ldr	r5, [pc, #28]	@ (80083d0 <_fstat_r+0x20>)
 80083b4:	2300      	movs	r3, #0
 80083b6:	4604      	mov	r4, r0
 80083b8:	4608      	mov	r0, r1
 80083ba:	4611      	mov	r1, r2
 80083bc:	602b      	str	r3, [r5, #0]
 80083be:	f7fa f809 	bl	80023d4 <_fstat>
 80083c2:	1c43      	adds	r3, r0, #1
 80083c4:	d102      	bne.n	80083cc <_fstat_r+0x1c>
 80083c6:	682b      	ldr	r3, [r5, #0]
 80083c8:	b103      	cbz	r3, 80083cc <_fstat_r+0x1c>
 80083ca:	6023      	str	r3, [r4, #0]
 80083cc:	bd38      	pop	{r3, r4, r5, pc}
 80083ce:	bf00      	nop
 80083d0:	2000041c 	.word	0x2000041c

080083d4 <_isatty_r>:
 80083d4:	b538      	push	{r3, r4, r5, lr}
 80083d6:	4d06      	ldr	r5, [pc, #24]	@ (80083f0 <_isatty_r+0x1c>)
 80083d8:	2300      	movs	r3, #0
 80083da:	4604      	mov	r4, r0
 80083dc:	4608      	mov	r0, r1
 80083de:	602b      	str	r3, [r5, #0]
 80083e0:	f7fa f808 	bl	80023f4 <_isatty>
 80083e4:	1c43      	adds	r3, r0, #1
 80083e6:	d102      	bne.n	80083ee <_isatty_r+0x1a>
 80083e8:	682b      	ldr	r3, [r5, #0]
 80083ea:	b103      	cbz	r3, 80083ee <_isatty_r+0x1a>
 80083ec:	6023      	str	r3, [r4, #0]
 80083ee:	bd38      	pop	{r3, r4, r5, pc}
 80083f0:	2000041c 	.word	0x2000041c

080083f4 <_sbrk_r>:
 80083f4:	b538      	push	{r3, r4, r5, lr}
 80083f6:	4d06      	ldr	r5, [pc, #24]	@ (8008410 <_sbrk_r+0x1c>)
 80083f8:	2300      	movs	r3, #0
 80083fa:	4604      	mov	r4, r0
 80083fc:	4608      	mov	r0, r1
 80083fe:	602b      	str	r3, [r5, #0]
 8008400:	f7fa f810 	bl	8002424 <_sbrk>
 8008404:	1c43      	adds	r3, r0, #1
 8008406:	d102      	bne.n	800840e <_sbrk_r+0x1a>
 8008408:	682b      	ldr	r3, [r5, #0]
 800840a:	b103      	cbz	r3, 800840e <_sbrk_r+0x1a>
 800840c:	6023      	str	r3, [r4, #0]
 800840e:	bd38      	pop	{r3, r4, r5, pc}
 8008410:	2000041c 	.word	0x2000041c

08008414 <memcpy>:
 8008414:	440a      	add	r2, r1
 8008416:	4291      	cmp	r1, r2
 8008418:	f100 33ff 	add.w	r3, r0, #4294967295
 800841c:	d100      	bne.n	8008420 <memcpy+0xc>
 800841e:	4770      	bx	lr
 8008420:	b510      	push	{r4, lr}
 8008422:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008426:	f803 4f01 	strb.w	r4, [r3, #1]!
 800842a:	4291      	cmp	r1, r2
 800842c:	d1f9      	bne.n	8008422 <memcpy+0xe>
 800842e:	bd10      	pop	{r4, pc}

08008430 <__assert_func>:
 8008430:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008432:	4614      	mov	r4, r2
 8008434:	461a      	mov	r2, r3
 8008436:	4b09      	ldr	r3, [pc, #36]	@ (800845c <__assert_func+0x2c>)
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	4605      	mov	r5, r0
 800843c:	68d8      	ldr	r0, [r3, #12]
 800843e:	b954      	cbnz	r4, 8008456 <__assert_func+0x26>
 8008440:	4b07      	ldr	r3, [pc, #28]	@ (8008460 <__assert_func+0x30>)
 8008442:	461c      	mov	r4, r3
 8008444:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008448:	9100      	str	r1, [sp, #0]
 800844a:	462b      	mov	r3, r5
 800844c:	4905      	ldr	r1, [pc, #20]	@ (8008464 <__assert_func+0x34>)
 800844e:	f000 f95b 	bl	8008708 <fiprintf>
 8008452:	f000 f96b 	bl	800872c <abort>
 8008456:	4b04      	ldr	r3, [pc, #16]	@ (8008468 <__assert_func+0x38>)
 8008458:	e7f4      	b.n	8008444 <__assert_func+0x14>
 800845a:	bf00      	nop
 800845c:	20000018 	.word	0x20000018
 8008460:	08009ef1 	.word	0x08009ef1
 8008464:	08009ec3 	.word	0x08009ec3
 8008468:	08009eb6 	.word	0x08009eb6

0800846c <_calloc_r>:
 800846c:	b570      	push	{r4, r5, r6, lr}
 800846e:	fba1 5402 	umull	r5, r4, r1, r2
 8008472:	b93c      	cbnz	r4, 8008484 <_calloc_r+0x18>
 8008474:	4629      	mov	r1, r5
 8008476:	f7fe fc03 	bl	8006c80 <_malloc_r>
 800847a:	4606      	mov	r6, r0
 800847c:	b928      	cbnz	r0, 800848a <_calloc_r+0x1e>
 800847e:	2600      	movs	r6, #0
 8008480:	4630      	mov	r0, r6
 8008482:	bd70      	pop	{r4, r5, r6, pc}
 8008484:	220c      	movs	r2, #12
 8008486:	6002      	str	r2, [r0, #0]
 8008488:	e7f9      	b.n	800847e <_calloc_r+0x12>
 800848a:	462a      	mov	r2, r5
 800848c:	4621      	mov	r1, r4
 800848e:	f7fd fcb4 	bl	8005dfa <memset>
 8008492:	e7f5      	b.n	8008480 <_calloc_r+0x14>

08008494 <__ascii_mbtowc>:
 8008494:	b082      	sub	sp, #8
 8008496:	b901      	cbnz	r1, 800849a <__ascii_mbtowc+0x6>
 8008498:	a901      	add	r1, sp, #4
 800849a:	b142      	cbz	r2, 80084ae <__ascii_mbtowc+0x1a>
 800849c:	b14b      	cbz	r3, 80084b2 <__ascii_mbtowc+0x1e>
 800849e:	7813      	ldrb	r3, [r2, #0]
 80084a0:	600b      	str	r3, [r1, #0]
 80084a2:	7812      	ldrb	r2, [r2, #0]
 80084a4:	1e10      	subs	r0, r2, #0
 80084a6:	bf18      	it	ne
 80084a8:	2001      	movne	r0, #1
 80084aa:	b002      	add	sp, #8
 80084ac:	4770      	bx	lr
 80084ae:	4610      	mov	r0, r2
 80084b0:	e7fb      	b.n	80084aa <__ascii_mbtowc+0x16>
 80084b2:	f06f 0001 	mvn.w	r0, #1
 80084b6:	e7f8      	b.n	80084aa <__ascii_mbtowc+0x16>

080084b8 <_realloc_r>:
 80084b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084bc:	4680      	mov	r8, r0
 80084be:	4615      	mov	r5, r2
 80084c0:	460c      	mov	r4, r1
 80084c2:	b921      	cbnz	r1, 80084ce <_realloc_r+0x16>
 80084c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80084c8:	4611      	mov	r1, r2
 80084ca:	f7fe bbd9 	b.w	8006c80 <_malloc_r>
 80084ce:	b92a      	cbnz	r2, 80084dc <_realloc_r+0x24>
 80084d0:	f7fe fb62 	bl	8006b98 <_free_r>
 80084d4:	2400      	movs	r4, #0
 80084d6:	4620      	mov	r0, r4
 80084d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084dc:	f000 f92d 	bl	800873a <_malloc_usable_size_r>
 80084e0:	4285      	cmp	r5, r0
 80084e2:	4606      	mov	r6, r0
 80084e4:	d802      	bhi.n	80084ec <_realloc_r+0x34>
 80084e6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80084ea:	d8f4      	bhi.n	80084d6 <_realloc_r+0x1e>
 80084ec:	4629      	mov	r1, r5
 80084ee:	4640      	mov	r0, r8
 80084f0:	f7fe fbc6 	bl	8006c80 <_malloc_r>
 80084f4:	4607      	mov	r7, r0
 80084f6:	2800      	cmp	r0, #0
 80084f8:	d0ec      	beq.n	80084d4 <_realloc_r+0x1c>
 80084fa:	42b5      	cmp	r5, r6
 80084fc:	462a      	mov	r2, r5
 80084fe:	4621      	mov	r1, r4
 8008500:	bf28      	it	cs
 8008502:	4632      	movcs	r2, r6
 8008504:	f7ff ff86 	bl	8008414 <memcpy>
 8008508:	4621      	mov	r1, r4
 800850a:	4640      	mov	r0, r8
 800850c:	f7fe fb44 	bl	8006b98 <_free_r>
 8008510:	463c      	mov	r4, r7
 8008512:	e7e0      	b.n	80084d6 <_realloc_r+0x1e>

08008514 <_strtol_l.constprop.0>:
 8008514:	2b24      	cmp	r3, #36	@ 0x24
 8008516:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800851a:	4686      	mov	lr, r0
 800851c:	4690      	mov	r8, r2
 800851e:	d801      	bhi.n	8008524 <_strtol_l.constprop.0+0x10>
 8008520:	2b01      	cmp	r3, #1
 8008522:	d106      	bne.n	8008532 <_strtol_l.constprop.0+0x1e>
 8008524:	f7fd fcbc 	bl	8005ea0 <__errno>
 8008528:	2316      	movs	r3, #22
 800852a:	6003      	str	r3, [r0, #0]
 800852c:	2000      	movs	r0, #0
 800852e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008532:	4834      	ldr	r0, [pc, #208]	@ (8008604 <_strtol_l.constprop.0+0xf0>)
 8008534:	460d      	mov	r5, r1
 8008536:	462a      	mov	r2, r5
 8008538:	f815 4b01 	ldrb.w	r4, [r5], #1
 800853c:	5d06      	ldrb	r6, [r0, r4]
 800853e:	f016 0608 	ands.w	r6, r6, #8
 8008542:	d1f8      	bne.n	8008536 <_strtol_l.constprop.0+0x22>
 8008544:	2c2d      	cmp	r4, #45	@ 0x2d
 8008546:	d12d      	bne.n	80085a4 <_strtol_l.constprop.0+0x90>
 8008548:	782c      	ldrb	r4, [r5, #0]
 800854a:	2601      	movs	r6, #1
 800854c:	1c95      	adds	r5, r2, #2
 800854e:	f033 0210 	bics.w	r2, r3, #16
 8008552:	d109      	bne.n	8008568 <_strtol_l.constprop.0+0x54>
 8008554:	2c30      	cmp	r4, #48	@ 0x30
 8008556:	d12a      	bne.n	80085ae <_strtol_l.constprop.0+0x9a>
 8008558:	782a      	ldrb	r2, [r5, #0]
 800855a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800855e:	2a58      	cmp	r2, #88	@ 0x58
 8008560:	d125      	bne.n	80085ae <_strtol_l.constprop.0+0x9a>
 8008562:	786c      	ldrb	r4, [r5, #1]
 8008564:	2310      	movs	r3, #16
 8008566:	3502      	adds	r5, #2
 8008568:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800856c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008570:	2200      	movs	r2, #0
 8008572:	fbbc f9f3 	udiv	r9, ip, r3
 8008576:	4610      	mov	r0, r2
 8008578:	fb03 ca19 	mls	sl, r3, r9, ip
 800857c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008580:	2f09      	cmp	r7, #9
 8008582:	d81b      	bhi.n	80085bc <_strtol_l.constprop.0+0xa8>
 8008584:	463c      	mov	r4, r7
 8008586:	42a3      	cmp	r3, r4
 8008588:	dd27      	ble.n	80085da <_strtol_l.constprop.0+0xc6>
 800858a:	1c57      	adds	r7, r2, #1
 800858c:	d007      	beq.n	800859e <_strtol_l.constprop.0+0x8a>
 800858e:	4581      	cmp	r9, r0
 8008590:	d320      	bcc.n	80085d4 <_strtol_l.constprop.0+0xc0>
 8008592:	d101      	bne.n	8008598 <_strtol_l.constprop.0+0x84>
 8008594:	45a2      	cmp	sl, r4
 8008596:	db1d      	blt.n	80085d4 <_strtol_l.constprop.0+0xc0>
 8008598:	fb00 4003 	mla	r0, r0, r3, r4
 800859c:	2201      	movs	r2, #1
 800859e:	f815 4b01 	ldrb.w	r4, [r5], #1
 80085a2:	e7eb      	b.n	800857c <_strtol_l.constprop.0+0x68>
 80085a4:	2c2b      	cmp	r4, #43	@ 0x2b
 80085a6:	bf04      	itt	eq
 80085a8:	782c      	ldrbeq	r4, [r5, #0]
 80085aa:	1c95      	addeq	r5, r2, #2
 80085ac:	e7cf      	b.n	800854e <_strtol_l.constprop.0+0x3a>
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d1da      	bne.n	8008568 <_strtol_l.constprop.0+0x54>
 80085b2:	2c30      	cmp	r4, #48	@ 0x30
 80085b4:	bf0c      	ite	eq
 80085b6:	2308      	moveq	r3, #8
 80085b8:	230a      	movne	r3, #10
 80085ba:	e7d5      	b.n	8008568 <_strtol_l.constprop.0+0x54>
 80085bc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80085c0:	2f19      	cmp	r7, #25
 80085c2:	d801      	bhi.n	80085c8 <_strtol_l.constprop.0+0xb4>
 80085c4:	3c37      	subs	r4, #55	@ 0x37
 80085c6:	e7de      	b.n	8008586 <_strtol_l.constprop.0+0x72>
 80085c8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80085cc:	2f19      	cmp	r7, #25
 80085ce:	d804      	bhi.n	80085da <_strtol_l.constprop.0+0xc6>
 80085d0:	3c57      	subs	r4, #87	@ 0x57
 80085d2:	e7d8      	b.n	8008586 <_strtol_l.constprop.0+0x72>
 80085d4:	f04f 32ff 	mov.w	r2, #4294967295
 80085d8:	e7e1      	b.n	800859e <_strtol_l.constprop.0+0x8a>
 80085da:	1c53      	adds	r3, r2, #1
 80085dc:	d108      	bne.n	80085f0 <_strtol_l.constprop.0+0xdc>
 80085de:	2322      	movs	r3, #34	@ 0x22
 80085e0:	f8ce 3000 	str.w	r3, [lr]
 80085e4:	4660      	mov	r0, ip
 80085e6:	f1b8 0f00 	cmp.w	r8, #0
 80085ea:	d0a0      	beq.n	800852e <_strtol_l.constprop.0+0x1a>
 80085ec:	1e69      	subs	r1, r5, #1
 80085ee:	e006      	b.n	80085fe <_strtol_l.constprop.0+0xea>
 80085f0:	b106      	cbz	r6, 80085f4 <_strtol_l.constprop.0+0xe0>
 80085f2:	4240      	negs	r0, r0
 80085f4:	f1b8 0f00 	cmp.w	r8, #0
 80085f8:	d099      	beq.n	800852e <_strtol_l.constprop.0+0x1a>
 80085fa:	2a00      	cmp	r2, #0
 80085fc:	d1f6      	bne.n	80085ec <_strtol_l.constprop.0+0xd8>
 80085fe:	f8c8 1000 	str.w	r1, [r8]
 8008602:	e794      	b.n	800852e <_strtol_l.constprop.0+0x1a>
 8008604:	08009ef3 	.word	0x08009ef3

08008608 <_strtol_r>:
 8008608:	f7ff bf84 	b.w	8008514 <_strtol_l.constprop.0>

0800860c <_strtoul_l.constprop.0>:
 800860c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008610:	4e34      	ldr	r6, [pc, #208]	@ (80086e4 <_strtoul_l.constprop.0+0xd8>)
 8008612:	4686      	mov	lr, r0
 8008614:	460d      	mov	r5, r1
 8008616:	4628      	mov	r0, r5
 8008618:	f815 4b01 	ldrb.w	r4, [r5], #1
 800861c:	5d37      	ldrb	r7, [r6, r4]
 800861e:	f017 0708 	ands.w	r7, r7, #8
 8008622:	d1f8      	bne.n	8008616 <_strtoul_l.constprop.0+0xa>
 8008624:	2c2d      	cmp	r4, #45	@ 0x2d
 8008626:	d12f      	bne.n	8008688 <_strtoul_l.constprop.0+0x7c>
 8008628:	782c      	ldrb	r4, [r5, #0]
 800862a:	2701      	movs	r7, #1
 800862c:	1c85      	adds	r5, r0, #2
 800862e:	f033 0010 	bics.w	r0, r3, #16
 8008632:	d109      	bne.n	8008648 <_strtoul_l.constprop.0+0x3c>
 8008634:	2c30      	cmp	r4, #48	@ 0x30
 8008636:	d12c      	bne.n	8008692 <_strtoul_l.constprop.0+0x86>
 8008638:	7828      	ldrb	r0, [r5, #0]
 800863a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800863e:	2858      	cmp	r0, #88	@ 0x58
 8008640:	d127      	bne.n	8008692 <_strtoul_l.constprop.0+0x86>
 8008642:	786c      	ldrb	r4, [r5, #1]
 8008644:	2310      	movs	r3, #16
 8008646:	3502      	adds	r5, #2
 8008648:	f04f 38ff 	mov.w	r8, #4294967295
 800864c:	2600      	movs	r6, #0
 800864e:	fbb8 f8f3 	udiv	r8, r8, r3
 8008652:	fb03 f908 	mul.w	r9, r3, r8
 8008656:	ea6f 0909 	mvn.w	r9, r9
 800865a:	4630      	mov	r0, r6
 800865c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8008660:	f1bc 0f09 	cmp.w	ip, #9
 8008664:	d81c      	bhi.n	80086a0 <_strtoul_l.constprop.0+0x94>
 8008666:	4664      	mov	r4, ip
 8008668:	42a3      	cmp	r3, r4
 800866a:	dd2a      	ble.n	80086c2 <_strtoul_l.constprop.0+0xb6>
 800866c:	f1b6 3fff 	cmp.w	r6, #4294967295
 8008670:	d007      	beq.n	8008682 <_strtoul_l.constprop.0+0x76>
 8008672:	4580      	cmp	r8, r0
 8008674:	d322      	bcc.n	80086bc <_strtoul_l.constprop.0+0xb0>
 8008676:	d101      	bne.n	800867c <_strtoul_l.constprop.0+0x70>
 8008678:	45a1      	cmp	r9, r4
 800867a:	db1f      	blt.n	80086bc <_strtoul_l.constprop.0+0xb0>
 800867c:	fb00 4003 	mla	r0, r0, r3, r4
 8008680:	2601      	movs	r6, #1
 8008682:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008686:	e7e9      	b.n	800865c <_strtoul_l.constprop.0+0x50>
 8008688:	2c2b      	cmp	r4, #43	@ 0x2b
 800868a:	bf04      	itt	eq
 800868c:	782c      	ldrbeq	r4, [r5, #0]
 800868e:	1c85      	addeq	r5, r0, #2
 8008690:	e7cd      	b.n	800862e <_strtoul_l.constprop.0+0x22>
 8008692:	2b00      	cmp	r3, #0
 8008694:	d1d8      	bne.n	8008648 <_strtoul_l.constprop.0+0x3c>
 8008696:	2c30      	cmp	r4, #48	@ 0x30
 8008698:	bf0c      	ite	eq
 800869a:	2308      	moveq	r3, #8
 800869c:	230a      	movne	r3, #10
 800869e:	e7d3      	b.n	8008648 <_strtoul_l.constprop.0+0x3c>
 80086a0:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80086a4:	f1bc 0f19 	cmp.w	ip, #25
 80086a8:	d801      	bhi.n	80086ae <_strtoul_l.constprop.0+0xa2>
 80086aa:	3c37      	subs	r4, #55	@ 0x37
 80086ac:	e7dc      	b.n	8008668 <_strtoul_l.constprop.0+0x5c>
 80086ae:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80086b2:	f1bc 0f19 	cmp.w	ip, #25
 80086b6:	d804      	bhi.n	80086c2 <_strtoul_l.constprop.0+0xb6>
 80086b8:	3c57      	subs	r4, #87	@ 0x57
 80086ba:	e7d5      	b.n	8008668 <_strtoul_l.constprop.0+0x5c>
 80086bc:	f04f 36ff 	mov.w	r6, #4294967295
 80086c0:	e7df      	b.n	8008682 <_strtoul_l.constprop.0+0x76>
 80086c2:	1c73      	adds	r3, r6, #1
 80086c4:	d106      	bne.n	80086d4 <_strtoul_l.constprop.0+0xc8>
 80086c6:	2322      	movs	r3, #34	@ 0x22
 80086c8:	f8ce 3000 	str.w	r3, [lr]
 80086cc:	4630      	mov	r0, r6
 80086ce:	b932      	cbnz	r2, 80086de <_strtoul_l.constprop.0+0xd2>
 80086d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80086d4:	b107      	cbz	r7, 80086d8 <_strtoul_l.constprop.0+0xcc>
 80086d6:	4240      	negs	r0, r0
 80086d8:	2a00      	cmp	r2, #0
 80086da:	d0f9      	beq.n	80086d0 <_strtoul_l.constprop.0+0xc4>
 80086dc:	b106      	cbz	r6, 80086e0 <_strtoul_l.constprop.0+0xd4>
 80086de:	1e69      	subs	r1, r5, #1
 80086e0:	6011      	str	r1, [r2, #0]
 80086e2:	e7f5      	b.n	80086d0 <_strtoul_l.constprop.0+0xc4>
 80086e4:	08009ef3 	.word	0x08009ef3

080086e8 <_strtoul_r>:
 80086e8:	f7ff bf90 	b.w	800860c <_strtoul_l.constprop.0>

080086ec <__ascii_wctomb>:
 80086ec:	4603      	mov	r3, r0
 80086ee:	4608      	mov	r0, r1
 80086f0:	b141      	cbz	r1, 8008704 <__ascii_wctomb+0x18>
 80086f2:	2aff      	cmp	r2, #255	@ 0xff
 80086f4:	d904      	bls.n	8008700 <__ascii_wctomb+0x14>
 80086f6:	228a      	movs	r2, #138	@ 0x8a
 80086f8:	601a      	str	r2, [r3, #0]
 80086fa:	f04f 30ff 	mov.w	r0, #4294967295
 80086fe:	4770      	bx	lr
 8008700:	700a      	strb	r2, [r1, #0]
 8008702:	2001      	movs	r0, #1
 8008704:	4770      	bx	lr
	...

08008708 <fiprintf>:
 8008708:	b40e      	push	{r1, r2, r3}
 800870a:	b503      	push	{r0, r1, lr}
 800870c:	4601      	mov	r1, r0
 800870e:	ab03      	add	r3, sp, #12
 8008710:	4805      	ldr	r0, [pc, #20]	@ (8008728 <fiprintf+0x20>)
 8008712:	f853 2b04 	ldr.w	r2, [r3], #4
 8008716:	6800      	ldr	r0, [r0, #0]
 8008718:	9301      	str	r3, [sp, #4]
 800871a:	f7fe fee9 	bl	80074f0 <_vfiprintf_r>
 800871e:	b002      	add	sp, #8
 8008720:	f85d eb04 	ldr.w	lr, [sp], #4
 8008724:	b003      	add	sp, #12
 8008726:	4770      	bx	lr
 8008728:	20000018 	.word	0x20000018

0800872c <abort>:
 800872c:	b508      	push	{r3, lr}
 800872e:	2006      	movs	r0, #6
 8008730:	f000 f834 	bl	800879c <raise>
 8008734:	2001      	movs	r0, #1
 8008736:	f7f9 fdfd 	bl	8002334 <_exit>

0800873a <_malloc_usable_size_r>:
 800873a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800873e:	1f18      	subs	r0, r3, #4
 8008740:	2b00      	cmp	r3, #0
 8008742:	bfbc      	itt	lt
 8008744:	580b      	ldrlt	r3, [r1, r0]
 8008746:	18c0      	addlt	r0, r0, r3
 8008748:	4770      	bx	lr

0800874a <_raise_r>:
 800874a:	291f      	cmp	r1, #31
 800874c:	b538      	push	{r3, r4, r5, lr}
 800874e:	4605      	mov	r5, r0
 8008750:	460c      	mov	r4, r1
 8008752:	d904      	bls.n	800875e <_raise_r+0x14>
 8008754:	2316      	movs	r3, #22
 8008756:	6003      	str	r3, [r0, #0]
 8008758:	f04f 30ff 	mov.w	r0, #4294967295
 800875c:	bd38      	pop	{r3, r4, r5, pc}
 800875e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008760:	b112      	cbz	r2, 8008768 <_raise_r+0x1e>
 8008762:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008766:	b94b      	cbnz	r3, 800877c <_raise_r+0x32>
 8008768:	4628      	mov	r0, r5
 800876a:	f000 f831 	bl	80087d0 <_getpid_r>
 800876e:	4622      	mov	r2, r4
 8008770:	4601      	mov	r1, r0
 8008772:	4628      	mov	r0, r5
 8008774:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008778:	f000 b818 	b.w	80087ac <_kill_r>
 800877c:	2b01      	cmp	r3, #1
 800877e:	d00a      	beq.n	8008796 <_raise_r+0x4c>
 8008780:	1c59      	adds	r1, r3, #1
 8008782:	d103      	bne.n	800878c <_raise_r+0x42>
 8008784:	2316      	movs	r3, #22
 8008786:	6003      	str	r3, [r0, #0]
 8008788:	2001      	movs	r0, #1
 800878a:	e7e7      	b.n	800875c <_raise_r+0x12>
 800878c:	2100      	movs	r1, #0
 800878e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008792:	4620      	mov	r0, r4
 8008794:	4798      	blx	r3
 8008796:	2000      	movs	r0, #0
 8008798:	e7e0      	b.n	800875c <_raise_r+0x12>
	...

0800879c <raise>:
 800879c:	4b02      	ldr	r3, [pc, #8]	@ (80087a8 <raise+0xc>)
 800879e:	4601      	mov	r1, r0
 80087a0:	6818      	ldr	r0, [r3, #0]
 80087a2:	f7ff bfd2 	b.w	800874a <_raise_r>
 80087a6:	bf00      	nop
 80087a8:	20000018 	.word	0x20000018

080087ac <_kill_r>:
 80087ac:	b538      	push	{r3, r4, r5, lr}
 80087ae:	4d07      	ldr	r5, [pc, #28]	@ (80087cc <_kill_r+0x20>)
 80087b0:	2300      	movs	r3, #0
 80087b2:	4604      	mov	r4, r0
 80087b4:	4608      	mov	r0, r1
 80087b6:	4611      	mov	r1, r2
 80087b8:	602b      	str	r3, [r5, #0]
 80087ba:	f7f9 fdab 	bl	8002314 <_kill>
 80087be:	1c43      	adds	r3, r0, #1
 80087c0:	d102      	bne.n	80087c8 <_kill_r+0x1c>
 80087c2:	682b      	ldr	r3, [r5, #0]
 80087c4:	b103      	cbz	r3, 80087c8 <_kill_r+0x1c>
 80087c6:	6023      	str	r3, [r4, #0]
 80087c8:	bd38      	pop	{r3, r4, r5, pc}
 80087ca:	bf00      	nop
 80087cc:	2000041c 	.word	0x2000041c

080087d0 <_getpid_r>:
 80087d0:	f7f9 bd98 	b.w	8002304 <_getpid>

080087d4 <acosf>:
 80087d4:	b508      	push	{r3, lr}
 80087d6:	ed2d 8b02 	vpush	{d8}
 80087da:	eeb0 8a40 	vmov.f32	s16, s0
 80087de:	f000 f9e1 	bl	8008ba4 <__ieee754_acosf>
 80087e2:	eeb4 8a48 	vcmp.f32	s16, s16
 80087e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087ea:	eef0 8a40 	vmov.f32	s17, s0
 80087ee:	d615      	bvs.n	800881c <acosf+0x48>
 80087f0:	eeb0 0a48 	vmov.f32	s0, s16
 80087f4:	f000 f8d4 	bl	80089a0 <fabsf>
 80087f8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80087fc:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8008800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008804:	dd0a      	ble.n	800881c <acosf+0x48>
 8008806:	f7fd fb4b 	bl	8005ea0 <__errno>
 800880a:	ecbd 8b02 	vpop	{d8}
 800880e:	2321      	movs	r3, #33	@ 0x21
 8008810:	6003      	str	r3, [r0, #0]
 8008812:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8008816:	4804      	ldr	r0, [pc, #16]	@ (8008828 <acosf+0x54>)
 8008818:	f000 b91a 	b.w	8008a50 <nanf>
 800881c:	eeb0 0a68 	vmov.f32	s0, s17
 8008820:	ecbd 8b02 	vpop	{d8}
 8008824:	bd08      	pop	{r3, pc}
 8008826:	bf00      	nop
 8008828:	08009ef1 	.word	0x08009ef1

0800882c <powf>:
 800882c:	b508      	push	{r3, lr}
 800882e:	ed2d 8b04 	vpush	{d8-d9}
 8008832:	eeb0 8a60 	vmov.f32	s16, s1
 8008836:	eeb0 9a40 	vmov.f32	s18, s0
 800883a:	f000 faab 	bl	8008d94 <__ieee754_powf>
 800883e:	eeb4 8a48 	vcmp.f32	s16, s16
 8008842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008846:	eef0 8a40 	vmov.f32	s17, s0
 800884a:	d63e      	bvs.n	80088ca <powf+0x9e>
 800884c:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8008850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008854:	d112      	bne.n	800887c <powf+0x50>
 8008856:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800885a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800885e:	d039      	beq.n	80088d4 <powf+0xa8>
 8008860:	eeb0 0a48 	vmov.f32	s0, s16
 8008864:	f000 f8ea 	bl	8008a3c <finitef>
 8008868:	b378      	cbz	r0, 80088ca <powf+0x9e>
 800886a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800886e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008872:	d52a      	bpl.n	80088ca <powf+0x9e>
 8008874:	f7fd fb14 	bl	8005ea0 <__errno>
 8008878:	2322      	movs	r3, #34	@ 0x22
 800887a:	e014      	b.n	80088a6 <powf+0x7a>
 800887c:	f000 f8de 	bl	8008a3c <finitef>
 8008880:	b998      	cbnz	r0, 80088aa <powf+0x7e>
 8008882:	eeb0 0a49 	vmov.f32	s0, s18
 8008886:	f000 f8d9 	bl	8008a3c <finitef>
 800888a:	b170      	cbz	r0, 80088aa <powf+0x7e>
 800888c:	eeb0 0a48 	vmov.f32	s0, s16
 8008890:	f000 f8d4 	bl	8008a3c <finitef>
 8008894:	b148      	cbz	r0, 80088aa <powf+0x7e>
 8008896:	eef4 8a68 	vcmp.f32	s17, s17
 800889a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800889e:	d7e9      	bvc.n	8008874 <powf+0x48>
 80088a0:	f7fd fafe 	bl	8005ea0 <__errno>
 80088a4:	2321      	movs	r3, #33	@ 0x21
 80088a6:	6003      	str	r3, [r0, #0]
 80088a8:	e00f      	b.n	80088ca <powf+0x9e>
 80088aa:	eef5 8a40 	vcmp.f32	s17, #0.0
 80088ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088b2:	d10a      	bne.n	80088ca <powf+0x9e>
 80088b4:	eeb0 0a49 	vmov.f32	s0, s18
 80088b8:	f000 f8c0 	bl	8008a3c <finitef>
 80088bc:	b128      	cbz	r0, 80088ca <powf+0x9e>
 80088be:	eeb0 0a48 	vmov.f32	s0, s16
 80088c2:	f000 f8bb 	bl	8008a3c <finitef>
 80088c6:	2800      	cmp	r0, #0
 80088c8:	d1d4      	bne.n	8008874 <powf+0x48>
 80088ca:	eeb0 0a68 	vmov.f32	s0, s17
 80088ce:	ecbd 8b04 	vpop	{d8-d9}
 80088d2:	bd08      	pop	{r3, pc}
 80088d4:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80088d8:	e7f7      	b.n	80088ca <powf+0x9e>
	...

080088dc <sqrtf>:
 80088dc:	b508      	push	{r3, lr}
 80088de:	ed2d 8b02 	vpush	{d8}
 80088e2:	eeb0 8a40 	vmov.f32	s16, s0
 80088e6:	f000 f8b9 	bl	8008a5c <__ieee754_sqrtf>
 80088ea:	eeb4 8a48 	vcmp.f32	s16, s16
 80088ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088f2:	d60c      	bvs.n	800890e <sqrtf+0x32>
 80088f4:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8008914 <sqrtf+0x38>
 80088f8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80088fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008900:	d505      	bpl.n	800890e <sqrtf+0x32>
 8008902:	f7fd facd 	bl	8005ea0 <__errno>
 8008906:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800890a:	2321      	movs	r3, #33	@ 0x21
 800890c:	6003      	str	r3, [r0, #0]
 800890e:	ecbd 8b02 	vpop	{d8}
 8008912:	bd08      	pop	{r3, pc}
 8008914:	00000000 	.word	0x00000000

08008918 <cosf>:
 8008918:	ee10 3a10 	vmov	r3, s0
 800891c:	b507      	push	{r0, r1, r2, lr}
 800891e:	4a1e      	ldr	r2, [pc, #120]	@ (8008998 <cosf+0x80>)
 8008920:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008924:	4293      	cmp	r3, r2
 8008926:	d806      	bhi.n	8008936 <cosf+0x1e>
 8008928:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800899c <cosf+0x84>
 800892c:	b003      	add	sp, #12
 800892e:	f85d eb04 	ldr.w	lr, [sp], #4
 8008932:	f000 b897 	b.w	8008a64 <__kernel_cosf>
 8008936:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800893a:	d304      	bcc.n	8008946 <cosf+0x2e>
 800893c:	ee30 0a40 	vsub.f32	s0, s0, s0
 8008940:	b003      	add	sp, #12
 8008942:	f85d fb04 	ldr.w	pc, [sp], #4
 8008946:	4668      	mov	r0, sp
 8008948:	f000 fcf4 	bl	8009334 <__ieee754_rem_pio2f>
 800894c:	f000 0003 	and.w	r0, r0, #3
 8008950:	2801      	cmp	r0, #1
 8008952:	d009      	beq.n	8008968 <cosf+0x50>
 8008954:	2802      	cmp	r0, #2
 8008956:	d010      	beq.n	800897a <cosf+0x62>
 8008958:	b9b0      	cbnz	r0, 8008988 <cosf+0x70>
 800895a:	eddd 0a01 	vldr	s1, [sp, #4]
 800895e:	ed9d 0a00 	vldr	s0, [sp]
 8008962:	f000 f87f 	bl	8008a64 <__kernel_cosf>
 8008966:	e7eb      	b.n	8008940 <cosf+0x28>
 8008968:	eddd 0a01 	vldr	s1, [sp, #4]
 800896c:	ed9d 0a00 	vldr	s0, [sp]
 8008970:	f000 f8d0 	bl	8008b14 <__kernel_sinf>
 8008974:	eeb1 0a40 	vneg.f32	s0, s0
 8008978:	e7e2      	b.n	8008940 <cosf+0x28>
 800897a:	eddd 0a01 	vldr	s1, [sp, #4]
 800897e:	ed9d 0a00 	vldr	s0, [sp]
 8008982:	f000 f86f 	bl	8008a64 <__kernel_cosf>
 8008986:	e7f5      	b.n	8008974 <cosf+0x5c>
 8008988:	eddd 0a01 	vldr	s1, [sp, #4]
 800898c:	ed9d 0a00 	vldr	s0, [sp]
 8008990:	2001      	movs	r0, #1
 8008992:	f000 f8bf 	bl	8008b14 <__kernel_sinf>
 8008996:	e7d3      	b.n	8008940 <cosf+0x28>
 8008998:	3f490fd8 	.word	0x3f490fd8
 800899c:	00000000 	.word	0x00000000

080089a0 <fabsf>:
 80089a0:	ee10 3a10 	vmov	r3, s0
 80089a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80089a8:	ee00 3a10 	vmov	s0, r3
 80089ac:	4770      	bx	lr
	...

080089b0 <sinf>:
 80089b0:	ee10 3a10 	vmov	r3, s0
 80089b4:	b507      	push	{r0, r1, r2, lr}
 80089b6:	4a1f      	ldr	r2, [pc, #124]	@ (8008a34 <sinf+0x84>)
 80089b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80089bc:	4293      	cmp	r3, r2
 80089be:	d807      	bhi.n	80089d0 <sinf+0x20>
 80089c0:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8008a38 <sinf+0x88>
 80089c4:	2000      	movs	r0, #0
 80089c6:	b003      	add	sp, #12
 80089c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80089cc:	f000 b8a2 	b.w	8008b14 <__kernel_sinf>
 80089d0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80089d4:	d304      	bcc.n	80089e0 <sinf+0x30>
 80089d6:	ee30 0a40 	vsub.f32	s0, s0, s0
 80089da:	b003      	add	sp, #12
 80089dc:	f85d fb04 	ldr.w	pc, [sp], #4
 80089e0:	4668      	mov	r0, sp
 80089e2:	f000 fca7 	bl	8009334 <__ieee754_rem_pio2f>
 80089e6:	f000 0003 	and.w	r0, r0, #3
 80089ea:	2801      	cmp	r0, #1
 80089ec:	d00a      	beq.n	8008a04 <sinf+0x54>
 80089ee:	2802      	cmp	r0, #2
 80089f0:	d00f      	beq.n	8008a12 <sinf+0x62>
 80089f2:	b9c0      	cbnz	r0, 8008a26 <sinf+0x76>
 80089f4:	eddd 0a01 	vldr	s1, [sp, #4]
 80089f8:	ed9d 0a00 	vldr	s0, [sp]
 80089fc:	2001      	movs	r0, #1
 80089fe:	f000 f889 	bl	8008b14 <__kernel_sinf>
 8008a02:	e7ea      	b.n	80089da <sinf+0x2a>
 8008a04:	eddd 0a01 	vldr	s1, [sp, #4]
 8008a08:	ed9d 0a00 	vldr	s0, [sp]
 8008a0c:	f000 f82a 	bl	8008a64 <__kernel_cosf>
 8008a10:	e7e3      	b.n	80089da <sinf+0x2a>
 8008a12:	eddd 0a01 	vldr	s1, [sp, #4]
 8008a16:	ed9d 0a00 	vldr	s0, [sp]
 8008a1a:	2001      	movs	r0, #1
 8008a1c:	f000 f87a 	bl	8008b14 <__kernel_sinf>
 8008a20:	eeb1 0a40 	vneg.f32	s0, s0
 8008a24:	e7d9      	b.n	80089da <sinf+0x2a>
 8008a26:	eddd 0a01 	vldr	s1, [sp, #4]
 8008a2a:	ed9d 0a00 	vldr	s0, [sp]
 8008a2e:	f000 f819 	bl	8008a64 <__kernel_cosf>
 8008a32:	e7f5      	b.n	8008a20 <sinf+0x70>
 8008a34:	3f490fd8 	.word	0x3f490fd8
 8008a38:	00000000 	.word	0x00000000

08008a3c <finitef>:
 8008a3c:	ee10 3a10 	vmov	r3, s0
 8008a40:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8008a44:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8008a48:	bfac      	ite	ge
 8008a4a:	2000      	movge	r0, #0
 8008a4c:	2001      	movlt	r0, #1
 8008a4e:	4770      	bx	lr

08008a50 <nanf>:
 8008a50:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008a58 <nanf+0x8>
 8008a54:	4770      	bx	lr
 8008a56:	bf00      	nop
 8008a58:	7fc00000 	.word	0x7fc00000

08008a5c <__ieee754_sqrtf>:
 8008a5c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8008a60:	4770      	bx	lr
	...

08008a64 <__kernel_cosf>:
 8008a64:	ee10 3a10 	vmov	r3, s0
 8008a68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008a6c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8008a70:	eef0 6a40 	vmov.f32	s13, s0
 8008a74:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8008a78:	d204      	bcs.n	8008a84 <__kernel_cosf+0x20>
 8008a7a:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8008a7e:	ee17 2a90 	vmov	r2, s15
 8008a82:	b342      	cbz	r2, 8008ad6 <__kernel_cosf+0x72>
 8008a84:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8008a88:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8008af4 <__kernel_cosf+0x90>
 8008a8c:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8008af8 <__kernel_cosf+0x94>
 8008a90:	4a1a      	ldr	r2, [pc, #104]	@ (8008afc <__kernel_cosf+0x98>)
 8008a92:	eea7 6a27 	vfma.f32	s12, s14, s15
 8008a96:	4293      	cmp	r3, r2
 8008a98:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8008b00 <__kernel_cosf+0x9c>
 8008a9c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008aa0:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8008b04 <__kernel_cosf+0xa0>
 8008aa4:	eea7 6a87 	vfma.f32	s12, s15, s14
 8008aa8:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8008b08 <__kernel_cosf+0xa4>
 8008aac:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008ab0:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8008b0c <__kernel_cosf+0xa8>
 8008ab4:	eea7 6a87 	vfma.f32	s12, s15, s14
 8008ab8:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8008abc:	ee26 6a07 	vmul.f32	s12, s12, s14
 8008ac0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8008ac4:	eee7 0a06 	vfma.f32	s1, s14, s12
 8008ac8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008acc:	d804      	bhi.n	8008ad8 <__kernel_cosf+0x74>
 8008ace:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8008ad2:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008ad6:	4770      	bx	lr
 8008ad8:	4a0d      	ldr	r2, [pc, #52]	@ (8008b10 <__kernel_cosf+0xac>)
 8008ada:	4293      	cmp	r3, r2
 8008adc:	bf9a      	itte	ls
 8008ade:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8008ae2:	ee07 3a10 	vmovls	s14, r3
 8008ae6:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8008aea:	ee30 0a47 	vsub.f32	s0, s0, s14
 8008aee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008af2:	e7ec      	b.n	8008ace <__kernel_cosf+0x6a>
 8008af4:	ad47d74e 	.word	0xad47d74e
 8008af8:	310f74f6 	.word	0x310f74f6
 8008afc:	3e999999 	.word	0x3e999999
 8008b00:	b493f27c 	.word	0xb493f27c
 8008b04:	37d00d01 	.word	0x37d00d01
 8008b08:	bab60b61 	.word	0xbab60b61
 8008b0c:	3d2aaaab 	.word	0x3d2aaaab
 8008b10:	3f480000 	.word	0x3f480000

08008b14 <__kernel_sinf>:
 8008b14:	ee10 3a10 	vmov	r3, s0
 8008b18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008b1c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8008b20:	d204      	bcs.n	8008b2c <__kernel_sinf+0x18>
 8008b22:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8008b26:	ee17 3a90 	vmov	r3, s15
 8008b2a:	b35b      	cbz	r3, 8008b84 <__kernel_sinf+0x70>
 8008b2c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8008b30:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8008b88 <__kernel_sinf+0x74>
 8008b34:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8008b8c <__kernel_sinf+0x78>
 8008b38:	eea7 6a27 	vfma.f32	s12, s14, s15
 8008b3c:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8008b90 <__kernel_sinf+0x7c>
 8008b40:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008b44:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8008b94 <__kernel_sinf+0x80>
 8008b48:	eea7 6a87 	vfma.f32	s12, s15, s14
 8008b4c:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8008b98 <__kernel_sinf+0x84>
 8008b50:	ee60 6a07 	vmul.f32	s13, s0, s14
 8008b54:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008b58:	b930      	cbnz	r0, 8008b68 <__kernel_sinf+0x54>
 8008b5a:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8008b9c <__kernel_sinf+0x88>
 8008b5e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8008b62:	eea6 0a26 	vfma.f32	s0, s12, s13
 8008b66:	4770      	bx	lr
 8008b68:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8008b6c:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8008b70:	eee0 7a86 	vfma.f32	s15, s1, s12
 8008b74:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8008b78:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8008ba0 <__kernel_sinf+0x8c>
 8008b7c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8008b80:	ee30 0a60 	vsub.f32	s0, s0, s1
 8008b84:	4770      	bx	lr
 8008b86:	bf00      	nop
 8008b88:	2f2ec9d3 	.word	0x2f2ec9d3
 8008b8c:	b2d72f34 	.word	0xb2d72f34
 8008b90:	3638ef1b 	.word	0x3638ef1b
 8008b94:	b9500d01 	.word	0xb9500d01
 8008b98:	3c088889 	.word	0x3c088889
 8008b9c:	be2aaaab 	.word	0xbe2aaaab
 8008ba0:	3e2aaaab 	.word	0x3e2aaaab

08008ba4 <__ieee754_acosf>:
 8008ba4:	b508      	push	{r3, lr}
 8008ba6:	ee10 3a10 	vmov	r3, s0
 8008baa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008bae:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8008bb2:	ed2d 8b0c 	vpush	{d8-d13}
 8008bb6:	d10a      	bne.n	8008bce <__ieee754_acosf+0x2a>
 8008bb8:	ed9f 0a65 	vldr	s0, [pc, #404]	@ 8008d50 <__ieee754_acosf+0x1ac>
 8008bbc:	eddf 7a65 	vldr	s15, [pc, #404]	@ 8008d54 <__ieee754_acosf+0x1b0>
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	bfc8      	it	gt
 8008bc4:	eeb0 0a67 	vmovgt.f32	s0, s15
 8008bc8:	ecbd 8b0c 	vpop	{d8-d13}
 8008bcc:	bd08      	pop	{r3, pc}
 8008bce:	d904      	bls.n	8008bda <__ieee754_acosf+0x36>
 8008bd0:	ee30 8a40 	vsub.f32	s16, s0, s0
 8008bd4:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8008bd8:	e7f6      	b.n	8008bc8 <__ieee754_acosf+0x24>
 8008bda:	f1b2 5f7c 	cmp.w	r2, #1056964608	@ 0x3f000000
 8008bde:	d23c      	bcs.n	8008c5a <__ieee754_acosf+0xb6>
 8008be0:	f1b2 5f0c 	cmp.w	r2, #587202560	@ 0x23000000
 8008be4:	f240 80b1 	bls.w	8008d4a <__ieee754_acosf+0x1a6>
 8008be8:	ee60 7a00 	vmul.f32	s15, s0, s0
 8008bec:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 8008d58 <__ieee754_acosf+0x1b4>
 8008bf0:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8008d5c <__ieee754_acosf+0x1b8>
 8008bf4:	ed9f 6a5a 	vldr	s12, [pc, #360]	@ 8008d60 <__ieee754_acosf+0x1bc>
 8008bf8:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8008bfc:	eddf 6a59 	vldr	s13, [pc, #356]	@ 8008d64 <__ieee754_acosf+0x1c0>
 8008c00:	eee7 6a27 	vfma.f32	s13, s14, s15
 8008c04:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8008d68 <__ieee754_acosf+0x1c4>
 8008c08:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008c0c:	eddf 6a57 	vldr	s13, [pc, #348]	@ 8008d6c <__ieee754_acosf+0x1c8>
 8008c10:	eee7 6a27 	vfma.f32	s13, s14, s15
 8008c14:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8008d70 <__ieee754_acosf+0x1cc>
 8008c18:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008c1c:	eddf 6a55 	vldr	s13, [pc, #340]	@ 8008d74 <__ieee754_acosf+0x1d0>
 8008c20:	eea7 6aa6 	vfma.f32	s12, s15, s13
 8008c24:	eddf 6a54 	vldr	s13, [pc, #336]	@ 8008d78 <__ieee754_acosf+0x1d4>
 8008c28:	eee6 6a27 	vfma.f32	s13, s12, s15
 8008c2c:	ed9f 6a53 	vldr	s12, [pc, #332]	@ 8008d7c <__ieee754_acosf+0x1d8>
 8008c30:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8008c34:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c38:	eee6 6a27 	vfma.f32	s13, s12, s15
 8008c3c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008c40:	eddf 7a4f 	vldr	s15, [pc, #316]	@ 8008d80 <__ieee754_acosf+0x1dc>
 8008c44:	ee87 6a26 	vdiv.f32	s12, s14, s13
 8008c48:	eee0 7a46 	vfms.f32	s15, s0, s12
 8008c4c:	ee70 7a67 	vsub.f32	s15, s0, s15
 8008c50:	ed9f 0a4c 	vldr	s0, [pc, #304]	@ 8008d84 <__ieee754_acosf+0x1e0>
 8008c54:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008c58:	e7b6      	b.n	8008bc8 <__ieee754_acosf+0x24>
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	eddf da3e 	vldr	s27, [pc, #248]	@ 8008d58 <__ieee754_acosf+0x1b4>
 8008c60:	eddf ca3e 	vldr	s25, [pc, #248]	@ 8008d5c <__ieee754_acosf+0x1b8>
 8008c64:	ed9f ca3f 	vldr	s24, [pc, #252]	@ 8008d64 <__ieee754_acosf+0x1c0>
 8008c68:	eddf ba3f 	vldr	s23, [pc, #252]	@ 8008d68 <__ieee754_acosf+0x1c4>
 8008c6c:	ed9f ba3f 	vldr	s22, [pc, #252]	@ 8008d6c <__ieee754_acosf+0x1c8>
 8008c70:	eddf 8a3f 	vldr	s17, [pc, #252]	@ 8008d70 <__ieee754_acosf+0x1cc>
 8008c74:	ed9f da3f 	vldr	s26, [pc, #252]	@ 8008d74 <__ieee754_acosf+0x1d0>
 8008c78:	eddf aa39 	vldr	s21, [pc, #228]	@ 8008d60 <__ieee754_acosf+0x1bc>
 8008c7c:	ed9f aa3e 	vldr	s20, [pc, #248]	@ 8008d78 <__ieee754_acosf+0x1d4>
 8008c80:	eddf 9a3e 	vldr	s19, [pc, #248]	@ 8008d7c <__ieee754_acosf+0x1d8>
 8008c84:	eeb7 9a00 	vmov.f32	s18, #112	@ 0x3f800000  1.0
 8008c88:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8008c8c:	da28      	bge.n	8008ce0 <__ieee754_acosf+0x13c>
 8008c8e:	ee30 8a09 	vadd.f32	s16, s0, s18
 8008c92:	ee28 0a27 	vmul.f32	s0, s16, s15
 8008c96:	eee0 ca2d 	vfma.f32	s25, s0, s27
 8008c9a:	eee0 aa0d 	vfma.f32	s21, s0, s26
 8008c9e:	eeac ca80 	vfma.f32	s24, s25, s0
 8008ca2:	eeaa aa80 	vfma.f32	s20, s21, s0
 8008ca6:	eeec ba00 	vfma.f32	s23, s24, s0
 8008caa:	eeea 9a00 	vfma.f32	s19, s20, s0
 8008cae:	eeab ba80 	vfma.f32	s22, s23, s0
 8008cb2:	eea9 9a80 	vfma.f32	s18, s19, s0
 8008cb6:	eeeb 8a00 	vfma.f32	s17, s22, s0
 8008cba:	ee68 8a80 	vmul.f32	s17, s17, s0
 8008cbe:	f7ff fecd 	bl	8008a5c <__ieee754_sqrtf>
 8008cc2:	ee88 7a89 	vdiv.f32	s14, s17, s18
 8008cc6:	eddf 7a30 	vldr	s15, [pc, #192]	@ 8008d88 <__ieee754_acosf+0x1e4>
 8008cca:	eee0 7a07 	vfma.f32	s15, s0, s14
 8008cce:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8008cd2:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008cd6:	ed9f 0a2d 	vldr	s0, [pc, #180]	@ 8008d8c <__ieee754_acosf+0x1e8>
 8008cda:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8008cde:	e773      	b.n	8008bc8 <__ieee754_acosf+0x24>
 8008ce0:	ee39 8a40 	vsub.f32	s16, s18, s0
 8008ce4:	ee28 8a27 	vmul.f32	s16, s16, s15
 8008ce8:	eeb0 0a48 	vmov.f32	s0, s16
 8008cec:	f7ff feb6 	bl	8008a5c <__ieee754_sqrtf>
 8008cf0:	eee8 ca2d 	vfma.f32	s25, s16, s27
 8008cf4:	eee8 aa0d 	vfma.f32	s21, s16, s26
 8008cf8:	eeac ca88 	vfma.f32	s24, s25, s16
 8008cfc:	eeaa aa88 	vfma.f32	s20, s21, s16
 8008d00:	eeec ba08 	vfma.f32	s23, s24, s16
 8008d04:	ee10 3a10 	vmov	r3, s0
 8008d08:	eeab ba88 	vfma.f32	s22, s23, s16
 8008d0c:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8008d10:	f023 030f 	bic.w	r3, r3, #15
 8008d14:	eeea 9a08 	vfma.f32	s19, s20, s16
 8008d18:	ee07 3a90 	vmov	s15, r3
 8008d1c:	eeeb 8a08 	vfma.f32	s17, s22, s16
 8008d20:	eeb0 6a48 	vmov.f32	s12, s16
 8008d24:	eea7 6ae7 	vfms.f32	s12, s15, s15
 8008d28:	eea9 9a88 	vfma.f32	s18, s19, s16
 8008d2c:	ee70 6a27 	vadd.f32	s13, s0, s15
 8008d30:	ee68 8a88 	vmul.f32	s17, s17, s16
 8008d34:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8008d38:	eec8 6a89 	vdiv.f32	s13, s17, s18
 8008d3c:	eea0 7a26 	vfma.f32	s14, s0, s13
 8008d40:	ee37 0a87 	vadd.f32	s0, s15, s14
 8008d44:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008d48:	e73e      	b.n	8008bc8 <__ieee754_acosf+0x24>
 8008d4a:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 8008d90 <__ieee754_acosf+0x1ec>
 8008d4e:	e73b      	b.n	8008bc8 <__ieee754_acosf+0x24>
 8008d50:	40490fdb 	.word	0x40490fdb
 8008d54:	00000000 	.word	0x00000000
 8008d58:	3811ef08 	.word	0x3811ef08
 8008d5c:	3a4f7f04 	.word	0x3a4f7f04
 8008d60:	bf303361 	.word	0xbf303361
 8008d64:	bd241146 	.word	0xbd241146
 8008d68:	3e4e0aa8 	.word	0x3e4e0aa8
 8008d6c:	bea6b090 	.word	0xbea6b090
 8008d70:	3e2aaaab 	.word	0x3e2aaaab
 8008d74:	3d9dc62e 	.word	0x3d9dc62e
 8008d78:	4001572d 	.word	0x4001572d
 8008d7c:	c019d139 	.word	0xc019d139
 8008d80:	33a22168 	.word	0x33a22168
 8008d84:	3fc90fda 	.word	0x3fc90fda
 8008d88:	b3a22168 	.word	0xb3a22168
 8008d8c:	40490fda 	.word	0x40490fda
 8008d90:	3fc90fdb 	.word	0x3fc90fdb

08008d94 <__ieee754_powf>:
 8008d94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d98:	ee10 4a90 	vmov	r4, s1
 8008d9c:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8008da0:	ed2d 8b02 	vpush	{d8}
 8008da4:	ee10 6a10 	vmov	r6, s0
 8008da8:	eeb0 8a40 	vmov.f32	s16, s0
 8008dac:	eef0 8a60 	vmov.f32	s17, s1
 8008db0:	d10c      	bne.n	8008dcc <__ieee754_powf+0x38>
 8008db2:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 8008db6:	0076      	lsls	r6, r6, #1
 8008db8:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8008dbc:	f240 829c 	bls.w	80092f8 <__ieee754_powf+0x564>
 8008dc0:	ee38 0a28 	vadd.f32	s0, s16, s17
 8008dc4:	ecbd 8b02 	vpop	{d8}
 8008dc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008dcc:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 8008dd0:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8008dd4:	d802      	bhi.n	8008ddc <__ieee754_powf+0x48>
 8008dd6:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8008dda:	d908      	bls.n	8008dee <__ieee754_powf+0x5a>
 8008ddc:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8008de0:	d1ee      	bne.n	8008dc0 <__ieee754_powf+0x2c>
 8008de2:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8008de6:	0064      	lsls	r4, r4, #1
 8008de8:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8008dec:	e7e6      	b.n	8008dbc <__ieee754_powf+0x28>
 8008dee:	2e00      	cmp	r6, #0
 8008df0:	da1e      	bge.n	8008e30 <__ieee754_powf+0x9c>
 8008df2:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 8008df6:	d22b      	bcs.n	8008e50 <__ieee754_powf+0xbc>
 8008df8:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8008dfc:	d332      	bcc.n	8008e64 <__ieee754_powf+0xd0>
 8008dfe:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8008e02:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8008e06:	fa49 f503 	asr.w	r5, r9, r3
 8008e0a:	fa05 f303 	lsl.w	r3, r5, r3
 8008e0e:	454b      	cmp	r3, r9
 8008e10:	d126      	bne.n	8008e60 <__ieee754_powf+0xcc>
 8008e12:	f005 0501 	and.w	r5, r5, #1
 8008e16:	f1c5 0502 	rsb	r5, r5, #2
 8008e1a:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8008e1e:	d122      	bne.n	8008e66 <__ieee754_powf+0xd2>
 8008e20:	2c00      	cmp	r4, #0
 8008e22:	f280 826f 	bge.w	8009304 <__ieee754_powf+0x570>
 8008e26:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8008e2a:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8008e2e:	e7c9      	b.n	8008dc4 <__ieee754_powf+0x30>
 8008e30:	2500      	movs	r5, #0
 8008e32:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8008e36:	d1f0      	bne.n	8008e1a <__ieee754_powf+0x86>
 8008e38:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8008e3c:	f000 825c 	beq.w	80092f8 <__ieee754_powf+0x564>
 8008e40:	d908      	bls.n	8008e54 <__ieee754_powf+0xc0>
 8008e42:	ed9f 0ad8 	vldr	s0, [pc, #864]	@ 80091a4 <__ieee754_powf+0x410>
 8008e46:	2c00      	cmp	r4, #0
 8008e48:	bfa8      	it	ge
 8008e4a:	eeb0 0a68 	vmovge.f32	s0, s17
 8008e4e:	e7b9      	b.n	8008dc4 <__ieee754_powf+0x30>
 8008e50:	2502      	movs	r5, #2
 8008e52:	e7ee      	b.n	8008e32 <__ieee754_powf+0x9e>
 8008e54:	2c00      	cmp	r4, #0
 8008e56:	f280 8252 	bge.w	80092fe <__ieee754_powf+0x56a>
 8008e5a:	eeb1 0a68 	vneg.f32	s0, s17
 8008e5e:	e7b1      	b.n	8008dc4 <__ieee754_powf+0x30>
 8008e60:	2500      	movs	r5, #0
 8008e62:	e7da      	b.n	8008e1a <__ieee754_powf+0x86>
 8008e64:	2500      	movs	r5, #0
 8008e66:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8008e6a:	d102      	bne.n	8008e72 <__ieee754_powf+0xde>
 8008e6c:	ee28 0a08 	vmul.f32	s0, s16, s16
 8008e70:	e7a8      	b.n	8008dc4 <__ieee754_powf+0x30>
 8008e72:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8008e76:	d109      	bne.n	8008e8c <__ieee754_powf+0xf8>
 8008e78:	2e00      	cmp	r6, #0
 8008e7a:	db07      	blt.n	8008e8c <__ieee754_powf+0xf8>
 8008e7c:	eeb0 0a48 	vmov.f32	s0, s16
 8008e80:	ecbd 8b02 	vpop	{d8}
 8008e84:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e88:	f7ff bde8 	b.w	8008a5c <__ieee754_sqrtf>
 8008e8c:	eeb0 0a48 	vmov.f32	s0, s16
 8008e90:	f7ff fd86 	bl	80089a0 <fabsf>
 8008e94:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8008e98:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8008e9c:	4647      	mov	r7, r8
 8008e9e:	d002      	beq.n	8008ea6 <__ieee754_powf+0x112>
 8008ea0:	f1b8 0f00 	cmp.w	r8, #0
 8008ea4:	d117      	bne.n	8008ed6 <__ieee754_powf+0x142>
 8008ea6:	2c00      	cmp	r4, #0
 8008ea8:	bfbc      	itt	lt
 8008eaa:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8008eae:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8008eb2:	2e00      	cmp	r6, #0
 8008eb4:	da86      	bge.n	8008dc4 <__ieee754_powf+0x30>
 8008eb6:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8008eba:	ea58 0805 	orrs.w	r8, r8, r5
 8008ebe:	d104      	bne.n	8008eca <__ieee754_powf+0x136>
 8008ec0:	ee70 7a40 	vsub.f32	s15, s0, s0
 8008ec4:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8008ec8:	e77c      	b.n	8008dc4 <__ieee754_powf+0x30>
 8008eca:	2d01      	cmp	r5, #1
 8008ecc:	f47f af7a 	bne.w	8008dc4 <__ieee754_powf+0x30>
 8008ed0:	eeb1 0a40 	vneg.f32	s0, s0
 8008ed4:	e776      	b.n	8008dc4 <__ieee754_powf+0x30>
 8008ed6:	0ff0      	lsrs	r0, r6, #31
 8008ed8:	3801      	subs	r0, #1
 8008eda:	ea55 0300 	orrs.w	r3, r5, r0
 8008ede:	d104      	bne.n	8008eea <__ieee754_powf+0x156>
 8008ee0:	ee38 8a48 	vsub.f32	s16, s16, s16
 8008ee4:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8008ee8:	e76c      	b.n	8008dc4 <__ieee754_powf+0x30>
 8008eea:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 8008eee:	d973      	bls.n	8008fd8 <__ieee754_powf+0x244>
 8008ef0:	4bad      	ldr	r3, [pc, #692]	@ (80091a8 <__ieee754_powf+0x414>)
 8008ef2:	4598      	cmp	r8, r3
 8008ef4:	d808      	bhi.n	8008f08 <__ieee754_powf+0x174>
 8008ef6:	2c00      	cmp	r4, #0
 8008ef8:	da0b      	bge.n	8008f12 <__ieee754_powf+0x17e>
 8008efa:	2000      	movs	r0, #0
 8008efc:	ecbd 8b02 	vpop	{d8}
 8008f00:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f04:	f000 bbcc 	b.w	80096a0 <__math_oflowf>
 8008f08:	4ba8      	ldr	r3, [pc, #672]	@ (80091ac <__ieee754_powf+0x418>)
 8008f0a:	4598      	cmp	r8, r3
 8008f0c:	d908      	bls.n	8008f20 <__ieee754_powf+0x18c>
 8008f0e:	2c00      	cmp	r4, #0
 8008f10:	dcf3      	bgt.n	8008efa <__ieee754_powf+0x166>
 8008f12:	2000      	movs	r0, #0
 8008f14:	ecbd 8b02 	vpop	{d8}
 8008f18:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f1c:	f000 bbba 	b.w	8009694 <__math_uflowf>
 8008f20:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8008f24:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008f28:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 80091b0 <__ieee754_powf+0x41c>
 8008f2c:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8008f30:	eee0 6a67 	vfms.f32	s13, s0, s15
 8008f34:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8008f38:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8008f3c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8008f40:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008f44:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 80091b4 <__ieee754_powf+0x420>
 8008f48:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8008f4c:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 80091b8 <__ieee754_powf+0x424>
 8008f50:	eee0 7a07 	vfma.f32	s15, s0, s14
 8008f54:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 80091bc <__ieee754_powf+0x428>
 8008f58:	eef0 6a67 	vmov.f32	s13, s15
 8008f5c:	eee0 6a07 	vfma.f32	s13, s0, s14
 8008f60:	ee16 3a90 	vmov	r3, s13
 8008f64:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8008f68:	f023 030f 	bic.w	r3, r3, #15
 8008f6c:	ee06 3a90 	vmov	s13, r3
 8008f70:	eee0 6a47 	vfms.f32	s13, s0, s14
 8008f74:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008f78:	3d01      	subs	r5, #1
 8008f7a:	f424 647f 	bic.w	r4, r4, #4080	@ 0xff0
 8008f7e:	4305      	orrs	r5, r0
 8008f80:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008f84:	f024 040f 	bic.w	r4, r4, #15
 8008f88:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8008f8c:	bf18      	it	ne
 8008f8e:	eeb0 8a47 	vmovne.f32	s16, s14
 8008f92:	ee07 4a10 	vmov	s14, r4
 8008f96:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8008f9a:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8008f9e:	ee07 3a90 	vmov	s15, r3
 8008fa2:	eee7 0a27 	vfma.f32	s1, s14, s15
 8008fa6:	ee07 4a10 	vmov	s14, r4
 8008faa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008fae:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8008fb2:	ee17 1a10 	vmov	r1, s14
 8008fb6:	2900      	cmp	r1, #0
 8008fb8:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8008fbc:	f340 80dd 	ble.w	800917a <__ieee754_powf+0x3e6>
 8008fc0:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8008fc4:	f240 80ca 	bls.w	800915c <__ieee754_powf+0x3c8>
 8008fc8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8008fcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fd0:	bf4c      	ite	mi
 8008fd2:	2001      	movmi	r0, #1
 8008fd4:	2000      	movpl	r0, #0
 8008fd6:	e791      	b.n	8008efc <__ieee754_powf+0x168>
 8008fd8:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8008fdc:	bf01      	itttt	eq
 8008fde:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 80091c0 <__ieee754_powf+0x42c>
 8008fe2:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8008fe6:	f06f 0317 	mvneq.w	r3, #23
 8008fea:	ee17 7a90 	vmoveq	r7, s15
 8008fee:	ea4f 52e7 	mov.w	r2, r7, asr #23
 8008ff2:	bf18      	it	ne
 8008ff4:	2300      	movne	r3, #0
 8008ff6:	3a7f      	subs	r2, #127	@ 0x7f
 8008ff8:	441a      	add	r2, r3
 8008ffa:	4b72      	ldr	r3, [pc, #456]	@ (80091c4 <__ieee754_powf+0x430>)
 8008ffc:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8009000:	429f      	cmp	r7, r3
 8009002:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 8009006:	dd06      	ble.n	8009016 <__ieee754_powf+0x282>
 8009008:	4b6f      	ldr	r3, [pc, #444]	@ (80091c8 <__ieee754_powf+0x434>)
 800900a:	429f      	cmp	r7, r3
 800900c:	f340 80a4 	ble.w	8009158 <__ieee754_powf+0x3c4>
 8009010:	3201      	adds	r2, #1
 8009012:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 8009016:	2600      	movs	r6, #0
 8009018:	4b6c      	ldr	r3, [pc, #432]	@ (80091cc <__ieee754_powf+0x438>)
 800901a:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800901e:	ee07 1a10 	vmov	s14, r1
 8009022:	edd3 5a00 	vldr	s11, [r3]
 8009026:	4b6a      	ldr	r3, [pc, #424]	@ (80091d0 <__ieee754_powf+0x43c>)
 8009028:	ee75 7a87 	vadd.f32	s15, s11, s14
 800902c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009030:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8009034:	1049      	asrs	r1, r1, #1
 8009036:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800903a:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800903e:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8009042:	ee37 6a65 	vsub.f32	s12, s14, s11
 8009046:	ee07 1a90 	vmov	s15, r1
 800904a:	ee26 5a24 	vmul.f32	s10, s12, s9
 800904e:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8009052:	ee15 7a10 	vmov	r7, s10
 8009056:	401f      	ands	r7, r3
 8009058:	ee06 7a90 	vmov	s13, r7
 800905c:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8009060:	ee37 7a65 	vsub.f32	s14, s14, s11
 8009064:	ee65 7a05 	vmul.f32	s15, s10, s10
 8009068:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800906c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80091d4 <__ieee754_powf+0x440>
 8009070:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 80091d8 <__ieee754_powf+0x444>
 8009074:	eee7 5a87 	vfma.f32	s11, s15, s14
 8009078:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 80091dc <__ieee754_powf+0x448>
 800907c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8009080:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 80091b0 <__ieee754_powf+0x41c>
 8009084:	eee7 5a27 	vfma.f32	s11, s14, s15
 8009088:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 80091e0 <__ieee754_powf+0x44c>
 800908c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8009090:	eddf 5a54 	vldr	s11, [pc, #336]	@ 80091e4 <__ieee754_powf+0x450>
 8009094:	ee26 6a24 	vmul.f32	s12, s12, s9
 8009098:	eee7 5a27 	vfma.f32	s11, s14, s15
 800909c:	ee35 7a26 	vadd.f32	s14, s10, s13
 80090a0:	ee67 4aa7 	vmul.f32	s9, s15, s15
 80090a4:	ee27 7a06 	vmul.f32	s14, s14, s12
 80090a8:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 80090ac:	eea4 7aa5 	vfma.f32	s14, s9, s11
 80090b0:	eef0 5a67 	vmov.f32	s11, s15
 80090b4:	eee6 5aa6 	vfma.f32	s11, s13, s13
 80090b8:	ee75 5a87 	vadd.f32	s11, s11, s14
 80090bc:	ee15 1a90 	vmov	r1, s11
 80090c0:	4019      	ands	r1, r3
 80090c2:	ee05 1a90 	vmov	s11, r1
 80090c6:	ee75 7ae7 	vsub.f32	s15, s11, s15
 80090ca:	eee6 7ae6 	vfms.f32	s15, s13, s13
 80090ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80090d2:	ee67 7a85 	vmul.f32	s15, s15, s10
 80090d6:	eee6 7a25 	vfma.f32	s15, s12, s11
 80090da:	eeb0 6a67 	vmov.f32	s12, s15
 80090de:	eea6 6aa5 	vfma.f32	s12, s13, s11
 80090e2:	ee16 1a10 	vmov	r1, s12
 80090e6:	4019      	ands	r1, r3
 80090e8:	ee06 1a10 	vmov	s12, r1
 80090ec:	eeb0 7a46 	vmov.f32	s14, s12
 80090f0:	eea6 7ae5 	vfms.f32	s14, s13, s11
 80090f4:	493c      	ldr	r1, [pc, #240]	@ (80091e8 <__ieee754_powf+0x454>)
 80090f6:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 80090fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80090fe:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 80091ec <__ieee754_powf+0x458>
 8009102:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 80091f0 <__ieee754_powf+0x45c>
 8009106:	ee67 7a87 	vmul.f32	s15, s15, s14
 800910a:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80091f4 <__ieee754_powf+0x460>
 800910e:	eee6 7a07 	vfma.f32	s15, s12, s14
 8009112:	ed91 7a00 	vldr	s14, [r1]
 8009116:	ee77 7a87 	vadd.f32	s15, s15, s14
 800911a:	ee07 2a10 	vmov	s14, r2
 800911e:	eef0 6a67 	vmov.f32	s13, s15
 8009122:	4a35      	ldr	r2, [pc, #212]	@ (80091f8 <__ieee754_powf+0x464>)
 8009124:	eee6 6a25 	vfma.f32	s13, s12, s11
 8009128:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800912c:	ed92 5a00 	vldr	s10, [r2]
 8009130:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009134:	ee76 6a85 	vadd.f32	s13, s13, s10
 8009138:	ee76 6a87 	vadd.f32	s13, s13, s14
 800913c:	ee16 2a90 	vmov	r2, s13
 8009140:	4013      	ands	r3, r2
 8009142:	ee06 3a90 	vmov	s13, r3
 8009146:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800914a:	ee37 7a45 	vsub.f32	s14, s14, s10
 800914e:	eea6 7a65 	vfms.f32	s14, s12, s11
 8009152:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009156:	e70f      	b.n	8008f78 <__ieee754_powf+0x1e4>
 8009158:	2601      	movs	r6, #1
 800915a:	e75d      	b.n	8009018 <__ieee754_powf+0x284>
 800915c:	d152      	bne.n	8009204 <__ieee754_powf+0x470>
 800915e:	eddf 6a27 	vldr	s13, [pc, #156]	@ 80091fc <__ieee754_powf+0x468>
 8009162:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009166:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800916a:	eef4 6ac7 	vcmpe.f32	s13, s14
 800916e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009172:	f73f af29 	bgt.w	8008fc8 <__ieee754_powf+0x234>
 8009176:	2386      	movs	r3, #134	@ 0x86
 8009178:	e048      	b.n	800920c <__ieee754_powf+0x478>
 800917a:	4a21      	ldr	r2, [pc, #132]	@ (8009200 <__ieee754_powf+0x46c>)
 800917c:	4293      	cmp	r3, r2
 800917e:	d907      	bls.n	8009190 <__ieee754_powf+0x3fc>
 8009180:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009184:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009188:	bf4c      	ite	mi
 800918a:	2001      	movmi	r0, #1
 800918c:	2000      	movpl	r0, #0
 800918e:	e6c1      	b.n	8008f14 <__ieee754_powf+0x180>
 8009190:	d138      	bne.n	8009204 <__ieee754_powf+0x470>
 8009192:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009196:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800919a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800919e:	dbea      	blt.n	8009176 <__ieee754_powf+0x3e2>
 80091a0:	e7ee      	b.n	8009180 <__ieee754_powf+0x3ec>
 80091a2:	bf00      	nop
 80091a4:	00000000 	.word	0x00000000
 80091a8:	3f7ffff3 	.word	0x3f7ffff3
 80091ac:	3f800007 	.word	0x3f800007
 80091b0:	3eaaaaab 	.word	0x3eaaaaab
 80091b4:	3fb8aa3b 	.word	0x3fb8aa3b
 80091b8:	36eca570 	.word	0x36eca570
 80091bc:	3fb8aa00 	.word	0x3fb8aa00
 80091c0:	4b800000 	.word	0x4b800000
 80091c4:	001cc471 	.word	0x001cc471
 80091c8:	005db3d6 	.word	0x005db3d6
 80091cc:	0800a004 	.word	0x0800a004
 80091d0:	fffff000 	.word	0xfffff000
 80091d4:	3e6c3255 	.word	0x3e6c3255
 80091d8:	3e53f142 	.word	0x3e53f142
 80091dc:	3e8ba305 	.word	0x3e8ba305
 80091e0:	3edb6db7 	.word	0x3edb6db7
 80091e4:	3f19999a 	.word	0x3f19999a
 80091e8:	08009ff4 	.word	0x08009ff4
 80091ec:	3f76384f 	.word	0x3f76384f
 80091f0:	3f763800 	.word	0x3f763800
 80091f4:	369dc3a0 	.word	0x369dc3a0
 80091f8:	08009ffc 	.word	0x08009ffc
 80091fc:	3338aa3c 	.word	0x3338aa3c
 8009200:	43160000 	.word	0x43160000
 8009204:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8009208:	d971      	bls.n	80092ee <__ieee754_powf+0x55a>
 800920a:	15db      	asrs	r3, r3, #23
 800920c:	3b7e      	subs	r3, #126	@ 0x7e
 800920e:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8009212:	4118      	asrs	r0, r3
 8009214:	4408      	add	r0, r1
 8009216:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800921a:	4a3c      	ldr	r2, [pc, #240]	@ (800930c <__ieee754_powf+0x578>)
 800921c:	3b7f      	subs	r3, #127	@ 0x7f
 800921e:	411a      	asrs	r2, r3
 8009220:	4002      	ands	r2, r0
 8009222:	ee07 2a10 	vmov	s14, r2
 8009226:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800922a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800922e:	f1c3 0317 	rsb	r3, r3, #23
 8009232:	4118      	asrs	r0, r3
 8009234:	2900      	cmp	r1, #0
 8009236:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800923a:	bfb8      	it	lt
 800923c:	4240      	neglt	r0, r0
 800923e:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8009242:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8009310 <__ieee754_powf+0x57c>
 8009246:	ed9f 6a33 	vldr	s12, [pc, #204]	@ 8009314 <__ieee754_powf+0x580>
 800924a:	ee17 3a10 	vmov	r3, s14
 800924e:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8009252:	f023 030f 	bic.w	r3, r3, #15
 8009256:	ee07 3a10 	vmov	s14, r3
 800925a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800925e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8009262:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8009266:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 8009318 <__ieee754_powf+0x584>
 800926a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800926e:	eee0 7aa6 	vfma.f32	s15, s1, s13
 8009272:	eef0 6a67 	vmov.f32	s13, s15
 8009276:	eee7 6a06 	vfma.f32	s13, s14, s12
 800927a:	eef0 5a66 	vmov.f32	s11, s13
 800927e:	eee7 5a46 	vfms.f32	s11, s14, s12
 8009282:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8009286:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800928a:	ed9f 6a24 	vldr	s12, [pc, #144]	@ 800931c <__ieee754_powf+0x588>
 800928e:	eddf 5a24 	vldr	s11, [pc, #144]	@ 8009320 <__ieee754_powf+0x58c>
 8009292:	eea7 6a25 	vfma.f32	s12, s14, s11
 8009296:	eddf 5a23 	vldr	s11, [pc, #140]	@ 8009324 <__ieee754_powf+0x590>
 800929a:	eee6 5a07 	vfma.f32	s11, s12, s14
 800929e:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 8009328 <__ieee754_powf+0x594>
 80092a2:	eea5 6a87 	vfma.f32	s12, s11, s14
 80092a6:	eddf 5a21 	vldr	s11, [pc, #132]	@ 800932c <__ieee754_powf+0x598>
 80092aa:	eee6 5a07 	vfma.f32	s11, s12, s14
 80092ae:	eeb0 6a66 	vmov.f32	s12, s13
 80092b2:	eea5 6ac7 	vfms.f32	s12, s11, s14
 80092b6:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80092ba:	ee66 5a86 	vmul.f32	s11, s13, s12
 80092be:	ee36 6a47 	vsub.f32	s12, s12, s14
 80092c2:	eee6 7aa7 	vfma.f32	s15, s13, s15
 80092c6:	ee85 7a86 	vdiv.f32	s14, s11, s12
 80092ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80092ce:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80092d2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80092d6:	ee10 3a10 	vmov	r3, s0
 80092da:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 80092de:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80092e2:	da06      	bge.n	80092f2 <__ieee754_powf+0x55e>
 80092e4:	f000 f956 	bl	8009594 <scalbnf>
 80092e8:	ee20 0a08 	vmul.f32	s0, s0, s16
 80092ec:	e56a      	b.n	8008dc4 <__ieee754_powf+0x30>
 80092ee:	2000      	movs	r0, #0
 80092f0:	e7a5      	b.n	800923e <__ieee754_powf+0x4aa>
 80092f2:	ee00 3a10 	vmov	s0, r3
 80092f6:	e7f7      	b.n	80092e8 <__ieee754_powf+0x554>
 80092f8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80092fc:	e562      	b.n	8008dc4 <__ieee754_powf+0x30>
 80092fe:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 8009330 <__ieee754_powf+0x59c>
 8009302:	e55f      	b.n	8008dc4 <__ieee754_powf+0x30>
 8009304:	eeb0 0a48 	vmov.f32	s0, s16
 8009308:	e55c      	b.n	8008dc4 <__ieee754_powf+0x30>
 800930a:	bf00      	nop
 800930c:	ff800000 	.word	0xff800000
 8009310:	3f317218 	.word	0x3f317218
 8009314:	3f317200 	.word	0x3f317200
 8009318:	35bfbe8c 	.word	0x35bfbe8c
 800931c:	b5ddea0e 	.word	0xb5ddea0e
 8009320:	3331bb4c 	.word	0x3331bb4c
 8009324:	388ab355 	.word	0x388ab355
 8009328:	bb360b61 	.word	0xbb360b61
 800932c:	3e2aaaab 	.word	0x3e2aaaab
 8009330:	00000000 	.word	0x00000000

08009334 <__ieee754_rem_pio2f>:
 8009334:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009336:	ee10 6a10 	vmov	r6, s0
 800933a:	4b88      	ldr	r3, [pc, #544]	@ (800955c <__ieee754_rem_pio2f+0x228>)
 800933c:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8009340:	429d      	cmp	r5, r3
 8009342:	b087      	sub	sp, #28
 8009344:	4604      	mov	r4, r0
 8009346:	d805      	bhi.n	8009354 <__ieee754_rem_pio2f+0x20>
 8009348:	2300      	movs	r3, #0
 800934a:	ed80 0a00 	vstr	s0, [r0]
 800934e:	6043      	str	r3, [r0, #4]
 8009350:	2000      	movs	r0, #0
 8009352:	e022      	b.n	800939a <__ieee754_rem_pio2f+0x66>
 8009354:	4b82      	ldr	r3, [pc, #520]	@ (8009560 <__ieee754_rem_pio2f+0x22c>)
 8009356:	429d      	cmp	r5, r3
 8009358:	d83a      	bhi.n	80093d0 <__ieee754_rem_pio2f+0x9c>
 800935a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800935e:	2e00      	cmp	r6, #0
 8009360:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8009564 <__ieee754_rem_pio2f+0x230>
 8009364:	4a80      	ldr	r2, [pc, #512]	@ (8009568 <__ieee754_rem_pio2f+0x234>)
 8009366:	f023 030f 	bic.w	r3, r3, #15
 800936a:	dd18      	ble.n	800939e <__ieee754_rem_pio2f+0x6a>
 800936c:	4293      	cmp	r3, r2
 800936e:	ee70 7a47 	vsub.f32	s15, s0, s14
 8009372:	bf09      	itett	eq
 8009374:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800956c <__ieee754_rem_pio2f+0x238>
 8009378:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8009570 <__ieee754_rem_pio2f+0x23c>
 800937c:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8009574 <__ieee754_rem_pio2f+0x240>
 8009380:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8009384:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8009388:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800938c:	ed80 7a00 	vstr	s14, [r0]
 8009390:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009394:	edc0 7a01 	vstr	s15, [r0, #4]
 8009398:	2001      	movs	r0, #1
 800939a:	b007      	add	sp, #28
 800939c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800939e:	4293      	cmp	r3, r2
 80093a0:	ee70 7a07 	vadd.f32	s15, s0, s14
 80093a4:	bf09      	itett	eq
 80093a6:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800956c <__ieee754_rem_pio2f+0x238>
 80093aa:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8009570 <__ieee754_rem_pio2f+0x23c>
 80093ae:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8009574 <__ieee754_rem_pio2f+0x240>
 80093b2:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80093b6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80093ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80093be:	ed80 7a00 	vstr	s14, [r0]
 80093c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80093c6:	edc0 7a01 	vstr	s15, [r0, #4]
 80093ca:	f04f 30ff 	mov.w	r0, #4294967295
 80093ce:	e7e4      	b.n	800939a <__ieee754_rem_pio2f+0x66>
 80093d0:	4b69      	ldr	r3, [pc, #420]	@ (8009578 <__ieee754_rem_pio2f+0x244>)
 80093d2:	429d      	cmp	r5, r3
 80093d4:	d873      	bhi.n	80094be <__ieee754_rem_pio2f+0x18a>
 80093d6:	f7ff fae3 	bl	80089a0 <fabsf>
 80093da:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800957c <__ieee754_rem_pio2f+0x248>
 80093de:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80093e2:	eee0 7a07 	vfma.f32	s15, s0, s14
 80093e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80093ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80093ee:	ee17 0a90 	vmov	r0, s15
 80093f2:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8009564 <__ieee754_rem_pio2f+0x230>
 80093f6:	eea7 0a67 	vfms.f32	s0, s14, s15
 80093fa:	281f      	cmp	r0, #31
 80093fc:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8009570 <__ieee754_rem_pio2f+0x23c>
 8009400:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009404:	eeb1 6a47 	vneg.f32	s12, s14
 8009408:	ee70 6a67 	vsub.f32	s13, s0, s15
 800940c:	ee16 1a90 	vmov	r1, s13
 8009410:	dc09      	bgt.n	8009426 <__ieee754_rem_pio2f+0xf2>
 8009412:	4a5b      	ldr	r2, [pc, #364]	@ (8009580 <__ieee754_rem_pio2f+0x24c>)
 8009414:	1e47      	subs	r7, r0, #1
 8009416:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800941a:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800941e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8009422:	4293      	cmp	r3, r2
 8009424:	d107      	bne.n	8009436 <__ieee754_rem_pio2f+0x102>
 8009426:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800942a:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800942e:	2a08      	cmp	r2, #8
 8009430:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8009434:	dc14      	bgt.n	8009460 <__ieee754_rem_pio2f+0x12c>
 8009436:	6021      	str	r1, [r4, #0]
 8009438:	ed94 7a00 	vldr	s14, [r4]
 800943c:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009440:	2e00      	cmp	r6, #0
 8009442:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009446:	ed84 0a01 	vstr	s0, [r4, #4]
 800944a:	daa6      	bge.n	800939a <__ieee754_rem_pio2f+0x66>
 800944c:	eeb1 7a47 	vneg.f32	s14, s14
 8009450:	eeb1 0a40 	vneg.f32	s0, s0
 8009454:	ed84 7a00 	vstr	s14, [r4]
 8009458:	ed84 0a01 	vstr	s0, [r4, #4]
 800945c:	4240      	negs	r0, r0
 800945e:	e79c      	b.n	800939a <__ieee754_rem_pio2f+0x66>
 8009460:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800956c <__ieee754_rem_pio2f+0x238>
 8009464:	eef0 6a40 	vmov.f32	s13, s0
 8009468:	eee6 6a25 	vfma.f32	s13, s12, s11
 800946c:	ee70 7a66 	vsub.f32	s15, s0, s13
 8009470:	eee6 7a25 	vfma.f32	s15, s12, s11
 8009474:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8009574 <__ieee754_rem_pio2f+0x240>
 8009478:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800947c:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8009480:	ee15 2a90 	vmov	r2, s11
 8009484:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8009488:	1a5b      	subs	r3, r3, r1
 800948a:	2b19      	cmp	r3, #25
 800948c:	dc04      	bgt.n	8009498 <__ieee754_rem_pio2f+0x164>
 800948e:	edc4 5a00 	vstr	s11, [r4]
 8009492:	eeb0 0a66 	vmov.f32	s0, s13
 8009496:	e7cf      	b.n	8009438 <__ieee754_rem_pio2f+0x104>
 8009498:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8009584 <__ieee754_rem_pio2f+0x250>
 800949c:	eeb0 0a66 	vmov.f32	s0, s13
 80094a0:	eea6 0a25 	vfma.f32	s0, s12, s11
 80094a4:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80094a8:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8009588 <__ieee754_rem_pio2f+0x254>
 80094ac:	eee6 7a25 	vfma.f32	s15, s12, s11
 80094b0:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80094b4:	ee30 7a67 	vsub.f32	s14, s0, s15
 80094b8:	ed84 7a00 	vstr	s14, [r4]
 80094bc:	e7bc      	b.n	8009438 <__ieee754_rem_pio2f+0x104>
 80094be:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80094c2:	d306      	bcc.n	80094d2 <__ieee754_rem_pio2f+0x19e>
 80094c4:	ee70 7a40 	vsub.f32	s15, s0, s0
 80094c8:	edc0 7a01 	vstr	s15, [r0, #4]
 80094cc:	edc0 7a00 	vstr	s15, [r0]
 80094d0:	e73e      	b.n	8009350 <__ieee754_rem_pio2f+0x1c>
 80094d2:	15ea      	asrs	r2, r5, #23
 80094d4:	3a86      	subs	r2, #134	@ 0x86
 80094d6:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80094da:	ee07 3a90 	vmov	s15, r3
 80094de:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80094e2:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800958c <__ieee754_rem_pio2f+0x258>
 80094e6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80094ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80094ee:	ed8d 7a03 	vstr	s14, [sp, #12]
 80094f2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80094f6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80094fa:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80094fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009502:	ed8d 7a04 	vstr	s14, [sp, #16]
 8009506:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800950a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800950e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009512:	edcd 7a05 	vstr	s15, [sp, #20]
 8009516:	d11e      	bne.n	8009556 <__ieee754_rem_pio2f+0x222>
 8009518:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800951c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009520:	bf0c      	ite	eq
 8009522:	2301      	moveq	r3, #1
 8009524:	2302      	movne	r3, #2
 8009526:	491a      	ldr	r1, [pc, #104]	@ (8009590 <__ieee754_rem_pio2f+0x25c>)
 8009528:	9101      	str	r1, [sp, #4]
 800952a:	2102      	movs	r1, #2
 800952c:	9100      	str	r1, [sp, #0]
 800952e:	a803      	add	r0, sp, #12
 8009530:	4621      	mov	r1, r4
 8009532:	f000 f8bb 	bl	80096ac <__kernel_rem_pio2f>
 8009536:	2e00      	cmp	r6, #0
 8009538:	f6bf af2f 	bge.w	800939a <__ieee754_rem_pio2f+0x66>
 800953c:	edd4 7a00 	vldr	s15, [r4]
 8009540:	eef1 7a67 	vneg.f32	s15, s15
 8009544:	edc4 7a00 	vstr	s15, [r4]
 8009548:	edd4 7a01 	vldr	s15, [r4, #4]
 800954c:	eef1 7a67 	vneg.f32	s15, s15
 8009550:	edc4 7a01 	vstr	s15, [r4, #4]
 8009554:	e782      	b.n	800945c <__ieee754_rem_pio2f+0x128>
 8009556:	2303      	movs	r3, #3
 8009558:	e7e5      	b.n	8009526 <__ieee754_rem_pio2f+0x1f2>
 800955a:	bf00      	nop
 800955c:	3f490fd8 	.word	0x3f490fd8
 8009560:	4016cbe3 	.word	0x4016cbe3
 8009564:	3fc90f80 	.word	0x3fc90f80
 8009568:	3fc90fd0 	.word	0x3fc90fd0
 800956c:	37354400 	.word	0x37354400
 8009570:	37354443 	.word	0x37354443
 8009574:	2e85a308 	.word	0x2e85a308
 8009578:	43490f80 	.word	0x43490f80
 800957c:	3f22f984 	.word	0x3f22f984
 8009580:	0800a00c 	.word	0x0800a00c
 8009584:	2e85a300 	.word	0x2e85a300
 8009588:	248d3132 	.word	0x248d3132
 800958c:	43800000 	.word	0x43800000
 8009590:	0800a08c 	.word	0x0800a08c

08009594 <scalbnf>:
 8009594:	ee10 3a10 	vmov	r3, s0
 8009598:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800959c:	d02b      	beq.n	80095f6 <scalbnf+0x62>
 800959e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80095a2:	d302      	bcc.n	80095aa <scalbnf+0x16>
 80095a4:	ee30 0a00 	vadd.f32	s0, s0, s0
 80095a8:	4770      	bx	lr
 80095aa:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80095ae:	d123      	bne.n	80095f8 <scalbnf+0x64>
 80095b0:	4b24      	ldr	r3, [pc, #144]	@ (8009644 <scalbnf+0xb0>)
 80095b2:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8009648 <scalbnf+0xb4>
 80095b6:	4298      	cmp	r0, r3
 80095b8:	ee20 0a27 	vmul.f32	s0, s0, s15
 80095bc:	db17      	blt.n	80095ee <scalbnf+0x5a>
 80095be:	ee10 3a10 	vmov	r3, s0
 80095c2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80095c6:	3a19      	subs	r2, #25
 80095c8:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80095cc:	4288      	cmp	r0, r1
 80095ce:	dd15      	ble.n	80095fc <scalbnf+0x68>
 80095d0:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800964c <scalbnf+0xb8>
 80095d4:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8009650 <scalbnf+0xbc>
 80095d8:	ee10 3a10 	vmov	r3, s0
 80095dc:	eeb0 7a67 	vmov.f32	s14, s15
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	bfb8      	it	lt
 80095e4:	eef0 7a66 	vmovlt.f32	s15, s13
 80095e8:	ee27 0a87 	vmul.f32	s0, s15, s14
 80095ec:	4770      	bx	lr
 80095ee:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8009654 <scalbnf+0xc0>
 80095f2:	ee27 0a80 	vmul.f32	s0, s15, s0
 80095f6:	4770      	bx	lr
 80095f8:	0dd2      	lsrs	r2, r2, #23
 80095fa:	e7e5      	b.n	80095c8 <scalbnf+0x34>
 80095fc:	4410      	add	r0, r2
 80095fe:	28fe      	cmp	r0, #254	@ 0xfe
 8009600:	dce6      	bgt.n	80095d0 <scalbnf+0x3c>
 8009602:	2800      	cmp	r0, #0
 8009604:	dd06      	ble.n	8009614 <scalbnf+0x80>
 8009606:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800960a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800960e:	ee00 3a10 	vmov	s0, r3
 8009612:	4770      	bx	lr
 8009614:	f110 0f16 	cmn.w	r0, #22
 8009618:	da09      	bge.n	800962e <scalbnf+0x9a>
 800961a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8009654 <scalbnf+0xc0>
 800961e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8009658 <scalbnf+0xc4>
 8009622:	ee10 3a10 	vmov	r3, s0
 8009626:	eeb0 7a67 	vmov.f32	s14, s15
 800962a:	2b00      	cmp	r3, #0
 800962c:	e7d9      	b.n	80095e2 <scalbnf+0x4e>
 800962e:	3019      	adds	r0, #25
 8009630:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8009634:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8009638:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800965c <scalbnf+0xc8>
 800963c:	ee07 3a90 	vmov	s15, r3
 8009640:	e7d7      	b.n	80095f2 <scalbnf+0x5e>
 8009642:	bf00      	nop
 8009644:	ffff3cb0 	.word	0xffff3cb0
 8009648:	4c000000 	.word	0x4c000000
 800964c:	7149f2ca 	.word	0x7149f2ca
 8009650:	f149f2ca 	.word	0xf149f2ca
 8009654:	0da24260 	.word	0x0da24260
 8009658:	8da24260 	.word	0x8da24260
 800965c:	33000000 	.word	0x33000000

08009660 <with_errnof>:
 8009660:	b510      	push	{r4, lr}
 8009662:	ed2d 8b02 	vpush	{d8}
 8009666:	eeb0 8a40 	vmov.f32	s16, s0
 800966a:	4604      	mov	r4, r0
 800966c:	f7fc fc18 	bl	8005ea0 <__errno>
 8009670:	eeb0 0a48 	vmov.f32	s0, s16
 8009674:	ecbd 8b02 	vpop	{d8}
 8009678:	6004      	str	r4, [r0, #0]
 800967a:	bd10      	pop	{r4, pc}

0800967c <xflowf>:
 800967c:	b130      	cbz	r0, 800968c <xflowf+0x10>
 800967e:	eef1 7a40 	vneg.f32	s15, s0
 8009682:	ee27 0a80 	vmul.f32	s0, s15, s0
 8009686:	2022      	movs	r0, #34	@ 0x22
 8009688:	f7ff bfea 	b.w	8009660 <with_errnof>
 800968c:	eef0 7a40 	vmov.f32	s15, s0
 8009690:	e7f7      	b.n	8009682 <xflowf+0x6>
	...

08009694 <__math_uflowf>:
 8009694:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800969c <__math_uflowf+0x8>
 8009698:	f7ff bff0 	b.w	800967c <xflowf>
 800969c:	10000000 	.word	0x10000000

080096a0 <__math_oflowf>:
 80096a0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80096a8 <__math_oflowf+0x8>
 80096a4:	f7ff bfea 	b.w	800967c <xflowf>
 80096a8:	70000000 	.word	0x70000000

080096ac <__kernel_rem_pio2f>:
 80096ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096b0:	ed2d 8b04 	vpush	{d8-d9}
 80096b4:	b0d9      	sub	sp, #356	@ 0x164
 80096b6:	4690      	mov	r8, r2
 80096b8:	9001      	str	r0, [sp, #4]
 80096ba:	4ab9      	ldr	r2, [pc, #740]	@ (80099a0 <__kernel_rem_pio2f+0x2f4>)
 80096bc:	9866      	ldr	r0, [sp, #408]	@ 0x198
 80096be:	f118 0f04 	cmn.w	r8, #4
 80096c2:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 80096c6:	460f      	mov	r7, r1
 80096c8:	f103 3bff 	add.w	fp, r3, #4294967295
 80096cc:	db27      	blt.n	800971e <__kernel_rem_pio2f+0x72>
 80096ce:	f1b8 0203 	subs.w	r2, r8, #3
 80096d2:	bf48      	it	mi
 80096d4:	f108 0204 	addmi.w	r2, r8, #4
 80096d8:	10d2      	asrs	r2, r2, #3
 80096da:	1c55      	adds	r5, r2, #1
 80096dc:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80096de:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 80099b0 <__kernel_rem_pio2f+0x304>
 80096e2:	00e8      	lsls	r0, r5, #3
 80096e4:	eba2 060b 	sub.w	r6, r2, fp
 80096e8:	9002      	str	r0, [sp, #8]
 80096ea:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80096ee:	eb0a 0c0b 	add.w	ip, sl, fp
 80096f2:	ac1c      	add	r4, sp, #112	@ 0x70
 80096f4:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80096f8:	2000      	movs	r0, #0
 80096fa:	4560      	cmp	r0, ip
 80096fc:	dd11      	ble.n	8009722 <__kernel_rem_pio2f+0x76>
 80096fe:	a91c      	add	r1, sp, #112	@ 0x70
 8009700:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8009704:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8009708:	f04f 0c00 	mov.w	ip, #0
 800970c:	45d4      	cmp	ip, sl
 800970e:	dc27      	bgt.n	8009760 <__kernel_rem_pio2f+0xb4>
 8009710:	f8dd e004 	ldr.w	lr, [sp, #4]
 8009714:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 80099b0 <__kernel_rem_pio2f+0x304>
 8009718:	4606      	mov	r6, r0
 800971a:	2400      	movs	r4, #0
 800971c:	e016      	b.n	800974c <__kernel_rem_pio2f+0xa0>
 800971e:	2200      	movs	r2, #0
 8009720:	e7db      	b.n	80096da <__kernel_rem_pio2f+0x2e>
 8009722:	42c6      	cmn	r6, r0
 8009724:	bf5d      	ittte	pl
 8009726:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800972a:	ee07 1a90 	vmovpl	s15, r1
 800972e:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8009732:	eef0 7a47 	vmovmi.f32	s15, s14
 8009736:	ece4 7a01 	vstmia	r4!, {s15}
 800973a:	3001      	adds	r0, #1
 800973c:	e7dd      	b.n	80096fa <__kernel_rem_pio2f+0x4e>
 800973e:	ecfe 6a01 	vldmia	lr!, {s13}
 8009742:	ed96 7a00 	vldr	s14, [r6]
 8009746:	eee6 7a87 	vfma.f32	s15, s13, s14
 800974a:	3401      	adds	r4, #1
 800974c:	455c      	cmp	r4, fp
 800974e:	f1a6 0604 	sub.w	r6, r6, #4
 8009752:	ddf4      	ble.n	800973e <__kernel_rem_pio2f+0x92>
 8009754:	ece9 7a01 	vstmia	r9!, {s15}
 8009758:	f10c 0c01 	add.w	ip, ip, #1
 800975c:	3004      	adds	r0, #4
 800975e:	e7d5      	b.n	800970c <__kernel_rem_pio2f+0x60>
 8009760:	a908      	add	r1, sp, #32
 8009762:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009766:	9104      	str	r1, [sp, #16]
 8009768:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800976a:	eddf 8a90 	vldr	s17, [pc, #576]	@ 80099ac <__kernel_rem_pio2f+0x300>
 800976e:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 80099a8 <__kernel_rem_pio2f+0x2fc>
 8009772:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8009776:	9203      	str	r2, [sp, #12]
 8009778:	4654      	mov	r4, sl
 800977a:	00a2      	lsls	r2, r4, #2
 800977c:	9205      	str	r2, [sp, #20]
 800977e:	aa58      	add	r2, sp, #352	@ 0x160
 8009780:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8009784:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8009788:	a944      	add	r1, sp, #272	@ 0x110
 800978a:	aa08      	add	r2, sp, #32
 800978c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8009790:	4694      	mov	ip, r2
 8009792:	4626      	mov	r6, r4
 8009794:	2e00      	cmp	r6, #0
 8009796:	f1a0 0004 	sub.w	r0, r0, #4
 800979a:	dc4c      	bgt.n	8009836 <__kernel_rem_pio2f+0x18a>
 800979c:	4628      	mov	r0, r5
 800979e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80097a2:	f7ff fef7 	bl	8009594 <scalbnf>
 80097a6:	eeb0 8a40 	vmov.f32	s16, s0
 80097aa:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 80097ae:	ee28 0a00 	vmul.f32	s0, s16, s0
 80097b2:	f000 f9ed 	bl	8009b90 <floorf>
 80097b6:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 80097ba:	eea0 8a67 	vfms.f32	s16, s0, s15
 80097be:	2d00      	cmp	r5, #0
 80097c0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80097c4:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 80097c8:	ee17 9a90 	vmov	r9, s15
 80097cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80097d0:	ee38 8a67 	vsub.f32	s16, s16, s15
 80097d4:	dd41      	ble.n	800985a <__kernel_rem_pio2f+0x1ae>
 80097d6:	f104 3cff 	add.w	ip, r4, #4294967295
 80097da:	a908      	add	r1, sp, #32
 80097dc:	f1c5 0e08 	rsb	lr, r5, #8
 80097e0:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 80097e4:	fa46 f00e 	asr.w	r0, r6, lr
 80097e8:	4481      	add	r9, r0
 80097ea:	fa00 f00e 	lsl.w	r0, r0, lr
 80097ee:	1a36      	subs	r6, r6, r0
 80097f0:	f1c5 0007 	rsb	r0, r5, #7
 80097f4:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80097f8:	4106      	asrs	r6, r0
 80097fa:	2e00      	cmp	r6, #0
 80097fc:	dd3c      	ble.n	8009878 <__kernel_rem_pio2f+0x1cc>
 80097fe:	f04f 0e00 	mov.w	lr, #0
 8009802:	f109 0901 	add.w	r9, r9, #1
 8009806:	4670      	mov	r0, lr
 8009808:	4574      	cmp	r4, lr
 800980a:	dc68      	bgt.n	80098de <__kernel_rem_pio2f+0x232>
 800980c:	2d00      	cmp	r5, #0
 800980e:	dd03      	ble.n	8009818 <__kernel_rem_pio2f+0x16c>
 8009810:	2d01      	cmp	r5, #1
 8009812:	d074      	beq.n	80098fe <__kernel_rem_pio2f+0x252>
 8009814:	2d02      	cmp	r5, #2
 8009816:	d07d      	beq.n	8009914 <__kernel_rem_pio2f+0x268>
 8009818:	2e02      	cmp	r6, #2
 800981a:	d12d      	bne.n	8009878 <__kernel_rem_pio2f+0x1cc>
 800981c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8009820:	ee30 8a48 	vsub.f32	s16, s0, s16
 8009824:	b340      	cbz	r0, 8009878 <__kernel_rem_pio2f+0x1cc>
 8009826:	4628      	mov	r0, r5
 8009828:	9306      	str	r3, [sp, #24]
 800982a:	f7ff feb3 	bl	8009594 <scalbnf>
 800982e:	9b06      	ldr	r3, [sp, #24]
 8009830:	ee38 8a40 	vsub.f32	s16, s16, s0
 8009834:	e020      	b.n	8009878 <__kernel_rem_pio2f+0x1cc>
 8009836:	ee60 7a28 	vmul.f32	s15, s0, s17
 800983a:	3e01      	subs	r6, #1
 800983c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009840:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009844:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8009848:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800984c:	ecac 0a01 	vstmia	ip!, {s0}
 8009850:	ed90 0a00 	vldr	s0, [r0]
 8009854:	ee37 0a80 	vadd.f32	s0, s15, s0
 8009858:	e79c      	b.n	8009794 <__kernel_rem_pio2f+0xe8>
 800985a:	d105      	bne.n	8009868 <__kernel_rem_pio2f+0x1bc>
 800985c:	1e60      	subs	r0, r4, #1
 800985e:	a908      	add	r1, sp, #32
 8009860:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8009864:	11f6      	asrs	r6, r6, #7
 8009866:	e7c8      	b.n	80097fa <__kernel_rem_pio2f+0x14e>
 8009868:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800986c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8009870:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009874:	da31      	bge.n	80098da <__kernel_rem_pio2f+0x22e>
 8009876:	2600      	movs	r6, #0
 8009878:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800987c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009880:	f040 8098 	bne.w	80099b4 <__kernel_rem_pio2f+0x308>
 8009884:	1e60      	subs	r0, r4, #1
 8009886:	2200      	movs	r2, #0
 8009888:	4550      	cmp	r0, sl
 800988a:	da4b      	bge.n	8009924 <__kernel_rem_pio2f+0x278>
 800988c:	2a00      	cmp	r2, #0
 800988e:	d065      	beq.n	800995c <__kernel_rem_pio2f+0x2b0>
 8009890:	3c01      	subs	r4, #1
 8009892:	ab08      	add	r3, sp, #32
 8009894:	3d08      	subs	r5, #8
 8009896:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d0f8      	beq.n	8009890 <__kernel_rem_pio2f+0x1e4>
 800989e:	4628      	mov	r0, r5
 80098a0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80098a4:	f7ff fe76 	bl	8009594 <scalbnf>
 80098a8:	1c63      	adds	r3, r4, #1
 80098aa:	aa44      	add	r2, sp, #272	@ 0x110
 80098ac:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80099ac <__kernel_rem_pio2f+0x300>
 80098b0:	0099      	lsls	r1, r3, #2
 80098b2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80098b6:	4623      	mov	r3, r4
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	f280 80a9 	bge.w	8009a10 <__kernel_rem_pio2f+0x364>
 80098be:	4623      	mov	r3, r4
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	f2c0 80c7 	blt.w	8009a54 <__kernel_rem_pio2f+0x3a8>
 80098c6:	aa44      	add	r2, sp, #272	@ 0x110
 80098c8:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80098cc:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 80099a4 <__kernel_rem_pio2f+0x2f8>
 80098d0:	eddf 7a37 	vldr	s15, [pc, #220]	@ 80099b0 <__kernel_rem_pio2f+0x304>
 80098d4:	2000      	movs	r0, #0
 80098d6:	1ae2      	subs	r2, r4, r3
 80098d8:	e0b1      	b.n	8009a3e <__kernel_rem_pio2f+0x392>
 80098da:	2602      	movs	r6, #2
 80098dc:	e78f      	b.n	80097fe <__kernel_rem_pio2f+0x152>
 80098de:	f852 1b04 	ldr.w	r1, [r2], #4
 80098e2:	b948      	cbnz	r0, 80098f8 <__kernel_rem_pio2f+0x24c>
 80098e4:	b121      	cbz	r1, 80098f0 <__kernel_rem_pio2f+0x244>
 80098e6:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80098ea:	f842 1c04 	str.w	r1, [r2, #-4]
 80098ee:	2101      	movs	r1, #1
 80098f0:	f10e 0e01 	add.w	lr, lr, #1
 80098f4:	4608      	mov	r0, r1
 80098f6:	e787      	b.n	8009808 <__kernel_rem_pio2f+0x15c>
 80098f8:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80098fc:	e7f5      	b.n	80098ea <__kernel_rem_pio2f+0x23e>
 80098fe:	f104 3cff 	add.w	ip, r4, #4294967295
 8009902:	aa08      	add	r2, sp, #32
 8009904:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8009908:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800990c:	a908      	add	r1, sp, #32
 800990e:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8009912:	e781      	b.n	8009818 <__kernel_rem_pio2f+0x16c>
 8009914:	f104 3cff 	add.w	ip, r4, #4294967295
 8009918:	aa08      	add	r2, sp, #32
 800991a:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800991e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8009922:	e7f3      	b.n	800990c <__kernel_rem_pio2f+0x260>
 8009924:	a908      	add	r1, sp, #32
 8009926:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800992a:	3801      	subs	r0, #1
 800992c:	430a      	orrs	r2, r1
 800992e:	e7ab      	b.n	8009888 <__kernel_rem_pio2f+0x1dc>
 8009930:	3201      	adds	r2, #1
 8009932:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8009936:	2e00      	cmp	r6, #0
 8009938:	d0fa      	beq.n	8009930 <__kernel_rem_pio2f+0x284>
 800993a:	9905      	ldr	r1, [sp, #20]
 800993c:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8009940:	eb0d 0001 	add.w	r0, sp, r1
 8009944:	18e6      	adds	r6, r4, r3
 8009946:	a91c      	add	r1, sp, #112	@ 0x70
 8009948:	f104 0c01 	add.w	ip, r4, #1
 800994c:	384c      	subs	r0, #76	@ 0x4c
 800994e:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8009952:	4422      	add	r2, r4
 8009954:	4562      	cmp	r2, ip
 8009956:	da04      	bge.n	8009962 <__kernel_rem_pio2f+0x2b6>
 8009958:	4614      	mov	r4, r2
 800995a:	e70e      	b.n	800977a <__kernel_rem_pio2f+0xce>
 800995c:	9804      	ldr	r0, [sp, #16]
 800995e:	2201      	movs	r2, #1
 8009960:	e7e7      	b.n	8009932 <__kernel_rem_pio2f+0x286>
 8009962:	9903      	ldr	r1, [sp, #12]
 8009964:	f8dd e004 	ldr.w	lr, [sp, #4]
 8009968:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800996c:	9105      	str	r1, [sp, #20]
 800996e:	ee07 1a90 	vmov	s15, r1
 8009972:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009976:	2400      	movs	r4, #0
 8009978:	ece6 7a01 	vstmia	r6!, {s15}
 800997c:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 80099b0 <__kernel_rem_pio2f+0x304>
 8009980:	46b1      	mov	r9, r6
 8009982:	455c      	cmp	r4, fp
 8009984:	dd04      	ble.n	8009990 <__kernel_rem_pio2f+0x2e4>
 8009986:	ece0 7a01 	vstmia	r0!, {s15}
 800998a:	f10c 0c01 	add.w	ip, ip, #1
 800998e:	e7e1      	b.n	8009954 <__kernel_rem_pio2f+0x2a8>
 8009990:	ecfe 6a01 	vldmia	lr!, {s13}
 8009994:	ed39 7a01 	vldmdb	r9!, {s14}
 8009998:	3401      	adds	r4, #1
 800999a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800999e:	e7f0      	b.n	8009982 <__kernel_rem_pio2f+0x2d6>
 80099a0:	0800a3d0 	.word	0x0800a3d0
 80099a4:	0800a3a4 	.word	0x0800a3a4
 80099a8:	43800000 	.word	0x43800000
 80099ac:	3b800000 	.word	0x3b800000
 80099b0:	00000000 	.word	0x00000000
 80099b4:	9b02      	ldr	r3, [sp, #8]
 80099b6:	eeb0 0a48 	vmov.f32	s0, s16
 80099ba:	eba3 0008 	sub.w	r0, r3, r8
 80099be:	f7ff fde9 	bl	8009594 <scalbnf>
 80099c2:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 80099a8 <__kernel_rem_pio2f+0x2fc>
 80099c6:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80099ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099ce:	db19      	blt.n	8009a04 <__kernel_rem_pio2f+0x358>
 80099d0:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 80099ac <__kernel_rem_pio2f+0x300>
 80099d4:	ee60 7a27 	vmul.f32	s15, s0, s15
 80099d8:	aa08      	add	r2, sp, #32
 80099da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80099de:	3508      	adds	r5, #8
 80099e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80099e4:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80099e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80099ec:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80099f0:	ee10 3a10 	vmov	r3, s0
 80099f4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80099f8:	ee17 3a90 	vmov	r3, s15
 80099fc:	3401      	adds	r4, #1
 80099fe:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8009a02:	e74c      	b.n	800989e <__kernel_rem_pio2f+0x1f2>
 8009a04:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8009a08:	aa08      	add	r2, sp, #32
 8009a0a:	ee10 3a10 	vmov	r3, s0
 8009a0e:	e7f6      	b.n	80099fe <__kernel_rem_pio2f+0x352>
 8009a10:	a808      	add	r0, sp, #32
 8009a12:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8009a16:	9001      	str	r0, [sp, #4]
 8009a18:	ee07 0a90 	vmov	s15, r0
 8009a1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a20:	3b01      	subs	r3, #1
 8009a22:	ee67 7a80 	vmul.f32	s15, s15, s0
 8009a26:	ee20 0a07 	vmul.f32	s0, s0, s14
 8009a2a:	ed62 7a01 	vstmdb	r2!, {s15}
 8009a2e:	e743      	b.n	80098b8 <__kernel_rem_pio2f+0x20c>
 8009a30:	ecfc 6a01 	vldmia	ip!, {s13}
 8009a34:	ecb5 7a01 	vldmia	r5!, {s14}
 8009a38:	eee6 7a87 	vfma.f32	s15, s13, s14
 8009a3c:	3001      	adds	r0, #1
 8009a3e:	4550      	cmp	r0, sl
 8009a40:	dc01      	bgt.n	8009a46 <__kernel_rem_pio2f+0x39a>
 8009a42:	4282      	cmp	r2, r0
 8009a44:	daf4      	bge.n	8009a30 <__kernel_rem_pio2f+0x384>
 8009a46:	a858      	add	r0, sp, #352	@ 0x160
 8009a48:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8009a4c:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8009a50:	3b01      	subs	r3, #1
 8009a52:	e735      	b.n	80098c0 <__kernel_rem_pio2f+0x214>
 8009a54:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8009a56:	2b02      	cmp	r3, #2
 8009a58:	dc09      	bgt.n	8009a6e <__kernel_rem_pio2f+0x3c2>
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	dc2b      	bgt.n	8009ab6 <__kernel_rem_pio2f+0x40a>
 8009a5e:	d044      	beq.n	8009aea <__kernel_rem_pio2f+0x43e>
 8009a60:	f009 0007 	and.w	r0, r9, #7
 8009a64:	b059      	add	sp, #356	@ 0x164
 8009a66:	ecbd 8b04 	vpop	{d8-d9}
 8009a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a6e:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8009a70:	2b03      	cmp	r3, #3
 8009a72:	d1f5      	bne.n	8009a60 <__kernel_rem_pio2f+0x3b4>
 8009a74:	aa30      	add	r2, sp, #192	@ 0xc0
 8009a76:	1f0b      	subs	r3, r1, #4
 8009a78:	4413      	add	r3, r2
 8009a7a:	461a      	mov	r2, r3
 8009a7c:	4620      	mov	r0, r4
 8009a7e:	2800      	cmp	r0, #0
 8009a80:	f1a2 0204 	sub.w	r2, r2, #4
 8009a84:	dc52      	bgt.n	8009b2c <__kernel_rem_pio2f+0x480>
 8009a86:	4622      	mov	r2, r4
 8009a88:	2a01      	cmp	r2, #1
 8009a8a:	f1a3 0304 	sub.w	r3, r3, #4
 8009a8e:	dc5d      	bgt.n	8009b4c <__kernel_rem_pio2f+0x4a0>
 8009a90:	ab30      	add	r3, sp, #192	@ 0xc0
 8009a92:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 80099b0 <__kernel_rem_pio2f+0x304>
 8009a96:	440b      	add	r3, r1
 8009a98:	2c01      	cmp	r4, #1
 8009a9a:	dc67      	bgt.n	8009b6c <__kernel_rem_pio2f+0x4c0>
 8009a9c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8009aa0:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8009aa4:	2e00      	cmp	r6, #0
 8009aa6:	d167      	bne.n	8009b78 <__kernel_rem_pio2f+0x4cc>
 8009aa8:	edc7 6a00 	vstr	s13, [r7]
 8009aac:	ed87 7a01 	vstr	s14, [r7, #4]
 8009ab0:	edc7 7a02 	vstr	s15, [r7, #8]
 8009ab4:	e7d4      	b.n	8009a60 <__kernel_rem_pio2f+0x3b4>
 8009ab6:	ab30      	add	r3, sp, #192	@ 0xc0
 8009ab8:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 80099b0 <__kernel_rem_pio2f+0x304>
 8009abc:	440b      	add	r3, r1
 8009abe:	4622      	mov	r2, r4
 8009ac0:	2a00      	cmp	r2, #0
 8009ac2:	da24      	bge.n	8009b0e <__kernel_rem_pio2f+0x462>
 8009ac4:	b34e      	cbz	r6, 8009b1a <__kernel_rem_pio2f+0x46e>
 8009ac6:	eef1 7a47 	vneg.f32	s15, s14
 8009aca:	edc7 7a00 	vstr	s15, [r7]
 8009ace:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8009ad2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009ad6:	aa31      	add	r2, sp, #196	@ 0xc4
 8009ad8:	2301      	movs	r3, #1
 8009ada:	429c      	cmp	r4, r3
 8009adc:	da20      	bge.n	8009b20 <__kernel_rem_pio2f+0x474>
 8009ade:	b10e      	cbz	r6, 8009ae4 <__kernel_rem_pio2f+0x438>
 8009ae0:	eef1 7a67 	vneg.f32	s15, s15
 8009ae4:	edc7 7a01 	vstr	s15, [r7, #4]
 8009ae8:	e7ba      	b.n	8009a60 <__kernel_rem_pio2f+0x3b4>
 8009aea:	ab30      	add	r3, sp, #192	@ 0xc0
 8009aec:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 80099b0 <__kernel_rem_pio2f+0x304>
 8009af0:	440b      	add	r3, r1
 8009af2:	2c00      	cmp	r4, #0
 8009af4:	da05      	bge.n	8009b02 <__kernel_rem_pio2f+0x456>
 8009af6:	b10e      	cbz	r6, 8009afc <__kernel_rem_pio2f+0x450>
 8009af8:	eef1 7a67 	vneg.f32	s15, s15
 8009afc:	edc7 7a00 	vstr	s15, [r7]
 8009b00:	e7ae      	b.n	8009a60 <__kernel_rem_pio2f+0x3b4>
 8009b02:	ed33 7a01 	vldmdb	r3!, {s14}
 8009b06:	3c01      	subs	r4, #1
 8009b08:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009b0c:	e7f1      	b.n	8009af2 <__kernel_rem_pio2f+0x446>
 8009b0e:	ed73 7a01 	vldmdb	r3!, {s15}
 8009b12:	3a01      	subs	r2, #1
 8009b14:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009b18:	e7d2      	b.n	8009ac0 <__kernel_rem_pio2f+0x414>
 8009b1a:	eef0 7a47 	vmov.f32	s15, s14
 8009b1e:	e7d4      	b.n	8009aca <__kernel_rem_pio2f+0x41e>
 8009b20:	ecb2 7a01 	vldmia	r2!, {s14}
 8009b24:	3301      	adds	r3, #1
 8009b26:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009b2a:	e7d6      	b.n	8009ada <__kernel_rem_pio2f+0x42e>
 8009b2c:	edd2 7a00 	vldr	s15, [r2]
 8009b30:	edd2 6a01 	vldr	s13, [r2, #4]
 8009b34:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8009b38:	3801      	subs	r0, #1
 8009b3a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009b3e:	ed82 7a00 	vstr	s14, [r2]
 8009b42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b46:	edc2 7a01 	vstr	s15, [r2, #4]
 8009b4a:	e798      	b.n	8009a7e <__kernel_rem_pio2f+0x3d2>
 8009b4c:	edd3 7a00 	vldr	s15, [r3]
 8009b50:	edd3 6a01 	vldr	s13, [r3, #4]
 8009b54:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8009b58:	3a01      	subs	r2, #1
 8009b5a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009b5e:	ed83 7a00 	vstr	s14, [r3]
 8009b62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b66:	edc3 7a01 	vstr	s15, [r3, #4]
 8009b6a:	e78d      	b.n	8009a88 <__kernel_rem_pio2f+0x3dc>
 8009b6c:	ed33 7a01 	vldmdb	r3!, {s14}
 8009b70:	3c01      	subs	r4, #1
 8009b72:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009b76:	e78f      	b.n	8009a98 <__kernel_rem_pio2f+0x3ec>
 8009b78:	eef1 6a66 	vneg.f32	s13, s13
 8009b7c:	eeb1 7a47 	vneg.f32	s14, s14
 8009b80:	edc7 6a00 	vstr	s13, [r7]
 8009b84:	ed87 7a01 	vstr	s14, [r7, #4]
 8009b88:	eef1 7a67 	vneg.f32	s15, s15
 8009b8c:	e790      	b.n	8009ab0 <__kernel_rem_pio2f+0x404>
 8009b8e:	bf00      	nop

08009b90 <floorf>:
 8009b90:	ee10 3a10 	vmov	r3, s0
 8009b94:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009b98:	3a7f      	subs	r2, #127	@ 0x7f
 8009b9a:	2a16      	cmp	r2, #22
 8009b9c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009ba0:	dc2b      	bgt.n	8009bfa <floorf+0x6a>
 8009ba2:	2a00      	cmp	r2, #0
 8009ba4:	da12      	bge.n	8009bcc <floorf+0x3c>
 8009ba6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8009c0c <floorf+0x7c>
 8009baa:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009bae:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009bb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bb6:	dd06      	ble.n	8009bc6 <floorf+0x36>
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	da24      	bge.n	8009c06 <floorf+0x76>
 8009bbc:	2900      	cmp	r1, #0
 8009bbe:	4b14      	ldr	r3, [pc, #80]	@ (8009c10 <floorf+0x80>)
 8009bc0:	bf08      	it	eq
 8009bc2:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8009bc6:	ee00 3a10 	vmov	s0, r3
 8009bca:	4770      	bx	lr
 8009bcc:	4911      	ldr	r1, [pc, #68]	@ (8009c14 <floorf+0x84>)
 8009bce:	4111      	asrs	r1, r2
 8009bd0:	420b      	tst	r3, r1
 8009bd2:	d0fa      	beq.n	8009bca <floorf+0x3a>
 8009bd4:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8009c0c <floorf+0x7c>
 8009bd8:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009bdc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009be0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009be4:	ddef      	ble.n	8009bc6 <floorf+0x36>
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	bfbe      	ittt	lt
 8009bea:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8009bee:	fa40 f202 	asrlt.w	r2, r0, r2
 8009bf2:	189b      	addlt	r3, r3, r2
 8009bf4:	ea23 0301 	bic.w	r3, r3, r1
 8009bf8:	e7e5      	b.n	8009bc6 <floorf+0x36>
 8009bfa:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8009bfe:	d3e4      	bcc.n	8009bca <floorf+0x3a>
 8009c00:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009c04:	4770      	bx	lr
 8009c06:	2300      	movs	r3, #0
 8009c08:	e7dd      	b.n	8009bc6 <floorf+0x36>
 8009c0a:	bf00      	nop
 8009c0c:	7149f2ca 	.word	0x7149f2ca
 8009c10:	bf800000 	.word	0xbf800000
 8009c14:	007fffff 	.word	0x007fffff

08009c18 <_init>:
 8009c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c1a:	bf00      	nop
 8009c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c1e:	bc08      	pop	{r3}
 8009c20:	469e      	mov	lr, r3
 8009c22:	4770      	bx	lr

08009c24 <_fini>:
 8009c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c26:	bf00      	nop
 8009c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c2a:	bc08      	pop	{r3}
 8009c2c:	469e      	mov	lr, r3
 8009c2e:	4770      	bx	lr
