`timescale 1ns / 1ps

module tb_spi_master ();

    logic clk, rst;
    logic cpol, cpha;
    logic [7:0] clk_div, tx_data, rx_data;
    logic start, done, busy, sclk, mosi, miso, cs_n;

    spi_master dut (
        .clk(clk),
        .rst(rst),
        .cpol(cpol),
        .cpha(cpha),
        .clk_div(clk_div),
        .tx_data(tx_data),
        .start(start),
        .rx_data(rx_data),
        .done(done),
        .busy(busy),
        .sclk(sclk),
        .mosi(mosi),
        .miso(miso),
        .cs_n(cs_n)
    );

    always #5 clk = ~clk;

    //loop 
    assign miso = mosi;
    
    task spi_set_mode (logic [1:0] mode);
        {cpol, cpha} = mode; 
        @(posedge clk);
    endtask //spi_set_mode

    task spi_send_data (logic [7:0] data);
        tx_data = data;
        start   = 1'b1;
        @(posedge clk);
        start = 1'b0;
        @(posedge clk);
        wait (done);
        @(posedge clk);
    endtask //spi_send

    initial begin
        clk = 0;
        rst = 1;
        repeat (3) @(posedge clk);
        rst = 0;
        @(posedge clk);
        clk_div = 4; // sclk = 10MHz : (100MHz / (10MHz * 2)) - 1
        //miso = 1'b0;
        @(posedge clk);
        
        spi_set_mode(0);
        spi_send_data(8'h55);

        spi_set_mode(1);
        spi_send_data(8'h55);
        
        spi_set_mode(2);
        spi_send_data(8'h55);

        spi_set_mode(3);
        spi_send_data(8'h55);        

        @(posedge clk);
        #20;
        $stop;
    end

endmodule
