

================================================================
== Vitis HLS Report for 'A_IO_L2_in_inter_trans'
================================================================
* Date:           Thu Sep 12 16:26:58 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.824 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.125 us|  0.125 us|   25|   25|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                            |                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                          Instance                          |                      Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3_fu_52  |A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3  |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
        |grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2_fu_60  |A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2  |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_97_1  |       24|       24|        12|          -|          -|     2|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       30|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       18|      157|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       52|    -|
|Register             |        -|     -|       10|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       28|      239|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+----+-----+
    |                          Instance                          |                      Module                      | BRAM_18K| DSP| FF | LUT| URAM|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+----+-----+
    |grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2_fu_60  |A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2  |        0|   0|  11|  73|    0|
    |grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3_fu_52  |A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3  |        0|   0|   7|  84|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+----+-----+
    |Total                                                       |                                                  |        0|   0|  18| 157|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |c3_5_fu_82_p2                    |         +|   0|  0|   9|           2|           1|
    |icmp_ln97_fu_76_p2               |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln99_fu_88_p2               |      icmp|   0|  0|   9|           2|           1|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  30|           7|           6|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  20|          4|    1|          4|
    |c3_fu_48                   |   9|          2|    2|          4|
    |fifo_A_A_IO_L2_in_0_read   |  14|          3|    1|          3|
    |fifo_A_A_IO_L2_in_1_write  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  52|         11|    5|         13|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |                                   Name                                  | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                |  3|   0|    3|          0|
    |c3_5_reg_108                                                             |  2|   0|    2|          0|
    |c3_fu_48                                                                 |  2|   0|    2|          0|
    |grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2_fu_60_ap_start_reg  |  1|   0|    1|          0|
    |grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3_fu_52_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln99_reg_113                                                        |  1|   0|    1|          0|
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                    | 10|   0|   10|          0|
    +-------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_inter_trans|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_inter_trans|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_inter_trans|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_inter_trans|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_inter_trans|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_inter_trans|  return value|
|local_A_address1                    |  out|    3|   ap_memory|                 local_A|         array|
|local_A_ce1                         |  out|    1|   ap_memory|                 local_A|         array|
|local_A_we1                         |  out|    1|   ap_memory|                 local_A|         array|
|local_A_d1                          |  out|  512|   ap_memory|                 local_A|         array|
|fifo_A_A_IO_L2_in_0_dout            |   in|  512|     ap_fifo|     fifo_A_A_IO_L2_in_0|       pointer|
|fifo_A_A_IO_L2_in_0_num_data_valid  |   in|    2|     ap_fifo|     fifo_A_A_IO_L2_in_0|       pointer|
|fifo_A_A_IO_L2_in_0_fifo_cap        |   in|    2|     ap_fifo|     fifo_A_A_IO_L2_in_0|       pointer|
|fifo_A_A_IO_L2_in_0_empty_n         |   in|    1|     ap_fifo|     fifo_A_A_IO_L2_in_0|       pointer|
|fifo_A_A_IO_L2_in_0_read            |  out|    1|     ap_fifo|     fifo_A_A_IO_L2_in_0|       pointer|
|fifo_A_A_IO_L2_in_1_din             |  out|  512|     ap_fifo|     fifo_A_A_IO_L2_in_1|       pointer|
|fifo_A_A_IO_L2_in_1_num_data_valid  |   in|    2|     ap_fifo|     fifo_A_A_IO_L2_in_1|       pointer|
|fifo_A_A_IO_L2_in_1_fifo_cap        |   in|    2|     ap_fifo|     fifo_A_A_IO_L2_in_1|       pointer|
|fifo_A_A_IO_L2_in_1_full_n          |   in|    1|     ap_fifo|     fifo_A_A_IO_L2_in_1|       pointer|
|fifo_A_A_IO_L2_in_1_write           |  out|    1|     ap_fifo|     fifo_A_A_IO_L2_in_1|       pointer|
+------------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%c3 = alloca i32 1"   --->   Operation 4 'alloca' 'c3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_0, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_1, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_0, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln97 = store i2 0, i2 %c3" [src/kernel_kernel.cpp:97]   --->   Operation 10 'store' 'store_ln97' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln97 = br void %for.body" [src/kernel_kernel.cpp:97]   --->   Operation 11 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.55>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%c3_4 = load i2 %c3" [src/kernel_kernel.cpp:97]   --->   Operation 12 'load' 'c3_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.43ns)   --->   "%icmp_ln97 = icmp_eq  i2 %c3_4, i2 2" [src/kernel_kernel.cpp:97]   --->   Operation 13 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.43ns)   --->   "%c3_5 = add i2 %c3_4, i2 1" [src/kernel_kernel.cpp:97]   --->   Operation 14 'add' 'c3_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %for.body.split, void %cleanup.cont" [src/kernel_kernel.cpp:97]   --->   Operation 15 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln97 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/kernel_kernel.cpp:97]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/kernel_kernel.cpp:97]   --->   Operation 17 'specloopname' 'specloopname_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.43ns)   --->   "%icmp_ln99 = icmp_eq  i2 %c3_4, i2 0" [src/kernel_kernel.cpp:99]   --->   Operation 18 'icmp' 'icmp_ln99' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 19 'wait' 'empty' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %for.inc18.preheader, void %for.inc.preheader" [src/kernel_kernel.cpp:99]   --->   Operation 20 'br' 'br_ln99' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3, i512 %fifo_A_A_IO_L2_in_0, i512 %fifo_A_A_IO_L2_in_1"   --->   Operation 21 'call' 'call_ln0' <Predicate = (!icmp_ln97 & !icmp_ln99)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2, i512 %local_A, i512 %fifo_A_A_IO_L2_in_0"   --->   Operation 22 'call' 'call_ln0' <Predicate = (!icmp_ln97 & icmp_ln99)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln125 = ret" [src/kernel_kernel.cpp:125]   --->   Operation 23 'ret' 'ret_ln125' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3, i512 %fifo_A_A_IO_L2_in_0, i512 %fifo_A_A_IO_L2_in_1"   --->   Operation 24 'call' 'call_ln0' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc22"   --->   Operation 25 'br' 'br_ln0' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln0 = call void @A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2, i512 %local_A, i512 %fifo_A_A_IO_L2_in_0"   --->   Operation 26 'call' 'call_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc22"   --->   Operation 27 'br' 'br_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln97 = store i2 %c3_5, i2 %c3" [src/kernel_kernel.cpp:97]   --->   Operation 28 'store' 'store_ln97' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln97 = br void %for.body" [src/kernel_kernel.cpp:97]   --->   Operation 29 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ local_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ fifo_A_A_IO_L2_in_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_A_IO_L2_in_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c3                     (alloca           ) [ 0111]
specmemcore_ln0        (specmemcore      ) [ 0000]
specmemcore_ln0        (specmemcore      ) [ 0000]
specmemcore_ln0        (specmemcore      ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
store_ln97             (store            ) [ 0000]
br_ln97                (br               ) [ 0000]
c3_4                   (load             ) [ 0000]
icmp_ln97              (icmp             ) [ 0011]
c3_5                   (add              ) [ 0001]
br_ln97                (br               ) [ 0000]
speclooptripcount_ln97 (speclooptripcount) [ 0000]
specloopname_ln97      (specloopname     ) [ 0000]
icmp_ln99              (icmp             ) [ 0011]
empty                  (wait             ) [ 0000]
br_ln99                (br               ) [ 0000]
ret_ln125              (ret              ) [ 0000]
call_ln0               (call             ) [ 0000]
br_ln0                 (br               ) [ 0000]
call_ln0               (call             ) [ 0000]
br_ln0                 (br               ) [ 0000]
store_ln97             (store            ) [ 0000]
br_ln97                (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="local_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_A"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_A_IO_L2_in_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_A_A_IO_L2_in_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="c3_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c3/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="512" slack="0"/>
<pin id="55" dir="0" index="2" bw="512" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="512" slack="0"/>
<pin id="63" dir="0" index="2" bw="512" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln97_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="2" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="c3_4_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="2" slack="1"/>
<pin id="75" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c3_4/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln97_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="2" slack="0"/>
<pin id="78" dir="0" index="1" bw="2" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="c3_5_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="2" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3_5/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln99_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="0" index="1" bw="2" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln97_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="2" slack="1"/>
<pin id="96" dir="0" index="1" bw="2" slack="2"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/3 "/>
</bind>
</comp>

<comp id="98" class="1005" name="c3_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="2" slack="0"/>
<pin id="100" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c3 "/>
</bind>
</comp>

<comp id="108" class="1005" name="c3_5_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="2" slack="1"/>
<pin id="110" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c3_5 "/>
</bind>
</comp>

<comp id="113" class="1005" name="icmp_ln99_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln99 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="44" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="46" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="72"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="73" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="30" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="73" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="73" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="101"><net_src comp="48" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="103"><net_src comp="98" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="104"><net_src comp="98" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="111"><net_src comp="82" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="116"><net_src comp="88" pin="2"/><net_sink comp="113" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_A | {2 3 }
	Port: fifo_A_A_IO_L2_in_0 | {}
	Port: fifo_A_A_IO_L2_in_1 | {2 3 }
 - Input state : 
	Port: A_IO_L2_in_inter_trans : fifo_A_A_IO_L2_in_0 | {2 3 }
	Port: A_IO_L2_in_inter_trans : fifo_A_A_IO_L2_in_1 | {}
  - Chain level:
	State 1
		store_ln97 : 1
	State 2
		icmp_ln97 : 1
		c3_5 : 1
		br_ln97 : 2
		icmp_ln99 : 1
		br_ln99 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------|---------|---------|
| Operation|                       Functional Unit                      |    FF   |   LUT   |
|----------|------------------------------------------------------------|---------|---------|
|   call   | grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3_fu_52 |    4    |    24   |
|          | grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2_fu_60 |    8    |    24   |
|----------|------------------------------------------------------------|---------|---------|
|   icmp   |                       icmp_ln97_fu_76                      |    0    |    9    |
|          |                       icmp_ln99_fu_88                      |    0    |    9    |
|----------|------------------------------------------------------------|---------|---------|
|    add   |                         c3_5_fu_82                         |    0    |    9    |
|----------|------------------------------------------------------------|---------|---------|
|   Total  |                                                            |    12   |    75   |
|----------|------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   c3_5_reg_108  |    2   |
|    c3_reg_98    |    2   |
|icmp_ln99_reg_113|    1   |
+-----------------+--------+
|      Total      |    5   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   12   |   75   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    5   |    -   |
+-----------+--------+--------+
|   Total   |   17   |   75   |
+-----------+--------+--------+
