Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Sat May 20 17:48:12 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stopwatch_top_timing_summary_routed.rpt -pb stopwatch_top_timing_summary_routed.pb -rpx stopwatch_top_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    15          
TIMING-18  Warning           Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line31/clk_10HZ_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.367        0.000                      0                   65        0.252        0.000                      0                   65        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.367        0.000                      0                   65        0.252        0.000                      0                   65        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 nolabel_line31/ms_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.828ns (19.965%)  route 3.319ns (80.035%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.627     5.148    nolabel_line31/clk
    SLICE_X62Y18         FDRE                                         r  nolabel_line31/ms_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  nolabel_line31/ms_reg_reg[9]/Q
                         net (fo=2, routed)           0.665     6.269    nolabel_line31/ms_reg_reg[9]
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.393 r  nolabel_line31/ms_reg[0]_i_8/O
                         net (fo=1, routed)           0.897     7.290    nolabel_line31/ms_reg[0]_i_8_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.414 f  nolabel_line31/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.788     8.202    nolabel_line31/ms_reg[0]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.326 r  nolabel_line31/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.970     9.295    nolabel_line31/clear
    SLICE_X62Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    14.853    nolabel_line31/clk
    SLICE_X62Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[0]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y16         FDRE (Setup_fdre_C_R)       -0.429    14.663    nolabel_line31/ms_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 nolabel_line31/ms_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.828ns (19.965%)  route 3.319ns (80.035%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.627     5.148    nolabel_line31/clk
    SLICE_X62Y18         FDRE                                         r  nolabel_line31/ms_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  nolabel_line31/ms_reg_reg[9]/Q
                         net (fo=2, routed)           0.665     6.269    nolabel_line31/ms_reg_reg[9]
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.393 r  nolabel_line31/ms_reg[0]_i_8/O
                         net (fo=1, routed)           0.897     7.290    nolabel_line31/ms_reg[0]_i_8_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.414 f  nolabel_line31/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.788     8.202    nolabel_line31/ms_reg[0]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.326 r  nolabel_line31/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.970     9.295    nolabel_line31/clear
    SLICE_X62Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    14.853    nolabel_line31/clk
    SLICE_X62Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[1]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y16         FDRE (Setup_fdre_C_R)       -0.429    14.663    nolabel_line31/ms_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 nolabel_line31/ms_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.828ns (19.965%)  route 3.319ns (80.035%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.627     5.148    nolabel_line31/clk
    SLICE_X62Y18         FDRE                                         r  nolabel_line31/ms_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  nolabel_line31/ms_reg_reg[9]/Q
                         net (fo=2, routed)           0.665     6.269    nolabel_line31/ms_reg_reg[9]
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.393 r  nolabel_line31/ms_reg[0]_i_8/O
                         net (fo=1, routed)           0.897     7.290    nolabel_line31/ms_reg[0]_i_8_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.414 f  nolabel_line31/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.788     8.202    nolabel_line31/ms_reg[0]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.326 r  nolabel_line31/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.970     9.295    nolabel_line31/clear
    SLICE_X62Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    14.853    nolabel_line31/clk
    SLICE_X62Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[2]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y16         FDRE (Setup_fdre_C_R)       -0.429    14.663    nolabel_line31/ms_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 nolabel_line31/ms_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.828ns (19.965%)  route 3.319ns (80.035%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.627     5.148    nolabel_line31/clk
    SLICE_X62Y18         FDRE                                         r  nolabel_line31/ms_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  nolabel_line31/ms_reg_reg[9]/Q
                         net (fo=2, routed)           0.665     6.269    nolabel_line31/ms_reg_reg[9]
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.393 r  nolabel_line31/ms_reg[0]_i_8/O
                         net (fo=1, routed)           0.897     7.290    nolabel_line31/ms_reg[0]_i_8_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.414 f  nolabel_line31/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.788     8.202    nolabel_line31/ms_reg[0]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.326 r  nolabel_line31/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.970     9.295    nolabel_line31/clear
    SLICE_X62Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    14.853    nolabel_line31/clk
    SLICE_X62Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[3]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y16         FDRE (Setup_fdre_C_R)       -0.429    14.663    nolabel_line31/ms_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 nolabel_line31/ms_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.828ns (20.667%)  route 3.178ns (79.333%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.627     5.148    nolabel_line31/clk
    SLICE_X62Y18         FDRE                                         r  nolabel_line31/ms_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  nolabel_line31/ms_reg_reg[9]/Q
                         net (fo=2, routed)           0.665     6.269    nolabel_line31/ms_reg_reg[9]
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.393 r  nolabel_line31/ms_reg[0]_i_8/O
                         net (fo=1, routed)           0.897     7.290    nolabel_line31/ms_reg[0]_i_8_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.414 f  nolabel_line31/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.788     8.202    nolabel_line31/ms_reg[0]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.326 r  nolabel_line31/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.829     9.155    nolabel_line31/clear
    SLICE_X62Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.511    14.852    nolabel_line31/clk
    SLICE_X62Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[4]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    nolabel_line31/ms_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 nolabel_line31/ms_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.828ns (20.667%)  route 3.178ns (79.333%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.627     5.148    nolabel_line31/clk
    SLICE_X62Y18         FDRE                                         r  nolabel_line31/ms_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  nolabel_line31/ms_reg_reg[9]/Q
                         net (fo=2, routed)           0.665     6.269    nolabel_line31/ms_reg_reg[9]
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.393 r  nolabel_line31/ms_reg[0]_i_8/O
                         net (fo=1, routed)           0.897     7.290    nolabel_line31/ms_reg[0]_i_8_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.414 f  nolabel_line31/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.788     8.202    nolabel_line31/ms_reg[0]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.326 r  nolabel_line31/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.829     9.155    nolabel_line31/clear
    SLICE_X62Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.511    14.852    nolabel_line31/clk
    SLICE_X62Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[5]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    nolabel_line31/ms_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 nolabel_line31/ms_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.828ns (20.667%)  route 3.178ns (79.333%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.627     5.148    nolabel_line31/clk
    SLICE_X62Y18         FDRE                                         r  nolabel_line31/ms_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  nolabel_line31/ms_reg_reg[9]/Q
                         net (fo=2, routed)           0.665     6.269    nolabel_line31/ms_reg_reg[9]
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.393 r  nolabel_line31/ms_reg[0]_i_8/O
                         net (fo=1, routed)           0.897     7.290    nolabel_line31/ms_reg[0]_i_8_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.414 f  nolabel_line31/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.788     8.202    nolabel_line31/ms_reg[0]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.326 r  nolabel_line31/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.829     9.155    nolabel_line31/clear
    SLICE_X62Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.511    14.852    nolabel_line31/clk
    SLICE_X62Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[6]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    nolabel_line31/ms_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 nolabel_line31/ms_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.828ns (20.667%)  route 3.178ns (79.333%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.627     5.148    nolabel_line31/clk
    SLICE_X62Y18         FDRE                                         r  nolabel_line31/ms_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  nolabel_line31/ms_reg_reg[9]/Q
                         net (fo=2, routed)           0.665     6.269    nolabel_line31/ms_reg_reg[9]
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.393 r  nolabel_line31/ms_reg[0]_i_8/O
                         net (fo=1, routed)           0.897     7.290    nolabel_line31/ms_reg[0]_i_8_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.414 f  nolabel_line31/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.788     8.202    nolabel_line31/ms_reg[0]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.326 r  nolabel_line31/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.829     9.155    nolabel_line31/clear
    SLICE_X62Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.511    14.852    nolabel_line31/clk
    SLICE_X62Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[7]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    nolabel_line31/ms_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 nolabel_line31/ms_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.828ns (21.475%)  route 3.028ns (78.525%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.627     5.148    nolabel_line31/clk
    SLICE_X62Y18         FDRE                                         r  nolabel_line31/ms_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  nolabel_line31/ms_reg_reg[9]/Q
                         net (fo=2, routed)           0.665     6.269    nolabel_line31/ms_reg_reg[9]
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.393 r  nolabel_line31/ms_reg[0]_i_8/O
                         net (fo=1, routed)           0.897     7.290    nolabel_line31/ms_reg[0]_i_8_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.414 f  nolabel_line31/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.788     8.202    nolabel_line31/ms_reg[0]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.326 r  nolabel_line31/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.678     9.004    nolabel_line31/clear
    SLICE_X62Y18         FDRE                                         r  nolabel_line31/ms_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.509    14.850    nolabel_line31/clk
    SLICE_X62Y18         FDRE                                         r  nolabel_line31/ms_reg_reg[10]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429    14.684    nolabel_line31/ms_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 nolabel_line31/ms_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/ms_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.828ns (21.475%)  route 3.028ns (78.525%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.627     5.148    nolabel_line31/clk
    SLICE_X62Y18         FDRE                                         r  nolabel_line31/ms_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  nolabel_line31/ms_reg_reg[9]/Q
                         net (fo=2, routed)           0.665     6.269    nolabel_line31/ms_reg_reg[9]
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.393 r  nolabel_line31/ms_reg[0]_i_8/O
                         net (fo=1, routed)           0.897     7.290    nolabel_line31/ms_reg[0]_i_8_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.414 f  nolabel_line31/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.788     8.202    nolabel_line31/ms_reg[0]_i_5_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.326 r  nolabel_line31/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.678     9.004    nolabel_line31/clear
    SLICE_X62Y18         FDRE                                         r  nolabel_line31/ms_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.509    14.850    nolabel_line31/clk
    SLICE_X62Y18         FDRE                                         r  nolabel_line31/ms_reg_reg[11]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429    14.684    nolabel_line31/ms_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  5.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/nolabel_line44/clk_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.471    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y18         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  nolabel_line31/nolabel_line44/clk_reg_reg[11]/Q
                         net (fo=1, routed)           0.108     1.720    nolabel_line31/nolabel_line44/clk_reg_reg_n_0_[11]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  nolabel_line31/nolabel_line44/clk_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    nolabel_line31/nolabel_line44/clk_reg_reg[8]_i_1_n_4
    SLICE_X63Y18         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.857     1.984    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y18         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[11]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    nolabel_line31/nolabel_line44/clk_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/nolabel_line44/clk_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.587     1.470    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  nolabel_line31/nolabel_line44/clk_reg_reg[15]/Q
                         net (fo=1, routed)           0.108     1.719    nolabel_line31/nolabel_line44/clk_reg_reg_n_0_[15]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  nolabel_line31/nolabel_line44/clk_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    nolabel_line31/nolabel_line44/clk_reg_reg[12]_i_1_n_4
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.856     1.983    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[15]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    nolabel_line31/nolabel_line44/clk_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/nolabel_line44/clk_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.590     1.473    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  nolabel_line31/nolabel_line44/clk_reg_reg[3]/Q
                         net (fo=1, routed)           0.108     1.722    nolabel_line31/nolabel_line44/clk_reg_reg_n_0_[3]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  nolabel_line31/nolabel_line44/clk_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    nolabel_line31/nolabel_line44/clk_reg_reg[0]_i_1_n_4
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    nolabel_line31/nolabel_line44/clk_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/nolabel_line44/clk_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.589     1.472    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y17         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  nolabel_line31/nolabel_line44/clk_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.721    nolabel_line31/nolabel_line44/clk_reg_reg_n_0_[7]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  nolabel_line31/nolabel_line44/clk_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    nolabel_line31/nolabel_line44/clk_reg_reg[4]_i_1_n_4
    SLICE_X63Y17         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     1.985    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y17         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[7]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    nolabel_line31/nolabel_line44/clk_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/nolabel_line44/clk_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.587     1.470    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  nolabel_line31/nolabel_line44/clk_reg_reg[12]/Q
                         net (fo=1, routed)           0.105     1.716    nolabel_line31/nolabel_line44/clk_reg_reg_n_0_[12]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  nolabel_line31/nolabel_line44/clk_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.831    nolabel_line31/nolabel_line44/clk_reg_reg[12]_i_1_n_7
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.856     1.983    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[12]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    nolabel_line31/nolabel_line44/clk_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/nolabel_line44/clk_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.471    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y18         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  nolabel_line31/nolabel_line44/clk_reg_reg[8]/Q
                         net (fo=1, routed)           0.105     1.717    nolabel_line31/nolabel_line44/clk_reg_reg_n_0_[8]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  nolabel_line31/nolabel_line44/clk_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    nolabel_line31/nolabel_line44/clk_reg_reg[8]_i_1_n_7
    SLICE_X63Y18         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.857     1.984    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y18         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[8]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    nolabel_line31/nolabel_line44/clk_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/nolabel_line44/clk_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.589     1.472    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y17         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  nolabel_line31/nolabel_line44/clk_reg_reg[4]/Q
                         net (fo=1, routed)           0.105     1.718    nolabel_line31/nolabel_line44/clk_reg_reg_n_0_[4]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  nolabel_line31/nolabel_line44/clk_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    nolabel_line31/nolabel_line44/clk_reg_reg[4]_i_1_n_7
    SLICE_X63Y17         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     1.985    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y17         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[4]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    nolabel_line31/nolabel_line44/clk_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/nolabel_line44/clk_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.471    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y18         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  nolabel_line31/nolabel_line44/clk_reg_reg[10]/Q
                         net (fo=1, routed)           0.109     1.722    nolabel_line31/nolabel_line44/clk_reg_reg_n_0_[10]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  nolabel_line31/nolabel_line44/clk_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    nolabel_line31/nolabel_line44/clk_reg_reg[8]_i_1_n_5
    SLICE_X63Y18         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.857     1.984    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y18         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[10]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    nolabel_line31/nolabel_line44/clk_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/nolabel_line44/clk_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.587     1.470    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  nolabel_line31/nolabel_line44/clk_reg_reg[14]/Q
                         net (fo=1, routed)           0.109     1.721    nolabel_line31/nolabel_line44/clk_reg_reg_n_0_[14]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  nolabel_line31/nolabel_line44/clk_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    nolabel_line31/nolabel_line44/clk_reg_reg[12]_i_1_n_5
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.856     1.983    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y19         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[14]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    nolabel_line31/nolabel_line44/clk_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line31/nolabel_line44/clk_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.590     1.473    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  nolabel_line31/nolabel_line44/clk_reg_reg[2]/Q
                         net (fo=1, routed)           0.109     1.724    nolabel_line31/nolabel_line44/clk_reg_reg_n_0_[2]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.835 r  nolabel_line31/nolabel_line44/clk_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.835    nolabel_line31/nolabel_line44/clk_reg_reg[0]_i_1_n_5
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y16         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[2]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    nolabel_line31/nolabel_line44/clk_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   nolabel_line31/clk_10HZ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y16   nolabel_line31/ms_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   nolabel_line31/ms_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   nolabel_line31/ms_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   nolabel_line31/ms_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   nolabel_line31/ms_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   nolabel_line31/ms_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   nolabel_line31/ms_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   nolabel_line31/ms_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   nolabel_line31/clk_10HZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   nolabel_line31/clk_10HZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   nolabel_line31/ms_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   nolabel_line31/ms_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   nolabel_line31/ms_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   nolabel_line31/ms_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   nolabel_line31/ms_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   nolabel_line31/ms_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   nolabel_line31/ms_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   nolabel_line31/ms_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   nolabel_line31/clk_10HZ_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   nolabel_line31/clk_10HZ_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   nolabel_line31/ms_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   nolabel_line31/ms_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   nolabel_line31/ms_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   nolabel_line31/ms_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   nolabel_line31/ms_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   nolabel_line31/ms_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   nolabel_line31/ms_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   nolabel_line31/ms_reg_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.567ns  (logic 4.606ns (53.772%)  route 3.960ns (46.228%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d1_reg_reg[3]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  nolabel_line31/nolabel_line45/d1_reg_reg[3]/Q
                         net (fo=6, routed)           1.006     1.425    nolabel_line31/nolabel_line45/d1_reg_reg[3]
    SLICE_X61Y21         LUT5 (Prop_lut5_I0_O)        0.299     1.724 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.038     2.762    nolabel_line31/nolabel_line45/sel0[3]
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.154     2.916 r  nolabel_line31/nolabel_line45/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.916     4.832    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734     8.567 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.567    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d2_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.331ns  (logic 4.537ns (54.459%)  route 3.794ns (45.541%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d2_reg_reg[0]/C
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  nolabel_line31/nolabel_line45/d2_reg_reg[0]/Q
                         net (fo=5, routed)           1.012     1.530    nolabel_line31/nolabel_line45/d2[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     1.654 f  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.986     2.639    nolabel_line31/nolabel_line45/sel0[0]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.152     2.791 r  nolabel_line31/nolabel_line45/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.797     4.588    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.743     8.331 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.331    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.281ns  (logic 4.592ns (55.452%)  route 3.689ns (44.548%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d1_reg_reg[3]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  nolabel_line31/nolabel_line45/d1_reg_reg[3]/Q
                         net (fo=6, routed)           1.006     1.425    nolabel_line31/nolabel_line45/d1_reg_reg[3]
    SLICE_X61Y21         LUT5 (Prop_lut5_I0_O)        0.299     1.724 f  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.815     2.539    nolabel_line31/nolabel_line45/sel0[3]
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.152     2.691 r  nolabel_line31/nolabel_line45/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.868     4.559    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.722     8.281 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.281    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.253ns  (logic 4.346ns (52.665%)  route 3.907ns (47.335%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d1_reg_reg[3]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  nolabel_line31/nolabel_line45/d1_reg_reg[3]/Q
                         net (fo=6, routed)           1.006     1.425    nolabel_line31/nolabel_line45/d1_reg_reg[3]
    SLICE_X61Y21         LUT5 (Prop_lut5_I0_O)        0.299     1.724 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.038     2.762    nolabel_line31/nolabel_line45/sel0[3]
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     2.886 r  nolabel_line31/nolabel_line45/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.863     4.749    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.253 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.253    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.205ns  (logic 4.353ns (53.047%)  route 3.853ns (46.953%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d1_reg_reg[3]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  nolabel_line31/nolabel_line45/d1_reg_reg[3]/Q
                         net (fo=6, routed)           1.006     1.425    nolabel_line31/nolabel_line45/d1_reg_reg[3]
    SLICE_X61Y21         LUT5 (Prop_lut5_I0_O)        0.299     1.724 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           1.040     2.764    nolabel_line31/nolabel_line45/sel0[3]
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.124     2.888 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807     4.695    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.205 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.205    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d2_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.962ns  (logic 4.295ns (53.944%)  route 3.667ns (46.056%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d2_reg_reg[0]/C
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line31/nolabel_line45/d2_reg_reg[0]/Q
                         net (fo=5, routed)           1.012     1.530    nolabel_line31/nolabel_line45/d2[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     1.654 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.986     2.639    nolabel_line31/nolabel_line45/sel0[0]
    SLICE_X63Y22         LUT4 (Prop_lut4_I2_O)        0.124     2.763 r  nolabel_line31/nolabel_line45/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.670     4.433    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.962 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.962    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.858ns  (logic 4.378ns (55.710%)  route 3.480ns (44.290%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d1_reg_reg[3]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  nolabel_line31/nolabel_line45/d1_reg_reg[3]/Q
                         net (fo=6, routed)           1.006     1.425    nolabel_line31/nolabel_line45/d1_reg_reg[3]
    SLICE_X61Y21         LUT5 (Prop_lut5_I0_O)        0.299     1.724 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.815     2.539    nolabel_line31/nolabel_line45/sel0[3]
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.124     2.663 r  nolabel_line31/nolabel_line45/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.659     4.322    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.858 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.858    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            nolabel_line31/nolabel_line45/d0_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.978ns  (logic 1.453ns (29.184%)  route 3.525ns (70.816%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=15, routed)          3.525     4.978    nolabel_line31/nolabel_line45/sw_IBUF[0]
    SLICE_X60Y21         FDCE                                         f  nolabel_line31/nolabel_line45/d0_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            nolabel_line31/nolabel_line45/d0_reg_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.978ns  (logic 1.453ns (29.184%)  route 3.525ns (70.816%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=15, routed)          3.525     4.978    nolabel_line31/nolabel_line45/sw_IBUF[0]
    SLICE_X60Y21         FDCE                                         f  nolabel_line31/nolabel_line45/d0_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            nolabel_line31/nolabel_line45/d0_reg_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.978ns  (logic 1.453ns (29.184%)  route 3.525ns (70.816%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=15, routed)          3.525     4.978    nolabel_line31/nolabel_line45/sw_IBUF[0]
    SLICE_X60Y21         FDCE                                         f  nolabel_line31/nolabel_line45/d0_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line31/nolabel_line45/d1_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d1_reg_reg[3]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  nolabel_line31/nolabel_line45/d1_reg_reg[3]/Q
                         net (fo=6, routed)           0.091     0.219    nolabel_line31/nolabel_line45/d1_reg_reg[3]
    SLICE_X62Y22         LUT3 (Prop_lut3_I2_O)        0.099     0.318 r  nolabel_line31/nolabel_line45/d1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.318    nolabel_line31/nolabel_line45/d1_reg[1]_i_1_n_0
    SLICE_X62Y22         FDCE                                         r  nolabel_line31/nolabel_line45/d1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d3_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line31/nolabel_line45/d3_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d3_reg_reg[0]/C
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line31/nolabel_line45/d3_reg_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    nolabel_line31/nolabel_line45/d3_reg_reg[0]
    SLICE_X61Y20         LUT3 (Prop_lut3_I1_O)        0.042     0.362 r  nolabel_line31/nolabel_line45/d3_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    nolabel_line31/nolabel_line45/d3_reg[1]_i_1_n_0
    SLICE_X61Y20         FDCE                                         r  nolabel_line31/nolabel_line45/d3_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d3_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line31/nolabel_line45/d3_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d3_reg_reg[0]/C
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line31/nolabel_line45/d3_reg_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    nolabel_line31/nolabel_line45/d3_reg_reg[0]
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.045     0.365 r  nolabel_line31/nolabel_line45/d3_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    nolabel_line31/nolabel_line45/d3_reg[0]_i_1_n_0
    SLICE_X61Y20         FDCE                                         r  nolabel_line31/nolabel_line45/d3_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d3_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line31/nolabel_line45/d3_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d3_reg_reg[0]/C
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line31/nolabel_line45/d3_reg_reg[0]/Q
                         net (fo=5, routed)           0.181     0.322    nolabel_line31/nolabel_line45/d3_reg_reg[0]
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.043     0.365 r  nolabel_line31/nolabel_line45/d3_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.365    nolabel_line31/nolabel_line45/d3_reg[3]_i_2_n_0
    SLICE_X61Y20         FDCE                                         r  nolabel_line31/nolabel_line45/d3_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d3_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line31/nolabel_line45/d3_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d3_reg_reg[0]/C
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line31/nolabel_line45/d3_reg_reg[0]/Q
                         net (fo=5, routed)           0.181     0.322    nolabel_line31/nolabel_line45/d3_reg_reg[0]
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.045     0.367 r  nolabel_line31/nolabel_line45/d3_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.367    nolabel_line31/nolabel_line45/d3_reg[2]_i_1_n_0
    SLICE_X61Y20         FDCE                                         r  nolabel_line31/nolabel_line45/d3_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d1_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line31/nolabel_line45/d1_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.183ns (48.332%)  route 0.196ns (51.668%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d1_reg_reg[2]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line31/nolabel_line45/d1_reg_reg[2]/Q
                         net (fo=5, routed)           0.196     0.337    nolabel_line31/nolabel_line45/d1_reg_reg[2]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.042     0.379 r  nolabel_line31/nolabel_line45/d1_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.379    nolabel_line31/nolabel_line45/d1_reg[3]_i_2_n_0
    SLICE_X62Y22         FDCE                                         r  nolabel_line31/nolabel_line45/d1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d1_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line31/nolabel_line45/d1_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.738%)  route 0.196ns (51.262%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d1_reg_reg[2]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line31/nolabel_line45/d1_reg_reg[2]/Q
                         net (fo=5, routed)           0.196     0.337    nolabel_line31/nolabel_line45/d1_reg_reg[2]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.045     0.382 r  nolabel_line31/nolabel_line45/d1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.382    nolabel_line31/nolabel_line45/d1_reg[2]_i_1_n_0
    SLICE_X62Y22         FDCE                                         r  nolabel_line31/nolabel_line45/d1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d0_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line31/nolabel_line45/d0_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.209ns (53.528%)  route 0.181ns (46.472%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d0_reg_reg[2]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  nolabel_line31/nolabel_line45/d0_reg_reg[2]/Q
                         net (fo=5, routed)           0.181     0.345    nolabel_line31/nolabel_line45/d0_reg_reg[2]
    SLICE_X60Y21         LUT4 (Prop_lut4_I0_O)        0.045     0.390 r  nolabel_line31/nolabel_line45/d0_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.390    nolabel_line31/nolabel_line45/d0_reg[0]_i_1_n_0
    SLICE_X60Y21         FDCE                                         r  nolabel_line31/nolabel_line45/d0_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line31/nolabel_line45/d0_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d0_reg_reg[0]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line31/nolabel_line45/d0_reg_reg[0]/Q
                         net (fo=6, routed)           0.185     0.349    nolabel_line31/nolabel_line45/d0_reg_reg[0]
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.043     0.392 r  nolabel_line31/nolabel_line45/d0_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.392    nolabel_line31/nolabel_line45/d0_reg[1]_i_1_n_0
    SLICE_X60Y21         FDCE                                         r  nolabel_line31/nolabel_line45/d0_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line45/d0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line31/nolabel_line45/d0_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  nolabel_line31/nolabel_line45/d0_reg_reg[0]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line31/nolabel_line45/d0_reg_reg[0]/Q
                         net (fo=6, routed)           0.185     0.349    nolabel_line31/nolabel_line45/d0_reg_reg[0]
    SLICE_X60Y21         LUT4 (Prop_lut4_I2_O)        0.043     0.392 r  nolabel_line31/nolabel_line45/d0_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.392    nolabel_line31/nolabel_line45/d0_reg[3]_i_1_n_0
    SLICE_X60Y21         FDCE                                         r  nolabel_line31/nolabel_line45/d0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.514ns  (logic 4.468ns (52.484%)  route 4.045ns (47.516%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          1.148     6.750    nolabel_line31/nolabel_line45/clk_div[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.874 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.981     7.855    nolabel_line31/nolabel_line45/sel0[2]
    SLICE_X63Y22         LUT4 (Prop_lut4_I2_O)        0.154     8.009 r  nolabel_line31/nolabel_line45/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.916     9.926    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    13.660 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.660    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.263ns  (logic 4.454ns (53.899%)  route 3.809ns (46.101%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line31/nolabel_line44/clk_reg_reg[17]/Q
                         net (fo=9, routed)           0.888     6.490    nolabel_line31/nolabel_line45/clk_div[1]
    SLICE_X61Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.614 f  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           1.054     7.668    nolabel_line31/nolabel_line45/sel0[1]
    SLICE_X63Y21         LUT4 (Prop_lut4_I1_O)        0.152     7.820 r  nolabel_line31/nolabel_line45/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.868     9.688    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.722    13.410 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.410    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.233ns  (logic 4.475ns (54.355%)  route 3.758ns (45.645%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          1.148     6.750    nolabel_line31/nolabel_line45/clk_div[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.874 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.813     7.687    nolabel_line31/nolabel_line45/sel0[2]
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.152     7.839 r  nolabel_line31/nolabel_line45/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.797     9.636    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.743    13.379 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.379    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.200ns  (logic 4.208ns (51.321%)  route 3.992ns (48.679%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          1.148     6.750    nolabel_line31/nolabel_line45/clk_div[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.874 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.981     7.855    nolabel_line31/nolabel_line45/sel0[2]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.979 r  nolabel_line31/nolabel_line45/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.863     9.842    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.346 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.346    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.156ns  (logic 4.215ns (51.679%)  route 3.941ns (48.321%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          1.148     6.750    nolabel_line31/nolabel_line45/clk_div[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.874 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.986     7.860    nolabel_line31/nolabel_line45/sel0[2]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.984 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807     9.791    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.302 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.302    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.864ns  (logic 4.233ns (53.829%)  route 3.631ns (46.171%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          1.148     6.750    nolabel_line31/nolabel_line45/clk_div[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.874 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.813     7.687    nolabel_line31/nolabel_line45/sel0[2]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.811 r  nolabel_line31/nolabel_line45/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.670     9.481    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.010 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.010    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.840ns  (logic 4.240ns (54.074%)  route 3.601ns (45.926%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line31/nolabel_line44/clk_reg_reg[17]/Q
                         net (fo=9, routed)           0.888     6.490    nolabel_line31/nolabel_line45/clk_div[1]
    SLICE_X61Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.614 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           1.054     7.668    nolabel_line31/nolabel_line45/sel0[1]
    SLICE_X63Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.792 r  nolabel_line31/nolabel_line45/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.659     9.451    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.987 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.987    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.267ns  (logic 4.333ns (59.623%)  route 2.934ns (40.377%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          0.826     6.429    nolabel_line31/nolabel_line44/clk_div[0]
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.150     6.579 r  nolabel_line31/nolabel_line44/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.108     8.687    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.727    12.413 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.413    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.185ns  (logic 4.306ns (59.921%)  route 2.880ns (40.079%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          0.816     6.418    nolabel_line31/nolabel_line44/clk_div[0]
    SLICE_X61Y21         LUT1 (Prop_lut1_I0_O)        0.150     6.568 r  nolabel_line31/nolabel_line44/dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.064     8.632    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.700    12.332 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    12.332    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.913ns  (logic 4.331ns (62.651%)  route 2.582ns (37.349%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          0.828     6.431    nolabel_line31/nolabel_line44/clk_div[0]
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.148     6.579 r  nolabel_line31/nolabel_line44/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.753     8.332    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727    12.059 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.059    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.397ns (69.901%)  route 0.602ns (30.099%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.469    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  nolabel_line31/nolabel_line44/clk_reg_reg[17]/Q
                         net (fo=9, routed)           0.210     1.820    nolabel_line31/nolabel_line44/clk_div[1]
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.865 r  nolabel_line31/nolabel_line44/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.257    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.468 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.468    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.386ns (68.095%)  route 0.650ns (31.904%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.469    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  nolabel_line31/nolabel_line44/clk_reg_reg[17]/Q
                         net (fo=9, routed)           0.206     1.816    nolabel_line31/nolabel_line44/clk_div[1]
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.861 r  nolabel_line31/nolabel_line44/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.444     2.305    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.505 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.505    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.479ns (71.003%)  route 0.604ns (28.997%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.469    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  nolabel_line31/nolabel_line44/clk_reg_reg[17]/Q
                         net (fo=9, routed)           0.206     1.816    nolabel_line31/nolabel_line44/clk_div[1]
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.048     1.864 r  nolabel_line31/nolabel_line44/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.398     2.262    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.290     3.552 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.552    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.467ns (67.941%)  route 0.692ns (32.059%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.469    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  nolabel_line31/nolabel_line44/clk_reg_reg[17]/Q
                         net (fo=9, routed)           0.162     1.772    nolabel_line31/nolabel_line45/clk_div[1]
    SLICE_X61Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.817 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.205     2.022    nolabel_line31/nolabel_line45/sel0[0]
    SLICE_X63Y21         LUT4 (Prop_lut4_I2_O)        0.045     2.067 r  nolabel_line31/nolabel_line45/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.393    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.629 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.629    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.466ns (66.057%)  route 0.753ns (33.943%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.469    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  nolabel_line31/nolabel_line44/clk_reg_reg[17]/Q
                         net (fo=9, routed)           0.210     1.820    nolabel_line31/nolabel_line44/clk_div[1]
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.048     1.868 r  nolabel_line31/nolabel_line44/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.544     2.411    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.277     3.689 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.689    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.444ns (64.208%)  route 0.805ns (35.792%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.469    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          0.303     1.913    nolabel_line31/nolabel_line44/clk_div[0]
    SLICE_X61Y21         LUT1 (Prop_lut1_I0_O)        0.042     1.955 r  nolabel_line31/nolabel_line44/dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.502     2.457    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.261     3.718 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     3.718    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.461ns (64.455%)  route 0.806ns (35.545%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.469    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  nolabel_line31/nolabel_line44/clk_reg_reg[17]/Q
                         net (fo=9, routed)           0.195     1.805    nolabel_line31/nolabel_line45/clk_div[1]
    SLICE_X61Y21         LUT5 (Prop_lut5_I3_O)        0.045     1.850 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.287     2.137    nolabel_line31/nolabel_line45/sel0[3]
    SLICE_X63Y22         LUT4 (Prop_lut4_I0_O)        0.045     2.182 r  nolabel_line31/nolabel_line45/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.324     2.506    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.736 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.736    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.437ns (63.117%)  route 0.839ns (36.883%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.469    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  nolabel_line31/nolabel_line44/clk_reg_reg[16]/Q
                         net (fo=10, routed)          0.300     1.910    nolabel_line31/nolabel_line45/clk_div[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.955 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.141     2.096    nolabel_line31/nolabel_line45/sel0[1]
    SLICE_X63Y22         LUT4 (Prop_lut4_I3_O)        0.045     2.141 r  nolabel_line31/nolabel_line45/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.399     2.540    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.745 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.745    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.443ns (63.171%)  route 0.841ns (36.829%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.469    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  nolabel_line31/nolabel_line44/clk_reg_reg[17]/Q
                         net (fo=9, routed)           0.162     1.772    nolabel_line31/nolabel_line45/clk_div[1]
    SLICE_X61Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.817 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.306     2.123    nolabel_line31/nolabel_line45/sel0[0]
    SLICE_X63Y22         LUT4 (Prop_lut4_I2_O)        0.045     2.168 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.374     2.541    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.753 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.753    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.515ns (66.325%)  route 0.769ns (33.675%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.469    nolabel_line31/nolabel_line44/clk
    SLICE_X63Y20         FDRE                                         r  nolabel_line31/nolabel_line44/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  nolabel_line31/nolabel_line44/clk_reg_reg[17]/Q
                         net (fo=9, routed)           0.162     1.772    nolabel_line31/nolabel_line45/clk_div[1]
    SLICE_X61Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.817 r  nolabel_line31/nolabel_line45/seg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.205     2.022    nolabel_line31/nolabel_line45/sel0[0]
    SLICE_X63Y21         LUT4 (Prop_lut4_I3_O)        0.046     2.068 r  nolabel_line31/nolabel_line45/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.403     2.470    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.283     3.753 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.753    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.729ns  (logic 2.907ns (50.751%)  route 2.821ns (49.249%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.821     4.283    nolabel_line31/sw_IBUF[1]
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.407 r  nolabel_line31/ms_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     4.407    nolabel_line31/ms_reg[0]_i_7_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.939 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.939    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  nolabel_line31/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    nolabel_line31/ms_reg_reg[4]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  nolabel_line31/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    nolabel_line31/ms_reg_reg[8]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  nolabel_line31/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    nolabel_line31/ms_reg_reg[12]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.395 r  nolabel_line31/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.395    nolabel_line31/ms_reg_reg[16]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.729 r  nolabel_line31/ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.729    nolabel_line31/ms_reg_reg[20]_i_1_n_6
    SLICE_X62Y21         FDRE                                         r  nolabel_line31/ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507     4.848    nolabel_line31/clk
    SLICE_X62Y21         FDRE                                         r  nolabel_line31/ms_reg_reg[21]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.634ns  (logic 2.812ns (49.921%)  route 2.821ns (50.079%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.821     4.283    nolabel_line31/sw_IBUF[1]
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.407 r  nolabel_line31/ms_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     4.407    nolabel_line31/ms_reg[0]_i_7_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.939 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.939    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  nolabel_line31/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    nolabel_line31/ms_reg_reg[4]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  nolabel_line31/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    nolabel_line31/ms_reg_reg[8]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  nolabel_line31/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    nolabel_line31/ms_reg_reg[12]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.395 r  nolabel_line31/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.395    nolabel_line31/ms_reg_reg[16]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.634 r  nolabel_line31/ms_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.634    nolabel_line31/ms_reg_reg[20]_i_1_n_5
    SLICE_X62Y21         FDRE                                         r  nolabel_line31/ms_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507     4.848    nolabel_line31/clk
    SLICE_X62Y21         FDRE                                         r  nolabel_line31/ms_reg_reg[22]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.618ns  (logic 2.796ns (49.778%)  route 2.821ns (50.222%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.821     4.283    nolabel_line31/sw_IBUF[1]
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.407 r  nolabel_line31/ms_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     4.407    nolabel_line31/ms_reg[0]_i_7_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.939 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.939    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  nolabel_line31/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    nolabel_line31/ms_reg_reg[4]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  nolabel_line31/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    nolabel_line31/ms_reg_reg[8]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  nolabel_line31/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    nolabel_line31/ms_reg_reg[12]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.395 r  nolabel_line31/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.395    nolabel_line31/ms_reg_reg[16]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.618 r  nolabel_line31/ms_reg_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.618    nolabel_line31/ms_reg_reg[20]_i_1_n_7
    SLICE_X62Y21         FDRE                                         r  nolabel_line31/ms_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507     4.848    nolabel_line31/clk
    SLICE_X62Y21         FDRE                                         r  nolabel_line31/ms_reg_reg[20]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.615ns  (logic 2.793ns (49.752%)  route 2.821ns (50.248%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.821     4.283    nolabel_line31/sw_IBUF[1]
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.407 r  nolabel_line31/ms_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     4.407    nolabel_line31/ms_reg[0]_i_7_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.939 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.939    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  nolabel_line31/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    nolabel_line31/ms_reg_reg[4]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  nolabel_line31/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    nolabel_line31/ms_reg_reg[8]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  nolabel_line31/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    nolabel_line31/ms_reg_reg[12]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.615 r  nolabel_line31/ms_reg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.615    nolabel_line31/ms_reg_reg[16]_i_1_n_6
    SLICE_X62Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508     4.849    nolabel_line31/clk
    SLICE_X62Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[17]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.594ns  (logic 2.772ns (49.563%)  route 2.821ns (50.437%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.821     4.283    nolabel_line31/sw_IBUF[1]
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.407 r  nolabel_line31/ms_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     4.407    nolabel_line31/ms_reg[0]_i_7_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.939 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.939    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  nolabel_line31/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    nolabel_line31/ms_reg_reg[4]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  nolabel_line31/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    nolabel_line31/ms_reg_reg[8]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  nolabel_line31/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    nolabel_line31/ms_reg_reg[12]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.594 r  nolabel_line31/ms_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.594    nolabel_line31/ms_reg_reg[16]_i_1_n_4
    SLICE_X62Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508     4.849    nolabel_line31/clk
    SLICE_X62Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[19]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.520ns  (logic 2.698ns (48.887%)  route 2.821ns (51.113%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.821     4.283    nolabel_line31/sw_IBUF[1]
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.407 r  nolabel_line31/ms_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     4.407    nolabel_line31/ms_reg[0]_i_7_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.939 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.939    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  nolabel_line31/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    nolabel_line31/ms_reg_reg[4]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  nolabel_line31/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    nolabel_line31/ms_reg_reg[8]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  nolabel_line31/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    nolabel_line31/ms_reg_reg[12]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.520 r  nolabel_line31/ms_reg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.520    nolabel_line31/ms_reg_reg[16]_i_1_n_5
    SLICE_X62Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508     4.849    nolabel_line31/clk
    SLICE_X62Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[18]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.504ns  (logic 2.682ns (48.738%)  route 2.821ns (51.262%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.821     4.283    nolabel_line31/sw_IBUF[1]
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.407 r  nolabel_line31/ms_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     4.407    nolabel_line31/ms_reg[0]_i_7_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.939 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.939    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  nolabel_line31/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    nolabel_line31/ms_reg_reg[4]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  nolabel_line31/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    nolabel_line31/ms_reg_reg[8]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  nolabel_line31/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    nolabel_line31/ms_reg_reg[12]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.504 r  nolabel_line31/ms_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.504    nolabel_line31/ms_reg_reg[16]_i_1_n_7
    SLICE_X62Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508     4.849    nolabel_line31/clk
    SLICE_X62Y20         FDRE                                         r  nolabel_line31/ms_reg_reg[16]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.501ns  (logic 2.679ns (48.710%)  route 2.821ns (51.290%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.821     4.283    nolabel_line31/sw_IBUF[1]
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.407 r  nolabel_line31/ms_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     4.407    nolabel_line31/ms_reg[0]_i_7_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.939 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.939    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  nolabel_line31/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    nolabel_line31/ms_reg_reg[4]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  nolabel_line31/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    nolabel_line31/ms_reg_reg[8]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.501 r  nolabel_line31/ms_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.501    nolabel_line31/ms_reg_reg[12]_i_1_n_6
    SLICE_X62Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508     4.849    nolabel_line31/clk
    SLICE_X62Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[13]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.480ns  (logic 2.658ns (48.514%)  route 2.821ns (51.486%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.821     4.283    nolabel_line31/sw_IBUF[1]
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.407 r  nolabel_line31/ms_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     4.407    nolabel_line31/ms_reg[0]_i_7_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.939 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.939    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  nolabel_line31/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    nolabel_line31/ms_reg_reg[4]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  nolabel_line31/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    nolabel_line31/ms_reg_reg[8]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.480 r  nolabel_line31/ms_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.480    nolabel_line31/ms_reg_reg[12]_i_1_n_4
    SLICE_X62Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508     4.849    nolabel_line31/clk
    SLICE_X62Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[15]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.406ns  (logic 2.584ns (47.809%)  route 2.821ns (52.191%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.821     4.283    nolabel_line31/sw_IBUF[1]
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.124     4.407 r  nolabel_line31/ms_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     4.407    nolabel_line31/ms_reg[0]_i_7_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.939 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.939    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  nolabel_line31/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    nolabel_line31/ms_reg_reg[4]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  nolabel_line31/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    nolabel_line31/ms_reg_reg[8]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.406 r  nolabel_line31/ms_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.406    nolabel_line31/ms_reg_reg[12]_i_1_n_5
    SLICE_X62Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508     4.849    nolabel_line31/clk
    SLICE_X62Y19         FDRE                                         r  nolabel_line31/ms_reg_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.353ns (21.087%)  route 1.322ns (78.913%))
  Logic Levels:           2  (CARRY4=1 IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.322     1.552    nolabel_line31/sw_IBUF[1]
    SLICE_X62Y16         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.676 r  nolabel_line31/ms_reg_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.676    nolabel_line31/ms_reg_reg[0]_i_2_n_6
    SLICE_X62Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    nolabel_line31/clk
    SLICE_X62Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.702ns  (logic 0.344ns (20.237%)  route 1.357ns (79.763%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.357     1.587    nolabel_line31/sw_IBUF[1]
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.632 r  nolabel_line31/ms_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     1.632    nolabel_line31/ms_reg[0]_i_7_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.702 r  nolabel_line31/ms_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.702    nolabel_line31/ms_reg_reg[0]_i_2_n_7
    SLICE_X62Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    nolabel_line31/clk
    SLICE_X62Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.709ns  (logic 0.386ns (22.611%)  route 1.322ns (77.389%))
  Logic Levels:           2  (CARRY4=1 IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.322     1.552    nolabel_line31/sw_IBUF[1]
    SLICE_X62Y16         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     1.709 r  nolabel_line31/ms_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.709    nolabel_line31/ms_reg_reg[0]_i_2_n_5
    SLICE_X62Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    nolabel_line31/clk
    SLICE_X62Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.729ns  (logic 0.406ns (23.507%)  route 1.322ns (76.493%))
  Logic Levels:           2  (CARRY4=1 IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.322     1.552    nolabel_line31/sw_IBUF[1]
    SLICE_X62Y16         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177     1.729 r  nolabel_line31/ms_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.729    nolabel_line31/ms_reg_reg[0]_i_2_n_4
    SLICE_X62Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.859     1.986    nolabel_line31/clk
    SLICE_X62Y16         FDRE                                         r  nolabel_line31/ms_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.767ns  (logic 0.444ns (25.152%)  route 1.322ns (74.848%))
  Logic Levels:           3  (CARRY4=2 IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.322     1.552    nolabel_line31/sw_IBUF[1]
    SLICE_X62Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.713 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.713    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.767 r  nolabel_line31/ms_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.767    nolabel_line31/ms_reg_reg[4]_i_1_n_7
    SLICE_X62Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     1.985    nolabel_line31/clk
    SLICE_X62Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[4]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.778ns  (logic 0.455ns (25.615%)  route 1.322ns (74.385%))
  Logic Levels:           3  (CARRY4=2 IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.322     1.552    nolabel_line31/sw_IBUF[1]
    SLICE_X62Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.713 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.713    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.778 r  nolabel_line31/ms_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.778    nolabel_line31/ms_reg_reg[4]_i_1_n_5
    SLICE_X62Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     1.985    nolabel_line31/clk
    SLICE_X62Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[6]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.803ns  (logic 0.480ns (26.647%)  route 1.322ns (73.353%))
  Logic Levels:           3  (CARRY4=2 IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.322     1.552    nolabel_line31/sw_IBUF[1]
    SLICE_X62Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.713 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.713    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.803 r  nolabel_line31/ms_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.803    nolabel_line31/ms_reg_reg[4]_i_1_n_6
    SLICE_X62Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     1.985    nolabel_line31/clk
    SLICE_X62Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[5]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.803ns  (logic 0.480ns (26.647%)  route 1.322ns (73.353%))
  Logic Levels:           3  (CARRY4=2 IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.322     1.552    nolabel_line31/sw_IBUF[1]
    SLICE_X62Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.713 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.713    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.803 r  nolabel_line31/ms_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    nolabel_line31/ms_reg_reg[4]_i_1_n_4
    SLICE_X62Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     1.985    nolabel_line31/clk
    SLICE_X62Y17         FDRE                                         r  nolabel_line31/ms_reg_reg[7]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.806ns  (logic 0.483ns (26.769%)  route 1.322ns (73.231%))
  Logic Levels:           4  (CARRY4=3 IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.322     1.552    nolabel_line31/sw_IBUF[1]
    SLICE_X62Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.713 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.713    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.752 r  nolabel_line31/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.752    nolabel_line31/ms_reg_reg[4]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.806 r  nolabel_line31/ms_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.806    nolabel_line31/ms_reg_reg[8]_i_1_n_7
    SLICE_X62Y18         FDRE                                         r  nolabel_line31/ms_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.857     1.984    nolabel_line31/clk
    SLICE_X62Y18         FDRE                                         r  nolabel_line31/ms_reg_reg[8]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line31/ms_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.817ns  (logic 0.494ns (27.212%)  route 1.322ns (72.788%))
  Logic Levels:           4  (CARRY4=3 IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           1.322     1.552    nolabel_line31/sw_IBUF[1]
    SLICE_X62Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.713 r  nolabel_line31/ms_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.713    nolabel_line31/ms_reg_reg[0]_i_2_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.752 r  nolabel_line31/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.752    nolabel_line31/ms_reg_reg[4]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.817 r  nolabel_line31/ms_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    nolabel_line31/ms_reg_reg[8]_i_1_n_5
    SLICE_X62Y18         FDRE                                         r  nolabel_line31/ms_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.857     1.984    nolabel_line31/clk
    SLICE_X62Y18         FDRE                                         r  nolabel_line31/ms_reg_reg[10]/C





