<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 3520, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 2309, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   547, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   540, user inline pragmas are applied</column>
            <column name="">(4) simplification,   438, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,    21, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    21, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    23, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    24, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    22, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    20, loop and instruction simplification</column>
            <column name="">(2) parallelization,    19, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    19, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    19, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    27, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    34, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="fc2_top" col1="fc2_top.cpp:21" col2="3520" col3="438" col4="22" col5="19" col6="34">
                    <row id="5" col0="WidthAdjustedInputStream" col1="streamtools.h:837" col2="3" col3="" col4="" col5="" col6=""/>
                    <row id="8" col0="WidthAdjustedOutputStream" col1="streamtools.h:869" col2="3" col3="" col4="" col5="" col6=""/>
                    <row id="6" col0="operator hls::stream&lt;ap_uint&lt;8&gt;, 0&gt; &amp;" col1="streamtools.h:841" col2="3" col3="" col4="" col5="" col6=""/>
                    <row id="3" col0="operator hls::stream&lt;ap_uint&lt;5&gt;, 0&gt; &amp;" col1="streamtools.h:874" col2="3" col3="" col4="" col5="" col6=""/>
                    <row id="9" col0="DebugThresholdActivation" col1="mvau.hpp:65" col2="4" col3="" col4="" col5="" col6=""/>
                    <row id="7" col0="Matrix_Vector_Activate_Batch&lt;64, 5, 8, 8, 5, 1, Slice&lt;ap_uint&lt;1&gt;, 1&gt;, Slice&lt;ap_uint&lt;1&gt;, 1&gt;, Identity, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, 16, 6, 1, ap_uint&lt;8&gt;, ap_uint&lt;5&gt;, FixedPointWeightsSp&lt;8, ap_int&lt;32&gt;, 5, 8&gt;, DebugThresholdActivation&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt; &gt;, ap_resource_dsp&gt;" col1="mvau.hpp:111" col2="3026" col3="430" col4="20" col5="17" col6="21">
                        <row id="12" col0="weights" col1="weights.hpp:214" col2="13" col3="" col4="" col5="" col6="">
                            <row id="11" col0="TileIndex" col1="weights.hpp:190" col2="8" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="13" col0="operator[]" col1="weights.hpp:196" col2="292" col2_disp=" 292 (2 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="4" col0="operator()&lt;ap_uint&lt;5&gt; &gt;" col1="interpret.hpp:235" col2="4" col3="" col4="" col5="" col6="">
                            <row id="14" col0="Container" col1="interpret.hpp:202" col2="2" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="2" col0="operator()" col1="mvau.hpp:67" col2="742" col3="" col4="" col5="" col6=""/>
                        <row id="1" col0="operator[]" col1="interpret.hpp:218" col2="4" col3="" col4="" col5="" col6=""/>
                        <row id="10" col0="operator const ap_uint&lt;5&gt; &amp;" col1="interpret.hpp:222" col2="2" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="15" col0="~WidthAdjustedOutputStream" col1="streamtools.h:871" col2="1" col3="" col4="" col5="" col6=""/>
                    <row id="16" col0="~WidthAdjustedInputStream" col1="streamtools.h:838" col2="1" col3="" col4="" col5="" col6=""/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

