-- SMV description generated by Yosys 0.51+101 (git sha1 8982be21f, g++ 11.4.0-1ubuntu1~22.04 -Og -fPIC)
MODULE main
  IVAR
    _Vdac_mat : real; -- Vdac_mat
    _Vref_L : real; -- Vref_L
    _i_Sprg : unsigned word[1]; -- i_Sprg
    _i_Ssmpl : unsigned word[1]; -- i_Ssmpl
    _i_Vin : real; -- i_Vin
  DEFINE
    _$add$rnm#sv#16$2_Y := _i_Vin + _Vref_L;
    _$div$rnm#sv#16$3_Y := _$add$rnm#sv#16$2_Y / 2.000000;
    _$eq$rnm#sv#21$5_Y := !resize(_i_Sprg, 1);
    _$eq$rnm#sv#21$6_Y := !resize(_i_Ssmpl, 1);
    _$logic_and$rnm#sv#21$7_Y := resize(word1((_$eq$rnm#sv#21$5_Y != 0ub1_0) & (_$eq$rnm#sv#21$6_Y != 0ub1_0)), 1);
    _$logic_not$rnm#sv#21$8_Y := resize(word1((_$logic_and$rnm#sv#21$7_Y = 0ub1_0)), 1);
    _$procmux$35_CMP := resize(word1(resize((_i_Sprg :: _i_Ssmpl), 2) = resize(0ub2_11, 2)), 1);
    _$procmux$36_CMP := resize(word1(resize((_i_Sprg :: _i_Ssmpl), 2) = resize(0ub2_10, 2)), 1);
    _$procmux$37_CMP := resize(word1(resize((_i_Sprg :: _i_Ssmpl), 2) = resize(0ub1_1, 2)), 1);
    _$procmux$38_CMP := resize(word1(((_i_Sprg :: _i_Ssmpl) = 0ub2_0)), 1);
    _Vdac := bool(_$procmux$35_CMP) ? _$div$rnm#sv#16$3_Y : bool(_$procmux$36_CMP) ? _Vref_L : bool(_$procmux$37_CMP) ? _i_Vin : bool(_$procmux$38_CMP) ? _Vdac_mat : 0.000000;
    _$eq$rnm#sv#21$9_Y := resize(word1(_Vdac = _Vdac_mat), 1);
    _$logic_or$rnm#sv#21$10_Y := resize(word1((_$logic_not$rnm#sv#21$8_Y != 0ub1_0) | (_$eq$rnm#sv#21$9_Y != 0ub1_0)), 1);
    _$logic_and$rnm#sv#22$13_Y := resize(word1((_$eq$rnm#sv#21$5_Y != 0ub1_0) & (_i_Ssmpl != 0ub1_0)), 1);
    _$logic_not$rnm#sv#22$14_Y := resize(word1((_$logic_and$rnm#sv#22$13_Y = 0ub1_0)), 1);
    _$eq$rnm#sv#22$15_Y := resize(word1(_Vdac = _i_Vin), 1);
    _$logic_or$rnm#sv#22$16_Y := resize(word1((_$logic_not$rnm#sv#22$14_Y != 0ub1_0) | (_$eq$rnm#sv#22$15_Y != 0ub1_0)), 1);
    _$logic_and$rnm#sv#21$17_Y := resize(word1((_$logic_or$rnm#sv#21$10_Y != 0ub1_0) & (_$logic_or$rnm#sv#22$16_Y != 0ub1_0)), 1);
    _$logic_and$rnm#sv#23$20_Y := resize(word1((_i_Sprg != 0ub1_0) & (_$eq$rnm#sv#21$6_Y != 0ub1_0)), 1);
    _$logic_not$rnm#sv#23$21_Y := resize(word1((_$logic_and$rnm#sv#23$20_Y = 0ub1_0)), 1);
    _$eq$rnm#sv#23$22_Y := resize(word1(_Vdac = _Vref_L), 1);
    _$logic_or$rnm#sv#23$23_Y := resize(word1((_$logic_not$rnm#sv#23$21_Y != 0ub1_0) | (_$eq$rnm#sv#23$22_Y != 0ub1_0)), 1);
    _$logic_and$rnm#sv#21$24_Y := resize(word1((_$logic_and$rnm#sv#21$17_Y != 0ub1_0) & (_$logic_or$rnm#sv#23$23_Y != 0ub1_0)), 1);
    _$logic_and$rnm#sv#24$27_Y := resize(word1((_i_Sprg != 0ub1_0) & (_i_Ssmpl != 0ub1_0)), 1);
    _$logic_not$rnm#sv#24$28_Y := resize(word1((_$logic_and$rnm#sv#24$27_Y = 0ub1_0)), 1);
    _$eq$rnm#sv#24$31_Y := resize(word1(_Vdac = _$div$rnm#sv#16$3_Y), 1);
    _$logic_or$rnm#sv#24$32_Y := resize(word1((_$logic_not$rnm#sv#24$28_Y != 0ub1_0) | (_$eq$rnm#sv#24$31_Y != 0ub1_0)), 1);
    _$logic_and$rnm#sv#21$33_Y := resize(word1((_$logic_and$rnm#sv#21$24_Y != 0ub1_0) & (_$logic_or$rnm#sv#24$32_Y != 0ub1_0)), 1);
    _$auto$rtlil#cc#2837#Not$41 := !resize(_$logic_and$rnm#sv#21$33_Y, 1);
    _$auto$rtlil#cc#2884#And$43 := resize(_$auto$rtlil#cc#2837#Not$41, 1) & resize(0ub1_1, 1);
  INVARSPEC !bool(0ub1_1) | bool(_$logic_and$rnm#sv#21$33_Y);
-- end of yosys output
