# system info coproc_soft_cpu on 2025.10.21.20:19:14
system_info:
name,value
DEVICE,EP4CE6E22C8
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1761077951
#
#
# Files generated for coproc_soft_cpu on 2025.10.21.20:19:14
files:
filepath,kind,attributes,module,is_top
simulation/coproc_soft_cpu.vhd,VHDL,,coproc_soft_cpu,true
simulation/submodules/coproc_soft_cpu_CPU.vhd,VHDL,,coproc_soft_cpu_CPU,false
simulation/submodules/altera_avalon_jtag_uart.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
simulation/submodules/altera_avalon_jtag_uart_log_module.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
simulation/submodules/altera_avalon_jtag_uart_scfifo_r.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
simulation/submodules/altera_avalon_jtag_uart_scfifo_w.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
simulation/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
simulation/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
simulation/submodules/SPISlaveToAvalonMasterBridge.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
simulation/submodules/altera_avalon_packets_to_master_inst_for_spichain.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
simulation/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
simulation/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
simulation/submodules/channel_adapter_btop_for_spichain.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
simulation/submodules/channel_adapter_ptob_for_spichain.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
simulation/submodules/spislave_inst_for_spichain.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
simulation/submodules/spiphyslave.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
simulation/submodules/coproc_soft_cpu_SRAM.vhd,VHDL,,coproc_soft_cpu_SRAM,false
simulation/submodules/coproc_soft_cpu_mm_interconnect_0.v,VERILOG,,coproc_soft_cpu_mm_interconnect_0,false
simulation/submodules/coproc_soft_cpu_irq_mapper.sv,SYSTEM_VERILOG,,coproc_soft_cpu_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/aldec/niosv_opcode_def.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_mem_op_state.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_ram.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/ecc_enc.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/ecc_dec.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/altecc_enc.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/altecc_dec.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_reg_file.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_csr.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_csrind_if.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_csrind_host.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_interrupt_handler.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_instr_buffer.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_bus_req.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_shift.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_alu.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_lsu.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_c_decoder.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_c_core.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_c_csr.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_c_D_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_c_E_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_c_M0_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_m_decoder.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_m_core.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_m_instr_prefetch.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_m_D_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_m_E_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_m_M0_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_m_W_stage.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_avl_to_axi_shim.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/coproc_soft_cpu_CPU_hart.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_opcode_def.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_mem_op_state.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_ram.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/ecc_enc.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/ecc_dec.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/altecc_enc.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/altecc_dec.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_reg_file.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_csr.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_csrind_if.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_csrind_host.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_interrupt_handler.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_instr_buffer.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_bus_req.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_shift.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_alu.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_lsu.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_c_decoder.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_c_core.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_c_csr.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_c_D_stage.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_c_E_stage.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_c_M0_stage.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_m_decoder.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_m_core.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_m_instr_prefetch.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_m_D_stage.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_m_E_stage.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_m_M0_stage.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_m_W_stage.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/niosv_avl_to_axi_shim.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/cadence/coproc_soft_cpu_CPU_hart.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_opcode_def.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_mem_op_state.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_ram.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/ecc_enc.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/ecc_dec.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/altecc_enc.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/altecc_dec.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_reg_file.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_csr.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_csrind_if.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_csrind_host.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_interrupt_handler.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_instr_buffer.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_bus_req.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_shift.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_alu.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_lsu.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_c_decoder.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_c_core.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_c_csr.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_c_D_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_c_E_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_c_M0_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_m_decoder.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_m_core.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_m_instr_prefetch.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_m_D_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_m_E_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_m_M0_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_m_W_stage.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/niosv_avl_to_axi_shim.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/mentor/coproc_soft_cpu_CPU_hart.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_opcode_def.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_mem_op_state.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_ram.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/ecc_enc.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/ecc_dec.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/altecc_enc.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/altecc_dec.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_reg_file.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_csr.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_csrind_if.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_csrind_host.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_interrupt_handler.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_instr_buffer.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_bus_req.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_shift.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_alu.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_lsu.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_c_decoder.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_c_core.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_c_csr.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_c_D_stage.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_c_E_stage.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_c_M0_stage.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_m_decoder.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_m_core.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_m_instr_prefetch.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_m_D_stage.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_m_E_stage.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_m_M0_stage.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_m_W_stage.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/niosv_avl_to_axi_shim.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/synopsys/coproc_soft_cpu_CPU_hart.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_hart,false
simulation/submodules/aldec/niosv_timer_msip.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_timer_module,false
simulation/submodules/cadence/niosv_timer_msip.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_timer_module,false
simulation/submodules/mentor/niosv_timer_msip.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_timer_module,false
simulation/submodules/synopsys/niosv_timer_msip.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_timer_module,false
simulation/submodules/csr_mlab.mif,MIF,,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/debug_rom.mif,MIF,,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/aldec/niosv_dm_def.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/aldec/niosv_ram.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/aldec/niosv_dm_jtag2mm.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/aldec/niosv_dm_top.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/aldec/niosv_debug_module.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/cadence/niosv_dm_def.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/cadence/niosv_ram.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/cadence/niosv_dm_jtag2mm.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/cadence/niosv_dm_top.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/cadence/niosv_debug_module.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/mentor/niosv_dm_def.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/mentor/niosv_ram.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/mentor/niosv_dm_jtag2mm.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/mentor/niosv_dm_top.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/mentor/niosv_debug_module.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/synopsys/niosv_dm_def.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/synopsys/niosv_ram.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/synopsys/niosv_dm_jtag2mm.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/synopsys/niosv_dm_top.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/synopsys/niosv_debug_module.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/altera_std_synchronizer_bundle.v,SYSTEM_VERILOG,,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/altera_std_synchronizer.v,SYSTEM_VERILOG,,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/altera_reset_synchronizer.v,SYSTEM_VERILOG,,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/altera_reset_controller.v,SYSTEM_VERILOG,,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/altera_reset_controller.sdc,SDC,,coproc_soft_cpu_CPU_dbg_mod,false
simulation/submodules/coproc_soft_cpu_CPU_irq_mapper.sv,SYSTEM_VERILOG,,coproc_soft_cpu_CPU_irq_mapper,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/coproc_soft_cpu_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,coproc_soft_cpu_mm_interconnect_0_router,false
simulation/submodules/coproc_soft_cpu_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,coproc_soft_cpu_mm_interconnect_0_router_001,false
simulation/submodules/coproc_soft_cpu_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,coproc_soft_cpu_mm_interconnect_0_router_002,false
simulation/submodules/coproc_soft_cpu_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,coproc_soft_cpu_mm_interconnect_0_router_003,false
simulation/submodules/coproc_soft_cpu_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,coproc_soft_cpu_mm_interconnect_0_router_004,false
simulation/submodules/coproc_soft_cpu_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,coproc_soft_cpu_mm_interconnect_0_router_005,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/coproc_soft_cpu_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,coproc_soft_cpu_mm_interconnect_0_cmd_demux,false
simulation/submodules/coproc_soft_cpu_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,coproc_soft_cpu_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/coproc_soft_cpu_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,coproc_soft_cpu_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/coproc_soft_cpu_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,coproc_soft_cpu_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,coproc_soft_cpu_mm_interconnect_0_cmd_mux,false
simulation/submodules/coproc_soft_cpu_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,coproc_soft_cpu_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,coproc_soft_cpu_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/coproc_soft_cpu_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,coproc_soft_cpu_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,coproc_soft_cpu_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/coproc_soft_cpu_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,coproc_soft_cpu_mm_interconnect_0_rsp_demux,false
simulation/submodules/coproc_soft_cpu_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,coproc_soft_cpu_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/coproc_soft_cpu_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,coproc_soft_cpu_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,coproc_soft_cpu_mm_interconnect_0_rsp_mux,false
simulation/submodules/coproc_soft_cpu_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,coproc_soft_cpu_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,coproc_soft_cpu_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/coproc_soft_cpu_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,coproc_soft_cpu_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,coproc_soft_cpu_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/coproc_soft_cpu_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,coproc_soft_cpu_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/niosv_reset_controller.vhd,VHDL,,niosv_reset_controller,false
simulation/submodules/coproc_soft_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,coproc_soft_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
coproc_soft_cpu.CPU,coproc_soft_cpu_CPU
coproc_soft_cpu.CPU.hart,coproc_soft_cpu_CPU_hart
coproc_soft_cpu.CPU.hart.niosv_reset_controller,niosv_reset_controller
coproc_soft_cpu.CPU.hart.niosv_reset_controller.niosv_reset_controller,altera_reset_controller
coproc_soft_cpu.CPU.timer_module,coproc_soft_cpu_CPU_timer_module
coproc_soft_cpu.CPU.dbg_mod,coproc_soft_cpu_CPU_dbg_mod
coproc_soft_cpu.CPU.irq_mapper,coproc_soft_cpu_CPU_irq_mapper
coproc_soft_cpu.CPU.irq_mapper_001,coproc_soft_cpu_CPU_irq_mapper
coproc_soft_cpu.CPU.irq_mapper_002,coproc_soft_cpu_CPU_irq_mapper
coproc_soft_cpu.CPU.rst_controller,altera_reset_controller
coproc_soft_cpu.CPU.rst_controller_001,altera_reset_controller
coproc_soft_cpu.DEBUG_JTAG,altera_avalon_jtag_uart
coproc_soft_cpu.SPI,SPISlaveToAvalonMasterBridge
coproc_soft_cpu.SRAM,coproc_soft_cpu_SRAM
coproc_soft_cpu.mm_interconnect_0,coproc_soft_cpu_mm_interconnect_0
coproc_soft_cpu.mm_interconnect_0.SPI_avalon_master_translator,altera_merlin_master_translator
coproc_soft_cpu.mm_interconnect_0.CPU_data_manager_translator,altera_merlin_master_translator
coproc_soft_cpu.mm_interconnect_0.CPU_instruction_manager_translator,altera_merlin_master_translator
coproc_soft_cpu.mm_interconnect_0.SRAM_s1_translator,altera_merlin_slave_translator
coproc_soft_cpu.mm_interconnect_0.CPU_dm_agent_translator,altera_merlin_slave_translator
coproc_soft_cpu.mm_interconnect_0.DEBUG_JTAG_avalon_jtag_slave_translator,altera_merlin_slave_translator
coproc_soft_cpu.mm_interconnect_0.CPU_timer_sw_agent_translator,altera_merlin_slave_translator
coproc_soft_cpu.mm_interconnect_0.SPI_avalon_master_agent,altera_merlin_master_agent
coproc_soft_cpu.mm_interconnect_0.CPU_data_manager_agent,altera_merlin_master_agent
coproc_soft_cpu.mm_interconnect_0.CPU_instruction_manager_agent,altera_merlin_master_agent
coproc_soft_cpu.mm_interconnect_0.SRAM_s1_agent,altera_merlin_slave_agent
coproc_soft_cpu.mm_interconnect_0.CPU_dm_agent_agent,altera_merlin_slave_agent
coproc_soft_cpu.mm_interconnect_0.DEBUG_JTAG_avalon_jtag_slave_agent,altera_merlin_slave_agent
coproc_soft_cpu.mm_interconnect_0.CPU_timer_sw_agent_agent,altera_merlin_slave_agent
coproc_soft_cpu.mm_interconnect_0.SRAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
coproc_soft_cpu.mm_interconnect_0.CPU_dm_agent_agent_rsp_fifo,altera_avalon_sc_fifo
coproc_soft_cpu.mm_interconnect_0.CPU_dm_agent_agent_rdata_fifo,altera_avalon_sc_fifo
coproc_soft_cpu.mm_interconnect_0.DEBUG_JTAG_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
coproc_soft_cpu.mm_interconnect_0.CPU_timer_sw_agent_agent_rsp_fifo,altera_avalon_sc_fifo
coproc_soft_cpu.mm_interconnect_0.CPU_timer_sw_agent_agent_rdata_fifo,altera_avalon_sc_fifo
coproc_soft_cpu.mm_interconnect_0.router,coproc_soft_cpu_mm_interconnect_0_router
coproc_soft_cpu.mm_interconnect_0.router_001,coproc_soft_cpu_mm_interconnect_0_router_001
coproc_soft_cpu.mm_interconnect_0.router_002,coproc_soft_cpu_mm_interconnect_0_router_002
coproc_soft_cpu.mm_interconnect_0.router_003,coproc_soft_cpu_mm_interconnect_0_router_003
coproc_soft_cpu.mm_interconnect_0.router_004,coproc_soft_cpu_mm_interconnect_0_router_004
coproc_soft_cpu.mm_interconnect_0.router_005,coproc_soft_cpu_mm_interconnect_0_router_005
coproc_soft_cpu.mm_interconnect_0.router_006,coproc_soft_cpu_mm_interconnect_0_router_005
coproc_soft_cpu.mm_interconnect_0.CPU_data_manager_limiter,altera_merlin_traffic_limiter
coproc_soft_cpu.mm_interconnect_0.CPU_instruction_manager_limiter,altera_merlin_traffic_limiter
coproc_soft_cpu.mm_interconnect_0.cmd_demux,coproc_soft_cpu_mm_interconnect_0_cmd_demux
coproc_soft_cpu.mm_interconnect_0.rsp_demux_002,coproc_soft_cpu_mm_interconnect_0_cmd_demux
coproc_soft_cpu.mm_interconnect_0.rsp_demux_003,coproc_soft_cpu_mm_interconnect_0_cmd_demux
coproc_soft_cpu.mm_interconnect_0.cmd_demux_001,coproc_soft_cpu_mm_interconnect_0_cmd_demux_001
coproc_soft_cpu.mm_interconnect_0.cmd_demux_002,coproc_soft_cpu_mm_interconnect_0_cmd_demux_002
coproc_soft_cpu.mm_interconnect_0.cmd_mux,coproc_soft_cpu_mm_interconnect_0_cmd_mux
coproc_soft_cpu.mm_interconnect_0.cmd_mux_001,coproc_soft_cpu_mm_interconnect_0_cmd_mux_001
coproc_soft_cpu.mm_interconnect_0.cmd_mux_002,coproc_soft_cpu_mm_interconnect_0_cmd_mux_002
coproc_soft_cpu.mm_interconnect_0.cmd_mux_003,coproc_soft_cpu_mm_interconnect_0_cmd_mux_002
coproc_soft_cpu.mm_interconnect_0.rsp_demux,coproc_soft_cpu_mm_interconnect_0_rsp_demux
coproc_soft_cpu.mm_interconnect_0.rsp_demux_001,coproc_soft_cpu_mm_interconnect_0_rsp_demux_001
coproc_soft_cpu.mm_interconnect_0.rsp_mux,coproc_soft_cpu_mm_interconnect_0_rsp_mux
coproc_soft_cpu.mm_interconnect_0.rsp_mux_001,coproc_soft_cpu_mm_interconnect_0_rsp_mux_001
coproc_soft_cpu.mm_interconnect_0.rsp_mux_002,coproc_soft_cpu_mm_interconnect_0_rsp_mux_002
coproc_soft_cpu.mm_interconnect_0.avalon_st_adapter,coproc_soft_cpu_mm_interconnect_0_avalon_st_adapter
coproc_soft_cpu.mm_interconnect_0.avalon_st_adapter.error_adapter_0,coproc_soft_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
coproc_soft_cpu.mm_interconnect_0.avalon_st_adapter_001,coproc_soft_cpu_mm_interconnect_0_avalon_st_adapter
coproc_soft_cpu.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,coproc_soft_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
coproc_soft_cpu.mm_interconnect_0.avalon_st_adapter_002,coproc_soft_cpu_mm_interconnect_0_avalon_st_adapter
coproc_soft_cpu.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,coproc_soft_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
coproc_soft_cpu.mm_interconnect_0.avalon_st_adapter_003,coproc_soft_cpu_mm_interconnect_0_avalon_st_adapter
coproc_soft_cpu.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,coproc_soft_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
coproc_soft_cpu.irq_mapper,coproc_soft_cpu_irq_mapper
coproc_soft_cpu.rst_controller,altera_reset_controller
