delay(509); // Delay 509531 cycles
writeRegister(0x1A, 0xB3); // RST Phase 1 - 509451 to 509531
writeRegister(0x1A, 0x5E); // RST Phase 2 - 509536 to 509615
writeRegister(0x00, 0xFF); // CS0 - 509625 to 509705
writeRegister(0x01, 0xFF); // CS1 - 509710 to 509789
writeRegister(0x1B, 0x74); // Unknown - 509796 to 509875
writeRegister(0x1B, 0x9B); // Unknown - 509881 to 509960
writeRegister(0x2A, 0x7B); // Unknown - 509966 to 510045
writeRegister(0x2B, 0x14); // Unknown - 510052 to 510128
writeRegister(0x22, 0x60); // Unknown - 510136 to 510211
writeRegister(0x35, 0x41); // Unknown - 510219 to 510296
writeRegister(0x34, 0x02); // Unknown - 510303 to 510378
writeRegister(0x36, 0x03); // Unknown - 510386 to 510463
writeRegister(0x24, 0x10); // Unknown - 510470 to 510546
writeRegister(0x32, 0x33); // Unknown - 510552 to 510630
writeRegister(0x33, 0x44); // Unknown - 510637 to 510713
writeRegister(0x31, 0x87); // Unknown - 510721 to 510799
writeRegister(0x32, 0x11); // Unknown - 510805 to 510882
writeRegister(0x33, 0x22); // Unknown - 510889 to 510965
writeRegister(0x31, 0x88); // Unknown - 510973 to 511050
writeRegister(0x32, 0xFF); // Unknown - 511056 to 511136
writeRegister(0x33, 0x00); // Unknown - 511143 to 511218
writeRegister(0x31, 0x89); // Unknown - 511226 to 511303
writeRegister(0x32, 0xEE); // Unknown - 511310 to 511389
writeRegister(0x33, 0xEE); // Unknown - 511395 to 511475
writeRegister(0x31, 0x8A); // Unknown - 511481 to 511559
writeRegister(0x22, 0x00); // Unknown - 511565 to 511641
writeRegister(0x04, 0x02); // RX Enable - 511647 to 511723
writeRegister(0x00, 0xFF); // CS0 - 511729 to 511808
writeRegister(0x01, 0xFF); // CS1 - 511814 to 511893
writeRegister(0x02, 0x00); // Int1Msk - 511900 to 511975
writeRegister(0x03, 0x01); // Int2Msk - 511981 to 512057
writeRegister(0x06, 0x37); // PWR-CFG - 512069 to 512147
writeRegister(0x06, 0x17); // PWR-CFG - 512636 to 512715
writeRegister(0x04, 0x00); // RDO-OFF - 512720 to 512794
writeRegister(0x0B, 0x1D); // RC Ack Config - 512802 to 512880
result = readRegister(0x3D); // Unknown - Expect 0x08 - 512890 to 513038
writeRegister(0x3D, 0x32); // Unknown - 513065 to 513143
writeRegister(0x07, 0x1A); // Channel Selection - 513153 to 513231
writeRegister(0x16, 0x10); // FIFO CTRL - 513237 to 513314
writeRegister(0x00, 0xFF); // CS0 - 513320 to 513399
writeRegister(0x01, 0xFF); // CS1 - 513405 to 513484
writeRegister(0x0E, 0x5A); // ADDR - 513491 to 513569
writeRegister(0x0F, 0x00); // ADDR - 513575 to 513652
writeRegister(0x10, 0x5A); // ADDR - 513658 to 513734
writeRegister(0x11, 0x5A); // PEER - 513742 to 513818
writeRegister(0x12, 0x00); // PEER - 513826 to 513900
writeRegister(0x13, 0x5A); // PEER - 513908 to 513986
writeRegister(0x04, 0x02); // RX Enable - 513992 to 514068
writeRegister(0x02, 0x80); // Int1Msk - 514074 to 514150
writeRegister(0x03, 0x00); // Int2Msk - 514156 to 514232
writeRegister(0x00, 0xFF); // CS0 - 514239 to 514317
writeRegister(0x01, 0xFF); // CS1 - 514323 to 514402
delay(24); // Delay 24065 cycles
writeRegister(0x09, 0x10); // Unknown - 538391 to 538467
delay(24); // Delay 24137 cycles
result = readRegister(0x09); // Unknown - Expect 0x10 - 562457 to 562604
writeRegister(0x09, 0x00); // Unknown - 562616 to 562692
writeRegister(0x04, 0x00); // RDO-OFF - 562698 to 562772
writeRegister(0x00, 0xFF); // CS0 - 562780 to 562858
writeRegister(0x07, 0x0F); // Channel Selection - 562865 to 562943
writeRegister(0x16, 0x10); // FIFO CTRL - 562949 to 563026
writeRegister(0x00, 0xFF); // CS0 - 563032 to 563111
writeRegister(0x01, 0xFF); // CS1 - 563117 to 563196
writeRegister(0x0E, 0x5A); // ADDR - 563203 to 563281
writeRegister(0x0F, 0x00); // ADDR - 563287 to 563364
writeRegister(0x10, 0x5A); // ADDR - 563370 to 563446
writeRegister(0x11, 0x5A); // PEER - 563454 to 563530
writeRegister(0x12, 0x00); // PEER - 563538 to 563612
writeRegister(0x13, 0x5A); // PEER - 563620 to 563698
writeRegister(0x04, 0x02); // RX Enable - 563704 to 563780
writeRegister(0x02, 0x80); // Int1Msk - 563786 to 563862
writeRegister(0x03, 0x00); // Int2Msk - 563868 to 563944
writeRegister(0x00, 0xFF); // CS0 - 563950 to 564029
writeRegister(0x01, 0xFF); // CS1 - 564035 to 564114
delay(24); // Delay 24044 cycles
writeRegister(0x09, 0x10); // Unknown - 588082 to 588158
delay(24); // Delay 24139 cycles
result = readRegister(0x09); // Unknown - Expect 0x11 - 612148 to 612297
writeRegister(0x09, 0x00); // Unknown - 612309 to 612383
writeRegister(0x04, 0x00); // RDO-OFF - 612391 to 612466
writeRegister(0x00, 0xFF); // CS0 - 612472 to 612551
writeRegister(0x07, 0x05); // Channel Selection - 612557 to 612634
writeRegister(0x16, 0x10); // FIFO CTRL - 612641 to 612716
writeRegister(0x00, 0xFF); // CS0 - 612724 to 612802
writeRegister(0x01, 0xFF); // CS1 - 612809 to 612888
writeRegister(0x0E, 0x5A); // ADDR - 612894 to 612971
writeRegister(0x0F, 0x00); // ADDR - 612979 to 613054
writeRegister(0x10, 0x5A); // ADDR - 613062 to 613139
writeRegister(0x11, 0x5A); // PEER - 613145 to 613223
writeRegister(0x12, 0x00); // PEER - 613229 to 613305
writeRegister(0x13, 0x5A); // PEER - 613311 to 613388
writeRegister(0x04, 0x02); // RX Enable - 613396 to 613470
writeRegister(0x02, 0x80); // Int1Msk - 613478 to 613552
writeRegister(0x03, 0x00); // Int2Msk - 613560 to 613634
writeRegister(0x00, 0xFF); // CS0 - 613642 to 613720
writeRegister(0x01, 0xFF); // CS1 - 613727 to 613806
delay(24); // Delay 24044 cycles
writeRegister(0x09, 0x10); // Unknown - 637773 to 637850
delay(24); // Delay 24137 cycles
result = readRegister(0x09); // Unknown - Expect 0x10 - 661840 to 661987
writeRegister(0x09, 0x00); // Unknown - 661999 to 662075
writeRegister(0x04, 0x00); // RDO-OFF - 662081 to 662157
writeRegister(0x00, 0xFF); // CS0 - 662163 to 662243
writeRegister(0x06, 0x13); // PWR-CFG - 662276 to 662353
delay(41); // Delay 41077 cycles
writeRegister(0x0B, 0x1D); // RC Ack Config - 703293 to 703430
writeRegister(0x07, 0x05); // Channel Selection - 703445 to 703584
writeRegister(0x16, 0x10); // FIFO CTRL - 703601 to 703739
writeRegister(0x00, 0xFF); // CS0 - 703749 to 703890
writeRegister(0x01, 0xFF); // CS1 - 703903 to 704047
writeRegister(0x0E, 0x5A); // ADDR - 704053 to 704192
writeRegister(0x0F, 0x00); // ADDR - 704202 to 704340
writeRegister(0x10, 0x5A); // ADDR - 704350 to 704488
writeRegister(0x11, 0x5A); // PEER - 704499 to 704637
writeRegister(0x12, 0x00); // PEER - 704648 to 704781
writeRegister(0x13, 0x5A); // PEER - 704795 to 704934
writeRegister(0x04, 0x02); // RX Enable - 704944 to 705077
writeRegister(0x02, 0x80); // Int1Msk - 705091 to 705224
writeRegister(0x03, 0x00); // Int2Msk - 705238 to 705371
writeRegister(0x00, 0xFF); // CS0 - 705382 to 705521
writeRegister(0x01, 0xFF); // CS1 - 705535 to 705673
delay(44); // Delay 44440 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 749976 to 750113
writeRegister(0x00, 0xFF); // CS0 - 750119 to 750258
writeRegister(0x0B, 0x0D); // RC Ack Config - 750269 to 750407
writeRegister(0x08, 0x31); // Unknown - 750421 to 750555
writeRegister(0x0C, 0x02); // Unknown - 750566 to 750703
writeRegister(0x07, 0x05); // Channel Selection - 750719 to 750853
writeRegister(0x00, 0xFF); // CS0 - 750875 to 751012
writeRegister(0x01, 0xFF); // CS1 - 751024 to 751166
writeRegister(0x0E, 0x5A); // ADDR - 751175 to 751314
writeRegister(0x0F, 0x00); // ADDR - 751328 to 751462
writeRegister(0x10, 0x5A); // ADDR - 751476 to 751610
writeRegister(0x11, 0x5A); // PEER - 751624 to 751759
writeRegister(0x12, 0x00); // PEER - 751773 to 751906
writeRegister(0x13, 0x5A); // PEER - 751917 to 752056
writeRegister(0x14, 0x1F); // TX Length - 752069 to 752205
writeRegister(0x02, 0x40); // Int1Msk - 752219 to 752352
writeRegister(0x03, 0x00); // Int2Msk - 752362 to 752496
writeRegister(0x00, 0xFF); // CS0 - 752509 to 752649
writeRegister(0x01, 0xFF); // CS1 - 752659 to 752799
writeRegister(0x00, 0xFF); // CS0 - 757961 to 758097
writeRegister(0x01, 0xFF); // CS1 - 758111 to 758252
writeRegister(0x16, 0xC0); // FIFO CTRL - 758261 to 758399
writeRegister(0x40, 0x13); // TX Buffer - 758410 to 758547
writeRegister(0x41, 0x0E); // TX Buffer - 758558 to 758696
writeRegister(0x44, 0x23); // TX Buffer - 758706 to 758844
writeRegister(0x45, 0x11); // TX Buffer - 758855 to 758994
writeRegister(0x46, 0x13); // TX Buffer - 759003 to 759143
writeRegister(0x04, 0x07); // TX - 759152 to 759291
writeRegister(0x00, 0xFF); // CS0 - 765933 to 766074
writeRegister(0x01, 0xFF); // CS1 - 766086 to 766223
writeRegister(0x16, 0xC0); // FIFO CTRL - 766237 to 766373
writeRegister(0x40, 0x13); // TX Buffer - 766385 to 766519
writeRegister(0x41, 0x0E); // TX Buffer - 766533 to 766668
writeRegister(0x44, 0x23); // TX Buffer - 766682 to 766816
writeRegister(0x45, 0x11); // TX Buffer - 766830 to 766966
writeRegister(0x46, 0x13); // TX Buffer - 766979 to 767115
writeRegister(0x04, 0x07); // TX - 767128 to 767263
writeRegister(0x00, 0xFF); // CS0 - 773909 to 774052
writeRegister(0x01, 0xFF); // CS1 - 774058 to 774200
writeRegister(0x16, 0xC0); // FIFO CTRL - 774212 to 774347
writeRegister(0x40, 0x13); // TX Buffer - 774361 to 774496
writeRegister(0x41, 0x0E); // TX Buffer - 774509 to 774643
writeRegister(0x44, 0x23); // TX Buffer - 774657 to 774793
writeRegister(0x45, 0x11); // TX Buffer - 774806 to 774940
writeRegister(0x46, 0x13); // TX Buffer - 774954 to 775089
writeRegister(0x04, 0x07); // TX - 775103 to 775237
writeRegister(0x00, 0xFF); // CS0 - 781965 to 782106
writeRegister(0x01, 0xFF); // CS1 - 782119 to 782255
writeRegister(0x16, 0xC0); // FIFO CTRL - 782269 to 782404
writeRegister(0x40, 0x13); // TX Buffer - 782417 to 782553
writeRegister(0x41, 0x0E); // TX Buffer - 782565 to 782700
writeRegister(0x44, 0x23); // TX Buffer - 782714 to 782850
writeRegister(0x45, 0x11); // TX Buffer - 782862 to 782997
writeRegister(0x46, 0x13); // TX Buffer - 783011 to 783147
writeRegister(0x04, 0x07); // TX - 783160 to 783295
writeRegister(0x00, 0xFF); // CS0 - 789941 to 790084
writeRegister(0x01, 0xFF); // CS1 - 790091 to 790232
writeRegister(0x16, 0xC0); // FIFO CTRL - 790244 to 790379
writeRegister(0x40, 0x13); // TX Buffer - 790393 to 790527
writeRegister(0x41, 0x0E); // TX Buffer - 790537 to 790676
writeRegister(0x44, 0x23); // TX Buffer - 790686 to 790824
writeRegister(0x45, 0x11); // TX Buffer - 790834 to 790974
writeRegister(0x46, 0x13); // TX Buffer - 790983 to 791121
writeRegister(0x04, 0x07); // TX - 791135 to 791269
writeRegister(0x00, 0xFF); // CS0 - 797913 to 798052
writeRegister(0x01, 0xFF); // CS1 - 798066 to 798210
writeRegister(0x16, 0xC0); // FIFO CTRL - 798217 to 798355
writeRegister(0x40, 0x13); // TX Buffer - 798365 to 798499
writeRegister(0x41, 0x0E); // TX Buffer - 798513 to 798648
writeRegister(0x44, 0x23); // TX Buffer - 798661 to 798796
writeRegister(0x45, 0x11); // TX Buffer - 798810 to 798946
writeRegister(0x46, 0x13); // TX Buffer - 798958 to 799101
writeRegister(0x04, 0x07); // TX - 799107 to 799241
writeRegister(0x00, 0xFF); // CS0 - 805973 to 806109
writeRegister(0x01, 0xFF); // CS1 - 806123 to 806264
writeRegister(0x16, 0xC0); // FIFO CTRL - 806277 to 806411
writeRegister(0x40, 0x13); // TX Buffer - 806425 to 806559
writeRegister(0x41, 0x0E); // TX Buffer - 806570 to 806708
writeRegister(0x44, 0x23); // TX Buffer - 806718 to 806856
writeRegister(0x45, 0x11); // TX Buffer - 806867 to 807006
writeRegister(0x46, 0x13); // TX Buffer - 807015 to 807155
writeRegister(0x04, 0x07); // TX - 807167 to 807303
writeRegister(0x00, 0xFF); // CS0 - 813945 to 814086
writeRegister(0x01, 0xFF); // CS1 - 814098 to 814242
writeRegister(0x16, 0xC0); // FIFO CTRL - 814249 to 814391
writeRegister(0x40, 0x13); // TX Buffer - 814397 to 814531
writeRegister(0x41, 0x0E); // TX Buffer - 814545 to 814680
writeRegister(0x44, 0x23); // TX Buffer - 814694 to 814828
writeRegister(0x45, 0x11); // TX Buffer - 814842 to 814978
writeRegister(0x46, 0x13); // TX Buffer - 814990 to 815133
writeRegister(0x04, 0x07); // TX - 815139 to 815275
writeRegister(0x00, 0xFF); // CS0 - 821920 to 822060
writeRegister(0x01, 0xFF); // CS1 - 822070 to 822210
writeRegister(0x16, 0xC0); // FIFO CTRL - 822224 to 822359
writeRegister(0x40, 0x13); // TX Buffer - 822373 to 822508
writeRegister(0x41, 0x0E); // TX Buffer - 822521 to 822655
writeRegister(0x44, 0x23); // TX Buffer - 822669 to 822805
writeRegister(0x45, 0x11); // TX Buffer - 822817 to 822952
writeRegister(0x46, 0x13); // TX Buffer - 822966 to 823101
writeRegister(0x04, 0x07); // TX - 823115 to 823249
writeRegister(0x00, 0xFF); // CS0 - 829977 to 830118
writeRegister(0x01, 0xFF); // CS1 - 830131 to 830267
writeRegister(0x16, 0xC0); // FIFO CTRL - 830281 to 830416
writeRegister(0x40, 0x13); // TX Buffer - 830429 to 830565
writeRegister(0x41, 0x0E); // TX Buffer - 830577 to 830712
writeRegister(0x44, 0x23); // TX Buffer - 830726 to 830862
writeRegister(0x45, 0x11); // TX Buffer - 830874 to 831010
writeRegister(0x46, 0x13); // TX Buffer - 831023 to 831159
writeRegister(0x04, 0x07); // TX - 831172 to 831307
writeRegister(0x00, 0xFF); // CS0 - 837953 to 838096
writeRegister(0x01, 0xFF); // CS1 - 838103 to 838244
writeRegister(0x16, 0xC0); // FIFO CTRL - 838256 to 838391
writeRegister(0x40, 0x13); // TX Buffer - 838405 to 838539
writeRegister(0x41, 0x0E); // TX Buffer - 838553 to 838689
writeRegister(0x44, 0x23); // TX Buffer - 838701 to 838837
writeRegister(0x45, 0x11); // TX Buffer - 838850 to 838984
writeRegister(0x46, 0x13); // TX Buffer - 838998 to 839133
writeRegister(0x04, 0x07); // TX - 839147 to 839281
writeRegister(0x00, 0xFF); // CS0 - 845928 to 846064
writeRegister(0x01, 0xFF); // CS1 - 846078 to 846218
writeRegister(0x16, 0xC0); // FIFO CTRL - 846228 to 846367
writeRegister(0x40, 0x13); // TX Buffer - 846377 to 846519
writeRegister(0x41, 0x0E); // TX Buffer - 846525 to 846663
writeRegister(0x44, 0x23); // TX Buffer - 846673 to 846815
writeRegister(0x45, 0x11); // TX Buffer - 846822 to 846964
writeRegister(0x46, 0x13); // TX Buffer - 846970 to 847110
writeRegister(0x04, 0x07); // TX - 847119 to 847261
writeRegister(0x00, 0xFF); // CS0 - 853985 to 854127
writeRegister(0x01, 0xFF); // CS1 - 854135 to 854276
writeRegister(0x16, 0xC0); // FIFO CTRL - 854289 to 854423
writeRegister(0x40, 0x13); // TX Buffer - 854437 to 854571
writeRegister(0x41, 0x0E); // TX Buffer - 854585 to 854720
writeRegister(0x44, 0x23); // TX Buffer - 854733 to 854868
writeRegister(0x45, 0x11); // TX Buffer - 854882 to 855018
writeRegister(0x46, 0x13); // TX Buffer - 855030 to 855167
writeRegister(0x04, 0x07); // TX - 855179 to 855315
writeRegister(0x00, 0xFF); // CS0 - 861957 to 862098
writeRegister(0x01, 0xFF); // CS1 - 862110 to 862254
writeRegister(0x16, 0xC0); // FIFO CTRL - 862261 to 862399
writeRegister(0x40, 0x13); // TX Buffer - 862409 to 862551
writeRegister(0x41, 0x0E); // TX Buffer - 862557 to 862698
writeRegister(0x44, 0x23); // TX Buffer - 862706 to 862848
writeRegister(0x45, 0x11); // TX Buffer - 862854 to 862996
writeRegister(0x46, 0x13); // TX Buffer - 863002 to 863145
writeRegister(0x04, 0x07); // TX - 863151 to 863293
writeRegister(0x00, 0xFF); // CS0 - 869932 to 870073
writeRegister(0x01, 0xFF); // CS1 - 870082 to 870222
writeRegister(0x16, 0xC0); // FIFO CTRL - 870236 to 870371
writeRegister(0x40, 0x13); // TX Buffer - 870385 to 870520
writeRegister(0x41, 0x0E); // TX Buffer - 870533 to 870667
writeRegister(0x44, 0x23); // TX Buffer - 870681 to 870817
writeRegister(0x45, 0x11); // TX Buffer - 870829 to 870964
writeRegister(0x46, 0x13); // TX Buffer - 870978 to 871113
writeRegister(0x04, 0x07); // TX - 871127 to 871262
writeRegister(0x00, 0xFF); // CS0 - 877989 to 878130
writeRegister(0x01, 0xFF); // CS1 - 878142 to 878287
writeRegister(0x16, 0xC0); // FIFO CTRL - 878293 to 878431
writeRegister(0x40, 0x13); // TX Buffer - 878441 to 878577
writeRegister(0x41, 0x0E); // TX Buffer - 878589 to 878724
writeRegister(0x44, 0x23); // TX Buffer - 878738 to 878872
writeRegister(0x45, 0x11); // TX Buffer - 878886 to 879022
writeRegister(0x46, 0x13); // TX Buffer - 879035 to 879177
writeRegister(0x04, 0x07); // TX - 879184 to 879319
writeRegister(0x00, 0xFF); // CS0 - 885965 to 886104
writeRegister(0x01, 0xFF); // CS1 - 886115 to 886256
writeRegister(0x16, 0xC0); // FIFO CTRL - 886268 to 886403
writeRegister(0x40, 0x13); // TX Buffer - 886417 to 886552
writeRegister(0x41, 0x0E); // TX Buffer - 886565 to 886699
writeRegister(0x44, 0x23); // TX Buffer - 886713 to 886849
writeRegister(0x45, 0x11); // TX Buffer - 886862 to 886996
writeRegister(0x46, 0x13); // TX Buffer - 887010 to 887145
writeRegister(0x04, 0x07); // TX - 887159 to 887293
writeRegister(0x00, 0xFF); // CS0 - 893940 to 894076
writeRegister(0x01, 0xFF); // CS1 - 894090 to 894230
writeRegister(0x16, 0xC0); // FIFO CTRL - 894240 to 894380
writeRegister(0x40, 0x13); // TX Buffer - 894389 to 894526
writeRegister(0x41, 0x0E); // TX Buffer - 894537 to 894675
writeRegister(0x44, 0x23); // TX Buffer - 894685 to 894823
writeRegister(0x45, 0x11); // TX Buffer - 894834 to 894973
writeRegister(0x46, 0x13); // TX Buffer - 894982 to 895122
writeRegister(0x04, 0x07); // TX - 895131 to 895270
writeRegister(0x00, 0xFF); // CS0 - 901912 to 902053
writeRegister(0x01, 0xFF); // CS1 - 902065 to 902202
writeRegister(0x16, 0xC0); // FIFO CTRL - 902216 to 902352
writeRegister(0x40, 0x13); // TX Buffer - 902364 to 902500
writeRegister(0x41, 0x0E); // TX Buffer - 902512 to 902647
writeRegister(0x44, 0x23); // TX Buffer - 902661 to 902795
writeRegister(0x45, 0x11); // TX Buffer - 902809 to 902945
writeRegister(0x46, 0x13); // TX Buffer - 902958 to 903094
writeRegister(0x04, 0x07); // TX - 903107 to 903242
writeRegister(0x00, 0xFF); // CS0 - 909972 to 910108
writeRegister(0x01, 0xFF); // CS1 - 910122 to 910262
writeRegister(0x16, 0xC0); // FIFO CTRL - 910273 to 910411
writeRegister(0x40, 0x13); // TX Buffer - 910421 to 910563
writeRegister(0x41, 0x0E); // TX Buffer - 910569 to 910707
writeRegister(0x44, 0x23); // TX Buffer - 910717 to 910860
writeRegister(0x45, 0x11); // TX Buffer - 910866 to 911008
writeRegister(0x46, 0x13); // TX Buffer - 911014 to 911154
writeRegister(0x04, 0x07); // TX - 911163 to 911305
writeRegister(0x00, 0xFF); // CS0 - 917944 to 918085
writeRegister(0x01, 0xFF); // CS1 - 918098 to 918234
writeRegister(0x16, 0xC0); // FIFO CTRL - 918248 to 918383
writeRegister(0x40, 0x13); // TX Buffer - 918396 to 918532
writeRegister(0x41, 0x0E); // TX Buffer - 918544 to 918679
writeRegister(0x44, 0x23); // TX Buffer - 918693 to 918829
writeRegister(0x45, 0x11); // TX Buffer - 918841 to 918976
writeRegister(0x46, 0x13); // TX Buffer - 918990 to 919126
writeRegister(0x04, 0x07); // TX - 919139 to 919274
writeRegister(0x00, 0xFF); // CS0 - 925920 to 926063
writeRegister(0x01, 0xFF); // CS1 - 926070 to 926211
writeRegister(0x16, 0xC0); // FIFO CTRL - 926223 to 926358
writeRegister(0x40, 0x13); // TX Buffer - 926372 to 926506
writeRegister(0x41, 0x0E); // TX Buffer - 926516 to 926655
writeRegister(0x44, 0x23); // TX Buffer - 926665 to 926803
writeRegister(0x45, 0x11); // TX Buffer - 926813 to 926953
writeRegister(0x46, 0x13); // TX Buffer - 926962 to 927100
writeRegister(0x04, 0x07); // TX - 927114 to 927248
writeRegister(0x00, 0xFF); // CS0 - 933977 to 934116
writeRegister(0x01, 0xFF); // CS1 - 934126 to 934268
writeRegister(0x16, 0xC0); // FIFO CTRL - 934280 to 934415
writeRegister(0x40, 0x13); // TX Buffer - 934429 to 934564
writeRegister(0x41, 0x0E); // TX Buffer - 934577 to 934711
writeRegister(0x44, 0x23); // TX Buffer - 934725 to 934861
writeRegister(0x45, 0x11); // TX Buffer - 934874 to 935008
writeRegister(0x46, 0x13); // TX Buffer - 935022 to 935157
writeRegister(0x04, 0x07); // TX - 935171 to 935305
writeRegister(0x00, 0xFF); // CS0 - 941952 to 942088
writeRegister(0x01, 0xFF); // CS1 - 942102 to 942243
writeRegister(0x16, 0xC0); // FIFO CTRL - 942256 to 942390
writeRegister(0x40, 0x13); // TX Buffer - 942404 to 942538
writeRegister(0x41, 0x0E); // TX Buffer - 942549 to 942687
writeRegister(0x44, 0x23); // TX Buffer - 942697 to 942835
writeRegister(0x45, 0x11); // TX Buffer - 942846 to 942985
writeRegister(0x46, 0x13); // TX Buffer - 942994 to 943134
writeRegister(0x04, 0x07); // TX - 943146 to 943282
writeRegister(0x00, 0xFF); // CS0 - 949924 to 950065
writeRegister(0x01, 0xFF); // CS1 - 950077 to 950221
writeRegister(0x16, 0xC0); // FIFO CTRL - 950228 to 950370
writeRegister(0x40, 0x13); // TX Buffer - 950376 to 950510
writeRegister(0x41, 0x0E); // TX Buffer - 950524 to 950659
writeRegister(0x44, 0x23); // TX Buffer - 950673 to 950807
writeRegister(0x45, 0x11); // TX Buffer - 950821 to 950957
writeRegister(0x46, 0x13); // TX Buffer - 950970 to 951112
writeRegister(0x04, 0x07); // TX - 951118 to 951254
writeRegister(0x00, 0xFF); // CS0 - 957984 to 958120
writeRegister(0x01, 0xFF); // CS1 - 958134 to 958274
writeRegister(0x16, 0xC0); // FIFO CTRL - 958285 to 958423
writeRegister(0x40, 0x13); // TX Buffer - 958433 to 958572
writeRegister(0x41, 0x0E); // TX Buffer - 958581 to 958719
writeRegister(0x44, 0x23); // TX Buffer - 958729 to 958869
writeRegister(0x45, 0x11); // TX Buffer - 958878 to 959017
writeRegister(0x46, 0x13); // TX Buffer - 959026 to 959166
writeRegister(0x04, 0x07); // TX - 959175 to 959314
writeRegister(0x00, 0xFF); // CS0 - 965956 to 966097
writeRegister(0x01, 0xFF); // CS1 - 966110 to 966246
writeRegister(0x16, 0xC0); // FIFO CTRL - 966260 to 966395
writeRegister(0x40, 0x13); // TX Buffer - 966408 to 966544
writeRegister(0x41, 0x0E); // TX Buffer - 966556 to 966691
writeRegister(0x44, 0x23); // TX Buffer - 966705 to 966841
writeRegister(0x45, 0x11); // TX Buffer - 966853 to 966989
writeRegister(0x46, 0x13); // TX Buffer - 967002 to 967138
writeRegister(0x04, 0x07); // TX - 967151 to 967286
writeRegister(0x00, 0xFF); // CS0 - 973932 to 974075
writeRegister(0x01, 0xFF); // CS1 - 974082 to 974223
writeRegister(0x16, 0xC0); // FIFO CTRL - 974235 to 974370
writeRegister(0x40, 0x13); // TX Buffer - 974384 to 974518
writeRegister(0x41, 0x0E); // TX Buffer - 974532 to 974668
writeRegister(0x44, 0x23); // TX Buffer - 974680 to 974816
writeRegister(0x45, 0x11); // TX Buffer - 974829 to 974963
writeRegister(0x46, 0x13); // TX Buffer - 974977 to 975112
writeRegister(0x04, 0x07); // TX - 975126 to 975260
writeRegister(0x00, 0xFF); // CS0 - 981988 to 982128
writeRegister(0x01, 0xFF); // CS1 - 982142 to 982278
writeRegister(0x16, 0xC0); // FIFO CTRL - 982292 to 982427
writeRegister(0x40, 0x13); // TX Buffer - 982441 to 982576
writeRegister(0x41, 0x0E); // TX Buffer - 982589 to 982723
writeRegister(0x44, 0x23); // TX Buffer - 982737 to 982873
writeRegister(0x45, 0x11); // TX Buffer - 982885 to 983020
writeRegister(0x46, 0x13); // TX Buffer - 983034 to 983169
writeRegister(0x04, 0x07); // TX - 983183 to 983317
writeRegister(0x00, 0xFF); // CS0 - 989964 to 990108
writeRegister(0x01, 0xFF); // CS1 - 990114 to 990255
writeRegister(0x16, 0xC0); // FIFO CTRL - 990268 to 990402
writeRegister(0x40, 0x13); // TX Buffer - 990416 to 990550
writeRegister(0x41, 0x0E); // TX Buffer - 990564 to 990699
writeRegister(0x44, 0x23); // TX Buffer - 990712 to 990847
writeRegister(0x45, 0x11); // TX Buffer - 990861 to 990997
writeRegister(0x46, 0x13); // TX Buffer - 991009 to 991146
writeRegister(0x04, 0x07); // TX - 991158 to 991294
writeRegister(0x00, 0xFF); // CS0 - 997936 to 998077
writeRegister(0x01, 0xFF); // CS1 - 998089 to 998233
writeRegister(0x16, 0xC0); // FIFO CTRL - 998240 to 998378
writeRegister(0x40, 0x13); // TX Buffer - 998388 to 998530
writeRegister(0x41, 0x0E); // TX Buffer - 998536 to 998677
writeRegister(0x44, 0x23); // TX Buffer - 998685 to 998827
writeRegister(0x45, 0x11); // TX Buffer - 998833 to 998975
writeRegister(0x46, 0x13); // TX Buffer - 998981 to 999124
writeRegister(0x04, 0x07); // TX - 999130 to 999272
writeRegister(0x00, 0xFF); // CS0 - 1005996 to 1006140
writeRegister(0x01, 0xFF); // CS1 - 1006146 to 1006286
writeRegister(0x16, 0xC0); // FIFO CTRL - 1006300 to 1006435
writeRegister(0x40, 0x13); // TX Buffer - 1006448 to 1006584
writeRegister(0x41, 0x0E); // TX Buffer - 1006593 to 1006731
writeRegister(0x44, 0x23); // TX Buffer - 1006741 to 1006879
writeRegister(0x45, 0x11); // TX Buffer - 1006890 to 1007029
writeRegister(0x46, 0x13); // TX Buffer - 1007038 to 1007178
writeRegister(0x04, 0x07); // TX - 1007191 to 1007326
writeRegister(0x00, 0xFF); // CS0 - 1013968 to 1014109
writeRegister(0x01, 0xFF); // CS1 - 1014121 to 1014266
writeRegister(0x16, 0xC0); // FIFO CTRL - 1014272 to 1014410
writeRegister(0x40, 0x13); // TX Buffer - 1014420 to 1014556
writeRegister(0x41, 0x0E); // TX Buffer - 1014568 to 1014703
writeRegister(0x44, 0x23); // TX Buffer - 1014717 to 1014851
writeRegister(0x45, 0x11); // TX Buffer - 1014865 to 1015001
writeRegister(0x46, 0x13); // TX Buffer - 1015014 to 1015156
writeRegister(0x04, 0x07); // TX - 1015163 to 1015298
writeRegister(0x00, 0xFF); // CS0 - 1021944 to 1022083
writeRegister(0x01, 0xFF); // CS1 - 1022094 to 1022235
writeRegister(0x16, 0xC0); // FIFO CTRL - 1022247 to 1022382
writeRegister(0x40, 0x13); // TX Buffer - 1022396 to 1022531
writeRegister(0x41, 0x0E); // TX Buffer - 1022544 to 1022678
writeRegister(0x44, 0x23); // TX Buffer - 1022692 to 1022828
writeRegister(0x45, 0x11); // TX Buffer - 1022841 to 1022975
writeRegister(0x46, 0x13); // TX Buffer - 1022989 to 1023124
writeRegister(0x04, 0x07); // TX - 1023138 to 1023272
writeRegister(0x00, 0xFF); // CS0 - 1030000 to 1030141
writeRegister(0x01, 0xFF); // CS1 - 1030154 to 1030298
writeRegister(0x16, 0xC0); // FIFO CTRL - 1030304 to 1030445
writeRegister(0x40, 0x13); // TX Buffer - 1030453 to 1030588
writeRegister(0x41, 0x0E); // TX Buffer - 1030601 to 1030735
writeRegister(0x44, 0x23); // TX Buffer - 1030749 to 1030885
writeRegister(0x45, 0x11); // TX Buffer - 1030897 to 1031032
writeRegister(0x46, 0x13); // TX Buffer - 1031046 to 1031187
writeRegister(0x04, 0x07); // TX - 1031195 to 1031330
writeRegister(0x00, 0xFF); // CS0 - 1037976 to 1038115
writeRegister(0x01, 0xFF); // CS1 - 1038126 to 1038267
writeRegister(0x16, 0xC0); // FIFO CTRL - 1038280 to 1038414
writeRegister(0x40, 0x13); // TX Buffer - 1038428 to 1038562
writeRegister(0x41, 0x0E); // TX Buffer - 1038576 to 1038711
writeRegister(0x44, 0x23); // TX Buffer - 1038724 to 1038859
writeRegister(0x45, 0x11); // TX Buffer - 1038873 to 1039009
writeRegister(0x46, 0x13); // TX Buffer - 1039021 to 1039158
writeRegister(0x04, 0x07); // TX - 1039170 to 1039304
writeRegister(0x00, 0xFF); // CS0 - 1045951 to 1046087
writeRegister(0x01, 0xFF); // CS1 - 1046101 to 1046241
writeRegister(0x16, 0xC0); // FIFO CTRL - 1046252 to 1046390
writeRegister(0x40, 0x13); // TX Buffer - 1046400 to 1046542
writeRegister(0x41, 0x0E); // TX Buffer - 1046548 to 1046686
writeRegister(0x44, 0x23); // TX Buffer - 1046696 to 1046839
writeRegister(0x45, 0x11); // TX Buffer - 1046845 to 1046987
writeRegister(0x46, 0x13); // TX Buffer - 1046993 to 1047133
writeRegister(0x04, 0x07); // TX - 1047142 to 1047284
writeRegister(0x00, 0xFF); // CS0 - 1053923 to 1054064
writeRegister(0x01, 0xFF); // CS1 - 1054077 to 1054213
writeRegister(0x16, 0xC0); // FIFO CTRL - 1054227 to 1054362
writeRegister(0x40, 0x13); // TX Buffer - 1054376 to 1054511
writeRegister(0x41, 0x0E); // TX Buffer - 1054523 to 1054658
writeRegister(0x44, 0x23); // TX Buffer - 1054672 to 1054808
writeRegister(0x45, 0x11); // TX Buffer - 1054820 to 1054955
writeRegister(0x46, 0x13); // TX Buffer - 1054969 to 1055105
writeRegister(0x04, 0x07); // TX - 1055118 to 1055253
writeRegister(0x00, 0xFF); // CS0 - 1061983 to 1062121
writeRegister(0x01, 0xFF); // CS1 - 1062133 to 1062275
writeRegister(0x16, 0xC0); // FIFO CTRL - 1062284 to 1062422
writeRegister(0x40, 0x13); // TX Buffer - 1062432 to 1062574
writeRegister(0x41, 0x0E); // TX Buffer - 1062580 to 1062718
writeRegister(0x44, 0x23); // TX Buffer - 1062729 to 1062871
writeRegister(0x45, 0x11); // TX Buffer - 1062877 to 1063019
writeRegister(0x46, 0x13); // TX Buffer - 1063026 to 1063164
writeRegister(0x04, 0x07); // TX - 1063175 to 1063316
writeRegister(0x00, 0xFF); // CS0 - 1069956 to 1070095
writeRegister(0x01, 0xFF); // CS1 - 1070105 to 1070247
writeRegister(0x16, 0xC0); // FIFO CTRL - 1070259 to 1070394
writeRegister(0x40, 0x13); // TX Buffer - 1070408 to 1070543
writeRegister(0x41, 0x0E); // TX Buffer - 1070556 to 1070690
writeRegister(0x44, 0x23); // TX Buffer - 1070704 to 1070840
writeRegister(0x45, 0x11); // TX Buffer - 1070853 to 1070987
writeRegister(0x46, 0x13); // TX Buffer - 1071001 to 1071136
writeRegister(0x04, 0x07); // TX - 1071150 to 1071284
writeRegister(0x00, 0xFF); // CS0 - 1077931 to 1078067
writeRegister(0x01, 0xFF); // CS1 - 1078081 to 1078222
writeRegister(0x16, 0xC0); // FIFO CTRL - 1078235 to 1078369
writeRegister(0x40, 0x13); // TX Buffer - 1078383 to 1078517
writeRegister(0x41, 0x0E); // TX Buffer - 1078528 to 1078666
writeRegister(0x44, 0x23); // TX Buffer - 1078676 to 1078814
writeRegister(0x45, 0x11); // TX Buffer - 1078825 to 1078964
writeRegister(0x46, 0x13); // TX Buffer - 1078973 to 1079113
writeRegister(0x04, 0x07); // TX - 1079125 to 1079261
writeRegister(0x00, 0xFF); // CS0 - 1085988 to 1086127
writeRegister(0x01, 0xFF); // CS1 - 1086138 to 1086279
writeRegister(0x16, 0xC0); // FIFO CTRL - 1086291 to 1086426
writeRegister(0x40, 0x13); // TX Buffer - 1086440 to 1086574
writeRegister(0x41, 0x0E); // TX Buffer - 1086588 to 1086723
writeRegister(0x44, 0x23); // TX Buffer - 1086736 to 1086871
writeRegister(0x45, 0x11); // TX Buffer - 1086885 to 1087021
writeRegister(0x46, 0x13); // TX Buffer - 1087033 to 1087168
writeRegister(0x04, 0x07); // TX - 1087182 to 1087316
writeRegister(0x00, 0xFF); // CS0 - 1093963 to 1094099
writeRegister(0x01, 0xFF); // CS1 - 1094113 to 1094253
writeRegister(0x16, 0xC0); // FIFO CTRL - 1094264 to 1094402
writeRegister(0x40, 0x13); // TX Buffer - 1094412 to 1094551
writeRegister(0x41, 0x0E); // TX Buffer - 1094560 to 1094698
writeRegister(0x44, 0x23); // TX Buffer - 1094708 to 1094848
writeRegister(0x45, 0x11); // TX Buffer - 1094857 to 1094996
writeRegister(0x46, 0x13); // TX Buffer - 1095005 to 1095145
writeRegister(0x04, 0x07); // TX - 1095154 to 1095293
writeRegister(0x00, 0xFF); // CS0 - 1101935 to 1102076
writeRegister(0x01, 0xFF); // CS1 - 1102089 to 1102225
writeRegister(0x16, 0xC0); // FIFO CTRL - 1102239 to 1102374
writeRegister(0x40, 0x13); // TX Buffer - 1102387 to 1102523
writeRegister(0x41, 0x0E); // TX Buffer - 1102535 to 1102670
writeRegister(0x44, 0x23); // TX Buffer - 1102684 to 1102820
writeRegister(0x45, 0x11); // TX Buffer - 1102832 to 1102968
writeRegister(0x46, 0x13); // TX Buffer - 1102981 to 1103117
writeRegister(0x04, 0x07); // TX - 1103130 to 1103265
writeRegister(0x00, 0xFF); // CS0 - 1109995 to 1110133
writeRegister(0x01, 0xFF); // CS1 - 1110145 to 1110285
writeRegister(0x16, 0xC0); // FIFO CTRL - 1110296 to 1110434
writeRegister(0x40, 0x13); // TX Buffer - 1110444 to 1110583
writeRegister(0x41, 0x0E); // TX Buffer - 1110592 to 1110730
writeRegister(0x44, 0x23); // TX Buffer - 1110741 to 1110880
writeRegister(0x45, 0x11); // TX Buffer - 1110889 to 1111027
writeRegister(0x46, 0x13); // TX Buffer - 1111037 to 1111176
writeRegister(0x04, 0x07); // TX - 1111186 to 1111324
writeRegister(0x00, 0xFF); // CS0 - 1117967 to 1118107
writeRegister(0x01, 0xFF); // CS1 - 1118121 to 1118257
writeRegister(0x16, 0xC0); // FIFO CTRL - 1118271 to 1118406
writeRegister(0x40, 0x13); // TX Buffer - 1118420 to 1118555
writeRegister(0x41, 0x0E); // TX Buffer - 1118568 to 1118702
writeRegister(0x44, 0x23); // TX Buffer - 1118716 to 1118852
writeRegister(0x45, 0x11); // TX Buffer - 1118865 to 1118999
writeRegister(0x46, 0x13); // TX Buffer - 1119013 to 1119148
writeRegister(0x04, 0x07); // TX - 1119162 to 1119296
writeRegister(0x00, 0xFF); // CS0 - 1125943 to 1126087
writeRegister(0x01, 0xFF); // CS1 - 1126093 to 1126234
writeRegister(0x16, 0xC0); // FIFO CTRL - 1126247 to 1126381
writeRegister(0x40, 0x13); // TX Buffer - 1126395 to 1126529
writeRegister(0x41, 0x0E); // TX Buffer - 1126543 to 1126678
writeRegister(0x44, 0x23); // TX Buffer - 1126692 to 1126826
writeRegister(0x45, 0x11); // TX Buffer - 1126840 to 1126976
writeRegister(0x46, 0x13); // TX Buffer - 1126988 to 1127125
writeRegister(0x04, 0x07); // TX - 1127137 to 1127273
writeRegister(0x00, 0xFF); // CS0 - 1134000 to 1134139
writeRegister(0x01, 0xFF); // CS1 - 1134153 to 1134291
writeRegister(0x16, 0xC0); // FIFO CTRL - 1134303 to 1134438
writeRegister(0x40, 0x13); // TX Buffer - 1134452 to 1134586
writeRegister(0x41, 0x0E); // TX Buffer - 1134600 to 1134736
writeRegister(0x44, 0x23); // TX Buffer - 1134748 to 1134884
writeRegister(0x45, 0x11); // TX Buffer - 1134897 to 1135031
writeRegister(0x46, 0x13); // TX Buffer - 1135045 to 1135180
writeRegister(0x04, 0x07); // TX - 1135194 to 1135328
writeRegister(0x00, 0xFF); // CS0 - 1141975 to 1142119
writeRegister(0x01, 0xFF); // CS1 - 1142125 to 1142265
writeRegister(0x16, 0xC0); // FIFO CTRL - 1142279 to 1142414
writeRegister(0x40, 0x13); // TX Buffer - 1142427 to 1142563
writeRegister(0x41, 0x0E); // TX Buffer - 1142572 to 1142710
writeRegister(0x44, 0x23); // TX Buffer - 1142720 to 1142858
writeRegister(0x45, 0x11); // TX Buffer - 1142869 to 1143008
writeRegister(0x46, 0x13); // TX Buffer - 1143017 to 1143157
writeRegister(0x04, 0x07); // TX - 1143170 to 1143305
writeRegister(0x00, 0xFF); // CS0 - 1149947 to 1150088
writeRegister(0x01, 0xFF); // CS1 - 1150101 to 1150245
writeRegister(0x16, 0xC0); // FIFO CTRL - 1150251 to 1150389
writeRegister(0x40, 0x13); // TX Buffer - 1150399 to 1150535
writeRegister(0x41, 0x0E); // TX Buffer - 1150547 to 1150682
writeRegister(0x44, 0x23); // TX Buffer - 1150696 to 1150830
writeRegister(0x45, 0x11); // TX Buffer - 1150844 to 1150980
writeRegister(0x46, 0x13); // TX Buffer - 1150993 to 1151135
writeRegister(0x04, 0x07); // TX - 1151142 to 1151277
writeRegister(0x00, 0xFF); // CS0 - 1158007 to 1158145
writeRegister(0x01, 0xFF); // CS1 - 1158157 to 1158297
writeRegister(0x16, 0xC0); // FIFO CTRL - 1158311 to 1158446
writeRegister(0x40, 0x13); // TX Buffer - 1158460 to 1158595
writeRegister(0x41, 0x0E); // TX Buffer - 1158604 to 1158742
writeRegister(0x44, 0x23); // TX Buffer - 1158753 to 1158892
writeRegister(0x45, 0x11); // TX Buffer - 1158901 to 1159039
writeRegister(0x46, 0x13); // TX Buffer - 1159049 to 1159189
writeRegister(0x04, 0x07); // TX - 1159202 to 1159337
writeRegister(0x00, 0xFF); // CS0 - 1165979 to 1166120
writeRegister(0x01, 0xFF); // CS1 - 1166133 to 1166277
writeRegister(0x16, 0xC0); // FIFO CTRL - 1166283 to 1166424
writeRegister(0x40, 0x13); // TX Buffer - 1166432 to 1166567
writeRegister(0x41, 0x0E); // TX Buffer - 1166580 to 1166714
writeRegister(0x44, 0x23); // TX Buffer - 1166728 to 1166864
writeRegister(0x45, 0x11); // TX Buffer - 1166876 to 1167011
writeRegister(0x46, 0x13); // TX Buffer - 1167025 to 1167166
writeRegister(0x04, 0x07); // TX - 1167174 to 1167309
writeRegister(0x00, 0xFF); // CS0 - 1173955 to 1174094
writeRegister(0x01, 0xFF); // CS1 - 1174105 to 1174246
writeRegister(0x16, 0xC0); // FIFO CTRL - 1174259 to 1174393
writeRegister(0x40, 0x13); // TX Buffer - 1174407 to 1174541
writeRegister(0x41, 0x0E); // TX Buffer - 1174555 to 1174690
writeRegister(0x44, 0x23); // TX Buffer - 1174703 to 1174838
writeRegister(0x45, 0x11); // TX Buffer - 1174852 to 1174988
writeRegister(0x46, 0x13); // TX Buffer - 1175000 to 1175137
writeRegister(0x04, 0x07); // TX - 1175149 to 1175283
writeRegister(0x00, 0xFF); // CS0 - 1182012 to 1182151
writeRegister(0x01, 0xFF); // CS1 - 1182165 to 1182303
writeRegister(0x16, 0xC0); // FIFO CTRL - 1182315 to 1182450
writeRegister(0x40, 0x13); // TX Buffer - 1182464 to 1182599
writeRegister(0x41, 0x0E); // TX Buffer - 1182612 to 1182746
writeRegister(0x44, 0x23); // TX Buffer - 1182760 to 1182896
writeRegister(0x45, 0x11); // TX Buffer - 1182909 to 1183043
writeRegister(0x46, 0x13); // TX Buffer - 1183057 to 1183192
writeRegister(0x04, 0x07); // TX - 1183206 to 1183340
writeRegister(0x00, 0xFF); // CS0 - 1189987 to 1190131
writeRegister(0x01, 0xFF); // CS1 - 1190137 to 1190277
writeRegister(0x16, 0xC0); // FIFO CTRL - 1190291 to 1190427
writeRegister(0x40, 0x13); // TX Buffer - 1190439 to 1190573
writeRegister(0x41, 0x0E); // TX Buffer - 1190587 to 1190722
writeRegister(0x44, 0x23); // TX Buffer - 1190736 to 1190870
writeRegister(0x45, 0x11); // TX Buffer - 1190884 to 1191020
writeRegister(0x46, 0x13); // TX Buffer - 1191033 to 1191169
writeRegister(0x04, 0x07); // TX - 1191181 to 1191317
writeRegister(0x00, 0xFF); // CS0 - 1197963 to 1198100
writeRegister(0x01, 0xFF); // CS1 - 1198112 to 1198254
writeRegister(0x16, 0xC0); // FIFO CTRL - 1198263 to 1198401
writeRegister(0x40, 0x13); // TX Buffer - 1198411 to 1198553
writeRegister(0x41, 0x0E); // TX Buffer - 1198559 to 1198697
writeRegister(0x44, 0x23); // TX Buffer - 1198708 to 1198850
writeRegister(0x45, 0x11); // TX Buffer - 1198856 to 1198998
writeRegister(0x46, 0x13); // TX Buffer - 1199005 to 1199143
writeRegister(0x04, 0x07); // TX - 1199154 to 1199295
writeRegister(0x00, 0xFF); // CS0 - 1206019 to 1206163
writeRegister(0x01, 0xFF); // CS1 - 1206169 to 1206309
writeRegister(0x16, 0xC0); // FIFO CTRL - 1206323 to 1206458
writeRegister(0x40, 0x13); // TX Buffer - 1206471 to 1206607
writeRegister(0x41, 0x0E); // TX Buffer - 1206619 to 1206754
writeRegister(0x44, 0x23); // TX Buffer - 1206768 to 1206904
writeRegister(0x45, 0x11); // TX Buffer - 1206916 to 1207052
writeRegister(0x46, 0x13); // TX Buffer - 1207065 to 1207201
writeRegister(0x04, 0x07); // TX - 1207214 to 1207349
writeRegister(0x00, 0xFF); // CS0 - 1213991 to 1214132
writeRegister(0x01, 0xFF); // CS1 - 1214145 to 1214289
writeRegister(0x16, 0xC0); // FIFO CTRL - 1214295 to 1214433
writeRegister(0x40, 0x13); // TX Buffer - 1214443 to 1214585
writeRegister(0x41, 0x0E); // TX Buffer - 1214591 to 1214734
writeRegister(0x44, 0x23); // TX Buffer - 1214740 to 1214882
writeRegister(0x45, 0x11); // TX Buffer - 1214888 to 1215029
writeRegister(0x46, 0x13); // TX Buffer - 1215037 to 1215179
writeRegister(0x04, 0x07); // TX - 1215186 to 1215327
writeRegister(0x00, 0xFF); // CS0 - 1221967 to 1222106
writeRegister(0x01, 0xFF); // CS1 - 1222117 to 1222258
writeRegister(0x16, 0xC0); // FIFO CTRL - 1222270 to 1222405
writeRegister(0x40, 0x13); // TX Buffer - 1222419 to 1222553
writeRegister(0x41, 0x0E); // TX Buffer - 1222567 to 1222702
writeRegister(0x44, 0x23); // TX Buffer - 1222715 to 1222850
writeRegister(0x45, 0x11); // TX Buffer - 1222864 to 1223000
writeRegister(0x46, 0x13); // TX Buffer - 1223012 to 1223147
writeRegister(0x04, 0x07); // TX - 1223161 to 1223295
writeRegister(0x00, 0xFF); // CS0 - 1229942 to 1230078
writeRegister(0x01, 0xFF); // CS1 - 1230092 to 1230232
writeRegister(0x16, 0xC0); // FIFO CTRL - 1230243 to 1230381
writeRegister(0x40, 0x13); // TX Buffer - 1230391 to 1230530
writeRegister(0x41, 0x0E); // TX Buffer - 1230539 to 1230677
writeRegister(0x44, 0x23); // TX Buffer - 1230687 to 1230827
writeRegister(0x45, 0x11); // TX Buffer - 1230836 to 1230975
writeRegister(0x46, 0x13); // TX Buffer - 1230984 to 1231124
writeRegister(0x04, 0x07); // TX - 1231133 to 1231272
writeRegister(0x00, 0xFF); // CS0 - 1237999 to 1238140
writeRegister(0x01, 0xFF); // CS1 - 1238149 to 1238290
writeRegister(0x16, 0xC0); // FIFO CTRL - 1238303 to 1238437
writeRegister(0x40, 0x13); // TX Buffer - 1238451 to 1238585
writeRegister(0x41, 0x0E); // TX Buffer - 1238599 to 1238734
writeRegister(0x44, 0x23); // TX Buffer - 1238748 to 1238882
writeRegister(0x45, 0x11); // TX Buffer - 1238896 to 1239032
writeRegister(0x46, 0x13); // TX Buffer - 1239044 to 1239181
writeRegister(0x04, 0x07); // TX - 1239193 to 1239329
writeRegister(0x00, 0xFF); // CS0 - 1245974 to 1246112
writeRegister(0x01, 0xFF); // CS1 - 1246124 to 1246264
writeRegister(0x16, 0xC0); // FIFO CTRL - 1246275 to 1246413
writeRegister(0x40, 0x13); // TX Buffer - 1246423 to 1246562
writeRegister(0x41, 0x0E); // TX Buffer - 1246571 to 1246709
writeRegister(0x44, 0x23); // TX Buffer - 1246720 to 1246859
writeRegister(0x45, 0x11); // TX Buffer - 1246868 to 1247006
writeRegister(0x46, 0x13); // TX Buffer - 1247017 to 1247155
writeRegister(0x04, 0x07); // TX - 1247165 to 1247303
writeRegister(0x00, 0xFF); // CS0 - 1253946 to 1254086
writeRegister(0x01, 0xFF); // CS1 - 1254100 to 1254236
writeRegister(0x16, 0xC0); // FIFO CTRL - 1254250 to 1254385
writeRegister(0x40, 0x13); // TX Buffer - 1254399 to 1254534
writeRegister(0x41, 0x0E); // TX Buffer - 1254547 to 1254681
writeRegister(0x44, 0x23); // TX Buffer - 1254695 to 1254831
writeRegister(0x45, 0x11); // TX Buffer - 1254844 to 1254978
writeRegister(0x46, 0x13); // TX Buffer - 1254992 to 1255127
writeRegister(0x04, 0x07); // TX - 1255141 to 1255275
writeRegister(0x00, 0xFF); // CS0 - 1262007 to 1262144
writeRegister(0x01, 0xFF); // CS1 - 1262157 to 1262298
writeRegister(0x16, 0xC0); // FIFO CTRL - 1262307 to 1262445
writeRegister(0x40, 0x13); // TX Buffer - 1262455 to 1262597
writeRegister(0x41, 0x0E); // TX Buffer - 1262603 to 1262743
writeRegister(0x44, 0x23); // TX Buffer - 1262752 to 1262894
writeRegister(0x45, 0x11); // TX Buffer - 1262900 to 1263042
writeRegister(0x46, 0x13); // TX Buffer - 1263049 to 1263187
writeRegister(0x04, 0x07); // TX - 1263198 to 1263339
writeRegister(0x00, 0xFF); // CS0 - 1269979 to 1270118
writeRegister(0x01, 0xFF); // CS1 - 1270132 to 1270270
writeRegister(0x16, 0xC0); // FIFO CTRL - 1270282 to 1270417
writeRegister(0x40, 0x13); // TX Buffer - 1270431 to 1270565
writeRegister(0x41, 0x0E); // TX Buffer - 1270579 to 1270715
writeRegister(0x44, 0x23); // TX Buffer - 1270727 to 1270863
writeRegister(0x45, 0x11); // TX Buffer - 1270876 to 1271010
writeRegister(0x46, 0x13); // TX Buffer - 1271024 to 1271159
writeRegister(0x04, 0x07); // TX - 1271173 to 1271307
writeRegister(0x00, 0xFF); // CS0 - 1277954 to 1278098
writeRegister(0x01, 0xFF); // CS1 - 1278104 to 1278244
writeRegister(0x16, 0xC0); // FIFO CTRL - 1278258 to 1278393
writeRegister(0x40, 0x13); // TX Buffer - 1278406 to 1278542
writeRegister(0x41, 0x0E); // TX Buffer - 1278551 to 1278689
writeRegister(0x44, 0x23); // TX Buffer - 1278699 to 1278837
writeRegister(0x45, 0x11); // TX Buffer - 1278848 to 1278987
writeRegister(0x46, 0x13); // TX Buffer - 1278996 to 1279136
writeRegister(0x04, 0x07); // TX - 1279149 to 1279284
writeRegister(0x00, 0xFF); // CS0 - 1286011 to 1286152
writeRegister(0x01, 0xFF); // CS1 - 1286161 to 1286302
writeRegister(0x16, 0xC0); // FIFO CTRL - 1286315 to 1286449
writeRegister(0x40, 0x13); // TX Buffer - 1286463 to 1286597
writeRegister(0x41, 0x0E); // TX Buffer - 1286611 to 1286746
writeRegister(0x44, 0x23); // TX Buffer - 1286759 to 1286894
writeRegister(0x45, 0x11); // TX Buffer - 1286908 to 1287044
writeRegister(0x46, 0x13); // TX Buffer - 1287056 to 1287193
writeRegister(0x04, 0x07); // TX - 1287205 to 1287341
writeRegister(0x00, 0xFF); // CS0 - 1293986 to 1294124
writeRegister(0x01, 0xFF); // CS1 - 1294136 to 1294276
writeRegister(0x16, 0xC0); // FIFO CTRL - 1294290 to 1294425
writeRegister(0x40, 0x13); // TX Buffer - 1294439 to 1294574
writeRegister(0x41, 0x0E); // TX Buffer - 1294583 to 1294721
writeRegister(0x44, 0x23); // TX Buffer - 1294732 to 1294871
writeRegister(0x45, 0x11); // TX Buffer - 1294880 to 1295018
writeRegister(0x46, 0x13); // TX Buffer - 1295028 to 1295167
writeRegister(0x04, 0x07); // TX - 1295181 to 1295316
writeRegister(0x00, 0xFF); // CS0 - 1301958 to 1302099
writeRegister(0x01, 0xFF); // CS1 - 1302112 to 1302256
writeRegister(0x16, 0xC0); // FIFO CTRL - 1302262 to 1302403
writeRegister(0x40, 0x13); // TX Buffer - 1302411 to 1302546
writeRegister(0x41, 0x0E); // TX Buffer - 1302559 to 1302693
writeRegister(0x44, 0x23); // TX Buffer - 1302707 to 1302843
writeRegister(0x45, 0x11); // TX Buffer - 1302855 to 1302990
writeRegister(0x46, 0x13); // TX Buffer - 1303004 to 1303147
writeRegister(0x04, 0x07); // TX - 1303153 to 1303287
writeRegister(0x00, 0xFF); // CS0 - 1310019 to 1310156
writeRegister(0x01, 0xFF); // CS1 - 1310168 to 1310310
writeRegister(0x16, 0xC0); // FIFO CTRL - 1310319 to 1310457
writeRegister(0x40, 0x13); // TX Buffer - 1310467 to 1310606
writeRegister(0x41, 0x0E); // TX Buffer - 1310615 to 1310753
writeRegister(0x44, 0x23); // TX Buffer - 1310764 to 1310903
writeRegister(0x45, 0x11); // TX Buffer - 1310912 to 1311050
writeRegister(0x46, 0x13); // TX Buffer - 1311061 to 1311199
writeRegister(0x04, 0x07); // TX - 1311210 to 1311347
writeRegister(0x00, 0xFF); // CS0 - 1317991 to 1318130
writeRegister(0x01, 0xFF); // CS1 - 1318144 to 1318282
writeRegister(0x16, 0xC0); // FIFO CTRL - 1318294 to 1318429
writeRegister(0x40, 0x13); // TX Buffer - 1318443 to 1318578
writeRegister(0x41, 0x0E); // TX Buffer - 1318591 to 1318725
writeRegister(0x44, 0x23); // TX Buffer - 1318739 to 1318875
writeRegister(0x45, 0x11); // TX Buffer - 1318888 to 1319022
writeRegister(0x46, 0x13); // TX Buffer - 1319036 to 1319171
writeRegister(0x04, 0x07); // TX - 1319185 to 1319319
writeRegister(0x00, 0xFF); // CS0 - 1325966 to 1326110
writeRegister(0x01, 0xFF); // CS1 - 1326116 to 1326256
writeRegister(0x16, 0xC0); // FIFO CTRL - 1326270 to 1326406
writeRegister(0x40, 0x13); // TX Buffer - 1326418 to 1326552
writeRegister(0x41, 0x0E); // TX Buffer - 1326566 to 1326701
writeRegister(0x44, 0x23); // TX Buffer - 1326715 to 1326849
writeRegister(0x45, 0x11); // TX Buffer - 1326863 to 1326999
writeRegister(0x46, 0x13); // TX Buffer - 1327012 to 1327148
writeRegister(0x04, 0x07); // TX - 1327160 to 1327296
writeRegister(0x00, 0xFF); // CS0 - 1334023 to 1334162
writeRegister(0x01, 0xFF); // CS1 - 1334176 to 1334314
writeRegister(0x16, 0xC0); // FIFO CTRL - 1334327 to 1334461
writeRegister(0x40, 0x13); // TX Buffer - 1334475 to 1334609
writeRegister(0x41, 0x0E); // TX Buffer - 1334623 to 1334758
writeRegister(0x44, 0x23); // TX Buffer - 1334771 to 1334906
writeRegister(0x45, 0x11); // TX Buffer - 1334920 to 1335056
writeRegister(0x46, 0x13); // TX Buffer - 1335068 to 1335205
writeRegister(0x04, 0x07); // TX - 1335217 to 1335351
writeRegister(0x00, 0xFF); // CS0 - 1341998 to 1342142
writeRegister(0x01, 0xFF); // CS1 - 1342148 to 1342288
writeRegister(0x16, 0xC0); // FIFO CTRL - 1342302 to 1342437
writeRegister(0x40, 0x13); // TX Buffer - 1342450 to 1342586
writeRegister(0x41, 0x0E); // TX Buffer - 1342598 to 1342733
writeRegister(0x44, 0x23); // TX Buffer - 1342747 to 1342883
writeRegister(0x45, 0x11); // TX Buffer - 1342895 to 1343031
writeRegister(0x46, 0x13); // TX Buffer - 1343044 to 1343180
writeRegister(0x04, 0x07); // TX - 1343193 to 1343328
writeRegister(0x00, 0xFF); // CS0 - 1349970 to 1350111
writeRegister(0x01, 0xFF); // CS1 - 1350124 to 1350268
writeRegister(0x16, 0xC0); // FIFO CTRL - 1350274 to 1350412
writeRegister(0x40, 0x13); // TX Buffer - 1350423 to 1350564
writeRegister(0x41, 0x0E); // TX Buffer - 1350570 to 1350713
writeRegister(0x44, 0x23); // TX Buffer - 1350719 to 1350861
writeRegister(0x45, 0x11); // TX Buffer - 1350867 to 1351008
writeRegister(0x46, 0x13); // TX Buffer - 1351016 to 1351158
writeRegister(0x04, 0x07); // TX - 1351165 to 1351306
writeRegister(0x00, 0xFF); // CS0 - 1358030 to 1358174
writeRegister(0x01, 0xFF); // CS1 - 1358180 to 1358322
writeRegister(0x16, 0xC0); // FIFO CTRL - 1358334 to 1358469
writeRegister(0x40, 0x13); // TX Buffer - 1358483 to 1358618
writeRegister(0x41, 0x0E); // TX Buffer - 1358627 to 1358765
writeRegister(0x44, 0x23); // TX Buffer - 1358776 to 1358915
writeRegister(0x45, 0x11); // TX Buffer - 1358924 to 1359062
writeRegister(0x46, 0x13); // TX Buffer - 1359073 to 1359211
writeRegister(0x04, 0x07); // TX - 1359225 to 1359359
writeRegister(0x00, 0xFF); // CS0 - 1366003 to 1366142
writeRegister(0x01, 0xFF); // CS1 - 1366156 to 1366300
writeRegister(0x16, 0xC0); // FIFO CTRL - 1366306 to 1366444
writeRegister(0x40, 0x13); // TX Buffer - 1366455 to 1366590
writeRegister(0x41, 0x0E); // TX Buffer - 1366603 to 1366737
writeRegister(0x44, 0x23); // TX Buffer - 1366751 to 1366887
writeRegister(0x45, 0x11); // TX Buffer - 1366900 to 1367034
writeRegister(0x46, 0x13); // TX Buffer - 1367048 to 1367191
writeRegister(0x04, 0x07); // TX - 1367197 to 1367331
writeRegister(0x00, 0xFF); // CS0 - 1373978 to 1374119
writeRegister(0x01, 0xFF); // CS1 - 1374128 to 1374269
writeRegister(0x16, 0xC0); // FIFO CTRL - 1374282 to 1374416
writeRegister(0x40, 0x13); // TX Buffer - 1374430 to 1374564
writeRegister(0x41, 0x0E); // TX Buffer - 1374578 to 1374713
writeRegister(0x44, 0x23); // TX Buffer - 1374727 to 1374861
writeRegister(0x45, 0x11); // TX Buffer - 1374875 to 1375011
writeRegister(0x46, 0x13); // TX Buffer - 1375023 to 1375160
writeRegister(0x04, 0x07); // TX - 1375172 to 1375308
writeRegister(0x00, 0xFF); // CS0 - 1381953 to 1382091
writeRegister(0x01, 0xFF); // CS1 - 1382103 to 1382243
writeRegister(0x16, 0xC0); // FIFO CTRL - 1382254 to 1382392
writeRegister(0x40, 0x13); // TX Buffer - 1382402 to 1382541
writeRegister(0x41, 0x0E); // TX Buffer - 1382550 to 1382688
writeRegister(0x44, 0x23); // TX Buffer - 1382699 to 1382838
writeRegister(0x45, 0x11); // TX Buffer - 1382847 to 1382985
writeRegister(0x46, 0x13); // TX Buffer - 1382996 to 1383134
writeRegister(0x04, 0x07); // TX - 1383144 to 1383282
writeRegister(0x00, 0xFF); // CS0 - 1390010 to 1390151
writeRegister(0x01, 0xFF); // CS1 - 1390160 to 1390300
writeRegister(0x16, 0xC0); // FIFO CTRL - 1390314 to 1390449
writeRegister(0x40, 0x13); // TX Buffer - 1390462 to 1390598
writeRegister(0x41, 0x0E); // TX Buffer - 1390610 to 1390745
writeRegister(0x44, 0x23); // TX Buffer - 1390759 to 1390895
writeRegister(0x45, 0x11); // TX Buffer - 1390907 to 1391043
writeRegister(0x46, 0x13); // TX Buffer - 1391056 to 1391192
writeRegister(0x04, 0x07); // TX - 1391205 to 1391340
writeRegister(0x00, 0xFF); // CS0 - 1397986 to 1398123
writeRegister(0x01, 0xFF); // CS1 - 1398136 to 1398277
writeRegister(0x16, 0xC0); // FIFO CTRL - 1398286 to 1398424
writeRegister(0x40, 0x13); // TX Buffer - 1398434 to 1398576
writeRegister(0x41, 0x0E); // TX Buffer - 1398582 to 1398722
writeRegister(0x44, 0x23); // TX Buffer - 1398731 to 1398873
writeRegister(0x45, 0x11); // TX Buffer - 1398879 to 1399021
writeRegister(0x46, 0x13); // TX Buffer - 1399028 to 1399166
writeRegister(0x04, 0x07); // TX - 1399177 to 1399318
writeRegister(0x00, 0xFF); // CS0 - 1405958 to 1406097
writeRegister(0x01, 0xFF); // CS1 - 1406111 to 1406249
writeRegister(0x16, 0xC0); // FIFO CTRL - 1406261 to 1406396
writeRegister(0x40, 0x13); // TX Buffer - 1406410 to 1406544
writeRegister(0x41, 0x0E); // TX Buffer - 1406558 to 1406693
writeRegister(0x44, 0x23); // TX Buffer - 1406706 to 1406842
writeRegister(0x45, 0x11); // TX Buffer - 1406855 to 1406989
writeRegister(0x46, 0x13); // TX Buffer - 1407003 to 1407138
writeRegister(0x04, 0x07); // TX - 1407152 to 1407286
writeRegister(0x00, 0xFF); // CS0 - 1414018 to 1414154
writeRegister(0x01, 0xFF); // CS1 - 1414168 to 1414309
writeRegister(0x16, 0xC0); // FIFO CTRL - 1414318 to 1414456
writeRegister(0x40, 0x13); // TX Buffer - 1414467 to 1414608
writeRegister(0x41, 0x0E); // TX Buffer - 1414615 to 1414753
writeRegister(0x44, 0x23); // TX Buffer - 1414763 to 1414905
writeRegister(0x45, 0x11); // TX Buffer - 1414912 to 1415054
writeRegister(0x46, 0x13); // TX Buffer - 1415060 to 1415200
writeRegister(0x04, 0x07); // TX - 1415209 to 1415351
writeRegister(0x00, 0xFF); // CS0 - 1421990 to 1422131
writeRegister(0x01, 0xFF); // CS1 - 1422140 to 1422281
writeRegister(0x16, 0xC0); // FIFO CTRL - 1422294 to 1422428
writeRegister(0x40, 0x13); // TX Buffer - 1422442 to 1422576
writeRegister(0x41, 0x0E); // TX Buffer - 1422590 to 1422725
writeRegister(0x44, 0x23); // TX Buffer - 1422739 to 1422873
writeRegister(0x45, 0x11); // TX Buffer - 1422887 to 1423023
writeRegister(0x46, 0x13); // TX Buffer - 1423035 to 1423172
writeRegister(0x04, 0x07); // TX - 1423184 to 1423320
writeRegister(0x00, 0xFF); // CS0 - 1429965 to 1430103
writeRegister(0x01, 0xFF); // CS1 - 1430115 to 1430255
writeRegister(0x16, 0xC0); // FIFO CTRL - 1430269 to 1430404
writeRegister(0x40, 0x13); // TX Buffer - 1430418 to 1430553
writeRegister(0x41, 0x0E); // TX Buffer - 1430562 to 1430700
writeRegister(0x44, 0x23); // TX Buffer - 1430711 to 1430850
writeRegister(0x45, 0x11); // TX Buffer - 1430859 to 1430997
writeRegister(0x46, 0x13); // TX Buffer - 1431007 to 1431146
writeRegister(0x04, 0x07); // TX - 1431160 to 1431295
writeRegister(0x00, 0xFF); // CS0 - 1438022 to 1438163
writeRegister(0x01, 0xFF); // CS1 - 1438172 to 1438312
writeRegister(0x16, 0xC0); // FIFO CTRL - 1438326 to 1438461
writeRegister(0x40, 0x13); // TX Buffer - 1438474 to 1438610
writeRegister(0x41, 0x0E); // TX Buffer - 1438622 to 1438757
writeRegister(0x44, 0x23); // TX Buffer - 1438771 to 1438905
writeRegister(0x45, 0x11); // TX Buffer - 1438919 to 1439055
writeRegister(0x46, 0x13); // TX Buffer - 1439068 to 1439204
writeRegister(0x04, 0x07); // TX - 1439217 to 1439352
writeRegister(0x00, 0xFF); // CS0 - 1445998 to 1446135
writeRegister(0x01, 0xFF); // CS1 - 1446148 to 1446289
writeRegister(0x16, 0xC0); // FIFO CTRL - 1446298 to 1446436
writeRegister(0x40, 0x13); // TX Buffer - 1446446 to 1446585
writeRegister(0x41, 0x0E); // TX Buffer - 1446594 to 1446732
writeRegister(0x44, 0x23); // TX Buffer - 1446743 to 1446882
writeRegister(0x45, 0x11); // TX Buffer - 1446891 to 1447029
writeRegister(0x46, 0x13); // TX Buffer - 1447040 to 1447178
writeRegister(0x04, 0x07); // TX - 1447189 to 1447326
writeRegister(0x00, 0xFF); // CS0 - 1453976 to 1454117
writeRegister(0x01, 0xFF); // CS1 - 1454126 to 1454266
writeRegister(0x16, 0xC0); // FIFO CTRL - 1454280 to 1454415
writeRegister(0x40, 0x13); // TX Buffer - 1454428 to 1454564
writeRegister(0x41, 0x0E); // TX Buffer - 1454576 to 1454711
writeRegister(0x44, 0x23); // TX Buffer - 1454725 to 1454861
writeRegister(0x45, 0x11); // TX Buffer - 1454873 to 1455009
writeRegister(0x46, 0x13); // TX Buffer - 1455022 to 1455158
writeRegister(0x04, 0x07); // TX - 1455171 to 1455306
writeRegister(0x00, 0xFF); // CS0 - 1462033 to 1462174
writeRegister(0x01, 0xFF); // CS1 - 1462186 to 1462330
writeRegister(0x16, 0xC0); // FIFO CTRL - 1462337 to 1462479
writeRegister(0x40, 0x13); // TX Buffer - 1462485 to 1462619
writeRegister(0x41, 0x0E); // TX Buffer - 1462633 to 1462768
writeRegister(0x44, 0x23); // TX Buffer - 1462782 to 1462916
writeRegister(0x45, 0x11); // TX Buffer - 1462930 to 1463066
writeRegister(0x46, 0x13); // TX Buffer - 1463078 to 1463221
writeRegister(0x04, 0x07); // TX - 1463227 to 1463363
writeRegister(0x00, 0xFF); // CS0 - 1470008 to 1470149
writeRegister(0x01, 0xFF); // CS1 - 1470158 to 1470298
writeRegister(0x16, 0xC0); // FIFO CTRL - 1470312 to 1470447
writeRegister(0x40, 0x13); // TX Buffer - 1470461 to 1470596
writeRegister(0x41, 0x0E); // TX Buffer - 1470609 to 1470743
writeRegister(0x44, 0x23); // TX Buffer - 1470757 to 1470893
writeRegister(0x45, 0x11); // TX Buffer - 1470905 to 1471040
writeRegister(0x46, 0x13); // TX Buffer - 1471054 to 1471189
writeRegister(0x04, 0x07); // TX - 1471203 to 1471337
writeRegister(0x00, 0xFF); // CS0 - 1477984 to 1478120
writeRegister(0x01, 0xFF); // CS1 - 1478134 to 1478275
writeRegister(0x16, 0xC0); // FIFO CTRL - 1478284 to 1478422
writeRegister(0x40, 0x13); // TX Buffer - 1478433 to 1478574
writeRegister(0x41, 0x0E); // TX Buffer - 1478581 to 1478719
writeRegister(0x44, 0x23); // TX Buffer - 1478729 to 1478871
writeRegister(0x45, 0x11); // TX Buffer - 1478878 to 1479020
writeRegister(0x46, 0x13); // TX Buffer - 1479026 to 1479166
writeRegister(0x04, 0x07); // TX - 1479175 to 1479317
writeRegister(0x00, 0xFF); // CS0 - 1485956 to 1486097
writeRegister(0x01, 0xFF); // CS1 - 1486109 to 1486247
writeRegister(0x16, 0xC0); // FIFO CTRL - 1486260 to 1486394
writeRegister(0x40, 0x13); // TX Buffer - 1486408 to 1486542
writeRegister(0x41, 0x0E); // TX Buffer - 1486556 to 1486691
writeRegister(0x44, 0x23); // TX Buffer - 1486705 to 1486839
writeRegister(0x45, 0x11); // TX Buffer - 1486853 to 1486989
writeRegister(0x46, 0x13); // TX Buffer - 1487001 to 1487138
writeRegister(0x04, 0x07); // TX - 1487150 to 1487286
writeRegister(0x00, 0xFF); // CS0 - 1494016 to 1494152
writeRegister(0x01, 0xFF); // CS1 - 1494166 to 1494306
writeRegister(0x16, 0xC0); // FIFO CTRL - 1494316 to 1494455
writeRegister(0x40, 0x13); // TX Buffer - 1494465 to 1494607
writeRegister(0x41, 0x0E); // TX Buffer - 1494613 to 1494751
writeRegister(0x44, 0x23); // TX Buffer - 1494761 to 1494903
writeRegister(0x45, 0x11); // TX Buffer - 1494910 to 1495052
writeRegister(0x46, 0x13); // TX Buffer - 1495058 to 1495198
writeRegister(0x04, 0x07); // TX - 1495207 to 1495349
writeRegister(0x00, 0xFF); // CS0 - 1501988 to 1502129
writeRegister(0x01, 0xFF); // CS1 - 1502138 to 1502278
writeRegister(0x16, 0xC0); // FIFO CTRL - 1502292 to 1502427
writeRegister(0x40, 0x13); // TX Buffer - 1502440 to 1502576
writeRegister(0x41, 0x0E); // TX Buffer - 1502588 to 1502723
writeRegister(0x44, 0x23); // TX Buffer - 1502737 to 1502871
writeRegister(0x45, 0x11); // TX Buffer - 1502885 to 1503021
writeRegister(0x46, 0x13); // TX Buffer - 1503034 to 1503170
writeRegister(0x04, 0x07); // TX - 1503183 to 1503318
writeRegister(0x00, 0xFF); // CS0 - 1509964 to 1510101
writeRegister(0x01, 0xFF); // CS1 - 1510114 to 1510255
writeRegister(0x16, 0xC0); // FIFO CTRL - 1510267 to 1510402
writeRegister(0x40, 0x13); // TX Buffer - 1510416 to 1510551
writeRegister(0x41, 0x0E); // TX Buffer - 1510560 to 1510698
writeRegister(0x44, 0x23); // TX Buffer - 1510709 to 1510848
writeRegister(0x45, 0x11); // TX Buffer - 1510857 to 1510995
writeRegister(0x46, 0x13); // TX Buffer - 1511006 to 1511144
writeRegister(0x04, 0x07); // TX - 1511158 to 1511292
writeRegister(0x00, 0xFF); // CS0 - 1518020 to 1518161
writeRegister(0x01, 0xFF); // CS1 - 1518170 to 1518310
writeRegister(0x16, 0xC0); // FIFO CTRL - 1518324 to 1518459
writeRegister(0x40, 0x13); // TX Buffer - 1518473 to 1518608
writeRegister(0x41, 0x0E); // TX Buffer - 1518621 to 1518755
writeRegister(0x44, 0x23); // TX Buffer - 1518769 to 1518905
writeRegister(0x45, 0x11); // TX Buffer - 1518917 to 1519052
writeRegister(0x46, 0x13); // TX Buffer - 1519066 to 1519201
writeRegister(0x04, 0x07); // TX - 1519215 to 1519350
writeRegister(0x00, 0xFF); // CS0 - 1525996 to 1526133
writeRegister(0x01, 0xFF); // CS1 - 1526146 to 1526287
writeRegister(0x16, 0xC0); // FIFO CTRL - 1526296 to 1526434
writeRegister(0x40, 0x13); // TX Buffer - 1526445 to 1526582
writeRegister(0x41, 0x0E); // TX Buffer - 1526593 to 1526731
writeRegister(0x44, 0x23); // TX Buffer - 1526741 to 1526879
writeRegister(0x45, 0x11); // TX Buffer - 1526889 to 1527029
writeRegister(0x46, 0x13); // TX Buffer - 1527038 to 1527178
writeRegister(0x04, 0x07); // TX - 1527187 to 1527324
writeRegister(0x00, 0xFF); // CS0 - 1533968 to 1534107
writeRegister(0x01, 0xFF); // CS1 - 1534121 to 1534259
writeRegister(0x16, 0xC0); // FIFO CTRL - 1534272 to 1534406
writeRegister(0x40, 0x13); // TX Buffer - 1534420 to 1534554
writeRegister(0x41, 0x0E); // TX Buffer - 1534568 to 1534703
writeRegister(0x44, 0x23); // TX Buffer - 1534716 to 1534851
writeRegister(0x45, 0x11); // TX Buffer - 1534865 to 1535001
writeRegister(0x46, 0x13); // TX Buffer - 1535013 to 1535150
writeRegister(0x04, 0x07); // TX - 1535162 to 1535298
writeRegister(0x00, 0xFF); // CS0 - 1542028 to 1542164
writeRegister(0x01, 0xFF); // CS1 - 1542178 to 1542319
writeRegister(0x16, 0xC0); // FIFO CTRL - 1542328 to 1542466
writeRegister(0x40, 0x13); // TX Buffer - 1542477 to 1542614
writeRegister(0x41, 0x0E); // TX Buffer - 1542625 to 1542763
writeRegister(0x44, 0x23); // TX Buffer - 1542773 to 1542911
writeRegister(0x45, 0x11); // TX Buffer - 1542922 to 1543061
writeRegister(0x46, 0x13); // TX Buffer - 1543070 to 1543210
writeRegister(0x04, 0x07); // TX - 1543219 to 1543358
writeRegister(0x00, 0xFF); // CS0 - 1550000 to 1550141
writeRegister(0x01, 0xFF); // CS1 - 1550153 to 1550290
writeRegister(0x16, 0xC0); // FIFO CTRL - 1550304 to 1550440
writeRegister(0x40, 0x13); // TX Buffer - 1550452 to 1550586
writeRegister(0x41, 0x0E); // TX Buffer - 1550600 to 1550735
writeRegister(0x44, 0x23); // TX Buffer - 1550749 to 1550883
writeRegister(0x45, 0x11); // TX Buffer - 1550897 to 1551033
writeRegister(0x46, 0x13); // TX Buffer - 1551046 to 1551182
writeRegister(0x04, 0x07); // TX - 1551194 to 1551330
writeRegister(0x00, 0xFF); // CS0 - 1557976 to 1558119
writeRegister(0x01, 0xFF); // CS1 - 1558125 to 1558267
writeRegister(0x16, 0xC0); // FIFO CTRL - 1558279 to 1558414
writeRegister(0x40, 0x13); // TX Buffer - 1558428 to 1558563
writeRegister(0x41, 0x0E); // TX Buffer - 1558576 to 1558710
writeRegister(0x44, 0x23); // TX Buffer - 1558724 to 1558860
writeRegister(0x45, 0x11); // TX Buffer - 1558873 to 1559007
writeRegister(0x46, 0x13); // TX Buffer - 1559021 to 1559156
writeRegister(0x04, 0x07); // TX - 1559170 to 1559304
writeRegister(0x00, 0xFF); // CS0 - 1566032 to 1566173
writeRegister(0x01, 0xFF); // CS1 - 1566186 to 1566322
writeRegister(0x16, 0xC0); // FIFO CTRL - 1566336 to 1566471
writeRegister(0x40, 0x13); // TX Buffer - 1566484 to 1566620
writeRegister(0x41, 0x0E); // TX Buffer - 1566632 to 1566767
writeRegister(0x44, 0x23); // TX Buffer - 1566781 to 1566917
writeRegister(0x45, 0x11); // TX Buffer - 1566929 to 1567065
writeRegister(0x46, 0x13); // TX Buffer - 1567078 to 1567214
writeRegister(0x04, 0x07); // TX - 1567227 to 1567362
writeRegister(0x00, 0xFF); // CS0 - 1574008 to 1574151
writeRegister(0x01, 0xFF); // CS1 - 1574158 to 1574299
writeRegister(0x16, 0xC0); // FIFO CTRL - 1574311 to 1574446
writeRegister(0x40, 0x13); // TX Buffer - 1574460 to 1574594
writeRegister(0x41, 0x0E); // TX Buffer - 1574604 to 1574743
writeRegister(0x44, 0x23); // TX Buffer - 1574753 to 1574891
writeRegister(0x45, 0x11); // TX Buffer - 1574901 to 1575041
writeRegister(0x46, 0x13); // TX Buffer - 1575050 to 1575188
writeRegister(0x04, 0x07); // TX - 1575202 to 1575336
writeRegister(0x00, 0xFF); // CS0 - 1581980 to 1582119
writeRegister(0x01, 0xFF); // CS1 - 1582133 to 1582277
writeRegister(0x16, 0xC0); // FIFO CTRL - 1582284 to 1582422
writeRegister(0x40, 0x13); // TX Buffer - 1582432 to 1582566
writeRegister(0x41, 0x0E); // TX Buffer - 1582580 to 1582715
writeRegister(0x44, 0x23); // TX Buffer - 1582728 to 1582863
writeRegister(0x45, 0x11); // TX Buffer - 1582877 to 1583013
writeRegister(0x46, 0x13); // TX Buffer - 1583025 to 1583168
writeRegister(0x04, 0x07); // TX - 1583174 to 1583308
writeRegister(0x00, 0xFF); // CS0 - 1590040 to 1590176
writeRegister(0x01, 0xFF); // CS1 - 1590190 to 1590331
writeRegister(0x16, 0xC0); // FIFO CTRL - 1590344 to 1590478
writeRegister(0x40, 0x13); // TX Buffer - 1590492 to 1590626
writeRegister(0x41, 0x0E); // TX Buffer - 1590637 to 1590775
writeRegister(0x44, 0x23); // TX Buffer - 1590785 to 1590923
writeRegister(0x45, 0x11); // TX Buffer - 1590934 to 1591073
writeRegister(0x46, 0x13); // TX Buffer - 1591082 to 1591222
writeRegister(0x04, 0x07); // TX - 1591234 to 1591370
writeRegister(0x00, 0xFF); // CS0 - 1598012 to 1598153
writeRegister(0x01, 0xFF); // CS1 - 1598165 to 1598309
writeRegister(0x16, 0xC0); // FIFO CTRL - 1598316 to 1598458
writeRegister(0x40, 0x13); // TX Buffer - 1598464 to 1598598
writeRegister(0x41, 0x0E); // TX Buffer - 1598612 to 1598747
writeRegister(0x44, 0x23); // TX Buffer - 1598761 to 1598895
writeRegister(0x45, 0x11); // TX Buffer - 1598909 to 1599045
writeRegister(0x46, 0x13); // TX Buffer - 1599057 to 1599200
writeRegister(0x04, 0x07); // TX - 1599206 to 1599342
writeRegister(0x00, 0xFF); // CS0 - 1605987 to 1606127
writeRegister(0x01, 0xFF); // CS1 - 1606137 to 1606277
writeRegister(0x16, 0xC0); // FIFO CTRL - 1606291 to 1606426
writeRegister(0x40, 0x13); // TX Buffer - 1606440 to 1606575
writeRegister(0x41, 0x0E); // TX Buffer - 1606588 to 1606722
writeRegister(0x44, 0x23); // TX Buffer - 1606736 to 1606872
writeRegister(0x45, 0x11); // TX Buffer - 1606884 to 1607019
writeRegister(0x46, 0x13); // TX Buffer - 1607033 to 1607168
writeRegister(0x04, 0x07); // TX - 1607182 to 1607316
writeRegister(0x00, 0xFF); // CS0 - 1614044 to 1614185
writeRegister(0x01, 0xFF); // CS1 - 1614198 to 1614334
writeRegister(0x16, 0xC0); // FIFO CTRL - 1614348 to 1614483
writeRegister(0x40, 0x13); // TX Buffer - 1614496 to 1614632
writeRegister(0x41, 0x0E); // TX Buffer - 1614644 to 1614779
writeRegister(0x44, 0x23); // TX Buffer - 1614793 to 1614929
writeRegister(0x45, 0x11); // TX Buffer - 1614941 to 1615077
writeRegister(0x46, 0x13); // TX Buffer - 1615090 to 1615226
writeRegister(0x04, 0x07); // TX - 1615239 to 1615374
writeRegister(0x00, 0xFF); // CS0 - 1622020 to 1622163
writeRegister(0x01, 0xFF); // CS1 - 1622170 to 1622311
writeRegister(0x16, 0xC0); // FIFO CTRL - 1622323 to 1622458
writeRegister(0x40, 0x13); // TX Buffer - 1622472 to 1622606
writeRegister(0x41, 0x0E); // TX Buffer - 1622620 to 1622756
writeRegister(0x44, 0x23); // TX Buffer - 1622768 to 1622904
writeRegister(0x45, 0x11); // TX Buffer - 1622917 to 1623051
writeRegister(0x46, 0x13); // TX Buffer - 1623065 to 1623200
writeRegister(0x04, 0x07); // TX - 1623214 to 1623348
writeRegister(0x00, 0xFF); // CS0 - 1629995 to 1630131
writeRegister(0x01, 0xFF); // CS1 - 1630145 to 1630285
writeRegister(0x16, 0xC0); // FIFO CTRL - 1630295 to 1630434
writeRegister(0x40, 0x13); // TX Buffer - 1630444 to 1630586
writeRegister(0x41, 0x0E); // TX Buffer - 1630592 to 1630730
writeRegister(0x44, 0x23); // TX Buffer - 1630740 to 1630882
writeRegister(0x45, 0x11); // TX Buffer - 1630889 to 1631031
writeRegister(0x46, 0x13); // TX Buffer - 1631037 to 1631177
writeRegister(0x04, 0x07); // TX - 1631186 to 1631328
writeRegister(0x00, 0xFF); // CS0 - 1638052 to 1638194
writeRegister(0x01, 0xFF); // CS1 - 1638202 to 1638343
writeRegister(0x16, 0xC0); // FIFO CTRL - 1638356 to 1638490
writeRegister(0x40, 0x13); // TX Buffer - 1638504 to 1638638
writeRegister(0x41, 0x0E); // TX Buffer - 1638652 to 1638787
writeRegister(0x44, 0x23); // TX Buffer - 1638800 to 1638935
writeRegister(0x45, 0x11); // TX Buffer - 1638949 to 1639085
writeRegister(0x46, 0x13); // TX Buffer - 1639097 to 1639234
writeRegister(0x04, 0x07); // TX - 1639246 to 1639382
writeRegister(0x00, 0xFF); // CS0 - 1646024 to 1646165
writeRegister(0x01, 0xFF); // CS1 - 1646177 to 1646321
writeRegister(0x16, 0xC0); // FIFO CTRL - 1646328 to 1646466
writeRegister(0x40, 0x13); // TX Buffer - 1646476 to 1646618
writeRegister(0x41, 0x0E); // TX Buffer - 1646624 to 1646765
writeRegister(0x44, 0x23); // TX Buffer - 1646773 to 1646915
writeRegister(0x45, 0x11); // TX Buffer - 1646921 to 1647063
writeRegister(0x46, 0x13); // TX Buffer - 1647069 to 1647212
writeRegister(0x04, 0x07); // TX - 1647218 to 1647360
writeRegister(0x00, 0xFF); // CS0 - 1653999 to 1654140
writeRegister(0x01, 0xFF); // CS1 - 1654149 to 1654289
writeRegister(0x16, 0xC0); // FIFO CTRL - 1654303 to 1654438
writeRegister(0x40, 0x13); // TX Buffer - 1654452 to 1654587
writeRegister(0x41, 0x0E); // TX Buffer - 1654600 to 1654734
writeRegister(0x44, 0x23); // TX Buffer - 1654748 to 1654884
writeRegister(0x45, 0x11); // TX Buffer - 1654896 to 1655031
writeRegister(0x46, 0x13); // TX Buffer - 1655045 to 1655180
writeRegister(0x04, 0x07); // TX - 1655194 to 1655329
writeRegister(0x00, 0xFF); // CS0 - 1661975 to 1662112
writeRegister(0x01, 0xFF); // CS1 - 1662125 to 1662266
writeRegister(0x16, 0xC0); // FIFO CTRL - 1662275 to 1662413
writeRegister(0x40, 0x13); // TX Buffer - 1662424 to 1662561
writeRegister(0x41, 0x0E); // TX Buffer - 1662572 to 1662710
writeRegister(0x44, 0x23); // TX Buffer - 1662720 to 1662858
writeRegister(0x45, 0x11); // TX Buffer - 1662868 to 1663008
writeRegister(0x46, 0x13); // TX Buffer - 1663017 to 1663157
writeRegister(0x04, 0x07); // TX - 1663166 to 1663303
writeRegister(0x00, 0xFF); // CS0 - 1670032 to 1670171
writeRegister(0x01, 0xFF); // CS1 - 1670182 to 1670323
writeRegister(0x16, 0xC0); // FIFO CTRL - 1670335 to 1670470
writeRegister(0x40, 0x13); // TX Buffer - 1670484 to 1670619
writeRegister(0x41, 0x0E); // TX Buffer - 1670632 to 1670766
writeRegister(0x44, 0x23); // TX Buffer - 1670780 to 1670916
writeRegister(0x45, 0x11); // TX Buffer - 1670929 to 1671063
writeRegister(0x46, 0x13); // TX Buffer - 1671077 to 1671212
writeRegister(0x04, 0x07); // TX - 1671226 to 1671360
writeRegister(0x00, 0xFF); // CS0 - 1678007 to 1678143
writeRegister(0x01, 0xFF); // CS1 - 1678157 to 1678297
writeRegister(0x16, 0xC0); // FIFO CTRL - 1678307 to 1678447
writeRegister(0x40, 0x13); // TX Buffer - 1678456 to 1678593
writeRegister(0x41, 0x0E); // TX Buffer - 1678604 to 1678742
writeRegister(0x44, 0x23); // TX Buffer - 1678752 to 1678890
writeRegister(0x45, 0x11); // TX Buffer - 1678901 to 1679040
writeRegister(0x46, 0x13); // TX Buffer - 1679049 to 1679189
writeRegister(0x04, 0x07); // TX - 1679198 to 1679337
writeRegister(0x00, 0xFF); // CS0 - 1685979 to 1686120
writeRegister(0x01, 0xFF); // CS1 - 1686132 to 1686269
writeRegister(0x16, 0xC0); // FIFO CTRL - 1686283 to 1686419
writeRegister(0x40, 0x13); // TX Buffer - 1686431 to 1686567
writeRegister(0x41, 0x0E); // TX Buffer - 1686579 to 1686714
writeRegister(0x44, 0x23); // TX Buffer - 1686728 to 1686862
writeRegister(0x45, 0x11); // TX Buffer - 1686876 to 1687012
writeRegister(0x46, 0x13); // TX Buffer - 1687025 to 1687161
writeRegister(0x04, 0x07); // TX - 1687174 to 1687309
writeRegister(0x00, 0xFF); // CS0 - 1694039 to 1694175
writeRegister(0x01, 0xFF); // CS1 - 1694189 to 1694329
writeRegister(0x16, 0xC0); // FIFO CTRL - 1694340 to 1694478
writeRegister(0x40, 0x13); // TX Buffer - 1694488 to 1694630
writeRegister(0x41, 0x0E); // TX Buffer - 1694636 to 1694774
writeRegister(0x44, 0x23); // TX Buffer - 1694784 to 1694927
writeRegister(0x45, 0x11); // TX Buffer - 1694933 to 1695075
writeRegister(0x46, 0x13); // TX Buffer - 1695081 to 1695221
writeRegister(0x04, 0x07); // TX - 1695230 to 1695372
writeRegister(0x00, 0xFF); // CS0 - 1702011 to 1702152
writeRegister(0x01, 0xFF); // CS1 - 1702165 to 1702301
writeRegister(0x16, 0xC0); // FIFO CTRL - 1702315 to 1702450
writeRegister(0x40, 0x13); // TX Buffer - 1702463 to 1702599
writeRegister(0x41, 0x0E); // TX Buffer - 1702611 to 1702746
writeRegister(0x44, 0x23); // TX Buffer - 1702760 to 1702896
writeRegister(0x45, 0x11); // TX Buffer - 1702908 to 1703043
writeRegister(0x46, 0x13); // TX Buffer - 1703057 to 1703193
writeRegister(0x04, 0x07); // TX - 1703206 to 1703341
writeRegister(0x00, 0xFF); // CS0 - 1709986 to 1710122
writeRegister(0x01, 0xFF); // CS1 - 1710136 to 1710277
writeRegister(0x16, 0xC0); // FIFO CTRL - 1710286 to 1710424
writeRegister(0x40, 0x13); // TX Buffer - 1710435 to 1710572
writeRegister(0x41, 0x0E); // TX Buffer - 1710583 to 1710721
writeRegister(0x44, 0x23); // TX Buffer - 1710731 to 1710869
writeRegister(0x45, 0x11); // TX Buffer - 1710880 to 1711019
writeRegister(0x46, 0x13); // TX Buffer - 1711028 to 1711168
writeRegister(0x04, 0x07); // TX - 1711177 to 1711316
writeRegister(0x00, 0xFF); // CS0 - 1718043 to 1718182
writeRegister(0x01, 0xFF); // CS1 - 1718193 to 1718334
writeRegister(0x16, 0xC0); // FIFO CTRL - 1718347 to 1718481
writeRegister(0x40, 0x13); // TX Buffer - 1718495 to 1718629
writeRegister(0x41, 0x0E); // TX Buffer - 1718643 to 1718778
writeRegister(0x44, 0x23); // TX Buffer - 1718791 to 1718926
writeRegister(0x45, 0x11); // TX Buffer - 1718940 to 1719076
writeRegister(0x46, 0x13); // TX Buffer - 1719088 to 1719223
writeRegister(0x04, 0x07); // TX - 1719237 to 1719371
writeRegister(0x00, 0xFF); // CS0 - 1726018 to 1726154
writeRegister(0x01, 0xFF); // CS1 - 1726168 to 1726308
writeRegister(0x16, 0xC0); // FIFO CTRL - 1726319 to 1726457
writeRegister(0x40, 0x13); // TX Buffer - 1726467 to 1726609
writeRegister(0x41, 0x0E); // TX Buffer - 1726615 to 1726753
writeRegister(0x44, 0x23); // TX Buffer - 1726763 to 1726906
writeRegister(0x45, 0x11); // TX Buffer - 1726912 to 1727054
writeRegister(0x46, 0x13); // TX Buffer - 1727060 to 1727200
writeRegister(0x04, 0x07); // TX - 1727209 to 1727351
writeRegister(0x00, 0xFF); // CS0 - 1733990 to 1734131
writeRegister(0x01, 0xFF); // CS1 - 1734144 to 1734280
writeRegister(0x16, 0xC0); // FIFO CTRL - 1734294 to 1734429
writeRegister(0x40, 0x13); // TX Buffer - 1734442 to 1734578
writeRegister(0x41, 0x0E); // TX Buffer - 1734590 to 1734725
writeRegister(0x44, 0x23); // TX Buffer - 1734739 to 1734875
writeRegister(0x45, 0x11); // TX Buffer - 1734887 to 1735023
writeRegister(0x46, 0x13); // TX Buffer - 1735036 to 1735172
writeRegister(0x04, 0x07); // TX - 1735185 to 1735320
writeRegister(0x00, 0xFF); // CS0 - 1742050 to 1742188
writeRegister(0x01, 0xFF); // CS1 - 1742200 to 1742340
writeRegister(0x16, 0xC0); // FIFO CTRL - 1742351 to 1742489
writeRegister(0x40, 0x13); // TX Buffer - 1742499 to 1742641
writeRegister(0x41, 0x0E); // TX Buffer - 1742647 to 1742785
writeRegister(0x44, 0x23); // TX Buffer - 1742796 to 1742938
writeRegister(0x45, 0x11); // TX Buffer - 1742944 to 1743086
writeRegister(0x46, 0x13); // TX Buffer - 1743093 to 1743231
writeRegister(0x04, 0x07); // TX - 1743241 to 1743383
writeRegister(0x00, 0xFF); // CS0 - 1750022 to 1750162
writeRegister(0x01, 0xFF); // CS1 - 1750172 to 1750314
writeRegister(0x16, 0xC0); // FIFO CTRL - 1750326 to 1750461
writeRegister(0x40, 0x13); // TX Buffer - 1750475 to 1750610
writeRegister(0x41, 0x0E); // TX Buffer - 1750623 to 1750757
writeRegister(0x44, 0x23); // TX Buffer - 1750771 to 1750907
writeRegister(0x45, 0x11); // TX Buffer - 1750920 to 1751054
writeRegister(0x46, 0x13); // TX Buffer - 1751068 to 1751203
writeRegister(0x04, 0x07); // TX - 1751217 to 1751351
writeRegister(0x00, 0xFF); // CS0 - 1757998 to 1758134
writeRegister(0x01, 0xFF); // CS1 - 1758148 to 1758289
writeRegister(0x16, 0xC0); // FIFO CTRL - 1758302 to 1758436
writeRegister(0x40, 0x13); // TX Buffer - 1758450 to 1758584
writeRegister(0x41, 0x0E); // TX Buffer - 1758595 to 1758733
writeRegister(0x44, 0x23); // TX Buffer - 1758743 to 1758881
writeRegister(0x45, 0x11); // TX Buffer - 1758892 to 1759031
writeRegister(0x46, 0x13); // TX Buffer - 1759040 to 1759180
writeRegister(0x04, 0x07); // TX - 1759192 to 1759328
writeRegister(0x00, 0xFF); // CS0 - 1766055 to 1766194
writeRegister(0x01, 0xFF); // CS1 - 1766205 to 1766346
writeRegister(0x16, 0xC0); // FIFO CTRL - 1766358 to 1766493
writeRegister(0x40, 0x13); // TX Buffer - 1766507 to 1766641
writeRegister(0x41, 0x0E); // TX Buffer - 1766655 to 1766790
writeRegister(0x44, 0x23); // TX Buffer - 1766803 to 1766939
writeRegister(0x45, 0x11); // TX Buffer - 1766952 to 1767086
writeRegister(0x46, 0x13); // TX Buffer - 1767100 to 1767235
writeRegister(0x04, 0x07); // TX - 1767249 to 1767383
writeRegister(0x00, 0xFF); // CS0 - 1774030 to 1774166
writeRegister(0x01, 0xFF); // CS1 - 1774180 to 1774320
writeRegister(0x16, 0xC0); // FIFO CTRL - 1774330 to 1774469
writeRegister(0x40, 0x13); // TX Buffer - 1774479 to 1774618
writeRegister(0x41, 0x0E); // TX Buffer - 1774627 to 1774765
writeRegister(0x44, 0x23); // TX Buffer - 1774775 to 1774913
writeRegister(0x45, 0x11); // TX Buffer - 1774924 to 1775063
writeRegister(0x46, 0x13); // TX Buffer - 1775072 to 1775212
writeRegister(0x04, 0x07); // TX - 1775221 to 1775360
writeRegister(0x00, 0xFF); // CS0 - 1782002 to 1782143
writeRegister(0x01, 0xFF); // CS1 - 1782156 to 1782292
writeRegister(0x16, 0xC0); // FIFO CTRL - 1782306 to 1782441
writeRegister(0x40, 0x13); // TX Buffer - 1782454 to 1782590
writeRegister(0x41, 0x0E); // TX Buffer - 1782602 to 1782737
writeRegister(0x44, 0x23); // TX Buffer - 1782751 to 1782887
writeRegister(0x45, 0x11); // TX Buffer - 1782899 to 1783035
writeRegister(0x46, 0x13); // TX Buffer - 1783048 to 1783184
writeRegister(0x04, 0x07); // TX - 1783197 to 1783332
writeRegister(0x00, 0xFF); // CS0 - 1790062 to 1790200
writeRegister(0x01, 0xFF); // CS1 - 1790212 to 1790352
writeRegister(0x16, 0xC0); // FIFO CTRL - 1790363 to 1790501
writeRegister(0x40, 0x13); // TX Buffer - 1790511 to 1790650
writeRegister(0x41, 0x0E); // TX Buffer - 1790659 to 1790797
writeRegister(0x44, 0x23); // TX Buffer - 1790808 to 1790947
writeRegister(0x45, 0x11); // TX Buffer - 1790956 to 1791094
writeRegister(0x46, 0x13); // TX Buffer - 1791104 to 1791243
writeRegister(0x04, 0x07); // TX - 1791253 to 1791392
writeRegister(0x00, 0xFF); // CS0 - 1798034 to 1798175
writeRegister(0x01, 0xFF); // CS1 - 1798188 to 1798324
writeRegister(0x16, 0xC0); // FIFO CTRL - 1798338 to 1798473
writeRegister(0x40, 0x13); // TX Buffer - 1798487 to 1798622
writeRegister(0x41, 0x0E); // TX Buffer - 1798635 to 1798769
writeRegister(0x44, 0x23); // TX Buffer - 1798783 to 1798919
writeRegister(0x45, 0x11); // TX Buffer - 1798931 to 1799066
writeRegister(0x46, 0x13); // TX Buffer - 1799080 to 1799215
writeRegister(0x04, 0x07); // TX - 1799229 to 1799363
writeRegister(0x00, 0xFF); // CS0 - 1806010 to 1806152
writeRegister(0x01, 0xFF); // CS1 - 1806160 to 1806301
writeRegister(0x16, 0xC0); // FIFO CTRL - 1806314 to 1806448
writeRegister(0x40, 0x13); // TX Buffer - 1806462 to 1806596
writeRegister(0x41, 0x0E); // TX Buffer - 1806610 to 1806745
writeRegister(0x44, 0x23); // TX Buffer - 1806758 to 1806893
writeRegister(0x45, 0x11); // TX Buffer - 1806907 to 1807043
writeRegister(0x46, 0x13); // TX Buffer - 1807055 to 1807192
writeRegister(0x04, 0x07); // TX - 1807204 to 1807340
writeRegister(0x00, 0xFF); // CS0 - 1813982 to 1814123
writeRegister(0x01, 0xFF); // CS1 - 1814135 to 1814279
writeRegister(0x16, 0xC0); // FIFO CTRL - 1814286 to 1814424
writeRegister(0x40, 0x13); // TX Buffer - 1814434 to 1814576
writeRegister(0x41, 0x0E); // TX Buffer - 1814582 to 1814723
writeRegister(0x44, 0x23); // TX Buffer - 1814731 to 1814873
writeRegister(0x45, 0x11); // TX Buffer - 1814879 to 1815021
writeRegister(0x46, 0x13); // TX Buffer - 1815027 to 1815170
writeRegister(0x04, 0x07); // TX - 1815176 to 1815318
writeRegister(0x00, 0xFF); // CS0 - 1822042 to 1822186
writeRegister(0x01, 0xFF); // CS1 - 1822192 to 1822332
writeRegister(0x16, 0xC0); // FIFO CTRL - 1822346 to 1822482
writeRegister(0x40, 0x13); // TX Buffer - 1822494 to 1822630
writeRegister(0x41, 0x0E); // TX Buffer - 1822639 to 1822777
writeRegister(0x44, 0x23); // TX Buffer - 1822787 to 1822925
writeRegister(0x45, 0x11); // TX Buffer - 1822936 to 1823075
writeRegister(0x46, 0x13); // TX Buffer - 1823084 to 1823224
writeRegister(0x04, 0x07); // TX - 1823237 to 1823372
writeRegister(0x00, 0xFF); // CS0 - 1830014 to 1830155
writeRegister(0x01, 0xFF); // CS1 - 1830167 to 1830312
writeRegister(0x16, 0xC0); // FIFO CTRL - 1830318 to 1830456
writeRegister(0x40, 0x13); // TX Buffer - 1830466 to 1830602
writeRegister(0x41, 0x0E); // TX Buffer - 1830614 to 1830749
writeRegister(0x44, 0x23); // TX Buffer - 1830763 to 1830897
writeRegister(0x45, 0x11); // TX Buffer - 1830911 to 1831047
writeRegister(0x46, 0x13); // TX Buffer - 1831060 to 1831202
writeRegister(0x04, 0x07); // TX - 1831209 to 1831344
writeRegister(0x00, 0xFF); // CS0 - 1837990 to 1838129
writeRegister(0x01, 0xFF); // CS1 - 1838140 to 1838281
writeRegister(0x16, 0xC0); // FIFO CTRL - 1838293 to 1838428
writeRegister(0x40, 0x13); // TX Buffer - 1838442 to 1838577
writeRegister(0x41, 0x0E); // TX Buffer - 1838590 to 1838724
writeRegister(0x44, 0x23); // TX Buffer - 1838738 to 1838874
writeRegister(0x45, 0x11); // TX Buffer - 1838887 to 1839021
writeRegister(0x46, 0x13); // TX Buffer - 1839035 to 1839170
writeRegister(0x04, 0x07); // TX - 1839184 to 1839318
writeRegister(0x00, 0xFF); // CS0 - 1846046 to 1846187
writeRegister(0x01, 0xFF); // CS1 - 1846200 to 1846344
writeRegister(0x16, 0xC0); // FIFO CTRL - 1846350 to 1846491
writeRegister(0x40, 0x13); // TX Buffer - 1846499 to 1846634
writeRegister(0x41, 0x0E); // TX Buffer - 1846646 to 1846781
writeRegister(0x44, 0x23); // TX Buffer - 1846795 to 1846931
writeRegister(0x45, 0x11); // TX Buffer - 1846943 to 1847078
writeRegister(0x46, 0x13); // TX Buffer - 1847092 to 1847233
writeRegister(0x04, 0x07); // TX - 1847241 to 1847376
writeRegister(0x00, 0xFF); // CS0 - 1854022 to 1854161
writeRegister(0x01, 0xFF); // CS1 - 1854172 to 1854313
writeRegister(0x16, 0xC0); // FIFO CTRL - 1854326 to 1854460
writeRegister(0x40, 0x13); // TX Buffer - 1854474 to 1854608
writeRegister(0x41, 0x0E); // TX Buffer - 1854622 to 1854757
writeRegister(0x44, 0x23); // TX Buffer - 1854770 to 1854905
writeRegister(0x45, 0x11); // TX Buffer - 1854919 to 1855055
writeRegister(0x46, 0x13); // TX Buffer - 1855067 to 1855204
writeRegister(0x04, 0x07); // TX - 1855216 to 1855350
writeRegister(0x00, 0xFF); // CS0 - 1861997 to 1862133
writeRegister(0x01, 0xFF); // CS1 - 1862147 to 1862287
writeRegister(0x16, 0xC0); // FIFO CTRL - 1862298 to 1862436
writeRegister(0x40, 0x13); // TX Buffer - 1862446 to 1862588
writeRegister(0x41, 0x0E); // TX Buffer - 1862594 to 1862732
writeRegister(0x44, 0x23); // TX Buffer - 1862742 to 1862885
writeRegister(0x45, 0x11); // TX Buffer - 1862891 to 1863033
writeRegister(0x46, 0x13); // TX Buffer - 1863039 to 1863179
writeRegister(0x04, 0x07); // TX - 1863188 to 1863330
writeRegister(0x00, 0xFF); // CS0 - 1870054 to 1870198
writeRegister(0x01, 0xFF); // CS1 - 1870204 to 1870345
writeRegister(0x16, 0xC0); // FIFO CTRL - 1870358 to 1870492
writeRegister(0x40, 0x13); // TX Buffer - 1870506 to 1870640
writeRegister(0x41, 0x0E); // TX Buffer - 1870654 to 1870789
writeRegister(0x44, 0x23); // TX Buffer - 1870803 to 1870937
writeRegister(0x45, 0x11); // TX Buffer - 1870951 to 1871087
writeRegister(0x46, 0x13); // TX Buffer - 1871100 to 1871236
writeRegister(0x04, 0x07); // TX - 1871248 to 1871384
writeRegister(0x00, 0xFF); // CS0 - 1878029 to 1878167
writeRegister(0x01, 0xFF); // CS1 - 1878179 to 1878319
writeRegister(0x16, 0xC0); // FIFO CTRL - 1878330 to 1878468
writeRegister(0x40, 0x13); // TX Buffer - 1878478 to 1878620
writeRegister(0x41, 0x0E); // TX Buffer - 1878626 to 1878764
writeRegister(0x44, 0x23); // TX Buffer - 1878775 to 1878917
writeRegister(0x45, 0x11); // TX Buffer - 1878923 to 1879065
writeRegister(0x46, 0x13); // TX Buffer - 1879072 to 1879210
writeRegister(0x04, 0x07); // TX - 1879220 to 1879362
writeRegister(0x00, 0xFF); // CS0 - 1886002 to 1886141
writeRegister(0x01, 0xFF); // CS1 - 1886151 to 1886293
writeRegister(0x16, 0xC0); // FIFO CTRL - 1886305 to 1886440
writeRegister(0x40, 0x13); // TX Buffer - 1886454 to 1886589
writeRegister(0x41, 0x0E); // TX Buffer - 1886602 to 1886736
writeRegister(0x44, 0x23); // TX Buffer - 1886750 to 1886886
writeRegister(0x45, 0x11); // TX Buffer - 1886899 to 1887033
writeRegister(0x46, 0x13); // TX Buffer - 1887047 to 1887182
writeRegister(0x04, 0x07); // TX - 1887196 to 1887330
writeRegister(0x00, 0xFF); // CS0 - 1894058 to 1894199
writeRegister(0x01, 0xFF); // CS1 - 1894212 to 1894356
writeRegister(0x16, 0xC0); // FIFO CTRL - 1894362 to 1894500
writeRegister(0x40, 0x13); // TX Buffer - 1894510 to 1894652
writeRegister(0x41, 0x0E); // TX Buffer - 1894658 to 1894801
writeRegister(0x44, 0x23); // TX Buffer - 1894807 to 1894949
writeRegister(0x45, 0x11); // TX Buffer - 1894955 to 1895097
writeRegister(0x46, 0x13); // TX Buffer - 1895104 to 1895246
writeRegister(0x04, 0x07); // TX - 1895253 to 1895394
writeRegister(0x00, 0xFF); // CS0 - 1902034 to 1902173
writeRegister(0x01, 0xFF); // CS1 - 1902184 to 1902325
writeRegister(0x16, 0xC0); // FIFO CTRL - 1902337 to 1902472
writeRegister(0x40, 0x13); // TX Buffer - 1902486 to 1902620
writeRegister(0x41, 0x0E); // TX Buffer - 1902634 to 1902769
writeRegister(0x44, 0x23); // TX Buffer - 1902782 to 1902918
writeRegister(0x45, 0x11); // TX Buffer - 1902931 to 1903065
writeRegister(0x46, 0x13); // TX Buffer - 1903079 to 1903214
writeRegister(0x04, 0x07); // TX - 1903228 to 1903362
writeRegister(0x00, 0xFF); // CS0 - 1910009 to 1910145
writeRegister(0x01, 0xFF); // CS1 - 1910159 to 1910299
writeRegister(0x16, 0xC0); // FIFO CTRL - 1910310 to 1910448
writeRegister(0x40, 0x13); // TX Buffer - 1910458 to 1910597
writeRegister(0x41, 0x0E); // TX Buffer - 1910606 to 1910744
writeRegister(0x44, 0x23); // TX Buffer - 1910754 to 1910892
writeRegister(0x45, 0x11); // TX Buffer - 1910903 to 1911042
writeRegister(0x46, 0x13); // TX Buffer - 1911051 to 1911191
writeRegister(0x04, 0x07); // TX - 1911200 to 1911339
writeRegister(0x00, 0xFF); // CS0 - 1918066 to 1918207
writeRegister(0x01, 0xFF); // CS1 - 1918216 to 1918357
writeRegister(0x16, 0xC0); // FIFO CTRL - 1918370 to 1918504
writeRegister(0x40, 0x13); // TX Buffer - 1918518 to 1918652
writeRegister(0x41, 0x0E); // TX Buffer - 1918666 to 1918801
writeRegister(0x44, 0x23); // TX Buffer - 1918815 to 1918949
writeRegister(0x45, 0x11); // TX Buffer - 1918963 to 1919099
writeRegister(0x46, 0x13); // TX Buffer - 1919111 to 1919248
writeRegister(0x04, 0x07); // TX - 1919260 to 1919396
writeRegister(0x00, 0xFF); // CS0 - 1926041 to 1926179
writeRegister(0x01, 0xFF); // CS1 - 1926191 to 1926331
writeRegister(0x16, 0xC0); // FIFO CTRL - 1926342 to 1926480
writeRegister(0x40, 0x13); // TX Buffer - 1926490 to 1926629
writeRegister(0x41, 0x0E); // TX Buffer - 1926638 to 1926776
writeRegister(0x44, 0x23); // TX Buffer - 1926787 to 1926926
writeRegister(0x45, 0x11); // TX Buffer - 1926935 to 1927073
writeRegister(0x46, 0x13); // TX Buffer - 1927083 to 1927222
writeRegister(0x04, 0x07); // TX - 1927232 to 1927370
writeRegister(0x00, 0xFF); // CS0 - 1934013 to 1934153
writeRegister(0x01, 0xFF); // CS1 - 1934167 to 1934303
writeRegister(0x16, 0xC0); // FIFO CTRL - 1934317 to 1934452
writeRegister(0x40, 0x13); // TX Buffer - 1934466 to 1934601
writeRegister(0x41, 0x0E); // TX Buffer - 1934614 to 1934748
writeRegister(0x44, 0x23); // TX Buffer - 1934762 to 1934898
writeRegister(0x45, 0x11); // TX Buffer - 1934910 to 1935045
writeRegister(0x46, 0x13); // TX Buffer - 1935059 to 1935194
writeRegister(0x04, 0x07); // TX - 1935208 to 1935342
writeRegister(0x00, 0xFF); // CS0 - 1942074 to 1942211
writeRegister(0x01, 0xFF); // CS1 - 1942224 to 1942365
writeRegister(0x16, 0xC0); // FIFO CTRL - 1942374 to 1942512
writeRegister(0x40, 0x13); // TX Buffer - 1942522 to 1942664
writeRegister(0x41, 0x0E); // TX Buffer - 1942670 to 1942808
writeRegister(0x44, 0x23); // TX Buffer - 1942819 to 1942961
writeRegister(0x45, 0x11); // TX Buffer - 1942967 to 1943109
writeRegister(0x46, 0x13); // TX Buffer - 1943116 to 1943254
writeRegister(0x04, 0x07); // TX - 1943265 to 1943406
writeRegister(0x00, 0xFF); // CS0 - 1950046 to 1950185
writeRegister(0x01, 0xFF); // CS1 - 1950199 to 1950337
writeRegister(0x16, 0xC0); // FIFO CTRL - 1950349 to 1950484
writeRegister(0x40, 0x13); // TX Buffer - 1950498 to 1950632
writeRegister(0x41, 0x0E); // TX Buffer - 1950646 to 1950782
writeRegister(0x44, 0x23); // TX Buffer - 1950794 to 1950930
writeRegister(0x45, 0x11); // TX Buffer - 1950943 to 1951077
writeRegister(0x46, 0x13); // TX Buffer - 1951091 to 1951226
writeRegister(0x04, 0x07); // TX - 1951240 to 1951374
writeRegister(0x00, 0xFF); // CS0 - 1958021 to 1958165
writeRegister(0x01, 0xFF); // CS1 - 1958171 to 1958311
writeRegister(0x16, 0xC0); // FIFO CTRL - 1958325 to 1958460
writeRegister(0x40, 0x13); // TX Buffer - 1958473 to 1958609
writeRegister(0x41, 0x0E); // TX Buffer - 1958618 to 1958756
writeRegister(0x44, 0x23); // TX Buffer - 1958766 to 1958904
writeRegister(0x45, 0x11); // TX Buffer - 1958915 to 1959054
writeRegister(0x46, 0x13); // TX Buffer - 1959063 to 1959203
writeRegister(0x04, 0x07); // TX - 1959216 to 1959351
writeRegister(0x00, 0xFF); // CS0 - 1965993 to 1966134
writeRegister(0x01, 0xFF); // CS1 - 1966146 to 1966291
writeRegister(0x16, 0xC0); // FIFO CTRL - 1966297 to 1966435
writeRegister(0x40, 0x13); // TX Buffer - 1966445 to 1966581
writeRegister(0x41, 0x0E); // TX Buffer - 1966593 to 1966728
writeRegister(0x44, 0x23); // TX Buffer - 1966742 to 1966876
writeRegister(0x45, 0x11); // TX Buffer - 1966890 to 1967026
writeRegister(0x46, 0x13); // TX Buffer - 1967039 to 1967181
writeRegister(0x04, 0x07); // TX - 1967188 to 1967323
writeRegister(0x00, 0xFF); // CS0 - 1974053 to 1974191
writeRegister(0x01, 0xFF); // CS1 - 1974203 to 1974343
writeRegister(0x16, 0xC0); // FIFO CTRL - 1974357 to 1974492
writeRegister(0x40, 0x13); // TX Buffer - 1974506 to 1974641
writeRegister(0x41, 0x0E); // TX Buffer - 1974650 to 1974788
writeRegister(0x44, 0x23); // TX Buffer - 1974799 to 1974938
writeRegister(0x45, 0x11); // TX Buffer - 1974947 to 1975085
writeRegister(0x46, 0x13); // TX Buffer - 1975095 to 1975235
writeRegister(0x04, 0x07); // TX - 1975248 to 1975383
writeRegister(0x00, 0xFF); // CS0 - 1982025 to 1982166
writeRegister(0x01, 0xFF); // CS1 - 1982179 to 1982323
writeRegister(0x16, 0xC0); // FIFO CTRL - 1982329 to 1982470
writeRegister(0x40, 0x13); // TX Buffer - 1982478 to 1982613
writeRegister(0x41, 0x0E); // TX Buffer - 1982626 to 1982760
writeRegister(0x44, 0x23); // TX Buffer - 1982774 to 1982910
writeRegister(0x45, 0x11); // TX Buffer - 1982922 to 1983057
writeRegister(0x46, 0x13); // TX Buffer - 1983071 to 1983212
writeRegister(0x04, 0x07); // TX - 1983220 to 1983355
writeRegister(0x00, 0xFF); // CS0 - 1990001 to 1990140
writeRegister(0x01, 0xFF); // CS1 - 1990151 to 1990292
writeRegister(0x16, 0xC0); // FIFO CTRL - 1990305 to 1990439
writeRegister(0x40, 0x13); // TX Buffer - 1990453 to 1990587
writeRegister(0x41, 0x0E); // TX Buffer - 1990601 to 1990736
writeRegister(0x44, 0x23); // TX Buffer - 1990749 to 1990884
writeRegister(0x45, 0x11); // TX Buffer - 1990898 to 1991034
writeRegister(0x46, 0x13); // TX Buffer - 1991046 to 1991183
writeRegister(0x04, 0x07); // TX - 1991195 to 1991329
writeRegister(0x00, 0xFF); // CS0 - 1998058 to 1998197
writeRegister(0x01, 0xFF); // CS1 - 1998211 to 1998349
writeRegister(0x16, 0xC0); // FIFO CTRL - 1998361 to 1998496
writeRegister(0x40, 0x13); // TX Buffer - 1998510 to 1998645
writeRegister(0x41, 0x0E); // TX Buffer - 1998658 to 1998792
writeRegister(0x44, 0x23); // TX Buffer - 1998806 to 1998942
writeRegister(0x45, 0x11); // TX Buffer - 1998955 to 1999089
writeRegister(0x46, 0x13); // TX Buffer - 1999103 to 1999238
writeRegister(0x04, 0x07); // TX - 1999252 to 1999386
writeRegister(0x00, 0xFF); // CS0 - 2006033 to 2006177
writeRegister(0x01, 0xFF); // CS1 - 2006183 to 2006323
writeRegister(0x16, 0xC0); // FIFO CTRL - 2006337 to 2006471
writeRegister(0x40, 0x13); // TX Buffer - 2006485 to 2006619
writeRegister(0x41, 0x0E); // TX Buffer - 2006633 to 2006768
writeRegister(0x44, 0x23); // TX Buffer - 2006782 to 2006916
writeRegister(0x45, 0x11); // TX Buffer - 2006930 to 2007066
writeRegister(0x46, 0x13); // TX Buffer - 2007079 to 2007215
writeRegister(0x04, 0x07); // TX - 2007227 to 2007363
writeRegister(0x00, 0xFF); // CS0 - 2014008 to 2014146
writeRegister(0x01, 0xFF); // CS1 - 2014158 to 2014300
writeRegister(0x16, 0xC0); // FIFO CTRL - 2014309 to 2014447
writeRegister(0x40, 0x13); // TX Buffer - 2014457 to 2014599
writeRegister(0x41, 0x0E); // TX Buffer - 2014605 to 2014743
writeRegister(0x44, 0x23); // TX Buffer - 2014754 to 2014896
writeRegister(0x45, 0x11); // TX Buffer - 2014902 to 2015044
writeRegister(0x46, 0x13); // TX Buffer - 2015051 to 2015189
writeRegister(0x04, 0x07); // TX - 2015200 to 2015341
writeRegister(0x00, 0xFF); // CS0 - 2022065 to 2022209
writeRegister(0x01, 0xFF); // CS1 - 2022215 to 2022355
writeRegister(0x16, 0xC0); // FIFO CTRL - 2022369 to 2022504
writeRegister(0x40, 0x13); // TX Buffer - 2022517 to 2022653
writeRegister(0x41, 0x0E); // TX Buffer - 2022665 to 2022800
writeRegister(0x44, 0x23); // TX Buffer - 2022814 to 2022950
writeRegister(0x45, 0x11); // TX Buffer - 2022962 to 2023098
writeRegister(0x46, 0x13); // TX Buffer - 2023111 to 2023247
writeRegister(0x04, 0x07); // TX - 2023260 to 2023395
writeRegister(0x00, 0xFF); // CS0 - 2030037 to 2030178
writeRegister(0x01, 0xFF); // CS1 - 2030191 to 2030335
writeRegister(0x16, 0xC0); // FIFO CTRL - 2030341 to 2030479
writeRegister(0x40, 0x13); // TX Buffer - 2030489 to 2030631
writeRegister(0x41, 0x0E); // TX Buffer - 2030637 to 2030780
writeRegister(0x44, 0x23); // TX Buffer - 2030786 to 2030928
writeRegister(0x45, 0x11); // TX Buffer - 2030934 to 2031075
writeRegister(0x46, 0x13); // TX Buffer - 2031083 to 2031225
writeRegister(0x04, 0x07); // TX - 2031232 to 2031373
writeRegister(0x00, 0xFF); // CS0 - 2038013 to 2038152
writeRegister(0x01, 0xFF); // CS1 - 2038163 to 2038304
writeRegister(0x16, 0xC0); // FIFO CTRL - 2038316 to 2038451
writeRegister(0x40, 0x13); // TX Buffer - 2038465 to 2038599
writeRegister(0x41, 0x0E); // TX Buffer - 2038613 to 2038748
writeRegister(0x44, 0x23); // TX Buffer - 2038761 to 2038896
writeRegister(0x45, 0x11); // TX Buffer - 2038910 to 2039046
writeRegister(0x46, 0x13); // TX Buffer - 2039058 to 2039193
writeRegister(0x04, 0x07); // TX - 2039207 to 2039341
writeRegister(0x00, 0xFF); // CS0 - 2046070 to 2046209
writeRegister(0x01, 0xFF); // CS1 - 2046223 to 2046367
writeRegister(0x16, 0xC0); // FIFO CTRL - 2046373 to 2046511
writeRegister(0x40, 0x13); // TX Buffer - 2046522 to 2046657
writeRegister(0x41, 0x0E); // TX Buffer - 2046670 to 2046804
writeRegister(0x44, 0x23); // TX Buffer - 2046818 to 2046954
writeRegister(0x45, 0x11); // TX Buffer - 2046967 to 2047101
writeRegister(0x46, 0x13); // TX Buffer - 2047115 to 2047258
writeRegister(0x04, 0x07); // TX - 2047264 to 2047398
writeRegister(0x00, 0xFF); // CS0 - 2054045 to 2054186
writeRegister(0x01, 0xFF); // CS1 - 2054195 to 2054336
writeRegister(0x16, 0xC0); // FIFO CTRL - 2054349 to 2054483
writeRegister(0x40, 0x13); // TX Buffer - 2054497 to 2054631
writeRegister(0x41, 0x0E); // TX Buffer - 2054645 to 2054780
writeRegister(0x44, 0x23); // TX Buffer - 2054794 to 2054928
writeRegister(0x45, 0x11); // TX Buffer - 2054942 to 2055078
writeRegister(0x46, 0x13); // TX Buffer - 2055090 to 2055227
writeRegister(0x04, 0x07); // TX - 2055239 to 2055375
writeRegister(0x00, 0xFF); // CS0 - 2062020 to 2062158
writeRegister(0x01, 0xFF); // CS1 - 2062170 to 2062310
writeRegister(0x16, 0xC0); // FIFO CTRL - 2062321 to 2062459
writeRegister(0x40, 0x13); // TX Buffer - 2062469 to 2062608
writeRegister(0x41, 0x0E); // TX Buffer - 2062617 to 2062755
writeRegister(0x44, 0x23); // TX Buffer - 2062766 to 2062905
writeRegister(0x45, 0x11); // TX Buffer - 2062914 to 2063052
writeRegister(0x46, 0x13); // TX Buffer - 2063062 to 2063201
writeRegister(0x04, 0x07); // TX - 2063211 to 2063349
writeRegister(0x00, 0xFF); // CS0 - 2070077 to 2070218
writeRegister(0x01, 0xFF); // CS1 - 2070227 to 2070367
writeRegister(0x16, 0xC0); // FIFO CTRL - 2070381 to 2070516
writeRegister(0x40, 0x13); // TX Buffer - 2070529 to 2070665
writeRegister(0x41, 0x0E); // TX Buffer - 2070677 to 2070812
writeRegister(0x44, 0x23); // TX Buffer - 2070826 to 2070960
writeRegister(0x45, 0x11); // TX Buffer - 2070974 to 2071110
writeRegister(0x46, 0x13); // TX Buffer - 2071123 to 2071259
writeRegister(0x04, 0x07); // TX - 2071272 to 2071407
writeRegister(0x00, 0xFF); // CS0 - 2078053 to 2078190
writeRegister(0x01, 0xFF); // CS1 - 2078203 to 2078344
writeRegister(0x16, 0xC0); // FIFO CTRL - 2078353 to 2078491
writeRegister(0x40, 0x13); // TX Buffer - 2078501 to 2078643
writeRegister(0x41, 0x0E); // TX Buffer - 2078649 to 2078789
writeRegister(0x44, 0x23); // TX Buffer - 2078798 to 2078940
writeRegister(0x45, 0x11); // TX Buffer - 2078946 to 2079088
writeRegister(0x46, 0x13); // TX Buffer - 2079095 to 2079233
writeRegister(0x04, 0x07); // TX - 2079244 to 2079385
writeRegister(0x00, 0xFF); // CS0 - 2086025 to 2086164
writeRegister(0x01, 0xFF); // CS1 - 2086178 to 2086316
writeRegister(0x16, 0xC0); // FIFO CTRL - 2086328 to 2086463
writeRegister(0x40, 0x13); // TX Buffer - 2086477 to 2086611
writeRegister(0x41, 0x0E); // TX Buffer - 2086625 to 2086761
writeRegister(0x44, 0x23); // TX Buffer - 2086773 to 2086909
writeRegister(0x45, 0x11); // TX Buffer - 2086922 to 2087056
writeRegister(0x46, 0x13); // TX Buffer - 2087070 to 2087205
writeRegister(0x04, 0x07); // TX - 2087219 to 2087353
writeRegister(0x00, 0xFF); // CS0 - 2094085 to 2094222
writeRegister(0x01, 0xFF); // CS1 - 2094235 to 2094376
writeRegister(0x16, 0xC0); // FIFO CTRL - 2094385 to 2094523
writeRegister(0x40, 0x13); // TX Buffer - 2094534 to 2094675
writeRegister(0x41, 0x0E); // TX Buffer - 2094682 to 2094820
writeRegister(0x44, 0x23); // TX Buffer - 2094830 to 2094972
writeRegister(0x45, 0x11); // TX Buffer - 2094978 to 2095121
writeRegister(0x46, 0x13); // TX Buffer - 2095127 to 2095267
writeRegister(0x04, 0x07); // TX - 2095276 to 2095418
writeRegister(0x00, 0xFF); // CS0 - 2102057 to 2102196
writeRegister(0x01, 0xFF); // CS1 - 2102207 to 2102348
writeRegister(0x16, 0xC0); // FIFO CTRL - 2102361 to 2102495
writeRegister(0x40, 0x13); // TX Buffer - 2102509 to 2102643
writeRegister(0x41, 0x0E); // TX Buffer - 2102657 to 2102792
writeRegister(0x44, 0x23); // TX Buffer - 2102805 to 2102940
writeRegister(0x45, 0x11); // TX Buffer - 2102954 to 2103090
writeRegister(0x46, 0x13); // TX Buffer - 2103102 to 2103239
writeRegister(0x04, 0x07); // TX - 2103251 to 2103387
writeRegister(0x00, 0xFF); // CS0 - 2110024 to 2110160
writeRegister(0x01, 0xFF); // CS1 - 2110174 to 2110314
writeRegister(0x16, 0xC0); // FIFO CTRL - 2110325 to 2110463
writeRegister(0x40, 0x13); // TX Buffer - 2110473 to 2110612
writeRegister(0x41, 0x0E); // TX Buffer - 2110621 to 2110759
writeRegister(0x44, 0x23); // TX Buffer - 2110769 to 2110909
writeRegister(0x45, 0x11); // TX Buffer - 2110918 to 2111056
writeRegister(0x46, 0x13); // TX Buffer - 2111066 to 2111206
writeRegister(0x04, 0x07); // TX - 2111215 to 2111354
writeRegister(0x00, 0xFF); // CS0 - 2118081 to 2118222
writeRegister(0x01, 0xFF); // CS1 - 2118231 to 2118371
writeRegister(0x16, 0xC0); // FIFO CTRL - 2118385 to 2118521
writeRegister(0x40, 0x13); // TX Buffer - 2118533 to 2118667
writeRegister(0x41, 0x0E); // TX Buffer - 2118681 to 2118816
writeRegister(0x44, 0x23); // TX Buffer - 2118830 to 2118964
writeRegister(0x45, 0x11); // TX Buffer - 2118978 to 2119114
writeRegister(0x46, 0x13); // TX Buffer - 2119127 to 2119263
writeRegister(0x04, 0x07); // TX - 2119275 to 2119411
writeRegister(0x00, 0xFF); // CS0 - 2126057 to 2126194
writeRegister(0x01, 0xFF); // CS1 - 2126206 to 2126348
writeRegister(0x16, 0xC0); // FIFO CTRL - 2126357 to 2126495
writeRegister(0x40, 0x13); // TX Buffer - 2126505 to 2126644
writeRegister(0x41, 0x0E); // TX Buffer - 2126653 to 2126791
writeRegister(0x44, 0x23); // TX Buffer - 2126802 to 2126941
writeRegister(0x45, 0x11); // TX Buffer - 2126950 to 2127088
writeRegister(0x46, 0x13); // TX Buffer - 2127099 to 2127237
writeRegister(0x04, 0x07); // TX - 2127248 to 2127385
writeRegister(0x00, 0xFF); // CS0 - 2134029 to 2134168
writeRegister(0x01, 0xFF); // CS1 - 2134182 to 2134320
writeRegister(0x16, 0xC0); // FIFO CTRL - 2134332 to 2134467
writeRegister(0x40, 0x13); // TX Buffer - 2134481 to 2134616
writeRegister(0x41, 0x0E); // TX Buffer - 2134629 to 2134763
writeRegister(0x44, 0x23); // TX Buffer - 2134777 to 2134913
writeRegister(0x45, 0x11); // TX Buffer - 2134926 to 2135060
writeRegister(0x46, 0x13); // TX Buffer - 2135074 to 2135209
writeRegister(0x04, 0x07); // TX - 2135223 to 2135357
writeRegister(0x00, 0xFF); // CS0 - 2142089 to 2142226
writeRegister(0x01, 0xFF); // CS1 - 2142239 to 2142380
writeRegister(0x16, 0xC0); // FIFO CTRL - 2142389 to 2142527
writeRegister(0x40, 0x13); // TX Buffer - 2142537 to 2142679
writeRegister(0x41, 0x0E); // TX Buffer - 2142685 to 2142824
writeRegister(0x44, 0x23); // TX Buffer - 2142834 to 2142976
writeRegister(0x45, 0x11); // TX Buffer - 2142982 to 2143123
writeRegister(0x46, 0x13); // TX Buffer - 2143131 to 2143269
writeRegister(0x04, 0x07); // TX - 2143280 to 2143421
writeRegister(0x00, 0xFF); // CS0 - 2150061 to 2150200
writeRegister(0x01, 0xFF); // CS1 - 2150214 to 2150352
writeRegister(0x16, 0xC0); // FIFO CTRL - 2150364 to 2150499
writeRegister(0x40, 0x13); // TX Buffer - 2150513 to 2150647
writeRegister(0x41, 0x0E); // TX Buffer - 2150661 to 2150796
writeRegister(0x44, 0x23); // TX Buffer - 2150809 to 2150944
writeRegister(0x45, 0x11); // TX Buffer - 2150958 to 2151094
writeRegister(0x46, 0x13); // TX Buffer - 2151106 to 2151241
writeRegister(0x04, 0x07); // TX - 2151255 to 2151389
writeRegister(0x00, 0xFF); // CS0 - 2158036 to 2158180
writeRegister(0x01, 0xFF); // CS1 - 2158186 to 2158326
writeRegister(0x16, 0xC0); // FIFO CTRL - 2158340 to 2158475
writeRegister(0x40, 0x13); // TX Buffer - 2158488 to 2158624
writeRegister(0x41, 0x0E); // TX Buffer - 2158633 to 2158771
writeRegister(0x44, 0x23); // TX Buffer - 2158781 to 2158921
writeRegister(0x45, 0x11); // TX Buffer - 2158930 to 2159069
writeRegister(0x46, 0x13); // TX Buffer - 2159078 to 2159218
writeRegister(0x04, 0x07); // TX - 2159231 to 2159366
writeRegister(0x00, 0xFF); // CS0 - 2166008 to 2166149
writeRegister(0x01, 0xFF); // CS1 - 2166162 to 2166306
writeRegister(0x16, 0xC0); // FIFO CTRL - 2166312 to 2166450
writeRegister(0x40, 0x13); // TX Buffer - 2166460 to 2166596
writeRegister(0x41, 0x0E); // TX Buffer - 2166608 to 2166743
writeRegister(0x44, 0x23); // TX Buffer - 2166757 to 2166893
writeRegister(0x45, 0x11); // TX Buffer - 2166905 to 2167041
writeRegister(0x46, 0x13); // TX Buffer - 2167054 to 2167196
writeRegister(0x04, 0x07); // TX - 2167203 to 2167338
writeRegister(0x00, 0xFF); // CS0 - 2174068 to 2174206
writeRegister(0x01, 0xFF); // CS1 - 2174218 to 2174358
writeRegister(0x16, 0xC0); // FIFO CTRL - 2174372 to 2174507
writeRegister(0x40, 0x13); // TX Buffer - 2174521 to 2174656
writeRegister(0x41, 0x0E); // TX Buffer - 2174665 to 2174803
writeRegister(0x44, 0x23); // TX Buffer - 2174814 to 2174953
writeRegister(0x45, 0x11); // TX Buffer - 2174962 to 2175100
writeRegister(0x46, 0x13); // TX Buffer - 2175111 to 2175249
writeRegister(0x04, 0x07); // TX - 2175263 to 2175397
writeRegister(0x00, 0xFF); // CS0 - 2182040 to 2182180
writeRegister(0x01, 0xFF); // CS1 - 2182194 to 2182338
writeRegister(0x16, 0xC0); // FIFO CTRL - 2182344 to 2182485
writeRegister(0x40, 0x13); // TX Buffer - 2182493 to 2182628
writeRegister(0x41, 0x0E); // TX Buffer - 2182641 to 2182775
writeRegister(0x44, 0x23); // TX Buffer - 2182789 to 2182925
writeRegister(0x45, 0x11); // TX Buffer - 2182938 to 2183072
writeRegister(0x46, 0x13); // TX Buffer - 2183086 to 2183229
writeRegister(0x04, 0x07); // TX - 2183235 to 2183369
writeRegister(0x00, 0xFF); // CS0 - 2190016 to 2190157
writeRegister(0x01, 0xFF); // CS1 - 2190166 to 2190307
writeRegister(0x16, 0xC0); // FIFO CTRL - 2190320 to 2190454
writeRegister(0x40, 0x13); // TX Buffer - 2190468 to 2190602
writeRegister(0x41, 0x0E); // TX Buffer - 2190616 to 2190751
writeRegister(0x44, 0x23); // TX Buffer - 2190765 to 2190899
writeRegister(0x45, 0x11); // TX Buffer - 2190913 to 2191049
writeRegister(0x46, 0x13); // TX Buffer - 2191061 to 2191198
writeRegister(0x04, 0x07); // TX - 2191210 to 2191346
writeRegister(0x00, 0xFF); // CS0 - 2198073 to 2198212
writeRegister(0x01, 0xFF); // CS1 - 2198226 to 2198364
writeRegister(0x16, 0xC0); // FIFO CTRL - 2198376 to 2198511
writeRegister(0x40, 0x13); // TX Buffer - 2198525 to 2198659
writeRegister(0x41, 0x0E); // TX Buffer - 2198673 to 2198809
writeRegister(0x44, 0x23); // TX Buffer - 2198821 to 2198957
writeRegister(0x45, 0x11); // TX Buffer - 2198970 to 2199104
writeRegister(0x46, 0x13); // TX Buffer - 2199118 to 2199253
writeRegister(0x04, 0x07); // TX - 2199267 to 2199401
writeRegister(0x00, 0xFF); // CS0 - 2206048 to 2206192
writeRegister(0x01, 0xFF); // CS1 - 2206198 to 2206338
writeRegister(0x16, 0xC0); // FIFO CTRL - 2206352 to 2206487
writeRegister(0x40, 0x13); // TX Buffer - 2206500 to 2206636
writeRegister(0x41, 0x0E); // TX Buffer - 2206648 to 2206783
writeRegister(0x44, 0x23); // TX Buffer - 2206797 to 2206931
writeRegister(0x45, 0x11); // TX Buffer - 2206945 to 2207081
writeRegister(0x46, 0x13); // TX Buffer - 2207094 to 2207230
writeRegister(0x04, 0x07); // TX - 2207243 to 2207378
writeRegister(0x00, 0xFF); // CS0 - 2214024 to 2214161
writeRegister(0x01, 0xFF); // CS1 - 2214174 to 2214315
writeRegister(0x16, 0xC0); // FIFO CTRL - 2214324 to 2214462
writeRegister(0x40, 0x13); // TX Buffer - 2214472 to 2214614
writeRegister(0x41, 0x0E); // TX Buffer - 2214620 to 2214758
writeRegister(0x44, 0x23); // TX Buffer - 2214769 to 2214911
writeRegister(0x45, 0x11); // TX Buffer - 2214917 to 2215059
writeRegister(0x46, 0x13); // TX Buffer - 2215066 to 2215204
writeRegister(0x04, 0x07); // TX - 2215215 to 2215356
writeRegister(0x00, 0xFF); // CS0 - 2222080 to 2222224
writeRegister(0x01, 0xFF); // CS1 - 2222230 to 2222370
writeRegister(0x16, 0xC0); // FIFO CTRL - 2222384 to 2222519
writeRegister(0x40, 0x13); // TX Buffer - 2222533 to 2222668
writeRegister(0x41, 0x0E); // TX Buffer - 2222680 to 2222815
writeRegister(0x44, 0x23); // TX Buffer - 2222829 to 2222965
writeRegister(0x45, 0x11); // TX Buffer - 2222977 to 2223112
writeRegister(0x46, 0x13); // TX Buffer - 2223126 to 2223261
writeRegister(0x04, 0x07); // TX - 2223275 to 2223410
writeRegister(0x00, 0xFF); // CS0 - 2230052 to 2230193
writeRegister(0x01, 0xFF); // CS1 - 2230206 to 2230350
writeRegister(0x16, 0xC0); // FIFO CTRL - 2230356 to 2230494
writeRegister(0x40, 0x13); // TX Buffer - 2230505 to 2230646
writeRegister(0x41, 0x0E); // TX Buffer - 2230653 to 2230795
writeRegister(0x44, 0x23); // TX Buffer - 2230801 to 2230943
writeRegister(0x45, 0x11); // TX Buffer - 2230949 to 2231092
writeRegister(0x46, 0x13); // TX Buffer - 2231098 to 2231241
writeRegister(0x04, 0x07); // TX - 2231247 to 2231387
writeRegister(0x00, 0xFF); // CS0 - 2238028 to 2238167
writeRegister(0x01, 0xFF); // CS1 - 2238178 to 2238319
writeRegister(0x16, 0xC0); // FIFO CTRL - 2238332 to 2238466
writeRegister(0x40, 0x13); // TX Buffer - 2238480 to 2238614
writeRegister(0x41, 0x0E); // TX Buffer - 2238628 to 2238763
writeRegister(0x44, 0x23); // TX Buffer - 2238776 to 2238911
writeRegister(0x45, 0x11); // TX Buffer - 2238925 to 2239061
writeRegister(0x46, 0x13); // TX Buffer - 2239073 to 2239210
writeRegister(0x04, 0x07); // TX - 2239222 to 2239358
writeRegister(0x00, 0xFF); // CS0 - 2246085 to 2246224
writeRegister(0x01, 0xFF); // CS1 - 2246238 to 2246382
writeRegister(0x16, 0xC0); // FIFO CTRL - 2246388 to 2246526
writeRegister(0x40, 0x13); // TX Buffer - 2246537 to 2246672
writeRegister(0x41, 0x0E); // TX Buffer - 2246685 to 2246819
writeRegister(0x44, 0x23); // TX Buffer - 2246833 to 2246969
writeRegister(0x45, 0x11); // TX Buffer - 2246982 to 2247116
writeRegister(0x46, 0x13); // TX Buffer - 2247130 to 2247273
writeRegister(0x04, 0x07); // TX - 2247279 to 2247413
writeRegister(0x00, 0xFF); // CS0 - 2254060 to 2254201
writeRegister(0x01, 0xFF); // CS1 - 2254210 to 2254350
writeRegister(0x16, 0xC0); // FIFO CTRL - 2254364 to 2254500
writeRegister(0x40, 0x13); // TX Buffer - 2254512 to 2254646
writeRegister(0x41, 0x0E); // TX Buffer - 2254660 to 2254795
writeRegister(0x44, 0x23); // TX Buffer - 2254809 to 2254943
writeRegister(0x45, 0x11); // TX Buffer - 2254957 to 2255093
writeRegister(0x46, 0x13); // TX Buffer - 2255106 to 2255242
writeRegister(0x04, 0x07); // TX - 2255254 to 2255390
writeRegister(0x00, 0xFF); // CS0 - 2262036 to 2262173
writeRegister(0x01, 0xFF); // CS1 - 2262185 to 2262327
writeRegister(0x16, 0xC0); // FIFO CTRL - 2262336 to 2262474
writeRegister(0x40, 0x13); // TX Buffer - 2262484 to 2262623
writeRegister(0x41, 0x0E); // TX Buffer - 2262632 to 2262770
writeRegister(0x44, 0x23); // TX Buffer - 2262781 to 2262920
writeRegister(0x45, 0x11); // TX Buffer - 2262929 to 2263067
writeRegister(0x46, 0x13); // TX Buffer - 2263078 to 2263216
writeRegister(0x04, 0x07); // TX - 2263227 to 2263364
writeRegister(0x00, 0xFF); // CS0 - 2270092 to 2270233
writeRegister(0x01, 0xFF); // CS1 - 2270242 to 2270382
writeRegister(0x16, 0xC0); // FIFO CTRL - 2270396 to 2270531
writeRegister(0x40, 0x13); // TX Buffer - 2270544 to 2270680
writeRegister(0x41, 0x0E); // TX Buffer - 2270692 to 2270827
writeRegister(0x44, 0x23); // TX Buffer - 2270841 to 2270977
writeRegister(0x45, 0x11); // TX Buffer - 2270989 to 2271125
writeRegister(0x46, 0x13); // TX Buffer - 2271138 to 2271274
writeRegister(0x04, 0x07); // TX - 2271287 to 2271422
writeRegister(0x00, 0xFF); // CS0 - 2278068 to 2278205
writeRegister(0x01, 0xFF); // CS1 - 2278218 to 2278359
writeRegister(0x16, 0xC0); // FIFO CTRL - 2278368 to 2278506
writeRegister(0x40, 0x13); // TX Buffer - 2278517 to 2278658
writeRegister(0x41, 0x0E); // TX Buffer - 2278664 to 2278803
writeRegister(0x44, 0x23); // TX Buffer - 2278813 to 2278955
writeRegister(0x45, 0x11); // TX Buffer - 2278961 to 2279102
writeRegister(0x46, 0x13); // TX Buffer - 2279110 to 2279248
writeRegister(0x04, 0x07); // TX - 2279259 to 2279400
writeRegister(0x00, 0xFF); // CS0 - 2286040 to 2286179
writeRegister(0x01, 0xFF); // CS1 - 2286193 to 2286331
writeRegister(0x16, 0xC0); // FIFO CTRL - 2286344 to 2286478
writeRegister(0x40, 0x13); // TX Buffer - 2286492 to 2286626
writeRegister(0x41, 0x0E); // TX Buffer - 2286640 to 2286775
writeRegister(0x44, 0x23); // TX Buffer - 2286788 to 2286923
writeRegister(0x45, 0x11); // TX Buffer - 2286937 to 2287073
writeRegister(0x46, 0x13); // TX Buffer - 2287085 to 2287220
writeRegister(0x04, 0x07); // TX - 2287234 to 2287368
writeRegister(0x00, 0xFF); // CS0 - 2294100 to 2294236
writeRegister(0x01, 0xFF); // CS1 - 2294250 to 2294391
writeRegister(0x16, 0xC0); // FIFO CTRL - 2294400 to 2294538
writeRegister(0x40, 0x13); // TX Buffer - 2294549 to 2294690
writeRegister(0x41, 0x0E); // TX Buffer - 2294697 to 2294835
writeRegister(0x44, 0x23); // TX Buffer - 2294845 to 2294987
writeRegister(0x45, 0x11); // TX Buffer - 2294994 to 2295136
writeRegister(0x46, 0x13); // TX Buffer - 2295142 to 2295282
writeRegister(0x04, 0x07); // TX - 2295291 to 2295433
writeRegister(0x00, 0xFF); // CS0 - 2302072 to 2302213
writeRegister(0x01, 0xFF); // CS1 - 2302222 to 2302363
writeRegister(0x16, 0xC0); // FIFO CTRL - 2302376 to 2302510
writeRegister(0x40, 0x13); // TX Buffer - 2302524 to 2302658
writeRegister(0x41, 0x0E); // TX Buffer - 2302672 to 2302807
writeRegister(0x44, 0x23); // TX Buffer - 2302821 to 2302955
writeRegister(0x45, 0x11); // TX Buffer - 2302969 to 2303105
writeRegister(0x46, 0x13); // TX Buffer - 2303117 to 2303254
writeRegister(0x04, 0x07); // TX - 2303266 to 2303402
writeRegister(0x00, 0xFF); // CS0 - 2310047 to 2310185
writeRegister(0x01, 0xFF); // CS1 - 2310197 to 2310337
writeRegister(0x16, 0xC0); // FIFO CTRL - 2310351 to 2310486
writeRegister(0x40, 0x13); // TX Buffer - 2310500 to 2310635
writeRegister(0x41, 0x0E); // TX Buffer - 2310644 to 2310782
writeRegister(0x44, 0x23); // TX Buffer - 2310793 to 2310932
writeRegister(0x45, 0x11); // TX Buffer - 2310941 to 2311079
writeRegister(0x46, 0x13); // TX Buffer - 2311090 to 2311228
writeRegister(0x04, 0x07); // TX - 2311242 to 2311376
writeRegister(0x00, 0xFF); // CS0 - 2318019 to 2318159
writeRegister(0x01, 0xFF); // CS1 - 2318173 to 2318317
writeRegister(0x16, 0xC0); // FIFO CTRL - 2318323 to 2318464
writeRegister(0x40, 0x13); // TX Buffer - 2318472 to 2318607
writeRegister(0x41, 0x0E); // TX Buffer - 2318620 to 2318754
writeRegister(0x44, 0x23); // TX Buffer - 2318768 to 2318904
writeRegister(0x45, 0x11); // TX Buffer - 2318917 to 2319051
writeRegister(0x46, 0x13); // TX Buffer - 2319065 to 2319208
writeRegister(0x04, 0x07); // TX - 2319214 to 2319348
writeRegister(0x00, 0xFF); // CS0 - 2326080 to 2326217
writeRegister(0x01, 0xFF); // CS1 - 2326230 to 2326371
writeRegister(0x16, 0xC0); // FIFO CTRL - 2326380 to 2326518
writeRegister(0x40, 0x13); // TX Buffer - 2326528 to 2326666
writeRegister(0x41, 0x0E); // TX Buffer - 2326676 to 2326816
writeRegister(0x44, 0x23); // TX Buffer - 2326825 to 2326964
writeRegister(0x45, 0x11); // TX Buffer - 2326973 to 2327111
writeRegister(0x46, 0x13); // TX Buffer - 2327122 to 2327260
writeRegister(0x04, 0x07); // TX - 2327271 to 2327408
writeRegister(0x00, 0xFF); // CS0 - 2334052 to 2334191
writeRegister(0x01, 0xFF); // CS1 - 2334205 to 2334343
writeRegister(0x16, 0xC0); // FIFO CTRL - 2334355 to 2334490
writeRegister(0x40, 0x13); // TX Buffer - 2334504 to 2334638
writeRegister(0x41, 0x0E); // TX Buffer - 2334652 to 2334787
writeRegister(0x44, 0x23); // TX Buffer - 2334800 to 2334936
writeRegister(0x45, 0x11); // TX Buffer - 2334949 to 2335083
writeRegister(0x46, 0x13); // TX Buffer - 2335097 to 2335232
writeRegister(0x04, 0x07); // TX - 2335246 to 2335380
writeRegister(0x00, 0xFF); // CS0 - 2342027 to 2342171
writeRegister(0x01, 0xFF); // CS1 - 2342177 to 2342317
writeRegister(0x16, 0xC0); // FIFO CTRL - 2342331 to 2342466
writeRegister(0x40, 0x13); // TX Buffer - 2342479 to 2342615
writeRegister(0x41, 0x0E); // TX Buffer - 2342627 to 2342762
writeRegister(0x44, 0x23); // TX Buffer - 2342776 to 2342910
writeRegister(0x45, 0x11); // TX Buffer - 2342924 to 2343060
writeRegister(0x46, 0x13); // TX Buffer - 2343073 to 2343209
writeRegister(0x04, 0x07); // TX - 2343222 to 2343357
writeRegister(0x00, 0xFF); // CS0 - 2350084 to 2350225
writeRegister(0x01, 0xFF); // CS1 - 2350237 to 2350375
writeRegister(0x16, 0xC0); // FIFO CTRL - 2350388 to 2350522
writeRegister(0x40, 0x13); // TX Buffer - 2350536 to 2350670
writeRegister(0x41, 0x0E); // TX Buffer - 2350684 to 2350819
writeRegister(0x44, 0x23); // TX Buffer - 2350833 to 2350967
writeRegister(0x45, 0x11); // TX Buffer - 2350981 to 2351117
writeRegister(0x46, 0x13); // TX Buffer - 2351129 to 2351266
writeRegister(0x04, 0x07); // TX - 2351278 to 2351414
writeRegister(0x00, 0xFF); // CS0 - 2358059 to 2358203
writeRegister(0x01, 0xFF); // CS1 - 2358209 to 2358349
writeRegister(0x16, 0xC0); // FIFO CTRL - 2358363 to 2358498
writeRegister(0x40, 0x13); // TX Buffer - 2358512 to 2358647
writeRegister(0x41, 0x0E); // TX Buffer - 2358660 to 2358794
writeRegister(0x44, 0x23); // TX Buffer - 2358808 to 2358944
writeRegister(0x45, 0x11); // TX Buffer - 2358956 to 2359091
writeRegister(0x46, 0x13); // TX Buffer - 2359105 to 2359240
writeRegister(0x04, 0x07); // TX - 2359254 to 2359389
writeRegister(0x00, 0xFF); // CS0 - 2366031 to 2366172
writeRegister(0x01, 0xFF); // CS1 - 2366185 to 2366329
writeRegister(0x16, 0xC0); // FIFO CTRL - 2366335 to 2366473
writeRegister(0x40, 0x13); // TX Buffer - 2366484 to 2366625
writeRegister(0x41, 0x0E); // TX Buffer - 2366632 to 2366774
writeRegister(0x44, 0x23); // TX Buffer - 2366780 to 2366922
writeRegister(0x45, 0x11); // TX Buffer - 2366928 to 2367071
writeRegister(0x46, 0x13); // TX Buffer - 2367077 to 2367220
writeRegister(0x04, 0x07); // TX - 2367226 to 2367366
writeRegister(0x00, 0xFF); // CS0 - 2374092 to 2374235
writeRegister(0x01, 0xFF); // CS1 - 2374241 to 2374383
writeRegister(0x16, 0xC0); // FIFO CTRL - 2374395 to 2374530
writeRegister(0x40, 0x13); // TX Buffer - 2374544 to 2374679
writeRegister(0x41, 0x0E); // TX Buffer - 2374688 to 2374826
writeRegister(0x44, 0x23); // TX Buffer - 2374837 to 2374976
writeRegister(0x45, 0x11); // TX Buffer - 2374985 to 2375123
writeRegister(0x46, 0x13); // TX Buffer - 2375134 to 2375272
writeRegister(0x04, 0x07); // TX - 2375286 to 2375420
writeRegister(0x00, 0xFF); // CS0 - 2382064 to 2382203
writeRegister(0x01, 0xFF); // CS1 - 2382217 to 2382361
writeRegister(0x16, 0xC0); // FIFO CTRL - 2382367 to 2382505
writeRegister(0x40, 0x13); // TX Buffer - 2382516 to 2382651
writeRegister(0x41, 0x0E); // TX Buffer - 2382664 to 2382798
writeRegister(0x44, 0x23); // TX Buffer - 2382812 to 2382948
writeRegister(0x45, 0x11); // TX Buffer - 2382961 to 2383095
writeRegister(0x46, 0x13); // TX Buffer - 2383109 to 2383252
writeRegister(0x04, 0x07); // TX - 2383258 to 2383392
writeRegister(0x00, 0xFF); // CS0 - 2390039 to 2390180
writeRegister(0x01, 0xFF); // CS1 - 2390189 to 2390329
writeRegister(0x16, 0xC0); // FIFO CTRL - 2390343 to 2390479
writeRegister(0x40, 0x13); // TX Buffer - 2390491 to 2390625
writeRegister(0x41, 0x0E); // TX Buffer - 2390639 to 2390774
writeRegister(0x44, 0x23); // TX Buffer - 2390788 to 2390922
writeRegister(0x45, 0x11); // TX Buffer - 2390936 to 2391072
writeRegister(0x46, 0x13); // TX Buffer - 2391085 to 2391221
writeRegister(0x04, 0x07); // TX - 2391234 to 2391369
writeRegister(0x00, 0xFF); // CS0 - 2398096 to 2398235
writeRegister(0x01, 0xFF); // CS1 - 2398249 to 2398393
writeRegister(0x16, 0xC0); // FIFO CTRL - 2398400 to 2398542
writeRegister(0x40, 0x13); // TX Buffer - 2398548 to 2398682
writeRegister(0x41, 0x0E); // TX Buffer - 2398696 to 2398831
writeRegister(0x44, 0x23); // TX Buffer - 2398844 to 2398979
writeRegister(0x45, 0x11); // TX Buffer - 2398993 to 2399129
writeRegister(0x46, 0x13); // TX Buffer - 2399141 to 2399284
writeRegister(0x04, 0x07); // TX - 2399290 to 2399424
writeRegister(0x00, 0xFF); // CS0 - 2406071 to 2406212
writeRegister(0x01, 0xFF); // CS1 - 2406221 to 2406361
writeRegister(0x16, 0xC0); // FIFO CTRL - 2406375 to 2406510
writeRegister(0x40, 0x13); // TX Buffer - 2406523 to 2406659
writeRegister(0x41, 0x0E); // TX Buffer - 2406671 to 2406806
writeRegister(0x44, 0x23); // TX Buffer - 2406820 to 2406956
writeRegister(0x45, 0x11); // TX Buffer - 2406968 to 2407103
writeRegister(0x46, 0x13); // TX Buffer - 2407117 to 2407253
writeRegister(0x04, 0x07); // TX - 2407266 to 2407401
writeRegister(0x00, 0xFF); // CS0 - 2414047 to 2414184
writeRegister(0x01, 0xFF); // CS1 - 2414197 to 2414338
writeRegister(0x16, 0xC0); // FIFO CTRL - 2414347 to 2414485
writeRegister(0x40, 0x13); // TX Buffer - 2414496 to 2414637
writeRegister(0x41, 0x0E); // TX Buffer - 2414643 to 2414782
writeRegister(0x44, 0x23); // TX Buffer - 2414792 to 2414934
writeRegister(0x45, 0x11); // TX Buffer - 2414940 to 2415083
writeRegister(0x46, 0x13); // TX Buffer - 2415089 to 2415227
writeRegister(0x04, 0x07); // TX - 2415238 to 2415379
writeRegister(0x00, 0xFF); // CS0 - 2422104 to 2422247
writeRegister(0x01, 0xFF); // CS1 - 2422253 to 2422395
writeRegister(0x16, 0xC0); // FIFO CTRL - 2422407 to 2422542
writeRegister(0x40, 0x13); // TX Buffer - 2422556 to 2422691
writeRegister(0x41, 0x0E); // TX Buffer - 2422704 to 2422838
writeRegister(0x44, 0x23); // TX Buffer - 2422852 to 2422988
writeRegister(0x45, 0x11); // TX Buffer - 2423001 to 2423135
writeRegister(0x46, 0x13); // TX Buffer - 2423149 to 2423284
writeRegister(0x04, 0x07); // TX - 2423298 to 2423432
writeRegister(0x00, 0xFF); // CS0 - 2430079 to 2430215
writeRegister(0x01, 0xFF); // CS1 - 2430229 to 2430370
writeRegister(0x16, 0xC0); // FIFO CTRL - 2430379 to 2430517
writeRegister(0x40, 0x13); // TX Buffer - 2430528 to 2430669
writeRegister(0x41, 0x0E); // TX Buffer - 2430676 to 2430814
writeRegister(0x44, 0x23); // TX Buffer - 2430824 to 2430966
writeRegister(0x45, 0x11); // TX Buffer - 2430973 to 2431115
writeRegister(0x46, 0x13); // TX Buffer - 2431121 to 2431261
writeRegister(0x04, 0x07); // TX - 2431270 to 2431412
writeRegister(0x00, 0xFF); // CS0 - 2438051 to 2438192
writeRegister(0x01, 0xFF); // CS1 - 2438201 to 2438342
writeRegister(0x16, 0xC0); // FIFO CTRL - 2438355 to 2438489
writeRegister(0x40, 0x13); // TX Buffer - 2438503 to 2438637
writeRegister(0x41, 0x0E); // TX Buffer - 2438651 to 2438786
writeRegister(0x44, 0x23); // TX Buffer - 2438800 to 2438934
writeRegister(0x45, 0x11); // TX Buffer - 2438948 to 2439084
writeRegister(0x46, 0x13); // TX Buffer - 2439096 to 2439233
writeRegister(0x04, 0x07); // TX - 2439245 to 2439381
writeRegister(0x00, 0xFF); // CS0 - 2446108 to 2446247
writeRegister(0x01, 0xFF); // CS1 - 2446261 to 2446405
writeRegister(0x16, 0xC0); // FIFO CTRL - 2446411 to 2446550
writeRegister(0x40, 0x13); // TX Buffer - 2446560 to 2446702
writeRegister(0x41, 0x0E); // TX Buffer - 2446708 to 2446849
writeRegister(0x44, 0x23); // TX Buffer - 2446856 to 2446997
writeRegister(0x45, 0x11); // TX Buffer - 2447005 to 2447147
writeRegister(0x46, 0x13); // TX Buffer - 2447153 to 2447296
writeRegister(0x04, 0x07); // TX - 2447302 to 2447444
writeRegister(0x00, 0xFF); // CS0 - 2454083 to 2454224
writeRegister(0x01, 0xFF); // CS1 - 2454233 to 2454373
writeRegister(0x16, 0xC0); // FIFO CTRL - 2454387 to 2454522
writeRegister(0x40, 0x13); // TX Buffer - 2454535 to 2454671
writeRegister(0x41, 0x0E); // TX Buffer - 2454683 to 2454818
writeRegister(0x44, 0x23); // TX Buffer - 2454832 to 2454968
writeRegister(0x45, 0x11); // TX Buffer - 2454980 to 2455116
writeRegister(0x46, 0x13); // TX Buffer - 2455129 to 2455265
writeRegister(0x04, 0x07); // TX - 2455278 to 2455413
writeRegister(0x00, 0xFF); // CS0 - 2462059 to 2462196
writeRegister(0x01, 0xFF); // CS1 - 2462209 to 2462350
writeRegister(0x16, 0xC0); // FIFO CTRL - 2462359 to 2462497
writeRegister(0x40, 0x13); // TX Buffer - 2462507 to 2462645
writeRegister(0x41, 0x0E); // TX Buffer - 2462655 to 2462795
writeRegister(0x44, 0x23); // TX Buffer - 2462804 to 2462943
writeRegister(0x45, 0x11); // TX Buffer - 2462952 to 2463090
writeRegister(0x46, 0x13); // TX Buffer - 2463101 to 2463239
writeRegister(0x04, 0x07); // TX - 2463250 to 2463387
writeRegister(0x00, 0xFF); // CS0 - 2470031 to 2470170
writeRegister(0x01, 0xFF); // CS1 - 2470184 to 2470322
writeRegister(0x16, 0xC0); // FIFO CTRL - 2470334 to 2470469
writeRegister(0x40, 0x13); // TX Buffer - 2470483 to 2470617
writeRegister(0x41, 0x0E); // TX Buffer - 2470631 to 2470766
writeRegister(0x44, 0x23); // TX Buffer - 2470779 to 2470915
writeRegister(0x45, 0x11); // TX Buffer - 2470928 to 2471062
writeRegister(0x46, 0x13); // TX Buffer - 2471076 to 2471211
writeRegister(0x04, 0x07); // TX - 2471225 to 2471359
writeRegister(0x00, 0xFF); // CS0 - 2478091 to 2478227
writeRegister(0x01, 0xFF); // CS1 - 2478241 to 2478382
writeRegister(0x16, 0xC0); // FIFO CTRL - 2478391 to 2478529
writeRegister(0x40, 0x13); // TX Buffer - 2478540 to 2478677
writeRegister(0x41, 0x0E); // TX Buffer - 2478688 to 2478826
writeRegister(0x44, 0x23); // TX Buffer - 2478836 to 2478974
writeRegister(0x45, 0x11); // TX Buffer - 2478985 to 2479124
writeRegister(0x46, 0x13); // TX Buffer - 2479133 to 2479273
writeRegister(0x04, 0x07); // TX - 2479282 to 2479421
writeRegister(0x00, 0xFF); // CS0 - 2486063 to 2486204
writeRegister(0x01, 0xFF); // CS1 - 2486216 to 2486354
writeRegister(0x16, 0xC0); // FIFO CTRL - 2486367 to 2486501
writeRegister(0x40, 0x13); // TX Buffer - 2486515 to 2486649
writeRegister(0x41, 0x0E); // TX Buffer - 2486663 to 2486798
writeRegister(0x44, 0x23); // TX Buffer - 2486812 to 2486946
writeRegister(0x45, 0x11); // TX Buffer - 2486960 to 2487096
writeRegister(0x46, 0x13); // TX Buffer - 2487108 to 2487245
writeRegister(0x04, 0x07); // TX - 2487257 to 2487393
writeRegister(0x00, 0xFF); // CS0 - 2494038 to 2494182
writeRegister(0x01, 0xFF); // CS1 - 2494188 to 2494328
writeRegister(0x16, 0xC0); // FIFO CTRL - 2494342 to 2494477
writeRegister(0x40, 0x13); // TX Buffer - 2494491 to 2494626
writeRegister(0x41, 0x0E); // TX Buffer - 2494639 to 2494773
writeRegister(0x44, 0x23); // TX Buffer - 2494787 to 2494923
writeRegister(0x45, 0x11); // TX Buffer - 2494935 to 2495070
writeRegister(0x46, 0x13); // TX Buffer - 2495084 to 2495219
writeRegister(0x04, 0x07); // TX - 2495233 to 2495368
writeRegister(0x00, 0xFF); // CS0 - 2502095 to 2502236
writeRegister(0x01, 0xFF); // CS1 - 2502248 to 2502385
writeRegister(0x16, 0xC0); // FIFO CTRL - 2502399 to 2502534
writeRegister(0x40, 0x13); // TX Buffer - 2502547 to 2502683
writeRegister(0x41, 0x0E); // TX Buffer - 2502695 to 2502830
writeRegister(0x44, 0x23); // TX Buffer - 2502844 to 2502978
writeRegister(0x45, 0x11); // TX Buffer - 2502992 to 2503128
writeRegister(0x46, 0x13); // TX Buffer - 2503141 to 2503277
writeRegister(0x04, 0x07); // TX - 2503290 to 2503425
writeRegister(0x00, 0xFF); // CS0 - 2510071 to 2510214
writeRegister(0x01, 0xFF); // CS1 - 2510221 to 2510362
writeRegister(0x16, 0xC0); // FIFO CTRL - 2510374 to 2510509
writeRegister(0x40, 0x13); // TX Buffer - 2510523 to 2510658
writeRegister(0x41, 0x0E); // TX Buffer - 2510667 to 2510805
writeRegister(0x44, 0x23); // TX Buffer - 2510816 to 2510955
writeRegister(0x45, 0x11); // TX Buffer - 2510964 to 2511102
writeRegister(0x46, 0x13); // TX Buffer - 2511113 to 2511251
writeRegister(0x04, 0x07); // TX - 2511265 to 2511399
writeRegister(0x00, 0xFF); // CS0 - 2518043 to 2518182
writeRegister(0x01, 0xFF); // CS1 - 2518196 to 2518340
writeRegister(0x16, 0xC0); // FIFO CTRL - 2518346 to 2518486
writeRegister(0x40, 0x13); // TX Buffer - 2518495 to 2518630
writeRegister(0x41, 0x0E); // TX Buffer - 2518643 to 2518777
writeRegister(0x44, 0x23); // TX Buffer - 2518791 to 2518927
writeRegister(0x45, 0x11); // TX Buffer - 2518940 to 2519074
writeRegister(0x46, 0x13); // TX Buffer - 2519088 to 2519231
writeRegister(0x04, 0x07); // TX - 2519237 to 2519371
writeRegister(0x00, 0xFF); // CS0 - 2526103 to 2526240
writeRegister(0x01, 0xFF); // CS1 - 2526253 to 2526394
writeRegister(0x16, 0xC0); // FIFO CTRL - 2526407 to 2526541
writeRegister(0x40, 0x13); // TX Buffer - 2526555 to 2526689
writeRegister(0x41, 0x0E); // TX Buffer - 2526700 to 2526838
writeRegister(0x44, 0x23); // TX Buffer - 2526848 to 2526986
writeRegister(0x45, 0x11); // TX Buffer - 2526996 to 2527136
writeRegister(0x46, 0x13); // TX Buffer - 2527145 to 2527285
writeRegister(0x04, 0x07); // TX - 2527297 to 2527431
writeRegister(0x00, 0xFF); // CS0 - 2534075 to 2534214
writeRegister(0x01, 0xFF); // CS1 - 2534228 to 2534372
writeRegister(0x16, 0xC0); // FIFO CTRL - 2534379 to 2534521
writeRegister(0x40, 0x13); // TX Buffer - 2534527 to 2534661
writeRegister(0x41, 0x0E); // TX Buffer - 2534675 to 2534810
writeRegister(0x44, 0x23); // TX Buffer - 2534823 to 2534958
writeRegister(0x45, 0x11); // TX Buffer - 2534972 to 2535108
writeRegister(0x46, 0x13); // TX Buffer - 2535120 to 2535263
writeRegister(0x04, 0x07); // TX - 2535269 to 2535405
writeRegister(0x00, 0xFF); // CS0 - 2542050 to 2542191
writeRegister(0x01, 0xFF); // CS1 - 2542200 to 2542340
writeRegister(0x16, 0xC0); // FIFO CTRL - 2542354 to 2542489
writeRegister(0x40, 0x13); // TX Buffer - 2542502 to 2542638
writeRegister(0x41, 0x0E); // TX Buffer - 2542650 to 2542785
writeRegister(0x44, 0x23); // TX Buffer - 2542799 to 2542935
writeRegister(0x45, 0x11); // TX Buffer - 2542947 to 2543082
writeRegister(0x46, 0x13); // TX Buffer - 2543096 to 2543232
writeRegister(0x04, 0x07); // TX - 2543245 to 2543380
writeRegister(0x00, 0xFF); // CS0 - 2550107 to 2550248
writeRegister(0x01, 0xFF); // CS1 - 2550260 to 2550397
writeRegister(0x16, 0xC0); // FIFO CTRL - 2550411 to 2550547
writeRegister(0x40, 0x13); // TX Buffer - 2550559 to 2550693
writeRegister(0x41, 0x0E); // TX Buffer - 2550707 to 2550842
writeRegister(0x44, 0x23); // TX Buffer - 2550856 to 2550990
writeRegister(0x45, 0x11); // TX Buffer - 2551004 to 2551140
writeRegister(0x46, 0x13); // TX Buffer - 2551153 to 2551289
writeRegister(0x04, 0x07); // TX - 2551301 to 2551437
writeRegister(0x00, 0xFF); // CS0 - 2558083 to 2558226
writeRegister(0x01, 0xFF); // CS1 - 2558232 to 2558374
writeRegister(0x16, 0xC0); // FIFO CTRL - 2558386 to 2558521
writeRegister(0x40, 0x13); // TX Buffer - 2558535 to 2558670
writeRegister(0x41, 0x0E); // TX Buffer - 2558683 to 2558817
writeRegister(0x44, 0x23); // TX Buffer - 2558831 to 2558967
writeRegister(0x45, 0x11); // TX Buffer - 2558980 to 2559114
writeRegister(0x46, 0x13); // TX Buffer - 2559128 to 2559263
writeRegister(0x04, 0x07); // TX - 2559277 to 2559411
writeRegister(0x00, 0xFF); // CS0 - 2566058 to 2566194
writeRegister(0x01, 0xFF); // CS1 - 2566208 to 2566349
writeRegister(0x16, 0xC0); // FIFO CTRL - 2566358 to 2566496
writeRegister(0x40, 0x13); // TX Buffer - 2566507 to 2566648
writeRegister(0x41, 0x0E); // TX Buffer - 2566655 to 2566793
writeRegister(0x44, 0x23); // TX Buffer - 2566803 to 2566945
writeRegister(0x45, 0x11); // TX Buffer - 2566952 to 2567094
writeRegister(0x46, 0x13); // TX Buffer - 2567100 to 2567240
writeRegister(0x04, 0x07); // TX - 2567249 to 2567391
writeRegister(0x00, 0xFF); // CS0 - 2574115 to 2574258
writeRegister(0x01, 0xFF); // CS1 - 2574265 to 2574406
writeRegister(0x16, 0xC0); // FIFO CTRL - 2574418 to 2574553
writeRegister(0x40, 0x13); // TX Buffer - 2574567 to 2574701
writeRegister(0x41, 0x0E); // TX Buffer - 2574715 to 2574850
writeRegister(0x44, 0x23); // TX Buffer - 2574863 to 2574999
writeRegister(0x45, 0x11); // TX Buffer - 2575012 to 2575146
writeRegister(0x46, 0x13); // TX Buffer - 2575160 to 2575295
writeRegister(0x04, 0x07); // TX - 2575309 to 2575443
writeRegister(0x00, 0xFF); // CS0 - 2582087 to 2582226
writeRegister(0x01, 0xFF); // CS1 - 2582240 to 2582384
writeRegister(0x16, 0xC0); // FIFO CTRL - 2582391 to 2582529
writeRegister(0x40, 0x13); // TX Buffer - 2582539 to 2582681
writeRegister(0x41, 0x0E); // TX Buffer - 2582687 to 2582828
writeRegister(0x44, 0x23); // TX Buffer - 2582835 to 2582978
writeRegister(0x45, 0x11); // TX Buffer - 2582984 to 2583126
writeRegister(0x46, 0x13); // TX Buffer - 2583132 to 2583275
writeRegister(0x04, 0x07); // TX - 2583281 to 2583423
writeRegister(0x00, 0xFF); // CS0 - 2590062 to 2590203
writeRegister(0x01, 0xFF); // CS1 - 2590212 to 2590352
writeRegister(0x16, 0xC0); // FIFO CTRL - 2590366 to 2590501
writeRegister(0x40, 0x13); // TX Buffer - 2590514 to 2590650
writeRegister(0x41, 0x0E); // TX Buffer - 2590662 to 2590797
writeRegister(0x44, 0x23); // TX Buffer - 2590811 to 2590947
writeRegister(0x45, 0x11); // TX Buffer - 2590959 to 2591095
writeRegister(0x46, 0x13); // TX Buffer - 2591108 to 2591244
writeRegister(0x04, 0x07); // TX - 2591257 to 2591392
writeRegister(0x00, 0xFF); // CS0 - 2598119 to 2598260
writeRegister(0x01, 0xFF); // CS1 - 2598272 to 2598416
writeRegister(0x16, 0xC0); // FIFO CTRL - 2598423 to 2598561
writeRegister(0x40, 0x13); // TX Buffer - 2598571 to 2598705
writeRegister(0x41, 0x0E); // TX Buffer - 2598719 to 2598854
writeRegister(0x44, 0x23); // TX Buffer - 2598868 to 2599002
writeRegister(0x45, 0x11); // TX Buffer - 2599016 to 2599152
writeRegister(0x46, 0x13); // TX Buffer - 2599164 to 2599307
writeRegister(0x04, 0x07); // TX - 2599313 to 2599449
writeRegister(0x00, 0xFF); // CS0 - 2606094 to 2606235
writeRegister(0x01, 0xFF); // CS1 - 2606244 to 2606384
writeRegister(0x16, 0xC0); // FIFO CTRL - 2606398 to 2606533
writeRegister(0x40, 0x13); // TX Buffer - 2606547 to 2606682
writeRegister(0x41, 0x0E); // TX Buffer - 2606695 to 2606829
writeRegister(0x44, 0x23); // TX Buffer - 2606843 to 2606979
writeRegister(0x45, 0x11); // TX Buffer - 2606991 to 2607126
writeRegister(0x46, 0x13); // TX Buffer - 2607140 to 2607275
writeRegister(0x04, 0x07); // TX - 2607289 to 2607423
writeRegister(0x00, 0xFF); // CS0 - 2614070 to 2614206
writeRegister(0x01, 0xFF); // CS1 - 2614220 to 2614361
writeRegister(0x16, 0xC0); // FIFO CTRL - 2614370 to 2614508
writeRegister(0x40, 0x13); // TX Buffer - 2614519 to 2614656
writeRegister(0x41, 0x0E); // TX Buffer - 2614667 to 2614805
writeRegister(0x44, 0x23); // TX Buffer - 2614815 to 2614953
writeRegister(0x45, 0x11); // TX Buffer - 2614964 to 2615103
writeRegister(0x46, 0x13); // TX Buffer - 2615112 to 2615252
writeRegister(0x04, 0x07); // TX - 2615261 to 2615400
writeRegister(0x00, 0xFF); // CS0 - 2622042 to 2622183
writeRegister(0x01, 0xFF); // CS1 - 2622195 to 2622333
writeRegister(0x16, 0xC0); // FIFO CTRL - 2622346 to 2622480
writeRegister(0x40, 0x13); // TX Buffer - 2622494 to 2622628
writeRegister(0x41, 0x0E); // TX Buffer - 2622642 to 2622777
writeRegister(0x44, 0x23); // TX Buffer - 2622791 to 2622925
writeRegister(0x45, 0x11); // TX Buffer - 2622939 to 2623075
writeRegister(0x46, 0x13); // TX Buffer - 2623087 to 2623224
writeRegister(0x04, 0x07); // TX - 2623236 to 2623372
writeRegister(0x00, 0xFF); // CS0 - 2630102 to 2630238
writeRegister(0x01, 0xFF); // CS1 - 2630252 to 2630392
writeRegister(0x16, 0xC0); // FIFO CTRL - 2630402 to 2630541
writeRegister(0x40, 0x13); // TX Buffer - 2630551 to 2630693
writeRegister(0x41, 0x0E); // TX Buffer - 2630699 to 2630837
writeRegister(0x44, 0x23); // TX Buffer - 2630847 to 2630989
writeRegister(0x45, 0x11); // TX Buffer - 2630996 to 2631138
writeRegister(0x46, 0x13); // TX Buffer - 2631144 to 2631284
writeRegister(0x04, 0x07); // TX - 2631293 to 2631435
writeRegister(0x00, 0xFF); // CS0 - 2638074 to 2638215
writeRegister(0x01, 0xFF); // CS1 - 2638227 to 2638364
writeRegister(0x16, 0xC0); // FIFO CTRL - 2638378 to 2638513
writeRegister(0x40, 0x13); // TX Buffer - 2638526 to 2638662
writeRegister(0x41, 0x0E); // TX Buffer - 2638674 to 2638809
writeRegister(0x44, 0x23); // TX Buffer - 2638823 to 2638957
writeRegister(0x45, 0x11); // TX Buffer - 2638971 to 2639107
writeRegister(0x46, 0x13); // TX Buffer - 2639120 to 2639256
writeRegister(0x04, 0x07); // TX - 2639269 to 2639404
writeRegister(0x00, 0xFF); // CS0 - 2646050 to 2646193
writeRegister(0x01, 0xFF); // CS1 - 2646200 to 2646341
writeRegister(0x16, 0xC0); // FIFO CTRL - 2646353 to 2646488
writeRegister(0x40, 0x13); // TX Buffer - 2646502 to 2646637
writeRegister(0x41, 0x0E); // TX Buffer - 2646646 to 2646784
writeRegister(0x44, 0x23); // TX Buffer - 2646795 to 2646934
writeRegister(0x45, 0x11); // TX Buffer - 2646943 to 2647081
writeRegister(0x46, 0x13); // TX Buffer - 2647092 to 2647230
writeRegister(0x04, 0x07); // TX - 2647244 to 2647378
writeRegister(0x00, 0xFF); // CS0 - 2654106 to 2654247
writeRegister(0x01, 0xFF); // CS1 - 2654256 to 2654396
writeRegister(0x16, 0xC0); // FIFO CTRL - 2654410 to 2654545
writeRegister(0x40, 0x13); // TX Buffer - 2654559 to 2654694
writeRegister(0x41, 0x0E); // TX Buffer - 2654707 to 2654841
writeRegister(0x44, 0x23); // TX Buffer - 2654855 to 2654991
writeRegister(0x45, 0x11); // TX Buffer - 2655003 to 2655138
writeRegister(0x46, 0x13); // TX Buffer - 2655152 to 2655287
writeRegister(0x04, 0x07); // TX - 2655301 to 2655436
writeRegister(0x00, 0xFF); // CS0 - 2662082 to 2662219
writeRegister(0x01, 0xFF); // CS1 - 2662232 to 2662373
writeRegister(0x16, 0xC0); // FIFO CTRL - 2662386 to 2662520
writeRegister(0x40, 0x13); // TX Buffer - 2662534 to 2662668
writeRegister(0x41, 0x0E); // TX Buffer - 2662679 to 2662817
writeRegister(0x44, 0x23); // TX Buffer - 2662827 to 2662965
writeRegister(0x45, 0x11); // TX Buffer - 2662975 to 2663115
writeRegister(0x46, 0x13); // TX Buffer - 2663124 to 2663264
writeRegister(0x04, 0x07); // TX - 2663276 to 2663410
writeRegister(0x00, 0xFF); // CS0 - 2670054 to 2670193
writeRegister(0x01, 0xFF); // CS1 - 2670207 to 2670351
writeRegister(0x16, 0xC0); // FIFO CTRL - 2670358 to 2670500
writeRegister(0x40, 0x13); // TX Buffer - 2670506 to 2670640
writeRegister(0x41, 0x0E); // TX Buffer - 2670654 to 2670789
writeRegister(0x44, 0x23); // TX Buffer - 2670802 to 2670937
writeRegister(0x45, 0x11); // TX Buffer - 2670951 to 2671087
writeRegister(0x46, 0x13); // TX Buffer - 2671099 to 2671242
writeRegister(0x04, 0x07); // TX - 2671248 to 2671384
writeRegister(0x00, 0xFF); // CS0 - 2678114 to 2678250
writeRegister(0x01, 0xFF); // CS1 - 2678264 to 2678405
writeRegister(0x16, 0xC0); // FIFO CTRL - 2678414 to 2678552
writeRegister(0x40, 0x13); // TX Buffer - 2678563 to 2678700
writeRegister(0x41, 0x0E); // TX Buffer - 2678711 to 2678849
writeRegister(0x44, 0x23); // TX Buffer - 2678859 to 2678997
writeRegister(0x45, 0x11); // TX Buffer - 2679008 to 2679147
writeRegister(0x46, 0x13); // TX Buffer - 2679156 to 2679296
writeRegister(0x04, 0x07); // TX - 2679305 to 2679444
writeRegister(0x00, 0xFF); // CS0 - 2686086 to 2686227
writeRegister(0x01, 0xFF); // CS1 - 2686239 to 2686376
writeRegister(0x16, 0xC0); // FIFO CTRL - 2686390 to 2686526
writeRegister(0x40, 0x13); // TX Buffer - 2686538 to 2686672
writeRegister(0x41, 0x0E); // TX Buffer - 2686686 to 2686821
writeRegister(0x44, 0x23); // TX Buffer - 2686835 to 2686969
writeRegister(0x45, 0x11); // TX Buffer - 2686983 to 2687119
writeRegister(0x46, 0x13); // TX Buffer - 2687132 to 2687268
writeRegister(0x04, 0x07); // TX - 2687281 to 2687416
writeRegister(0x00, 0xFF); // CS0 - 2694062 to 2694205
writeRegister(0x01, 0xFF); // CS1 - 2694211 to 2694353
writeRegister(0x16, 0xC0); // FIFO CTRL - 2694365 to 2694500
writeRegister(0x40, 0x13); // TX Buffer - 2694514 to 2694649
writeRegister(0x41, 0x0E); // TX Buffer - 2694662 to 2694796
writeRegister(0x44, 0x23); // TX Buffer - 2694810 to 2694946
writeRegister(0x45, 0x11); // TX Buffer - 2694959 to 2695093
writeRegister(0x46, 0x13); // TX Buffer - 2695107 to 2695242
writeRegister(0x04, 0x07); // TX - 2695256 to 2695390
writeRegister(0x00, 0xFF); // CS0 - 2702118 to 2702259
writeRegister(0x01, 0xFF); // CS1 - 2702272 to 2702408
writeRegister(0x16, 0xC0); // FIFO CTRL - 2702422 to 2702557
writeRegister(0x40, 0x13); // TX Buffer - 2702570 to 2702706
writeRegister(0x41, 0x0E); // TX Buffer - 2702718 to 2702853
writeRegister(0x44, 0x23); // TX Buffer - 2702867 to 2703003
writeRegister(0x45, 0x11); // TX Buffer - 2703015 to 2703150
writeRegister(0x46, 0x13); // TX Buffer - 2703164 to 2703300
writeRegister(0x04, 0x07); // TX - 2703313 to 2703448
writeRegister(0x00, 0xFF); // CS0 - 2710094 to 2710237
writeRegister(0x01, 0xFF); // CS1 - 2710244 to 2710385
writeRegister(0x16, 0xC0); // FIFO CTRL - 2710397 to 2710532
writeRegister(0x40, 0x13); // TX Buffer - 2710546 to 2710680
writeRegister(0x41, 0x0E); // TX Buffer - 2710694 to 2710829
writeRegister(0x44, 0x23); // TX Buffer - 2710842 to 2710977
writeRegister(0x45, 0x11); // TX Buffer - 2710991 to 2711127
writeRegister(0x46, 0x13); // TX Buffer - 2711139 to 2711274
writeRegister(0x04, 0x07); // TX - 2711288 to 2711422
writeRegister(0x00, 0xFF); // CS0 - 2718066 to 2718205
writeRegister(0x01, 0xFF); // CS1 - 2718219 to 2718363
writeRegister(0x16, 0xC0); // FIFO CTRL - 2718370 to 2718508
writeRegister(0x40, 0x13); // TX Buffer - 2718518 to 2718660
writeRegister(0x41, 0x0E); // TX Buffer - 2718666 to 2718807
writeRegister(0x44, 0x23); // TX Buffer - 2718814 to 2718957
writeRegister(0x45, 0x11); // TX Buffer - 2718963 to 2719105
writeRegister(0x46, 0x13); // TX Buffer - 2719111 to 2719254
writeRegister(0x04, 0x07); // TX - 2719260 to 2719402
writeRegister(0x00, 0xFF); // CS0 - 2726126 to 2726270
writeRegister(0x01, 0xFF); // CS1 - 2726276 to 2726417
writeRegister(0x16, 0xC0); // FIFO CTRL - 2726430 to 2726564
writeRegister(0x40, 0x13); // TX Buffer - 2726578 to 2726712
writeRegister(0x41, 0x0E); // TX Buffer - 2726723 to 2726861
writeRegister(0x44, 0x23); // TX Buffer - 2726871 to 2727009
writeRegister(0x45, 0x11); // TX Buffer - 2727020 to 2727159
writeRegister(0x46, 0x13); // TX Buffer - 2727168 to 2727308
writeRegister(0x04, 0x07); // TX - 2727320 to 2727456
writeRegister(0x00, 0xFF); // CS0 - 2734098 to 2734239
writeRegister(0x01, 0xFF); // CS1 - 2734251 to 2734395
writeRegister(0x16, 0xC0); // FIFO CTRL - 2734402 to 2734540
writeRegister(0x40, 0x13); // TX Buffer - 2734550 to 2734684
writeRegister(0x41, 0x0E); // TX Buffer - 2734698 to 2734833
writeRegister(0x44, 0x23); // TX Buffer - 2734847 to 2734981
writeRegister(0x45, 0x11); // TX Buffer - 2734995 to 2735131
writeRegister(0x46, 0x13); // TX Buffer - 2735143 to 2735286
writeRegister(0x04, 0x07); // TX - 2735292 to 2735428
writeRegister(0x00, 0xFF); // CS0 - 2742073 to 2742213
writeRegister(0x01, 0xFF); // CS1 - 2742223 to 2742363
writeRegister(0x16, 0xC0); // FIFO CTRL - 2742377 to 2742512
writeRegister(0x40, 0x13); // TX Buffer - 2742526 to 2742661
writeRegister(0x41, 0x0E); // TX Buffer - 2742674 to 2742808
writeRegister(0x44, 0x23); // TX Buffer - 2742822 to 2742958
writeRegister(0x45, 0x11); // TX Buffer - 2742970 to 2743105
writeRegister(0x46, 0x13); // TX Buffer - 2743119 to 2743254
writeRegister(0x04, 0x07); // TX - 2743268 to 2743402
writeRegister(0x00, 0xFF); // CS0 - 2750130 to 2750271
writeRegister(0x01, 0xFF); // CS1 - 2750284 to 2750428
writeRegister(0x16, 0xC0); // FIFO CTRL - 2750434 to 2750575
writeRegister(0x40, 0x13); // TX Buffer - 2750582 to 2750718
writeRegister(0x41, 0x0E); // TX Buffer - 2750730 to 2750865
writeRegister(0x44, 0x23); // TX Buffer - 2750879 to 2751015
writeRegister(0x45, 0x11); // TX Buffer - 2751027 to 2751163
writeRegister(0x46, 0x13); // TX Buffer - 2751176 to 2751318
writeRegister(0x04, 0x07); // TX - 2751325 to 2751460
writeRegister(0x00, 0xFF); // CS0 - 2758097 to 2758233
writeRegister(0x01, 0xFF); // CS1 - 2758247 to 2758388
writeRegister(0x16, 0xC0); // FIFO CTRL - 2758401 to 2758535
writeRegister(0x40, 0x13); // TX Buffer - 2758549 to 2758683
writeRegister(0x41, 0x0E); // TX Buffer - 2758694 to 2758832
writeRegister(0x44, 0x23); // TX Buffer - 2758842 to 2758980
writeRegister(0x45, 0x11); // TX Buffer - 2758991 to 2759130
writeRegister(0x46, 0x13); // TX Buffer - 2759139 to 2759279
writeRegister(0x04, 0x07); // TX - 2759291 to 2759427
writeRegister(0x00, 0xFF); // CS0 - 2766069 to 2766210
writeRegister(0x01, 0xFF); // CS1 - 2766222 to 2766366
writeRegister(0x16, 0xC0); // FIFO CTRL - 2766373 to 2766515
writeRegister(0x40, 0x13); // TX Buffer - 2766521 to 2766655
writeRegister(0x41, 0x0E); // TX Buffer - 2766669 to 2766804
writeRegister(0x44, 0x23); // TX Buffer - 2766818 to 2766952
writeRegister(0x45, 0x11); // TX Buffer - 2766966 to 2767102
writeRegister(0x46, 0x13); // TX Buffer - 2767114 to 2767257
writeRegister(0x04, 0x07); // TX - 2767263 to 2767399
writeRegister(0x00, 0xFF); // CS0 - 2774129 to 2774265
writeRegister(0x01, 0xFF); // CS1 - 2774279 to 2774419
writeRegister(0x16, 0xC0); // FIFO CTRL - 2774429 to 2774569
writeRegister(0x40, 0x13); // TX Buffer - 2774578 to 2774717
writeRegister(0x41, 0x0E); // TX Buffer - 2774726 to 2774864
writeRegister(0x44, 0x23); // TX Buffer - 2774874 to 2775012
writeRegister(0x45, 0x11); // TX Buffer - 2775023 to 2775162
writeRegister(0x46, 0x13); // TX Buffer - 2775171 to 2775311
writeRegister(0x04, 0x07); // TX - 2775320 to 2775459
writeRegister(0x00, 0xFF); // CS0 - 2782101 to 2782242
writeRegister(0x01, 0xFF); // CS1 - 2782254 to 2782391
writeRegister(0x16, 0xC0); // FIFO CTRL - 2782405 to 2782540
writeRegister(0x40, 0x13); // TX Buffer - 2782553 to 2782689
writeRegister(0x41, 0x0E); // TX Buffer - 2782701 to 2782836
writeRegister(0x44, 0x23); // TX Buffer - 2782850 to 2782984
writeRegister(0x45, 0x11); // TX Buffer - 2782998 to 2783134
writeRegister(0x46, 0x13); // TX Buffer - 2783147 to 2783283
writeRegister(0x04, 0x07); // TX - 2783296 to 2783431
writeRegister(0x00, 0xFF); // CS0 - 2790077 to 2790220
writeRegister(0x01, 0xFF); // CS1 - 2790227 to 2790368
writeRegister(0x16, 0xC0); // FIFO CTRL - 2790380 to 2790515
writeRegister(0x40, 0x13); // TX Buffer - 2790529 to 2790664
writeRegister(0x41, 0x0E); // TX Buffer - 2790677 to 2790811
writeRegister(0x44, 0x23); // TX Buffer - 2790825 to 2790961
writeRegister(0x45, 0x11); // TX Buffer - 2790974 to 2791108
writeRegister(0x46, 0x13); // TX Buffer - 2791122 to 2791257
writeRegister(0x04, 0x07); // TX - 2791271 to 2791405
writeRegister(0x00, 0xFF); // CS0 - 2798133 to 2798274
writeRegister(0x01, 0xFF); // CS1 - 2798287 to 2798423
writeRegister(0x16, 0xC0); // FIFO CTRL - 2798437 to 2798572
writeRegister(0x40, 0x13); // TX Buffer - 2798586 to 2798721
writeRegister(0x41, 0x0E); // TX Buffer - 2798733 to 2798868
writeRegister(0x44, 0x23); // TX Buffer - 2798882 to 2799018
writeRegister(0x45, 0x11); // TX Buffer - 2799030 to 2799165
writeRegister(0x46, 0x13); // TX Buffer - 2799179 to 2799315
writeRegister(0x04, 0x07); // TX - 2799328 to 2799463
writeRegister(0x00, 0xFF); // CS0 - 2806109 to 2806252
writeRegister(0x01, 0xFF); // CS1 - 2806259 to 2806400
writeRegister(0x16, 0xC0); // FIFO CTRL - 2806413 to 2806547
writeRegister(0x40, 0x13); // TX Buffer - 2806561 to 2806695
writeRegister(0x41, 0x0E); // TX Buffer - 2806709 to 2806844
writeRegister(0x44, 0x23); // TX Buffer - 2806857 to 2806992
writeRegister(0x45, 0x11); // TX Buffer - 2807006 to 2807142
writeRegister(0x46, 0x13); // TX Buffer - 2807154 to 2807289
writeRegister(0x04, 0x07); // TX - 2807303 to 2807437
writeRegister(0x00, 0xFF); // CS0 - 2814081 to 2814220
writeRegister(0x01, 0xFF); // CS1 - 2814234 to 2814378
writeRegister(0x16, 0xC0); // FIFO CTRL - 2814385 to 2814523
writeRegister(0x40, 0x13); // TX Buffer - 2814533 to 2814675
writeRegister(0x41, 0x0E); // TX Buffer - 2814681 to 2814822
writeRegister(0x44, 0x23); // TX Buffer - 2814829 to 2814972
writeRegister(0x45, 0x11); // TX Buffer - 2814978 to 2815120
writeRegister(0x46, 0x13); // TX Buffer - 2815126 to 2815269
writeRegister(0x04, 0x07); // TX - 2815275 to 2815417
writeRegister(0x00, 0xFF); // CS0 - 2822141 to 2822285
writeRegister(0x01, 0xFF); // CS1 - 2822291 to 2822432
writeRegister(0x16, 0xC0); // FIFO CTRL - 2822445 to 2822579
writeRegister(0x40, 0x13); // TX Buffer - 2822593 to 2822727
writeRegister(0x41, 0x0E); // TX Buffer - 2822738 to 2822876
writeRegister(0x44, 0x23); // TX Buffer - 2822886 to 2823024
writeRegister(0x45, 0x11); // TX Buffer - 2823035 to 2823174
writeRegister(0x46, 0x13); // TX Buffer - 2823183 to 2823323
writeRegister(0x04, 0x07); // TX - 2823335 to 2823471
writeRegister(0x00, 0xFF); // CS0 - 2830113 to 2830254
writeRegister(0x01, 0xFF); // CS1 - 2830266 to 2830409
writeRegister(0x16, 0xC0); // FIFO CTRL - 2830417 to 2830555
writeRegister(0x40, 0x13); // TX Buffer - 2830565 to 2830699
writeRegister(0x41, 0x0E); // TX Buffer - 2830713 to 2830848
writeRegister(0x44, 0x23); // TX Buffer - 2830862 to 2830996
writeRegister(0x45, 0x11); // TX Buffer - 2831010 to 2831146
writeRegister(0x46, 0x13); // TX Buffer - 2831159 to 2831301
writeRegister(0x04, 0x07); // TX - 2831307 to 2831443
writeRegister(0x00, 0xFF); // CS0 - 2838089 to 2838228
writeRegister(0x01, 0xFF); // CS1 - 2838238 to 2838380
writeRegister(0x16, 0xC0); // FIFO CTRL - 2838392 to 2838527
writeRegister(0x40, 0x13); // TX Buffer - 2838541 to 2838676
writeRegister(0x41, 0x0E); // TX Buffer - 2838689 to 2838823
writeRegister(0x44, 0x23); // TX Buffer - 2838837 to 2838973
writeRegister(0x45, 0x11); // TX Buffer - 2838986 to 2839120
writeRegister(0x46, 0x13); // TX Buffer - 2839134 to 2839269
writeRegister(0x04, 0x07); // TX - 2839283 to 2839417
writeRegister(0x00, 0xFF); // CS0 - 2846064 to 2846200
writeRegister(0x01, 0xFF); // CS1 - 2846214 to 2846355
writeRegister(0x16, 0xC0); // FIFO CTRL - 2846364 to 2846502
writeRegister(0x40, 0x13); // TX Buffer - 2846513 to 2846650
writeRegister(0x41, 0x0E); // TX Buffer - 2846661 to 2846799
writeRegister(0x44, 0x23); // TX Buffer - 2846809 to 2846947
writeRegister(0x45, 0x11); // TX Buffer - 2846958 to 2847097
writeRegister(0x46, 0x13); // TX Buffer - 2847106 to 2847246
writeRegister(0x04, 0x07); // TX - 2847255 to 2847394
writeRegister(0x00, 0xFF); // CS0 - 2854121 to 2854260
writeRegister(0x01, 0xFF); // CS1 - 2854271 to 2854412
writeRegister(0x16, 0xC0); // FIFO CTRL - 2854424 to 2854559
writeRegister(0x40, 0x13); // TX Buffer - 2854573 to 2854707
writeRegister(0x41, 0x0E); // TX Buffer - 2854721 to 2854856
writeRegister(0x44, 0x23); // TX Buffer - 2854869 to 2855005
writeRegister(0x45, 0x11); // TX Buffer - 2855018 to 2855152
writeRegister(0x46, 0x13); // TX Buffer - 2855166 to 2855301
writeRegister(0x04, 0x07); // TX - 2855315 to 2855449
writeRegister(0x00, 0xFF); // CS0 - 2862096 to 2862232
writeRegister(0x01, 0xFF); // CS1 - 2862246 to 2862386
writeRegister(0x16, 0xC0); // FIFO CTRL - 2862396 to 2862535
writeRegister(0x40, 0x13); // TX Buffer - 2862545 to 2862687
writeRegister(0x41, 0x0E); // TX Buffer - 2862693 to 2862831
writeRegister(0x44, 0x23); // TX Buffer - 2862841 to 2862982
writeRegister(0x45, 0x11); // TX Buffer - 2862990 to 2863132
writeRegister(0x46, 0x13); // TX Buffer - 2863138 to 2863278
writeRegister(0x04, 0x07); // TX - 2863287 to 2863429
writeRegister(0x00, 0xFF); // CS0 - 2870068 to 2870209
writeRegister(0x01, 0xFF); // CS1 - 2870222 to 2870358
writeRegister(0x16, 0xC0); // FIFO CTRL - 2870372 to 2870507
writeRegister(0x40, 0x13); // TX Buffer - 2870520 to 2870656
writeRegister(0x41, 0x0E); // TX Buffer - 2870668 to 2870803
writeRegister(0x44, 0x23); // TX Buffer - 2870817 to 2870953
writeRegister(0x45, 0x11); // TX Buffer - 2870965 to 2871101
writeRegister(0x46, 0x13); // TX Buffer - 2871114 to 2871250
writeRegister(0x04, 0x07); // TX - 2871263 to 2871398
writeRegister(0x00, 0xFF); // CS0 - 2878128 to 2878266
writeRegister(0x01, 0xFF); // CS1 - 2878278 to 2878418
writeRegister(0x16, 0xC0); // FIFO CTRL - 2878429 to 2878567
writeRegister(0x40, 0x13); // TX Buffer - 2878577 to 2878719
writeRegister(0x41, 0x0E); // TX Buffer - 2878725 to 2878863
writeRegister(0x44, 0x23); // TX Buffer - 2878874 to 2879016
writeRegister(0x45, 0x11); // TX Buffer - 2879022 to 2879164
writeRegister(0x46, 0x13); // TX Buffer - 2879170 to 2879309
writeRegister(0x04, 0x07); // TX - 2879319 to 2879461
writeRegister(0x00, 0xFF); // CS0 - 2886100 to 2886241
writeRegister(0x01, 0xFF); // CS1 - 2886250 to 2886390
writeRegister(0x16, 0xC0); // FIFO CTRL - 2886404 to 2886539
writeRegister(0x40, 0x13); // TX Buffer - 2886553 to 2886688
writeRegister(0x41, 0x0E); // TX Buffer - 2886701 to 2886835
writeRegister(0x44, 0x23); // TX Buffer - 2886849 to 2886985
writeRegister(0x45, 0x11); // TX Buffer - 2886997 to 2887132
writeRegister(0x46, 0x13); // TX Buffer - 2887146 to 2887281
writeRegister(0x04, 0x07); // TX - 2887295 to 2887429
writeRegister(0x00, 0xFF); // CS0 - 2894076 to 2894212
writeRegister(0x01, 0xFF); // CS1 - 2894226 to 2894367
writeRegister(0x16, 0xC0); // FIFO CTRL - 2894380 to 2894514
writeRegister(0x40, 0x13); // TX Buffer - 2894528 to 2894662
writeRegister(0x41, 0x0E); // TX Buffer - 2894673 to 2894811
writeRegister(0x44, 0x23); // TX Buffer - 2894821 to 2894959
writeRegister(0x45, 0x11); // TX Buffer - 2894970 to 2895109
writeRegister(0x46, 0x13); // TX Buffer - 2895118 to 2895258
writeRegister(0x04, 0x07); // TX - 2895270 to 2895406
writeRegister(0x00, 0xFF); // CS0 - 2902133 to 2902272
writeRegister(0x01, 0xFF); // CS1 - 2902283 to 2902424
writeRegister(0x16, 0xC0); // FIFO CTRL - 2902436 to 2902571
writeRegister(0x40, 0x13); // TX Buffer - 2902585 to 2902719
writeRegister(0x41, 0x0E); // TX Buffer - 2902733 to 2902869
writeRegister(0x44, 0x23); // TX Buffer - 2902881 to 2903017
writeRegister(0x45, 0x11); // TX Buffer - 2903030 to 2903164
writeRegister(0x46, 0x13); // TX Buffer - 2903178 to 2903313
writeRegister(0x04, 0x07); // TX - 2903327 to 2903461
writeRegister(0x00, 0xFF); // CS0 - 2910108 to 2910244
writeRegister(0x01, 0xFF); // CS1 - 2910258 to 2910398
writeRegister(0x16, 0xC0); // FIFO CTRL - 2910408 to 2910547
writeRegister(0x40, 0x13); // TX Buffer - 2910557 to 2910696
writeRegister(0x41, 0x0E); // TX Buffer - 2910705 to 2910843
writeRegister(0x44, 0x23); // TX Buffer - 2910853 to 2910991
writeRegister(0x45, 0x11); // TX Buffer - 2911002 to 2911141
writeRegister(0x46, 0x13); // TX Buffer - 2911150 to 2911290
writeRegister(0x04, 0x07); // TX - 2911299 to 2911438
writeRegister(0x00, 0xFF); // CS0 - 2918080 to 2918221
writeRegister(0x01, 0xFF); // CS1 - 2918233 to 2918370
writeRegister(0x16, 0xC0); // FIFO CTRL - 2918384 to 2918519
writeRegister(0x40, 0x13); // TX Buffer - 2918532 to 2918668
writeRegister(0x41, 0x0E); // TX Buffer - 2918680 to 2918815
writeRegister(0x44, 0x23); // TX Buffer - 2918829 to 2918963
writeRegister(0x45, 0x11); // TX Buffer - 2918977 to 2919113
writeRegister(0x46, 0x13); // TX Buffer - 2919126 to 2919262
writeRegister(0x04, 0x07); // TX - 2919275 to 2919410
writeRegister(0x00, 0xFF); // CS0 - 2926140 to 2926278
writeRegister(0x01, 0xFF); // CS1 - 2926290 to 2926430
writeRegister(0x16, 0xC0); // FIFO CTRL - 2926441 to 2926579
writeRegister(0x40, 0x13); // TX Buffer - 2926589 to 2926728
writeRegister(0x41, 0x0E); // TX Buffer - 2926737 to 2926875
writeRegister(0x44, 0x23); // TX Buffer - 2926885 to 2927025
writeRegister(0x45, 0x11); // TX Buffer - 2927034 to 2927172
writeRegister(0x46, 0x13); // TX Buffer - 2927182 to 2927322
writeRegister(0x04, 0x07); // TX - 2927331 to 2927470
writeRegister(0x00, 0xFF); // CS0 - 2934112 to 2934253
writeRegister(0x01, 0xFF); // CS1 - 2934266 to 2934402
writeRegister(0x16, 0xC0); // FIFO CTRL - 2934416 to 2934551
writeRegister(0x40, 0x13); // TX Buffer - 2934565 to 2934700
writeRegister(0x41, 0x0E); // TX Buffer - 2934713 to 2934847
writeRegister(0x44, 0x23); // TX Buffer - 2934861 to 2934997
writeRegister(0x45, 0x11); // TX Buffer - 2935009 to 2935144
writeRegister(0x46, 0x13); // TX Buffer - 2935158 to 2935293
writeRegister(0x04, 0x07); // TX - 2935307 to 2935442
writeRegister(0x00, 0xFF); // CS0 - 2942088 to 2942231
writeRegister(0x01, 0xFF); // CS1 - 2942238 to 2942379
writeRegister(0x16, 0xC0); // FIFO CTRL - 2942392 to 2942526
writeRegister(0x40, 0x13); // TX Buffer - 2942540 to 2942674
writeRegister(0x41, 0x0E); // TX Buffer - 2942688 to 2942823
writeRegister(0x44, 0x23); // TX Buffer - 2942836 to 2942971
writeRegister(0x45, 0x11); // TX Buffer - 2942985 to 2943121
writeRegister(0x46, 0x13); // TX Buffer - 2943133 to 2943270
writeRegister(0x04, 0x07); // TX - 2943282 to 2943416
writeRegister(0x00, 0xFF); // CS0 - 2950145 to 2950284
writeRegister(0x01, 0xFF); // CS1 - 2950298 to 2950436
writeRegister(0x16, 0xC0); // FIFO CTRL - 2950448 to 2950583
writeRegister(0x40, 0x13); // TX Buffer - 2950597 to 2950732
writeRegister(0x41, 0x0E); // TX Buffer - 2950745 to 2950879
writeRegister(0x44, 0x23); // TX Buffer - 2950893 to 2951029
writeRegister(0x45, 0x11); // TX Buffer - 2951042 to 2951176
writeRegister(0x46, 0x13); // TX Buffer - 2951190 to 2951325
writeRegister(0x04, 0x07); // TX - 2951339 to 2951473
writeRegister(0x00, 0xFF); // CS0 - 2958120 to 2958264
writeRegister(0x01, 0xFF); // CS1 - 2958270 to 2958411
writeRegister(0x16, 0xC0); // FIFO CTRL - 2958424 to 2958558
writeRegister(0x40, 0x13); // TX Buffer - 2958572 to 2958706
writeRegister(0x41, 0x0E); // TX Buffer - 2958717 to 2958855
writeRegister(0x44, 0x23); // TX Buffer - 2958865 to 2959003
writeRegister(0x45, 0x11); // TX Buffer - 2959014 to 2959153
writeRegister(0x46, 0x13); // TX Buffer - 2959162 to 2959302
writeRegister(0x04, 0x07); // TX - 2959314 to 2959450
writeRegister(0x00, 0xFF); // CS0 - 2966092 to 2966233
writeRegister(0x01, 0xFF); // CS1 - 2966245 to 2966388
writeRegister(0x16, 0xC0); // FIFO CTRL - 2966396 to 2966534
writeRegister(0x40, 0x13); // TX Buffer - 2966544 to 2966678
writeRegister(0x41, 0x0E); // TX Buffer - 2966692 to 2966827
writeRegister(0x44, 0x23); // TX Buffer - 2966841 to 2966975
writeRegister(0x45, 0x11); // TX Buffer - 2966989 to 2967125
writeRegister(0x46, 0x13); // TX Buffer - 2967138 to 2967280
writeRegister(0x04, 0x07); // TX - 2967286 to 2967422
writeRegister(0x00, 0xFF); // CS0 - 2974152 to 2974288
writeRegister(0x01, 0xFF); // CS1 - 2974302 to 2974442
writeRegister(0x16, 0xC0); // FIFO CTRL - 2974456 to 2974591
writeRegister(0x40, 0x13); // TX Buffer - 2974604 to 2974740
writeRegister(0x41, 0x0E); // TX Buffer - 2974749 to 2974887
writeRegister(0x44, 0x23); // TX Buffer - 2974897 to 2975037
writeRegister(0x45, 0x11); // TX Buffer - 2975046 to 2975185
writeRegister(0x46, 0x13); // TX Buffer - 2975194 to 2975334
writeRegister(0x04, 0x07); // TX - 2975347 to 2975482
writeRegister(0x00, 0xFF); // CS0 - 2982124 to 2982265
writeRegister(0x01, 0xFF); // CS1 - 2982278 to 2982422
writeRegister(0x16, 0xC0); // FIFO CTRL - 2982428 to 2982569
writeRegister(0x40, 0x13); // TX Buffer - 2982576 to 2982712
writeRegister(0x41, 0x0E); // TX Buffer - 2982724 to 2982859
writeRegister(0x44, 0x23); // TX Buffer - 2982873 to 2983009
writeRegister(0x45, 0x11); // TX Buffer - 2983021 to 2983157
writeRegister(0x46, 0x13); // TX Buffer - 2983170 to 2983312
writeRegister(0x04, 0x07); // TX - 2983319 to 2983454
writeRegister(0x00, 0xFF); // CS0 - 2990100 to 2990239
writeRegister(0x01, 0xFF); // CS1 - 2990250 to 2990391
writeRegister(0x16, 0xC0); // FIFO CTRL - 2990403 to 2990538
writeRegister(0x40, 0x13); // TX Buffer - 2990552 to 2990686
writeRegister(0x41, 0x0E); // TX Buffer - 2990700 to 2990835
writeRegister(0x44, 0x23); // TX Buffer - 2990848 to 2990983
writeRegister(0x45, 0x11); // TX Buffer - 2990997 to 2991131
writeRegister(0x46, 0x13); // TX Buffer - 2991145 to 2991280
writeRegister(0x04, 0x07); // TX - 2991294 to 2991428
writeRegister(0x00, 0xFF); // CS0 - 2998075 to 2998211
writeRegister(0x01, 0xFF); // CS1 - 2998225 to 2998365
writeRegister(0x16, 0xC0); // FIFO CTRL - 2998376 to 2998514
writeRegister(0x40, 0x13); // TX Buffer - 2998524 to 2998666
writeRegister(0x41, 0x0E); // TX Buffer - 2998672 to 2998810
writeRegister(0x44, 0x23); // TX Buffer - 2998820 to 2998963
writeRegister(0x45, 0x11); // TX Buffer - 2998969 to 2999111
writeRegister(0x46, 0x13); // TX Buffer - 2999117 to 2999257
writeRegister(0x04, 0x07); // TX - 2999266 to 2999408
writeRegister(0x00, 0xFF); // CS0 - 3006132 to 3006276
writeRegister(0x01, 0xFF); // CS1 - 3006282 to 3006423
writeRegister(0x16, 0xC0); // FIFO CTRL - 3006436 to 3006570
writeRegister(0x40, 0x13); // TX Buffer - 3006584 to 3006718
writeRegister(0x41, 0x0E); // TX Buffer - 3006732 to 3006867
writeRegister(0x44, 0x23); // TX Buffer - 3006881 to 3007015
writeRegister(0x45, 0x11); // TX Buffer - 3007029 to 3007165
writeRegister(0x46, 0x13); // TX Buffer - 3007177 to 3007314
writeRegister(0x04, 0x07); // TX - 3007326 to 3007462
writeRegister(0x00, 0xFF); // CS0 - 3014107 to 3014245
writeRegister(0x01, 0xFF); // CS1 - 3014257 to 3014397
writeRegister(0x16, 0xC0); // FIFO CTRL - 3014408 to 3014546
writeRegister(0x40, 0x13); // TX Buffer - 3014556 to 3014698
writeRegister(0x41, 0x0E); // TX Buffer - 3014704 to 3014842
writeRegister(0x44, 0x23); // TX Buffer - 3014853 to 3014995
writeRegister(0x45, 0x11); // TX Buffer - 3015001 to 3015143
writeRegister(0x46, 0x13); // TX Buffer - 3015149 to 3015288
writeRegister(0x04, 0x07); // TX - 3015298 to 3015440
writeRegister(0x00, 0xFF); // CS0 - 3022079 to 3022219
writeRegister(0x01, 0xFF); // CS1 - 3022229 to 3022369
writeRegister(0x16, 0xC0); // FIFO CTRL - 3022383 to 3022518
writeRegister(0x40, 0x13); // TX Buffer - 3022532 to 3022667
writeRegister(0x41, 0x0E); // TX Buffer - 3022680 to 3022814
writeRegister(0x44, 0x23); // TX Buffer - 3022828 to 3022964
writeRegister(0x45, 0x11); // TX Buffer - 3022976 to 3023111
writeRegister(0x46, 0x13); // TX Buffer - 3023125 to 3023260
writeRegister(0x04, 0x07); // TX - 3023274 to 3023408
writeRegister(0x00, 0xFF); // CS0 - 3030136 to 3030277
writeRegister(0x01, 0xFF); // CS1 - 3030290 to 3030434
writeRegister(0x16, 0xC0); // FIFO CTRL - 3030440 to 3030578
writeRegister(0x40, 0x13); // TX Buffer - 3030588 to 3030730
writeRegister(0x41, 0x0E); // TX Buffer - 3030736 to 3030877
writeRegister(0x44, 0x23); // TX Buffer - 3030885 to 3031027
writeRegister(0x45, 0x11); // TX Buffer - 3031033 to 3031175
writeRegister(0x46, 0x13); // TX Buffer - 3031182 to 3031324
writeRegister(0x04, 0x07); // TX - 3031331 to 3031472
writeRegister(0x00, 0xFF); // CS0 - 3038112 to 3038251
writeRegister(0x01, 0xFF); // CS1 - 3038262 to 3038403
writeRegister(0x16, 0xC0); // FIFO CTRL - 3038415 to 3038550
writeRegister(0x40, 0x13); // TX Buffer - 3038564 to 3038698
writeRegister(0x41, 0x0E); // TX Buffer - 3038712 to 3038848
writeRegister(0x44, 0x23); // TX Buffer - 3038860 to 3038996
writeRegister(0x45, 0x11); // TX Buffer - 3039009 to 3039143
writeRegister(0x46, 0x13); // TX Buffer - 3039157 to 3039292
writeRegister(0x04, 0x07); // TX - 3039306 to 3039440
writeRegister(0x00, 0xFF); // CS0 - 3046087 to 3046223
writeRegister(0x01, 0xFF); // CS1 - 3046237 to 3046377
writeRegister(0x16, 0xC0); // FIFO CTRL - 3046387 to 3046526
writeRegister(0x40, 0x13); // TX Buffer - 3046536 to 3046675
writeRegister(0x41, 0x0E); // TX Buffer - 3046684 to 3046822
writeRegister(0x44, 0x23); // TX Buffer - 3046832 to 3046970
writeRegister(0x45, 0x11); // TX Buffer - 3046981 to 3047120
writeRegister(0x46, 0x13); // TX Buffer - 3047129 to 3047269
writeRegister(0x04, 0x07); // TX - 3047278 to 3047417
writeRegister(0x00, 0xFF); // CS0 - 3054144 to 3054283
writeRegister(0x01, 0xFF); // CS1 - 3054294 to 3054435
writeRegister(0x16, 0xC0); // FIFO CTRL - 3054448 to 3054582
writeRegister(0x40, 0x13); // TX Buffer - 3054596 to 3054730
writeRegister(0x41, 0x0E); // TX Buffer - 3054744 to 3054879
writeRegister(0x44, 0x23); // TX Buffer - 3054892 to 3055027
writeRegister(0x45, 0x11); // TX Buffer - 3055041 to 3055177
writeRegister(0x46, 0x13); // TX Buffer - 3055189 to 3055326
writeRegister(0x04, 0x07); // TX - 3055338 to 3055474
writeRegister(0x00, 0xFF); // CS0 - 3062119 to 3062257
writeRegister(0x01, 0xFF); // CS1 - 3062269 to 3062409
writeRegister(0x16, 0xC0); // FIFO CTRL - 3062420 to 3062558
writeRegister(0x40, 0x13); // TX Buffer - 3062568 to 3062707
writeRegister(0x41, 0x0E); // TX Buffer - 3062716 to 3062854
writeRegister(0x44, 0x23); // TX Buffer - 3062865 to 3063004
writeRegister(0x45, 0x11); // TX Buffer - 3063013 to 3063151
writeRegister(0x46, 0x13); // TX Buffer - 3063161 to 3063301
writeRegister(0x04, 0x07); // TX - 3063310 to 3063449
writeRegister(0x00, 0xFF); // CS0 - 3070091 to 3070232
writeRegister(0x01, 0xFF); // CS1 - 3070245 to 3070381
writeRegister(0x16, 0xC0); // FIFO CTRL - 3070395 to 3070530
writeRegister(0x40, 0x13); // TX Buffer - 3070544 to 3070679
writeRegister(0x41, 0x0E); // TX Buffer - 3070692 to 3070826
writeRegister(0x44, 0x23); // TX Buffer - 3070840 to 3070976
writeRegister(0x45, 0x11); // TX Buffer - 3070988 to 3071123
writeRegister(0x46, 0x13); // TX Buffer - 3071137 to 3071272
writeRegister(0x04, 0x07); // TX - 3071286 to 3071421
writeRegister(0x00, 0xFF); // CS0 - 3078152 to 3078289
writeRegister(0x01, 0xFF); // CS1 - 3078301 to 3078443
writeRegister(0x16, 0xC0); // FIFO CTRL - 3078452 to 3078590
writeRegister(0x40, 0x13); // TX Buffer - 3078600 to 3078742
writeRegister(0x41, 0x0E); // TX Buffer - 3078748 to 3078886
writeRegister(0x44, 0x23); // TX Buffer - 3078897 to 3079039
writeRegister(0x45, 0x11); // TX Buffer - 3079045 to 3079187
writeRegister(0x46, 0x13); // TX Buffer - 3079194 to 3079332
writeRegister(0x04, 0x07); // TX - 3079343 to 3079484
writeRegister(0x00, 0xFF); // CS0 - 3086124 to 3086263
writeRegister(0x01, 0xFF); // CS1 - 3086277 to 3086415
writeRegister(0x16, 0xC0); // FIFO CTRL - 3086427 to 3086562
writeRegister(0x40, 0x13); // TX Buffer - 3086576 to 3086711
writeRegister(0x41, 0x0E); // TX Buffer - 3086724 to 3086858
writeRegister(0x44, 0x23); // TX Buffer - 3086872 to 3087008
writeRegister(0x45, 0x11); // TX Buffer - 3087021 to 3087155
writeRegister(0x46, 0x13); // TX Buffer - 3087169 to 3087304
writeRegister(0x04, 0x07); // TX - 3087318 to 3087452
writeRegister(0x00, 0xFF); // CS0 - 3094099 to 3094243
writeRegister(0x01, 0xFF); // CS1 - 3094249 to 3094389
writeRegister(0x16, 0xC0); // FIFO CTRL - 3094403 to 3094537
writeRegister(0x40, 0x13); // TX Buffer - 3094551 to 3094685
writeRegister(0x41, 0x0E); // TX Buffer - 3094696 to 3094834
writeRegister(0x44, 0x23); // TX Buffer - 3094844 to 3094982
writeRegister(0x45, 0x11); // TX Buffer - 3094993 to 3095132
writeRegister(0x46, 0x13); // TX Buffer - 3095141 to 3095281
writeRegister(0x04, 0x07); // TX - 3095293 to 3095429
writeRegister(0x00, 0xFF); // CS0 - 3102156 to 3102295
writeRegister(0x01, 0xFF); // CS1 - 3102306 to 3102447
writeRegister(0x16, 0xC0); // FIFO CTRL - 3102460 to 3102594
writeRegister(0x40, 0x13); // TX Buffer - 3102608 to 3102742
writeRegister(0x41, 0x0E); // TX Buffer - 3102756 to 3102891
writeRegister(0x44, 0x23); // TX Buffer - 3102904 to 3103039
writeRegister(0x45, 0x11); // TX Buffer - 3103053 to 3103189
writeRegister(0x46, 0x13); // TX Buffer - 3103201 to 3103336
writeRegister(0x04, 0x07); // TX - 3103350 to 3103484
writeRegister(0x00, 0xFF); // CS0 - 3110131 to 3110267
writeRegister(0x01, 0xFF); // CS1 - 3110281 to 3110421
writeRegister(0x16, 0xC0); // FIFO CTRL - 3110435 to 3110570
writeRegister(0x40, 0x13); // TX Buffer - 3110583 to 3110719
writeRegister(0x41, 0x0E); // TX Buffer - 3110728 to 3110866
writeRegister(0x44, 0x23); // TX Buffer - 3110876 to 3111016
writeRegister(0x45, 0x11); // TX Buffer - 3111025 to 3111164
writeRegister(0x46, 0x13); // TX Buffer - 3111173 to 3111313
writeRegister(0x04, 0x07); // TX - 3111326 to 3111461
writeRegister(0x00, 0xFF); // CS0 - 3118103 to 3118244
writeRegister(0x01, 0xFF); // CS1 - 3118257 to 3118401
writeRegister(0x16, 0xC0); // FIFO CTRL - 3118407 to 3118548
writeRegister(0x40, 0x13); // TX Buffer - 3118555 to 3118691
writeRegister(0x41, 0x0E); // TX Buffer - 3118703 to 3118838
writeRegister(0x44, 0x23); // TX Buffer - 3118852 to 3118988
writeRegister(0x45, 0x11); // TX Buffer - 3119000 to 3119135
writeRegister(0x46, 0x13); // TX Buffer - 3119149 to 3119291
writeRegister(0x04, 0x07); // TX - 3119298 to 3119433
writeRegister(0x00, 0xFF); // CS0 - 3126163 to 3126301
writeRegister(0x01, 0xFF); // CS1 - 3126313 to 3126453
writeRegister(0x16, 0xC0); // FIFO CTRL - 3126464 to 3126602
writeRegister(0x40, 0x13); // TX Buffer - 3126612 to 3126751
writeRegister(0x41, 0x0E); // TX Buffer - 3126760 to 3126898
writeRegister(0x44, 0x23); // TX Buffer - 3126909 to 3127048
writeRegister(0x45, 0x11); // TX Buffer - 3127057 to 3127195
writeRegister(0x46, 0x13); // TX Buffer - 3127206 to 3127344
writeRegister(0x04, 0x07); // TX - 3127354 to 3127492
writeRegister(0x00, 0xFF); // CS0 - 3134136 to 3134275
writeRegister(0x01, 0xFF); // CS1 - 3134289 to 3134427
writeRegister(0x16, 0xC0); // FIFO CTRL - 3134439 to 3134574
writeRegister(0x40, 0x13); // TX Buffer - 3134588 to 3134723
writeRegister(0x41, 0x0E); // TX Buffer - 3134736 to 3134870
writeRegister(0x44, 0x23); // TX Buffer - 3134884 to 3135020
writeRegister(0x45, 0x11); // TX Buffer - 3135033 to 3135167
writeRegister(0x46, 0x13); // TX Buffer - 3135181 to 3135316
writeRegister(0x04, 0x07); // TX - 3135330 to 3135464
writeRegister(0x00, 0xFF); // CS0 - 3142111 to 3142255
writeRegister(0x01, 0xFF); // CS1 - 3142261 to 3142402
writeRegister(0x16, 0xC0); // FIFO CTRL - 3142415 to 3142549
writeRegister(0x40, 0x13); // TX Buffer - 3142563 to 3142697
writeRegister(0x41, 0x0E); // TX Buffer - 3142711 to 3142846
writeRegister(0x44, 0x23); // TX Buffer - 3142860 to 3142994
writeRegister(0x45, 0x11); // TX Buffer - 3143008 to 3143144
writeRegister(0x46, 0x13); // TX Buffer - 3143156 to 3143293
writeRegister(0x04, 0x07); // TX - 3143305 to 3143441
writeRegister(0x00, 0xFF); // CS0 - 3150086 to 3150224
writeRegister(0x01, 0xFF); // CS1 - 3150236 to 3150376
writeRegister(0x16, 0xC0); // FIFO CTRL - 3150387 to 3150525
writeRegister(0x40, 0x13); // TX Buffer - 3150535 to 3150677
writeRegister(0x41, 0x0E); // TX Buffer - 3150683 to 3150821
writeRegister(0x44, 0x23); // TX Buffer - 3150832 to 3150974
writeRegister(0x45, 0x11); // TX Buffer - 3150980 to 3151122
writeRegister(0x46, 0x13); // TX Buffer - 3151128 to 3151267
writeRegister(0x04, 0x07); // TX - 3151277 to 3151419
writeRegister(0x00, 0xFF); // CS0 - 3158143 to 3158287
writeRegister(0x01, 0xFF); // CS1 - 3158293 to 3158433
writeRegister(0x16, 0xC0); // FIFO CTRL - 3158447 to 3158582
writeRegister(0x40, 0x13); // TX Buffer - 3158595 to 3158731
writeRegister(0x41, 0x0E); // TX Buffer - 3158743 to 3158878
writeRegister(0x44, 0x23); // TX Buffer - 3158892 to 3159026
writeRegister(0x45, 0x11); // TX Buffer - 3159040 to 3159176
writeRegister(0x46, 0x13); // TX Buffer - 3159189 to 3159325
writeRegister(0x04, 0x07); // TX - 3159338 to 3159473
writeRegister(0x00, 0xFF); // CS0 - 3166115 to 3166256
writeRegister(0x01, 0xFF); // CS1 - 3166269 to 3166413
writeRegister(0x16, 0xC0); // FIFO CTRL - 3166419 to 3166557
writeRegister(0x40, 0x13); // TX Buffer - 3166567 to 3166709
writeRegister(0x41, 0x0E); // TX Buffer - 3166715 to 3166856
writeRegister(0x44, 0x23); // TX Buffer - 3166864 to 3167006
writeRegister(0x45, 0x11); // TX Buffer - 3167012 to 3167154
writeRegister(0x46, 0x13); // TX Buffer - 3167161 to 3167303
writeRegister(0x04, 0x07); // TX - 3167310 to 3167451
writeRegister(0x00, 0xFF); // CS0 - 3174091 to 3174230
writeRegister(0x01, 0xFF); // CS1 - 3174241 to 3174382
writeRegister(0x16, 0xC0); // FIFO CTRL - 3174394 to 3174529
writeRegister(0x40, 0x13); // TX Buffer - 3174543 to 3174677
writeRegister(0x41, 0x0E); // TX Buffer - 3174691 to 3174827
writeRegister(0x44, 0x23); // TX Buffer - 3174839 to 3174975
writeRegister(0x45, 0x11); // TX Buffer - 3174988 to 3175122
writeRegister(0x46, 0x13); // TX Buffer - 3175136 to 3175271
writeRegister(0x04, 0x07); // TX - 3175285 to 3175419
writeRegister(0x00, 0xFF); // CS0 - 3182147 to 3182288
writeRegister(0x01, 0xFF); // CS1 - 3182301 to 3182445
writeRegister(0x16, 0xC0); // FIFO CTRL - 3182451 to 3182589
writeRegister(0x40, 0x13); // TX Buffer - 3182600 to 3182735
writeRegister(0x41, 0x0E); // TX Buffer - 3182748 to 3182882
writeRegister(0x44, 0x23); // TX Buffer - 3182896 to 3183032
writeRegister(0x45, 0x11); // TX Buffer - 3183044 to 3183179
writeRegister(0x46, 0x13); // TX Buffer - 3183193 to 3183336
writeRegister(0x04, 0x07); // TX - 3183342 to 3183476
writeRegister(0x00, 0xFF); // CS0 - 3190123 to 3190262
writeRegister(0x01, 0xFF); // CS1 - 3190273 to 3190414
writeRegister(0x16, 0xC0); // FIFO CTRL - 3190427 to 3190561
writeRegister(0x40, 0x13); // TX Buffer - 3190575 to 3190709
writeRegister(0x41, 0x0E); // TX Buffer - 3190723 to 3190858
writeRegister(0x44, 0x23); // TX Buffer - 3190871 to 3191006
writeRegister(0x45, 0x11); // TX Buffer - 3191020 to 3191156
writeRegister(0x46, 0x13); // TX Buffer - 3191168 to 3191305
writeRegister(0x04, 0x07); // TX - 3191317 to 3191453
writeRegister(0x00, 0xFF); // CS0 - 3198098 to 3198236
writeRegister(0x01, 0xFF); // CS1 - 3198248 to 3198388
writeRegister(0x16, 0xC0); // FIFO CTRL - 3198399 to 3198537
writeRegister(0x40, 0x13); // TX Buffer - 3198547 to 3198686
writeRegister(0x41, 0x0E); // TX Buffer - 3198695 to 3198833
writeRegister(0x44, 0x23); // TX Buffer - 3198844 to 3198983
writeRegister(0x45, 0x11); // TX Buffer - 3198992 to 3199130
writeRegister(0x46, 0x13); // TX Buffer - 3199140 to 3199280
writeRegister(0x04, 0x07); // TX - 3199289 to 3199428
writeRegister(0x00, 0xFF); // CS0 - 3206155 to 3206296
writeRegister(0x01, 0xFF); // CS1 - 3206305 to 3206445
writeRegister(0x16, 0xC0); // FIFO CTRL - 3206459 to 3206594
writeRegister(0x40, 0x13); // TX Buffer - 3206607 to 3206743
writeRegister(0x41, 0x0E); // TX Buffer - 3206755 to 3206890
writeRegister(0x44, 0x23); // TX Buffer - 3206904 to 3207038
writeRegister(0x45, 0x11); // TX Buffer - 3207052 to 3207188
writeRegister(0x46, 0x13); // TX Buffer - 3207201 to 3207337
writeRegister(0x04, 0x07); // TX - 3207350 to 3207485
writeRegister(0x00, 0xFF); // CS0 - 3214131 to 3214268
writeRegister(0x01, 0xFF); // CS1 - 3214280 to 3214422
writeRegister(0x16, 0xC0); // FIFO CTRL - 3214431 to 3214569
writeRegister(0x40, 0x13); // TX Buffer - 3214579 to 3214721
writeRegister(0x41, 0x0E); // TX Buffer - 3214727 to 3214865
writeRegister(0x44, 0x23); // TX Buffer - 3214876 to 3215018
writeRegister(0x45, 0x11); // TX Buffer - 3215024 to 3215166
writeRegister(0x46, 0x13); // TX Buffer - 3215173 to 3215311
writeRegister(0x04, 0x07); // TX - 3215322 to 3215463
writeRegister(0x00, 0xFF); // CS0 - 3222103 to 3222242
writeRegister(0x01, 0xFF); // CS1 - 3222256 to 3222394
writeRegister(0x16, 0xC0); // FIFO CTRL - 3222406 to 3222541
writeRegister(0x40, 0x13); // TX Buffer - 3222555 to 3222690
writeRegister(0x41, 0x0E); // TX Buffer - 3222703 to 3222837
writeRegister(0x44, 0x23); // TX Buffer - 3222851 to 3222987
writeRegister(0x45, 0x11); // TX Buffer - 3223000 to 3223134
writeRegister(0x46, 0x13); // TX Buffer - 3223148 to 3223283
writeRegister(0x04, 0x07); // TX - 3223297 to 3223431
writeRegister(0x00, 0xFF); // CS0 - 3230163 to 3230300
writeRegister(0x01, 0xFF); // CS1 - 3230313 to 3230454
writeRegister(0x16, 0xC0); // FIFO CTRL - 3230463 to 3230601
writeRegister(0x40, 0x13); // TX Buffer - 3230612 to 3230753
writeRegister(0x41, 0x0E); // TX Buffer - 3230760 to 3230898
writeRegister(0x44, 0x23); // TX Buffer - 3230908 to 3231050
writeRegister(0x45, 0x11); // TX Buffer - 3231056 to 3231199
writeRegister(0x46, 0x13); // TX Buffer - 3231205 to 3231343
writeRegister(0x04, 0x07); // TX - 3231354 to 3231495
writeRegister(0x00, 0xFF); // CS0 - 3238135 to 3238274
writeRegister(0x01, 0xFF); // CS1 - 3238285 to 3238426
writeRegister(0x16, 0xC0); // FIFO CTRL - 3238439 to 3238573
writeRegister(0x40, 0x13); // TX Buffer - 3238587 to 3238721
writeRegister(0x41, 0x0E); // TX Buffer - 3238735 to 3238870
writeRegister(0x44, 0x23); // TX Buffer - 3238883 to 3239018
writeRegister(0x45, 0x11); // TX Buffer - 3239032 to 3239168
writeRegister(0x46, 0x13); // TX Buffer - 3239180 to 3239317
writeRegister(0x04, 0x07); // TX - 3239329 to 3239463
writeRegister(0x00, 0xFF); // CS0 - 3246110 to 3246246
writeRegister(0x01, 0xFF); // CS1 - 3246260 to 3246400
writeRegister(0x16, 0xC0); // FIFO CTRL - 3246414 to 3246549
writeRegister(0x40, 0x13); // TX Buffer - 3246562 to 3246698
writeRegister(0x41, 0x0E); // TX Buffer - 3246707 to 3246845
writeRegister(0x44, 0x23); // TX Buffer - 3246855 to 3246995
writeRegister(0x45, 0x11); // TX Buffer - 3247004 to 3247143
writeRegister(0x46, 0x13); // TX Buffer - 3247152 to 3247292
writeRegister(0x04, 0x07); // TX - 3247305 to 3247440
writeRegister(0x00, 0xFF); // CS0 - 3254167 to 3254308
writeRegister(0x01, 0xFF); // CS1 - 3254317 to 3254458
writeRegister(0x16, 0xC0); // FIFO CTRL - 3254471 to 3254605
writeRegister(0x40, 0x13); // TX Buffer - 3254619 to 3254753
writeRegister(0x41, 0x0E); // TX Buffer - 3254767 to 3254902
writeRegister(0x44, 0x23); // TX Buffer - 3254916 to 3255050
writeRegister(0x45, 0x11); // TX Buffer - 3255064 to 3255200
writeRegister(0x46, 0x13); // TX Buffer - 3255213 to 3255349
writeRegister(0x04, 0x07); // TX - 3255361 to 3255497
writeRegister(0x00, 0xFF); // CS0 - 3262142 to 3262280
writeRegister(0x01, 0xFF); // CS1 - 3262292 to 3262432
writeRegister(0x16, 0xC0); // FIFO CTRL - 3262443 to 3262581
writeRegister(0x40, 0x13); // TX Buffer - 3262591 to 3262730
writeRegister(0x41, 0x0E); // TX Buffer - 3262739 to 3262877
writeRegister(0x44, 0x23); // TX Buffer - 3262888 to 3263027
writeRegister(0x45, 0x11); // TX Buffer - 3263036 to 3263174
writeRegister(0x46, 0x13); // TX Buffer - 3263185 to 3263323
writeRegister(0x04, 0x07); // TX - 3263333 to 3263471
writeRegister(0x00, 0xFF); // CS0 - 3270115 to 3270254
writeRegister(0x01, 0xFF); // CS1 - 3270268 to 3270406
writeRegister(0x16, 0xC0); // FIFO CTRL - 3270418 to 3270553
writeRegister(0x40, 0x13); // TX Buffer - 3270567 to 3270702
writeRegister(0x41, 0x0E); // TX Buffer - 3270715 to 3270849
writeRegister(0x44, 0x23); // TX Buffer - 3270863 to 3270999
writeRegister(0x45, 0x11); // TX Buffer - 3271012 to 3271146
writeRegister(0x46, 0x13); // TX Buffer - 3271160 to 3271295
writeRegister(0x04, 0x07); // TX - 3271309 to 3271443
writeRegister(0x00, 0xFF); // CS0 - 3278175 to 3278312
writeRegister(0x01, 0xFF); // CS1 - 3278325 to 3278466
writeRegister(0x16, 0xC0); // FIFO CTRL - 3278475 to 3278613
writeRegister(0x40, 0x13); // TX Buffer - 3278623 to 3278761
writeRegister(0x41, 0x0E); // TX Buffer - 3278771 to 3278910
writeRegister(0x44, 0x23); // TX Buffer - 3278920 to 3279059
writeRegister(0x45, 0x11); // TX Buffer - 3279068 to 3279206
writeRegister(0x46, 0x13); // TX Buffer - 3279217 to 3279355
writeRegister(0x04, 0x07); // TX - 3279366 to 3279503
writeRegister(0x00, 0xFF); // CS0 - 3286147 to 3286286
writeRegister(0x01, 0xFF); // CS1 - 3286300 to 3286438
writeRegister(0x16, 0xC0); // FIFO CTRL - 3286450 to 3286585
writeRegister(0x40, 0x13); // TX Buffer - 3286599 to 3286733
writeRegister(0x41, 0x0E); // TX Buffer - 3286747 to 3286882
writeRegister(0x44, 0x23); // TX Buffer - 3286895 to 3287030
writeRegister(0x45, 0x11); // TX Buffer - 3287044 to 3287178
writeRegister(0x46, 0x13); // TX Buffer - 3287192 to 3287327
writeRegister(0x04, 0x07); // TX - 3287341 to 3287475
writeRegister(0x00, 0xFF); // CS0 - 3294122 to 3294266
writeRegister(0x01, 0xFF); // CS1 - 3294272 to 3294412
writeRegister(0x16, 0xC0); // FIFO CTRL - 3294426 to 3294561
writeRegister(0x40, 0x13); // TX Buffer - 3294574 to 3294710
writeRegister(0x41, 0x0E); // TX Buffer - 3294722 to 3294857
writeRegister(0x44, 0x23); // TX Buffer - 3294871 to 3295007
writeRegister(0x45, 0x11); // TX Buffer - 3295019 to 3295155
writeRegister(0x46, 0x13); // TX Buffer - 3295168 to 3295304
writeRegister(0x04, 0x07); // TX - 3295317 to 3295452
writeRegister(0x00, 0xFF); // CS0 - 3302094 to 3302235
writeRegister(0x01, 0xFF); // CS1 - 3302248 to 3302392
writeRegister(0x16, 0xC0); // FIFO CTRL - 3302398 to 3302536
writeRegister(0x40, 0x13); // TX Buffer - 3302546 to 3302688
writeRegister(0x41, 0x0E); // TX Buffer - 3302694 to 3302837
writeRegister(0x44, 0x23); // TX Buffer - 3302843 to 3302985
writeRegister(0x45, 0x11); // TX Buffer - 3302991 to 3303133
writeRegister(0x46, 0x13); // TX Buffer - 3303140 to 3303282
writeRegister(0x04, 0x07); // TX - 3303289 to 3303430
writeRegister(0x00, 0xFF); // CS0 - 3310154 to 3310298
writeRegister(0x01, 0xFF); // CS1 - 3310304 to 3310444
writeRegister(0x16, 0xC0); // FIFO CTRL - 3310458 to 3310593
writeRegister(0x40, 0x13); // TX Buffer - 3310607 to 3310742
writeRegister(0x41, 0x0E); // TX Buffer - 3310751 to 3310889
writeRegister(0x44, 0x23); // TX Buffer - 3310900 to 3311039
writeRegister(0x45, 0x11); // TX Buffer - 3311048 to 3311186
writeRegister(0x46, 0x13); // TX Buffer - 3311196 to 3311335
writeRegister(0x04, 0x07); // TX - 3311349 to 3311483
writeRegister(0x00, 0xFF); // CS0 - 3318126 to 3318266
writeRegister(0x01, 0xFF); // CS1 - 3318280 to 3318424
writeRegister(0x16, 0xC0); // FIFO CTRL - 3318430 to 3318568
writeRegister(0x40, 0x13); // TX Buffer - 3318579 to 3318714
writeRegister(0x41, 0x0E); // TX Buffer - 3318727 to 3318861
writeRegister(0x44, 0x23); // TX Buffer - 3318875 to 3319011
writeRegister(0x45, 0x11); // TX Buffer - 3319023 to 3319158
writeRegister(0x46, 0x13); // TX Buffer - 3319172 to 3319315
writeRegister(0x04, 0x07); // TX - 3319321 to 3319455
writeRegister(0x00, 0xFF); // CS0 - 3326102 to 3326243
writeRegister(0x01, 0xFF); // CS1 - 3326252 to 3326393
writeRegister(0x16, 0xC0); // FIFO CTRL - 3326406 to 3326540
writeRegister(0x40, 0x13); // TX Buffer - 3326554 to 3326688
writeRegister(0x41, 0x0E); // TX Buffer - 3326702 to 3326837
writeRegister(0x44, 0x23); // TX Buffer - 3326850 to 3326985
writeRegister(0x45, 0x11); // TX Buffer - 3326999 to 3327135
writeRegister(0x46, 0x13); // TX Buffer - 3327147 to 3327284
writeRegister(0x04, 0x07); // TX - 3327296 to 3327432
writeRegister(0x00, 0xFF); // CS0 - 3334159 to 3334298
writeRegister(0x01, 0xFF); // CS1 - 3334312 to 3334456
writeRegister(0x16, 0xC0); // FIFO CTRL - 3334462 to 3334605
writeRegister(0x40, 0x13); // TX Buffer - 3334611 to 3334745
writeRegister(0x41, 0x0E); // TX Buffer - 3334759 to 3334895
writeRegister(0x44, 0x23); // TX Buffer - 3334907 to 3335043
writeRegister(0x45, 0x11); // TX Buffer - 3335056 to 3335190
writeRegister(0x46, 0x13); // TX Buffer - 3335204 to 3335347
writeRegister(0x04, 0x07); // TX - 3335353 to 3335487
writeRegister(0x00, 0xFF); // CS0 - 3342134 to 3342275
writeRegister(0x01, 0xFF); // CS1 - 3342284 to 3342424
writeRegister(0x16, 0xC0); // FIFO CTRL - 3342438 to 3342573
writeRegister(0x40, 0x13); // TX Buffer - 3342586 to 3342722
writeRegister(0x41, 0x0E); // TX Buffer - 3342734 to 3342869
writeRegister(0x44, 0x23); // TX Buffer - 3342883 to 3343017
writeRegister(0x45, 0x11); // TX Buffer - 3343031 to 3343167
writeRegister(0x46, 0x13); // TX Buffer - 3343180 to 3343316
writeRegister(0x04, 0x07); // TX - 3343329 to 3343464
writeRegister(0x00, 0xFF); // CS0 - 3350110 to 3350247
writeRegister(0x01, 0xFF); // CS1 - 3350259 to 3350401
writeRegister(0x16, 0xC0); // FIFO CTRL - 3350410 to 3350548
writeRegister(0x40, 0x13); // TX Buffer - 3350558 to 3350700
writeRegister(0x41, 0x0E); // TX Buffer - 3350706 to 3350844
writeRegister(0x44, 0x23); // TX Buffer - 3350855 to 3350997
writeRegister(0x45, 0x11); // TX Buffer - 3351003 to 3351145
writeRegister(0x46, 0x13); // TX Buffer - 3351152 to 3351290
writeRegister(0x04, 0x07); // TX - 3351301 to 3351442
writeRegister(0x00, 0xFF); // CS0 - 3358166 to 3358310
writeRegister(0x01, 0xFF); // CS1 - 3358316 to 3358456
writeRegister(0x16, 0xC0); // FIFO CTRL - 3358470 to 3358605
writeRegister(0x40, 0x13); // TX Buffer - 3358619 to 3358754
writeRegister(0x41, 0x0E); // TX Buffer - 3358766 to 3358901
writeRegister(0x44, 0x23); // TX Buffer - 3358915 to 3359051
writeRegister(0x45, 0x11); // TX Buffer - 3359063 to 3359198
writeRegister(0x46, 0x13); // TX Buffer - 3359212 to 3359348
writeRegister(0x04, 0x07); // TX - 3359361 to 3359496
writeRegister(0x00, 0xFF); // CS0 - 3366142 to 3366279
writeRegister(0x01, 0xFF); // CS1 - 3366292 to 3366433
writeRegister(0x16, 0xC0); // FIFO CTRL - 3366442 to 3366580
writeRegister(0x40, 0x13); // TX Buffer - 3366591 to 3366732
writeRegister(0x41, 0x0E); // TX Buffer - 3366739 to 3366877
writeRegister(0x44, 0x23); // TX Buffer - 3366887 to 3367029
writeRegister(0x45, 0x11); // TX Buffer - 3367035 to 3367178
writeRegister(0x46, 0x13); // TX Buffer - 3367184 to 3367322
writeRegister(0x04, 0x07); // TX - 3367333 to 3367474
writeRegister(0x00, 0xFF); // CS0 - 3374114 to 3374253
writeRegister(0x01, 0xFF); // CS1 - 3374264 to 3374405
writeRegister(0x16, 0xC0); // FIFO CTRL - 3374418 to 3374552
writeRegister(0x40, 0x13); // TX Buffer - 3374566 to 3374700
writeRegister(0x41, 0x0E); // TX Buffer - 3374714 to 3374849
writeRegister(0x44, 0x23); // TX Buffer - 3374862 to 3374997
writeRegister(0x45, 0x11); // TX Buffer - 3375011 to 3375147
writeRegister(0x46, 0x13); // TX Buffer - 3375159 to 3375296
writeRegister(0x04, 0x07); // TX - 3375308 to 3375442
writeRegister(0x00, 0xFF); // CS0 - 3382171 to 3382310
writeRegister(0x01, 0xFF); // CS1 - 3382324 to 3382468
writeRegister(0x16, 0xC0); // FIFO CTRL - 3382474 to 3382612
writeRegister(0x40, 0x13); // TX Buffer - 3382623 to 3382764
writeRegister(0x41, 0x0E); // TX Buffer - 3382771 to 3382913
writeRegister(0x44, 0x23); // TX Buffer - 3382919 to 3383061
writeRegister(0x45, 0x11); // TX Buffer - 3383068 to 3383210
writeRegister(0x46, 0x13); // TX Buffer - 3383216 to 3383359
writeRegister(0x04, 0x07); // TX - 3383365 to 3383507
writeRegister(0x00, 0xFF); // CS0 - 3390146 to 3390287
writeRegister(0x01, 0xFF); // CS1 - 3390296 to 3390436
writeRegister(0x16, 0xC0); // FIFO CTRL - 3390450 to 3390584
writeRegister(0x40, 0x13); // TX Buffer - 3390598 to 3390732
writeRegister(0x41, 0x0E); // TX Buffer - 3390746 to 3390881
writeRegister(0x44, 0x23); // TX Buffer - 3390895 to 3391029
writeRegister(0x45, 0x11); // TX Buffer - 3391043 to 3391179
writeRegister(0x46, 0x13); // TX Buffer - 3391192 to 3391328
writeRegister(0x04, 0x07); // TX - 3391340 to 3391476
writeRegister(0x00, 0xFF); // CS0 - 3398121 to 3398259
writeRegister(0x01, 0xFF); // CS1 - 3398271 to 3398413
writeRegister(0x16, 0xC0); // FIFO CTRL - 3398422 to 3398560
writeRegister(0x40, 0x13); // TX Buffer - 3398570 to 3398709
writeRegister(0x41, 0x0E); // TX Buffer - 3398718 to 3398856
writeRegister(0x44, 0x23); // TX Buffer - 3398867 to 3399006
writeRegister(0x45, 0x11); // TX Buffer - 3399015 to 3399153
writeRegister(0x46, 0x13); // TX Buffer - 3399164 to 3399302
writeRegister(0x04, 0x07); // TX - 3399313 to 3399450
writeRegister(0x00, 0xFF); // CS0 - 3406101 to 3406240
writeRegister(0x01, 0xFF); // CS1 - 3406254 to 3406392
writeRegister(0x16, 0xC0); // FIFO CTRL - 3406405 to 3406539
writeRegister(0x40, 0x13); // TX Buffer - 3406553 to 3406687
writeRegister(0x41, 0x0E); // TX Buffer - 3406701 to 3406836
writeRegister(0x44, 0x23); // TX Buffer - 3406849 to 3406984
writeRegister(0x45, 0x11); // TX Buffer - 3406998 to 3407134
writeRegister(0x46, 0x13); // TX Buffer - 3407146 to 3407283
writeRegister(0x04, 0x07); // TX - 3407295 to 3407431
writeRegister(0x00, 0xFF); // CS0 - 3414161 to 3414297
writeRegister(0x01, 0xFF); // CS1 - 3414311 to 3414452
writeRegister(0x16, 0xC0); // FIFO CTRL - 3414461 to 3414599
writeRegister(0x40, 0x13); // TX Buffer - 3414610 to 3414751
writeRegister(0x41, 0x0E); // TX Buffer - 3414758 to 3414896
writeRegister(0x44, 0x23); // TX Buffer - 3414906 to 3415048
writeRegister(0x45, 0x11); // TX Buffer - 3415055 to 3415197
writeRegister(0x46, 0x13); // TX Buffer - 3415203 to 3415343
writeRegister(0x04, 0x07); // TX - 3415352 to 3415494
writeRegister(0x00, 0xFF); // CS0 - 3422133 to 3422274
writeRegister(0x01, 0xFF); // CS1 - 3422283 to 3422423
writeRegister(0x16, 0xC0); // FIFO CTRL - 3422437 to 3422573
writeRegister(0x40, 0x13); // TX Buffer - 3422585 to 3422719
writeRegister(0x41, 0x0E); // TX Buffer - 3422733 to 3422868
writeRegister(0x44, 0x23); // TX Buffer - 3422882 to 3423016
writeRegister(0x45, 0x11); // TX Buffer - 3423030 to 3423166
writeRegister(0x46, 0x13); // TX Buffer - 3423179 to 3423315
writeRegister(0x04, 0x07); // TX - 3423328 to 3423463
writeRegister(0x00, 0xFF); // CS0 - 3430109 to 3430246
writeRegister(0x01, 0xFF); // CS1 - 3430258 to 3430400
writeRegister(0x16, 0xC0); // FIFO CTRL - 3430412 to 3430547
writeRegister(0x40, 0x13); // TX Buffer - 3430561 to 3430696
writeRegister(0x41, 0x0E); // TX Buffer - 3430705 to 3430843
writeRegister(0x44, 0x23); // TX Buffer - 3430854 to 3430993
writeRegister(0x45, 0x11); // TX Buffer - 3431002 to 3431140
writeRegister(0x46, 0x13); // TX Buffer - 3431151 to 3431289
writeRegister(0x04, 0x07); // TX - 3431303 to 3431437
writeRegister(0x00, 0xFF); // CS0 - 3438165 to 3438306
writeRegister(0x01, 0xFF); // CS1 - 3438315 to 3438455
writeRegister(0x16, 0xC0); // FIFO CTRL - 3438469 to 3438604
writeRegister(0x40, 0x13); // TX Buffer - 3438617 to 3438753
writeRegister(0x41, 0x0E); // TX Buffer - 3438765 to 3438900
writeRegister(0x44, 0x23); // TX Buffer - 3438914 to 3439050
writeRegister(0x45, 0x11); // TX Buffer - 3439062 to 3439197
writeRegister(0x46, 0x13); // TX Buffer - 3439211 to 3439347
writeRegister(0x04, 0x07); // TX - 3439360 to 3439495
writeRegister(0x00, 0xFF); // CS0 - 3446141 to 3446278
writeRegister(0x01, 0xFF); // CS1 - 3446291 to 3446432
writeRegister(0x16, 0xC0); // FIFO CTRL - 3446441 to 3446579
writeRegister(0x40, 0x13); // TX Buffer - 3446590 to 3446727
writeRegister(0x41, 0x0E); // TX Buffer - 3446737 to 3446876
writeRegister(0x44, 0x23); // TX Buffer - 3446886 to 3447024
writeRegister(0x45, 0x11); // TX Buffer - 3447034 to 3447174
writeRegister(0x46, 0x13); // TX Buffer - 3447183 to 3447321
writeRegister(0x04, 0x07); // TX - 3447332 to 3447469
writeRegister(0x00, 0xFF); // CS0 - 3454113 to 3454252
writeRegister(0x01, 0xFF); // CS1 - 3454266 to 3454404
writeRegister(0x16, 0xC0); // FIFO CTRL - 3454417 to 3454551
writeRegister(0x40, 0x13); // TX Buffer - 3454565 to 3454699
writeRegister(0x41, 0x0E); // TX Buffer - 3454713 to 3454848
writeRegister(0x44, 0x23); // TX Buffer - 3454861 to 3454996
writeRegister(0x45, 0x11); // TX Buffer - 3455010 to 3455146
writeRegister(0x46, 0x13); // TX Buffer - 3455158 to 3455293
writeRegister(0x04, 0x07); // TX - 3455307 to 3455441
writeRegister(0x00, 0xFF); // CS0 - 3462173 to 3462309
writeRegister(0x01, 0xFF); // CS1 - 3462323 to 3462464
writeRegister(0x16, 0xC0); // FIFO CTRL - 3462473 to 3462611
writeRegister(0x40, 0x13); // TX Buffer - 3462622 to 3462759
writeRegister(0x41, 0x0E); // TX Buffer - 3462770 to 3462908
writeRegister(0x44, 0x23); // TX Buffer - 3462918 to 3463056
writeRegister(0x45, 0x11); // TX Buffer - 3463067 to 3463206
writeRegister(0x46, 0x13); // TX Buffer - 3463215 to 3463355
writeRegister(0x04, 0x07); // TX - 3463364 to 3463503
writeRegister(0x00, 0xFF); // CS0 - 3470145 to 3470286
writeRegister(0x01, 0xFF); // CS1 - 3470298 to 3470436
writeRegister(0x16, 0xC0); // FIFO CTRL - 3470449 to 3470583
writeRegister(0x40, 0x13); // TX Buffer - 3470597 to 3470731
writeRegister(0x41, 0x0E); // TX Buffer - 3470745 to 3470880
writeRegister(0x44, 0x23); // TX Buffer - 3470894 to 3471028
writeRegister(0x45, 0x11); // TX Buffer - 3471042 to 3471178
writeRegister(0x46, 0x13); // TX Buffer - 3471190 to 3471327
writeRegister(0x04, 0x07); // TX - 3471339 to 3471475
writeRegister(0x00, 0xFF); // CS0 - 3478120 to 3478264
writeRegister(0x01, 0xFF); // CS1 - 3478270 to 3478410
writeRegister(0x16, 0xC0); // FIFO CTRL - 3478424 to 3478559
writeRegister(0x40, 0x13); // TX Buffer - 3478573 to 3478708
writeRegister(0x41, 0x0E); // TX Buffer - 3478721 to 3478855
writeRegister(0x44, 0x23); // TX Buffer - 3478869 to 3479005
writeRegister(0x45, 0x11); // TX Buffer - 3479017 to 3479152
writeRegister(0x46, 0x13); // TX Buffer - 3479166 to 3479301
writeRegister(0x04, 0x07); // TX - 3479315 to 3479449
writeRegister(0x00, 0xFF); // CS0 - 3486177 to 3486318
writeRegister(0x01, 0xFF); // CS1 - 3486331 to 3486467
writeRegister(0x16, 0xC0); // FIFO CTRL - 3486481 to 3486616
writeRegister(0x40, 0x13); // TX Buffer - 3486629 to 3486765
writeRegister(0x41, 0x0E); // TX Buffer - 3486777 to 3486912
writeRegister(0x44, 0x23); // TX Buffer - 3486926 to 3487062
writeRegister(0x45, 0x11); // TX Buffer - 3487074 to 3487210
writeRegister(0x46, 0x13); // TX Buffer - 3487223 to 3487359
writeRegister(0x04, 0x07); // TX - 3487372 to 3487507
writeRegister(0x00, 0xFF); // CS0 - 3494153 to 3494296
writeRegister(0x01, 0xFF); // CS1 - 3494303 to 3494444
writeRegister(0x16, 0xC0); // FIFO CTRL - 3494456 to 3494591
writeRegister(0x40, 0x13); // TX Buffer - 3494605 to 3494739
writeRegister(0x41, 0x0E); // TX Buffer - 3494749 to 3494889
writeRegister(0x44, 0x23); // TX Buffer - 3494898 to 3495037
writeRegister(0x45, 0x11); // TX Buffer - 3495046 to 3495184
writeRegister(0x46, 0x13); // TX Buffer - 3495195 to 3495333
writeRegister(0x04, 0x07); // TX - 3495347 to 3495481
writeRegister(0x00, 0xFF); // CS0 - 3502125 to 3502264
writeRegister(0x01, 0xFF); // CS1 - 3502278 to 3502422
writeRegister(0x16, 0xC0); // FIFO CTRL - 3502428 to 3502567
writeRegister(0x40, 0x13); // TX Buffer - 3502577 to 3502711
writeRegister(0x41, 0x0E); // TX Buffer - 3502725 to 3502860
writeRegister(0x44, 0x23); // TX Buffer - 3502873 to 3503009
writeRegister(0x45, 0x11); // TX Buffer - 3503022 to 3503156
writeRegister(0x46, 0x13); // TX Buffer - 3503170 to 3503313
writeRegister(0x04, 0x07); // TX - 3503319 to 3503453
writeRegister(0x00, 0xFF); // CS0 - 3510185 to 3510321
writeRegister(0x01, 0xFF); // CS1 - 3510335 to 3510476
writeRegister(0x16, 0xC0); // FIFO CTRL - 3510489 to 3510623
writeRegister(0x40, 0x13); // TX Buffer - 3510637 to 3510771
writeRegister(0x41, 0x0E); // TX Buffer - 3510782 to 3510920
writeRegister(0x44, 0x23); // TX Buffer - 3510930 to 3511068
writeRegister(0x45, 0x11); // TX Buffer - 3511079 to 3511218
writeRegister(0x46, 0x13); // TX Buffer - 3511227 to 3511367
writeRegister(0x04, 0x07); // TX - 3511379 to 3511515
writeRegister(0x00, 0xFF); // CS0 - 3518157 to 3518298
writeRegister(0x01, 0xFF); // CS1 - 3518310 to 3518454
writeRegister(0x16, 0xC0); // FIFO CTRL - 3518461 to 3518603
writeRegister(0x40, 0x13); // TX Buffer - 3518609 to 3518743
writeRegister(0x41, 0x0E); // TX Buffer - 3518757 to 3518892
writeRegister(0x44, 0x23); // TX Buffer - 3518906 to 3519040
writeRegister(0x45, 0x11); // TX Buffer - 3519054 to 3519190
writeRegister(0x46, 0x13); // TX Buffer - 3519202 to 3519345
writeRegister(0x04, 0x07); // TX - 3519351 to 3519487
writeRegister(0x00, 0xFF); // CS0 - 3526132 to 3526273
writeRegister(0x01, 0xFF); // CS1 - 3526282 to 3526422
writeRegister(0x16, 0xC0); // FIFO CTRL - 3526436 to 3526571
writeRegister(0x40, 0x13); // TX Buffer - 3526585 to 3526720
writeRegister(0x41, 0x0E); // TX Buffer - 3526733 to 3526867
writeRegister(0x44, 0x23); // TX Buffer - 3526881 to 3527017
writeRegister(0x45, 0x11); // TX Buffer - 3527029 to 3527164
writeRegister(0x46, 0x13); // TX Buffer - 3527178 to 3527313
writeRegister(0x04, 0x07); // TX - 3527327 to 3527462
writeRegister(0x00, 0xFF); // CS0 - 3534189 to 3534330
writeRegister(0x01, 0xFF); // CS1 - 3534342 to 3534479
writeRegister(0x16, 0xC0); // FIFO CTRL - 3534493 to 3534628
writeRegister(0x40, 0x13); // TX Buffer - 3534641 to 3534777
writeRegister(0x41, 0x0E); // TX Buffer - 3534789 to 3534924
writeRegister(0x44, 0x23); // TX Buffer - 3534938 to 3535072
writeRegister(0x45, 0x11); // TX Buffer - 3535086 to 3535222
writeRegister(0x46, 0x13); // TX Buffer - 3535235 to 3535371
writeRegister(0x04, 0x07); // TX - 3535384 to 3535519
writeRegister(0x00, 0xFF); // CS0 - 3542165 to 3542308
writeRegister(0x01, 0xFF); // CS1 - 3542315 to 3542456
writeRegister(0x16, 0xC0); // FIFO CTRL - 3542468 to 3542603
writeRegister(0x40, 0x13); // TX Buffer - 3542617 to 3542752
writeRegister(0x41, 0x0E); // TX Buffer - 3542765 to 3542899
writeRegister(0x44, 0x23); // TX Buffer - 3542913 to 3543049
writeRegister(0x45, 0x11); // TX Buffer - 3543062 to 3543196
writeRegister(0x46, 0x13); // TX Buffer - 3543210 to 3543345
writeRegister(0x04, 0x07); // TX - 3543359 to 3543493
writeRegister(0x00, 0xFF); // CS0 - 3550140 to 3550276
writeRegister(0x01, 0xFF); // CS1 - 3550290 to 3550430
writeRegister(0x16, 0xC0); // FIFO CTRL - 3550440 to 3550580
writeRegister(0x40, 0x13); // TX Buffer - 3550589 to 3550729
writeRegister(0x41, 0x0E); // TX Buffer - 3550737 to 3550875
writeRegister(0x44, 0x23); // TX Buffer - 3550885 to 3551027
writeRegister(0x45, 0x11); // TX Buffer - 3551034 to 3551176
writeRegister(0x46, 0x13); // TX Buffer - 3551182 to 3551322
writeRegister(0x04, 0x07); // TX - 3551331 to 3551473
writeRegister(0x00, 0xFF); // CS0 - 3558197 to 3558340
writeRegister(0x01, 0xFF); // CS1 - 3558347 to 3558488
writeRegister(0x16, 0xC0); // FIFO CTRL - 3558501 to 3558635
writeRegister(0x40, 0x13); // TX Buffer - 3558649 to 3558783
writeRegister(0x41, 0x0E); // TX Buffer - 3558797 to 3558932
writeRegister(0x44, 0x23); // TX Buffer - 3558945 to 3559080
writeRegister(0x45, 0x11); // TX Buffer - 3559094 to 3559230
writeRegister(0x46, 0x13); // TX Buffer - 3559242 to 3559379
writeRegister(0x04, 0x07); // TX - 3559391 to 3559525
writeRegister(0x00, 0xFF); // CS0 - 3566169 to 3566308
writeRegister(0x01, 0xFF); // CS1 - 3566322 to 3566466
writeRegister(0x16, 0xC0); // FIFO CTRL - 3566473 to 3566611
writeRegister(0x40, 0x13); // TX Buffer - 3566621 to 3566763
writeRegister(0x41, 0x0E); // TX Buffer - 3566769 to 3566910
writeRegister(0x44, 0x23); // TX Buffer - 3566917 to 3567060
writeRegister(0x45, 0x11); // TX Buffer - 3567066 to 3567208
writeRegister(0x46, 0x13); // TX Buffer - 3567214 to 3567357
writeRegister(0x04, 0x07); // TX - 3567363 to 3567505
writeRegister(0x00, 0xFF); // CS0 - 3574144 to 3574285
writeRegister(0x01, 0xFF); // CS1 - 3574294 to 3574434
writeRegister(0x16, 0xC0); // FIFO CTRL - 3574448 to 3574583
writeRegister(0x40, 0x13); // TX Buffer - 3574596 to 3574732
writeRegister(0x41, 0x0E); // TX Buffer - 3574744 to 3574879
writeRegister(0x44, 0x23); // TX Buffer - 3574893 to 3575029
writeRegister(0x45, 0x11); // TX Buffer - 3575041 to 3575176
writeRegister(0x46, 0x13); // TX Buffer - 3575190 to 3575326
writeRegister(0x04, 0x07); // TX - 3575339 to 3575474
writeRegister(0x00, 0xFF); // CS0 - 3582120 to 3582257
writeRegister(0x01, 0xFF); // CS1 - 3582270 to 3582411
writeRegister(0x16, 0xC0); // FIFO CTRL - 3582420 to 3582558
writeRegister(0x40, 0x13); // TX Buffer - 3582569 to 3582706
writeRegister(0x41, 0x0E); // TX Buffer - 3582716 to 3582855
writeRegister(0x44, 0x23); // TX Buffer - 3582865 to 3583003
writeRegister(0x45, 0x11); // TX Buffer - 3583013 to 3583153
writeRegister(0x46, 0x13); // TX Buffer - 3583162 to 3583300
writeRegister(0x04, 0x07); // TX - 3583311 to 3583448
writeRegister(0x00, 0xFF); // CS0 - 3590177 to 3590316
writeRegister(0x01, 0xFF); // CS1 - 3590326 to 3590468
writeRegister(0x16, 0xC0); // FIFO CTRL - 3590480 to 3590615
writeRegister(0x40, 0x13); // TX Buffer - 3590629 to 3590764
writeRegister(0x41, 0x0E); // TX Buffer - 3590777 to 3590911
writeRegister(0x44, 0x23); // TX Buffer - 3590925 to 3591061
writeRegister(0x45, 0x11); // TX Buffer - 3591074 to 3591208
writeRegister(0x46, 0x13); // TX Buffer - 3591222 to 3591357
writeRegister(0x04, 0x07); // TX - 3591371 to 3591505
writeRegister(0x00, 0xFF); // CS0 - 3598152 to 3598288
writeRegister(0x01, 0xFF); // CS1 - 3598302 to 3598443
writeRegister(0x16, 0xC0); // FIFO CTRL - 3598452 to 3598590
writeRegister(0x40, 0x13); // TX Buffer - 3598601 to 3598738
writeRegister(0x41, 0x0E); // TX Buffer - 3598749 to 3598887
writeRegister(0x44, 0x23); // TX Buffer - 3598897 to 3599035
writeRegister(0x45, 0x11); // TX Buffer - 3599046 to 3599185
writeRegister(0x46, 0x13); // TX Buffer - 3599194 to 3599334
writeRegister(0x04, 0x07); // TX - 3599343 to 3599482
writeRegister(0x00, 0xFF); // CS0 - 3606124 to 3606265
writeRegister(0x01, 0xFF); // CS1 - 3606277 to 3606415
writeRegister(0x16, 0xC0); // FIFO CTRL - 3606428 to 3606562
writeRegister(0x40, 0x13); // TX Buffer - 3606576 to 3606710
writeRegister(0x41, 0x0E); // TX Buffer - 3606724 to 3606859
writeRegister(0x44, 0x23); // TX Buffer - 3606873 to 3607007
writeRegister(0x45, 0x11); // TX Buffer - 3607021 to 3607157
writeRegister(0x46, 0x13); // TX Buffer - 3607170 to 3607306
writeRegister(0x04, 0x07); // TX - 3607318 to 3607454
writeRegister(0x00, 0xFF); // CS0 - 3614184 to 3614320
writeRegister(0x01, 0xFF); // CS1 - 3614334 to 3614474
writeRegister(0x16, 0xC0); // FIFO CTRL - 3614485 to 3614623
writeRegister(0x40, 0x13); // TX Buffer - 3614633 to 3614775
writeRegister(0x41, 0x0E); // TX Buffer - 3614781 to 3614919
writeRegister(0x44, 0x23); // TX Buffer - 3614929 to 3615072
writeRegister(0x45, 0x11); // TX Buffer - 3615078 to 3615220
writeRegister(0x46, 0x13); // TX Buffer - 3615226 to 3615366
writeRegister(0x04, 0x07); // TX - 3615375 to 3615517
writeRegister(0x00, 0xFF); // CS0 - 3622156 to 3622297
writeRegister(0x01, 0xFF); // CS1 - 3622310 to 3622446
writeRegister(0x16, 0xC0); // FIFO CTRL - 3622460 to 3622595
writeRegister(0x40, 0x13); // TX Buffer - 3622608 to 3622744
writeRegister(0x41, 0x0E); // TX Buffer - 3622756 to 3622891
writeRegister(0x44, 0x23); // TX Buffer - 3622905 to 3623041
writeRegister(0x45, 0x11); // TX Buffer - 3623053 to 3623189
writeRegister(0x46, 0x13); // TX Buffer - 3623202 to 3623338
writeRegister(0x04, 0x07); // TX - 3623351 to 3623486
writeRegister(0x00, 0xFF); // CS0 - 3630132 to 3630275
writeRegister(0x01, 0xFF); // CS1 - 3630282 to 3630423
writeRegister(0x16, 0xC0); // FIFO CTRL - 3630435 to 3630570
writeRegister(0x40, 0x13); // TX Buffer - 3630584 to 3630718
writeRegister(0x41, 0x0E); // TX Buffer - 3630728 to 3630868
writeRegister(0x44, 0x23); // TX Buffer - 3630877 to 3631016
writeRegister(0x45, 0x11); // TX Buffer - 3631025 to 3631163
writeRegister(0x46, 0x13); // TX Buffer - 3631174 to 3631312
writeRegister(0x04, 0x07); // TX - 3631326 to 3631460
writeRegister(0x00, 0xFF); // CS0 - 3638188 to 3638328
writeRegister(0x01, 0xFF); // CS1 - 3638338 to 3638478
writeRegister(0x16, 0xC0); // FIFO CTRL - 3638492 to 3638627
writeRegister(0x40, 0x13); // TX Buffer - 3638641 to 3638776
writeRegister(0x41, 0x0E); // TX Buffer - 3638789 to 3638923
writeRegister(0x44, 0x23); // TX Buffer - 3638937 to 3639073
writeRegister(0x45, 0x11); // TX Buffer - 3639085 to 3639220
writeRegister(0x46, 0x13); // TX Buffer - 3639234 to 3639369
writeRegister(0x04, 0x07); // TX - 3639383 to 3639517
writeRegister(0x00, 0xFF); // CS0 - 3646164 to 3646300
writeRegister(0x01, 0xFF); // CS1 - 3646314 to 3646455
writeRegister(0x16, 0xC0); // FIFO CTRL - 3646468 to 3646602
writeRegister(0x40, 0x13); // TX Buffer - 3646616 to 3646750
writeRegister(0x41, 0x0E); // TX Buffer - 3646761 to 3646899
writeRegister(0x44, 0x23); // TX Buffer - 3646909 to 3647047
writeRegister(0x45, 0x11); // TX Buffer - 3647058 to 3647197
writeRegister(0x46, 0x13); // TX Buffer - 3647206 to 3647346
writeRegister(0x04, 0x07); // TX - 3647358 to 3647494
writeRegister(0x00, 0xFF); // CS0 - 3654136 to 3654277
writeRegister(0x01, 0xFF); // CS1 - 3654289 to 3654433
writeRegister(0x16, 0xC0); // FIFO CTRL - 3654440 to 3654582
writeRegister(0x40, 0x13); // TX Buffer - 3654588 to 3654722
writeRegister(0x41, 0x0E); // TX Buffer - 3654736 to 3654871
writeRegister(0x44, 0x23); // TX Buffer - 3654885 to 3655019
writeRegister(0x45, 0x11); // TX Buffer - 3655033 to 3655169
writeRegister(0x46, 0x13); // TX Buffer - 3655181 to 3655324
writeRegister(0x04, 0x07); // TX - 3655330 to 3655466
writeRegister(0x00, 0xFF); // CS0 - 3662196 to 3662332
writeRegister(0x01, 0xFF); // CS1 - 3662346 to 3662486
writeRegister(0x16, 0xC0); // FIFO CTRL - 3662496 to 3662635
writeRegister(0x40, 0x13); // TX Buffer - 3662645 to 3662784
writeRegister(0x41, 0x0E); // TX Buffer - 3662793 to 3662931
writeRegister(0x44, 0x23); // TX Buffer - 3662941 to 3663079
writeRegister(0x45, 0x11); // TX Buffer - 3663090 to 3663229
writeRegister(0x46, 0x13); // TX Buffer - 3663238 to 3663378
writeRegister(0x04, 0x07); // TX - 3663387 to 3663526
writeRegister(0x00, 0xFF); // CS0 - 3670168 to 3670309
writeRegister(0x01, 0xFF); // CS1 - 3670321 to 3670458
writeRegister(0x16, 0xC0); // FIFO CTRL - 3670472 to 3670607
writeRegister(0x40, 0x13); // TX Buffer - 3670620 to 3670756
writeRegister(0x41, 0x0E); // TX Buffer - 3670768 to 3670903
writeRegister(0x44, 0x23); // TX Buffer - 3670917 to 3671051
writeRegister(0x45, 0x11); // TX Buffer - 3671065 to 3671201
writeRegister(0x46, 0x13); // TX Buffer - 3671214 to 3671350
writeRegister(0x04, 0x07); // TX - 3671363 to 3671498
writeRegister(0x00, 0xFF); // CS0 - 3678144 to 3678287
writeRegister(0x01, 0xFF); // CS1 - 3678294 to 3678435
writeRegister(0x16, 0xC0); // FIFO CTRL - 3678447 to 3678582
writeRegister(0x40, 0x13); // TX Buffer - 3678596 to 3678731
writeRegister(0x41, 0x0E); // TX Buffer - 3678744 to 3678878
writeRegister(0x44, 0x23); // TX Buffer - 3678892 to 3679028
writeRegister(0x45, 0x11); // TX Buffer - 3679041 to 3679175
writeRegister(0x46, 0x13); // TX Buffer - 3679189 to 3679324
writeRegister(0x04, 0x07); // TX - 3679338 to 3679472
writeRegister(0x00, 0xFF); // CS0 - 3686200 to 3686341
writeRegister(0x01, 0xFF); // CS1 - 3686354 to 3686490
writeRegister(0x16, 0xC0); // FIFO CTRL - 3686504 to 3686639
writeRegister(0x40, 0x13); // TX Buffer - 3686653 to 3686788
writeRegister(0x41, 0x0E); // TX Buffer - 3686801 to 3686935
writeRegister(0x44, 0x23); // TX Buffer - 3686949 to 3687085
writeRegister(0x45, 0x11); // TX Buffer - 3687097 to 3687232
writeRegister(0x46, 0x13); // TX Buffer - 3687246 to 3687381
writeRegister(0x04, 0x07); // TX - 3687395 to 3687530
writeRegister(0x00, 0xFF); // CS0 - 3694176 to 3694319
writeRegister(0x01, 0xFF); // CS1 - 3694326 to 3694467
writeRegister(0x16, 0xC0); // FIFO CTRL - 3694480 to 3694614
writeRegister(0x40, 0x13); // TX Buffer - 3694628 to 3694762
writeRegister(0x41, 0x0E); // TX Buffer - 3694776 to 3694911
writeRegister(0x44, 0x23); // TX Buffer - 3694924 to 3695059
writeRegister(0x45, 0x11); // TX Buffer - 3695073 to 3695209
writeRegister(0x46, 0x13); // TX Buffer - 3695221 to 3695358
writeRegister(0x04, 0x07); // TX - 3695370 to 3695504
writeRegister(0x00, 0xFF); // CS0 - 3702148 to 3702287
writeRegister(0x01, 0xFF); // CS1 - 3702301 to 3702445
writeRegister(0x16, 0xC0); // FIFO CTRL - 3702452 to 3702590
writeRegister(0x40, 0x13); // TX Buffer - 3702600 to 3702742
writeRegister(0x41, 0x0E); // TX Buffer - 3702748 to 3702889
writeRegister(0x44, 0x23); // TX Buffer - 3702896 to 3703039
writeRegister(0x45, 0x11); // TX Buffer - 3703045 to 3703187
writeRegister(0x46, 0x13); // TX Buffer - 3703193 to 3703336
writeRegister(0x04, 0x07); // TX - 3703342 to 3703484
writeRegister(0x00, 0xFF); // CS0 - 3710208 to 3710352
writeRegister(0x01, 0xFF); // CS1 - 3710358 to 3710498
writeRegister(0x16, 0xC0); // FIFO CTRL - 3710512 to 3710646
writeRegister(0x40, 0x13); // TX Buffer - 3710660 to 3710794
writeRegister(0x41, 0x0E); // TX Buffer - 3710805 to 3710943
writeRegister(0x44, 0x23); // TX Buffer - 3710953 to 3711091
writeRegister(0x45, 0x11); // TX Buffer - 3711102 to 3711241
writeRegister(0x46, 0x13); // TX Buffer - 3711250 to 3711390
writeRegister(0x04, 0x07); // TX - 3711402 to 3711538
writeRegister(0x00, 0xFF); // CS0 - 3718180 to 3718321
writeRegister(0x01, 0xFF); // CS1 - 3718333 to 3718478
writeRegister(0x16, 0xC0); // FIFO CTRL - 3718484 to 3718622
writeRegister(0x40, 0x13); // TX Buffer - 3718632 to 3718766
writeRegister(0x41, 0x0E); // TX Buffer - 3718780 to 3718915
writeRegister(0x44, 0x23); // TX Buffer - 3718929 to 3719063
writeRegister(0x45, 0x11); // TX Buffer - 3719077 to 3719213
writeRegister(0x46, 0x13); // TX Buffer - 3719226 to 3719368
writeRegister(0x04, 0x07); // TX - 3719375 to 3719510
writeRegister(0x00, 0xFF); // CS0 - 3726156 to 3726295
writeRegister(0x01, 0xFF); // CS1 - 3726305 to 3726447
writeRegister(0x16, 0xC0); // FIFO CTRL - 3726459 to 3726594
writeRegister(0x40, 0x13); // TX Buffer - 3726608 to 3726743
writeRegister(0x41, 0x0E); // TX Buffer - 3726756 to 3726890
writeRegister(0x44, 0x23); // TX Buffer - 3726904 to 3727040
writeRegister(0x45, 0x11); // TX Buffer - 3727053 to 3727187
writeRegister(0x46, 0x13); // TX Buffer - 3727201 to 3727336
writeRegister(0x04, 0x07); // TX - 3727350 to 3727484
writeRegister(0x00, 0xFF); // CS0 - 3734131 to 3734267
writeRegister(0x01, 0xFF); // CS1 - 3734281 to 3734422
writeRegister(0x16, 0xC0); // FIFO CTRL - 3734431 to 3734569
writeRegister(0x40, 0x13); // TX Buffer - 3734580 to 3734717
writeRegister(0x41, 0x0E); // TX Buffer - 3734728 to 3734866
writeRegister(0x44, 0x23); // TX Buffer - 3734876 to 3735014
writeRegister(0x45, 0x11); // TX Buffer - 3735025 to 3735164
writeRegister(0x46, 0x13); // TX Buffer - 3735173 to 3735313
writeRegister(0x04, 0x07); // TX - 3735322 to 3735461
writeRegister(0x00, 0xFF); // CS0 - 3742188 to 3742327
writeRegister(0x01, 0xFF); // CS1 - 3742338 to 3742479
writeRegister(0x16, 0xC0); // FIFO CTRL - 3742491 to 3742626
writeRegister(0x40, 0x13); // TX Buffer - 3742640 to 3742774
writeRegister(0x41, 0x0E); // TX Buffer - 3742788 to 3742923
writeRegister(0x44, 0x23); // TX Buffer - 3742936 to 3743071
writeRegister(0x45, 0x11); // TX Buffer - 3743085 to 3743221
writeRegister(0x46, 0x13); // TX Buffer - 3743233 to 3743368
writeRegister(0x04, 0x07); // TX - 3743382 to 3743516
writeRegister(0x00, 0xFF); // CS0 - 3750163 to 3750301
writeRegister(0x01, 0xFF); // CS1 - 3750313 to 3750453
writeRegister(0x16, 0xC0); // FIFO CTRL - 3750464 to 3750602
writeRegister(0x40, 0x13); // TX Buffer - 3750612 to 3750751
writeRegister(0x41, 0x0E); // TX Buffer - 3750760 to 3750898
writeRegister(0x44, 0x23); // TX Buffer - 3750909 to 3751048
writeRegister(0x45, 0x11); // TX Buffer - 3751057 to 3751195
writeRegister(0x46, 0x13); // TX Buffer - 3751206 to 3751344
writeRegister(0x04, 0x07); // TX - 3751354 to 3751492
writeRegister(0x04, 0x00); // RDO-OFF - 3751577 to 3751706
writeRegister(0x00, 0xFF); // CS0 - 3751720 to 3751861
writeRegister(0x0B, 0x1D); // RC Ack Config - 3751870 to 3752009
writeRegister(0x07, 0x0F); // Channel Selection - 3752025 to 3752165
writeRegister(0x16, 0x10); // FIFO CTRL - 3752187 to 3752321
writeRegister(0x00, 0xFF); // CS0 - 3752331 to 3752472
writeRegister(0x01, 0xFF); // CS1 - 3752484 to 3752629
writeRegister(0x0E, 0x5A); // ADDR - 3752635 to 3752774
writeRegister(0x0F, 0x00); // ADDR - 3752784 to 3752922
writeRegister(0x10, 0x5A); // ADDR - 3752932 to 3753070
writeRegister(0x11, 0x5A); // PEER - 3753081 to 3753219
writeRegister(0x12, 0x00); // PEER - 3753230 to 3753363
writeRegister(0x13, 0x5A); // PEER - 3753377 to 3753516
writeRegister(0x04, 0x02); // RX Enable - 3753526 to 3753659
writeRegister(0x02, 0x80); // Int1Msk - 3753673 to 3753806
writeRegister(0x03, 0x00); // Int2Msk - 3753820 to 3753953
writeRegister(0x00, 0xFF); // CS0 - 3753964 to 3754103
writeRegister(0x01, 0xFF); // CS1 - 3754117 to 3754255
delay(52); // Delay 52158 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 3806279 to 3806413
writeRegister(0x00, 0xFF); // CS0 - 3806425 to 3806561
writeRegister(0x0B, 0x0D); // RC Ack Config - 3806575 to 3806710
writeRegister(0x08, 0x31); // Unknown - 3806724 to 3806858
writeRegister(0x0C, 0x02); // Unknown - 3806872 to 3807006
writeRegister(0x07, 0x0F); // Channel Selection - 3807022 to 3807162
writeRegister(0x00, 0xFF); // CS0 - 3807179 to 3807320
writeRegister(0x01, 0xFF); // CS1 - 3807333 to 3807477
writeRegister(0x0E, 0x5A); // ADDR - 3807483 to 3807622
writeRegister(0x0F, 0x00); // ADDR - 3807632 to 3807770
writeRegister(0x10, 0x5A); // ADDR - 3807780 to 3807918
writeRegister(0x11, 0x5A); // PEER - 3807929 to 3808067
writeRegister(0x12, 0x00); // PEER - 3808078 to 3808217
writeRegister(0x13, 0x5A); // PEER - 3808225 to 3808364
writeRegister(0x14, 0x1F); // TX Length - 3808374 to 3808513
writeRegister(0x02, 0x40); // Int1Msk - 3808527 to 3808660
writeRegister(0x03, 0x00); // Int2Msk - 3808671 to 3808804
writeRegister(0x00, 0xFF); // CS0 - 3808818 to 3808961
writeRegister(0x01, 0xFF); // CS1 - 3808967 to 3809109
writeRegister(0x00, 0xFF); // CS0 - 3814184 to 3814322
writeRegister(0x01, 0xFF); // CS1 - 3814334 to 3814474
writeRegister(0x16, 0xC0); // FIFO CTRL - 3814488 to 3814623
writeRegister(0x40, 0x13); // TX Buffer - 3814637 to 3814772
writeRegister(0x41, 0x0E); // TX Buffer - 3814781 to 3814919
writeRegister(0x44, 0x23); // TX Buffer - 3814930 to 3815069
writeRegister(0x45, 0x11); // TX Buffer - 3815078 to 3815216
writeRegister(0x46, 0x13); // TX Buffer - 3815226 to 3815365
writeRegister(0x04, 0x07); // TX - 3815379 to 3815513
writeRegister(0x00, 0xFF); // CS0 - 3822156 to 3822297
writeRegister(0x01, 0xFF); // CS1 - 3822310 to 3822454
writeRegister(0x16, 0xC0); // FIFO CTRL - 3822460 to 3822601
writeRegister(0x40, 0x13); // TX Buffer - 3822609 to 3822744
writeRegister(0x41, 0x0E); // TX Buffer - 3822757 to 3822891
writeRegister(0x44, 0x23); // TX Buffer - 3822905 to 3823041
writeRegister(0x45, 0x11); // TX Buffer - 3823053 to 3823188
writeRegister(0x46, 0x13); // TX Buffer - 3823202 to 3823345
writeRegister(0x04, 0x07); // TX - 3823351 to 3823485
writeRegister(0x00, 0xFF); // CS0 - 3830217 to 3830354
writeRegister(0x01, 0xFF); // CS1 - 3830367 to 3830508
writeRegister(0x16, 0xC0); // FIFO CTRL - 3830517 to 3830655
writeRegister(0x40, 0x13); // TX Buffer - 3830665 to 3830804
writeRegister(0x41, 0x0E); // TX Buffer - 3830813 to 3830951
writeRegister(0x44, 0x23); // TX Buffer - 3830962 to 3831101
writeRegister(0x45, 0x11); // TX Buffer - 3831110 to 3831248
writeRegister(0x46, 0x13); // TX Buffer - 3831259 to 3831397
writeRegister(0x04, 0x07); // TX - 3831408 to 3831545
writeRegister(0x00, 0xFF); // CS0 - 3838189 to 3838328
writeRegister(0x01, 0xFF); // CS1 - 3838342 to 3838480
writeRegister(0x16, 0xC0); // FIFO CTRL - 3838492 to 3838627
writeRegister(0x40, 0x13); // TX Buffer - 3838641 to 3838775
writeRegister(0x41, 0x0E); // TX Buffer - 3838789 to 3838925
writeRegister(0x44, 0x23); // TX Buffer - 3838937 to 3839073
writeRegister(0x45, 0x11); // TX Buffer - 3839086 to 3839220
writeRegister(0x46, 0x13); // TX Buffer - 3839234 to 3839369
writeRegister(0x04, 0x07); // TX - 3839383 to 3839517
writeRegister(0x00, 0xFF); // CS0 - 3846164 to 3846308
writeRegister(0x01, 0xFF); // CS1 - 3846314 to 3846454
writeRegister(0x16, 0xC0); // FIFO CTRL - 3846468 to 3846603
writeRegister(0x40, 0x13); // TX Buffer - 3846616 to 3846752
writeRegister(0x41, 0x0E); // TX Buffer - 3846764 to 3846899
writeRegister(0x44, 0x23); // TX Buffer - 3846913 to 3847047
writeRegister(0x45, 0x11); // TX Buffer - 3847061 to 3847197
writeRegister(0x46, 0x13); // TX Buffer - 3847210 to 3847346
writeRegister(0x04, 0x07); // TX - 3847359 to 3847494
writeRegister(0x00, 0xFF); // CS0 - 3854140 to 3854277
writeRegister(0x01, 0xFF); // CS1 - 3854289 to 3854431
writeRegister(0x16, 0xC0); // FIFO CTRL - 3854440 to 3854578
writeRegister(0x40, 0x13); // TX Buffer - 3854588 to 3854730
writeRegister(0x41, 0x0E); // TX Buffer - 3854736 to 3854874
writeRegister(0x44, 0x23); // TX Buffer - 3854885 to 3855027
writeRegister(0x45, 0x11); // TX Buffer - 3855033 to 3855175
writeRegister(0x46, 0x13); // TX Buffer - 3855182 to 3855320
writeRegister(0x04, 0x07); // TX - 3855331 to 3855472
writeRegister(0x00, 0xFF); // CS0 - 3862196 to 3862340
writeRegister(0x01, 0xFF); // CS1 - 3862346 to 3862486
writeRegister(0x16, 0xC0); // FIFO CTRL - 3862500 to 3862635
writeRegister(0x40, 0x13); // TX Buffer - 3862649 to 3862784
writeRegister(0x41, 0x0E); // TX Buffer - 3862796 to 3862931
writeRegister(0x44, 0x23); // TX Buffer - 3862945 to 3863081
writeRegister(0x45, 0x11); // TX Buffer - 3863093 to 3863228
writeRegister(0x46, 0x13); // TX Buffer - 3863242 to 3863378
writeRegister(0x04, 0x07); // TX - 3863391 to 3863526
writeRegister(0x00, 0xFF); // CS0 - 3870168 to 3870309
writeRegister(0x01, 0xFF); // CS1 - 3870322 to 3870466
writeRegister(0x16, 0xC0); // FIFO CTRL - 3870472 to 3870610
writeRegister(0x40, 0x13); // TX Buffer - 3870621 to 3870762
writeRegister(0x41, 0x0E); // TX Buffer - 3870769 to 3870911
writeRegister(0x44, 0x23); // TX Buffer - 3870917 to 3871059
writeRegister(0x45, 0x11); // TX Buffer - 3871065 to 3871208
writeRegister(0x46, 0x13); // TX Buffer - 3871214 to 3871355
writeRegister(0x04, 0x07); // TX - 3871363 to 3871504
writeRegister(0x00, 0xFF); // CS0 - 3878144 to 3878283
writeRegister(0x01, 0xFF); // CS1 - 3878294 to 3878435
writeRegister(0x16, 0xC0); // FIFO CTRL - 3878448 to 3878582
writeRegister(0x40, 0x13); // TX Buffer - 3878596 to 3878730
writeRegister(0x41, 0x0E); // TX Buffer - 3878744 to 3878879
writeRegister(0x44, 0x23); // TX Buffer - 3878892 to 3879027
writeRegister(0x45, 0x11); // TX Buffer - 3879041 to 3879177
writeRegister(0x46, 0x13); // TX Buffer - 3879189 to 3879326
writeRegister(0x04, 0x07); // TX - 3879338 to 3879472
writeRegister(0x00, 0xFF); // CS0 - 3886201 to 3886340
writeRegister(0x01, 0xFF); // CS1 - 3886354 to 3886498
writeRegister(0x16, 0xC0); // FIFO CTRL - 3886504 to 3886642
writeRegister(0x40, 0x13); // TX Buffer - 3886653 to 3886788
writeRegister(0x41, 0x0E); // TX Buffer - 3886801 to 3886935
writeRegister(0x44, 0x23); // TX Buffer - 3886949 to 3887085
writeRegister(0x45, 0x11); // TX Buffer - 3887098 to 3887232
writeRegister(0x46, 0x13); // TX Buffer - 3887246 to 3887389
writeRegister(0x04, 0x07); // TX - 3887395 to 3887529
writeRegister(0x00, 0xFF); // CS0 - 3894176 to 3894317
writeRegister(0x01, 0xFF); // CS1 - 3894326 to 3894467
writeRegister(0x16, 0xC0); // FIFO CTRL - 3894480 to 3894614
writeRegister(0x40, 0x13); // TX Buffer - 3894628 to 3894762
writeRegister(0x41, 0x0E); // TX Buffer - 3894776 to 3894911
writeRegister(0x44, 0x23); // TX Buffer - 3894925 to 3895059
writeRegister(0x45, 0x11); // TX Buffer - 3895073 to 3895209
writeRegister(0x46, 0x13); // TX Buffer - 3895222 to 3895358
writeRegister(0x04, 0x07); // TX - 3895370 to 3895506
writeRegister(0x00, 0xFF); // CS0 - 3902151 to 3902289
writeRegister(0x01, 0xFF); // CS1 - 3902301 to 3902441
writeRegister(0x16, 0xC0); // FIFO CTRL - 3902452 to 3902590
writeRegister(0x40, 0x13); // TX Buffer - 3902600 to 3902739
writeRegister(0x41, 0x0E); // TX Buffer - 3902748 to 3902886
writeRegister(0x44, 0x23); // TX Buffer - 3902897 to 3903036
writeRegister(0x45, 0x11); // TX Buffer - 3903045 to 3903183
writeRegister(0x46, 0x13); // TX Buffer - 3903194 to 3903332
writeRegister(0x04, 0x07); // TX - 3903343 to 3903480
writeRegister(0x00, 0xFF); // CS0 - 3910208 to 3910349
writeRegister(0x01, 0xFF); // CS1 - 3910358 to 3910498
writeRegister(0x16, 0xC0); // FIFO CTRL - 3910512 to 3910647
writeRegister(0x40, 0x13); // TX Buffer - 3910660 to 3910796
writeRegister(0x41, 0x0E); // TX Buffer - 3910808 to 3910943
writeRegister(0x44, 0x23); // TX Buffer - 3910957 to 3911093
writeRegister(0x45, 0x11); // TX Buffer - 3911105 to 3911241
writeRegister(0x46, 0x13); // TX Buffer - 3911254 to 3911390
writeRegister(0x04, 0x07); // TX - 3911403 to 3911538
writeRegister(0x00, 0xFF); // CS0 - 3918184 to 3918321
writeRegister(0x01, 0xFF); // CS1 - 3918334 to 3918475
writeRegister(0x16, 0xC0); // FIFO CTRL - 3918484 to 3918622
writeRegister(0x40, 0x13); // TX Buffer - 3918632 to 3918774
writeRegister(0x41, 0x0E); // TX Buffer - 3918780 to 3918919
writeRegister(0x44, 0x23); // TX Buffer - 3918929 to 3919071
writeRegister(0x45, 0x11); // TX Buffer - 3919077 to 3919218
writeRegister(0x46, 0x13); // TX Buffer - 3919226 to 3919364
writeRegister(0x04, 0x07); // TX - 3919375 to 3919516
writeRegister(0x00, 0xFF); // CS0 - 3926156 to 3926295
writeRegister(0x01, 0xFF); // CS1 - 3926309 to 3926447
writeRegister(0x16, 0xC0); // FIFO CTRL - 3926459 to 3926594
writeRegister(0x40, 0x13); // TX Buffer - 3926608 to 3926742
writeRegister(0x41, 0x0E); // TX Buffer - 3926756 to 3926891
writeRegister(0x44, 0x23); // TX Buffer - 3926904 to 3927039
writeRegister(0x45, 0x11); // TX Buffer - 3927053 to 3927189
writeRegister(0x46, 0x13); // TX Buffer - 3927201 to 3927336
writeRegister(0x04, 0x07); // TX - 3927350 to 3927484
writeRegister(0x00, 0xFF); // CS0 - 3934216 to 3934352
writeRegister(0x01, 0xFF); // CS1 - 3934366 to 3934507
writeRegister(0x16, 0xC0); // FIFO CTRL - 3934516 to 3934654
writeRegister(0x40, 0x13); // TX Buffer - 3934665 to 3934806
writeRegister(0x41, 0x0E); // TX Buffer - 3934813 to 3934951
writeRegister(0x44, 0x23); // TX Buffer - 3934961 to 3935103
writeRegister(0x45, 0x11); // TX Buffer - 3935110 to 3935252
writeRegister(0x46, 0x13); // TX Buffer - 3935258 to 3935398
writeRegister(0x04, 0x07); // TX - 3935407 to 3935549
writeRegister(0x00, 0xFF); // CS0 - 3942188 to 3942329
writeRegister(0x01, 0xFF); // CS1 - 3942338 to 3942479
writeRegister(0x16, 0xC0); // FIFO CTRL - 3942492 to 3942626
writeRegister(0x40, 0x13); // TX Buffer - 3942640 to 3942774
writeRegister(0x41, 0x0E); // TX Buffer - 3942788 to 3942923
writeRegister(0x44, 0x23); // TX Buffer - 3942937 to 3943071
writeRegister(0x45, 0x11); // TX Buffer - 3943085 to 3943221
writeRegister(0x46, 0x13); // TX Buffer - 3943233 to 3943370
writeRegister(0x04, 0x07); // TX - 3943382 to 3943518
writeRegister(0x00, 0xFF); // CS0 - 3950163 to 3950301
writeRegister(0x01, 0xFF); // CS1 - 3950313 to 3950453
writeRegister(0x16, 0xC0); // FIFO CTRL - 3950467 to 3950602
writeRegister(0x40, 0x13); // TX Buffer - 3950616 to 3950751
writeRegister(0x41, 0x0E); // TX Buffer - 3950760 to 3950898
writeRegister(0x44, 0x23); // TX Buffer - 3950909 to 3951048
writeRegister(0x45, 0x11); // TX Buffer - 3951057 to 3951195
writeRegister(0x46, 0x13); // TX Buffer - 3951205 to 3951344
writeRegister(0x04, 0x07); // TX - 3951358 to 3951492
writeRegister(0x00, 0xFF); // CS0 - 3958220 to 3958361
writeRegister(0x01, 0xFF); // CS1 - 3958370 to 3958510
writeRegister(0x16, 0xC0); // FIFO CTRL - 3958524 to 3958659
writeRegister(0x40, 0x13); // TX Buffer - 3958672 to 3958808
writeRegister(0x41, 0x0E); // TX Buffer - 3958820 to 3958955
writeRegister(0x44, 0x23); // TX Buffer - 3958969 to 3959103
writeRegister(0x45, 0x11); // TX Buffer - 3959117 to 3959253
writeRegister(0x46, 0x13); // TX Buffer - 3959266 to 3959402
writeRegister(0x04, 0x07); // TX - 3959415 to 3959550
writeRegister(0x00, 0xFF); // CS0 - 3966196 to 3966333
writeRegister(0x01, 0xFF); // CS1 - 3966346 to 3966487
writeRegister(0x16, 0xC0); // FIFO CTRL - 3966496 to 3966634
writeRegister(0x40, 0x13); // TX Buffer - 3966644 to 3966782
writeRegister(0x41, 0x0E); // TX Buffer - 3966792 to 3966930
writeRegister(0x44, 0x23); // TX Buffer - 3966941 to 3967080
writeRegister(0x45, 0x11); // TX Buffer - 3967089 to 3967227
writeRegister(0x46, 0x13); // TX Buffer - 3967238 to 3967376
writeRegister(0x04, 0x07); // TX - 3967387 to 3967524
writeRegister(0x00, 0xFF); // CS0 - 3974168 to 3974307
writeRegister(0x01, 0xFF); // CS1 - 3974321 to 3974459
writeRegister(0x16, 0xC0); // FIFO CTRL - 3974471 to 3974606
writeRegister(0x40, 0x13); // TX Buffer - 3974620 to 3974754
writeRegister(0x41, 0x0E); // TX Buffer - 3974768 to 3974904
writeRegister(0x44, 0x23); // TX Buffer - 3974916 to 3975052
writeRegister(0x45, 0x11); // TX Buffer - 3975065 to 3975199
writeRegister(0x46, 0x13); // TX Buffer - 3975213 to 3975348
writeRegister(0x04, 0x07); // TX - 3975362 to 3975496
writeRegister(0x00, 0xFF); // CS0 - 3982228 to 3982365
writeRegister(0x01, 0xFF); // CS1 - 3982378 to 3982519
writeRegister(0x16, 0xC0); // FIFO CTRL - 3982528 to 3982666
writeRegister(0x40, 0x13); // TX Buffer - 3982677 to 3982814
writeRegister(0x41, 0x0E); // TX Buffer - 3982825 to 3982963
writeRegister(0x44, 0x23); // TX Buffer - 3982973 to 3983111
writeRegister(0x45, 0x11); // TX Buffer - 3983121 to 3983261
writeRegister(0x46, 0x13); // TX Buffer - 3983270 to 3983410
writeRegister(0x04, 0x07); // TX - 3983419 to 3983558
writeRegister(0x00, 0xFF); // CS0 - 3990200 to 3990339
writeRegister(0x01, 0xFF); // CS1 - 3990353 to 3990491
writeRegister(0x16, 0xC0); // FIFO CTRL - 3990504 to 3990638
writeRegister(0x40, 0x13); // TX Buffer - 3990652 to 3990786
writeRegister(0x41, 0x0E); // TX Buffer - 3990800 to 3990935
writeRegister(0x44, 0x23); // TX Buffer - 3990948 to 3991083
writeRegister(0x45, 0x11); // TX Buffer - 3991097 to 3991233
writeRegister(0x46, 0x13); // TX Buffer - 3991245 to 3991382
writeRegister(0x04, 0x07); // TX - 3991394 to 3991530
writeRegister(0x00, 0xFF); // CS0 - 3998175 to 3998319
writeRegister(0x01, 0xFF); // CS1 - 3998325 to 3998465
writeRegister(0x16, 0xC0); // FIFO CTRL - 3998479 to 3998614
writeRegister(0x40, 0x13); // TX Buffer - 3998628 to 3998763
writeRegister(0x41, 0x0E); // TX Buffer - 3998775 to 3998910
writeRegister(0x44, 0x23); // TX Buffer - 3998924 to 3999060
writeRegister(0x45, 0x11); // TX Buffer - 3999072 to 3999207
writeRegister(0x46, 0x13); // TX Buffer - 3999221 to 3999357
writeRegister(0x04, 0x07); // TX - 3999370 to 3999505
writeRegister(0x00, 0xFF); // CS0 - 4006147 to 4006288
writeRegister(0x01, 0xFF); // CS1 - 4006301 to 4006445
writeRegister(0x16, 0xC0); // FIFO CTRL - 4006451 to 4006589
writeRegister(0x40, 0x13); // TX Buffer - 4006600 to 4006741
writeRegister(0x41, 0x0E); // TX Buffer - 4006748 to 4006890
writeRegister(0x44, 0x23); // TX Buffer - 4006896 to 4007038
writeRegister(0x45, 0x11); // TX Buffer - 4007044 to 4007187
writeRegister(0x46, 0x13); // TX Buffer - 4007193 to 4007334
writeRegister(0x04, 0x07); // TX - 4007342 to 4007483
writeRegister(0x00, 0xFF); // CS0 - 4014208 to 4014351
writeRegister(0x01, 0xFF); // CS1 - 4014357 to 4014499
writeRegister(0x16, 0xC0); // FIFO CTRL - 4014511 to 4014646
writeRegister(0x40, 0x13); // TX Buffer - 4014660 to 4014795
writeRegister(0x41, 0x0E); // TX Buffer - 4014804 to 4014942
writeRegister(0x44, 0x23); // TX Buffer - 4014953 to 4015092
writeRegister(0x45, 0x11); // TX Buffer - 4015101 to 4015239
writeRegister(0x46, 0x13); // TX Buffer - 4015250 to 4015388
writeRegister(0x04, 0x07); // TX - 4015402 to 4015536
writeRegister(0x00, 0xFF); // CS0 - 4022180 to 4022319
writeRegister(0x01, 0xFF); // CS1 - 4022333 to 4022477
writeRegister(0x16, 0xC0); // FIFO CTRL - 4022483 to 4022621
writeRegister(0x40, 0x13); // TX Buffer - 4022632 to 4022767
writeRegister(0x41, 0x0E); // TX Buffer - 4022780 to 4022914
writeRegister(0x44, 0x23); // TX Buffer - 4022928 to 4023064
writeRegister(0x45, 0x11); // TX Buffer - 4023077 to 4023211
writeRegister(0x46, 0x13); // TX Buffer - 4023225 to 4023368
writeRegister(0x04, 0x07); // TX - 4023374 to 4023508
writeRegister(0x00, 0xFF); // CS0 - 4030155 to 4030296
writeRegister(0x01, 0xFF); // CS1 - 4030305 to 4030445
writeRegister(0x16, 0xC0); // FIFO CTRL - 4030459 to 4030595
writeRegister(0x40, 0x13); // TX Buffer - 4030607 to 4030741
writeRegister(0x41, 0x0E); // TX Buffer - 4030755 to 4030890
writeRegister(0x44, 0x23); // TX Buffer - 4030904 to 4031038
writeRegister(0x45, 0x11); // TX Buffer - 4031052 to 4031188
writeRegister(0x46, 0x13); // TX Buffer - 4031201 to 4031337
writeRegister(0x04, 0x07); // TX - 4031349 to 4031485
writeRegister(0x00, 0xFF); // CS0 - 4038212 to 4038351
writeRegister(0x01, 0xFF); // CS1 - 4038365 to 4038509
writeRegister(0x16, 0xC0); // FIFO CTRL - 4038516 to 4038658
writeRegister(0x40, 0x13); // TX Buffer - 4038664 to 4038798
writeRegister(0x41, 0x0E); // TX Buffer - 4038812 to 4038947
writeRegister(0x44, 0x23); // TX Buffer - 4038960 to 4039095
writeRegister(0x45, 0x11); // TX Buffer - 4039109 to 4039245
writeRegister(0x46, 0x13); // TX Buffer - 4039257 to 4039400
writeRegister(0x04, 0x07); // TX - 4039406 to 4039540
writeRegister(0x00, 0xFF); // CS0 - 4046187 to 4046328
writeRegister(0x01, 0xFF); // CS1 - 4046337 to 4046477
writeRegister(0x16, 0xC0); // FIFO CTRL - 4046491 to 4046626
writeRegister(0x40, 0x13); // TX Buffer - 4046639 to 4046775
writeRegister(0x41, 0x0E); // TX Buffer - 4046787 to 4046922
writeRegister(0x44, 0x23); // TX Buffer - 4046936 to 4047072
writeRegister(0x45, 0x11); // TX Buffer - 4047084 to 4047220
writeRegister(0x46, 0x13); // TX Buffer - 4047233 to 4047369
writeRegister(0x04, 0x07); // TX - 4047382 to 4047517
writeRegister(0x00, 0xFF); // CS0 - 4054166 to 4054305
writeRegister(0x01, 0xFF); // CS1 - 4054319 to 4054457
writeRegister(0x16, 0xC0); // FIFO CTRL - 4054470 to 4054604
writeRegister(0x40, 0x13); // TX Buffer - 4054618 to 4054752
writeRegister(0x41, 0x0E); // TX Buffer - 4054766 to 4054901
writeRegister(0x44, 0x23); // TX Buffer - 4054914 to 4055049
writeRegister(0x45, 0x11); // TX Buffer - 4055063 to 4055199
writeRegister(0x46, 0x13); // TX Buffer - 4055211 to 4055348
writeRegister(0x04, 0x07); // TX - 4055360 to 4055496
writeRegister(0x00, 0xFF); // CS0 - 4062226 to 4062362
writeRegister(0x01, 0xFF); // CS1 - 4062376 to 4062516
writeRegister(0x16, 0xC0); // FIFO CTRL - 4062526 to 4062666
writeRegister(0x40, 0x13); // TX Buffer - 4062675 to 4062812
writeRegister(0x41, 0x0E); // TX Buffer - 4062823 to 4062961
writeRegister(0x44, 0x23); // TX Buffer - 4062971 to 4063109
writeRegister(0x45, 0x11); // TX Buffer - 4063120 to 4063259
writeRegister(0x46, 0x13); // TX Buffer - 4063268 to 4063408
writeRegister(0x04, 0x07); // TX - 4063417 to 4063556
writeRegister(0x00, 0xFF); // CS0 - 4070198 to 4070339
writeRegister(0x01, 0xFF); // CS1 - 4070351 to 4070488
writeRegister(0x16, 0xC0); // FIFO CTRL - 4070502 to 4070637
writeRegister(0x40, 0x13); // TX Buffer - 4070650 to 4070786
writeRegister(0x41, 0x0E); // TX Buffer - 4070798 to 4070933
writeRegister(0x44, 0x23); // TX Buffer - 4070947 to 4071081
writeRegister(0x45, 0x11); // TX Buffer - 4071095 to 4071231
writeRegister(0x46, 0x13); // TX Buffer - 4071244 to 4071380
writeRegister(0x04, 0x07); // TX - 4071393 to 4071528
writeRegister(0x00, 0xFF); // CS0 - 4078174 to 4078317
writeRegister(0x01, 0xFF); // CS1 - 4078323 to 4078465
writeRegister(0x16, 0xC0); // FIFO CTRL - 4078477 to 4078612
writeRegister(0x40, 0x13); // TX Buffer - 4078626 to 4078761
writeRegister(0x41, 0x0E); // TX Buffer - 4078774 to 4078908
writeRegister(0x44, 0x23); // TX Buffer - 4078922 to 4079058
writeRegister(0x45, 0x11); // TX Buffer - 4079071 to 4079205
writeRegister(0x46, 0x13); // TX Buffer - 4079219 to 4079354
writeRegister(0x04, 0x07); // TX - 4079368 to 4079502
writeRegister(0x00, 0xFF); // CS0 - 4086230 to 4086371
writeRegister(0x01, 0xFF); // CS1 - 4086384 to 4086520
writeRegister(0x16, 0xC0); // FIFO CTRL - 4086534 to 4086669
writeRegister(0x40, 0x13); // TX Buffer - 4086683 to 4086818
writeRegister(0x41, 0x0E); // TX Buffer - 4086830 to 4086965
writeRegister(0x44, 0x23); // TX Buffer - 4086979 to 4087115
writeRegister(0x45, 0x11); // TX Buffer - 4087127 to 4087262
writeRegister(0x46, 0x13); // TX Buffer - 4087276 to 4087412
writeRegister(0x04, 0x07); // TX - 4087425 to 4087560
writeRegister(0x00, 0xFF); // CS0 - 4094206 to 4094349
writeRegister(0x01, 0xFF); // CS1 - 4094356 to 4094497
writeRegister(0x16, 0xC0); // FIFO CTRL - 4094510 to 4094644
writeRegister(0x40, 0x13); // TX Buffer - 4094658 to 4094792
writeRegister(0x41, 0x0E); // TX Buffer - 4094803 to 4094941
writeRegister(0x44, 0x23); // TX Buffer - 4094951 to 4095089
writeRegister(0x45, 0x11); // TX Buffer - 4095099 to 4095239
writeRegister(0x46, 0x13); // TX Buffer - 4095248 to 4095386
writeRegister(0x04, 0x07); // TX - 4095400 to 4095534
writeRegister(0x00, 0xFF); // CS0 - 4102178 to 4102317
writeRegister(0x01, 0xFF); // CS1 - 4102331 to 4102475
writeRegister(0x16, 0xC0); // FIFO CTRL - 4102482 to 4102620
writeRegister(0x40, 0x13); // TX Buffer - 4102630 to 4102764
writeRegister(0x41, 0x0E); // TX Buffer - 4102778 to 4102913
writeRegister(0x44, 0x23); // TX Buffer - 4102926 to 4103061
writeRegister(0x45, 0x11); // TX Buffer - 4103075 to 4103211
writeRegister(0x46, 0x13); // TX Buffer - 4103223 to 4103366
writeRegister(0x04, 0x07); // TX - 4103372 to 4103506
writeRegister(0x00, 0xFF); // CS0 - 4110238 to 4110374
writeRegister(0x01, 0xFF); // CS1 - 4110388 to 4110529
writeRegister(0x16, 0xC0); // FIFO CTRL - 4110542 to 4110676
writeRegister(0x40, 0x13); // TX Buffer - 4110690 to 4110824
writeRegister(0x41, 0x0E); // TX Buffer - 4110835 to 4110973
writeRegister(0x44, 0x23); // TX Buffer - 4110983 to 4111121
writeRegister(0x45, 0x11); // TX Buffer - 4111132 to 4111271
writeRegister(0x46, 0x13); // TX Buffer - 4111280 to 4111420
writeRegister(0x04, 0x07); // TX - 4111432 to 4111568
writeRegister(0x00, 0xFF); // CS0 - 4118210 to 4118351
writeRegister(0x01, 0xFF); // CS1 - 4118363 to 4118507
writeRegister(0x16, 0xC0); // FIFO CTRL - 4118514 to 4118656
writeRegister(0x40, 0x13); // TX Buffer - 4118662 to 4118796
writeRegister(0x41, 0x0E); // TX Buffer - 4118810 to 4118945
writeRegister(0x44, 0x23); // TX Buffer - 4118959 to 4119093
writeRegister(0x45, 0x11); // TX Buffer - 4119107 to 4119243
writeRegister(0x46, 0x13); // TX Buffer - 4119256 to 4119398
writeRegister(0x04, 0x07); // TX - 4119404 to 4119540
writeRegister(0x00, 0xFF); // CS0 - 4126185 to 4126325
writeRegister(0x01, 0xFF); // CS1 - 4126335 to 4126475
writeRegister(0x16, 0xC0); // FIFO CTRL - 4126489 to 4126624
writeRegister(0x40, 0x13); // TX Buffer - 4126638 to 4126773
writeRegister(0x41, 0x0E); // TX Buffer - 4126786 to 4126920
writeRegister(0x44, 0x23); // TX Buffer - 4126934 to 4127070
writeRegister(0x45, 0x11); // TX Buffer - 4127083 to 4127217
writeRegister(0x46, 0x13); // TX Buffer - 4127231 to 4127366
writeRegister(0x04, 0x07); // TX - 4127380 to 4127514
writeRegister(0x00, 0xFF); // CS0 - 4134161 to 4134297
writeRegister(0x01, 0xFF); // CS1 - 4134311 to 4134452
writeRegister(0x16, 0xC0); // FIFO CTRL - 4134461 to 4134599
writeRegister(0x40, 0x13); // TX Buffer - 4134610 to 4134751
writeRegister(0x41, 0x0E); // TX Buffer - 4134758 to 4134896
writeRegister(0x44, 0x23); // TX Buffer - 4134906 to 4135048
writeRegister(0x45, 0x11); // TX Buffer - 4135055 to 4135197
writeRegister(0x46, 0x13); // TX Buffer - 4135203 to 4135343
writeRegister(0x04, 0x07); // TX - 4135352 to 4135494
writeRegister(0x00, 0xFF); // CS0 - 4142218 to 4142361
writeRegister(0x01, 0xFF); // CS1 - 4142368 to 4142509
writeRegister(0x16, 0xC0); // FIFO CTRL - 4142521 to 4142656
writeRegister(0x40, 0x13); // TX Buffer - 4142670 to 4142804
writeRegister(0x41, 0x0E); // TX Buffer - 4142818 to 4142953
writeRegister(0x44, 0x23); // TX Buffer - 4142966 to 4143102
writeRegister(0x45, 0x11); // TX Buffer - 4143115 to 4143249
writeRegister(0x46, 0x13); // TX Buffer - 4143263 to 4143398
writeRegister(0x04, 0x07); // TX - 4143412 to 4143546
writeRegister(0x00, 0xFF); // CS0 - 4150193 to 4150329
writeRegister(0x01, 0xFF); // CS1 - 4150343 to 4150483
writeRegister(0x16, 0xC0); // FIFO CTRL - 4150493 to 4150632
writeRegister(0x40, 0x13); // TX Buffer - 4150642 to 4150784
writeRegister(0x41, 0x0E); // TX Buffer - 4150790 to 4150928
writeRegister(0x44, 0x23); // TX Buffer - 4150938 to 4151079
writeRegister(0x45, 0x11); // TX Buffer - 4151087 to 4151229
writeRegister(0x46, 0x13); // TX Buffer - 4151235 to 4151375
writeRegister(0x04, 0x07); // TX - 4151384 to 4151526
writeRegister(0x00, 0xFF); // CS0 - 4158165 to 4158306
writeRegister(0x01, 0xFF); // CS1 - 4158315 to 4158455
writeRegister(0x16, 0xC0); // FIFO CTRL - 4158469 to 4158604
writeRegister(0x40, 0x13); // TX Buffer - 4158617 to 4158753
writeRegister(0x41, 0x0E); // TX Buffer - 4158765 to 4158900
writeRegister(0x44, 0x23); // TX Buffer - 4158914 to 4159050
writeRegister(0x45, 0x11); // TX Buffer - 4159062 to 4159198
writeRegister(0x46, 0x13); // TX Buffer - 4159211 to 4159347
writeRegister(0x04, 0x07); // TX - 4159360 to 4159495
writeRegister(0x00, 0xFF); // CS0 - 4166222 to 4166363
writeRegister(0x01, 0xFF); // CS1 - 4166375 to 4166519
writeRegister(0x16, 0xC0); // FIFO CTRL - 4166526 to 4166664
writeRegister(0x40, 0x13); // TX Buffer - 4166674 to 4166816
writeRegister(0x41, 0x0E); // TX Buffer - 4166822 to 4166963
writeRegister(0x44, 0x23); // TX Buffer - 4166971 to 4167113
writeRegister(0x45, 0x11); // TX Buffer - 4167119 to 4167261
writeRegister(0x46, 0x13); // TX Buffer - 4167267 to 4167410
writeRegister(0x04, 0x07); // TX - 4167416 to 4167558
writeRegister(0x00, 0xFF); // CS0 - 4174197 to 4174338
writeRegister(0x01, 0xFF); // CS1 - 4174347 to 4174487
writeRegister(0x16, 0xC0); // FIFO CTRL - 4174501 to 4174636
writeRegister(0x40, 0x13); // TX Buffer - 4174650 to 4174785
writeRegister(0x41, 0x0E); // TX Buffer - 4174798 to 4174932
writeRegister(0x44, 0x23); // TX Buffer - 4174946 to 4175082
writeRegister(0x45, 0x11); // TX Buffer - 4175094 to 4175229
writeRegister(0x46, 0x13); // TX Buffer - 4175243 to 4175378
writeRegister(0x04, 0x07); // TX - 4175392 to 4175526
writeRegister(0x00, 0xFF); // CS0 - 4182173 to 4182309
writeRegister(0x01, 0xFF); // CS1 - 4182323 to 4182464
writeRegister(0x16, 0xC0); // FIFO CTRL - 4182473 to 4182611
writeRegister(0x40, 0x13); // TX Buffer - 4182622 to 4182759
writeRegister(0x41, 0x0E); // TX Buffer - 4182770 to 4182908
writeRegister(0x44, 0x23); // TX Buffer - 4182918 to 4183056
writeRegister(0x45, 0x11); // TX Buffer - 4183066 to 4183206
writeRegister(0x46, 0x13); // TX Buffer - 4183215 to 4183355
writeRegister(0x04, 0x07); // TX - 4183364 to 4183503
writeRegister(0x00, 0xFF); // CS0 - 4190230 to 4190369
writeRegister(0x01, 0xFF); // CS1 - 4190380 to 4190521
writeRegister(0x16, 0xC0); // FIFO CTRL - 4190533 to 4190668
writeRegister(0x40, 0x13); // TX Buffer - 4190682 to 4190816
writeRegister(0x41, 0x0E); // TX Buffer - 4190830 to 4190964
writeRegister(0x44, 0x23); // TX Buffer - 4190978 to 4191114
writeRegister(0x45, 0x11); // TX Buffer - 4191127 to 4191261
writeRegister(0x46, 0x13); // TX Buffer - 4191275 to 4191410
writeRegister(0x04, 0x07); // TX - 4191424 to 4191558
writeRegister(0x00, 0xFF); // CS0 - 4198205 to 4198341
writeRegister(0x01, 0xFF); // CS1 - 4198355 to 4198495
writeRegister(0x16, 0xC0); // FIFO CTRL - 4198505 to 4198645
writeRegister(0x40, 0x13); // TX Buffer - 4198654 to 4198793
writeRegister(0x41, 0x0E); // TX Buffer - 4198802 to 4198940
writeRegister(0x44, 0x23); // TX Buffer - 4198950 to 4199088
writeRegister(0x45, 0x11); // TX Buffer - 4199099 to 4199238
writeRegister(0x46, 0x13); // TX Buffer - 4199247 to 4199387
writeRegister(0x04, 0x07); // TX - 4199396 to 4199535
writeRegister(0x00, 0xFF); // CS0 - 4206177 to 4206318
writeRegister(0x01, 0xFF); // CS1 - 4206330 to 4206467
writeRegister(0x16, 0xC0); // FIFO CTRL - 4206481 to 4206616
writeRegister(0x40, 0x13); // TX Buffer - 4206629 to 4206765
writeRegister(0x41, 0x0E); // TX Buffer - 4206777 to 4206912
writeRegister(0x44, 0x23); // TX Buffer - 4206926 to 4207060
writeRegister(0x45, 0x11); // TX Buffer - 4207074 to 4207210
writeRegister(0x46, 0x13); // TX Buffer - 4207223 to 4207359
writeRegister(0x04, 0x07); // TX - 4207372 to 4207507
writeRegister(0x00, 0xFF); // CS0 - 4214237 to 4214373
writeRegister(0x01, 0xFF); // CS1 - 4214387 to 4214527
writeRegister(0x16, 0xC0); // FIFO CTRL - 4214538 to 4214676
writeRegister(0x40, 0x13); // TX Buffer - 4214686 to 4214828
writeRegister(0x41, 0x0E); // TX Buffer - 4214834 to 4214972
writeRegister(0x44, 0x23); // TX Buffer - 4214982 to 4215125
writeRegister(0x45, 0x11); // TX Buffer - 4215131 to 4215273
writeRegister(0x46, 0x13); // TX Buffer - 4215279 to 4215419
writeRegister(0x04, 0x07); // TX - 4215428 to 4215570
writeRegister(0x00, 0xFF); // CS0 - 4222209 to 4222350
writeRegister(0x01, 0xFF); // CS1 - 4222363 to 4222499
writeRegister(0x16, 0xC0); // FIFO CTRL - 4222513 to 4222648
writeRegister(0x40, 0x13); // TX Buffer - 4222662 to 4222797
writeRegister(0x41, 0x0E); // TX Buffer - 4222809 to 4222944
writeRegister(0x44, 0x23); // TX Buffer - 4222958 to 4223094
writeRegister(0x45, 0x11); // TX Buffer - 4223106 to 4223241
writeRegister(0x46, 0x13); // TX Buffer - 4223255 to 4223391
writeRegister(0x04, 0x07); // TX - 4223404 to 4223539
writeRegister(0x00, 0xFF); // CS0 - 4230185 to 4230328
writeRegister(0x01, 0xFF); // CS1 - 4230335 to 4230476
writeRegister(0x16, 0xC0); // FIFO CTRL - 4230489 to 4230623
writeRegister(0x40, 0x13); // TX Buffer - 4230637 to 4230771
writeRegister(0x41, 0x0E); // TX Buffer - 4230782 to 4230920
writeRegister(0x44, 0x23); // TX Buffer - 4230930 to 4231068
writeRegister(0x45, 0x11); // TX Buffer - 4231078 to 4231218
writeRegister(0x46, 0x13); // TX Buffer - 4231227 to 4231365
writeRegister(0x04, 0x07); // TX - 4231379 to 4231513
writeRegister(0x00, 0xFF); // CS0 - 4238242 to 4238381
writeRegister(0x01, 0xFF); // CS1 - 4238391 to 4238533
writeRegister(0x16, 0xC0); // FIFO CTRL - 4238545 to 4238680
writeRegister(0x40, 0x13); // TX Buffer - 4238694 to 4238829
writeRegister(0x41, 0x0E); // TX Buffer - 4238842 to 4238976
writeRegister(0x44, 0x23); // TX Buffer - 4238990 to 4239126
writeRegister(0x45, 0x11); // TX Buffer - 4239139 to 4239273
writeRegister(0x46, 0x13); // TX Buffer - 4239287 to 4239422
writeRegister(0x04, 0x07); // TX - 4239436 to 4239570
writeRegister(0x00, 0xFF); // CS0 - 4246217 to 4246353
writeRegister(0x01, 0xFF); // CS1 - 4246367 to 4246508
writeRegister(0x16, 0xC0); // FIFO CTRL - 4246521 to 4246655
writeRegister(0x40, 0x13); // TX Buffer - 4246669 to 4246803
writeRegister(0x41, 0x0E); // TX Buffer - 4246814 to 4246952
writeRegister(0x44, 0x23); // TX Buffer - 4246962 to 4247100
writeRegister(0x45, 0x11); // TX Buffer - 4247111 to 4247250
writeRegister(0x46, 0x13); // TX Buffer - 4247259 to 4247399
writeRegister(0x04, 0x07); // TX - 4247411 to 4247547
writeRegister(0x00, 0xFF); // CS0 - 4254189 to 4254330
writeRegister(0x01, 0xFF); // CS1 - 4254342 to 4254485
writeRegister(0x16, 0xC0); // FIFO CTRL - 4254493 to 4254635
writeRegister(0x40, 0x13); // TX Buffer - 4254641 to 4254775
writeRegister(0x41, 0x0E); // TX Buffer - 4254789 to 4254924
writeRegister(0x44, 0x23); // TX Buffer - 4254938 to 4255072
writeRegister(0x45, 0x11); // TX Buffer - 4255086 to 4255222
writeRegister(0x46, 0x13); // TX Buffer - 4255235 to 4255377
writeRegister(0x04, 0x07); // TX - 4255383 to 4255519
writeRegister(0x00, 0xFF); // CS0 - 4262249 to 4262385
writeRegister(0x01, 0xFF); // CS1 - 4262399 to 4262539
writeRegister(0x16, 0xC0); // FIFO CTRL - 4262550 to 4262688
writeRegister(0x40, 0x13); // TX Buffer - 4262698 to 4262837
writeRegister(0x41, 0x0E); // TX Buffer - 4262846 to 4262984
writeRegister(0x44, 0x23); // TX Buffer - 4262994 to 4263134
writeRegister(0x45, 0x11); // TX Buffer - 4263143 to 4263282
writeRegister(0x46, 0x13); // TX Buffer - 4263291 to 4263431
writeRegister(0x04, 0x07); // TX - 4263440 to 4263579
writeRegister(0x00, 0xFF); // CS0 - 4270221 to 4270362
writeRegister(0x01, 0xFF); // CS1 - 4270375 to 4270511
writeRegister(0x16, 0xC0); // FIFO CTRL - 4270525 to 4270660
writeRegister(0x40, 0x13); // TX Buffer - 4270673 to 4270809
writeRegister(0x41, 0x0E); // TX Buffer - 4270821 to 4270956
writeRegister(0x44, 0x23); // TX Buffer - 4270970 to 4271106
writeRegister(0x45, 0x11); // TX Buffer - 4271118 to 4271254
writeRegister(0x46, 0x13); // TX Buffer - 4271267 to 4271403
writeRegister(0x04, 0x07); // TX - 4271416 to 4271551
writeRegister(0x00, 0xFF); // CS0 - 4278197 to 4278340
writeRegister(0x01, 0xFF); // CS1 - 4278347 to 4278488
writeRegister(0x16, 0xC0); // FIFO CTRL - 4278500 to 4278635
writeRegister(0x40, 0x13); // TX Buffer - 4278649 to 4278783
writeRegister(0x41, 0x0E); // TX Buffer - 4278797 to 4278932
writeRegister(0x44, 0x23); // TX Buffer - 4278945 to 4279081
writeRegister(0x45, 0x11); // TX Buffer - 4279094 to 4279228
writeRegister(0x46, 0x13); // TX Buffer - 4279242 to 4279377
writeRegister(0x04, 0x07); // TX - 4279391 to 4279525
writeRegister(0x00, 0xFF); // CS0 - 4286172 to 4286308
writeRegister(0x01, 0xFF); // CS1 - 4286322 to 4286462
writeRegister(0x16, 0xC0); // FIFO CTRL - 4286472 to 4286611
writeRegister(0x40, 0x13); // TX Buffer - 4286621 to 4286763
writeRegister(0x41, 0x0E); // TX Buffer - 4286769 to 4286907
writeRegister(0x44, 0x23); // TX Buffer - 4286917 to 4287058
writeRegister(0x45, 0x11); // TX Buffer - 4287066 to 4287208
writeRegister(0x46, 0x13); // TX Buffer - 4287214 to 4287354
writeRegister(0x04, 0x07); // TX - 4287363 to 4287505
writeRegister(0x00, 0xFF); // CS0 - 4294229 to 4294373
writeRegister(0x01, 0xFF); // CS1 - 4294379 to 4294520
writeRegister(0x16, 0xC0); // FIFO CTRL - 4294533 to 4294667
writeRegister(0x40, 0x13); // TX Buffer - 4294681 to 4294815
writeRegister(0x41, 0x0E); // TX Buffer - 4294829 to 4294964
writeRegister(0x44, 0x23); // TX Buffer - 4294978 to 4295112
writeRegister(0x45, 0x11); // TX Buffer - 4295126 to 4295262
writeRegister(0x46, 0x13); // TX Buffer - 4295274 to 4295411
writeRegister(0x04, 0x07); // TX - 4295423 to 4295559
writeRegister(0x00, 0xFF); // CS0 - 4302201 to 4302342
writeRegister(0x01, 0xFF); // CS1 - 4302354 to 4302498
writeRegister(0x16, 0xC0); // FIFO CTRL - 4302505 to 4302643
writeRegister(0x40, 0x13); // TX Buffer - 4302653 to 4302795
writeRegister(0x41, 0x0E); // TX Buffer - 4302801 to 4302942
writeRegister(0x44, 0x23); // TX Buffer - 4302950 to 4303092
writeRegister(0x45, 0x11); // TX Buffer - 4303098 to 4303240
writeRegister(0x46, 0x13); // TX Buffer - 4303246 to 4303389
writeRegister(0x04, 0x07); // TX - 4303395 to 4303537
writeRegister(0x00, 0xFF); // CS0 - 4310176 to 4310317
writeRegister(0x01, 0xFF); // CS1 - 4310326 to 4310466
writeRegister(0x16, 0xC0); // FIFO CTRL - 4310480 to 4310615
writeRegister(0x40, 0x13); // TX Buffer - 4310629 to 4310764
writeRegister(0x41, 0x0E); // TX Buffer - 4310777 to 4310911
writeRegister(0x44, 0x23); // TX Buffer - 4310925 to 4311061
writeRegister(0x45, 0x11); // TX Buffer - 4311073 to 4311208
writeRegister(0x46, 0x13); // TX Buffer - 4311222 to 4311357
writeRegister(0x04, 0x07); // TX - 4311371 to 4311505
writeRegister(0x00, 0xFF); // CS0 - 4318233 to 4318374
writeRegister(0x01, 0xFF); // CS1 - 4318387 to 4318531
writeRegister(0x16, 0xC0); // FIFO CTRL - 4318537 to 4318675
writeRegister(0x40, 0x13); // TX Buffer - 4318685 to 4318821
writeRegister(0x41, 0x0E); // TX Buffer - 4318833 to 4318968
writeRegister(0x44, 0x23); // TX Buffer - 4318982 to 4319118
writeRegister(0x45, 0x11); // TX Buffer - 4319130 to 4319266
writeRegister(0x46, 0x13); // TX Buffer - 4319279 to 4319421
writeRegister(0x04, 0x07); // TX - 4319428 to 4319563
writeRegister(0x00, 0xFF); // CS0 - 4326209 to 4326348
writeRegister(0x01, 0xFF); // CS1 - 4326359 to 4326500
writeRegister(0x16, 0xC0); // FIFO CTRL - 4326512 to 4326647
writeRegister(0x40, 0x13); // TX Buffer - 4326661 to 4326795
writeRegister(0x41, 0x0E); // TX Buffer - 4326809 to 4326945
writeRegister(0x44, 0x23); // TX Buffer - 4326957 to 4327093
writeRegister(0x45, 0x11); // TX Buffer - 4327106 to 4327240
writeRegister(0x46, 0x13); // TX Buffer - 4327254 to 4327389
writeRegister(0x04, 0x07); // TX - 4327403 to 4327537
writeRegister(0x00, 0xFF); // CS0 - 4334184 to 4334320
writeRegister(0x01, 0xFF); // CS1 - 4334334 to 4334474
writeRegister(0x16, 0xC0); // FIFO CTRL - 4334484 to 4334623
writeRegister(0x40, 0x13); // TX Buffer - 4334633 to 4334772
writeRegister(0x41, 0x0E); // TX Buffer - 4334781 to 4334919
writeRegister(0x44, 0x23); // TX Buffer - 4334929 to 4335067
writeRegister(0x45, 0x11); // TX Buffer - 4335078 to 4335217
writeRegister(0x46, 0x13); // TX Buffer - 4335226 to 4335366
writeRegister(0x04, 0x07); // TX - 4335375 to 4335514
writeRegister(0x00, 0xFF); // CS0 - 4342241 to 4342380
writeRegister(0x01, 0xFF); // CS1 - 4342391 to 4342532
writeRegister(0x16, 0xC0); // FIFO CTRL - 4342545 to 4342679
writeRegister(0x40, 0x13); // TX Buffer - 4342693 to 4342827
writeRegister(0x41, 0x0E); // TX Buffer - 4342841 to 4342976
writeRegister(0x44, 0x23); // TX Buffer - 4342989 to 4343124
writeRegister(0x45, 0x11); // TX Buffer - 4343138 to 4343274
writeRegister(0x46, 0x13); // TX Buffer - 4343286 to 4343423
writeRegister(0x04, 0x07); // TX - 4343435 to 4343571
writeRegister(0x00, 0xFF); // CS0 - 4350216 to 4350354
writeRegister(0x01, 0xFF); // CS1 - 4350366 to 4350506
writeRegister(0x16, 0xC0); // FIFO CTRL - 4350517 to 4350655
writeRegister(0x40, 0x13); // TX Buffer - 4350665 to 4350807
writeRegister(0x41, 0x0E); // TX Buffer - 4350813 to 4350951
writeRegister(0x44, 0x23); // TX Buffer - 4350962 to 4351104
writeRegister(0x45, 0x11); // TX Buffer - 4351110 to 4351252
writeRegister(0x46, 0x13); // TX Buffer - 4351258 to 4351398
writeRegister(0x04, 0x07); // TX - 4351407 to 4351549
writeRegister(0x00, 0xFF); // CS0 - 4358188 to 4358329
writeRegister(0x01, 0xFF); // CS1 - 4358342 to 4358478
writeRegister(0x16, 0xC0); // FIFO CTRL - 4358492 to 4358627
writeRegister(0x40, 0x13); // TX Buffer - 4358641 to 4358776
writeRegister(0x41, 0x0E); // TX Buffer - 4358789 to 4358923
writeRegister(0x44, 0x23); // TX Buffer - 4358937 to 4359073
writeRegister(0x45, 0x11); // TX Buffer - 4359085 to 4359220
writeRegister(0x46, 0x13); // TX Buffer - 4359234 to 4359369
writeRegister(0x04, 0x07); // TX - 4359383 to 4359518
writeRegister(0x00, 0xFF); // CS0 - 4366249 to 4366386
writeRegister(0x01, 0xFF); // CS1 - 4366398 to 4366540
writeRegister(0x16, 0xC0); // FIFO CTRL - 4366549 to 4366687
writeRegister(0x40, 0x13); // TX Buffer - 4366697 to 4366839
writeRegister(0x41, 0x0E); // TX Buffer - 4366845 to 4366983
writeRegister(0x44, 0x23); // TX Buffer - 4366994 to 4367136
writeRegister(0x45, 0x11); // TX Buffer - 4367142 to 4367284
writeRegister(0x46, 0x13); // TX Buffer - 4367291 to 4367429
writeRegister(0x04, 0x07); // TX - 4367440 to 4367581
writeRegister(0x00, 0xFF); // CS0 - 4374221 to 4374360
writeRegister(0x01, 0xFF); // CS1 - 4374370 to 4374512
writeRegister(0x16, 0xC0); // FIFO CTRL - 4374524 to 4374659
writeRegister(0x40, 0x13); // TX Buffer - 4374673 to 4374808
writeRegister(0x41, 0x0E); // TX Buffer - 4374821 to 4374955
writeRegister(0x44, 0x23); // TX Buffer - 4374969 to 4375105
writeRegister(0x45, 0x11); // TX Buffer - 4375118 to 4375252
writeRegister(0x46, 0x13); // TX Buffer - 4375266 to 4375401
writeRegister(0x04, 0x07); // TX - 4375415 to 4375549
writeRegister(0x00, 0xFF); // CS0 - 4382196 to 4382332
writeRegister(0x01, 0xFF); // CS1 - 4382346 to 4382487
writeRegister(0x16, 0xC0); // FIFO CTRL - 4382500 to 4382634
writeRegister(0x40, 0x13); // TX Buffer - 4382648 to 4382782
writeRegister(0x41, 0x0E); // TX Buffer - 4382793 to 4382931
writeRegister(0x44, 0x23); // TX Buffer - 4382941 to 4383079
writeRegister(0x45, 0x11); // TX Buffer - 4383090 to 4383229
writeRegister(0x46, 0x13); // TX Buffer - 4383238 to 4383378
writeRegister(0x04, 0x07); // TX - 4383390 to 4383526
writeRegister(0x00, 0xFF); // CS0 - 4390253 to 4390392
writeRegister(0x01, 0xFF); // CS1 - 4390403 to 4390544
writeRegister(0x16, 0xC0); // FIFO CTRL - 4390557 to 4390691
writeRegister(0x40, 0x13); // TX Buffer - 4390705 to 4390839
writeRegister(0x41, 0x0E); // TX Buffer - 4390853 to 4390988
writeRegister(0x44, 0x23); // TX Buffer - 4391001 to 4391136
writeRegister(0x45, 0x11); // TX Buffer - 4391150 to 4391286
writeRegister(0x46, 0x13); // TX Buffer - 4391298 to 4391433
writeRegister(0x04, 0x07); // TX - 4391447 to 4391581
writeRegister(0x00, 0xFF); // CS0 - 4398228 to 4398364
writeRegister(0x01, 0xFF); // CS1 - 4398378 to 4398518
writeRegister(0x16, 0xC0); // FIFO CTRL - 4398529 to 4398667
writeRegister(0x40, 0x13); // TX Buffer - 4398677 to 4398816
writeRegister(0x41, 0x0E); // TX Buffer - 4398825 to 4398963
writeRegister(0x44, 0x23); // TX Buffer - 4398973 to 4399113
writeRegister(0x45, 0x11); // TX Buffer - 4399122 to 4399261
writeRegister(0x46, 0x13); // TX Buffer - 4399270 to 4399410
writeRegister(0x04, 0x07); // TX - 4399419 to 4399558
writeRegister(0x00, 0xFF); // CS0 - 4406200 to 4406341
writeRegister(0x01, 0xFF); // CS1 - 4406354 to 4406490
writeRegister(0x16, 0xC0); // FIFO CTRL - 4406504 to 4406639
writeRegister(0x40, 0x13); // TX Buffer - 4406652 to 4406788
writeRegister(0x41, 0x0E); // TX Buffer - 4406800 to 4406935
writeRegister(0x44, 0x23); // TX Buffer - 4406949 to 4407085
writeRegister(0x45, 0x11); // TX Buffer - 4407097 to 4407232
writeRegister(0x46, 0x13); // TX Buffer - 4407246 to 4407382
writeRegister(0x04, 0x07); // TX - 4407395 to 4407530
writeRegister(0x00, 0xFF); // CS0 - 4414260 to 4414398
writeRegister(0x01, 0xFF); // CS1 - 4414410 to 4414550
writeRegister(0x16, 0xC0); // FIFO CTRL - 4414561 to 4414699
writeRegister(0x40, 0x13); // TX Buffer - 4414709 to 4414848
writeRegister(0x41, 0x0E); // TX Buffer - 4414857 to 4414995
writeRegister(0x44, 0x23); // TX Buffer - 4415006 to 4415145
writeRegister(0x45, 0x11); // TX Buffer - 4415154 to 4415292
writeRegister(0x46, 0x13); // TX Buffer - 4415303 to 4415441
writeRegister(0x04, 0x07); // TX - 4415451 to 4415589
writeRegister(0x00, 0xFF); // CS0 - 4422233 to 4422372
writeRegister(0x01, 0xFF); // CS1 - 4422386 to 4422524
writeRegister(0x16, 0xC0); // FIFO CTRL - 4422536 to 4422671
writeRegister(0x40, 0x13); // TX Buffer - 4422685 to 4422820
writeRegister(0x41, 0x0E); // TX Buffer - 4422833 to 4422967
writeRegister(0x44, 0x23); // TX Buffer - 4422981 to 4423117
writeRegister(0x45, 0x11); // TX Buffer - 4423130 to 4423264
writeRegister(0x46, 0x13); // TX Buffer - 4423278 to 4423413
writeRegister(0x04, 0x07); // TX - 4423427 to 4423561
writeRegister(0x00, 0xFF); // CS0 - 4430208 to 4430352
writeRegister(0x01, 0xFF); // CS1 - 4430358 to 4430499
writeRegister(0x16, 0xC0); // FIFO CTRL - 4430512 to 4430646
writeRegister(0x40, 0x13); // TX Buffer - 4430660 to 4430794
writeRegister(0x41, 0x0E); // TX Buffer - 4430808 to 4430943
writeRegister(0x44, 0x23); // TX Buffer - 4430957 to 4431091
writeRegister(0x45, 0x11); // TX Buffer - 4431105 to 4431241
writeRegister(0x46, 0x13); // TX Buffer - 4431253 to 4431390
writeRegister(0x04, 0x07); // TX - 4431402 to 4431538
writeRegister(0x00, 0xFF); // CS0 - 4438180 to 4438321
writeRegister(0x01, 0xFF); // CS1 - 4438333 to 4438477
writeRegister(0x16, 0xC0); // FIFO CTRL - 4438484 to 4438622
writeRegister(0x40, 0x13); // TX Buffer - 4438632 to 4438774
writeRegister(0x41, 0x0E); // TX Buffer - 4438780 to 4438921
writeRegister(0x44, 0x23); // TX Buffer - 4438929 to 4439071
writeRegister(0x45, 0x11); // TX Buffer - 4439077 to 4439219
writeRegister(0x46, 0x13); // TX Buffer - 4439225 to 4439368
writeRegister(0x04, 0x07); // TX - 4439374 to 4439516
writeRegister(0x00, 0xFF); // CS0 - 4446240 to 4446384
writeRegister(0x01, 0xFF); // CS1 - 4446390 to 4446530
writeRegister(0x16, 0xC0); // FIFO CTRL - 4446544 to 4446679
writeRegister(0x40, 0x13); // TX Buffer - 4446692 to 4446828
writeRegister(0x41, 0x0E); // TX Buffer - 4446837 to 4446975
writeRegister(0x44, 0x23); // TX Buffer - 4446985 to 4447123
writeRegister(0x45, 0x11); // TX Buffer - 4447134 to 4447273
writeRegister(0x46, 0x13); // TX Buffer - 4447282 to 4447422
writeRegister(0x04, 0x07); // TX - 4447435 to 4447570
writeRegister(0x00, 0xFF); // CS0 - 4454212 to 4454353
writeRegister(0x01, 0xFF); // CS1 - 4454366 to 4454510
writeRegister(0x16, 0xC0); // FIFO CTRL - 4454516 to 4454654
writeRegister(0x40, 0x13); // TX Buffer - 4454664 to 4454800
writeRegister(0x41, 0x0E); // TX Buffer - 4454812 to 4454947
writeRegister(0x44, 0x23); // TX Buffer - 4454961 to 4455097
writeRegister(0x45, 0x11); // TX Buffer - 4455109 to 4455245
writeRegister(0x46, 0x13); // TX Buffer - 4455258 to 4455400
writeRegister(0x04, 0x07); // TX - 4455407 to 4455542
writeRegister(0x00, 0xFF); // CS0 - 4462188 to 4462327
writeRegister(0x01, 0xFF); // CS1 - 4462338 to 4462479
writeRegister(0x16, 0xC0); // FIFO CTRL - 4462491 to 4462626
writeRegister(0x40, 0x13); // TX Buffer - 4462640 to 4462774
writeRegister(0x41, 0x0E); // TX Buffer - 4462788 to 4462924
writeRegister(0x44, 0x23); // TX Buffer - 4462936 to 4463072
writeRegister(0x45, 0x11); // TX Buffer - 4463085 to 4463219
writeRegister(0x46, 0x13); // TX Buffer - 4463233 to 4463368
writeRegister(0x04, 0x07); // TX - 4463382 to 4463516
writeRegister(0x00, 0xFF); // CS0 - 4470244 to 4470385
writeRegister(0x01, 0xFF); // CS1 - 4470398 to 4470542
writeRegister(0x16, 0xC0); // FIFO CTRL - 4470548 to 4470689
writeRegister(0x40, 0x13); // TX Buffer - 4470697 to 4470832
writeRegister(0x41, 0x0E); // TX Buffer - 4470845 to 4470979
writeRegister(0x44, 0x23); // TX Buffer - 4470993 to 4471129
writeRegister(0x45, 0x11); // TX Buffer - 4471141 to 4471276
writeRegister(0x46, 0x13); // TX Buffer - 4471290 to 4471433
writeRegister(0x04, 0x07); // TX - 4471439 to 4471573
writeRegister(0x00, 0xFF); // CS0 - 4478220 to 4478359
writeRegister(0x01, 0xFF); // CS1 - 4478370 to 4478511
writeRegister(0x16, 0xC0); // FIFO CTRL - 4478524 to 4478658
writeRegister(0x40, 0x13); // TX Buffer - 4478672 to 4478806
writeRegister(0x41, 0x0E); // TX Buffer - 4478820 to 4478955
writeRegister(0x44, 0x23); // TX Buffer - 4478968 to 4479103
writeRegister(0x45, 0x11); // TX Buffer - 4479117 to 4479253
writeRegister(0x46, 0x13); // TX Buffer - 4479265 to 4479402
writeRegister(0x04, 0x07); // TX - 4479414 to 4479550
writeRegister(0x00, 0xFF); // CS0 - 4486195 to 4486333
writeRegister(0x01, 0xFF); // CS1 - 4486345 to 4486485
writeRegister(0x16, 0xC0); // FIFO CTRL - 4486496 to 4486634
writeRegister(0x40, 0x13); // TX Buffer - 4486644 to 4486786
writeRegister(0x41, 0x0E); // TX Buffer - 4486792 to 4486930
writeRegister(0x44, 0x23); // TX Buffer - 4486941 to 4487083
writeRegister(0x45, 0x11); // TX Buffer - 4487089 to 4487231
writeRegister(0x46, 0x13); // TX Buffer - 4487237 to 4487377
writeRegister(0x04, 0x07); // TX - 4487386 to 4487528
writeRegister(0x00, 0xFF); // CS0 - 4494252 to 4494396
writeRegister(0x01, 0xFF); // CS1 - 4494402 to 4494542
writeRegister(0x16, 0xC0); // FIFO CTRL - 4494556 to 4494692
writeRegister(0x40, 0x13); // TX Buffer - 4494704 to 4494840
writeRegister(0x41, 0x0E); // TX Buffer - 4494852 to 4494987
writeRegister(0x44, 0x23); // TX Buffer - 4495001 to 4495135
writeRegister(0x45, 0x11); // TX Buffer - 4495149 to 4495285
writeRegister(0x46, 0x13); // TX Buffer - 4495298 to 4495434
writeRegister(0x04, 0x07); // TX - 4495447 to 4495582
writeRegister(0x00, 0xFF); // CS0 - 4502228 to 4502365
writeRegister(0x01, 0xFF); // CS1 - 4502377 to 4502519
writeRegister(0x16, 0xC0); // FIFO CTRL - 4502528 to 4502666
writeRegister(0x40, 0x13); // TX Buffer - 4502676 to 4502818
writeRegister(0x41, 0x0E); // TX Buffer - 4502824 to 4502962
writeRegister(0x44, 0x23); // TX Buffer - 4502973 to 4503115
writeRegister(0x45, 0x11); // TX Buffer - 4503121 to 4503263
writeRegister(0x46, 0x13); // TX Buffer - 4503270 to 4503408
writeRegister(0x04, 0x07); // TX - 4503419 to 4503560
writeRegister(0x00, 0xFF); // CS0 - 4510200 to 4510339
writeRegister(0x01, 0xFF); // CS1 - 4510350 to 4510491
writeRegister(0x16, 0xC0); // FIFO CTRL - 4510503 to 4510638
writeRegister(0x40, 0x13); // TX Buffer - 4510652 to 4510787
writeRegister(0x41, 0x0E); // TX Buffer - 4510800 to 4510934
writeRegister(0x44, 0x23); // TX Buffer - 4510948 to 4511084
writeRegister(0x45, 0x11); // TX Buffer - 4511097 to 4511231
writeRegister(0x46, 0x13); // TX Buffer - 4511245 to 4511380
writeRegister(0x04, 0x07); // TX - 4511394 to 4511528
writeRegister(0x00, 0xFF); // CS0 - 4518256 to 4518397
writeRegister(0x01, 0xFF); // CS1 - 4518410 to 4518554
writeRegister(0x16, 0xC0); // FIFO CTRL - 4518560 to 4518698
writeRegister(0x40, 0x13); // TX Buffer - 4518709 to 4518850
writeRegister(0x41, 0x0E); // TX Buffer - 4518857 to 4518999
writeRegister(0x44, 0x23); // TX Buffer - 4519005 to 4519147
writeRegister(0x45, 0x11); // TX Buffer - 4519153 to 4519296
writeRegister(0x46, 0x13); // TX Buffer - 4519302 to 4519443
writeRegister(0x04, 0x07); // TX - 4519451 to 4519592
writeRegister(0x00, 0xFF); // CS0 - 4526232 to 4526371
writeRegister(0x01, 0xFF); // CS1 - 4526382 to 4526523
writeRegister(0x16, 0xC0); // FIFO CTRL - 4526536 to 4526670
writeRegister(0x40, 0x13); // TX Buffer - 4526684 to 4526818
writeRegister(0x41, 0x0E); // TX Buffer - 4526832 to 4526967
writeRegister(0x44, 0x23); // TX Buffer - 4526980 to 4527115
writeRegister(0x45, 0x11); // TX Buffer - 4527129 to 4527265
writeRegister(0x46, 0x13); // TX Buffer - 4527277 to 4527414
writeRegister(0x04, 0x07); // TX - 4527426 to 4527560
writeRegister(0x00, 0xFF); // CS0 - 4534207 to 4534343
writeRegister(0x01, 0xFF); // CS1 - 4534357 to 4534497
writeRegister(0x16, 0xC0); // FIFO CTRL - 4534508 to 4534646
writeRegister(0x40, 0x13); // TX Buffer - 4534656 to 4534795
writeRegister(0x41, 0x0E); // TX Buffer - 4534804 to 4534942
writeRegister(0x44, 0x23); // TX Buffer - 4534952 to 4535092
writeRegister(0x45, 0x11); // TX Buffer - 4535101 to 4535240
writeRegister(0x46, 0x13); // TX Buffer - 4535249 to 4535389
writeRegister(0x04, 0x07); // TX - 4535398 to 4535537
writeRegister(0x00, 0xFF); // CS0 - 4542264 to 4542405
writeRegister(0x01, 0xFF); // CS1 - 4542414 to 4542555
writeRegister(0x16, 0xC0); // FIFO CTRL - 4542568 to 4542702
writeRegister(0x40, 0x13); // TX Buffer - 4542716 to 4542850
writeRegister(0x41, 0x0E); // TX Buffer - 4542864 to 4542999
writeRegister(0x44, 0x23); // TX Buffer - 4543013 to 4543147
writeRegister(0x45, 0x11); // TX Buffer - 4543161 to 4543297
writeRegister(0x46, 0x13); // TX Buffer - 4543310 to 4543446
writeRegister(0x04, 0x07); // TX - 4543458 to 4543594
writeRegister(0x00, 0xFF); // CS0 - 4550239 to 4550377
writeRegister(0x01, 0xFF); // CS1 - 4550389 to 4550529
writeRegister(0x16, 0xC0); // FIFO CTRL - 4550540 to 4550678
writeRegister(0x40, 0x13); // TX Buffer - 4550688 to 4550827
writeRegister(0x41, 0x0E); // TX Buffer - 4550836 to 4550974
writeRegister(0x44, 0x23); // TX Buffer - 4550985 to 4551124
writeRegister(0x45, 0x11); // TX Buffer - 4551133 to 4551271
writeRegister(0x46, 0x13); // TX Buffer - 4551282 to 4551420
writeRegister(0x04, 0x07); // TX - 4551430 to 4551568
writeRegister(0x00, 0xFF); // CS0 - 4558212 to 4558351
writeRegister(0x01, 0xFF); // CS1 - 4558365 to 4558503
writeRegister(0x16, 0xC0); // FIFO CTRL - 4558515 to 4558650
writeRegister(0x40, 0x13); // TX Buffer - 4558664 to 4558799
writeRegister(0x41, 0x0E); // TX Buffer - 4558812 to 4558946
writeRegister(0x44, 0x23); // TX Buffer - 4558960 to 4559096
writeRegister(0x45, 0x11); // TX Buffer - 4559109 to 4559243
writeRegister(0x46, 0x13); // TX Buffer - 4559257 to 4559392
writeRegister(0x04, 0x07); // TX - 4559406 to 4559540
writeRegister(0x00, 0xFF); // CS0 - 4566272 to 4566409
writeRegister(0x01, 0xFF); // CS1 - 4566422 to 4566563
writeRegister(0x16, 0xC0); // FIFO CTRL - 4566572 to 4566710
writeRegister(0x40, 0x13); // TX Buffer - 4566720 to 4566862
writeRegister(0x41, 0x0E); // TX Buffer - 4566868 to 4567007
writeRegister(0x44, 0x23); // TX Buffer - 4567017 to 4567159
writeRegister(0x45, 0x11); // TX Buffer - 4567165 to 4567307
writeRegister(0x46, 0x13); // TX Buffer - 4567314 to 4567452
writeRegister(0x04, 0x07); // TX - 4567463 to 4567604
writeRegister(0x00, 0xFF); // CS0 - 4574244 to 4574383
writeRegister(0x01, 0xFF); // CS1 - 4574397 to 4574535
writeRegister(0x16, 0xC0); // FIFO CTRL - 4574547 to 4574682
writeRegister(0x40, 0x13); // TX Buffer - 4574696 to 4574830
writeRegister(0x41, 0x0E); // TX Buffer - 4574844 to 4574979
writeRegister(0x44, 0x23); // TX Buffer - 4574992 to 4575127
writeRegister(0x45, 0x11); // TX Buffer - 4575141 to 4575275
writeRegister(0x46, 0x13); // TX Buffer - 4575289 to 4575424
writeRegister(0x04, 0x07); // TX - 4575438 to 4575572
writeRegister(0x00, 0xFF); // CS0 - 4582219 to 4582363
writeRegister(0x01, 0xFF); // CS1 - 4582369 to 4582509
writeRegister(0x16, 0xC0); // FIFO CTRL - 4582523 to 4582658
writeRegister(0x40, 0x13); // TX Buffer - 4582671 to 4582807
writeRegister(0x41, 0x0E); // TX Buffer - 4582816 to 4582954
writeRegister(0x44, 0x23); // TX Buffer - 4582964 to 4583104
writeRegister(0x45, 0x11); // TX Buffer - 4583113 to 4583252
writeRegister(0x46, 0x13); // TX Buffer - 4583261 to 4583401
writeRegister(0x04, 0x07); // TX - 4583414 to 4583549
writeRegister(0x00, 0xFF); // CS0 - 4590191 to 4590332
writeRegister(0x01, 0xFF); // CS1 - 4590345 to 4590489
writeRegister(0x16, 0xC0); // FIFO CTRL - 4590495 to 4590633
writeRegister(0x40, 0x13); // TX Buffer - 4590643 to 4590779
writeRegister(0x41, 0x0E); // TX Buffer - 4590791 to 4590926
writeRegister(0x44, 0x23); // TX Buffer - 4590940 to 4591076
writeRegister(0x45, 0x11); // TX Buffer - 4591088 to 4591224
writeRegister(0x46, 0x13); // TX Buffer - 4591237 to 4591379
writeRegister(0x04, 0x07); // TX - 4591386 to 4591521
writeRegister(0x00, 0xFF); // CS0 - 4598251 to 4598389
writeRegister(0x01, 0xFF); // CS1 - 4598401 to 4598541
writeRegister(0x16, 0xC0); // FIFO CTRL - 4598555 to 4598690
writeRegister(0x40, 0x13); // TX Buffer - 4598704 to 4598839
writeRegister(0x41, 0x0E); // TX Buffer - 4598848 to 4598986
writeRegister(0x44, 0x23); // TX Buffer - 4598997 to 4599136
writeRegister(0x45, 0x11); // TX Buffer - 4599145 to 4599283
writeRegister(0x46, 0x13); // TX Buffer - 4599293 to 4599432
writeRegister(0x04, 0x07); // TX - 4599446 to 4599580
writeRegister(0x00, 0xFF); // CS0 - 4606223 to 4606363
writeRegister(0x01, 0xFF); // CS1 - 4606377 to 4606521
writeRegister(0x16, 0xC0); // FIFO CTRL - 4606527 to 4606668
writeRegister(0x40, 0x13); // TX Buffer - 4606676 to 4606811
writeRegister(0x41, 0x0E); // TX Buffer - 4606824 to 4606958
writeRegister(0x44, 0x23); // TX Buffer - 4606972 to 4607108
writeRegister(0x45, 0x11); // TX Buffer - 4607120 to 4607255
writeRegister(0x46, 0x13); // TX Buffer - 4607269 to 4607412
writeRegister(0x04, 0x07); // TX - 4607418 to 4607552
writeRegister(0x00, 0xFF); // CS0 - 4614199 to 4614340
writeRegister(0x01, 0xFF); // CS1 - 4614349 to 4614490
writeRegister(0x16, 0xC0); // FIFO CTRL - 4614503 to 4614637
writeRegister(0x40, 0x13); // TX Buffer - 4614651 to 4614785
writeRegister(0x41, 0x0E); // TX Buffer - 4614799 to 4614934
writeRegister(0x44, 0x23); // TX Buffer - 4614947 to 4615082
writeRegister(0x45, 0x11); // TX Buffer - 4615096 to 4615232
writeRegister(0x46, 0x13); // TX Buffer - 4615244 to 4615381
writeRegister(0x04, 0x07); // TX - 4615393 to 4615529
writeRegister(0x00, 0xFF); // CS0 - 4622256 to 4622395
writeRegister(0x01, 0xFF); // CS1 - 4622409 to 4622547
writeRegister(0x16, 0xC0); // FIFO CTRL - 4622559 to 4622694
writeRegister(0x40, 0x13); // TX Buffer - 4622708 to 4622842
writeRegister(0x41, 0x0E); // TX Buffer - 4622856 to 4622992
writeRegister(0x44, 0x23); // TX Buffer - 4623004 to 4623140
writeRegister(0x45, 0x11); // TX Buffer - 4623153 to 4623287
writeRegister(0x46, 0x13); // TX Buffer - 4623301 to 4623436
writeRegister(0x04, 0x07); // TX - 4623450 to 4623584
writeRegister(0x00, 0xFF); // CS0 - 4630231 to 4630375
writeRegister(0x01, 0xFF); // CS1 - 4630381 to 4630521
writeRegister(0x16, 0xC0); // FIFO CTRL - 4630535 to 4630670
writeRegister(0x40, 0x13); // TX Buffer - 4630683 to 4630819
writeRegister(0x41, 0x0E); // TX Buffer - 4630831 to 4630966
writeRegister(0x44, 0x23); // TX Buffer - 4630980 to 4631114
writeRegister(0x45, 0x11); // TX Buffer - 4631128 to 4631264
writeRegister(0x46, 0x13); // TX Buffer - 4631277 to 4631413
writeRegister(0x04, 0x07); // TX - 4631426 to 4631561
writeRegister(0x00, 0xFF); // CS0 - 4638207 to 4638344
writeRegister(0x01, 0xFF); // CS1 - 4638356 to 4638498
writeRegister(0x16, 0xC0); // FIFO CTRL - 4638507 to 4638645
writeRegister(0x40, 0x13); // TX Buffer - 4638655 to 4638797
writeRegister(0x41, 0x0E); // TX Buffer - 4638803 to 4638941
writeRegister(0x44, 0x23); // TX Buffer - 4638952 to 4639094
writeRegister(0x45, 0x11); // TX Buffer - 4639100 to 4639242
writeRegister(0x46, 0x13); // TX Buffer - 4639249 to 4639387
writeRegister(0x04, 0x07); // TX - 4639398 to 4639539
writeRegister(0x00, 0xFF); // CS0 - 4646263 to 4646407
writeRegister(0x01, 0xFF); // CS1 - 4646413 to 4646553
writeRegister(0x16, 0xC0); // FIFO CTRL - 4646567 to 4646702
writeRegister(0x40, 0x13); // TX Buffer - 4646716 to 4646851
writeRegister(0x41, 0x0E); // TX Buffer - 4646863 to 4646998
writeRegister(0x44, 0x23); // TX Buffer - 4647012 to 4647148
writeRegister(0x45, 0x11); // TX Buffer - 4647160 to 4647295
writeRegister(0x46, 0x13); // TX Buffer - 4647309 to 4647445
writeRegister(0x04, 0x07); // TX - 4647458 to 4647593
writeRegister(0x00, 0xFF); // CS0 - 4654235 to 4654376
writeRegister(0x01, 0xFF); // CS1 - 4654389 to 4654533
writeRegister(0x16, 0xC0); // FIFO CTRL - 4654539 to 4654677
writeRegister(0x40, 0x13); // TX Buffer - 4654688 to 4654829
writeRegister(0x41, 0x0E); // TX Buffer - 4654836 to 4654978
writeRegister(0x44, 0x23); // TX Buffer - 4654984 to 4655126
writeRegister(0x45, 0x11); // TX Buffer - 4655132 to 4655275
writeRegister(0x46, 0x13); // TX Buffer - 4655281 to 4655422
writeRegister(0x04, 0x07); // TX - 4655430 to 4655571
writeRegister(0x00, 0xFF); // CS0 - 4662211 to 4662350
writeRegister(0x01, 0xFF); // CS1 - 4662361 to 4662502
writeRegister(0x16, 0xC0); // FIFO CTRL - 4662515 to 4662649
writeRegister(0x40, 0x13); // TX Buffer - 4662663 to 4662797
writeRegister(0x41, 0x0E); // TX Buffer - 4662811 to 4662946
writeRegister(0x44, 0x23); // TX Buffer - 4662959 to 4663094
writeRegister(0x45, 0x11); // TX Buffer - 4663108 to 4663244
writeRegister(0x46, 0x13); // TX Buffer - 4663256 to 4663393
writeRegister(0x04, 0x07); // TX - 4663405 to 4663539
writeRegister(0x00, 0xFF); // CS0 - 4670268 to 4670407
writeRegister(0x01, 0xFF); // CS1 - 4670421 to 4670565
writeRegister(0x16, 0xC0); // FIFO CTRL - 4670571 to 4670709
writeRegister(0x40, 0x13); // TX Buffer - 4670720 to 4670855
writeRegister(0x41, 0x0E); // TX Buffer - 4670868 to 4671002
writeRegister(0x44, 0x23); // TX Buffer - 4671016 to 4671152
writeRegister(0x45, 0x11); // TX Buffer - 4671165 to 4671299
writeRegister(0x46, 0x13); // TX Buffer - 4671313 to 4671456
writeRegister(0x04, 0x07); // TX - 4671462 to 4671596
writeRegister(0x00, 0xFF); // CS0 - 4678243 to 4678384
writeRegister(0x01, 0xFF); // CS1 - 4678393 to 4678533
writeRegister(0x16, 0xC0); // FIFO CTRL - 4678547 to 4678681
writeRegister(0x40, 0x13); // TX Buffer - 4678695 to 4678829
writeRegister(0x41, 0x0E); // TX Buffer - 4678843 to 4678978
writeRegister(0x44, 0x23); // TX Buffer - 4678992 to 4679126
writeRegister(0x45, 0x11); // TX Buffer - 4679140 to 4679276
writeRegister(0x46, 0x13); // TX Buffer - 4679289 to 4679425
writeRegister(0x04, 0x07); // TX - 4679437 to 4679573
writeRegister(0x00, 0xFF); // CS0 - 4686219 to 4686356
writeRegister(0x01, 0xFF); // CS1 - 4686368 to 4686510
writeRegister(0x16, 0xC0); // FIFO CTRL - 4686519 to 4686657
writeRegister(0x40, 0x13); // TX Buffer - 4686667 to 4686806
writeRegister(0x41, 0x0E); // TX Buffer - 4686815 to 4686953
writeRegister(0x44, 0x23); // TX Buffer - 4686964 to 4687103
writeRegister(0x45, 0x11); // TX Buffer - 4687112 to 4687250
writeRegister(0x46, 0x13); // TX Buffer - 4687261 to 4687399
writeRegister(0x04, 0x07); // TX - 4687410 to 4687547
writeRegister(0x00, 0xFF); // CS0 - 4694275 to 4694416
writeRegister(0x01, 0xFF); // CS1 - 4694425 to 4694565
writeRegister(0x16, 0xC0); // FIFO CTRL - 4694579 to 4694714
writeRegister(0x40, 0x13); // TX Buffer - 4694727 to 4694863
writeRegister(0x41, 0x0E); // TX Buffer - 4694875 to 4695010
writeRegister(0x44, 0x23); // TX Buffer - 4695024 to 4695160
writeRegister(0x45, 0x11); // TX Buffer - 4695172 to 4695308
writeRegister(0x46, 0x13); // TX Buffer - 4695321 to 4695457
writeRegister(0x04, 0x07); // TX - 4695470 to 4695605
writeRegister(0x00, 0xFF); // CS0 - 4702251 to 4702388
writeRegister(0x01, 0xFF); // CS1 - 4702401 to 4702542
writeRegister(0x16, 0xC0); // FIFO CTRL - 4702551 to 4702689
writeRegister(0x40, 0x13); // TX Buffer - 4702699 to 4702841
writeRegister(0x41, 0x0E); // TX Buffer - 4702847 to 4702986
writeRegister(0x44, 0x23); // TX Buffer - 4702996 to 4703138
writeRegister(0x45, 0x11); // TX Buffer - 4703144 to 4703285
writeRegister(0x46, 0x13); // TX Buffer - 4703293 to 4703431
writeRegister(0x04, 0x07); // TX - 4703442 to 4703583
writeRegister(0x00, 0xFF); // CS0 - 4710229 to 4710373
writeRegister(0x01, 0xFF); // CS1 - 4710379 to 4710519
writeRegister(0x16, 0xC0); // FIFO CTRL - 4710533 to 4710668
writeRegister(0x40, 0x13); // TX Buffer - 4710682 to 4710817
writeRegister(0x41, 0x0E); // TX Buffer - 4710829 to 4710964
writeRegister(0x44, 0x23); // TX Buffer - 4710978 to 4711114
writeRegister(0x45, 0x11); // TX Buffer - 4711126 to 4711261
writeRegister(0x46, 0x13); // TX Buffer - 4711275 to 4711411
writeRegister(0x04, 0x07); // TX - 4711424 to 4711559
writeRegister(0x00, 0xFF); // CS0 - 4718205 to 4718342
writeRegister(0x01, 0xFF); // CS1 - 4718355 to 4718496
writeRegister(0x16, 0xC0); // FIFO CTRL - 4718505 to 4718643
writeRegister(0x40, 0x13); // TX Buffer - 4718654 to 4718795
writeRegister(0x41, 0x0E); // TX Buffer - 4718802 to 4718940
writeRegister(0x44, 0x23); // TX Buffer - 4718950 to 4719092
writeRegister(0x45, 0x11); // TX Buffer - 4719098 to 4719241
writeRegister(0x46, 0x13); // TX Buffer - 4719247 to 4719387
writeRegister(0x04, 0x07); // TX - 4719396 to 4719537
writeRegister(0x00, 0xFF); // CS0 - 4726262 to 4726405
writeRegister(0x01, 0xFF); // CS1 - 4726411 to 4726553
writeRegister(0x16, 0xC0); // FIFO CTRL - 4726565 to 4726700
writeRegister(0x40, 0x13); // TX Buffer - 4726714 to 4726849
writeRegister(0x41, 0x0E); // TX Buffer - 4726862 to 4726996
writeRegister(0x44, 0x23); // TX Buffer - 4727010 to 4727146
writeRegister(0x45, 0x11); // TX Buffer - 4727159 to 4727293
writeRegister(0x46, 0x13); // TX Buffer - 4727307 to 4727442
writeRegister(0x04, 0x07); // TX - 4727456 to 4727590
writeRegister(0x00, 0xFF); // CS0 - 4734234 to 4734373
writeRegister(0x01, 0xFF); // CS1 - 4734387 to 4734531
writeRegister(0x16, 0xC0); // FIFO CTRL - 4734537 to 4734675
writeRegister(0x40, 0x13); // TX Buffer - 4734686 to 4734827
writeRegister(0x41, 0x0E); // TX Buffer - 4734834 to 4734976
writeRegister(0x44, 0x23); // TX Buffer - 4734982 to 4735124
writeRegister(0x45, 0x11); // TX Buffer - 4735131 to 4735273
writeRegister(0x46, 0x13); // TX Buffer - 4735279 to 4735422
writeRegister(0x04, 0x07); // TX - 4735428 to 4735570
writeRegister(0x00, 0xFF); // CS0 - 4742209 to 4742350
writeRegister(0x01, 0xFF); // CS1 - 4742359 to 4742499
writeRegister(0x16, 0xC0); // FIFO CTRL - 4742513 to 4742649
writeRegister(0x40, 0x13); // TX Buffer - 4742661 to 4742795
writeRegister(0x41, 0x0E); // TX Buffer - 4742809 to 4742944
writeRegister(0x44, 0x23); // TX Buffer - 4742958 to 4743092
writeRegister(0x45, 0x11); // TX Buffer - 4743106 to 4743242
writeRegister(0x46, 0x13); // TX Buffer - 4743255 to 4743391
writeRegister(0x04, 0x07); // TX - 4743403 to 4743539
writeRegister(0x00, 0xFF); // CS0 - 4750266 to 4750405
writeRegister(0x01, 0xFF); // CS1 - 4750419 to 4750563
writeRegister(0x16, 0xC0); // FIFO CTRL - 4750570 to 4750708
writeRegister(0x40, 0x13); // TX Buffer - 4750718 to 4750852
writeRegister(0x41, 0x0E); // TX Buffer - 4750866 to 4751001
writeRegister(0x44, 0x23); // TX Buffer - 4751014 to 4751149
writeRegister(0x45, 0x11); // TX Buffer - 4751163 to 4751299
writeRegister(0x46, 0x13); // TX Buffer - 4751311 to 4751454
writeRegister(0x04, 0x07); // TX - 4751460 to 4751594
writeRegister(0x00, 0xFF); // CS0 - 4758241 to 4758382
writeRegister(0x01, 0xFF); // CS1 - 4758391 to 4758531
writeRegister(0x16, 0xC0); // FIFO CTRL - 4758545 to 4758680
writeRegister(0x40, 0x13); // TX Buffer - 4758693 to 4758829
writeRegister(0x41, 0x0E); // TX Buffer - 4758841 to 4758976
writeRegister(0x44, 0x23); // TX Buffer - 4758990 to 4759126
writeRegister(0x45, 0x11); // TX Buffer - 4759138 to 4759274
writeRegister(0x46, 0x13); // TX Buffer - 4759287 to 4759423
writeRegister(0x04, 0x07); // TX - 4759436 to 4759571
writeRegister(0x00, 0xFF); // CS0 - 4766213 to 4766352
writeRegister(0x01, 0xFF); // CS1 - 4766366 to 4766510
writeRegister(0x16, 0xC0); // FIFO CTRL - 4766516 to 4766654
writeRegister(0x40, 0x13); // TX Buffer - 4766665 to 4766806
writeRegister(0x41, 0x0E); // TX Buffer - 4766813 to 4766955
writeRegister(0x44, 0x23); // TX Buffer - 4766961 to 4767103
writeRegister(0x45, 0x11); // TX Buffer - 4767110 to 4767252
writeRegister(0x46, 0x13); // TX Buffer - 4767258 to 4767401
writeRegister(0x04, 0x07); // TX - 4767407 to 4767549
writeRegister(0x00, 0xFF); // CS0 - 4774273 to 4774416
writeRegister(0x01, 0xFF); // CS1 - 4774423 to 4774564
writeRegister(0x16, 0xC0); // FIFO CTRL - 4774576 to 4774711
writeRegister(0x40, 0x13); // TX Buffer - 4774725 to 4774859
writeRegister(0x41, 0x0E); // TX Buffer - 4774869 to 4775008
writeRegister(0x44, 0x23); // TX Buffer - 4775018 to 4775156
writeRegister(0x45, 0x11); // TX Buffer - 4775166 to 4775306
writeRegister(0x46, 0x13); // TX Buffer - 4775315 to 4775453
writeRegister(0x04, 0x07); // TX - 4775467 to 4775601
writeRegister(0x00, 0xFF); // CS0 - 4782245 to 4782384
writeRegister(0x01, 0xFF); // CS1 - 4782398 to 4782542
writeRegister(0x16, 0xC0); // FIFO CTRL - 4782549 to 4782687
writeRegister(0x40, 0x13); // TX Buffer - 4782697 to 4782831
writeRegister(0x41, 0x0E); // TX Buffer - 4782845 to 4782980
writeRegister(0x44, 0x23); // TX Buffer - 4782993 to 4783128
writeRegister(0x45, 0x11); // TX Buffer - 4783142 to 4783278
writeRegister(0x46, 0x13); // TX Buffer - 4783290 to 4783433
writeRegister(0x04, 0x07); // TX - 4783439 to 4783573
writeRegister(0x00, 0xFF); // CS0 - 4790220 to 4790361
writeRegister(0x01, 0xFF); // CS1 - 4790370 to 4790510
writeRegister(0x16, 0xC0); // FIFO CTRL - 4790524 to 4790659
writeRegister(0x40, 0x13); // TX Buffer - 4790672 to 4790808
writeRegister(0x41, 0x0E); // TX Buffer - 4790820 to 4790955
writeRegister(0x44, 0x23); // TX Buffer - 4790969 to 4791105
writeRegister(0x45, 0x11); // TX Buffer - 4791117 to 4791253
writeRegister(0x46, 0x13); // TX Buffer - 4791266 to 4791402
writeRegister(0x04, 0x07); // TX - 4791415 to 4791550
writeRegister(0x00, 0xFF); // CS0 - 4798277 to 4798418
writeRegister(0x01, 0xFF); // CS1 - 4798430 to 4798574
writeRegister(0x16, 0xC0); // FIFO CTRL - 4798581 to 4798723
writeRegister(0x40, 0x13); // TX Buffer - 4798729 to 4798863
writeRegister(0x41, 0x0E); // TX Buffer - 4798877 to 4799012
writeRegister(0x44, 0x23); // TX Buffer - 4799026 to 4799160
writeRegister(0x45, 0x11); // TX Buffer - 4799174 to 4799310
writeRegister(0x46, 0x13); // TX Buffer - 4799323 to 4799465
writeRegister(0x04, 0x07); // TX - 4799471 to 4799607
writeRegister(0x00, 0xFF); // CS0 - 4806252 to 4806392
writeRegister(0x01, 0xFF); // CS1 - 4806402 to 4806542
writeRegister(0x16, 0xC0); // FIFO CTRL - 4806556 to 4806691
writeRegister(0x40, 0x13); // TX Buffer - 4806705 to 4806840
writeRegister(0x41, 0x0E); // TX Buffer - 4806853 to 4806987
writeRegister(0x44, 0x23); // TX Buffer - 4807001 to 4807137
writeRegister(0x45, 0x11); // TX Buffer - 4807150 to 4807284
writeRegister(0x46, 0x13); // TX Buffer - 4807298 to 4807433
writeRegister(0x04, 0x07); // TX - 4807447 to 4807581
writeRegister(0x00, 0xFF); // CS0 - 4814228 to 4814364
writeRegister(0x01, 0xFF); // CS1 - 4814378 to 4814519
writeRegister(0x16, 0xC0); // FIFO CTRL - 4814528 to 4814666
writeRegister(0x40, 0x13); // TX Buffer - 4814677 to 4814818
writeRegister(0x41, 0x0E); // TX Buffer - 4814825 to 4814963
writeRegister(0x44, 0x23); // TX Buffer - 4814973 to 4815115
writeRegister(0x45, 0x11); // TX Buffer - 4815122 to 4815264
writeRegister(0x46, 0x13); // TX Buffer - 4815270 to 4815410
writeRegister(0x04, 0x07); // TX - 4815419 to 4815561
writeRegister(0x00, 0xFF); // CS0 - 4822285 to 4822428
writeRegister(0x01, 0xFF); // CS1 - 4822435 to 4822576
writeRegister(0x16, 0xC0); // FIFO CTRL - 4822588 to 4822723
writeRegister(0x40, 0x13); // TX Buffer - 4822737 to 4822871
writeRegister(0x41, 0x0E); // TX Buffer - 4822885 to 4823021
writeRegister(0x44, 0x23); // TX Buffer - 4823033 to 4823169
writeRegister(0x45, 0x11); // TX Buffer - 4823182 to 4823316
writeRegister(0x46, 0x13); // TX Buffer - 4823330 to 4823465
writeRegister(0x04, 0x07); // TX - 4823479 to 4823613
writeRegister(0x00, 0xFF); // CS0 - 4830260 to 4830396
writeRegister(0x01, 0xFF); // CS1 - 4830410 to 4830550
writeRegister(0x16, 0xC0); // FIFO CTRL - 4830560 to 4830699
writeRegister(0x40, 0x13); // TX Buffer - 4830709 to 4830851
writeRegister(0x41, 0x0E); // TX Buffer - 4830857 to 4830995
writeRegister(0x44, 0x23); // TX Buffer - 4831005 to 4831147
writeRegister(0x45, 0x11); // TX Buffer - 4831154 to 4831296
writeRegister(0x46, 0x13); // TX Buffer - 4831302 to 4831442
writeRegister(0x04, 0x07); // TX - 4831451 to 4831593
writeRegister(0x00, 0xFF); // CS0 - 4838232 to 4838373
writeRegister(0x01, 0xFF); // CS1 - 4838382 to 4838522
writeRegister(0x16, 0xC0); // FIFO CTRL - 4838536 to 4838671
writeRegister(0x40, 0x13); // TX Buffer - 4838684 to 4838820
writeRegister(0x41, 0x0E); // TX Buffer - 4838832 to 4838967
writeRegister(0x44, 0x23); // TX Buffer - 4838981 to 4839115
writeRegister(0x45, 0x11); // TX Buffer - 4839129 to 4839265
writeRegister(0x46, 0x13); // TX Buffer - 4839278 to 4839414
writeRegister(0x04, 0x07); // TX - 4839427 to 4839562
writeRegister(0x00, 0xFF); // CS0 - 4846289 to 4846430
writeRegister(0x01, 0xFF); // CS1 - 4846442 to 4846586
writeRegister(0x16, 0xC0); // FIFO CTRL - 4846593 to 4846731
writeRegister(0x40, 0x13); // TX Buffer - 4846741 to 4846883
writeRegister(0x41, 0x0E); // TX Buffer - 4846889 to 4847030
writeRegister(0x44, 0x23); // TX Buffer - 4847038 to 4847180
writeRegister(0x45, 0x11); // TX Buffer - 4847186 to 4847328
writeRegister(0x46, 0x13); // TX Buffer - 4847334 to 4847477
writeRegister(0x04, 0x07); // TX - 4847483 to 4847625
writeRegister(0x00, 0xFF); // CS0 - 4854264 to 4854405
writeRegister(0x01, 0xFF); // CS1 - 4854414 to 4854554
writeRegister(0x16, 0xC0); // FIFO CTRL - 4854568 to 4854703
writeRegister(0x40, 0x13); // TX Buffer - 4854717 to 4854852
writeRegister(0x41, 0x0E); // TX Buffer - 4854865 to 4854999
writeRegister(0x44, 0x23); // TX Buffer - 4855013 to 4855149
writeRegister(0x45, 0x11); // TX Buffer - 4855161 to 4855296
writeRegister(0x46, 0x13); // TX Buffer - 4855310 to 4855445
writeRegister(0x04, 0x07); // TX - 4855459 to 4855593
writeRegister(0x00, 0xFF); // CS0 - 4862240 to 4862377
writeRegister(0x01, 0xFF); // CS1 - 4862390 to 4862531
writeRegister(0x16, 0xC0); // FIFO CTRL - 4862540 to 4862678
writeRegister(0x40, 0x13); // TX Buffer - 4862689 to 4862826
writeRegister(0x41, 0x0E); // TX Buffer - 4862837 to 4862975
writeRegister(0x44, 0x23); // TX Buffer - 4862985 to 4863123
writeRegister(0x45, 0x11); // TX Buffer - 4863133 to 4863273
writeRegister(0x46, 0x13); // TX Buffer - 4863282 to 4863422
writeRegister(0x04, 0x07); // TX - 4863431 to 4863570
writeRegister(0x00, 0xFF); // CS0 - 4870212 to 4870351
writeRegister(0x01, 0xFF); // CS1 - 4870365 to 4870503
writeRegister(0x16, 0xC0); // FIFO CTRL - 4870516 to 4870650
writeRegister(0x40, 0x13); // TX Buffer - 4870664 to 4870798
writeRegister(0x41, 0x0E); // TX Buffer - 4870812 to 4870947
writeRegister(0x44, 0x23); // TX Buffer - 4870960 to 4871095
writeRegister(0x45, 0x11); // TX Buffer - 4871109 to 4871245
writeRegister(0x46, 0x13); // TX Buffer - 4871257 to 4871394
writeRegister(0x04, 0x07); // TX - 4871406 to 4871542
writeRegister(0x00, 0xFF); // CS0 - 4878272 to 4878408
writeRegister(0x01, 0xFF); // CS1 - 4878422 to 4878562
writeRegister(0x16, 0xC0); // FIFO CTRL - 4878572 to 4878712
writeRegister(0x40, 0x13); // TX Buffer - 4878721 to 4878858
writeRegister(0x41, 0x0E); // TX Buffer - 4878869 to 4879007
writeRegister(0x44, 0x23); // TX Buffer - 4879017 to 4879155
writeRegister(0x45, 0x11); // TX Buffer - 4879166 to 4879305
writeRegister(0x46, 0x13); // TX Buffer - 4879314 to 4879454
writeRegister(0x04, 0x07); // TX - 4879463 to 4879602
writeRegister(0x00, 0xFF); // CS0 - 4886244 to 4886385
writeRegister(0x01, 0xFF); // CS1 - 4886397 to 4886534
writeRegister(0x16, 0xC0); // FIFO CTRL - 4886548 to 4886684
writeRegister(0x40, 0x13); // TX Buffer - 4886696 to 4886832
writeRegister(0x41, 0x0E); // TX Buffer - 4886844 to 4886979
writeRegister(0x44, 0x23); // TX Buffer - 4886993 to 4887127
writeRegister(0x45, 0x11); // TX Buffer - 4887141 to 4887277
writeRegister(0x46, 0x13); // TX Buffer - 4887290 to 4887426
writeRegister(0x04, 0x07); // TX - 4887439 to 4887574
writeRegister(0x00, 0xFF); // CS0 - 4894220 to 4894363
writeRegister(0x01, 0xFF); // CS1 - 4894369 to 4894511
writeRegister(0x16, 0xC0); // FIFO CTRL - 4894523 to 4894658
writeRegister(0x40, 0x13); // TX Buffer - 4894672 to 4894807
writeRegister(0x41, 0x0E); // TX Buffer - 4894820 to 4894954
writeRegister(0x44, 0x23); // TX Buffer - 4894968 to 4895104
writeRegister(0x45, 0x11); // TX Buffer - 4895117 to 4895251
writeRegister(0x46, 0x13); // TX Buffer - 4895265 to 4895400
writeRegister(0x04, 0x07); // TX - 4895414 to 4895548
writeRegister(0x00, 0xFF); // CS0 - 4902276 to 4902417
writeRegister(0x01, 0xFF); // CS1 - 4902430 to 4902566
writeRegister(0x16, 0xC0); // FIFO CTRL - 4902580 to 4902715
writeRegister(0x40, 0x13); // TX Buffer - 4902729 to 4902864
writeRegister(0x41, 0x0E); // TX Buffer - 4902876 to 4903011
writeRegister(0x44, 0x23); // TX Buffer - 4903025 to 4903161
writeRegister(0x45, 0x11); // TX Buffer - 4903173 to 4903308
writeRegister(0x46, 0x13); // TX Buffer - 4903322 to 4903458
writeRegister(0x04, 0x07); // TX - 4903471 to 4903606
writeRegister(0x00, 0xFF); // CS0 - 4910252 to 4910395
writeRegister(0x01, 0xFF); // CS1 - 4910402 to 4910543
writeRegister(0x16, 0xC0); // FIFO CTRL - 4910556 to 4910690
writeRegister(0x40, 0x13); // TX Buffer - 4910704 to 4910838
writeRegister(0x41, 0x0E); // TX Buffer - 4910849 to 4910987
writeRegister(0x44, 0x23); // TX Buffer - 4910997 to 4911135
writeRegister(0x45, 0x11); // TX Buffer - 4911145 to 4911285
writeRegister(0x46, 0x13); // TX Buffer - 4911294 to 4911432
writeRegister(0x04, 0x07); // TX - 4911446 to 4911580
writeRegister(0x00, 0xFF); // CS0 - 4918224 to 4918363
writeRegister(0x01, 0xFF); // CS1 - 4918377 to 4918521
writeRegister(0x16, 0xC0); // FIFO CTRL - 4918528 to 4918666
writeRegister(0x40, 0x13); // TX Buffer - 4918676 to 4918810
writeRegister(0x41, 0x0E); // TX Buffer - 4918824 to 4918959
writeRegister(0x44, 0x23); // TX Buffer - 4918972 to 4919107
writeRegister(0x45, 0x11); // TX Buffer - 4919121 to 4919257
writeRegister(0x46, 0x13); // TX Buffer - 4919269 to 4919412
writeRegister(0x04, 0x07); // TX - 4919418 to 4919552
writeRegister(0x00, 0xFF); // CS0 - 4926284 to 4926420
writeRegister(0x01, 0xFF); // CS1 - 4926434 to 4926575
writeRegister(0x16, 0xC0); // FIFO CTRL - 4926588 to 4926722
writeRegister(0x40, 0x13); // TX Buffer - 4926736 to 4926870
writeRegister(0x41, 0x0E); // TX Buffer - 4926881 to 4927019
writeRegister(0x44, 0x23); // TX Buffer - 4927029 to 4927167
writeRegister(0x45, 0x11); // TX Buffer - 4927178 to 4927317
writeRegister(0x46, 0x13); // TX Buffer - 4927326 to 4927466
writeRegister(0x04, 0x07); // TX - 4927478 to 4927614
writeRegister(0x00, 0xFF); // CS0 - 4934256 to 4934397
writeRegister(0x01, 0xFF); // CS1 - 4934409 to 4934553
writeRegister(0x16, 0xC0); // FIFO CTRL - 4934560 to 4934702
writeRegister(0x40, 0x13); // TX Buffer - 4934708 to 4934842
writeRegister(0x41, 0x0E); // TX Buffer - 4934856 to 4934991
writeRegister(0x44, 0x23); // TX Buffer - 4935005 to 4935139
writeRegister(0x45, 0x11); // TX Buffer - 4935153 to 4935289
writeRegister(0x46, 0x13); // TX Buffer - 4935302 to 4935444
writeRegister(0x04, 0x07); // TX - 4935450 to 4935586
writeRegister(0x00, 0xFF); // CS0 - 4942231 to 4942371
writeRegister(0x01, 0xFF); // CS1 - 4942381 to 4942521
writeRegister(0x16, 0xC0); // FIFO CTRL - 4942535 to 4942670
writeRegister(0x40, 0x13); // TX Buffer - 4942684 to 4942819
writeRegister(0x41, 0x0E); // TX Buffer - 4942832 to 4942966
writeRegister(0x44, 0x23); // TX Buffer - 4942980 to 4943116
writeRegister(0x45, 0x11); // TX Buffer - 4943129 to 4943263
writeRegister(0x46, 0x13); // TX Buffer - 4943277 to 4943412
writeRegister(0x04, 0x07); // TX - 4943426 to 4943560
writeRegister(0x00, 0xFF); // CS0 - 4950288 to 4950429
writeRegister(0x01, 0xFF); // CS1 - 4950442 to 4950578
writeRegister(0x16, 0xC0); // FIFO CTRL - 4950592 to 4950727
writeRegister(0x40, 0x13); // TX Buffer - 4950740 to 4950876
writeRegister(0x41, 0x0E); // TX Buffer - 4950888 to 4951023
writeRegister(0x44, 0x23); // TX Buffer - 4951037 to 4951173
writeRegister(0x45, 0x11); // TX Buffer - 4951185 to 4951321
writeRegister(0x46, 0x13); // TX Buffer - 4951334 to 4951470
writeRegister(0x04, 0x07); // TX - 4951483 to 4951618
writeRegister(0x00, 0xFF); // CS0 - 4958264 to 4958407
writeRegister(0x01, 0xFF); // CS1 - 4958414 to 4958555
writeRegister(0x16, 0xC0); // FIFO CTRL - 4958567 to 4958702
writeRegister(0x40, 0x13); // TX Buffer - 4958716 to 4958850
writeRegister(0x41, 0x0E); // TX Buffer - 4958864 to 4958999
writeRegister(0x44, 0x23); // TX Buffer - 4959012 to 4959148
writeRegister(0x45, 0x11); // TX Buffer - 4959161 to 4959295
writeRegister(0x46, 0x13); // TX Buffer - 4959309 to 4959444
writeRegister(0x04, 0x07); // TX - 4959458 to 4959592
writeRegister(0x00, 0xFF); // CS0 - 4966239 to 4966375
writeRegister(0x01, 0xFF); // CS1 - 4966389 to 4966529
writeRegister(0x16, 0xC0); // FIFO CTRL - 4966539 to 4966678
writeRegister(0x40, 0x13); // TX Buffer - 4966688 to 4966830
writeRegister(0x41, 0x0E); // TX Buffer - 4966836 to 4966974
writeRegister(0x44, 0x23); // TX Buffer - 4966984 to 4967125
writeRegister(0x45, 0x11); // TX Buffer - 4967133 to 4967275
writeRegister(0x46, 0x13); // TX Buffer - 4967281 to 4967421
writeRegister(0x04, 0x07); // TX - 4967430 to 4967572
writeRegister(0x00, 0xFF); // CS0 - 4974296 to 4974440
writeRegister(0x01, 0xFF); // CS1 - 4974446 to 4974587
writeRegister(0x16, 0xC0); // FIFO CTRL - 4974600 to 4974734
writeRegister(0x40, 0x13); // TX Buffer - 4974748 to 4974882
writeRegister(0x41, 0x0E); // TX Buffer - 4974896 to 4975031
writeRegister(0x44, 0x23); // TX Buffer - 4975045 to 4975179
writeRegister(0x45, 0x11); // TX Buffer - 4975193 to 4975329
writeRegister(0x46, 0x13); // TX Buffer - 4975341 to 4975478
writeRegister(0x04, 0x07); // TX - 4975490 to 4975626
writeRegister(0x00, 0xFF); // CS0 - 4982268 to 4982409
writeRegister(0x01, 0xFF); // CS1 - 4982421 to 4982565
writeRegister(0x16, 0xC0); // FIFO CTRL - 4982572 to 4982710
writeRegister(0x40, 0x13); // TX Buffer - 4982720 to 4982862
writeRegister(0x41, 0x0E); // TX Buffer - 4982868 to 4983009
writeRegister(0x44, 0x23); // TX Buffer - 4983017 to 4983159
writeRegister(0x45, 0x11); // TX Buffer - 4983165 to 4983307
writeRegister(0x46, 0x13); // TX Buffer - 4983313 to 4983456
writeRegister(0x04, 0x07); // TX - 4983462 to 4983604
writeRegister(0x00, 0xFF); // CS0 - 4990243 to 4990384
writeRegister(0x01, 0xFF); // CS1 - 4990393 to 4990533
writeRegister(0x16, 0xC0); // FIFO CTRL - 4990547 to 4990682
writeRegister(0x40, 0x13); // TX Buffer - 4990696 to 4990831
writeRegister(0x41, 0x0E); // TX Buffer - 4990844 to 4990978
writeRegister(0x44, 0x23); // TX Buffer - 4990992 to 4991128
writeRegister(0x45, 0x11); // TX Buffer - 4991140 to 4991275
writeRegister(0x46, 0x13); // TX Buffer - 4991289 to 4991424
writeRegister(0x04, 0x07); // TX - 4991438 to 4991572
writeRegister(0x00, 0xFF); // CS0 - 4998300 to 4998441
writeRegister(0x01, 0xFF); // CS1 - 4998454 to 4998598
writeRegister(0x16, 0xC0); // FIFO CTRL - 4998604 to 4998742
writeRegister(0x40, 0x13); // TX Buffer - 4998752 to 4998888
writeRegister(0x41, 0x0E); // TX Buffer - 4998900 to 4999035
writeRegister(0x44, 0x23); // TX Buffer - 4999049 to 4999183
writeRegister(0x45, 0x11); // TX Buffer - 4999197 to 4999333
writeRegister(0x46, 0x13); // TX Buffer - 4999346 to 4999488
writeRegister(0x04, 0x07); // TX - 4999495 to 4999630
writeRegister(0x00, 0xFF); // CS0 - 5006276 to 5006415
writeRegister(0x01, 0xFF); // CS1 - 5006426 to 5006567
writeRegister(0x16, 0xC0); // FIFO CTRL - 5006579 to 5006714
writeRegister(0x40, 0x13); // TX Buffer - 5006728 to 5006863
writeRegister(0x41, 0x0E); // TX Buffer - 5006876 to 5007010
writeRegister(0x44, 0x23); // TX Buffer - 5007024 to 5007160
writeRegister(0x45, 0x11); // TX Buffer - 5007173 to 5007307
writeRegister(0x46, 0x13); // TX Buffer - 5007321 to 5007456
writeRegister(0x04, 0x07); // TX - 5007470 to 5007604
writeRegister(0x00, 0xFF); // CS0 - 5014251 to 5014387
writeRegister(0x01, 0xFF); // CS1 - 5014401 to 5014541
writeRegister(0x16, 0xC0); // FIFO CTRL - 5014551 to 5014691
writeRegister(0x40, 0x13); // TX Buffer - 5014700 to 5014837
writeRegister(0x41, 0x0E); // TX Buffer - 5014848 to 5014986
writeRegister(0x44, 0x23); // TX Buffer - 5014996 to 5015134
writeRegister(0x45, 0x11); // TX Buffer - 5015145 to 5015284
writeRegister(0x46, 0x13); // TX Buffer - 5015293 to 5015433
writeRegister(0x04, 0x07); // TX - 5015442 to 5015581
writeRegister(0x00, 0xFF); // CS0 - 5022223 to 5022364
writeRegister(0x01, 0xFF); // CS1 - 5022376 to 5022513
writeRegister(0x16, 0xC0); // FIFO CTRL - 5022527 to 5022662
writeRegister(0x40, 0x13); // TX Buffer - 5022675 to 5022811
writeRegister(0x41, 0x0E); // TX Buffer - 5022823 to 5022958
writeRegister(0x44, 0x23); // TX Buffer - 5022972 to 5023106
writeRegister(0x45, 0x11); // TX Buffer - 5023120 to 5023256
writeRegister(0x46, 0x13); // TX Buffer - 5023269 to 5023405
writeRegister(0x04, 0x07); // TX - 5023418 to 5023553
writeRegister(0x00, 0xFF); // CS0 - 5030283 to 5030419
writeRegister(0x01, 0xFF); // CS1 - 5030433 to 5030573
writeRegister(0x16, 0xC0); // FIFO CTRL - 5030584 to 5030722
writeRegister(0x40, 0x13); // TX Buffer - 5030732 to 5030874
writeRegister(0x41, 0x0E); // TX Buffer - 5030880 to 5031018
writeRegister(0x44, 0x23); // TX Buffer - 5031028 to 5031171
writeRegister(0x45, 0x11); // TX Buffer - 5031177 to 5031319
writeRegister(0x46, 0x13); // TX Buffer - 5031325 to 5031465
writeRegister(0x04, 0x07); // TX - 5031474 to 5031616
writeRegister(0x00, 0xFF); // CS0 - 5038255 to 5038396
writeRegister(0x01, 0xFF); // CS1 - 5038409 to 5038545
writeRegister(0x16, 0xC0); // FIFO CTRL - 5038559 to 5038694
writeRegister(0x40, 0x13); // TX Buffer - 5038708 to 5038843
writeRegister(0x41, 0x0E); // TX Buffer - 5038855 to 5038990
writeRegister(0x44, 0x23); // TX Buffer - 5039004 to 5039140
writeRegister(0x45, 0x11); // TX Buffer - 5039152 to 5039287
writeRegister(0x46, 0x13); // TX Buffer - 5039301 to 5039437
writeRegister(0x04, 0x07); // TX - 5039450 to 5039585
writeRegister(0x00, 0xFF); // CS0 - 5046231 to 5046374
writeRegister(0x01, 0xFF); // CS1 - 5046381 to 5046522
writeRegister(0x16, 0xC0); // FIFO CTRL - 5046535 to 5046669
writeRegister(0x40, 0x13); // TX Buffer - 5046683 to 5046817
writeRegister(0x41, 0x0E); // TX Buffer - 5046828 to 5046966
writeRegister(0x44, 0x23); // TX Buffer - 5046976 to 5047114
writeRegister(0x45, 0x11); // TX Buffer - 5047124 to 5047264
writeRegister(0x46, 0x13); // TX Buffer - 5047273 to 5047411
writeRegister(0x04, 0x07); // TX - 5047425 to 5047559
writeRegister(0x00, 0xFF); // CS0 - 5054288 to 5054427
writeRegister(0x01, 0xFF); // CS1 - 5054437 to 5054579
writeRegister(0x16, 0xC0); // FIFO CTRL - 5054591 to 5054726
writeRegister(0x40, 0x13); // TX Buffer - 5054740 to 5054875
writeRegister(0x41, 0x0E); // TX Buffer - 5054888 to 5055022
writeRegister(0x44, 0x23); // TX Buffer - 5055036 to 5055172
writeRegister(0x45, 0x11); // TX Buffer - 5055185 to 5055319
writeRegister(0x46, 0x13); // TX Buffer - 5055333 to 5055468
writeRegister(0x04, 0x07); // TX - 5055482 to 5055616
writeRegister(0x00, 0xFF); // CS0 - 5062263 to 5062399
writeRegister(0x01, 0xFF); // CS1 - 5062413 to 5062554
writeRegister(0x16, 0xC0); // FIFO CTRL - 5062567 to 5062701
writeRegister(0x40, 0x13); // TX Buffer - 5062715 to 5062849
writeRegister(0x41, 0x0E); // TX Buffer - 5062860 to 5062998
writeRegister(0x44, 0x23); // TX Buffer - 5063008 to 5063146
writeRegister(0x45, 0x11); // TX Buffer - 5063157 to 5063296
writeRegister(0x46, 0x13); // TX Buffer - 5063305 to 5063445
writeRegister(0x04, 0x07); // TX - 5063457 to 5063593
writeRegister(0x00, 0xFF); // CS0 - 5070235 to 5070376
writeRegister(0x01, 0xFF); // CS1 - 5070388 to 5070531
writeRegister(0x16, 0xC0); // FIFO CTRL - 5070539 to 5070681
writeRegister(0x40, 0x13); // TX Buffer - 5070687 to 5070821
writeRegister(0x41, 0x0E); // TX Buffer - 5070835 to 5070970
writeRegister(0x44, 0x23); // TX Buffer - 5070984 to 5071118
writeRegister(0x45, 0x11); // TX Buffer - 5071132 to 5071268
writeRegister(0x46, 0x13); // TX Buffer - 5071281 to 5071423
writeRegister(0x04, 0x07); // TX - 5071429 to 5071565
writeRegister(0x00, 0xFF); // CS0 - 5078295 to 5078431
writeRegister(0x01, 0xFF); // CS1 - 5078445 to 5078585
writeRegister(0x16, 0xC0); // FIFO CTRL - 5078596 to 5078734
writeRegister(0x40, 0x13); // TX Buffer - 5078744 to 5078883
writeRegister(0x41, 0x0E); // TX Buffer - 5078892 to 5079030
writeRegister(0x44, 0x23); // TX Buffer - 5079040 to 5079180
writeRegister(0x45, 0x11); // TX Buffer - 5079189 to 5079328
writeRegister(0x46, 0x13); // TX Buffer - 5079337 to 5079477
writeRegister(0x04, 0x07); // TX - 5079486 to 5079625
writeRegister(0x00, 0xFF); // CS0 - 5086267 to 5086408
writeRegister(0x01, 0xFF); // CS1 - 5086421 to 5086557
writeRegister(0x16, 0xC0); // FIFO CTRL - 5086571 to 5086706
writeRegister(0x40, 0x13); // TX Buffer - 5086719 to 5086855
writeRegister(0x41, 0x0E); // TX Buffer - 5086867 to 5087002
writeRegister(0x44, 0x23); // TX Buffer - 5087016 to 5087152
writeRegister(0x45, 0x11); // TX Buffer - 5087164 to 5087300
writeRegister(0x46, 0x13); // TX Buffer - 5087313 to 5087449
writeRegister(0x04, 0x07); // TX - 5087462 to 5087597
writeRegister(0x00, 0xFF); // CS0 - 5094243 to 5094386
writeRegister(0x01, 0xFF); // CS1 - 5094393 to 5094534
writeRegister(0x16, 0xC0); // FIFO CTRL - 5094546 to 5094681
writeRegister(0x40, 0x13); // TX Buffer - 5094695 to 5094829
writeRegister(0x41, 0x0E); // TX Buffer - 5094843 to 5094978
writeRegister(0x44, 0x23); // TX Buffer - 5094991 to 5095127
writeRegister(0x45, 0x11); // TX Buffer - 5095140 to 5095274
writeRegister(0x46, 0x13); // TX Buffer - 5095288 to 5095423
writeRegister(0x04, 0x07); // TX - 5095437 to 5095571
writeRegister(0x00, 0xFF); // CS0 - 5102299 to 5102439
writeRegister(0x01, 0xFF); // CS1 - 5102453 to 5102589
writeRegister(0x16, 0xC0); // FIFO CTRL - 5102603 to 5102738
writeRegister(0x40, 0x13); // TX Buffer - 5102752 to 5102887
writeRegister(0x41, 0x0E); // TX Buffer - 5102900 to 5103034
writeRegister(0x44, 0x23); // TX Buffer - 5103048 to 5103184
writeRegister(0x45, 0x11); // TX Buffer - 5103197 to 5103331
writeRegister(0x46, 0x13); // TX Buffer - 5103345 to 5103480
writeRegister(0x04, 0x07); // TX - 5103494 to 5103628
writeRegister(0x00, 0xFF); // CS0 - 5110275 to 5110419
writeRegister(0x01, 0xFF); // CS1 - 5110425 to 5110566
writeRegister(0x16, 0xC0); // FIFO CTRL - 5110579 to 5110713
writeRegister(0x40, 0x13); // TX Buffer - 5110727 to 5110861
writeRegister(0x41, 0x0E); // TX Buffer - 5110875 to 5111010
writeRegister(0x44, 0x23); // TX Buffer - 5111024 to 5111158
writeRegister(0x45, 0x11); // TX Buffer - 5111172 to 5111308
writeRegister(0x46, 0x13); // TX Buffer - 5111320 to 5111457
writeRegister(0x04, 0x07); // TX - 5111469 to 5111605
writeRegister(0x00, 0xFF); // CS0 - 5118247 to 5118388
writeRegister(0x01, 0xFF); // CS1 - 5118400 to 5118544
writeRegister(0x16, 0xC0); // FIFO CTRL - 5118551 to 5118689
writeRegister(0x40, 0x13); // TX Buffer - 5118699 to 5118841
writeRegister(0x41, 0x0E); // TX Buffer - 5118847 to 5118988
writeRegister(0x44, 0x23); // TX Buffer - 5118996 to 5119138
writeRegister(0x45, 0x11); // TX Buffer - 5119144 to 5119286
writeRegister(0x46, 0x13); // TX Buffer - 5119292 to 5119435
writeRegister(0x04, 0x07); // TX - 5119441 to 5119583
writeRegister(0x00, 0xFF); // CS0 - 5126307 to 5126451
writeRegister(0x01, 0xFF); // CS1 - 5126457 to 5126597
writeRegister(0x16, 0xC0); // FIFO CTRL - 5126611 to 5126746
writeRegister(0x40, 0x13); // TX Buffer - 5126759 to 5126895
writeRegister(0x41, 0x0E); // TX Buffer - 5126904 to 5127042
writeRegister(0x44, 0x23); // TX Buffer - 5127052 to 5127190
writeRegister(0x45, 0x11); // TX Buffer - 5127201 to 5127340
writeRegister(0x46, 0x13); // TX Buffer - 5127349 to 5127489
writeRegister(0x04, 0x07); // TX - 5127502 to 5127637
writeRegister(0x00, 0xFF); // CS0 - 5134279 to 5134420
writeRegister(0x01, 0xFF); // CS1 - 5134433 to 5134577
writeRegister(0x16, 0xC0); // FIFO CTRL - 5134583 to 5134721
writeRegister(0x40, 0x13); // TX Buffer - 5134731 to 5134867
writeRegister(0x41, 0x0E); // TX Buffer - 5134879 to 5135014
writeRegister(0x44, 0x23); // TX Buffer - 5135028 to 5135164
writeRegister(0x45, 0x11); // TX Buffer - 5135176 to 5135312
writeRegister(0x46, 0x13); // TX Buffer - 5135325 to 5135467
writeRegister(0x04, 0x07); // TX - 5135474 to 5135609
writeRegister(0x00, 0xFF); // CS0 - 5142255 to 5142394
writeRegister(0x01, 0xFF); // CS1 - 5142405 to 5142546
writeRegister(0x16, 0xC0); // FIFO CTRL - 5142558 to 5142693
writeRegister(0x40, 0x13); // TX Buffer - 5142707 to 5142841
writeRegister(0x41, 0x0E); // TX Buffer - 5142855 to 5142991
writeRegister(0x44, 0x23); // TX Buffer - 5143003 to 5143139
writeRegister(0x45, 0x11); // TX Buffer - 5143152 to 5143286
writeRegister(0x46, 0x13); // TX Buffer - 5143300 to 5143435
writeRegister(0x04, 0x07); // TX - 5143449 to 5143583
writeRegister(0x00, 0xFF); // CS0 - 5150311 to 5150452
writeRegister(0x01, 0xFF); // CS1 - 5150465 to 5150609
writeRegister(0x16, 0xC0); // FIFO CTRL - 5150615 to 5150756
writeRegister(0x40, 0x13); // TX Buffer - 5150764 to 5150899
writeRegister(0x41, 0x0E); // TX Buffer - 5150912 to 5151046
writeRegister(0x44, 0x23); // TX Buffer - 5151060 to 5151196
writeRegister(0x45, 0x11); // TX Buffer - 5151208 to 5151343
writeRegister(0x46, 0x13); // TX Buffer - 5151357 to 5151500
writeRegister(0x04, 0x07); // TX - 5151506 to 5151640
writeRegister(0x00, 0xFF); // CS0 - 5158287 to 5158426
writeRegister(0x01, 0xFF); // CS1 - 5158437 to 5158578
writeRegister(0x16, 0xC0); // FIFO CTRL - 5158591 to 5158725
writeRegister(0x40, 0x13); // TX Buffer - 5158739 to 5158873
writeRegister(0x41, 0x0E); // TX Buffer - 5158887 to 5159022
writeRegister(0x44, 0x23); // TX Buffer - 5159035 to 5159170
writeRegister(0x45, 0x11); // TX Buffer - 5159184 to 5159320
writeRegister(0x46, 0x13); // TX Buffer - 5159332 to 5159469
writeRegister(0x04, 0x07); // TX - 5159481 to 5159617
writeRegister(0x00, 0xFF); // CS0 - 5166262 to 5166400
writeRegister(0x01, 0xFF); // CS1 - 5166412 to 5166552
writeRegister(0x16, 0xC0); // FIFO CTRL - 5166563 to 5166701
writeRegister(0x40, 0x13); // TX Buffer - 5166711 to 5166853
writeRegister(0x41, 0x0E); // TX Buffer - 5166859 to 5166997
writeRegister(0x44, 0x23); // TX Buffer - 5167007 to 5167150
writeRegister(0x45, 0x11); // TX Buffer - 5167156 to 5167298
writeRegister(0x46, 0x13); // TX Buffer - 5167304 to 5167444
writeRegister(0x04, 0x07); // TX - 5167453 to 5167595
writeRegister(0x00, 0xFF); // CS0 - 5174234 to 5174375
writeRegister(0x01, 0xFF); // CS1 - 5174388 to 5174524
writeRegister(0x16, 0xC0); // FIFO CTRL - 5174538 to 5174673
writeRegister(0x40, 0x13); // TX Buffer - 5174687 to 5174822
writeRegister(0x41, 0x0E); // TX Buffer - 5174835 to 5174969
writeRegister(0x44, 0x23); // TX Buffer - 5174983 to 5175119
writeRegister(0x45, 0x11); // TX Buffer - 5175131 to 5175266
writeRegister(0x46, 0x13); // TX Buffer - 5175280 to 5175415
writeRegister(0x04, 0x07); // TX - 5175429 to 5175564
writeRegister(0x00, 0xFF); // CS0 - 5182295 to 5182432
writeRegister(0x01, 0xFF); // CS1 - 5182444 to 5182586
writeRegister(0x16, 0xC0); // FIFO CTRL - 5182595 to 5182733
writeRegister(0x40, 0x13); // TX Buffer - 5182743 to 5182885
writeRegister(0x41, 0x0E); // TX Buffer - 5182891 to 5183029
writeRegister(0x44, 0x23); // TX Buffer - 5183040 to 5183182
writeRegister(0x45, 0x11); // TX Buffer - 5183188 to 5183330
writeRegister(0x46, 0x13); // TX Buffer - 5183337 to 5183475
writeRegister(0x04, 0x07); // TX - 5183486 to 5183627
writeRegister(0x00, 0xFF); // CS0 - 5190267 to 5190406
writeRegister(0x01, 0xFF); // CS1 - 5190416 to 5190558
writeRegister(0x16, 0xC0); // FIFO CTRL - 5190570 to 5190705
writeRegister(0x40, 0x13); // TX Buffer - 5190719 to 5190854
writeRegister(0x41, 0x0E); // TX Buffer - 5190867 to 5191001
writeRegister(0x44, 0x23); // TX Buffer - 5191015 to 5191151
writeRegister(0x45, 0x11); // TX Buffer - 5191164 to 5191298
writeRegister(0x46, 0x13); // TX Buffer - 5191312 to 5191447
writeRegister(0x04, 0x07); // TX - 5191461 to 5191595
writeRegister(0x00, 0xFF); // CS0 - 5198242 to 5198378
writeRegister(0x01, 0xFF); // CS1 - 5198392 to 5198533
writeRegister(0x16, 0xC0); // FIFO CTRL - 5198546 to 5198680
writeRegister(0x40, 0x13); // TX Buffer - 5198694 to 5198828
writeRegister(0x41, 0x0E); // TX Buffer - 5198839 to 5198977
writeRegister(0x44, 0x23); // TX Buffer - 5198987 to 5199125
writeRegister(0x45, 0x11); // TX Buffer - 5199136 to 5199275
writeRegister(0x46, 0x13); // TX Buffer - 5199284 to 5199424
writeRegister(0x04, 0x07); // TX - 5199436 to 5199572
writeRegister(0x00, 0xFF); // CS0 - 5206299 to 5206438
writeRegister(0x01, 0xFF); // CS1 - 5206449 to 5206590
writeRegister(0x16, 0xC0); // FIFO CTRL - 5206603 to 5206737
writeRegister(0x40, 0x13); // TX Buffer - 5206751 to 5206885
writeRegister(0x41, 0x0E); // TX Buffer - 5206899 to 5207034
writeRegister(0x44, 0x23); // TX Buffer - 5207047 to 5207182
writeRegister(0x45, 0x11); // TX Buffer - 5207196 to 5207332
writeRegister(0x46, 0x13); // TX Buffer - 5207344 to 5207479
writeRegister(0x04, 0x07); // TX - 5207493 to 5207627
writeRegister(0x00, 0xFF); // CS0 - 5214274 to 5214410
writeRegister(0x01, 0xFF); // CS1 - 5214424 to 5214564
writeRegister(0x16, 0xC0); // FIFO CTRL - 5214575 to 5214713
writeRegister(0x40, 0x13); // TX Buffer - 5214723 to 5214862
writeRegister(0x41, 0x0E); // TX Buffer - 5214871 to 5215009
writeRegister(0x44, 0x23); // TX Buffer - 5215019 to 5215159
writeRegister(0x45, 0x11); // TX Buffer - 5215168 to 5215307
writeRegister(0x46, 0x13); // TX Buffer - 5215316 to 5215456
writeRegister(0x04, 0x07); // TX - 5215465 to 5215604
writeRegister(0x00, 0xFF); // CS0 - 5222246 to 5222387
writeRegister(0x01, 0xFF); // CS1 - 5222400 to 5222536
writeRegister(0x16, 0xC0); // FIFO CTRL - 5222550 to 5222685
writeRegister(0x40, 0x13); // TX Buffer - 5222698 to 5222834
writeRegister(0x41, 0x0E); // TX Buffer - 5222846 to 5222981
writeRegister(0x44, 0x23); // TX Buffer - 5222995 to 5223131
writeRegister(0x45, 0x11); // TX Buffer - 5223143 to 5223279
writeRegister(0x46, 0x13); // TX Buffer - 5223292 to 5223428
writeRegister(0x04, 0x07); // TX - 5223441 to 5223576
writeRegister(0x00, 0xFF); // CS0 - 5230306 to 5230444
writeRegister(0x01, 0xFF); // CS1 - 5230456 to 5230596
writeRegister(0x16, 0xC0); // FIFO CTRL - 5230607 to 5230745
writeRegister(0x40, 0x13); // TX Buffer - 5230755 to 5230894
writeRegister(0x41, 0x0E); // TX Buffer - 5230903 to 5231041
writeRegister(0x44, 0x23); // TX Buffer - 5231052 to 5231191
writeRegister(0x45, 0x11); // TX Buffer - 5231200 to 5231338
writeRegister(0x46, 0x13); // TX Buffer - 5231349 to 5231487
writeRegister(0x04, 0x07); // TX - 5231497 to 5231635
writeRegister(0x00, 0xFF); // CS0 - 5238278 to 5238418
writeRegister(0x01, 0xFF); // CS1 - 5238432 to 5238570
writeRegister(0x16, 0xC0); // FIFO CTRL - 5238582 to 5238717
writeRegister(0x40, 0x13); // TX Buffer - 5238731 to 5238866
writeRegister(0x41, 0x0E); // TX Buffer - 5238879 to 5239013
writeRegister(0x44, 0x23); // TX Buffer - 5239027 to 5239163
writeRegister(0x45, 0x11); // TX Buffer - 5239176 to 5239310
writeRegister(0x46, 0x13); // TX Buffer - 5239324 to 5239459
writeRegister(0x04, 0x07); // TX - 5239473 to 5239607
writeRegister(0x00, 0xFF); // CS0 - 5246254 to 5246398
writeRegister(0x01, 0xFF); // CS1 - 5246404 to 5246545
writeRegister(0x16, 0xC0); // FIFO CTRL - 5246558 to 5246692
writeRegister(0x40, 0x13); // TX Buffer - 5246706 to 5246840
writeRegister(0x41, 0x0E); // TX Buffer - 5246854 to 5246989
writeRegister(0x44, 0x23); // TX Buffer - 5247003 to 5247137
writeRegister(0x45, 0x11); // TX Buffer - 5247151 to 5247287
writeRegister(0x46, 0x13); // TX Buffer - 5247299 to 5247436
writeRegister(0x04, 0x07); // TX - 5247448 to 5247584
writeRegister(0x00, 0xFF); // CS0 - 5254311 to 5254450
writeRegister(0x01, 0xFF); // CS1 - 5254464 to 5254602
writeRegister(0x16, 0xC0); // FIFO CTRL - 5254614 to 5254749
writeRegister(0x40, 0x13); // TX Buffer - 5254763 to 5254897
writeRegister(0x41, 0x0E); // TX Buffer - 5254911 to 5255046
writeRegister(0x44, 0x23); // TX Buffer - 5255059 to 5255195
writeRegister(0x45, 0x11); // TX Buffer - 5255208 to 5255342
writeRegister(0x46, 0x13); // TX Buffer - 5255356 to 5255491
writeRegister(0x04, 0x07); // TX - 5255505 to 5255639
writeRegister(0x00, 0xFF); // CS0 - 5262286 to 5262430
writeRegister(0x01, 0xFF); // CS1 - 5262436 to 5262576
writeRegister(0x16, 0xC0); // FIFO CTRL - 5262590 to 5262725
writeRegister(0x40, 0x13); // TX Buffer - 5262738 to 5262874
writeRegister(0x41, 0x0E); // TX Buffer - 5262883 to 5263021
writeRegister(0x44, 0x23); // TX Buffer - 5263031 to 5263169
writeRegister(0x45, 0x11); // TX Buffer - 5263180 to 5263319
writeRegister(0x46, 0x13); // TX Buffer - 5263328 to 5263468
writeRegister(0x04, 0x07); // TX - 5263481 to 5263616
writeRegister(0x00, 0xFF); // CS0 - 5270258 to 5270399
writeRegister(0x01, 0xFF); // CS1 - 5270412 to 5270556
writeRegister(0x16, 0xC0); // FIFO CTRL - 5270562 to 5270700
writeRegister(0x40, 0x13); // TX Buffer - 5270710 to 5270846
writeRegister(0x41, 0x0E); // TX Buffer - 5270858 to 5270993
writeRegister(0x44, 0x23); // TX Buffer - 5271007 to 5271143
writeRegister(0x45, 0x11); // TX Buffer - 5271155 to 5271291
writeRegister(0x46, 0x13); // TX Buffer - 5271304 to 5271446
writeRegister(0x04, 0x07); // TX - 5271453 to 5271588
writeRegister(0x00, 0xFF); // CS0 - 5278318 to 5278456
writeRegister(0x01, 0xFF); // CS1 - 5278468 to 5278608
writeRegister(0x16, 0xC0); // FIFO CTRL - 5278622 to 5278757
writeRegister(0x40, 0x13); // TX Buffer - 5278771 to 5278906
writeRegister(0x41, 0x0E); // TX Buffer - 5278915 to 5279053
writeRegister(0x44, 0x23); // TX Buffer - 5279064 to 5279203
writeRegister(0x45, 0x11); // TX Buffer - 5279212 to 5279350
writeRegister(0x46, 0x13); // TX Buffer - 5279360 to 5279499
writeRegister(0x04, 0x07); // TX - 5279513 to 5279648
writeRegister(0x00, 0xFF); // CS0 - 5286290 to 5286431
writeRegister(0x01, 0xFF); // CS1 - 5286444 to 5286588
writeRegister(0x16, 0xC0); // FIFO CTRL - 5286594 to 5286735
writeRegister(0x40, 0x13); // TX Buffer - 5286743 to 5286878
writeRegister(0x41, 0x0E); // TX Buffer - 5286891 to 5287025
writeRegister(0x44, 0x23); // TX Buffer - 5287039 to 5287175
writeRegister(0x45, 0x11); // TX Buffer - 5287187 to 5287322
writeRegister(0x46, 0x13); // TX Buffer - 5287336 to 5287479
writeRegister(0x04, 0x07); // TX - 5287485 to 5287619
writeRegister(0x00, 0xFF); // CS0 - 5294266 to 5294405
writeRegister(0x01, 0xFF); // CS1 - 5294416 to 5294557
writeRegister(0x16, 0xC0); // FIFO CTRL - 5294570 to 5294704
writeRegister(0x40, 0x13); // TX Buffer - 5294718 to 5294852
writeRegister(0x41, 0x0E); // TX Buffer - 5294866 to 5295001
writeRegister(0x44, 0x23); // TX Buffer - 5295014 to 5295149
writeRegister(0x45, 0x11); // TX Buffer - 5295163 to 5295299
writeRegister(0x46, 0x13); // TX Buffer - 5295311 to 5295448
writeRegister(0x04, 0x07); // TX - 5295460 to 5295596
writeRegister(0x00, 0xFF); // CS0 - 5302323 to 5302462
writeRegister(0x01, 0xFF); // CS1 - 5302476 to 5302614
writeRegister(0x16, 0xC0); // FIFO CTRL - 5302626 to 5302761
writeRegister(0x40, 0x13); // TX Buffer - 5302775 to 5302909
writeRegister(0x41, 0x0E); // TX Buffer - 5302923 to 5303059
writeRegister(0x44, 0x23); // TX Buffer - 5303071 to 5303207
writeRegister(0x45, 0x11); // TX Buffer - 5303220 to 5303354
writeRegister(0x46, 0x13); // TX Buffer - 5303368 to 5303503
writeRegister(0x04, 0x07); // TX - 5303517 to 5303651
writeRegister(0x00, 0xFF); // CS0 - 5310298 to 5310442
writeRegister(0x01, 0xFF); // CS1 - 5310448 to 5310588
writeRegister(0x16, 0xC0); // FIFO CTRL - 5310602 to 5310738
writeRegister(0x40, 0x13); // TX Buffer - 5310750 to 5310886
writeRegister(0x41, 0x0E); // TX Buffer - 5310898 to 5311033
writeRegister(0x44, 0x23); // TX Buffer - 5311047 to 5311181
writeRegister(0x45, 0x11); // TX Buffer - 5311195 to 5311331
writeRegister(0x46, 0x13); // TX Buffer - 5311344 to 5311480
writeRegister(0x04, 0x07); // TX - 5311493 to 5311628
writeRegister(0x00, 0xFF); // CS0 - 5318274 to 5318411
writeRegister(0x01, 0xFF); // CS1 - 5318423 to 5318565
writeRegister(0x16, 0xC0); // FIFO CTRL - 5318574 to 5318712
writeRegister(0x40, 0x13); // TX Buffer - 5318722 to 5318864
writeRegister(0x41, 0x0E); // TX Buffer - 5318870 to 5319008
writeRegister(0x44, 0x23); // TX Buffer - 5319019 to 5319161
writeRegister(0x45, 0x11); // TX Buffer - 5319167 to 5319309
writeRegister(0x46, 0x13); // TX Buffer - 5319316 to 5319454
writeRegister(0x04, 0x07); // TX - 5319465 to 5319606
writeRegister(0x00, 0xFF); // CS0 - 5326330 to 5326474
writeRegister(0x01, 0xFF); // CS1 - 5326480 to 5326620
writeRegister(0x16, 0xC0); // FIFO CTRL - 5326634 to 5326769
writeRegister(0x40, 0x13); // TX Buffer - 5326782 to 5326918
writeRegister(0x41, 0x0E); // TX Buffer - 5326930 to 5327065
writeRegister(0x44, 0x23); // TX Buffer - 5327079 to 5327215
writeRegister(0x45, 0x11); // TX Buffer - 5327227 to 5327362
writeRegister(0x46, 0x13); // TX Buffer - 5327376 to 5327512
writeRegister(0x04, 0x07); // TX - 5327525 to 5327660
writeRegister(0x00, 0xFF); // CS0 - 5334302 to 5334443
writeRegister(0x01, 0xFF); // CS1 - 5334456 to 5334600
writeRegister(0x16, 0xC0); // FIFO CTRL - 5334606 to 5334744
writeRegister(0x40, 0x13); // TX Buffer - 5334755 to 5334896
writeRegister(0x41, 0x0E); // TX Buffer - 5334902 to 5335045
writeRegister(0x44, 0x23); // TX Buffer - 5335051 to 5335193
writeRegister(0x45, 0x11); // TX Buffer - 5335199 to 5335342
writeRegister(0x46, 0x13); // TX Buffer - 5335348 to 5335489
writeRegister(0x04, 0x07); // TX - 5335497 to 5335638
writeRegister(0x00, 0xFF); // CS0 - 5342278 to 5342417
writeRegister(0x01, 0xFF); // CS1 - 5342428 to 5342569
writeRegister(0x16, 0xC0); // FIFO CTRL - 5342582 to 5342716
writeRegister(0x40, 0x13); // TX Buffer - 5342730 to 5342864
writeRegister(0x41, 0x0E); // TX Buffer - 5342878 to 5343013
writeRegister(0x44, 0x23); // TX Buffer - 5343026 to 5343161
writeRegister(0x45, 0x11); // TX Buffer - 5343175 to 5343311
writeRegister(0x46, 0x13); // TX Buffer - 5343323 to 5343460
writeRegister(0x04, 0x07); // TX - 5343472 to 5343606
writeRegister(0x00, 0xFF); // CS0 - 5350253 to 5350389
writeRegister(0x01, 0xFF); // CS1 - 5350403 to 5350543
writeRegister(0x16, 0xC0); // FIFO CTRL - 5350554 to 5350692
writeRegister(0x40, 0x13); // TX Buffer - 5350702 to 5350841
writeRegister(0x41, 0x0E); // TX Buffer - 5350850 to 5350988
writeRegister(0x44, 0x23); // TX Buffer - 5350998 to 5351138
writeRegister(0x45, 0x11); // TX Buffer - 5351147 to 5351286
writeRegister(0x46, 0x13); // TX Buffer - 5351295 to 5351435
writeRegister(0x04, 0x07); // TX - 5351444 to 5351583
writeRegister(0x00, 0xFF); // CS0 - 5358302 to 5358443
writeRegister(0x01, 0xFF); // CS1 - 5358452 to 5358593
writeRegister(0x16, 0xC0); // FIFO CTRL - 5358606 to 5358740
writeRegister(0x40, 0x13); // TX Buffer - 5358754 to 5358888
writeRegister(0x41, 0x0E); // TX Buffer - 5358902 to 5359037
writeRegister(0x44, 0x23); // TX Buffer - 5359051 to 5359185
writeRegister(0x45, 0x11); // TX Buffer - 5359199 to 5359335
writeRegister(0x46, 0x13); // TX Buffer - 5359347 to 5359484
writeRegister(0x04, 0x07); // TX - 5359496 to 5359632
writeRegister(0x00, 0xFF); // CS0 - 5366277 to 5366415
writeRegister(0x01, 0xFF); // CS1 - 5366427 to 5366567
writeRegister(0x16, 0xC0); // FIFO CTRL - 5366578 to 5366716
writeRegister(0x40, 0x13); // TX Buffer - 5366726 to 5366868
writeRegister(0x41, 0x0E); // TX Buffer - 5366874 to 5367012
writeRegister(0x44, 0x23); // TX Buffer - 5367023 to 5367165
writeRegister(0x45, 0x11); // TX Buffer - 5367171 to 5367313
writeRegister(0x46, 0x13); // TX Buffer - 5367319 to 5367458
writeRegister(0x04, 0x07); // TX - 5367468 to 5367610
writeRegister(0x00, 0xFF); // CS0 - 5374249 to 5374389
writeRegister(0x01, 0xFF); // CS1 - 5374403 to 5374539
writeRegister(0x16, 0xC0); // FIFO CTRL - 5374553 to 5374688
writeRegister(0x40, 0x13); // TX Buffer - 5374702 to 5374837
writeRegister(0x41, 0x0E); // TX Buffer - 5374850 to 5374984
writeRegister(0x44, 0x23); // TX Buffer - 5374998 to 5375134
writeRegister(0x45, 0x11); // TX Buffer - 5375146 to 5375281
writeRegister(0x46, 0x13); // TX Buffer - 5375295 to 5375430
writeRegister(0x04, 0x07); // TX - 5375444 to 5375578
writeRegister(0x00, 0xFF); // CS0 - 5382310 to 5382447
writeRegister(0x01, 0xFF); // CS1 - 5382460 to 5382601
writeRegister(0x16, 0xC0); // FIFO CTRL - 5382610 to 5382748
writeRegister(0x40, 0x13); // TX Buffer - 5382758 to 5382900
writeRegister(0x41, 0x0E); // TX Buffer - 5382906 to 5383044
writeRegister(0x44, 0x23); // TX Buffer - 5383055 to 5383197
writeRegister(0x45, 0x11); // TX Buffer - 5383203 to 5383345
writeRegister(0x46, 0x13); // TX Buffer - 5383352 to 5383490
writeRegister(0x04, 0x07); // TX - 5383501 to 5383642
writeRegister(0x00, 0xFF); // CS0 - 5390282 to 5390421
writeRegister(0x01, 0xFF); // CS1 - 5390432 to 5390573
writeRegister(0x16, 0xC0); // FIFO CTRL - 5390585 to 5390720
writeRegister(0x40, 0x13); // TX Buffer - 5390734 to 5390868
writeRegister(0x41, 0x0E); // TX Buffer - 5390882 to 5391018
writeRegister(0x44, 0x23); // TX Buffer - 5391030 to 5391166
writeRegister(0x45, 0x11); // TX Buffer - 5391179 to 5391313
writeRegister(0x46, 0x13); // TX Buffer - 5391327 to 5391462
writeRegister(0x04, 0x07); // TX - 5391476 to 5391610
writeRegister(0x00, 0xFF); // CS0 - 5398257 to 5398393
writeRegister(0x01, 0xFF); // CS1 - 5398407 to 5398547
writeRegister(0x16, 0xC0); // FIFO CTRL - 5398561 to 5398696
writeRegister(0x40, 0x13); // TX Buffer - 5398709 to 5398845
writeRegister(0x41, 0x0E); // TX Buffer - 5398854 to 5398992
writeRegister(0x44, 0x23); // TX Buffer - 5399002 to 5399140
writeRegister(0x45, 0x11); // TX Buffer - 5399151 to 5399290
writeRegister(0x46, 0x13); // TX Buffer - 5399299 to 5399439
writeRegister(0x04, 0x07); // TX - 5399452 to 5399587
writeRegister(0x00, 0xFF); // CS0 - 5406314 to 5406453
writeRegister(0x01, 0xFF); // CS1 - 5406464 to 5406605
writeRegister(0x16, 0xC0); // FIFO CTRL - 5406618 to 5406752
writeRegister(0x40, 0x13); // TX Buffer - 5406766 to 5406900
writeRegister(0x41, 0x0E); // TX Buffer - 5406914 to 5407049
writeRegister(0x44, 0x23); // TX Buffer - 5407062 to 5407197
writeRegister(0x45, 0x11); // TX Buffer - 5407211 to 5407347
writeRegister(0x46, 0x13); // TX Buffer - 5407359 to 5407496
writeRegister(0x04, 0x07); // TX - 5407508 to 5407644
writeRegister(0x00, 0xFF); // CS0 - 5414289 to 5414427
writeRegister(0x01, 0xFF); // CS1 - 5414439 to 5414579
writeRegister(0x16, 0xC0); // FIFO CTRL - 5414590 to 5414728
writeRegister(0x40, 0x13); // TX Buffer - 5414738 to 5414877
writeRegister(0x41, 0x0E); // TX Buffer - 5414886 to 5415024
writeRegister(0x44, 0x23); // TX Buffer - 5415035 to 5415174
writeRegister(0x45, 0x11); // TX Buffer - 5415183 to 5415321
writeRegister(0x46, 0x13); // TX Buffer - 5415331 to 5415471
writeRegister(0x04, 0x07); // TX - 5415480 to 5415619
writeRegister(0x00, 0xFF); // CS0 - 5422261 to 5422402
writeRegister(0x01, 0xFF); // CS1 - 5422415 to 5422551
writeRegister(0x16, 0xC0); // FIFO CTRL - 5422565 to 5422700
writeRegister(0x40, 0x13); // TX Buffer - 5422714 to 5422849
writeRegister(0x41, 0x0E); // TX Buffer - 5422862 to 5422996
writeRegister(0x44, 0x23); // TX Buffer - 5423010 to 5423146
writeRegister(0x45, 0x11); // TX Buffer - 5423158 to 5423293
writeRegister(0x46, 0x13); // TX Buffer - 5423307 to 5423442
writeRegister(0x04, 0x07); // TX - 5423456 to 5423591
writeRegister(0x00, 0xFF); // CS0 - 5430322 to 5430459
writeRegister(0x01, 0xFF); // CS1 - 5430471 to 5430613
writeRegister(0x16, 0xC0); // FIFO CTRL - 5430622 to 5430760
writeRegister(0x40, 0x13); // TX Buffer - 5430770 to 5430909
writeRegister(0x41, 0x0E); // TX Buffer - 5430918 to 5431056
writeRegister(0x44, 0x23); // TX Buffer - 5431067 to 5431206
writeRegister(0x45, 0x11); // TX Buffer - 5431215 to 5431353
writeRegister(0x46, 0x13); // TX Buffer - 5431364 to 5431502
writeRegister(0x04, 0x07); // TX - 5431513 to 5431650
writeRegister(0x00, 0xFF); // CS0 - 5438294 to 5438433
writeRegister(0x01, 0xFF); // CS1 - 5438447 to 5438585
writeRegister(0x16, 0xC0); // FIFO CTRL - 5438597 to 5438732
writeRegister(0x40, 0x13); // TX Buffer - 5438746 to 5438881
writeRegister(0x41, 0x0E); // TX Buffer - 5438894 to 5439028
writeRegister(0x44, 0x23); // TX Buffer - 5439042 to 5439178
writeRegister(0x45, 0x11); // TX Buffer - 5439191 to 5439325
writeRegister(0x46, 0x13); // TX Buffer - 5439339 to 5439474
writeRegister(0x04, 0x07); // TX - 5439488 to 5439622
writeRegister(0x00, 0xFF); // CS0 - 5446269 to 5446413
writeRegister(0x01, 0xFF); // CS1 - 5446419 to 5446559
writeRegister(0x16, 0xC0); // FIFO CTRL - 5446573 to 5446709
writeRegister(0x40, 0x13); // TX Buffer - 5446721 to 5446855
writeRegister(0x41, 0x0E); // TX Buffer - 5446869 to 5447004
writeRegister(0x44, 0x23); // TX Buffer - 5447018 to 5447152
writeRegister(0x45, 0x11); // TX Buffer - 5447166 to 5447302
writeRegister(0x46, 0x13); // TX Buffer - 5447315 to 5447451
writeRegister(0x04, 0x07); // TX - 5447463 to 5447599
writeRegister(0x00, 0xFF); // CS0 - 5454326 to 5454465
writeRegister(0x01, 0xFF); // CS1 - 5454479 to 5454617
writeRegister(0x16, 0xC0); // FIFO CTRL - 5454630 to 5454764
writeRegister(0x40, 0x13); // TX Buffer - 5454778 to 5454912
writeRegister(0x41, 0x0E); // TX Buffer - 5454926 to 5455061
writeRegister(0x44, 0x23); // TX Buffer - 5455074 to 5455209
writeRegister(0x45, 0x11); // TX Buffer - 5455223 to 5455359
writeRegister(0x46, 0x13); // TX Buffer - 5455371 to 5455508
writeRegister(0x04, 0x07); // TX - 5455520 to 5455654
writeRegister(0x00, 0xFF); // CS0 - 5462301 to 5462445
writeRegister(0x01, 0xFF); // CS1 - 5462451 to 5462591
writeRegister(0x16, 0xC0); // FIFO CTRL - 5462605 to 5462740
writeRegister(0x40, 0x13); // TX Buffer - 5462753 to 5462889
writeRegister(0x41, 0x0E); // TX Buffer - 5462898 to 5463036
writeRegister(0x44, 0x23); // TX Buffer - 5463046 to 5463186
writeRegister(0x45, 0x11); // TX Buffer - 5463195 to 5463334
writeRegister(0x46, 0x13); // TX Buffer - 5463343 to 5463483
writeRegister(0x04, 0x07); // TX - 5463496 to 5463631
writeRegister(0x00, 0xFF); // CS0 - 5470273 to 5470414
writeRegister(0x01, 0xFF); // CS1 - 5470427 to 5470571
writeRegister(0x16, 0xC0); // FIFO CTRL - 5470577 to 5470715
writeRegister(0x40, 0x13); // TX Buffer - 5470725 to 5470861
writeRegister(0x41, 0x0E); // TX Buffer - 5470873 to 5471008
writeRegister(0x44, 0x23); // TX Buffer - 5471022 to 5471158
writeRegister(0x45, 0x11); // TX Buffer - 5471170 to 5471305
writeRegister(0x46, 0x13); // TX Buffer - 5471319 to 5471461
writeRegister(0x04, 0x07); // TX - 5471468 to 5471603
writeRegister(0x00, 0xFF); // CS0 - 5478333 to 5478471
writeRegister(0x01, 0xFF); // CS1 - 5478483 to 5478623
writeRegister(0x16, 0xC0); // FIFO CTRL - 5478637 to 5478772
writeRegister(0x40, 0x13); // TX Buffer - 5478786 to 5478921
writeRegister(0x41, 0x0E); // TX Buffer - 5478930 to 5479068
writeRegister(0x44, 0x23); // TX Buffer - 5479079 to 5479218
writeRegister(0x45, 0x11); // TX Buffer - 5479227 to 5479365
writeRegister(0x46, 0x13); // TX Buffer - 5479376 to 5479514
writeRegister(0x04, 0x07); // TX - 5479528 to 5479662
writeRegister(0x00, 0xFF); // CS0 - 5486306 to 5486445
writeRegister(0x01, 0xFF); // CS1 - 5486459 to 5486603
writeRegister(0x16, 0xC0); // FIFO CTRL - 5486609 to 5486750
writeRegister(0x40, 0x13); // TX Buffer - 5486758 to 5486893
writeRegister(0x41, 0x0E); // TX Buffer - 5486906 to 5487040
writeRegister(0x44, 0x23); // TX Buffer - 5487054 to 5487190
writeRegister(0x45, 0x11); // TX Buffer - 5487203 to 5487337
writeRegister(0x46, 0x13); // TX Buffer - 5487351 to 5487494
writeRegister(0x04, 0x07); // TX - 5487500 to 5487634
writeRegister(0x00, 0xFF); // CS0 - 5494281 to 5494422
writeRegister(0x01, 0xFF); // CS1 - 5494431 to 5494572
writeRegister(0x16, 0xC0); // FIFO CTRL - 5494585 to 5494719
writeRegister(0x40, 0x13); // TX Buffer - 5494733 to 5494867
writeRegister(0x41, 0x0E); // TX Buffer - 5494881 to 5495016
writeRegister(0x44, 0x23); // TX Buffer - 5495030 to 5495164
writeRegister(0x45, 0x11); // TX Buffer - 5495178 to 5495314
writeRegister(0x46, 0x13); // TX Buffer - 5495326 to 5495463
writeRegister(0x04, 0x07); // TX - 5495475 to 5495611
writeRegister(0x00, 0xFF); // CS0 - 5502338 to 5502477
writeRegister(0x01, 0xFF); // CS1 - 5502491 to 5502629
writeRegister(0x16, 0xC0); // FIFO CTRL - 5502641 to 5502776
writeRegister(0x40, 0x13); // TX Buffer - 5502790 to 5502924
writeRegister(0x41, 0x0E); // TX Buffer - 5502938 to 5503073
writeRegister(0x44, 0x23); // TX Buffer - 5503086 to 5503221
writeRegister(0x45, 0x11); // TX Buffer - 5503235 to 5503369
writeRegister(0x46, 0x13); // TX Buffer - 5503383 to 5503518
writeRegister(0x04, 0x07); // TX - 5503532 to 5503666
writeRegister(0x00, 0xFF); // CS0 - 5510313 to 5510457
writeRegister(0x01, 0xFF); // CS1 - 5510463 to 5510603
writeRegister(0x16, 0xC0); // FIFO CTRL - 5510617 to 5510752
writeRegister(0x40, 0x13); // TX Buffer - 5510765 to 5510901
writeRegister(0x41, 0x0E); // TX Buffer - 5510913 to 5511048
writeRegister(0x44, 0x23); // TX Buffer - 5511062 to 5511198
writeRegister(0x45, 0x11); // TX Buffer - 5511210 to 5511346
writeRegister(0x46, 0x13); // TX Buffer - 5511359 to 5511495
writeRegister(0x04, 0x07); // TX - 5511508 to 5511643
writeRegister(0x00, 0xFF); // CS0 - 5518289 to 5518426
writeRegister(0x01, 0xFF); // CS1 - 5518439 to 5518580
writeRegister(0x16, 0xC0); // FIFO CTRL - 5518589 to 5518727
writeRegister(0x40, 0x13); // TX Buffer - 5518737 to 5518879
writeRegister(0x41, 0x0E); // TX Buffer - 5518885 to 5519025
writeRegister(0x44, 0x23); // TX Buffer - 5519034 to 5519176
writeRegister(0x45, 0x11); // TX Buffer - 5519182 to 5519324
writeRegister(0x46, 0x13); // TX Buffer - 5519331 to 5519469
writeRegister(0x04, 0x07); // TX - 5519480 to 5519621
writeRegister(0x00, 0xFF); // CS0 - 5526345 to 5526489
writeRegister(0x01, 0xFF); // CS1 - 5526495 to 5526635
writeRegister(0x16, 0xC0); // FIFO CTRL - 5526649 to 5526784
writeRegister(0x40, 0x13); // TX Buffer - 5526798 to 5526933
writeRegister(0x41, 0x0E); // TX Buffer - 5526946 to 5527080
writeRegister(0x44, 0x23); // TX Buffer - 5527094 to 5527230
writeRegister(0x45, 0x11); // TX Buffer - 5527242 to 5527377
writeRegister(0x46, 0x13); // TX Buffer - 5527391 to 5527526
writeRegister(0x04, 0x07); // TX - 5527540 to 5527674
writeRegister(0x00, 0xFF); // CS0 - 5534317 to 5534457
writeRegister(0x01, 0xFF); // CS1 - 5534471 to 5534615
writeRegister(0x16, 0xC0); // FIFO CTRL - 5534621 to 5534759
writeRegister(0x40, 0x13); // TX Buffer - 5534770 to 5534911
writeRegister(0x41, 0x0E); // TX Buffer - 5534918 to 5535060
writeRegister(0x44, 0x23); // TX Buffer - 5535066 to 5535208
writeRegister(0x45, 0x11); // TX Buffer - 5535214 to 5535357
writeRegister(0x46, 0x13); // TX Buffer - 5535363 to 5535506
writeRegister(0x04, 0x07); // TX - 5535512 to 5535654
writeRegister(0x00, 0xFF); // CS0 - 5542293 to 5542434
writeRegister(0x01, 0xFF); // CS1 - 5542443 to 5542584
writeRegister(0x16, 0xC0); // FIFO CTRL - 5542597 to 5542731
writeRegister(0x40, 0x13); // TX Buffer - 5542745 to 5542879
writeRegister(0x41, 0x0E); // TX Buffer - 5542893 to 5543028
writeRegister(0x44, 0x23); // TX Buffer - 5543041 to 5543176
writeRegister(0x45, 0x11); // TX Buffer - 5543190 to 5543326
writeRegister(0x46, 0x13); // TX Buffer - 5543338 to 5543475
writeRegister(0x04, 0x07); // TX - 5543487 to 5543623
writeRegister(0x00, 0xFF); // CS0 - 5550268 to 5550406
writeRegister(0x01, 0xFF); // CS1 - 5550418 to 5550558
writeRegister(0x16, 0xC0); // FIFO CTRL - 5550569 to 5550707
writeRegister(0x40, 0x13); // TX Buffer - 5550717 to 5550856
writeRegister(0x41, 0x0E); // TX Buffer - 5550865 to 5551003
writeRegister(0x44, 0x23); // TX Buffer - 5551014 to 5551153
writeRegister(0x45, 0x11); // TX Buffer - 5551162 to 5551300
writeRegister(0x46, 0x13); // TX Buffer - 5551310 to 5551449
writeRegister(0x04, 0x07); // TX - 5551459 to 5551598
writeRegister(0x00, 0xFF); // CS0 - 5558325 to 5558466
writeRegister(0x01, 0xFF); // CS1 - 5558475 to 5558615
writeRegister(0x16, 0xC0); // FIFO CTRL - 5558629 to 5558764
writeRegister(0x40, 0x13); // TX Buffer - 5558777 to 5558913
writeRegister(0x41, 0x0E); // TX Buffer - 5558925 to 5559060
writeRegister(0x44, 0x23); // TX Buffer - 5559074 to 5559208
writeRegister(0x45, 0x11); // TX Buffer - 5559222 to 5559358
writeRegister(0x46, 0x13); // TX Buffer - 5559371 to 5559507
writeRegister(0x04, 0x07); // TX - 5559520 to 5559655
writeRegister(0x00, 0xFF); // CS0 - 5566301 to 5566438
writeRegister(0x01, 0xFF); // CS1 - 5566450 to 5566592
writeRegister(0x16, 0xC0); // FIFO CTRL - 5566601 to 5566739
writeRegister(0x40, 0x13); // TX Buffer - 5566749 to 5566888
writeRegister(0x41, 0x0E); // TX Buffer - 5566897 to 5567035
writeRegister(0x44, 0x23); // TX Buffer - 5567046 to 5567185
writeRegister(0x45, 0x11); // TX Buffer - 5567194 to 5567332
writeRegister(0x46, 0x13); // TX Buffer - 5567343 to 5567481
writeRegister(0x04, 0x07); // TX - 5567492 to 5567629
writeRegister(0x00, 0xFF); // CS0 - 5574273 to 5574412
writeRegister(0x01, 0xFF); // CS1 - 5574426 to 5574564
writeRegister(0x16, 0xC0); // FIFO CTRL - 5574576 to 5574711
writeRegister(0x40, 0x13); // TX Buffer - 5574725 to 5574860
writeRegister(0x41, 0x0E); // TX Buffer - 5574873 to 5575007
writeRegister(0x44, 0x23); // TX Buffer - 5575021 to 5575157
writeRegister(0x45, 0x11); // TX Buffer - 5575170 to 5575304
writeRegister(0x46, 0x13); // TX Buffer - 5575318 to 5575453
writeRegister(0x04, 0x07); // TX - 5575467 to 5575601
writeRegister(0x00, 0xFF); // CS0 - 5582333 to 5582470
writeRegister(0x01, 0xFF); // CS1 - 5582483 to 5582624
writeRegister(0x16, 0xC0); // FIFO CTRL - 5582633 to 5582771
writeRegister(0x40, 0x13); // TX Buffer - 5582782 to 5582923
writeRegister(0x41, 0x0E); // TX Buffer - 5582930 to 5583068
writeRegister(0x44, 0x23); // TX Buffer - 5583078 to 5583220
writeRegister(0x45, 0x11); // TX Buffer - 5583226 to 5583369
writeRegister(0x46, 0x13); // TX Buffer - 5583375 to 5583513
writeRegister(0x04, 0x07); // TX - 5583524 to 5583665
writeRegister(0x00, 0xFF); // CS0 - 5590305 to 5590444
writeRegister(0x01, 0xFF); // CS1 - 5590458 to 5590596
writeRegister(0x16, 0xC0); // FIFO CTRL - 5590609 to 5590743
writeRegister(0x40, 0x13); // TX Buffer - 5590757 to 5590891
writeRegister(0x41, 0x0E); // TX Buffer - 5590905 to 5591040
writeRegister(0x44, 0x23); // TX Buffer - 5591053 to 5591188
writeRegister(0x45, 0x11); // TX Buffer - 5591202 to 5591338
writeRegister(0x46, 0x13); // TX Buffer - 5591350 to 5591487
writeRegister(0x04, 0x07); // TX - 5591499 to 5591633
writeRegister(0x00, 0xFF); // CS0 - 5598280 to 5598424
writeRegister(0x01, 0xFF); // CS1 - 5598430 to 5598570
writeRegister(0x16, 0xC0); // FIFO CTRL - 5598584 to 5598719
writeRegister(0x40, 0x13); // TX Buffer - 5598732 to 5598868
writeRegister(0x41, 0x0E); // TX Buffer - 5598877 to 5599015
writeRegister(0x44, 0x23); // TX Buffer - 5599025 to 5599165
writeRegister(0x45, 0x11); // TX Buffer - 5599174 to 5599313
writeRegister(0x46, 0x13); // TX Buffer - 5599322 to 5599462
writeRegister(0x04, 0x07); // TX - 5599475 to 5599610
writeRegister(0x00, 0xFF); // CS0 - 5606337 to 5606478
writeRegister(0x01, 0xFF); // CS1 - 5606487 to 5606628
writeRegister(0x16, 0xC0); // FIFO CTRL - 5606641 to 5606775
writeRegister(0x40, 0x13); // TX Buffer - 5606789 to 5606923
writeRegister(0x41, 0x0E); // TX Buffer - 5606937 to 5607072
writeRegister(0x44, 0x23); // TX Buffer - 5607086 to 5607220
writeRegister(0x45, 0x11); // TX Buffer - 5607234 to 5607370
writeRegister(0x46, 0x13); // TX Buffer - 5607383 to 5607519
writeRegister(0x04, 0x07); // TX - 5607531 to 5607667
writeRegister(0x00, 0xFF); // CS0 - 5614312 to 5614450
writeRegister(0x01, 0xFF); // CS1 - 5614462 to 5614604
writeRegister(0x16, 0xC0); // FIFO CTRL - 5614616 to 5614751
writeRegister(0x40, 0x13); // TX Buffer - 5614765 to 5614900
writeRegister(0x41, 0x0E); // TX Buffer - 5614909 to 5615047
writeRegister(0x44, 0x23); // TX Buffer - 5615058 to 5615197
writeRegister(0x45, 0x11); // TX Buffer - 5615206 to 5615344
writeRegister(0x46, 0x13); // TX Buffer - 5615355 to 5615493
writeRegister(0x04, 0x07); // TX - 5615507 to 5615641
writeRegister(0x00, 0xFF); // CS0 - 5622285 to 5622424
writeRegister(0x01, 0xFF); // CS1 - 5622438 to 5622582
writeRegister(0x16, 0xC0); // FIFO CTRL - 5622588 to 5622729
writeRegister(0x40, 0x13); // TX Buffer - 5622737 to 5622872
writeRegister(0x41, 0x0E); // TX Buffer - 5622885 to 5623019
writeRegister(0x44, 0x23); // TX Buffer - 5623033 to 5623169
writeRegister(0x45, 0x11); // TX Buffer - 5623182 to 5623316
writeRegister(0x46, 0x13); // TX Buffer - 5623330 to 5623473
writeRegister(0x04, 0x07); // TX - 5623479 to 5623613
writeRegister(0x00, 0xFF); // CS0 - 5630345 to 5630482
writeRegister(0x01, 0xFF); // CS1 - 5630495 to 5630636
writeRegister(0x16, 0xC0); // FIFO CTRL - 5630645 to 5630783
writeRegister(0x40, 0x13); // TX Buffer - 5630793 to 5630931
writeRegister(0x41, 0x0E); // TX Buffer - 5630941 to 5631080
writeRegister(0x44, 0x23); // TX Buffer - 5631090 to 5631229
writeRegister(0x45, 0x11); // TX Buffer - 5631238 to 5631376
writeRegister(0x46, 0x13); // TX Buffer - 5631387 to 5631525
writeRegister(0x04, 0x07); // TX - 5631536 to 5631673
writeRegister(0x00, 0xFF); // CS0 - 5638317 to 5638456
writeRegister(0x01, 0xFF); // CS1 - 5638470 to 5638608
writeRegister(0x16, 0xC0); // FIFO CTRL - 5638620 to 5638755
writeRegister(0x40, 0x13); // TX Buffer - 5638769 to 5638903
writeRegister(0x41, 0x0E); // TX Buffer - 5638917 to 5639052
writeRegister(0x44, 0x23); // TX Buffer - 5639065 to 5639200
writeRegister(0x45, 0x11); // TX Buffer - 5639214 to 5639350
writeRegister(0x46, 0x13); // TX Buffer - 5639362 to 5639497
writeRegister(0x04, 0x07); // TX - 5639511 to 5639645
writeRegister(0x00, 0xFF); // CS0 - 5646292 to 5646436
writeRegister(0x01, 0xFF); // CS1 - 5646442 to 5646582
writeRegister(0x16, 0xC0); // FIFO CTRL - 5646596 to 5646731
writeRegister(0x40, 0x13); // TX Buffer - 5646744 to 5646880
writeRegister(0x41, 0x0E); // TX Buffer - 5646892 to 5647027
writeRegister(0x44, 0x23); // TX Buffer - 5647041 to 5647177
writeRegister(0x45, 0x11); // TX Buffer - 5647189 to 5647325
writeRegister(0x46, 0x13); // TX Buffer - 5647338 to 5647474
writeRegister(0x04, 0x07); // TX - 5647487 to 5647622
writeRegister(0x00, 0xFF); // CS0 - 5654349 to 5654490
writeRegister(0x01, 0xFF); // CS1 - 5654502 to 5654640
writeRegister(0x16, 0xC0); // FIFO CTRL - 5654653 to 5654787
writeRegister(0x40, 0x13); // TX Buffer - 5654801 to 5654935
writeRegister(0x41, 0x0E); // TX Buffer - 5654949 to 5655084
writeRegister(0x44, 0x23); // TX Buffer - 5655098 to 5655232
writeRegister(0x45, 0x11); // TX Buffer - 5655246 to 5655382
writeRegister(0x46, 0x13); // TX Buffer - 5655394 to 5655531
writeRegister(0x04, 0x07); // TX - 5655543 to 5655679
writeRegister(0x00, 0xFF); // CS0 - 5662324 to 5662468
writeRegister(0x01, 0xFF); // CS1 - 5662474 to 5662614
writeRegister(0x16, 0xC0); // FIFO CTRL - 5662628 to 5662763
writeRegister(0x40, 0x13); // TX Buffer - 5662777 to 5662912
writeRegister(0x41, 0x0E); // TX Buffer - 5662925 to 5663059
writeRegister(0x44, 0x23); // TX Buffer - 5663073 to 5663209
writeRegister(0x45, 0x11); // TX Buffer - 5663221 to 5663356
writeRegister(0x46, 0x13); // TX Buffer - 5663370 to 5663505
writeRegister(0x04, 0x07); // TX - 5663519 to 5663653
writeRegister(0x00, 0xFF); // CS0 - 5670296 to 5670436
writeRegister(0x01, 0xFF); // CS1 - 5670450 to 5670594
writeRegister(0x16, 0xC0); // FIFO CTRL - 5670600 to 5670738
writeRegister(0x40, 0x13); // TX Buffer - 5670749 to 5670890
writeRegister(0x41, 0x0E); // TX Buffer - 5670897 to 5671039
writeRegister(0x44, 0x23); // TX Buffer - 5671045 to 5671187
writeRegister(0x45, 0x11); // TX Buffer - 5671193 to 5671336
writeRegister(0x46, 0x13); // TX Buffer - 5671342 to 5671485
writeRegister(0x04, 0x07); // TX - 5671491 to 5671633
writeRegister(0x00, 0xFF); // CS0 - 5678357 to 5678500
writeRegister(0x01, 0xFF); // CS1 - 5678507 to 5678648
writeRegister(0x16, 0xC0); // FIFO CTRL - 5678660 to 5678795
writeRegister(0x40, 0x13); // TX Buffer - 5678809 to 5678943
writeRegister(0x41, 0x0E); // TX Buffer - 5678953 to 5679091
writeRegister(0x44, 0x23); // TX Buffer - 5679102 to 5679241
writeRegister(0x45, 0x11); // TX Buffer - 5679250 to 5679388
writeRegister(0x46, 0x13); // TX Buffer - 5679399 to 5679537
writeRegister(0x04, 0x07); // TX - 5679551 to 5679685
writeRegister(0x00, 0xFF); // CS0 - 5686329 to 5686468
writeRegister(0x01, 0xFF); // CS1 - 5686482 to 5686626
writeRegister(0x16, 0xC0); // FIFO CTRL - 5686632 to 5686772
writeRegister(0x40, 0x13); // TX Buffer - 5686781 to 5686915
writeRegister(0x41, 0x0E); // TX Buffer - 5686929 to 5687065
writeRegister(0x44, 0x23); // TX Buffer - 5687077 to 5687213
writeRegister(0x45, 0x11); // TX Buffer - 5687226 to 5687360
writeRegister(0x46, 0x13); // TX Buffer - 5687374 to 5687517
writeRegister(0x04, 0x07); // TX - 5687523 to 5687657
writeRegister(0x00, 0xFF); // CS0 - 5694304 to 5694445
writeRegister(0x01, 0xFF); // CS1 - 5694454 to 5694594
writeRegister(0x16, 0xC0); // FIFO CTRL - 5694608 to 5694743
writeRegister(0x40, 0x13); // TX Buffer - 5694756 to 5694892
writeRegister(0x41, 0x0E); // TX Buffer - 5694904 to 5695039
writeRegister(0x44, 0x23); // TX Buffer - 5695053 to 5695187
writeRegister(0x45, 0x11); // TX Buffer - 5695201 to 5695337
writeRegister(0x46, 0x13); // TX Buffer - 5695350 to 5695486
writeRegister(0x04, 0x07); // TX - 5695499 to 5695634
writeRegister(0x00, 0xFF); // CS0 - 5702280 to 5702417
writeRegister(0x01, 0xFF); // CS1 - 5702429 to 5702571
writeRegister(0x16, 0xC0); // FIFO CTRL - 5702580 to 5702718
writeRegister(0x40, 0x13); // TX Buffer - 5702728 to 5702867
writeRegister(0x41, 0x0E); // TX Buffer - 5702876 to 5703014
writeRegister(0x44, 0x23); // TX Buffer - 5703025 to 5703164
writeRegister(0x45, 0x11); // TX Buffer - 5703173 to 5703311
writeRegister(0x46, 0x13); // TX Buffer - 5703322 to 5703460
writeRegister(0x04, 0x07); // TX - 5703471 to 5703608
writeRegister(0x00, 0xFF); // CS0 - 5710336 to 5710477
writeRegister(0x01, 0xFF); // CS1 - 5710486 to 5710626
writeRegister(0x16, 0xC0); // FIFO CTRL - 5710640 to 5710775
writeRegister(0x40, 0x13); // TX Buffer - 5710789 to 5710924
writeRegister(0x41, 0x0E); // TX Buffer - 5710936 to 5711071
writeRegister(0x44, 0x23); // TX Buffer - 5711085 to 5711221
writeRegister(0x45, 0x11); // TX Buffer - 5711233 to 5711368
writeRegister(0x46, 0x13); // TX Buffer - 5711382 to 5711518
writeRegister(0x04, 0x07); // TX - 5711531 to 5711666
writeRegister(0x00, 0xFF); // CS0 - 5718312 to 5718449
writeRegister(0x01, 0xFF); // CS1 - 5718462 to 5718603
writeRegister(0x16, 0xC0); // FIFO CTRL - 5718612 to 5718750
writeRegister(0x40, 0x13); // TX Buffer - 5718761 to 5718902
writeRegister(0x41, 0x0E); // TX Buffer - 5718909 to 5719047
writeRegister(0x44, 0x23); // TX Buffer - 5719057 to 5719199
writeRegister(0x45, 0x11); // TX Buffer - 5719205 to 5719348
writeRegister(0x46, 0x13); // TX Buffer - 5719354 to 5719492
writeRegister(0x04, 0x07); // TX - 5719503 to 5719644
writeRegister(0x00, 0xFF); // CS0 - 5726284 to 5726423
writeRegister(0x01, 0xFF); // CS1 - 5726437 to 5726575
writeRegister(0x16, 0xC0); // FIFO CTRL - 5726588 to 5726722
writeRegister(0x40, 0x13); // TX Buffer - 5726736 to 5726870
writeRegister(0x41, 0x0E); // TX Buffer - 5726884 to 5727019
writeRegister(0x44, 0x23); // TX Buffer - 5727032 to 5727167
writeRegister(0x45, 0x11); // TX Buffer - 5727181 to 5727317
writeRegister(0x46, 0x13); // TX Buffer - 5727329 to 5727466
writeRegister(0x04, 0x07); // TX - 5727478 to 5727612
writeRegister(0x00, 0xFF); // CS0 - 5734344 to 5734480
writeRegister(0x01, 0xFF); // CS1 - 5734494 to 5734635
writeRegister(0x16, 0xC0); // FIFO CTRL - 5734644 to 5734782
writeRegister(0x40, 0x13); // TX Buffer - 5734793 to 5734934
writeRegister(0x41, 0x0E); // TX Buffer - 5734941 to 5735079
writeRegister(0x44, 0x23); // TX Buffer - 5735089 to 5735231
writeRegister(0x45, 0x11); // TX Buffer - 5735238 to 5735380
writeRegister(0x46, 0x13); // TX Buffer - 5735386 to 5735526
writeRegister(0x04, 0x07); // TX - 5735535 to 5735677
writeRegister(0x00, 0xFF); // CS0 - 5742316 to 5742457
writeRegister(0x01, 0xFF); // CS1 - 5742466 to 5742606
writeRegister(0x16, 0xC0); // FIFO CTRL - 5742620 to 5742756
writeRegister(0x40, 0x13); // TX Buffer - 5742768 to 5742902
writeRegister(0x41, 0x0E); // TX Buffer - 5742916 to 5743051
writeRegister(0x44, 0x23); // TX Buffer - 5743065 to 5743199
writeRegister(0x45, 0x11); // TX Buffer - 5743213 to 5743349
writeRegister(0x46, 0x13); // TX Buffer - 5743362 to 5743498
writeRegister(0x04, 0x07); // TX - 5743510 to 5743646
writeRegister(0x00, 0xFF); // CS0 - 5750292 to 5750429
writeRegister(0x01, 0xFF); // CS1 - 5750441 to 5750583
writeRegister(0x16, 0xC0); // FIFO CTRL - 5750595 to 5750730
writeRegister(0x40, 0x13); // TX Buffer - 5750744 to 5750879
writeRegister(0x41, 0x0E); // TX Buffer - 5750888 to 5751026
writeRegister(0x44, 0x23); // TX Buffer - 5751037 to 5751176
writeRegister(0x45, 0x11); // TX Buffer - 5751185 to 5751323
writeRegister(0x46, 0x13); // TX Buffer - 5751334 to 5751472
writeRegister(0x04, 0x07); // TX - 5751486 to 5751620
writeRegister(0x00, 0xFF); // CS0 - 5758348 to 5758489
writeRegister(0x01, 0xFF); // CS1 - 5758498 to 5758638
writeRegister(0x16, 0xC0); // FIFO CTRL - 5758652 to 5758787
writeRegister(0x40, 0x13); // TX Buffer - 5758800 to 5758936
writeRegister(0x41, 0x0E); // TX Buffer - 5758948 to 5759083
writeRegister(0x44, 0x23); // TX Buffer - 5759097 to 5759233
writeRegister(0x45, 0x11); // TX Buffer - 5759245 to 5759381
writeRegister(0x46, 0x13); // TX Buffer - 5759394 to 5759530
writeRegister(0x04, 0x07); // TX - 5759543 to 5759678
writeRegister(0x00, 0xFF); // CS0 - 5766324 to 5766461
writeRegister(0x01, 0xFF); // CS1 - 5766474 to 5766615
writeRegister(0x16, 0xC0); // FIFO CTRL - 5766624 to 5766762
writeRegister(0x40, 0x13); // TX Buffer - 5766772 to 5766910
writeRegister(0x41, 0x0E); // TX Buffer - 5766920 to 5767059
writeRegister(0x44, 0x23); // TX Buffer - 5767069 to 5767208
writeRegister(0x45, 0x11); // TX Buffer - 5767217 to 5767355
writeRegister(0x46, 0x13); // TX Buffer - 5767366 to 5767504
writeRegister(0x04, 0x07); // TX - 5767515 to 5767652
writeRegister(0x00, 0xFF); // CS0 - 5774296 to 5774435
writeRegister(0x01, 0xFF); // CS1 - 5774449 to 5774587
writeRegister(0x16, 0xC0); // FIFO CTRL - 5774599 to 5774734
writeRegister(0x40, 0x13); // TX Buffer - 5774748 to 5774882
writeRegister(0x41, 0x0E); // TX Buffer - 5774896 to 5775031
writeRegister(0x44, 0x23); // TX Buffer - 5775044 to 5775179
writeRegister(0x45, 0x11); // TX Buffer - 5775193 to 5775329
writeRegister(0x46, 0x13); // TX Buffer - 5775341 to 5775476
writeRegister(0x04, 0x07); // TX - 5775490 to 5775624
writeRegister(0x00, 0xFF); // CS0 - 5782356 to 5782492
writeRegister(0x01, 0xFF); // CS1 - 5782506 to 5782647
writeRegister(0x16, 0xC0); // FIFO CTRL - 5782656 to 5782794
writeRegister(0x40, 0x13); // TX Buffer - 5782805 to 5782942
writeRegister(0x41, 0x0E); // TX Buffer - 5782953 to 5783091
writeRegister(0x44, 0x23); // TX Buffer - 5783101 to 5783239
writeRegister(0x45, 0x11); // TX Buffer - 5783250 to 5783389
writeRegister(0x46, 0x13); // TX Buffer - 5783398 to 5783538
writeRegister(0x04, 0x07); // TX - 5783547 to 5783686
writeRegister(0x00, 0xFF); // CS0 - 5790328 to 5790469
writeRegister(0x01, 0xFF); // CS1 - 5790481 to 5790619
writeRegister(0x16, 0xC0); // FIFO CTRL - 5790632 to 5790766
writeRegister(0x40, 0x13); // TX Buffer - 5790780 to 5790914
writeRegister(0x41, 0x0E); // TX Buffer - 5790928 to 5791063
writeRegister(0x44, 0x23); // TX Buffer - 5791077 to 5791211
writeRegister(0x45, 0x11); // TX Buffer - 5791225 to 5791361
writeRegister(0x46, 0x13); // TX Buffer - 5791373 to 5791510
writeRegister(0x04, 0x07); // TX - 5791522 to 5791658
writeRegister(0x00, 0xFF); // CS0 - 5798303 to 5798447
writeRegister(0x01, 0xFF); // CS1 - 5798453 to 5798593
writeRegister(0x16, 0xC0); // FIFO CTRL - 5798607 to 5798742
writeRegister(0x40, 0x13); // TX Buffer - 5798756 to 5798891
writeRegister(0x41, 0x0E); // TX Buffer - 5798904 to 5799038
writeRegister(0x44, 0x23); // TX Buffer - 5799052 to 5799188
writeRegister(0x45, 0x11); // TX Buffer - 5799200 to 5799335
writeRegister(0x46, 0x13); // TX Buffer - 5799349 to 5799484
writeRegister(0x04, 0x07); // TX - 5799498 to 5799632
writeRegister(0x00, 0xFF); // CS0 - 5806360 to 5806501
writeRegister(0x01, 0xFF); // CS1 - 5806514 to 5806650
writeRegister(0x16, 0xC0); // FIFO CTRL - 5806664 to 5806799
writeRegister(0x40, 0x13); // TX Buffer - 5806812 to 5806948
writeRegister(0x41, 0x0E); // TX Buffer - 5806960 to 5807095
writeRegister(0x44, 0x23); // TX Buffer - 5807109 to 5807245
writeRegister(0x45, 0x11); // TX Buffer - 5807257 to 5807393
writeRegister(0x46, 0x13); // TX Buffer - 5807406 to 5807542
writeRegister(0x04, 0x07); // TX - 5807555 to 5807690
writeRegister(0x00, 0xFF); // CS0 - 5814336 to 5814479
writeRegister(0x01, 0xFF); // CS1 - 5814486 to 5814627
writeRegister(0x16, 0xC0); // FIFO CTRL - 5814639 to 5814774
writeRegister(0x40, 0x13); // TX Buffer - 5814788 to 5814922
writeRegister(0x41, 0x0E); // TX Buffer - 5814932 to 5815072
writeRegister(0x44, 0x23); // TX Buffer - 5815081 to 5815220
writeRegister(0x45, 0x11); // TX Buffer - 5815229 to 5815367
writeRegister(0x46, 0x13); // TX Buffer - 5815378 to 5815516
writeRegister(0x04, 0x07); // TX - 5815530 to 5815664
writeRegister(0x00, 0xFF); // CS0 - 5822308 to 5822447
writeRegister(0x01, 0xFF); // CS1 - 5822461 to 5822605
writeRegister(0x16, 0xC0); // FIFO CTRL - 5822611 to 5822751
writeRegister(0x40, 0x13); // TX Buffer - 5822760 to 5822894
writeRegister(0x41, 0x0E); // TX Buffer - 5822908 to 5823044
writeRegister(0x44, 0x23); // TX Buffer - 5823056 to 5823192
writeRegister(0x45, 0x11); // TX Buffer - 5823205 to 5823339
writeRegister(0x46, 0x13); // TX Buffer - 5823353 to 5823496
writeRegister(0x04, 0x07); // TX - 5823502 to 5823636
writeRegister(0x00, 0xFF); // CS0 - 5830368 to 5830504
writeRegister(0x01, 0xFF); // CS1 - 5830518 to 5830659
writeRegister(0x16, 0xC0); // FIFO CTRL - 5830672 to 5830806
writeRegister(0x40, 0x13); // TX Buffer - 5830820 to 5830954
writeRegister(0x41, 0x0E); // TX Buffer - 5830965 to 5831103
writeRegister(0x44, 0x23); // TX Buffer - 5831113 to 5831251
writeRegister(0x45, 0x11); // TX Buffer - 5831261 to 5831401
writeRegister(0x46, 0x13); // TX Buffer - 5831410 to 5831550
writeRegister(0x04, 0x07); // TX - 5831562 to 5831698
writeRegister(0x00, 0xFF); // CS0 - 5838340 to 5838481
writeRegister(0x01, 0xFF); // CS1 - 5838493 to 5838637
writeRegister(0x16, 0xC0); // FIFO CTRL - 5838644 to 5838786
writeRegister(0x40, 0x13); // TX Buffer - 5838792 to 5838926
writeRegister(0x41, 0x0E); // TX Buffer - 5838940 to 5839075
writeRegister(0x44, 0x23); // TX Buffer - 5839088 to 5839223
writeRegister(0x45, 0x11); // TX Buffer - 5839237 to 5839373
writeRegister(0x46, 0x13); // TX Buffer - 5839385 to 5839528
writeRegister(0x04, 0x07); // TX - 5839534 to 5839670
writeRegister(0x00, 0xFF); // CS0 - 5846315 to 5846456
writeRegister(0x01, 0xFF); // CS1 - 5846465 to 5846605
writeRegister(0x16, 0xC0); // FIFO CTRL - 5846619 to 5846754
writeRegister(0x40, 0x13); // TX Buffer - 5846768 to 5846903
writeRegister(0x41, 0x0E); // TX Buffer - 5846915 to 5847050
writeRegister(0x44, 0x23); // TX Buffer - 5847064 to 5847200
writeRegister(0x45, 0x11); // TX Buffer - 5847212 to 5847347
writeRegister(0x46, 0x13); // TX Buffer - 5847361 to 5847496
writeRegister(0x04, 0x07); // TX - 5847510 to 5847645
writeRegister(0x00, 0xFF); // CS0 - 5854291 to 5854428
writeRegister(0x01, 0xFF); // CS1 - 5854441 to 5854582
writeRegister(0x16, 0xC0); // FIFO CTRL - 5854591 to 5854729
writeRegister(0x40, 0x13); // TX Buffer - 5854740 to 5854881
writeRegister(0x41, 0x0E); // TX Buffer - 5854888 to 5855026
writeRegister(0x44, 0x23); // TX Buffer - 5855036 to 5855178
writeRegister(0x45, 0x11); // TX Buffer - 5855184 to 5855327
writeRegister(0x46, 0x13); // TX Buffer - 5855333 to 5855473
writeRegister(0x04, 0x07); // TX - 5855482 to 5855622
writeRegister(0x00, 0xFF); // CS0 - 5862348 to 5862491
writeRegister(0x01, 0xFF); // CS1 - 5862497 to 5862639
writeRegister(0x16, 0xC0); // FIFO CTRL - 5862651 to 5862786
writeRegister(0x40, 0x13); // TX Buffer - 5862800 to 5862935
writeRegister(0x41, 0x0E); // TX Buffer - 5862948 to 5863082
writeRegister(0x44, 0x23); // TX Buffer - 5863096 to 5863232
writeRegister(0x45, 0x11); // TX Buffer - 5863245 to 5863379
writeRegister(0x46, 0x13); // TX Buffer - 5863393 to 5863528
writeRegister(0x04, 0x07); // TX - 5863542 to 5863676
writeRegister(0x00, 0xFF); // CS0 - 5870323 to 5870459
writeRegister(0x01, 0xFF); // CS1 - 5870473 to 5870614
writeRegister(0x16, 0xC0); // FIFO CTRL - 5870623 to 5870761
writeRegister(0x40, 0x13); // TX Buffer - 5870772 to 5870913
writeRegister(0x41, 0x0E); // TX Buffer - 5870920 to 5871058
writeRegister(0x44, 0x23); // TX Buffer - 5871068 to 5871210
writeRegister(0x45, 0x11); // TX Buffer - 5871217 to 5871359
writeRegister(0x46, 0x13); // TX Buffer - 5871365 to 5871505
writeRegister(0x04, 0x07); // TX - 5871514 to 5871656
writeRegister(0x00, 0xFF); // CS0 - 5878295 to 5878436
writeRegister(0x01, 0xFF); // CS1 - 5878445 to 5878585
writeRegister(0x16, 0xC0); // FIFO CTRL - 5878599 to 5878735
writeRegister(0x40, 0x13); // TX Buffer - 5878747 to 5878881
writeRegister(0x41, 0x0E); // TX Buffer - 5878895 to 5879030
writeRegister(0x44, 0x23); // TX Buffer - 5879044 to 5879178
writeRegister(0x45, 0x11); // TX Buffer - 5879192 to 5879328
writeRegister(0x46, 0x13); // TX Buffer - 5879341 to 5879477
writeRegister(0x04, 0x07); // TX - 5879489 to 5879625
writeRegister(0x00, 0xFF); // CS0 - 5886352 to 5886491
writeRegister(0x01, 0xFF); // CS1 - 5886505 to 5886649
writeRegister(0x16, 0xC0); // FIFO CTRL - 5886656 to 5886794
writeRegister(0x40, 0x13); // TX Buffer - 5886804 to 5886946
writeRegister(0x41, 0x0E); // TX Buffer - 5886952 to 5887093
writeRegister(0x44, 0x23); // TX Buffer - 5887100 to 5887243
writeRegister(0x45, 0x11); // TX Buffer - 5887249 to 5887391
writeRegister(0x46, 0x13); // TX Buffer - 5887397 to 5887540
writeRegister(0x04, 0x07); // TX - 5887546 to 5887688
writeRegister(0x00, 0xFF); // CS0 - 5894327 to 5894468
writeRegister(0x01, 0xFF); // CS1 - 5894477 to 5894617
writeRegister(0x16, 0xC0); // FIFO CTRL - 5894631 to 5894766
writeRegister(0x40, 0x13); // TX Buffer - 5894779 to 5894915
writeRegister(0x41, 0x0E); // TX Buffer - 5894927 to 5895062
writeRegister(0x44, 0x23); // TX Buffer - 5895076 to 5895212
writeRegister(0x45, 0x11); // TX Buffer - 5895224 to 5895360
writeRegister(0x46, 0x13); // TX Buffer - 5895373 to 5895509
writeRegister(0x04, 0x07); // TX - 5895522 to 5895657
writeRegister(0x00, 0xFF); // CS0 - 5902303 to 5902440
writeRegister(0x01, 0xFF); // CS1 - 5902453 to 5902594
writeRegister(0x16, 0xC0); // FIFO CTRL - 5902603 to 5902741
writeRegister(0x40, 0x13); // TX Buffer - 5902751 to 5902889
writeRegister(0x41, 0x0E); // TX Buffer - 5902899 to 5903038
writeRegister(0x44, 0x23); // TX Buffer - 5903048 to 5903187
writeRegister(0x45, 0x11); // TX Buffer - 5903196 to 5903334
writeRegister(0x46, 0x13); // TX Buffer - 5903345 to 5903483
writeRegister(0x04, 0x07); // TX - 5903494 to 5903631
writeRegister(0x00, 0xFF); // CS0 - 5910359 to 5910499
writeRegister(0x01, 0xFF); // CS1 - 5910509 to 5910649
writeRegister(0x16, 0xC0); // FIFO CTRL - 5910663 to 5910798
writeRegister(0x40, 0x13); // TX Buffer - 5910812 to 5910947
writeRegister(0x41, 0x0E); // TX Buffer - 5910960 to 5911094
writeRegister(0x44, 0x23); // TX Buffer - 5911108 to 5911244
writeRegister(0x45, 0x11); // TX Buffer - 5911257 to 5911391
writeRegister(0x46, 0x13); // TX Buffer - 5911405 to 5911540
writeRegister(0x04, 0x07); // TX - 5911554 to 5911688
writeRegister(0x00, 0xFF); // CS0 - 5918335 to 5918471
writeRegister(0x01, 0xFF); // CS1 - 5918485 to 5918626
writeRegister(0x16, 0xC0); // FIFO CTRL - 5918635 to 5918773
writeRegister(0x40, 0x13); // TX Buffer - 5918784 to 5918921
writeRegister(0x41, 0x0E); // TX Buffer - 5918932 to 5919070
writeRegister(0x44, 0x23); // TX Buffer - 5919080 to 5919218
writeRegister(0x45, 0x11); // TX Buffer - 5919229 to 5919368
writeRegister(0x46, 0x13); // TX Buffer - 5919377 to 5919517
writeRegister(0x04, 0x07); // TX - 5919526 to 5919665
writeRegister(0x00, 0xFF); // CS0 - 5926307 to 5926448
writeRegister(0x01, 0xFF); // CS1 - 5926460 to 5926598
writeRegister(0x16, 0xC0); // FIFO CTRL - 5926611 to 5926745
writeRegister(0x40, 0x13); // TX Buffer - 5926759 to 5926893
writeRegister(0x41, 0x0E); // TX Buffer - 5926907 to 5927042
writeRegister(0x44, 0x23); // TX Buffer - 5927056 to 5927190
writeRegister(0x45, 0x11); // TX Buffer - 5927204 to 5927340
writeRegister(0x46, 0x13); // TX Buffer - 5927352 to 5927489
writeRegister(0x04, 0x07); // TX - 5927501 to 5927637
writeRegister(0x00, 0xFF); // CS0 - 5934367 to 5934503
writeRegister(0x01, 0xFF); // CS1 - 5934517 to 5934657
writeRegister(0x16, 0xC0); // FIFO CTRL - 5934667 to 5934806
writeRegister(0x40, 0x13); // TX Buffer - 5934816 to 5934958
writeRegister(0x41, 0x0E); // TX Buffer - 5934964 to 5935102
writeRegister(0x44, 0x23); // TX Buffer - 5935112 to 5935253
writeRegister(0x45, 0x11); // TX Buffer - 5935261 to 5935403
writeRegister(0x46, 0x13); // TX Buffer - 5935409 to 5935549
writeRegister(0x04, 0x07); // TX - 5935558 to 5935700
writeRegister(0x00, 0xFF); // CS0 - 5942339 to 5942480
writeRegister(0x01, 0xFF); // CS1 - 5942493 to 5942629
writeRegister(0x16, 0xC0); // FIFO CTRL - 5942643 to 5942778
writeRegister(0x40, 0x13); // TX Buffer - 5942791 to 5942927
writeRegister(0x41, 0x0E); // TX Buffer - 5942939 to 5943074
writeRegister(0x44, 0x23); // TX Buffer - 5943088 to 5943224
writeRegister(0x45, 0x11); // TX Buffer - 5943236 to 5943372
writeRegister(0x46, 0x13); // TX Buffer - 5943385 to 5943521
writeRegister(0x04, 0x07); // TX - 5943534 to 5943669
writeRegister(0x00, 0xFF); // CS0 - 5950315 to 5950458
writeRegister(0x01, 0xFF); // CS1 - 5950465 to 5950606
writeRegister(0x16, 0xC0); // FIFO CTRL - 5950618 to 5950753
writeRegister(0x40, 0x13); // TX Buffer - 5950767 to 5950901
writeRegister(0x41, 0x0E); // TX Buffer - 5950911 to 5951051
writeRegister(0x44, 0x23); // TX Buffer - 5951060 to 5951199
writeRegister(0x45, 0x11); // TX Buffer - 5951208 to 5951346
writeRegister(0x46, 0x13); // TX Buffer - 5951357 to 5951495
writeRegister(0x04, 0x07); // TX - 5951509 to 5951643
writeRegister(0x00, 0xFF); // CS0 - 5958371 to 5958512
writeRegister(0x01, 0xFF); // CS1 - 5958521 to 5958661
writeRegister(0x16, 0xC0); // FIFO CTRL - 5958675 to 5958810
writeRegister(0x40, 0x13); // TX Buffer - 5958824 to 5958959
writeRegister(0x41, 0x0E); // TX Buffer - 5958972 to 5959106
writeRegister(0x44, 0x23); // TX Buffer - 5959120 to 5959256
writeRegister(0x45, 0x11); // TX Buffer - 5959268 to 5959403
writeRegister(0x46, 0x13); // TX Buffer - 5959417 to 5959552
writeRegister(0x04, 0x07); // TX - 5959566 to 5959700
writeRegister(0x00, 0xFF); // CS0 - 5966347 to 5966483
writeRegister(0x01, 0xFF); // CS1 - 5966497 to 5966638
writeRegister(0x16, 0xC0); // FIFO CTRL - 5966651 to 5966785
writeRegister(0x40, 0x13); // TX Buffer - 5966799 to 5966933
writeRegister(0x41, 0x0E); // TX Buffer - 5966944 to 5967082
writeRegister(0x44, 0x23); // TX Buffer - 5967092 to 5967230
writeRegister(0x45, 0x11); // TX Buffer - 5967240 to 5967380
writeRegister(0x46, 0x13); // TX Buffer - 5967389 to 5967529
writeRegister(0x04, 0x07); // TX - 5967541 to 5967677
writeRegister(0x00, 0xFF); // CS0 - 5974319 to 5974460
writeRegister(0x01, 0xFF); // CS1 - 5974472 to 5974616
writeRegister(0x16, 0xC0); // FIFO CTRL - 5974623 to 5974765
writeRegister(0x40, 0x13); // TX Buffer - 5974771 to 5974905
writeRegister(0x41, 0x0E); // TX Buffer - 5974919 to 5975054
writeRegister(0x44, 0x23); // TX Buffer - 5975068 to 5975202
writeRegister(0x45, 0x11); // TX Buffer - 5975216 to 5975352
writeRegister(0x46, 0x13); // TX Buffer - 5975364 to 5975507
writeRegister(0x04, 0x07); // TX - 5975513 to 5975649
writeRegister(0x00, 0xFF); // CS0 - 5982379 to 5982515
writeRegister(0x01, 0xFF); // CS1 - 5982529 to 5982669
writeRegister(0x16, 0xC0); // FIFO CTRL - 5982679 to 5982819
writeRegister(0x40, 0x13); // TX Buffer - 5982828 to 5982967
writeRegister(0x41, 0x0E); // TX Buffer - 5982976 to 5983114
writeRegister(0x44, 0x23); // TX Buffer - 5983124 to 5983262
writeRegister(0x45, 0x11); // TX Buffer - 5983273 to 5983412
writeRegister(0x46, 0x13); // TX Buffer - 5983421 to 5983561
writeRegister(0x04, 0x07); // TX - 5983570 to 5983709
writeRegister(0x00, 0xFF); // CS0 - 5990351 to 5990492
writeRegister(0x01, 0xFF); // CS1 - 5990504 to 5990641
writeRegister(0x16, 0xC0); // FIFO CTRL - 5990655 to 5990790
writeRegister(0x40, 0x13); // TX Buffer - 5990803 to 5990939
writeRegister(0x41, 0x0E); // TX Buffer - 5990951 to 5991086
writeRegister(0x44, 0x23); // TX Buffer - 5991100 to 5991234
writeRegister(0x45, 0x11); // TX Buffer - 5991248 to 5991384
writeRegister(0x46, 0x13); // TX Buffer - 5991397 to 5991533
writeRegister(0x04, 0x07); // TX - 5991546 to 5991681
writeRegister(0x00, 0xFF); // CS0 - 5998327 to 5998470
writeRegister(0x01, 0xFF); // CS1 - 5998476 to 5998618
writeRegister(0x16, 0xC0); // FIFO CTRL - 5998630 to 5998765
writeRegister(0x40, 0x13); // TX Buffer - 5998779 to 5998914
writeRegister(0x41, 0x0E); // TX Buffer - 5998927 to 5999061
writeRegister(0x44, 0x23); // TX Buffer - 5999075 to 5999211
writeRegister(0x45, 0x11); // TX Buffer - 5999224 to 5999358
writeRegister(0x46, 0x13); // TX Buffer - 5999372 to 5999507
writeRegister(0x04, 0x07); // TX - 5999521 to 5999655
writeRegister(0x00, 0xFF); // CS0 - 6006375 to 6006514
writeRegister(0x01, 0xFF); // CS1 - 6006524 to 6006666
writeRegister(0x16, 0xC0); // FIFO CTRL - 6006678 to 6006813
writeRegister(0x40, 0x13); // TX Buffer - 6006827 to 6006962
writeRegister(0x41, 0x0E); // TX Buffer - 6006975 to 6007109
writeRegister(0x44, 0x23); // TX Buffer - 6007123 to 6007259
writeRegister(0x45, 0x11); // TX Buffer - 6007272 to 6007406
writeRegister(0x46, 0x13); // TX Buffer - 6007420 to 6007555
writeRegister(0x04, 0x07); // TX - 6007569 to 6007703
writeRegister(0x00, 0xFF); // CS0 - 6014350 to 6014486
writeRegister(0x01, 0xFF); // CS1 - 6014500 to 6014641
writeRegister(0x16, 0xC0); // FIFO CTRL - 6014650 to 6014788
writeRegister(0x40, 0x13); // TX Buffer - 6014799 to 6014936
writeRegister(0x41, 0x0E); // TX Buffer - 6014947 to 6015085
writeRegister(0x44, 0x23); // TX Buffer - 6015095 to 6015233
writeRegister(0x45, 0x11); // TX Buffer - 6015244 to 6015383
writeRegister(0x46, 0x13); // TX Buffer - 6015392 to 6015532
writeRegister(0x04, 0x07); // TX - 6015541 to 6015680
writeRegister(0x00, 0xFF); // CS0 - 6022322 to 6022463
writeRegister(0x01, 0xFF); // CS1 - 6022475 to 6022612
writeRegister(0x16, 0xC0); // FIFO CTRL - 6022626 to 6022760
writeRegister(0x40, 0x13); // TX Buffer - 6022774 to 6022908
writeRegister(0x41, 0x0E); // TX Buffer - 6022922 to 6023057
writeRegister(0x44, 0x23); // TX Buffer - 6023071 to 6023205
writeRegister(0x45, 0x11); // TX Buffer - 6023219 to 6023355
writeRegister(0x46, 0x13); // TX Buffer - 6023368 to 6023504
writeRegister(0x04, 0x07); // TX - 6023516 to 6023652
writeRegister(0x00, 0xFF); // CS0 - 6030382 to 6030518
writeRegister(0x01, 0xFF); // CS1 - 6030532 to 6030672
writeRegister(0x16, 0xC0); // FIFO CTRL - 6030683 to 6030821
writeRegister(0x40, 0x13); // TX Buffer - 6030831 to 6030973
writeRegister(0x41, 0x0E); // TX Buffer - 6030979 to 6031117
writeRegister(0x44, 0x23); // TX Buffer - 6031127 to 6031270
writeRegister(0x45, 0x11); // TX Buffer - 6031276 to 6031418
writeRegister(0x46, 0x13); // TX Buffer - 6031424 to 6031564
writeRegister(0x04, 0x07); // TX - 6031573 to 6031715
writeRegister(0x00, 0xFF); // CS0 - 6038354 to 6038495
writeRegister(0x01, 0xFF); // CS1 - 6038508 to 6038644
writeRegister(0x16, 0xC0); // FIFO CTRL - 6038658 to 6038793
writeRegister(0x40, 0x13); // TX Buffer - 6038806 to 6038942
writeRegister(0x41, 0x0E); // TX Buffer - 6038954 to 6039089
writeRegister(0x44, 0x23); // TX Buffer - 6039103 to 6039239
writeRegister(0x45, 0x11); // TX Buffer - 6039251 to 6039387
writeRegister(0x46, 0x13); // TX Buffer - 6039400 to 6039536
writeRegister(0x04, 0x07); // TX - 6039549 to 6039684
writeRegister(0x00, 0xFF); // CS0 - 6046330 to 6046473
writeRegister(0x01, 0xFF); // CS1 - 6046480 to 6046621
writeRegister(0x16, 0xC0); // FIFO CTRL - 6046633 to 6046768
writeRegister(0x40, 0x13); // TX Buffer - 6046782 to 6046916
writeRegister(0x41, 0x0E); // TX Buffer - 6046926 to 6047065
writeRegister(0x44, 0x23); // TX Buffer - 6047075 to 6047214
writeRegister(0x45, 0x11); // TX Buffer - 6047223 to 6047361
writeRegister(0x46, 0x13); // TX Buffer - 6047372 to 6047510
writeRegister(0x04, 0x07); // TX - 6047524 to 6047658
writeRegister(0x00, 0xFF); // CS0 - 6054302 to 6054441
writeRegister(0x01, 0xFF); // CS1 - 6054455 to 6054599
writeRegister(0x16, 0xC0); // FIFO CTRL - 6054605 to 6054744
writeRegister(0x40, 0x13); // TX Buffer - 6054754 to 6054888
writeRegister(0x41, 0x0E); // TX Buffer - 6054902 to 6055037
writeRegister(0x44, 0x23); // TX Buffer - 6055050 to 6055185
writeRegister(0x45, 0x11); // TX Buffer - 6055199 to 6055335
writeRegister(0x46, 0x13); // TX Buffer - 6055347 to 6055490
writeRegister(0x04, 0x07); // TX - 6055496 to 6055630
writeRegister(0x00, 0xFF); // CS0 - 6062362 to 6062498
writeRegister(0x01, 0xFF); // CS1 - 6062512 to 6062653
writeRegister(0x16, 0xC0); // FIFO CTRL - 6062666 to 6062800
writeRegister(0x40, 0x13); // TX Buffer - 6062814 to 6062948
writeRegister(0x41, 0x0E); // TX Buffer - 6062959 to 6063097
writeRegister(0x44, 0x23); // TX Buffer - 6063107 to 6063245
writeRegister(0x45, 0x11); // TX Buffer - 6063256 to 6063395
writeRegister(0x46, 0x13); // TX Buffer - 6063404 to 6063544
writeRegister(0x04, 0x07); // TX - 6063556 to 6063692
writeRegister(0x00, 0xFF); // CS0 - 6070334 to 6070475
writeRegister(0x01, 0xFF); // CS1 - 6070487 to 6070631
writeRegister(0x16, 0xC0); // FIFO CTRL - 6070638 to 6070780
writeRegister(0x40, 0x13); // TX Buffer - 6070786 to 6070920
writeRegister(0x41, 0x0E); // TX Buffer - 6070934 to 6071069
writeRegister(0x44, 0x23); // TX Buffer - 6071083 to 6071217
writeRegister(0x45, 0x11); // TX Buffer - 6071231 to 6071367
writeRegister(0x46, 0x13); // TX Buffer - 6071379 to 6071522
writeRegister(0x04, 0x07); // TX - 6071528 to 6071664
writeRegister(0x00, 0xFF); // CS0 - 6078309 to 6078450
writeRegister(0x01, 0xFF); // CS1 - 6078459 to 6078599
writeRegister(0x16, 0xC0); // FIFO CTRL - 6078613 to 6078748
writeRegister(0x40, 0x13); // TX Buffer - 6078762 to 6078897
writeRegister(0x41, 0x0E); // TX Buffer - 6078910 to 6079044
writeRegister(0x44, 0x23); // TX Buffer - 6079058 to 6079194
writeRegister(0x45, 0x11); // TX Buffer - 6079206 to 6079341
writeRegister(0x46, 0x13); // TX Buffer - 6079355 to 6079490
writeRegister(0x04, 0x07); // TX - 6079504 to 6079638
writeRegister(0x00, 0xFF); // CS0 - 6086366 to 6086507
writeRegister(0x01, 0xFF); // CS1 - 6086520 to 6086656
writeRegister(0x16, 0xC0); // FIFO CTRL - 6086670 to 6086805
writeRegister(0x40, 0x13); // TX Buffer - 6086818 to 6086954
writeRegister(0x41, 0x0E); // TX Buffer - 6086966 to 6087101
writeRegister(0x44, 0x23); // TX Buffer - 6087115 to 6087249
writeRegister(0x45, 0x11); // TX Buffer - 6087263 to 6087399
writeRegister(0x46, 0x13); // TX Buffer - 6087412 to 6087548
writeRegister(0x04, 0x07); // TX - 6087561 to 6087696
writeRegister(0x00, 0xFF); // CS0 - 6094342 to 6094485
writeRegister(0x01, 0xFF); // CS1 - 6094492 to 6094633
writeRegister(0x16, 0xC0); // FIFO CTRL - 6094645 to 6094780
writeRegister(0x40, 0x13); // TX Buffer - 6094794 to 6094928
writeRegister(0x41, 0x0E); // TX Buffer - 6094942 to 6095078
writeRegister(0x44, 0x23); // TX Buffer - 6095090 to 6095226
writeRegister(0x45, 0x11); // TX Buffer - 6095239 to 6095373
writeRegister(0x46, 0x13); // TX Buffer - 6095387 to 6095522
writeRegister(0x04, 0x07); // TX - 6095536 to 6095670
writeRegister(0x00, 0xFF); // CS0 - 6102317 to 6102453
writeRegister(0x01, 0xFF); // CS1 - 6102467 to 6102607
writeRegister(0x16, 0xC0); // FIFO CTRL - 6102617 to 6102757
writeRegister(0x40, 0x13); // TX Buffer - 6102766 to 6102908
writeRegister(0x41, 0x0E); // TX Buffer - 6102914 to 6103052
writeRegister(0x44, 0x23); // TX Buffer - 6103062 to 6103204
writeRegister(0x45, 0x11); // TX Buffer - 6103211 to 6103353
writeRegister(0x46, 0x13); // TX Buffer - 6103359 to 6103499
writeRegister(0x04, 0x07); // TX - 6103508 to 6103650
writeRegister(0x00, 0xFF); // CS0 - 6110374 to 6110517
writeRegister(0x01, 0xFF); // CS1 - 6110524 to 6110665
writeRegister(0x16, 0xC0); // FIFO CTRL - 6110678 to 6110812
writeRegister(0x40, 0x13); // TX Buffer - 6110826 to 6110960
writeRegister(0x41, 0x0E); // TX Buffer - 6110974 to 6111109
writeRegister(0x44, 0x23); // TX Buffer - 6111122 to 6111257
writeRegister(0x45, 0x11); // TX Buffer - 6111271 to 6111407
writeRegister(0x46, 0x13); // TX Buffer - 6111419 to 6111556
writeRegister(0x04, 0x07); // TX - 6111568 to 6111704
writeRegister(0x00, 0xFF); // CS0 - 6118346 to 6118485
writeRegister(0x01, 0xFF); // CS1 - 6118499 to 6118643
writeRegister(0x16, 0xC0); // FIFO CTRL - 6118650 to 6118788
writeRegister(0x40, 0x13); // TX Buffer - 6118798 to 6118940
writeRegister(0x41, 0x0E); // TX Buffer - 6118946 to 6119087
writeRegister(0x44, 0x23); // TX Buffer - 6119094 to 6119237
writeRegister(0x45, 0x11); // TX Buffer - 6119243 to 6119385
writeRegister(0x46, 0x13); // TX Buffer - 6119391 to 6119534
writeRegister(0x04, 0x07); // TX - 6119540 to 6119682
writeRegister(0x00, 0xFF); // CS0 - 6126321 to 6126462
writeRegister(0x01, 0xFF); // CS1 - 6126471 to 6126611
writeRegister(0x16, 0xC0); // FIFO CTRL - 6126625 to 6126760
writeRegister(0x40, 0x13); // TX Buffer - 6126774 to 6126909
writeRegister(0x41, 0x0E); // TX Buffer - 6126921 to 6127056
writeRegister(0x44, 0x23); // TX Buffer - 6127070 to 6127206
writeRegister(0x45, 0x11); // TX Buffer - 6127218 to 6127353
writeRegister(0x46, 0x13); // TX Buffer - 6127367 to 6127503
writeRegister(0x04, 0x07); // TX - 6127516 to 6127651
writeRegister(0x00, 0xFF); // CS0 - 6134378 to 6134519
writeRegister(0x01, 0xFF); // CS1 - 6134531 to 6134676
writeRegister(0x16, 0xC0); // FIFO CTRL - 6134682 to 6134820
writeRegister(0x40, 0x13); // TX Buffer - 6134830 to 6134966
writeRegister(0x41, 0x0E); // TX Buffer - 6134978 to 6135113
writeRegister(0x44, 0x23); // TX Buffer - 6135127 to 6135261
writeRegister(0x45, 0x11); // TX Buffer - 6135275 to 6135411
writeRegister(0x46, 0x13); // TX Buffer - 6135424 to 6135566
writeRegister(0x04, 0x07); // TX - 6135573 to 6135708
writeRegister(0x00, 0xFF); // CS0 - 6142354 to 6142493
writeRegister(0x01, 0xFF); // CS1 - 6142503 to 6142645
writeRegister(0x16, 0xC0); // FIFO CTRL - 6142657 to 6142792
writeRegister(0x40, 0x13); // TX Buffer - 6142806 to 6142941
writeRegister(0x41, 0x0E); // TX Buffer - 6142954 to 6143088
writeRegister(0x44, 0x23); // TX Buffer - 6143102 to 6143238
writeRegister(0x45, 0x11); // TX Buffer - 6143251 to 6143385
writeRegister(0x46, 0x13); // TX Buffer - 6143399 to 6143534
writeRegister(0x04, 0x07); // TX - 6143548 to 6143682
writeRegister(0x00, 0xFF); // CS0 - 6150329 to 6150465
writeRegister(0x01, 0xFF); // CS1 - 6150479 to 6150620
writeRegister(0x16, 0xC0); // FIFO CTRL - 6150629 to 6150767
writeRegister(0x40, 0x13); // TX Buffer - 6150778 to 6150915
writeRegister(0x41, 0x0E); // TX Buffer - 6150926 to 6151064
writeRegister(0x44, 0x23); // TX Buffer - 6151074 to 6151212
writeRegister(0x45, 0x11); // TX Buffer - 6151223 to 6151362
writeRegister(0x46, 0x13); // TX Buffer - 6151371 to 6151511
writeRegister(0x04, 0x07); // TX - 6151520 to 6151659
writeRegister(0x00, 0xFF); // CS0 - 6158386 to 6158525
writeRegister(0x01, 0xFF); // CS1 - 6158536 to 6158677
writeRegister(0x16, 0xC0); // FIFO CTRL - 6158690 to 6158824
writeRegister(0x40, 0x13); // TX Buffer - 6158838 to 6158972
writeRegister(0x41, 0x0E); // TX Buffer - 6158986 to 6159121
writeRegister(0x44, 0x23); // TX Buffer - 6159134 to 6159269
writeRegister(0x45, 0x11); // TX Buffer - 6159283 to 6159419
writeRegister(0x46, 0x13); // TX Buffer - 6159431 to 6159566
writeRegister(0x04, 0x07); // TX - 6159580 to 6159714
writeRegister(0x00, 0xFF); // CS0 - 6166361 to 6166497
writeRegister(0x01, 0xFF); // CS1 - 6166511 to 6166651
writeRegister(0x16, 0xC0); // FIFO CTRL - 6166662 to 6166800
writeRegister(0x40, 0x13); // TX Buffer - 6166810 to 6166952
writeRegister(0x41, 0x0E); // TX Buffer - 6166958 to 6167096
writeRegister(0x44, 0x23); // TX Buffer - 6167106 to 6167249
writeRegister(0x45, 0x11); // TX Buffer - 6167255 to 6167397
writeRegister(0x46, 0x13); // TX Buffer - 6167403 to 6167543
writeRegister(0x04, 0x07); // TX - 6167552 to 6167694
writeRegister(0x00, 0xFF); // CS0 - 6174333 to 6174474
writeRegister(0x01, 0xFF); // CS1 - 6174487 to 6174623
writeRegister(0x16, 0xC0); // FIFO CTRL - 6174637 to 6174772
writeRegister(0x40, 0x13); // TX Buffer - 6174785 to 6174921
writeRegister(0x41, 0x0E); // TX Buffer - 6174933 to 6175068
writeRegister(0x44, 0x23); // TX Buffer - 6175082 to 6175218
writeRegister(0x45, 0x11); // TX Buffer - 6175230 to 6175366
writeRegister(0x46, 0x13); // TX Buffer - 6175379 to 6175515
writeRegister(0x04, 0x07); // TX - 6175528 to 6175663
writeRegister(0x00, 0xFF); // CS0 - 6182393 to 6182531
writeRegister(0x01, 0xFF); // CS1 - 6182543 to 6182683
writeRegister(0x16, 0xC0); // FIFO CTRL - 6182694 to 6182832
writeRegister(0x40, 0x13); // TX Buffer - 6182842 to 6182984
writeRegister(0x41, 0x0E); // TX Buffer - 6182990 to 6183128
writeRegister(0x44, 0x23); // TX Buffer - 6183139 to 6183281
writeRegister(0x45, 0x11); // TX Buffer - 6183287 to 6183429
writeRegister(0x46, 0x13); // TX Buffer - 6183436 to 6183574
writeRegister(0x04, 0x07); // TX - 6183584 to 6183726
writeRegister(0x00, 0xFF); // CS0 - 6190365 to 6190505
writeRegister(0x01, 0xFF); // CS1 - 6190515 to 6190655
writeRegister(0x16, 0xC0); // FIFO CTRL - 6190669 to 6190804
writeRegister(0x40, 0x13); // TX Buffer - 6190818 to 6190953
writeRegister(0x41, 0x0E); // TX Buffer - 6190966 to 6191100
writeRegister(0x44, 0x23); // TX Buffer - 6191114 to 6191250
writeRegister(0x45, 0x11); // TX Buffer - 6191263 to 6191397
writeRegister(0x46, 0x13); // TX Buffer - 6191411 to 6191546
writeRegister(0x04, 0x07); // TX - 6191560 to 6191694
writeRegister(0x00, 0xFF); // CS0 - 6198341 to 6198477
writeRegister(0x01, 0xFF); // CS1 - 6198491 to 6198632
writeRegister(0x16, 0xC0); // FIFO CTRL - 6198645 to 6198779
writeRegister(0x40, 0x13); // TX Buffer - 6198793 to 6198927
writeRegister(0x41, 0x0E); // TX Buffer - 6198938 to 6199076
writeRegister(0x44, 0x23); // TX Buffer - 6199086 to 6199224
writeRegister(0x45, 0x11); // TX Buffer - 6199235 to 6199374
writeRegister(0x46, 0x13); // TX Buffer - 6199383 to 6199523
writeRegister(0x04, 0x07); // TX - 6199535 to 6199671
writeRegister(0x00, 0xFF); // CS0 - 6206313 to 6206454
writeRegister(0x01, 0xFF); // CS1 - 6206466 to 6206610
writeRegister(0x16, 0xC0); // FIFO CTRL - 6206617 to 6206759
writeRegister(0x40, 0x13); // TX Buffer - 6206765 to 6206899
writeRegister(0x41, 0x0E); // TX Buffer - 6206913 to 6207048
writeRegister(0x44, 0x23); // TX Buffer - 6207062 to 6207196
writeRegister(0x45, 0x11); // TX Buffer - 6207210 to 6207346
writeRegister(0x46, 0x13); // TX Buffer - 6207358 to 6207501
writeRegister(0x04, 0x07); // TX - 6207507 to 6207643
writeRegister(0x00, 0xFF); // CS0 - 6214373 to 6214509
writeRegister(0x01, 0xFF); // CS1 - 6214523 to 6214663
writeRegister(0x16, 0xC0); // FIFO CTRL - 6214673 to 6214812
writeRegister(0x40, 0x13); // TX Buffer - 6214822 to 6214961
writeRegister(0x41, 0x0E); // TX Buffer - 6214970 to 6215108
writeRegister(0x44, 0x23); // TX Buffer - 6215118 to 6215256
writeRegister(0x45, 0x11); // TX Buffer - 6215267 to 6215406
writeRegister(0x46, 0x13); // TX Buffer - 6215415 to 6215555
writeRegister(0x04, 0x07); // TX - 6215564 to 6215703
writeRegister(0x00, 0xFF); // CS0 - 6222345 to 6222486
writeRegister(0x01, 0xFF); // CS1 - 6222499 to 6222635
writeRegister(0x16, 0xC0); // FIFO CTRL - 6222649 to 6222784
writeRegister(0x40, 0x13); // TX Buffer - 6222797 to 6222933
writeRegister(0x41, 0x0E); // TX Buffer - 6222945 to 6223080
writeRegister(0x44, 0x23); // TX Buffer - 6223094 to 6223230
writeRegister(0x45, 0x11); // TX Buffer - 6223242 to 6223378
writeRegister(0x46, 0x13); // TX Buffer - 6223391 to 6223527
writeRegister(0x04, 0x07); // TX - 6223540 to 6223675
writeRegister(0x00, 0xFF); // CS0 - 6230321 to 6230464
writeRegister(0x01, 0xFF); // CS1 - 6230471 to 6230612
writeRegister(0x16, 0xC0); // FIFO CTRL - 6230624 to 6230759
writeRegister(0x40, 0x13); // TX Buffer - 6230773 to 6230907
writeRegister(0x41, 0x0E); // TX Buffer - 6230921 to 6231057
writeRegister(0x44, 0x23); // TX Buffer - 6231069 to 6231205
writeRegister(0x45, 0x11); // TX Buffer - 6231218 to 6231352
writeRegister(0x46, 0x13); // TX Buffer - 6231366 to 6231501
writeRegister(0x04, 0x07); // TX - 6231515 to 6231649
writeRegister(0x00, 0xFF); // CS0 - 6238377 to 6238518
writeRegister(0x01, 0xFF); // CS1 - 6238531 to 6238667
writeRegister(0x16, 0xC0); // FIFO CTRL - 6238681 to 6238816
writeRegister(0x40, 0x13); // TX Buffer - 6238830 to 6238965
writeRegister(0x41, 0x0E); // TX Buffer - 6238978 to 6239112
writeRegister(0x44, 0x23); // TX Buffer - 6239126 to 6239262
writeRegister(0x45, 0x11); // TX Buffer - 6239274 to 6239409
writeRegister(0x46, 0x13); // TX Buffer - 6239423 to 6239558
writeRegister(0x04, 0x07); // TX - 6239572 to 6239706
writeRegister(0x00, 0xFF); // CS0 - 6246353 to 6246495
writeRegister(0x01, 0xFF); // CS1 - 6246503 to 6246644
writeRegister(0x16, 0xC0); // FIFO CTRL - 6246657 to 6246791
writeRegister(0x40, 0x13); // TX Buffer - 6246805 to 6246939
writeRegister(0x41, 0x0E); // TX Buffer - 6246953 to 6247088
writeRegister(0x44, 0x23); // TX Buffer - 6247101 to 6247236
writeRegister(0x45, 0x11); // TX Buffer - 6247250 to 6247386
writeRegister(0x46, 0x13); // TX Buffer - 6247398 to 6247535
writeRegister(0x04, 0x07); // TX - 6247547 to 6247683
writeRegister(0x00, 0xFF); // CS0 - 6254325 to 6254466
writeRegister(0x01, 0xFF); // CS1 - 6254478 to 6254622
writeRegister(0x16, 0xC0); // FIFO CTRL - 6254629 to 6254767
writeRegister(0x40, 0x13); // TX Buffer - 6254777 to 6254919
writeRegister(0x41, 0x0E); // TX Buffer - 6254925 to 6255066
writeRegister(0x44, 0x23); // TX Buffer - 6255073 to 6255216
writeRegister(0x45, 0x11); // TX Buffer - 6255222 to 6255364
writeRegister(0x46, 0x13); // TX Buffer - 6255370 to 6255513
writeRegister(0x04, 0x07); // TX - 6255519 to 6255661
writeRegister(0x00, 0xFF); // CS0 - 6262385 to 6262529
writeRegister(0x01, 0xFF); // CS1 - 6262535 to 6262675
writeRegister(0x16, 0xC0); // FIFO CTRL - 6262689 to 6262825
writeRegister(0x40, 0x13); // TX Buffer - 6262837 to 6262971
writeRegister(0x41, 0x0E); // TX Buffer - 6262982 to 6263120
writeRegister(0x44, 0x23); // TX Buffer - 6263130 to 6263268
writeRegister(0x45, 0x11); // TX Buffer - 6263279 to 6263418
writeRegister(0x46, 0x13); // TX Buffer - 6263427 to 6263567
writeRegister(0x04, 0x07); // TX - 6263580 to 6263715
writeRegister(0x00, 0xFF); // CS0 - 6270357 to 6270498
writeRegister(0x01, 0xFF); // CS1 - 6270510 to 6270655
writeRegister(0x16, 0xC0); // FIFO CTRL - 6270661 to 6270799
writeRegister(0x40, 0x13); // TX Buffer - 6270809 to 6270945
writeRegister(0x41, 0x0E); // TX Buffer - 6270957 to 6271092
writeRegister(0x44, 0x23); // TX Buffer - 6271106 to 6271240
writeRegister(0x45, 0x11); // TX Buffer - 6271254 to 6271390
writeRegister(0x46, 0x13); // TX Buffer - 6271403 to 6271545
writeRegister(0x04, 0x07); // TX - 6271552 to 6271687
writeRegister(0x00, 0xFF); // CS0 - 6278333 to 6278472
writeRegister(0x01, 0xFF); // CS1 - 6278482 to 6278624
writeRegister(0x16, 0xC0); // FIFO CTRL - 6278636 to 6278771
writeRegister(0x40, 0x13); // TX Buffer - 6278785 to 6278920
writeRegister(0x41, 0x0E); // TX Buffer - 6278933 to 6279067
writeRegister(0x44, 0x23); // TX Buffer - 6279081 to 6279217
writeRegister(0x45, 0x11); // TX Buffer - 6279230 to 6279364
writeRegister(0x46, 0x13); // TX Buffer - 6279378 to 6279513
writeRegister(0x04, 0x07); // TX - 6279527 to 6279661
writeRegister(0x00, 0xFF); // CS0 - 6286389 to 6286530
writeRegister(0x01, 0xFF); // CS1 - 6286543 to 6286687
writeRegister(0x16, 0xC0); // FIFO CTRL - 6286693 to 6286834
writeRegister(0x40, 0x13); // TX Buffer - 6286842 to 6286977
writeRegister(0x41, 0x0E); // TX Buffer - 6286989 to 6287124
writeRegister(0x44, 0x23); // TX Buffer - 6287138 to 6287274
writeRegister(0x45, 0x11); // TX Buffer - 6287286 to 6287421
writeRegister(0x46, 0x13); // TX Buffer - 6287435 to 6287577
writeRegister(0x04, 0x07); // TX - 6287584 to 6287719
writeRegister(0x00, 0xFF); // CS0 - 6294365 to 6294504
writeRegister(0x01, 0xFF); // CS1 - 6294515 to 6294656
writeRegister(0x16, 0xC0); // FIFO CTRL - 6294669 to 6294803
writeRegister(0x40, 0x13); // TX Buffer - 6294817 to 6294951
writeRegister(0x41, 0x0E); // TX Buffer - 6294965 to 6295100
writeRegister(0x44, 0x23); // TX Buffer - 6295113 to 6295248
writeRegister(0x45, 0x11); // TX Buffer - 6295262 to 6295398
writeRegister(0x46, 0x13); // TX Buffer - 6295410 to 6295545
writeRegister(0x04, 0x07); // TX - 6295559 to 6295693
writeRegister(0x00, 0xFF); // CS0 - 6302340 to 6302476
writeRegister(0x01, 0xFF); // CS1 - 6302490 to 6302630
writeRegister(0x16, 0xC0); // FIFO CTRL - 6302641 to 6302779
writeRegister(0x40, 0x13); // TX Buffer - 6302789 to 6302931
writeRegister(0x41, 0x0E); // TX Buffer - 6302937 to 6303075
writeRegister(0x44, 0x23); // TX Buffer - 6303085 to 6303228
writeRegister(0x45, 0x11); // TX Buffer - 6303234 to 6303376
writeRegister(0x46, 0x13); // TX Buffer - 6303382 to 6303522
writeRegister(0x04, 0x07); // TX - 6303531 to 6303673
writeRegister(0x00, 0xFF); // CS0 - 6310397 to 6310541
writeRegister(0x01, 0xFF); // CS1 - 6310547 to 6310688
writeRegister(0x16, 0xC0); // FIFO CTRL - 6310701 to 6310835
writeRegister(0x40, 0x13); // TX Buffer - 6310849 to 6310983
writeRegister(0x41, 0x0E); // TX Buffer - 6310997 to 6311132
writeRegister(0x44, 0x23); // TX Buffer - 6311146 to 6311280
writeRegister(0x45, 0x11); // TX Buffer - 6311294 to 6311430
writeRegister(0x46, 0x13); // TX Buffer - 6311442 to 6311579
writeRegister(0x04, 0x07); // TX - 6311591 to 6311727
writeRegister(0x00, 0xFF); // CS0 - 6318372 to 6318510
writeRegister(0x01, 0xFF); // CS1 - 6318522 to 6318662
writeRegister(0x16, 0xC0); // FIFO CTRL - 6318673 to 6318811
writeRegister(0x40, 0x13); // TX Buffer - 6318821 to 6318963
writeRegister(0x41, 0x0E); // TX Buffer - 6318969 to 6319107
writeRegister(0x44, 0x23); // TX Buffer - 6319118 to 6319260
writeRegister(0x45, 0x11); // TX Buffer - 6319266 to 6319408
writeRegister(0x46, 0x13); // TX Buffer - 6319415 to 6319553
writeRegister(0x04, 0x07); // TX - 6319563 to 6319705
writeRegister(0x00, 0xFF); // CS0 - 6326344 to 6326484
writeRegister(0x01, 0xFF); // CS1 - 6326494 to 6326636
writeRegister(0x16, 0xC0); // FIFO CTRL - 6326648 to 6326783
writeRegister(0x40, 0x13); // TX Buffer - 6326797 to 6326932
writeRegister(0x41, 0x0E); // TX Buffer - 6326945 to 6327079
writeRegister(0x44, 0x23); // TX Buffer - 6327093 to 6327229
writeRegister(0x45, 0x11); // TX Buffer - 6327242 to 6327376
writeRegister(0x46, 0x13); // TX Buffer - 6327390 to 6327525
writeRegister(0x04, 0x07); // TX - 6327539 to 6327673
writeRegister(0x00, 0xFF); // CS0 - 6334401 to 6334542
writeRegister(0x01, 0xFF); // CS1 - 6334555 to 6334699
writeRegister(0x16, 0xC0); // FIFO CTRL - 6334705 to 6334843
writeRegister(0x40, 0x13); // TX Buffer - 6334853 to 6334995
writeRegister(0x41, 0x0E); // TX Buffer - 6335001 to 6335144
writeRegister(0x44, 0x23); // TX Buffer - 6335150 to 6335292
writeRegister(0x45, 0x11); // TX Buffer - 6335298 to 6335440
writeRegister(0x46, 0x13); // TX Buffer - 6335447 to 6335589
writeRegister(0x04, 0x07); // TX - 6335596 to 6335737
writeRegister(0x00, 0xFF); // CS0 - 6342377 to 6342516
writeRegister(0x01, 0xFF); // CS1 - 6342527 to 6342668
writeRegister(0x16, 0xC0); // FIFO CTRL - 6342680 to 6342815
writeRegister(0x40, 0x13); // TX Buffer - 6342829 to 6342963
writeRegister(0x41, 0x0E); // TX Buffer - 6342977 to 6343112
writeRegister(0x44, 0x23); // TX Buffer - 6343125 to 6343261
writeRegister(0x45, 0x11); // TX Buffer - 6343274 to 6343408
writeRegister(0x46, 0x13); // TX Buffer - 6343422 to 6343557
writeRegister(0x04, 0x07); // TX - 6343571 to 6343705
writeRegister(0x00, 0xFF); // CS0 - 6350352 to 6350488
writeRegister(0x01, 0xFF); // CS1 - 6350502 to 6350642
writeRegister(0x16, 0xC0); // FIFO CTRL - 6350652 to 6350791
writeRegister(0x40, 0x13); // TX Buffer - 6350801 to 6350940
writeRegister(0x41, 0x0E); // TX Buffer - 6350949 to 6351087
writeRegister(0x44, 0x23); // TX Buffer - 6351097 to 6351235
writeRegister(0x45, 0x11); // TX Buffer - 6351246 to 6351385
writeRegister(0x46, 0x13); // TX Buffer - 6351394 to 6351534
writeRegister(0x04, 0x07); // TX - 6351543 to 6351682
writeRegister(0x00, 0xFF); // CS0 - 6358324 to 6358465
writeRegister(0x01, 0xFF); // CS1 - 6358478 to 6358614
writeRegister(0x16, 0xC0); // FIFO CTRL - 6358628 to 6358763
writeRegister(0x40, 0x13); // TX Buffer - 6358776 to 6358912
writeRegister(0x41, 0x0E); // TX Buffer - 6358924 to 6359059
writeRegister(0x44, 0x23); // TX Buffer - 6359073 to 6359209
writeRegister(0x45, 0x11); // TX Buffer - 6359221 to 6359357
writeRegister(0x46, 0x13); // TX Buffer - 6359370 to 6359506
writeRegister(0x04, 0x07); // TX - 6359519 to 6359654
writeRegister(0x00, 0xFF); // CS0 - 6366384 to 6366522
writeRegister(0x01, 0xFF); // CS1 - 6366534 to 6366674
writeRegister(0x16, 0xC0); // FIFO CTRL - 6366685 to 6366823
writeRegister(0x40, 0x13); // TX Buffer - 6366833 to 6366972
writeRegister(0x41, 0x0E); // TX Buffer - 6366981 to 6367119
writeRegister(0x44, 0x23); // TX Buffer - 6367130 to 6367269
writeRegister(0x45, 0x11); // TX Buffer - 6367278 to 6367416
writeRegister(0x46, 0x13); // TX Buffer - 6367426 to 6367565
writeRegister(0x04, 0x07); // TX - 6367575 to 6367714
writeRegister(0x00, 0xFF); // CS0 - 6374356 to 6374497
writeRegister(0x01, 0xFF); // CS1 - 6374510 to 6374646
writeRegister(0x16, 0xC0); // FIFO CTRL - 6374660 to 6374795
writeRegister(0x40, 0x13); // TX Buffer - 6374809 to 6374944
writeRegister(0x41, 0x0E); // TX Buffer - 6374957 to 6375091
writeRegister(0x44, 0x23); // TX Buffer - 6375105 to 6375241
writeRegister(0x45, 0x11); // TX Buffer - 6375253 to 6375388
writeRegister(0x46, 0x13); // TX Buffer - 6375402 to 6375537
writeRegister(0x04, 0x07); // TX - 6375551 to 6375685
writeRegister(0x00, 0xFF); // CS0 - 6382332 to 6382474
writeRegister(0x01, 0xFF); // CS1 - 6382482 to 6382623
writeRegister(0x16, 0xC0); // FIFO CTRL - 6382636 to 6382770
writeRegister(0x40, 0x13); // TX Buffer - 6382784 to 6382918
writeRegister(0x41, 0x0E); // TX Buffer - 6382932 to 6383067
writeRegister(0x44, 0x23); // TX Buffer - 6383080 to 6383215
writeRegister(0x45, 0x11); // TX Buffer - 6383229 to 6383365
writeRegister(0x46, 0x13); // TX Buffer - 6383377 to 6383514
writeRegister(0x04, 0x07); // TX - 6383526 to 6383662
writeRegister(0x00, 0xFF); // CS0 - 6390389 to 6390528
writeRegister(0x01, 0xFF); // CS1 - 6390542 to 6390680
writeRegister(0x16, 0xC0); // FIFO CTRL - 6390692 to 6390827
writeRegister(0x40, 0x13); // TX Buffer - 6390841 to 6390975
writeRegister(0x41, 0x0E); // TX Buffer - 6390989 to 6391125
writeRegister(0x44, 0x23); // TX Buffer - 6391137 to 6391273
writeRegister(0x45, 0x11); // TX Buffer - 6391286 to 6391420
writeRegister(0x46, 0x13); // TX Buffer - 6391434 to 6391569
writeRegister(0x04, 0x07); // TX - 6391583 to 6391717
writeRegister(0x00, 0xFF); // CS0 - 6398364 to 6398508
writeRegister(0x01, 0xFF); // CS1 - 6398514 to 6398654
writeRegister(0x16, 0xC0); // FIFO CTRL - 6398668 to 6398804
writeRegister(0x40, 0x13); // TX Buffer - 6398816 to 6398952
writeRegister(0x41, 0x0E); // TX Buffer - 6398961 to 6399099
writeRegister(0x44, 0x23); // TX Buffer - 6399109 to 6399247
writeRegister(0x45, 0x11); // TX Buffer - 6399258 to 6399397
writeRegister(0x46, 0x13); // TX Buffer - 6399406 to 6399546
writeRegister(0x04, 0x07); // TX - 6399559 to 6399694
writeRegister(0x00, 0xFF); // CS0 - 6406336 to 6406477
writeRegister(0x01, 0xFF); // CS1 - 6406489 to 6406634
writeRegister(0x16, 0xC0); // FIFO CTRL - 6406640 to 6406778
writeRegister(0x40, 0x13); // TX Buffer - 6406788 to 6406924
writeRegister(0x41, 0x0E); // TX Buffer - 6406936 to 6407071
writeRegister(0x44, 0x23); // TX Buffer - 6407085 to 6407219
writeRegister(0x45, 0x11); // TX Buffer - 6407233 to 6407369
writeRegister(0x46, 0x13); // TX Buffer - 6407382 to 6407524
writeRegister(0x04, 0x07); // TX - 6407531 to 6407666
writeRegister(0x00, 0xFF); // CS0 - 6414396 to 6414532
writeRegister(0x01, 0xFF); // CS1 - 6414546 to 6414686
writeRegister(0x16, 0xC0); // FIFO CTRL - 6414700 to 6414835
writeRegister(0x40, 0x13); // TX Buffer - 6414848 to 6414984
writeRegister(0x41, 0x0E); // TX Buffer - 6414993 to 6415131
writeRegister(0x44, 0x23); // TX Buffer - 6415141 to 6415281
writeRegister(0x45, 0x11); // TX Buffer - 6415290 to 6415428
writeRegister(0x46, 0x13); // TX Buffer - 6415438 to 6415578
writeRegister(0x04, 0x07); // TX - 6415591 to 6415726
writeRegister(0x00, 0xFF); // CS0 - 6422368 to 6422509
writeRegister(0x01, 0xFF); // CS1 - 6422522 to 6422666
writeRegister(0x16, 0xC0); // FIFO CTRL - 6422672 to 6422813
writeRegister(0x40, 0x13); // TX Buffer - 6422821 to 6422956
writeRegister(0x41, 0x0E); // TX Buffer - 6422968 to 6423103
writeRegister(0x44, 0x23); // TX Buffer - 6423117 to 6423253
writeRegister(0x45, 0x11); // TX Buffer - 6423265 to 6423400
writeRegister(0x46, 0x13); // TX Buffer - 6423414 to 6423556
writeRegister(0x04, 0x07); // TX - 6423563 to 6423698
writeRegister(0x00, 0xFF); // CS0 - 6430344 to 6430483
writeRegister(0x01, 0xFF); // CS1 - 6430494 to 6430635
writeRegister(0x16, 0xC0); // FIFO CTRL - 6430648 to 6430782
writeRegister(0x40, 0x13); // TX Buffer - 6430796 to 6430930
writeRegister(0x41, 0x0E); // TX Buffer - 6430944 to 6431079
writeRegister(0x44, 0x23); // TX Buffer - 6431092 to 6431227
writeRegister(0x45, 0x11); // TX Buffer - 6431241 to 6431377
writeRegister(0x46, 0x13); // TX Buffer - 6431389 to 6431524
writeRegister(0x04, 0x07); // TX - 6431538 to 6431672
writeRegister(0x00, 0xFF); // CS0 - 6438401 to 6438540
writeRegister(0x01, 0xFF); // CS1 - 6438554 to 6438692
writeRegister(0x16, 0xC0); // FIFO CTRL - 6438704 to 6438839
writeRegister(0x40, 0x13); // TX Buffer - 6438853 to 6438988
writeRegister(0x41, 0x0E); // TX Buffer - 6439001 to 6439135
writeRegister(0x44, 0x23); // TX Buffer - 6439149 to 6439285
writeRegister(0x45, 0x11); // TX Buffer - 6439298 to 6439432
writeRegister(0x46, 0x13); // TX Buffer - 6439446 to 6439581
writeRegister(0x04, 0x07); // TX - 6439595 to 6439729
writeRegister(0x00, 0xFF); // CS0 - 6446376 to 6446520
writeRegister(0x01, 0xFF); // CS1 - 6446526 to 6446667
writeRegister(0x16, 0xC0); // FIFO CTRL - 6446680 to 6446814
writeRegister(0x40, 0x13); // TX Buffer - 6446828 to 6446962
writeRegister(0x41, 0x0E); // TX Buffer - 6446976 to 6447111
writeRegister(0x44, 0x23); // TX Buffer - 6447125 to 6447259
writeRegister(0x45, 0x11); // TX Buffer - 6447273 to 6447409
writeRegister(0x46, 0x13); // TX Buffer - 6447422 to 6447558
writeRegister(0x04, 0x07); // TX - 6447570 to 6447706
writeRegister(0x00, 0xFF); // CS0 - 6454351 to 6454489
writeRegister(0x01, 0xFF); // CS1 - 6454501 to 6454641
writeRegister(0x16, 0xC0); // FIFO CTRL - 6454652 to 6454790
writeRegister(0x40, 0x13); // TX Buffer - 6454800 to 6454942
writeRegister(0x41, 0x0E); // TX Buffer - 6454948 to 6455086
writeRegister(0x44, 0x23); // TX Buffer - 6455097 to 6455239
writeRegister(0x45, 0x11); // TX Buffer - 6455245 to 6455387
writeRegister(0x46, 0x13); // TX Buffer - 6455394 to 6455532
writeRegister(0x04, 0x07); // TX - 6455542 to 6455684
writeRegister(0x00, 0xFF); // CS0 - 6462408 to 6462552
writeRegister(0x01, 0xFF); // CS1 - 6462558 to 6462698
writeRegister(0x16, 0xC0); // FIFO CTRL - 6462712 to 6462847
writeRegister(0x40, 0x13); // TX Buffer - 6462860 to 6462996
writeRegister(0x41, 0x0E); // TX Buffer - 6463008 to 6463143
writeRegister(0x44, 0x23); // TX Buffer - 6463157 to 6463293
writeRegister(0x45, 0x11); // TX Buffer - 6463305 to 6463441
writeRegister(0x46, 0x13); // TX Buffer - 6463454 to 6463590
writeRegister(0x04, 0x07); // TX - 6463603 to 6463738
writeRegister(0x00, 0xFF); // CS0 - 6470380 to 6470521
writeRegister(0x01, 0xFF); // CS1 - 6470534 to 6470678
writeRegister(0x16, 0xC0); // FIFO CTRL - 6470684 to 6470822
writeRegister(0x40, 0x13); // TX Buffer - 6470832 to 6470974
writeRegister(0x41, 0x0E); // TX Buffer - 6470980 to 6471123
writeRegister(0x44, 0x23); // TX Buffer - 6471129 to 6471271
writeRegister(0x45, 0x11); // TX Buffer - 6471277 to 6471419
writeRegister(0x46, 0x13); // TX Buffer - 6471426 to 6471568
writeRegister(0x04, 0x07); // TX - 6471575 to 6471716
writeRegister(0x00, 0xFF); // CS0 - 6478356 to 6478495
writeRegister(0x01, 0xFF); // CS1 - 6478506 to 6478647
writeRegister(0x16, 0xC0); // FIFO CTRL - 6478659 to 6478794
writeRegister(0x40, 0x13); // TX Buffer - 6478808 to 6478942
writeRegister(0x41, 0x0E); // TX Buffer - 6478956 to 6479091
writeRegister(0x44, 0x23); // TX Buffer - 6479104 to 6479240
writeRegister(0x45, 0x11); // TX Buffer - 6479253 to 6479387
writeRegister(0x46, 0x13); // TX Buffer - 6479401 to 6479536
writeRegister(0x04, 0x07); // TX - 6479550 to 6479684
writeRegister(0x00, 0xFF); // CS0 - 6486412 to 6486552
writeRegister(0x01, 0xFF); // CS1 - 6486566 to 6486710
writeRegister(0x16, 0xC0); // FIFO CTRL - 6486716 to 6486854
writeRegister(0x40, 0x13); // TX Buffer - 6486865 to 6487000
writeRegister(0x41, 0x0E); // TX Buffer - 6487013 to 6487147
writeRegister(0x44, 0x23); // TX Buffer - 6487161 to 6487297
writeRegister(0x45, 0x11); // TX Buffer - 6487310 to 6487444
writeRegister(0x46, 0x13); // TX Buffer - 6487458 to 6487601
writeRegister(0x04, 0x07); // TX - 6487607 to 6487741
writeRegister(0x00, 0xFF); // CS0 - 6494388 to 6494529
writeRegister(0x01, 0xFF); // CS1 - 6494538 to 6494679
writeRegister(0x16, 0xC0); // FIFO CTRL - 6494692 to 6494826
writeRegister(0x40, 0x13); // TX Buffer - 6494840 to 6494974
writeRegister(0x41, 0x0E); // TX Buffer - 6494988 to 6495123
writeRegister(0x44, 0x23); // TX Buffer - 6495137 to 6495271
writeRegister(0x45, 0x11); // TX Buffer - 6495285 to 6495421
writeRegister(0x46, 0x13); // TX Buffer - 6495433 to 6495570
writeRegister(0x04, 0x07); // TX - 6495582 to 6495718
writeRegister(0x00, 0xFF); // CS0 - 6502363 to 6502501
writeRegister(0x01, 0xFF); // CS1 - 6502513 to 6502653
writeRegister(0x16, 0xC0); // FIFO CTRL - 6502664 to 6502802
writeRegister(0x40, 0x13); // TX Buffer - 6502812 to 6502951
writeRegister(0x41, 0x0E); // TX Buffer - 6502960 to 6503098
writeRegister(0x44, 0x23); // TX Buffer - 6503109 to 6503248
writeRegister(0x45, 0x11); // TX Buffer - 6503257 to 6503395
writeRegister(0x46, 0x13); // TX Buffer - 6503405 to 6503544
writeRegister(0x04, 0x07); // TX - 6503554 to 6503692
writeRegister(0x00, 0xFF); // CS0 - 6510335 to 6510476
writeRegister(0x01, 0xFF); // CS1 - 6510489 to 6510625
writeRegister(0x16, 0xC0); // FIFO CTRL - 6510639 to 6510774
writeRegister(0x40, 0x13); // TX Buffer - 6510788 to 6510923
writeRegister(0x41, 0x0E); // TX Buffer - 6510936 to 6511070
writeRegister(0x44, 0x23); // TX Buffer - 6511084 to 6511220
writeRegister(0x45, 0x11); // TX Buffer - 6511232 to 6511367
writeRegister(0x46, 0x13); // TX Buffer - 6511381 to 6511516
writeRegister(0x04, 0x07); // TX - 6511530 to 6511664
writeRegister(0x00, 0xFF); // CS0 - 6518396 to 6518533
writeRegister(0x01, 0xFF); // CS1 - 6518546 to 6518687
writeRegister(0x16, 0xC0); // FIFO CTRL - 6518696 to 6518834
writeRegister(0x40, 0x13); // TX Buffer - 6518844 to 6518986
writeRegister(0x41, 0x0E); // TX Buffer - 6518992 to 6519130
writeRegister(0x44, 0x23); // TX Buffer - 6519141 to 6519283
writeRegister(0x45, 0x11); // TX Buffer - 6519289 to 6519431
writeRegister(0x46, 0x13); // TX Buffer - 6519438 to 6519576
writeRegister(0x04, 0x07); // TX - 6519587 to 6519728
writeRegister(0x00, 0xFF); // CS0 - 6526368 to 6526507
writeRegister(0x01, 0xFF); // CS1 - 6526521 to 6526659
writeRegister(0x16, 0xC0); // FIFO CTRL - 6526671 to 6526806
writeRegister(0x40, 0x13); // TX Buffer - 6526820 to 6526954
writeRegister(0x41, 0x0E); // TX Buffer - 6526968 to 6527104
writeRegister(0x44, 0x23); // TX Buffer - 6527116 to 6527252
writeRegister(0x45, 0x11); // TX Buffer - 6527265 to 6527399
writeRegister(0x46, 0x13); // TX Buffer - 6527413 to 6527548
writeRegister(0x04, 0x07); // TX - 6527562 to 6527696
writeRegister(0x00, 0xFF); // CS0 - 6534343 to 6534487
writeRegister(0x01, 0xFF); // CS1 - 6534493 to 6534633
writeRegister(0x16, 0xC0); // FIFO CTRL - 6534647 to 6534782
writeRegister(0x40, 0x13); // TX Buffer - 6534795 to 6534931
writeRegister(0x41, 0x0E); // TX Buffer - 6534940 to 6535078
writeRegister(0x44, 0x23); // TX Buffer - 6535088 to 6535226
writeRegister(0x45, 0x11); // TX Buffer - 6535237 to 6535376
writeRegister(0x46, 0x13); // TX Buffer - 6535385 to 6535525
writeRegister(0x04, 0x07); // TX - 6535538 to 6535673
writeRegister(0x00, 0xFF); // CS0 - 6542400 to 6542539
writeRegister(0x01, 0xFF); // CS1 - 6542550 to 6542691
writeRegister(0x16, 0xC0); // FIFO CTRL - 6542704 to 6542838
writeRegister(0x40, 0x13); // TX Buffer - 6542852 to 6542986
writeRegister(0x41, 0x0E); // TX Buffer - 6543000 to 6543135
writeRegister(0x44, 0x23); // TX Buffer - 6543148 to 6543283
writeRegister(0x45, 0x11); // TX Buffer - 6543297 to 6543433
writeRegister(0x46, 0x13); // TX Buffer - 6543445 to 6543582
writeRegister(0x04, 0x07); // TX - 6543594 to 6543730
writeRegister(0x00, 0xFF); // CS0 - 6550375 to 6550513
writeRegister(0x01, 0xFF); // CS1 - 6550525 to 6550665
writeRegister(0x16, 0xC0); // FIFO CTRL - 6550679 to 6550814
writeRegister(0x40, 0x13); // TX Buffer - 6550828 to 6550963
writeRegister(0x41, 0x0E); // TX Buffer - 6550972 to 6551110
writeRegister(0x44, 0x23); // TX Buffer - 6551120 to 6551260
writeRegister(0x45, 0x11); // TX Buffer - 6551269 to 6551407
writeRegister(0x46, 0x13); // TX Buffer - 6551417 to 6551557
writeRegister(0x04, 0x07); // TX - 6551570 to 6551705
writeRegister(0x00, 0xFF); // CS0 - 6558347 to 6558488
writeRegister(0x01, 0xFF); // CS1 - 6558501 to 6558645
writeRegister(0x16, 0xC0); // FIFO CTRL - 6558651 to 6558792
writeRegister(0x40, 0x13); // TX Buffer - 6558800 to 6558935
writeRegister(0x41, 0x0E); // TX Buffer - 6558948 to 6559082
writeRegister(0x44, 0x23); // TX Buffer - 6559096 to 6559232
writeRegister(0x45, 0x11); // TX Buffer - 6559244 to 6559379
writeRegister(0x46, 0x13); // TX Buffer - 6559393 to 6559534
writeRegister(0x04, 0x07); // TX - 6559542 to 6559677
writeRegister(0x00, 0xFF); // CS0 - 6566408 to 6566545
writeRegister(0x01, 0xFF); // CS1 - 6566557 to 6566699
writeRegister(0x16, 0xC0); // FIFO CTRL - 6566708 to 6566846
writeRegister(0x40, 0x13); // TX Buffer - 6566856 to 6566995
writeRegister(0x41, 0x0E); // TX Buffer - 6567004 to 6567142
writeRegister(0x44, 0x23); // TX Buffer - 6567153 to 6567292
writeRegister(0x45, 0x11); // TX Buffer - 6567301 to 6567439
writeRegister(0x46, 0x13); // TX Buffer - 6567450 to 6567588
writeRegister(0x04, 0x07); // TX - 6567599 to 6567736
writeRegister(0x00, 0xFF); // CS0 - 6574380 to 6574519
writeRegister(0x01, 0xFF); // CS1 - 6574533 to 6574671
writeRegister(0x16, 0xC0); // FIFO CTRL - 6574683 to 6574818
writeRegister(0x40, 0x13); // TX Buffer - 6574832 to 6574967
writeRegister(0x41, 0x0E); // TX Buffer - 6574980 to 6575114
writeRegister(0x44, 0x23); // TX Buffer - 6575128 to 6575264
writeRegister(0x45, 0x11); // TX Buffer - 6575277 to 6575411
writeRegister(0x46, 0x13); // TX Buffer - 6575425 to 6575560
writeRegister(0x04, 0x07); // TX - 6575574 to 6575708
writeRegister(0x00, 0xFF); // CS0 - 6582355 to 6582499
writeRegister(0x01, 0xFF); // CS1 - 6582505 to 6582646
writeRegister(0x16, 0xC0); // FIFO CTRL - 6582659 to 6582793
writeRegister(0x40, 0x13); // TX Buffer - 6582807 to 6582941
writeRegister(0x41, 0x0E); // TX Buffer - 6582955 to 6583090
writeRegister(0x44, 0x23); // TX Buffer - 6583104 to 6583238
writeRegister(0x45, 0x11); // TX Buffer - 6583252 to 6583388
writeRegister(0x46, 0x13); // TX Buffer - 6583401 to 6583537
writeRegister(0x04, 0x07); // TX - 6583549 to 6583685
writeRegister(0x00, 0xFF); // CS0 - 6590412 to 6590551
writeRegister(0x01, 0xFF); // CS1 - 6590565 to 6590703
writeRegister(0x16, 0xC0); // FIFO CTRL - 6590716 to 6590850
writeRegister(0x40, 0x13); // TX Buffer - 6590864 to 6590998
writeRegister(0x41, 0x0E); // TX Buffer - 6591012 to 6591147
writeRegister(0x44, 0x23); // TX Buffer - 6591160 to 6591295
writeRegister(0x45, 0x11); // TX Buffer - 6591309 to 6591445
writeRegister(0x46, 0x13); // TX Buffer - 6591457 to 6591592
writeRegister(0x04, 0x07); // TX - 6591606 to 6591740
writeRegister(0x00, 0xFF); // CS0 - 6598387 to 6598531
writeRegister(0x01, 0xFF); // CS1 - 6598537 to 6598677
writeRegister(0x16, 0xC0); // FIFO CTRL - 6598691 to 6598826
writeRegister(0x40, 0x13); // TX Buffer - 6598839 to 6598975
writeRegister(0x41, 0x0E); // TX Buffer - 6598987 to 6599122
writeRegister(0x44, 0x23); // TX Buffer - 6599136 to 6599272
writeRegister(0x45, 0x11); // TX Buffer - 6599284 to 6599420
writeRegister(0x46, 0x13); // TX Buffer - 6599433 to 6599569
writeRegister(0x04, 0x07); // TX - 6599582 to 6599717
writeRegister(0x00, 0xFF); // CS0 - 6606359 to 6606500
writeRegister(0x01, 0xFF); // CS1 - 6606513 to 6606657
writeRegister(0x16, 0xC0); // FIFO CTRL - 6606663 to 6606801
writeRegister(0x40, 0x13); // TX Buffer - 6606811 to 6606953
writeRegister(0x41, 0x0E); // TX Buffer - 6606959 to 6607102
writeRegister(0x44, 0x23); // TX Buffer - 6607108 to 6607250
writeRegister(0x45, 0x11); // TX Buffer - 6607256 to 6607398
writeRegister(0x46, 0x13); // TX Buffer - 6607405 to 6607547
writeRegister(0x04, 0x07); // TX - 6607554 to 6607695
writeRegister(0x00, 0xFF); // CS0 - 6614419 to 6614563
writeRegister(0x01, 0xFF); // CS1 - 6614569 to 6614709
writeRegister(0x16, 0xC0); // FIFO CTRL - 6614723 to 6614858
writeRegister(0x40, 0x13); // TX Buffer - 6614872 to 6615007
writeRegister(0x41, 0x0E); // TX Buffer - 6615016 to 6615154
writeRegister(0x44, 0x23); // TX Buffer - 6615165 to 6615304
writeRegister(0x45, 0x11); // TX Buffer - 6615313 to 6615451
writeRegister(0x46, 0x13); // TX Buffer - 6615462 to 6615600
writeRegister(0x04, 0x07); // TX - 6615614 to 6615748
writeRegister(0x00, 0xFF); // CS0 - 6622391 to 6622531
writeRegister(0x01, 0xFF); // CS1 - 6622545 to 6622689
writeRegister(0x16, 0xC0); // FIFO CTRL - 6622695 to 6622833
writeRegister(0x40, 0x13); // TX Buffer - 6622844 to 6622979
writeRegister(0x41, 0x0E); // TX Buffer - 6622992 to 6623126
writeRegister(0x44, 0x23); // TX Buffer - 6623140 to 6623276
writeRegister(0x45, 0x11); // TX Buffer - 6623289 to 6623423
writeRegister(0x46, 0x13); // TX Buffer - 6623437 to 6623580
writeRegister(0x04, 0x07); // TX - 6623586 to 6623720
writeRegister(0x00, 0xFF); // CS0 - 6630367 to 6630508
writeRegister(0x01, 0xFF); // CS1 - 6630517 to 6630658
writeRegister(0x16, 0xC0); // FIFO CTRL - 6630671 to 6630805
writeRegister(0x40, 0x13); // TX Buffer - 6630819 to 6630953
writeRegister(0x41, 0x0E); // TX Buffer - 6630967 to 6631102
writeRegister(0x44, 0x23); // TX Buffer - 6631116 to 6631250
writeRegister(0x45, 0x11); // TX Buffer - 6631264 to 6631400
writeRegister(0x46, 0x13); // TX Buffer - 6631412 to 6631549
writeRegister(0x04, 0x07); // TX - 6631561 to 6631697
writeRegister(0x00, 0xFF); // CS0 - 6638424 to 6638563
writeRegister(0x01, 0xFF); // CS1 - 6638577 to 6638721
writeRegister(0x16, 0xC0); // FIFO CTRL - 6638727 to 6638870
writeRegister(0x40, 0x13); // TX Buffer - 6638876 to 6639010
writeRegister(0x41, 0x0E); // TX Buffer - 6639024 to 6639159
writeRegister(0x44, 0x23); // TX Buffer - 6639172 to 6639308
writeRegister(0x45, 0x11); // TX Buffer - 6639321 to 6639455
writeRegister(0x46, 0x13); // TX Buffer - 6639469 to 6639612
writeRegister(0x04, 0x07); // TX - 6639618 to 6639752
writeRegister(0x00, 0xFF); // CS0 - 6646399 to 6646540
writeRegister(0x01, 0xFF); // CS1 - 6646549 to 6646689
writeRegister(0x16, 0xC0); // FIFO CTRL - 6646703 to 6646838
writeRegister(0x40, 0x13); // TX Buffer - 6646851 to 6646987
writeRegister(0x41, 0x0E); // TX Buffer - 6646999 to 6647134
writeRegister(0x44, 0x23); // TX Buffer - 6647148 to 6647282
writeRegister(0x45, 0x11); // TX Buffer - 6647296 to 6647432
writeRegister(0x46, 0x13); // TX Buffer - 6647445 to 6647581
writeRegister(0x04, 0x07); // TX - 6647594 to 6647729
writeRegister(0x00, 0xFF); // CS0 - 6654375 to 6654512
writeRegister(0x01, 0xFF); // CS1 - 6654525 to 6654666
writeRegister(0x16, 0xC0); // FIFO CTRL - 6654675 to 6654813
writeRegister(0x40, 0x13); // TX Buffer - 6654823 to 6654965
writeRegister(0x41, 0x0E); // TX Buffer - 6654971 to 6655109
writeRegister(0x44, 0x23); // TX Buffer - 6655120 to 6655262
writeRegister(0x45, 0x11); // TX Buffer - 6655268 to 6655410
writeRegister(0x46, 0x13); // TX Buffer - 6655417 to 6655555
writeRegister(0x04, 0x07); // TX - 6655566 to 6655707
writeRegister(0x00, 0xFF); // CS0 - 6662347 to 6662486
writeRegister(0x01, 0xFF); // CS1 - 6662500 to 6662638
writeRegister(0x16, 0xC0); // FIFO CTRL - 6662650 to 6662785
writeRegister(0x40, 0x13); // TX Buffer - 6662799 to 6662933
writeRegister(0x41, 0x0E); // TX Buffer - 6662947 to 6663083
writeRegister(0x44, 0x23); // TX Buffer - 6663095 to 6663231
writeRegister(0x45, 0x11); // TX Buffer - 6663244 to 6663378
writeRegister(0x46, 0x13); // TX Buffer - 6663392 to 6663527
writeRegister(0x04, 0x07); // TX - 6663541 to 6663675
writeRegister(0x00, 0xFF); // CS0 - 6670407 to 6670544
writeRegister(0x01, 0xFF); // CS1 - 6670557 to 6670698
writeRegister(0x16, 0xC0); // FIFO CTRL - 6670707 to 6670845
writeRegister(0x40, 0x13); // TX Buffer - 6670856 to 6670997
writeRegister(0x41, 0x0E); // TX Buffer - 6671004 to 6671142
writeRegister(0x44, 0x23); // TX Buffer - 6671152 to 6671294
writeRegister(0x45, 0x11); // TX Buffer - 6671300 to 6671443
writeRegister(0x46, 0x13); // TX Buffer - 6671449 to 6671589
writeRegister(0x04, 0x07); // TX - 6671598 to 6671738
writeRegister(0x00, 0xFF); // CS0 - 6678379 to 6678518
writeRegister(0x01, 0xFF); // CS1 - 6678529 to 6678670
writeRegister(0x16, 0xC0); // FIFO CTRL - 6678683 to 6678817
writeRegister(0x40, 0x13); // TX Buffer - 6678831 to 6678965
writeRegister(0x41, 0x0E); // TX Buffer - 6678979 to 6679114
writeRegister(0x44, 0x23); // TX Buffer - 6679127 to 6679262
writeRegister(0x45, 0x11); // TX Buffer - 6679276 to 6679412
writeRegister(0x46, 0x13); // TX Buffer - 6679424 to 6679561
writeRegister(0x04, 0x07); // TX - 6679573 to 6679709
writeRegister(0x00, 0xFF); // CS0 - 6686354 to 6686492
writeRegister(0x01, 0xFF); // CS1 - 6686504 to 6686644
writeRegister(0x16, 0xC0); // FIFO CTRL - 6686658 to 6686793
writeRegister(0x40, 0x13); // TX Buffer - 6686807 to 6686942
writeRegister(0x41, 0x0E); // TX Buffer - 6686951 to 6687089
writeRegister(0x44, 0x23); // TX Buffer - 6687100 to 6687239
writeRegister(0x45, 0x11); // TX Buffer - 6687248 to 6687386
writeRegister(0x46, 0x13); // TX Buffer - 6687396 to 6687536
writeRegister(0x04, 0x07); // TX - 6687549 to 6687684
writeRegister(0x00, 0xFF); // CS0 - 6694411 to 6694552
writeRegister(0x01, 0xFF); // CS1 - 6694561 to 6694701
writeRegister(0x16, 0xC0); // FIFO CTRL - 6694715 to 6694851
writeRegister(0x40, 0x13); // TX Buffer - 6694863 to 6694999
writeRegister(0x41, 0x0E); // TX Buffer - 6695011 to 6695146
writeRegister(0x44, 0x23); // TX Buffer - 6695160 to 6695294
writeRegister(0x45, 0x11); // TX Buffer - 6695308 to 6695444
writeRegister(0x46, 0x13); // TX Buffer - 6695457 to 6695593
writeRegister(0x04, 0x07); // TX - 6695606 to 6695741
writeRegister(0x00, 0xFF); // CS0 - 6702387 to 6702524
writeRegister(0x01, 0xFF); // CS1 - 6702536 to 6702678
writeRegister(0x16, 0xC0); // FIFO CTRL - 6702687 to 6702825
writeRegister(0x40, 0x13); // TX Buffer - 6702835 to 6702974
writeRegister(0x41, 0x0E); // TX Buffer - 6702983 to 6703121
writeRegister(0x44, 0x23); // TX Buffer - 6703132 to 6703271
writeRegister(0x45, 0x11); // TX Buffer - 6703280 to 6703418
writeRegister(0x46, 0x13); // TX Buffer - 6703429 to 6703567
writeRegister(0x04, 0x07); // TX - 6703578 to 6703715
writeRegister(0x00, 0xFF); // CS0 - 6710351 to 6710490
writeRegister(0x01, 0xFF); // CS1 - 6710504 to 6710642
writeRegister(0x16, 0xC0); // FIFO CTRL - 6710654 to 6710789
writeRegister(0x40, 0x13); // TX Buffer - 6710803 to 6710938
writeRegister(0x41, 0x0E); // TX Buffer - 6710951 to 6711085
writeRegister(0x44, 0x23); // TX Buffer - 6711099 to 6711235
writeRegister(0x45, 0x11); // TX Buffer - 6711248 to 6711382
writeRegister(0x46, 0x13); // TX Buffer - 6711396 to 6711531
writeRegister(0x04, 0x07); // TX - 6711545 to 6711679
writeRegister(0x00, 0xFF); // CS0 - 6718411 to 6718548
writeRegister(0x01, 0xFF); // CS1 - 6718561 to 6718702
writeRegister(0x16, 0xC0); // FIFO CTRL - 6718711 to 6718849
writeRegister(0x40, 0x13); // TX Buffer - 6718859 to 6719001
writeRegister(0x41, 0x0E); // TX Buffer - 6719007 to 6719146
writeRegister(0x44, 0x23); // TX Buffer - 6719156 to 6719298
writeRegister(0x45, 0x11); // TX Buffer - 6719304 to 6719445
writeRegister(0x46, 0x13); // TX Buffer - 6719453 to 6719591
writeRegister(0x04, 0x07); // TX - 6719602 to 6719743
writeRegister(0x00, 0xFF); // CS0 - 6726383 to 6726522
writeRegister(0x01, 0xFF); // CS1 - 6726536 to 6726674
writeRegister(0x16, 0xC0); // FIFO CTRL - 6726686 to 6726821
writeRegister(0x40, 0x13); // TX Buffer - 6726835 to 6726969
writeRegister(0x41, 0x0E); // TX Buffer - 6726983 to 6727118
writeRegister(0x44, 0x23); // TX Buffer - 6727131 to 6727266
writeRegister(0x45, 0x11); // TX Buffer - 6727280 to 6727416
writeRegister(0x46, 0x13); // TX Buffer - 6727428 to 6727563
writeRegister(0x04, 0x07); // TX - 6727577 to 6727711
writeRegister(0x00, 0xFF); // CS0 - 6734358 to 6734502
writeRegister(0x01, 0xFF); // CS1 - 6734508 to 6734648
writeRegister(0x16, 0xC0); // FIFO CTRL - 6734662 to 6734797
writeRegister(0x40, 0x13); // TX Buffer - 6734810 to 6734946
writeRegister(0x41, 0x0E); // TX Buffer - 6734955 to 6735093
writeRegister(0x44, 0x23); // TX Buffer - 6735103 to 6735243
writeRegister(0x45, 0x11); // TX Buffer - 6735252 to 6735391
writeRegister(0x46, 0x13); // TX Buffer - 6735400 to 6735540
writeRegister(0x04, 0x07); // TX - 6735553 to 6735688
writeRegister(0x00, 0xFF); // CS0 - 6742415 to 6742556
writeRegister(0x01, 0xFF); // CS1 - 6742565 to 6742706
writeRegister(0x16, 0xC0); // FIFO CTRL - 6742719 to 6742853
writeRegister(0x40, 0x13); // TX Buffer - 6742867 to 6743001
writeRegister(0x41, 0x0E); // TX Buffer - 6743015 to 6743150
writeRegister(0x44, 0x23); // TX Buffer - 6743164 to 6743298
writeRegister(0x45, 0x11); // TX Buffer - 6743312 to 6743448
writeRegister(0x46, 0x13); // TX Buffer - 6743460 to 6743597
writeRegister(0x04, 0x07); // TX - 6743609 to 6743745
writeRegister(0x00, 0xFF); // CS0 - 6750390 to 6750528
writeRegister(0x01, 0xFF); // CS1 - 6750540 to 6750680
writeRegister(0x16, 0xC0); // FIFO CTRL - 6750694 to 6750829
writeRegister(0x40, 0x13); // TX Buffer - 6750843 to 6750978
writeRegister(0x41, 0x0E); // TX Buffer - 6750987 to 6751125
writeRegister(0x44, 0x23); // TX Buffer - 6751136 to 6751275
writeRegister(0x45, 0x11); // TX Buffer - 6751284 to 6751422
writeRegister(0x46, 0x13); // TX Buffer - 6751432 to 6751571
writeRegister(0x04, 0x07); // TX - 6751585 to 6751719
writeRegister(0x00, 0xFF); // CS0 - 6758362 to 6758502
writeRegister(0x01, 0xFF); // CS1 - 6758516 to 6758660
writeRegister(0x16, 0xC0); // FIFO CTRL - 6758666 to 6758807
writeRegister(0x40, 0x13); // TX Buffer - 6758815 to 6758950
writeRegister(0x41, 0x0E); // TX Buffer - 6758963 to 6759097
writeRegister(0x44, 0x23); // TX Buffer - 6759111 to 6759247
writeRegister(0x45, 0x11); // TX Buffer - 6759259 to 6759394
writeRegister(0x46, 0x13); // TX Buffer - 6759408 to 6759551
writeRegister(0x04, 0x07); // TX - 6759557 to 6759691
writeRegister(0x00, 0xFF); // CS0 - 6766423 to 6766560
writeRegister(0x01, 0xFF); // CS1 - 6766573 to 6766714
writeRegister(0x16, 0xC0); // FIFO CTRL - 6766723 to 6766861
writeRegister(0x40, 0x13); // TX Buffer - 6766871 to 6767010
writeRegister(0x41, 0x0E); // TX Buffer - 6767019 to 6767157
writeRegister(0x44, 0x23); // TX Buffer - 6767168 to 6767307
writeRegister(0x45, 0x11); // TX Buffer - 6767316 to 6767454
writeRegister(0x46, 0x13); // TX Buffer - 6767465 to 6767603
writeRegister(0x04, 0x07); // TX - 6767614 to 6767751
writeRegister(0x00, 0xFF); // CS0 - 6774395 to 6774534
writeRegister(0x01, 0xFF); // CS1 - 6774548 to 6774686
writeRegister(0x16, 0xC0); // FIFO CTRL - 6774698 to 6774833
writeRegister(0x40, 0x13); // TX Buffer - 6774847 to 6774981
writeRegister(0x41, 0x0E); // TX Buffer - 6774995 to 6775131
writeRegister(0x44, 0x23); // TX Buffer - 6775143 to 6775279
writeRegister(0x45, 0x11); // TX Buffer - 6775292 to 6775426
writeRegister(0x46, 0x13); // TX Buffer - 6775440 to 6775575
writeRegister(0x04, 0x07); // TX - 6775589 to 6775723
writeRegister(0x00, 0xFF); // CS0 - 6782370 to 6782514
writeRegister(0x01, 0xFF); // CS1 - 6782520 to 6782660
writeRegister(0x16, 0xC0); // FIFO CTRL - 6782674 to 6782809
writeRegister(0x40, 0x13); // TX Buffer - 6782822 to 6782958
writeRegister(0x41, 0x0E); // TX Buffer - 6782970 to 6783105
writeRegister(0x44, 0x23); // TX Buffer - 6783119 to 6783253
writeRegister(0x45, 0x11); // TX Buffer - 6783267 to 6783403
writeRegister(0x46, 0x13); // TX Buffer - 6783416 to 6783552
writeRegister(0x04, 0x07); // TX - 6783565 to 6783700
writeRegister(0x00, 0xFF); // CS0 - 6790427 to 6790566
writeRegister(0x01, 0xFF); // CS1 - 6790580 to 6790718
writeRegister(0x16, 0xC0); // FIFO CTRL - 6790731 to 6790865
writeRegister(0x40, 0x13); // TX Buffer - 6790879 to 6791013
writeRegister(0x41, 0x0E); // TX Buffer - 6791027 to 6791162
writeRegister(0x44, 0x23); // TX Buffer - 6791175 to 6791310
writeRegister(0x45, 0x11); // TX Buffer - 6791324 to 6791460
writeRegister(0x46, 0x13); // TX Buffer - 6791472 to 6791609
writeRegister(0x04, 0x07); // TX - 6791621 to 6791757
writeRegister(0x00, 0xFF); // CS0 - 6798402 to 6798546
writeRegister(0x01, 0xFF); // CS1 - 6798552 to 6798692
writeRegister(0x16, 0xC0); // FIFO CTRL - 6798706 to 6798841
writeRegister(0x40, 0x13); // TX Buffer - 6798855 to 6798990
writeRegister(0x41, 0x0E); // TX Buffer - 6799002 to 6799137
writeRegister(0x44, 0x23); // TX Buffer - 6799151 to 6799287
writeRegister(0x45, 0x11); // TX Buffer - 6799299 to 6799434
writeRegister(0x46, 0x13); // TX Buffer - 6799448 to 6799584
writeRegister(0x04, 0x07); // TX - 6799597 to 6799732
writeRegister(0x00, 0xFF); // CS0 - 6806378 to 6806514
writeRegister(0x01, 0xFF); // CS1 - 6806528 to 6806669
writeRegister(0x16, 0xC0); // FIFO CTRL - 6806678 to 6806816
writeRegister(0x40, 0x13); // TX Buffer - 6806827 to 6806968
writeRegister(0x41, 0x0E); // TX Buffer - 6806975 to 6807113
writeRegister(0x44, 0x23); // TX Buffer - 6807123 to 6807265
writeRegister(0x45, 0x11); // TX Buffer - 6807272 to 6807414
writeRegister(0x46, 0x13); // TX Buffer - 6807420 to 6807560
writeRegister(0x04, 0x07); // TX - 6807569 to 6807711
writeRegister(0x04, 0x00); // RDO-OFF - 6807794 to 6807926
writeRegister(0x00, 0xFF); // CS0 - 6807937 to 6808076
writeRegister(0x0B, 0x1D); // RC Ack Config - 6808090 to 6808227
writeRegister(0x07, 0x1A); // Channel Selection - 6808241 to 6808380
writeRegister(0x16, 0x10); // FIFO CTRL - 6808403 to 6808537
writeRegister(0x00, 0xFF); // CS0 - 6808551 to 6808688
writeRegister(0x01, 0xFF); // CS1 - 6808700 to 6808842
writeRegister(0x0E, 0x5A); // ADDR - 6808851 to 6808990
writeRegister(0x0F, 0x00); // ADDR - 6809004 to 6809138
writeRegister(0x10, 0x5A); // ADDR - 6809152 to 6809286
writeRegister(0x11, 0x5A); // PEER - 6809300 to 6809435
writeRegister(0x12, 0x00); // PEER - 6809449 to 6809582
writeRegister(0x13, 0x5A); // PEER - 6809593 to 6809732
writeRegister(0x04, 0x02); // RX Enable - 6809745 to 6809879
writeRegister(0x02, 0x80); // Int1Msk - 6809889 to 6810022
writeRegister(0x03, 0x00); // Int2Msk - 6810036 to 6810169
writeRegister(0x00, 0xFF); // CS0 - 6810183 to 6810319
writeRegister(0x01, 0xFF); // CS1 - 6810333 to 6810474
delay(52); // Delay 52159 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 6862500 to 6862633
writeRegister(0x00, 0xFF); // CS0 - 6862643 to 6862784
writeRegister(0x0B, 0x0D); // RC Ack Config - 6862797 to 6862933
writeRegister(0x08, 0x31); // Unknown - 6862946 to 6863081
writeRegister(0x0C, 0x02); // Unknown - 6863094 to 6863227
writeRegister(0x07, 0x1A); // Channel Selection - 6863243 to 6863378
writeRegister(0x00, 0xFF); // CS0 - 6863401 to 6863540
writeRegister(0x01, 0xFF); // CS1 - 6863551 to 6863692
writeRegister(0x0E, 0x5A); // ADDR - 6863704 to 6863846
writeRegister(0x0F, 0x00); // ADDR - 6863854 to 6863988
writeRegister(0x10, 0x5A); // ADDR - 6864002 to 6864136
writeRegister(0x11, 0x5A); // PEER - 6864150 to 6864293
writeRegister(0x12, 0x00); // PEER - 6864299 to 6864432
writeRegister(0x13, 0x5A); // PEER - 6864446 to 6864582
writeRegister(0x14, 0x1F); // TX Length - 6864596 to 6864739
writeRegister(0x02, 0x40); // Int1Msk - 6864745 to 6864878
writeRegister(0x03, 0x00); // Int2Msk - 6864892 to 6865025
writeRegister(0x00, 0xFF); // CS0 - 6865039 to 6865175
writeRegister(0x01, 0xFF); // CS1 - 6865189 to 6865330
writeRegister(0x00, 0xFF); // CS0 - 6870402 to 6870543
writeRegister(0x01, 0xFF); // CS1 - 6870556 to 6870700
writeRegister(0x16, 0xC0); // FIFO CTRL - 6870706 to 6870844
writeRegister(0x40, 0x03); // TX Buffer - 6870855 to 6870988
writeRegister(0x41, 0x0E); // TX Buffer - 6871002 to 6871137
writeRegister(0x44, 0x23); // TX Buffer - 6871151 to 6871285
writeRegister(0x45, 0x11); // TX Buffer - 6871299 to 6871435
writeRegister(0x46, 0x13); // TX Buffer - 6871447 to 6871584
writeRegister(0x04, 0x07); // TX - 6871596 to 6871732
writeRegister(0x00, 0xFF); // CS0 - 6878377 to 6878521
writeRegister(0x01, 0xFF); // CS1 - 6878527 to 6878667
writeRegister(0x16, 0xC0); // FIFO CTRL - 6878681 to 6878816
writeRegister(0x40, 0x03); // TX Buffer - 6878830 to 6878963
writeRegister(0x41, 0x0E); // TX Buffer - 6878974 to 6879112
writeRegister(0x44, 0x23); // TX Buffer - 6879122 to 6879260
writeRegister(0x45, 0x11); // TX Buffer - 6879271 to 6879410
writeRegister(0x46, 0x13); // TX Buffer - 6879419 to 6879559
writeRegister(0x04, 0x07); // TX - 6879571 to 6879707
writeRegister(0x00, 0xFF); // CS0 - 6886434 to 6886573
writeRegister(0x01, 0xFF); // CS1 - 6886584 to 6886725
writeRegister(0x16, 0xC0); // FIFO CTRL - 6886737 to 6886872
writeRegister(0x40, 0x03); // TX Buffer - 6886886 to 6887021
writeRegister(0x41, 0x0E); // TX Buffer - 6887033 to 6887168
writeRegister(0x44, 0x23); // TX Buffer - 6887182 to 6887316
writeRegister(0x45, 0x11); // TX Buffer - 6887330 to 6887466
writeRegister(0x46, 0x13); // TX Buffer - 6887479 to 6887615
writeRegister(0x04, 0x07); // TX - 6887628 to 6887763
writeRegister(0x00, 0xFF); // CS0 - 6894409 to 6894546
writeRegister(0x01, 0xFF); // CS1 - 6894559 to 6894700
writeRegister(0x16, 0xC0); // FIFO CTRL - 6894709 to 6894847
writeRegister(0x40, 0x03); // TX Buffer - 6894857 to 6894999
writeRegister(0x41, 0x0E); // TX Buffer - 6895005 to 6895143
writeRegister(0x44, 0x23); // TX Buffer - 6895153 to 6895295
writeRegister(0x45, 0x11); // TX Buffer - 6895302 to 6895444
writeRegister(0x46, 0x13); // TX Buffer - 6895450 to 6895590
writeRegister(0x04, 0x07); // TX - 6895599 to 6895741
writeRegister(0x00, 0xFF); // CS0 - 6902380 to 6902521
writeRegister(0x01, 0xFF); // CS1 - 6902530 to 6902670
writeRegister(0x16, 0xC0); // FIFO CTRL - 6902684 to 6902819
writeRegister(0x40, 0x03); // TX Buffer - 6902832 to 6902966
writeRegister(0x41, 0x0E); // TX Buffer - 6902980 to 6903116
writeRegister(0x44, 0x23); // TX Buffer - 6903128 to 6903264
writeRegister(0x45, 0x11); // TX Buffer - 6903277 to 6903411
writeRegister(0x46, 0x13); // TX Buffer - 6903425 to 6903560
writeRegister(0x04, 0x07); // TX - 6903574 to 6903708
writeRegister(0x00, 0xFF); // CS0 - 6910436 to 6910577
writeRegister(0x01, 0xFF); // CS1 - 6910590 to 6910734
writeRegister(0x16, 0xC0); // FIFO CTRL - 6910740 to 6910881
writeRegister(0x40, 0x03); // TX Buffer - 6910889 to 6911022
writeRegister(0x41, 0x0E); // TX Buffer - 6911036 to 6911171
writeRegister(0x44, 0x23); // TX Buffer - 6911185 to 6911319
writeRegister(0x45, 0x11); // TX Buffer - 6911333 to 6911469
writeRegister(0x46, 0x13); // TX Buffer - 6911481 to 6911618
writeRegister(0x04, 0x07); // TX - 6911630 to 6911766
writeRegister(0x00, 0xFF); // CS0 - 6918411 to 6918555
writeRegister(0x01, 0xFF); // CS1 - 6918561 to 6918701
writeRegister(0x16, 0xC0); // FIFO CTRL - 6918715 to 6918850
writeRegister(0x40, 0x03); // TX Buffer - 6918864 to 6918997
writeRegister(0x41, 0x0E); // TX Buffer - 6919008 to 6919146
writeRegister(0x44, 0x23); // TX Buffer - 6919156 to 6919294
writeRegister(0x45, 0x11); // TX Buffer - 6919305 to 6919444
writeRegister(0x46, 0x13); // TX Buffer - 6919453 to 6919593
writeRegister(0x04, 0x07); // TX - 6919605 to 6919741
writeRegister(0x00, 0xFF); // CS0 - 6926383 to 6926524
writeRegister(0x01, 0xFF); // CS1 - 6926536 to 6926680
writeRegister(0x16, 0xC0); // FIFO CTRL - 6926687 to 6926829
writeRegister(0x40, 0x03); // TX Buffer - 6926835 to 6926970
writeRegister(0x41, 0x0E); // TX Buffer - 6926983 to 6927117
writeRegister(0x44, 0x23); // TX Buffer - 6927131 to 6927267
writeRegister(0x45, 0x11); // TX Buffer - 6927279 to 6927414
writeRegister(0x46, 0x13); // TX Buffer - 6927428 to 6927563
writeRegister(0x04, 0x07); // TX - 6927577 to 6927711
writeRegister(0x00, 0xFF); // CS0 - 6934443 to 6934580
writeRegister(0x01, 0xFF); // CS1 - 6934593 to 6934734
writeRegister(0x16, 0xC0); // FIFO CTRL - 6934743 to 6934881
writeRegister(0x40, 0x03); // TX Buffer - 6934891 to 6935033
writeRegister(0x41, 0x0E); // TX Buffer - 6935039 to 6935180
writeRegister(0x44, 0x23); // TX Buffer - 6935187 to 6935329
writeRegister(0x45, 0x11); // TX Buffer - 6935336 to 6935478
writeRegister(0x46, 0x13); // TX Buffer - 6935484 to 6935627
writeRegister(0x04, 0x07); // TX - 6935633 to 6935775
writeRegister(0x00, 0xFF); // CS0 - 6942414 to 6942555
writeRegister(0x01, 0xFF); // CS1 - 6942564 to 6942704
writeRegister(0x16, 0xC0); // FIFO CTRL - 6942718 to 6942853
writeRegister(0x40, 0x03); // TX Buffer - 6942866 to 6943000
writeRegister(0x41, 0x0E); // TX Buffer - 6943014 to 6943150
writeRegister(0x44, 0x23); // TX Buffer - 6943162 to 6943298
writeRegister(0x45, 0x11); // TX Buffer - 6943311 to 6943445
writeRegister(0x46, 0x13); // TX Buffer - 6943459 to 6943594
writeRegister(0x04, 0x07); // TX - 6943608 to 6943742
writeRegister(0x00, 0xFF); // CS0 - 6950389 to 6950525
writeRegister(0x01, 0xFF); // CS1 - 6950539 to 6950679
writeRegister(0x16, 0xC0); // FIFO CTRL - 6950689 to 6950828
writeRegister(0x40, 0x03); // TX Buffer - 6950838 to 6950979
writeRegister(0x41, 0x0E); // TX Buffer - 6950985 to 6951128
writeRegister(0x44, 0x23); // TX Buffer - 6951134 to 6951276
writeRegister(0x45, 0x11); // TX Buffer - 6951282 to 6951424
writeRegister(0x46, 0x13); // TX Buffer - 6951431 to 6951573
writeRegister(0x04, 0x07); // TX - 6951580 to 6951721
writeRegister(0x00, 0xFF); // CS0 - 6958445 to 6958589
writeRegister(0x01, 0xFF); // CS1 - 6958595 to 6958735
writeRegister(0x16, 0xC0); // FIFO CTRL - 6958749 to 6958884
writeRegister(0x40, 0x03); // TX Buffer - 6958898 to 6959031
writeRegister(0x41, 0x0E); // TX Buffer - 6959042 to 6959180
writeRegister(0x44, 0x23); // TX Buffer - 6959190 to 6959328
writeRegister(0x45, 0x11); // TX Buffer - 6959339 to 6959478
writeRegister(0x46, 0x13); // TX Buffer - 6959487 to 6959627
writeRegister(0x04, 0x07); // TX - 6959636 to 6959775
writeRegister(0x00, 0xFF); // CS0 - 6966417 to 6966558
writeRegister(0x01, 0xFF); // CS1 - 6966570 to 6966708
writeRegister(0x16, 0xC0); // FIFO CTRL - 6966721 to 6966855
writeRegister(0x40, 0x03); // TX Buffer - 6966869 to 6967004
writeRegister(0x41, 0x0E); // TX Buffer - 6967017 to 6967151
writeRegister(0x44, 0x23); // TX Buffer - 6967165 to 6967301
writeRegister(0x45, 0x11); // TX Buffer - 6967314 to 6967448
writeRegister(0x46, 0x13); // TX Buffer - 6967462 to 6967597
writeRegister(0x04, 0x07); // TX - 6967611 to 6967745
writeRegister(0x00, 0xFF); // CS0 - 6974392 to 6974536
writeRegister(0x01, 0xFF); // CS1 - 6974542 to 6974683
writeRegister(0x16, 0xC0); // FIFO CTRL - 6974696 to 6974830
writeRegister(0x40, 0x03); // TX Buffer - 6974844 to 6974979
writeRegister(0x41, 0x0E); // TX Buffer - 6974988 to 6975126
writeRegister(0x44, 0x23); // TX Buffer - 6975137 to 6975276
writeRegister(0x45, 0x11); // TX Buffer - 6975285 to 6975423
writeRegister(0x46, 0x13); // TX Buffer - 6975434 to 6975572
writeRegister(0x04, 0x07); // TX - 6975582 to 6975720
writeRegister(0x00, 0xFF); // CS0 - 6982448 to 6982589
writeRegister(0x01, 0xFF); // CS1 - 6982598 to 6982738
writeRegister(0x16, 0xC0); // FIFO CTRL - 6982752 to 6982887
writeRegister(0x40, 0x03); // TX Buffer - 6982900 to 6983034
writeRegister(0x41, 0x0E); // TX Buffer - 6983048 to 6983183
writeRegister(0x44, 0x23); // TX Buffer - 6983196 to 6983332
writeRegister(0x45, 0x11); // TX Buffer - 6983345 to 6983479
writeRegister(0x46, 0x13); // TX Buffer - 6983493 to 6983628
writeRegister(0x04, 0x07); // TX - 6983642 to 6983776
writeRegister(0x00, 0xFF); // CS0 - 6990423 to 6990559
writeRegister(0x01, 0xFF); // CS1 - 6990573 to 6990713
writeRegister(0x16, 0xC0); // FIFO CTRL - 6990723 to 6990862
writeRegister(0x40, 0x03); // TX Buffer - 6990872 to 6991007
writeRegister(0x41, 0x0E); // TX Buffer - 6991019 to 6991154
writeRegister(0x44, 0x23); // TX Buffer - 6991168 to 6991304
writeRegister(0x45, 0x11); // TX Buffer - 6991316 to 6991452
writeRegister(0x46, 0x13); // TX Buffer - 6991465 to 6991607
writeRegister(0x04, 0x07); // TX - 6991614 to 6991749
writeRegister(0x00, 0xFF); // CS0 - 6998395 to 6998534
writeRegister(0x01, 0xFF); // CS1 - 6998545 to 6998686
writeRegister(0x16, 0xC0); // FIFO CTRL - 6998698 to 6998833
writeRegister(0x40, 0x03); // TX Buffer - 6998847 to 6998982
writeRegister(0x41, 0x0E); // TX Buffer - 6998994 to 6999129
writeRegister(0x44, 0x23); // TX Buffer - 6999143 to 6999279
writeRegister(0x45, 0x11); // TX Buffer - 6999291 to 6999427
writeRegister(0x46, 0x13); // TX Buffer - 6999440 to 6999576
writeRegister(0x04, 0x07); // TX - 6999589 to 6999724
writeRegister(0x00, 0xFF); // CS0 - 7006443 to 7006584
writeRegister(0x01, 0xFF); // CS1 - 7006596 to 7006734
writeRegister(0x16, 0xC0); // FIFO CTRL - 7006747 to 7006881
writeRegister(0x40, 0x03); // TX Buffer - 7006895 to 7007030
writeRegister(0x41, 0x0E); // TX Buffer - 7007043 to 7007177
writeRegister(0x44, 0x23); // TX Buffer - 7007191 to 7007327
writeRegister(0x45, 0x11); // TX Buffer - 7007339 to 7007474
writeRegister(0x46, 0x13); // TX Buffer - 7007488 to 7007623
writeRegister(0x04, 0x07); // TX - 7007637 to 7007771
writeRegister(0x00, 0xFF); // CS0 - 7014418 to 7014554
writeRegister(0x01, 0xFF); // CS1 - 7014568 to 7014709
writeRegister(0x16, 0xC0); // FIFO CTRL - 7014718 to 7014856
writeRegister(0x40, 0x03); // TX Buffer - 7014867 to 7015008
writeRegister(0x41, 0x0E); // TX Buffer - 7015014 to 7015152
writeRegister(0x44, 0x23); // TX Buffer - 7015163 to 7015305
writeRegister(0x45, 0x11); // TX Buffer - 7015311 to 7015453
writeRegister(0x46, 0x13); // TX Buffer - 7015459 to 7015598
writeRegister(0x04, 0x07); // TX - 7015608 to 7015750
writeRegister(0x00, 0xFF); // CS0 - 7022389 to 7022529
writeRegister(0x01, 0xFF); // CS1 - 7022543 to 7022679
writeRegister(0x16, 0xC0); // FIFO CTRL - 7022693 to 7022828
writeRegister(0x40, 0x03); // TX Buffer - 7022842 to 7022975
writeRegister(0x41, 0x0E); // TX Buffer - 7022989 to 7023124
writeRegister(0x44, 0x23); // TX Buffer - 7023138 to 7023272
writeRegister(0x45, 0x11); // TX Buffer - 7023286 to 7023422
writeRegister(0x46, 0x13); // TX Buffer - 7023434 to 7023571
writeRegister(0x04, 0x07); // TX - 7023583 to 7023719
writeRegister(0x00, 0xFF); // CS0 - 7030446 to 7030585
writeRegister(0x01, 0xFF); // CS1 - 7030599 to 7030743
writeRegister(0x16, 0xC0); // FIFO CTRL - 7030749 to 7030888
writeRegister(0x40, 0x03); // TX Buffer - 7030898 to 7031033
writeRegister(0x41, 0x0E); // TX Buffer - 7031045 to 7031180
writeRegister(0x44, 0x23); // TX Buffer - 7031194 to 7031330
writeRegister(0x45, 0x11); // TX Buffer - 7031342 to 7031478
writeRegister(0x46, 0x13); // TX Buffer - 7031491 to 7031627
writeRegister(0x04, 0x07); // TX - 7031640 to 7031775
writeRegister(0x00, 0xFF); // CS0 - 7038421 to 7038564
writeRegister(0x01, 0xFF); // CS1 - 7038571 to 7038712
writeRegister(0x16, 0xC0); // FIFO CTRL - 7038724 to 7038859
writeRegister(0x40, 0x03); // TX Buffer - 7038873 to 7039008
writeRegister(0x41, 0x0E); // TX Buffer - 7039017 to 7039155
writeRegister(0x44, 0x23); // TX Buffer - 7039165 to 7039305
writeRegister(0x45, 0x11); // TX Buffer - 7039314 to 7039453
writeRegister(0x46, 0x13); // TX Buffer - 7039462 to 7039602
writeRegister(0x04, 0x07); // TX - 7039615 to 7039750
writeRegister(0x00, 0xFF); // CS0 - 7046392 to 7046533
writeRegister(0x01, 0xFF); // CS1 - 7046546 to 7046690
writeRegister(0x16, 0xC0); // FIFO CTRL - 7046696 to 7046834
writeRegister(0x40, 0x03); // TX Buffer - 7046844 to 7046978
writeRegister(0x41, 0x0E); // TX Buffer - 7046992 to 7047127
writeRegister(0x44, 0x23); // TX Buffer - 7047140 to 7047275
writeRegister(0x45, 0x11); // TX Buffer - 7047289 to 7047425
writeRegister(0x46, 0x13); // TX Buffer - 7047437 to 7047572
writeRegister(0x04, 0x07); // TX - 7047586 to 7047720
writeRegister(0x00, 0xFF); // CS0 - 7054452 to 7054588
writeRegister(0x01, 0xFF); // CS1 - 7054602 to 7054743
writeRegister(0x16, 0xC0); // FIFO CTRL - 7054752 to 7054890
writeRegister(0x40, 0x03); // TX Buffer - 7054901 to 7055042
writeRegister(0x41, 0x0E); // TX Buffer - 7055048 to 7055186
writeRegister(0x44, 0x23); // TX Buffer - 7055197 to 7055339
writeRegister(0x45, 0x11); // TX Buffer - 7055345 to 7055487
writeRegister(0x46, 0x13); // TX Buffer - 7055494 to 7055632
writeRegister(0x04, 0x07); // TX - 7055642 to 7055784
writeRegister(0x00, 0xFF); // CS0 - 7062423 to 7062563
writeRegister(0x01, 0xFF); // CS1 - 7062573 to 7062713
writeRegister(0x16, 0xC0); // FIFO CTRL - 7062727 to 7062862
writeRegister(0x40, 0x03); // TX Buffer - 7062876 to 7063009
writeRegister(0x41, 0x0E); // TX Buffer - 7063023 to 7063158
writeRegister(0x44, 0x23); // TX Buffer - 7063172 to 7063306
writeRegister(0x45, 0x11); // TX Buffer - 7063320 to 7063456
writeRegister(0x46, 0x13); // TX Buffer - 7063468 to 7063605
writeRegister(0x04, 0x07); // TX - 7063617 to 7063753
writeRegister(0x00, 0xFF); // CS0 - 7070398 to 7070536
writeRegister(0x01, 0xFF); // CS1 - 7070548 to 7070688
writeRegister(0x16, 0xC0); // FIFO CTRL - 7070699 to 7070837
writeRegister(0x40, 0x03); // TX Buffer - 7070847 to 7070988
writeRegister(0x41, 0x0E); // TX Buffer - 7070995 to 7071133
writeRegister(0x44, 0x23); // TX Buffer - 7071143 to 7071285
writeRegister(0x45, 0x11); // TX Buffer - 7071292 to 7071434
writeRegister(0x46, 0x13); // TX Buffer - 7071440 to 7071580
writeRegister(0x04, 0x07); // TX - 7071589 to 7071731
writeRegister(0x00, 0xFF); // CS0 - 7078455 to 7078598
writeRegister(0x01, 0xFF); // CS1 - 7078605 to 7078746
writeRegister(0x16, 0xC0); // FIFO CTRL - 7078758 to 7078893
writeRegister(0x40, 0x03); // TX Buffer - 7078907 to 7079042
writeRegister(0x41, 0x0E); // TX Buffer - 7079051 to 7079189
writeRegister(0x44, 0x23); // TX Buffer - 7079199 to 7079339
writeRegister(0x45, 0x11); // TX Buffer - 7079348 to 7079487
writeRegister(0x46, 0x13); // TX Buffer - 7079496 to 7079636
writeRegister(0x04, 0x07); // TX - 7079649 to 7079784
writeRegister(0x00, 0xFF); // CS0 - 7086426 to 7086567
writeRegister(0x01, 0xFF); // CS1 - 7086580 to 7086724
writeRegister(0x16, 0xC0); // FIFO CTRL - 7086730 to 7086871
writeRegister(0x40, 0x03); // TX Buffer - 7086878 to 7087012
writeRegister(0x41, 0x0E); // TX Buffer - 7087026 to 7087161
writeRegister(0x44, 0x23); // TX Buffer - 7087174 to 7087309
writeRegister(0x45, 0x11); // TX Buffer - 7087323 to 7087459
writeRegister(0x46, 0x13); // TX Buffer - 7087471 to 7087606
writeRegister(0x04, 0x07); // TX - 7087620 to 7087754
writeRegister(0x00, 0xFF); // CS0 - 7094401 to 7094545
writeRegister(0x01, 0xFF); // CS1 - 7094551 to 7094691
writeRegister(0x16, 0xC0); // FIFO CTRL - 7094705 to 7094840
writeRegister(0x40, 0x03); // TX Buffer - 7094853 to 7094987
writeRegister(0x41, 0x0E); // TX Buffer - 7094997 to 7095136
writeRegister(0x44, 0x23); // TX Buffer - 7095146 to 7095284
writeRegister(0x45, 0x11); // TX Buffer - 7095294 to 7095434
writeRegister(0x46, 0x13); // TX Buffer - 7095443 to 7095581
writeRegister(0x04, 0x07); // TX - 7095595 to 7095729
writeRegister(0x00, 0xFF); // CS0 - 7102458 to 7102597
writeRegister(0x01, 0xFF); // CS1 - 7102607 to 7102749
writeRegister(0x16, 0xC0); // FIFO CTRL - 7102761 to 7102896
writeRegister(0x40, 0x03); // TX Buffer - 7102910 to 7103043
writeRegister(0x41, 0x0E); // TX Buffer - 7103057 to 7103192
writeRegister(0x44, 0x23); // TX Buffer - 7103206 to 7103340
writeRegister(0x45, 0x11); // TX Buffer - 7103354 to 7103490
writeRegister(0x46, 0x13); // TX Buffer - 7103503 to 7103639
writeRegister(0x04, 0x07); // TX - 7103651 to 7103787
writeRegister(0x00, 0xFF); // CS0 - 7110432 to 7110570
writeRegister(0x01, 0xFF); // CS1 - 7110582 to 7110722
writeRegister(0x16, 0xC0); // FIFO CTRL - 7110733 to 7110871
writeRegister(0x40, 0x03); // TX Buffer - 7110881 to 7111022
writeRegister(0x41, 0x0E); // TX Buffer - 7111029 to 7111171
writeRegister(0x44, 0x23); // TX Buffer - 7111177 to 7111319
writeRegister(0x45, 0x11); // TX Buffer - 7111326 to 7111468
writeRegister(0x46, 0x13); // TX Buffer - 7111474 to 7111617
writeRegister(0x04, 0x07); // TX - 7111623 to 7111765
writeRegister(0x00, 0xFF); // CS0 - 7118404 to 7118545
writeRegister(0x01, 0xFF); // CS1 - 7118554 to 7118695
writeRegister(0x16, 0xC0); // FIFO CTRL - 7118708 to 7118842
writeRegister(0x40, 0x03); // TX Buffer - 7118856 to 7118991
writeRegister(0x41, 0x0E); // TX Buffer - 7119004 to 7119138
writeRegister(0x44, 0x23); // TX Buffer - 7119152 to 7119288
writeRegister(0x45, 0x11); // TX Buffer - 7119301 to 7119435
writeRegister(0x46, 0x13); // TX Buffer - 7119449 to 7119584
writeRegister(0x04, 0x07); // TX - 7119598 to 7119732
writeRegister(0x00, 0xFF); // CS0 - 7126460 to 7126601
writeRegister(0x01, 0xFF); // CS1 - 7126614 to 7126750
writeRegister(0x16, 0xC0); // FIFO CTRL - 7126764 to 7126899
writeRegister(0x40, 0x03); // TX Buffer - 7126912 to 7127046
writeRegister(0x41, 0x0E); // TX Buffer - 7127060 to 7127195
writeRegister(0x44, 0x23); // TX Buffer - 7127208 to 7127343
writeRegister(0x45, 0x11); // TX Buffer - 7127357 to 7127493
writeRegister(0x46, 0x13); // TX Buffer - 7127505 to 7127642
writeRegister(0x04, 0x07); // TX - 7127654 to 7127788
writeRegister(0x00, 0xFF); // CS0 - 7134435 to 7134579
writeRegister(0x01, 0xFF); // CS1 - 7134585 to 7134725
writeRegister(0x16, 0xC0); // FIFO CTRL - 7134739 to 7134874
writeRegister(0x40, 0x03); // TX Buffer - 7134887 to 7135021
writeRegister(0x41, 0x0E); // TX Buffer - 7135032 to 7135170
writeRegister(0x44, 0x23); // TX Buffer - 7135180 to 7135318
writeRegister(0x45, 0x11); // TX Buffer - 7135328 to 7135468
writeRegister(0x46, 0x13); // TX Buffer - 7135477 to 7135615
writeRegister(0x04, 0x07); // TX - 7135626 to 7135763
writeRegister(0x00, 0xFF); // CS0 - 7142407 to 7142546
writeRegister(0x01, 0xFF); // CS1 - 7142560 to 7142698
writeRegister(0x16, 0xC0); // FIFO CTRL - 7142711 to 7142845
writeRegister(0x40, 0x03); // TX Buffer - 7142859 to 7142994
writeRegister(0x41, 0x0E); // TX Buffer - 7143006 to 7143141
writeRegister(0x44, 0x23); // TX Buffer - 7143155 to 7143291
writeRegister(0x45, 0x11); // TX Buffer - 7143303 to 7143438
writeRegister(0x46, 0x13); // TX Buffer - 7143452 to 7143588
writeRegister(0x04, 0x07); // TX - 7143601 to 7143736
writeRegister(0x00, 0xFF); // CS0 - 7150467 to 7150604
writeRegister(0x01, 0xFF); // CS1 - 7150616 to 7150758
writeRegister(0x16, 0xC0); // FIFO CTRL - 7150767 to 7150905
writeRegister(0x40, 0x03); // TX Buffer - 7150915 to 7151050
writeRegister(0x41, 0x0E); // TX Buffer - 7151063 to 7151197
writeRegister(0x44, 0x23); // TX Buffer - 7151211 to 7151347
writeRegister(0x45, 0x11); // TX Buffer - 7151360 to 7151494
writeRegister(0x46, 0x13); // TX Buffer - 7151508 to 7151651
writeRegister(0x04, 0x07); // TX - 7151657 to 7151791
writeRegister(0x00, 0xFF); // CS0 - 7158438 to 7158579
writeRegister(0x01, 0xFF); // CS1 - 7158588 to 7158728
writeRegister(0x16, 0xC0); // FIFO CTRL - 7158742 to 7158878
writeRegister(0x40, 0x03); // TX Buffer - 7158890 to 7159025
writeRegister(0x41, 0x0E); // TX Buffer - 7159038 to 7159172
writeRegister(0x44, 0x23); // TX Buffer - 7159186 to 7159322
writeRegister(0x45, 0x11); // TX Buffer - 7159335 to 7159469
writeRegister(0x46, 0x13); // TX Buffer - 7159483 to 7159618
writeRegister(0x04, 0x07); // TX - 7159632 to 7159766
writeRegister(0x00, 0xFF); // CS0 - 7166413 to 7166549
writeRegister(0x01, 0xFF); // CS1 - 7166563 to 7166704
writeRegister(0x16, 0xC0); // FIFO CTRL - 7166713 to 7166851
writeRegister(0x40, 0x03); // TX Buffer - 7166862 to 7166997
writeRegister(0x41, 0x0E); // TX Buffer - 7167009 to 7167144
writeRegister(0x44, 0x23); // TX Buffer - 7167158 to 7167292
writeRegister(0x45, 0x11); // TX Buffer - 7167306 to 7167442
writeRegister(0x46, 0x13); // TX Buffer - 7167455 to 7167597
writeRegister(0x04, 0x07); // TX - 7167604 to 7167739
writeRegister(0x00, 0xFF); // CS0 - 7174469 to 7174605
writeRegister(0x01, 0xFF); // CS1 - 7174619 to 7174759
writeRegister(0x16, 0xC0); // FIFO CTRL - 7174773 to 7174908
writeRegister(0x40, 0x03); // TX Buffer - 7174921 to 7175055
writeRegister(0x41, 0x0E); // TX Buffer - 7175066 to 7175204
writeRegister(0x44, 0x23); // TX Buffer - 7175214 to 7175352
writeRegister(0x45, 0x11); // TX Buffer - 7175362 to 7175502
writeRegister(0x46, 0x13); // TX Buffer - 7175511 to 7175649
writeRegister(0x04, 0x07); // TX - 7175660 to 7175797
writeRegister(0x00, 0xFF); // CS0 - 7182441 to 7182580
writeRegister(0x01, 0xFF); // CS1 - 7182594 to 7182732
writeRegister(0x16, 0xC0); // FIFO CTRL - 7182745 to 7182879
writeRegister(0x40, 0x03); // TX Buffer - 7182893 to 7183028
writeRegister(0x41, 0x0E); // TX Buffer - 7183040 to 7183175
writeRegister(0x44, 0x23); // TX Buffer - 7183189 to 7183325
writeRegister(0x45, 0x11); // TX Buffer - 7183337 to 7183472
writeRegister(0x46, 0x13); // TX Buffer - 7183486 to 7183621
writeRegister(0x04, 0x07); // TX - 7183635 to 7183770
writeRegister(0x00, 0xFF); // CS0 - 7190416 to 7190553
writeRegister(0x01, 0xFF); // CS1 - 7190566 to 7190707
writeRegister(0x16, 0xC0); // FIFO CTRL - 7190720 to 7190854
writeRegister(0x40, 0x03); // TX Buffer - 7190868 to 7191003
writeRegister(0x41, 0x0E); // TX Buffer - 7191012 to 7191150
writeRegister(0x44, 0x23); // TX Buffer - 7191160 to 7191300
writeRegister(0x45, 0x11); // TX Buffer - 7191309 to 7191447
writeRegister(0x46, 0x13); // TX Buffer - 7191457 to 7191597
writeRegister(0x04, 0x07); // TX - 7191606 to 7191745
writeRegister(0x00, 0xFF); // CS0 - 7198387 to 7198528
writeRegister(0x01, 0xFF); // CS1 - 7198541 to 7198677
writeRegister(0x16, 0xC0); // FIFO CTRL - 7198691 to 7198826
writeRegister(0x40, 0x03); // TX Buffer - 7198840 to 7198973
writeRegister(0x41, 0x0E); // TX Buffer - 7198987 to 7199122
writeRegister(0x44, 0x23); // TX Buffer - 7199135 to 7199270
writeRegister(0x45, 0x11); // TX Buffer - 7199284 to 7199420
writeRegister(0x46, 0x13); // TX Buffer - 7199432 to 7199569
writeRegister(0x04, 0x07); // TX - 7199581 to 7199717
writeRegister(0x00, 0xFF); // CS0 - 7206444 to 7206583
writeRegister(0x01, 0xFF); // CS1 - 7206597 to 7206741
writeRegister(0x16, 0xC0); // FIFO CTRL - 7206747 to 7206885
writeRegister(0x40, 0x03); // TX Buffer - 7206896 to 7207031
writeRegister(0x41, 0x0E); // TX Buffer - 7207043 to 7207178
writeRegister(0x44, 0x23); // TX Buffer - 7207192 to 7207326
writeRegister(0x45, 0x11); // TX Buffer - 7207340 to 7207476
writeRegister(0x46, 0x13); // TX Buffer - 7207489 to 7207631
writeRegister(0x04, 0x07); // TX - 7207638 to 7207773
writeRegister(0x00, 0xFF); // CS0 - 7214419 to 7214558
writeRegister(0x01, 0xFF); // CS1 - 7214569 to 7214710
writeRegister(0x16, 0xC0); // FIFO CTRL - 7214722 to 7214857
writeRegister(0x40, 0x03); // TX Buffer - 7214871 to 7215006
writeRegister(0x41, 0x0E); // TX Buffer - 7215018 to 7215153
writeRegister(0x44, 0x23); // TX Buffer - 7215167 to 7215301
writeRegister(0x45, 0x11); // TX Buffer - 7215315 to 7215451
writeRegister(0x46, 0x13); // TX Buffer - 7215464 to 7215600
writeRegister(0x04, 0x07); // TX - 7215613 to 7215748
writeRegister(0x00, 0xFF); // CS0 - 7222390 to 7222531
writeRegister(0x01, 0xFF); // CS1 - 7222543 to 7222688
writeRegister(0x16, 0xC0); // FIFO CTRL - 7222694 to 7222832
writeRegister(0x40, 0x03); // TX Buffer - 7222842 to 7222976
writeRegister(0x41, 0x0E); // TX Buffer - 7222990 to 7223126
writeRegister(0x44, 0x23); // TX Buffer - 7223138 to 7223274
writeRegister(0x45, 0x11); // TX Buffer - 7223287 to 7223421
writeRegister(0x46, 0x13); // TX Buffer - 7223435 to 7223578
writeRegister(0x04, 0x07); // TX - 7223584 to 7223718
writeRegister(0x00, 0xFF); // CS0 - 7230450 to 7230587
writeRegister(0x01, 0xFF); // CS1 - 7230600 to 7230741
writeRegister(0x16, 0xC0); // FIFO CTRL - 7230750 to 7230888
writeRegister(0x40, 0x03); // TX Buffer - 7230899 to 7231040
writeRegister(0x41, 0x0E); // TX Buffer - 7231046 to 7231184
writeRegister(0x44, 0x23); // TX Buffer - 7231195 to 7231337
writeRegister(0x45, 0x11); // TX Buffer - 7231343 to 7231485
writeRegister(0x46, 0x13); // TX Buffer - 7231491 to 7231631
writeRegister(0x04, 0x07); // TX - 7231640 to 7231782
writeRegister(0x00, 0xFF); // CS0 - 7238421 to 7238562
writeRegister(0x01, 0xFF); // CS1 - 7238575 to 7238711
writeRegister(0x16, 0xC0); // FIFO CTRL - 7238725 to 7238860
writeRegister(0x40, 0x03); // TX Buffer - 7238874 to 7239007
writeRegister(0x41, 0x0E); // TX Buffer - 7239021 to 7239156
writeRegister(0x44, 0x23); // TX Buffer - 7239169 to 7239304
writeRegister(0x45, 0x11); // TX Buffer - 7239318 to 7239454
writeRegister(0x46, 0x13); // TX Buffer - 7239466 to 7239603
writeRegister(0x04, 0x07); // TX - 7239615 to 7239751
writeRegister(0x00, 0xFF); // CS0 - 7246396 to 7246534
writeRegister(0x01, 0xFF); // CS1 - 7246546 to 7246686
writeRegister(0x16, 0xC0); // FIFO CTRL - 7246697 to 7246835
writeRegister(0x40, 0x03); // TX Buffer - 7246845 to 7246986
writeRegister(0x41, 0x0E); // TX Buffer - 7246993 to 7247131
writeRegister(0x44, 0x23); // TX Buffer - 7247141 to 7247283
writeRegister(0x45, 0x11); // TX Buffer - 7247289 to 7247432
writeRegister(0x46, 0x13); // TX Buffer - 7247438 to 7247578
writeRegister(0x04, 0x07); // TX - 7247587 to 7247729
writeRegister(0x00, 0xFF); // CS0 - 7254453 to 7254596
writeRegister(0x01, 0xFF); // CS1 - 7254603 to 7254744
writeRegister(0x16, 0xC0); // FIFO CTRL - 7254756 to 7254891
writeRegister(0x40, 0x03); // TX Buffer - 7254905 to 7255040
writeRegister(0x41, 0x0E); // TX Buffer - 7255049 to 7255187
writeRegister(0x44, 0x23); // TX Buffer - 7255197 to 7255335
writeRegister(0x45, 0x11); // TX Buffer - 7255346 to 7255485
writeRegister(0x46, 0x13); // TX Buffer - 7255494 to 7255634
writeRegister(0x04, 0x07); // TX - 7255647 to 7255782
writeRegister(0x00, 0xFF); // CS0 - 7262424 to 7262565
writeRegister(0x01, 0xFF); // CS1 - 7262578 to 7262722
writeRegister(0x16, 0xC0); // FIFO CTRL - 7262728 to 7262866
writeRegister(0x40, 0x03); // TX Buffer - 7262876 to 7263010
writeRegister(0x41, 0x0E); // TX Buffer - 7263024 to 7263160
writeRegister(0x44, 0x23); // TX Buffer - 7263172 to 7263308
writeRegister(0x45, 0x11); // TX Buffer - 7263321 to 7263455
writeRegister(0x46, 0x13); // TX Buffer - 7263469 to 7263604
writeRegister(0x04, 0x07); // TX - 7263618 to 7263752
writeRegister(0x00, 0xFF); // CS0 - 7270399 to 7270543
writeRegister(0x01, 0xFF); // CS1 - 7270549 to 7270689
writeRegister(0x16, 0xC0); // FIFO CTRL - 7270703 to 7270838
writeRegister(0x40, 0x03); // TX Buffer - 7270851 to 7270985
writeRegister(0x41, 0x0E); // TX Buffer - 7270995 to 7271135
writeRegister(0x44, 0x23); // TX Buffer - 7271144 to 7271283
writeRegister(0x45, 0x11); // TX Buffer - 7271292 to 7271430
writeRegister(0x46, 0x13); // TX Buffer - 7271441 to 7271579
writeRegister(0x04, 0x07); // TX - 7271593 to 7271727
writeRegister(0x00, 0xFF); // CS0 - 7278455 to 7278596
writeRegister(0x01, 0xFF); // CS1 - 7278605 to 7278745
writeRegister(0x16, 0xC0); // FIFO CTRL - 7278759 to 7278894
writeRegister(0x40, 0x03); // TX Buffer - 7278908 to 7279041
writeRegister(0x41, 0x0E); // TX Buffer - 7279055 to 7279190
writeRegister(0x44, 0x23); // TX Buffer - 7279204 to 7279338
writeRegister(0x45, 0x11); // TX Buffer - 7279352 to 7279488
writeRegister(0x46, 0x13); // TX Buffer - 7279500 to 7279637
writeRegister(0x04, 0x07); // TX - 7279649 to 7279785
writeRegister(0x00, 0xFF); // CS0 - 7286430 to 7286568
writeRegister(0x01, 0xFF); // CS1 - 7286580 to 7286720
writeRegister(0x16, 0xC0); // FIFO CTRL - 7286731 to 7286869
writeRegister(0x40, 0x03); // TX Buffer - 7286879 to 7287020
writeRegister(0x41, 0x0E); // TX Buffer - 7287027 to 7287165
writeRegister(0x44, 0x23); // TX Buffer - 7287175 to 7287317
writeRegister(0x45, 0x11); // TX Buffer - 7287324 to 7287466
writeRegister(0x46, 0x13); // TX Buffer - 7287472 to 7287612
writeRegister(0x04, 0x07); // TX - 7287621 to 7287763
writeRegister(0x00, 0xFF); // CS0 - 7294402 to 7294543
writeRegister(0x01, 0xFF); // CS1 - 7294552 to 7294693
writeRegister(0x16, 0xC0); // FIFO CTRL - 7294706 to 7294840
writeRegister(0x40, 0x03); // TX Buffer - 7294854 to 7294989
writeRegister(0x41, 0x0E); // TX Buffer - 7295002 to 7295136
writeRegister(0x44, 0x23); // TX Buffer - 7295150 to 7295286
writeRegister(0x45, 0x11); // TX Buffer - 7295298 to 7295433
writeRegister(0x46, 0x13); // TX Buffer - 7295447 to 7295582
writeRegister(0x04, 0x07); // TX - 7295596 to 7295730
writeRegister(0x00, 0xFF); // CS0 - 7302458 to 7302599
writeRegister(0x01, 0xFF); // CS1 - 7302612 to 7302756
writeRegister(0x16, 0xC0); // FIFO CTRL - 7302762 to 7302903
writeRegister(0x40, 0x03); // TX Buffer - 7302910 to 7303044
writeRegister(0x41, 0x0E); // TX Buffer - 7303058 to 7303193
writeRegister(0x44, 0x23); // TX Buffer - 7303206 to 7303342
writeRegister(0x45, 0x11); // TX Buffer - 7303355 to 7303489
writeRegister(0x46, 0x13); // TX Buffer - 7303503 to 7303638
writeRegister(0x04, 0x07); // TX - 7303652 to 7303786
writeRegister(0x00, 0xFF); // CS0 - 7310433 to 7310577
writeRegister(0x01, 0xFF); // CS1 - 7310583 to 7310723
writeRegister(0x16, 0xC0); // FIFO CTRL - 7310737 to 7310872
writeRegister(0x40, 0x03); // TX Buffer - 7310885 to 7311019
writeRegister(0x41, 0x0E); // TX Buffer - 7311029 to 7311169
writeRegister(0x44, 0x23); // TX Buffer - 7311178 to 7311317
writeRegister(0x45, 0x11); // TX Buffer - 7311326 to 7311464
writeRegister(0x46, 0x13); // TX Buffer - 7311475 to 7311613
writeRegister(0x04, 0x07); // TX - 7311627 to 7311761
writeRegister(0x00, 0xFF); // CS0 - 7318405 to 7318544
writeRegister(0x01, 0xFF); // CS1 - 7318558 to 7318702
writeRegister(0x16, 0xC0); // FIFO CTRL - 7318708 to 7318851
writeRegister(0x40, 0x03); // TX Buffer - 7318857 to 7318992
writeRegister(0x41, 0x0E); // TX Buffer - 7319004 to 7319139
writeRegister(0x44, 0x23); // TX Buffer - 7319153 to 7319289
writeRegister(0x45, 0x11); // TX Buffer - 7319301 to 7319437
writeRegister(0x46, 0x13); // TX Buffer - 7319450 to 7319586
writeRegister(0x04, 0x07); // TX - 7319599 to 7319734
writeRegister(0x00, 0xFF); // CS0 - 7326464 to 7326602
writeRegister(0x01, 0xFF); // CS1 - 7326614 to 7326754
writeRegister(0x16, 0xC0); // FIFO CTRL - 7326765 to 7326903
writeRegister(0x40, 0x03); // TX Buffer - 7326913 to 7327054
writeRegister(0x41, 0x0E); // TX Buffer - 7327061 to 7327203
writeRegister(0x44, 0x23); // TX Buffer - 7327209 to 7327351
writeRegister(0x45, 0x11); // TX Buffer - 7327358 to 7327500
writeRegister(0x46, 0x13); // TX Buffer - 7327506 to 7327649
writeRegister(0x04, 0x07); // TX - 7327655 to 7327797
writeRegister(0x00, 0xFF); // CS0 - 7334436 to 7334577
writeRegister(0x01, 0xFF); // CS1 - 7334586 to 7334727
writeRegister(0x16, 0xC0); // FIFO CTRL - 7334740 to 7334874
writeRegister(0x40, 0x03); // TX Buffer - 7334888 to 7335023
writeRegister(0x41, 0x0E); // TX Buffer - 7335036 to 7335170
writeRegister(0x44, 0x23); // TX Buffer - 7335184 to 7335320
writeRegister(0x45, 0x11); // TX Buffer - 7335333 to 7335467
writeRegister(0x46, 0x13); // TX Buffer - 7335481 to 7335616
writeRegister(0x04, 0x07); // TX - 7335630 to 7335764
writeRegister(0x00, 0xFF); // CS0 - 7342411 to 7342547
writeRegister(0x01, 0xFF); // CS1 - 7342561 to 7342702
writeRegister(0x16, 0xC0); // FIFO CTRL - 7342711 to 7342849
writeRegister(0x40, 0x03); // TX Buffer - 7342860 to 7343001
writeRegister(0x41, 0x0E); // TX Buffer - 7343007 to 7343148
writeRegister(0x44, 0x23); // TX Buffer - 7343156 to 7343298
writeRegister(0x45, 0x11); // TX Buffer - 7343304 to 7343446
writeRegister(0x46, 0x13); // TX Buffer - 7343453 to 7343595
writeRegister(0x04, 0x07); // TX - 7343601 to 7343743
writeRegister(0x00, 0xFF); // CS0 - 7350467 to 7350611
writeRegister(0x01, 0xFF); // CS1 - 7350617 to 7350757
writeRegister(0x16, 0xC0); // FIFO CTRL - 7350771 to 7350906
writeRegister(0x40, 0x03); // TX Buffer - 7350919 to 7351053
writeRegister(0x41, 0x0E); // TX Buffer - 7351063 to 7351202
writeRegister(0x44, 0x23); // TX Buffer - 7351212 to 7351351
writeRegister(0x45, 0x11); // TX Buffer - 7351360 to 7351498
writeRegister(0x46, 0x13); // TX Buffer - 7351509 to 7351647
writeRegister(0x04, 0x07); // TX - 7351658 to 7351795
writeRegister(0x00, 0xFF); // CS0 - 7358431 to 7358570
writeRegister(0x01, 0xFF); // CS1 - 7358584 to 7358722
writeRegister(0x16, 0xC0); // FIFO CTRL - 7358734 to 7358869
writeRegister(0x40, 0x03); // TX Buffer - 7358883 to 7359018
writeRegister(0x41, 0x0E); // TX Buffer - 7359030 to 7359165
writeRegister(0x44, 0x23); // TX Buffer - 7359179 to 7359315
writeRegister(0x45, 0x11); // TX Buffer - 7359327 to 7359463
writeRegister(0x46, 0x13); // TX Buffer - 7359476 to 7359612
writeRegister(0x04, 0x07); // TX - 7359625 to 7359760
writeRegister(0x00, 0xFF); // CS0 - 7366406 to 7366543
writeRegister(0x01, 0xFF); // CS1 - 7366556 to 7366697
writeRegister(0x16, 0xC0); // FIFO CTRL - 7366709 to 7366844
writeRegister(0x40, 0x03); // TX Buffer - 7366858 to 7366993
writeRegister(0x41, 0x0E); // TX Buffer - 7367002 to 7367140
writeRegister(0x44, 0x23); // TX Buffer - 7367150 to 7367288
writeRegister(0x45, 0x11); // TX Buffer - 7367299 to 7367438
writeRegister(0x46, 0x13); // TX Buffer - 7367447 to 7367587
writeRegister(0x04, 0x07); // TX - 7367596 to 7367735
writeRegister(0x00, 0xFF); // CS0 - 7374462 to 7374603
writeRegister(0x01, 0xFF); // CS1 - 7374612 to 7374753
writeRegister(0x16, 0xC0); // FIFO CTRL - 7374766 to 7374900
writeRegister(0x40, 0x03); // TX Buffer - 7374914 to 7375049
writeRegister(0x41, 0x0E); // TX Buffer - 7375062 to 7375196
writeRegister(0x44, 0x23); // TX Buffer - 7375210 to 7375346
writeRegister(0x45, 0x11); // TX Buffer - 7375358 to 7375493
writeRegister(0x46, 0x13); // TX Buffer - 7375507 to 7375642
writeRegister(0x04, 0x07); // TX - 7375656 to 7375790
writeRegister(0x00, 0xFF); // CS0 - 7382433 to 7382573
writeRegister(0x01, 0xFF); // CS1 - 7382587 to 7382731
writeRegister(0x16, 0xC0); // FIFO CTRL - 7382737 to 7382875
writeRegister(0x40, 0x03); // TX Buffer - 7382886 to 7383019
writeRegister(0x41, 0x0E); // TX Buffer - 7383033 to 7383168
writeRegister(0x44, 0x23); // TX Buffer - 7383182 to 7383316
writeRegister(0x45, 0x11); // TX Buffer - 7383330 to 7383466
writeRegister(0x46, 0x13); // TX Buffer - 7383478 to 7383621
writeRegister(0x04, 0x07); // TX - 7383627 to 7383763
writeRegister(0x00, 0xFF); // CS0 - 7390408 to 7390549
writeRegister(0x01, 0xFF); // CS1 - 7390558 to 7390698
writeRegister(0x16, 0xC0); // FIFO CTRL - 7390712 to 7390847
writeRegister(0x40, 0x03); // TX Buffer - 7390861 to 7390994
writeRegister(0x41, 0x0E); // TX Buffer - 7391008 to 7391143
writeRegister(0x44, 0x23); // TX Buffer - 7391157 to 7391291
writeRegister(0x45, 0x11); // TX Buffer - 7391305 to 7391441
writeRegister(0x46, 0x13); // TX Buffer - 7391453 to 7391590
writeRegister(0x04, 0x07); // TX - 7391602 to 7391738
writeRegister(0x00, 0xFF); // CS0 - 7398465 to 7398604
writeRegister(0x01, 0xFF); // CS1 - 7398618 to 7398756
writeRegister(0x16, 0xC0); // FIFO CTRL - 7398768 to 7398903
writeRegister(0x40, 0x03); // TX Buffer - 7398917 to 7399052
writeRegister(0x41, 0x0E); // TX Buffer - 7399064 to 7399199
writeRegister(0x44, 0x23); // TX Buffer - 7399213 to 7399349
writeRegister(0x45, 0x11); // TX Buffer - 7399361 to 7399497
writeRegister(0x46, 0x13); // TX Buffer - 7399510 to 7399646
writeRegister(0x04, 0x07); // TX - 7399659 to 7399794
writeRegister(0x00, 0xFF); // CS0 - 7406440 to 7406577
writeRegister(0x01, 0xFF); // CS1 - 7406590 to 7406731
writeRegister(0x16, 0xC0); // FIFO CTRL - 7406740 to 7406878
writeRegister(0x40, 0x03); // TX Buffer - 7406888 to 7407030
writeRegister(0x41, 0x0E); // TX Buffer - 7407036 to 7407174
writeRegister(0x44, 0x23); // TX Buffer - 7407184 to 7407325
writeRegister(0x45, 0x11); // TX Buffer - 7407333 to 7407475
writeRegister(0x46, 0x13); // TX Buffer - 7407481 to 7407621
writeRegister(0x04, 0x07); // TX - 7407630 to 7407772
writeRegister(0x00, 0xFF); // CS0 - 7414411 to 7414552
writeRegister(0x01, 0xFF); // CS1 - 7414565 to 7414701
writeRegister(0x16, 0xC0); // FIFO CTRL - 7414715 to 7414850
writeRegister(0x40, 0x03); // TX Buffer - 7414863 to 7414997
writeRegister(0x41, 0x0E); // TX Buffer - 7415011 to 7415146
writeRegister(0x44, 0x23); // TX Buffer - 7415159 to 7415294
writeRegister(0x45, 0x11); // TX Buffer - 7415308 to 7415442
writeRegister(0x46, 0x13); // TX Buffer - 7415456 to 7415591
writeRegister(0x04, 0x07); // TX - 7415605 to 7415739
writeRegister(0x00, 0xFF); // CS0 - 7422467 to 7422607
writeRegister(0x01, 0xFF); // CS1 - 7422621 to 7422765
writeRegister(0x16, 0xC0); // FIFO CTRL - 7422771 to 7422909
writeRegister(0x40, 0x03); // TX Buffer - 7422920 to 7423053
writeRegister(0x41, 0x0E); // TX Buffer - 7423067 to 7423202
writeRegister(0x44, 0x23); // TX Buffer - 7423216 to 7423350
writeRegister(0x45, 0x11); // TX Buffer - 7423364 to 7423500
writeRegister(0x46, 0x13); // TX Buffer - 7423512 to 7423649
writeRegister(0x04, 0x07); // TX - 7423661 to 7423797
writeRegister(0x00, 0xFF); // CS0 - 7430442 to 7430586
writeRegister(0x01, 0xFF); // CS1 - 7430592 to 7430732
writeRegister(0x16, 0xC0); // FIFO CTRL - 7430746 to 7430881
writeRegister(0x40, 0x03); // TX Buffer - 7430895 to 7431028
writeRegister(0x41, 0x0E); // TX Buffer - 7431039 to 7431177
writeRegister(0x44, 0x23); // TX Buffer - 7431187 to 7431325
writeRegister(0x45, 0x11); // TX Buffer - 7431336 to 7431475
writeRegister(0x46, 0x13); // TX Buffer - 7431484 to 7431624
writeRegister(0x04, 0x07); // TX - 7431636 to 7431772
writeRegister(0x00, 0xFF); // CS0 - 7438414 to 7438555
writeRegister(0x01, 0xFF); // CS1 - 7438567 to 7438711
writeRegister(0x16, 0xC0); // FIFO CTRL - 7438718 to 7438856
writeRegister(0x40, 0x03); // TX Buffer - 7438866 to 7439001
writeRegister(0x41, 0x0E); // TX Buffer - 7439014 to 7439148
writeRegister(0x44, 0x23); // TX Buffer - 7439162 to 7439298
writeRegister(0x45, 0x11); // TX Buffer - 7439311 to 7439445
writeRegister(0x46, 0x13); // TX Buffer - 7439459 to 7439594
writeRegister(0x04, 0x07); // TX - 7439608 to 7439742
writeRegister(0x00, 0xFF); // CS0 - 7446474 to 7446611
writeRegister(0x01, 0xFF); // CS1 - 7446624 to 7446765
writeRegister(0x16, 0xC0); // FIFO CTRL - 7446774 to 7446912
writeRegister(0x40, 0x03); // TX Buffer - 7446922 to 7447064
writeRegister(0x41, 0x0E); // TX Buffer - 7447070 to 7447208
writeRegister(0x44, 0x23); // TX Buffer - 7447218 to 7447361
writeRegister(0x45, 0x11); // TX Buffer - 7447367 to 7447509
writeRegister(0x46, 0x13); // TX Buffer - 7447515 to 7447655
writeRegister(0x04, 0x07); // TX - 7447664 to 7447806
writeRegister(0x00, 0xFF); // CS0 - 7454445 to 7454586
writeRegister(0x01, 0xFF); // CS1 - 7454595 to 7454735
writeRegister(0x16, 0xC0); // FIFO CTRL - 7454749 to 7454884
writeRegister(0x40, 0x03); // TX Buffer - 7454897 to 7455031
writeRegister(0x41, 0x0E); // TX Buffer - 7455045 to 7455180
writeRegister(0x44, 0x23); // TX Buffer - 7455193 to 7455328
writeRegister(0x45, 0x11); // TX Buffer - 7455342 to 7455478
writeRegister(0x46, 0x13); // TX Buffer - 7455490 to 7455625
writeRegister(0x04, 0x07); // TX - 7455639 to 7455773
writeRegister(0x00, 0xFF); // CS0 - 7462420 to 7462556
writeRegister(0x01, 0xFF); // CS1 - 7462570 to 7462710
writeRegister(0x16, 0xC0); // FIFO CTRL - 7462721 to 7462859
writeRegister(0x40, 0x03); // TX Buffer - 7462869 to 7463010
writeRegister(0x41, 0x0E); // TX Buffer - 7463016 to 7463155
writeRegister(0x44, 0x23); // TX Buffer - 7463165 to 7463307
writeRegister(0x45, 0x11); // TX Buffer - 7463313 to 7463454
writeRegister(0x46, 0x13); // TX Buffer - 7463462 to 7463600
writeRegister(0x04, 0x07); // TX - 7463611 to 7463752
writeRegister(0x00, 0xFF); // CS0 - 7470476 to 7470620
writeRegister(0x01, 0xFF); // CS1 - 7470626 to 7470766
writeRegister(0x16, 0xC0); // FIFO CTRL - 7470780 to 7470915
writeRegister(0x40, 0x03); // TX Buffer - 7470929 to 7471062
writeRegister(0x41, 0x0E); // TX Buffer - 7471073 to 7471211
writeRegister(0x44, 0x23); // TX Buffer - 7471221 to 7471359
writeRegister(0x45, 0x11); // TX Buffer - 7471370 to 7471509
writeRegister(0x46, 0x13); // TX Buffer - 7471518 to 7471658
writeRegister(0x04, 0x07); // TX - 7471670 to 7471806
writeRegister(0x00, 0xFF); // CS0 - 7478448 to 7478589
writeRegister(0x01, 0xFF); // CS1 - 7478601 to 7478745
writeRegister(0x16, 0xC0); // FIFO CTRL - 7478752 to 7478894
writeRegister(0x40, 0x03); // TX Buffer - 7478900 to 7479035
writeRegister(0x41, 0x0E); // TX Buffer - 7479048 to 7479182
writeRegister(0x44, 0x23); // TX Buffer - 7479196 to 7479332
writeRegister(0x45, 0x11); // TX Buffer - 7479345 to 7479479
writeRegister(0x46, 0x13); // TX Buffer - 7479493 to 7479628
writeRegister(0x04, 0x07); // TX - 7479642 to 7479776
writeRegister(0x00, 0xFF); // CS0 - 7486423 to 7486567
writeRegister(0x01, 0xFF); // CS1 - 7486573 to 7486714
writeRegister(0x16, 0xC0); // FIFO CTRL - 7486727 to 7486861
writeRegister(0x40, 0x03); // TX Buffer - 7486875 to 7487010
writeRegister(0x41, 0x0E); // TX Buffer - 7487019 to 7487157
writeRegister(0x44, 0x23); // TX Buffer - 7487168 to 7487307
writeRegister(0x45, 0x11); // TX Buffer - 7487316 to 7487454
writeRegister(0x46, 0x13); // TX Buffer - 7487465 to 7487603
writeRegister(0x04, 0x07); // TX - 7487617 to 7487751
writeRegister(0x00, 0xFF); // CS0 - 7494479 to 7494620
writeRegister(0x01, 0xFF); // CS1 - 7494629 to 7494769
writeRegister(0x16, 0xC0); // FIFO CTRL - 7494783 to 7494918
writeRegister(0x40, 0x03); // TX Buffer - 7494931 to 7495065
writeRegister(0x41, 0x0E); // TX Buffer - 7495079 to 7495214
writeRegister(0x44, 0x23); // TX Buffer - 7495227 to 7495362
writeRegister(0x45, 0x11); // TX Buffer - 7495376 to 7495512
writeRegister(0x46, 0x13); // TX Buffer - 7495524 to 7495659
writeRegister(0x04, 0x07); // TX - 7495673 to 7495807
writeRegister(0x00, 0xFF); // CS0 - 7502454 to 7502590
writeRegister(0x01, 0xFF); // CS1 - 7502604 to 7502744
writeRegister(0x16, 0xC0); // FIFO CTRL - 7502755 to 7502893
writeRegister(0x40, 0x03); // TX Buffer - 7502903 to 7503044
writeRegister(0x41, 0x0E); // TX Buffer - 7503050 to 7503193
writeRegister(0x44, 0x23); // TX Buffer - 7503199 to 7503341
writeRegister(0x45, 0x11); // TX Buffer - 7503347 to 7503490
writeRegister(0x46, 0x13); // TX Buffer - 7503496 to 7503638
writeRegister(0x04, 0x07); // TX - 7503645 to 7503786
writeRegister(0x00, 0xFF); // CS0 - 7510426 to 7510565
writeRegister(0x01, 0xFF); // CS1 - 7510576 to 7510717
writeRegister(0x16, 0xC0); // FIFO CTRL - 7510730 to 7510864
writeRegister(0x40, 0x03); // TX Buffer - 7510878 to 7511013
writeRegister(0x41, 0x0E); // TX Buffer - 7511025 to 7511160
writeRegister(0x44, 0x23); // TX Buffer - 7511174 to 7511310
writeRegister(0x45, 0x11); // TX Buffer - 7511322 to 7511457
writeRegister(0x46, 0x13); // TX Buffer - 7511471 to 7511607
writeRegister(0x04, 0x07); // TX - 7511620 to 7511755
writeRegister(0x00, 0xFF); // CS0 - 7518482 to 7518623
writeRegister(0x01, 0xFF); // CS1 - 7518635 to 7518772
writeRegister(0x16, 0xC0); // FIFO CTRL - 7518786 to 7518922
writeRegister(0x40, 0x03); // TX Buffer - 7518934 to 7519069
writeRegister(0x41, 0x0E); // TX Buffer - 7519082 to 7519216
writeRegister(0x44, 0x23); // TX Buffer - 7519230 to 7519366
writeRegister(0x45, 0x11); // TX Buffer - 7519379 to 7519513
writeRegister(0x46, 0x13); // TX Buffer - 7519527 to 7519662
writeRegister(0x04, 0x07); // TX - 7519676 to 7519810
writeRegister(0x00, 0xFF); // CS0 - 7526457 to 7526601
writeRegister(0x01, 0xFF); // CS1 - 7526607 to 7526748
writeRegister(0x16, 0xC0); // FIFO CTRL - 7526761 to 7526895
writeRegister(0x40, 0x03); // TX Buffer - 7526909 to 7527044
writeRegister(0x41, 0x0E); // TX Buffer - 7527053 to 7527191
writeRegister(0x44, 0x23); // TX Buffer - 7527202 to 7527341
writeRegister(0x45, 0x11); // TX Buffer - 7527350 to 7527488
writeRegister(0x46, 0x13); // TX Buffer - 7527499 to 7527637
writeRegister(0x04, 0x07); // TX - 7527648 to 7527785
writeRegister(0x00, 0xFF); // CS0 - 7534429 to 7534568
writeRegister(0x01, 0xFF); // CS1 - 7534582 to 7534720
writeRegister(0x16, 0xC0); // FIFO CTRL - 7534732 to 7534867
writeRegister(0x40, 0x03); // TX Buffer - 7534881 to 7535016
writeRegister(0x41, 0x0E); // TX Buffer - 7535028 to 7535163
writeRegister(0x44, 0x23); // TX Buffer - 7535177 to 7535311
writeRegister(0x45, 0x11); // TX Buffer - 7535325 to 7535461
writeRegister(0x46, 0x13); // TX Buffer - 7535474 to 7535610
writeRegister(0x04, 0x07); // TX - 7535623 to 7535758
writeRegister(0x00, 0xFF); // CS0 - 7542488 to 7542624
writeRegister(0x01, 0xFF); // CS1 - 7542638 to 7542778
writeRegister(0x16, 0xC0); // FIFO CTRL - 7542789 to 7542927
writeRegister(0x40, 0x03); // TX Buffer - 7542937 to 7543072
writeRegister(0x41, 0x0E); // TX Buffer - 7543085 to 7543219
writeRegister(0x44, 0x23); // TX Buffer - 7543233 to 7543369
writeRegister(0x45, 0x11); // TX Buffer - 7543381 to 7543516
writeRegister(0x46, 0x13); // TX Buffer - 7543530 to 7543671
writeRegister(0x04, 0x07); // TX - 7543679 to 7543814
writeRegister(0x00, 0xFF); // CS0 - 7550460 to 7550599
writeRegister(0x01, 0xFF); // CS1 - 7550610 to 7550751
writeRegister(0x16, 0xC0); // FIFO CTRL - 7550764 to 7550898
writeRegister(0x40, 0x03); // TX Buffer - 7550912 to 7551047
writeRegister(0x41, 0x0E); // TX Buffer - 7551059 to 7551194
writeRegister(0x44, 0x23); // TX Buffer - 7551208 to 7551344
writeRegister(0x45, 0x11); // TX Buffer - 7551356 to 7551491
writeRegister(0x46, 0x13); // TX Buffer - 7551505 to 7551641
writeRegister(0x04, 0x07); // TX - 7551654 to 7551789
writeRegister(0x00, 0xFF); // CS0 - 7558435 to 7558572
writeRegister(0x01, 0xFF); // CS1 - 7558585 to 7558726
writeRegister(0x16, 0xC0); // FIFO CTRL - 7558735 to 7558873
writeRegister(0x40, 0x03); // TX Buffer - 7558884 to 7559017
writeRegister(0x41, 0x0E); // TX Buffer - 7559031 to 7559166
writeRegister(0x44, 0x23); // TX Buffer - 7559179 to 7559314
writeRegister(0x45, 0x11); // TX Buffer - 7559328 to 7559464
writeRegister(0x46, 0x13); // TX Buffer - 7559476 to 7559619
writeRegister(0x04, 0x07); // TX - 7559625 to 7559761
writeRegister(0x00, 0xFF); // CS0 - 7566491 to 7566627
writeRegister(0x01, 0xFF); // CS1 - 7566641 to 7566781
writeRegister(0x16, 0xC0); // FIFO CTRL - 7566795 to 7566931
writeRegister(0x40, 0x03); // TX Buffer - 7566943 to 7567078
writeRegister(0x41, 0x0E); // TX Buffer - 7567087 to 7567225
writeRegister(0x44, 0x23); // TX Buffer - 7567236 to 7567375
writeRegister(0x45, 0x11); // TX Buffer - 7567384 to 7567522
writeRegister(0x46, 0x13); // TX Buffer - 7567533 to 7567671
writeRegister(0x04, 0x07); // TX - 7567682 to 7567819
writeRegister(0x00, 0xFF); // CS0 - 7574463 to 7574602
writeRegister(0x01, 0xFF); // CS1 - 7574616 to 7574754
writeRegister(0x16, 0xC0); // FIFO CTRL - 7574766 to 7574901
writeRegister(0x40, 0x03); // TX Buffer - 7574915 to 7575050
writeRegister(0x41, 0x0E); // TX Buffer - 7575062 to 7575197
writeRegister(0x44, 0x23); // TX Buffer - 7575211 to 7575345
writeRegister(0x45, 0x11); // TX Buffer - 7575359 to 7575495
writeRegister(0x46, 0x13); // TX Buffer - 7575508 to 7575644
writeRegister(0x04, 0x07); // TX - 7575657 to 7575792
writeRegister(0x00, 0xFF); // CS0 - 7582438 to 7582575
writeRegister(0x01, 0xFF); // CS1 - 7582587 to 7582729
writeRegister(0x16, 0xC0); // FIFO CTRL - 7582741 to 7582876
writeRegister(0x40, 0x03); // TX Buffer - 7582890 to 7583025
writeRegister(0x41, 0x0E); // TX Buffer - 7583034 to 7583172
writeRegister(0x44, 0x23); // TX Buffer - 7583182 to 7583320
writeRegister(0x45, 0x11); // TX Buffer - 7583331 to 7583470
writeRegister(0x46, 0x13); // TX Buffer - 7583479 to 7583619
writeRegister(0x04, 0x07); // TX - 7583628 to 7583767
writeRegister(0x00, 0xFF); // CS0 - 7590494 to 7590633
writeRegister(0x01, 0xFF); // CS1 - 7590644 to 7590785
writeRegister(0x16, 0xC0); // FIFO CTRL - 7590798 to 7590932
writeRegister(0x40, 0x03); // TX Buffer - 7590946 to 7591081
writeRegister(0x41, 0x0E); // TX Buffer - 7591094 to 7591228
writeRegister(0x44, 0x23); // TX Buffer - 7591242 to 7591378
writeRegister(0x45, 0x11); // TX Buffer - 7591390 to 7591525
writeRegister(0x46, 0x13); // TX Buffer - 7591539 to 7591674
writeRegister(0x04, 0x07); // TX - 7591688 to 7591823
writeRegister(0x00, 0xFF); // CS0 - 7598465 to 7598606
writeRegister(0x01, 0xFF); // CS1 - 7598619 to 7598763
writeRegister(0x16, 0xC0); // FIFO CTRL - 7598769 to 7598907
writeRegister(0x40, 0x03); // TX Buffer - 7598918 to 7599051
writeRegister(0x41, 0x0E); // TX Buffer - 7599065 to 7599200
writeRegister(0x44, 0x23); // TX Buffer - 7599214 to 7599348
writeRegister(0x45, 0x11); // TX Buffer - 7599362 to 7599498
writeRegister(0x46, 0x13); // TX Buffer - 7599510 to 7599653
writeRegister(0x04, 0x07); // TX - 7599659 to 7599795
writeRegister(0x00, 0xFF); // CS0 - 7606440 to 7606581
writeRegister(0x01, 0xFF); // CS1 - 7606590 to 7606730
writeRegister(0x16, 0xC0); // FIFO CTRL - 7606744 to 7606879
writeRegister(0x40, 0x03); // TX Buffer - 7606893 to 7607026
writeRegister(0x41, 0x0E); // TX Buffer - 7607040 to 7607175
writeRegister(0x44, 0x23); // TX Buffer - 7607188 to 7607323
writeRegister(0x45, 0x11); // TX Buffer - 7607337 to 7607473
writeRegister(0x46, 0x13); // TX Buffer - 7607485 to 7607622
writeRegister(0x04, 0x07); // TX - 7607634 to 7607770
writeRegister(0x00, 0xFF); // CS0 - 7614497 to 7614636
writeRegister(0x01, 0xFF); // CS1 - 7614650 to 7614788
writeRegister(0x16, 0xC0); // FIFO CTRL - 7614800 to 7614935
writeRegister(0x40, 0x03); // TX Buffer - 7614949 to 7615084
writeRegister(0x41, 0x0E); // TX Buffer - 7615096 to 7615231
writeRegister(0x44, 0x23); // TX Buffer - 7615245 to 7615379
writeRegister(0x45, 0x11); // TX Buffer - 7615393 to 7615529
writeRegister(0x46, 0x13); // TX Buffer - 7615542 to 7615678
writeRegister(0x04, 0x07); // TX - 7615691 to 7615826
writeRegister(0x00, 0xFF); // CS0 - 7622472 to 7622609
writeRegister(0x01, 0xFF); // CS1 - 7622622 to 7622763
writeRegister(0x16, 0xC0); // FIFO CTRL - 7622772 to 7622910
writeRegister(0x40, 0x03); // TX Buffer - 7622920 to 7623062
writeRegister(0x41, 0x0E); // TX Buffer - 7623068 to 7623206
writeRegister(0x44, 0x23); // TX Buffer - 7623216 to 7623358
writeRegister(0x45, 0x11); // TX Buffer - 7623365 to 7623507
writeRegister(0x46, 0x13); // TX Buffer - 7623513 to 7623653
writeRegister(0x04, 0x07); // TX - 7623662 to 7623804
writeRegister(0x00, 0xFF); // CS0 - 7630443 to 7630584
writeRegister(0x01, 0xFF); // CS1 - 7630596 to 7630733
writeRegister(0x16, 0xC0); // FIFO CTRL - 7630747 to 7630882
writeRegister(0x40, 0x03); // TX Buffer - 7630895 to 7631029
writeRegister(0x41, 0x0E); // TX Buffer - 7631043 to 7631179
writeRegister(0x44, 0x23); // TX Buffer - 7631191 to 7631327
writeRegister(0x45, 0x11); // TX Buffer - 7631340 to 7631474
writeRegister(0x46, 0x13); // TX Buffer - 7631488 to 7631623
writeRegister(0x04, 0x07); // TX - 7631637 to 7631771
writeRegister(0x00, 0xFF); // CS0 - 7638499 to 7638640
writeRegister(0x01, 0xFF); // CS1 - 7638653 to 7638797
writeRegister(0x16, 0xC0); // FIFO CTRL - 7638803 to 7638941
writeRegister(0x40, 0x03); // TX Buffer - 7638952 to 7639085
writeRegister(0x41, 0x0E); // TX Buffer - 7639099 to 7639234
writeRegister(0x44, 0x23); // TX Buffer - 7639248 to 7639382
writeRegister(0x45, 0x11); // TX Buffer - 7639396 to 7639532
writeRegister(0x46, 0x13); // TX Buffer - 7639544 to 7639681
writeRegister(0x04, 0x07); // TX - 7639693 to 7639829
writeRegister(0x00, 0xFF); // CS0 - 7646474 to 7646618
writeRegister(0x01, 0xFF); // CS1 - 7646624 to 7646764
writeRegister(0x16, 0xC0); // FIFO CTRL - 7646778 to 7646913
writeRegister(0x40, 0x03); // TX Buffer - 7646927 to 7647060
writeRegister(0x41, 0x0E); // TX Buffer - 7647071 to 7647209
writeRegister(0x44, 0x23); // TX Buffer - 7647219 to 7647357
writeRegister(0x45, 0x11); // TX Buffer - 7647368 to 7647507
writeRegister(0x46, 0x13); // TX Buffer - 7647516 to 7647656
writeRegister(0x04, 0x07); // TX - 7647668 to 7647804
writeRegister(0x00, 0xFF); // CS0 - 7654446 to 7654587
writeRegister(0x01, 0xFF); // CS1 - 7654599 to 7654743
writeRegister(0x16, 0xC0); // FIFO CTRL - 7654750 to 7654888
writeRegister(0x40, 0x03); // TX Buffer - 7654898 to 7655033
writeRegister(0x41, 0x0E); // TX Buffer - 7655046 to 7655180
writeRegister(0x44, 0x23); // TX Buffer - 7655194 to 7655330
writeRegister(0x45, 0x11); // TX Buffer - 7655342 to 7655477
writeRegister(0x46, 0x13); // TX Buffer - 7655491 to 7655626
writeRegister(0x04, 0x07); // TX - 7655640 to 7655774
writeRegister(0x00, 0xFF); // CS0 - 7662506 to 7662643
writeRegister(0x01, 0xFF); // CS1 - 7662656 to 7662797
writeRegister(0x16, 0xC0); // FIFO CTRL - 7662806 to 7662944
writeRegister(0x40, 0x03); // TX Buffer - 7662954 to 7663096
writeRegister(0x41, 0x0E); // TX Buffer - 7663102 to 7663240
writeRegister(0x44, 0x23); // TX Buffer - 7663250 to 7663392
writeRegister(0x45, 0x11); // TX Buffer - 7663399 to 7663541
writeRegister(0x46, 0x13); // TX Buffer - 7663547 to 7663687
writeRegister(0x04, 0x07); // TX - 7663696 to 7663838
writeRegister(0x00, 0xFF); // CS0 - 7670477 to 7670618
writeRegister(0x01, 0xFF); // CS1 - 7670627 to 7670767
writeRegister(0x16, 0xC0); // FIFO CTRL - 7670781 to 7670916
writeRegister(0x40, 0x03); // TX Buffer - 7670929 to 7671063
writeRegister(0x41, 0x0E); // TX Buffer - 7671077 to 7671213
writeRegister(0x44, 0x23); // TX Buffer - 7671225 to 7671361
writeRegister(0x45, 0x11); // TX Buffer - 7671374 to 7671508
writeRegister(0x46, 0x13); // TX Buffer - 7671522 to 7671657
writeRegister(0x04, 0x07); // TX - 7671671 to 7671805
writeRegister(0x00, 0xFF); // CS0 - 7678452 to 7678588
writeRegister(0x01, 0xFF); // CS1 - 7678602 to 7678742
writeRegister(0x16, 0xC0); // FIFO CTRL - 7678752 to 7678891
writeRegister(0x40, 0x03); // TX Buffer - 7678901 to 7679042
writeRegister(0x41, 0x0E); // TX Buffer - 7679048 to 7679188
writeRegister(0x44, 0x23); // TX Buffer - 7679197 to 7679339
writeRegister(0x45, 0x11); // TX Buffer - 7679345 to 7679487
writeRegister(0x46, 0x13); // TX Buffer - 7679494 to 7679632
writeRegister(0x04, 0x07); // TX - 7679643 to 7679784
writeRegister(0x00, 0xFF); // CS0 - 7686508 to 7686652
writeRegister(0x01, 0xFF); // CS1 - 7686658 to 7686798
writeRegister(0x16, 0xC0); // FIFO CTRL - 7686812 to 7686947
writeRegister(0x40, 0x03); // TX Buffer - 7686961 to 7687094
writeRegister(0x41, 0x0E); // TX Buffer - 7687105 to 7687243
writeRegister(0x44, 0x23); // TX Buffer - 7687253 to 7687391
writeRegister(0x45, 0x11); // TX Buffer - 7687402 to 7687541
writeRegister(0x46, 0x13); // TX Buffer - 7687550 to 7687690
writeRegister(0x04, 0x07); // TX - 7687702 to 7687838
writeRegister(0x00, 0xFF); // CS0 - 7694480 to 7694621
writeRegister(0x01, 0xFF); // CS1 - 7694633 to 7694777
writeRegister(0x16, 0xC0); // FIFO CTRL - 7694784 to 7694926
writeRegister(0x40, 0x03); // TX Buffer - 7694932 to 7695067
writeRegister(0x41, 0x0E); // TX Buffer - 7695080 to 7695214
writeRegister(0x44, 0x23); // TX Buffer - 7695228 to 7695364
writeRegister(0x45, 0x11); // TX Buffer - 7695377 to 7695511
writeRegister(0x46, 0x13); // TX Buffer - 7695525 to 7695660
writeRegister(0x04, 0x07); // TX - 7695674 to 7695808
writeRegister(0x00, 0xFF); // CS0 - 7702455 to 7702599
writeRegister(0x01, 0xFF); // CS1 - 7702605 to 7702746
writeRegister(0x16, 0xC0); // FIFO CTRL - 7702759 to 7702893
writeRegister(0x40, 0x03); // TX Buffer - 7702907 to 7703042
writeRegister(0x41, 0x0E); // TX Buffer - 7703051 to 7703189
writeRegister(0x44, 0x23); // TX Buffer - 7703200 to 7703339
writeRegister(0x45, 0x11); // TX Buffer - 7703348 to 7703486
writeRegister(0x46, 0x13); // TX Buffer - 7703497 to 7703635
writeRegister(0x04, 0x07); // TX - 7703649 to 7703783
writeRegister(0x00, 0xFF); // CS0 - 7710503 to 7710644
writeRegister(0x01, 0xFF); // CS1 - 7710653 to 7710793
writeRegister(0x16, 0xC0); // FIFO CTRL - 7710807 to 7710942
writeRegister(0x40, 0x03); // TX Buffer - 7710955 to 7711089
writeRegister(0x41, 0x0E); // TX Buffer - 7711103 to 7711239
writeRegister(0x44, 0x23); // TX Buffer - 7711251 to 7711387
writeRegister(0x45, 0x11); // TX Buffer - 7711400 to 7711534
writeRegister(0x46, 0x13); // TX Buffer - 7711548 to 7711683
writeRegister(0x04, 0x07); // TX - 7711697 to 7711831
writeRegister(0x00, 0xFF); // CS0 - 7718478 to 7718614
writeRegister(0x01, 0xFF); // CS1 - 7718628 to 7718768
writeRegister(0x16, 0xC0); // FIFO CTRL - 7718778 to 7718917
writeRegister(0x40, 0x03); // TX Buffer - 7718927 to 7719062
writeRegister(0x41, 0x0E); // TX Buffer - 7719074 to 7719209
writeRegister(0x44, 0x23); // TX Buffer - 7719223 to 7719359
writeRegister(0x45, 0x11); // TX Buffer - 7719371 to 7719507
writeRegister(0x46, 0x13); // TX Buffer - 7719520 to 7719662
writeRegister(0x04, 0x07); // TX - 7719669 to 7719804
writeRegister(0x00, 0xFF); // CS0 - 7726450 to 7726589
writeRegister(0x01, 0xFF); // CS1 - 7726600 to 7726741
writeRegister(0x16, 0xC0); // FIFO CTRL - 7726753 to 7726888
writeRegister(0x40, 0x03); // TX Buffer - 7726902 to 7727037
writeRegister(0x41, 0x0E); // TX Buffer - 7727049 to 7727184
writeRegister(0x44, 0x23); // TX Buffer - 7727198 to 7727332
writeRegister(0x45, 0x11); // TX Buffer - 7727346 to 7727482
writeRegister(0x46, 0x13); // TX Buffer - 7727495 to 7727631
writeRegister(0x04, 0x07); // TX - 7727644 to 7727779
writeRegister(0x00, 0xFF); // CS0 - 7734506 to 7734647
writeRegister(0x01, 0xFF); // CS1 - 7734659 to 7734797
writeRegister(0x16, 0xC0); // FIFO CTRL - 7734810 to 7734944
writeRegister(0x40, 0x03); // TX Buffer - 7734958 to 7735093
writeRegister(0x41, 0x0E); // TX Buffer - 7735106 to 7735240
writeRegister(0x44, 0x23); // TX Buffer - 7735254 to 7735390
writeRegister(0x45, 0x11); // TX Buffer - 7735402 to 7735537
writeRegister(0x46, 0x13); // TX Buffer - 7735551 to 7735686
writeRegister(0x04, 0x07); // TX - 7735700 to 7735834
writeRegister(0x00, 0xFF); // CS0 - 7742481 to 7742617
writeRegister(0x01, 0xFF); // CS1 - 7742631 to 7742772
writeRegister(0x16, 0xC0); // FIFO CTRL - 7742785 to 7742919
writeRegister(0x40, 0x03); // TX Buffer - 7742933 to 7743068
writeRegister(0x41, 0x0E); // TX Buffer - 7743077 to 7743215
writeRegister(0x44, 0x23); // TX Buffer - 7743226 to 7743365
writeRegister(0x45, 0x11); // TX Buffer - 7743374 to 7743512
writeRegister(0x46, 0x13); // TX Buffer - 7743522 to 7743661
writeRegister(0x04, 0x07); // TX - 7743671 to 7743809
writeRegister(0x00, 0xFF); // CS0 - 7750452 to 7750592
writeRegister(0x01, 0xFF); // CS1 - 7750606 to 7750742
writeRegister(0x16, 0xC0); // FIFO CTRL - 7750756 to 7750891
writeRegister(0x40, 0x03); // TX Buffer - 7750905 to 7751038
writeRegister(0x41, 0x0E); // TX Buffer - 7751052 to 7751187
writeRegister(0x44, 0x23); // TX Buffer - 7751201 to 7751335
writeRegister(0x45, 0x11); // TX Buffer - 7751349 to 7751485
writeRegister(0x46, 0x13); // TX Buffer - 7751497 to 7751634
writeRegister(0x04, 0x07); // TX - 7751646 to 7751782
writeRegister(0x00, 0xFF); // CS0 - 7758509 to 7758648
writeRegister(0x01, 0xFF); // CS1 - 7758662 to 7758806
writeRegister(0x16, 0xC0); // FIFO CTRL - 7758812 to 7758951
writeRegister(0x40, 0x03); // TX Buffer - 7758961 to 7759096
writeRegister(0x41, 0x0E); // TX Buffer - 7759108 to 7759243
writeRegister(0x44, 0x23); // TX Buffer - 7759257 to 7759393
writeRegister(0x45, 0x11); // TX Buffer - 7759405 to 7759541
writeRegister(0x46, 0x13); // TX Buffer - 7759554 to 7759696
writeRegister(0x04, 0x07); // TX - 7759703 to 7759838
writeRegister(0x00, 0xFF); // CS0 - 7766484 to 7766623
writeRegister(0x01, 0xFF); // CS1 - 7766634 to 7766775
writeRegister(0x16, 0xC0); // FIFO CTRL - 7766787 to 7766922
writeRegister(0x40, 0x03); // TX Buffer - 7766936 to 7767071
writeRegister(0x41, 0x0E); // TX Buffer - 7767083 to 7767218
writeRegister(0x44, 0x23); // TX Buffer - 7767232 to 7767368
writeRegister(0x45, 0x11); // TX Buffer - 7767380 to 7767516
writeRegister(0x46, 0x13); // TX Buffer - 7767529 to 7767665
writeRegister(0x04, 0x07); // TX - 7767678 to 7767813
writeRegister(0x00, 0xFF); // CS0 - 7774455 to 7774596
writeRegister(0x01, 0xFF); // CS1 - 7774609 to 7774753
writeRegister(0x16, 0xC0); // FIFO CTRL - 7774759 to 7774897
writeRegister(0x40, 0x03); // TX Buffer - 7774907 to 7775041
writeRegister(0x41, 0x0E); // TX Buffer - 7775055 to 7775190
writeRegister(0x44, 0x23); // TX Buffer - 7775203 to 7775338
writeRegister(0x45, 0x11); // TX Buffer - 7775352 to 7775488
writeRegister(0x46, 0x13); // TX Buffer - 7775500 to 7775643
writeRegister(0x04, 0x07); // TX - 7775649 to 7775783
writeRegister(0x00, 0xFF); // CS0 - 7782515 to 7782651
writeRegister(0x01, 0xFF); // CS1 - 7782665 to 7782806
writeRegister(0x16, 0xC0); // FIFO CTRL - 7782815 to 7782953
writeRegister(0x40, 0x03); // TX Buffer - 7782964 to 7783105
writeRegister(0x41, 0x0E); // TX Buffer - 7783111 to 7783249
writeRegister(0x44, 0x23); // TX Buffer - 7783260 to 7783402
writeRegister(0x45, 0x11); // TX Buffer - 7783408 to 7783550
writeRegister(0x46, 0x13); // TX Buffer - 7783557 to 7783695
writeRegister(0x04, 0x07); // TX - 7783705 to 7783847
writeRegister(0x00, 0xFF); // CS0 - 7790486 to 7790626
writeRegister(0x01, 0xFF); // CS1 - 7790640 to 7790776
writeRegister(0x16, 0xC0); // FIFO CTRL - 7790790 to 7790925
writeRegister(0x40, 0x03); // TX Buffer - 7790939 to 7791072
writeRegister(0x41, 0x0E); // TX Buffer - 7791086 to 7791221
writeRegister(0x44, 0x23); // TX Buffer - 7791235 to 7791369
writeRegister(0x45, 0x11); // TX Buffer - 7791383 to 7791519
writeRegister(0x46, 0x13); // TX Buffer - 7791531 to 7791668
writeRegister(0x04, 0x07); // TX - 7791680 to 7791816
writeRegister(0x00, 0xFF); // CS0 - 7798461 to 7798599
writeRegister(0x01, 0xFF); // CS1 - 7798611 to 7798751
writeRegister(0x16, 0xC0); // FIFO CTRL - 7798762 to 7798900
writeRegister(0x40, 0x03); // TX Buffer - 7798910 to 7799051
writeRegister(0x41, 0x0E); // TX Buffer - 7799058 to 7799196
writeRegister(0x44, 0x23); // TX Buffer - 7799206 to 7799348
writeRegister(0x45, 0x11); // TX Buffer - 7799355 to 7799497
writeRegister(0x46, 0x13); // TX Buffer - 7799503 to 7799643
writeRegister(0x04, 0x07); // TX - 7799652 to 7799794
writeRegister(0x00, 0xFF); // CS0 - 7806433 to 7806574
writeRegister(0x01, 0xFF); // CS1 - 7806586 to 7806724
writeRegister(0x16, 0xC0); // FIFO CTRL - 7806737 to 7806871
writeRegister(0x40, 0x03); // TX Buffer - 7806885 to 7807020
writeRegister(0x41, 0x0E); // TX Buffer - 7807033 to 7807167
writeRegister(0x44, 0x23); // TX Buffer - 7807181 to 7807317
writeRegister(0x45, 0x11); // TX Buffer - 7807330 to 7807464
writeRegister(0x46, 0x13); // TX Buffer - 7807478 to 7807613
writeRegister(0x04, 0x07); // TX - 7807627 to 7807761
writeRegister(0x00, 0xFF); // CS0 - 7814489 to 7814630
writeRegister(0x01, 0xFF); // CS1 - 7814643 to 7814787
writeRegister(0x16, 0xC0); // FIFO CTRL - 7814793 to 7814931
writeRegister(0x40, 0x03); // TX Buffer - 7814941 to 7815075
writeRegister(0x41, 0x0E); // TX Buffer - 7815089 to 7815224
writeRegister(0x44, 0x23); // TX Buffer - 7815237 to 7815372
writeRegister(0x45, 0x11); // TX Buffer - 7815386 to 7815522
writeRegister(0x46, 0x13); // TX Buffer - 7815534 to 7815669
writeRegister(0x04, 0x07); // TX - 7815683 to 7815817
writeRegister(0x00, 0xFF); // CS0 - 7822464 to 7822608
writeRegister(0x01, 0xFF); // CS1 - 7822614 to 7822754
writeRegister(0x16, 0xC0); // FIFO CTRL - 7822768 to 7822903
writeRegister(0x40, 0x03); // TX Buffer - 7822916 to 7823050
writeRegister(0x41, 0x0E); // TX Buffer - 7823060 to 7823199
writeRegister(0x44, 0x23); // TX Buffer - 7823209 to 7823347
writeRegister(0x45, 0x11); // TX Buffer - 7823357 to 7823497
writeRegister(0x46, 0x13); // TX Buffer - 7823506 to 7823644
writeRegister(0x04, 0x07); // TX - 7823658 to 7823792
writeRegister(0x00, 0xFF); // CS0 - 7830436 to 7830575
writeRegister(0x01, 0xFF); // CS1 - 7830589 to 7830733
writeRegister(0x16, 0xC0); // FIFO CTRL - 7830740 to 7830878
writeRegister(0x40, 0x03); // TX Buffer - 7830888 to 7831023
writeRegister(0x41, 0x0E); // TX Buffer - 7831035 to 7831170
writeRegister(0x44, 0x23); // TX Buffer - 7831184 to 7831320
writeRegister(0x45, 0x11); // TX Buffer - 7831332 to 7831467
writeRegister(0x46, 0x13); // TX Buffer - 7831481 to 7831617
writeRegister(0x04, 0x07); // TX - 7831630 to 7831765
writeRegister(0x00, 0xFF); // CS0 - 7838495 to 7838633
writeRegister(0x01, 0xFF); // CS1 - 7838645 to 7838785
writeRegister(0x16, 0xC0); // FIFO CTRL - 7838796 to 7838934
writeRegister(0x40, 0x03); // TX Buffer - 7838944 to 7839085
writeRegister(0x41, 0x0E); // TX Buffer - 7839092 to 7839230
writeRegister(0x44, 0x23); // TX Buffer - 7839240 to 7839382
writeRegister(0x45, 0x11); // TX Buffer - 7839389 to 7839531
writeRegister(0x46, 0x13); // TX Buffer - 7839537 to 7839677
writeRegister(0x04, 0x07); // TX - 7839686 to 7839828
writeRegister(0x00, 0xFF); // CS0 - 7846467 to 7846608
writeRegister(0x01, 0xFF); // CS1 - 7846617 to 7846758
writeRegister(0x16, 0xC0); // FIFO CTRL - 7846771 to 7846905
writeRegister(0x40, 0x03); // TX Buffer - 7846919 to 7847054
writeRegister(0x41, 0x0E); // TX Buffer - 7847067 to 7847201
writeRegister(0x44, 0x23); // TX Buffer - 7847215 to 7847351
writeRegister(0x45, 0x11); // TX Buffer - 7847364 to 7847498
writeRegister(0x46, 0x13); // TX Buffer - 7847512 to 7847647
writeRegister(0x04, 0x07); // TX - 7847661 to 7847795
writeRegister(0x00, 0xFF); // CS0 - 7854442 to 7854578
writeRegister(0x01, 0xFF); // CS1 - 7854592 to 7854733
writeRegister(0x16, 0xC0); // FIFO CTRL - 7854742 to 7854880
writeRegister(0x40, 0x03); // TX Buffer - 7854891 to 7855032
writeRegister(0x41, 0x0E); // TX Buffer - 7855038 to 7855176
writeRegister(0x44, 0x23); // TX Buffer - 7855187 to 7855329
writeRegister(0x45, 0x11); // TX Buffer - 7855335 to 7855477
writeRegister(0x46, 0x13); // TX Buffer - 7855484 to 7855622
writeRegister(0x04, 0x07); // TX - 7855633 to 7855774
writeRegister(0x00, 0xFF); // CS0 - 7862498 to 7862642
writeRegister(0x01, 0xFF); // CS1 - 7862648 to 7862788
writeRegister(0x16, 0xC0); // FIFO CTRL - 7862802 to 7862937
writeRegister(0x40, 0x03); // TX Buffer - 7862950 to 7863084
writeRegister(0x41, 0x0E); // TX Buffer - 7863094 to 7863233
writeRegister(0x44, 0x23); // TX Buffer - 7863243 to 7863381
writeRegister(0x45, 0x11); // TX Buffer - 7863391 to 7863531
writeRegister(0x46, 0x13); // TX Buffer - 7863540 to 7863678
writeRegister(0x04, 0x07); // TX - 7863692 to 7863826
writeRegister(0x00, 0xFF); // CS0 - 7870470 to 7870609
writeRegister(0x01, 0xFF); // CS1 - 7870623 to 7870767
writeRegister(0x16, 0xC0); // FIFO CTRL - 7870774 to 7870916
writeRegister(0x40, 0x03); // TX Buffer - 7870922 to 7871057
writeRegister(0x41, 0x0E); // TX Buffer - 7871069 to 7871204
writeRegister(0x44, 0x23); // TX Buffer - 7871218 to 7871354
writeRegister(0x45, 0x11); // TX Buffer - 7871366 to 7871501
writeRegister(0x46, 0x13); // TX Buffer - 7871515 to 7871651
writeRegister(0x04, 0x07); // TX - 7871664 to 7871799
writeRegister(0x00, 0xFF); // CS0 - 7878445 to 7878588
writeRegister(0x01, 0xFF); // CS1 - 7878595 to 7878736
writeRegister(0x16, 0xC0); // FIFO CTRL - 7878749 to 7878883
writeRegister(0x40, 0x03); // TX Buffer - 7878897 to 7879032
writeRegister(0x41, 0x0E); // TX Buffer - 7879041 to 7879179
writeRegister(0x44, 0x23); // TX Buffer - 7879189 to 7879329
writeRegister(0x45, 0x11); // TX Buffer - 7879338 to 7879476
writeRegister(0x46, 0x13); // TX Buffer - 7879486 to 7879626
writeRegister(0x04, 0x07); // TX - 7879639 to 7879774
writeRegister(0x00, 0xFF); // CS0 - 7886501 to 7886642
writeRegister(0x01, 0xFF); // CS1 - 7886651 to 7886791
writeRegister(0x16, 0xC0); // FIFO CTRL - 7886805 to 7886941
writeRegister(0x40, 0x03); // TX Buffer - 7886953 to 7887088
writeRegister(0x41, 0x0E); // TX Buffer - 7887101 to 7887235
writeRegister(0x44, 0x23); // TX Buffer - 7887249 to 7887385
writeRegister(0x45, 0x11); // TX Buffer - 7887398 to 7887532
writeRegister(0x46, 0x13); // TX Buffer - 7887546 to 7887681
writeRegister(0x04, 0x07); // TX - 7887695 to 7887829
writeRegister(0x00, 0xFF); // CS0 - 7894476 to 7894612
writeRegister(0x01, 0xFF); // CS1 - 7894626 to 7894767
writeRegister(0x16, 0xC0); // FIFO CTRL - 7894776 to 7894914
writeRegister(0x40, 0x03); // TX Buffer - 7894925 to 7895066
writeRegister(0x41, 0x0E); // TX Buffer - 7895072 to 7895213
writeRegister(0x44, 0x23); // TX Buffer - 7895221 to 7895363
writeRegister(0x45, 0x11); // TX Buffer - 7895369 to 7895511
writeRegister(0x46, 0x13); // TX Buffer - 7895518 to 7895660
writeRegister(0x04, 0x07); // TX - 7895667 to 7895808
writeRegister(0x00, 0xFF); // CS0 - 7902448 to 7902587
writeRegister(0x01, 0xFF); // CS1 - 7902597 to 7902739
writeRegister(0x16, 0xC0); // FIFO CTRL - 7902751 to 7902886
writeRegister(0x40, 0x03); // TX Buffer - 7902900 to 7903033
writeRegister(0x41, 0x0E); // TX Buffer - 7903047 to 7903182
writeRegister(0x44, 0x23); // TX Buffer - 7903196 to 7903330
writeRegister(0x45, 0x11); // TX Buffer - 7903344 to 7903480
writeRegister(0x46, 0x13); // TX Buffer - 7903493 to 7903629
writeRegister(0x04, 0x07); // TX - 7903642 to 7903777
writeRegister(0x00, 0xFF); // CS0 - 7910504 to 7910643
writeRegister(0x01, 0xFF); // CS1 - 7910657 to 7910795
writeRegister(0x16, 0xC0); // FIFO CTRL - 7910808 to 7910942
writeRegister(0x40, 0x03); // TX Buffer - 7910956 to 7911091
writeRegister(0x41, 0x0E); // TX Buffer - 7911103 to 7911238
writeRegister(0x44, 0x23); // TX Buffer - 7911252 to 7911388
writeRegister(0x45, 0x11); // TX Buffer - 7911400 to 7911535
writeRegister(0x46, 0x13); // TX Buffer - 7911549 to 7911685
writeRegister(0x04, 0x07); // TX - 7911698 to 7911833
writeRegister(0x00, 0xFF); // CS0 - 7918479 to 7918622
writeRegister(0x01, 0xFF); // CS1 - 7918629 to 7918770
writeRegister(0x16, 0xC0); // FIFO CTRL - 7918783 to 7918917
writeRegister(0x40, 0x03); // TX Buffer - 7918931 to 7919066
writeRegister(0x41, 0x0E); // TX Buffer - 7919075 to 7919213
writeRegister(0x44, 0x23); // TX Buffer - 7919223 to 7919363
writeRegister(0x45, 0x11); // TX Buffer - 7919372 to 7919510
writeRegister(0x46, 0x13); // TX Buffer - 7919520 to 7919660
writeRegister(0x04, 0x07); // TX - 7919669 to 7919808
writeRegister(0x00, 0xFF); // CS0 - 7926450 to 7926591
writeRegister(0x01, 0xFF); // CS1 - 7926604 to 7926740
writeRegister(0x16, 0xC0); // FIFO CTRL - 7926754 to 7926889
writeRegister(0x40, 0x03); // TX Buffer - 7926903 to 7927036
writeRegister(0x41, 0x0E); // TX Buffer - 7927050 to 7927185
writeRegister(0x44, 0x23); // TX Buffer - 7927198 to 7927333
writeRegister(0x45, 0x11); // TX Buffer - 7927347 to 7927483
writeRegister(0x46, 0x13); // TX Buffer - 7927495 to 7927632
writeRegister(0x04, 0x07); // TX - 7927644 to 7927780
writeRegister(0x00, 0xFF); // CS0 - 7934510 to 7934646
writeRegister(0x01, 0xFF); // CS1 - 7934660 to 7934801
writeRegister(0x16, 0xC0); // FIFO CTRL - 7934810 to 7934948
writeRegister(0x40, 0x03); // TX Buffer - 7934959 to 7935094
writeRegister(0x41, 0x0E); // TX Buffer - 7935106 to 7935241
writeRegister(0x44, 0x23); // TX Buffer - 7935255 to 7935389
writeRegister(0x45, 0x11); // TX Buffer - 7935403 to 7935539
writeRegister(0x46, 0x13); // TX Buffer - 7935552 to 7935694
writeRegister(0x04, 0x07); // TX - 7935701 to 7935836
writeRegister(0x00, 0xFF); // CS0 - 7942482 to 7942621
writeRegister(0x01, 0xFF); // CS1 - 7942632 to 7942773
writeRegister(0x16, 0xC0); // FIFO CTRL - 7942785 to 7942920
writeRegister(0x40, 0x03); // TX Buffer - 7942934 to 7943069
writeRegister(0x41, 0x0E); // TX Buffer - 7943081 to 7943216
writeRegister(0x44, 0x23); // TX Buffer - 7943230 to 7943364
writeRegister(0x45, 0x11); // TX Buffer - 7943378 to 7943514
writeRegister(0x46, 0x13); // TX Buffer - 7943527 to 7943663
writeRegister(0x04, 0x07); // TX - 7943676 to 7943811
writeRegister(0x00, 0xFF); // CS0 - 7950457 to 7950594
writeRegister(0x01, 0xFF); // CS1 - 7950606 to 7950748
writeRegister(0x16, 0xC0); // FIFO CTRL - 7950757 to 7950895
writeRegister(0x40, 0x03); // TX Buffer - 7950905 to 7951039
writeRegister(0x41, 0x0E); // TX Buffer - 7951053 to 7951189
writeRegister(0x44, 0x23); // TX Buffer - 7951201 to 7951337
writeRegister(0x45, 0x11); // TX Buffer - 7951350 to 7951484
writeRegister(0x46, 0x13); // TX Buffer - 7951498 to 7951641
writeRegister(0x04, 0x07); // TX - 7951647 to 7951781
writeRegister(0x00, 0xFF); // CS0 - 7958513 to 7958650
writeRegister(0x01, 0xFF); // CS1 - 7958663 to 7958804
writeRegister(0x16, 0xC0); // FIFO CTRL - 7958817 to 7958951
writeRegister(0x40, 0x03); // TX Buffer - 7958965 to 7959100
writeRegister(0x41, 0x0E); // TX Buffer - 7959109 to 7959247
writeRegister(0x44, 0x23); // TX Buffer - 7959258 to 7959397
writeRegister(0x45, 0x11); // TX Buffer - 7959406 to 7959544
writeRegister(0x46, 0x13); // TX Buffer - 7959554 to 7959694
writeRegister(0x04, 0x07); // TX - 7959703 to 7959842
writeRegister(0x00, 0xFF); // CS0 - 7966484 to 7966625
writeRegister(0x01, 0xFF); // CS1 - 7966638 to 7966774
writeRegister(0x16, 0xC0); // FIFO CTRL - 7966788 to 7966923
writeRegister(0x40, 0x03); // TX Buffer - 7966937 to 7967070
writeRegister(0x41, 0x0E); // TX Buffer - 7967084 to 7967219
writeRegister(0x44, 0x23); // TX Buffer - 7967232 to 7967367
writeRegister(0x45, 0x11); // TX Buffer - 7967381 to 7967517
writeRegister(0x46, 0x13); // TX Buffer - 7967529 to 7967666
writeRegister(0x04, 0x07); // TX - 7967678 to 7967814
writeRegister(0x00, 0xFF); // CS0 - 7974459 to 7974597
writeRegister(0x01, 0xFF); // CS1 - 7974609 to 7974749
writeRegister(0x16, 0xC0); // FIFO CTRL - 7974763 to 7974898
writeRegister(0x40, 0x03); // TX Buffer - 7974912 to 7975045
writeRegister(0x41, 0x0E); // TX Buffer - 7975056 to 7975194
writeRegister(0x44, 0x23); // TX Buffer - 7975204 to 7975342
writeRegister(0x45, 0x11); // TX Buffer - 7975352 to 7975492
writeRegister(0x46, 0x13); // TX Buffer - 7975501 to 7975641
writeRegister(0x04, 0x07); // TX - 7975650 to 7975789
writeRegister(0x00, 0xFF); // CS0 - 7982516 to 7982655
writeRegister(0x01, 0xFF); // CS1 - 7982666 to 7982807
writeRegister(0x16, 0xC0); // FIFO CTRL - 7982819 to 7982954
writeRegister(0x40, 0x03); // TX Buffer - 7982968 to 7983103
writeRegister(0x41, 0x0E); // TX Buffer - 7983115 to 7983250
writeRegister(0x44, 0x23); // TX Buffer - 7983264 to 7983398
writeRegister(0x45, 0x11); // TX Buffer - 7983412 to 7983548
writeRegister(0x46, 0x13); // TX Buffer - 7983561 to 7983697
writeRegister(0x04, 0x07); // TX - 7983710 to 7983845
writeRegister(0x00, 0xFF); // CS0 - 7990487 to 7990628
writeRegister(0x01, 0xFF); // CS1 - 7990640 to 7990785
writeRegister(0x16, 0xC0); // FIFO CTRL - 7990791 to 7990929
writeRegister(0x40, 0x03); // TX Buffer - 7990939 to 7991073
writeRegister(0x41, 0x0E); // TX Buffer - 7991087 to 7991223
writeRegister(0x44, 0x23); // TX Buffer - 7991235 to 7991371
writeRegister(0x45, 0x11); // TX Buffer - 7991384 to 7991518
writeRegister(0x46, 0x13); // TX Buffer - 7991532 to 7991675
writeRegister(0x04, 0x07); // TX - 7991681 to 7991815
writeRegister(0x00, 0xFF); // CS0 - 7998462 to 7998603
writeRegister(0x01, 0xFF); // CS1 - 7998612 to 7998752
writeRegister(0x16, 0xC0); // FIFO CTRL - 7998766 to 7998901
writeRegister(0x40, 0x03); // TX Buffer - 7998914 to 7999048
writeRegister(0x41, 0x0E); // TX Buffer - 7999062 to 7999198
writeRegister(0x44, 0x23); // TX Buffer - 7999210 to 7999346
writeRegister(0x45, 0x11); // TX Buffer - 7999359 to 7999493
writeRegister(0x46, 0x13); // TX Buffer - 7999507 to 7999642
writeRegister(0x04, 0x07); // TX - 7999656 to 7999790
writeRegister(0x00, 0xFF); // CS0 - 8006510 to 8006651
writeRegister(0x01, 0xFF); // CS1 - 8006660 to 8006800
writeRegister(0x16, 0xC0); // FIFO CTRL - 8006814 to 8006949
writeRegister(0x40, 0x03); // TX Buffer - 8006963 to 8007096
writeRegister(0x41, 0x0E); // TX Buffer - 8007110 to 8007245
writeRegister(0x44, 0x23); // TX Buffer - 8007258 to 8007393
writeRegister(0x45, 0x11); // TX Buffer - 8007407 to 8007543
writeRegister(0x46, 0x13); // TX Buffer - 8007555 to 8007692
writeRegister(0x04, 0x07); // TX - 8007704 to 8007840
writeRegister(0x00, 0xFF); // CS0 - 8014485 to 8014621
writeRegister(0x01, 0xFF); // CS1 - 8014635 to 8014775
writeRegister(0x16, 0xC0); // FIFO CTRL - 8014786 to 8014924
writeRegister(0x40, 0x03); // TX Buffer - 8014934 to 8015075
writeRegister(0x41, 0x0E); // TX Buffer - 8015082 to 8015220
writeRegister(0x44, 0x23); // TX Buffer - 8015230 to 8015372
writeRegister(0x45, 0x11); // TX Buffer - 8015378 to 8015521
writeRegister(0x46, 0x13); // TX Buffer - 8015527 to 8015667
writeRegister(0x04, 0x07); // TX - 8015676 to 8015816
writeRegister(0x00, 0xFF); // CS0 - 8022457 to 8022596
writeRegister(0x01, 0xFF); // CS1 - 8022607 to 8022748
writeRegister(0x16, 0xC0); // FIFO CTRL - 8022761 to 8022895
writeRegister(0x40, 0x03); // TX Buffer - 8022909 to 8023044
writeRegister(0x41, 0x0E); // TX Buffer - 8023057 to 8023191
writeRegister(0x44, 0x23); // TX Buffer - 8023205 to 8023341
writeRegister(0x45, 0x11); // TX Buffer - 8023353 to 8023488
writeRegister(0x46, 0x13); // TX Buffer - 8023502 to 8023637
writeRegister(0x04, 0x07); // TX - 8023651 to 8023786
writeRegister(0x00, 0xFF); // CS0 - 8030513 to 8030654
writeRegister(0x01, 0xFF); // CS1 - 8030666 to 8030811
writeRegister(0x16, 0xC0); // FIFO CTRL - 8030817 to 8030958
writeRegister(0x40, 0x03); // TX Buffer - 8030965 to 8031099
writeRegister(0x41, 0x0E); // TX Buffer - 8031113 to 8031249
writeRegister(0x44, 0x23); // TX Buffer - 8031261 to 8031397
writeRegister(0x45, 0x11); // TX Buffer - 8031410 to 8031544
writeRegister(0x46, 0x13); // TX Buffer - 8031558 to 8031693
writeRegister(0x04, 0x07); // TX - 8031707 to 8031841
writeRegister(0x00, 0xFF); // CS0 - 8038488 to 8038632
writeRegister(0x01, 0xFF); // CS1 - 8038638 to 8038778
writeRegister(0x16, 0xC0); // FIFO CTRL - 8038792 to 8038928
writeRegister(0x40, 0x03); // TX Buffer - 8038940 to 8039075
writeRegister(0x41, 0x0E); // TX Buffer - 8039084 to 8039222
writeRegister(0x44, 0x23); // TX Buffer - 8039233 to 8039372
writeRegister(0x45, 0x11); // TX Buffer - 8039381 to 8039519
writeRegister(0x46, 0x13); // TX Buffer - 8039530 to 8039668
writeRegister(0x04, 0x07); // TX - 8039682 to 8039816
writeRegister(0x00, 0xFF); // CS0 - 8046460 to 8046599
writeRegister(0x01, 0xFF); // CS1 - 8046613 to 8046757
writeRegister(0x16, 0xC0); // FIFO CTRL - 8046763 to 8046906
writeRegister(0x40, 0x03); // TX Buffer - 8046912 to 8047047
writeRegister(0x41, 0x0E); // TX Buffer - 8047059 to 8047194
writeRegister(0x44, 0x23); // TX Buffer - 8047208 to 8047342
writeRegister(0x45, 0x11); // TX Buffer - 8047356 to 8047492
writeRegister(0x46, 0x13); // TX Buffer - 8047505 to 8047641
writeRegister(0x04, 0x07); // TX - 8047654 to 8047789
writeRegister(0x00, 0xFF); // CS0 - 8054519 to 8054657
writeRegister(0x01, 0xFF); // CS1 - 8054669 to 8054809
writeRegister(0x16, 0xC0); // FIFO CTRL - 8054820 to 8054958
writeRegister(0x40, 0x03); // TX Buffer - 8054968 to 8055109
writeRegister(0x41, 0x0E); // TX Buffer - 8055116 to 8055258
writeRegister(0x44, 0x23); // TX Buffer - 8055264 to 8055406
writeRegister(0x45, 0x11); // TX Buffer - 8055412 to 8055555
writeRegister(0x46, 0x13); // TX Buffer - 8055561 to 8055704
writeRegister(0x04, 0x07); // TX - 8055710 to 8055852
writeRegister(0x00, 0xFF); // CS0 - 8062491 to 8062630
writeRegister(0x01, 0xFF); // CS1 - 8062641 to 8062782
writeRegister(0x16, 0xC0); // FIFO CTRL - 8062795 to 8062929
writeRegister(0x40, 0x03); // TX Buffer - 8062943 to 8063078
writeRegister(0x41, 0x0E); // TX Buffer - 8063091 to 8063225
writeRegister(0x44, 0x23); // TX Buffer - 8063239 to 8063375
writeRegister(0x45, 0x11); // TX Buffer - 8063387 to 8063522
writeRegister(0x46, 0x13); // TX Buffer - 8063536 to 8063671
writeRegister(0x04, 0x07); // TX - 8063685 to 8063819
writeRegister(0x00, 0xFF); // CS0 - 8070466 to 8070603
writeRegister(0x01, 0xFF); // CS1 - 8070616 to 8070757
writeRegister(0x16, 0xC0); // FIFO CTRL - 8070766 to 8070904
writeRegister(0x40, 0x03); // TX Buffer - 8070915 to 8071056
writeRegister(0x41, 0x0E); // TX Buffer - 8071062 to 8071203
writeRegister(0x44, 0x23); // TX Buffer - 8071211 to 8071353
writeRegister(0x45, 0x11); // TX Buffer - 8071359 to 8071501
writeRegister(0x46, 0x13); // TX Buffer - 8071507 to 8071650
writeRegister(0x04, 0x07); // TX - 8071656 to 8071798
writeRegister(0x00, 0xFF); // CS0 - 8078522 to 8078666
writeRegister(0x01, 0xFF); // CS1 - 8078672 to 8078812
writeRegister(0x16, 0xC0); // FIFO CTRL - 8078826 to 8078961
writeRegister(0x40, 0x03); // TX Buffer - 8078974 to 8079108
writeRegister(0x41, 0x0E); // TX Buffer - 8079118 to 8079258
writeRegister(0x44, 0x23); // TX Buffer - 8079267 to 8079406
writeRegister(0x45, 0x11); // TX Buffer - 8079415 to 8079553
writeRegister(0x46, 0x13); // TX Buffer - 8079564 to 8079702
writeRegister(0x04, 0x07); // TX - 8079713 to 8079850
writeRegister(0x00, 0xFF); // CS0 - 8086494 to 8086633
writeRegister(0x01, 0xFF); // CS1 - 8086647 to 8086785
writeRegister(0x16, 0xC0); // FIFO CTRL - 8086797 to 8086932
writeRegister(0x40, 0x03); // TX Buffer - 8086946 to 8087081
writeRegister(0x41, 0x0E); // TX Buffer - 8087093 to 8087228
writeRegister(0x44, 0x23); // TX Buffer - 8087242 to 8087376
writeRegister(0x45, 0x11); // TX Buffer - 8087390 to 8087526
writeRegister(0x46, 0x13); // TX Buffer - 8087539 to 8087675
writeRegister(0x04, 0x07); // TX - 8087688 to 8087823
writeRegister(0x00, 0xFF); // CS0 - 8094469 to 8094612
writeRegister(0x01, 0xFF); // CS1 - 8094619 to 8094760
writeRegister(0x16, 0xC0); // FIFO CTRL - 8094772 to 8094907
writeRegister(0x40, 0x03); // TX Buffer - 8094921 to 8095056
writeRegister(0x41, 0x0E); // TX Buffer - 8095065 to 8095203
writeRegister(0x44, 0x23); // TX Buffer - 8095213 to 8095351
writeRegister(0x45, 0x11); // TX Buffer - 8095362 to 8095501
writeRegister(0x46, 0x13); // TX Buffer - 8095510 to 8095650
writeRegister(0x04, 0x07); // TX - 8095659 to 8095798
writeRegister(0x00, 0xFF); // CS0 - 8102525 to 8102666
writeRegister(0x01, 0xFF); // CS1 - 8102675 to 8102816
writeRegister(0x16, 0xC0); // FIFO CTRL - 8102829 to 8102963
writeRegister(0x40, 0x03); // TX Buffer - 8102977 to 8103112
writeRegister(0x41, 0x0E); // TX Buffer - 8103125 to 8103259
writeRegister(0x44, 0x23); // TX Buffer - 8103273 to 8103409
writeRegister(0x45, 0x11); // TX Buffer - 8103421 to 8103556
writeRegister(0x46, 0x13); // TX Buffer - 8103570 to 8103705
writeRegister(0x04, 0x07); // TX - 8103719 to 8103853
writeRegister(0x00, 0xFF); // CS0 - 8110500 to 8110636
writeRegister(0x01, 0xFF); // CS1 - 8110650 to 8110791
writeRegister(0x16, 0xC0); // FIFO CTRL - 8110800 to 8110938
writeRegister(0x40, 0x03); // TX Buffer - 8110949 to 8111082
writeRegister(0x41, 0x0E); // TX Buffer - 8111096 to 8111231
writeRegister(0x44, 0x23); // TX Buffer - 8111245 to 8111379
writeRegister(0x45, 0x11); // TX Buffer - 8111393 to 8111529
writeRegister(0x46, 0x13); // TX Buffer - 8111541 to 8111684
writeRegister(0x04, 0x07); // TX - 8111690 to 8111826
writeRegister(0x00, 0xFF); // CS0 - 8118471 to 8118612
writeRegister(0x01, 0xFF); // CS1 - 8118621 to 8118761
writeRegister(0x16, 0xC0); // FIFO CTRL - 8118775 to 8118910
writeRegister(0x40, 0x03); // TX Buffer - 8118924 to 8119057
writeRegister(0x41, 0x0E); // TX Buffer - 8119071 to 8119206
writeRegister(0x44, 0x23); // TX Buffer - 8119220 to 8119354
writeRegister(0x45, 0x11); // TX Buffer - 8119368 to 8119504
writeRegister(0x46, 0x13); // TX Buffer - 8119516 to 8119653
writeRegister(0x04, 0x07); // TX - 8119665 to 8119801
writeRegister(0x00, 0xFF); // CS0 - 8126528 to 8126667
writeRegister(0x01, 0xFF); // CS1 - 8126681 to 8126819
writeRegister(0x16, 0xC0); // FIFO CTRL - 8126831 to 8126966
writeRegister(0x40, 0x03); // TX Buffer - 8126980 to 8127115
writeRegister(0x41, 0x0E); // TX Buffer - 8127127 to 8127262
writeRegister(0x44, 0x23); // TX Buffer - 8127276 to 8127412
writeRegister(0x45, 0x11); // TX Buffer - 8127424 to 8127560
writeRegister(0x46, 0x13); // TX Buffer - 8127573 to 8127709
writeRegister(0x04, 0x07); // TX - 8127722 to 8127857
writeRegister(0x00, 0xFF); // CS0 - 8134503 to 8134640
writeRegister(0x01, 0xFF); // CS1 - 8134653 to 8134794
writeRegister(0x16, 0xC0); // FIFO CTRL - 8134806 to 8134941
writeRegister(0x40, 0x03); // TX Buffer - 8134955 to 8135090
writeRegister(0x41, 0x0E); // TX Buffer - 8135099 to 8135237
writeRegister(0x44, 0x23); // TX Buffer - 8135247 to 8135385
writeRegister(0x45, 0x11); // TX Buffer - 8135396 to 8135535
writeRegister(0x46, 0x13); // TX Buffer - 8135544 to 8135684
writeRegister(0x04, 0x07); // TX - 8135693 to 8135832
writeRegister(0x00, 0xFF); // CS0 - 8142474 to 8142615
writeRegister(0x01, 0xFF); // CS1 - 8142628 to 8142764
writeRegister(0x16, 0xC0); // FIFO CTRL - 8142778 to 8142913
writeRegister(0x40, 0x03); // TX Buffer - 8142926 to 8143060
writeRegister(0x41, 0x0E); // TX Buffer - 8143074 to 8143209
writeRegister(0x44, 0x23); // TX Buffer - 8143222 to 8143358
writeRegister(0x45, 0x11); // TX Buffer - 8143371 to 8143505
writeRegister(0x46, 0x13); // TX Buffer - 8143519 to 8143654
writeRegister(0x04, 0x07); // TX - 8143668 to 8143802
writeRegister(0x00, 0xFF); // CS0 - 8150530 to 8150670
writeRegister(0x01, 0xFF); // CS1 - 8150684 to 8150828
writeRegister(0x16, 0xC0); // FIFO CTRL - 8150834 to 8150972
writeRegister(0x40, 0x03); // TX Buffer - 8150983 to 8151116
writeRegister(0x41, 0x0E); // TX Buffer - 8151130 to 8151265
writeRegister(0x44, 0x23); // TX Buffer - 8151279 to 8151413
writeRegister(0x45, 0x11); // TX Buffer - 8151427 to 8151563
writeRegister(0x46, 0x13); // TX Buffer - 8151575 to 8151718
writeRegister(0x04, 0x07); // TX - 8151724 to 8151860
writeRegister(0x00, 0xFF); // CS0 - 8158505 to 8158645
writeRegister(0x01, 0xFF); // CS1 - 8158655 to 8158795
writeRegister(0x16, 0xC0); // FIFO CTRL - 8158809 to 8158944
writeRegister(0x40, 0x03); // TX Buffer - 8158958 to 8159091
writeRegister(0x41, 0x0E); // TX Buffer - 8159105 to 8159240
writeRegister(0x44, 0x23); // TX Buffer - 8159254 to 8159388
writeRegister(0x45, 0x11); // TX Buffer - 8159402 to 8159538
writeRegister(0x46, 0x13); // TX Buffer - 8159550 to 8159687
writeRegister(0x04, 0x07); // TX - 8159699 to 8159835
writeRegister(0x00, 0xFF); // CS0 - 8166477 to 8166618
writeRegister(0x01, 0xFF); // CS1 - 8166630 to 8166774
writeRegister(0x16, 0xC0); // FIFO CTRL - 8166781 to 8166919
writeRegister(0x40, 0x03); // TX Buffer - 8166929 to 8167064
writeRegister(0x41, 0x0E); // TX Buffer - 8167077 to 8167211
writeRegister(0x44, 0x23); // TX Buffer - 8167225 to 8167361
writeRegister(0x45, 0x11); // TX Buffer - 8167374 to 8167508
writeRegister(0x46, 0x13); // TX Buffer - 8167522 to 8167665
writeRegister(0x04, 0x07); // TX - 8167671 to 8167805
writeRegister(0x00, 0xFF); // CS0 - 8174537 to 8174674
writeRegister(0x01, 0xFF); // CS1 - 8174687 to 8174828
writeRegister(0x16, 0xC0); // FIFO CTRL - 8174837 to 8174975
writeRegister(0x40, 0x03); // TX Buffer - 8174985 to 8175127
writeRegister(0x41, 0x0E); // TX Buffer - 8175133 to 8175271
writeRegister(0x44, 0x23); // TX Buffer - 8175281 to 8175424
writeRegister(0x45, 0x11); // TX Buffer - 8175430 to 8175572
writeRegister(0x46, 0x13); // TX Buffer - 8175578 to 8175718
writeRegister(0x04, 0x07); // TX - 8175727 to 8175869
writeRegister(0x00, 0xFF); // CS0 - 8182508 to 8182649
writeRegister(0x01, 0xFF); // CS1 - 8182662 to 8182798
writeRegister(0x16, 0xC0); // FIFO CTRL - 8182812 to 8182947
writeRegister(0x40, 0x03); // TX Buffer - 8182960 to 8183094
writeRegister(0x41, 0x0E); // TX Buffer - 8183108 to 8183243
writeRegister(0x44, 0x23); // TX Buffer - 8183256 to 8183391
writeRegister(0x45, 0x11); // TX Buffer - 8183405 to 8183541
writeRegister(0x46, 0x13); // TX Buffer - 8183553 to 8183688
writeRegister(0x04, 0x07); // TX - 8183702 to 8183836
writeRegister(0x00, 0xFF); // CS0 - 8190483 to 8190619
writeRegister(0x01, 0xFF); // CS1 - 8190633 to 8190773
writeRegister(0x16, 0xC0); // FIFO CTRL - 8190784 to 8190922
writeRegister(0x40, 0x03); // TX Buffer - 8190932 to 8191073
writeRegister(0x41, 0x0E); // TX Buffer - 8191079 to 8191218
writeRegister(0x44, 0x23); // TX Buffer - 8191228 to 8191370
writeRegister(0x45, 0x11); // TX Buffer - 8191376 to 8191517
writeRegister(0x46, 0x13); // TX Buffer - 8191525 to 8191663
writeRegister(0x04, 0x07); // TX - 8191674 to 8191815
writeRegister(0x00, 0xFF); // CS0 - 8198539 to 8198683
writeRegister(0x01, 0xFF); // CS1 - 8198689 to 8198829
writeRegister(0x16, 0xC0); // FIFO CTRL - 8198843 to 8198978
writeRegister(0x40, 0x03); // TX Buffer - 8198992 to 8199125
writeRegister(0x41, 0x0E); // TX Buffer - 8199136 to 8199274
writeRegister(0x44, 0x23); // TX Buffer - 8199284 to 8199422
writeRegister(0x45, 0x11); // TX Buffer - 8199433 to 8199572
writeRegister(0x46, 0x13); // TX Buffer - 8199581 to 8199721
writeRegister(0x04, 0x07); // TX - 8199733 to 8199869
writeRegister(0x00, 0xFF); // CS0 - 8206511 to 8206652
writeRegister(0x01, 0xFF); // CS1 - 8206664 to 8206808
writeRegister(0x16, 0xC0); // FIFO CTRL - 8206815 to 8206953
writeRegister(0x40, 0x03); // TX Buffer - 8206963 to 8207098
writeRegister(0x41, 0x0E); // TX Buffer - 8207111 to 8207245
writeRegister(0x44, 0x23); // TX Buffer - 8207259 to 8207395
writeRegister(0x45, 0x11); // TX Buffer - 8207408 to 8207542
writeRegister(0x46, 0x13); // TX Buffer - 8207556 to 8207691
writeRegister(0x04, 0x07); // TX - 8207705 to 8207839
writeRegister(0x00, 0xFF); // CS0 - 8214486 to 8214630
writeRegister(0x01, 0xFF); // CS1 - 8214636 to 8214777
writeRegister(0x16, 0xC0); // FIFO CTRL - 8214790 to 8214924
writeRegister(0x40, 0x03); // TX Buffer - 8214938 to 8215073
writeRegister(0x41, 0x0E); // TX Buffer - 8215082 to 8215220
writeRegister(0x44, 0x23); // TX Buffer - 8215231 to 8215370
writeRegister(0x45, 0x11); // TX Buffer - 8215379 to 8215517
writeRegister(0x46, 0x13); // TX Buffer - 8215528 to 8215666
writeRegister(0x04, 0x07); // TX - 8215680 to 8215814
writeRegister(0x00, 0xFF); // CS0 - 8222542 to 8222683
writeRegister(0x01, 0xFF); // CS1 - 8222692 to 8222832
writeRegister(0x16, 0xC0); // FIFO CTRL - 8222846 to 8222981
writeRegister(0x40, 0x03); // TX Buffer - 8222994 to 8223128
writeRegister(0x41, 0x0E); // TX Buffer - 8223142 to 8223277
writeRegister(0x44, 0x23); // TX Buffer - 8223290 to 8223425
writeRegister(0x45, 0x11); // TX Buffer - 8223439 to 8223575
writeRegister(0x46, 0x13); // TX Buffer - 8223587 to 8223722
writeRegister(0x04, 0x07); // TX - 8223736 to 8223870
writeRegister(0x00, 0xFF); // CS0 - 8230517 to 8230653
writeRegister(0x01, 0xFF); // CS1 - 8230667 to 8230807
writeRegister(0x16, 0xC0); // FIFO CTRL - 8230818 to 8230956
writeRegister(0x40, 0x03); // TX Buffer - 8230966 to 8231107
writeRegister(0x41, 0x0E); // TX Buffer - 8231113 to 8231252
writeRegister(0x44, 0x23); // TX Buffer - 8231262 to 8231404
writeRegister(0x45, 0x11); // TX Buffer - 8231410 to 8231553
writeRegister(0x46, 0x13); // TX Buffer - 8231559 to 8231697
writeRegister(0x04, 0x07); // TX - 8231708 to 8231849
writeRegister(0x00, 0xFF); // CS0 - 8238489 to 8238628
writeRegister(0x01, 0xFF); // CS1 - 8238639 to 8238780
writeRegister(0x16, 0xC0); // FIFO CTRL - 8238793 to 8238927
writeRegister(0x40, 0x03); // TX Buffer - 8238941 to 8239076
writeRegister(0x41, 0x0E); // TX Buffer - 8239088 to 8239223
writeRegister(0x44, 0x23); // TX Buffer - 8239237 to 8239373
writeRegister(0x45, 0x11); // TX Buffer - 8239385 to 8239520
writeRegister(0x46, 0x13); // TX Buffer - 8239534 to 8239670
writeRegister(0x04, 0x07); // TX - 8239683 to 8239818
writeRegister(0x00, 0xFF); // CS0 - 8246545 to 8246686
writeRegister(0x01, 0xFF); // CS1 - 8246698 to 8246841
writeRegister(0x16, 0xC0); // FIFO CTRL - 8246849 to 8246991
writeRegister(0x40, 0x03); // TX Buffer - 8246997 to 8247132
writeRegister(0x41, 0x0E); // TX Buffer - 8247145 to 8247279
writeRegister(0x44, 0x23); // TX Buffer - 8247293 to 8247429
writeRegister(0x45, 0x11); // TX Buffer - 8247442 to 8247576
writeRegister(0x46, 0x13); // TX Buffer - 8247590 to 8247725
writeRegister(0x04, 0x07); // TX - 8247739 to 8247873
writeRegister(0x00, 0xFF); // CS0 - 8254520 to 8254664
writeRegister(0x01, 0xFF); // CS1 - 8254670 to 8254811
writeRegister(0x16, 0xC0); // FIFO CTRL - 8254824 to 8254958
writeRegister(0x40, 0x03); // TX Buffer - 8254972 to 8255107
writeRegister(0x41, 0x0E); // TX Buffer - 8255116 to 8255254
writeRegister(0x44, 0x23); // TX Buffer - 8255265 to 8255404
writeRegister(0x45, 0x11); // TX Buffer - 8255413 to 8255551
writeRegister(0x46, 0x13); // TX Buffer - 8255562 to 8255700
writeRegister(0x04, 0x07); // TX - 8255714 to 8255848
writeRegister(0x00, 0xFF); // CS0 - 8262492 to 8262631
writeRegister(0x01, 0xFF); // CS1 - 8262645 to 8262789
writeRegister(0x16, 0xC0); // FIFO CTRL - 8262795 to 8262936
writeRegister(0x40, 0x03); // TX Buffer - 8262944 to 8263079
writeRegister(0x41, 0x0E); // TX Buffer - 8263091 to 8263226
writeRegister(0x44, 0x23); // TX Buffer - 8263240 to 8263374
writeRegister(0x45, 0x11); // TX Buffer - 8263388 to 8263524
writeRegister(0x46, 0x13); // TX Buffer - 8263537 to 8263673
writeRegister(0x04, 0x07); // TX - 8263686 to 8263821
writeRegister(0x00, 0xFF); // CS0 - 8270551 to 8270687
writeRegister(0x01, 0xFF); // CS1 - 8270701 to 8270841
writeRegister(0x16, 0xC0); // FIFO CTRL - 8270852 to 8270990
writeRegister(0x40, 0x03); // TX Buffer - 8271000 to 8271141
writeRegister(0x41, 0x0E); // TX Buffer - 8271148 to 8271290
writeRegister(0x44, 0x23); // TX Buffer - 8271296 to 8271438
writeRegister(0x45, 0x11); // TX Buffer - 8271444 to 8271587
writeRegister(0x46, 0x13); // TX Buffer - 8271593 to 8271734
writeRegister(0x04, 0x07); // TX - 8271742 to 8271883
writeRegister(0x00, 0xFF); // CS0 - 8278523 to 8278662
writeRegister(0x01, 0xFF); // CS1 - 8278673 to 8278814
writeRegister(0x16, 0xC0); // FIFO CTRL - 8278827 to 8278961
writeRegister(0x40, 0x03); // TX Buffer - 8278975 to 8279110
writeRegister(0x41, 0x0E); // TX Buffer - 8279122 to 8279257
writeRegister(0x44, 0x23); // TX Buffer - 8279271 to 8279407
writeRegister(0x45, 0x11); // TX Buffer - 8279419 to 8279554
writeRegister(0x46, 0x13); // TX Buffer - 8279568 to 8279704
writeRegister(0x04, 0x07); // TX - 8279717 to 8279852
writeRegister(0x00, 0xFF); // CS0 - 8286498 to 8286635
writeRegister(0x01, 0xFF); // CS1 - 8286648 to 8286789
writeRegister(0x16, 0xC0); // FIFO CTRL - 8286798 to 8286936
writeRegister(0x40, 0x03); // TX Buffer - 8286947 to 8287088
writeRegister(0x41, 0x0E); // TX Buffer - 8287094 to 8287235
writeRegister(0x44, 0x23); // TX Buffer - 8287242 to 8287385
writeRegister(0x45, 0x11); // TX Buffer - 8287391 to 8287533
writeRegister(0x46, 0x13); // TX Buffer - 8287539 to 8287682
writeRegister(0x04, 0x07); // TX - 8287688 to 8287830
writeRegister(0x00, 0xFF); // CS0 - 8294554 to 8294698
writeRegister(0x01, 0xFF); // CS1 - 8294704 to 8294844
writeRegister(0x16, 0xC0); // FIFO CTRL - 8294858 to 8294994
writeRegister(0x40, 0x03); // TX Buffer - 8295006 to 8295141
writeRegister(0x41, 0x0E); // TX Buffer - 8295150 to 8295288
writeRegister(0x44, 0x23); // TX Buffer - 8295299 to 8295438
writeRegister(0x45, 0x11); // TX Buffer - 8295447 to 8295585
writeRegister(0x46, 0x13); // TX Buffer - 8295596 to 8295734
writeRegister(0x04, 0x07); // TX - 8295745 to 8295882
writeRegister(0x00, 0xFF); // CS0 - 8302526 to 8302665
writeRegister(0x01, 0xFF); // CS1 - 8302679 to 8302817
writeRegister(0x16, 0xC0); // FIFO CTRL - 8302829 to 8302964
writeRegister(0x40, 0x03); // TX Buffer - 8302978 to 8303113
writeRegister(0x41, 0x0E); // TX Buffer - 8303125 to 8303260
writeRegister(0x44, 0x23); // TX Buffer - 8303274 to 8303408
writeRegister(0x45, 0x11); // TX Buffer - 8303422 to 8303558
writeRegister(0x46, 0x13); // TX Buffer - 8303571 to 8303707
writeRegister(0x04, 0x07); // TX - 8303720 to 8303855
writeRegister(0x00, 0xFF); // CS0 - 8310493 to 8310630
writeRegister(0x01, 0xFF); // CS1 - 8310642 to 8310784
writeRegister(0x16, 0xC0); // FIFO CTRL - 8310796 to 8310931
writeRegister(0x40, 0x03); // TX Buffer - 8310945 to 8311078
writeRegister(0x41, 0x0E); // TX Buffer - 8311089 to 8311227
writeRegister(0x44, 0x23); // TX Buffer - 8311237 to 8311375
writeRegister(0x45, 0x11); // TX Buffer - 8311386 to 8311525
writeRegister(0x46, 0x13); // TX Buffer - 8311534 to 8311674
writeRegister(0x04, 0x07); // TX - 8311683 to 8311822
writeRegister(0x00, 0xFF); // CS0 - 8318549 to 8318688
writeRegister(0x01, 0xFF); // CS1 - 8318699 to 8318840
writeRegister(0x16, 0xC0); // FIFO CTRL - 8318853 to 8318987
writeRegister(0x40, 0x03); // TX Buffer - 8319001 to 8319136
writeRegister(0x41, 0x0E); // TX Buffer - 8319148 to 8319283
writeRegister(0x44, 0x23); // TX Buffer - 8319297 to 8319433
writeRegister(0x45, 0x11); // TX Buffer - 8319445 to 8319580
writeRegister(0x46, 0x13); // TX Buffer - 8319594 to 8319730
writeRegister(0x04, 0x07); // TX - 8319743 to 8319878
writeRegister(0x00, 0xFF); // CS0 - 8326520 to 8326661
writeRegister(0x01, 0xFF); // CS1 - 8326674 to 8326818
writeRegister(0x16, 0xC0); // FIFO CTRL - 8326824 to 8326962
writeRegister(0x40, 0x03); // TX Buffer - 8326973 to 8327106
writeRegister(0x41, 0x0E); // TX Buffer - 8327120 to 8327255
writeRegister(0x44, 0x23); // TX Buffer - 8327268 to 8327403
writeRegister(0x45, 0x11); // TX Buffer - 8327417 to 8327553
writeRegister(0x46, 0x13); // TX Buffer - 8327565 to 8327708
writeRegister(0x04, 0x07); // TX - 8327714 to 8327850
writeRegister(0x00, 0xFF); // CS0 - 8334495 to 8334636
writeRegister(0x01, 0xFF); // CS1 - 8334645 to 8334785
writeRegister(0x16, 0xC0); // FIFO CTRL - 8334799 to 8334934
writeRegister(0x40, 0x03); // TX Buffer - 8334947 to 8335081
writeRegister(0x41, 0x0E); // TX Buffer - 8335095 to 8335230
writeRegister(0x44, 0x23); // TX Buffer - 8335243 to 8335378
writeRegister(0x45, 0x11); // TX Buffer - 8335392 to 8335528
writeRegister(0x46, 0x13); // TX Buffer - 8335540 to 8335677
writeRegister(0x04, 0x07); // TX - 8335689 to 8335823
writeRegister(0x00, 0xFF); // CS0 - 8342552 to 8342691
writeRegister(0x01, 0xFF); // CS1 - 8342705 to 8342843
writeRegister(0x16, 0xC0); // FIFO CTRL - 8342855 to 8342990
writeRegister(0x40, 0x03); // TX Buffer - 8343004 to 8343137
writeRegister(0x41, 0x0E); // TX Buffer - 8343151 to 8343286
writeRegister(0x44, 0x23); // TX Buffer - 8343300 to 8343434
writeRegister(0x45, 0x11); // TX Buffer - 8343448 to 8343584
writeRegister(0x46, 0x13); // TX Buffer - 8343597 to 8343733
writeRegister(0x04, 0x07); // TX - 8343746 to 8343881
writeRegister(0x00, 0xFF); // CS0 - 8350527 to 8350664
writeRegister(0x01, 0xFF); // CS1 - 8350676 to 8350818
writeRegister(0x16, 0xC0); // FIFO CTRL - 8350827 to 8350965
writeRegister(0x40, 0x03); // TX Buffer - 8350975 to 8351115
writeRegister(0x41, 0x0E); // TX Buffer - 8351123 to 8351261
writeRegister(0x44, 0x23); // TX Buffer - 8351271 to 8351413
writeRegister(0x45, 0x11); // TX Buffer - 8351420 to 8351562
writeRegister(0x46, 0x13); // TX Buffer - 8351568 to 8351708
writeRegister(0x04, 0x07); // TX - 8351717 to 8351859
writeRegister(0x00, 0xFF); // CS0 - 8358498 to 8358639
writeRegister(0x01, 0xFF); // CS1 - 8358651 to 8358788
writeRegister(0x16, 0xC0); // FIFO CTRL - 8358802 to 8358938
writeRegister(0x40, 0x03); // TX Buffer - 8358950 to 8359085
writeRegister(0x41, 0x0E); // TX Buffer - 8359098 to 8359232
writeRegister(0x44, 0x23); // TX Buffer - 8359246 to 8359382
writeRegister(0x45, 0x11); // TX Buffer - 8359395 to 8359529
writeRegister(0x46, 0x13); // TX Buffer - 8359543 to 8359678
writeRegister(0x04, 0x07); // TX - 8359692 to 8359826
writeRegister(0x00, 0xFF); // CS0 - 8366554 to 8366695
writeRegister(0x01, 0xFF); // CS1 - 8366708 to 8366852
writeRegister(0x16, 0xC0); // FIFO CTRL - 8366858 to 8366996
writeRegister(0x40, 0x03); // TX Buffer - 8367007 to 8367140
writeRegister(0x41, 0x0E); // TX Buffer - 8367154 to 8367289
writeRegister(0x44, 0x23); // TX Buffer - 8367302 to 8367437
writeRegister(0x45, 0x11); // TX Buffer - 8367451 to 8367587
writeRegister(0x46, 0x13); // TX Buffer - 8367599 to 8367736
writeRegister(0x04, 0x07); // TX - 8367748 to 8367884
writeRegister(0x00, 0xFF); // CS0 - 8374529 to 8374673
writeRegister(0x01, 0xFF); // CS1 - 8374679 to 8374819
writeRegister(0x16, 0xC0); // FIFO CTRL - 8374833 to 8374968
writeRegister(0x40, 0x03); // TX Buffer - 8374982 to 8375115
writeRegister(0x41, 0x0E); // TX Buffer - 8375126 to 8375264
writeRegister(0x44, 0x23); // TX Buffer - 8375274 to 8375412
writeRegister(0x45, 0x11); // TX Buffer - 8375422 to 8375562
writeRegister(0x46, 0x13); // TX Buffer - 8375571 to 8375711
writeRegister(0x04, 0x07); // TX - 8375723 to 8375857
writeRegister(0x00, 0xFF); // CS0 - 8382501 to 8382640
writeRegister(0x01, 0xFF); // CS1 - 8382654 to 8382798
writeRegister(0x16, 0xC0); // FIFO CTRL - 8382805 to 8382943
writeRegister(0x40, 0x03); // TX Buffer - 8382953 to 8383088
writeRegister(0x41, 0x0E); // TX Buffer - 8383101 to 8383235
writeRegister(0x44, 0x23); // TX Buffer - 8383249 to 8383385
writeRegister(0x45, 0x11); // TX Buffer - 8383397 to 8383532
writeRegister(0x46, 0x13); // TX Buffer - 8383546 to 8383681
writeRegister(0x04, 0x07); // TX - 8383695 to 8383830
writeRegister(0x00, 0xFF); // CS0 - 8390561 to 8390698
writeRegister(0x01, 0xFF); // CS1 - 8390710 to 8390852
writeRegister(0x16, 0xC0); // FIFO CTRL - 8390861 to 8390999
writeRegister(0x40, 0x03); // TX Buffer - 8391009 to 8391149
writeRegister(0x41, 0x0E); // TX Buffer - 8391157 to 8391295
writeRegister(0x44, 0x23); // TX Buffer - 8391305 to 8391447
writeRegister(0x45, 0x11); // TX Buffer - 8391454 to 8391596
writeRegister(0x46, 0x13); // TX Buffer - 8391602 to 8391742
writeRegister(0x04, 0x07); // TX - 8391751 to 8391893
writeRegister(0x00, 0xFF); // CS0 - 8398532 to 8398673
writeRegister(0x01, 0xFF); // CS1 - 8398682 to 8398822
writeRegister(0x16, 0xC0); // FIFO CTRL - 8398836 to 8398971
writeRegister(0x40, 0x03); // TX Buffer - 8398984 to 8399119
writeRegister(0x41, 0x0E); // TX Buffer - 8399132 to 8399266
writeRegister(0x44, 0x23); // TX Buffer - 8399280 to 8399416
writeRegister(0x45, 0x11); // TX Buffer - 8399429 to 8399563
writeRegister(0x46, 0x13); // TX Buffer - 8399577 to 8399712
writeRegister(0x04, 0x07); // TX - 8399726 to 8399860
writeRegister(0x00, 0xFF); // CS0 - 8406507 to 8406643
writeRegister(0x01, 0xFF); // CS1 - 8406657 to 8406797
writeRegister(0x16, 0xC0); // FIFO CTRL - 8406807 to 8406947
writeRegister(0x40, 0x03); // TX Buffer - 8406956 to 8407097
writeRegister(0x41, 0x0E); // TX Buffer - 8407103 to 8407241
writeRegister(0x44, 0x23); // TX Buffer - 8407252 to 8407394
writeRegister(0x45, 0x11); // TX Buffer - 8407400 to 8407542
writeRegister(0x46, 0x13); // TX Buffer - 8407549 to 8407687
writeRegister(0x04, 0x07); // TX - 8407698 to 8407839
writeRegister(0x00, 0xFF); // CS0 - 8414563 to 8414707
writeRegister(0x01, 0xFF); // CS1 - 8414713 to 8414853
writeRegister(0x16, 0xC0); // FIFO CTRL - 8414867 to 8415002
writeRegister(0x40, 0x03); // TX Buffer - 8415016 to 8415149
writeRegister(0x41, 0x0E); // TX Buffer - 8415160 to 8415298
writeRegister(0x44, 0x23); // TX Buffer - 8415308 to 8415446
writeRegister(0x45, 0x11); // TX Buffer - 8415456 to 8415596
writeRegister(0x46, 0x13); // TX Buffer - 8415605 to 8415745
writeRegister(0x04, 0x07); // TX - 8415757 to 8415893
writeRegister(0x00, 0xFF); // CS0 - 8422535 to 8422676
writeRegister(0x01, 0xFF); // CS1 - 8422688 to 8422832
writeRegister(0x16, 0xC0); // FIFO CTRL - 8422839 to 8422981
writeRegister(0x40, 0x03); // TX Buffer - 8422987 to 8423122
writeRegister(0x41, 0x0E); // TX Buffer - 8423135 to 8423269
writeRegister(0x44, 0x23); // TX Buffer - 8423283 to 8423419
writeRegister(0x45, 0x11); // TX Buffer - 8423431 to 8423566
writeRegister(0x46, 0x13); // TX Buffer - 8423580 to 8423715
writeRegister(0x04, 0x07); // TX - 8423729 to 8423863
writeRegister(0x00, 0xFF); // CS0 - 8430510 to 8430652
writeRegister(0x01, 0xFF); // CS1 - 8430660 to 8430801
writeRegister(0x16, 0xC0); // FIFO CTRL - 8430814 to 8430948
writeRegister(0x40, 0x03); // TX Buffer - 8430962 to 8431097
writeRegister(0x41, 0x0E); // TX Buffer - 8431106 to 8431244
writeRegister(0x44, 0x23); // TX Buffer - 8431255 to 8431394
writeRegister(0x45, 0x11); // TX Buffer - 8431403 to 8431541
writeRegister(0x46, 0x13); // TX Buffer - 8431551 to 8431690
writeRegister(0x04, 0x07); // TX - 8431704 to 8431839
writeRegister(0x00, 0xFF); // CS0 - 8438481 to 8438622
writeRegister(0x01, 0xFF); // CS1 - 8438635 to 8438779
writeRegister(0x16, 0xC0); // FIFO CTRL - 8438785 to 8438926
writeRegister(0x40, 0x03); // TX Buffer - 8438934 to 8439067
writeRegister(0x41, 0x0E); // TX Buffer - 8439081 to 8439216
writeRegister(0x44, 0x23); // TX Buffer - 8439230 to 8439364
writeRegister(0x45, 0x11); // TX Buffer - 8439378 to 8439514
writeRegister(0x46, 0x13); // TX Buffer - 8439526 to 8439663
writeRegister(0x04, 0x07); // TX - 8439675 to 8439811
writeRegister(0x00, 0xFF); // CS0 - 8446541 to 8446677
writeRegister(0x01, 0xFF); // CS1 - 8446691 to 8446831
writeRegister(0x16, 0xC0); // FIFO CTRL - 8446841 to 8446980
writeRegister(0x40, 0x03); // TX Buffer - 8446990 to 8447131
writeRegister(0x41, 0x0E); // TX Buffer - 8447137 to 8447278
writeRegister(0x44, 0x23); // TX Buffer - 8447286 to 8447428
writeRegister(0x45, 0x11); // TX Buffer - 8447434 to 8447576
writeRegister(0x46, 0x13); // TX Buffer - 8447583 to 8447725
writeRegister(0x04, 0x07); // TX - 8447732 to 8447873
writeRegister(0x00, 0xFF); // CS0 - 8454513 to 8454652
writeRegister(0x01, 0xFF); // CS1 - 8454663 to 8454804
writeRegister(0x16, 0xC0); // FIFO CTRL - 8454816 to 8454951
writeRegister(0x40, 0x03); // TX Buffer - 8454965 to 8455100
writeRegister(0x41, 0x0E); // TX Buffer - 8455112 to 8455247
writeRegister(0x44, 0x23); // TX Buffer - 8455261 to 8455395
writeRegister(0x45, 0x11); // TX Buffer - 8455409 to 8455545
writeRegister(0x46, 0x13); // TX Buffer - 8455558 to 8455694
writeRegister(0x04, 0x07); // TX - 8455707 to 8455842
writeRegister(0x00, 0xFF); // CS0 - 8462488 to 8462625
writeRegister(0x01, 0xFF); // CS1 - 8462638 to 8462779
writeRegister(0x16, 0xC0); // FIFO CTRL - 8462788 to 8462926
writeRegister(0x40, 0x03); // TX Buffer - 8462936 to 8463078
writeRegister(0x41, 0x0E); // TX Buffer - 8463084 to 8463225
writeRegister(0x44, 0x23); // TX Buffer - 8463232 to 8463374
writeRegister(0x45, 0x11); // TX Buffer - 8463381 to 8463523
writeRegister(0x46, 0x13); // TX Buffer - 8463529 to 8463672
writeRegister(0x04, 0x07); // TX - 8463678 to 8463820
writeRegister(0x00, 0xFF); // CS0 - 8470544 to 8470686
writeRegister(0x01, 0xFF); // CS1 - 8470694 to 8470835
writeRegister(0x16, 0xC0); // FIFO CTRL - 8470848 to 8470982
writeRegister(0x40, 0x03); // TX Buffer - 8470996 to 8471131
writeRegister(0x41, 0x0E); // TX Buffer - 8471140 to 8471278
writeRegister(0x44, 0x23); // TX Buffer - 8471289 to 8471428
writeRegister(0x45, 0x11); // TX Buffer - 8471437 to 8471575
writeRegister(0x46, 0x13); // TX Buffer - 8471585 to 8471724
writeRegister(0x04, 0x07); // TX - 8471734 to 8471872
writeRegister(0x00, 0xFF); // CS0 - 8478515 to 8478655
writeRegister(0x01, 0xFF); // CS1 - 8478669 to 8478805
writeRegister(0x16, 0xC0); // FIFO CTRL - 8478819 to 8478954
writeRegister(0x40, 0x03); // TX Buffer - 8478968 to 8479101
writeRegister(0x41, 0x0E); // TX Buffer - 8479115 to 8479250
writeRegister(0x44, 0x23); // TX Buffer - 8479264 to 8479398
writeRegister(0x45, 0x11); // TX Buffer - 8479412 to 8479548
writeRegister(0x46, 0x13); // TX Buffer - 8479560 to 8479697
writeRegister(0x04, 0x07); // TX - 8479709 to 8479845
writeRegister(0x00, 0xFF); // CS0 - 8486490 to 8486634
writeRegister(0x01, 0xFF); // CS1 - 8486640 to 8486780
writeRegister(0x16, 0xC0); // FIFO CTRL - 8486794 to 8486929
writeRegister(0x40, 0x03); // TX Buffer - 8486943 to 8487076
writeRegister(0x41, 0x0E); // TX Buffer - 8487087 to 8487225
writeRegister(0x44, 0x23); // TX Buffer - 8487235 to 8487373
writeRegister(0x45, 0x11); // TX Buffer - 8487384 to 8487523
writeRegister(0x46, 0x13); // TX Buffer - 8487532 to 8487672
writeRegister(0x04, 0x07); // TX - 8487681 to 8487820
writeRegister(0x00, 0xFF); // CS0 - 8494547 to 8494686
writeRegister(0x01, 0xFF); // CS1 - 8494697 to 8494838
writeRegister(0x16, 0xC0); // FIFO CTRL - 8494850 to 8494985
writeRegister(0x40, 0x03); // TX Buffer - 8494999 to 8495134
writeRegister(0x41, 0x0E); // TX Buffer - 8495146 to 8495281
writeRegister(0x44, 0x23); // TX Buffer - 8495295 to 8495431
writeRegister(0x45, 0x11); // TX Buffer - 8495443 to 8495579
writeRegister(0x46, 0x13); // TX Buffer - 8495592 to 8495728
writeRegister(0x04, 0x07); // TX - 8495741 to 8495876
writeRegister(0x00, 0xFF); // CS0 - 8502522 to 8502659
writeRegister(0x01, 0xFF); // CS1 - 8502672 to 8502813
writeRegister(0x16, 0xC0); // FIFO CTRL - 8502822 to 8502960
writeRegister(0x40, 0x03); // TX Buffer - 8502970 to 8503104
writeRegister(0x41, 0x0E); // TX Buffer - 8503118 to 8503253
writeRegister(0x44, 0x23); // TX Buffer - 8503266 to 8503401
writeRegister(0x45, 0x11); // TX Buffer - 8503415 to 8503551
writeRegister(0x46, 0x13); // TX Buffer - 8503563 to 8503706
writeRegister(0x04, 0x07); // TX - 8503712 to 8503846
writeRegister(0x00, 0xFF); // CS0 - 8510493 to 8510634
writeRegister(0x01, 0xFF); // CS1 - 8510643 to 8510783
writeRegister(0x16, 0xC0); // FIFO CTRL - 8510797 to 8510932
writeRegister(0x40, 0x03); // TX Buffer - 8510945 to 8511079
writeRegister(0x41, 0x0E); // TX Buffer - 8511093 to 8511228
writeRegister(0x44, 0x23); // TX Buffer - 8511241 to 8511377
writeRegister(0x45, 0x11); // TX Buffer - 8511390 to 8511524
writeRegister(0x46, 0x13); // TX Buffer - 8511538 to 8511673
writeRegister(0x04, 0x07); // TX - 8511687 to 8511821
writeRegister(0x00, 0xFF); // CS0 - 8518549 to 8518689
writeRegister(0x01, 0xFF); // CS1 - 8518703 to 8518839
writeRegister(0x16, 0xC0); // FIFO CTRL - 8518853 to 8518988
writeRegister(0x40, 0x03); // TX Buffer - 8519002 to 8519135
writeRegister(0x41, 0x0E); // TX Buffer - 8519149 to 8519284
writeRegister(0x44, 0x23); // TX Buffer - 8519298 to 8519432
writeRegister(0x45, 0x11); // TX Buffer - 8519446 to 8519582
writeRegister(0x46, 0x13); // TX Buffer - 8519594 to 8519731
writeRegister(0x04, 0x07); // TX - 8519743 to 8519879
writeRegister(0x00, 0xFF); // CS0 - 8526524 to 8526662
writeRegister(0x01, 0xFF); // CS1 - 8526674 to 8526814
writeRegister(0x16, 0xC0); // FIFO CTRL - 8526828 to 8526963
writeRegister(0x40, 0x03); // TX Buffer - 8526977 to 8527110
writeRegister(0x41, 0x0E); // TX Buffer - 8527121 to 8527259
writeRegister(0x44, 0x23); // TX Buffer - 8527269 to 8527407
writeRegister(0x45, 0x11); // TX Buffer - 8527418 to 8527557
writeRegister(0x46, 0x13); // TX Buffer - 8527566 to 8527706
writeRegister(0x04, 0x07); // TX - 8527715 to 8527854
writeRegister(0x00, 0xFF); // CS0 - 8534496 to 8534637
writeRegister(0x01, 0xFF); // CS1 - 8534649 to 8534787
writeRegister(0x16, 0xC0); // FIFO CTRL - 8534800 to 8534934
writeRegister(0x40, 0x03); // TX Buffer - 8534948 to 8535083
writeRegister(0x41, 0x0E); // TX Buffer - 8535096 to 8535230
writeRegister(0x44, 0x23); // TX Buffer - 8535244 to 8535380
writeRegister(0x45, 0x11); // TX Buffer - 8535393 to 8535527
writeRegister(0x46, 0x13); // TX Buffer - 8535541 to 8535676
writeRegister(0x04, 0x07); // TX - 8535690 to 8535824
writeRegister(0x00, 0xFF); // CS0 - 8542552 to 8542693
writeRegister(0x01, 0xFF); // CS1 - 8542706 to 8542850
writeRegister(0x16, 0xC0); // FIFO CTRL - 8542856 to 8542994
writeRegister(0x40, 0x03); // TX Buffer - 8543004 to 8543138
writeRegister(0x41, 0x0E); // TX Buffer - 8543152 to 8543287
writeRegister(0x44, 0x23); // TX Buffer - 8543300 to 8543435
writeRegister(0x45, 0x11); // TX Buffer - 8543449 to 8543585
writeRegister(0x46, 0x13); // TX Buffer - 8543597 to 8543740
writeRegister(0x04, 0x07); // TX - 8543746 to 8543880
writeRegister(0x00, 0xFF); // CS0 - 8550527 to 8550668
writeRegister(0x01, 0xFF); // CS1 - 8550677 to 8550817
writeRegister(0x16, 0xC0); // FIFO CTRL - 8550831 to 8550966
writeRegister(0x40, 0x03); // TX Buffer - 8550979 to 8551113
writeRegister(0x41, 0x0E); // TX Buffer - 8551127 to 8551262
writeRegister(0x44, 0x23); // TX Buffer - 8551275 to 8551410
writeRegister(0x45, 0x11); // TX Buffer - 8551424 to 8551558
writeRegister(0x46, 0x13); // TX Buffer - 8551572 to 8551707
writeRegister(0x04, 0x07); // TX - 8551721 to 8551855
writeRegister(0x00, 0xFF); // CS0 - 8558499 to 8558638
writeRegister(0x01, 0xFF); // CS1 - 8558652 to 8558796
writeRegister(0x16, 0xC0); // FIFO CTRL - 8558803 to 8558941
writeRegister(0x40, 0x03); // TX Buffer - 8558951 to 8559086
writeRegister(0x41, 0x0E); // TX Buffer - 8559098 to 8559233
writeRegister(0x44, 0x23); // TX Buffer - 8559247 to 8559383
writeRegister(0x45, 0x11); // TX Buffer - 8559395 to 8559530
writeRegister(0x46, 0x13); // TX Buffer - 8559544 to 8559686
writeRegister(0x04, 0x07); // TX - 8559693 to 8559828
writeRegister(0x00, 0xFF); // CS0 - 8566558 to 8566696
writeRegister(0x01, 0xFF); // CS1 - 8566708 to 8566848
writeRegister(0x16, 0xC0); // FIFO CTRL - 8566859 to 8566997
writeRegister(0x40, 0x03); // TX Buffer - 8567007 to 8567148
writeRegister(0x41, 0x0E); // TX Buffer - 8567155 to 8567293
writeRegister(0x44, 0x23); // TX Buffer - 8567303 to 8567445
writeRegister(0x45, 0x11); // TX Buffer - 8567452 to 8567594
writeRegister(0x46, 0x13); // TX Buffer - 8567600 to 8567740
writeRegister(0x04, 0x07); // TX - 8567749 to 8567891
writeRegister(0x00, 0xFF); // CS0 - 8574530 to 8574671
writeRegister(0x01, 0xFF); // CS1 - 8574683 to 8574821
writeRegister(0x16, 0xC0); // FIFO CTRL - 8574834 to 8574968
writeRegister(0x40, 0x03); // TX Buffer - 8574982 to 8575117
writeRegister(0x41, 0x0E); // TX Buffer - 8575130 to 8575264
writeRegister(0x44, 0x23); // TX Buffer - 8575278 to 8575414
writeRegister(0x45, 0x11); // TX Buffer - 8575427 to 8575561
writeRegister(0x46, 0x13); // TX Buffer - 8575575 to 8575710
writeRegister(0x04, 0x07); // TX - 8575724 to 8575858
writeRegister(0x00, 0xFF); // CS0 - 8582505 to 8582641
writeRegister(0x01, 0xFF); // CS1 - 8582655 to 8582796
writeRegister(0x16, 0xC0); // FIFO CTRL - 8582805 to 8582943
writeRegister(0x40, 0x03); // TX Buffer - 8582954 to 8583095
writeRegister(0x41, 0x0E); // TX Buffer - 8583101 to 8583239
writeRegister(0x44, 0x23); // TX Buffer - 8583250 to 8583392
writeRegister(0x45, 0x11); // TX Buffer - 8583398 to 8583540
writeRegister(0x46, 0x13); // TX Buffer - 8583547 to 8583685
writeRegister(0x04, 0x07); // TX - 8583696 to 8583837
writeRegister(0x00, 0xFF); // CS0 - 8590561 to 8590705
writeRegister(0x01, 0xFF); // CS1 - 8590711 to 8590851
writeRegister(0x16, 0xC0); // FIFO CTRL - 8590865 to 8591000
writeRegister(0x40, 0x03); // TX Buffer - 8591013 to 8591147
writeRegister(0x41, 0x0E); // TX Buffer - 8591157 to 8591296
writeRegister(0x44, 0x23); // TX Buffer - 8591306 to 8591444
writeRegister(0x45, 0x11); // TX Buffer - 8591454 to 8591594
writeRegister(0x46, 0x13); // TX Buffer - 8591603 to 8591741
writeRegister(0x04, 0x07); // TX - 8591755 to 8591889
writeRegister(0x00, 0xFF); // CS0 - 8598533 to 8598672
writeRegister(0x01, 0xFF); // CS1 - 8598686 to 8598830
writeRegister(0x16, 0xC0); // FIFO CTRL - 8598837 to 8598975
writeRegister(0x40, 0x03); // TX Buffer - 8598985 to 8599120
writeRegister(0x41, 0x0E); // TX Buffer - 8599132 to 8599267
writeRegister(0x44, 0x23); // TX Buffer - 8599281 to 8599417
writeRegister(0x45, 0x11); // TX Buffer - 8599429 to 8599564
writeRegister(0x46, 0x13); // TX Buffer - 8599578 to 8599714
writeRegister(0x04, 0x07); // TX - 8599727 to 8599862
writeRegister(0x00, 0xFF); // CS0 - 8606508 to 8606651
writeRegister(0x01, 0xFF); // CS1 - 8606658 to 8606799
writeRegister(0x16, 0xC0); // FIFO CTRL - 8606812 to 8606946
writeRegister(0x40, 0x03); // TX Buffer - 8606960 to 8607095
writeRegister(0x41, 0x0E); // TX Buffer - 8607104 to 8607242
writeRegister(0x44, 0x23); // TX Buffer - 8607252 to 8607392
writeRegister(0x45, 0x11); // TX Buffer - 8607401 to 8607540
writeRegister(0x46, 0x13); // TX Buffer - 8607549 to 8607689
writeRegister(0x04, 0x07); // TX - 8607702 to 8607837
writeRegister(0x00, 0xFF); // CS0 - 8614564 to 8614705
writeRegister(0x01, 0xFF); // CS1 - 8614714 to 8614855
writeRegister(0x16, 0xC0); // FIFO CTRL - 8614868 to 8615002
writeRegister(0x40, 0x03); // TX Buffer - 8615016 to 8615151
writeRegister(0x41, 0x0E); // TX Buffer - 8615164 to 8615298
writeRegister(0x44, 0x23); // TX Buffer - 8615312 to 8615448
writeRegister(0x45, 0x11); // TX Buffer - 8615461 to 8615595
writeRegister(0x46, 0x13); // TX Buffer - 8615609 to 8615744
writeRegister(0x04, 0x07); // TX - 8615758 to 8615892
writeRegister(0x00, 0xFF); // CS0 - 8622539 to 8622675
writeRegister(0x01, 0xFF); // CS1 - 8622689 to 8622830
writeRegister(0x16, 0xC0); // FIFO CTRL - 8622839 to 8622977
writeRegister(0x40, 0x03); // TX Buffer - 8622988 to 8623129
writeRegister(0x41, 0x0E); // TX Buffer - 8623135 to 8623273
writeRegister(0x44, 0x23); // TX Buffer - 8623284 to 8623426
writeRegister(0x45, 0x11); // TX Buffer - 8623432 to 8623574
writeRegister(0x46, 0x13); // TX Buffer - 8623581 to 8623719
writeRegister(0x04, 0x07); // TX - 8623730 to 8623871
writeRegister(0x00, 0xFF); // CS0 - 8630511 to 8630650
writeRegister(0x01, 0xFF); // CS1 - 8630660 to 8630802
writeRegister(0x16, 0xC0); // FIFO CTRL - 8630814 to 8630949
writeRegister(0x40, 0x03); // TX Buffer - 8630963 to 8631096
writeRegister(0x41, 0x0E); // TX Buffer - 8631110 to 8631245
writeRegister(0x44, 0x23); // TX Buffer - 8631259 to 8631393
writeRegister(0x45, 0x11); // TX Buffer - 8631407 to 8631543
writeRegister(0x46, 0x13); // TX Buffer - 8631556 to 8631692
writeRegister(0x04, 0x07); // TX - 8631704 to 8631840
writeRegister(0x00, 0xFF); // CS0 - 8638567 to 8638706
writeRegister(0x01, 0xFF); // CS1 - 8638720 to 8638864
writeRegister(0x16, 0xC0); // FIFO CTRL - 8638871 to 8639013
writeRegister(0x40, 0x03); // TX Buffer - 8639019 to 8639154
writeRegister(0x41, 0x0E); // TX Buffer - 8639166 to 8639301
writeRegister(0x44, 0x23); // TX Buffer - 8639315 to 8639451
writeRegister(0x45, 0x11); // TX Buffer - 8639463 to 8639598
writeRegister(0x46, 0x13); // TX Buffer - 8639612 to 8639748
writeRegister(0x04, 0x07); // TX - 8639761 to 8639896
writeRegister(0x00, 0xFF); // CS0 - 8646542 to 8646685
writeRegister(0x01, 0xFF); // CS1 - 8646692 to 8646833
writeRegister(0x16, 0xC0); // FIFO CTRL - 8646846 to 8646980
writeRegister(0x40, 0x03); // TX Buffer - 8646994 to 8647129
writeRegister(0x41, 0x0E); // TX Buffer - 8647138 to 8647276
writeRegister(0x44, 0x23); // TX Buffer - 8647286 to 8647426
writeRegister(0x45, 0x11); // TX Buffer - 8647435 to 8647573
writeRegister(0x46, 0x13); // TX Buffer - 8647583 to 8647723
writeRegister(0x04, 0x07); // TX - 8647736 to 8647871
writeRegister(0x00, 0xFF); // CS0 - 8654505 to 8654646
writeRegister(0x01, 0xFF); // CS1 - 8654659 to 8654795
writeRegister(0x16, 0xC0); // FIFO CTRL - 8654809 to 8654944
writeRegister(0x40, 0x03); // TX Buffer - 8654957 to 8655091
writeRegister(0x41, 0x0E); // TX Buffer - 8655105 to 8655240
writeRegister(0x44, 0x23); // TX Buffer - 8655253 to 8655388
writeRegister(0x45, 0x11); // TX Buffer - 8655402 to 8655538
writeRegister(0x46, 0x13); // TX Buffer - 8655550 to 8655685
writeRegister(0x04, 0x07); // TX - 8655699 to 8655833
writeRegister(0x00, 0xFF); // CS0 - 8662565 to 8662701
writeRegister(0x01, 0xFF); // CS1 - 8662715 to 8662856
writeRegister(0x16, 0xC0); // FIFO CTRL - 8662865 to 8663003
writeRegister(0x40, 0x03); // TX Buffer - 8663014 to 8663147
writeRegister(0x41, 0x0E); // TX Buffer - 8663161 to 8663296
writeRegister(0x44, 0x23); // TX Buffer - 8663310 to 8663444
writeRegister(0x45, 0x11); // TX Buffer - 8663458 to 8663594
writeRegister(0x46, 0x13); // TX Buffer - 8663607 to 8663749
writeRegister(0x04, 0x07); // TX - 8663755 to 8663891
writeRegister(0x00, 0xFF); // CS0 - 8670537 to 8670676
writeRegister(0x01, 0xFF); // CS1 - 8670686 to 8670828
writeRegister(0x16, 0xC0); // FIFO CTRL - 8670840 to 8670975
writeRegister(0x40, 0x03); // TX Buffer - 8670989 to 8671122
writeRegister(0x41, 0x0E); // TX Buffer - 8671136 to 8671271
writeRegister(0x44, 0x23); // TX Buffer - 8671285 to 8671419
writeRegister(0x45, 0x11); // TX Buffer - 8671433 to 8671569
writeRegister(0x46, 0x13); // TX Buffer - 8671582 to 8671718
writeRegister(0x04, 0x07); // TX - 8671730 to 8671866
writeRegister(0x00, 0xFF); // CS0 - 8678511 to 8678649
writeRegister(0x01, 0xFF); // CS1 - 8678661 to 8678801
writeRegister(0x16, 0xC0); // FIFO CTRL - 8678812 to 8678950
writeRegister(0x40, 0x03); // TX Buffer - 8678960 to 8679095
writeRegister(0x41, 0x0E); // TX Buffer - 8679108 to 8679242
writeRegister(0x44, 0x23); // TX Buffer - 8679256 to 8679392
writeRegister(0x45, 0x11); // TX Buffer - 8679405 to 8679539
writeRegister(0x46, 0x13); // TX Buffer - 8679553 to 8679696
writeRegister(0x04, 0x07); // TX - 8679702 to 8679836
writeRegister(0x00, 0xFF); // CS0 - 8686568 to 8686705
writeRegister(0x01, 0xFF); // CS1 - 8686718 to 8686859
writeRegister(0x16, 0xC0); // FIFO CTRL - 8686872 to 8687006
writeRegister(0x40, 0x03); // TX Buffer - 8687020 to 8687155
writeRegister(0x41, 0x0E); // TX Buffer - 8687164 to 8687302
writeRegister(0x44, 0x23); // TX Buffer - 8687312 to 8687452
writeRegister(0x45, 0x11); // TX Buffer - 8687461 to 8687600
writeRegister(0x46, 0x13); // TX Buffer - 8687609 to 8687749
writeRegister(0x04, 0x07); // TX - 8687758 to 8687897
writeRegister(0x00, 0xFF); // CS0 - 8694540 to 8694679
writeRegister(0x01, 0xFF); // CS1 - 8694693 to 8694831
writeRegister(0x16, 0xC0); // FIFO CTRL - 8694843 to 8694978
writeRegister(0x40, 0x03); // TX Buffer - 8694992 to 8695125
writeRegister(0x41, 0x0E); // TX Buffer - 8695139 to 8695274
writeRegister(0x44, 0x23); // TX Buffer - 8695288 to 8695422
writeRegister(0x45, 0x11); // TX Buffer - 8695436 to 8695572
writeRegister(0x46, 0x13); // TX Buffer - 8695585 to 8695721
writeRegister(0x04, 0x07); // TX - 8695733 to 8695869
writeRegister(0x00, 0xFF); // CS0 - 8702533 to 8702672
writeRegister(0x01, 0xFF); // CS1 - 8702686 to 8702830
writeRegister(0x16, 0xC0); // FIFO CTRL - 8702837 to 8702975
writeRegister(0x40, 0x04); // TX Buffer - 8702985 to 8703118
writeRegister(0x41, 0x0E); // TX Buffer - 8703132 to 8703267
writeRegister(0x44, 0x23); // TX Buffer - 8703280 to 8703415
writeRegister(0x45, 0x11); // TX Buffer - 8703429 to 8703565
writeRegister(0x46, 0x13); // TX Buffer - 8703577 to 8703714
writeRegister(0x04, 0x07); // TX - 8703726 to 8703862
writeRegister(0x00, 0xFF); // CS0 - 8710581 to 8710720
writeRegister(0x01, 0xFF); // CS1 - 8710734 to 8710878
writeRegister(0x16, 0xC0); // FIFO CTRL - 8710884 to 8711022
writeRegister(0x40, 0x04); // TX Buffer - 8711033 to 8711166
writeRegister(0x41, 0x0E); // TX Buffer - 8711180 to 8711314
writeRegister(0x44, 0x23); // TX Buffer - 8711328 to 8711464
writeRegister(0x45, 0x11); // TX Buffer - 8711477 to 8711611
writeRegister(0x46, 0x13); // TX Buffer - 8711625 to 8711760
writeRegister(0x04, 0x07); // TX - 8711774 to 8711908
writeRegister(0x00, 0xFF); // CS0 - 8718555 to 8718699
writeRegister(0x01, 0xFF); // CS1 - 8718705 to 8718845
writeRegister(0x16, 0xC0); // FIFO CTRL - 8718859 to 8718993
writeRegister(0x40, 0x04); // TX Buffer - 8719007 to 8719140
writeRegister(0x41, 0x0E); // TX Buffer - 8719151 to 8719289
writeRegister(0x44, 0x23); // TX Buffer - 8719299 to 8719437
writeRegister(0x45, 0x11); // TX Buffer - 8719448 to 8719587
writeRegister(0x46, 0x13); // TX Buffer - 8719596 to 8719736
writeRegister(0x04, 0x07); // TX - 8719745 to 8719884
writeRegister(0x00, 0xFF); // CS0 - 8726526 to 8726667
writeRegister(0x01, 0xFF); // CS1 - 8726679 to 8726816
writeRegister(0x16, 0xC0); // FIFO CTRL - 8726830 to 8726966
writeRegister(0x40, 0x04); // TX Buffer - 8726978 to 8727113
writeRegister(0x41, 0x0E); // TX Buffer - 8727125 to 8727260
writeRegister(0x44, 0x23); // TX Buffer - 8727274 to 8727408
writeRegister(0x45, 0x11); // TX Buffer - 8727422 to 8727558
writeRegister(0x46, 0x13); // TX Buffer - 8727571 to 8727707
writeRegister(0x04, 0x07); // TX - 8727720 to 8727855
writeRegister(0x00, 0xFF); // CS0 - 8734582 to 8734721
writeRegister(0x01, 0xFF); // CS1 - 8734735 to 8734879
writeRegister(0x16, 0xC0); // FIFO CTRL - 8734886 to 8735028
writeRegister(0x40, 0x04); // TX Buffer - 8735034 to 8735167
writeRegister(0x41, 0x0E); // TX Buffer - 8735181 to 8735316
writeRegister(0x44, 0x23); // TX Buffer - 8735330 to 8735464
writeRegister(0x45, 0x11); // TX Buffer - 8735478 to 8735614
writeRegister(0x46, 0x13); // TX Buffer - 8735626 to 8735763
writeRegister(0x04, 0x07); // TX - 8735775 to 8735911
writeRegister(0x00, 0xFF); // CS0 - 8742556 to 8742694
writeRegister(0x01, 0xFF); // CS1 - 8742706 to 8742846
writeRegister(0x16, 0xC0); // FIFO CTRL - 8742860 to 8742995
writeRegister(0x40, 0x04); // TX Buffer - 8743009 to 8743142
writeRegister(0x41, 0x0E); // TX Buffer - 8743152 to 8743290
writeRegister(0x44, 0x23); // TX Buffer - 8743301 to 8743443
writeRegister(0x45, 0x11); // TX Buffer - 8743449 to 8743591
writeRegister(0x46, 0x13); // TX Buffer - 8743597 to 8743736
writeRegister(0x04, 0x07); // TX - 8743746 to 8743888
writeRegister(0x00, 0xFF); // CS0 - 8750527 to 8750668
writeRegister(0x01, 0xFF); // CS1 - 8750677 to 8750817
writeRegister(0x16, 0xC0); // FIFO CTRL - 8750831 to 8750966
writeRegister(0x40, 0x04); // TX Buffer - 8750980 to 8751113
writeRegister(0x41, 0x0E); // TX Buffer - 8751127 to 8751261
writeRegister(0x44, 0x23); // TX Buffer - 8751275 to 8751411
writeRegister(0x45, 0x11); // TX Buffer - 8751423 to 8751558
writeRegister(0x46, 0x13); // TX Buffer - 8751572 to 8751707
writeRegister(0x04, 0x07); // TX - 8751721 to 8751855
writeRegister(0x00, 0xFF); // CS0 - 8758583 to 8758724
writeRegister(0x01, 0xFF); // CS1 - 8758737 to 8758873
writeRegister(0x16, 0xC0); // FIFO CTRL - 8758887 to 8759022
writeRegister(0x40, 0x04); // TX Buffer - 8759035 to 8759169
writeRegister(0x41, 0x0E); // TX Buffer - 8759182 to 8759317
writeRegister(0x44, 0x23); // TX Buffer - 8759331 to 8759467
writeRegister(0x45, 0x11); // TX Buffer - 8759479 to 8759615
writeRegister(0x46, 0x13); // TX Buffer - 8759628 to 8759764
writeRegister(0x04, 0x07); // TX - 8759777 to 8759912
writeRegister(0x00, 0xFF); // CS0 - 8766558 to 8766695
writeRegister(0x01, 0xFF); // CS1 - 8766708 to 8766849
writeRegister(0x16, 0xC0); // FIFO CTRL - 8766858 to 8766996
writeRegister(0x40, 0x04); // TX Buffer - 8767006 to 8767140
writeRegister(0x41, 0x0E); // TX Buffer - 8767153 to 8767288
writeRegister(0x44, 0x23); // TX Buffer - 8767302 to 8767438
writeRegister(0x45, 0x11); // TX Buffer - 8767450 to 8767585
writeRegister(0x46, 0x13); // TX Buffer - 8767599 to 8767741
writeRegister(0x04, 0x07); // TX - 8767748 to 8767883
writeRegister(0x00, 0xFF); // CS0 - 8774529 to 8774668
writeRegister(0x01, 0xFF); // CS1 - 8774679 to 8774820
writeRegister(0x16, 0xC0); // FIFO CTRL - 8774832 to 8774967
writeRegister(0x40, 0x04); // TX Buffer - 8774981 to 8775114
writeRegister(0x41, 0x0E); // TX Buffer - 8775124 to 8775263
writeRegister(0x44, 0x23); // TX Buffer - 8775273 to 8775411
writeRegister(0x45, 0x11); // TX Buffer - 8775421 to 8775561
writeRegister(0x46, 0x13); // TX Buffer - 8775570 to 8775708
writeRegister(0x04, 0x07); // TX - 8775722 to 8775856
writeRegister(0x00, 0xFF); // CS0 - 8782585 to 8782724
writeRegister(0x01, 0xFF); // CS1 - 8782734 to 8782876
writeRegister(0x16, 0xC0); // FIFO CTRL - 8782888 to 8783023
writeRegister(0x40, 0x04); // TX Buffer - 8783037 to 8783170
writeRegister(0x41, 0x0E); // TX Buffer - 8783184 to 8783318
writeRegister(0x44, 0x23); // TX Buffer - 8783332 to 8783468
writeRegister(0x45, 0x11); // TX Buffer - 8783481 to 8783615
writeRegister(0x46, 0x13); // TX Buffer - 8783629 to 8783764
writeRegister(0x04, 0x07); // TX - 8783778 to 8783912
writeRegister(0x00, 0xFF); // CS0 - 8790559 to 8790695
writeRegister(0x01, 0xFF); // CS1 - 8790709 to 8790850
writeRegister(0x16, 0xC0); // FIFO CTRL - 8790859 to 8790997
writeRegister(0x40, 0x04); // TX Buffer - 8791008 to 8791141
writeRegister(0x41, 0x0E); // TX Buffer - 8791155 to 8791289
writeRegister(0x44, 0x23); // TX Buffer - 8791303 to 8791439
writeRegister(0x45, 0x11); // TX Buffer - 8791452 to 8791586
writeRegister(0x46, 0x13); // TX Buffer - 8791600 to 8791735
writeRegister(0x04, 0x07); // TX - 8791749 to 8791883
writeRegister(0x00, 0xFF); // CS0 - 8798530 to 8798674
writeRegister(0x01, 0xFF); // CS1 - 8798680 to 8798820
writeRegister(0x16, 0xC0); // FIFO CTRL - 8798834 to 8798970
writeRegister(0x40, 0x04); // TX Buffer - 8798982 to 8799117
writeRegister(0x41, 0x0E); // TX Buffer - 8799126 to 8799264
writeRegister(0x44, 0x23); // TX Buffer - 8799274 to 8799412
writeRegister(0x45, 0x11); // TX Buffer - 8799423 to 8799562
writeRegister(0x46, 0x13); // TX Buffer - 8799571 to 8799711
writeRegister(0x04, 0x07); // TX - 8799720 to 8799859
writeRegister(0x00, 0xFF); // CS0 - 8806586 to 8806725
writeRegister(0x01, 0xFF); // CS1 - 8806736 to 8806877
writeRegister(0x16, 0xC0); // FIFO CTRL - 8806890 to 8807024
writeRegister(0x40, 0x04); // TX Buffer - 8807038 to 8807171
writeRegister(0x41, 0x0E); // TX Buffer - 8807182 to 8807320
writeRegister(0x44, 0x23); // TX Buffer - 8807330 to 8807468
writeRegister(0x45, 0x11); // TX Buffer - 8807479 to 8807618
writeRegister(0x46, 0x13); // TX Buffer - 8807627 to 8807767
writeRegister(0x04, 0x07); // TX - 8807779 to 8807915
writeRegister(0x00, 0xFF); // CS0 - 8814557 to 8814698
writeRegister(0x01, 0xFF); // CS1 - 8814710 to 8814854
writeRegister(0x16, 0xC0); // FIFO CTRL - 8814861 to 8814999
writeRegister(0x40, 0x04); // TX Buffer - 8815009 to 8815142
writeRegister(0x41, 0x0E); // TX Buffer - 8815156 to 8815291
writeRegister(0x44, 0x23); // TX Buffer - 8815305 to 8815439
writeRegister(0x45, 0x11); // TX Buffer - 8815453 to 8815589
writeRegister(0x46, 0x13); // TX Buffer - 8815601 to 8815738
writeRegister(0x04, 0x07); // TX - 8815750 to 8815886
writeRegister(0x00, 0xFF); // CS0 - 8822531 to 8822675
writeRegister(0x01, 0xFF); // CS1 - 8822681 to 8822821
writeRegister(0x16, 0xC0); // FIFO CTRL - 8822835 to 8822970
writeRegister(0x40, 0x04); // TX Buffer - 8822984 to 8823117
writeRegister(0x41, 0x0E); // TX Buffer - 8823127 to 8823265
writeRegister(0x44, 0x23); // TX Buffer - 8823276 to 8823418
writeRegister(0x45, 0x11); // TX Buffer - 8823424 to 8823566
writeRegister(0x46, 0x13); // TX Buffer - 8823572 to 8823711
writeRegister(0x04, 0x07); // TX - 8823721 to 8823863
writeRegister(0x00, 0xFF); // CS0 - 8830587 to 8830731
writeRegister(0x01, 0xFF); // CS1 - 8830737 to 8830877
writeRegister(0x16, 0xC0); // FIFO CTRL - 8830891 to 8831026
writeRegister(0x40, 0x04); // TX Buffer - 8831039 to 8831173
writeRegister(0x41, 0x0E); // TX Buffer - 8831183 to 8831321
writeRegister(0x44, 0x23); // TX Buffer - 8831331 to 8831471
writeRegister(0x45, 0x11); // TX Buffer - 8831480 to 8831619
writeRegister(0x46, 0x13); // TX Buffer - 8831628 to 8831768
writeRegister(0x04, 0x07); // TX - 8831777 to 8831916
writeRegister(0x00, 0xFF); // CS0 - 8838558 to 8838699
writeRegister(0x01, 0xFF); // CS1 - 8838712 to 8838848
writeRegister(0x16, 0xC0); // FIFO CTRL - 8838862 to 8838997
writeRegister(0x40, 0x04); // TX Buffer - 8839010 to 8839144
writeRegister(0x41, 0x0E); // TX Buffer - 8839157 to 8839292
writeRegister(0x44, 0x23); // TX Buffer - 8839306 to 8839442
writeRegister(0x45, 0x11); // TX Buffer - 8839454 to 8839590
writeRegister(0x46, 0x13); // TX Buffer - 8839603 to 8839739
writeRegister(0x04, 0x07); // TX - 8839752 to 8839887
writeRegister(0x00, 0xFF); // CS0 - 8846533 to 8846670
writeRegister(0x01, 0xFF); // CS1 - 8846683 to 8846824
writeRegister(0x16, 0xC0); // FIFO CTRL - 8846833 to 8846971
writeRegister(0x40, 0x04); // TX Buffer - 8846981 to 8847121
writeRegister(0x41, 0x0E); // TX Buffer - 8847128 to 8847271
writeRegister(0x44, 0x23); // TX Buffer - 8847277 to 8847419
writeRegister(0x45, 0x11); // TX Buffer - 8847425 to 8847568
writeRegister(0x46, 0x13); // TX Buffer - 8847574 to 8847716
writeRegister(0x04, 0x07); // TX - 8847723 to 8847864
writeRegister(0x00, 0xFF); // CS0 - 8854589 to 8854732
writeRegister(0x01, 0xFF); // CS1 - 8854738 to 8854880
writeRegister(0x16, 0xC0); // FIFO CTRL - 8854892 to 8855027
writeRegister(0x40, 0x04); // TX Buffer - 8855041 to 8855174
writeRegister(0x41, 0x0E); // TX Buffer - 8855184 to 8855322
writeRegister(0x44, 0x23); // TX Buffer - 8855333 to 8855475
writeRegister(0x45, 0x11); // TX Buffer - 8855481 to 8855623
writeRegister(0x46, 0x13); // TX Buffer - 8855630 to 8855768
writeRegister(0x04, 0x07); // TX - 8855779 to 8855920
writeRegister(0x00, 0xFF); // CS0 - 8862560 to 8862699
writeRegister(0x01, 0xFF); // CS1 - 8862713 to 8862851
writeRegister(0x16, 0xC0); // FIFO CTRL - 8862863 to 8862998
writeRegister(0x40, 0x04); // TX Buffer - 8863012 to 8863145
writeRegister(0x41, 0x0E); // TX Buffer - 8863159 to 8863293
writeRegister(0x44, 0x23); // TX Buffer - 8863307 to 8863443
writeRegister(0x45, 0x11); // TX Buffer - 8863456 to 8863590
writeRegister(0x46, 0x13); // TX Buffer - 8863604 to 8863739
writeRegister(0x04, 0x07); // TX - 8863753 to 8863887
writeRegister(0x00, 0xFF); // CS0 - 8870534 to 8870670
writeRegister(0x01, 0xFF); // CS1 - 8870684 to 8870825
writeRegister(0x16, 0xC0); // FIFO CTRL - 8870834 to 8870972
writeRegister(0x40, 0x04); // TX Buffer - 8870983 to 8871116
writeRegister(0x41, 0x0E); // TX Buffer - 8871130 to 8871266
writeRegister(0x44, 0x23); // TX Buffer - 8871278 to 8871414
writeRegister(0x45, 0x11); // TX Buffer - 8871427 to 8871561
writeRegister(0x46, 0x13); // TX Buffer - 8871575 to 8871718
writeRegister(0x04, 0x07); // TX - 8871724 to 8871858
writeRegister(0x00, 0xFF); // CS0 - 8878590 to 8878727
writeRegister(0x01, 0xFF); // CS1 - 8878740 to 8878881
writeRegister(0x16, 0xC0); // FIFO CTRL - 8878890 to 8879028
writeRegister(0x40, 0x04); // TX Buffer - 8879039 to 8879178
writeRegister(0x41, 0x0E); // TX Buffer - 8879186 to 8879328
writeRegister(0x44, 0x23); // TX Buffer - 8879334 to 8879476
writeRegister(0x45, 0x11); // TX Buffer - 8879482 to 8879625
writeRegister(0x46, 0x13); // TX Buffer - 8879631 to 8879774
writeRegister(0x04, 0x07); // TX - 8879780 to 8879922
writeRegister(0x00, 0xFF); // CS0 - 8886561 to 8886700
writeRegister(0x01, 0xFF); // CS1 - 8886711 to 8886852
writeRegister(0x16, 0xC0); // FIFO CTRL - 8886865 to 8886999
writeRegister(0x40, 0x04); // TX Buffer - 8887013 to 8887146
writeRegister(0x41, 0x0E); // TX Buffer - 8887160 to 8887295
writeRegister(0x44, 0x23); // TX Buffer - 8887309 to 8887443
writeRegister(0x45, 0x11); // TX Buffer - 8887457 to 8887593
writeRegister(0x46, 0x13); // TX Buffer - 8887605 to 8887742
writeRegister(0x04, 0x07); // TX - 8887754 to 8887890
writeRegister(0x00, 0xFF); // CS0 - 8894532 to 8894673
writeRegister(0x01, 0xFF); // CS1 - 8894685 to 8894829
writeRegister(0x16, 0xC0); // FIFO CTRL - 8894836 to 8894974
writeRegister(0x40, 0x04); // TX Buffer - 8894984 to 8895117
writeRegister(0x41, 0x0E); // TX Buffer - 8895131 to 8895266
writeRegister(0x44, 0x23); // TX Buffer - 8895280 to 8895414
writeRegister(0x45, 0x11); // TX Buffer - 8895428 to 8895564
writeRegister(0x46, 0x13); // TX Buffer - 8895576 to 8895713
writeRegister(0x04, 0x07); // TX - 8895725 to 8895861
writeRegister(0x00, 0xFF); // CS0 - 8902591 to 8902727
writeRegister(0x01, 0xFF); // CS1 - 8902741 to 8902881
writeRegister(0x16, 0xC0); // FIFO CTRL - 8902891 to 8903030
writeRegister(0x40, 0x04); // TX Buffer - 8903040 to 8903173
writeRegister(0x41, 0x0E); // TX Buffer - 8903187 to 8903322
writeRegister(0x44, 0x23); // TX Buffer - 8903335 to 8903470
writeRegister(0x45, 0x11); // TX Buffer - 8903484 to 8903620
writeRegister(0x46, 0x13); // TX Buffer - 8903632 to 8903775
writeRegister(0x04, 0x07); // TX - 8903781 to 8903915
writeRegister(0x00, 0xFF); // CS0 - 8910562 to 8910703
writeRegister(0x01, 0xFF); // CS1 - 8910712 to 8910852
writeRegister(0x16, 0xC0); // FIFO CTRL - 8910866 to 8911001
writeRegister(0x40, 0x04); // TX Buffer - 8911014 to 8911148
writeRegister(0x41, 0x0E); // TX Buffer - 8911158 to 8911296
writeRegister(0x44, 0x23); // TX Buffer - 8911306 to 8911446
writeRegister(0x45, 0x11); // TX Buffer - 8911455 to 8911594
writeRegister(0x46, 0x13); // TX Buffer - 8911603 to 8911743
writeRegister(0x04, 0x07); // TX - 8911756 to 8911891
writeRegister(0x00, 0xFF); // CS0 - 8918533 to 8918674
writeRegister(0x01, 0xFF); // CS1 - 8918687 to 8918831
writeRegister(0x16, 0xC0); // FIFO CTRL - 8918837 to 8918978
writeRegister(0x40, 0x04); // TX Buffer - 8918985 to 8919119
writeRegister(0x41, 0x0E); // TX Buffer - 8919132 to 8919267
writeRegister(0x44, 0x23); // TX Buffer - 8919281 to 8919417
writeRegister(0x45, 0x11); // TX Buffer - 8919429 to 8919564
writeRegister(0x46, 0x13); // TX Buffer - 8919578 to 8919714
writeRegister(0x04, 0x07); // TX - 8919727 to 8919862
writeRegister(0x00, 0xFF); // CS0 - 8926589 to 8926730
writeRegister(0x01, 0xFF); // CS1 - 8926742 to 8926885
writeRegister(0x16, 0xC0); // FIFO CTRL - 8926893 to 8927031
writeRegister(0x40, 0x04); // TX Buffer - 8927041 to 8927174
writeRegister(0x41, 0x0E); // TX Buffer - 8927188 to 8927323
writeRegister(0x44, 0x23); // TX Buffer - 8927337 to 8927471
writeRegister(0x45, 0x11); // TX Buffer - 8927485 to 8927621
writeRegister(0x46, 0x13); // TX Buffer - 8927634 to 8927770
writeRegister(0x04, 0x07); // TX - 8927783 to 8927918
writeRegister(0x00, 0xFF); // CS0 - 8934564 to 8934707
writeRegister(0x01, 0xFF); // CS1 - 8934713 to 8934855
writeRegister(0x16, 0xC0); // FIFO CTRL - 8934867 to 8935002
writeRegister(0x40, 0x04); // TX Buffer - 8935016 to 8935149
writeRegister(0x41, 0x0E); // TX Buffer - 8935159 to 8935297
writeRegister(0x44, 0x23); // TX Buffer - 8935308 to 8935447
writeRegister(0x45, 0x11); // TX Buffer - 8935456 to 8935594
writeRegister(0x46, 0x13); // TX Buffer - 8935605 to 8935743
writeRegister(0x04, 0x07); // TX - 8935754 to 8935891
writeRegister(0x00, 0xFF); // CS0 - 8942535 to 8942674
writeRegister(0x01, 0xFF); // CS1 - 8942688 to 8942826
writeRegister(0x16, 0xC0); // FIFO CTRL - 8942838 to 8942973
writeRegister(0x40, 0x04); // TX Buffer - 8942987 to 8943120
writeRegister(0x41, 0x0E); // TX Buffer - 8943134 to 8943268
writeRegister(0x44, 0x23); // TX Buffer - 8943282 to 8943418
writeRegister(0x45, 0x11); // TX Buffer - 8943431 to 8943565
writeRegister(0x46, 0x13); // TX Buffer - 8943579 to 8943714
writeRegister(0x04, 0x07); // TX - 8943728 to 8943862
writeRegister(0x00, 0xFF); // CS0 - 8950590 to 8950731
writeRegister(0x01, 0xFF); // CS1 - 8950744 to 8950888
writeRegister(0x16, 0xC0); // FIFO CTRL - 8950894 to 8951035
writeRegister(0x40, 0x04); // TX Buffer - 8951043 to 8951176
writeRegister(0x41, 0x0E); // TX Buffer - 8951190 to 8951324
writeRegister(0x44, 0x23); // TX Buffer - 8951338 to 8951474
writeRegister(0x45, 0x11); // TX Buffer - 8951486 to 8951621
writeRegister(0x46, 0x13); // TX Buffer - 8951635 to 8951770
writeRegister(0x04, 0x07); // TX - 8951784 to 8951918
writeRegister(0x00, 0xFF); // CS0 - 8958557 to 8958694
writeRegister(0x01, 0xFF); // CS1 - 8958707 to 8958848
writeRegister(0x16, 0xC0); // FIFO CTRL - 8958857 to 8958995
writeRegister(0x40, 0x04); // TX Buffer - 8959006 to 8959145
writeRegister(0x41, 0x0E); // TX Buffer - 8959153 to 8959295
writeRegister(0x44, 0x23); // TX Buffer - 8959301 to 8959443
writeRegister(0x45, 0x11); // TX Buffer - 8959449 to 8959592
writeRegister(0x46, 0x13); // TX Buffer - 8959598 to 8959741
writeRegister(0x04, 0x07); // TX - 8959747 to 8959887
writeRegister(0x00, 0xFF); // CS0 - 8966528 to 8966667
writeRegister(0x01, 0xFF); // CS1 - 8966678 to 8966819
writeRegister(0x16, 0xC0); // FIFO CTRL - 8966832 to 8966966
writeRegister(0x40, 0x04); // TX Buffer - 8966980 to 8967113
writeRegister(0x41, 0x0E); // TX Buffer - 8967127 to 8967262
writeRegister(0x44, 0x23); // TX Buffer - 8967275 to 8967410
writeRegister(0x45, 0x11); // TX Buffer - 8967424 to 8967560
writeRegister(0x46, 0x13); // TX Buffer - 8967572 to 8967709
writeRegister(0x04, 0x07); // TX - 8967721 to 8967857
writeRegister(0x00, 0xFF); // CS0 - 8974584 to 8974723
writeRegister(0x01, 0xFF); // CS1 - 8974737 to 8974875
writeRegister(0x16, 0xC0); // FIFO CTRL - 8974887 to 8975022
writeRegister(0x40, 0x04); // TX Buffer - 8975036 to 8975169
writeRegister(0x41, 0x0E); // TX Buffer - 8975183 to 8975319
writeRegister(0x44, 0x23); // TX Buffer - 8975331 to 8975467
writeRegister(0x45, 0x11); // TX Buffer - 8975480 to 8975614
writeRegister(0x46, 0x13); // TX Buffer - 8975628 to 8975763
writeRegister(0x04, 0x07); // TX - 8975777 to 8975911
writeRegister(0x00, 0xFF); // CS0 - 8982558 to 8982694
writeRegister(0x01, 0xFF); // CS1 - 8982708 to 8982848
writeRegister(0x16, 0xC0); // FIFO CTRL - 8982858 to 8982997
writeRegister(0x40, 0x04); // TX Buffer - 8983007 to 8983140
writeRegister(0x41, 0x0E); // TX Buffer - 8983154 to 8983289
writeRegister(0x44, 0x23); // TX Buffer - 8983302 to 8983438
writeRegister(0x45, 0x11); // TX Buffer - 8983451 to 8983585
writeRegister(0x46, 0x13); // TX Buffer - 8983599 to 8983742
writeRegister(0x04, 0x07); // TX - 8983748 to 8983882
writeRegister(0x00, 0xFF); // CS0 - 8990529 to 8990670
writeRegister(0x01, 0xFF); // CS1 - 8990679 to 8990819
writeRegister(0x16, 0xC0); // FIFO CTRL - 8990833 to 8990968
writeRegister(0x40, 0x04); // TX Buffer - 8990981 to 8991115
writeRegister(0x41, 0x0E); // TX Buffer - 8991125 to 8991263
writeRegister(0x44, 0x23); // TX Buffer - 8991273 to 8991413
writeRegister(0x45, 0x11); // TX Buffer - 8991422 to 8991561
writeRegister(0x46, 0x13); // TX Buffer - 8991570 to 8991710
writeRegister(0x04, 0x07); // TX - 8991723 to 8991858
writeRegister(0x00, 0xFF); // CS0 - 8998585 to 8998726
writeRegister(0x01, 0xFF); // CS1 - 8998735 to 8998876
writeRegister(0x16, 0xC0); // FIFO CTRL - 8998889 to 8999023
writeRegister(0x40, 0x04); // TX Buffer - 8999037 to 8999170
writeRegister(0x41, 0x0E); // TX Buffer - 8999184 to 8999319
writeRegister(0x44, 0x23); // TX Buffer - 8999333 to 8999467
writeRegister(0x45, 0x11); // TX Buffer - 8999481 to 8999617
writeRegister(0x46, 0x13); // TX Buffer - 8999629 to 8999766
writeRegister(0x04, 0x07); // TX - 8999778 to 8999914
writeRegister(0x00, 0xFF); // CS0 - 9006556 to 9006697
writeRegister(0x01, 0xFF); // CS1 - 9006709 to 9006853
writeRegister(0x16, 0xC0); // FIFO CTRL - 9006860 to 9006998
writeRegister(0x40, 0x04); // TX Buffer - 9007008 to 9007141
writeRegister(0x41, 0x0E); // TX Buffer - 9007155 to 9007290
writeRegister(0x44, 0x23); // TX Buffer - 9007304 to 9007438
writeRegister(0x45, 0x11); // TX Buffer - 9007452 to 9007588
writeRegister(0x46, 0x13); // TX Buffer - 9007601 to 9007737
writeRegister(0x04, 0x07); // TX - 9007749 to 9007885
writeRegister(0x00, 0xFF); // CS0 - 9014531 to 9014674
writeRegister(0x01, 0xFF); // CS1 - 9014680 to 9014822
writeRegister(0x16, 0xC0); // FIFO CTRL - 9014834 to 9014969
writeRegister(0x40, 0x04); // TX Buffer - 9014983 to 9015116
writeRegister(0x41, 0x0E); // TX Buffer - 9015126 to 9015264
writeRegister(0x44, 0x23); // TX Buffer - 9015275 to 9015414
writeRegister(0x45, 0x11); // TX Buffer - 9015423 to 9015561
writeRegister(0x46, 0x13); // TX Buffer - 9015572 to 9015710
writeRegister(0x04, 0x07); // TX - 9015721 to 9015858
writeRegister(0x00, 0xFF); // CS0 - 9022586 to 9022727
writeRegister(0x01, 0xFF); // CS1 - 9022736 to 9022876
writeRegister(0x16, 0xC0); // FIFO CTRL - 9022890 to 9023025
writeRegister(0x40, 0x04); // TX Buffer - 9023038 to 9023172
writeRegister(0x41, 0x0E); // TX Buffer - 9023182 to 9023320
writeRegister(0x44, 0x23); // TX Buffer - 9023330 to 9023470
writeRegister(0x45, 0x11); // TX Buffer - 9023479 to 9023617
writeRegister(0x46, 0x13); // TX Buffer - 9023627 to 9023767
writeRegister(0x04, 0x07); // TX - 9023780 to 9023915
writeRegister(0x00, 0xFF); // CS0 - 9030557 to 9030698
writeRegister(0x01, 0xFF); // CS1 - 9030711 to 9030855
writeRegister(0x16, 0xC0); // FIFO CTRL - 9030861 to 9031002
writeRegister(0x40, 0x04); // TX Buffer - 9031010 to 9031143
writeRegister(0x41, 0x0E); // TX Buffer - 9031157 to 9031291
writeRegister(0x44, 0x23); // TX Buffer - 9031305 to 9031441
writeRegister(0x45, 0x11); // TX Buffer - 9031453 to 9031588
writeRegister(0x46, 0x13); // TX Buffer - 9031602 to 9031737
writeRegister(0x04, 0x07); // TX - 9031751 to 9031886
writeRegister(0x00, 0xFF); // CS0 - 9038532 to 9038669
writeRegister(0x01, 0xFF); // CS1 - 9038682 to 9038823
writeRegister(0x16, 0xC0); // FIFO CTRL - 9038836 to 9038970
writeRegister(0x40, 0x04); // TX Buffer - 9038984 to 9039117
writeRegister(0x41, 0x0E); // TX Buffer - 9039128 to 9039266
writeRegister(0x44, 0x23); // TX Buffer - 9039276 to 9039418
writeRegister(0x45, 0x11); // TX Buffer - 9039424 to 9039567
writeRegister(0x46, 0x13); // TX Buffer - 9039573 to 9039713
writeRegister(0x04, 0x07); // TX - 9039722 to 9039864
writeRegister(0x00, 0xFF); // CS0 - 9046588 to 9046731
writeRegister(0x01, 0xFF); // CS1 - 9046738 to 9046879
writeRegister(0x16, 0xC0); // FIFO CTRL - 9046891 to 9047026
writeRegister(0x40, 0x04); // TX Buffer - 9047040 to 9047173
writeRegister(0x41, 0x0E); // TX Buffer - 9047183 to 9047321
writeRegister(0x44, 0x23); // TX Buffer - 9047332 to 9047471
writeRegister(0x45, 0x11); // TX Buffer - 9047480 to 9047618
writeRegister(0x46, 0x13); // TX Buffer - 9047629 to 9047767
writeRegister(0x04, 0x07); // TX - 9047778 to 9047915
writeRegister(0x00, 0xFF); // CS0 - 9054559 to 9054698
writeRegister(0x01, 0xFF); // CS1 - 9054712 to 9054850
writeRegister(0x16, 0xC0); // FIFO CTRL - 9054862 to 9054997
writeRegister(0x40, 0x04); // TX Buffer - 9055011 to 9055144
writeRegister(0x41, 0x0E); // TX Buffer - 9055158 to 9055294
writeRegister(0x44, 0x23); // TX Buffer - 9055306 to 9055442
writeRegister(0x45, 0x11); // TX Buffer - 9055455 to 9055589
writeRegister(0x46, 0x13); // TX Buffer - 9055603 to 9055738
writeRegister(0x04, 0x07); // TX - 9055752 to 9055886
writeRegister(0x00, 0xFF); // CS0 - 9062533 to 9062669
writeRegister(0x01, 0xFF); // CS1 - 9062683 to 9062823
writeRegister(0x16, 0xC0); // FIFO CTRL - 9062833 to 9062972
writeRegister(0x40, 0x04); // TX Buffer - 9062982 to 9063115
writeRegister(0x41, 0x0E); // TX Buffer - 9063129 to 9063264
writeRegister(0x44, 0x23); // TX Buffer - 9063277 to 9063412
writeRegister(0x45, 0x11); // TX Buffer - 9063426 to 9063562
writeRegister(0x46, 0x13); // TX Buffer - 9063574 to 9063717
writeRegister(0x04, 0x07); // TX - 9063723 to 9063857
writeRegister(0x00, 0xFF); // CS0 - 9070589 to 9070725
writeRegister(0x01, 0xFF); // CS1 - 9070739 to 9070880
writeRegister(0x16, 0xC0); // FIFO CTRL - 9070893 to 9071027
writeRegister(0x40, 0x04); // TX Buffer - 9071041 to 9071174
writeRegister(0x41, 0x0E); // TX Buffer - 9071185 to 9071323
writeRegister(0x44, 0x23); // TX Buffer - 9071333 to 9071475
writeRegister(0x45, 0x11); // TX Buffer - 9071482 to 9071624
writeRegister(0x46, 0x13); // TX Buffer - 9071630 to 9071770
writeRegister(0x04, 0x07); // TX - 9071779 to 9071921
writeRegister(0x00, 0xFF); // CS0 - 9078560 to 9078701
writeRegister(0x01, 0xFF); // CS1 - 9078710 to 9078851
writeRegister(0x16, 0xC0); // FIFO CTRL - 9078864 to 9078998
writeRegister(0x40, 0x04); // TX Buffer - 9079012 to 9079145
writeRegister(0x41, 0x0E); // TX Buffer - 9079159 to 9079294
writeRegister(0x44, 0x23); // TX Buffer - 9079308 to 9079442
writeRegister(0x45, 0x11); // TX Buffer - 9079456 to 9079592
writeRegister(0x46, 0x13); // TX Buffer - 9079605 to 9079741
writeRegister(0x04, 0x07); // TX - 9079753 to 9079889
writeRegister(0x00, 0xFF); // CS0 - 9086534 to 9086672
writeRegister(0x01, 0xFF); // CS1 - 9086684 to 9086824
writeRegister(0x16, 0xC0); // FIFO CTRL - 9086835 to 9086973
writeRegister(0x40, 0x04); // TX Buffer - 9086983 to 9087116
writeRegister(0x41, 0x0E); // TX Buffer - 9087130 to 9087265
writeRegister(0x44, 0x23); // TX Buffer - 9087279 to 9087413
writeRegister(0x45, 0x11); // TX Buffer - 9087427 to 9087563
writeRegister(0x46, 0x13); // TX Buffer - 9087576 to 9087712
writeRegister(0x04, 0x07); // TX - 9087725 to 9087860
writeRegister(0x00, 0xFF); // CS0 - 9094590 to 9094726
writeRegister(0x01, 0xFF); // CS1 - 9094740 to 9094880
writeRegister(0x16, 0xC0); // FIFO CTRL - 9094891 to 9095029
writeRegister(0x40, 0x04); // TX Buffer - 9095039 to 9095172
writeRegister(0x41, 0x0E); // TX Buffer - 9095186 to 9095321
writeRegister(0x44, 0x23); // TX Buffer - 9095334 to 9095469
writeRegister(0x45, 0x11); // TX Buffer - 9095483 to 9095619
writeRegister(0x46, 0x13); // TX Buffer - 9095631 to 9095774
writeRegister(0x04, 0x07); // TX - 9095780 to 9095916
writeRegister(0x00, 0xFF); // CS0 - 9102561 to 9102702
writeRegister(0x01, 0xFF); // CS1 - 9102711 to 9102851
writeRegister(0x16, 0xC0); // FIFO CTRL - 9102865 to 9103000
writeRegister(0x40, 0x04); // TX Buffer - 9103013 to 9103147
writeRegister(0x41, 0x0E); // TX Buffer - 9103157 to 9103295
writeRegister(0x44, 0x23); // TX Buffer - 9103306 to 9103445
writeRegister(0x45, 0x11); // TX Buffer - 9103454 to 9103592
writeRegister(0x46, 0x13); // TX Buffer - 9103602 to 9103742
writeRegister(0x04, 0x07); // TX - 9103755 to 9103890
writeRegister(0x00, 0xFF); // CS0 - 9110532 to 9110673
writeRegister(0x01, 0xFF); // CS1 - 9110686 to 9110830
writeRegister(0x16, 0xC0); // FIFO CTRL - 9110836 to 9110974
writeRegister(0x40, 0x04); // TX Buffer - 9110985 to 9111118
writeRegister(0x41, 0x0E); // TX Buffer - 9111132 to 9111266
writeRegister(0x44, 0x23); // TX Buffer - 9111280 to 9111416
writeRegister(0x45, 0x11); // TX Buffer - 9111428 to 9111563
writeRegister(0x46, 0x13); // TX Buffer - 9111577 to 9111712
writeRegister(0x04, 0x07); // TX - 9111726 to 9111860
writeRegister(0x00, 0xFF); // CS0 - 9118592 to 9118729
writeRegister(0x01, 0xFF); // CS1 - 9118741 to 9118883
writeRegister(0x16, 0xC0); // FIFO CTRL - 9118892 to 9119030
writeRegister(0x40, 0x04); // TX Buffer - 9119040 to 9119174
writeRegister(0x41, 0x0E); // TX Buffer - 9119187 to 9119322
writeRegister(0x44, 0x23); // TX Buffer - 9119336 to 9119470
writeRegister(0x45, 0x11); // TX Buffer - 9119484 to 9119620
writeRegister(0x46, 0x13); // TX Buffer - 9119633 to 9119769
writeRegister(0x04, 0x07); // TX - 9119782 to 9119917
writeRegister(0x00, 0xFF); // CS0 - 9126563 to 9126706
writeRegister(0x01, 0xFF); // CS1 - 9126713 to 9126854
writeRegister(0x16, 0xC0); // FIFO CTRL - 9126866 to 9127001
writeRegister(0x40, 0x04); // TX Buffer - 9127015 to 9127148
writeRegister(0x41, 0x0E); // TX Buffer - 9127158 to 9127298
writeRegister(0x44, 0x23); // TX Buffer - 9127307 to 9127446
writeRegister(0x45, 0x11); // TX Buffer - 9127455 to 9127593
writeRegister(0x46, 0x13); // TX Buffer - 9127604 to 9127742
writeRegister(0x04, 0x07); // TX - 9127753 to 9127890
writeRegister(0x00, 0xFF); // CS0 - 9134534 to 9134673
writeRegister(0x01, 0xFF); // CS1 - 9134687 to 9134825
writeRegister(0x16, 0xC0); // FIFO CTRL - 9134837 to 9134972
writeRegister(0x40, 0x04); // TX Buffer - 9134986 to 9135119
writeRegister(0x41, 0x0E); // TX Buffer - 9135133 to 9135268
writeRegister(0x44, 0x23); // TX Buffer - 9135281 to 9135417
writeRegister(0x45, 0x11); // TX Buffer - 9135430 to 9135564
writeRegister(0x46, 0x13); // TX Buffer - 9135578 to 9135713
writeRegister(0x04, 0x07); // TX - 9135727 to 9135861
writeRegister(0x00, 0xFF); // CS0 - 9142589 to 9142729
writeRegister(0x01, 0xFF); // CS1 - 9142743 to 9142887
writeRegister(0x16, 0xC0); // FIFO CTRL - 9142893 to 9143031
writeRegister(0x40, 0x04); // TX Buffer - 9143042 to 9143175
writeRegister(0x41, 0x0E); // TX Buffer - 9143189 to 9143323
writeRegister(0x44, 0x23); // TX Buffer - 9143337 to 9143473
writeRegister(0x45, 0x11); // TX Buffer - 9143486 to 9143620
writeRegister(0x46, 0x13); // TX Buffer - 9143634 to 9143769
writeRegister(0x04, 0x07); // TX - 9143783 to 9143917
writeRegister(0x00, 0xFF); // CS0 - 9150564 to 9150708
writeRegister(0x01, 0xFF); // CS1 - 9150714 to 9150855
writeRegister(0x16, 0xC0); // FIFO CTRL - 9150868 to 9151002
writeRegister(0x40, 0x04); // TX Buffer - 9151016 to 9151149
writeRegister(0x41, 0x0E); // TX Buffer - 9151160 to 9151298
writeRegister(0x44, 0x23); // TX Buffer - 9151308 to 9151450
writeRegister(0x45, 0x11); // TX Buffer - 9151457 to 9151599
writeRegister(0x46, 0x13); // TX Buffer - 9151605 to 9151745
writeRegister(0x04, 0x07); // TX - 9151754 to 9151896
writeRegister(0x00, 0xFF); // CS0 - 9158535 to 9158676
writeRegister(0x01, 0xFF); // CS1 - 9158688 to 9158826
writeRegister(0x16, 0xC0); // FIFO CTRL - 9158839 to 9158973
writeRegister(0x40, 0x04); // TX Buffer - 9158987 to 9159120
writeRegister(0x41, 0x0E); // TX Buffer - 9159134 to 9159269
writeRegister(0x44, 0x23); // TX Buffer - 9159283 to 9159417
writeRegister(0x45, 0x11); // TX Buffer - 9159431 to 9159567
writeRegister(0x46, 0x13); // TX Buffer - 9159580 to 9159716
writeRegister(0x04, 0x07); // TX - 9159728 to 9159864
writeRegister(0x00, 0xFF); // CS0 - 9166591 to 9166730
writeRegister(0x01, 0xFF); // CS1 - 9166744 to 9166882
writeRegister(0x16, 0xC0); // FIFO CTRL - 9166895 to 9167029
writeRegister(0x40, 0x04); // TX Buffer - 9167043 to 9167176
writeRegister(0x41, 0x0E); // TX Buffer - 9167190 to 9167325
writeRegister(0x44, 0x23); // TX Buffer - 9167338 to 9167473
writeRegister(0x45, 0x11); // TX Buffer - 9167487 to 9167623
writeRegister(0x46, 0x13); // TX Buffer - 9167635 to 9167772
writeRegister(0x04, 0x07); // TX - 9167784 to 9167918
writeRegister(0x00, 0xFF); // CS0 - 9174565 to 9174701
writeRegister(0x01, 0xFF); // CS1 - 9174715 to 9174855
writeRegister(0x16, 0xC0); // FIFO CTRL - 9174866 to 9175004
writeRegister(0x40, 0x04); // TX Buffer - 9175014 to 9175155
writeRegister(0x41, 0x0E); // TX Buffer - 9175161 to 9175302
writeRegister(0x44, 0x23); // TX Buffer - 9175309 to 9175452
writeRegister(0x45, 0x11); // TX Buffer - 9175458 to 9175600
writeRegister(0x46, 0x13); // TX Buffer - 9175606 to 9175749
writeRegister(0x04, 0x07); // TX - 9175755 to 9175897
writeRegister(0x00, 0xFF); // CS0 - 9182621 to 9182765
writeRegister(0x01, 0xFF); // CS1 - 9182771 to 9182911
writeRegister(0x16, 0xC0); // FIFO CTRL - 9182925 to 9183061
writeRegister(0x40, 0x04); // TX Buffer - 9183073 to 9183208
writeRegister(0x41, 0x0E); // TX Buffer - 9183217 to 9183355
writeRegister(0x44, 0x23); // TX Buffer - 9183365 to 9183507
writeRegister(0x45, 0x11); // TX Buffer - 9183514 to 9183656
writeRegister(0x46, 0x13); // TX Buffer - 9183662 to 9183802
writeRegister(0x04, 0x07); // TX - 9183811 to 9183953
writeRegister(0x00, 0xFF); // CS0 - 9190592 to 9190733
writeRegister(0x01, 0xFF); // CS1 - 9190745 to 9190882
writeRegister(0x16, 0xC0); // FIFO CTRL - 9190896 to 9191031
writeRegister(0x40, 0x04); // TX Buffer - 9191044 to 9191178
writeRegister(0x41, 0x0E); // TX Buffer - 9191191 to 9191326
writeRegister(0x44, 0x23); // TX Buffer - 9191340 to 9191474
writeRegister(0x45, 0x11); // TX Buffer - 9191488 to 9191624
writeRegister(0x46, 0x13); // TX Buffer - 9191637 to 9191773
writeRegister(0x04, 0x07); // TX - 9191786 to 9191921
writeRegister(0x00, 0xFF); // CS0 - 9198567 to 9198704
writeRegister(0x01, 0xFF); // CS1 - 9198717 to 9198858
writeRegister(0x16, 0xC0); // FIFO CTRL - 9198867 to 9199005
writeRegister(0x40, 0x04); // TX Buffer - 9199015 to 9199149
writeRegister(0x41, 0x0E); // TX Buffer - 9199162 to 9199297
writeRegister(0x44, 0x23); // TX Buffer - 9199311 to 9199447
writeRegister(0x45, 0x11); // TX Buffer - 9199459 to 9199595
writeRegister(0x46, 0x13); // TX Buffer - 9199608 to 9199750
writeRegister(0x04, 0x07); // TX - 9199757 to 9199892
writeRegister(0x00, 0xFF); // CS0 - 9206622 to 9206760
writeRegister(0x01, 0xFF); // CS1 - 9206772 to 9206912
writeRegister(0x16, 0xC0); // FIFO CTRL - 9206923 to 9207061
writeRegister(0x40, 0x04); // TX Buffer - 9207071 to 9207212
writeRegister(0x41, 0x0E); // TX Buffer - 9207218 to 9207359
writeRegister(0x44, 0x23); // TX Buffer - 9207367 to 9207509
writeRegister(0x45, 0x11); // TX Buffer - 9207515 to 9207657
writeRegister(0x46, 0x13); // TX Buffer - 9207663 to 9207806
writeRegister(0x04, 0x07); // TX - 9207812 to 9207954
writeRegister(0x00, 0xFF); // CS0 - 9214593 to 9214733
writeRegister(0x01, 0xFF); // CS1 - 9214743 to 9214883
writeRegister(0x16, 0xC0); // FIFO CTRL - 9214897 to 9215032
writeRegister(0x40, 0x04); // TX Buffer - 9215046 to 9215179
writeRegister(0x41, 0x0E); // TX Buffer - 9215193 to 9215327
writeRegister(0x44, 0x23); // TX Buffer - 9215341 to 9215477
writeRegister(0x45, 0x11); // TX Buffer - 9215490 to 9215624
writeRegister(0x46, 0x13); // TX Buffer - 9215638 to 9215773
writeRegister(0x04, 0x07); // TX - 9215787 to 9215921
writeRegister(0x00, 0xFF); // CS0 - 9222565 to 9222704
writeRegister(0x01, 0xFF); // CS1 - 9222718 to 9222862
writeRegister(0x16, 0xC0); // FIFO CTRL - 9222868 to 9223006
writeRegister(0x40, 0x04); // TX Buffer - 9223017 to 9223150
writeRegister(0x41, 0x0E); // TX Buffer - 9223164 to 9223298
writeRegister(0x44, 0x23); // TX Buffer - 9223312 to 9223448
writeRegister(0x45, 0x11); // TX Buffer - 9223461 to 9223595
writeRegister(0x46, 0x13); // TX Buffer - 9223609 to 9223744
writeRegister(0x04, 0x07); // TX - 9223758 to 9223892
writeRegister(0x00, 0xFF); // CS0 - 9230624 to 9230761
writeRegister(0x01, 0xFF); // CS1 - 9230774 to 9230915
writeRegister(0x16, 0xC0); // FIFO CTRL - 9230924 to 9231062
writeRegister(0x40, 0x04); // TX Buffer - 9231072 to 9231206
writeRegister(0x41, 0x0E); // TX Buffer - 9231219 to 9231354
writeRegister(0x44, 0x23); // TX Buffer - 9231368 to 9231504
writeRegister(0x45, 0x11); // TX Buffer - 9231516 to 9231651
writeRegister(0x46, 0x13); // TX Buffer - 9231665 to 9231807
writeRegister(0x04, 0x07); // TX - 9231814 to 9231949
writeRegister(0x00, 0xFF); // CS0 - 9238595 to 9238734
writeRegister(0x01, 0xFF); // CS1 - 9238745 to 9238886
writeRegister(0x16, 0xC0); // FIFO CTRL - 9238899 to 9239033
writeRegister(0x40, 0x04); // TX Buffer - 9239047 to 9239180
writeRegister(0x41, 0x0E); // TX Buffer - 9239191 to 9239329
writeRegister(0x44, 0x23); // TX Buffer - 9239339 to 9239477
writeRegister(0x45, 0x11); // TX Buffer - 9239487 to 9239627
writeRegister(0x46, 0x13); // TX Buffer - 9239636 to 9239774
writeRegister(0x04, 0x07); // TX - 9239788 to 9239922
writeRegister(0x00, 0xFF); // CS0 - 9246566 to 9246705
writeRegister(0x01, 0xFF); // CS1 - 9246719 to 9246863
writeRegister(0x16, 0xC0); // FIFO CTRL - 9246870 to 9247012
writeRegister(0x40, 0x04); // TX Buffer - 9247018 to 9247151
writeRegister(0x41, 0x0E); // TX Buffer - 9247165 to 9247300
writeRegister(0x44, 0x23); // TX Buffer - 9247313 to 9247448
writeRegister(0x45, 0x11); // TX Buffer - 9247462 to 9247598
writeRegister(0x46, 0x13); // TX Buffer - 9247610 to 9247747
writeRegister(0x04, 0x07); // TX - 9247759 to 9247895
writeRegister(0x00, 0xFF); // CS0 - 9254622 to 9254761
writeRegister(0x01, 0xFF); // CS1 - 9254775 to 9254919
writeRegister(0x16, 0xC0); // FIFO CTRL - 9254925 to 9255063
writeRegister(0x40, 0x04); // TX Buffer - 9255074 to 9255207
writeRegister(0x41, 0x0E); // TX Buffer - 9255221 to 9255357
writeRegister(0x44, 0x23); // TX Buffer - 9255369 to 9255505
writeRegister(0x45, 0x11); // TX Buffer - 9255518 to 9255652
writeRegister(0x46, 0x13); // TX Buffer - 9255666 to 9255801
writeRegister(0x04, 0x07); // TX - 9255815 to 9255949
writeRegister(0x00, 0xFF); // CS0 - 9262596 to 9262740
writeRegister(0x01, 0xFF); // CS1 - 9262746 to 9262886
writeRegister(0x16, 0xC0); // FIFO CTRL - 9262900 to 9263036
writeRegister(0x40, 0x04); // TX Buffer - 9263048 to 9263183
writeRegister(0x41, 0x0E); // TX Buffer - 9263192 to 9263330
writeRegister(0x44, 0x23); // TX Buffer - 9263340 to 9263478
writeRegister(0x45, 0x11); // TX Buffer - 9263489 to 9263628
writeRegister(0x46, 0x13); // TX Buffer - 9263637 to 9263777
writeRegister(0x04, 0x07); // TX - 9263786 to 9263925
writeRegister(0x00, 0xFF); // CS0 - 9270567 to 9270708
writeRegister(0x01, 0xFF); // CS1 - 9270720 to 9270857
writeRegister(0x16, 0xC0); // FIFO CTRL - 9270871 to 9271006
writeRegister(0x40, 0x04); // TX Buffer - 9271019 to 9271153
writeRegister(0x41, 0x0E); // TX Buffer - 9271166 to 9271301
writeRegister(0x44, 0x23); // TX Buffer - 9271315 to 9271449
writeRegister(0x45, 0x11); // TX Buffer - 9271463 to 9271599
writeRegister(0x46, 0x13); // TX Buffer - 9271612 to 9271748
writeRegister(0x04, 0x07); // TX - 9271761 to 9271896
writeRegister(0x00, 0xFF); // CS0 - 9278623 to 9278764
writeRegister(0x01, 0xFF); // CS1 - 9278776 to 9278920
writeRegister(0x16, 0xC0); // FIFO CTRL - 9278927 to 9279069
writeRegister(0x40, 0x04); // TX Buffer - 9279075 to 9279208
writeRegister(0x41, 0x0E); // TX Buffer - 9279222 to 9279357
writeRegister(0x44, 0x23); // TX Buffer - 9279371 to 9279505
writeRegister(0x45, 0x11); // TX Buffer - 9279519 to 9279655
writeRegister(0x46, 0x13); // TX Buffer - 9279667 to 9279804
writeRegister(0x04, 0x07); // TX - 9279816 to 9279952
writeRegister(0x00, 0xFF); // CS0 - 9286597 to 9286735
writeRegister(0x01, 0xFF); // CS1 - 9286747 to 9286887
writeRegister(0x16, 0xC0); // FIFO CTRL - 9286901 to 9287036
writeRegister(0x40, 0x04); // TX Buffer - 9287050 to 9287183
writeRegister(0x41, 0x0E); // TX Buffer - 9287193 to 9287331
writeRegister(0x44, 0x23); // TX Buffer - 9287342 to 9287484
writeRegister(0x45, 0x11); // TX Buffer - 9287490 to 9287632
writeRegister(0x46, 0x13); // TX Buffer - 9287639 to 9287777
writeRegister(0x04, 0x07); // TX - 9287787 to 9287929
writeRegister(0x00, 0xFF); // CS0 - 9294568 to 9294708
writeRegister(0x01, 0xFF); // CS1 - 9294718 to 9294858
writeRegister(0x16, 0xC0); // FIFO CTRL - 9294872 to 9295007
writeRegister(0x40, 0x04); // TX Buffer - 9295021 to 9295154
writeRegister(0x41, 0x0E); // TX Buffer - 9295168 to 9295302
writeRegister(0x44, 0x23); // TX Buffer - 9295316 to 9295452
writeRegister(0x45, 0x11); // TX Buffer - 9295465 to 9295599
writeRegister(0x46, 0x13); // TX Buffer - 9295613 to 9295748
writeRegister(0x04, 0x07); // TX - 9295762 to 9295896
writeRegister(0x00, 0xFF); // CS0 - 9302624 to 9302765
writeRegister(0x01, 0xFF); // CS1 - 9302778 to 9302914
writeRegister(0x16, 0xC0); // FIFO CTRL - 9302928 to 9303063
writeRegister(0x40, 0x04); // TX Buffer - 9303076 to 9303210
writeRegister(0x41, 0x0E); // TX Buffer - 9303223 to 9303358
writeRegister(0x44, 0x23); // TX Buffer - 9303372 to 9303508
writeRegister(0x45, 0x11); // TX Buffer - 9303520 to 9303656
writeRegister(0x46, 0x13); // TX Buffer - 9303669 to 9303805
writeRegister(0x04, 0x07); // TX - 9303818 to 9303953
writeRegister(0x00, 0xFF); // CS0 - 9310587 to 9310726
writeRegister(0x01, 0xFF); // CS1 - 9310740 to 9310884
writeRegister(0x16, 0xC0); // FIFO CTRL - 9310890 to 9311028
writeRegister(0x40, 0x04); // TX Buffer - 9311039 to 9311172
writeRegister(0x41, 0x0E); // TX Buffer - 9311186 to 9311320
writeRegister(0x44, 0x23); // TX Buffer - 9311334 to 9311470
writeRegister(0x45, 0x11); // TX Buffer - 9311483 to 9311617
writeRegister(0x46, 0x13); // TX Buffer - 9311631 to 9311766
writeRegister(0x04, 0x07); // TX - 9311780 to 9311914
writeRegister(0x00, 0xFF); // CS0 - 9318561 to 9318705
writeRegister(0x01, 0xFF); // CS1 - 9318711 to 9318852
writeRegister(0x16, 0xC0); // FIFO CTRL - 9318865 to 9318999
writeRegister(0x40, 0x04); // TX Buffer - 9319013 to 9319146
writeRegister(0x41, 0x0E); // TX Buffer - 9319157 to 9319295
writeRegister(0x44, 0x23); // TX Buffer - 9319305 to 9319447
writeRegister(0x45, 0x11); // TX Buffer - 9319454 to 9319596
writeRegister(0x46, 0x13); // TX Buffer - 9319602 to 9319742
writeRegister(0x04, 0x07); // TX - 9319751 to 9319893
writeRegister(0x00, 0xFF); // CS0 - 9326617 to 9326760
writeRegister(0x01, 0xFF); // CS1 - 9326767 to 9326908
writeRegister(0x16, 0xC0); // FIFO CTRL - 9326921 to 9327055
writeRegister(0x40, 0x04); // TX Buffer - 9327069 to 9327202
writeRegister(0x41, 0x0E); // TX Buffer - 9327213 to 9327351
writeRegister(0x44, 0x23); // TX Buffer - 9327361 to 9327499
writeRegister(0x45, 0x11); // TX Buffer - 9327509 to 9327649
writeRegister(0x46, 0x13); // TX Buffer - 9327658 to 9327798
writeRegister(0x04, 0x07); // TX - 9327807 to 9327944
writeRegister(0x00, 0xFF); // CS0 - 9334588 to 9334727
writeRegister(0x01, 0xFF); // CS1 - 9334741 to 9334879
writeRegister(0x16, 0xC0); // FIFO CTRL - 9334892 to 9335026
writeRegister(0x40, 0x04); // TX Buffer - 9335040 to 9335173
writeRegister(0x41, 0x0E); // TX Buffer - 9335187 to 9335322
writeRegister(0x44, 0x23); // TX Buffer - 9335335 to 9335470
writeRegister(0x45, 0x11); // TX Buffer - 9335484 to 9335620
writeRegister(0x46, 0x13); // TX Buffer - 9335632 to 9335769
writeRegister(0x04, 0x07); // TX - 9335781 to 9335917
writeRegister(0x00, 0xFF); // CS0 - 9342562 to 9342700
writeRegister(0x01, 0xFF); // CS1 - 9342712 to 9342852
writeRegister(0x16, 0xC0); // FIFO CTRL - 9342863 to 9343001
writeRegister(0x40, 0x04); // TX Buffer - 9343011 to 9343152
writeRegister(0x41, 0x0E); // TX Buffer - 9343158 to 9343299
writeRegister(0x44, 0x23); // TX Buffer - 9343307 to 9343449
writeRegister(0x45, 0x11); // TX Buffer - 9343455 to 9343597
writeRegister(0x46, 0x13); // TX Buffer - 9343603 to 9343746
writeRegister(0x04, 0x07); // TX - 9343752 to 9343894
writeRegister(0x00, 0xFF); // CS0 - 9350618 to 9350762
writeRegister(0x01, 0xFF); // CS1 - 9350768 to 9350908
writeRegister(0x16, 0xC0); // FIFO CTRL - 9350922 to 9351057
writeRegister(0x40, 0x04); // TX Buffer - 9351070 to 9351205
writeRegister(0x41, 0x0E); // TX Buffer - 9351214 to 9351352
writeRegister(0x44, 0x23); // TX Buffer - 9351362 to 9351504
writeRegister(0x45, 0x11); // TX Buffer - 9351511 to 9351653
writeRegister(0x46, 0x13); // TX Buffer - 9351659 to 9351799
writeRegister(0x04, 0x07); // TX - 9351808 to 9351950
writeRegister(0x00, 0xFF); // CS0 - 9358589 to 9358730
writeRegister(0x01, 0xFF); // CS1 - 9358743 to 9358879
writeRegister(0x16, 0xC0); // FIFO CTRL - 9358893 to 9359028
writeRegister(0x40, 0x04); // TX Buffer - 9359041 to 9359175
writeRegister(0x41, 0x0E); // TX Buffer - 9359188 to 9359323
writeRegister(0x44, 0x23); // TX Buffer - 9359337 to 9359473
writeRegister(0x45, 0x11); // TX Buffer - 9359485 to 9359621
writeRegister(0x46, 0x13); // TX Buffer - 9359634 to 9359770
writeRegister(0x04, 0x07); // TX - 9359783 to 9359918
writeRegister(0x00, 0xFF); // CS0 - 9366564 to 9366701
writeRegister(0x01, 0xFF); // CS1 - 9366714 to 9366855
writeRegister(0x16, 0xC0); // FIFO CTRL - 9366864 to 9367002
writeRegister(0x40, 0x04); // TX Buffer - 9367012 to 9367146
writeRegister(0x41, 0x0E); // TX Buffer - 9367159 to 9367294
writeRegister(0x44, 0x23); // TX Buffer - 9367308 to 9367444
writeRegister(0x45, 0x11); // TX Buffer - 9367456 to 9367592
writeRegister(0x46, 0x13); // TX Buffer - 9367605 to 9367747
writeRegister(0x04, 0x07); // TX - 9367754 to 9367889
writeRegister(0x00, 0xFF); // CS0 - 9374619 to 9374757
writeRegister(0x01, 0xFF); // CS1 - 9374769 to 9374909
writeRegister(0x16, 0xC0); // FIFO CTRL - 9374920 to 9375058
writeRegister(0x40, 0x04); // TX Buffer - 9375068 to 9375209
writeRegister(0x41, 0x0E); // TX Buffer - 9375215 to 9375356
writeRegister(0x44, 0x23); // TX Buffer - 9375364 to 9375506
writeRegister(0x45, 0x11); // TX Buffer - 9375512 to 9375654
writeRegister(0x46, 0x13); // TX Buffer - 9375661 to 9375803
writeRegister(0x04, 0x07); // TX - 9375809 to 9375951
writeRegister(0x00, 0xFF); // CS0 - 9382591 to 9382730
writeRegister(0x01, 0xFF); // CS1 - 9382740 to 9382882
writeRegister(0x16, 0xC0); // FIFO CTRL - 9382894 to 9383029
writeRegister(0x40, 0x04); // TX Buffer - 9383043 to 9383176
writeRegister(0x41, 0x0E); // TX Buffer - 9383190 to 9383324
writeRegister(0x44, 0x23); // TX Buffer - 9383338 to 9383474
writeRegister(0x45, 0x11); // TX Buffer - 9383487 to 9383621
writeRegister(0x46, 0x13); // TX Buffer - 9383635 to 9383770
writeRegister(0x04, 0x07); // TX - 9383784 to 9383918
writeRegister(0x00, 0xFF); // CS0 - 9390562 to 9390701
writeRegister(0x01, 0xFF); // CS1 - 9390715 to 9390859
writeRegister(0x16, 0xC0); // FIFO CTRL - 9390865 to 9391003
writeRegister(0x40, 0x04); // TX Buffer - 9391014 to 9391147
writeRegister(0x41, 0x0E); // TX Buffer - 9391161 to 9391295
writeRegister(0x44, 0x23); // TX Buffer - 9391309 to 9391445
writeRegister(0x45, 0x11); // TX Buffer - 9391458 to 9391592
writeRegister(0x46, 0x13); // TX Buffer - 9391606 to 9391741
writeRegister(0x04, 0x07); // TX - 9391755 to 9391889
writeRegister(0x00, 0xFF); // CS0 - 9398621 to 9398758
writeRegister(0x01, 0xFF); // CS1 - 9398771 to 9398912
writeRegister(0x16, 0xC0); // FIFO CTRL - 9398921 to 9399059
writeRegister(0x40, 0x04); // TX Buffer - 9399070 to 9399203
writeRegister(0x41, 0x0E); // TX Buffer - 9399217 to 9399351
writeRegister(0x44, 0x23); // TX Buffer - 9399365 to 9399501
writeRegister(0x45, 0x11); // TX Buffer - 9399513 to 9399648
writeRegister(0x46, 0x13); // TX Buffer - 9399662 to 9399803
writeRegister(0x04, 0x07); // TX - 9399811 to 9399946
writeRegister(0x00, 0xFF); // CS0 - 9406592 to 9406731
writeRegister(0x01, 0xFF); // CS1 - 9406742 to 9406883
writeRegister(0x16, 0xC0); // FIFO CTRL - 9406896 to 9407030
writeRegister(0x40, 0x04); // TX Buffer - 9407044 to 9407177
writeRegister(0x41, 0x0E); // TX Buffer - 9407188 to 9407326
writeRegister(0x44, 0x23); // TX Buffer - 9407336 to 9407474
writeRegister(0x45, 0x11); // TX Buffer - 9407484 to 9407624
writeRegister(0x46, 0x13); // TX Buffer - 9407633 to 9407773
writeRegister(0x04, 0x07); // TX - 9407785 to 9407921
writeRegister(0x00, 0xFF); // CS0 - 9414563 to 9414702
writeRegister(0x01, 0xFF); // CS1 - 9414716 to 9414860
writeRegister(0x16, 0xC0); // FIFO CTRL - 9414867 to 9415009
writeRegister(0x40, 0x04); // TX Buffer - 9415015 to 9415148
writeRegister(0x41, 0x0E); // TX Buffer - 9415162 to 9415297
writeRegister(0x44, 0x23); // TX Buffer - 9415311 to 9415445
writeRegister(0x45, 0x11); // TX Buffer - 9415459 to 9415595
writeRegister(0x46, 0x13); // TX Buffer - 9415607 to 9415744
writeRegister(0x04, 0x07); // TX - 9415756 to 9415892
writeRegister(0x00, 0xFF); // CS0 - 9422619 to 9422758
writeRegister(0x01, 0xFF); // CS1 - 9422772 to 9422916
writeRegister(0x16, 0xC0); // FIFO CTRL - 9422922 to 9423062
writeRegister(0x40, 0x04); // TX Buffer - 9423071 to 9423204
writeRegister(0x41, 0x0E); // TX Buffer - 9423218 to 9423354
writeRegister(0x44, 0x23); // TX Buffer - 9423366 to 9423502
writeRegister(0x45, 0x11); // TX Buffer - 9423515 to 9423649
writeRegister(0x46, 0x13); // TX Buffer - 9423663 to 9423798
writeRegister(0x04, 0x07); // TX - 9423812 to 9423946
writeRegister(0x00, 0xFF); // CS0 - 9430593 to 9430737
writeRegister(0x01, 0xFF); // CS1 - 9430743 to 9430883
writeRegister(0x16, 0xC0); // FIFO CTRL - 9430897 to 9431032
writeRegister(0x40, 0x04); // TX Buffer - 9431045 to 9431179
writeRegister(0x41, 0x0E); // TX Buffer - 9431189 to 9431327
writeRegister(0x44, 0x23); // TX Buffer - 9431337 to 9431475
writeRegister(0x45, 0x11); // TX Buffer - 9431486 to 9431625
writeRegister(0x46, 0x13); // TX Buffer - 9431634 to 9431774
writeRegister(0x04, 0x07); // TX - 9431783 to 9431922
writeRegister(0x00, 0xFF); // CS0 - 9438564 to 9438705
writeRegister(0x01, 0xFF); // CS1 - 9438718 to 9438854
writeRegister(0x16, 0xC0); // FIFO CTRL - 9438868 to 9439003
writeRegister(0x40, 0x04); // TX Buffer - 9439016 to 9439150
writeRegister(0x41, 0x0E); // TX Buffer - 9439163 to 9439298
writeRegister(0x44, 0x23); // TX Buffer - 9439312 to 9439448
writeRegister(0x45, 0x11); // TX Buffer - 9439460 to 9439596
writeRegister(0x46, 0x13); // TX Buffer - 9439609 to 9439745
writeRegister(0x04, 0x07); // TX - 9439758 to 9439893
writeRegister(0x00, 0xFF); // CS0 - 9446620 to 9446761
writeRegister(0x01, 0xFF); // CS1 - 9446773 to 9446917
writeRegister(0x16, 0xC0); // FIFO CTRL - 9446924 to 9447066
writeRegister(0x40, 0x04); // TX Buffer - 9447072 to 9447205
writeRegister(0x41, 0x0E); // TX Buffer - 9447219 to 9447354
writeRegister(0x44, 0x23); // TX Buffer - 9447368 to 9447502
writeRegister(0x45, 0x11); // TX Buffer - 9447516 to 9447652
writeRegister(0x46, 0x13); // TX Buffer - 9447665 to 9447801
writeRegister(0x04, 0x07); // TX - 9447813 to 9447949
writeRegister(0x00, 0xFF); // CS0 - 9454594 to 9454732
writeRegister(0x01, 0xFF); // CS1 - 9454744 to 9454884
writeRegister(0x16, 0xC0); // FIFO CTRL - 9454898 to 9455033
writeRegister(0x40, 0x04); // TX Buffer - 9455047 to 9455180
writeRegister(0x41, 0x0E); // TX Buffer - 9455190 to 9455328
writeRegister(0x44, 0x23); // TX Buffer - 9455339 to 9455481
writeRegister(0x45, 0x11); // TX Buffer - 9455487 to 9455629
writeRegister(0x46, 0x13); // TX Buffer - 9455636 to 9455774
writeRegister(0x04, 0x07); // TX - 9455785 to 9455926
writeRegister(0x00, 0xFF); // CS0 - 9462566 to 9462705
writeRegister(0x01, 0xFF); // CS1 - 9462715 to 9462857
writeRegister(0x16, 0xC0); // FIFO CTRL - 9462869 to 9463004
writeRegister(0x40, 0x04); // TX Buffer - 9463018 to 9463151
writeRegister(0x41, 0x0E); // TX Buffer - 9463165 to 9463299
writeRegister(0x44, 0x23); // TX Buffer - 9463313 to 9463449
writeRegister(0x45, 0x11); // TX Buffer - 9463462 to 9463596
writeRegister(0x46, 0x13); // TX Buffer - 9463610 to 9463745
writeRegister(0x04, 0x07); // TX - 9463759 to 9463893
writeRegister(0x00, 0xFF); // CS0 - 9470621 to 9470762
writeRegister(0x01, 0xFF); // CS1 - 9470775 to 9470911
writeRegister(0x16, 0xC0); // FIFO CTRL - 9470925 to 9471060
writeRegister(0x40, 0x04); // TX Buffer - 9471073 to 9471207
writeRegister(0x41, 0x0E); // TX Buffer - 9471220 to 9471355
writeRegister(0x44, 0x23); // TX Buffer - 9471369 to 9471505
writeRegister(0x45, 0x11); // TX Buffer - 9471517 to 9471652
writeRegister(0x46, 0x13); // TX Buffer - 9471666 to 9471802
writeRegister(0x04, 0x07); // TX - 9471815 to 9471950
writeRegister(0x00, 0xFF); // CS0 - 9478596 to 9478733
writeRegister(0x01, 0xFF); // CS1 - 9478746 to 9478887
writeRegister(0x16, 0xC0); // FIFO CTRL - 9478896 to 9479034
writeRegister(0x40, 0x04); // TX Buffer - 9479045 to 9479178
writeRegister(0x41, 0x0E); // TX Buffer - 9479192 to 9479326
writeRegister(0x44, 0x23); // TX Buffer - 9479340 to 9479476
writeRegister(0x45, 0x11); // TX Buffer - 9479488 to 9479623
writeRegister(0x46, 0x13); // TX Buffer - 9479637 to 9479780
writeRegister(0x04, 0x07); // TX - 9479786 to 9479920
writeRegister(0x00, 0xFF); // CS0 - 9486567 to 9486706
writeRegister(0x01, 0xFF); // CS1 - 9486717 to 9486858
writeRegister(0x16, 0xC0); // FIFO CTRL - 9486871 to 9487005
writeRegister(0x40, 0x04); // TX Buffer - 9487019 to 9487152
writeRegister(0x41, 0x0E); // TX Buffer - 9487163 to 9487301
writeRegister(0x44, 0x23); // TX Buffer - 9487311 to 9487449
writeRegister(0x45, 0x11); // TX Buffer - 9487460 to 9487599
writeRegister(0x46, 0x13); // TX Buffer - 9487608 to 9487748
writeRegister(0x04, 0x07); // TX - 9487760 to 9487896
writeRegister(0x00, 0xFF); // CS0 - 9494623 to 9494762
writeRegister(0x01, 0xFF); // CS1 - 9494773 to 9494914
writeRegister(0x16, 0xC0); // FIFO CTRL - 9494926 to 9495061
writeRegister(0x40, 0x04); // TX Buffer - 9495075 to 9495208
writeRegister(0x41, 0x0E); // TX Buffer - 9495222 to 9495358
writeRegister(0x44, 0x23); // TX Buffer - 9495370 to 9495506
writeRegister(0x45, 0x11); // TX Buffer - 9495519 to 9495653
writeRegister(0x46, 0x13); // TX Buffer - 9495667 to 9495802
writeRegister(0x04, 0x07); // TX - 9495816 to 9495950
writeRegister(0x00, 0xFF); // CS0 - 9502597 to 9502733
writeRegister(0x01, 0xFF); // CS1 - 9502747 to 9502887
writeRegister(0x16, 0xC0); // FIFO CTRL - 9502897 to 9503036
writeRegister(0x40, 0x04); // TX Buffer - 9503046 to 9503179
writeRegister(0x41, 0x0E); // TX Buffer - 9503193 to 9503328
writeRegister(0x44, 0x23); // TX Buffer - 9503341 to 9503477
writeRegister(0x45, 0x11); // TX Buffer - 9503490 to 9503624
writeRegister(0x46, 0x13); // TX Buffer - 9503638 to 9503773
writeRegister(0x04, 0x07); // TX - 9503787 to 9503921
writeRegister(0x00, 0xFF); // CS0 - 9510568 to 9510712
writeRegister(0x01, 0xFF); // CS1 - 9510718 to 9510858
writeRegister(0x16, 0xC0); // FIFO CTRL - 9510872 to 9511007
writeRegister(0x40, 0x04); // TX Buffer - 9511020 to 9511154
writeRegister(0x41, 0x0E); // TX Buffer - 9511164 to 9511302
writeRegister(0x44, 0x23); // TX Buffer - 9511312 to 9511452
writeRegister(0x45, 0x11); // TX Buffer - 9511461 to 9511600
writeRegister(0x46, 0x13); // TX Buffer - 9511609 to 9511749
writeRegister(0x04, 0x07); // TX - 9511758 to 9511897
writeRegister(0x00, 0xFF); // CS0 - 9518624 to 9518765
writeRegister(0x01, 0xFF); // CS1 - 9518774 to 9518915
writeRegister(0x16, 0xC0); // FIFO CTRL - 9518928 to 9519062
writeRegister(0x40, 0x04); // TX Buffer - 9519076 to 9519209
writeRegister(0x41, 0x0E); // TX Buffer - 9519220 to 9519358
writeRegister(0x44, 0x23); // TX Buffer - 9519368 to 9519506
writeRegister(0x45, 0x11); // TX Buffer - 9519517 to 9519656
writeRegister(0x46, 0x13); // TX Buffer - 9519665 to 9519805
writeRegister(0x04, 0x07); // TX - 9519817 to 9519953
writeRegister(0x00, 0xFF); // CS0 - 9526595 to 9526736
writeRegister(0x01, 0xFF); // CS1 - 9526748 to 9526892
writeRegister(0x16, 0xC0); // FIFO CTRL - 9526899 to 9527037
writeRegister(0x40, 0x04); // TX Buffer - 9527047 to 9527180
writeRegister(0x41, 0x0E); // TX Buffer - 9527194 to 9527329
writeRegister(0x44, 0x23); // TX Buffer - 9527343 to 9527477
writeRegister(0x45, 0x11); // TX Buffer - 9527491 to 9527627
writeRegister(0x46, 0x13); // TX Buffer - 9527640 to 9527776
writeRegister(0x04, 0x07); // TX - 9527788 to 9527924
writeRegister(0x00, 0xFF); // CS0 - 9534570 to 9534713
writeRegister(0x01, 0xFF); // CS1 - 9534719 to 9534861
writeRegister(0x16, 0xC0); // FIFO CTRL - 9534873 to 9535008
writeRegister(0x40, 0x04); // TX Buffer - 9535022 to 9535155
writeRegister(0x41, 0x0E); // TX Buffer - 9535165 to 9535303
writeRegister(0x44, 0x23); // TX Buffer - 9535314 to 9535456
writeRegister(0x45, 0x11); // TX Buffer - 9535462 to 9535604
writeRegister(0x46, 0x13); // TX Buffer - 9535611 to 9535749
writeRegister(0x04, 0x07); // TX - 9535760 to 9535901
writeRegister(0x00, 0xFF); // CS0 - 9542625 to 9542769
writeRegister(0x01, 0xFF); // CS1 - 9542775 to 9542915
writeRegister(0x16, 0xC0); // FIFO CTRL - 9542929 to 9543064
writeRegister(0x40, 0x04); // TX Buffer - 9543077 to 9543211
writeRegister(0x41, 0x0E); // TX Buffer - 9543221 to 9543359
writeRegister(0x44, 0x23); // TX Buffer - 9543369 to 9543509
writeRegister(0x45, 0x11); // TX Buffer - 9543518 to 9543656
writeRegister(0x46, 0x13); // TX Buffer - 9543666 to 9543806
writeRegister(0x04, 0x07); // TX - 9543815 to 9543954
writeRegister(0x00, 0xFF); // CS0 - 9550596 to 9550737
writeRegister(0x01, 0xFF); // CS1 - 9550750 to 9550886
writeRegister(0x16, 0xC0); // FIFO CTRL - 9550900 to 9551035
writeRegister(0x40, 0x04); // TX Buffer - 9551049 to 9551182
writeRegister(0x41, 0x0E); // TX Buffer - 9551196 to 9551330
writeRegister(0x44, 0x23); // TX Buffer - 9551344 to 9551480
writeRegister(0x45, 0x11); // TX Buffer - 9551492 to 9551627
writeRegister(0x46, 0x13); // TX Buffer - 9551641 to 9551776
writeRegister(0x04, 0x07); // TX - 9551790 to 9551925
writeRegister(0x00, 0xFF); // CS0 - 9558571 to 9558708
writeRegister(0x01, 0xFF); // CS1 - 9558721 to 9558862
writeRegister(0x16, 0xC0); // FIFO CTRL - 9558871 to 9559009
writeRegister(0x40, 0x04); // TX Buffer - 9559020 to 9559159
writeRegister(0x41, 0x0E); // TX Buffer - 9559167 to 9559309
writeRegister(0x44, 0x23); // TX Buffer - 9559315 to 9559457
writeRegister(0x45, 0x11); // TX Buffer - 9559463 to 9559606
writeRegister(0x46, 0x13); // TX Buffer - 9559612 to 9559755
writeRegister(0x04, 0x07); // TX - 9559761 to 9559903
writeRegister(0x00, 0xFF); // CS0 - 9566627 to 9566770
writeRegister(0x01, 0xFF); // CS1 - 9566777 to 9566918
writeRegister(0x16, 0xC0); // FIFO CTRL - 9566930 to 9567065
writeRegister(0x40, 0x04); // TX Buffer - 9567079 to 9567212
writeRegister(0x41, 0x0E); // TX Buffer - 9567222 to 9567360
writeRegister(0x44, 0x23); // TX Buffer - 9567371 to 9567513
writeRegister(0x45, 0x11); // TX Buffer - 9567519 to 9567661
writeRegister(0x46, 0x13); // TX Buffer - 9567668 to 9567806
writeRegister(0x04, 0x07); // TX - 9567817 to 9567958
writeRegister(0x00, 0xFF); // CS0 - 9574598 to 9574737
writeRegister(0x01, 0xFF); // CS1 - 9574751 to 9574889
writeRegister(0x16, 0xC0); // FIFO CTRL - 9574901 to 9575036
writeRegister(0x40, 0x04); // TX Buffer - 9575050 to 9575183
writeRegister(0x41, 0x0E); // TX Buffer - 9575197 to 9575333
writeRegister(0x44, 0x23); // TX Buffer - 9575345 to 9575481
writeRegister(0x45, 0x11); // TX Buffer - 9575494 to 9575628
writeRegister(0x46, 0x13); // TX Buffer - 9575642 to 9575777
writeRegister(0x04, 0x07); // TX - 9575791 to 9575925
writeRegister(0x00, 0xFF); // CS0 - 9582572 to 9582708
writeRegister(0x01, 0xFF); // CS1 - 9582722 to 9582862
writeRegister(0x16, 0xC0); // FIFO CTRL - 9582872 to 9583011
writeRegister(0x40, 0x04); // TX Buffer - 9583021 to 9583154
writeRegister(0x41, 0x0E); // TX Buffer - 9583168 to 9583303
writeRegister(0x44, 0x23); // TX Buffer - 9583316 to 9583451
writeRegister(0x45, 0x11); // TX Buffer - 9583465 to 9583601
writeRegister(0x46, 0x13); // TX Buffer - 9583613 to 9583756
writeRegister(0x04, 0x07); // TX - 9583762 to 9583896
writeRegister(0x00, 0xFF); // CS0 - 9590628 to 9590764
writeRegister(0x01, 0xFF); // CS1 - 9590778 to 9590919
writeRegister(0x16, 0xC0); // FIFO CTRL - 9590928 to 9591066
writeRegister(0x40, 0x04); // TX Buffer - 9591077 to 9591216
writeRegister(0x41, 0x0E); // TX Buffer - 9591224 to 9591366
writeRegister(0x44, 0x23); // TX Buffer - 9591372 to 9591514
writeRegister(0x45, 0x11); // TX Buffer - 9591521 to 9591663
writeRegister(0x46, 0x13); // TX Buffer - 9591669 to 9591812
writeRegister(0x04, 0x07); // TX - 9591818 to 9591960
writeRegister(0x00, 0xFF); // CS0 - 9598599 to 9598740
writeRegister(0x01, 0xFF); // CS1 - 9598749 to 9598890
writeRegister(0x16, 0xC0); // FIFO CTRL - 9598903 to 9599037
writeRegister(0x40, 0x04); // TX Buffer - 9599051 to 9599184
writeRegister(0x41, 0x0E); // TX Buffer - 9599198 to 9599333
writeRegister(0x44, 0x23); // TX Buffer - 9599347 to 9599481
writeRegister(0x45, 0x11); // TX Buffer - 9599495 to 9599631
writeRegister(0x46, 0x13); // TX Buffer - 9599644 to 9599780
writeRegister(0x04, 0x07); // TX - 9599792 to 9599928
writeRegister(0x00, 0xFF); // CS0 - 9606570 to 9606711
writeRegister(0x01, 0xFF); // CS1 - 9606723 to 9606866
writeRegister(0x16, 0xC0); // FIFO CTRL - 9606874 to 9607012
writeRegister(0x40, 0x04); // TX Buffer - 9607022 to 9607155
writeRegister(0x41, 0x0E); // TX Buffer - 9607169 to 9607304
writeRegister(0x44, 0x23); // TX Buffer - 9607318 to 9607452
writeRegister(0x45, 0x11); // TX Buffer - 9607466 to 9607602
writeRegister(0x46, 0x13); // TX Buffer - 9607615 to 9607751
writeRegister(0x04, 0x07); // TX - 9607764 to 9607899
writeRegister(0x00, 0xFF); // CS0 - 9614629 to 9614765
writeRegister(0x01, 0xFF); // CS1 - 9614779 to 9614919
writeRegister(0x16, 0xC0); // FIFO CTRL - 9614930 to 9615068
writeRegister(0x40, 0x04); // TX Buffer - 9615078 to 9615211
writeRegister(0x41, 0x0E); // TX Buffer - 9615225 to 9615360
writeRegister(0x44, 0x23); // TX Buffer - 9615373 to 9615508
writeRegister(0x45, 0x11); // TX Buffer - 9615522 to 9615658
writeRegister(0x46, 0x13); // TX Buffer - 9615670 to 9615813
writeRegister(0x04, 0x07); // TX - 9615819 to 9615955
writeRegister(0x00, 0xFF); // CS0 - 9622600 to 9622741
writeRegister(0x01, 0xFF); // CS1 - 9622750 to 9622890
writeRegister(0x16, 0xC0); // FIFO CTRL - 9622904 to 9623039
writeRegister(0x40, 0x04); // TX Buffer - 9623052 to 9623186
writeRegister(0x41, 0x0E); // TX Buffer - 9623196 to 9623334
writeRegister(0x44, 0x23); // TX Buffer - 9623345 to 9623484
writeRegister(0x45, 0x11); // TX Buffer - 9623493 to 9623631
writeRegister(0x46, 0x13); // TX Buffer - 9623641 to 9623781
writeRegister(0x04, 0x07); // TX - 9623794 to 9623929
writeRegister(0x00, 0xFF); // CS0 - 9630571 to 9630712
writeRegister(0x01, 0xFF); // CS1 - 9630725 to 9630869
writeRegister(0x16, 0xC0); // FIFO CTRL - 9630875 to 9631016
writeRegister(0x40, 0x04); // TX Buffer - 9631024 to 9631157
writeRegister(0x41, 0x0E); // TX Buffer - 9631171 to 9631305
writeRegister(0x44, 0x23); // TX Buffer - 9631319 to 9631455
writeRegister(0x45, 0x11); // TX Buffer - 9631467 to 9631602
writeRegister(0x46, 0x13); // TX Buffer - 9631616 to 9631751
writeRegister(0x04, 0x07); // TX - 9631765 to 9631899
writeRegister(0x00, 0xFF); // CS0 - 9638627 to 9638768
writeRegister(0x01, 0xFF); // CS1 - 9638780 to 9638925
writeRegister(0x16, 0xC0); // FIFO CTRL - 9638931 to 9639069
writeRegister(0x40, 0x04); // TX Buffer - 9639079 to 9639213
writeRegister(0x41, 0x0E); // TX Buffer - 9639226 to 9639361
writeRegister(0x44, 0x23); // TX Buffer - 9639375 to 9639509
writeRegister(0x45, 0x11); // TX Buffer - 9639523 to 9639659
writeRegister(0x46, 0x13); // TX Buffer - 9639672 to 9639808
writeRegister(0x04, 0x07); // TX - 9639821 to 9639956
writeRegister(0x00, 0xFF); // CS0 - 9646602 to 9646745
writeRegister(0x01, 0xFF); // CS1 - 9646752 to 9646893
writeRegister(0x16, 0xC0); // FIFO CTRL - 9646905 to 9647040
writeRegister(0x40, 0x04); // TX Buffer - 9647054 to 9647187
writeRegister(0x41, 0x0E); // TX Buffer - 9647197 to 9647337
writeRegister(0x44, 0x23); // TX Buffer - 9647346 to 9647485
writeRegister(0x45, 0x11); // TX Buffer - 9647494 to 9647632
writeRegister(0x46, 0x13); // TX Buffer - 9647643 to 9647781
writeRegister(0x04, 0x07); // TX - 9647792 to 9647929
writeRegister(0x00, 0xFF); // CS0 - 9654573 to 9654712
writeRegister(0x01, 0xFF); // CS1 - 9654726 to 9654864
writeRegister(0x16, 0xC0); // FIFO CTRL - 9654876 to 9655011
writeRegister(0x40, 0x04); // TX Buffer - 9655025 to 9655158
writeRegister(0x41, 0x0E); // TX Buffer - 9655172 to 9655307
writeRegister(0x44, 0x23); // TX Buffer - 9655320 to 9655456
writeRegister(0x45, 0x11); // TX Buffer - 9655469 to 9655603
writeRegister(0x46, 0x13); // TX Buffer - 9655617 to 9655752
writeRegister(0x04, 0x07); // TX - 9655766 to 9655900
writeRegister(0x00, 0xFF); // CS0 - 9662628 to 9662768
writeRegister(0x01, 0xFF); // CS1 - 9662782 to 9662926
writeRegister(0x16, 0xC0); // FIFO CTRL - 9662932 to 9663073
writeRegister(0x40, 0x04); // TX Buffer - 9663081 to 9663214
writeRegister(0x41, 0x0E); // TX Buffer - 9663228 to 9663362
writeRegister(0x44, 0x23); // TX Buffer - 9663376 to 9663512
writeRegister(0x45, 0x11); // TX Buffer - 9663525 to 9663659
writeRegister(0x46, 0x13); // TX Buffer - 9663673 to 9663808
writeRegister(0x04, 0x07); // TX - 9663822 to 9663956
writeRegister(0x00, 0xFF); // CS0 - 9670603 to 9670739
writeRegister(0x01, 0xFF); // CS1 - 9670753 to 9670894
writeRegister(0x16, 0xC0); // FIFO CTRL - 9670907 to 9671041
writeRegister(0x40, 0x04); // TX Buffer - 9671055 to 9671188
writeRegister(0x41, 0x0E); // TX Buffer - 9671199 to 9671337
writeRegister(0x44, 0x23); // TX Buffer - 9671347 to 9671489
writeRegister(0x45, 0x11); // TX Buffer - 9671496 to 9671638
writeRegister(0x46, 0x13); // TX Buffer - 9671644 to 9671784
writeRegister(0x04, 0x07); // TX - 9671793 to 9671935
writeRegister(0x00, 0xFF); // CS0 - 9678659 to 9678802
writeRegister(0x01, 0xFF); // CS1 - 9678809 to 9678950
writeRegister(0x16, 0xC0); // FIFO CTRL - 9678962 to 9679097
writeRegister(0x40, 0x04); // TX Buffer - 9679111 to 9679244
writeRegister(0x41, 0x0E); // TX Buffer - 9679254 to 9679393
writeRegister(0x44, 0x23); // TX Buffer - 9679403 to 9679541
writeRegister(0x45, 0x11); // TX Buffer - 9679551 to 9679691
writeRegister(0x46, 0x13); // TX Buffer - 9679700 to 9679838
writeRegister(0x04, 0x07); // TX - 9679849 to 9679986
writeRegister(0x00, 0xFF); // CS0 - 9686630 to 9686769
writeRegister(0x01, 0xFF); // CS1 - 9686783 to 9686921
writeRegister(0x16, 0xC0); // FIFO CTRL - 9686934 to 9687068
writeRegister(0x40, 0x04); // TX Buffer - 9687082 to 9687215
writeRegister(0x41, 0x0E); // TX Buffer - 9687229 to 9687364
writeRegister(0x44, 0x23); // TX Buffer - 9687377 to 9687512
writeRegister(0x45, 0x11); // TX Buffer - 9687526 to 9687662
writeRegister(0x46, 0x13); // TX Buffer - 9687674 to 9687811
writeRegister(0x04, 0x07); // TX - 9687823 to 9687957
writeRegister(0x00, 0xFF); // CS0 - 9694604 to 9694740
writeRegister(0x01, 0xFF); // CS1 - 9694754 to 9694894
writeRegister(0x16, 0xC0); // FIFO CTRL - 9694905 to 9695043
writeRegister(0x40, 0x04); // TX Buffer - 9695053 to 9695186
writeRegister(0x41, 0x0E); // TX Buffer - 9695200 to 9695335
writeRegister(0x44, 0x23); // TX Buffer - 9695348 to 9695483
writeRegister(0x45, 0x11); // TX Buffer - 9695497 to 9695633
writeRegister(0x46, 0x13); // TX Buffer - 9695645 to 9695788
writeRegister(0x04, 0x07); // TX - 9695794 to 9695930
writeRegister(0x00, 0xFF); // CS0 - 9702660 to 9702796
writeRegister(0x01, 0xFF); // CS1 - 9702810 to 9702950
writeRegister(0x16, 0xC0); // FIFO CTRL - 9702964 to 9703100
writeRegister(0x40, 0x04); // TX Buffer - 9703112 to 9703247
writeRegister(0x41, 0x0E); // TX Buffer - 9703256 to 9703394
writeRegister(0x44, 0x23); // TX Buffer - 9703404 to 9703546
writeRegister(0x45, 0x11); // TX Buffer - 9703553 to 9703695
writeRegister(0x46, 0x13); // TX Buffer - 9703701 to 9703841
writeRegister(0x04, 0x07); // TX - 9703850 to 9703992
writeRegister(0x00, 0xFF); // CS0 - 9710631 to 9710772
writeRegister(0x01, 0xFF); // CS1 - 9710781 to 9710921
writeRegister(0x16, 0xC0); // FIFO CTRL - 9710935 to 9711070
writeRegister(0x40, 0x04); // TX Buffer - 9711083 to 9711217
writeRegister(0x41, 0x0E); // TX Buffer - 9711230 to 9711365
writeRegister(0x44, 0x23); // TX Buffer - 9711379 to 9711513
writeRegister(0x45, 0x11); // TX Buffer - 9711527 to 9711663
writeRegister(0x46, 0x13); // TX Buffer - 9711676 to 9711812
writeRegister(0x04, 0x07); // TX - 9711825 to 9711960
writeRegister(0x00, 0xFF); // CS0 - 9718606 to 9718743
writeRegister(0x01, 0xFF); // CS1 - 9718756 to 9718897
writeRegister(0x16, 0xC0); // FIFO CTRL - 9718906 to 9719044
writeRegister(0x40, 0x04); // TX Buffer - 9719054 to 9719188
writeRegister(0x41, 0x0E); // TX Buffer - 9719201 to 9719336
writeRegister(0x44, 0x23); // TX Buffer - 9719350 to 9719486
writeRegister(0x45, 0x11); // TX Buffer - 9719498 to 9719634
writeRegister(0x46, 0x13); // TX Buffer - 9719647 to 9719783
writeRegister(0x04, 0x07); // TX - 9719796 to 9719931
writeRegister(0x00, 0xFF); // CS0 - 9726661 to 9726799
writeRegister(0x01, 0xFF); // CS1 - 9726811 to 9726951
writeRegister(0x16, 0xC0); // FIFO CTRL - 9726962 to 9727100
writeRegister(0x40, 0x04); // TX Buffer - 9727110 to 9727243
writeRegister(0x41, 0x0E); // TX Buffer - 9727257 to 9727392
writeRegister(0x44, 0x23); // TX Buffer - 9727406 to 9727540
writeRegister(0x45, 0x11); // TX Buffer - 9727554 to 9727690
writeRegister(0x46, 0x13); // TX Buffer - 9727702 to 9727845
writeRegister(0x04, 0x07); // TX - 9727851 to 9727987
writeRegister(0x00, 0xFF); // CS0 - 9734632 to 9734772
writeRegister(0x01, 0xFF); // CS1 - 9734782 to 9734922
writeRegister(0x16, 0xC0); // FIFO CTRL - 9734936 to 9735071
writeRegister(0x40, 0x04); // TX Buffer - 9735085 to 9735218
writeRegister(0x41, 0x0E); // TX Buffer - 9735228 to 9735366
writeRegister(0x44, 0x23); // TX Buffer - 9735377 to 9735516
writeRegister(0x45, 0x11); // TX Buffer - 9735525 to 9735663
writeRegister(0x46, 0x13); // TX Buffer - 9735674 to 9735812
writeRegister(0x04, 0x07); // TX - 9735826 to 9735960
writeRegister(0x00, 0xFF); // CS0 - 9742604 to 9742743
writeRegister(0x01, 0xFF); // CS1 - 9742757 to 9742901
writeRegister(0x16, 0xC0); // FIFO CTRL - 9742907 to 9743045
writeRegister(0x40, 0x04); // TX Buffer - 9743056 to 9743189
writeRegister(0x41, 0x0E); // TX Buffer - 9743203 to 9743337
writeRegister(0x44, 0x23); // TX Buffer - 9743351 to 9743487
writeRegister(0x45, 0x11); // TX Buffer - 9743500 to 9743634
writeRegister(0x46, 0x13); // TX Buffer - 9743648 to 9743783
writeRegister(0x04, 0x07); // TX - 9743797 to 9743931
writeRegister(0x00, 0xFF); // CS0 - 9750663 to 9750800
writeRegister(0x01, 0xFF); // CS1 - 9750813 to 9750954
writeRegister(0x16, 0xC0); // FIFO CTRL - 9750963 to 9751101
writeRegister(0x40, 0x04); // TX Buffer - 9751111 to 9751245
writeRegister(0x41, 0x0E); // TX Buffer - 9751258 to 9751393
writeRegister(0x44, 0x23); // TX Buffer - 9751407 to 9751543
writeRegister(0x45, 0x11); // TX Buffer - 9751555 to 9751690
writeRegister(0x46, 0x13); // TX Buffer - 9751704 to 9751840
writeRegister(0x04, 0x07); // TX - 9751853 to 9751988
writeRegister(0x00, 0xFF); // CS0 - 9758634 to 9758777
writeRegister(0x01, 0xFF); // CS1 - 9758784 to 9758925
writeRegister(0x16, 0xC0); // FIFO CTRL - 9758938 to 9759072
writeRegister(0x40, 0x04); // TX Buffer - 9759086 to 9759219
writeRegister(0x41, 0x0E); // TX Buffer - 9759230 to 9759368
writeRegister(0x44, 0x23); // TX Buffer - 9759378 to 9759516
writeRegister(0x45, 0x11); // TX Buffer - 9759526 to 9759666
writeRegister(0x46, 0x13); // TX Buffer - 9759675 to 9759813
writeRegister(0x04, 0x07); // TX - 9759824 to 9759961
writeRegister(0x00, 0xFF); // CS0 - 9766605 to 9766744
writeRegister(0x01, 0xFF); // CS1 - 9766758 to 9766896
writeRegister(0x16, 0xC0); // FIFO CTRL - 9766909 to 9767043
writeRegister(0x40, 0x04); // TX Buffer - 9767057 to 9767190
writeRegister(0x41, 0x0E); // TX Buffer - 9767204 to 9767339
writeRegister(0x44, 0x23); // TX Buffer - 9767352 to 9767487
writeRegister(0x45, 0x11); // TX Buffer - 9767501 to 9767637
writeRegister(0x46, 0x13); // TX Buffer - 9767649 to 9767786
writeRegister(0x04, 0x07); // TX - 9767798 to 9767934
writeRegister(0x00, 0xFF); // CS0 - 9774661 to 9774800
writeRegister(0x01, 0xFF); // CS1 - 9774814 to 9774958
writeRegister(0x16, 0xC0); // FIFO CTRL - 9774964 to 9775102
writeRegister(0x40, 0x04); // TX Buffer - 9775113 to 9775246
writeRegister(0x41, 0x0E); // TX Buffer - 9775260 to 9775396
writeRegister(0x44, 0x23); // TX Buffer - 9775408 to 9775544
writeRegister(0x45, 0x11); // TX Buffer - 9775557 to 9775691
writeRegister(0x46, 0x13); // TX Buffer - 9775705 to 9775840
writeRegister(0x04, 0x07); // TX - 9775854 to 9775988
writeRegister(0x00, 0xFF); // CS0 - 9782635 to 9782779
writeRegister(0x01, 0xFF); // CS1 - 9782785 to 9782925
writeRegister(0x16, 0xC0); // FIFO CTRL - 9782939 to 9783075
writeRegister(0x40, 0x04); // TX Buffer - 9783087 to 9783222
writeRegister(0x41, 0x0E); // TX Buffer - 9783231 to 9783369
writeRegister(0x44, 0x23); // TX Buffer - 9783379 to 9783521
writeRegister(0x45, 0x11); // TX Buffer - 9783528 to 9783670
writeRegister(0x46, 0x13); // TX Buffer - 9783676 to 9783816
writeRegister(0x04, 0x07); // TX - 9783825 to 9783967
writeRegister(0x00, 0xFF); // CS0 - 9790606 to 9790747
writeRegister(0x01, 0xFF); // CS1 - 9790759 to 9790896
writeRegister(0x16, 0xC0); // FIFO CTRL - 9790910 to 9791045
writeRegister(0x40, 0x04); // TX Buffer - 9791058 to 9791192
writeRegister(0x41, 0x0E); // TX Buffer - 9791205 to 9791340
writeRegister(0x44, 0x23); // TX Buffer - 9791354 to 9791488
writeRegister(0x45, 0x11); // TX Buffer - 9791502 to 9791638
writeRegister(0x46, 0x13); // TX Buffer - 9791651 to 9791787
writeRegister(0x04, 0x07); // TX - 9791800 to 9791935
writeRegister(0x00, 0xFF); // CS0 - 9798662 to 9798803
writeRegister(0x01, 0xFF); // CS1 - 9798815 to 9798953
writeRegister(0x16, 0xC0); // FIFO CTRL - 9798966 to 9799100
writeRegister(0x40, 0x04); // TX Buffer - 9799114 to 9799247
writeRegister(0x41, 0x0E); // TX Buffer - 9799261 to 9799396
writeRegister(0x44, 0x23); // TX Buffer - 9799410 to 9799544
writeRegister(0x45, 0x11); // TX Buffer - 9799558 to 9799694
writeRegister(0x46, 0x13); // TX Buffer - 9799706 to 9799843
writeRegister(0x04, 0x07); // TX - 9799855 to 9799991
writeRegister(0x00, 0xFF); // CS0 - 9806636 to 9806774
writeRegister(0x01, 0xFF); // CS1 - 9806786 to 9806926
writeRegister(0x16, 0xC0); // FIFO CTRL - 9806937 to 9807075
writeRegister(0x40, 0x04); // TX Buffer - 9807085 to 9807226
writeRegister(0x41, 0x0E); // TX Buffer - 9807232 to 9807373
writeRegister(0x44, 0x23); // TX Buffer - 9807381 to 9807523
writeRegister(0x45, 0x11); // TX Buffer - 9807529 to 9807671
writeRegister(0x46, 0x13); // TX Buffer - 9807678 to 9807820
writeRegister(0x04, 0x07); // TX - 9807826 to 9807968
writeRegister(0x00, 0xFF); // CS0 - 9814607 to 9814747
writeRegister(0x01, 0xFF); // CS1 - 9814757 to 9814897
writeRegister(0x16, 0xC0); // FIFO CTRL - 9814911 to 9815046
writeRegister(0x40, 0x04); // TX Buffer - 9815060 to 9815193
writeRegister(0x41, 0x0E); // TX Buffer - 9815207 to 9815341
writeRegister(0x44, 0x23); // TX Buffer - 9815355 to 9815491
writeRegister(0x45, 0x11); // TX Buffer - 9815504 to 9815638
writeRegister(0x46, 0x13); // TX Buffer - 9815652 to 9815787
writeRegister(0x04, 0x07); // TX - 9815801 to 9815935
writeRegister(0x00, 0xFF); // CS0 - 9822663 to 9822804
writeRegister(0x01, 0xFF); // CS1 - 9822817 to 9822953
writeRegister(0x16, 0xC0); // FIFO CTRL - 9822967 to 9823102
writeRegister(0x40, 0x04); // TX Buffer - 9823115 to 9823249
writeRegister(0x41, 0x0E); // TX Buffer - 9823262 to 9823397
writeRegister(0x44, 0x23); // TX Buffer - 9823411 to 9823547
writeRegister(0x45, 0x11); // TX Buffer - 9823559 to 9823694
writeRegister(0x46, 0x13); // TX Buffer - 9823708 to 9823844
writeRegister(0x04, 0x07); // TX - 9823857 to 9823992
writeRegister(0x00, 0xFF); // CS0 - 9830638 to 9830775
writeRegister(0x01, 0xFF); // CS1 - 9830788 to 9830929
writeRegister(0x16, 0xC0); // FIFO CTRL - 9830938 to 9831076
writeRegister(0x40, 0x04); // TX Buffer - 9831087 to 9831220
writeRegister(0x41, 0x0E); // TX Buffer - 9831233 to 9831368
writeRegister(0x44, 0x23); // TX Buffer - 9831382 to 9831518
writeRegister(0x45, 0x11); // TX Buffer - 9831530 to 9831665
writeRegister(0x46, 0x13); // TX Buffer - 9831679 to 9831821
writeRegister(0x04, 0x07); // TX - 9831828 to 9831963
writeRegister(0x00, 0xFF); // CS0 - 9838609 to 9838748
writeRegister(0x01, 0xFF); // CS1 - 9838759 to 9838900
writeRegister(0x16, 0xC0); // FIFO CTRL - 9838913 to 9839047
writeRegister(0x40, 0x04); // TX Buffer - 9839061 to 9839194
writeRegister(0x41, 0x0E); // TX Buffer - 9839205 to 9839343
writeRegister(0x44, 0x23); // TX Buffer - 9839353 to 9839491
writeRegister(0x45, 0x11); // TX Buffer - 9839501 to 9839641
writeRegister(0x46, 0x13); // TX Buffer - 9839650 to 9839790
writeRegister(0x04, 0x07); // TX - 9839802 to 9839936
writeRegister(0x00, 0xFF); // CS0 - 9846665 to 9846804
writeRegister(0x01, 0xFF); // CS1 - 9846815 to 9846956
writeRegister(0x16, 0xC0); // FIFO CTRL - 9846968 to 9847103
writeRegister(0x40, 0x04); // TX Buffer - 9847117 to 9847250
writeRegister(0x41, 0x0E); // TX Buffer - 9847264 to 9847398
writeRegister(0x44, 0x23); // TX Buffer - 9847412 to 9847548
writeRegister(0x45, 0x11); // TX Buffer - 9847561 to 9847695
writeRegister(0x46, 0x13); // TX Buffer - 9847709 to 9847844
writeRegister(0x04, 0x07); // TX - 9847858 to 9847992
writeRegister(0x00, 0xFF); // CS0 - 9854636 to 9854775
writeRegister(0x01, 0xFF); // CS1 - 9854789 to 9854933
writeRegister(0x16, 0xC0); // FIFO CTRL - 9854939 to 9855079
writeRegister(0x40, 0x04); // TX Buffer - 9855088 to 9855221
writeRegister(0x41, 0x0E); // TX Buffer - 9855235 to 9855371
writeRegister(0x44, 0x23); // TX Buffer - 9855383 to 9855519
writeRegister(0x45, 0x11); // TX Buffer - 9855532 to 9855666
writeRegister(0x46, 0x13); // TX Buffer - 9855680 to 9855815
writeRegister(0x04, 0x07); // TX - 9855829 to 9855963
writeRegister(0x00, 0xFF); // CS0 - 9862610 to 9862754
writeRegister(0x01, 0xFF); // CS1 - 9862760 to 9862900
writeRegister(0x16, 0xC0); // FIFO CTRL - 9862914 to 9863049
writeRegister(0x40, 0x04); // TX Buffer - 9863062 to 9863196
writeRegister(0x41, 0x0E); // TX Buffer - 9863206 to 9863344
writeRegister(0x44, 0x23); // TX Buffer - 9863354 to 9863492
writeRegister(0x45, 0x11); // TX Buffer - 9863503 to 9863642
writeRegister(0x46, 0x13); // TX Buffer - 9863651 to 9863791
writeRegister(0x04, 0x07); // TX - 9863800 to 9863939
writeRegister(0x00, 0xFF); // CS0 - 9870666 to 9870807
writeRegister(0x01, 0xFF); // CS1 - 9870816 to 9870957
writeRegister(0x16, 0xC0); // FIFO CTRL - 9870970 to 9871104
writeRegister(0x40, 0x04); // TX Buffer - 9871118 to 9871251
writeRegister(0x41, 0x0E); // TX Buffer - 9871262 to 9871400
writeRegister(0x44, 0x23); // TX Buffer - 9871410 to 9871548
writeRegister(0x45, 0x11); // TX Buffer - 9871559 to 9871698
writeRegister(0x46, 0x13); // TX Buffer - 9871707 to 9871847
writeRegister(0x04, 0x07); // TX - 9871859 to 9871995
writeRegister(0x00, 0xFF); // CS0 - 9878637 to 9878778
writeRegister(0x01, 0xFF); // CS1 - 9878790 to 9878934
writeRegister(0x16, 0xC0); // FIFO CTRL - 9878941 to 9879083
writeRegister(0x40, 0x04); // TX Buffer - 9879089 to 9879222
writeRegister(0x41, 0x0E); // TX Buffer - 9879236 to 9879371
writeRegister(0x44, 0x23); // TX Buffer - 9879385 to 9879519
writeRegister(0x45, 0x11); // TX Buffer - 9879533 to 9879669
writeRegister(0x46, 0x13); // TX Buffer - 9879681 to 9879818
writeRegister(0x04, 0x07); // TX - 9879830 to 9879966
writeRegister(0x00, 0xFF); // CS0 - 9886611 to 9886749
writeRegister(0x01, 0xFF); // CS1 - 9886761 to 9886901
writeRegister(0x16, 0xC0); // FIFO CTRL - 9886915 to 9887050
writeRegister(0x40, 0x04); // TX Buffer - 9887064 to 9887197
writeRegister(0x41, 0x0E); // TX Buffer - 9887207 to 9887345
writeRegister(0x44, 0x23); // TX Buffer - 9887356 to 9887498
writeRegister(0x45, 0x11); // TX Buffer - 9887504 to 9887646
writeRegister(0x46, 0x13); // TX Buffer - 9887653 to 9887791
writeRegister(0x04, 0x07); // TX - 9887801 to 9887943
writeRegister(0x00, 0xFF); // CS0 - 9894667 to 9894811
writeRegister(0x01, 0xFF); // CS1 - 9894817 to 9894957
writeRegister(0x16, 0xC0); // FIFO CTRL - 9894971 to 9895106
writeRegister(0x40, 0x04); // TX Buffer - 9895119 to 9895253
writeRegister(0x41, 0x0E); // TX Buffer - 9895263 to 9895401
writeRegister(0x44, 0x23); // TX Buffer - 9895411 to 9895551
writeRegister(0x45, 0x11); // TX Buffer - 9895560 to 9895699
writeRegister(0x46, 0x13); // TX Buffer - 9895708 to 9895848
writeRegister(0x04, 0x07); // TX - 9895857 to 9895996
writeRegister(0x00, 0xFF); // CS0 - 9902638 to 9902779
writeRegister(0x01, 0xFF); // CS1 - 9902792 to 9902928
writeRegister(0x16, 0xC0); // FIFO CTRL - 9902942 to 9903077
writeRegister(0x40, 0x04); // TX Buffer - 9903090 to 9903224
writeRegister(0x41, 0x0E); // TX Buffer - 9903237 to 9903372
writeRegister(0x44, 0x23); // TX Buffer - 9903386 to 9903522
writeRegister(0x45, 0x11); // TX Buffer - 9903534 to 9903669
writeRegister(0x46, 0x13); // TX Buffer - 9903683 to 9903819
writeRegister(0x04, 0x07); // TX - 9903832 to 9903967
writeRegister(0x00, 0xFF); // CS0 - 9910613 to 9910750
writeRegister(0x01, 0xFF); // CS1 - 9910763 to 9910904
writeRegister(0x16, 0xC0); // FIFO CTRL - 9910913 to 9911051
writeRegister(0x40, 0x04); // TX Buffer - 9911062 to 9911195
writeRegister(0x41, 0x0E); // TX Buffer - 9911209 to 9911343
writeRegister(0x44, 0x23); // TX Buffer - 9911357 to 9911493
writeRegister(0x45, 0x11); // TX Buffer - 9911505 to 9911640
writeRegister(0x46, 0x13); // TX Buffer - 9911654 to 9911795
writeRegister(0x04, 0x07); // TX - 9911803 to 9911938
writeRegister(0x00, 0xFF); // CS0 - 9918669 to 9918806
writeRegister(0x01, 0xFF); // CS1 - 9918818 to 9918960
writeRegister(0x16, 0xC0); // FIFO CTRL - 9918972 to 9919107
writeRegister(0x40, 0x04); // TX Buffer - 9919121 to 9919254
writeRegister(0x41, 0x0E); // TX Buffer - 9919264 to 9919402
writeRegister(0x44, 0x23); // TX Buffer - 9919413 to 9919555
writeRegister(0x45, 0x11); // TX Buffer - 9919561 to 9919703
writeRegister(0x46, 0x13); // TX Buffer - 9919710 to 9919848
writeRegister(0x04, 0x07); // TX - 9919859 to 9920000
writeRegister(0x00, 0xFF); // CS0 - 9926640 to 9926779
writeRegister(0x01, 0xFF); // CS1 - 9926790 to 9926931
writeRegister(0x16, 0xC0); // FIFO CTRL - 9926943 to 9927078
writeRegister(0x40, 0x04); // TX Buffer - 9927092 to 9927225
writeRegister(0x41, 0x0E); // TX Buffer - 9927239 to 9927375
writeRegister(0x44, 0x23); // TX Buffer - 9927387 to 9927523
writeRegister(0x45, 0x11); // TX Buffer - 9927536 to 9927670
writeRegister(0x46, 0x13); // TX Buffer - 9927684 to 9927819
writeRegister(0x04, 0x07); // TX - 9927833 to 9927967
writeRegister(0x00, 0xFF); // CS0 - 9934614 to 9934750
writeRegister(0x01, 0xFF); // CS1 - 9934764 to 9934904
writeRegister(0x16, 0xC0); // FIFO CTRL - 9934914 to 9935054
writeRegister(0x40, 0x04); // TX Buffer - 9935063 to 9935196
writeRegister(0x41, 0x0E); // TX Buffer - 9935210 to 9935345
writeRegister(0x44, 0x23); // TX Buffer - 9935358 to 9935494
writeRegister(0x45, 0x11); // TX Buffer - 9935507 to 9935641
writeRegister(0x46, 0x13); // TX Buffer - 9935655 to 9935790
writeRegister(0x04, 0x07); // TX - 9935804 to 9935938
writeRegister(0x00, 0xFF); // CS0 - 9942670 to 9942806
writeRegister(0x01, 0xFF); // CS1 - 9942820 to 9942961
writeRegister(0x16, 0xC0); // FIFO CTRL - 9942970 to 9943108
writeRegister(0x40, 0x04); // TX Buffer - 9943119 to 9943252
writeRegister(0x41, 0x0E); // TX Buffer - 9943266 to 9943400
writeRegister(0x44, 0x23); // TX Buffer - 9943414 to 9943550
writeRegister(0x45, 0x11); // TX Buffer - 9943563 to 9943697
writeRegister(0x46, 0x13); // TX Buffer - 9943711 to 9943854
writeRegister(0x04, 0x07); // TX - 9943860 to 9943994
writeRegister(0x00, 0xFF); // CS0 - 9950641 to 9950782
writeRegister(0x01, 0xFF); // CS1 - 9950791 to 9950932
writeRegister(0x16, 0xC0); // FIFO CTRL - 9950945 to 9951079
writeRegister(0x40, 0x04); // TX Buffer - 9951093 to 9951226
writeRegister(0x41, 0x0E); // TX Buffer - 9951237 to 9951375
writeRegister(0x44, 0x23); // TX Buffer - 9951385 to 9951523
writeRegister(0x45, 0x11); // TX Buffer - 9951534 to 9951673
writeRegister(0x46, 0x13); // TX Buffer - 9951682 to 9951822
writeRegister(0x04, 0x07); // TX - 9951834 to 9951970
writeRegister(0x00, 0xFF); // CS0 - 9958612 to 9958753
writeRegister(0x01, 0xFF); // CS1 - 9958765 to 9958909
writeRegister(0x16, 0xC0); // FIFO CTRL - 9958916 to 9959054
writeRegister(0x40, 0x04); // TX Buffer - 9959064 to 9959197
writeRegister(0x41, 0x0E); // TX Buffer - 9959211 to 9959346
writeRegister(0x44, 0x23); // TX Buffer - 9959360 to 9959494
writeRegister(0x45, 0x11); // TX Buffer - 9959508 to 9959644
writeRegister(0x46, 0x13); // TX Buffer - 9959657 to 9959793
writeRegister(0x04, 0x07); // TX - 9959805 to 9959941
writeRegister(0x00, 0xFF); // CS0 - 9966671 to 9966807
writeRegister(0x01, 0xFF); // CS1 - 9966821 to 9966961
writeRegister(0x16, 0xC0); // FIFO CTRL - 9966972 to 9967110
writeRegister(0x40, 0x04); // TX Buffer - 9967120 to 9967253
writeRegister(0x41, 0x0E); // TX Buffer - 9967267 to 9967402
writeRegister(0x44, 0x23); // TX Buffer - 9967415 to 9967550
writeRegister(0x45, 0x11); // TX Buffer - 9967564 to 9967700
writeRegister(0x46, 0x13); // TX Buffer - 9967712 to 9967849
writeRegister(0x04, 0x07); // TX - 9967861 to 9967995
writeRegister(0x00, 0xFF); // CS0 - 9974642 to 9974786
writeRegister(0x01, 0xFF); // CS1 - 9974792 to 9974932
writeRegister(0x16, 0xC0); // FIFO CTRL - 9974946 to 9975081
writeRegister(0x40, 0x04); // TX Buffer - 9975094 to 9975228
writeRegister(0x41, 0x0E); // TX Buffer - 9975238 to 9975376
writeRegister(0x44, 0x23); // TX Buffer - 9975386 to 9975526
writeRegister(0x45, 0x11); // TX Buffer - 9975535 to 9975674
writeRegister(0x46, 0x13); // TX Buffer - 9975683 to 9975823
writeRegister(0x04, 0x07); // TX - 9975832 to 9975971
writeRegister(0x00, 0xFF); // CS0 - 9982613 to 9982754
writeRegister(0x01, 0xFF); // CS1 - 9982767 to 9982903
writeRegister(0x16, 0xC0); // FIFO CTRL - 9982917 to 9983052
writeRegister(0x40, 0x04); // TX Buffer - 9983066 to 9983199
writeRegister(0x41, 0x0E); // TX Buffer - 9983212 to 9983347
writeRegister(0x44, 0x23); // TX Buffer - 9983361 to 9983497
writeRegister(0x45, 0x11); // TX Buffer - 9983509 to 9983644
writeRegister(0x46, 0x13); // TX Buffer - 9983658 to 9983794
writeRegister(0x04, 0x07); // TX - 9983807 to 9983942
writeRegister(0x00, 0xFF); // CS0 - 9990669 to 9990810
writeRegister(0x01, 0xFF); // CS1 - 9990822 to 9990967
writeRegister(0x16, 0xC0); // FIFO CTRL - 9990973 to 9991111
writeRegister(0x40, 0x04); // TX Buffer - 9991121 to 9991256
writeRegister(0x41, 0x0E); // TX Buffer - 9991268 to 9991403
writeRegister(0x44, 0x23); // TX Buffer - 9991417 to 9991551
writeRegister(0x45, 0x11); // TX Buffer - 9991565 to 9991701
writeRegister(0x46, 0x13); // TX Buffer - 9991714 to 9991850
writeRegister(0x04, 0x07); // TX - 9991863 to 9991998
writeRegister(0x00, 0xFF); // CS0 - 9998644 to 9998787
writeRegister(0x01, 0xFF); // CS1 - 9998793 to 9998935
writeRegister(0x16, 0xC0); // FIFO CTRL - 9998947 to 9999082
writeRegister(0x40, 0x04); // TX Buffer - 9999096 to 9999229
writeRegister(0x41, 0x0E); // TX Buffer - 9999239 to 9999377
writeRegister(0x44, 0x23); // TX Buffer - 9999388 to 9999530
writeRegister(0x45, 0x11); // TX Buffer - 9999536 to 9999678
writeRegister(0x46, 0x13); // TX Buffer - 9999685 to 9999823
writeRegister(0x04, 0x07); // TX - 9999834 to 9999975
writeRegister(0x00, 0xFF); // CS0 - 10006615 to 10006754
writeRegister(0x01, 0xFF); // CS1 - 10006768 to 10006906
writeRegister(0x16, 0xC0); // FIFO CTRL - 10006918 to 10007053
writeRegister(0x40, 0x04); // TX Buffer - 10007067 to 10007200
writeRegister(0x41, 0x0E); // TX Buffer - 10007214 to 10007350
writeRegister(0x44, 0x23); // TX Buffer - 10007362 to 10007498
writeRegister(0x45, 0x11); // TX Buffer - 10007511 to 10007645
writeRegister(0x46, 0x13); // TX Buffer - 10007659 to 10007794
writeRegister(0x04, 0x07); // TX - 10007808 to 10007942
writeRegister(0x00, 0xFF); // CS0 - 10014670 to 10014811
writeRegister(0x01, 0xFF); // CS1 - 10014824 to 10014960
writeRegister(0x16, 0xC0); // FIFO CTRL - 10014974 to 10015109
writeRegister(0x40, 0x04); // TX Buffer - 10015123 to 10015256
writeRegister(0x41, 0x0E); // TX Buffer - 10015270 to 10015404
writeRegister(0x44, 0x23); // TX Buffer - 10015418 to 10015554
writeRegister(0x45, 0x11); // TX Buffer - 10015566 to 10015701
writeRegister(0x46, 0x13); // TX Buffer - 10015715 to 10015850
writeRegister(0x04, 0x07); // TX - 10015864 to 10015998
writeRegister(0x00, 0xFF); // CS0 - 10022645 to 10022781
writeRegister(0x01, 0xFF); // CS1 - 10022795 to 10022936
writeRegister(0x16, 0xC0); // FIFO CTRL - 10022945 to 10023083
writeRegister(0x40, 0x04); // TX Buffer - 10023094 to 10023233
writeRegister(0x41, 0x0E); // TX Buffer - 10023241 to 10023383
writeRegister(0x44, 0x23); // TX Buffer - 10023389 to 10023531
writeRegister(0x45, 0x11); // TX Buffer - 10023538 to 10023680
writeRegister(0x46, 0x13); // TX Buffer - 10023686 to 10023829
writeRegister(0x04, 0x07); // TX - 10023835 to 10023977
writeRegister(0x00, 0xFF); // CS0 - 10030616 to 10030757
writeRegister(0x01, 0xFF); // CS1 - 10030766 to 10030907
writeRegister(0x16, 0xC0); // FIFO CTRL - 10030920 to 10031054
writeRegister(0x40, 0x04); // TX Buffer - 10031068 to 10031201
writeRegister(0x41, 0x0E); // TX Buffer - 10031215 to 10031350
writeRegister(0x44, 0x23); // TX Buffer - 10031364 to 10031498
writeRegister(0x45, 0x11); // TX Buffer - 10031512 to 10031648
writeRegister(0x46, 0x13); // TX Buffer - 10031660 to 10031797
writeRegister(0x04, 0x07); // TX - 10031809 to 10031945
writeRegister(0x00, 0xFF); // CS0 - 10038672 to 10038811
writeRegister(0x01, 0xFF); // CS1 - 10038825 to 10038963
writeRegister(0x16, 0xC0); // FIFO CTRL - 10038975 to 10039110
writeRegister(0x40, 0x04); // TX Buffer - 10039124 to 10039257
writeRegister(0x41, 0x0E); // TX Buffer - 10039271 to 10039406
writeRegister(0x44, 0x23); // TX Buffer - 10039419 to 10039554
writeRegister(0x45, 0x11); // TX Buffer - 10039568 to 10039704
writeRegister(0x46, 0x13); // TX Buffer - 10039716 to 10039851
writeRegister(0x04, 0x07); // TX - 10039865 to 10039999
writeRegister(0x00, 0xFF); // CS0 - 10046646 to 10046782
writeRegister(0x01, 0xFF); // CS1 - 10046796 to 10046936
writeRegister(0x16, 0xC0); // FIFO CTRL - 10046947 to 10047085
writeRegister(0x40, 0x04); // TX Buffer - 10047095 to 10047228
writeRegister(0x41, 0x0E); // TX Buffer - 10047242 to 10047377
writeRegister(0x44, 0x23); // TX Buffer - 10047390 to 10047525
writeRegister(0x45, 0x11); // TX Buffer - 10047539 to 10047675
writeRegister(0x46, 0x13); // TX Buffer - 10047687 to 10047830
writeRegister(0x04, 0x07); // TX - 10047836 to 10047970
writeRegister(0x00, 0xFF); // CS0 - 10054617 to 10054758
writeRegister(0x01, 0xFF); // CS1 - 10054767 to 10054907
writeRegister(0x16, 0xC0); // FIFO CTRL - 10054921 to 10055056
writeRegister(0x40, 0x04); // TX Buffer - 10055069 to 10055203
writeRegister(0x41, 0x0E); // TX Buffer - 10055213 to 10055351
writeRegister(0x44, 0x23); // TX Buffer - 10055361 to 10055501
writeRegister(0x45, 0x11); // TX Buffer - 10055510 to 10055648
writeRegister(0x46, 0x13); // TX Buffer - 10055658 to 10055798
writeRegister(0x04, 0x07); // TX - 10055811 to 10055946
writeRegister(0x00, 0xFF); // CS0 - 10062673 to 10062814
writeRegister(0x01, 0xFF); // CS1 - 10062823 to 10062963
writeRegister(0x16, 0xC0); // FIFO CTRL - 10062977 to 10063113
writeRegister(0x40, 0x04); // TX Buffer - 10063125 to 10063260
writeRegister(0x41, 0x0E); // TX Buffer - 10063272 to 10063407
writeRegister(0x44, 0x23); // TX Buffer - 10063421 to 10063555
writeRegister(0x45, 0x11); // TX Buffer - 10063569 to 10063705
writeRegister(0x46, 0x13); // TX Buffer - 10063718 to 10063854
writeRegister(0x04, 0x07); // TX - 10063867 to 10064002
writeRegister(0x00, 0xFF); // CS0 - 10070644 to 10070785
writeRegister(0x01, 0xFF); // CS1 - 10070797 to 10070942
writeRegister(0x16, 0xC0); // FIFO CTRL - 10070948 to 10071086
writeRegister(0x40, 0x04); // TX Buffer - 10071096 to 10071230
writeRegister(0x41, 0x0E); // TX Buffer - 10071243 to 10071378
writeRegister(0x44, 0x23); // TX Buffer - 10071392 to 10071526
writeRegister(0x45, 0x11); // TX Buffer - 10071540 to 10071676
writeRegister(0x46, 0x13); // TX Buffer - 10071689 to 10071825
writeRegister(0x04, 0x07); // TX - 10071838 to 10071973
writeRegister(0x00, 0xFF); // CS0 - 10078619 to 10078762
writeRegister(0x01, 0xFF); // CS1 - 10078769 to 10078910
writeRegister(0x16, 0xC0); // FIFO CTRL - 10078922 to 10079057
writeRegister(0x40, 0x04); // TX Buffer - 10079071 to 10079204
writeRegister(0x41, 0x0E); // TX Buffer - 10079214 to 10079352
writeRegister(0x44, 0x23); // TX Buffer - 10079363 to 10079502
writeRegister(0x45, 0x11); // TX Buffer - 10079511 to 10079649
writeRegister(0x46, 0x13); // TX Buffer - 10079660 to 10079798
writeRegister(0x04, 0x07); // TX - 10079809 to 10079946
writeRegister(0x00, 0xFF); // CS0 - 10086674 to 10086815
writeRegister(0x01, 0xFF); // CS1 - 10086824 to 10086964
writeRegister(0x16, 0xC0); // FIFO CTRL - 10086978 to 10087113
writeRegister(0x40, 0x04); // TX Buffer - 10087127 to 10087260
writeRegister(0x41, 0x0E); // TX Buffer - 10087270 to 10087408
writeRegister(0x44, 0x23); // TX Buffer - 10087419 to 10087558
writeRegister(0x45, 0x11); // TX Buffer - 10087567 to 10087705
writeRegister(0x46, 0x13); // TX Buffer - 10087715 to 10087854
writeRegister(0x04, 0x07); // TX - 10087868 to 10088002
writeRegister(0x00, 0xFF); // CS0 - 10094645 to 10094785
writeRegister(0x01, 0xFF); // CS1 - 10094799 to 10094943
writeRegister(0x16, 0xC0); // FIFO CTRL - 10094949 to 10095090
writeRegister(0x40, 0x04); // TX Buffer - 10095098 to 10095231
writeRegister(0x41, 0x0E); // TX Buffer - 10095245 to 10095379
writeRegister(0x44, 0x23); // TX Buffer - 10095393 to 10095529
writeRegister(0x45, 0x11); // TX Buffer - 10095542 to 10095676
writeRegister(0x46, 0x13); // TX Buffer - 10095690 to 10095825
writeRegister(0x04, 0x07); // TX - 10095839 to 10095973
writeRegister(0x00, 0xFF); // CS0 - 10102620 to 10102756
writeRegister(0x01, 0xFF); // CS1 - 10102770 to 10102911
writeRegister(0x16, 0xC0); // FIFO CTRL - 10102924 to 10103058
writeRegister(0x40, 0x04); // TX Buffer - 10103072 to 10103205
writeRegister(0x41, 0x0E); // TX Buffer - 10103216 to 10103354
writeRegister(0x44, 0x23); // TX Buffer - 10103364 to 10103506
writeRegister(0x45, 0x11); // TX Buffer - 10103513 to 10103655
writeRegister(0x46, 0x13); // TX Buffer - 10103661 to 10103801
writeRegister(0x04, 0x07); // TX - 10103810 to 10103952
writeRegister(0x00, 0xFF); // CS0 - 10110676 to 10110819
writeRegister(0x01, 0xFF); // CS1 - 10110826 to 10110967
writeRegister(0x16, 0xC0); // FIFO CTRL - 10110979 to 10111114
writeRegister(0x40, 0x04); // TX Buffer - 10111128 to 10111261
writeRegister(0x41, 0x0E); // TX Buffer - 10111271 to 10111410
writeRegister(0x44, 0x23); // TX Buffer - 10111420 to 10111558
writeRegister(0x45, 0x11); // TX Buffer - 10111568 to 10111708
writeRegister(0x46, 0x13); // TX Buffer - 10111717 to 10111855
writeRegister(0x04, 0x07); // TX - 10111866 to 10112003
writeRegister(0x00, 0xFF); // CS0 - 10118647 to 10118786
writeRegister(0x01, 0xFF); // CS1 - 10118800 to 10118938
writeRegister(0x16, 0xC0); // FIFO CTRL - 10118951 to 10119085
writeRegister(0x40, 0x04); // TX Buffer - 10119099 to 10119232
writeRegister(0x41, 0x0E); // TX Buffer - 10119246 to 10119381
writeRegister(0x44, 0x23); // TX Buffer - 10119394 to 10119529
writeRegister(0x45, 0x11); // TX Buffer - 10119543 to 10119679
writeRegister(0x46, 0x13); // TX Buffer - 10119691 to 10119828
writeRegister(0x04, 0x07); // TX - 10119840 to 10119974
writeRegister(0x00, 0xFF); // CS0 - 10126621 to 10126757
writeRegister(0x01, 0xFF); // CS1 - 10126771 to 10126911
writeRegister(0x16, 0xC0); // FIFO CTRL - 10126922 to 10127060
writeRegister(0x40, 0x04); // TX Buffer - 10127070 to 10127203
writeRegister(0x41, 0x0E); // TX Buffer - 10127217 to 10127352
writeRegister(0x44, 0x23); // TX Buffer - 10127365 to 10127500
writeRegister(0x45, 0x11); // TX Buffer - 10127514 to 10127650
writeRegister(0x46, 0x13); // TX Buffer - 10127662 to 10127805
writeRegister(0x04, 0x07); // TX - 10127811 to 10127947
writeRegister(0x00, 0xFF); // CS0 - 10134677 to 10134813
writeRegister(0x01, 0xFF); // CS1 - 10134827 to 10134967
writeRegister(0x16, 0xC0); // FIFO CTRL - 10134981 to 10135115
writeRegister(0x40, 0x04); // TX Buffer - 10135129 to 10135262
writeRegister(0x41, 0x0E); // TX Buffer - 10135273 to 10135411
writeRegister(0x44, 0x23); // TX Buffer - 10135421 to 10135563
writeRegister(0x45, 0x11); // TX Buffer - 10135570 to 10135712
writeRegister(0x46, 0x13); // TX Buffer - 10135718 to 10135858
writeRegister(0x04, 0x07); // TX - 10135867 to 10136009
writeRegister(0x00, 0xFF); // CS0 - 10142648 to 10142789
writeRegister(0x01, 0xFF); // CS1 - 10142798 to 10142938
writeRegister(0x16, 0xC0); // FIFO CTRL - 10142952 to 10143087
writeRegister(0x40, 0x04); // TX Buffer - 10143100 to 10143235
writeRegister(0x41, 0x0E); // TX Buffer - 10143247 to 10143382
writeRegister(0x44, 0x23); // TX Buffer - 10143396 to 10143530
writeRegister(0x45, 0x11); // TX Buffer - 10143544 to 10143680
writeRegister(0x46, 0x13); // TX Buffer - 10143693 to 10143829
writeRegister(0x04, 0x07); // TX - 10143842 to 10143977
writeRegister(0x00, 0xFF); // CS0 - 10150623 to 10150760
writeRegister(0x01, 0xFF); // CS1 - 10150772 to 10150914
writeRegister(0x16, 0xC0); // FIFO CTRL - 10150923 to 10151061
writeRegister(0x40, 0x04); // TX Buffer - 10151071 to 10151205
writeRegister(0x41, 0x0E); // TX Buffer - 10151218 to 10151353
writeRegister(0x44, 0x23); // TX Buffer - 10151367 to 10151501
writeRegister(0x45, 0x11); // TX Buffer - 10151515 to 10151651
writeRegister(0x46, 0x13); // TX Buffer - 10151664 to 10151800
writeRegister(0x04, 0x07); // TX - 10151813 to 10151948
writeRegister(0x00, 0xFF); // CS0 - 10158678 to 10158816
writeRegister(0x01, 0xFF); // CS1 - 10158828 to 10158968
writeRegister(0x16, 0xC0); // FIFO CTRL - 10158979 to 10159117
writeRegister(0x40, 0x04); // TX Buffer - 10159127 to 10159260
writeRegister(0x41, 0x0E); // TX Buffer - 10159274 to 10159409
writeRegister(0x44, 0x23); // TX Buffer - 10159423 to 10159557
writeRegister(0x45, 0x11); // TX Buffer - 10159571 to 10159707
writeRegister(0x46, 0x13); // TX Buffer - 10159719 to 10159862
writeRegister(0x04, 0x07); // TX - 10159868 to 10160004
writeRegister(0x00, 0xFF); // CS0 - 10166649 to 10166790
writeRegister(0x01, 0xFF); // CS1 - 10166799 to 10166939
writeRegister(0x16, 0xC0); // FIFO CTRL - 10166953 to 10167088
writeRegister(0x40, 0x04); // TX Buffer - 10167102 to 10167235
writeRegister(0x41, 0x0E); // TX Buffer - 10167245 to 10167383
writeRegister(0x44, 0x23); // TX Buffer - 10167394 to 10167533
writeRegister(0x45, 0x11); // TX Buffer - 10167542 to 10167680
writeRegister(0x46, 0x13); // TX Buffer - 10167691 to 10167829
writeRegister(0x04, 0x07); // TX - 10167843 to 10167977
writeRegister(0x00, 0xFF); // CS0 - 10174620 to 10174760
writeRegister(0x01, 0xFF); // CS1 - 10174774 to 10174918
writeRegister(0x16, 0xC0); // FIFO CTRL - 10174924 to 10175062
writeRegister(0x40, 0x04); // TX Buffer - 10175073 to 10175206
writeRegister(0x41, 0x0E); // TX Buffer - 10175220 to 10175354
writeRegister(0x44, 0x23); // TX Buffer - 10175368 to 10175504
writeRegister(0x45, 0x11); // TX Buffer - 10175517 to 10175651
writeRegister(0x46, 0x13); // TX Buffer - 10175665 to 10175800
writeRegister(0x04, 0x07); // TX - 10175814 to 10175948
writeRegister(0x00, 0xFF); // CS0 - 10182680 to 10182817
writeRegister(0x01, 0xFF); // CS1 - 10182830 to 10182971
writeRegister(0x16, 0xC0); // FIFO CTRL - 10182980 to 10183118
writeRegister(0x40, 0x04); // TX Buffer - 10183128 to 10183262
writeRegister(0x41, 0x0E); // TX Buffer - 10183275 to 10183410
writeRegister(0x44, 0x23); // TX Buffer - 10183424 to 10183560
writeRegister(0x45, 0x11); // TX Buffer - 10183572 to 10183707
writeRegister(0x46, 0x13); // TX Buffer - 10183721 to 10183857
writeRegister(0x04, 0x07); // TX - 10183870 to 10184005
writeRegister(0x00, 0xFF); // CS0 - 10190651 to 10190794
writeRegister(0x01, 0xFF); // CS1 - 10190801 to 10190942
writeRegister(0x16, 0xC0); // FIFO CTRL - 10190954 to 10191089
writeRegister(0x40, 0x04); // TX Buffer - 10191103 to 10191236
writeRegister(0x41, 0x0E); // TX Buffer - 10191246 to 10191385
writeRegister(0x44, 0x23); // TX Buffer - 10191395 to 10191533
writeRegister(0x45, 0x11); // TX Buffer - 10191543 to 10191683
writeRegister(0x46, 0x13); // TX Buffer - 10191692 to 10191830
writeRegister(0x04, 0x07); // TX - 10191841 to 10191978
writeRegister(0x00, 0xFF); // CS0 - 10198622 to 10198761
writeRegister(0x01, 0xFF); // CS1 - 10198775 to 10198913
writeRegister(0x16, 0xC0); // FIFO CTRL - 10198926 to 10199060
writeRegister(0x40, 0x04); // TX Buffer - 10199074 to 10199207
writeRegister(0x41, 0x0E); // TX Buffer - 10199221 to 10199356
writeRegister(0x44, 0x23); // TX Buffer - 10199369 to 10199504
writeRegister(0x45, 0x11); // TX Buffer - 10199518 to 10199654
writeRegister(0x46, 0x13); // TX Buffer - 10199666 to 10199803
writeRegister(0x04, 0x07); // TX - 10199815 to 10199949
writeRegister(0x00, 0xFF); // CS0 - 10206678 to 10206817
writeRegister(0x01, 0xFF); // CS1 - 10206831 to 10206975
writeRegister(0x16, 0xC0); // FIFO CTRL - 10206981 to 10207119
writeRegister(0x40, 0x04); // TX Buffer - 10207130 to 10207263
writeRegister(0x41, 0x0E); // TX Buffer - 10207277 to 10207411
writeRegister(0x44, 0x23); // TX Buffer - 10207425 to 10207561
writeRegister(0x45, 0x11); // TX Buffer - 10207574 to 10207708
writeRegister(0x46, 0x13); // TX Buffer - 10207722 to 10207857
writeRegister(0x04, 0x07); // TX - 10207871 to 10208005
writeRegister(0x00, 0xFF); // CS0 - 10214652 to 10214796
writeRegister(0x01, 0xFF); // CS1 - 10214802 to 10214942
writeRegister(0x16, 0xC0); // FIFO CTRL - 10214956 to 10215092
writeRegister(0x40, 0x04); // TX Buffer - 10215104 to 10215239
writeRegister(0x41, 0x0E); // TX Buffer - 10215248 to 10215386
writeRegister(0x44, 0x23); // TX Buffer - 10215396 to 10215538
writeRegister(0x45, 0x11); // TX Buffer - 10215545 to 10215687
writeRegister(0x46, 0x13); // TX Buffer - 10215693 to 10215833
writeRegister(0x04, 0x07); // TX - 10215842 to 10215984
writeRegister(0x00, 0xFF); // CS0 - 10222623 to 10222764
writeRegister(0x01, 0xFF); // CS1 - 10222776 to 10222913
writeRegister(0x16, 0xC0); // FIFO CTRL - 10222927 to 10223062
writeRegister(0x40, 0x04); // TX Buffer - 10223075 to 10223209
writeRegister(0x41, 0x0E); // TX Buffer - 10223222 to 10223357
writeRegister(0x44, 0x23); // TX Buffer - 10223371 to 10223505
writeRegister(0x45, 0x11); // TX Buffer - 10223519 to 10223655
writeRegister(0x46, 0x13); // TX Buffer - 10223668 to 10223804
writeRegister(0x04, 0x07); // TX - 10223817 to 10223952
writeRegister(0x00, 0xFF); // CS0 - 10230679 to 10230820
writeRegister(0x01, 0xFF); // CS1 - 10230832 to 10230970
writeRegister(0x16, 0xC0); // FIFO CTRL - 10230983 to 10231117
writeRegister(0x40, 0x04); // TX Buffer - 10231131 to 10231264
writeRegister(0x41, 0x0E); // TX Buffer - 10231278 to 10231413
writeRegister(0x44, 0x23); // TX Buffer - 10231427 to 10231561
writeRegister(0x45, 0x11); // TX Buffer - 10231575 to 10231711
writeRegister(0x46, 0x13); // TX Buffer - 10231723 to 10231860
writeRegister(0x04, 0x07); // TX - 10231872 to 10232008
writeRegister(0x00, 0xFF); // CS0 - 10238653 to 10238791
writeRegister(0x01, 0xFF); // CS1 - 10238803 to 10238943
writeRegister(0x16, 0xC0); // FIFO CTRL - 10238954 to 10239092
writeRegister(0x40, 0x04); // TX Buffer - 10239102 to 10239243
writeRegister(0x41, 0x0E); // TX Buffer - 10239249 to 10239390
writeRegister(0x44, 0x23); // TX Buffer - 10239398 to 10239540
writeRegister(0x45, 0x11); // TX Buffer - 10239546 to 10239688
writeRegister(0x46, 0x13); // TX Buffer - 10239694 to 10239837
writeRegister(0x04, 0x07); // TX - 10239843 to 10239985
writeRegister(0x00, 0xFF); // CS0 - 10246624 to 10246764
writeRegister(0x01, 0xFF); // CS1 - 10246774 to 10246914
writeRegister(0x16, 0xC0); // FIFO CTRL - 10246928 to 10247063
writeRegister(0x40, 0x04); // TX Buffer - 10247077 to 10247210
writeRegister(0x41, 0x0E); // TX Buffer - 10247224 to 10247358
writeRegister(0x44, 0x23); // TX Buffer - 10247372 to 10247508
writeRegister(0x45, 0x11); // TX Buffer - 10247521 to 10247655
writeRegister(0x46, 0x13); // TX Buffer - 10247669 to 10247804
writeRegister(0x04, 0x07); // TX - 10247818 to 10247952
writeRegister(0x00, 0xFF); // CS0 - 10254680 to 10254821
writeRegister(0x01, 0xFF); // CS1 - 10254834 to 10254970
writeRegister(0x16, 0xC0); // FIFO CTRL - 10254984 to 10255119
writeRegister(0x40, 0x04); // TX Buffer - 10255132 to 10255266
writeRegister(0x41, 0x0E); // TX Buffer - 10255279 to 10255414
writeRegister(0x44, 0x23); // TX Buffer - 10255428 to 10255564
writeRegister(0x45, 0x11); // TX Buffer - 10255576 to 10255712
writeRegister(0x46, 0x13); // TX Buffer - 10255725 to 10255861
writeRegister(0x04, 0x07); // TX - 10255874 to 10256009
writeRegister(0x00, 0xFF); // CS0 - 10262655 to 10262792
writeRegister(0x01, 0xFF); // CS1 - 10262805 to 10262946
writeRegister(0x16, 0xC0); // FIFO CTRL - 10262955 to 10263093
writeRegister(0x40, 0x04); // TX Buffer - 10263103 to 10263237
writeRegister(0x41, 0x0E); // TX Buffer - 10263250 to 10263385
writeRegister(0x44, 0x23); // TX Buffer - 10263399 to 10263535
writeRegister(0x45, 0x11); // TX Buffer - 10263547 to 10263682
writeRegister(0x46, 0x13); // TX Buffer - 10263696 to 10263838
writeRegister(0x04, 0x07); // TX - 10263845 to 10263980
writeRegister(0x00, 0xFF); // CS0 - 10270626 to 10270765
writeRegister(0x01, 0xFF); // CS1 - 10270776 to 10270917
writeRegister(0x16, 0xC0); // FIFO CTRL - 10270930 to 10271064
writeRegister(0x40, 0x04); // TX Buffer - 10271078 to 10271211
writeRegister(0x41, 0x0E); // TX Buffer - 10271222 to 10271360
writeRegister(0x44, 0x23); // TX Buffer - 10271370 to 10271508
writeRegister(0x45, 0x11); // TX Buffer - 10271518 to 10271658
writeRegister(0x46, 0x13); // TX Buffer - 10271667 to 10271807
writeRegister(0x04, 0x07); // TX - 10271819 to 10271953
writeRegister(0x00, 0xFF); // CS0 - 10278682 to 10278821
writeRegister(0x01, 0xFF); // CS1 - 10278831 to 10278973
writeRegister(0x16, 0xC0); // FIFO CTRL - 10278985 to 10279120
writeRegister(0x40, 0x04); // TX Buffer - 10279134 to 10279267
writeRegister(0x41, 0x0E); // TX Buffer - 10279281 to 10279415
writeRegister(0x44, 0x23); // TX Buffer - 10279429 to 10279565
writeRegister(0x45, 0x11); // TX Buffer - 10279578 to 10279712
writeRegister(0x46, 0x13); // TX Buffer - 10279726 to 10279861
writeRegister(0x04, 0x07); // TX - 10279875 to 10280009
writeRegister(0x00, 0xFF); // CS0 - 10286653 to 10286792
writeRegister(0x01, 0xFF); // CS1 - 10286806 to 10286950
writeRegister(0x16, 0xC0); // FIFO CTRL - 10286956 to 10287094
writeRegister(0x40, 0x04); // TX Buffer - 10287105 to 10287238
writeRegister(0x41, 0x0E); // TX Buffer - 10287252 to 10287388
writeRegister(0x44, 0x23); // TX Buffer - 10287400 to 10287536
writeRegister(0x45, 0x11); // TX Buffer - 10287549 to 10287683
writeRegister(0x46, 0x13); // TX Buffer - 10287697 to 10287832
writeRegister(0x04, 0x07); // TX - 10287846 to 10287980
writeRegister(0x00, 0xFF); // CS0 - 10294627 to 10294771
writeRegister(0x01, 0xFF); // CS1 - 10294777 to 10294917
writeRegister(0x16, 0xC0); // FIFO CTRL - 10294931 to 10295067
writeRegister(0x40, 0x04); // TX Buffer - 10295079 to 10295214
writeRegister(0x41, 0x0E); // TX Buffer - 10295223 to 10295361
writeRegister(0x44, 0x23); // TX Buffer - 10295371 to 10295509
writeRegister(0x45, 0x11); // TX Buffer - 10295520 to 10295659
writeRegister(0x46, 0x13); // TX Buffer - 10295668 to 10295808
writeRegister(0x04, 0x07); // TX - 10295817 to 10295956
writeRegister(0x00, 0xFF); // CS0 - 10302683 to 10302822
writeRegister(0x01, 0xFF); // CS1 - 10302833 to 10302974
writeRegister(0x16, 0xC0); // FIFO CTRL - 10302987 to 10303121
writeRegister(0x40, 0x04); // TX Buffer - 10303135 to 10303268
writeRegister(0x41, 0x0E); // TX Buffer - 10303279 to 10303417
writeRegister(0x44, 0x23); // TX Buffer - 10303427 to 10303565
writeRegister(0x45, 0x11); // TX Buffer - 10303576 to 10303715
writeRegister(0x46, 0x13); // TX Buffer - 10303724 to 10303864
writeRegister(0x04, 0x07); // TX - 10303876 to 10304012
writeRegister(0x00, 0xFF); // CS0 - 10310661 to 10310802
writeRegister(0x01, 0xFF); // CS1 - 10310815 to 10310951
writeRegister(0x16, 0xC0); // FIFO CTRL - 10310965 to 10311100
writeRegister(0x40, 0x04); // TX Buffer - 10311113 to 10311247
writeRegister(0x41, 0x0E); // TX Buffer - 10311260 to 10311395
writeRegister(0x44, 0x23); // TX Buffer - 10311409 to 10311545
writeRegister(0x45, 0x11); // TX Buffer - 10311557 to 10311692
writeRegister(0x46, 0x13); // TX Buffer - 10311706 to 10311842
writeRegister(0x04, 0x07); // TX - 10311855 to 10311990
writeRegister(0x00, 0xFF); // CS0 - 10318636 to 10318773
writeRegister(0x01, 0xFF); // CS1 - 10318786 to 10318927
writeRegister(0x16, 0xC0); // FIFO CTRL - 10318936 to 10319074
writeRegister(0x40, 0x04); // TX Buffer - 10319085 to 10319218
writeRegister(0x41, 0x0E); // TX Buffer - 10319232 to 10319366
writeRegister(0x44, 0x23); // TX Buffer - 10319380 to 10319516
writeRegister(0x45, 0x11); // TX Buffer - 10319528 to 10319663
writeRegister(0x46, 0x13); // TX Buffer - 10319677 to 10319818
writeRegister(0x04, 0x07); // TX - 10319826 to 10319961
writeRegister(0x00, 0xFF); // CS0 - 10326692 to 10326829
writeRegister(0x01, 0xFF); // CS1 - 10326841 to 10326983
writeRegister(0x16, 0xC0); // FIFO CTRL - 10326995 to 10327130
writeRegister(0x40, 0x04); // TX Buffer - 10327144 to 10327277
writeRegister(0x41, 0x0E); // TX Buffer - 10327287 to 10327425
writeRegister(0x44, 0x23); // TX Buffer - 10327436 to 10327578
writeRegister(0x45, 0x11); // TX Buffer - 10327584 to 10327726
writeRegister(0x46, 0x13); // TX Buffer - 10327733 to 10327871
writeRegister(0x04, 0x07); // TX - 10327882 to 10328023
writeRegister(0x00, 0xFF); // CS0 - 10334663 to 10334802
writeRegister(0x01, 0xFF); // CS1 - 10334813 to 10334954
writeRegister(0x16, 0xC0); // FIFO CTRL - 10334966 to 10335101
writeRegister(0x40, 0x04); // TX Buffer - 10335115 to 10335248
writeRegister(0x41, 0x0E); // TX Buffer - 10335262 to 10335396
writeRegister(0x44, 0x23); // TX Buffer - 10335410 to 10335546
writeRegister(0x45, 0x11); // TX Buffer - 10335559 to 10335693
writeRegister(0x46, 0x13); // TX Buffer - 10335707 to 10335842
writeRegister(0x04, 0x07); // TX - 10335856 to 10335990
writeRegister(0x00, 0xFF); // CS0 - 10342637 to 10342773
writeRegister(0x01, 0xFF); // CS1 - 10342787 to 10342927
writeRegister(0x16, 0xC0); // FIFO CTRL - 10342937 to 10343077
writeRegister(0x40, 0x04); // TX Buffer - 10343086 to 10343219
writeRegister(0x41, 0x0E); // TX Buffer - 10343233 to 10343369
writeRegister(0x44, 0x23); // TX Buffer - 10343381 to 10343517
writeRegister(0x45, 0x11); // TX Buffer - 10343530 to 10343664
writeRegister(0x46, 0x13); // TX Buffer - 10343678 to 10343813
writeRegister(0x04, 0x07); // TX - 10343827 to 10343961
writeRegister(0x00, 0xFF); // CS0 - 10350693 to 10350830
writeRegister(0x01, 0xFF); // CS1 - 10350843 to 10350984
writeRegister(0x16, 0xC0); // FIFO CTRL - 10350993 to 10351131
writeRegister(0x40, 0x04); // TX Buffer - 10351142 to 10351275
writeRegister(0x41, 0x0E); // TX Buffer - 10351289 to 10351423
writeRegister(0x44, 0x23); // TX Buffer - 10351437 to 10351573
writeRegister(0x45, 0x11); // TX Buffer - 10351586 to 10351720
writeRegister(0x46, 0x13); // TX Buffer - 10351734 to 10351877
writeRegister(0x04, 0x07); // TX - 10351883 to 10352017
writeRegister(0x00, 0xFF); // CS0 - 10358664 to 10358805
writeRegister(0x01, 0xFF); // CS1 - 10358814 to 10358955
writeRegister(0x16, 0xC0); // FIFO CTRL - 10358968 to 10359102
writeRegister(0x40, 0x04); // TX Buffer - 10359116 to 10359249
writeRegister(0x41, 0x0E); // TX Buffer - 10359260 to 10359398
writeRegister(0x44, 0x23); // TX Buffer - 10359408 to 10359546
writeRegister(0x45, 0x11); // TX Buffer - 10359557 to 10359696
writeRegister(0x46, 0x13); // TX Buffer - 10359705 to 10359845
writeRegister(0x04, 0x07); // TX - 10359857 to 10359993
writeRegister(0x00, 0xFF); // CS0 - 10366635 to 10366776
writeRegister(0x01, 0xFF); // CS1 - 10366788 to 10366932
writeRegister(0x16, 0xC0); // FIFO CTRL - 10366939 to 10367077
writeRegister(0x40, 0x04); // TX Buffer - 10367087 to 10367220
writeRegister(0x41, 0x0E); // TX Buffer - 10367234 to 10367369
writeRegister(0x44, 0x23); // TX Buffer - 10367383 to 10367517
writeRegister(0x45, 0x11); // TX Buffer - 10367531 to 10367667
writeRegister(0x46, 0x13); // TX Buffer - 10367679 to 10367816
writeRegister(0x04, 0x07); // TX - 10367828 to 10367964
writeRegister(0x00, 0xFF); // CS0 - 10374694 to 10374830
writeRegister(0x01, 0xFF); // CS1 - 10374844 to 10374984
writeRegister(0x16, 0xC0); // FIFO CTRL - 10374994 to 10375133
writeRegister(0x40, 0x04); // TX Buffer - 10375143 to 10375276
writeRegister(0x41, 0x0E); // TX Buffer - 10375290 to 10375425
writeRegister(0x44, 0x23); // TX Buffer - 10375438 to 10375573
writeRegister(0x45, 0x11); // TX Buffer - 10375587 to 10375723
writeRegister(0x46, 0x13); // TX Buffer - 10375735 to 10375870
writeRegister(0x04, 0x07); // TX - 10375884 to 10376018
writeRegister(0x00, 0xFF); // CS0 - 10382665 to 10382809
writeRegister(0x01, 0xFF); // CS1 - 10382815 to 10382955
writeRegister(0x16, 0xC0); // FIFO CTRL - 10382969 to 10383104
writeRegister(0x40, 0x04); // TX Buffer - 10383117 to 10383251
writeRegister(0x41, 0x0E); // TX Buffer - 10383261 to 10383399
writeRegister(0x44, 0x23); // TX Buffer - 10383409 to 10383549
writeRegister(0x45, 0x11); // TX Buffer - 10383558 to 10383697
writeRegister(0x46, 0x13); // TX Buffer - 10383706 to 10383846
writeRegister(0x04, 0x07); // TX - 10383855 to 10383994
writeRegister(0x00, 0xFF); // CS0 - 10390636 to 10390777
writeRegister(0x01, 0xFF); // CS1 - 10390790 to 10390926
writeRegister(0x16, 0xC0); // FIFO CTRL - 10390940 to 10391075
writeRegister(0x40, 0x04); // TX Buffer - 10391088 to 10391222
writeRegister(0x41, 0x0E); // TX Buffer - 10391235 to 10391370
writeRegister(0x44, 0x23); // TX Buffer - 10391384 to 10391520
writeRegister(0x45, 0x11); // TX Buffer - 10391532 to 10391667
writeRegister(0x46, 0x13); // TX Buffer - 10391681 to 10391817
writeRegister(0x04, 0x07); // TX - 10391830 to 10391965
writeRegister(0x00, 0xFF); // CS0 - 10398692 to 10398833
writeRegister(0x01, 0xFF); // CS1 - 10398845 to 10398990
writeRegister(0x16, 0xC0); // FIFO CTRL - 10398996 to 10399134
writeRegister(0x40, 0x04); // TX Buffer - 10399144 to 10399279
writeRegister(0x41, 0x0E); // TX Buffer - 10399291 to 10399426
writeRegister(0x44, 0x23); // TX Buffer - 10399440 to 10399574
writeRegister(0x45, 0x11); // TX Buffer - 10399588 to 10399724
writeRegister(0x46, 0x13); // TX Buffer - 10399737 to 10399873
writeRegister(0x04, 0x07); // TX - 10399886 to 10400021
writeRegister(0x00, 0xFF); // CS0 - 10406667 to 10406810
writeRegister(0x01, 0xFF); // CS1 - 10406816 to 10406958
writeRegister(0x16, 0xC0); // FIFO CTRL - 10406970 to 10407105
writeRegister(0x40, 0x04); // TX Buffer - 10407119 to 10407252
writeRegister(0x41, 0x0E); // TX Buffer - 10407262 to 10407400
writeRegister(0x44, 0x23); // TX Buffer - 10407411 to 10407553
writeRegister(0x45, 0x11); // TX Buffer - 10407559 to 10407701
writeRegister(0x46, 0x13); // TX Buffer - 10407708 to 10407846
writeRegister(0x04, 0x07); // TX - 10407857 to 10407998
writeRegister(0x00, 0xFF); // CS0 - 10414638 to 10414777
writeRegister(0x01, 0xFF); // CS1 - 10414791 to 10414929
writeRegister(0x16, 0xC0); // FIFO CTRL - 10414941 to 10415076
writeRegister(0x40, 0x04); // TX Buffer - 10415090 to 10415223
writeRegister(0x41, 0x0E); // TX Buffer - 10415237 to 10415373
writeRegister(0x44, 0x23); // TX Buffer - 10415385 to 10415521
writeRegister(0x45, 0x11); // TX Buffer - 10415534 to 10415668
writeRegister(0x46, 0x13); // TX Buffer - 10415682 to 10415817
writeRegister(0x04, 0x07); // TX - 10415831 to 10415965
writeRegister(0x00, 0xFF); // CS0 - 10422693 to 10422834
writeRegister(0x01, 0xFF); // CS1 - 10422847 to 10422983
writeRegister(0x16, 0xC0); // FIFO CTRL - 10422997 to 10423132
writeRegister(0x40, 0x04); // TX Buffer - 10423146 to 10423279
writeRegister(0x41, 0x0E); // TX Buffer - 10423293 to 10423427
writeRegister(0x44, 0x23); // TX Buffer - 10423441 to 10423577
writeRegister(0x45, 0x11); // TX Buffer - 10423589 to 10423724
writeRegister(0x46, 0x13); // TX Buffer - 10423738 to 10423873
writeRegister(0x04, 0x07); // TX - 10423887 to 10424021
writeRegister(0x00, 0xFF); // CS0 - 10430668 to 10430804
writeRegister(0x01, 0xFF); // CS1 - 10430818 to 10430959
writeRegister(0x16, 0xC0); // FIFO CTRL - 10430968 to 10431106
writeRegister(0x40, 0x04); // TX Buffer - 10431117 to 10431256
writeRegister(0x41, 0x0E); // TX Buffer - 10431264 to 10431406
writeRegister(0x44, 0x23); // TX Buffer - 10431412 to 10431554
writeRegister(0x45, 0x11); // TX Buffer - 10431561 to 10431703
writeRegister(0x46, 0x13); // TX Buffer - 10431709 to 10431852
writeRegister(0x04, 0x07); // TX - 10431858 to 10432000
writeRegister(0x00, 0xFF); // CS0 - 10438639 to 10438780
writeRegister(0x01, 0xFF); // CS1 - 10438789 to 10438930
writeRegister(0x16, 0xC0); // FIFO CTRL - 10438943 to 10439077
writeRegister(0x40, 0x04); // TX Buffer - 10439091 to 10439224
writeRegister(0x41, 0x0E); // TX Buffer - 10439238 to 10439373
writeRegister(0x44, 0x23); // TX Buffer - 10439387 to 10439521
writeRegister(0x45, 0x11); // TX Buffer - 10439535 to 10439671
writeRegister(0x46, 0x13); // TX Buffer - 10439683 to 10439820
writeRegister(0x04, 0x07); // TX - 10439832 to 10439968
writeRegister(0x00, 0xFF); // CS0 - 10446695 to 10446834
writeRegister(0x01, 0xFF); // CS1 - 10446848 to 10446986
writeRegister(0x16, 0xC0); // FIFO CTRL - 10446998 to 10447133
writeRegister(0x40, 0x04); // TX Buffer - 10447147 to 10447280
writeRegister(0x41, 0x0E); // TX Buffer - 10447294 to 10447429
writeRegister(0x44, 0x23); // TX Buffer - 10447442 to 10447577
writeRegister(0x45, 0x11); // TX Buffer - 10447591 to 10447727
writeRegister(0x46, 0x13); // TX Buffer - 10447739 to 10447874
writeRegister(0x04, 0x07); // TX - 10447888 to 10448022
writeRegister(0x00, 0xFF); // CS0 - 10454669 to 10454805
writeRegister(0x01, 0xFF); // CS1 - 10454819 to 10454959
writeRegister(0x16, 0xC0); // FIFO CTRL - 10454970 to 10455108
writeRegister(0x40, 0x04); // TX Buffer - 10455118 to 10455251
writeRegister(0x41, 0x0E); // TX Buffer - 10455265 to 10455400
writeRegister(0x44, 0x23); // TX Buffer - 10455413 to 10455548
writeRegister(0x45, 0x11); // TX Buffer - 10455562 to 10455698
writeRegister(0x46, 0x13); // TX Buffer - 10455710 to 10455853
writeRegister(0x04, 0x07); // TX - 10455859 to 10455993
writeRegister(0x00, 0xFF); // CS0 - 10462640 to 10462781
writeRegister(0x01, 0xFF); // CS1 - 10462790 to 10462930
writeRegister(0x16, 0xC0); // FIFO CTRL - 10462944 to 10463079
writeRegister(0x40, 0x04); // TX Buffer - 10463092 to 10463226
writeRegister(0x41, 0x0E); // TX Buffer - 10463236 to 10463374
writeRegister(0x44, 0x23); // TX Buffer - 10463384 to 10463524
writeRegister(0x45, 0x11); // TX Buffer - 10463533 to 10463671
writeRegister(0x46, 0x13); // TX Buffer - 10463681 to 10463821
writeRegister(0x04, 0x07); // TX - 10463834 to 10463969
writeRegister(0x00, 0xFF); // CS0 - 10470696 to 10470837
writeRegister(0x01, 0xFF); // CS1 - 10470846 to 10470986
writeRegister(0x16, 0xC0); // FIFO CTRL - 10471000 to 10471136
writeRegister(0x40, 0x04); // TX Buffer - 10471148 to 10471281
writeRegister(0x41, 0x0E); // TX Buffer - 10471295 to 10471430
writeRegister(0x44, 0x23); // TX Buffer - 10471444 to 10471578
writeRegister(0x45, 0x11); // TX Buffer - 10471592 to 10471728
writeRegister(0x46, 0x13); // TX Buffer - 10471741 to 10471877
writeRegister(0x04, 0x07); // TX - 10471890 to 10472025
writeRegister(0x00, 0xFF); // CS0 - 10478667 to 10478808
writeRegister(0x01, 0xFF); // CS1 - 10478820 to 10478965
writeRegister(0x16, 0xC0); // FIFO CTRL - 10478971 to 10479109
writeRegister(0x40, 0x04); // TX Buffer - 10479119 to 10479254
writeRegister(0x41, 0x0E); // TX Buffer - 10479266 to 10479401
writeRegister(0x44, 0x23); // TX Buffer - 10479415 to 10479549
writeRegister(0x45, 0x11); // TX Buffer - 10479563 to 10479699
writeRegister(0x46, 0x13); // TX Buffer - 10479712 to 10479848
writeRegister(0x04, 0x07); // TX - 10479861 to 10479996
writeRegister(0x00, 0xFF); // CS0 - 10486642 to 10486785
writeRegister(0x01, 0xFF); // CS1 - 10486792 to 10486933
writeRegister(0x16, 0xC0); // FIFO CTRL - 10486945 to 10487080
writeRegister(0x40, 0x04); // TX Buffer - 10487094 to 10487227
writeRegister(0x41, 0x0E); // TX Buffer - 10487237 to 10487375
writeRegister(0x44, 0x23); // TX Buffer - 10487386 to 10487525
writeRegister(0x45, 0x11); // TX Buffer - 10487534 to 10487672
writeRegister(0x46, 0x13); // TX Buffer - 10487683 to 10487821
writeRegister(0x04, 0x07); // TX - 10487832 to 10487969
writeRegister(0x00, 0xFF); // CS0 - 10494697 to 10494838
writeRegister(0x01, 0xFF); // CS1 - 10494847 to 10494987
writeRegister(0x16, 0xC0); // FIFO CTRL - 10495001 to 10495136
writeRegister(0x40, 0x04); // TX Buffer - 10495150 to 10495283
writeRegister(0x41, 0x0E); // TX Buffer - 10495293 to 10495431
writeRegister(0x44, 0x23); // TX Buffer - 10495442 to 10495581
writeRegister(0x45, 0x11); // TX Buffer - 10495590 to 10495728
writeRegister(0x46, 0x13); // TX Buffer - 10495738 to 10495877
writeRegister(0x04, 0x07); // TX - 10495891 to 10496025
writeRegister(0x00, 0xFF); // CS0 - 10502668 to 10502808
writeRegister(0x01, 0xFF); // CS1 - 10502822 to 10502966
writeRegister(0x16, 0xC0); // FIFO CTRL - 10502972 to 10503113
writeRegister(0x40, 0x04); // TX Buffer - 10503121 to 10503254
writeRegister(0x41, 0x0E); // TX Buffer - 10503268 to 10503402
writeRegister(0x44, 0x23); // TX Buffer - 10503416 to 10503552
writeRegister(0x45, 0x11); // TX Buffer - 10503565 to 10503699
writeRegister(0x46, 0x13); // TX Buffer - 10503713 to 10503848
writeRegister(0x04, 0x07); // TX - 10503862 to 10503996
writeRegister(0x00, 0xFF); // CS0 - 10510643 to 10510779
writeRegister(0x01, 0xFF); // CS1 - 10510793 to 10510934
writeRegister(0x16, 0xC0); // FIFO CTRL - 10510947 to 10511081
writeRegister(0x40, 0x04); // TX Buffer - 10511095 to 10511228
writeRegister(0x41, 0x0E); // TX Buffer - 10511239 to 10511377
writeRegister(0x44, 0x23); // TX Buffer - 10511387 to 10511529
writeRegister(0x45, 0x11); // TX Buffer - 10511536 to 10511678
writeRegister(0x46, 0x13); // TX Buffer - 10511684 to 10511824
writeRegister(0x04, 0x07); // TX - 10511833 to 10511975
writeRegister(0x00, 0xFF); // CS0 - 10518699 to 10518842
writeRegister(0x01, 0xFF); // CS1 - 10518849 to 10518990
writeRegister(0x16, 0xC0); // FIFO CTRL - 10519002 to 10519137
writeRegister(0x40, 0x04); // TX Buffer - 10519151 to 10519284
writeRegister(0x41, 0x0E); // TX Buffer - 10519294 to 10519433
writeRegister(0x44, 0x23); // TX Buffer - 10519443 to 10519582
writeRegister(0x45, 0x11); // TX Buffer - 10519591 to 10519729
writeRegister(0x46, 0x13); // TX Buffer - 10519740 to 10519878
writeRegister(0x04, 0x07); // TX - 10519889 to 10520026
writeRegister(0x00, 0xFF); // CS0 - 10526670 to 10526809
writeRegister(0x01, 0xFF); // CS1 - 10526823 to 10526961
writeRegister(0x16, 0xC0); // FIFO CTRL - 10526974 to 10527108
writeRegister(0x40, 0x04); // TX Buffer - 10527122 to 10527255
writeRegister(0x41, 0x0E); // TX Buffer - 10527269 to 10527404
writeRegister(0x44, 0x23); // TX Buffer - 10527417 to 10527552
writeRegister(0x45, 0x11); // TX Buffer - 10527566 to 10527702
writeRegister(0x46, 0x13); // TX Buffer - 10527714 to 10527849
writeRegister(0x04, 0x07); // TX - 10527863 to 10527997
writeRegister(0x00, 0xFF); // CS0 - 10534644 to 10534780
writeRegister(0x01, 0xFF); // CS1 - 10534794 to 10534934
writeRegister(0x16, 0xC0); // FIFO CTRL - 10534945 to 10535083
writeRegister(0x40, 0x04); // TX Buffer - 10535093 to 10535226
writeRegister(0x41, 0x0E); // TX Buffer - 10535240 to 10535375
writeRegister(0x44, 0x23); // TX Buffer - 10535388 to 10535523
writeRegister(0x45, 0x11); // TX Buffer - 10535537 to 10535673
writeRegister(0x46, 0x13); // TX Buffer - 10535685 to 10535828
writeRegister(0x04, 0x07); // TX - 10535834 to 10535970
writeRegister(0x00, 0xFF); // CS0 - 10542700 to 10542836
writeRegister(0x01, 0xFF); // CS1 - 10542850 to 10542991
writeRegister(0x16, 0xC0); // FIFO CTRL - 10543004 to 10543138
writeRegister(0x40, 0x04); // TX Buffer - 10543152 to 10543285
writeRegister(0x41, 0x0E); // TX Buffer - 10543296 to 10543434
writeRegister(0x44, 0x23); // TX Buffer - 10543444 to 10543586
writeRegister(0x45, 0x11); // TX Buffer - 10543593 to 10543735
writeRegister(0x46, 0x13); // TX Buffer - 10543741 to 10543881
writeRegister(0x04, 0x07); // TX - 10543890 to 10544032
writeRegister(0x00, 0xFF); // CS0 - 10550671 to 10550812
writeRegister(0x01, 0xFF); // CS1 - 10550821 to 10550961
writeRegister(0x16, 0xC0); // FIFO CTRL - 10550975 to 10551111
writeRegister(0x40, 0x04); // TX Buffer - 10551123 to 10551258
writeRegister(0x41, 0x0E); // TX Buffer - 10551270 to 10551405
writeRegister(0x44, 0x23); // TX Buffer - 10551419 to 10551553
writeRegister(0x45, 0x11); // TX Buffer - 10551567 to 10551703
writeRegister(0x46, 0x13); // TX Buffer - 10551716 to 10551852
writeRegister(0x04, 0x07); // TX - 10551865 to 10552000
writeRegister(0x00, 0xFF); // CS0 - 10558646 to 10558783
writeRegister(0x01, 0xFF); // CS1 - 10558795 to 10558937
writeRegister(0x16, 0xC0); // FIFO CTRL - 10558946 to 10559084
writeRegister(0x40, 0x04); // TX Buffer - 10559094 to 10559228
writeRegister(0x41, 0x0E); // TX Buffer - 10559241 to 10559376
writeRegister(0x44, 0x23); // TX Buffer - 10559390 to 10559524
writeRegister(0x45, 0x11); // TX Buffer - 10559538 to 10559674
writeRegister(0x46, 0x13); // TX Buffer - 10559687 to 10559823
writeRegister(0x04, 0x07); // TX - 10559836 to 10559971
writeRegister(0x00, 0xFF); // CS0 - 10566701 to 10566839
writeRegister(0x01, 0xFF); // CS1 - 10566851 to 10566991
writeRegister(0x16, 0xC0); // FIFO CTRL - 10567002 to 10567140
writeRegister(0x40, 0x04); // TX Buffer - 10567150 to 10567283
writeRegister(0x41, 0x0E); // TX Buffer - 10567297 to 10567432
writeRegister(0x44, 0x23); // TX Buffer - 10567446 to 10567580
writeRegister(0x45, 0x11); // TX Buffer - 10567594 to 10567730
writeRegister(0x46, 0x13); // TX Buffer - 10567742 to 10567885
writeRegister(0x04, 0x07); // TX - 10567891 to 10568027
writeRegister(0x00, 0xFF); // CS0 - 10574672 to 10574813
writeRegister(0x01, 0xFF); // CS1 - 10574822 to 10574962
writeRegister(0x16, 0xC0); // FIFO CTRL - 10574976 to 10575111
writeRegister(0x40, 0x04); // TX Buffer - 10575125 to 10575258
writeRegister(0x41, 0x0E); // TX Buffer - 10575268 to 10575406
writeRegister(0x44, 0x23); // TX Buffer - 10575417 to 10575556
writeRegister(0x45, 0x11); // TX Buffer - 10575565 to 10575703
writeRegister(0x46, 0x13); // TX Buffer - 10575714 to 10575852
writeRegister(0x04, 0x07); // TX - 10575866 to 10576000
writeRegister(0x00, 0xFF); // CS0 - 10582643 to 10582783
writeRegister(0x01, 0xFF); // CS1 - 10582797 to 10582941
writeRegister(0x16, 0xC0); // FIFO CTRL - 10582947 to 10583085
writeRegister(0x40, 0x04); // TX Buffer - 10583096 to 10583229
writeRegister(0x41, 0x0E); // TX Buffer - 10583243 to 10583377
writeRegister(0x44, 0x23); // TX Buffer - 10583391 to 10583527
writeRegister(0x45, 0x11); // TX Buffer - 10583540 to 10583674
writeRegister(0x46, 0x13); // TX Buffer - 10583688 to 10583823
writeRegister(0x04, 0x07); // TX - 10583837 to 10583971
writeRegister(0x00, 0xFF); // CS0 - 10590703 to 10590840
writeRegister(0x01, 0xFF); // CS1 - 10590853 to 10590994
writeRegister(0x16, 0xC0); // FIFO CTRL - 10591003 to 10591141
writeRegister(0x40, 0x04); // TX Buffer - 10591151 to 10591285
writeRegister(0x41, 0x0E); // TX Buffer - 10591298 to 10591433
writeRegister(0x44, 0x23); // TX Buffer - 10591447 to 10591583
writeRegister(0x45, 0x11); // TX Buffer - 10591595 to 10591731
writeRegister(0x46, 0x13); // TX Buffer - 10591744 to 10591880
writeRegister(0x04, 0x07); // TX - 10591893 to 10592028
writeRegister(0x00, 0xFF); // CS0 - 10598674 to 10598817
writeRegister(0x01, 0xFF); // CS1 - 10598824 to 10598965
writeRegister(0x16, 0xC0); // FIFO CTRL - 10598977 to 10599112
writeRegister(0x40, 0x04); // TX Buffer - 10599126 to 10599259
writeRegister(0x41, 0x0E); // TX Buffer - 10599269 to 10599408
writeRegister(0x44, 0x23); // TX Buffer - 10599418 to 10599556
writeRegister(0x45, 0x11); // TX Buffer - 10599566 to 10599706
writeRegister(0x46, 0x13); // TX Buffer - 10599715 to 10599853
writeRegister(0x04, 0x07); // TX - 10599864 to 10600001
writeRegister(0x00, 0xFF); // CS0 - 10606645 to 10606784
writeRegister(0x01, 0xFF); // CS1 - 10606798 to 10606936
writeRegister(0x16, 0xC0); // FIFO CTRL - 10606949 to 10607083
writeRegister(0x40, 0x04); // TX Buffer - 10607097 to 10607230
writeRegister(0x41, 0x0E); // TX Buffer - 10607244 to 10607379
writeRegister(0x44, 0x23); // TX Buffer - 10607392 to 10607527
writeRegister(0x45, 0x11); // TX Buffer - 10607541 to 10607677
writeRegister(0x46, 0x13); // TX Buffer - 10607689 to 10607826
writeRegister(0x04, 0x07); // TX - 10607838 to 10607972
writeRegister(0x00, 0xFF); // CS0 - 10614701 to 10614840
writeRegister(0x01, 0xFF); // CS1 - 10614854 to 10614998
writeRegister(0x16, 0xC0); // FIFO CTRL - 10615004 to 10615142
writeRegister(0x40, 0x04); // TX Buffer - 10615153 to 10615286
writeRegister(0x41, 0x0E); // TX Buffer - 10615300 to 10615434
writeRegister(0x44, 0x23); // TX Buffer - 10615448 to 10615584
writeRegister(0x45, 0x11); // TX Buffer - 10615597 to 10615731
writeRegister(0x46, 0x13); // TX Buffer - 10615745 to 10615880
writeRegister(0x04, 0x07); // TX - 10615894 to 10616028
writeRegister(0x00, 0xFF); // CS0 - 10622675 to 10622819
writeRegister(0x01, 0xFF); // CS1 - 10622825 to 10622965
writeRegister(0x16, 0xC0); // FIFO CTRL - 10622979 to 10623115
writeRegister(0x40, 0x04); // TX Buffer - 10623127 to 10623260
writeRegister(0x41, 0x0E); // TX Buffer - 10623271 to 10623409
writeRegister(0x44, 0x23); // TX Buffer - 10623419 to 10623561
writeRegister(0x45, 0x11); // TX Buffer - 10623568 to 10623710
writeRegister(0x46, 0x13); // TX Buffer - 10623716 to 10623856
writeRegister(0x04, 0x07); // TX - 10623865 to 10624007
writeRegister(0x00, 0xFF); // CS0 - 10630646 to 10630787
writeRegister(0x01, 0xFF); // CS1 - 10630799 to 10630936
writeRegister(0x16, 0xC0); // FIFO CTRL - 10630950 to 10631085
writeRegister(0x40, 0x04); // TX Buffer - 10631098 to 10631232
writeRegister(0x41, 0x0E); // TX Buffer - 10631245 to 10631380
writeRegister(0x44, 0x23); // TX Buffer - 10631394 to 10631528
writeRegister(0x45, 0x11); // TX Buffer - 10631542 to 10631678
writeRegister(0x46, 0x13); // TX Buffer - 10631691 to 10631827
writeRegister(0x04, 0x07); // TX - 10631840 to 10631975
writeRegister(0x00, 0xFF); // CS0 - 10638702 to 10638843
writeRegister(0x01, 0xFF); // CS1 - 10638855 to 10638993
writeRegister(0x16, 0xC0); // FIFO CTRL - 10639006 to 10639140
writeRegister(0x40, 0x04); // TX Buffer - 10639154 to 10639287
writeRegister(0x41, 0x0E); // TX Buffer - 10639301 to 10639436
writeRegister(0x44, 0x23); // TX Buffer - 10639450 to 10639584
writeRegister(0x45, 0x11); // TX Buffer - 10639598 to 10639734
writeRegister(0x46, 0x13); // TX Buffer - 10639746 to 10639883
writeRegister(0x04, 0x07); // TX - 10639895 to 10640031
writeRegister(0x00, 0xFF); // CS0 - 10646676 to 10646814
writeRegister(0x01, 0xFF); // CS1 - 10646826 to 10646966
writeRegister(0x16, 0xC0); // FIFO CTRL - 10646977 to 10647115
writeRegister(0x40, 0x04); // TX Buffer - 10647125 to 10647266
writeRegister(0x41, 0x0E); // TX Buffer - 10647272 to 10647413
writeRegister(0x44, 0x23); // TX Buffer - 10647421 to 10647563
writeRegister(0x45, 0x11); // TX Buffer - 10647569 to 10647711
writeRegister(0x46, 0x13); // TX Buffer - 10647717 to 10647860
writeRegister(0x04, 0x07); // TX - 10647866 to 10648008
writeRegister(0x00, 0xFF); // CS0 - 10654732 to 10654876
writeRegister(0x01, 0xFF); // CS1 - 10654882 to 10655022
writeRegister(0x16, 0xC0); // FIFO CTRL - 10655036 to 10655171
writeRegister(0x40, 0x04); // TX Buffer - 10655184 to 10655318
writeRegister(0x41, 0x0E); // TX Buffer - 10655328 to 10655466
writeRegister(0x44, 0x23); // TX Buffer - 10655476 to 10655619
writeRegister(0x45, 0x11); // TX Buffer - 10655625 to 10655767
writeRegister(0x46, 0x13); // TX Buffer - 10655773 to 10655913
writeRegister(0x04, 0x07); // TX - 10655922 to 10656064
writeRegister(0x00, 0xFF); // CS0 - 10662703 to 10662844
writeRegister(0x01, 0xFF); // CS1 - 10662857 to 10662993
writeRegister(0x16, 0xC0); // FIFO CTRL - 10663007 to 10663142
writeRegister(0x40, 0x04); // TX Buffer - 10663155 to 10663289
writeRegister(0x41, 0x0E); // TX Buffer - 10663302 to 10663437
writeRegister(0x44, 0x23); // TX Buffer - 10663451 to 10663587
writeRegister(0x45, 0x11); // TX Buffer - 10663599 to 10663735
writeRegister(0x46, 0x13); // TX Buffer - 10663748 to 10663884
writeRegister(0x04, 0x07); // TX - 10663897 to 10664032
writeRegister(0x00, 0xFF); // CS0 - 10670678 to 10670815
writeRegister(0x01, 0xFF); // CS1 - 10670828 to 10670969
writeRegister(0x16, 0xC0); // FIFO CTRL - 10670978 to 10671116
writeRegister(0x40, 0x04); // TX Buffer - 10671126 to 10671260
writeRegister(0x41, 0x0E); // TX Buffer - 10671273 to 10671408
writeRegister(0x44, 0x23); // TX Buffer - 10671422 to 10671558
writeRegister(0x45, 0x11); // TX Buffer - 10671570 to 10671705
writeRegister(0x46, 0x13); // TX Buffer - 10671719 to 10671861
writeRegister(0x04, 0x07); // TX - 10671868 to 10672003
writeRegister(0x00, 0xFF); // CS0 - 10678733 to 10678871
writeRegister(0x01, 0xFF); // CS1 - 10678883 to 10679023
writeRegister(0x16, 0xC0); // FIFO CTRL - 10679034 to 10679172
writeRegister(0x40, 0x04); // TX Buffer - 10679182 to 10679323
writeRegister(0x41, 0x0E); // TX Buffer - 10679329 to 10679470
writeRegister(0x44, 0x23); // TX Buffer - 10679478 to 10679620
writeRegister(0x45, 0x11); // TX Buffer - 10679626 to 10679768
writeRegister(0x46, 0x13); // TX Buffer - 10679775 to 10679917
writeRegister(0x04, 0x07); // TX - 10679924 to 10680065
writeRegister(0x00, 0xFF); // CS0 - 10686705 to 10686844
writeRegister(0x01, 0xFF); // CS1 - 10686854 to 10686996
writeRegister(0x16, 0xC0); // FIFO CTRL - 10687008 to 10687143
writeRegister(0x40, 0x04); // TX Buffer - 10687157 to 10687290
writeRegister(0x41, 0x0E); // TX Buffer - 10687304 to 10687438
writeRegister(0x44, 0x23); // TX Buffer - 10687452 to 10687588
writeRegister(0x45, 0x11); // TX Buffer - 10687601 to 10687735
writeRegister(0x46, 0x13); // TX Buffer - 10687749 to 10687884
writeRegister(0x04, 0x07); // TX - 10687898 to 10688032
writeRegister(0x00, 0xFF); // CS0 - 10694679 to 10694815
writeRegister(0x01, 0xFF); // CS1 - 10694829 to 10694969
writeRegister(0x16, 0xC0); // FIFO CTRL - 10694980 to 10695118
writeRegister(0x40, 0x04); // TX Buffer - 10695128 to 10695261
writeRegister(0x41, 0x0E); // TX Buffer - 10695275 to 10695410
writeRegister(0x44, 0x23); // TX Buffer - 10695423 to 10695558
writeRegister(0x45, 0x11); // TX Buffer - 10695572 to 10695708
writeRegister(0x46, 0x13); // TX Buffer - 10695720 to 10695857
writeRegister(0x04, 0x07); // TX - 10695869 to 10696005
writeRegister(0x00, 0xFF); // CS0 - 10702673 to 10702817
writeRegister(0x01, 0xFF); // CS1 - 10702823 to 10702963
writeRegister(0x16, 0xC0); // FIFO CTRL - 10702977 to 10703112
writeRegister(0x40, 0x04); // TX Buffer - 10703125 to 10703259
writeRegister(0x41, 0x0E); // TX Buffer - 10703269 to 10703407
writeRegister(0x44, 0x23); // TX Buffer - 10703417 to 10703560
writeRegister(0x45, 0x11); // TX Buffer - 10703566 to 10703708
writeRegister(0x46, 0x13); // TX Buffer - 10703714 to 10703854
writeRegister(0x04, 0x07); // TX - 10703863 to 10704005
writeRegister(0x00, 0xFF); // CS0 - 10710729 to 10710873
writeRegister(0x01, 0xFF); // CS1 - 10710879 to 10711019
writeRegister(0x16, 0xC0); // FIFO CTRL - 10711033 to 10711169
writeRegister(0x40, 0x04); // TX Buffer - 10711181 to 10711316
writeRegister(0x41, 0x0E); // TX Buffer - 10711325 to 10711463
writeRegister(0x44, 0x23); // TX Buffer - 10711473 to 10711611
writeRegister(0x45, 0x11); // TX Buffer - 10711622 to 10711761
writeRegister(0x46, 0x13); // TX Buffer - 10711770 to 10711910
writeRegister(0x04, 0x07); // TX - 10711919 to 10712058
writeRegister(0x00, 0xFF); // CS0 - 10718700 to 10718841
writeRegister(0x01, 0xFF); // CS1 - 10718853 to 10718990
writeRegister(0x16, 0xC0); // FIFO CTRL - 10719004 to 10719139
writeRegister(0x40, 0x04); // TX Buffer - 10719152 to 10719286
writeRegister(0x41, 0x0E); // TX Buffer - 10719299 to 10719434
writeRegister(0x44, 0x23); // TX Buffer - 10719448 to 10719582
writeRegister(0x45, 0x11); // TX Buffer - 10719596 to 10719732
writeRegister(0x46, 0x13); // TX Buffer - 10719745 to 10719881
writeRegister(0x04, 0x07); // TX - 10719894 to 10720029
writeRegister(0x00, 0xFF); // CS0 - 10726675 to 10726812
writeRegister(0x01, 0xFF); // CS1 - 10726825 to 10726966
writeRegister(0x16, 0xC0); // FIFO CTRL - 10726975 to 10727113
writeRegister(0x40, 0x04); // TX Buffer - 10727123 to 10727263
writeRegister(0x41, 0x0E); // TX Buffer - 10727270 to 10727411
writeRegister(0x44, 0x23); // TX Buffer - 10727419 to 10727561
writeRegister(0x45, 0x11); // TX Buffer - 10727567 to 10727709
writeRegister(0x46, 0x13); // TX Buffer - 10727716 to 10727858
writeRegister(0x04, 0x07); // TX - 10727865 to 10728006
writeRegister(0x00, 0xFF); // CS0 - 10734730 to 10734874
writeRegister(0x01, 0xFF); // CS1 - 10734880 to 10735020
writeRegister(0x16, 0xC0); // FIFO CTRL - 10735034 to 10735169
writeRegister(0x40, 0x04); // TX Buffer - 10735183 to 10735316
writeRegister(0x41, 0x0E); // TX Buffer - 10735326 to 10735464
writeRegister(0x44, 0x23); // TX Buffer - 10735475 to 10735617
writeRegister(0x45, 0x11); // TX Buffer - 10735623 to 10735765
writeRegister(0x46, 0x13); // TX Buffer - 10735771 to 10735910
writeRegister(0x04, 0x07); // TX - 10735920 to 10736062
writeRegister(0x00, 0xFF); // CS0 - 10742701 to 10742841
writeRegister(0x01, 0xFF); // CS1 - 10742855 to 10742991
writeRegister(0x16, 0xC0); // FIFO CTRL - 10743005 to 10743140
writeRegister(0x40, 0x04); // TX Buffer - 10743154 to 10743287
writeRegister(0x41, 0x0E); // TX Buffer - 10743301 to 10743435
writeRegister(0x44, 0x23); // TX Buffer - 10743449 to 10743585
writeRegister(0x45, 0x11); // TX Buffer - 10743598 to 10743732
writeRegister(0x46, 0x13); // TX Buffer - 10743746 to 10743881
writeRegister(0x04, 0x07); // TX - 10743895 to 10744029
writeRegister(0x00, 0xFF); // CS0 - 10750676 to 10750812
writeRegister(0x01, 0xFF); // CS1 - 10750826 to 10750967
writeRegister(0x16, 0xC0); // FIFO CTRL - 10750976 to 10751114
writeRegister(0x40, 0x04); // TX Buffer - 10751125 to 10751258
writeRegister(0x41, 0x0E); // TX Buffer - 10751272 to 10751406
writeRegister(0x44, 0x23); // TX Buffer - 10751420 to 10751556
writeRegister(0x45, 0x11); // TX Buffer - 10751569 to 10751703
writeRegister(0x46, 0x13); // TX Buffer - 10751717 to 10751860
writeRegister(0x04, 0x07); // TX - 10751866 to 10752000
writeRegister(0x00, 0xFF); // CS0 - 10758732 to 10758869
writeRegister(0x01, 0xFF); // CS1 - 10758882 to 10759023
writeRegister(0x16, 0xC0); // FIFO CTRL - 10759032 to 10759170
writeRegister(0x40, 0x04); // TX Buffer - 10759180 to 10759320
writeRegister(0x41, 0x0E); // TX Buffer - 10759327 to 10759470
writeRegister(0x44, 0x23); // TX Buffer - 10759476 to 10759618
writeRegister(0x45, 0x11); // TX Buffer - 10759624 to 10759767
writeRegister(0x46, 0x13); // TX Buffer - 10759773 to 10759915
writeRegister(0x04, 0x07); // TX - 10759922 to 10760063
writeRegister(0x00, 0xFF); // CS0 - 10766703 to 10766842
writeRegister(0x01, 0xFF); // CS1 - 10766853 to 10766994
writeRegister(0x16, 0xC0); // FIFO CTRL - 10767007 to 10767141
writeRegister(0x40, 0x04); // TX Buffer - 10767155 to 10767288
writeRegister(0x41, 0x0E); // TX Buffer - 10767302 to 10767437
writeRegister(0x44, 0x23); // TX Buffer - 10767450 to 10767585
writeRegister(0x45, 0x11); // TX Buffer - 10767599 to 10767735
writeRegister(0x46, 0x13); // TX Buffer - 10767747 to 10767884
writeRegister(0x04, 0x07); // TX - 10767896 to 10768030
writeRegister(0x00, 0xFF); // CS0 - 10774674 to 10774813
writeRegister(0x01, 0xFF); // CS1 - 10774827 to 10774971
writeRegister(0x16, 0xC0); // FIFO CTRL - 10774978 to 10775116
writeRegister(0x40, 0x04); // TX Buffer - 10775126 to 10775259
writeRegister(0x41, 0x0E); // TX Buffer - 10775273 to 10775408
writeRegister(0x44, 0x23); // TX Buffer - 10775421 to 10775556
writeRegister(0x45, 0x11); // TX Buffer - 10775570 to 10775706
writeRegister(0x46, 0x13); // TX Buffer - 10775718 to 10775855
writeRegister(0x04, 0x07); // TX - 10775867 to 10776003
writeRegister(0x00, 0xFF); // CS0 - 10782733 to 10782869
writeRegister(0x01, 0xFF); // CS1 - 10782883 to 10783023
writeRegister(0x16, 0xC0); // FIFO CTRL - 10783033 to 10783171
writeRegister(0x40, 0x04); // TX Buffer - 10783182 to 10783315
writeRegister(0x41, 0x0E); // TX Buffer - 10783329 to 10783465
writeRegister(0x44, 0x23); // TX Buffer - 10783477 to 10783613
writeRegister(0x45, 0x11); // TX Buffer - 10783626 to 10783760
writeRegister(0x46, 0x13); // TX Buffer - 10783774 to 10783917
writeRegister(0x04, 0x07); // TX - 10783923 to 10784057
writeRegister(0x00, 0xFF); // CS0 - 10790704 to 10790845
writeRegister(0x01, 0xFF); // CS1 - 10790854 to 10790994
writeRegister(0x16, 0xC0); // FIFO CTRL - 10791008 to 10791143
writeRegister(0x40, 0x04); // TX Buffer - 10791156 to 10791291
writeRegister(0x41, 0x0E); // TX Buffer - 10791300 to 10791438
writeRegister(0x44, 0x23); // TX Buffer - 10791448 to 10791586
writeRegister(0x45, 0x11); // TX Buffer - 10791597 to 10791736
writeRegister(0x46, 0x13); // TX Buffer - 10791745 to 10791885
writeRegister(0x04, 0x07); // TX - 10791898 to 10792033
writeRegister(0x00, 0xFF); // CS0 - 10798675 to 10798816
writeRegister(0x01, 0xFF); // CS1 - 10798828 to 10798973
writeRegister(0x16, 0xC0); // FIFO CTRL - 10798979 to 10799120
writeRegister(0x40, 0x04); // TX Buffer - 10799127 to 10799261
writeRegister(0x41, 0x0E); // TX Buffer - 10799274 to 10799409
writeRegister(0x44, 0x23); // TX Buffer - 10799423 to 10799557
writeRegister(0x45, 0x11); // TX Buffer - 10799571 to 10799707
writeRegister(0x46, 0x13); // TX Buffer - 10799720 to 10799856
writeRegister(0x04, 0x07); // TX - 10799869 to 10800004
writeRegister(0x00, 0xFF); // CS0 - 10806731 to 10806872
writeRegister(0x01, 0xFF); // CS1 - 10806884 to 10807028
writeRegister(0x16, 0xC0); // FIFO CTRL - 10807035 to 10807173
writeRegister(0x40, 0x04); // TX Buffer - 10807183 to 10807316
writeRegister(0x41, 0x0E); // TX Buffer - 10807330 to 10807465
writeRegister(0x44, 0x23); // TX Buffer - 10807479 to 10807613
writeRegister(0x45, 0x11); // TX Buffer - 10807627 to 10807763
writeRegister(0x46, 0x13); // TX Buffer - 10807775 to 10807912
writeRegister(0x04, 0x07); // TX - 10807924 to 10808060
writeRegister(0x00, 0xFF); // CS0 - 10814705 to 10814849
writeRegister(0x01, 0xFF); // CS1 - 10814855 to 10814995
writeRegister(0x16, 0xC0); // FIFO CTRL - 10815009 to 10815144
writeRegister(0x40, 0x04); // TX Buffer - 10815158 to 10815291
writeRegister(0x41, 0x0E); // TX Buffer - 10815301 to 10815439
writeRegister(0x44, 0x23); // TX Buffer - 10815450 to 10815589
writeRegister(0x45, 0x11); // TX Buffer - 10815598 to 10815736
writeRegister(0x46, 0x13); // TX Buffer - 10815747 to 10815885
writeRegister(0x04, 0x07); // TX - 10815895 to 10816033
writeRegister(0x00, 0xFF); // CS0 - 10822676 to 10822816
writeRegister(0x01, 0xFF); // CS1 - 10822830 to 10822966
writeRegister(0x16, 0xC0); // FIFO CTRL - 10822980 to 10823115
writeRegister(0x40, 0x04); // TX Buffer - 10823129 to 10823262
writeRegister(0x41, 0x0E); // TX Buffer - 10823276 to 10823410
writeRegister(0x44, 0x23); // TX Buffer - 10823424 to 10823560
writeRegister(0x45, 0x11); // TX Buffer - 10823573 to 10823707
writeRegister(0x46, 0x13); // TX Buffer - 10823721 to 10823856
writeRegister(0x04, 0x07); // TX - 10823870 to 10824004
writeRegister(0x00, 0xFF); // CS0 - 10830732 to 10830873
writeRegister(0x01, 0xFF); // CS1 - 10830886 to 10831030
writeRegister(0x16, 0xC0); // FIFO CTRL - 10831036 to 10831177
writeRegister(0x40, 0x04); // TX Buffer - 10831184 to 10831318
writeRegister(0x41, 0x0E); // TX Buffer - 10831331 to 10831466
writeRegister(0x44, 0x23); // TX Buffer - 10831480 to 10831616
writeRegister(0x45, 0x11); // TX Buffer - 10831628 to 10831763
writeRegister(0x46, 0x13); // TX Buffer - 10831777 to 10831913
writeRegister(0x04, 0x07); // TX - 10831926 to 10832061
writeRegister(0x00, 0xFF); // CS0 - 10838707 to 10838844
writeRegister(0x01, 0xFF); // CS1 - 10838857 to 10838998
writeRegister(0x16, 0xC0); // FIFO CTRL - 10839010 to 10839145
writeRegister(0x40, 0x04); // TX Buffer - 10839159 to 10839292
writeRegister(0x41, 0x0E); // TX Buffer - 10839303 to 10839441
writeRegister(0x44, 0x23); // TX Buffer - 10839451 to 10839593
writeRegister(0x45, 0x11); // TX Buffer - 10839599 to 10839742
writeRegister(0x46, 0x13); // TX Buffer - 10839748 to 10839886
writeRegister(0x04, 0x07); // TX - 10839897 to 10840038
writeRegister(0x00, 0xFF); // CS0 - 10846678 to 10846817
writeRegister(0x01, 0xFF); // CS1 - 10846828 to 10846969
writeRegister(0x16, 0xC0); // FIFO CTRL - 10846982 to 10847116
writeRegister(0x40, 0x04); // TX Buffer - 10847130 to 10847263
writeRegister(0x41, 0x0E); // TX Buffer - 10847277 to 10847412
writeRegister(0x44, 0x23); // TX Buffer - 10847425 to 10847560
writeRegister(0x45, 0x11); // TX Buffer - 10847574 to 10847710
writeRegister(0x46, 0x13); // TX Buffer - 10847722 to 10847859
writeRegister(0x04, 0x07); // TX - 10847871 to 10848005
writeRegister(0x00, 0xFF); // CS0 - 10854734 to 10854873
writeRegister(0x01, 0xFF); // CS1 - 10854887 to 10855025
writeRegister(0x16, 0xC0); // FIFO CTRL - 10855037 to 10855172
writeRegister(0x40, 0x04); // TX Buffer - 10855186 to 10855319
writeRegister(0x41, 0x0E); // TX Buffer - 10855333 to 10855467
writeRegister(0x44, 0x23); // TX Buffer - 10855481 to 10855617
writeRegister(0x45, 0x11); // TX Buffer - 10855630 to 10855764
writeRegister(0x46, 0x13); // TX Buffer - 10855778 to 10855913
writeRegister(0x04, 0x07); // TX - 10855927 to 10856061
writeRegister(0x00, 0xFF); // CS0 - 10862708 to 10862844
writeRegister(0x01, 0xFF); // CS1 - 10862858 to 10862998
writeRegister(0x16, 0xC0); // FIFO CTRL - 10863008 to 10863148
writeRegister(0x40, 0x04); // TX Buffer - 10863157 to 10863290
writeRegister(0x41, 0x0E); // TX Buffer - 10863304 to 10863440
writeRegister(0x44, 0x23); // TX Buffer - 10863452 to 10863588
writeRegister(0x45, 0x11); // TX Buffer - 10863601 to 10863735
writeRegister(0x46, 0x13); // TX Buffer - 10863749 to 10863892
writeRegister(0x04, 0x07); // TX - 10863898 to 10864032
writeRegister(0x00, 0xFF); // CS0 - 10870679 to 10870820
writeRegister(0x01, 0xFF); // CS1 - 10870829 to 10870969
writeRegister(0x16, 0xC0); // FIFO CTRL - 10870983 to 10871118
writeRegister(0x40, 0x04); // TX Buffer - 10871131 to 10871265
writeRegister(0x41, 0x0E); // TX Buffer - 10871275 to 10871413
writeRegister(0x44, 0x23); // TX Buffer - 10871423 to 10871561
writeRegister(0x45, 0x11); // TX Buffer - 10871572 to 10871711
writeRegister(0x46, 0x13); // TX Buffer - 10871720 to 10871860
writeRegister(0x04, 0x07); // TX - 10871873 to 10872008
writeRegister(0x00, 0xFF); // CS0 - 10878735 to 10878876
writeRegister(0x01, 0xFF); // CS1 - 10878885 to 10879026
writeRegister(0x16, 0xC0); // FIFO CTRL - 10879039 to 10879173
writeRegister(0x40, 0x04); // TX Buffer - 10879187 to 10879320
writeRegister(0x41, 0x0E); // TX Buffer - 10879334 to 10879469
writeRegister(0x44, 0x23); // TX Buffer - 10879483 to 10879617
writeRegister(0x45, 0x11); // TX Buffer - 10879631 to 10879767
writeRegister(0x46, 0x13); // TX Buffer - 10879779 to 10879916
writeRegister(0x04, 0x07); // TX - 10879928 to 10880064
writeRegister(0x00, 0xFF); // CS0 - 10886709 to 10886847
writeRegister(0x01, 0xFF); // CS1 - 10886859 to 10886999
writeRegister(0x16, 0xC0); // FIFO CTRL - 10887010 to 10887148
writeRegister(0x40, 0x04); // TX Buffer - 10887158 to 10887291
writeRegister(0x41, 0x0E); // TX Buffer - 10887305 to 10887440
writeRegister(0x44, 0x23); // TX Buffer - 10887454 to 10887588
writeRegister(0x45, 0x11); // TX Buffer - 10887602 to 10887738
writeRegister(0x46, 0x13); // TX Buffer - 10887750 to 10887887
writeRegister(0x04, 0x07); // TX - 10887899 to 10888035
writeRegister(0x00, 0xFF); // CS0 - 10894680 to 10894824
writeRegister(0x01, 0xFF); // CS1 - 10894830 to 10894970
writeRegister(0x16, 0xC0); // FIFO CTRL - 10894984 to 10895119
writeRegister(0x40, 0x04); // TX Buffer - 10895133 to 10895266
writeRegister(0x41, 0x0E); // TX Buffer - 10895276 to 10895414
writeRegister(0x44, 0x23); // TX Buffer - 10895425 to 10895564
writeRegister(0x45, 0x11); // TX Buffer - 10895573 to 10895711
writeRegister(0x46, 0x13); // TX Buffer - 10895722 to 10895860
writeRegister(0x04, 0x07); // TX - 10895870 to 10896008
writeRegister(0x00, 0xFF); // CS0 - 10902736 to 10902877
writeRegister(0x01, 0xFF); // CS1 - 10902886 to 10903026
writeRegister(0x16, 0xC0); // FIFO CTRL - 10903040 to 10903175
writeRegister(0x40, 0x04); // TX Buffer - 10903188 to 10903322
writeRegister(0x41, 0x0E); // TX Buffer - 10903332 to 10903470
writeRegister(0x44, 0x23); // TX Buffer - 10903480 to 10903620
writeRegister(0x45, 0x11); // TX Buffer - 10903629 to 10903768
writeRegister(0x46, 0x13); // TX Buffer - 10903777 to 10903917
writeRegister(0x04, 0x07); // TX - 10903930 to 10904065
writeRegister(0x00, 0xFF); // CS0 - 10910707 to 10910848
writeRegister(0x01, 0xFF); // CS1 - 10910861 to 10911005
writeRegister(0x16, 0xC0); // FIFO CTRL - 10911011 to 10911149
writeRegister(0x40, 0x04); // TX Buffer - 10911159 to 10911293
writeRegister(0x41, 0x0E); // TX Buffer - 10911306 to 10911441
writeRegister(0x44, 0x23); // TX Buffer - 10911455 to 10911591
writeRegister(0x45, 0x11); // TX Buffer - 10911603 to 10911738
writeRegister(0x46, 0x13); // TX Buffer - 10911752 to 10911888
writeRegister(0x04, 0x07); // TX - 10911901 to 10912036
writeRegister(0x00, 0xFF); // CS0 - 10918682 to 10918825
writeRegister(0x01, 0xFF); // CS1 - 10918832 to 10918973
writeRegister(0x16, 0xC0); // FIFO CTRL - 10918986 to 10919120
writeRegister(0x40, 0x04); // TX Buffer - 10919134 to 10919267
writeRegister(0x41, 0x0E); // TX Buffer - 10919278 to 10919416
writeRegister(0x44, 0x23); // TX Buffer - 10919426 to 10919568
writeRegister(0x45, 0x11); // TX Buffer - 10919574 to 10919717
writeRegister(0x46, 0x13); // TX Buffer - 10919723 to 10919863
writeRegister(0x04, 0x07); // TX - 10919872 to 10920012
writeRegister(0x00, 0xFF); // CS0 - 10926738 to 10926881
writeRegister(0x01, 0xFF); // CS1 - 10926887 to 10927029
writeRegister(0x16, 0xC0); // FIFO CTRL - 10927041 to 10927176
writeRegister(0x40, 0x04); // TX Buffer - 10927190 to 10927323
writeRegister(0x41, 0x0E); // TX Buffer - 10927333 to 10927471
writeRegister(0x44, 0x23); // TX Buffer - 10927482 to 10927621
writeRegister(0x45, 0x11); // TX Buffer - 10927630 to 10927768
writeRegister(0x46, 0x13); // TX Buffer - 10927779 to 10927917
writeRegister(0x04, 0x07); // TX - 10927928 to 10928065
writeRegister(0x00, 0xFF); // CS0 - 10934709 to 10934848
writeRegister(0x01, 0xFF); // CS1 - 10934862 to 10935000
writeRegister(0x16, 0xC0); // FIFO CTRL - 10935012 to 10935147
writeRegister(0x40, 0x04); // TX Buffer - 10935161 to 10935294
writeRegister(0x41, 0x0E); // TX Buffer - 10935308 to 10935444
writeRegister(0x44, 0x23); // TX Buffer - 10935456 to 10935592
writeRegister(0x45, 0x11); // TX Buffer - 10935605 to 10935739
writeRegister(0x46, 0x13); // TX Buffer - 10935753 to 10935888
writeRegister(0x04, 0x07); // TX - 10935902 to 10936036
writeRegister(0x00, 0xFF); // CS0 - 10942683 to 10942819
writeRegister(0x01, 0xFF); // CS1 - 10942833 to 10942973
writeRegister(0x16, 0xC0); // FIFO CTRL - 10942983 to 10943122
writeRegister(0x40, 0x04); // TX Buffer - 10943132 to 10943273
writeRegister(0x41, 0x0E); // TX Buffer - 10943279 to 10943420
writeRegister(0x44, 0x23); // TX Buffer - 10943427 to 10943569
writeRegister(0x45, 0x11); // TX Buffer - 10943576 to 10943718
writeRegister(0x46, 0x13); // TX Buffer - 10943724 to 10943867
writeRegister(0x04, 0x07); // TX - 10943873 to 10944015
writeRegister(0x00, 0xFF); // CS0 - 10950739 to 10950881
writeRegister(0x01, 0xFF); // CS1 - 10950889 to 10951030
writeRegister(0x16, 0xC0); // FIFO CTRL - 10951043 to 10951177
writeRegister(0x40, 0x04); // TX Buffer - 10951191 to 10951324
writeRegister(0x41, 0x0E); // TX Buffer - 10951335 to 10951473
writeRegister(0x44, 0x23); // TX Buffer - 10951483 to 10951625
writeRegister(0x45, 0x11); // TX Buffer - 10951632 to 10951774
writeRegister(0x46, 0x13); // TX Buffer - 10951780 to 10951920
writeRegister(0x04, 0x07); // TX - 10951929 to 10952071
writeRegister(0x00, 0xFF); // CS0 - 10958710 to 10958851
writeRegister(0x01, 0xFF); // CS1 - 10958863 to 10959001
writeRegister(0x16, 0xC0); // FIFO CTRL - 10959014 to 10959148
writeRegister(0x40, 0x04); // TX Buffer - 10959162 to 10959295
writeRegister(0x41, 0x0E); // TX Buffer - 10959309 to 10959444
writeRegister(0x44, 0x23); // TX Buffer - 10959458 to 10959592
writeRegister(0x45, 0x11); // TX Buffer - 10959606 to 10959742
writeRegister(0x46, 0x13); // TX Buffer - 10959754 to 10959891
writeRegister(0x04, 0x07); // TX - 10959903 to 10960039
writeRegister(0x00, 0xFF); // CS0 - 10966684 to 10966822
writeRegister(0x01, 0xFF); // CS1 - 10966834 to 10966974
writeRegister(0x16, 0xC0); // FIFO CTRL - 10966985 to 10967123
writeRegister(0x40, 0x04); // TX Buffer - 10967133 to 10967266
writeRegister(0x41, 0x0E); // TX Buffer - 10967280 to 10967415
writeRegister(0x44, 0x23); // TX Buffer - 10967429 to 10967563
writeRegister(0x45, 0x11); // TX Buffer - 10967577 to 10967713
writeRegister(0x46, 0x13); // TX Buffer - 10967726 to 10967868
writeRegister(0x04, 0x07); // TX - 10967874 to 10968010
writeRegister(0x00, 0xFF); // CS0 - 10974740 to 10974876
writeRegister(0x01, 0xFF); // CS1 - 10974890 to 10975030
writeRegister(0x16, 0xC0); // FIFO CTRL - 10975041 to 10975179
writeRegister(0x40, 0x04); // TX Buffer - 10975189 to 10975330
writeRegister(0x41, 0x0E); // TX Buffer - 10975336 to 10975477
writeRegister(0x44, 0x23); // TX Buffer - 10975484 to 10975627
writeRegister(0x45, 0x11); // TX Buffer - 10975633 to 10975775
writeRegister(0x46, 0x13); // TX Buffer - 10975781 to 10975924
writeRegister(0x04, 0x07); // TX - 10975930 to 10976072
writeRegister(0x00, 0xFF); // CS0 - 10982711 to 10982852
writeRegister(0x01, 0xFF); // CS1 - 10982861 to 10983001
writeRegister(0x16, 0xC0); // FIFO CTRL - 10983015 to 10983150
writeRegister(0x40, 0x04); // TX Buffer - 10983163 to 10983297
writeRegister(0x41, 0x0E); // TX Buffer - 10983310 to 10983445
writeRegister(0x44, 0x23); // TX Buffer - 10983459 to 10983595
writeRegister(0x45, 0x11); // TX Buffer - 10983607 to 10983742
writeRegister(0x46, 0x13); // TX Buffer - 10983756 to 10983892
writeRegister(0x04, 0x07); // TX - 10983905 to 10984040
writeRegister(0x00, 0xFF); // CS0 - 10990682 to 10990823
writeRegister(0x01, 0xFF); // CS1 - 10990836 to 10990980
writeRegister(0x16, 0xC0); // FIFO CTRL - 10990986 to 10991124
writeRegister(0x40, 0x04); // TX Buffer - 10991135 to 10991268
writeRegister(0x41, 0x0E); // TX Buffer - 10991282 to 10991416
writeRegister(0x44, 0x23); // TX Buffer - 10991430 to 10991566
writeRegister(0x45, 0x11); // TX Buffer - 10991578 to 10991713
writeRegister(0x46, 0x13); // TX Buffer - 10991727 to 10991862
writeRegister(0x04, 0x07); // TX - 10991876 to 10992011
writeRegister(0x00, 0xFF); // CS0 - 10998742 to 10998879
writeRegister(0x01, 0xFF); // CS1 - 10998891 to 10999033
writeRegister(0x16, 0xC0); // FIFO CTRL - 10999042 to 10999180
writeRegister(0x40, 0x04); // TX Buffer - 10999190 to 10999324
writeRegister(0x41, 0x0E); // TX Buffer - 10999337 to 10999472
writeRegister(0x44, 0x23); // TX Buffer - 10999486 to 10999620
writeRegister(0x45, 0x11); // TX Buffer - 10999634 to 10999770
writeRegister(0x46, 0x13); // TX Buffer - 10999783 to 10999925
writeRegister(0x04, 0x07); // TX - 10999932 to 11000067
writeRegister(0x00, 0xFF); // CS0 - 11006713 to 11006852
writeRegister(0x01, 0xFF); // CS1 - 11006863 to 11007004
writeRegister(0x16, 0xC0); // FIFO CTRL - 11007016 to 11007151
writeRegister(0x40, 0x04); // TX Buffer - 11007165 to 11007298
writeRegister(0x41, 0x0E); // TX Buffer - 11007308 to 11007446
writeRegister(0x44, 0x23); // TX Buffer - 11007457 to 11007596
writeRegister(0x45, 0x11); // TX Buffer - 11007605 to 11007743
writeRegister(0x46, 0x13); // TX Buffer - 11007754 to 11007892
writeRegister(0x04, 0x07); // TX - 11007906 to 11008040
writeRegister(0x00, 0xFF); // CS0 - 11014684 to 11014823
writeRegister(0x01, 0xFF); // CS1 - 11014837 to 11014981
writeRegister(0x16, 0xC0); // FIFO CTRL - 11014987 to 11015130
writeRegister(0x40, 0x04); // TX Buffer - 11015136 to 11015269
writeRegister(0x41, 0x0E); // TX Buffer - 11015283 to 11015419
writeRegister(0x44, 0x23); // TX Buffer - 11015431 to 11015567
writeRegister(0x45, 0x11); // TX Buffer - 11015580 to 11015714
writeRegister(0x46, 0x13); // TX Buffer - 11015728 to 11015863
writeRegister(0x04, 0x07); // TX - 11015877 to 11016011
writeRegister(0x00, 0xFF); // CS0 - 11022739 to 11022879
writeRegister(0x01, 0xFF); // CS1 - 11022893 to 11023037
writeRegister(0x16, 0xC0); // FIFO CTRL - 11023043 to 11023181
writeRegister(0x40, 0x04); // TX Buffer - 11023192 to 11023325
writeRegister(0x41, 0x0E); // TX Buffer - 11023339 to 11023473
writeRegister(0x44, 0x23); // TX Buffer - 11023487 to 11023623
writeRegister(0x45, 0x11); // TX Buffer - 11023636 to 11023770
writeRegister(0x46, 0x13); // TX Buffer - 11023784 to 11023919
writeRegister(0x04, 0x07); // TX - 11023933 to 11024067
writeRegister(0x00, 0xFF); // CS0 - 11030714 to 11030858
writeRegister(0x01, 0xFF); // CS1 - 11030864 to 11031005
writeRegister(0x16, 0xC0); // FIFO CTRL - 11031018 to 11031152
writeRegister(0x40, 0x04); // TX Buffer - 11031166 to 11031299
writeRegister(0x41, 0x0E); // TX Buffer - 11031310 to 11031448
writeRegister(0x44, 0x23); // TX Buffer - 11031458 to 11031596
writeRegister(0x45, 0x11); // TX Buffer - 11031607 to 11031746
writeRegister(0x46, 0x13); // TX Buffer - 11031755 to 11031895
writeRegister(0x04, 0x07); // TX - 11031904 to 11032043
writeRegister(0x00, 0xFF); // CS0 - 11038685 to 11038826
writeRegister(0x01, 0xFF); // CS1 - 11038838 to 11038976
writeRegister(0x16, 0xC0); // FIFO CTRL - 11038989 to 11039123
writeRegister(0x40, 0x04); // TX Buffer - 11039137 to 11039270
writeRegister(0x41, 0x0E); // TX Buffer - 11039284 to 11039419
writeRegister(0x44, 0x23); // TX Buffer - 11039433 to 11039567
writeRegister(0x45, 0x11); // TX Buffer - 11039581 to 11039717
writeRegister(0x46, 0x13); // TX Buffer - 11039729 to 11039866
writeRegister(0x04, 0x07); // TX - 11039878 to 11040014
writeRegister(0x00, 0xFF); // CS0 - 11046741 to 11046880
writeRegister(0x01, 0xFF); // CS1 - 11046894 to 11047038
writeRegister(0x16, 0xC0); // FIFO CTRL - 11047045 to 11047187
writeRegister(0x40, 0x04); // TX Buffer - 11047193 to 11047326
writeRegister(0x41, 0x0E); // TX Buffer - 11047340 to 11047475
writeRegister(0x44, 0x23); // TX Buffer - 11047488 to 11047623
writeRegister(0x45, 0x11); // TX Buffer - 11047637 to 11047773
writeRegister(0x46, 0x13); // TX Buffer - 11047785 to 11047920
writeRegister(0x04, 0x07); // TX - 11047934 to 11048068
writeRegister(0x00, 0xFF); // CS0 - 11054715 to 11054851
writeRegister(0x01, 0xFF); // CS1 - 11054865 to 11055005
writeRegister(0x16, 0xC0); // FIFO CTRL - 11055019 to 11055154
writeRegister(0x40, 0x04); // TX Buffer - 11055167 to 11055301
writeRegister(0x41, 0x0E); // TX Buffer - 11055311 to 11055449
writeRegister(0x44, 0x23); // TX Buffer - 11055459 to 11055602
writeRegister(0x45, 0x11); // TX Buffer - 11055608 to 11055750
writeRegister(0x46, 0x13); // TX Buffer - 11055756 to 11055896
writeRegister(0x04, 0x07); // TX - 11055905 to 11056047
writeRegister(0x00, 0xFF); // CS0 - 11062686 to 11062827
writeRegister(0x01, 0xFF); // CS1 - 11062836 to 11062976
writeRegister(0x16, 0xC0); // FIFO CTRL - 11062990 to 11063125
writeRegister(0x40, 0x04); // TX Buffer - 11063138 to 11063272
writeRegister(0x41, 0x0E); // TX Buffer - 11063285 to 11063420
writeRegister(0x44, 0x23); // TX Buffer - 11063434 to 11063570
writeRegister(0x45, 0x11); // TX Buffer - 11063582 to 11063717
writeRegister(0x46, 0x13); // TX Buffer - 11063731 to 11063867
writeRegister(0x04, 0x07); // TX - 11063880 to 11064015
writeRegister(0x00, 0xFF); // CS0 - 11070742 to 11070883
writeRegister(0x01, 0xFF); // CS1 - 11070895 to 11071032
writeRegister(0x16, 0xC0); // FIFO CTRL - 11071046 to 11071182
writeRegister(0x40, 0x04); // TX Buffer - 11071194 to 11071329
writeRegister(0x41, 0x0E); // TX Buffer - 11071341 to 11071476
writeRegister(0x44, 0x23); // TX Buffer - 11071490 to 11071624
writeRegister(0x45, 0x11); // TX Buffer - 11071638 to 11071774
writeRegister(0x46, 0x13); // TX Buffer - 11071787 to 11071923
writeRegister(0x04, 0x07); // TX - 11071936 to 11072071
writeRegister(0x00, 0xFF); // CS0 - 11078717 to 11078854
writeRegister(0x01, 0xFF); // CS1 - 11078866 to 11079008
writeRegister(0x16, 0xC0); // FIFO CTRL - 11079017 to 11079155
writeRegister(0x40, 0x04); // TX Buffer - 11079165 to 11079299
writeRegister(0x41, 0x0E); // TX Buffer - 11079312 to 11079447
writeRegister(0x44, 0x23); // TX Buffer - 11079461 to 11079595
writeRegister(0x45, 0x11); // TX Buffer - 11079609 to 11079745
writeRegister(0x46, 0x13); // TX Buffer - 11079758 to 11079900
writeRegister(0x04, 0x07); // TX - 11079907 to 11080042
writeRegister(0x00, 0xFF); // CS0 - 11086688 to 11086827
writeRegister(0x01, 0xFF); // CS1 - 11086838 to 11086979
writeRegister(0x16, 0xC0); // FIFO CTRL - 11086991 to 11087126
writeRegister(0x40, 0x04); // TX Buffer - 11087140 to 11087273
writeRegister(0x41, 0x0E); // TX Buffer - 11087283 to 11087423
writeRegister(0x44, 0x23); // TX Buffer - 11087432 to 11087571
writeRegister(0x45, 0x11); // TX Buffer - 11087580 to 11087718
writeRegister(0x46, 0x13); // TX Buffer - 11087729 to 11087867
writeRegister(0x04, 0x07); // TX - 11087881 to 11088015
writeRegister(0x00, 0xFF); // CS0 - 11094743 to 11094884
writeRegister(0x01, 0xFF); // CS1 - 11094893 to 11095033
writeRegister(0x16, 0xC0); // FIFO CTRL - 11095047 to 11095182
writeRegister(0x40, 0x04); // TX Buffer - 11095196 to 11095329
writeRegister(0x41, 0x0E); // TX Buffer - 11095343 to 11095477
writeRegister(0x44, 0x23); // TX Buffer - 11095491 to 11095627
writeRegister(0x45, 0x11); // TX Buffer - 11095639 to 11095774
writeRegister(0x46, 0x13); // TX Buffer - 11095788 to 11095923
writeRegister(0x04, 0x07); // TX - 11095937 to 11096071
writeRegister(0x00, 0xFF); // CS0 - 11102718 to 11102854
writeRegister(0x01, 0xFF); // CS1 - 11102868 to 11103009
writeRegister(0x16, 0xC0); // FIFO CTRL - 11103018 to 11103156
writeRegister(0x40, 0x04); // TX Buffer - 11103167 to 11103300
writeRegister(0x41, 0x0E); // TX Buffer - 11103314 to 11103448
writeRegister(0x44, 0x23); // TX Buffer - 11103462 to 11103598
writeRegister(0x45, 0x11); // TX Buffer - 11103611 to 11103745
writeRegister(0x46, 0x13); // TX Buffer - 11103759 to 11103894
writeRegister(0x04, 0x07); // TX - 11103908 to 11104042
writeRegister(0x00, 0xFF); // CS0 - 11110689 to 11110833
writeRegister(0x01, 0xFF); // CS1 - 11110839 to 11110980
writeRegister(0x16, 0xC0); // FIFO CTRL - 11110993 to 11111127
writeRegister(0x40, 0x04); // TX Buffer - 11111141 to 11111274
writeRegister(0x41, 0x0E); // TX Buffer - 11111285 to 11111423
writeRegister(0x44, 0x23); // TX Buffer - 11111433 to 11111571
writeRegister(0x45, 0x11); // TX Buffer - 11111582 to 11111721
writeRegister(0x46, 0x13); // TX Buffer - 11111730 to 11111870
writeRegister(0x04, 0x07); // TX - 11111879 to 11112018
writeRegister(0x00, 0xFF); // CS0 - 11118745 to 11118884
writeRegister(0x01, 0xFF); // CS1 - 11118895 to 11119036
writeRegister(0x16, 0xC0); // FIFO CTRL - 11119048 to 11119183
writeRegister(0x40, 0x04); // TX Buffer - 11119197 to 11119330
writeRegister(0x41, 0x0E); // TX Buffer - 11119340 to 11119479
writeRegister(0x44, 0x23); // TX Buffer - 11119489 to 11119627
writeRegister(0x45, 0x11); // TX Buffer - 11119637 to 11119777
writeRegister(0x46, 0x13); // TX Buffer - 11119786 to 11119924
writeRegister(0x04, 0x07); // TX - 11119938 to 11120072
writeRegister(0x00, 0xFF); // CS0 - 11126716 to 11126855
writeRegister(0x01, 0xFF); // CS1 - 11126869 to 11127013
writeRegister(0x16, 0xC0); // FIFO CTRL - 11127020 to 11127158
writeRegister(0x40, 0x04); // TX Buffer - 11127168 to 11127301
writeRegister(0x41, 0x0E); // TX Buffer - 11127315 to 11127450
writeRegister(0x44, 0x23); // TX Buffer - 11127463 to 11127598
writeRegister(0x45, 0x11); // TX Buffer - 11127612 to 11127748
writeRegister(0x46, 0x13); // TX Buffer - 11127760 to 11127897
writeRegister(0x04, 0x07); // TX - 11127909 to 11128043
writeRegister(0x00, 0xFF); // CS0 - 11134690 to 11134834
writeRegister(0x01, 0xFF); // CS1 - 11134840 to 11134980
writeRegister(0x16, 0xC0); // FIFO CTRL - 11134994 to 11135129
writeRegister(0x40, 0x04); // TX Buffer - 11135142 to 11135276
writeRegister(0x41, 0x0E); // TX Buffer - 11135286 to 11135424
writeRegister(0x44, 0x23); // TX Buffer - 11135434 to 11135577
writeRegister(0x45, 0x11); // TX Buffer - 11135583 to 11135725
writeRegister(0x46, 0x13); // TX Buffer - 11135731 to 11135871
writeRegister(0x04, 0x07); // TX - 11135880 to 11136022
writeRegister(0x00, 0xFF); // CS0 - 11142746 to 11142890
writeRegister(0x01, 0xFF); // CS1 - 11142896 to 11143036
writeRegister(0x16, 0xC0); // FIFO CTRL - 11143050 to 11143186
writeRegister(0x40, 0x04); // TX Buffer - 11143198 to 11143331
writeRegister(0x41, 0x0E); // TX Buffer - 11143342 to 11143480
writeRegister(0x44, 0x23); // TX Buffer - 11143490 to 11143628
writeRegister(0x45, 0x11); // TX Buffer - 11143639 to 11143778
writeRegister(0x46, 0x13); // TX Buffer - 11143787 to 11143927
writeRegister(0x04, 0x07); // TX - 11143936 to 11144075
writeRegister(0x00, 0xFF); // CS0 - 11150717 to 11150858
writeRegister(0x01, 0xFF); // CS1 - 11150870 to 11151007
writeRegister(0x16, 0xC0); // FIFO CTRL - 11151021 to 11151156
writeRegister(0x40, 0x04); // TX Buffer - 11151169 to 11151303
writeRegister(0x41, 0x0E); // TX Buffer - 11151316 to 11151451
writeRegister(0x44, 0x23); // TX Buffer - 11151465 to 11151599
writeRegister(0x45, 0x11); // TX Buffer - 11151613 to 11151749
writeRegister(0x46, 0x13); // TX Buffer - 11151762 to 11151898
writeRegister(0x04, 0x07); // TX - 11151911 to 11152046
writeRegister(0x00, 0xFF); // CS0 - 11158692 to 11158829
writeRegister(0x01, 0xFF); // CS1 - 11158842 to 11158983
writeRegister(0x16, 0xC0); // FIFO CTRL - 11158992 to 11159130
writeRegister(0x40, 0x04); // TX Buffer - 11159140 to 11159280
writeRegister(0x41, 0x0E); // TX Buffer - 11159287 to 11159428
writeRegister(0x44, 0x23); // TX Buffer - 11159436 to 11159578
writeRegister(0x45, 0x11); // TX Buffer - 11159584 to 11159726
writeRegister(0x46, 0x13); // TX Buffer - 11159733 to 11159875
writeRegister(0x04, 0x07); // TX - 11159882 to 11160023
writeRegister(0x00, 0xFF); // CS0 - 11166747 to 11166891
writeRegister(0x01, 0xFF); // CS1 - 11166897 to 11167037
writeRegister(0x16, 0xC0); // FIFO CTRL - 11167051 to 11167186
writeRegister(0x40, 0x04); // TX Buffer - 11167200 to 11167333
writeRegister(0x41, 0x0E); // TX Buffer - 11167343 to 11167481
writeRegister(0x44, 0x23); // TX Buffer - 11167492 to 11167634
writeRegister(0x45, 0x11); // TX Buffer - 11167640 to 11167782
writeRegister(0x46, 0x13); // TX Buffer - 11167788 to 11167927
writeRegister(0x04, 0x07); // TX - 11167937 to 11168079
writeRegister(0x00, 0xFF); // CS0 - 11174718 to 11174858
writeRegister(0x01, 0xFF); // CS1 - 11174872 to 11175008
writeRegister(0x16, 0xC0); // FIFO CTRL - 11175022 to 11175157
writeRegister(0x40, 0x04); // TX Buffer - 11175171 to 11175304
writeRegister(0x41, 0x0E); // TX Buffer - 11175318 to 11175452
writeRegister(0x44, 0x23); // TX Buffer - 11175466 to 11175602
writeRegister(0x45, 0x11); // TX Buffer - 11175615 to 11175749
writeRegister(0x46, 0x13); // TX Buffer - 11175763 to 11175898
writeRegister(0x04, 0x07); // TX - 11175912 to 11176046
writeRegister(0x00, 0xFF); // CS0 - 11182693 to 11182829
writeRegister(0x01, 0xFF); // CS1 - 11182843 to 11182984
writeRegister(0x16, 0xC0); // FIFO CTRL - 11182993 to 11183131
writeRegister(0x40, 0x04); // TX Buffer - 11183142 to 11183275
writeRegister(0x41, 0x0E); // TX Buffer - 11183289 to 11183423
writeRegister(0x44, 0x23); // TX Buffer - 11183437 to 11183573
writeRegister(0x45, 0x11); // TX Buffer - 11183586 to 11183720
writeRegister(0x46, 0x13); // TX Buffer - 11183734 to 11183877
writeRegister(0x04, 0x07); // TX - 11183883 to 11184017
writeRegister(0x00, 0xFF); // CS0 - 11190749 to 11190886
writeRegister(0x01, 0xFF); // CS1 - 11190899 to 11191040
writeRegister(0x16, 0xC0); // FIFO CTRL - 11191049 to 11191187
writeRegister(0x40, 0x04); // TX Buffer - 11191197 to 11191337
writeRegister(0x41, 0x0E); // TX Buffer - 11191344 to 11191487
writeRegister(0x44, 0x23); // TX Buffer - 11191493 to 11191635
writeRegister(0x45, 0x11); // TX Buffer - 11191641 to 11191782
writeRegister(0x46, 0x13); // TX Buffer - 11191790 to 11191932
writeRegister(0x04, 0x07); // TX - 11191939 to 11192080
writeRegister(0x00, 0xFF); // CS0 - 11198720 to 11198859
writeRegister(0x01, 0xFF); // CS1 - 11198870 to 11199011
writeRegister(0x16, 0xC0); // FIFO CTRL - 11199024 to 11199158
writeRegister(0x40, 0x04); // TX Buffer - 11199172 to 11199305
writeRegister(0x41, 0x0E); // TX Buffer - 11199319 to 11199454
writeRegister(0x44, 0x23); // TX Buffer - 11199467 to 11199602
writeRegister(0x45, 0x11); // TX Buffer - 11199616 to 11199752
writeRegister(0x46, 0x13); // TX Buffer - 11199764 to 11199899
writeRegister(0x04, 0x07); // TX - 11199913 to 11200047
writeRegister(0x00, 0xFF); // CS0 - 11206691 to 11206830
writeRegister(0x01, 0xFF); // CS1 - 11206844 to 11206988
writeRegister(0x16, 0xC0); // FIFO CTRL - 11206995 to 11207133
writeRegister(0x40, 0x04); // TX Buffer - 11207143 to 11207276
writeRegister(0x41, 0x0E); // TX Buffer - 11207290 to 11207425
writeRegister(0x44, 0x23); // TX Buffer - 11207438 to 11207573
writeRegister(0x45, 0x11); // TX Buffer - 11207587 to 11207723
writeRegister(0x46, 0x13); // TX Buffer - 11207735 to 11207872
writeRegister(0x04, 0x07); // TX - 11207884 to 11208020
writeRegister(0x00, 0xFF); // CS0 - 11214750 to 11214886
writeRegister(0x01, 0xFF); // CS1 - 11214900 to 11215041
writeRegister(0x16, 0xC0); // FIFO CTRL - 11215050 to 11215188
writeRegister(0x40, 0x04); // TX Buffer - 11215199 to 11215332
writeRegister(0x41, 0x0E); // TX Buffer - 11215346 to 11215482
writeRegister(0x44, 0x23); // TX Buffer - 11215494 to 11215630
writeRegister(0x45, 0x11); // TX Buffer - 11215643 to 11215777
writeRegister(0x46, 0x13); // TX Buffer - 11215791 to 11215934
writeRegister(0x04, 0x07); // TX - 11215940 to 11216074
writeRegister(0x00, 0xFF); // CS0 - 11222721 to 11222862
writeRegister(0x01, 0xFF); // CS1 - 11222871 to 11223011
writeRegister(0x16, 0xC0); // FIFO CTRL - 11223025 to 11223161
writeRegister(0x40, 0x04); // TX Buffer - 11223173 to 11223308
writeRegister(0x41, 0x0E); // TX Buffer - 11223317 to 11223455
writeRegister(0x44, 0x23); // TX Buffer - 11223465 to 11223603
writeRegister(0x45, 0x11); // TX Buffer - 11223614 to 11223753
writeRegister(0x46, 0x13); // TX Buffer - 11223762 to 11223902
writeRegister(0x04, 0x07); // TX - 11223915 to 11224050
writeRegister(0x00, 0xFF); // CS0 - 11230692 to 11230833
writeRegister(0x01, 0xFF); // CS1 - 11230845 to 11230990
writeRegister(0x16, 0xC0); // FIFO CTRL - 11230996 to 11231137
writeRegister(0x40, 0x04); // TX Buffer - 11231144 to 11231278
writeRegister(0x41, 0x0E); // TX Buffer - 11231291 to 11231426
writeRegister(0x44, 0x23); // TX Buffer - 11231440 to 11231574
writeRegister(0x45, 0x11); // TX Buffer - 11231588 to 11231724
writeRegister(0x46, 0x13); // TX Buffer - 11231737 to 11231873
writeRegister(0x04, 0x07); // TX - 11231886 to 11232021
writeRegister(0x00, 0xFF); // CS0 - 11238748 to 11238889
writeRegister(0x01, 0xFF); // CS1 - 11238901 to 11239045
writeRegister(0x16, 0xC0); // FIFO CTRL - 11239052 to 11239190
writeRegister(0x40, 0x04); // TX Buffer - 11239200 to 11239333
writeRegister(0x41, 0x0E); // TX Buffer - 11239347 to 11239482
writeRegister(0x44, 0x23); // TX Buffer - 11239496 to 11239630
writeRegister(0x45, 0x11); // TX Buffer - 11239644 to 11239780
writeRegister(0x46, 0x13); // TX Buffer - 11239792 to 11239929
writeRegister(0x04, 0x07); // TX - 11239941 to 11240077
writeRegister(0x00, 0xFF); // CS0 - 11246722 to 11246866
writeRegister(0x01, 0xFF); // CS1 - 11246872 to 11247012
writeRegister(0x16, 0xC0); // FIFO CTRL - 11247026 to 11247161
writeRegister(0x40, 0x04); // TX Buffer - 11247175 to 11247308
writeRegister(0x41, 0x0E); // TX Buffer - 11247318 to 11247456
writeRegister(0x44, 0x23); // TX Buffer - 11247467 to 11247606
writeRegister(0x45, 0x11); // TX Buffer - 11247615 to 11247753
writeRegister(0x46, 0x13); // TX Buffer - 11247764 to 11247902
writeRegister(0x04, 0x07); // TX - 11247912 to 11248050
writeRegister(0x00, 0xFF); // CS0 - 11254693 to 11254833
writeRegister(0x01, 0xFF); // CS1 - 11254847 to 11254983
writeRegister(0x16, 0xC0); // FIFO CTRL - 11254997 to 11255132
writeRegister(0x40, 0x04); // TX Buffer - 11255146 to 11255279
writeRegister(0x41, 0x0E); // TX Buffer - 11255293 to 11255427
writeRegister(0x44, 0x23); // TX Buffer - 11255441 to 11255577
writeRegister(0x45, 0x11); // TX Buffer - 11255590 to 11255724
writeRegister(0x46, 0x13); // TX Buffer - 11255738 to 11255873
writeRegister(0x04, 0x07); // TX - 11255887 to 11256021
writeRegister(0x00, 0xFF); // CS0 - 11262749 to 11262890
writeRegister(0x01, 0xFF); // CS1 - 11262903 to 11263047
writeRegister(0x16, 0xC0); // FIFO CTRL - 11263053 to 11263194
writeRegister(0x40, 0x04); // TX Buffer - 11263201 to 11263335
writeRegister(0x41, 0x0E); // TX Buffer - 11263348 to 11263483
writeRegister(0x44, 0x23); // TX Buffer - 11263497 to 11263633
writeRegister(0x45, 0x11); // TX Buffer - 11263645 to 11263780
writeRegister(0x46, 0x13); // TX Buffer - 11263794 to 11263930
writeRegister(0x04, 0x07); // TX - 11263943 to 11264078
writeRegister(0x00, 0xFF); // CS0 - 11270724 to 11270861
writeRegister(0x01, 0xFF); // CS1 - 11270874 to 11271015
writeRegister(0x16, 0xC0); // FIFO CTRL - 11271027 to 11271162
writeRegister(0x40, 0x04); // TX Buffer - 11271176 to 11271309
writeRegister(0x41, 0x0E); // TX Buffer - 11271319 to 11271458
writeRegister(0x44, 0x23); // TX Buffer - 11271468 to 11271610
writeRegister(0x45, 0x11); // TX Buffer - 11271616 to 11271759
writeRegister(0x46, 0x13); // TX Buffer - 11271765 to 11271903
writeRegister(0x04, 0x07); // TX - 11271914 to 11272055
writeRegister(0x00, 0xFF); // CS0 - 11278780 to 11278923
writeRegister(0x01, 0xFF); // CS1 - 11278929 to 11279071
writeRegister(0x16, 0xC0); // FIFO CTRL - 11279083 to 11279218
writeRegister(0x40, 0x04); // TX Buffer - 11279232 to 11279365
writeRegister(0x41, 0x0E); // TX Buffer - 11279375 to 11279513
writeRegister(0x44, 0x23); // TX Buffer - 11279524 to 11279663
writeRegister(0x45, 0x11); // TX Buffer - 11279672 to 11279810
writeRegister(0x46, 0x13); // TX Buffer - 11279821 to 11279959
writeRegister(0x04, 0x07); // TX - 11279970 to 11280107
writeRegister(0x00, 0xFF); // CS0 - 11286751 to 11286890
writeRegister(0x01, 0xFF); // CS1 - 11286904 to 11287042
writeRegister(0x16, 0xC0); // FIFO CTRL - 11287054 to 11287189
writeRegister(0x40, 0x04); // TX Buffer - 11287203 to 11287336
writeRegister(0x41, 0x0E); // TX Buffer - 11287350 to 11287484
writeRegister(0x44, 0x23); // TX Buffer - 11287498 to 11287634
writeRegister(0x45, 0x11); // TX Buffer - 11287647 to 11287781
writeRegister(0x46, 0x13); // TX Buffer - 11287795 to 11287930
writeRegister(0x04, 0x07); // TX - 11287944 to 11288078
writeRegister(0x00, 0xFF); // CS0 - 11294725 to 11294861
writeRegister(0x01, 0xFF); // CS1 - 11294875 to 11295015
writeRegister(0x16, 0xC0); // FIFO CTRL - 11295025 to 11295165
writeRegister(0x40, 0x04); // TX Buffer - 11295174 to 11295307
writeRegister(0x41, 0x0E); // TX Buffer - 11295321 to 11295457
writeRegister(0x44, 0x23); // TX Buffer - 11295469 to 11295605
writeRegister(0x45, 0x11); // TX Buffer - 11295618 to 11295752
writeRegister(0x46, 0x13); // TX Buffer - 11295766 to 11295909
writeRegister(0x04, 0x07); // TX - 11295915 to 11296049
writeRegister(0x00, 0xFF); // CS0 - 11302781 to 11302918
writeRegister(0x01, 0xFF); // CS1 - 11302931 to 11303072
writeRegister(0x16, 0xC0); // FIFO CTRL - 11303085 to 11303219
writeRegister(0x40, 0x04); // TX Buffer - 11303233 to 11303366
writeRegister(0x41, 0x0E); // TX Buffer - 11303377 to 11303515
writeRegister(0x44, 0x23); // TX Buffer - 11303525 to 11303667
writeRegister(0x45, 0x11); // TX Buffer - 11303673 to 11303816
writeRegister(0x46, 0x13); // TX Buffer - 11303822 to 11303962
writeRegister(0x04, 0x07); // TX - 11303971 to 11304113
writeRegister(0x00, 0xFF); // CS0 - 11310752 to 11310893
writeRegister(0x01, 0xFF); // CS1 - 11310902 to 11311043
writeRegister(0x16, 0xC0); // FIFO CTRL - 11311056 to 11311190
writeRegister(0x40, 0x04); // TX Buffer - 11311204 to 11311337
writeRegister(0x41, 0x0E); // TX Buffer - 11311351 to 11311486
writeRegister(0x44, 0x23); // TX Buffer - 11311500 to 11311634
writeRegister(0x45, 0x11); // TX Buffer - 11311648 to 11311784
writeRegister(0x46, 0x13); // TX Buffer - 11311796 to 11311933
writeRegister(0x04, 0x07); // TX - 11311945 to 11312081
writeRegister(0x00, 0xFF); // CS0 - 11318726 to 11318864
writeRegister(0x01, 0xFF); // CS1 - 11318876 to 11319016
writeRegister(0x16, 0xC0); // FIFO CTRL - 11319027 to 11319165
writeRegister(0x40, 0x04); // TX Buffer - 11319175 to 11319308
writeRegister(0x41, 0x0E); // TX Buffer - 11319322 to 11319457
writeRegister(0x44, 0x23); // TX Buffer - 11319471 to 11319605
writeRegister(0x45, 0x11); // TX Buffer - 11319619 to 11319755
writeRegister(0x46, 0x13); // TX Buffer - 11319767 to 11319904
writeRegister(0x04, 0x07); // TX - 11319916 to 11320052
writeRegister(0x00, 0xFF); // CS0 - 11326782 to 11326918
writeRegister(0x01, 0xFF); // CS1 - 11326932 to 11327072
writeRegister(0x16, 0xC0); // FIFO CTRL - 11327082 to 11327221
writeRegister(0x40, 0x04); // TX Buffer - 11327231 to 11327364
writeRegister(0x41, 0x0E); // TX Buffer - 11327378 to 11327513
writeRegister(0x44, 0x23); // TX Buffer - 11327526 to 11327661
writeRegister(0x45, 0x11); // TX Buffer - 11327675 to 11327811
writeRegister(0x46, 0x13); // TX Buffer - 11327823 to 11327966
writeRegister(0x04, 0x07); // TX - 11327972 to 11328106
writeRegister(0x00, 0xFF); // CS0 - 11334753 to 11334894
writeRegister(0x01, 0xFF); // CS1 - 11334903 to 11335043
writeRegister(0x16, 0xC0); // FIFO CTRL - 11335057 to 11335192
writeRegister(0x40, 0x04); // TX Buffer - 11335205 to 11335339
writeRegister(0x41, 0x0E); // TX Buffer - 11335349 to 11335487
writeRegister(0x44, 0x23); // TX Buffer - 11335497 to 11335637
writeRegister(0x45, 0x11); // TX Buffer - 11335646 to 11335785
writeRegister(0x46, 0x13); // TX Buffer - 11335794 to 11335934
writeRegister(0x04, 0x07); // TX - 11335947 to 11336082
writeRegister(0x00, 0xFF); // CS0 - 11342724 to 11342865
writeRegister(0x01, 0xFF); // CS1 - 11342878 to 11343022
writeRegister(0x16, 0xC0); // FIFO CTRL - 11343028 to 11343166
writeRegister(0x40, 0x04); // TX Buffer - 11343176 to 11343310
writeRegister(0x41, 0x0E); // TX Buffer - 11343323 to 11343458
writeRegister(0x44, 0x23); // TX Buffer - 11343472 to 11343608
writeRegister(0x45, 0x11); // TX Buffer - 11343620 to 11343755
writeRegister(0x46, 0x13); // TX Buffer - 11343769 to 11343905
writeRegister(0x04, 0x07); // TX - 11343918 to 11344053
writeRegister(0x00, 0xFF); // CS0 - 11350783 to 11350921
writeRegister(0x01, 0xFF); // CS1 - 11350933 to 11351075
writeRegister(0x16, 0xC0); // FIFO CTRL - 11351084 to 11351222
writeRegister(0x40, 0x04); // TX Buffer - 11351232 to 11351367
writeRegister(0x41, 0x0E); // TX Buffer - 11351379 to 11351514
writeRegister(0x44, 0x23); // TX Buffer - 11351528 to 11351662
writeRegister(0x45, 0x11); // TX Buffer - 11351676 to 11351812
writeRegister(0x46, 0x13); // TX Buffer - 11351825 to 11351961
writeRegister(0x04, 0x07); // TX - 11351974 to 11352109
writeRegister(0x00, 0xFF); // CS0 - 11358755 to 11358898
writeRegister(0x01, 0xFF); // CS1 - 11358904 to 11359046
writeRegister(0x16, 0xC0); // FIFO CTRL - 11359058 to 11359193
writeRegister(0x40, 0x04); // TX Buffer - 11359207 to 11359340
writeRegister(0x41, 0x0E); // TX Buffer - 11359350 to 11359488
writeRegister(0x44, 0x23); // TX Buffer - 11359499 to 11359638
writeRegister(0x45, 0x11); // TX Buffer - 11359647 to 11359785
writeRegister(0x46, 0x13); // TX Buffer - 11359796 to 11359934
writeRegister(0x04, 0x07); // TX - 11359945 to 11360082
writeRegister(0x00, 0xFF); // CS0 - 11366726 to 11366865
writeRegister(0x01, 0xFF); // CS1 - 11366879 to 11367017
writeRegister(0x16, 0xC0); // FIFO CTRL - 11367029 to 11367164
writeRegister(0x40, 0x04); // TX Buffer - 11367178 to 11367311
writeRegister(0x41, 0x0E); // TX Buffer - 11367325 to 11367461
writeRegister(0x44, 0x23); // TX Buffer - 11367473 to 11367609
writeRegister(0x45, 0x11); // TX Buffer - 11367622 to 11367756
writeRegister(0x46, 0x13); // TX Buffer - 11367770 to 11367905
writeRegister(0x04, 0x07); // TX - 11367919 to 11368053
writeRegister(0x00, 0xFF); // CS0 - 11374781 to 11374922
writeRegister(0x01, 0xFF); // CS1 - 11374935 to 11375079
writeRegister(0x16, 0xC0); // FIFO CTRL - 11375085 to 11375223
writeRegister(0x40, 0x04); // TX Buffer - 11375234 to 11375367
writeRegister(0x41, 0x0E); // TX Buffer - 11375381 to 11375515
writeRegister(0x44, 0x23); // TX Buffer - 11375529 to 11375665
writeRegister(0x45, 0x11); // TX Buffer - 11375677 to 11375812
writeRegister(0x46, 0x13); // TX Buffer - 11375826 to 11375961
writeRegister(0x04, 0x07); // TX - 11375975 to 11376109
writeRegister(0x00, 0xFF); // CS0 - 11382756 to 11382898
writeRegister(0x01, 0xFF); // CS1 - 11382906 to 11383047
writeRegister(0x16, 0xC0); // FIFO CTRL - 11383060 to 11383194
writeRegister(0x40, 0x04); // TX Buffer - 11383208 to 11383341
writeRegister(0x41, 0x0E); // TX Buffer - 11383352 to 11383490
writeRegister(0x44, 0x23); // TX Buffer - 11383500 to 11383642
writeRegister(0x45, 0x11); // TX Buffer - 11383649 to 11383791
writeRegister(0x46, 0x13); // TX Buffer - 11383797 to 11383937
writeRegister(0x04, 0x07); // TX - 11383946 to 11384088
writeRegister(0x00, 0xFF); // CS0 - 11390727 to 11390868
writeRegister(0x01, 0xFF); // CS1 - 11390880 to 11391018
writeRegister(0x16, 0xC0); // FIFO CTRL - 11391031 to 11391165
writeRegister(0x40, 0x04); // TX Buffer - 11391179 to 11391312
writeRegister(0x41, 0x0E); // TX Buffer - 11391326 to 11391461
writeRegister(0x44, 0x23); // TX Buffer - 11391475 to 11391609
writeRegister(0x45, 0x11); // TX Buffer - 11391623 to 11391759
writeRegister(0x46, 0x13); // TX Buffer - 11391771 to 11391908
writeRegister(0x04, 0x07); // TX - 11391920 to 11392056
writeRegister(0x00, 0xFF); // CS0 - 11398783 to 11398922
writeRegister(0x01, 0xFF); // CS1 - 11398936 to 11399074
writeRegister(0x16, 0xC0); // FIFO CTRL - 11399086 to 11399221
writeRegister(0x40, 0x04); // TX Buffer - 11399235 to 11399368
writeRegister(0x41, 0x0E); // TX Buffer - 11399382 to 11399517
writeRegister(0x44, 0x23); // TX Buffer - 11399530 to 11399665
writeRegister(0x45, 0x11); // TX Buffer - 11399679 to 11399815
writeRegister(0x46, 0x13); // TX Buffer - 11399827 to 11399962
writeRegister(0x04, 0x07); // TX - 11399976 to 11400110
writeRegister(0x00, 0xFF); // CS0 - 11406757 to 11406893
writeRegister(0x01, 0xFF); // CS1 - 11406907 to 11407047
writeRegister(0x16, 0xC0); // FIFO CTRL - 11407058 to 11407196
writeRegister(0x40, 0x04); // TX Buffer - 11407206 to 11407347
writeRegister(0x41, 0x0E); // TX Buffer - 11407353 to 11407494
writeRegister(0x44, 0x23); // TX Buffer - 11407501 to 11407644
writeRegister(0x45, 0x11); // TX Buffer - 11407650 to 11407792
writeRegister(0x46, 0x13); // TX Buffer - 11407798 to 11407941
writeRegister(0x04, 0x07); // TX - 11407947 to 11408089
writeRegister(0x00, 0xFF); // CS0 - 11414728 to 11414869
writeRegister(0x01, 0xFF); // CS1 - 11414878 to 11415018
writeRegister(0x16, 0xC0); // FIFO CTRL - 11415032 to 11415167
writeRegister(0x40, 0x04); // TX Buffer - 11415180 to 11415314
writeRegister(0x41, 0x0E); // TX Buffer - 11415327 to 11415462
writeRegister(0x44, 0x23); // TX Buffer - 11415476 to 11415612
writeRegister(0x45, 0x11); // TX Buffer - 11415624 to 11415759
writeRegister(0x46, 0x13); // TX Buffer - 11415773 to 11415909
writeRegister(0x04, 0x07); // TX - 11415922 to 11416057
writeRegister(0x00, 0xFF); // CS0 - 11422784 to 11422925
writeRegister(0x01, 0xFF); // CS1 - 11422937 to 11423074
writeRegister(0x16, 0xC0); // FIFO CTRL - 11423088 to 11423224
writeRegister(0x40, 0x04); // TX Buffer - 11423236 to 11423369
writeRegister(0x41, 0x0E); // TX Buffer - 11423383 to 11423518
writeRegister(0x44, 0x23); // TX Buffer - 11423532 to 11423666
writeRegister(0x45, 0x11); // TX Buffer - 11423680 to 11423816
writeRegister(0x46, 0x13); // TX Buffer - 11423829 to 11423965
writeRegister(0x04, 0x07); // TX - 11423977 to 11424113
writeRegister(0x00, 0xFF); // CS0 - 11430759 to 11430896
writeRegister(0x01, 0xFF); // CS1 - 11430908 to 11431050
writeRegister(0x16, 0xC0); // FIFO CTRL - 11431059 to 11431197
writeRegister(0x40, 0x04); // TX Buffer - 11431207 to 11431342
writeRegister(0x41, 0x0E); // TX Buffer - 11431354 to 11431489
writeRegister(0x44, 0x23); // TX Buffer - 11431503 to 11431637
writeRegister(0x45, 0x11); // TX Buffer - 11431651 to 11431787
writeRegister(0x46, 0x13); // TX Buffer - 11431800 to 11431942
writeRegister(0x04, 0x07); // TX - 11431949 to 11432084
writeRegister(0x00, 0xFF); // CS0 - 11438730 to 11438869
writeRegister(0x01, 0xFF); // CS1 - 11438880 to 11439021
writeRegister(0x16, 0xC0); // FIFO CTRL - 11439033 to 11439168
writeRegister(0x40, 0x04); // TX Buffer - 11439182 to 11439315
writeRegister(0x41, 0x0E); // TX Buffer - 11439325 to 11439463
writeRegister(0x44, 0x23); // TX Buffer - 11439474 to 11439613
writeRegister(0x45, 0x11); // TX Buffer - 11439622 to 11439760
writeRegister(0x46, 0x13); // TX Buffer - 11439771 to 11439909
writeRegister(0x04, 0x07); // TX - 11439923 to 11440057
writeRegister(0x00, 0xFF); // CS0 - 11446785 to 11446926
writeRegister(0x01, 0xFF); // CS1 - 11446935 to 11447075
writeRegister(0x16, 0xC0); // FIFO CTRL - 11447089 to 11447224
writeRegister(0x40, 0x04); // TX Buffer - 11447238 to 11447371
writeRegister(0x41, 0x0E); // TX Buffer - 11447385 to 11447519
writeRegister(0x44, 0x23); // TX Buffer - 11447533 to 11447669
writeRegister(0x45, 0x11); // TX Buffer - 11447681 to 11447816
writeRegister(0x46, 0x13); // TX Buffer - 11447830 to 11447965
writeRegister(0x04, 0x07); // TX - 11447979 to 11448113
writeRegister(0x00, 0xFF); // CS0 - 11454756 to 11454897
writeRegister(0x01, 0xFF); // CS1 - 11454910 to 11455054
writeRegister(0x16, 0xC0); // FIFO CTRL - 11455060 to 11455198
writeRegister(0x40, 0x04); // TX Buffer - 11455209 to 11455342
writeRegister(0x41, 0x0E); // TX Buffer - 11455356 to 11455490
writeRegister(0x44, 0x23); // TX Buffer - 11455504 to 11455640
writeRegister(0x45, 0x11); // TX Buffer - 11455652 to 11455787
writeRegister(0x46, 0x13); // TX Buffer - 11455801 to 11455936
writeRegister(0x04, 0x07); // TX - 11455950 to 11456084
writeRegister(0x00, 0xFF); // CS0 - 11462731 to 11462875
writeRegister(0x01, 0xFF); // CS1 - 11462881 to 11463022
writeRegister(0x16, 0xC0); // FIFO CTRL - 11463035 to 11463169
writeRegister(0x40, 0x04); // TX Buffer - 11463183 to 11463316
writeRegister(0x41, 0x0E); // TX Buffer - 11463327 to 11463465
writeRegister(0x44, 0x23); // TX Buffer - 11463475 to 11463613
writeRegister(0x45, 0x11); // TX Buffer - 11463624 to 11463763
writeRegister(0x46, 0x13); // TX Buffer - 11463772 to 11463912
writeRegister(0x04, 0x07); // TX - 11463921 to 11464060
writeRegister(0x00, 0xFF); // CS0 - 11470787 to 11470926
writeRegister(0x01, 0xFF); // CS1 - 11470937 to 11471078
writeRegister(0x16, 0xC0); // FIFO CTRL - 11471090 to 11471225
writeRegister(0x40, 0x04); // TX Buffer - 11471239 to 11471372
writeRegister(0x41, 0x0E); // TX Buffer - 11471382 to 11471521
writeRegister(0x44, 0x23); // TX Buffer - 11471531 to 11471670
writeRegister(0x45, 0x11); // TX Buffer - 11471679 to 11471817
writeRegister(0x46, 0x13); // TX Buffer - 11471828 to 11471966
writeRegister(0x04, 0x07); // TX - 11471980 to 11472114
writeRegister(0x00, 0xFF); // CS0 - 11478758 to 11478897
writeRegister(0x01, 0xFF); // CS1 - 11478911 to 11479055
writeRegister(0x16, 0xC0); // FIFO CTRL - 11479061 to 11479204
writeRegister(0x40, 0x04); // TX Buffer - 11479210 to 11479343
writeRegister(0x41, 0x0E); // TX Buffer - 11479357 to 11479492
writeRegister(0x44, 0x23); // TX Buffer - 11479505 to 11479640
writeRegister(0x45, 0x11); // TX Buffer - 11479654 to 11479790
writeRegister(0x46, 0x13); // TX Buffer - 11479802 to 11479937
writeRegister(0x04, 0x07); // TX - 11479951 to 11480085
writeRegister(0x00, 0xFF); // CS0 - 11486732 to 11486868
writeRegister(0x01, 0xFF); // CS1 - 11486882 to 11487022
writeRegister(0x16, 0xC0); // FIFO CTRL - 11487036 to 11487171
writeRegister(0x40, 0x04); // TX Buffer - 11487184 to 11487318
writeRegister(0x41, 0x0E); // TX Buffer - 11487328 to 11487466
writeRegister(0x44, 0x23); // TX Buffer - 11487476 to 11487619
writeRegister(0x45, 0x11); // TX Buffer - 11487625 to 11487767
writeRegister(0x46, 0x13); // TX Buffer - 11487773 to 11487913
writeRegister(0x04, 0x07); // TX - 11487922 to 11488064
writeRegister(0x00, 0xFF); // CS0 - 11494788 to 11494932
writeRegister(0x01, 0xFF); // CS1 - 11494938 to 11495079
writeRegister(0x16, 0xC0); // FIFO CTRL - 11495092 to 11495226
writeRegister(0x40, 0x04); // TX Buffer - 11495240 to 11495373
writeRegister(0x41, 0x0E); // TX Buffer - 11495384 to 11495522
writeRegister(0x44, 0x23); // TX Buffer - 11495532 to 11495670
writeRegister(0x45, 0x11); // TX Buffer - 11495681 to 11495820
writeRegister(0x46, 0x13); // TX Buffer - 11495829 to 11495969
writeRegister(0x04, 0x07); // TX - 11495978 to 11496117
writeRegister(0x00, 0xFF); // CS0 - 11502759 to 11502900
writeRegister(0x01, 0xFF); // CS1 - 11502912 to 11503049
writeRegister(0x16, 0xC0); // FIFO CTRL - 11503063 to 11503199
writeRegister(0x40, 0x04); // TX Buffer - 11503211 to 11503346
writeRegister(0x41, 0x0E); // TX Buffer - 11503358 to 11503493
writeRegister(0x44, 0x23); // TX Buffer - 11503507 to 11503641
writeRegister(0x45, 0x11); // TX Buffer - 11503655 to 11503791
writeRegister(0x46, 0x13); // TX Buffer - 11503804 to 11503940
writeRegister(0x04, 0x07); // TX - 11503953 to 11504088
writeRegister(0x00, 0xFF); // CS0 - 11510734 to 11510871
writeRegister(0x01, 0xFF); // CS1 - 11510883 to 11511025
writeRegister(0x16, 0xC0); // FIFO CTRL - 11511034 to 11511172
writeRegister(0x40, 0x04); // TX Buffer - 11511182 to 11511316
writeRegister(0x41, 0x0E); // TX Buffer - 11511329 to 11511464
writeRegister(0x44, 0x23); // TX Buffer - 11511478 to 11511612
writeRegister(0x45, 0x11); // TX Buffer - 11511626 to 11511762
writeRegister(0x46, 0x13); // TX Buffer - 11511775 to 11511917
writeRegister(0x04, 0x07); // TX - 11511924 to 11512059
writeRegister(0x00, 0xFF); // CS0 - 11518789 to 11518927
writeRegister(0x01, 0xFF); // CS1 - 11518939 to 11519079
writeRegister(0x16, 0xC0); // FIFO CTRL - 11519093 to 11519228
writeRegister(0x40, 0x04); // TX Buffer - 11519242 to 11519375
writeRegister(0x41, 0x0E); // TX Buffer - 11519385 to 11519523
writeRegister(0x44, 0x23); // TX Buffer - 11519534 to 11519676
writeRegister(0x45, 0x11); // TX Buffer - 11519682 to 11519824
writeRegister(0x46, 0x13); // TX Buffer - 11519830 to 11519969
writeRegister(0x04, 0x07); // TX - 11519979 to 11520121
writeRegister(0x00, 0xFF); // CS0 - 11526760 to 11526901
writeRegister(0x01, 0xFF); // CS1 - 11526910 to 11527050
writeRegister(0x16, 0xC0); // FIFO CTRL - 11527064 to 11527199
writeRegister(0x40, 0x04); // TX Buffer - 11527213 to 11527346
writeRegister(0x41, 0x0E); // TX Buffer - 11527360 to 11527494
writeRegister(0x44, 0x23); // TX Buffer - 11527508 to 11527644
writeRegister(0x45, 0x11); // TX Buffer - 11527656 to 11527791
writeRegister(0x46, 0x13); // TX Buffer - 11527805 to 11527940
writeRegister(0x04, 0x07); // TX - 11527954 to 11528088
writeRegister(0x00, 0xFF); // CS0 - 11534735 to 11534871
writeRegister(0x01, 0xFF); // CS1 - 11534885 to 11535026
writeRegister(0x16, 0xC0); // FIFO CTRL - 11535035 to 11535173
writeRegister(0x40, 0x04); // TX Buffer - 11535184 to 11535317
writeRegister(0x41, 0x0E); // TX Buffer - 11535331 to 11535465
writeRegister(0x44, 0x23); // TX Buffer - 11535479 to 11535615
writeRegister(0x45, 0x11); // TX Buffer - 11535628 to 11535762
writeRegister(0x46, 0x13); // TX Buffer - 11535776 to 11535911
writeRegister(0x04, 0x07); // TX - 11535925 to 11536059
writeRegister(0x00, 0xFF); // CS0 - 11542791 to 11542928
writeRegister(0x01, 0xFF); // CS1 - 11542941 to 11543082
writeRegister(0x16, 0xC0); // FIFO CTRL - 11543091 to 11543229
writeRegister(0x40, 0x04); // TX Buffer - 11543239 to 11543373
writeRegister(0x41, 0x0E); // TX Buffer - 11543386 to 11543521
writeRegister(0x44, 0x23); // TX Buffer - 11543535 to 11543671
writeRegister(0x45, 0x11); // TX Buffer - 11543683 to 11543819
writeRegister(0x46, 0x13); // TX Buffer - 11543832 to 11543974
writeRegister(0x04, 0x07); // TX - 11543981 to 11544116
writeRegister(0x00, 0xFF); // CS0 - 11550762 to 11550901
writeRegister(0x01, 0xFF); // CS1 - 11550912 to 11551053
writeRegister(0x16, 0xC0); // FIFO CTRL - 11551065 to 11551200
writeRegister(0x40, 0x04); // TX Buffer - 11551214 to 11551347
writeRegister(0x41, 0x0E); // TX Buffer - 11551357 to 11551496
writeRegister(0x44, 0x23); // TX Buffer - 11551506 to 11551644
writeRegister(0x45, 0x11); // TX Buffer - 11551654 to 11551794
writeRegister(0x46, 0x13); // TX Buffer - 11551803 to 11551941
writeRegister(0x04, 0x07); // TX - 11551955 to 11552089
writeRegister(0x00, 0xFF); // CS0 - 11558733 to 11558872
writeRegister(0x01, 0xFF); // CS1 - 11558886 to 11559030
writeRegister(0x16, 0xC0); // FIFO CTRL - 11559037 to 11559175
writeRegister(0x40, 0x04); // TX Buffer - 11559185 to 11559318
writeRegister(0x41, 0x0E); // TX Buffer - 11559332 to 11559467
writeRegister(0x44, 0x23); // TX Buffer - 11559480 to 11559615
writeRegister(0x45, 0x11); // TX Buffer - 11559629 to 11559765
writeRegister(0x46, 0x13); // TX Buffer - 11559777 to 11559914
writeRegister(0x04, 0x07); // TX - 11559926 to 11560060
writeRegister(0x00, 0xFF); // CS0 - 11566792 to 11566928
writeRegister(0x01, 0xFF); // CS1 - 11566942 to 11567083
writeRegister(0x16, 0xC0); // FIFO CTRL - 11567092 to 11567230
writeRegister(0x40, 0x04); // TX Buffer - 11567241 to 11567374
writeRegister(0x41, 0x0E); // TX Buffer - 11567388 to 11567522
writeRegister(0x44, 0x23); // TX Buffer - 11567536 to 11567672
writeRegister(0x45, 0x11); // TX Buffer - 11567685 to 11567819
writeRegister(0x46, 0x13); // TX Buffer - 11567833 to 11567968
writeRegister(0x04, 0x07); // TX - 11567982 to 11568116
writeRegister(0x00, 0xFF); // CS0 - 11574763 to 11574907
writeRegister(0x01, 0xFF); // CS1 - 11574913 to 11575053
writeRegister(0x16, 0xC0); // FIFO CTRL - 11575067 to 11575203
writeRegister(0x40, 0x04); // TX Buffer - 11575215 to 11575348
writeRegister(0x41, 0x0E); // TX Buffer - 11575359 to 11575497
writeRegister(0x44, 0x23); // TX Buffer - 11575507 to 11575645
writeRegister(0x45, 0x11); // TX Buffer - 11575656 to 11575795
writeRegister(0x46, 0x13); // TX Buffer - 11575804 to 11575944
writeRegister(0x04, 0x07); // TX - 11575953 to 11576092
writeRegister(0x00, 0xFF); // CS0 - 11582734 to 11582875
writeRegister(0x01, 0xFF); // CS1 - 11582887 to 11583024
writeRegister(0x16, 0xC0); // FIFO CTRL - 11583038 to 11583173
writeRegister(0x40, 0x04); // TX Buffer - 11583186 to 11583321
writeRegister(0x41, 0x0E); // TX Buffer - 11583333 to 11583468
writeRegister(0x44, 0x23); // TX Buffer - 11583482 to 11583616
writeRegister(0x45, 0x11); // TX Buffer - 11583630 to 11583766
writeRegister(0x46, 0x13); // TX Buffer - 11583779 to 11583915
writeRegister(0x04, 0x07); // TX - 11583928 to 11584063
writeRegister(0x00, 0xFF); // CS0 - 11590790 to 11590929
writeRegister(0x01, 0xFF); // CS1 - 11590943 to 11591087
writeRegister(0x16, 0xC0); // FIFO CTRL - 11591094 to 11591232
writeRegister(0x40, 0x04); // TX Buffer - 11591242 to 11591375
writeRegister(0x41, 0x0E); // TX Buffer - 11591389 to 11591524
writeRegister(0x44, 0x23); // TX Buffer - 11591538 to 11591672
writeRegister(0x45, 0x11); // TX Buffer - 11591686 to 11591822
writeRegister(0x46, 0x13); // TX Buffer - 11591834 to 11591971
writeRegister(0x04, 0x07); // TX - 11591983 to 11592119
writeRegister(0x00, 0xFF); // CS0 - 11598764 to 11598908
writeRegister(0x01, 0xFF); // CS1 - 11598914 to 11599054
writeRegister(0x16, 0xC0); // FIFO CTRL - 11599068 to 11599203
writeRegister(0x40, 0x04); // TX Buffer - 11599217 to 11599350
writeRegister(0x41, 0x0E); // TX Buffer - 11599360 to 11599498
writeRegister(0x44, 0x23); // TX Buffer - 11599509 to 11599651
writeRegister(0x45, 0x11); // TX Buffer - 11599657 to 11599799
writeRegister(0x46, 0x13); // TX Buffer - 11599805 to 11599944
writeRegister(0x04, 0x07); // TX - 11599954 to 11600096
writeRegister(0x00, 0xFF); // CS0 - 11606735 to 11606876
writeRegister(0x01, 0xFF); // CS1 - 11606889 to 11607025
writeRegister(0x16, 0xC0); // FIFO CTRL - 11607039 to 11607174
writeRegister(0x40, 0x04); // TX Buffer - 11607188 to 11607321
writeRegister(0x41, 0x0E); // TX Buffer - 11607335 to 11607469
writeRegister(0x44, 0x23); // TX Buffer - 11607483 to 11607619
writeRegister(0x45, 0x11); // TX Buffer - 11607632 to 11607766
writeRegister(0x46, 0x13); // TX Buffer - 11607780 to 11607915
writeRegister(0x04, 0x07); // TX - 11607929 to 11608063
writeRegister(0x00, 0xFF); // CS0 - 11614791 to 11614932
writeRegister(0x01, 0xFF); // CS1 - 11614945 to 11615081
writeRegister(0x16, 0xC0); // FIFO CTRL - 11615095 to 11615230
writeRegister(0x40, 0x04); // TX Buffer - 11615243 to 11615377
writeRegister(0x41, 0x0E); // TX Buffer - 11615390 to 11615525
writeRegister(0x44, 0x23); // TX Buffer - 11615539 to 11615675
writeRegister(0x45, 0x11); // TX Buffer - 11615687 to 11615823
writeRegister(0x46, 0x13); // TX Buffer - 11615836 to 11615972
writeRegister(0x04, 0x07); // TX - 11615985 to 11616120
writeRegister(0x00, 0xFF); // CS0 - 11622766 to 11622903
writeRegister(0x01, 0xFF); // CS1 - 11622916 to 11623057
writeRegister(0x16, 0xC0); // FIFO CTRL - 11623066 to 11623204
writeRegister(0x40, 0x04); // TX Buffer - 11623214 to 11623354
writeRegister(0x41, 0x0E); // TX Buffer - 11623361 to 11623504
writeRegister(0x44, 0x23); // TX Buffer - 11623510 to 11623652
writeRegister(0x45, 0x11); // TX Buffer - 11623658 to 11623799
writeRegister(0x46, 0x13); // TX Buffer - 11623807 to 11623949
writeRegister(0x04, 0x07); // TX - 11623956 to 11624097
writeRegister(0x00, 0xFF); // CS0 - 11630737 to 11630876
writeRegister(0x01, 0xFF); // CS1 - 11630887 to 11631028
writeRegister(0x16, 0xC0); // FIFO CTRL - 11631040 to 11631175
writeRegister(0x40, 0x04); // TX Buffer - 11631189 to 11631322
writeRegister(0x41, 0x0E); // TX Buffer - 11631336 to 11631471
writeRegister(0x44, 0x23); // TX Buffer - 11631484 to 11631619
writeRegister(0x45, 0x11); // TX Buffer - 11631633 to 11631769
writeRegister(0x46, 0x13); // TX Buffer - 11631781 to 11631916
writeRegister(0x04, 0x07); // TX - 11631930 to 11632064
writeRegister(0x00, 0xFF); // CS0 - 11638793 to 11638932
writeRegister(0x01, 0xFF); // CS1 - 11638946 to 11639084
writeRegister(0x16, 0xC0); // FIFO CTRL - 11639096 to 11639231
writeRegister(0x40, 0x04); // TX Buffer - 11639245 to 11639378
writeRegister(0x41, 0x0E); // TX Buffer - 11639392 to 11639526
writeRegister(0x44, 0x23); // TX Buffer - 11639540 to 11639676
writeRegister(0x45, 0x11); // TX Buffer - 11639689 to 11639823
writeRegister(0x46, 0x13); // TX Buffer - 11639837 to 11639972
writeRegister(0x04, 0x07); // TX - 11639986 to 11640120
writeRegister(0x00, 0xFF); // CS0 - 11646767 to 11646903
writeRegister(0x01, 0xFF); // CS1 - 11646917 to 11647058
writeRegister(0x16, 0xC0); // FIFO CTRL - 11647067 to 11647205
writeRegister(0x40, 0x04); // TX Buffer - 11647216 to 11647349
writeRegister(0x41, 0x0E); // TX Buffer - 11647363 to 11647497
writeRegister(0x44, 0x23); // TX Buffer - 11647511 to 11647647
writeRegister(0x45, 0x11); // TX Buffer - 11647660 to 11647794
writeRegister(0x46, 0x13); // TX Buffer - 11647808 to 11647951
writeRegister(0x04, 0x07); // TX - 11647957 to 11648091
writeRegister(0x00, 0xFF); // CS0 - 11654737 to 11654881
writeRegister(0x01, 0xFF); // CS1 - 11654887 to 11655027
writeRegister(0x16, 0xC0); // FIFO CTRL - 11655041 to 11655176
writeRegister(0x40, 0x04); // TX Buffer - 11655190 to 11655323
writeRegister(0x41, 0x0E); // TX Buffer - 11655333 to 11655471
writeRegister(0x44, 0x23); // TX Buffer - 11655482 to 11655624
writeRegister(0x45, 0x11); // TX Buffer - 11655630 to 11655772
writeRegister(0x46, 0x13); // TX Buffer - 11655778 to 11655917
writeRegister(0x04, 0x07); // TX - 11655927 to 11656069
writeRegister(0x00, 0xFF); // CS0 - 11662793 to 11662937
writeRegister(0x01, 0xFF); // CS1 - 11662943 to 11663083
writeRegister(0x16, 0xC0); // FIFO CTRL - 11663097 to 11663232
writeRegister(0x40, 0x04); // TX Buffer - 11663245 to 11663379
writeRegister(0x41, 0x0E); // TX Buffer - 11663389 to 11663527
writeRegister(0x44, 0x23); // TX Buffer - 11663537 to 11663675
writeRegister(0x45, 0x11); // TX Buffer - 11663686 to 11663825
writeRegister(0x46, 0x13); // TX Buffer - 11663834 to 11663974
writeRegister(0x04, 0x07); // TX - 11663983 to 11664122
writeRegister(0x00, 0xFF); // CS0 - 11670764 to 11670905
writeRegister(0x01, 0xFF); // CS1 - 11670918 to 11671054
writeRegister(0x16, 0xC0); // FIFO CTRL - 11671068 to 11671203
writeRegister(0x40, 0x04); // TX Buffer - 11671216 to 11671350
writeRegister(0x41, 0x0E); // TX Buffer - 11671363 to 11671498
writeRegister(0x44, 0x23); // TX Buffer - 11671512 to 11671648
writeRegister(0x45, 0x11); // TX Buffer - 11671660 to 11671796
writeRegister(0x46, 0x13); // TX Buffer - 11671809 to 11671945
writeRegister(0x04, 0x07); // TX - 11671958 to 11672093
writeRegister(0x00, 0xFF); // CS0 - 11678739 to 11678876
writeRegister(0x01, 0xFF); // CS1 - 11678889 to 11679030
writeRegister(0x16, 0xC0); // FIFO CTRL - 11679039 to 11679177
writeRegister(0x40, 0x04); // TX Buffer - 11679187 to 11679327
writeRegister(0x41, 0x0E); // TX Buffer - 11679334 to 11679477
writeRegister(0x44, 0x23); // TX Buffer - 11679483 to 11679625
writeRegister(0x45, 0x11); // TX Buffer - 11679631 to 11679773
writeRegister(0x46, 0x13); // TX Buffer - 11679780 to 11679922
writeRegister(0x04, 0x07); // TX - 11679929 to 11680070
writeRegister(0x00, 0xFF); // CS0 - 11686794 to 11686938
writeRegister(0x01, 0xFF); // CS1 - 11686944 to 11687084
writeRegister(0x16, 0xC0); // FIFO CTRL - 11687098 to 11687233
writeRegister(0x40, 0x04); // TX Buffer - 11687247 to 11687380
writeRegister(0x41, 0x0E); // TX Buffer - 11687390 to 11687528
writeRegister(0x44, 0x23); // TX Buffer - 11687539 to 11687681
writeRegister(0x45, 0x11); // TX Buffer - 11687687 to 11687829
writeRegister(0x46, 0x13); // TX Buffer - 11687836 to 11687974
writeRegister(0x04, 0x07); // TX - 11687984 to 11688126
writeRegister(0x00, 0xFF); // CS0 - 11694766 to 11694905
writeRegister(0x01, 0xFF); // CS1 - 11694919 to 11695057
writeRegister(0x16, 0xC0); // FIFO CTRL - 11695069 to 11695204
writeRegister(0x40, 0x04); // TX Buffer - 11695218 to 11695351
writeRegister(0x41, 0x0E); // TX Buffer - 11695365 to 11695499
writeRegister(0x44, 0x23); // TX Buffer - 11695513 to 11695649
writeRegister(0x45, 0x11); // TX Buffer - 11695662 to 11695796
writeRegister(0x46, 0x13); // TX Buffer - 11695810 to 11695945
writeRegister(0x04, 0x07); // TX - 11695959 to 11696093
writeRegister(0x00, 0xFF); // CS0 - 11702740 to 11702876
writeRegister(0x01, 0xFF); // CS1 - 11702890 to 11703031
writeRegister(0x16, 0xC0); // FIFO CTRL - 11703040 to 11703178
writeRegister(0x40, 0x04); // TX Buffer - 11703189 to 11703322
writeRegister(0x41, 0x0E); // TX Buffer - 11703336 to 11703470
writeRegister(0x44, 0x23); // TX Buffer - 11703484 to 11703620
writeRegister(0x45, 0x11); // TX Buffer - 11703633 to 11703767
writeRegister(0x46, 0x13); // TX Buffer - 11703781 to 11703924
writeRegister(0x04, 0x07); // TX - 11703930 to 11704064
writeRegister(0x00, 0xFF); // CS0 - 11710796 to 11710933
writeRegister(0x01, 0xFF); // CS1 - 11710946 to 11711087
writeRegister(0x16, 0xC0); // FIFO CTRL - 11711096 to 11711234
writeRegister(0x40, 0x04); // TX Buffer - 11711245 to 11711384
writeRegister(0x41, 0x0E); // TX Buffer - 11711392 to 11711534
writeRegister(0x44, 0x23); // TX Buffer - 11711540 to 11711682
writeRegister(0x45, 0x11); // TX Buffer - 11711688 to 11711831
writeRegister(0x46, 0x13); // TX Buffer - 11711837 to 11711980
writeRegister(0x04, 0x07); // TX - 11711986 to 11712127
writeRegister(0x00, 0xFF); // CS0 - 11718767 to 11718906
writeRegister(0x01, 0xFF); // CS1 - 11718917 to 11719058
writeRegister(0x16, 0xC0); // FIFO CTRL - 11719071 to 11719205
writeRegister(0x40, 0x04); // TX Buffer - 11719219 to 11719352
writeRegister(0x41, 0x0E); // TX Buffer - 11719366 to 11719501
writeRegister(0x44, 0x23); // TX Buffer - 11719514 to 11719649
writeRegister(0x45, 0x11); // TX Buffer - 11719663 to 11719799
writeRegister(0x46, 0x13); // TX Buffer - 11719811 to 11719948
writeRegister(0x04, 0x07); // TX - 11719960 to 11720096
writeRegister(0x00, 0xFF); // CS0 - 11726738 to 11726879
writeRegister(0x01, 0xFF); // CS1 - 11726891 to 11727035
writeRegister(0x16, 0xC0); // FIFO CTRL - 11727042 to 11727180
writeRegister(0x40, 0x04); // TX Buffer - 11727190 to 11727323
writeRegister(0x41, 0x0E); // TX Buffer - 11727337 to 11727472
writeRegister(0x44, 0x23); // TX Buffer - 11727486 to 11727620
writeRegister(0x45, 0x11); // TX Buffer - 11727634 to 11727770
writeRegister(0x46, 0x13); // TX Buffer - 11727782 to 11727919
writeRegister(0x04, 0x07); // TX - 11727931 to 11728067
writeRegister(0x00, 0xFF); // CS0 - 11734797 to 11734933
writeRegister(0x01, 0xFF); // CS1 - 11734947 to 11735087
writeRegister(0x16, 0xC0); // FIFO CTRL - 11735097 to 11735236
writeRegister(0x40, 0x04); // TX Buffer - 11735246 to 11735379
writeRegister(0x41, 0x0E); // TX Buffer - 11735393 to 11735528
writeRegister(0x44, 0x23); // TX Buffer - 11735541 to 11735677
writeRegister(0x45, 0x11); // TX Buffer - 11735690 to 11735824
writeRegister(0x46, 0x13); // TX Buffer - 11735838 to 11735981
writeRegister(0x04, 0x07); // TX - 11735987 to 11736121
writeRegister(0x00, 0xFF); // CS0 - 11742768 to 11742909
writeRegister(0x01, 0xFF); // CS1 - 11742918 to 11743058
writeRegister(0x16, 0xC0); // FIFO CTRL - 11743072 to 11743207
writeRegister(0x40, 0x04); // TX Buffer - 11743220 to 11743354
writeRegister(0x41, 0x0E); // TX Buffer - 11743364 to 11743502
writeRegister(0x44, 0x23); // TX Buffer - 11743512 to 11743652
writeRegister(0x45, 0x11); // TX Buffer - 11743661 to 11743800
writeRegister(0x46, 0x13); // TX Buffer - 11743809 to 11743949
writeRegister(0x04, 0x07); // TX - 11743962 to 11744097
writeRegister(0x00, 0xFF); // CS0 - 11750739 to 11750880
writeRegister(0x01, 0xFF); // CS1 - 11750893 to 11751037
writeRegister(0x16, 0xC0); // FIFO CTRL - 11751043 to 11751184
writeRegister(0x40, 0x04); // TX Buffer - 11751191 to 11751325
writeRegister(0x41, 0x0E); // TX Buffer - 11751338 to 11751473
writeRegister(0x44, 0x23); // TX Buffer - 11751487 to 11751623
writeRegister(0x45, 0x11); // TX Buffer - 11751635 to 11751771
writeRegister(0x46, 0x13); // TX Buffer - 11751784 to 11751920
writeRegister(0x04, 0x07); // TX - 11751933 to 11752068
writeRegister(0x00, 0xFF); // CS0 - 11758795 to 11758936
writeRegister(0x01, 0xFF); // CS1 - 11758948 to 11759092
writeRegister(0x16, 0xC0); // FIFO CTRL - 11759099 to 11759237
writeRegister(0x40, 0x04); // TX Buffer - 11759247 to 11759380
writeRegister(0x41, 0x0E); // TX Buffer - 11759394 to 11759529
writeRegister(0x44, 0x23); // TX Buffer - 11759543 to 11759677
writeRegister(0x45, 0x11); // TX Buffer - 11759691 to 11759827
writeRegister(0x46, 0x13); // TX Buffer - 11759840 to 11759976
writeRegister(0x04, 0x07); // TX - 11759988 to 11760124
writeRegister(0x00, 0xFF); // CS0 - 11766769 to 11766913
writeRegister(0x01, 0xFF); // CS1 - 11766919 to 11767059
writeRegister(0x16, 0xC0); // FIFO CTRL - 11767073 to 11767208
writeRegister(0x40, 0x04); // TX Buffer - 11767222 to 11767355
writeRegister(0x41, 0x0E); // TX Buffer - 11767365 to 11767503
writeRegister(0x44, 0x23); // TX Buffer - 11767514 to 11767653
writeRegister(0x45, 0x11); // TX Buffer - 11767662 to 11767800
writeRegister(0x46, 0x13); // TX Buffer - 11767811 to 11767949
writeRegister(0x04, 0x07); // TX - 11767960 to 11768097
writeRegister(0x00, 0xFF); // CS0 - 11774741 to 11774880
writeRegister(0x01, 0xFF); // CS1 - 11774894 to 11775032
writeRegister(0x16, 0xC0); // FIFO CTRL - 11775044 to 11775179
writeRegister(0x40, 0x04); // TX Buffer - 11775193 to 11775326
writeRegister(0x41, 0x0E); // TX Buffer - 11775340 to 11775474
writeRegister(0x44, 0x23); // TX Buffer - 11775488 to 11775624
writeRegister(0x45, 0x11); // TX Buffer - 11775637 to 11775771
writeRegister(0x46, 0x13); // TX Buffer - 11775785 to 11775920
writeRegister(0x04, 0x07); // TX - 11775934 to 11776068
writeRegister(0x00, 0xFF); // CS0 - 11782796 to 11782937
writeRegister(0x01, 0xFF); // CS1 - 11782950 to 11783094
writeRegister(0x16, 0xC0); // FIFO CTRL - 11783100 to 11783241
writeRegister(0x40, 0x04); // TX Buffer - 11783249 to 11783382
writeRegister(0x41, 0x0E); // TX Buffer - 11783396 to 11783530
writeRegister(0x44, 0x23); // TX Buffer - 11783544 to 11783680
writeRegister(0x45, 0x11); // TX Buffer - 11783692 to 11783827
writeRegister(0x46, 0x13); // TX Buffer - 11783841 to 11783976
writeRegister(0x04, 0x07); // TX - 11783990 to 11784125
writeRegister(0x00, 0xFF); // CS0 - 11790771 to 11790908
writeRegister(0x01, 0xFF); // CS1 - 11790921 to 11791062
writeRegister(0x16, 0xC0); // FIFO CTRL - 11791075 to 11791209
writeRegister(0x40, 0x04); // TX Buffer - 11791223 to 11791356
writeRegister(0x41, 0x0E); // TX Buffer - 11791367 to 11791505
writeRegister(0x44, 0x23); // TX Buffer - 11791515 to 11791657
writeRegister(0x45, 0x11); // TX Buffer - 11791663 to 11791806
writeRegister(0x46, 0x13); // TX Buffer - 11791812 to 11791952
writeRegister(0x04, 0x07); // TX - 11791961 to 11792101
writeRegister(0x00, 0xFF); // CS0 - 11798742 to 11798881
writeRegister(0x01, 0xFF); // CS1 - 11798892 to 11799033
writeRegister(0x16, 0xC0); // FIFO CTRL - 11799046 to 11799180
writeRegister(0x40, 0x04); // TX Buffer - 11799194 to 11799327
writeRegister(0x41, 0x0E); // TX Buffer - 11799341 to 11799476
writeRegister(0x44, 0x23); // TX Buffer - 11799489 to 11799624
writeRegister(0x45, 0x11); // TX Buffer - 11799638 to 11799774
writeRegister(0x46, 0x13); // TX Buffer - 11799786 to 11799923
writeRegister(0x04, 0x07); // TX - 11799935 to 11800071
writeRegister(0x00, 0xFF); // CS0 - 11806798 to 11806937
writeRegister(0x01, 0xFF); // CS1 - 11806951 to 11807089
writeRegister(0x16, 0xC0); // FIFO CTRL - 11807101 to 11807236
writeRegister(0x40, 0x04); // TX Buffer - 11807250 to 11807383
writeRegister(0x41, 0x0E); // TX Buffer - 11807397 to 11807533
writeRegister(0x44, 0x23); // TX Buffer - 11807545 to 11807681
writeRegister(0x45, 0x11); // TX Buffer - 11807694 to 11807828
writeRegister(0x46, 0x13); // TX Buffer - 11807842 to 11807977
writeRegister(0x04, 0x07); // TX - 11807991 to 11808125
writeRegister(0x00, 0xFF); // CS0 - 11814772 to 11814908
writeRegister(0x01, 0xFF); // CS1 - 11814922 to 11815062
writeRegister(0x16, 0xC0); // FIFO CTRL - 11815072 to 11815211
writeRegister(0x40, 0x04); // TX Buffer - 11815221 to 11815354
writeRegister(0x41, 0x0E); // TX Buffer - 11815368 to 11815503
writeRegister(0x44, 0x23); // TX Buffer - 11815516 to 11815651
writeRegister(0x45, 0x11); // TX Buffer - 11815665 to 11815801
writeRegister(0x46, 0x13); // TX Buffer - 11815813 to 11815956
writeRegister(0x04, 0x07); // TX - 11815962 to 11816096
writeRegister(0x00, 0xFF); // CS0 - 11822743 to 11822884
writeRegister(0x01, 0xFF); // CS1 - 11822893 to 11823033
writeRegister(0x16, 0xC0); // FIFO CTRL - 11823047 to 11823182
writeRegister(0x40, 0x04); // TX Buffer - 11823195 to 11823329
writeRegister(0x41, 0x0E); // TX Buffer - 11823339 to 11823477
writeRegister(0x44, 0x23); // TX Buffer - 11823487 to 11823627
writeRegister(0x45, 0x11); // TX Buffer - 11823636 to 11823775
writeRegister(0x46, 0x13); // TX Buffer - 11823784 to 11823924
writeRegister(0x04, 0x07); // TX - 11823937 to 11824072
writeRegister(0x00, 0xFF); // CS0 - 11830799 to 11830940
writeRegister(0x01, 0xFF); // CS1 - 11830949 to 11831090
writeRegister(0x16, 0xC0); // FIFO CTRL - 11831103 to 11831237
writeRegister(0x40, 0x04); // TX Buffer - 11831251 to 11831384
writeRegister(0x41, 0x0E); // TX Buffer - 11831398 to 11831533
writeRegister(0x44, 0x23); // TX Buffer - 11831547 to 11831681
writeRegister(0x45, 0x11); // TX Buffer - 11831695 to 11831831
writeRegister(0x46, 0x13); // TX Buffer - 11831843 to 11831980
writeRegister(0x04, 0x07); // TX - 11831992 to 11832128
writeRegister(0x00, 0xFF); // CS0 - 11838773 to 11838911
writeRegister(0x01, 0xFF); // CS1 - 11838923 to 11839063
writeRegister(0x16, 0xC0); // FIFO CTRL - 11839074 to 11839212
writeRegister(0x40, 0x04); // TX Buffer - 11839222 to 11839355
writeRegister(0x41, 0x0E); // TX Buffer - 11839369 to 11839504
writeRegister(0x44, 0x23); // TX Buffer - 11839518 to 11839652
writeRegister(0x45, 0x11); // TX Buffer - 11839666 to 11839802
writeRegister(0x46, 0x13); // TX Buffer - 11839815 to 11839951
writeRegister(0x04, 0x07); // TX - 11839963 to 11840099
writeRegister(0x00, 0xFF); // CS0 - 11846745 to 11846888
writeRegister(0x01, 0xFF); // CS1 - 11846894 to 11847036
writeRegister(0x16, 0xC0); // FIFO CTRL - 11847048 to 11847183
writeRegister(0x40, 0x04); // TX Buffer - 11847197 to 11847330
writeRegister(0x41, 0x0E); // TX Buffer - 11847340 to 11847478
writeRegister(0x44, 0x23); // TX Buffer - 11847489 to 11847628
writeRegister(0x45, 0x11); // TX Buffer - 11847637 to 11847775
writeRegister(0x46, 0x13); // TX Buffer - 11847786 to 11847924
writeRegister(0x04, 0x07); // TX - 11847935 to 11848072
writeRegister(0x00, 0xFF); // CS0 - 11854800 to 11854941
writeRegister(0x01, 0xFF); // CS1 - 11854950 to 11855090
writeRegister(0x16, 0xC0); // FIFO CTRL - 11855104 to 11855239
writeRegister(0x40, 0x04); // TX Buffer - 11855252 to 11855386
writeRegister(0x41, 0x0E); // TX Buffer - 11855396 to 11855534
writeRegister(0x44, 0x23); // TX Buffer - 11855545 to 11855684
writeRegister(0x45, 0x11); // TX Buffer - 11855693 to 11855831
writeRegister(0x46, 0x13); // TX Buffer - 11855841 to 11855981
writeRegister(0x04, 0x07); // TX - 11855994 to 11856129
writeRegister(0x00, 0xFF); // CS0 - 11862771 to 11862912
writeRegister(0x01, 0xFF); // CS1 - 11862925 to 11863069
writeRegister(0x16, 0xC0); // FIFO CTRL - 11863075 to 11863213
writeRegister(0x40, 0x04); // TX Buffer - 11863224 to 11863357
writeRegister(0x41, 0x0E); // TX Buffer - 11863371 to 11863505
writeRegister(0x44, 0x23); // TX Buffer - 11863519 to 11863655
writeRegister(0x45, 0x11); // TX Buffer - 11863667 to 11863802
writeRegister(0x46, 0x13); // TX Buffer - 11863816 to 11863951
writeRegister(0x04, 0x07); // TX - 11863965 to 11864099
writeRegister(0x00, 0xFF); // CS0 - 11870746 to 11870889
writeRegister(0x01, 0xFF); // CS1 - 11870896 to 11871037
writeRegister(0x16, 0xC0); // FIFO CTRL - 11871050 to 11871184
writeRegister(0x40, 0x04); // TX Buffer - 11871198 to 11871331
writeRegister(0x41, 0x0E); // TX Buffer - 11871342 to 11871480
writeRegister(0x44, 0x23); // TX Buffer - 11871490 to 11871632
writeRegister(0x45, 0x11); // TX Buffer - 11871638 to 11871781
writeRegister(0x46, 0x13); // TX Buffer - 11871787 to 11871927
writeRegister(0x04, 0x07); // TX - 11871936 to 11872078
writeRegister(0x00, 0xFF); // CS0 - 11878802 to 11878945
writeRegister(0x01, 0xFF); // CS1 - 11878952 to 11879093
writeRegister(0x16, 0xC0); // FIFO CTRL - 11879105 to 11879240
writeRegister(0x40, 0x04); // TX Buffer - 11879254 to 11879387
writeRegister(0x41, 0x0E); // TX Buffer - 11879397 to 11879537
writeRegister(0x44, 0x23); // TX Buffer - 11879546 to 11879685
writeRegister(0x45, 0x11); // TX Buffer - 11879694 to 11879832
writeRegister(0x46, 0x13); // TX Buffer - 11879843 to 11879981
writeRegister(0x04, 0x07); // TX - 11879992 to 11880129
writeRegister(0x00, 0xFF); // CS0 - 11886773 to 11886912
writeRegister(0x01, 0xFF); // CS1 - 11886926 to 11887064
writeRegister(0x16, 0xC0); // FIFO CTRL - 11887076 to 11887211
writeRegister(0x40, 0x04); // TX Buffer - 11887225 to 11887358
writeRegister(0x41, 0x0E); // TX Buffer - 11887372 to 11887507
writeRegister(0x44, 0x23); // TX Buffer - 11887520 to 11887656
writeRegister(0x45, 0x11); // TX Buffer - 11887669 to 11887803
writeRegister(0x46, 0x13); // TX Buffer - 11887817 to 11887952
writeRegister(0x04, 0x07); // TX - 11887966 to 11888100
writeRegister(0x00, 0xFF); // CS0 - 11894747 to 11894883
writeRegister(0x01, 0xFF); // CS1 - 11894897 to 11895037
writeRegister(0x16, 0xC0); // FIFO CTRL - 11895047 to 11895186
writeRegister(0x40, 0x04); // TX Buffer - 11895196 to 11895337
writeRegister(0x41, 0x0E); // TX Buffer - 11895343 to 11895484
writeRegister(0x44, 0x23); // TX Buffer - 11895491 to 11895634
writeRegister(0x45, 0x11); // TX Buffer - 11895640 to 11895782
writeRegister(0x46, 0x13); // TX Buffer - 11895788 to 11895931
writeRegister(0x04, 0x07); // TX - 11895937 to 11896079
writeRegister(0x00, 0xFF); // CS0 - 11902803 to 11902947
writeRegister(0x01, 0xFF); // CS1 - 11902953 to 11903094
writeRegister(0x16, 0xC0); // FIFO CTRL - 11903107 to 11903241
writeRegister(0x40, 0x04); // TX Buffer - 11903255 to 11903388
writeRegister(0x41, 0x0E); // TX Buffer - 11903399 to 11903537
writeRegister(0x44, 0x23); // TX Buffer - 11903547 to 11903689
writeRegister(0x45, 0x11); // TX Buffer - 11903696 to 11903838
writeRegister(0x46, 0x13); // TX Buffer - 11903844 to 11903984
writeRegister(0x04, 0x07); // TX - 11903993 to 11904135
writeRegister(0x00, 0xFF); // CS0 - 11910774 to 11910915
writeRegister(0x01, 0xFF); // CS1 - 11910927 to 11911065
writeRegister(0x16, 0xC0); // FIFO CTRL - 11911078 to 11911212
writeRegister(0x40, 0x04); // TX Buffer - 11911226 to 11911359
writeRegister(0x41, 0x0E); // TX Buffer - 11911373 to 11911508
writeRegister(0x44, 0x23); // TX Buffer - 11911522 to 11911656
writeRegister(0x45, 0x11); // TX Buffer - 11911670 to 11911806
writeRegister(0x46, 0x13); // TX Buffer - 11911819 to 11911955
writeRegister(0x04, 0x07); // TX - 11911967 to 11912103
writeRegister(0x00, 0xFF); // CS0 - 11918748 to 11918886
writeRegister(0x01, 0xFF); // CS1 - 11918898 to 11919038
writeRegister(0x16, 0xC0); // FIFO CTRL - 11919049 to 11919187
writeRegister(0x40, 0x04); // TX Buffer - 11919197 to 11919332
writeRegister(0x41, 0x0E); // TX Buffer - 11919344 to 11919479
writeRegister(0x44, 0x23); // TX Buffer - 11919493 to 11919627
writeRegister(0x45, 0x11); // TX Buffer - 11919641 to 11919777
writeRegister(0x46, 0x13); // TX Buffer - 11919790 to 11919932
writeRegister(0x04, 0x07); // TX - 11919939 to 11920074
writeRegister(0x00, 0xFF); // CS0 - 11926804 to 11926940
writeRegister(0x01, 0xFF); // CS1 - 11926954 to 11927094
writeRegister(0x16, 0xC0); // FIFO CTRL - 11927105 to 11927243
writeRegister(0x40, 0x04); // TX Buffer - 11927253 to 11927394
writeRegister(0x41, 0x0E); // TX Buffer - 11927400 to 11927541
writeRegister(0x44, 0x23); // TX Buffer - 11927548 to 11927691
writeRegister(0x45, 0x11); // TX Buffer - 11927697 to 11927839
writeRegister(0x46, 0x13); // TX Buffer - 11927845 to 11927988
writeRegister(0x04, 0x07); // TX - 11927994 to 11928136
writeRegister(0x00, 0xFF); // CS0 - 11934775 to 11934916
writeRegister(0x01, 0xFF); // CS1 - 11934925 to 11935065
writeRegister(0x16, 0xC0); // FIFO CTRL - 11935079 to 11935214
writeRegister(0x40, 0x04); // TX Buffer - 11935228 to 11935361
writeRegister(0x41, 0x0E); // TX Buffer - 11935375 to 11935509
writeRegister(0x44, 0x23); // TX Buffer - 11935523 to 11935659
writeRegister(0x45, 0x11); // TX Buffer - 11935671 to 11935806
writeRegister(0x46, 0x13); // TX Buffer - 11935820 to 11935955
writeRegister(0x04, 0x07); // TX - 11935969 to 11936104
writeRegister(0x00, 0xFF); // CS0 - 11942746 to 11942887
writeRegister(0x01, 0xFF); // CS1 - 11942900 to 11943044
writeRegister(0x16, 0xC0); // FIFO CTRL - 11943050 to 11943188
writeRegister(0x40, 0x04); // TX Buffer - 11943199 to 11943332
writeRegister(0x41, 0x0E); // TX Buffer - 11943346 to 11943480
writeRegister(0x44, 0x23); // TX Buffer - 11943494 to 11943630
writeRegister(0x45, 0x11); // TX Buffer - 11943642 to 11943777
writeRegister(0x46, 0x13); // TX Buffer - 11943791 to 11943926
writeRegister(0x04, 0x07); // TX - 11943940 to 11944074
writeRegister(0x00, 0xFF); // CS0 - 11950806 to 11950943
writeRegister(0x01, 0xFF); // CS1 - 11950956 to 11951097
writeRegister(0x16, 0xC0); // FIFO CTRL - 11951106 to 11951244
writeRegister(0x40, 0x04); // TX Buffer - 11951254 to 11951388
writeRegister(0x41, 0x0E); // TX Buffer - 11951401 to 11951536
writeRegister(0x44, 0x23); // TX Buffer - 11951550 to 11951686
writeRegister(0x45, 0x11); // TX Buffer - 11951698 to 11951834
writeRegister(0x46, 0x13); // TX Buffer - 11951847 to 11951989
writeRegister(0x04, 0x07); // TX - 11951996 to 11952131
writeRegister(0x00, 0xFF); // CS0 - 11958777 to 11958916
writeRegister(0x01, 0xFF); // CS1 - 11958927 to 11959068
writeRegister(0x16, 0xC0); // FIFO CTRL - 11959080 to 11959215
writeRegister(0x40, 0x04); // TX Buffer - 11959229 to 11959362
writeRegister(0x41, 0x0E); // TX Buffer - 11959372 to 11959512
writeRegister(0x44, 0x23); // TX Buffer - 11959521 to 11959660
writeRegister(0x45, 0x11); // TX Buffer - 11959669 to 11959807
writeRegister(0x46, 0x13); // TX Buffer - 11959818 to 11959956
writeRegister(0x04, 0x07); // TX - 11959970 to 11960104
writeRegister(0x00, 0xFF); // CS0 - 11966748 to 11966887
writeRegister(0x01, 0xFF); // CS1 - 11966901 to 11967045
writeRegister(0x16, 0xC0); // FIFO CTRL - 11967051 to 11967194
writeRegister(0x40, 0x04); // TX Buffer - 11967200 to 11967333
writeRegister(0x41, 0x0E); // TX Buffer - 11967347 to 11967482
writeRegister(0x44, 0x23); // TX Buffer - 11967495 to 11967630
writeRegister(0x45, 0x11); // TX Buffer - 11967644 to 11967780
writeRegister(0x46, 0x13); // TX Buffer - 11967792 to 11967927
writeRegister(0x04, 0x07); // TX - 11967941 to 11968075
writeRegister(0x00, 0xFF); // CS0 - 11974804 to 11974943
writeRegister(0x01, 0xFF); // CS1 - 11974957 to 11975101
writeRegister(0x16, 0xC0); // FIFO CTRL - 11975107 to 11975245
writeRegister(0x40, 0x04); // TX Buffer - 11975256 to 11975389
writeRegister(0x41, 0x0E); // TX Buffer - 11975403 to 11975537
writeRegister(0x44, 0x23); // TX Buffer - 11975551 to 11975687
writeRegister(0x45, 0x11); // TX Buffer - 11975700 to 11975834
writeRegister(0x46, 0x13); // TX Buffer - 11975848 to 11975983
writeRegister(0x04, 0x07); // TX - 11975997 to 11976131
writeRegister(0x00, 0xFF); // CS0 - 11982778 to 11982922
writeRegister(0x01, 0xFF); // CS1 - 11982928 to 11983069
writeRegister(0x16, 0xC0); // FIFO CTRL - 11983082 to 11983216
writeRegister(0x40, 0x04); // TX Buffer - 11983230 to 11983363
writeRegister(0x41, 0x0E); // TX Buffer - 11983374 to 11983512
writeRegister(0x44, 0x23); // TX Buffer - 11983522 to 11983660
writeRegister(0x45, 0x11); // TX Buffer - 11983671 to 11983810
writeRegister(0x46, 0x13); // TX Buffer - 11983819 to 11983959
writeRegister(0x04, 0x07); // TX - 11983968 to 11984107
writeRegister(0x00, 0xFF); // CS0 - 11990749 to 11990890
writeRegister(0x01, 0xFF); // CS1 - 11990902 to 11991039
writeRegister(0x16, 0xC0); // FIFO CTRL - 11991053 to 11991187
writeRegister(0x40, 0x04); // TX Buffer - 11991201 to 11991334
writeRegister(0x41, 0x0E); // TX Buffer - 11991348 to 11991483
writeRegister(0x44, 0x23); // TX Buffer - 11991497 to 11991631
writeRegister(0x45, 0x11); // TX Buffer - 11991645 to 11991781
writeRegister(0x46, 0x13); // TX Buffer - 11991794 to 11991930
writeRegister(0x04, 0x07); // TX - 11991942 to 11992078
writeRegister(0x00, 0xFF); // CS0 - 11998805 to 11998944
writeRegister(0x01, 0xFF); // CS1 - 11998958 to 11999102
writeRegister(0x16, 0xC0); // FIFO CTRL - 11999109 to 11999251
writeRegister(0x40, 0x04); // TX Buffer - 11999257 to 11999390
writeRegister(0x41, 0x0E); // TX Buffer - 11999404 to 11999539
writeRegister(0x44, 0x23); // TX Buffer - 11999552 to 11999687
writeRegister(0x45, 0x11); // TX Buffer - 11999701 to 11999837
writeRegister(0x46, 0x13); // TX Buffer - 11999849 to 11999986
writeRegister(0x04, 0x07); // TX - 11999998 to 12000134
writeRegister(0x00, 0xFF); // CS0 - 12006779 to 12006915
writeRegister(0x01, 0xFF); // CS1 - 12006929 to 12007069
writeRegister(0x16, 0xC0); // FIFO CTRL - 12007083 to 12007218
writeRegister(0x40, 0x04); // TX Buffer - 12007231 to 12007365
writeRegister(0x41, 0x0E); // TX Buffer - 12007375 to 12007513
writeRegister(0x44, 0x23); // TX Buffer - 12007524 to 12007666
writeRegister(0x45, 0x11); // TX Buffer - 12007672 to 12007814
writeRegister(0x46, 0x13); // TX Buffer - 12007820 to 12007960
writeRegister(0x04, 0x07); // TX - 12007969 to 12008111
writeRegister(0x00, 0xFF); // CS0 - 12014835 to 12014979
writeRegister(0x01, 0xFF); // CS1 - 12014985 to 12015125
writeRegister(0x16, 0xC0); // FIFO CTRL - 12015139 to 12015275
writeRegister(0x40, 0x04); // TX Buffer - 12015287 to 12015422
writeRegister(0x41, 0x0E); // TX Buffer - 12015431 to 12015569
writeRegister(0x44, 0x23); // TX Buffer - 12015579 to 12015717
writeRegister(0x45, 0x11); // TX Buffer - 12015728 to 12015867
writeRegister(0x46, 0x13); // TX Buffer - 12015876 to 12016016
writeRegister(0x04, 0x07); // TX - 12016025 to 12016164
writeRegister(0x00, 0xFF); // CS0 - 12022806 to 12022947
writeRegister(0x01, 0xFF); // CS1 - 12022959 to 12023096
writeRegister(0x16, 0xC0); // FIFO CTRL - 12023110 to 12023245
writeRegister(0x40, 0x04); // TX Buffer - 12023258 to 12023392
writeRegister(0x41, 0x0E); // TX Buffer - 12023405 to 12023540
writeRegister(0x44, 0x23); // TX Buffer - 12023554 to 12023688
writeRegister(0x45, 0x11); // TX Buffer - 12023702 to 12023838
writeRegister(0x46, 0x13); // TX Buffer - 12023851 to 12023987
writeRegister(0x04, 0x07); // TX - 12024000 to 12024135
writeRegister(0x00, 0xFF); // CS0 - 12030781 to 12030918
writeRegister(0x01, 0xFF); // CS1 - 12030931 to 12031072
writeRegister(0x16, 0xC0); // FIFO CTRL - 12031081 to 12031219
writeRegister(0x40, 0x04); // TX Buffer - 12031229 to 12031363
writeRegister(0x41, 0x0E); // TX Buffer - 12031376 to 12031511
writeRegister(0x44, 0x23); // TX Buffer - 12031525 to 12031661
writeRegister(0x45, 0x11); // TX Buffer - 12031673 to 12031809
writeRegister(0x46, 0x13); // TX Buffer - 12031822 to 12031964
writeRegister(0x04, 0x07); // TX - 12031971 to 12032106
writeRegister(0x00, 0xFF); // CS0 - 12038836 to 12038974
writeRegister(0x01, 0xFF); // CS1 - 12038986 to 12039126
writeRegister(0x16, 0xC0); // FIFO CTRL - 12039140 to 12039275
writeRegister(0x40, 0x04); // TX Buffer - 12039289 to 12039422
writeRegister(0x41, 0x0E); // TX Buffer - 12039432 to 12039570
writeRegister(0x44, 0x23); // TX Buffer - 12039581 to 12039723
writeRegister(0x45, 0x11); // TX Buffer - 12039729 to 12039871
writeRegister(0x46, 0x13); // TX Buffer - 12039878 to 12040016
writeRegister(0x04, 0x07); // TX - 12040026 to 12040168
writeRegister(0x00, 0xFF); // CS0 - 12046807 to 12046947
writeRegister(0x01, 0xFF); // CS1 - 12046957 to 12047097
writeRegister(0x16, 0xC0); // FIFO CTRL - 12047111 to 12047246
writeRegister(0x40, 0x04); // TX Buffer - 12047260 to 12047393
writeRegister(0x41, 0x0E); // TX Buffer - 12047407 to 12047541
writeRegister(0x44, 0x23); // TX Buffer - 12047555 to 12047691
writeRegister(0x45, 0x11); // TX Buffer - 12047704 to 12047838
writeRegister(0x46, 0x13); // TX Buffer - 12047852 to 12047987
writeRegister(0x04, 0x07); // TX - 12048001 to 12048135
writeRegister(0x00, 0xFF); // CS0 - 12054770 to 12054910
writeRegister(0x01, 0xFF); // CS1 - 12054924 to 12055068
writeRegister(0x16, 0xC0); // FIFO CTRL - 12055074 to 12055212
writeRegister(0x40, 0x04); // TX Buffer - 12055223 to 12055356
writeRegister(0x41, 0x0E); // TX Buffer - 12055370 to 12055504
writeRegister(0x44, 0x23); // TX Buffer - 12055518 to 12055654
writeRegister(0x45, 0x11); // TX Buffer - 12055667 to 12055801
writeRegister(0x46, 0x13); // TX Buffer - 12055815 to 12055950
writeRegister(0x04, 0x07); // TX - 12055964 to 12056098
writeRegister(0x00, 0xFF); // CS0 - 12062830 to 12062967
writeRegister(0x01, 0xFF); // CS1 - 12062980 to 12063121
writeRegister(0x16, 0xC0); // FIFO CTRL - 12063130 to 12063268
writeRegister(0x40, 0x04); // TX Buffer - 12063278 to 12063412
writeRegister(0x41, 0x0E); // TX Buffer - 12063425 to 12063560
writeRegister(0x44, 0x23); // TX Buffer - 12063574 to 12063710
writeRegister(0x45, 0x11); // TX Buffer - 12063722 to 12063857
writeRegister(0x46, 0x13); // TX Buffer - 12063871 to 12064013
writeRegister(0x04, 0x07); // TX - 12064020 to 12064155
writeRegister(0x00, 0xFF); // CS0 - 12070801 to 12070940
writeRegister(0x01, 0xFF); // CS1 - 12070951 to 12071092
writeRegister(0x16, 0xC0); // FIFO CTRL - 12071104 to 12071239
writeRegister(0x40, 0x04); // TX Buffer - 12071253 to 12071386
writeRegister(0x41, 0x0E); // TX Buffer - 12071396 to 12071535
writeRegister(0x44, 0x23); // TX Buffer - 12071545 to 12071683
writeRegister(0x45, 0x11); // TX Buffer - 12071693 to 12071833
writeRegister(0x46, 0x13); // TX Buffer - 12071842 to 12071980
writeRegister(0x04, 0x07); // TX - 12071994 to 12072128
writeRegister(0x00, 0xFF); // CS0 - 12078772 to 12078911
writeRegister(0x01, 0xFF); // CS1 - 12078925 to 12079069
writeRegister(0x16, 0xC0); // FIFO CTRL - 12079076 to 12079218
writeRegister(0x40, 0x04); // TX Buffer - 12079224 to 12079357
writeRegister(0x41, 0x0E); // TX Buffer - 12079371 to 12079506
writeRegister(0x44, 0x23); // TX Buffer - 12079519 to 12079654
writeRegister(0x45, 0x11); // TX Buffer - 12079668 to 12079804
writeRegister(0x46, 0x13); // TX Buffer - 12079816 to 12079953
writeRegister(0x04, 0x07); // TX - 12079965 to 12080099
writeRegister(0x00, 0xFF); // CS0 - 12086828 to 12086967
writeRegister(0x01, 0xFF); // CS1 - 12086981 to 12087125
writeRegister(0x16, 0xC0); // FIFO CTRL - 12087131 to 12087269
writeRegister(0x40, 0x04); // TX Buffer - 12087280 to 12087413
writeRegister(0x41, 0x0E); // TX Buffer - 12087427 to 12087561
writeRegister(0x44, 0x23); // TX Buffer - 12087575 to 12087711
writeRegister(0x45, 0x11); // TX Buffer - 12087724 to 12087858
writeRegister(0x46, 0x13); // TX Buffer - 12087872 to 12088007
writeRegister(0x04, 0x07); // TX - 12088021 to 12088155
writeRegister(0x00, 0xFF); // CS0 - 12094802 to 12094946
writeRegister(0x01, 0xFF); // CS1 - 12094952 to 12095092
writeRegister(0x16, 0xC0); // FIFO CTRL - 12095106 to 12095242
writeRegister(0x40, 0x04); // TX Buffer - 12095254 to 12095389
writeRegister(0x41, 0x0E); // TX Buffer - 12095398 to 12095536
writeRegister(0x44, 0x23); // TX Buffer - 12095546 to 12095684
writeRegister(0x45, 0x11); // TX Buffer - 12095695 to 12095834
writeRegister(0x46, 0x13); // TX Buffer - 12095843 to 12095983
writeRegister(0x04, 0x07); // TX - 12095992 to 12096131
writeRegister(0x00, 0xFF); // CS0 - 12102773 to 12102914
writeRegister(0x01, 0xFF); // CS1 - 12102926 to 12103063
writeRegister(0x16, 0xC0); // FIFO CTRL - 12103077 to 12103212
writeRegister(0x40, 0x04); // TX Buffer - 12103225 to 12103359
writeRegister(0x41, 0x0E); // TX Buffer - 12103372 to 12103507
writeRegister(0x44, 0x23); // TX Buffer - 12103521 to 12103655
writeRegister(0x45, 0x11); // TX Buffer - 12103669 to 12103805
writeRegister(0x46, 0x13); // TX Buffer - 12103818 to 12103954
writeRegister(0x04, 0x07); // TX - 12103967 to 12104102
writeRegister(0x00, 0xFF); // CS0 - 12110829 to 12110970
writeRegister(0x01, 0xFF); // CS1 - 12110982 to 12111126
writeRegister(0x16, 0xC0); // FIFO CTRL - 12111133 to 12111275
writeRegister(0x40, 0x04); // TX Buffer - 12111281 to 12111414
writeRegister(0x41, 0x0E); // TX Buffer - 12111428 to 12111563
writeRegister(0x44, 0x23); // TX Buffer - 12111577 to 12111711
writeRegister(0x45, 0x11); // TX Buffer - 12111725 to 12111861
writeRegister(0x46, 0x13); // TX Buffer - 12111873 to 12112010
writeRegister(0x04, 0x07); // TX - 12112022 to 12112158
writeRegister(0x00, 0xFF); // CS0 - 12118803 to 12118941
writeRegister(0x01, 0xFF); // CS1 - 12118953 to 12119093
writeRegister(0x16, 0xC0); // FIFO CTRL - 12119107 to 12119242
writeRegister(0x40, 0x04); // TX Buffer - 12119256 to 12119389
writeRegister(0x41, 0x0E); // TX Buffer - 12119399 to 12119537
writeRegister(0x44, 0x23); // TX Buffer - 12119548 to 12119690
writeRegister(0x45, 0x11); // TX Buffer - 12119696 to 12119838
writeRegister(0x46, 0x13); // TX Buffer - 12119844 to 12119983
writeRegister(0x04, 0x07); // TX - 12119993 to 12120135
writeRegister(0x00, 0xFF); // CS0 - 12126774 to 12126914
writeRegister(0x01, 0xFF); // CS1 - 12126924 to 12127064
writeRegister(0x16, 0xC0); // FIFO CTRL - 12127078 to 12127213
writeRegister(0x40, 0x04); // TX Buffer - 12127227 to 12127360
writeRegister(0x41, 0x0E); // TX Buffer - 12127374 to 12127508
writeRegister(0x44, 0x23); // TX Buffer - 12127522 to 12127658
writeRegister(0x45, 0x11); // TX Buffer - 12127671 to 12127805
writeRegister(0x46, 0x13); // TX Buffer - 12127819 to 12127954
writeRegister(0x04, 0x07); // TX - 12127968 to 12128102
writeRegister(0x00, 0xFF); // CS0 - 12134830 to 12134971
writeRegister(0x01, 0xFF); // CS1 - 12134984 to 12135120
writeRegister(0x16, 0xC0); // FIFO CTRL - 12135134 to 12135269
writeRegister(0x40, 0x04); // TX Buffer - 12135282 to 12135416
writeRegister(0x41, 0x0E); // TX Buffer - 12135429 to 12135564
writeRegister(0x44, 0x23); // TX Buffer - 12135578 to 12135714
writeRegister(0x45, 0x11); // TX Buffer - 12135726 to 12135862
writeRegister(0x46, 0x13); // TX Buffer - 12135875 to 12136011
writeRegister(0x04, 0x07); // TX - 12136024 to 12136159
writeRegister(0x00, 0xFF); // CS0 - 12142805 to 12142942
writeRegister(0x01, 0xFF); // CS1 - 12142955 to 12143096
writeRegister(0x16, 0xC0); // FIFO CTRL - 12143105 to 12143243
writeRegister(0x40, 0x04); // TX Buffer - 12143253 to 12143387
writeRegister(0x41, 0x0E); // TX Buffer - 12143400 to 12143535
writeRegister(0x44, 0x23); // TX Buffer - 12143549 to 12143685
writeRegister(0x45, 0x11); // TX Buffer - 12143697 to 12143832
writeRegister(0x46, 0x13); // TX Buffer - 12143846 to 12143988
writeRegister(0x04, 0x07); // TX - 12143995 to 12144130
writeRegister(0x00, 0xFF); // CS0 - 12150776 to 12150915
writeRegister(0x01, 0xFF); // CS1 - 12150926 to 12151067
writeRegister(0x16, 0xC0); // FIFO CTRL - 12151080 to 12151214
writeRegister(0x40, 0x04); // TX Buffer - 12151228 to 12151361
writeRegister(0x41, 0x0E); // TX Buffer - 12151372 to 12151510
writeRegister(0x44, 0x23); // TX Buffer - 12151520 to 12151658
writeRegister(0x45, 0x11); // TX Buffer - 12151668 to 12151808
writeRegister(0x46, 0x13); // TX Buffer - 12151817 to 12151955
writeRegister(0x04, 0x07); // TX - 12151969 to 12152103
writeRegister(0x00, 0xFF); // CS0 - 12158832 to 12158971
writeRegister(0x01, 0xFF); // CS1 - 12158981 to 12159123
writeRegister(0x16, 0xC0); // FIFO CTRL - 12159135 to 12159270
writeRegister(0x40, 0x04); // TX Buffer - 12159284 to 12159417
writeRegister(0x41, 0x0E); // TX Buffer - 12159431 to 12159565
writeRegister(0x44, 0x23); // TX Buffer - 12159579 to 12159715
writeRegister(0x45, 0x11); // TX Buffer - 12159728 to 12159862
writeRegister(0x46, 0x13); // TX Buffer - 12159876 to 12160011
writeRegister(0x04, 0x07); // TX - 12160025 to 12160159
writeRegister(0x00, 0xFF); // CS0 - 12166806 to 12166942
writeRegister(0x01, 0xFF); // CS1 - 12166956 to 12167097
writeRegister(0x16, 0xC0); // FIFO CTRL - 12167106 to 12167244
writeRegister(0x40, 0x04); // TX Buffer - 12167255 to 12167388
writeRegister(0x41, 0x0E); // TX Buffer - 12167402 to 12167538
writeRegister(0x44, 0x23); // TX Buffer - 12167550 to 12167686
writeRegister(0x45, 0x11); // TX Buffer - 12167699 to 12167833
writeRegister(0x46, 0x13); // TX Buffer - 12167847 to 12167982
writeRegister(0x04, 0x07); // TX - 12167996 to 12168130
writeRegister(0x00, 0xFF); // CS0 - 12174777 to 12174921
writeRegister(0x01, 0xFF); // CS1 - 12174927 to 12175067
writeRegister(0x16, 0xC0); // FIFO CTRL - 12175081 to 12175217
writeRegister(0x40, 0x04); // TX Buffer - 12175229 to 12175364
writeRegister(0x41, 0x0E); // TX Buffer - 12175373 to 12175511
writeRegister(0x44, 0x23); // TX Buffer - 12175521 to 12175659
writeRegister(0x45, 0x11); // TX Buffer - 12175670 to 12175809
writeRegister(0x46, 0x13); // TX Buffer - 12175818 to 12175958
writeRegister(0x04, 0x07); // TX - 12175967 to 12176106
writeRegister(0x00, 0xFF); // CS0 - 12182833 to 12182972
writeRegister(0x01, 0xFF); // CS1 - 12182983 to 12183124
writeRegister(0x16, 0xC0); // FIFO CTRL - 12183137 to 12183271
writeRegister(0x40, 0x04); // TX Buffer - 12183285 to 12183418
writeRegister(0x41, 0x0E); // TX Buffer - 12183429 to 12183567
writeRegister(0x44, 0x23); // TX Buffer - 12183577 to 12183715
writeRegister(0x45, 0x11); // TX Buffer - 12183726 to 12183865
writeRegister(0x46, 0x13); // TX Buffer - 12183874 to 12184014
writeRegister(0x04, 0x07); // TX - 12184026 to 12184162
writeRegister(0x00, 0xFF); // CS0 - 12190804 to 12190945
writeRegister(0x01, 0xFF); // CS1 - 12190957 to 12191101
writeRegister(0x16, 0xC0); // FIFO CTRL - 12191108 to 12191246
writeRegister(0x40, 0x04); // TX Buffer - 12191256 to 12191389
writeRegister(0x41, 0x0E); // TX Buffer - 12191403 to 12191538
writeRegister(0x44, 0x23); // TX Buffer - 12191552 to 12191686
writeRegister(0x45, 0x11); // TX Buffer - 12191700 to 12191836
writeRegister(0x46, 0x13); // TX Buffer - 12191848 to 12191985
writeRegister(0x04, 0x07); // TX - 12191997 to 12192133
writeRegister(0x00, 0xFF); // CS0 - 12198778 to 12198922
writeRegister(0x01, 0xFF); // CS1 - 12198928 to 12199068
writeRegister(0x16, 0xC0); // FIFO CTRL - 12199082 to 12199217
writeRegister(0x40, 0x04); // TX Buffer - 12199231 to 12199364
writeRegister(0x41, 0x0E); // TX Buffer - 12199374 to 12199512
writeRegister(0x44, 0x23); // TX Buffer - 12199523 to 12199665
writeRegister(0x45, 0x11); // TX Buffer - 12199671 to 12199813
writeRegister(0x46, 0x13); // TX Buffer - 12199820 to 12199958
writeRegister(0x04, 0x07); // TX - 12199968 to 12200110
writeRegister(0x00, 0xFF); // CS0 - 12206834 to 12206978
writeRegister(0x01, 0xFF); // CS1 - 12206984 to 12207124
writeRegister(0x16, 0xC0); // FIFO CTRL - 12207138 to 12207273
writeRegister(0x40, 0x04); // TX Buffer - 12207286 to 12207420
writeRegister(0x41, 0x0E); // TX Buffer - 12207430 to 12207568
writeRegister(0x44, 0x23); // TX Buffer - 12207578 to 12207718
writeRegister(0x45, 0x11); // TX Buffer - 12207727 to 12207866
writeRegister(0x46, 0x13); // TX Buffer - 12207875 to 12208015
writeRegister(0x04, 0x07); // TX - 12208024 to 12208163
writeRegister(0x00, 0xFF); // CS0 - 12214805 to 12214946
writeRegister(0x01, 0xFF); // CS1 - 12214959 to 12215095
writeRegister(0x16, 0xC0); // FIFO CTRL - 12215109 to 12215244
writeRegister(0x40, 0x04); // TX Buffer - 12215257 to 12215391
writeRegister(0x41, 0x0E); // TX Buffer - 12215404 to 12215539
writeRegister(0x44, 0x23); // TX Buffer - 12215553 to 12215689
writeRegister(0x45, 0x11); // TX Buffer - 12215701 to 12215837
writeRegister(0x46, 0x13); // TX Buffer - 12215850 to 12215986
writeRegister(0x04, 0x07); // TX - 12215999 to 12216134
writeRegister(0x00, 0xFF); // CS0 - 12222780 to 12222917
writeRegister(0x01, 0xFF); // CS1 - 12222930 to 12223071
writeRegister(0x16, 0xC0); // FIFO CTRL - 12223080 to 12223218
writeRegister(0x40, 0x04); // TX Buffer - 12223229 to 12223368
writeRegister(0x41, 0x0E); // TX Buffer - 12223375 to 12223518
writeRegister(0x44, 0x23); // TX Buffer - 12223524 to 12223666
writeRegister(0x45, 0x11); // TX Buffer - 12223672 to 12223815
writeRegister(0x46, 0x13); // TX Buffer - 12223821 to 12223963
writeRegister(0x04, 0x07); // TX - 12223970 to 12224111
writeRegister(0x00, 0xFF); // CS0 - 12230836 to 12230979
writeRegister(0x01, 0xFF); // CS1 - 12230985 to 12231127
writeRegister(0x16, 0xC0); // FIFO CTRL - 12231139 to 12231274
writeRegister(0x40, 0x04); // TX Buffer - 12231288 to 12231421
writeRegister(0x41, 0x0E); // TX Buffer - 12231431 to 12231569
writeRegister(0x44, 0x23); // TX Buffer - 12231580 to 12231722
writeRegister(0x45, 0x11); // TX Buffer - 12231728 to 12231870
writeRegister(0x46, 0x13); // TX Buffer - 12231877 to 12232015
writeRegister(0x04, 0x07); // TX - 12232026 to 12232167
writeRegister(0x00, 0xFF); // CS0 - 12238807 to 12238946
writeRegister(0x01, 0xFF); // CS1 - 12238960 to 12239098
writeRegister(0x16, 0xC0); // FIFO CTRL - 12239110 to 12239245
writeRegister(0x40, 0x04); // TX Buffer - 12239259 to 12239392
writeRegister(0x41, 0x0E); // TX Buffer - 12239406 to 12239540
writeRegister(0x44, 0x23); // TX Buffer - 12239554 to 12239690
writeRegister(0x45, 0x11); // TX Buffer - 12239703 to 12239837
writeRegister(0x46, 0x13); // TX Buffer - 12239851 to 12239986
writeRegister(0x04, 0x07); // TX - 12240000 to 12240134
writeRegister(0x00, 0xFF); // CS0 - 12246781 to 12246917
writeRegister(0x01, 0xFF); // CS1 - 12246931 to 12247071
writeRegister(0x16, 0xC0); // FIFO CTRL - 12247081 to 12247221
writeRegister(0x40, 0x04); // TX Buffer - 12247230 to 12247363
writeRegister(0x41, 0x0E); // TX Buffer - 12247377 to 12247513
writeRegister(0x44, 0x23); // TX Buffer - 12247525 to 12247661
writeRegister(0x45, 0x11); // TX Buffer - 12247674 to 12247808
writeRegister(0x46, 0x13); // TX Buffer - 12247822 to 12247965
writeRegister(0x04, 0x07); // TX - 12247971 to 12248105
writeRegister(0x00, 0xFF); // CS0 - 12254837 to 12254974
writeRegister(0x01, 0xFF); // CS1 - 12254987 to 12255128
writeRegister(0x16, 0xC0); // FIFO CTRL - 12255137 to 12255275
writeRegister(0x40, 0x04); // TX Buffer - 12255286 to 12255425
writeRegister(0x41, 0x0E); // TX Buffer - 12255433 to 12255575
writeRegister(0x44, 0x23); // TX Buffer - 12255581 to 12255723
writeRegister(0x45, 0x11); // TX Buffer - 12255729 to 12255872
writeRegister(0x46, 0x13); // TX Buffer - 12255878 to 12256021
writeRegister(0x04, 0x07); // TX - 12256027 to 12256169
writeRegister(0x00, 0xFF); // CS0 - 12262808 to 12262949
writeRegister(0x01, 0xFF); // CS1 - 12262958 to 12263099
writeRegister(0x16, 0xC0); // FIFO CTRL - 12263112 to 12263246
writeRegister(0x40, 0x04); // TX Buffer - 12263260 to 12263393
writeRegister(0x41, 0x0E); // TX Buffer - 12263407 to 12263542
writeRegister(0x44, 0x23); // TX Buffer - 12263556 to 12263690
writeRegister(0x45, 0x11); // TX Buffer - 12263704 to 12263840
writeRegister(0x46, 0x13); // TX Buffer - 12263852 to 12263989
writeRegister(0x04, 0x07); // TX - 12264001 to 12264137
writeRegister(0x00, 0xFF); // CS0 - 12270779 to 12270920
writeRegister(0x01, 0xFF); // CS1 - 12270932 to 12271076
writeRegister(0x16, 0xC0); // FIFO CTRL - 12271083 to 12271221
writeRegister(0x40, 0x04); // TX Buffer - 12271231 to 12271364
writeRegister(0x41, 0x0E); // TX Buffer - 12271378 to 12271513
writeRegister(0x44, 0x23); // TX Buffer - 12271527 to 12271661
writeRegister(0x45, 0x11); // TX Buffer - 12271675 to 12271811
writeRegister(0x46, 0x13); // TX Buffer - 12271823 to 12271960
writeRegister(0x04, 0x07); // TX - 12271972 to 12272108
writeRegister(0x00, 0xFF); // CS0 - 12278838 to 12278974
writeRegister(0x01, 0xFF); // CS1 - 12278988 to 12279128
writeRegister(0x16, 0xC0); // FIFO CTRL - 12279138 to 12279277
writeRegister(0x40, 0x04); // TX Buffer - 12279287 to 12279420
writeRegister(0x41, 0x0E); // TX Buffer - 12279434 to 12279569
writeRegister(0x44, 0x23); // TX Buffer - 12279582 to 12279717
writeRegister(0x45, 0x11); // TX Buffer - 12279731 to 12279867
writeRegister(0x46, 0x13); // TX Buffer - 12279879 to 12280022
writeRegister(0x04, 0x07); // TX - 12280028 to 12280162
writeRegister(0x00, 0xFF); // CS0 - 12286809 to 12286950
writeRegister(0x01, 0xFF); // CS1 - 12286959 to 12287099
writeRegister(0x16, 0xC0); // FIFO CTRL - 12287113 to 12287248
writeRegister(0x40, 0x04); // TX Buffer - 12287261 to 12287395
writeRegister(0x41, 0x0E); // TX Buffer - 12287405 to 12287543
writeRegister(0x44, 0x23); // TX Buffer - 12287553 to 12287693
writeRegister(0x45, 0x11); // TX Buffer - 12287702 to 12287841
writeRegister(0x46, 0x13); // TX Buffer - 12287850 to 12287990
writeRegister(0x04, 0x07); // TX - 12288003 to 12288138
writeRegister(0x00, 0xFF); // CS0 - 12294780 to 12294921
writeRegister(0x01, 0xFF); // CS1 - 12294934 to 12295078
writeRegister(0x16, 0xC0); // FIFO CTRL - 12295084 to 12295225
writeRegister(0x40, 0x04); // TX Buffer - 12295232 to 12295366
writeRegister(0x41, 0x0E); // TX Buffer - 12295379 to 12295514
writeRegister(0x44, 0x23); // TX Buffer - 12295528 to 12295664
writeRegister(0x45, 0x11); // TX Buffer - 12295676 to 12295811
writeRegister(0x46, 0x13); // TX Buffer - 12295825 to 12295961
writeRegister(0x04, 0x07); // TX - 12295974 to 12296109
writeRegister(0x00, 0xFF); // CS0 - 12302836 to 12302977
writeRegister(0x01, 0xFF); // CS1 - 12302989 to 12303132
writeRegister(0x16, 0xC0); // FIFO CTRL - 12303140 to 12303278
writeRegister(0x40, 0x04); // TX Buffer - 12303288 to 12303423
writeRegister(0x41, 0x0E); // TX Buffer - 12303435 to 12303570
writeRegister(0x44, 0x23); // TX Buffer - 12303584 to 12303718
writeRegister(0x45, 0x11); // TX Buffer - 12303732 to 12303868
writeRegister(0x46, 0x13); // TX Buffer - 12303881 to 12304017
writeRegister(0x04, 0x07); // TX - 12304030 to 12304165
writeRegister(0x00, 0xFF); // CS0 - 12310811 to 12310954
writeRegister(0x01, 0xFF); // CS1 - 12310960 to 12311102
writeRegister(0x16, 0xC0); // FIFO CTRL - 12311114 to 12311249
writeRegister(0x40, 0x04); // TX Buffer - 12311263 to 12311396
writeRegister(0x41, 0x0E); // TX Buffer - 12311406 to 12311544
writeRegister(0x44, 0x23); // TX Buffer - 12311555 to 12311694
writeRegister(0x45, 0x11); // TX Buffer - 12311703 to 12311841
writeRegister(0x46, 0x13); // TX Buffer - 12311852 to 12311990
writeRegister(0x04, 0x07); // TX - 12312001 to 12312138
writeRegister(0x00, 0xFF); // CS0 - 12318782 to 12318921
writeRegister(0x01, 0xFF); // CS1 - 12318935 to 12319073
writeRegister(0x16, 0xC0); // FIFO CTRL - 12319085 to 12319220
writeRegister(0x40, 0x04); // TX Buffer - 12319234 to 12319367
writeRegister(0x41, 0x0E); // TX Buffer - 12319381 to 12319515
writeRegister(0x44, 0x23); // TX Buffer - 12319529 to 12319665
writeRegister(0x45, 0x11); // TX Buffer - 12319678 to 12319812
writeRegister(0x46, 0x13); // TX Buffer - 12319826 to 12319961
writeRegister(0x04, 0x07); // TX - 12319975 to 12320109
writeRegister(0x00, 0xFF); // CS0 - 12326837 to 12326978
writeRegister(0x01, 0xFF); // CS1 - 12326991 to 12327135
writeRegister(0x16, 0xC0); // FIFO CTRL - 12327141 to 12327282
writeRegister(0x40, 0x04); // TX Buffer - 12327290 to 12327423
writeRegister(0x41, 0x0E); // TX Buffer - 12327437 to 12327571
writeRegister(0x44, 0x23); // TX Buffer - 12327585 to 12327721
writeRegister(0x45, 0x11); // TX Buffer - 12327733 to 12327868
writeRegister(0x46, 0x13); // TX Buffer - 12327882 to 12328017
writeRegister(0x04, 0x07); // TX - 12328031 to 12328165
writeRegister(0x00, 0xFF); // CS0 - 12334812 to 12334948
writeRegister(0x01, 0xFF); // CS1 - 12334962 to 12335103
writeRegister(0x16, 0xC0); // FIFO CTRL - 12335116 to 12335250
writeRegister(0x40, 0x04); // TX Buffer - 12335264 to 12335397
writeRegister(0x41, 0x0E); // TX Buffer - 12335408 to 12335546
writeRegister(0x44, 0x23); // TX Buffer - 12335556 to 12335698
writeRegister(0x45, 0x11); // TX Buffer - 12335705 to 12335847
writeRegister(0x46, 0x13); // TX Buffer - 12335853 to 12335993
writeRegister(0x04, 0x07); // TX - 12336002 to 12336144
writeRegister(0x00, 0xFF); // CS0 - 12342783 to 12342924
writeRegister(0x01, 0xFF); // CS1 - 12342933 to 12343074
writeRegister(0x16, 0xC0); // FIFO CTRL - 12343087 to 12343221
writeRegister(0x40, 0x04); // TX Buffer - 12343235 to 12343368
writeRegister(0x41, 0x0E); // TX Buffer - 12343382 to 12343517
writeRegister(0x44, 0x23); // TX Buffer - 12343531 to 12343665
writeRegister(0x45, 0x11); // TX Buffer - 12343679 to 12343815
writeRegister(0x46, 0x13); // TX Buffer - 12343827 to 12343964
writeRegister(0x04, 0x07); // TX - 12343976 to 12344112
writeRegister(0x00, 0xFF); // CS0 - 12350839 to 12350978
writeRegister(0x01, 0xFF); // CS1 - 12350992 to 12351130
writeRegister(0x16, 0xC0); // FIFO CTRL - 12351142 to 12351277
writeRegister(0x40, 0x04); // TX Buffer - 12351291 to 12351424
writeRegister(0x41, 0x0E); // TX Buffer - 12351438 to 12351573
writeRegister(0x44, 0x23); // TX Buffer - 12351586 to 12351721
writeRegister(0x45, 0x11); // TX Buffer - 12351735 to 12351871
writeRegister(0x46, 0x13); // TX Buffer - 12351883 to 12352018
writeRegister(0x04, 0x07); // TX - 12352032 to 12352166
writeRegister(0x00, 0xFF); // CS0 - 12358813 to 12358949
writeRegister(0x01, 0xFF); // CS1 - 12358963 to 12359103
writeRegister(0x16, 0xC0); // FIFO CTRL - 12359114 to 12359252
writeRegister(0x40, 0x04); // TX Buffer - 12359262 to 12359395
writeRegister(0x41, 0x0E); // TX Buffer - 12359409 to 12359544
writeRegister(0x44, 0x23); // TX Buffer - 12359557 to 12359692
writeRegister(0x45, 0x11); // TX Buffer - 12359706 to 12359842
writeRegister(0x46, 0x13); // TX Buffer - 12359854 to 12359997
writeRegister(0x04, 0x07); // TX - 12360003 to 12360137
writeRegister(0x00, 0xFF); // CS0 - 12366784 to 12366925
writeRegister(0x01, 0xFF); // CS1 - 12366934 to 12367074
writeRegister(0x16, 0xC0); // FIFO CTRL - 12367088 to 12367223
writeRegister(0x40, 0x04); // TX Buffer - 12367236 to 12367370
writeRegister(0x41, 0x0E); // TX Buffer - 12367380 to 12367518
writeRegister(0x44, 0x23); // TX Buffer - 12367528 to 12367668
writeRegister(0x45, 0x11); // TX Buffer - 12367677 to 12367816
writeRegister(0x46, 0x13); // TX Buffer - 12367825 to 12367965
writeRegister(0x04, 0x07); // TX - 12367978 to 12368113
writeRegister(0x00, 0xFF); // CS0 - 12374840 to 12374981
writeRegister(0x01, 0xFF); // CS1 - 12374990 to 12375130
writeRegister(0x16, 0xC0); // FIFO CTRL - 12375144 to 12375278
writeRegister(0x40, 0x04); // TX Buffer - 12375292 to 12375425
writeRegister(0x41, 0x0E); // TX Buffer - 12375439 to 12375574
writeRegister(0x44, 0x23); // TX Buffer - 12375588 to 12375722
writeRegister(0x45, 0x11); // TX Buffer - 12375736 to 12375872
writeRegister(0x46, 0x13); // TX Buffer - 12375885 to 12376021
writeRegister(0x04, 0x07); // TX - 12376033 to 12376169
writeRegister(0x00, 0xFF); // CS0 - 12382815 to 12382952
writeRegister(0x01, 0xFF); // CS1 - 12382964 to 12383106
writeRegister(0x16, 0xC0); // FIFO CTRL - 12383115 to 12383253
writeRegister(0x40, 0x04); // TX Buffer - 12383263 to 12383398
writeRegister(0x41, 0x0E); // TX Buffer - 12383410 to 12383545
writeRegister(0x44, 0x23); // TX Buffer - 12383559 to 12383693
writeRegister(0x45, 0x11); // TX Buffer - 12383707 to 12383843
writeRegister(0x46, 0x13); // TX Buffer - 12383856 to 12383992
writeRegister(0x04, 0x07); // TX - 12384005 to 12384140
writeRegister(0x00, 0xFF); // CS0 - 12390786 to 12390929
writeRegister(0x01, 0xFF); // CS1 - 12390935 to 12391077
writeRegister(0x16, 0xC0); // FIFO CTRL - 12391089 to 12391224
writeRegister(0x40, 0x04); // TX Buffer - 12391238 to 12391371
writeRegister(0x41, 0x0E); // TX Buffer - 12391381 to 12391519
writeRegister(0x44, 0x23); // TX Buffer - 12391530 to 12391669
writeRegister(0x45, 0x11); // TX Buffer - 12391678 to 12391816
writeRegister(0x46, 0x13); // TX Buffer - 12391827 to 12391965
writeRegister(0x04, 0x07); // TX - 12391976 to 12392113
writeRegister(0x00, 0xFF); // CS0 - 12398841 to 12398982
writeRegister(0x01, 0xFF); // CS1 - 12398991 to 12399131
writeRegister(0x16, 0xC0); // FIFO CTRL - 12399145 to 12399280
writeRegister(0x40, 0x04); // TX Buffer - 12399294 to 12399427
writeRegister(0x41, 0x0E); // TX Buffer - 12399437 to 12399575
writeRegister(0x44, 0x23); // TX Buffer - 12399586 to 12399725
writeRegister(0x45, 0x11); // TX Buffer - 12399734 to 12399872
writeRegister(0x46, 0x13); // TX Buffer - 12399882 to 12400021
writeRegister(0x04, 0x07); // TX - 12400035 to 12400169
writeRegister(0x00, 0xFF); // CS0 - 12406812 to 12406953
writeRegister(0x01, 0xFF); // CS1 - 12406966 to 12407110
writeRegister(0x16, 0xC0); // FIFO CTRL - 12407116 to 12407254
writeRegister(0x40, 0x04); // TX Buffer - 12407265 to 12407398
writeRegister(0x41, 0x0E); // TX Buffer - 12407412 to 12407546
writeRegister(0x44, 0x23); // TX Buffer - 12407560 to 12407696
writeRegister(0x45, 0x11); // TX Buffer - 12407708 to 12407843
writeRegister(0x46, 0x13); // TX Buffer - 12407857 to 12407992
writeRegister(0x04, 0x07); // TX - 12408006 to 12408140
writeRegister(0x00, 0xFF); // CS0 - 12414787 to 12414931
writeRegister(0x01, 0xFF); // CS1 - 12414937 to 12415078
writeRegister(0x16, 0xC0); // FIFO CTRL - 12415091 to 12415225
writeRegister(0x40, 0x04); // TX Buffer - 12415239 to 12415372
writeRegister(0x41, 0x0E); // TX Buffer - 12415383 to 12415521
writeRegister(0x44, 0x23); // TX Buffer - 12415531 to 12415673
writeRegister(0x45, 0x11); // TX Buffer - 12415680 to 12415822
writeRegister(0x46, 0x13); // TX Buffer - 12415828 to 12415968
writeRegister(0x04, 0x07); // TX - 12415977 to 12416119
writeRegister(0x00, 0xFF); // CS0 - 12422843 to 12422986
writeRegister(0x01, 0xFF); // CS1 - 12422993 to 12423134
writeRegister(0x16, 0xC0); // FIFO CTRL - 12423146 to 12423281
writeRegister(0x40, 0x04); // TX Buffer - 12423295 to 12423428
writeRegister(0x41, 0x0E); // TX Buffer - 12423438 to 12423577
writeRegister(0x44, 0x23); // TX Buffer - 12423587 to 12423726
writeRegister(0x45, 0x11); // TX Buffer - 12423735 to 12423873
writeRegister(0x46, 0x13); // TX Buffer - 12423884 to 12424022
writeRegister(0x04, 0x07); // TX - 12424033 to 12424170
writeRegister(0x00, 0xFF); // CS0 - 12430814 to 12430953
writeRegister(0x01, 0xFF); // CS1 - 12430967 to 12431105
writeRegister(0x16, 0xC0); // FIFO CTRL - 12431117 to 12431252
writeRegister(0x40, 0x04); // TX Buffer - 12431266 to 12431399
writeRegister(0x41, 0x0E); // TX Buffer - 12431413 to 12431548
writeRegister(0x44, 0x23); // TX Buffer - 12431561 to 12431696
writeRegister(0x45, 0x11); // TX Buffer - 12431710 to 12431846
writeRegister(0x46, 0x13); // TX Buffer - 12431858 to 12431993
writeRegister(0x04, 0x07); // TX - 12432007 to 12432141
writeRegister(0x00, 0xFF); // CS0 - 12438788 to 12438924
writeRegister(0x01, 0xFF); // CS1 - 12438938 to 12439078
writeRegister(0x16, 0xC0); // FIFO CTRL - 12439089 to 12439227
writeRegister(0x40, 0x04); // TX Buffer - 12439237 to 12439378
writeRegister(0x41, 0x0E); // TX Buffer - 12439384 to 12439525
writeRegister(0x44, 0x23); // TX Buffer - 12439532 to 12439675
writeRegister(0x45, 0x11); // TX Buffer - 12439681 to 12439823
writeRegister(0x46, 0x13); // TX Buffer - 12439829 to 12439972
writeRegister(0x04, 0x07); // TX - 12439978 to 12440120
writeRegister(0x00, 0xFF); // CS0 - 12446844 to 12446988
writeRegister(0x01, 0xFF); // CS1 - 12446994 to 12447135
writeRegister(0x16, 0xC0); // FIFO CTRL - 12447148 to 12447282
writeRegister(0x40, 0x04); // TX Buffer - 12447296 to 12447429
writeRegister(0x41, 0x0E); // TX Buffer - 12447440 to 12447578
writeRegister(0x44, 0x23); // TX Buffer - 12447588 to 12447730
writeRegister(0x45, 0x11); // TX Buffer - 12447737 to 12447879
writeRegister(0x46, 0x13); // TX Buffer - 12447885 to 12448025
writeRegister(0x04, 0x07); // TX - 12448034 to 12448176
writeRegister(0x00, 0xFF); // CS0 - 12454815 to 12454956
writeRegister(0x01, 0xFF); // CS1 - 12454968 to 12455105
writeRegister(0x16, 0xC0); // FIFO CTRL - 12455119 to 12455255
writeRegister(0x40, 0x04); // TX Buffer - 12455267 to 12455402
writeRegister(0x41, 0x0E); // TX Buffer - 12455414 to 12455549
writeRegister(0x44, 0x23); // TX Buffer - 12455563 to 12455697
writeRegister(0x45, 0x11); // TX Buffer - 12455711 to 12455847
writeRegister(0x46, 0x13); // TX Buffer - 12455860 to 12455996
writeRegister(0x04, 0x07); // TX - 12456009 to 12456144
writeRegister(0x00, 0xFF); // CS0 - 12462790 to 12462927
writeRegister(0x01, 0xFF); // CS1 - 12462939 to 12463081
writeRegister(0x16, 0xC0); // FIFO CTRL - 12463090 to 12463228
writeRegister(0x40, 0x04); // TX Buffer - 12463238 to 12463372
writeRegister(0x41, 0x0E); // TX Buffer - 12463385 to 12463520
writeRegister(0x44, 0x23); // TX Buffer - 12463534 to 12463668
writeRegister(0x45, 0x11); // TX Buffer - 12463682 to 12463818
writeRegister(0x46, 0x13); // TX Buffer - 12463831 to 12463973
writeRegister(0x04, 0x07); // TX - 12463980 to 12464115
writeRegister(0x00, 0xFF); // CS0 - 12470845 to 12470983
writeRegister(0x01, 0xFF); // CS1 - 12470995 to 12471135
writeRegister(0x16, 0xC0); // FIFO CTRL - 12471146 to 12471284
writeRegister(0x40, 0x04); // TX Buffer - 12471294 to 12471435
writeRegister(0x41, 0x0E); // TX Buffer - 12471441 to 12471582
writeRegister(0x44, 0x23); // TX Buffer - 12471590 to 12471732
writeRegister(0x45, 0x11); // TX Buffer - 12471738 to 12471880
writeRegister(0x46, 0x13); // TX Buffer - 12471886 to 12472029
writeRegister(0x04, 0x07); // TX - 12472035 to 12472177
writeRegister(0x00, 0xFF); // CS0 - 12478816 to 12478957
writeRegister(0x01, 0xFF); // CS1 - 12478966 to 12479106
writeRegister(0x16, 0xC0); // FIFO CTRL - 12479120 to 12479255
writeRegister(0x40, 0x04); // TX Buffer - 12479269 to 12479402
writeRegister(0x41, 0x0E); // TX Buffer - 12479416 to 12479550
writeRegister(0x44, 0x23); // TX Buffer - 12479564 to 12479700
writeRegister(0x45, 0x11); // TX Buffer - 12479712 to 12479847
writeRegister(0x46, 0x13); // TX Buffer - 12479861 to 12479996
writeRegister(0x04, 0x07); // TX - 12480010 to 12480144
writeRegister(0x00, 0xFF); // CS0 - 12486787 to 12486927
writeRegister(0x01, 0xFF); // CS1 - 12486941 to 12487085
writeRegister(0x16, 0xC0); // FIFO CTRL - 12487091 to 12487229
writeRegister(0x40, 0x04); // TX Buffer - 12487240 to 12487373
writeRegister(0x41, 0x0E); // TX Buffer - 12487387 to 12487521
writeRegister(0x44, 0x23); // TX Buffer - 12487535 to 12487671
writeRegister(0x45, 0x11); // TX Buffer - 12487684 to 12487818
writeRegister(0x46, 0x13); // TX Buffer - 12487832 to 12487967
writeRegister(0x04, 0x07); // TX - 12487981 to 12488115
writeRegister(0x00, 0xFF); // CS0 - 12494847 to 12494984
writeRegister(0x01, 0xFF); // CS1 - 12494997 to 12495138
writeRegister(0x16, 0xC0); // FIFO CTRL - 12495147 to 12495285
writeRegister(0x40, 0x04); // TX Buffer - 12495295 to 12495429
writeRegister(0x41, 0x0E); // TX Buffer - 12495442 to 12495577
writeRegister(0x44, 0x23); // TX Buffer - 12495591 to 12495727
writeRegister(0x45, 0x11); // TX Buffer - 12495739 to 12495875
writeRegister(0x46, 0x13); // TX Buffer - 12495888 to 12496030
writeRegister(0x04, 0x07); // TX - 12496037 to 12496172
writeRegister(0x00, 0xFF); // CS0 - 12502818 to 12502957
writeRegister(0x01, 0xFF); // CS1 - 12502968 to 12503109
writeRegister(0x16, 0xC0); // FIFO CTRL - 12503121 to 12503256
writeRegister(0x40, 0x04); // TX Buffer - 12503270 to 12503403
writeRegister(0x41, 0x0E); // TX Buffer - 12503413 to 12503552
writeRegister(0x44, 0x23); // TX Buffer - 12503562 to 12503700
writeRegister(0x45, 0x11); // TX Buffer - 12503710 to 12503850
writeRegister(0x46, 0x13); // TX Buffer - 12503859 to 12503997
writeRegister(0x04, 0x07); // TX - 12504011 to 12504145
writeRegister(0x00, 0xFF); // CS0 - 12510789 to 12510928
writeRegister(0x01, 0xFF); // CS1 - 12510942 to 12511086
writeRegister(0x16, 0xC0); // FIFO CTRL - 12511093 to 12511235
writeRegister(0x40, 0x04); // TX Buffer - 12511241 to 12511374
writeRegister(0x41, 0x0E); // TX Buffer - 12511388 to 12511523
writeRegister(0x44, 0x23); // TX Buffer - 12511536 to 12511671
writeRegister(0x45, 0x11); // TX Buffer - 12511685 to 12511821
writeRegister(0x46, 0x13); // TX Buffer - 12511833 to 12511968
writeRegister(0x04, 0x07); // TX - 12511982 to 12512116
writeRegister(0x00, 0xFF); // CS0 - 12518845 to 12518984
writeRegister(0x01, 0xFF); // CS1 - 12518998 to 12519142
writeRegister(0x16, 0xC0); // FIFO CTRL - 12519148 to 12519286
writeRegister(0x40, 0x04); // TX Buffer - 12519297 to 12519430
writeRegister(0x41, 0x0E); // TX Buffer - 12519444 to 12519578
writeRegister(0x44, 0x23); // TX Buffer - 12519592 to 12519728
writeRegister(0x45, 0x11); // TX Buffer - 12519741 to 12519875
writeRegister(0x46, 0x13); // TX Buffer - 12519889 to 12520024
writeRegister(0x04, 0x07); // TX - 12520038 to 12520172
writeRegister(0x00, 0xFF); // CS0 - 12526819 to 12526963
writeRegister(0x01, 0xFF); // CS1 - 12526969 to 12527110
writeRegister(0x16, 0xC0); // FIFO CTRL - 12527123 to 12527257
writeRegister(0x40, 0x04); // TX Buffer - 12527271 to 12527404
writeRegister(0x41, 0x0E); // TX Buffer - 12527415 to 12527553
writeRegister(0x44, 0x23); // TX Buffer - 12527563 to 12527701
writeRegister(0x45, 0x11); // TX Buffer - 12527712 to 12527851
writeRegister(0x46, 0x13); // TX Buffer - 12527860 to 12528000
writeRegister(0x04, 0x07); // TX - 12528009 to 12528148
writeRegister(0x00, 0xFF); // CS0 - 12534790 to 12534931
writeRegister(0x01, 0xFF); // CS1 - 12534943 to 12535080
writeRegister(0x16, 0xC0); // FIFO CTRL - 12535094 to 12535230
writeRegister(0x40, 0x04); // TX Buffer - 12535242 to 12535377
writeRegister(0x41, 0x0E); // TX Buffer - 12535389 to 12535524
writeRegister(0x44, 0x23); // TX Buffer - 12535538 to 12535672
writeRegister(0x45, 0x11); // TX Buffer - 12535686 to 12535822
writeRegister(0x46, 0x13); // TX Buffer - 12535835 to 12535971
writeRegister(0x04, 0x07); // TX - 12535984 to 12536119
writeRegister(0x00, 0xFF); // CS0 - 12542846 to 12542985
writeRegister(0x01, 0xFF); // CS1 - 12542999 to 12543143
writeRegister(0x16, 0xC0); // FIFO CTRL - 12543150 to 12543292
writeRegister(0x40, 0x04); // TX Buffer - 12543298 to 12543431
writeRegister(0x41, 0x0E); // TX Buffer - 12543445 to 12543580
writeRegister(0x44, 0x23); // TX Buffer - 12543594 to 12543728
writeRegister(0x45, 0x11); // TX Buffer - 12543742 to 12543878
writeRegister(0x46, 0x13); // TX Buffer - 12543890 to 12544027
writeRegister(0x04, 0x07); // TX - 12544039 to 12544175
writeRegister(0x00, 0xFF); // CS0 - 12550820 to 12550958
writeRegister(0x01, 0xFF); // CS1 - 12550970 to 12551110
writeRegister(0x16, 0xC0); // FIFO CTRL - 12551124 to 12551259
writeRegister(0x40, 0x04); // TX Buffer - 12551273 to 12551406
writeRegister(0x41, 0x0E); // TX Buffer - 12551416 to 12551554
writeRegister(0x44, 0x23); // TX Buffer - 12551565 to 12551707
writeRegister(0x45, 0x11); // TX Buffer - 12551713 to 12551855
writeRegister(0x46, 0x13); // TX Buffer - 12551861 to 12552000
writeRegister(0x04, 0x07); // TX - 12552010 to 12552152
writeRegister(0x00, 0xFF); // CS0 - 12558876 to 12559020
writeRegister(0x01, 0xFF); // CS1 - 12559026 to 12559166
writeRegister(0x16, 0xC0); // FIFO CTRL - 12559180 to 12559315
writeRegister(0x40, 0x04); // TX Buffer - 12559328 to 12559462
writeRegister(0x41, 0x0E); // TX Buffer - 12559472 to 12559610
writeRegister(0x44, 0x23); // TX Buffer - 12559620 to 12559758
writeRegister(0x45, 0x11); // TX Buffer - 12559769 to 12559908
writeRegister(0x46, 0x13); // TX Buffer - 12559917 to 12560057
writeRegister(0x04, 0x07); // TX - 12560066 to 12560205
writeRegister(0x00, 0xFF); // CS0 - 12566847 to 12566988
writeRegister(0x01, 0xFF); // CS1 - 12567001 to 12567137
writeRegister(0x16, 0xC0); // FIFO CTRL - 12567151 to 12567286
writeRegister(0x40, 0x04); // TX Buffer - 12567299 to 12567433
writeRegister(0x41, 0x0E); // TX Buffer - 12567446 to 12567581
writeRegister(0x44, 0x23); // TX Buffer - 12567595 to 12567731
writeRegister(0x45, 0x11); // TX Buffer - 12567743 to 12567879
writeRegister(0x46, 0x13); // TX Buffer - 12567892 to 12568028
writeRegister(0x04, 0x07); // TX - 12568041 to 12568176
writeRegister(0x00, 0xFF); // CS0 - 12574822 to 12574959
writeRegister(0x01, 0xFF); // CS1 - 12574972 to 12575113
writeRegister(0x16, 0xC0); // FIFO CTRL - 12575122 to 12575260
writeRegister(0x40, 0x04); // TX Buffer - 12575270 to 12575404
writeRegister(0x41, 0x0E); // TX Buffer - 12575417 to 12575552
writeRegister(0x44, 0x23); // TX Buffer - 12575566 to 12575702
writeRegister(0x45, 0x11); // TX Buffer - 12575714 to 12575849
writeRegister(0x46, 0x13); // TX Buffer - 12575863 to 12576005
writeRegister(0x04, 0x07); // TX - 12576012 to 12576147
writeRegister(0x00, 0xFF); // CS0 - 12582877 to 12583015
writeRegister(0x01, 0xFF); // CS1 - 12583027 to 12583167
writeRegister(0x16, 0xC0); // FIFO CTRL - 12583181 to 12583316
writeRegister(0x40, 0x04); // TX Buffer - 12583330 to 12583463
writeRegister(0x41, 0x0E); // TX Buffer - 12583473 to 12583611
writeRegister(0x44, 0x23); // TX Buffer - 12583622 to 12583764
writeRegister(0x45, 0x11); // TX Buffer - 12583770 to 12583912
writeRegister(0x46, 0x13); // TX Buffer - 12583919 to 12584057
writeRegister(0x04, 0x07); // TX - 12584068 to 12584209
writeRegister(0x00, 0xFF); // CS0 - 12590849 to 12590988
writeRegister(0x01, 0xFF); // CS1 - 12590998 to 12591140
writeRegister(0x16, 0xC0); // FIFO CTRL - 12591152 to 12591287
writeRegister(0x40, 0x04); // TX Buffer - 12591301 to 12591434
writeRegister(0x41, 0x0E); // TX Buffer - 12591448 to 12591582
writeRegister(0x44, 0x23); // TX Buffer - 12591596 to 12591732
writeRegister(0x45, 0x11); // TX Buffer - 12591745 to 12591879
writeRegister(0x46, 0x13); // TX Buffer - 12591893 to 12592028
writeRegister(0x04, 0x07); // TX - 12592042 to 12592176
writeRegister(0x00, 0xFF); // CS0 - 12598823 to 12598959
writeRegister(0x01, 0xFF); // CS1 - 12598973 to 12599114
writeRegister(0x16, 0xC0); // FIFO CTRL - 12599123 to 12599261
writeRegister(0x40, 0x04); // TX Buffer - 12599272 to 12599405
writeRegister(0x41, 0x0E); // TX Buffer - 12599419 to 12599553
writeRegister(0x44, 0x23); // TX Buffer - 12599567 to 12599703
writeRegister(0x45, 0x11); // TX Buffer - 12599716 to 12599850
writeRegister(0x46, 0x13); // TX Buffer - 12599864 to 12599999
writeRegister(0x04, 0x07); // TX - 12600013 to 12600147
writeRegister(0x00, 0xFF); // CS0 - 12606871 to 12607008
writeRegister(0x01, 0xFF); // CS1 - 12607021 to 12607162
writeRegister(0x16, 0xC0); // FIFO CTRL - 12607171 to 12607309
writeRegister(0x40, 0x04); // TX Buffer - 12607320 to 12607453
writeRegister(0x41, 0x0E); // TX Buffer - 12607466 to 12607601
writeRegister(0x44, 0x23); // TX Buffer - 12607615 to 12607751
writeRegister(0x45, 0x11); // TX Buffer - 12607763 to 12607898
writeRegister(0x46, 0x13); // TX Buffer - 12607912 to 12608054
writeRegister(0x04, 0x07); // TX - 12608061 to 12608196
writeRegister(0x00, 0xFF); // CS0 - 12614842 to 12614981
writeRegister(0x01, 0xFF); // CS1 - 12614992 to 12615133
writeRegister(0x16, 0xC0); // FIFO CTRL - 12615146 to 12615280
writeRegister(0x40, 0x04); // TX Buffer - 12615294 to 12615427
writeRegister(0x41, 0x0E); // TX Buffer - 12615438 to 12615576
writeRegister(0x44, 0x23); // TX Buffer - 12615586 to 12615724
writeRegister(0x45, 0x11); // TX Buffer - 12615734 to 12615874
writeRegister(0x46, 0x13); // TX Buffer - 12615883 to 12616023
writeRegister(0x04, 0x07); // TX - 12616035 to 12616169
writeRegister(0x00, 0xFF); // CS0 - 12622813 to 12622952
writeRegister(0x01, 0xFF); // CS1 - 12622966 to 12623110
writeRegister(0x16, 0xC0); // FIFO CTRL - 12623117 to 12623259
writeRegister(0x40, 0x04); // TX Buffer - 12623265 to 12623398
writeRegister(0x41, 0x0E); // TX Buffer - 12623412 to 12623547
writeRegister(0x44, 0x23); // TX Buffer - 12623560 to 12623695
writeRegister(0x45, 0x11); // TX Buffer - 12623709 to 12623845
writeRegister(0x46, 0x13); // TX Buffer - 12623857 to 12623994
writeRegister(0x04, 0x07); // TX - 12624006 to 12624142
writeRegister(0x00, 0xFF); // CS0 - 12630869 to 12631008
writeRegister(0x01, 0xFF); // CS1 - 12631022 to 12631166
writeRegister(0x16, 0xC0); // FIFO CTRL - 12631172 to 12631312
writeRegister(0x40, 0x04); // TX Buffer - 12631321 to 12631454
writeRegister(0x41, 0x0E); // TX Buffer - 12631468 to 12631604
writeRegister(0x44, 0x23); // TX Buffer - 12631616 to 12631752
writeRegister(0x45, 0x11); // TX Buffer - 12631765 to 12631899
writeRegister(0x46, 0x13); // TX Buffer - 12631913 to 12632048
writeRegister(0x04, 0x07); // TX - 12632062 to 12632196
writeRegister(0x00, 0xFF); // CS0 - 12638843 to 12638987
writeRegister(0x01, 0xFF); // CS1 - 12638993 to 12639133
writeRegister(0x16, 0xC0); // FIFO CTRL - 12639147 to 12639282
writeRegister(0x40, 0x04); // TX Buffer - 12639295 to 12639430
writeRegister(0x41, 0x0E); // TX Buffer - 12639439 to 12639577
writeRegister(0x44, 0x23); // TX Buffer - 12639587 to 12639725
writeRegister(0x45, 0x11); // TX Buffer - 12639736 to 12639875
writeRegister(0x46, 0x13); // TX Buffer - 12639884 to 12640024
writeRegister(0x04, 0x07); // TX - 12640033 to 12640172
writeRegister(0x00, 0xFF); // CS0 - 12646814 to 12646955
writeRegister(0x01, 0xFF); // CS1 - 12646968 to 12647104
writeRegister(0x16, 0xC0); // FIFO CTRL - 12647118 to 12647253
writeRegister(0x40, 0x04); // TX Buffer - 12647266 to 12647400
writeRegister(0x41, 0x0E); // TX Buffer - 12647413 to 12647548
writeRegister(0x44, 0x23); // TX Buffer - 12647562 to 12647698
writeRegister(0x45, 0x11); // TX Buffer - 12647710 to 12647846
writeRegister(0x46, 0x13); // TX Buffer - 12647859 to 12647995
writeRegister(0x04, 0x07); // TX - 12648008 to 12648143
writeRegister(0x00, 0xFF); // CS0 - 12654870 to 12655011
writeRegister(0x01, 0xFF); // CS1 - 12655023 to 12655167
writeRegister(0x16, 0xC0); // FIFO CTRL - 12655174 to 12655316
writeRegister(0x40, 0x04); // TX Buffer - 12655322 to 12655455
writeRegister(0x41, 0x0E); // TX Buffer - 12655469 to 12655604
writeRegister(0x44, 0x23); // TX Buffer - 12655618 to 12655752
writeRegister(0x45, 0x11); // TX Buffer - 12655766 to 12655902
writeRegister(0x46, 0x13); // TX Buffer - 12655914 to 12656051
writeRegister(0x04, 0x07); // TX - 12656063 to 12656199
writeRegister(0x00, 0xFF); // CS0 - 12662844 to 12662982
writeRegister(0x01, 0xFF); // CS1 - 12662994 to 12663134
writeRegister(0x16, 0xC0); // FIFO CTRL - 12663148 to 12663283
writeRegister(0x40, 0x04); // TX Buffer - 12663297 to 12663430
writeRegister(0x41, 0x0E); // TX Buffer - 12663440 to 12663578
writeRegister(0x44, 0x23); // TX Buffer - 12663589 to 12663731
writeRegister(0x45, 0x11); // TX Buffer - 12663737 to 12663879
writeRegister(0x46, 0x13); // TX Buffer - 12663886 to 12664024
writeRegister(0x04, 0x07); // TX - 12664034 to 12664176
writeRegister(0x00, 0xFF); // CS0 - 12670816 to 12670955
writeRegister(0x01, 0xFF); // CS1 - 12670965 to 12671107
writeRegister(0x16, 0xC0); // FIFO CTRL - 12671119 to 12671254
writeRegister(0x40, 0x04); // TX Buffer - 12671268 to 12671401
writeRegister(0x41, 0x0E); // TX Buffer - 12671415 to 12671549
writeRegister(0x44, 0x23); // TX Buffer - 12671563 to 12671699
writeRegister(0x45, 0x11); // TX Buffer - 12671712 to 12671846
writeRegister(0x46, 0x13); // TX Buffer - 12671860 to 12671995
writeRegister(0x04, 0x07); // TX - 12672009 to 12672143
writeRegister(0x00, 0xFF); // CS0 - 12678871 to 12679012
writeRegister(0x01, 0xFF); // CS1 - 12679025 to 12679161
writeRegister(0x16, 0xC0); // FIFO CTRL - 12679175 to 12679310
writeRegister(0x40, 0x04); // TX Buffer - 12679323 to 12679457
writeRegister(0x41, 0x0E); // TX Buffer - 12679470 to 12679605
writeRegister(0x44, 0x23); // TX Buffer - 12679619 to 12679755
writeRegister(0x45, 0x11); // TX Buffer - 12679767 to 12679902
writeRegister(0x46, 0x13); // TX Buffer - 12679916 to 12680052
writeRegister(0x04, 0x07); // TX - 12680065 to 12680200
writeRegister(0x00, 0xFF); // CS0 - 12686846 to 12686983
writeRegister(0x01, 0xFF); // CS1 - 12686996 to 12687137
writeRegister(0x16, 0xC0); // FIFO CTRL - 12687146 to 12687284
writeRegister(0x40, 0x04); // TX Buffer - 12687295 to 12687428
writeRegister(0x41, 0x0E); // TX Buffer - 12687442 to 12687576
writeRegister(0x44, 0x23); // TX Buffer - 12687590 to 12687726
writeRegister(0x45, 0x11); // TX Buffer - 12687738 to 12687873
writeRegister(0x46, 0x13); // TX Buffer - 12687887 to 12688028
writeRegister(0x04, 0x07); // TX - 12688036 to 12688171
writeRegister(0x00, 0xFF); // CS0 - 12694817 to 12694956
writeRegister(0x01, 0xFF); // CS1 - 12694967 to 12695108
writeRegister(0x16, 0xC0); // FIFO CTRL - 12695121 to 12695255
writeRegister(0x40, 0x04); // TX Buffer - 12695269 to 12695402
writeRegister(0x41, 0x0E); // TX Buffer - 12695413 to 12695551
writeRegister(0x44, 0x23); // TX Buffer - 12695561 to 12695699
writeRegister(0x45, 0x11); // TX Buffer - 12695709 to 12695849
writeRegister(0x46, 0x13); // TX Buffer - 12695858 to 12695998
writeRegister(0x04, 0x07); // TX - 12696010 to 12696146
writeRegister(0x00, 0xFF); // CS0 - 12702873 to 12703012
writeRegister(0x01, 0xFF); // CS1 - 12703023 to 12703164
writeRegister(0x16, 0xC0); // FIFO CTRL - 12703176 to 12703311
writeRegister(0x40, 0x04); // TX Buffer - 12703325 to 12703458
writeRegister(0x41, 0x0E); // TX Buffer - 12703472 to 12703606
writeRegister(0x44, 0x23); // TX Buffer - 12703620 to 12703756
writeRegister(0x45, 0x11); // TX Buffer - 12703769 to 12703903
writeRegister(0x46, 0x13); // TX Buffer - 12703917 to 12704052
writeRegister(0x04, 0x07); // TX - 12704066 to 12704200
writeRegister(0x00, 0xFF); // CS0 - 12710847 to 12710983
writeRegister(0x01, 0xFF); // CS1 - 12710997 to 12711137
writeRegister(0x16, 0xC0); // FIFO CTRL - 12711147 to 12711287
writeRegister(0x40, 0x04); // TX Buffer - 12711296 to 12711429
writeRegister(0x41, 0x0E); // TX Buffer - 12711443 to 12711579
writeRegister(0x44, 0x23); // TX Buffer - 12711591 to 12711727
writeRegister(0x45, 0x11); // TX Buffer - 12711740 to 12711874
writeRegister(0x46, 0x13); // TX Buffer - 12711888 to 12712023
writeRegister(0x04, 0x07); // TX - 12712037 to 12712171
writeRegister(0x00, 0xFF); // CS0 - 12718818 to 12718962
writeRegister(0x01, 0xFF); // CS1 - 12718968 to 12719108
writeRegister(0x16, 0xC0); // FIFO CTRL - 12719122 to 12719257
writeRegister(0x40, 0x04); // TX Buffer - 12719270 to 12719404
writeRegister(0x41, 0x0E); // TX Buffer - 12719414 to 12719552
writeRegister(0x44, 0x23); // TX Buffer - 12719562 to 12719700
writeRegister(0x45, 0x11); // TX Buffer - 12719711 to 12719850
writeRegister(0x46, 0x13); // TX Buffer - 12719859 to 12719999
writeRegister(0x04, 0x07); // TX - 12720008 to 12720147
writeRegister(0x00, 0xFF); // CS0 - 12726874 to 12727015
writeRegister(0x01, 0xFF); // CS1 - 12727024 to 12727165
writeRegister(0x16, 0xC0); // FIFO CTRL - 12727178 to 12727312
writeRegister(0x40, 0x04); // TX Buffer - 12727326 to 12727459
writeRegister(0x41, 0x0E); // TX Buffer - 12727470 to 12727608
writeRegister(0x44, 0x23); // TX Buffer - 12727618 to 12727756
writeRegister(0x45, 0x11); // TX Buffer - 12727767 to 12727906
writeRegister(0x46, 0x13); // TX Buffer - 12727915 to 12728055
writeRegister(0x04, 0x07); // TX - 12728067 to 12728203
writeRegister(0x00, 0xFF); // CS0 - 12734845 to 12734986
writeRegister(0x01, 0xFF); // CS1 - 12734998 to 12735142
writeRegister(0x16, 0xC0); // FIFO CTRL - 12735149 to 12735287
writeRegister(0x40, 0x04); // TX Buffer - 12735297 to 12735430
writeRegister(0x41, 0x0E); // TX Buffer - 12735444 to 12735579
writeRegister(0x44, 0x23); // TX Buffer - 12735593 to 12735727
writeRegister(0x45, 0x11); // TX Buffer - 12735741 to 12735877
writeRegister(0x46, 0x13); // TX Buffer - 12735890 to 12736026
writeRegister(0x04, 0x07); // TX - 12736038 to 12736174
writeRegister(0x00, 0xFF); // CS0 - 12742819 to 12742963
writeRegister(0x01, 0xFF); // CS1 - 12742969 to 12743109
writeRegister(0x16, 0xC0); // FIFO CTRL - 12743123 to 12743258
writeRegister(0x40, 0x04); // TX Buffer - 12743272 to 12743405
writeRegister(0x41, 0x0E); // TX Buffer - 12743415 to 12743553
writeRegister(0x44, 0x23); // TX Buffer - 12743564 to 12743706
writeRegister(0x45, 0x11); // TX Buffer - 12743712 to 12743854
writeRegister(0x46, 0x13); // TX Buffer - 12743861 to 12743999
writeRegister(0x04, 0x07); // TX - 12744010 to 12744151
writeRegister(0x00, 0xFF); // CS0 - 12750875 to 12751019
writeRegister(0x01, 0xFF); // CS1 - 12751025 to 12751165
writeRegister(0x16, 0xC0); // FIFO CTRL - 12751179 to 12751314
writeRegister(0x40, 0x04); // TX Buffer - 12751327 to 12751461
writeRegister(0x41, 0x0E); // TX Buffer - 12751471 to 12751609
writeRegister(0x44, 0x23); // TX Buffer - 12751619 to 12751759
writeRegister(0x45, 0x11); // TX Buffer - 12751768 to 12751907
writeRegister(0x46, 0x13); // TX Buffer - 12751916 to 12752056
writeRegister(0x04, 0x07); // TX - 12752065 to 12752204
writeRegister(0x00, 0xFF); // CS0 - 12758846 to 12758987
writeRegister(0x01, 0xFF); // CS1 - 12759000 to 12759136
writeRegister(0x16, 0xC0); // FIFO CTRL - 12759150 to 12759285
writeRegister(0x40, 0x04); // TX Buffer - 12759298 to 12759432
writeRegister(0x41, 0x0E); // TX Buffer - 12759445 to 12759580
writeRegister(0x44, 0x23); // TX Buffer - 12759594 to 12759730
writeRegister(0x45, 0x11); // TX Buffer - 12759742 to 12759877
writeRegister(0x46, 0x13); // TX Buffer - 12759891 to 12760027
writeRegister(0x04, 0x07); // TX - 12760040 to 12760175
writeRegister(0x00, 0xFF); // CS0 - 12766821 to 12766958
writeRegister(0x01, 0xFF); // CS1 - 12766971 to 12767112
writeRegister(0x16, 0xC0); // FIFO CTRL - 12767121 to 12767259
writeRegister(0x40, 0x04); // TX Buffer - 12767270 to 12767409
writeRegister(0x41, 0x0E); // TX Buffer - 12767417 to 12767559
writeRegister(0x44, 0x23); // TX Buffer - 12767565 to 12767707
writeRegister(0x45, 0x11); // TX Buffer - 12767713 to 12767856
writeRegister(0x46, 0x13); // TX Buffer - 12767862 to 12768005
writeRegister(0x04, 0x07); // TX - 12768011 to 12768151
writeRegister(0x00, 0xFF); // CS0 - 12774877 to 12775020
writeRegister(0x01, 0xFF); // CS1 - 12775026 to 12775168
writeRegister(0x16, 0xC0); // FIFO CTRL - 12775180 to 12775315
writeRegister(0x40, 0x04); // TX Buffer - 12775329 to 12775462
writeRegister(0x41, 0x0E); // TX Buffer - 12775472 to 12775610
writeRegister(0x44, 0x23); // TX Buffer - 12775621 to 12775763
writeRegister(0x45, 0x11); // TX Buffer - 12775769 to 12775911
writeRegister(0x46, 0x13); // TX Buffer - 12775918 to 12776056
writeRegister(0x04, 0x07); // TX - 12776067 to 12776208
writeRegister(0x00, 0xFF); // CS0 - 12782848 to 12782987
writeRegister(0x01, 0xFF); // CS1 - 12783001 to 12783139
writeRegister(0x16, 0xC0); // FIFO CTRL - 12783151 to 12783286
writeRegister(0x40, 0x04); // TX Buffer - 12783300 to 12783433
writeRegister(0x41, 0x0E); // TX Buffer - 12783447 to 12783583
writeRegister(0x44, 0x23); // TX Buffer - 12783595 to 12783731
writeRegister(0x45, 0x11); // TX Buffer - 12783744 to 12783878
writeRegister(0x46, 0x13); // TX Buffer - 12783892 to 12784027
writeRegister(0x04, 0x07); // TX - 12784041 to 12784175
writeRegister(0x00, 0xFF); // CS0 - 12790822 to 12790958
writeRegister(0x01, 0xFF); // CS1 - 12790972 to 12791112
writeRegister(0x16, 0xC0); // FIFO CTRL - 12791122 to 12791261
writeRegister(0x40, 0x04); // TX Buffer - 12791271 to 12791404
writeRegister(0x41, 0x0E); // TX Buffer - 12791418 to 12791553
writeRegister(0x44, 0x23); // TX Buffer - 12791566 to 12791702
writeRegister(0x45, 0x11); // TX Buffer - 12791715 to 12791849
writeRegister(0x46, 0x13); // TX Buffer - 12791863 to 12792006
writeRegister(0x04, 0x07); // TX - 12792012 to 12792146
writeRegister(0x00, 0xFF); // CS0 - 12798878 to 12799014
writeRegister(0x01, 0xFF); // CS1 - 12799028 to 12799169
writeRegister(0x16, 0xC0); // FIFO CTRL - 12799178 to 12799316
writeRegister(0x40, 0x04); // TX Buffer - 12799327 to 12799466
writeRegister(0x41, 0x0E); // TX Buffer - 12799474 to 12799616
writeRegister(0x44, 0x23); // TX Buffer - 12799622 to 12799764
writeRegister(0x45, 0x11); // TX Buffer - 12799771 to 12799913
writeRegister(0x46, 0x13); // TX Buffer - 12799919 to 12800062
writeRegister(0x04, 0x07); // TX - 12800068 to 12800210
writeRegister(0x00, 0xFF); // CS0 - 12806849 to 12806990
writeRegister(0x01, 0xFF); // CS1 - 12806999 to 12807140
writeRegister(0x16, 0xC0); // FIFO CTRL - 12807153 to 12807287
writeRegister(0x40, 0x04); // TX Buffer - 12807301 to 12807434
writeRegister(0x41, 0x0E); // TX Buffer - 12807448 to 12807583
writeRegister(0x44, 0x23); // TX Buffer - 12807597 to 12807731
writeRegister(0x45, 0x11); // TX Buffer - 12807745 to 12807881
writeRegister(0x46, 0x13); // TX Buffer - 12807893 to 12808030
writeRegister(0x04, 0x07); // TX - 12808042 to 12808178
writeRegister(0x00, 0xFF); // CS0 - 12814820 to 12814961
writeRegister(0x01, 0xFF); // CS1 - 12814973 to 12815117
writeRegister(0x16, 0xC0); // FIFO CTRL - 12815124 to 12815262
writeRegister(0x40, 0x04); // TX Buffer - 12815272 to 12815405
writeRegister(0x41, 0x0E); // TX Buffer - 12815419 to 12815554
writeRegister(0x44, 0x23); // TX Buffer - 12815568 to 12815702
writeRegister(0x45, 0x11); // TX Buffer - 12815716 to 12815852
writeRegister(0x46, 0x13); // TX Buffer - 12815865 to 12816001
writeRegister(0x04, 0x07); // TX - 12816013 to 12816149
writeRegister(0x00, 0xFF); // CS0 - 12822879 to 12823015
writeRegister(0x01, 0xFF); // CS1 - 12823029 to 12823169
writeRegister(0x16, 0xC0); // FIFO CTRL - 12823180 to 12823318
writeRegister(0x40, 0x04); // TX Buffer - 12823328 to 12823461
writeRegister(0x41, 0x0E); // TX Buffer - 12823475 to 12823610
writeRegister(0x44, 0x23); // TX Buffer - 12823623 to 12823758
writeRegister(0x45, 0x11); // TX Buffer - 12823772 to 12823908
writeRegister(0x46, 0x13); // TX Buffer - 12823920 to 12824063
writeRegister(0x04, 0x07); // TX - 12824069 to 12824203
writeRegister(0x00, 0xFF); // CS0 - 12830850 to 12830991
writeRegister(0x01, 0xFF); // CS1 - 12831000 to 12831140
writeRegister(0x16, 0xC0); // FIFO CTRL - 12831154 to 12831289
writeRegister(0x40, 0x04); // TX Buffer - 12831302 to 12831436
writeRegister(0x41, 0x0E); // TX Buffer - 12831446 to 12831584
writeRegister(0x44, 0x23); // TX Buffer - 12831594 to 12831734
writeRegister(0x45, 0x11); // TX Buffer - 12831743 to 12831881
writeRegister(0x46, 0x13); // TX Buffer - 12831891 to 12832031
writeRegister(0x04, 0x07); // TX - 12832044 to 12832179
writeRegister(0x00, 0xFF); // CS0 - 12838821 to 12838962
writeRegister(0x01, 0xFF); // CS1 - 12838975 to 12839119
writeRegister(0x16, 0xC0); // FIFO CTRL - 12839125 to 12839266
writeRegister(0x40, 0x04); // TX Buffer - 12839274 to 12839407
writeRegister(0x41, 0x0E); // TX Buffer - 12839421 to 12839555
writeRegister(0x44, 0x23); // TX Buffer - 12839569 to 12839705
writeRegister(0x45, 0x11); // TX Buffer - 12839717 to 12839852
writeRegister(0x46, 0x13); // TX Buffer - 12839866 to 12840001
writeRegister(0x04, 0x07); // TX - 12840015 to 12840150
writeRegister(0x00, 0xFF); // CS0 - 12846877 to 12847018
writeRegister(0x01, 0xFF); // CS1 - 12847030 to 12847175
writeRegister(0x16, 0xC0); // FIFO CTRL - 12847181 to 12847319
writeRegister(0x40, 0x04); // TX Buffer - 12847329 to 12847463
writeRegister(0x41, 0x0E); // TX Buffer - 12847476 to 12847611
writeRegister(0x44, 0x23); // TX Buffer - 12847625 to 12847759
writeRegister(0x45, 0x11); // TX Buffer - 12847773 to 12847909
writeRegister(0x46, 0x13); // TX Buffer - 12847922 to 12848058
writeRegister(0x04, 0x07); // TX - 12848071 to 12848206
writeRegister(0x00, 0xFF); // CS0 - 12854852 to 12854995
writeRegister(0x01, 0xFF); // CS1 - 12855002 to 12855143
writeRegister(0x16, 0xC0); // FIFO CTRL - 12855155 to 12855290
writeRegister(0x40, 0x04); // TX Buffer - 12855304 to 12855437
writeRegister(0x41, 0x0E); // TX Buffer - 12855447 to 12855585
writeRegister(0x44, 0x23); // TX Buffer - 12855596 to 12855735
writeRegister(0x45, 0x11); // TX Buffer - 12855744 to 12855882
writeRegister(0x46, 0x13); // TX Buffer - 12855893 to 12856031
writeRegister(0x04, 0x07); // TX - 12856042 to 12856179
writeRegister(0x00, 0xFF); // CS0 - 12862823 to 12862962
writeRegister(0x01, 0xFF); // CS1 - 12862976 to 12863114
writeRegister(0x16, 0xC0); // FIFO CTRL - 12863126 to 12863261
writeRegister(0x40, 0x04); // TX Buffer - 12863275 to 12863408
writeRegister(0x41, 0x0E); // TX Buffer - 12863422 to 12863558
writeRegister(0x44, 0x23); // TX Buffer - 12863570 to 12863706
writeRegister(0x45, 0x11); // TX Buffer - 12863719 to 12863853
writeRegister(0x46, 0x13); // TX Buffer - 12863867 to 12864002
writeRegister(0x04, 0x07); // TX - 12864016 to 12864150
writeRegister(0x00, 0xFF); // CS0 - 12870878 to 12871018
writeRegister(0x01, 0xFF); // CS1 - 12871032 to 12871176
writeRegister(0x16, 0xC0); // FIFO CTRL - 12871182 to 12871323
writeRegister(0x40, 0x04); // TX Buffer - 12871331 to 12871464
writeRegister(0x41, 0x0E); // TX Buffer - 12871478 to 12871612
writeRegister(0x44, 0x23); // TX Buffer - 12871626 to 12871762
writeRegister(0x45, 0x11); // TX Buffer - 12871775 to 12871909
writeRegister(0x46, 0x13); // TX Buffer - 12871923 to 12872058
writeRegister(0x04, 0x07); // TX - 12872072 to 12872206
writeRegister(0x00, 0xFF); // CS0 - 12878853 to 12878989
writeRegister(0x01, 0xFF); // CS1 - 12879003 to 12879144
writeRegister(0x16, 0xC0); // FIFO CTRL - 12879157 to 12879291
writeRegister(0x40, 0x04); // TX Buffer - 12879305 to 12879438
writeRegister(0x41, 0x0E); // TX Buffer - 12879449 to 12879587
writeRegister(0x44, 0x23); // TX Buffer - 12879597 to 12879739
writeRegister(0x45, 0x11); // TX Buffer - 12879746 to 12879888
writeRegister(0x46, 0x13); // TX Buffer - 12879894 to 12880034
writeRegister(0x04, 0x07); // TX - 12880043 to 12880185
writeRegister(0x00, 0xFF); // CS0 - 12886824 to 12886965
writeRegister(0x01, 0xFF); // CS1 - 12886974 to 12887115
writeRegister(0x16, 0xC0); // FIFO CTRL - 12887128 to 12887262
writeRegister(0x40, 0x04); // TX Buffer - 12887276 to 12887409
writeRegister(0x41, 0x0E); // TX Buffer - 12887423 to 12887558
writeRegister(0x44, 0x23); // TX Buffer - 12887572 to 12887706
writeRegister(0x45, 0x11); // TX Buffer - 12887720 to 12887856
writeRegister(0x46, 0x13); // TX Buffer - 12887869 to 12888005
writeRegister(0x04, 0x07); // TX - 12888017 to 12888153
writeRegister(0x00, 0xFF); // CS0 - 12894880 to 12895019
writeRegister(0x01, 0xFF); // CS1 - 12895033 to 12895171
writeRegister(0x16, 0xC0); // FIFO CTRL - 12895184 to 12895318
writeRegister(0x40, 0x04); // TX Buffer - 12895332 to 12895465
writeRegister(0x41, 0x0E); // TX Buffer - 12895479 to 12895614
writeRegister(0x44, 0x23); // TX Buffer - 12895627 to 12895762
writeRegister(0x45, 0x11); // TX Buffer - 12895776 to 12895912
writeRegister(0x46, 0x13); // TX Buffer - 12895924 to 12896059
writeRegister(0x04, 0x07); // TX - 12896073 to 12896207
writeRegister(0x00, 0xFF); // CS0 - 12902854 to 12902990
writeRegister(0x01, 0xFF); // CS1 - 12903004 to 12903144
writeRegister(0x16, 0xC0); // FIFO CTRL - 12903155 to 12903293
writeRegister(0x40, 0x04); // TX Buffer - 12903303 to 12903436
writeRegister(0x41, 0x0E); // TX Buffer - 12903450 to 12903585
writeRegister(0x44, 0x23); // TX Buffer - 12903598 to 12903733
writeRegister(0x45, 0x11); // TX Buffer - 12903747 to 12903883
writeRegister(0x46, 0x13); // TX Buffer - 12903895 to 12904038
writeRegister(0x04, 0x07); // TX - 12904044 to 12904180
writeRegister(0x00, 0xFF); // CS0 - 12910825 to 12910966
writeRegister(0x01, 0xFF); // CS1 - 12910975 to 12911115
writeRegister(0x16, 0xC0); // FIFO CTRL - 12911129 to 12911264
writeRegister(0x40, 0x04); // TX Buffer - 12911277 to 12911411
writeRegister(0x41, 0x0E); // TX Buffer - 12911421 to 12911559
writeRegister(0x44, 0x23); // TX Buffer - 12911570 to 12911709
writeRegister(0x45, 0x11); // TX Buffer - 12911718 to 12911856
writeRegister(0x46, 0x13); // TX Buffer - 12911866 to 12912006
writeRegister(0x04, 0x07); // TX - 12912019 to 12912154
writeRegister(0x00, 0xFF); // CS0 - 12918881 to 12919022
writeRegister(0x01, 0xFF); // CS1 - 12919031 to 12919171
writeRegister(0x16, 0xC0); // FIFO CTRL - 12919185 to 12919321
writeRegister(0x40, 0x04); // TX Buffer - 12919333 to 12919468
writeRegister(0x41, 0x0E); // TX Buffer - 12919480 to 12919615
writeRegister(0x44, 0x23); // TX Buffer - 12919629 to 12919763
writeRegister(0x45, 0x11); // TX Buffer - 12919777 to 12919913
writeRegister(0x46, 0x13); // TX Buffer - 12919926 to 12920062
writeRegister(0x04, 0x07); // TX - 12920075 to 12920210
writeRegister(0x00, 0xFF); // CS0 - 12926856 to 12926993
writeRegister(0x01, 0xFF); // CS1 - 12927005 to 12927147
writeRegister(0x16, 0xC0); // FIFO CTRL - 12927156 to 12927294
writeRegister(0x40, 0x04); // TX Buffer - 12927304 to 12927438
writeRegister(0x41, 0x0E); // TX Buffer - 12927451 to 12927586
writeRegister(0x44, 0x23); // TX Buffer - 12927600 to 12927734
writeRegister(0x45, 0x11); // TX Buffer - 12927748 to 12927884
writeRegister(0x46, 0x13); // TX Buffer - 12927897 to 12928033
writeRegister(0x04, 0x07); // TX - 12928046 to 12928181
writeRegister(0x00, 0xFF); // CS0 - 12934827 to 12934970
writeRegister(0x01, 0xFF); // CS1 - 12934977 to 12935118
writeRegister(0x16, 0xC0); // FIFO CTRL - 12935130 to 12935265
writeRegister(0x40, 0x04); // TX Buffer - 12935279 to 12935412
writeRegister(0x41, 0x0E); // TX Buffer - 12935422 to 12935562
writeRegister(0x44, 0x23); // TX Buffer - 12935571 to 12935710
writeRegister(0x45, 0x11); // TX Buffer - 12935719 to 12935857
writeRegister(0x46, 0x13); // TX Buffer - 12935868 to 12936006
writeRegister(0x04, 0x07); // TX - 12936017 to 12936154
writeRegister(0x00, 0xFF); // CS0 - 12942882 to 12943023
writeRegister(0x01, 0xFF); // CS1 - 12943032 to 12943172
writeRegister(0x16, 0xC0); // FIFO CTRL - 12943186 to 12943321
writeRegister(0x40, 0x04); // TX Buffer - 12943335 to 12943468
writeRegister(0x41, 0x0E); // TX Buffer - 12943478 to 12943616
writeRegister(0x44, 0x23); // TX Buffer - 12943627 to 12943766
writeRegister(0x45, 0x11); // TX Buffer - 12943775 to 12943913
writeRegister(0x46, 0x13); // TX Buffer - 12943924 to 12944062
writeRegister(0x04, 0x07); // TX - 12944076 to 12944210
writeRegister(0x00, 0xFF); // CS0 - 12950853 to 12950993
writeRegister(0x01, 0xFF); // CS1 - 12951007 to 12951151
writeRegister(0x16, 0xC0); // FIFO CTRL - 12951157 to 12951295
writeRegister(0x40, 0x04); // TX Buffer - 12951306 to 12951439
writeRegister(0x41, 0x0E); // TX Buffer - 12951453 to 12951587
writeRegister(0x44, 0x23); // TX Buffer - 12951601 to 12951737
writeRegister(0x45, 0x11); // TX Buffer - 12951750 to 12951884
writeRegister(0x46, 0x13); // TX Buffer - 12951898 to 12952033
writeRegister(0x04, 0x07); // TX - 12952047 to 12952181
writeRegister(0x00, 0xFF); // CS0 - 12958828 to 12958972
writeRegister(0x01, 0xFF); // CS1 - 12958978 to 12959119
writeRegister(0x16, 0xC0); // FIFO CTRL - 12959132 to 12959266
writeRegister(0x40, 0x04); // TX Buffer - 12959280 to 12959413
writeRegister(0x41, 0x0E); // TX Buffer - 12959424 to 12959562
writeRegister(0x44, 0x23); // TX Buffer - 12959572 to 12959714
writeRegister(0x45, 0x11); // TX Buffer - 12959721 to 12959863
writeRegister(0x46, 0x13); // TX Buffer - 12959869 to 12960009
writeRegister(0x04, 0x07); // TX - 12960018 to 12960160
writeRegister(0x00, 0xFF); // CS0 - 12966884 to 12967027
writeRegister(0x01, 0xFF); // CS1 - 12967034 to 12967175
writeRegister(0x16, 0xC0); // FIFO CTRL - 12967187 to 12967322
writeRegister(0x40, 0x04); // TX Buffer - 12967336 to 12967469
writeRegister(0x41, 0x0E); // TX Buffer - 12967479 to 12967618
writeRegister(0x44, 0x23); // TX Buffer - 12967628 to 12967766
writeRegister(0x45, 0x11); // TX Buffer - 12967776 to 12967916
writeRegister(0x46, 0x13); // TX Buffer - 12967925 to 12968063
writeRegister(0x04, 0x07); // TX - 12968074 to 12968211
writeRegister(0x00, 0xFF); // CS0 - 12974855 to 12974994
writeRegister(0x01, 0xFF); // CS1 - 12975008 to 12975146
writeRegister(0x16, 0xC0); // FIFO CTRL - 12975159 to 12975293
writeRegister(0x40, 0x04); // TX Buffer - 12975307 to 12975440
writeRegister(0x41, 0x0E); // TX Buffer - 12975454 to 12975589
writeRegister(0x44, 0x23); // TX Buffer - 12975602 to 12975737
writeRegister(0x45, 0x11); // TX Buffer - 12975751 to 12975887
writeRegister(0x46, 0x13); // TX Buffer - 12975899 to 12976036
writeRegister(0x04, 0x07); // TX - 12976048 to 12976182
writeRegister(0x00, 0xFF); // CS0 - 12982829 to 12982965
writeRegister(0x01, 0xFF); // CS1 - 12982979 to 12983119
writeRegister(0x16, 0xC0); // FIFO CTRL - 12983130 to 12983268
writeRegister(0x40, 0x04); // TX Buffer - 12983278 to 12983419
writeRegister(0x41, 0x0E); // TX Buffer - 12983425 to 12983566
writeRegister(0x44, 0x23); // TX Buffer - 12983573 to 12983716
writeRegister(0x45, 0x11); // TX Buffer - 12983722 to 12983864
writeRegister(0x46, 0x13); // TX Buffer - 12983870 to 12984013
writeRegister(0x04, 0x07); // TX - 12984019 to 12984161
writeRegister(0x00, 0xFF); // CS0 - 12990885 to 12991029
writeRegister(0x01, 0xFF); // CS1 - 12991035 to 12991175
writeRegister(0x16, 0xC0); // FIFO CTRL - 12991189 to 12991325
writeRegister(0x40, 0x04); // TX Buffer - 12991337 to 12991472
writeRegister(0x41, 0x0E); // TX Buffer - 12991481 to 12991619
writeRegister(0x44, 0x23); // TX Buffer - 12991629 to 12991771
writeRegister(0x45, 0x11); // TX Buffer - 12991778 to 12991920
writeRegister(0x46, 0x13); // TX Buffer - 12991926 to 12992066
writeRegister(0x04, 0x07); // TX - 12992075 to 12992217
writeRegister(0x00, 0xFF); // CS0 - 12998856 to 12998997
writeRegister(0x01, 0xFF); // CS1 - 12999009 to 12999146
writeRegister(0x16, 0xC0); // FIFO CTRL - 12999160 to 12999295
writeRegister(0x40, 0x04); // TX Buffer - 12999308 to 12999442
writeRegister(0x41, 0x0E); // TX Buffer - 12999455 to 12999590
writeRegister(0x44, 0x23); // TX Buffer - 12999604 to 12999738
writeRegister(0x45, 0x11); // TX Buffer - 12999752 to 12999888
writeRegister(0x46, 0x13); // TX Buffer - 12999901 to 13000037
writeRegister(0x04, 0x07); // TX - 13000050 to 13000185
writeRegister(0x00, 0xFF); // CS0 - 13006831 to 13006968
writeRegister(0x01, 0xFF); // CS1 - 13006981 to 13007122
writeRegister(0x16, 0xC0); // FIFO CTRL - 13007131 to 13007269
writeRegister(0x40, 0x04); // TX Buffer - 13007279 to 13007413
writeRegister(0x41, 0x0E); // TX Buffer - 13007426 to 13007561
writeRegister(0x44, 0x23); // TX Buffer - 13007575 to 13007711
writeRegister(0x45, 0x11); // TX Buffer - 13007723 to 13007859
writeRegister(0x46, 0x13); // TX Buffer - 13007872 to 13008014
writeRegister(0x04, 0x07); // TX - 13008021 to 13008156
writeRegister(0x00, 0xFF); // CS0 - 13014886 to 13015024
writeRegister(0x01, 0xFF); // CS1 - 13015036 to 13015176
writeRegister(0x16, 0xC0); // FIFO CTRL - 13015187 to 13015325
writeRegister(0x40, 0x04); // TX Buffer - 13015335 to 13015476
writeRegister(0x41, 0x0E); // TX Buffer - 13015482 to 13015623
writeRegister(0x44, 0x23); // TX Buffer - 13015631 to 13015773
writeRegister(0x45, 0x11); // TX Buffer - 13015779 to 13015921
writeRegister(0x46, 0x13); // TX Buffer - 13015927 to 13016070
writeRegister(0x04, 0x07); // TX - 13016076 to 13016218
writeRegister(0x00, 0xFF); // CS0 - 13022857 to 13022997
writeRegister(0x01, 0xFF); // CS1 - 13023007 to 13023147
writeRegister(0x16, 0xC0); // FIFO CTRL - 13023161 to 13023296
writeRegister(0x40, 0x04); // TX Buffer - 13023310 to 13023443
writeRegister(0x41, 0x0E); // TX Buffer - 13023457 to 13023591
writeRegister(0x44, 0x23); // TX Buffer - 13023605 to 13023741
writeRegister(0x45, 0x11); // TX Buffer - 13023754 to 13023888
writeRegister(0x46, 0x13); // TX Buffer - 13023902 to 13024037
writeRegister(0x04, 0x07); // TX - 13024051 to 13024185
writeRegister(0x00, 0xFF); // CS0 - 13030829 to 13030968
writeRegister(0x01, 0xFF); // CS1 - 13030982 to 13031126
writeRegister(0x16, 0xC0); // FIFO CTRL - 13031132 to 13031270
writeRegister(0x40, 0x04); // TX Buffer - 13031281 to 13031414
writeRegister(0x41, 0x0E); // TX Buffer - 13031428 to 13031562
writeRegister(0x44, 0x23); // TX Buffer - 13031576 to 13031712
writeRegister(0x45, 0x11); // TX Buffer - 13031725 to 13031859
writeRegister(0x46, 0x13); // TX Buffer - 13031873 to 13032008
writeRegister(0x04, 0x07); // TX - 13032022 to 13032156
writeRegister(0x00, 0xFF); // CS0 - 13038888 to 13039025
writeRegister(0x01, 0xFF); // CS1 - 13039038 to 13039179
writeRegister(0x16, 0xC0); // FIFO CTRL - 13039188 to 13039326
writeRegister(0x40, 0x04); // TX Buffer - 13039336 to 13039470
writeRegister(0x41, 0x0E); // TX Buffer - 13039483 to 13039618
writeRegister(0x44, 0x23); // TX Buffer - 13039632 to 13039768
writeRegister(0x45, 0x11); // TX Buffer - 13039780 to 13039915
writeRegister(0x46, 0x13); // TX Buffer - 13039929 to 13040071
writeRegister(0x04, 0x07); // TX - 13040078 to 13040213
writeRegister(0x00, 0xFF); // CS0 - 13046859 to 13046998
writeRegister(0x01, 0xFF); // CS1 - 13047009 to 13047150
writeRegister(0x16, 0xC0); // FIFO CTRL - 13047163 to 13047297
writeRegister(0x40, 0x04); // TX Buffer - 13047311 to 13047444
writeRegister(0x41, 0x0E); // TX Buffer - 13047455 to 13047593
writeRegister(0x44, 0x23); // TX Buffer - 13047603 to 13047741
writeRegister(0x45, 0x11); // TX Buffer - 13047751 to 13047891
writeRegister(0x46, 0x13); // TX Buffer - 13047900 to 13048038
writeRegister(0x04, 0x07); // TX - 13048052 to 13048186
writeRegister(0x00, 0xFF); // CS0 - 13054830 to 13054969
writeRegister(0x01, 0xFF); // CS1 - 13054983 to 13055127
writeRegister(0x16, 0xC0); // FIFO CTRL - 13055134 to 13055276
writeRegister(0x40, 0x04); // TX Buffer - 13055282 to 13055415
writeRegister(0x41, 0x0E); // TX Buffer - 13055429 to 13055564
writeRegister(0x44, 0x23); // TX Buffer - 13055577 to 13055712
writeRegister(0x45, 0x11); // TX Buffer - 13055726 to 13055862
writeRegister(0x46, 0x13); // TX Buffer - 13055874 to 13056011
writeRegister(0x04, 0x07); // TX - 13056023 to 13056159
writeRegister(0x00, 0xFF); // CS0 - 13062886 to 13063025
writeRegister(0x01, 0xFF); // CS1 - 13063039 to 13063183
writeRegister(0x16, 0xC0); // FIFO CTRL - 13063189 to 13063327
writeRegister(0x40, 0x04); // TX Buffer - 13063338 to 13063471
writeRegister(0x41, 0x0E); // TX Buffer - 13063485 to 13063621
writeRegister(0x44, 0x23); // TX Buffer - 13063633 to 13063769
writeRegister(0x45, 0x11); // TX Buffer - 13063782 to 13063916
writeRegister(0x46, 0x13); // TX Buffer - 13063930 to 13064065
writeRegister(0x04, 0x07); // TX - 13064079 to 13064213
writeRegister(0x00, 0xFF); // CS0 - 13070860 to 13071004
writeRegister(0x01, 0xFF); // CS1 - 13071010 to 13071150
writeRegister(0x16, 0xC0); // FIFO CTRL - 13071164 to 13071300
writeRegister(0x40, 0x04); // TX Buffer - 13071312 to 13071447
writeRegister(0x41, 0x0E); // TX Buffer - 13071456 to 13071594
writeRegister(0x44, 0x23); // TX Buffer - 13071604 to 13071742
writeRegister(0x45, 0x11); // TX Buffer - 13071753 to 13071892
writeRegister(0x46, 0x13); // TX Buffer - 13071901 to 13072041
writeRegister(0x04, 0x07); // TX - 13072050 to 13072189
writeRegister(0x00, 0xFF); // CS0 - 13078831 to 13078972
writeRegister(0x01, 0xFF); // CS1 - 13078984 to 13079121
writeRegister(0x16, 0xC0); // FIFO CTRL - 13079135 to 13079270
writeRegister(0x40, 0x04); // TX Buffer - 13079283 to 13079417
writeRegister(0x41, 0x0E); // TX Buffer - 13079430 to 13079565
writeRegister(0x44, 0x23); // TX Buffer - 13079579 to 13079713
writeRegister(0x45, 0x11); // TX Buffer - 13079727 to 13079863
writeRegister(0x46, 0x13); // TX Buffer - 13079876 to 13080012
writeRegister(0x04, 0x07); // TX - 13080025 to 13080160
writeRegister(0x00, 0xFF); // CS0 - 13086887 to 13087028
writeRegister(0x01, 0xFF); // CS1 - 13087040 to 13087184
writeRegister(0x16, 0xC0); // FIFO CTRL - 13087191 to 13087333
writeRegister(0x40, 0x04); // TX Buffer - 13087339 to 13087472
writeRegister(0x41, 0x0E); // TX Buffer - 13087486 to 13087621
writeRegister(0x44, 0x23); // TX Buffer - 13087635 to 13087769
writeRegister(0x45, 0x11); // TX Buffer - 13087783 to 13087919
writeRegister(0x46, 0x13); // TX Buffer - 13087931 to 13088068
writeRegister(0x04, 0x07); // TX - 13088080 to 13088216
writeRegister(0x00, 0xFF); // CS0 - 13094861 to 13094999
writeRegister(0x01, 0xFF); // CS1 - 13095011 to 13095151
writeRegister(0x16, 0xC0); // FIFO CTRL - 13095165 to 13095300
writeRegister(0x40, 0x04); // TX Buffer - 13095314 to 13095447
writeRegister(0x41, 0x0E); // TX Buffer - 13095457 to 13095595
writeRegister(0x44, 0x23); // TX Buffer - 13095606 to 13095748
writeRegister(0x45, 0x11); // TX Buffer - 13095754 to 13095896
writeRegister(0x46, 0x13); // TX Buffer - 13095903 to 13096041
writeRegister(0x04, 0x07); // TX - 13096051 to 13096193
writeRegister(0x00, 0xFF); // CS0 - 13102917 to 13103061
writeRegister(0x01, 0xFF); // CS1 - 13103067 to 13103207
writeRegister(0x16, 0xC0); // FIFO CTRL - 13103221 to 13103356
writeRegister(0x40, 0x04); // TX Buffer - 13103369 to 13103503
writeRegister(0x41, 0x0E); // TX Buffer - 13103513 to 13103651
writeRegister(0x44, 0x23); // TX Buffer - 13103661 to 13103801
writeRegister(0x45, 0x11); // TX Buffer - 13103810 to 13103949
writeRegister(0x46, 0x13); // TX Buffer - 13103958 to 13104098
writeRegister(0x04, 0x07); // TX - 13104107 to 13104246
writeRegister(0x00, 0xFF); // CS0 - 13110888 to 13111029
writeRegister(0x01, 0xFF); // CS1 - 13111042 to 13111178
writeRegister(0x16, 0xC0); // FIFO CTRL - 13111192 to 13111327
writeRegister(0x40, 0x04); // TX Buffer - 13111340 to 13111474
writeRegister(0x41, 0x0E); // TX Buffer - 13111487 to 13111622
writeRegister(0x44, 0x23); // TX Buffer - 13111636 to 13111772
writeRegister(0x45, 0x11); // TX Buffer - 13111784 to 13111920
writeRegister(0x46, 0x13); // TX Buffer - 13111933 to 13112069
writeRegister(0x04, 0x07); // TX - 13112082 to 13112217
writeRegister(0x00, 0xFF); // CS0 - 13118863 to 13119000
writeRegister(0x01, 0xFF); // CS1 - 13119013 to 13119154
writeRegister(0x16, 0xC0); // FIFO CTRL - 13119163 to 13119301
writeRegister(0x40, 0x04); // TX Buffer - 13119312 to 13119445
writeRegister(0x41, 0x0E); // TX Buffer - 13119458 to 13119593
writeRegister(0x44, 0x23); // TX Buffer - 13119607 to 13119743
writeRegister(0x45, 0x11); // TX Buffer - 13119755 to 13119890
writeRegister(0x46, 0x13); // TX Buffer - 13119904 to 13120046
writeRegister(0x04, 0x07); // TX - 13120053 to 13120188
writeRegister(0x00, 0xFF); // CS0 - 13126919 to 13127056
writeRegister(0x01, 0xFF); // CS1 - 13127068 to 13127210
writeRegister(0x16, 0xC0); // FIFO CTRL - 13127222 to 13127357
writeRegister(0x40, 0x04); // TX Buffer - 13127371 to 13127504
writeRegister(0x41, 0x0E); // TX Buffer - 13127514 to 13127652
writeRegister(0x44, 0x23); // TX Buffer - 13127663 to 13127805
writeRegister(0x45, 0x11); // TX Buffer - 13127811 to 13127953
writeRegister(0x46, 0x13); // TX Buffer - 13127960 to 13128098
writeRegister(0x04, 0x07); // TX - 13128109 to 13128250
writeRegister(0x00, 0xFF); // CS0 - 13134890 to 13135029
writeRegister(0x01, 0xFF); // CS1 - 13135039 to 13135181
writeRegister(0x16, 0xC0); // FIFO CTRL - 13135193 to 13135328
writeRegister(0x40, 0x04); // TX Buffer - 13135342 to 13135475
writeRegister(0x41, 0x0E); // TX Buffer - 13135489 to 13135623
writeRegister(0x44, 0x23); // TX Buffer - 13135637 to 13135773
writeRegister(0x45, 0x11); // TX Buffer - 13135786 to 13135920
writeRegister(0x46, 0x13); // TX Buffer - 13135934 to 13136069
writeRegister(0x04, 0x07); // TX - 13136083 to 13136217
writeRegister(0x00, 0xFF); // CS0 - 13142864 to 13143000
writeRegister(0x01, 0xFF); // CS1 - 13143014 to 13143154
writeRegister(0x16, 0xC0); // FIFO CTRL - 13143164 to 13143304
writeRegister(0x40, 0x04); // TX Buffer - 13143313 to 13143446
writeRegister(0x41, 0x0E); // TX Buffer - 13143460 to 13143596
writeRegister(0x44, 0x23); // TX Buffer - 13143608 to 13143744
writeRegister(0x45, 0x11); // TX Buffer - 13143757 to 13143891
writeRegister(0x46, 0x13); // TX Buffer - 13143905 to 13144040
writeRegister(0x04, 0x07); // TX - 13144054 to 13144188
writeRegister(0x00, 0xFF); // CS0 - 13150920 to 13151057
writeRegister(0x01, 0xFF); // CS1 - 13151070 to 13151211
writeRegister(0x16, 0xC0); // FIFO CTRL - 13151220 to 13151358
writeRegister(0x40, 0x04); // TX Buffer - 13151369 to 13151502
writeRegister(0x41, 0x0E); // TX Buffer - 13151516 to 13151650
writeRegister(0x44, 0x23); // TX Buffer - 13151664 to 13151800
writeRegister(0x45, 0x11); // TX Buffer - 13151812 to 13151947
writeRegister(0x46, 0x13); // TX Buffer - 13151961 to 13152104
writeRegister(0x04, 0x07); // TX - 13152110 to 13152244
writeRegister(0x00, 0xFF); // CS0 - 13158891 to 13159032
writeRegister(0x01, 0xFF); // CS1 - 13159041 to 13159182
writeRegister(0x16, 0xC0); // FIFO CTRL - 13159195 to 13159329
writeRegister(0x40, 0x04); // TX Buffer - 13159343 to 13159476
writeRegister(0x41, 0x0E); // TX Buffer - 13159487 to 13159625
writeRegister(0x44, 0x23); // TX Buffer - 13159635 to 13159773
writeRegister(0x45, 0x11); // TX Buffer - 13159784 to 13159923
writeRegister(0x46, 0x13); // TX Buffer - 13159932 to 13160072
writeRegister(0x04, 0x07); // TX - 13160084 to 13160220
writeRegister(0x00, 0xFF); // CS0 - 13166862 to 13167003
writeRegister(0x01, 0xFF); // CS1 - 13167015 to 13167159
writeRegister(0x16, 0xC0); // FIFO CTRL - 13167166 to 13167304
writeRegister(0x40, 0x04); // TX Buffer - 13167314 to 13167447
writeRegister(0x41, 0x0E); // TX Buffer - 13167461 to 13167596
writeRegister(0x44, 0x23); // TX Buffer - 13167610 to 13167744
writeRegister(0x45, 0x11); // TX Buffer - 13167758 to 13167894
writeRegister(0x46, 0x13); // TX Buffer - 13167906 to 13168043
writeRegister(0x04, 0x07); // TX - 13168055 to 13168191
writeRegister(0x00, 0xFF); // CS0 - 13174921 to 13175057
writeRegister(0x01, 0xFF); // CS1 - 13175071 to 13175211
writeRegister(0x16, 0xC0); // FIFO CTRL - 13175221 to 13175360
writeRegister(0x40, 0x04); // TX Buffer - 13175370 to 13175503
writeRegister(0x41, 0x0E); // TX Buffer - 13175517 to 13175652
writeRegister(0x44, 0x23); // TX Buffer - 13175665 to 13175800
writeRegister(0x45, 0x11); // TX Buffer - 13175814 to 13175950
writeRegister(0x46, 0x13); // TX Buffer - 13175962 to 13176097
writeRegister(0x04, 0x07); // TX - 13176111 to 13176245
writeRegister(0x00, 0xFF); // CS0 - 13182892 to 13183036
writeRegister(0x01, 0xFF); // CS1 - 13183042 to 13183182
writeRegister(0x16, 0xC0); // FIFO CTRL - 13183196 to 13183331
writeRegister(0x40, 0x04); // TX Buffer - 13183344 to 13183478
writeRegister(0x41, 0x0E); // TX Buffer - 13183488 to 13183626
writeRegister(0x44, 0x23); // TX Buffer - 13183636 to 13183776
writeRegister(0x45, 0x11); // TX Buffer - 13183785 to 13183924
writeRegister(0x46, 0x13); // TX Buffer - 13183933 to 13184073
writeRegister(0x04, 0x07); // TX - 13184082 to 13184221
writeRegister(0x00, 0xFF); // CS0 - 13190863 to 13191004
writeRegister(0x01, 0xFF); // CS1 - 13191017 to 13191153
writeRegister(0x16, 0xC0); // FIFO CTRL - 13191167 to 13191302
writeRegister(0x40, 0x04); // TX Buffer - 13191315 to 13191449
writeRegister(0x41, 0x0E); // TX Buffer - 13191462 to 13191597
writeRegister(0x44, 0x23); // TX Buffer - 13191611 to 13191747
writeRegister(0x45, 0x11); // TX Buffer - 13191759 to 13191894
writeRegister(0x46, 0x13); // TX Buffer - 13191908 to 13192044
writeRegister(0x04, 0x07); // TX - 13192057 to 13192192
writeRegister(0x00, 0xFF); // CS0 - 13198919 to 13199060
writeRegister(0x01, 0xFF); // CS1 - 13199072 to 13199215
writeRegister(0x16, 0xC0); // FIFO CTRL - 13199223 to 13199361
writeRegister(0x40, 0x04); // TX Buffer - 13199371 to 13199506
writeRegister(0x41, 0x0E); // TX Buffer - 13199518 to 13199653
writeRegister(0x44, 0x23); // TX Buffer - 13199667 to 13199801
writeRegister(0x45, 0x11); // TX Buffer - 13199815 to 13199951
writeRegister(0x46, 0x13); // TX Buffer - 13199964 to 13200100
writeRegister(0x04, 0x07); // TX - 13200113 to 13200248
writeRegister(0x00, 0xFF); // CS0 - 13206894 to 13207037
writeRegister(0x01, 0xFF); // CS1 - 13207043 to 13207185
writeRegister(0x16, 0xC0); // FIFO CTRL - 13207197 to 13207332
writeRegister(0x40, 0x04); // TX Buffer - 13207346 to 13207479
writeRegister(0x41, 0x0E); // TX Buffer - 13207489 to 13207627
writeRegister(0x44, 0x23); // TX Buffer - 13207638 to 13207780
writeRegister(0x45, 0x11); // TX Buffer - 13207786 to 13207928
writeRegister(0x46, 0x13); // TX Buffer - 13207935 to 13208073
writeRegister(0x04, 0x07); // TX - 13208084 to 13208225
writeRegister(0x00, 0xFF); // CS0 - 13214865 to 13215004
writeRegister(0x01, 0xFF); // CS1 - 13215018 to 13215156
writeRegister(0x16, 0xC0); // FIFO CTRL - 13215168 to 13215303
writeRegister(0x40, 0x04); // TX Buffer - 13215317 to 13215450
writeRegister(0x41, 0x0E); // TX Buffer - 13215464 to 13215598
writeRegister(0x44, 0x23); // TX Buffer - 13215612 to 13215748
writeRegister(0x45, 0x11); // TX Buffer - 13215761 to 13215895
writeRegister(0x46, 0x13); // TX Buffer - 13215909 to 13216044
writeRegister(0x04, 0x07); // TX - 13216058 to 13216192
writeRegister(0x00, 0xFF); // CS0 - 13222920 to 13223061
writeRegister(0x01, 0xFF); // CS1 - 13223074 to 13223210
writeRegister(0x16, 0xC0); // FIFO CTRL - 13223224 to 13223359
writeRegister(0x40, 0x04); // TX Buffer - 13223373 to 13223506
writeRegister(0x41, 0x0E); // TX Buffer - 13223520 to 13223654
writeRegister(0x44, 0x23); // TX Buffer - 13223668 to 13223804
writeRegister(0x45, 0x11); // TX Buffer - 13223816 to 13223951
writeRegister(0x46, 0x13); // TX Buffer - 13223965 to 13224100
writeRegister(0x04, 0x07); // TX - 13224114 to 13224248
writeRegister(0x00, 0xFF); // CS0 - 13230895 to 13231031
writeRegister(0x01, 0xFF); // CS1 - 13231045 to 13231186
writeRegister(0x16, 0xC0); // FIFO CTRL - 13231195 to 13231333
writeRegister(0x40, 0x04); // TX Buffer - 13231344 to 13231483
writeRegister(0x41, 0x0E); // TX Buffer - 13231491 to 13231633
writeRegister(0x44, 0x23); // TX Buffer - 13231639 to 13231781
writeRegister(0x45, 0x11); // TX Buffer - 13231788 to 13231930
writeRegister(0x46, 0x13); // TX Buffer - 13231936 to 13232079
writeRegister(0x04, 0x07); // TX - 13232085 to 13232227
writeRegister(0x00, 0xFF); // CS0 - 13238866 to 13239007
writeRegister(0x01, 0xFF); // CS1 - 13239016 to 13239157
writeRegister(0x16, 0xC0); // FIFO CTRL - 13239170 to 13239304
writeRegister(0x40, 0x04); // TX Buffer - 13239318 to 13239451
writeRegister(0x41, 0x0E); // TX Buffer - 13239465 to 13239600
writeRegister(0x44, 0x23); // TX Buffer - 13239614 to 13239748
writeRegister(0x45, 0x11); // TX Buffer - 13239762 to 13239898
writeRegister(0x46, 0x13); // TX Buffer - 13239910 to 13240047
writeRegister(0x04, 0x07); // TX - 13240059 to 13240195
writeRegister(0x00, 0xFF); // CS0 - 13246922 to 13247061
writeRegister(0x01, 0xFF); // CS1 - 13247075 to 13247213
writeRegister(0x16, 0xC0); // FIFO CTRL - 13247225 to 13247360
writeRegister(0x40, 0x04); // TX Buffer - 13247374 to 13247507
writeRegister(0x41, 0x0E); // TX Buffer - 13247521 to 13247656
writeRegister(0x44, 0x23); // TX Buffer - 13247669 to 13247804
writeRegister(0x45, 0x11); // TX Buffer - 13247818 to 13247954
writeRegister(0x46, 0x13); // TX Buffer - 13247966 to 13248101
writeRegister(0x04, 0x07); // TX - 13248115 to 13248249
writeRegister(0x00, 0xFF); // CS0 - 13254896 to 13255032
writeRegister(0x01, 0xFF); // CS1 - 13255046 to 13255186
writeRegister(0x16, 0xC0); // FIFO CTRL - 13255197 to 13255335
writeRegister(0x40, 0x04); // TX Buffer - 13255345 to 13255478
writeRegister(0x41, 0x0E); // TX Buffer - 13255492 to 13255627
writeRegister(0x44, 0x23); // TX Buffer - 13255640 to 13255775
writeRegister(0x45, 0x11); // TX Buffer - 13255789 to 13255925
writeRegister(0x46, 0x13); // TX Buffer - 13255937 to 13256080
writeRegister(0x04, 0x07); // TX - 13256086 to 13256220
writeRegister(0x00, 0xFF); // CS0 - 13262867 to 13263008
writeRegister(0x01, 0xFF); // CS1 - 13263017 to 13263157
writeRegister(0x16, 0xC0); // FIFO CTRL - 13263171 to 13263306
writeRegister(0x40, 0x04); // TX Buffer - 13263319 to 13263453
writeRegister(0x41, 0x0E); // TX Buffer - 13263463 to 13263601
writeRegister(0x44, 0x23); // TX Buffer - 13263611 to 13263751
writeRegister(0x45, 0x11); // TX Buffer - 13263760 to 13263899
writeRegister(0x46, 0x13); // TX Buffer - 13263908 to 13264048
writeRegister(0x04, 0x07); // TX - 13264061 to 13264196
writeRegister(0x00, 0xFF); // CS0 - 13270923 to 13271064
writeRegister(0x01, 0xFF); // CS1 - 13271073 to 13271213
writeRegister(0x16, 0xC0); // FIFO CTRL - 13271227 to 13271361
writeRegister(0x40, 0x04); // TX Buffer - 13271375 to 13271508
writeRegister(0x41, 0x0E); // TX Buffer - 13271522 to 13271657
writeRegister(0x44, 0x23); // TX Buffer - 13271671 to 13271805
writeRegister(0x45, 0x11); // TX Buffer - 13271819 to 13271955
writeRegister(0x46, 0x13); // TX Buffer - 13271968 to 13272104
writeRegister(0x04, 0x07); // TX - 13272116 to 13272252
writeRegister(0x00, 0xFF); // CS0 - 13278894 to 13279035
writeRegister(0x01, 0xFF); // CS1 - 13279047 to 13279192
writeRegister(0x16, 0xC0); // FIFO CTRL - 13279198 to 13279336
writeRegister(0x40, 0x04); // TX Buffer - 13279346 to 13279481
writeRegister(0x41, 0x0E); // TX Buffer - 13279493 to 13279628
writeRegister(0x44, 0x23); // TX Buffer - 13279642 to 13279776
writeRegister(0x45, 0x11); // TX Buffer - 13279790 to 13279926
writeRegister(0x46, 0x13); // TX Buffer - 13279939 to 13280075
writeRegister(0x04, 0x07); // TX - 13280088 to 13280223
writeRegister(0x00, 0xFF); // CS0 - 13286869 to 13287012
writeRegister(0x01, 0xFF); // CS1 - 13287018 to 13287160
writeRegister(0x16, 0xC0); // FIFO CTRL - 13287172 to 13287307
writeRegister(0x40, 0x04); // TX Buffer - 13287321 to 13287454
writeRegister(0x41, 0x0E); // TX Buffer - 13287464 to 13287602
writeRegister(0x44, 0x23); // TX Buffer - 13287613 to 13287752
writeRegister(0x45, 0x11); // TX Buffer - 13287761 to 13287899
writeRegister(0x46, 0x13); // TX Buffer - 13287910 to 13288048
writeRegister(0x04, 0x07); // TX - 13288059 to 13288196
writeRegister(0x00, 0xFF); // CS0 - 13294924 to 13295065
writeRegister(0x01, 0xFF); // CS1 - 13295074 to 13295214
writeRegister(0x16, 0xC0); // FIFO CTRL - 13295228 to 13295363
writeRegister(0x40, 0x04); // TX Buffer - 13295377 to 13295510
writeRegister(0x41, 0x0E); // TX Buffer - 13295520 to 13295658
writeRegister(0x44, 0x23); // TX Buffer - 13295669 to 13295808
writeRegister(0x45, 0x11); // TX Buffer - 13295817 to 13295955
writeRegister(0x46, 0x13); // TX Buffer - 13295965 to 13296104
writeRegister(0x04, 0x07); // TX - 13296118 to 13296253
writeRegister(0x00, 0xFF); // CS0 - 13302895 to 13303036
writeRegister(0x01, 0xFF); // CS1 - 13303049 to 13303193
writeRegister(0x16, 0xC0); // FIFO CTRL - 13303199 to 13303340
writeRegister(0x40, 0x04); // TX Buffer - 13303348 to 13303481
writeRegister(0x41, 0x0E); // TX Buffer - 13303495 to 13303629
writeRegister(0x44, 0x23); // TX Buffer - 13303643 to 13303779
writeRegister(0x45, 0x11); // TX Buffer - 13303791 to 13303926
writeRegister(0x46, 0x13); // TX Buffer - 13303940 to 13304075
writeRegister(0x04, 0x07); // TX - 13304089 to 13304223
writeRegister(0x00, 0xFF); // CS0 - 13310862 to 13310999
writeRegister(0x01, 0xFF); // CS1 - 13311012 to 13311153
writeRegister(0x16, 0xC0); // FIFO CTRL - 13311162 to 13311300
writeRegister(0x40, 0x04); // TX Buffer - 13311311 to 13311450
writeRegister(0x41, 0x0E); // TX Buffer - 13311458 to 13311600
writeRegister(0x44, 0x23); // TX Buffer - 13311606 to 13311748
writeRegister(0x45, 0x11); // TX Buffer - 13311754 to 13311897
writeRegister(0x46, 0x13); // TX Buffer - 13311903 to 13312046
writeRegister(0x04, 0x07); // TX - 13312052 to 13312194
writeRegister(0x00, 0xFF); // CS0 - 13318918 to 13319061
writeRegister(0x01, 0xFF); // CS1 - 13319068 to 13319209
writeRegister(0x16, 0xC0); // FIFO CTRL - 13319221 to 13319356
writeRegister(0x40, 0x04); // TX Buffer - 13319370 to 13319503
writeRegister(0x41, 0x0E); // TX Buffer - 13319513 to 13319653
writeRegister(0x44, 0x23); // TX Buffer - 13319662 to 13319804
writeRegister(0x45, 0x11); // TX Buffer - 13319810 to 13319952
writeRegister(0x46, 0x13); // TX Buffer - 13319959 to 13320097
writeRegister(0x04, 0x07); // TX - 13320108 to 13320249
writeRegister(0x00, 0xFF); // CS0 - 13326889 to 13327028
writeRegister(0x01, 0xFF); // CS1 - 13327042 to 13327180
writeRegister(0x16, 0xC0); // FIFO CTRL - 13327192 to 13327327
writeRegister(0x40, 0x04); // TX Buffer - 13327341 to 13327474
writeRegister(0x41, 0x0E); // TX Buffer - 13327488 to 13327623
writeRegister(0x44, 0x23); // TX Buffer - 13327636 to 13327772
writeRegister(0x45, 0x11); // TX Buffer - 13327785 to 13327919
writeRegister(0x46, 0x13); // TX Buffer - 13327933 to 13328068
writeRegister(0x04, 0x07); // TX - 13328082 to 13328216
writeRegister(0x00, 0xFF); // CS0 - 13334863 to 13334999
writeRegister(0x01, 0xFF); // CS1 - 13335013 to 13335153
writeRegister(0x16, 0xC0); // FIFO CTRL - 13335163 to 13335302
writeRegister(0x40, 0x04); // TX Buffer - 13335312 to 13335445
writeRegister(0x41, 0x0E); // TX Buffer - 13335459 to 13335594
writeRegister(0x44, 0x23); // TX Buffer - 13335607 to 13335742
writeRegister(0x45, 0x11); // TX Buffer - 13335756 to 13335892
writeRegister(0x46, 0x13); // TX Buffer - 13335904 to 13336047
writeRegister(0x04, 0x07); // TX - 13336053 to 13336187
writeRegister(0x00, 0xFF); // CS0 - 13342919 to 13343055
writeRegister(0x01, 0xFF); // CS1 - 13343069 to 13343210
writeRegister(0x16, 0xC0); // FIFO CTRL - 13343219 to 13343357
writeRegister(0x40, 0x04); // TX Buffer - 13343368 to 13343507
writeRegister(0x41, 0x0E); // TX Buffer - 13343515 to 13343657
writeRegister(0x44, 0x23); // TX Buffer - 13343663 to 13343805
writeRegister(0x45, 0x11); // TX Buffer - 13343812 to 13343954
writeRegister(0x46, 0x13); // TX Buffer - 13343960 to 13344103
writeRegister(0x04, 0x07); // TX - 13344109 to 13344251
writeRegister(0x00, 0xFF); // CS0 - 13350890 to 13351031
writeRegister(0x01, 0xFF); // CS1 - 13351040 to 13351181
writeRegister(0x16, 0xC0); // FIFO CTRL - 13351194 to 13351328
writeRegister(0x40, 0x04); // TX Buffer - 13351342 to 13351475
writeRegister(0x41, 0x0E); // TX Buffer - 13351489 to 13351624
writeRegister(0x44, 0x23); // TX Buffer - 13351638 to 13351772
writeRegister(0x45, 0x11); // TX Buffer - 13351786 to 13351922
writeRegister(0x46, 0x13); // TX Buffer - 13351935 to 13352071
writeRegister(0x04, 0x07); // TX - 13352083 to 13352219
writeRegister(0x00, 0xFF); // CS0 - 13358861 to 13359002
writeRegister(0x01, 0xFF); // CS1 - 13359014 to 13359157
writeRegister(0x16, 0xC0); // FIFO CTRL - 13359165 to 13359303
writeRegister(0x40, 0x04); // TX Buffer - 13359313 to 13359448
writeRegister(0x41, 0x0E); // TX Buffer - 13359460 to 13359595
writeRegister(0x44, 0x23); // TX Buffer - 13359609 to 13359743
writeRegister(0x45, 0x11); // TX Buffer - 13359757 to 13359893
writeRegister(0x46, 0x13); // TX Buffer - 13359906 to 13360042
writeRegister(0x04, 0x07); // TX - 13360055 to 13360190
writeRegister(0x00, 0xFF); // CS0 - 13366920 to 13367056
writeRegister(0x01, 0xFF); // CS1 - 13367070 to 13367210
writeRegister(0x16, 0xC0); // FIFO CTRL - 13367221 to 13367359
writeRegister(0x40, 0x04); // TX Buffer - 13367369 to 13367502
writeRegister(0x41, 0x0E); // TX Buffer - 13367516 to 13367651
writeRegister(0x44, 0x23); // TX Buffer - 13367664 to 13367799
writeRegister(0x45, 0x11); // TX Buffer - 13367813 to 13367949
writeRegister(0x46, 0x13); // TX Buffer - 13367961 to 13368104
writeRegister(0x04, 0x07); // TX - 13368110 to 13368246
writeRegister(0x00, 0xFF); // CS0 - 13374891 to 13375032
writeRegister(0x01, 0xFF); // CS1 - 13375041 to 13375181
writeRegister(0x16, 0xC0); // FIFO CTRL - 13375195 to 13375330
writeRegister(0x40, 0x04); // TX Buffer - 13375344 to 13375477
writeRegister(0x41, 0x0E); // TX Buffer - 13375487 to 13375625
writeRegister(0x44, 0x23); // TX Buffer - 13375636 to 13375775
writeRegister(0x45, 0x11); // TX Buffer - 13375784 to 13375922
writeRegister(0x46, 0x13); // TX Buffer - 13375932 to 13376071
writeRegister(0x04, 0x07); // TX - 13376085 to 13376220
writeRegister(0x00, 0xFF); // CS0 - 13382862 to 13383003
writeRegister(0x01, 0xFF); // CS1 - 13383016 to 13383160
writeRegister(0x16, 0xC0); // FIFO CTRL - 13383166 to 13383307
writeRegister(0x40, 0x04); // TX Buffer - 13383315 to 13383448
writeRegister(0x41, 0x0E); // TX Buffer - 13383462 to 13383596
writeRegister(0x44, 0x23); // TX Buffer - 13383610 to 13383746
writeRegister(0x45, 0x11); // TX Buffer - 13383758 to 13383893
writeRegister(0x46, 0x13); // TX Buffer - 13383907 to 13384042
writeRegister(0x04, 0x07); // TX - 13384056 to 13384190
writeRegister(0x00, 0xFF); // CS0 - 13390918 to 13391059
writeRegister(0x01, 0xFF); // CS1 - 13391072 to 13391216
writeRegister(0x16, 0xC0); // FIFO CTRL - 13391222 to 13391360
writeRegister(0x40, 0x04); // TX Buffer - 13391370 to 13391504
writeRegister(0x41, 0x0E); // TX Buffer - 13391517 to 13391652
writeRegister(0x44, 0x23); // TX Buffer - 13391666 to 13391802
writeRegister(0x45, 0x11); // TX Buffer - 13391814 to 13391950
writeRegister(0x46, 0x13); // TX Buffer - 13391963 to 13392099
writeRegister(0x04, 0x07); // TX - 13392112 to 13392247
writeRegister(0x00, 0xFF); // CS0 - 13398893 to 13399036
writeRegister(0x01, 0xFF); // CS1 - 13399043 to 13399184
writeRegister(0x16, 0xC0); // FIFO CTRL - 13399196 to 13399331
writeRegister(0x40, 0x04); // TX Buffer - 13399345 to 13399478
writeRegister(0x41, 0x0E); // TX Buffer - 13399488 to 13399628
writeRegister(0x44, 0x23); // TX Buffer - 13399637 to 13399776
writeRegister(0x45, 0x11); // TX Buffer - 13399785 to 13399923
writeRegister(0x46, 0x13); // TX Buffer - 13399934 to 13400072
writeRegister(0x04, 0x07); // TX - 13400083 to 13400220
writeRegister(0x00, 0xFF); // CS0 - 13406864 to 13407003
writeRegister(0x01, 0xFF); // CS1 - 13407017 to 13407155
writeRegister(0x16, 0xC0); // FIFO CTRL - 13407167 to 13407302
writeRegister(0x40, 0x04); // TX Buffer - 13407316 to 13407449
writeRegister(0x41, 0x0E); // TX Buffer - 13407463 to 13407598
writeRegister(0x44, 0x23); // TX Buffer - 13407611 to 13407746
writeRegister(0x45, 0x11); // TX Buffer - 13407760 to 13407896
writeRegister(0x46, 0x13); // TX Buffer - 13407908 to 13408043
writeRegister(0x04, 0x07); // TX - 13408057 to 13408191
writeRegister(0x00, 0xFF); // CS0 - 13414920 to 13415059
writeRegister(0x01, 0xFF); // CS1 - 13415073 to 13415217
writeRegister(0x16, 0xC0); // FIFO CTRL - 13415223 to 13415364
writeRegister(0x40, 0x04); // TX Buffer - 13415372 to 13415505
writeRegister(0x41, 0x0E); // TX Buffer - 13415519 to 13415653
writeRegister(0x44, 0x23); // TX Buffer - 13415667 to 13415803
writeRegister(0x45, 0x11); // TX Buffer - 13415816 to 13415950
writeRegister(0x46, 0x13); // TX Buffer - 13415964 to 13416099
writeRegister(0x04, 0x07); // TX - 13416113 to 13416247
writeRegister(0x00, 0xFF); // CS0 - 13422894 to 13423030
writeRegister(0x01, 0xFF); // CS1 - 13423044 to 13423185
writeRegister(0x16, 0xC0); // FIFO CTRL - 13423198 to 13423332
writeRegister(0x40, 0x04); // TX Buffer - 13423346 to 13423479
writeRegister(0x41, 0x0E); // TX Buffer - 13423490 to 13423628
writeRegister(0x44, 0x23); // TX Buffer - 13423638 to 13423780
writeRegister(0x45, 0x11); // TX Buffer - 13423787 to 13423929
writeRegister(0x46, 0x13); // TX Buffer - 13423935 to 13424075
writeRegister(0x04, 0x07); // TX - 13424084 to 13424226
writeRegister(0x00, 0xFF); // CS0 - 13430865 to 13431006
writeRegister(0x01, 0xFF); // CS1 - 13431015 to 13431155
writeRegister(0x16, 0xC0); // FIFO CTRL - 13431169 to 13431303
writeRegister(0x40, 0x04); // TX Buffer - 13431317 to 13431450
writeRegister(0x41, 0x0E); // TX Buffer - 13431464 to 13431599
writeRegister(0x44, 0x23); // TX Buffer - 13431613 to 13431747
writeRegister(0x45, 0x11); // TX Buffer - 13431761 to 13431897
writeRegister(0x46, 0x13); // TX Buffer - 13431910 to 13432046
writeRegister(0x04, 0x07); // TX - 13432058 to 13432194
writeRegister(0x00, 0xFF); // CS0 - 13438921 to 13439060
writeRegister(0x01, 0xFF); // CS1 - 13439074 to 13439212
writeRegister(0x16, 0xC0); // FIFO CTRL - 13439225 to 13439359
writeRegister(0x40, 0x04); // TX Buffer - 13439373 to 13439506
writeRegister(0x41, 0x0E); // TX Buffer - 13439520 to 13439655
writeRegister(0x44, 0x23); // TX Buffer - 13439668 to 13439803
writeRegister(0x45, 0x11); // TX Buffer - 13439817 to 13439953
writeRegister(0x46, 0x13); // TX Buffer - 13439965 to 13440102
writeRegister(0x04, 0x07); // TX - 13440114 to 13440250
writeRegister(0x00, 0xFF); // CS0 - 13446895 to 13447031
writeRegister(0x01, 0xFF); // CS1 - 13447045 to 13447185
writeRegister(0x16, 0xC0); // FIFO CTRL - 13447196 to 13447334
writeRegister(0x40, 0x04); // TX Buffer - 13447344 to 13447477
writeRegister(0x41, 0x0E); // TX Buffer - 13447491 to 13447626
writeRegister(0x44, 0x23); // TX Buffer - 13447640 to 13447774
writeRegister(0x45, 0x11); // TX Buffer - 13447788 to 13447924
writeRegister(0x46, 0x13); // TX Buffer - 13447936 to 13448079
writeRegister(0x04, 0x07); // TX - 13448085 to 13448221
writeRegister(0x00, 0xFF); // CS0 - 13454866 to 13455007
writeRegister(0x01, 0xFF); // CS1 - 13455016 to 13455156
writeRegister(0x16, 0xC0); // FIFO CTRL - 13455170 to 13455305
writeRegister(0x40, 0x04); // TX Buffer - 13455319 to 13455452
writeRegister(0x41, 0x0E); // TX Buffer - 13455462 to 13455600
writeRegister(0x44, 0x23); // TX Buffer - 13455611 to 13455750
writeRegister(0x45, 0x11); // TX Buffer - 13455759 to 13455897
writeRegister(0x46, 0x13); // TX Buffer - 13455907 to 13456046
writeRegister(0x04, 0x07); // TX - 13456060 to 13456195
writeRegister(0x00, 0xFF); // CS0 - 13462922 to 13463063
writeRegister(0x01, 0xFF); // CS1 - 13463072 to 13463212
writeRegister(0x16, 0xC0); // FIFO CTRL - 13463226 to 13463361
writeRegister(0x40, 0x04); // TX Buffer - 13463374 to 13463508
writeRegister(0x41, 0x0E); // TX Buffer - 13463521 to 13463656
writeRegister(0x44, 0x23); // TX Buffer - 13463670 to 13463804
writeRegister(0x45, 0x11); // TX Buffer - 13463818 to 13463954
writeRegister(0x46, 0x13); // TX Buffer - 13463967 to 13464103
writeRegister(0x04, 0x07); // TX - 13464116 to 13464251
writeRegister(0x00, 0xFF); // CS0 - 13470897 to 13471034
writeRegister(0x01, 0xFF); // CS1 - 13471047 to 13471188
writeRegister(0x16, 0xC0); // FIFO CTRL - 13471197 to 13471335
writeRegister(0x40, 0x04); // TX Buffer - 13471345 to 13471479
writeRegister(0x41, 0x0E); // TX Buffer - 13471492 to 13471627
writeRegister(0x44, 0x23); // TX Buffer - 13471641 to 13471777
writeRegister(0x45, 0x11); // TX Buffer - 13471789 to 13471925
writeRegister(0x46, 0x13); // TX Buffer - 13471938 to 13472074
writeRegister(0x04, 0x07); // TX - 13472087 to 13472222
writeRegister(0x00, 0xFF); // CS0 - 13478868 to 13479011
writeRegister(0x01, 0xFF); // CS1 - 13479018 to 13479159
writeRegister(0x16, 0xC0); // FIFO CTRL - 13479171 to 13479306
writeRegister(0x40, 0x04); // TX Buffer - 13479320 to 13479453
writeRegister(0x41, 0x0E); // TX Buffer - 13479463 to 13479602
writeRegister(0x44, 0x23); // TX Buffer - 13479612 to 13479751
writeRegister(0x45, 0x11); // TX Buffer - 13479760 to 13479898
writeRegister(0x46, 0x13); // TX Buffer - 13479909 to 13480047
writeRegister(0x04, 0x07); // TX - 13480058 to 13480195
writeRegister(0x00, 0xFF); // CS0 - 13486923 to 13487063
writeRegister(0x01, 0xFF); // CS1 - 13487073 to 13487213
writeRegister(0x16, 0xC0); // FIFO CTRL - 13487227 to 13487362
writeRegister(0x40, 0x04); // TX Buffer - 13487376 to 13487509
writeRegister(0x41, 0x0E); // TX Buffer - 13487519 to 13487657
writeRegister(0x44, 0x23); // TX Buffer - 13487668 to 13487807
writeRegister(0x45, 0x11); // TX Buffer - 13487816 to 13487954
writeRegister(0x46, 0x13); // TX Buffer - 13487965 to 13488103
writeRegister(0x04, 0x07); // TX - 13488117 to 13488251
writeRegister(0x00, 0xFF); // CS0 - 13494895 to 13495034
writeRegister(0x01, 0xFF); // CS1 - 13495048 to 13495192
writeRegister(0x16, 0xC0); // FIFO CTRL - 13495198 to 13495336
writeRegister(0x40, 0x04); // TX Buffer - 13495347 to 13495480
writeRegister(0x41, 0x0E); // TX Buffer - 13495494 to 13495628
writeRegister(0x44, 0x23); // TX Buffer - 13495642 to 13495778
writeRegister(0x45, 0x11); // TX Buffer - 13495791 to 13495925
writeRegister(0x46, 0x13); // TX Buffer - 13495939 to 13496074
writeRegister(0x04, 0x07); // TX - 13496088 to 13496222
writeRegister(0x00, 0xFF); // CS0 - 13502869 to 13503013
writeRegister(0x01, 0xFF); // CS1 - 13503019 to 13503160
writeRegister(0x16, 0xC0); // FIFO CTRL - 13503173 to 13503307
writeRegister(0x40, 0x04); // TX Buffer - 13503321 to 13503454
writeRegister(0x41, 0x0E); // TX Buffer - 13503465 to 13503603
writeRegister(0x44, 0x23); // TX Buffer - 13503613 to 13503755
writeRegister(0x45, 0x11); // TX Buffer - 13503762 to 13503904
writeRegister(0x46, 0x13); // TX Buffer - 13503910 to 13504050
writeRegister(0x04, 0x07); // TX - 13504059 to 13504201
writeRegister(0x00, 0xFF); // CS0 - 13510925 to 13511068
writeRegister(0x01, 0xFF); // CS1 - 13511075 to 13511216
writeRegister(0x16, 0xC0); // FIFO CTRL - 13511229 to 13511363
writeRegister(0x40, 0x04); // TX Buffer - 13511377 to 13511510
writeRegister(0x41, 0x0E); // TX Buffer - 13511521 to 13511659
writeRegister(0x44, 0x23); // TX Buffer - 13511669 to 13511807
writeRegister(0x45, 0x11); // TX Buffer - 13511817 to 13511957
writeRegister(0x46, 0x13); // TX Buffer - 13511966 to 13512106
writeRegister(0x04, 0x07); // TX - 13512115 to 13512252
writeRegister(0x00, 0xFF); // CS0 - 13518896 to 13519035
writeRegister(0x01, 0xFF); // CS1 - 13519049 to 13519187
writeRegister(0x16, 0xC0); // FIFO CTRL - 13519200 to 13519334
writeRegister(0x40, 0x04); // TX Buffer - 13519348 to 13519481
writeRegister(0x41, 0x0E); // TX Buffer - 13519495 to 13519630
writeRegister(0x44, 0x23); // TX Buffer - 13519643 to 13519778
writeRegister(0x45, 0x11); // TX Buffer - 13519792 to 13519928
writeRegister(0x46, 0x13); // TX Buffer - 13519940 to 13520077
writeRegister(0x04, 0x07); // TX - 13520089 to 13520225
writeRegister(0x00, 0xFF); // CS0 - 13526870 to 13527008
writeRegister(0x01, 0xFF); // CS1 - 13527020 to 13527160
writeRegister(0x16, 0xC0); // FIFO CTRL - 13527171 to 13527309
writeRegister(0x40, 0x04); // TX Buffer - 13527319 to 13527460
writeRegister(0x41, 0x0E); // TX Buffer - 13527466 to 13527607
writeRegister(0x44, 0x23); // TX Buffer - 13527615 to 13527757
writeRegister(0x45, 0x11); // TX Buffer - 13527763 to 13527905
writeRegister(0x46, 0x13); // TX Buffer - 13527911 to 13528054
writeRegister(0x04, 0x07); // TX - 13528060 to 13528202
writeRegister(0x00, 0xFF); // CS0 - 13534926 to 13535070
writeRegister(0x01, 0xFF); // CS1 - 13535076 to 13535216
writeRegister(0x16, 0xC0); // FIFO CTRL - 13535230 to 13535365
writeRegister(0x40, 0x04); // TX Buffer - 13535378 to 13535513
writeRegister(0x41, 0x0E); // TX Buffer - 13535522 to 13535660
writeRegister(0x44, 0x23); // TX Buffer - 13535670 to 13535812
writeRegister(0x45, 0x11); // TX Buffer - 13535819 to 13535961
writeRegister(0x46, 0x13); // TX Buffer - 13535967 to 13536107
writeRegister(0x04, 0x07); // TX - 13536116 to 13536258
writeRegister(0x00, 0xFF); // CS0 - 13542897 to 13543038
writeRegister(0x01, 0xFF); // CS1 - 13543051 to 13543187
writeRegister(0x16, 0xC0); // FIFO CTRL - 13543201 to 13543336
writeRegister(0x40, 0x04); // TX Buffer - 13543349 to 13543483
writeRegister(0x41, 0x0E); // TX Buffer - 13543496 to 13543631
writeRegister(0x44, 0x23); // TX Buffer - 13543645 to 13543781
writeRegister(0x45, 0x11); // TX Buffer - 13543793 to 13543929
writeRegister(0x46, 0x13); // TX Buffer - 13543942 to 13544078
writeRegister(0x04, 0x07); // TX - 13544091 to 13544226
writeRegister(0x00, 0xFF); // CS0 - 13550872 to 13551009
writeRegister(0x01, 0xFF); // CS1 - 13551022 to 13551163
writeRegister(0x16, 0xC0); // FIFO CTRL - 13551172 to 13551310
writeRegister(0x40, 0x04); // TX Buffer - 13551320 to 13551454
writeRegister(0x41, 0x0E); // TX Buffer - 13551467 to 13551602
writeRegister(0x44, 0x23); // TX Buffer - 13551616 to 13551752
writeRegister(0x45, 0x11); // TX Buffer - 13551764 to 13551900
writeRegister(0x46, 0x13); // TX Buffer - 13551913 to 13552055
writeRegister(0x04, 0x07); // TX - 13552062 to 13552197
writeRegister(0x00, 0xFF); // CS0 - 13558927 to 13559065
writeRegister(0x01, 0xFF); // CS1 - 13559077 to 13559217
writeRegister(0x16, 0xC0); // FIFO CTRL - 13559228 to 13559366
writeRegister(0x40, 0x04); // TX Buffer - 13559376 to 13559517
writeRegister(0x41, 0x0E); // TX Buffer - 13559523 to 13559664
writeRegister(0x44, 0x23); // TX Buffer - 13559672 to 13559814
writeRegister(0x45, 0x11); // TX Buffer - 13559820 to 13559962
writeRegister(0x46, 0x13); // TX Buffer - 13559969 to 13560111
writeRegister(0x04, 0x07); // TX - 13560117 to 13560259
writeRegister(0x00, 0xFF); // CS0 - 13566899 to 13567038
writeRegister(0x01, 0xFF); // CS1 - 13567048 to 13567190
writeRegister(0x16, 0xC0); // FIFO CTRL - 13567202 to 13567337
writeRegister(0x40, 0x04); // TX Buffer - 13567351 to 13567484
writeRegister(0x41, 0x0E); // TX Buffer - 13567498 to 13567632
writeRegister(0x44, 0x23); // TX Buffer - 13567646 to 13567782
writeRegister(0x45, 0x11); // TX Buffer - 13567795 to 13567929
writeRegister(0x46, 0x13); // TX Buffer - 13567943 to 13568078
writeRegister(0x04, 0x07); // TX - 13568092 to 13568226
writeRegister(0x00, 0xFF); // CS0 - 13574870 to 13575009
writeRegister(0x01, 0xFF); // CS1 - 13575023 to 13575167
writeRegister(0x16, 0xC0); // FIFO CTRL - 13575173 to 13575311
writeRegister(0x40, 0x04); // TX Buffer - 13575322 to 13575455
writeRegister(0x41, 0x0E); // TX Buffer - 13575469 to 13575603
writeRegister(0x44, 0x23); // TX Buffer - 13575617 to 13575753
writeRegister(0x45, 0x11); // TX Buffer - 13575766 to 13575900
writeRegister(0x46, 0x13); // TX Buffer - 13575914 to 13576049
writeRegister(0x04, 0x07); // TX - 13576063 to 13576197
writeRegister(0x00, 0xFF); // CS0 - 13582929 to 13583066
writeRegister(0x01, 0xFF); // CS1 - 13583079 to 13583220
writeRegister(0x16, 0xC0); // FIFO CTRL - 13583229 to 13583367
writeRegister(0x40, 0x04); // TX Buffer - 13583378 to 13583511
writeRegister(0x41, 0x0E); // TX Buffer - 13583525 to 13583659
writeRegister(0x44, 0x23); // TX Buffer - 13583673 to 13583809
writeRegister(0x45, 0x11); // TX Buffer - 13583821 to 13583956
writeRegister(0x46, 0x13); // TX Buffer - 13583970 to 13584111
writeRegister(0x04, 0x07); // TX - 13584119 to 13584254
writeRegister(0x00, 0xFF); // CS0 - 13590900 to 13591039
writeRegister(0x01, 0xFF); // CS1 - 13591050 to 13591191
writeRegister(0x16, 0xC0); // FIFO CTRL - 13591204 to 13591338
writeRegister(0x40, 0x04); // TX Buffer - 13591352 to 13591485
writeRegister(0x41, 0x0E); // TX Buffer - 13591496 to 13591634
writeRegister(0x44, 0x23); // TX Buffer - 13591644 to 13591782
writeRegister(0x45, 0x11); // TX Buffer - 13591792 to 13591932
writeRegister(0x46, 0x13); // TX Buffer - 13591941 to 13592081
writeRegister(0x04, 0x07); // TX - 13592093 to 13592229
writeRegister(0x00, 0xFF); // CS0 - 13598871 to 13599010
writeRegister(0x01, 0xFF); // CS1 - 13599024 to 13599168
writeRegister(0x16, 0xC0); // FIFO CTRL - 13599175 to 13599317
writeRegister(0x40, 0x04); // TX Buffer - 13599323 to 13599456
writeRegister(0x41, 0x0E); // TX Buffer - 13599470 to 13599605
writeRegister(0x44, 0x23); // TX Buffer - 13599618 to 13599753
writeRegister(0x45, 0x11); // TX Buffer - 13599767 to 13599903
writeRegister(0x46, 0x13); // TX Buffer - 13599915 to 13600052
writeRegister(0x04, 0x07); // TX - 13600064 to 13600200
writeRegister(0x00, 0xFF); // CS0 - 13606927 to 13607066
writeRegister(0x01, 0xFF); // CS1 - 13607080 to 13607224
writeRegister(0x16, 0xC0); // FIFO CTRL - 13607230 to 13607370
writeRegister(0x40, 0x04); // TX Buffer - 13607379 to 13607512
writeRegister(0x41, 0x0E); // TX Buffer - 13607526 to 13607662
writeRegister(0x44, 0x23); // TX Buffer - 13607674 to 13607810
writeRegister(0x45, 0x11); // TX Buffer - 13607823 to 13607957
writeRegister(0x46, 0x13); // TX Buffer - 13607971 to 13608106
writeRegister(0x04, 0x07); // TX - 13608120 to 13608254
writeRegister(0x00, 0xFF); // CS0 - 13614901 to 13615045
writeRegister(0x01, 0xFF); // CS1 - 13615051 to 13615191
writeRegister(0x16, 0xC0); // FIFO CTRL - 13615205 to 13615340
writeRegister(0x40, 0x04); // TX Buffer - 13615353 to 13615487
writeRegister(0x41, 0x0E); // TX Buffer - 13615497 to 13615635
writeRegister(0x44, 0x23); // TX Buffer - 13615645 to 13615783
writeRegister(0x45, 0x11); // TX Buffer - 13615794 to 13615933
writeRegister(0x46, 0x13); // TX Buffer - 13615942 to 13616082
writeRegister(0x04, 0x07); // TX - 13616091 to 13616230
writeRegister(0x00, 0xFF); // CS0 - 13622872 to 13623013
writeRegister(0x01, 0xFF); // CS1 - 13623026 to 13623162
writeRegister(0x16, 0xC0); // FIFO CTRL - 13623176 to 13623311
writeRegister(0x40, 0x04); // TX Buffer - 13623324 to 13623458
writeRegister(0x41, 0x0E); // TX Buffer - 13623471 to 13623606
writeRegister(0x44, 0x23); // TX Buffer - 13623620 to 13623756
writeRegister(0x45, 0x11); // TX Buffer - 13623768 to 13623904
writeRegister(0x46, 0x13); // TX Buffer - 13623917 to 13624053
writeRegister(0x04, 0x07); // TX - 13624066 to 13624201
writeRegister(0x00, 0xFF); // CS0 - 13630928 to 13631069
writeRegister(0x01, 0xFF); // CS1 - 13631081 to 13631225
writeRegister(0x16, 0xC0); // FIFO CTRL - 13631232 to 13631374
writeRegister(0x40, 0x04); // TX Buffer - 13631380 to 13631513
writeRegister(0x41, 0x0E); // TX Buffer - 13631527 to 13631662
writeRegister(0x44, 0x23); // TX Buffer - 13631676 to 13631810
writeRegister(0x45, 0x11); // TX Buffer - 13631824 to 13631960
writeRegister(0x46, 0x13); // TX Buffer - 13631973 to 13632109
writeRegister(0x04, 0x07); // TX - 13632121 to 13632257
writeRegister(0x00, 0xFF); // CS0 - 13638902 to 13639040
writeRegister(0x01, 0xFF); // CS1 - 13639052 to 13639192
writeRegister(0x16, 0xC0); // FIFO CTRL - 13639206 to 13639341
writeRegister(0x40, 0x04); // TX Buffer - 13639355 to 13639488
writeRegister(0x41, 0x0E); // TX Buffer - 13639498 to 13639636
writeRegister(0x44, 0x23); // TX Buffer - 13639647 to 13639789
writeRegister(0x45, 0x11); // TX Buffer - 13639795 to 13639937
writeRegister(0x46, 0x13); // TX Buffer - 13639944 to 13640082
writeRegister(0x04, 0x07); // TX - 13640093 to 13640234
writeRegister(0x00, 0xFF); // CS0 - 13646958 to 13647102
writeRegister(0x01, 0xFF); // CS1 - 13647108 to 13647248
writeRegister(0x16, 0xC0); // FIFO CTRL - 13647262 to 13647397
writeRegister(0x40, 0x04); // TX Buffer - 13647410 to 13647544
writeRegister(0x41, 0x0E); // TX Buffer - 13647554 to 13647692
writeRegister(0x44, 0x23); // TX Buffer - 13647702 to 13647842
writeRegister(0x45, 0x11); // TX Buffer - 13647851 to 13647990
writeRegister(0x46, 0x13); // TX Buffer - 13647999 to 13648139
writeRegister(0x04, 0x07); // TX - 13648148 to 13648287
writeRegister(0x00, 0xFF); // CS0 - 13654929 to 13655070
writeRegister(0x01, 0xFF); // CS1 - 13655083 to 13655219
writeRegister(0x16, 0xC0); // FIFO CTRL - 13655233 to 13655368
writeRegister(0x40, 0x04); // TX Buffer - 13655381 to 13655515
writeRegister(0x41, 0x0E); // TX Buffer - 13655528 to 13655663
writeRegister(0x44, 0x23); // TX Buffer - 13655677 to 13655813
writeRegister(0x45, 0x11); // TX Buffer - 13655825 to 13655960
writeRegister(0x46, 0x13); // TX Buffer - 13655974 to 13656110
writeRegister(0x04, 0x07); // TX - 13656123 to 13656258
writeRegister(0x00, 0xFF); // CS0 - 13662904 to 13663041
writeRegister(0x01, 0xFF); // CS1 - 13663054 to 13663195
writeRegister(0x16, 0xC0); // FIFO CTRL - 13663204 to 13663342
writeRegister(0x40, 0x04); // TX Buffer - 13663353 to 13663486
writeRegister(0x41, 0x0E); // TX Buffer - 13663500 to 13663634
writeRegister(0x44, 0x23); // TX Buffer - 13663648 to 13663784
writeRegister(0x45, 0x11); // TX Buffer - 13663796 to 13663931
writeRegister(0x46, 0x13); // TX Buffer - 13663945 to 13664088
writeRegister(0x04, 0x07); // TX - 13664094 to 13664228
writeRegister(0x00, 0xFF); // CS0 - 13670960 to 13671097
writeRegister(0x01, 0xFF); // CS1 - 13671109 to 13671251
writeRegister(0x16, 0xC0); // FIFO CTRL - 13671263 to 13671398
writeRegister(0x40, 0x04); // TX Buffer - 13671412 to 13671545
writeRegister(0x41, 0x0E); // TX Buffer - 13671555 to 13671693
writeRegister(0x44, 0x23); // TX Buffer - 13671704 to 13671846
writeRegister(0x45, 0x11); // TX Buffer - 13671852 to 13671994
writeRegister(0x46, 0x13); // TX Buffer - 13672001 to 13672139
writeRegister(0x04, 0x07); // TX - 13672150 to 13672291
writeRegister(0x00, 0xFF); // CS0 - 13678931 to 13679070
writeRegister(0x01, 0xFF); // CS1 - 13679081 to 13679222
writeRegister(0x16, 0xC0); // FIFO CTRL - 13679234 to 13679369
writeRegister(0x40, 0x04); // TX Buffer - 13679383 to 13679516
writeRegister(0x41, 0x0E); // TX Buffer - 13679530 to 13679666
writeRegister(0x44, 0x23); // TX Buffer - 13679678 to 13679814
writeRegister(0x45, 0x11); // TX Buffer - 13679827 to 13679961
writeRegister(0x46, 0x13); // TX Buffer - 13679975 to 13680110
writeRegister(0x04, 0x07); // TX - 13680124 to 13680258
writeRegister(0x00, 0xFF); // CS0 - 13686905 to 13687041
writeRegister(0x01, 0xFF); // CS1 - 13687055 to 13687195
writeRegister(0x16, 0xC0); // FIFO CTRL - 13687205 to 13687344
writeRegister(0x40, 0x04); // TX Buffer - 13687354 to 13687487
writeRegister(0x41, 0x0E); // TX Buffer - 13687501 to 13687636
writeRegister(0x44, 0x23); // TX Buffer - 13687649 to 13687785
writeRegister(0x45, 0x11); // TX Buffer - 13687798 to 13687932
writeRegister(0x46, 0x13); // TX Buffer - 13687946 to 13688081
writeRegister(0x04, 0x07); // TX - 13688095 to 13688229
writeRegister(0x00, 0xFF); // CS0 - 13694961 to 13695097
writeRegister(0x01, 0xFF); // CS1 - 13695111 to 13695251
writeRegister(0x16, 0xC0); // FIFO CTRL - 13695261 to 13695400
writeRegister(0x40, 0x04); // TX Buffer - 13695410 to 13695551
writeRegister(0x41, 0x0E); // TX Buffer - 13695557 to 13695698
writeRegister(0x44, 0x23); // TX Buffer - 13695705 to 13695846
writeRegister(0x45, 0x11); // TX Buffer - 13695854 to 13695996
writeRegister(0x46, 0x13); // TX Buffer - 13696002 to 13696145
writeRegister(0x04, 0x07); // TX - 13696151 to 13696293
writeRegister(0x00, 0xFF); // CS0 - 13702956 to 13703095
writeRegister(0x01, 0xFF); // CS1 - 13703106 to 13703247
writeRegister(0x16, 0xC0); // FIFO CTRL - 13703260 to 13703394
writeRegister(0x40, 0x05); // TX Buffer - 13703408 to 13703543
writeRegister(0x41, 0x0E); // TX Buffer - 13703556 to 13703690
writeRegister(0x44, 0x23); // TX Buffer - 13703704 to 13703840
writeRegister(0x45, 0x11); // TX Buffer - 13703852 to 13703987
writeRegister(0x46, 0x13); // TX Buffer - 13704001 to 13704136
writeRegister(0x04, 0x07); // TX - 13704150 to 13704284
writeRegister(0x00, 0xFF); // CS0 - 13710923 to 13711060
writeRegister(0x01, 0xFF); // CS1 - 13711073 to 13711214
writeRegister(0x16, 0xC0); // FIFO CTRL - 13711223 to 13711361
writeRegister(0x40, 0x05); // TX Buffer - 13711372 to 13711513
writeRegister(0x41, 0x0E); // TX Buffer - 13711519 to 13711660
writeRegister(0x44, 0x23); // TX Buffer - 13711667 to 13711810
writeRegister(0x45, 0x11); // TX Buffer - 13711816 to 13711958
writeRegister(0x46, 0x13); // TX Buffer - 13711964 to 13712107
writeRegister(0x04, 0x07); // TX - 13712113 to 13712255
writeRegister(0x00, 0xFF); // CS0 - 13718894 to 13719035
writeRegister(0x01, 0xFF); // CS1 - 13719044 to 13719184
writeRegister(0x16, 0xC0); // FIFO CTRL - 13719198 to 13719333
writeRegister(0x40, 0x05); // TX Buffer - 13719347 to 13719480
writeRegister(0x41, 0x0E); // TX Buffer - 13719494 to 13719629
writeRegister(0x44, 0x23); // TX Buffer - 13719642 to 13719777
writeRegister(0x45, 0x11); // TX Buffer - 13719791 to 13719927
writeRegister(0x46, 0x13); // TX Buffer - 13719939 to 13720076
writeRegister(0x04, 0x07); // TX - 13720088 to 13720224
writeRegister(0x00, 0xFF); // CS0 - 13726951 to 13727090
writeRegister(0x01, 0xFF); // CS1 - 13727104 to 13727242
writeRegister(0x16, 0xC0); // FIFO CTRL - 13727254 to 13727389
writeRegister(0x40, 0x05); // TX Buffer - 13727403 to 13727538
writeRegister(0x41, 0x0E); // TX Buffer - 13727550 to 13727685
writeRegister(0x44, 0x23); // TX Buffer - 13727699 to 13727833
writeRegister(0x45, 0x11); // TX Buffer - 13727847 to 13727983
writeRegister(0x46, 0x13); // TX Buffer - 13727996 to 13728132
writeRegister(0x04, 0x07); // TX - 13728145 to 13728280
writeRegister(0x00, 0xFF); // CS0 - 13734926 to 13735069
writeRegister(0x01, 0xFF); // CS1 - 13735075 to 13735217
writeRegister(0x16, 0xC0); // FIFO CTRL - 13735229 to 13735364
writeRegister(0x40, 0x05); // TX Buffer - 13735378 to 13735513
writeRegister(0x41, 0x0E); // TX Buffer - 13735522 to 13735660
writeRegister(0x44, 0x23); // TX Buffer - 13735670 to 13735808
writeRegister(0x45, 0x11); // TX Buffer - 13735819 to 13735958
writeRegister(0x46, 0x13); // TX Buffer - 13735967 to 13736107
writeRegister(0x04, 0x07); // TX - 13736116 to 13736255
writeRegister(0x00, 0xFF); // CS0 - 13742897 to 13743038
writeRegister(0x01, 0xFF); // CS1 - 13743050 to 13743187
writeRegister(0x16, 0xC0); // FIFO CTRL - 13743201 to 13743336
writeRegister(0x40, 0x05); // TX Buffer - 13743349 to 13743483
writeRegister(0x41, 0x0E); // TX Buffer - 13743497 to 13743633
writeRegister(0x44, 0x23); // TX Buffer - 13743645 to 13743781
writeRegister(0x45, 0x11); // TX Buffer - 13743794 to 13743928
writeRegister(0x46, 0x13); // TX Buffer - 13743942 to 13744077
writeRegister(0x04, 0x07); // TX - 13744091 to 13744225
writeRegister(0x00, 0xFF); // CS0 - 13750957 to 13751094
writeRegister(0x01, 0xFF); // CS1 - 13751107 to 13751248
writeRegister(0x16, 0xC0); // FIFO CTRL - 13751257 to 13751395
writeRegister(0x40, 0x05); // TX Buffer - 13751406 to 13751539
writeRegister(0x41, 0x0E); // TX Buffer - 13751553 to 13751688
writeRegister(0x44, 0x23); // TX Buffer - 13751702 to 13751836
writeRegister(0x45, 0x11); // TX Buffer - 13751850 to 13751986
writeRegister(0x46, 0x13); // TX Buffer - 13751998 to 13752141
writeRegister(0x04, 0x07); // TX - 13752147 to 13752283
writeRegister(0x00, 0xFF); // CS0 - 13758928 to 13759069
writeRegister(0x01, 0xFF); // CS1 - 13759078 to 13759218
writeRegister(0x16, 0xC0); // FIFO CTRL - 13759232 to 13759367
writeRegister(0x40, 0x05); // TX Buffer - 13759381 to 13759514
writeRegister(0x41, 0x0E); // TX Buffer - 13759528 to 13759663
writeRegister(0x44, 0x23); // TX Buffer - 13759676 to 13759811
writeRegister(0x45, 0x11); // TX Buffer - 13759825 to 13759961
writeRegister(0x46, 0x13); // TX Buffer - 13759973 to 13760110
writeRegister(0x04, 0x07); // TX - 13760122 to 13760258
writeRegister(0x00, 0xFF); // CS0 - 13766903 to 13767041
writeRegister(0x01, 0xFF); // CS1 - 13767053 to 13767193
writeRegister(0x16, 0xC0); // FIFO CTRL - 13767204 to 13767342
writeRegister(0x40, 0x05); // TX Buffer - 13767352 to 13767487
writeRegister(0x41, 0x0E); // TX Buffer - 13767500 to 13767634
writeRegister(0x44, 0x23); // TX Buffer - 13767648 to 13767784
writeRegister(0x45, 0x11); // TX Buffer - 13767796 to 13767931
writeRegister(0x46, 0x13); // TX Buffer - 13767945 to 13768088
writeRegister(0x04, 0x07); // TX - 13768094 to 13768228
writeRegister(0x00, 0xFF); // CS0 - 13774960 to 13775097
writeRegister(0x01, 0xFF); // CS1 - 13775110 to 13775251
writeRegister(0x16, 0xC0); // FIFO CTRL - 13775263 to 13775398
writeRegister(0x40, 0x05); // TX Buffer - 13775412 to 13775547
writeRegister(0x41, 0x0E); // TX Buffer - 13775556 to 13775694
writeRegister(0x44, 0x23); // TX Buffer - 13775704 to 13775842
writeRegister(0x45, 0x11); // TX Buffer - 13775853 to 13775992
writeRegister(0x46, 0x13); // TX Buffer - 13776001 to 13776141
writeRegister(0x04, 0x07); // TX - 13776150 to 13776289
writeRegister(0x00, 0xFF); // CS0 - 13782931 to 13783072
writeRegister(0x01, 0xFF); // CS1 - 13783084 to 13783221
writeRegister(0x16, 0xC0); // FIFO CTRL - 13783235 to 13783370
writeRegister(0x40, 0x05); // TX Buffer - 13783383 to 13783517
writeRegister(0x41, 0x0E); // TX Buffer - 13783531 to 13783667
writeRegister(0x44, 0x23); // TX Buffer - 13783679 to 13783815
writeRegister(0x45, 0x11); // TX Buffer - 13783828 to 13783962
writeRegister(0x46, 0x13); // TX Buffer - 13783976 to 13784111
writeRegister(0x04, 0x07); // TX - 13784125 to 13784259
writeRegister(0x00, 0xFF); // CS0 - 13790906 to 13791042
writeRegister(0x01, 0xFF); // CS1 - 13791056 to 13791196
writeRegister(0x16, 0xC0); // FIFO CTRL - 13791210 to 13791345
writeRegister(0x40, 0x05); // TX Buffer - 13791358 to 13791492
writeRegister(0x41, 0x0E); // TX Buffer - 13791502 to 13791642
writeRegister(0x44, 0x23); // TX Buffer - 13791651 to 13791790
writeRegister(0x45, 0x11); // TX Buffer - 13791799 to 13791937
writeRegister(0x46, 0x13); // TX Buffer - 13791948 to 13792086
writeRegister(0x04, 0x07); // TX - 13792097 to 13792234
writeRegister(0x00, 0xFF); // CS0 - 13798962 to 13799103
writeRegister(0x01, 0xFF); // CS1 - 13799112 to 13799252
writeRegister(0x16, 0xC0); // FIFO CTRL - 13799266 to 13799401
writeRegister(0x40, 0x05); // TX Buffer - 13799415 to 13799548
writeRegister(0x41, 0x0E); // TX Buffer - 13799562 to 13799697
writeRegister(0x44, 0x23); // TX Buffer - 13799711 to 13799845
writeRegister(0x45, 0x11); // TX Buffer - 13799859 to 13799995
writeRegister(0x46, 0x13); // TX Buffer - 13800007 to 13800144
writeRegister(0x04, 0x07); // TX - 13800156 to 13800292
writeRegister(0x00, 0xFF); // CS0 - 13806934 to 13807075
writeRegister(0x01, 0xFF); // CS1 - 13807087 to 13807231
writeRegister(0x16, 0xC0); // FIFO CTRL - 13807238 to 13807376
writeRegister(0x40, 0x05); // TX Buffer - 13807386 to 13807521
writeRegister(0x41, 0x0E); // TX Buffer - 13807534 to 13807668
writeRegister(0x44, 0x23); // TX Buffer - 13807682 to 13807818
writeRegister(0x45, 0x11); // TX Buffer - 13807831 to 13807965
writeRegister(0x46, 0x13); // TX Buffer - 13807979 to 13808122
writeRegister(0x04, 0x07); // TX - 13808128 to 13808262
writeRegister(0x00, 0xFF); // CS0 - 13814909 to 13815050
writeRegister(0x01, 0xFF); // CS1 - 13815059 to 13815200
writeRegister(0x16, 0xC0); // FIFO CTRL - 13815213 to 13815347
writeRegister(0x40, 0x05); // TX Buffer - 13815361 to 13815496
writeRegister(0x41, 0x0E); // TX Buffer - 13815509 to 13815643
writeRegister(0x44, 0x23); // TX Buffer - 13815657 to 13815793
writeRegister(0x45, 0x11); // TX Buffer - 13815805 to 13815940
writeRegister(0x46, 0x13); // TX Buffer - 13815954 to 13816089
writeRegister(0x04, 0x07); // TX - 13816103 to 13816237
writeRegister(0x00, 0xFF); // CS0 - 13822965 to 13823106
writeRegister(0x01, 0xFF); // CS1 - 13823119 to 13823255
writeRegister(0x16, 0xC0); // FIFO CTRL - 13823269 to 13823404
writeRegister(0x40, 0x05); // TX Buffer - 13823417 to 13823551
writeRegister(0x41, 0x0E); // TX Buffer - 13823565 to 13823700
writeRegister(0x44, 0x23); // TX Buffer - 13823713 to 13823849
writeRegister(0x45, 0x11); // TX Buffer - 13823862 to 13823996
writeRegister(0x46, 0x13); // TX Buffer - 13824010 to 13824145
writeRegister(0x04, 0x07); // TX - 13824159 to 13824293
writeRegister(0x00, 0xFF); // CS0 - 13830940 to 13831076
writeRegister(0x01, 0xFF); // CS1 - 13831090 to 13831230
writeRegister(0x16, 0xC0); // FIFO CTRL - 13831240 to 13831379
writeRegister(0x40, 0x05); // TX Buffer - 13831389 to 13831530
writeRegister(0x41, 0x0E); // TX Buffer - 13831536 to 13831676
writeRegister(0x44, 0x23); // TX Buffer - 13831685 to 13831827
writeRegister(0x45, 0x11); // TX Buffer - 13831833 to 13831975
writeRegister(0x46, 0x13); // TX Buffer - 13831982 to 13832120
writeRegister(0x04, 0x07); // TX - 13832131 to 13832272
writeRegister(0x00, 0xFF); // CS0 - 13838912 to 13839051
writeRegister(0x01, 0xFF); // CS1 - 13839065 to 13839203
writeRegister(0x16, 0xC0); // FIFO CTRL - 13839215 to 13839350
writeRegister(0x40, 0x05); // TX Buffer - 13839364 to 13839499
writeRegister(0x41, 0x0E); // TX Buffer - 13839511 to 13839646
writeRegister(0x44, 0x23); // TX Buffer - 13839660 to 13839796
writeRegister(0x45, 0x11); // TX Buffer - 13839808 to 13839944
writeRegister(0x46, 0x13); // TX Buffer - 13839957 to 13840093
writeRegister(0x04, 0x07); // TX - 13840106 to 13840241
writeRegister(0x00, 0xFF); // CS0 - 13846968 to 13847109
writeRegister(0x01, 0xFF); // CS1 - 13847121 to 13847265
writeRegister(0x16, 0xC0); // FIFO CTRL - 13847272 to 13847410
writeRegister(0x40, 0x05); // TX Buffer - 13847420 to 13847555
writeRegister(0x41, 0x0E); // TX Buffer - 13847568 to 13847702
writeRegister(0x44, 0x23); // TX Buffer - 13847716 to 13847852
writeRegister(0x45, 0x11); // TX Buffer - 13847865 to 13847999
writeRegister(0x46, 0x13); // TX Buffer - 13848013 to 13848148
writeRegister(0x04, 0x07); // TX - 13848162 to 13848296
writeRegister(0x00, 0xFF); // CS0 - 13854943 to 13855087
writeRegister(0x01, 0xFF); // CS1 - 13855093 to 13855234
writeRegister(0x16, 0xC0); // FIFO CTRL - 13855247 to 13855381
writeRegister(0x40, 0x05); // TX Buffer - 13855395 to 13855530
writeRegister(0x41, 0x0E); // TX Buffer - 13855539 to 13855677
writeRegister(0x44, 0x23); // TX Buffer - 13855688 to 13855827
writeRegister(0x45, 0x11); // TX Buffer - 13855836 to 13855974
writeRegister(0x46, 0x13); // TX Buffer - 13855985 to 13856123
writeRegister(0x04, 0x07); // TX - 13856137 to 13856271
writeRegister(0x00, 0xFF); // CS0 - 13862914 to 13863054
writeRegister(0x01, 0xFF); // CS1 - 13863068 to 13863212
writeRegister(0x16, 0xC0); // FIFO CTRL - 13863218 to 13863356
writeRegister(0x40, 0x05); // TX Buffer - 13863367 to 13863500
writeRegister(0x41, 0x0E); // TX Buffer - 13863514 to 13863649
writeRegister(0x44, 0x23); // TX Buffer - 13863663 to 13863797
writeRegister(0x45, 0x11); // TX Buffer - 13863811 to 13863947
writeRegister(0x46, 0x13); // TX Buffer - 13863959 to 13864096
writeRegister(0x04, 0x07); // TX - 13864108 to 13864244
writeRegister(0x00, 0xFF); // CS0 - 13870974 to 13871110
writeRegister(0x01, 0xFF); // CS1 - 13871124 to 13871264
writeRegister(0x16, 0xC0); // FIFO CTRL - 13871274 to 13871413
writeRegister(0x40, 0x05); // TX Buffer - 13871423 to 13871564
writeRegister(0x41, 0x0E); // TX Buffer - 13871570 to 13871710
writeRegister(0x44, 0x23); // TX Buffer - 13871719 to 13871861
writeRegister(0x45, 0x11); // TX Buffer - 13871867 to 13872009
writeRegister(0x46, 0x13); // TX Buffer - 13872016 to 13872154
writeRegister(0x04, 0x07); // TX - 13872165 to 13872306
writeRegister(0x00, 0xFF); // CS0 - 13878946 to 13879085
writeRegister(0x01, 0xFF); // CS1 - 13879096 to 13879237
writeRegister(0x16, 0xC0); // FIFO CTRL - 13879249 to 13879384
writeRegister(0x40, 0x05); // TX Buffer - 13879398 to 13879533
writeRegister(0x41, 0x0E); // TX Buffer - 13879545 to 13879680
writeRegister(0x44, 0x23); // TX Buffer - 13879694 to 13879830
writeRegister(0x45, 0x11); // TX Buffer - 13879842 to 13879978
writeRegister(0x46, 0x13); // TX Buffer - 13879991 to 13880127
writeRegister(0x04, 0x07); // TX - 13880140 to 13880275
writeRegister(0x00, 0xFF); // CS0 - 13886921 to 13887058
writeRegister(0x01, 0xFF); // CS1 - 13887071 to 13887212
writeRegister(0x16, 0xC0); // FIFO CTRL - 13887221 to 13887359
writeRegister(0x40, 0x05); // TX Buffer - 13887369 to 13887511
writeRegister(0x41, 0x0E); // TX Buffer - 13887517 to 13887655
writeRegister(0x44, 0x23); // TX Buffer - 13887665 to 13887808
writeRegister(0x45, 0x11); // TX Buffer - 13887814 to 13887956
writeRegister(0x46, 0x13); // TX Buffer - 13887962 to 13888102
writeRegister(0x04, 0x07); // TX - 13888111 to 13888253
writeRegister(0x00, 0xFF); // CS0 - 13894977 to 13895121
writeRegister(0x01, 0xFF); // CS1 - 13895127 to 13895268
writeRegister(0x16, 0xC0); // FIFO CTRL - 13895281 to 13895415
writeRegister(0x40, 0x05); // TX Buffer - 13895429 to 13895564
writeRegister(0x41, 0x0E); // TX Buffer - 13895573 to 13895711
writeRegister(0x44, 0x23); // TX Buffer - 13895722 to 13895861
writeRegister(0x45, 0x11); // TX Buffer - 13895870 to 13896008
writeRegister(0x46, 0x13); // TX Buffer - 13896019 to 13896157
writeRegister(0x04, 0x07); // TX - 13896171 to 13896305
writeRegister(0x00, 0xFF); // CS0 - 13902949 to 13903088
writeRegister(0x01, 0xFF); // CS1 - 13903102 to 13903246
writeRegister(0x16, 0xC0); // FIFO CTRL - 13903252 to 13903393
writeRegister(0x40, 0x05); // TX Buffer - 13903401 to 13903534
writeRegister(0x41, 0x0E); // TX Buffer - 13903548 to 13903683
writeRegister(0x44, 0x23); // TX Buffer - 13903697 to 13903831
writeRegister(0x45, 0x11); // TX Buffer - 13903845 to 13903981
writeRegister(0x46, 0x13); // TX Buffer - 13903994 to 13904130
writeRegister(0x04, 0x07); // TX - 13904142 to 13904278
writeRegister(0x00, 0xFF); // CS0 - 13910923 to 13911067
writeRegister(0x01, 0xFF); // CS1 - 13911073 to 13911213
writeRegister(0x16, 0xC0); // FIFO CTRL - 13911227 to 13911362
writeRegister(0x40, 0x05); // TX Buffer - 13911376 to 13911509
writeRegister(0x41, 0x0E); // TX Buffer - 13911520 to 13911658
writeRegister(0x44, 0x23); // TX Buffer - 13911668 to 13911806
writeRegister(0x45, 0x11); // TX Buffer - 13911817 to 13911956
writeRegister(0x46, 0x13); // TX Buffer - 13911965 to 13912105
writeRegister(0x04, 0x07); // TX - 13912117 to 13912253
writeRegister(0x00, 0xFF); // CS0 - 13918895 to 13919036
writeRegister(0x01, 0xFF); // CS1 - 13919048 to 13919192
writeRegister(0x16, 0xC0); // FIFO CTRL - 13919199 to 13919341
writeRegister(0x40, 0x05); // TX Buffer - 13919347 to 13919482
writeRegister(0x41, 0x0E); // TX Buffer - 13919495 to 13919629
writeRegister(0x44, 0x23); // TX Buffer - 13919643 to 13919779
writeRegister(0x45, 0x11); // TX Buffer - 13919792 to 13919926
writeRegister(0x46, 0x13); // TX Buffer - 13919940 to 13920075
writeRegister(0x04, 0x07); // TX - 13920089 to 13920223
writeRegister(0x00, 0xFF); // CS0 - 13926955 to 13927092
writeRegister(0x01, 0xFF); // CS1 - 13927105 to 13927246
writeRegister(0x16, 0xC0); // FIFO CTRL - 13927255 to 13927393
writeRegister(0x40, 0x05); // TX Buffer - 13927403 to 13927545
writeRegister(0x41, 0x0E); // TX Buffer - 13927551 to 13927692
writeRegister(0x44, 0x23); // TX Buffer - 13927699 to 13927842
writeRegister(0x45, 0x11); // TX Buffer - 13927848 to 13927990
writeRegister(0x46, 0x13); // TX Buffer - 13927996 to 13928139
writeRegister(0x04, 0x07); // TX - 13928145 to 13928287
writeRegister(0x00, 0xFF); // CS0 - 13934926 to 13935067
writeRegister(0x01, 0xFF); // CS1 - 13935076 to 13935216
writeRegister(0x16, 0xC0); // FIFO CTRL - 13935230 to 13935365
writeRegister(0x40, 0x05); // TX Buffer - 13935378 to 13935512
writeRegister(0x41, 0x0E); // TX Buffer - 13935526 to 13935661
writeRegister(0x44, 0x23); // TX Buffer - 13935674 to 13935809
writeRegister(0x45, 0x11); // TX Buffer - 13935823 to 13935959
writeRegister(0x46, 0x13); // TX Buffer - 13935971 to 13936106
writeRegister(0x04, 0x07); // TX - 13936120 to 13936254
writeRegister(0x00, 0xFF); // CS0 - 13942901 to 13943037
writeRegister(0x01, 0xFF); // CS1 - 13943051 to 13943191
writeRegister(0x16, 0xC0); // FIFO CTRL - 13943202 to 13943340
writeRegister(0x40, 0x05); // TX Buffer - 13943350 to 13943491
writeRegister(0x41, 0x0E); // TX Buffer - 13943497 to 13943640
writeRegister(0x44, 0x23); // TX Buffer - 13943646 to 13943788
writeRegister(0x45, 0x11); // TX Buffer - 13943794 to 13943937
writeRegister(0x46, 0x13); // TX Buffer - 13943943 to 13944085
writeRegister(0x04, 0x07); // TX - 13944092 to 13944233
writeRegister(0x00, 0xFF); // CS0 - 13950958 to 13951101
writeRegister(0x01, 0xFF); // CS1 - 13951108 to 13951249
writeRegister(0x16, 0xC0); // FIFO CTRL - 13951261 to 13951396
writeRegister(0x40, 0x05); // TX Buffer - 13951410 to 13951545
writeRegister(0x41, 0x0E); // TX Buffer - 13951554 to 13951692
writeRegister(0x44, 0x23); // TX Buffer - 13951702 to 13951842
writeRegister(0x45, 0x11); // TX Buffer - 13951851 to 13951990
writeRegister(0x46, 0x13); // TX Buffer - 13951999 to 13952139
writeRegister(0x04, 0x07); // TX - 13952152 to 13952287
writeRegister(0x04, 0x00); // RDO-OFF - 13952538 to 13952671
writeRegister(0x00, 0xFF); // CS0 - 13952685 to 13952826
writeRegister(0x0B, 0x1D); // RC Ack Config - 13952835 to 13952975
writeRegister(0x07, 0x1A); // Channel Selection - 13952990 to 13953125
writeRegister(0x16, 0x10); // FIFO CTRL - 13953147 to 13953281
writeRegister(0x00, 0xFF); // CS0 - 13953295 to 13953434
writeRegister(0x01, 0xFF); // CS1 - 13953445 to 13953586
writeRegister(0x0E, 0x5A); // ADDR - 13953598 to 13953734
writeRegister(0x0F, 0x00); // ADDR - 13953748 to 13953882
writeRegister(0x10, 0x5A); // ADDR - 13953896 to 13954030
writeRegister(0x11, 0x5A); // PEER - 13954044 to 13954179
writeRegister(0x12, 0x00); // PEER - 13954193 to 13954326
writeRegister(0x13, 0x5A); // PEER - 13954340 to 13954476
writeRegister(0x04, 0x02); // RX Enable - 13954490 to 13954623
writeRegister(0x02, 0x80); // Int1Msk - 13954637 to 13954770
writeRegister(0x03, 0x00); // Int2Msk - 13954780 to 13954913
writeRegister(0x00, 0xFF); // CS0 - 13954927 to 13955071
writeRegister(0x01, 0xFF); // CS1 - 13955077 to 13955217
delay(4692); // Delay 4692364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 18647444 to 18647581
writeRegister(0x00, 0xFF); // CS0 - 18647587 to 18647728
writeRegister(0x06, 0x17); // PWR-CFG - 18655190 to 18655330
delay(1907); // Delay 1907522 cycles
writeRegister(0x1A, 0xB3); // RST Phase 1 - 20562773 to 20562852
writeRegister(0x1A, 0x5E); // RST Phase 2 - 20562858 to 20562937
writeRegister(0x06, 0x37); // PWR-CFG - 20562952 to 20563030
result = readRegister(0x01); // CS1 - Expect 0x02 - 20563040 to 20563188
result = readRegister(0x01); // CS1 - Expect 0x02 - 20563203 to 20563352
result = readRegister(0x01); // CS1 - Expect 0x02 - 20563367 to 20563514
result = readRegister(0x01); // CS1 - Expect 0x03 - 20563531 to 20563679
writeRegister(0x0B, 0x1D); // RC Ack Config - 20563693 to 20563771
writeRegister(0x16, 0x10); // FIFO CTRL - 20563777 to 20563854
writeRegister(0x00, 0xFF); // CS0 - 20563860 to 20563939
writeRegister(0x01, 0xFF); // CS1 - 20563945 to 20564024
writeRegister(0x07, 0x1A); // Channel Selection - 20564033 to 20564109
writeRegister(0x0E, 0x5A); // ADDR - 20564117 to 20564194
writeRegister(0x0F, 0x00); // ADDR - 20564202 to 20564279
writeRegister(0x10, 0x5A); // ADDR - 20564285 to 20564362
writeRegister(0x11, 0x5A); // PEER - 20564368 to 20564446
writeRegister(0x12, 0x00); // PEER - 20564452 to 20564528
writeRegister(0x13, 0x5A); // PEER - 20564535 to 20564613
writeRegister(0x04, 0x02); // RX Enable - 20564619 to 20564695
writeRegister(0x02, 0x80); // Int1Msk - 20564701 to 20564777
writeRegister(0x03, 0x00); // Int2Msk - 20564783 to 20564859
writeRegister(0x00, 0xFF); // CS0 - 20564865 to 20564945
writeRegister(0x01, 0xFF); // CS1 - 20564950 to 20565029
delay(10); // Delay 10254 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 20575208 to 20575283
writeRegister(0x00, 0xFF); // CS0 - 20575289 to 20575368
writeRegister(0x05, 0x02); // Unknown - 20575374 to 20575449
delay(839); // Delay 839244 cycles
writeRegister(0x1A, 0xB3); // RST Phase 1 - 21414552 to 21414693
writeRegister(0x1A, 0x5E); // RST Phase 2 - 21414702 to 21414842
writeRegister(0x06, 0x37); // PWR-CFG - 21415592 to 21415732
result = readRegister(0x01); // CS1 - Expect 0x02 - 21415748 to 21416013
result = readRegister(0x01); // CS1 - Expect 0x02 - 21416038 to 21416302
result = readRegister(0x01); // CS1 - Expect 0x03 - 21416332 to 21416592
writeRegister(0x08, 0x31); // Unknown - 21416616 to 21416755
writeRegister(0x0C, 0x02); // Unknown - 21416764 to 21416898
writeRegister(0x00, 0xFF); // CS0 - 21416952 to 21417091
writeRegister(0x01, 0xFF); // CS1 - 21417105 to 21417243
writeRegister(0x07, 0x1A); // Channel Selection - 21417257 to 21417396
writeRegister(0x0E, 0x5A); // ADDR - 21417410 to 21417546
writeRegister(0x0F, 0x00); // ADDR - 21417560 to 21417694
writeRegister(0x10, 0x5A); // ADDR - 21417708 to 21417842
writeRegister(0x11, 0x5A); // PEER - 21417856 to 21417991
writeRegister(0x12, 0x00); // PEER - 21418005 to 21418138
writeRegister(0x13, 0x5A); // PEER - 21418152 to 21418288
writeRegister(0x14, 0x1F); // TX Length - 21418301 to 21418437
writeRegister(0x02, 0x40); // Int1Msk - 21418451 to 21418584
writeRegister(0x03, 0x00); // Int2Msk - 21418598 to 21418731
writeRegister(0x00, 0xFF); // CS0 - 21418741 to 21418882
writeRegister(0x01, 0xFF); // CS1 - 21418895 to 21419039
writeRegister(0x16, 0xC0); // FIFO CTRL - 21419046 to 21419184
writeRegister(0x40, 0x02); // TX Buffer - 21419195 to 21419328
writeRegister(0x41, 0x09); // TX Buffer - 21419342 to 21419477
writeRegister(0x42, 0x76); // TX Buffer - 21419490 to 21419629
writeRegister(0x43, 0x01); // TX Buffer - 21419639 to 21419773
writeRegister(0x44, 0x23); // TX Buffer - 21419787 to 21419923
writeRegister(0x45, 0x01); // TX Buffer - 21419935 to 21420071
writeRegister(0x46, 0x13); // TX Buffer - 21420083 to 21420220
writeRegister(0x04, 0x07); // TX - 21420232 to 21420368
writeRegister(0x00, 0xFF); // CS0 - 21421394 to 21421530
writeRegister(0x01, 0xFF); // CS1 - 21421544 to 21421685
writeRegister(0x07, 0x1A); // Channel Selection - 21421700 to 21421835
writeRegister(0x0E, 0x5A); // ADDR - 21421849 to 21421988
writeRegister(0x0F, 0x00); // ADDR - 21421999 to 21422139
writeRegister(0x10, 0x5A); // ADDR - 21422147 to 21422289
writeRegister(0x11, 0x5A); // PEER - 21422295 to 21422434
writeRegister(0x12, 0x00); // PEER - 21422444 to 21422577
writeRegister(0x13, 0x5A); // PEER - 21422591 to 21422733
writeRegister(0x14, 0x1F); // TX Length - 21422741 to 21422881
writeRegister(0x02, 0x40); // Int1Msk - 21422890 to 21423023
writeRegister(0x03, 0x00); // Int2Msk - 21423037 to 21423170
writeRegister(0x00, 0xFF); // CS0 - 21423184 to 21423320
writeRegister(0x01, 0xFF); // CS1 - 21423334 to 21423475
writeRegister(0x16, 0xC0); // FIFO CTRL - 21423489 to 21423623
writeRegister(0x40, 0x02); // TX Buffer - 21423637 to 21423770
writeRegister(0x41, 0x09); // TX Buffer - 21423781 to 21423922
writeRegister(0x42, 0x75); // TX Buffer - 21423929 to 21424069
writeRegister(0x43, 0x01); // TX Buffer - 21424078 to 21424217
writeRegister(0x44, 0x23); // TX Buffer - 21424226 to 21424364
writeRegister(0x45, 0x01); // TX Buffer - 21424374 to 21424516
writeRegister(0x46, 0x13); // TX Buffer - 21424522 to 21424662
writeRegister(0x04, 0x07); // TX - 21424671 to 21424813
writeRegister(0x00, 0xFF); // CS0 - 21429293 to 21429429
writeRegister(0x01, 0xFF); // CS1 - 21429443 to 21429583
writeRegister(0x07, 0x1A); // Channel Selection - 21429599 to 21429734
writeRegister(0x0E, 0x5A); // ADDR - 21429749 to 21429888
writeRegister(0x0F, 0x00); // ADDR - 21429898 to 21430036
writeRegister(0x10, 0x5A); // ADDR - 21430046 to 21430184
writeRegister(0x11, 0x5A); // PEER - 21430194 to 21430333
writeRegister(0x12, 0x00); // PEER - 21430343 to 21430477
writeRegister(0x13, 0x5A); // PEER - 21430490 to 21430629
writeRegister(0x14, 0x1F); // TX Length - 21430640 to 21430780
writeRegister(0x02, 0x40); // Int1Msk - 21430789 to 21430922
writeRegister(0x03, 0x00); // Int2Msk - 21430936 to 21431069
writeRegister(0x00, 0xFF); // CS0 - 21431083 to 21431219
writeRegister(0x01, 0xFF); // CS1 - 21431233 to 21431373
writeRegister(0x16, 0xC0); // FIFO CTRL - 21431388 to 21431523
writeRegister(0x40, 0x02); // TX Buffer - 21431536 to 21431670
writeRegister(0x41, 0x09); // TX Buffer - 21431680 to 21431819
writeRegister(0x42, 0x74); // TX Buffer - 21431828 to 21431968
writeRegister(0x43, 0x01); // TX Buffer - 21431977 to 21432114
writeRegister(0x44, 0x23); // TX Buffer - 21432125 to 21432264
writeRegister(0x45, 0x01); // TX Buffer - 21432273 to 21432415
writeRegister(0x46, 0x13); // TX Buffer - 21432421 to 21432561
writeRegister(0x04, 0x07); // TX - 21432570 to 21432712
writeRegister(0x00, 0xFF); // CS0 - 21437328 to 21437469
writeRegister(0x01, 0xFF); // CS1 - 21437482 to 21437618
writeRegister(0x07, 0x1A); // Channel Selection - 21437637 to 21437773
writeRegister(0x0E, 0x5A); // ADDR - 21437787 to 21437923
writeRegister(0x0F, 0x00); // ADDR - 21437936 to 21438071
writeRegister(0x10, 0x5A); // ADDR - 21438084 to 21438219
writeRegister(0x11, 0x5A); // PEER - 21438233 to 21438368
writeRegister(0x12, 0x00); // PEER - 21438382 to 21438515
writeRegister(0x13, 0x5A); // PEER - 21438529 to 21438666
writeRegister(0x14, 0x1F); // TX Length - 21438678 to 21438821
writeRegister(0x02, 0x40); // Int1Msk - 21438828 to 21438961
writeRegister(0x03, 0x00); // Int2Msk - 21438975 to 21439108
writeRegister(0x00, 0xFF); // CS0 - 21439118 to 21439259
writeRegister(0x01, 0xFF); // CS1 - 21439272 to 21439416
writeRegister(0x16, 0xC0); // FIFO CTRL - 21439423 to 21439561
writeRegister(0x40, 0x02); // TX Buffer - 21439571 to 21439711
writeRegister(0x41, 0x09); // TX Buffer - 21439718 to 21439854
writeRegister(0x42, 0x73); // TX Buffer - 21439866 to 21440009
writeRegister(0x43, 0x01); // TX Buffer - 21440016 to 21440157
writeRegister(0x44, 0x23); // TX Buffer - 21440164 to 21440306
writeRegister(0x45, 0x01); // TX Buffer - 21440312 to 21440446
writeRegister(0x46, 0x13); // TX Buffer - 21440460 to 21440603
writeRegister(0x04, 0x07); // TX - 21440609 to 21440743
writeRegister(0x00, 0xFF); // CS0 - 21445367 to 21445508
writeRegister(0x01, 0xFF); // CS1 - 21445517 to 21445657
writeRegister(0x07, 0x1A); // Channel Selection - 21445673 to 21445813
writeRegister(0x0E, 0x5A); // ADDR - 21445826 to 21445962
writeRegister(0x0F, 0x00); // ADDR - 21445975 to 21446110
writeRegister(0x10, 0x5A); // ADDR - 21446123 to 21446258
writeRegister(0x11, 0x5A); // PEER - 21446272 to 21446407
writeRegister(0x12, 0x00); // PEER - 21446421 to 21446554
writeRegister(0x13, 0x5A); // PEER - 21446568 to 21446703
writeRegister(0x14, 0x1F); // TX Length - 21446717 to 21446854
writeRegister(0x02, 0x40); // Int1Msk - 21446867 to 21447000
writeRegister(0x03, 0x00); // Int2Msk - 21447014 to 21447147
writeRegister(0x00, 0xFF); // CS0 - 21447157 to 21447298
writeRegister(0x01, 0xFF); // CS1 - 21447310 to 21447447
writeRegister(0x16, 0xC0); // FIFO CTRL - 21447462 to 21447600
writeRegister(0x40, 0x02); // TX Buffer - 21447610 to 21447744
writeRegister(0x41, 0x09); // TX Buffer - 21447757 to 21447893
writeRegister(0x42, 0x72); // TX Buffer - 21447905 to 21448040
writeRegister(0x43, 0x01); // TX Buffer - 21448054 to 21448188
writeRegister(0x44, 0x23); // TX Buffer - 21448202 to 21448338
writeRegister(0x45, 0x01); // TX Buffer - 21448351 to 21448486
writeRegister(0x46, 0x13); // TX Buffer - 21448499 to 21448635
writeRegister(0x04, 0x07); // TX - 21448648 to 21448783
writeRegister(0x00, 0xFF); // CS0 - 21453406 to 21453549
writeRegister(0x01, 0xFF); // CS1 - 21453556 to 21453697
writeRegister(0x07, 0x1A); // Channel Selection - 21453711 to 21453850
writeRegister(0x0E, 0x5A); // ADDR - 21453861 to 21454000
writeRegister(0x0F, 0x00); // ADDR - 21454014 to 21454148
writeRegister(0x10, 0x5A); // ADDR - 21454158 to 21454298
writeRegister(0x11, 0x5A); // PEER - 21454307 to 21454445
writeRegister(0x12, 0x00); // PEER - 21454459 to 21454592
writeRegister(0x13, 0x5A); // PEER - 21454603 to 21454742
writeRegister(0x14, 0x1F); // TX Length - 21454752 to 21454891
writeRegister(0x02, 0x40); // Int1Msk - 21454905 to 21455038
writeRegister(0x03, 0x00); // Int2Msk - 21455049 to 21455182
writeRegister(0x00, 0xFF); // CS0 - 21455196 to 21455335
writeRegister(0x01, 0xFF); // CS1 - 21455346 to 21455487
writeRegister(0x16, 0xC0); // FIFO CTRL - 21455500 to 21455635
writeRegister(0x40, 0x02); // TX Buffer - 21455649 to 21455782
writeRegister(0x41, 0x09); // TX Buffer - 21455796 to 21455931
writeRegister(0x42, 0x71); // TX Buffer - 21455944 to 21456080
writeRegister(0x43, 0x01); // TX Buffer - 21456093 to 21456228
writeRegister(0x44, 0x23); // TX Buffer - 21456241 to 21456375
writeRegister(0x45, 0x01); // TX Buffer - 21456389 to 21456523
writeRegister(0x46, 0x13); // TX Buffer - 21456534 to 21456672
writeRegister(0x04, 0x07); // TX - 21456686 to 21456820
writeRegister(0x00, 0xFF); // CS0 - 21461304 to 21461448
writeRegister(0x01, 0xFF); // CS1 - 21461454 to 21461594
writeRegister(0x07, 0x1A); // Channel Selection - 21461610 to 21461753
writeRegister(0x0E, 0x5A); // ADDR - 21461760 to 21461899
writeRegister(0x0F, 0x00); // ADDR - 21461913 to 21462047
writeRegister(0x10, 0x5A); // ADDR - 21462057 to 21462195
writeRegister(0x11, 0x5A); // PEER - 21462206 to 21462344
writeRegister(0x12, 0x00); // PEER - 21462358 to 21462491
writeRegister(0x13, 0x5A); // PEER - 21462502 to 21462641
writeRegister(0x14, 0x1F); // TX Length - 21462651 to 21462790
writeRegister(0x02, 0x40); // Int1Msk - 21462804 to 21462937
writeRegister(0x03, 0x00); // Int2Msk - 21462947 to 21463081
writeRegister(0x00, 0xFF); // CS0 - 21463094 to 21463235
writeRegister(0x01, 0xFF); // CS1 - 21463244 to 21463384
writeRegister(0x16, 0xC0); // FIFO CTRL - 21463399 to 21463534
writeRegister(0x40, 0x02); // TX Buffer - 21463548 to 21463681
writeRegister(0x41, 0x09); // TX Buffer - 21463695 to 21463830
writeRegister(0x42, 0x70); // TX Buffer - 21463843 to 21463977
writeRegister(0x43, 0x01); // TX Buffer - 21463991 to 21464125
writeRegister(0x44, 0x23); // TX Buffer - 21464135 to 21464275
writeRegister(0x45, 0x01); // TX Buffer - 21464284 to 21464423
writeRegister(0x46, 0x13); // TX Buffer - 21464432 to 21464572
writeRegister(0x04, 0x07); // TX - 21464581 to 21464718
writeRegister(0x00, 0xFF); // CS0 - 21469339 to 21469480
writeRegister(0x01, 0xFF); // CS1 - 21469492 to 21469636
writeRegister(0x07, 0x1A); // Channel Selection - 21469648 to 21469783
writeRegister(0x0E, 0x5A); // ADDR - 21469798 to 21469941
writeRegister(0x0F, 0x00); // ADDR - 21469947 to 21470081
writeRegister(0x10, 0x5A); // ADDR - 21470095 to 21470230
writeRegister(0x11, 0x5A); // PEER - 21470244 to 21470385
writeRegister(0x12, 0x00); // PEER - 21470393 to 21470526
writeRegister(0x13, 0x5A); // PEER - 21470540 to 21470675
writeRegister(0x14, 0x1F); // TX Length - 21470689 to 21470832
writeRegister(0x02, 0x40); // Int1Msk - 21470838 to 21470972
writeRegister(0x03, 0x00); // Int2Msk - 21470985 to 21471119
writeRegister(0x00, 0xFF); // CS0 - 21471132 to 21471270
writeRegister(0x01, 0xFF); // CS1 - 21471282 to 21471422
writeRegister(0x16, 0xC0); // FIFO CTRL - 21471437 to 21471572
writeRegister(0x40, 0x02); // TX Buffer - 21471586 to 21471719
writeRegister(0x41, 0x09); // TX Buffer - 21471729 to 21471871
writeRegister(0x42, 0x6F); // TX Buffer - 21471877 to 21472018
writeRegister(0x43, 0x01); // TX Buffer - 21472027 to 21472166
writeRegister(0x44, 0x23); // TX Buffer - 21472175 to 21472313
writeRegister(0x45, 0x01); // TX Buffer - 21472323 to 21472465
writeRegister(0x46, 0x13); // TX Buffer - 21472471 to 21472611
writeRegister(0x04, 0x07); // TX - 21472620 to 21472762
writeRegister(0x00, 0xFF); // CS0 - 21477378 to 21477519
writeRegister(0x01, 0xFF); // CS1 - 21477532 to 21477676
writeRegister(0x07, 0x1A); // Channel Selection - 21477688 to 21477823
writeRegister(0x0E, 0x5A); // ADDR - 21477837 to 21477973
writeRegister(0x0F, 0x00); // ADDR - 21477987 to 21478121
writeRegister(0x10, 0x5A); // ADDR - 21478135 to 21478269
writeRegister(0x11, 0x5A); // PEER - 21478283 to 21478418
writeRegister(0x12, 0x00); // PEER - 21478432 to 21478565
writeRegister(0x13, 0x5A); // PEER - 21478579 to 21478715
writeRegister(0x14, 0x1F); // TX Length - 21478728 to 21478872
writeRegister(0x02, 0x40); // Int1Msk - 21478878 to 21479011
writeRegister(0x03, 0x00); // Int2Msk - 21479025 to 21479158
writeRegister(0x00, 0xFF); // CS0 - 21479172 to 21479309
writeRegister(0x01, 0xFF); // CS1 - 21479322 to 21479463
writeRegister(0x16, 0xC0); // FIFO CTRL - 21479476 to 21479611
writeRegister(0x40, 0x02); // TX Buffer - 21479625 to 21479758
writeRegister(0x41, 0x09); // TX Buffer - 21479769 to 21479904
writeRegister(0x42, 0x6E); // TX Buffer - 21479916 to 21480056
writeRegister(0x43, 0x01); // TX Buffer - 21480066 to 21480208
writeRegister(0x44, 0x23); // TX Buffer - 21480214 to 21480356
writeRegister(0x45, 0x01); // TX Buffer - 21480362 to 21480498
writeRegister(0x46, 0x13); // TX Buffer - 21480510 to 21480653
writeRegister(0x04, 0x07); // TX - 21480659 to 21480793
writeRegister(0x00, 0xFF); // CS0 - 21485417 to 21485558
writeRegister(0x01, 0xFF); // CS1 - 21485571 to 21485707
writeRegister(0x07, 0x1A); // Channel Selection - 21485723 to 21485862
writeRegister(0x0E, 0x5A); // ADDR - 21485876 to 21486012
writeRegister(0x0F, 0x00); // ADDR - 21486026 to 21486160
writeRegister(0x10, 0x5A); // ADDR - 21486174 to 21486308
writeRegister(0x11, 0x5A); // PEER - 21486322 to 21486457
writeRegister(0x12, 0x00); // PEER - 21486471 to 21486604
writeRegister(0x13, 0x5A); // PEER - 21486618 to 21486754
writeRegister(0x14, 0x1F); // TX Length - 21486767 to 21486904
writeRegister(0x02, 0x40); // Int1Msk - 21486917 to 21487050
writeRegister(0x03, 0x00); // Int2Msk - 21487064 to 21487197
writeRegister(0x00, 0xFF); // CS0 - 21487207 to 21487348
writeRegister(0x01, 0xFF); // CS1 - 21487361 to 21487505
writeRegister(0x16, 0xC0); // FIFO CTRL - 21487512 to 21487650
writeRegister(0x40, 0x02); // TX Buffer - 21487660 to 21487794
writeRegister(0x41, 0x09); // TX Buffer - 21487807 to 21487943
writeRegister(0x42, 0x6D); // TX Buffer - 21487955 to 21488099
writeRegister(0x43, 0x01); // TX Buffer - 21488105 to 21488239
writeRegister(0x44, 0x23); // TX Buffer - 21488253 to 21488389
writeRegister(0x45, 0x01); // TX Buffer - 21488401 to 21488535
writeRegister(0x46, 0x13); // TX Buffer - 21488549 to 21488684
writeRegister(0x04, 0x07); // TX - 21488698 to 21488832
writeRegister(0x00, 0xFF); // CS0 - 21493317 to 21493456
writeRegister(0x01, 0xFF); // CS1 - 21493470 to 21493608
writeRegister(0x07, 0x1A); // Channel Selection - 21493622 to 21493761
writeRegister(0x0E, 0x5A); // ADDR - 21493775 to 21493911
writeRegister(0x0F, 0x00); // ADDR - 21493925 to 21494059
writeRegister(0x10, 0x5A); // ADDR - 21494073 to 21494209
writeRegister(0x11, 0x5A); // PEER - 21494221 to 21494356
writeRegister(0x12, 0x00); // PEER - 21494370 to 21494503
writeRegister(0x13, 0x5A); // PEER - 21494517 to 21494653
writeRegister(0x14, 0x1F); // TX Length - 21494667 to 21494802
writeRegister(0x02, 0x40); // Int1Msk - 21494816 to 21494949
writeRegister(0x03, 0x00); // Int2Msk - 21494963 to 21495096
writeRegister(0x00, 0xFF); // CS0 - 21495107 to 21495246
writeRegister(0x01, 0xFF); // CS1 - 21495260 to 21495404
writeRegister(0x16, 0xC0); // FIFO CTRL - 21495411 to 21495549
writeRegister(0x40, 0x02); // TX Buffer - 21495560 to 21495693
writeRegister(0x41, 0x09); // TX Buffer - 21495707 to 21495842
writeRegister(0x42, 0x6C); // TX Buffer - 21495855 to 21495990
writeRegister(0x43, 0x01); // TX Buffer - 21496004 to 21496139
writeRegister(0x44, 0x23); // TX Buffer - 21496152 to 21496286
writeRegister(0x45, 0x01); // TX Buffer - 21496300 to 21496434
writeRegister(0x46, 0x13); // TX Buffer - 21496448 to 21496583
writeRegister(0x04, 0x07); // TX - 21496597 to 21496731
writeRegister(0x00, 0xFF); // CS0 - 21501355 to 21501496
writeRegister(0x01, 0xFF); // CS1 - 21501505 to 21501645
writeRegister(0x07, 0x1A); // Channel Selection - 21501661 to 21501799
writeRegister(0x0E, 0x5A); // ADDR - 21501810 to 21501950
writeRegister(0x0F, 0x00); // ADDR - 21501963 to 21502099
writeRegister(0x10, 0x5A); // ADDR - 21502111 to 21502246
writeRegister(0x11, 0x5A); // PEER - 21502260 to 21502395
writeRegister(0x12, 0x00); // PEER - 21502409 to 21502542
writeRegister(0x13, 0x5A); // PEER - 21502552 to 21502691
writeRegister(0x14, 0x1F); // TX Length - 21502705 to 21502842
writeRegister(0x02, 0x40); // Int1Msk - 21502854 to 21502988
writeRegister(0x03, 0x00); // Int2Msk - 21502998 to 21503139
writeRegister(0x00, 0xFF); // CS0 - 21503145 to 21503286
writeRegister(0x01, 0xFF); // CS1 - 21503295 to 21503436
writeRegister(0x16, 0xC0); // FIFO CTRL - 21503450 to 21503592
writeRegister(0x40, 0x02); // TX Buffer - 21503598 to 21503731
writeRegister(0x41, 0x09); // TX Buffer - 21503745 to 21503879
writeRegister(0x42, 0x6B); // TX Buffer - 21503893 to 21504030
writeRegister(0x43, 0x01); // TX Buffer - 21504043 to 21504178
writeRegister(0x44, 0x23); // TX Buffer - 21504191 to 21504325
writeRegister(0x45, 0x01); // TX Buffer - 21504339 to 21504473
writeRegister(0x46, 0x13); // TX Buffer - 21504487 to 21504622
writeRegister(0x04, 0x07); // TX - 21504636 to 21504770
writeRegister(0x00, 0xFF); // CS0 - 21509394 to 21509538
writeRegister(0x01, 0xFF); // CS1 - 21509544 to 21509685
writeRegister(0x07, 0x1A); // Channel Selection - 21509700 to 21509841
writeRegister(0x0E, 0x5A); // ADDR - 21509849 to 21509990
writeRegister(0x0F, 0x00); // ADDR - 21510002 to 21510136
writeRegister(0x10, 0x5A); // ADDR - 21510147 to 21510285
writeRegister(0x11, 0x5A); // PEER - 21510295 to 21510434
writeRegister(0x12, 0x00); // PEER - 21510448 to 21510581
writeRegister(0x13, 0x5A); // PEER - 21510591 to 21510730
writeRegister(0x14, 0x1F); // TX Length - 21510741 to 21510881
writeRegister(0x02, 0x40); // Int1Msk - 21510893 to 21511027
writeRegister(0x03, 0x00); // Int2Msk - 21511037 to 21511170
writeRegister(0x00, 0xFF); // CS0 - 21511184 to 21511325
writeRegister(0x01, 0xFF); // CS1 - 21511334 to 21511475
writeRegister(0x16, 0xC0); // FIFO CTRL - 21511489 to 21511623
writeRegister(0x40, 0x02); // TX Buffer - 21511637 to 21511770
writeRegister(0x41, 0x09); // TX Buffer - 21511784 to 21511918
writeRegister(0x42, 0x6A); // TX Buffer - 21511932 to 21512067
writeRegister(0x43, 0x01); // TX Buffer - 21512081 to 21512215
writeRegister(0x44, 0x23); // TX Buffer - 21512229 to 21512365
writeRegister(0x45, 0x01); // TX Buffer - 21512377 to 21512513
writeRegister(0x46, 0x13); // TX Buffer - 21512522 to 21512662
writeRegister(0x04, 0x07); // TX - 21512674 to 21512810
writeRegister(0x00, 0xFF); // CS0 - 21517432 to 21517570
writeRegister(0x01, 0xFF); // CS1 - 21517582 to 21517722
writeRegister(0x07, 0x1A); // Channel Selection - 21517738 to 21517873
writeRegister(0x0E, 0x5A); // ADDR - 21517888 to 21518027
writeRegister(0x0F, 0x00); // ADDR - 21518037 to 21518179
writeRegister(0x10, 0x5A); // ADDR - 21518185 to 21518326
writeRegister(0x11, 0x5A); // PEER - 21518334 to 21518472
writeRegister(0x12, 0x00); // PEER - 21518483 to 21518616
writeRegister(0x13, 0x5A); // PEER - 21518630 to 21518773
writeRegister(0x14, 0x1F); // TX Length - 21518779 to 21518918
writeRegister(0x02, 0x40); // Int1Msk - 21518928 to 21519062
writeRegister(0x03, 0x00); // Int2Msk - 21519075 to 21519209
writeRegister(0x00, 0xFF); // CS0 - 21519222 to 21519360
writeRegister(0x01, 0xFF); // CS1 - 21519372 to 21519512
writeRegister(0x16, 0xC0); // FIFO CTRL - 21519527 to 21519662
writeRegister(0x40, 0x02); // TX Buffer - 21519676 to 21519809
writeRegister(0x41, 0x09); // TX Buffer - 21519819 to 21519961
writeRegister(0x42, 0x69); // TX Buffer - 21519967 to 21520107
writeRegister(0x43, 0x01); // TX Buffer - 21520116 to 21520258
writeRegister(0x44, 0x23); // TX Buffer - 21520264 to 21520406
writeRegister(0x45, 0x01); // TX Buffer - 21520412 to 21520554
writeRegister(0x46, 0x13); // TX Buffer - 21520560 to 21520703
writeRegister(0x04, 0x07); // TX - 21520709 to 21520851
writeRegister(0x00, 0xFF); // CS0 - 21525328 to 21525467
writeRegister(0x01, 0xFF); // CS1 - 21525481 to 21525625
writeRegister(0x07, 0x1A); // Channel Selection - 21525637 to 21525772
writeRegister(0x0E, 0x5A); // ADDR - 21525787 to 21525926
writeRegister(0x0F, 0x00); // ADDR - 21525936 to 21526070
writeRegister(0x10, 0x5A); // ADDR - 21526084 to 21526219
writeRegister(0x11, 0x5A); // PEER - 21526232 to 21526371
writeRegister(0x12, 0x00); // PEER - 21526381 to 21526515
writeRegister(0x13, 0x5A); // PEER - 21526528 to 21526664
writeRegister(0x14, 0x1F); // TX Length - 21526678 to 21526818
writeRegister(0x02, 0x40); // Int1Msk - 21526827 to 21526960
writeRegister(0x03, 0x00); // Int2Msk - 21526974 to 21527107
writeRegister(0x00, 0xFF); // CS0 - 21527121 to 21527257
writeRegister(0x01, 0xFF); // CS1 - 21527271 to 21527411
writeRegister(0x16, 0xC0); // FIFO CTRL - 21527426 to 21527561
writeRegister(0x40, 0x02); // TX Buffer - 21527574 to 21527708
writeRegister(0x41, 0x09); // TX Buffer - 21527718 to 21527860
writeRegister(0x42, 0x68); // TX Buffer - 21527866 to 21528004
writeRegister(0x43, 0x01); // TX Buffer - 21528014 to 21528150
writeRegister(0x44, 0x23); // TX Buffer - 21528162 to 21528298
writeRegister(0x45, 0x01); // TX Buffer - 21528311 to 21528446
writeRegister(0x46, 0x13); // TX Buffer - 21528459 to 21528595
writeRegister(0x04, 0x07); // TX - 21528608 to 21528743
writeRegister(0x00, 0xFF); // CS0 - 21533366 to 21533505
writeRegister(0x01, 0xFF); // CS1 - 21533516 to 21533657
writeRegister(0x07, 0x1A); // Channel Selection - 21533672 to 21533810
writeRegister(0x0E, 0x5A); // ADDR - 21533825 to 21533960
writeRegister(0x0F, 0x00); // ADDR - 21533974 to 21534108
writeRegister(0x10, 0x5A); // ADDR - 21534122 to 21534257
writeRegister(0x11, 0x5A); // PEER - 21534270 to 21534406
writeRegister(0x12, 0x00); // PEER - 21534419 to 21534553
writeRegister(0x13, 0x5A); // PEER - 21534563 to 21534702
writeRegister(0x14, 0x1F); // TX Length - 21534716 to 21534851
writeRegister(0x02, 0x40); // Int1Msk - 21534865 to 21534998
writeRegister(0x03, 0x00); // Int2Msk - 21535012 to 21535145
writeRegister(0x00, 0xFF); // CS0 - 21535156 to 21535295
writeRegister(0x01, 0xFF); // CS1 - 21535309 to 21535447
writeRegister(0x16, 0xC0); // FIFO CTRL - 21535460 to 21535599
writeRegister(0x40, 0x02); // TX Buffer - 21535609 to 21535742
writeRegister(0x41, 0x09); // TX Buffer - 21535756 to 21535890
writeRegister(0x42, 0x67); // TX Buffer - 21535904 to 21536041
writeRegister(0x43, 0x01); // TX Buffer - 21536053 to 21536189
writeRegister(0x44, 0x23); // TX Buffer - 21536201 to 21536337
writeRegister(0x45, 0x01); // TX Buffer - 21536350 to 21536485
writeRegister(0x46, 0x13); // TX Buffer - 21536498 to 21536634
writeRegister(0x04, 0x07); // TX - 21536647 to 21536782
writeRegister(0x00, 0xFF); // CS0 - 21541405 to 21541548
writeRegister(0x01, 0xFF); // CS1 - 21541555 to 21541696
writeRegister(0x07, 0x1A); // Channel Selection - 21541710 to 21541849
writeRegister(0x0E, 0x5A); // ADDR - 21541860 to 21541999
writeRegister(0x0F, 0x00); // ADDR - 21542013 to 21542147
writeRegister(0x10, 0x5A); // ADDR - 21542161 to 21542296
writeRegister(0x11, 0x5A); // PEER - 21542309 to 21542445
writeRegister(0x12, 0x00); // PEER - 21542458 to 21542593
writeRegister(0x13, 0x5A); // PEER - 21542602 to 21542741
writeRegister(0x14, 0x1F); // TX Length - 21542755 to 21542890
writeRegister(0x02, 0x40); // Int1Msk - 21542904 to 21543037
writeRegister(0x03, 0x00); // Int2Msk - 21543048 to 21543181
writeRegister(0x00, 0xFF); // CS0 - 21543195 to 21543334
writeRegister(0x01, 0xFF); // CS1 - 21543345 to 21543486
writeRegister(0x16, 0xC0); // FIFO CTRL - 21543499 to 21543634
writeRegister(0x40, 0x02); // TX Buffer - 21543648 to 21543781
writeRegister(0x41, 0x09); // TX Buffer - 21543795 to 21543929
writeRegister(0x42, 0x66); // TX Buffer - 21543943 to 21544078
writeRegister(0x43, 0x01); // TX Buffer - 21544092 to 21544227
writeRegister(0x44, 0x23); // TX Buffer - 21544240 to 21544374
writeRegister(0x45, 0x01); // TX Buffer - 21544388 to 21544522
writeRegister(0x46, 0x13); // TX Buffer - 21544536 to 21544671
writeRegister(0x04, 0x07); // TX - 21544685 to 21544819
writeRegister(0x00, 0xFF); // CS0 - 21549304 to 21549447
writeRegister(0x01, 0xFF); // CS1 - 21549453 to 21549595
writeRegister(0x07, 0x1A); // Channel Selection - 21549609 to 21549748
writeRegister(0x0E, 0x5A); // ADDR - 21549759 to 21549898
writeRegister(0x0F, 0x00); // ADDR - 21549912 to 21550046
writeRegister(0x10, 0x5A); // ADDR - 21550056 to 21550194
writeRegister(0x11, 0x5A); // PEER - 21550205 to 21550343
writeRegister(0x12, 0x00); // PEER - 21550357 to 21550490
writeRegister(0x13, 0x5A); // PEER - 21550501 to 21550640
writeRegister(0x14, 0x1F); // TX Length - 21550650 to 21550789
writeRegister(0x02, 0x40); // Int1Msk - 21550803 to 21550936
writeRegister(0x03, 0x00); // Int2Msk - 21550946 to 21551080
writeRegister(0x00, 0xFF); // CS0 - 21551093 to 21551233
writeRegister(0x01, 0xFF); // CS1 - 21551243 to 21551383
writeRegister(0x16, 0xC0); // FIFO CTRL - 21551398 to 21551533
writeRegister(0x40, 0x02); // TX Buffer - 21551547 to 21551680
writeRegister(0x41, 0x09); // TX Buffer - 21551694 to 21551829
writeRegister(0x42, 0x65); // TX Buffer - 21551842 to 21551978
writeRegister(0x43, 0x01); // TX Buffer - 21551991 to 21552126
writeRegister(0x44, 0x23); // TX Buffer - 21552138 to 21552273
writeRegister(0x45, 0x01); // TX Buffer - 21552287 to 21552421
writeRegister(0x46, 0x13); // TX Buffer - 21552431 to 21552570
writeRegister(0x04, 0x07); // TX - 21552584 to 21552718
writeRegister(0x00, 0xFF); // CS0 - 21557345 to 21557484
writeRegister(0x01, 0xFF); // CS1 - 21557498 to 21557636
writeRegister(0x07, 0x1A); // Channel Selection - 21557650 to 21557789
writeRegister(0x0E, 0x5A); // ADDR - 21557803 to 21557939
writeRegister(0x0F, 0x00); // ADDR - 21557953 to 21558087
writeRegister(0x10, 0x5A); // ADDR - 21558101 to 21558237
writeRegister(0x11, 0x5A); // PEER - 21558249 to 21558384
writeRegister(0x12, 0x00); // PEER - 21558398 to 21558531
writeRegister(0x13, 0x5A); // PEER - 21558545 to 21558681
writeRegister(0x14, 0x1F); // TX Length - 21558695 to 21558830
writeRegister(0x02, 0x40); // Int1Msk - 21558844 to 21558977
writeRegister(0x03, 0x00); // Int2Msk - 21558991 to 21559124
writeRegister(0x00, 0xFF); // CS0 - 21559135 to 21559274
writeRegister(0x01, 0xFF); // CS1 - 21559288 to 21559432
writeRegister(0x16, 0xC0); // FIFO CTRL - 21559439 to 21559577
writeRegister(0x40, 0x02); // TX Buffer - 21559588 to 21559721
writeRegister(0x41, 0x09); // TX Buffer - 21559735 to 21559870
writeRegister(0x42, 0x64); // TX Buffer - 21559883 to 21560017
writeRegister(0x43, 0x01); // TX Buffer - 21560031 to 21560165
writeRegister(0x44, 0x23); // TX Buffer - 21560179 to 21560315
writeRegister(0x45, 0x01); // TX Buffer - 21560328 to 21560463
writeRegister(0x46, 0x13); // TX Buffer - 21560476 to 21560612
writeRegister(0x04, 0x07); // TX - 21560624 to 21560760
writeRegister(0x00, 0xFF); // CS0 - 21565383 to 21565526
writeRegister(0x01, 0xFF); // CS1 - 21565533 to 21565674
writeRegister(0x07, 0x1A); // Channel Selection - 21565688 to 21565831
writeRegister(0x0E, 0x5A); // ADDR - 21565838 to 21565977
writeRegister(0x0F, 0x00); // ADDR - 21565991 to 21566125
writeRegister(0x10, 0x5A); // ADDR - 21566135 to 21566275
writeRegister(0x11, 0x5A); // PEER - 21566284 to 21566422
writeRegister(0x12, 0x00); // PEER - 21566436 to 21566569
writeRegister(0x13, 0x5A); // PEER - 21566580 to 21566719
writeRegister(0x14, 0x1F); // TX Length - 21566729 to 21566868
writeRegister(0x02, 0x40); // Int1Msk - 21566882 to 21567015
writeRegister(0x03, 0x00); // Int2Msk - 21567026 to 21567159
writeRegister(0x00, 0xFF); // CS0 - 21567173 to 21567312
writeRegister(0x01, 0xFF); // CS1 - 21567322 to 21567464
writeRegister(0x16, 0xC0); // FIFO CTRL - 21567477 to 21567612
writeRegister(0x40, 0x02); // TX Buffer - 21567626 to 21567759
writeRegister(0x41, 0x09); // TX Buffer - 21567773 to 21567908
writeRegister(0x42, 0x63); // TX Buffer - 21567921 to 21568057
writeRegister(0x43, 0x01); // TX Buffer - 21568070 to 21568205
writeRegister(0x44, 0x23); // TX Buffer - 21568218 to 21568352
writeRegister(0x45, 0x01); // TX Buffer - 21568366 to 21568500
writeRegister(0x46, 0x13); // TX Buffer - 21568511 to 21568649
writeRegister(0x04, 0x07); // TX - 21568663 to 21568797
writeRegister(0x00, 0xFF); // CS0 - 21573421 to 21573557
writeRegister(0x01, 0xFF); // CS1 - 21573571 to 21573711
writeRegister(0x07, 0x1A); // Channel Selection - 21573727 to 21573862
writeRegister(0x0E, 0x5A); // ADDR - 21573876 to 21574017
writeRegister(0x0F, 0x00); // ADDR - 21574026 to 21574168
writeRegister(0x10, 0x5A); // ADDR - 21574174 to 21574316
writeRegister(0x11, 0x5A); // PEER - 21574322 to 21574461
writeRegister(0x12, 0x00); // PEER - 21574471 to 21574604
writeRegister(0x13, 0x5A); // PEER - 21574618 to 21574760
writeRegister(0x14, 0x1F); // TX Length - 21574768 to 21574908
writeRegister(0x02, 0x40); // Int1Msk - 21574917 to 21575050
writeRegister(0x03, 0x00); // Int2Msk - 21575064 to 21575197
writeRegister(0x00, 0xFF); // CS0 - 21575211 to 21575347
writeRegister(0x01, 0xFF); // CS1 - 21575361 to 21575502
writeRegister(0x16, 0xC0); // FIFO CTRL - 21575516 to 21575650
writeRegister(0x40, 0x02); // TX Buffer - 21575664 to 21575797
writeRegister(0x41, 0x09); // TX Buffer - 21575808 to 21575949
writeRegister(0x42, 0x62); // TX Buffer - 21575956 to 21576094
writeRegister(0x43, 0x01); // TX Buffer - 21576104 to 21576246
writeRegister(0x44, 0x23); // TX Buffer - 21576252 to 21576394
writeRegister(0x45, 0x01); // TX Buffer - 21576401 to 21576536
writeRegister(0x46, 0x13); // TX Buffer - 21576549 to 21576691
writeRegister(0x04, 0x07); // TX - 21576697 to 21576833
writeRegister(0x00, 0xFF); // CS0 - 21581316 to 21581457
writeRegister(0x01, 0xFF); // CS1 - 21581469 to 21581613
writeRegister(0x07, 0x1A); // Channel Selection - 21581625 to 21581760
writeRegister(0x0E, 0x5A); // ADDR - 21581775 to 21581910
writeRegister(0x0F, 0x00); // ADDR - 21581924 to 21582058
writeRegister(0x10, 0x5A); // ADDR - 21582072 to 21582207
writeRegister(0x11, 0x5A); // PEER - 21582221 to 21582356
writeRegister(0x12, 0x00); // PEER - 21582370 to 21582503
writeRegister(0x13, 0x5A); // PEER - 21582516 to 21582652
writeRegister(0x14, 0x1F); // TX Length - 21582666 to 21582809
writeRegister(0x02, 0x40); // Int1Msk - 21582815 to 21582949
writeRegister(0x03, 0x00); // Int2Msk - 21582962 to 21583096
writeRegister(0x00, 0xFF); // CS0 - 21583109 to 21583245
writeRegister(0x01, 0xFF); // CS1 - 21583259 to 21583399
writeRegister(0x16, 0xC0); // FIFO CTRL - 21583414 to 21583549
writeRegister(0x40, 0x02); // TX Buffer - 21583562 to 21583696
writeRegister(0x41, 0x09); // TX Buffer - 21583706 to 21583840
writeRegister(0x42, 0x61); // TX Buffer - 21583854 to 21583990
writeRegister(0x43, 0x01); // TX Buffer - 21584002 to 21584138
writeRegister(0x44, 0x23); // TX Buffer - 21584150 to 21584285
writeRegister(0x45, 0x01); // TX Buffer - 21584299 to 21584433
writeRegister(0x46, 0x13); // TX Buffer - 21584447 to 21584583
writeRegister(0x04, 0x07); // TX - 21584596 to 21584731
writeRegister(0x00, 0xFF); // CS0 - 21589354 to 21589495
writeRegister(0x01, 0xFF); // CS1 - 21589504 to 21589645
writeRegister(0x07, 0x1A); // Channel Selection - 21589660 to 21589798
writeRegister(0x0E, 0x5A); // ADDR - 21589809 to 21589948
writeRegister(0x0F, 0x00); // ADDR - 21589962 to 21590096
writeRegister(0x10, 0x5A); // ADDR - 21590110 to 21590245
writeRegister(0x11, 0x5A); // PEER - 21590259 to 21590394
writeRegister(0x12, 0x00); // PEER - 21590407 to 21590541
writeRegister(0x13, 0x5A); // PEER - 21590551 to 21590690
writeRegister(0x14, 0x1F); // TX Length - 21590704 to 21590841
writeRegister(0x02, 0x40); // Int1Msk - 21590853 to 21590987
writeRegister(0x03, 0x00); // Int2Msk - 21590997 to 21591138
writeRegister(0x00, 0xFF); // CS0 - 21591144 to 21591283
writeRegister(0x01, 0xFF); // CS1 - 21591294 to 21591435
writeRegister(0x16, 0xC0); // FIFO CTRL - 21591449 to 21591591
writeRegister(0x40, 0x02); // TX Buffer - 21591597 to 21591730
writeRegister(0x41, 0x09); // TX Buffer - 21591744 to 21591878
writeRegister(0x42, 0x60); // TX Buffer - 21591892 to 21592026
writeRegister(0x43, 0x01); // TX Buffer - 21592040 to 21592174
writeRegister(0x44, 0x23); // TX Buffer - 21592184 to 21592324
writeRegister(0x45, 0x01); // TX Buffer - 21592333 to 21592472
writeRegister(0x46, 0x13); // TX Buffer - 21592481 to 21592619
writeRegister(0x04, 0x07); // TX - 21592630 to 21592767
writeRegister(0x00, 0xFF); // CS0 - 21597388 to 21597529
writeRegister(0x01, 0xFF); // CS1 - 21597541 to 21597685
writeRegister(0x07, 0x1A); // Channel Selection - 21597697 to 21597832
writeRegister(0x0E, 0x5A); // ADDR - 21597847 to 21597986
writeRegister(0x0F, 0x00); // ADDR - 21597996 to 21598130
writeRegister(0x10, 0x5A); // ADDR - 21598144 to 21598279
writeRegister(0x11, 0x5A); // PEER - 21598293 to 21598431
writeRegister(0x12, 0x00); // PEER - 21598442 to 21598575
writeRegister(0x13, 0x5A); // PEER - 21598589 to 21598724
writeRegister(0x14, 0x1F); // TX Length - 21598738 to 21598877
writeRegister(0x02, 0x40); // Int1Msk - 21598887 to 21599021
writeRegister(0x03, 0x00); // Int2Msk - 21599034 to 21599168
writeRegister(0x00, 0xFF); // CS0 - 21599181 to 21599319
writeRegister(0x01, 0xFF); // CS1 - 21599331 to 21599471
writeRegister(0x16, 0xC0); // FIFO CTRL - 21599486 to 21599621
writeRegister(0x40, 0x02); // TX Buffer - 21599634 to 21599768
writeRegister(0x41, 0x09); // TX Buffer - 21599778 to 21599920
writeRegister(0x42, 0x5F); // TX Buffer - 21599926 to 21600067
writeRegister(0x43, 0x01); // TX Buffer - 21600079 to 21600215
writeRegister(0x44, 0x23); // TX Buffer - 21600224 to 21600363
writeRegister(0x45, 0x01); // TX Buffer - 21600372 to 21600511
writeRegister(0x46, 0x13); // TX Buffer - 21600520 to 21600660
writeRegister(0x04, 0x07); // TX - 21600669 to 21600808
writeRegister(0x00, 0xFF); // CS0 - 21605427 to 21605568
writeRegister(0x01, 0xFF); // CS1 - 21605581 to 21605725
writeRegister(0x07, 0x1A); // Channel Selection - 21605737 to 21605872
writeRegister(0x0E, 0x5A); // ADDR - 21605886 to 21606028
writeRegister(0x0F, 0x00); // ADDR - 21606036 to 21606170
writeRegister(0x10, 0x5A); // ADDR - 21606184 to 21606318
writeRegister(0x11, 0x5A); // PEER - 21606332 to 21606475
writeRegister(0x12, 0x00); // PEER - 21606481 to 21606614
writeRegister(0x13, 0x5A); // PEER - 21606628 to 21606764
writeRegister(0x14, 0x1F); // TX Length - 21606777 to 21606919
writeRegister(0x02, 0x40); // Int1Msk - 21606927 to 21607060
writeRegister(0x03, 0x00); // Int2Msk - 21607074 to 21607207
writeRegister(0x00, 0xFF); // CS0 - 21607221 to 21607358
writeRegister(0x01, 0xFF); // CS1 - 21607371 to 21607512
writeRegister(0x16, 0xC0); // FIFO CTRL - 21607525 to 21607660
writeRegister(0x40, 0x02); // TX Buffer - 21607674 to 21607807
writeRegister(0x41, 0x09); // TX Buffer - 21607817 to 21607959
writeRegister(0x42, 0x5E); // TX Buffer - 21607965 to 21608106
writeRegister(0x43, 0x01); // TX Buffer - 21608115 to 21608257
writeRegister(0x44, 0x23); // TX Buffer - 21608263 to 21608405
writeRegister(0x45, 0x01); // TX Buffer - 21608411 to 21608553
writeRegister(0x46, 0x13); // TX Buffer - 21608559 to 21608702
writeRegister(0x04, 0x07); // TX - 21608708 to 21608850
writeRegister(0x00, 0xFF); // CS0 - 21613327 to 21613466
writeRegister(0x01, 0xFF); // CS1 - 21613480 to 21613624
writeRegister(0x07, 0x1A); // Channel Selection - 21613636 to 21613771
writeRegister(0x0E, 0x5A); // ADDR - 21613785 to 21613925
writeRegister(0x0F, 0x00); // ADDR - 21613935 to 21614069
writeRegister(0x10, 0x5A); // ADDR - 21614083 to 21614218
writeRegister(0x11, 0x5A); // PEER - 21614231 to 21614370
writeRegister(0x12, 0x00); // PEER - 21614380 to 21614513
writeRegister(0x13, 0x5A); // PEER - 21614527 to 21614663
writeRegister(0x14, 0x1F); // TX Length - 21614677 to 21614817
writeRegister(0x02, 0x40); // Int1Msk - 21614826 to 21614959
writeRegister(0x03, 0x00); // Int2Msk - 21614973 to 21615106
writeRegister(0x00, 0xFF); // CS0 - 21615120 to 21615256
writeRegister(0x01, 0xFF); // CS1 - 21615270 to 21615411
writeRegister(0x16, 0xC0); // FIFO CTRL - 21615425 to 21615559
writeRegister(0x40, 0x02); // TX Buffer - 21615573 to 21615706
writeRegister(0x41, 0x09); // TX Buffer - 21615717 to 21615858
writeRegister(0x42, 0x5D); // TX Buffer - 21615865 to 21616005
writeRegister(0x43, 0x01); // TX Buffer - 21616014 to 21616153
writeRegister(0x44, 0x23); // TX Buffer - 21616162 to 21616300
writeRegister(0x45, 0x01); // TX Buffer - 21616311 to 21616452
writeRegister(0x46, 0x13); // TX Buffer - 21616459 to 21616597
writeRegister(0x04, 0x07); // TX - 21616607 to 21616749
writeRegister(0x00, 0xFF); // CS0 - 21621366 to 21621505
writeRegister(0x01, 0xFF); // CS1 - 21621519 to 21621657
writeRegister(0x07, 0x1A); // Channel Selection - 21621675 to 21621810
writeRegister(0x0E, 0x5A); // ADDR - 21621824 to 21621960
writeRegister(0x0F, 0x00); // ADDR - 21621974 to 21622108
writeRegister(0x10, 0x5A); // ADDR - 21622122 to 21622256
writeRegister(0x11, 0x5A); // PEER - 21622270 to 21622405
writeRegister(0x12, 0x00); // PEER - 21622419 to 21622552
writeRegister(0x13, 0x5A); // PEER - 21622566 to 21622702
writeRegister(0x14, 0x1F); // TX Length - 21622716 to 21622859
writeRegister(0x02, 0x40); // Int1Msk - 21622865 to 21622998
writeRegister(0x03, 0x00); // Int2Msk - 21623012 to 21623145
writeRegister(0x00, 0xFF); // CS0 - 21623156 to 21623295
writeRegister(0x01, 0xFF); // CS1 - 21623309 to 21623453
writeRegister(0x16, 0xC0); // FIFO CTRL - 21623460 to 21623598
writeRegister(0x40, 0x02); // TX Buffer - 21623609 to 21623748
writeRegister(0x41, 0x09); // TX Buffer - 21623756 to 21623891
writeRegister(0x42, 0x5C); // TX Buffer - 21623904 to 21624045
writeRegister(0x43, 0x01); // TX Buffer - 21624053 to 21624188
writeRegister(0x44, 0x23); // TX Buffer - 21624201 to 21624335
writeRegister(0x45, 0x01); // TX Buffer - 21624349 to 21624483
writeRegister(0x46, 0x13); // TX Buffer - 21624497 to 21624632
writeRegister(0x04, 0x07); // TX - 21624646 to 21624780
writeRegister(0x00, 0xFF); // CS0 - 21629404 to 21629545
writeRegister(0x01, 0xFF); // CS1 - 21629554 to 21629694
writeRegister(0x07, 0x1A); // Channel Selection - 21629710 to 21629848
writeRegister(0x0E, 0x5A); // ADDR - 21629863 to 21630000
writeRegister(0x0F, 0x00); // ADDR - 21630012 to 21630146
writeRegister(0x10, 0x5A); // ADDR - 21630160 to 21630295
writeRegister(0x11, 0x5A); // PEER - 21630309 to 21630444
writeRegister(0x12, 0x00); // PEER - 21630458 to 21630591
writeRegister(0x13, 0x5A); // PEER - 21630601 to 21630740
writeRegister(0x14, 0x1F); // TX Length - 21630754 to 21630891
writeRegister(0x02, 0x40); // Int1Msk - 21630903 to 21631037
writeRegister(0x03, 0x00); // Int2Msk - 21631050 to 21631184
writeRegister(0x00, 0xFF); // CS0 - 21631194 to 21631335
writeRegister(0x01, 0xFF); // CS1 - 21631347 to 21631485
writeRegister(0x16, 0xC0); // FIFO CTRL - 21631499 to 21631637
writeRegister(0x40, 0x02); // TX Buffer - 21631647 to 21631780
writeRegister(0x41, 0x09); // TX Buffer - 21631794 to 21631928
writeRegister(0x42, 0x5B); // TX Buffer - 21631942 to 21632079
writeRegister(0x43, 0x01); // TX Buffer - 21632092 to 21632227
writeRegister(0x44, 0x23); // TX Buffer - 21632239 to 21632374
writeRegister(0x45, 0x01); // TX Buffer - 21632388 to 21632522
writeRegister(0x46, 0x13); // TX Buffer - 21632536 to 21632671
writeRegister(0x04, 0x07); // TX - 21632685 to 21632819
writeRegister(0x00, 0xFF); // CS0 - 21637303 to 21637444
writeRegister(0x01, 0xFF); // CS1 - 21637453 to 21637593
writeRegister(0x07, 0x1A); // Channel Selection - 21637609 to 21637748
writeRegister(0x0E, 0x5A); // ADDR - 21637762 to 21637898
writeRegister(0x0F, 0x00); // ADDR - 21637912 to 21638046
writeRegister(0x10, 0x5A); // ADDR - 21638060 to 21638194
writeRegister(0x11, 0x5A); // PEER - 21638208 to 21638343
writeRegister(0x12, 0x00); // PEER - 21638357 to 21638490
writeRegister(0x13, 0x5A); // PEER - 21638500 to 21638640
writeRegister(0x14, 0x1F); // TX Length - 21638653 to 21638790
writeRegister(0x02, 0x40); // Int1Msk - 21638803 to 21638936
writeRegister(0x03, 0x00); // Int2Msk - 21638950 to 21639083
writeRegister(0x00, 0xFF); // CS0 - 21639093 to 21639234
writeRegister(0x01, 0xFF); // CS1 - 21639247 to 21639383
writeRegister(0x16, 0xC0); // FIFO CTRL - 21639398 to 21639536
writeRegister(0x40, 0x02); // TX Buffer - 21639546 to 21639680
writeRegister(0x41, 0x09); // TX Buffer - 21639693 to 21639829
writeRegister(0x42, 0x5A); // TX Buffer - 21639841 to 21639977
writeRegister(0x43, 0x01); // TX Buffer - 21639990 to 21640126
writeRegister(0x44, 0x23); // TX Buffer - 21640138 to 21640274
writeRegister(0x45, 0x01); // TX Buffer - 21640287 to 21640422
writeRegister(0x46, 0x13); // TX Buffer - 21640435 to 21640571
writeRegister(0x04, 0x07); // TX - 21640584 to 21640719
writeRegister(0x00, 0xFF); // CS0 - 21645342 to 21645485
writeRegister(0x01, 0xFF); // CS1 - 21645492 to 21645633
writeRegister(0x07, 0x1A); // Channel Selection - 21645647 to 21645789
writeRegister(0x0E, 0x5A); // ADDR - 21645797 to 21645936
writeRegister(0x0F, 0x00); // ADDR - 21645950 to 21646084
writeRegister(0x10, 0x5A); // ADDR - 21646095 to 21646233
writeRegister(0x11, 0x5A); // PEER - 21646243 to 21646382
writeRegister(0x12, 0x00); // PEER - 21646395 to 21646529
writeRegister(0x13, 0x5A); // PEER - 21646539 to 21646678
writeRegister(0x14, 0x1F); // TX Length - 21646688 to 21646827
writeRegister(0x02, 0x40); // Int1Msk - 21646841 to 21646974
writeRegister(0x03, 0x00); // Int2Msk - 21646985 to 21647118
writeRegister(0x00, 0xFF); // CS0 - 21647132 to 21647271
writeRegister(0x01, 0xFF); // CS1 - 21647282 to 21647423
writeRegister(0x16, 0xC0); // FIFO CTRL - 21647436 to 21647571
writeRegister(0x40, 0x02); // TX Buffer - 21647585 to 21647718
writeRegister(0x41, 0x09); // TX Buffer - 21647732 to 21647866
writeRegister(0x42, 0x59); // TX Buffer - 21647880 to 21648016
writeRegister(0x43, 0x01); // TX Buffer - 21648029 to 21648164
writeRegister(0x44, 0x23); // TX Buffer - 21648177 to 21648311
writeRegister(0x45, 0x01); // TX Buffer - 21648325 to 21648459
writeRegister(0x46, 0x13); // TX Buffer - 21648470 to 21648608
writeRegister(0x04, 0x07); // TX - 21648622 to 21648756
writeRegister(0x00, 0xFF); // CS0 - 21653380 to 21653516
writeRegister(0x01, 0xFF); // CS1 - 21653530 to 21653670
writeRegister(0x07, 0x1A); // Channel Selection - 21653686 to 21653821
writeRegister(0x0E, 0x5A); // ADDR - 21653836 to 21653975
writeRegister(0x0F, 0x00); // ADDR - 21653985 to 21654127
writeRegister(0x10, 0x5A); // ADDR - 21654133 to 21654274
writeRegister(0x11, 0x5A); // PEER - 21654281 to 21654420
writeRegister(0x12, 0x00); // PEER - 21654430 to 21654564
writeRegister(0x13, 0x5A); // PEER - 21654577 to 21654719
writeRegister(0x14, 0x1F); // TX Length - 21654727 to 21654867
writeRegister(0x02, 0x40); // Int1Msk - 21654876 to 21655009
writeRegister(0x03, 0x00); // Int2Msk - 21655023 to 21655156
writeRegister(0x00, 0xFF); // CS0 - 21655170 to 21655306
writeRegister(0x01, 0xFF); // CS1 - 21655320 to 21655460
writeRegister(0x16, 0xC0); // FIFO CTRL - 21655475 to 21655610
writeRegister(0x40, 0x02); // TX Buffer - 21655623 to 21655757
writeRegister(0x41, 0x09); // TX Buffer - 21655767 to 21655909
writeRegister(0x42, 0x58); // TX Buffer - 21655915 to 21656053
writeRegister(0x43, 0x01); // TX Buffer - 21656063 to 21656205
writeRegister(0x44, 0x23); // TX Buffer - 21656211 to 21656353
writeRegister(0x45, 0x01); // TX Buffer - 21656360 to 21656495
writeRegister(0x46, 0x13); // TX Buffer - 21656508 to 21656650
writeRegister(0x04, 0x07); // TX - 21656657 to 21656792
writeRegister(0x00, 0xFF); // CS0 - 21661415 to 21661554
writeRegister(0x01, 0xFF); // CS1 - 21661565 to 21661706
writeRegister(0x07, 0x1A); // Channel Selection - 21661720 to 21661859
writeRegister(0x0E, 0x5A); // ADDR - 21661874 to 21662009
writeRegister(0x0F, 0x00); // ADDR - 21662023 to 21662157
writeRegister(0x10, 0x5A); // ADDR - 21662171 to 21662306
writeRegister(0x11, 0x5A); // PEER - 21662319 to 21662455
writeRegister(0x12, 0x00); // PEER - 21662468 to 21662602
writeRegister(0x13, 0x5A); // PEER - 21662615 to 21662751
writeRegister(0x14, 0x1F); // TX Length - 21662765 to 21662900
writeRegister(0x02, 0x40); // Int1Msk - 21662914 to 21663047
writeRegister(0x03, 0x00); // Int2Msk - 21663061 to 21663194
writeRegister(0x00, 0xFF); // CS0 - 21663205 to 21663344
writeRegister(0x01, 0xFF); // CS1 - 21663358 to 21663496
writeRegister(0x16, 0xC0); // FIFO CTRL - 21663509 to 21663648
writeRegister(0x40, 0x02); // TX Buffer - 21663658 to 21663791
writeRegister(0x41, 0x09); // TX Buffer - 21663805 to 21663939
writeRegister(0x42, 0x57); // TX Buffer - 21663953 to 21664090
writeRegister(0x43, 0x01); // TX Buffer - 21664102 to 21664236
writeRegister(0x44, 0x23); // TX Buffer - 21664250 to 21664386
writeRegister(0x45, 0x01); // TX Buffer - 21664399 to 21664534
writeRegister(0x46, 0x13); // TX Buffer - 21664547 to 21664683
writeRegister(0x04, 0x07); // TX - 21664696 to 21664831
writeRegister(0x00, 0xFF); // CS0 - 21669314 to 21669455
writeRegister(0x01, 0xFF); // CS1 - 21669467 to 21669604
writeRegister(0x07, 0x1A); // Channel Selection - 21669620 to 21669758
writeRegister(0x0E, 0x5A); // ADDR - 21669773 to 21669910
writeRegister(0x0F, 0x00); // ADDR - 21669922 to 21670056
writeRegister(0x10, 0x5A); // ADDR - 21670070 to 21670205
writeRegister(0x11, 0x5A); // PEER - 21670219 to 21670354
writeRegister(0x12, 0x00); // PEER - 21670368 to 21670501
writeRegister(0x13, 0x5A); // PEER - 21670515 to 21670650
writeRegister(0x14, 0x1F); // TX Length - 21670664 to 21670801
writeRegister(0x02, 0x40); // Int1Msk - 21670813 to 21670947
writeRegister(0x03, 0x00); // Int2Msk - 21670960 to 21671094
writeRegister(0x00, 0xFF); // CS0 - 21671104 to 21671245
writeRegister(0x01, 0xFF); // CS1 - 21671257 to 21671401
writeRegister(0x16, 0xC0); // FIFO CTRL - 21671409 to 21671547
writeRegister(0x40, 0x02); // TX Buffer - 21671557 to 21671690
writeRegister(0x41, 0x09); // TX Buffer - 21671704 to 21671838
writeRegister(0x42, 0x56); // TX Buffer - 21671852 to 21671987
writeRegister(0x43, 0x01); // TX Buffer - 21672001 to 21672135
writeRegister(0x44, 0x23); // TX Buffer - 21672149 to 21672285
writeRegister(0x45, 0x01); // TX Buffer - 21672297 to 21672433
writeRegister(0x46, 0x13); // TX Buffer - 21672445 to 21672582
writeRegister(0x04, 0x07); // TX - 21672594 to 21672730
writeRegister(0x00, 0xFF); // CS0 - 21677353 to 21677496
writeRegister(0x01, 0xFF); // CS1 - 21677502 to 21677644
writeRegister(0x07, 0x1A); // Channel Selection - 21677658 to 21677797
writeRegister(0x0E, 0x5A); // ADDR - 21677808 to 21677947
writeRegister(0x0F, 0x00); // ADDR - 21677961 to 21678095
writeRegister(0x10, 0x5A); // ADDR - 21678109 to 21678243
writeRegister(0x11, 0x5A); // PEER - 21678257 to 21678392
writeRegister(0x12, 0x00); // PEER - 21678406 to 21678539
writeRegister(0x13, 0x5A); // PEER - 21678550 to 21678689
writeRegister(0x14, 0x1F); // TX Length - 21678702 to 21678838
writeRegister(0x02, 0x40); // Int1Msk - 21678852 to 21678985
writeRegister(0x03, 0x00); // Int2Msk - 21678995 to 21679129
writeRegister(0x00, 0xFF); // CS0 - 21679142 to 21679283
writeRegister(0x01, 0xFF); // CS1 - 21679292 to 21679432
writeRegister(0x16, 0xC0); // FIFO CTRL - 21679447 to 21679582
writeRegister(0x40, 0x02); // TX Buffer - 21679596 to 21679729
writeRegister(0x41, 0x09); // TX Buffer - 21679743 to 21679878
writeRegister(0x42, 0x55); // TX Buffer - 21679891 to 21680027
writeRegister(0x43, 0x01); // TX Buffer - 21680039 to 21680175
writeRegister(0x44, 0x23); // TX Buffer - 21680187 to 21680322
writeRegister(0x45, 0x01); // TX Buffer - 21680336 to 21680470
writeRegister(0x46, 0x13); // TX Buffer - 21680484 to 21680619
writeRegister(0x04, 0x07); // TX - 21680633 to 21680768
writeRegister(0x00, 0xFF); // CS0 - 21685391 to 21685527
writeRegister(0x01, 0xFF); // CS1 - 21685541 to 21685682
writeRegister(0x07, 0x1A); // Channel Selection - 21685697 to 21685832
writeRegister(0x0E, 0x5A); // ADDR - 21685846 to 21685985
writeRegister(0x0F, 0x00); // ADDR - 21685996 to 21686133
writeRegister(0x10, 0x5A); // ADDR - 21686144 to 21686282
writeRegister(0x11, 0x5A); // PEER - 21686292 to 21686431
writeRegister(0x12, 0x00); // PEER - 21686441 to 21686574
writeRegister(0x13, 0x5A); // PEER - 21686588 to 21686727
writeRegister(0x14, 0x1F); // TX Length - 21686737 to 21686878
writeRegister(0x02, 0x40); // Int1Msk - 21686887 to 21687028
writeRegister(0x03, 0x00); // Int2Msk - 21687034 to 21687167
writeRegister(0x00, 0xFF); // CS0 - 21687181 to 21687323
writeRegister(0x01, 0xFF); // CS1 - 21687331 to 21687472
writeRegister(0x16, 0xC0); // FIFO CTRL - 21687486 to 21687620
writeRegister(0x40, 0x02); // TX Buffer - 21687634 to 21687767
writeRegister(0x41, 0x09); // TX Buffer - 21687778 to 21687915
writeRegister(0x42, 0x54); // TX Buffer - 21687926 to 21688064
writeRegister(0x43, 0x01); // TX Buffer - 21688074 to 21688216
writeRegister(0x44, 0x23); // TX Buffer - 21688222 to 21688364
writeRegister(0x45, 0x01); // TX Buffer - 21688370 to 21688512
writeRegister(0x46, 0x13); // TX Buffer - 21688518 to 21688661
writeRegister(0x04, 0x07); // TX - 21688667 to 21688809
writeRegister(0x00, 0xFF); // CS0 - 21693426 to 21693565
writeRegister(0x01, 0xFF); // CS1 - 21693579 to 21693717
writeRegister(0x07, 0x1A); // Channel Selection - 21693731 to 21693870
writeRegister(0x0E, 0x5A); // ADDR - 21693884 to 21694020
writeRegister(0x0F, 0x00); // ADDR - 21694034 to 21694168
writeRegister(0x10, 0x5A); // ADDR - 21694182 to 21694316
writeRegister(0x11, 0x5A); // PEER - 21694330 to 21694465
writeRegister(0x12, 0x00); // PEER - 21694479 to 21694612
writeRegister(0x13, 0x5A); // PEER - 21694626 to 21694762
writeRegister(0x14, 0x1F); // TX Length - 21694775 to 21694911
writeRegister(0x02, 0x40); // Int1Msk - 21694925 to 21695058
writeRegister(0x03, 0x00); // Int2Msk - 21695072 to 21695205
writeRegister(0x00, 0xFF); // CS0 - 21695215 to 21695356
writeRegister(0x01, 0xFF); // CS1 - 21695369 to 21695513
writeRegister(0x16, 0xC0); // FIFO CTRL - 21695520 to 21695658
writeRegister(0x40, 0x02); // TX Buffer - 21695669 to 21695802
writeRegister(0x41, 0x09); // TX Buffer - 21695816 to 21695951
writeRegister(0x42, 0x53); // TX Buffer - 21695964 to 21696100
writeRegister(0x43, 0x01); // TX Buffer - 21696112 to 21696248
writeRegister(0x44, 0x23); // TX Buffer - 21696260 to 21696395
writeRegister(0x45, 0x01); // TX Buffer - 21696409 to 21696543
writeRegister(0x46, 0x13); // TX Buffer - 21696557 to 21696692
writeRegister(0x04, 0x07); // TX - 21696706 to 21696841
writeRegister(0x00, 0xFF); // CS0 - 21701324 to 21701465
writeRegister(0x01, 0xFF); // CS1 - 21701478 to 21701614
writeRegister(0x07, 0x1A); // Channel Selection - 21701630 to 21701769
writeRegister(0x0E, 0x5A); // ADDR - 21701783 to 21701919
writeRegister(0x0F, 0x00); // ADDR - 21701932 to 21702067
writeRegister(0x10, 0x5A); // ADDR - 21702080 to 21702215
writeRegister(0x11, 0x5A); // PEER - 21702229 to 21702364
writeRegister(0x12, 0x00); // PEER - 21702378 to 21702511
writeRegister(0x13, 0x5A); // PEER - 21702525 to 21702662
writeRegister(0x14, 0x1F); // TX Length - 21702674 to 21702811
writeRegister(0x02, 0x40); // Int1Msk - 21702824 to 21702957
writeRegister(0x03, 0x00); // Int2Msk - 21702971 to 21703104
writeRegister(0x00, 0xFF); // CS0 - 21703114 to 21703255
writeRegister(0x01, 0xFF); // CS1 - 21703268 to 21703412
writeRegister(0x16, 0xC0); // FIFO CTRL - 21703419 to 21703557
writeRegister(0x40, 0x02); // TX Buffer - 21703567 to 21703701
writeRegister(0x41, 0x09); // TX Buffer - 21703714 to 21703850
writeRegister(0x42, 0x52); // TX Buffer - 21703862 to 21703997
writeRegister(0x43, 0x01); // TX Buffer - 21704011 to 21704146
writeRegister(0x44, 0x23); // TX Buffer - 21704159 to 21704293
writeRegister(0x45, 0x01); // TX Buffer - 21704307 to 21704441
writeRegister(0x46, 0x13); // TX Buffer - 21704455 to 21704590
writeRegister(0x04, 0x07); // TX - 21704604 to 21704738
writeRegister(0x00, 0xFF); // CS0 - 21709362 to 21709506
writeRegister(0x01, 0xFF); // CS1 - 21709512 to 21709652
writeRegister(0x07, 0x1A); // Channel Selection - 21709668 to 21709811
writeRegister(0x0E, 0x5A); // ADDR - 21709818 to 21709957
writeRegister(0x0F, 0x00); // ADDR - 21709970 to 21710105
writeRegister(0x10, 0x5A); // ADDR - 21710115 to 21710253
writeRegister(0x11, 0x5A); // PEER - 21710263 to 21710402
writeRegister(0x12, 0x00); // PEER - 21710416 to 21710549
writeRegister(0x13, 0x5A); // PEER - 21710559 to 21710698
writeRegister(0x14, 0x1F); // TX Length - 21710709 to 21710849
writeRegister(0x02, 0x40); // Int1Msk - 21710862 to 21710995
writeRegister(0x03, 0x00); // Int2Msk - 21711005 to 21711138
writeRegister(0x00, 0xFF); // CS0 - 21711152 to 21711293
writeRegister(0x01, 0xFF); // CS1 - 21711302 to 21711442
writeRegister(0x16, 0xC0); // FIFO CTRL - 21711457 to 21711592
writeRegister(0x40, 0x02); // TX Buffer - 21711605 to 21711739
writeRegister(0x41, 0x09); // TX Buffer - 21711752 to 21711888
writeRegister(0x42, 0x51); // TX Buffer - 21711900 to 21712036
writeRegister(0x43, 0x01); // TX Buffer - 21712049 to 21712184
writeRegister(0x44, 0x23); // TX Buffer - 21712193 to 21712331
writeRegister(0x45, 0x01); // TX Buffer - 21712342 to 21712479
writeRegister(0x46, 0x13); // TX Buffer - 21712490 to 21712628
writeRegister(0x04, 0x07); // TX - 21712639 to 21712776
writeRegister(0x00, 0xFF); // CS0 - 21717419 to 21717558
writeRegister(0x01, 0xFF); // CS1 - 21717568 to 21717710
writeRegister(0x07, 0x1A); // Channel Selection - 21717724 to 21717863
writeRegister(0x0E, 0x5A); // ADDR - 21717877 to 21718013
writeRegister(0x0F, 0x00); // ADDR - 21718027 to 21718161
writeRegister(0x10, 0x5A); // ADDR - 21718175 to 21718309
writeRegister(0x11, 0x5A); // PEER - 21718323 to 21718458
writeRegister(0x12, 0x00); // PEER - 21718472 to 21718605
writeRegister(0x13, 0x5A); // PEER - 21718616 to 21718755
writeRegister(0x14, 0x1F); // TX Length - 21718768 to 21718904
writeRegister(0x02, 0x40); // Int1Msk - 21718918 to 21719051
writeRegister(0x03, 0x00); // Int2Msk - 21719065 to 21719198
writeRegister(0x00, 0xFF); // CS0 - 21719208 to 21719348
writeRegister(0x01, 0xFF); // CS1 - 21719362 to 21719498
writeRegister(0x16, 0xC0); // FIFO CTRL - 21719513 to 21719651
writeRegister(0x40, 0x02); // TX Buffer - 21719662 to 21719795
writeRegister(0x41, 0x09); // TX Buffer - 21719809 to 21719944
writeRegister(0x42, 0x50); // TX Buffer - 21719957 to 21720091
writeRegister(0x43, 0x01); // TX Buffer - 21720105 to 21720240
writeRegister(0x44, 0x23); // TX Buffer - 21720252 to 21720387
writeRegister(0x45, 0x01); // TX Buffer - 21720401 to 21720535
writeRegister(0x46, 0x13); // TX Buffer - 21720545 to 21720684
writeRegister(0x04, 0x07); // TX - 21720698 to 21720832
writeRegister(0x00, 0xFF); // CS0 - 21725316 to 21725454
writeRegister(0x01, 0xFF); // CS1 - 21725466 to 21725606
writeRegister(0x07, 0x1A); // Channel Selection - 21725622 to 21725757
writeRegister(0x0E, 0x5A); // ADDR - 21725772 to 21725911
writeRegister(0x0F, 0x00); // ADDR - 21725921 to 21726059
writeRegister(0x10, 0x5A); // ADDR - 21726069 to 21726207
writeRegister(0x11, 0x5A); // PEER - 21726218 to 21726356
writeRegister(0x12, 0x00); // PEER - 21726366 to 21726506
writeRegister(0x13, 0x5A); // PEER - 21726513 to 21726653
writeRegister(0x14, 0x1F); // TX Length - 21726663 to 21726803
writeRegister(0x02, 0x40); // Int1Msk - 21726816 to 21726949
writeRegister(0x03, 0x00); // Int2Msk - 21726959 to 21727094
writeRegister(0x00, 0xFF); // CS0 - 21727106 to 21727250
writeRegister(0x01, 0xFF); // CS1 - 21727256 to 21727396
writeRegister(0x16, 0xC0); // FIFO CTRL - 21727411 to 21727546
writeRegister(0x40, 0x02); // TX Buffer - 21727559 to 21727693
writeRegister(0x41, 0x09); // TX Buffer - 21727706 to 21727842
writeRegister(0x42, 0x4F); // TX Buffer - 21727851 to 21727990
writeRegister(0x43, 0x01); // TX Buffer - 21728004 to 21728139
writeRegister(0x44, 0x23); // TX Buffer - 21728152 to 21728286
writeRegister(0x45, 0x01); // TX Buffer - 21728300 to 21728434
writeRegister(0x46, 0x13); // TX Buffer - 21728445 to 21728583
writeRegister(0x04, 0x07); // TX - 21728597 to 21728731
writeRegister(0x00, 0xFF); // CS0 - 21733355 to 21733491
writeRegister(0x01, 0xFF); // CS1 - 21733505 to 21733645
writeRegister(0x07, 0x1A); // Channel Selection - 21733661 to 21733796
writeRegister(0x0E, 0x5A); // ADDR - 21733811 to 21733950
writeRegister(0x0F, 0x00); // ADDR - 21733960 to 21734098
writeRegister(0x10, 0x5A); // ADDR - 21734108 to 21734246
writeRegister(0x11, 0x5A); // PEER - 21734256 to 21734395
writeRegister(0x12, 0x00); // PEER - 21734405 to 21734539
writeRegister(0x13, 0x5A); // PEER - 21734552 to 21734691
writeRegister(0x14, 0x1F); // TX Length - 21734702 to 21734842
writeRegister(0x02, 0x40); // Int1Msk - 21734851 to 21734984
writeRegister(0x03, 0x00); // Int2Msk - 21734998 to 21735131
writeRegister(0x00, 0xFF); // CS0 - 21735145 to 21735281
writeRegister(0x01, 0xFF); // CS1 - 21735295 to 21735435
writeRegister(0x16, 0xC0); // FIFO CTRL - 21735450 to 21735585
writeRegister(0x40, 0x02); // TX Buffer - 21735598 to 21735732
writeRegister(0x41, 0x09); // TX Buffer - 21735742 to 21735881
writeRegister(0x42, 0x4E); // TX Buffer - 21735890 to 21736030
writeRegister(0x43, 0x01); // TX Buffer - 21736039 to 21736176
writeRegister(0x44, 0x23); // TX Buffer - 21736187 to 21736326
writeRegister(0x45, 0x01); // TX Buffer - 21736335 to 21736477
writeRegister(0x46, 0x13); // TX Buffer - 21736483 to 21736623
writeRegister(0x04, 0x07); // TX - 21736632 to 21736774
writeRegister(0x00, 0xFF); // CS0 - 21741390 to 21741531
writeRegister(0x01, 0xFF); // CS1 - 21741544 to 21741680
writeRegister(0x07, 0x1A); // Channel Selection - 21741699 to 21741835
writeRegister(0x0E, 0x5A); // ADDR - 21741849 to 21741985
writeRegister(0x0F, 0x00); // ADDR - 21741999 to 21742133
writeRegister(0x10, 0x5A); // ADDR - 21742146 to 21742281
writeRegister(0x11, 0x5A); // PEER - 21742295 to 21742430
writeRegister(0x12, 0x00); // PEER - 21742444 to 21742577
writeRegister(0x13, 0x5A); // PEER - 21742591 to 21742728
writeRegister(0x14, 0x1F); // TX Length - 21742740 to 21742883
writeRegister(0x02, 0x40); // Int1Msk - 21742890 to 21743023
writeRegister(0x03, 0x00); // Int2Msk - 21743037 to 21743170
writeRegister(0x00, 0xFF); // CS0 - 21743180 to 21743321
writeRegister(0x01, 0xFF); // CS1 - 21743334 to 21743478
writeRegister(0x16, 0xC0); // FIFO CTRL - 21743485 to 21743623
writeRegister(0x40, 0x02); // TX Buffer - 21743633 to 21743773
writeRegister(0x41, 0x09); // TX Buffer - 21743780 to 21743916
writeRegister(0x42, 0x4D); // TX Buffer - 21743928 to 21744071
writeRegister(0x43, 0x01); // TX Buffer - 21744077 to 21744213
writeRegister(0x44, 0x23); // TX Buffer - 21744225 to 21744361
writeRegister(0x45, 0x01); // TX Buffer - 21744374 to 21744509
writeRegister(0x46, 0x13); // TX Buffer - 21744522 to 21744658
writeRegister(0x04, 0x07); // TX - 21744671 to 21744806
writeRegister(0x00, 0xFF); // CS0 - 21749429 to 21749568
writeRegister(0x01, 0xFF); // CS1 - 21749579 to 21749720
writeRegister(0x07, 0x1A); // Channel Selection - 21749734 to 21749873
writeRegister(0x0E, 0x5A); // ADDR - 21749888 to 21750023
writeRegister(0x0F, 0x00); // ADDR - 21750037 to 21750171
writeRegister(0x10, 0x5A); // ADDR - 21750185 to 21750320
writeRegister(0x11, 0x5A); // PEER - 21750333 to 21750469
writeRegister(0x12, 0x00); // PEER - 21750482 to 21750617
writeRegister(0x13, 0x5A); // PEER - 21750626 to 21750765
writeRegister(0x14, 0x1F); // TX Length - 21750779 to 21750914
writeRegister(0x02, 0x40); // Int1Msk - 21750928 to 21751061
writeRegister(0x03, 0x00); // Int2Msk - 21751075 to 21751208
writeRegister(0x00, 0xFF); // CS0 - 21751219 to 21751358
writeRegister(0x01, 0xFF); // CS1 - 21751372 to 21751510
writeRegister(0x16, 0xC0); // FIFO CTRL - 21751523 to 21751663
writeRegister(0x40, 0x02); // TX Buffer - 21751672 to 21751805
writeRegister(0x41, 0x09); // TX Buffer - 21751819 to 21751953
writeRegister(0x42, 0x4C); // TX Buffer - 21751967 to 21752103
writeRegister(0x43, 0x01); // TX Buffer - 21752115 to 21752249
writeRegister(0x44, 0x23); // TX Buffer - 21752263 to 21752399
writeRegister(0x45, 0x01); // TX Buffer - 21752412 to 21752547
writeRegister(0x46, 0x13); // TX Buffer - 21752560 to 21752696
writeRegister(0x04, 0x07); // TX - 21752709 to 21752844
writeRegister(0x00, 0xFF); // CS0 - 21757327 to 21757471
writeRegister(0x01, 0xFF); // CS1 - 21757477 to 21757617
writeRegister(0x07, 0x1A); // Channel Selection - 21757633 to 21757771
writeRegister(0x0E, 0x5A); // ADDR - 21757782 to 21757923
writeRegister(0x0F, 0x00); // ADDR - 21757935 to 21758069
writeRegister(0x10, 0x5A); // ADDR - 21758080 to 21758218
writeRegister(0x11, 0x5A); // PEER - 21758228 to 21758367
writeRegister(0x12, 0x00); // PEER - 21758381 to 21758514
writeRegister(0x13, 0x5A); // PEER - 21758524 to 21758663
writeRegister(0x14, 0x1F); // TX Length - 21758674 to 21758814
writeRegister(0x02, 0x40); // Int1Msk - 21758826 to 21758960
writeRegister(0x03, 0x00); // Int2Msk - 21758970 to 21759103
writeRegister(0x00, 0xFF); // CS0 - 21759117 to 21759258
writeRegister(0x01, 0xFF); // CS1 - 21759267 to 21759408
writeRegister(0x16, 0xC0); // FIFO CTRL - 21759422 to 21759556
writeRegister(0x40, 0x02); // TX Buffer - 21759570 to 21759703
writeRegister(0x41, 0x09); // TX Buffer - 21759717 to 21759851
writeRegister(0x42, 0x4B); // TX Buffer - 21759865 to 21760000
writeRegister(0x43, 0x01); // TX Buffer - 21760014 to 21760148
writeRegister(0x44, 0x23); // TX Buffer - 21760162 to 21760298
writeRegister(0x45, 0x01); // TX Buffer - 21760310 to 21760446
writeRegister(0x46, 0x13); // TX Buffer - 21760455 to 21760595
writeRegister(0x04, 0x07); // TX - 21760607 to 21760743
writeRegister(0x00, 0xFF); // CS0 - 21765366 to 21765503
writeRegister(0x01, 0xFF); // CS1 - 21765515 to 21765657
writeRegister(0x07, 0x1A); // Channel Selection - 21765671 to 21765806
writeRegister(0x0E, 0x5A); // ADDR - 21765821 to 21765960
writeRegister(0x0F, 0x00); // ADDR - 21765970 to 21766108
writeRegister(0x10, 0x5A); // ADDR - 21766118 to 21766256
writeRegister(0x11, 0x5A); // PEER - 21766267 to 21766405
writeRegister(0x12, 0x00); // PEER - 21766416 to 21766549
writeRegister(0x13, 0x5A); // PEER - 21766563 to 21766702
writeRegister(0x14, 0x1F); // TX Length - 21766712 to 21766851
writeRegister(0x02, 0x40); // Int1Msk - 21766861 to 21766995
writeRegister(0x03, 0x00); // Int2Msk - 21767008 to 21767142
writeRegister(0x00, 0xFF); // CS0 - 21767155 to 21767293
writeRegister(0x01, 0xFF); // CS1 - 21767305 to 21767445
writeRegister(0x16, 0xC0); // FIFO CTRL - 21767460 to 21767595
writeRegister(0x40, 0x02); // TX Buffer - 21767609 to 21767742
writeRegister(0x41, 0x09); // TX Buffer - 21767752 to 21767891
writeRegister(0x42, 0x4A); // TX Buffer - 21767900 to 21768038
writeRegister(0x43, 0x01); // TX Buffer - 21768049 to 21768190
writeRegister(0x44, 0x23); // TX Buffer - 21768197 to 21768339
writeRegister(0x45, 0x01); // TX Buffer - 21768345 to 21768479
writeRegister(0x46, 0x13); // TX Buffer - 21768493 to 21768636
writeRegister(0x04, 0x07); // TX - 21768642 to 21768776
writeRegister(0x00, 0xFF); // CS0 - 21773400 to 21773541
writeRegister(0x01, 0xFF); // CS1 - 21773553 to 21773690
writeRegister(0x07, 0x1A); // Channel Selection - 21773706 to 21773844
writeRegister(0x0E, 0x5A); // ADDR - 21773859 to 21773996
writeRegister(0x0F, 0x00); // ADDR - 21774008 to 21774142
writeRegister(0x10, 0x5A); // ADDR - 21774156 to 21774291
writeRegister(0x11, 0x5A); // PEER - 21774305 to 21774440
writeRegister(0x12, 0x00); // PEER - 21774454 to 21774587
writeRegister(0x13, 0x5A); // PEER - 21774601 to 21774736
writeRegister(0x14, 0x1F); // TX Length - 21774750 to 21774887
writeRegister(0x02, 0x40); // Int1Msk - 21774899 to 21775033
writeRegister(0x03, 0x00); // Int2Msk - 21775046 to 21775180
writeRegister(0x00, 0xFF); // CS0 - 21775190 to 21775331
writeRegister(0x01, 0xFF); // CS1 - 21775343 to 21775487
writeRegister(0x16, 0xC0); // FIFO CTRL - 21775495 to 21775633
writeRegister(0x40, 0x02); // TX Buffer - 21775643 to 21775776
writeRegister(0x41, 0x09); // TX Buffer - 21775790 to 21775924
writeRegister(0x42, 0x49); // TX Buffer - 21775938 to 21776074
writeRegister(0x43, 0x01); // TX Buffer - 21776087 to 21776222
writeRegister(0x44, 0x23); // TX Buffer - 21776234 to 21776369
writeRegister(0x45, 0x01); // TX Buffer - 21776383 to 21776517
writeRegister(0x46, 0x13); // TX Buffer - 21776531 to 21776666
writeRegister(0x04, 0x07); // TX - 21776680 to 21776814
writeRegister(0x00, 0xFF); // CS0 - 21781438 to 21781582
writeRegister(0x01, 0xFF); // CS1 - 21781588 to 21781729
writeRegister(0x07, 0x1A); // Channel Selection - 21781744 to 21781885
writeRegister(0x0E, 0x5A); // ADDR - 21781893 to 21782032
writeRegister(0x0F, 0x00); // ADDR - 21782046 to 21782180
writeRegister(0x10, 0x5A); // ADDR - 21782191 to 21782329
writeRegister(0x11, 0x5A); // PEER - 21782339 to 21782478
writeRegister(0x12, 0x00); // PEER - 21782492 to 21782625
writeRegister(0x13, 0x5A); // PEER - 21782635 to 21782774
writeRegister(0x14, 0x1F); // TX Length - 21782785 to 21782925
writeRegister(0x02, 0x40); // Int1Msk - 21782937 to 21783071
writeRegister(0x03, 0x00); // Int2Msk - 21783081 to 21783214
writeRegister(0x00, 0xFF); // CS0 - 21783228 to 21783369
writeRegister(0x01, 0xFF); // CS1 - 21783378 to 21783519
writeRegister(0x16, 0xC0); // FIFO CTRL - 21783533 to 21783667
writeRegister(0x40, 0x02); // TX Buffer - 21783681 to 21783814
writeRegister(0x41, 0x09); // TX Buffer - 21783828 to 21783962
writeRegister(0x42, 0x48); // TX Buffer - 21783976 to 21784110
writeRegister(0x43, 0x01); // TX Buffer - 21784121 to 21784258
writeRegister(0x44, 0x23); // TX Buffer - 21784269 to 21784408
writeRegister(0x45, 0x01); // TX Buffer - 21784417 to 21784559
writeRegister(0x46, 0x13); // TX Buffer - 21784565 to 21784705
writeRegister(0x04, 0x07); // TX - 21784714 to 21784856
writeRegister(0x00, 0xFF); // CS0 - 21789336 to 21789473
writeRegister(0x01, 0xFF); // CS1 - 21789486 to 21789627
writeRegister(0x07, 0x1A); // Channel Selection - 21789642 to 21789777
writeRegister(0x0E, 0x5A); // ADDR - 21789791 to 21789930
writeRegister(0x0F, 0x00); // ADDR - 21789941 to 21790081
writeRegister(0x10, 0x5A); // ADDR - 21790089 to 21790231
writeRegister(0x11, 0x5A); // PEER - 21790237 to 21790376
writeRegister(0x12, 0x00); // PEER - 21790386 to 21790519
writeRegister(0x13, 0x5A); // PEER - 21790533 to 21790675
writeRegister(0x14, 0x1F); // TX Length - 21790682 to 21790821
writeRegister(0x02, 0x40); // Int1Msk - 21790832 to 21790965
writeRegister(0x03, 0x00); // Int2Msk - 21790979 to 21791112
writeRegister(0x00, 0xFF); // CS0 - 21791126 to 21791263
writeRegister(0x01, 0xFF); // CS1 - 21791276 to 21791417
writeRegister(0x16, 0xC0); // FIFO CTRL - 21791430 to 21791565
writeRegister(0x40, 0x02); // TX Buffer - 21791579 to 21791712
writeRegister(0x41, 0x09); // TX Buffer - 21791722 to 21791864
writeRegister(0x42, 0x47); // TX Buffer - 21791870 to 21792009
writeRegister(0x43, 0x01); // TX Buffer - 21792019 to 21792161
writeRegister(0x44, 0x23); // TX Buffer - 21792167 to 21792308
writeRegister(0x45, 0x01); // TX Buffer - 21792316 to 21792457
writeRegister(0x46, 0x13); // TX Buffer - 21792464 to 21792606
writeRegister(0x04, 0x07); // TX - 21792613 to 21792754
writeRegister(0x00, 0xFF); // CS0 - 21797371 to 21797510
writeRegister(0x01, 0xFF); // CS1 - 21797524 to 21797662
writeRegister(0x07, 0x1A); // Channel Selection - 21797677 to 21797815
writeRegister(0x0E, 0x5A); // ADDR - 21797830 to 21797965
writeRegister(0x0F, 0x00); // ADDR - 21797979 to 21798113
writeRegister(0x10, 0x5A); // ADDR - 21798127 to 21798262
writeRegister(0x11, 0x5A); // PEER - 21798275 to 21798411
writeRegister(0x12, 0x00); // PEER - 21798424 to 21798558
writeRegister(0x13, 0x5A); // PEER - 21798571 to 21798707
writeRegister(0x14, 0x1F); // TX Length - 21798721 to 21798856
writeRegister(0x02, 0x40); // Int1Msk - 21798870 to 21799003
writeRegister(0x03, 0x00); // Int2Msk - 21799017 to 21799150
writeRegister(0x00, 0xFF); // CS0 - 21799161 to 21799300
writeRegister(0x01, 0xFF); // CS1 - 21799314 to 21799458
writeRegister(0x16, 0xC0); // FIFO CTRL - 21799465 to 21799604
writeRegister(0x40, 0x02); // TX Buffer - 21799614 to 21799747
writeRegister(0x41, 0x09); // TX Buffer - 21799761 to 21799895
writeRegister(0x42, 0x46); // TX Buffer - 21799909 to 21800044
writeRegister(0x43, 0x01); // TX Buffer - 21800057 to 21800193
writeRegister(0x44, 0x23); // TX Buffer - 21800205 to 21800341
writeRegister(0x45, 0x01); // TX Buffer - 21800354 to 21800489
writeRegister(0x46, 0x13); // TX Buffer - 21800502 to 21800638
writeRegister(0x04, 0x07); // TX - 21800651 to 21800786
writeRegister(0x00, 0xFF); // CS0 - 21805409 to 21805552
writeRegister(0x01, 0xFF); // CS1 - 21805559 to 21805700
writeRegister(0x07, 0x1A); // Channel Selection - 21805714 to 21805853
writeRegister(0x0E, 0x5A); // ADDR - 21805864 to 21806003
writeRegister(0x0F, 0x00); // ADDR - 21806017 to 21806151
writeRegister(0x10, 0x5A); // ADDR - 21806162 to 21806300
writeRegister(0x11, 0x5A); // PEER - 21806310 to 21806449
writeRegister(0x12, 0x00); // PEER - 21806462 to 21806596
writeRegister(0x13, 0x5A); // PEER - 21806606 to 21806745
writeRegister(0x14, 0x1F); // TX Length - 21806755 to 21806894
writeRegister(0x02, 0x40); // Int1Msk - 21806908 to 21807041
writeRegister(0x03, 0x00); // Int2Msk - 21807052 to 21807185
writeRegister(0x00, 0xFF); // CS0 - 21807199 to 21807338
writeRegister(0x01, 0xFF); // CS1 - 21807349 to 21807490
writeRegister(0x16, 0xC0); // FIFO CTRL - 21807503 to 21807638
writeRegister(0x40, 0x02); // TX Buffer - 21807652 to 21807785
writeRegister(0x41, 0x09); // TX Buffer - 21807799 to 21807933
writeRegister(0x42, 0x45); // TX Buffer - 21807947 to 21808083
writeRegister(0x43, 0x01); // TX Buffer - 21808095 to 21808231
writeRegister(0x44, 0x23); // TX Buffer - 21808240 to 21808379
writeRegister(0x45, 0x01); // TX Buffer - 21808388 to 21808527
writeRegister(0x46, 0x13); // TX Buffer - 21808536 to 21808676
writeRegister(0x04, 0x07); // TX - 21808685 to 21808824
writeRegister(0x00, 0xFF); // CS0 - 21813443 to 21813584
writeRegister(0x01, 0xFF); // CS1 - 21813597 to 21813741
writeRegister(0x07, 0x1A); // Channel Selection - 21813752 to 21813888
writeRegister(0x0E, 0x5A); // ADDR - 21813902 to 21814041
writeRegister(0x0F, 0x00); // ADDR - 21814052 to 21814186
writeRegister(0x10, 0x5A); // ADDR - 21814200 to 21814334
writeRegister(0x11, 0x5A); // PEER - 21814348 to 21814487
writeRegister(0x12, 0x00); // PEER - 21814497 to 21814630
writeRegister(0x13, 0x5A); // PEER - 21814644 to 21814780
writeRegister(0x14, 0x1F); // TX Length - 21814793 to 21814932
writeRegister(0x02, 0x40); // Int1Msk - 21814943 to 21815076
writeRegister(0x03, 0x00); // Int2Msk - 21815090 to 21815223
writeRegister(0x00, 0xFF); // CS0 - 21815237 to 21815374
writeRegister(0x01, 0xFF); // CS1 - 21815387 to 21815528
writeRegister(0x16, 0xC0); // FIFO CTRL - 21815541 to 21815676
writeRegister(0x40, 0x02); // TX Buffer - 21815690 to 21815823
writeRegister(0x41, 0x09); // TX Buffer - 21815833 to 21815975
writeRegister(0x42, 0x44); // TX Buffer - 21815981 to 21816116
writeRegister(0x43, 0x01); // TX Buffer - 21816129 to 21816265
writeRegister(0x44, 0x23); // TX Buffer - 21816277 to 21816413
writeRegister(0x45, 0x01); // TX Buffer - 21816426 to 21816561
writeRegister(0x46, 0x13); // TX Buffer - 21816574 to 21816710
writeRegister(0x04, 0x07); // TX - 21816723 to 21816858
writeRegister(0x00, 0xFF); // CS0 - 21821341 to 21821482
writeRegister(0x01, 0xFF); // CS1 - 21821494 to 21821631
writeRegister(0x07, 0x1A); // Channel Selection - 21821647 to 21821785
writeRegister(0x0E, 0x5A); // ADDR - 21821800 to 21821936
writeRegister(0x0F, 0x00); // ADDR - 21821949 to 21822084
writeRegister(0x10, 0x5A); // ADDR - 21822097 to 21822232
writeRegister(0x11, 0x5A); // PEER - 21822246 to 21822381
writeRegister(0x12, 0x00); // PEER - 21822395 to 21822528
writeRegister(0x13, 0x5A); // PEER - 21822542 to 21822677
writeRegister(0x14, 0x1F); // TX Length - 21822691 to 21822828
writeRegister(0x02, 0x40); // Int1Msk - 21822841 to 21822974
writeRegister(0x03, 0x00); // Int2Msk - 21822988 to 21823121
writeRegister(0x00, 0xFF); // CS0 - 21823131 to 21823272
writeRegister(0x01, 0xFF); // CS1 - 21823284 to 21823429
writeRegister(0x16, 0xC0); // FIFO CTRL - 21823436 to 21823574
writeRegister(0x40, 0x02); // TX Buffer - 21823584 to 21823719
writeRegister(0x41, 0x09); // TX Buffer - 21823731 to 21823865
writeRegister(0x42, 0x43); // TX Buffer - 21823879 to 21824015
writeRegister(0x43, 0x01); // TX Buffer - 21824028 to 21824163
writeRegister(0x44, 0x23); // TX Buffer - 21824176 to 21824310
writeRegister(0x45, 0x01); // TX Buffer - 21824324 to 21824458
writeRegister(0x46, 0x13); // TX Buffer - 21824472 to 21824607
writeRegister(0x04, 0x07); // TX - 21824621 to 21824755
writeRegister(0x00, 0xFF); // CS0 - 21829379 to 21829523
writeRegister(0x01, 0xFF); // CS1 - 21829529 to 21829669
writeRegister(0x07, 0x1A); // Channel Selection - 21829685 to 21829826
writeRegister(0x0E, 0x5A); // ADDR - 21829834 to 21829974
writeRegister(0x0F, 0x00); // ADDR - 21829987 to 21830123
writeRegister(0x10, 0x5A); // ADDR - 21830132 to 21830270
writeRegister(0x11, 0x5A); // PEER - 21830280 to 21830419
writeRegister(0x12, 0x00); // PEER - 21830433 to 21830566
writeRegister(0x13, 0x5A); // PEER - 21830576 to 21830715
writeRegister(0x14, 0x1F); // TX Length - 21830726 to 21830866
writeRegister(0x02, 0x40); // Int1Msk - 21830879 to 21831012
writeRegister(0x03, 0x00); // Int2Msk - 21831022 to 21831155
writeRegister(0x00, 0xFF); // CS0 - 21831169 to 21831310
writeRegister(0x01, 0xFF); // CS1 - 21831319 to 21831459
writeRegister(0x16, 0xC0); // FIFO CTRL - 21831474 to 21831608
writeRegister(0x40, 0x02); // TX Buffer - 21831622 to 21831755
writeRegister(0x41, 0x09); // TX Buffer - 21831769 to 21831903
writeRegister(0x42, 0x42); // TX Buffer - 21831917 to 21832051
writeRegister(0x43, 0x01); // TX Buffer - 21832062 to 21832199
writeRegister(0x44, 0x23); // TX Buffer - 21832210 to 21832349
writeRegister(0x45, 0x01); // TX Buffer - 21832358 to 21832500
writeRegister(0x46, 0x13); // TX Buffer - 21832506 to 21832646
writeRegister(0x04, 0x07); // TX - 21832655 to 21832797
writeRegister(0x00, 0xFF); // CS0 - 21837413 to 21837554
writeRegister(0x01, 0xFF); // CS1 - 21837567 to 21837703
writeRegister(0x07, 0x1A); // Channel Selection - 21837722 to 21837857
writeRegister(0x0E, 0x5A); // ADDR - 21837872 to 21838008
writeRegister(0x0F, 0x00); // ADDR - 21838021 to 21838156
writeRegister(0x10, 0x5A); // ADDR - 21838169 to 21838304
writeRegister(0x11, 0x5A); // PEER - 21838318 to 21838453
writeRegister(0x12, 0x00); // PEER - 21838467 to 21838600
writeRegister(0x13, 0x5A); // PEER - 21838614 to 21838749
writeRegister(0x14, 0x1F); // TX Length - 21838763 to 21838906
writeRegister(0x02, 0x40); // Int1Msk - 21838913 to 21839046
writeRegister(0x03, 0x00); // Int2Msk - 21839060 to 21839193
writeRegister(0x00, 0xFF); // CS0 - 21839203 to 21839344
writeRegister(0x01, 0xFF); // CS1 - 21839356 to 21839501
writeRegister(0x16, 0xC0); // FIFO CTRL - 21839508 to 21839646
writeRegister(0x40, 0x02); // TX Buffer - 21839656 to 21839797
writeRegister(0x41, 0x09); // TX Buffer - 21839803 to 21839937
writeRegister(0x42, 0x41); // TX Buffer - 21839951 to 21840085
writeRegister(0x43, 0x01); // TX Buffer - 21840099 to 21840233
writeRegister(0x44, 0x23); // TX Buffer - 21840247 to 21840383
writeRegister(0x45, 0x01); // TX Buffer - 21840396 to 21840531
writeRegister(0x46, 0x13); // TX Buffer - 21840544 to 21840680
writeRegister(0x04, 0x07); // TX - 21840692 to 21840828
writeRegister(0x00, 0xFF); // CS0 - 21845451 to 21845594
writeRegister(0x01, 0xFF); // CS1 - 21845601 to 21845742
writeRegister(0x07, 0x1A); // Channel Selection - 21845756 to 21845899
writeRegister(0x0E, 0x5A); // ADDR - 21845906 to 21846045
writeRegister(0x0F, 0x00); // ADDR - 21846059 to 21846193
writeRegister(0x10, 0x5A); // ADDR - 21846203 to 21846343
writeRegister(0x11, 0x5A); // PEER - 21846352 to 21846490
writeRegister(0x12, 0x00); // PEER - 21846504 to 21846637
writeRegister(0x13, 0x5A); // PEER - 21846648 to 21846787
writeRegister(0x14, 0x1F); // TX Length - 21846797 to 21846936
writeRegister(0x02, 0x40); // Int1Msk - 21846950 to 21847083
writeRegister(0x03, 0x00); // Int2Msk - 21847094 to 21847227
writeRegister(0x00, 0xFF); // CS0 - 21847241 to 21847380
writeRegister(0x01, 0xFF); // CS1 - 21847390 to 21847532
writeRegister(0x16, 0xC0); // FIFO CTRL - 21847545 to 21847680
writeRegister(0x40, 0x02); // TX Buffer - 21847694 to 21847827
writeRegister(0x41, 0x09); // TX Buffer - 21847841 to 21847976
writeRegister(0x42, 0x40); // TX Buffer - 21847989 to 21848122
writeRegister(0x43, 0x01); // TX Buffer - 21848133 to 21848274
writeRegister(0x44, 0x23); // TX Buffer - 21848281 to 21848423
writeRegister(0x45, 0x01); // TX Buffer - 21848429 to 21848563
writeRegister(0x46, 0x13); // TX Buffer - 21848577 to 21848720
writeRegister(0x04, 0x07); // TX - 21848726 to 21848860
writeRegister(0x00, 0xFF); // CS0 - 21853345 to 21853484
writeRegister(0x01, 0xFF); // CS1 - 21853498 to 21853642
writeRegister(0x07, 0x1A); // Channel Selection - 21853654 to 21853789
writeRegister(0x0E, 0x5A); // ADDR - 21853803 to 21853945
writeRegister(0x0F, 0x00); // ADDR - 21853953 to 21854087
writeRegister(0x10, 0x5A); // ADDR - 21854101 to 21854235
writeRegister(0x11, 0x5A); // PEER - 21854249 to 21854392
writeRegister(0x12, 0x00); // PEER - 21854398 to 21854531
writeRegister(0x13, 0x5A); // PEER - 21854545 to 21854681
writeRegister(0x14, 0x1F); // TX Length - 21854695 to 21854838
writeRegister(0x02, 0x40); // Int1Msk - 21854844 to 21854977
writeRegister(0x03, 0x00); // Int2Msk - 21854991 to 21855124
writeRegister(0x00, 0xFF); // CS0 - 21855138 to 21855274
writeRegister(0x01, 0xFF); // CS1 - 21855288 to 21855429
writeRegister(0x16, 0xC0); // FIFO CTRL - 21855443 to 21855577
writeRegister(0x40, 0x02); // TX Buffer - 21855591 to 21855724
writeRegister(0x41, 0x09); // TX Buffer - 21855735 to 21855876
writeRegister(0x42, 0x3F); // TX Buffer - 21855883 to 21856022
writeRegister(0x43, 0x01); // TX Buffer - 21856033 to 21856170
writeRegister(0x44, 0x23); // TX Buffer - 21856180 to 21856320
writeRegister(0x45, 0x01); // TX Buffer - 21856329 to 21856471
writeRegister(0x46, 0x13); // TX Buffer - 21856477 to 21856615
writeRegister(0x04, 0x07); // TX - 21856626 to 21856767
writeRegister(0x00, 0xFF); // CS0 - 21861384 to 21861525
writeRegister(0x01, 0xFF); // CS1 - 21861537 to 21861681
writeRegister(0x07, 0x1A); // Channel Selection - 21861693 to 21861828
writeRegister(0x0E, 0x5A); // ADDR - 21861843 to 21861978
writeRegister(0x0F, 0x00); // ADDR - 21861992 to 21862126
writeRegister(0x10, 0x5A); // ADDR - 21862140 to 21862275
writeRegister(0x11, 0x5A); // PEER - 21862289 to 21862424
writeRegister(0x12, 0x00); // PEER - 21862438 to 21862571
writeRegister(0x13, 0x5A); // PEER - 21862585 to 21862720
writeRegister(0x14, 0x1F); // TX Length - 21862734 to 21862877
writeRegister(0x02, 0x40); // Int1Msk - 21862883 to 21863017
writeRegister(0x03, 0x00); // Int2Msk - 21863030 to 21863164
writeRegister(0x00, 0xFF); // CS0 - 21863177 to 21863315
writeRegister(0x01, 0xFF); // CS1 - 21863327 to 21863467
writeRegister(0x16, 0xC0); // FIFO CTRL - 21863482 to 21863617
writeRegister(0x40, 0x02); // TX Buffer - 21863630 to 21863764
writeRegister(0x41, 0x09); // TX Buffer - 21863774 to 21863908
writeRegister(0x42, 0x3E); // TX Buffer - 21863922 to 21864061
writeRegister(0x43, 0x01); // TX Buffer - 21864071 to 21864213
writeRegister(0x44, 0x23); // TX Buffer - 21864219 to 21864362
writeRegister(0x45, 0x01); // TX Buffer - 21864368 to 21864502
writeRegister(0x46, 0x13); // TX Buffer - 21864516 to 21864658
writeRegister(0x04, 0x07); // TX - 21864665 to 21864800
writeRegister(0x00, 0xFF); // CS0 - 21869423 to 21869564
writeRegister(0x01, 0xFF); // CS1 - 21869576 to 21869714
writeRegister(0x07, 0x1A); // Channel Selection - 21869729 to 21869867
writeRegister(0x0E, 0x5A); // ADDR - 21869882 to 21870017
writeRegister(0x0F, 0x00); // ADDR - 21870031 to 21870165
writeRegister(0x10, 0x5A); // ADDR - 21870179 to 21870314
writeRegister(0x11, 0x5A); // PEER - 21870328 to 21870463
writeRegister(0x12, 0x00); // PEER - 21870476 to 21870610
writeRegister(0x13, 0x5A); // PEER - 21870623 to 21870759
writeRegister(0x14, 0x1F); // TX Length - 21870773 to 21870910
writeRegister(0x02, 0x40); // Int1Msk - 21870922 to 21871057
writeRegister(0x03, 0x00); // Int2Msk - 21871069 to 21871204
writeRegister(0x00, 0xFF); // CS0 - 21871213 to 21871352
writeRegister(0x01, 0xFF); // CS1 - 21871366 to 21871510
writeRegister(0x16, 0xC0); // FIFO CTRL - 21871518 to 21871656
writeRegister(0x40, 0x02); // TX Buffer - 21871666 to 21871799
writeRegister(0x41, 0x09); // TX Buffer - 21871813 to 21871947
writeRegister(0x42, 0x3D); // TX Buffer - 21871961 to 21872104
writeRegister(0x43, 0x01); // TX Buffer - 21872110 to 21872246
writeRegister(0x44, 0x23); // TX Buffer - 21872258 to 21872393
writeRegister(0x45, 0x01); // TX Buffer - 21872407 to 21872542
writeRegister(0x46, 0x13); // TX Buffer - 21872555 to 21872691
writeRegister(0x04, 0x07); // TX - 21872704 to 21872839
writeRegister(0x00, 0xFF); // CS0 - 21877322 to 21877463
writeRegister(0x01, 0xFF); // CS1 - 21877476 to 21877612
writeRegister(0x07, 0x1A); // Channel Selection - 21877628 to 21877768
writeRegister(0x0E, 0x5A); // ADDR - 21877781 to 21877917
writeRegister(0x0F, 0x00); // ADDR - 21877930 to 21878065
writeRegister(0x10, 0x5A); // ADDR - 21878078 to 21878213
writeRegister(0x11, 0x5A); // PEER - 21878227 to 21878362
writeRegister(0x12, 0x00); // PEER - 21878376 to 21878509
writeRegister(0x13, 0x5A); // PEER - 21878523 to 21878658
writeRegister(0x14, 0x1F); // TX Length - 21878672 to 21878809
writeRegister(0x02, 0x40); // Int1Msk - 21878822 to 21878955
writeRegister(0x03, 0x00); // Int2Msk - 21878969 to 21879102
writeRegister(0x00, 0xFF); // CS0 - 21879112 to 21879253
writeRegister(0x01, 0xFF); // CS1 - 21879265 to 21879410
writeRegister(0x16, 0xC0); // FIFO CTRL - 21879417 to 21879555
writeRegister(0x40, 0x02); // TX Buffer - 21879565 to 21879700
writeRegister(0x41, 0x09); // TX Buffer - 21879712 to 21879846
writeRegister(0x42, 0x3C); // TX Buffer - 21879860 to 21879995
writeRegister(0x43, 0x01); // TX Buffer - 21880009 to 21880143
writeRegister(0x44, 0x23); // TX Buffer - 21880157 to 21880293
writeRegister(0x45, 0x01); // TX Buffer - 21880306 to 21880441
writeRegister(0x46, 0x13); // TX Buffer - 21880454 to 21880590
writeRegister(0x04, 0x07); // TX - 21880602 to 21880738
writeRegister(0x00, 0xFF); // CS0 - 21885361 to 21885500
writeRegister(0x01, 0xFF); // CS1 - 21885511 to 21885652
writeRegister(0x07, 0x1A); // Channel Selection - 21885666 to 21885805
writeRegister(0x0E, 0x5A); // ADDR - 21885816 to 21885955
writeRegister(0x0F, 0x00); // ADDR - 21885969 to 21886103
writeRegister(0x10, 0x5A); // ADDR - 21886117 to 21886253
writeRegister(0x11, 0x5A); // PEER - 21886265 to 21886400
writeRegister(0x12, 0x00); // PEER - 21886414 to 21886547
writeRegister(0x13, 0x5A); // PEER - 21886558 to 21886697
writeRegister(0x14, 0x1F); // TX Length - 21886711 to 21886846
writeRegister(0x02, 0x40); // Int1Msk - 21886860 to 21886993
writeRegister(0x03, 0x00); // Int2Msk - 21887004 to 21887143
writeRegister(0x00, 0xFF); // CS0 - 21887151 to 21887290
writeRegister(0x01, 0xFF); // CS1 - 21887300 to 21887442
writeRegister(0x16, 0xC0); // FIFO CTRL - 21887455 to 21887596
writeRegister(0x40, 0x02); // TX Buffer - 21887604 to 21887737
writeRegister(0x41, 0x09); // TX Buffer - 21887751 to 21887886
writeRegister(0x42, 0x3B); // TX Buffer - 21887899 to 21888034
writeRegister(0x43, 0x01); // TX Buffer - 21888048 to 21888182
writeRegister(0x44, 0x23); // TX Buffer - 21888196 to 21888332
writeRegister(0x45, 0x01); // TX Buffer - 21888345 to 21888480
writeRegister(0x46, 0x13); // TX Buffer - 21888492 to 21888629
writeRegister(0x04, 0x07); // TX - 21888641 to 21888777
writeRegister(0x00, 0xFF); // CS0 - 21893400 to 21893543
writeRegister(0x01, 0xFF); // CS1 - 21893549 to 21893691
writeRegister(0x07, 0x1A); // Channel Selection - 21893705 to 21893848
writeRegister(0x0E, 0x5A); // ADDR - 21893855 to 21893994
writeRegister(0x0F, 0x00); // ADDR - 21894008 to 21894142
writeRegister(0x10, 0x5A); // ADDR - 21894152 to 21894290
writeRegister(0x11, 0x5A); // PEER - 21894301 to 21894439
writeRegister(0x12, 0x00); // PEER - 21894453 to 21894586
writeRegister(0x13, 0x5A); // PEER - 21894597 to 21894736
writeRegister(0x14, 0x1F); // TX Length - 21894746 to 21894885
writeRegister(0x02, 0x40); // Int1Msk - 21894899 to 21895032
writeRegister(0x03, 0x00); // Int2Msk - 21895043 to 21895176
writeRegister(0x00, 0xFF); // CS0 - 21895190 to 21895329
writeRegister(0x01, 0xFF); // CS1 - 21895339 to 21895481
writeRegister(0x16, 0xC0); // FIFO CTRL - 21895494 to 21895629
writeRegister(0x40, 0x02); // TX Buffer - 21895643 to 21895776
writeRegister(0x41, 0x09); // TX Buffer - 21895790 to 21895925
writeRegister(0x42, 0x3A); // TX Buffer - 21895938 to 21896073
writeRegister(0x43, 0x01); // TX Buffer - 21896087 to 21896222
writeRegister(0x44, 0x23); // TX Buffer - 21896235 to 21896369
writeRegister(0x45, 0x01); // TX Buffer - 21896383 to 21896517
writeRegister(0x46, 0x13); // TX Buffer - 21896528 to 21896666
writeRegister(0x04, 0x07); // TX - 21896680 to 21896814
writeRegister(0x00, 0xFF); // CS0 - 21901438 to 21901574
writeRegister(0x01, 0xFF); // CS1 - 21901588 to 21901729
writeRegister(0x07, 0x1A); // Channel Selection - 21901744 to 21901879
writeRegister(0x0E, 0x5A); // ADDR - 21901893 to 21902032
writeRegister(0x0F, 0x00); // ADDR - 21902043 to 21902183
writeRegister(0x10, 0x5A); // ADDR - 21902191 to 21902333
writeRegister(0x11, 0x5A); // PEER - 21902339 to 21902478
writeRegister(0x12, 0x00); // PEER - 21902488 to 21902621
writeRegister(0x13, 0x5A); // PEER - 21902635 to 21902777
writeRegister(0x14, 0x1F); // TX Length - 21902785 to 21902925
writeRegister(0x02, 0x40); // Int1Msk - 21902934 to 21903067
writeRegister(0x03, 0x00); // Int2Msk - 21903081 to 21903214
writeRegister(0x00, 0xFF); // CS0 - 21903228 to 21903364
writeRegister(0x01, 0xFF); // CS1 - 21903378 to 21903519
writeRegister(0x16, 0xC0); // FIFO CTRL - 21903533 to 21903667
writeRegister(0x40, 0x02); // TX Buffer - 21903681 to 21903814
writeRegister(0x41, 0x09); // TX Buffer - 21903825 to 21903966
writeRegister(0x42, 0x39); // TX Buffer - 21903973 to 21904111
writeRegister(0x43, 0x01); // TX Buffer - 21904122 to 21904263
writeRegister(0x44, 0x23); // TX Buffer - 21904270 to 21904412
writeRegister(0x45, 0x01); // TX Buffer - 21904418 to 21904560
writeRegister(0x46, 0x13); // TX Buffer - 21904566 to 21904709
writeRegister(0x04, 0x07); // TX - 21904715 to 21904857
writeRegister(0x00, 0xFF); // CS0 - 21909333 to 21909474
writeRegister(0x01, 0xFF); // CS1 - 21909487 to 21909631
writeRegister(0x07, 0x1A); // Channel Selection - 21909643 to 21909778
writeRegister(0x0E, 0x5A); // ADDR - 21909792 to 21909931
writeRegister(0x0F, 0x00); // ADDR - 21909942 to 21910076
writeRegister(0x10, 0x5A); // ADDR - 21910090 to 21910224
writeRegister(0x11, 0x5A); // PEER - 21910238 to 21910377
writeRegister(0x12, 0x00); // PEER - 21910387 to 21910520
writeRegister(0x13, 0x5A); // PEER - 21910534 to 21910670
writeRegister(0x14, 0x1F); // TX Length - 21910683 to 21910822
writeRegister(0x02, 0x40); // Int1Msk - 21910833 to 21910966
writeRegister(0x03, 0x00); // Int2Msk - 21910980 to 21911113
writeRegister(0x00, 0xFF); // CS0 - 21911127 to 21911264
writeRegister(0x01, 0xFF); // CS1 - 21911277 to 21911418
writeRegister(0x16, 0xC0); // FIFO CTRL - 21911431 to 21911566
writeRegister(0x40, 0x02); // TX Buffer - 21911580 to 21911713
writeRegister(0x41, 0x09); // TX Buffer - 21911723 to 21911865
writeRegister(0x42, 0x38); // TX Buffer - 21911871 to 21912010
writeRegister(0x43, 0x01); // TX Buffer - 21912020 to 21912154
writeRegister(0x44, 0x23); // TX Buffer - 21912168 to 21912304
writeRegister(0x45, 0x01); // TX Buffer - 21912316 to 21912452
writeRegister(0x46, 0x13); // TX Buffer - 21912464 to 21912599
writeRegister(0x04, 0x07); // TX - 21912613 to 21912747
writeRegister(0x00, 0xFF); // CS0 - 21917371 to 21917512
writeRegister(0x01, 0xFF); // CS1 - 21917521 to 21917661
writeRegister(0x07, 0x1A); // Channel Selection - 21917677 to 21917816
writeRegister(0x0E, 0x5A); // ADDR - 21917830 to 21917966
writeRegister(0x0F, 0x00); // ADDR - 21917980 to 21918114
writeRegister(0x10, 0x5A); // ADDR - 21918128 to 21918262
writeRegister(0x11, 0x5A); // PEER - 21918276 to 21918411
writeRegister(0x12, 0x00); // PEER - 21918425 to 21918558
writeRegister(0x13, 0x5A); // PEER - 21918568 to 21918708
writeRegister(0x14, 0x1F); // TX Length - 21918721 to 21918858
writeRegister(0x02, 0x40); // Int1Msk - 21918871 to 21919004
writeRegister(0x03, 0x00); // Int2Msk - 21919018 to 21919151
writeRegister(0x00, 0xFF); // CS0 - 21919161 to 21919302
writeRegister(0x01, 0xFF); // CS1 - 21919315 to 21919451
writeRegister(0x16, 0xC0); // FIFO CTRL - 21919466 to 21919604
writeRegister(0x40, 0x02); // TX Buffer - 21919614 to 21919748
writeRegister(0x41, 0x09); // TX Buffer - 21919761 to 21919897
writeRegister(0x42, 0x37); // TX Buffer - 21919909 to 21920045
writeRegister(0x43, 0x01); // TX Buffer - 21920059 to 21920193
writeRegister(0x44, 0x23); // TX Buffer - 21920207 to 21920341
writeRegister(0x45, 0x01); // TX Buffer - 21920355 to 21920489
writeRegister(0x46, 0x13); // TX Buffer - 21920503 to 21920638
writeRegister(0x04, 0x07); // TX - 21920652 to 21920786
writeRegister(0x00, 0xFF); // CS0 - 21925410 to 21925554
writeRegister(0x01, 0xFF); // CS1 - 21925560 to 21925700
writeRegister(0x07, 0x1A); // Channel Selection - 21925716 to 21925855
writeRegister(0x0E, 0x5A); // ADDR - 21925866 to 21926005
writeRegister(0x0F, 0x00); // ADDR - 21926018 to 21926153
writeRegister(0x10, 0x5A); // ADDR - 21926166 to 21926301
writeRegister(0x11, 0x5A); // PEER - 21926315 to 21926450
writeRegister(0x12, 0x00); // PEER - 21926464 to 21926597
writeRegister(0x13, 0x5A); // PEER - 21926607 to 21926748
writeRegister(0x14, 0x1F); // TX Length - 21926760 to 21926897
writeRegister(0x02, 0x40); // Int1Msk - 21926910 to 21927043
writeRegister(0x03, 0x00); // Int2Msk - 21927053 to 21927186
writeRegister(0x00, 0xFF); // CS0 - 21927200 to 21927341
writeRegister(0x01, 0xFF); // CS1 - 21927350 to 21927490
writeRegister(0x16, 0xC0); // FIFO CTRL - 21927505 to 21927640
writeRegister(0x40, 0x02); // TX Buffer - 21927653 to 21927787
writeRegister(0x41, 0x09); // TX Buffer - 21927800 to 21927936
writeRegister(0x42, 0x36); // TX Buffer - 21927948 to 21928085
writeRegister(0x43, 0x01); // TX Buffer - 21928097 to 21928231
writeRegister(0x44, 0x23); // TX Buffer - 21928245 to 21928381
writeRegister(0x45, 0x01); // TX Buffer - 21928394 to 21928529
writeRegister(0x46, 0x13); // TX Buffer - 21928542 to 21928678
writeRegister(0x04, 0x07); // TX - 21928691 to 21928826
writeRegister(0x00, 0xFF); // CS0 - 21933449 to 21933586
writeRegister(0x01, 0xFF); // CS1 - 21933599 to 21933740
writeRegister(0x07, 0x1A); // Channel Selection - 21933754 to 21933890
writeRegister(0x0E, 0x5A); // ADDR - 21933904 to 21934043
writeRegister(0x0F, 0x00); // ADDR - 21934054 to 21934191
writeRegister(0x10, 0x5A); // ADDR - 21934201 to 21934340
writeRegister(0x11, 0x5A); // PEER - 21934350 to 21934489
writeRegister(0x12, 0x00); // PEER - 21934499 to 21934632
writeRegister(0x13, 0x5A); // PEER - 21934646 to 21934785
writeRegister(0x14, 0x1F); // TX Length - 21934795 to 21934934
writeRegister(0x02, 0x40); // Int1Msk - 21934945 to 21935084
writeRegister(0x03, 0x00); // Int2Msk - 21935092 to 21935225
writeRegister(0x00, 0xFF); // CS0 - 21935239 to 21935382
writeRegister(0x01, 0xFF); // CS1 - 21935389 to 21935530
writeRegister(0x16, 0xC0); // FIFO CTRL - 21935543 to 21935678
writeRegister(0x40, 0x02); // TX Buffer - 21935692 to 21935825
writeRegister(0x41, 0x09); // TX Buffer - 21935835 to 21935973
writeRegister(0x42, 0x35); // TX Buffer - 21935983 to 21936123
writeRegister(0x43, 0x01); // TX Buffer - 21936132 to 21936271
writeRegister(0x44, 0x23); // TX Buffer - 21936280 to 21936418
writeRegister(0x45, 0x01); // TX Buffer - 21936429 to 21936570
writeRegister(0x46, 0x13); // TX Buffer - 21936577 to 21936715
writeRegister(0x04, 0x07); // TX - 21936726 to 21936867
writeRegister(0x00, 0xFF); // CS0 - 21941348 to 21941485
writeRegister(0x01, 0xFF); // CS1 - 21941497 to 21941639
writeRegister(0x07, 0x1A); // Channel Selection - 21941653 to 21941788
writeRegister(0x0E, 0x5A); // ADDR - 21941803 to 21941942
writeRegister(0x0F, 0x00); // ADDR - 21941952 to 21942090
writeRegister(0x10, 0x5A); // ADDR - 21942100 to 21942238
writeRegister(0x11, 0x5A); // PEER - 21942249 to 21942387
writeRegister(0x12, 0x00); // PEER - 21942398 to 21942531
writeRegister(0x13, 0x5A); // PEER - 21942545 to 21942684
writeRegister(0x14, 0x1F); // TX Length - 21942694 to 21942833
writeRegister(0x02, 0x40); // Int1Msk - 21942843 to 21942977
writeRegister(0x03, 0x00); // Int2Msk - 21942990 to 21943124
writeRegister(0x00, 0xFF); // CS0 - 21943137 to 21943275
writeRegister(0x01, 0xFF); // CS1 - 21943287 to 21943427
writeRegister(0x16, 0xC0); // FIFO CTRL - 21943442 to 21943577
writeRegister(0x40, 0x02); // TX Buffer - 21943591 to 21943724
writeRegister(0x41, 0x09); // TX Buffer - 21943734 to 21943873
writeRegister(0x42, 0x34); // TX Buffer - 21943882 to 21944020
writeRegister(0x43, 0x01); // TX Buffer - 21944031 to 21944172
writeRegister(0x44, 0x23); // TX Buffer - 21944179 to 21944321
writeRegister(0x45, 0x01); // TX Buffer - 21944327 to 21944461
writeRegister(0x46, 0x13); // TX Buffer - 21944475 to 21944618
writeRegister(0x04, 0x07); // TX - 21944624 to 21944758
writeRegister(0x00, 0xFF); // CS0 - 21949382 to 21949523
writeRegister(0x01, 0xFF); // CS1 - 21949535 to 21949672
writeRegister(0x07, 0x1A); // Channel Selection - 21949688 to 21949826
writeRegister(0x0E, 0x5A); // ADDR - 21949841 to 21949978
writeRegister(0x0F, 0x00); // ADDR - 21949990 to 21950126
writeRegister(0x10, 0x5A); // ADDR - 21950138 to 21950273
writeRegister(0x11, 0x5A); // PEER - 21950287 to 21950422
writeRegister(0x12, 0x00); // PEER - 21950436 to 21950569
writeRegister(0x13, 0x5A); // PEER - 21950583 to 21950718
writeRegister(0x14, 0x1F); // TX Length - 21950732 to 21950869
writeRegister(0x02, 0x40); // Int1Msk - 21950881 to 21951015
writeRegister(0x03, 0x00); // Int2Msk - 21951028 to 21951162
writeRegister(0x00, 0xFF); // CS0 - 21951172 to 21951313
writeRegister(0x01, 0xFF); // CS1 - 21951325 to 21951469
writeRegister(0x16, 0xC0); // FIFO CTRL - 21951477 to 21951615
writeRegister(0x40, 0x02); // TX Buffer - 21951625 to 21951758
writeRegister(0x41, 0x09); // TX Buffer - 21951772 to 21951906
writeRegister(0x42, 0x33); // TX Buffer - 21951920 to 21952055
writeRegister(0x43, 0x01); // TX Buffer - 21952069 to 21952203
writeRegister(0x44, 0x23); // TX Buffer - 21952217 to 21952353
writeRegister(0x45, 0x01); // TX Buffer - 21952365 to 21952501
writeRegister(0x46, 0x13); // TX Buffer - 21952513 to 21952650
writeRegister(0x04, 0x07); // TX - 21952662 to 21952798
writeRegister(0x00, 0xFF); // CS0 - 21957421 to 21957564
writeRegister(0x01, 0xFF); // CS1 - 21957570 to 21957712
writeRegister(0x07, 0x1A); // Channel Selection - 21957726 to 21957865
writeRegister(0x0E, 0x5A); // ADDR - 21957876 to 21958015
writeRegister(0x0F, 0x00); // ADDR - 21958029 to 21958163
writeRegister(0x10, 0x5A); // ADDR - 21958177 to 21958311
writeRegister(0x11, 0x5A); // PEER - 21958325 to 21958460
writeRegister(0x12, 0x00); // PEER - 21958474 to 21958607
writeRegister(0x13, 0x5A); // PEER - 21958618 to 21958757
writeRegister(0x14, 0x1F); // TX Length - 21958770 to 21958906
writeRegister(0x02, 0x40); // Int1Msk - 21958920 to 21959053
writeRegister(0x03, 0x00); // Int2Msk - 21959063 to 21959197
writeRegister(0x00, 0xFF); // CS0 - 21959210 to 21959350
writeRegister(0x01, 0xFF); // CS1 - 21959360 to 21959500
writeRegister(0x16, 0xC0); // FIFO CTRL - 21959515 to 21959650
writeRegister(0x40, 0x02); // TX Buffer - 21959664 to 21959797
writeRegister(0x41, 0x09); // TX Buffer - 21959811 to 21959946
writeRegister(0x42, 0x32); // TX Buffer - 21959959 to 21960093
writeRegister(0x43, 0x01); // TX Buffer - 21960107 to 21960241
writeRegister(0x44, 0x23); // TX Buffer - 21960255 to 21960391
writeRegister(0x45, 0x01); // TX Buffer - 21960403 to 21960539
writeRegister(0x46, 0x13); // TX Buffer - 21960548 to 21960688
writeRegister(0x04, 0x07); // TX - 21960700 to 21960836
writeRegister(0x00, 0xFF); // CS0 - 21965458 to 21965596
writeRegister(0x01, 0xFF); // CS1 - 21965608 to 21965748
writeRegister(0x07, 0x1A); // Channel Selection - 21965764 to 21965899
writeRegister(0x0E, 0x5A); // ADDR - 21965914 to 21966053
writeRegister(0x0F, 0x00); // ADDR - 21966063 to 21966205
writeRegister(0x10, 0x5A); // ADDR - 21966211 to 21966352
writeRegister(0x11, 0x5A); // PEER - 21966360 to 21966498
writeRegister(0x12, 0x00); // PEER - 21966509 to 21966642
writeRegister(0x13, 0x5A); // PEER - 21966656 to 21966799
writeRegister(0x14, 0x1F); // TX Length - 21966805 to 21966944
writeRegister(0x02, 0x40); // Int1Msk - 21966954 to 21967088
writeRegister(0x03, 0x00); // Int2Msk - 21967101 to 21967235
writeRegister(0x00, 0xFF); // CS0 - 21967248 to 21967386
writeRegister(0x01, 0xFF); // CS1 - 21967398 to 21967538
writeRegister(0x16, 0xC0); // FIFO CTRL - 21967553 to 21967688
writeRegister(0x40, 0x02); // TX Buffer - 21967702 to 21967835
writeRegister(0x41, 0x09); // TX Buffer - 21967845 to 21967987
writeRegister(0x42, 0x31); // TX Buffer - 21967993 to 21968135
writeRegister(0x43, 0x01); // TX Buffer - 21968142 to 21968283
writeRegister(0x44, 0x23); // TX Buffer - 21968290 to 21968432
writeRegister(0x45, 0x01); // TX Buffer - 21968438 to 21968572
writeRegister(0x46, 0x13); // TX Buffer - 21968586 to 21968729
writeRegister(0x04, 0x07); // TX - 21968735 to 21968869
writeRegister(0x00, 0xFF); // CS0 - 21973353 to 21973494
writeRegister(0x01, 0xFF); // CS1 - 21973507 to 21973651
writeRegister(0x07, 0x1A); // Channel Selection - 21973662 to 21973798
writeRegister(0x0E, 0x5A); // ADDR - 21973812 to 21973948
writeRegister(0x0F, 0x00); // ADDR - 21973962 to 21974096
writeRegister(0x10, 0x5A); // ADDR - 21974110 to 21974244
writeRegister(0x11, 0x5A); // PEER - 21974258 to 21974393
writeRegister(0x12, 0x00); // PEER - 21974407 to 21974540
writeRegister(0x13, 0x5A); // PEER - 21974554 to 21974690
writeRegister(0x14, 0x1F); // TX Length - 21974703 to 21974846
writeRegister(0x02, 0x40); // Int1Msk - 21974853 to 21974986
writeRegister(0x03, 0x00); // Int2Msk - 21975000 to 21975133
writeRegister(0x00, 0xFF); // CS0 - 21975147 to 21975284
writeRegister(0x01, 0xFF); // CS1 - 21975297 to 21975438
writeRegister(0x16, 0xC0); // FIFO CTRL - 21975451 to 21975586
writeRegister(0x40, 0x02); // TX Buffer - 21975600 to 21975733
writeRegister(0x41, 0x09); // TX Buffer - 21975743 to 21975879
writeRegister(0x42, 0x30); // TX Buffer - 21975891 to 21976026
writeRegister(0x43, 0x01); // TX Buffer - 21976039 to 21976175
writeRegister(0x44, 0x23); // TX Buffer - 21976187 to 21976323
writeRegister(0x45, 0x01); // TX Buffer - 21976336 to 21976471
writeRegister(0x46, 0x13); // TX Buffer - 21976484 to 21976620
writeRegister(0x04, 0x07); // TX - 21976633 to 21976768
writeRegister(0x00, 0xFF); // CS0 - 21981391 to 21981534
writeRegister(0x01, 0xFF); // CS1 - 21981541 to 21981682
writeRegister(0x07, 0x1A); // Channel Selection - 21981697 to 21981835
writeRegister(0x0E, 0x5A); // ADDR - 21981846 to 21981985
writeRegister(0x0F, 0x00); // ADDR - 21981999 to 21982133
writeRegister(0x10, 0x5A); // ADDR - 21982144 to 21982282
writeRegister(0x11, 0x5A); // PEER - 21982292 to 21982431
writeRegister(0x12, 0x00); // PEER - 21982444 to 21982578
writeRegister(0x13, 0x5A); // PEER - 21982588 to 21982727
writeRegister(0x14, 0x1F); // TX Length - 21982737 to 21982876
writeRegister(0x02, 0x40); // Int1Msk - 21982890 to 21983023
writeRegister(0x03, 0x00); // Int2Msk - 21983034 to 21983167
writeRegister(0x00, 0xFF); // CS0 - 21983181 to 21983320
writeRegister(0x01, 0xFF); // CS1 - 21983331 to 21983472
writeRegister(0x16, 0xC0); // FIFO CTRL - 21983485 to 21983620
writeRegister(0x40, 0x02); // TX Buffer - 21983634 to 21983767
writeRegister(0x41, 0x09); // TX Buffer - 21983781 to 21983915
writeRegister(0x42, 0x2F); // TX Buffer - 21983929 to 21984066
writeRegister(0x43, 0x01); // TX Buffer - 21984078 to 21984214
writeRegister(0x44, 0x23); // TX Buffer - 21984226 to 21984362
writeRegister(0x45, 0x01); // TX Buffer - 21984375 to 21984510
writeRegister(0x46, 0x13); // TX Buffer - 21984523 to 21984659
writeRegister(0x04, 0x07); // TX - 21984672 to 21984807
writeRegister(0x00, 0xFF); // CS0 - 21989430 to 21989567
writeRegister(0x01, 0xFF); // CS1 - 21989580 to 21989721
writeRegister(0x07, 0x1A); // Channel Selection - 21989735 to 21989871
writeRegister(0x0E, 0x5A); // ADDR - 21989885 to 21990024
writeRegister(0x0F, 0x00); // ADDR - 21990035 to 21990172
writeRegister(0x10, 0x5A); // ADDR - 21990183 to 21990321
writeRegister(0x11, 0x5A); // PEER - 21990331 to 21990470
writeRegister(0x12, 0x00); // PEER - 21990480 to 21990613
writeRegister(0x13, 0x5A); // PEER - 21990627 to 21990766
writeRegister(0x14, 0x1F); // TX Length - 21990776 to 21990915
writeRegister(0x02, 0x40); // Int1Msk - 21990929 to 21991062
writeRegister(0x03, 0x00); // Int2Msk - 21991073 to 21991206
writeRegister(0x00, 0xFF); // CS0 - 21991220 to 21991363
writeRegister(0x01, 0xFF); // CS1 - 21991370 to 21991511
writeRegister(0x16, 0xC0); // FIFO CTRL - 21991524 to 21991659
writeRegister(0x40, 0x02); // TX Buffer - 21991673 to 21991806
writeRegister(0x41, 0x09); // TX Buffer - 21991820 to 21991954
writeRegister(0x42, 0x2E); // TX Buffer - 21991964 to 21992103
writeRegister(0x43, 0x01); // TX Buffer - 21992117 to 21992252
writeRegister(0x44, 0x23); // TX Buffer - 21992261 to 21992399
writeRegister(0x45, 0x01); // TX Buffer - 21992410 to 21992547
writeRegister(0x46, 0x13); // TX Buffer - 21992558 to 21992696
writeRegister(0x04, 0x07); // TX - 21992707 to 21992844
writeRegister(0x00, 0xFF); // CS0 - 21997465 to 21997604
writeRegister(0x01, 0xFF); // CS1 - 21997618 to 21997762
writeRegister(0x07, 0x1A); // Channel Selection - 21997774 to 21997909
writeRegister(0x0E, 0x5A); // ADDR - 21997924 to 21998067
writeRegister(0x0F, 0x00); // ADDR - 21998073 to 21998207
writeRegister(0x10, 0x5A); // ADDR - 21998221 to 21998356
writeRegister(0x11, 0x5A); // PEER - 21998369 to 21998511
writeRegister(0x12, 0x00); // PEER - 21998518 to 21998652
writeRegister(0x13, 0x5A); // PEER - 21998665 to 21998801
writeRegister(0x14, 0x1F); // TX Length - 21998815 to 21998958
writeRegister(0x02, 0x40); // Int1Msk - 21998964 to 21999097
writeRegister(0x03, 0x00); // Int2Msk - 21999111 to 21999244
writeRegister(0x00, 0xFF); // CS0 - 21999258 to 21999394
writeRegister(0x01, 0xFF); // CS1 - 21999408 to 21999548
writeRegister(0x16, 0xC0); // FIFO CTRL - 21999563 to 21999698
writeRegister(0x40, 0x02); // TX Buffer - 21999711 to 21999845
writeRegister(0x41, 0x09); // TX Buffer - 21999855 to 21999997
writeRegister(0x42, 0x2D); // TX Buffer - 22000003 to 22000144
writeRegister(0x43, 0x01); // TX Buffer - 22000152 to 22000293
writeRegister(0x44, 0x23); // TX Buffer - 22000300 to 22000442
writeRegister(0x45, 0x01); // TX Buffer - 22000448 to 22000582
writeRegister(0x46, 0x13); // TX Buffer - 22000596 to 22000739
writeRegister(0x04, 0x07); // TX - 22000745 to 22000879
writeRegister(0x00, 0xFF); // CS0 - 22005364 to 22005503
writeRegister(0x01, 0xFF); // CS1 - 22005517 to 22005661
writeRegister(0x07, 0x1A); // Channel Selection - 22005673 to 22005808
writeRegister(0x0E, 0x5A); // ADDR - 22005822 to 22005958
writeRegister(0x0F, 0x00); // ADDR - 22005972 to 22006106
writeRegister(0x10, 0x5A); // ADDR - 22006120 to 22006254
writeRegister(0x11, 0x5A); // PEER - 22006268 to 22006403
writeRegister(0x12, 0x00); // PEER - 22006417 to 22006550
writeRegister(0x13, 0x5A); // PEER - 22006564 to 22006700
writeRegister(0x14, 0x1F); // TX Length - 22006714 to 22006857
writeRegister(0x02, 0x40); // Int1Msk - 22006863 to 22006996
writeRegister(0x03, 0x00); // Int2Msk - 22007010 to 22007143
writeRegister(0x00, 0xFF); // CS0 - 22007157 to 22007293
writeRegister(0x01, 0xFF); // CS1 - 22007307 to 22007448
writeRegister(0x16, 0xC0); // FIFO CTRL - 22007462 to 22007596
writeRegister(0x40, 0x02); // TX Buffer - 22007610 to 22007743
writeRegister(0x41, 0x09); // TX Buffer - 22007754 to 22007889
writeRegister(0x42, 0x2C); // TX Buffer - 22007902 to 22008036
writeRegister(0x43, 0x01); // TX Buffer - 22008050 to 22008184
writeRegister(0x44, 0x23); // TX Buffer - 22008198 to 22008334
writeRegister(0x45, 0x01); // TX Buffer - 22008346 to 22008482
writeRegister(0x46, 0x13); // TX Buffer - 22008494 to 22008631
writeRegister(0x04, 0x07); // TX - 22008643 to 22008779
writeRegister(0x00, 0xFF); // CS0 - 22013402 to 22013541
writeRegister(0x01, 0xFF); // CS1 - 22013551 to 22013693
writeRegister(0x07, 0x1A); // Channel Selection - 22013707 to 22013846
writeRegister(0x0E, 0x5A); // ADDR - 22013857 to 22013996
writeRegister(0x0F, 0x00); // ADDR - 22014010 to 22014144
writeRegister(0x10, 0x5A); // ADDR - 22014158 to 22014292
writeRegister(0x11, 0x5A); // PEER - 22014306 to 22014441
writeRegister(0x12, 0x00); // PEER - 22014455 to 22014588
writeRegister(0x13, 0x5A); // PEER - 22014599 to 22014738
writeRegister(0x14, 0x1F); // TX Length - 22014752 to 22014887
writeRegister(0x02, 0x40); // Int1Msk - 22014901 to 22015034
writeRegister(0x03, 0x00); // Int2Msk - 22015045 to 22015184
writeRegister(0x00, 0xFF); // CS0 - 22015191 to 22015331
writeRegister(0x01, 0xFF); // CS1 - 22015341 to 22015481
writeRegister(0x16, 0xC0); // FIFO CTRL - 22015496 to 22015637
writeRegister(0x40, 0x02); // TX Buffer - 22015645 to 22015778
writeRegister(0x41, 0x09); // TX Buffer - 22015792 to 22015927
writeRegister(0x42, 0x2B); // TX Buffer - 22015940 to 22016076
writeRegister(0x43, 0x01); // TX Buffer - 22016089 to 22016224
writeRegister(0x44, 0x23); // TX Buffer - 22016236 to 22016371
writeRegister(0x45, 0x01); // TX Buffer - 22016385 to 22016519
writeRegister(0x46, 0x13); // TX Buffer - 22016533 to 22016668
writeRegister(0x04, 0x07); // TX - 22016682 to 22016816
writeRegister(0x00, 0xFF); // CS0 - 22021440 to 22021576
writeRegister(0x01, 0xFF); // CS1 - 22021590 to 22021731
writeRegister(0x07, 0x1A); // Channel Selection - 22021746 to 22021881
writeRegister(0x0E, 0x5A); // ADDR - 22021895 to 22022034
writeRegister(0x0F, 0x00); // ADDR - 22022045 to 22022182
writeRegister(0x10, 0x5A); // ADDR - 22022193 to 22022331
writeRegister(0x11, 0x5A); // PEER - 22022341 to 22022480
writeRegister(0x12, 0x00); // PEER - 22022490 to 22022623
writeRegister(0x13, 0x5A); // PEER - 22022637 to 22022776
writeRegister(0x14, 0x1F); // TX Length - 22022787 to 22022927
writeRegister(0x02, 0x40); // Int1Msk - 22022939 to 22023073
writeRegister(0x03, 0x00); // Int2Msk - 22023083 to 22023216
writeRegister(0x00, 0xFF); // CS0 - 22023230 to 22023374
writeRegister(0x01, 0xFF); // CS1 - 22023380 to 22023521
writeRegister(0x16, 0xC0); // FIFO CTRL - 22023535 to 22023669
writeRegister(0x40, 0x02); // TX Buffer - 22023683 to 22023816
writeRegister(0x41, 0x09); // TX Buffer - 22023830 to 22023964
writeRegister(0x42, 0x2A); // TX Buffer - 22023975 to 22024113
writeRegister(0x43, 0x01); // TX Buffer - 22024123 to 22024262
writeRegister(0x44, 0x23); // TX Buffer - 22024271 to 22024409
writeRegister(0x45, 0x01); // TX Buffer - 22024419 to 22024561
writeRegister(0x46, 0x13); // TX Buffer - 22024567 to 22024706
writeRegister(0x04, 0x07); // TX - 22024716 to 22024858
writeRegister(0x00, 0xFF); // CS0 - 22029338 to 22029474
writeRegister(0x01, 0xFF); // CS1 - 22029488 to 22029628
writeRegister(0x07, 0x1A); // Channel Selection - 22029644 to 22029779
writeRegister(0x0E, 0x5A); // ADDR - 22029794 to 22029933
writeRegister(0x0F, 0x00); // ADDR - 22029943 to 22030085
writeRegister(0x10, 0x5A); // ADDR - 22030091 to 22030232
writeRegister(0x11, 0x5A); // PEER - 22030239 to 22030378
writeRegister(0x12, 0x00); // PEER - 22030388 to 22030522
writeRegister(0x13, 0x5A); // PEER - 22030535 to 22030679
writeRegister(0x14, 0x1F); // TX Length - 22030685 to 22030825
writeRegister(0x02, 0x40); // Int1Msk - 22030834 to 22030969
writeRegister(0x03, 0x00); // Int2Msk - 22030981 to 22031116
writeRegister(0x00, 0xFF); // CS0 - 22031128 to 22031264
writeRegister(0x01, 0xFF); // CS1 - 22031278 to 22031418
writeRegister(0x16, 0xC0); // FIFO CTRL - 22031433 to 22031568
writeRegister(0x40, 0x02); // TX Buffer - 22031581 to 22031715
writeRegister(0x41, 0x09); // TX Buffer - 22031725 to 22031867
writeRegister(0x42, 0x29); // TX Buffer - 22031873 to 22032015
writeRegister(0x43, 0x01); // TX Buffer - 22032021 to 22032163
writeRegister(0x44, 0x23); // TX Buffer - 22032169 to 22032310
writeRegister(0x45, 0x01); // TX Buffer - 22032318 to 22032453
writeRegister(0x46, 0x13); // TX Buffer - 22032466 to 22032608
writeRegister(0x04, 0x07); // TX - 22032615 to 22032750
writeRegister(0x00, 0xFF); // CS0 - 22037373 to 22037512
writeRegister(0x01, 0xFF); // CS1 - 22037523 to 22037664
writeRegister(0x07, 0x1A); // Channel Selection - 22037679 to 22037817
writeRegister(0x0E, 0x5A); // ADDR - 22037832 to 22037967
writeRegister(0x0F, 0x00); // ADDR - 22037981 to 22038115
writeRegister(0x10, 0x5A); // ADDR - 22038129 to 22038264
writeRegister(0x11, 0x5A); // PEER - 22038277 to 22038413
writeRegister(0x12, 0x00); // PEER - 22038426 to 22038560
writeRegister(0x13, 0x5A); // PEER - 22038573 to 22038709
writeRegister(0x14, 0x1F); // TX Length - 22038723 to 22038858
writeRegister(0x02, 0x40); // Int1Msk - 22038872 to 22039005
writeRegister(0x03, 0x00); // Int2Msk - 22039019 to 22039152
writeRegister(0x00, 0xFF); // CS0 - 22039163 to 22039302
writeRegister(0x01, 0xFF); // CS1 - 22039316 to 22039454
writeRegister(0x16, 0xC0); // FIFO CTRL - 22039467 to 22039606
writeRegister(0x40, 0x02); // TX Buffer - 22039616 to 22039749
writeRegister(0x41, 0x09); // TX Buffer - 22039763 to 22039897
writeRegister(0x42, 0x28); // TX Buffer - 22039911 to 22040045
writeRegister(0x43, 0x01); // TX Buffer - 22040059 to 22040193
writeRegister(0x44, 0x23); // TX Buffer - 22040207 to 22040343
writeRegister(0x45, 0x01); // TX Buffer - 22040355 to 22040489
writeRegister(0x46, 0x13); // TX Buffer - 22040503 to 22040638
writeRegister(0x04, 0x07); // TX - 22040652 to 22040786
writeRegister(0x00, 0xFF); // CS0 - 22045410 to 22045548
writeRegister(0x01, 0xFF); // CS1 - 22045560 to 22045700
writeRegister(0x07, 0x1A); // Channel Selection - 22045716 to 22045851
writeRegister(0x0E, 0x5A); // ADDR - 22045866 to 22046005
writeRegister(0x0F, 0x00); // ADDR - 22046015 to 22046153
writeRegister(0x10, 0x5A); // ADDR - 22046163 to 22046301
writeRegister(0x11, 0x5A); // PEER - 22046312 to 22046450
writeRegister(0x12, 0x00); // PEER - 22046460 to 22046594
writeRegister(0x13, 0x5A); // PEER - 22046607 to 22046748
writeRegister(0x14, 0x1F); // TX Length - 22046757 to 22046897
writeRegister(0x02, 0x40); // Int1Msk - 22046906 to 22047047
writeRegister(0x03, 0x00); // Int2Msk - 22047053 to 22047188
writeRegister(0x00, 0xFF); // CS0 - 22047200 to 22047344
writeRegister(0x01, 0xFF); // CS1 - 22047350 to 22047490
writeRegister(0x16, 0xC0); // FIFO CTRL - 22047505 to 22047640
writeRegister(0x40, 0x02); // TX Buffer - 22047653 to 22047787
writeRegister(0x41, 0x09); // TX Buffer - 22047797 to 22047936
writeRegister(0x42, 0x27); // TX Buffer - 22047945 to 22048085
writeRegister(0x43, 0x01); // TX Buffer - 22048094 to 22048233
writeRegister(0x44, 0x23); // TX Buffer - 22048242 to 22048381
writeRegister(0x45, 0x01); // TX Buffer - 22048390 to 22048532
writeRegister(0x46, 0x13); // TX Buffer - 22048538 to 22048678
writeRegister(0x04, 0x07); // TX - 22048687 to 22048829
writeRegister(0x00, 0xFF); // CS0 - 22053445 to 22053586
writeRegister(0x01, 0xFF); // CS1 - 22053599 to 22053743
writeRegister(0x07, 0x1A); // Channel Selection - 22053754 to 22053890
writeRegister(0x0E, 0x5A); // ADDR - 22053904 to 22054040
writeRegister(0x0F, 0x00); // ADDR - 22054054 to 22054188
writeRegister(0x10, 0x5A); // ADDR - 22054202 to 22054336
writeRegister(0x11, 0x5A); // PEER - 22054350 to 22054485
writeRegister(0x12, 0x00); // PEER - 22054499 to 22054632
writeRegister(0x13, 0x5A); // PEER - 22054646 to 22054782
writeRegister(0x14, 0x1F); // TX Length - 22054795 to 22054938
writeRegister(0x02, 0x40); // Int1Msk - 22054945 to 22055078
writeRegister(0x03, 0x00); // Int2Msk - 22055092 to 22055225
writeRegister(0x00, 0xFF); // CS0 - 22055239 to 22055376
writeRegister(0x01, 0xFF); // CS1 - 22055389 to 22055530
writeRegister(0x16, 0xC0); // FIFO CTRL - 22055543 to 22055678
writeRegister(0x40, 0x02); // TX Buffer - 22055692 to 22055825
writeRegister(0x41, 0x09); // TX Buffer - 22055835 to 22055971
writeRegister(0x42, 0x26); // TX Buffer - 22055983 to 22056118
writeRegister(0x43, 0x01); // TX Buffer - 22056132 to 22056266
writeRegister(0x44, 0x23); // TX Buffer - 22056280 to 22056416
writeRegister(0x45, 0x01); // TX Buffer - 22056428 to 22056562
writeRegister(0x46, 0x13); // TX Buffer - 22056576 to 22056711
writeRegister(0x04, 0x07); // TX - 22056725 to 22056859
writeRegister(0x00, 0xFF); // CS0 - 22061350 to 22061493
writeRegister(0x01, 0xFF); // CS1 - 22061500 to 22061641
writeRegister(0x07, 0x1A); // Channel Selection - 22061655 to 22061797
writeRegister(0x0E, 0x5A); // ADDR - 22061805 to 22061944
writeRegister(0x0F, 0x00); // ADDR - 22061958 to 22062092
writeRegister(0x10, 0x5A); // ADDR - 22062102 to 22062241
writeRegister(0x11, 0x5A); // PEER - 22062251 to 22062390
writeRegister(0x12, 0x00); // PEER - 22062403 to 22062538
writeRegister(0x13, 0x5A); // PEER - 22062547 to 22062686
writeRegister(0x14, 0x1F); // TX Length - 22062696 to 22062835
writeRegister(0x02, 0x40); // Int1Msk - 22062849 to 22062982
writeRegister(0x03, 0x00); // Int2Msk - 22062993 to 22063126
writeRegister(0x00, 0xFF); // CS0 - 22063140 to 22063279
writeRegister(0x01, 0xFF); // CS1 - 22063290 to 22063431
writeRegister(0x16, 0xC0); // FIFO CTRL - 22063444 to 22063579
writeRegister(0x40, 0x02); // TX Buffer - 22063593 to 22063726
writeRegister(0x41, 0x09); // TX Buffer - 22063740 to 22063874
writeRegister(0x42, 0x25); // TX Buffer - 22063888 to 22064024
writeRegister(0x43, 0x01); // TX Buffer - 22064036 to 22064170
writeRegister(0x44, 0x23); // TX Buffer - 22064181 to 22064320
writeRegister(0x45, 0x01); // TX Buffer - 22064329 to 22064468
writeRegister(0x46, 0x13); // TX Buffer - 22064477 to 22064617
writeRegister(0x04, 0x07); // TX - 22064626 to 22064765
writeRegister(0x00, 0xFF); // CS0 - 22069406 to 22069547
writeRegister(0x01, 0xFF); // CS1 - 22069556 to 22069697
writeRegister(0x07, 0x1A); // Channel Selection - 22069712 to 22069850
writeRegister(0x0E, 0x5A); // ADDR - 22069865 to 22070000
writeRegister(0x0F, 0x00); // ADDR - 22070014 to 22070148
writeRegister(0x10, 0x5A); // ADDR - 22070162 to 22070297
writeRegister(0x11, 0x5A); // PEER - 22070311 to 22070446
writeRegister(0x12, 0x00); // PEER - 22070460 to 22070593
writeRegister(0x13, 0x5A); // PEER - 22070603 to 22070742
writeRegister(0x14, 0x1F); // TX Length - 22070756 to 22070893
writeRegister(0x02, 0x40); // Int1Msk - 22070905 to 22071039
writeRegister(0x03, 0x00); // Int2Msk - 22071052 to 22071186
writeRegister(0x00, 0xFF); // CS0 - 22071196 to 22071337
writeRegister(0x01, 0xFF); // CS1 - 22071349 to 22071487
writeRegister(0x16, 0xC0); // FIFO CTRL - 22071501 to 22071639
writeRegister(0x40, 0x02); // TX Buffer - 22071649 to 22071782
writeRegister(0x41, 0x09); // TX Buffer - 22071796 to 22071930
writeRegister(0x42, 0x24); // TX Buffer - 22071944 to 22072078
writeRegister(0x43, 0x01); // TX Buffer - 22072092 to 22072226
writeRegister(0x44, 0x23); // TX Buffer - 22072240 to 22072376
writeRegister(0x45, 0x01); // TX Buffer - 22072388 to 22072524
writeRegister(0x46, 0x13); // TX Buffer - 22072533 to 22072673
writeRegister(0x04, 0x07); // TX - 22072685 to 22072821
writeRegister(0x00, 0xFF); // CS0 - 22077443 to 22077581
writeRegister(0x01, 0xFF); // CS1 - 22077593 to 22077735
writeRegister(0x07, 0x1A); // Channel Selection - 22077749 to 22077884
writeRegister(0x0E, 0x5A); // ADDR - 22077899 to 22078038
writeRegister(0x0F, 0x00); // ADDR - 22078048 to 22078190
writeRegister(0x10, 0x5A); // ADDR - 22078196 to 22078337
writeRegister(0x11, 0x5A); // PEER - 22078345 to 22078483
writeRegister(0x12, 0x00); // PEER - 22078494 to 22078627
writeRegister(0x13, 0x5A); // PEER - 22078641 to 22078784
writeRegister(0x14, 0x1F); // TX Length - 22078790 to 22078929
writeRegister(0x02, 0x40); // Int1Msk - 22078939 to 22079073
writeRegister(0x03, 0x00); // Int2Msk - 22079086 to 22079220
writeRegister(0x00, 0xFF); // CS0 - 22079233 to 22079371
writeRegister(0x01, 0xFF); // CS1 - 22079383 to 22079523
writeRegister(0x16, 0xC0); // FIFO CTRL - 22079538 to 22079673
writeRegister(0x40, 0x02); // TX Buffer - 22079687 to 22079820
writeRegister(0x41, 0x09); // TX Buffer - 22079830 to 22079972
writeRegister(0x42, 0x23); // TX Buffer - 22079978 to 22080120
writeRegister(0x43, 0x01); // TX Buffer - 22080127 to 22080268
writeRegister(0x44, 0x23); // TX Buffer - 22080275 to 22080417
writeRegister(0x45, 0x01); // TX Buffer - 22080423 to 22080557
writeRegister(0x46, 0x13); // TX Buffer - 22080571 to 22080714
writeRegister(0x04, 0x07); // TX - 22080720 to 22080854
writeRegister(0x00, 0xFF); // CS0 - 22085338 to 22085479
writeRegister(0x01, 0xFF); // CS1 - 22085492 to 22085636
writeRegister(0x07, 0x1A); // Channel Selection - 22085647 to 22085783
writeRegister(0x0E, 0x5A); // ADDR - 22085797 to 22085933
writeRegister(0x0F, 0x00); // ADDR - 22085947 to 22086081
writeRegister(0x10, 0x5A); // ADDR - 22086095 to 22086229
writeRegister(0x11, 0x5A); // PEER - 22086243 to 22086378
writeRegister(0x12, 0x00); // PEER - 22086392 to 22086525
writeRegister(0x13, 0x5A); // PEER - 22086539 to 22086675
writeRegister(0x14, 0x1F); // TX Length - 22086688 to 22086831
writeRegister(0x02, 0x40); // Int1Msk - 22086838 to 22086971
writeRegister(0x03, 0x00); // Int2Msk - 22086985 to 22087118
writeRegister(0x00, 0xFF); // CS0 - 22087132 to 22087269
writeRegister(0x01, 0xFF); // CS1 - 22087282 to 22087423
writeRegister(0x16, 0xC0); // FIFO CTRL - 22087436 to 22087571
writeRegister(0x40, 0x02); // TX Buffer - 22087585 to 22087718
writeRegister(0x41, 0x09); // TX Buffer - 22087728 to 22087864
writeRegister(0x42, 0x22); // TX Buffer - 22087876 to 22088011
writeRegister(0x43, 0x01); // TX Buffer - 22088024 to 22088160
writeRegister(0x44, 0x23); // TX Buffer - 22088172 to 22088307
writeRegister(0x45, 0x01); // TX Buffer - 22088321 to 22088456
writeRegister(0x46, 0x13); // TX Buffer - 22088469 to 22088605
writeRegister(0x04, 0x07); // TX - 22088618 to 22088753
writeRegister(0x00, 0xFF); // CS0 - 22093376 to 22093519
writeRegister(0x01, 0xFF); // CS1 - 22093526 to 22093667
writeRegister(0x07, 0x1A); // Channel Selection - 22093682 to 22093820
writeRegister(0x0E, 0x5A); // ADDR - 22093831 to 22093970
writeRegister(0x0F, 0x00); // ADDR - 22093984 to 22094118
writeRegister(0x10, 0x5A); // ADDR - 22094129 to 22094267
writeRegister(0x11, 0x5A); // PEER - 22094277 to 22094416
writeRegister(0x12, 0x00); // PEER - 22094429 to 22094563
writeRegister(0x13, 0x5A); // PEER - 22094573 to 22094712
writeRegister(0x14, 0x1F); // TX Length - 22094722 to 22094863
writeRegister(0x02, 0x40); // Int1Msk - 22094875 to 22095008
writeRegister(0x03, 0x00); // Int2Msk - 22095019 to 22095152
writeRegister(0x00, 0xFF); // CS0 - 22095166 to 22095305
writeRegister(0x01, 0xFF); // CS1 - 22095316 to 22095457
writeRegister(0x16, 0xC0); // FIFO CTRL - 22095470 to 22095605
writeRegister(0x40, 0x02); // TX Buffer - 22095619 to 22095752
writeRegister(0x41, 0x09); // TX Buffer - 22095766 to 22095900
writeRegister(0x42, 0x21); // TX Buffer - 22095914 to 22096048
writeRegister(0x43, 0x01); // TX Buffer - 22096058 to 22096196
writeRegister(0x44, 0x23); // TX Buffer - 22096206 to 22096346
writeRegister(0x45, 0x01); // TX Buffer - 22096355 to 22096495
writeRegister(0x46, 0x13); // TX Buffer - 22096503 to 22096641
writeRegister(0x04, 0x07); // TX - 22096652 to 22096793
writeRegister(0x00, 0xFF); // CS0 - 22101410 to 22101551
writeRegister(0x01, 0xFF); // CS1 - 22101563 to 22101707
writeRegister(0x07, 0x1A); // Channel Selection - 22101719 to 22101854
writeRegister(0x0E, 0x5A); // ADDR - 22101869 to 22102004
writeRegister(0x0F, 0x00); // ADDR - 22102018 to 22102152
writeRegister(0x10, 0x5A); // ADDR - 22102166 to 22102301
writeRegister(0x11, 0x5A); // PEER - 22102315 to 22102450
writeRegister(0x12, 0x00); // PEER - 22102463 to 22102597
writeRegister(0x13, 0x5A); // PEER - 22102610 to 22102746
writeRegister(0x14, 0x1F); // TX Length - 22102760 to 22102903
writeRegister(0x02, 0x40); // Int1Msk - 22102909 to 22103044
writeRegister(0x03, 0x00); // Int2Msk - 22103056 to 22103191
writeRegister(0x00, 0xFF); // CS0 - 22103203 to 22103339
writeRegister(0x01, 0xFF); // CS1 - 22103353 to 22103493
writeRegister(0x16, 0xC0); // FIFO CTRL - 22103508 to 22103643
writeRegister(0x40, 0x02); // TX Buffer - 22103656 to 22103790
writeRegister(0x41, 0x09); // TX Buffer - 22103800 to 22103934
writeRegister(0x42, 0x20); // TX Buffer - 22103948 to 22104082
writeRegister(0x43, 0x01); // TX Buffer - 22104095 to 22104231
writeRegister(0x44, 0x23); // TX Buffer - 22104243 to 22104378
writeRegister(0x45, 0x01); // TX Buffer - 22104392 to 22104526
writeRegister(0x46, 0x13); // TX Buffer - 22104540 to 22104676
writeRegister(0x04, 0x07); // TX - 22104689 to 22104824
writeRegister(0x00, 0xFF); // CS0 - 22109447 to 22109583
writeRegister(0x01, 0xFF); // CS1 - 22109597 to 22109738
writeRegister(0x07, 0x1A); // Channel Selection - 22109753 to 22109888
writeRegister(0x0E, 0x5A); // ADDR - 22109902 to 22110041
writeRegister(0x0F, 0x00); // ADDR - 22110052 to 22110189
writeRegister(0x10, 0x5A); // ADDR - 22110200 to 22110338
writeRegister(0x11, 0x5A); // PEER - 22110348 to 22110487
writeRegister(0x12, 0x00); // PEER - 22110497 to 22110638
writeRegister(0x13, 0x5A); // PEER - 22110644 to 22110783
writeRegister(0x14, 0x1F); // TX Length - 22110793 to 22110934
writeRegister(0x02, 0x40); // Int1Msk - 22110946 to 22111081
writeRegister(0x03, 0x00); // Int2Msk - 22111090 to 22111223
writeRegister(0x00, 0xFF); // CS0 - 22111237 to 22111380
writeRegister(0x01, 0xFF); // CS1 - 22111387 to 22111528
writeRegister(0x16, 0xC0); // FIFO CTRL - 22111542 to 22111676
writeRegister(0x40, 0x02); // TX Buffer - 22111690 to 22111823
writeRegister(0x41, 0x09); // TX Buffer - 22111837 to 22111971
writeRegister(0x42, 0x1F); // TX Buffer - 22111982 to 22112122
writeRegister(0x43, 0x01); // TX Buffer - 22112134 to 22112270
writeRegister(0x44, 0x23); // TX Buffer - 22112282 to 22112418
writeRegister(0x45, 0x01); // TX Buffer - 22112431 to 22112566
writeRegister(0x46, 0x13); // TX Buffer - 22112575 to 22112715
writeRegister(0x04, 0x07); // TX - 22112728 to 22112863
writeRegister(0x00, 0xFF); // CS0 - 22117346 to 22117490
writeRegister(0x01, 0xFF); // CS1 - 22117496 to 22117636
writeRegister(0x07, 0x1A); // Channel Selection - 22117652 to 22117793
writeRegister(0x0E, 0x5A); // ADDR - 22117802 to 22117941
writeRegister(0x0F, 0x00); // ADDR - 22117954 to 22118089
writeRegister(0x10, 0x5A); // ADDR - 22118099 to 22118237
writeRegister(0x11, 0x5A); // PEER - 22118247 to 22118386
writeRegister(0x12, 0x00); // PEER - 22118400 to 22118533
writeRegister(0x13, 0x5A); // PEER - 22118543 to 22118682
writeRegister(0x14, 0x1F); // TX Length - 22118693 to 22118833
writeRegister(0x02, 0x40); // Int1Msk - 22118846 to 22118979
writeRegister(0x03, 0x00); // Int2Msk - 22118989 to 22119122
writeRegister(0x00, 0xFF); // CS0 - 22119136 to 22119277
writeRegister(0x01, 0xFF); // CS1 - 22119286 to 22119426
writeRegister(0x16, 0xC0); // FIFO CTRL - 22119441 to 22119577
writeRegister(0x40, 0x02); // TX Buffer - 22119589 to 22119724
writeRegister(0x41, 0x09); // TX Buffer - 22119736 to 22119870
writeRegister(0x42, 0x1E); // TX Buffer - 22119884 to 22120019
writeRegister(0x43, 0x01); // TX Buffer - 22120033 to 22120167
writeRegister(0x44, 0x23); // TX Buffer - 22120181 to 22120317
writeRegister(0x45, 0x01); // TX Buffer - 22120330 to 22120465
writeRegister(0x46, 0x13); // TX Buffer - 22120474 to 22120614
writeRegister(0x04, 0x07); // TX - 22120626 to 22120762
writeRegister(0x00, 0xFF); // CS0 - 22125385 to 22125522
writeRegister(0x01, 0xFF); // CS1 - 22125535 to 22125676
writeRegister(0x07, 0x1A); // Channel Selection - 22125690 to 22125827
writeRegister(0x0E, 0x5A); // ADDR - 22125840 to 22125979
writeRegister(0x0F, 0x00); // ADDR - 22125989 to 22126130
writeRegister(0x10, 0x5A); // ADDR - 22126137 to 22126278
writeRegister(0x11, 0x5A); // PEER - 22126286 to 22126424
writeRegister(0x12, 0x00); // PEER - 22126435 to 22126568
writeRegister(0x13, 0x5A); // PEER - 22126582 to 22126725
writeRegister(0x14, 0x1F); // TX Length - 22126731 to 22126870
writeRegister(0x02, 0x40); // Int1Msk - 22126881 to 22127014
writeRegister(0x03, 0x00); // Int2Msk - 22127028 to 22127161
writeRegister(0x00, 0xFF); // CS0 - 22127175 to 22127312
writeRegister(0x01, 0xFF); // CS1 - 22127324 to 22127466
writeRegister(0x16, 0xC0); // FIFO CTRL - 22127479 to 22127614
writeRegister(0x40, 0x02); // TX Buffer - 22127628 to 22127761
writeRegister(0x41, 0x09); // TX Buffer - 22127771 to 22127913
writeRegister(0x42, 0x1D); // TX Buffer - 22127919 to 22128059
writeRegister(0x43, 0x01); // TX Buffer - 22128068 to 22128210
writeRegister(0x44, 0x23); // TX Buffer - 22128216 to 22128358
writeRegister(0x45, 0x01); // TX Buffer - 22128365 to 22128506
writeRegister(0x46, 0x13); // TX Buffer - 22128513 to 22128655
writeRegister(0x04, 0x07); // TX - 22128661 to 22128803
writeRegister(0x00, 0xFF); // CS0 - 22133420 to 22133559
writeRegister(0x01, 0xFF); // CS1 - 22133573 to 22133711
writeRegister(0x07, 0x1A); // Channel Selection - 22133725 to 22133864
writeRegister(0x0E, 0x5A); // ADDR - 22133878 to 22134014
writeRegister(0x0F, 0x00); // ADDR - 22134028 to 22134162
writeRegister(0x10, 0x5A); // ADDR - 22134176 to 22134312
writeRegister(0x11, 0x5A); // PEER - 22134324 to 22134459
writeRegister(0x12, 0x00); // PEER - 22134473 to 22134606
writeRegister(0x13, 0x5A); // PEER - 22134620 to 22134756
writeRegister(0x14, 0x1F); // TX Length - 22134770 to 22134905
writeRegister(0x02, 0x40); // Int1Msk - 22134919 to 22135052
writeRegister(0x03, 0x00); // Int2Msk - 22135066 to 22135199
writeRegister(0x00, 0xFF); // CS0 - 22135210 to 22135349
writeRegister(0x01, 0xFF); // CS1 - 22135363 to 22135507
writeRegister(0x16, 0xC0); // FIFO CTRL - 22135514 to 22135652
writeRegister(0x40, 0x02); // TX Buffer - 22135663 to 22135796
writeRegister(0x41, 0x09); // TX Buffer - 22135810 to 22135945
writeRegister(0x42, 0x1C); // TX Buffer - 22135958 to 22136092
writeRegister(0x43, 0x01); // TX Buffer - 22136106 to 22136240
writeRegister(0x44, 0x23); // TX Buffer - 22136254 to 22136390
writeRegister(0x45, 0x01); // TX Buffer - 22136403 to 22136538
writeRegister(0x46, 0x13); // TX Buffer - 22136550 to 22136687
writeRegister(0x04, 0x07); // TX - 22136699 to 22136835
writeRegister(0x00, 0xFF); // CS0 - 22141458 to 22141601
writeRegister(0x01, 0xFF); // CS1 - 22141608 to 22141749
writeRegister(0x07, 0x1A); // Channel Selection - 22141763 to 22141902
writeRegister(0x0E, 0x5A); // ADDR - 22141913 to 22142052
writeRegister(0x0F, 0x00); // ADDR - 22142066 to 22142200
writeRegister(0x10, 0x5A); // ADDR - 22142210 to 22142348
writeRegister(0x11, 0x5A); // PEER - 22142359 to 22142497
writeRegister(0x12, 0x00); // PEER - 22142511 to 22142644
writeRegister(0x13, 0x5A); // PEER - 22142655 to 22142794
writeRegister(0x14, 0x1F); // TX Length - 22142804 to 22142943
writeRegister(0x02, 0x40); // Int1Msk - 22142957 to 22143090
writeRegister(0x03, 0x00); // Int2Msk - 22143101 to 22143234
writeRegister(0x00, 0xFF); // CS0 - 22143248 to 22143387
writeRegister(0x01, 0xFF); // CS1 - 22143397 to 22143539
writeRegister(0x16, 0xC0); // FIFO CTRL - 22143552 to 22143687
writeRegister(0x40, 0x02); // TX Buffer - 22143701 to 22143834
writeRegister(0x41, 0x09); // TX Buffer - 22143848 to 22143983
writeRegister(0x42, 0x1B); // TX Buffer - 22143996 to 22144132
writeRegister(0x43, 0x01); // TX Buffer - 22144145 to 22144280
writeRegister(0x44, 0x23); // TX Buffer - 22144293 to 22144427
writeRegister(0x45, 0x01); // TX Buffer - 22144441 to 22144575
writeRegister(0x46, 0x13); // TX Buffer - 22144586 to 22144724
writeRegister(0x04, 0x07); // TX - 22144738 to 22144872
writeRegister(0x00, 0xFF); // CS0 - 22149356 to 22149500
writeRegister(0x01, 0xFF); // CS1 - 22149506 to 22149646
writeRegister(0x07, 0x1A); // Channel Selection - 22149662 to 22149805
writeRegister(0x0E, 0x5A); // ADDR - 22149812 to 22149951
writeRegister(0x0F, 0x00); // ADDR - 22149965 to 22150099
writeRegister(0x10, 0x5A); // ADDR - 22150109 to 22150247
writeRegister(0x11, 0x5A); // PEER - 22150258 to 22150396
writeRegister(0x12, 0x00); // PEER - 22150410 to 22150543
writeRegister(0x13, 0x5A); // PEER - 22150554 to 22150693
writeRegister(0x14, 0x1F); // TX Length - 22150703 to 22150842
writeRegister(0x02, 0x40); // Int1Msk - 22150856 to 22150989
writeRegister(0x03, 0x00); // Int2Msk - 22150999 to 22151133
writeRegister(0x00, 0xFF); // CS0 - 22151146 to 22151287
writeRegister(0x01, 0xFF); // CS1 - 22151296 to 22151436
writeRegister(0x16, 0xC0); // FIFO CTRL - 22151451 to 22151586
writeRegister(0x40, 0x02); // TX Buffer - 22151599 to 22151733
writeRegister(0x41, 0x09); // TX Buffer - 22151746 to 22151882
writeRegister(0x42, 0x1A); // TX Buffer - 22151894 to 22152029
writeRegister(0x43, 0x01); // TX Buffer - 22152043 to 22152177
writeRegister(0x44, 0x23); // TX Buffer - 22152187 to 22152327
writeRegister(0x45, 0x01); // TX Buffer - 22152336 to 22152475
writeRegister(0x46, 0x13); // TX Buffer - 22152484 to 22152622
writeRegister(0x04, 0x07); // TX - 22152633 to 22152770
writeRegister(0x00, 0xFF); // CS0 - 22157391 to 22157532
writeRegister(0x01, 0xFF); // CS1 - 22157544 to 22157688
writeRegister(0x07, 0x1A); // Channel Selection - 22157700 to 22157835
writeRegister(0x0E, 0x5A); // ADDR - 22157850 to 22157993
writeRegister(0x0F, 0x00); // ADDR - 22157999 to 22158133
writeRegister(0x10, 0x5A); // ADDR - 22158147 to 22158282
writeRegister(0x11, 0x5A); // PEER - 22158296 to 22158437
writeRegister(0x12, 0x00); // PEER - 22158444 to 22158578
writeRegister(0x13, 0x5A); // PEER - 22158591 to 22158727
writeRegister(0x14, 0x1F); // TX Length - 22158741 to 22158884
writeRegister(0x02, 0x40); // Int1Msk - 22158890 to 22159024
writeRegister(0x03, 0x00); // Int2Msk - 22159037 to 22159171
writeRegister(0x00, 0xFF); // CS0 - 22159184 to 22159320
writeRegister(0x01, 0xFF); // CS1 - 22159334 to 22159474
writeRegister(0x16, 0xC0); // FIFO CTRL - 22159489 to 22159624
writeRegister(0x40, 0x02); // TX Buffer - 22159637 to 22159771
writeRegister(0x41, 0x09); // TX Buffer - 22159781 to 22159923
writeRegister(0x42, 0x19); // TX Buffer - 22159929 to 22160071
writeRegister(0x43, 0x01); // TX Buffer - 22160077 to 22160213
writeRegister(0x44, 0x23); // TX Buffer - 22160225 to 22160360
writeRegister(0x45, 0x01); // TX Buffer - 22160374 to 22160508
writeRegister(0x46, 0x13); // TX Buffer - 22160522 to 22160658
writeRegister(0x04, 0x07); // TX - 22160671 to 22160806
writeRegister(0x00, 0xFF); // CS0 - 22165429 to 22165570
writeRegister(0x01, 0xFF); // CS1 - 22165579 to 22165720
writeRegister(0x07, 0x1A); // Channel Selection - 22165735 to 22165873
writeRegister(0x0E, 0x5A); // ADDR - 22165888 to 22166023
writeRegister(0x0F, 0x00); // ADDR - 22166037 to 22166171
writeRegister(0x10, 0x5A); // ADDR - 22166185 to 22166320
writeRegister(0x11, 0x5A); // PEER - 22166334 to 22166469
writeRegister(0x12, 0x00); // PEER - 22166482 to 22166616
writeRegister(0x13, 0x5A); // PEER - 22166626 to 22166765
writeRegister(0x14, 0x1F); // TX Length - 22166779 to 22166916
writeRegister(0x02, 0x40); // Int1Msk - 22166928 to 22167063
writeRegister(0x03, 0x00); // Int2Msk - 22167075 to 22167210
writeRegister(0x00, 0xFF); // CS0 - 22167219 to 22167358
writeRegister(0x01, 0xFF); // CS1 - 22167372 to 22167510
writeRegister(0x16, 0xC0); // FIFO CTRL - 22167524 to 22167662
writeRegister(0x40, 0x02); // TX Buffer - 22167672 to 22167805
writeRegister(0x41, 0x09); // TX Buffer - 22167819 to 22167953
writeRegister(0x42, 0x18); // TX Buffer - 22167967 to 22168101
writeRegister(0x43, 0x01); // TX Buffer - 22168115 to 22168249
writeRegister(0x44, 0x23); // TX Buffer - 22168263 to 22168399
writeRegister(0x45, 0x01); // TX Buffer - 22168411 to 22168547
writeRegister(0x46, 0x13); // TX Buffer - 22168556 to 22168694
writeRegister(0x04, 0x07); // TX - 22168708 to 22168842
writeRegister(0x00, 0xFF); // CS0 - 22173466 to 22173604
writeRegister(0x01, 0xFF); // CS1 - 22173616 to 22173756
writeRegister(0x07, 0x1A); // Channel Selection - 22173772 to 22173907
writeRegister(0x0E, 0x5A); // ADDR - 22173922 to 22174061
writeRegister(0x0F, 0x00); // ADDR - 22174071 to 22174213
writeRegister(0x10, 0x5A); // ADDR - 22174219 to 22174360
writeRegister(0x11, 0x5A); // PEER - 22174368 to 22174506
writeRegister(0x12, 0x00); // PEER - 22174516 to 22174650
writeRegister(0x13, 0x5A); // PEER - 22174663 to 22174807
writeRegister(0x14, 0x1F); // TX Length - 22174813 to 22174953
writeRegister(0x02, 0x40); // Int1Msk - 22174962 to 22175096
writeRegister(0x03, 0x00); // Int2Msk - 22175109 to 22175243
writeRegister(0x00, 0xFF); // CS0 - 22175256 to 22175392
writeRegister(0x01, 0xFF); // CS1 - 22175406 to 22175546
writeRegister(0x16, 0xC0); // FIFO CTRL - 22175561 to 22175696
writeRegister(0x40, 0x02); // TX Buffer - 22175709 to 22175843
writeRegister(0x41, 0x09); // TX Buffer - 22175853 to 22175995
writeRegister(0x42, 0x17); // TX Buffer - 22176001 to 22176141
writeRegister(0x43, 0x01); // TX Buffer - 22176150 to 22176292
writeRegister(0x44, 0x23); // TX Buffer - 22176298 to 22176440
writeRegister(0x45, 0x01); // TX Buffer - 22176446 to 22176588
writeRegister(0x46, 0x13); // TX Buffer - 22176594 to 22176737
writeRegister(0x04, 0x07); // TX - 22176743 to 22176885
writeRegister(0x00, 0xFF); // CS0 - 22181362 to 22181501
writeRegister(0x01, 0xFF); // CS1 - 22181515 to 22181659
writeRegister(0x07, 0x1A); // Channel Selection - 22181671 to 22181806
writeRegister(0x0E, 0x5A); // ADDR - 22181821 to 22181960
writeRegister(0x0F, 0x00); // ADDR - 22181970 to 22182104
writeRegister(0x10, 0x5A); // ADDR - 22182118 to 22182253
writeRegister(0x11, 0x5A); // PEER - 22182266 to 22182405
writeRegister(0x12, 0x00); // PEER - 22182415 to 22182550
writeRegister(0x13, 0x5A); // PEER - 22182562 to 22182698
writeRegister(0x14, 0x1F); // TX Length - 22182712 to 22182852
writeRegister(0x02, 0x40); // Int1Msk - 22182861 to 22182994
writeRegister(0x03, 0x00); // Int2Msk - 22183008 to 22183141
writeRegister(0x00, 0xFF); // CS0 - 22183155 to 22183291
writeRegister(0x01, 0xFF); // CS1 - 22183305 to 22183445
writeRegister(0x16, 0xC0); // FIFO CTRL - 22183460 to 22183596
writeRegister(0x40, 0x02); // TX Buffer - 22183608 to 22183743
writeRegister(0x41, 0x09); // TX Buffer - 22183752 to 22183893
writeRegister(0x42, 0x16); // TX Buffer - 22183900 to 22184038
writeRegister(0x43, 0x01); // TX Buffer - 22184048 to 22184182
writeRegister(0x44, 0x23); // TX Buffer - 22184196 to 22184332
writeRegister(0x45, 0x01); // TX Buffer - 22184345 to 22184480
writeRegister(0x46, 0x13); // TX Buffer - 22184493 to 22184629
writeRegister(0x04, 0x07); // TX - 22184642 to 22184777
writeRegister(0x00, 0xFF); // CS0 - 22189400 to 22189539
writeRegister(0x01, 0xFF); // CS1 - 22189550 to 22189691
writeRegister(0x07, 0x1A); // Channel Selection - 22189705 to 22189844
writeRegister(0x0E, 0x5A); // ADDR - 22189858 to 22189994
writeRegister(0x0F, 0x00); // ADDR - 22190008 to 22190142
writeRegister(0x10, 0x5A); // ADDR - 22190156 to 22190291
writeRegister(0x11, 0x5A); // PEER - 22190304 to 22190441
writeRegister(0x12, 0x00); // PEER - 22190453 to 22190588
writeRegister(0x13, 0x5A); // PEER - 22190597 to 22190736
writeRegister(0x14, 0x1F); // TX Length - 22190750 to 22190885
writeRegister(0x02, 0x40); // Int1Msk - 22190899 to 22191032
writeRegister(0x03, 0x00); // Int2Msk - 22191046 to 22191179
writeRegister(0x00, 0xFF); // CS0 - 22191190 to 22191329
writeRegister(0x01, 0xFF); // CS1 - 22191343 to 22191481
writeRegister(0x16, 0xC0); // FIFO CTRL - 22191494 to 22191632
writeRegister(0x40, 0x02); // TX Buffer - 22191643 to 22191776
writeRegister(0x41, 0x09); // TX Buffer - 22191790 to 22191925
writeRegister(0x42, 0x15); // TX Buffer - 22191938 to 22192072
writeRegister(0x43, 0x01); // TX Buffer - 22192086 to 22192220
writeRegister(0x44, 0x23); // TX Buffer - 22192234 to 22192370
writeRegister(0x45, 0x01); // TX Buffer - 22192383 to 22192518
writeRegister(0x46, 0x13); // TX Buffer - 22192531 to 22192667
writeRegister(0x04, 0x07); // TX - 22192679 to 22192815
writeRegister(0x00, 0xFF); // CS0 - 22197438 to 22197575
writeRegister(0x01, 0xFF); // CS1 - 22197588 to 22197729
writeRegister(0x07, 0x1A); // Channel Selection - 22197743 to 22197880
writeRegister(0x0E, 0x5A); // ADDR - 22197893 to 22198032
writeRegister(0x0F, 0x00); // ADDR - 22198042 to 22198180
writeRegister(0x10, 0x5A); // ADDR - 22198190 to 22198330
writeRegister(0x11, 0x5A); // PEER - 22198339 to 22198477
writeRegister(0x12, 0x00); // PEER - 22198488 to 22198621
writeRegister(0x13, 0x5A); // PEER - 22198635 to 22198774
writeRegister(0x14, 0x1F); // TX Length - 22198784 to 22198923
writeRegister(0x02, 0x40); // Int1Msk - 22198937 to 22199070
writeRegister(0x03, 0x00); // Int2Msk - 22199081 to 22199214
writeRegister(0x00, 0xFF); // CS0 - 22199228 to 22199371
writeRegister(0x01, 0xFF); // CS1 - 22199378 to 22199519
writeRegister(0x16, 0xC0); // FIFO CTRL - 22199532 to 22199667
writeRegister(0x40, 0x02); // TX Buffer - 22199681 to 22199814
writeRegister(0x41, 0x09); // TX Buffer - 22199828 to 22199963
writeRegister(0x42, 0x14); // TX Buffer - 22199972 to 22200110
writeRegister(0x43, 0x01); // TX Buffer - 22200120 to 22200262
writeRegister(0x44, 0x23); // TX Buffer - 22200268 to 22200410
writeRegister(0x45, 0x01); // TX Buffer - 22200417 to 22200552
writeRegister(0x46, 0x13); // TX Buffer - 22200565 to 22200707
writeRegister(0x04, 0x07); // TX - 22200714 to 22200849
writeRegister(0x00, 0xFF); // CS0 - 22205472 to 22205611
writeRegister(0x01, 0xFF); // CS1 - 22205625 to 22205763
writeRegister(0x07, 0x1A); // Channel Selection - 22205777 to 22205916
writeRegister(0x0E, 0x5A); // ADDR - 22205930 to 22206066
writeRegister(0x0F, 0x00); // ADDR - 22206080 to 22206214
writeRegister(0x10, 0x5A); // ADDR - 22206228 to 22206363
writeRegister(0x11, 0x5A); // PEER - 22206376 to 22206513
writeRegister(0x12, 0x00); // PEER - 22206525 to 22206660
writeRegister(0x13, 0x5A); // PEER - 22206672 to 22206808
writeRegister(0x14, 0x1F); // TX Length - 22206822 to 22206957
writeRegister(0x02, 0x40); // Int1Msk - 22206971 to 22207104
writeRegister(0x03, 0x00); // Int2Msk - 22207118 to 22207251
writeRegister(0x00, 0xFF); // CS0 - 22207262 to 22207401
writeRegister(0x01, 0xFF); // CS1 - 22207415 to 22207559
writeRegister(0x16, 0xC0); // FIFO CTRL - 22207566 to 22207704
writeRegister(0x40, 0x02); // TX Buffer - 22207715 to 22207848
writeRegister(0x41, 0x09); // TX Buffer - 22207862 to 22207997
writeRegister(0x42, 0x13); // TX Buffer - 22208010 to 22208144
writeRegister(0x43, 0x01); // TX Buffer - 22208158 to 22208292
writeRegister(0x44, 0x23); // TX Buffer - 22208306 to 22208442
writeRegister(0x45, 0x01); // TX Buffer - 22208455 to 22208590
writeRegister(0x46, 0x13); // TX Buffer - 22208603 to 22208739
writeRegister(0x04, 0x07); // TX - 22208752 to 22208887
writeRegister(0x00, 0xFF); // CS0 - 22213370 to 22213511
writeRegister(0x01, 0xFF); // CS1 - 22213520 to 22213661
writeRegister(0x07, 0x1A); // Channel Selection - 22213676 to 22213814
writeRegister(0x0E, 0x5A); // ADDR - 22213829 to 22213964
writeRegister(0x0F, 0x00); // ADDR - 22213978 to 22214112
writeRegister(0x10, 0x5A); // ADDR - 22214126 to 22214261
writeRegister(0x11, 0x5A); // PEER - 22214275 to 22214410
writeRegister(0x12, 0x00); // PEER - 22214424 to 22214557
writeRegister(0x13, 0x5A); // PEER - 22214567 to 22214706
writeRegister(0x14, 0x1F); // TX Length - 22214720 to 22214857
writeRegister(0x02, 0x40); // Int1Msk - 22214869 to 22215003
writeRegister(0x03, 0x00); // Int2Msk - 22215016 to 22215150
writeRegister(0x00, 0xFF); // CS0 - 22215160 to 22215301
writeRegister(0x01, 0xFF); // CS1 - 22215313 to 22215451
writeRegister(0x16, 0xC0); // FIFO CTRL - 22215465 to 22215603
writeRegister(0x40, 0x02); // TX Buffer - 22215613 to 22215746
writeRegister(0x41, 0x09); // TX Buffer - 22215760 to 22215894
writeRegister(0x42, 0x12); // TX Buffer - 22215908 to 22216042
writeRegister(0x43, 0x01); // TX Buffer - 22216056 to 22216190
writeRegister(0x44, 0x23); // TX Buffer - 22216204 to 22216340
writeRegister(0x45, 0x01); // TX Buffer - 22216352 to 22216488
writeRegister(0x46, 0x13); // TX Buffer - 22216497 to 22216637
writeRegister(0x04, 0x07); // TX - 22216649 to 22216785
writeRegister(0x00, 0xFF); // CS0 - 22221407 to 22221545
writeRegister(0x01, 0xFF); // CS1 - 22221557 to 22221697
writeRegister(0x07, 0x1A); // Channel Selection - 22221713 to 22221848
writeRegister(0x0E, 0x5A); // ADDR - 22221863 to 22222002
writeRegister(0x0F, 0x00); // ADDR - 22222012 to 22222154
writeRegister(0x10, 0x5A); // ADDR - 22222160 to 22222301
writeRegister(0x11, 0x5A); // PEER - 22222309 to 22222447
writeRegister(0x12, 0x00); // PEER - 22222458 to 22222591
writeRegister(0x13, 0x5A); // PEER - 22222605 to 22222748
writeRegister(0x14, 0x1F); // TX Length - 22222754 to 22222893
writeRegister(0x02, 0x40); // Int1Msk - 22222903 to 22223037
writeRegister(0x03, 0x00); // Int2Msk - 22223050 to 22223184
writeRegister(0x00, 0xFF); // CS0 - 22223197 to 22223335
writeRegister(0x01, 0xFF); // CS1 - 22223347 to 22223487
writeRegister(0x16, 0xC0); // FIFO CTRL - 22223502 to 22223637
writeRegister(0x40, 0x02); // TX Buffer - 22223651 to 22223784
writeRegister(0x41, 0x09); // TX Buffer - 22223794 to 22223936
writeRegister(0x42, 0x11); // TX Buffer - 22223942 to 22224084
writeRegister(0x43, 0x01); // TX Buffer - 22224090 to 22224224
writeRegister(0x44, 0x23); // TX Buffer - 22224238 to 22224374
writeRegister(0x45, 0x01); // TX Buffer - 22224386 to 22224522
writeRegister(0x46, 0x13); // TX Buffer - 22224534 to 22224671
writeRegister(0x04, 0x07); // TX - 22224683 to 22224819
writeRegister(0x00, 0xFF); // CS0 - 22229442 to 22229581
writeRegister(0x01, 0xFF); // CS1 - 22229591 to 22229733
writeRegister(0x07, 0x1A); // Channel Selection - 22229747 to 22229886
writeRegister(0x0E, 0x5A); // ADDR - 22229900 to 22230036
writeRegister(0x0F, 0x00); // ADDR - 22230050 to 22230184
writeRegister(0x10, 0x5A); // ADDR - 22230198 to 22230332
writeRegister(0x11, 0x5A); // PEER - 22230346 to 22230481
writeRegister(0x12, 0x00); // PEER - 22230495 to 22230628
writeRegister(0x13, 0x5A); // PEER - 22230639 to 22230778
writeRegister(0x14, 0x1F); // TX Length - 22230791 to 22230927
writeRegister(0x02, 0x40); // Int1Msk - 22230941 to 22231074
writeRegister(0x03, 0x00); // Int2Msk - 22231088 to 22231221
writeRegister(0x00, 0xFF); // CS0 - 22231231 to 22231371
writeRegister(0x01, 0xFF); // CS1 - 22231385 to 22231521
writeRegister(0x16, 0xC0); // FIFO CTRL - 22231536 to 22231674
writeRegister(0x40, 0x02); // TX Buffer - 22231685 to 22231818
writeRegister(0x41, 0x09); // TX Buffer - 22231832 to 22231967
writeRegister(0x42, 0x10); // TX Buffer - 22231980 to 22232113
writeRegister(0x43, 0x01); // TX Buffer - 22232127 to 22232261
writeRegister(0x44, 0x23); // TX Buffer - 22232272 to 22232411
writeRegister(0x45, 0x01); // TX Buffer - 22232420 to 22232559
writeRegister(0x46, 0x13); // TX Buffer - 22232568 to 22232708
writeRegister(0x04, 0x07); // TX - 22232717 to 22232856
writeRegister(0x00, 0xFF); // CS0 - 22237475 to 22237616
writeRegister(0x01, 0xFF); // CS1 - 22237628 to 22237773
writeRegister(0x07, 0x1A); // Channel Selection - 22237784 to 22237919
writeRegister(0x0E, 0x5A); // ADDR - 22237934 to 22238076
writeRegister(0x0F, 0x00); // ADDR - 22238083 to 22238219
writeRegister(0x10, 0x5A); // ADDR - 22238231 to 22238366
writeRegister(0x11, 0x5A); // PEER - 22238380 to 22238521
writeRegister(0x12, 0x00); // PEER - 22238529 to 22238662
writeRegister(0x13, 0x5A); // PEER - 22238676 to 22238811
writeRegister(0x14, 0x1F); // TX Length - 22238825 to 22238968
writeRegister(0x02, 0x40); // Int1Msk - 22238974 to 22239108
writeRegister(0x03, 0x00); // Int2Msk - 22239121 to 22239255
writeRegister(0x00, 0xFF); // CS0 - 22239268 to 22239406
writeRegister(0x01, 0xFF); // CS1 - 22239418 to 22239558
writeRegister(0x16, 0xC0); // FIFO CTRL - 22239573 to 22239708
writeRegister(0x40, 0x02); // TX Buffer - 22239722 to 22239855
writeRegister(0x41, 0x09); // TX Buffer - 22239865 to 22240007
writeRegister(0x42, 0x0F); // TX Buffer - 22240013 to 22240156
writeRegister(0x43, 0x01); // TX Buffer - 22240162 to 22240304
writeRegister(0x44, 0x23); // TX Buffer - 22240310 to 22240452
writeRegister(0x45, 0x01); // TX Buffer - 22240458 to 22240594
writeRegister(0x46, 0x13); // TX Buffer - 22240606 to 22240749
writeRegister(0x04, 0x07); // TX - 22240755 to 22240891
writeRegister(0x00, 0xFF); // CS0 - 22245374 to 22245513
writeRegister(0x01, 0xFF); // CS1 - 22245527 to 22245671
writeRegister(0x07, 0x1A); // Channel Selection - 22245683 to 22245818
writeRegister(0x0E, 0x5A); // ADDR - 22245833 to 22245968
writeRegister(0x0F, 0x00); // ADDR - 22245982 to 22246116
writeRegister(0x10, 0x5A); // ADDR - 22246130 to 22246265
writeRegister(0x11, 0x5A); // PEER - 22246279 to 22246414
writeRegister(0x12, 0x00); // PEER - 22246427 to 22246561
writeRegister(0x13, 0x5A); // PEER - 22246574 to 22246710
writeRegister(0x14, 0x1F); // TX Length - 22246724 to 22246867
writeRegister(0x02, 0x40); // Int1Msk - 22246873 to 22247008
writeRegister(0x03, 0x00); // Int2Msk - 22247020 to 22247155
writeRegister(0x00, 0xFF); // CS0 - 22247167 to 22247303
writeRegister(0x01, 0xFF); // CS1 - 22247317 to 22247457
writeRegister(0x16, 0xC0); // FIFO CTRL - 22247472 to 22247607
writeRegister(0x40, 0x02); // TX Buffer - 22247620 to 22247754
writeRegister(0x41, 0x09); // TX Buffer - 22247764 to 22247898
writeRegister(0x42, 0x0E); // TX Buffer - 22247912 to 22248047
writeRegister(0x43, 0x01); // TX Buffer - 22248060 to 22248196
writeRegister(0x44, 0x23); // TX Buffer - 22248208 to 22248343
writeRegister(0x45, 0x01); // TX Buffer - 22248357 to 22248492
writeRegister(0x46, 0x13); // TX Buffer - 22248505 to 22248641
writeRegister(0x04, 0x07); // TX - 22248654 to 22248789
writeRegister(0x00, 0xFF); // CS0 - 22253412 to 22253551
writeRegister(0x01, 0xFF); // CS1 - 22253562 to 22253703
writeRegister(0x07, 0x1A); // Channel Selection - 22253718 to 22253856
writeRegister(0x0E, 0x5A); // ADDR - 22253867 to 22254006
writeRegister(0x0F, 0x00); // ADDR - 22254020 to 22254154
writeRegister(0x10, 0x5A); // ADDR - 22254168 to 22254303
writeRegister(0x11, 0x5A); // PEER - 22254316 to 22254452
writeRegister(0x12, 0x00); // PEER - 22254465 to 22254599
writeRegister(0x13, 0x5A); // PEER - 22254609 to 22254748
writeRegister(0x14, 0x1F); // TX Length - 22254762 to 22254899
writeRegister(0x02, 0x40); // Int1Msk - 22254911 to 22255044
writeRegister(0x03, 0x00); // Int2Msk - 22255055 to 22255194
writeRegister(0x00, 0xFF); // CS0 - 22255202 to 22255341
writeRegister(0x01, 0xFF); // CS1 - 22255352 to 22255493
writeRegister(0x16, 0xC0); // FIFO CTRL - 22255506 to 22255649
writeRegister(0x40, 0x02); // TX Buffer - 22255655 to 22255788
writeRegister(0x41, 0x09); // TX Buffer - 22255802 to 22255936
writeRegister(0x42, 0x0D); // TX Buffer - 22255950 to 22256086
writeRegister(0x43, 0x01); // TX Buffer - 22256098 to 22256234
writeRegister(0x44, 0x23); // TX Buffer - 22256246 to 22256382
writeRegister(0x45, 0x01); // TX Buffer - 22256395 to 22256530
writeRegister(0x46, 0x13); // TX Buffer - 22256539 to 22256679
writeRegister(0x04, 0x07); // TX - 22256692 to 22256827
writeRegister(0x00, 0xFF); // CS0 - 22261450 to 22261587
writeRegister(0x01, 0xFF); // CS1 - 22261600 to 22261741
writeRegister(0x07, 0x1A); // Channel Selection - 22261756 to 22261891
writeRegister(0x0E, 0x5A); // ADDR - 22261905 to 22262044
writeRegister(0x0F, 0x00); // ADDR - 22262055 to 22262192
writeRegister(0x10, 0x5A); // ADDR - 22262203 to 22262341
writeRegister(0x11, 0x5A); // PEER - 22262351 to 22262490
writeRegister(0x12, 0x00); // PEER - 22262500 to 22262633
writeRegister(0x13, 0x5A); // PEER - 22262647 to 22262786
writeRegister(0x14, 0x1F); // TX Length - 22262796 to 22262935
writeRegister(0x02, 0x40); // Int1Msk - 22262946 to 22263079
writeRegister(0x03, 0x00); // Int2Msk - 22263093 to 22263226
writeRegister(0x00, 0xFF); // CS0 - 22263240 to 22263377
writeRegister(0x01, 0xFF); // CS1 - 22263390 to 22263531
writeRegister(0x16, 0xC0); // FIFO CTRL - 22263544 to 22263679
writeRegister(0x40, 0x02); // TX Buffer - 22263693 to 22263826
writeRegister(0x41, 0x09); // TX Buffer - 22263836 to 22263974
writeRegister(0x42, 0x0C); // TX Buffer - 22263984 to 22264122
writeRegister(0x43, 0x01); // TX Buffer - 22264132 to 22264268
writeRegister(0x44, 0x23); // TX Buffer - 22264280 to 22264415
writeRegister(0x45, 0x01); // TX Buffer - 22264429 to 22264564
writeRegister(0x46, 0x13); // TX Buffer - 22264577 to 22264713
writeRegister(0x04, 0x07); // TX - 22264726 to 22264861
writeRegister(0x00, 0xFF); // CS0 - 22269484 to 22269623
writeRegister(0x01, 0xFF); // CS1 - 22269634 to 22269775
writeRegister(0x07, 0x1A); // Channel Selection - 22269790 to 22269928
writeRegister(0x0E, 0x5A); // ADDR - 22269943 to 22270078
writeRegister(0x0F, 0x00); // ADDR - 22270092 to 22270226
writeRegister(0x10, 0x5A); // ADDR - 22270240 to 22270375
writeRegister(0x11, 0x5A); // PEER - 22270388 to 22270524
writeRegister(0x12, 0x00); // PEER - 22270537 to 22270671
writeRegister(0x13, 0x5A); // PEER - 22270681 to 22270820
writeRegister(0x14, 0x1F); // TX Length - 22270834 to 22270971
writeRegister(0x02, 0x40); // Int1Msk - 22270983 to 22271118
writeRegister(0x03, 0x00); // Int2Msk - 22271130 to 22271263
writeRegister(0x00, 0xFF); // CS0 - 22271274 to 22271413
writeRegister(0x01, 0xFF); // CS1 - 22271427 to 22271565
writeRegister(0x16, 0xC0); // FIFO CTRL - 22271579 to 22271717
writeRegister(0x40, 0x02); // TX Buffer - 22271727 to 22271860
writeRegister(0x41, 0x09); // TX Buffer - 22271874 to 22272008
writeRegister(0x42, 0x0B); // TX Buffer - 22272022 to 22272158
writeRegister(0x43, 0x01); // TX Buffer - 22272170 to 22272306
writeRegister(0x44, 0x23); // TX Buffer - 22272318 to 22272454
writeRegister(0x45, 0x01); // TX Buffer - 22272467 to 22272602
writeRegister(0x46, 0x13); // TX Buffer - 22272615 to 22272751
writeRegister(0x04, 0x07); // TX - 22272764 to 22272899
writeRegister(0x00, 0xFF); // CS0 - 22277382 to 22277526
writeRegister(0x01, 0xFF); // CS1 - 22277532 to 22277672
writeRegister(0x07, 0x1A); // Channel Selection - 22277688 to 22277826
writeRegister(0x0E, 0x5A); // ADDR - 22277838 to 22277977
writeRegister(0x0F, 0x00); // ADDR - 22277990 to 22278125
writeRegister(0x10, 0x5A); // ADDR - 22278138 to 22278273
writeRegister(0x11, 0x5A); // PEER - 22278287 to 22278422
writeRegister(0x12, 0x00); // PEER - 22278436 to 22278569
writeRegister(0x13, 0x5A); // PEER - 22278579 to 22278718
writeRegister(0x14, 0x1F); // TX Length - 22278732 to 22278869
writeRegister(0x02, 0x40); // Int1Msk - 22278882 to 22279015
writeRegister(0x03, 0x00); // Int2Msk - 22279025 to 22279158
writeRegister(0x00, 0xFF); // CS0 - 22279172 to 22279313
writeRegister(0x01, 0xFF); // CS1 - 22279322 to 22279462
writeRegister(0x16, 0xC0); // FIFO CTRL - 22279477 to 22279613
writeRegister(0x40, 0x02); // TX Buffer - 22279625 to 22279760
writeRegister(0x41, 0x09); // TX Buffer - 22279772 to 22279906
writeRegister(0x42, 0x0A); // TX Buffer - 22279920 to 22280054
writeRegister(0x43, 0x01); // TX Buffer - 22280068 to 22280202
writeRegister(0x44, 0x23); // TX Buffer - 22280213 to 22280352
writeRegister(0x45, 0x01); // TX Buffer - 22280361 to 22280500
writeRegister(0x46, 0x13); // TX Buffer - 22280509 to 22280649
writeRegister(0x04, 0x07); // TX - 22280658 to 22280797
writeRegister(0x00, 0xFF); // CS0 - 22285416 to 22285557
writeRegister(0x01, 0xFF); // CS1 - 22285570 to 22285714
writeRegister(0x07, 0x1A); // Channel Selection - 22285725 to 22285862
writeRegister(0x0E, 0x5A); // ADDR - 22285875 to 22286017
writeRegister(0x0F, 0x00); // ADDR - 22286024 to 22286159
writeRegister(0x10, 0x5A); // ADDR - 22286172 to 22286307
writeRegister(0x11, 0x5A); // PEER - 22286321 to 22286462
writeRegister(0x12, 0x00); // PEER - 22286470 to 22286603
writeRegister(0x13, 0x5A); // PEER - 22286617 to 22286752
writeRegister(0x14, 0x1F); // TX Length - 22286766 to 22286909
writeRegister(0x02, 0x40); // Int1Msk - 22286916 to 22287049
writeRegister(0x03, 0x00); // Int2Msk - 22287063 to 22287196
writeRegister(0x00, 0xFF); // CS0 - 22287210 to 22287347
writeRegister(0x01, 0xFF); // CS1 - 22287359 to 22287501
writeRegister(0x16, 0xC0); // FIFO CTRL - 22287514 to 22287649
writeRegister(0x40, 0x02); // TX Buffer - 22287663 to 22287796
writeRegister(0x41, 0x09); // TX Buffer - 22287806 to 22287948
writeRegister(0x42, 0x09); // TX Buffer - 22287954 to 22288088
writeRegister(0x43, 0x01); // TX Buffer - 22288102 to 22288236
writeRegister(0x44, 0x23); // TX Buffer - 22288250 to 22288386
writeRegister(0x45, 0x01); // TX Buffer - 22288399 to 22288534
writeRegister(0x46, 0x13); // TX Buffer - 22288547 to 22288683
writeRegister(0x04, 0x07); // TX - 22288696 to 22288831
writeRegister(0x00, 0xFF); // CS0 - 22293454 to 22293597
writeRegister(0x01, 0xFF); // CS1 - 22293604 to 22293745
writeRegister(0x07, 0x1A); // Channel Selection - 22293759 to 22293898
writeRegister(0x0E, 0x5A); // ADDR - 22293909 to 22294048
writeRegister(0x0F, 0x00); // ADDR - 22294062 to 22294196
writeRegister(0x10, 0x5A); // ADDR - 22294210 to 22294345
writeRegister(0x11, 0x5A); // PEER - 22294358 to 22294495
writeRegister(0x12, 0x00); // PEER - 22294507 to 22294640
writeRegister(0x13, 0x5A); // PEER - 22294651 to 22294790
writeRegister(0x14, 0x1F); // TX Length - 22294804 to 22294939
writeRegister(0x02, 0x40); // Int1Msk - 22294953 to 22295086
writeRegister(0x03, 0x00); // Int2Msk - 22295097 to 22295230
writeRegister(0x00, 0xFF); // CS0 - 22295244 to 22295383
writeRegister(0x01, 0xFF); // CS1 - 22295394 to 22295535
writeRegister(0x16, 0xC0); // FIFO CTRL - 22295548 to 22295683
writeRegister(0x40, 0x02); // TX Buffer - 22295697 to 22295830
writeRegister(0x41, 0x09); // TX Buffer - 22295844 to 22295979
writeRegister(0x42, 0x08); // TX Buffer - 22295992 to 22296125
writeRegister(0x43, 0x01); // TX Buffer - 22296136 to 22296273
writeRegister(0x44, 0x23); // TX Buffer - 22296284 to 22296423
writeRegister(0x45, 0x01); // TX Buffer - 22296432 to 22296574
writeRegister(0x46, 0x13); // TX Buffer - 22296580 to 22296720
writeRegister(0x04, 0x07); // TX - 22296729 to 22296871
writeRegister(0x00, 0xFF); // CS0 - 22301487 to 22301628
writeRegister(0x01, 0xFF); // CS1 - 22301641 to 22301777
writeRegister(0x07, 0x1A); // Channel Selection - 22301796 to 22301932
writeRegister(0x0E, 0x5A); // ADDR - 22301946 to 22302082
writeRegister(0x0F, 0x00); // ADDR - 22302095 to 22302230
writeRegister(0x10, 0x5A); // ADDR - 22302243 to 22302378
writeRegister(0x11, 0x5A); // PEER - 22302392 to 22302527
writeRegister(0x12, 0x00); // PEER - 22302541 to 22302674
writeRegister(0x13, 0x5A); // PEER - 22302688 to 22302823
writeRegister(0x14, 0x1F); // TX Length - 22302837 to 22302980
writeRegister(0x02, 0x40); // Int1Msk - 22302987 to 22303120
writeRegister(0x03, 0x00); // Int2Msk - 22303134 to 22303267
writeRegister(0x00, 0xFF); // CS0 - 22303277 to 22303418
writeRegister(0x01, 0xFF); // CS1 - 22303431 to 22303575
writeRegister(0x16, 0xC0); // FIFO CTRL - 22303582 to 22303720
writeRegister(0x40, 0x02); // TX Buffer - 22303730 to 22303870
writeRegister(0x41, 0x09); // TX Buffer - 22303877 to 22304013
writeRegister(0x42, 0x07); // TX Buffer - 22304025 to 22304161
writeRegister(0x43, 0x01); // TX Buffer - 22304174 to 22304309
writeRegister(0x44, 0x23); // TX Buffer - 22304322 to 22304456
writeRegister(0x45, 0x01); // TX Buffer - 22304470 to 22304604
writeRegister(0x46, 0x13); // TX Buffer - 22304618 to 22304753
writeRegister(0x04, 0x07); // TX - 22304767 to 22304901
writeRegister(0x00, 0xFF); // CS0 - 22309386 to 22309525
writeRegister(0x01, 0xFF); // CS1 - 22309535 to 22309677
writeRegister(0x07, 0x1A); // Channel Selection - 22309691 to 22309830
writeRegister(0x0E, 0x5A); // ADDR - 22309844 to 22309980
writeRegister(0x0F, 0x00); // ADDR - 22309994 to 22310128
writeRegister(0x10, 0x5A); // ADDR - 22310142 to 22310276
writeRegister(0x11, 0x5A); // PEER - 22310290 to 22310425
writeRegister(0x12, 0x00); // PEER - 22310439 to 22310572
writeRegister(0x13, 0x5A); // PEER - 22310586 to 22310722
writeRegister(0x14, 0x1F); // TX Length - 22310736 to 22310871
writeRegister(0x02, 0x40); // Int1Msk - 22310885 to 22311018
writeRegister(0x03, 0x00); // Int2Msk - 22311032 to 22311165
writeRegister(0x00, 0xFF); // CS0 - 22311175 to 22311315
writeRegister(0x01, 0xFF); // CS1 - 22311329 to 22311465
writeRegister(0x16, 0xC0); // FIFO CTRL - 22311480 to 22311618
writeRegister(0x40, 0x02); // TX Buffer - 22311629 to 22311762
writeRegister(0x41, 0x09); // TX Buffer - 22311776 to 22311911
writeRegister(0x42, 0x06); // TX Buffer - 22311924 to 22312058
writeRegister(0x43, 0x01); // TX Buffer - 22312072 to 22312207
writeRegister(0x44, 0x23); // TX Buffer - 22312220 to 22312354
writeRegister(0x45, 0x01); // TX Buffer - 22312368 to 22312502
writeRegister(0x46, 0x13); // TX Buffer - 22312516 to 22312651
writeRegister(0x04, 0x07); // TX - 22312665 to 22312799
writeRegister(0x00, 0xFF); // CS0 - 22317423 to 22317559
writeRegister(0x01, 0xFF); // CS1 - 22317573 to 22317714
writeRegister(0x07, 0x1A); // Channel Selection - 22317729 to 22317864
writeRegister(0x0E, 0x5A); // ADDR - 22317878 to 22318019
writeRegister(0x0F, 0x00); // ADDR - 22318028 to 22318165
writeRegister(0x10, 0x5A); // ADDR - 22318176 to 22318314
writeRegister(0x11, 0x5A); // PEER - 22318324 to 22318463
writeRegister(0x12, 0x00); // PEER - 22318473 to 22318606
writeRegister(0x13, 0x5A); // PEER - 22318620 to 22318759
writeRegister(0x14, 0x1F); // TX Length - 22318770 to 22318910
writeRegister(0x02, 0x40); // Int1Msk - 22318919 to 22319060
writeRegister(0x03, 0x00); // Int2Msk - 22319066 to 22319199
writeRegister(0x00, 0xFF); // CS0 - 22319213 to 22319357
writeRegister(0x01, 0xFF); // CS1 - 22319363 to 22319504
writeRegister(0x16, 0xC0); // FIFO CTRL - 22319518 to 22319652
writeRegister(0x40, 0x02); // TX Buffer - 22319666 to 22319799
writeRegister(0x41, 0x09); // TX Buffer - 22319810 to 22319947
writeRegister(0x42, 0x05); // TX Buffer - 22319958 to 22320099
writeRegister(0x43, 0x01); // TX Buffer - 22320106 to 22320247
writeRegister(0x44, 0x23); // TX Buffer - 22320254 to 22320396
writeRegister(0x45, 0x01); // TX Buffer - 22320402 to 22320536
writeRegister(0x46, 0x13); // TX Buffer - 22320550 to 22320693
writeRegister(0x04, 0x07); // TX - 22320699 to 22320833
writeRegister(0x00, 0xFF); // CS0 - 22325457 to 22325598
writeRegister(0x01, 0xFF); // CS1 - 22325607 to 22325747
writeRegister(0x07, 0x1A); // Channel Selection - 22325763 to 22325901
writeRegister(0x0E, 0x5A); // ADDR - 22325916 to 22326052
writeRegister(0x0F, 0x00); // ADDR - 22326065 to 22326201
writeRegister(0x10, 0x5A); // ADDR - 22326213 to 22326348
writeRegister(0x11, 0x5A); // PEER - 22326362 to 22326497
writeRegister(0x12, 0x00); // PEER - 22326511 to 22326644
writeRegister(0x13, 0x5A); // PEER - 22326658 to 22326793
writeRegister(0x14, 0x1F); // TX Length - 22326807 to 22326944
writeRegister(0x02, 0x40); // Int1Msk - 22326956 to 22327090
writeRegister(0x03, 0x00); // Int2Msk - 22327103 to 22327237
writeRegister(0x00, 0xFF); // CS0 - 22327247 to 22327388
writeRegister(0x01, 0xFF); // CS1 - 22327400 to 22327538
writeRegister(0x16, 0xC0); // FIFO CTRL - 22327552 to 22327690
writeRegister(0x40, 0x02); // TX Buffer - 22327700 to 22327833
writeRegister(0x41, 0x09); // TX Buffer - 22327847 to 22327981
writeRegister(0x42, 0x04); // TX Buffer - 22327995 to 22328129
writeRegister(0x43, 0x01); // TX Buffer - 22328143 to 22328278
writeRegister(0x44, 0x23); // TX Buffer - 22328291 to 22328425
writeRegister(0x45, 0x01); // TX Buffer - 22328439 to 22328573
writeRegister(0x46, 0x13); // TX Buffer - 22328584 to 22328722
writeRegister(0x04, 0x07); // TX - 22328736 to 22328870
writeRegister(0x00, 0xFF); // CS0 - 22333494 to 22333630
writeRegister(0x01, 0xFF); // CS1 - 22333644 to 22333784
writeRegister(0x07, 0x1A); // Channel Selection - 22333800 to 22333935
writeRegister(0x0E, 0x5A); // ADDR - 22333949 to 22334090
writeRegister(0x0F, 0x00); // ADDR - 22334099 to 22334241
writeRegister(0x10, 0x5A); // ADDR - 22334247 to 22334389
writeRegister(0x11, 0x5A); // PEER - 22334395 to 22334534
writeRegister(0x12, 0x00); // PEER - 22334544 to 22334677
writeRegister(0x13, 0x5A); // PEER - 22334691 to 22334833
writeRegister(0x14, 0x1F); // TX Length - 22334841 to 22334981
writeRegister(0x02, 0x40); // Int1Msk - 22334990 to 22335123
writeRegister(0x03, 0x00); // Int2Msk - 22335137 to 22335270
writeRegister(0x00, 0xFF); // CS0 - 22335284 to 22335420
writeRegister(0x01, 0xFF); // CS1 - 22335434 to 22335575
writeRegister(0x16, 0xC0); // FIFO CTRL - 22335589 to 22335723
writeRegister(0x40, 0x02); // TX Buffer - 22335737 to 22335870
writeRegister(0x41, 0x09); // TX Buffer - 22335881 to 22336022
writeRegister(0x42, 0x03); // TX Buffer - 22336029 to 22336170
writeRegister(0x43, 0x01); // TX Buffer - 22336177 to 22336312
writeRegister(0x44, 0x23); // TX Buffer - 22336325 to 22336459
writeRegister(0x45, 0x01); // TX Buffer - 22336473 to 22336607
writeRegister(0x46, 0x13); // TX Buffer - 22336621 to 22336756
writeRegister(0x04, 0x07); // TX - 22336770 to 22336904
writeRegister(0x00, 0xFF); // CS0 - 22341388 to 22341528
writeRegister(0x01, 0xFF); // CS1 - 22341542 to 22341678
writeRegister(0x07, 0x1A); // Channel Selection - 22341694 to 22341833
writeRegister(0x0E, 0x5A); // ADDR - 22341847 to 22341983
writeRegister(0x0F, 0x00); // ADDR - 22341997 to 22342131
writeRegister(0x10, 0x5A); // ADDR - 22342145 to 22342279
writeRegister(0x11, 0x5A); // PEER - 22342293 to 22342428
writeRegister(0x12, 0x00); // PEER - 22342442 to 22342575
writeRegister(0x13, 0x5A); // PEER - 22342589 to 22342725
writeRegister(0x14, 0x1F); // TX Length - 22342738 to 22342874
writeRegister(0x02, 0x40); // Int1Msk - 22342888 to 22343021
writeRegister(0x03, 0x00); // Int2Msk - 22343035 to 22343168
writeRegister(0x00, 0xFF); // CS0 - 22343178 to 22343319
writeRegister(0x01, 0xFF); // CS1 - 22343332 to 22343476
writeRegister(0x16, 0xC0); // FIFO CTRL - 22343483 to 22343621
writeRegister(0x40, 0x02); // TX Buffer - 22343632 to 22343765
writeRegister(0x41, 0x09); // TX Buffer - 22343779 to 22343914
writeRegister(0x42, 0x02); // TX Buffer - 22343927 to 22344060
writeRegister(0x43, 0x01); // TX Buffer - 22344074 to 22344208
writeRegister(0x44, 0x23); // TX Buffer - 22344222 to 22344358
writeRegister(0x45, 0x01); // TX Buffer - 22344370 to 22344506
writeRegister(0x46, 0x13); // TX Buffer - 22344518 to 22344655
writeRegister(0x04, 0x07); // TX - 22344667 to 22344803
writeRegister(0x00, 0xFF); // CS0 - 22349425 to 22349563
writeRegister(0x01, 0xFF); // CS1 - 22349575 to 22349715
writeRegister(0x07, 0x1A); // Channel Selection - 22349731 to 22349866
writeRegister(0x0E, 0x5A); // ADDR - 22349881 to 22350020
writeRegister(0x0F, 0x00); // ADDR - 22350030 to 22350168
writeRegister(0x10, 0x5A); // ADDR - 22350178 to 22350316
writeRegister(0x11, 0x5A); // PEER - 22350327 to 22350465
writeRegister(0x12, 0x00); // PEER - 22350476 to 22350609
writeRegister(0x13, 0x5A); // PEER - 22350623 to 22350762
writeRegister(0x14, 0x1F); // TX Length - 22350772 to 22350911
writeRegister(0x02, 0x40); // Int1Msk - 22350921 to 22351061
writeRegister(0x03, 0x00); // Int2Msk - 22351068 to 22351202
writeRegister(0x00, 0xFF); // CS0 - 22351215 to 22351359
writeRegister(0x01, 0xFF); // CS1 - 22351365 to 22351505
writeRegister(0x16, 0xC0); // FIFO CTRL - 22351520 to 22351655
writeRegister(0x40, 0x02); // TX Buffer - 22351669 to 22351802
writeRegister(0x41, 0x09); // TX Buffer - 22351812 to 22351951
writeRegister(0x42, 0x01); // TX Buffer - 22351960 to 22352101
writeRegister(0x43, 0x01); // TX Buffer - 22352108 to 22352243
writeRegister(0x44, 0x23); // TX Buffer - 22352255 to 22352390
writeRegister(0x45, 0x01); // TX Buffer - 22352404 to 22352538
writeRegister(0x46, 0x13); // TX Buffer - 22352552 to 22352687
writeRegister(0x04, 0x07); // TX - 22352701 to 22352835
writeRegister(0x00, 0xFF); // CS0 - 22357459 to 22357600
writeRegister(0x01, 0xFF); // CS1 - 22357609 to 22357750
writeRegister(0x07, 0x1A); // Channel Selection - 22357765 to 22357903
writeRegister(0x0E, 0x5A); // ADDR - 22357918 to 22358053
writeRegister(0x0F, 0x00); // ADDR - 22358067 to 22358201
writeRegister(0x10, 0x5A); // ADDR - 22358215 to 22358350
writeRegister(0x11, 0x5A); // PEER - 22358364 to 22358499
writeRegister(0x12, 0x00); // PEER - 22358513 to 22358646
writeRegister(0x13, 0x5A); // PEER - 22358656 to 22358795
writeRegister(0x14, 0x1F); // TX Length - 22358809 to 22358946
writeRegister(0x02, 0x40); // Int1Msk - 22358958 to 22359092
writeRegister(0x03, 0x00); // Int2Msk - 22359105 to 22359239
writeRegister(0x00, 0xFF); // CS0 - 22359249 to 22359390
writeRegister(0x01, 0xFF); // CS1 - 22359402 to 22359540
writeRegister(0x16, 0xC0); // FIFO CTRL - 22359554 to 22359692
writeRegister(0x40, 0x02); // TX Buffer - 22359702 to 22359835
writeRegister(0x41, 0x09); // TX Buffer - 22359849 to 22359983
writeRegister(0x42, 0x00); // TX Buffer - 22359997 to 22360130
writeRegister(0x43, 0x01); // TX Buffer - 22360141 to 22360278
writeRegister(0x44, 0x23); // TX Buffer - 22360289 to 22360428
writeRegister(0x45, 0x01); // TX Buffer - 22360437 to 22360579
writeRegister(0x46, 0x13); // TX Buffer - 22360585 to 22360725
writeRegister(0x04, 0x07); // TX - 22360734 to 22360876
writeRegister(0x00, 0xFF); // CS0 - 22365496 to 22365634
writeRegister(0x01, 0xFF); // CS1 - 22365646 to 22365786
writeRegister(0x07, 0x1A); // Channel Selection - 22365802 to 22365937
writeRegister(0x0E, 0x5A); // ADDR - 22365952 to 22366091
writeRegister(0x0F, 0x00); // ADDR - 22366101 to 22366243
writeRegister(0x10, 0x5A); // ADDR - 22366249 to 22366390
writeRegister(0x11, 0x5A); // PEER - 22366398 to 22366536
writeRegister(0x12, 0x00); // PEER - 22366547 to 22366680
writeRegister(0x13, 0x5A); // PEER - 22366694 to 22366837
writeRegister(0x14, 0x1F); // TX Length - 22366843 to 22366982
writeRegister(0x02, 0x40); // Int1Msk - 22366992 to 22367126
writeRegister(0x03, 0x00); // Int2Msk - 22367139 to 22367273
writeRegister(0x00, 0xFF); // CS0 - 22367286 to 22367424
writeRegister(0x01, 0xFF); // CS1 - 22367436 to 22367576
writeRegister(0x16, 0xC0); // FIFO CTRL - 22367591 to 22367726
writeRegister(0x40, 0x02); // TX Buffer - 22367740 to 22367873
writeRegister(0x41, 0x09); // TX Buffer - 22367883 to 22368025
writeRegister(0x42, 0xFF); // TX Buffer - 22368031 to 22368173
writeRegister(0x43, 0x00); // TX Buffer - 22368185 to 22368319
writeRegister(0x44, 0x23); // TX Buffer - 22368333 to 22368469
writeRegister(0x45, 0x01); // TX Buffer - 22368481 to 22368617
writeRegister(0x46, 0x13); // TX Buffer - 22368626 to 22368764
writeRegister(0x04, 0x07); // TX - 22368778 to 22368912
writeRegister(0x00, 0xFF); // CS0 - 22373397 to 22373540
writeRegister(0x01, 0xFF); // CS1 - 22373547 to 22373688
writeRegister(0x07, 0x1A); // Channel Selection - 22373702 to 22373844
writeRegister(0x0E, 0x5A); // ADDR - 22373852 to 22373991
writeRegister(0x0F, 0x00); // ADDR - 22374005 to 22374139
writeRegister(0x10, 0x5A); // ADDR - 22374149 to 22374288
writeRegister(0x11, 0x5A); // PEER - 22374298 to 22374437
writeRegister(0x12, 0x00); // PEER - 22374450 to 22374585
writeRegister(0x13, 0x5A); // PEER - 22374594 to 22374733
writeRegister(0x14, 0x1F); // TX Length - 22374743 to 22374882
writeRegister(0x02, 0x40); // Int1Msk - 22374896 to 22375029
writeRegister(0x03, 0x00); // Int2Msk - 22375040 to 22375173
writeRegister(0x00, 0xFF); // CS0 - 22375187 to 22375326
writeRegister(0x01, 0xFF); // CS1 - 22375337 to 22375478
writeRegister(0x16, 0xC0); // FIFO CTRL - 22375491 to 22375626
writeRegister(0x40, 0x02); // TX Buffer - 22375640 to 22375773
writeRegister(0x41, 0x09); // TX Buffer - 22375787 to 22375922
writeRegister(0x42, 0xFE); // TX Buffer - 22375935 to 22376071
writeRegister(0x43, 0x00); // TX Buffer - 22376085 to 22376219
writeRegister(0x44, 0x23); // TX Buffer - 22376233 to 22376367
writeRegister(0x45, 0x01); // TX Buffer - 22376381 to 22376515
writeRegister(0x46, 0x13); // TX Buffer - 22376529 to 22376664
writeRegister(0x04, 0x07); // TX - 22376678 to 22376812
writeRegister(0x00, 0xFF); // CS0 - 22381436 to 22381572
writeRegister(0x01, 0xFF); // CS1 - 22381586 to 22381726
writeRegister(0x07, 0x1A); // Channel Selection - 22381742 to 22381877
writeRegister(0x0E, 0x5A); // ADDR - 22381892 to 22382031
writeRegister(0x0F, 0x00); // ADDR - 22382041 to 22382179
writeRegister(0x10, 0x5A); // ADDR - 22382189 to 22382327
writeRegister(0x11, 0x5A); // PEER - 22382337 to 22382476
writeRegister(0x12, 0x00); // PEER - 22382486 to 22382627
writeRegister(0x13, 0x5A); // PEER - 22382633 to 22382772
writeRegister(0x14, 0x1F); // TX Length - 22382783 to 22382923
writeRegister(0x02, 0x40); // Int1Msk - 22382936 to 22383069
writeRegister(0x03, 0x00); // Int2Msk - 22383079 to 22383212
writeRegister(0x00, 0xFF); // CS0 - 22383226 to 22383370
writeRegister(0x01, 0xFF); // CS1 - 22383376 to 22383516
writeRegister(0x16, 0xC0); // FIFO CTRL - 22383531 to 22383667
writeRegister(0x40, 0x02); // TX Buffer - 22383679 to 22383814
writeRegister(0x41, 0x09); // TX Buffer - 22383826 to 22383960
writeRegister(0x42, 0xFD); // TX Buffer - 22383971 to 22384112
writeRegister(0x43, 0x00); // TX Buffer - 22384125 to 22384258
writeRegister(0x44, 0x23); // TX Buffer - 22384272 to 22384408
writeRegister(0x45, 0x01); // TX Buffer - 22384421 to 22384556
writeRegister(0x46, 0x13); // TX Buffer - 22384568 to 22384705
writeRegister(0x04, 0x07); // TX - 22384717 to 22384853
writeRegister(0x00, 0xFF); // CS0 - 22389476 to 22389613
writeRegister(0x01, 0xFF); // CS1 - 22389626 to 22389767
writeRegister(0x07, 0x1A); // Channel Selection - 22389781 to 22389916
writeRegister(0x0E, 0x5A); // ADDR - 22389931 to 22390070
writeRegister(0x0F, 0x00); // ADDR - 22390080 to 22390218
writeRegister(0x10, 0x5A); // ADDR - 22390228 to 22390366
writeRegister(0x11, 0x5A); // PEER - 22390377 to 22390515
writeRegister(0x12, 0x00); // PEER - 22390526 to 22390659
writeRegister(0x13, 0x5A); // PEER - 22390673 to 22390812
writeRegister(0x14, 0x1F); // TX Length - 22390822 to 22390961
writeRegister(0x02, 0x40); // Int1Msk - 22390975 to 22391108
writeRegister(0x03, 0x00); // Int2Msk - 22391119 to 22391252
writeRegister(0x00, 0xFF); // CS0 - 22391266 to 22391409
writeRegister(0x01, 0xFF); // CS1 - 22391415 to 22391557
writeRegister(0x16, 0xC0); // FIFO CTRL - 22391570 to 22391705
writeRegister(0x40, 0x02); // TX Buffer - 22391719 to 22391852
writeRegister(0x41, 0x09); // TX Buffer - 22391866 to 22392001
writeRegister(0x42, 0xFC); // TX Buffer - 22392010 to 22392150
writeRegister(0x43, 0x00); // TX Buffer - 22392164 to 22392297
writeRegister(0x44, 0x23); // TX Buffer - 22392311 to 22392447
writeRegister(0x45, 0x01); // TX Buffer - 22392459 to 22392595
writeRegister(0x46, 0x13); // TX Buffer - 22392604 to 22392744
writeRegister(0x04, 0x07); // TX - 22392756 to 22392892
writeRegister(0x00, 0xFF); // CS0 - 22397375 to 22397511
writeRegister(0x01, 0xFF); // CS1 - 22397525 to 22397666
writeRegister(0x07, 0x1A); // Channel Selection - 22397681 to 22397816
writeRegister(0x0E, 0x5A); // ADDR - 22397830 to 22397969
writeRegister(0x0F, 0x00); // ADDR - 22397980 to 22398117
writeRegister(0x10, 0x5A); // ADDR - 22398128 to 22398266
writeRegister(0x11, 0x5A); // PEER - 22398276 to 22398415
writeRegister(0x12, 0x00); // PEER - 22398425 to 22398566
writeRegister(0x13, 0x5A); // PEER - 22398572 to 22398711
writeRegister(0x14, 0x1F); // TX Length - 22398721 to 22398862
writeRegister(0x02, 0x40); // Int1Msk - 22398874 to 22399009
writeRegister(0x03, 0x00); // Int2Msk - 22399018 to 22399151
writeRegister(0x00, 0xFF); // CS0 - 22399165 to 22399308
writeRegister(0x01, 0xFF); // CS1 - 22399315 to 22399456
writeRegister(0x16, 0xC0); // FIFO CTRL - 22399470 to 22399604
writeRegister(0x40, 0x02); // TX Buffer - 22399618 to 22399751
writeRegister(0x41, 0x09); // TX Buffer - 22399765 to 22399899
writeRegister(0x42, 0xFB); // TX Buffer - 22399909 to 22400051
writeRegister(0x43, 0x00); // TX Buffer - 22400063 to 22400197
writeRegister(0x44, 0x23); // TX Buffer - 22400211 to 22400345
writeRegister(0x45, 0x01); // TX Buffer - 22400359 to 22400493
writeRegister(0x46, 0x13); // TX Buffer - 22400507 to 22400642
writeRegister(0x04, 0x07); // TX - 22400656 to 22400790
writeRegister(0x00, 0xFF); // CS0 - 22405414 to 22405550
writeRegister(0x01, 0xFF); // CS1 - 22405564 to 22405704
writeRegister(0x07, 0x1A); // Channel Selection - 22405720 to 22405855
writeRegister(0x0E, 0x5A); // ADDR - 22405870 to 22406009
writeRegister(0x0F, 0x00); // ADDR - 22406019 to 22406157
writeRegister(0x10, 0x5A); // ADDR - 22406167 to 22406305
writeRegister(0x11, 0x5A); // PEER - 22406315 to 22406454
writeRegister(0x12, 0x00); // PEER - 22406464 to 22406598
writeRegister(0x13, 0x5A); // PEER - 22406611 to 22406752
writeRegister(0x14, 0x1F); // TX Length - 22406761 to 22406901
writeRegister(0x02, 0x40); // Int1Msk - 22406914 to 22407047
writeRegister(0x03, 0x00); // Int2Msk - 22407057 to 22407190
writeRegister(0x00, 0xFF); // CS0 - 22407204 to 22407348
writeRegister(0x01, 0xFF); // CS1 - 22407354 to 22407494
writeRegister(0x16, 0xC0); // FIFO CTRL - 22407509 to 22407644
writeRegister(0x40, 0x02); // TX Buffer - 22407657 to 22407791
writeRegister(0x41, 0x09); // TX Buffer - 22407804 to 22407940
writeRegister(0x42, 0xFA); // TX Buffer - 22407949 to 22408090
writeRegister(0x43, 0x00); // TX Buffer - 22408102 to 22408236
writeRegister(0x44, 0x23); // TX Buffer - 22408250 to 22408384
writeRegister(0x45, 0x01); // TX Buffer - 22408398 to 22408532
writeRegister(0x46, 0x13); // TX Buffer - 22408543 to 22408681
writeRegister(0x04, 0x07); // TX - 22408695 to 22408829
writeRegister(0x00, 0xFF); // CS0 - 22413453 to 22413589
writeRegister(0x01, 0xFF); // CS1 - 22413603 to 22413743
writeRegister(0x07, 0x1A); // Channel Selection - 22413759 to 22413894
writeRegister(0x0E, 0x5A); // ADDR - 22413909 to 22414048
writeRegister(0x0F, 0x00); // ADDR - 22414058 to 22414200
writeRegister(0x10, 0x5A); // ADDR - 22414206 to 22414347
writeRegister(0x11, 0x5A); // PEER - 22414354 to 22414493
writeRegister(0x12, 0x00); // PEER - 22414503 to 22414637
writeRegister(0x13, 0x5A); // PEER - 22414650 to 22414792
writeRegister(0x14, 0x1F); // TX Length - 22414800 to 22414940
writeRegister(0x02, 0x40); // Int1Msk - 22414949 to 22415082
writeRegister(0x03, 0x00); // Int2Msk - 22415096 to 22415229
writeRegister(0x00, 0xFF); // CS0 - 22415243 to 22415379
writeRegister(0x01, 0xFF); // CS1 - 22415393 to 22415533
writeRegister(0x16, 0xC0); // FIFO CTRL - 22415548 to 22415683
writeRegister(0x40, 0x02); // TX Buffer - 22415696 to 22415830
writeRegister(0x41, 0x09); // TX Buffer - 22415840 to 22415982
writeRegister(0x42, 0xF9); // TX Buffer - 22415988 to 22416127
writeRegister(0x43, 0x00); // TX Buffer - 22416141 to 22416275
writeRegister(0x44, 0x23); // TX Buffer - 22416285 to 22416423
writeRegister(0x45, 0x01); // TX Buffer - 22416434 to 22416575
writeRegister(0x46, 0x13); // TX Buffer - 22416582 to 22416720
writeRegister(0x04, 0x07); // TX - 22416731 to 22416872
writeRegister(0x00, 0xFF); // CS0 - 22421371 to 22421510
writeRegister(0x01, 0xFF); // CS1 - 22421524 to 22421662
writeRegister(0x07, 0x1A); // Channel Selection - 22421677 to 22421815
writeRegister(0x0E, 0x5A); // ADDR - 22421830 to 22421965
writeRegister(0x0F, 0x00); // ADDR - 22421979 to 22422113
writeRegister(0x10, 0x5A); // ADDR - 22422127 to 22422262
writeRegister(0x11, 0x5A); // PEER - 22422275 to 22422411
writeRegister(0x12, 0x00); // PEER - 22422424 to 22422558
writeRegister(0x13, 0x5A); // PEER - 22422571 to 22422707
writeRegister(0x14, 0x1F); // TX Length - 22422721 to 22422856
writeRegister(0x02, 0x40); // Int1Msk - 22422870 to 22423003
writeRegister(0x03, 0x00); // Int2Msk - 22423017 to 22423150
writeRegister(0x00, 0xFF); // CS0 - 22423161 to 22423300
writeRegister(0x01, 0xFF); // CS1 - 22423314 to 22423458
writeRegister(0x16, 0xC0); // FIFO CTRL - 22423465 to 22423604
writeRegister(0x40, 0x02); // TX Buffer - 22423614 to 22423747
writeRegister(0x41, 0x09); // TX Buffer - 22423761 to 22423895
writeRegister(0x42, 0xF8); // TX Buffer - 22423909 to 22424052
writeRegister(0x43, 0x00); // TX Buffer - 22424058 to 22424192
writeRegister(0x44, 0x23); // TX Buffer - 22424206 to 22424340
writeRegister(0x45, 0x01); // TX Buffer - 22424354 to 22424488
writeRegister(0x46, 0x13); // TX Buffer - 22424502 to 22424637
writeRegister(0x04, 0x07); // TX - 22424651 to 22424785
writeRegister(0x00, 0xFF); // CS0 - 22429409 to 22429553
writeRegister(0x01, 0xFF); // CS1 - 22429559 to 22429699
writeRegister(0x07, 0x1A); // Channel Selection - 22429715 to 22429854
writeRegister(0x0E, 0x5A); // ADDR - 22429865 to 22430004
writeRegister(0x0F, 0x00); // ADDR - 22430017 to 22430152
writeRegister(0x10, 0x5A); // ADDR - 22430165 to 22430300
writeRegister(0x11, 0x5A); // PEER - 22430314 to 22430449
writeRegister(0x12, 0x00); // PEER - 22430463 to 22430596
writeRegister(0x13, 0x5A); // PEER - 22430606 to 22430745
writeRegister(0x14, 0x1F); // TX Length - 22430759 to 22430896
writeRegister(0x02, 0x40); // Int1Msk - 22430909 to 22431042
writeRegister(0x03, 0x00); // Int2Msk - 22431052 to 22431185
writeRegister(0x00, 0xFF); // CS0 - 22431199 to 22431340
writeRegister(0x01, 0xFF); // CS1 - 22431349 to 22431489
writeRegister(0x16, 0xC0); // FIFO CTRL - 22431504 to 22431639
writeRegister(0x40, 0x02); // TX Buffer - 22431652 to 22431786
writeRegister(0x41, 0x09); // TX Buffer - 22431799 to 22431935
writeRegister(0x42, 0xF7); // TX Buffer - 22431947 to 22432085
writeRegister(0x43, 0x00); // TX Buffer - 22432098 to 22432231
writeRegister(0x44, 0x23); // TX Buffer - 22432245 to 22432381
writeRegister(0x45, 0x01); // TX Buffer - 22432394 to 22432529
writeRegister(0x46, 0x13); // TX Buffer - 22432542 to 22432678
writeRegister(0x04, 0x07); // TX - 22432691 to 22432826
writeRegister(0x00, 0xFF); // CS0 - 22437449 to 22437592
writeRegister(0x01, 0xFF); // CS1 - 22437599 to 22437740
writeRegister(0x07, 0x1A); // Channel Selection - 22437754 to 22437893
writeRegister(0x0E, 0x5A); // ADDR - 22437904 to 22438043
writeRegister(0x0F, 0x00); // ADDR - 22438057 to 22438191
writeRegister(0x10, 0x5A); // ADDR - 22438201 to 22438340
writeRegister(0x11, 0x5A); // PEER - 22438350 to 22438490
writeRegister(0x12, 0x00); // PEER - 22438502 to 22438635
writeRegister(0x13, 0x5A); // PEER - 22438646 to 22438785
writeRegister(0x14, 0x1F); // TX Length - 22438795 to 22438934
writeRegister(0x02, 0x40); // Int1Msk - 22438948 to 22439081
writeRegister(0x03, 0x00); // Int2Msk - 22439092 to 22439225
writeRegister(0x00, 0xFF); // CS0 - 22439239 to 22439378
writeRegister(0x01, 0xFF); // CS1 - 22439389 to 22439530
writeRegister(0x16, 0xC0); // FIFO CTRL - 22439543 to 22439678
writeRegister(0x40, 0x02); // TX Buffer - 22439692 to 22439825
writeRegister(0x41, 0x09); // TX Buffer - 22439839 to 22439974
writeRegister(0x42, 0xF6); // TX Buffer - 22439987 to 22440123
writeRegister(0x43, 0x00); // TX Buffer - 22440137 to 22440270
writeRegister(0x44, 0x23); // TX Buffer - 22440284 to 22440420
writeRegister(0x45, 0x01); // TX Buffer - 22440433 to 22440568
writeRegister(0x46, 0x13); // TX Buffer - 22440581 to 22440717
writeRegister(0x04, 0x07); // TX - 22440729 to 22440865
writeRegister(0x00, 0xFF); // CS0 - 22445488 to 22445625
writeRegister(0x01, 0xFF); // CS1 - 22445638 to 22445779
writeRegister(0x07, 0x1A); // Channel Selection - 22445793 to 22445930
writeRegister(0x0E, 0x5A); // ADDR - 22445943 to 22446082
writeRegister(0x0F, 0x00); // ADDR - 22446092 to 22446230
writeRegister(0x10, 0x5A); // ADDR - 22446240 to 22446380
writeRegister(0x11, 0x5A); // PEER - 22446389 to 22446527
writeRegister(0x12, 0x00); // PEER - 22446538 to 22446671
writeRegister(0x13, 0x5A); // PEER - 22446685 to 22446824
writeRegister(0x14, 0x1F); // TX Length - 22446834 to 22446973
writeRegister(0x02, 0x40); // Int1Msk - 22446987 to 22447120
writeRegister(0x03, 0x00); // Int2Msk - 22447131 to 22447264
writeRegister(0x00, 0xFF); // CS0 - 22447278 to 22447421
writeRegister(0x01, 0xFF); // CS1 - 22447427 to 22447569
writeRegister(0x16, 0xC0); // FIFO CTRL - 22447582 to 22447717
writeRegister(0x40, 0x02); // TX Buffer - 22447731 to 22447864
writeRegister(0x41, 0x09); // TX Buffer - 22447878 to 22448013
writeRegister(0x42, 0xF5); // TX Buffer - 22448022 to 22448163
writeRegister(0x43, 0x00); // TX Buffer - 22448176 to 22448309
writeRegister(0x44, 0x23); // TX Buffer - 22448323 to 22448459
writeRegister(0x45, 0x01); // TX Buffer - 22448471 to 22448607
writeRegister(0x46, 0x13); // TX Buffer - 22448616 to 22448756
writeRegister(0x04, 0x07); // TX - 22448768 to 22448904
writeRegister(0x00, 0xFF); // CS0 - 22453387 to 22453523
writeRegister(0x01, 0xFF); // CS1 - 22453537 to 22453678
writeRegister(0x07, 0x1A); // Channel Selection - 22453693 to 22453828
writeRegister(0x0E, 0x5A); // ADDR - 22453842 to 22453981
writeRegister(0x0F, 0x00); // ADDR - 22453992 to 22454129
writeRegister(0x10, 0x5A); // ADDR - 22454140 to 22454278
writeRegister(0x11, 0x5A); // PEER - 22454288 to 22454427
writeRegister(0x12, 0x00); // PEER - 22454437 to 22454578
writeRegister(0x13, 0x5A); // PEER - 22454584 to 22454723
writeRegister(0x14, 0x1F); // TX Length - 22454733 to 22454874
writeRegister(0x02, 0x40); // Int1Msk - 22454886 to 22455021
writeRegister(0x03, 0x00); // Int2Msk - 22455030 to 22455163
writeRegister(0x00, 0xFF); // CS0 - 22455177 to 22455320
writeRegister(0x01, 0xFF); // CS1 - 22455327 to 22455468
writeRegister(0x16, 0xC0); // FIFO CTRL - 22455482 to 22455616
writeRegister(0x40, 0x02); // TX Buffer - 22455630 to 22455763
writeRegister(0x41, 0x09); // TX Buffer - 22455777 to 22455911
writeRegister(0x42, 0xF4); // TX Buffer - 22455922 to 22456061
writeRegister(0x43, 0x00); // TX Buffer - 22456074 to 22456208
writeRegister(0x44, 0x23); // TX Buffer - 22456218 to 22456358
writeRegister(0x45, 0x01); // TX Buffer - 22456367 to 22456506
writeRegister(0x46, 0x13); // TX Buffer - 22456515 to 22456653
writeRegister(0x04, 0x07); // TX - 22456664 to 22456801
writeRegister(0x00, 0xFF); // CS0 - 22461422 to 22461563
writeRegister(0x01, 0xFF); // CS1 - 22461575 to 22461719
writeRegister(0x07, 0x1A); // Channel Selection - 22461731 to 22461866
writeRegister(0x0E, 0x5A); // ADDR - 22461881 to 22462020
writeRegister(0x0F, 0x00); // ADDR - 22462030 to 22462164
writeRegister(0x10, 0x5A); // ADDR - 22462178 to 22462313
writeRegister(0x11, 0x5A); // PEER - 22462327 to 22462465
writeRegister(0x12, 0x00); // PEER - 22462475 to 22462609
writeRegister(0x13, 0x5A); // PEER - 22462622 to 22462758
writeRegister(0x14, 0x1F); // TX Length - 22462772 to 22462912
writeRegister(0x02, 0x40); // Int1Msk - 22462921 to 22463055
writeRegister(0x03, 0x00); // Int2Msk - 22463068 to 22463202
writeRegister(0x00, 0xFF); // CS0 - 22463215 to 22463351
writeRegister(0x01, 0xFF); // CS1 - 22463365 to 22463505
writeRegister(0x16, 0xC0); // FIFO CTRL - 22463520 to 22463655
writeRegister(0x40, 0x02); // TX Buffer - 22463668 to 22463802
writeRegister(0x41, 0x09); // TX Buffer - 22463812 to 22463954
writeRegister(0x42, 0xF3); // TX Buffer - 22463960 to 22464101
writeRegister(0x43, 0x00); // TX Buffer - 22464113 to 22464247
writeRegister(0x44, 0x23); // TX Buffer - 22464257 to 22464395
writeRegister(0x45, 0x01); // TX Buffer - 22464406 to 22464547
writeRegister(0x46, 0x13); // TX Buffer - 22464554 to 22464692
writeRegister(0x04, 0x07); // TX - 22464703 to 22464844
writeRegister(0x00, 0xFF); // CS0 - 22469461 to 22469600
writeRegister(0x01, 0xFF); // CS1 - 22469614 to 22469752
writeRegister(0x07, 0x1A); // Channel Selection - 22469770 to 22469905
writeRegister(0x0E, 0x5A); // ADDR - 22469920 to 22470055
writeRegister(0x0F, 0x00); // ADDR - 22470069 to 22470203
writeRegister(0x10, 0x5A); // ADDR - 22470217 to 22470352
writeRegister(0x11, 0x5A); // PEER - 22470365 to 22470501
writeRegister(0x12, 0x00); // PEER - 22470514 to 22470648
writeRegister(0x13, 0x5A); // PEER - 22470661 to 22470797
writeRegister(0x14, 0x1F); // TX Length - 22470811 to 22470954
writeRegister(0x02, 0x40); // Int1Msk - 22470960 to 22471095
writeRegister(0x03, 0x00); // Int2Msk - 22471107 to 22471240
writeRegister(0x00, 0xFF); // CS0 - 22471251 to 22471390
writeRegister(0x01, 0xFF); // CS1 - 22471404 to 22471548
writeRegister(0x16, 0xC0); // FIFO CTRL - 22471556 to 22471694
writeRegister(0x40, 0x02); // TX Buffer - 22471704 to 22471845
writeRegister(0x41, 0x09); // TX Buffer - 22471851 to 22471985
writeRegister(0x42, 0xF2); // TX Buffer - 22471999 to 22472138
writeRegister(0x43, 0x00); // TX Buffer - 22472148 to 22472282
writeRegister(0x44, 0x23); // TX Buffer - 22472296 to 22472432
writeRegister(0x45, 0x01); // TX Buffer - 22472444 to 22472578
writeRegister(0x46, 0x13); // TX Buffer - 22472592 to 22472727
writeRegister(0x04, 0x07); // TX - 22472741 to 22472875
writeRegister(0x00, 0xFF); // CS0 - 22477499 to 22477640
writeRegister(0x01, 0xFF); // CS1 - 22477649 to 22477789
writeRegister(0x07, 0x1A); // Channel Selection - 22477805 to 22477944
writeRegister(0x0E, 0x5A); // ADDR - 22477958 to 22478094
writeRegister(0x0F, 0x00); // ADDR - 22478108 to 22478242
writeRegister(0x10, 0x5A); // ADDR - 22478255 to 22478390
writeRegister(0x11, 0x5A); // PEER - 22478404 to 22478539
writeRegister(0x12, 0x00); // PEER - 22478553 to 22478686
writeRegister(0x13, 0x5A); // PEER - 22478696 to 22478837
writeRegister(0x14, 0x1F); // TX Length - 22478849 to 22478986
writeRegister(0x02, 0x40); // Int1Msk - 22478999 to 22479132
writeRegister(0x03, 0x00); // Int2Msk - 22479146 to 22479279
writeRegister(0x00, 0xFF); // CS0 - 22479289 to 22479430
writeRegister(0x01, 0xFF); // CS1 - 22479443 to 22479579
writeRegister(0x16, 0xC0); // FIFO CTRL - 22479594 to 22479732
writeRegister(0x40, 0x02); // TX Buffer - 22479742 to 22479876
writeRegister(0x41, 0x09); // TX Buffer - 22479889 to 22480025
writeRegister(0x42, 0xF1); // TX Buffer - 22480037 to 22480173
writeRegister(0x43, 0x00); // TX Buffer - 22480187 to 22480322
writeRegister(0x44, 0x23); // TX Buffer - 22480334 to 22480470
writeRegister(0x45, 0x01); // TX Buffer - 22480483 to 22480618
writeRegister(0x46, 0x13); // TX Buffer - 22480631 to 22480767
writeRegister(0x04, 0x07); // TX - 22480780 to 22480915
writeRegister(0x00, 0xFF); // CS0 - 22485398 to 22485539
writeRegister(0x01, 0xFF); // CS1 - 22485548 to 22485688
writeRegister(0x07, 0x1A); // Channel Selection - 22485704 to 22485842
writeRegister(0x0E, 0x5A); // ADDR - 22485853 to 22485993
writeRegister(0x0F, 0x00); // ADDR - 22486006 to 22486142
writeRegister(0x10, 0x5A); // ADDR - 22486154 to 22486289
writeRegister(0x11, 0x5A); // PEER - 22486303 to 22486438
writeRegister(0x12, 0x00); // PEER - 22486452 to 22486585
writeRegister(0x13, 0x5A); // PEER - 22486595 to 22486734
writeRegister(0x14, 0x1F); // TX Length - 22486748 to 22486885
writeRegister(0x02, 0x40); // Int1Msk - 22486897 to 22487031
writeRegister(0x03, 0x00); // Int2Msk - 22487041 to 22487182
writeRegister(0x00, 0xFF); // CS0 - 22487188 to 22487329
writeRegister(0x01, 0xFF); // CS1 - 22487338 to 22487478
writeRegister(0x16, 0xC0); // FIFO CTRL - 22487493 to 22487635
writeRegister(0x40, 0x02); // TX Buffer - 22487641 to 22487774
writeRegister(0x41, 0x09); // TX Buffer - 22487788 to 22487922
writeRegister(0x42, 0xF0); // TX Buffer - 22487936 to 22488071
writeRegister(0x43, 0x00); // TX Buffer - 22488085 to 22488219
writeRegister(0x44, 0x23); // TX Buffer - 22488233 to 22488367
writeRegister(0x45, 0x01); // TX Buffer - 22488381 to 22488515
writeRegister(0x46, 0x13); // TX Buffer - 22488526 to 22488664
writeRegister(0x04, 0x07); // TX - 22488678 to 22488812
writeRegister(0x00, 0xFF); // CS0 - 22493436 to 22493572
writeRegister(0x01, 0xFF); // CS1 - 22493586 to 22493726
writeRegister(0x07, 0x1A); // Channel Selection - 22493742 to 22493877
writeRegister(0x0E, 0x5A); // ADDR - 22493891 to 22494032
writeRegister(0x0F, 0x00); // ADDR - 22494041 to 22494180
writeRegister(0x10, 0x5A); // ADDR - 22494189 to 22494327
writeRegister(0x11, 0x5A); // PEER - 22494337 to 22494476
writeRegister(0x12, 0x00); // PEER - 22494486 to 22494619
writeRegister(0x13, 0x5A); // PEER - 22494633 to 22494772
writeRegister(0x14, 0x1F); // TX Length - 22494783 to 22494923
writeRegister(0x02, 0x40); // Int1Msk - 22494932 to 22495065
writeRegister(0x03, 0x00); // Int2Msk - 22495079 to 22495212
writeRegister(0x00, 0xFF); // CS0 - 22495226 to 22495362
writeRegister(0x01, 0xFF); // CS1 - 22495376 to 22495517
writeRegister(0x16, 0xC0); // FIFO CTRL - 22495531 to 22495665
writeRegister(0x40, 0x02); // TX Buffer - 22495679 to 22495812
writeRegister(0x41, 0x09); // TX Buffer - 22495823 to 22495960
writeRegister(0x42, 0xEF); // TX Buffer - 22495971 to 22496112
writeRegister(0x43, 0x00); // TX Buffer - 22496125 to 22496258
writeRegister(0x44, 0x23); // TX Buffer - 22496272 to 22496408
writeRegister(0x45, 0x01); // TX Buffer - 22496420 to 22496556
writeRegister(0x46, 0x13); // TX Buffer - 22496565 to 22496705
writeRegister(0x04, 0x07); // TX - 22496717 to 22496853
writeRegister(0x00, 0xFF); // CS0 - 22501475 to 22501613
writeRegister(0x01, 0xFF); // CS1 - 22501625 to 22501767
writeRegister(0x07, 0x1A); // Channel Selection - 22501781 to 22501916
writeRegister(0x0E, 0x5A); // ADDR - 22501931 to 22502070
writeRegister(0x0F, 0x00); // ADDR - 22502080 to 22502222
writeRegister(0x10, 0x5A); // ADDR - 22502228 to 22502369
writeRegister(0x11, 0x5A); // PEER - 22502377 to 22502515
writeRegister(0x12, 0x00); // PEER - 22502526 to 22502659
writeRegister(0x13, 0x5A); // PEER - 22502673 to 22502816
writeRegister(0x14, 0x1F); // TX Length - 22502822 to 22502961
writeRegister(0x02, 0x40); // Int1Msk - 22502971 to 22503105
writeRegister(0x03, 0x00); // Int2Msk - 22503118 to 22503252
writeRegister(0x00, 0xFF); // CS0 - 22503265 to 22503403
writeRegister(0x01, 0xFF); // CS1 - 22503415 to 22503555
writeRegister(0x16, 0xC0); // FIFO CTRL - 22503570 to 22503705
writeRegister(0x40, 0x02); // TX Buffer - 22503719 to 22503852
writeRegister(0x41, 0x09); // TX Buffer - 22503862 to 22504004
writeRegister(0x42, 0xEE); // TX Buffer - 22504010 to 22504150
writeRegister(0x43, 0x00); // TX Buffer - 22504163 to 22504297
writeRegister(0x44, 0x23); // TX Buffer - 22504307 to 22504447
writeRegister(0x45, 0x01); // TX Buffer - 22504456 to 22504598
writeRegister(0x46, 0x13); // TX Buffer - 22504604 to 22504744
writeRegister(0x04, 0x07); // TX - 22504753 to 22504893
writeRegister(0x00, 0xFF); // CS0 - 22509375 to 22509512
writeRegister(0x01, 0xFF); // CS1 - 22509525 to 22509666
writeRegister(0x07, 0x1A); // Channel Selection - 22509680 to 22509816
writeRegister(0x0E, 0x5A); // ADDR - 22509830 to 22509969
writeRegister(0x0F, 0x00); // ADDR - 22509980 to 22510117
writeRegister(0x10, 0x5A); // ADDR - 22510128 to 22510266
writeRegister(0x11, 0x5A); // PEER - 22510276 to 22510415
writeRegister(0x12, 0x00); // PEER - 22510425 to 22510558
writeRegister(0x13, 0x5A); // PEER - 22510572 to 22510711
writeRegister(0x14, 0x1F); // TX Length - 22510721 to 22510860
writeRegister(0x02, 0x40); // Int1Msk - 22510871 to 22511004
writeRegister(0x03, 0x00); // Int2Msk - 22511018 to 22511151
writeRegister(0x00, 0xFF); // CS0 - 22511165 to 22511302
writeRegister(0x01, 0xFF); // CS1 - 22511315 to 22511456
writeRegister(0x16, 0xC0); // FIFO CTRL - 22511469 to 22511604
writeRegister(0x40, 0x02); // TX Buffer - 22511618 to 22511751
writeRegister(0x41, 0x09); // TX Buffer - 22511761 to 22511899
writeRegister(0x42, 0xED); // TX Buffer - 22511909 to 22512050
writeRegister(0x43, 0x00); // TX Buffer - 22512063 to 22512196
writeRegister(0x44, 0x23); // TX Buffer - 22512207 to 22512346
writeRegister(0x45, 0x01); // TX Buffer - 22512355 to 22512494
writeRegister(0x46, 0x13); // TX Buffer - 22512503 to 22512643
writeRegister(0x04, 0x07); // TX - 22512652 to 22512791
writeRegister(0x00, 0xFF); // CS0 - 22517410 to 22517551
writeRegister(0x01, 0xFF); // CS1 - 22517564 to 22517708
writeRegister(0x07, 0x1A); // Channel Selection - 22517719 to 22517855
writeRegister(0x0E, 0x5A); // ADDR - 22517869 to 22518011
writeRegister(0x0F, 0x00); // ADDR - 22518018 to 22518153
writeRegister(0x10, 0x5A); // ADDR - 22518166 to 22518301
writeRegister(0x11, 0x5A); // PEER - 22518315 to 22518458
writeRegister(0x12, 0x00); // PEER - 22518464 to 22518597
writeRegister(0x13, 0x5A); // PEER - 22518611 to 22518748
writeRegister(0x14, 0x1F); // TX Length - 22518760 to 22518903
writeRegister(0x02, 0x40); // Int1Msk - 22518910 to 22519043
writeRegister(0x03, 0x00); // Int2Msk - 22519057 to 22519190
writeRegister(0x00, 0xFF); // CS0 - 22519204 to 22519341
writeRegister(0x01, 0xFF); // CS1 - 22519354 to 22519495
writeRegister(0x16, 0xC0); // FIFO CTRL - 22519508 to 22519643
writeRegister(0x40, 0x02); // TX Buffer - 22519657 to 22519790
writeRegister(0x41, 0x09); // TX Buffer - 22519800 to 22519942
writeRegister(0x42, 0xEC); // TX Buffer - 22519948 to 22520087
writeRegister(0x43, 0x00); // TX Buffer - 22520098 to 22520239
writeRegister(0x44, 0x23); // TX Buffer - 22520245 to 22520387
writeRegister(0x45, 0x01); // TX Buffer - 22520394 to 22520529
writeRegister(0x46, 0x13); // TX Buffer - 22520542 to 22520684
writeRegister(0x04, 0x07); // TX - 22520691 to 22520826
writeRegister(0x00, 0xFF); // CS0 - 22525449 to 22525588
writeRegister(0x01, 0xFF); // CS1 - 22525599 to 22525740
writeRegister(0x07, 0x1A); // Channel Selection - 22525754 to 22525893
writeRegister(0x0E, 0x5A); // ADDR - 22525908 to 22526043
writeRegister(0x0F, 0x00); // ADDR - 22526057 to 22526191
writeRegister(0x10, 0x5A); // ADDR - 22526205 to 22526340
writeRegister(0x11, 0x5A); // PEER - 22526353 to 22526489
writeRegister(0x12, 0x00); // PEER - 22526502 to 22526637
writeRegister(0x13, 0x5A); // PEER - 22526649 to 22526785
writeRegister(0x14, 0x1F); // TX Length - 22526799 to 22526934
writeRegister(0x02, 0x40); // Int1Msk - 22526948 to 22527081
writeRegister(0x03, 0x00); // Int2Msk - 22527095 to 22527228
writeRegister(0x00, 0xFF); // CS0 - 22527239 to 22527378
writeRegister(0x01, 0xFF); // CS1 - 22527392 to 22527530
writeRegister(0x16, 0xC0); // FIFO CTRL - 22527543 to 22527683
writeRegister(0x40, 0x02); // TX Buffer - 22527692 to 22527825
writeRegister(0x41, 0x09); // TX Buffer - 22527839 to 22527973
writeRegister(0x42, 0xEB); // TX Buffer - 22527987 to 22528130
writeRegister(0x43, 0x00); // TX Buffer - 22528137 to 22528270
writeRegister(0x44, 0x23); // TX Buffer - 22528284 to 22528420
writeRegister(0x45, 0x01); // TX Buffer - 22528433 to 22528568
writeRegister(0x46, 0x13); // TX Buffer - 22528581 to 22528717
writeRegister(0x04, 0x07); // TX - 22528730 to 22528865
writeRegister(0x00, 0xFF); // CS0 - 22533488 to 22533627
writeRegister(0x01, 0xFF); // CS1 - 22533638 to 22533779
writeRegister(0x07, 0x1A); // Channel Selection - 22533793 to 22533932
writeRegister(0x0E, 0x5A); // ADDR - 22533943 to 22534082
writeRegister(0x0F, 0x00); // ADDR - 22534096 to 22534230
writeRegister(0x10, 0x5A); // ADDR - 22534244 to 22534379
writeRegister(0x11, 0x5A); // PEER - 22534392 to 22534527
writeRegister(0x12, 0x00); // PEER - 22534541 to 22534674
writeRegister(0x13, 0x5A); // PEER - 22534685 to 22534824
writeRegister(0x14, 0x1F); // TX Length - 22534838 to 22534973
writeRegister(0x02, 0x40); // Int1Msk - 22534987 to 22535120
writeRegister(0x03, 0x00); // Int2Msk - 22535131 to 22535270
writeRegister(0x00, 0xFF); // CS0 - 22535278 to 22535417
writeRegister(0x01, 0xFF); // CS1 - 22535428 to 22535569
writeRegister(0x16, 0xC0); // FIFO CTRL - 22535582 to 22535723
writeRegister(0x40, 0x02); // TX Buffer - 22535731 to 22535864
writeRegister(0x41, 0x09); // TX Buffer - 22535878 to 22536013
writeRegister(0x42, 0xEA); // TX Buffer - 22536026 to 22536161
writeRegister(0x43, 0x00); // TX Buffer - 22536175 to 22536309
writeRegister(0x44, 0x23); // TX Buffer - 22536323 to 22536457
writeRegister(0x45, 0x01); // TX Buffer - 22536471 to 22536605
writeRegister(0x46, 0x13); // TX Buffer - 22536619 to 22536754
writeRegister(0x04, 0x07); // TX - 22536768 to 22536902
writeRegister(0x00, 0xFF); // CS0 - 22541386 to 22541530
writeRegister(0x01, 0xFF); // CS1 - 22541536 to 22541676
writeRegister(0x07, 0x1A); // Channel Selection - 22541692 to 22541831
writeRegister(0x0E, 0x5A); // ADDR - 22541842 to 22541981
writeRegister(0x0F, 0x00); // ADDR - 22541995 to 22542129
writeRegister(0x10, 0x5A); // ADDR - 22542143 to 22542277
writeRegister(0x11, 0x5A); // PEER - 22542291 to 22542426
writeRegister(0x12, 0x00); // PEER - 22542440 to 22542573
writeRegister(0x13, 0x5A); // PEER - 22542584 to 22542723
writeRegister(0x14, 0x1F); // TX Length - 22542736 to 22542872
writeRegister(0x02, 0x40); // Int1Msk - 22542886 to 22543019
writeRegister(0x03, 0x00); // Int2Msk - 22543029 to 22543163
writeRegister(0x00, 0xFF); // CS0 - 22543176 to 22543317
writeRegister(0x01, 0xFF); // CS1 - 22543326 to 22543466
writeRegister(0x16, 0xC0); // FIFO CTRL - 22543481 to 22543616
writeRegister(0x40, 0x02); // TX Buffer - 22543630 to 22543763
writeRegister(0x41, 0x09); // TX Buffer - 22543777 to 22543912
writeRegister(0x42, 0xE9); // TX Buffer - 22543925 to 22544060
writeRegister(0x43, 0x00); // TX Buffer - 22544074 to 22544208
writeRegister(0x44, 0x23); // TX Buffer - 22544221 to 22544356
writeRegister(0x45, 0x01); // TX Buffer - 22544370 to 22544504
writeRegister(0x46, 0x13); // TX Buffer - 22544518 to 22544654
writeRegister(0x04, 0x07); // TX - 22544667 to 22544802
writeRegister(0x00, 0xFF); // CS0 - 22549425 to 22549561
writeRegister(0x01, 0xFF); // CS1 - 22549575 to 22549716
writeRegister(0x07, 0x1A); // Channel Selection - 22549731 to 22549866
writeRegister(0x0E, 0x5A); // ADDR - 22549880 to 22550019
writeRegister(0x0F, 0x00); // ADDR - 22550030 to 22550167
writeRegister(0x10, 0x5A); // ADDR - 22550178 to 22550316
writeRegister(0x11, 0x5A); // PEER - 22550326 to 22550465
writeRegister(0x12, 0x00); // PEER - 22550475 to 22550608
writeRegister(0x13, 0x5A); // PEER - 22550622 to 22550761
writeRegister(0x14, 0x1F); // TX Length - 22550771 to 22550912
writeRegister(0x02, 0x40); // Int1Msk - 22550921 to 22551062
writeRegister(0x03, 0x00); // Int2Msk - 22551068 to 22551201
writeRegister(0x00, 0xFF); // CS0 - 22551215 to 22551358
writeRegister(0x01, 0xFF); // CS1 - 22551365 to 22551506
writeRegister(0x16, 0xC0); // FIFO CTRL - 22551520 to 22551654
writeRegister(0x40, 0x02); // TX Buffer - 22551668 to 22551801
writeRegister(0x41, 0x09); // TX Buffer - 22551812 to 22551949
writeRegister(0x42, 0xE8); // TX Buffer - 22551960 to 22552098
writeRegister(0x43, 0x00); // TX Buffer - 22552108 to 22552246
writeRegister(0x44, 0x23); // TX Buffer - 22552256 to 22552398
writeRegister(0x45, 0x01); // TX Buffer - 22552404 to 22552546
writeRegister(0x46, 0x13); // TX Buffer - 22552552 to 22552695
writeRegister(0x04, 0x07); // TX - 22552701 to 22552843
writeRegister(0x00, 0xFF); // CS0 - 22557466 to 22557609
writeRegister(0x01, 0xFF); // CS1 - 22557615 to 22557757
writeRegister(0x07, 0x1A); // Channel Selection - 22557771 to 22557910
writeRegister(0x0E, 0x5A); // ADDR - 22557921 to 22558060
writeRegister(0x0F, 0x00); // ADDR - 22558074 to 22558208
writeRegister(0x10, 0x5A); // ADDR - 22558218 to 22558356
writeRegister(0x11, 0x5A); // PEER - 22558367 to 22558505
writeRegister(0x12, 0x00); // PEER - 22558519 to 22558652
writeRegister(0x13, 0x5A); // PEER - 22558663 to 22558802
writeRegister(0x14, 0x1F); // TX Length - 22558812 to 22558951
writeRegister(0x02, 0x40); // Int1Msk - 22558965 to 22559098
writeRegister(0x03, 0x00); // Int2Msk - 22559109 to 22559242
writeRegister(0x00, 0xFF); // CS0 - 22559255 to 22559395
writeRegister(0x01, 0xFF); // CS1 - 22559405 to 22559545
writeRegister(0x16, 0xC0); // FIFO CTRL - 22559560 to 22559695
writeRegister(0x40, 0x02); // TX Buffer - 22559709 to 22559842
writeRegister(0x41, 0x09); // TX Buffer - 22559856 to 22559991
writeRegister(0x42, 0xE7); // TX Buffer - 22560004 to 22560141
writeRegister(0x43, 0x00); // TX Buffer - 22560154 to 22560287
writeRegister(0x44, 0x23); // TX Buffer - 22560301 to 22560437
writeRegister(0x45, 0x01); // TX Buffer - 22560449 to 22560585
writeRegister(0x46, 0x13); // TX Buffer - 22560597 to 22560734
writeRegister(0x04, 0x07); // TX - 22560746 to 22560882
writeRegister(0x00, 0xFF); // CS0 - 22565505 to 22565642
writeRegister(0x01, 0xFF); // CS1 - 22565654 to 22565796
writeRegister(0x07, 0x1A); // Channel Selection - 22565810 to 22565945
writeRegister(0x0E, 0x5A); // ADDR - 22565960 to 22566099
writeRegister(0x0F, 0x00); // ADDR - 22566109 to 22566247
writeRegister(0x10, 0x5A); // ADDR - 22566257 to 22566395
writeRegister(0x11, 0x5A); // PEER - 22566406 to 22566544
writeRegister(0x12, 0x00); // PEER - 22566555 to 22566688
writeRegister(0x13, 0x5A); // PEER - 22566702 to 22566841
writeRegister(0x14, 0x1F); // TX Length - 22566851 to 22566990
writeRegister(0x02, 0x40); // Int1Msk - 22567004 to 22567137
writeRegister(0x03, 0x00); // Int2Msk - 22567147 to 22567281
writeRegister(0x00, 0xFF); // CS0 - 22567294 to 22567438
writeRegister(0x01, 0xFF); // CS1 - 22567444 to 22567584
writeRegister(0x16, 0xC0); // FIFO CTRL - 22567599 to 22567734
writeRegister(0x40, 0x02); // TX Buffer - 22567748 to 22567881
writeRegister(0x41, 0x09); // TX Buffer - 22567895 to 22568030
writeRegister(0x42, 0xE6); // TX Buffer - 22568039 to 22568178
writeRegister(0x43, 0x00); // TX Buffer - 22568192 to 22568326
writeRegister(0x44, 0x23); // TX Buffer - 22568336 to 22568474
writeRegister(0x45, 0x01); // TX Buffer - 22568484 to 22568622
writeRegister(0x46, 0x13); // TX Buffer - 22568632 to 22568771
writeRegister(0x04, 0x07); // TX - 22568781 to 22568920
writeRegister(0x00, 0xFF); // CS0 - 22573403 to 22573539
writeRegister(0x01, 0xFF); // CS1 - 22573553 to 22573693
writeRegister(0x07, 0x1A); // Channel Selection - 22573709 to 22573844
writeRegister(0x0E, 0x5A); // ADDR - 22573859 to 22573998
writeRegister(0x0F, 0x00); // ADDR - 22574008 to 22574146
writeRegister(0x10, 0x5A); // ADDR - 22574156 to 22574294
writeRegister(0x11, 0x5A); // PEER - 22574304 to 22574443
writeRegister(0x12, 0x00); // PEER - 22574453 to 22574587
writeRegister(0x13, 0x5A); // PEER - 22574600 to 22574741
writeRegister(0x14, 0x1F); // TX Length - 22574750 to 22574890
writeRegister(0x02, 0x40); // Int1Msk - 22574899 to 22575040
writeRegister(0x03, 0x00); // Int2Msk - 22575046 to 22575179
writeRegister(0x00, 0xFF); // CS0 - 22575193 to 22575337
writeRegister(0x01, 0xFF); // CS1 - 22575343 to 22575483
writeRegister(0x16, 0xC0); // FIFO CTRL - 22575498 to 22575633
writeRegister(0x40, 0x02); // TX Buffer - 22575646 to 22575780
writeRegister(0x41, 0x09); // TX Buffer - 22575790 to 22575929
writeRegister(0x42, 0xE5); // TX Buffer - 22575938 to 22576078
writeRegister(0x43, 0x00); // TX Buffer - 22576091 to 22576224
writeRegister(0x44, 0x23); // TX Buffer - 22576235 to 22576374
writeRegister(0x45, 0x01); // TX Buffer - 22576383 to 22576525
writeRegister(0x46, 0x13); // TX Buffer - 22576531 to 22576671
writeRegister(0x04, 0x07); // TX - 22576680 to 22576822
writeRegister(0x00, 0xFF); // CS0 - 22581438 to 22581579
writeRegister(0x01, 0xFF); // CS1 - 22581592 to 22581736
writeRegister(0x07, 0x1A); // Channel Selection - 22581747 to 22581883
writeRegister(0x0E, 0x5A); // ADDR - 22581897 to 22582033
writeRegister(0x0F, 0x00); // ADDR - 22582047 to 22582181
writeRegister(0x10, 0x5A); // ADDR - 22582194 to 22582329
writeRegister(0x11, 0x5A); // PEER - 22582343 to 22582478
writeRegister(0x12, 0x00); // PEER - 22582492 to 22582625
writeRegister(0x13, 0x5A); // PEER - 22582639 to 22582776
writeRegister(0x14, 0x1F); // TX Length - 22582788 to 22582931
writeRegister(0x02, 0x40); // Int1Msk - 22582938 to 22583071
writeRegister(0x03, 0x00); // Int2Msk - 22583085 to 22583218
writeRegister(0x00, 0xFF); // CS0 - 22583232 to 22583369
writeRegister(0x01, 0xFF); // CS1 - 22583382 to 22583523
writeRegister(0x16, 0xC0); // FIFO CTRL - 22583536 to 22583671
writeRegister(0x40, 0x02); // TX Buffer - 22583685 to 22583818
writeRegister(0x41, 0x09); // TX Buffer - 22583828 to 22583964
writeRegister(0x42, 0xE4); // TX Buffer - 22583976 to 22584115
writeRegister(0x43, 0x00); // TX Buffer - 22584125 to 22584259
writeRegister(0x44, 0x23); // TX Buffer - 22584273 to 22584407
writeRegister(0x45, 0x01); // TX Buffer - 22584421 to 22584555
writeRegister(0x46, 0x13); // TX Buffer - 22584569 to 22584704
writeRegister(0x04, 0x07); // TX - 22584718 to 22584852
writeRegister(0x00, 0xFF); // CS0 - 22589476 to 22589617
writeRegister(0x01, 0xFF); // CS1 - 22589626 to 22589766
writeRegister(0x07, 0x1A); // Channel Selection - 22589782 to 22589921
writeRegister(0x0E, 0x5A); // ADDR - 22589932 to 22590071
writeRegister(0x0F, 0x00); // ADDR - 22590084 to 22590219
writeRegister(0x10, 0x5A); // ADDR - 22590232 to 22590367
writeRegister(0x11, 0x5A); // PEER - 22590381 to 22590516
writeRegister(0x12, 0x00); // PEER - 22590530 to 22590663
writeRegister(0x13, 0x5A); // PEER - 22590673 to 22590814
writeRegister(0x14, 0x1F); // TX Length - 22590826 to 22590963
writeRegister(0x02, 0x40); // Int1Msk - 22590976 to 22591109
writeRegister(0x03, 0x00); // Int2Msk - 22591119 to 22591260
writeRegister(0x00, 0xFF); // CS0 - 22591266 to 22591407
writeRegister(0x01, 0xFF); // CS1 - 22591416 to 22591556
writeRegister(0x16, 0xC0); // FIFO CTRL - 22591571 to 22591712
writeRegister(0x40, 0x02); // TX Buffer - 22591719 to 22591853
writeRegister(0x41, 0x09); // TX Buffer - 22591866 to 22592002
writeRegister(0x42, 0xE3); // TX Buffer - 22592014 to 22592151
writeRegister(0x43, 0x00); // TX Buffer - 22592164 to 22592297
writeRegister(0x44, 0x23); // TX Buffer - 22592311 to 22592447
writeRegister(0x45, 0x01); // TX Buffer - 22592460 to 22592595
writeRegister(0x46, 0x13); // TX Buffer - 22592608 to 22592744
writeRegister(0x04, 0x07); // TX - 22592757 to 22592892
writeRegister(0x00, 0xFF); // CS0 - 22597515 to 22597652
writeRegister(0x01, 0xFF); // CS1 - 22597665 to 22597806
writeRegister(0x07, 0x1A); // Channel Selection - 22597820 to 22597956
writeRegister(0x0E, 0x5A); // ADDR - 22597970 to 22598109
writeRegister(0x0F, 0x00); // ADDR - 22598120 to 22598257
writeRegister(0x10, 0x5A); // ADDR - 22598267 to 22598406
writeRegister(0x11, 0x5A); // PEER - 22598416 to 22598556
writeRegister(0x12, 0x00); // PEER - 22598565 to 22598698
writeRegister(0x13, 0x5A); // PEER - 22598712 to 22598851
writeRegister(0x14, 0x1F); // TX Length - 22598861 to 22599000
writeRegister(0x02, 0x40); // Int1Msk - 22599014 to 22599147
writeRegister(0x03, 0x00); // Int2Msk - 22599158 to 22599291
writeRegister(0x00, 0xFF); // CS0 - 22599305 to 22599448
writeRegister(0x01, 0xFF); // CS1 - 22599455 to 22599596
writeRegister(0x16, 0xC0); // FIFO CTRL - 22599609 to 22599744
writeRegister(0x40, 0x02); // TX Buffer - 22599758 to 22599891
writeRegister(0x41, 0x09); // TX Buffer - 22599905 to 22600040
writeRegister(0x42, 0xE2); // TX Buffer - 22600049 to 22600188
writeRegister(0x43, 0x00); // TX Buffer - 22600202 to 22600335
writeRegister(0x44, 0x23); // TX Buffer - 22600346 to 22600485
writeRegister(0x45, 0x01); // TX Buffer - 22600494 to 22600636
writeRegister(0x46, 0x13); // TX Buffer - 22600642 to 22600782
writeRegister(0x04, 0x07); // TX - 22600791 to 22600933
writeRegister(0x00, 0xFF); // CS0 - 22605413 to 22605549
writeRegister(0x01, 0xFF); // CS1 - 22605563 to 22605704
writeRegister(0x07, 0x1A); // Channel Selection - 22605719 to 22605854
writeRegister(0x0E, 0x5A); // ADDR - 22605868 to 22606007
writeRegister(0x0F, 0x00); // ADDR - 22606018 to 22606158
writeRegister(0x10, 0x5A); // ADDR - 22606166 to 22606308
writeRegister(0x11, 0x5A); // PEER - 22606314 to 22606453
writeRegister(0x12, 0x00); // PEER - 22606463 to 22606596
writeRegister(0x13, 0x5A); // PEER - 22606610 to 22606752
writeRegister(0x14, 0x1F); // TX Length - 22606760 to 22606900
writeRegister(0x02, 0x40); // Int1Msk - 22606909 to 22607042
writeRegister(0x03, 0x00); // Int2Msk - 22607056 to 22607189
writeRegister(0x00, 0xFF); // CS0 - 22607203 to 22607339
writeRegister(0x01, 0xFF); // CS1 - 22607353 to 22607494
writeRegister(0x16, 0xC0); // FIFO CTRL - 22607508 to 22607642
writeRegister(0x40, 0x02); // TX Buffer - 22607656 to 22607789
writeRegister(0x41, 0x09); // TX Buffer - 22607800 to 22607941
writeRegister(0x42, 0xE1); // TX Buffer - 22607948 to 22608086
writeRegister(0x43, 0x00); // TX Buffer - 22608097 to 22608238
writeRegister(0x44, 0x23); // TX Buffer - 22608244 to 22608386
writeRegister(0x45, 0x01); // TX Buffer - 22608393 to 22608528
writeRegister(0x46, 0x13); // TX Buffer - 22608540 to 22608683
writeRegister(0x04, 0x07); // TX - 22608689 to 22608825
writeRegister(0x00, 0xFF); // CS0 - 22613448 to 22613587
writeRegister(0x01, 0xFF); // CS1 - 22613597 to 22613739
writeRegister(0x07, 0x1A); // Channel Selection - 22613753 to 22613892
writeRegister(0x0E, 0x5A); // ADDR - 22613906 to 22614042
writeRegister(0x0F, 0x00); // ADDR - 22614056 to 22614190
writeRegister(0x10, 0x5A); // ADDR - 22614204 to 22614338
writeRegister(0x11, 0x5A); // PEER - 22614352 to 22614487
writeRegister(0x12, 0x00); // PEER - 22614501 to 22614634
writeRegister(0x13, 0x5A); // PEER - 22614648 to 22614784
writeRegister(0x14, 0x1F); // TX Length - 22614798 to 22614933
writeRegister(0x02, 0x40); // Int1Msk - 22614947 to 22615080
writeRegister(0x03, 0x00); // Int2Msk - 22615094 to 22615227
writeRegister(0x00, 0xFF); // CS0 - 22615238 to 22615377
writeRegister(0x01, 0xFF); // CS1 - 22615391 to 22615529
writeRegister(0x16, 0xC0); // FIFO CTRL - 22615542 to 22615680
writeRegister(0x40, 0x02); // TX Buffer - 22615691 to 22615824
writeRegister(0x41, 0x09); // TX Buffer - 22615838 to 22615973
writeRegister(0x42, 0xE0); // TX Buffer - 22615986 to 22616120
writeRegister(0x43, 0x00); // TX Buffer - 22616134 to 22616268
writeRegister(0x44, 0x23); // TX Buffer - 22616282 to 22616416
writeRegister(0x45, 0x01); // TX Buffer - 22616430 to 22616564
writeRegister(0x46, 0x13); // TX Buffer - 22616578 to 22616713
writeRegister(0x04, 0x07); // TX - 22616727 to 22616861
writeRegister(0x00, 0xFF); // CS0 - 22621485 to 22621621
writeRegister(0x01, 0xFF); // CS1 - 22621635 to 22621775
writeRegister(0x07, 0x1A); // Channel Selection - 22621791 to 22621926
writeRegister(0x0E, 0x5A); // ADDR - 22621940 to 22622081
writeRegister(0x0F, 0x00); // ADDR - 22622090 to 22622227
writeRegister(0x10, 0x5A); // ADDR - 22622238 to 22622376
writeRegister(0x11, 0x5A); // PEER - 22622386 to 22622525
writeRegister(0x12, 0x00); // PEER - 22622535 to 22622668
writeRegister(0x13, 0x5A); // PEER - 22622682 to 22622821
writeRegister(0x14, 0x1F); // TX Length - 22622832 to 22622972
writeRegister(0x02, 0x40); // Int1Msk - 22622981 to 22623122
writeRegister(0x03, 0x00); // Int2Msk - 22623128 to 22623261
writeRegister(0x00, 0xFF); // CS0 - 22623275 to 22623419
writeRegister(0x01, 0xFF); // CS1 - 22623425 to 22623566
writeRegister(0x16, 0xC0); // FIFO CTRL - 22623580 to 22623714
writeRegister(0x40, 0x02); // TX Buffer - 22623728 to 22623861
writeRegister(0x41, 0x09); // TX Buffer - 22623872 to 22624009
writeRegister(0x42, 0xDF); // TX Buffer - 22624020 to 22624161
writeRegister(0x43, 0x00); // TX Buffer - 22624173 to 22624307
writeRegister(0x44, 0x23); // TX Buffer - 22624321 to 22624457
writeRegister(0x45, 0x01); // TX Buffer - 22624469 to 22624605
writeRegister(0x46, 0x13); // TX Buffer - 22624614 to 22624754
writeRegister(0x04, 0x07); // TX - 22624766 to 22624902
writeRegister(0x00, 0xFF); // CS0 - 22629385 to 22629528
writeRegister(0x01, 0xFF); // CS1 - 22629535 to 22629676
writeRegister(0x07, 0x1A); // Channel Selection - 22629690 to 22629832
writeRegister(0x0E, 0x5A); // ADDR - 22629840 to 22629979
writeRegister(0x0F, 0x00); // ADDR - 22629993 to 22630127
writeRegister(0x10, 0x5A); // ADDR - 22630138 to 22630276
writeRegister(0x11, 0x5A); // PEER - 22630286 to 22630425
writeRegister(0x12, 0x00); // PEER - 22630438 to 22630572
writeRegister(0x13, 0x5A); // PEER - 22630582 to 22630721
writeRegister(0x14, 0x1F); // TX Length - 22630731 to 22630870
writeRegister(0x02, 0x40); // Int1Msk - 22630884 to 22631017
writeRegister(0x03, 0x00); // Int2Msk - 22631028 to 22631161
writeRegister(0x00, 0xFF); // CS0 - 22631175 to 22631314
writeRegister(0x01, 0xFF); // CS1 - 22631325 to 22631466
writeRegister(0x16, 0xC0); // FIFO CTRL - 22631479 to 22631614
writeRegister(0x40, 0x02); // TX Buffer - 22631628 to 22631761
writeRegister(0x41, 0x09); // TX Buffer - 22631775 to 22631909
writeRegister(0x42, 0xDE); // TX Buffer - 22631923 to 22632059
writeRegister(0x43, 0x00); // TX Buffer - 22632073 to 22632206
writeRegister(0x44, 0x23); // TX Buffer - 22632220 to 22632356
writeRegister(0x45, 0x01); // TX Buffer - 22632369 to 22632504
writeRegister(0x46, 0x13); // TX Buffer - 22632517 to 22632653
writeRegister(0x04, 0x07); // TX - 22632666 to 22632801
writeRegister(0x00, 0xFF); // CS0 - 22637424 to 22637561
writeRegister(0x01, 0xFF); // CS1 - 22637574 to 22637715
writeRegister(0x07, 0x1A); // Channel Selection - 22637729 to 22637865
writeRegister(0x0E, 0x5A); // ADDR - 22637879 to 22638018
writeRegister(0x0F, 0x00); // ADDR - 22638029 to 22638166
writeRegister(0x10, 0x5A); // ADDR - 22638176 to 22638315
writeRegister(0x11, 0x5A); // PEER - 22638325 to 22638464
writeRegister(0x12, 0x00); // PEER - 22638474 to 22638607
writeRegister(0x13, 0x5A); // PEER - 22638621 to 22638760
writeRegister(0x14, 0x1F); // TX Length - 22638770 to 22638909
writeRegister(0x02, 0x40); // Int1Msk - 22638920 to 22639059
writeRegister(0x03, 0x00); // Int2Msk - 22639067 to 22639200
writeRegister(0x00, 0xFF); // CS0 - 22639214 to 22639357
writeRegister(0x01, 0xFF); // CS1 - 22639364 to 22639505
writeRegister(0x16, 0xC0); // FIFO CTRL - 22639518 to 22639653
writeRegister(0x40, 0x02); // TX Buffer - 22639667 to 22639800
writeRegister(0x41, 0x09); // TX Buffer - 22639810 to 22639948
writeRegister(0x42, 0xDD); // TX Buffer - 22639958 to 22640099
writeRegister(0x43, 0x00); // TX Buffer - 22640112 to 22640245
writeRegister(0x44, 0x23); // TX Buffer - 22640256 to 22640395
writeRegister(0x45, 0x01); // TX Buffer - 22640404 to 22640543
writeRegister(0x46, 0x13); // TX Buffer - 22640552 to 22640692
writeRegister(0x04, 0x07); // TX - 22640701 to 22640840
writeRegister(0x00, 0xFF); // CS0 - 22645459 to 22645600
writeRegister(0x01, 0xFF); // CS1 - 22645613 to 22645757
writeRegister(0x07, 0x1A); // Channel Selection - 22645768 to 22645904
writeRegister(0x0E, 0x5A); // ADDR - 22645918 to 22646057
writeRegister(0x0F, 0x00); // ADDR - 22646067 to 22646202
writeRegister(0x10, 0x5A); // ADDR - 22646215 to 22646350
writeRegister(0x11, 0x5A); // PEER - 22646364 to 22646502
writeRegister(0x12, 0x00); // PEER - 22646513 to 22646646
writeRegister(0x13, 0x5A); // PEER - 22646660 to 22646795
writeRegister(0x14, 0x1F); // TX Length - 22646809 to 22646948
writeRegister(0x02, 0x40); // Int1Msk - 22646959 to 22647092
writeRegister(0x03, 0x00); // Int2Msk - 22647106 to 22647239
writeRegister(0x00, 0xFF); // CS0 - 22647253 to 22647390
writeRegister(0x01, 0xFF); // CS1 - 22647403 to 22647544
writeRegister(0x16, 0xC0); // FIFO CTRL - 22647557 to 22647692
writeRegister(0x40, 0x02); // TX Buffer - 22647706 to 22647839
writeRegister(0x41, 0x09); // TX Buffer - 22647849 to 22647991
writeRegister(0x42, 0xDC); // TX Buffer - 22647997 to 22648136
writeRegister(0x43, 0x00); // TX Buffer - 22648147 to 22648284
writeRegister(0x44, 0x23); // TX Buffer - 22648294 to 22648436
writeRegister(0x45, 0x01); // TX Buffer - 22648443 to 22648578
writeRegister(0x46, 0x13); // TX Buffer - 22648591 to 22648733
writeRegister(0x04, 0x07); // TX - 22648740 to 22648875
writeRegister(0x00, 0xFF); // CS0 - 22653498 to 22653637
writeRegister(0x01, 0xFF); // CS1 - 22653651 to 22653789
writeRegister(0x07, 0x1A); // Channel Selection - 22653803 to 22653942
writeRegister(0x0E, 0x5A); // ADDR - 22653956 to 22654092
writeRegister(0x0F, 0x00); // ADDR - 22654106 to 22654240
writeRegister(0x10, 0x5A); // ADDR - 22654254 to 22654389
writeRegister(0x11, 0x5A); // PEER - 22654402 to 22654539
writeRegister(0x12, 0x00); // PEER - 22654551 to 22654686
writeRegister(0x13, 0x5A); // PEER - 22654698 to 22654834
writeRegister(0x14, 0x1F); // TX Length - 22654848 to 22654983
writeRegister(0x02, 0x40); // Int1Msk - 22654997 to 22655130
writeRegister(0x03, 0x00); // Int2Msk - 22655144 to 22655277
writeRegister(0x00, 0xFF); // CS0 - 22655288 to 22655427
writeRegister(0x01, 0xFF); // CS1 - 22655441 to 22655585
writeRegister(0x16, 0xC0); // FIFO CTRL - 22655592 to 22655730
writeRegister(0x40, 0x02); // TX Buffer - 22655741 to 22655874
writeRegister(0x41, 0x09); // TX Buffer - 22655888 to 22656023
writeRegister(0x42, 0xDB); // TX Buffer - 22656036 to 22656179
writeRegister(0x43, 0x00); // TX Buffer - 22656186 to 22656319
writeRegister(0x44, 0x23); // TX Buffer - 22656333 to 22656469
writeRegister(0x45, 0x01); // TX Buffer - 22656482 to 22656617
writeRegister(0x46, 0x13); // TX Buffer - 22656630 to 22656766
writeRegister(0x04, 0x07); // TX - 22656778 to 22656914
writeRegister(0x00, 0xFF); // CS0 - 22661397 to 22661538
writeRegister(0x01, 0xFF); // CS1 - 22661550 to 22661688
writeRegister(0x07, 0x1A); // Channel Selection - 22661703 to 22661841
writeRegister(0x0E, 0x5A); // ADDR - 22661856 to 22661991
writeRegister(0x0F, 0x00); // ADDR - 22662005 to 22662139
writeRegister(0x10, 0x5A); // ADDR - 22662153 to 22662288
writeRegister(0x11, 0x5A); // PEER - 22662302 to 22662437
writeRegister(0x12, 0x00); // PEER - 22662451 to 22662584
writeRegister(0x13, 0x5A); // PEER - 22662598 to 22662733
writeRegister(0x14, 0x1F); // TX Length - 22662747 to 22662884
writeRegister(0x02, 0x40); // Int1Msk - 22662896 to 22663030
writeRegister(0x03, 0x00); // Int2Msk - 22663043 to 22663177
writeRegister(0x00, 0xFF); // CS0 - 22663187 to 22663328
writeRegister(0x01, 0xFF); // CS1 - 22663340 to 22663484
writeRegister(0x16, 0xC0); // FIFO CTRL - 22663492 to 22663630
writeRegister(0x40, 0x02); // TX Buffer - 22663640 to 22663773
writeRegister(0x41, 0x09); // TX Buffer - 22663787 to 22663921
writeRegister(0x42, 0xDA); // TX Buffer - 22663935 to 22664074
writeRegister(0x43, 0x00); // TX Buffer - 22664084 to 22664218
writeRegister(0x44, 0x23); // TX Buffer - 22664232 to 22664368
writeRegister(0x45, 0x01); // TX Buffer - 22664380 to 22664516
writeRegister(0x46, 0x13); // TX Buffer - 22664528 to 22664665
writeRegister(0x04, 0x07); // TX - 22664677 to 22664811
writeRegister(0x00, 0xFF); // CS0 - 22669435 to 22669576
writeRegister(0x01, 0xFF); // CS1 - 22669585 to 22669725
writeRegister(0x07, 0x1A); // Channel Selection - 22669741 to 22669880
writeRegister(0x0E, 0x5A); // ADDR - 22669891 to 22670030
writeRegister(0x0F, 0x00); // ADDR - 22670044 to 22670178
writeRegister(0x10, 0x5A); // ADDR - 22670192 to 22670326
writeRegister(0x11, 0x5A); // PEER - 22670340 to 22670475
writeRegister(0x12, 0x00); // PEER - 22670489 to 22670622
writeRegister(0x13, 0x5A); // PEER - 22670633 to 22670772
writeRegister(0x14, 0x1F); // TX Length - 22670785 to 22670921
writeRegister(0x02, 0x40); // Int1Msk - 22670935 to 22671068
writeRegister(0x03, 0x00); // Int2Msk - 22671078 to 22671218
writeRegister(0x00, 0xFF); // CS0 - 22671225 to 22671366
writeRegister(0x01, 0xFF); // CS1 - 22671375 to 22671515
writeRegister(0x16, 0xC0); // FIFO CTRL - 22671530 to 22671671
writeRegister(0x40, 0x02); // TX Buffer - 22671679 to 22671812
writeRegister(0x41, 0x09); // TX Buffer - 22671826 to 22671961
writeRegister(0x42, 0xD9); // TX Buffer - 22671973 to 22672109
writeRegister(0x43, 0x00); // TX Buffer - 22672123 to 22672257
writeRegister(0x44, 0x23); // TX Buffer - 22672270 to 22672405
writeRegister(0x45, 0x01); // TX Buffer - 22672419 to 22672553
writeRegister(0x46, 0x13); // TX Buffer - 22672567 to 22672703
writeRegister(0x04, 0x07); // TX - 22672716 to 22672851
writeRegister(0x00, 0xFF); // CS0 - 22677474 to 22677610
writeRegister(0x01, 0xFF); // CS1 - 22677624 to 22677765
writeRegister(0x07, 0x1A); // Channel Selection - 22677780 to 22677915
writeRegister(0x0E, 0x5A); // ADDR - 22677929 to 22678068
writeRegister(0x0F, 0x00); // ADDR - 22678079 to 22678216
writeRegister(0x10, 0x5A); // ADDR - 22678227 to 22678365
writeRegister(0x11, 0x5A); // PEER - 22678375 to 22678514
writeRegister(0x12, 0x00); // PEER - 22678524 to 22678657
writeRegister(0x13, 0x5A); // PEER - 22678671 to 22678810
writeRegister(0x14, 0x1F); // TX Length - 22678820 to 22678961
writeRegister(0x02, 0x40); // Int1Msk - 22678973 to 22679108
writeRegister(0x03, 0x00); // Int2Msk - 22679117 to 22679250
writeRegister(0x00, 0xFF); // CS0 - 22679264 to 22679407
writeRegister(0x01, 0xFF); // CS1 - 22679414 to 22679555
writeRegister(0x16, 0xC0); // FIFO CTRL - 22679569 to 22679703
writeRegister(0x40, 0x02); // TX Buffer - 22679717 to 22679850
writeRegister(0x41, 0x09); // TX Buffer - 22679864 to 22679998
writeRegister(0x42, 0xD8); // TX Buffer - 22680009 to 22680147
writeRegister(0x43, 0x00); // TX Buffer - 22680161 to 22680295
writeRegister(0x44, 0x23); // TX Buffer - 22680305 to 22680443
writeRegister(0x45, 0x01); // TX Buffer - 22680453 to 22680595
writeRegister(0x46, 0x13); // TX Buffer - 22680601 to 22680741
writeRegister(0x04, 0x07); // TX - 22680750 to 22680892
writeRegister(0x00, 0xFF); // CS0 - 22685508 to 22685649
writeRegister(0x01, 0xFF); // CS1 - 22685662 to 22685798
writeRegister(0x07, 0x1A); // Channel Selection - 22685818 to 22685953
writeRegister(0x0E, 0x5A); // ADDR - 22685967 to 22686103
writeRegister(0x0F, 0x00); // ADDR - 22686117 to 22686251
writeRegister(0x10, 0x5A); // ADDR - 22686265 to 22686399
writeRegister(0x11, 0x5A); // PEER - 22686413 to 22686548
writeRegister(0x12, 0x00); // PEER - 22686562 to 22686695
writeRegister(0x13, 0x5A); // PEER - 22686709 to 22686845
writeRegister(0x14, 0x1F); // TX Length - 22686858 to 22687000
writeRegister(0x02, 0x40); // Int1Msk - 22687008 to 22687141
writeRegister(0x03, 0x00); // Int2Msk - 22687155 to 22687288
writeRegister(0x00, 0xFF); // CS0 - 22687298 to 22687439
writeRegister(0x01, 0xFF); // CS1 - 22687452 to 22687596
writeRegister(0x16, 0xC0); // FIFO CTRL - 22687603 to 22687741
writeRegister(0x40, 0x02); // TX Buffer - 22687752 to 22687891
writeRegister(0x41, 0x09); // TX Buffer - 22687899 to 22688034
writeRegister(0x42, 0xD7); // TX Buffer - 22688046 to 22688186
writeRegister(0x43, 0x00); // TX Buffer - 22688196 to 22688338
writeRegister(0x44, 0x23); // TX Buffer - 22688344 to 22688486
writeRegister(0x45, 0x01); // TX Buffer - 22688492 to 22688628
writeRegister(0x46, 0x13); // TX Buffer - 22688640 to 22688783
writeRegister(0x04, 0x07); // TX - 22688789 to 22688923
writeRegister(0x00, 0xFF); // CS0 - 22693408 to 22693547
writeRegister(0x01, 0xFF); // CS1 - 22693561 to 22693705
writeRegister(0x07, 0x1A); // Channel Selection - 22693717 to 22693852
writeRegister(0x0E, 0x5A); // ADDR - 22693866 to 22694002
writeRegister(0x0F, 0x00); // ADDR - 22694016 to 22694150
writeRegister(0x10, 0x5A); // ADDR - 22694164 to 22694299
writeRegister(0x11, 0x5A); // PEER - 22694312 to 22694449
writeRegister(0x12, 0x00); // PEER - 22694461 to 22694596
writeRegister(0x13, 0x5A); // PEER - 22694608 to 22694744
writeRegister(0x14, 0x1F); // TX Length - 22694758 to 22694901
writeRegister(0x02, 0x40); // Int1Msk - 22694907 to 22695040
writeRegister(0x03, 0x00); // Int2Msk - 22695054 to 22695187
writeRegister(0x00, 0xFF); // CS0 - 22695201 to 22695337
writeRegister(0x01, 0xFF); // CS1 - 22695351 to 22695491
writeRegister(0x16, 0xC0); // FIFO CTRL - 22695506 to 22695640
writeRegister(0x40, 0x02); // TX Buffer - 22695654 to 22695787
writeRegister(0x41, 0x09); // TX Buffer - 22695798 to 22695933
writeRegister(0x42, 0xD6); // TX Buffer - 22695946 to 22696085
writeRegister(0x43, 0x00); // TX Buffer - 22696095 to 22696229
writeRegister(0x44, 0x23); // TX Buffer - 22696243 to 22696377
writeRegister(0x45, 0x01); // TX Buffer - 22696391 to 22696525
writeRegister(0x46, 0x13); // TX Buffer - 22696539 to 22696674
writeRegister(0x04, 0x07); // TX - 22696688 to 22696822
writeRegister(0x00, 0xFF); // CS0 - 22701446 to 22701587
writeRegister(0x01, 0xFF); // CS1 - 22701596 to 22701736
writeRegister(0x07, 0x1A); // Channel Selection - 22701752 to 22701890
writeRegister(0x0E, 0x5A); // ADDR - 22701905 to 22702041
writeRegister(0x0F, 0x00); // ADDR - 22702054 to 22702189
writeRegister(0x10, 0x5A); // ADDR - 22702202 to 22702337
writeRegister(0x11, 0x5A); // PEER - 22702351 to 22702486
writeRegister(0x12, 0x00); // PEER - 22702500 to 22702633
writeRegister(0x13, 0x5A); // PEER - 22702643 to 22702782
writeRegister(0x14, 0x1F); // TX Length - 22702796 to 22702933
writeRegister(0x02, 0x40); // Int1Msk - 22702946 to 22703079
writeRegister(0x03, 0x00); // Int2Msk - 22703093 to 22703226
writeRegister(0x00, 0xFF); // CS0 - 22703236 to 22703377
writeRegister(0x01, 0xFF); // CS1 - 22703389 to 22703526
writeRegister(0x16, 0xC0); // FIFO CTRL - 22703541 to 22703679
writeRegister(0x40, 0x02); // TX Buffer - 22703689 to 22703822
writeRegister(0x41, 0x09); // TX Buffer - 22703836 to 22703970
writeRegister(0x42, 0xD5); // TX Buffer - 22703984 to 22704121
writeRegister(0x43, 0x00); // TX Buffer - 22704134 to 22704267
writeRegister(0x44, 0x23); // TX Buffer - 22704281 to 22704417
writeRegister(0x45, 0x01); // TX Buffer - 22704430 to 22704565
writeRegister(0x46, 0x13); // TX Buffer - 22704577 to 22704714
writeRegister(0x04, 0x07); // TX - 22704726 to 22704862
writeRegister(0x00, 0xFF); // CS0 - 22709485 to 22709628
writeRegister(0x01, 0xFF); // CS1 - 22709635 to 22709776
writeRegister(0x07, 0x1A); // Channel Selection - 22709790 to 22709933
writeRegister(0x0E, 0x5A); // ADDR - 22709940 to 22710079
writeRegister(0x0F, 0x00); // ADDR - 22710093 to 22710227
writeRegister(0x10, 0x5A); // ADDR - 22710237 to 22710375
writeRegister(0x11, 0x5A); // PEER - 22710386 to 22710524
writeRegister(0x12, 0x00); // PEER - 22710538 to 22710671
writeRegister(0x13, 0x5A); // PEER - 22710682 to 22710821
writeRegister(0x14, 0x1F); // TX Length - 22710831 to 22710970
writeRegister(0x02, 0x40); // Int1Msk - 22710984 to 22711117
writeRegister(0x03, 0x00); // Int2Msk - 22711128 to 22711261
writeRegister(0x00, 0xFF); // CS0 - 22711275 to 22711414
writeRegister(0x01, 0xFF); // CS1 - 22711424 to 22711566
writeRegister(0x16, 0xC0); // FIFO CTRL - 22711579 to 22711714
writeRegister(0x40, 0x02); // TX Buffer - 22711728 to 22711861
writeRegister(0x41, 0x09); // TX Buffer - 22711875 to 22712010
writeRegister(0x42, 0xD4); // TX Buffer - 22712023 to 22712158
writeRegister(0x43, 0x00); // TX Buffer - 22712172 to 22712305
writeRegister(0x44, 0x23); // TX Buffer - 22712316 to 22712455
writeRegister(0x45, 0x01); // TX Buffer - 22712464 to 22712603
writeRegister(0x46, 0x13); // TX Buffer - 22712612 to 22712752
writeRegister(0x04, 0x07); // TX - 22712761 to 22712900
writeRegister(0x00, 0xFF); // CS0 - 22717401 to 22717542
writeRegister(0x01, 0xFF); // CS1 - 22717555 to 22717691
writeRegister(0x07, 0x1A); // Channel Selection - 22717707 to 22717847
writeRegister(0x0E, 0x5A); // ADDR - 22717860 to 22717996
writeRegister(0x0F, 0x00); // ADDR - 22718009 to 22718144
writeRegister(0x10, 0x5A); // ADDR - 22718157 to 22718292
writeRegister(0x11, 0x5A); // PEER - 22718306 to 22718441
writeRegister(0x12, 0x00); // PEER - 22718455 to 22718588
writeRegister(0x13, 0x5A); // PEER - 22718602 to 22718737
writeRegister(0x14, 0x1F); // TX Length - 22718751 to 22718888
writeRegister(0x02, 0x40); // Int1Msk - 22718901 to 22719034
writeRegister(0x03, 0x00); // Int2Msk - 22719048 to 22719181
writeRegister(0x00, 0xFF); // CS0 - 22719191 to 22719332
writeRegister(0x01, 0xFF); // CS1 - 22719344 to 22719489
writeRegister(0x16, 0xC0); // FIFO CTRL - 22719496 to 22719634
writeRegister(0x40, 0x02); // TX Buffer - 22719644 to 22719778
writeRegister(0x41, 0x09); // TX Buffer - 22719791 to 22719927
writeRegister(0x42, 0xD3); // TX Buffer - 22719939 to 22720082
writeRegister(0x43, 0x00); // TX Buffer - 22720089 to 22720222
writeRegister(0x44, 0x23); // TX Buffer - 22720236 to 22720372
writeRegister(0x45, 0x01); // TX Buffer - 22720385 to 22720520
writeRegister(0x46, 0x13); // TX Buffer - 22720533 to 22720669
writeRegister(0x04, 0x07); // TX - 22720681 to 22720817
writeRegister(0x00, 0xFF); // CS0 - 22725440 to 22725579
writeRegister(0x01, 0xFF); // CS1 - 22725590 to 22725731
writeRegister(0x07, 0x1A); // Channel Selection - 22725745 to 22725884
writeRegister(0x0E, 0x5A); // ADDR - 22725895 to 22726034
writeRegister(0x0F, 0x00); // ADDR - 22726048 to 22726182
writeRegister(0x10, 0x5A); // ADDR - 22726196 to 22726332
writeRegister(0x11, 0x5A); // PEER - 22726344 to 22726479
writeRegister(0x12, 0x00); // PEER - 22726493 to 22726626
writeRegister(0x13, 0x5A); // PEER - 22726637 to 22726776
writeRegister(0x14, 0x1F); // TX Length - 22726790 to 22726925
writeRegister(0x02, 0x40); // Int1Msk - 22726939 to 22727072
writeRegister(0x03, 0x00); // Int2Msk - 22727083 to 22727222
writeRegister(0x00, 0xFF); // CS0 - 22727230 to 22727369
writeRegister(0x01, 0xFF); // CS1 - 22727380 to 22727521
writeRegister(0x16, 0xC0); // FIFO CTRL - 22727534 to 22727675
writeRegister(0x40, 0x02); // TX Buffer - 22727683 to 22727816
writeRegister(0x41, 0x09); // TX Buffer - 22727830 to 22727965
writeRegister(0x42, 0xD2); // TX Buffer - 22727978 to 22728113
writeRegister(0x43, 0x00); // TX Buffer - 22728127 to 22728260
writeRegister(0x44, 0x23); // TX Buffer - 22728274 to 22728410
writeRegister(0x45, 0x01); // TX Buffer - 22728423 to 22728558
writeRegister(0x46, 0x13); // TX Buffer - 22728567 to 22728707
writeRegister(0x04, 0x07); // TX - 22728719 to 22728855
writeRegister(0x00, 0xFF); // CS0 - 22733478 to 22733615
writeRegister(0x01, 0xFF); // CS1 - 22733628 to 22733769
writeRegister(0x07, 0x1A); // Channel Selection - 22733783 to 22733920
writeRegister(0x0E, 0x5A); // ADDR - 22733933 to 22734072
writeRegister(0x0F, 0x00); // ADDR - 22734082 to 22734220
writeRegister(0x10, 0x5A); // ADDR - 22734230 to 22734370
writeRegister(0x11, 0x5A); // PEER - 22734379 to 22734517
writeRegister(0x12, 0x00); // PEER - 22734528 to 22734661
writeRegister(0x13, 0x5A); // PEER - 22734675 to 22734814
writeRegister(0x14, 0x1F); // TX Length - 22734824 to 22734963
writeRegister(0x02, 0x40); // Int1Msk - 22734974 to 22735107
writeRegister(0x03, 0x00); // Int2Msk - 22735121 to 22735254
writeRegister(0x00, 0xFF); // CS0 - 22735268 to 22735405
writeRegister(0x01, 0xFF); // CS1 - 22735417 to 22735559
writeRegister(0x16, 0xC0); // FIFO CTRL - 22735572 to 22735707
writeRegister(0x40, 0x02); // TX Buffer - 22735721 to 22735854
writeRegister(0x41, 0x09); // TX Buffer - 22735864 to 22736003
writeRegister(0x42, 0xD1); // TX Buffer - 22736012 to 22736152
writeRegister(0x43, 0x00); // TX Buffer - 22736161 to 22736298
writeRegister(0x44, 0x23); // TX Buffer - 22736309 to 22736451
writeRegister(0x45, 0x01); // TX Buffer - 22736457 to 22736591
writeRegister(0x46, 0x13); // TX Buffer - 22736605 to 22736748
writeRegister(0x04, 0x07); // TX - 22736754 to 22736888
writeRegister(0x00, 0xFF); // CS0 - 22741512 to 22741653
writeRegister(0x01, 0xFF); // CS1 - 22741665 to 22741802
writeRegister(0x07, 0x1A); // Channel Selection - 22741818 to 22741956
writeRegister(0x0E, 0x5A); // ADDR - 22741971 to 22742107
writeRegister(0x0F, 0x00); // ADDR - 22742120 to 22742255
writeRegister(0x10, 0x5A); // ADDR - 22742268 to 22742403
writeRegister(0x11, 0x5A); // PEER - 22742417 to 22742552
writeRegister(0x12, 0x00); // PEER - 22742566 to 22742699
writeRegister(0x13, 0x5A); // PEER - 22742713 to 22742848
writeRegister(0x14, 0x1F); // TX Length - 22742862 to 22742999
writeRegister(0x02, 0x40); // Int1Msk - 22743012 to 22743145
writeRegister(0x03, 0x00); // Int2Msk - 22743159 to 22743292
writeRegister(0x00, 0xFF); // CS0 - 22743302 to 22743443
writeRegister(0x01, 0xFF); // CS1 - 22743455 to 22743600
writeRegister(0x16, 0xC0); // FIFO CTRL - 22743607 to 22743745
writeRegister(0x40, 0x02); // TX Buffer - 22743755 to 22743890
writeRegister(0x41, 0x09); // TX Buffer - 22743902 to 22744036
writeRegister(0x42, 0xD0); // TX Buffer - 22744050 to 22744185
writeRegister(0x43, 0x00); // TX Buffer - 22744199 to 22744332
writeRegister(0x44, 0x23); // TX Buffer - 22744346 to 22744482
writeRegister(0x45, 0x01); // TX Buffer - 22744495 to 22744630
writeRegister(0x46, 0x13); // TX Buffer - 22744643 to 22744779
writeRegister(0x04, 0x07); // TX - 22744791 to 22744927
writeRegister(0x00, 0xFF); // CS0 - 22749410 to 22749554
writeRegister(0x01, 0xFF); // CS1 - 22749560 to 22749701
writeRegister(0x07, 0x1A); // Channel Selection - 22749716 to 22749854
writeRegister(0x0E, 0x5A); // ADDR - 22749865 to 22750004
writeRegister(0x0F, 0x00); // ADDR - 22750018 to 22750152
writeRegister(0x10, 0x5A); // ADDR - 22750166 to 22750301
writeRegister(0x11, 0x5A); // PEER - 22750315 to 22750450
writeRegister(0x12, 0x00); // PEER - 22750464 to 22750597
writeRegister(0x13, 0x5A); // PEER - 22750607 to 22750746
writeRegister(0x14, 0x1F); // TX Length - 22750760 to 22750897
writeRegister(0x02, 0x40); // Int1Msk - 22750909 to 22751043
writeRegister(0x03, 0x00); // Int2Msk - 22751053 to 22751186
writeRegister(0x00, 0xFF); // CS0 - 22751200 to 22751341
writeRegister(0x01, 0xFF); // CS1 - 22751350 to 22751491
writeRegister(0x16, 0xC0); // FIFO CTRL - 22751505 to 22751639
writeRegister(0x40, 0x02); // TX Buffer - 22751653 to 22751786
writeRegister(0x41, 0x09); // TX Buffer - 22751800 to 22751934
writeRegister(0x42, 0xCF); // TX Buffer - 22751948 to 22752084
writeRegister(0x43, 0x00); // TX Buffer - 22752098 to 22752232
writeRegister(0x44, 0x23); // TX Buffer - 22752245 to 22752380
writeRegister(0x45, 0x01); // TX Buffer - 22752394 to 22752528
writeRegister(0x46, 0x13); // TX Buffer - 22752542 to 22752678
writeRegister(0x04, 0x07); // TX - 22752691 to 22752826
writeRegister(0x00, 0xFF); // CS0 - 22757449 to 22757585
writeRegister(0x01, 0xFF); // CS1 - 22757599 to 22757740
writeRegister(0x07, 0x1A); // Channel Selection - 22757755 to 22757890
writeRegister(0x0E, 0x5A); // ADDR - 22757904 to 22758043
writeRegister(0x0F, 0x00); // ADDR - 22758054 to 22758191
writeRegister(0x10, 0x5A); // ADDR - 22758202 to 22758340
writeRegister(0x11, 0x5A); // PEER - 22758350 to 22758489
writeRegister(0x12, 0x00); // PEER - 22758499 to 22758640
writeRegister(0x13, 0x5A); // PEER - 22758646 to 22758785
writeRegister(0x14, 0x1F); // TX Length - 22758795 to 22758936
writeRegister(0x02, 0x40); // Int1Msk - 22758948 to 22759083
writeRegister(0x03, 0x00); // Int2Msk - 22759092 to 22759225
writeRegister(0x00, 0xFF); // CS0 - 22759239 to 22759382
writeRegister(0x01, 0xFF); // CS1 - 22759389 to 22759530
writeRegister(0x16, 0xC0); // FIFO CTRL - 22759544 to 22759678
writeRegister(0x40, 0x02); // TX Buffer - 22759692 to 22759825
writeRegister(0x41, 0x09); // TX Buffer - 22759839 to 22759973
writeRegister(0x42, 0xCE); // TX Buffer - 22759984 to 22760123
writeRegister(0x43, 0x00); // TX Buffer - 22760136 to 22760270
writeRegister(0x44, 0x23); // TX Buffer - 22760280 to 22760420
writeRegister(0x45, 0x01); // TX Buffer - 22760429 to 22760568
writeRegister(0x46, 0x13); // TX Buffer - 22760577 to 22760715
writeRegister(0x04, 0x07); // TX - 22760726 to 22760863
writeRegister(0x00, 0xFF); // CS0 - 22765484 to 22765625
writeRegister(0x01, 0xFF); // CS1 - 22765637 to 22765781
writeRegister(0x07, 0x1A); // Channel Selection - 22765793 to 22765928
writeRegister(0x0E, 0x5A); // ADDR - 22765943 to 22766082
writeRegister(0x0F, 0x00); // ADDR - 22766092 to 22766226
writeRegister(0x10, 0x5A); // ADDR - 22766240 to 22766375
writeRegister(0x11, 0x5A); // PEER - 22766389 to 22766527
writeRegister(0x12, 0x00); // PEER - 22766537 to 22766671
writeRegister(0x13, 0x5A); // PEER - 22766684 to 22766820
writeRegister(0x14, 0x1F); // TX Length - 22766834 to 22766974
writeRegister(0x02, 0x40); // Int1Msk - 22766983 to 22767117
writeRegister(0x03, 0x00); // Int2Msk - 22767130 to 22767264
writeRegister(0x00, 0xFF); // CS0 - 22767277 to 22767413
writeRegister(0x01, 0xFF); // CS1 - 22767427 to 22767567
writeRegister(0x16, 0xC0); // FIFO CTRL - 22767582 to 22767717
writeRegister(0x40, 0x02); // TX Buffer - 22767730 to 22767864
writeRegister(0x41, 0x09); // TX Buffer - 22767874 to 22768016
writeRegister(0x42, 0xCD); // TX Buffer - 22768022 to 22768161
writeRegister(0x43, 0x00); // TX Buffer - 22768171 to 22768309
writeRegister(0x44, 0x23); // TX Buffer - 22768319 to 22768461
writeRegister(0x45, 0x01); // TX Buffer - 22768467 to 22768603
writeRegister(0x46, 0x13); // TX Buffer - 22768615 to 22768758
writeRegister(0x04, 0x07); // TX - 22768764 to 22768898
writeRegister(0x00, 0xFF); // CS0 - 22773522 to 22773663
writeRegister(0x01, 0xFF); // CS1 - 22773676 to 22773812
writeRegister(0x07, 0x1A); // Channel Selection - 22773828 to 22773967
writeRegister(0x0E, 0x5A); // ADDR - 22773981 to 22774117
writeRegister(0x0F, 0x00); // ADDR - 22774131 to 22774265
writeRegister(0x10, 0x5A); // ADDR - 22774279 to 22774413
writeRegister(0x11, 0x5A); // PEER - 22774427 to 22774562
writeRegister(0x12, 0x00); // PEER - 22774576 to 22774709
writeRegister(0x13, 0x5A); // PEER - 22774723 to 22774859
writeRegister(0x14, 0x1F); // TX Length - 22774872 to 22775008
writeRegister(0x02, 0x40); // Int1Msk - 22775022 to 22775155
writeRegister(0x03, 0x00); // Int2Msk - 22775169 to 22775302
writeRegister(0x00, 0xFF); // CS0 - 22775312 to 22775453
writeRegister(0x01, 0xFF); // CS1 - 22775466 to 22775610
writeRegister(0x16, 0xC0); // FIFO CTRL - 22775617 to 22775755
writeRegister(0x40, 0x02); // TX Buffer - 22775765 to 22775899
writeRegister(0x41, 0x09); // TX Buffer - 22775912 to 22776048
writeRegister(0x42, 0xCC); // TX Buffer - 22776060 to 22776196
writeRegister(0x43, 0x00); // TX Buffer - 22776209 to 22776343
writeRegister(0x44, 0x23); // TX Buffer - 22776357 to 22776493
writeRegister(0x45, 0x01); // TX Buffer - 22776505 to 22776641
writeRegister(0x46, 0x13); // TX Buffer - 22776653 to 22776788
writeRegister(0x04, 0x07); // TX - 22776802 to 22776936
writeRegister(0x00, 0xFF); // CS0 - 22781421 to 22781560
writeRegister(0x01, 0xFF); // CS1 - 22781571 to 22781712
writeRegister(0x07, 0x1A); // Channel Selection - 22781726 to 22781865
writeRegister(0x0E, 0x5A); // ADDR - 22781879 to 22782015
writeRegister(0x0F, 0x00); // ADDR - 22782029 to 22782163
writeRegister(0x10, 0x5A); // ADDR - 22782177 to 22782312
writeRegister(0x11, 0x5A); // PEER - 22782325 to 22782462
writeRegister(0x12, 0x00); // PEER - 22782474 to 22782607
writeRegister(0x13, 0x5A); // PEER - 22782618 to 22782757
writeRegister(0x14, 0x1F); // TX Length - 22782771 to 22782906
writeRegister(0x02, 0x40); // Int1Msk - 22782920 to 22783053
writeRegister(0x03, 0x00); // Int2Msk - 22783067 to 22783200
writeRegister(0x00, 0xFF); // CS0 - 22783211 to 22783350
writeRegister(0x01, 0xFF); // CS1 - 22783364 to 22783502
writeRegister(0x16, 0xC0); // FIFO CTRL - 22783515 to 22783653
writeRegister(0x40, 0x02); // TX Buffer - 22783664 to 22783797
writeRegister(0x41, 0x09); // TX Buffer - 22783811 to 22783946
writeRegister(0x42, 0xCB); // TX Buffer - 22783959 to 22784094
writeRegister(0x43, 0x00); // TX Buffer - 22784108 to 22784242
writeRegister(0x44, 0x23); // TX Buffer - 22784256 to 22784390
writeRegister(0x45, 0x01); // TX Buffer - 22784404 to 22784538
writeRegister(0x46, 0x13); // TX Buffer - 22784552 to 22784687
writeRegister(0x04, 0x07); // TX - 22784701 to 22784835
writeRegister(0x00, 0xFF); // CS0 - 22789459 to 22789595
writeRegister(0x01, 0xFF); // CS1 - 22789609 to 22789749
writeRegister(0x07, 0x1A); // Channel Selection - 22789765 to 22789900
writeRegister(0x0E, 0x5A); // ADDR - 22789915 to 22790054
writeRegister(0x0F, 0x00); // ADDR - 22790064 to 22790202
writeRegister(0x10, 0x5A); // ADDR - 22790212 to 22790350
writeRegister(0x11, 0x5A); // PEER - 22790360 to 22790499
writeRegister(0x12, 0x00); // PEER - 22790509 to 22790650
writeRegister(0x13, 0x5A); // PEER - 22790656 to 22790795
writeRegister(0x14, 0x1F); // TX Length - 22790806 to 22790946
writeRegister(0x02, 0x40); // Int1Msk - 22790959 to 22791092
writeRegister(0x03, 0x00); // Int2Msk - 22791102 to 22791235
writeRegister(0x00, 0xFF); // CS0 - 22791249 to 22791393
writeRegister(0x01, 0xFF); // CS1 - 22791399 to 22791539
writeRegister(0x16, 0xC0); // FIFO CTRL - 22791554 to 22791690
writeRegister(0x40, 0x02); // TX Buffer - 22791702 to 22791835
writeRegister(0x41, 0x09); // TX Buffer - 22791849 to 22791983
writeRegister(0x42, 0xCA); // TX Buffer - 22791994 to 22792132
writeRegister(0x43, 0x00); // TX Buffer - 22792146 to 22792280
writeRegister(0x44, 0x23); // TX Buffer - 22792290 to 22792428
writeRegister(0x45, 0x01); // TX Buffer - 22792439 to 22792580
writeRegister(0x46, 0x13); // TX Buffer - 22792587 to 22792725
writeRegister(0x04, 0x07); // TX - 22792736 to 22792877
writeRegister(0x00, 0xFF); // CS0 - 22797494 to 22797633
writeRegister(0x01, 0xFF); // CS1 - 22797647 to 22797791
writeRegister(0x07, 0x1A); // Channel Selection - 22797803 to 22797938
writeRegister(0x0E, 0x5A); // ADDR - 22797952 to 22798088
writeRegister(0x0F, 0x00); // ADDR - 22798102 to 22798236
writeRegister(0x10, 0x5A); // ADDR - 22798250 to 22798385
writeRegister(0x11, 0x5A); // PEER - 22798398 to 22798535
writeRegister(0x12, 0x00); // PEER - 22798547 to 22798680
writeRegister(0x13, 0x5A); // PEER - 22798694 to 22798830
writeRegister(0x14, 0x1F); // TX Length - 22798844 to 22798987
writeRegister(0x02, 0x40); // Int1Msk - 22798993 to 22799126
writeRegister(0x03, 0x00); // Int2Msk - 22799140 to 22799273
writeRegister(0x00, 0xFF); // CS0 - 22799287 to 22799423
writeRegister(0x01, 0xFF); // CS1 - 22799437 to 22799578
writeRegister(0x16, 0xC0); // FIFO CTRL - 22799592 to 22799726
writeRegister(0x40, 0x02); // TX Buffer - 22799740 to 22799873
writeRegister(0x41, 0x09); // TX Buffer - 22799884 to 22800019
writeRegister(0x42, 0xC9); // TX Buffer - 22800032 to 22800174
writeRegister(0x43, 0x00); // TX Buffer - 22800181 to 22800314
writeRegister(0x44, 0x23); // TX Buffer - 22800328 to 22800464
writeRegister(0x45, 0x01); // TX Buffer - 22800477 to 22800612
writeRegister(0x46, 0x13); // TX Buffer - 22800625 to 22800761
writeRegister(0x04, 0x07); // TX - 22800773 to 22800909
writeRegister(0x00, 0xFF); // CS0 - 22805392 to 22805533
writeRegister(0x01, 0xFF); // CS1 - 22805545 to 22805683
writeRegister(0x07, 0x1A); // Channel Selection - 22805698 to 22805836
writeRegister(0x0E, 0x5A); // ADDR - 22805851 to 22805986
writeRegister(0x0F, 0x00); // ADDR - 22806000 to 22806134
writeRegister(0x10, 0x5A); // ADDR - 22806148 to 22806283
writeRegister(0x11, 0x5A); // PEER - 22806297 to 22806432
writeRegister(0x12, 0x00); // PEER - 22806446 to 22806579
writeRegister(0x13, 0x5A); // PEER - 22806593 to 22806728
writeRegister(0x14, 0x1F); // TX Length - 22806742 to 22806879
writeRegister(0x02, 0x40); // Int1Msk - 22806891 to 22807025
writeRegister(0x03, 0x00); // Int2Msk - 22807038 to 22807172
writeRegister(0x00, 0xFF); // CS0 - 22807182 to 22807323
writeRegister(0x01, 0xFF); // CS1 - 22807335 to 22807479
writeRegister(0x16, 0xC0); // FIFO CTRL - 22807487 to 22807625
writeRegister(0x40, 0x02); // TX Buffer - 22807635 to 22807768
writeRegister(0x41, 0x09); // TX Buffer - 22807782 to 22807916
writeRegister(0x42, 0xC8); // TX Buffer - 22807930 to 22808065
writeRegister(0x43, 0x00); // TX Buffer - 22808078 to 22808212
writeRegister(0x44, 0x23); // TX Buffer - 22808226 to 22808362
writeRegister(0x45, 0x01); // TX Buffer - 22808374 to 22808510
writeRegister(0x46, 0x13); // TX Buffer - 22808522 to 22808659
writeRegister(0x04, 0x07); // TX - 22808671 to 22808807
writeRegister(0x00, 0xFF); // CS0 - 22813429 to 22813567
writeRegister(0x01, 0xFF); // CS1 - 22813579 to 22813719
writeRegister(0x07, 0x1A); // Channel Selection - 22813735 to 22813870
writeRegister(0x0E, 0x5A); // ADDR - 22813885 to 22814024
writeRegister(0x0F, 0x00); // ADDR - 22814034 to 22814172
writeRegister(0x10, 0x5A); // ADDR - 22814182 to 22814320
writeRegister(0x11, 0x5A); // PEER - 22814331 to 22814469
writeRegister(0x12, 0x00); // PEER - 22814480 to 22814613
writeRegister(0x13, 0x5A); // PEER - 22814627 to 22814766
writeRegister(0x14, 0x1F); // TX Length - 22814776 to 22814915
writeRegister(0x02, 0x40); // Int1Msk - 22814929 to 22815062
writeRegister(0x03, 0x00); // Int2Msk - 22815072 to 22815206
writeRegister(0x00, 0xFF); // CS0 - 22815219 to 22815363
writeRegister(0x01, 0xFF); // CS1 - 22815369 to 22815509
writeRegister(0x16, 0xC0); // FIFO CTRL - 22815524 to 22815659
writeRegister(0x40, 0x02); // TX Buffer - 22815673 to 22815806
writeRegister(0x41, 0x09); // TX Buffer - 22815820 to 22815955
writeRegister(0x42, 0xC7); // TX Buffer - 22815964 to 22816103
writeRegister(0x43, 0x00); // TX Buffer - 22816117 to 22816251
writeRegister(0x44, 0x23); // TX Buffer - 22816261 to 22816399
writeRegister(0x45, 0x01); // TX Buffer - 22816409 to 22816547
writeRegister(0x46, 0x13); // TX Buffer - 22816557 to 22816697
writeRegister(0x04, 0x07); // TX - 22816706 to 22816845
writeRegister(0x00, 0xFF); // CS0 - 22821464 to 22821604
writeRegister(0x01, 0xFF); // CS1 - 22821618 to 22821762
writeRegister(0x07, 0x1A); // Channel Selection - 22821774 to 22821909
writeRegister(0x0E, 0x5A); // ADDR - 22821923 to 22822065
writeRegister(0x0F, 0x00); // ADDR - 22822073 to 22822207
writeRegister(0x10, 0x5A); // ADDR - 22822221 to 22822355
writeRegister(0x11, 0x5A); // PEER - 22822369 to 22822512
writeRegister(0x12, 0x00); // PEER - 22822518 to 22822651
writeRegister(0x13, 0x5A); // PEER - 22822665 to 22822801
writeRegister(0x14, 0x1F); // TX Length - 22822814 to 22822958
writeRegister(0x02, 0x40); // Int1Msk - 22822964 to 22823097
writeRegister(0x03, 0x00); // Int2Msk - 22823111 to 22823244
writeRegister(0x00, 0xFF); // CS0 - 22823258 to 22823395
writeRegister(0x01, 0xFF); // CS1 - 22823408 to 22823549
writeRegister(0x16, 0xC0); // FIFO CTRL - 22823563 to 22823697
writeRegister(0x40, 0x02); // TX Buffer - 22823711 to 22823844
writeRegister(0x41, 0x09); // TX Buffer - 22823855 to 22823996
writeRegister(0x42, 0xC6); // TX Buffer - 22824003 to 22824141
writeRegister(0x43, 0x00); // TX Buffer - 22824151 to 22824285
writeRegister(0x44, 0x23); // TX Buffer - 22824299 to 22824435
writeRegister(0x45, 0x01); // TX Buffer - 22824447 to 22824583
writeRegister(0x46, 0x13); // TX Buffer - 22824595 to 22824732
writeRegister(0x04, 0x07); // TX - 22824744 to 22824880
writeRegister(0x00, 0xFF); // CS0 - 22829502 to 22829642
writeRegister(0x01, 0xFF); // CS1 - 22829652 to 22829792
writeRegister(0x07, 0x1A); // Channel Selection - 22829808 to 22829947
writeRegister(0x0E, 0x5A); // ADDR - 22829961 to 22830097
writeRegister(0x0F, 0x00); // ADDR - 22830111 to 22830245
writeRegister(0x10, 0x5A); // ADDR - 22830259 to 22830393
writeRegister(0x11, 0x5A); // PEER - 22830407 to 22830542
writeRegister(0x12, 0x00); // PEER - 22830556 to 22830689
writeRegister(0x13, 0x5A); // PEER - 22830700 to 22830839
writeRegister(0x14, 0x1F); // TX Length - 22830852 to 22830988
writeRegister(0x02, 0x40); // Int1Msk - 22831002 to 22831135
writeRegister(0x03, 0x00); // Int2Msk - 22831149 to 22831282
writeRegister(0x00, 0xFF); // CS0 - 22831292 to 22831433
writeRegister(0x01, 0xFF); // CS1 - 22831446 to 22831582
writeRegister(0x16, 0xC0); // FIFO CTRL - 22831597 to 22831735
writeRegister(0x40, 0x02); // TX Buffer - 22831746 to 22831879
writeRegister(0x41, 0x09); // TX Buffer - 22831893 to 22832028
writeRegister(0x42, 0xC5); // TX Buffer - 22832040 to 22832177
writeRegister(0x43, 0x00); // TX Buffer - 22832189 to 22832323
writeRegister(0x44, 0x23); // TX Buffer - 22832337 to 22832473
writeRegister(0x45, 0x01); // TX Buffer - 22832485 to 22832621
writeRegister(0x46, 0x13); // TX Buffer - 22832633 to 22832770
writeRegister(0x04, 0x07); // TX - 22832782 to 22832916
writeRegister(0x00, 0xFF); // CS0 - 22837401 to 22837544
writeRegister(0x01, 0xFF); // CS1 - 22837551 to 22837692
writeRegister(0x07, 0x1A); // Channel Selection - 22837706 to 22837845
writeRegister(0x0E, 0x5A); // ADDR - 22837856 to 22837995
writeRegister(0x0F, 0x00); // ADDR - 22838009 to 22838143
writeRegister(0x10, 0x5A); // ADDR - 22838153 to 22838292
writeRegister(0x11, 0x5A); // PEER - 22838302 to 22838441
writeRegister(0x12, 0x00); // PEER - 22838454 to 22838589
writeRegister(0x13, 0x5A); // PEER - 22838598 to 22838737
writeRegister(0x14, 0x1F); // TX Length - 22838747 to 22838886
writeRegister(0x02, 0x40); // Int1Msk - 22838900 to 22839033
writeRegister(0x03, 0x00); // Int2Msk - 22839044 to 22839177
writeRegister(0x00, 0xFF); // CS0 - 22839191 to 22839330
writeRegister(0x01, 0xFF); // CS1 - 22839341 to 22839482
writeRegister(0x16, 0xC0); // FIFO CTRL - 22839495 to 22839630
writeRegister(0x40, 0x02); // TX Buffer - 22839644 to 22839777
writeRegister(0x41, 0x09); // TX Buffer - 22839791 to 22839925
writeRegister(0x42, 0xC4); // TX Buffer - 22839939 to 22840075
writeRegister(0x43, 0x00); // TX Buffer - 22840087 to 22840221
writeRegister(0x44, 0x23); // TX Buffer - 22840231 to 22840369
writeRegister(0x45, 0x01); // TX Buffer - 22840380 to 22840521
writeRegister(0x46, 0x13); // TX Buffer - 22840528 to 22840666
writeRegister(0x04, 0x07); // TX - 22840677 to 22840818
writeRegister(0x00, 0xFF); // CS0 - 22845435 to 22845574
writeRegister(0x01, 0xFF); // CS1 - 22845588 to 22845732
writeRegister(0x07, 0x1A); // Channel Selection - 22845744 to 22845879
writeRegister(0x0E, 0x5A); // ADDR - 22845894 to 22846029
writeRegister(0x0F, 0x00); // ADDR - 22846043 to 22846177
writeRegister(0x10, 0x5A); // ADDR - 22846191 to 22846326
writeRegister(0x11, 0x5A); // PEER - 22846339 to 22846475
writeRegister(0x12, 0x00); // PEER - 22846488 to 22846622
writeRegister(0x13, 0x5A); // PEER - 22846635 to 22846771
writeRegister(0x14, 0x1F); // TX Length - 22846785 to 22846928
writeRegister(0x02, 0x40); // Int1Msk - 22846934 to 22847067
writeRegister(0x03, 0x00); // Int2Msk - 22847081 to 22847214
writeRegister(0x00, 0xFF); // CS0 - 22847228 to 22847364
writeRegister(0x01, 0xFF); // CS1 - 22847378 to 22847518
writeRegister(0x16, 0xC0); // FIFO CTRL - 22847533 to 22847668
writeRegister(0x40, 0x02); // TX Buffer - 22847681 to 22847815
writeRegister(0x41, 0x09); // TX Buffer - 22847825 to 22847959
writeRegister(0x42, 0xC3); // TX Buffer - 22847973 to 22848115
writeRegister(0x43, 0x00); // TX Buffer - 22848122 to 22848257
writeRegister(0x44, 0x23); // TX Buffer - 22848269 to 22848405
writeRegister(0x45, 0x01); // TX Buffer - 22848418 to 22848553
writeRegister(0x46, 0x13); // TX Buffer - 22848566 to 22848702
writeRegister(0x04, 0x07); // TX - 22848715 to 22848850
writeRegister(0x00, 0xFF); // CS0 - 22853473 to 22853612
writeRegister(0x01, 0xFF); // CS1 - 22853623 to 22853764
writeRegister(0x07, 0x1A); // Channel Selection - 22853778 to 22853917
writeRegister(0x0E, 0x5A); // ADDR - 22853928 to 22854067
writeRegister(0x0F, 0x00); // ADDR - 22854081 to 22854215
writeRegister(0x10, 0x5A); // ADDR - 22854229 to 22854364
writeRegister(0x11, 0x5A); // PEER - 22854377 to 22854513
writeRegister(0x12, 0x00); // PEER - 22854526 to 22854660
writeRegister(0x13, 0x5A); // PEER - 22854670 to 22854809
writeRegister(0x14, 0x1F); // TX Length - 22854823 to 22854958
writeRegister(0x02, 0x40); // Int1Msk - 22854972 to 22855105
writeRegister(0x03, 0x00); // Int2Msk - 22855116 to 22855255
writeRegister(0x00, 0xFF); // CS0 - 22855263 to 22855402
writeRegister(0x01, 0xFF); // CS1 - 22855413 to 22855554
writeRegister(0x16, 0xC0); // FIFO CTRL - 22855567 to 22855710
writeRegister(0x40, 0x02); // TX Buffer - 22855716 to 22855849
writeRegister(0x41, 0x09); // TX Buffer - 22855863 to 22855997
writeRegister(0x42, 0xC2); // TX Buffer - 22856011 to 22856147
writeRegister(0x43, 0x00); // TX Buffer - 22856159 to 22856293
writeRegister(0x44, 0x23); // TX Buffer - 22856303 to 22856441
writeRegister(0x45, 0x01); // TX Buffer - 22856452 to 22856589
writeRegister(0x46, 0x13); // TX Buffer - 22856600 to 22856738
writeRegister(0x04, 0x07); // TX - 22856749 to 22856886
writeRegister(0x00, 0xFF); // CS0 - 22861507 to 22861646
writeRegister(0x01, 0xFF); // CS1 - 22861660 to 22861804
writeRegister(0x07, 0x1A); // Channel Selection - 22861816 to 22861951
writeRegister(0x0E, 0x5A); // ADDR - 22861966 to 22862105
writeRegister(0x0F, 0x00); // ADDR - 22862115 to 22862249
writeRegister(0x10, 0x5A); // ADDR - 22862263 to 22862398
writeRegister(0x11, 0x5A); // PEER - 22862411 to 22862550
writeRegister(0x12, 0x00); // PEER - 22862560 to 22862694
writeRegister(0x13, 0x5A); // PEER - 22862707 to 22862843
writeRegister(0x14, 0x1F); // TX Length - 22862857 to 22862997
writeRegister(0x02, 0x40); // Int1Msk - 22863006 to 22863139
writeRegister(0x03, 0x00); // Int2Msk - 22863153 to 22863286
writeRegister(0x00, 0xFF); // CS0 - 22863300 to 22863436
writeRegister(0x01, 0xFF); // CS1 - 22863450 to 22863590
writeRegister(0x16, 0xC0); // FIFO CTRL - 22863605 to 22863740
writeRegister(0x40, 0x02); // TX Buffer - 22863753 to 22863887
writeRegister(0x41, 0x09); // TX Buffer - 22863897 to 22864039
writeRegister(0x42, 0xC1); // TX Buffer - 22864045 to 22864187
writeRegister(0x43, 0x00); // TX Buffer - 22864193 to 22864327
writeRegister(0x44, 0x23); // TX Buffer - 22864341 to 22864475
writeRegister(0x45, 0x01); // TX Buffer - 22864489 to 22864623
writeRegister(0x46, 0x13); // TX Buffer - 22864637 to 22864772
writeRegister(0x04, 0x07); // TX - 22864786 to 22864920
writeRegister(0x00, 0xFF); // CS0 - 22869405 to 22869544
writeRegister(0x01, 0xFF); // CS1 - 22869558 to 22869696
writeRegister(0x07, 0x1A); // Channel Selection - 22869710 to 22869849
writeRegister(0x0E, 0x5A); // ADDR - 22869863 to 22869999
writeRegister(0x0F, 0x00); // ADDR - 22870013 to 22870147
writeRegister(0x10, 0x5A); // ADDR - 22870161 to 22870297
writeRegister(0x11, 0x5A); // PEER - 22870309 to 22870444
writeRegister(0x12, 0x00); // PEER - 22870458 to 22870591
writeRegister(0x13, 0x5A); // PEER - 22870605 to 22870741
writeRegister(0x14, 0x1F); // TX Length - 22870755 to 22870890
writeRegister(0x02, 0x40); // Int1Msk - 22870904 to 22871037
writeRegister(0x03, 0x00); // Int2Msk - 22871051 to 22871184
writeRegister(0x00, 0xFF); // CS0 - 22871195 to 22871334
writeRegister(0x01, 0xFF); // CS1 - 22871348 to 22871492
writeRegister(0x16, 0xC0); // FIFO CTRL - 22871499 to 22871637
writeRegister(0x40, 0x02); // TX Buffer - 22871648 to 22871781
writeRegister(0x41, 0x09); // TX Buffer - 22871795 to 22871930
writeRegister(0x42, 0xC0); // TX Buffer - 22871943 to 22872077
writeRegister(0x43, 0x00); // TX Buffer - 22872091 to 22872224
writeRegister(0x44, 0x23); // TX Buffer - 22872238 to 22872374
writeRegister(0x45, 0x01); // TX Buffer - 22872387 to 22872522
writeRegister(0x46, 0x13); // TX Buffer - 22872531 to 22872671
writeRegister(0x04, 0x07); // TX - 22872683 to 22872819
writeRegister(0x00, 0xFF); // CS0 - 22877442 to 22877579
writeRegister(0x01, 0xFF); // CS1 - 22877592 to 22877733
writeRegister(0x07, 0x1A); // Channel Selection - 22877747 to 22877884
writeRegister(0x0E, 0x5A); // ADDR - 22877897 to 22878036
writeRegister(0x0F, 0x00); // ADDR - 22878046 to 22878184
writeRegister(0x10, 0x5A); // ADDR - 22878194 to 22878332
writeRegister(0x11, 0x5A); // PEER - 22878343 to 22878481
writeRegister(0x12, 0x00); // PEER - 22878492 to 22878625
writeRegister(0x13, 0x5A); // PEER - 22878639 to 22878778
writeRegister(0x14, 0x1F); // TX Length - 22878788 to 22878927
writeRegister(0x02, 0x40); // Int1Msk - 22878938 to 22879071
writeRegister(0x03, 0x00); // Int2Msk - 22879085 to 22879218
writeRegister(0x00, 0xFF); // CS0 - 22879232 to 22879369
writeRegister(0x01, 0xFF); // CS1 - 22879381 to 22879523
writeRegister(0x16, 0xC0); // FIFO CTRL - 22879536 to 22879671
writeRegister(0x40, 0x02); // TX Buffer - 22879685 to 22879818
writeRegister(0x41, 0x09); // TX Buffer - 22879828 to 22879967
writeRegister(0x42, 0xBF); // TX Buffer - 22879976 to 22880116
writeRegister(0x43, 0x00); // TX Buffer - 22880130 to 22880264
writeRegister(0x44, 0x23); // TX Buffer - 22880278 to 22880412
writeRegister(0x45, 0x01); // TX Buffer - 22880426 to 22880560
writeRegister(0x46, 0x13); // TX Buffer - 22880571 to 22880709
writeRegister(0x04, 0x07); // TX - 22880723 to 22880857
writeRegister(0x00, 0xFF); // CS0 - 22885481 to 22885617
writeRegister(0x01, 0xFF); // CS1 - 22885631 to 22885772
writeRegister(0x07, 0x1A); // Channel Selection - 22885787 to 22885922
writeRegister(0x0E, 0x5A); // ADDR - 22885936 to 22886077
writeRegister(0x0F, 0x00); // ADDR - 22886086 to 22886226
writeRegister(0x10, 0x5A); // ADDR - 22886234 to 22886376
writeRegister(0x11, 0x5A); // PEER - 22886382 to 22886521
writeRegister(0x12, 0x00); // PEER - 22886531 to 22886664
writeRegister(0x13, 0x5A); // PEER - 22886678 to 22886820
writeRegister(0x14, 0x1F); // TX Length - 22886828 to 22886968
writeRegister(0x02, 0x40); // Int1Msk - 22886977 to 22887110
writeRegister(0x03, 0x00); // Int2Msk - 22887124 to 22887257
writeRegister(0x00, 0xFF); // CS0 - 22887271 to 22887407
writeRegister(0x01, 0xFF); // CS1 - 22887421 to 22887562
writeRegister(0x16, 0xC0); // FIFO CTRL - 22887576 to 22887710
writeRegister(0x40, 0x02); // TX Buffer - 22887724 to 22887857
writeRegister(0x41, 0x09); // TX Buffer - 22887868 to 22888009
writeRegister(0x42, 0xBE); // TX Buffer - 22888016 to 22888155
writeRegister(0x43, 0x00); // TX Buffer - 22888169 to 22888303
writeRegister(0x44, 0x23); // TX Buffer - 22888313 to 22888451
writeRegister(0x45, 0x01); // TX Buffer - 22888461 to 22888603
writeRegister(0x46, 0x13); // TX Buffer - 22888609 to 22888748
writeRegister(0x04, 0x07); // TX - 22888758 to 22888900
writeRegister(0x00, 0xFF); // CS0 - 22893517 to 22893656
writeRegister(0x01, 0xFF); // CS1 - 22893670 to 22893814
writeRegister(0x07, 0x1A); // Channel Selection - 22893826 to 22893961
writeRegister(0x0E, 0x5A); // ADDR - 22893975 to 22894111
writeRegister(0x0F, 0x00); // ADDR - 22894125 to 22894259
writeRegister(0x10, 0x5A); // ADDR - 22894273 to 22894407
writeRegister(0x11, 0x5A); // PEER - 22894421 to 22894556
writeRegister(0x12, 0x00); // PEER - 22894570 to 22894703
writeRegister(0x13, 0x5A); // PEER - 22894717 to 22894853
writeRegister(0x14, 0x1F); // TX Length - 22894867 to 22895010
writeRegister(0x02, 0x40); // Int1Msk - 22895016 to 22895149
writeRegister(0x03, 0x00); // Int2Msk - 22895163 to 22895296
writeRegister(0x00, 0xFF); // CS0 - 22895310 to 22895446
writeRegister(0x01, 0xFF); // CS1 - 22895460 to 22895601
writeRegister(0x16, 0xC0); // FIFO CTRL - 22895615 to 22895749
writeRegister(0x40, 0x02); // TX Buffer - 22895763 to 22895896
writeRegister(0x41, 0x09); // TX Buffer - 22895907 to 22896042
writeRegister(0x42, 0xBD); // TX Buffer - 22896055 to 22896194
writeRegister(0x43, 0x00); // TX Buffer - 22896205 to 22896342
writeRegister(0x44, 0x23); // TX Buffer - 22896352 to 22896494
writeRegister(0x45, 0x01); // TX Buffer - 22896500 to 22896636
writeRegister(0x46, 0x13); // TX Buffer - 22896648 to 22896791
writeRegister(0x04, 0x07); // TX - 22896797 to 22896933
writeRegister(0x00, 0xFF); // CS0 - 22901416 to 22901555
writeRegister(0x01, 0xFF); // CS1 - 22901569 to 22901713
writeRegister(0x07, 0x1A); // Channel Selection - 22901725 to 22901860
writeRegister(0x0E, 0x5A); // ADDR - 22901875 to 22902018
writeRegister(0x0F, 0x00); // ADDR - 22902024 to 22902158
writeRegister(0x10, 0x5A); // ADDR - 22902172 to 22902307
writeRegister(0x11, 0x5A); // PEER - 22902320 to 22902462
writeRegister(0x12, 0x00); // PEER - 22902469 to 22902603
writeRegister(0x13, 0x5A); // PEER - 22902616 to 22902752
writeRegister(0x14, 0x1F); // TX Length - 22902766 to 22902909
writeRegister(0x02, 0x40); // Int1Msk - 22902915 to 22903048
writeRegister(0x03, 0x00); // Int2Msk - 22903062 to 22903195
writeRegister(0x00, 0xFF); // CS0 - 22903209 to 22903345
writeRegister(0x01, 0xFF); // CS1 - 22903359 to 22903499
writeRegister(0x16, 0xC0); // FIFO CTRL - 22903514 to 22903649
writeRegister(0x40, 0x02); // TX Buffer - 22903662 to 22903796
writeRegister(0x41, 0x09); // TX Buffer - 22903806 to 22903948
writeRegister(0x42, 0xBC); // TX Buffer - 22903954 to 22904093
writeRegister(0x43, 0x00); // TX Buffer - 22904103 to 22904243
writeRegister(0x44, 0x23); // TX Buffer - 22904251 to 22904393
writeRegister(0x45, 0x01); // TX Buffer - 22904399 to 22904533
writeRegister(0x46, 0x13); // TX Buffer - 22904547 to 22904690
writeRegister(0x04, 0x07); // TX - 22904696 to 22904830
writeRegister(0x00, 0xFF); // CS0 - 22909454 to 22909595
writeRegister(0x01, 0xFF); // CS1 - 22909604 to 22909744
writeRegister(0x07, 0x1A); // Channel Selection - 22909760 to 22909899
writeRegister(0x0E, 0x5A); // ADDR - 22909913 to 22910049
writeRegister(0x0F, 0x00); // ADDR - 22910062 to 22910197
writeRegister(0x10, 0x5A); // ADDR - 22910210 to 22910345
writeRegister(0x11, 0x5A); // PEER - 22910359 to 22910494
writeRegister(0x12, 0x00); // PEER - 22910508 to 22910641
writeRegister(0x13, 0x5A); // PEER - 22910655 to 22910792
writeRegister(0x14, 0x1F); // TX Length - 22910804 to 22910941
writeRegister(0x02, 0x40); // Int1Msk - 22910954 to 22911087
writeRegister(0x03, 0x00); // Int2Msk - 22911101 to 22911234
writeRegister(0x00, 0xFF); // CS0 - 22911244 to 22911385
writeRegister(0x01, 0xFF); // CS1 - 22911398 to 22911534
writeRegister(0x16, 0xC0); // FIFO CTRL - 22911549 to 22911687
writeRegister(0x40, 0x02); // TX Buffer - 22911697 to 22911831
writeRegister(0x41, 0x09); // TX Buffer - 22911844 to 22911980
writeRegister(0x42, 0xBB); // TX Buffer - 22911992 to 22912136
writeRegister(0x43, 0x00); // TX Buffer - 22912142 to 22912276
writeRegister(0x44, 0x23); // TX Buffer - 22912290 to 22912424
writeRegister(0x45, 0x01); // TX Buffer - 22912438 to 22912572
writeRegister(0x46, 0x13); // TX Buffer - 22912586 to 22912721
writeRegister(0x04, 0x07); // TX - 22912735 to 22912869
writeRegister(0x00, 0xFF); // CS0 - 22917493 to 22917634
writeRegister(0x01, 0xFF); // CS1 - 22917643 to 22917783
writeRegister(0x07, 0x1A); // Channel Selection - 22917799 to 22917939
writeRegister(0x0E, 0x5A); // ADDR - 22917949 to 22918088
writeRegister(0x0F, 0x00); // ADDR - 22918101 to 22918236
writeRegister(0x10, 0x5A); // ADDR - 22918249 to 22918384
writeRegister(0x11, 0x5A); // PEER - 22918398 to 22918533
writeRegister(0x12, 0x00); // PEER - 22918547 to 22918680
writeRegister(0x13, 0x5A); // PEER - 22918690 to 22918829
writeRegister(0x14, 0x1F); // TX Length - 22918843 to 22918980
writeRegister(0x02, 0x40); // Int1Msk - 22918993 to 22919126
writeRegister(0x03, 0x00); // Int2Msk - 22919136 to 22919277
writeRegister(0x00, 0xFF); // CS0 - 22919283 to 22919424
writeRegister(0x01, 0xFF); // CS1 - 22919433 to 22919573
writeRegister(0x16, 0xC0); // FIFO CTRL - 22919588 to 22919729
writeRegister(0x40, 0x02); // TX Buffer - 22919736 to 22919870
writeRegister(0x41, 0x09); // TX Buffer - 22919883 to 22920019
writeRegister(0x42, 0xBA); // TX Buffer - 22920031 to 22920167
writeRegister(0x43, 0x00); // TX Buffer - 22920181 to 22920314
writeRegister(0x44, 0x23); // TX Buffer - 22920328 to 22920464
writeRegister(0x45, 0x01); // TX Buffer - 22920477 to 22920612
writeRegister(0x46, 0x13); // TX Buffer - 22920625 to 22920761
writeRegister(0x04, 0x07); // TX - 22920773 to 22920909
writeRegister(0x00, 0xFF); // CS0 - 22925532 to 22925669
writeRegister(0x01, 0xFF); // CS1 - 22925682 to 22925823
writeRegister(0x07, 0x1A); // Channel Selection - 22925837 to 22925973
writeRegister(0x0E, 0x5A); // ADDR - 22925987 to 22926126
writeRegister(0x0F, 0x00); // ADDR - 22926136 to 22926274
writeRegister(0x10, 0x5A); // ADDR - 22926284 to 22926424
writeRegister(0x11, 0x5A); // PEER - 22926433 to 22926571
writeRegister(0x12, 0x00); // PEER - 22926582 to 22926715
writeRegister(0x13, 0x5A); // PEER - 22926729 to 22926868
writeRegister(0x14, 0x1F); // TX Length - 22926878 to 22927017
writeRegister(0x02, 0x40); // Int1Msk - 22927031 to 22927164
writeRegister(0x03, 0x00); // Int2Msk - 22927175 to 22927308
writeRegister(0x00, 0xFF); // CS0 - 22927322 to 22927465
writeRegister(0x01, 0xFF); // CS1 - 22927472 to 22927613
writeRegister(0x16, 0xC0); // FIFO CTRL - 22927626 to 22927761
writeRegister(0x40, 0x02); // TX Buffer - 22927775 to 22927908
writeRegister(0x41, 0x09); // TX Buffer - 22927922 to 22928057
writeRegister(0x42, 0xB9); // TX Buffer - 22928066 to 22928205
writeRegister(0x43, 0x00); // TX Buffer - 22928219 to 22928353
writeRegister(0x44, 0x23); // TX Buffer - 22928363 to 22928501
writeRegister(0x45, 0x01); // TX Buffer - 22928512 to 22928649
writeRegister(0x46, 0x13); // TX Buffer - 22928660 to 22928798
writeRegister(0x04, 0x07); // TX - 22928809 to 22928946
writeRegister(0x00, 0xFF); // CS0 - 22933430 to 22933568
writeRegister(0x01, 0xFF); // CS1 - 22933580 to 22933720
writeRegister(0x07, 0x1A); // Channel Selection - 22933736 to 22933871
writeRegister(0x0E, 0x5A); // ADDR - 22933886 to 22934025
writeRegister(0x0F, 0x00); // ADDR - 22934035 to 22934173
writeRegister(0x10, 0x5A); // ADDR - 22934183 to 22934321
writeRegister(0x11, 0x5A); // PEER - 22934332 to 22934470
writeRegister(0x12, 0x00); // PEER - 22934481 to 22934614
writeRegister(0x13, 0x5A); // PEER - 22934628 to 22934767
writeRegister(0x14, 0x1F); // TX Length - 22934777 to 22934916
writeRegister(0x02, 0x40); // Int1Msk - 22934926 to 22935066
writeRegister(0x03, 0x00); // Int2Msk - 22935073 to 22935207
writeRegister(0x00, 0xFF); // CS0 - 22935220 to 22935364
writeRegister(0x01, 0xFF); // CS1 - 22935370 to 22935510
writeRegister(0x16, 0xC0); // FIFO CTRL - 22935525 to 22935660
writeRegister(0x40, 0x02); // TX Buffer - 22935674 to 22935807
writeRegister(0x41, 0x09); // TX Buffer - 22935817 to 22935956
writeRegister(0x42, 0xB8); // TX Buffer - 22935965 to 22936104
writeRegister(0x43, 0x00); // TX Buffer - 22936114 to 22936251
writeRegister(0x44, 0x23); // TX Buffer - 22936261 to 22936404
writeRegister(0x45, 0x01); // TX Buffer - 22936410 to 22936552
writeRegister(0x46, 0x13); // TX Buffer - 22936558 to 22936701
writeRegister(0x04, 0x07); // TX - 22936707 to 22936847
writeRegister(0x00, 0xFF); // CS0 - 22941465 to 22941606
writeRegister(0x01, 0xFF); // CS1 - 22941618 to 22941756
writeRegister(0x07, 0x1A); // Channel Selection - 22941771 to 22941909
writeRegister(0x0E, 0x5A); // ADDR - 22941924 to 22942059
writeRegister(0x0F, 0x00); // ADDR - 22942073 to 22942207
writeRegister(0x10, 0x5A); // ADDR - 22942221 to 22942356
writeRegister(0x11, 0x5A); // PEER - 22942370 to 22942505
writeRegister(0x12, 0x00); // PEER - 22942519 to 22942652
writeRegister(0x13, 0x5A); // PEER - 22942666 to 22942801
writeRegister(0x14, 0x1F); // TX Length - 22942815 to 22942952
writeRegister(0x02, 0x40); // Int1Msk - 22942964 to 22943098
writeRegister(0x03, 0x00); // Int2Msk - 22943111 to 22943245
writeRegister(0x00, 0xFF); // CS0 - 22943255 to 22943396
writeRegister(0x01, 0xFF); // CS1 - 22943408 to 22943552
writeRegister(0x16, 0xC0); // FIFO CTRL - 22943560 to 22943698
writeRegister(0x40, 0x02); // TX Buffer - 22943708 to 22943841
writeRegister(0x41, 0x09); // TX Buffer - 22943855 to 22943989
writeRegister(0x42, 0xB7); // TX Buffer - 22944003 to 22944144
writeRegister(0x43, 0x00); // TX Buffer - 22944153 to 22944287
writeRegister(0x44, 0x23); // TX Buffer - 22944300 to 22944435
writeRegister(0x45, 0x01); // TX Buffer - 22944449 to 22944583
writeRegister(0x46, 0x13); // TX Buffer - 22944597 to 22944733
writeRegister(0x04, 0x07); // TX - 22944746 to 22944881
writeRegister(0x00, 0xFF); // CS0 - 22949504 to 22949645
writeRegister(0x01, 0xFF); // CS1 - 22949654 to 22949795
writeRegister(0x07, 0x1A); // Channel Selection - 22949810 to 22949948
writeRegister(0x0E, 0x5A); // ADDR - 22949963 to 22950098
writeRegister(0x0F, 0x00); // ADDR - 22950112 to 22950246
writeRegister(0x10, 0x5A); // ADDR - 22950260 to 22950395
writeRegister(0x11, 0x5A); // PEER - 22950409 to 22950544
writeRegister(0x12, 0x00); // PEER - 22950557 to 22950691
writeRegister(0x13, 0x5A); // PEER - 22950701 to 22950840
writeRegister(0x14, 0x1F); // TX Length - 22950854 to 22950991
writeRegister(0x02, 0x40); // Int1Msk - 22951003 to 22951137
writeRegister(0x03, 0x00); // Int2Msk - 22951150 to 22951285
writeRegister(0x00, 0xFF); // CS0 - 22951294 to 22951433
writeRegister(0x01, 0xFF); // CS1 - 22951447 to 22951585
writeRegister(0x16, 0xC0); // FIFO CTRL - 22951599 to 22951737
writeRegister(0x40, 0x02); // TX Buffer - 22951747 to 22951880
writeRegister(0x41, 0x09); // TX Buffer - 22951894 to 22952028
writeRegister(0x42, 0xB6); // TX Buffer - 22952042 to 22952178
writeRegister(0x43, 0x00); // TX Buffer - 22952191 to 22952325
writeRegister(0x44, 0x23); // TX Buffer - 22952339 to 22952475
writeRegister(0x45, 0x01); // TX Buffer - 22952487 to 22952623
writeRegister(0x46, 0x13); // TX Buffer - 22952635 to 22952770
writeRegister(0x04, 0x07); // TX - 22952784 to 22952918
writeRegister(0x00, 0xFF); // CS0 - 22957403 to 22957542
writeRegister(0x01, 0xFF); // CS1 - 22957553 to 22957694
writeRegister(0x07, 0x1A); // Channel Selection - 22957708 to 22957847
writeRegister(0x0E, 0x5A); // ADDR - 22957862 to 22957997
writeRegister(0x0F, 0x00); // ADDR - 22958011 to 22958145
writeRegister(0x10, 0x5A); // ADDR - 22958159 to 22958294
writeRegister(0x11, 0x5A); // PEER - 22958307 to 22958444
writeRegister(0x12, 0x00); // PEER - 22958456 to 22958591
writeRegister(0x13, 0x5A); // PEER - 22958600 to 22958739
writeRegister(0x14, 0x1F); // TX Length - 22958753 to 22958888
writeRegister(0x02, 0x40); // Int1Msk - 22958902 to 22959035
writeRegister(0x03, 0x00); // Int2Msk - 22959049 to 22959182
writeRegister(0x00, 0xFF); // CS0 - 22959193 to 22959332
writeRegister(0x01, 0xFF); // CS1 - 22959346 to 22959484
writeRegister(0x16, 0xC0); // FIFO CTRL - 22959497 to 22959637
writeRegister(0x40, 0x02); // TX Buffer - 22959646 to 22959779
writeRegister(0x41, 0x09); // TX Buffer - 22959793 to 22959928
writeRegister(0x42, 0xB5); // TX Buffer - 22959941 to 22960076
writeRegister(0x43, 0x00); // TX Buffer - 22960090 to 22960224
writeRegister(0x44, 0x23); // TX Buffer - 22960238 to 22960372
writeRegister(0x45, 0x01); // TX Buffer - 22960386 to 22960520
writeRegister(0x46, 0x13); // TX Buffer - 22960534 to 22960669
writeRegister(0x04, 0x07); // TX - 22960683 to 22960817
writeRegister(0x00, 0xFF); // CS0 - 22965441 to 22965577
writeRegister(0x01, 0xFF); // CS1 - 22965591 to 22965731
writeRegister(0x07, 0x1A); // Channel Selection - 22965747 to 22965882
writeRegister(0x0E, 0x5A); // ADDR - 22965897 to 22966036
writeRegister(0x0F, 0x00); // ADDR - 22966046 to 22966184
writeRegister(0x10, 0x5A); // ADDR - 22966194 to 22966332
writeRegister(0x11, 0x5A); // PEER - 22966342 to 22966481
writeRegister(0x12, 0x00); // PEER - 22966491 to 22966631
writeRegister(0x13, 0x5A); // PEER - 22966638 to 22966777
writeRegister(0x14, 0x1F); // TX Length - 22966788 to 22966928
writeRegister(0x02, 0x40); // Int1Msk - 22966941 to 22967074
writeRegister(0x03, 0x00); // Int2Msk - 22967084 to 22967217
writeRegister(0x00, 0xFF); // CS0 - 22967231 to 22967375
writeRegister(0x01, 0xFF); // CS1 - 22967381 to 22967521
writeRegister(0x16, 0xC0); // FIFO CTRL - 22967536 to 22967672
writeRegister(0x40, 0x02); // TX Buffer - 22967684 to 22967819
writeRegister(0x41, 0x09); // TX Buffer - 22967831 to 22967965
writeRegister(0x42, 0xB4); // TX Buffer - 22967976 to 22968114
writeRegister(0x43, 0x00); // TX Buffer - 22968128 to 22968262
writeRegister(0x44, 0x23); // TX Buffer - 22968272 to 22968410
writeRegister(0x45, 0x01); // TX Buffer - 22968421 to 22968562
writeRegister(0x46, 0x13); // TX Buffer - 22968569 to 22968707
writeRegister(0x04, 0x07); // TX - 22968718 to 22968859
writeRegister(0x00, 0xFF); // CS0 - 22973476 to 22973615
writeRegister(0x01, 0xFF); // CS1 - 22973629 to 22973773
writeRegister(0x07, 0x1A); // Channel Selection - 22973785 to 22973920
writeRegister(0x0E, 0x5A); // ADDR - 22973934 to 22974070
writeRegister(0x0F, 0x00); // ADDR - 22974084 to 22974218
writeRegister(0x10, 0x5A); // ADDR - 22974232 to 22974367
writeRegister(0x11, 0x5A); // PEER - 22974380 to 22974517
writeRegister(0x12, 0x00); // PEER - 22974529 to 22974664
writeRegister(0x13, 0x5A); // PEER - 22974676 to 22974812
writeRegister(0x14, 0x1F); // TX Length - 22974826 to 22974969
writeRegister(0x02, 0x40); // Int1Msk - 22974975 to 22975108
writeRegister(0x03, 0x00); // Int2Msk - 22975122 to 22975255
writeRegister(0x00, 0xFF); // CS0 - 22975269 to 22975405
writeRegister(0x01, 0xFF); // CS1 - 22975419 to 22975559
writeRegister(0x16, 0xC0); // FIFO CTRL - 22975574 to 22975708
writeRegister(0x40, 0x02); // TX Buffer - 22975722 to 22975855
writeRegister(0x41, 0x09); // TX Buffer - 22975866 to 22976001
writeRegister(0x42, 0xB3); // TX Buffer - 22976014 to 22976154
writeRegister(0x43, 0x00); // TX Buffer - 22976163 to 22976297
writeRegister(0x44, 0x23); // TX Buffer - 22976311 to 22976445
writeRegister(0x45, 0x01); // TX Buffer - 22976459 to 22976593
writeRegister(0x46, 0x13); // TX Buffer - 22976607 to 22976742
writeRegister(0x04, 0x07); // TX - 22976756 to 22976890
writeRegister(0x00, 0xFF); // CS0 - 22981514 to 22981655
writeRegister(0x01, 0xFF); // CS1 - 22981664 to 22981804
writeRegister(0x07, 0x1A); // Channel Selection - 22981820 to 22981958
writeRegister(0x0E, 0x5A); // ADDR - 22981973 to 22982109
writeRegister(0x0F, 0x00); // ADDR - 22982122 to 22982257
writeRegister(0x10, 0x5A); // ADDR - 22982270 to 22982405
writeRegister(0x11, 0x5A); // PEER - 22982419 to 22982554
writeRegister(0x12, 0x00); // PEER - 22982568 to 22982701
writeRegister(0x13, 0x5A); // PEER - 22982711 to 22982850
writeRegister(0x14, 0x1F); // TX Length - 22982864 to 22983001
writeRegister(0x02, 0x40); // Int1Msk - 22983014 to 22983147
writeRegister(0x03, 0x00); // Int2Msk - 22983161 to 22983294
writeRegister(0x00, 0xFF); // CS0 - 22983304 to 22983445
writeRegister(0x01, 0xFF); // CS1 - 22983457 to 22983594
writeRegister(0x16, 0xC0); // FIFO CTRL - 22983609 to 22983747
writeRegister(0x40, 0x02); // TX Buffer - 22983757 to 22983892
writeRegister(0x41, 0x09); // TX Buffer - 22983904 to 22984038
writeRegister(0x42, 0xB2); // TX Buffer - 22984052 to 22984187
writeRegister(0x43, 0x00); // TX Buffer - 22984201 to 22984335
writeRegister(0x44, 0x23); // TX Buffer - 22984349 to 22984483
writeRegister(0x45, 0x01); // TX Buffer - 22984497 to 22984631
writeRegister(0x46, 0x13); // TX Buffer - 22984645 to 22984780
writeRegister(0x04, 0x07); // TX - 22984794 to 22984928
writeRegister(0x00, 0xFF); // CS0 - 22989412 to 22989556
writeRegister(0x01, 0xFF); // CS1 - 22989562 to 22989702
writeRegister(0x07, 0x1A); // Channel Selection - 22989718 to 22989857
writeRegister(0x0E, 0x5A); // ADDR - 22989868 to 22990007
writeRegister(0x0F, 0x00); // ADDR - 22990021 to 22990155
writeRegister(0x10, 0x5A); // ADDR - 22990169 to 22990303
writeRegister(0x11, 0x5A); // PEER - 22990317 to 22990452
writeRegister(0x12, 0x00); // PEER - 22990466 to 22990599
writeRegister(0x13, 0x5A); // PEER - 22990610 to 22990749
writeRegister(0x14, 0x1F); // TX Length - 22990762 to 22990898
writeRegister(0x02, 0x40); // Int1Msk - 22990912 to 22991045
writeRegister(0x03, 0x00); // Int2Msk - 22991055 to 22991189
writeRegister(0x00, 0xFF); // CS0 - 22991202 to 22991343
writeRegister(0x01, 0xFF); // CS1 - 22991352 to 22991492
writeRegister(0x16, 0xC0); // FIFO CTRL - 22991507 to 22991642
writeRegister(0x40, 0x02); // TX Buffer - 22991656 to 22991789
writeRegister(0x41, 0x09); // TX Buffer - 22991803 to 22991938
writeRegister(0x42, 0xB1); // TX Buffer - 22991951 to 22992087
writeRegister(0x43, 0x00); // TX Buffer - 22992099 to 22992233
writeRegister(0x44, 0x23); // TX Buffer - 22992247 to 22992383
writeRegister(0x45, 0x01); // TX Buffer - 22992395 to 22992531
writeRegister(0x46, 0x13); // TX Buffer - 22992540 to 22992680
writeRegister(0x04, 0x07); // TX - 22992692 to 22992826
writeRegister(0x00, 0xFF); // CS0 - 22997450 to 22997588
writeRegister(0x01, 0xFF); // CS1 - 22997600 to 22997740
writeRegister(0x07, 0x1A); // Channel Selection - 22997756 to 22997891
writeRegister(0x0E, 0x5A); // ADDR - 22997906 to 22998045
writeRegister(0x0F, 0x00); // ADDR - 22998055 to 22998197
writeRegister(0x10, 0x5A); // ADDR - 22998203 to 22998344
writeRegister(0x11, 0x5A); // PEER - 22998352 to 22998490
writeRegister(0x12, 0x00); // PEER - 22998501 to 22998634
writeRegister(0x13, 0x5A); // PEER - 22998648 to 22998791
writeRegister(0x14, 0x1F); // TX Length - 22998797 to 22998936
writeRegister(0x02, 0x40); // Int1Msk - 22998946 to 22999080
writeRegister(0x03, 0x00); // Int2Msk - 22999093 to 22999227
writeRegister(0x00, 0xFF); // CS0 - 22999240 to 22999378
writeRegister(0x01, 0xFF); // CS1 - 22999390 to 22999530
writeRegister(0x16, 0xC0); // FIFO CTRL - 22999545 to 22999680
writeRegister(0x40, 0x02); // TX Buffer - 22999694 to 22999827
writeRegister(0x41, 0x09); // TX Buffer - 22999837 to 22999979
writeRegister(0x42, 0xB0); // TX Buffer - 22999985 to 23000123
writeRegister(0x43, 0x00); // TX Buffer - 23000133 to 23000267
writeRegister(0x44, 0x23); // TX Buffer - 23000281 to 23000417
writeRegister(0x45, 0x01); // TX Buffer - 23000429 to 23000565
writeRegister(0x46, 0x13); // TX Buffer - 23000577 to 23000714
writeRegister(0x04, 0x07); // TX - 23000726 to 23000862
writeRegister(0x00, 0xFF); // CS0 - 23005484 to 23005624
writeRegister(0x01, 0xFF); // CS1 - 23005634 to 23005774
writeRegister(0x07, 0x1A); // Channel Selection - 23005790 to 23005929
writeRegister(0x0E, 0x5A); // ADDR - 23005943 to 23006079
writeRegister(0x0F, 0x00); // ADDR - 23006093 to 23006227
writeRegister(0x10, 0x5A); // ADDR - 23006241 to 23006375
writeRegister(0x11, 0x5A); // PEER - 23006389 to 23006524
writeRegister(0x12, 0x00); // PEER - 23006538 to 23006671
writeRegister(0x13, 0x5A); // PEER - 23006682 to 23006821
writeRegister(0x14, 0x1F); // TX Length - 23006834 to 23006970
writeRegister(0x02, 0x40); // Int1Msk - 23006984 to 23007117
writeRegister(0x03, 0x00); // Int2Msk - 23007131 to 23007264
writeRegister(0x00, 0xFF); // CS0 - 23007274 to 23007415
writeRegister(0x01, 0xFF); // CS1 - 23007428 to 23007564
writeRegister(0x16, 0xC0); // FIFO CTRL - 23007579 to 23007717
writeRegister(0x40, 0x02); // TX Buffer - 23007728 to 23007861
writeRegister(0x41, 0x09); // TX Buffer - 23007875 to 23008010
writeRegister(0x42, 0xAF); // TX Buffer - 23008023 to 23008160
writeRegister(0x43, 0x00); // TX Buffer - 23008172 to 23008306
writeRegister(0x44, 0x23); // TX Buffer - 23008320 to 23008456
writeRegister(0x45, 0x01); // TX Buffer - 23008468 to 23008604
writeRegister(0x46, 0x13); // TX Buffer - 23008616 to 23008753
writeRegister(0x04, 0x07); // TX - 23008765 to 23008899
writeRegister(0x00, 0xFF); // CS0 - 23013523 to 23013667
writeRegister(0x01, 0xFF); // CS1 - 23013673 to 23013813
writeRegister(0x07, 0x1A); // Channel Selection - 23013829 to 23013968
writeRegister(0x0E, 0x5A); // ADDR - 23013979 to 23014118
writeRegister(0x0F, 0x00); // ADDR - 23014132 to 23014266
writeRegister(0x10, 0x5A); // ADDR - 23014276 to 23014414
writeRegister(0x11, 0x5A); // PEER - 23014425 to 23014563
writeRegister(0x12, 0x00); // PEER - 23014577 to 23014710
writeRegister(0x13, 0x5A); // PEER - 23014721 to 23014860
writeRegister(0x14, 0x1F); // TX Length - 23014870 to 23015009
writeRegister(0x02, 0x40); // Int1Msk - 23015023 to 23015156
writeRegister(0x03, 0x00); // Int2Msk - 23015166 to 23015300
writeRegister(0x00, 0xFF); // CS0 - 23015313 to 23015454
writeRegister(0x01, 0xFF); // CS1 - 23015463 to 23015603
writeRegister(0x16, 0xC0); // FIFO CTRL - 23015618 to 23015753
writeRegister(0x40, 0x02); // TX Buffer - 23015767 to 23015900
writeRegister(0x41, 0x09); // TX Buffer - 23015913 to 23016049
writeRegister(0x42, 0xAE); // TX Buffer - 23016061 to 23016197
writeRegister(0x43, 0x00); // TX Buffer - 23016211 to 23016345
writeRegister(0x44, 0x23); // TX Buffer - 23016358 to 23016493
writeRegister(0x45, 0x01); // TX Buffer - 23016507 to 23016642
writeRegister(0x46, 0x13); // TX Buffer - 23016651 to 23016791
writeRegister(0x04, 0x07); // TX - 23016804 to 23016939
writeRegister(0x00, 0xFF); // CS0 - 23021441 to 23021580
writeRegister(0x01, 0xFF); // CS1 - 23021594 to 23021738
writeRegister(0x07, 0x1A); // Channel Selection - 23021750 to 23021885
writeRegister(0x0E, 0x5A); // ADDR - 23021899 to 23022041
writeRegister(0x0F, 0x00); // ADDR - 23022049 to 23022183
writeRegister(0x10, 0x5A); // ADDR - 23022197 to 23022331
writeRegister(0x11, 0x5A); // PEER - 23022345 to 23022488
writeRegister(0x12, 0x00); // PEER - 23022494 to 23022627
writeRegister(0x13, 0x5A); // PEER - 23022641 to 23022777
writeRegister(0x14, 0x1F); // TX Length - 23022790 to 23022934
writeRegister(0x02, 0x40); // Int1Msk - 23022940 to 23023073
writeRegister(0x03, 0x00); // Int2Msk - 23023087 to 23023220
writeRegister(0x00, 0xFF); // CS0 - 23023234 to 23023370
writeRegister(0x01, 0xFF); // CS1 - 23023384 to 23023525
writeRegister(0x16, 0xC0); // FIFO CTRL - 23023539 to 23023673
writeRegister(0x40, 0x02); // TX Buffer - 23023687 to 23023820
writeRegister(0x41, 0x09); // TX Buffer - 23023831 to 23023972
writeRegister(0x42, 0xAD); // TX Buffer - 23023979 to 23024119
writeRegister(0x43, 0x00); // TX Buffer - 23024128 to 23024268
writeRegister(0x44, 0x23); // TX Buffer - 23024275 to 23024418
writeRegister(0x45, 0x01); // TX Buffer - 23024424 to 23024558
writeRegister(0x46, 0x13); // TX Buffer - 23024572 to 23024713
writeRegister(0x04, 0x07); // TX - 23024721 to 23024856
writeRegister(0x00, 0xFF); // CS0 - 23029479 to 23029620
writeRegister(0x01, 0xFF); // CS1 - 23029629 to 23029770
writeRegister(0x07, 0x1A); // Channel Selection - 23029785 to 23029923
writeRegister(0x0E, 0x5A); // ADDR - 23029938 to 23030073
writeRegister(0x0F, 0x00); // ADDR - 23030087 to 23030221
writeRegister(0x10, 0x5A); // ADDR - 23030235 to 23030370
writeRegister(0x11, 0x5A); // PEER - 23030384 to 23030519
writeRegister(0x12, 0x00); // PEER - 23030533 to 23030666
writeRegister(0x13, 0x5A); // PEER - 23030679 to 23030815
writeRegister(0x14, 0x1F); // TX Length - 23030829 to 23030966
writeRegister(0x02, 0x40); // Int1Msk - 23030978 to 23031112
writeRegister(0x03, 0x00); // Int2Msk - 23031125 to 23031259
writeRegister(0x00, 0xFF); // CS0 - 23031269 to 23031408
writeRegister(0x01, 0xFF); // CS1 - 23031422 to 23031560
writeRegister(0x16, 0xC0); // FIFO CTRL - 23031574 to 23031712
writeRegister(0x40, 0x02); // TX Buffer - 23031722 to 23031855
writeRegister(0x41, 0x09); // TX Buffer - 23031869 to 23032003
writeRegister(0x42, 0xAC); // TX Buffer - 23032017 to 23032152
writeRegister(0x43, 0x00); // TX Buffer - 23032166 to 23032300
writeRegister(0x44, 0x23); // TX Buffer - 23032313 to 23032448
writeRegister(0x45, 0x01); // TX Buffer - 23032462 to 23032596
writeRegister(0x46, 0x13); // TX Buffer - 23032610 to 23032746
writeRegister(0x04, 0x07); // TX - 23032759 to 23032894
writeRegister(0x00, 0xFF); // CS0 - 23037517 to 23037653
writeRegister(0x01, 0xFF); // CS1 - 23037667 to 23037808
writeRegister(0x07, 0x1A); // Channel Selection - 23037823 to 23037958
writeRegister(0x0E, 0x5A); // ADDR - 23037972 to 23038111
writeRegister(0x0F, 0x00); // ADDR - 23038122 to 23038259
writeRegister(0x10, 0x5A); // ADDR - 23038270 to 23038408
writeRegister(0x11, 0x5A); // PEER - 23038418 to 23038557
writeRegister(0x12, 0x00); // PEER - 23038567 to 23038708
writeRegister(0x13, 0x5A); // PEER - 23038714 to 23038853
writeRegister(0x14, 0x1F); // TX Length - 23038863 to 23039004
writeRegister(0x02, 0x40); // Int1Msk - 23039016 to 23039150
writeRegister(0x03, 0x00); // Int2Msk - 23039160 to 23039293
writeRegister(0x00, 0xFF); // CS0 - 23039307 to 23039450
writeRegister(0x01, 0xFF); // CS1 - 23039457 to 23039598
writeRegister(0x16, 0xC0); // FIFO CTRL - 23039612 to 23039746
writeRegister(0x40, 0x02); // TX Buffer - 23039760 to 23039893
writeRegister(0x41, 0x09); // TX Buffer - 23039907 to 23040041
writeRegister(0x42, 0xAB); // TX Buffer - 23040052 to 23040192
writeRegister(0x43, 0x00); // TX Buffer - 23040204 to 23040338
writeRegister(0x44, 0x23); // TX Buffer - 23040348 to 23040488
writeRegister(0x45, 0x01); // TX Buffer - 23040497 to 23040636
writeRegister(0x46, 0x13); // TX Buffer - 23040645 to 23040783
writeRegister(0x04, 0x07); // TX - 23040794 to 23040931
writeRegister(0x00, 0xFF); // CS0 - 23045416 to 23045553
writeRegister(0x01, 0xFF); // CS1 - 23045566 to 23045707
writeRegister(0x07, 0x1A); // Channel Selection - 23045721 to 23045857
writeRegister(0x0E, 0x5A); // ADDR - 23045871 to 23046010
writeRegister(0x0F, 0x00); // ADDR - 23046020 to 23046158
writeRegister(0x10, 0x5A); // ADDR - 23046168 to 23046307
writeRegister(0x11, 0x5A); // PEER - 23046317 to 23046457
writeRegister(0x12, 0x00); // PEER - 23046466 to 23046599
writeRegister(0x13, 0x5A); // PEER - 23046613 to 23046752
writeRegister(0x14, 0x1F); // TX Length - 23046762 to 23046901
writeRegister(0x02, 0x40); // Int1Msk - 23046915 to 23047048
writeRegister(0x03, 0x00); // Int2Msk - 23047059 to 23047192
writeRegister(0x00, 0xFF); // CS0 - 23047206 to 23047349
writeRegister(0x01, 0xFF); // CS1 - 23047356 to 23047497
writeRegister(0x16, 0xC0); // FIFO CTRL - 23047510 to 23047645
writeRegister(0x40, 0x02); // TX Buffer - 23047659 to 23047792
writeRegister(0x41, 0x09); // TX Buffer - 23047806 to 23047941
writeRegister(0x42, 0xAA); // TX Buffer - 23047950 to 23048089
writeRegister(0x43, 0x00); // TX Buffer - 23048103 to 23048236
writeRegister(0x44, 0x23); // TX Buffer - 23048247 to 23048386
writeRegister(0x45, 0x01); // TX Buffer - 23048395 to 23048537
writeRegister(0x46, 0x13); // TX Buffer - 23048543 to 23048683
writeRegister(0x04, 0x07); // TX - 23048692 to 23048834
writeRegister(0x00, 0xFF); // CS0 - 23053450 to 23053591
writeRegister(0x01, 0xFF); // CS1 - 23053604 to 23053740
writeRegister(0x07, 0x1A); // Channel Selection - 23053759 to 23053895
writeRegister(0x0E, 0x5A); // ADDR - 23053909 to 23054045
writeRegister(0x0F, 0x00); // ADDR - 23054058 to 23054193
writeRegister(0x10, 0x5A); // ADDR - 23054206 to 23054341
writeRegister(0x11, 0x5A); // PEER - 23054355 to 23054490
writeRegister(0x12, 0x00); // PEER - 23054504 to 23054637
writeRegister(0x13, 0x5A); // PEER - 23054651 to 23054786
writeRegister(0x14, 0x1F); // TX Length - 23054800 to 23054943
writeRegister(0x02, 0x40); // Int1Msk - 23054950 to 23055083
writeRegister(0x03, 0x00); // Int2Msk - 23055097 to 23055230
writeRegister(0x00, 0xFF); // CS0 - 23055240 to 23055381
writeRegister(0x01, 0xFF); // CS1 - 23055394 to 23055538
writeRegister(0x16, 0xC0); // FIFO CTRL - 23055545 to 23055683
writeRegister(0x40, 0x02); // TX Buffer - 23055693 to 23055833
writeRegister(0x41, 0x09); // TX Buffer - 23055840 to 23055976
writeRegister(0x42, 0xA9); // TX Buffer - 23055988 to 23056131
writeRegister(0x43, 0x00); // TX Buffer - 23056137 to 23056271
writeRegister(0x44, 0x23); // TX Buffer - 23056285 to 23056419
writeRegister(0x45, 0x01); // TX Buffer - 23056433 to 23056567
writeRegister(0x46, 0x13); // TX Buffer - 23056581 to 23056716
writeRegister(0x04, 0x07); // TX - 23056730 to 23056864
writeRegister(0x00, 0xFF); // CS0 - 23061494 to 23061632
writeRegister(0x01, 0xFF); // CS1 - 23061644 to 23061784
writeRegister(0x07, 0x1A); // Channel Selection - 23061800 to 23061935
writeRegister(0x0E, 0x5A); // ADDR - 23061950 to 23062089
writeRegister(0x0F, 0x00); // ADDR - 23062099 to 23062241
writeRegister(0x10, 0x5A); // ADDR - 23062247 to 23062388
writeRegister(0x11, 0x5A); // PEER - 23062396 to 23062534
writeRegister(0x12, 0x00); // PEER - 23062544 to 23062678
writeRegister(0x13, 0x5A); // PEER - 23062691 to 23062835
writeRegister(0x14, 0x1F); // TX Length - 23062841 to 23062981
writeRegister(0x02, 0x40); // Int1Msk - 23062990 to 23063125
writeRegister(0x03, 0x00); // Int2Msk - 23063137 to 23063272
writeRegister(0x00, 0xFF); // CS0 - 23063284 to 23063420
writeRegister(0x01, 0xFF); // CS1 - 23063434 to 23063574
writeRegister(0x16, 0xC0); // FIFO CTRL - 23063589 to 23063724
writeRegister(0x40, 0x02); // TX Buffer - 23063737 to 23063871
writeRegister(0x41, 0x09); // TX Buffer - 23063881 to 23064023
writeRegister(0x42, 0xA8); // TX Buffer - 23064029 to 23064167
writeRegister(0x43, 0x00); // TX Buffer - 23064177 to 23064311
writeRegister(0x44, 0x23); // TX Buffer - 23064325 to 23064461
writeRegister(0x45, 0x01); // TX Buffer - 23064473 to 23064609
writeRegister(0x46, 0x13); // TX Buffer - 23064621 to 23064756
writeRegister(0x04, 0x07); // TX - 23064770 to 23064904
writeRegister(0x00, 0xFF); // CS0 - 23069528 to 23069669
writeRegister(0x01, 0xFF); // CS1 - 23069678 to 23069818
writeRegister(0x07, 0x1A); // Channel Selection - 23069834 to 23069973
writeRegister(0x0E, 0x5A); // ADDR - 23069987 to 23070123
writeRegister(0x0F, 0x00); // ADDR - 23070137 to 23070271
writeRegister(0x10, 0x5A); // ADDR - 23070285 to 23070419
writeRegister(0x11, 0x5A); // PEER - 23070433 to 23070568
writeRegister(0x12, 0x00); // PEER - 23070582 to 23070715
writeRegister(0x13, 0x5A); // PEER - 23070725 to 23070865
writeRegister(0x14, 0x1F); // TX Length - 23070878 to 23071015
writeRegister(0x02, 0x40); // Int1Msk - 23071028 to 23071161
writeRegister(0x03, 0x00); // Int2Msk - 23071175 to 23071308
writeRegister(0x00, 0xFF); // CS0 - 23071318 to 23071459
writeRegister(0x01, 0xFF); // CS1 - 23071472 to 23071608
writeRegister(0x16, 0xC0); // FIFO CTRL - 23071623 to 23071761
writeRegister(0x40, 0x02); // TX Buffer - 23071771 to 23071905
writeRegister(0x41, 0x09); // TX Buffer - 23071918 to 23072054
writeRegister(0x42, 0xA7); // TX Buffer - 23072066 to 23072202
writeRegister(0x43, 0x00); // TX Buffer - 23072216 to 23072350
writeRegister(0x44, 0x23); // TX Buffer - 23072363 to 23072499
writeRegister(0x45, 0x01); // TX Buffer - 23072512 to 23072647
writeRegister(0x46, 0x13); // TX Buffer - 23072660 to 23072796
writeRegister(0x04, 0x07); // TX - 23072809 to 23072944
writeRegister(0x00, 0xFF); // CS0 - 23077427 to 23077568
writeRegister(0x01, 0xFF); // CS1 - 23077577 to 23077717
writeRegister(0x07, 0x1A); // Channel Selection - 23077733 to 23077871
writeRegister(0x0E, 0x5A); // ADDR - 23077883 to 23078022
writeRegister(0x0F, 0x00); // ADDR - 23078035 to 23078170
writeRegister(0x10, 0x5A); // ADDR - 23078183 to 23078318
writeRegister(0x11, 0x5A); // PEER - 23078332 to 23078467
writeRegister(0x12, 0x00); // PEER - 23078481 to 23078614
writeRegister(0x13, 0x5A); // PEER - 23078624 to 23078763
writeRegister(0x14, 0x1F); // TX Length - 23078777 to 23078914
writeRegister(0x02, 0x40); // Int1Msk - 23078927 to 23079060
writeRegister(0x03, 0x00); // Int2Msk - 23079070 to 23079211
writeRegister(0x00, 0xFF); // CS0 - 23079217 to 23079358
writeRegister(0x01, 0xFF); // CS1 - 23079367 to 23079507
writeRegister(0x16, 0xC0); // FIFO CTRL - 23079522 to 23079664
writeRegister(0x40, 0x02); // TX Buffer - 23079670 to 23079805
writeRegister(0x41, 0x09); // TX Buffer - 23079817 to 23079951
writeRegister(0x42, 0xA6); // TX Buffer - 23079965 to 23080100
writeRegister(0x43, 0x00); // TX Buffer - 23080114 to 23080248
writeRegister(0x44, 0x23); // TX Buffer - 23080262 to 23080396
writeRegister(0x45, 0x01); // TX Buffer - 23080410 to 23080544
writeRegister(0x46, 0x13); // TX Buffer - 23080555 to 23080693
writeRegister(0x04, 0x07); // TX - 23080707 to 23080841
writeRegister(0x00, 0xFF); // CS0 - 23085465 to 23085601
writeRegister(0x01, 0xFF); // CS1 - 23085615 to 23085755
writeRegister(0x07, 0x1A); // Channel Selection - 23085771 to 23085906
writeRegister(0x0E, 0x5A); // ADDR - 23085920 to 23086060
writeRegister(0x0F, 0x00); // ADDR - 23086070 to 23086209
writeRegister(0x10, 0x5A); // ADDR - 23086218 to 23086356
writeRegister(0x11, 0x5A); // PEER - 23086366 to 23086505
writeRegister(0x12, 0x00); // PEER - 23086515 to 23086650
writeRegister(0x13, 0x5A); // PEER - 23086662 to 23086801
writeRegister(0x14, 0x1F); // TX Length - 23086812 to 23086952
writeRegister(0x02, 0x40); // Int1Msk - 23086961 to 23087094
writeRegister(0x03, 0x00); // Int2Msk - 23087108 to 23087241
writeRegister(0x00, 0xFF); // CS0 - 23087255 to 23087391
writeRegister(0x01, 0xFF); // CS1 - 23087405 to 23087545
writeRegister(0x16, 0xC0); // FIFO CTRL - 23087560 to 23087694
writeRegister(0x40, 0x02); // TX Buffer - 23087708 to 23087841
writeRegister(0x41, 0x09); // TX Buffer - 23087852 to 23087989
writeRegister(0x42, 0xA5); // TX Buffer - 23088000 to 23088138
writeRegister(0x43, 0x00); // TX Buffer - 23088149 to 23088286
writeRegister(0x44, 0x23); // TX Buffer - 23088296 to 23088438
writeRegister(0x45, 0x01); // TX Buffer - 23088445 to 23088580
writeRegister(0x46, 0x13); // TX Buffer - 23088593 to 23088735
writeRegister(0x04, 0x07); // TX - 23088741 to 23088877
writeRegister(0x00, 0xFF); // CS0 - 23093500 to 23093639
writeRegister(0x01, 0xFF); // CS1 - 23093653 to 23093791
writeRegister(0x07, 0x1A); // Channel Selection - 23093805 to 23093944
writeRegister(0x0E, 0x5A); // ADDR - 23093958 to 23094094
writeRegister(0x0F, 0x00); // ADDR - 23094108 to 23094242
writeRegister(0x10, 0x5A); // ADDR - 23094256 to 23094392
writeRegister(0x11, 0x5A); // PEER - 23094404 to 23094539
writeRegister(0x12, 0x00); // PEER - 23094553 to 23094686
writeRegister(0x13, 0x5A); // PEER - 23094700 to 23094836
writeRegister(0x14, 0x1F); // TX Length - 23094850 to 23094985
writeRegister(0x02, 0x40); // Int1Msk - 23094999 to 23095132
writeRegister(0x03, 0x00); // Int2Msk - 23095146 to 23095279
writeRegister(0x00, 0xFF); // CS0 - 23095290 to 23095429
writeRegister(0x01, 0xFF); // CS1 - 23095443 to 23095587
writeRegister(0x16, 0xC0); // FIFO CTRL - 23095594 to 23095732
writeRegister(0x40, 0x02); // TX Buffer - 23095743 to 23095876
writeRegister(0x41, 0x09); // TX Buffer - 23095890 to 23096025
writeRegister(0x42, 0xA4); // TX Buffer - 23096038 to 23096172
writeRegister(0x43, 0x00); // TX Buffer - 23096186 to 23096320
writeRegister(0x44, 0x23); // TX Buffer - 23096334 to 23096468
writeRegister(0x45, 0x01); // TX Buffer - 23096482 to 23096616
writeRegister(0x46, 0x13); // TX Buffer - 23096630 to 23096765
writeRegister(0x04, 0x07); // TX - 23096779 to 23096913
writeRegister(0x00, 0xFF); // CS0 - 23101537 to 23101673
writeRegister(0x01, 0xFF); // CS1 - 23101687 to 23101827
writeRegister(0x07, 0x1A); // Channel Selection - 23101843 to 23101978
writeRegister(0x0E, 0x5A); // ADDR - 23101992 to 23102132
writeRegister(0x0F, 0x00); // ADDR - 23102142 to 23102280
writeRegister(0x10, 0x5A); // ADDR - 23102290 to 23102428
writeRegister(0x11, 0x5A); // PEER - 23102438 to 23102577
writeRegister(0x12, 0x00); // PEER - 23102587 to 23102722
writeRegister(0x13, 0x5A); // PEER - 23102734 to 23102873
writeRegister(0x14, 0x1F); // TX Length - 23102884 to 23103024
writeRegister(0x02, 0x40); // Int1Msk - 23103037 to 23103170
writeRegister(0x03, 0x00); // Int2Msk - 23103180 to 23103313
writeRegister(0x00, 0xFF); // CS0 - 23103327 to 23103471
writeRegister(0x01, 0xFF); // CS1 - 23103477 to 23103617
writeRegister(0x16, 0xC0); // FIFO CTRL - 23103632 to 23103766
writeRegister(0x40, 0x02); // TX Buffer - 23103780 to 23103913
writeRegister(0x41, 0x09); // TX Buffer - 23103927 to 23104061
writeRegister(0x42, 0xA3); // TX Buffer - 23104072 to 23104210
writeRegister(0x43, 0x00); // TX Buffer - 23104224 to 23104358
writeRegister(0x44, 0x23); // TX Buffer - 23104368 to 23104506
writeRegister(0x45, 0x01); // TX Buffer - 23104517 to 23104658
writeRegister(0x46, 0x13); // TX Buffer - 23104665 to 23104803
writeRegister(0x04, 0x07); // TX - 23104814 to 23104955
writeRegister(0x00, 0xFF); // CS0 - 23109435 to 23109573
writeRegister(0x01, 0xFF); // CS1 - 23109585 to 23109725
writeRegister(0x07, 0x1A); // Channel Selection - 23109741 to 23109876
writeRegister(0x0E, 0x5A); // ADDR - 23109891 to 23110030
writeRegister(0x0F, 0x00); // ADDR - 23110040 to 23110182
writeRegister(0x10, 0x5A); // ADDR - 23110188 to 23110329
writeRegister(0x11, 0x5A); // PEER - 23110337 to 23110475
writeRegister(0x12, 0x00); // PEER - 23110486 to 23110619
writeRegister(0x13, 0x5A); // PEER - 23110633 to 23110776
writeRegister(0x14, 0x1F); // TX Length - 23110782 to 23110921
writeRegister(0x02, 0x40); // Int1Msk - 23110931 to 23111065
writeRegister(0x03, 0x00); // Int2Msk - 23111078 to 23111212
writeRegister(0x00, 0xFF); // CS0 - 23111225 to 23111363
writeRegister(0x01, 0xFF); // CS1 - 23111375 to 23111515
writeRegister(0x16, 0xC0); // FIFO CTRL - 23111530 to 23111665
writeRegister(0x40, 0x02); // TX Buffer - 23111679 to 23111812
writeRegister(0x41, 0x09); // TX Buffer - 23111822 to 23111964
writeRegister(0x42, 0xA2); // TX Buffer - 23111970 to 23112108
writeRegister(0x43, 0x00); // TX Buffer - 23112119 to 23112252
writeRegister(0x44, 0x23); // TX Buffer - 23112266 to 23112402
writeRegister(0x45, 0x01); // TX Buffer - 23112414 to 23112550
writeRegister(0x46, 0x13); // TX Buffer - 23112562 to 23112699
writeRegister(0x04, 0x07); // TX - 23112711 to 23112847
writeRegister(0x00, 0xFF); // CS0 - 23117469 to 23117609
writeRegister(0x01, 0xFF); // CS1 - 23117619 to 23117759
writeRegister(0x07, 0x1A); // Channel Selection - 23117775 to 23117914
writeRegister(0x0E, 0x5A); // ADDR - 23117928 to 23118064
writeRegister(0x0F, 0x00); // ADDR - 23118078 to 23118212
writeRegister(0x10, 0x5A); // ADDR - 23118226 to 23118360
writeRegister(0x11, 0x5A); // PEER - 23118374 to 23118509
writeRegister(0x12, 0x00); // PEER - 23118523 to 23118656
writeRegister(0x13, 0x5A); // PEER - 23118667 to 23118806
writeRegister(0x14, 0x1F); // TX Length - 23118819 to 23118955
writeRegister(0x02, 0x40); // Int1Msk - 23118969 to 23119102
writeRegister(0x03, 0x00); // Int2Msk - 23119116 to 23119249
writeRegister(0x00, 0xFF); // CS0 - 23119259 to 23119400
writeRegister(0x01, 0xFF); // CS1 - 23119413 to 23119549
writeRegister(0x16, 0xC0); // FIFO CTRL - 23119564 to 23119702
writeRegister(0x40, 0x02); // TX Buffer - 23119713 to 23119846
writeRegister(0x41, 0x09); // TX Buffer - 23119860 to 23119995
writeRegister(0x42, 0xA1); // TX Buffer - 23120008 to 23120142
writeRegister(0x43, 0x00); // TX Buffer - 23120156 to 23120290
writeRegister(0x44, 0x23); // TX Buffer - 23120303 to 23120438
writeRegister(0x45, 0x01); // TX Buffer - 23120452 to 23120586
writeRegister(0x46, 0x13); // TX Buffer - 23120596 to 23120735
writeRegister(0x04, 0x07); // TX - 23120749 to 23120884
writeRegister(0x00, 0xFF); // CS0 - 23125507 to 23125643
writeRegister(0x01, 0xFF); // CS1 - 23125657 to 23125798
writeRegister(0x07, 0x1A); // Channel Selection - 23125813 to 23125948
writeRegister(0x0E, 0x5A); // ADDR - 23125962 to 23126101
writeRegister(0x0F, 0x00); // ADDR - 23126112 to 23126252
writeRegister(0x10, 0x5A); // ADDR - 23126260 to 23126402
writeRegister(0x11, 0x5A); // PEER - 23126408 to 23126547
writeRegister(0x12, 0x00); // PEER - 23126557 to 23126690
writeRegister(0x13, 0x5A); // PEER - 23126704 to 23126846
writeRegister(0x14, 0x1F); // TX Length - 23126854 to 23126994
writeRegister(0x02, 0x40); // Int1Msk - 23127003 to 23127136
writeRegister(0x03, 0x00); // Int2Msk - 23127150 to 23127283
writeRegister(0x00, 0xFF); // CS0 - 23127297 to 23127433
writeRegister(0x01, 0xFF); // CS1 - 23127447 to 23127588
writeRegister(0x16, 0xC0); // FIFO CTRL - 23127602 to 23127736
writeRegister(0x40, 0x02); // TX Buffer - 23127750 to 23127883
writeRegister(0x41, 0x09); // TX Buffer - 23127894 to 23128035
writeRegister(0x42, 0xA0); // TX Buffer - 23128042 to 23128182
writeRegister(0x43, 0x00); // TX Buffer - 23128190 to 23128323
writeRegister(0x44, 0x23); // TX Buffer - 23128337 to 23128473
writeRegister(0x45, 0x01); // TX Buffer - 23128485 to 23128621
writeRegister(0x46, 0x13); // TX Buffer - 23128633 to 23128770
writeRegister(0x04, 0x07); // TX - 23128782 to 23128918
writeRegister(0x00, 0xFF); // CS0 - 23133541 to 23133684
writeRegister(0x01, 0xFF); // CS1 - 23133690 to 23133832
writeRegister(0x07, 0x1A); // Channel Selection - 23133846 to 23133985
writeRegister(0x0E, 0x5A); // ADDR - 23133996 to 23134135
writeRegister(0x0F, 0x00); // ADDR - 23134149 to 23134283
writeRegister(0x10, 0x5A); // ADDR - 23134297 to 23134431
writeRegister(0x11, 0x5A); // PEER - 23134445 to 23134580
writeRegister(0x12, 0x00); // PEER - 23134594 to 23134727
writeRegister(0x13, 0x5A); // PEER - 23134738 to 23134877
writeRegister(0x14, 0x1F); // TX Length - 23134890 to 23135026
writeRegister(0x02, 0x40); // Int1Msk - 23135040 to 23135173
writeRegister(0x03, 0x00); // Int2Msk - 23135183 to 23135317
writeRegister(0x00, 0xFF); // CS0 - 23135330 to 23135470
writeRegister(0x01, 0xFF); // CS1 - 23135480 to 23135620
writeRegister(0x16, 0xC0); // FIFO CTRL - 23135635 to 23135770
writeRegister(0x40, 0x02); // TX Buffer - 23135784 to 23135917
writeRegister(0x41, 0x09); // TX Buffer - 23135931 to 23136066
writeRegister(0x42, 0x9F); // TX Buffer - 23136079 to 23136216
writeRegister(0x43, 0x00); // TX Buffer - 23136228 to 23136362
writeRegister(0x44, 0x23); // TX Buffer - 23136376 to 23136512
writeRegister(0x45, 0x01); // TX Buffer - 23136524 to 23136660
writeRegister(0x46, 0x13); // TX Buffer - 23136672 to 23136809
writeRegister(0x04, 0x07); // TX - 23136821 to 23136957
writeRegister(0x00, 0xFF); // CS0 - 23141440 to 23141579
writeRegister(0x01, 0xFF); // CS1 - 23141590 to 23141731
writeRegister(0x07, 0x1A); // Channel Selection - 23141745 to 23141884
writeRegister(0x0E, 0x5A); // ADDR - 23141895 to 23142034
writeRegister(0x0F, 0x00); // ADDR - 23142048 to 23142182
writeRegister(0x10, 0x5A); // ADDR - 23142196 to 23142331
writeRegister(0x11, 0x5A); // PEER - 23142344 to 23142480
writeRegister(0x12, 0x00); // PEER - 23142493 to 23142627
writeRegister(0x13, 0x5A); // PEER - 23142637 to 23142776
writeRegister(0x14, 0x1F); // TX Length - 23142790 to 23142925
writeRegister(0x02, 0x40); // Int1Msk - 23142939 to 23143072
writeRegister(0x03, 0x00); // Int2Msk - 23143083 to 23143222
writeRegister(0x00, 0xFF); // CS0 - 23143230 to 23143369
writeRegister(0x01, 0xFF); // CS1 - 23143380 to 23143521
writeRegister(0x16, 0xC0); // FIFO CTRL - 23143534 to 23143677
writeRegister(0x40, 0x02); // TX Buffer - 23143683 to 23143816
writeRegister(0x41, 0x09); // TX Buffer - 23143830 to 23143964
writeRegister(0x42, 0x9E); // TX Buffer - 23143978 to 23144115
writeRegister(0x43, 0x00); // TX Buffer - 23144127 to 23144261
writeRegister(0x44, 0x23); // TX Buffer - 23144275 to 23144409
writeRegister(0x45, 0x01); // TX Buffer - 23144423 to 23144557
writeRegister(0x46, 0x13); // TX Buffer - 23144571 to 23144706
writeRegister(0x04, 0x07); // TX - 23144720 to 23144854
writeRegister(0x00, 0xFF); // CS0 - 23149478 to 23149614
writeRegister(0x01, 0xFF); // CS1 - 23149628 to 23149768
writeRegister(0x07, 0x1A); // Channel Selection - 23149784 to 23149919
writeRegister(0x0E, 0x5A); // ADDR - 23149934 to 23150073
writeRegister(0x0F, 0x00); // ADDR - 23150083 to 23150221
writeRegister(0x10, 0x5A); // ADDR - 23150231 to 23150369
writeRegister(0x11, 0x5A); // PEER - 23150379 to 23150518
writeRegister(0x12, 0x00); // PEER - 23150528 to 23150662
writeRegister(0x13, 0x5A); // PEER - 23150675 to 23150814
writeRegister(0x14, 0x1F); // TX Length - 23150825 to 23150965
writeRegister(0x02, 0x40); // Int1Msk - 23150978 to 23151111
writeRegister(0x03, 0x00); // Int2Msk - 23151121 to 23151254
writeRegister(0x00, 0xFF); // CS0 - 23151268 to 23151412
writeRegister(0x01, 0xFF); // CS1 - 23151418 to 23151558
writeRegister(0x16, 0xC0); // FIFO CTRL - 23151573 to 23151708
writeRegister(0x40, 0x02); // TX Buffer - 23151721 to 23151855
writeRegister(0x41, 0x09); // TX Buffer - 23151868 to 23152004
writeRegister(0x42, 0x9D); // TX Buffer - 23152013 to 23152153
writeRegister(0x43, 0x00); // TX Buffer - 23152166 to 23152299
writeRegister(0x44, 0x23); // TX Buffer - 23152310 to 23152449
writeRegister(0x45, 0x01); // TX Buffer - 23152458 to 23152597
writeRegister(0x46, 0x13); // TX Buffer - 23152606 to 23152746
writeRegister(0x04, 0x07); // TX - 23152755 to 23152894
writeRegister(0x00, 0xFF); // CS0 - 23157513 to 23157654
writeRegister(0x01, 0xFF); // CS1 - 23157667 to 23157811
writeRegister(0x07, 0x1A); // Channel Selection - 23157822 to 23157958
writeRegister(0x0E, 0x5A); // ADDR - 23157972 to 23158114
writeRegister(0x0F, 0x00); // ADDR - 23158121 to 23158256
writeRegister(0x10, 0x5A); // ADDR - 23158269 to 23158404
writeRegister(0x11, 0x5A); // PEER - 23158418 to 23158561
writeRegister(0x12, 0x00); // PEER - 23158567 to 23158700
writeRegister(0x13, 0x5A); // PEER - 23158714 to 23158851
writeRegister(0x14, 0x1F); // TX Length - 23158863 to 23159006
writeRegister(0x02, 0x40); // Int1Msk - 23159013 to 23159146
writeRegister(0x03, 0x00); // Int2Msk - 23159160 to 23159293
writeRegister(0x00, 0xFF); // CS0 - 23159307 to 23159444
writeRegister(0x01, 0xFF); // CS1 - 23159457 to 23159598
writeRegister(0x16, 0xC0); // FIFO CTRL - 23159611 to 23159746
writeRegister(0x40, 0x02); // TX Buffer - 23159760 to 23159893
writeRegister(0x41, 0x09); // TX Buffer - 23159903 to 23160045
writeRegister(0x42, 0x9C); // TX Buffer - 23160051 to 23160190
writeRegister(0x43, 0x00); // TX Buffer - 23160200 to 23160334
writeRegister(0x44, 0x23); // TX Buffer - 23160348 to 23160482
writeRegister(0x45, 0x01); // TX Buffer - 23160496 to 23160630
writeRegister(0x46, 0x13); // TX Buffer - 23160644 to 23160779
writeRegister(0x04, 0x07); // TX - 23160793 to 23160927
writeRegister(0x00, 0xFF); // CS0 - 23165551 to 23165692
writeRegister(0x01, 0xFF); // CS1 - 23165701 to 23165841
writeRegister(0x07, 0x1A); // Channel Selection - 23165857 to 23165996
writeRegister(0x0E, 0x5A); // ADDR - 23166010 to 23166146
writeRegister(0x0F, 0x00); // ADDR - 23166159 to 23166294
writeRegister(0x10, 0x5A); // ADDR - 23166307 to 23166442
writeRegister(0x11, 0x5A); // PEER - 23166456 to 23166591
writeRegister(0x12, 0x00); // PEER - 23166605 to 23166738
writeRegister(0x13, 0x5A); // PEER - 23166748 to 23166887
writeRegister(0x14, 0x1F); // TX Length - 23166901 to 23167038
writeRegister(0x02, 0x40); // Int1Msk - 23167051 to 23167184
writeRegister(0x03, 0x00); // Int2Msk - 23167198 to 23167331
writeRegister(0x00, 0xFF); // CS0 - 23167341 to 23167482
writeRegister(0x01, 0xFF); // CS1 - 23167495 to 23167631
writeRegister(0x16, 0xC0); // FIFO CTRL - 23167646 to 23167784
writeRegister(0x40, 0x02); // TX Buffer - 23167794 to 23167928
writeRegister(0x41, 0x09); // TX Buffer - 23167941 to 23168077
writeRegister(0x42, 0x9B); // TX Buffer - 23168089 to 23168226
writeRegister(0x43, 0x00); // TX Buffer - 23168239 to 23168372
writeRegister(0x44, 0x23); // TX Buffer - 23168386 to 23168522
writeRegister(0x45, 0x01); // TX Buffer - 23168535 to 23168670
writeRegister(0x46, 0x13); // TX Buffer - 23168683 to 23168819
writeRegister(0x04, 0x07); // TX - 23168832 to 23168967
writeRegister(0x00, 0xFF); // CS0 - 23173450 to 23173591
writeRegister(0x01, 0xFF); // CS1 - 23173600 to 23173741
writeRegister(0x07, 0x1A); // Channel Selection - 23173756 to 23173894
writeRegister(0x0E, 0x5A); // ADDR - 23173905 to 23174046
writeRegister(0x0F, 0x00); // ADDR - 23174058 to 23174192
writeRegister(0x10, 0x5A); // ADDR - 23174206 to 23174341
writeRegister(0x11, 0x5A); // PEER - 23174355 to 23174490
writeRegister(0x12, 0x00); // PEER - 23174504 to 23174637
writeRegister(0x13, 0x5A); // PEER - 23174647 to 23174786
writeRegister(0x14, 0x1F); // TX Length - 23174800 to 23174937
writeRegister(0x02, 0x40); // Int1Msk - 23174949 to 23175083
writeRegister(0x03, 0x00); // Int2Msk - 23175093 to 23175234
writeRegister(0x00, 0xFF); // CS0 - 23175240 to 23175381
writeRegister(0x01, 0xFF); // CS1 - 23175390 to 23175531
writeRegister(0x16, 0xC0); // FIFO CTRL - 23175545 to 23175687
writeRegister(0x40, 0x02); // TX Buffer - 23175693 to 23175826
writeRegister(0x41, 0x09); // TX Buffer - 23175840 to 23175974
writeRegister(0x42, 0x9A); // TX Buffer - 23175988 to 23176123
writeRegister(0x43, 0x00); // TX Buffer - 23176137 to 23176271
writeRegister(0x44, 0x23); // TX Buffer - 23176284 to 23176419
writeRegister(0x45, 0x01); // TX Buffer - 23176433 to 23176567
writeRegister(0x46, 0x13); // TX Buffer - 23176577 to 23176716
writeRegister(0x04, 0x07); // TX - 23176730 to 23176864
writeRegister(0x00, 0xFF); // CS0 - 23181488 to 23181624
writeRegister(0x01, 0xFF); // CS1 - 23181638 to 23181779
writeRegister(0x07, 0x1A); // Channel Selection - 23181794 to 23181929
writeRegister(0x0E, 0x5A); // ADDR - 23181943 to 23182082
writeRegister(0x0F, 0x00); // ADDR - 23182093 to 23182230
writeRegister(0x10, 0x5A); // ADDR - 23182241 to 23182379
writeRegister(0x11, 0x5A); // PEER - 23182389 to 23182528
writeRegister(0x12, 0x00); // PEER - 23182538 to 23182671
writeRegister(0x13, 0x5A); // PEER - 23182685 to 23182824
writeRegister(0x14, 0x1F); // TX Length - 23182835 to 23182975
writeRegister(0x02, 0x40); // Int1Msk - 23182984 to 23183117
writeRegister(0x03, 0x00); // Int2Msk - 23183131 to 23183264
writeRegister(0x00, 0xFF); // CS0 - 23183278 to 23183414
writeRegister(0x01, 0xFF); // CS1 - 23183428 to 23183569
writeRegister(0x16, 0xC0); // FIFO CTRL - 23183583 to 23183717
writeRegister(0x40, 0x02); // TX Buffer - 23183731 to 23183864
writeRegister(0x41, 0x09); // TX Buffer - 23183875 to 23184012
writeRegister(0x42, 0x99); // TX Buffer - 23184023 to 23184161
writeRegister(0x43, 0x00); // TX Buffer - 23184172 to 23184309
writeRegister(0x44, 0x23); // TX Buffer - 23184319 to 23184461
writeRegister(0x45, 0x01); // TX Buffer - 23184467 to 23184603
writeRegister(0x46, 0x13); // TX Buffer - 23184615 to 23184758
writeRegister(0x04, 0x07); // TX - 23184764 to 23184900
writeRegister(0x00, 0xFF); // CS0 - 23189523 to 23189662
writeRegister(0x01, 0xFF); // CS1 - 23189676 to 23189814
writeRegister(0x07, 0x1A); // Channel Selection - 23189828 to 23189967
writeRegister(0x0E, 0x5A); // ADDR - 23189981 to 23190117
writeRegister(0x0F, 0x00); // ADDR - 23190131 to 23190265
writeRegister(0x10, 0x5A); // ADDR - 23190279 to 23190413
writeRegister(0x11, 0x5A); // PEER - 23190427 to 23190562
writeRegister(0x12, 0x00); // PEER - 23190576 to 23190709
writeRegister(0x13, 0x5A); // PEER - 23190723 to 23190859
writeRegister(0x14, 0x1F); // TX Length - 23190872 to 23191008
writeRegister(0x02, 0x40); // Int1Msk - 23191022 to 23191155
writeRegister(0x03, 0x00); // Int2Msk - 23191169 to 23191302
writeRegister(0x00, 0xFF); // CS0 - 23191312 to 23191452
writeRegister(0x01, 0xFF); // CS1 - 23191466 to 23191610
writeRegister(0x16, 0xC0); // FIFO CTRL - 23191617 to 23191755
writeRegister(0x40, 0x02); // TX Buffer - 23191766 to 23191899
writeRegister(0x41, 0x09); // TX Buffer - 23191913 to 23192048
writeRegister(0x42, 0x98); // TX Buffer - 23192061 to 23192195
writeRegister(0x43, 0x00); // TX Buffer - 23192209 to 23192343
writeRegister(0x44, 0x23); // TX Buffer - 23192356 to 23192491
writeRegister(0x45, 0x01); // TX Buffer - 23192505 to 23192639
writeRegister(0x46, 0x13); // TX Buffer - 23192653 to 23192788
writeRegister(0x04, 0x07); // TX - 23192802 to 23192936
writeRegister(0x00, 0xFF); // CS0 - 23197560 to 23197696
writeRegister(0x01, 0xFF); // CS1 - 23197710 to 23197851
writeRegister(0x07, 0x1A); // Channel Selection - 23197866 to 23198001
writeRegister(0x0E, 0x5A); // ADDR - 23198015 to 23198154
writeRegister(0x0F, 0x00); // ADDR - 23198165 to 23198302
writeRegister(0x10, 0x5A); // ADDR - 23198313 to 23198451
writeRegister(0x11, 0x5A); // PEER - 23198461 to 23198600
writeRegister(0x12, 0x00); // PEER - 23198610 to 23198743
writeRegister(0x13, 0x5A); // PEER - 23198757 to 23198896
writeRegister(0x14, 0x1F); // TX Length - 23198907 to 23199047
writeRegister(0x02, 0x40); // Int1Msk - 23199059 to 23199193
writeRegister(0x03, 0x00); // Int2Msk - 23199203 to 23199336
writeRegister(0x00, 0xFF); // CS0 - 23199350 to 23199494
writeRegister(0x01, 0xFF); // CS1 - 23199500 to 23199641
writeRegister(0x16, 0xC0); // FIFO CTRL - 23199655 to 23199789
writeRegister(0x40, 0x02); // TX Buffer - 23199803 to 23199936
writeRegister(0x41, 0x09); // TX Buffer - 23199950 to 23200084
writeRegister(0x42, 0x97); // TX Buffer - 23200095 to 23200235
writeRegister(0x43, 0x00); // TX Buffer - 23200247 to 23200381
writeRegister(0x44, 0x23); // TX Buffer - 23200392 to 23200531
writeRegister(0x45, 0x01); // TX Buffer - 23200540 to 23200679
writeRegister(0x46, 0x13); // TX Buffer - 23200688 to 23200828
writeRegister(0x04, 0x07); // TX - 23200837 to 23200976
writeRegister(0x00, 0xFF); // CS0 - 23205459 to 23205596
writeRegister(0x01, 0xFF); // CS1 - 23205609 to 23205750
writeRegister(0x07, 0x1A); // Channel Selection - 23205764 to 23205900
writeRegister(0x0E, 0x5A); // ADDR - 23205914 to 23206053
writeRegister(0x0F, 0x00); // ADDR - 23206064 to 23206201
writeRegister(0x10, 0x5A); // ADDR - 23206212 to 23206350
writeRegister(0x11, 0x5A); // PEER - 23206360 to 23206499
writeRegister(0x12, 0x00); // PEER - 23206509 to 23206642
writeRegister(0x13, 0x5A); // PEER - 23206656 to 23206795
writeRegister(0x14, 0x1F); // TX Length - 23206805 to 23206944
writeRegister(0x02, 0x40); // Int1Msk - 23206955 to 23207094
writeRegister(0x03, 0x00); // Int2Msk - 23207102 to 23207235
writeRegister(0x00, 0xFF); // CS0 - 23207249 to 23207392
writeRegister(0x01, 0xFF); // CS1 - 23207399 to 23207540
writeRegister(0x16, 0xC0); // FIFO CTRL - 23207553 to 23207688
writeRegister(0x40, 0x02); // TX Buffer - 23207702 to 23207835
writeRegister(0x41, 0x09); // TX Buffer - 23207845 to 23207983
writeRegister(0x42, 0x96); // TX Buffer - 23207993 to 23208132
writeRegister(0x43, 0x00); // TX Buffer - 23208142 to 23208281
writeRegister(0x44, 0x23); // TX Buffer - 23208290 to 23208432
writeRegister(0x45, 0x01); // TX Buffer - 23208438 to 23208580
writeRegister(0x46, 0x13); // TX Buffer - 23208586 to 23208729
writeRegister(0x04, 0x07); // TX - 23208735 to 23208877
writeRegister(0x00, 0xFF); // CS0 - 23213493 to 23213634
writeRegister(0x01, 0xFF); // CS1 - 23213647 to 23213783
writeRegister(0x07, 0x1A); // Channel Selection - 23213799 to 23213938
writeRegister(0x0E, 0x5A); // ADDR - 23213952 to 23214088
writeRegister(0x0F, 0x00); // ADDR - 23214102 to 23214236
writeRegister(0x10, 0x5A); // ADDR - 23214250 to 23214384
writeRegister(0x11, 0x5A); // PEER - 23214398 to 23214533
writeRegister(0x12, 0x00); // PEER - 23214547 to 23214680
writeRegister(0x13, 0x5A); // PEER - 23214694 to 23214830
writeRegister(0x14, 0x1F); // TX Length - 23214843 to 23214980
writeRegister(0x02, 0x40); // Int1Msk - 23214993 to 23215126
writeRegister(0x03, 0x00); // Int2Msk - 23215140 to 23215273
writeRegister(0x00, 0xFF); // CS0 - 23215283 to 23215424
writeRegister(0x01, 0xFF); // CS1 - 23215437 to 23215581
writeRegister(0x16, 0xC0); // FIFO CTRL - 23215588 to 23215726
writeRegister(0x40, 0x02); // TX Buffer - 23215736 to 23215870
writeRegister(0x41, 0x09); // TX Buffer - 23215883 to 23216019
writeRegister(0x42, 0x95); // TX Buffer - 23216031 to 23216168
writeRegister(0x43, 0x00); // TX Buffer - 23216180 to 23216314
writeRegister(0x44, 0x23); // TX Buffer - 23216328 to 23216464
writeRegister(0x45, 0x01); // TX Buffer - 23216476 to 23216610
writeRegister(0x46, 0x13); // TX Buffer - 23216624 to 23216759
writeRegister(0x04, 0x07); // TX - 23216773 to 23216907
writeRegister(0x00, 0xFF); // CS0 - 23221531 to 23221675
writeRegister(0x01, 0xFF); // CS1 - 23221681 to 23221821
writeRegister(0x07, 0x1A); // Channel Selection - 23221837 to 23221976
writeRegister(0x0E, 0x5A); // ADDR - 23221987 to 23222126
writeRegister(0x0F, 0x00); // ADDR - 23222140 to 23222274
writeRegister(0x10, 0x5A); // ADDR - 23222284 to 23222422
writeRegister(0x11, 0x5A); // PEER - 23222432 to 23222571
writeRegister(0x12, 0x00); // PEER - 23222585 to 23222718
writeRegister(0x13, 0x5A); // PEER - 23222728 to 23222869
writeRegister(0x14, 0x1F); // TX Length - 23222878 to 23223018
writeRegister(0x02, 0x40); // Int1Msk - 23223031 to 23223164
writeRegister(0x03, 0x00); // Int2Msk - 23223174 to 23223309
writeRegister(0x00, 0xFF); // CS0 - 23223321 to 23223462
writeRegister(0x01, 0xFF); // CS1 - 23223471 to 23223611
writeRegister(0x16, 0xC0); // FIFO CTRL - 23223626 to 23223761
writeRegister(0x40, 0x02); // TX Buffer - 23223774 to 23223908
writeRegister(0x41, 0x09); // TX Buffer - 23223921 to 23224057
writeRegister(0x42, 0x94); // TX Buffer - 23224069 to 23224204
writeRegister(0x43, 0x00); // TX Buffer - 23224218 to 23224353
writeRegister(0x44, 0x23); // TX Buffer - 23224362 to 23224501
writeRegister(0x45, 0x01); // TX Buffer - 23224510 to 23224652
writeRegister(0x46, 0x13); // TX Buffer - 23224658 to 23224798
writeRegister(0x04, 0x07); // TX - 23224807 to 23224949
writeRegister(0x00, 0xFF); // CS0 - 23229429 to 23229565
writeRegister(0x01, 0xFF); // CS1 - 23229579 to 23229719
writeRegister(0x07, 0x1A); // Channel Selection - 23229735 to 23229870
writeRegister(0x0E, 0x5A); // ADDR - 23229884 to 23230024
writeRegister(0x0F, 0x00); // ADDR - 23230034 to 23230173
writeRegister(0x10, 0x5A); // ADDR - 23230182 to 23230320
writeRegister(0x11, 0x5A); // PEER - 23230330 to 23230469
writeRegister(0x12, 0x00); // PEER - 23230479 to 23230612
writeRegister(0x13, 0x5A); // PEER - 23230626 to 23230765
writeRegister(0x14, 0x1F); // TX Length - 23230776 to 23230916
writeRegister(0x02, 0x40); // Int1Msk - 23230925 to 23231058
writeRegister(0x03, 0x00); // Int2Msk - 23231072 to 23231205
writeRegister(0x00, 0xFF); // CS0 - 23231219 to 23231355
writeRegister(0x01, 0xFF); // CS1 - 23231369 to 23231509
writeRegister(0x16, 0xC0); // FIFO CTRL - 23231524 to 23231658
writeRegister(0x40, 0x02); // TX Buffer - 23231672 to 23231805
writeRegister(0x41, 0x09); // TX Buffer - 23231816 to 23231953
writeRegister(0x42, 0x93); // TX Buffer - 23231964 to 23232102
writeRegister(0x43, 0x00); // TX Buffer - 23232113 to 23232250
writeRegister(0x44, 0x23); // TX Buffer - 23232260 to 23232402
writeRegister(0x45, 0x01); // TX Buffer - 23232409 to 23232544
writeRegister(0x46, 0x13); // TX Buffer - 23232557 to 23232699
writeRegister(0x04, 0x07); // TX - 23232705 to 23232841
writeRegister(0x00, 0xFF); // CS0 - 23237464 to 23237603
writeRegister(0x01, 0xFF); // CS1 - 23237617 to 23237755
writeRegister(0x07, 0x1A); // Channel Selection - 23237769 to 23237908
writeRegister(0x0E, 0x5A); // ADDR - 23237922 to 23238058
writeRegister(0x0F, 0x00); // ADDR - 23238072 to 23238206
writeRegister(0x10, 0x5A); // ADDR - 23238220 to 23238356
writeRegister(0x11, 0x5A); // PEER - 23238368 to 23238503
writeRegister(0x12, 0x00); // PEER - 23238517 to 23238650
writeRegister(0x13, 0x5A); // PEER - 23238664 to 23238800
writeRegister(0x14, 0x1F); // TX Length - 23238814 to 23238949
writeRegister(0x02, 0x40); // Int1Msk - 23238963 to 23239096
writeRegister(0x03, 0x00); // Int2Msk - 23239110 to 23239243
writeRegister(0x00, 0xFF); // CS0 - 23239254 to 23239393
writeRegister(0x01, 0xFF); // CS1 - 23239407 to 23239551
writeRegister(0x16, 0xC0); // FIFO CTRL - 23239558 to 23239696
writeRegister(0x40, 0x02); // TX Buffer - 23239707 to 23239840
writeRegister(0x41, 0x09); // TX Buffer - 23239854 to 23239989
writeRegister(0x42, 0x92); // TX Buffer - 23240002 to 23240136
writeRegister(0x43, 0x00); // TX Buffer - 23240150 to 23240284
writeRegister(0x44, 0x23); // TX Buffer - 23240298 to 23240432
writeRegister(0x45, 0x01); // TX Buffer - 23240446 to 23240580
writeRegister(0x46, 0x13); // TX Buffer - 23240594 to 23240729
writeRegister(0x04, 0x07); // TX - 23240743 to 23240877
writeRegister(0x00, 0xFF); // CS0 - 23245501 to 23245637
writeRegister(0x01, 0xFF); // CS1 - 23245651 to 23245791
writeRegister(0x07, 0x1A); // Channel Selection - 23245807 to 23245942
writeRegister(0x0E, 0x5A); // ADDR - 23245956 to 23246096
writeRegister(0x0F, 0x00); // ADDR - 23246106 to 23246244
writeRegister(0x10, 0x5A); // ADDR - 23246254 to 23246392
writeRegister(0x11, 0x5A); // PEER - 23246402 to 23246541
writeRegister(0x12, 0x00); // PEER - 23246551 to 23246686
writeRegister(0x13, 0x5A); // PEER - 23246698 to 23246837
writeRegister(0x14, 0x1F); // TX Length - 23246848 to 23246988
writeRegister(0x02, 0x40); // Int1Msk - 23247001 to 23247134
writeRegister(0x03, 0x00); // Int2Msk - 23247144 to 23247277
writeRegister(0x00, 0xFF); // CS0 - 23247291 to 23247435
writeRegister(0x01, 0xFF); // CS1 - 23247441 to 23247581
writeRegister(0x16, 0xC0); // FIFO CTRL - 23247596 to 23247730
writeRegister(0x40, 0x02); // TX Buffer - 23247744 to 23247877
writeRegister(0x41, 0x09); // TX Buffer - 23247891 to 23248025
writeRegister(0x42, 0x91); // TX Buffer - 23248036 to 23248175
writeRegister(0x43, 0x00); // TX Buffer - 23248184 to 23248321
writeRegister(0x44, 0x23); // TX Buffer - 23248332 to 23248474
writeRegister(0x45, 0x01); // TX Buffer - 23248480 to 23248614
writeRegister(0x46, 0x13); // TX Buffer - 23248628 to 23248771
writeRegister(0x04, 0x07); // TX - 23248777 to 23248911
writeRegister(0x00, 0xFF); // CS0 - 23253535 to 23253676
writeRegister(0x01, 0xFF); // CS1 - 23253689 to 23253825
writeRegister(0x07, 0x1A); // Channel Selection - 23253841 to 23253979
writeRegister(0x0E, 0x5A); // ADDR - 23253994 to 23254130
writeRegister(0x0F, 0x00); // ADDR - 23254143 to 23254278
writeRegister(0x10, 0x5A); // ADDR - 23254291 to 23254426
writeRegister(0x11, 0x5A); // PEER - 23254440 to 23254575
writeRegister(0x12, 0x00); // PEER - 23254589 to 23254722
writeRegister(0x13, 0x5A); // PEER - 23254736 to 23254871
writeRegister(0x14, 0x1F); // TX Length - 23254885 to 23255022
writeRegister(0x02, 0x40); // Int1Msk - 23255035 to 23255168
writeRegister(0x03, 0x00); // Int2Msk - 23255182 to 23255315
writeRegister(0x00, 0xFF); // CS0 - 23255325 to 23255466
writeRegister(0x01, 0xFF); // CS1 - 23255478 to 23255623
writeRegister(0x16, 0xC0); // FIFO CTRL - 23255630 to 23255768
writeRegister(0x40, 0x02); // TX Buffer - 23255778 to 23255913
writeRegister(0x41, 0x09); // TX Buffer - 23255925 to 23256059
writeRegister(0x42, 0x90); // TX Buffer - 23256073 to 23256207
writeRegister(0x43, 0x00); // TX Buffer - 23256221 to 23256355
writeRegister(0x44, 0x23); // TX Buffer - 23256369 to 23256503
writeRegister(0x45, 0x01); // TX Buffer - 23256517 to 23256651
writeRegister(0x46, 0x13); // TX Buffer - 23256662 to 23256800
writeRegister(0x04, 0x07); // TX - 23256814 to 23256948
writeRegister(0x00, 0xFF); // CS0 - 23261433 to 23261576
writeRegister(0x01, 0xFF); // CS1 - 23261582 to 23261724
writeRegister(0x07, 0x1A); // Channel Selection - 23261738 to 23261881
writeRegister(0x0E, 0x5A); // ADDR - 23261888 to 23262027
writeRegister(0x0F, 0x00); // ADDR - 23262041 to 23262175
writeRegister(0x10, 0x5A); // ADDR - 23262185 to 23262323
writeRegister(0x11, 0x5A); // PEER - 23262334 to 23262472
writeRegister(0x12, 0x00); // PEER - 23262486 to 23262619
writeRegister(0x13, 0x5A); // PEER - 23262630 to 23262769
writeRegister(0x14, 0x1F); // TX Length - 23262779 to 23262918
writeRegister(0x02, 0x40); // Int1Msk - 23262932 to 23263065
writeRegister(0x03, 0x00); // Int2Msk - 23263075 to 23263209
writeRegister(0x00, 0xFF); // CS0 - 23263222 to 23263363
writeRegister(0x01, 0xFF); // CS1 - 23263372 to 23263512
writeRegister(0x16, 0xC0); // FIFO CTRL - 23263527 to 23263662
writeRegister(0x40, 0x02); // TX Buffer - 23263676 to 23263809
writeRegister(0x41, 0x09); // TX Buffer - 23263823 to 23263958
writeRegister(0x42, 0x8F); // TX Buffer - 23263971 to 23264106
writeRegister(0x43, 0x00); // TX Buffer - 23264120 to 23264254
writeRegister(0x44, 0x23); // TX Buffer - 23264267 to 23264402
writeRegister(0x45, 0x01); // TX Buffer - 23264416 to 23264550
writeRegister(0x46, 0x13); // TX Buffer - 23264560 to 23264699
writeRegister(0x04, 0x07); // TX - 23264713 to 23264848
writeRegister(0x00, 0xFF); // CS0 - 23269471 to 23269607
writeRegister(0x01, 0xFF); // CS1 - 23269621 to 23269762
writeRegister(0x07, 0x1A); // Channel Selection - 23269777 to 23269912
writeRegister(0x0E, 0x5A); // ADDR - 23269926 to 23270065
writeRegister(0x0F, 0x00); // ADDR - 23270076 to 23270216
writeRegister(0x10, 0x5A); // ADDR - 23270224 to 23270366
writeRegister(0x11, 0x5A); // PEER - 23270372 to 23270511
writeRegister(0x12, 0x00); // PEER - 23270521 to 23270654
writeRegister(0x13, 0x5A); // PEER - 23270668 to 23270810
writeRegister(0x14, 0x1F); // TX Length - 23270817 to 23270958
writeRegister(0x02, 0x40); // Int1Msk - 23270967 to 23271100
writeRegister(0x03, 0x00); // Int2Msk - 23271114 to 23271247
writeRegister(0x00, 0xFF); // CS0 - 23271261 to 23271397
writeRegister(0x01, 0xFF); // CS1 - 23271411 to 23271552
writeRegister(0x16, 0xC0); // FIFO CTRL - 23271566 to 23271700
writeRegister(0x40, 0x02); // TX Buffer - 23271714 to 23271847
writeRegister(0x41, 0x09); // TX Buffer - 23271858 to 23271999
writeRegister(0x42, 0x8E); // TX Buffer - 23272006 to 23272144
writeRegister(0x43, 0x00); // TX Buffer - 23272155 to 23272296
writeRegister(0x44, 0x23); // TX Buffer - 23272302 to 23272444
writeRegister(0x45, 0x01); // TX Buffer - 23272450 to 23272586
writeRegister(0x46, 0x13); // TX Buffer - 23272598 to 23272741
writeRegister(0x04, 0x07); // TX - 23272747 to 23272883
writeRegister(0x00, 0xFF); // CS0 - 23277505 to 23277645
writeRegister(0x01, 0xFF); // CS1 - 23277655 to 23277795
writeRegister(0x07, 0x1A); // Channel Selection - 23277811 to 23277950
writeRegister(0x0E, 0x5A); // ADDR - 23277964 to 23278100
writeRegister(0x0F, 0x00); // ADDR - 23278114 to 23278248
writeRegister(0x10, 0x5A); // ADDR - 23278262 to 23278396
writeRegister(0x11, 0x5A); // PEER - 23278410 to 23278545
writeRegister(0x12, 0x00); // PEER - 23278559 to 23278692
writeRegister(0x13, 0x5A); // PEER - 23278706 to 23278842
writeRegister(0x14, 0x1F); // TX Length - 23278855 to 23278991
writeRegister(0x02, 0x40); // Int1Msk - 23279005 to 23279138
writeRegister(0x03, 0x00); // Int2Msk - 23279152 to 23279285
writeRegister(0x00, 0xFF); // CS0 - 23279295 to 23279436
writeRegister(0x01, 0xFF); // CS1 - 23279449 to 23279585
writeRegister(0x16, 0xC0); // FIFO CTRL - 23279600 to 23279738
writeRegister(0x40, 0x02); // TX Buffer - 23279749 to 23279882
writeRegister(0x41, 0x09); // TX Buffer - 23279896 to 23280031
writeRegister(0x42, 0x8D); // TX Buffer - 23280044 to 23280180
writeRegister(0x43, 0x00); // TX Buffer - 23280192 to 23280326
writeRegister(0x44, 0x23); // TX Buffer - 23280340 to 23280476
writeRegister(0x45, 0x01); // TX Buffer - 23280488 to 23280624
writeRegister(0x46, 0x13); // TX Buffer - 23280636 to 23280773
writeRegister(0x04, 0x07); // TX - 23280785 to 23280921
writeRegister(0x00, 0xFF); // CS0 - 23285543 to 23285681
writeRegister(0x01, 0xFF); // CS1 - 23285693 to 23285833
writeRegister(0x07, 0x1A); // Channel Selection - 23285849 to 23285984
writeRegister(0x0E, 0x5A); // ADDR - 23285999 to 23286138
writeRegister(0x0F, 0x00); // ADDR - 23286148 to 23286286
writeRegister(0x10, 0x5A); // ADDR - 23286296 to 23286434
writeRegister(0x11, 0x5A); // PEER - 23286445 to 23286583
writeRegister(0x12, 0x00); // PEER - 23286594 to 23286733
writeRegister(0x13, 0x5A); // PEER - 23286741 to 23286880
writeRegister(0x14, 0x1F); // TX Length - 23286890 to 23287029
writeRegister(0x02, 0x40); // Int1Msk - 23287043 to 23287176
writeRegister(0x03, 0x00); // Int2Msk - 23287186 to 23287320
writeRegister(0x00, 0xFF); // CS0 - 23287333 to 23287477
writeRegister(0x01, 0xFF); // CS1 - 23287483 to 23287623
writeRegister(0x16, 0xC0); // FIFO CTRL - 23287638 to 23287773
writeRegister(0x40, 0x02); // TX Buffer - 23287787 to 23287920
writeRegister(0x41, 0x09); // TX Buffer - 23287934 to 23288069
writeRegister(0x42, 0x8C); // TX Buffer - 23288078 to 23288216
writeRegister(0x43, 0x00); // TX Buffer - 23288227 to 23288364
writeRegister(0x44, 0x23); // TX Buffer - 23288374 to 23288516
writeRegister(0x45, 0x01); // TX Buffer - 23288522 to 23288664
writeRegister(0x46, 0x13); // TX Buffer - 23288670 to 23288813
writeRegister(0x04, 0x07); // TX - 23288819 to 23288961
writeRegister(0x00, 0xFF); // CS0 - 23293438 to 23293577
writeRegister(0x01, 0xFF); // CS1 - 23293591 to 23293735
writeRegister(0x07, 0x1A); // Channel Selection - 23293747 to 23293882
writeRegister(0x0E, 0x5A); // ADDR - 23293897 to 23294036
writeRegister(0x0F, 0x00); // ADDR - 23294046 to 23294180
writeRegister(0x10, 0x5A); // ADDR - 23294194 to 23294329
writeRegister(0x11, 0x5A); // PEER - 23294342 to 23294481
writeRegister(0x12, 0x00); // PEER - 23294491 to 23294625
writeRegister(0x13, 0x5A); // PEER - 23294638 to 23294774
writeRegister(0x14, 0x1F); // TX Length - 23294788 to 23294928
writeRegister(0x02, 0x40); // Int1Msk - 23294937 to 23295070
writeRegister(0x03, 0x00); // Int2Msk - 23295084 to 23295217
writeRegister(0x00, 0xFF); // CS0 - 23295231 to 23295367
writeRegister(0x01, 0xFF); // CS1 - 23295381 to 23295521
writeRegister(0x16, 0xC0); // FIFO CTRL - 23295536 to 23295671
writeRegister(0x40, 0x02); // TX Buffer - 23295684 to 23295818
writeRegister(0x41, 0x09); // TX Buffer - 23295828 to 23295970
writeRegister(0x42, 0x8B); // TX Buffer - 23295976 to 23296116
writeRegister(0x43, 0x00); // TX Buffer - 23296125 to 23296259
writeRegister(0x44, 0x23); // TX Buffer - 23296272 to 23296408
writeRegister(0x45, 0x01); // TX Buffer - 23296421 to 23296556
writeRegister(0x46, 0x13); // TX Buffer - 23296569 to 23296705
writeRegister(0x04, 0x07); // TX - 23296718 to 23296853
writeRegister(0x00, 0xFF); // CS0 - 23301476 to 23301615
writeRegister(0x01, 0xFF); // CS1 - 23301626 to 23301767
writeRegister(0x07, 0x1A); // Channel Selection - 23301781 to 23301920
writeRegister(0x0E, 0x5A); // ADDR - 23301935 to 23302070
writeRegister(0x0F, 0x00); // ADDR - 23302084 to 23302218
writeRegister(0x10, 0x5A); // ADDR - 23302232 to 23302367
writeRegister(0x11, 0x5A); // PEER - 23302380 to 23302516
writeRegister(0x12, 0x00); // PEER - 23302529 to 23302663
writeRegister(0x13, 0x5A); // PEER - 23302673 to 23302812
writeRegister(0x14, 0x1F); // TX Length - 23302826 to 23302961
writeRegister(0x02, 0x40); // Int1Msk - 23302975 to 23303108
writeRegister(0x03, 0x00); // Int2Msk - 23303122 to 23303255
writeRegister(0x00, 0xFF); // CS0 - 23303266 to 23303405
writeRegister(0x01, 0xFF); // CS1 - 23303419 to 23303557
writeRegister(0x16, 0xC0); // FIFO CTRL - 23303570 to 23303709
writeRegister(0x40, 0x02); // TX Buffer - 23303719 to 23303852
writeRegister(0x41, 0x09); // TX Buffer - 23303866 to 23304000
writeRegister(0x42, 0x8A); // TX Buffer - 23304014 to 23304149
writeRegister(0x43, 0x00); // TX Buffer - 23304162 to 23304296
writeRegister(0x44, 0x23); // TX Buffer - 23304310 to 23304444
writeRegister(0x45, 0x01); // TX Buffer - 23304458 to 23304592
writeRegister(0x46, 0x13); // TX Buffer - 23304603 to 23304741
writeRegister(0x04, 0x07); // TX - 23304755 to 23304889
writeRegister(0x00, 0xFF); // CS0 - 23309513 to 23309649
writeRegister(0x01, 0xFF); // CS1 - 23309663 to 23309803
writeRegister(0x07, 0x1A); // Channel Selection - 23309819 to 23309954
writeRegister(0x0E, 0x5A); // ADDR - 23309969 to 23310108
writeRegister(0x0F, 0x00); // ADDR - 23310118 to 23310256
writeRegister(0x10, 0x5A); // ADDR - 23310266 to 23310404
writeRegister(0x11, 0x5A); // PEER - 23310414 to 23310553
writeRegister(0x12, 0x00); // PEER - 23310563 to 23310697
writeRegister(0x13, 0x5A); // PEER - 23310710 to 23310851
writeRegister(0x14, 0x1F); // TX Length - 23310860 to 23311000
writeRegister(0x02, 0x40); // Int1Msk - 23311009 to 23311142
writeRegister(0x03, 0x00); // Int2Msk - 23311156 to 23311289
writeRegister(0x00, 0xFF); // CS0 - 23311303 to 23311439
writeRegister(0x01, 0xFF); // CS1 - 23311453 to 23311593
writeRegister(0x16, 0xC0); // FIFO CTRL - 23311608 to 23311743
writeRegister(0x40, 0x02); // TX Buffer - 23311756 to 23311890
writeRegister(0x41, 0x09); // TX Buffer - 23311900 to 23312039
writeRegister(0x42, 0x89); // TX Buffer - 23312048 to 23312187
writeRegister(0x43, 0x00); // TX Buffer - 23312196 to 23312330
writeRegister(0x44, 0x23); // TX Buffer - 23312344 to 23312480
writeRegister(0x45, 0x01); // TX Buffer - 23312492 to 23312626
writeRegister(0x46, 0x13); // TX Buffer - 23312640 to 23312775
writeRegister(0x04, 0x07); // TX - 23312789 to 23312923
writeRegister(0x00, 0xFF); // CS0 - 23317547 to 23317688
writeRegister(0x01, 0xFF); // CS1 - 23317697 to 23317837
writeRegister(0x07, 0x1A); // Channel Selection - 23317853 to 23317992
writeRegister(0x0E, 0x5A); // ADDR - 23318006 to 23318142
writeRegister(0x0F, 0x00); // ADDR - 23318156 to 23318290
writeRegister(0x10, 0x5A); // ADDR - 23318303 to 23318438
writeRegister(0x11, 0x5A); // PEER - 23318452 to 23318587
writeRegister(0x12, 0x00); // PEER - 23318601 to 23318734
writeRegister(0x13, 0x5A); // PEER - 23318744 to 23318884
writeRegister(0x14, 0x1F); // TX Length - 23318897 to 23319034
writeRegister(0x02, 0x40); // Int1Msk - 23319047 to 23319180
writeRegister(0x03, 0x00); // Int2Msk - 23319194 to 23319327
writeRegister(0x00, 0xFF); // CS0 - 23319337 to 23319478
writeRegister(0x01, 0xFF); // CS1 - 23319491 to 23319627
writeRegister(0x16, 0xC0); // FIFO CTRL - 23319642 to 23319780
writeRegister(0x40, 0x02); // TX Buffer - 23319790 to 23319924
writeRegister(0x41, 0x09); // TX Buffer - 23319937 to 23320073
writeRegister(0x42, 0x88); // TX Buffer - 23320085 to 23320220
writeRegister(0x43, 0x00); // TX Buffer - 23320233 to 23320367
writeRegister(0x44, 0x23); // TX Buffer - 23320377 to 23320517
writeRegister(0x45, 0x01); // TX Buffer - 23320526 to 23320663
writeRegister(0x46, 0x13); // TX Buffer - 23320674 to 23320812
writeRegister(0x04, 0x07); // TX - 23320823 to 23320960
writeRegister(0x00, 0xFF); // CS0 - 23325445 to 23325582
writeRegister(0x01, 0xFF); // CS1 - 23325595 to 23325736
writeRegister(0x07, 0x1A); // Channel Selection - 23325750 to 23325887
writeRegister(0x0E, 0x5A); // ADDR - 23325900 to 23326039
writeRegister(0x0F, 0x00); // ADDR - 23326049 to 23326187
writeRegister(0x10, 0x5A); // ADDR - 23326197 to 23326337
writeRegister(0x11, 0x5A); // PEER - 23326346 to 23326484
writeRegister(0x12, 0x00); // PEER - 23326495 to 23326628
writeRegister(0x13, 0x5A); // PEER - 23326642 to 23326781
writeRegister(0x14, 0x1F); // TX Length - 23326791 to 23326930
writeRegister(0x02, 0x40); // Int1Msk - 23326944 to 23327077
writeRegister(0x03, 0x00); // Int2Msk - 23327088 to 23327221
writeRegister(0x00, 0xFF); // CS0 - 23327235 to 23327378
writeRegister(0x01, 0xFF); // CS1 - 23327385 to 23327526
writeRegister(0x16, 0xC0); // FIFO CTRL - 23327539 to 23327674
writeRegister(0x40, 0x02); // TX Buffer - 23327688 to 23327821
writeRegister(0x41, 0x09); // TX Buffer - 23327835 to 23327970
writeRegister(0x42, 0x87); // TX Buffer - 23327979 to 23328119
writeRegister(0x43, 0x00); // TX Buffer - 23328132 to 23328265
writeRegister(0x44, 0x23); // TX Buffer - 23328276 to 23328415
writeRegister(0x45, 0x01); // TX Buffer - 23328424 to 23328566
writeRegister(0x46, 0x13); // TX Buffer - 23328572 to 23328712
writeRegister(0x04, 0x07); // TX - 23328721 to 23328863
writeRegister(0x00, 0xFF); // CS0 - 23333479 to 23333620
writeRegister(0x01, 0xFF); // CS1 - 23333633 to 23333769
writeRegister(0x07, 0x1A); // Channel Selection - 23333788 to 23333925
writeRegister(0x0E, 0x5A); // ADDR - 23333938 to 23334074
writeRegister(0x0F, 0x00); // ADDR - 23334087 to 23334222
writeRegister(0x10, 0x5A); // ADDR - 23334235 to 23334370
writeRegister(0x11, 0x5A); // PEER - 23334384 to 23334519
writeRegister(0x12, 0x00); // PEER - 23334533 to 23334666
writeRegister(0x13, 0x5A); // PEER - 23334680 to 23334815
writeRegister(0x14, 0x1F); // TX Length - 23334829 to 23334972
writeRegister(0x02, 0x40); // Int1Msk - 23334979 to 23335112
writeRegister(0x03, 0x00); // Int2Msk - 23335126 to 23335259
writeRegister(0x00, 0xFF); // CS0 - 23335269 to 23335410
writeRegister(0x01, 0xFF); // CS1 - 23335422 to 23335567
writeRegister(0x16, 0xC0); // FIFO CTRL - 23335574 to 23335712
writeRegister(0x40, 0x02); // TX Buffer - 23335722 to 23335863
writeRegister(0x41, 0x09); // TX Buffer - 23335869 to 23336005
writeRegister(0x42, 0x86); // TX Buffer - 23336017 to 23336152
writeRegister(0x43, 0x00); // TX Buffer - 23336166 to 23336299
writeRegister(0x44, 0x23); // TX Buffer - 23336313 to 23336449
writeRegister(0x45, 0x01); // TX Buffer - 23336462 to 23336597
writeRegister(0x46, 0x13); // TX Buffer - 23336610 to 23336746
writeRegister(0x04, 0x07); // TX - 23336759 to 23336894
writeRegister(0x00, 0xFF); // CS0 - 23341517 to 23341660
writeRegister(0x01, 0xFF); // CS1 - 23341667 to 23341808
writeRegister(0x07, 0x1A); // Channel Selection - 23341822 to 23341964
writeRegister(0x0E, 0x5A); // ADDR - 23341972 to 23342111
writeRegister(0x0F, 0x00); // ADDR - 23342125 to 23342259
writeRegister(0x10, 0x5A); // ADDR - 23342269 to 23342409
writeRegister(0x11, 0x5A); // PEER - 23342418 to 23342556
writeRegister(0x12, 0x00); // PEER - 23342570 to 23342703
writeRegister(0x13, 0x5A); // PEER - 23342714 to 23342853
writeRegister(0x14, 0x1F); // TX Length - 23342863 to 23343002
writeRegister(0x02, 0x40); // Int1Msk - 23343016 to 23343149
writeRegister(0x03, 0x00); // Int2Msk - 23343160 to 23343293
writeRegister(0x00, 0xFF); // CS0 - 23343307 to 23343446
writeRegister(0x01, 0xFF); // CS1 - 23343457 to 23343598
writeRegister(0x16, 0xC0); // FIFO CTRL - 23343611 to 23343746
writeRegister(0x40, 0x02); // TX Buffer - 23343760 to 23343893
writeRegister(0x41, 0x09); // TX Buffer - 23343907 to 23344042
writeRegister(0x42, 0x85); // TX Buffer - 23344055 to 23344189
writeRegister(0x43, 0x00); // TX Buffer - 23344203 to 23344337
writeRegister(0x44, 0x23); // TX Buffer - 23344347 to 23344485
writeRegister(0x45, 0x01); // TX Buffer - 23344496 to 23344637
writeRegister(0x46, 0x13); // TX Buffer - 23344644 to 23344782
writeRegister(0x04, 0x07); // TX - 23344793 to 23344934
writeRegister(0x00, 0xFF); // CS0 - 23349551 to 23349690
writeRegister(0x01, 0xFF); // CS1 - 23349704 to 23349842
writeRegister(0x07, 0x1A); // Channel Selection - 23349860 to 23349995
writeRegister(0x0E, 0x5A); // ADDR - 23350010 to 23350145
writeRegister(0x0F, 0x00); // ADDR - 23350159 to 23350293
writeRegister(0x10, 0x5A); // ADDR - 23350307 to 23350442
writeRegister(0x11, 0x5A); // PEER - 23350455 to 23350592
writeRegister(0x12, 0x00); // PEER - 23350604 to 23350739
writeRegister(0x13, 0x5A); // PEER - 23350751 to 23350887
writeRegister(0x14, 0x1F); // TX Length - 23350901 to 23351044
writeRegister(0x02, 0x40); // Int1Msk - 23351050 to 23351183
writeRegister(0x03, 0x00); // Int2Msk - 23351197 to 23351330
writeRegister(0x00, 0xFF); // CS0 - 23351341 to 23351480
writeRegister(0x01, 0xFF); // CS1 - 23351494 to 23351638
writeRegister(0x16, 0xC0); // FIFO CTRL - 23351645 to 23351785
writeRegister(0x40, 0x02); // TX Buffer - 23351794 to 23351933
writeRegister(0x41, 0x09); // TX Buffer - 23351941 to 23352076
writeRegister(0x42, 0x84); // TX Buffer - 23352089 to 23352223
writeRegister(0x43, 0x00); // TX Buffer - 23352237 to 23352370
writeRegister(0x44, 0x23); // TX Buffer - 23352384 to 23352520
writeRegister(0x45, 0x01); // TX Buffer - 23352533 to 23352668
writeRegister(0x46, 0x13); // TX Buffer - 23352681 to 23352817
writeRegister(0x04, 0x07); // TX - 23352830 to 23352965
writeRegister(0x00, 0xFF); // CS0 - 23357448 to 23357592
writeRegister(0x01, 0xFF); // CS1 - 23357598 to 23357738
writeRegister(0x07, 0x1A); // Channel Selection - 23357754 to 23357892
writeRegister(0x0E, 0x5A); // ADDR - 23357903 to 23358044
writeRegister(0x0F, 0x00); // ADDR - 23358056 to 23358190
writeRegister(0x10, 0x5A); // ADDR - 23358204 to 23358339
writeRegister(0x11, 0x5A); // PEER - 23358353 to 23358488
writeRegister(0x12, 0x00); // PEER - 23358502 to 23358635
writeRegister(0x13, 0x5A); // PEER - 23358645 to 23358784
writeRegister(0x14, 0x1F); // TX Length - 23358798 to 23358935
writeRegister(0x02, 0x40); // Int1Msk - 23358947 to 23359081
writeRegister(0x03, 0x00); // Int2Msk - 23359091 to 23359224
writeRegister(0x00, 0xFF); // CS0 - 23359238 to 23359379
writeRegister(0x01, 0xFF); // CS1 - 23359388 to 23359529
writeRegister(0x16, 0xC0); // FIFO CTRL - 23359543 to 23359677
writeRegister(0x40, 0x02); // TX Buffer - 23359691 to 23359824
writeRegister(0x41, 0x09); // TX Buffer - 23359838 to 23359972
writeRegister(0x42, 0x83); // TX Buffer - 23359986 to 23360122
writeRegister(0x43, 0x00); // TX Buffer - 23360135 to 23360268
writeRegister(0x44, 0x23); // TX Buffer - 23360279 to 23360418
writeRegister(0x45, 0x01); // TX Buffer - 23360427 to 23360566
writeRegister(0x46, 0x13); // TX Buffer - 23360575 to 23360715
writeRegister(0x04, 0x07); // TX - 23360724 to 23360863
writeRegister(0x00, 0xFF); // CS0 - 23365504 to 23365643
writeRegister(0x01, 0xFF); // CS1 - 23365654 to 23365795
writeRegister(0x07, 0x1A); // Channel Selection - 23365810 to 23365948
writeRegister(0x0E, 0x5A); // ADDR - 23365963 to 23366098
writeRegister(0x0F, 0x00); // ADDR - 23366112 to 23366246
writeRegister(0x10, 0x5A); // ADDR - 23366260 to 23366395
writeRegister(0x11, 0x5A); // PEER - 23366408 to 23366544
writeRegister(0x12, 0x00); // PEER - 23366557 to 23366691
writeRegister(0x13, 0x5A); // PEER - 23366701 to 23366840
writeRegister(0x14, 0x1F); // TX Length - 23366854 to 23366989
writeRegister(0x02, 0x40); // Int1Msk - 23367003 to 23367136
writeRegister(0x03, 0x00); // Int2Msk - 23367150 to 23367283
writeRegister(0x00, 0xFF); // CS0 - 23367294 to 23367433
writeRegister(0x01, 0xFF); // CS1 - 23367447 to 23367585
writeRegister(0x16, 0xC0); // FIFO CTRL - 23367598 to 23367737
writeRegister(0x40, 0x02); // TX Buffer - 23367747 to 23367880
writeRegister(0x41, 0x09); // TX Buffer - 23367894 to 23368028
writeRegister(0x42, 0x82); // TX Buffer - 23368042 to 23368176
writeRegister(0x43, 0x00); // TX Buffer - 23368190 to 23368324
writeRegister(0x44, 0x23); // TX Buffer - 23368334 to 23368473
writeRegister(0x45, 0x01); // TX Buffer - 23368482 to 23368621
writeRegister(0x46, 0x13); // TX Buffer - 23368630 to 23368770
writeRegister(0x04, 0x07); // TX - 23368779 to 23368918
writeRegister(0x00, 0xFF); // CS0 - 23373537 to 23373678
writeRegister(0x01, 0xFF); // CS1 - 23373691 to 23373835
writeRegister(0x07, 0x1A); // Channel Selection - 23373847 to 23373982
writeRegister(0x0E, 0x5A); // ADDR - 23373996 to 23374138
writeRegister(0x0F, 0x00); // ADDR - 23374146 to 23374280
writeRegister(0x10, 0x5A); // ADDR - 23374294 to 23374428
writeRegister(0x11, 0x5A); // PEER - 23374442 to 23374585
writeRegister(0x12, 0x00); // PEER - 23374591 to 23374724
writeRegister(0x13, 0x5A); // PEER - 23374738 to 23374874
writeRegister(0x14, 0x1F); // TX Length - 23374887 to 23375029
writeRegister(0x02, 0x40); // Int1Msk - 23375037 to 23375170
writeRegister(0x03, 0x00); // Int2Msk - 23375184 to 23375317
writeRegister(0x00, 0xFF); // CS0 - 23375331 to 23375468
writeRegister(0x01, 0xFF); // CS1 - 23375481 to 23375622
writeRegister(0x16, 0xC0); // FIFO CTRL - 23375635 to 23375770
writeRegister(0x40, 0x02); // TX Buffer - 23375784 to 23375917
writeRegister(0x41, 0x09); // TX Buffer - 23375927 to 23376069
writeRegister(0x42, 0x81); // TX Buffer - 23376075 to 23376211
writeRegister(0x43, 0x00); // TX Buffer - 23376223 to 23376357
writeRegister(0x44, 0x23); // TX Buffer - 23376371 to 23376507
writeRegister(0x45, 0x01); // TX Buffer - 23376519 to 23376655
writeRegister(0x46, 0x13); // TX Buffer - 23376667 to 23376802
writeRegister(0x04, 0x07); // TX - 23376816 to 23376950
writeRegister(0x00, 0xFF); // CS0 - 23381435 to 23381574
writeRegister(0x01, 0xFF); // CS1 - 23381585 to 23381726
writeRegister(0x07, 0x1A); // Channel Selection - 23381740 to 23381879
writeRegister(0x0E, 0x5A); // ADDR - 23381893 to 23382029
writeRegister(0x0F, 0x00); // ADDR - 23382043 to 23382177
writeRegister(0x10, 0x5A); // ADDR - 23382191 to 23382326
writeRegister(0x11, 0x5A); // PEER - 23382339 to 23382476
writeRegister(0x12, 0x00); // PEER - 23382488 to 23382623
writeRegister(0x13, 0x5A); // PEER - 23382632 to 23382771
writeRegister(0x14, 0x1F); // TX Length - 23382785 to 23382920
writeRegister(0x02, 0x40); // Int1Msk - 23382934 to 23383067
writeRegister(0x03, 0x00); // Int2Msk - 23383081 to 23383214
writeRegister(0x00, 0xFF); // CS0 - 23383225 to 23383364
writeRegister(0x01, 0xFF); // CS1 - 23383378 to 23383516
writeRegister(0x16, 0xC0); // FIFO CTRL - 23383529 to 23383669
writeRegister(0x40, 0x02); // TX Buffer - 23383678 to 23383811
writeRegister(0x41, 0x09); // TX Buffer - 23383825 to 23383960
writeRegister(0x42, 0x80); // TX Buffer - 23383973 to 23384108
writeRegister(0x43, 0x00); // TX Buffer - 23384120 to 23384254
writeRegister(0x44, 0x23); // TX Buffer - 23384264 to 23384402
writeRegister(0x45, 0x01); // TX Buffer - 23384413 to 23384554
writeRegister(0x46, 0x13); // TX Buffer - 23384561 to 23384699
writeRegister(0x04, 0x07); // TX - 23384710 to 23384851
writeRegister(0x00, 0xFF); // CS0 - 23389468 to 23389607
writeRegister(0x01, 0xFF); // CS1 - 23389621 to 23389759
writeRegister(0x07, 0x1A); // Channel Selection - 23389777 to 23389912
writeRegister(0x0E, 0x5A); // ADDR - 23389927 to 23390062
writeRegister(0x0F, 0x00); // ADDR - 23390076 to 23390210
writeRegister(0x10, 0x5A); // ADDR - 23390224 to 23390359
writeRegister(0x11, 0x5A); // PEER - 23390372 to 23390508
writeRegister(0x12, 0x00); // PEER - 23390521 to 23390655
writeRegister(0x13, 0x5A); // PEER - 23390668 to 23390804
writeRegister(0x14, 0x1F); // TX Length - 23390818 to 23390961
writeRegister(0x02, 0x40); // Int1Msk - 23390967 to 23391100
writeRegister(0x03, 0x00); // Int2Msk - 23391114 to 23391247
writeRegister(0x00, 0xFF); // CS0 - 23391258 to 23391397
writeRegister(0x01, 0xFF); // CS1 - 23391411 to 23391555
writeRegister(0x16, 0xC0); // FIFO CTRL - 23391562 to 23391701
writeRegister(0x40, 0x02); // TX Buffer - 23391711 to 23391852
writeRegister(0x41, 0x09); // TX Buffer - 23391858 to 23391992
writeRegister(0x42, 0x7F); // TX Buffer - 23392006 to 23392147
writeRegister(0x43, 0x00); // TX Buffer - 23392156 to 23392293
writeRegister(0x44, 0x23); // TX Buffer - 23392304 to 23392446
writeRegister(0x45, 0x01); // TX Buffer - 23392452 to 23392594
writeRegister(0x46, 0x13); // TX Buffer - 23392600 to 23392743
writeRegister(0x04, 0x07); // TX - 23392749 to 23392891
writeRegister(0x00, 0xFF); // CS0 - 23397507 to 23397648
writeRegister(0x01, 0xFF); // CS1 - 23397661 to 23397797
writeRegister(0x07, 0x1A); // Channel Selection - 23397813 to 23397953
writeRegister(0x0E, 0x5A); // ADDR - 23397966 to 23398102
writeRegister(0x0F, 0x00); // ADDR - 23398115 to 23398250
writeRegister(0x10, 0x5A); // ADDR - 23398263 to 23398398
writeRegister(0x11, 0x5A); // PEER - 23398412 to 23398547
writeRegister(0x12, 0x00); // PEER - 23398561 to 23398694
writeRegister(0x13, 0x5A); // PEER - 23398708 to 23398843
writeRegister(0x14, 0x1F); // TX Length - 23398857 to 23398994
writeRegister(0x02, 0x40); // Int1Msk - 23399007 to 23399140
writeRegister(0x03, 0x00); // Int2Msk - 23399154 to 23399287
writeRegister(0x00, 0xFF); // CS0 - 23399297 to 23399438
writeRegister(0x01, 0xFF); // CS1 - 23399450 to 23399595
writeRegister(0x16, 0xC0); // FIFO CTRL - 23399602 to 23399740
writeRegister(0x40, 0x02); // TX Buffer - 23399750 to 23399884
writeRegister(0x41, 0x09); // TX Buffer - 23399897 to 23400033
writeRegister(0x42, 0x7E); // TX Buffer - 23400045 to 23400185
writeRegister(0x43, 0x00); // TX Buffer - 23400195 to 23400329
writeRegister(0x44, 0x23); // TX Buffer - 23400343 to 23400477
writeRegister(0x45, 0x01); // TX Buffer - 23400491 to 23400625
writeRegister(0x46, 0x13); // TX Buffer - 23400639 to 23400774
writeRegister(0x04, 0x07); // TX - 23400788 to 23400922
writeRegister(0x00, 0xFF); // CS0 - 23405546 to 23405687
writeRegister(0x01, 0xFF); // CS1 - 23405696 to 23405836
writeRegister(0x07, 0x1A); // Channel Selection - 23405852 to 23405990
writeRegister(0x0E, 0x5A); // ADDR - 23406005 to 23406141
writeRegister(0x0F, 0x00); // ADDR - 23406154 to 23406289
writeRegister(0x10, 0x5A); // ADDR - 23406302 to 23406437
writeRegister(0x11, 0x5A); // PEER - 23406451 to 23406586
writeRegister(0x12, 0x00); // PEER - 23406600 to 23406733
writeRegister(0x13, 0x5A); // PEER - 23406743 to 23406882
writeRegister(0x14, 0x1F); // TX Length - 23406896 to 23407033
writeRegister(0x02, 0x40); // Int1Msk - 23407046 to 23407179
writeRegister(0x03, 0x00); // Int2Msk - 23407193 to 23407326
writeRegister(0x00, 0xFF); // CS0 - 23407336 to 23407477
writeRegister(0x01, 0xFF); // CS1 - 23407489 to 23407626
writeRegister(0x16, 0xC0); // FIFO CTRL - 23407641 to 23407779
writeRegister(0x40, 0x02); // TX Buffer - 23407789 to 23407924
writeRegister(0x41, 0x09); // TX Buffer - 23407936 to 23408070
writeRegister(0x42, 0x7D); // TX Buffer - 23408084 to 23408228
writeRegister(0x43, 0x00); // TX Buffer - 23408234 to 23408368
writeRegister(0x44, 0x23); // TX Buffer - 23408382 to 23408516
writeRegister(0x45, 0x01); // TX Buffer - 23408530 to 23408664
writeRegister(0x46, 0x13); // TX Buffer - 23408678 to 23408813
writeRegister(0x04, 0x07); // TX - 23408827 to 23408961
writeRegister(0x00, 0xFF); // CS0 - 23413445 to 23413586
writeRegister(0x01, 0xFF); // CS1 - 23413595 to 23413735
writeRegister(0x07, 0x1A); // Channel Selection - 23413751 to 23413890
writeRegister(0x0E, 0x5A); // ADDR - 23413904 to 23414040
writeRegister(0x0F, 0x00); // ADDR - 23414054 to 23414188
writeRegister(0x10, 0x5A); // ADDR - 23414202 to 23414336
writeRegister(0x11, 0x5A); // PEER - 23414350 to 23414485
writeRegister(0x12, 0x00); // PEER - 23414499 to 23414632
writeRegister(0x13, 0x5A); // PEER - 23414646 to 23414782
writeRegister(0x14, 0x1F); // TX Length - 23414795 to 23414931
writeRegister(0x02, 0x40); // Int1Msk - 23414945 to 23415078
writeRegister(0x03, 0x00); // Int2Msk - 23415092 to 23415225
writeRegister(0x00, 0xFF); // CS0 - 23415235 to 23415376
writeRegister(0x01, 0xFF); // CS1 - 23415389 to 23415525
writeRegister(0x16, 0xC0); // FIFO CTRL - 23415540 to 23415678
writeRegister(0x40, 0x02); // TX Buffer - 23415689 to 23415822
writeRegister(0x41, 0x09); // TX Buffer - 23415836 to 23415971
writeRegister(0x42, 0x7C); // TX Buffer - 23415983 to 23416119
writeRegister(0x43, 0x00); // TX Buffer - 23416133 to 23416267
writeRegister(0x44, 0x23); // TX Buffer - 23416280 to 23416415
writeRegister(0x45, 0x01); // TX Buffer - 23416429 to 23416563
writeRegister(0x46, 0x13); // TX Buffer - 23416577 to 23416713
writeRegister(0x04, 0x07); // TX - 23416726 to 23416861
writeRegister(0x00, 0xFF); // CS0 - 23421484 to 23421626
writeRegister(0x01, 0xFF); // CS1 - 23421634 to 23421775
writeRegister(0x07, 0x1A); // Channel Selection - 23421790 to 23421928
writeRegister(0x0E, 0x5A); // ADDR - 23421939 to 23422078
writeRegister(0x0F, 0x00); // ADDR - 23422092 to 23422226
writeRegister(0x10, 0x5A); // ADDR - 23422237 to 23422375
writeRegister(0x11, 0x5A); // PEER - 23422385 to 23422524
writeRegister(0x12, 0x00); // PEER - 23422537 to 23422671
writeRegister(0x13, 0x5A); // PEER - 23422681 to 23422820
writeRegister(0x14, 0x1F); // TX Length - 23422830 to 23422971
writeRegister(0x02, 0x40); // Int1Msk - 23422983 to 23423118
writeRegister(0x03, 0x00); // Int2Msk - 23423127 to 23423260
writeRegister(0x00, 0xFF); // CS0 - 23423274 to 23423413
writeRegister(0x01, 0xFF); // CS1 - 23423424 to 23423565
writeRegister(0x16, 0xC0); // FIFO CTRL - 23423579 to 23423713
writeRegister(0x40, 0x02); // TX Buffer - 23423727 to 23423860
writeRegister(0x41, 0x09); // TX Buffer - 23423874 to 23424008
writeRegister(0x42, 0x7B); // TX Buffer - 23424022 to 23424158
writeRegister(0x43, 0x00); // TX Buffer - 23424172 to 23424306
writeRegister(0x44, 0x23); // TX Buffer - 23424319 to 23424455
writeRegister(0x45, 0x01); // TX Buffer - 23424468 to 23424603
writeRegister(0x46, 0x13); // TX Buffer - 23424616 to 23424752
writeRegister(0x04, 0x07); // TX - 23424765 to 23424900
writeRegister(0x00, 0xFF); // CS0 - 23429523 to 23429660
writeRegister(0x01, 0xFF); // CS1 - 23429673 to 23429814
writeRegister(0x07, 0x1A); // Channel Selection - 23429829 to 23429964
writeRegister(0x0E, 0x5A); // ADDR - 23429978 to 23430117
writeRegister(0x0F, 0x00); // ADDR - 23430128 to 23430265
writeRegister(0x10, 0x5A); // ADDR - 23430276 to 23430414
writeRegister(0x11, 0x5A); // PEER - 23430424 to 23430563
writeRegister(0x12, 0x00); // PEER - 23430573 to 23430706
writeRegister(0x13, 0x5A); // PEER - 23430720 to 23430859
writeRegister(0x14, 0x1F); // TX Length - 23430869 to 23431008
writeRegister(0x02, 0x40); // Int1Msk - 23431022 to 23431155
writeRegister(0x03, 0x00); // Int2Msk - 23431166 to 23431299
writeRegister(0x00, 0xFF); // CS0 - 23431313 to 23431456
writeRegister(0x01, 0xFF); // CS1 - 23431463 to 23431604
writeRegister(0x16, 0xC0); // FIFO CTRL - 23431617 to 23431752
writeRegister(0x40, 0x02); // TX Buffer - 23431766 to 23431899
writeRegister(0x41, 0x09); // TX Buffer - 23431913 to 23432047
writeRegister(0x42, 0x7A); // TX Buffer - 23432057 to 23432198
writeRegister(0x43, 0x00); // TX Buffer - 23432210 to 23432344
writeRegister(0x44, 0x23); // TX Buffer - 23432354 to 23432492
writeRegister(0x45, 0x01); // TX Buffer - 23432503 to 23432640
writeRegister(0x46, 0x13); // TX Buffer - 23432651 to 23432789
writeRegister(0x04, 0x07); // TX - 23432800 to 23432937
writeRegister(0x00, 0xFF); // CS0 - 23437558 to 23437697
writeRegister(0x01, 0xFF); // CS1 - 23437711 to 23437855
writeRegister(0x07, 0x1A); // Channel Selection - 23437867 to 23438002
writeRegister(0x0E, 0x5A); // ADDR - 23438017 to 23438160
writeRegister(0x0F, 0x00); // ADDR - 23438166 to 23438300
writeRegister(0x10, 0x5A); // ADDR - 23438314 to 23438449
writeRegister(0x11, 0x5A); // PEER - 23438462 to 23438604
writeRegister(0x12, 0x00); // PEER - 23438611 to 23438745
writeRegister(0x13, 0x5A); // PEER - 23438758 to 23438894
writeRegister(0x14, 0x1F); // TX Length - 23438908 to 23439051
writeRegister(0x02, 0x40); // Int1Msk - 23439057 to 23439190
writeRegister(0x03, 0x00); // Int2Msk - 23439204 to 23439337
writeRegister(0x00, 0xFF); // CS0 - 23439351 to 23439487
writeRegister(0x01, 0xFF); // CS1 - 23439501 to 23439641
writeRegister(0x16, 0xC0); // FIFO CTRL - 23439656 to 23439791
writeRegister(0x40, 0x02); // TX Buffer - 23439804 to 23439938
writeRegister(0x41, 0x09); // TX Buffer - 23439948 to 23440090
writeRegister(0x42, 0x79); // TX Buffer - 23440096 to 23440236
writeRegister(0x43, 0x00); // TX Buffer - 23440245 to 23440385
writeRegister(0x44, 0x23); // TX Buffer - 23440393 to 23440535
writeRegister(0x45, 0x01); // TX Buffer - 23440541 to 23440675
writeRegister(0x46, 0x13); // TX Buffer - 23440689 to 23440832
writeRegister(0x04, 0x07); // TX - 23440838 to 23440972
writeRegister(0x00, 0xFF); // CS0 - 23445457 to 23445596
writeRegister(0x01, 0xFF); // CS1 - 23445610 to 23445754
writeRegister(0x07, 0x1A); // Channel Selection - 23445766 to 23445901
writeRegister(0x0E, 0x5A); // ADDR - 23445915 to 23446051
writeRegister(0x0F, 0x00); // ADDR - 23446065 to 23446199
writeRegister(0x10, 0x5A); // ADDR - 23446213 to 23446349
writeRegister(0x11, 0x5A); // PEER - 23446361 to 23446496
writeRegister(0x12, 0x00); // PEER - 23446510 to 23446643
writeRegister(0x13, 0x5A); // PEER - 23446657 to 23446793
writeRegister(0x14, 0x1F); // TX Length - 23446807 to 23446950
writeRegister(0x02, 0x40); // Int1Msk - 23446956 to 23447089
writeRegister(0x03, 0x00); // Int2Msk - 23447103 to 23447236
writeRegister(0x00, 0xFF); // CS0 - 23447250 to 23447386
writeRegister(0x01, 0xFF); // CS1 - 23447400 to 23447541
writeRegister(0x16, 0xC0); // FIFO CTRL - 23447555 to 23447689
writeRegister(0x40, 0x02); // TX Buffer - 23447703 to 23447836
writeRegister(0x41, 0x09); // TX Buffer - 23447847 to 23447982
writeRegister(0x42, 0x78); // TX Buffer - 23447995 to 23448133
writeRegister(0x43, 0x00); // TX Buffer - 23448144 to 23448277
writeRegister(0x44, 0x23); // TX Buffer - 23448291 to 23448427
writeRegister(0x45, 0x01); // TX Buffer - 23448440 to 23448575
writeRegister(0x46, 0x13); // TX Buffer - 23448587 to 23448724
writeRegister(0x04, 0x07); // TX - 23448736 to 23448872
writeRegister(0x00, 0xFF); // CS0 - 23453495 to 23453634
writeRegister(0x01, 0xFF); // CS1 - 23453645 to 23453786
writeRegister(0x07, 0x1A); // Channel Selection - 23453800 to 23453939
writeRegister(0x0E, 0x5A); // ADDR - 23453950 to 23454089
writeRegister(0x0F, 0x00); // ADDR - 23454103 to 23454237
writeRegister(0x10, 0x5A); // ADDR - 23454251 to 23454385
writeRegister(0x11, 0x5A); // PEER - 23454399 to 23454534
writeRegister(0x12, 0x00); // PEER - 23454548 to 23454681
writeRegister(0x13, 0x5A); // PEER - 23454692 to 23454831
writeRegister(0x14, 0x1F); // TX Length - 23454845 to 23454980
writeRegister(0x02, 0x40); // Int1Msk - 23454994 to 23455127
writeRegister(0x03, 0x00); // Int2Msk - 23455138 to 23455277
writeRegister(0x00, 0xFF); // CS0 - 23455285 to 23455424
writeRegister(0x01, 0xFF); // CS1 - 23455434 to 23455576
writeRegister(0x16, 0xC0); // FIFO CTRL - 23455589 to 23455730
writeRegister(0x40, 0x02); // TX Buffer - 23455738 to 23455871
writeRegister(0x41, 0x09); // TX Buffer - 23455885 to 23456020
writeRegister(0x42, 0x77); // TX Buffer - 23456033 to 23456170
writeRegister(0x43, 0x00); // TX Buffer - 23456183 to 23456316
writeRegister(0x44, 0x23); // TX Buffer - 23456330 to 23456466
writeRegister(0x45, 0x01); // TX Buffer - 23456478 to 23456614
writeRegister(0x46, 0x13); // TX Buffer - 23456626 to 23456763
writeRegister(0x04, 0x07); // TX - 23456775 to 23456911
writeRegister(0x00, 0xFF); // CS0 - 23461534 to 23461677
writeRegister(0x01, 0xFF); // CS1 - 23461683 to 23461825
writeRegister(0x07, 0x1A); // Channel Selection - 23461839 to 23461982
writeRegister(0x0E, 0x5A); // ADDR - 23461989 to 23462128
writeRegister(0x0F, 0x00); // ADDR - 23462142 to 23462276
writeRegister(0x10, 0x5A); // ADDR - 23462286 to 23462424
writeRegister(0x11, 0x5A); // PEER - 23462435 to 23462573
writeRegister(0x12, 0x00); // PEER - 23462587 to 23462720
writeRegister(0x13, 0x5A); // PEER - 23462731 to 23462870
writeRegister(0x14, 0x1F); // TX Length - 23462880 to 23463019
writeRegister(0x02, 0x40); // Int1Msk - 23463033 to 23463166
writeRegister(0x03, 0x00); // Int2Msk - 23463176 to 23463310
writeRegister(0x00, 0xFF); // CS0 - 23463323 to 23463463
writeRegister(0x01, 0xFF); // CS1 - 23463473 to 23463613
writeRegister(0x16, 0xC0); // FIFO CTRL - 23463628 to 23463763
writeRegister(0x40, 0x02); // TX Buffer - 23463777 to 23463910
writeRegister(0x41, 0x09); // TX Buffer - 23463924 to 23464059
writeRegister(0x42, 0x76); // TX Buffer - 23464072 to 23464207
writeRegister(0x43, 0x00); // TX Buffer - 23464221 to 23464355
writeRegister(0x44, 0x23); // TX Buffer - 23464368 to 23464503
writeRegister(0x45, 0x01); // TX Buffer - 23464517 to 23464651
writeRegister(0x46, 0x13); // TX Buffer - 23464661 to 23464800
writeRegister(0x04, 0x07); // TX - 23464814 to 23464948
writeRegister(0x00, 0xFF); // CS0 - 23469572 to 23469708
writeRegister(0x01, 0xFF); // CS1 - 23469722 to 23469863
writeRegister(0x07, 0x1A); // Channel Selection - 23469878 to 23470013
writeRegister(0x0E, 0x5A); // ADDR - 23470027 to 23470166
writeRegister(0x0F, 0x00); // ADDR - 23470177 to 23470317
writeRegister(0x10, 0x5A); // ADDR - 23470325 to 23470467
writeRegister(0x11, 0x5A); // PEER - 23470473 to 23470612
writeRegister(0x12, 0x00); // PEER - 23470622 to 23470755
writeRegister(0x13, 0x5A); // PEER - 23470769 to 23470911
writeRegister(0x14, 0x1F); // TX Length - 23470919 to 23471059
writeRegister(0x02, 0x40); // Int1Msk - 23471068 to 23471201
writeRegister(0x03, 0x00); // Int2Msk - 23471215 to 23471348
writeRegister(0x00, 0xFF); // CS0 - 23471362 to 23471498
writeRegister(0x01, 0xFF); // CS1 - 23471512 to 23471653
writeRegister(0x16, 0xC0); // FIFO CTRL - 23471667 to 23471801
writeRegister(0x40, 0x02); // TX Buffer - 23471815 to 23471948
writeRegister(0x41, 0x09); // TX Buffer - 23471959 to 23472100
writeRegister(0x42, 0x75); // TX Buffer - 23472107 to 23472247
writeRegister(0x43, 0x00); // TX Buffer - 23472256 to 23472393
writeRegister(0x44, 0x23); // TX Buffer - 23472404 to 23472546
writeRegister(0x45, 0x01); // TX Buffer - 23472552 to 23472694
writeRegister(0x46, 0x13); // TX Buffer - 23472700 to 23472843
writeRegister(0x04, 0x07); // TX - 23472849 to 23472989
writeRegister(0x00, 0xFF); // CS0 - 23477467 to 23477608
writeRegister(0x01, 0xFF); // CS1 - 23477621 to 23477765
writeRegister(0x07, 0x1A); // Channel Selection - 23477776 to 23477912
writeRegister(0x0E, 0x5A); // ADDR - 23477926 to 23478065
writeRegister(0x0F, 0x00); // ADDR - 23478076 to 23478210
writeRegister(0x10, 0x5A); // ADDR - 23478224 to 23478358
writeRegister(0x11, 0x5A); // PEER - 23478372 to 23478511
writeRegister(0x12, 0x00); // PEER - 23478521 to 23478654
writeRegister(0x13, 0x5A); // PEER - 23478668 to 23478804
writeRegister(0x14, 0x1F); // TX Length - 23478817 to 23478956
writeRegister(0x02, 0x40); // Int1Msk - 23478967 to 23479100
writeRegister(0x03, 0x00); // Int2Msk - 23479114 to 23479247
writeRegister(0x00, 0xFF); // CS0 - 23479261 to 23479398
writeRegister(0x01, 0xFF); // CS1 - 23479411 to 23479552
writeRegister(0x16, 0xC0); // FIFO CTRL - 23479565 to 23479700
writeRegister(0x40, 0x02); // TX Buffer - 23479714 to 23479847
writeRegister(0x41, 0x09); // TX Buffer - 23479857 to 23479999
writeRegister(0x42, 0x74); // TX Buffer - 23480005 to 23480144
writeRegister(0x43, 0x00); // TX Buffer - 23480154 to 23480288
writeRegister(0x44, 0x23); // TX Buffer - 23480302 to 23480438
writeRegister(0x45, 0x01); // TX Buffer - 23480450 to 23480584
writeRegister(0x46, 0x13); // TX Buffer - 23480598 to 23480733
writeRegister(0x04, 0x07); // TX - 23480747 to 23480881
writeRegister(0x00, 0xFF); // CS0 - 23485505 to 23485646
writeRegister(0x01, 0xFF); // CS1 - 23485655 to 23485795
writeRegister(0x07, 0x1A); // Channel Selection - 23485811 to 23485950
writeRegister(0x0E, 0x5A); // ADDR - 23485964 to 23486100
writeRegister(0x0F, 0x00); // ADDR - 23486114 to 23486248
writeRegister(0x10, 0x5A); // ADDR - 23486261 to 23486396
writeRegister(0x11, 0x5A); // PEER - 23486410 to 23486545
writeRegister(0x12, 0x00); // PEER - 23486559 to 23486692
writeRegister(0x13, 0x5A); // PEER - 23486702 to 23486843
writeRegister(0x14, 0x1F); // TX Length - 23486855 to 23486992
writeRegister(0x02, 0x40); // Int1Msk - 23487005 to 23487138
writeRegister(0x03, 0x00); // Int2Msk - 23487152 to 23487285
writeRegister(0x00, 0xFF); // CS0 - 23487295 to 23487436
writeRegister(0x01, 0xFF); // CS1 - 23487449 to 23487585
writeRegister(0x16, 0xC0); // FIFO CTRL - 23487600 to 23487738
writeRegister(0x40, 0x02); // TX Buffer - 23487748 to 23487882
writeRegister(0x41, 0x09); // TX Buffer - 23487895 to 23488031
writeRegister(0x42, 0x73); // TX Buffer - 23488043 to 23488179
writeRegister(0x43, 0x00); // TX Buffer - 23488193 to 23488328
writeRegister(0x44, 0x23); // TX Buffer - 23488340 to 23488476
writeRegister(0x45, 0x01); // TX Buffer - 23488489 to 23488624
writeRegister(0x46, 0x13); // TX Buffer - 23488637 to 23488773
writeRegister(0x04, 0x07); // TX - 23488786 to 23488921
writeRegister(0x00, 0xFF); // CS0 - 23493544 to 23493687
writeRegister(0x01, 0xFF); // CS1 - 23493694 to 23493835
writeRegister(0x07, 0x1A); // Channel Selection - 23493849 to 23493991
writeRegister(0x0E, 0x5A); // ADDR - 23493999 to 23494138
writeRegister(0x0F, 0x00); // ADDR - 23494152 to 23494286
writeRegister(0x10, 0x5A); // ADDR - 23494297 to 23494435
writeRegister(0x11, 0x5A); // PEER - 23494445 to 23494584
writeRegister(0x12, 0x00); // PEER - 23494597 to 23494731
writeRegister(0x13, 0x5A); // PEER - 23494741 to 23494880
writeRegister(0x14, 0x1F); // TX Length - 23494890 to 23495029
writeRegister(0x02, 0x40); // Int1Msk - 23495043 to 23495176
writeRegister(0x03, 0x00); // Int2Msk - 23495187 to 23495320
writeRegister(0x00, 0xFF); // CS0 - 23495334 to 23495473
writeRegister(0x01, 0xFF); // CS1 - 23495484 to 23495625
writeRegister(0x16, 0xC0); // FIFO CTRL - 23495638 to 23495773
writeRegister(0x40, 0x02); // TX Buffer - 23495787 to 23495920
writeRegister(0x41, 0x09); // TX Buffer - 23495934 to 23496068
writeRegister(0x42, 0x72); // TX Buffer - 23496082 to 23496217
writeRegister(0x43, 0x00); // TX Buffer - 23496231 to 23496364
writeRegister(0x44, 0x23); // TX Buffer - 23496375 to 23496514
writeRegister(0x45, 0x01); // TX Buffer - 23496523 to 23496662
writeRegister(0x46, 0x13); // TX Buffer - 23496671 to 23496811
writeRegister(0x04, 0x07); // TX - 23496820 to 23496959
writeRegister(0x00, 0xFF); // CS0 - 23501578 to 23501719
writeRegister(0x01, 0xFF); // CS1 - 23501732 to 23501876
writeRegister(0x07, 0x1A); // Channel Selection - 23501887 to 23502023
writeRegister(0x0E, 0x5A); // ADDR - 23502037 to 23502179
writeRegister(0x0F, 0x00); // ADDR - 23502187 to 23502321
writeRegister(0x10, 0x5A); // ADDR - 23502334 to 23502469
writeRegister(0x11, 0x5A); // PEER - 23502483 to 23502626
writeRegister(0x12, 0x00); // PEER - 23502632 to 23502765
writeRegister(0x13, 0x5A); // PEER - 23502779 to 23502916
writeRegister(0x14, 0x1F); // TX Length - 23502928 to 23503071
writeRegister(0x02, 0x40); // Int1Msk - 23503078 to 23503211
writeRegister(0x03, 0x00); // Int2Msk - 23503225 to 23503358
writeRegister(0x00, 0xFF); // CS0 - 23503372 to 23503509
writeRegister(0x01, 0xFF); // CS1 - 23503522 to 23503663
writeRegister(0x16, 0xC0); // FIFO CTRL - 23503676 to 23503811
writeRegister(0x40, 0x02); // TX Buffer - 23503825 to 23503958
writeRegister(0x41, 0x09); // TX Buffer - 23503968 to 23504110
writeRegister(0x42, 0x71); // TX Buffer - 23504116 to 23504259
writeRegister(0x43, 0x00); // TX Buffer - 23504265 to 23504399
writeRegister(0x44, 0x23); // TX Buffer - 23504413 to 23504547
writeRegister(0x45, 0x01); // TX Buffer - 23504561 to 23504695
writeRegister(0x46, 0x13); // TX Buffer - 23504709 to 23504844
writeRegister(0x04, 0x07); // TX - 23504858 to 23504992
writeRegister(0x00, 0xFF); // CS0 - 23509477 to 23509616
writeRegister(0x01, 0xFF); // CS1 - 23509630 to 23509768
writeRegister(0x07, 0x1A); // Channel Selection - 23509782 to 23509921
writeRegister(0x0E, 0x5A); // ADDR - 23509935 to 23510071
writeRegister(0x0F, 0x00); // ADDR - 23510085 to 23510219
writeRegister(0x10, 0x5A); // ADDR - 23510233 to 23510367
writeRegister(0x11, 0x5A); // PEER - 23510381 to 23510516
writeRegister(0x12, 0x00); // PEER - 23510530 to 23510663
writeRegister(0x13, 0x5A); // PEER - 23510677 to 23510813
writeRegister(0x14, 0x1F); // TX Length - 23510827 to 23510962
writeRegister(0x02, 0x40); // Int1Msk - 23510976 to 23511109
writeRegister(0x03, 0x00); // Int2Msk - 23511123 to 23511256
writeRegister(0x00, 0xFF); // CS0 - 23511267 to 23511406
writeRegister(0x01, 0xFF); // CS1 - 23511420 to 23511564
writeRegister(0x16, 0xC0); // FIFO CTRL - 23511571 to 23511709
writeRegister(0x40, 0x02); // TX Buffer - 23511720 to 23511853
writeRegister(0x41, 0x09); // TX Buffer - 23511867 to 23512002
writeRegister(0x42, 0x70); // TX Buffer - 23512015 to 23512149
writeRegister(0x43, 0x00); // TX Buffer - 23512163 to 23512297
writeRegister(0x44, 0x23); // TX Buffer - 23512311 to 23512445
writeRegister(0x45, 0x01); // TX Buffer - 23512459 to 23512593
writeRegister(0x46, 0x13); // TX Buffer - 23512607 to 23512742
writeRegister(0x04, 0x07); // TX - 23512756 to 23512890
writeRegister(0x00, 0xFF); // CS0 - 23517514 to 23517650
writeRegister(0x01, 0xFF); // CS1 - 23517664 to 23517804
writeRegister(0x07, 0x1A); // Channel Selection - 23517820 to 23517955
writeRegister(0x0E, 0x5A); // ADDR - 23517969 to 23518110
writeRegister(0x0F, 0x00); // ADDR - 23518119 to 23518258
writeRegister(0x10, 0x5A); // ADDR - 23518267 to 23518405
writeRegister(0x11, 0x5A); // PEER - 23518415 to 23518554
writeRegister(0x12, 0x00); // PEER - 23518564 to 23518705
writeRegister(0x13, 0x5A); // PEER - 23518711 to 23518850
writeRegister(0x14, 0x1F); // TX Length - 23518861 to 23519001
writeRegister(0x02, 0x40); // Int1Msk - 23519013 to 23519147
writeRegister(0x03, 0x00); // Int2Msk - 23519157 to 23519290
writeRegister(0x00, 0xFF); // CS0 - 23519304 to 23519448
writeRegister(0x01, 0xFF); // CS1 - 23519454 to 23519595
writeRegister(0x16, 0xC0); // FIFO CTRL - 23519609 to 23519743
writeRegister(0x40, 0x02); // TX Buffer - 23519757 to 23519890
writeRegister(0x41, 0x09); // TX Buffer - 23519904 to 23520038
writeRegister(0x42, 0x6F); // TX Buffer - 23520049 to 23520188
writeRegister(0x43, 0x00); // TX Buffer - 23520202 to 23520336
writeRegister(0x44, 0x23); // TX Buffer - 23520350 to 23520484
writeRegister(0x45, 0x01); // TX Buffer - 23520498 to 23520632
writeRegister(0x46, 0x13); // TX Buffer - 23520642 to 23520781
writeRegister(0x04, 0x07); // TX - 23520795 to 23520929
writeRegister(0x00, 0xFF); // CS0 - 23525553 to 23525689
writeRegister(0x01, 0xFF); // CS1 - 23525703 to 23525844
writeRegister(0x07, 0x1A); // Channel Selection - 23525859 to 23525994
writeRegister(0x0E, 0x5A); // ADDR - 23526008 to 23526147
writeRegister(0x0F, 0x00); // ADDR - 23526158 to 23526295
writeRegister(0x10, 0x5A); // ADDR - 23526306 to 23526444
writeRegister(0x11, 0x5A); // PEER - 23526454 to 23526593
writeRegister(0x12, 0x00); // PEER - 23526603 to 23526736
writeRegister(0x13, 0x5A); // PEER - 23526750 to 23526889
writeRegister(0x14, 0x1F); // TX Length - 23526900 to 23527040
writeRegister(0x02, 0x40); // Int1Msk - 23527049 to 23527182
writeRegister(0x03, 0x00); // Int2Msk - 23527196 to 23527329
writeRegister(0x00, 0xFF); // CS0 - 23527343 to 23527479
writeRegister(0x01, 0xFF); // CS1 - 23527493 to 23527634
writeRegister(0x16, 0xC0); // FIFO CTRL - 23527648 to 23527782
writeRegister(0x40, 0x02); // TX Buffer - 23527796 to 23527929
writeRegister(0x41, 0x09); // TX Buffer - 23527940 to 23528077
writeRegister(0x42, 0x6E); // TX Buffer - 23528088 to 23528227
writeRegister(0x43, 0x00); // TX Buffer - 23528240 to 23528374
writeRegister(0x44, 0x23); // TX Buffer - 23528385 to 23528524
writeRegister(0x45, 0x01); // TX Buffer - 23528533 to 23528675
writeRegister(0x46, 0x13); // TX Buffer - 23528681 to 23528821
writeRegister(0x04, 0x07); // TX - 23528830 to 23528972
writeRegister(0x00, 0xFF); // CS0 - 23533452 to 23533589
writeRegister(0x01, 0xFF); // CS1 - 23533602 to 23533743
writeRegister(0x07, 0x1A); // Channel Selection - 23533757 to 23533893
writeRegister(0x0E, 0x5A); // ADDR - 23533907 to 23534046
writeRegister(0x0F, 0x00); // ADDR - 23534057 to 23534197
writeRegister(0x10, 0x5A); // ADDR - 23534205 to 23534347
writeRegister(0x11, 0x5A); // PEER - 23534353 to 23534492
writeRegister(0x12, 0x00); // PEER - 23534502 to 23534635
writeRegister(0x13, 0x5A); // PEER - 23534649 to 23534791
writeRegister(0x14, 0x1F); // TX Length - 23534798 to 23534937
writeRegister(0x02, 0x40); // Int1Msk - 23534948 to 23535081
writeRegister(0x03, 0x00); // Int2Msk - 23535095 to 23535228
writeRegister(0x00, 0xFF); // CS0 - 23535242 to 23535379
writeRegister(0x01, 0xFF); // CS1 - 23535392 to 23535533
writeRegister(0x16, 0xC0); // FIFO CTRL - 23535546 to 23535681
writeRegister(0x40, 0x02); // TX Buffer - 23535695 to 23535828
writeRegister(0x41, 0x09); // TX Buffer - 23535838 to 23535980
writeRegister(0x42, 0x6D); // TX Buffer - 23535986 to 23536127
writeRegister(0x43, 0x00); // TX Buffer - 23536136 to 23536273
writeRegister(0x44, 0x23); // TX Buffer - 23536283 to 23536425
writeRegister(0x45, 0x01); // TX Buffer - 23536432 to 23536573
writeRegister(0x46, 0x13); // TX Buffer - 23536580 to 23536722
writeRegister(0x04, 0x07); // TX - 23536729 to 23536870
writeRegister(0x00, 0xFF); // CS0 - 23541487 to 23541626
writeRegister(0x01, 0xFF); // CS1 - 23541640 to 23541778
writeRegister(0x07, 0x1A); // Channel Selection - 23541793 to 23541931
writeRegister(0x0E, 0x5A); // ADDR - 23541946 to 23542081
writeRegister(0x0F, 0x00); // ADDR - 23542095 to 23542229
writeRegister(0x10, 0x5A); // ADDR - 23542243 to 23542378
writeRegister(0x11, 0x5A); // PEER - 23542391 to 23542527
writeRegister(0x12, 0x00); // PEER - 23542540 to 23542674
writeRegister(0x13, 0x5A); // PEER - 23542687 to 23542823
writeRegister(0x14, 0x1F); // TX Length - 23542837 to 23542972
writeRegister(0x02, 0x40); // Int1Msk - 23542986 to 23543119
writeRegister(0x03, 0x00); // Int2Msk - 23543133 to 23543266
writeRegister(0x00, 0xFF); // CS0 - 23543277 to 23543416
writeRegister(0x01, 0xFF); // CS1 - 23543430 to 23543574
writeRegister(0x16, 0xC0); // FIFO CTRL - 23543581 to 23543720
writeRegister(0x40, 0x02); // TX Buffer - 23543730 to 23543863
writeRegister(0x41, 0x09); // TX Buffer - 23543877 to 23544011
writeRegister(0x42, 0x6C); // TX Buffer - 23544025 to 23544160
writeRegister(0x43, 0x00); // TX Buffer - 23544174 to 23544309
writeRegister(0x44, 0x23); // TX Buffer - 23544321 to 23544457
writeRegister(0x45, 0x01); // TX Buffer - 23544470 to 23544605
writeRegister(0x46, 0x13); // TX Buffer - 23544618 to 23544754
writeRegister(0x04, 0x07); // TX - 23544767 to 23544902
writeRegister(0x00, 0xFF); // CS0 - 23549525 to 23549668
writeRegister(0x01, 0xFF); // CS1 - 23549675 to 23549816
writeRegister(0x07, 0x1A); // Channel Selection - 23549830 to 23549969
writeRegister(0x0E, 0x5A); // ADDR - 23549980 to 23550119
writeRegister(0x0F, 0x00); // ADDR - 23550133 to 23550267
writeRegister(0x10, 0x5A); // ADDR - 23550278 to 23550416
writeRegister(0x11, 0x5A); // PEER - 23550426 to 23550565
writeRegister(0x12, 0x00); // PEER - 23550578 to 23550712
writeRegister(0x13, 0x5A); // PEER - 23550722 to 23550861
writeRegister(0x14, 0x1F); // TX Length - 23550871 to 23551010
writeRegister(0x02, 0x40); // Int1Msk - 23551024 to 23551157
writeRegister(0x03, 0x00); // Int2Msk - 23551168 to 23551301
writeRegister(0x00, 0xFF); // CS0 - 23551315 to 23551454
writeRegister(0x01, 0xFF); // CS1 - 23551465 to 23551606
writeRegister(0x16, 0xC0); // FIFO CTRL - 23551619 to 23551754
writeRegister(0x40, 0x02); // TX Buffer - 23551768 to 23551901
writeRegister(0x41, 0x09); // TX Buffer - 23551915 to 23552049
writeRegister(0x42, 0x6B); // TX Buffer - 23552063 to 23552200
writeRegister(0x43, 0x00); // TX Buffer - 23552212 to 23552346
writeRegister(0x44, 0x23); // TX Buffer - 23552360 to 23552494
writeRegister(0x45, 0x01); // TX Buffer - 23552508 to 23552642
writeRegister(0x46, 0x13); // TX Buffer - 23552653 to 23552791
writeRegister(0x04, 0x07); // TX - 23552805 to 23552939
writeRegister(0x00, 0xFF); // CS0 - 23557566 to 23557707
writeRegister(0x01, 0xFF); // CS1 - 23557719 to 23557857
writeRegister(0x07, 0x1A); // Channel Selection - 23557872 to 23558010
writeRegister(0x0E, 0x5A); // ADDR - 23558025 to 23558160
writeRegister(0x0F, 0x00); // ADDR - 23558174 to 23558308
writeRegister(0x10, 0x5A); // ADDR - 23558322 to 23558457
writeRegister(0x11, 0x5A); // PEER - 23558471 to 23558606
writeRegister(0x12, 0x00); // PEER - 23558619 to 23558753
writeRegister(0x13, 0x5A); // PEER - 23558766 to 23558902
writeRegister(0x14, 0x1F); // TX Length - 23558916 to 23559053
writeRegister(0x02, 0x40); // Int1Msk - 23559065 to 23559199
writeRegister(0x03, 0x00); // Int2Msk - 23559212 to 23559347
writeRegister(0x00, 0xFF); // CS0 - 23559356 to 23559495
writeRegister(0x01, 0xFF); // CS1 - 23559509 to 23559653
writeRegister(0x16, 0xC0); // FIFO CTRL - 23559661 to 23559799
writeRegister(0x40, 0x02); // TX Buffer - 23559809 to 23559942
writeRegister(0x41, 0x09); // TX Buffer - 23559956 to 23560090
writeRegister(0x42, 0x6A); // TX Buffer - 23560104 to 23560239
writeRegister(0x43, 0x00); // TX Buffer - 23560253 to 23560387
writeRegister(0x44, 0x23); // TX Buffer - 23560400 to 23560535
writeRegister(0x45, 0x01); // TX Buffer - 23560549 to 23560683
writeRegister(0x46, 0x13); // TX Buffer - 23560697 to 23560833
writeRegister(0x04, 0x07); // TX - 23560846 to 23560981
writeRegister(0x00, 0xFF); // CS0 - 23565464 to 23565605
writeRegister(0x01, 0xFF); // CS1 - 23565614 to 23565754
writeRegister(0x07, 0x1A); // Channel Selection - 23565770 to 23565910
writeRegister(0x0E, 0x5A); // ADDR - 23565923 to 23566059
writeRegister(0x0F, 0x00); // ADDR - 23566072 to 23566207
writeRegister(0x10, 0x5A); // ADDR - 23566220 to 23566355
writeRegister(0x11, 0x5A); // PEER - 23566369 to 23566504
writeRegister(0x12, 0x00); // PEER - 23566518 to 23566651
writeRegister(0x13, 0x5A); // PEER - 23566661 to 23566800
writeRegister(0x14, 0x1F); // TX Length - 23566814 to 23566951
writeRegister(0x02, 0x40); // Int1Msk - 23566964 to 23567097
writeRegister(0x03, 0x00); // Int2Msk - 23567111 to 23567244
writeRegister(0x00, 0xFF); // CS0 - 23567254 to 23567395
writeRegister(0x01, 0xFF); // CS1 - 23567407 to 23567544
writeRegister(0x16, 0xC0); // FIFO CTRL - 23567559 to 23567697
writeRegister(0x40, 0x02); // TX Buffer - 23567707 to 23567841
writeRegister(0x41, 0x09); // TX Buffer - 23567854 to 23567990
writeRegister(0x42, 0x69); // TX Buffer - 23568002 to 23568137
writeRegister(0x43, 0x00); // TX Buffer - 23568151 to 23568285
writeRegister(0x44, 0x23); // TX Buffer - 23568299 to 23568433
writeRegister(0x45, 0x01); // TX Buffer - 23568447 to 23568581
writeRegister(0x46, 0x13); // TX Buffer - 23568595 to 23568730
writeRegister(0x04, 0x07); // TX - 23568744 to 23568878
writeRegister(0x00, 0xFF); // CS0 - 23573502 to 23573638
writeRegister(0x01, 0xFF); // CS1 - 23573652 to 23573792
writeRegister(0x07, 0x1A); // Channel Selection - 23573808 to 23573943
writeRegister(0x0E, 0x5A); // ADDR - 23573958 to 23574097
writeRegister(0x0F, 0x00); // ADDR - 23574107 to 23574245
writeRegister(0x10, 0x5A); // ADDR - 23574255 to 23574393
writeRegister(0x11, 0x5A); // PEER - 23574403 to 23574542
writeRegister(0x12, 0x00); // PEER - 23574552 to 23574686
writeRegister(0x13, 0x5A); // PEER - 23574699 to 23574838
writeRegister(0x14, 0x1F); // TX Length - 23574849 to 23574989
writeRegister(0x02, 0x40); // Int1Msk - 23574998 to 23575139
writeRegister(0x03, 0x00); // Int2Msk - 23575145 to 23575278
writeRegister(0x00, 0xFF); // CS0 - 23575292 to 23575436
writeRegister(0x01, 0xFF); // CS1 - 23575442 to 23575582
writeRegister(0x16, 0xC0); // FIFO CTRL - 23575597 to 23575733
writeRegister(0x40, 0x02); // TX Buffer - 23575745 to 23575880
writeRegister(0x41, 0x09); // TX Buffer - 23575889 to 23576026
writeRegister(0x42, 0x68); // TX Buffer - 23576037 to 23576175
writeRegister(0x43, 0x00); // TX Buffer - 23576185 to 23576325
writeRegister(0x44, 0x23); // TX Buffer - 23576333 to 23576475
writeRegister(0x45, 0x01); // TX Buffer - 23576481 to 23576615
writeRegister(0x46, 0x13); // TX Buffer - 23576629 to 23576772
writeRegister(0x04, 0x07); // TX - 23576778 to 23576912
writeRegister(0x00, 0xFF); // CS0 - 23581536 to 23581677
writeRegister(0x01, 0xFF); // CS1 - 23581686 to 23581826
writeRegister(0x07, 0x1A); // Channel Selection - 23581842 to 23581981
writeRegister(0x0E, 0x5A); // ADDR - 23581995 to 23582131
writeRegister(0x0F, 0x00); // ADDR - 23582144 to 23582279
writeRegister(0x10, 0x5A); // ADDR - 23582292 to 23582427
writeRegister(0x11, 0x5A); // PEER - 23582441 to 23582576
writeRegister(0x12, 0x00); // PEER - 23582590 to 23582723
writeRegister(0x13, 0x5A); // PEER - 23582737 to 23582872
writeRegister(0x14, 0x1F); // TX Length - 23582886 to 23583023
writeRegister(0x02, 0x40); // Int1Msk - 23583036 to 23583169
writeRegister(0x03, 0x00); // Int2Msk - 23583183 to 23583316
writeRegister(0x00, 0xFF); // CS0 - 23583326 to 23583467
writeRegister(0x01, 0xFF); // CS1 - 23583480 to 23583616
writeRegister(0x16, 0xC0); // FIFO CTRL - 23583631 to 23583769
writeRegister(0x40, 0x02); // TX Buffer - 23583779 to 23583913
writeRegister(0x41, 0x09); // TX Buffer - 23583926 to 23584062
writeRegister(0x42, 0x67); // TX Buffer - 23584074 to 23584211
writeRegister(0x43, 0x00); // TX Buffer - 23584224 to 23584357
writeRegister(0x44, 0x23); // TX Buffer - 23584371 to 23584507
writeRegister(0x45, 0x01); // TX Buffer - 23584520 to 23584655
writeRegister(0x46, 0x13); // TX Buffer - 23584668 to 23584804
writeRegister(0x04, 0x07); // TX - 23584817 to 23584952
writeRegister(0x00, 0xFF); // CS0 - 23589575 to 23589718
writeRegister(0x01, 0xFF); // CS1 - 23589725 to 23589866
writeRegister(0x07, 0x1A); // Channel Selection - 23589880 to 23590019
writeRegister(0x0E, 0x5A); // ADDR - 23590030 to 23590169
writeRegister(0x0F, 0x00); // ADDR - 23590183 to 23590317
writeRegister(0x10, 0x5A); // ADDR - 23590327 to 23590466
writeRegister(0x11, 0x5A); // PEER - 23590476 to 23590616
writeRegister(0x12, 0x00); // PEER - 23590628 to 23590761
writeRegister(0x13, 0x5A); // PEER - 23590772 to 23590911
writeRegister(0x14, 0x1F); // TX Length - 23590921 to 23591060
writeRegister(0x02, 0x40); // Int1Msk - 23591074 to 23591207
writeRegister(0x03, 0x00); // Int2Msk - 23591218 to 23591351
writeRegister(0x00, 0xFF); // CS0 - 23591365 to 23591504
writeRegister(0x01, 0xFF); // CS1 - 23591515 to 23591656
writeRegister(0x16, 0xC0); // FIFO CTRL - 23591669 to 23591804
writeRegister(0x40, 0x02); // TX Buffer - 23591818 to 23591951
writeRegister(0x41, 0x09); // TX Buffer - 23591965 to 23592100
writeRegister(0x42, 0x66); // TX Buffer - 23592113 to 23592248
writeRegister(0x43, 0x00); // TX Buffer - 23592262 to 23592395
writeRegister(0x44, 0x23); // TX Buffer - 23592406 to 23592545
writeRegister(0x45, 0x01); // TX Buffer - 23592554 to 23592693
writeRegister(0x46, 0x13); // TX Buffer - 23592702 to 23592842
writeRegister(0x04, 0x07); // TX - 23592851 to 23592990
writeRegister(0x00, 0xFF); // CS0 - 23597473 to 23597609
writeRegister(0x01, 0xFF); // CS1 - 23597623 to 23597764
writeRegister(0x07, 0x1A); // Channel Selection - 23597779 to 23597914
writeRegister(0x0E, 0x5A); // ADDR - 23597928 to 23598067
writeRegister(0x0F, 0x00); // ADDR - 23598078 to 23598215
writeRegister(0x10, 0x5A); // ADDR - 23598226 to 23598364
writeRegister(0x11, 0x5A); // PEER - 23598374 to 23598513
writeRegister(0x12, 0x00); // PEER - 23598523 to 23598656
writeRegister(0x13, 0x5A); // PEER - 23598670 to 23598809
writeRegister(0x14, 0x1F); // TX Length - 23598820 to 23598960
writeRegister(0x02, 0x40); // Int1Msk - 23598972 to 23599106
writeRegister(0x03, 0x00); // Int2Msk - 23599116 to 23599249
writeRegister(0x00, 0xFF); // CS0 - 23599263 to 23599407
writeRegister(0x01, 0xFF); // CS1 - 23599413 to 23599554
writeRegister(0x16, 0xC0); // FIFO CTRL - 23599568 to 23599702
writeRegister(0x40, 0x02); // TX Buffer - 23599716 to 23599849
writeRegister(0x41, 0x09); // TX Buffer - 23599863 to 23599997
writeRegister(0x42, 0x65); // TX Buffer - 23600008 to 23600146
writeRegister(0x43, 0x00); // TX Buffer - 23600160 to 23600294
writeRegister(0x44, 0x23); // TX Buffer - 23600304 to 23600442
writeRegister(0x45, 0x01); // TX Buffer - 23600452 to 23600594
writeRegister(0x46, 0x13); // TX Buffer - 23600600 to 23600739
writeRegister(0x04, 0x07); // TX - 23600749 to 23600891
writeRegister(0x00, 0xFF); // CS0 - 23605508 to 23605647
writeRegister(0x01, 0xFF); // CS1 - 23605661 to 23605799
writeRegister(0x07, 0x1A); // Channel Selection - 23605817 to 23605952
writeRegister(0x0E, 0x5A); // ADDR - 23605966 to 23606102
writeRegister(0x0F, 0x00); // ADDR - 23606116 to 23606250
writeRegister(0x10, 0x5A); // ADDR - 23606264 to 23606398
writeRegister(0x11, 0x5A); // PEER - 23606412 to 23606547
writeRegister(0x12, 0x00); // PEER - 23606561 to 23606694
writeRegister(0x13, 0x5A); // PEER - 23606708 to 23606844
writeRegister(0x14, 0x1F); // TX Length - 23606857 to 23607001
writeRegister(0x02, 0x40); // Int1Msk - 23607007 to 23607140
writeRegister(0x03, 0x00); // Int2Msk - 23607154 to 23607287
writeRegister(0x00, 0xFF); // CS0 - 23607297 to 23607437
writeRegister(0x01, 0xFF); // CS1 - 23607451 to 23607595
writeRegister(0x16, 0xC0); // FIFO CTRL - 23607602 to 23607740
writeRegister(0x40, 0x02); // TX Buffer - 23607751 to 23607890
writeRegister(0x41, 0x09); // TX Buffer - 23607898 to 23608033
writeRegister(0x42, 0x64); // TX Buffer - 23608046 to 23608180
writeRegister(0x43, 0x00); // TX Buffer - 23608194 to 23608328
writeRegister(0x44, 0x23); // TX Buffer - 23608341 to 23608476
writeRegister(0x45, 0x01); // TX Buffer - 23608490 to 23608624
writeRegister(0x46, 0x13); // TX Buffer - 23608638 to 23608773
writeRegister(0x04, 0x07); // TX - 23608787 to 23608921
writeRegister(0x00, 0xFF); // CS0 - 23613545 to 23613689
writeRegister(0x01, 0xFF); // CS1 - 23613695 to 23613836
writeRegister(0x07, 0x1A); // Channel Selection - 23613851 to 23613992
writeRegister(0x0E, 0x5A); // ADDR - 23614000 to 23614139
writeRegister(0x0F, 0x00); // ADDR - 23614153 to 23614287
writeRegister(0x10, 0x5A); // ADDR - 23614298 to 23614436
writeRegister(0x11, 0x5A); // PEER - 23614446 to 23614585
writeRegister(0x12, 0x00); // PEER - 23614599 to 23614732
writeRegister(0x13, 0x5A); // PEER - 23614742 to 23614881
writeRegister(0x14, 0x1F); // TX Length - 23614892 to 23615032
writeRegister(0x02, 0x40); // Int1Msk - 23615044 to 23615178
writeRegister(0x03, 0x00); // Int2Msk - 23615188 to 23615321
writeRegister(0x00, 0xFF); // CS0 - 23615335 to 23615476
writeRegister(0x01, 0xFF); // CS1 - 23615485 to 23615626
writeRegister(0x16, 0xC0); // FIFO CTRL - 23615640 to 23615774
writeRegister(0x40, 0x02); // TX Buffer - 23615788 to 23615921
writeRegister(0x41, 0x09); // TX Buffer - 23615935 to 23616069
writeRegister(0x42, 0x63); // TX Buffer - 23616083 to 23616218
writeRegister(0x43, 0x00); // TX Buffer - 23616232 to 23616366
writeRegister(0x44, 0x23); // TX Buffer - 23616376 to 23616514
writeRegister(0x45, 0x01); // TX Buffer - 23616524 to 23616662
writeRegister(0x46, 0x13); // TX Buffer - 23616672 to 23616811
writeRegister(0x04, 0x07); // TX - 23616821 to 23616960
writeRegister(0x00, 0xFF); // CS0 - 23621580 to 23621719
writeRegister(0x01, 0xFF); // CS1 - 23621733 to 23621877
writeRegister(0x07, 0x1A); // Channel Selection - 23621889 to 23622024
writeRegister(0x0E, 0x5A); // ADDR - 23622038 to 23622180
writeRegister(0x0F, 0x00); // ADDR - 23622188 to 23622322
writeRegister(0x10, 0x5A); // ADDR - 23622336 to 23622470
writeRegister(0x11, 0x5A); // PEER - 23622484 to 23622627
writeRegister(0x12, 0x00); // PEER - 23622633 to 23622766
writeRegister(0x13, 0x5A); // PEER - 23622780 to 23622916
writeRegister(0x14, 0x1F); // TX Length - 23622930 to 23623073
writeRegister(0x02, 0x40); // Int1Msk - 23623079 to 23623212
writeRegister(0x03, 0x00); // Int2Msk - 23623226 to 23623359
writeRegister(0x00, 0xFF); // CS0 - 23623373 to 23623509
writeRegister(0x01, 0xFF); // CS1 - 23623523 to 23623664
writeRegister(0x16, 0xC0); // FIFO CTRL - 23623678 to 23623812
writeRegister(0x40, 0x02); // TX Buffer - 23623826 to 23623959
writeRegister(0x41, 0x09); // TX Buffer - 23623970 to 23624111
writeRegister(0x42, 0x62); // TX Buffer - 23624118 to 23624260
writeRegister(0x43, 0x00); // TX Buffer - 23624266 to 23624400
writeRegister(0x44, 0x23); // TX Buffer - 23624414 to 23624548
writeRegister(0x45, 0x01); // TX Buffer - 23624562 to 23624696
writeRegister(0x46, 0x13); // TX Buffer - 23624710 to 23624845
writeRegister(0x04, 0x07); // TX - 23624859 to 23624993
writeRegister(0x00, 0xFF); // CS0 - 23629477 to 23629618
writeRegister(0x01, 0xFF); // CS1 - 23629627 to 23629767
writeRegister(0x07, 0x1A); // Channel Selection - 23629783 to 23629922
writeRegister(0x0E, 0x5A); // ADDR - 23629936 to 23630072
writeRegister(0x0F, 0x00); // ADDR - 23630086 to 23630220
writeRegister(0x10, 0x5A); // ADDR - 23630234 to 23630368
writeRegister(0x11, 0x5A); // PEER - 23630382 to 23630517
writeRegister(0x12, 0x00); // PEER - 23630531 to 23630664
writeRegister(0x13, 0x5A); // PEER - 23630678 to 23630814
writeRegister(0x14, 0x1F); // TX Length - 23630827 to 23630964
writeRegister(0x02, 0x40); // Int1Msk - 23630977 to 23631110
writeRegister(0x03, 0x00); // Int2Msk - 23631124 to 23631257
writeRegister(0x00, 0xFF); // CS0 - 23631267 to 23631408
writeRegister(0x01, 0xFF); // CS1 - 23631421 to 23631557
writeRegister(0x16, 0xC0); // FIFO CTRL - 23631572 to 23631710
writeRegister(0x40, 0x02); // TX Buffer - 23631720 to 23631854
writeRegister(0x41, 0x09); // TX Buffer - 23631867 to 23632003
writeRegister(0x42, 0x61); // TX Buffer - 23632015 to 23632150
writeRegister(0x43, 0x00); // TX Buffer - 23632164 to 23632298
writeRegister(0x44, 0x23); // TX Buffer - 23632311 to 23632447
writeRegister(0x45, 0x01); // TX Buffer - 23632460 to 23632595
writeRegister(0x46, 0x13); // TX Buffer - 23632608 to 23632744
writeRegister(0x04, 0x07); // TX - 23632757 to 23632892
writeRegister(0x00, 0xFF); // CS0 - 23637515 to 23637652
writeRegister(0x01, 0xFF); // CS1 - 23637665 to 23637806
writeRegister(0x07, 0x1A); // Channel Selection - 23637821 to 23637956
writeRegister(0x0E, 0x5A); // ADDR - 23637970 to 23638109
writeRegister(0x0F, 0x00); // ADDR - 23638120 to 23638257
writeRegister(0x10, 0x5A); // ADDR - 23638268 to 23638406
writeRegister(0x11, 0x5A); // PEER - 23638416 to 23638555
writeRegister(0x12, 0x00); // PEER - 23638565 to 23638698
writeRegister(0x13, 0x5A); // PEER - 23638712 to 23638851
writeRegister(0x14, 0x1F); // TX Length - 23638861 to 23639000
writeRegister(0x02, 0x40); // Int1Msk - 23639011 to 23639150
writeRegister(0x03, 0x00); // Int2Msk - 23639158 to 23639291
writeRegister(0x00, 0xFF); // CS0 - 23639305 to 23639448
writeRegister(0x01, 0xFF); // CS1 - 23639455 to 23639596
writeRegister(0x16, 0xC0); // FIFO CTRL - 23639609 to 23639744
writeRegister(0x40, 0x02); // TX Buffer - 23639758 to 23639891
writeRegister(0x41, 0x09); // TX Buffer - 23639901 to 23640039
writeRegister(0x42, 0x60); // TX Buffer - 23640049 to 23640187
writeRegister(0x43, 0x00); // TX Buffer - 23640197 to 23640331
writeRegister(0x44, 0x23); // TX Buffer - 23640345 to 23640481
writeRegister(0x45, 0x01); // TX Buffer - 23640493 to 23640629
writeRegister(0x46, 0x13); // TX Buffer - 23640641 to 23640778
writeRegister(0x04, 0x07); // TX - 23640790 to 23640924
writeRegister(0x00, 0xFF); // CS0 - 23645548 to 23645689
writeRegister(0x01, 0xFF); // CS1 - 23645698 to 23645838
writeRegister(0x07, 0x1A); // Channel Selection - 23645854 to 23645993
writeRegister(0x0E, 0x5A); // ADDR - 23646007 to 23646143
writeRegister(0x0F, 0x00); // ADDR - 23646157 to 23646291
writeRegister(0x10, 0x5A); // ADDR - 23646305 to 23646439
writeRegister(0x11, 0x5A); // PEER - 23646453 to 23646588
writeRegister(0x12, 0x00); // PEER - 23646602 to 23646735
writeRegister(0x13, 0x5A); // PEER - 23646746 to 23646885
writeRegister(0x14, 0x1F); // TX Length - 23646898 to 23647034
writeRegister(0x02, 0x40); // Int1Msk - 23647048 to 23647181
writeRegister(0x03, 0x00); // Int2Msk - 23647195 to 23647328
writeRegister(0x00, 0xFF); // CS0 - 23647338 to 23647479
writeRegister(0x01, 0xFF); // CS1 - 23647492 to 23647628
writeRegister(0x16, 0xC0); // FIFO CTRL - 23647643 to 23647781
writeRegister(0x40, 0x02); // TX Buffer - 23647791 to 23647925
writeRegister(0x41, 0x09); // TX Buffer - 23647938 to 23648074
writeRegister(0x42, 0x5F); // TX Buffer - 23648086 to 23648224
writeRegister(0x43, 0x00); // TX Buffer - 23648236 to 23648370
writeRegister(0x44, 0x23); // TX Buffer - 23648384 to 23648520
writeRegister(0x45, 0x01); // TX Buffer - 23648532 to 23648668
writeRegister(0x46, 0x13); // TX Buffer - 23648680 to 23648815
writeRegister(0x04, 0x07); // TX - 23648829 to 23648963
writeRegister(0x00, 0xFF); // CS0 - 23653587 to 23653731
writeRegister(0x01, 0xFF); // CS1 - 23653737 to 23653877
writeRegister(0x07, 0x1A); // Channel Selection - 23653893 to 23654032
writeRegister(0x0E, 0x5A); // ADDR - 23654043 to 23654182
writeRegister(0x0F, 0x00); // ADDR - 23654196 to 23654330
writeRegister(0x10, 0x5A); // ADDR - 23654340 to 23654478
writeRegister(0x11, 0x5A); // PEER - 23654489 to 23654627
writeRegister(0x12, 0x00); // PEER - 23654641 to 23654774
writeRegister(0x13, 0x5A); // PEER - 23654784 to 23654924
writeRegister(0x14, 0x1F); // TX Length - 23654934 to 23655074
writeRegister(0x02, 0x40); // Int1Msk - 23655087 to 23655220
writeRegister(0x03, 0x00); // Int2Msk - 23655230 to 23655365
writeRegister(0x00, 0xFF); // CS0 - 23655377 to 23655518
writeRegister(0x01, 0xFF); // CS1 - 23655527 to 23655667
writeRegister(0x16, 0xC0); // FIFO CTRL - 23655682 to 23655817
writeRegister(0x40, 0x02); // TX Buffer - 23655830 to 23655964
writeRegister(0x41, 0x09); // TX Buffer - 23655977 to 23656113
writeRegister(0x42, 0x5E); // TX Buffer - 23656125 to 23656261
writeRegister(0x43, 0x00); // TX Buffer - 23656275 to 23656410
writeRegister(0x44, 0x23); // TX Buffer - 23656422 to 23656558
writeRegister(0x45, 0x01); // TX Buffer - 23656571 to 23656706
writeRegister(0x46, 0x13); // TX Buffer - 23656715 to 23656855
writeRegister(0x04, 0x07); // TX - 23656868 to 23657003
writeRegister(0x00, 0xFF); // CS0 - 23661486 to 23661630
writeRegister(0x01, 0xFF); // CS1 - 23661636 to 23661776
writeRegister(0x07, 0x1A); // Channel Selection - 23661792 to 23661933
writeRegister(0x0E, 0x5A); // ADDR - 23661941 to 23662081
writeRegister(0x0F, 0x00); // ADDR - 23662094 to 23662229
writeRegister(0x10, 0x5A); // ADDR - 23662239 to 23662377
writeRegister(0x11, 0x5A); // PEER - 23662387 to 23662526
writeRegister(0x12, 0x00); // PEER - 23662540 to 23662673
writeRegister(0x13, 0x5A); // PEER - 23662683 to 23662822
writeRegister(0x14, 0x1F); // TX Length - 23662833 to 23662973
writeRegister(0x02, 0x40); // Int1Msk - 23662986 to 23663119
writeRegister(0x03, 0x00); // Int2Msk - 23663129 to 23663262
writeRegister(0x00, 0xFF); // CS0 - 23663276 to 23663417
writeRegister(0x01, 0xFF); // CS1 - 23663426 to 23663566
writeRegister(0x16, 0xC0); // FIFO CTRL - 23663581 to 23663715
writeRegister(0x40, 0x02); // TX Buffer - 23663729 to 23663862
writeRegister(0x41, 0x09); // TX Buffer - 23663876 to 23664010
writeRegister(0x42, 0x5D); // TX Buffer - 23664024 to 23664161
writeRegister(0x43, 0x00); // TX Buffer - 23664174 to 23664307
writeRegister(0x44, 0x23); // TX Buffer - 23664321 to 23664457
writeRegister(0x45, 0x01); // TX Buffer - 23664470 to 23664605
writeRegister(0x46, 0x13); // TX Buffer - 23664614 to 23664754
writeRegister(0x04, 0x07); // TX - 23664766 to 23664902
writeRegister(0x00, 0xFF); // CS0 - 23669543 to 23669682
writeRegister(0x01, 0xFF); // CS1 - 23669693 to 23669834
writeRegister(0x07, 0x1A); // Channel Selection - 23669849 to 23669987
writeRegister(0x0E, 0x5A); // ADDR - 23670002 to 23670137
writeRegister(0x0F, 0x00); // ADDR - 23670151 to 23670285
writeRegister(0x10, 0x5A); // ADDR - 23670299 to 23670434
writeRegister(0x11, 0x5A); // PEER - 23670448 to 23670583
writeRegister(0x12, 0x00); // PEER - 23670596 to 23670730
writeRegister(0x13, 0x5A); // PEER - 23670743 to 23670879
writeRegister(0x14, 0x1F); // TX Length - 23670893 to 23671030
writeRegister(0x02, 0x40); // Int1Msk - 23671042 to 23671177
writeRegister(0x03, 0x00); // Int2Msk - 23671189 to 23671324
writeRegister(0x00, 0xFF); // CS0 - 23671333 to 23671472
writeRegister(0x01, 0xFF); // CS1 - 23671486 to 23671624
writeRegister(0x16, 0xC0); // FIFO CTRL - 23671638 to 23671776
writeRegister(0x40, 0x02); // TX Buffer - 23671786 to 23671919
writeRegister(0x41, 0x09); // TX Buffer - 23671933 to 23672067
writeRegister(0x42, 0x5C); // TX Buffer - 23672081 to 23672216
writeRegister(0x43, 0x00); // TX Buffer - 23672230 to 23672364
writeRegister(0x44, 0x23); // TX Buffer - 23672377 to 23672512
writeRegister(0x45, 0x01); // TX Buffer - 23672526 to 23672661
writeRegister(0x46, 0x13); // TX Buffer - 23672674 to 23672810
writeRegister(0x04, 0x07); // TX - 23672823 to 23672958
writeRegister(0x00, 0xFF); // CS0 - 23677581 to 23677718
writeRegister(0x01, 0xFF); // CS1 - 23677731 to 23677872
writeRegister(0x07, 0x1A); // Channel Selection - 23677887 to 23678022
writeRegister(0x0E, 0x5A); // ADDR - 23678036 to 23678175
writeRegister(0x0F, 0x00); // ADDR - 23678186 to 23678323
writeRegister(0x10, 0x5A); // ADDR - 23678334 to 23678472
writeRegister(0x11, 0x5A); // PEER - 23678482 to 23678621
writeRegister(0x12, 0x00); // PEER - 23678631 to 23678772
writeRegister(0x13, 0x5A); // PEER - 23678778 to 23678917
writeRegister(0x14, 0x1F); // TX Length - 23678927 to 23679068
writeRegister(0x02, 0x40); // Int1Msk - 23679080 to 23679213
writeRegister(0x03, 0x00); // Int2Msk - 23679224 to 23679357
writeRegister(0x00, 0xFF); // CS0 - 23679371 to 23679514
writeRegister(0x01, 0xFF); // CS1 - 23679521 to 23679662
writeRegister(0x16, 0xC0); // FIFO CTRL - 23679675 to 23679810
writeRegister(0x40, 0x02); // TX Buffer - 23679824 to 23679957
writeRegister(0x41, 0x09); // TX Buffer - 23679971 to 23680105
writeRegister(0x42, 0x5B); // TX Buffer - 23680115 to 23680256
writeRegister(0x43, 0x00); // TX Buffer - 23680268 to 23680402
writeRegister(0x44, 0x23); // TX Buffer - 23680412 to 23680552
writeRegister(0x45, 0x01); // TX Buffer - 23680561 to 23680698
writeRegister(0x46, 0x13); // TX Buffer - 23680709 to 23680847
writeRegister(0x04, 0x07); // TX - 23680858 to 23680995
writeRegister(0x00, 0xFF); // CS0 - 23685480 to 23685617
writeRegister(0x01, 0xFF); // CS1 - 23685630 to 23685771
writeRegister(0x07, 0x1A); // Channel Selection - 23685785 to 23685922
writeRegister(0x0E, 0x5A); // ADDR - 23685935 to 23686074
writeRegister(0x0F, 0x00); // ADDR - 23686084 to 23686222
writeRegister(0x10, 0x5A); // ADDR - 23686232 to 23686372
writeRegister(0x11, 0x5A); // PEER - 23686381 to 23686519
writeRegister(0x12, 0x00); // PEER - 23686530 to 23686663
writeRegister(0x13, 0x5A); // PEER - 23686677 to 23686816
writeRegister(0x14, 0x1F); // TX Length - 23686826 to 23686965
writeRegister(0x02, 0x40); // Int1Msk - 23686979 to 23687112
writeRegister(0x03, 0x00); // Int2Msk - 23687123 to 23687256
writeRegister(0x00, 0xFF); // CS0 - 23687270 to 23687413
writeRegister(0x01, 0xFF); // CS1 - 23687419 to 23687561
writeRegister(0x16, 0xC0); // FIFO CTRL - 23687574 to 23687709
writeRegister(0x40, 0x02); // TX Buffer - 23687723 to 23687856
writeRegister(0x41, 0x09); // TX Buffer - 23687870 to 23688005
writeRegister(0x42, 0x5A); // TX Buffer - 23688014 to 23688153
writeRegister(0x43, 0x00); // TX Buffer - 23688167 to 23688300
writeRegister(0x44, 0x23); // TX Buffer - 23688311 to 23688450
writeRegister(0x45, 0x01); // TX Buffer - 23688459 to 23688601
writeRegister(0x46, 0x13); // TX Buffer - 23688607 to 23688747
writeRegister(0x04, 0x07); // TX - 23688756 to 23688898
writeRegister(0x00, 0xFF); // CS0 - 23693514 to 23693655
writeRegister(0x01, 0xFF); // CS1 - 23693668 to 23693804
writeRegister(0x07, 0x1A); // Channel Selection - 23693823 to 23693958
writeRegister(0x0E, 0x5A); // ADDR - 23693973 to 23694109
writeRegister(0x0F, 0x00); // ADDR - 23694122 to 23694257
writeRegister(0x10, 0x5A); // ADDR - 23694270 to 23694405
writeRegister(0x11, 0x5A); // PEER - 23694419 to 23694554
writeRegister(0x12, 0x00); // PEER - 23694568 to 23694701
writeRegister(0x13, 0x5A); // PEER - 23694715 to 23694850
writeRegister(0x14, 0x1F); // TX Length - 23694864 to 23695007
writeRegister(0x02, 0x40); // Int1Msk - 23695014 to 23695147
writeRegister(0x03, 0x00); // Int2Msk - 23695161 to 23695294
writeRegister(0x00, 0xFF); // CS0 - 23695304 to 23695445
writeRegister(0x01, 0xFF); // CS1 - 23695457 to 23695602
writeRegister(0x16, 0xC0); // FIFO CTRL - 23695609 to 23695747
writeRegister(0x40, 0x02); // TX Buffer - 23695757 to 23695898
writeRegister(0x41, 0x09); // TX Buffer - 23695904 to 23696038
writeRegister(0x42, 0x59); // TX Buffer - 23696052 to 23696195
writeRegister(0x43, 0x00); // TX Buffer - 23696201 to 23696335
writeRegister(0x44, 0x23); // TX Buffer - 23696349 to 23696483
writeRegister(0x45, 0x01); // TX Buffer - 23696497 to 23696631
writeRegister(0x46, 0x13); // TX Buffer - 23696645 to 23696780
writeRegister(0x04, 0x07); // TX - 23696794 to 23696928
writeRegister(0x00, 0xFF); // CS0 - 23701552 to 23701696
writeRegister(0x01, 0xFF); // CS1 - 23701702 to 23701842
writeRegister(0x07, 0x1A); // Channel Selection - 23701858 to 23701996
writeRegister(0x0E, 0x5A); // ADDR - 23702007 to 23702147
writeRegister(0x0F, 0x00); // ADDR - 23702160 to 23702295
writeRegister(0x10, 0x5A); // ADDR - 23702308 to 23702443
writeRegister(0x11, 0x5A); // PEER - 23702457 to 23702592
writeRegister(0x12, 0x00); // PEER - 23702606 to 23702739
writeRegister(0x13, 0x5A); // PEER - 23702749 to 23702888
writeRegister(0x14, 0x1F); // TX Length - 23702902 to 23703039
writeRegister(0x02, 0x40); // Int1Msk - 23703052 to 23703185
writeRegister(0x03, 0x00); // Int2Msk - 23703195 to 23703328
writeRegister(0x00, 0xFF); // CS0 - 23703342 to 23703483
writeRegister(0x01, 0xFF); // CS1 - 23703492 to 23703632
writeRegister(0x16, 0xC0); // FIFO CTRL - 23703647 to 23703783
writeRegister(0x40, 0x02); // TX Buffer - 23703795 to 23703928
writeRegister(0x41, 0x09); // TX Buffer - 23703942 to 23704076
writeRegister(0x42, 0x58); // TX Buffer - 23704090 to 23704225
writeRegister(0x43, 0x00); // TX Buffer - 23704239 to 23704372
writeRegister(0x44, 0x23); // TX Buffer - 23704383 to 23704522
writeRegister(0x45, 0x01); // TX Buffer - 23704531 to 23704670
writeRegister(0x46, 0x13); // TX Buffer - 23704679 to 23704819
writeRegister(0x04, 0x07); // TX - 23704828 to 23704967
writeRegister(0x00, 0xFF); // CS0 - 23709586 to 23709727
writeRegister(0x01, 0xFF); // CS1 - 23709740 to 23709884
writeRegister(0x07, 0x1A); // Channel Selection - 23709895 to 23710032
writeRegister(0x0E, 0x5A); // ADDR - 23710045 to 23710187
writeRegister(0x0F, 0x00); // ADDR - 23710194 to 23710329
writeRegister(0x10, 0x5A); // ADDR - 23710342 to 23710477
writeRegister(0x11, 0x5A); // PEER - 23710491 to 23710632
writeRegister(0x12, 0x00); // PEER - 23710640 to 23710773
writeRegister(0x13, 0x5A); // PEER - 23710787 to 23710922
writeRegister(0x14, 0x1F); // TX Length - 23710936 to 23711079
writeRegister(0x02, 0x40); // Int1Msk - 23711086 to 23711219
writeRegister(0x03, 0x00); // Int2Msk - 23711233 to 23711366
writeRegister(0x00, 0xFF); // CS0 - 23711380 to 23711517
writeRegister(0x01, 0xFF); // CS1 - 23711529 to 23711671
writeRegister(0x16, 0xC0); // FIFO CTRL - 23711684 to 23711819
writeRegister(0x40, 0x02); // TX Buffer - 23711833 to 23711966
writeRegister(0x41, 0x09); // TX Buffer - 23711976 to 23712118
writeRegister(0x42, 0x57); // TX Buffer - 23712124 to 23712263
writeRegister(0x43, 0x00); // TX Buffer - 23712274 to 23712415
writeRegister(0x44, 0x23); // TX Buffer - 23712421 to 23712563
writeRegister(0x45, 0x01); // TX Buffer - 23712570 to 23712705
writeRegister(0x46, 0x13); // TX Buffer - 23712718 to 23712860
writeRegister(0x04, 0x07); // TX - 23712866 to 23713002
writeRegister(0x00, 0xFF); // CS0 - 23717485 to 23717626
writeRegister(0x01, 0xFF); // CS1 - 23717638 to 23717782
writeRegister(0x07, 0x1A); // Channel Selection - 23717794 to 23717929
writeRegister(0x0E, 0x5A); // ADDR - 23717944 to 23718079
writeRegister(0x0F, 0x00); // ADDR - 23718093 to 23718227
writeRegister(0x10, 0x5A); // ADDR - 23718241 to 23718376
writeRegister(0x11, 0x5A); // PEER - 23718390 to 23718525
writeRegister(0x12, 0x00); // PEER - 23718539 to 23718672
writeRegister(0x13, 0x5A); // PEER - 23718686 to 23718821
writeRegister(0x14, 0x1F); // TX Length - 23718835 to 23718978
writeRegister(0x02, 0x40); // Int1Msk - 23718984 to 23719118
writeRegister(0x03, 0x00); // Int2Msk - 23719131 to 23719265
writeRegister(0x00, 0xFF); // CS0 - 23719278 to 23719416
writeRegister(0x01, 0xFF); // CS1 - 23719428 to 23719568
writeRegister(0x16, 0xC0); // FIFO CTRL - 23719583 to 23719718
writeRegister(0x40, 0x02); // TX Buffer - 23719731 to 23719865
writeRegister(0x41, 0x09); // TX Buffer - 23719875 to 23720009
writeRegister(0x42, 0x56); // TX Buffer - 23720023 to 23720162
writeRegister(0x43, 0x00); // TX Buffer - 23720172 to 23720306
writeRegister(0x44, 0x23); // TX Buffer - 23720319 to 23720454
writeRegister(0x45, 0x01); // TX Buffer - 23720468 to 23720602
writeRegister(0x46, 0x13); // TX Buffer - 23720616 to 23720752
writeRegister(0x04, 0x07); // TX - 23720765 to 23720900
writeRegister(0x00, 0xFF); // CS0 - 23725523 to 23725664
writeRegister(0x01, 0xFF); // CS1 - 23725673 to 23725814
writeRegister(0x07, 0x1A); // Channel Selection - 23725829 to 23725967
writeRegister(0x0E, 0x5A); // ADDR - 23725978 to 23726117
writeRegister(0x0F, 0x00); // ADDR - 23726131 to 23726265
writeRegister(0x10, 0x5A); // ADDR - 23726279 to 23726414
writeRegister(0x11, 0x5A); // PEER - 23726428 to 23726563
writeRegister(0x12, 0x00); // PEER - 23726576 to 23726710
writeRegister(0x13, 0x5A); // PEER - 23726720 to 23726859
writeRegister(0x14, 0x1F); // TX Length - 23726873 to 23727010
writeRegister(0x02, 0x40); // Int1Msk - 23727022 to 23727156
writeRegister(0x03, 0x00); // Int2Msk - 23727166 to 23727307
writeRegister(0x00, 0xFF); // CS0 - 23727313 to 23727452
writeRegister(0x01, 0xFF); // CS1 - 23727463 to 23727604
writeRegister(0x16, 0xC0); // FIFO CTRL - 23727618 to 23727760
writeRegister(0x40, 0x02); // TX Buffer - 23727766 to 23727899
writeRegister(0x41, 0x09); // TX Buffer - 23727913 to 23728047
writeRegister(0x42, 0x55); // TX Buffer - 23728061 to 23728196
writeRegister(0x43, 0x00); // TX Buffer - 23728210 to 23728344
writeRegister(0x44, 0x23); // TX Buffer - 23728357 to 23728492
writeRegister(0x45, 0x01); // TX Buffer - 23728506 to 23728640
writeRegister(0x46, 0x13); // TX Buffer - 23728650 to 23728790
writeRegister(0x04, 0x07); // TX - 23728803 to 23728938
writeRegister(0x00, 0xFF); // CS0 - 23733561 to 23733697
writeRegister(0x01, 0xFF); // CS1 - 23733711 to 23733852
writeRegister(0x07, 0x1A); // Channel Selection - 23733867 to 23734002
writeRegister(0x0E, 0x5A); // ADDR - 23734016 to 23734155
writeRegister(0x0F, 0x00); // ADDR - 23734166 to 23734303
writeRegister(0x10, 0x5A); // ADDR - 23734314 to 23734452
writeRegister(0x11, 0x5A); // PEER - 23734462 to 23734601
writeRegister(0x12, 0x00); // PEER - 23734611 to 23734744
writeRegister(0x13, 0x5A); // PEER - 23734758 to 23734897
writeRegister(0x14, 0x1F); // TX Length - 23734907 to 23735048
writeRegister(0x02, 0x40); // Int1Msk - 23735057 to 23735190
writeRegister(0x03, 0x00); // Int2Msk - 23735204 to 23735337
writeRegister(0x00, 0xFF); // CS0 - 23735351 to 23735488
writeRegister(0x01, 0xFF); // CS1 - 23735501 to 23735642
writeRegister(0x16, 0xC0); // FIFO CTRL - 23735656 to 23735790
writeRegister(0x40, 0x02); // TX Buffer - 23735804 to 23735937
writeRegister(0x41, 0x09); // TX Buffer - 23735948 to 23736085
writeRegister(0x42, 0x54); // TX Buffer - 23736096 to 23736234
writeRegister(0x43, 0x00); // TX Buffer - 23736244 to 23736378
writeRegister(0x44, 0x23); // TX Buffer - 23736391 to 23736526
writeRegister(0x45, 0x01); // TX Buffer - 23736540 to 23736674
writeRegister(0x46, 0x13); // TX Buffer - 23736688 to 23736823
writeRegister(0x04, 0x07); // TX - 23736837 to 23736972
writeRegister(0x00, 0xFF); // CS0 - 23741595 to 23741736
writeRegister(0x01, 0xFF); // CS1 - 23741745 to 23741886
writeRegister(0x07, 0x1A); // Channel Selection - 23741901 to 23742039
writeRegister(0x0E, 0x5A); // ADDR - 23742054 to 23742189
writeRegister(0x0F, 0x00); // ADDR - 23742203 to 23742337
writeRegister(0x10, 0x5A); // ADDR - 23742351 to 23742486
writeRegister(0x11, 0x5A); // PEER - 23742500 to 23742635
writeRegister(0x12, 0x00); // PEER - 23742649 to 23742782
writeRegister(0x13, 0x5A); // PEER - 23742792 to 23742931
writeRegister(0x14, 0x1F); // TX Length - 23742945 to 23743082
writeRegister(0x02, 0x40); // Int1Msk - 23743094 to 23743228
writeRegister(0x03, 0x00); // Int2Msk - 23743241 to 23743375
writeRegister(0x00, 0xFF); // CS0 - 23743385 to 23743524
writeRegister(0x01, 0xFF); // CS1 - 23743538 to 23743676
writeRegister(0x16, 0xC0); // FIFO CTRL - 23743690 to 23743828
writeRegister(0x40, 0x02); // TX Buffer - 23743838 to 23743971
writeRegister(0x41, 0x09); // TX Buffer - 23743985 to 23744119
writeRegister(0x42, 0x53); // TX Buffer - 23744133 to 23744268
writeRegister(0x43, 0x00); // TX Buffer - 23744282 to 23744416
writeRegister(0x44, 0x23); // TX Buffer - 23744429 to 23744564
writeRegister(0x45, 0x01); // TX Buffer - 23744578 to 23744712
writeRegister(0x46, 0x13); // TX Buffer - 23744726 to 23744862
writeRegister(0x04, 0x07); // TX - 23744875 to 23745010
writeRegister(0x00, 0xFF); // CS0 - 23749493 to 23749637
writeRegister(0x01, 0xFF); // CS1 - 23749643 to 23749783
writeRegister(0x07, 0x1A); // Channel Selection - 23749799 to 23749938
writeRegister(0x0E, 0x5A); // ADDR - 23749949 to 23750088
writeRegister(0x0F, 0x00); // ADDR - 23750101 to 23750236
writeRegister(0x10, 0x5A); // ADDR - 23750249 to 23750384
writeRegister(0x11, 0x5A); // PEER - 23750398 to 23750533
writeRegister(0x12, 0x00); // PEER - 23750547 to 23750680
writeRegister(0x13, 0x5A); // PEER - 23750690 to 23750829
writeRegister(0x14, 0x1F); // TX Length - 23750843 to 23750980
writeRegister(0x02, 0x40); // Int1Msk - 23750993 to 23751126
writeRegister(0x03, 0x00); // Int2Msk - 23751136 to 23751269
writeRegister(0x00, 0xFF); // CS0 - 23751283 to 23751424
writeRegister(0x01, 0xFF); // CS1 - 23751433 to 23751573
writeRegister(0x16, 0xC0); // FIFO CTRL - 23751588 to 23751723
writeRegister(0x40, 0x02); // TX Buffer - 23751736 to 23751870
writeRegister(0x41, 0x09); // TX Buffer - 23751883 to 23752019
writeRegister(0x42, 0x52); // TX Buffer - 23752031 to 23752166
writeRegister(0x43, 0x00); // TX Buffer - 23752180 to 23752313
writeRegister(0x44, 0x23); // TX Buffer - 23752324 to 23752463
writeRegister(0x45, 0x01); // TX Buffer - 23752472 to 23752611
writeRegister(0x46, 0x13); // TX Buffer - 23752620 to 23752760
writeRegister(0x04, 0x07); // TX - 23752769 to 23752908
writeRegister(0x00, 0xFF); // CS0 - 23757527 to 23757668
writeRegister(0x01, 0xFF); // CS1 - 23757681 to 23757825
writeRegister(0x07, 0x1A); // Channel Selection - 23757836 to 23757972
writeRegister(0x0E, 0x5A); // ADDR - 23757986 to 23758128
writeRegister(0x0F, 0x00); // ADDR - 23758136 to 23758270
writeRegister(0x10, 0x5A); // ADDR - 23758283 to 23758418
writeRegister(0x11, 0x5A); // PEER - 23758432 to 23758575
writeRegister(0x12, 0x00); // PEER - 23758581 to 23758714
writeRegister(0x13, 0x5A); // PEER - 23758728 to 23758865
writeRegister(0x14, 0x1F); // TX Length - 23758877 to 23759020
writeRegister(0x02, 0x40); // Int1Msk - 23759027 to 23759160
writeRegister(0x03, 0x00); // Int2Msk - 23759174 to 23759307
writeRegister(0x00, 0xFF); // CS0 - 23759321 to 23759458
writeRegister(0x01, 0xFF); // CS1 - 23759471 to 23759612
writeRegister(0x16, 0xC0); // FIFO CTRL - 23759625 to 23759760
writeRegister(0x40, 0x02); // TX Buffer - 23759774 to 23759907
writeRegister(0x41, 0x09); // TX Buffer - 23759917 to 23760059
writeRegister(0x42, 0x51); // TX Buffer - 23760065 to 23760206
writeRegister(0x43, 0x00); // TX Buffer - 23760214 to 23760349
writeRegister(0x44, 0x23); // TX Buffer - 23760361 to 23760497
writeRegister(0x45, 0x01); // TX Buffer - 23760510 to 23760645
writeRegister(0x46, 0x13); // TX Buffer - 23760658 to 23760794
writeRegister(0x04, 0x07); // TX - 23760807 to 23760942
writeRegister(0x00, 0xFF); // CS0 - 23765565 to 23765708
writeRegister(0x01, 0xFF); // CS1 - 23765715 to 23765856
writeRegister(0x07, 0x1A); // Channel Selection - 23765870 to 23766009
writeRegister(0x0E, 0x5A); // ADDR - 23766020 to 23766159
writeRegister(0x0F, 0x00); // ADDR - 23766173 to 23766307
writeRegister(0x10, 0x5A); // ADDR - 23766321 to 23766456
writeRegister(0x11, 0x5A); // PEER - 23766469 to 23766605
writeRegister(0x12, 0x00); // PEER - 23766618 to 23766752
writeRegister(0x13, 0x5A); // PEER - 23766762 to 23766901
writeRegister(0x14, 0x1F); // TX Length - 23766915 to 23767050
writeRegister(0x02, 0x40); // Int1Msk - 23767064 to 23767197
writeRegister(0x03, 0x00); // Int2Msk - 23767208 to 23767341
writeRegister(0x00, 0xFF); // CS0 - 23767355 to 23767494
writeRegister(0x01, 0xFF); // CS1 - 23767505 to 23767646
writeRegister(0x16, 0xC0); // FIFO CTRL - 23767659 to 23767794
writeRegister(0x40, 0x02); // TX Buffer - 23767808 to 23767941
writeRegister(0x41, 0x09); // TX Buffer - 23767955 to 23768089
writeRegister(0x42, 0x50); // TX Buffer - 23768103 to 23768237
writeRegister(0x43, 0x00); // TX Buffer - 23768251 to 23768386
writeRegister(0x44, 0x23); // TX Buffer - 23768395 to 23768534
writeRegister(0x45, 0x01); // TX Buffer - 23768543 to 23768685
writeRegister(0x46, 0x13); // TX Buffer - 23768691 to 23768831
writeRegister(0x04, 0x07); // TX - 23768840 to 23768982
writeRegister(0x00, 0xFF); // CS0 - 23773598 to 23773739
writeRegister(0x01, 0xFF); // CS1 - 23773752 to 23773888
writeRegister(0x07, 0x1A); // Channel Selection - 23773907 to 23774043
writeRegister(0x0E, 0x5A); // ADDR - 23774057 to 23774193
writeRegister(0x0F, 0x00); // ADDR - 23774207 to 23774341
writeRegister(0x10, 0x5A); // ADDR - 23774355 to 23774489
writeRegister(0x11, 0x5A); // PEER - 23774503 to 23774638
writeRegister(0x12, 0x00); // PEER - 23774652 to 23774785
writeRegister(0x13, 0x5A); // PEER - 23774799 to 23774935
writeRegister(0x14, 0x1F); // TX Length - 23774948 to 23775091
writeRegister(0x02, 0x40); // Int1Msk - 23775098 to 23775231
writeRegister(0x03, 0x00); // Int2Msk - 23775245 to 23775378
writeRegister(0x00, 0xFF); // CS0 - 23775388 to 23775529
writeRegister(0x01, 0xFF); // CS1 - 23775542 to 23775686
writeRegister(0x16, 0xC0); // FIFO CTRL - 23775693 to 23775831
writeRegister(0x40, 0x02); // TX Buffer - 23775841 to 23775981
writeRegister(0x41, 0x09); // TX Buffer - 23775988 to 23776124
writeRegister(0x42, 0x4F); // TX Buffer - 23776136 to 23776278
writeRegister(0x43, 0x00); // TX Buffer - 23776286 to 23776421
writeRegister(0x44, 0x23); // TX Buffer - 23776433 to 23776569
writeRegister(0x45, 0x01); // TX Buffer - 23776582 to 23776717
writeRegister(0x46, 0x13); // TX Buffer - 23776730 to 23776866
writeRegister(0x04, 0x07); // TX - 23776879 to 23777014
writeRegister(0x00, 0xFF); // CS0 - 23781497 to 23781638
writeRegister(0x01, 0xFF); // CS1 - 23781650 to 23781787
writeRegister(0x07, 0x1A); // Channel Selection - 23781803 to 23781941
writeRegister(0x0E, 0x5A); // ADDR - 23781956 to 23782092
writeRegister(0x0F, 0x00); // ADDR - 23782105 to 23782240
writeRegister(0x10, 0x5A); // ADDR - 23782253 to 23782388
writeRegister(0x11, 0x5A); // PEER - 23782402 to 23782537
writeRegister(0x12, 0x00); // PEER - 23782551 to 23782684
writeRegister(0x13, 0x5A); // PEER - 23782698 to 23782833
writeRegister(0x14, 0x1F); // TX Length - 23782847 to 23782984
writeRegister(0x02, 0x40); // Int1Msk - 23782997 to 23783130
writeRegister(0x03, 0x00); // Int2Msk - 23783144 to 23783277
writeRegister(0x00, 0xFF); // CS0 - 23783287 to 23783428
writeRegister(0x01, 0xFF); // CS1 - 23783440 to 23783583
writeRegister(0x16, 0xC0); // FIFO CTRL - 23783592 to 23783730
writeRegister(0x40, 0x02); // TX Buffer - 23783740 to 23783873
writeRegister(0x41, 0x09); // TX Buffer - 23783887 to 23784021
writeRegister(0x42, 0x4E); // TX Buffer - 23784035 to 23784170
writeRegister(0x43, 0x00); // TX Buffer - 23784184 to 23784318
writeRegister(0x44, 0x23); // TX Buffer - 23784332 to 23784466
writeRegister(0x45, 0x01); // TX Buffer - 23784480 to 23784614
writeRegister(0x46, 0x13); // TX Buffer - 23784628 to 23784763
writeRegister(0x04, 0x07); // TX - 23784777 to 23784911
writeRegister(0x00, 0xFF); // CS0 - 23789535 to 23789679
writeRegister(0x01, 0xFF); // CS1 - 23789685 to 23789825
writeRegister(0x07, 0x1A); // Channel Selection - 23789841 to 23789979
writeRegister(0x0E, 0x5A); // ADDR - 23789990 to 23790130
writeRegister(0x0F, 0x00); // ADDR - 23790143 to 23790279
writeRegister(0x10, 0x5A); // ADDR - 23790288 to 23790426
writeRegister(0x11, 0x5A); // PEER - 23790436 to 23790575
writeRegister(0x12, 0x00); // PEER - 23790589 to 23790722
writeRegister(0x13, 0x5A); // PEER - 23790732 to 23790871
writeRegister(0x14, 0x1F); // TX Length - 23790882 to 23791022
writeRegister(0x02, 0x40); // Int1Msk - 23791034 to 23791168
writeRegister(0x03, 0x00); // Int2Msk - 23791178 to 23791311
writeRegister(0x00, 0xFF); // CS0 - 23791325 to 23791466
writeRegister(0x01, 0xFF); // CS1 - 23791475 to 23791616
writeRegister(0x16, 0xC0); // FIFO CTRL - 23791630 to 23791764
writeRegister(0x40, 0x02); // TX Buffer - 23791778 to 23791911
writeRegister(0x41, 0x09); // TX Buffer - 23791925 to 23792059
writeRegister(0x42, 0x4D); // TX Buffer - 23792073 to 23792208
writeRegister(0x43, 0x00); // TX Buffer - 23792222 to 23792356
writeRegister(0x44, 0x23); // TX Buffer - 23792366 to 23792504
writeRegister(0x45, 0x01); // TX Buffer - 23792515 to 23792652
writeRegister(0x46, 0x13); // TX Buffer - 23792663 to 23792801
writeRegister(0x04, 0x07); // TX - 23792811 to 23792949
writeRegister(0x00, 0xFF); // CS0 - 23797570 to 23797709
writeRegister(0x01, 0xFF); // CS1 - 23797723 to 23797867
writeRegister(0x07, 0x1A); // Channel Selection - 23797879 to 23798014
writeRegister(0x0E, 0x5A); // ADDR - 23798028 to 23798169
writeRegister(0x0F, 0x00); // ADDR - 23798178 to 23798312
writeRegister(0x10, 0x5A); // ADDR - 23798326 to 23798462
writeRegister(0x11, 0x5A); // PEER - 23798474 to 23798613
writeRegister(0x12, 0x00); // PEER - 23798623 to 23798756
writeRegister(0x13, 0x5A); // PEER - 23798770 to 23798906
writeRegister(0x14, 0x1F); // TX Length - 23798920 to 23799060
writeRegister(0x02, 0x40); // Int1Msk - 23799069 to 23799202
writeRegister(0x03, 0x00); // Int2Msk - 23799216 to 23799349
writeRegister(0x00, 0xFF); // CS0 - 23799363 to 23799499
writeRegister(0x01, 0xFF); // CS1 - 23799513 to 23799654
writeRegister(0x16, 0xC0); // FIFO CTRL - 23799668 to 23799802
writeRegister(0x40, 0x02); // TX Buffer - 23799816 to 23799949
writeRegister(0x41, 0x09); // TX Buffer - 23799960 to 23800101
writeRegister(0x42, 0x4C); // TX Buffer - 23800108 to 23800246
writeRegister(0x43, 0x00); // TX Buffer - 23800256 to 23800390
writeRegister(0x44, 0x23); // TX Buffer - 23800404 to 23800538
writeRegister(0x45, 0x01); // TX Buffer - 23800552 to 23800686
writeRegister(0x46, 0x13); // TX Buffer - 23800700 to 23800835
writeRegister(0x04, 0x07); // TX - 23800849 to 23800983
writeRegister(0x00, 0xFF); // CS0 - 23805467 to 23805607
writeRegister(0x01, 0xFF); // CS1 - 23805621 to 23805757
writeRegister(0x07, 0x1A); // Channel Selection - 23805773 to 23805912
writeRegister(0x0E, 0x5A); // ADDR - 23805926 to 23806062
writeRegister(0x0F, 0x00); // ADDR - 23806076 to 23806210
writeRegister(0x10, 0x5A); // ADDR - 23806224 to 23806358
writeRegister(0x11, 0x5A); // PEER - 23806372 to 23806507
writeRegister(0x12, 0x00); // PEER - 23806521 to 23806654
writeRegister(0x13, 0x5A); // PEER - 23806668 to 23806804
writeRegister(0x14, 0x1F); // TX Length - 23806817 to 23806953
writeRegister(0x02, 0x40); // Int1Msk - 23806967 to 23807100
writeRegister(0x03, 0x00); // Int2Msk - 23807114 to 23807247
writeRegister(0x00, 0xFF); // CS0 - 23807257 to 23807398
writeRegister(0x01, 0xFF); // CS1 - 23807411 to 23807555
writeRegister(0x16, 0xC0); // FIFO CTRL - 23807562 to 23807700
writeRegister(0x40, 0x02); // TX Buffer - 23807711 to 23807844
writeRegister(0x41, 0x09); // TX Buffer - 23807858 to 23807993
writeRegister(0x42, 0x4B); // TX Buffer - 23808005 to 23808142
writeRegister(0x43, 0x00); // TX Buffer - 23808154 to 23808288
writeRegister(0x44, 0x23); // TX Buffer - 23808302 to 23808438
writeRegister(0x45, 0x01); // TX Buffer - 23808450 to 23808586
writeRegister(0x46, 0x13); // TX Buffer - 23808598 to 23808735
writeRegister(0x04, 0x07); // TX - 23808747 to 23808881
writeRegister(0x00, 0xFF); // CS0 - 23813505 to 23813649
writeRegister(0x01, 0xFF); // CS1 - 23813655 to 23813795
writeRegister(0x07, 0x1A); // Channel Selection - 23813811 to 23813954
writeRegister(0x0E, 0x5A); // ADDR - 23813961 to 23814100
writeRegister(0x0F, 0x00); // ADDR - 23814114 to 23814248
writeRegister(0x10, 0x5A); // ADDR - 23814258 to 23814396
writeRegister(0x11, 0x5A); // PEER - 23814407 to 23814545
writeRegister(0x12, 0x00); // PEER - 23814559 to 23814692
writeRegister(0x13, 0x5A); // PEER - 23814703 to 23814842
writeRegister(0x14, 0x1F); // TX Length - 23814852 to 23814991
writeRegister(0x02, 0x40); // Int1Msk - 23815005 to 23815138
writeRegister(0x03, 0x00); // Int2Msk - 23815148 to 23815282
writeRegister(0x00, 0xFF); // CS0 - 23815295 to 23815436
writeRegister(0x01, 0xFF); // CS1 - 23815445 to 23815585
writeRegister(0x16, 0xC0); // FIFO CTRL - 23815600 to 23815735
writeRegister(0x40, 0x02); // TX Buffer - 23815749 to 23815882
writeRegister(0x41, 0x09); // TX Buffer - 23815895 to 23816031
writeRegister(0x42, 0x4A); // TX Buffer - 23816043 to 23816178
writeRegister(0x43, 0x00); // TX Buffer - 23816192 to 23816326
writeRegister(0x44, 0x23); // TX Buffer - 23816336 to 23816474
writeRegister(0x45, 0x01); // TX Buffer - 23816484 to 23816626
writeRegister(0x46, 0x13); // TX Buffer - 23816632 to 23816772
writeRegister(0x04, 0x07); // TX - 23816781 to 23816923
writeRegister(0x00, 0xFF); // CS0 - 23821539 to 23821679
writeRegister(0x01, 0xFF); // CS1 - 23821693 to 23821829
writeRegister(0x07, 0x1A); // Channel Selection - 23821849 to 23821984
writeRegister(0x0E, 0x5A); // ADDR - 23821998 to 23822134
writeRegister(0x0F, 0x00); // ADDR - 23822148 to 23822282
writeRegister(0x10, 0x5A); // ADDR - 23822296 to 23822430
writeRegister(0x11, 0x5A); // PEER - 23822444 to 23822579
writeRegister(0x12, 0x00); // PEER - 23822593 to 23822726
writeRegister(0x13, 0x5A); // PEER - 23822740 to 23822876
writeRegister(0x14, 0x1F); // TX Length - 23822889 to 23823033
writeRegister(0x02, 0x40); // Int1Msk - 23823039 to 23823172
writeRegister(0x03, 0x00); // Int2Msk - 23823186 to 23823319
writeRegister(0x00, 0xFF); // CS0 - 23823329 to 23823470
writeRegister(0x01, 0xFF); // CS1 - 23823483 to 23823627
writeRegister(0x16, 0xC0); // FIFO CTRL - 23823634 to 23823772
writeRegister(0x40, 0x02); // TX Buffer - 23823783 to 23823922
writeRegister(0x41, 0x09); // TX Buffer - 23823930 to 23824065
writeRegister(0x42, 0x49); // TX Buffer - 23824078 to 23824212
writeRegister(0x43, 0x00); // TX Buffer - 23824226 to 23824360
writeRegister(0x44, 0x23); // TX Buffer - 23824373 to 23824508
writeRegister(0x45, 0x01); // TX Buffer - 23824522 to 23824656
writeRegister(0x46, 0x13); // TX Buffer - 23824670 to 23824806
writeRegister(0x04, 0x07); // TX - 23824819 to 23824954
writeRegister(0x00, 0xFF); // CS0 - 23829577 to 23829721
writeRegister(0x01, 0xFF); // CS1 - 23829727 to 23829868
writeRegister(0x07, 0x1A); // Channel Selection - 23829883 to 23830024
writeRegister(0x0E, 0x5A); // ADDR - 23830032 to 23830171
writeRegister(0x0F, 0x00); // ADDR - 23830185 to 23830319
writeRegister(0x10, 0x5A); // ADDR - 23830330 to 23830468
writeRegister(0x11, 0x5A); // PEER - 23830478 to 23830617
writeRegister(0x12, 0x00); // PEER - 23830630 to 23830764
writeRegister(0x13, 0x5A); // PEER - 23830774 to 23830913
writeRegister(0x14, 0x1F); // TX Length - 23830923 to 23831064
writeRegister(0x02, 0x40); // Int1Msk - 23831076 to 23831210
writeRegister(0x03, 0x00); // Int2Msk - 23831220 to 23831353
writeRegister(0x00, 0xFF); // CS0 - 23831367 to 23831506
writeRegister(0x01, 0xFF); // CS1 - 23831517 to 23831658
writeRegister(0x16, 0xC0); // FIFO CTRL - 23831672 to 23831806
writeRegister(0x40, 0x02); // TX Buffer - 23831820 to 23831953
writeRegister(0x41, 0x09); // TX Buffer - 23831967 to 23832101
writeRegister(0x42, 0x48); // TX Buffer - 23832115 to 23832249
writeRegister(0x43, 0x00); // TX Buffer - 23832260 to 23832397
writeRegister(0x44, 0x23); // TX Buffer - 23832407 to 23832549
writeRegister(0x45, 0x01); // TX Buffer - 23832555 to 23832691
writeRegister(0x46, 0x13); // TX Buffer - 23832703 to 23832846
writeRegister(0x04, 0x07); // TX - 23832852 to 23832988
writeRegister(0x00, 0xFF); // CS0 - 23837471 to 23837610
writeRegister(0x01, 0xFF); // CS1 - 23837624 to 23837768
writeRegister(0x07, 0x1A); // Channel Selection - 23837780 to 23837915
writeRegister(0x0E, 0x5A); // ADDR - 23837930 to 23838073
writeRegister(0x0F, 0x00); // ADDR - 23838079 to 23838213
writeRegister(0x10, 0x5A); // ADDR - 23838227 to 23838362
writeRegister(0x11, 0x5A); // PEER - 23838375 to 23838517
writeRegister(0x12, 0x00); // PEER - 23838524 to 23838658
writeRegister(0x13, 0x5A); // PEER - 23838671 to 23838807
writeRegister(0x14, 0x1F); // TX Length - 23838821 to 23838964
writeRegister(0x02, 0x40); // Int1Msk - 23838970 to 23839103
writeRegister(0x03, 0x00); // Int2Msk - 23839117 to 23839250
writeRegister(0x00, 0xFF); // CS0 - 23839264 to 23839400
writeRegister(0x01, 0xFF); // CS1 - 23839414 to 23839554
writeRegister(0x16, 0xC0); // FIFO CTRL - 23839569 to 23839704
writeRegister(0x40, 0x02); // TX Buffer - 23839717 to 23839851
writeRegister(0x41, 0x09); // TX Buffer - 23839861 to 23840003
writeRegister(0x42, 0x47); // TX Buffer - 23840009 to 23840152
writeRegister(0x43, 0x00); // TX Buffer - 23840158 to 23840292
writeRegister(0x44, 0x23); // TX Buffer - 23840305 to 23840441
writeRegister(0x45, 0x01); // TX Buffer - 23840454 to 23840589
writeRegister(0x46, 0x13); // TX Buffer - 23840602 to 23840738
writeRegister(0x04, 0x07); // TX - 23840751 to 23840886
writeRegister(0x00, 0xFF); // CS0 - 23845509 to 23845648
writeRegister(0x01, 0xFF); // CS1 - 23845659 to 23845800
writeRegister(0x07, 0x1A); // Channel Selection - 23845814 to 23845953
writeRegister(0x0E, 0x5A); // ADDR - 23845968 to 23846103
writeRegister(0x0F, 0x00); // ADDR - 23846117 to 23846251
writeRegister(0x10, 0x5A); // ADDR - 23846265 to 23846400
writeRegister(0x11, 0x5A); // PEER - 23846413 to 23846549
writeRegister(0x12, 0x00); // PEER - 23846562 to 23846696
writeRegister(0x13, 0x5A); // PEER - 23846706 to 23846845
writeRegister(0x14, 0x1F); // TX Length - 23846859 to 23846994
writeRegister(0x02, 0x40); // Int1Msk - 23847008 to 23847141
writeRegister(0x03, 0x00); // Int2Msk - 23847155 to 23847288
writeRegister(0x00, 0xFF); // CS0 - 23847299 to 23847438
writeRegister(0x01, 0xFF); // CS1 - 23847452 to 23847590
writeRegister(0x16, 0xC0); // FIFO CTRL - 23847603 to 23847742
writeRegister(0x40, 0x02); // TX Buffer - 23847752 to 23847885
writeRegister(0x41, 0x09); // TX Buffer - 23847899 to 23848033
writeRegister(0x42, 0x46); // TX Buffer - 23848047 to 23848182
writeRegister(0x43, 0x00); // TX Buffer - 23848195 to 23848329
writeRegister(0x44, 0x23); // TX Buffer - 23848343 to 23848477
writeRegister(0x45, 0x01); // TX Buffer - 23848491 to 23848625
writeRegister(0x46, 0x13); // TX Buffer - 23848636 to 23848774
writeRegister(0x04, 0x07); // TX - 23848788 to 23848922
writeRegister(0x00, 0xFF); // CS0 - 23853546 to 23853682
writeRegister(0x01, 0xFF); // CS1 - 23853696 to 23853836
writeRegister(0x07, 0x1A); // Channel Selection - 23853852 to 23853987
writeRegister(0x0E, 0x5A); // ADDR - 23854002 to 23854141
writeRegister(0x0F, 0x00); // ADDR - 23854151 to 23854293
writeRegister(0x10, 0x5A); // ADDR - 23854299 to 23854440
writeRegister(0x11, 0x5A); // PEER - 23854447 to 23854586
writeRegister(0x12, 0x00); // PEER - 23854596 to 23854730
writeRegister(0x13, 0x5A); // PEER - 23854743 to 23854887
writeRegister(0x14, 0x1F); // TX Length - 23854893 to 23855033
writeRegister(0x02, 0x40); // Int1Msk - 23855042 to 23855175
writeRegister(0x03, 0x00); // Int2Msk - 23855189 to 23855322
writeRegister(0x00, 0xFF); // CS0 - 23855336 to 23855472
writeRegister(0x01, 0xFF); // CS1 - 23855486 to 23855626
writeRegister(0x16, 0xC0); // FIFO CTRL - 23855641 to 23855776
writeRegister(0x40, 0x02); // TX Buffer - 23855789 to 23855923
writeRegister(0x41, 0x09); // TX Buffer - 23855933 to 23856075
writeRegister(0x42, 0x45); // TX Buffer - 23856081 to 23856223
writeRegister(0x43, 0x00); // TX Buffer - 23856229 to 23856363
writeRegister(0x44, 0x23); // TX Buffer - 23856377 to 23856513
writeRegister(0x45, 0x01); // TX Buffer - 23856525 to 23856659
writeRegister(0x46, 0x13); // TX Buffer - 23856673 to 23856808
writeRegister(0x04, 0x07); // TX - 23856822 to 23856956
writeRegister(0x00, 0xFF); // CS0 - 23861580 to 23861721
writeRegister(0x01, 0xFF); // CS1 - 23861730 to 23861870
writeRegister(0x07, 0x1A); // Channel Selection - 23861886 to 23862025
writeRegister(0x0E, 0x5A); // ADDR - 23862039 to 23862175
writeRegister(0x0F, 0x00); // ADDR - 23862189 to 23862323
writeRegister(0x10, 0x5A); // ADDR - 23862336 to 23862471
writeRegister(0x11, 0x5A); // PEER - 23862485 to 23862620
writeRegister(0x12, 0x00); // PEER - 23862634 to 23862767
writeRegister(0x13, 0x5A); // PEER - 23862777 to 23862917
writeRegister(0x14, 0x1F); // TX Length - 23862930 to 23863067
writeRegister(0x02, 0x40); // Int1Msk - 23863080 to 23863213
writeRegister(0x03, 0x00); // Int2Msk - 23863227 to 23863360
writeRegister(0x00, 0xFF); // CS0 - 23863370 to 23863511
writeRegister(0x01, 0xFF); // CS1 - 23863524 to 23863660
writeRegister(0x16, 0xC0); // FIFO CTRL - 23863675 to 23863813
writeRegister(0x40, 0x02); // TX Buffer - 23863823 to 23863957
writeRegister(0x41, 0x09); // TX Buffer - 23863970 to 23864106
writeRegister(0x42, 0x44); // TX Buffer - 23864118 to 23864253
writeRegister(0x43, 0x00); // TX Buffer - 23864266 to 23864400
writeRegister(0x44, 0x23); // TX Buffer - 23864410 to 23864550
writeRegister(0x45, 0x01); // TX Buffer - 23864559 to 23864696
writeRegister(0x46, 0x13); // TX Buffer - 23864707 to 23864845
writeRegister(0x04, 0x07); // TX - 23864856 to 23864993
writeRegister(0x00, 0xFF); // CS0 - 23869478 to 23869615
writeRegister(0x01, 0xFF); // CS1 - 23869628 to 23869769
writeRegister(0x07, 0x1A); // Channel Selection - 23869783 to 23869920
writeRegister(0x0E, 0x5A); // ADDR - 23869933 to 23870072
writeRegister(0x0F, 0x00); // ADDR - 23870082 to 23870220
writeRegister(0x10, 0x5A); // ADDR - 23870230 to 23870370
writeRegister(0x11, 0x5A); // PEER - 23870379 to 23870517
writeRegister(0x12, 0x00); // PEER - 23870528 to 23870661
writeRegister(0x13, 0x5A); // PEER - 23870675 to 23870814
writeRegister(0x14, 0x1F); // TX Length - 23870824 to 23870963
writeRegister(0x02, 0x40); // Int1Msk - 23870974 to 23871113
writeRegister(0x03, 0x00); // Int2Msk - 23871121 to 23871254
writeRegister(0x00, 0xFF); // CS0 - 23871268 to 23871411
writeRegister(0x01, 0xFF); // CS1 - 23871418 to 23871559
writeRegister(0x16, 0xC0); // FIFO CTRL - 23871572 to 23871707
writeRegister(0x40, 0x02); // TX Buffer - 23871721 to 23871854
writeRegister(0x41, 0x09); // TX Buffer - 23871864 to 23872003
writeRegister(0x42, 0x43); // TX Buffer - 23872012 to 23872150
writeRegister(0x43, 0x00); // TX Buffer - 23872161 to 23872302
writeRegister(0x44, 0x23); // TX Buffer - 23872308 to 23872450
writeRegister(0x45, 0x01); // TX Buffer - 23872457 to 23872592
writeRegister(0x46, 0x13); // TX Buffer - 23872605 to 23872747
writeRegister(0x04, 0x07); // TX - 23872754 to 23872889
writeRegister(0x00, 0xFF); // CS0 - 23877512 to 23877651
writeRegister(0x01, 0xFF); // CS1 - 23877662 to 23877803
writeRegister(0x07, 0x1A); // Channel Selection - 23877817 to 23877956
writeRegister(0x0E, 0x5A); // ADDR - 23877970 to 23878106
writeRegister(0x0F, 0x00); // ADDR - 23878120 to 23878254
writeRegister(0x10, 0x5A); // ADDR - 23878268 to 23878403
writeRegister(0x11, 0x5A); // PEER - 23878416 to 23878553
writeRegister(0x12, 0x00); // PEER - 23878565 to 23878700
writeRegister(0x13, 0x5A); // PEER - 23878712 to 23878848
writeRegister(0x14, 0x1F); // TX Length - 23878862 to 23878997
writeRegister(0x02, 0x40); // Int1Msk - 23879011 to 23879144
writeRegister(0x03, 0x00); // Int2Msk - 23879158 to 23879291
writeRegister(0x00, 0xFF); // CS0 - 23879302 to 23879441
writeRegister(0x01, 0xFF); // CS1 - 23879455 to 23879593
writeRegister(0x16, 0xC0); // FIFO CTRL - 23879606 to 23879744
writeRegister(0x40, 0x02); // TX Buffer - 23879755 to 23879888
writeRegister(0x41, 0x09); // TX Buffer - 23879902 to 23880037
writeRegister(0x42, 0x42); // TX Buffer - 23880050 to 23880184
writeRegister(0x43, 0x00); // TX Buffer - 23880198 to 23880331
writeRegister(0x44, 0x23); // TX Buffer - 23880345 to 23880481
writeRegister(0x45, 0x01); // TX Buffer - 23880494 to 23880629
writeRegister(0x46, 0x13); // TX Buffer - 23880638 to 23880778
writeRegister(0x04, 0x07); // TX - 23880791 to 23880926
writeRegister(0x00, 0xFF); // CS0 - 23885549 to 23885686
writeRegister(0x01, 0xFF); // CS1 - 23885699 to 23885840
writeRegister(0x07, 0x1A); // Channel Selection - 23885854 to 23885990
writeRegister(0x0E, 0x5A); // ADDR - 23886004 to 23886143
writeRegister(0x0F, 0x00); // ADDR - 23886153 to 23886294
writeRegister(0x10, 0x5A); // ADDR - 23886301 to 23886444
writeRegister(0x11, 0x5A); // PEER - 23886450 to 23886590
writeRegister(0x12, 0x00); // PEER - 23886599 to 23886732
writeRegister(0x13, 0x5A); // PEER - 23886746 to 23886889
writeRegister(0x14, 0x1F); // TX Length - 23886895 to 23887034
writeRegister(0x02, 0x40); // Int1Msk - 23887045 to 23887178
writeRegister(0x03, 0x00); // Int2Msk - 23887192 to 23887325
writeRegister(0x00, 0xFF); // CS0 - 23887339 to 23887476
writeRegister(0x01, 0xFF); // CS1 - 23887489 to 23887630
writeRegister(0x16, 0xC0); // FIFO CTRL - 23887643 to 23887778
writeRegister(0x40, 0x02); // TX Buffer - 23887792 to 23887925
writeRegister(0x41, 0x09); // TX Buffer - 23887935 to 23888077
writeRegister(0x42, 0x41); // TX Buffer - 23888083 to 23888225
writeRegister(0x43, 0x00); // TX Buffer - 23888231 to 23888365
writeRegister(0x44, 0x23); // TX Buffer - 23888379 to 23888513
writeRegister(0x45, 0x01); // TX Buffer - 23888527 to 23888661
writeRegister(0x46, 0x13); // TX Buffer - 23888675 to 23888810
writeRegister(0x04, 0x07); // TX - 23888824 to 23888958
writeRegister(0x00, 0xFF); // CS0 - 23893582 to 23893726
writeRegister(0x01, 0xFF); // CS1 - 23893732 to 23893872
writeRegister(0x07, 0x1A); // Channel Selection - 23893888 to 23894027
writeRegister(0x0E, 0x5A); // ADDR - 23894038 to 23894177
writeRegister(0x0F, 0x00); // ADDR - 23894190 to 23894325
writeRegister(0x10, 0x5A); // ADDR - 23894338 to 23894473
writeRegister(0x11, 0x5A); // PEER - 23894487 to 23894622
writeRegister(0x12, 0x00); // PEER - 23894636 to 23894769
writeRegister(0x13, 0x5A); // PEER - 23894779 to 23894918
writeRegister(0x14, 0x1F); // TX Length - 23894932 to 23895069
writeRegister(0x02, 0x40); // Int1Msk - 23895082 to 23895215
writeRegister(0x03, 0x00); // Int2Msk - 23895225 to 23895358
writeRegister(0x00, 0xFF); // CS0 - 23895372 to 23895513
writeRegister(0x01, 0xFF); // CS1 - 23895522 to 23895662
writeRegister(0x16, 0xC0); // FIFO CTRL - 23895677 to 23895812
writeRegister(0x40, 0x02); // TX Buffer - 23895825 to 23895959
writeRegister(0x41, 0x09); // TX Buffer - 23895972 to 23896108
writeRegister(0x42, 0x40); // TX Buffer - 23896120 to 23896254
writeRegister(0x43, 0x00); // TX Buffer - 23896264 to 23896403
writeRegister(0x44, 0x23); // TX Buffer - 23896412 to 23896554
writeRegister(0x45, 0x01); // TX Buffer - 23896560 to 23896694
writeRegister(0x46, 0x13); // TX Buffer - 23896708 to 23896851
writeRegister(0x04, 0x07); // TX - 23896857 to 23896991
writeRegister(0x00, 0xFF); // CS0 - 23901476 to 23901615
writeRegister(0x01, 0xFF); // CS1 - 23901629 to 23901773
writeRegister(0x07, 0x1A); // Channel Selection - 23901785 to 23901920
writeRegister(0x0E, 0x5A); // ADDR - 23901934 to 23902078
writeRegister(0x0F, 0x00); // ADDR - 23902084 to 23902218
writeRegister(0x10, 0x5A); // ADDR - 23902232 to 23902368
writeRegister(0x11, 0x5A); // PEER - 23902380 to 23902523
writeRegister(0x12, 0x00); // PEER - 23902529 to 23902662
writeRegister(0x13, 0x5A); // PEER - 23902676 to 23902812
writeRegister(0x14, 0x1F); // TX Length - 23902826 to 23902969
writeRegister(0x02, 0x40); // Int1Msk - 23902975 to 23903108
writeRegister(0x03, 0x00); // Int2Msk - 23903122 to 23903255
writeRegister(0x00, 0xFF); // CS0 - 23903269 to 23903405
writeRegister(0x01, 0xFF); // CS1 - 23903419 to 23903560
writeRegister(0x16, 0xC0); // FIFO CTRL - 23903574 to 23903708
writeRegister(0x40, 0x02); // TX Buffer - 23903722 to 23903855
writeRegister(0x41, 0x09); // TX Buffer - 23903866 to 23904007
writeRegister(0x42, 0x3F); // TX Buffer - 23904014 to 23904153
writeRegister(0x43, 0x00); // TX Buffer - 23904164 to 23904301
writeRegister(0x44, 0x23); // TX Buffer - 23904311 to 23904453
writeRegister(0x45, 0x01); // TX Buffer - 23904460 to 23904601
writeRegister(0x46, 0x13); // TX Buffer - 23904608 to 23904750
writeRegister(0x04, 0x07); // TX - 23904756 to 23904898
writeRegister(0x00, 0xFF); // CS0 - 23909515 to 23909654
writeRegister(0x01, 0xFF); // CS1 - 23909668 to 23909806
writeRegister(0x07, 0x1A); // Channel Selection - 23909820 to 23909959
writeRegister(0x0E, 0x5A); // ADDR - 23909973 to 23910109
writeRegister(0x0F, 0x00); // ADDR - 23910123 to 23910257
writeRegister(0x10, 0x5A); // ADDR - 23910271 to 23910405
writeRegister(0x11, 0x5A); // PEER - 23910419 to 23910554
writeRegister(0x12, 0x00); // PEER - 23910568 to 23910701
writeRegister(0x13, 0x5A); // PEER - 23910715 to 23910851
writeRegister(0x14, 0x1F); // TX Length - 23910865 to 23911000
writeRegister(0x02, 0x40); // Int1Msk - 23911014 to 23911147
writeRegister(0x03, 0x00); // Int2Msk - 23911161 to 23911294
writeRegister(0x00, 0xFF); // CS0 - 23911305 to 23911444
writeRegister(0x01, 0xFF); // CS1 - 23911458 to 23911602
writeRegister(0x16, 0xC0); // FIFO CTRL - 23911609 to 23911747
writeRegister(0x40, 0x02); // TX Buffer - 23911758 to 23911891
writeRegister(0x41, 0x09); // TX Buffer - 23911905 to 23912040
writeRegister(0x42, 0x3E); // TX Buffer - 23912053 to 23912192
writeRegister(0x43, 0x00); // TX Buffer - 23912202 to 23912336
writeRegister(0x44, 0x23); // TX Buffer - 23912350 to 23912484
writeRegister(0x45, 0x01); // TX Buffer - 23912498 to 23912632
writeRegister(0x46, 0x13); // TX Buffer - 23912646 to 23912781
writeRegister(0x04, 0x07); // TX - 23912795 to 23912929
writeRegister(0x00, 0xFF); // CS0 - 23917553 to 23917694
writeRegister(0x01, 0xFF); // CS1 - 23917703 to 23917843
writeRegister(0x07, 0x1A); // Channel Selection - 23917859 to 23917997
writeRegister(0x0E, 0x5A); // ADDR - 23918008 to 23918149
writeRegister(0x0F, 0x00); // ADDR - 23918161 to 23918295
writeRegister(0x10, 0x5A); // ADDR - 23918309 to 23918444
writeRegister(0x11, 0x5A); // PEER - 23918458 to 23918593
writeRegister(0x12, 0x00); // PEER - 23918607 to 23918740
writeRegister(0x13, 0x5A); // PEER - 23918750 to 23918889
writeRegister(0x14, 0x1F); // TX Length - 23918903 to 23919040
writeRegister(0x02, 0x40); // Int1Msk - 23919052 to 23919186
writeRegister(0x03, 0x00); // Int2Msk - 23919196 to 23919337
writeRegister(0x00, 0xFF); // CS0 - 23919343 to 23919484
writeRegister(0x01, 0xFF); // CS1 - 23919493 to 23919634
writeRegister(0x16, 0xC0); // FIFO CTRL - 23919648 to 23919790
writeRegister(0x40, 0x02); // TX Buffer - 23919796 to 23919929
writeRegister(0x41, 0x09); // TX Buffer - 23919943 to 23920077
writeRegister(0x42, 0x3D); // TX Buffer - 23920091 to 23920228
writeRegister(0x43, 0x00); // TX Buffer - 23920241 to 23920374
writeRegister(0x44, 0x23); // TX Buffer - 23920388 to 23920524
writeRegister(0x45, 0x01); // TX Buffer - 23920536 to 23920672
writeRegister(0x46, 0x13); // TX Buffer - 23920684 to 23920821
writeRegister(0x04, 0x07); // TX - 23920833 to 23920969
writeRegister(0x00, 0xFF); // CS0 - 23925592 to 23925729
writeRegister(0x01, 0xFF); // CS1 - 23925741 to 23925883
writeRegister(0x07, 0x1A); // Channel Selection - 23925897 to 23926032
writeRegister(0x0E, 0x5A); // ADDR - 23926047 to 23926186
writeRegister(0x0F, 0x00); // ADDR - 23926196 to 23926334
writeRegister(0x10, 0x5A); // ADDR - 23926344 to 23926482
writeRegister(0x11, 0x5A); // PEER - 23926493 to 23926631
writeRegister(0x12, 0x00); // PEER - 23926642 to 23926775
writeRegister(0x13, 0x5A); // PEER - 23926789 to 23926928
writeRegister(0x14, 0x1F); // TX Length - 23926938 to 23927077
writeRegister(0x02, 0x40); // Int1Msk - 23927091 to 23927224
writeRegister(0x03, 0x00); // Int2Msk - 23927234 to 23927368
writeRegister(0x00, 0xFF); // CS0 - 23927381 to 23927525
writeRegister(0x01, 0xFF); // CS1 - 23927531 to 23927671
writeRegister(0x16, 0xC0); // FIFO CTRL - 23927686 to 23927821
writeRegister(0x40, 0x02); // TX Buffer - 23927835 to 23927968
writeRegister(0x41, 0x09); // TX Buffer - 23927982 to 23928117
writeRegister(0x42, 0x3C); // TX Buffer - 23928126 to 23928265
writeRegister(0x43, 0x00); // TX Buffer - 23928278 to 23928412
writeRegister(0x44, 0x23); // TX Buffer - 23928423 to 23928562
writeRegister(0x45, 0x01); // TX Buffer - 23928571 to 23928713
writeRegister(0x46, 0x13); // TX Buffer - 23928719 to 23928859
writeRegister(0x04, 0x07); // TX - 23928868 to 23929010
writeRegister(0x00, 0xFF); // CS0 - 23933490 to 23933627
writeRegister(0x01, 0xFF); // CS1 - 23933640 to 23933781
writeRegister(0x07, 0x1A); // Channel Selection - 23933795 to 23933931
writeRegister(0x0E, 0x5A); // ADDR - 23933945 to 23934084
writeRegister(0x0F, 0x00); // ADDR - 23934095 to 23934235
writeRegister(0x10, 0x5A); // ADDR - 23934243 to 23934385
writeRegister(0x11, 0x5A); // PEER - 23934391 to 23934530
writeRegister(0x12, 0x00); // PEER - 23934540 to 23934673
writeRegister(0x13, 0x5A); // PEER - 23934687 to 23934829
writeRegister(0x14, 0x1F); // TX Length - 23934836 to 23934975
writeRegister(0x02, 0x40); // Int1Msk - 23934986 to 23935119
writeRegister(0x03, 0x00); // Int2Msk - 23935133 to 23935266
writeRegister(0x00, 0xFF); // CS0 - 23935280 to 23935417
writeRegister(0x01, 0xFF); // CS1 - 23935430 to 23935571
writeRegister(0x16, 0xC0); // FIFO CTRL - 23935584 to 23935719
writeRegister(0x40, 0x02); // TX Buffer - 23935733 to 23935866
writeRegister(0x41, 0x09); // TX Buffer - 23935876 to 23936018
writeRegister(0x42, 0x3B); // TX Buffer - 23936024 to 23936165
writeRegister(0x43, 0x00); // TX Buffer - 23936174 to 23936311
writeRegister(0x44, 0x23); // TX Buffer - 23936321 to 23936463
writeRegister(0x45, 0x01); // TX Buffer - 23936470 to 23936611
writeRegister(0x46, 0x13); // TX Buffer - 23936618 to 23936760
writeRegister(0x04, 0x07); // TX - 23936767 to 23936908
writeRegister(0x00, 0xFF); // CS0 - 23941525 to 23941664
writeRegister(0x01, 0xFF); // CS1 - 23941678 to 23941816
writeRegister(0x07, 0x1A); // Channel Selection - 23941831 to 23941969
writeRegister(0x0E, 0x5A); // ADDR - 23941984 to 23942119
writeRegister(0x0F, 0x00); // ADDR - 23942133 to 23942267
writeRegister(0x10, 0x5A); // ADDR - 23942281 to 23942416
writeRegister(0x11, 0x5A); // PEER - 23942429 to 23942565
writeRegister(0x12, 0x00); // PEER - 23942578 to 23942712
writeRegister(0x13, 0x5A); // PEER - 23942725 to 23942861
writeRegister(0x14, 0x1F); // TX Length - 23942875 to 23943010
writeRegister(0x02, 0x40); // Int1Msk - 23943024 to 23943157
writeRegister(0x03, 0x00); // Int2Msk - 23943171 to 23943304
writeRegister(0x00, 0xFF); // CS0 - 23943315 to 23943454
writeRegister(0x01, 0xFF); // CS1 - 23943468 to 23943612
writeRegister(0x16, 0xC0); // FIFO CTRL - 23943619 to 23943758
writeRegister(0x40, 0x02); // TX Buffer - 23943768 to 23943901
writeRegister(0x41, 0x09); // TX Buffer - 23943915 to 23944049
writeRegister(0x42, 0x3A); // TX Buffer - 23944063 to 23944198
writeRegister(0x43, 0x00); // TX Buffer - 23944212 to 23944347
writeRegister(0x44, 0x23); // TX Buffer - 23944359 to 23944495
writeRegister(0x45, 0x01); // TX Buffer - 23944508 to 23944643
writeRegister(0x46, 0x13); // TX Buffer - 23944656 to 23944792
writeRegister(0x04, 0x07); // TX - 23944805 to 23944940
writeRegister(0x00, 0xFF); // CS0 - 23949563 to 23949706
writeRegister(0x01, 0xFF); // CS1 - 23949713 to 23949854
writeRegister(0x07, 0x1A); // Channel Selection - 23949868 to 23950007
writeRegister(0x0E, 0x5A); // ADDR - 23950018 to 23950157
writeRegister(0x0F, 0x00); // ADDR - 23950171 to 23950305
writeRegister(0x10, 0x5A); // ADDR - 23950316 to 23950454
writeRegister(0x11, 0x5A); // PEER - 23950464 to 23950603
writeRegister(0x12, 0x00); // PEER - 23950616 to 23950750
writeRegister(0x13, 0x5A); // PEER - 23950760 to 23950899
writeRegister(0x14, 0x1F); // TX Length - 23950909 to 23951048
writeRegister(0x02, 0x40); // Int1Msk - 23951062 to 23951195
writeRegister(0x03, 0x00); // Int2Msk - 23951206 to 23951339
writeRegister(0x00, 0xFF); // CS0 - 23951353 to 23951492
writeRegister(0x01, 0xFF); // CS1 - 23951503 to 23951644
writeRegister(0x16, 0xC0); // FIFO CTRL - 23951657 to 23951792
writeRegister(0x40, 0x02); // TX Buffer - 23951806 to 23951939
writeRegister(0x41, 0x09); // TX Buffer - 23951953 to 23952087
writeRegister(0x42, 0x39); // TX Buffer - 23952101 to 23952237
writeRegister(0x43, 0x00); // TX Buffer - 23952250 to 23952385
writeRegister(0x44, 0x23); // TX Buffer - 23952394 to 23952533
writeRegister(0x45, 0x01); // TX Buffer - 23952542 to 23952681
writeRegister(0x46, 0x13); // TX Buffer - 23952690 to 23952830
writeRegister(0x04, 0x07); // TX - 23952839 to 23952978
writeRegister(0x00, 0xFF); // CS0 - 23957597 to 23957738
writeRegister(0x01, 0xFF); // CS1 - 23957751 to 23957895
writeRegister(0x07, 0x1A); // Channel Selection - 23957906 to 23958042
writeRegister(0x0E, 0x5A); // ADDR - 23958056 to 23958195
writeRegister(0x0F, 0x00); // ADDR - 23958206 to 23958340
writeRegister(0x10, 0x5A); // ADDR - 23958354 to 23958488
writeRegister(0x11, 0x5A); // PEER - 23958502 to 23958641
writeRegister(0x12, 0x00); // PEER - 23958651 to 23958784
writeRegister(0x13, 0x5A); // PEER - 23958798 to 23958934
writeRegister(0x14, 0x1F); // TX Length - 23958947 to 23959086
writeRegister(0x02, 0x40); // Int1Msk - 23959097 to 23959230
writeRegister(0x03, 0x00); // Int2Msk - 23959244 to 23959377
writeRegister(0x00, 0xFF); // CS0 - 23959391 to 23959528
writeRegister(0x01, 0xFF); // CS1 - 23959541 to 23959682
writeRegister(0x16, 0xC0); // FIFO CTRL - 23959695 to 23959830
writeRegister(0x40, 0x02); // TX Buffer - 23959844 to 23959977
writeRegister(0x41, 0x09); // TX Buffer - 23959987 to 23960129
writeRegister(0x42, 0x38); // TX Buffer - 23960135 to 23960275
writeRegister(0x43, 0x00); // TX Buffer - 23960284 to 23960418
writeRegister(0x44, 0x23); // TX Buffer - 23960431 to 23960567
writeRegister(0x45, 0x01); // TX Buffer - 23960580 to 23960715
writeRegister(0x46, 0x13); // TX Buffer - 23960728 to 23960864
writeRegister(0x04, 0x07); // TX - 23960877 to 23961012
writeRegister(0x00, 0xFF); // CS0 - 23965495 to 23965636
writeRegister(0x01, 0xFF); // CS1 - 23965648 to 23965785
writeRegister(0x07, 0x1A); // Channel Selection - 23965801 to 23965939
writeRegister(0x0E, 0x5A); // ADDR - 23965954 to 23966090
writeRegister(0x0F, 0x00); // ADDR - 23966103 to 23966238
writeRegister(0x10, 0x5A); // ADDR - 23966251 to 23966386
writeRegister(0x11, 0x5A); // PEER - 23966400 to 23966535
writeRegister(0x12, 0x00); // PEER - 23966549 to 23966682
writeRegister(0x13, 0x5A); // PEER - 23966696 to 23966831
writeRegister(0x14, 0x1F); // TX Length - 23966845 to 23966982
writeRegister(0x02, 0x40); // Int1Msk - 23966995 to 23967128
writeRegister(0x03, 0x00); // Int2Msk - 23967142 to 23967275
writeRegister(0x00, 0xFF); // CS0 - 23967285 to 23967426
writeRegister(0x01, 0xFF); // CS1 - 23967438 to 23967583
writeRegister(0x16, 0xC0); // FIFO CTRL - 23967590 to 23967728
writeRegister(0x40, 0x02); // TX Buffer - 23967738 to 23967871
writeRegister(0x41, 0x09); // TX Buffer - 23967885 to 23968019
writeRegister(0x42, 0x37); // TX Buffer - 23968033 to 23968176
writeRegister(0x43, 0x00); // TX Buffer - 23968183 to 23968316
writeRegister(0x44, 0x23); // TX Buffer - 23968330 to 23968466
writeRegister(0x45, 0x01); // TX Buffer - 23968479 to 23968614
writeRegister(0x46, 0x13); // TX Buffer - 23968626 to 23968763
writeRegister(0x04, 0x07); // TX - 23968775 to 23968911
writeRegister(0x00, 0xFF); // CS0 - 23973534 to 23973677
writeRegister(0x01, 0xFF); // CS1 - 23973684 to 23973825
writeRegister(0x07, 0x1A); // Channel Selection - 23973839 to 23973978
writeRegister(0x0E, 0x5A); // ADDR - 23973989 to 23974128
writeRegister(0x0F, 0x00); // ADDR - 23974142 to 23974276
writeRegister(0x10, 0x5A); // ADDR - 23974290 to 23974424
writeRegister(0x11, 0x5A); // PEER - 23974438 to 23974573
writeRegister(0x12, 0x00); // PEER - 23974587 to 23974720
writeRegister(0x13, 0x5A); // PEER - 23974731 to 23974870
writeRegister(0x14, 0x1F); // TX Length - 23974884 to 23975019
writeRegister(0x02, 0x40); // Int1Msk - 23975033 to 23975166
writeRegister(0x03, 0x00); // Int2Msk - 23975177 to 23975310
writeRegister(0x00, 0xFF); // CS0 - 23975324 to 23975463
writeRegister(0x01, 0xFF); // CS1 - 23975473 to 23975615
writeRegister(0x16, 0xC0); // FIFO CTRL - 23975628 to 23975763
writeRegister(0x40, 0x02); // TX Buffer - 23975777 to 23975910
writeRegister(0x41, 0x09); // TX Buffer - 23975924 to 23976059
writeRegister(0x42, 0x36); // TX Buffer - 23976072 to 23976207
writeRegister(0x43, 0x00); // TX Buffer - 23976221 to 23976354
writeRegister(0x44, 0x23); // TX Buffer - 23976368 to 23976504
writeRegister(0x45, 0x01); // TX Buffer - 23976516 to 23976652
writeRegister(0x46, 0x13); // TX Buffer - 23976661 to 23976801
writeRegister(0x04, 0x07); // TX - 23976813 to 23976949
writeRegister(0x00, 0xFF); // CS0 - 23981572 to 23981709
writeRegister(0x01, 0xFF); // CS1 - 23981721 to 23981863
writeRegister(0x07, 0x1A); // Channel Selection - 23981877 to 23982012
writeRegister(0x0E, 0x5A); // ADDR - 23982027 to 23982166
writeRegister(0x0F, 0x00); // ADDR - 23982176 to 23982317
writeRegister(0x10, 0x5A); // ADDR - 23982324 to 23982465
writeRegister(0x11, 0x5A); // PEER - 23982473 to 23982611
writeRegister(0x12, 0x00); // PEER - 23982622 to 23982755
writeRegister(0x13, 0x5A); // PEER - 23982769 to 23982912
writeRegister(0x14, 0x1F); // TX Length - 23982918 to 23983057
writeRegister(0x02, 0x40); // Int1Msk - 23983068 to 23983201
writeRegister(0x03, 0x00); // Int2Msk - 23983215 to 23983348
writeRegister(0x00, 0xFF); // CS0 - 23983361 to 23983499
writeRegister(0x01, 0xFF); // CS1 - 23983511 to 23983651
writeRegister(0x16, 0xC0); // FIFO CTRL - 23983666 to 23983801
writeRegister(0x40, 0x02); // TX Buffer - 23983815 to 23983948
writeRegister(0x41, 0x09); // TX Buffer - 23983958 to 23984100
writeRegister(0x42, 0x35); // TX Buffer - 23984106 to 23984246
writeRegister(0x43, 0x00); // TX Buffer - 23984255 to 23984395
writeRegister(0x44, 0x23); // TX Buffer - 23984403 to 23984545
writeRegister(0x45, 0x01); // TX Buffer - 23984551 to 23984685
writeRegister(0x46, 0x13); // TX Buffer - 23984699 to 23984842
writeRegister(0x04, 0x07); // TX - 23984848 to 23984982
writeRegister(0x00, 0xFF); // CS0 - 23989606 to 23989747
writeRegister(0x01, 0xFF); // CS1 - 23989756 to 23989896
writeRegister(0x07, 0x1A); // Channel Selection - 23989912 to 23990050
writeRegister(0x0E, 0x5A); // ADDR - 23990065 to 23990201
writeRegister(0x0F, 0x00); // ADDR - 23990214 to 23990350
writeRegister(0x10, 0x5A); // ADDR - 23990362 to 23990497
writeRegister(0x11, 0x5A); // PEER - 23990511 to 23990646
writeRegister(0x12, 0x00); // PEER - 23990660 to 23990793
writeRegister(0x13, 0x5A); // PEER - 23990807 to 23990942
writeRegister(0x14, 0x1F); // TX Length - 23990956 to 23991093
writeRegister(0x02, 0x40); // Int1Msk - 23991105 to 23991239
writeRegister(0x03, 0x00); // Int2Msk - 23991252 to 23991386
writeRegister(0x00, 0xFF); // CS0 - 23991396 to 23991537
writeRegister(0x01, 0xFF); // CS1 - 23991549 to 23991687
writeRegister(0x16, 0xC0); // FIFO CTRL - 23991701 to 23991839
writeRegister(0x40, 0x02); // TX Buffer - 23991849 to 23991982
writeRegister(0x41, 0x09); // TX Buffer - 23991996 to 23992130
writeRegister(0x42, 0x34); // TX Buffer - 23992144 to 23992279
writeRegister(0x43, 0x00); // TX Buffer - 23992293 to 23992426
writeRegister(0x44, 0x23); // TX Buffer - 23992440 to 23992576
writeRegister(0x45, 0x01); // TX Buffer - 23992589 to 23992724
writeRegister(0x46, 0x13); // TX Buffer - 23992736 to 23992873
writeRegister(0x04, 0x07); // TX - 23992885 to 23993021
writeRegister(0x00, 0xFF); // CS0 - 23997504 to 23997648
writeRegister(0x01, 0xFF); // CS1 - 23997654 to 23997795
writeRegister(0x07, 0x1A); // Channel Selection - 23997810 to 23997948
writeRegister(0x0E, 0x5A); // ADDR - 23997959 to 23998098
writeRegister(0x0F, 0x00); // ADDR - 23998112 to 23998246
writeRegister(0x10, 0x5A); // ADDR - 23998257 to 23998395
writeRegister(0x11, 0x5A); // PEER - 23998405 to 23998544
writeRegister(0x12, 0x00); // PEER - 23998557 to 23998691
writeRegister(0x13, 0x5A); // PEER - 23998701 to 23998840
writeRegister(0x14, 0x1F); // TX Length - 23998850 to 23998991
writeRegister(0x02, 0x40); // Int1Msk - 23999003 to 23999138
writeRegister(0x03, 0x00); // Int2Msk - 23999147 to 23999280
writeRegister(0x00, 0xFF); // CS0 - 23999294 to 23999433
writeRegister(0x01, 0xFF); // CS1 - 23999444 to 23999585
writeRegister(0x16, 0xC0); // FIFO CTRL - 23999599 to 23999733
writeRegister(0x40, 0x02); // TX Buffer - 23999747 to 23999880
writeRegister(0x41, 0x09); // TX Buffer - 23999894 to 24000028
writeRegister(0x42, 0x33); // TX Buffer - 24000042 to 24000177
writeRegister(0x43, 0x00); // TX Buffer - 24000191 to 24000325
writeRegister(0x44, 0x23); // TX Buffer - 24000335 to 24000473
writeRegister(0x45, 0x01); // TX Buffer - 24000483 to 24000622
writeRegister(0x46, 0x13); // TX Buffer - 24000631 to 24000771
writeRegister(0x04, 0x07); // TX - 24000780 to 24000919
writeRegister(0x00, 0xFF); // CS0 - 24005538 to 24005678
writeRegister(0x01, 0xFF); // CS1 - 24005692 to 24005836
writeRegister(0x07, 0x1A); // Channel Selection - 24005848 to 24005983
writeRegister(0x0E, 0x5A); // ADDR - 24005997 to 24006136
writeRegister(0x0F, 0x00); // ADDR - 24006147 to 24006281
writeRegister(0x10, 0x5A); // ADDR - 24006295 to 24006429
writeRegister(0x11, 0x5A); // PEER - 24006443 to 24006582
writeRegister(0x12, 0x00); // PEER - 24006592 to 24006725
writeRegister(0x13, 0x5A); // PEER - 24006739 to 24006875
writeRegister(0x14, 0x1F); // TX Length - 24006888 to 24007029
writeRegister(0x02, 0x40); // Int1Msk - 24007038 to 24007171
writeRegister(0x03, 0x00); // Int2Msk - 24007185 to 24007318
writeRegister(0x00, 0xFF); // CS0 - 24007332 to 24007469
writeRegister(0x01, 0xFF); // CS1 - 24007482 to 24007623
writeRegister(0x16, 0xC0); // FIFO CTRL - 24007637 to 24007771
writeRegister(0x40, 0x02); // TX Buffer - 24007785 to 24007918
writeRegister(0x41, 0x09); // TX Buffer - 24007929 to 24008070
writeRegister(0x42, 0x32); // TX Buffer - 24008076 to 24008215
writeRegister(0x43, 0x00); // TX Buffer - 24008225 to 24008359
writeRegister(0x44, 0x23); // TX Buffer - 24008372 to 24008507
writeRegister(0x45, 0x01); // TX Buffer - 24008521 to 24008655
writeRegister(0x46, 0x13); // TX Buffer - 24008669 to 24008805
writeRegister(0x04, 0x07); // TX - 24008818 to 24008953
writeRegister(0x00, 0xFF); // CS0 - 24013576 to 24013717
writeRegister(0x01, 0xFF); // CS1 - 24013726 to 24013867
writeRegister(0x07, 0x1A); // Channel Selection - 24013882 to 24014020
writeRegister(0x0E, 0x5A); // ADDR - 24014031 to 24014170
writeRegister(0x0F, 0x00); // ADDR - 24014184 to 24014318
writeRegister(0x10, 0x5A); // ADDR - 24014332 to 24014467
writeRegister(0x11, 0x5A); // PEER - 24014481 to 24014616
writeRegister(0x12, 0x00); // PEER - 24014629 to 24014763
writeRegister(0x13, 0x5A); // PEER - 24014773 to 24014912
writeRegister(0x14, 0x1F); // TX Length - 24014926 to 24015063
writeRegister(0x02, 0x40); // Int1Msk - 24015075 to 24015209
writeRegister(0x03, 0x00); // Int2Msk - 24015219 to 24015360
writeRegister(0x00, 0xFF); // CS0 - 24015366 to 24015505
writeRegister(0x01, 0xFF); // CS1 - 24015516 to 24015657
writeRegister(0x16, 0xC0); // FIFO CTRL - 24015671 to 24015813
writeRegister(0x40, 0x02); // TX Buffer - 24015819 to 24015952
writeRegister(0x41, 0x09); // TX Buffer - 24015966 to 24016100
writeRegister(0x42, 0x31); // TX Buffer - 24016114 to 24016250
writeRegister(0x43, 0x00); // TX Buffer - 24016262 to 24016396
writeRegister(0x44, 0x23); // TX Buffer - 24016406 to 24016546
writeRegister(0x45, 0x01); // TX Buffer - 24016555 to 24016694
writeRegister(0x46, 0x13); // TX Buffer - 24016703 to 24016843
writeRegister(0x04, 0x07); // TX - 24016852 to 24016989
writeRegister(0x00, 0xFF); // CS0 - 24021492 to 24021633
writeRegister(0x01, 0xFF); // CS1 - 24021645 to 24021782
writeRegister(0x07, 0x1A); // Channel Selection - 24021801 to 24021936
writeRegister(0x0E, 0x5A); // ADDR - 24021951 to 24022088
writeRegister(0x0F, 0x00); // ADDR - 24022100 to 24022234
writeRegister(0x10, 0x5A); // ADDR - 24022248 to 24022383
writeRegister(0x11, 0x5A); // PEER - 24022397 to 24022532
writeRegister(0x12, 0x00); // PEER - 24022546 to 24022679
writeRegister(0x13, 0x5A); // PEER - 24022693 to 24022828
writeRegister(0x14, 0x1F); // TX Length - 24022842 to 24022985
writeRegister(0x02, 0x40); // Int1Msk - 24022991 to 24023125
writeRegister(0x03, 0x00); // Int2Msk - 24023138 to 24023272
writeRegister(0x00, 0xFF); // CS0 - 24023282 to 24023423
writeRegister(0x01, 0xFF); // CS1 - 24023435 to 24023579
writeRegister(0x16, 0xC0); // FIFO CTRL - 24023587 to 24023725
writeRegister(0x40, 0x02); // TX Buffer - 24023735 to 24023876
writeRegister(0x41, 0x09); // TX Buffer - 24023882 to 24024016
writeRegister(0x42, 0x30); // TX Buffer - 24024030 to 24024164
writeRegister(0x43, 0x00); // TX Buffer - 24024178 to 24024312
writeRegister(0x44, 0x23); // TX Buffer - 24024326 to 24024460
writeRegister(0x45, 0x01); // TX Buffer - 24024474 to 24024608
writeRegister(0x46, 0x13); // TX Buffer - 24024622 to 24024757
writeRegister(0x04, 0x07); // TX - 24024771 to 24024905
writeRegister(0x00, 0xFF); // CS0 - 24029529 to 24029665
writeRegister(0x01, 0xFF); // CS1 - 24029679 to 24029820
writeRegister(0x07, 0x1A); // Channel Selection - 24029835 to 24029970
writeRegister(0x0E, 0x5A); // ADDR - 24029984 to 24030125
writeRegister(0x0F, 0x00); // ADDR - 24030134 to 24030271
writeRegister(0x10, 0x5A); // ADDR - 24030282 to 24030420
writeRegister(0x11, 0x5A); // PEER - 24030430 to 24030569
writeRegister(0x12, 0x00); // PEER - 24030579 to 24030712
writeRegister(0x13, 0x5A); // PEER - 24030726 to 24030865
writeRegister(0x14, 0x1F); // TX Length - 24030876 to 24031016
writeRegister(0x02, 0x40); // Int1Msk - 24031028 to 24031162
writeRegister(0x03, 0x00); // Int2Msk - 24031172 to 24031305
writeRegister(0x00, 0xFF); // CS0 - 24031319 to 24031463
writeRegister(0x01, 0xFF); // CS1 - 24031469 to 24031610
writeRegister(0x16, 0xC0); // FIFO CTRL - 24031624 to 24031758
writeRegister(0x40, 0x02); // TX Buffer - 24031772 to 24031905
writeRegister(0x41, 0x09); // TX Buffer - 24031919 to 24032053
writeRegister(0x42, 0x2F); // TX Buffer - 24032064 to 24032204
writeRegister(0x43, 0x00); // TX Buffer - 24032217 to 24032350
writeRegister(0x44, 0x23); // TX Buffer - 24032361 to 24032500
writeRegister(0x45, 0x01); // TX Buffer - 24032509 to 24032648
writeRegister(0x46, 0x13); // TX Buffer - 24032657 to 24032797
writeRegister(0x04, 0x07); // TX - 24032806 to 24032945
writeRegister(0x00, 0xFF); // CS0 - 24037564 to 24037705
writeRegister(0x01, 0xFF); // CS1 - 24037717 to 24037860
writeRegister(0x07, 0x1A); // Channel Selection - 24037873 to 24038008
writeRegister(0x0E, 0x5A); // ADDR - 24038023 to 24038166
writeRegister(0x0F, 0x00); // ADDR - 24038172 to 24038308
writeRegister(0x10, 0x5A); // ADDR - 24038320 to 24038455
writeRegister(0x11, 0x5A); // PEER - 24038469 to 24038610
writeRegister(0x12, 0x00); // PEER - 24038618 to 24038751
writeRegister(0x13, 0x5A); // PEER - 24038765 to 24038900
writeRegister(0x14, 0x1F); // TX Length - 24038914 to 24039057
writeRegister(0x02, 0x40); // Int1Msk - 24039063 to 24039197
writeRegister(0x03, 0x00); // Int2Msk - 24039210 to 24039344
writeRegister(0x00, 0xFF); // CS0 - 24039357 to 24039495
writeRegister(0x01, 0xFF); // CS1 - 24039507 to 24039647
writeRegister(0x16, 0xC0); // FIFO CTRL - 24039662 to 24039797
writeRegister(0x40, 0x02); // TX Buffer - 24039811 to 24039944
writeRegister(0x41, 0x09); // TX Buffer - 24039954 to 24040096
writeRegister(0x42, 0x2E); // TX Buffer - 24040102 to 24040241
writeRegister(0x43, 0x00); // TX Buffer - 24040251 to 24040385
writeRegister(0x44, 0x23); // TX Buffer - 24040399 to 24040533
writeRegister(0x45, 0x01); // TX Buffer - 24040547 to 24040681
writeRegister(0x46, 0x13); // TX Buffer - 24040695 to 24040830
writeRegister(0x04, 0x07); // TX - 24040844 to 24040978
writeRegister(0x00, 0xFF); // CS0 - 24045602 to 24045743
writeRegister(0x01, 0xFF); // CS1 - 24045752 to 24045893
writeRegister(0x07, 0x1A); // Channel Selection - 24045908 to 24046046
writeRegister(0x0E, 0x5A); // ADDR - 24046061 to 24046198
writeRegister(0x0F, 0x00); // ADDR - 24046210 to 24046344
writeRegister(0x10, 0x5A); // ADDR - 24046358 to 24046493
writeRegister(0x11, 0x5A); // PEER - 24046507 to 24046642
writeRegister(0x12, 0x00); // PEER - 24046656 to 24046789
writeRegister(0x13, 0x5A); // PEER - 24046799 to 24046938
writeRegister(0x14, 0x1F); // TX Length - 24046952 to 24047089
writeRegister(0x02, 0x40); // Int1Msk - 24047101 to 24047235
writeRegister(0x03, 0x00); // Int2Msk - 24047248 to 24047382
writeRegister(0x00, 0xFF); // CS0 - 24047392 to 24047533
writeRegister(0x01, 0xFF); // CS1 - 24047545 to 24047683
writeRegister(0x16, 0xC0); // FIFO CTRL - 24047697 to 24047835
writeRegister(0x40, 0x02); // TX Buffer - 24047845 to 24047978
writeRegister(0x41, 0x09); // TX Buffer - 24047992 to 24048126
writeRegister(0x42, 0x2D); // TX Buffer - 24048140 to 24048275
writeRegister(0x43, 0x00); // TX Buffer - 24048289 to 24048423
writeRegister(0x44, 0x23); // TX Buffer - 24048436 to 24048571
writeRegister(0x45, 0x01); // TX Buffer - 24048585 to 24048719
writeRegister(0x46, 0x13); // TX Buffer - 24048733 to 24048868
writeRegister(0x04, 0x07); // TX - 24048882 to 24049016
writeRegister(0x00, 0xFF); // CS0 - 24053500 to 24053644
writeRegister(0x01, 0xFF); // CS1 - 24053650 to 24053790
writeRegister(0x07, 0x1A); // Channel Selection - 24053806 to 24053945
writeRegister(0x0E, 0x5A); // ADDR - 24053956 to 24054095
writeRegister(0x0F, 0x00); // ADDR - 24054109 to 24054243
writeRegister(0x10, 0x5A); // ADDR - 24054253 to 24054391
writeRegister(0x11, 0x5A); // PEER - 24054402 to 24054540
writeRegister(0x12, 0x00); // PEER - 24054554 to 24054687
writeRegister(0x13, 0x5A); // PEER - 24054697 to 24054837
writeRegister(0x14, 0x1F); // TX Length - 24054847 to 24054987
writeRegister(0x02, 0x40); // Int1Msk - 24055000 to 24055133
writeRegister(0x03, 0x00); // Int2Msk - 24055143 to 24055278
writeRegister(0x00, 0xFF); // CS0 - 24055290 to 24055431
writeRegister(0x01, 0xFF); // CS1 - 24055440 to 24055580
writeRegister(0x16, 0xC0); // FIFO CTRL - 24055595 to 24055730
writeRegister(0x40, 0x02); // TX Buffer - 24055743 to 24055877
writeRegister(0x41, 0x09); // TX Buffer - 24055890 to 24056026
writeRegister(0x42, 0x2C); // TX Buffer - 24056038 to 24056173
writeRegister(0x43, 0x00); // TX Buffer - 24056187 to 24056322
writeRegister(0x44, 0x23); // TX Buffer - 24056331 to 24056470
writeRegister(0x45, 0x01); // TX Buffer - 24056479 to 24056621
writeRegister(0x46, 0x13); // TX Buffer - 24056627 to 24056767
writeRegister(0x04, 0x07); // TX - 24056776 to 24056918
writeRegister(0x00, 0xFF); // CS0 - 24061540 to 24061680
writeRegister(0x01, 0xFF); // CS1 - 24061690 to 24061830
writeRegister(0x07, 0x1A); // Channel Selection - 24061846 to 24061985
writeRegister(0x0E, 0x5A); // ADDR - 24061996 to 24062135
writeRegister(0x0F, 0x00); // ADDR - 24062149 to 24062283
writeRegister(0x10, 0x5A); // ADDR - 24062297 to 24062431
writeRegister(0x11, 0x5A); // PEER - 24062445 to 24062580
writeRegister(0x12, 0x00); // PEER - 24062594 to 24062727
writeRegister(0x13, 0x5A); // PEER - 24062738 to 24062877
writeRegister(0x14, 0x1F); // TX Length - 24062890 to 24063026
writeRegister(0x02, 0x40); // Int1Msk - 24063040 to 24063173
writeRegister(0x03, 0x00); // Int2Msk - 24063183 to 24063323
writeRegister(0x00, 0xFF); // CS0 - 24063330 to 24063471
writeRegister(0x01, 0xFF); // CS1 - 24063480 to 24063620
writeRegister(0x16, 0xC0); // FIFO CTRL - 24063635 to 24063776
writeRegister(0x40, 0x02); // TX Buffer - 24063784 to 24063917
writeRegister(0x41, 0x09); // TX Buffer - 24063931 to 24064066
writeRegister(0x42, 0x2B); // TX Buffer - 24064079 to 24064215
writeRegister(0x43, 0x00); // TX Buffer - 24064227 to 24064361
writeRegister(0x44, 0x23); // TX Buffer - 24064375 to 24064511
writeRegister(0x45, 0x01); // TX Buffer - 24064523 to 24064659
writeRegister(0x46, 0x13); // TX Buffer - 24064668 to 24064808
writeRegister(0x04, 0x07); // TX - 24064820 to 24064956
writeRegister(0x00, 0xFF); // CS0 - 24069578 to 24069716
writeRegister(0x01, 0xFF); // CS1 - 24069728 to 24069868
writeRegister(0x07, 0x1A); // Channel Selection - 24069884 to 24070019
writeRegister(0x0E, 0x5A); // ADDR - 24070034 to 24070173
writeRegister(0x0F, 0x00); // ADDR - 24070183 to 24070321
writeRegister(0x10, 0x5A); // ADDR - 24070331 to 24070469
writeRegister(0x11, 0x5A); // PEER - 24070480 to 24070618
writeRegister(0x12, 0x00); // PEER - 24070629 to 24070762
writeRegister(0x13, 0x5A); // PEER - 24070776 to 24070915
writeRegister(0x14, 0x1F); // TX Length - 24070925 to 24071064
writeRegister(0x02, 0x40); // Int1Msk - 24071074 to 24071208
writeRegister(0x03, 0x00); // Int2Msk - 24071221 to 24071355
writeRegister(0x00, 0xFF); // CS0 - 24071368 to 24071506
writeRegister(0x01, 0xFF); // CS1 - 24071518 to 24071658
writeRegister(0x16, 0xC0); // FIFO CTRL - 24071673 to 24071808
writeRegister(0x40, 0x02); // TX Buffer - 24071822 to 24071955
writeRegister(0x41, 0x09); // TX Buffer - 24071965 to 24072104
writeRegister(0x42, 0x2A); // TX Buffer - 24072113 to 24072251
writeRegister(0x43, 0x00); // TX Buffer - 24072262 to 24072395
writeRegister(0x44, 0x23); // TX Buffer - 24072409 to 24072545
writeRegister(0x45, 0x01); // TX Buffer - 24072557 to 24072693
writeRegister(0x46, 0x13); // TX Buffer - 24072705 to 24072842
writeRegister(0x04, 0x07); // TX - 24072854 to 24072990
writeRegister(0x00, 0xFF); // CS0 - 24077613 to 24077752
writeRegister(0x01, 0xFF); // CS1 - 24077762 to 24077904
writeRegister(0x07, 0x1A); // Channel Selection - 24077918 to 24078057
writeRegister(0x0E, 0x5A); // ADDR - 24078071 to 24078207
writeRegister(0x0F, 0x00); // ADDR - 24078221 to 24078355
writeRegister(0x10, 0x5A); // ADDR - 24078369 to 24078503
writeRegister(0x11, 0x5A); // PEER - 24078517 to 24078652
writeRegister(0x12, 0x00); // PEER - 24078666 to 24078799
writeRegister(0x13, 0x5A); // PEER - 24078810 to 24078949
writeRegister(0x14, 0x1F); // TX Length - 24078962 to 24079098
writeRegister(0x02, 0x40); // Int1Msk - 24079112 to 24079245
writeRegister(0x03, 0x00); // Int2Msk - 24079259 to 24079392
writeRegister(0x00, 0xFF); // CS0 - 24079402 to 24079543
writeRegister(0x01, 0xFF); // CS1 - 24079556 to 24079692
writeRegister(0x16, 0xC0); // FIFO CTRL - 24079707 to 24079845
writeRegister(0x40, 0x02); // TX Buffer - 24079856 to 24079989
writeRegister(0x41, 0x09); // TX Buffer - 24080003 to 24080138
writeRegister(0x42, 0x29); // TX Buffer - 24080151 to 24080285
writeRegister(0x43, 0x00); // TX Buffer - 24080299 to 24080433
writeRegister(0x44, 0x23); // TX Buffer - 24080446 to 24080581
writeRegister(0x45, 0x01); // TX Buffer - 24080595 to 24080729
writeRegister(0x46, 0x13); // TX Buffer - 24080739 to 24080878
writeRegister(0x04, 0x07); // TX - 24080892 to 24081027
writeRegister(0x00, 0xFF); // CS0 - 24085510 to 24085654
writeRegister(0x01, 0xFF); // CS1 - 24085660 to 24085800
writeRegister(0x07, 0x1A); // Channel Selection - 24085816 to 24085959
writeRegister(0x0E, 0x5A); // ADDR - 24085966 to 24086105
writeRegister(0x0F, 0x00); // ADDR - 24086119 to 24086253
writeRegister(0x10, 0x5A); // ADDR - 24086263 to 24086401
writeRegister(0x11, 0x5A); // PEER - 24086412 to 24086550
writeRegister(0x12, 0x00); // PEER - 24086564 to 24086697
writeRegister(0x13, 0x5A); // PEER - 24086707 to 24086848
writeRegister(0x14, 0x1F); // TX Length - 24086857 to 24086997
writeRegister(0x02, 0x40); // Int1Msk - 24087010 to 24087143
writeRegister(0x03, 0x00); // Int2Msk - 24087153 to 24087288
writeRegister(0x00, 0xFF); // CS0 - 24087300 to 24087441
writeRegister(0x01, 0xFF); // CS1 - 24087450 to 24087590
writeRegister(0x16, 0xC0); // FIFO CTRL - 24087605 to 24087740
writeRegister(0x40, 0x02); // TX Buffer - 24087753 to 24087887
writeRegister(0x41, 0x09); // TX Buffer - 24087900 to 24088036
writeRegister(0x42, 0x28); // TX Buffer - 24088048 to 24088183
writeRegister(0x43, 0x00); // TX Buffer - 24088193 to 24088330
writeRegister(0x44, 0x23); // TX Buffer - 24088340 to 24088483
writeRegister(0x45, 0x01); // TX Buffer - 24088489 to 24088624
writeRegister(0x46, 0x13); // TX Buffer - 24088637 to 24088779
writeRegister(0x04, 0x07); // TX - 24088786 to 24088921
writeRegister(0x00, 0xFF); // CS0 - 24093544 to 24093683
writeRegister(0x01, 0xFF); // CS1 - 24093697 to 24093835
writeRegister(0x07, 0x1A); // Channel Selection - 24093850 to 24093988
writeRegister(0x0E, 0x5A); // ADDR - 24094003 to 24094138
writeRegister(0x0F, 0x00); // ADDR - 24094152 to 24094286
writeRegister(0x10, 0x5A); // ADDR - 24094300 to 24094435
writeRegister(0x11, 0x5A); // PEER - 24094448 to 24094584
writeRegister(0x12, 0x00); // PEER - 24094597 to 24094731
writeRegister(0x13, 0x5A); // PEER - 24094744 to 24094880
writeRegister(0x14, 0x1F); // TX Length - 24094894 to 24095031
writeRegister(0x02, 0x40); // Int1Msk - 24095043 to 24095178
writeRegister(0x03, 0x00); // Int2Msk - 24095190 to 24095323
writeRegister(0x00, 0xFF); // CS0 - 24095334 to 24095473
writeRegister(0x01, 0xFF); // CS1 - 24095487 to 24095631
writeRegister(0x16, 0xC0); // FIFO CTRL - 24095639 to 24095777
writeRegister(0x40, 0x02); // TX Buffer - 24095787 to 24095920
writeRegister(0x41, 0x09); // TX Buffer - 24095934 to 24096068
writeRegister(0x42, 0x27); // TX Buffer - 24096082 to 24096217
writeRegister(0x43, 0x00); // TX Buffer - 24096231 to 24096365
writeRegister(0x44, 0x23); // TX Buffer - 24096378 to 24096514
writeRegister(0x45, 0x01); // TX Buffer - 24096527 to 24096662
writeRegister(0x46, 0x13); // TX Buffer - 24096675 to 24096811
writeRegister(0x04, 0x07); // TX - 24096824 to 24096959
writeRegister(0x00, 0xFF); // CS0 - 24101582 to 24101725
writeRegister(0x01, 0xFF); // CS1 - 24101732 to 24101873
writeRegister(0x07, 0x1A); // Channel Selection - 24101888 to 24102029
writeRegister(0x0E, 0x5A); // ADDR - 24102037 to 24102176
writeRegister(0x0F, 0x00); // ADDR - 24102190 to 24102324
writeRegister(0x10, 0x5A); // ADDR - 24102335 to 24102473
writeRegister(0x11, 0x5A); // PEER - 24102483 to 24102622
writeRegister(0x12, 0x00); // PEER - 24102635 to 24102769
writeRegister(0x13, 0x5A); // PEER - 24102779 to 24102918
writeRegister(0x14, 0x1F); // TX Length - 24102928 to 24103067
writeRegister(0x02, 0x40); // Int1Msk - 24103081 to 24103214
writeRegister(0x03, 0x00); // Int2Msk - 24103225 to 24103358
writeRegister(0x00, 0xFF); // CS0 - 24103372 to 24103511
writeRegister(0x01, 0xFF); // CS1 - 24103522 to 24103663
writeRegister(0x16, 0xC0); // FIFO CTRL - 24103676 to 24103811
writeRegister(0x40, 0x02); // TX Buffer - 24103825 to 24103958
writeRegister(0x41, 0x09); // TX Buffer - 24103972 to 24104106
writeRegister(0x42, 0x26); // TX Buffer - 24104120 to 24104255
writeRegister(0x43, 0x00); // TX Buffer - 24104268 to 24104402
writeRegister(0x44, 0x23); // TX Buffer - 24104412 to 24104552
writeRegister(0x45, 0x01); // TX Buffer - 24104561 to 24104701
writeRegister(0x46, 0x13); // TX Buffer - 24104709 to 24104847
writeRegister(0x04, 0x07); // TX - 24104858 to 24104999
writeRegister(0x00, 0xFF); // CS0 - 24109616 to 24109755
writeRegister(0x01, 0xFF); // CS1 - 24109769 to 24109907
writeRegister(0x07, 0x1A); // Channel Selection - 24109925 to 24110060
writeRegister(0x0E, 0x5A); // ADDR - 24110075 to 24110210
writeRegister(0x0F, 0x00); // ADDR - 24110224 to 24110358
writeRegister(0x10, 0x5A); // ADDR - 24110372 to 24110507
writeRegister(0x11, 0x5A); // PEER - 24110521 to 24110656
writeRegister(0x12, 0x00); // PEER - 24110669 to 24110803
writeRegister(0x13, 0x5A); // PEER - 24110816 to 24110952
writeRegister(0x14, 0x1F); // TX Length - 24110966 to 24111109
writeRegister(0x02, 0x40); // Int1Msk - 24111115 to 24111250
writeRegister(0x03, 0x00); // Int2Msk - 24111262 to 24111397
writeRegister(0x00, 0xFF); // CS0 - 24111406 to 24111545
writeRegister(0x01, 0xFF); // CS1 - 24111559 to 24111703
writeRegister(0x16, 0xC0); // FIFO CTRL - 24111711 to 24111849
writeRegister(0x40, 0x02); // TX Buffer - 24111859 to 24112000
writeRegister(0x41, 0x09); // TX Buffer - 24112006 to 24112140
writeRegister(0x42, 0x25); // TX Buffer - 24112154 to 24112290
writeRegister(0x43, 0x00); // TX Buffer - 24112302 to 24112436
writeRegister(0x44, 0x23); // TX Buffer - 24112450 to 24112586
writeRegister(0x45, 0x01); // TX Buffer - 24112598 to 24112734
writeRegister(0x46, 0x13); // TX Buffer - 24112746 to 24112881
writeRegister(0x04, 0x07); // TX - 24112895 to 24113029
writeRegister(0x00, 0xFF); // CS0 - 24117514 to 24117653
writeRegister(0x01, 0xFF); // CS1 - 24117664 to 24117805
writeRegister(0x07, 0x1A); // Channel Selection - 24117819 to 24117958
writeRegister(0x0E, 0x5A); // ADDR - 24117972 to 24118108
writeRegister(0x0F, 0x00); // ADDR - 24118122 to 24118256
writeRegister(0x10, 0x5A); // ADDR - 24118270 to 24118405
writeRegister(0x11, 0x5A); // PEER - 24118418 to 24118555
writeRegister(0x12, 0x00); // PEER - 24118567 to 24118702
writeRegister(0x13, 0x5A); // PEER - 24118711 to 24118850
writeRegister(0x14, 0x1F); // TX Length - 24118864 to 24118999
writeRegister(0x02, 0x40); // Int1Msk - 24119013 to 24119146
writeRegister(0x03, 0x00); // Int2Msk - 24119160 to 24119293
writeRegister(0x00, 0xFF); // CS0 - 24119304 to 24119443
writeRegister(0x01, 0xFF); // CS1 - 24119457 to 24119595
writeRegister(0x16, 0xC0); // FIFO CTRL - 24119608 to 24119746
writeRegister(0x40, 0x02); // TX Buffer - 24119757 to 24119890
writeRegister(0x41, 0x09); // TX Buffer - 24119904 to 24120039
writeRegister(0x42, 0x24); // TX Buffer - 24120052 to 24120186
writeRegister(0x43, 0x00); // TX Buffer - 24120200 to 24120333
writeRegister(0x44, 0x23); // TX Buffer - 24120344 to 24120483
writeRegister(0x45, 0x01); // TX Buffer - 24120492 to 24120631
writeRegister(0x46, 0x13); // TX Buffer - 24120640 to 24120780
writeRegister(0x04, 0x07); // TX - 24120789 to 24120928
writeRegister(0x00, 0xFF); // CS0 - 24125547 to 24125688
writeRegister(0x01, 0xFF); // CS1 - 24125701 to 24125845
writeRegister(0x07, 0x1A); // Channel Selection - 24125856 to 24125992
writeRegister(0x0E, 0x5A); // ADDR - 24126006 to 24126148
writeRegister(0x0F, 0x00); // ADDR - 24126155 to 24126290
writeRegister(0x10, 0x5A); // ADDR - 24126303 to 24126438
writeRegister(0x11, 0x5A); // PEER - 24126452 to 24126595
writeRegister(0x12, 0x00); // PEER - 24126601 to 24126734
writeRegister(0x13, 0x5A); // PEER - 24126748 to 24126883
writeRegister(0x14, 0x1F); // TX Length - 24126897 to 24127040
writeRegister(0x02, 0x40); // Int1Msk - 24127047 to 24127180
writeRegister(0x03, 0x00); // Int2Msk - 24127194 to 24127327
writeRegister(0x00, 0xFF); // CS0 - 24127341 to 24127478
writeRegister(0x01, 0xFF); // CS1 - 24127491 to 24127632
writeRegister(0x16, 0xC0); // FIFO CTRL - 24127645 to 24127780
writeRegister(0x40, 0x02); // TX Buffer - 24127794 to 24127927
writeRegister(0x41, 0x09); // TX Buffer - 24127937 to 24128079
writeRegister(0x42, 0x23); // TX Buffer - 24128085 to 24128227
writeRegister(0x43, 0x00); // TX Buffer - 24128234 to 24128367
writeRegister(0x44, 0x23); // TX Buffer - 24128381 to 24128517
writeRegister(0x45, 0x01); // TX Buffer - 24128530 to 24128665
writeRegister(0x46, 0x13); // TX Buffer - 24128678 to 24128814
writeRegister(0x04, 0x07); // TX - 24128827 to 24128962
writeRegister(0x00, 0xFF); // CS0 - 24133585 to 24133728
writeRegister(0x01, 0xFF); // CS1 - 24133735 to 24133876
writeRegister(0x07, 0x1A); // Channel Selection - 24133890 to 24134029
writeRegister(0x0E, 0x5A); // ADDR - 24134040 to 24134179
writeRegister(0x0F, 0x00); // ADDR - 24134193 to 24134327
writeRegister(0x10, 0x5A); // ADDR - 24134341 to 24134476
writeRegister(0x11, 0x5A); // PEER - 24134489 to 24134625
writeRegister(0x12, 0x00); // PEER - 24134638 to 24134773
writeRegister(0x13, 0x5A); // PEER - 24134782 to 24134921
writeRegister(0x14, 0x1F); // TX Length - 24134935 to 24135070
writeRegister(0x02, 0x40); // Int1Msk - 24135084 to 24135217
writeRegister(0x03, 0x00); // Int2Msk - 24135228 to 24135361
writeRegister(0x00, 0xFF); // CS0 - 24135375 to 24135514
writeRegister(0x01, 0xFF); // CS1 - 24135525 to 24135666
writeRegister(0x16, 0xC0); // FIFO CTRL - 24135679 to 24135814
writeRegister(0x40, 0x02); // TX Buffer - 24135828 to 24135961
writeRegister(0x41, 0x09); // TX Buffer - 24135975 to 24136109
writeRegister(0x42, 0x22); // TX Buffer - 24136123 to 24136257
writeRegister(0x43, 0x00); // TX Buffer - 24136271 to 24136404
writeRegister(0x44, 0x23); // TX Buffer - 24136415 to 24136554
writeRegister(0x45, 0x01); // TX Buffer - 24136563 to 24136705
writeRegister(0x46, 0x13); // TX Buffer - 24136711 to 24136851
writeRegister(0x04, 0x07); // TX - 24136860 to 24137002
writeRegister(0x00, 0xFF); // CS0 - 24141618 to 24141759
writeRegister(0x01, 0xFF); // CS1 - 24141772 to 24141908
writeRegister(0x07, 0x1A); // Channel Selection - 24141927 to 24142063
writeRegister(0x0E, 0x5A); // ADDR - 24142077 to 24142213
writeRegister(0x0F, 0x00); // ADDR - 24142227 to 24142361
writeRegister(0x10, 0x5A); // ADDR - 24142374 to 24142509
writeRegister(0x11, 0x5A); // PEER - 24142523 to 24142658
writeRegister(0x12, 0x00); // PEER - 24142672 to 24142805
writeRegister(0x13, 0x5A); // PEER - 24142819 to 24142956
writeRegister(0x14, 0x1F); // TX Length - 24142968 to 24143111
writeRegister(0x02, 0x40); // Int1Msk - 24143118 to 24143251
writeRegister(0x03, 0x00); // Int2Msk - 24143265 to 24143398
writeRegister(0x00, 0xFF); // CS0 - 24143408 to 24143549
writeRegister(0x01, 0xFF); // CS1 - 24143562 to 24143706
writeRegister(0x16, 0xC0); // FIFO CTRL - 24143713 to 24143851
writeRegister(0x40, 0x02); // TX Buffer - 24143861 to 24144001
writeRegister(0x41, 0x09); // TX Buffer - 24144008 to 24144144
writeRegister(0x42, 0x21); // TX Buffer - 24144156 to 24144292
writeRegister(0x43, 0x00); // TX Buffer - 24144304 to 24144438
writeRegister(0x44, 0x23); // TX Buffer - 24144452 to 24144586
writeRegister(0x45, 0x01); // TX Buffer - 24144600 to 24144734
writeRegister(0x46, 0x13); // TX Buffer - 24144748 to 24144883
writeRegister(0x04, 0x07); // TX - 24144897 to 24145031
writeRegister(0x00, 0xFF); // CS0 - 24149516 to 24149659
writeRegister(0x01, 0xFF); // CS1 - 24149666 to 24149807
writeRegister(0x07, 0x1A); // Channel Selection - 24149821 to 24149960
writeRegister(0x0E, 0x5A); // ADDR - 24149971 to 24150110
writeRegister(0x0F, 0x00); // ADDR - 24150124 to 24150258
writeRegister(0x10, 0x5A); // ADDR - 24150272 to 24150408
writeRegister(0x11, 0x5A); // PEER - 24150420 to 24150555
writeRegister(0x12, 0x00); // PEER - 24150569 to 24150702
writeRegister(0x13, 0x5A); // PEER - 24150713 to 24150852
writeRegister(0x14, 0x1F); // TX Length - 24150866 to 24151001
writeRegister(0x02, 0x40); // Int1Msk - 24151015 to 24151148
writeRegister(0x03, 0x00); // Int2Msk - 24151159 to 24151292
writeRegister(0x00, 0xFF); // CS0 - 24151306 to 24151445
writeRegister(0x01, 0xFF); // CS1 - 24151455 to 24151597
writeRegister(0x16, 0xC0); // FIFO CTRL - 24151610 to 24151745
writeRegister(0x40, 0x02); // TX Buffer - 24151759 to 24151892
writeRegister(0x41, 0x09); // TX Buffer - 24151906 to 24152041
writeRegister(0x42, 0x20); // TX Buffer - 24152054 to 24152187
writeRegister(0x43, 0x00); // TX Buffer - 24152198 to 24152335
writeRegister(0x44, 0x23); // TX Buffer - 24152345 to 24152487
writeRegister(0x45, 0x01); // TX Buffer - 24152494 to 24152629
writeRegister(0x46, 0x13); // TX Buffer - 24152642 to 24152784
writeRegister(0x04, 0x07); // TX - 24152791 to 24152926
writeRegister(0x00, 0xFF); // CS0 - 24157549 to 24157688
writeRegister(0x01, 0xFF); // CS1 - 24157702 to 24157840
writeRegister(0x07, 0x1A); // Channel Selection - 24157854 to 24157993
writeRegister(0x0E, 0x5A); // ADDR - 24158007 to 24158143
writeRegister(0x0F, 0x00); // ADDR - 24158157 to 24158291
writeRegister(0x10, 0x5A); // ADDR - 24158305 to 24158440
writeRegister(0x11, 0x5A); // PEER - 24158453 to 24158590
writeRegister(0x12, 0x00); // PEER - 24158602 to 24158737
writeRegister(0x13, 0x5A); // PEER - 24158749 to 24158885
writeRegister(0x14, 0x1F); // TX Length - 24158899 to 24159034
writeRegister(0x02, 0x40); // Int1Msk - 24159048 to 24159181
writeRegister(0x03, 0x00); // Int2Msk - 24159195 to 24159328
writeRegister(0x00, 0xFF); // CS0 - 24159339 to 24159478
writeRegister(0x01, 0xFF); // CS1 - 24159492 to 24159636
writeRegister(0x16, 0xC0); // FIFO CTRL - 24159643 to 24159781
writeRegister(0x40, 0x02); // TX Buffer - 24159792 to 24159925
writeRegister(0x41, 0x09); // TX Buffer - 24159939 to 24160074
writeRegister(0x42, 0x1F); // TX Buffer - 24160087 to 24160230
writeRegister(0x43, 0x00); // TX Buffer - 24160236 to 24160370
writeRegister(0x44, 0x23); // TX Buffer - 24160384 to 24160518
writeRegister(0x45, 0x01); // TX Buffer - 24160532 to 24160666
writeRegister(0x46, 0x13); // TX Buffer - 24160680 to 24160815
writeRegister(0x04, 0x07); // TX - 24160829 to 24160963
writeRegister(0x00, 0xFF); // CS0 - 24165587 to 24165731
writeRegister(0x01, 0xFF); // CS1 - 24165737 to 24165877
writeRegister(0x07, 0x1A); // Channel Selection - 24165893 to 24166031
writeRegister(0x0E, 0x5A); // ADDR - 24166043 to 24166182
writeRegister(0x0F, 0x00); // ADDR - 24166195 to 24166330
writeRegister(0x10, 0x5A); // ADDR - 24166343 to 24166478
writeRegister(0x11, 0x5A); // PEER - 24166492 to 24166627
writeRegister(0x12, 0x00); // PEER - 24166641 to 24166774
writeRegister(0x13, 0x5A); // PEER - 24166784 to 24166923
writeRegister(0x14, 0x1F); // TX Length - 24166937 to 24167074
writeRegister(0x02, 0x40); // Int1Msk - 24167087 to 24167220
writeRegister(0x03, 0x00); // Int2Msk - 24167230 to 24167363
writeRegister(0x00, 0xFF); // CS0 - 24167377 to 24167518
writeRegister(0x01, 0xFF); // CS1 - 24167527 to 24167667
writeRegister(0x16, 0xC0); // FIFO CTRL - 24167682 to 24167818
writeRegister(0x40, 0x02); // TX Buffer - 24167830 to 24167965
writeRegister(0x41, 0x09); // TX Buffer - 24167977 to 24168111
writeRegister(0x42, 0x1E); // TX Buffer - 24168125 to 24168260
writeRegister(0x43, 0x00); // TX Buffer - 24168274 to 24168408
writeRegister(0x44, 0x23); // TX Buffer - 24168422 to 24168556
writeRegister(0x45, 0x01); // TX Buffer - 24168570 to 24168704
writeRegister(0x46, 0x13); // TX Buffer - 24168715 to 24168853
writeRegister(0x04, 0x07); // TX - 24168867 to 24169001
writeRegister(0x00, 0xFF); // CS0 - 24173625 to 24173761
writeRegister(0x01, 0xFF); // CS1 - 24173775 to 24173915
writeRegister(0x07, 0x1A); // Channel Selection - 24173931 to 24174066
writeRegister(0x0E, 0x5A); // ADDR - 24174080 to 24174220
writeRegister(0x0F, 0x00); // ADDR - 24174230 to 24174372
writeRegister(0x10, 0x5A); // ADDR - 24174378 to 24174519
writeRegister(0x11, 0x5A); // PEER - 24174526 to 24174665
writeRegister(0x12, 0x00); // PEER - 24174675 to 24174810
writeRegister(0x13, 0x5A); // PEER - 24174822 to 24174964
writeRegister(0x14, 0x1F); // TX Length - 24174972 to 24175112
writeRegister(0x02, 0x40); // Int1Msk - 24175121 to 24175254
writeRegister(0x03, 0x00); // Int2Msk - 24175268 to 24175401
writeRegister(0x00, 0xFF); // CS0 - 24175415 to 24175551
writeRegister(0x01, 0xFF); // CS1 - 24175565 to 24175705
writeRegister(0x16, 0xC0); // FIFO CTRL - 24175720 to 24175854
writeRegister(0x40, 0x02); // TX Buffer - 24175868 to 24176001
writeRegister(0x41, 0x09); // TX Buffer - 24176012 to 24176153
writeRegister(0x42, 0x1D); // TX Buffer - 24176160 to 24176298
writeRegister(0x43, 0x00); // TX Buffer - 24176309 to 24176450
writeRegister(0x44, 0x23); // TX Buffer - 24176456 to 24176598
writeRegister(0x45, 0x01); // TX Buffer - 24176605 to 24176740
writeRegister(0x46, 0x13); // TX Buffer - 24176753 to 24176895
writeRegister(0x04, 0x07); // TX - 24176901 to 24177037
writeRegister(0x00, 0xFF); // CS0 - 24181520 to 24181661
writeRegister(0x01, 0xFF); // CS1 - 24181673 to 24181817
writeRegister(0x07, 0x1A); // Channel Selection - 24181829 to 24181964
writeRegister(0x0E, 0x5A); // ADDR - 24181979 to 24182114
writeRegister(0x0F, 0x00); // ADDR - 24182128 to 24182262
writeRegister(0x10, 0x5A); // ADDR - 24182276 to 24182411
writeRegister(0x11, 0x5A); // PEER - 24182425 to 24182560
writeRegister(0x12, 0x00); // PEER - 24182574 to 24182707
writeRegister(0x13, 0x5A); // PEER - 24182721 to 24182856
writeRegister(0x14, 0x1F); // TX Length - 24182870 to 24183013
writeRegister(0x02, 0x40); // Int1Msk - 24183019 to 24183153
writeRegister(0x03, 0x00); // Int2Msk - 24183166 to 24183300
writeRegister(0x00, 0xFF); // CS0 - 24183313 to 24183451
writeRegister(0x01, 0xFF); // CS1 - 24183463 to 24183603
writeRegister(0x16, 0xC0); // FIFO CTRL - 24183618 to 24183753
writeRegister(0x40, 0x02); // TX Buffer - 24183767 to 24183900
writeRegister(0x41, 0x09); // TX Buffer - 24183910 to 24184044
writeRegister(0x42, 0x1C); // TX Buffer - 24184058 to 24184193
writeRegister(0x43, 0x00); // TX Buffer - 24184206 to 24184340
writeRegister(0x44, 0x23); // TX Buffer - 24184354 to 24184490
writeRegister(0x45, 0x01); // TX Buffer - 24184502 to 24184638
writeRegister(0x46, 0x13); // TX Buffer - 24184650 to 24184787
writeRegister(0x04, 0x07); // TX - 24184799 to 24184935
writeRegister(0x00, 0xFF); // CS0 - 24189557 to 24189701
writeRegister(0x01, 0xFF); // CS1 - 24189707 to 24189847
writeRegister(0x07, 0x1A); // Channel Selection - 24189863 to 24190002
writeRegister(0x0E, 0x5A); // ADDR - 24190013 to 24190152
writeRegister(0x0F, 0x00); // ADDR - 24190166 to 24190300
writeRegister(0x10, 0x5A); // ADDR - 24190310 to 24190448
writeRegister(0x11, 0x5A); // PEER - 24190459 to 24190597
writeRegister(0x12, 0x00); // PEER - 24190611 to 24190744
writeRegister(0x13, 0x5A); // PEER - 24190755 to 24190894
writeRegister(0x14, 0x1F); // TX Length - 24190904 to 24191043
writeRegister(0x02, 0x40); // Int1Msk - 24191057 to 24191190
writeRegister(0x03, 0x00); // Int2Msk - 24191200 to 24191334
writeRegister(0x00, 0xFF); // CS0 - 24191347 to 24191488
writeRegister(0x01, 0xFF); // CS1 - 24191497 to 24191637
writeRegister(0x16, 0xC0); // FIFO CTRL - 24191652 to 24191787
writeRegister(0x40, 0x02); // TX Buffer - 24191801 to 24191934
writeRegister(0x41, 0x09); // TX Buffer - 24191948 to 24192083
writeRegister(0x42, 0x1B); // TX Buffer - 24192096 to 24192232
writeRegister(0x43, 0x00); // TX Buffer - 24192244 to 24192378
writeRegister(0x44, 0x23); // TX Buffer - 24192388 to 24192528
writeRegister(0x45, 0x01); // TX Buffer - 24192537 to 24192676
writeRegister(0x46, 0x13); // TX Buffer - 24192685 to 24192825
writeRegister(0x04, 0x07); // TX - 24192834 to 24192971
writeRegister(0x00, 0xFF); // CS0 - 24197592 to 24197733
writeRegister(0x01, 0xFF); // CS1 - 24197745 to 24197889
writeRegister(0x07, 0x1A); // Channel Selection - 24197901 to 24198036
writeRegister(0x0E, 0x5A); // ADDR - 24198051 to 24198190
writeRegister(0x0F, 0x00); // ADDR - 24198200 to 24198334
writeRegister(0x10, 0x5A); // ADDR - 24198348 to 24198483
writeRegister(0x11, 0x5A); // PEER - 24198497 to 24198635
writeRegister(0x12, 0x00); // PEER - 24198646 to 24198779
writeRegister(0x13, 0x5A); // PEER - 24198793 to 24198928
writeRegister(0x14, 0x1F); // TX Length - 24198942 to 24199081
writeRegister(0x02, 0x40); // Int1Msk - 24199091 to 24199225
writeRegister(0x03, 0x00); // Int2Msk - 24199238 to 24199372
writeRegister(0x00, 0xFF); // CS0 - 24199385 to 24199523
writeRegister(0x01, 0xFF); // CS1 - 24199535 to 24199675
writeRegister(0x16, 0xC0); // FIFO CTRL - 24199690 to 24199825
writeRegister(0x40, 0x02); // TX Buffer - 24199839 to 24199972
writeRegister(0x41, 0x09); // TX Buffer - 24199982 to 24200124
writeRegister(0x42, 0x1A); // TX Buffer - 24200130 to 24200268
writeRegister(0x43, 0x00); // TX Buffer - 24200278 to 24200412
writeRegister(0x44, 0x23); // TX Buffer - 24200426 to 24200562
writeRegister(0x45, 0x01); // TX Buffer - 24200574 to 24200710
writeRegister(0x46, 0x13); // TX Buffer - 24200722 to 24200859
writeRegister(0x04, 0x07); // TX - 24200871 to 24201007
writeRegister(0x00, 0xFF); // CS0 - 24205629 to 24205769
writeRegister(0x01, 0xFF); // CS1 - 24205779 to 24205919
writeRegister(0x07, 0x1A); // Channel Selection - 24205935 to 24206074
writeRegister(0x0E, 0x5A); // ADDR - 24206085 to 24206224
writeRegister(0x0F, 0x00); // ADDR - 24206238 to 24206372
writeRegister(0x10, 0x5A); // ADDR - 24206386 to 24206520
writeRegister(0x11, 0x5A); // PEER - 24206534 to 24206669
writeRegister(0x12, 0x00); // PEER - 24206683 to 24206816
writeRegister(0x13, 0x5A); // PEER - 24206827 to 24206966
writeRegister(0x14, 0x1F); // TX Length - 24206979 to 24207115
writeRegister(0x02, 0x40); // Int1Msk - 24207129 to 24207262
writeRegister(0x03, 0x00); // Int2Msk - 24207272 to 24207412
writeRegister(0x00, 0xFF); // CS0 - 24207419 to 24207560
writeRegister(0x01, 0xFF); // CS1 - 24207569 to 24207709
writeRegister(0x16, 0xC0); // FIFO CTRL - 24207724 to 24207865
writeRegister(0x40, 0x02); // TX Buffer - 24207873 to 24208006
writeRegister(0x41, 0x09); // TX Buffer - 24208020 to 24208155
writeRegister(0x42, 0x19); // TX Buffer - 24208168 to 24208302
writeRegister(0x43, 0x00); // TX Buffer - 24208316 to 24208450
writeRegister(0x44, 0x23); // TX Buffer - 24208460 to 24208598
writeRegister(0x45, 0x01); // TX Buffer - 24208608 to 24208746
writeRegister(0x46, 0x13); // TX Buffer - 24208756 to 24208895
writeRegister(0x04, 0x07); // TX - 24208905 to 24209044
writeRegister(0x00, 0xFF); // CS0 - 24213527 to 24213663
writeRegister(0x01, 0xFF); // CS1 - 24213677 to 24213817
writeRegister(0x07, 0x1A); // Channel Selection - 24213833 to 24213968
writeRegister(0x0E, 0x5A); // ADDR - 24213983 to 24214122
writeRegister(0x0F, 0x00); // ADDR - 24214132 to 24214270
writeRegister(0x10, 0x5A); // ADDR - 24214280 to 24214418
writeRegister(0x11, 0x5A); // PEER - 24214428 to 24214567
writeRegister(0x12, 0x00); // PEER - 24214577 to 24214711
writeRegister(0x13, 0x5A); // PEER - 24214724 to 24214865
writeRegister(0x14, 0x1F); // TX Length - 24214874 to 24215014
writeRegister(0x02, 0x40); // Int1Msk - 24215027 to 24215160
writeRegister(0x03, 0x00); // Int2Msk - 24215170 to 24215305
writeRegister(0x00, 0xFF); // CS0 - 24215317 to 24215461
writeRegister(0x01, 0xFF); // CS1 - 24215467 to 24215607
writeRegister(0x16, 0xC0); // FIFO CTRL - 24215622 to 24215757
writeRegister(0x40, 0x02); // TX Buffer - 24215770 to 24215904
writeRegister(0x41, 0x09); // TX Buffer - 24215917 to 24216053
writeRegister(0x42, 0x18); // TX Buffer - 24216062 to 24216200
writeRegister(0x43, 0x00); // TX Buffer - 24216210 to 24216344
writeRegister(0x44, 0x23); // TX Buffer - 24216357 to 24216492
writeRegister(0x45, 0x01); // TX Buffer - 24216506 to 24216641
writeRegister(0x46, 0x13); // TX Buffer - 24216654 to 24216790
writeRegister(0x04, 0x07); // TX - 24216803 to 24216938
writeRegister(0x00, 0xFF); // CS0 - 24221561 to 24221700
writeRegister(0x01, 0xFF); // CS1 - 24221711 to 24221852
writeRegister(0x07, 0x1A); // Channel Selection - 24221867 to 24222005
writeRegister(0x0E, 0x5A); // ADDR - 24222020 to 24222155
writeRegister(0x0F, 0x00); // ADDR - 24222169 to 24222303
writeRegister(0x10, 0x5A); // ADDR - 24222317 to 24222452
writeRegister(0x11, 0x5A); // PEER - 24222465 to 24222601
writeRegister(0x12, 0x00); // PEER - 24222614 to 24222748
writeRegister(0x13, 0x5A); // PEER - 24222758 to 24222897
writeRegister(0x14, 0x1F); // TX Length - 24222911 to 24223048
writeRegister(0x02, 0x40); // Int1Msk - 24223060 to 24223195
writeRegister(0x03, 0x00); // Int2Msk - 24223207 to 24223340
writeRegister(0x00, 0xFF); // CS0 - 24223351 to 24223490
writeRegister(0x01, 0xFF); // CS1 - 24223504 to 24223642
writeRegister(0x16, 0xC0); // FIFO CTRL - 24223656 to 24223794
writeRegister(0x40, 0x02); // TX Buffer - 24223804 to 24223937
writeRegister(0x41, 0x09); // TX Buffer - 24223951 to 24224085
writeRegister(0x42, 0x17); // TX Buffer - 24224099 to 24224234
writeRegister(0x43, 0x00); // TX Buffer - 24224248 to 24224382
writeRegister(0x44, 0x23); // TX Buffer - 24224395 to 24224531
writeRegister(0x45, 0x01); // TX Buffer - 24224544 to 24224679
writeRegister(0x46, 0x13); // TX Buffer - 24224692 to 24224828
writeRegister(0x04, 0x07); // TX - 24224841 to 24224976
writeRegister(0x00, 0xFF); // CS0 - 24229599 to 24229736
writeRegister(0x01, 0xFF); // CS1 - 24229749 to 24229890
writeRegister(0x07, 0x1A); // Channel Selection - 24229905 to 24230040
writeRegister(0x0E, 0x5A); // ADDR - 24230054 to 24230193
writeRegister(0x0F, 0x00); // ADDR - 24230204 to 24230341
writeRegister(0x10, 0x5A); // ADDR - 24230352 to 24230490
writeRegister(0x11, 0x5A); // PEER - 24230500 to 24230639
writeRegister(0x12, 0x00); // PEER - 24230649 to 24230782
writeRegister(0x13, 0x5A); // PEER - 24230796 to 24230935
writeRegister(0x14, 0x1F); // TX Length - 24230945 to 24231084
writeRegister(0x02, 0x40); // Int1Msk - 24231098 to 24231231
writeRegister(0x03, 0x00); // Int2Msk - 24231242 to 24231375
writeRegister(0x00, 0xFF); // CS0 - 24231389 to 24231532
writeRegister(0x01, 0xFF); // CS1 - 24231539 to 24231680
writeRegister(0x16, 0xC0); // FIFO CTRL - 24231693 to 24231828
writeRegister(0x40, 0x02); // TX Buffer - 24231842 to 24231975
writeRegister(0x41, 0x09); // TX Buffer - 24231989 to 24232123
writeRegister(0x42, 0x16); // TX Buffer - 24232133 to 24232272
writeRegister(0x43, 0x00); // TX Buffer - 24232282 to 24232419
writeRegister(0x44, 0x23); // TX Buffer - 24232429 to 24232570
writeRegister(0x45, 0x01); // TX Buffer - 24232578 to 24232713
writeRegister(0x46, 0x13); // TX Buffer - 24232726 to 24232868
writeRegister(0x04, 0x07); // TX - 24232875 to 24233010
writeRegister(0x00, 0xFF); // CS0 - 24237633 to 24237772
writeRegister(0x01, 0xFF); // CS1 - 24237786 to 24237924
writeRegister(0x07, 0x1A); // Channel Selection - 24237939 to 24238077
writeRegister(0x0E, 0x5A); // ADDR - 24238092 to 24238227
writeRegister(0x0F, 0x00); // ADDR - 24238241 to 24238375
writeRegister(0x10, 0x5A); // ADDR - 24238389 to 24238524
writeRegister(0x11, 0x5A); // PEER - 24238537 to 24238673
writeRegister(0x12, 0x00); // PEER - 24238686 to 24238820
writeRegister(0x13, 0x5A); // PEER - 24238833 to 24238969
writeRegister(0x14, 0x1F); // TX Length - 24238983 to 24239120
writeRegister(0x02, 0x40); // Int1Msk - 24239132 to 24239267
writeRegister(0x03, 0x00); // Int2Msk - 24239279 to 24239412
writeRegister(0x00, 0xFF); // CS0 - 24239423 to 24239562
writeRegister(0x01, 0xFF); // CS1 - 24239576 to 24239720
writeRegister(0x16, 0xC0); // FIFO CTRL - 24239728 to 24239866
writeRegister(0x40, 0x02); // TX Buffer - 24239876 to 24240009
writeRegister(0x41, 0x09); // TX Buffer - 24240023 to 24240157
writeRegister(0x42, 0x15); // TX Buffer - 24240171 to 24240307
writeRegister(0x43, 0x00); // TX Buffer - 24240319 to 24240453
writeRegister(0x44, 0x23); // TX Buffer - 24240467 to 24240603
writeRegister(0x45, 0x01); // TX Buffer - 24240615 to 24240751
writeRegister(0x46, 0x13); // TX Buffer - 24240763 to 24240898
writeRegister(0x04, 0x07); // TX - 24240912 to 24241046
writeRegister(0x00, 0xFF); // CS0 - 24245531 to 24245674
writeRegister(0x01, 0xFF); // CS1 - 24245681 to 24245822
writeRegister(0x07, 0x1A); // Channel Selection - 24245836 to 24245975
writeRegister(0x0E, 0x5A); // ADDR - 24245986 to 24246125
writeRegister(0x0F, 0x00); // ADDR - 24246139 to 24246273
writeRegister(0x10, 0x5A); // ADDR - 24246287 to 24246422
writeRegister(0x11, 0x5A); // PEER - 24246435 to 24246572
writeRegister(0x12, 0x00); // PEER - 24246584 to 24246717
writeRegister(0x13, 0x5A); // PEER - 24246728 to 24246867
writeRegister(0x14, 0x1F); // TX Length - 24246881 to 24247016
writeRegister(0x02, 0x40); // Int1Msk - 24247030 to 24247163
writeRegister(0x03, 0x00); // Int2Msk - 24247174 to 24247307
writeRegister(0x00, 0xFF); // CS0 - 24247321 to 24247460
writeRegister(0x01, 0xFF); // CS1 - 24247471 to 24247612
writeRegister(0x16, 0xC0); // FIFO CTRL - 24247625 to 24247760
writeRegister(0x40, 0x02); // TX Buffer - 24247774 to 24247907
writeRegister(0x41, 0x09); // TX Buffer - 24247921 to 24248056
writeRegister(0x42, 0x14); // TX Buffer - 24248069 to 24248203
writeRegister(0x43, 0x00); // TX Buffer - 24248217 to 24248350
writeRegister(0x44, 0x23); // TX Buffer - 24248361 to 24248500
writeRegister(0x45, 0x01); // TX Buffer - 24248509 to 24248651
writeRegister(0x46, 0x13); // TX Buffer - 24248657 to 24248797
writeRegister(0x04, 0x07); // TX - 24248806 to 24248948
writeRegister(0x00, 0xFF); // CS0 - 24253564 to 24253705
writeRegister(0x01, 0xFF); // CS1 - 24253718 to 24253854
writeRegister(0x07, 0x1A); // Channel Selection - 24253873 to 24254009
writeRegister(0x0E, 0x5A); // ADDR - 24254023 to 24254159
writeRegister(0x0F, 0x00); // ADDR - 24254172 to 24254307
writeRegister(0x10, 0x5A); // ADDR - 24254320 to 24254455
writeRegister(0x11, 0x5A); // PEER - 24254469 to 24254604
writeRegister(0x12, 0x00); // PEER - 24254618 to 24254751
writeRegister(0x13, 0x5A); // PEER - 24254765 to 24254900
writeRegister(0x14, 0x1F); // TX Length - 24254914 to 24255057
writeRegister(0x02, 0x40); // Int1Msk - 24255064 to 24255197
writeRegister(0x03, 0x00); // Int2Msk - 24255211 to 24255344
writeRegister(0x00, 0xFF); // CS0 - 24255354 to 24255495
writeRegister(0x01, 0xFF); // CS1 - 24255508 to 24255652
writeRegister(0x16, 0xC0); // FIFO CTRL - 24255659 to 24255797
writeRegister(0x40, 0x02); // TX Buffer - 24255807 to 24255947
writeRegister(0x41, 0x09); // TX Buffer - 24255954 to 24256090
writeRegister(0x42, 0x13); // TX Buffer - 24256102 to 24256238
writeRegister(0x43, 0x00); // TX Buffer - 24256251 to 24256384
writeRegister(0x44, 0x23); // TX Buffer - 24256398 to 24256534
writeRegister(0x45, 0x01); // TX Buffer - 24256547 to 24256682
writeRegister(0x46, 0x13); // TX Buffer - 24256695 to 24256831
writeRegister(0x04, 0x07); // TX - 24256844 to 24256979
writeRegister(0x00, 0xFF); // CS0 - 24261602 to 24261745
writeRegister(0x01, 0xFF); // CS1 - 24261752 to 24261893
writeRegister(0x07, 0x1A); // Channel Selection - 24261907 to 24262049
writeRegister(0x0E, 0x5A); // ADDR - 24262057 to 24262196
writeRegister(0x0F, 0x00); // ADDR - 24262210 to 24262344
writeRegister(0x10, 0x5A); // ADDR - 24262354 to 24262493
writeRegister(0x11, 0x5A); // PEER - 24262503 to 24262643
writeRegister(0x12, 0x00); // PEER - 24262655 to 24262790
writeRegister(0x13, 0x5A); // PEER - 24262799 to 24262938
writeRegister(0x14, 0x1F); // TX Length - 24262948 to 24263087
writeRegister(0x02, 0x40); // Int1Msk - 24263101 to 24263234
writeRegister(0x03, 0x00); // Int2Msk - 24263245 to 24263378
writeRegister(0x00, 0xFF); // CS0 - 24263392 to 24263531
writeRegister(0x01, 0xFF); // CS1 - 24263542 to 24263683
writeRegister(0x16, 0xC0); // FIFO CTRL - 24263696 to 24263831
writeRegister(0x40, 0x02); // TX Buffer - 24263845 to 24263978
writeRegister(0x41, 0x09); // TX Buffer - 24263992 to 24264127
writeRegister(0x42, 0x12); // TX Buffer - 24264140 to 24264274
writeRegister(0x43, 0x00); // TX Buffer - 24264284 to 24264421
writeRegister(0x44, 0x23); // TX Buffer - 24264432 to 24264574
writeRegister(0x45, 0x01); // TX Buffer - 24264580 to 24264714
writeRegister(0x46, 0x13); // TX Buffer - 24264728 to 24264871
writeRegister(0x04, 0x07); // TX - 24264877 to 24265011
writeRegister(0x00, 0xFF); // CS0 - 24269635 to 24269776
writeRegister(0x01, 0xFF); // CS1 - 24269789 to 24269925
writeRegister(0x07, 0x1A); // Channel Selection - 24269941 to 24270080
writeRegister(0x0E, 0x5A); // ADDR - 24270094 to 24270230
writeRegister(0x0F, 0x00); // ADDR - 24270243 to 24270378
writeRegister(0x10, 0x5A); // ADDR - 24270391 to 24270526
writeRegister(0x11, 0x5A); // PEER - 24270540 to 24270675
writeRegister(0x12, 0x00); // PEER - 24270689 to 24270822
writeRegister(0x13, 0x5A); // PEER - 24270836 to 24270973
writeRegister(0x14, 0x1F); // TX Length - 24270985 to 24271122
writeRegister(0x02, 0x40); // Int1Msk - 24271135 to 24271268
writeRegister(0x03, 0x00); // Int2Msk - 24271282 to 24271415
writeRegister(0x00, 0xFF); // CS0 - 24271425 to 24271566
writeRegister(0x01, 0xFF); // CS1 - 24271579 to 24271723
writeRegister(0x16, 0xC0); // FIFO CTRL - 24271730 to 24271868
writeRegister(0x40, 0x02); // TX Buffer - 24271878 to 24272012
writeRegister(0x41, 0x09); // TX Buffer - 24272025 to 24272161
writeRegister(0x42, 0x11); // TX Buffer - 24272173 to 24272309
writeRegister(0x43, 0x00); // TX Buffer - 24272321 to 24272455
writeRegister(0x44, 0x23); // TX Buffer - 24272469 to 24272603
writeRegister(0x45, 0x01); // TX Buffer - 24272617 to 24272751
writeRegister(0x46, 0x13); // TX Buffer - 24272762 to 24272900
writeRegister(0x04, 0x07); // TX - 24272914 to 24273048
writeRegister(0x00, 0xFF); // CS0 - 24277533 to 24277676
writeRegister(0x01, 0xFF); // CS1 - 24277683 to 24277824
writeRegister(0x07, 0x1A); // Channel Selection - 24277838 to 24277981
writeRegister(0x0E, 0x5A); // ADDR - 24277988 to 24278127
writeRegister(0x0F, 0x00); // ADDR - 24278141 to 24278275
writeRegister(0x10, 0x5A); // ADDR - 24278285 to 24278423
writeRegister(0x11, 0x5A); // PEER - 24278434 to 24278572
writeRegister(0x12, 0x00); // PEER - 24278586 to 24278719
writeRegister(0x13, 0x5A); // PEER - 24278730 to 24278869
writeRegister(0x14, 0x1F); // TX Length - 24278879 to 24279018
writeRegister(0x02, 0x40); // Int1Msk - 24279032 to 24279165
writeRegister(0x03, 0x00); // Int2Msk - 24279176 to 24279309
writeRegister(0x00, 0xFF); // CS0 - 24279323 to 24279462
writeRegister(0x01, 0xFF); // CS1 - 24279472 to 24279614
writeRegister(0x16, 0xC0); // FIFO CTRL - 24279627 to 24279762
writeRegister(0x40, 0x02); // TX Buffer - 24279776 to 24279909
writeRegister(0x41, 0x09); // TX Buffer - 24279923 to 24280058
writeRegister(0x42, 0x10); // TX Buffer - 24280071 to 24280204
writeRegister(0x43, 0x00); // TX Buffer - 24280215 to 24280348
writeRegister(0x44, 0x23); // TX Buffer - 24280362 to 24280498
writeRegister(0x45, 0x01); // TX Buffer - 24280511 to 24280646
writeRegister(0x46, 0x13); // TX Buffer - 24280659 to 24280795
writeRegister(0x04, 0x07); // TX - 24280808 to 24280943
writeRegister(0x00, 0xFF); // CS0 - 24285566 to 24285705
writeRegister(0x01, 0xFF); // CS1 - 24285716 to 24285857
writeRegister(0x07, 0x1A); // Channel Selection - 24285871 to 24286010
writeRegister(0x0E, 0x5A); // ADDR - 24286024 to 24286160
writeRegister(0x0F, 0x00); // ADDR - 24286174 to 24286308
writeRegister(0x10, 0x5A); // ADDR - 24286322 to 24286457
writeRegister(0x11, 0x5A); // PEER - 24286470 to 24286607
writeRegister(0x12, 0x00); // PEER - 24286619 to 24286752
writeRegister(0x13, 0x5A); // PEER - 24286763 to 24286902
writeRegister(0x14, 0x1F); // TX Length - 24286916 to 24287051
writeRegister(0x02, 0x40); // Int1Msk - 24287065 to 24287198
writeRegister(0x03, 0x00); // Int2Msk - 24287212 to 24287345
writeRegister(0x00, 0xFF); // CS0 - 24287356 to 24287495
writeRegister(0x01, 0xFF); // CS1 - 24287509 to 24287647
writeRegister(0x16, 0xC0); // FIFO CTRL - 24287660 to 24287798
writeRegister(0x40, 0x02); // TX Buffer - 24287809 to 24287942
writeRegister(0x41, 0x09); // TX Buffer - 24287956 to 24288091
writeRegister(0x42, 0x0F); // TX Buffer - 24288104 to 24288240
writeRegister(0x43, 0x00); // TX Buffer - 24288253 to 24288386
writeRegister(0x44, 0x23); // TX Buffer - 24288400 to 24288536
writeRegister(0x45, 0x01); // TX Buffer - 24288549 to 24288684
writeRegister(0x46, 0x13); // TX Buffer - 24288697 to 24288833
writeRegister(0x04, 0x07); // TX - 24288845 to 24288981
writeRegister(0x00, 0xFF); // CS0 - 24293604 to 24293741
writeRegister(0x01, 0xFF); // CS1 - 24293754 to 24293895
writeRegister(0x07, 0x1A); // Channel Selection - 24293909 to 24294046
writeRegister(0x0E, 0x5A); // ADDR - 24294059 to 24294198
writeRegister(0x0F, 0x00); // ADDR - 24294208 to 24294346
writeRegister(0x10, 0x5A); // ADDR - 24294356 to 24294496
writeRegister(0x11, 0x5A); // PEER - 24294505 to 24294643
writeRegister(0x12, 0x00); // PEER - 24294654 to 24294787
writeRegister(0x13, 0x5A); // PEER - 24294801 to 24294940
writeRegister(0x14, 0x1F); // TX Length - 24294950 to 24295089
writeRegister(0x02, 0x40); // Int1Msk - 24295103 to 24295236
writeRegister(0x03, 0x00); // Int2Msk - 24295247 to 24295380
writeRegister(0x00, 0xFF); // CS0 - 24295394 to 24295537
writeRegister(0x01, 0xFF); // CS1 - 24295543 to 24295685
writeRegister(0x16, 0xC0); // FIFO CTRL - 24295698 to 24295833
writeRegister(0x40, 0x02); // TX Buffer - 24295847 to 24295980
writeRegister(0x41, 0x09); // TX Buffer - 24295994 to 24296129
writeRegister(0x42, 0x0E); // TX Buffer - 24296138 to 24296276
writeRegister(0x43, 0x00); // TX Buffer - 24296287 to 24296424
writeRegister(0x44, 0x23); // TX Buffer - 24296434 to 24296576
writeRegister(0x45, 0x01); // TX Buffer - 24296583 to 24296718
writeRegister(0x46, 0x13); // TX Buffer - 24296731 to 24296873
writeRegister(0x04, 0x07); // TX - 24296880 to 24297015
writeRegister(0x00, 0xFF); // CS0 - 24301638 to 24301777
writeRegister(0x01, 0xFF); // CS1 - 24301791 to 24301929
writeRegister(0x07, 0x1A); // Channel Selection - 24301943 to 24302082
writeRegister(0x0E, 0x5A); // ADDR - 24302096 to 24302232
writeRegister(0x0F, 0x00); // ADDR - 24302246 to 24302380
writeRegister(0x10, 0x5A); // ADDR - 24302394 to 24302529
writeRegister(0x11, 0x5A); // PEER - 24302542 to 24302679
writeRegister(0x12, 0x00); // PEER - 24302691 to 24302826
writeRegister(0x13, 0x5A); // PEER - 24302838 to 24302974
writeRegister(0x14, 0x1F); // TX Length - 24302988 to 24303123
writeRegister(0x02, 0x40); // Int1Msk - 24303137 to 24303270
writeRegister(0x03, 0x00); // Int2Msk - 24303284 to 24303417
writeRegister(0x00, 0xFF); // CS0 - 24303428 to 24303567
writeRegister(0x01, 0xFF); // CS1 - 24303581 to 24303725
writeRegister(0x16, 0xC0); // FIFO CTRL - 24303732 to 24303870
writeRegister(0x40, 0x02); // TX Buffer - 24303881 to 24304014
writeRegister(0x41, 0x09); // TX Buffer - 24304028 to 24304163
writeRegister(0x42, 0x0D); // TX Buffer - 24304176 to 24304310
writeRegister(0x43, 0x00); // TX Buffer - 24304324 to 24304458
writeRegister(0x44, 0x23); // TX Buffer - 24304472 to 24304606
writeRegister(0x45, 0x01); // TX Buffer - 24304620 to 24304754
writeRegister(0x46, 0x13); // TX Buffer - 24304768 to 24304903
writeRegister(0x04, 0x07); // TX - 24304917 to 24305051
writeRegister(0x00, 0xFF); // CS0 - 24309536 to 24309679
writeRegister(0x01, 0xFF); // CS1 - 24309685 to 24309827
writeRegister(0x07, 0x1A); // Channel Selection - 24309841 to 24309980
writeRegister(0x0E, 0x5A); // ADDR - 24309991 to 24310130
writeRegister(0x0F, 0x00); // ADDR - 24310144 to 24310278
writeRegister(0x10, 0x5A); // ADDR - 24310292 to 24310426
writeRegister(0x11, 0x5A); // PEER - 24310440 to 24310575
writeRegister(0x12, 0x00); // PEER - 24310589 to 24310722
writeRegister(0x13, 0x5A); // PEER - 24310733 to 24310872
writeRegister(0x14, 0x1F); // TX Length - 24310885 to 24311021
writeRegister(0x02, 0x40); // Int1Msk - 24311035 to 24311168
writeRegister(0x03, 0x00); // Int2Msk - 24311178 to 24311312
writeRegister(0x00, 0xFF); // CS0 - 24311325 to 24311465
writeRegister(0x01, 0xFF); // CS1 - 24311475 to 24311615
writeRegister(0x16, 0xC0); // FIFO CTRL - 24311630 to 24311765
writeRegister(0x40, 0x02); // TX Buffer - 24311779 to 24311912
writeRegister(0x41, 0x09); // TX Buffer - 24311926 to 24312061
writeRegister(0x42, 0x0C); // TX Buffer - 24312074 to 24312208
writeRegister(0x43, 0x00); // TX Buffer - 24312222 to 24312355
writeRegister(0x44, 0x23); // TX Buffer - 24312366 to 24312505
writeRegister(0x45, 0x01); // TX Buffer - 24312514 to 24312656
writeRegister(0x46, 0x13); // TX Buffer - 24312662 to 24312802
writeRegister(0x04, 0x07); // TX - 24312811 to 24312953
writeRegister(0x00, 0xFF); // CS0 - 24317591 to 24317734
writeRegister(0x01, 0xFF); // CS1 - 24317741 to 24317882
writeRegister(0x07, 0x1A); // Channel Selection - 24317897 to 24318035
writeRegister(0x0E, 0x5A); // ADDR - 24318046 to 24318185
writeRegister(0x0F, 0x00); // ADDR - 24318199 to 24318333
writeRegister(0x10, 0x5A); // ADDR - 24318347 to 24318482
writeRegister(0x11, 0x5A); // PEER - 24318495 to 24318631
writeRegister(0x12, 0x00); // PEER - 24318644 to 24318778
writeRegister(0x13, 0x5A); // PEER - 24318788 to 24318927
writeRegister(0x14, 0x1F); // TX Length - 24318941 to 24319076
writeRegister(0x02, 0x40); // Int1Msk - 24319090 to 24319223
writeRegister(0x03, 0x00); // Int2Msk - 24319234 to 24319367
writeRegister(0x00, 0xFF); // CS0 - 24319381 to 24319520
writeRegister(0x01, 0xFF); // CS1 - 24319531 to 24319672
writeRegister(0x16, 0xC0); // FIFO CTRL - 24319685 to 24319820
writeRegister(0x40, 0x02); // TX Buffer - 24319834 to 24319967
writeRegister(0x41, 0x09); // TX Buffer - 24319981 to 24320115
writeRegister(0x42, 0x0B); // TX Buffer - 24320129 to 24320265
writeRegister(0x43, 0x00); // TX Buffer - 24320277 to 24320411
writeRegister(0x44, 0x23); // TX Buffer - 24320421 to 24320559
writeRegister(0x45, 0x01); // TX Buffer - 24320570 to 24320707
writeRegister(0x46, 0x13); // TX Buffer - 24320718 to 24320856
writeRegister(0x04, 0x07); // TX - 24320867 to 24321004
writeRegister(0x00, 0xFF); // CS0 - 24325625 to 24325764
writeRegister(0x01, 0xFF); // CS1 - 24325778 to 24325922
writeRegister(0x07, 0x1A); // Channel Selection - 24325934 to 24326069
writeRegister(0x0E, 0x5A); // ADDR - 24326084 to 24326227
writeRegister(0x0F, 0x00); // ADDR - 24326233 to 24326367
writeRegister(0x10, 0x5A); // ADDR - 24326381 to 24326516
writeRegister(0x11, 0x5A); // PEER - 24326529 to 24326671
writeRegister(0x12, 0x00); // PEER - 24326678 to 24326812
writeRegister(0x13, 0x5A); // PEER - 24326825 to 24326961
writeRegister(0x14, 0x1F); // TX Length - 24326975 to 24327118
writeRegister(0x02, 0x40); // Int1Msk - 24327124 to 24327259
writeRegister(0x03, 0x00); // Int2Msk - 24327271 to 24327404
writeRegister(0x00, 0xFF); // CS0 - 24327418 to 24327554
writeRegister(0x01, 0xFF); // CS1 - 24327568 to 24327708
writeRegister(0x16, 0xC0); // FIFO CTRL - 24327723 to 24327858
writeRegister(0x40, 0x02); // TX Buffer - 24327871 to 24328005
writeRegister(0x41, 0x09); // TX Buffer - 24328015 to 24328157
writeRegister(0x42, 0x0A); // TX Buffer - 24328163 to 24328297
writeRegister(0x43, 0x00); // TX Buffer - 24328311 to 24328445
writeRegister(0x44, 0x23); // TX Buffer - 24328458 to 24328593
writeRegister(0x45, 0x01); // TX Buffer - 24328607 to 24328742
writeRegister(0x46, 0x13); // TX Buffer - 24328755 to 24328891
writeRegister(0x04, 0x07); // TX - 24328904 to 24329039
writeRegister(0x00, 0xFF); // CS0 - 24333522 to 24333663
writeRegister(0x01, 0xFF); // CS1 - 24333672 to 24333812
writeRegister(0x07, 0x1A); // Channel Selection - 24333828 to 24333968
writeRegister(0x0E, 0x5A); // ADDR - 24333981 to 24334117
writeRegister(0x0F, 0x00); // ADDR - 24334130 to 24334265
writeRegister(0x10, 0x5A); // ADDR - 24334278 to 24334413
writeRegister(0x11, 0x5A); // PEER - 24334427 to 24334562
writeRegister(0x12, 0x00); // PEER - 24334576 to 24334709
writeRegister(0x13, 0x5A); // PEER - 24334719 to 24334858
writeRegister(0x14, 0x1F); // TX Length - 24334872 to 24335009
writeRegister(0x02, 0x40); // Int1Msk - 24335022 to 24335155
writeRegister(0x03, 0x00); // Int2Msk - 24335169 to 24335302
writeRegister(0x00, 0xFF); // CS0 - 24335312 to 24335453
writeRegister(0x01, 0xFF); // CS1 - 24335465 to 24335602
writeRegister(0x16, 0xC0); // FIFO CTRL - 24335617 to 24335755
writeRegister(0x40, 0x02); // TX Buffer - 24335765 to 24335900
writeRegister(0x41, 0x09); // TX Buffer - 24335912 to 24336046
writeRegister(0x42, 0x09); // TX Buffer - 24336060 to 24336194
writeRegister(0x43, 0x00); // TX Buffer - 24336208 to 24336342
writeRegister(0x44, 0x23); // TX Buffer - 24336352 to 24336490
writeRegister(0x45, 0x01); // TX Buffer - 24336501 to 24336638
writeRegister(0x46, 0x13); // TX Buffer - 24336649 to 24336787
writeRegister(0x04, 0x07); // TX - 24336798 to 24336935
writeRegister(0x00, 0xFF); // CS0 - 24341556 to 24341695
writeRegister(0x01, 0xFF); // CS1 - 24341709 to 24341853
writeRegister(0x07, 0x1A); // Channel Selection - 24341865 to 24342000
writeRegister(0x0E, 0x5A); // ADDR - 24342015 to 24342158
writeRegister(0x0F, 0x00); // ADDR - 24342164 to 24342298
writeRegister(0x10, 0x5A); // ADDR - 24342312 to 24342447
writeRegister(0x11, 0x5A); // PEER - 24342460 to 24342602
writeRegister(0x12, 0x00); // PEER - 24342609 to 24342743
writeRegister(0x13, 0x5A); // PEER - 24342756 to 24342892
writeRegister(0x14, 0x1F); // TX Length - 24342906 to 24343049
writeRegister(0x02, 0x40); // Int1Msk - 24343055 to 24343188
writeRegister(0x03, 0x00); // Int2Msk - 24343202 to 24343335
writeRegister(0x00, 0xFF); // CS0 - 24343349 to 24343485
writeRegister(0x01, 0xFF); // CS1 - 24343499 to 24343639
writeRegister(0x16, 0xC0); // FIFO CTRL - 24343654 to 24343790
writeRegister(0x40, 0x02); // TX Buffer - 24343802 to 24343937
writeRegister(0x41, 0x09); // TX Buffer - 24343946 to 24344086
writeRegister(0x42, 0x08); // TX Buffer - 24344094 to 24344229
writeRegister(0x43, 0x00); // TX Buffer - 24344241 to 24344375
writeRegister(0x44, 0x23); // TX Buffer - 24344389 to 24344523
writeRegister(0x45, 0x01); // TX Buffer - 24344537 to 24344671
writeRegister(0x46, 0x13); // TX Buffer - 24344685 to 24344820
writeRegister(0x04, 0x07); // TX - 24344834 to 24344968
writeRegister(0x00, 0xFF); // CS0 - 24349592 to 24349728
writeRegister(0x01, 0xFF); // CS1 - 24349742 to 24349882
writeRegister(0x07, 0x1A); // Channel Selection - 24349898 to 24350033
writeRegister(0x0E, 0x5A); // ADDR - 24350048 to 24350187
writeRegister(0x0F, 0x00); // ADDR - 24350197 to 24350335
writeRegister(0x10, 0x5A); // ADDR - 24350345 to 24350483
writeRegister(0x11, 0x5A); // PEER - 24350493 to 24350632
writeRegister(0x12, 0x00); // PEER - 24350642 to 24350776
writeRegister(0x13, 0x5A); // PEER - 24350789 to 24350928
writeRegister(0x14, 0x1F); // TX Length - 24350939 to 24351079
writeRegister(0x02, 0x40); // Int1Msk - 24351092 to 24351225
writeRegister(0x03, 0x00); // Int2Msk - 24351235 to 24351368
writeRegister(0x00, 0xFF); // CS0 - 24351382 to 24351526
writeRegister(0x01, 0xFF); // CS1 - 24351532 to 24351672
writeRegister(0x16, 0xC0); // FIFO CTRL - 24351687 to 24351822
writeRegister(0x40, 0x02); // TX Buffer - 24351835 to 24351969
writeRegister(0x41, 0x09); // TX Buffer - 24351982 to 24352118
writeRegister(0x42, 0x07); // TX Buffer - 24352127 to 24352266
writeRegister(0x43, 0x00); // TX Buffer - 24352275 to 24352412
writeRegister(0x44, 0x23); // TX Buffer - 24352423 to 24352565
writeRegister(0x45, 0x01); // TX Buffer - 24352571 to 24352705
writeRegister(0x46, 0x13); // TX Buffer - 24352719 to 24352862
writeRegister(0x04, 0x07); // TX - 24352868 to 24353002
writeRegister(0x00, 0xFF); // CS0 - 24357626 to 24357767
writeRegister(0x01, 0xFF); // CS1 - 24357780 to 24357916
writeRegister(0x07, 0x1A); // Channel Selection - 24357932 to 24358071
writeRegister(0x0E, 0x5A); // ADDR - 24358085 to 24358221
writeRegister(0x0F, 0x00); // ADDR - 24358235 to 24358369
writeRegister(0x10, 0x5A); // ADDR - 24358382 to 24358517
writeRegister(0x11, 0x5A); // PEER - 24358531 to 24358666
writeRegister(0x12, 0x00); // PEER - 24358680 to 24358813
writeRegister(0x13, 0x5A); // PEER - 24358827 to 24358964
writeRegister(0x14, 0x1F); // TX Length - 24358976 to 24359113
writeRegister(0x02, 0x40); // Int1Msk - 24359126 to 24359259
writeRegister(0x03, 0x00); // Int2Msk - 24359273 to 24359406
writeRegister(0x00, 0xFF); // CS0 - 24359416 to 24359557
writeRegister(0x01, 0xFF); // CS1 - 24359570 to 24359714
writeRegister(0x16, 0xC0); // FIFO CTRL - 24359721 to 24359859
writeRegister(0x40, 0x02); // TX Buffer - 24359869 to 24360003
writeRegister(0x41, 0x09); // TX Buffer - 24360016 to 24360152
writeRegister(0x42, 0x06); // TX Buffer - 24360164 to 24360299
writeRegister(0x43, 0x00); // TX Buffer - 24360312 to 24360446
writeRegister(0x44, 0x23); // TX Buffer - 24360460 to 24360594
writeRegister(0x45, 0x01); // TX Buffer - 24360608 to 24360742
writeRegister(0x46, 0x13); // TX Buffer - 24360753 to 24360891
writeRegister(0x04, 0x07); // TX - 24360905 to 24361039
writeRegister(0x00, 0xFF); // CS0 - 24365524 to 24365667
writeRegister(0x01, 0xFF); // CS1 - 24365674 to 24365815
writeRegister(0x07, 0x1A); // Channel Selection - 24365829 to 24365972
writeRegister(0x0E, 0x5A); // ADDR - 24365979 to 24366118
writeRegister(0x0F, 0x00); // ADDR - 24366132 to 24366266
writeRegister(0x10, 0x5A); // ADDR - 24366276 to 24366416
writeRegister(0x11, 0x5A); // PEER - 24366425 to 24366563
writeRegister(0x12, 0x00); // PEER - 24366577 to 24366710
writeRegister(0x13, 0x5A); // PEER - 24366721 to 24366860
writeRegister(0x14, 0x1F); // TX Length - 24366870 to 24367009
writeRegister(0x02, 0x40); // Int1Msk - 24367023 to 24367156
writeRegister(0x03, 0x00); // Int2Msk - 24367167 to 24367300
writeRegister(0x00, 0xFF); // CS0 - 24367314 to 24367453
writeRegister(0x01, 0xFF); // CS1 - 24367463 to 24367605
writeRegister(0x16, 0xC0); // FIFO CTRL - 24367618 to 24367753
writeRegister(0x40, 0x02); // TX Buffer - 24367767 to 24367900
writeRegister(0x41, 0x09); // TX Buffer - 24367914 to 24368049
writeRegister(0x42, 0x05); // TX Buffer - 24368062 to 24368197
writeRegister(0x43, 0x00); // TX Buffer - 24368206 to 24368343
writeRegister(0x44, 0x23); // TX Buffer - 24368354 to 24368496
writeRegister(0x45, 0x01); // TX Buffer - 24368502 to 24368636
writeRegister(0x46, 0x13); // TX Buffer - 24368650 to 24368793
writeRegister(0x04, 0x07); // TX - 24368799 to 24368933
writeRegister(0x00, 0xFF); // CS0 - 24373557 to 24373698
writeRegister(0x01, 0xFF); // CS1 - 24373711 to 24373847
writeRegister(0x07, 0x1A); // Channel Selection - 24373863 to 24374003
writeRegister(0x0E, 0x5A); // ADDR - 24374016 to 24374152
writeRegister(0x0F, 0x00); // ADDR - 24374165 to 24374300
writeRegister(0x10, 0x5A); // ADDR - 24374313 to 24374448
writeRegister(0x11, 0x5A); // PEER - 24374462 to 24374597
writeRegister(0x12, 0x00); // PEER - 24374611 to 24374744
writeRegister(0x13, 0x5A); // PEER - 24374758 to 24374893
writeRegister(0x14, 0x1F); // TX Length - 24374907 to 24375044
writeRegister(0x02, 0x40); // Int1Msk - 24375057 to 24375190
writeRegister(0x03, 0x00); // Int2Msk - 24375204 to 24375337
writeRegister(0x00, 0xFF); // CS0 - 24375347 to 24375488
writeRegister(0x01, 0xFF); // CS1 - 24375500 to 24375645
writeRegister(0x16, 0xC0); // FIFO CTRL - 24375652 to 24375790
writeRegister(0x40, 0x02); // TX Buffer - 24375800 to 24375935
writeRegister(0x41, 0x09); // TX Buffer - 24375947 to 24376083
writeRegister(0x42, 0x04); // TX Buffer - 24376095 to 24376229
writeRegister(0x43, 0x00); // TX Buffer - 24376243 to 24376376
writeRegister(0x44, 0x23); // TX Buffer - 24376387 to 24376526
writeRegister(0x45, 0x01); // TX Buffer - 24376535 to 24376674
writeRegister(0x46, 0x13); // TX Buffer - 24376683 to 24376823
writeRegister(0x04, 0x07); // TX - 24376832 to 24376971
writeRegister(0x00, 0xFF); // CS0 - 24381590 to 24381731
writeRegister(0x01, 0xFF); // CS1 - 24381744 to 24381888
writeRegister(0x07, 0x1A); // Channel Selection - 24381899 to 24382035
writeRegister(0x0E, 0x5A); // ADDR - 24382049 to 24382188
writeRegister(0x0F, 0x00); // ADDR - 24382198 to 24382333
writeRegister(0x10, 0x5A); // ADDR - 24382346 to 24382481
writeRegister(0x11, 0x5A); // PEER - 24382495 to 24382635
writeRegister(0x12, 0x00); // PEER - 24382644 to 24382777
writeRegister(0x13, 0x5A); // PEER - 24382791 to 24382928
writeRegister(0x14, 0x1F); // TX Length - 24382940 to 24383079
writeRegister(0x02, 0x40); // Int1Msk - 24383090 to 24383223
writeRegister(0x03, 0x00); // Int2Msk - 24383237 to 24383370
writeRegister(0x00, 0xFF); // CS0 - 24383384 to 24383521
writeRegister(0x01, 0xFF); // CS1 - 24383534 to 24383675
writeRegister(0x16, 0xC0); // FIFO CTRL - 24383688 to 24383823
writeRegister(0x40, 0x02); // TX Buffer - 24383837 to 24383970
writeRegister(0x41, 0x09); // TX Buffer - 24383980 to 24384122
writeRegister(0x42, 0x03); // TX Buffer - 24384128 to 24384264
writeRegister(0x43, 0x00); // TX Buffer - 24384276 to 24384410
writeRegister(0x44, 0x23); // TX Buffer - 24384424 to 24384558
writeRegister(0x45, 0x01); // TX Buffer - 24384572 to 24384706
writeRegister(0x46, 0x13); // TX Buffer - 24384720 to 24384855
writeRegister(0x04, 0x07); // TX - 24384869 to 24385003
writeRegister(0x00, 0xFF); // CS0 - 24389627 to 24389771
writeRegister(0x01, 0xFF); // CS1 - 24389777 to 24389917
writeRegister(0x07, 0x1A); // Channel Selection - 24389933 to 24390072
writeRegister(0x0E, 0x5A); // ADDR - 24390083 to 24390222
writeRegister(0x0F, 0x00); // ADDR - 24390235 to 24390370
writeRegister(0x10, 0x5A); // ADDR - 24390380 to 24390518
writeRegister(0x11, 0x5A); // PEER - 24390528 to 24390667
writeRegister(0x12, 0x00); // PEER - 24390681 to 24390814
writeRegister(0x13, 0x5A); // PEER - 24390824 to 24390963
writeRegister(0x14, 0x1F); // TX Length - 24390974 to 24391114
writeRegister(0x02, 0x40); // Int1Msk - 24391127 to 24391260
writeRegister(0x03, 0x00); // Int2Msk - 24391270 to 24391403
writeRegister(0x00, 0xFF); // CS0 - 24391417 to 24391558
writeRegister(0x01, 0xFF); // CS1 - 24391567 to 24391707
writeRegister(0x16, 0xC0); // FIFO CTRL - 24391722 to 24391857
writeRegister(0x40, 0x02); // TX Buffer - 24391870 to 24392004
writeRegister(0x41, 0x09); // TX Buffer - 24392017 to 24392153
writeRegister(0x42, 0x02); // TX Buffer - 24392165 to 24392299
writeRegister(0x43, 0x00); // TX Buffer - 24392309 to 24392451
writeRegister(0x44, 0x23); // TX Buffer - 24392457 to 24392599
writeRegister(0x45, 0x01); // TX Buffer - 24392605 to 24392739
writeRegister(0x46, 0x13); // TX Buffer - 24392753 to 24392896
writeRegister(0x04, 0x07); // TX - 24392902 to 24393036
writeRegister(0x00, 0xFF); // CS0 - 24397521 to 24397660
writeRegister(0x01, 0xFF); // CS1 - 24397674 to 24397818
writeRegister(0x07, 0x1A); // Channel Selection - 24397830 to 24397965
writeRegister(0x0E, 0x5A); // ADDR - 24397979 to 24398115
writeRegister(0x0F, 0x00); // ADDR - 24398129 to 24398263
writeRegister(0x10, 0x5A); // ADDR - 24398277 to 24398413
writeRegister(0x11, 0x5A); // PEER - 24398425 to 24398560
writeRegister(0x12, 0x00); // PEER - 24398574 to 24398707
writeRegister(0x13, 0x5A); // PEER - 24398721 to 24398857
writeRegister(0x14, 0x1F); // TX Length - 24398871 to 24399014
writeRegister(0x02, 0x40); // Int1Msk - 24399020 to 24399153
writeRegister(0x03, 0x00); // Int2Msk - 24399167 to 24399300
writeRegister(0x00, 0xFF); // CS0 - 24399314 to 24399450
writeRegister(0x01, 0xFF); // CS1 - 24399464 to 24399605
writeRegister(0x16, 0xC0); // FIFO CTRL - 24399619 to 24399753
writeRegister(0x40, 0x02); // TX Buffer - 24399767 to 24399900
writeRegister(0x41, 0x09); // TX Buffer - 24399911 to 24400046
writeRegister(0x42, 0x01); // TX Buffer - 24400059 to 24400192
writeRegister(0x43, 0x00); // TX Buffer - 24400206 to 24400340
writeRegister(0x44, 0x23); // TX Buffer - 24400354 to 24400488
writeRegister(0x45, 0x01); // TX Buffer - 24400502 to 24400636
writeRegister(0x46, 0x13); // TX Buffer - 24400650 to 24400785
writeRegister(0x04, 0x07); // TX - 24400799 to 24400933
writeRegister(0x00, 0xFF); // CS0 - 24405557 to 24405693
writeRegister(0x01, 0xFF); // CS1 - 24405707 to 24405847
writeRegister(0x07, 0x1A); // Channel Selection - 24405863 to 24405998
writeRegister(0x0E, 0x5A); // ADDR - 24406013 to 24406152
writeRegister(0x0F, 0x00); // ADDR - 24406162 to 24406300
writeRegister(0x10, 0x5A); // ADDR - 24406310 to 24406448
writeRegister(0x11, 0x5A); // PEER - 24406458 to 24406597
writeRegister(0x12, 0x00); // PEER - 24406607 to 24406742
writeRegister(0x13, 0x5A); // PEER - 24406754 to 24406893
writeRegister(0x14, 0x1F); // TX Length - 24406904 to 24407044
writeRegister(0x02, 0x40); // Int1Msk - 24407053 to 24407194
writeRegister(0x03, 0x00); // Int2Msk - 24407200 to 24407333
writeRegister(0x00, 0xFF); // CS0 - 24407347 to 24407491
writeRegister(0x01, 0xFF); // CS1 - 24407497 to 24407637
writeRegister(0x16, 0xC0); // FIFO CTRL - 24407652 to 24407788
writeRegister(0x40, 0x02); // TX Buffer - 24407800 to 24407935
writeRegister(0x41, 0x09); // TX Buffer - 24407944 to 24408081
writeRegister(0x42, 0x00); // TX Buffer - 24408092 to 24408225
writeRegister(0x43, 0x00); // TX Buffer - 24408239 to 24408374
writeRegister(0x44, 0x23); // TX Buffer - 24408386 to 24408522
writeRegister(0x45, 0x01); // TX Buffer - 24408535 to 24408670
writeRegister(0x46, 0x13); // TX Buffer - 24408683 to 24408819
writeRegister(0x04, 0x07); // TX - 24408832 to 24408967
writeRegister(0x04, 0x00); // RDO-OFF - 24409022 to 24409155
writeRegister(0x00, 0xFF); // CS0 - 24409169 to 24409308
writeRegister(0x01, 0xFF); // CS1 - 24409318 to 24409460
writeRegister(0x0B, 0x0D); // RC Ack Config - 24409473 to 24409609
writeRegister(0x08, 0x31); // Unknown - 24409622 to 24409757
writeRegister(0x0C, 0x02); // Unknown - 24409770 to 24409903
writeRegister(0x00, 0xFF); // CS0 - 24409919 to 24410058
writeRegister(0x01, 0xFF); // CS1 - 24410068 to 24410210
writeRegister(0x07, 0x1A); // Channel Selection - 24410224 to 24410363
writeRegister(0x0E, 0x5A); // ADDR - 24410377 to 24410513
writeRegister(0x0F, 0x00); // ADDR - 24410527 to 24410661
writeRegister(0x10, 0x5A); // ADDR - 24410675 to 24410809
writeRegister(0x11, 0x5A); // PEER - 24410823 to 24410958
writeRegister(0x12, 0x00); // PEER - 24410972 to 24411105
writeRegister(0x13, 0x5A); // PEER - 24411116 to 24411255
writeRegister(0x14, 0x1F); // TX Length - 24411269 to 24411404
writeRegister(0x02, 0x40); // Int1Msk - 24411418 to 24411551
writeRegister(0x03, 0x00); // Int2Msk - 24411565 to 24411698
writeRegister(0x00, 0xFF); // CS0 - 24411709 to 24411848
writeRegister(0x01, 0xFF); // CS1 - 24411862 to 24412000
writeRegister(0x16, 0xC0); // FIFO CTRL - 24412013 to 24412151
writeRegister(0x40, 0x03); // TX Buffer - 24412162 to 24412295
writeRegister(0x41, 0x09); // TX Buffer - 24412309 to 24412443
writeRegister(0x44, 0x23); // TX Buffer - 24412457 to 24412593
writeRegister(0x45, 0x01); // TX Buffer - 24412606 to 24412741
writeRegister(0x46, 0x13); // TX Buffer - 24412754 to 24412890
writeRegister(0x04, 0x07); // TX - 24412902 to 24413038
delay(16); // Delay 16647 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24429552 to 24429685
writeRegister(0x00, 0xFF); // CS0 - 24429695 to 24429836
writeRegister(0x01, 0xFF); // CS1 - 24429848 to 24429992
writeRegister(0x0B, 0x1D); // RC Ack Config - 24430000 to 24430139
writeRegister(0x16, 0x10); // FIFO CTRL - 24430153 to 24430287
writeRegister(0x00, 0xFF); // CS0 - 24430301 to 24430437
writeRegister(0x01, 0xFF); // CS1 - 24430451 to 24430592
writeRegister(0x07, 0x1A); // Channel Selection - 24430607 to 24430742
writeRegister(0x0E, 0x5A); // ADDR - 24430756 to 24430895
writeRegister(0x0F, 0x00); // ADDR - 24430906 to 24431043
writeRegister(0x10, 0x5A); // ADDR - 24431054 to 24431192
writeRegister(0x11, 0x5A); // PEER - 24431202 to 24431341
writeRegister(0x12, 0x00); // PEER - 24431351 to 24431484
writeRegister(0x13, 0x5A); // PEER - 24431498 to 24431637
writeRegister(0x04, 0x02); // RX Enable - 24431648 to 24431781
writeRegister(0x02, 0x80); // Int1Msk - 24431795 to 24431928
writeRegister(0x03, 0x00); // Int2Msk - 24431941 to 24432075
writeRegister(0x00, 0xFF); // CS0 - 24432085 to 24432226
writeRegister(0x01, 0xFF); // CS1 - 24432238 to 24432375
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24445607 to 24445740
writeRegister(0x00, 0xFF); // CS0 - 24445750 to 24445891
writeRegister(0x01, 0xFF); // CS1 - 24445904 to 24446040
writeRegister(0x0B, 0x0D); // RC Ack Config - 24446055 to 24446197
writeRegister(0x08, 0x31); // Unknown - 24446204 to 24446345
writeRegister(0x0C, 0x02); // Unknown - 24446352 to 24446485
writeRegister(0x00, 0xFF); // CS0 - 24446500 to 24446640
writeRegister(0x01, 0xFF); // CS1 - 24446654 to 24446790
writeRegister(0x07, 0x1A); // Channel Selection - 24446806 to 24446945
writeRegister(0x0E, 0x5A); // ADDR - 24446959 to 24447095
writeRegister(0x0F, 0x00); // ADDR - 24447109 to 24447243
writeRegister(0x10, 0x5A); // ADDR - 24447257 to 24447391
writeRegister(0x11, 0x5A); // PEER - 24447405 to 24447540
writeRegister(0x12, 0x00); // PEER - 24447554 to 24447687
writeRegister(0x13, 0x5A); // PEER - 24447701 to 24447837
writeRegister(0x14, 0x1F); // TX Length - 24447850 to 24447986
writeRegister(0x02, 0x40); // Int1Msk - 24448000 to 24448133
writeRegister(0x03, 0x00); // Int2Msk - 24448147 to 24448280
writeRegister(0x00, 0xFF); // CS0 - 24448290 to 24448431
writeRegister(0x01, 0xFF); // CS1 - 24448444 to 24448588
writeRegister(0x16, 0xC0); // FIFO CTRL - 24448595 to 24448733
writeRegister(0x40, 0x03); // TX Buffer - 24448744 to 24448885
writeRegister(0x41, 0x09); // TX Buffer - 24448891 to 24449025
writeRegister(0x44, 0x23); // TX Buffer - 24449039 to 24449175
writeRegister(0x45, 0x01); // TX Buffer - 24449187 to 24449323
writeRegister(0x46, 0x13); // TX Buffer - 24449335 to 24449472
writeRegister(0x04, 0x07); // TX - 24449484 to 24449620
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24461665 to 24461798
writeRegister(0x00, 0xFF); // CS0 - 24461812 to 24461948
writeRegister(0x01, 0xFF); // CS1 - 24461962 to 24462103
writeRegister(0x0B, 0x1D); // RC Ack Config - 24462117 to 24462254
writeRegister(0x16, 0x10); // FIFO CTRL - 24462267 to 24462401
writeRegister(0x00, 0xFF); // CS0 - 24462414 to 24462554
writeRegister(0x01, 0xFF); // CS1 - 24462564 to 24462704
writeRegister(0x07, 0x1A); // Channel Selection - 24462720 to 24462859
writeRegister(0x0E, 0x5A); // ADDR - 24462870 to 24463009
writeRegister(0x0F, 0x00); // ADDR - 24463023 to 24463157
writeRegister(0x10, 0x5A); // ADDR - 24463171 to 24463305
writeRegister(0x11, 0x5A); // PEER - 24463319 to 24463454
writeRegister(0x12, 0x00); // PEER - 24463468 to 24463601
writeRegister(0x13, 0x5A); // PEER - 24463612 to 24463751
writeRegister(0x04, 0x02); // RX Enable - 24463764 to 24463898
writeRegister(0x02, 0x80); // Int1Msk - 24463908 to 24464041
writeRegister(0x03, 0x00); // Int2Msk - 24464055 to 24464188
writeRegister(0x00, 0xFF); // CS0 - 24464202 to 24464338
writeRegister(0x01, 0xFF); // CS1 - 24464352 to 24464493
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24477572 to 24477704
writeRegister(0x00, 0xFF); // CS0 - 24477715 to 24477854
writeRegister(0x01, 0xFF); // CS1 - 24477868 to 24478012
writeRegister(0x0B, 0x0D); // RC Ack Config - 24478019 to 24478159
writeRegister(0x08, 0x31); // Unknown - 24478168 to 24478307
writeRegister(0x0C, 0x02); // Unknown - 24478316 to 24478456
writeRegister(0x00, 0xFF); // CS0 - 24478465 to 24478604
writeRegister(0x01, 0xFF); // CS1 - 24478618 to 24478762
writeRegister(0x07, 0x1A); // Channel Selection - 24478774 to 24478909
writeRegister(0x0E, 0x5A); // ADDR - 24478924 to 24479063
writeRegister(0x0F, 0x00); // ADDR - 24479073 to 24479207
writeRegister(0x10, 0x5A); // ADDR - 24479221 to 24479356
writeRegister(0x11, 0x5A); // PEER - 24479369 to 24479508
writeRegister(0x12, 0x00); // PEER - 24479518 to 24479652
writeRegister(0x13, 0x5A); // PEER - 24479665 to 24479801
writeRegister(0x14, 0x1F); // TX Length - 24479815 to 24479955
writeRegister(0x02, 0x40); // Int1Msk - 24479964 to 24480097
writeRegister(0x03, 0x00); // Int2Msk - 24480111 to 24480244
writeRegister(0x00, 0xFF); // CS0 - 24480258 to 24480394
writeRegister(0x01, 0xFF); // CS1 - 24480408 to 24480548
writeRegister(0x16, 0xC0); // FIFO CTRL - 24480563 to 24480699
writeRegister(0x40, 0x03); // TX Buffer - 24480711 to 24480846
writeRegister(0x41, 0x09); // TX Buffer - 24480855 to 24480994
writeRegister(0x44, 0x23); // TX Buffer - 24481003 to 24481141
writeRegister(0x45, 0x01); // TX Buffer - 24481152 to 24481293
writeRegister(0x46, 0x13); // TX Buffer - 24481300 to 24481438
writeRegister(0x04, 0x07); // TX - 24481449 to 24481590
delay(12); // Delay 12174 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24493630 to 24493764
writeRegister(0x00, 0xFF); // CS0 - 24493776 to 24493917
writeRegister(0x01, 0xFF); // CS1 - 24493926 to 24494066
writeRegister(0x0B, 0x1D); // RC Ack Config - 24494081 to 24494222
writeRegister(0x16, 0x10); // FIFO CTRL - 24494231 to 24494370
writeRegister(0x00, 0xFF); // CS0 - 24494379 to 24494518
writeRegister(0x01, 0xFF); // CS1 - 24494532 to 24494670
writeRegister(0x07, 0x1A); // Channel Selection - 24494685 to 24494823
writeRegister(0x0E, 0x5A); // ADDR - 24494838 to 24494973
writeRegister(0x0F, 0x00); // ADDR - 24494987 to 24495121
writeRegister(0x10, 0x5A); // ADDR - 24495135 to 24495270
writeRegister(0x11, 0x5A); // PEER - 24495283 to 24495419
writeRegister(0x12, 0x00); // PEER - 24495432 to 24495566
writeRegister(0x13, 0x5A); // PEER - 24495579 to 24495715
writeRegister(0x04, 0x02); // RX Enable - 24495729 to 24495862
writeRegister(0x02, 0x80); // Int1Msk - 24495872 to 24496012
writeRegister(0x03, 0x00); // Int2Msk - 24496019 to 24496153
writeRegister(0x00, 0xFF); // CS0 - 24496166 to 24496310
writeRegister(0x01, 0xFF); // CS1 - 24496316 to 24496456
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24509685 to 24509818
writeRegister(0x00, 0xFF); // CS0 - 24509832 to 24509975
writeRegister(0x01, 0xFF); // CS1 - 24509982 to 24510123
writeRegister(0x0B, 0x0D); // RC Ack Config - 24510136 to 24510271
writeRegister(0x08, 0x31); // Unknown - 24510285 to 24510420
writeRegister(0x0C, 0x02); // Unknown - 24510433 to 24510568
writeRegister(0x00, 0xFF); // CS0 - 24510582 to 24510725
writeRegister(0x01, 0xFF); // CS1 - 24510732 to 24510873
writeRegister(0x07, 0x1A); // Channel Selection - 24510887 to 24511026
writeRegister(0x0E, 0x5A); // ADDR - 24511037 to 24511176
writeRegister(0x0F, 0x00); // ADDR - 24511190 to 24511324
writeRegister(0x10, 0x5A); // ADDR - 24511334 to 24511473
writeRegister(0x11, 0x5A); // PEER - 24511483 to 24511623
writeRegister(0x12, 0x00); // PEER - 24511635 to 24511768
writeRegister(0x13, 0x5A); // PEER - 24511779 to 24511918
writeRegister(0x14, 0x1F); // TX Length - 24511928 to 24512067
writeRegister(0x02, 0x40); // Int1Msk - 24512081 to 24512214
writeRegister(0x03, 0x00); // Int2Msk - 24512225 to 24512358
writeRegister(0x00, 0xFF); // CS0 - 24512372 to 24512511
writeRegister(0x01, 0xFF); // CS1 - 24512522 to 24512663
writeRegister(0x16, 0xC0); // FIFO CTRL - 24512676 to 24512811
writeRegister(0x40, 0x03); // TX Buffer - 24512825 to 24512960
writeRegister(0x41, 0x09); // TX Buffer - 24512972 to 24513106
writeRegister(0x44, 0x23); // TX Buffer - 24513120 to 24513256
writeRegister(0x45, 0x01); // TX Buffer - 24513269 to 24513404
writeRegister(0x46, 0x13); // TX Buffer - 24513417 to 24513553
writeRegister(0x04, 0x07); // TX - 24513566 to 24513701
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24525598 to 24525731
writeRegister(0x00, 0xFF); // CS0 - 24525742 to 24525881
writeRegister(0x01, 0xFF); // CS1 - 24525895 to 24526039
writeRegister(0x0B, 0x1D); // RC Ack Config - 24526050 to 24526187
writeRegister(0x16, 0x10); // FIFO CTRL - 24526200 to 24526334
writeRegister(0x00, 0xFF); // CS0 - 24526348 to 24526485
writeRegister(0x01, 0xFF); // CS1 - 24526497 to 24526639
writeRegister(0x07, 0x1A); // Channel Selection - 24526653 to 24526788
writeRegister(0x0E, 0x5A); // ADDR - 24526803 to 24526942
writeRegister(0x0F, 0x00); // ADDR - 24526952 to 24527090
writeRegister(0x10, 0x5A); // ADDR - 24527100 to 24527238
writeRegister(0x11, 0x5A); // PEER - 24527249 to 24527387
writeRegister(0x12, 0x00); // PEER - 24527398 to 24527531
writeRegister(0x13, 0x5A); // PEER - 24527545 to 24527684
writeRegister(0x04, 0x02); // RX Enable - 24527694 to 24527827
writeRegister(0x02, 0x80); // Int1Msk - 24527841 to 24527974
writeRegister(0x03, 0x00); // Int2Msk - 24527988 to 24528121
writeRegister(0x00, 0xFF); // CS0 - 24528132 to 24528271
writeRegister(0x01, 0xFF); // CS1 - 24528285 to 24528423
delay(13); // Delay 13364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24541654 to 24541787
writeRegister(0x00, 0xFF); // CS0 - 24541797 to 24541938
writeRegister(0x01, 0xFF); // CS1 - 24541950 to 24542088
writeRegister(0x0B, 0x0D); // RC Ack Config - 24542101 to 24542241
writeRegister(0x08, 0x31); // Unknown - 24542250 to 24542392
writeRegister(0x0C, 0x02); // Unknown - 24542398 to 24542532
writeRegister(0x00, 0xFF); // CS0 - 24542547 to 24542688
writeRegister(0x01, 0xFF); // CS1 - 24542700 to 24542838
writeRegister(0x07, 0x1A); // Channel Selection - 24542856 to 24542991
writeRegister(0x0E, 0x5A); // ADDR - 24543006 to 24543141
writeRegister(0x0F, 0x00); // ADDR - 24543155 to 24543289
writeRegister(0x10, 0x5A); // ADDR - 24543303 to 24543438
writeRegister(0x11, 0x5A); // PEER - 24543452 to 24543587
writeRegister(0x12, 0x00); // PEER - 24543601 to 24543734
writeRegister(0x13, 0x5A); // PEER - 24543748 to 24543883
writeRegister(0x14, 0x1F); // TX Length - 24543897 to 24544040
writeRegister(0x02, 0x40); // Int1Msk - 24544046 to 24544180
writeRegister(0x03, 0x00); // Int2Msk - 24544193 to 24544327
writeRegister(0x00, 0xFF); // CS0 - 24544337 to 24544478
writeRegister(0x01, 0xFF); // CS1 - 24544490 to 24544634
writeRegister(0x16, 0xC0); // FIFO CTRL - 24544642 to 24544780
writeRegister(0x40, 0x03); // TX Buffer - 24544790 to 24544931
writeRegister(0x41, 0x09); // TX Buffer - 24544938 to 24545079
writeRegister(0x44, 0x23); // TX Buffer - 24545086 to 24545228
writeRegister(0x45, 0x01); // TX Buffer - 24545234 to 24545368
writeRegister(0x46, 0x13); // TX Buffer - 24545382 to 24545525
writeRegister(0x04, 0x07); // TX - 24545531 to 24545665
delay(12); // Delay 12038 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24557570 to 24557703
writeRegister(0x00, 0xFF); // CS0 - 24557713 to 24557854
writeRegister(0x01, 0xFF); // CS1 - 24557866 to 24558010
writeRegister(0x0B, 0x1D); // RC Ack Config - 24558022 to 24558157
writeRegister(0x16, 0x10); // FIFO CTRL - 24558171 to 24558305
writeRegister(0x00, 0xFF); // CS0 - 24558319 to 24558455
writeRegister(0x01, 0xFF); // CS1 - 24558469 to 24558610
writeRegister(0x07, 0x1A); // Channel Selection - 24558625 to 24558760
writeRegister(0x0E, 0x5A); // ADDR - 24558774 to 24558913
writeRegister(0x0F, 0x00); // ADDR - 24558924 to 24559061
writeRegister(0x10, 0x5A); // ADDR - 24559072 to 24559210
writeRegister(0x11, 0x5A); // PEER - 24559220 to 24559359
writeRegister(0x12, 0x00); // PEER - 24559369 to 24559502
writeRegister(0x13, 0x5A); // PEER - 24559516 to 24559655
writeRegister(0x04, 0x02); // RX Enable - 24559665 to 24559799
writeRegister(0x02, 0x80); // Int1Msk - 24559812 to 24559946
writeRegister(0x03, 0x00); // Int2Msk - 24559959 to 24560093
writeRegister(0x00, 0xFF); // CS0 - 24560103 to 24560244
writeRegister(0x01, 0xFF); // CS1 - 24560256 to 24560394
delay(13); // Delay 13364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24573625 to 24573758
writeRegister(0x00, 0xFF); // CS0 - 24573768 to 24573909
writeRegister(0x01, 0xFF); // CS1 - 24573922 to 24574066
writeRegister(0x0B, 0x0D); // RC Ack Config - 24574073 to 24574211
writeRegister(0x08, 0x31); // Unknown - 24574222 to 24574363
writeRegister(0x0C, 0x02); // Unknown - 24574369 to 24574503
writeRegister(0x00, 0xFF); // CS0 - 24574518 to 24574659
writeRegister(0x01, 0xFF); // CS1 - 24574672 to 24574816
writeRegister(0x07, 0x1A); // Channel Selection - 24574828 to 24574963
writeRegister(0x0E, 0x5A); // ADDR - 24574977 to 24575113
writeRegister(0x0F, 0x00); // ADDR - 24575127 to 24575261
writeRegister(0x10, 0x5A); // ADDR - 24575275 to 24575409
writeRegister(0x11, 0x5A); // PEER - 24575423 to 24575558
writeRegister(0x12, 0x00); // PEER - 24575572 to 24575705
writeRegister(0x13, 0x5A); // PEER - 24575719 to 24575855
writeRegister(0x14, 0x1F); // TX Length - 24575868 to 24576010
writeRegister(0x02, 0x40); // Int1Msk - 24576018 to 24576151
writeRegister(0x03, 0x00); // Int2Msk - 24576165 to 24576298
writeRegister(0x00, 0xFF); // CS0 - 24576312 to 24576449
writeRegister(0x01, 0xFF); // CS1 - 24576462 to 24576603
writeRegister(0x16, 0xC0); // FIFO CTRL - 24576616 to 24576751
writeRegister(0x40, 0x03); // TX Buffer - 24576765 to 24576900
writeRegister(0x41, 0x09); // TX Buffer - 24576909 to 24577051
writeRegister(0x44, 0x23); // TX Buffer - 24577057 to 24577199
writeRegister(0x45, 0x01); // TX Buffer - 24577205 to 24577341
writeRegister(0x46, 0x13); // TX Buffer - 24577353 to 24577496
writeRegister(0x04, 0x07); // TX - 24577502 to 24577638
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24589683 to 24589816
writeRegister(0x00, 0xFF); // CS0 - 24589830 to 24589972
writeRegister(0x01, 0xFF); // CS1 - 24589980 to 24590121
writeRegister(0x0B, 0x1D); // RC Ack Config - 24590135 to 24590278
writeRegister(0x16, 0x10); // FIFO CTRL - 24590284 to 24590419
writeRegister(0x00, 0xFF); // CS0 - 24590432 to 24590572
writeRegister(0x01, 0xFF); // CS1 - 24590582 to 24590722
writeRegister(0x07, 0x1A); // Channel Selection - 24590738 to 24590877
writeRegister(0x0E, 0x5A); // ADDR - 24590891 to 24591027
writeRegister(0x0F, 0x00); // ADDR - 24591041 to 24591175
writeRegister(0x10, 0x5A); // ADDR - 24591189 to 24591323
writeRegister(0x11, 0x5A); // PEER - 24591337 to 24591472
writeRegister(0x12, 0x00); // PEER - 24591486 to 24591619
writeRegister(0x13, 0x5A); // PEER - 24591630 to 24591769
writeRegister(0x04, 0x02); // RX Enable - 24591782 to 24591916
writeRegister(0x02, 0x80); // Int1Msk - 24591926 to 24592059
writeRegister(0x03, 0x00); // Int2Msk - 24592073 to 24592206
writeRegister(0x00, 0xFF); // CS0 - 24592220 to 24592356
writeRegister(0x01, 0xFF); // CS1 - 24592370 to 24592511
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24605590 to 24605722
writeRegister(0x00, 0xFF); // CS0 - 24605736 to 24605872
writeRegister(0x01, 0xFF); // CS1 - 24605886 to 24606026
writeRegister(0x0B, 0x0D); // RC Ack Config - 24606037 to 24606177
writeRegister(0x08, 0x31); // Unknown - 24606189 to 24606323
writeRegister(0x0C, 0x02); // Unknown - 24606334 to 24606471
writeRegister(0x00, 0xFF); // CS0 - 24606486 to 24606622
writeRegister(0x01, 0xFF); // CS1 - 24606636 to 24606776
writeRegister(0x07, 0x1A); // Channel Selection - 24606792 to 24606927
writeRegister(0x0E, 0x5A); // ADDR - 24606942 to 24607081
writeRegister(0x0F, 0x00); // ADDR - 24607091 to 24607229
writeRegister(0x10, 0x5A); // ADDR - 24607239 to 24607377
writeRegister(0x11, 0x5A); // PEER - 24607387 to 24607526
writeRegister(0x12, 0x00); // PEER - 24607536 to 24607671
writeRegister(0x13, 0x5A); // PEER - 24607683 to 24607822
writeRegister(0x14, 0x1F); // TX Length - 24607833 to 24607973
writeRegister(0x02, 0x40); // Int1Msk - 24607982 to 24608115
writeRegister(0x03, 0x00); // Int2Msk - 24608129 to 24608262
writeRegister(0x00, 0xFF); // CS0 - 24608276 to 24608412
writeRegister(0x01, 0xFF); // CS1 - 24608426 to 24608566
writeRegister(0x16, 0xC0); // FIFO CTRL - 24608581 to 24608717
writeRegister(0x40, 0x03); // TX Buffer - 24608729 to 24608864
writeRegister(0x41, 0x09); // TX Buffer - 24608877 to 24609012
writeRegister(0x44, 0x23); // TX Buffer - 24609021 to 24609159
writeRegister(0x45, 0x01); // TX Buffer - 24609170 to 24609307
writeRegister(0x46, 0x13); // TX Buffer - 24609318 to 24609456
writeRegister(0x04, 0x07); // TX - 24609467 to 24609604
delay(12); // Delay 12176 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24621651 to 24621780
writeRegister(0x00, 0xFF); // CS0 - 24621794 to 24621935
writeRegister(0x01, 0xFF); // CS1 - 24621944 to 24622084
writeRegister(0x0B, 0x1D); // RC Ack Config - 24622099 to 24622240
writeRegister(0x16, 0x10); // FIFO CTRL - 24622249 to 24622386
writeRegister(0x00, 0xFF); // CS0 - 24622397 to 24622536
writeRegister(0x01, 0xFF); // CS1 - 24622550 to 24622688
writeRegister(0x07, 0x1A); // Channel Selection - 24622706 to 24622841
writeRegister(0x0E, 0x5A); // ADDR - 24622856 to 24622991
writeRegister(0x0F, 0x00); // ADDR - 24623005 to 24623139
writeRegister(0x10, 0x5A); // ADDR - 24623153 to 24623288
writeRegister(0x11, 0x5A); // PEER - 24623301 to 24623437
writeRegister(0x12, 0x00); // PEER - 24623450 to 24623584
writeRegister(0x13, 0x5A); // PEER - 24623597 to 24623733
writeRegister(0x04, 0x02); // RX Enable - 24623747 to 24623880
writeRegister(0x02, 0x80); // Int1Msk - 24623894 to 24624027
writeRegister(0x03, 0x00); // Int2Msk - 24624037 to 24624172
writeRegister(0x00, 0xFF); // CS0 - 24624184 to 24624328
writeRegister(0x01, 0xFF); // CS1 - 24624334 to 24624474
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24637554 to 24637687
writeRegister(0x00, 0xFF); // CS0 - 24637700 to 24637844
writeRegister(0x01, 0xFF); // CS1 - 24637850 to 24637990
writeRegister(0x0B, 0x0D); // RC Ack Config - 24638005 to 24638141
writeRegister(0x08, 0x31); // Unknown - 24638154 to 24638289
writeRegister(0x0C, 0x02); // Unknown - 24638302 to 24638435
writeRegister(0x00, 0xFF); // CS0 - 24638450 to 24638594
writeRegister(0x01, 0xFF); // CS1 - 24638600 to 24638740
writeRegister(0x07, 0x1A); // Channel Selection - 24638756 to 24638899
writeRegister(0x0E, 0x5A); // ADDR - 24638906 to 24639045
writeRegister(0x0F, 0x00); // ADDR - 24639059 to 24639193
writeRegister(0x10, 0x5A); // ADDR - 24639203 to 24639341
writeRegister(0x11, 0x5A); // PEER - 24639352 to 24639490
writeRegister(0x12, 0x00); // PEER - 24639504 to 24639637
writeRegister(0x13, 0x5A); // PEER - 24639648 to 24639787
writeRegister(0x14, 0x1F); // TX Length - 24639797 to 24639936
writeRegister(0x02, 0x40); // Int1Msk - 24639950 to 24640083
writeRegister(0x03, 0x00); // Int2Msk - 24640093 to 24640227
writeRegister(0x00, 0xFF); // CS0 - 24640240 to 24640381
writeRegister(0x01, 0xFF); // CS1 - 24640390 to 24640530
writeRegister(0x16, 0xC0); // FIFO CTRL - 24640545 to 24640680
writeRegister(0x40, 0x03); // TX Buffer - 24640694 to 24640827
writeRegister(0x41, 0x09); // TX Buffer - 24640841 to 24640975
writeRegister(0x44, 0x23); // TX Buffer - 24640989 to 24641125
writeRegister(0x45, 0x01); // TX Buffer - 24641137 to 24641273
writeRegister(0x46, 0x13); // TX Buffer - 24641285 to 24641422
writeRegister(0x04, 0x07); // TX - 24641434 to 24641570
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24653615 to 24653748
writeRegister(0x00, 0xFF); // CS0 - 24653759 to 24653898
writeRegister(0x01, 0xFF); // CS1 - 24653912 to 24654050
writeRegister(0x0B, 0x1D); // RC Ack Config - 24654064 to 24654204
writeRegister(0x16, 0x10); // FIFO CTRL - 24654217 to 24654351
writeRegister(0x00, 0xFF); // CS0 - 24654365 to 24654502
writeRegister(0x01, 0xFF); // CS1 - 24654514 to 24654656
writeRegister(0x07, 0x1A); // Channel Selection - 24654670 to 24654805
writeRegister(0x0E, 0x5A); // ADDR - 24654820 to 24654959
writeRegister(0x0F, 0x00); // ADDR - 24654969 to 24655111
writeRegister(0x10, 0x5A); // ADDR - 24655117 to 24655258
writeRegister(0x11, 0x5A); // PEER - 24655266 to 24655404
writeRegister(0x12, 0x00); // PEER - 24655415 to 24655548
writeRegister(0x13, 0x5A); // PEER - 24655562 to 24655705
writeRegister(0x04, 0x02); // RX Enable - 24655711 to 24655844
writeRegister(0x02, 0x80); // Int1Msk - 24655858 to 24655991
writeRegister(0x03, 0x00); // Int2Msk - 24656002 to 24656141
writeRegister(0x00, 0xFF); // CS0 - 24656149 to 24656288
writeRegister(0x01, 0xFF); // CS1 - 24656299 to 24656440
delay(13); // Delay 13372 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24669680 to 24669812
writeRegister(0x00, 0xFF); // CS0 - 24669823 to 24669962
writeRegister(0x01, 0xFF); // CS1 - 24669976 to 24670120
writeRegister(0x0B, 0x0D); // RC Ack Config - 24670127 to 24670267
writeRegister(0x08, 0x31); // Unknown - 24670276 to 24670415
writeRegister(0x0C, 0x02); // Unknown - 24670424 to 24670558
writeRegister(0x00, 0xFF); // CS0 - 24670573 to 24670712
writeRegister(0x01, 0xFF); // CS1 - 24670726 to 24670870
writeRegister(0x07, 0x1A); // Channel Selection - 24670882 to 24671017
writeRegister(0x0E, 0x5A); // ADDR - 24671032 to 24671175
writeRegister(0x0F, 0x00); // ADDR - 24671181 to 24671315
writeRegister(0x10, 0x5A); // ADDR - 24671329 to 24671464
writeRegister(0x11, 0x5A); // PEER - 24671477 to 24671619
writeRegister(0x12, 0x00); // PEER - 24671626 to 24671760
writeRegister(0x13, 0x5A); // PEER - 24671773 to 24671909
writeRegister(0x14, 0x1F); // TX Length - 24671923 to 24672066
writeRegister(0x02, 0x40); // Int1Msk - 24672072 to 24672205
writeRegister(0x03, 0x00); // Int2Msk - 24672219 to 24672352
writeRegister(0x00, 0xFF); // CS0 - 24672366 to 24672502
writeRegister(0x01, 0xFF); // CS1 - 24672516 to 24672656
writeRegister(0x16, 0xC0); // FIFO CTRL - 24672671 to 24672807
writeRegister(0x40, 0x03); // TX Buffer - 24672819 to 24672954
writeRegister(0x41, 0x09); // TX Buffer - 24672963 to 24673105
writeRegister(0x44, 0x23); // TX Buffer - 24673111 to 24673253
writeRegister(0x45, 0x01); // TX Buffer - 24673260 to 24673401
writeRegister(0x46, 0x13); // TX Buffer - 24673408 to 24673550
writeRegister(0x04, 0x07); // TX - 24673557 to 24673698
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24685590 to 24685722
writeRegister(0x00, 0xFF); // CS0 - 24685736 to 24685877
writeRegister(0x01, 0xFF); // CS1 - 24685886 to 24686027
writeRegister(0x0B, 0x1D); // RC Ack Config - 24686041 to 24686180
writeRegister(0x16, 0x10); // FIFO CTRL - 24686191 to 24686328
writeRegister(0x00, 0xFF); // CS0 - 24686339 to 24686478
writeRegister(0x01, 0xFF); // CS1 - 24686492 to 24686630
writeRegister(0x07, 0x1A); // Channel Selection - 24686644 to 24686783
writeRegister(0x0E, 0x5A); // ADDR - 24686797 to 24686933
writeRegister(0x0F, 0x00); // ADDR - 24686947 to 24687081
writeRegister(0x10, 0x5A); // ADDR - 24687095 to 24687229
writeRegister(0x11, 0x5A); // PEER - 24687243 to 24687378
writeRegister(0x12, 0x00); // PEER - 24687392 to 24687525
writeRegister(0x13, 0x5A); // PEER - 24687539 to 24687675
writeRegister(0x04, 0x02); // RX Enable - 24687689 to 24687822
writeRegister(0x02, 0x80); // Int1Msk - 24687832 to 24687973
writeRegister(0x03, 0x00); // Int2Msk - 24687979 to 24688112
writeRegister(0x00, 0xFF); // CS0 - 24688126 to 24688270
writeRegister(0x01, 0xFF); // CS1 - 24688276 to 24688416
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24701645 to 24701778
writeRegister(0x00, 0xFF); // CS0 - 24701791 to 24701935
writeRegister(0x01, 0xFF); // CS1 - 24701941 to 24702081
writeRegister(0x0B, 0x0D); // RC Ack Config - 24702096 to 24702232
writeRegister(0x08, 0x31); // Unknown - 24702245 to 24702380
writeRegister(0x0C, 0x02); // Unknown - 24702393 to 24702526
writeRegister(0x00, 0xFF); // CS0 - 24702541 to 24702685
writeRegister(0x01, 0xFF); // CS1 - 24702691 to 24702831
writeRegister(0x07, 0x1A); // Channel Selection - 24702847 to 24702986
writeRegister(0x0E, 0x5A); // ADDR - 24702997 to 24703136
writeRegister(0x0F, 0x00); // ADDR - 24703150 to 24703284
writeRegister(0x10, 0x5A); // ADDR - 24703294 to 24703432
writeRegister(0x11, 0x5A); // PEER - 24703443 to 24703581
writeRegister(0x12, 0x00); // PEER - 24703595 to 24703728
writeRegister(0x13, 0x5A); // PEER - 24703739 to 24703878
writeRegister(0x14, 0x1F); // TX Length - 24703888 to 24704027
writeRegister(0x02, 0x40); // Int1Msk - 24704041 to 24704174
writeRegister(0x03, 0x00); // Int2Msk - 24704184 to 24704318
writeRegister(0x00, 0xFF); // CS0 - 24704331 to 24704472
writeRegister(0x01, 0xFF); // CS1 - 24704481 to 24704621
writeRegister(0x16, 0xC0); // FIFO CTRL - 24704636 to 24704771
writeRegister(0x40, 0x03); // TX Buffer - 24704785 to 24704918
writeRegister(0x41, 0x09); // TX Buffer - 24704932 to 24705066
writeRegister(0x44, 0x23); // TX Buffer - 24705080 to 24705216
writeRegister(0x45, 0x01); // TX Buffer - 24705228 to 24705364
writeRegister(0x46, 0x13); // TX Buffer - 24705376 to 24705513
writeRegister(0x04, 0x07); // TX - 24705525 to 24705661
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24717558 to 24717691
writeRegister(0x00, 0xFF); // CS0 - 24717701 to 24717842
writeRegister(0x01, 0xFF); // CS1 - 24717855 to 24717999
writeRegister(0x0B, 0x1D); // RC Ack Config - 24718010 to 24718147
writeRegister(0x16, 0x10); // FIFO CTRL - 24718159 to 24718294
writeRegister(0x00, 0xFF); // CS0 - 24718307 to 24718445
writeRegister(0x01, 0xFF); // CS1 - 24718457 to 24718597
writeRegister(0x07, 0x1A); // Channel Selection - 24718613 to 24718748
writeRegister(0x0E, 0x5A); // ADDR - 24718763 to 24718902
writeRegister(0x0F, 0x00); // ADDR - 24718912 to 24719050
writeRegister(0x10, 0x5A); // ADDR - 24719060 to 24719198
writeRegister(0x11, 0x5A); // PEER - 24719209 to 24719347
writeRegister(0x12, 0x00); // PEER - 24719357 to 24719491
writeRegister(0x13, 0x5A); // PEER - 24719504 to 24719644
writeRegister(0x04, 0x02); // RX Enable - 24719654 to 24719787
writeRegister(0x02, 0x80); // Int1Msk - 24719801 to 24719934
writeRegister(0x03, 0x00); // Int2Msk - 24719948 to 24720081
writeRegister(0x00, 0xFF); // CS0 - 24720091 to 24720232
writeRegister(0x01, 0xFF); // CS1 - 24720245 to 24720381
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24733614 to 24733746
writeRegister(0x00, 0xFF); // CS0 - 24733757 to 24733896
writeRegister(0x01, 0xFF); // CS1 - 24733910 to 24734048
writeRegister(0x0B, 0x0D); // RC Ack Config - 24734061 to 24734201
writeRegister(0x08, 0x31); // Unknown - 24734210 to 24734352
writeRegister(0x0C, 0x02); // Unknown - 24734358 to 24734492
writeRegister(0x00, 0xFF); // CS0 - 24734507 to 24734646
writeRegister(0x01, 0xFF); // CS1 - 24734660 to 24734798
writeRegister(0x07, 0x1A); // Channel Selection - 24734816 to 24734951
writeRegister(0x0E, 0x5A); // ADDR - 24734966 to 24735101
writeRegister(0x0F, 0x00); // ADDR - 24735115 to 24735249
writeRegister(0x10, 0x5A); // ADDR - 24735263 to 24735398
writeRegister(0x11, 0x5A); // PEER - 24735411 to 24735547
writeRegister(0x12, 0x00); // PEER - 24735560 to 24735694
writeRegister(0x13, 0x5A); // PEER - 24735707 to 24735843
writeRegister(0x14, 0x1F); // TX Length - 24735857 to 24736000
writeRegister(0x02, 0x40); // Int1Msk - 24736006 to 24736139
writeRegister(0x03, 0x00); // Int2Msk - 24736153 to 24736286
writeRegister(0x00, 0xFF); // CS0 - 24736297 to 24736436
writeRegister(0x01, 0xFF); // CS1 - 24736450 to 24736594
writeRegister(0x16, 0xC0); // FIFO CTRL - 24736601 to 24736740
writeRegister(0x40, 0x03); // TX Buffer - 24736750 to 24736891
writeRegister(0x41, 0x09); // TX Buffer - 24736897 to 24737039
writeRegister(0x44, 0x23); // TX Buffer - 24737045 to 24737187
writeRegister(0x45, 0x01); // TX Buffer - 24737194 to 24737329
writeRegister(0x46, 0x13); // TX Buffer - 24737342 to 24737484
writeRegister(0x04, 0x07); // TX - 24737491 to 24737626
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24749672 to 24749806
writeRegister(0x00, 0xFF); // CS0 - 24749818 to 24749962
writeRegister(0x01, 0xFF); // CS1 - 24749968 to 24750108
writeRegister(0x0B, 0x1D); // RC Ack Config - 24750123 to 24750267
writeRegister(0x16, 0x10); // FIFO CTRL - 24750273 to 24750407
writeRegister(0x00, 0xFF); // CS0 - 24750421 to 24750560
writeRegister(0x01, 0xFF); // CS1 - 24750571 to 24750712
writeRegister(0x07, 0x1A); // Channel Selection - 24750727 to 24750865
writeRegister(0x0E, 0x5A); // ADDR - 24750880 to 24751015
writeRegister(0x0F, 0x00); // ADDR - 24751029 to 24751163
writeRegister(0x10, 0x5A); // ADDR - 24751177 to 24751312
writeRegister(0x11, 0x5A); // PEER - 24751325 to 24751461
writeRegister(0x12, 0x00); // PEER - 24751474 to 24751608
writeRegister(0x13, 0x5A); // PEER - 24751618 to 24751757
writeRegister(0x04, 0x02); // RX Enable - 24751771 to 24751904
writeRegister(0x02, 0x80); // Int1Msk - 24751914 to 24752048
writeRegister(0x03, 0x00); // Int2Msk - 24752061 to 24752195
writeRegister(0x00, 0xFF); // CS0 - 24752208 to 24752346
writeRegister(0x01, 0xFF); // CS1 - 24752358 to 24752498
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24765578 to 24765711
writeRegister(0x00, 0xFF); // CS0 - 24765724 to 24765862
writeRegister(0x01, 0xFF); // CS1 - 24765874 to 24766014
writeRegister(0x0B, 0x0D); // RC Ack Config - 24766025 to 24766165
writeRegister(0x08, 0x31); // Unknown - 24766178 to 24766313
writeRegister(0x0C, 0x02); // Unknown - 24766322 to 24766459
writeRegister(0x00, 0xFF); // CS0 - 24766475 to 24766612
writeRegister(0x01, 0xFF); // CS1 - 24766624 to 24766766
writeRegister(0x07, 0x1A); // Channel Selection - 24766780 to 24766915
writeRegister(0x0E, 0x5A); // ADDR - 24766930 to 24767069
writeRegister(0x0F, 0x00); // ADDR - 24767079 to 24767221
writeRegister(0x10, 0x5A); // ADDR - 24767227 to 24767368
writeRegister(0x11, 0x5A); // PEER - 24767376 to 24767514
writeRegister(0x12, 0x00); // PEER - 24767525 to 24767658
writeRegister(0x13, 0x5A); // PEER - 24767672 to 24767815
writeRegister(0x14, 0x1F); // TX Length - 24767821 to 24767960
writeRegister(0x02, 0x40); // Int1Msk - 24767971 to 24768104
writeRegister(0x03, 0x00); // Int2Msk - 24768117 to 24768251
writeRegister(0x00, 0xFF); // CS0 - 24768264 to 24768402
writeRegister(0x01, 0xFF); // CS1 - 24768414 to 24768554
writeRegister(0x16, 0xC0); // FIFO CTRL - 24768569 to 24768704
writeRegister(0x40, 0x03); // TX Buffer - 24768718 to 24768851
writeRegister(0x41, 0x09); // TX Buffer - 24768862 to 24768999
writeRegister(0x44, 0x23); // TX Buffer - 24769010 to 24769149
writeRegister(0x45, 0x01); // TX Buffer - 24769158 to 24769300
writeRegister(0x46, 0x13); // TX Buffer - 24769306 to 24769446
writeRegister(0x04, 0x07); // TX - 24769455 to 24769597
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24781636 to 24781769
writeRegister(0x00, 0xFF); // CS0 - 24781783 to 24781922
writeRegister(0x01, 0xFF); // CS1 - 24781932 to 24782074
writeRegister(0x0B, 0x1D); // RC Ack Config - 24782088 to 24782228
writeRegister(0x16, 0x10); // FIFO CTRL - 24782237 to 24782375
writeRegister(0x00, 0xFF); // CS0 - 24782385 to 24782526
writeRegister(0x01, 0xFF); // CS1 - 24782538 to 24782675
writeRegister(0x07, 0x1A); // Channel Selection - 24782691 to 24782829
writeRegister(0x0E, 0x5A); // ADDR - 24782844 to 24782980
writeRegister(0x0F, 0x00); // ADDR - 24782993 to 24783128
writeRegister(0x10, 0x5A); // ADDR - 24783141 to 24783276
writeRegister(0x11, 0x5A); // PEER - 24783290 to 24783425
writeRegister(0x12, 0x00); // PEER - 24783439 to 24783572
writeRegister(0x13, 0x5A); // PEER - 24783586 to 24783721
writeRegister(0x04, 0x02); // RX Enable - 24783735 to 24783868
writeRegister(0x02, 0x80); // Int1Msk - 24783882 to 24784015
writeRegister(0x03, 0x00); // Int2Msk - 24784026 to 24784159
writeRegister(0x00, 0xFF); // CS0 - 24784173 to 24784316
writeRegister(0x01, 0xFF); // CS1 - 24784323 to 24784464
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24797691 to 24797824
writeRegister(0x00, 0xFF); // CS0 - 24797838 to 24797982
writeRegister(0x01, 0xFF); // CS1 - 24797988 to 24798129
writeRegister(0x0B, 0x0D); // RC Ack Config - 24798142 to 24798277
writeRegister(0x08, 0x31); // Unknown - 24798291 to 24798425
writeRegister(0x0C, 0x02); // Unknown - 24798439 to 24798573
writeRegister(0x00, 0xFF); // CS0 - 24798588 to 24798732
writeRegister(0x01, 0xFF); // CS1 - 24798738 to 24798878
writeRegister(0x07, 0x1A); // Channel Selection - 24798894 to 24799032
writeRegister(0x0E, 0x5A); // ADDR - 24799043 to 24799184
writeRegister(0x0F, 0x00); // ADDR - 24799196 to 24799330
writeRegister(0x10, 0x5A); // ADDR - 24799344 to 24799479
writeRegister(0x11, 0x5A); // PEER - 24799493 to 24799628
writeRegister(0x12, 0x00); // PEER - 24799642 to 24799775
writeRegister(0x13, 0x5A); // PEER - 24799785 to 24799924
writeRegister(0x14, 0x1F); // TX Length - 24799938 to 24800075
writeRegister(0x02, 0x40); // Int1Msk - 24800087 to 24800221
writeRegister(0x03, 0x00); // Int2Msk - 24800231 to 24800364
writeRegister(0x00, 0xFF); // CS0 - 24800378 to 24800519
writeRegister(0x01, 0xFF); // CS1 - 24800528 to 24800669
writeRegister(0x16, 0xC0); // FIFO CTRL - 24800683 to 24800817
writeRegister(0x40, 0x03); // TX Buffer - 24800831 to 24800966
writeRegister(0x41, 0x09); // TX Buffer - 24800979 to 24801114
writeRegister(0x44, 0x23); // TX Buffer - 24801127 to 24801261
writeRegister(0x45, 0x01); // TX Buffer - 24801275 to 24801409
writeRegister(0x46, 0x13); // TX Buffer - 24801423 to 24801558
writeRegister(0x04, 0x07); // TX - 24801572 to 24801706
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24813605 to 24813738
writeRegister(0x00, 0xFF); // CS0 - 24813748 to 24813887
writeRegister(0x01, 0xFF); // CS1 - 24813901 to 24814045
writeRegister(0x0B, 0x1D); // RC Ack Config - 24814057 to 24814192
writeRegister(0x16, 0x10); // FIFO CTRL - 24814206 to 24814340
writeRegister(0x00, 0xFF); // CS0 - 24814354 to 24814490
writeRegister(0x01, 0xFF); // CS1 - 24814504 to 24814645
writeRegister(0x07, 0x1A); // Channel Selection - 24814660 to 24814795
writeRegister(0x0E, 0x5A); // ADDR - 24814809 to 24814948
writeRegister(0x0F, 0x00); // ADDR - 24814959 to 24815096
writeRegister(0x10, 0x5A); // ADDR - 24815107 to 24815245
writeRegister(0x11, 0x5A); // PEER - 24815255 to 24815394
writeRegister(0x12, 0x00); // PEER - 24815404 to 24815537
writeRegister(0x13, 0x5A); // PEER - 24815551 to 24815690
writeRegister(0x04, 0x02); // RX Enable - 24815700 to 24815834
writeRegister(0x02, 0x80); // Int1Msk - 24815847 to 24815981
writeRegister(0x03, 0x00); // Int2Msk - 24815994 to 24816128
writeRegister(0x00, 0xFF); // CS0 - 24816138 to 24816279
writeRegister(0x01, 0xFF); // CS1 - 24816291 to 24816429
delay(13); // Delay 13364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24829660 to 24829793
writeRegister(0x00, 0xFF); // CS0 - 24829803 to 24829944
writeRegister(0x01, 0xFF); // CS1 - 24829957 to 24830101
writeRegister(0x0B, 0x0D); // RC Ack Config - 24830108 to 24830246
writeRegister(0x08, 0x31); // Unknown - 24830256 to 24830398
writeRegister(0x0C, 0x02); // Unknown - 24830404 to 24830538
writeRegister(0x00, 0xFF); // CS0 - 24830553 to 24830694
writeRegister(0x01, 0xFF); // CS1 - 24830707 to 24830851
writeRegister(0x07, 0x1A); // Channel Selection - 24830862 to 24830998
writeRegister(0x0E, 0x5A); // ADDR - 24831012 to 24831148
writeRegister(0x0F, 0x00); // ADDR - 24831162 to 24831296
writeRegister(0x10, 0x5A); // ADDR - 24831310 to 24831444
writeRegister(0x11, 0x5A); // PEER - 24831458 to 24831593
writeRegister(0x12, 0x00); // PEER - 24831607 to 24831740
writeRegister(0x13, 0x5A); // PEER - 24831754 to 24831890
writeRegister(0x14, 0x1F); // TX Length - 24831903 to 24832046
writeRegister(0x02, 0x40); // Int1Msk - 24832053 to 24832186
writeRegister(0x03, 0x00); // Int2Msk - 24832200 to 24832333
writeRegister(0x00, 0xFF); // CS0 - 24832347 to 24832484
writeRegister(0x01, 0xFF); // CS1 - 24832497 to 24832638
writeRegister(0x16, 0xC0); // FIFO CTRL - 24832651 to 24832786
writeRegister(0x40, 0x03); // TX Buffer - 24832800 to 24832935
writeRegister(0x41, 0x09); // TX Buffer - 24832944 to 24833086
writeRegister(0x44, 0x23); // TX Buffer - 24833092 to 24833234
writeRegister(0x45, 0x01); // TX Buffer - 24833240 to 24833376
writeRegister(0x46, 0x13); // TX Buffer - 24833388 to 24833531
writeRegister(0x04, 0x07); // TX - 24833537 to 24833671
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24845570 to 24845703
writeRegister(0x00, 0xFF); // CS0 - 24845717 to 24845860
writeRegister(0x01, 0xFF); // CS1 - 24845867 to 24846008
writeRegister(0x0B, 0x1D); // RC Ack Config - 24846022 to 24846165
writeRegister(0x16, 0x10); // FIFO CTRL - 24846171 to 24846313
writeRegister(0x00, 0xFF); // CS0 - 24846319 to 24846460
writeRegister(0x01, 0xFF); // CS1 - 24846469 to 24846609
writeRegister(0x07, 0x1A); // Channel Selection - 24846625 to 24846765
writeRegister(0x0E, 0x5A); // ADDR - 24846778 to 24846914
writeRegister(0x0F, 0x00); // ADDR - 24846927 to 24847062
writeRegister(0x10, 0x5A); // ADDR - 24847075 to 24847210
writeRegister(0x11, 0x5A); // PEER - 24847224 to 24847359
writeRegister(0x12, 0x00); // PEER - 24847373 to 24847506
writeRegister(0x13, 0x5A); // PEER - 24847520 to 24847655
writeRegister(0x04, 0x02); // RX Enable - 24847669 to 24847802
writeRegister(0x02, 0x80); // Int1Msk - 24847813 to 24847946
writeRegister(0x03, 0x00); // Int2Msk - 24847960 to 24848093
writeRegister(0x00, 0xFF); // CS0 - 24848107 to 24848244
writeRegister(0x01, 0xFF); // CS1 - 24848257 to 24848398
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24861626 to 24861758
writeRegister(0x00, 0xFF); // CS0 - 24861772 to 24861916
writeRegister(0x01, 0xFF); // CS1 - 24861922 to 24862063
writeRegister(0x0B, 0x0D); // RC Ack Config - 24862076 to 24862211
writeRegister(0x08, 0x31); // Unknown - 24862225 to 24862359
writeRegister(0x0C, 0x02); // Unknown - 24862373 to 24862507
writeRegister(0x00, 0xFF); // CS0 - 24862522 to 24862666
writeRegister(0x01, 0xFF); // CS1 - 24862672 to 24862812
writeRegister(0x07, 0x1A); // Channel Selection - 24862828 to 24862969
writeRegister(0x0E, 0x5A); // ADDR - 24862977 to 24863118
writeRegister(0x0F, 0x00); // ADDR - 24863130 to 24863266
writeRegister(0x10, 0x5A); // ADDR - 24863275 to 24863413
writeRegister(0x11, 0x5A); // PEER - 24863423 to 24863562
writeRegister(0x12, 0x00); // PEER - 24863576 to 24863709
writeRegister(0x13, 0x5A); // PEER - 24863719 to 24863858
writeRegister(0x14, 0x1F); // TX Length - 24863869 to 24864009
writeRegister(0x02, 0x40); // Int1Msk - 24864021 to 24864155
writeRegister(0x03, 0x00); // Int2Msk - 24864165 to 24864298
writeRegister(0x00, 0xFF); // CS0 - 24864312 to 24864453
writeRegister(0x01, 0xFF); // CS1 - 24864462 to 24864603
writeRegister(0x16, 0xC0); // FIFO CTRL - 24864617 to 24864751
writeRegister(0x40, 0x03); // TX Buffer - 24864765 to 24864900
writeRegister(0x41, 0x09); // TX Buffer - 24864913 to 24865048
writeRegister(0x44, 0x23); // TX Buffer - 24865061 to 24865195
writeRegister(0x45, 0x01); // TX Buffer - 24865209 to 24865343
writeRegister(0x46, 0x13); // TX Buffer - 24865357 to 24865492
writeRegister(0x04, 0x07); // TX - 24865506 to 24865640
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24877687 to 24877820
writeRegister(0x00, 0xFF); // CS0 - 24877830 to 24877971
writeRegister(0x01, 0xFF); // CS1 - 24877983 to 24878120
writeRegister(0x0B, 0x1D); // RC Ack Config - 24878135 to 24878274
writeRegister(0x16, 0x10); // FIFO CTRL - 24878288 to 24878422
writeRegister(0x00, 0xFF); // CS0 - 24878436 to 24878572
writeRegister(0x01, 0xFF); // CS1 - 24878586 to 24878726
writeRegister(0x07, 0x1A); // Channel Selection - 24878742 to 24878877
writeRegister(0x0E, 0x5A); // ADDR - 24878891 to 24879031
writeRegister(0x0F, 0x00); // ADDR - 24879041 to 24879183
writeRegister(0x10, 0x5A); // ADDR - 24879189 to 24879330
writeRegister(0x11, 0x5A); // PEER - 24879337 to 24879476
writeRegister(0x12, 0x00); // PEER - 24879486 to 24879619
writeRegister(0x13, 0x5A); // PEER - 24879633 to 24879775
writeRegister(0x04, 0x02); // RX Enable - 24879783 to 24879916
writeRegister(0x02, 0x80); // Int1Msk - 24879930 to 24880063
writeRegister(0x03, 0x00); // Int2Msk - 24880073 to 24880214
writeRegister(0x00, 0xFF); // CS0 - 24880220 to 24880361
writeRegister(0x01, 0xFF); // CS1 - 24880370 to 24880510
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24893590 to 24893723
writeRegister(0x00, 0xFF); // CS0 - 24893736 to 24893877
writeRegister(0x01, 0xFF); // CS1 - 24893886 to 24894026
writeRegister(0x0B, 0x0D); // RC Ack Config - 24894041 to 24894177
writeRegister(0x08, 0x31); // Unknown - 24894190 to 24894325
writeRegister(0x0C, 0x02); // Unknown - 24894337 to 24894471
writeRegister(0x00, 0xFF); // CS0 - 24894486 to 24894627
writeRegister(0x01, 0xFF); // CS1 - 24894636 to 24894776
writeRegister(0x07, 0x1A); // Channel Selection - 24894792 to 24894931
writeRegister(0x0E, 0x5A); // ADDR - 24894945 to 24895081
writeRegister(0x0F, 0x00); // ADDR - 24895095 to 24895229
writeRegister(0x10, 0x5A); // ADDR - 24895243 to 24895377
writeRegister(0x11, 0x5A); // PEER - 24895391 to 24895526
writeRegister(0x12, 0x00); // PEER - 24895540 to 24895673
writeRegister(0x13, 0x5A); // PEER - 24895684 to 24895823
writeRegister(0x14, 0x1F); // TX Length - 24895836 to 24895972
writeRegister(0x02, 0x40); // Int1Msk - 24895986 to 24896119
writeRegister(0x03, 0x00); // Int2Msk - 24896133 to 24896266
writeRegister(0x00, 0xFF); // CS0 - 24896276 to 24896417
writeRegister(0x01, 0xFF); // CS1 - 24896430 to 24896566
writeRegister(0x16, 0xC0); // FIFO CTRL - 24896581 to 24896719
writeRegister(0x40, 0x03); // TX Buffer - 24896729 to 24896863
writeRegister(0x41, 0x09); // TX Buffer - 24896877 to 24897011
writeRegister(0x44, 0x23); // TX Buffer - 24897025 to 24897161
writeRegister(0x45, 0x01); // TX Buffer - 24897173 to 24897309
writeRegister(0x46, 0x13); // TX Buffer - 24897321 to 24897458
writeRegister(0x04, 0x07); // TX - 24897470 to 24897604
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24909651 to 24909784
writeRegister(0x00, 0xFF); // CS0 - 24909798 to 24909935
writeRegister(0x01, 0xFF); // CS1 - 24909948 to 24910089
writeRegister(0x0B, 0x1D); // RC Ack Config - 24910103 to 24910240
writeRegister(0x16, 0x10); // FIFO CTRL - 24910252 to 24910387
writeRegister(0x00, 0xFF); // CS0 - 24910400 to 24910538
writeRegister(0x01, 0xFF); // CS1 - 24910550 to 24910690
writeRegister(0x07, 0x1A); // Channel Selection - 24910706 to 24910841
writeRegister(0x0E, 0x5A); // ADDR - 24910856 to 24910995
writeRegister(0x0F, 0x00); // ADDR - 24911005 to 24911143
writeRegister(0x10, 0x5A); // ADDR - 24911153 to 24911291
writeRegister(0x11, 0x5A); // PEER - 24911302 to 24911440
writeRegister(0x12, 0x00); // PEER - 24911451 to 24911590
writeRegister(0x13, 0x5A); // PEER - 24911598 to 24911737
writeRegister(0x04, 0x02); // RX Enable - 24911747 to 24911880
writeRegister(0x02, 0x80); // Int1Msk - 24911894 to 24912027
writeRegister(0x03, 0x00); // Int2Msk - 24912041 to 24912174
writeRegister(0x00, 0xFF); // CS0 - 24912185 to 24912324
writeRegister(0x01, 0xFF); // CS1 - 24912338 to 24912482
delay(13); // Delay 13359 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24925707 to 24925841
writeRegister(0x00, 0xFF); // CS0 - 24925850 to 24925989
writeRegister(0x01, 0xFF); // CS1 - 24926003 to 24926147
writeRegister(0x0B, 0x0D); // RC Ack Config - 24926154 to 24926294
writeRegister(0x08, 0x31); // Unknown - 24926303 to 24926442
writeRegister(0x0C, 0x02); // Unknown - 24926451 to 24926585
writeRegister(0x00, 0xFF); // CS0 - 24926600 to 24926741
writeRegister(0x01, 0xFF); // CS1 - 24926753 to 24926897
writeRegister(0x07, 0x1A); // Channel Selection - 24926909 to 24927044
writeRegister(0x0E, 0x5A); // ADDR - 24927059 to 24927202
writeRegister(0x0F, 0x00); // ADDR - 24927208 to 24927342
writeRegister(0x10, 0x5A); // ADDR - 24927356 to 24927491
writeRegister(0x11, 0x5A); // PEER - 24927505 to 24927646
writeRegister(0x12, 0x00); // PEER - 24927653 to 24927787
writeRegister(0x13, 0x5A); // PEER - 24927800 to 24927936
writeRegister(0x14, 0x1F); // TX Length - 24927950 to 24928093
writeRegister(0x02, 0x40); // Int1Msk - 24928099 to 24928234
writeRegister(0x03, 0x00); // Int2Msk - 24928246 to 24928381
writeRegister(0x00, 0xFF); // CS0 - 24928393 to 24928529
writeRegister(0x01, 0xFF); // CS1 - 24928543 to 24928683
writeRegister(0x16, 0xC0); // FIFO CTRL - 24928698 to 24928833
writeRegister(0x40, 0x03); // TX Buffer - 24928846 to 24928980
writeRegister(0x41, 0x09); // TX Buffer - 24928990 to 24929132
writeRegister(0x44, 0x23); // TX Buffer - 24929138 to 24929281
writeRegister(0x45, 0x01); // TX Buffer - 24929287 to 24929429
writeRegister(0x46, 0x13); // TX Buffer - 24929435 to 24929577
writeRegister(0x04, 0x07); // TX - 24929584 to 24929725
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24941617 to 24941749
writeRegister(0x00, 0xFF); // CS0 - 24941763 to 24941904
writeRegister(0x01, 0xFF); // CS1 - 24941913 to 24942053
writeRegister(0x0B, 0x1D); // RC Ack Config - 24942068 to 24942207
writeRegister(0x16, 0x10); // FIFO CTRL - 24942218 to 24942355
writeRegister(0x00, 0xFF); // CS0 - 24942366 to 24942505
writeRegister(0x01, 0xFF); // CS1 - 24942519 to 24942657
writeRegister(0x07, 0x1A); // Channel Selection - 24942671 to 24942810
writeRegister(0x0E, 0x5A); // ADDR - 24942825 to 24942960
writeRegister(0x0F, 0x00); // ADDR - 24942974 to 24943108
writeRegister(0x10, 0x5A); // ADDR - 24943122 to 24943257
writeRegister(0x11, 0x5A); // PEER - 24943270 to 24943406
writeRegister(0x12, 0x00); // PEER - 24943419 to 24943554
writeRegister(0x13, 0x5A); // PEER - 24943566 to 24943702
writeRegister(0x04, 0x02); // RX Enable - 24943716 to 24943849
writeRegister(0x02, 0x80); // Int1Msk - 24943859 to 24944000
writeRegister(0x03, 0x00); // Int2Msk - 24944006 to 24944141
writeRegister(0x00, 0xFF); // CS0 - 24944153 to 24944297
writeRegister(0x01, 0xFF); // CS1 - 24944303 to 24944443
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24957672 to 24957805
writeRegister(0x00, 0xFF); // CS0 - 24957819 to 24957962
writeRegister(0x01, 0xFF); // CS1 - 24957968 to 24958110
writeRegister(0x0B, 0x0D); // RC Ack Config - 24958123 to 24958259
writeRegister(0x08, 0x31); // Unknown - 24958272 to 24958407
writeRegister(0x0C, 0x02); // Unknown - 24958420 to 24958553
writeRegister(0x00, 0xFF); // CS0 - 24958569 to 24958712
writeRegister(0x01, 0xFF); // CS1 - 24958719 to 24958860
writeRegister(0x07, 0x1A); // Channel Selection - 24958874 to 24959013
writeRegister(0x0E, 0x5A); // ADDR - 24959024 to 24959163
writeRegister(0x0F, 0x00); // ADDR - 24959177 to 24959311
writeRegister(0x10, 0x5A); // ADDR - 24959321 to 24959461
writeRegister(0x11, 0x5A); // PEER - 24959470 to 24959608
writeRegister(0x12, 0x00); // PEER - 24959622 to 24959755
writeRegister(0x13, 0x5A); // PEER - 24959766 to 24959905
writeRegister(0x14, 0x1F); // TX Length - 24959915 to 24960054
writeRegister(0x02, 0x40); // Int1Msk - 24960068 to 24960201
writeRegister(0x03, 0x00); // Int2Msk - 24960212 to 24960345
writeRegister(0x00, 0xFF); // CS0 - 24960359 to 24960498
writeRegister(0x01, 0xFF); // CS1 - 24960508 to 24960650
writeRegister(0x16, 0xC0); // FIFO CTRL - 24960663 to 24960798
writeRegister(0x40, 0x03); // TX Buffer - 24960812 to 24960945
writeRegister(0x41, 0x09); // TX Buffer - 24960959 to 24961093
writeRegister(0x44, 0x23); // TX Buffer - 24961107 to 24961243
writeRegister(0x45, 0x01); // TX Buffer - 24961256 to 24961391
writeRegister(0x46, 0x13); // TX Buffer - 24961404 to 24961540
writeRegister(0x04, 0x07); // TX - 24961552 to 24961688
delay(12); // Delay 12040 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24973595 to 24973728
writeRegister(0x00, 0xFF); // CS0 - 24973742 to 24973885
writeRegister(0x01, 0xFF); // CS1 - 24973892 to 24974033
writeRegister(0x0B, 0x1D); // RC Ack Config - 24974047 to 24974190
writeRegister(0x16, 0x10); // FIFO CTRL - 24974196 to 24974332
writeRegister(0x00, 0xFF); // CS0 - 24974344 to 24974485
writeRegister(0x01, 0xFF); // CS1 - 24974494 to 24974634
writeRegister(0x07, 0x1A); // Channel Selection - 24974650 to 24974790
writeRegister(0x0E, 0x5A); // ADDR - 24974803 to 24974939
writeRegister(0x0F, 0x00); // ADDR - 24974952 to 24975087
writeRegister(0x10, 0x5A); // ADDR - 24975100 to 24975235
writeRegister(0x11, 0x5A); // PEER - 24975249 to 24975384
writeRegister(0x12, 0x00); // PEER - 24975398 to 24975531
writeRegister(0x13, 0x5A); // PEER - 24975541 to 24975680
writeRegister(0x04, 0x02); // RX Enable - 24975694 to 24975827
writeRegister(0x02, 0x80); // Int1Msk - 24975838 to 24975971
writeRegister(0x03, 0x00); // Int2Msk - 24975985 to 24976118
writeRegister(0x00, 0xFF); // CS0 - 24976132 to 24976269
writeRegister(0x01, 0xFF); // CS1 - 24976282 to 24976423
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 24989651 to 24989783
writeRegister(0x00, 0xFF); // CS0 - 24989797 to 24989933
writeRegister(0x01, 0xFF); // CS1 - 24989947 to 24990087
writeRegister(0x0B, 0x0D); // RC Ack Config - 24990101 to 24990236
writeRegister(0x08, 0x31); // Unknown - 24990250 to 24990384
writeRegister(0x0C, 0x02); // Unknown - 24990398 to 24990532
writeRegister(0x00, 0xFF); // CS0 - 24990547 to 24990683
writeRegister(0x01, 0xFF); // CS1 - 24990697 to 24990837
writeRegister(0x07, 0x1A); // Channel Selection - 24990853 to 24990988
writeRegister(0x0E, 0x5A); // ADDR - 24991002 to 24991142
writeRegister(0x0F, 0x00); // ADDR - 24991152 to 24991291
writeRegister(0x10, 0x5A); // ADDR - 24991300 to 24991438
writeRegister(0x11, 0x5A); // PEER - 24991448 to 24991587
writeRegister(0x12, 0x00); // PEER - 24991597 to 24991738
writeRegister(0x13, 0x5A); // PEER - 24991744 to 24991883
writeRegister(0x14, 0x1F); // TX Length - 24991894 to 24992034
writeRegister(0x02, 0x40); // Int1Msk - 24992046 to 24992180
writeRegister(0x03, 0x00); // Int2Msk - 24992190 to 24992323
writeRegister(0x00, 0xFF); // CS0 - 24992337 to 24992481
writeRegister(0x01, 0xFF); // CS1 - 24992487 to 24992627
writeRegister(0x16, 0xC0); // FIFO CTRL - 24992642 to 24992776
writeRegister(0x40, 0x03); // TX Buffer - 24992790 to 24992925
writeRegister(0x41, 0x09); // TX Buffer - 24992938 to 24993073
writeRegister(0x44, 0x23); // TX Buffer - 24993086 to 24993220
writeRegister(0x45, 0x01); // TX Buffer - 24993234 to 24993368
writeRegister(0x46, 0x13); // TX Buffer - 24993379 to 24993517
writeRegister(0x04, 0x07); // TX - 24993531 to 24993665
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25005712 to 25005845
writeRegister(0x00, 0xFF); // CS0 - 25005855 to 25005996
writeRegister(0x01, 0xFF); // CS1 - 25006008 to 25006145
writeRegister(0x0B, 0x1D); // RC Ack Config - 25006160 to 25006299
writeRegister(0x16, 0x10); // FIFO CTRL - 25006313 to 25006447
writeRegister(0x00, 0xFF); // CS0 - 25006458 to 25006597
writeRegister(0x01, 0xFF); // CS1 - 25006611 to 25006755
writeRegister(0x07, 0x1A); // Channel Selection - 25006767 to 25006902
writeRegister(0x0E, 0x5A); // ADDR - 25006917 to 25007056
writeRegister(0x0F, 0x00); // ADDR - 25007066 to 25007200
writeRegister(0x10, 0x5A); // ADDR - 25007214 to 25007349
writeRegister(0x11, 0x5A); // PEER - 25007362 to 25007501
writeRegister(0x12, 0x00); // PEER - 25007511 to 25007646
writeRegister(0x13, 0x5A); // PEER - 25007658 to 25007794
writeRegister(0x04, 0x02); // RX Enable - 25007808 to 25007941
writeRegister(0x02, 0x80); // Int1Msk - 25007955 to 25008088
writeRegister(0x03, 0x00); // Int2Msk - 25008098 to 25008231
writeRegister(0x00, 0xFF); // CS0 - 25008245 to 25008386
writeRegister(0x01, 0xFF); // CS1 - 25008395 to 25008535
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25021615 to 25021748
writeRegister(0x00, 0xFF); // CS0 - 25021761 to 25021902
writeRegister(0x01, 0xFF); // CS1 - 25021911 to 25022051
writeRegister(0x0B, 0x0D); // RC Ack Config - 25022066 to 25022202
writeRegister(0x08, 0x31); // Unknown - 25022215 to 25022350
writeRegister(0x0C, 0x02); // Unknown - 25022363 to 25022496
writeRegister(0x00, 0xFF); // CS0 - 25022511 to 25022652
writeRegister(0x01, 0xFF); // CS1 - 25022661 to 25022801
writeRegister(0x07, 0x1A); // Channel Selection - 25022817 to 25022956
writeRegister(0x0E, 0x5A); // ADDR - 25022967 to 25023106
writeRegister(0x0F, 0x00); // ADDR - 25023120 to 25023254
writeRegister(0x10, 0x5A); // ADDR - 25023268 to 25023402
writeRegister(0x11, 0x5A); // PEER - 25023416 to 25023551
writeRegister(0x12, 0x00); // PEER - 25023565 to 25023698
writeRegister(0x13, 0x5A); // PEER - 25023709 to 25023848
writeRegister(0x14, 0x1F); // TX Length - 25023861 to 25023997
writeRegister(0x02, 0x40); // Int1Msk - 25024011 to 25024144
writeRegister(0x03, 0x00); // Int2Msk - 25024154 to 25024294
writeRegister(0x00, 0xFF); // CS0 - 25024301 to 25024442
writeRegister(0x01, 0xFF); // CS1 - 25024451 to 25024591
writeRegister(0x16, 0xC0); // FIFO CTRL - 25024606 to 25024747
writeRegister(0x40, 0x03); // TX Buffer - 25024755 to 25024888
writeRegister(0x41, 0x09); // TX Buffer - 25024902 to 25025036
writeRegister(0x44, 0x23); // TX Buffer - 25025050 to 25025186
writeRegister(0x45, 0x01); // TX Buffer - 25025198 to 25025334
writeRegister(0x46, 0x13); // TX Buffer - 25025346 to 25025483
writeRegister(0x04, 0x07); // TX - 25025495 to 25025631
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25037676 to 25037809
writeRegister(0x00, 0xFF); // CS0 - 25037819 to 25037959
writeRegister(0x01, 0xFF); // CS1 - 25037973 to 25038117
writeRegister(0x0B, 0x1D); // RC Ack Config - 25038128 to 25038265
writeRegister(0x16, 0x10); // FIFO CTRL - 25038278 to 25038412
writeRegister(0x00, 0xFF); // CS0 - 25038425 to 25038563
writeRegister(0x01, 0xFF); // CS1 - 25038575 to 25038715
writeRegister(0x07, 0x1A); // Channel Selection - 25038731 to 25038866
writeRegister(0x0E, 0x5A); // ADDR - 25038881 to 25039020
writeRegister(0x0F, 0x00); // ADDR - 25039030 to 25039168
writeRegister(0x10, 0x5A); // ADDR - 25039178 to 25039316
writeRegister(0x11, 0x5A); // PEER - 25039327 to 25039465
writeRegister(0x12, 0x00); // PEER - 25039476 to 25039609
writeRegister(0x13, 0x5A); // PEER - 25039623 to 25039762
writeRegister(0x04, 0x02); // RX Enable - 25039772 to 25039905
writeRegister(0x02, 0x80); // Int1Msk - 25039919 to 25040052
writeRegister(0x03, 0x00); // Int2Msk - 25040066 to 25040199
writeRegister(0x00, 0xFF); // CS0 - 25040210 to 25040349
writeRegister(0x01, 0xFF); // CS1 - 25040363 to 25040501
delay(13); // Delay 13214 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25053583 to 25053715
writeRegister(0x00, 0xFF); // CS0 - 25053726 to 25053865
writeRegister(0x01, 0xFF); // CS1 - 25053879 to 25054017
writeRegister(0x0B, 0x0D); // RC Ack Config - 25054030 to 25054173
writeRegister(0x08, 0x31); // Unknown - 25054179 to 25054313
writeRegister(0x0C, 0x02); // Unknown - 25054327 to 25054461
writeRegister(0x00, 0xFF); // CS0 - 25054476 to 25054615
writeRegister(0x01, 0xFF); // CS1 - 25054629 to 25054767
writeRegister(0x07, 0x1A); // Channel Selection - 25054781 to 25054920
writeRegister(0x0E, 0x5A); // ADDR - 25054935 to 25055070
writeRegister(0x0F, 0x00); // ADDR - 25055084 to 25055218
writeRegister(0x10, 0x5A); // ADDR - 25055232 to 25055367
writeRegister(0x11, 0x5A); // PEER - 25055380 to 25055516
writeRegister(0x12, 0x00); // PEER - 25055529 to 25055663
writeRegister(0x13, 0x5A); // PEER - 25055676 to 25055812
writeRegister(0x14, 0x1F); // TX Length - 25055826 to 25055961
writeRegister(0x02, 0x40); // Int1Msk - 25055975 to 25056108
writeRegister(0x03, 0x00); // Int2Msk - 25056122 to 25056255
writeRegister(0x00, 0xFF); // CS0 - 25056266 to 25056405
writeRegister(0x01, 0xFF); // CS1 - 25056419 to 25056563
writeRegister(0x16, 0xC0); // FIFO CTRL - 25056570 to 25056710
writeRegister(0x40, 0x03); // TX Buffer - 25056719 to 25056860
writeRegister(0x41, 0x09); // TX Buffer - 25056866 to 25057002
writeRegister(0x44, 0x23); // TX Buffer - 25057014 to 25057150
writeRegister(0x45, 0x01); // TX Buffer - 25057163 to 25057298
writeRegister(0x46, 0x13); // TX Buffer - 25057311 to 25057447
writeRegister(0x04, 0x07); // TX - 25057460 to 25057595
delay(12); // Delay 12185 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25069647 to 25069780
writeRegister(0x00, 0xFF); // CS0 - 25069790 to 25069931
writeRegister(0x01, 0xFF); // CS1 - 25069943 to 25070081
writeRegister(0x0B, 0x1D); // RC Ack Config - 25070095 to 25070234
writeRegister(0x16, 0x10); // FIFO CTRL - 25070248 to 25070382
writeRegister(0x00, 0xFF); // CS0 - 25070396 to 25070532
writeRegister(0x01, 0xFF); // CS1 - 25070546 to 25070687
writeRegister(0x07, 0x1A); // Channel Selection - 25070702 to 25070837
writeRegister(0x0E, 0x5A); // ADDR - 25070851 to 25070990
writeRegister(0x0F, 0x00); // ADDR - 25071001 to 25071141
writeRegister(0x10, 0x5A); // ADDR - 25071149 to 25071291
writeRegister(0x11, 0x5A); // PEER - 25071297 to 25071436
writeRegister(0x12, 0x00); // PEER - 25071446 to 25071579
writeRegister(0x13, 0x5A); // PEER - 25071593 to 25071735
writeRegister(0x04, 0x02); // RX Enable - 25071742 to 25071876
writeRegister(0x02, 0x80); // Int1Msk - 25071889 to 25072023
writeRegister(0x03, 0x00); // Int2Msk - 25072033 to 25072174
writeRegister(0x00, 0xFF); // CS0 - 25072180 to 25072321
writeRegister(0x01, 0xFF); // CS1 - 25072330 to 25072471
delay(13); // Delay 13364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25085702 to 25085835
writeRegister(0x00, 0xFF); // CS0 - 25085845 to 25085986
writeRegister(0x01, 0xFF); // CS1 - 25085999 to 25086135
writeRegister(0x0B, 0x0D); // RC Ack Config - 25086150 to 25086292
writeRegister(0x08, 0x31); // Unknown - 25086298 to 25086434
writeRegister(0x0C, 0x02); // Unknown - 25086446 to 25086580
writeRegister(0x00, 0xFF); // CS0 - 25086595 to 25086736
writeRegister(0x01, 0xFF); // CS1 - 25086749 to 25086885
writeRegister(0x07, 0x1A); // Channel Selection - 25086901 to 25087040
writeRegister(0x0E, 0x5A); // ADDR - 25087054 to 25087190
writeRegister(0x0F, 0x00); // ADDR - 25087204 to 25087338
writeRegister(0x10, 0x5A); // ADDR - 25087352 to 25087486
writeRegister(0x11, 0x5A); // PEER - 25087500 to 25087635
writeRegister(0x12, 0x00); // PEER - 25087649 to 25087782
writeRegister(0x13, 0x5A); // PEER - 25087796 to 25087932
writeRegister(0x14, 0x1F); // TX Length - 25087945 to 25088082
writeRegister(0x02, 0x40); // Int1Msk - 25088095 to 25088228
writeRegister(0x03, 0x00); // Int2Msk - 25088242 to 25088375
writeRegister(0x00, 0xFF); // CS0 - 25088385 to 25088526
writeRegister(0x01, 0xFF); // CS1 - 25088539 to 25088683
writeRegister(0x16, 0xC0); // FIFO CTRL - 25088690 to 25088828
writeRegister(0x40, 0x03); // TX Buffer - 25088838 to 25088980
writeRegister(0x41, 0x09); // TX Buffer - 25088986 to 25089120
writeRegister(0x44, 0x23); // TX Buffer - 25089134 to 25089270
writeRegister(0x45, 0x01); // TX Buffer - 25089282 to 25089418
writeRegister(0x46, 0x13); // TX Buffer - 25089430 to 25089567
writeRegister(0x04, 0x07); // TX - 25089579 to 25089713
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25101612 to 25101745
writeRegister(0x00, 0xFF); // CS0 - 25101759 to 25101896
writeRegister(0x01, 0xFF); // CS1 - 25101909 to 25102050
writeRegister(0x0B, 0x1D); // RC Ack Config - 25102064 to 25102201
writeRegister(0x16, 0x10); // FIFO CTRL - 25102213 to 25102347
writeRegister(0x00, 0xFF); // CS0 - 25102361 to 25102502
writeRegister(0x01, 0xFF); // CS1 - 25102511 to 25102651
writeRegister(0x07, 0x1A); // Channel Selection - 25102667 to 25102807
writeRegister(0x0E, 0x5A); // ADDR - 25102817 to 25102956
writeRegister(0x0F, 0x00); // ADDR - 25102969 to 25103104
writeRegister(0x10, 0x5A); // ADDR - 25103117 to 25103252
writeRegister(0x11, 0x5A); // PEER - 25103266 to 25103401
writeRegister(0x12, 0x00); // PEER - 25103415 to 25103548
writeRegister(0x13, 0x5A); // PEER - 25103558 to 25103697
writeRegister(0x04, 0x02); // RX Enable - 25103711 to 25103844
writeRegister(0x02, 0x80); // Int1Msk - 25103855 to 25103988
writeRegister(0x03, 0x00); // Int2Msk - 25104002 to 25104135
writeRegister(0x00, 0xFF); // CS0 - 25104149 to 25104286
writeRegister(0x01, 0xFF); // CS1 - 25104299 to 25104440
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25117668 to 25117800
writeRegister(0x00, 0xFF); // CS0 - 25117814 to 25117950
writeRegister(0x01, 0xFF); // CS1 - 25117964 to 25118104
writeRegister(0x0B, 0x0D); // RC Ack Config - 25118118 to 25118253
writeRegister(0x08, 0x31); // Unknown - 25118267 to 25118401
writeRegister(0x0C, 0x02); // Unknown - 25118415 to 25118549
writeRegister(0x00, 0xFF); // CS0 - 25118564 to 25118700
writeRegister(0x01, 0xFF); // CS1 - 25118714 to 25118854
writeRegister(0x07, 0x1A); // Channel Selection - 25118870 to 25119005
writeRegister(0x0E, 0x5A); // ADDR - 25119019 to 25119159
writeRegister(0x0F, 0x00); // ADDR - 25119169 to 25119308
writeRegister(0x10, 0x5A); // ADDR - 25119317 to 25119455
writeRegister(0x11, 0x5A); // PEER - 25119465 to 25119604
writeRegister(0x12, 0x00); // PEER - 25119614 to 25119747
writeRegister(0x13, 0x5A); // PEER - 25119761 to 25119900
writeRegister(0x14, 0x1F); // TX Length - 25119911 to 25120051
writeRegister(0x02, 0x40); // Int1Msk - 25120060 to 25120201
writeRegister(0x03, 0x00); // Int2Msk - 25120207 to 25120340
writeRegister(0x00, 0xFF); // CS0 - 25120354 to 25120498
writeRegister(0x01, 0xFF); // CS1 - 25120504 to 25120645
writeRegister(0x16, 0xC0); // FIFO CTRL - 25120659 to 25120793
writeRegister(0x40, 0x03); // TX Buffer - 25120807 to 25120942
writeRegister(0x41, 0x09); // TX Buffer - 25120955 to 25121090
writeRegister(0x44, 0x23); // TX Buffer - 25121099 to 25121237
writeRegister(0x45, 0x01); // TX Buffer - 25121248 to 25121385
writeRegister(0x46, 0x13); // TX Buffer - 25121396 to 25121534
writeRegister(0x04, 0x07); // TX - 25121545 to 25121682
delay(12); // Delay 12184 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25133729 to 25133866
writeRegister(0x00, 0xFF); // CS0 - 25133872 to 25134013
writeRegister(0x01, 0xFF); // CS1 - 25134022 to 25134162
writeRegister(0x0B, 0x1D); // RC Ack Config - 25134177 to 25134316
writeRegister(0x16, 0x10); // FIFO CTRL - 25134327 to 25134464
writeRegister(0x00, 0xFF); // CS0 - 25134475 to 25134614
writeRegister(0x01, 0xFF); // CS1 - 25134628 to 25134772
writeRegister(0x07, 0x1A); // Channel Selection - 25134784 to 25134919
writeRegister(0x0E, 0x5A); // ADDR - 25134933 to 25135069
writeRegister(0x0F, 0x00); // ADDR - 25135083 to 25135217
writeRegister(0x10, 0x5A); // ADDR - 25135231 to 25135366
writeRegister(0x11, 0x5A); // PEER - 25135379 to 25135516
writeRegister(0x12, 0x00); // PEER - 25135528 to 25135663
writeRegister(0x13, 0x5A); // PEER - 25135675 to 25135811
writeRegister(0x04, 0x02); // RX Enable - 25135825 to 25135958
writeRegister(0x02, 0x80); // Int1Msk - 25135972 to 25136105
writeRegister(0x03, 0x00); // Int2Msk - 25136115 to 25136248
writeRegister(0x00, 0xFF); // CS0 - 25136262 to 25136403
writeRegister(0x01, 0xFF); // CS1 - 25136412 to 25136552
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25149632 to 25149765
writeRegister(0x00, 0xFF); // CS0 - 25149778 to 25149922
writeRegister(0x01, 0xFF); // CS1 - 25149928 to 25150068
writeRegister(0x0B, 0x0D); // RC Ack Config - 25150083 to 25150219
writeRegister(0x08, 0x31); // Unknown - 25150232 to 25150367
writeRegister(0x0C, 0x02); // Unknown - 25150379 to 25150513
writeRegister(0x00, 0xFF); // CS0 - 25150528 to 25150672
writeRegister(0x01, 0xFF); // CS1 - 25150678 to 25150818
writeRegister(0x07, 0x1A); // Channel Selection - 25150834 to 25150973
writeRegister(0x0E, 0x5A); // ADDR - 25150984 to 25151123
writeRegister(0x0F, 0x00); // ADDR - 25151137 to 25151271
writeRegister(0x10, 0x5A); // ADDR - 25151281 to 25151419
writeRegister(0x11, 0x5A); // PEER - 25151430 to 25151568
writeRegister(0x12, 0x00); // PEER - 25151582 to 25151715
writeRegister(0x13, 0x5A); // PEER - 25151726 to 25151865
writeRegister(0x14, 0x1F); // TX Length - 25151875 to 25152014
writeRegister(0x02, 0x40); // Int1Msk - 25152028 to 25152161
writeRegister(0x03, 0x00); // Int2Msk - 25152171 to 25152305
writeRegister(0x00, 0xFF); // CS0 - 25152318 to 25152459
writeRegister(0x01, 0xFF); // CS1 - 25152468 to 25152608
writeRegister(0x16, 0xC0); // FIFO CTRL - 25152623 to 25152758
writeRegister(0x40, 0x03); // TX Buffer - 25152772 to 25152905
writeRegister(0x41, 0x09); // TX Buffer - 25152919 to 25153053
writeRegister(0x44, 0x23); // TX Buffer - 25153067 to 25153203
writeRegister(0x45, 0x01); // TX Buffer - 25153215 to 25153351
writeRegister(0x46, 0x13); // TX Buffer - 25153363 to 25153500
writeRegister(0x04, 0x07); // TX - 25153512 to 25153648
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25165693 to 25165826
writeRegister(0x00, 0xFF); // CS0 - 25165836 to 25165976
writeRegister(0x01, 0xFF); // CS1 - 25165990 to 25166134
writeRegister(0x0B, 0x1D); // RC Ack Config - 25166142 to 25166282
writeRegister(0x16, 0x10); // FIFO CTRL - 25166295 to 25166429
writeRegister(0x00, 0xFF); // CS0 - 25166442 to 25166580
writeRegister(0x01, 0xFF); // CS1 - 25166592 to 25166732
writeRegister(0x07, 0x1A); // Channel Selection - 25166748 to 25166883
writeRegister(0x0E, 0x5A); // ADDR - 25166898 to 25167037
writeRegister(0x0F, 0x00); // ADDR - 25167047 to 25167185
writeRegister(0x10, 0x5A); // ADDR - 25167195 to 25167333
writeRegister(0x11, 0x5A); // PEER - 25167344 to 25167482
writeRegister(0x12, 0x00); // PEER - 25167493 to 25167626
writeRegister(0x13, 0x5A); // PEER - 25167640 to 25167779
writeRegister(0x04, 0x02); // RX Enable - 25167789 to 25167922
writeRegister(0x02, 0x80); // Int1Msk - 25167936 to 25168069
writeRegister(0x03, 0x00); // Int2Msk - 25168083 to 25168216
writeRegister(0x00, 0xFF); // CS0 - 25168227 to 25168366
writeRegister(0x01, 0xFF); // CS1 - 25168380 to 25168518
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25181600 to 25181729
writeRegister(0x00, 0xFF); // CS0 - 25181743 to 25181882
writeRegister(0x01, 0xFF); // CS1 - 25181893 to 25182034
writeRegister(0x0B, 0x0D); // RC Ack Config - 25182047 to 25182182
writeRegister(0x08, 0x31); // Unknown - 25182196 to 25182330
writeRegister(0x0C, 0x02); // Unknown - 25182344 to 25182479
writeRegister(0x00, 0xFF); // CS0 - 25182493 to 25182632
writeRegister(0x01, 0xFF); // CS1 - 25182643 to 25182784
writeRegister(0x07, 0x1A); // Channel Selection - 25182798 to 25182937
writeRegister(0x0E, 0x5A); // ADDR - 25182952 to 25183087
writeRegister(0x0F, 0x00); // ADDR - 25183101 to 25183235
writeRegister(0x10, 0x5A); // ADDR - 25183249 to 25183384
writeRegister(0x11, 0x5A); // PEER - 25183397 to 25183533
writeRegister(0x12, 0x00); // PEER - 25183546 to 25183681
writeRegister(0x13, 0x5A); // PEER - 25183690 to 25183829
writeRegister(0x14, 0x1F); // TX Length - 25183843 to 25183978
writeRegister(0x02, 0x40); // Int1Msk - 25183992 to 25184125
writeRegister(0x03, 0x00); // Int2Msk - 25184139 to 25184272
writeRegister(0x00, 0xFF); // CS0 - 25184283 to 25184422
writeRegister(0x01, 0xFF); // CS1 - 25184436 to 25184574
writeRegister(0x16, 0xC0); // FIFO CTRL - 25184587 to 25184727
writeRegister(0x40, 0x03); // TX Buffer - 25184736 to 25184871
writeRegister(0x41, 0x09); // TX Buffer - 25184883 to 25185019
writeRegister(0x44, 0x23); // TX Buffer - 25185031 to 25185167
writeRegister(0x45, 0x01); // TX Buffer - 25185180 to 25185315
writeRegister(0x46, 0x13); // TX Buffer - 25185328 to 25185464
writeRegister(0x04, 0x07); // TX - 25185477 to 25185612
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25197658 to 25197790
writeRegister(0x00, 0xFF); // CS0 - 25197804 to 25197940
writeRegister(0x01, 0xFF); // CS1 - 25197954 to 25198094
writeRegister(0x0B, 0x1D); // RC Ack Config - 25198109 to 25198245
writeRegister(0x16, 0x10); // FIFO CTRL - 25198259 to 25198393
writeRegister(0x00, 0xFF); // CS0 - 25198407 to 25198550
writeRegister(0x01, 0xFF); // CS1 - 25198557 to 25198698
writeRegister(0x07, 0x1A); // Channel Selection - 25198712 to 25198854
writeRegister(0x0E, 0x5A); // ADDR - 25198862 to 25199001
writeRegister(0x0F, 0x00); // ADDR - 25199015 to 25199149
writeRegister(0x10, 0x5A); // ADDR - 25199160 to 25199298
writeRegister(0x11, 0x5A); // PEER - 25199308 to 25199447
writeRegister(0x12, 0x00); // PEER - 25199460 to 25199594
writeRegister(0x13, 0x5A); // PEER - 25199604 to 25199743
writeRegister(0x04, 0x02); // RX Enable - 25199753 to 25199887
writeRegister(0x02, 0x80); // Int1Msk - 25199900 to 25200034
writeRegister(0x03, 0x00); // Int2Msk - 25200047 to 25200182
writeRegister(0x00, 0xFF); // CS0 - 25200191 to 25200330
writeRegister(0x01, 0xFF); // CS1 - 25200344 to 25200488
delay(13); // Delay 13358 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25213713 to 25213846
writeRegister(0x00, 0xFF); // CS0 - 25213856 to 25213997
writeRegister(0x01, 0xFF); // CS1 - 25214010 to 25214154
writeRegister(0x0B, 0x0D); // RC Ack Config - 25214160 to 25214299
writeRegister(0x08, 0x31); // Unknown - 25214309 to 25214448
writeRegister(0x0C, 0x02); // Unknown - 25214457 to 25214597
writeRegister(0x00, 0xFF); // CS0 - 25214606 to 25214747
writeRegister(0x01, 0xFF); // CS1 - 25214760 to 25214904
writeRegister(0x07, 0x1A); // Channel Selection - 25214915 to 25215051
writeRegister(0x0E, 0x5A); // ADDR - 25215065 to 25215204
writeRegister(0x0F, 0x00); // ADDR - 25215214 to 25215349
writeRegister(0x10, 0x5A); // ADDR - 25215362 to 25215497
writeRegister(0x11, 0x5A); // PEER - 25215511 to 25215649
writeRegister(0x12, 0x00); // PEER - 25215660 to 25215793
writeRegister(0x13, 0x5A); // PEER - 25215807 to 25215942
writeRegister(0x14, 0x1F); // TX Length - 25215956 to 25216095
writeRegister(0x02, 0x40); // Int1Msk - 25216106 to 25216239
writeRegister(0x03, 0x00); // Int2Msk - 25216253 to 25216386
writeRegister(0x00, 0xFF); // CS0 - 25216400 to 25216537
writeRegister(0x01, 0xFF); // CS1 - 25216550 to 25216691
writeRegister(0x16, 0xC0); // FIFO CTRL - 25216704 to 25216839
writeRegister(0x40, 0x03); // TX Buffer - 25216853 to 25216988
writeRegister(0x41, 0x09); // TX Buffer - 25216997 to 25217134
writeRegister(0x44, 0x23); // TX Buffer - 25217145 to 25217284
writeRegister(0x45, 0x01); // TX Buffer - 25217293 to 25217435
writeRegister(0x46, 0x13); // TX Buffer - 25217441 to 25217581
writeRegister(0x04, 0x07); // TX - 25217590 to 25217732
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25229623 to 25229756
writeRegister(0x00, 0xFF); // CS0 - 25229770 to 25229909
writeRegister(0x01, 0xFF); // CS1 - 25229919 to 25230061
writeRegister(0x0B, 0x1D); // RC Ack Config - 25230075 to 25230215
writeRegister(0x16, 0x10); // FIFO CTRL - 25230224 to 25230362
writeRegister(0x00, 0xFF); // CS0 - 25230372 to 25230513
writeRegister(0x01, 0xFF); // CS1 - 25230525 to 25230662
writeRegister(0x07, 0x1A); // Channel Selection - 25230678 to 25230816
writeRegister(0x0E, 0x5A); // ADDR - 25230831 to 25230967
writeRegister(0x0F, 0x00); // ADDR - 25230980 to 25231116
writeRegister(0x10, 0x5A); // ADDR - 25231128 to 25231263
writeRegister(0x11, 0x5A); // PEER - 25231277 to 25231412
writeRegister(0x12, 0x00); // PEER - 25231426 to 25231559
writeRegister(0x13, 0x5A); // PEER - 25231573 to 25231708
writeRegister(0x04, 0x02); // RX Enable - 25231722 to 25231855
writeRegister(0x02, 0x80); // Int1Msk - 25231869 to 25232002
writeRegister(0x03, 0x00); // Int2Msk - 25232013 to 25232146
writeRegister(0x00, 0xFF); // CS0 - 25232160 to 25232303
writeRegister(0x01, 0xFF); // CS1 - 25232309 to 25232451
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25245678 to 25245811
writeRegister(0x00, 0xFF); // CS0 - 25245825 to 25245969
writeRegister(0x01, 0xFF); // CS1 - 25245975 to 25246116
writeRegister(0x0B, 0x0D); // RC Ack Config - 25246129 to 25246264
writeRegister(0x08, 0x31); // Unknown - 25246278 to 25246412
writeRegister(0x0C, 0x02); // Unknown - 25246426 to 25246560
writeRegister(0x00, 0xFF); // CS0 - 25246575 to 25246719
writeRegister(0x01, 0xFF); // CS1 - 25246725 to 25246866
writeRegister(0x07, 0x1A); // Channel Selection - 25246881 to 25247019
writeRegister(0x0E, 0x5A); // ADDR - 25247030 to 25247169
writeRegister(0x0F, 0x00); // ADDR - 25247183 to 25247317
writeRegister(0x10, 0x5A); // ADDR - 25247331 to 25247466
writeRegister(0x11, 0x5A); // PEER - 25247480 to 25247615
writeRegister(0x12, 0x00); // PEER - 25247629 to 25247762
writeRegister(0x13, 0x5A); // PEER - 25247772 to 25247911
writeRegister(0x14, 0x1F); // TX Length - 25247925 to 25248062
writeRegister(0x02, 0x40); // Int1Msk - 25248074 to 25248208
writeRegister(0x03, 0x00); // Int2Msk - 25248218 to 25248351
writeRegister(0x00, 0xFF); // CS0 - 25248365 to 25248506
writeRegister(0x01, 0xFF); // CS1 - 25248515 to 25248656
writeRegister(0x16, 0xC0); // FIFO CTRL - 25248670 to 25248804
writeRegister(0x40, 0x03); // TX Buffer - 25248818 to 25248953
writeRegister(0x41, 0x09); // TX Buffer - 25248966 to 25249101
writeRegister(0x44, 0x23); // TX Buffer - 25249114 to 25249248
writeRegister(0x45, 0x01); // TX Buffer - 25249262 to 25249396
writeRegister(0x46, 0x13); // TX Buffer - 25249410 to 25249545
writeRegister(0x04, 0x07); // TX - 25249559 to 25249693
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25261740 to 25261873
writeRegister(0x00, 0xFF); // CS0 - 25261883 to 25262024
writeRegister(0x01, 0xFF); // CS1 - 25262036 to 25262180
writeRegister(0x0B, 0x1D); // RC Ack Config - 25262192 to 25262327
writeRegister(0x16, 0x10); // FIFO CTRL - 25262341 to 25262475
writeRegister(0x00, 0xFF); // CS0 - 25262489 to 25262625
writeRegister(0x01, 0xFF); // CS1 - 25262639 to 25262780
writeRegister(0x07, 0x1A); // Channel Selection - 25262795 to 25262930
writeRegister(0x0E, 0x5A); // ADDR - 25262944 to 25263083
writeRegister(0x0F, 0x00); // ADDR - 25263094 to 25263231
writeRegister(0x10, 0x5A); // ADDR - 25263242 to 25263380
writeRegister(0x11, 0x5A); // PEER - 25263390 to 25263529
writeRegister(0x12, 0x00); // PEER - 25263539 to 25263672
writeRegister(0x13, 0x5A); // PEER - 25263686 to 25263825
writeRegister(0x04, 0x02); // RX Enable - 25263836 to 25263969
writeRegister(0x02, 0x80); // Int1Msk - 25263983 to 25264116
writeRegister(0x03, 0x00); // Int2Msk - 25264130 to 25264263
writeRegister(0x00, 0xFF); // CS0 - 25264273 to 25264414
writeRegister(0x01, 0xFF); // CS1 - 25264426 to 25264563
delay(13); // Delay 13220 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25277646 to 25277783
writeRegister(0x00, 0xFF); // CS0 - 25277789 to 25277930
writeRegister(0x01, 0xFF); // CS1 - 25277939 to 25278079
writeRegister(0x0B, 0x0D); // RC Ack Config - 25278093 to 25278236
writeRegister(0x08, 0x31); // Unknown - 25278242 to 25278378
writeRegister(0x0C, 0x02); // Unknown - 25278390 to 25278524
writeRegister(0x00, 0xFF); // CS0 - 25278539 to 25278680
writeRegister(0x01, 0xFF); // CS1 - 25278689 to 25278829
writeRegister(0x07, 0x1A); // Channel Selection - 25278845 to 25278984
writeRegister(0x0E, 0x5A); // ADDR - 25278998 to 25279134
writeRegister(0x0F, 0x00); // ADDR - 25279148 to 25279282
writeRegister(0x10, 0x5A); // ADDR - 25279295 to 25279430
writeRegister(0x11, 0x5A); // PEER - 25279444 to 25279579
writeRegister(0x12, 0x00); // PEER - 25279593 to 25279726
writeRegister(0x13, 0x5A); // PEER - 25279740 to 25279877
writeRegister(0x14, 0x1F); // TX Length - 25279889 to 25280026
writeRegister(0x02, 0x40); // Int1Msk - 25280039 to 25280172
writeRegister(0x03, 0x00); // Int2Msk - 25280186 to 25280319
writeRegister(0x00, 0xFF); // CS0 - 25280329 to 25280470
writeRegister(0x01, 0xFF); // CS1 - 25280483 to 25280619
writeRegister(0x16, 0xC0); // FIFO CTRL - 25280634 to 25280772
writeRegister(0x40, 0x03); // TX Buffer - 25280782 to 25280916
writeRegister(0x41, 0x09); // TX Buffer - 25280930 to 25281064
writeRegister(0x44, 0x23); // TX Buffer - 25281078 to 25281214
writeRegister(0x45, 0x01); // TX Buffer - 25281226 to 25281362
writeRegister(0x46, 0x13); // TX Buffer - 25281374 to 25281509
writeRegister(0x04, 0x07); // TX - 25281523 to 25281657
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25293704 to 25293837
writeRegister(0x00, 0xFF); // CS0 - 25293851 to 25293988
writeRegister(0x01, 0xFF); // CS1 - 25294001 to 25294142
writeRegister(0x0B, 0x1D); // RC Ack Config - 25294156 to 25294293
writeRegister(0x16, 0x10); // FIFO CTRL - 25294305 to 25294440
writeRegister(0x00, 0xFF); // CS0 - 25294453 to 25294597
writeRegister(0x01, 0xFF); // CS1 - 25294603 to 25294743
writeRegister(0x07, 0x1A); // Channel Selection - 25294759 to 25294898
writeRegister(0x0E, 0x5A); // ADDR - 25294909 to 25295048
writeRegister(0x0F, 0x00); // ADDR - 25295062 to 25295196
writeRegister(0x10, 0x5A); // ADDR - 25295206 to 25295344
writeRegister(0x11, 0x5A); // PEER - 25295355 to 25295493
writeRegister(0x12, 0x00); // PEER - 25295507 to 25295640
writeRegister(0x13, 0x5A); // PEER - 25295650 to 25295790
writeRegister(0x04, 0x02); // RX Enable - 25295800 to 25295941
writeRegister(0x02, 0x80); // Int1Msk - 25295947 to 25296080
writeRegister(0x03, 0x00); // Int2Msk - 25296094 to 25296227
writeRegister(0x00, 0xFF); // CS0 - 25296237 to 25296378
writeRegister(0x01, 0xFF); // CS1 - 25296391 to 25296535
delay(13); // Delay 13208 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25309610 to 25309743
writeRegister(0x00, 0xFF); // CS0 - 25309754 to 25309893
writeRegister(0x01, 0xFF); // CS1 - 25309907 to 25310051
writeRegister(0x0B, 0x0D); // RC Ack Config - 25310058 to 25310196
writeRegister(0x08, 0x31); // Unknown - 25310207 to 25310348
writeRegister(0x0C, 0x02); // Unknown - 25310355 to 25310488
writeRegister(0x00, 0xFF); // CS0 - 25310504 to 25310643
writeRegister(0x01, 0xFF); // CS1 - 25310657 to 25310801
writeRegister(0x07, 0x1A); // Channel Selection - 25310813 to 25310948
writeRegister(0x0E, 0x5A); // ADDR - 25310962 to 25311098
writeRegister(0x0F, 0x00); // ADDR - 25311112 to 25311246
writeRegister(0x10, 0x5A); // ADDR - 25311260 to 25311396
writeRegister(0x11, 0x5A); // PEER - 25311408 to 25311543
writeRegister(0x12, 0x00); // PEER - 25311557 to 25311690
writeRegister(0x13, 0x5A); // PEER - 25311704 to 25311840
writeRegister(0x14, 0x1F); // TX Length - 25311854 to 25311997
writeRegister(0x02, 0x40); // Int1Msk - 25312003 to 25312136
writeRegister(0x03, 0x00); // Int2Msk - 25312150 to 25312283
writeRegister(0x00, 0xFF); // CS0 - 25312297 to 25312433
writeRegister(0x01, 0xFF); // CS1 - 25312447 to 25312588
writeRegister(0x16, 0xC0); // FIFO CTRL - 25312602 to 25312736
writeRegister(0x40, 0x03); // TX Buffer - 25312750 to 25312885
writeRegister(0x41, 0x09); // TX Buffer - 25312894 to 25313036
writeRegister(0x44, 0x23); // TX Buffer - 25313042 to 25313184
writeRegister(0x45, 0x01); // TX Buffer - 25313191 to 25313326
writeRegister(0x46, 0x13); // TX Buffer - 25313339 to 25313481
writeRegister(0x04, 0x07); // TX - 25313487 to 25313623
delay(12); // Delay 12195 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25325681 to 25325818
writeRegister(0x00, 0xFF); // CS0 - 25325824 to 25325965
writeRegister(0x01, 0xFF); // CS1 - 25325974 to 25326114
writeRegister(0x0B, 0x1D); // RC Ack Config - 25326129 to 25326268
writeRegister(0x16, 0x10); // FIFO CTRL - 25326279 to 25326416
writeRegister(0x00, 0xFF); // CS0 - 25326427 to 25326566
writeRegister(0x01, 0xFF); // CS1 - 25326580 to 25326724
writeRegister(0x07, 0x1A); // Channel Selection - 25326736 to 25326871
writeRegister(0x0E, 0x5A); // ADDR - 25326885 to 25327021
writeRegister(0x0F, 0x00); // ADDR - 25327035 to 25327169
writeRegister(0x10, 0x5A); // ADDR - 25327183 to 25327318
writeRegister(0x11, 0x5A); // PEER - 25327331 to 25327468
writeRegister(0x12, 0x00); // PEER - 25327480 to 25327615
writeRegister(0x13, 0x5A); // PEER - 25327627 to 25327763
writeRegister(0x04, 0x02); // RX Enable - 25327777 to 25327910
writeRegister(0x02, 0x80); // Int1Msk - 25327924 to 25328057
writeRegister(0x03, 0x00); // Int2Msk - 25328067 to 25328200
writeRegister(0x00, 0xFF); // CS0 - 25328214 to 25328355
writeRegister(0x01, 0xFF); // CS1 - 25328364 to 25328504
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25341733 to 25341866
writeRegister(0x00, 0xFF); // CS0 - 25341880 to 25342019
writeRegister(0x01, 0xFF); // CS1 - 25342029 to 25342171
writeRegister(0x0B, 0x0D); // RC Ack Config - 25342184 to 25342320
writeRegister(0x08, 0x31); // Unknown - 25342333 to 25342468
writeRegister(0x0C, 0x02); // Unknown - 25342481 to 25342614
writeRegister(0x00, 0xFF); // CS0 - 25342630 to 25342769
writeRegister(0x01, 0xFF); // CS1 - 25342780 to 25342921
writeRegister(0x07, 0x1A); // Channel Selection - 25342935 to 25343074
writeRegister(0x0E, 0x5A); // ADDR - 25343088 to 25343224
writeRegister(0x0F, 0x00); // ADDR - 25343238 to 25343372
writeRegister(0x10, 0x5A); // ADDR - 25343386 to 25343520
writeRegister(0x11, 0x5A); // PEER - 25343534 to 25343669
writeRegister(0x12, 0x00); // PEER - 25343683 to 25343816
writeRegister(0x13, 0x5A); // PEER - 25343827 to 25343966
writeRegister(0x14, 0x1F); // TX Length - 25343980 to 25344115
writeRegister(0x02, 0x40); // Int1Msk - 25344129 to 25344262
writeRegister(0x03, 0x00); // Int2Msk - 25344276 to 25344409
writeRegister(0x00, 0xFF); // CS0 - 25344420 to 25344559
writeRegister(0x01, 0xFF); // CS1 - 25344573 to 25344711
writeRegister(0x16, 0xC0); // FIFO CTRL - 25344724 to 25344862
writeRegister(0x40, 0x03); // TX Buffer - 25344873 to 25345006
writeRegister(0x41, 0x09); // TX Buffer - 25345020 to 25345154
writeRegister(0x44, 0x23); // TX Buffer - 25345168 to 25345304
writeRegister(0x45, 0x01); // TX Buffer - 25345317 to 25345452
writeRegister(0x46, 0x13); // TX Buffer - 25345465 to 25345601
writeRegister(0x04, 0x07); // TX - 25345613 to 25345749
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25357646 to 25357779
writeRegister(0x00, 0xFF); // CS0 - 25357793 to 25357930
writeRegister(0x01, 0xFF); // CS1 - 25357943 to 25358084
writeRegister(0x0B, 0x1D); // RC Ack Config - 25358098 to 25358235
writeRegister(0x16, 0x10); // FIFO CTRL - 25358247 to 25358382
writeRegister(0x00, 0xFF); // CS0 - 25358395 to 25358539
writeRegister(0x01, 0xFF); // CS1 - 25358545 to 25358685
writeRegister(0x07, 0x1A); // Channel Selection - 25358701 to 25358844
writeRegister(0x0E, 0x5A); // ADDR - 25358851 to 25358990
writeRegister(0x0F, 0x00); // ADDR - 25359004 to 25359138
writeRegister(0x10, 0x5A); // ADDR - 25359148 to 25359286
writeRegister(0x11, 0x5A); // PEER - 25359297 to 25359435
writeRegister(0x12, 0x00); // PEER - 25359449 to 25359582
writeRegister(0x13, 0x5A); // PEER - 25359593 to 25359732
writeRegister(0x04, 0x02); // RX Enable - 25359742 to 25359875
writeRegister(0x02, 0x80); // Int1Msk - 25359889 to 25360022
writeRegister(0x03, 0x00); // Int2Msk - 25360036 to 25360169
writeRegister(0x00, 0xFF); // CS0 - 25360179 to 25360319
writeRegister(0x01, 0xFF); // CS1 - 25360333 to 25360477
delay(13); // Delay 13366 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25373711 to 25373843
writeRegister(0x00, 0xFF); // CS0 - 25373857 to 25373993
writeRegister(0x01, 0xFF); // CS1 - 25374007 to 25374147
writeRegister(0x0B, 0x0D); // RC Ack Config - 25374161 to 25374296
writeRegister(0x08, 0x31); // Unknown - 25374310 to 25374444
writeRegister(0x0C, 0x02); // Unknown - 25374458 to 25374592
writeRegister(0x00, 0xFF); // CS0 - 25374607 to 25374743
writeRegister(0x01, 0xFF); // CS1 - 25374757 to 25374897
writeRegister(0x07, 0x1A); // Channel Selection - 25374913 to 25375048
writeRegister(0x0E, 0x5A); // ADDR - 25375062 to 25375202
writeRegister(0x0F, 0x00); // ADDR - 25375212 to 25375351
writeRegister(0x10, 0x5A); // ADDR - 25375360 to 25375498
writeRegister(0x11, 0x5A); // PEER - 25375508 to 25375647
writeRegister(0x12, 0x00); // PEER - 25375657 to 25375790
writeRegister(0x13, 0x5A); // PEER - 25375804 to 25375943
writeRegister(0x14, 0x1F); // TX Length - 25375954 to 25376094
writeRegister(0x02, 0x40); // Int1Msk - 25376106 to 25376240
writeRegister(0x03, 0x00); // Int2Msk - 25376250 to 25376383
writeRegister(0x00, 0xFF); // CS0 - 25376397 to 25376541
writeRegister(0x01, 0xFF); // CS1 - 25376547 to 25376688
writeRegister(0x16, 0xC0); // FIFO CTRL - 25376702 to 25376836
writeRegister(0x40, 0x03); // TX Buffer - 25376850 to 25376985
writeRegister(0x41, 0x09); // TX Buffer - 25376998 to 25377133
writeRegister(0x44, 0x23); // TX Buffer - 25377146 to 25377280
writeRegister(0x45, 0x01); // TX Buffer - 25377294 to 25377428
writeRegister(0x46, 0x13); // TX Buffer - 25377439 to 25377577
writeRegister(0x04, 0x07); // TX - 25377591 to 25377725
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25389624 to 25389757
writeRegister(0x00, 0xFF); // CS0 - 25389767 to 25389908
writeRegister(0x01, 0xFF); // CS1 - 25389920 to 25390058
writeRegister(0x0B, 0x1D); // RC Ack Config - 25390072 to 25390211
writeRegister(0x16, 0x10); // FIFO CTRL - 25390225 to 25390359
writeRegister(0x00, 0xFF); // CS0 - 25390370 to 25390509
writeRegister(0x01, 0xFF); // CS1 - 25390523 to 25390667
writeRegister(0x07, 0x1A); // Channel Selection - 25390679 to 25390814
writeRegister(0x0E, 0x5A); // ADDR - 25390828 to 25390967
writeRegister(0x0F, 0x00); // ADDR - 25390978 to 25391112
writeRegister(0x10, 0x5A); // ADDR - 25391126 to 25391260
writeRegister(0x11, 0x5A); // PEER - 25391274 to 25391413
writeRegister(0x12, 0x00); // PEER - 25391423 to 25391556
writeRegister(0x13, 0x5A); // PEER - 25391570 to 25391706
writeRegister(0x04, 0x02); // RX Enable - 25391719 to 25391853
writeRegister(0x02, 0x80); // Int1Msk - 25391866 to 25392000
writeRegister(0x03, 0x00); // Int2Msk - 25392010 to 25392143
writeRegister(0x00, 0xFF); // CS0 - 25392157 to 25392298
writeRegister(0x01, 0xFF); // CS1 - 25392307 to 25392448
delay(13); // Delay 13367 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25405679 to 25405815
writeRegister(0x00, 0xFF); // CS0 - 25405822 to 25405963
writeRegister(0x01, 0xFF); // CS1 - 25405972 to 25406112
writeRegister(0x0B, 0x0D); // RC Ack Config - 25406127 to 25406269
writeRegister(0x08, 0x31); // Unknown - 25406276 to 25406411
writeRegister(0x0C, 0x02); // Unknown - 25406423 to 25406557
writeRegister(0x00, 0xFF); // CS0 - 25406572 to 25406713
writeRegister(0x01, 0xFF); // CS1 - 25406722 to 25406862
writeRegister(0x07, 0x1A); // Channel Selection - 25406878 to 25407017
writeRegister(0x0E, 0x5A); // ADDR - 25407031 to 25407167
writeRegister(0x0F, 0x00); // ADDR - 25407181 to 25407315
writeRegister(0x10, 0x5A); // ADDR - 25407329 to 25407463
writeRegister(0x11, 0x5A); // PEER - 25407477 to 25407612
writeRegister(0x12, 0x00); // PEER - 25407626 to 25407759
writeRegister(0x13, 0x5A); // PEER - 25407773 to 25407909
writeRegister(0x14, 0x1F); // TX Length - 25407922 to 25408058
writeRegister(0x02, 0x40); // Int1Msk - 25408072 to 25408205
writeRegister(0x03, 0x00); // Int2Msk - 25408219 to 25408352
writeRegister(0x00, 0xFF); // CS0 - 25408362 to 25408503
writeRegister(0x01, 0xFF); // CS1 - 25408516 to 25408652
writeRegister(0x16, 0xC0); // FIFO CTRL - 25408667 to 25408805
writeRegister(0x40, 0x03); // TX Buffer - 25408815 to 25408949
writeRegister(0x41, 0x09); // TX Buffer - 25408963 to 25409097
writeRegister(0x44, 0x23); // TX Buffer - 25409111 to 25409247
writeRegister(0x45, 0x01); // TX Buffer - 25409259 to 25409395
writeRegister(0x46, 0x13); // TX Buffer - 25409407 to 25409544
writeRegister(0x04, 0x07); // TX - 25409556 to 25409692
delay(12); // Delay 12188 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25421751 to 25421880
writeRegister(0x00, 0xFF); // CS0 - 25421894 to 25422033
writeRegister(0x01, 0xFF); // CS1 - 25422044 to 25422185
writeRegister(0x0B, 0x1D); // RC Ack Config - 25422199 to 25422339
writeRegister(0x16, 0x10); // FIFO CTRL - 25422348 to 25422486
writeRegister(0x00, 0xFF); // CS0 - 25422496 to 25422637
writeRegister(0x01, 0xFF); // CS1 - 25422650 to 25422786
writeRegister(0x07, 0x1A); // Channel Selection - 25422805 to 25422942
writeRegister(0x0E, 0x5A); // ADDR - 25422955 to 25423091
writeRegister(0x0F, 0x00); // ADDR - 25423104 to 25423239
writeRegister(0x10, 0x5A); // ADDR - 25423252 to 25423387
writeRegister(0x11, 0x5A); // PEER - 25423401 to 25423536
writeRegister(0x12, 0x00); // PEER - 25423550 to 25423683
writeRegister(0x13, 0x5A); // PEER - 25423697 to 25423832
writeRegister(0x04, 0x02); // RX Enable - 25423846 to 25423979
writeRegister(0x02, 0x80); // Int1Msk - 25423993 to 25424126
writeRegister(0x03, 0x00); // Int2Msk - 25424137 to 25424270
writeRegister(0x00, 0xFF); // CS0 - 25424284 to 25424427
writeRegister(0x01, 0xFF); // CS1 - 25424434 to 25424575
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25437653 to 25437786
writeRegister(0x00, 0xFF); // CS0 - 25437800 to 25437943
writeRegister(0x01, 0xFF); // CS1 - 25437950 to 25438091
writeRegister(0x0B, 0x0D); // RC Ack Config - 25438104 to 25438239
writeRegister(0x08, 0x31); // Unknown - 25438253 to 25438387
writeRegister(0x0C, 0x02); // Unknown - 25438401 to 25438535
writeRegister(0x00, 0xFF); // CS0 - 25438550 to 25438694
writeRegister(0x01, 0xFF); // CS1 - 25438700 to 25438841
writeRegister(0x07, 0x1A); // Channel Selection - 25438856 to 25438997
writeRegister(0x0E, 0x5A); // ADDR - 25439005 to 25439144
writeRegister(0x0F, 0x00); // ADDR - 25439158 to 25439292
writeRegister(0x10, 0x5A); // ADDR - 25439303 to 25439441
writeRegister(0x11, 0x5A); // PEER - 25439451 to 25439590
writeRegister(0x12, 0x00); // PEER - 25439603 to 25439737
writeRegister(0x13, 0x5A); // PEER - 25439747 to 25439886
writeRegister(0x14, 0x1F); // TX Length - 25439896 to 25440037
writeRegister(0x02, 0x40); // Int1Msk - 25440049 to 25440184
writeRegister(0x03, 0x00); // Int2Msk - 25440193 to 25440326
writeRegister(0x00, 0xFF); // CS0 - 25440340 to 25440479
writeRegister(0x01, 0xFF); // CS1 - 25440490 to 25440631
writeRegister(0x16, 0xC0); // FIFO CTRL - 25440645 to 25440779
writeRegister(0x40, 0x03); // TX Buffer - 25440793 to 25440928
writeRegister(0x41, 0x09); // TX Buffer - 25440940 to 25441076
writeRegister(0x44, 0x23); // TX Buffer - 25441088 to 25441223
writeRegister(0x45, 0x01); // TX Buffer - 25441237 to 25441371
writeRegister(0x46, 0x13); // TX Buffer - 25441385 to 25441520
writeRegister(0x04, 0x07); // TX - 25441534 to 25441669
delay(12); // Delay 12179 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25453715 to 25453848
writeRegister(0x00, 0xFF); // CS0 - 25453858 to 25453999
writeRegister(0x01, 0xFF); // CS1 - 25454011 to 25454149
writeRegister(0x0B, 0x1D); // RC Ack Config - 25454163 to 25454302
writeRegister(0x16, 0x10); // FIFO CTRL - 25454316 to 25454450
writeRegister(0x00, 0xFF); // CS0 - 25454464 to 25454600
writeRegister(0x01, 0xFF); // CS1 - 25454614 to 25454755
writeRegister(0x07, 0x1A); // Channel Selection - 25454770 to 25454905
writeRegister(0x0E, 0x5A); // ADDR - 25454919 to 25455058
writeRegister(0x0F, 0x00); // ADDR - 25455069 to 25455209
writeRegister(0x10, 0x5A); // ADDR - 25455217 to 25455359
writeRegister(0x11, 0x5A); // PEER - 25455365 to 25455504
writeRegister(0x12, 0x00); // PEER - 25455514 to 25455647
writeRegister(0x13, 0x5A); // PEER - 25455661 to 25455803
writeRegister(0x04, 0x02); // RX Enable - 25455810 to 25455944
writeRegister(0x02, 0x80); // Int1Msk - 25455957 to 25456091
writeRegister(0x03, 0x00); // Int2Msk - 25456101 to 25456242
writeRegister(0x00, 0xFF); // CS0 - 25456248 to 25456389
writeRegister(0x01, 0xFF); // CS1 - 25456398 to 25456539
delay(13); // Delay 13224 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25469630 to 25469763
writeRegister(0x00, 0xFF); // CS0 - 25469773 to 25469914
writeRegister(0x01, 0xFF); // CS1 - 25469926 to 25470064
writeRegister(0x0B, 0x0D); // RC Ack Config - 25470077 to 25470220
writeRegister(0x08, 0x31); // Unknown - 25470226 to 25470368
writeRegister(0x0C, 0x02); // Unknown - 25470374 to 25470508
writeRegister(0x00, 0xFF); // CS0 - 25470523 to 25470664
writeRegister(0x01, 0xFF); // CS1 - 25470676 to 25470814
writeRegister(0x07, 0x1A); // Channel Selection - 25470829 to 25470967
writeRegister(0x0E, 0x5A); // ADDR - 25470982 to 25471119
writeRegister(0x0F, 0x00); // ADDR - 25471131 to 25471265
writeRegister(0x10, 0x5A); // ADDR - 25471279 to 25471414
writeRegister(0x11, 0x5A); // PEER - 25471428 to 25471563
writeRegister(0x12, 0x00); // PEER - 25471577 to 25471710
writeRegister(0x13, 0x5A); // PEER - 25471724 to 25471859
writeRegister(0x14, 0x1F); // TX Length - 25471873 to 25472010
writeRegister(0x02, 0x40); // Int1Msk - 25472022 to 25472156
writeRegister(0x03, 0x00); // Int2Msk - 25472169 to 25472303
writeRegister(0x00, 0xFF); // CS0 - 25472313 to 25472454
writeRegister(0x01, 0xFF); // CS1 - 25472466 to 25472610
writeRegister(0x16, 0xC0); // FIFO CTRL - 25472618 to 25472756
writeRegister(0x40, 0x03); // TX Buffer - 25472766 to 25472907
writeRegister(0x41, 0x09); // TX Buffer - 25472914 to 25473049
writeRegister(0x44, 0x23); // TX Buffer - 25473062 to 25473196
writeRegister(0x45, 0x01); // TX Buffer - 25473210 to 25473344
writeRegister(0x46, 0x13); // TX Buffer - 25473358 to 25473493
writeRegister(0x04, 0x07); // TX - 25473507 to 25473641
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25485688 to 25485821
writeRegister(0x00, 0xFF); // CS0 - 25485834 to 25485972
writeRegister(0x01, 0xFF); // CS1 - 25485984 to 25486124
writeRegister(0x0B, 0x1D); // RC Ack Config - 25486140 to 25486275
writeRegister(0x16, 0x10); // FIFO CTRL - 25486289 to 25486423
writeRegister(0x00, 0xFF); // CS0 - 25486437 to 25486578
writeRegister(0x01, 0xFF); // CS1 - 25486587 to 25486727
writeRegister(0x07, 0x1A); // Channel Selection - 25486743 to 25486881
writeRegister(0x0E, 0x5A); // ADDR - 25486892 to 25487033
writeRegister(0x0F, 0x00); // ADDR - 25487045 to 25487181
writeRegister(0x10, 0x5A); // ADDR - 25487193 to 25487328
writeRegister(0x11, 0x5A); // PEER - 25487342 to 25487477
writeRegister(0x12, 0x00); // PEER - 25487491 to 25487624
writeRegister(0x13, 0x5A); // PEER - 25487634 to 25487773
writeRegister(0x04, 0x02); // RX Enable - 25487787 to 25487920
writeRegister(0x02, 0x80); // Int1Msk - 25487931 to 25488064
writeRegister(0x03, 0x00); // Int2Msk - 25488078 to 25488211
writeRegister(0x00, 0xFF); // CS0 - 25488225 to 25488362
writeRegister(0x01, 0xFF); // CS1 - 25488374 to 25488516
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25501743 to 25501876
writeRegister(0x00, 0xFF); // CS0 - 25501890 to 25502026
writeRegister(0x01, 0xFF); // CS1 - 25502040 to 25502181
writeRegister(0x0B, 0x0D); // RC Ack Config - 25502194 to 25502329
writeRegister(0x08, 0x31); // Unknown - 25502343 to 25502477
writeRegister(0x0C, 0x02); // Unknown - 25502491 to 25502625
writeRegister(0x00, 0xFF); // CS0 - 25502640 to 25502776
writeRegister(0x01, 0xFF); // CS1 - 25502790 to 25502931
writeRegister(0x07, 0x1A); // Channel Selection - 25502946 to 25503081
writeRegister(0x0E, 0x5A); // ADDR - 25503095 to 25503234
writeRegister(0x0F, 0x00); // ADDR - 25503245 to 25503382
writeRegister(0x10, 0x5A); // ADDR - 25503393 to 25503531
writeRegister(0x11, 0x5A); // PEER - 25503541 to 25503680
writeRegister(0x12, 0x00); // PEER - 25503690 to 25503823
writeRegister(0x13, 0x5A); // PEER - 25503837 to 25503976
writeRegister(0x14, 0x1F); // TX Length - 25503986 to 25504127
writeRegister(0x02, 0x40); // Int1Msk - 25504136 to 25504277
writeRegister(0x03, 0x00); // Int2Msk - 25504283 to 25504416
writeRegister(0x00, 0xFF); // CS0 - 25504430 to 25504572
writeRegister(0x01, 0xFF); // CS1 - 25504580 to 25504721
writeRegister(0x16, 0xC0); // FIFO CTRL - 25504735 to 25504869
writeRegister(0x40, 0x03); // TX Buffer - 25504883 to 25505018
writeRegister(0x41, 0x09); // TX Buffer - 25505031 to 25505166
writeRegister(0x44, 0x23); // TX Buffer - 25505175 to 25505313
writeRegister(0x45, 0x01); // TX Buffer - 25505324 to 25505461
writeRegister(0x46, 0x13); // TX Buffer - 25505471 to 25505610
writeRegister(0x04, 0x07); // TX - 25505620 to 25505758
delay(12); // Delay 12041 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25517666 to 25517799
writeRegister(0x00, 0xFF); // CS0 - 25517813 to 25517949
writeRegister(0x01, 0xFF); // CS1 - 25517963 to 25518104
writeRegister(0x0B, 0x1D); // RC Ack Config - 25518118 to 25518255
writeRegister(0x16, 0x10); // FIFO CTRL - 25518268 to 25518402
writeRegister(0x00, 0xFF); // CS0 - 25518416 to 25518559
writeRegister(0x01, 0xFF); // CS1 - 25518565 to 25518707
writeRegister(0x07, 0x1A); // Channel Selection - 25518721 to 25518860
writeRegister(0x0E, 0x5A); // ADDR - 25518871 to 25519010
writeRegister(0x0F, 0x00); // ADDR - 25519024 to 25519158
writeRegister(0x10, 0x5A); // ADDR - 25519168 to 25519306
writeRegister(0x11, 0x5A); // PEER - 25519317 to 25519455
writeRegister(0x12, 0x00); // PEER - 25519469 to 25519602
writeRegister(0x13, 0x5A); // PEER - 25519613 to 25519752
writeRegister(0x04, 0x02); // RX Enable - 25519762 to 25519903
writeRegister(0x02, 0x80); // Int1Msk - 25519909 to 25520042
writeRegister(0x03, 0x00); // Int2Msk - 25520056 to 25520189
writeRegister(0x00, 0xFF); // CS0 - 25520200 to 25520339
writeRegister(0x01, 0xFF); // CS1 - 25520353 to 25520497
delay(13); // Delay 13358 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25533722 to 25533855
writeRegister(0x00, 0xFF); // CS0 - 25533868 to 25534006
writeRegister(0x01, 0xFF); // CS1 - 25534018 to 25534158
writeRegister(0x0B, 0x0D); // RC Ack Config - 25534169 to 25534309
writeRegister(0x08, 0x31); // Unknown - 25534322 to 25534457
writeRegister(0x0C, 0x02); // Unknown - 25534466 to 25534603
writeRegister(0x00, 0xFF); // CS0 - 25534618 to 25534756
writeRegister(0x01, 0xFF); // CS1 - 25534768 to 25534908
writeRegister(0x07, 0x1A); // Channel Selection - 25534924 to 25535059
writeRegister(0x0E, 0x5A); // ADDR - 25535074 to 25535213
writeRegister(0x0F, 0x00); // ADDR - 25535223 to 25535365
writeRegister(0x10, 0x5A); // ADDR - 25535371 to 25535512
writeRegister(0x11, 0x5A); // PEER - 25535520 to 25535658
writeRegister(0x12, 0x00); // PEER - 25535669 to 25535802
writeRegister(0x13, 0x5A); // PEER - 25535816 to 25535959
writeRegister(0x14, 0x1F); // TX Length - 25535965 to 25536104
writeRegister(0x02, 0x40); // Int1Msk - 25536114 to 25536248
writeRegister(0x03, 0x00); // Int2Msk - 25536261 to 25536395
writeRegister(0x00, 0xFF); // CS0 - 25536408 to 25536546
writeRegister(0x01, 0xFF); // CS1 - 25536558 to 25536698
writeRegister(0x16, 0xC0); // FIFO CTRL - 25536713 to 25536848
writeRegister(0x40, 0x03); // TX Buffer - 25536862 to 25536995
writeRegister(0x41, 0x09); // TX Buffer - 25537006 to 25537143
writeRegister(0x44, 0x23); // TX Buffer - 25537154 to 25537293
writeRegister(0x45, 0x01); // TX Buffer - 25537302 to 25537444
writeRegister(0x46, 0x13); // TX Buffer - 25537450 to 25537590
writeRegister(0x04, 0x07); // TX - 25537599 to 25537741
delay(12); // Delay 12025 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25549635 to 25549766
writeRegister(0x00, 0xFF); // CS0 - 25549778 to 25549919
writeRegister(0x01, 0xFF); // CS1 - 25549928 to 25550068
writeRegister(0x0B, 0x1D); // RC Ack Config - 25550083 to 25550224
writeRegister(0x16, 0x10); // FIFO CTRL - 25550233 to 25550372
writeRegister(0x00, 0xFF); // CS0 - 25550381 to 25550520
writeRegister(0x01, 0xFF); // CS1 - 25550534 to 25550672
writeRegister(0x07, 0x1A); // Channel Selection - 25550690 to 25550825
writeRegister(0x0E, 0x5A); // ADDR - 25550840 to 25550975
writeRegister(0x0F, 0x00); // ADDR - 25550989 to 25551123
writeRegister(0x10, 0x5A); // ADDR - 25551137 to 25551272
writeRegister(0x11, 0x5A); // PEER - 25551285 to 25551421
writeRegister(0x12, 0x00); // PEER - 25551434 to 25551568
writeRegister(0x13, 0x5A); // PEER - 25551581 to 25551717
writeRegister(0x04, 0x02); // RX Enable - 25551731 to 25551864
writeRegister(0x02, 0x80); // Int1Msk - 25551878 to 25552011
writeRegister(0x03, 0x00); // Int2Msk - 25552021 to 25552155
writeRegister(0x00, 0xFF); // CS0 - 25552168 to 25552312
writeRegister(0x01, 0xFF); // CS1 - 25552318 to 25552458
delay(13); // Delay 13377 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25565702 to 25565835
writeRegister(0x00, 0xFF); // CS0 - 25565849 to 25565992
writeRegister(0x01, 0xFF); // CS1 - 25565998 to 25566140
writeRegister(0x0B, 0x0D); // RC Ack Config - 25566153 to 25566289
writeRegister(0x08, 0x31); // Unknown - 25566302 to 25566437
writeRegister(0x0C, 0x02); // Unknown - 25566450 to 25566583
writeRegister(0x00, 0xFF); // CS0 - 25566599 to 25566742
writeRegister(0x01, 0xFF); // CS1 - 25566749 to 25566890
writeRegister(0x07, 0x1A); // Channel Selection - 25566904 to 25567047
writeRegister(0x0E, 0x5A); // ADDR - 25567054 to 25567193
writeRegister(0x0F, 0x00); // ADDR - 25567207 to 25567341
writeRegister(0x10, 0x5A); // ADDR - 25567351 to 25567491
writeRegister(0x11, 0x5A); // PEER - 25567500 to 25567638
writeRegister(0x12, 0x00); // PEER - 25567652 to 25567785
writeRegister(0x13, 0x5A); // PEER - 25567796 to 25567935
writeRegister(0x14, 0x1F); // TX Length - 25567945 to 25568084
writeRegister(0x02, 0x40); // Int1Msk - 25568098 to 25568231
writeRegister(0x03, 0x00); // Int2Msk - 25568242 to 25568375
writeRegister(0x00, 0xFF); // CS0 - 25568389 to 25568528
writeRegister(0x01, 0xFF); // CS1 - 25568538 to 25568680
writeRegister(0x16, 0xC0); // FIFO CTRL - 25568693 to 25568828
writeRegister(0x40, 0x03); // TX Buffer - 25568842 to 25568975
writeRegister(0x41, 0x09); // TX Buffer - 25568989 to 25569123
writeRegister(0x44, 0x23); // TX Buffer - 25569137 to 25569273
writeRegister(0x45, 0x01); // TX Buffer - 25569286 to 25569421
writeRegister(0x46, 0x13); // TX Buffer - 25569434 to 25569570
writeRegister(0x04, 0x07); // TX - 25569583 to 25569718
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25581764 to 25581896
writeRegister(0x00, 0xFF); // CS0 - 25581907 to 25582046
writeRegister(0x01, 0xFF); // CS1 - 25582060 to 25582198
writeRegister(0x0B, 0x1D); // RC Ack Config - 25582212 to 25582352
writeRegister(0x16, 0x10); // FIFO CTRL - 25582365 to 25582499
writeRegister(0x00, 0xFF); // CS0 - 25582513 to 25582650
writeRegister(0x01, 0xFF); // CS1 - 25582663 to 25582804
writeRegister(0x07, 0x1A); // Channel Selection - 25582818 to 25582954
writeRegister(0x0E, 0x5A); // ADDR - 25582968 to 25583107
writeRegister(0x0F, 0x00); // ADDR - 25583117 to 25583258
writeRegister(0x10, 0x5A); // ADDR - 25583265 to 25583408
writeRegister(0x11, 0x5A); // PEER - 25583414 to 25583552
writeRegister(0x12, 0x00); // PEER - 25583563 to 25583696
writeRegister(0x13, 0x5A); // PEER - 25583710 to 25583853
writeRegister(0x04, 0x02); // RX Enable - 25583859 to 25583992
writeRegister(0x02, 0x80); // Int1Msk - 25584006 to 25584139
writeRegister(0x03, 0x00); // Int2Msk - 25584150 to 25584289
writeRegister(0x00, 0xFF); // CS0 - 25584297 to 25584436
writeRegister(0x01, 0xFF); // CS1 - 25584447 to 25584588
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25597666 to 25597799
writeRegister(0x00, 0xFF); // CS0 - 25597813 to 25597954
writeRegister(0x01, 0xFF); // CS1 - 25597963 to 25598104
writeRegister(0x0B, 0x0D); // RC Ack Config - 25598117 to 25598252
writeRegister(0x08, 0x31); // Unknown - 25598266 to 25598400
writeRegister(0x0C, 0x02); // Unknown - 25598414 to 25598548
writeRegister(0x00, 0xFF); // CS0 - 25598563 to 25598704
writeRegister(0x01, 0xFF); // CS1 - 25598713 to 25598854
writeRegister(0x07, 0x1A); // Channel Selection - 25598869 to 25599007
writeRegister(0x0E, 0x5A); // ADDR - 25599022 to 25599157
writeRegister(0x0F, 0x00); // ADDR - 25599171 to 25599305
writeRegister(0x10, 0x5A); // ADDR - 25599319 to 25599454
writeRegister(0x11, 0x5A); // PEER - 25599468 to 25599603
writeRegister(0x12, 0x00); // PEER - 25599617 to 25599750
writeRegister(0x13, 0x5A); // PEER - 25599760 to 25599899
writeRegister(0x14, 0x1F); // TX Length - 25599913 to 25600050
writeRegister(0x02, 0x40); // Int1Msk - 25600062 to 25600196
writeRegister(0x03, 0x00); // Int2Msk - 25600209 to 25600343
writeRegister(0x00, 0xFF); // CS0 - 25600353 to 25600492
writeRegister(0x01, 0xFF); // CS1 - 25600506 to 25600644
writeRegister(0x16, 0xC0); // FIFO CTRL - 25600658 to 25600796
writeRegister(0x40, 0x03); // TX Buffer - 25600806 to 25600941
writeRegister(0x41, 0x09); // TX Buffer - 25600954 to 25601089
writeRegister(0x44, 0x23); // TX Buffer - 25601101 to 25601236
writeRegister(0x45, 0x01); // TX Buffer - 25601250 to 25601384
writeRegister(0x46, 0x13); // TX Buffer - 25601398 to 25601533
writeRegister(0x04, 0x07); // TX - 25601547 to 25601681
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25613728 to 25613861
writeRegister(0x00, 0xFF); // CS0 - 25613874 to 25614012
writeRegister(0x01, 0xFF); // CS1 - 25614024 to 25614164
writeRegister(0x0B, 0x1D); // RC Ack Config - 25614180 to 25614315
writeRegister(0x16, 0x10); // FIFO CTRL - 25614329 to 25614463
writeRegister(0x00, 0xFF); // CS0 - 25614477 to 25614613
writeRegister(0x01, 0xFF); // CS1 - 25614627 to 25614768
writeRegister(0x07, 0x1A); // Channel Selection - 25614783 to 25614918
writeRegister(0x0E, 0x5A); // ADDR - 25614932 to 25615071
writeRegister(0x0F, 0x00); // ADDR - 25615082 to 25615219
writeRegister(0x10, 0x5A); // ADDR - 25615230 to 25615368
writeRegister(0x11, 0x5A); // PEER - 25615378 to 25615517
writeRegister(0x12, 0x00); // PEER - 25615527 to 25615668
writeRegister(0x13, 0x5A); // PEER - 25615674 to 25615813
writeRegister(0x04, 0x02); // RX Enable - 25615824 to 25615957
writeRegister(0x02, 0x80); // Int1Msk - 25615971 to 25616104
writeRegister(0x03, 0x00); // Int2Msk - 25616118 to 25616251
writeRegister(0x00, 0xFF); // CS0 - 25616261 to 25616402
writeRegister(0x01, 0xFF); // CS1 - 25616414 to 25616557
delay(13); // Delay 13219 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25629643 to 25629776
writeRegister(0x00, 0xFF); // CS0 - 25629786 to 25629927
writeRegister(0x01, 0xFF); // CS1 - 25629939 to 25630083
writeRegister(0x0B, 0x0D); // RC Ack Config - 25630090 to 25630230
writeRegister(0x08, 0x31); // Unknown - 25630239 to 25630378
writeRegister(0x0C, 0x02); // Unknown - 25630387 to 25630527
writeRegister(0x00, 0xFF); // CS0 - 25630536 to 25630677
writeRegister(0x01, 0xFF); // CS1 - 25630689 to 25630834
writeRegister(0x07, 0x1A); // Channel Selection - 25630845 to 25630980
writeRegister(0x0E, 0x5A); // ADDR - 25630995 to 25631134
writeRegister(0x0F, 0x00); // ADDR - 25631144 to 25631280
writeRegister(0x10, 0x5A); // ADDR - 25631292 to 25631427
writeRegister(0x11, 0x5A); // PEER - 25631441 to 25631579
writeRegister(0x12, 0x00); // PEER - 25631590 to 25631723
writeRegister(0x13, 0x5A); // PEER - 25631737 to 25631872
writeRegister(0x14, 0x1F); // TX Length - 25631886 to 25632025
writeRegister(0x02, 0x40); // Int1Msk - 25632035 to 25632169
writeRegister(0x03, 0x00); // Int2Msk - 25632182 to 25632316
writeRegister(0x00, 0xFF); // CS0 - 25632329 to 25632467
writeRegister(0x01, 0xFF); // CS1 - 25632479 to 25632619
writeRegister(0x16, 0xC0); // FIFO CTRL - 25632634 to 25632769
writeRegister(0x40, 0x03); // TX Buffer - 25632783 to 25632916
writeRegister(0x41, 0x09); // TX Buffer - 25632927 to 25633064
writeRegister(0x44, 0x23); // TX Buffer - 25633075 to 25633214
writeRegister(0x45, 0x01); // TX Buffer - 25633223 to 25633365
writeRegister(0x46, 0x13); // TX Buffer - 25633371 to 25633511
writeRegister(0x04, 0x07); // TX - 25633520 to 25633662
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25645701 to 25645834
writeRegister(0x00, 0xFF); // CS0 - 25645848 to 25645987
writeRegister(0x01, 0xFF); // CS1 - 25645997 to 25646139
writeRegister(0x0B, 0x1D); // RC Ack Config - 25646153 to 25646293
writeRegister(0x16, 0x10); // FIFO CTRL - 25646302 to 25646440
writeRegister(0x00, 0xFF); // CS0 - 25646450 to 25646591
writeRegister(0x01, 0xFF); // CS1 - 25646603 to 25646740
writeRegister(0x07, 0x1A); // Channel Selection - 25646756 to 25646894
writeRegister(0x0E, 0x5A); // ADDR - 25646909 to 25647045
writeRegister(0x0F, 0x00); // ADDR - 25647058 to 25647194
writeRegister(0x10, 0x5A); // ADDR - 25647206 to 25647341
writeRegister(0x11, 0x5A); // PEER - 25647355 to 25647490
writeRegister(0x12, 0x00); // PEER - 25647504 to 25647637
writeRegister(0x13, 0x5A); // PEER - 25647651 to 25647786
writeRegister(0x04, 0x02); // RX Enable - 25647800 to 25647933
writeRegister(0x02, 0x80); // Int1Msk - 25647944 to 25648083
writeRegister(0x03, 0x00); // Int2Msk - 25648091 to 25648224
writeRegister(0x00, 0xFF); // CS0 - 25648238 to 25648381
writeRegister(0x01, 0xFF); // CS1 - 25648388 to 25648529
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25661756 to 25661889
writeRegister(0x00, 0xFF); // CS0 - 25661903 to 25662047
writeRegister(0x01, 0xFF); // CS1 - 25662053 to 25662194
writeRegister(0x0B, 0x0D); // RC Ack Config - 25662207 to 25662342
writeRegister(0x08, 0x31); // Unknown - 25662356 to 25662490
writeRegister(0x0C, 0x02); // Unknown - 25662504 to 25662638
writeRegister(0x00, 0xFF); // CS0 - 25662653 to 25662797
writeRegister(0x01, 0xFF); // CS1 - 25662803 to 25662944
writeRegister(0x07, 0x1A); // Channel Selection - 25662959 to 25663097
writeRegister(0x0E, 0x5A); // ADDR - 25663108 to 25663247
writeRegister(0x0F, 0x00); // ADDR - 25663261 to 25663395
writeRegister(0x10, 0x5A); // ADDR - 25663406 to 25663544
writeRegister(0x11, 0x5A); // PEER - 25663554 to 25663693
writeRegister(0x12, 0x00); // PEER - 25663707 to 25663840
writeRegister(0x13, 0x5A); // PEER - 25663850 to 25663989
writeRegister(0x14, 0x1F); // TX Length - 25664000 to 25664140
writeRegister(0x02, 0x40); // Int1Msk - 25664152 to 25664286
writeRegister(0x03, 0x00); // Int2Msk - 25664296 to 25664429
writeRegister(0x00, 0xFF); // CS0 - 25664443 to 25664584
writeRegister(0x01, 0xFF); // CS1 - 25664593 to 25664734
writeRegister(0x16, 0xC0); // FIFO CTRL - 25664748 to 25664882
writeRegister(0x40, 0x03); // TX Buffer - 25664896 to 25665031
writeRegister(0x41, 0x09); // TX Buffer - 25665044 to 25665179
writeRegister(0x44, 0x23); // TX Buffer - 25665192 to 25665326
writeRegister(0x45, 0x01); // TX Buffer - 25665340 to 25665474
writeRegister(0x46, 0x13); // TX Buffer - 25665488 to 25665623
writeRegister(0x04, 0x07); // TX - 25665637 to 25665771
delay(12); // Delay 12041 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25677680 to 25677812
writeRegister(0x00, 0xFF); // CS0 - 25677826 to 25677970
writeRegister(0x01, 0xFF); // CS1 - 25677976 to 25678117
writeRegister(0x0B, 0x1D); // RC Ack Config - 25678131 to 25678274
writeRegister(0x16, 0x10); // FIFO CTRL - 25678281 to 25678415
writeRegister(0x00, 0xFF); // CS0 - 25678429 to 25678568
writeRegister(0x01, 0xFF); // CS1 - 25678579 to 25678720
writeRegister(0x07, 0x1A); // Channel Selection - 25678734 to 25678873
writeRegister(0x0E, 0x5A); // ADDR - 25678887 to 25679023
writeRegister(0x0F, 0x00); // ADDR - 25679037 to 25679171
writeRegister(0x10, 0x5A); // ADDR - 25679185 to 25679319
writeRegister(0x11, 0x5A); // PEER - 25679333 to 25679468
writeRegister(0x12, 0x00); // PEER - 25679482 to 25679615
writeRegister(0x13, 0x5A); // PEER - 25679626 to 25679765
writeRegister(0x04, 0x02); // RX Enable - 25679779 to 25679912
writeRegister(0x02, 0x80); // Int1Msk - 25679922 to 25680055
writeRegister(0x03, 0x00); // Int2Msk - 25680069 to 25680202
writeRegister(0x00, 0xFF); // CS0 - 25680216 to 25680352
writeRegister(0x01, 0xFF); // CS1 - 25680366 to 25680506
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25693735 to 25693868
writeRegister(0x00, 0xFF); // CS0 - 25693881 to 25694019
writeRegister(0x01, 0xFF); // CS1 - 25694031 to 25694171
writeRegister(0x0B, 0x0D); // RC Ack Config - 25694186 to 25694322
writeRegister(0x08, 0x31); // Unknown - 25694335 to 25694470
writeRegister(0x0C, 0x02); // Unknown - 25694483 to 25694616
writeRegister(0x00, 0xFF); // CS0 - 25694631 to 25694769
writeRegister(0x01, 0xFF); // CS1 - 25694781 to 25694921
writeRegister(0x07, 0x1A); // Channel Selection - 25694937 to 25695072
writeRegister(0x0E, 0x5A); // ADDR - 25695087 to 25695226
writeRegister(0x0F, 0x00); // ADDR - 25695236 to 25695374
writeRegister(0x10, 0x5A); // ADDR - 25695384 to 25695522
writeRegister(0x11, 0x5A); // PEER - 25695533 to 25695671
writeRegister(0x12, 0x00); // PEER - 25695682 to 25695821
writeRegister(0x13, 0x5A); // PEER - 25695829 to 25695968
writeRegister(0x14, 0x1F); // TX Length - 25695978 to 25696117
writeRegister(0x02, 0x40); // Int1Msk - 25696131 to 25696264
writeRegister(0x03, 0x00); // Int2Msk - 25696274 to 25696408
writeRegister(0x00, 0xFF); // CS0 - 25696421 to 25696565
writeRegister(0x01, 0xFF); // CS1 - 25696571 to 25696711
writeRegister(0x16, 0xC0); // FIFO CTRL - 25696726 to 25696861
writeRegister(0x40, 0x03); // TX Buffer - 25696875 to 25697008
writeRegister(0x41, 0x09); // TX Buffer - 25697022 to 25697156
writeRegister(0x44, 0x23); // TX Buffer - 25697170 to 25697306
writeRegister(0x45, 0x01); // TX Buffer - 25697318 to 25697454
writeRegister(0x46, 0x13); // TX Buffer - 25697463 to 25697603
writeRegister(0x04, 0x07); // TX - 25697615 to 25697751
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25709648 to 25709781
writeRegister(0x00, 0xFF); // CS0 - 25709791 to 25709932
writeRegister(0x01, 0xFF); // CS1 - 25709945 to 25710081
writeRegister(0x0B, 0x1D); // RC Ack Config - 25710097 to 25710237
writeRegister(0x16, 0x10); // FIFO CTRL - 25710249 to 25710384
writeRegister(0x00, 0xFF); // CS0 - 25710397 to 25710535
writeRegister(0x01, 0xFF); // CS1 - 25710547 to 25710687
writeRegister(0x07, 0x1A); // Channel Selection - 25710703 to 25710838
writeRegister(0x0E, 0x5A); // ADDR - 25710853 to 25710992
writeRegister(0x0F, 0x00); // ADDR - 25711002 to 25711144
writeRegister(0x10, 0x5A); // ADDR - 25711150 to 25711291
writeRegister(0x11, 0x5A); // PEER - 25711299 to 25711437
writeRegister(0x12, 0x00); // PEER - 25711447 to 25711581
writeRegister(0x13, 0x5A); // PEER - 25711594 to 25711738
writeRegister(0x04, 0x02); // RX Enable - 25711744 to 25711877
writeRegister(0x02, 0x80); // Int1Msk - 25711891 to 25712024
writeRegister(0x03, 0x00); // Int2Msk - 25712034 to 25712174
writeRegister(0x00, 0xFF); // CS0 - 25712181 to 25712322
writeRegister(0x01, 0xFF); // CS1 - 25712331 to 25712471
delay(13); // Delay 13375 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25725714 to 25725846
writeRegister(0x00, 0xFF); // CS0 - 25725860 to 25725996
writeRegister(0x01, 0xFF); // CS1 - 25726010 to 25726150
writeRegister(0x0B, 0x0D); // RC Ack Config - 25726164 to 25726301
writeRegister(0x08, 0x31); // Unknown - 25726313 to 25726449
writeRegister(0x0C, 0x02); // Unknown - 25726461 to 25726595
writeRegister(0x00, 0xFF); // CS0 - 25726610 to 25726746
writeRegister(0x01, 0xFF); // CS1 - 25726760 to 25726900
writeRegister(0x07, 0x1A); // Channel Selection - 25726916 to 25727051
writeRegister(0x0E, 0x5A); // ADDR - 25727066 to 25727205
writeRegister(0x0F, 0x00); // ADDR - 25727215 to 25727353
writeRegister(0x10, 0x5A); // ADDR - 25727363 to 25727501
writeRegister(0x11, 0x5A); // PEER - 25727511 to 25727650
writeRegister(0x12, 0x00); // PEER - 25727660 to 25727794
writeRegister(0x13, 0x5A); // PEER - 25727807 to 25727946
writeRegister(0x14, 0x1F); // TX Length - 25727957 to 25728097
writeRegister(0x02, 0x40); // Int1Msk - 25728110 to 25728243
writeRegister(0x03, 0x00); // Int2Msk - 25728253 to 25728386
writeRegister(0x00, 0xFF); // CS0 - 25728400 to 25728544
writeRegister(0x01, 0xFF); // CS1 - 25728550 to 25728690
writeRegister(0x16, 0xC0); // FIFO CTRL - 25728705 to 25728840
writeRegister(0x40, 0x03); // TX Buffer - 25728853 to 25728987
writeRegister(0x41, 0x09); // TX Buffer - 25729001 to 25729136
writeRegister(0x44, 0x23); // TX Buffer - 25729149 to 25729283
writeRegister(0x45, 0x01); // TX Buffer - 25729297 to 25729431
writeRegister(0x46, 0x13); // TX Buffer - 25729442 to 25729580
writeRegister(0x04, 0x07); // TX - 25729594 to 25729728
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25741775 to 25741908
writeRegister(0x00, 0xFF); // CS0 - 25741918 to 25742059
writeRegister(0x01, 0xFF); // CS1 - 25742072 to 25742208
writeRegister(0x0B, 0x1D); // RC Ack Config - 25742223 to 25742364
writeRegister(0x16, 0x10); // FIFO CTRL - 25742376 to 25742512
writeRegister(0x00, 0xFF); // CS0 - 25742521 to 25742660
writeRegister(0x01, 0xFF); // CS1 - 25742674 to 25742818
writeRegister(0x07, 0x1A); // Channel Selection - 25742830 to 25742965
writeRegister(0x0E, 0x5A); // ADDR - 25742980 to 25743123
writeRegister(0x0F, 0x00); // ADDR - 25743129 to 25743263
writeRegister(0x10, 0x5A); // ADDR - 25743277 to 25743412
writeRegister(0x11, 0x5A); // PEER - 25743425 to 25743567
writeRegister(0x12, 0x00); // PEER - 25743574 to 25743708
writeRegister(0x13, 0x5A); // PEER - 25743721 to 25743857
writeRegister(0x04, 0x02); // RX Enable - 25743871 to 25744004
writeRegister(0x02, 0x80); // Int1Msk - 25744018 to 25744151
writeRegister(0x03, 0x00); // Int2Msk - 25744161 to 25744295
writeRegister(0x00, 0xFF); // CS0 - 25744308 to 25744449
writeRegister(0x01, 0xFF); // CS1 - 25744458 to 25744598
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25757678 to 25757811
writeRegister(0x00, 0xFF); // CS0 - 25757824 to 25757968
writeRegister(0x01, 0xFF); // CS1 - 25757974 to 25758114
writeRegister(0x0B, 0x0D); // RC Ack Config - 25758129 to 25758265
writeRegister(0x08, 0x31); // Unknown - 25758278 to 25758413
writeRegister(0x0C, 0x02); // Unknown - 25758426 to 25758559
writeRegister(0x00, 0xFF); // CS0 - 25758575 to 25758718
writeRegister(0x01, 0xFF); // CS1 - 25758724 to 25758866
writeRegister(0x07, 0x1A); // Channel Selection - 25758880 to 25759019
writeRegister(0x0E, 0x5A); // ADDR - 25759030 to 25759169
writeRegister(0x0F, 0x00); // ADDR - 25759183 to 25759317
writeRegister(0x10, 0x5A); // ADDR - 25759331 to 25759465
writeRegister(0x11, 0x5A); // PEER - 25759479 to 25759614
writeRegister(0x12, 0x00); // PEER - 25759628 to 25759761
writeRegister(0x13, 0x5A); // PEER - 25759772 to 25759911
writeRegister(0x14, 0x1F); // TX Length - 25759925 to 25760060
writeRegister(0x02, 0x40); // Int1Msk - 25760074 to 25760207
writeRegister(0x03, 0x00); // Int2Msk - 25760217 to 25760351
writeRegister(0x00, 0xFF); // CS0 - 25760364 to 25760504
writeRegister(0x01, 0xFF); // CS1 - 25760514 to 25760654
writeRegister(0x16, 0xC0); // FIFO CTRL - 25760669 to 25760804
writeRegister(0x40, 0x03); // TX Buffer - 25760818 to 25760951
writeRegister(0x41, 0x09); // TX Buffer - 25760965 to 25761099
writeRegister(0x44, 0x23); // TX Buffer - 25761113 to 25761249
writeRegister(0x45, 0x01); // TX Buffer - 25761262 to 25761397
writeRegister(0x46, 0x13); // TX Buffer - 25761409 to 25761546
writeRegister(0x04, 0x07); // TX - 25761558 to 25761694
delay(12); // Delay 12188 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25773749 to 25773882
writeRegister(0x00, 0xFF); // CS0 - 25773896 to 25774039
writeRegister(0x01, 0xFF); // CS1 - 25774046 to 25774187
writeRegister(0x0B, 0x1D); // RC Ack Config - 25774201 to 25774344
writeRegister(0x16, 0x10); // FIFO CTRL - 25774350 to 25774485
writeRegister(0x00, 0xFF); // CS0 - 25774498 to 25774639
writeRegister(0x01, 0xFF); // CS1 - 25774648 to 25774788
writeRegister(0x07, 0x1A); // Channel Selection - 25774804 to 25774943
writeRegister(0x0E, 0x5A); // ADDR - 25774957 to 25775093
writeRegister(0x0F, 0x00); // ADDR - 25775107 to 25775241
writeRegister(0x10, 0x5A); // ADDR - 25775255 to 25775389
writeRegister(0x11, 0x5A); // PEER - 25775403 to 25775538
writeRegister(0x12, 0x00); // PEER - 25775552 to 25775685
writeRegister(0x13, 0x5A); // PEER - 25775695 to 25775835
writeRegister(0x04, 0x02); // RX Enable - 25775848 to 25775982
writeRegister(0x02, 0x80); // Int1Msk - 25775992 to 25776125
writeRegister(0x03, 0x00); // Int2Msk - 25776139 to 25776272
writeRegister(0x00, 0xFF); // CS0 - 25776286 to 25776423
writeRegister(0x01, 0xFF); // CS1 - 25776436 to 25776577
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25789656 to 25789788
writeRegister(0x00, 0xFF); // CS0 - 25789802 to 25789938
writeRegister(0x01, 0xFF); // CS1 - 25789952 to 25790093
writeRegister(0x0B, 0x0D); // RC Ack Config - 25790103 to 25790241
writeRegister(0x08, 0x31); // Unknown - 25790255 to 25790389
writeRegister(0x0C, 0x02); // Unknown - 25790400 to 25790537
writeRegister(0x00, 0xFF); // CS0 - 25790552 to 25790688
writeRegister(0x01, 0xFF); // CS1 - 25790702 to 25790842
writeRegister(0x07, 0x1A); // Channel Selection - 25790858 to 25790993
writeRegister(0x0E, 0x5A); // ADDR - 25791007 to 25791148
writeRegister(0x0F, 0x00); // ADDR - 25791157 to 25791294
writeRegister(0x10, 0x5A); // ADDR - 25791305 to 25791443
writeRegister(0x11, 0x5A); // PEER - 25791453 to 25791592
writeRegister(0x12, 0x00); // PEER - 25791602 to 25791735
writeRegister(0x13, 0x5A); // PEER - 25791749 to 25791888
writeRegister(0x14, 0x1F); // TX Length - 25791899 to 25792039
writeRegister(0x02, 0x40); // Int1Msk - 25792048 to 25792181
writeRegister(0x03, 0x00); // Int2Msk - 25792195 to 25792328
writeRegister(0x00, 0xFF); // CS0 - 25792342 to 25792478
writeRegister(0x01, 0xFF); // CS1 - 25792492 to 25792633
writeRegister(0x16, 0xC0); // FIFO CTRL - 25792647 to 25792781
writeRegister(0x40, 0x03); // TX Buffer - 25792795 to 25792930
writeRegister(0x41, 0x09); // TX Buffer - 25792943 to 25793078
writeRegister(0x44, 0x23); // TX Buffer - 25793087 to 25793225
writeRegister(0x45, 0x01); // TX Buffer - 25793236 to 25793373
writeRegister(0x46, 0x13); // TX Buffer - 25793384 to 25793522
writeRegister(0x04, 0x07); // TX - 25793533 to 25793670
delay(12); // Delay 12176 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25805717 to 25805846
writeRegister(0x00, 0xFF); // CS0 - 25805860 to 25806001
writeRegister(0x01, 0xFF); // CS1 - 25806010 to 25806150
writeRegister(0x0B, 0x1D); // RC Ack Config - 25806165 to 25806304
writeRegister(0x16, 0x10); // FIFO CTRL - 25806315 to 25806452
writeRegister(0x00, 0xFF); // CS0 - 25806463 to 25806602
writeRegister(0x01, 0xFF); // CS1 - 25806616 to 25806754
writeRegister(0x07, 0x1A); // Channel Selection - 25806772 to 25806907
writeRegister(0x0E, 0x5A); // ADDR - 25806921 to 25807057
writeRegister(0x0F, 0x00); // ADDR - 25807071 to 25807205
writeRegister(0x10, 0x5A); // ADDR - 25807219 to 25807354
writeRegister(0x11, 0x5A); // PEER - 25807367 to 25807504
writeRegister(0x12, 0x00); // PEER - 25807516 to 25807649
writeRegister(0x13, 0x5A); // PEER - 25807663 to 25807799
writeRegister(0x04, 0x02); // RX Enable - 25807813 to 25807946
writeRegister(0x02, 0x80); // Int1Msk - 25807960 to 25808093
writeRegister(0x03, 0x00); // Int2Msk - 25808103 to 25808236
writeRegister(0x00, 0xFF); // CS0 - 25808250 to 25808394
writeRegister(0x01, 0xFF); // CS1 - 25808400 to 25808540
delay(13); // Delay 13374 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25821781 to 25821914
writeRegister(0x00, 0xFF); // CS0 - 25821924 to 25822065
writeRegister(0x01, 0xFF); // CS1 - 25822078 to 25822214
writeRegister(0x0B, 0x0D); // RC Ack Config - 25822229 to 25822371
writeRegister(0x08, 0x31); // Unknown - 25822377 to 25822513
writeRegister(0x0C, 0x02); // Unknown - 25822525 to 25822659
writeRegister(0x00, 0xFF); // CS0 - 25822674 to 25822815
writeRegister(0x01, 0xFF); // CS1 - 25822828 to 25822964
writeRegister(0x07, 0x1A); // Channel Selection - 25822980 to 25823119
writeRegister(0x0E, 0x5A); // ADDR - 25823133 to 25823269
writeRegister(0x0F, 0x00); // ADDR - 25823283 to 25823417
writeRegister(0x10, 0x5A); // ADDR - 25823431 to 25823565
writeRegister(0x11, 0x5A); // PEER - 25823579 to 25823714
writeRegister(0x12, 0x00); // PEER - 25823728 to 25823861
writeRegister(0x13, 0x5A); // PEER - 25823875 to 25824011
writeRegister(0x14, 0x1F); // TX Length - 25824024 to 25824161
writeRegister(0x02, 0x40); // Int1Msk - 25824174 to 25824307
writeRegister(0x03, 0x00); // Int2Msk - 25824321 to 25824454
writeRegister(0x00, 0xFF); // CS0 - 25824464 to 25824605
writeRegister(0x01, 0xFF); // CS1 - 25824618 to 25824762
writeRegister(0x16, 0xC0); // FIFO CTRL - 25824769 to 25824907
writeRegister(0x40, 0x03); // TX Buffer - 25824917 to 25825059
writeRegister(0x41, 0x09); // TX Buffer - 25825065 to 25825199
writeRegister(0x44, 0x23); // TX Buffer - 25825213 to 25825349
writeRegister(0x45, 0x01); // TX Buffer - 25825361 to 25825497
writeRegister(0x46, 0x13); // TX Buffer - 25825509 to 25825644
writeRegister(0x04, 0x07); // TX - 25825658 to 25825792
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25837691 to 25837824
writeRegister(0x00, 0xFF); // CS0 - 25837838 to 25837975
writeRegister(0x01, 0xFF); // CS1 - 25837988 to 25838129
writeRegister(0x0B, 0x1D); // RC Ack Config - 25838143 to 25838280
writeRegister(0x16, 0x10); // FIFO CTRL - 25838292 to 25838426
writeRegister(0x00, 0xFF); // CS0 - 25838440 to 25838581
writeRegister(0x01, 0xFF); // CS1 - 25838590 to 25838730
writeRegister(0x07, 0x1A); // Channel Selection - 25838746 to 25838886
writeRegister(0x0E, 0x5A); // ADDR - 25838896 to 25839035
writeRegister(0x0F, 0x00); // ADDR - 25839048 to 25839183
writeRegister(0x10, 0x5A); // ADDR - 25839196 to 25839331
writeRegister(0x11, 0x5A); // PEER - 25839345 to 25839480
writeRegister(0x12, 0x00); // PEER - 25839494 to 25839627
writeRegister(0x13, 0x5A); // PEER - 25839637 to 25839776
writeRegister(0x04, 0x02); // RX Enable - 25839790 to 25839923
writeRegister(0x02, 0x80); // Int1Msk - 25839934 to 25840067
writeRegister(0x03, 0x00); // Int2Msk - 25840081 to 25840214
writeRegister(0x00, 0xFF); // CS0 - 25840228 to 25840365
writeRegister(0x01, 0xFF); // CS1 - 25840378 to 25840519
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25853747 to 25853879
writeRegister(0x00, 0xFF); // CS0 - 25853893 to 25854029
writeRegister(0x01, 0xFF); // CS1 - 25854043 to 25854184
writeRegister(0x0B, 0x0D); // RC Ack Config - 25854197 to 25854332
writeRegister(0x08, 0x31); // Unknown - 25854346 to 25854480
writeRegister(0x0C, 0x02); // Unknown - 25854494 to 25854628
writeRegister(0x00, 0xFF); // CS0 - 25854643 to 25854779
writeRegister(0x01, 0xFF); // CS1 - 25854793 to 25854933
writeRegister(0x07, 0x1A); // Channel Selection - 25854949 to 25855084
writeRegister(0x0E, 0x5A); // ADDR - 25855098 to 25855239
writeRegister(0x0F, 0x00); // ADDR - 25855248 to 25855387
writeRegister(0x10, 0x5A); // ADDR - 25855396 to 25855534
writeRegister(0x11, 0x5A); // PEER - 25855544 to 25855683
writeRegister(0x12, 0x00); // PEER - 25855693 to 25855826
writeRegister(0x13, 0x5A); // PEER - 25855840 to 25855979
writeRegister(0x14, 0x1F); // TX Length - 25855990 to 25856130
writeRegister(0x02, 0x40); // Int1Msk - 25856139 to 25856280
writeRegister(0x03, 0x00); // Int2Msk - 25856286 to 25856419
writeRegister(0x00, 0xFF); // CS0 - 25856433 to 25856577
writeRegister(0x01, 0xFF); // CS1 - 25856583 to 25856724
writeRegister(0x16, 0xC0); // FIFO CTRL - 25856738 to 25856872
writeRegister(0x40, 0x03); // TX Buffer - 25856886 to 25857021
writeRegister(0x41, 0x09); // TX Buffer - 25857034 to 25857169
writeRegister(0x44, 0x23); // TX Buffer - 25857178 to 25857316
writeRegister(0x45, 0x01); // TX Buffer - 25857327 to 25857464
writeRegister(0x46, 0x13); // TX Buffer - 25857475 to 25857613
writeRegister(0x04, 0x07); // TX - 25857624 to 25857761
delay(12); // Delay 12041 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25869670 to 25869802
writeRegister(0x00, 0xFF); // CS0 - 25869816 to 25869952
writeRegister(0x01, 0xFF); // CS1 - 25869966 to 25870106
writeRegister(0x0B, 0x1D); // RC Ack Config - 25870121 to 25870258
writeRegister(0x16, 0x10); // FIFO CTRL - 25870271 to 25870405
writeRegister(0x00, 0xFF); // CS0 - 25870419 to 25870562
writeRegister(0x01, 0xFF); // CS1 - 25870569 to 25870710
writeRegister(0x07, 0x1A); // Channel Selection - 25870724 to 25870863
writeRegister(0x0E, 0x5A); // ADDR - 25870874 to 25871013
writeRegister(0x0F, 0x00); // ADDR - 25871027 to 25871161
writeRegister(0x10, 0x5A); // ADDR - 25871171 to 25871310
writeRegister(0x11, 0x5A); // PEER - 25871320 to 25871458
writeRegister(0x12, 0x00); // PEER - 25871472 to 25871605
writeRegister(0x13, 0x5A); // PEER - 25871616 to 25871755
writeRegister(0x04, 0x02); // RX Enable - 25871765 to 25871906
writeRegister(0x02, 0x80); // Int1Msk - 25871912 to 25872045
writeRegister(0x03, 0x00); // Int2Msk - 25872059 to 25872192
writeRegister(0x00, 0xFF); // CS0 - 25872203 to 25872342
writeRegister(0x01, 0xFF); // CS1 - 25872356 to 25872500
delay(13); // Delay 13358 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25885725 to 25885858
writeRegister(0x00, 0xFF); // CS0 - 25885872 to 25886009
writeRegister(0x01, 0xFF); // CS1 - 25886021 to 25886163
writeRegister(0x0B, 0x0D); // RC Ack Config - 25886172 to 25886312
writeRegister(0x08, 0x31); // Unknown - 25886325 to 25886460
writeRegister(0x0C, 0x02); // Unknown - 25886469 to 25886606
writeRegister(0x00, 0xFF); // CS0 - 25886622 to 25886759
writeRegister(0x01, 0xFF); // CS1 - 25886771 to 25886913
writeRegister(0x07, 0x1A); // Channel Selection - 25886927 to 25887062
writeRegister(0x0E, 0x5A); // ADDR - 25887077 to 25887216
writeRegister(0x0F, 0x00); // ADDR - 25887226 to 25887367
writeRegister(0x10, 0x5A); // ADDR - 25887374 to 25887515
writeRegister(0x11, 0x5A); // PEER - 25887523 to 25887661
writeRegister(0x12, 0x00); // PEER - 25887672 to 25887805
writeRegister(0x13, 0x5A); // PEER - 25887819 to 25887962
writeRegister(0x14, 0x1F); // TX Length - 25887968 to 25888107
writeRegister(0x02, 0x40); // Int1Msk - 25888118 to 25888251
writeRegister(0x03, 0x00); // Int2Msk - 25888265 to 25888398
writeRegister(0x00, 0xFF); // CS0 - 25888411 to 25888549
writeRegister(0x01, 0xFF); // CS1 - 25888561 to 25888703
writeRegister(0x16, 0xC0); // FIFO CTRL - 25888716 to 25888851
writeRegister(0x40, 0x03); // TX Buffer - 25888865 to 25888998
writeRegister(0x41, 0x09); // TX Buffer - 25889009 to 25889146
writeRegister(0x44, 0x23); // TX Buffer - 25889157 to 25889296
writeRegister(0x45, 0x01); // TX Buffer - 25889305 to 25889447
writeRegister(0x46, 0x13); // TX Buffer - 25889453 to 25889593
writeRegister(0x04, 0x07); // TX - 25889602 to 25889744
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25901783 to 25901916
writeRegister(0x00, 0xFF); // CS0 - 25901930 to 25902069
writeRegister(0x01, 0xFF); // CS1 - 25902080 to 25902221
writeRegister(0x0B, 0x1D); // RC Ack Config - 25902235 to 25902375
writeRegister(0x16, 0x10); // FIFO CTRL - 25902384 to 25902522
writeRegister(0x00, 0xFF); // CS0 - 25902532 to 25902673
writeRegister(0x01, 0xFF); // CS1 - 25902686 to 25902822
writeRegister(0x07, 0x1A); // Channel Selection - 25902838 to 25902978
writeRegister(0x0E, 0x5A); // ADDR - 25902991 to 25903127
writeRegister(0x0F, 0x00); // ADDR - 25903140 to 25903275
writeRegister(0x10, 0x5A); // ADDR - 25903288 to 25903423
writeRegister(0x11, 0x5A); // PEER - 25903437 to 25903572
writeRegister(0x12, 0x00); // PEER - 25903586 to 25903719
writeRegister(0x13, 0x5A); // PEER - 25903733 to 25903868
writeRegister(0x04, 0x02); // RX Enable - 25903882 to 25904015
writeRegister(0x02, 0x80); // Int1Msk - 25904029 to 25904162
writeRegister(0x03, 0x00); // Int2Msk - 25904173 to 25904306
writeRegister(0x00, 0xFF); // CS0 - 25904320 to 25904463
writeRegister(0x01, 0xFF); // CS1 - 25904470 to 25904611
delay(13); // Delay 13220 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25917698 to 25917831
writeRegister(0x00, 0xFF); // CS0 - 25917845 to 25917984
writeRegister(0x01, 0xFF); // CS1 - 25917995 to 25918136
writeRegister(0x0B, 0x0D); // RC Ack Config - 25918149 to 25918284
writeRegister(0x08, 0x31); // Unknown - 25918298 to 25918433
writeRegister(0x0C, 0x02); // Unknown - 25918446 to 25918579
writeRegister(0x00, 0xFF); // CS0 - 25918595 to 25918734
writeRegister(0x01, 0xFF); // CS1 - 25918745 to 25918886
writeRegister(0x07, 0x1A); // Channel Selection - 25918900 to 25919039
writeRegister(0x0E, 0x5A); // ADDR - 25919050 to 25919189
writeRegister(0x0F, 0x00); // ADDR - 25919203 to 25919337
writeRegister(0x10, 0x5A); // ADDR - 25919351 to 25919486
writeRegister(0x11, 0x5A); // PEER - 25919499 to 25919634
writeRegister(0x12, 0x00); // PEER - 25919648 to 25919781
writeRegister(0x13, 0x5A); // PEER - 25919792 to 25919931
writeRegister(0x14, 0x1F); // TX Length - 25919945 to 25920080
writeRegister(0x02, 0x40); // Int1Msk - 25920094 to 25920227
writeRegister(0x03, 0x00); // Int2Msk - 25920238 to 25920377
writeRegister(0x00, 0xFF); // CS0 - 25920385 to 25920524
writeRegister(0x01, 0xFF); // CS1 - 25920535 to 25920676
writeRegister(0x16, 0xC0); // FIFO CTRL - 25920689 to 25920830
writeRegister(0x40, 0x03); // TX Buffer - 25920838 to 25920973
writeRegister(0x41, 0x09); // TX Buffer - 25920985 to 25921119
writeRegister(0x44, 0x23); // TX Buffer - 25921133 to 25921269
writeRegister(0x45, 0x01); // TX Buffer - 25921282 to 25921417
writeRegister(0x46, 0x13); // TX Buffer - 25921430 to 25921566
writeRegister(0x04, 0x07); // TX - 25921579 to 25921714
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25933760 to 25933892
writeRegister(0x00, 0xFF); // CS0 - 25933903 to 25934042
writeRegister(0x01, 0xFF); // CS1 - 25934056 to 25934200
writeRegister(0x0B, 0x1D); // RC Ack Config - 25934211 to 25934348
writeRegister(0x16, 0x10); // FIFO CTRL - 25934361 to 25934495
writeRegister(0x00, 0xFF); // CS0 - 25934509 to 25934646
writeRegister(0x01, 0xFF); // CS1 - 25934659 to 25934800
writeRegister(0x07, 0x1A); // Channel Selection - 25934814 to 25934950
writeRegister(0x0E, 0x5A); // ADDR - 25934964 to 25935103
writeRegister(0x0F, 0x00); // ADDR - 25935114 to 25935251
writeRegister(0x10, 0x5A); // ADDR - 25935261 to 25935400
writeRegister(0x11, 0x5A); // PEER - 25935410 to 25935550
writeRegister(0x12, 0x00); // PEER - 25935559 to 25935692
writeRegister(0x13, 0x5A); // PEER - 25935706 to 25935845
writeRegister(0x04, 0x02); // RX Enable - 25935855 to 25935990
writeRegister(0x02, 0x80); // Int1Msk - 25936002 to 25936135
writeRegister(0x03, 0x00); // Int2Msk - 25936149 to 25936282
writeRegister(0x00, 0xFF); // CS0 - 25936293 to 25936432
writeRegister(0x01, 0xFF); // CS1 - 25936446 to 25936584
delay(13); // Delay 13215 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25949666 to 25949799
writeRegister(0x00, 0xFF); // CS0 - 25949809 to 25949950
writeRegister(0x01, 0xFF); // CS1 - 25949962 to 25950100
writeRegister(0x0B, 0x0D); // RC Ack Config - 25950113 to 25950256
writeRegister(0x08, 0x31); // Unknown - 25950262 to 25950396
writeRegister(0x0C, 0x02); // Unknown - 25950410 to 25950544
writeRegister(0x00, 0xFF); // CS0 - 25950559 to 25950700
writeRegister(0x01, 0xFF); // CS1 - 25950712 to 25950850
writeRegister(0x07, 0x1A); // Channel Selection - 25950865 to 25951003
writeRegister(0x0E, 0x5A); // ADDR - 25951018 to 25951153
writeRegister(0x0F, 0x00); // ADDR - 25951167 to 25951301
writeRegister(0x10, 0x5A); // ADDR - 25951315 to 25951450
writeRegister(0x11, 0x5A); // PEER - 25951464 to 25951599
writeRegister(0x12, 0x00); // PEER - 25951613 to 25951746
writeRegister(0x13, 0x5A); // PEER - 25951760 to 25951895
writeRegister(0x14, 0x1F); // TX Length - 25951909 to 25952046
writeRegister(0x02, 0x40); // Int1Msk - 25952058 to 25952192
writeRegister(0x03, 0x00); // Int2Msk - 25952205 to 25952339
writeRegister(0x00, 0xFF); // CS0 - 25952349 to 25952490
writeRegister(0x01, 0xFF); // CS1 - 25952502 to 25952646
writeRegister(0x16, 0xC0); // FIFO CTRL - 25952654 to 25952792
writeRegister(0x40, 0x03); // TX Buffer - 25952802 to 25952943
writeRegister(0x41, 0x09); // TX Buffer - 25952950 to 25953085
writeRegister(0x44, 0x23); // TX Buffer - 25953098 to 25953232
writeRegister(0x45, 0x01); // TX Buffer - 25953246 to 25953380
writeRegister(0x46, 0x13); // TX Buffer - 25953394 to 25953529
writeRegister(0x04, 0x07); // TX - 25953543 to 25953677
delay(12); // Delay 12197 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25965737 to 25965874
writeRegister(0x00, 0xFF); // CS0 - 25965880 to 25966021
writeRegister(0x01, 0xFF); // CS1 - 25966030 to 25966170
writeRegister(0x0B, 0x1D); // RC Ack Config - 25966185 to 25966326
writeRegister(0x16, 0x10); // FIFO CTRL - 25966335 to 25966474
writeRegister(0x00, 0xFF); // CS0 - 25966483 to 25966622
writeRegister(0x01, 0xFF); // CS1 - 25966636 to 25966780
writeRegister(0x07, 0x1A); // Channel Selection - 25966792 to 25966927
writeRegister(0x0E, 0x5A); // ADDR - 25966942 to 25967077
writeRegister(0x0F, 0x00); // ADDR - 25967091 to 25967225
writeRegister(0x10, 0x5A); // ADDR - 25967239 to 25967374
writeRegister(0x11, 0x5A); // PEER - 25967387 to 25967523
writeRegister(0x12, 0x00); // PEER - 25967536 to 25967670
writeRegister(0x13, 0x5A); // PEER - 25967683 to 25967819
writeRegister(0x04, 0x02); // RX Enable - 25967833 to 25967966
writeRegister(0x02, 0x80); // Int1Msk - 25967980 to 25968113
writeRegister(0x03, 0x00); // Int2Msk - 25968123 to 25968257
writeRegister(0x00, 0xFF); // CS0 - 25968270 to 25968411
writeRegister(0x01, 0xFF); // CS1 - 25968420 to 25968560
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25981789 to 25981922
writeRegister(0x00, 0xFF); // CS0 - 25981936 to 25982075
writeRegister(0x01, 0xFF); // CS1 - 25982086 to 25982227
writeRegister(0x0B, 0x0D); // RC Ack Config - 25982240 to 25982375
writeRegister(0x08, 0x31); // Unknown - 25982389 to 25982524
writeRegister(0x0C, 0x02); // Unknown - 25982537 to 25982672
writeRegister(0x00, 0xFF); // CS0 - 25982686 to 25982825
writeRegister(0x01, 0xFF); // CS1 - 25982836 to 25982977
writeRegister(0x07, 0x1A); // Channel Selection - 25982991 to 25983130
writeRegister(0x0E, 0x5A); // ADDR - 25983144 to 25983280
writeRegister(0x0F, 0x00); // ADDR - 25983294 to 25983428
writeRegister(0x10, 0x5A); // ADDR - 25983442 to 25983577
writeRegister(0x11, 0x5A); // PEER - 25983590 to 25983727
writeRegister(0x12, 0x00); // PEER - 25983739 to 25983872
writeRegister(0x13, 0x5A); // PEER - 25983883 to 25984022
writeRegister(0x14, 0x1F); // TX Length - 25984036 to 25984171
writeRegister(0x02, 0x40); // Int1Msk - 25984185 to 25984318
writeRegister(0x03, 0x00); // Int2Msk - 25984332 to 25984465
writeRegister(0x00, 0xFF); // CS0 - 25984476 to 25984615
writeRegister(0x01, 0xFF); // CS1 - 25984629 to 25984767
writeRegister(0x16, 0xC0); // FIFO CTRL - 25984780 to 25984918
writeRegister(0x40, 0x03); // TX Buffer - 25984929 to 25985064
writeRegister(0x41, 0x09); // TX Buffer - 25985076 to 25985210
writeRegister(0x44, 0x23); // TX Buffer - 25985224 to 25985360
writeRegister(0x45, 0x01); // TX Buffer - 25985373 to 25985508
writeRegister(0x46, 0x13); // TX Buffer - 25985521 to 25985657
writeRegister(0x04, 0x07); // TX - 25985670 to 25985805
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 25997702 to 25997835
writeRegister(0x00, 0xFF); // CS0 - 25997849 to 25997985
writeRegister(0x01, 0xFF); // CS1 - 25997999 to 25998140
writeRegister(0x0B, 0x1D); // RC Ack Config - 25998154 to 25998291
writeRegister(0x16, 0x10); // FIFO CTRL - 25998304 to 25998438
writeRegister(0x00, 0xFF); // CS0 - 25998452 to 25998595
writeRegister(0x01, 0xFF); // CS1 - 25998601 to 25998743
writeRegister(0x07, 0x1A); // Channel Selection - 25998757 to 25998900
writeRegister(0x0E, 0x5A); // ADDR - 25998907 to 25999046
writeRegister(0x0F, 0x00); // ADDR - 25999060 to 25999194
writeRegister(0x10, 0x5A); // ADDR - 25999204 to 25999342
writeRegister(0x11, 0x5A); // PEER - 25999353 to 25999491
writeRegister(0x12, 0x00); // PEER - 25999505 to 25999638
writeRegister(0x13, 0x5A); // PEER - 25999649 to 25999788
writeRegister(0x04, 0x02); // RX Enable - 25999798 to 25999931
writeRegister(0x02, 0x80); // Int1Msk - 25999945 to 26000078
writeRegister(0x03, 0x00); // Int2Msk - 26000092 to 26000225
writeRegister(0x00, 0xFF); // CS0 - 26000236 to 26000375
writeRegister(0x01, 0xFF); // CS1 - 26000389 to 26000533
delay(13); // Delay 13358 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26013758 to 26013891
writeRegister(0x00, 0xFF); // CS0 - 26013901 to 26014042
writeRegister(0x01, 0xFF); // CS1 - 26014054 to 26014198
writeRegister(0x0B, 0x0D); // RC Ack Config - 26014205 to 26014345
writeRegister(0x08, 0x31); // Unknown - 26014354 to 26014493
writeRegister(0x0C, 0x02); // Unknown - 26014502 to 26014642
writeRegister(0x00, 0xFF); // CS0 - 26014651 to 26014792
writeRegister(0x01, 0xFF); // CS1 - 26014804 to 26014948
writeRegister(0x07, 0x1A); // Channel Selection - 26014960 to 26015095
writeRegister(0x0E, 0x5A); // ADDR - 26015110 to 26015249
writeRegister(0x0F, 0x00); // ADDR - 26015259 to 26015393
writeRegister(0x10, 0x5A); // ADDR - 26015407 to 26015542
writeRegister(0x11, 0x5A); // PEER - 26015556 to 26015694
writeRegister(0x12, 0x00); // PEER - 26015705 to 26015838
writeRegister(0x13, 0x5A); // PEER - 26015852 to 26015987
writeRegister(0x14, 0x1F); // TX Length - 26016001 to 26016140
writeRegister(0x02, 0x40); // Int1Msk - 26016150 to 26016284
writeRegister(0x03, 0x00); // Int2Msk - 26016297 to 26016431
writeRegister(0x00, 0xFF); // CS0 - 26016444 to 26016582
writeRegister(0x01, 0xFF); // CS1 - 26016594 to 26016734
writeRegister(0x16, 0xC0); // FIFO CTRL - 26016749 to 26016884
writeRegister(0x40, 0x03); // TX Buffer - 26016898 to 26017031
writeRegister(0x41, 0x09); // TX Buffer - 26017042 to 26017179
writeRegister(0x44, 0x23); // TX Buffer - 26017190 to 26017329
writeRegister(0x45, 0x01); // TX Buffer - 26017338 to 26017480
writeRegister(0x46, 0x13); // TX Buffer - 26017486 to 26017626
writeRegister(0x04, 0x07); // TX - 26017635 to 26017777
delay(12); // Delay 12037 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26029681 to 26029814
writeRegister(0x00, 0xFF); // CS0 - 26029824 to 26029965
writeRegister(0x01, 0xFF); // CS1 - 26029977 to 26030121
writeRegister(0x0B, 0x1D); // RC Ack Config - 26030133 to 26030268
writeRegister(0x16, 0x10); // FIFO CTRL - 26030282 to 26030416
writeRegister(0x00, 0xFF); // CS0 - 26030430 to 26030566
writeRegister(0x01, 0xFF); // CS1 - 26030580 to 26030721
writeRegister(0x07, 0x1A); // Channel Selection - 26030736 to 26030871
writeRegister(0x0E, 0x5A); // ADDR - 26030885 to 26031024
writeRegister(0x0F, 0x00); // ADDR - 26031035 to 26031172
writeRegister(0x10, 0x5A); // ADDR - 26031183 to 26031321
writeRegister(0x11, 0x5A); // PEER - 26031331 to 26031470
writeRegister(0x12, 0x00); // PEER - 26031480 to 26031613
writeRegister(0x13, 0x5A); // PEER - 26031627 to 26031766
writeRegister(0x04, 0x02); // RX Enable - 26031777 to 26031910
writeRegister(0x02, 0x80); // Int1Msk - 26031924 to 26032057
writeRegister(0x03, 0x00); // Int2Msk - 26032071 to 26032204
writeRegister(0x00, 0xFF); // CS0 - 26032214 to 26032355
writeRegister(0x01, 0xFF); // CS1 - 26032367 to 26032504
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26045736 to 26045869
writeRegister(0x00, 0xFF); // CS0 - 26045879 to 26046020
writeRegister(0x01, 0xFF); // CS1 - 26046033 to 26046177
writeRegister(0x0B, 0x0D); // RC Ack Config - 26046184 to 26046322
writeRegister(0x08, 0x31); // Unknown - 26046333 to 26046474
writeRegister(0x0C, 0x02); // Unknown - 26046481 to 26046614
writeRegister(0x00, 0xFF); // CS0 - 26046629 to 26046769
writeRegister(0x01, 0xFF); // CS1 - 26046783 to 26046927
writeRegister(0x07, 0x1A); // Channel Selection - 26046939 to 26047074
writeRegister(0x0E, 0x5A); // ADDR - 26047088 to 26047224
writeRegister(0x0F, 0x00); // ADDR - 26047238 to 26047372
writeRegister(0x10, 0x5A); // ADDR - 26047386 to 26047520
writeRegister(0x11, 0x5A); // PEER - 26047534 to 26047669
writeRegister(0x12, 0x00); // PEER - 26047683 to 26047816
writeRegister(0x13, 0x5A); // PEER - 26047830 to 26047966
writeRegister(0x14, 0x1F); // TX Length - 26047979 to 26048123
writeRegister(0x02, 0x40); // Int1Msk - 26048129 to 26048262
writeRegister(0x03, 0x00); // Int2Msk - 26048276 to 26048409
writeRegister(0x00, 0xFF); // CS0 - 26048423 to 26048560
writeRegister(0x01, 0xFF); // CS1 - 26048573 to 26048714
writeRegister(0x16, 0xC0); // FIFO CTRL - 26048728 to 26048862
writeRegister(0x40, 0x03); // TX Buffer - 26048876 to 26049011
writeRegister(0x41, 0x09); // TX Buffer - 26049020 to 26049162
writeRegister(0x44, 0x23); // TX Buffer - 26049168 to 26049310
writeRegister(0x45, 0x01); // TX Buffer - 26049316 to 26049452
writeRegister(0x46, 0x13); // TX Buffer - 26049464 to 26049607
writeRegister(0x04, 0x07); // TX - 26049613 to 26049749
delay(12); // Delay 12184 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26061801 to 26061933
writeRegister(0x00, 0xFF); // CS0 - 26061944 to 26062083
writeRegister(0x01, 0xFF); // CS1 - 26062097 to 26062241
writeRegister(0x0B, 0x1D); // RC Ack Config - 26062252 to 26062389
writeRegister(0x16, 0x10); // FIFO CTRL - 26062402 to 26062536
writeRegister(0x00, 0xFF); // CS0 - 26062550 to 26062687
writeRegister(0x01, 0xFF); // CS1 - 26062700 to 26062841
writeRegister(0x07, 0x1A); // Channel Selection - 26062855 to 26062992
writeRegister(0x0E, 0x5A); // ADDR - 26063005 to 26063144
writeRegister(0x0F, 0x00); // ADDR - 26063154 to 26063292
writeRegister(0x10, 0x5A); // ADDR - 26063302 to 26063442
writeRegister(0x11, 0x5A); // PEER - 26063451 to 26063589
writeRegister(0x12, 0x00); // PEER - 26063600 to 26063733
writeRegister(0x13, 0x5A); // PEER - 26063747 to 26063886
writeRegister(0x04, 0x02); // RX Enable - 26063896 to 26064029
writeRegister(0x02, 0x80); // Int1Msk - 26064043 to 26064176
writeRegister(0x03, 0x00); // Int2Msk - 26064190 to 26064323
writeRegister(0x00, 0xFF); // CS0 - 26064334 to 26064473
writeRegister(0x01, 0xFF); // CS1 - 26064487 to 26064625
delay(13); // Delay 13223 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26077716 to 26077848
writeRegister(0x00, 0xFF); // CS0 - 26077859 to 26077998
writeRegister(0x01, 0xFF); // CS1 - 26078012 to 26078156
writeRegister(0x0B, 0x0D); // RC Ack Config - 26078163 to 26078301
writeRegister(0x08, 0x31); // Unknown - 26078312 to 26078449
writeRegister(0x0C, 0x02); // Unknown - 26078460 to 26078595
writeRegister(0x00, 0xFF); // CS0 - 26078609 to 26078748
writeRegister(0x01, 0xFF); // CS1 - 26078762 to 26078906
writeRegister(0x07, 0x1A); // Channel Selection - 26078918 to 26079053
writeRegister(0x0E, 0x5A); // ADDR - 26079067 to 26079211
writeRegister(0x0F, 0x00); // ADDR - 26079217 to 26079351
writeRegister(0x10, 0x5A); // ADDR - 26079365 to 26079500
writeRegister(0x11, 0x5A); // PEER - 26079513 to 26079656
writeRegister(0x12, 0x00); // PEER - 26079662 to 26079797
writeRegister(0x13, 0x5A); // PEER - 26079809 to 26079945
writeRegister(0x14, 0x1F); // TX Length - 26079959 to 26080102
writeRegister(0x02, 0x40); // Int1Msk - 26080108 to 26080241
writeRegister(0x03, 0x00); // Int2Msk - 26080255 to 26080388
writeRegister(0x00, 0xFF); // CS0 - 26080402 to 26080538
writeRegister(0x01, 0xFF); // CS1 - 26080552 to 26080692
writeRegister(0x16, 0xC0); // FIFO CTRL - 26080707 to 26080841
writeRegister(0x40, 0x03); // TX Buffer - 26080855 to 26080990
writeRegister(0x41, 0x09); // TX Buffer - 26080999 to 26081141
writeRegister(0x44, 0x23); // TX Buffer - 26081147 to 26081289
writeRegister(0x45, 0x01); // TX Buffer - 26081296 to 26081437
writeRegister(0x46, 0x13); // TX Buffer - 26081444 to 26081586
writeRegister(0x04, 0x07); // TX - 26081593 to 26081734
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26093774 to 26093906
writeRegister(0x00, 0xFF); // CS0 - 26093920 to 26094064
writeRegister(0x01, 0xFF); // CS1 - 26094070 to 26094210
writeRegister(0x0B, 0x1D); // RC Ack Config - 26094225 to 26094367
writeRegister(0x16, 0x10); // FIFO CTRL - 26094375 to 26094515
writeRegister(0x00, 0xFF); // CS0 - 26094523 to 26094662
writeRegister(0x01, 0xFF); // CS1 - 26094673 to 26094814
writeRegister(0x07, 0x1A); // Channel Selection - 26094828 to 26094967
writeRegister(0x0E, 0x5A); // ADDR - 26094982 to 26095117
writeRegister(0x0F, 0x00); // ADDR - 26095131 to 26095265
writeRegister(0x10, 0x5A); // ADDR - 26095279 to 26095414
writeRegister(0x11, 0x5A); // PEER - 26095427 to 26095563
writeRegister(0x12, 0x00); // PEER - 26095576 to 26095711
writeRegister(0x13, 0x5A); // PEER - 26095723 to 26095859
writeRegister(0x04, 0x02); // RX Enable - 26095873 to 26096006
writeRegister(0x02, 0x80); // Int1Msk - 26096016 to 26096151
writeRegister(0x03, 0x00); // Int2Msk - 26096163 to 26096298
writeRegister(0x00, 0xFF); // CS0 - 26096310 to 26096446
writeRegister(0x01, 0xFF); // CS1 - 26096460 to 26096600
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26109680 to 26109813
writeRegister(0x00, 0xFF); // CS0 - 26109826 to 26109964
writeRegister(0x01, 0xFF); // CS1 - 26109976 to 26110116
writeRegister(0x0B, 0x0D); // RC Ack Config - 26110131 to 26110267
writeRegister(0x08, 0x31); // Unknown - 26110280 to 26110415
writeRegister(0x0C, 0x02); // Unknown - 26110428 to 26110561
writeRegister(0x00, 0xFF); // CS0 - 26110576 to 26110714
writeRegister(0x01, 0xFF); // CS1 - 26110726 to 26110866
writeRegister(0x07, 0x1A); // Channel Selection - 26110882 to 26111017
writeRegister(0x0E, 0x5A); // ADDR - 26111032 to 26111171
writeRegister(0x0F, 0x00); // ADDR - 26111181 to 26111319
writeRegister(0x10, 0x5A); // ADDR - 26111329 to 26111467
writeRegister(0x11, 0x5A); // PEER - 26111478 to 26111616
writeRegister(0x12, 0x00); // PEER - 26111627 to 26111760
writeRegister(0x13, 0x5A); // PEER - 26111774 to 26111913
writeRegister(0x14, 0x1F); // TX Length - 26111923 to 26112062
writeRegister(0x02, 0x40); // Int1Msk - 26112072 to 26112212
writeRegister(0x03, 0x00); // Int2Msk - 26112219 to 26112353
writeRegister(0x00, 0xFF); // CS0 - 26112366 to 26112510
writeRegister(0x01, 0xFF); // CS1 - 26112516 to 26112656
writeRegister(0x16, 0xC0); // FIFO CTRL - 26112671 to 26112806
writeRegister(0x40, 0x03); // TX Buffer - 26112820 to 26112953
writeRegister(0x41, 0x09); // TX Buffer - 26112967 to 26113101
writeRegister(0x44, 0x23); // TX Buffer - 26113112 to 26113251
writeRegister(0x45, 0x01); // TX Buffer - 26113260 to 26113399
writeRegister(0x46, 0x13); // TX Buffer - 26113408 to 26113548
writeRegister(0x04, 0x07); // TX - 26113557 to 26113696
delay(12); // Delay 12188 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26125751 to 26125884
writeRegister(0x00, 0xFF); // CS0 - 26125898 to 26126035
writeRegister(0x01, 0xFF); // CS1 - 26126048 to 26126189
writeRegister(0x0B, 0x1D); // RC Ack Config - 26126203 to 26126340
writeRegister(0x16, 0x10); // FIFO CTRL - 26126352 to 26126488
writeRegister(0x00, 0xFF); // CS0 - 26126500 to 26126644
writeRegister(0x01, 0xFF); // CS1 - 26126650 to 26126790
writeRegister(0x07, 0x1A); // Channel Selection - 26126806 to 26126949
writeRegister(0x0E, 0x5A); // ADDR - 26126956 to 26127095
writeRegister(0x0F, 0x00); // ADDR - 26127108 to 26127243
writeRegister(0x10, 0x5A); // ADDR - 26127253 to 26127391
writeRegister(0x11, 0x5A); // PEER - 26127401 to 26127540
writeRegister(0x12, 0x00); // PEER - 26127554 to 26127687
writeRegister(0x13, 0x5A); // PEER - 26127697 to 26127836
writeRegister(0x04, 0x02); // RX Enable - 26127847 to 26127980
writeRegister(0x02, 0x80); // Int1Msk - 26127994 to 26128127
writeRegister(0x03, 0x00); // Int2Msk - 26128141 to 26128274
writeRegister(0x00, 0xFF); // CS0 - 26128284 to 26128425
writeRegister(0x01, 0xFF); // CS1 - 26128438 to 26128582
delay(13); // Delay 13357 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26141807 to 26141939
writeRegister(0x00, 0xFF); // CS0 - 26141950 to 26142089
writeRegister(0x01, 0xFF); // CS1 - 26142103 to 26142247
writeRegister(0x0B, 0x0D); // RC Ack Config - 26142254 to 26142394
writeRegister(0x08, 0x31); // Unknown - 26142403 to 26142540
writeRegister(0x0C, 0x02); // Unknown - 26142551 to 26142692
writeRegister(0x00, 0xFF); // CS0 - 26142700 to 26142839
writeRegister(0x01, 0xFF); // CS1 - 26142853 to 26142997
writeRegister(0x07, 0x1A); // Channel Selection - 26143009 to 26143144
writeRegister(0x0E, 0x5A); // ADDR - 26143159 to 26143298
writeRegister(0x0F, 0x00); // ADDR - 26143308 to 26143442
writeRegister(0x10, 0x5A); // ADDR - 26143456 to 26143591
writeRegister(0x11, 0x5A); // PEER - 26143604 to 26143743
writeRegister(0x12, 0x00); // PEER - 26143753 to 26143888
writeRegister(0x13, 0x5A); // PEER - 26143900 to 26144036
writeRegister(0x14, 0x1F); // TX Length - 26144050 to 26144190
writeRegister(0x02, 0x40); // Int1Msk - 26144199 to 26144332
writeRegister(0x03, 0x00); // Int2Msk - 26144346 to 26144479
writeRegister(0x00, 0xFF); // CS0 - 26144493 to 26144629
writeRegister(0x01, 0xFF); // CS1 - 26144643 to 26144783
writeRegister(0x16, 0xC0); // FIFO CTRL - 26144798 to 26144934
writeRegister(0x40, 0x03); // TX Buffer - 26144946 to 26145081
writeRegister(0x41, 0x09); // TX Buffer - 26145090 to 26145229
writeRegister(0x44, 0x23); // TX Buffer - 26145238 to 26145376
writeRegister(0x45, 0x01); // TX Buffer - 26145387 to 26145528
writeRegister(0x46, 0x13); // TX Buffer - 26145535 to 26145673
writeRegister(0x04, 0x07); // TX - 26145684 to 26145825
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26157716 to 26157849
writeRegister(0x00, 0xFF); // CS0 - 26157863 to 26158004
writeRegister(0x01, 0xFF); // CS1 - 26158013 to 26158154
writeRegister(0x0B, 0x1D); // RC Ack Config - 26158168 to 26158307
writeRegister(0x16, 0x10); // FIFO CTRL - 26158318 to 26158455
writeRegister(0x00, 0xFF); // CS0 - 26158466 to 26158605
writeRegister(0x01, 0xFF); // CS1 - 26158619 to 26158757
writeRegister(0x07, 0x1A); // Channel Selection - 26158771 to 26158910
writeRegister(0x0E, 0x5A); // ADDR - 26158924 to 26159060
writeRegister(0x0F, 0x00); // ADDR - 26159074 to 26159208
writeRegister(0x10, 0x5A); // ADDR - 26159222 to 26159356
writeRegister(0x11, 0x5A); // PEER - 26159370 to 26159505
writeRegister(0x12, 0x00); // PEER - 26159519 to 26159652
writeRegister(0x13, 0x5A); // PEER - 26159666 to 26159802
writeRegister(0x04, 0x02); // RX Enable - 26159816 to 26159949
writeRegister(0x02, 0x80); // Int1Msk - 26159963 to 26160096
writeRegister(0x03, 0x00); // Int2Msk - 26160106 to 26160239
writeRegister(0x00, 0xFF); // CS0 - 26160253 to 26160397
writeRegister(0x01, 0xFF); // CS1 - 26160403 to 26160543
delay(13); // Delay 13378 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26173784 to 26173921
writeRegister(0x00, 0xFF); // CS0 - 26173927 to 26174068
writeRegister(0x01, 0xFF); // CS1 - 26174077 to 26174217
writeRegister(0x0B, 0x0D); // RC Ack Config - 26174231 to 26174374
writeRegister(0x08, 0x31); // Unknown - 26174380 to 26174516
writeRegister(0x0C, 0x02); // Unknown - 26174528 to 26174662
writeRegister(0x00, 0xFF); // CS0 - 26174677 to 26174818
writeRegister(0x01, 0xFF); // CS1 - 26174827 to 26174967
writeRegister(0x07, 0x1A); // Channel Selection - 26174983 to 26175123
writeRegister(0x0E, 0x5A); // ADDR - 26175136 to 26175272
writeRegister(0x0F, 0x00); // ADDR - 26175285 to 26175420
writeRegister(0x10, 0x5A); // ADDR - 26175433 to 26175568
writeRegister(0x11, 0x5A); // PEER - 26175582 to 26175717
writeRegister(0x12, 0x00); // PEER - 26175731 to 26175864
writeRegister(0x13, 0x5A); // PEER - 26175878 to 26176013
writeRegister(0x14, 0x1F); // TX Length - 26176027 to 26176164
writeRegister(0x02, 0x40); // Int1Msk - 26176177 to 26176310
writeRegister(0x03, 0x00); // Int2Msk - 26176324 to 26176457
writeRegister(0x00, 0xFF); // CS0 - 26176467 to 26176608
writeRegister(0x01, 0xFF); // CS1 - 26176620 to 26176757
writeRegister(0x16, 0xC0); // FIFO CTRL - 26176772 to 26176910
writeRegister(0x40, 0x03); // TX Buffer - 26176920 to 26177054
writeRegister(0x41, 0x09); // TX Buffer - 26177068 to 26177203
writeRegister(0x44, 0x23); // TX Buffer - 26177216 to 26177350
writeRegister(0x45, 0x01); // TX Buffer - 26177364 to 26177498
writeRegister(0x46, 0x13); // TX Buffer - 26177512 to 26177647
writeRegister(0x04, 0x07); // TX - 26177661 to 26177795
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26189694 to 26189827
writeRegister(0x00, 0xFF); // CS0 - 26189840 to 26189978
writeRegister(0x01, 0xFF); // CS1 - 26189990 to 26190130
writeRegister(0x0B, 0x1D); // RC Ack Config - 26190146 to 26190281
writeRegister(0x16, 0x10); // FIFO CTRL - 26190295 to 26190429
writeRegister(0x00, 0xFF); // CS0 - 26190443 to 26190587
writeRegister(0x01, 0xFF); // CS1 - 26190593 to 26190733
writeRegister(0x07, 0x1A); // Channel Selection - 26190749 to 26190887
writeRegister(0x0E, 0x5A); // ADDR - 26190898 to 26191039
writeRegister(0x0F, 0x00); // ADDR - 26191051 to 26191187
writeRegister(0x10, 0x5A); // ADDR - 26191199 to 26191334
writeRegister(0x11, 0x5A); // PEER - 26191348 to 26191483
writeRegister(0x12, 0x00); // PEER - 26191497 to 26191630
writeRegister(0x13, 0x5A); // PEER - 26191640 to 26191779
writeRegister(0x04, 0x02); // RX Enable - 26191793 to 26191926
writeRegister(0x02, 0x80); // Int1Msk - 26191937 to 26192070
writeRegister(0x03, 0x00); // Int2Msk - 26192084 to 26192217
writeRegister(0x00, 0xFF); // CS0 - 26192231 to 26192368
writeRegister(0x01, 0xFF); // CS1 - 26192380 to 26192522
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26205749 to 26205882
writeRegister(0x00, 0xFF); // CS0 - 26205896 to 26206032
writeRegister(0x01, 0xFF); // CS1 - 26206046 to 26206187
writeRegister(0x0B, 0x0D); // RC Ack Config - 26206197 to 26206335
writeRegister(0x08, 0x31); // Unknown - 26206349 to 26206483
writeRegister(0x0C, 0x02); // Unknown - 26206494 to 26206631
writeRegister(0x00, 0xFF); // CS0 - 26206646 to 26206782
writeRegister(0x01, 0xFF); // CS1 - 26206796 to 26206937
writeRegister(0x07, 0x1A); // Channel Selection - 26206952 to 26207087
writeRegister(0x0E, 0x5A); // ADDR - 26207101 to 26207240
writeRegister(0x0F, 0x00); // ADDR - 26207251 to 26207388
writeRegister(0x10, 0x5A); // ADDR - 26207399 to 26207537
writeRegister(0x11, 0x5A); // PEER - 26207547 to 26207686
writeRegister(0x12, 0x00); // PEER - 26207696 to 26207829
writeRegister(0x13, 0x5A); // PEER - 26207843 to 26207982
writeRegister(0x14, 0x1F); // TX Length - 26207992 to 26208133
writeRegister(0x02, 0x40); // Int1Msk - 26208142 to 26208275
writeRegister(0x03, 0x00); // Int2Msk - 26208289 to 26208422
writeRegister(0x00, 0xFF); // CS0 - 26208436 to 26208572
writeRegister(0x01, 0xFF); // CS1 - 26208586 to 26208727
writeRegister(0x16, 0xC0); // FIFO CTRL - 26208741 to 26208875
writeRegister(0x40, 0x03); // TX Buffer - 26208889 to 26209024
writeRegister(0x41, 0x09); // TX Buffer - 26209037 to 26209172
writeRegister(0x44, 0x23); // TX Buffer - 26209181 to 26209319
writeRegister(0x45, 0x01); // TX Buffer - 26209330 to 26209467
writeRegister(0x46, 0x13); // TX Buffer - 26209477 to 26209616
writeRegister(0x04, 0x07); // TX - 26209626 to 26209764
delay(12); // Delay 12041 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26221672 to 26221805
writeRegister(0x00, 0xFF); // CS0 - 26221819 to 26221955
writeRegister(0x01, 0xFF); // CS1 - 26221969 to 26222110
writeRegister(0x0B, 0x1D); // RC Ack Config - 26222124 to 26222261
writeRegister(0x16, 0x10); // FIFO CTRL - 26222274 to 26222408
writeRegister(0x00, 0xFF); // CS0 - 26222422 to 26222565
writeRegister(0x01, 0xFF); // CS1 - 26222571 to 26222713
writeRegister(0x07, 0x1A); // Channel Selection - 26222727 to 26222870
writeRegister(0x0E, 0x5A); // ADDR - 26222877 to 26223016
writeRegister(0x0F, 0x00); // ADDR - 26223030 to 26223164
writeRegister(0x10, 0x5A); // ADDR - 26223174 to 26223312
writeRegister(0x11, 0x5A); // PEER - 26223323 to 26223461
writeRegister(0x12, 0x00); // PEER - 26223475 to 26223608
writeRegister(0x13, 0x5A); // PEER - 26223619 to 26223758
writeRegister(0x04, 0x02); // RX Enable - 26223768 to 26223901
writeRegister(0x02, 0x80); // Int1Msk - 26223915 to 26224048
writeRegister(0x03, 0x00); // Int2Msk - 26224062 to 26224195
writeRegister(0x00, 0xFF); // CS0 - 26224206 to 26224345
writeRegister(0x01, 0xFF); // CS1 - 26224359 to 26224503
delay(13); // Delay 13358 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26237728 to 26237861
writeRegister(0x00, 0xFF); // CS0 - 26237871 to 26238012
writeRegister(0x01, 0xFF); // CS1 - 26238024 to 26238168
writeRegister(0x0B, 0x0D); // RC Ack Config - 26238175 to 26238315
writeRegister(0x08, 0x31); // Unknown - 26238324 to 26238463
writeRegister(0x0C, 0x02); // Unknown - 26238472 to 26238612
writeRegister(0x00, 0xFF); // CS0 - 26238621 to 26238762
writeRegister(0x01, 0xFF); // CS1 - 26238774 to 26238918
writeRegister(0x07, 0x1A); // Channel Selection - 26238930 to 26239065
writeRegister(0x0E, 0x5A); // ADDR - 26239080 to 26239219
writeRegister(0x0F, 0x00); // ADDR - 26239229 to 26239363
writeRegister(0x10, 0x5A); // ADDR - 26239377 to 26239512
writeRegister(0x11, 0x5A); // PEER - 26239526 to 26239664
writeRegister(0x12, 0x00); // PEER - 26239675 to 26239808
writeRegister(0x13, 0x5A); // PEER - 26239822 to 26239957
writeRegister(0x14, 0x1F); // TX Length - 26239971 to 26240110
writeRegister(0x02, 0x40); // Int1Msk - 26240120 to 26240254
writeRegister(0x03, 0x00); // Int2Msk - 26240267 to 26240401
writeRegister(0x00, 0xFF); // CS0 - 26240414 to 26240552
writeRegister(0x01, 0xFF); // CS1 - 26240564 to 26240704
writeRegister(0x16, 0xC0); // FIFO CTRL - 26240719 to 26240854
writeRegister(0x40, 0x03); // TX Buffer - 26240868 to 26241001
writeRegister(0x41, 0x09); // TX Buffer - 26241012 to 26241149
writeRegister(0x44, 0x23); // TX Buffer - 26241160 to 26241299
writeRegister(0x45, 0x01); // TX Buffer - 26241308 to 26241450
writeRegister(0x46, 0x13); // TX Buffer - 26241456 to 26241596
writeRegister(0x04, 0x07); // TX - 26241605 to 26241747
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26253786 to 26253919
writeRegister(0x00, 0xFF); // CS0 - 26253932 to 26254072
writeRegister(0x01, 0xFF); // CS1 - 26254082 to 26254222
writeRegister(0x0B, 0x1D); // RC Ack Config - 26254238 to 26254378
writeRegister(0x16, 0x10); // FIFO CTRL - 26254387 to 26254525
writeRegister(0x00, 0xFF); // CS0 - 26254535 to 26254676
writeRegister(0x01, 0xFF); // CS1 - 26254688 to 26254825
writeRegister(0x07, 0x1A); // Channel Selection - 26254841 to 26254979
writeRegister(0x0E, 0x5A); // ADDR - 26254994 to 26255131
writeRegister(0x0F, 0x00); // ADDR - 26255143 to 26255279
writeRegister(0x10, 0x5A); // ADDR - 26255291 to 26255426
writeRegister(0x11, 0x5A); // PEER - 26255440 to 26255575
writeRegister(0x12, 0x00); // PEER - 26255589 to 26255722
writeRegister(0x13, 0x5A); // PEER - 26255736 to 26255871
writeRegister(0x04, 0x02); // RX Enable - 26255885 to 26256018
writeRegister(0x02, 0x80); // Int1Msk - 26256029 to 26256168
writeRegister(0x03, 0x00); // Int2Msk - 26256176 to 26256309
writeRegister(0x00, 0xFF); // CS0 - 26256323 to 26256466
writeRegister(0x01, 0xFF); // CS1 - 26256472 to 26256614
delay(13); // Delay 13220 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26269701 to 26269834
writeRegister(0x00, 0xFF); // CS0 - 26269848 to 26269991
writeRegister(0x01, 0xFF); // CS1 - 26269997 to 26270139
writeRegister(0x0B, 0x0D); // RC Ack Config - 26270152 to 26270288
writeRegister(0x08, 0x31); // Unknown - 26270301 to 26270436
writeRegister(0x0C, 0x02); // Unknown - 26270449 to 26270582
writeRegister(0x00, 0xFF); // CS0 - 26270598 to 26270741
writeRegister(0x01, 0xFF); // CS1 - 26270747 to 26270889
writeRegister(0x07, 0x1A); // Channel Selection - 26270903 to 26271042
writeRegister(0x0E, 0x5A); // ADDR - 26271053 to 26271192
writeRegister(0x0F, 0x00); // ADDR - 26271206 to 26271340
writeRegister(0x10, 0x5A); // ADDR - 26271354 to 26271488
writeRegister(0x11, 0x5A); // PEER - 26271502 to 26271637
writeRegister(0x12, 0x00); // PEER - 26271651 to 26271784
writeRegister(0x13, 0x5A); // PEER - 26271795 to 26271934
writeRegister(0x14, 0x1F); // TX Length - 26271948 to 26272083
writeRegister(0x02, 0x40); // Int1Msk - 26272097 to 26272230
writeRegister(0x03, 0x00); // Int2Msk - 26272241 to 26272374
writeRegister(0x00, 0xFF); // CS0 - 26272387 to 26272527
writeRegister(0x01, 0xFF); // CS1 - 26272537 to 26272677
writeRegister(0x16, 0xC0); // FIFO CTRL - 26272692 to 26272827
writeRegister(0x40, 0x03); // TX Buffer - 26272841 to 26272974
writeRegister(0x41, 0x09); // TX Buffer - 26272988 to 26273122
writeRegister(0x44, 0x23); // TX Buffer - 26273136 to 26273272
writeRegister(0x45, 0x01); // TX Buffer - 26273285 to 26273420
writeRegister(0x46, 0x13); // TX Buffer - 26273432 to 26273569
writeRegister(0x04, 0x07); // TX - 26273581 to 26273717
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26285763 to 26285895
writeRegister(0x00, 0xFF); // CS0 - 26285906 to 26286045
writeRegister(0x01, 0xFF); // CS1 - 26286059 to 26286203
writeRegister(0x0B, 0x1D); // RC Ack Config - 26286214 to 26286351
writeRegister(0x16, 0x10); // FIFO CTRL - 26286364 to 26286498
writeRegister(0x00, 0xFF); // CS0 - 26286512 to 26286649
writeRegister(0x01, 0xFF); // CS1 - 26286662 to 26286803
writeRegister(0x07, 0x1A); // Channel Selection - 26286817 to 26286952
writeRegister(0x0E, 0x5A); // ADDR - 26286967 to 26287106
writeRegister(0x0F, 0x00); // ADDR - 26287116 to 26287254
writeRegister(0x10, 0x5A); // ADDR - 26287264 to 26287402
writeRegister(0x11, 0x5A); // PEER - 26287413 to 26287551
writeRegister(0x12, 0x00); // PEER - 26287562 to 26287695
writeRegister(0x13, 0x5A); // PEER - 26287709 to 26287848
writeRegister(0x04, 0x02); // RX Enable - 26287858 to 26287991
writeRegister(0x02, 0x80); // Int1Msk - 26288005 to 26288138
writeRegister(0x03, 0x00); // Int2Msk - 26288152 to 26288285
writeRegister(0x00, 0xFF); // CS0 - 26288296 to 26288435
writeRegister(0x01, 0xFF); // CS1 - 26288449 to 26288587
delay(13); // Delay 13364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26301818 to 26301951
writeRegister(0x00, 0xFF); // CS0 - 26301961 to 26302102
writeRegister(0x01, 0xFF); // CS1 - 26302114 to 26302252
writeRegister(0x0B, 0x0D); // RC Ack Config - 26302265 to 26302405
writeRegister(0x08, 0x31); // Unknown - 26302414 to 26302556
writeRegister(0x0C, 0x02); // Unknown - 26302562 to 26302696
writeRegister(0x00, 0xFF); // CS0 - 26302711 to 26302852
writeRegister(0x01, 0xFF); // CS1 - 26302864 to 26303001
writeRegister(0x07, 0x1A); // Channel Selection - 26303020 to 26303155
writeRegister(0x0E, 0x5A); // ADDR - 26303170 to 26303307
writeRegister(0x0F, 0x00); // ADDR - 26303319 to 26303453
writeRegister(0x10, 0x5A); // ADDR - 26303467 to 26303602
writeRegister(0x11, 0x5A); // PEER - 26303616 to 26303751
writeRegister(0x12, 0x00); // PEER - 26303765 to 26303898
writeRegister(0x13, 0x5A); // PEER - 26303912 to 26304047
writeRegister(0x14, 0x1F); // TX Length - 26304061 to 26304204
writeRegister(0x02, 0x40); // Int1Msk - 26304210 to 26304344
writeRegister(0x03, 0x00); // Int2Msk - 26304357 to 26304491
writeRegister(0x00, 0xFF); // CS0 - 26304501 to 26304642
writeRegister(0x01, 0xFF); // CS1 - 26304654 to 26304798
writeRegister(0x16, 0xC0); // FIFO CTRL - 26304806 to 26304944
writeRegister(0x40, 0x03); // TX Buffer - 26304954 to 26305095
writeRegister(0x41, 0x09); // TX Buffer - 26305102 to 26305243
writeRegister(0x44, 0x23); // TX Buffer - 26305250 to 26305392
writeRegister(0x45, 0x01); // TX Buffer - 26305398 to 26305532
writeRegister(0x46, 0x13); // TX Buffer - 26305546 to 26305689
writeRegister(0x04, 0x07); // TX - 26305695 to 26305829
delay(12); // Delay 12045 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26317741 to 26317874
writeRegister(0x00, 0xFF); // CS0 - 26317884 to 26318025
writeRegister(0x01, 0xFF); // CS1 - 26318037 to 26318174
writeRegister(0x0B, 0x1D); // RC Ack Config - 26318189 to 26318328
writeRegister(0x16, 0x10); // FIFO CTRL - 26318342 to 26318476
writeRegister(0x00, 0xFF); // CS0 - 26318490 to 26318626
writeRegister(0x01, 0xFF); // CS1 - 26318640 to 26318780
writeRegister(0x07, 0x1A); // Channel Selection - 26318796 to 26318931
writeRegister(0x0E, 0x5A); // ADDR - 26318945 to 26319085
writeRegister(0x0F, 0x00); // ADDR - 26319095 to 26319237
writeRegister(0x10, 0x5A); // ADDR - 26319243 to 26319385
writeRegister(0x11, 0x5A); // PEER - 26319391 to 26319530
writeRegister(0x12, 0x00); // PEER - 26319540 to 26319673
writeRegister(0x13, 0x5A); // PEER - 26319687 to 26319829
writeRegister(0x04, 0x02); // RX Enable - 26319837 to 26319970
writeRegister(0x02, 0x80); // Int1Msk - 26319984 to 26320117
writeRegister(0x03, 0x00); // Int2Msk - 26320127 to 26320268
writeRegister(0x00, 0xFF); // CS0 - 26320274 to 26320415
writeRegister(0x01, 0xFF); // CS1 - 26320424 to 26320564
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26333796 to 26333929
writeRegister(0x00, 0xFF); // CS0 - 26333939 to 26334079
writeRegister(0x01, 0xFF); // CS1 - 26334093 to 26334231
writeRegister(0x0B, 0x0D); // RC Ack Config - 26334244 to 26334386
writeRegister(0x08, 0x31); // Unknown - 26334393 to 26334528
writeRegister(0x0C, 0x02); // Unknown - 26334541 to 26334674
writeRegister(0x00, 0xFF); // CS0 - 26334690 to 26334829
writeRegister(0x01, 0xFF); // CS1 - 26334843 to 26334981
writeRegister(0x07, 0x1A); // Channel Selection - 26334995 to 26335134
writeRegister(0x0E, 0x5A); // ADDR - 26335148 to 26335284
writeRegister(0x0F, 0x00); // ADDR - 26335298 to 26335432
writeRegister(0x10, 0x5A); // ADDR - 26335446 to 26335580
writeRegister(0x11, 0x5A); // PEER - 26335594 to 26335729
writeRegister(0x12, 0x00); // PEER - 26335743 to 26335876
writeRegister(0x13, 0x5A); // PEER - 26335890 to 26336026
writeRegister(0x14, 0x1F); // TX Length - 26336040 to 26336175
writeRegister(0x02, 0x40); // Int1Msk - 26336189 to 26336322
writeRegister(0x03, 0x00); // Int2Msk - 26336336 to 26336469
writeRegister(0x00, 0xFF); // CS0 - 26336479 to 26336619
writeRegister(0x01, 0xFF); // CS1 - 26336633 to 26336777
writeRegister(0x16, 0xC0); // FIFO CTRL - 26336784 to 26336922
writeRegister(0x40, 0x03); // TX Buffer - 26336933 to 26337074
writeRegister(0x41, 0x09); // TX Buffer - 26337080 to 26337214
writeRegister(0x44, 0x23); // TX Buffer - 26337228 to 26337364
writeRegister(0x45, 0x01); // TX Buffer - 26337377 to 26337512
writeRegister(0x46, 0x13); // TX Buffer - 26337524 to 26337661
writeRegister(0x04, 0x07); // TX - 26337673 to 26337809
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26349706 to 26349839
writeRegister(0x00, 0xFF); // CS0 - 26349853 to 26349990
writeRegister(0x01, 0xFF); // CS1 - 26350003 to 26350144
writeRegister(0x0B, 0x1D); // RC Ack Config - 26350158 to 26350295
writeRegister(0x16, 0x10); // FIFO CTRL - 26350307 to 26350442
writeRegister(0x00, 0xFF); // CS0 - 26350455 to 26350596
writeRegister(0x01, 0xFF); // CS1 - 26350605 to 26350745
writeRegister(0x07, 0x1A); // Channel Selection - 26350761 to 26350900
writeRegister(0x0E, 0x5A); // ADDR - 26350911 to 26351050
writeRegister(0x0F, 0x00); // ADDR - 26351064 to 26351198
writeRegister(0x10, 0x5A); // ADDR - 26351212 to 26351346
writeRegister(0x11, 0x5A); // PEER - 26351360 to 26351495
writeRegister(0x12, 0x00); // PEER - 26351509 to 26351642
writeRegister(0x13, 0x5A); // PEER - 26351653 to 26351792
writeRegister(0x04, 0x02); // RX Enable - 26351805 to 26351939
writeRegister(0x02, 0x80); // Int1Msk - 26351949 to 26352082
writeRegister(0x03, 0x00); // Int2Msk - 26352096 to 26352229
writeRegister(0x00, 0xFF); // CS0 - 26352243 to 26352379
writeRegister(0x01, 0xFF); // CS1 - 26352393 to 26352534
delay(13); // Delay 13369 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26365771 to 26365903
writeRegister(0x00, 0xFF); // CS0 - 26365917 to 26366061
writeRegister(0x01, 0xFF); // CS1 - 26366067 to 26366208
writeRegister(0x0B, 0x0D); // RC Ack Config - 26366221 to 26366356
writeRegister(0x08, 0x31); // Unknown - 26366370 to 26366504
writeRegister(0x0C, 0x02); // Unknown - 26366518 to 26366652
writeRegister(0x00, 0xFF); // CS0 - 26366667 to 26366811
writeRegister(0x01, 0xFF); // CS1 - 26366817 to 26366957
writeRegister(0x07, 0x1A); // Channel Selection - 26366973 to 26367111
writeRegister(0x0E, 0x5A); // ADDR - 26367122 to 26367263
writeRegister(0x0F, 0x00); // ADDR - 26367275 to 26367409
writeRegister(0x10, 0x5A); // ADDR - 26367420 to 26367558
writeRegister(0x11, 0x5A); // PEER - 26367568 to 26367707
writeRegister(0x12, 0x00); // PEER - 26367721 to 26367854
writeRegister(0x13, 0x5A); // PEER - 26367864 to 26368003
writeRegister(0x14, 0x1F); // TX Length - 26368014 to 26368154
writeRegister(0x02, 0x40); // Int1Msk - 26368166 to 26368300
writeRegister(0x03, 0x00); // Int2Msk - 26368310 to 26368443
writeRegister(0x00, 0xFF); // CS0 - 26368457 to 26368598
writeRegister(0x01, 0xFF); // CS1 - 26368607 to 26368748
writeRegister(0x16, 0xC0); // FIFO CTRL - 26368762 to 26368896
writeRegister(0x40, 0x03); // TX Buffer - 26368910 to 26369045
writeRegister(0x41, 0x09); // TX Buffer - 26369058 to 26369193
writeRegister(0x44, 0x23); // TX Buffer - 26369206 to 26369340
writeRegister(0x45, 0x01); // TX Buffer - 26369354 to 26369488
writeRegister(0x46, 0x13); // TX Buffer - 26369502 to 26369637
writeRegister(0x04, 0x07); // TX - 26369651 to 26369785
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26381684 to 26381817
writeRegister(0x00, 0xFF); // CS0 - 26381827 to 26381968
writeRegister(0x01, 0xFF); // CS1 - 26381980 to 26382124
writeRegister(0x0B, 0x1D); // RC Ack Config - 26382136 to 26382271
writeRegister(0x16, 0x10); // FIFO CTRL - 26382285 to 26382419
writeRegister(0x00, 0xFF); // CS0 - 26382433 to 26382569
writeRegister(0x01, 0xFF); // CS1 - 26382583 to 26382724
writeRegister(0x07, 0x1A); // Channel Selection - 26382739 to 26382874
writeRegister(0x0E, 0x5A); // ADDR - 26382888 to 26383027
writeRegister(0x0F, 0x00); // ADDR - 26383038 to 26383175
writeRegister(0x10, 0x5A); // ADDR - 26383186 to 26383324
writeRegister(0x11, 0x5A); // PEER - 26383334 to 26383473
writeRegister(0x12, 0x00); // PEER - 26383483 to 26383616
writeRegister(0x13, 0x5A); // PEER - 26383630 to 26383769
writeRegister(0x04, 0x02); // RX Enable - 26383779 to 26383913
writeRegister(0x02, 0x80); // Int1Msk - 26383926 to 26384060
writeRegister(0x03, 0x00); // Int2Msk - 26384073 to 26384207
writeRegister(0x00, 0xFF); // CS0 - 26384217 to 26384358
writeRegister(0x01, 0xFF); // CS1 - 26384370 to 26384508
delay(13); // Delay 13364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26397739 to 26397872
writeRegister(0x00, 0xFF); // CS0 - 26397882 to 26398023
writeRegister(0x01, 0xFF); // CS1 - 26398036 to 26398172
writeRegister(0x0B, 0x0D); // RC Ack Config - 26398187 to 26398325
writeRegister(0x08, 0x31); // Unknown - 26398335 to 26398477
writeRegister(0x0C, 0x02); // Unknown - 26398483 to 26398617
writeRegister(0x00, 0xFF); // CS0 - 26398632 to 26398773
writeRegister(0x01, 0xFF); // CS1 - 26398786 to 26398922
writeRegister(0x07, 0x1A); // Channel Selection - 26398941 to 26399077
writeRegister(0x0E, 0x5A); // ADDR - 26399091 to 26399227
writeRegister(0x0F, 0x00); // ADDR - 26399241 to 26399375
writeRegister(0x10, 0x5A); // ADDR - 26399389 to 26399523
writeRegister(0x11, 0x5A); // PEER - 26399537 to 26399672
writeRegister(0x12, 0x00); // PEER - 26399686 to 26399819
writeRegister(0x13, 0x5A); // PEER - 26399833 to 26399969
writeRegister(0x14, 0x1F); // TX Length - 26399982 to 26400125
writeRegister(0x02, 0x40); // Int1Msk - 26400132 to 26400265
writeRegister(0x03, 0x00); // Int2Msk - 26400279 to 26400412
writeRegister(0x00, 0xFF); // CS0 - 26400422 to 26400563
writeRegister(0x01, 0xFF); // CS1 - 26400576 to 26400720
writeRegister(0x16, 0xC0); // FIFO CTRL - 26400727 to 26400865
writeRegister(0x40, 0x03); // TX Buffer - 26400875 to 26401017
writeRegister(0x41, 0x09); // TX Buffer - 26401023 to 26401165
writeRegister(0x44, 0x23); // TX Buffer - 26401171 to 26401313
writeRegister(0x45, 0x01); // TX Buffer - 26401319 to 26401455
writeRegister(0x46, 0x13); // TX Buffer - 26401467 to 26401610
writeRegister(0x04, 0x07); // TX - 26401616 to 26401750
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26413797 to 26413930
writeRegister(0x00, 0xFF); // CS0 - 26413944 to 26414087
writeRegister(0x01, 0xFF); // CS1 - 26414094 to 26414235
writeRegister(0x0B, 0x1D); // RC Ack Config - 26414249 to 26414392
writeRegister(0x16, 0x10); // FIFO CTRL - 26414398 to 26414533
writeRegister(0x00, 0xFF); // CS0 - 26414546 to 26414687
writeRegister(0x01, 0xFF); // CS1 - 26414696 to 26414836
writeRegister(0x07, 0x1A); // Channel Selection - 26414852 to 26414991
writeRegister(0x0E, 0x5A); // ADDR - 26415005 to 26415141
writeRegister(0x0F, 0x00); // ADDR - 26415155 to 26415289
writeRegister(0x10, 0x5A); // ADDR - 26415303 to 26415437
writeRegister(0x11, 0x5A); // PEER - 26415451 to 26415586
writeRegister(0x12, 0x00); // PEER - 26415600 to 26415733
writeRegister(0x13, 0x5A); // PEER - 26415744 to 26415883
writeRegister(0x04, 0x02); // RX Enable - 26415896 to 26416030
writeRegister(0x02, 0x80); // Int1Msk - 26416040 to 26416173
writeRegister(0x03, 0x00); // Int2Msk - 26416187 to 26416320
writeRegister(0x00, 0xFF); // CS0 - 26416334 to 26416470
writeRegister(0x01, 0xFF); // CS1 - 26416484 to 26416625
delay(13); // Delay 13220 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26429712 to 26429845
writeRegister(0x00, 0xFF); // CS0 - 26429859 to 26429996
writeRegister(0x01, 0xFF); // CS1 - 26430009 to 26430150
writeRegister(0x0B, 0x0D); // RC Ack Config - 26430163 to 26430298
writeRegister(0x08, 0x31); // Unknown - 26430312 to 26430446
writeRegister(0x0C, 0x02); // Unknown - 26430460 to 26430594
writeRegister(0x00, 0xFF); // CS0 - 26430609 to 26430745
writeRegister(0x01, 0xFF); // CS1 - 26430759 to 26430900
writeRegister(0x07, 0x1A); // Channel Selection - 26430915 to 26431050
writeRegister(0x0E, 0x5A); // ADDR - 26431064 to 26431203
writeRegister(0x0F, 0x00); // ADDR - 26431214 to 26431351
writeRegister(0x10, 0x5A); // ADDR - 26431362 to 26431500
writeRegister(0x11, 0x5A); // PEER - 26431510 to 26431649
writeRegister(0x12, 0x00); // PEER - 26431659 to 26431800
writeRegister(0x13, 0x5A); // PEER - 26431806 to 26431945
writeRegister(0x14, 0x1F); // TX Length - 26431955 to 26432096
writeRegister(0x02, 0x40); // Int1Msk - 26432108 to 26432243
writeRegister(0x03, 0x00); // Int2Msk - 26432252 to 26432385
writeRegister(0x00, 0xFF); // CS0 - 26432399 to 26432542
writeRegister(0x01, 0xFF); // CS1 - 26432549 to 26432690
writeRegister(0x16, 0xC0); // FIFO CTRL - 26432704 to 26432838
writeRegister(0x40, 0x03); // TX Buffer - 26432852 to 26432987
writeRegister(0x41, 0x09); // TX Buffer - 26432999 to 26433135
writeRegister(0x44, 0x23); // TX Buffer - 26433147 to 26433282
writeRegister(0x45, 0x01); // TX Buffer - 26433296 to 26433430
writeRegister(0x46, 0x13); // TX Buffer - 26433440 to 26433580
writeRegister(0x04, 0x07); // TX - 26433593 to 26433728
delay(12); // Delay 12179 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26445774 to 26445907
writeRegister(0x00, 0xFF); // CS0 - 26445917 to 26446058
writeRegister(0x01, 0xFF); // CS1 - 26446070 to 26446208
writeRegister(0x0B, 0x1D); // RC Ack Config - 26446222 to 26446361
writeRegister(0x16, 0x10); // FIFO CTRL - 26446375 to 26446509
writeRegister(0x00, 0xFF); // CS0 - 26446520 to 26446659
writeRegister(0x01, 0xFF); // CS1 - 26446673 to 26446817
writeRegister(0x07, 0x1A); // Channel Selection - 26446829 to 26446964
writeRegister(0x0E, 0x5A); // ADDR - 26446978 to 26447117
writeRegister(0x0F, 0x00); // ADDR - 26447128 to 26447262
writeRegister(0x10, 0x5A); // ADDR - 26447276 to 26447410
writeRegister(0x11, 0x5A); // PEER - 26447424 to 26447563
writeRegister(0x12, 0x00); // PEER - 26447573 to 26447706
writeRegister(0x13, 0x5A); // PEER - 26447720 to 26447856
writeRegister(0x04, 0x02); // RX Enable - 26447869 to 26448003
writeRegister(0x02, 0x80); // Int1Msk - 26448016 to 26448150
writeRegister(0x03, 0x00); // Int2Msk - 26448160 to 26448293
writeRegister(0x00, 0xFF); // CS0 - 26448307 to 26448448
writeRegister(0x01, 0xFF); // CS1 - 26448457 to 26448598
delay(13); // Delay 13367 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26461829 to 26461965
writeRegister(0x00, 0xFF); // CS0 - 26461972 to 26462113
writeRegister(0x01, 0xFF); // CS1 - 26462122 to 26462262
writeRegister(0x0B, 0x0D); // RC Ack Config - 26462277 to 26462419
writeRegister(0x08, 0x31); // Unknown - 26462426 to 26462561
writeRegister(0x0C, 0x02); // Unknown - 26462573 to 26462707
writeRegister(0x00, 0xFF); // CS0 - 26462722 to 26462863
writeRegister(0x01, 0xFF); // CS1 - 26462872 to 26463012
writeRegister(0x07, 0x1A); // Channel Selection - 26463028 to 26463167
writeRegister(0x0E, 0x5A); // ADDR - 26463181 to 26463317
writeRegister(0x0F, 0x00); // ADDR - 26463331 to 26463465
writeRegister(0x10, 0x5A); // ADDR - 26463479 to 26463613
writeRegister(0x11, 0x5A); // PEER - 26463627 to 26463762
writeRegister(0x12, 0x00); // PEER - 26463776 to 26463909
writeRegister(0x13, 0x5A); // PEER - 26463923 to 26464059
writeRegister(0x14, 0x1F); // TX Length - 26464072 to 26464208
writeRegister(0x02, 0x40); // Int1Msk - 26464222 to 26464355
writeRegister(0x03, 0x00); // Int2Msk - 26464369 to 26464502
writeRegister(0x00, 0xFF); // CS0 - 26464512 to 26464653
writeRegister(0x01, 0xFF); // CS1 - 26464666 to 26464802
writeRegister(0x16, 0xC0); // FIFO CTRL - 26464817 to 26464955
writeRegister(0x40, 0x03); // TX Buffer - 26464965 to 26465099
writeRegister(0x41, 0x09); // TX Buffer - 26465113 to 26465247
writeRegister(0x44, 0x23); // TX Buffer - 26465261 to 26465397
writeRegister(0x45, 0x01); // TX Buffer - 26465409 to 26465545
writeRegister(0x46, 0x13); // TX Buffer - 26465557 to 26465694
writeRegister(0x04, 0x07); // TX - 26465706 to 26465842
delay(12); // Delay 12046 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26477752 to 26477888
writeRegister(0x00, 0xFF); // CS0 - 26477895 to 26478036
writeRegister(0x01, 0xFF); // CS1 - 26478045 to 26478185
writeRegister(0x0B, 0x1D); // RC Ack Config - 26478201 to 26478341
writeRegister(0x16, 0x10); // FIFO CTRL - 26478350 to 26478488
writeRegister(0x00, 0xFF); // CS0 - 26478498 to 26478639
writeRegister(0x01, 0xFF); // CS1 - 26478651 to 26478795
writeRegister(0x07, 0x1A); // Channel Selection - 26478807 to 26478942
writeRegister(0x0E, 0x5A); // ADDR - 26478957 to 26479092
writeRegister(0x0F, 0x00); // ADDR - 26479106 to 26479240
writeRegister(0x10, 0x5A); // ADDR - 26479254 to 26479389
writeRegister(0x11, 0x5A); // PEER - 26479403 to 26479538
writeRegister(0x12, 0x00); // PEER - 26479552 to 26479685
writeRegister(0x13, 0x5A); // PEER - 26479699 to 26479834
writeRegister(0x04, 0x02); // RX Enable - 26479848 to 26479981
writeRegister(0x02, 0x80); // Int1Msk - 26479995 to 26480128
writeRegister(0x03, 0x00); // Int2Msk - 26480139 to 26480272
writeRegister(0x00, 0xFF); // CS0 - 26480286 to 26480425
writeRegister(0x01, 0xFF); // CS1 - 26480435 to 26480577
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26493804 to 26493937
writeRegister(0x00, 0xFF); // CS0 - 26493951 to 26494090
writeRegister(0x01, 0xFF); // CS1 - 26494101 to 26494242
writeRegister(0x0B, 0x0D); // RC Ack Config - 26494255 to 26494390
writeRegister(0x08, 0x31); // Unknown - 26494404 to 26494538
writeRegister(0x0C, 0x02); // Unknown - 26494552 to 26494686
writeRegister(0x00, 0xFF); // CS0 - 26494701 to 26494840
writeRegister(0x01, 0xFF); // CS1 - 26494851 to 26494992
writeRegister(0x07, 0x1A); // Channel Selection - 26495007 to 26495145
writeRegister(0x0E, 0x5A); // ADDR - 26495160 to 26495295
writeRegister(0x0F, 0x00); // ADDR - 26495309 to 26495443
writeRegister(0x10, 0x5A); // ADDR - 26495457 to 26495592
writeRegister(0x11, 0x5A); // PEER - 26495606 to 26495741
writeRegister(0x12, 0x00); // PEER - 26495754 to 26495888
writeRegister(0x13, 0x5A); // PEER - 26495898 to 26496037
writeRegister(0x14, 0x1F); // TX Length - 26496051 to 26496188
writeRegister(0x02, 0x40); // Int1Msk - 26496200 to 26496335
writeRegister(0x03, 0x00); // Int2Msk - 26496347 to 26496482
writeRegister(0x00, 0xFF); // CS0 - 26496491 to 26496630
writeRegister(0x01, 0xFF); // CS1 - 26496644 to 26496782
writeRegister(0x16, 0xC0); // FIFO CTRL - 26496796 to 26496934
writeRegister(0x40, 0x03); // TX Buffer - 26496944 to 26497079
writeRegister(0x41, 0x09); // TX Buffer - 26497091 to 26497227
writeRegister(0x44, 0x23); // TX Buffer - 26497239 to 26497374
writeRegister(0x45, 0x01); // TX Buffer - 26497388 to 26497522
writeRegister(0x46, 0x13); // TX Buffer - 26497536 to 26497672
writeRegister(0x04, 0x07); // TX - 26497685 to 26497820
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26509718 to 26509850
writeRegister(0x00, 0xFF); // CS0 - 26509864 to 26510000
writeRegister(0x01, 0xFF); // CS1 - 26510014 to 26510154
writeRegister(0x0B, 0x1D); // RC Ack Config - 26510169 to 26510306
writeRegister(0x16, 0x10); // FIFO CTRL - 26510319 to 26510453
writeRegister(0x00, 0xFF); // CS0 - 26510467 to 26510610
writeRegister(0x01, 0xFF); // CS1 - 26510617 to 26510758
writeRegister(0x07, 0x1A); // Channel Selection - 26510772 to 26510914
writeRegister(0x0E, 0x5A); // ADDR - 26510922 to 26511061
writeRegister(0x0F, 0x00); // ADDR - 26511075 to 26511209
writeRegister(0x10, 0x5A); // ADDR - 26511219 to 26511358
writeRegister(0x11, 0x5A); // PEER - 26511368 to 26511508
writeRegister(0x12, 0x00); // PEER - 26511520 to 26511655
writeRegister(0x13, 0x5A); // PEER - 26511664 to 26511803
writeRegister(0x04, 0x02); // RX Enable - 26511813 to 26511948
writeRegister(0x02, 0x80); // Int1Msk - 26511960 to 26512095
writeRegister(0x03, 0x00); // Int2Msk - 26512107 to 26512240
writeRegister(0x00, 0xFF); // CS0 - 26512251 to 26512390
writeRegister(0x01, 0xFF); // CS1 - 26512404 to 26512548
delay(13); // Delay 13367 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26525782 to 26525915
writeRegister(0x00, 0xFF); // CS0 - 26525928 to 26526066
writeRegister(0x01, 0xFF); // CS1 - 26526078 to 26526218
writeRegister(0x0B, 0x0D); // RC Ack Config - 26526233 to 26526369
writeRegister(0x08, 0x31); // Unknown - 26526382 to 26526517
writeRegister(0x0C, 0x02); // Unknown - 26526529 to 26526663
writeRegister(0x00, 0xFF); // CS0 - 26526678 to 26526816
writeRegister(0x01, 0xFF); // CS1 - 26526828 to 26526968
writeRegister(0x07, 0x1A); // Channel Selection - 26526984 to 26527119
writeRegister(0x0E, 0x5A); // ADDR - 26527134 to 26527273
writeRegister(0x0F, 0x00); // ADDR - 26527283 to 26527421
writeRegister(0x10, 0x5A); // ADDR - 26527431 to 26527569
writeRegister(0x11, 0x5A); // PEER - 26527580 to 26527718
writeRegister(0x12, 0x00); // PEER - 26527729 to 26527862
writeRegister(0x13, 0x5A); // PEER - 26527876 to 26528015
writeRegister(0x14, 0x1F); // TX Length - 26528025 to 26528164
writeRegister(0x02, 0x40); // Int1Msk - 26528178 to 26528311
writeRegister(0x03, 0x00); // Int2Msk - 26528321 to 26528455
writeRegister(0x00, 0xFF); // CS0 - 26528468 to 26528612
writeRegister(0x01, 0xFF); // CS1 - 26528618 to 26528758
writeRegister(0x16, 0xC0); // FIFO CTRL - 26528773 to 26528908
writeRegister(0x40, 0x03); // TX Buffer - 26528921 to 26529055
writeRegister(0x41, 0x09); // TX Buffer - 26529069 to 26529203
writeRegister(0x44, 0x23); // TX Buffer - 26529217 to 26529353
writeRegister(0x45, 0x01); // TX Buffer - 26529365 to 26529501
writeRegister(0x46, 0x13); // TX Buffer - 26529510 to 26529650
writeRegister(0x04, 0x07); // TX - 26529662 to 26529798
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26541695 to 26541828
writeRegister(0x00, 0xFF); // CS0 - 26541838 to 26541979
writeRegister(0x01, 0xFF); // CS1 - 26541992 to 26542128
writeRegister(0x0B, 0x1D); // RC Ack Config - 26542143 to 26542284
writeRegister(0x16, 0x10); // FIFO CTRL - 26542296 to 26542432
writeRegister(0x00, 0xFF); // CS0 - 26542441 to 26542580
writeRegister(0x01, 0xFF); // CS1 - 26542594 to 26542738
writeRegister(0x07, 0x1A); // Channel Selection - 26542750 to 26542885
writeRegister(0x0E, 0x5A); // ADDR - 26542900 to 26543039
writeRegister(0x0F, 0x00); // ADDR - 26543049 to 26543183
writeRegister(0x10, 0x5A); // ADDR - 26543197 to 26543332
writeRegister(0x11, 0x5A); // PEER - 26543345 to 26543484
writeRegister(0x12, 0x00); // PEER - 26543494 to 26543628
writeRegister(0x13, 0x5A); // PEER - 26543641 to 26543777
writeRegister(0x04, 0x02); // RX Enable - 26543791 to 26543924
writeRegister(0x02, 0x80); // Int1Msk - 26543938 to 26544071
writeRegister(0x03, 0x00); // Int2Msk - 26544081 to 26544215
writeRegister(0x00, 0xFF); // CS0 - 26544228 to 26544369
writeRegister(0x01, 0xFF); // CS1 - 26544378 to 26544518
delay(13); // Delay 13368 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26557753 to 26557886
writeRegister(0x00, 0xFF); // CS0 - 26557900 to 26558037
writeRegister(0x01, 0xFF); // CS1 - 26558050 to 26558191
writeRegister(0x0B, 0x0D); // RC Ack Config - 26558204 to 26558339
writeRegister(0x08, 0x31); // Unknown - 26558353 to 26558487
writeRegister(0x0C, 0x02); // Unknown - 26558501 to 26558635
writeRegister(0x00, 0xFF); // CS0 - 26558650 to 26558787
writeRegister(0x01, 0xFF); // CS1 - 26558800 to 26558941
writeRegister(0x07, 0x1A); // Channel Selection - 26558956 to 26559091
writeRegister(0x0E, 0x5A); // ADDR - 26559105 to 26559244
writeRegister(0x0F, 0x00); // ADDR - 26559255 to 26559392
writeRegister(0x10, 0x5A); // ADDR - 26559403 to 26559541
writeRegister(0x11, 0x5A); // PEER - 26559551 to 26559690
writeRegister(0x12, 0x00); // PEER - 26559700 to 26559841
writeRegister(0x13, 0x5A); // PEER - 26559847 to 26559986
writeRegister(0x14, 0x1F); // TX Length - 26559996 to 26560135
writeRegister(0x02, 0x40); // Int1Msk - 26560149 to 26560282
writeRegister(0x03, 0x00); // Int2Msk - 26560293 to 26560426
writeRegister(0x00, 0xFF); // CS0 - 26560440 to 26560583
writeRegister(0x01, 0xFF); // CS1 - 26560590 to 26560731
writeRegister(0x16, 0xC0); // FIFO CTRL - 26560744 to 26560879
writeRegister(0x40, 0x03); // TX Buffer - 26560893 to 26561028
writeRegister(0x41, 0x09); // TX Buffer - 26561040 to 26561176
writeRegister(0x44, 0x23); // TX Buffer - 26561188 to 26561323
writeRegister(0x45, 0x01); // TX Buffer - 26561337 to 26561472
writeRegister(0x46, 0x13); // TX Buffer - 26561481 to 26561621
writeRegister(0x04, 0x07); // TX - 26561634 to 26561769
delay(12); // Delay 12188 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26573825 to 26573957
writeRegister(0x00, 0xFF); // CS0 - 26573971 to 26574107
writeRegister(0x01, 0xFF); // CS1 - 26574121 to 26574262
writeRegister(0x0B, 0x1D); // RC Ack Config - 26574276 to 26574413
writeRegister(0x16, 0x10); // FIFO CTRL - 26574426 to 26574560
writeRegister(0x00, 0xFF); // CS0 - 26574574 to 26574717
writeRegister(0x01, 0xFF); // CS1 - 26574724 to 26574865
writeRegister(0x07, 0x1A); // Channel Selection - 26574879 to 26575018
writeRegister(0x0E, 0x5A); // ADDR - 26575029 to 26575168
writeRegister(0x0F, 0x00); // ADDR - 26575182 to 26575316
writeRegister(0x10, 0x5A); // ADDR - 26575330 to 26575466
writeRegister(0x11, 0x5A); // PEER - 26575478 to 26575613
writeRegister(0x12, 0x00); // PEER - 26575627 to 26575760
writeRegister(0x13, 0x5A); // PEER - 26575771 to 26575910
writeRegister(0x04, 0x02); // RX Enable - 26575924 to 26576057
writeRegister(0x02, 0x80); // Int1Msk - 26576067 to 26576200
writeRegister(0x03, 0x00); // Int2Msk - 26576214 to 26576347
writeRegister(0x00, 0xFF); // CS0 - 26576361 to 26576497
writeRegister(0x01, 0xFF); // CS1 - 26576511 to 26576651
delay(13); // Delay 13214 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26589731 to 26589865
writeRegister(0x00, 0xFF); // CS0 - 26589874 to 26590013
writeRegister(0x01, 0xFF); // CS1 - 26590027 to 26590171
writeRegister(0x0B, 0x0D); // RC Ack Config - 26590178 to 26590318
writeRegister(0x08, 0x31); // Unknown - 26590327 to 26590466
writeRegister(0x0C, 0x02); // Unknown - 26590475 to 26590609
writeRegister(0x00, 0xFF); // CS0 - 26590624 to 26590765
writeRegister(0x01, 0xFF); // CS1 - 26590777 to 26590921
writeRegister(0x07, 0x1A); // Channel Selection - 26590933 to 26591068
writeRegister(0x0E, 0x5A); // ADDR - 26591083 to 26591226
writeRegister(0x0F, 0x00); // ADDR - 26591232 to 26591366
writeRegister(0x10, 0x5A); // ADDR - 26591380 to 26591515
writeRegister(0x11, 0x5A); // PEER - 26591529 to 26591670
writeRegister(0x12, 0x00); // PEER - 26591677 to 26591811
writeRegister(0x13, 0x5A); // PEER - 26591824 to 26591960
writeRegister(0x14, 0x1F); // TX Length - 26591974 to 26592117
writeRegister(0x02, 0x40); // Int1Msk - 26592123 to 26592258
writeRegister(0x03, 0x00); // Int2Msk - 26592270 to 26592405
writeRegister(0x00, 0xFF); // CS0 - 26592417 to 26592553
writeRegister(0x01, 0xFF); // CS1 - 26592567 to 26592707
writeRegister(0x16, 0xC0); // FIFO CTRL - 26592722 to 26592857
writeRegister(0x40, 0x03); // TX Buffer - 26592870 to 26593004
writeRegister(0x41, 0x09); // TX Buffer - 26593014 to 26593156
writeRegister(0x44, 0x23); // TX Buffer - 26593162 to 26593305
writeRegister(0x45, 0x01); // TX Buffer - 26593311 to 26593453
writeRegister(0x46, 0x13); // TX Buffer - 26593459 to 26593601
writeRegister(0x04, 0x07); // TX - 26593608 to 26593749
delay(12); // Delay 12173 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26605789 to 26605922
writeRegister(0x00, 0xFF); // CS0 - 26605935 to 26606079
writeRegister(0x01, 0xFF); // CS1 - 26606085 to 26606225
writeRegister(0x0B, 0x1D); // RC Ack Config - 26606241 to 26606384
writeRegister(0x16, 0x10); // FIFO CTRL - 26606390 to 26606532
writeRegister(0x00, 0xFF); // CS0 - 26606538 to 26606679
writeRegister(0x01, 0xFF); // CS1 - 26606688 to 26606829
writeRegister(0x07, 0x1A); // Channel Selection - 26606844 to 26606982
writeRegister(0x0E, 0x5A); // ADDR - 26606997 to 26607132
writeRegister(0x0F, 0x00); // ADDR - 26607146 to 26607280
writeRegister(0x10, 0x5A); // ADDR - 26607294 to 26607429
writeRegister(0x11, 0x5A); // PEER - 26607443 to 26607578
writeRegister(0x12, 0x00); // PEER - 26607591 to 26607725
writeRegister(0x13, 0x5A); // PEER - 26607738 to 26607874
writeRegister(0x04, 0x02); // RX Enable - 26607888 to 26608021
writeRegister(0x02, 0x80); // Int1Msk - 26608031 to 26608165
writeRegister(0x03, 0x00); // Int2Msk - 26608178 to 26608312
writeRegister(0x00, 0xFF); // CS0 - 26608325 to 26608463
writeRegister(0x01, 0xFF); // CS1 - 26608475 to 26608615
delay(13); // Delay 13222 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26621704 to 26621837
writeRegister(0x00, 0xFF); // CS0 - 26621850 to 26621994
writeRegister(0x01, 0xFF); // CS1 - 26622000 to 26622140
writeRegister(0x0B, 0x0D); // RC Ack Config - 26622155 to 26622291
writeRegister(0x08, 0x31); // Unknown - 26622304 to 26622439
writeRegister(0x0C, 0x02); // Unknown - 26622452 to 26622585
writeRegister(0x00, 0xFF); // CS0 - 26622600 to 26622744
writeRegister(0x01, 0xFF); // CS1 - 26622750 to 26622890
writeRegister(0x07, 0x1A); // Channel Selection - 26622906 to 26623045
writeRegister(0x0E, 0x5A); // ADDR - 26623056 to 26623195
writeRegister(0x0F, 0x00); // ADDR - 26623209 to 26623343
writeRegister(0x10, 0x5A); // ADDR - 26623353 to 26623491
writeRegister(0x11, 0x5A); // PEER - 26623502 to 26623640
writeRegister(0x12, 0x00); // PEER - 26623654 to 26623787
writeRegister(0x13, 0x5A); // PEER - 26623798 to 26623937
writeRegister(0x14, 0x1F); // TX Length - 26623947 to 26624086
writeRegister(0x02, 0x40); // Int1Msk - 26624100 to 26624233
writeRegister(0x03, 0x00); // Int2Msk - 26624243 to 26624377
writeRegister(0x00, 0xFF); // CS0 - 26624390 to 26624531
writeRegister(0x01, 0xFF); // CS1 - 26624540 to 26624680
writeRegister(0x16, 0xC0); // FIFO CTRL - 26624695 to 26624830
writeRegister(0x40, 0x03); // TX Buffer - 26624844 to 26624977
writeRegister(0x41, 0x09); // TX Buffer - 26624991 to 26625125
writeRegister(0x44, 0x23); // TX Buffer - 26625139 to 26625275
writeRegister(0x45, 0x01); // TX Buffer - 26625287 to 26625423
writeRegister(0x46, 0x13); // TX Buffer - 26625435 to 26625572
writeRegister(0x04, 0x07); // TX - 26625584 to 26625720
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26637765 to 26637898
writeRegister(0x00, 0xFF); // CS0 - 26637908 to 26638048
writeRegister(0x01, 0xFF); // CS1 - 26638062 to 26638206
writeRegister(0x0B, 0x1D); // RC Ack Config - 26638214 to 26638354
writeRegister(0x16, 0x10); // FIFO CTRL - 26638367 to 26638501
writeRegister(0x00, 0xFF); // CS0 - 26638514 to 26638652
writeRegister(0x01, 0xFF); // CS1 - 26638664 to 26638804
writeRegister(0x07, 0x1A); // Channel Selection - 26638820 to 26638955
writeRegister(0x0E, 0x5A); // ADDR - 26638970 to 26639109
writeRegister(0x0F, 0x00); // ADDR - 26639119 to 26639257
writeRegister(0x10, 0x5A); // ADDR - 26639267 to 26639405
writeRegister(0x11, 0x5A); // PEER - 26639416 to 26639554
writeRegister(0x12, 0x00); // PEER - 26639565 to 26639698
writeRegister(0x13, 0x5A); // PEER - 26639712 to 26639851
writeRegister(0x04, 0x02); // RX Enable - 26639861 to 26639994
writeRegister(0x02, 0x80); // Int1Msk - 26640008 to 26640141
writeRegister(0x03, 0x00); // Int2Msk - 26640155 to 26640288
writeRegister(0x00, 0xFF); // CS0 - 26640299 to 26640438
writeRegister(0x01, 0xFF); // CS1 - 26640452 to 26640590
delay(13); // Delay 13364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26653821 to 26653954
writeRegister(0x00, 0xFF); // CS0 - 26653964 to 26654103
writeRegister(0x01, 0xFF); // CS1 - 26654117 to 26654255
writeRegister(0x0B, 0x0D); // RC Ack Config - 26654268 to 26654411
writeRegister(0x08, 0x31); // Unknown - 26654417 to 26654559
writeRegister(0x0C, 0x02); // Unknown - 26654565 to 26654699
writeRegister(0x00, 0xFF); // CS0 - 26654714 to 26654855
writeRegister(0x01, 0xFF); // CS1 - 26654867 to 26655005
writeRegister(0x07, 0x1A); // Channel Selection - 26655020 to 26655158
writeRegister(0x0E, 0x5A); // ADDR - 26655173 to 26655308
writeRegister(0x0F, 0x00); // ADDR - 26655322 to 26655456
writeRegister(0x10, 0x5A); // ADDR - 26655470 to 26655605
writeRegister(0x11, 0x5A); // PEER - 26655619 to 26655754
writeRegister(0x12, 0x00); // PEER - 26655767 to 26655901
writeRegister(0x13, 0x5A); // PEER - 26655914 to 26656050
writeRegister(0x14, 0x1F); // TX Length - 26656064 to 26656201
writeRegister(0x02, 0x40); // Int1Msk - 26656213 to 26656347
writeRegister(0x03, 0x00); // Int2Msk - 26656360 to 26656494
writeRegister(0x00, 0xFF); // CS0 - 26656504 to 26656643
writeRegister(0x01, 0xFF); // CS1 - 26656657 to 26656801
writeRegister(0x16, 0xC0); // FIFO CTRL - 26656809 to 26656947
writeRegister(0x40, 0x03); // TX Buffer - 26656957 to 26657098
writeRegister(0x41, 0x09); // TX Buffer - 26657105 to 26657240
writeRegister(0x44, 0x23); // TX Buffer - 26657252 to 26657387
writeRegister(0x45, 0x01); // TX Buffer - 26657401 to 26657535
writeRegister(0x46, 0x13); // TX Buffer - 26657549 to 26657684
writeRegister(0x04, 0x07); // TX - 26657698 to 26657832
delay(12); // Delay 12045 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26669744 to 26669877
writeRegister(0x00, 0xFF); // CS0 - 26669887 to 26670028
writeRegister(0x01, 0xFF); // CS1 - 26670040 to 26670178
writeRegister(0x0B, 0x1D); // RC Ack Config - 26670192 to 26670331
writeRegister(0x16, 0x10); // FIFO CTRL - 26670345 to 26670479
writeRegister(0x00, 0xFF); // CS0 - 26670490 to 26670629
writeRegister(0x01, 0xFF); // CS1 - 26670643 to 26670787
writeRegister(0x07, 0x1A); // Channel Selection - 26670799 to 26670934
writeRegister(0x0E, 0x5A); // ADDR - 26670948 to 26671087
writeRegister(0x0F, 0x00); // ADDR - 26671098 to 26671232
writeRegister(0x10, 0x5A); // ADDR - 26671246 to 26671380
writeRegister(0x11, 0x5A); // PEER - 26671394 to 26671533
writeRegister(0x12, 0x00); // PEER - 26671543 to 26671676
writeRegister(0x13, 0x5A); // PEER - 26671690 to 26671826
writeRegister(0x04, 0x02); // RX Enable - 26671840 to 26671973
writeRegister(0x02, 0x80); // Int1Msk - 26671986 to 26672120
writeRegister(0x03, 0x00); // Int2Msk - 26672130 to 26672263
writeRegister(0x00, 0xFF); // CS0 - 26672277 to 26672418
writeRegister(0x01, 0xFF); // CS1 - 26672427 to 26672568
delay(13); // Delay 13367 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26685799 to 26685935
writeRegister(0x00, 0xFF); // CS0 - 26685942 to 26686083
writeRegister(0x01, 0xFF); // CS1 - 26686092 to 26686232
writeRegister(0x0B, 0x0D); // RC Ack Config - 26686247 to 26686389
writeRegister(0x08, 0x31); // Unknown - 26686396 to 26686531
writeRegister(0x0C, 0x02); // Unknown - 26686543 to 26686677
writeRegister(0x00, 0xFF); // CS0 - 26686692 to 26686833
writeRegister(0x01, 0xFF); // CS1 - 26686842 to 26686982
writeRegister(0x07, 0x1A); // Channel Selection - 26686998 to 26687137
writeRegister(0x0E, 0x5A); // ADDR - 26687151 to 26687287
writeRegister(0x0F, 0x00); // ADDR - 26687301 to 26687435
writeRegister(0x10, 0x5A); // ADDR - 26687449 to 26687583
writeRegister(0x11, 0x5A); // PEER - 26687597 to 26687732
writeRegister(0x12, 0x00); // PEER - 26687746 to 26687879
writeRegister(0x13, 0x5A); // PEER - 26687893 to 26688029
writeRegister(0x14, 0x1F); // TX Length - 26688042 to 26688178
writeRegister(0x02, 0x40); // Int1Msk - 26688192 to 26688325
writeRegister(0x03, 0x00); // Int2Msk - 26688339 to 26688472
writeRegister(0x00, 0xFF); // CS0 - 26688482 to 26688623
writeRegister(0x01, 0xFF); // CS1 - 26688636 to 26688772
writeRegister(0x16, 0xC0); // FIFO CTRL - 26688787 to 26688925
writeRegister(0x40, 0x03); // TX Buffer - 26688936 to 26689069
writeRegister(0x41, 0x09); // TX Buffer - 26689083 to 26689217
writeRegister(0x44, 0x23); // TX Buffer - 26689231 to 26689367
writeRegister(0x45, 0x01); // TX Buffer - 26689379 to 26689515
writeRegister(0x46, 0x13); // TX Buffer - 26689527 to 26689664
writeRegister(0x04, 0x07); // TX - 26689676 to 26689812
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26701709 to 26701842
writeRegister(0x00, 0xFF); // CS0 - 26701856 to 26701993
writeRegister(0x01, 0xFF); // CS1 - 26702006 to 26702147
writeRegister(0x0B, 0x1D); // RC Ack Config - 26702161 to 26702298
writeRegister(0x16, 0x10); // FIFO CTRL - 26702310 to 26702446
writeRegister(0x00, 0xFF); // CS0 - 26702458 to 26702602
writeRegister(0x01, 0xFF); // CS1 - 26702608 to 26702748
writeRegister(0x07, 0x1A); // Channel Selection - 26702764 to 26702903
writeRegister(0x0E, 0x5A); // ADDR - 26702914 to 26703053
writeRegister(0x0F, 0x00); // ADDR - 26703066 to 26703201
writeRegister(0x10, 0x5A); // ADDR - 26703214 to 26703349
writeRegister(0x11, 0x5A); // PEER - 26703363 to 26703498
writeRegister(0x12, 0x00); // PEER - 26703512 to 26703645
writeRegister(0x13, 0x5A); // PEER - 26703655 to 26703794
writeRegister(0x04, 0x02); // RX Enable - 26703808 to 26703941
writeRegister(0x02, 0x80); // Int1Msk - 26703952 to 26704085
writeRegister(0x03, 0x00); // Int2Msk - 26704099 to 26704232
writeRegister(0x00, 0xFF); // CS0 - 26704246 to 26704383
writeRegister(0x01, 0xFF); // CS1 - 26704396 to 26704537
delay(13); // Delay 13369 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26717773 to 26717906
writeRegister(0x00, 0xFF); // CS0 - 26717920 to 26718062
writeRegister(0x01, 0xFF); // CS1 - 26718070 to 26718211
writeRegister(0x0B, 0x0D); // RC Ack Config - 26718224 to 26718359
writeRegister(0x08, 0x31); // Unknown - 26718373 to 26718507
writeRegister(0x0C, 0x02); // Unknown - 26718521 to 26718655
writeRegister(0x00, 0xFF); // CS0 - 26718670 to 26718814
writeRegister(0x01, 0xFF); // CS1 - 26718820 to 26718961
writeRegister(0x07, 0x1A); // Channel Selection - 26718976 to 26719117
writeRegister(0x0E, 0x5A); // ADDR - 26719125 to 26719264
writeRegister(0x0F, 0x00); // ADDR - 26719278 to 26719412
writeRegister(0x10, 0x5A); // ADDR - 26719423 to 26719561
writeRegister(0x11, 0x5A); // PEER - 26719571 to 26719710
writeRegister(0x12, 0x00); // PEER - 26719723 to 26719857
writeRegister(0x13, 0x5A); // PEER - 26719867 to 26720006
writeRegister(0x14, 0x1F); // TX Length - 26720016 to 26720157
writeRegister(0x02, 0x40); // Int1Msk - 26720169 to 26720303
writeRegister(0x03, 0x00); // Int2Msk - 26720313 to 26720446
writeRegister(0x00, 0xFF); // CS0 - 26720460 to 26720599
writeRegister(0x01, 0xFF); // CS1 - 26720610 to 26720751
writeRegister(0x16, 0xC0); // FIFO CTRL - 26720765 to 26720899
writeRegister(0x40, 0x03); // TX Buffer - 26720913 to 26721048
writeRegister(0x41, 0x09); // TX Buffer - 26721061 to 26721196
writeRegister(0x44, 0x23); // TX Buffer - 26721208 to 26721343
writeRegister(0x45, 0x01); // TX Buffer - 26721357 to 26721491
writeRegister(0x46, 0x13); // TX Buffer - 26721505 to 26721640
writeRegister(0x04, 0x07); // TX - 26721654 to 26721789
delay(12); // Delay 12179 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26733835 to 26733968
writeRegister(0x00, 0xFF); // CS0 - 26733978 to 26734119
writeRegister(0x01, 0xFF); // CS1 - 26734131 to 26734269
writeRegister(0x0B, 0x1D); // RC Ack Config - 26734283 to 26734422
writeRegister(0x16, 0x10); // FIFO CTRL - 26734436 to 26734570
writeRegister(0x00, 0xFF); // CS0 - 26734584 to 26734720
writeRegister(0x01, 0xFF); // CS1 - 26734734 to 26734875
writeRegister(0x07, 0x1A); // Channel Selection - 26734890 to 26735025
writeRegister(0x0E, 0x5A); // ADDR - 26735039 to 26735178
writeRegister(0x0F, 0x00); // ADDR - 26735189 to 26735329
writeRegister(0x10, 0x5A); // ADDR - 26735337 to 26735479
writeRegister(0x11, 0x5A); // PEER - 26735485 to 26735624
writeRegister(0x12, 0x00); // PEER - 26735634 to 26735767
writeRegister(0x13, 0x5A); // PEER - 26735781 to 26735923
writeRegister(0x04, 0x02); // RX Enable - 26735931 to 26736064
writeRegister(0x02, 0x80); // Int1Msk - 26736078 to 26736211
writeRegister(0x03, 0x00); // Int2Msk - 26736221 to 26736362
writeRegister(0x00, 0xFF); // CS0 - 26736368 to 26736509
writeRegister(0x01, 0xFF); // CS1 - 26736518 to 26736658
delay(13); // Delay 13212 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26749738 to 26749870
writeRegister(0x00, 0xFF); // CS0 - 26749884 to 26750025
writeRegister(0x01, 0xFF); // CS1 - 26750034 to 26750174
writeRegister(0x0B, 0x0D); // RC Ack Config - 26750188 to 26750325
writeRegister(0x08, 0x31); // Unknown - 26750337 to 26750473
writeRegister(0x0C, 0x02); // Unknown - 26750485 to 26750619
writeRegister(0x00, 0xFF); // CS0 - 26750634 to 26750775
writeRegister(0x01, 0xFF); // CS1 - 26750784 to 26750924
writeRegister(0x07, 0x1A); // Channel Selection - 26750940 to 26751079
writeRegister(0x0E, 0x5A); // ADDR - 26751093 to 26751229
writeRegister(0x0F, 0x00); // ADDR - 26751242 to 26751377
writeRegister(0x10, 0x5A); // ADDR - 26751390 to 26751525
writeRegister(0x11, 0x5A); // PEER - 26751539 to 26751674
writeRegister(0x12, 0x00); // PEER - 26751688 to 26751821
writeRegister(0x13, 0x5A); // PEER - 26751831 to 26751970
writeRegister(0x14, 0x1F); // TX Length - 26751984 to 26752121
writeRegister(0x02, 0x40); // Int1Msk - 26752134 to 26752267
writeRegister(0x03, 0x00); // Int2Msk - 26752281 to 26752414
writeRegister(0x00, 0xFF); // CS0 - 26752424 to 26752565
writeRegister(0x01, 0xFF); // CS1 - 26752578 to 26752714
writeRegister(0x16, 0xC0); // FIFO CTRL - 26752729 to 26752867
writeRegister(0x40, 0x03); // TX Buffer - 26752877 to 26753011
writeRegister(0x41, 0x09); // TX Buffer - 26753025 to 26753159
writeRegister(0x44, 0x23); // TX Buffer - 26753173 to 26753309
writeRegister(0x45, 0x01); // TX Buffer - 26753321 to 26753455
writeRegister(0x46, 0x13); // TX Buffer - 26753469 to 26753604
writeRegister(0x04, 0x07); // TX - 26753618 to 26753752
delay(12); // Delay 12197 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26765816 to 26765949
writeRegister(0x00, 0xFF); // CS0 - 26765962 to 26766100
writeRegister(0x01, 0xFF); // CS1 - 26766112 to 26766252
writeRegister(0x0B, 0x1D); // RC Ack Config - 26766268 to 26766403
writeRegister(0x16, 0x10); // FIFO CTRL - 26766417 to 26766551
writeRegister(0x00, 0xFF); // CS0 - 26766565 to 26766706
writeRegister(0x01, 0xFF); // CS1 - 26766715 to 26766856
writeRegister(0x07, 0x1A); // Channel Selection - 26766871 to 26767009
writeRegister(0x0E, 0x5A); // ADDR - 26767020 to 26767159
writeRegister(0x0F, 0x00); // ADDR - 26767173 to 26767307
writeRegister(0x10, 0x5A); // ADDR - 26767321 to 26767456
writeRegister(0x11, 0x5A); // PEER - 26767470 to 26767605
writeRegister(0x12, 0x00); // PEER - 26767618 to 26767752
writeRegister(0x13, 0x5A); // PEER - 26767762 to 26767901
writeRegister(0x04, 0x02); // RX Enable - 26767915 to 26768048
writeRegister(0x02, 0x80); // Int1Msk - 26768058 to 26768192
writeRegister(0x03, 0x00); // Int2Msk - 26768205 to 26768339
writeRegister(0x00, 0xFF); // CS0 - 26768352 to 26768490
writeRegister(0x01, 0xFF); // CS1 - 26768502 to 26768642
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26781722 to 26781855
writeRegister(0x00, 0xFF); // CS0 - 26781865 to 26782006
writeRegister(0x01, 0xFF); // CS1 - 26782018 to 26782163
writeRegister(0x0B, 0x0D); // RC Ack Config - 26782169 to 26782309
writeRegister(0x08, 0x31); // Unknown - 26782318 to 26782457
writeRegister(0x0C, 0x02); // Unknown - 26782466 to 26782606
writeRegister(0x00, 0xFF); // CS0 - 26782615 to 26782756
writeRegister(0x01, 0xFF); // CS1 - 26782769 to 26782913
writeRegister(0x07, 0x1A); // Channel Selection - 26782924 to 26783061
writeRegister(0x0E, 0x5A); // ADDR - 26783074 to 26783213
writeRegister(0x0F, 0x00); // ADDR - 26783223 to 26783358
writeRegister(0x10, 0x5A); // ADDR - 26783371 to 26783506
writeRegister(0x11, 0x5A); // PEER - 26783520 to 26783658
writeRegister(0x12, 0x00); // PEER - 26783669 to 26783802
writeRegister(0x13, 0x5A); // PEER - 26783816 to 26783951
writeRegister(0x14, 0x1F); // TX Length - 26783965 to 26784104
writeRegister(0x02, 0x40); // Int1Msk - 26784115 to 26784248
writeRegister(0x03, 0x00); // Int2Msk - 26784262 to 26784395
writeRegister(0x00, 0xFF); // CS0 - 26784409 to 26784546
writeRegister(0x01, 0xFF); // CS1 - 26784558 to 26784700
writeRegister(0x16, 0xC0); // FIFO CTRL - 26784713 to 26784848
writeRegister(0x40, 0x03); // TX Buffer - 26784862 to 26784995
writeRegister(0x41, 0x09); // TX Buffer - 26785006 to 26785143
writeRegister(0x44, 0x23); // TX Buffer - 26785154 to 26785293
writeRegister(0x45, 0x01); // TX Buffer - 26785302 to 26785444
writeRegister(0x46, 0x13); // TX Buffer - 26785450 to 26785590
writeRegister(0x04, 0x07); // TX - 26785599 to 26785741
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26797780 to 26797913
writeRegister(0x00, 0xFF); // CS0 - 26797927 to 26798066
writeRegister(0x01, 0xFF); // CS1 - 26798077 to 26798218
writeRegister(0x0B, 0x1D); // RC Ack Config - 26798232 to 26798372
writeRegister(0x16, 0x10); // FIFO CTRL - 26798381 to 26798519
writeRegister(0x00, 0xFF); // CS0 - 26798529 to 26798670
writeRegister(0x01, 0xFF); // CS1 - 26798683 to 26798819
writeRegister(0x07, 0x1A); // Channel Selection - 26798835 to 26798975
writeRegister(0x0E, 0x5A); // ADDR - 26798988 to 26799124
writeRegister(0x0F, 0x00); // ADDR - 26799137 to 26799272
writeRegister(0x10, 0x5A); // ADDR - 26799285 to 26799420
writeRegister(0x11, 0x5A); // PEER - 26799434 to 26799569
writeRegister(0x12, 0x00); // PEER - 26799583 to 26799716
writeRegister(0x13, 0x5A); // PEER - 26799730 to 26799865
writeRegister(0x04, 0x02); // RX Enable - 26799879 to 26800012
writeRegister(0x02, 0x80); // Int1Msk - 26800023 to 26800162
writeRegister(0x03, 0x00); // Int2Msk - 26800170 to 26800303
writeRegister(0x00, 0xFF); // CS0 - 26800317 to 26800460
writeRegister(0x01, 0xFF); // CS1 - 26800467 to 26800608
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26813836 to 26813968
writeRegister(0x00, 0xFF); // CS0 - 26813982 to 26814126
writeRegister(0x01, 0xFF); // CS1 - 26814132 to 26814272
writeRegister(0x0B, 0x0D); // RC Ack Config - 26814286 to 26814421
writeRegister(0x08, 0x31); // Unknown - 26814435 to 26814569
writeRegister(0x0C, 0x02); // Unknown - 26814583 to 26814717
writeRegister(0x00, 0xFF); // CS0 - 26814732 to 26814876
writeRegister(0x01, 0xFF); // CS1 - 26814882 to 26815022
writeRegister(0x07, 0x1A); // Channel Selection - 26815038 to 26815176
writeRegister(0x0E, 0x5A); // ADDR - 26815187 to 26815327
writeRegister(0x0F, 0x00); // ADDR - 26815340 to 26815476
writeRegister(0x10, 0x5A); // ADDR - 26815485 to 26815623
writeRegister(0x11, 0x5A); // PEER - 26815633 to 26815772
writeRegister(0x12, 0x00); // PEER - 26815786 to 26815919
writeRegister(0x13, 0x5A); // PEER - 26815929 to 26816068
writeRegister(0x14, 0x1F); // TX Length - 26816079 to 26816219
writeRegister(0x02, 0x40); // Int1Msk - 26816232 to 26816365
writeRegister(0x03, 0x00); // Int2Msk - 26816375 to 26816508
writeRegister(0x00, 0xFF); // CS0 - 26816522 to 26816663
writeRegister(0x01, 0xFF); // CS1 - 26816672 to 26816812
writeRegister(0x16, 0xC0); // FIFO CTRL - 26816827 to 26816961
writeRegister(0x40, 0x03); // TX Buffer - 26816975 to 26817110
writeRegister(0x41, 0x09); // TX Buffer - 26817123 to 26817258
writeRegister(0x44, 0x23); // TX Buffer - 26817271 to 26817405
writeRegister(0x45, 0x01); // TX Buffer - 26817419 to 26817553
writeRegister(0x46, 0x13); // TX Buffer - 26817567 to 26817702
writeRegister(0x04, 0x07); // TX - 26817716 to 26817850
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26829749 to 26829882
writeRegister(0x00, 0xFF); // CS0 - 26829892 to 26830033
writeRegister(0x01, 0xFF); // CS1 - 26830045 to 26830189
writeRegister(0x0B, 0x1D); // RC Ack Config - 26830201 to 26830336
writeRegister(0x16, 0x10); // FIFO CTRL - 26830350 to 26830484
writeRegister(0x00, 0xFF); // CS0 - 26830498 to 26830634
writeRegister(0x01, 0xFF); // CS1 - 26830648 to 26830789
writeRegister(0x07, 0x1A); // Channel Selection - 26830804 to 26830939
writeRegister(0x0E, 0x5A); // ADDR - 26830953 to 26831092
writeRegister(0x0F, 0x00); // ADDR - 26831103 to 26831240
writeRegister(0x10, 0x5A); // ADDR - 26831251 to 26831389
writeRegister(0x11, 0x5A); // PEER - 26831399 to 26831538
writeRegister(0x12, 0x00); // PEER - 26831548 to 26831681
writeRegister(0x13, 0x5A); // PEER - 26831695 to 26831834
writeRegister(0x04, 0x02); // RX Enable - 26831845 to 26831978
writeRegister(0x02, 0x80); // Int1Msk - 26831991 to 26832125
writeRegister(0x03, 0x00); // Int2Msk - 26832138 to 26832272
writeRegister(0x00, 0xFF); // CS0 - 26832282 to 26832423
writeRegister(0x01, 0xFF); // CS1 - 26832435 to 26832573
delay(13); // Delay 13364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26845804 to 26845937
writeRegister(0x00, 0xFF); // CS0 - 26845947 to 26846088
writeRegister(0x01, 0xFF); // CS1 - 26846101 to 26846237
writeRegister(0x0B, 0x0D); // RC Ack Config - 26846252 to 26846390
writeRegister(0x08, 0x31); // Unknown - 26846401 to 26846542
writeRegister(0x0C, 0x02); // Unknown - 26846548 to 26846682
writeRegister(0x00, 0xFF); // CS0 - 26846697 to 26846838
writeRegister(0x01, 0xFF); // CS1 - 26846851 to 26846987
writeRegister(0x07, 0x1A); // Channel Selection - 26847007 to 26847142
writeRegister(0x0E, 0x5A); // ADDR - 26847156 to 26847292
writeRegister(0x0F, 0x00); // ADDR - 26847306 to 26847440
writeRegister(0x10, 0x5A); // ADDR - 26847454 to 26847588
writeRegister(0x11, 0x5A); // PEER - 26847602 to 26847737
writeRegister(0x12, 0x00); // PEER - 26847751 to 26847884
writeRegister(0x13, 0x5A); // PEER - 26847898 to 26848034
writeRegister(0x14, 0x1F); // TX Length - 26848047 to 26848189
writeRegister(0x02, 0x40); // Int1Msk - 26848197 to 26848330
writeRegister(0x03, 0x00); // Int2Msk - 26848344 to 26848477
writeRegister(0x00, 0xFF); // CS0 - 26848487 to 26848628
writeRegister(0x01, 0xFF); // CS1 - 26848641 to 26848785
writeRegister(0x16, 0xC0); // FIFO CTRL - 26848792 to 26848930
writeRegister(0x40, 0x03); // TX Buffer - 26848941 to 26849082
writeRegister(0x41, 0x09); // TX Buffer - 26849088 to 26849230
writeRegister(0x44, 0x23); // TX Buffer - 26849236 to 26849378
writeRegister(0x45, 0x01); // TX Buffer - 26849384 to 26849520
writeRegister(0x46, 0x13); // TX Buffer - 26849532 to 26849675
writeRegister(0x04, 0x07); // TX - 26849681 to 26849817
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26861862 to 26861995
writeRegister(0x00, 0xFF); // CS0 - 26862009 to 26862151
writeRegister(0x01, 0xFF); // CS1 - 26862159 to 26862300
writeRegister(0x0B, 0x1D); // RC Ack Config - 26862314 to 26862457
writeRegister(0x16, 0x10); // FIFO CTRL - 26862464 to 26862598
writeRegister(0x00, 0xFF); // CS0 - 26862611 to 26862751
writeRegister(0x01, 0xFF); // CS1 - 26862761 to 26862901
writeRegister(0x07, 0x1A); // Channel Selection - 26862917 to 26863056
writeRegister(0x0E, 0x5A); // ADDR - 26863070 to 26863206
writeRegister(0x0F, 0x00); // ADDR - 26863220 to 26863354
writeRegister(0x10, 0x5A); // ADDR - 26863368 to 26863502
writeRegister(0x11, 0x5A); // PEER - 26863516 to 26863651
writeRegister(0x12, 0x00); // PEER - 26863665 to 26863798
writeRegister(0x13, 0x5A); // PEER - 26863809 to 26863948
writeRegister(0x04, 0x02); // RX Enable - 26863961 to 26864095
writeRegister(0x02, 0x80); // Int1Msk - 26864105 to 26864238
writeRegister(0x03, 0x00); // Int2Msk - 26864252 to 26864385
writeRegister(0x00, 0xFF); // CS0 - 26864399 to 26864535
writeRegister(0x01, 0xFF); // CS1 - 26864549 to 26864690
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26877769 to 26877901
writeRegister(0x00, 0xFF); // CS0 - 26877915 to 26878051
writeRegister(0x01, 0xFF); // CS1 - 26878065 to 26878205
writeRegister(0x0B, 0x0D); // RC Ack Config - 26878216 to 26878356
writeRegister(0x08, 0x31); // Unknown - 26878368 to 26878504
writeRegister(0x0C, 0x02); // Unknown - 26878513 to 26878650
writeRegister(0x00, 0xFF); // CS0 - 26878665 to 26878801
writeRegister(0x01, 0xFF); // CS1 - 26878815 to 26878955
writeRegister(0x07, 0x1A); // Channel Selection - 26878971 to 26879106
writeRegister(0x0E, 0x5A); // ADDR - 26879121 to 26879260
writeRegister(0x0F, 0x00); // ADDR - 26879270 to 26879412
writeRegister(0x10, 0x5A); // ADDR - 26879418 to 26879559
writeRegister(0x11, 0x5A); // PEER - 26879566 to 26879705
writeRegister(0x12, 0x00); // PEER - 26879715 to 26879850
writeRegister(0x13, 0x5A); // PEER - 26879862 to 26880004
writeRegister(0x14, 0x1F); // TX Length - 26880012 to 26880152
writeRegister(0x02, 0x40); // Int1Msk - 26880161 to 26880294
writeRegister(0x03, 0x00); // Int2Msk - 26880308 to 26880441
writeRegister(0x00, 0xFF); // CS0 - 26880455 to 26880591
writeRegister(0x01, 0xFF); // CS1 - 26880605 to 26880745
writeRegister(0x16, 0xC0); // FIFO CTRL - 26880760 to 26880896
writeRegister(0x40, 0x03); // TX Buffer - 26880908 to 26881043
writeRegister(0x41, 0x09); // TX Buffer - 26881052 to 26881191
writeRegister(0x44, 0x23); // TX Buffer - 26881200 to 26881338
writeRegister(0x45, 0x01); // TX Buffer - 26881349 to 26881490
writeRegister(0x46, 0x13); // TX Buffer - 26881497 to 26881635
writeRegister(0x04, 0x07); // TX - 26881646 to 26881787
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26893827 to 26893959
writeRegister(0x00, 0xFF); // CS0 - 26893973 to 26894114
writeRegister(0x01, 0xFF); // CS1 - 26894123 to 26894263
writeRegister(0x0B, 0x1D); // RC Ack Config - 26894278 to 26894419
writeRegister(0x16, 0x10); // FIFO CTRL - 26894428 to 26894565
writeRegister(0x00, 0xFF); // CS0 - 26894576 to 26894715
writeRegister(0x01, 0xFF); // CS1 - 26894729 to 26894867
writeRegister(0x07, 0x1A); // Channel Selection - 26894881 to 26895020
writeRegister(0x0E, 0x5A); // ADDR - 26895035 to 26895170
writeRegister(0x0F, 0x00); // ADDR - 26895184 to 26895318
writeRegister(0x10, 0x5A); // ADDR - 26895332 to 26895467
writeRegister(0x11, 0x5A); // PEER - 26895480 to 26895616
writeRegister(0x12, 0x00); // PEER - 26895629 to 26895763
writeRegister(0x13, 0x5A); // PEER - 26895776 to 26895912
writeRegister(0x04, 0x02); // RX Enable - 26895926 to 26896059
writeRegister(0x02, 0x80); // Int1Msk - 26896073 to 26896206
writeRegister(0x03, 0x00); // Int2Msk - 26896216 to 26896351
writeRegister(0x00, 0xFF); // CS0 - 26896363 to 26896507
writeRegister(0x01, 0xFF); // CS1 - 26896513 to 26896653
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26909733 to 26909866
writeRegister(0x00, 0xFF); // CS0 - 26909879 to 26910017
writeRegister(0x01, 0xFF); // CS1 - 26910029 to 26910169
writeRegister(0x0B, 0x0D); // RC Ack Config - 26910184 to 26910320
writeRegister(0x08, 0x31); // Unknown - 26910333 to 26910468
writeRegister(0x0C, 0x02); // Unknown - 26910481 to 26910614
writeRegister(0x00, 0xFF); // CS0 - 26910629 to 26910767
writeRegister(0x01, 0xFF); // CS1 - 26910779 to 26910921
writeRegister(0x07, 0x1A); // Channel Selection - 26910935 to 26911070
writeRegister(0x0E, 0x5A); // ADDR - 26911085 to 26911224
writeRegister(0x0F, 0x00); // ADDR - 26911234 to 26911372
writeRegister(0x10, 0x5A); // ADDR - 26911382 to 26911520
writeRegister(0x11, 0x5A); // PEER - 26911531 to 26911669
writeRegister(0x12, 0x00); // PEER - 26911680 to 26911819
writeRegister(0x13, 0x5A); // PEER - 26911827 to 26911966
writeRegister(0x14, 0x1F); // TX Length - 26911976 to 26912115
writeRegister(0x02, 0x40); // Int1Msk - 26912129 to 26912262
writeRegister(0x03, 0x00); // Int2Msk - 26912272 to 26912406
writeRegister(0x00, 0xFF); // CS0 - 26912419 to 26912563
writeRegister(0x01, 0xFF); // CS1 - 26912569 to 26912709
writeRegister(0x16, 0xC0); // FIFO CTRL - 26912724 to 26912859
writeRegister(0x40, 0x03); // TX Buffer - 26912873 to 26913006
writeRegister(0x41, 0x09); // TX Buffer - 26913020 to 26913154
writeRegister(0x44, 0x23); // TX Buffer - 26913168 to 26913304
writeRegister(0x45, 0x01); // TX Buffer - 26913316 to 26913452
writeRegister(0x46, 0x13); // TX Buffer - 26913461 to 26913601
writeRegister(0x04, 0x07); // TX - 26913613 to 26913749
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26925794 to 26925927
writeRegister(0x00, 0xFF); // CS0 - 26925938 to 26926077
writeRegister(0x01, 0xFF); // CS1 - 26926091 to 26926229
writeRegister(0x0B, 0x1D); // RC Ack Config - 26926243 to 26926383
writeRegister(0x16, 0x10); // FIFO CTRL - 26926396 to 26926530
writeRegister(0x00, 0xFF); // CS0 - 26926540 to 26926681
writeRegister(0x01, 0xFF); // CS1 - 26926693 to 26926838
writeRegister(0x07, 0x1A); // Channel Selection - 26926849 to 26926984
writeRegister(0x0E, 0x5A); // ADDR - 26926999 to 26927138
writeRegister(0x0F, 0x00); // ADDR - 26927148 to 26927284
writeRegister(0x10, 0x5A); // ADDR - 26927296 to 26927431
writeRegister(0x11, 0x5A); // PEER - 26927445 to 26927583
writeRegister(0x12, 0x00); // PEER - 26927594 to 26927727
writeRegister(0x13, 0x5A); // PEER - 26927741 to 26927876
writeRegister(0x04, 0x02); // RX Enable - 26927890 to 26928023
writeRegister(0x02, 0x80); // Int1Msk - 26928037 to 26928170
writeRegister(0x03, 0x00); // Int2Msk - 26928181 to 26928314
writeRegister(0x00, 0xFF); // CS0 - 26928328 to 26928467
writeRegister(0x01, 0xFF); // CS1 - 26928478 to 26928619
delay(13); // Delay 13368 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26941850 to 26941987
writeRegister(0x00, 0xFF); // CS0 - 26941993 to 26942134
writeRegister(0x01, 0xFF); // CS1 - 26942143 to 26942284
writeRegister(0x0B, 0x0D); // RC Ack Config - 26942297 to 26942440
writeRegister(0x08, 0x31); // Unknown - 26942446 to 26942580
writeRegister(0x0C, 0x02); // Unknown - 26942594 to 26942728
writeRegister(0x00, 0xFF); // CS0 - 26942743 to 26942884
writeRegister(0x01, 0xFF); // CS1 - 26942893 to 26943034
writeRegister(0x07, 0x1A); // Channel Selection - 26943049 to 26943187
writeRegister(0x0E, 0x5A); // ADDR - 26943202 to 26943337
writeRegister(0x0F, 0x00); // ADDR - 26943351 to 26943485
writeRegister(0x10, 0x5A); // ADDR - 26943499 to 26943634
writeRegister(0x11, 0x5A); // PEER - 26943648 to 26943783
writeRegister(0x12, 0x00); // PEER - 26943797 to 26943930
writeRegister(0x13, 0x5A); // PEER - 26943944 to 26944079
writeRegister(0x14, 0x1F); // TX Length - 26944093 to 26944230
writeRegister(0x02, 0x40); // Int1Msk - 26944242 to 26944376
writeRegister(0x03, 0x00); // Int2Msk - 26944389 to 26944523
writeRegister(0x00, 0xFF); // CS0 - 26944533 to 26944674
writeRegister(0x01, 0xFF); // CS1 - 26944686 to 26944824
writeRegister(0x16, 0xC0); // FIFO CTRL - 26944838 to 26944976
writeRegister(0x40, 0x03); // TX Buffer - 26944986 to 26945121
writeRegister(0x41, 0x09); // TX Buffer - 26945134 to 26945269
writeRegister(0x44, 0x23); // TX Buffer - 26945282 to 26945416
writeRegister(0x45, 0x01); // TX Buffer - 26945430 to 26945564
writeRegister(0x46, 0x13); // TX Buffer - 26945578 to 26945713
writeRegister(0x04, 0x07); // TX - 26945727 to 26945861
delay(12); // Delay 12033 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26957760 to 26957894
writeRegister(0x00, 0xFF); // CS0 - 26957906 to 26958042
writeRegister(0x01, 0xFF); // CS1 - 26958056 to 26958196
writeRegister(0x0B, 0x1D); // RC Ack Config - 26958211 to 26958347
writeRegister(0x16, 0x10); // FIFO CTRL - 26958361 to 26958495
writeRegister(0x00, 0xFF); // CS0 - 26958509 to 26958652
writeRegister(0x01, 0xFF); // CS1 - 26958659 to 26958800
writeRegister(0x07, 0x1A); // Channel Selection - 26958815 to 26958953
writeRegister(0x0E, 0x5A); // ADDR - 26958964 to 26959103
writeRegister(0x0F, 0x00); // ADDR - 26959117 to 26959251
writeRegister(0x10, 0x5A); // ADDR - 26959265 to 26959400
writeRegister(0x11, 0x5A); // PEER - 26959413 to 26959549
writeRegister(0x12, 0x00); // PEER - 26959562 to 26959696
writeRegister(0x13, 0x5A); // PEER - 26959706 to 26959845
writeRegister(0x04, 0x02); // RX Enable - 26959859 to 26959992
writeRegister(0x02, 0x80); // Int1Msk - 26960002 to 26960136
writeRegister(0x03, 0x00); // Int2Msk - 26960149 to 26960283
writeRegister(0x00, 0xFF); // CS0 - 26960296 to 26960434
writeRegister(0x01, 0xFF); // CS1 - 26960446 to 26960586
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26973815 to 26973948
writeRegister(0x00, 0xFF); // CS0 - 26973962 to 26974099
writeRegister(0x01, 0xFF); // CS1 - 26974112 to 26974253
writeRegister(0x0B, 0x0D); // RC Ack Config - 26974262 to 26974401
writeRegister(0x08, 0x31); // Unknown - 26974415 to 26974549
writeRegister(0x0C, 0x02); // Unknown - 26974559 to 26974698
writeRegister(0x00, 0xFF); // CS0 - 26974712 to 26974849
writeRegister(0x01, 0xFF); // CS1 - 26974862 to 26975003
writeRegister(0x07, 0x1A); // Channel Selection - 26975017 to 26975153
writeRegister(0x0E, 0x5A); // ADDR - 26975167 to 26975306
writeRegister(0x0F, 0x00); // ADDR - 26975317 to 26975454
writeRegister(0x10, 0x5A); // ADDR - 26975464 to 26975603
writeRegister(0x11, 0x5A); // PEER - 26975613 to 26975753
writeRegister(0x12, 0x00); // PEER - 26975762 to 26975895
writeRegister(0x13, 0x5A); // PEER - 26975909 to 26976048
writeRegister(0x14, 0x1F); // TX Length - 26976058 to 26976197
writeRegister(0x02, 0x40); // Int1Msk - 26976208 to 26976341
writeRegister(0x03, 0x00); // Int2Msk - 26976355 to 26976488
writeRegister(0x00, 0xFF); // CS0 - 26976502 to 26976639
writeRegister(0x01, 0xFF); // CS1 - 26976652 to 26976793
writeRegister(0x16, 0xC0); // FIFO CTRL - 26976806 to 26976941
writeRegister(0x40, 0x03); // TX Buffer - 26976955 to 26977090
writeRegister(0x41, 0x09); // TX Buffer - 26977102 to 26977238
writeRegister(0x44, 0x23); // TX Buffer - 26977247 to 26977386
writeRegister(0x45, 0x01); // TX Buffer - 26977395 to 26977534
writeRegister(0x46, 0x13); // TX Buffer - 26977543 to 26977683
writeRegister(0x04, 0x07); // TX - 26977692 to 26977831
delay(12); // Delay 12033 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 26989728 to 26989864
writeRegister(0x00, 0xFF); // CS0 - 26989872 to 26990011
writeRegister(0x01, 0xFF); // CS1 - 26990021 to 26990163
writeRegister(0x0B, 0x1D); // RC Ack Config - 26990177 to 26990317
writeRegister(0x16, 0x10); // FIFO CTRL - 26990326 to 26990464
writeRegister(0x00, 0xFF); // CS0 - 26990474 to 26990615
writeRegister(0x01, 0xFF); // CS1 - 26990627 to 26990772
writeRegister(0x07, 0x1A); // Channel Selection - 26990783 to 26990918
writeRegister(0x0E, 0x5A); // ADDR - 26990933 to 26991069
writeRegister(0x0F, 0x00); // ADDR - 26991082 to 26991217
writeRegister(0x10, 0x5A); // ADDR - 26991230 to 26991365
writeRegister(0x11, 0x5A); // PEER - 26991379 to 26991514
writeRegister(0x12, 0x00); // PEER - 26991528 to 26991661
writeRegister(0x13, 0x5A); // PEER - 26991675 to 26991810
writeRegister(0x04, 0x02); // RX Enable - 26991824 to 26991957
writeRegister(0x02, 0x80); // Int1Msk - 26991971 to 26992104
writeRegister(0x03, 0x00); // Int2Msk - 26992115 to 26992248
writeRegister(0x00, 0xFF); // CS0 - 26992262 to 26992401
writeRegister(0x01, 0xFF); // CS1 - 26992412 to 26992553
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27005780 to 27005913
writeRegister(0x00, 0xFF); // CS0 - 27005927 to 27006068
writeRegister(0x01, 0xFF); // CS1 - 27006077 to 27006218
writeRegister(0x0B, 0x0D); // RC Ack Config - 27006231 to 27006366
writeRegister(0x08, 0x31); // Unknown - 27006380 to 27006514
writeRegister(0x0C, 0x02); // Unknown - 27006528 to 27006662
writeRegister(0x00, 0xFF); // CS0 - 27006677 to 27006818
writeRegister(0x01, 0xFF); // CS1 - 27006827 to 27006968
writeRegister(0x07, 0x1A); // Channel Selection - 27006983 to 27007121
writeRegister(0x0E, 0x5A); // ADDR - 27007136 to 27007273
writeRegister(0x0F, 0x00); // ADDR - 27007285 to 27007419
writeRegister(0x10, 0x5A); // ADDR - 27007433 to 27007568
writeRegister(0x11, 0x5A); // PEER - 27007582 to 27007717
writeRegister(0x12, 0x00); // PEER - 27007731 to 27007864
writeRegister(0x13, 0x5A); // PEER - 27007874 to 27008013
writeRegister(0x14, 0x1F); // TX Length - 27008027 to 27008164
writeRegister(0x02, 0x40); // Int1Msk - 27008176 to 27008310
writeRegister(0x03, 0x00); // Int2Msk - 27008323 to 27008457
writeRegister(0x00, 0xFF); // CS0 - 27008467 to 27008608
writeRegister(0x01, 0xFF); // CS1 - 27008620 to 27008758
writeRegister(0x16, 0xC0); // FIFO CTRL - 27008772 to 27008910
writeRegister(0x40, 0x03); // TX Buffer - 27008920 to 27009055
writeRegister(0x41, 0x09); // TX Buffer - 27009068 to 27009203
writeRegister(0x44, 0x23); // TX Buffer - 27009216 to 27009350
writeRegister(0x45, 0x01); // TX Buffer - 27009364 to 27009498
writeRegister(0x46, 0x13); // TX Buffer - 27009512 to 27009647
writeRegister(0x04, 0x07); // TX - 27009661 to 27009795
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27021842 to 27021975
writeRegister(0x00, 0xFF); // CS0 - 27021988 to 27022126
writeRegister(0x01, 0xFF); // CS1 - 27022138 to 27022278
writeRegister(0x0B, 0x1D); // RC Ack Config - 27022294 to 27022429
writeRegister(0x16, 0x10); // FIFO CTRL - 27022443 to 27022577
writeRegister(0x00, 0xFF); // CS0 - 27022591 to 27022727
writeRegister(0x01, 0xFF); // CS1 - 27022741 to 27022881
writeRegister(0x07, 0x1A); // Channel Selection - 27022897 to 27023032
writeRegister(0x0E, 0x5A); // ADDR - 27023046 to 27023187
writeRegister(0x0F, 0x00); // ADDR - 27023196 to 27023335
writeRegister(0x10, 0x5A); // ADDR - 27023344 to 27023482
writeRegister(0x11, 0x5A); // PEER - 27023492 to 27023631
writeRegister(0x12, 0x00); // PEER - 27023641 to 27023782
writeRegister(0x13, 0x5A); // PEER - 27023788 to 27023927
writeRegister(0x04, 0x02); // RX Enable - 27023938 to 27024071
writeRegister(0x02, 0x80); // Int1Msk - 27024085 to 27024218
writeRegister(0x03, 0x00); // Int2Msk - 27024232 to 27024365
writeRegister(0x00, 0xFF); // CS0 - 27024375 to 27024516
writeRegister(0x01, 0xFF); // CS1 - 27024528 to 27024673
delay(13); // Delay 13208 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27037748 to 27037881
writeRegister(0x00, 0xFF); // CS0 - 27037891 to 27038032
writeRegister(0x01, 0xFF); // CS1 - 27038045 to 27038181
writeRegister(0x0B, 0x0D); // RC Ack Config - 27038196 to 27038338
writeRegister(0x08, 0x31); // Unknown - 27038344 to 27038486
writeRegister(0x0C, 0x02); // Unknown - 27038492 to 27038626
writeRegister(0x00, 0xFF); // CS0 - 27038641 to 27038782
writeRegister(0x01, 0xFF); // CS1 - 27038795 to 27038931
writeRegister(0x07, 0x1A); // Channel Selection - 27038947 to 27039086
writeRegister(0x0E, 0x5A); // ADDR - 27039100 to 27039236
writeRegister(0x0F, 0x00); // ADDR - 27039250 to 27039384
writeRegister(0x10, 0x5A); // ADDR - 27039398 to 27039532
writeRegister(0x11, 0x5A); // PEER - 27039546 to 27039681
writeRegister(0x12, 0x00); // PEER - 27039695 to 27039828
writeRegister(0x13, 0x5A); // PEER - 27039842 to 27039978
writeRegister(0x14, 0x1F); // TX Length - 27039991 to 27040128
writeRegister(0x02, 0x40); // Int1Msk - 27040141 to 27040274
writeRegister(0x03, 0x00); // Int2Msk - 27040288 to 27040421
writeRegister(0x00, 0xFF); // CS0 - 27040431 to 27040572
writeRegister(0x01, 0xFF); // CS1 - 27040585 to 27040729
writeRegister(0x16, 0xC0); // FIFO CTRL - 27040736 to 27040874
writeRegister(0x40, 0x03); // TX Buffer - 27040884 to 27041026
writeRegister(0x41, 0x09); // TX Buffer - 27041032 to 27041166
writeRegister(0x44, 0x23); // TX Buffer - 27041180 to 27041316
writeRegister(0x45, 0x01); // TX Buffer - 27041328 to 27041464
writeRegister(0x46, 0x13); // TX Buffer - 27041476 to 27041611
writeRegister(0x04, 0x07); // TX - 27041625 to 27041759
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27053806 to 27053939
writeRegister(0x00, 0xFF); // CS0 - 27053953 to 27054090
writeRegister(0x01, 0xFF); // CS1 - 27054103 to 27054244
writeRegister(0x0B, 0x1D); // RC Ack Config - 27054258 to 27054395
writeRegister(0x16, 0x10); // FIFO CTRL - 27054407 to 27054542
writeRegister(0x00, 0xFF); // CS0 - 27054555 to 27054696
writeRegister(0x01, 0xFF); // CS1 - 27054705 to 27054845
writeRegister(0x07, 0x1A); // Channel Selection - 27054861 to 27055000
writeRegister(0x0E, 0x5A); // ADDR - 27055011 to 27055150
writeRegister(0x0F, 0x00); // ADDR - 27055164 to 27055298
writeRegister(0x10, 0x5A); // ADDR - 27055312 to 27055446
writeRegister(0x11, 0x5A); // PEER - 27055460 to 27055595
writeRegister(0x12, 0x00); // PEER - 27055609 to 27055742
writeRegister(0x13, 0x5A); // PEER - 27055753 to 27055892
writeRegister(0x04, 0x02); // RX Enable - 27055905 to 27056039
writeRegister(0x02, 0x80); // Int1Msk - 27056049 to 27056182
writeRegister(0x03, 0x00); // Int2Msk - 27056196 to 27056329
writeRegister(0x00, 0xFF); // CS0 - 27056343 to 27056479
writeRegister(0x01, 0xFF); // CS1 - 27056493 to 27056634
delay(13); // Delay 13378 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27069883 to 27070012
writeRegister(0x00, 0xFF); // CS0 - 27070026 to 27070165
writeRegister(0x01, 0xFF); // CS1 - 27070176 to 27070317
writeRegister(0x0B, 0x0D); // RC Ack Config - 27070330 to 27070465
writeRegister(0x08, 0x31); // Unknown - 27070479 to 27070613
writeRegister(0x0C, 0x02); // Unknown - 27070627 to 27070761
writeRegister(0x00, 0xFF); // CS0 - 27070776 to 27070915
writeRegister(0x01, 0xFF); // CS1 - 27070926 to 27071067
writeRegister(0x07, 0x1A); // Channel Selection - 27071082 to 27071220
writeRegister(0x0E, 0x5A); // ADDR - 27071235 to 27071370
writeRegister(0x0F, 0x00); // ADDR - 27071384 to 27071518
writeRegister(0x10, 0x5A); // ADDR - 27071532 to 27071667
writeRegister(0x11, 0x5A); // PEER - 27071680 to 27071816
writeRegister(0x12, 0x00); // PEER - 27071829 to 27071963
writeRegister(0x13, 0x5A); // PEER - 27071973 to 27072112
writeRegister(0x14, 0x1F); // TX Length - 27072126 to 27072263
writeRegister(0x02, 0x40); // Int1Msk - 27072275 to 27072408
writeRegister(0x03, 0x00); // Int2Msk - 27072422 to 27072555
writeRegister(0x00, 0xFF); // CS0 - 27072566 to 27072705
writeRegister(0x01, 0xFF); // CS1 - 27072719 to 27072857
writeRegister(0x16, 0xC0); // FIFO CTRL - 27072871 to 27073009
writeRegister(0x40, 0x03); // TX Buffer - 27073019 to 27073154
writeRegister(0x41, 0x09); // TX Buffer - 27073166 to 27073302
writeRegister(0x44, 0x23); // TX Buffer - 27073314 to 27073449
writeRegister(0x45, 0x01); // TX Buffer - 27073463 to 27073597
writeRegister(0x46, 0x13); // TX Buffer - 27073611 to 27073747
writeRegister(0x04, 0x07); // TX - 27073760 to 27073895
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27085793 to 27085925
writeRegister(0x00, 0xFF); // CS0 - 27085939 to 27086075
writeRegister(0x01, 0xFF); // CS1 - 27086089 to 27086229
writeRegister(0x0B, 0x1D); // RC Ack Config - 27086244 to 27086381
writeRegister(0x16, 0x10); // FIFO CTRL - 27086394 to 27086528
writeRegister(0x00, 0xFF); // CS0 - 27086542 to 27086685
writeRegister(0x01, 0xFF); // CS1 - 27086692 to 27086833
writeRegister(0x07, 0x1A); // Channel Selection - 27086847 to 27086986
writeRegister(0x0E, 0x5A); // ADDR - 27086997 to 27087136
writeRegister(0x0F, 0x00); // ADDR - 27087150 to 27087284
writeRegister(0x10, 0x5A); // ADDR - 27087294 to 27087433
writeRegister(0x11, 0x5A); // PEER - 27087443 to 27087583
writeRegister(0x12, 0x00); // PEER - 27087595 to 27087730
writeRegister(0x13, 0x5A); // PEER - 27087739 to 27087878
writeRegister(0x04, 0x02); // RX Enable - 27087888 to 27088029
writeRegister(0x02, 0x80); // Int1Msk - 27088035 to 27088168
writeRegister(0x03, 0x00); // Int2Msk - 27088182 to 27088315
writeRegister(0x00, 0xFF); // CS0 - 27088326 to 27088465
writeRegister(0x01, 0xFF); // CS1 - 27088479 to 27088623
delay(13); // Delay 13358 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27101848 to 27101981
writeRegister(0x00, 0xFF); // CS0 - 27101995 to 27102132
writeRegister(0x01, 0xFF); // CS1 - 27102144 to 27102286
writeRegister(0x0B, 0x0D); // RC Ack Config - 27102295 to 27102435
writeRegister(0x08, 0x31); // Unknown - 27102448 to 27102583
writeRegister(0x0C, 0x02); // Unknown - 27102592 to 27102729
writeRegister(0x00, 0xFF); // CS0 - 27102745 to 27102882
writeRegister(0x01, 0xFF); // CS1 - 27102894 to 27103036
writeRegister(0x07, 0x1A); // Channel Selection - 27103050 to 27103185
writeRegister(0x0E, 0x5A); // ADDR - 27103200 to 27103339
writeRegister(0x0F, 0x00); // ADDR - 27103349 to 27103490
writeRegister(0x10, 0x5A); // ADDR - 27103497 to 27103638
writeRegister(0x11, 0x5A); // PEER - 27103646 to 27103784
writeRegister(0x12, 0x00); // PEER - 27103795 to 27103928
writeRegister(0x13, 0x5A); // PEER - 27103942 to 27104085
writeRegister(0x14, 0x1F); // TX Length - 27104091 to 27104230
writeRegister(0x02, 0x40); // Int1Msk - 27104241 to 27104374
writeRegister(0x03, 0x00); // Int2Msk - 27104388 to 27104521
writeRegister(0x00, 0xFF); // CS0 - 27104535 to 27104672
writeRegister(0x01, 0xFF); // CS1 - 27104684 to 27104826
writeRegister(0x16, 0xC0); // FIFO CTRL - 27104839 to 27104974
writeRegister(0x40, 0x03); // TX Buffer - 27104988 to 27105121
writeRegister(0x41, 0x09); // TX Buffer - 27105132 to 27105269
writeRegister(0x44, 0x23); // TX Buffer - 27105280 to 27105419
writeRegister(0x45, 0x01); // TX Buffer - 27105428 to 27105570
writeRegister(0x46, 0x13); // TX Buffer - 27105576 to 27105716
writeRegister(0x04, 0x07); // TX - 27105725 to 27105867
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27117761 to 27117891
writeRegister(0x00, 0xFF); // CS0 - 27117904 to 27118045
writeRegister(0x01, 0xFF); // CS1 - 27118054 to 27118194
writeRegister(0x0B, 0x1D); // RC Ack Config - 27118210 to 27118350
writeRegister(0x16, 0x10); // FIFO CTRL - 27118359 to 27118497
writeRegister(0x00, 0xFF); // CS0 - 27118507 to 27118648
writeRegister(0x01, 0xFF); // CS1 - 27118660 to 27118798
writeRegister(0x07, 0x1A); // Channel Selection - 27118816 to 27118951
writeRegister(0x0E, 0x5A); // ADDR - 27118966 to 27119101
writeRegister(0x0F, 0x00); // ADDR - 27119115 to 27119249
writeRegister(0x10, 0x5A); // ADDR - 27119263 to 27119398
writeRegister(0x11, 0x5A); // PEER - 27119412 to 27119547
writeRegister(0x12, 0x00); // PEER - 27119561 to 27119694
writeRegister(0x13, 0x5A); // PEER - 27119708 to 27119843
writeRegister(0x04, 0x02); // RX Enable - 27119857 to 27119990
writeRegister(0x02, 0x80); // Int1Msk - 27120004 to 27120137
writeRegister(0x03, 0x00); // Int2Msk - 27120148 to 27120281
writeRegister(0x00, 0xFF); // CS0 - 27120294 to 27120438
writeRegister(0x01, 0xFF); // CS1 - 27120444 to 27120584
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27133813 to 27133946
writeRegister(0x00, 0xFF); // CS0 - 27133960 to 27134099
writeRegister(0x01, 0xFF); // CS1 - 27134110 to 27134251
writeRegister(0x0B, 0x0D); // RC Ack Config - 27134264 to 27134399
writeRegister(0x08, 0x31); // Unknown - 27134413 to 27134547
writeRegister(0x0C, 0x02); // Unknown - 27134561 to 27134695
writeRegister(0x00, 0xFF); // CS0 - 27134710 to 27134849
writeRegister(0x01, 0xFF); // CS1 - 27134860 to 27135001
writeRegister(0x07, 0x1A); // Channel Selection - 27135016 to 27135154
writeRegister(0x0E, 0x5A); // ADDR - 27135165 to 27135304
writeRegister(0x0F, 0x00); // ADDR - 27135318 to 27135452
writeRegister(0x10, 0x5A); // ADDR - 27135466 to 27135601
writeRegister(0x11, 0x5A); // PEER - 27135614 to 27135750
writeRegister(0x12, 0x00); // PEER - 27135763 to 27135897
writeRegister(0x13, 0x5A); // PEER - 27135907 to 27136046
writeRegister(0x14, 0x1F); // TX Length - 27136060 to 27136197
writeRegister(0x02, 0x40); // Int1Msk - 27136209 to 27136344
writeRegister(0x03, 0x00); // Int2Msk - 27136353 to 27136494
writeRegister(0x00, 0xFF); // CS0 - 27136500 to 27136639
writeRegister(0x01, 0xFF); // CS1 - 27136650 to 27136791
writeRegister(0x16, 0xC0); // FIFO CTRL - 27136805 to 27136947
writeRegister(0x40, 0x03); // TX Buffer - 27136953 to 27137088
writeRegister(0x41, 0x09); // TX Buffer - 27137100 to 27137236
writeRegister(0x44, 0x23); // TX Buffer - 27137248 to 27137383
writeRegister(0x45, 0x01); // TX Buffer - 27137397 to 27137531
writeRegister(0x46, 0x13); // TX Buffer - 27137545 to 27137681
writeRegister(0x04, 0x07); // TX - 27137694 to 27137829
delay(12); // Delay 12179 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27149875 to 27150008
writeRegister(0x00, 0xFF); // CS0 - 27150018 to 27150159
writeRegister(0x01, 0xFF); // CS1 - 27150171 to 27150315
writeRegister(0x0B, 0x1D); // RC Ack Config - 27150327 to 27150462
writeRegister(0x16, 0x10); // FIFO CTRL - 27150476 to 27150610
writeRegister(0x00, 0xFF); // CS0 - 27150624 to 27150760
writeRegister(0x01, 0xFF); // CS1 - 27150774 to 27150915
writeRegister(0x07, 0x1A); // Channel Selection - 27150930 to 27151065
writeRegister(0x0E, 0x5A); // ADDR - 27151079 to 27151218
writeRegister(0x0F, 0x00); // ADDR - 27151229 to 27151366
writeRegister(0x10, 0x5A); // ADDR - 27151377 to 27151515
writeRegister(0x11, 0x5A); // PEER - 27151525 to 27151664
writeRegister(0x12, 0x00); // PEER - 27151674 to 27151807
writeRegister(0x13, 0x5A); // PEER - 27151821 to 27151960
writeRegister(0x04, 0x02); // RX Enable - 27151970 to 27152104
writeRegister(0x02, 0x80); // Int1Msk - 27152117 to 27152251
writeRegister(0x03, 0x00); // Int2Msk - 27152264 to 27152398
writeRegister(0x00, 0xFF); // CS0 - 27152408 to 27152549
writeRegister(0x01, 0xFF); // CS1 - 27152561 to 27152699
delay(13); // Delay 13215 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27165781 to 27165914
writeRegister(0x00, 0xFF); // CS0 - 27165924 to 27166065
writeRegister(0x01, 0xFF); // CS1 - 27166077 to 27166214
writeRegister(0x0B, 0x0D); // RC Ack Config - 27166228 to 27166371
writeRegister(0x08, 0x31); // Unknown - 27166377 to 27166513
writeRegister(0x0C, 0x02); // Unknown - 27166525 to 27166659
writeRegister(0x00, 0xFF); // CS0 - 27166674 to 27166815
writeRegister(0x01, 0xFF); // CS1 - 27166828 to 27166964
writeRegister(0x07, 0x1A); // Channel Selection - 27166980 to 27167120
writeRegister(0x0E, 0x5A); // ADDR - 27167133 to 27167269
writeRegister(0x0F, 0x00); // ADDR - 27167282 to 27167417
writeRegister(0x10, 0x5A); // ADDR - 27167430 to 27167565
writeRegister(0x11, 0x5A); // PEER - 27167579 to 27167714
writeRegister(0x12, 0x00); // PEER - 27167728 to 27167861
writeRegister(0x13, 0x5A); // PEER - 27167875 to 27168010
writeRegister(0x14, 0x1F); // TX Length - 27168024 to 27168161
writeRegister(0x02, 0x40); // Int1Msk - 27168174 to 27168307
writeRegister(0x03, 0x00); // Int2Msk - 27168321 to 27168454
writeRegister(0x00, 0xFF); // CS0 - 27168464 to 27168605
writeRegister(0x01, 0xFF); // CS1 - 27168617 to 27168762
writeRegister(0x16, 0xC0); // FIFO CTRL - 27168769 to 27168907
writeRegister(0x40, 0x03); // TX Buffer - 27168917 to 27169058
writeRegister(0x41, 0x09); // TX Buffer - 27169065 to 27169200
writeRegister(0x44, 0x23); // TX Buffer - 27169213 to 27169347
writeRegister(0x45, 0x01); // TX Buffer - 27169361 to 27169495
writeRegister(0x46, 0x13); // TX Buffer - 27169509 to 27169644
writeRegister(0x04, 0x07); // TX - 27169658 to 27169792
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27181839 to 27181972
writeRegister(0x00, 0xFF); // CS0 - 27181986 to 27182123
writeRegister(0x01, 0xFF); // CS1 - 27182136 to 27182277
writeRegister(0x0B, 0x1D); // RC Ack Config - 27182291 to 27182428
writeRegister(0x16, 0x10); // FIFO CTRL - 27182440 to 27182576
writeRegister(0x00, 0xFF); // CS0 - 27182588 to 27182732
writeRegister(0x01, 0xFF); // CS1 - 27182738 to 27182878
writeRegister(0x07, 0x1A); // Channel Selection - 27182894 to 27183033
writeRegister(0x0E, 0x5A); // ADDR - 27183044 to 27183183
writeRegister(0x0F, 0x00); // ADDR - 27183196 to 27183331
writeRegister(0x10, 0x5A); // ADDR - 27183344 to 27183479
writeRegister(0x11, 0x5A); // PEER - 27183493 to 27183628
writeRegister(0x12, 0x00); // PEER - 27183642 to 27183775
writeRegister(0x13, 0x5A); // PEER - 27183785 to 27183924
writeRegister(0x04, 0x02); // RX Enable - 27183938 to 27184071
writeRegister(0x02, 0x80); // Int1Msk - 27184082 to 27184215
writeRegister(0x03, 0x00); // Int2Msk - 27184229 to 27184362
writeRegister(0x00, 0xFF); // CS0 - 27184376 to 27184513
writeRegister(0x01, 0xFF); // CS1 - 27184526 to 27184667
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27197745 to 27197878
writeRegister(0x00, 0xFF); // CS0 - 27197888 to 27198028
writeRegister(0x01, 0xFF); // CS1 - 27198042 to 27198186
writeRegister(0x0B, 0x0D); // RC Ack Config - 27198193 to 27198331
writeRegister(0x08, 0x31); // Unknown - 27198342 to 27198479
writeRegister(0x0C, 0x02); // Unknown - 27198490 to 27198623
writeRegister(0x00, 0xFF); // CS0 - 27198639 to 27198778
writeRegister(0x01, 0xFF); // CS1 - 27198792 to 27198936
writeRegister(0x07, 0x1A); // Channel Selection - 27198948 to 27199083
writeRegister(0x0E, 0x5A); // ADDR - 27199097 to 27199239
writeRegister(0x0F, 0x00); // ADDR - 27199247 to 27199381
writeRegister(0x10, 0x5A); // ADDR - 27199395 to 27199529
writeRegister(0x11, 0x5A); // PEER - 27199543 to 27199686
writeRegister(0x12, 0x00); // PEER - 27199692 to 27199825
writeRegister(0x13, 0x5A); // PEER - 27199839 to 27199975
writeRegister(0x14, 0x1F); // TX Length - 27199988 to 27200132
writeRegister(0x02, 0x40); // Int1Msk - 27200138 to 27200271
writeRegister(0x03, 0x00); // Int2Msk - 27200285 to 27200418
writeRegister(0x00, 0xFF); // CS0 - 27200432 to 27200568
writeRegister(0x01, 0xFF); // CS1 - 27200582 to 27200723
writeRegister(0x16, 0xC0); // FIFO CTRL - 27200737 to 27200871
writeRegister(0x40, 0x03); // TX Buffer - 27200885 to 27201020
writeRegister(0x41, 0x09); // TX Buffer - 27201029 to 27201171
writeRegister(0x44, 0x23); // TX Buffer - 27201177 to 27201319
writeRegister(0x45, 0x01); // TX Buffer - 27201326 to 27201467
writeRegister(0x46, 0x13); // TX Buffer - 27201473 to 27201616
writeRegister(0x04, 0x07); // TX - 27201622 to 27201764
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27213804 to 27213936
writeRegister(0x00, 0xFF); // CS0 - 27213950 to 27214094
writeRegister(0x01, 0xFF); // CS1 - 27214100 to 27214241
writeRegister(0x0B, 0x1D); // RC Ack Config - 27214255 to 27214398
writeRegister(0x16, 0x10); // FIFO CTRL - 27214405 to 27214545
writeRegister(0x00, 0xFF); // CS0 - 27214553 to 27214692
writeRegister(0x01, 0xFF); // CS1 - 27214702 to 27214844
writeRegister(0x07, 0x1A); // Channel Selection - 27214858 to 27214997
writeRegister(0x0E, 0x5A); // ADDR - 27215011 to 27215147
writeRegister(0x0F, 0x00); // ADDR - 27215161 to 27215295
writeRegister(0x10, 0x5A); // ADDR - 27215309 to 27215443
writeRegister(0x11, 0x5A); // PEER - 27215457 to 27215592
writeRegister(0x12, 0x00); // PEER - 27215606 to 27215739
writeRegister(0x13, 0x5A); // PEER - 27215753 to 27215889
writeRegister(0x04, 0x02); // RX Enable - 27215903 to 27216036
writeRegister(0x02, 0x80); // Int1Msk - 27216046 to 27216179
writeRegister(0x03, 0x00); // Int2Msk - 27216193 to 27216326
writeRegister(0x00, 0xFF); // CS0 - 27216340 to 27216476
writeRegister(0x01, 0xFF); // CS1 - 27216490 to 27216630
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27229859 to 27229992
writeRegister(0x00, 0xFF); // CS0 - 27230005 to 27230149
writeRegister(0x01, 0xFF); // CS1 - 27230155 to 27230295
writeRegister(0x0B, 0x0D); // RC Ack Config - 27230310 to 27230446
writeRegister(0x08, 0x31); // Unknown - 27230459 to 27230594
writeRegister(0x0C, 0x02); // Unknown - 27230607 to 27230740
writeRegister(0x00, 0xFF); // CS0 - 27230755 to 27230899
writeRegister(0x01, 0xFF); // CS1 - 27230905 to 27231045
writeRegister(0x07, 0x1A); // Channel Selection - 27231061 to 27231204
writeRegister(0x0E, 0x5A); // ADDR - 27231211 to 27231350
writeRegister(0x0F, 0x00); // ADDR - 27231364 to 27231498
writeRegister(0x10, 0x5A); // ADDR - 27231508 to 27231646
writeRegister(0x11, 0x5A); // PEER - 27231657 to 27231795
writeRegister(0x12, 0x00); // PEER - 27231809 to 27231942
writeRegister(0x13, 0x5A); // PEER - 27231953 to 27232092
writeRegister(0x14, 0x1F); // TX Length - 27232102 to 27232241
writeRegister(0x02, 0x40); // Int1Msk - 27232255 to 27232388
writeRegister(0x03, 0x00); // Int2Msk - 27232398 to 27232532
writeRegister(0x00, 0xFF); // CS0 - 27232545 to 27232686
writeRegister(0x01, 0xFF); // CS1 - 27232695 to 27232835
writeRegister(0x16, 0xC0); // FIFO CTRL - 27232850 to 27232985
writeRegister(0x40, 0x03); // TX Buffer - 27232999 to 27233132
writeRegister(0x41, 0x09); // TX Buffer - 27233146 to 27233280
writeRegister(0x44, 0x23); // TX Buffer - 27233294 to 27233430
writeRegister(0x45, 0x01); // TX Buffer - 27233442 to 27233578
writeRegister(0x46, 0x13); // TX Buffer - 27233590 to 27233727
writeRegister(0x04, 0x07); // TX - 27233739 to 27233875
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27245772 to 27245905
writeRegister(0x00, 0xFF); // CS0 - 27245915 to 27246056
writeRegister(0x01, 0xFF); // CS1 - 27246069 to 27246213
writeRegister(0x0B, 0x1D); // RC Ack Config - 27246221 to 27246361
writeRegister(0x16, 0x10); // FIFO CTRL - 27246373 to 27246508
writeRegister(0x00, 0xFF); // CS0 - 27246521 to 27246657
writeRegister(0x01, 0xFF); // CS1 - 27246671 to 27246811
writeRegister(0x07, 0x1A); // Channel Selection - 27246827 to 27246962
writeRegister(0x0E, 0x5A); // ADDR - 27246977 to 27247116
writeRegister(0x0F, 0x00); // ADDR - 27247126 to 27247264
writeRegister(0x10, 0x5A); // ADDR - 27247274 to 27247412
writeRegister(0x11, 0x5A); // PEER - 27247422 to 27247561
writeRegister(0x12, 0x00); // PEER - 27247571 to 27247705
writeRegister(0x13, 0x5A); // PEER - 27247718 to 27247859
writeRegister(0x04, 0x02); // RX Enable - 27247868 to 27248001
writeRegister(0x02, 0x80); // Int1Msk - 27248015 to 27248148
writeRegister(0x03, 0x00); // Int2Msk - 27248162 to 27248295
writeRegister(0x00, 0xFF); // CS0 - 27248305 to 27248446
writeRegister(0x01, 0xFF); // CS1 - 27248459 to 27248595
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27261828 to 27261960
writeRegister(0x00, 0xFF); // CS0 - 27261971 to 27262110
writeRegister(0x01, 0xFF); // CS1 - 27262124 to 27262262
writeRegister(0x0B, 0x0D); // RC Ack Config - 27262275 to 27262418
writeRegister(0x08, 0x31); // Unknown - 27262424 to 27262566
writeRegister(0x0C, 0x02); // Unknown - 27262572 to 27262706
writeRegister(0x00, 0xFF); // CS0 - 27262721 to 27262860
writeRegister(0x01, 0xFF); // CS1 - 27262874 to 27263012
writeRegister(0x07, 0x1A); // Channel Selection - 27263026 to 27263165
writeRegister(0x0E, 0x5A); // ADDR - 27263180 to 27263315
writeRegister(0x0F, 0x00); // ADDR - 27263329 to 27263463
writeRegister(0x10, 0x5A); // ADDR - 27263477 to 27263612
writeRegister(0x11, 0x5A); // PEER - 27263625 to 27263761
writeRegister(0x12, 0x00); // PEER - 27263774 to 27263908
writeRegister(0x13, 0x5A); // PEER - 27263921 to 27264057
writeRegister(0x14, 0x1F); // TX Length - 27264071 to 27264206
writeRegister(0x02, 0x40); // Int1Msk - 27264220 to 27264353
writeRegister(0x03, 0x00); // Int2Msk - 27264367 to 27264500
writeRegister(0x00, 0xFF); // CS0 - 27264511 to 27264650
writeRegister(0x01, 0xFF); // CS1 - 27264664 to 27264808
writeRegister(0x16, 0xC0); // FIFO CTRL - 27264815 to 27264955
writeRegister(0x40, 0x03); // TX Buffer - 27264964 to 27265105
writeRegister(0x41, 0x09); // TX Buffer - 27265111 to 27265247
writeRegister(0x44, 0x23); // TX Buffer - 27265259 to 27265395
writeRegister(0x45, 0x01); // TX Buffer - 27265408 to 27265543
writeRegister(0x46, 0x13); // TX Buffer - 27265556 to 27265692
writeRegister(0x04, 0x07); // TX - 27265705 to 27265840
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27277886 to 27278018
writeRegister(0x00, 0xFF); // CS0 - 27278032 to 27278168
writeRegister(0x01, 0xFF); // CS1 - 27278182 to 27278322
writeRegister(0x0B, 0x1D); // RC Ack Config - 27278337 to 27278473
writeRegister(0x16, 0x10); // FIFO CTRL - 27278487 to 27278621
writeRegister(0x00, 0xFF); // CS0 - 27278635 to 27278774
writeRegister(0x01, 0xFF); // CS1 - 27278785 to 27278926
writeRegister(0x07, 0x1A); // Channel Selection - 27278941 to 27279079
writeRegister(0x0E, 0x5A); // ADDR - 27279090 to 27279229
writeRegister(0x0F, 0x00); // ADDR - 27279243 to 27279377
writeRegister(0x10, 0x5A); // ADDR - 27279391 to 27279526
writeRegister(0x11, 0x5A); // PEER - 27279539 to 27279675
writeRegister(0x12, 0x00); // PEER - 27279688 to 27279822
writeRegister(0x13, 0x5A); // PEER - 27279832 to 27279971
writeRegister(0x04, 0x02); // RX Enable - 27279985 to 27280118
writeRegister(0x02, 0x80); // Int1Msk - 27280128 to 27280262
writeRegister(0x03, 0x00); // Int2Msk - 27280275 to 27280409
writeRegister(0x00, 0xFF); // CS0 - 27280422 to 27280558
writeRegister(0x01, 0xFF); // CS1 - 27280572 to 27280712
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27293792 to 27293925
writeRegister(0x00, 0xFF); // CS0 - 27293935 to 27294076
writeRegister(0x01, 0xFF); // CS1 - 27294088 to 27294232
writeRegister(0x0B, 0x0D); // RC Ack Config - 27294239 to 27294379
writeRegister(0x08, 0x31); // Unknown - 27294388 to 27294527
writeRegister(0x0C, 0x02); // Unknown - 27294536 to 27294676
writeRegister(0x00, 0xFF); // CS0 - 27294685 to 27294826
writeRegister(0x01, 0xFF); // CS1 - 27294838 to 27294983
writeRegister(0x07, 0x1A); // Channel Selection - 27294994 to 27295129
writeRegister(0x0E, 0x5A); // ADDR - 27295144 to 27295283
writeRegister(0x0F, 0x00); // ADDR - 27295293 to 27295429
writeRegister(0x10, 0x5A); // ADDR - 27295441 to 27295576
writeRegister(0x11, 0x5A); // PEER - 27295590 to 27295728
writeRegister(0x12, 0x00); // PEER - 27295739 to 27295872
writeRegister(0x13, 0x5A); // PEER - 27295886 to 27296021
writeRegister(0x14, 0x1F); // TX Length - 27296035 to 27296174
writeRegister(0x02, 0x40); // Int1Msk - 27296184 to 27296318
writeRegister(0x03, 0x00); // Int2Msk - 27296331 to 27296465
writeRegister(0x00, 0xFF); // CS0 - 27296478 to 27296616
writeRegister(0x01, 0xFF); // CS1 - 27296628 to 27296768
writeRegister(0x16, 0xC0); // FIFO CTRL - 27296783 to 27296918
writeRegister(0x40, 0x03); // TX Buffer - 27296932 to 27297065
writeRegister(0x41, 0x09); // TX Buffer - 27297076 to 27297213
writeRegister(0x44, 0x23); // TX Buffer - 27297224 to 27297363
writeRegister(0x45, 0x01); // TX Buffer - 27297372 to 27297514
writeRegister(0x46, 0x13); // TX Buffer - 27297520 to 27297660
writeRegister(0x04, 0x07); // TX - 27297669 to 27297811
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27309850 to 27309983
writeRegister(0x00, 0xFF); // CS0 - 27309997 to 27310136
writeRegister(0x01, 0xFF); // CS1 - 27310146 to 27310288
writeRegister(0x0B, 0x1D); // RC Ack Config - 27310302 to 27310442
writeRegister(0x16, 0x10); // FIFO CTRL - 27310451 to 27310589
writeRegister(0x00, 0xFF); // CS0 - 27310599 to 27310740
writeRegister(0x01, 0xFF); // CS1 - 27310752 to 27310889
writeRegister(0x07, 0x1A); // Channel Selection - 27310905 to 27311043
writeRegister(0x0E, 0x5A); // ADDR - 27311058 to 27311194
writeRegister(0x0F, 0x00); // ADDR - 27311207 to 27311342
writeRegister(0x10, 0x5A); // ADDR - 27311355 to 27311490
writeRegister(0x11, 0x5A); // PEER - 27311504 to 27311639
writeRegister(0x12, 0x00); // PEER - 27311653 to 27311786
writeRegister(0x13, 0x5A); // PEER - 27311800 to 27311935
writeRegister(0x04, 0x02); // RX Enable - 27311949 to 27312082
writeRegister(0x02, 0x80); // Int1Msk - 27312093 to 27312232
writeRegister(0x03, 0x00); // Int2Msk - 27312240 to 27312373
writeRegister(0x00, 0xFF); // CS0 - 27312387 to 27312530
writeRegister(0x01, 0xFF); // CS1 - 27312537 to 27312678
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27325756 to 27325889
writeRegister(0x00, 0xFF); // CS0 - 27325903 to 27326040
writeRegister(0x01, 0xFF); // CS1 - 27326053 to 27326194
writeRegister(0x0B, 0x0D); // RC Ack Config - 27326207 to 27326342
writeRegister(0x08, 0x31); // Unknown - 27326356 to 27326490
writeRegister(0x0C, 0x02); // Unknown - 27326504 to 27326638
writeRegister(0x00, 0xFF); // CS0 - 27326653 to 27326790
writeRegister(0x01, 0xFF); // CS1 - 27326803 to 27326944
writeRegister(0x07, 0x1A); // Channel Selection - 27326959 to 27327094
writeRegister(0x0E, 0x5A); // ADDR - 27327108 to 27327247
writeRegister(0x0F, 0x00); // ADDR - 27327258 to 27327395
writeRegister(0x10, 0x5A); // ADDR - 27327406 to 27327544
writeRegister(0x11, 0x5A); // PEER - 27327554 to 27327693
writeRegister(0x12, 0x00); // PEER - 27327703 to 27327836
writeRegister(0x13, 0x5A); // PEER - 27327850 to 27327989
writeRegister(0x14, 0x1F); // TX Length - 27327999 to 27328138
writeRegister(0x02, 0x40); // Int1Msk - 27328152 to 27328285
writeRegister(0x03, 0x00); // Int2Msk - 27328296 to 27328429
writeRegister(0x00, 0xFF); // CS0 - 27328443 to 27328586
writeRegister(0x01, 0xFF); // CS1 - 27328593 to 27328734
writeRegister(0x16, 0xC0); // FIFO CTRL - 27328747 to 27328882
writeRegister(0x40, 0x03); // TX Buffer - 27328896 to 27329031
writeRegister(0x41, 0x09); // TX Buffer - 27329043 to 27329179
writeRegister(0x44, 0x23); // TX Buffer - 27329191 to 27329326
writeRegister(0x45, 0x01); // TX Buffer - 27329340 to 27329475
writeRegister(0x46, 0x13); // TX Buffer - 27329484 to 27329624
writeRegister(0x04, 0x07); // TX - 27329637 to 27329772
delay(12); // Delay 12179 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27341818 to 27341951
writeRegister(0x00, 0xFF); // CS0 - 27341961 to 27342100
writeRegister(0x01, 0xFF); // CS1 - 27342114 to 27342252
writeRegister(0x0B, 0x1D); // RC Ack Config - 27342266 to 27342405
writeRegister(0x16, 0x10); // FIFO CTRL - 27342419 to 27342553
writeRegister(0x00, 0xFF); // CS0 - 27342563 to 27342703
writeRegister(0x01, 0xFF); // CS1 - 27342717 to 27342861
writeRegister(0x07, 0x1A); // Channel Selection - 27342873 to 27343008
writeRegister(0x0E, 0x5A); // ADDR - 27343022 to 27343164
writeRegister(0x0F, 0x00); // ADDR - 27343172 to 27343306
writeRegister(0x10, 0x5A); // ADDR - 27343320 to 27343454
writeRegister(0x11, 0x5A); // PEER - 27343468 to 27343611
writeRegister(0x12, 0x00); // PEER - 27343617 to 27343750
writeRegister(0x13, 0x5A); // PEER - 27343764 to 27343900
writeRegister(0x04, 0x02); // RX Enable - 27343913 to 27344047
writeRegister(0x02, 0x80); // Int1Msk - 27344060 to 27344194
writeRegister(0x03, 0x00); // Int2Msk - 27344204 to 27344337
writeRegister(0x00, 0xFF); // CS0 - 27344351 to 27344492
writeRegister(0x01, 0xFF); // CS1 - 27344501 to 27344642
delay(13); // Delay 13361 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27357873 to 27358003
writeRegister(0x00, 0xFF); // CS0 - 27358016 to 27358157
writeRegister(0x01, 0xFF); // CS1 - 27358166 to 27358306
writeRegister(0x0B, 0x0D); // RC Ack Config - 27358321 to 27358457
writeRegister(0x08, 0x31); // Unknown - 27358469 to 27358605
writeRegister(0x0C, 0x02); // Unknown - 27358617 to 27358751
writeRegister(0x00, 0xFF); // CS0 - 27358766 to 27358907
writeRegister(0x01, 0xFF); // CS1 - 27358916 to 27359056
writeRegister(0x07, 0x1A); // Channel Selection - 27359072 to 27359211
writeRegister(0x0E, 0x5A); // ADDR - 27359225 to 27359361
writeRegister(0x0F, 0x00); // ADDR - 27359375 to 27359509
writeRegister(0x10, 0x5A); // ADDR - 27359523 to 27359657
writeRegister(0x11, 0x5A); // PEER - 27359671 to 27359806
writeRegister(0x12, 0x00); // PEER - 27359820 to 27359953
writeRegister(0x13, 0x5A); // PEER - 27359963 to 27360103
writeRegister(0x14, 0x1F); // TX Length - 27360116 to 27360253
writeRegister(0x02, 0x40); // Int1Msk - 27360266 to 27360399
writeRegister(0x03, 0x00); // Int2Msk - 27360413 to 27360546
writeRegister(0x00, 0xFF); // CS0 - 27360556 to 27360697
writeRegister(0x01, 0xFF); // CS1 - 27360710 to 27360846
writeRegister(0x16, 0xC0); // FIFO CTRL - 27360861 to 27360999
writeRegister(0x40, 0x03); // TX Buffer - 27361009 to 27361143
writeRegister(0x41, 0x09); // TX Buffer - 27361157 to 27361291
writeRegister(0x44, 0x23); // TX Buffer - 27361305 to 27361441
writeRegister(0x45, 0x01); // TX Buffer - 27361453 to 27361589
writeRegister(0x46, 0x13); // TX Buffer - 27361601 to 27361736
writeRegister(0x04, 0x07); // TX - 27361750 to 27361884
delay(12); // Delay 12031 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27373782 to 27373915
writeRegister(0x00, 0xFF); // CS0 - 27373925 to 27374065
writeRegister(0x01, 0xFF); // CS1 - 27374079 to 27374223
writeRegister(0x0B, 0x1D); // RC Ack Config - 27374234 to 27374371
writeRegister(0x16, 0x10); // FIFO CTRL - 27374383 to 27374518
writeRegister(0x00, 0xFF); // CS0 - 27374531 to 27374669
writeRegister(0x01, 0xFF); // CS1 - 27374681 to 27374821
writeRegister(0x07, 0x1A); // Channel Selection - 27374837 to 27374972
writeRegister(0x0E, 0x5A); // ADDR - 27374987 to 27375126
writeRegister(0x0F, 0x00); // ADDR - 27375136 to 27375274
writeRegister(0x10, 0x5A); // ADDR - 27375284 to 27375422
writeRegister(0x11, 0x5A); // PEER - 27375433 to 27375571
writeRegister(0x12, 0x00); // PEER - 27375582 to 27375715
writeRegister(0x13, 0x5A); // PEER - 27375729 to 27375868
writeRegister(0x04, 0x02); // RX Enable - 27375878 to 27376011
writeRegister(0x02, 0x80); // Int1Msk - 27376025 to 27376158
writeRegister(0x03, 0x00); // Int2Msk - 27376172 to 27376305
writeRegister(0x00, 0xFF); // CS0 - 27376316 to 27376455
writeRegister(0x01, 0xFF); // CS1 - 27376469 to 27376607
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27389838 to 27389972
writeRegister(0x00, 0xFF); // CS0 - 27389981 to 27390120
writeRegister(0x01, 0xFF); // CS1 - 27390134 to 27390278
writeRegister(0x0B, 0x0D); // RC Ack Config - 27390285 to 27390425
writeRegister(0x08, 0x31); // Unknown - 27390434 to 27390576
writeRegister(0x0C, 0x02); // Unknown - 27390582 to 27390716
writeRegister(0x00, 0xFF); // CS0 - 27390731 to 27390872
writeRegister(0x01, 0xFF); // CS1 - 27390884 to 27391028
writeRegister(0x07, 0x1A); // Channel Selection - 27391040 to 27391175
writeRegister(0x0E, 0x5A); // ADDR - 27391190 to 27391325
writeRegister(0x0F, 0x00); // ADDR - 27391339 to 27391473
writeRegister(0x10, 0x5A); // ADDR - 27391487 to 27391622
writeRegister(0x11, 0x5A); // PEER - 27391636 to 27391771
writeRegister(0x12, 0x00); // PEER - 27391784 to 27391918
writeRegister(0x13, 0x5A); // PEER - 27391931 to 27392067
writeRegister(0x14, 0x1F); // TX Length - 27392081 to 27392224
writeRegister(0x02, 0x40); // Int1Msk - 27392230 to 27392365
writeRegister(0x03, 0x00); // Int2Msk - 27392377 to 27392512
writeRegister(0x00, 0xFF); // CS0 - 27392524 to 27392660
writeRegister(0x01, 0xFF); // CS1 - 27392674 to 27392814
writeRegister(0x16, 0xC0); // FIFO CTRL - 27392829 to 27392964
writeRegister(0x40, 0x03); // TX Buffer - 27392977 to 27393111
writeRegister(0x41, 0x09); // TX Buffer - 27393121 to 27393263
writeRegister(0x44, 0x23); // TX Buffer - 27393269 to 27393412
writeRegister(0x45, 0x01); // TX Buffer - 27393418 to 27393552
writeRegister(0x46, 0x13); // TX Buffer - 27393566 to 27393707
writeRegister(0x04, 0x07); // TX - 27393715 to 27393850
delay(12); // Delay 12179 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27405896 to 27406029
writeRegister(0x00, 0xFF); // CS0 - 27406042 to 27406186
writeRegister(0x01, 0xFF); // CS1 - 27406192 to 27406332
writeRegister(0x0B, 0x1D); // RC Ack Config - 27406348 to 27406491
writeRegister(0x16, 0x10); // FIFO CTRL - 27406497 to 27406631
writeRegister(0x00, 0xFF); // CS0 - 27406645 to 27406786
writeRegister(0x01, 0xFF); // CS1 - 27406795 to 27406936
writeRegister(0x07, 0x1A); // Channel Selection - 27406951 to 27407089
writeRegister(0x0E, 0x5A); // ADDR - 27407104 to 27407239
writeRegister(0x0F, 0x00); // ADDR - 27407253 to 27407387
writeRegister(0x10, 0x5A); // ADDR - 27407401 to 27407536
writeRegister(0x11, 0x5A); // PEER - 27407550 to 27407685
writeRegister(0x12, 0x00); // PEER - 27407699 to 27407832
writeRegister(0x13, 0x5A); // PEER - 27407842 to 27407981
writeRegister(0x04, 0x02); // RX Enable - 27407995 to 27408128
writeRegister(0x02, 0x80); // Int1Msk - 27408138 to 27408272
writeRegister(0x03, 0x00); // Int2Msk - 27408285 to 27408419
writeRegister(0x00, 0xFF); // CS0 - 27408432 to 27408570
writeRegister(0x01, 0xFF); // CS1 - 27408582 to 27408722
delay(13); // Delay 13229 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27421819 to 27421951
writeRegister(0x00, 0xFF); // CS0 - 27421965 to 27422109
writeRegister(0x01, 0xFF); // CS1 - 27422115 to 27422255
writeRegister(0x0B, 0x0D); // RC Ack Config - 27422269 to 27422406
writeRegister(0x08, 0x31); // Unknown - 27422418 to 27422554
writeRegister(0x0C, 0x02); // Unknown - 27422566 to 27422700
writeRegister(0x00, 0xFF); // CS0 - 27422715 to 27422859
writeRegister(0x01, 0xFF); // CS1 - 27422865 to 27423005
writeRegister(0x07, 0x1A); // Channel Selection - 27423021 to 27423164
writeRegister(0x0E, 0x5A); // ADDR - 27423171 to 27423310
writeRegister(0x0F, 0x00); // ADDR - 27423323 to 27423458
writeRegister(0x10, 0x5A); // ADDR - 27423468 to 27423606
writeRegister(0x11, 0x5A); // PEER - 27423616 to 27423755
writeRegister(0x12, 0x00); // PEER - 27423769 to 27423902
writeRegister(0x13, 0x5A); // PEER - 27423912 to 27424051
writeRegister(0x14, 0x1F); // TX Length - 27424062 to 27424202
writeRegister(0x02, 0x40); // Int1Msk - 27424215 to 27424348
writeRegister(0x03, 0x00); // Int2Msk - 27424358 to 27424491
writeRegister(0x00, 0xFF); // CS0 - 27424505 to 27424646
writeRegister(0x01, 0xFF); // CS1 - 27424655 to 27424795
writeRegister(0x16, 0xC0); // FIFO CTRL - 27424810 to 27424945
writeRegister(0x40, 0x03); // TX Buffer - 27424958 to 27425092
writeRegister(0x41, 0x09); // TX Buffer - 27425106 to 27425240
writeRegister(0x44, 0x23); // TX Buffer - 27425254 to 27425390
writeRegister(0x45, 0x01); // TX Buffer - 27425402 to 27425536
writeRegister(0x46, 0x13); // TX Buffer - 27425550 to 27425685
writeRegister(0x04, 0x07); // TX - 27425699 to 27425833
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27437880 to 27438013
writeRegister(0x00, 0xFF); // CS0 - 27438023 to 27438164
writeRegister(0x01, 0xFF); // CS1 - 27438177 to 27438313
writeRegister(0x0B, 0x1D); // RC Ack Config - 27438329 to 27438469
writeRegister(0x16, 0x10); // FIFO CTRL - 27438481 to 27438616
writeRegister(0x00, 0xFF); // CS0 - 27438629 to 27438765
writeRegister(0x01, 0xFF); // CS1 - 27438779 to 27438919
writeRegister(0x07, 0x1A); // Channel Selection - 27438935 to 27439070
writeRegister(0x0E, 0x5A); // ADDR - 27439085 to 27439224
writeRegister(0x0F, 0x00); // ADDR - 27439234 to 27439376
writeRegister(0x10, 0x5A); // ADDR - 27439382 to 27439523
writeRegister(0x11, 0x5A); // PEER - 27439531 to 27439669
writeRegister(0x12, 0x00); // PEER - 27439679 to 27439813
writeRegister(0x13, 0x5A); // PEER - 27439826 to 27439970
writeRegister(0x04, 0x02); // RX Enable - 27439976 to 27440109
writeRegister(0x02, 0x80); // Int1Msk - 27440123 to 27440256
writeRegister(0x03, 0x00); // Int2Msk - 27440266 to 27440406
writeRegister(0x00, 0xFF); // CS0 - 27440413 to 27440554
writeRegister(0x01, 0xFF); // CS1 - 27440563 to 27440703
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27453783 to 27453916
writeRegister(0x00, 0xFF); // CS0 - 27453930 to 27454069
writeRegister(0x01, 0xFF); // CS1 - 27454079 to 27454221
writeRegister(0x0B, 0x0D); // RC Ack Config - 27454234 to 27454370
writeRegister(0x08, 0x31); // Unknown - 27454383 to 27454518
writeRegister(0x0C, 0x02); // Unknown - 27454531 to 27454664
writeRegister(0x00, 0xFF); // CS0 - 27454680 to 27454819
writeRegister(0x01, 0xFF); // CS1 - 27454830 to 27454971
writeRegister(0x07, 0x1A); // Channel Selection - 27454985 to 27455124
writeRegister(0x0E, 0x5A); // ADDR - 27455138 to 27455274
writeRegister(0x0F, 0x00); // ADDR - 27455288 to 27455422
writeRegister(0x10, 0x5A); // ADDR - 27455436 to 27455570
writeRegister(0x11, 0x5A); // PEER - 27455584 to 27455719
writeRegister(0x12, 0x00); // PEER - 27455733 to 27455866
writeRegister(0x13, 0x5A); // PEER - 27455877 to 27456016
writeRegister(0x14, 0x1F); // TX Length - 27456030 to 27456165
writeRegister(0x02, 0x40); // Int1Msk - 27456179 to 27456312
writeRegister(0x03, 0x00); // Int2Msk - 27456326 to 27456459
writeRegister(0x00, 0xFF); // CS0 - 27456470 to 27456609
writeRegister(0x01, 0xFF); // CS1 - 27456623 to 27456761
writeRegister(0x16, 0xC0); // FIFO CTRL - 27456774 to 27456912
writeRegister(0x40, 0x03); // TX Buffer - 27456923 to 27457056
writeRegister(0x41, 0x09); // TX Buffer - 27457070 to 27457204
writeRegister(0x44, 0x23); // TX Buffer - 27457218 to 27457354
writeRegister(0x45, 0x01); // TX Buffer - 27457367 to 27457502
writeRegister(0x46, 0x13); // TX Buffer - 27457515 to 27457651
writeRegister(0x04, 0x07); // TX - 27457663 to 27457799
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27469845 to 27469977
writeRegister(0x00, 0xFF); // CS0 - 27469991 to 27470127
writeRegister(0x01, 0xFF); // CS1 - 27470141 to 27470281
writeRegister(0x0B, 0x1D); // RC Ack Config - 27470296 to 27470433
writeRegister(0x16, 0x10); // FIFO CTRL - 27470446 to 27470580
writeRegister(0x00, 0xFF); // CS0 - 27470594 to 27470731
writeRegister(0x01, 0xFF); // CS1 - 27470744 to 27470885
writeRegister(0x07, 0x1A); // Channel Selection - 27470899 to 27471036
writeRegister(0x0E, 0x5A); // ADDR - 27471049 to 27471188
writeRegister(0x0F, 0x00); // ADDR - 27471198 to 27471336
writeRegister(0x10, 0x5A); // ADDR - 27471346 to 27471486
writeRegister(0x11, 0x5A); // PEER - 27471495 to 27471633
writeRegister(0x12, 0x00); // PEER - 27471644 to 27471783
writeRegister(0x13, 0x5A); // PEER - 27471791 to 27471930
writeRegister(0x04, 0x02); // RX Enable - 27471940 to 27472073
writeRegister(0x02, 0x80); // Int1Msk - 27472087 to 27472220
writeRegister(0x03, 0x00); // Int2Msk - 27472234 to 27472367
writeRegister(0x00, 0xFF); // CS0 - 27472378 to 27472517
writeRegister(0x01, 0xFF); // CS1 - 27472531 to 27472675
delay(13); // Delay 13358 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27485900 to 27486033
writeRegister(0x00, 0xFF); // CS0 - 27486043 to 27486184
writeRegister(0x01, 0xFF); // CS1 - 27486196 to 27486339
writeRegister(0x0B, 0x0D); // RC Ack Config - 27486347 to 27486487
writeRegister(0x08, 0x31); // Unknown - 27486496 to 27486635
writeRegister(0x0C, 0x02); // Unknown - 27486644 to 27486778
writeRegister(0x00, 0xFF); // CS0 - 27486793 to 27486934
writeRegister(0x01, 0xFF); // CS1 - 27486946 to 27487091
writeRegister(0x07, 0x1A); // Channel Selection - 27487102 to 27487237
writeRegister(0x0E, 0x5A); // ADDR - 27487252 to 27487394
writeRegister(0x0F, 0x00); // ADDR - 27487401 to 27487537
writeRegister(0x10, 0x5A); // ADDR - 27487549 to 27487684
writeRegister(0x11, 0x5A); // PEER - 27487698 to 27487839
writeRegister(0x12, 0x00); // PEER - 27487847 to 27487980
writeRegister(0x13, 0x5A); // PEER - 27487994 to 27488129
writeRegister(0x14, 0x1F); // TX Length - 27488143 to 27488286
writeRegister(0x02, 0x40); // Int1Msk - 27488292 to 27488426
writeRegister(0x03, 0x00); // Int2Msk - 27488439 to 27488573
writeRegister(0x00, 0xFF); // CS0 - 27488586 to 27488724
writeRegister(0x01, 0xFF); // CS1 - 27488736 to 27488876
writeRegister(0x16, 0xC0); // FIFO CTRL - 27488891 to 27489026
writeRegister(0x40, 0x03); // TX Buffer - 27489040 to 27489173
writeRegister(0x41, 0x09); // TX Buffer - 27489184 to 27489325
writeRegister(0x44, 0x23); // TX Buffer - 27489332 to 27489474
writeRegister(0x45, 0x01); // TX Buffer - 27489480 to 27489622
writeRegister(0x46, 0x13); // TX Buffer - 27489628 to 27489771
writeRegister(0x04, 0x07); // TX - 27489777 to 27489919
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27501810 to 27501943
writeRegister(0x00, 0xFF); // CS0 - 27501956 to 27502097
writeRegister(0x01, 0xFF); // CS1 - 27502106 to 27502246
writeRegister(0x0B, 0x1D); // RC Ack Config - 27502262 to 27502402
writeRegister(0x16, 0x10); // FIFO CTRL - 27502411 to 27502549
writeRegister(0x00, 0xFF); // CS0 - 27502559 to 27502700
writeRegister(0x01, 0xFF); // CS1 - 27502712 to 27502850
writeRegister(0x07, 0x1A); // Channel Selection - 27502865 to 27503003
writeRegister(0x0E, 0x5A); // ADDR - 27503018 to 27503153
writeRegister(0x0F, 0x00); // ADDR - 27503167 to 27503301
writeRegister(0x10, 0x5A); // ADDR - 27503315 to 27503450
writeRegister(0x11, 0x5A); // PEER - 27503464 to 27503599
writeRegister(0x12, 0x00); // PEER - 27503612 to 27503746
writeRegister(0x13, 0x5A); // PEER - 27503759 to 27503895
writeRegister(0x04, 0x02); // RX Enable - 27503909 to 27504042
writeRegister(0x02, 0x80); // Int1Msk - 27504052 to 27504192
writeRegister(0x03, 0x00); // Int2Msk - 27504199 to 27504333
writeRegister(0x00, 0xFF); // CS0 - 27504346 to 27504490
writeRegister(0x01, 0xFF); // CS1 - 27504496 to 27504636
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27517865 to 27517998
writeRegister(0x00, 0xFF); // CS0 - 27518012 to 27518155
writeRegister(0x01, 0xFF); // CS1 - 27518162 to 27518303
writeRegister(0x0B, 0x0D); // RC Ack Config - 27518316 to 27518451
writeRegister(0x08, 0x31); // Unknown - 27518465 to 27518599
writeRegister(0x0C, 0x02); // Unknown - 27518613 to 27518747
writeRegister(0x00, 0xFF); // CS0 - 27518762 to 27518905
writeRegister(0x01, 0xFF); // CS1 - 27518912 to 27519053
writeRegister(0x07, 0x1A); // Channel Selection - 27519068 to 27519206
writeRegister(0x0E, 0x5A); // ADDR - 27519217 to 27519356
writeRegister(0x0F, 0x00); // ADDR - 27519370 to 27519504
writeRegister(0x10, 0x5A); // ADDR - 27519515 to 27519653
writeRegister(0x11, 0x5A); // PEER - 27519663 to 27519802
writeRegister(0x12, 0x00); // PEER - 27519815 to 27519949
writeRegister(0x13, 0x5A); // PEER - 27519959 to 27520098
writeRegister(0x14, 0x1F); // TX Length - 27520108 to 27520247
writeRegister(0x02, 0x40); // Int1Msk - 27520261 to 27520394
writeRegister(0x03, 0x00); // Int2Msk - 27520405 to 27520538
writeRegister(0x00, 0xFF); // CS0 - 27520552 to 27520691
writeRegister(0x01, 0xFF); // CS1 - 27520702 to 27520843
writeRegister(0x16, 0xC0); // FIFO CTRL - 27520856 to 27520991
writeRegister(0x40, 0x03); // TX Buffer - 27521005 to 27521140
writeRegister(0x41, 0x09); // TX Buffer - 27521152 to 27521288
writeRegister(0x44, 0x23); // TX Buffer - 27521300 to 27521435
writeRegister(0x45, 0x01); // TX Buffer - 27521449 to 27521584
writeRegister(0x46, 0x13); // TX Buffer - 27521597 to 27521733
writeRegister(0x04, 0x07); // TX - 27521746 to 27521881
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27533779 to 27533911
writeRegister(0x00, 0xFF); // CS0 - 27533922 to 27534061
writeRegister(0x01, 0xFF); // CS1 - 27534075 to 27534219
writeRegister(0x0B, 0x1D); // RC Ack Config - 27534230 to 27534367
writeRegister(0x16, 0x10); // FIFO CTRL - 27534380 to 27534514
writeRegister(0x00, 0xFF); // CS0 - 27534528 to 27534665
writeRegister(0x01, 0xFF); // CS1 - 27534678 to 27534819
writeRegister(0x07, 0x1A); // Channel Selection - 27534833 to 27534970
writeRegister(0x0E, 0x5A); // ADDR - 27534983 to 27535122
writeRegister(0x0F, 0x00); // ADDR - 27535132 to 27535270
writeRegister(0x10, 0x5A); // ADDR - 27535280 to 27535420
writeRegister(0x11, 0x5A); // PEER - 27535429 to 27535567
writeRegister(0x12, 0x00); // PEER - 27535578 to 27535711
writeRegister(0x13, 0x5A); // PEER - 27535725 to 27535864
writeRegister(0x04, 0x02); // RX Enable - 27535874 to 27536007
writeRegister(0x02, 0x80); // Int1Msk - 27536021 to 27536154
writeRegister(0x03, 0x00); // Int2Msk - 27536168 to 27536301
writeRegister(0x00, 0xFF); // CS0 - 27536312 to 27536451
writeRegister(0x01, 0xFF); // CS1 - 27536465 to 27536603
delay(13); // Delay 13364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27549834 to 27549967
writeRegister(0x00, 0xFF); // CS0 - 27549977 to 27550118
writeRegister(0x01, 0xFF); // CS1 - 27550130 to 27550267
writeRegister(0x0B, 0x0D); // RC Ack Config - 27550281 to 27550421
writeRegister(0x08, 0x31); // Unknown - 27550430 to 27550572
writeRegister(0x0C, 0x02); // Unknown - 27550578 to 27550712
writeRegister(0x00, 0xFF); // CS0 - 27550727 to 27550868
writeRegister(0x01, 0xFF); // CS1 - 27550880 to 27551017
writeRegister(0x07, 0x1A); // Channel Selection - 27551036 to 27551171
writeRegister(0x0E, 0x5A); // ADDR - 27551186 to 27551322
writeRegister(0x0F, 0x00); // ADDR - 27551335 to 27551471
writeRegister(0x10, 0x5A); // ADDR - 27551483 to 27551618
writeRegister(0x11, 0x5A); // PEER - 27551632 to 27551767
writeRegister(0x12, 0x00); // PEER - 27551781 to 27551914
writeRegister(0x13, 0x5A); // PEER - 27551928 to 27552063
writeRegister(0x14, 0x1F); // TX Length - 27552077 to 27552220
writeRegister(0x02, 0x40); // Int1Msk - 27552227 to 27552360
writeRegister(0x03, 0x00); // Int2Msk - 27552373 to 27552507
writeRegister(0x00, 0xFF); // CS0 - 27552517 to 27552658
writeRegister(0x01, 0xFF); // CS1 - 27552670 to 27552813
writeRegister(0x16, 0xC0); // FIFO CTRL - 27552822 to 27552960
writeRegister(0x40, 0x03); // TX Buffer - 27552970 to 27553111
writeRegister(0x41, 0x09); // TX Buffer - 27553118 to 27553259
writeRegister(0x44, 0x23); // TX Buffer - 27553266 to 27553408
writeRegister(0x45, 0x01); // TX Buffer - 27553414 to 27553548
writeRegister(0x46, 0x13); // TX Buffer - 27553562 to 27553705
writeRegister(0x04, 0x07); // TX - 27553711 to 27553845
delay(12); // Delay 12186 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27565898 to 27566031
writeRegister(0x00, 0xFF); // CS0 - 27566041 to 27566182
writeRegister(0x01, 0xFF); // CS1 - 27566195 to 27566339
writeRegister(0x0B, 0x1D); // RC Ack Config - 27566350 to 27566487
writeRegister(0x16, 0x10); // FIFO CTRL - 27566499 to 27566635
writeRegister(0x00, 0xFF); // CS0 - 27566647 to 27566783
writeRegister(0x01, 0xFF); // CS1 - 27566797 to 27566937
writeRegister(0x07, 0x1A); // Channel Selection - 27566953 to 27567088
writeRegister(0x0E, 0x5A); // ADDR - 27567103 to 27567242
writeRegister(0x0F, 0x00); // ADDR - 27567252 to 27567390
writeRegister(0x10, 0x5A); // ADDR - 27567400 to 27567538
writeRegister(0x11, 0x5A); // PEER - 27567548 to 27567687
writeRegister(0x12, 0x00); // PEER - 27567697 to 27567831
writeRegister(0x13, 0x5A); // PEER - 27567844 to 27567983
writeRegister(0x04, 0x02); // RX Enable - 27567994 to 27568127
writeRegister(0x02, 0x80); // Int1Msk - 27568141 to 27568274
writeRegister(0x03, 0x00); // Int2Msk - 27568288 to 27568421
writeRegister(0x00, 0xFF); // CS0 - 27568431 to 27568572
writeRegister(0x01, 0xFF); // CS1 - 27568585 to 27568721
delay(13); // Delay 13219 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27581804 to 27581940
writeRegister(0x00, 0xFF); // CS0 - 27581948 to 27582087
writeRegister(0x01, 0xFF); // CS1 - 27582097 to 27582239
writeRegister(0x0B, 0x0D); // RC Ack Config - 27582252 to 27582394
writeRegister(0x08, 0x31); // Unknown - 27582401 to 27582536
writeRegister(0x0C, 0x02); // Unknown - 27582549 to 27582682
writeRegister(0x00, 0xFF); // CS0 - 27582698 to 27582837
writeRegister(0x01, 0xFF); // CS1 - 27582847 to 27582989
writeRegister(0x07, 0x1A); // Channel Selection - 27583003 to 27583142
writeRegister(0x0E, 0x5A); // ADDR - 27583156 to 27583292
writeRegister(0x0F, 0x00); // ADDR - 27583306 to 27583440
writeRegister(0x10, 0x5A); // ADDR - 27583454 to 27583588
writeRegister(0x11, 0x5A); // PEER - 27583602 to 27583737
writeRegister(0x12, 0x00); // PEER - 27583751 to 27583884
writeRegister(0x13, 0x5A); // PEER - 27583898 to 27584034
writeRegister(0x14, 0x1F); // TX Length - 27584048 to 27584183
writeRegister(0x02, 0x40); // Int1Msk - 27584197 to 27584330
writeRegister(0x03, 0x00); // Int2Msk - 27584344 to 27584477
writeRegister(0x00, 0xFF); // CS0 - 27584487 to 27584627
writeRegister(0x01, 0xFF); // CS1 - 27584641 to 27584777
writeRegister(0x16, 0xC0); // FIFO CTRL - 27584792 to 27584930
writeRegister(0x40, 0x03); // TX Buffer - 27584941 to 27585074
writeRegister(0x41, 0x09); // TX Buffer - 27585088 to 27585222
writeRegister(0x44, 0x23); // TX Buffer - 27585236 to 27585372
writeRegister(0x45, 0x01); // TX Buffer - 27585385 to 27585520
writeRegister(0x46, 0x13); // TX Buffer - 27585532 to 27585669
writeRegister(0x04, 0x07); // TX - 27585681 to 27585817
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27597863 to 27597995
writeRegister(0x00, 0xFF); // CS0 - 27598009 to 27598145
writeRegister(0x01, 0xFF); // CS1 - 27598159 to 27598300
writeRegister(0x0B, 0x1D); // RC Ack Config - 27598314 to 27598451
writeRegister(0x16, 0x10); // FIFO CTRL - 27598464 to 27598598
writeRegister(0x00, 0xFF); // CS0 - 27598612 to 27598755
writeRegister(0x01, 0xFF); // CS1 - 27598762 to 27598903
writeRegister(0x07, 0x1A); // Channel Selection - 27598917 to 27599056
writeRegister(0x0E, 0x5A); // ADDR - 27599067 to 27599206
writeRegister(0x0F, 0x00); // ADDR - 27599220 to 27599354
writeRegister(0x10, 0x5A); // ADDR - 27599364 to 27599502
writeRegister(0x11, 0x5A); // PEER - 27599513 to 27599651
writeRegister(0x12, 0x00); // PEER - 27599665 to 27599798
writeRegister(0x13, 0x5A); // PEER - 27599809 to 27599948
writeRegister(0x04, 0x02); // RX Enable - 27599958 to 27600099
writeRegister(0x02, 0x80); // Int1Msk - 27600105 to 27600238
writeRegister(0x03, 0x00); // Int2Msk - 27600252 to 27600385
writeRegister(0x00, 0xFF); // CS0 - 27600396 to 27600535
writeRegister(0x01, 0xFF); // CS1 - 27600549 to 27600693
delay(13); // Delay 13358 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27613918 to 27614051
writeRegister(0x00, 0xFF); // CS0 - 27614064 to 27614202
writeRegister(0x01, 0xFF); // CS1 - 27614214 to 27614354
writeRegister(0x0B, 0x0D); // RC Ack Config - 27614365 to 27614505
writeRegister(0x08, 0x31); // Unknown - 27614518 to 27614653
writeRegister(0x0C, 0x02); // Unknown - 27614662 to 27614799
writeRegister(0x00, 0xFF); // CS0 - 27614814 to 27614952
writeRegister(0x01, 0xFF); // CS1 - 27614964 to 27615104
writeRegister(0x07, 0x1A); // Channel Selection - 27615120 to 27615255
writeRegister(0x0E, 0x5A); // ADDR - 27615270 to 27615409
writeRegister(0x0F, 0x00); // ADDR - 27615419 to 27615561
writeRegister(0x10, 0x5A); // ADDR - 27615567 to 27615708
writeRegister(0x11, 0x5A); // PEER - 27615716 to 27615854
writeRegister(0x12, 0x00); // PEER - 27615865 to 27615998
writeRegister(0x13, 0x5A); // PEER - 27616012 to 27616155
writeRegister(0x14, 0x1F); // TX Length - 27616161 to 27616300
writeRegister(0x02, 0x40); // Int1Msk - 27616310 to 27616444
writeRegister(0x03, 0x00); // Int2Msk - 27616457 to 27616591
writeRegister(0x00, 0xFF); // CS0 - 27616604 to 27616742
writeRegister(0x01, 0xFF); // CS1 - 27616754 to 27616894
writeRegister(0x16, 0xC0); // FIFO CTRL - 27616909 to 27617044
writeRegister(0x40, 0x03); // TX Buffer - 27617058 to 27617191
writeRegister(0x41, 0x09); // TX Buffer - 27617202 to 27617339
writeRegister(0x44, 0x23); // TX Buffer - 27617350 to 27617489
writeRegister(0x45, 0x01); // TX Buffer - 27617498 to 27617640
writeRegister(0x46, 0x13); // TX Buffer - 27617646 to 27617786
writeRegister(0x04, 0x07); // TX - 27617795 to 27617937
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27629831 to 27629961
writeRegister(0x00, 0xFF); // CS0 - 27629974 to 27630115
writeRegister(0x01, 0xFF); // CS1 - 27630124 to 27630264
writeRegister(0x0B, 0x1D); // RC Ack Config - 27630280 to 27630420
writeRegister(0x16, 0x10); // FIFO CTRL - 27630429 to 27630567
writeRegister(0x00, 0xFF); // CS0 - 27630577 to 27630718
writeRegister(0x01, 0xFF); // CS1 - 27630730 to 27630868
writeRegister(0x07, 0x1A); // Channel Selection - 27630886 to 27631021
writeRegister(0x0E, 0x5A); // ADDR - 27631036 to 27631171
writeRegister(0x0F, 0x00); // ADDR - 27631185 to 27631319
writeRegister(0x10, 0x5A); // ADDR - 27631333 to 27631468
writeRegister(0x11, 0x5A); // PEER - 27631482 to 27631617
writeRegister(0x12, 0x00); // PEER - 27631630 to 27631764
writeRegister(0x13, 0x5A); // PEER - 27631777 to 27631913
writeRegister(0x04, 0x02); // RX Enable - 27631927 to 27632060
writeRegister(0x02, 0x80); // Int1Msk - 27632074 to 27632207
writeRegister(0x03, 0x00); // Int2Msk - 27632217 to 27632351
writeRegister(0x00, 0xFF); // CS0 - 27632364 to 27632508
writeRegister(0x01, 0xFF); // CS1 - 27632514 to 27632654
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27645883 to 27646016
writeRegister(0x00, 0xFF); // CS0 - 27646030 to 27646169
writeRegister(0x01, 0xFF); // CS1 - 27646180 to 27646321
writeRegister(0x0B, 0x0D); // RC Ack Config - 27646334 to 27646469
writeRegister(0x08, 0x31); // Unknown - 27646483 to 27646617
writeRegister(0x0C, 0x02); // Unknown - 27646631 to 27646765
writeRegister(0x00, 0xFF); // CS0 - 27646780 to 27646919
writeRegister(0x01, 0xFF); // CS1 - 27646930 to 27647071
writeRegister(0x07, 0x1A); // Channel Selection - 27647085 to 27647224
writeRegister(0x0E, 0x5A); // ADDR - 27647235 to 27647374
writeRegister(0x0F, 0x00); // ADDR - 27647388 to 27647522
writeRegister(0x10, 0x5A); // ADDR - 27647536 to 27647671
writeRegister(0x11, 0x5A); // PEER - 27647684 to 27647820
writeRegister(0x12, 0x00); // PEER - 27647833 to 27647967
writeRegister(0x13, 0x5A); // PEER - 27647977 to 27648116
writeRegister(0x14, 0x1F); // TX Length - 27648130 to 27648265
writeRegister(0x02, 0x40); // Int1Msk - 27648279 to 27648412
writeRegister(0x03, 0x00); // Int2Msk - 27648423 to 27648562
writeRegister(0x00, 0xFF); // CS0 - 27648570 to 27648709
writeRegister(0x01, 0xFF); // CS1 - 27648720 to 27648861
writeRegister(0x16, 0xC0); // FIFO CTRL - 27648874 to 27649017
writeRegister(0x40, 0x03); // TX Buffer - 27649023 to 27649158
writeRegister(0x41, 0x09); // TX Buffer - 27649170 to 27649306
writeRegister(0x44, 0x23); // TX Buffer - 27649318 to 27649454
writeRegister(0x45, 0x01); // TX Buffer - 27649467 to 27649602
writeRegister(0x46, 0x13); // TX Buffer - 27649615 to 27649751
writeRegister(0x04, 0x07); // TX - 27649764 to 27649899
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27661797 to 27661929
writeRegister(0x00, 0xFF); // CS0 - 27661943 to 27662079
writeRegister(0x01, 0xFF); // CS1 - 27662093 to 27662234
writeRegister(0x0B, 0x1D); // RC Ack Config - 27662248 to 27662385
writeRegister(0x16, 0x10); // FIFO CTRL - 27662398 to 27662532
writeRegister(0x00, 0xFF); // CS0 - 27662546 to 27662683
writeRegister(0x01, 0xFF); // CS1 - 27662696 to 27662837
writeRegister(0x07, 0x1A); // Channel Selection - 27662851 to 27662988
writeRegister(0x0E, 0x5A); // ADDR - 27663001 to 27663140
writeRegister(0x0F, 0x00); // ADDR - 27663150 to 27663288
writeRegister(0x10, 0x5A); // ADDR - 27663298 to 27663438
writeRegister(0x11, 0x5A); // PEER - 27663447 to 27663585
writeRegister(0x12, 0x00); // PEER - 27663596 to 27663735
writeRegister(0x13, 0x5A); // PEER - 27663743 to 27663882
writeRegister(0x04, 0x02); // RX Enable - 27663892 to 27664025
writeRegister(0x02, 0x80); // Int1Msk - 27664039 to 27664172
writeRegister(0x03, 0x00); // Int2Msk - 27664186 to 27664319
writeRegister(0x00, 0xFF); // CS0 - 27664330 to 27664469
writeRegister(0x01, 0xFF); // CS1 - 27664483 to 27664627
delay(13); // Delay 13358 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27677852 to 27677985
writeRegister(0x00, 0xFF); // CS0 - 27677995 to 27678136
writeRegister(0x01, 0xFF); // CS1 - 27678148 to 27678292
writeRegister(0x0B, 0x0D); // RC Ack Config - 27678299 to 27678439
writeRegister(0x08, 0x31); // Unknown - 27678448 to 27678587
writeRegister(0x0C, 0x02); // Unknown - 27678596 to 27678730
writeRegister(0x00, 0xFF); // CS0 - 27678745 to 27678886
writeRegister(0x01, 0xFF); // CS1 - 27678898 to 27679043
writeRegister(0x07, 0x1A); // Channel Selection - 27679054 to 27679189
writeRegister(0x0E, 0x5A); // ADDR - 27679204 to 27679346
writeRegister(0x0F, 0x00); // ADDR - 27679353 to 27679489
writeRegister(0x10, 0x5A); // ADDR - 27679501 to 27679636
writeRegister(0x11, 0x5A); // PEER - 27679650 to 27679791
writeRegister(0x12, 0x00); // PEER - 27679799 to 27679932
writeRegister(0x13, 0x5A); // PEER - 27679946 to 27680081
writeRegister(0x14, 0x1F); // TX Length - 27680095 to 27680238
writeRegister(0x02, 0x40); // Int1Msk - 27680244 to 27680378
writeRegister(0x03, 0x00); // Int2Msk - 27680391 to 27680525
writeRegister(0x00, 0xFF); // CS0 - 27680538 to 27680676
writeRegister(0x01, 0xFF); // CS1 - 27680688 to 27680828
writeRegister(0x16, 0xC0); // FIFO CTRL - 27680843 to 27680978
writeRegister(0x40, 0x03); // TX Buffer - 27680992 to 27681125
writeRegister(0x41, 0x09); // TX Buffer - 27681136 to 27681277
writeRegister(0x44, 0x23); // TX Buffer - 27681284 to 27681426
writeRegister(0x45, 0x01); // TX Buffer - 27681432 to 27681574
writeRegister(0x46, 0x13); // TX Buffer - 27681580 to 27681723
writeRegister(0x04, 0x07); // TX - 27681729 to 27681871
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27693910 to 27694043
writeRegister(0x00, 0xFF); // CS0 - 27694057 to 27694200
writeRegister(0x01, 0xFF); // CS1 - 27694206 to 27694348
writeRegister(0x0B, 0x1D); // RC Ack Config - 27694362 to 27694505
writeRegister(0x16, 0x10); // FIFO CTRL - 27694511 to 27694653
writeRegister(0x00, 0xFF); // CS0 - 27694659 to 27694800
writeRegister(0x01, 0xFF); // CS1 - 27694809 to 27694949
writeRegister(0x07, 0x1A); // Channel Selection - 27694965 to 27695103
writeRegister(0x0E, 0x5A); // ADDR - 27695118 to 27695254
writeRegister(0x0F, 0x00); // ADDR - 27695267 to 27695402
writeRegister(0x10, 0x5A); // ADDR - 27695415 to 27695550
writeRegister(0x11, 0x5A); // PEER - 27695564 to 27695699
writeRegister(0x12, 0x00); // PEER - 27695713 to 27695846
writeRegister(0x13, 0x5A); // PEER - 27695860 to 27695995
writeRegister(0x04, 0x02); // RX Enable - 27696009 to 27696142
writeRegister(0x02, 0x80); // Int1Msk - 27696153 to 27696286
writeRegister(0x03, 0x00); // Int2Msk - 27696300 to 27696433
writeRegister(0x00, 0xFF); // CS0 - 27696447 to 27696584
writeRegister(0x01, 0xFF); // CS1 - 27696597 to 27696738
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27709816 to 27709949
writeRegister(0x00, 0xFF); // CS0 - 27709963 to 27710100
writeRegister(0x01, 0xFF); // CS1 - 27710113 to 27710254
writeRegister(0x0B, 0x0D); // RC Ack Config - 27710267 to 27710402
writeRegister(0x08, 0x31); // Unknown - 27710416 to 27710550
writeRegister(0x0C, 0x02); // Unknown - 27710564 to 27710698
writeRegister(0x00, 0xFF); // CS0 - 27710713 to 27710850
writeRegister(0x01, 0xFF); // CS1 - 27710863 to 27711004
writeRegister(0x07, 0x1A); // Channel Selection - 27711019 to 27711154
writeRegister(0x0E, 0x5A); // ADDR - 27711168 to 27711307
writeRegister(0x0F, 0x00); // ADDR - 27711318 to 27711455
writeRegister(0x10, 0x5A); // ADDR - 27711466 to 27711604
writeRegister(0x11, 0x5A); // PEER - 27711614 to 27711753
writeRegister(0x12, 0x00); // PEER - 27711763 to 27711896
writeRegister(0x13, 0x5A); // PEER - 27711910 to 27712049
writeRegister(0x14, 0x1F); // TX Length - 27712059 to 27712198
writeRegister(0x02, 0x40); // Int1Msk - 27712209 to 27712348
writeRegister(0x03, 0x00); // Int2Msk - 27712356 to 27712489
writeRegister(0x00, 0xFF); // CS0 - 27712503 to 27712646
writeRegister(0x01, 0xFF); // CS1 - 27712653 to 27712794
writeRegister(0x16, 0xC0); // FIFO CTRL - 27712807 to 27712942
writeRegister(0x40, 0x03); // TX Buffer - 27712956 to 27713091
writeRegister(0x41, 0x09); // TX Buffer - 27713103 to 27713239
writeRegister(0x44, 0x23); // TX Buffer - 27713248 to 27713386
writeRegister(0x45, 0x01); // TX Buffer - 27713396 to 27713535
writeRegister(0x46, 0x13); // TX Buffer - 27713544 to 27713684
writeRegister(0x04, 0x07); // TX - 27713693 to 27713832
delay(12); // Delay 12183 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27725878 to 27726015
writeRegister(0x00, 0xFF); // CS0 - 27726021 to 27726160
writeRegister(0x01, 0xFF); // CS1 - 27726171 to 27726312
writeRegister(0x0B, 0x1D); // RC Ack Config - 27726326 to 27726465
writeRegister(0x16, 0x10); // FIFO CTRL - 27726475 to 27726613
writeRegister(0x00, 0xFF); // CS0 - 27726623 to 27726763
writeRegister(0x01, 0xFF); // CS1 - 27726777 to 27726921
writeRegister(0x07, 0x1A); // Channel Selection - 27726933 to 27727068
writeRegister(0x0E, 0x5A); // ADDR - 27727082 to 27727218
writeRegister(0x0F, 0x00); // ADDR - 27727232 to 27727366
writeRegister(0x10, 0x5A); // ADDR - 27727380 to 27727514
writeRegister(0x11, 0x5A); // PEER - 27727528 to 27727663
writeRegister(0x12, 0x00); // PEER - 27727677 to 27727810
writeRegister(0x13, 0x5A); // PEER - 27727824 to 27727960
writeRegister(0x04, 0x02); // RX Enable - 27727973 to 27728107
writeRegister(0x02, 0x80); // Int1Msk - 27728120 to 27728254
writeRegister(0x03, 0x00); // Int2Msk - 27728264 to 27728397
writeRegister(0x00, 0xFF); // CS0 - 27728411 to 27728552
writeRegister(0x01, 0xFF); // CS1 - 27728561 to 27728702
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27741930 to 27742064
writeRegister(0x00, 0xFF); // CS0 - 27742076 to 27742217
writeRegister(0x01, 0xFF); // CS1 - 27742226 to 27742366
writeRegister(0x0B, 0x0D); // RC Ack Config - 27742381 to 27742517
writeRegister(0x08, 0x31); // Unknown - 27742529 to 27742665
writeRegister(0x0C, 0x02); // Unknown - 27742677 to 27742811
writeRegister(0x00, 0xFF); // CS0 - 27742826 to 27742967
writeRegister(0x01, 0xFF); // CS1 - 27742976 to 27743116
writeRegister(0x07, 0x1A); // Channel Selection - 27743132 to 27743271
writeRegister(0x0E, 0x5A); // ADDR - 27743285 to 27743421
writeRegister(0x0F, 0x00); // ADDR - 27743435 to 27743569
writeRegister(0x10, 0x5A); // ADDR - 27743583 to 27743717
writeRegister(0x11, 0x5A); // PEER - 27743731 to 27743866
writeRegister(0x12, 0x00); // PEER - 27743880 to 27744013
writeRegister(0x13, 0x5A); // PEER - 27744023 to 27744163
writeRegister(0x14, 0x1F); // TX Length - 27744176 to 27744313
writeRegister(0x02, 0x40); // Int1Msk - 27744326 to 27744459
writeRegister(0x03, 0x00); // Int2Msk - 27744473 to 27744606
writeRegister(0x00, 0xFF); // CS0 - 27744616 to 27744757
writeRegister(0x01, 0xFF); // CS1 - 27744770 to 27744906
writeRegister(0x16, 0xC0); // FIFO CTRL - 27744921 to 27745059
writeRegister(0x40, 0x03); // TX Buffer - 27745069 to 27745203
writeRegister(0x41, 0x09); // TX Buffer - 27745217 to 27745351
writeRegister(0x44, 0x23); // TX Buffer - 27745365 to 27745501
writeRegister(0x45, 0x01); // TX Buffer - 27745513 to 27745649
writeRegister(0x46, 0x13); // TX Buffer - 27745661 to 27745796
writeRegister(0x04, 0x07); // TX - 27745810 to 27745944
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27757843 to 27757976
writeRegister(0x00, 0xFF); // CS0 - 27757990 to 27758127
writeRegister(0x01, 0xFF); // CS1 - 27758140 to 27758281
writeRegister(0x0B, 0x1D); // RC Ack Config - 27758295 to 27758430
writeRegister(0x16, 0x10); // FIFO CTRL - 27758444 to 27758578
writeRegister(0x00, 0xFF); // CS0 - 27758592 to 27758736
writeRegister(0x01, 0xFF); // CS1 - 27758742 to 27758882
writeRegister(0x07, 0x1A); // Channel Selection - 27758898 to 27759039
writeRegister(0x0E, 0x5A); // ADDR - 27759048 to 27759187
writeRegister(0x0F, 0x00); // ADDR - 27759200 to 27759335
writeRegister(0x10, 0x5A); // ADDR - 27759345 to 27759483
writeRegister(0x11, 0x5A); // PEER - 27759493 to 27759632
writeRegister(0x12, 0x00); // PEER - 27759646 to 27759779
writeRegister(0x13, 0x5A); // PEER - 27759789 to 27759928
writeRegister(0x04, 0x02); // RX Enable - 27759939 to 27760072
writeRegister(0x02, 0x80); // Int1Msk - 27760086 to 27760219
writeRegister(0x03, 0x00); // Int2Msk - 27760233 to 27760366
writeRegister(0x00, 0xFF); // CS0 - 27760376 to 27760517
writeRegister(0x01, 0xFF); // CS1 - 27760530 to 27760674
delay(13); // Delay 13373 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27773914 to 27774047
writeRegister(0x00, 0xFF); // CS0 - 27774057 to 27774198
writeRegister(0x01, 0xFF); // CS1 - 27774211 to 27774355
writeRegister(0x0B, 0x0D); // RC Ack Config - 27774361 to 27774500
writeRegister(0x08, 0x31); // Unknown - 27774510 to 27774649
writeRegister(0x0C, 0x02); // Unknown - 27774658 to 27774798
writeRegister(0x00, 0xFF); // CS0 - 27774807 to 27774948
writeRegister(0x01, 0xFF); // CS1 - 27774961 to 27775105
writeRegister(0x07, 0x1A); // Channel Selection - 27775116 to 27775252
writeRegister(0x0E, 0x5A); // ADDR - 27775266 to 27775405
writeRegister(0x0F, 0x00); // ADDR - 27775415 to 27775550
writeRegister(0x10, 0x5A); // ADDR - 27775563 to 27775698
writeRegister(0x11, 0x5A); // PEER - 27775712 to 27775852
writeRegister(0x12, 0x00); // PEER - 27775861 to 27775994
writeRegister(0x13, 0x5A); // PEER - 27776008 to 27776143
writeRegister(0x14, 0x1F); // TX Length - 27776157 to 27776296
writeRegister(0x02, 0x40); // Int1Msk - 27776307 to 27776440
writeRegister(0x03, 0x00); // Int2Msk - 27776454 to 27776587
writeRegister(0x00, 0xFF); // CS0 - 27776601 to 27776738
writeRegister(0x01, 0xFF); // CS1 - 27776751 to 27776892
writeRegister(0x16, 0xC0); // FIFO CTRL - 27776905 to 27777040
writeRegister(0x40, 0x03); // TX Buffer - 27777054 to 27777189
writeRegister(0x41, 0x09); // TX Buffer - 27777198 to 27777335
writeRegister(0x44, 0x23); // TX Buffer - 27777346 to 27777485
writeRegister(0x45, 0x01); // TX Buffer - 27777494 to 27777636
writeRegister(0x46, 0x13); // TX Buffer - 27777642 to 27777782
writeRegister(0x04, 0x07); // TX - 27777791 to 27777933
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27789824 to 27789957
writeRegister(0x00, 0xFF); // CS0 - 27789971 to 27790110
writeRegister(0x01, 0xFF); // CS1 - 27790120 to 27790262
writeRegister(0x0B, 0x1D); // RC Ack Config - 27790276 to 27790416
writeRegister(0x16, 0x10); // FIFO CTRL - 27790425 to 27790563
writeRegister(0x00, 0xFF); // CS0 - 27790573 to 27790714
writeRegister(0x01, 0xFF); // CS1 - 27790726 to 27790863
writeRegister(0x07, 0x1A); // Channel Selection - 27790879 to 27791017
writeRegister(0x0E, 0x5A); // ADDR - 27791032 to 27791168
writeRegister(0x0F, 0x00); // ADDR - 27791181 to 27791317
writeRegister(0x10, 0x5A); // ADDR - 27791329 to 27791464
writeRegister(0x11, 0x5A); // PEER - 27791478 to 27791613
writeRegister(0x12, 0x00); // PEER - 27791627 to 27791760
writeRegister(0x13, 0x5A); // PEER - 27791774 to 27791909
writeRegister(0x04, 0x02); // RX Enable - 27791923 to 27792056
writeRegister(0x02, 0x80); // Int1Msk - 27792070 to 27792203
writeRegister(0x03, 0x00); // Int2Msk - 27792214 to 27792347
writeRegister(0x00, 0xFF); // CS0 - 27792361 to 27792504
writeRegister(0x01, 0xFF); // CS1 - 27792511 to 27792652
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27805879 to 27806012
writeRegister(0x00, 0xFF); // CS0 - 27806026 to 27806170
writeRegister(0x01, 0xFF); // CS1 - 27806176 to 27806317
writeRegister(0x0B, 0x0D); // RC Ack Config - 27806330 to 27806465
writeRegister(0x08, 0x31); // Unknown - 27806479 to 27806613
writeRegister(0x0C, 0x02); // Unknown - 27806627 to 27806761
writeRegister(0x00, 0xFF); // CS0 - 27806776 to 27806920
writeRegister(0x01, 0xFF); // CS1 - 27806926 to 27807067
writeRegister(0x07, 0x1A); // Channel Selection - 27807082 to 27807220
writeRegister(0x0E, 0x5A); // ADDR - 27807231 to 27807370
writeRegister(0x0F, 0x00); // ADDR - 27807384 to 27807518
writeRegister(0x10, 0x5A); // ADDR - 27807532 to 27807667
writeRegister(0x11, 0x5A); // PEER - 27807681 to 27807816
writeRegister(0x12, 0x00); // PEER - 27807830 to 27807963
writeRegister(0x13, 0x5A); // PEER - 27807973 to 27808112
writeRegister(0x14, 0x1F); // TX Length - 27808126 to 27808263
writeRegister(0x02, 0x40); // Int1Msk - 27808275 to 27808409
writeRegister(0x03, 0x00); // Int2Msk - 27808419 to 27808552
writeRegister(0x00, 0xFF); // CS0 - 27808566 to 27808707
writeRegister(0x01, 0xFF); // CS1 - 27808716 to 27808857
writeRegister(0x16, 0xC0); // FIFO CTRL - 27808871 to 27809005
writeRegister(0x40, 0x03); // TX Buffer - 27809019 to 27809154
writeRegister(0x41, 0x09); // TX Buffer - 27809167 to 27809302
writeRegister(0x44, 0x23); // TX Buffer - 27809315 to 27809449
writeRegister(0x45, 0x01); // TX Buffer - 27809463 to 27809597
writeRegister(0x46, 0x13); // TX Buffer - 27809611 to 27809746
writeRegister(0x04, 0x07); // TX - 27809760 to 27809894
delay(12); // Delay 12033 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27821793 to 27821927
writeRegister(0x00, 0xFF); // CS0 - 27821936 to 27822075
writeRegister(0x01, 0xFF); // CS1 - 27822089 to 27822233
writeRegister(0x0B, 0x1D); // RC Ack Config - 27822244 to 27822380
writeRegister(0x16, 0x10); // FIFO CTRL - 27822394 to 27822528
writeRegister(0x00, 0xFF); // CS0 - 27822542 to 27822679
writeRegister(0x01, 0xFF); // CS1 - 27822692 to 27822833
writeRegister(0x07, 0x1A); // Channel Selection - 27822848 to 27822983
writeRegister(0x0E, 0x5A); // ADDR - 27822997 to 27823136
writeRegister(0x0F, 0x00); // ADDR - 27823147 to 27823284
writeRegister(0x10, 0x5A); // ADDR - 27823295 to 27823433
writeRegister(0x11, 0x5A); // PEER - 27823443 to 27823582
writeRegister(0x12, 0x00); // PEER - 27823592 to 27823725
writeRegister(0x13, 0x5A); // PEER - 27823739 to 27823878
writeRegister(0x04, 0x02); // RX Enable - 27823888 to 27824022
writeRegister(0x02, 0x80); // Int1Msk - 27824035 to 27824169
writeRegister(0x03, 0x00); // Int2Msk - 27824182 to 27824316
writeRegister(0x00, 0xFF); // CS0 - 27824326 to 27824467
writeRegister(0x01, 0xFF); // CS1 - 27824479 to 27824617
delay(13); // Delay 13364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27837848 to 27837981
writeRegister(0x00, 0xFF); // CS0 - 27837991 to 27838132
writeRegister(0x01, 0xFF); // CS1 - 27838145 to 27838289
writeRegister(0x0B, 0x0D); // RC Ack Config - 27838295 to 27838434
writeRegister(0x08, 0x31); // Unknown - 27838444 to 27838586
writeRegister(0x0C, 0x02); // Unknown - 27838592 to 27838726
writeRegister(0x00, 0xFF); // CS0 - 27838741 to 27838882
writeRegister(0x01, 0xFF); // CS1 - 27838895 to 27839039
writeRegister(0x07, 0x1A); // Channel Selection - 27839050 to 27839186
writeRegister(0x0E, 0x5A); // ADDR - 27839200 to 27839336
writeRegister(0x0F, 0x00); // ADDR - 27839349 to 27839484
writeRegister(0x10, 0x5A); // ADDR - 27839497 to 27839632
writeRegister(0x11, 0x5A); // PEER - 27839646 to 27839781
writeRegister(0x12, 0x00); // PEER - 27839795 to 27839928
writeRegister(0x13, 0x5A); // PEER - 27839942 to 27840079
writeRegister(0x14, 0x1F); // TX Length - 27840091 to 27840234
writeRegister(0x02, 0x40); // Int1Msk - 27840241 to 27840374
writeRegister(0x03, 0x00); // Int2Msk - 27840388 to 27840521
writeRegister(0x00, 0xFF); // CS0 - 27840535 to 27840672
writeRegister(0x01, 0xFF); // CS1 - 27840685 to 27840826
writeRegister(0x16, 0xC0); // FIFO CTRL - 27840839 to 27840974
writeRegister(0x40, 0x03); // TX Buffer - 27840988 to 27841123
writeRegister(0x41, 0x09); // TX Buffer - 27841132 to 27841274
writeRegister(0x44, 0x23); // TX Buffer - 27841280 to 27841422
writeRegister(0x45, 0x01); // TX Buffer - 27841428 to 27841562
writeRegister(0x46, 0x13); // TX Buffer - 27841576 to 27841719
writeRegister(0x04, 0x07); // TX - 27841725 to 27841859
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27853906 to 27854039
writeRegister(0x00, 0xFF); // CS0 - 27854053 to 27854196
writeRegister(0x01, 0xFF); // CS1 - 27854203 to 27854344
writeRegister(0x0B, 0x1D); // RC Ack Config - 27854358 to 27854501
writeRegister(0x16, 0x10); // FIFO CTRL - 27854507 to 27854642
writeRegister(0x00, 0xFF); // CS0 - 27854655 to 27854796
writeRegister(0x01, 0xFF); // CS1 - 27854805 to 27854945
writeRegister(0x07, 0x1A); // Channel Selection - 27854961 to 27855100
writeRegister(0x0E, 0x5A); // ADDR - 27855114 to 27855250
writeRegister(0x0F, 0x00); // ADDR - 27855264 to 27855398
writeRegister(0x10, 0x5A); // ADDR - 27855411 to 27855546
writeRegister(0x11, 0x5A); // PEER - 27855560 to 27855695
writeRegister(0x12, 0x00); // PEER - 27855709 to 27855842
writeRegister(0x13, 0x5A); // PEER - 27855852 to 27855992
writeRegister(0x04, 0x02); // RX Enable - 27856005 to 27856140
writeRegister(0x02, 0x80); // Int1Msk - 27856149 to 27856282
writeRegister(0x03, 0x00); // Int2Msk - 27856296 to 27856429
writeRegister(0x00, 0xFF); // CS0 - 27856443 to 27856580
writeRegister(0x01, 0xFF); // CS1 - 27856593 to 27856734
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27869812 to 27869945
writeRegister(0x00, 0xFF); // CS0 - 27869959 to 27870095
writeRegister(0x01, 0xFF); // CS1 - 27870109 to 27870250
writeRegister(0x0B, 0x0D); // RC Ack Config - 27870260 to 27870398
writeRegister(0x08, 0x31); // Unknown - 27870412 to 27870546
writeRegister(0x0C, 0x02); // Unknown - 27870557 to 27870694
writeRegister(0x00, 0xFF); // CS0 - 27870709 to 27870845
writeRegister(0x01, 0xFF); // CS1 - 27870859 to 27871000
writeRegister(0x07, 0x1A); // Channel Selection - 27871015 to 27871150
writeRegister(0x0E, 0x5A); // ADDR - 27871164 to 27871305
writeRegister(0x0F, 0x00); // ADDR - 27871314 to 27871451
writeRegister(0x10, 0x5A); // ADDR - 27871462 to 27871600
writeRegister(0x11, 0x5A); // PEER - 27871610 to 27871749
writeRegister(0x12, 0x00); // PEER - 27871759 to 27871892
writeRegister(0x13, 0x5A); // PEER - 27871906 to 27872045
writeRegister(0x14, 0x1F); // TX Length - 27872056 to 27872196
writeRegister(0x02, 0x40); // Int1Msk - 27872205 to 27872338
writeRegister(0x03, 0x00); // Int2Msk - 27872352 to 27872485
writeRegister(0x00, 0xFF); // CS0 - 27872499 to 27872635
writeRegister(0x01, 0xFF); // CS1 - 27872649 to 27872790
writeRegister(0x16, 0xC0); // FIFO CTRL - 27872804 to 27872938
writeRegister(0x40, 0x03); // TX Buffer - 27872952 to 27873087
writeRegister(0x41, 0x09); // TX Buffer - 27873100 to 27873235
writeRegister(0x44, 0x23); // TX Buffer - 27873244 to 27873382
writeRegister(0x45, 0x01); // TX Buffer - 27873393 to 27873530
writeRegister(0x46, 0x13); // TX Buffer - 27873541 to 27873679
writeRegister(0x04, 0x07); // TX - 27873689 to 27873827
delay(12); // Delay 12176 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27885874 to 27886003
writeRegister(0x00, 0xFF); // CS0 - 27886017 to 27886158
writeRegister(0x01, 0xFF); // CS1 - 27886167 to 27886307
writeRegister(0x0B, 0x1D); // RC Ack Config - 27886322 to 27886461
writeRegister(0x16, 0x10); // FIFO CTRL - 27886472 to 27886609
writeRegister(0x00, 0xFF); // CS0 - 27886620 to 27886759
writeRegister(0x01, 0xFF); // CS1 - 27886773 to 27886911
writeRegister(0x07, 0x1A); // Channel Selection - 27886929 to 27887064
writeRegister(0x0E, 0x5A); // ADDR - 27887078 to 27887214
writeRegister(0x0F, 0x00); // ADDR - 27887228 to 27887362
writeRegister(0x10, 0x5A); // ADDR - 27887376 to 27887512
writeRegister(0x11, 0x5A); // PEER - 27887524 to 27887659
writeRegister(0x12, 0x00); // PEER - 27887673 to 27887806
writeRegister(0x13, 0x5A); // PEER - 27887820 to 27887956
writeRegister(0x04, 0x02); // RX Enable - 27887970 to 27888103
writeRegister(0x02, 0x80); // Int1Msk - 27888117 to 27888250
writeRegister(0x03, 0x00); // Int2Msk - 27888260 to 27888393
writeRegister(0x00, 0xFF); // CS0 - 27888407 to 27888551
writeRegister(0x01, 0xFF); // CS1 - 27888557 to 27888697
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27901926 to 27902059
writeRegister(0x00, 0xFF); // CS0 - 27902072 to 27902212
writeRegister(0x01, 0xFF); // CS1 - 27902222 to 27902362
writeRegister(0x0B, 0x0D); // RC Ack Config - 27902377 to 27902513
writeRegister(0x08, 0x31); // Unknown - 27902526 to 27902661
writeRegister(0x0C, 0x02); // Unknown - 27902674 to 27902807
writeRegister(0x00, 0xFF); // CS0 - 27902823 to 27902962
writeRegister(0x01, 0xFF); // CS1 - 27902972 to 27903114
writeRegister(0x07, 0x1A); // Channel Selection - 27903128 to 27903267
writeRegister(0x0E, 0x5A); // ADDR - 27903278 to 27903417
writeRegister(0x0F, 0x00); // ADDR - 27903431 to 27903565
writeRegister(0x10, 0x5A); // ADDR - 27903579 to 27903713
writeRegister(0x11, 0x5A); // PEER - 27903727 to 27903862
writeRegister(0x12, 0x00); // PEER - 27903876 to 27904009
writeRegister(0x13, 0x5A); // PEER - 27904020 to 27904159
writeRegister(0x14, 0x1F); // TX Length - 27904173 to 27904308
writeRegister(0x02, 0x40); // Int1Msk - 27904322 to 27904455
writeRegister(0x03, 0x00); // Int2Msk - 27904465 to 27904605
writeRegister(0x00, 0xFF); // CS0 - 27904612 to 27904752
writeRegister(0x01, 0xFF); // CS1 - 27904762 to 27904902
writeRegister(0x16, 0xC0); // FIFO CTRL - 27904917 to 27905058
writeRegister(0x40, 0x03); // TX Buffer - 27905066 to 27905199
writeRegister(0x41, 0x09); // TX Buffer - 27905213 to 27905347
writeRegister(0x44, 0x23); // TX Buffer - 27905361 to 27905497
writeRegister(0x45, 0x01); // TX Buffer - 27905510 to 27905645
writeRegister(0x46, 0x13); // TX Buffer - 27905657 to 27905794
writeRegister(0x04, 0x07); // TX - 27905806 to 27905942
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27917839 to 27917972
writeRegister(0x00, 0xFF); // CS0 - 27917986 to 27918123
writeRegister(0x01, 0xFF); // CS1 - 27918136 to 27918277
writeRegister(0x0B, 0x1D); // RC Ack Config - 27918291 to 27918428
writeRegister(0x16, 0x10); // FIFO CTRL - 27918440 to 27918575
writeRegister(0x00, 0xFF); // CS0 - 27918588 to 27918726
writeRegister(0x01, 0xFF); // CS1 - 27918738 to 27918878
writeRegister(0x07, 0x1A); // Channel Selection - 27918894 to 27919029
writeRegister(0x0E, 0x5A); // ADDR - 27919044 to 27919183
writeRegister(0x0F, 0x00); // ADDR - 27919193 to 27919331
writeRegister(0x10, 0x5A); // ADDR - 27919341 to 27919479
writeRegister(0x11, 0x5A); // PEER - 27919490 to 27919628
writeRegister(0x12, 0x00); // PEER - 27919639 to 27919778
writeRegister(0x13, 0x5A); // PEER - 27919785 to 27919925
writeRegister(0x04, 0x02); // RX Enable - 27919935 to 27920068
writeRegister(0x02, 0x80); // Int1Msk - 27920082 to 27920215
writeRegister(0x03, 0x00); // Int2Msk - 27920229 to 27920362
writeRegister(0x00, 0xFF); // CS0 - 27920372 to 27920512
writeRegister(0x01, 0xFF); // CS1 - 27920526 to 27920670
delay(13); // Delay 13357 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27933895 to 27934027
writeRegister(0x00, 0xFF); // CS0 - 27934038 to 27934177
writeRegister(0x01, 0xFF); // CS1 - 27934191 to 27934335
writeRegister(0x0B, 0x0D); // RC Ack Config - 27934342 to 27934482
writeRegister(0x08, 0x31); // Unknown - 27934491 to 27934630
writeRegister(0x0C, 0x02); // Unknown - 27934639 to 27934773
writeRegister(0x00, 0xFF); // CS0 - 27934788 to 27934927
writeRegister(0x01, 0xFF); // CS1 - 27934941 to 27935085
writeRegister(0x07, 0x1A); // Channel Selection - 27935097 to 27935232
writeRegister(0x0E, 0x5A); // ADDR - 27935247 to 27935390
writeRegister(0x0F, 0x00); // ADDR - 27935396 to 27935530
writeRegister(0x10, 0x5A); // ADDR - 27935544 to 27935679
writeRegister(0x11, 0x5A); // PEER - 27935692 to 27935834
writeRegister(0x12, 0x00); // PEER - 27935841 to 27935975
writeRegister(0x13, 0x5A); // PEER - 27935988 to 27936124
writeRegister(0x14, 0x1F); // TX Length - 27936138 to 27936281
writeRegister(0x02, 0x40); // Int1Msk - 27936287 to 27936420
writeRegister(0x03, 0x00); // Int2Msk - 27936434 to 27936567
writeRegister(0x00, 0xFF); // CS0 - 27936581 to 27936717
writeRegister(0x01, 0xFF); // CS1 - 27936731 to 27936871
writeRegister(0x16, 0xC0); // FIFO CTRL - 27936886 to 27937021
writeRegister(0x40, 0x03); // TX Buffer - 27937034 to 27937168
writeRegister(0x41, 0x09); // TX Buffer - 27937178 to 27937320
writeRegister(0x44, 0x23); // TX Buffer - 27937326 to 27937469
writeRegister(0x45, 0x01); // TX Buffer - 27937475 to 27937615
writeRegister(0x46, 0x13); // TX Buffer - 27937623 to 27937765
writeRegister(0x04, 0x07); // TX - 27937772 to 27937913
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27949805 to 27949937
writeRegister(0x00, 0xFF); // CS0 - 27949951 to 27950092
writeRegister(0x01, 0xFF); // CS1 - 27950101 to 27950241
writeRegister(0x0B, 0x1D); // RC Ack Config - 27950256 to 27950395
writeRegister(0x16, 0x10); // FIFO CTRL - 27950406 to 27950543
writeRegister(0x00, 0xFF); // CS0 - 27950554 to 27950693
writeRegister(0x01, 0xFF); // CS1 - 27950707 to 27950845
writeRegister(0x07, 0x1A); // Channel Selection - 27950859 to 27950998
writeRegister(0x0E, 0x5A); // ADDR - 27951012 to 27951148
writeRegister(0x0F, 0x00); // ADDR - 27951162 to 27951296
writeRegister(0x10, 0x5A); // ADDR - 27951310 to 27951445
writeRegister(0x11, 0x5A); // PEER - 27951458 to 27951595
writeRegister(0x12, 0x00); // PEER - 27951607 to 27951740
writeRegister(0x13, 0x5A); // PEER - 27951754 to 27951890
writeRegister(0x04, 0x02); // RX Enable - 27951904 to 27952037
writeRegister(0x02, 0x80); // Int1Msk - 27952047 to 27952188
writeRegister(0x03, 0x00); // Int2Msk - 27952194 to 27952327
writeRegister(0x00, 0xFF); // CS0 - 27952341 to 27952485
writeRegister(0x01, 0xFF); // CS1 - 27952491 to 27952631
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27965860 to 27965993
writeRegister(0x00, 0xFF); // CS0 - 27966007 to 27966150
writeRegister(0x01, 0xFF); // CS1 - 27966156 to 27966298
writeRegister(0x0B, 0x0D); // RC Ack Config - 27966311 to 27966447
writeRegister(0x08, 0x31); // Unknown - 27966460 to 27966595
writeRegister(0x0C, 0x02); // Unknown - 27966608 to 27966741
writeRegister(0x00, 0xFF); // CS0 - 27966757 to 27966900
writeRegister(0x01, 0xFF); // CS1 - 27966906 to 27967048
writeRegister(0x07, 0x1A); // Channel Selection - 27967062 to 27967201
writeRegister(0x0E, 0x5A); // ADDR - 27967212 to 27967351
writeRegister(0x0F, 0x00); // ADDR - 27967365 to 27967499
writeRegister(0x10, 0x5A); // ADDR - 27967509 to 27967647
writeRegister(0x11, 0x5A); // PEER - 27967658 to 27967796
writeRegister(0x12, 0x00); // PEER - 27967810 to 27967943
writeRegister(0x13, 0x5A); // PEER - 27967954 to 27968093
writeRegister(0x14, 0x1F); // TX Length - 27968103 to 27968242
writeRegister(0x02, 0x40); // Int1Msk - 27968256 to 27968389
writeRegister(0x03, 0x00); // Int2Msk - 27968400 to 27968533
writeRegister(0x00, 0xFF); // CS0 - 27968547 to 27968686
writeRegister(0x01, 0xFF); // CS1 - 27968696 to 27968838
writeRegister(0x16, 0xC0); // FIFO CTRL - 27968851 to 27968986
writeRegister(0x40, 0x03); // TX Buffer - 27969000 to 27969133
writeRegister(0x41, 0x09); // TX Buffer - 27969147 to 27969281
writeRegister(0x44, 0x23); // TX Buffer - 27969295 to 27969431
writeRegister(0x45, 0x01); // TX Buffer - 27969444 to 27969579
writeRegister(0x46, 0x13); // TX Buffer - 27969592 to 27969728
writeRegister(0x04, 0x07); // TX - 27969740 to 27969876
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27981922 to 27982054
writeRegister(0x00, 0xFF); // CS0 - 27982065 to 27982204
writeRegister(0x01, 0xFF); // CS1 - 27982218 to 27982362
writeRegister(0x0B, 0x1D); // RC Ack Config - 27982370 to 27982510
writeRegister(0x16, 0x10); // FIFO CTRL - 27982523 to 27982657
writeRegister(0x00, 0xFF); // CS0 - 27982671 to 27982808
writeRegister(0x01, 0xFF); // CS1 - 27982821 to 27982962
writeRegister(0x07, 0x1A); // Channel Selection - 27982976 to 27983113
writeRegister(0x0E, 0x5A); // ADDR - 27983126 to 27983265
writeRegister(0x0F, 0x00); // ADDR - 27983275 to 27983413
writeRegister(0x10, 0x5A); // ADDR - 27983423 to 27983561
writeRegister(0x11, 0x5A); // PEER - 27983572 to 27983710
writeRegister(0x12, 0x00); // PEER - 27983721 to 27983854
writeRegister(0x13, 0x5A); // PEER - 27983868 to 27984007
writeRegister(0x04, 0x02); // RX Enable - 27984017 to 27984150
writeRegister(0x02, 0x80); // Int1Msk - 27984164 to 27984297
writeRegister(0x03, 0x00); // Int2Msk - 27984311 to 27984444
writeRegister(0x00, 0xFF); // CS0 - 27984455 to 27984594
writeRegister(0x01, 0xFF); // CS1 - 27984608 to 27984746
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 27997828 to 27997957
writeRegister(0x00, 0xFF); // CS0 - 27997971 to 27998110
writeRegister(0x01, 0xFF); // CS1 - 27998121 to 27998262
writeRegister(0x0B, 0x0D); // RC Ack Config - 27998275 to 27998410
writeRegister(0x08, 0x31); // Unknown - 27998424 to 27998558
writeRegister(0x0C, 0x02); // Unknown - 27998572 to 27998706
writeRegister(0x00, 0xFF); // CS0 - 27998721 to 27998862
writeRegister(0x01, 0xFF); // CS1 - 27998871 to 27999012
writeRegister(0x07, 0x1A); // Channel Selection - 27999027 to 27999165
writeRegister(0x0E, 0x5A); // ADDR - 27999180 to 27999315
writeRegister(0x0F, 0x00); // ADDR - 27999329 to 27999463
writeRegister(0x10, 0x5A); // ADDR - 27999477 to 27999612
writeRegister(0x11, 0x5A); // PEER - 27999626 to 27999761
writeRegister(0x12, 0x00); // PEER - 27999774 to 27999908
writeRegister(0x13, 0x5A); // PEER - 27999918 to 28000057
writeRegister(0x14, 0x1F); // TX Length - 28000071 to 28000208
writeRegister(0x02, 0x40); // Int1Msk - 28000220 to 28000355
writeRegister(0x03, 0x00); // Int2Msk - 28000367 to 28000502
writeRegister(0x00, 0xFF); // CS0 - 28000511 to 28000650
writeRegister(0x01, 0xFF); // CS1 - 28000664 to 28000802
writeRegister(0x16, 0xC0); // FIFO CTRL - 28000816 to 28000954
writeRegister(0x40, 0x03); // TX Buffer - 28000964 to 28001099
writeRegister(0x41, 0x09); // TX Buffer - 28001111 to 28001247
writeRegister(0x44, 0x23); // TX Buffer - 28001259 to 28001394
writeRegister(0x45, 0x01); // TX Buffer - 28001408 to 28001542
writeRegister(0x46, 0x13); // TX Buffer - 28001556 to 28001692
writeRegister(0x04, 0x07); // TX - 28001705 to 28001840
delay(12); // Delay 12179 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28013886 to 28014019
writeRegister(0x00, 0xFF); // CS0 - 28014032 to 28014170
writeRegister(0x01, 0xFF); // CS1 - 28014182 to 28014322
writeRegister(0x0B, 0x1D); // RC Ack Config - 28014338 to 28014473
writeRegister(0x16, 0x10); // FIFO CTRL - 28014487 to 28014621
writeRegister(0x00, 0xFF); // CS0 - 28014635 to 28014779
writeRegister(0x01, 0xFF); // CS1 - 28014785 to 28014926
writeRegister(0x07, 0x1A); // Channel Selection - 28014941 to 28015082
writeRegister(0x0E, 0x5A); // ADDR - 28015090 to 28015229
writeRegister(0x0F, 0x00); // ADDR - 28015243 to 28015377
writeRegister(0x10, 0x5A); // ADDR - 28015388 to 28015526
writeRegister(0x11, 0x5A); // PEER - 28015536 to 28015675
writeRegister(0x12, 0x00); // PEER - 28015688 to 28015822
writeRegister(0x13, 0x5A); // PEER - 28015832 to 28015971
writeRegister(0x04, 0x02); // RX Enable - 28015981 to 28016115
writeRegister(0x02, 0x80); // Int1Msk - 28016128 to 28016262
writeRegister(0x03, 0x00); // Int2Msk - 28016275 to 28016409
writeRegister(0x00, 0xFF); // CS0 - 28016419 to 28016560
writeRegister(0x01, 0xFF); // CS1 - 28016572 to 28016716
delay(13); // Delay 13358 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28029941 to 28030074
writeRegister(0x00, 0xFF); // CS0 - 28030084 to 28030225
writeRegister(0x01, 0xFF); // CS1 - 28030238 to 28030382
writeRegister(0x0B, 0x0D); // RC Ack Config - 28030389 to 28030527
writeRegister(0x08, 0x31); // Unknown - 28030538 to 28030675
writeRegister(0x0C, 0x02); // Unknown - 28030685 to 28030827
writeRegister(0x00, 0xFF); // CS0 - 28030834 to 28030975
writeRegister(0x01, 0xFF); // CS1 - 28030988 to 28031132
writeRegister(0x07, 0x1A); // Channel Selection - 28031144 to 28031279
writeRegister(0x0E, 0x5A); // ADDR - 28031293 to 28031432
writeRegister(0x0F, 0x00); // ADDR - 28031443 to 28031577
writeRegister(0x10, 0x5A); // ADDR - 28031591 to 28031725
writeRegister(0x11, 0x5A); // PEER - 28031739 to 28031878
writeRegister(0x12, 0x00); // PEER - 28031888 to 28032021
writeRegister(0x13, 0x5A); // PEER - 28032035 to 28032171
writeRegister(0x14, 0x1F); // TX Length - 28032184 to 28032323
writeRegister(0x02, 0x40); // Int1Msk - 28032334 to 28032467
writeRegister(0x03, 0x00); // Int2Msk - 28032481 to 28032614
writeRegister(0x00, 0xFF); // CS0 - 28032628 to 28032765
writeRegister(0x01, 0xFF); // CS1 - 28032778 to 28032919
writeRegister(0x16, 0xC0); // FIFO CTRL - 28032932 to 28033067
writeRegister(0x40, 0x03); // TX Buffer - 28033081 to 28033216
writeRegister(0x41, 0x09); // TX Buffer - 28033225 to 28033364
writeRegister(0x44, 0x23); // TX Buffer - 28033373 to 28033511
writeRegister(0x45, 0x01); // TX Buffer - 28033521 to 28033663
writeRegister(0x46, 0x13); // TX Buffer - 28033669 to 28033809
writeRegister(0x04, 0x07); // TX - 28033818 to 28033960
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28045851 to 28045984
writeRegister(0x00, 0xFF); // CS0 - 28045998 to 28046137
writeRegister(0x01, 0xFF); // CS1 - 28046148 to 28046289
writeRegister(0x0B, 0x1D); // RC Ack Config - 28046303 to 28046443
writeRegister(0x16, 0x10); // FIFO CTRL - 28046452 to 28046590
writeRegister(0x00, 0xFF); // CS0 - 28046600 to 28046741
writeRegister(0x01, 0xFF); // CS1 - 28046754 to 28046890
writeRegister(0x07, 0x1A); // Channel Selection - 28046906 to 28047046
writeRegister(0x0E, 0x5A); // ADDR - 28047059 to 28047195
writeRegister(0x0F, 0x00); // ADDR - 28047208 to 28047343
writeRegister(0x10, 0x5A); // ADDR - 28047356 to 28047491
writeRegister(0x11, 0x5A); // PEER - 28047505 to 28047640
writeRegister(0x12, 0x00); // PEER - 28047654 to 28047787
writeRegister(0x13, 0x5A); // PEER - 28047801 to 28047936
writeRegister(0x04, 0x02); // RX Enable - 28047950 to 28048083
writeRegister(0x02, 0x80); // Int1Msk - 28048097 to 28048230
writeRegister(0x03, 0x00); // Int2Msk - 28048241 to 28048374
writeRegister(0x00, 0xFF); // CS0 - 28048388 to 28048531
writeRegister(0x01, 0xFF); // CS1 - 28048538 to 28048679
delay(13); // Delay 13366 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28061913 to 28062045
writeRegister(0x00, 0xFF); // CS0 - 28062059 to 28062195
writeRegister(0x01, 0xFF); // CS1 - 28062209 to 28062349
writeRegister(0x0B, 0x0D); // RC Ack Config - 28062360 to 28062500
writeRegister(0x08, 0x31); // Unknown - 28062512 to 28062648
writeRegister(0x0C, 0x02); // Unknown - 28062657 to 28062794
writeRegister(0x00, 0xFF); // CS0 - 28062809 to 28062945
writeRegister(0x01, 0xFF); // CS1 - 28062959 to 28063099
writeRegister(0x07, 0x1A); // Channel Selection - 28063115 to 28063250
writeRegister(0x0E, 0x5A); // ADDR - 28063265 to 28063404
writeRegister(0x0F, 0x00); // ADDR - 28063414 to 28063556
writeRegister(0x10, 0x5A); // ADDR - 28063562 to 28063703
writeRegister(0x11, 0x5A); // PEER - 28063710 to 28063849
writeRegister(0x12, 0x00); // PEER - 28063859 to 28063993
writeRegister(0x13, 0x5A); // PEER - 28064006 to 28064148
writeRegister(0x14, 0x1F); // TX Length - 28064156 to 28064296
writeRegister(0x02, 0x40); // Int1Msk - 28064305 to 28064438
writeRegister(0x03, 0x00); // Int2Msk - 28064452 to 28064585
writeRegister(0x00, 0xFF); // CS0 - 28064599 to 28064735
writeRegister(0x01, 0xFF); // CS1 - 28064749 to 28064889
writeRegister(0x16, 0xC0); // FIFO CTRL - 28064904 to 28065039
writeRegister(0x40, 0x03); // TX Buffer - 28065052 to 28065186
writeRegister(0x41, 0x09); // TX Buffer - 28065196 to 28065335
writeRegister(0x44, 0x23); // TX Buffer - 28065344 to 28065482
writeRegister(0x45, 0x01); // TX Buffer - 28065493 to 28065634
writeRegister(0x46, 0x13); // TX Buffer - 28065641 to 28065779
writeRegister(0x04, 0x07); // TX - 28065790 to 28065931
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28077826 to 28077955
writeRegister(0x00, 0xFF); // CS0 - 28077969 to 28078110
writeRegister(0x01, 0xFF); // CS1 - 28078119 to 28078259
writeRegister(0x0B, 0x1D); // RC Ack Config - 28078274 to 28078413
writeRegister(0x16, 0x10); // FIFO CTRL - 28078424 to 28078561
writeRegister(0x00, 0xFF); // CS0 - 28078572 to 28078711
writeRegister(0x01, 0xFF); // CS1 - 28078725 to 28078863
writeRegister(0x07, 0x1A); // Channel Selection - 28078881 to 28079016
writeRegister(0x0E, 0x5A); // ADDR - 28079030 to 28079166
writeRegister(0x0F, 0x00); // ADDR - 28079180 to 28079314
writeRegister(0x10, 0x5A); // ADDR - 28079328 to 28079464
writeRegister(0x11, 0x5A); // PEER - 28079476 to 28079611
writeRegister(0x12, 0x00); // PEER - 28079625 to 28079758
writeRegister(0x13, 0x5A); // PEER - 28079772 to 28079908
writeRegister(0x04, 0x02); // RX Enable - 28079922 to 28080055
writeRegister(0x02, 0x80); // Int1Msk - 28080069 to 28080202
writeRegister(0x03, 0x00); // Int2Msk - 28080212 to 28080345
writeRegister(0x00, 0xFF); // CS0 - 28080359 to 28080503
writeRegister(0x01, 0xFF); // CS1 - 28080509 to 28080649
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28093878 to 28094011
writeRegister(0x00, 0xFF); // CS0 - 28094024 to 28094164
writeRegister(0x01, 0xFF); // CS1 - 28094174 to 28094314
writeRegister(0x0B, 0x0D); // RC Ack Config - 28094329 to 28094465
writeRegister(0x08, 0x31); // Unknown - 28094478 to 28094613
writeRegister(0x0C, 0x02); // Unknown - 28094626 to 28094759
writeRegister(0x00, 0xFF); // CS0 - 28094775 to 28094914
writeRegister(0x01, 0xFF); // CS1 - 28094924 to 28095066
writeRegister(0x07, 0x1A); // Channel Selection - 28095080 to 28095219
writeRegister(0x0E, 0x5A); // ADDR - 28095230 to 28095369
writeRegister(0x0F, 0x00); // ADDR - 28095383 to 28095517
writeRegister(0x10, 0x5A); // ADDR - 28095531 to 28095665
writeRegister(0x11, 0x5A); // PEER - 28095679 to 28095814
writeRegister(0x12, 0x00); // PEER - 28095828 to 28095961
writeRegister(0x13, 0x5A); // PEER - 28095972 to 28096111
writeRegister(0x14, 0x1F); // TX Length - 28096124 to 28096260
writeRegister(0x02, 0x40); // Int1Msk - 28096274 to 28096407
writeRegister(0x03, 0x00); // Int2Msk - 28096417 to 28096557
writeRegister(0x00, 0xFF); // CS0 - 28096564 to 28096704
writeRegister(0x01, 0xFF); // CS1 - 28096714 to 28096854
writeRegister(0x16, 0xC0); // FIFO CTRL - 28096869 to 28097010
writeRegister(0x40, 0x03); // TX Buffer - 28097018 to 28097151
writeRegister(0x41, 0x09); // TX Buffer - 28097165 to 28097299
writeRegister(0x44, 0x23); // TX Buffer - 28097313 to 28097449
writeRegister(0x45, 0x01); // TX Buffer - 28097462 to 28097597
writeRegister(0x46, 0x13); // TX Buffer - 28097609 to 28097746
writeRegister(0x04, 0x07); // TX - 28097758 to 28097894
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28109939 to 28110072
writeRegister(0x00, 0xFF); // CS0 - 28110083 to 28110222
writeRegister(0x01, 0xFF); // CS1 - 28110236 to 28110380
writeRegister(0x0B, 0x1D); // RC Ack Config - 28110391 to 28110528
writeRegister(0x16, 0x10); // FIFO CTRL - 28110541 to 28110675
writeRegister(0x00, 0xFF); // CS0 - 28110689 to 28110826
writeRegister(0x01, 0xFF); // CS1 - 28110838 to 28110980
writeRegister(0x07, 0x1A); // Channel Selection - 28110994 to 28111129
writeRegister(0x0E, 0x5A); // ADDR - 28111144 to 28111283
writeRegister(0x0F, 0x00); // ADDR - 28111293 to 28111431
writeRegister(0x10, 0x5A); // ADDR - 28111441 to 28111579
writeRegister(0x11, 0x5A); // PEER - 28111590 to 28111728
writeRegister(0x12, 0x00); // PEER - 28111739 to 28111872
writeRegister(0x13, 0x5A); // PEER - 28111886 to 28112025
writeRegister(0x04, 0x02); // RX Enable - 28112035 to 28112168
writeRegister(0x02, 0x80); // Int1Msk - 28112182 to 28112315
writeRegister(0x03, 0x00); // Int2Msk - 28112329 to 28112462
writeRegister(0x00, 0xFF); // CS0 - 28112473 to 28112612
writeRegister(0x01, 0xFF); // CS1 - 28112626 to 28112764
delay(13); // Delay 13232 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28125863 to 28125996
writeRegister(0x00, 0xFF); // CS0 - 28126010 to 28126147
writeRegister(0x01, 0xFF); // CS1 - 28126159 to 28126301
writeRegister(0x0B, 0x0D); // RC Ack Config - 28126310 to 28126450
writeRegister(0x08, 0x31); // Unknown - 28126463 to 28126598
writeRegister(0x0C, 0x02); // Unknown - 28126607 to 28126744
writeRegister(0x00, 0xFF); // CS0 - 28126760 to 28126897
writeRegister(0x01, 0xFF); // CS1 - 28126910 to 28127051
writeRegister(0x07, 0x1A); // Channel Selection - 28127065 to 28127202
writeRegister(0x0E, 0x5A); // ADDR - 28127215 to 28127354
writeRegister(0x0F, 0x00); // ADDR - 28127364 to 28127502
writeRegister(0x10, 0x5A); // ADDR - 28127512 to 28127650
writeRegister(0x11, 0x5A); // PEER - 28127661 to 28127799
writeRegister(0x12, 0x00); // PEER - 28127810 to 28127943
writeRegister(0x13, 0x5A); // PEER - 28127957 to 28128096
writeRegister(0x14, 0x1F); // TX Length - 28128106 to 28128245
writeRegister(0x02, 0x40); // Int1Msk - 28128256 to 28128389
writeRegister(0x03, 0x00); // Int2Msk - 28128403 to 28128536
writeRegister(0x00, 0xFF); // CS0 - 28128550 to 28128687
writeRegister(0x01, 0xFF); // CS1 - 28128699 to 28128841
writeRegister(0x16, 0xC0); // FIFO CTRL - 28128854 to 28128989
writeRegister(0x40, 0x03); // TX Buffer - 28129003 to 28129136
writeRegister(0x41, 0x09); // TX Buffer - 28129150 to 28129284
writeRegister(0x44, 0x23); // TX Buffer - 28129295 to 28129434
writeRegister(0x45, 0x01); // TX Buffer - 28129443 to 28129582
writeRegister(0x46, 0x13); // TX Buffer - 28129591 to 28129731
writeRegister(0x04, 0x07); // TX - 28129740 to 28129879
delay(12); // Delay 12175 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28141925 to 28142054
writeRegister(0x00, 0xFF); // CS0 - 28142068 to 28142207
writeRegister(0x01, 0xFF); // CS1 - 28142218 to 28142359
writeRegister(0x0B, 0x1D); // RC Ack Config - 28142373 to 28142513
writeRegister(0x16, 0x10); // FIFO CTRL - 28142522 to 28142660
writeRegister(0x00, 0xFF); // CS0 - 28142670 to 28142811
writeRegister(0x01, 0xFF); // CS1 - 28142824 to 28142960
writeRegister(0x07, 0x1A); // Channel Selection - 28142979 to 28143116
writeRegister(0x0E, 0x5A); // ADDR - 28143129 to 28143265
writeRegister(0x0F, 0x00); // ADDR - 28143278 to 28143413
writeRegister(0x10, 0x5A); // ADDR - 28143426 to 28143561
writeRegister(0x11, 0x5A); // PEER - 28143575 to 28143710
writeRegister(0x12, 0x00); // PEER - 28143724 to 28143857
writeRegister(0x13, 0x5A); // PEER - 28143871 to 28144006
writeRegister(0x04, 0x02); // RX Enable - 28144020 to 28144153
writeRegister(0x02, 0x80); // Int1Msk - 28144167 to 28144300
writeRegister(0x03, 0x00); // Int2Msk - 28144311 to 28144444
writeRegister(0x00, 0xFF); // CS0 - 28144458 to 28144601
writeRegister(0x01, 0xFF); // CS1 - 28144608 to 28144749
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28157827 to 28157960
writeRegister(0x00, 0xFF); // CS0 - 28157974 to 28158116
writeRegister(0x01, 0xFF); // CS1 - 28158124 to 28158265
writeRegister(0x0B, 0x0D); // RC Ack Config - 28158278 to 28158413
writeRegister(0x08, 0x31); // Unknown - 28158427 to 28158561
writeRegister(0x0C, 0x02); // Unknown - 28158575 to 28158709
writeRegister(0x00, 0xFF); // CS0 - 28158724 to 28158868
writeRegister(0x01, 0xFF); // CS1 - 28158874 to 28159015
writeRegister(0x07, 0x1A); // Channel Selection - 28159030 to 28159171
writeRegister(0x0E, 0x5A); // ADDR - 28159179 to 28159318
writeRegister(0x0F, 0x00); // ADDR - 28159332 to 28159466
writeRegister(0x10, 0x5A); // ADDR - 28159477 to 28159615
writeRegister(0x11, 0x5A); // PEER - 28159625 to 28159764
writeRegister(0x12, 0x00); // PEER - 28159777 to 28159911
writeRegister(0x13, 0x5A); // PEER - 28159921 to 28160060
writeRegister(0x14, 0x1F); // TX Length - 28160070 to 28160211
writeRegister(0x02, 0x40); // Int1Msk - 28160223 to 28160357
writeRegister(0x03, 0x00); // Int2Msk - 28160367 to 28160500
writeRegister(0x00, 0xFF); // CS0 - 28160514 to 28160653
writeRegister(0x01, 0xFF); // CS1 - 28160664 to 28160805
writeRegister(0x16, 0xC0); // FIFO CTRL - 28160819 to 28160953
writeRegister(0x40, 0x03); // TX Buffer - 28160967 to 28161102
writeRegister(0x41, 0x09); // TX Buffer - 28161115 to 28161250
writeRegister(0x44, 0x23); // TX Buffer - 28161262 to 28161397
writeRegister(0x45, 0x01); // TX Buffer - 28161411 to 28161545
writeRegister(0x46, 0x13); // TX Buffer - 28161559 to 28161694
writeRegister(0x04, 0x07); // TX - 28161708 to 28161843
delay(12); // Delay 12179 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28173889 to 28174022
writeRegister(0x00, 0xFF); // CS0 - 28174032 to 28174173
writeRegister(0x01, 0xFF); // CS1 - 28174185 to 28174323
writeRegister(0x0B, 0x1D); // RC Ack Config - 28174337 to 28174476
writeRegister(0x16, 0x10); // FIFO CTRL - 28174490 to 28174624
writeRegister(0x00, 0xFF); // CS0 - 28174638 to 28174774
writeRegister(0x01, 0xFF); // CS1 - 28174788 to 28174929
writeRegister(0x07, 0x1A); // Channel Selection - 28174944 to 28175079
writeRegister(0x0E, 0x5A); // ADDR - 28175093 to 28175232
writeRegister(0x0F, 0x00); // ADDR - 28175243 to 28175383
writeRegister(0x10, 0x5A); // ADDR - 28175391 to 28175533
writeRegister(0x11, 0x5A); // PEER - 28175539 to 28175678
writeRegister(0x12, 0x00); // PEER - 28175688 to 28175821
writeRegister(0x13, 0x5A); // PEER - 28175835 to 28175977
writeRegister(0x04, 0x02); // RX Enable - 28175985 to 28176118
writeRegister(0x02, 0x80); // Int1Msk - 28176132 to 28176265
writeRegister(0x03, 0x00); // Int2Msk - 28176275 to 28176416
writeRegister(0x00, 0xFF); // CS0 - 28176422 to 28176563
writeRegister(0x01, 0xFF); // CS1 - 28176572 to 28176712
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28189944 to 28190077
writeRegister(0x00, 0xFF); // CS0 - 28190087 to 28190228
writeRegister(0x01, 0xFF); // CS1 - 28190241 to 28190377
writeRegister(0x0B, 0x0D); // RC Ack Config - 28190392 to 28190534
writeRegister(0x08, 0x31); // Unknown - 28190541 to 28190676
writeRegister(0x0C, 0x02); // Unknown - 28190689 to 28190822
writeRegister(0x00, 0xFF); // CS0 - 28190837 to 28190977
writeRegister(0x01, 0xFF); // CS1 - 28190991 to 28191127
writeRegister(0x07, 0x1A); // Channel Selection - 28191143 to 28191282
writeRegister(0x0E, 0x5A); // ADDR - 28191296 to 28191432
writeRegister(0x0F, 0x00); // ADDR - 28191446 to 28191580
writeRegister(0x10, 0x5A); // ADDR - 28191594 to 28191728
writeRegister(0x11, 0x5A); // PEER - 28191742 to 28191877
writeRegister(0x12, 0x00); // PEER - 28191891 to 28192024
writeRegister(0x13, 0x5A); // PEER - 28192038 to 28192174
writeRegister(0x14, 0x1F); // TX Length - 28192187 to 28192323
writeRegister(0x02, 0x40); // Int1Msk - 28192337 to 28192470
writeRegister(0x03, 0x00); // Int2Msk - 28192484 to 28192617
writeRegister(0x00, 0xFF); // CS0 - 28192627 to 28192768
writeRegister(0x01, 0xFF); // CS1 - 28192781 to 28192925
writeRegister(0x16, 0xC0); // FIFO CTRL - 28192932 to 28193070
writeRegister(0x40, 0x03); // TX Buffer - 28193081 to 28193222
writeRegister(0x41, 0x09); // TX Buffer - 28193228 to 28193362
writeRegister(0x44, 0x23); // TX Buffer - 28193376 to 28193512
writeRegister(0x45, 0x01); // TX Buffer - 28193524 to 28193660
writeRegister(0x46, 0x13); // TX Buffer - 28193672 to 28193809
writeRegister(0x04, 0x07); // TX - 28193821 to 28193957
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28205854 to 28205987
writeRegister(0x00, 0xFF); // CS0 - 28206001 to 28206138
writeRegister(0x01, 0xFF); // CS1 - 28206151 to 28206292
writeRegister(0x0B, 0x1D); // RC Ack Config - 28206306 to 28206443
writeRegister(0x16, 0x10); // FIFO CTRL - 28206455 to 28206590
writeRegister(0x00, 0xFF); // CS0 - 28206603 to 28206744
writeRegister(0x01, 0xFF); // CS1 - 28206753 to 28206893
writeRegister(0x07, 0x1A); // Channel Selection - 28206909 to 28207048
writeRegister(0x0E, 0x5A); // ADDR - 28207059 to 28207198
writeRegister(0x0F, 0x00); // ADDR - 28207211 to 28207346
writeRegister(0x10, 0x5A); // ADDR - 28207359 to 28207494
writeRegister(0x11, 0x5A); // PEER - 28207508 to 28207643
writeRegister(0x12, 0x00); // PEER - 28207657 to 28207790
writeRegister(0x13, 0x5A); // PEER - 28207800 to 28207941
writeRegister(0x04, 0x02); // RX Enable - 28207953 to 28208086
writeRegister(0x02, 0x80); // Int1Msk - 28208097 to 28208230
writeRegister(0x03, 0x00); // Int2Msk - 28208244 to 28208377
writeRegister(0x00, 0xFF); // CS0 - 28208391 to 28208528
writeRegister(0x01, 0xFF); // CS1 - 28208541 to 28208682
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28221910 to 28222042
writeRegister(0x00, 0xFF); // CS0 - 28222056 to 28222192
writeRegister(0x01, 0xFF); // CS1 - 28222206 to 28222346
writeRegister(0x0B, 0x0D); // RC Ack Config - 28222360 to 28222497
writeRegister(0x08, 0x31); // Unknown - 28222509 to 28222645
writeRegister(0x0C, 0x02); // Unknown - 28222657 to 28222791
writeRegister(0x00, 0xFF); // CS0 - 28222806 to 28222942
writeRegister(0x01, 0xFF); // CS1 - 28222956 to 28223096
writeRegister(0x07, 0x1A); // Channel Selection - 28223112 to 28223247
writeRegister(0x0E, 0x5A); // ADDR - 28223262 to 28223401
writeRegister(0x0F, 0x00); // ADDR - 28223411 to 28223549
writeRegister(0x10, 0x5A); // ADDR - 28223559 to 28223697
writeRegister(0x11, 0x5A); // PEER - 28223707 to 28223846
writeRegister(0x12, 0x00); // PEER - 28223856 to 28223991
writeRegister(0x13, 0x5A); // PEER - 28224003 to 28224142
writeRegister(0x14, 0x1F); // TX Length - 28224153 to 28224293
writeRegister(0x02, 0x40); // Int1Msk - 28224302 to 28224443
writeRegister(0x03, 0x00); // Int2Msk - 28224449 to 28224582
writeRegister(0x00, 0xFF); // CS0 - 28224596 to 28224740
writeRegister(0x01, 0xFF); // CS1 - 28224746 to 28224886
writeRegister(0x16, 0xC0); // FIFO CTRL - 28224901 to 28225037
writeRegister(0x40, 0x03); // TX Buffer - 28225049 to 28225184
writeRegister(0x41, 0x09); // TX Buffer - 28225197 to 28225332
writeRegister(0x44, 0x23); // TX Buffer - 28225341 to 28225479
writeRegister(0x45, 0x01); // TX Buffer - 28225490 to 28225627
writeRegister(0x46, 0x13); // TX Buffer - 28225638 to 28225776
writeRegister(0x04, 0x07); // TX - 28225787 to 28225924
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28237823 to 28237956
writeRegister(0x00, 0xFF); // CS0 - 28237966 to 28238107
writeRegister(0x01, 0xFF); // CS1 - 28238119 to 28238257
writeRegister(0x0B, 0x1D); // RC Ack Config - 28238271 to 28238410
writeRegister(0x16, 0x10); // FIFO CTRL - 28238424 to 28238558
writeRegister(0x00, 0xFF); // CS0 - 28238569 to 28238708
writeRegister(0x01, 0xFF); // CS1 - 28238722 to 28238866
writeRegister(0x07, 0x1A); // Channel Selection - 28238878 to 28239013
writeRegister(0x0E, 0x5A); // ADDR - 28239027 to 28239169
writeRegister(0x0F, 0x00); // ADDR - 28239177 to 28239311
writeRegister(0x10, 0x5A); // ADDR - 28239325 to 28239459
writeRegister(0x11, 0x5A); // PEER - 28239473 to 28239616
writeRegister(0x12, 0x00); // PEER - 28239622 to 28239755
writeRegister(0x13, 0x5A); // PEER - 28239769 to 28239905
writeRegister(0x04, 0x02); // RX Enable - 28239919 to 28240052
writeRegister(0x02, 0x80); // Int1Msk - 28240066 to 28240199
writeRegister(0x03, 0x00); // Int2Msk - 28240209 to 28240342
writeRegister(0x00, 0xFF); // CS0 - 28240356 to 28240497
writeRegister(0x01, 0xFF); // CS1 - 28240506 to 28240646
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28253878 to 28254008
writeRegister(0x00, 0xFF); // CS0 - 28254021 to 28254162
writeRegister(0x01, 0xFF); // CS1 - 28254171 to 28254311
writeRegister(0x0B, 0x0D); // RC Ack Config - 28254326 to 28254462
writeRegister(0x08, 0x31); // Unknown - 28254475 to 28254610
writeRegister(0x0C, 0x02); // Unknown - 28254623 to 28254756
writeRegister(0x00, 0xFF); // CS0 - 28254771 to 28254911
writeRegister(0x01, 0xFF); // CS1 - 28254921 to 28255061
writeRegister(0x07, 0x1A); // Channel Selection - 28255077 to 28255216
writeRegister(0x0E, 0x5A); // ADDR - 28255230 to 28255366
writeRegister(0x0F, 0x00); // ADDR - 28255380 to 28255514
writeRegister(0x10, 0x5A); // ADDR - 28255528 to 28255662
writeRegister(0x11, 0x5A); // PEER - 28255676 to 28255811
writeRegister(0x12, 0x00); // PEER - 28255825 to 28255958
writeRegister(0x13, 0x5A); // PEER - 28255969 to 28256108
writeRegister(0x14, 0x1F); // TX Length - 28256121 to 28256257
writeRegister(0x02, 0x40); // Int1Msk - 28256271 to 28256404
writeRegister(0x03, 0x00); // Int2Msk - 28256418 to 28256551
writeRegister(0x00, 0xFF); // CS0 - 28256561 to 28256702
writeRegister(0x01, 0xFF); // CS1 - 28256715 to 28256851
writeRegister(0x16, 0xC0); // FIFO CTRL - 28256866 to 28257004
writeRegister(0x40, 0x03); // TX Buffer - 28257015 to 28257148
writeRegister(0x41, 0x09); // TX Buffer - 28257162 to 28257296
writeRegister(0x44, 0x23); // TX Buffer - 28257310 to 28257446
writeRegister(0x45, 0x01); // TX Buffer - 28257458 to 28257594
writeRegister(0x46, 0x13); // TX Buffer - 28257606 to 28257743
writeRegister(0x04, 0x07); // TX - 28257755 to 28257891
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28269936 to 28270069
writeRegister(0x00, 0xFF); // CS0 - 28270083 to 28270219
writeRegister(0x01, 0xFF); // CS1 - 28270233 to 28270374
writeRegister(0x0B, 0x1D); // RC Ack Config - 28270388 to 28270525
writeRegister(0x16, 0x10); // FIFO CTRL - 28270538 to 28270672
writeRegister(0x00, 0xFF); // CS0 - 28270686 to 28270829
writeRegister(0x01, 0xFF); // CS1 - 28270835 to 28270977
writeRegister(0x07, 0x1A); // Channel Selection - 28270991 to 28271134
writeRegister(0x0E, 0x5A); // ADDR - 28271141 to 28271280
writeRegister(0x0F, 0x00); // ADDR - 28271294 to 28271428
writeRegister(0x10, 0x5A); // ADDR - 28271438 to 28271576
writeRegister(0x11, 0x5A); // PEER - 28271587 to 28271725
writeRegister(0x12, 0x00); // PEER - 28271739 to 28271872
writeRegister(0x13, 0x5A); // PEER - 28271883 to 28272022
writeRegister(0x04, 0x02); // RX Enable - 28272032 to 28272165
writeRegister(0x02, 0x80); // Int1Msk - 28272179 to 28272312
writeRegister(0x03, 0x00); // Int2Msk - 28272326 to 28272459
writeRegister(0x00, 0xFF); // CS0 - 28272470 to 28272609
writeRegister(0x01, 0xFF); // CS1 - 28272623 to 28272767
delay(13); // Delay 13208 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28285843 to 28285975
writeRegister(0x00, 0xFF); // CS0 - 28285986 to 28286125
writeRegister(0x01, 0xFF); // CS1 - 28286139 to 28286277
writeRegister(0x0B, 0x0D); // RC Ack Config - 28286290 to 28286430
writeRegister(0x08, 0x31); // Unknown - 28286439 to 28286581
writeRegister(0x0C, 0x02); // Unknown - 28286587 to 28286721
writeRegister(0x00, 0xFF); // CS0 - 28286736 to 28286875
writeRegister(0x01, 0xFF); // CS1 - 28286889 to 28287027
writeRegister(0x07, 0x1A); // Channel Selection - 28287045 to 28287180
writeRegister(0x0E, 0x5A); // ADDR - 28287195 to 28287330
writeRegister(0x0F, 0x00); // ADDR - 28287344 to 28287478
writeRegister(0x10, 0x5A); // ADDR - 28287492 to 28287627
writeRegister(0x11, 0x5A); // PEER - 28287640 to 28287776
writeRegister(0x12, 0x00); // PEER - 28287789 to 28287923
writeRegister(0x13, 0x5A); // PEER - 28287936 to 28288072
writeRegister(0x14, 0x1F); // TX Length - 28288086 to 28288229
writeRegister(0x02, 0x40); // Int1Msk - 28288235 to 28288368
writeRegister(0x03, 0x00); // Int2Msk - 28288382 to 28288515
writeRegister(0x00, 0xFF); // CS0 - 28288526 to 28288665
writeRegister(0x01, 0xFF); // CS1 - 28288679 to 28288823
writeRegister(0x16, 0xC0); // FIFO CTRL - 28288830 to 28288969
writeRegister(0x40, 0x03); // TX Buffer - 28288979 to 28289120
writeRegister(0x41, 0x09); // TX Buffer - 28289126 to 28289268
writeRegister(0x44, 0x23); // TX Buffer - 28289274 to 28289416
writeRegister(0x45, 0x01); // TX Buffer - 28289423 to 28289558
writeRegister(0x46, 0x13); // TX Buffer - 28289571 to 28289713
writeRegister(0x04, 0x07); // TX - 28289720 to 28289855
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28301901 to 28302035
writeRegister(0x00, 0xFF); // CS0 - 28302047 to 28302191
writeRegister(0x01, 0xFF); // CS1 - 28302197 to 28302337
writeRegister(0x0B, 0x1D); // RC Ack Config - 28302352 to 28302496
writeRegister(0x16, 0x10); // FIFO CTRL - 28302502 to 28302636
writeRegister(0x00, 0xFF); // CS0 - 28302650 to 28302789
writeRegister(0x01, 0xFF); // CS1 - 28302800 to 28302941
writeRegister(0x07, 0x1A); // Channel Selection - 28302956 to 28303094
writeRegister(0x0E, 0x5A); // ADDR - 28303109 to 28303244
writeRegister(0x0F, 0x00); // ADDR - 28303258 to 28303392
writeRegister(0x10, 0x5A); // ADDR - 28303406 to 28303541
writeRegister(0x11, 0x5A); // PEER - 28303554 to 28303690
writeRegister(0x12, 0x00); // PEER - 28303703 to 28303837
writeRegister(0x13, 0x5A); // PEER - 28303847 to 28303986
writeRegister(0x04, 0x02); // RX Enable - 28304000 to 28304133
writeRegister(0x02, 0x80); // Int1Msk - 28304143 to 28304277
writeRegister(0x03, 0x00); // Int2Msk - 28304290 to 28304424
writeRegister(0x00, 0xFF); // CS0 - 28304437 to 28304575
writeRegister(0x01, 0xFF); // CS1 - 28304587 to 28304727
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28317956 to 28318089
writeRegister(0x00, 0xFF); // CS0 - 28318103 to 28318240
writeRegister(0x01, 0xFF); // CS1 - 28318253 to 28318394
writeRegister(0x0B, 0x0D); // RC Ack Config - 28318407 to 28318542
writeRegister(0x08, 0x31); // Unknown - 28318556 to 28318690
writeRegister(0x0C, 0x02); // Unknown - 28318704 to 28318839
writeRegister(0x00, 0xFF); // CS0 - 28318853 to 28318990
writeRegister(0x01, 0xFF); // CS1 - 28319003 to 28319144
writeRegister(0x07, 0x1A); // Channel Selection - 28319158 to 28319294
writeRegister(0x0E, 0x5A); // ADDR - 28319308 to 28319447
writeRegister(0x0F, 0x00); // ADDR - 28319458 to 28319595
writeRegister(0x10, 0x5A); // ADDR - 28319605 to 28319744
writeRegister(0x11, 0x5A); // PEER - 28319754 to 28319894
writeRegister(0x12, 0x00); // PEER - 28319903 to 28320036
writeRegister(0x13, 0x5A); // PEER - 28320050 to 28320189
writeRegister(0x14, 0x1F); // TX Length - 28320199 to 28320338
writeRegister(0x02, 0x40); // Int1Msk - 28320352 to 28320485
writeRegister(0x03, 0x00); // Int2Msk - 28320496 to 28320629
writeRegister(0x00, 0xFF); // CS0 - 28320643 to 28320786
writeRegister(0x01, 0xFF); // CS1 - 28320793 to 28320934
writeRegister(0x16, 0xC0); // FIFO CTRL - 28320947 to 28321082
writeRegister(0x40, 0x03); // TX Buffer - 28321096 to 28321231
writeRegister(0x41, 0x09); // TX Buffer - 28321243 to 28321379
writeRegister(0x44, 0x23); // TX Buffer - 28321391 to 28321527
writeRegister(0x45, 0x01); // TX Buffer - 28321540 to 28321675
writeRegister(0x46, 0x13); // TX Buffer - 28321684 to 28321824
writeRegister(0x04, 0x07); // TX - 28321837 to 28321972
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28333869 to 28334002
writeRegister(0x00, 0xFF); // CS0 - 28334013 to 28334152
writeRegister(0x01, 0xFF); // CS1 - 28334166 to 28334304
writeRegister(0x0B, 0x1D); // RC Ack Config - 28334318 to 28334458
writeRegister(0x16, 0x10); // FIFO CTRL - 28334471 to 28334605
writeRegister(0x00, 0xFF); // CS0 - 28334615 to 28334756
writeRegister(0x01, 0xFF); // CS1 - 28334768 to 28334913
writeRegister(0x07, 0x1A); // Channel Selection - 28334924 to 28335059
writeRegister(0x0E, 0x5A); // ADDR - 28335074 to 28335213
writeRegister(0x0F, 0x00); // ADDR - 28335223 to 28335358
writeRegister(0x10, 0x5A); // ADDR - 28335371 to 28335506
writeRegister(0x11, 0x5A); // PEER - 28335520 to 28335658
writeRegister(0x12, 0x00); // PEER - 28335669 to 28335802
writeRegister(0x13, 0x5A); // PEER - 28335816 to 28335951
writeRegister(0x04, 0x02); // RX Enable - 28335965 to 28336098
writeRegister(0x02, 0x80); // Int1Msk - 28336112 to 28336245
writeRegister(0x03, 0x00); // Int2Msk - 28336256 to 28336389
writeRegister(0x00, 0xFF); // CS0 - 28336403 to 28336542
writeRegister(0x01, 0xFF); // CS1 - 28336553 to 28336694
delay(13); // Delay 13368 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28349925 to 28350062
writeRegister(0x00, 0xFF); // CS0 - 28350068 to 28350209
writeRegister(0x01, 0xFF); // CS1 - 28350218 to 28350359
writeRegister(0x0B, 0x0D); // RC Ack Config - 28350372 to 28350515
writeRegister(0x08, 0x31); // Unknown - 28350521 to 28350655
writeRegister(0x0C, 0x02); // Unknown - 28350669 to 28350803
writeRegister(0x00, 0xFF); // CS0 - 28350818 to 28350959
writeRegister(0x01, 0xFF); // CS1 - 28350968 to 28351109
writeRegister(0x07, 0x1A); // Channel Selection - 28351124 to 28351262
writeRegister(0x0E, 0x5A); // ADDR - 28351277 to 28351414
writeRegister(0x0F, 0x00); // ADDR - 28351426 to 28351560
writeRegister(0x10, 0x5A); // ADDR - 28351574 to 28351709
writeRegister(0x11, 0x5A); // PEER - 28351723 to 28351858
writeRegister(0x12, 0x00); // PEER - 28351872 to 28352005
writeRegister(0x13, 0x5A); // PEER - 28352019 to 28352154
writeRegister(0x14, 0x1F); // TX Length - 28352168 to 28352305
writeRegister(0x02, 0x40); // Int1Msk - 28352317 to 28352451
writeRegister(0x03, 0x00); // Int2Msk - 28352464 to 28352598
writeRegister(0x00, 0xFF); // CS0 - 28352608 to 28352749
writeRegister(0x01, 0xFF); // CS1 - 28352761 to 28352899
writeRegister(0x16, 0xC0); // FIFO CTRL - 28352913 to 28353051
writeRegister(0x40, 0x03); // TX Buffer - 28353061 to 28353196
writeRegister(0x41, 0x09); // TX Buffer - 28353209 to 28353344
writeRegister(0x44, 0x23); // TX Buffer - 28353357 to 28353491
writeRegister(0x45, 0x01); // TX Buffer - 28353505 to 28353639
writeRegister(0x46, 0x13); // TX Buffer - 28353653 to 28353788
writeRegister(0x04, 0x07); // TX - 28353802 to 28353936
delay(12); // Delay 12033 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28365835 to 28365969
writeRegister(0x00, 0xFF); // CS0 - 28365981 to 28366117
writeRegister(0x01, 0xFF); // CS1 - 28366131 to 28366271
writeRegister(0x0B, 0x1D); // RC Ack Config - 28366286 to 28366422
writeRegister(0x16, 0x10); // FIFO CTRL - 28366436 to 28366570
writeRegister(0x00, 0xFF); // CS0 - 28366584 to 28366726
writeRegister(0x01, 0xFF); // CS1 - 28366734 to 28366875
writeRegister(0x07, 0x1A); // Channel Selection - 28366890 to 28367028
writeRegister(0x0E, 0x5A); // ADDR - 28367039 to 28367178
writeRegister(0x0F, 0x00); // ADDR - 28367192 to 28367326
writeRegister(0x10, 0x5A); // ADDR - 28367340 to 28367475
writeRegister(0x11, 0x5A); // PEER - 28367488 to 28367624
writeRegister(0x12, 0x00); // PEER - 28367637 to 28367771
writeRegister(0x13, 0x5A); // PEER - 28367781 to 28367920
writeRegister(0x04, 0x02); // RX Enable - 28367934 to 28368067
writeRegister(0x02, 0x80); // Int1Msk - 28368077 to 28368211
writeRegister(0x03, 0x00); // Int2Msk - 28368224 to 28368358
writeRegister(0x00, 0xFF); // CS0 - 28368371 to 28368509
writeRegister(0x01, 0xFF); // CS1 - 28368521 to 28368661
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28381890 to 28382023
writeRegister(0x00, 0xFF); // CS0 - 28382037 to 28382174
writeRegister(0x01, 0xFF); // CS1 - 28382187 to 28382328
writeRegister(0x0B, 0x0D); // RC Ack Config - 28382337 to 28382476
writeRegister(0x08, 0x31); // Unknown - 28382490 to 28382624
writeRegister(0x0C, 0x02); // Unknown - 28382634 to 28382773
writeRegister(0x00, 0xFF); // CS0 - 28382787 to 28382924
writeRegister(0x01, 0xFF); // CS1 - 28382937 to 28383078
writeRegister(0x07, 0x1A); // Channel Selection - 28383092 to 28383228
writeRegister(0x0E, 0x5A); // ADDR - 28383242 to 28383381
writeRegister(0x0F, 0x00); // ADDR - 28383392 to 28383529
writeRegister(0x10, 0x5A); // ADDR - 28383539 to 28383678
writeRegister(0x11, 0x5A); // PEER - 28383688 to 28383827
writeRegister(0x12, 0x00); // PEER - 28383837 to 28383970
writeRegister(0x13, 0x5A); // PEER - 28383984 to 28384123
writeRegister(0x14, 0x1F); // TX Length - 28384133 to 28384272
writeRegister(0x02, 0x40); // Int1Msk - 28384283 to 28384416
writeRegister(0x03, 0x00); // Int2Msk - 28384430 to 28384563
writeRegister(0x00, 0xFF); // CS0 - 28384577 to 28384714
writeRegister(0x01, 0xFF); // CS1 - 28384727 to 28384868
writeRegister(0x16, 0xC0); // FIFO CTRL - 28384881 to 28385016
writeRegister(0x40, 0x03); // TX Buffer - 28385030 to 28385165
writeRegister(0x41, 0x09); // TX Buffer - 28385177 to 28385313
writeRegister(0x44, 0x23); // TX Buffer - 28385322 to 28385461
writeRegister(0x45, 0x01); // TX Buffer - 28385470 to 28385609
writeRegister(0x46, 0x13); // TX Buffer - 28385618 to 28385758
writeRegister(0x04, 0x07); // TX - 28385767 to 28385906
delay(12); // Delay 12175 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28397952 to 28398081
writeRegister(0x00, 0xFF); // CS0 - 28398095 to 28398234
writeRegister(0x01, 0xFF); // CS1 - 28398245 to 28398386
writeRegister(0x0B, 0x1D); // RC Ack Config - 28398400 to 28398539
writeRegister(0x16, 0x10); // FIFO CTRL - 28398549 to 28398687
writeRegister(0x00, 0xFF); // CS0 - 28398697 to 28398838
writeRegister(0x01, 0xFF); // CS1 - 28398851 to 28398987
writeRegister(0x07, 0x1A); // Channel Selection - 28399006 to 28399142
writeRegister(0x0E, 0x5A); // ADDR - 28399156 to 28399292
writeRegister(0x0F, 0x00); // ADDR - 28399306 to 28399440
writeRegister(0x10, 0x5A); // ADDR - 28399454 to 28399588
writeRegister(0x11, 0x5A); // PEER - 28399602 to 28399737
writeRegister(0x12, 0x00); // PEER - 28399751 to 28399884
writeRegister(0x13, 0x5A); // PEER - 28399898 to 28400034
writeRegister(0x04, 0x02); // RX Enable - 28400047 to 28400181
writeRegister(0x02, 0x80); // Int1Msk - 28400194 to 28400328
writeRegister(0x03, 0x00); // Int2Msk - 28400338 to 28400471
writeRegister(0x00, 0xFF); // CS0 - 28400485 to 28400627
writeRegister(0x01, 0xFF); // CS1 - 28400635 to 28400776
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28413855 to 28413987
writeRegister(0x00, 0xFF); // CS0 - 28414001 to 28414145
writeRegister(0x01, 0xFF); // CS1 - 28414151 to 28414292
writeRegister(0x0B, 0x0D); // RC Ack Config - 28414305 to 28414440
writeRegister(0x08, 0x31); // Unknown - 28414454 to 28414588
writeRegister(0x0C, 0x02); // Unknown - 28414602 to 28414736
writeRegister(0x00, 0xFF); // CS0 - 28414751 to 28414895
writeRegister(0x01, 0xFF); // CS1 - 28414901 to 28415041
writeRegister(0x07, 0x1A); // Channel Selection - 28415057 to 28415198
writeRegister(0x0E, 0x5A); // ADDR - 28415206 to 28415347
writeRegister(0x0F, 0x00); // ADDR - 28415359 to 28415495
writeRegister(0x10, 0x5A); // ADDR - 28415504 to 28415642
writeRegister(0x11, 0x5A); // PEER - 28415652 to 28415791
writeRegister(0x12, 0x00); // PEER - 28415805 to 28415938
writeRegister(0x13, 0x5A); // PEER - 28415948 to 28416087
writeRegister(0x14, 0x1F); // TX Length - 28416098 to 28416238
writeRegister(0x02, 0x40); // Int1Msk - 28416250 to 28416384
writeRegister(0x03, 0x00); // Int2Msk - 28416394 to 28416527
writeRegister(0x00, 0xFF); // CS0 - 28416541 to 28416682
writeRegister(0x01, 0xFF); // CS1 - 28416691 to 28416832
writeRegister(0x16, 0xC0); // FIFO CTRL - 28416846 to 28416980
writeRegister(0x40, 0x03); // TX Buffer - 28416994 to 28417129
writeRegister(0x41, 0x09); // TX Buffer - 28417142 to 28417277
writeRegister(0x44, 0x23); // TX Buffer - 28417290 to 28417424
writeRegister(0x45, 0x01); // TX Buffer - 28417438 to 28417572
writeRegister(0x46, 0x13); // TX Buffer - 28417586 to 28417721
writeRegister(0x04, 0x07); // TX - 28417735 to 28417869
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28429916 to 28430049
writeRegister(0x00, 0xFF); // CS0 - 28430059 to 28430200
writeRegister(0x01, 0xFF); // CS1 - 28430212 to 28430349
writeRegister(0x0B, 0x1D); // RC Ack Config - 28430364 to 28430503
writeRegister(0x16, 0x10); // FIFO CTRL - 28430517 to 28430651
writeRegister(0x00, 0xFF); // CS0 - 28430665 to 28430801
writeRegister(0x01, 0xFF); // CS1 - 28430815 to 28430955
writeRegister(0x07, 0x1A); // Channel Selection - 28430971 to 28431106
writeRegister(0x0E, 0x5A); // ADDR - 28431120 to 28431260
writeRegister(0x0F, 0x00); // ADDR - 28431270 to 28431412
writeRegister(0x10, 0x5A); // ADDR - 28431418 to 28431559
writeRegister(0x11, 0x5A); // PEER - 28431566 to 28431705
writeRegister(0x12, 0x00); // PEER - 28431715 to 28431850
writeRegister(0x13, 0x5A); // PEER - 28431862 to 28432004
writeRegister(0x04, 0x02); // RX Enable - 28432012 to 28432145
writeRegister(0x02, 0x80); // Int1Msk - 28432159 to 28432292
writeRegister(0x03, 0x00); // Int2Msk - 28432302 to 28432443
writeRegister(0x00, 0xFF); // CS0 - 28432449 to 28432590
writeRegister(0x01, 0xFF); // CS1 - 28432599 to 28432739
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28445971 to 28446104
writeRegister(0x00, 0xFF); // CS0 - 28446115 to 28446254
writeRegister(0x01, 0xFF); // CS1 - 28446268 to 28446406
writeRegister(0x0B, 0x0D); // RC Ack Config - 28446419 to 28446561
writeRegister(0x08, 0x31); // Unknown - 28446568 to 28446703
writeRegister(0x0C, 0x02); // Unknown - 28446716 to 28446849
writeRegister(0x00, 0xFF); // CS0 - 28446865 to 28447004
writeRegister(0x01, 0xFF); // CS1 - 28447018 to 28447156
writeRegister(0x07, 0x1A); // Channel Selection - 28447170 to 28447309
writeRegister(0x0E, 0x5A); // ADDR - 28447323 to 28447459
writeRegister(0x0F, 0x00); // ADDR - 28447473 to 28447607
writeRegister(0x10, 0x5A); // ADDR - 28447621 to 28447755
writeRegister(0x11, 0x5A); // PEER - 28447769 to 28447904
writeRegister(0x12, 0x00); // PEER - 28447918 to 28448051
writeRegister(0x13, 0x5A); // PEER - 28448065 to 28448201
writeRegister(0x14, 0x1F); // TX Length - 28448215 to 28448350
writeRegister(0x02, 0x40); // Int1Msk - 28448364 to 28448497
writeRegister(0x03, 0x00); // Int2Msk - 28448511 to 28448644
writeRegister(0x00, 0xFF); // CS0 - 28448655 to 28448794
writeRegister(0x01, 0xFF); // CS1 - 28448808 to 28448952
writeRegister(0x16, 0xC0); // FIFO CTRL - 28448959 to 28449097
writeRegister(0x40, 0x03); // TX Buffer - 28449108 to 28449249
writeRegister(0x41, 0x09); // TX Buffer - 28449255 to 28449389
writeRegister(0x44, 0x23); // TX Buffer - 28449403 to 28449539
writeRegister(0x45, 0x01); // TX Buffer - 28449552 to 28449687
writeRegister(0x46, 0x13); // TX Buffer - 28449700 to 28449836
writeRegister(0x04, 0x07); // TX - 28449848 to 28449984
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28461881 to 28462014
writeRegister(0x00, 0xFF); // CS0 - 28462028 to 28462165
writeRegister(0x01, 0xFF); // CS1 - 28462178 to 28462319
writeRegister(0x0B, 0x1D); // RC Ack Config - 28462333 to 28462470
writeRegister(0x16, 0x10); // FIFO CTRL - 28462482 to 28462617
writeRegister(0x00, 0xFF); // CS0 - 28462630 to 28462771
writeRegister(0x01, 0xFF); // CS1 - 28462780 to 28462920
writeRegister(0x07, 0x1A); // Channel Selection - 28462936 to 28463075
writeRegister(0x0E, 0x5A); // ADDR - 28463086 to 28463225
writeRegister(0x0F, 0x00); // ADDR - 28463239 to 28463373
writeRegister(0x10, 0x5A); // ADDR - 28463387 to 28463521
writeRegister(0x11, 0x5A); // PEER - 28463535 to 28463670
writeRegister(0x12, 0x00); // PEER - 28463684 to 28463817
writeRegister(0x13, 0x5A); // PEER - 28463828 to 28463967
writeRegister(0x04, 0x02); // RX Enable - 28463980 to 28464114
writeRegister(0x02, 0x80); // Int1Msk - 28464124 to 28464257
writeRegister(0x03, 0x00); // Int2Msk - 28464271 to 28464404
writeRegister(0x00, 0xFF); // CS0 - 28464418 to 28464554
writeRegister(0x01, 0xFF); // CS1 - 28464568 to 28464709
delay(13); // Delay 13377 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28477953 to 28478086
writeRegister(0x00, 0xFF); // CS0 - 28478100 to 28478243
writeRegister(0x01, 0xFF); // CS1 - 28478250 to 28478391
writeRegister(0x0B, 0x0D); // RC Ack Config - 28478404 to 28478539
writeRegister(0x08, 0x31); // Unknown - 28478553 to 28478687
writeRegister(0x0C, 0x02); // Unknown - 28478701 to 28478835
writeRegister(0x00, 0xFF); // CS0 - 28478850 to 28478994
writeRegister(0x01, 0xFF); // CS1 - 28479000 to 28479141
writeRegister(0x07, 0x1A); // Channel Selection - 28479156 to 28479294
writeRegister(0x0E, 0x5A); // ADDR - 28479305 to 28479444
writeRegister(0x0F, 0x00); // ADDR - 28479458 to 28479592
writeRegister(0x10, 0x5A); // ADDR - 28479603 to 28479741
writeRegister(0x11, 0x5A); // PEER - 28479751 to 28479890
writeRegister(0x12, 0x00); // PEER - 28479903 to 28480037
writeRegister(0x13, 0x5A); // PEER - 28480047 to 28480186
writeRegister(0x14, 0x1F); // TX Length - 28480196 to 28480337
writeRegister(0x02, 0x40); // Int1Msk - 28480349 to 28480484
writeRegister(0x03, 0x00); // Int2Msk - 28480493 to 28480626
writeRegister(0x00, 0xFF); // CS0 - 28480640 to 28480779
writeRegister(0x01, 0xFF); // CS1 - 28480790 to 28480931
writeRegister(0x16, 0xC0); // FIFO CTRL - 28480945 to 28481079
writeRegister(0x40, 0x03); // TX Buffer - 28481093 to 28481228
writeRegister(0x41, 0x09); // TX Buffer - 28481240 to 28481376
writeRegister(0x44, 0x23); // TX Buffer - 28481388 to 28481523
writeRegister(0x45, 0x01); // TX Buffer - 28481537 to 28481671
writeRegister(0x46, 0x13); // TX Buffer - 28481685 to 28481820
writeRegister(0x04, 0x07); // TX - 28481834 to 28481969
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28493867 to 28493999
writeRegister(0x00, 0xFF); // CS0 - 28494010 to 28494149
writeRegister(0x01, 0xFF); // CS1 - 28494163 to 28494307
writeRegister(0x0B, 0x1D); // RC Ack Config - 28494318 to 28494454
writeRegister(0x16, 0x10); // FIFO CTRL - 28494468 to 28494602
writeRegister(0x00, 0xFF); // CS0 - 28494616 to 28494753
writeRegister(0x01, 0xFF); // CS1 - 28494766 to 28494907
writeRegister(0x07, 0x1A); // Channel Selection - 28494921 to 28495057
writeRegister(0x0E, 0x5A); // ADDR - 28495071 to 28495210
writeRegister(0x0F, 0x00); // ADDR - 28495221 to 28495358
writeRegister(0x10, 0x5A); // ADDR - 28495368 to 28495507
writeRegister(0x11, 0x5A); // PEER - 28495517 to 28495656
writeRegister(0x12, 0x00); // PEER - 28495666 to 28495799
writeRegister(0x13, 0x5A); // PEER - 28495813 to 28495952
writeRegister(0x04, 0x02); // RX Enable - 28495962 to 28496097
writeRegister(0x02, 0x80); // Int1Msk - 28496109 to 28496244
writeRegister(0x03, 0x00); // Int2Msk - 28496256 to 28496391
writeRegister(0x00, 0xFF); // CS0 - 28496400 to 28496539
writeRegister(0x01, 0xFF); // CS1 - 28496553 to 28496691
delay(13); // Delay 13364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28509922 to 28510055
writeRegister(0x00, 0xFF); // CS0 - 28510065 to 28510206
writeRegister(0x01, 0xFF); // CS1 - 28510218 to 28510355
writeRegister(0x0B, 0x0D); // RC Ack Config - 28510369 to 28510509
writeRegister(0x08, 0x31); // Unknown - 28510518 to 28510660
writeRegister(0x0C, 0x02); // Unknown - 28510666 to 28510800
writeRegister(0x00, 0xFF); // CS0 - 28510815 to 28510956
writeRegister(0x01, 0xFF); // CS1 - 28510969 to 28511105
writeRegister(0x07, 0x1A); // Channel Selection - 28511124 to 28511261
writeRegister(0x0E, 0x5A); // ADDR - 28511274 to 28511410
writeRegister(0x0F, 0x00); // ADDR - 28511423 to 28511558
writeRegister(0x10, 0x5A); // ADDR - 28511571 to 28511706
writeRegister(0x11, 0x5A); // PEER - 28511720 to 28511855
writeRegister(0x12, 0x00); // PEER - 28511869 to 28512002
writeRegister(0x13, 0x5A); // PEER - 28512016 to 28512151
writeRegister(0x14, 0x1F); // TX Length - 28512165 to 28512308
writeRegister(0x02, 0x40); // Int1Msk - 28512315 to 28512448
writeRegister(0x03, 0x00); // Int2Msk - 28512462 to 28512595
writeRegister(0x00, 0xFF); // CS0 - 28512605 to 28512746
writeRegister(0x01, 0xFF); // CS1 - 28512758 to 28512903
writeRegister(0x16, 0xC0); // FIFO CTRL - 28512910 to 28513048
writeRegister(0x40, 0x03); // TX Buffer - 28513058 to 28513199
writeRegister(0x41, 0x09); // TX Buffer - 28513206 to 28513347
writeRegister(0x44, 0x23); // TX Buffer - 28513354 to 28513496
writeRegister(0x45, 0x01); // TX Buffer - 28513502 to 28513636
writeRegister(0x46, 0x13); // TX Buffer - 28513650 to 28513793
writeRegister(0x04, 0x07); // TX - 28513799 to 28513933
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28525980 to 28526113
writeRegister(0x00, 0xFF); // CS0 - 28526127 to 28526270
writeRegister(0x01, 0xFF); // CS1 - 28526277 to 28526418
writeRegister(0x0B, 0x1D); // RC Ack Config - 28526432 to 28526575
writeRegister(0x16, 0x10); // FIFO CTRL - 28526581 to 28526717
writeRegister(0x00, 0xFF); // CS0 - 28526729 to 28526870
writeRegister(0x01, 0xFF); // CS1 - 28526879 to 28527019
writeRegister(0x07, 0x1A); // Channel Selection - 28527035 to 28527174
writeRegister(0x0E, 0x5A); // ADDR - 28527188 to 28527324
writeRegister(0x0F, 0x00); // ADDR - 28527337 to 28527472
writeRegister(0x10, 0x5A); // ADDR - 28527485 to 28527620
writeRegister(0x11, 0x5A); // PEER - 28527634 to 28527769
writeRegister(0x12, 0x00); // PEER - 28527783 to 28527916
writeRegister(0x13, 0x5A); // PEER - 28527926 to 28528065
writeRegister(0x04, 0x02); // RX Enable - 28528079 to 28528212
writeRegister(0x02, 0x80); // Int1Msk - 28528223 to 28528356
writeRegister(0x03, 0x00); // Int2Msk - 28528370 to 28528503
writeRegister(0x00, 0xFF); // CS0 - 28528517 to 28528654
writeRegister(0x01, 0xFF); // CS1 - 28528667 to 28528808
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28541886 to 28542019
writeRegister(0x00, 0xFF); // CS0 - 28542033 to 28542169
writeRegister(0x01, 0xFF); // CS1 - 28542183 to 28542324
writeRegister(0x0B, 0x0D); // RC Ack Config - 28542334 to 28542472
writeRegister(0x08, 0x31); // Unknown - 28542486 to 28542620
writeRegister(0x0C, 0x02); // Unknown - 28542631 to 28542768
writeRegister(0x00, 0xFF); // CS0 - 28542783 to 28542919
writeRegister(0x01, 0xFF); // CS1 - 28542933 to 28543074
writeRegister(0x07, 0x1A); // Channel Selection - 28543089 to 28543224
writeRegister(0x0E, 0x5A); // ADDR - 28543238 to 28543377
writeRegister(0x0F, 0x00); // ADDR - 28543388 to 28543528
writeRegister(0x10, 0x5A); // ADDR - 28543536 to 28543678
writeRegister(0x11, 0x5A); // PEER - 28543684 to 28543823
writeRegister(0x12, 0x00); // PEER - 28543833 to 28543966
writeRegister(0x13, 0x5A); // PEER - 28543980 to 28544122
writeRegister(0x14, 0x1F); // TX Length - 28544129 to 28544270
writeRegister(0x02, 0x40); // Int1Msk - 28544279 to 28544412
writeRegister(0x03, 0x00); // Int2Msk - 28544426 to 28544559
writeRegister(0x00, 0xFF); // CS0 - 28544573 to 28544709
writeRegister(0x01, 0xFF); // CS1 - 28544723 to 28544864
writeRegister(0x16, 0xC0); // FIFO CTRL - 28544878 to 28545012
writeRegister(0x40, 0x03); // TX Buffer - 28545026 to 28545161
writeRegister(0x41, 0x09); // TX Buffer - 28545170 to 28545309
writeRegister(0x44, 0x23); // TX Buffer - 28545318 to 28545456
writeRegister(0x45, 0x01); // TX Buffer - 28545467 to 28545608
writeRegister(0x46, 0x13); // TX Buffer - 28545614 to 28545753
writeRegister(0x04, 0x07); // TX - 28545763 to 28545905
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28557951 to 28558083
writeRegister(0x00, 0xFF); // CS0 - 28558097 to 28558233
writeRegister(0x01, 0xFF); // CS1 - 28558247 to 28558387
writeRegister(0x0B, 0x1D); // RC Ack Config - 28558402 to 28558539
writeRegister(0x16, 0x10); // FIFO CTRL - 28558552 to 28558686
writeRegister(0x00, 0xFF); // CS0 - 28558700 to 28558843
writeRegister(0x01, 0xFF); // CS1 - 28558850 to 28558991
writeRegister(0x07, 0x1A); // Channel Selection - 28559005 to 28559144
writeRegister(0x0E, 0x5A); // ADDR - 28559155 to 28559294
writeRegister(0x0F, 0x00); // ADDR - 28559308 to 28559442
writeRegister(0x10, 0x5A); // ADDR - 28559452 to 28559591
writeRegister(0x11, 0x5A); // PEER - 28559601 to 28559741
writeRegister(0x12, 0x00); // PEER - 28559753 to 28559886
writeRegister(0x13, 0x5A); // PEER - 28559897 to 28560036
writeRegister(0x04, 0x02); // RX Enable - 28560046 to 28560187
writeRegister(0x02, 0x80); // Int1Msk - 28560193 to 28560326
writeRegister(0x03, 0x00); // Int2Msk - 28560340 to 28560473
writeRegister(0x00, 0xFF); // CS0 - 28560484 to 28560623
writeRegister(0x01, 0xFF); // CS1 - 28560637 to 28560781
delay(13); // Delay 13209 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28573857 to 28573990
writeRegister(0x00, 0xFF); // CS0 - 28574000 to 28574141
writeRegister(0x01, 0xFF); // CS1 - 28574153 to 28574297
writeRegister(0x0B, 0x0D); // RC Ack Config - 28574304 to 28574444
writeRegister(0x08, 0x31); // Unknown - 28574453 to 28574595
writeRegister(0x0C, 0x02); // Unknown - 28574601 to 28574735
writeRegister(0x00, 0xFF); // CS0 - 28574750 to 28574891
writeRegister(0x01, 0xFF); // CS1 - 28574903 to 28575047
writeRegister(0x07, 0x1A); // Channel Selection - 28575059 to 28575194
writeRegister(0x0E, 0x5A); // ADDR - 28575209 to 28575344
writeRegister(0x0F, 0x00); // ADDR - 28575358 to 28575492
writeRegister(0x10, 0x5A); // ADDR - 28575506 to 28575641
writeRegister(0x11, 0x5A); // PEER - 28575655 to 28575790
writeRegister(0x12, 0x00); // PEER - 28575804 to 28575937
writeRegister(0x13, 0x5A); // PEER - 28575951 to 28576086
writeRegister(0x14, 0x1F); // TX Length - 28576100 to 28576243
writeRegister(0x02, 0x40); // Int1Msk - 28576249 to 28576383
writeRegister(0x03, 0x00); // Int2Msk - 28576396 to 28576530
writeRegister(0x00, 0xFF); // CS0 - 28576543 to 28576681
writeRegister(0x01, 0xFF); // CS1 - 28576693 to 28576833
writeRegister(0x16, 0xC0); // FIFO CTRL - 28576848 to 28576983
writeRegister(0x40, 0x03); // TX Buffer - 28576996 to 28577130
writeRegister(0x41, 0x09); // TX Buffer - 28577141 to 28577282
writeRegister(0x44, 0x23); // TX Buffer - 28577288 to 28577431
writeRegister(0x45, 0x01); // TX Buffer - 28577437 to 28577571
writeRegister(0x46, 0x13); // TX Buffer - 28577585 to 28577728
writeRegister(0x04, 0x07); // TX - 28577734 to 28577868
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28589915 to 28590048
writeRegister(0x00, 0xFF); // CS0 - 28590061 to 28590205
writeRegister(0x01, 0xFF); // CS1 - 28590211 to 28590351
writeRegister(0x0B, 0x1D); // RC Ack Config - 28590367 to 28590510
writeRegister(0x16, 0x10); // FIFO CTRL - 28590516 to 28590650
writeRegister(0x00, 0xFF); // CS0 - 28590664 to 28590805
writeRegister(0x01, 0xFF); // CS1 - 28590814 to 28590955
writeRegister(0x07, 0x1A); // Channel Selection - 28590970 to 28591108
writeRegister(0x0E, 0x5A); // ADDR - 28591123 to 28591258
writeRegister(0x0F, 0x00); // ADDR - 28591272 to 28591406
writeRegister(0x10, 0x5A); // ADDR - 28591420 to 28591555
writeRegister(0x11, 0x5A); // PEER - 28591569 to 28591704
writeRegister(0x12, 0x00); // PEER - 28591718 to 28591851
writeRegister(0x13, 0x5A); // PEER - 28591861 to 28592000
writeRegister(0x04, 0x02); // RX Enable - 28592014 to 28592147
writeRegister(0x02, 0x80); // Int1Msk - 28592158 to 28592291
writeRegister(0x03, 0x00); // Int2Msk - 28592305 to 28592438
writeRegister(0x00, 0xFF); // CS0 - 28592452 to 28592589
writeRegister(0x01, 0xFF); // CS1 - 28592601 to 28592743
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28605970 to 28606103
writeRegister(0x00, 0xFF); // CS0 - 28606117 to 28606254
writeRegister(0x01, 0xFF); // CS1 - 28606267 to 28606408
writeRegister(0x0B, 0x0D); // RC Ack Config - 28606421 to 28606556
writeRegister(0x08, 0x31); // Unknown - 28606570 to 28606704
writeRegister(0x0C, 0x02); // Unknown - 28606718 to 28606852
writeRegister(0x00, 0xFF); // CS0 - 28606867 to 28607003
writeRegister(0x01, 0xFF); // CS1 - 28607017 to 28607158
writeRegister(0x07, 0x1A); // Channel Selection - 28607173 to 28607308
writeRegister(0x0E, 0x5A); // ADDR - 28607322 to 28607461
writeRegister(0x0F, 0x00); // ADDR - 28607472 to 28607609
writeRegister(0x10, 0x5A); // ADDR - 28607620 to 28607758
writeRegister(0x11, 0x5A); // PEER - 28607768 to 28607907
writeRegister(0x12, 0x00); // PEER - 28607917 to 28608058
writeRegister(0x13, 0x5A); // PEER - 28608064 to 28608203
writeRegister(0x14, 0x1F); // TX Length - 28608213 to 28608354
writeRegister(0x02, 0x40); // Int1Msk - 28608366 to 28608501
writeRegister(0x03, 0x00); // Int2Msk - 28608510 to 28608643
writeRegister(0x00, 0xFF); // CS0 - 28608657 to 28608800
writeRegister(0x01, 0xFF); // CS1 - 28608807 to 28608948
writeRegister(0x16, 0xC0); // FIFO CTRL - 28608962 to 28609096
writeRegister(0x40, 0x03); // TX Buffer - 28609110 to 28609245
writeRegister(0x41, 0x09); // TX Buffer - 28609257 to 28609393
writeRegister(0x44, 0x23); // TX Buffer - 28609405 to 28609540
writeRegister(0x45, 0x01); // TX Buffer - 28609554 to 28609688
writeRegister(0x46, 0x13); // TX Buffer - 28609698 to 28609838
writeRegister(0x04, 0x07); // TX - 28609851 to 28609986
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28621884 to 28622016
writeRegister(0x00, 0xFF); // CS0 - 28622027 to 28622166
writeRegister(0x01, 0xFF); // CS1 - 28622180 to 28622318
writeRegister(0x0B, 0x1D); // RC Ack Config - 28622332 to 28622471
writeRegister(0x16, 0x10); // FIFO CTRL - 28622485 to 28622619
writeRegister(0x00, 0xFF); // CS0 - 28622633 to 28622770
writeRegister(0x01, 0xFF); // CS1 - 28622783 to 28622924
writeRegister(0x07, 0x1A); // Channel Selection - 28622938 to 28623074
writeRegister(0x0E, 0x5A); // ADDR - 28623088 to 28623227
writeRegister(0x0F, 0x00); // ADDR - 28623238 to 28623378
writeRegister(0x10, 0x5A); // ADDR - 28623385 to 28623528
writeRegister(0x11, 0x5A); // PEER - 28623534 to 28623674
writeRegister(0x12, 0x00); // PEER - 28623683 to 28623816
writeRegister(0x13, 0x5A); // PEER - 28623830 to 28623973
writeRegister(0x04, 0x02); // RX Enable - 28623979 to 28624114
writeRegister(0x02, 0x80); // Int1Msk - 28624126 to 28624261
writeRegister(0x03, 0x00); // Int2Msk - 28624270 to 28624409
writeRegister(0x00, 0xFF); // CS0 - 28624417 to 28624556
writeRegister(0x01, 0xFF); // CS1 - 28624567 to 28624708
delay(13); // Delay 13364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28637939 to 28638072
writeRegister(0x00, 0xFF); // CS0 - 28638082 to 28638223
writeRegister(0x01, 0xFF); // CS1 - 28638235 to 28638372
writeRegister(0x0B, 0x0D); // RC Ack Config - 28638386 to 28638529
writeRegister(0x08, 0x31); // Unknown - 28638535 to 28638671
writeRegister(0x0C, 0x02); // Unknown - 28638683 to 28638817
writeRegister(0x00, 0xFF); // CS0 - 28638832 to 28638973
writeRegister(0x01, 0xFF); // CS1 - 28638986 to 28639122
writeRegister(0x07, 0x1A); // Channel Selection - 28639138 to 28639278
writeRegister(0x0E, 0x5A); // ADDR - 28639291 to 28639427
writeRegister(0x0F, 0x00); // ADDR - 28639440 to 28639575
writeRegister(0x10, 0x5A); // ADDR - 28639588 to 28639723
writeRegister(0x11, 0x5A); // PEER - 28639737 to 28639872
writeRegister(0x12, 0x00); // PEER - 28639886 to 28640019
writeRegister(0x13, 0x5A); // PEER - 28640033 to 28640168
writeRegister(0x14, 0x1F); // TX Length - 28640182 to 28640319
writeRegister(0x02, 0x40); // Int1Msk - 28640332 to 28640465
writeRegister(0x03, 0x00); // Int2Msk - 28640479 to 28640612
writeRegister(0x00, 0xFF); // CS0 - 28640622 to 28640763
writeRegister(0x01, 0xFF); // CS1 - 28640775 to 28640920
writeRegister(0x16, 0xC0); // FIFO CTRL - 28640927 to 28641065
writeRegister(0x40, 0x03); // TX Buffer - 28641075 to 28641216
writeRegister(0x41, 0x09); // TX Buffer - 28641223 to 28641358
writeRegister(0x44, 0x23); // TX Buffer - 28641371 to 28641505
writeRegister(0x45, 0x01); // TX Buffer - 28641519 to 28641653
writeRegister(0x46, 0x13); // TX Buffer - 28641667 to 28641802
writeRegister(0x04, 0x07); // TX - 28641816 to 28641950
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28653997 to 28654130
writeRegister(0x00, 0xFF); // CS0 - 28654144 to 28654281
writeRegister(0x01, 0xFF); // CS1 - 28654294 to 28654435
writeRegister(0x0B, 0x1D); // RC Ack Config - 28654449 to 28654586
writeRegister(0x16, 0x10); // FIFO CTRL - 28654598 to 28654734
writeRegister(0x00, 0xFF); // CS0 - 28654746 to 28654890
writeRegister(0x01, 0xFF); // CS1 - 28654896 to 28655036
writeRegister(0x07, 0x1A); // Channel Selection - 28655052 to 28655192
writeRegister(0x0E, 0x5A); // ADDR - 28655202 to 28655341
writeRegister(0x0F, 0x00); // ADDR - 28655354 to 28655489
writeRegister(0x10, 0x5A); // ADDR - 28655502 to 28655637
writeRegister(0x11, 0x5A); // PEER - 28655651 to 28655786
writeRegister(0x12, 0x00); // PEER - 28655800 to 28655933
writeRegister(0x13, 0x5A); // PEER - 28655943 to 28656082
writeRegister(0x04, 0x02); // RX Enable - 28656096 to 28656229
writeRegister(0x02, 0x80); // Int1Msk - 28656240 to 28656373
writeRegister(0x03, 0x00); // Int2Msk - 28656387 to 28656520
writeRegister(0x00, 0xFF); // CS0 - 28656534 to 28656671
writeRegister(0x01, 0xFF); // CS1 - 28656684 to 28656825
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28669903 to 28670036
writeRegister(0x00, 0xFF); // CS0 - 28670046 to 28670186
writeRegister(0x01, 0xFF); // CS1 - 28670200 to 28670344
writeRegister(0x0B, 0x0D); // RC Ack Config - 28670351 to 28670489
writeRegister(0x08, 0x31); // Unknown - 28670500 to 28670637
writeRegister(0x0C, 0x02); // Unknown - 28670648 to 28670781
writeRegister(0x00, 0xFF); // CS0 - 28670797 to 28670936
writeRegister(0x01, 0xFF); // CS1 - 28670950 to 28671094
writeRegister(0x07, 0x1A); // Channel Selection - 28671106 to 28671241
writeRegister(0x0E, 0x5A); // ADDR - 28671255 to 28671397
writeRegister(0x0F, 0x00); // ADDR - 28671405 to 28671539
writeRegister(0x10, 0x5A); // ADDR - 28671553 to 28671687
writeRegister(0x11, 0x5A); // PEER - 28671701 to 28671844
writeRegister(0x12, 0x00); // PEER - 28671850 to 28671983
writeRegister(0x13, 0x5A); // PEER - 28671997 to 28672133
writeRegister(0x14, 0x1F); // TX Length - 28672146 to 28672290
writeRegister(0x02, 0x40); // Int1Msk - 28672296 to 28672429
writeRegister(0x03, 0x00); // Int2Msk - 28672443 to 28672576
writeRegister(0x00, 0xFF); // CS0 - 28672590 to 28672726
writeRegister(0x01, 0xFF); // CS1 - 28672740 to 28672881
writeRegister(0x16, 0xC0); // FIFO CTRL - 28672895 to 28673029
writeRegister(0x40, 0x03); // TX Buffer - 28673043 to 28673178
writeRegister(0x41, 0x09); // TX Buffer - 28673187 to 28673329
writeRegister(0x44, 0x23); // TX Buffer - 28673335 to 28673477
writeRegister(0x45, 0x01); // TX Buffer - 28673483 to 28673625
writeRegister(0x46, 0x13); // TX Buffer - 28673631 to 28673774
writeRegister(0x04, 0x07); // TX - 28673780 to 28673922
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28685961 to 28686094
writeRegister(0x00, 0xFF); // CS0 - 28686108 to 28686252
writeRegister(0x01, 0xFF); // CS1 - 28686258 to 28686399
writeRegister(0x0B, 0x1D); // RC Ack Config - 28686413 to 28686556
writeRegister(0x16, 0x10); // FIFO CTRL - 28686563 to 28686703
writeRegister(0x00, 0xFF); // CS0 - 28686711 to 28686850
writeRegister(0x01, 0xFF); // CS1 - 28686860 to 28687002
writeRegister(0x07, 0x1A); // Channel Selection - 28687016 to 28687155
writeRegister(0x0E, 0x5A); // ADDR - 28687169 to 28687305
writeRegister(0x0F, 0x00); // ADDR - 28687319 to 28687453
writeRegister(0x10, 0x5A); // ADDR - 28687467 to 28687601
writeRegister(0x11, 0x5A); // PEER - 28687615 to 28687750
writeRegister(0x12, 0x00); // PEER - 28687764 to 28687897
writeRegister(0x13, 0x5A); // PEER - 28687911 to 28688047
writeRegister(0x04, 0x02); // RX Enable - 28688061 to 28688194
writeRegister(0x02, 0x80); // Int1Msk - 28688204 to 28688337
writeRegister(0x03, 0x00); // Int2Msk - 28688351 to 28688484
writeRegister(0x00, 0xFF); // CS0 - 28688498 to 28688634
writeRegister(0x01, 0xFF); // CS1 - 28688648 to 28688788
delay(13); // Delay 13212 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28701868 to 28702000
writeRegister(0x00, 0xFF); // CS0 - 28702014 to 28702150
writeRegister(0x01, 0xFF); // CS1 - 28702164 to 28702304
writeRegister(0x0B, 0x0D); // RC Ack Config - 28702318 to 28702455
writeRegister(0x08, 0x31); // Unknown - 28702467 to 28702603
writeRegister(0x0C, 0x02); // Unknown - 28702615 to 28702749
writeRegister(0x00, 0xFF); // CS0 - 28702764 to 28702900
writeRegister(0x01, 0xFF); // CS1 - 28702914 to 28703054
writeRegister(0x07, 0x1A); // Channel Selection - 28703070 to 28703205
writeRegister(0x0E, 0x5A); // ADDR - 28703220 to 28703359
writeRegister(0x0F, 0x00); // ADDR - 28703369 to 28703507
writeRegister(0x10, 0x5A); // ADDR - 28703517 to 28703655
writeRegister(0x11, 0x5A); // PEER - 28703665 to 28703804
writeRegister(0x12, 0x00); // PEER - 28703814 to 28703948
writeRegister(0x13, 0x5A); // PEER - 28703961 to 28704100
writeRegister(0x14, 0x1F); // TX Length - 28704111 to 28704251
writeRegister(0x02, 0x40); // Int1Msk - 28704260 to 28704401
writeRegister(0x03, 0x00); // Int2Msk - 28704407 to 28704540
writeRegister(0x00, 0xFF); // CS0 - 28704554 to 28704698
writeRegister(0x01, 0xFF); // CS1 - 28704704 to 28704844
writeRegister(0x16, 0xC0); // FIFO CTRL - 28704859 to 28704994
writeRegister(0x40, 0x03); // TX Buffer - 28705007 to 28705141
writeRegister(0x41, 0x09); // TX Buffer - 28705155 to 28705289
writeRegister(0x44, 0x23); // TX Buffer - 28705299 to 28705439
writeRegister(0x45, 0x01); // TX Buffer - 28705448 to 28705585
writeRegister(0x46, 0x13); // TX Buffer - 28705596 to 28705734
writeRegister(0x04, 0x07); // TX - 28705745 to 28705882
delay(12); // Delay 12183 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28717929 to 28718065
writeRegister(0x00, 0xFF); // CS0 - 28718072 to 28718213
writeRegister(0x01, 0xFF); // CS1 - 28718222 to 28718362
writeRegister(0x0B, 0x1D); // RC Ack Config - 28718378 to 28718518
writeRegister(0x16, 0x10); // FIFO CTRL - 28718527 to 28718665
writeRegister(0x00, 0xFF); // CS0 - 28718675 to 28718816
writeRegister(0x01, 0xFF); // CS1 - 28718828 to 28718972
writeRegister(0x07, 0x1A); // Channel Selection - 28718984 to 28719119
writeRegister(0x0E, 0x5A); // ADDR - 28719134 to 28719269
writeRegister(0x0F, 0x00); // ADDR - 28719283 to 28719417
writeRegister(0x10, 0x5A); // ADDR - 28719431 to 28719566
writeRegister(0x11, 0x5A); // PEER - 28719580 to 28719715
writeRegister(0x12, 0x00); // PEER - 28719728 to 28719862
writeRegister(0x13, 0x5A); // PEER - 28719875 to 28720011
writeRegister(0x04, 0x02); // RX Enable - 28720025 to 28720158
writeRegister(0x02, 0x80); // Int1Msk - 28720172 to 28720305
writeRegister(0x03, 0x00); // Int2Msk - 28720315 to 28720449
writeRegister(0x00, 0xFF); // CS0 - 28720462 to 28720603
writeRegister(0x01, 0xFF); // CS1 - 28720612 to 28720752
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28733981 to 28734114
writeRegister(0x00, 0xFF); // CS0 - 28734128 to 28734267
writeRegister(0x01, 0xFF); // CS1 - 28734278 to 28734419
writeRegister(0x0B, 0x0D); // RC Ack Config - 28734432 to 28734567
writeRegister(0x08, 0x31); // Unknown - 28734581 to 28734715
writeRegister(0x0C, 0x02); // Unknown - 28734729 to 28734863
writeRegister(0x00, 0xFF); // CS0 - 28734878 to 28735017
writeRegister(0x01, 0xFF); // CS1 - 28735028 to 28735169
writeRegister(0x07, 0x1A); // Channel Selection - 28735183 to 28735322
writeRegister(0x0E, 0x5A); // ADDR - 28735337 to 28735472
writeRegister(0x0F, 0x00); // ADDR - 28735486 to 28735620
writeRegister(0x10, 0x5A); // ADDR - 28735634 to 28735769
writeRegister(0x11, 0x5A); // PEER - 28735782 to 28735918
writeRegister(0x12, 0x00); // PEER - 28735931 to 28736065
writeRegister(0x13, 0x5A); // PEER - 28736075 to 28736214
writeRegister(0x14, 0x1F); // TX Length - 28736228 to 28736363
writeRegister(0x02, 0x40); // Int1Msk - 28736377 to 28736510
writeRegister(0x03, 0x00); // Int2Msk - 28736524 to 28736657
writeRegister(0x00, 0xFF); // CS0 - 28736668 to 28736807
writeRegister(0x01, 0xFF); // CS1 - 28736821 to 28736959
writeRegister(0x16, 0xC0); // FIFO CTRL - 28736972 to 28737111
writeRegister(0x40, 0x03); // TX Buffer - 28737121 to 28737256
writeRegister(0x41, 0x09); // TX Buffer - 28737268 to 28737404
writeRegister(0x44, 0x23); // TX Buffer - 28737416 to 28737552
writeRegister(0x45, 0x01); // TX Buffer - 28737565 to 28737700
writeRegister(0x46, 0x13); // TX Buffer - 28737713 to 28737849
writeRegister(0x04, 0x07); // TX - 28737862 to 28737997
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28749895 to 28750027
writeRegister(0x00, 0xFF); // CS0 - 28750041 to 28750177
writeRegister(0x01, 0xFF); // CS1 - 28750191 to 28750332
writeRegister(0x0B, 0x1D); // RC Ack Config - 28750346 to 28750483
writeRegister(0x16, 0x10); // FIFO CTRL - 28750496 to 28750630
writeRegister(0x00, 0xFF); // CS0 - 28750644 to 28750787
writeRegister(0x01, 0xFF); // CS1 - 28750794 to 28750935
writeRegister(0x07, 0x1A); // Channel Selection - 28750949 to 28751092
writeRegister(0x0E, 0x5A); // ADDR - 28751099 to 28751238
writeRegister(0x0F, 0x00); // ADDR - 28751252 to 28751386
writeRegister(0x10, 0x5A); // ADDR - 28751396 to 28751534
writeRegister(0x11, 0x5A); // PEER - 28751545 to 28751683
writeRegister(0x12, 0x00); // PEER - 28751697 to 28751830
writeRegister(0x13, 0x5A); // PEER - 28751841 to 28751980
writeRegister(0x04, 0x02); // RX Enable - 28751990 to 28752123
writeRegister(0x02, 0x80); // Int1Msk - 28752137 to 28752270
writeRegister(0x03, 0x00); // Int2Msk - 28752284 to 28752417
writeRegister(0x00, 0xFF); // CS0 - 28752428 to 28752567
writeRegister(0x01, 0xFF); // CS1 - 28752581 to 28752725
delay(13); // Delay 13358 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28765950 to 28766083
writeRegister(0x00, 0xFF); // CS0 - 28766093 to 28766234
writeRegister(0x01, 0xFF); // CS1 - 28766246 to 28766390
writeRegister(0x0B, 0x0D); // RC Ack Config - 28766397 to 28766537
writeRegister(0x08, 0x31); // Unknown - 28766546 to 28766685
writeRegister(0x0C, 0x02); // Unknown - 28766694 to 28766834
writeRegister(0x00, 0xFF); // CS0 - 28766843 to 28766984
writeRegister(0x01, 0xFF); // CS1 - 28766996 to 28767141
writeRegister(0x07, 0x1A); // Channel Selection - 28767152 to 28767287
writeRegister(0x0E, 0x5A); // ADDR - 28767302 to 28767441
writeRegister(0x0F, 0x00); // ADDR - 28767451 to 28767587
writeRegister(0x10, 0x5A); // ADDR - 28767599 to 28767734
writeRegister(0x11, 0x5A); // PEER - 28767748 to 28767886
writeRegister(0x12, 0x00); // PEER - 28767897 to 28768030
writeRegister(0x13, 0x5A); // PEER - 28768044 to 28768179
writeRegister(0x14, 0x1F); // TX Length - 28768193 to 28768332
writeRegister(0x02, 0x40); // Int1Msk - 28768342 to 28768476
writeRegister(0x03, 0x00); // Int2Msk - 28768489 to 28768623
writeRegister(0x00, 0xFF); // CS0 - 28768636 to 28768774
writeRegister(0x01, 0xFF); // CS1 - 28768786 to 28768926
writeRegister(0x16, 0xC0); // FIFO CTRL - 28768941 to 28769076
writeRegister(0x40, 0x03); // TX Buffer - 28769090 to 28769223
writeRegister(0x41, 0x09); // TX Buffer - 28769234 to 28769371
writeRegister(0x44, 0x23); // TX Buffer - 28769382 to 28769521
writeRegister(0x45, 0x01); // TX Buffer - 28769530 to 28769672
writeRegister(0x46, 0x13); // TX Buffer - 28769678 to 28769818
writeRegister(0x04, 0x07); // TX - 28769827 to 28769969
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28781860 to 28781993
writeRegister(0x00, 0xFF); // CS0 - 28782006 to 28782147
writeRegister(0x01, 0xFF); // CS1 - 28782156 to 28782296
writeRegister(0x0B, 0x1D); // RC Ack Config - 28782312 to 28782452
writeRegister(0x16, 0x10); // FIFO CTRL - 28782461 to 28782599
writeRegister(0x00, 0xFF); // CS0 - 28782609 to 28782750
writeRegister(0x01, 0xFF); // CS1 - 28782762 to 28782900
writeRegister(0x07, 0x1A); // Channel Selection - 28782915 to 28783053
writeRegister(0x0E, 0x5A); // ADDR - 28783068 to 28783203
writeRegister(0x0F, 0x00); // ADDR - 28783217 to 28783351
writeRegister(0x10, 0x5A); // ADDR - 28783365 to 28783500
writeRegister(0x11, 0x5A); // PEER - 28783514 to 28783649
writeRegister(0x12, 0x00); // PEER - 28783662 to 28783796
writeRegister(0x13, 0x5A); // PEER - 28783809 to 28783945
writeRegister(0x04, 0x02); // RX Enable - 28783959 to 28784092
writeRegister(0x02, 0x80); // Int1Msk - 28784106 to 28784239
writeRegister(0x03, 0x00); // Int2Msk - 28784249 to 28784383
writeRegister(0x00, 0xFF); // CS0 - 28784396 to 28784540
writeRegister(0x01, 0xFF); // CS1 - 28784546 to 28784686
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28797915 to 28798048
writeRegister(0x00, 0xFF); // CS0 - 28798062 to 28798205
writeRegister(0x01, 0xFF); // CS1 - 28798212 to 28798353
writeRegister(0x0B, 0x0D); // RC Ack Config - 28798366 to 28798501
writeRegister(0x08, 0x31); // Unknown - 28798515 to 28798649
writeRegister(0x0C, 0x02); // Unknown - 28798663 to 28798797
writeRegister(0x00, 0xFF); // CS0 - 28798812 to 28798955
writeRegister(0x01, 0xFF); // CS1 - 28798962 to 28799103
writeRegister(0x07, 0x1A); // Channel Selection - 28799117 to 28799256
writeRegister(0x0E, 0x5A); // ADDR - 28799267 to 28799406
writeRegister(0x0F, 0x00); // ADDR - 28799420 to 28799554
writeRegister(0x10, 0x5A); // ADDR - 28799568 to 28799703
writeRegister(0x11, 0x5A); // PEER - 28799716 to 28799852
writeRegister(0x12, 0x00); // PEER - 28799865 to 28799999
writeRegister(0x13, 0x5A); // PEER - 28800009 to 28800148
writeRegister(0x14, 0x1F); // TX Length - 28800162 to 28800297
writeRegister(0x02, 0x40); // Int1Msk - 28800311 to 28800444
writeRegister(0x03, 0x00); // Int2Msk - 28800455 to 28800588
writeRegister(0x00, 0xFF); // CS0 - 28800602 to 28800741
writeRegister(0x01, 0xFF); // CS1 - 28800752 to 28800893
writeRegister(0x16, 0xC0); // FIFO CTRL - 28800906 to 28801041
writeRegister(0x40, 0x03); // TX Buffer - 28801055 to 28801190
writeRegister(0x41, 0x09); // TX Buffer - 28801202 to 28801338
writeRegister(0x44, 0x23); // TX Buffer - 28801350 to 28801485
writeRegister(0x45, 0x01); // TX Buffer - 28801499 to 28801634
writeRegister(0x46, 0x13); // TX Buffer - 28801647 to 28801783
writeRegister(0x04, 0x07); // TX - 28801796 to 28801931
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28813977 to 28814111
writeRegister(0x00, 0xFF); // CS0 - 28814120 to 28814259
writeRegister(0x01, 0xFF); // CS1 - 28814273 to 28814417
writeRegister(0x0B, 0x1D); // RC Ack Config - 28814428 to 28814564
writeRegister(0x16, 0x10); // FIFO CTRL - 28814578 to 28814712
writeRegister(0x00, 0xFF); // CS0 - 28814726 to 28814863
writeRegister(0x01, 0xFF); // CS1 - 28814876 to 28815017
writeRegister(0x07, 0x1A); // Channel Selection - 28815032 to 28815167
writeRegister(0x0E, 0x5A); // ADDR - 28815181 to 28815320
writeRegister(0x0F, 0x00); // ADDR - 28815331 to 28815468
writeRegister(0x10, 0x5A); // ADDR - 28815479 to 28815617
writeRegister(0x11, 0x5A); // PEER - 28815627 to 28815766
writeRegister(0x12, 0x00); // PEER - 28815776 to 28815909
writeRegister(0x13, 0x5A); // PEER - 28815923 to 28816062
writeRegister(0x04, 0x02); // RX Enable - 28816072 to 28816206
writeRegister(0x02, 0x80); // Int1Msk - 28816219 to 28816353
writeRegister(0x03, 0x00); // Int2Msk - 28816366 to 28816500
writeRegister(0x00, 0xFF); // CS0 - 28816510 to 28816651
writeRegister(0x01, 0xFF); // CS1 - 28816663 to 28816801
delay(13); // Delay 13233 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28829899 to 28830034
writeRegister(0x00, 0xFF); // CS0 - 28830042 to 28830181
writeRegister(0x01, 0xFF); // CS1 - 28830192 to 28830333
writeRegister(0x0B, 0x0D); // RC Ack Config - 28830346 to 28830489
writeRegister(0x08, 0x31); // Unknown - 28830495 to 28830629
writeRegister(0x0C, 0x02); // Unknown - 28830643 to 28830777
writeRegister(0x00, 0xFF); // CS0 - 28830792 to 28830931
writeRegister(0x01, 0xFF); // CS1 - 28830942 to 28831083
writeRegister(0x07, 0x1A); // Channel Selection - 28831097 to 28831236
writeRegister(0x0E, 0x5A); // ADDR - 28831251 to 28831386
writeRegister(0x0F, 0x00); // ADDR - 28831400 to 28831534
writeRegister(0x10, 0x5A); // ADDR - 28831548 to 28831683
writeRegister(0x11, 0x5A); // PEER - 28831696 to 28831832
writeRegister(0x12, 0x00); // PEER - 28831845 to 28831979
writeRegister(0x13, 0x5A); // PEER - 28831992 to 28832128
writeRegister(0x14, 0x1F); // TX Length - 28832142 to 28832277
writeRegister(0x02, 0x40); // Int1Msk - 28832291 to 28832424
writeRegister(0x03, 0x00); // Int2Msk - 28832438 to 28832571
writeRegister(0x00, 0xFF); // CS0 - 28832582 to 28832721
writeRegister(0x01, 0xFF); // CS1 - 28832735 to 28832873
writeRegister(0x16, 0xC0); // FIFO CTRL - 28832886 to 28833026
writeRegister(0x40, 0x03); // TX Buffer - 28833035 to 28833170
writeRegister(0x41, 0x09); // TX Buffer - 28833182 to 28833318
writeRegister(0x44, 0x23); // TX Buffer - 28833330 to 28833466
writeRegister(0x45, 0x01); // TX Buffer - 28833479 to 28833614
writeRegister(0x46, 0x13); // TX Buffer - 28833627 to 28833763
writeRegister(0x04, 0x07); // TX - 28833776 to 28833911
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28845957 to 28846089
writeRegister(0x00, 0xFF); // CS0 - 28846103 to 28846239
writeRegister(0x01, 0xFF); // CS1 - 28846253 to 28846393
writeRegister(0x0B, 0x1D); // RC Ack Config - 28846408 to 28846544
writeRegister(0x16, 0x10); // FIFO CTRL - 28846558 to 28846692
writeRegister(0x00, 0xFF); // CS0 - 28846706 to 28846849
writeRegister(0x01, 0xFF); // CS1 - 28846856 to 28846997
writeRegister(0x07, 0x1A); // Channel Selection - 28847011 to 28847150
writeRegister(0x0E, 0x5A); // ADDR - 28847161 to 28847300
writeRegister(0x0F, 0x00); // ADDR - 28847314 to 28847448
writeRegister(0x10, 0x5A); // ADDR - 28847459 to 28847597
writeRegister(0x11, 0x5A); // PEER - 28847607 to 28847746
writeRegister(0x12, 0x00); // PEER - 28847759 to 28847893
writeRegister(0x13, 0x5A); // PEER - 28847903 to 28848042
writeRegister(0x04, 0x02); // RX Enable - 28848052 to 28848192
writeRegister(0x02, 0x80); // Int1Msk - 28848199 to 28848333
writeRegister(0x03, 0x00); // Int2Msk - 28848346 to 28848480
writeRegister(0x00, 0xFF); // CS0 - 28848490 to 28848629
writeRegister(0x01, 0xFF); // CS1 - 28848643 to 28848787
delay(13); // Delay 13358 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28862012 to 28862145
writeRegister(0x00, 0xFF); // CS0 - 28862159 to 28862296
writeRegister(0x01, 0xFF); // CS1 - 28862309 to 28862450
writeRegister(0x0B, 0x0D); // RC Ack Config - 28862459 to 28862598
writeRegister(0x08, 0x31); // Unknown - 28862612 to 28862747
writeRegister(0x0C, 0x02); // Unknown - 28862756 to 28862893
writeRegister(0x00, 0xFF); // CS0 - 28862909 to 28863046
writeRegister(0x01, 0xFF); // CS1 - 28863059 to 28863200
writeRegister(0x07, 0x1A); // Channel Selection - 28863214 to 28863350
writeRegister(0x0E, 0x5A); // ADDR - 28863364 to 28863503
writeRegister(0x0F, 0x00); // ADDR - 28863513 to 28863654
writeRegister(0x10, 0x5A); // ADDR - 28863661 to 28863804
writeRegister(0x11, 0x5A); // PEER - 28863810 to 28863950
writeRegister(0x12, 0x00); // PEER - 28863959 to 28864092
writeRegister(0x13, 0x5A); // PEER - 28864106 to 28864249
writeRegister(0x14, 0x1F); // TX Length - 28864255 to 28864394
writeRegister(0x02, 0x40); // Int1Msk - 28864405 to 28864538
writeRegister(0x03, 0x00); // Int2Msk - 28864552 to 28864685
writeRegister(0x00, 0xFF); // CS0 - 28864699 to 28864836
writeRegister(0x01, 0xFF); // CS1 - 28864849 to 28864990
writeRegister(0x16, 0xC0); // FIFO CTRL - 28865003 to 28865138
writeRegister(0x40, 0x03); // TX Buffer - 28865152 to 28865287
writeRegister(0x41, 0x09); // TX Buffer - 28865296 to 28865433
writeRegister(0x44, 0x23); // TX Buffer - 28865444 to 28865583
writeRegister(0x45, 0x01); // TX Buffer - 28865592 to 28865734
writeRegister(0x46, 0x13); // TX Buffer - 28865740 to 28865880
writeRegister(0x04, 0x07); // TX - 28865889 to 28866031
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28877925 to 28878055
writeRegister(0x00, 0xFF); // CS0 - 28878069 to 28878208
writeRegister(0x01, 0xFF); // CS1 - 28878218 to 28878360
writeRegister(0x0B, 0x1D); // RC Ack Config - 28878374 to 28878514
writeRegister(0x16, 0x10); // FIFO CTRL - 28878523 to 28878661
writeRegister(0x00, 0xFF); // CS0 - 28878671 to 28878812
writeRegister(0x01, 0xFF); // CS1 - 28878824 to 28878961
writeRegister(0x07, 0x1A); // Channel Selection - 28878980 to 28879115
writeRegister(0x0E, 0x5A); // ADDR - 28879130 to 28879266
writeRegister(0x0F, 0x00); // ADDR - 28879279 to 28879415
writeRegister(0x10, 0x5A); // ADDR - 28879427 to 28879562
writeRegister(0x11, 0x5A); // PEER - 28879576 to 28879711
writeRegister(0x12, 0x00); // PEER - 28879725 to 28879858
writeRegister(0x13, 0x5A); // PEER - 28879872 to 28880007
writeRegister(0x04, 0x02); // RX Enable - 28880021 to 28880154
writeRegister(0x02, 0x80); // Int1Msk - 28880168 to 28880301
writeRegister(0x03, 0x00); // Int2Msk - 28880312 to 28880445
writeRegister(0x00, 0xFF); // CS0 - 28880459 to 28880602
writeRegister(0x01, 0xFF); // CS1 - 28880609 to 28880750
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28893977 to 28894110
writeRegister(0x00, 0xFF); // CS0 - 28894124 to 28894265
writeRegister(0x01, 0xFF); // CS1 - 28894274 to 28894415
writeRegister(0x0B, 0x0D); // RC Ack Config - 28894428 to 28894563
writeRegister(0x08, 0x31); // Unknown - 28894577 to 28894711
writeRegister(0x0C, 0x02); // Unknown - 28894725 to 28894859
writeRegister(0x00, 0xFF); // CS0 - 28894874 to 28895015
writeRegister(0x01, 0xFF); // CS1 - 28895024 to 28895165
writeRegister(0x07, 0x1A); // Channel Selection - 28895180 to 28895318
writeRegister(0x0E, 0x5A); // ADDR - 28895329 to 28895468
writeRegister(0x0F, 0x00); // ADDR - 28895482 to 28895616
writeRegister(0x10, 0x5A); // ADDR - 28895630 to 28895765
writeRegister(0x11, 0x5A); // PEER - 28895779 to 28895914
writeRegister(0x12, 0x00); // PEER - 28895928 to 28896061
writeRegister(0x13, 0x5A); // PEER - 28896071 to 28896210
writeRegister(0x14, 0x1F); // TX Length - 28896224 to 28896361
writeRegister(0x02, 0x40); // Int1Msk - 28896373 to 28896507
writeRegister(0x03, 0x00); // Int2Msk - 28896517 to 28896658
writeRegister(0x00, 0xFF); // CS0 - 28896664 to 28896805
writeRegister(0x01, 0xFF); // CS1 - 28896814 to 28896955
writeRegister(0x16, 0xC0); // FIFO CTRL - 28896969 to 28897111
writeRegister(0x40, 0x03); // TX Buffer - 28897117 to 28897252
writeRegister(0x41, 0x09); // TX Buffer - 28897265 to 28897400
writeRegister(0x44, 0x23); // TX Buffer - 28897413 to 28897547
writeRegister(0x45, 0x01); // TX Buffer - 28897561 to 28897695
writeRegister(0x46, 0x13); // TX Buffer - 28897709 to 28897844
writeRegister(0x04, 0x07); // TX - 28897858 to 28897992
delay(12); // Delay 12033 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28909891 to 28910025
writeRegister(0x00, 0xFF); // CS0 - 28910037 to 28910173
writeRegister(0x01, 0xFF); // CS1 - 28910187 to 28910327
writeRegister(0x0B, 0x1D); // RC Ack Config - 28910342 to 28910478
writeRegister(0x16, 0x10); // FIFO CTRL - 28910492 to 28910626
writeRegister(0x00, 0xFF); // CS0 - 28910640 to 28910777
writeRegister(0x01, 0xFF); // CS1 - 28910790 to 28910931
writeRegister(0x07, 0x1A); // Channel Selection - 28910946 to 28911081
writeRegister(0x0E, 0x5A); // ADDR - 28911095 to 28911234
writeRegister(0x0F, 0x00); // ADDR - 28911245 to 28911382
writeRegister(0x10, 0x5A); // ADDR - 28911393 to 28911531
writeRegister(0x11, 0x5A); // PEER - 28911541 to 28911680
writeRegister(0x12, 0x00); // PEER - 28911690 to 28911831
writeRegister(0x13, 0x5A); // PEER - 28911837 to 28911976
writeRegister(0x04, 0x02); // RX Enable - 28911986 to 28912120
writeRegister(0x02, 0x80); // Int1Msk - 28912133 to 28912267
writeRegister(0x03, 0x00); // Int2Msk - 28912280 to 28912414
writeRegister(0x00, 0xFF); // CS0 - 28912424 to 28912563
writeRegister(0x01, 0xFF); // CS1 - 28912577 to 28912721
delay(13); // Delay 13358 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28925946 to 28926079
writeRegister(0x00, 0xFF); // CS0 - 28926089 to 28926230
writeRegister(0x01, 0xFF); // CS1 - 28926243 to 28926387
writeRegister(0x0B, 0x0D); // RC Ack Config - 28926393 to 28926532
writeRegister(0x08, 0x31); // Unknown - 28926542 to 28926681
writeRegister(0x0C, 0x02); // Unknown - 28926690 to 28926824
writeRegister(0x00, 0xFF); // CS0 - 28926839 to 28926980
writeRegister(0x01, 0xFF); // CS1 - 28926993 to 28927137
writeRegister(0x07, 0x1A); // Channel Selection - 28927148 to 28927284
writeRegister(0x0E, 0x5A); // ADDR - 28927298 to 28927440
writeRegister(0x0F, 0x00); // ADDR - 28927447 to 28927582
writeRegister(0x10, 0x5A); // ADDR - 28927595 to 28927730
writeRegister(0x11, 0x5A); // PEER - 28927744 to 28927887
writeRegister(0x12, 0x00); // PEER - 28927893 to 28928026
writeRegister(0x13, 0x5A); // PEER - 28928040 to 28928177
writeRegister(0x14, 0x1F); // TX Length - 28928189 to 28928332
writeRegister(0x02, 0x40); // Int1Msk - 28928339 to 28928472
writeRegister(0x03, 0x00); // Int2Msk - 28928486 to 28928619
writeRegister(0x00, 0xFF); // CS0 - 28928633 to 28928770
writeRegister(0x01, 0xFF); // CS1 - 28928783 to 28928924
writeRegister(0x16, 0xC0); // FIFO CTRL - 28928937 to 28929072
writeRegister(0x40, 0x03); // TX Buffer - 28929086 to 28929221
writeRegister(0x41, 0x09); // TX Buffer - 28929230 to 28929372
writeRegister(0x44, 0x23); // TX Buffer - 28929378 to 28929520
writeRegister(0x45, 0x01); // TX Buffer - 28929526 to 28929668
writeRegister(0x46, 0x13); // TX Buffer - 28929674 to 28929817
writeRegister(0x04, 0x07); // TX - 28929823 to 28929965
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28942004 to 28942137
writeRegister(0x00, 0xFF); // CS0 - 28942151 to 28942294
writeRegister(0x01, 0xFF); // CS1 - 28942301 to 28942442
writeRegister(0x0B, 0x1D); // RC Ack Config - 28942456 to 28942599
writeRegister(0x16, 0x10); // FIFO CTRL - 28942605 to 28942746
writeRegister(0x00, 0xFF); // CS0 - 28942753 to 28942894
writeRegister(0x01, 0xFF); // CS1 - 28942903 to 28943043
writeRegister(0x07, 0x1A); // Channel Selection - 28943059 to 28943198
writeRegister(0x0E, 0x5A); // ADDR - 28943212 to 28943348
writeRegister(0x0F, 0x00); // ADDR - 28943362 to 28943496
writeRegister(0x10, 0x5A); // ADDR - 28943509 to 28943644
writeRegister(0x11, 0x5A); // PEER - 28943658 to 28943793
writeRegister(0x12, 0x00); // PEER - 28943807 to 28943940
writeRegister(0x13, 0x5A); // PEER - 28943954 to 28944090
writeRegister(0x04, 0x02); // RX Enable - 28944103 to 28944238
writeRegister(0x02, 0x80); // Int1Msk - 28944247 to 28944380
writeRegister(0x03, 0x00); // Int2Msk - 28944394 to 28944527
writeRegister(0x00, 0xFF); // CS0 - 28944541 to 28944678
writeRegister(0x01, 0xFF); // CS1 - 28944691 to 28944832
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28957910 to 28958043
writeRegister(0x00, 0xFF); // CS0 - 28958057 to 28958193
writeRegister(0x01, 0xFF); // CS1 - 28958207 to 28958348
writeRegister(0x0B, 0x0D); // RC Ack Config - 28958361 to 28958496
writeRegister(0x08, 0x31); // Unknown - 28958510 to 28958644
writeRegister(0x0C, 0x02); // Unknown - 28958658 to 28958792
writeRegister(0x00, 0xFF); // CS0 - 28958807 to 28958943
writeRegister(0x01, 0xFF); // CS1 - 28958957 to 28959098
writeRegister(0x07, 0x1A); // Channel Selection - 28959113 to 28959248
writeRegister(0x0E, 0x5A); // ADDR - 28959262 to 28959403
writeRegister(0x0F, 0x00); // ADDR - 28959412 to 28959549
writeRegister(0x10, 0x5A); // ADDR - 28959560 to 28959698
writeRegister(0x11, 0x5A); // PEER - 28959708 to 28959847
writeRegister(0x12, 0x00); // PEER - 28959857 to 28959990
writeRegister(0x13, 0x5A); // PEER - 28960004 to 28960143
writeRegister(0x14, 0x1F); // TX Length - 28960154 to 28960294
writeRegister(0x02, 0x40); // Int1Msk - 28960303 to 28960444
writeRegister(0x03, 0x00); // Int2Msk - 28960450 to 28960583
writeRegister(0x00, 0xFF); // CS0 - 28960597 to 28960741
writeRegister(0x01, 0xFF); // CS1 - 28960747 to 28960888
writeRegister(0x16, 0xC0); // FIFO CTRL - 28960902 to 28961036
writeRegister(0x40, 0x03); // TX Buffer - 28961050 to 28961185
writeRegister(0x41, 0x09); // TX Buffer - 28961198 to 28961333
writeRegister(0x44, 0x23); // TX Buffer - 28961342 to 28961480
writeRegister(0x45, 0x01); // TX Buffer - 28961491 to 28961628
writeRegister(0x46, 0x13); // TX Buffer - 28961639 to 28961777
writeRegister(0x04, 0x07); // TX - 28961787 to 28961925
delay(12); // Delay 12184 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28973972 to 28974109
writeRegister(0x00, 0xFF); // CS0 - 28974115 to 28974256
writeRegister(0x01, 0xFF); // CS1 - 28974265 to 28974405
writeRegister(0x0B, 0x1D); // RC Ack Config - 28974420 to 28974559
writeRegister(0x16, 0x10); // FIFO CTRL - 28974570 to 28974707
writeRegister(0x00, 0xFF); // CS0 - 28974718 to 28974857
writeRegister(0x01, 0xFF); // CS1 - 28974871 to 28975015
writeRegister(0x07, 0x1A); // Channel Selection - 28975027 to 28975162
writeRegister(0x0E, 0x5A); // ADDR - 28975176 to 28975312
writeRegister(0x0F, 0x00); // ADDR - 28975326 to 28975460
writeRegister(0x10, 0x5A); // ADDR - 28975474 to 28975610
writeRegister(0x11, 0x5A); // PEER - 28975622 to 28975757
writeRegister(0x12, 0x00); // PEER - 28975771 to 28975904
writeRegister(0x13, 0x5A); // PEER - 28975918 to 28976054
writeRegister(0x04, 0x02); // RX Enable - 28976068 to 28976201
writeRegister(0x02, 0x80); // Int1Msk - 28976215 to 28976348
writeRegister(0x03, 0x00); // Int2Msk - 28976358 to 28976491
writeRegister(0x00, 0xFF); // CS0 - 28976505 to 28976646
writeRegister(0x01, 0xFF); // CS1 - 28976655 to 28976795
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 28990024 to 28990157
writeRegister(0x00, 0xFF); // CS0 - 28990170 to 28990310
writeRegister(0x01, 0xFF); // CS1 - 28990320 to 28990460
writeRegister(0x0B, 0x0D); // RC Ack Config - 28990475 to 28990611
writeRegister(0x08, 0x31); // Unknown - 28990624 to 28990759
writeRegister(0x0C, 0x02); // Unknown - 28990772 to 28990905
writeRegister(0x00, 0xFF); // CS0 - 28990921 to 28991060
writeRegister(0x01, 0xFF); // CS1 - 28991070 to 28991212
writeRegister(0x07, 0x1A); // Channel Selection - 28991226 to 28991365
writeRegister(0x0E, 0x5A); // ADDR - 28991379 to 28991515
writeRegister(0x0F, 0x00); // ADDR - 28991529 to 28991663
writeRegister(0x10, 0x5A); // ADDR - 28991677 to 28991811
writeRegister(0x11, 0x5A); // PEER - 28991825 to 28991960
writeRegister(0x12, 0x00); // PEER - 28991974 to 28992107
writeRegister(0x13, 0x5A); // PEER - 28992118 to 28992257
writeRegister(0x14, 0x1F); // TX Length - 28992270 to 28992406
writeRegister(0x02, 0x40); // Int1Msk - 28992420 to 28992553
writeRegister(0x03, 0x00); // Int2Msk - 28992567 to 28992700
writeRegister(0x00, 0xFF); // CS0 - 28992710 to 28992850
writeRegister(0x01, 0xFF); // CS1 - 28992864 to 28993000
writeRegister(0x16, 0xC0); // FIFO CTRL - 28993015 to 28993153
writeRegister(0x40, 0x03); // TX Buffer - 28993164 to 28993297
writeRegister(0x41, 0x09); // TX Buffer - 28993311 to 28993445
writeRegister(0x44, 0x23); // TX Buffer - 28993459 to 28993595
writeRegister(0x45, 0x01); // TX Buffer - 28993608 to 28993743
writeRegister(0x46, 0x13); // TX Buffer - 28993755 to 28993892
writeRegister(0x04, 0x07); // TX - 28993904 to 28994040
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29005937 to 29006070
writeRegister(0x00, 0xFF); // CS0 - 29006084 to 29006221
writeRegister(0x01, 0xFF); // CS1 - 29006234 to 29006375
writeRegister(0x0B, 0x1D); // RC Ack Config - 29006389 to 29006526
writeRegister(0x16, 0x10); // FIFO CTRL - 29006538 to 29006673
writeRegister(0x00, 0xFF); // CS0 - 29006686 to 29006830
writeRegister(0x01, 0xFF); // CS1 - 29006836 to 29006976
writeRegister(0x07, 0x1A); // Channel Selection - 29006992 to 29007135
writeRegister(0x0E, 0x5A); // ADDR - 29007142 to 29007281
writeRegister(0x0F, 0x00); // ADDR - 29007295 to 29007429
writeRegister(0x10, 0x5A); // ADDR - 29007439 to 29007577
writeRegister(0x11, 0x5A); // PEER - 29007588 to 29007726
writeRegister(0x12, 0x00); // PEER - 29007740 to 29007873
writeRegister(0x13, 0x5A); // PEER - 29007883 to 29008023
writeRegister(0x04, 0x02); // RX Enable - 29008033 to 29008166
writeRegister(0x02, 0x80); // Int1Msk - 29008180 to 29008313
writeRegister(0x03, 0x00); // Int2Msk - 29008327 to 29008460
writeRegister(0x00, 0xFF); // CS0 - 29008470 to 29008610
writeRegister(0x01, 0xFF); // CS1 - 29008624 to 29008768
delay(13); // Delay 13357 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29021993 to 29022125
writeRegister(0x00, 0xFF); // CS0 - 29022136 to 29022275
writeRegister(0x01, 0xFF); // CS1 - 29022289 to 29022433
writeRegister(0x0B, 0x0D); // RC Ack Config - 29022440 to 29022580
writeRegister(0x08, 0x31); // Unknown - 29022589 to 29022728
writeRegister(0x0C, 0x02); // Unknown - 29022737 to 29022877
writeRegister(0x00, 0xFF); // CS0 - 29022886 to 29023025
writeRegister(0x01, 0xFF); // CS1 - 29023039 to 29023183
writeRegister(0x07, 0x1A); // Channel Selection - 29023195 to 29023330
writeRegister(0x0E, 0x5A); // ADDR - 29023345 to 29023484
writeRegister(0x0F, 0x00); // ADDR - 29023494 to 29023628
writeRegister(0x10, 0x5A); // ADDR - 29023642 to 29023777
writeRegister(0x11, 0x5A); // PEER - 29023790 to 29023929
writeRegister(0x12, 0x00); // PEER - 29023939 to 29024073
writeRegister(0x13, 0x5A); // PEER - 29024086 to 29024222
writeRegister(0x14, 0x1F); // TX Length - 29024236 to 29024376
writeRegister(0x02, 0x40); // Int1Msk - 29024385 to 29024518
writeRegister(0x03, 0x00); // Int2Msk - 29024532 to 29024665
writeRegister(0x00, 0xFF); // CS0 - 29024679 to 29024815
writeRegister(0x01, 0xFF); // CS1 - 29024829 to 29024969
writeRegister(0x16, 0xC0); // FIFO CTRL - 29024984 to 29025119
writeRegister(0x40, 0x03); // TX Buffer - 29025132 to 29025266
writeRegister(0x41, 0x09); // TX Buffer - 29025276 to 29025414
writeRegister(0x44, 0x23); // TX Buffer - 29025424 to 29025564
writeRegister(0x45, 0x01); // TX Buffer - 29025573 to 29025713
writeRegister(0x46, 0x13); // TX Buffer - 29025721 to 29025859
writeRegister(0x04, 0x07); // TX - 29025870 to 29026011
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29037903 to 29038035
writeRegister(0x00, 0xFF); // CS0 - 29038049 to 29038190
writeRegister(0x01, 0xFF); // CS1 - 29038199 to 29038339
writeRegister(0x0B, 0x1D); // RC Ack Config - 29038354 to 29038493
writeRegister(0x16, 0x10); // FIFO CTRL - 29038504 to 29038641
writeRegister(0x00, 0xFF); // CS0 - 29038652 to 29038791
writeRegister(0x01, 0xFF); // CS1 - 29038805 to 29038943
writeRegister(0x07, 0x1A); // Channel Selection - 29038957 to 29039096
writeRegister(0x0E, 0x5A); // ADDR - 29039110 to 29039246
writeRegister(0x0F, 0x00); // ADDR - 29039260 to 29039394
writeRegister(0x10, 0x5A); // ADDR - 29039408 to 29039543
writeRegister(0x11, 0x5A); // PEER - 29039556 to 29039693
writeRegister(0x12, 0x00); // PEER - 29039705 to 29039838
writeRegister(0x13, 0x5A); // PEER - 29039852 to 29039988
writeRegister(0x04, 0x02); // RX Enable - 29040002 to 29040135
writeRegister(0x02, 0x80); // Int1Msk - 29040149 to 29040282
writeRegister(0x03, 0x00); // Int2Msk - 29040292 to 29040425
writeRegister(0x00, 0xFF); // CS0 - 29040439 to 29040583
writeRegister(0x01, 0xFF); // CS1 - 29040589 to 29040729
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29053958 to 29054091
writeRegister(0x00, 0xFF); // CS0 - 29054105 to 29054248
writeRegister(0x01, 0xFF); // CS1 - 29054254 to 29054396
writeRegister(0x0B, 0x0D); // RC Ack Config - 29054409 to 29054545
writeRegister(0x08, 0x31); // Unknown - 29054558 to 29054693
writeRegister(0x0C, 0x02); // Unknown - 29054706 to 29054839
writeRegister(0x00, 0xFF); // CS0 - 29054855 to 29054998
writeRegister(0x01, 0xFF); // CS1 - 29055004 to 29055146
writeRegister(0x07, 0x1A); // Channel Selection - 29055160 to 29055299
writeRegister(0x0E, 0x5A); // ADDR - 29055310 to 29055449
writeRegister(0x0F, 0x00); // ADDR - 29055463 to 29055597
writeRegister(0x10, 0x5A); // ADDR - 29055611 to 29055745
writeRegister(0x11, 0x5A); // PEER - 29055759 to 29055894
writeRegister(0x12, 0x00); // PEER - 29055908 to 29056041
writeRegister(0x13, 0x5A); // PEER - 29056052 to 29056191
writeRegister(0x14, 0x1F); // TX Length - 29056205 to 29056340
writeRegister(0x02, 0x40); // Int1Msk - 29056354 to 29056487
writeRegister(0x03, 0x00); // Int2Msk - 29056498 to 29056631
writeRegister(0x00, 0xFF); // CS0 - 29056644 to 29056784
writeRegister(0x01, 0xFF); // CS1 - 29056794 to 29056936
writeRegister(0x16, 0xC0); // FIFO CTRL - 29056949 to 29057084
writeRegister(0x40, 0x03); // TX Buffer - 29057098 to 29057231
writeRegister(0x41, 0x09); // TX Buffer - 29057245 to 29057379
writeRegister(0x44, 0x23); // TX Buffer - 29057393 to 29057529
writeRegister(0x45, 0x01); // TX Buffer - 29057542 to 29057677
writeRegister(0x46, 0x13); // TX Buffer - 29057689 to 29057826
writeRegister(0x04, 0x07); // TX - 29057838 to 29057974
delay(12); // Delay 12181 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29070022 to 29070155
writeRegister(0x00, 0xFF); // CS0 - 29070169 to 29070308
writeRegister(0x01, 0xFF); // CS1 - 29070319 to 29070460
writeRegister(0x0B, 0x1D); // RC Ack Config - 29070474 to 29070614
writeRegister(0x16, 0x10); // FIFO CTRL - 29070623 to 29070761
writeRegister(0x00, 0xFF); // CS0 - 29070771 to 29070912
writeRegister(0x01, 0xFF); // CS1 - 29070925 to 29071061
writeRegister(0x07, 0x1A); // Channel Selection - 29071077 to 29071216
writeRegister(0x0E, 0x5A); // ADDR - 29071230 to 29071366
writeRegister(0x0F, 0x00); // ADDR - 29071379 to 29071514
writeRegister(0x10, 0x5A); // ADDR - 29071527 to 29071662
writeRegister(0x11, 0x5A); // PEER - 29071676 to 29071811
writeRegister(0x12, 0x00); // PEER - 29071825 to 29071958
writeRegister(0x13, 0x5A); // PEER - 29071972 to 29072109
writeRegister(0x04, 0x02); // RX Enable - 29072121 to 29072256
writeRegister(0x02, 0x80); // Int1Msk - 29072268 to 29072401
writeRegister(0x03, 0x00); // Int2Msk - 29072412 to 29072545
writeRegister(0x00, 0xFF); // CS0 - 29072559 to 29072702
writeRegister(0x01, 0xFF); // CS1 - 29072709 to 29072850
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29085928 to 29086061
writeRegister(0x00, 0xFF); // CS0 - 29086075 to 29086211
writeRegister(0x01, 0xFF); // CS1 - 29086225 to 29086366
writeRegister(0x0B, 0x0D); // RC Ack Config - 29086379 to 29086514
writeRegister(0x08, 0x31); // Unknown - 29086528 to 29086662
writeRegister(0x0C, 0x02); // Unknown - 29086676 to 29086810
writeRegister(0x00, 0xFF); // CS0 - 29086825 to 29086961
writeRegister(0x01, 0xFF); // CS1 - 29086975 to 29087116
writeRegister(0x07, 0x1A); // Channel Selection - 29087131 to 29087266
writeRegister(0x0E, 0x5A); // ADDR - 29087280 to 29087419
writeRegister(0x0F, 0x00); // ADDR - 29087430 to 29087567
writeRegister(0x10, 0x5A); // ADDR - 29087578 to 29087716
writeRegister(0x11, 0x5A); // PEER - 29087726 to 29087865
writeRegister(0x12, 0x00); // PEER - 29087875 to 29088016
writeRegister(0x13, 0x5A); // PEER - 29088022 to 29088161
writeRegister(0x14, 0x1F); // TX Length - 29088172 to 29088312
writeRegister(0x02, 0x40); // Int1Msk - 29088324 to 29088458
writeRegister(0x03, 0x00); // Int2Msk - 29088468 to 29088601
writeRegister(0x00, 0xFF); // CS0 - 29088615 to 29088759
writeRegister(0x01, 0xFF); // CS1 - 29088765 to 29088906
writeRegister(0x16, 0xC0); // FIFO CTRL - 29088920 to 29089054
writeRegister(0x40, 0x03); // TX Buffer - 29089068 to 29089203
writeRegister(0x41, 0x09); // TX Buffer - 29089216 to 29089351
writeRegister(0x44, 0x23); // TX Buffer - 29089364 to 29089498
writeRegister(0x45, 0x01); // TX Buffer - 29089512 to 29089646
writeRegister(0x46, 0x13); // TX Buffer - 29089657 to 29089795
writeRegister(0x04, 0x07); // TX - 29089809 to 29089943
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29101990 to 29102123
writeRegister(0x00, 0xFF); // CS0 - 29102133 to 29102274
writeRegister(0x01, 0xFF); // CS1 - 29102286 to 29102424
writeRegister(0x0B, 0x1D); // RC Ack Config - 29102438 to 29102577
writeRegister(0x16, 0x10); // FIFO CTRL - 29102591 to 29102725
writeRegister(0x00, 0xFF); // CS0 - 29102736 to 29102875
writeRegister(0x01, 0xFF); // CS1 - 29102889 to 29103033
writeRegister(0x07, 0x1A); // Channel Selection - 29103045 to 29103180
writeRegister(0x0E, 0x5A); // ADDR - 29103194 to 29103335
writeRegister(0x0F, 0x00); // ADDR - 29103344 to 29103478
writeRegister(0x10, 0x5A); // ADDR - 29103492 to 29103628
writeRegister(0x11, 0x5A); // PEER - 29103640 to 29103779
writeRegister(0x12, 0x00); // PEER - 29103789 to 29103922
writeRegister(0x13, 0x5A); // PEER - 29103936 to 29104072
writeRegister(0x04, 0x02); // RX Enable - 29104086 to 29104219
writeRegister(0x02, 0x80); // Int1Msk - 29104233 to 29104366
writeRegister(0x03, 0x00); // Int2Msk - 29104376 to 29104509
writeRegister(0x00, 0xFF); // CS0 - 29104523 to 29104664
writeRegister(0x01, 0xFF); // CS1 - 29104673 to 29104813
delay(13); // Delay 13227 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29117908 to 29118040
writeRegister(0x00, 0xFF); // CS0 - 29118054 to 29118198
writeRegister(0x01, 0xFF); // CS1 - 29118204 to 29118344
writeRegister(0x0B, 0x0D); // RC Ack Config - 29118358 to 29118495
writeRegister(0x08, 0x31); // Unknown - 29118507 to 29118643
writeRegister(0x0C, 0x02); // Unknown - 29118655 to 29118789
writeRegister(0x00, 0xFF); // CS0 - 29118804 to 29118948
writeRegister(0x01, 0xFF); // CS1 - 29118954 to 29119094
writeRegister(0x07, 0x1A); // Channel Selection - 29119110 to 29119253
writeRegister(0x0E, 0x5A); // ADDR - 29119260 to 29119399
writeRegister(0x0F, 0x00); // ADDR - 29119412 to 29119547
writeRegister(0x10, 0x5A); // ADDR - 29119557 to 29119695
writeRegister(0x11, 0x5A); // PEER - 29119705 to 29119844
writeRegister(0x12, 0x00); // PEER - 29119858 to 29119991
writeRegister(0x13, 0x5A); // PEER - 29120001 to 29120140
writeRegister(0x14, 0x1F); // TX Length - 29120151 to 29120291
writeRegister(0x02, 0x40); // Int1Msk - 29120304 to 29120437
writeRegister(0x03, 0x00); // Int2Msk - 29120447 to 29120580
writeRegister(0x00, 0xFF); // CS0 - 29120594 to 29120735
writeRegister(0x01, 0xFF); // CS1 - 29120744 to 29120884
writeRegister(0x16, 0xC0); // FIFO CTRL - 29120899 to 29121034
writeRegister(0x40, 0x03); // TX Buffer - 29121047 to 29121181
writeRegister(0x41, 0x09); // TX Buffer - 29121195 to 29121330
writeRegister(0x44, 0x23); // TX Buffer - 29121343 to 29121477
writeRegister(0x45, 0x01); // TX Buffer - 29121491 to 29121625
writeRegister(0x46, 0x13); // TX Buffer - 29121639 to 29121774
writeRegister(0x04, 0x07); // TX - 29121788 to 29121922
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29133969 to 29134102
writeRegister(0x00, 0xFF); // CS0 - 29134112 to 29134253
writeRegister(0x01, 0xFF); // CS1 - 29134266 to 29134402
writeRegister(0x0B, 0x1D); // RC Ack Config - 29134417 to 29134558
writeRegister(0x16, 0x10); // FIFO CTRL - 29134570 to 29134706
writeRegister(0x00, 0xFF); // CS0 - 29134718 to 29134854
writeRegister(0x01, 0xFF); // CS1 - 29134868 to 29135008
writeRegister(0x07, 0x1A); // Channel Selection - 29135024 to 29135159
writeRegister(0x0E, 0x5A); // ADDR - 29135174 to 29135313
writeRegister(0x0F, 0x00); // ADDR - 29135323 to 29135465
writeRegister(0x10, 0x5A); // ADDR - 29135471 to 29135612
writeRegister(0x11, 0x5A); // PEER - 29135619 to 29135758
writeRegister(0x12, 0x00); // PEER - 29135768 to 29135902
writeRegister(0x13, 0x5A); // PEER - 29135915 to 29136057
writeRegister(0x04, 0x02); // RX Enable - 29136065 to 29136198
writeRegister(0x02, 0x80); // Int1Msk - 29136212 to 29136345
writeRegister(0x03, 0x00); // Int2Msk - 29136355 to 29136495
writeRegister(0x00, 0xFF); // CS0 - 29136502 to 29136643
writeRegister(0x01, 0xFF); // CS1 - 29136652 to 29136792
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29150025 to 29150157
writeRegister(0x00, 0xFF); // CS0 - 29150168 to 29150307
writeRegister(0x01, 0xFF); // CS1 - 29150321 to 29150459
writeRegister(0x0B, 0x0D); // RC Ack Config - 29150472 to 29150615
writeRegister(0x08, 0x31); // Unknown - 29150621 to 29150755
writeRegister(0x0C, 0x02); // Unknown - 29150769 to 29150904
writeRegister(0x00, 0xFF); // CS0 - 29150918 to 29151057
writeRegister(0x01, 0xFF); // CS1 - 29151071 to 29151209
writeRegister(0x07, 0x1A); // Channel Selection - 29151223 to 29151362
writeRegister(0x0E, 0x5A); // ADDR - 29151377 to 29151512
writeRegister(0x0F, 0x00); // ADDR - 29151526 to 29151660
writeRegister(0x10, 0x5A); // ADDR - 29151674 to 29151809
writeRegister(0x11, 0x5A); // PEER - 29151822 to 29151959
writeRegister(0x12, 0x00); // PEER - 29151971 to 29152106
writeRegister(0x13, 0x5A); // PEER - 29152118 to 29152254
writeRegister(0x14, 0x1F); // TX Length - 29152268 to 29152403
writeRegister(0x02, 0x40); // Int1Msk - 29152417 to 29152550
writeRegister(0x03, 0x00); // Int2Msk - 29152564 to 29152697
writeRegister(0x00, 0xFF); // CS0 - 29152708 to 29152847
writeRegister(0x01, 0xFF); // CS1 - 29152861 to 29153005
writeRegister(0x16, 0xC0); // FIFO CTRL - 29153012 to 29153152
writeRegister(0x40, 0x03); // TX Buffer - 29153161 to 29153302
writeRegister(0x41, 0x09); // TX Buffer - 29153308 to 29153444
writeRegister(0x44, 0x23); // TX Buffer - 29153456 to 29153592
writeRegister(0x45, 0x01); // TX Buffer - 29153605 to 29153740
writeRegister(0x46, 0x13); // TX Buffer - 29153753 to 29153889
writeRegister(0x04, 0x07); // TX - 29153902 to 29154037
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29165934 to 29166067
writeRegister(0x00, 0xFF); // CS0 - 29166081 to 29166217
writeRegister(0x01, 0xFF); // CS1 - 29166231 to 29166372
writeRegister(0x0B, 0x1D); // RC Ack Config - 29166386 to 29166523
writeRegister(0x16, 0x10); // FIFO CTRL - 29166536 to 29166670
writeRegister(0x00, 0xFF); // CS0 - 29166684 to 29166823
writeRegister(0x01, 0xFF); // CS1 - 29166833 to 29166975
writeRegister(0x07, 0x1A); // Channel Selection - 29166989 to 29167128
writeRegister(0x0E, 0x5A); // ADDR - 29167139 to 29167278
writeRegister(0x0F, 0x00); // ADDR - 29167292 to 29167426
writeRegister(0x10, 0x5A); // ADDR - 29167440 to 29167574
writeRegister(0x11, 0x5A); // PEER - 29167588 to 29167723
writeRegister(0x12, 0x00); // PEER - 29167737 to 29167870
writeRegister(0x13, 0x5A); // PEER - 29167881 to 29168020
writeRegister(0x04, 0x02); // RX Enable - 29168034 to 29168167
writeRegister(0x02, 0x80); // Int1Msk - 29168177 to 29168310
writeRegister(0x03, 0x00); // Int2Msk - 29168324 to 29168457
writeRegister(0x00, 0xFF); // CS0 - 29168471 to 29168607
writeRegister(0x01, 0xFF); // CS1 - 29168621 to 29168761
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29181990 to 29182123
writeRegister(0x00, 0xFF); // CS0 - 29182136 to 29182274
writeRegister(0x01, 0xFF); // CS1 - 29182286 to 29182426
writeRegister(0x0B, 0x0D); // RC Ack Config - 29182441 to 29182577
writeRegister(0x08, 0x31); // Unknown - 29182590 to 29182725
writeRegister(0x0C, 0x02); // Unknown - 29182738 to 29182871
writeRegister(0x00, 0xFF); // CS0 - 29182886 to 29183024
writeRegister(0x01, 0xFF); // CS1 - 29183036 to 29183176
writeRegister(0x07, 0x1A); // Channel Selection - 29183192 to 29183327
writeRegister(0x0E, 0x5A); // ADDR - 29183342 to 29183481
writeRegister(0x0F, 0x00); // ADDR - 29183491 to 29183629
writeRegister(0x10, 0x5A); // ADDR - 29183639 to 29183777
writeRegister(0x11, 0x5A); // PEER - 29183788 to 29183926
writeRegister(0x12, 0x00); // PEER - 29183937 to 29184070
writeRegister(0x13, 0x5A); // PEER - 29184084 to 29184223
writeRegister(0x14, 0x1F); // TX Length - 29184233 to 29184372
writeRegister(0x02, 0x40); // Int1Msk - 29184382 to 29184522
writeRegister(0x03, 0x00); // Int2Msk - 29184529 to 29184663
writeRegister(0x00, 0xFF); // CS0 - 29184676 to 29184820
writeRegister(0x01, 0xFF); // CS1 - 29184826 to 29184966
writeRegister(0x16, 0xC0); // FIFO CTRL - 29184981 to 29185116
writeRegister(0x40, 0x03); // TX Buffer - 29185130 to 29185263
writeRegister(0x41, 0x09); // TX Buffer - 29185277 to 29185411
writeRegister(0x44, 0x23); // TX Buffer - 29185422 to 29185561
writeRegister(0x45, 0x01); // TX Buffer - 29185570 to 29185709
writeRegister(0x46, 0x13); // TX Buffer - 29185718 to 29185858
writeRegister(0x04, 0x07); // TX - 29185867 to 29186006
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29197903 to 29198036
writeRegister(0x00, 0xFF); // CS0 - 29198046 to 29198187
writeRegister(0x01, 0xFF); // CS1 - 29198200 to 29198336
writeRegister(0x0B, 0x1D); // RC Ack Config - 29198351 to 29198492
writeRegister(0x16, 0x10); // FIFO CTRL - 29198504 to 29198640
writeRegister(0x00, 0xFF); // CS0 - 29198649 to 29198788
writeRegister(0x01, 0xFF); // CS1 - 29198802 to 29198946
writeRegister(0x07, 0x1A); // Channel Selection - 29198958 to 29199093
writeRegister(0x0E, 0x5A); // ADDR - 29199108 to 29199251
writeRegister(0x0F, 0x00); // ADDR - 29199257 to 29199391
writeRegister(0x10, 0x5A); // ADDR - 29199405 to 29199540
writeRegister(0x11, 0x5A); // PEER - 29199553 to 29199695
writeRegister(0x12, 0x00); // PEER - 29199702 to 29199836
writeRegister(0x13, 0x5A); // PEER - 29199849 to 29199985
writeRegister(0x04, 0x02); // RX Enable - 29199999 to 29200132
writeRegister(0x02, 0x80); // Int1Msk - 29200146 to 29200279
writeRegister(0x03, 0x00); // Int2Msk - 29200289 to 29200423
writeRegister(0x00, 0xFF); // CS0 - 29200436 to 29200577
writeRegister(0x01, 0xFF); // CS1 - 29200586 to 29200726
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29213959 to 29214088
writeRegister(0x00, 0xFF); // CS0 - 29214102 to 29214241
writeRegister(0x01, 0xFF); // CS1 - 29214252 to 29214393
writeRegister(0x0B, 0x0D); // RC Ack Config - 29214406 to 29214541
writeRegister(0x08, 0x31); // Unknown - 29214555 to 29214689
writeRegister(0x0C, 0x02); // Unknown - 29214703 to 29214838
writeRegister(0x00, 0xFF); // CS0 - 29214852 to 29214991
writeRegister(0x01, 0xFF); // CS1 - 29215002 to 29215143
writeRegister(0x07, 0x1A); // Channel Selection - 29215157 to 29215296
writeRegister(0x0E, 0x5A); // ADDR - 29215311 to 29215446
writeRegister(0x0F, 0x00); // ADDR - 29215460 to 29215594
writeRegister(0x10, 0x5A); // ADDR - 29215608 to 29215743
writeRegister(0x11, 0x5A); // PEER - 29215756 to 29215892
writeRegister(0x12, 0x00); // PEER - 29215905 to 29216040
writeRegister(0x13, 0x5A); // PEER - 29216049 to 29216188
writeRegister(0x14, 0x1F); // TX Length - 29216202 to 29216337
writeRegister(0x02, 0x40); // Int1Msk - 29216351 to 29216484
writeRegister(0x03, 0x00); // Int2Msk - 29216498 to 29216631
writeRegister(0x00, 0xFF); // CS0 - 29216642 to 29216781
writeRegister(0x01, 0xFF); // CS1 - 29216795 to 29216933
writeRegister(0x16, 0xC0); // FIFO CTRL - 29216946 to 29217086
writeRegister(0x40, 0x03); // TX Buffer - 29217095 to 29217230
writeRegister(0x41, 0x09); // TX Buffer - 29217242 to 29217378
writeRegister(0x44, 0x23); // TX Buffer - 29217390 to 29217526
writeRegister(0x45, 0x01); // TX Buffer - 29217539 to 29217674
writeRegister(0x46, 0x13); // TX Buffer - 29217687 to 29217823
writeRegister(0x04, 0x07); // TX - 29217836 to 29217971
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29230017 to 29230149
writeRegister(0x00, 0xFF); // CS0 - 29230163 to 29230299
writeRegister(0x01, 0xFF); // CS1 - 29230313 to 29230453
writeRegister(0x0B, 0x1D); // RC Ack Config - 29230468 to 29230604
writeRegister(0x16, 0x10); // FIFO CTRL - 29230618 to 29230752
writeRegister(0x00, 0xFF); // CS0 - 29230766 to 29230909
writeRegister(0x01, 0xFF); // CS1 - 29230916 to 29231057
writeRegister(0x07, 0x1A); // Channel Selection - 29231071 to 29231213
writeRegister(0x0E, 0x5A); // ADDR - 29231221 to 29231360
writeRegister(0x0F, 0x00); // ADDR - 29231374 to 29231508
writeRegister(0x10, 0x5A); // ADDR - 29231519 to 29231657
writeRegister(0x11, 0x5A); // PEER - 29231667 to 29231806
writeRegister(0x12, 0x00); // PEER - 29231819 to 29231953
writeRegister(0x13, 0x5A); // PEER - 29231963 to 29232102
writeRegister(0x04, 0x02); // RX Enable - 29232112 to 29232246
writeRegister(0x02, 0x80); // Int1Msk - 29232259 to 29232393
writeRegister(0x03, 0x00); // Int2Msk - 29232406 to 29232541
writeRegister(0x00, 0xFF); // CS0 - 29232550 to 29232689
writeRegister(0x01, 0xFF); // CS1 - 29232703 to 29232847
delay(13); // Delay 13209 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29245923 to 29246056
writeRegister(0x00, 0xFF); // CS0 - 29246066 to 29246207
writeRegister(0x01, 0xFF); // CS1 - 29246219 to 29246357
writeRegister(0x0B, 0x0D); // RC Ack Config - 29246370 to 29246510
writeRegister(0x08, 0x31); // Unknown - 29246519 to 29246661
writeRegister(0x0C, 0x02); // Unknown - 29246667 to 29246801
writeRegister(0x00, 0xFF); // CS0 - 29246816 to 29246957
writeRegister(0x01, 0xFF); // CS1 - 29246969 to 29247106
writeRegister(0x07, 0x1A); // Channel Selection - 29247125 to 29247260
writeRegister(0x0E, 0x5A); // ADDR - 29247275 to 29247412
writeRegister(0x0F, 0x00); // ADDR - 29247424 to 29247560
writeRegister(0x10, 0x5A); // ADDR - 29247572 to 29247707
writeRegister(0x11, 0x5A); // PEER - 29247721 to 29247856
writeRegister(0x12, 0x00); // PEER - 29247870 to 29248003
writeRegister(0x13, 0x5A); // PEER - 29248017 to 29248152
writeRegister(0x14, 0x1F); // TX Length - 29248166 to 29248309
writeRegister(0x02, 0x40); // Int1Msk - 29248315 to 29248449
writeRegister(0x03, 0x00); // Int2Msk - 29248462 to 29248596
writeRegister(0x00, 0xFF); // CS0 - 29248606 to 29248747
writeRegister(0x01, 0xFF); // CS1 - 29248759 to 29248903
writeRegister(0x16, 0xC0); // FIFO CTRL - 29248911 to 29249049
writeRegister(0x40, 0x03); // TX Buffer - 29249059 to 29249200
writeRegister(0x41, 0x09); // TX Buffer - 29249207 to 29249348
writeRegister(0x44, 0x23); // TX Buffer - 29249355 to 29249497
writeRegister(0x45, 0x01); // TX Buffer - 29249503 to 29249637
writeRegister(0x46, 0x13); // TX Buffer - 29249651 to 29249794
writeRegister(0x04, 0x07); // TX - 29249800 to 29249934
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29261981 to 29262114
writeRegister(0x00, 0xFF); // CS0 - 29262128 to 29262271
writeRegister(0x01, 0xFF); // CS1 - 29262277 to 29262419
writeRegister(0x0B, 0x1D); // RC Ack Config - 29262433 to 29262576
writeRegister(0x16, 0x10); // FIFO CTRL - 29262582 to 29262716
writeRegister(0x00, 0xFF); // CS0 - 29262730 to 29262871
writeRegister(0x01, 0xFF); // CS1 - 29262880 to 29263020
writeRegister(0x07, 0x1A); // Channel Selection - 29263036 to 29263174
writeRegister(0x0E, 0x5A); // ADDR - 29263189 to 29263325
writeRegister(0x0F, 0x00); // ADDR - 29263338 to 29263474
writeRegister(0x10, 0x5A); // ADDR - 29263486 to 29263621
writeRegister(0x11, 0x5A); // PEER - 29263635 to 29263770
writeRegister(0x12, 0x00); // PEER - 29263784 to 29263917
writeRegister(0x13, 0x5A); // PEER - 29263927 to 29264066
writeRegister(0x04, 0x02); // RX Enable - 29264080 to 29264213
writeRegister(0x02, 0x80); // Int1Msk - 29264224 to 29264357
writeRegister(0x03, 0x00); // Int2Msk - 29264371 to 29264504
writeRegister(0x00, 0xFF); // CS0 - 29264518 to 29264655
writeRegister(0x01, 0xFF); // CS1 - 29264668 to 29264809
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29278036 to 29278169
writeRegister(0x00, 0xFF); // CS0 - 29278183 to 29278319
writeRegister(0x01, 0xFF); // CS1 - 29278333 to 29278474
writeRegister(0x0B, 0x0D); // RC Ack Config - 29278487 to 29278622
writeRegister(0x08, 0x31); // Unknown - 29278636 to 29278770
writeRegister(0x0C, 0x02); // Unknown - 29278784 to 29278918
writeRegister(0x00, 0xFF); // CS0 - 29278933 to 29279069
writeRegister(0x01, 0xFF); // CS1 - 29279083 to 29279224
writeRegister(0x07, 0x1A); // Channel Selection - 29279239 to 29279374
writeRegister(0x0E, 0x5A); // ADDR - 29279388 to 29279527
writeRegister(0x0F, 0x00); // ADDR - 29279538 to 29279675
writeRegister(0x10, 0x5A); // ADDR - 29279686 to 29279824
writeRegister(0x11, 0x5A); // PEER - 29279834 to 29279973
writeRegister(0x12, 0x00); // PEER - 29279983 to 29280116
writeRegister(0x13, 0x5A); // PEER - 29280130 to 29280269
writeRegister(0x14, 0x1F); // TX Length - 29280280 to 29280420
writeRegister(0x02, 0x40); // Int1Msk - 29280432 to 29280566
writeRegister(0x03, 0x00); // Int2Msk - 29280576 to 29280709
writeRegister(0x00, 0xFF); // CS0 - 29280723 to 29280867
writeRegister(0x01, 0xFF); // CS1 - 29280873 to 29281014
writeRegister(0x16, 0xC0); // FIFO CTRL - 29281028 to 29281162
writeRegister(0x40, 0x03); // TX Buffer - 29281176 to 29281311
writeRegister(0x41, 0x09); // TX Buffer - 29281324 to 29281459
writeRegister(0x44, 0x23); // TX Buffer - 29281472 to 29281606
writeRegister(0x45, 0x01); // TX Buffer - 29281620 to 29281754
writeRegister(0x46, 0x13); // TX Buffer - 29281765 to 29281903
writeRegister(0x04, 0x07); // TX - 29281917 to 29282051
delay(12); // Delay 12033 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29293950 to 29294084
writeRegister(0x00, 0xFF); // CS0 - 29294093 to 29294232
writeRegister(0x01, 0xFF); // CS1 - 29294246 to 29294384
writeRegister(0x0B, 0x1D); // RC Ack Config - 29294398 to 29294537
writeRegister(0x16, 0x10); // FIFO CTRL - 29294551 to 29294685
writeRegister(0x00, 0xFF); // CS0 - 29294695 to 29294836
writeRegister(0x01, 0xFF); // CS1 - 29294849 to 29294993
writeRegister(0x07, 0x1A); // Channel Selection - 29295005 to 29295140
writeRegister(0x0E, 0x5A); // ADDR - 29295154 to 29295293
writeRegister(0x0F, 0x00); // ADDR - 29295304 to 29295438
writeRegister(0x10, 0x5A); // ADDR - 29295452 to 29295586
writeRegister(0x11, 0x5A); // PEER - 29295600 to 29295739
writeRegister(0x12, 0x00); // PEER - 29295749 to 29295882
writeRegister(0x13, 0x5A); // PEER - 29295896 to 29296032
writeRegister(0x04, 0x02); // RX Enable - 29296045 to 29296179
writeRegister(0x02, 0x80); // Int1Msk - 29296192 to 29296326
writeRegister(0x03, 0x00); // Int2Msk - 29296336 to 29296469
writeRegister(0x00, 0xFF); // CS0 - 29296483 to 29296624
writeRegister(0x01, 0xFF); // CS1 - 29296633 to 29296774
delay(13); // Delay 13368 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29310005 to 29310142
writeRegister(0x00, 0xFF); // CS0 - 29310148 to 29310289
writeRegister(0x01, 0xFF); // CS1 - 29310298 to 29310438
writeRegister(0x0B, 0x0D); // RC Ack Config - 29310452 to 29310595
writeRegister(0x08, 0x31); // Unknown - 29310601 to 29310737
writeRegister(0x0C, 0x02); // Unknown - 29310749 to 29310883
writeRegister(0x00, 0xFF); // CS0 - 29310898 to 29311039
writeRegister(0x01, 0xFF); // CS1 - 29311048 to 29311188
writeRegister(0x07, 0x1A); // Channel Selection - 29311204 to 29311343
writeRegister(0x0E, 0x5A); // ADDR - 29311357 to 29311493
writeRegister(0x0F, 0x00); // ADDR - 29311507 to 29311641
writeRegister(0x10, 0x5A); // ADDR - 29311654 to 29311789
writeRegister(0x11, 0x5A); // PEER - 29311803 to 29311938
writeRegister(0x12, 0x00); // PEER - 29311952 to 29312085
writeRegister(0x13, 0x5A); // PEER - 29312099 to 29312236
writeRegister(0x14, 0x1F); // TX Length - 29312248 to 29312385
writeRegister(0x02, 0x40); // Int1Msk - 29312398 to 29312531
writeRegister(0x03, 0x00); // Int2Msk - 29312545 to 29312678
writeRegister(0x00, 0xFF); // CS0 - 29312688 to 29312829
writeRegister(0x01, 0xFF); // CS1 - 29312842 to 29312978
writeRegister(0x16, 0xC0); // FIFO CTRL - 29312993 to 29313131
writeRegister(0x40, 0x03); // TX Buffer - 29313141 to 29313275
writeRegister(0x41, 0x09); // TX Buffer - 29313289 to 29313423
writeRegister(0x44, 0x23); // TX Buffer - 29313437 to 29313573
writeRegister(0x45, 0x01); // TX Buffer - 29313585 to 29313721
writeRegister(0x46, 0x13); // TX Buffer - 29313733 to 29313868
writeRegister(0x04, 0x07); // TX - 29313882 to 29314016
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29325915 to 29326048
writeRegister(0x00, 0xFF); // CS0 - 29326062 to 29326199
writeRegister(0x01, 0xFF); // CS1 - 29326211 to 29326353
writeRegister(0x0B, 0x1D); // RC Ack Config - 29326367 to 29326502
writeRegister(0x16, 0x10); // FIFO CTRL - 29326516 to 29326650
writeRegister(0x00, 0xFF); // CS0 - 29326664 to 29326808
writeRegister(0x01, 0xFF); // CS1 - 29326814 to 29326954
writeRegister(0x07, 0x1A); // Channel Selection - 29326970 to 29327108
writeRegister(0x0E, 0x5A); // ADDR - 29327120 to 29327259
writeRegister(0x0F, 0x00); // ADDR - 29327272 to 29327407
writeRegister(0x10, 0x5A); // ADDR - 29327420 to 29327555
writeRegister(0x11, 0x5A); // PEER - 29327569 to 29327704
writeRegister(0x12, 0x00); // PEER - 29327718 to 29327851
writeRegister(0x13, 0x5A); // PEER - 29327861 to 29328000
writeRegister(0x04, 0x02); // RX Enable - 29328014 to 29328147
writeRegister(0x02, 0x80); // Int1Msk - 29328158 to 29328291
writeRegister(0x03, 0x00); // Int2Msk - 29328305 to 29328438
writeRegister(0x00, 0xFF); // CS0 - 29328452 to 29328589
writeRegister(0x01, 0xFF); // CS1 - 29328602 to 29328743
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29341970 to 29342103
writeRegister(0x00, 0xFF); // CS0 - 29342117 to 29342253
writeRegister(0x01, 0xFF); // CS1 - 29342267 to 29342408
writeRegister(0x0B, 0x0D); // RC Ack Config - 29342418 to 29342556
writeRegister(0x08, 0x31); // Unknown - 29342570 to 29342704
writeRegister(0x0C, 0x02); // Unknown - 29342715 to 29342852
writeRegister(0x00, 0xFF); // CS0 - 29342867 to 29343003
writeRegister(0x01, 0xFF); // CS1 - 29343017 to 29343158
writeRegister(0x07, 0x1A); // Channel Selection - 29343173 to 29343308
writeRegister(0x0E, 0x5A); // ADDR - 29343322 to 29343461
writeRegister(0x0F, 0x00); // ADDR - 29343472 to 29343609
writeRegister(0x10, 0x5A); // ADDR - 29343620 to 29343758
writeRegister(0x11, 0x5A); // PEER - 29343768 to 29343907
writeRegister(0x12, 0x00); // PEER - 29343917 to 29344050
writeRegister(0x13, 0x5A); // PEER - 29344064 to 29344203
writeRegister(0x14, 0x1F); // TX Length - 29344214 to 29344354
writeRegister(0x02, 0x40); // Int1Msk - 29344363 to 29344496
writeRegister(0x03, 0x00); // Int2Msk - 29344510 to 29344643
writeRegister(0x00, 0xFF); // CS0 - 29344657 to 29344793
writeRegister(0x01, 0xFF); // CS1 - 29344807 to 29344948
writeRegister(0x16, 0xC0); // FIFO CTRL - 29344962 to 29345096
writeRegister(0x40, 0x03); // TX Buffer - 29345110 to 29345245
writeRegister(0x41, 0x09); // TX Buffer - 29345258 to 29345393
writeRegister(0x44, 0x23); // TX Buffer - 29345402 to 29345540
writeRegister(0x45, 0x01); // TX Buffer - 29345551 to 29345688
writeRegister(0x46, 0x13); // TX Buffer - 29345699 to 29345837
writeRegister(0x04, 0x07); // TX - 29345847 to 29345985
delay(12); // Delay 12176 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29358032 to 29358161
writeRegister(0x00, 0xFF); // CS0 - 29358175 to 29358316
writeRegister(0x01, 0xFF); // CS1 - 29358325 to 29358465
writeRegister(0x0B, 0x1D); // RC Ack Config - 29358480 to 29358619
writeRegister(0x16, 0x10); // FIFO CTRL - 29358630 to 29358767
writeRegister(0x00, 0xFF); // CS0 - 29358778 to 29358917
writeRegister(0x01, 0xFF); // CS1 - 29358931 to 29359069
writeRegister(0x07, 0x1A); // Channel Selection - 29359087 to 29359222
writeRegister(0x0E, 0x5A); // ADDR - 29359236 to 29359372
writeRegister(0x0F, 0x00); // ADDR - 29359386 to 29359520
writeRegister(0x10, 0x5A); // ADDR - 29359534 to 29359670
writeRegister(0x11, 0x5A); // PEER - 29359682 to 29359817
writeRegister(0x12, 0x00); // PEER - 29359831 to 29359964
writeRegister(0x13, 0x5A); // PEER - 29359978 to 29360114
writeRegister(0x04, 0x02); // RX Enable - 29360128 to 29360261
writeRegister(0x02, 0x80); // Int1Msk - 29360275 to 29360408
writeRegister(0x03, 0x00); // Int2Msk - 29360418 to 29360551
writeRegister(0x00, 0xFF); // CS0 - 29360565 to 29360709
writeRegister(0x01, 0xFF); // CS1 - 29360715 to 29360855
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29373935 to 29374068
writeRegister(0x00, 0xFF); // CS0 - 29374081 to 29374225
writeRegister(0x01, 0xFF); // CS1 - 29374231 to 29374371
writeRegister(0x0B, 0x0D); // RC Ack Config - 29374386 to 29374522
writeRegister(0x08, 0x31); // Unknown - 29374534 to 29374670
writeRegister(0x0C, 0x02); // Unknown - 29374682 to 29374816
writeRegister(0x00, 0xFF); // CS0 - 29374831 to 29374975
writeRegister(0x01, 0xFF); // CS1 - 29374981 to 29375121
writeRegister(0x07, 0x1A); // Channel Selection - 29375137 to 29375280
writeRegister(0x0E, 0x5A); // ADDR - 29375287 to 29375426
writeRegister(0x0F, 0x00); // ADDR - 29375440 to 29375574
writeRegister(0x10, 0x5A); // ADDR - 29375584 to 29375722
writeRegister(0x11, 0x5A); // PEER - 29375733 to 29375871
writeRegister(0x12, 0x00); // PEER - 29375885 to 29376018
writeRegister(0x13, 0x5A); // PEER - 29376028 to 29376168
writeRegister(0x14, 0x1F); // TX Length - 29376178 to 29376318
writeRegister(0x02, 0x40); // Int1Msk - 29376331 to 29376464
writeRegister(0x03, 0x00); // Int2Msk - 29376474 to 29376609
writeRegister(0x00, 0xFF); // CS0 - 29376621 to 29376762
writeRegister(0x01, 0xFF); // CS1 - 29376771 to 29376911
writeRegister(0x16, 0xC0); // FIFO CTRL - 29376926 to 29377061
writeRegister(0x40, 0x03); // TX Buffer - 29377074 to 29377208
writeRegister(0x41, 0x09); // TX Buffer - 29377222 to 29377356
writeRegister(0x44, 0x23); // TX Buffer - 29377370 to 29377506
writeRegister(0x45, 0x01); // TX Buffer - 29377518 to 29377654
writeRegister(0x46, 0x13); // TX Buffer - 29377666 to 29377801
writeRegister(0x04, 0x07); // TX - 29377815 to 29377949
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29389996 to 29390129
writeRegister(0x00, 0xFF); // CS0 - 29390139 to 29390280
writeRegister(0x01, 0xFF); // CS1 - 29390293 to 29390429
writeRegister(0x0B, 0x1D); // RC Ack Config - 29390445 to 29390585
writeRegister(0x16, 0x10); // FIFO CTRL - 29390597 to 29390732
writeRegister(0x00, 0xFF); // CS0 - 29390745 to 29390883
writeRegister(0x01, 0xFF); // CS1 - 29390895 to 29391035
writeRegister(0x07, 0x1A); // Channel Selection - 29391051 to 29391186
writeRegister(0x0E, 0x5A); // ADDR - 29391201 to 29391340
writeRegister(0x0F, 0x00); // ADDR - 29391350 to 29391492
writeRegister(0x10, 0x5A); // ADDR - 29391498 to 29391639
writeRegister(0x11, 0x5A); // PEER - 29391647 to 29391785
writeRegister(0x12, 0x00); // PEER - 29391796 to 29391929
writeRegister(0x13, 0x5A); // PEER - 29391943 to 29392086
writeRegister(0x04, 0x02); // RX Enable - 29392092 to 29392225
writeRegister(0x02, 0x80); // Int1Msk - 29392239 to 29392372
writeRegister(0x03, 0x00); // Int2Msk - 29392382 to 29392522
writeRegister(0x00, 0xFF); // CS0 - 29392529 to 29392669
writeRegister(0x01, 0xFF); // CS1 - 29392679 to 29392819
delay(13); // Delay 13225 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29405911 to 29406044
writeRegister(0x00, 0xFF); // CS0 - 29406054 to 29406195
writeRegister(0x01, 0xFF); // CS1 - 29406208 to 29406344
writeRegister(0x0B, 0x0D); // RC Ack Config - 29406358 to 29406501
writeRegister(0x08, 0x31); // Unknown - 29406507 to 29406643
writeRegister(0x0C, 0x02); // Unknown - 29406655 to 29406789
writeRegister(0x00, 0xFF); // CS0 - 29406804 to 29406945
writeRegister(0x01, 0xFF); // CS1 - 29406958 to 29407094
writeRegister(0x07, 0x1A); // Channel Selection - 29407110 to 29407250
writeRegister(0x0E, 0x5A); // ADDR - 29407263 to 29407399
writeRegister(0x0F, 0x00); // ADDR - 29407412 to 29407547
writeRegister(0x10, 0x5A); // ADDR - 29407560 to 29407695
writeRegister(0x11, 0x5A); // PEER - 29407709 to 29407844
writeRegister(0x12, 0x00); // PEER - 29407858 to 29407991
writeRegister(0x13, 0x5A); // PEER - 29408005 to 29408140
writeRegister(0x14, 0x1F); // TX Length - 29408154 to 29408291
writeRegister(0x02, 0x40); // Int1Msk - 29408304 to 29408437
writeRegister(0x03, 0x00); // Int2Msk - 29408451 to 29408584
writeRegister(0x00, 0xFF); // CS0 - 29408594 to 29408735
writeRegister(0x01, 0xFF); // CS1 - 29408747 to 29408892
writeRegister(0x16, 0xC0); // FIFO CTRL - 29408899 to 29409037
writeRegister(0x40, 0x04); // TX Buffer - 29409047 to 29409181
writeRegister(0x41, 0x09); // TX Buffer - 29409194 to 29409330
writeRegister(0x44, 0x23); // TX Buffer - 29409342 to 29409478
writeRegister(0x45, 0x01); // TX Buffer - 29409491 to 29409626
writeRegister(0x46, 0x13); // TX Buffer - 29409639 to 29409775
writeRegister(0x04, 0x07); // TX - 29409788 to 29409923
delay(12); // Delay 12187 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29421978 to 29422110
writeRegister(0x00, 0xFF); // CS0 - 29422124 to 29422268
writeRegister(0x01, 0xFF); // CS1 - 29422274 to 29422414
writeRegister(0x0B, 0x1D); // RC Ack Config - 29422429 to 29422573
writeRegister(0x16, 0x10); // FIFO CTRL - 29422579 to 29422713
writeRegister(0x00, 0xFF); // CS0 - 29422727 to 29422866
writeRegister(0x01, 0xFF); // CS1 - 29422877 to 29423018
writeRegister(0x07, 0x1A); // Channel Selection - 29423033 to 29423171
writeRegister(0x0E, 0x5A); // ADDR - 29423186 to 29423321
writeRegister(0x0F, 0x00); // ADDR - 29423335 to 29423469
writeRegister(0x10, 0x5A); // ADDR - 29423483 to 29423618
writeRegister(0x11, 0x5A); // PEER - 29423631 to 29423767
writeRegister(0x12, 0x00); // PEER - 29423780 to 29423914
writeRegister(0x13, 0x5A); // PEER - 29423924 to 29424063
writeRegister(0x04, 0x02); // RX Enable - 29424077 to 29424210
writeRegister(0x02, 0x80); // Int1Msk - 29424220 to 29424354
writeRegister(0x03, 0x00); // Int2Msk - 29424367 to 29424501
writeRegister(0x00, 0xFF); // CS0 - 29424514 to 29424650
writeRegister(0x01, 0xFF); // CS1 - 29424664 to 29424804
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29438033 to 29438166
writeRegister(0x00, 0xFF); // CS0 - 29438180 to 29438317
writeRegister(0x01, 0xFF); // CS1 - 29438330 to 29438471
writeRegister(0x0B, 0x0D); // RC Ack Config - 29438484 to 29438619
writeRegister(0x08, 0x31); // Unknown - 29438633 to 29438768
writeRegister(0x0C, 0x02); // Unknown - 29438781 to 29438916
writeRegister(0x00, 0xFF); // CS0 - 29438930 to 29439067
writeRegister(0x01, 0xFF); // CS1 - 29439080 to 29439221
writeRegister(0x07, 0x1A); // Channel Selection - 29439235 to 29439371
writeRegister(0x0E, 0x5A); // ADDR - 29439385 to 29439524
writeRegister(0x0F, 0x00); // ADDR - 29439534 to 29439672
writeRegister(0x10, 0x5A); // ADDR - 29439682 to 29439821
writeRegister(0x11, 0x5A); // PEER - 29439831 to 29439971
writeRegister(0x12, 0x00); // PEER - 29439980 to 29440119
writeRegister(0x13, 0x5A); // PEER - 29440127 to 29440266
writeRegister(0x14, 0x1F); // TX Length - 29440276 to 29440415
writeRegister(0x02, 0x40); // Int1Msk - 29440429 to 29440562
writeRegister(0x03, 0x00); // Int2Msk - 29440573 to 29440706
writeRegister(0x00, 0xFF); // CS0 - 29440720 to 29440863
writeRegister(0x01, 0xFF); // CS1 - 29440870 to 29441011
writeRegister(0x16, 0xC0); // FIFO CTRL - 29441024 to 29441159
writeRegister(0x40, 0x04); // TX Buffer - 29441173 to 29441306
writeRegister(0x41, 0x09); // TX Buffer - 29441320 to 29441455
writeRegister(0x44, 0x23); // TX Buffer - 29441464 to 29441602
writeRegister(0x45, 0x01); // TX Buffer - 29441613 to 29441750
writeRegister(0x46, 0x13); // TX Buffer - 29441761 to 29441899
writeRegister(0x04, 0x07); // TX - 29441910 to 29442047
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29453946 to 29454079
writeRegister(0x00, 0xFF); // CS0 - 29454089 to 29454230
writeRegister(0x01, 0xFF); // CS1 - 29454242 to 29454379
writeRegister(0x0B, 0x1D); // RC Ack Config - 29454394 to 29454533
writeRegister(0x16, 0x10); // FIFO CTRL - 29454547 to 29454681
writeRegister(0x00, 0xFF); // CS0 - 29454692 to 29454831
writeRegister(0x01, 0xFF); // CS1 - 29454845 to 29454989
writeRegister(0x07, 0x1A); // Channel Selection - 29455001 to 29455136
writeRegister(0x0E, 0x5A); // ADDR - 29455150 to 29455294
writeRegister(0x0F, 0x00); // ADDR - 29455300 to 29455434
writeRegister(0x10, 0x5A); // ADDR - 29455448 to 29455584
writeRegister(0x11, 0x5A); // PEER - 29455596 to 29455739
writeRegister(0x12, 0x00); // PEER - 29455745 to 29455878
writeRegister(0x13, 0x5A); // PEER - 29455892 to 29456028
writeRegister(0x04, 0x02); // RX Enable - 29456042 to 29456175
writeRegister(0x02, 0x80); // Int1Msk - 29456189 to 29456322
writeRegister(0x03, 0x00); // Int2Msk - 29456332 to 29456465
writeRegister(0x00, 0xFF); // CS0 - 29456479 to 29456620
writeRegister(0x01, 0xFF); // CS1 - 29456629 to 29456769
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29470001 to 29470131
writeRegister(0x00, 0xFF); // CS0 - 29470144 to 29470284
writeRegister(0x01, 0xFF); // CS1 - 29470294 to 29470434
writeRegister(0x0B, 0x0D); // RC Ack Config - 29470449 to 29470585
writeRegister(0x08, 0x31); // Unknown - 29470598 to 29470733
writeRegister(0x0C, 0x02); // Unknown - 29470746 to 29470879
writeRegister(0x00, 0xFF); // CS0 - 29470895 to 29471034
writeRegister(0x01, 0xFF); // CS1 - 29471044 to 29471186
writeRegister(0x07, 0x1A); // Channel Selection - 29471200 to 29471339
writeRegister(0x0E, 0x5A); // ADDR - 29471353 to 29471489
writeRegister(0x0F, 0x00); // ADDR - 29471503 to 29471637
writeRegister(0x10, 0x5A); // ADDR - 29471651 to 29471785
writeRegister(0x11, 0x5A); // PEER - 29471799 to 29471934
writeRegister(0x12, 0x00); // PEER - 29471948 to 29472081
writeRegister(0x13, 0x5A); // PEER - 29472092 to 29472231
writeRegister(0x14, 0x1F); // TX Length - 29472244 to 29472380
writeRegister(0x02, 0x40); // Int1Msk - 29472394 to 29472527
writeRegister(0x03, 0x00); // Int2Msk - 29472541 to 29472674
writeRegister(0x00, 0xFF); // CS0 - 29472684 to 29472825
writeRegister(0x01, 0xFF); // CS1 - 29472838 to 29472974
writeRegister(0x16, 0xC0); // FIFO CTRL - 29472989 to 29473127
writeRegister(0x40, 0x04); // TX Buffer - 29473138 to 29473271
writeRegister(0x41, 0x09); // TX Buffer - 29473285 to 29473420
writeRegister(0x44, 0x23); // TX Buffer - 29473433 to 29473567
writeRegister(0x45, 0x01); // TX Buffer - 29473581 to 29473715
writeRegister(0x46, 0x13); // TX Buffer - 29473729 to 29473864
writeRegister(0x04, 0x07); // TX - 29473878 to 29474012
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29486059 to 29486192
writeRegister(0x00, 0xFF); // CS0 - 29486202 to 29486343
writeRegister(0x01, 0xFF); // CS1 - 29486355 to 29486498
writeRegister(0x0B, 0x1D); // RC Ack Config - 29486511 to 29486646
writeRegister(0x16, 0x10); // FIFO CTRL - 29486660 to 29486794
writeRegister(0x00, 0xFF); // CS0 - 29486808 to 29486944
writeRegister(0x01, 0xFF); // CS1 - 29486958 to 29487098
writeRegister(0x07, 0x1A); // Channel Selection - 29487114 to 29487249
writeRegister(0x0E, 0x5A); // ADDR - 29487263 to 29487404
writeRegister(0x0F, 0x00); // ADDR - 29487413 to 29487550
writeRegister(0x10, 0x5A); // ADDR - 29487561 to 29487699
writeRegister(0x11, 0x5A); // PEER - 29487709 to 29487848
writeRegister(0x12, 0x00); // PEER - 29487858 to 29487991
writeRegister(0x13, 0x5A); // PEER - 29488005 to 29488144
writeRegister(0x04, 0x02); // RX Enable - 29488155 to 29488288
writeRegister(0x02, 0x80); // Int1Msk - 29488302 to 29488435
writeRegister(0x03, 0x00); // Int2Msk - 29488449 to 29488582
writeRegister(0x00, 0xFF); // CS0 - 29488592 to 29488733
writeRegister(0x01, 0xFF); // CS1 - 29488745 to 29488882
delay(13); // Delay 13216 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29501965 to 29502098
writeRegister(0x00, 0xFF); // CS0 - 29502108 to 29502249
writeRegister(0x01, 0xFF); // CS1 - 29502262 to 29502398
writeRegister(0x0B, 0x0D); // RC Ack Config - 29502413 to 29502555
writeRegister(0x08, 0x31); // Unknown - 29502561 to 29502697
writeRegister(0x0C, 0x02); // Unknown - 29502709 to 29502843
writeRegister(0x00, 0xFF); // CS0 - 29502858 to 29502999
writeRegister(0x01, 0xFF); // CS1 - 29503012 to 29503148
writeRegister(0x07, 0x1A); // Channel Selection - 29503164 to 29503303
writeRegister(0x0E, 0x5A); // ADDR - 29503317 to 29503453
writeRegister(0x0F, 0x00); // ADDR - 29503467 to 29503601
writeRegister(0x10, 0x5A); // ADDR - 29503615 to 29503749
writeRegister(0x11, 0x5A); // PEER - 29503763 to 29503898
writeRegister(0x12, 0x00); // PEER - 29503912 to 29504045
writeRegister(0x13, 0x5A); // PEER - 29504059 to 29504195
writeRegister(0x14, 0x1F); // TX Length - 29504208 to 29504345
writeRegister(0x02, 0x40); // Int1Msk - 29504358 to 29504491
writeRegister(0x03, 0x00); // Int2Msk - 29504505 to 29504638
writeRegister(0x00, 0xFF); // CS0 - 29504648 to 29504789
writeRegister(0x01, 0xFF); // CS1 - 29504802 to 29504946
writeRegister(0x16, 0xC0); // FIFO CTRL - 29504953 to 29505091
writeRegister(0x40, 0x04); // TX Buffer - 29505101 to 29505235
writeRegister(0x41, 0x09); // TX Buffer - 29505248 to 29505384
writeRegister(0x44, 0x23); // TX Buffer - 29505396 to 29505531
writeRegister(0x45, 0x01); // TX Buffer - 29505545 to 29505679
writeRegister(0x46, 0x13); // TX Buffer - 29505693 to 29505829
writeRegister(0x04, 0x07); // TX - 29505842 to 29505977
delay(12); // Delay 12179 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29518023 to 29518156
writeRegister(0x00, 0xFF); // CS0 - 29518169 to 29518307
writeRegister(0x01, 0xFF); // CS1 - 29518319 to 29518459
writeRegister(0x0B, 0x1D); // RC Ack Config - 29518475 to 29518610
writeRegister(0x16, 0x10); // FIFO CTRL - 29518624 to 29518758
writeRegister(0x00, 0xFF); // CS0 - 29518772 to 29518916
writeRegister(0x01, 0xFF); // CS1 - 29518922 to 29519063
writeRegister(0x07, 0x1A); // Channel Selection - 29519078 to 29519219
writeRegister(0x0E, 0x5A); // ADDR - 29519227 to 29519366
writeRegister(0x0F, 0x00); // ADDR - 29519380 to 29519514
writeRegister(0x10, 0x5A); // ADDR - 29519525 to 29519663
writeRegister(0x11, 0x5A); // PEER - 29519673 to 29519812
writeRegister(0x12, 0x00); // PEER - 29519825 to 29519959
writeRegister(0x13, 0x5A); // PEER - 29519969 to 29520108
writeRegister(0x04, 0x02); // RX Enable - 29520118 to 29520252
writeRegister(0x02, 0x80); // Int1Msk - 29520265 to 29520399
writeRegister(0x03, 0x00); // Int2Msk - 29520412 to 29520546
writeRegister(0x00, 0xFF); // CS0 - 29520556 to 29520697
writeRegister(0x01, 0xFF); // CS1 - 29520709 to 29520853
delay(13); // Delay 13209 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29533929 to 29534062
writeRegister(0x00, 0xFF); // CS0 - 29534072 to 29534213
writeRegister(0x01, 0xFF); // CS1 - 29534225 to 29534362
writeRegister(0x0B, 0x0D); // RC Ack Config - 29534376 to 29534516
writeRegister(0x08, 0x31); // Unknown - 29534525 to 29534667
writeRegister(0x0C, 0x02); // Unknown - 29534673 to 29534807
writeRegister(0x00, 0xFF); // CS0 - 29534822 to 29534963
writeRegister(0x01, 0xFF); // CS1 - 29534976 to 29535112
writeRegister(0x07, 0x1A); // Channel Selection - 29535131 to 29535266
writeRegister(0x0E, 0x5A); // ADDR - 29535281 to 29535417
writeRegister(0x0F, 0x00); // ADDR - 29535430 to 29535565
writeRegister(0x10, 0x5A); // ADDR - 29535578 to 29535713
writeRegister(0x11, 0x5A); // PEER - 29535727 to 29535862
writeRegister(0x12, 0x00); // PEER - 29535876 to 29536009
writeRegister(0x13, 0x5A); // PEER - 29536023 to 29536158
writeRegister(0x14, 0x1F); // TX Length - 29536172 to 29536315
writeRegister(0x02, 0x40); // Int1Msk - 29536322 to 29536455
writeRegister(0x03, 0x00); // Int2Msk - 29536469 to 29536602
writeRegister(0x00, 0xFF); // CS0 - 29536612 to 29536753
writeRegister(0x01, 0xFF); // CS1 - 29536765 to 29536910
writeRegister(0x16, 0xC0); // FIFO CTRL - 29536917 to 29537055
writeRegister(0x40, 0x04); // TX Buffer - 29537065 to 29537206
writeRegister(0x41, 0x09); // TX Buffer - 29537212 to 29537346
writeRegister(0x44, 0x23); // TX Buffer - 29537360 to 29537496
writeRegister(0x45, 0x01); // TX Buffer - 29537509 to 29537644
writeRegister(0x46, 0x13); // TX Buffer - 29537657 to 29537793
writeRegister(0x04, 0x07); // TX - 29537806 to 29537941
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29549987 to 29550119
writeRegister(0x00, 0xFF); // CS0 - 29550133 to 29550269
writeRegister(0x01, 0xFF); // CS1 - 29550283 to 29550423
writeRegister(0x0B, 0x1D); // RC Ack Config - 29550438 to 29550574
writeRegister(0x16, 0x10); // FIFO CTRL - 29550588 to 29550722
writeRegister(0x00, 0xFF); // CS0 - 29550736 to 29550879
writeRegister(0x01, 0xFF); // CS1 - 29550886 to 29551027
writeRegister(0x07, 0x1A); // Channel Selection - 29551041 to 29551180
writeRegister(0x0E, 0x5A); // ADDR - 29551191 to 29551330
writeRegister(0x0F, 0x00); // ADDR - 29551344 to 29551478
writeRegister(0x10, 0x5A); // ADDR - 29551492 to 29551627
writeRegister(0x11, 0x5A); // PEER - 29551640 to 29551776
writeRegister(0x12, 0x00); // PEER - 29551789 to 29551924
writeRegister(0x13, 0x5A); // PEER - 29551933 to 29552072
writeRegister(0x04, 0x02); // RX Enable - 29552086 to 29552219
writeRegister(0x02, 0x80); // Int1Msk - 29552229 to 29552364
writeRegister(0x03, 0x00); // Int2Msk - 29552376 to 29552509
writeRegister(0x00, 0xFF); // CS0 - 29552523 to 29552659
writeRegister(0x01, 0xFF); // CS1 - 29552673 to 29552813
delay(13); // Delay 13368 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29566048 to 29566181
writeRegister(0x00, 0xFF); // CS0 - 29566191 to 29566332
writeRegister(0x01, 0xFF); // CS1 - 29566345 to 29566481
writeRegister(0x0B, 0x0D); // RC Ack Config - 29566495 to 29566638
writeRegister(0x08, 0x31); // Unknown - 29566644 to 29566780
writeRegister(0x0C, 0x02); // Unknown - 29566792 to 29566926
writeRegister(0x00, 0xFF); // CS0 - 29566941 to 29567082
writeRegister(0x01, 0xFF); // CS1 - 29567095 to 29567231
writeRegister(0x07, 0x1A); // Channel Selection - 29567247 to 29567386
writeRegister(0x0E, 0x5A); // ADDR - 29567400 to 29567536
writeRegister(0x0F, 0x00); // ADDR - 29567550 to 29567684
writeRegister(0x10, 0x5A); // ADDR - 29567697 to 29567832
writeRegister(0x11, 0x5A); // PEER - 29567846 to 29567981
writeRegister(0x12, 0x00); // PEER - 29567995 to 29568128
writeRegister(0x13, 0x5A); // PEER - 29568142 to 29568279
writeRegister(0x14, 0x1F); // TX Length - 29568291 to 29568428
writeRegister(0x02, 0x40); // Int1Msk - 29568441 to 29568574
writeRegister(0x03, 0x00); // Int2Msk - 29568588 to 29568721
writeRegister(0x00, 0xFF); // CS0 - 29568731 to 29568872
writeRegister(0x01, 0xFF); // CS1 - 29568885 to 29569029
writeRegister(0x16, 0xC0); // FIFO CTRL - 29569036 to 29569174
writeRegister(0x40, 0x04); // TX Buffer - 29569184 to 29569318
writeRegister(0x41, 0x09); // TX Buffer - 29569331 to 29569467
writeRegister(0x44, 0x23); // TX Buffer - 29569479 to 29569614
writeRegister(0x45, 0x01); // TX Buffer - 29569628 to 29569763
writeRegister(0x46, 0x13); // TX Buffer - 29569776 to 29569912
writeRegister(0x04, 0x07); // TX - 29569925 to 29570060
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29581958 to 29582090
writeRegister(0x00, 0xFF); // CS0 - 29582104 to 29582240
writeRegister(0x01, 0xFF); // CS1 - 29582254 to 29582394
writeRegister(0x0B, 0x1D); // RC Ack Config - 29582409 to 29582546
writeRegister(0x16, 0x10); // FIFO CTRL - 29582559 to 29582693
writeRegister(0x00, 0xFF); // CS0 - 29582707 to 29582850
writeRegister(0x01, 0xFF); // CS1 - 29582857 to 29582998
writeRegister(0x07, 0x1A); // Channel Selection - 29583012 to 29583151
writeRegister(0x0E, 0x5A); // ADDR - 29583162 to 29583301
writeRegister(0x0F, 0x00); // ADDR - 29583315 to 29583449
writeRegister(0x10, 0x5A); // ADDR - 29583459 to 29583599
writeRegister(0x11, 0x5A); // PEER - 29583608 to 29583746
writeRegister(0x12, 0x00); // PEER - 29583760 to 29583893
writeRegister(0x13, 0x5A); // PEER - 29583904 to 29584043
writeRegister(0x04, 0x02); // RX Enable - 29584053 to 29584194
writeRegister(0x02, 0x80); // Int1Msk - 29584200 to 29584333
writeRegister(0x03, 0x00); // Int2Msk - 29584347 to 29584480
writeRegister(0x00, 0xFF); // CS0 - 29584491 to 29584630
writeRegister(0x01, 0xFF); // CS1 - 29584644 to 29584788
delay(13); // Delay 13358 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29598013 to 29598146
writeRegister(0x00, 0xFF); // CS0 - 29598159 to 29598297
writeRegister(0x01, 0xFF); // CS1 - 29598309 to 29598449
writeRegister(0x0B, 0x0D); // RC Ack Config - 29598460 to 29598600
writeRegister(0x08, 0x31); // Unknown - 29598613 to 29598748
writeRegister(0x0C, 0x02); // Unknown - 29598757 to 29598894
writeRegister(0x00, 0xFF); // CS0 - 29598910 to 29599047
writeRegister(0x01, 0xFF); // CS1 - 29599059 to 29599201
writeRegister(0x07, 0x1A); // Channel Selection - 29599215 to 29599350
writeRegister(0x0E, 0x5A); // ADDR - 29599365 to 29599504
writeRegister(0x0F, 0x00); // ADDR - 29599514 to 29599656
writeRegister(0x10, 0x5A); // ADDR - 29599662 to 29599803
writeRegister(0x11, 0x5A); // PEER - 29599811 to 29599949
writeRegister(0x12, 0x00); // PEER - 29599960 to 29600093
writeRegister(0x13, 0x5A); // PEER - 29600107 to 29600250
writeRegister(0x14, 0x1F); // TX Length - 29600256 to 29600395
writeRegister(0x02, 0x40); // Int1Msk - 29600406 to 29600539
writeRegister(0x03, 0x00); // Int2Msk - 29600552 to 29600686
writeRegister(0x00, 0xFF); // CS0 - 29600699 to 29600837
writeRegister(0x01, 0xFF); // CS1 - 29600849 to 29600989
writeRegister(0x16, 0xC0); // FIFO CTRL - 29601004 to 29601139
writeRegister(0x40, 0x04); // TX Buffer - 29601153 to 29601286
writeRegister(0x41, 0x09); // TX Buffer - 29601296 to 29601438
writeRegister(0x44, 0x23); // TX Buffer - 29601444 to 29601586
writeRegister(0x45, 0x01); // TX Buffer - 29601593 to 29601734
writeRegister(0x46, 0x13); // TX Buffer - 29601741 to 29601883
writeRegister(0x04, 0x07); // TX - 29601890 to 29602031
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29614071 to 29614203
writeRegister(0x00, 0xFF); // CS0 - 29614217 to 29614361
writeRegister(0x01, 0xFF); // CS1 - 29614367 to 29614507
writeRegister(0x0B, 0x1D); // RC Ack Config - 29614522 to 29614665
writeRegister(0x16, 0x10); // FIFO CTRL - 29614672 to 29614812
writeRegister(0x00, 0xFF); // CS0 - 29614820 to 29614959
writeRegister(0x01, 0xFF); // CS1 - 29614970 to 29615111
writeRegister(0x07, 0x1A); // Channel Selection - 29615125 to 29615264
writeRegister(0x0E, 0x5A); // ADDR - 29615278 to 29615414
writeRegister(0x0F, 0x00); // ADDR - 29615428 to 29615562
writeRegister(0x10, 0x5A); // ADDR - 29615576 to 29615711
writeRegister(0x11, 0x5A); // PEER - 29615724 to 29615859
writeRegister(0x12, 0x00); // PEER - 29615873 to 29616006
writeRegister(0x13, 0x5A); // PEER - 29616020 to 29616156
writeRegister(0x04, 0x02); // RX Enable - 29616170 to 29616303
writeRegister(0x02, 0x80); // Int1Msk - 29616313 to 29616446
writeRegister(0x03, 0x00); // Int2Msk - 29616460 to 29616593
writeRegister(0x00, 0xFF); // CS0 - 29616607 to 29616743
writeRegister(0x01, 0xFF); // CS1 - 29616757 to 29616897
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29629977 to 29630110
writeRegister(0x00, 0xFF); // CS0 - 29630123 to 29630261
writeRegister(0x01, 0xFF); // CS1 - 29630273 to 29630413
writeRegister(0x0B, 0x0D); // RC Ack Config - 29630428 to 29630564
writeRegister(0x08, 0x31); // Unknown - 29630576 to 29630712
writeRegister(0x0C, 0x02); // Unknown - 29630724 to 29630858
writeRegister(0x00, 0xFF); // CS0 - 29630873 to 29631011
writeRegister(0x01, 0xFF); // CS1 - 29631023 to 29631163
writeRegister(0x07, 0x1A); // Channel Selection - 29631179 to 29631314
writeRegister(0x0E, 0x5A); // ADDR - 29631329 to 29631468
writeRegister(0x0F, 0x00); // ADDR - 29631478 to 29631616
writeRegister(0x10, 0x5A); // ADDR - 29631626 to 29631764
writeRegister(0x11, 0x5A); // PEER - 29631775 to 29631913
writeRegister(0x12, 0x00); // PEER - 29631924 to 29632057
writeRegister(0x13, 0x5A); // PEER - 29632070 to 29632210
writeRegister(0x14, 0x1F); // TX Length - 29632220 to 29632360
writeRegister(0x02, 0x40); // Int1Msk - 29632369 to 29632509
writeRegister(0x03, 0x00); // Int2Msk - 29632516 to 29632650
writeRegister(0x00, 0xFF); // CS0 - 29632663 to 29632807
writeRegister(0x01, 0xFF); // CS1 - 29632813 to 29632953
writeRegister(0x16, 0xC0); // FIFO CTRL - 29632968 to 29633103
writeRegister(0x40, 0x04); // TX Buffer - 29633116 to 29633250
writeRegister(0x41, 0x09); // TX Buffer - 29633260 to 29633399
writeRegister(0x44, 0x23); // TX Buffer - 29633408 to 29633546
writeRegister(0x45, 0x01); // TX Buffer - 29633556 to 29633698
writeRegister(0x46, 0x13); // TX Buffer - 29633704 to 29633844
writeRegister(0x04, 0x07); // TX - 29633853 to 29633995
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29646034 to 29646167
writeRegister(0x00, 0xFF); // CS0 - 29646181 to 29646322
writeRegister(0x01, 0xFF); // CS1 - 29646331 to 29646472
writeRegister(0x0B, 0x1D); // RC Ack Config - 29646486 to 29646625
writeRegister(0x16, 0x10); // FIFO CTRL - 29646636 to 29646773
writeRegister(0x00, 0xFF); // CS0 - 29646784 to 29646923
writeRegister(0x01, 0xFF); // CS1 - 29646937 to 29647075
writeRegister(0x07, 0x1A); // Channel Selection - 29647089 to 29647228
writeRegister(0x0E, 0x5A); // ADDR - 29647242 to 29647378
writeRegister(0x0F, 0x00); // ADDR - 29647392 to 29647526
writeRegister(0x10, 0x5A); // ADDR - 29647540 to 29647674
writeRegister(0x11, 0x5A); // PEER - 29647688 to 29647823
writeRegister(0x12, 0x00); // PEER - 29647837 to 29647970
writeRegister(0x13, 0x5A); // PEER - 29647984 to 29648120
writeRegister(0x04, 0x02); // RX Enable - 29648133 to 29648267
writeRegister(0x02, 0x80); // Int1Msk - 29648280 to 29648414
writeRegister(0x03, 0x00); // Int2Msk - 29648424 to 29648557
writeRegister(0x00, 0xFF); // CS0 - 29648571 to 29648715
writeRegister(0x01, 0xFF); // CS1 - 29648721 to 29648862
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29661941 to 29662073
writeRegister(0x00, 0xFF); // CS0 - 29662087 to 29662223
writeRegister(0x01, 0xFF); // CS1 - 29662237 to 29662377
writeRegister(0x0B, 0x0D); // RC Ack Config - 29662391 to 29662528
writeRegister(0x08, 0x31); // Unknown - 29662540 to 29662676
writeRegister(0x0C, 0x02); // Unknown - 29662688 to 29662822
writeRegister(0x00, 0xFF); // CS0 - 29662837 to 29662973
writeRegister(0x01, 0xFF); // CS1 - 29662987 to 29663127
writeRegister(0x07, 0x1A); // Channel Selection - 29663143 to 29663278
writeRegister(0x0E, 0x5A); // ADDR - 29663293 to 29663432
writeRegister(0x0F, 0x00); // ADDR - 29663442 to 29663580
writeRegister(0x10, 0x5A); // ADDR - 29663590 to 29663728
writeRegister(0x11, 0x5A); // PEER - 29663738 to 29663877
writeRegister(0x12, 0x00); // PEER - 29663887 to 29664027
writeRegister(0x13, 0x5A); // PEER - 29664034 to 29664173
writeRegister(0x14, 0x1F); // TX Length - 29664184 to 29664324
writeRegister(0x02, 0x40); // Int1Msk - 29664337 to 29664470
writeRegister(0x03, 0x00); // Int2Msk - 29664480 to 29664613
writeRegister(0x00, 0xFF); // CS0 - 29664627 to 29664771
writeRegister(0x01, 0xFF); // CS1 - 29664777 to 29664917
writeRegister(0x16, 0xC0); // FIFO CTRL - 29664932 to 29665067
writeRegister(0x40, 0x04); // TX Buffer - 29665080 to 29665214
writeRegister(0x41, 0x09); // TX Buffer - 29665227 to 29665363
writeRegister(0x44, 0x23); // TX Buffer - 29665372 to 29665511
writeRegister(0x45, 0x01); // TX Buffer - 29665520 to 29665659
writeRegister(0x46, 0x13); // TX Buffer - 29665668 to 29665808
writeRegister(0x04, 0x07); // TX - 29665817 to 29665956
delay(12); // Delay 12181 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29678002 to 29678137
writeRegister(0x00, 0xFF); // CS0 - 29678145 to 29678284
writeRegister(0x01, 0xFF); // CS1 - 29678295 to 29678436
writeRegister(0x0B, 0x1D); // RC Ack Config - 29678450 to 29678589
writeRegister(0x16, 0x10); // FIFO CTRL - 29678599 to 29678737
writeRegister(0x00, 0xFF); // CS0 - 29678747 to 29678888
writeRegister(0x01, 0xFF); // CS1 - 29678901 to 29679045
writeRegister(0x07, 0x1A); // Channel Selection - 29679056 to 29679192
writeRegister(0x0E, 0x5A); // ADDR - 29679206 to 29679342
writeRegister(0x0F, 0x00); // ADDR - 29679356 to 29679490
writeRegister(0x10, 0x5A); // ADDR - 29679504 to 29679638
writeRegister(0x11, 0x5A); // PEER - 29679652 to 29679787
writeRegister(0x12, 0x00); // PEER - 29679801 to 29679934
writeRegister(0x13, 0x5A); // PEER - 29679948 to 29680084
writeRegister(0x04, 0x02); // RX Enable - 29680097 to 29680231
writeRegister(0x02, 0x80); // Int1Msk - 29680244 to 29680379
writeRegister(0x03, 0x00); // Int2Msk - 29680388 to 29680521
writeRegister(0x00, 0xFF); // CS0 - 29680535 to 29680674
writeRegister(0x01, 0xFF); // CS1 - 29680685 to 29680826
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29694054 to 29694186
writeRegister(0x00, 0xFF); // CS0 - 29694200 to 29694341
writeRegister(0x01, 0xFF); // CS1 - 29694350 to 29694490
writeRegister(0x0B, 0x0D); // RC Ack Config - 29694504 to 29694641
writeRegister(0x08, 0x31); // Unknown - 29694653 to 29694789
writeRegister(0x0C, 0x02); // Unknown - 29694801 to 29694935
writeRegister(0x00, 0xFF); // CS0 - 29694950 to 29695091
writeRegister(0x01, 0xFF); // CS1 - 29695100 to 29695240
writeRegister(0x07, 0x1A); // Channel Selection - 29695256 to 29695396
writeRegister(0x0E, 0x5A); // ADDR - 29695409 to 29695545
writeRegister(0x0F, 0x00); // ADDR - 29695558 to 29695693
writeRegister(0x10, 0x5A); // ADDR - 29695706 to 29695841
writeRegister(0x11, 0x5A); // PEER - 29695855 to 29695990
writeRegister(0x12, 0x00); // PEER - 29696004 to 29696137
writeRegister(0x13, 0x5A); // PEER - 29696147 to 29696286
writeRegister(0x14, 0x1F); // TX Length - 29696300 to 29696437
writeRegister(0x02, 0x40); // Int1Msk - 29696450 to 29696583
writeRegister(0x03, 0x00); // Int2Msk - 29696597 to 29696730
writeRegister(0x00, 0xFF); // CS0 - 29696740 to 29696881
writeRegister(0x01, 0xFF); // CS1 - 29696893 to 29697030
writeRegister(0x16, 0xC0); // FIFO CTRL - 29697045 to 29697183
writeRegister(0x40, 0x04); // TX Buffer - 29697193 to 29697327
writeRegister(0x41, 0x09); // TX Buffer - 29697340 to 29697476
writeRegister(0x44, 0x23); // TX Buffer - 29697488 to 29697624
writeRegister(0x45, 0x01); // TX Buffer - 29697637 to 29697772
writeRegister(0x46, 0x13); // TX Buffer - 29697785 to 29697921
writeRegister(0x04, 0x07); // TX - 29697934 to 29698069
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29709967 to 29710099
writeRegister(0x00, 0xFF); // CS0 - 29710110 to 29710249
writeRegister(0x01, 0xFF); // CS1 - 29710263 to 29710407
writeRegister(0x0B, 0x1D); // RC Ack Config - 29710418 to 29710555
writeRegister(0x16, 0x10); // FIFO CTRL - 29710568 to 29710702
writeRegister(0x00, 0xFF); // CS0 - 29710716 to 29710853
writeRegister(0x01, 0xFF); // CS1 - 29710866 to 29711007
writeRegister(0x07, 0x1A); // Channel Selection - 29711021 to 29711156
writeRegister(0x0E, 0x5A); // ADDR - 29711171 to 29711310
writeRegister(0x0F, 0x00); // ADDR - 29711320 to 29711458
writeRegister(0x10, 0x5A); // ADDR - 29711468 to 29711606
writeRegister(0x11, 0x5A); // PEER - 29711617 to 29711755
writeRegister(0x12, 0x00); // PEER - 29711766 to 29711899
writeRegister(0x13, 0x5A); // PEER - 29711913 to 29712052
writeRegister(0x04, 0x02); // RX Enable - 29712062 to 29712195
writeRegister(0x02, 0x80); // Int1Msk - 29712209 to 29712342
writeRegister(0x03, 0x00); // Int2Msk - 29712356 to 29712489
writeRegister(0x00, 0xFF); // CS0 - 29712500 to 29712639
writeRegister(0x01, 0xFF); // CS1 - 29712653 to 29712791
delay(13); // Delay 13364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29726022 to 29726155
writeRegister(0x00, 0xFF); // CS0 - 29726165 to 29726306
writeRegister(0x01, 0xFF); // CS1 - 29726318 to 29726462
writeRegister(0x0B, 0x0D); // RC Ack Config - 29726469 to 29726609
writeRegister(0x08, 0x31); // Unknown - 29726618 to 29726760
writeRegister(0x0C, 0x02); // Unknown - 29726766 to 29726900
writeRegister(0x00, 0xFF); // CS0 - 29726915 to 29727056
writeRegister(0x01, 0xFF); // CS1 - 29727068 to 29727211
writeRegister(0x07, 0x1A); // Channel Selection - 29727224 to 29727359
writeRegister(0x0E, 0x5A); // ADDR - 29727374 to 29727511
writeRegister(0x0F, 0x00); // ADDR - 29727523 to 29727657
writeRegister(0x10, 0x5A); // ADDR - 29727671 to 29727806
writeRegister(0x11, 0x5A); // PEER - 29727820 to 29727955
writeRegister(0x12, 0x00); // PEER - 29727969 to 29728102
writeRegister(0x13, 0x5A); // PEER - 29728116 to 29728251
writeRegister(0x14, 0x1F); // TX Length - 29728265 to 29728408
writeRegister(0x02, 0x40); // Int1Msk - 29728414 to 29728548
writeRegister(0x03, 0x00); // Int2Msk - 29728561 to 29728695
writeRegister(0x00, 0xFF); // CS0 - 29728708 to 29728846
writeRegister(0x01, 0xFF); // CS1 - 29728858 to 29728998
writeRegister(0x16, 0xC0); // FIFO CTRL - 29729013 to 29729148
writeRegister(0x40, 0x04); // TX Buffer - 29729162 to 29729295
writeRegister(0x41, 0x09); // TX Buffer - 29729305 to 29729439
writeRegister(0x44, 0x23); // TX Buffer - 29729453 to 29729589
writeRegister(0x45, 0x01); // TX Buffer - 29729602 to 29729737
writeRegister(0x46, 0x13); // TX Buffer - 29729749 to 29729886
writeRegister(0x04, 0x07); // TX - 29729898 to 29730034
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29742080 to 29742212
writeRegister(0x00, 0xFF); // CS0 - 29742226 to 29742362
writeRegister(0x01, 0xFF); // CS1 - 29742376 to 29742517
writeRegister(0x0B, 0x1D); // RC Ack Config - 29742531 to 29742668
writeRegister(0x16, 0x10); // FIFO CTRL - 29742681 to 29742815
writeRegister(0x00, 0xFF); // CS0 - 29742829 to 29742968
writeRegister(0x01, 0xFF); // CS1 - 29742979 to 29743120
writeRegister(0x07, 0x1A); // Channel Selection - 29743134 to 29743273
writeRegister(0x0E, 0x5A); // ADDR - 29743284 to 29743423
writeRegister(0x0F, 0x00); // ADDR - 29743437 to 29743571
writeRegister(0x10, 0x5A); // ADDR - 29743585 to 29743719
writeRegister(0x11, 0x5A); // PEER - 29743733 to 29743868
writeRegister(0x12, 0x00); // PEER - 29743882 to 29744015
writeRegister(0x13, 0x5A); // PEER - 29744026 to 29744165
writeRegister(0x04, 0x02); // RX Enable - 29744179 to 29744312
writeRegister(0x02, 0x80); // Int1Msk - 29744322 to 29744455
writeRegister(0x03, 0x00); // Int2Msk - 29744469 to 29744602
writeRegister(0x00, 0xFF); // CS0 - 29744616 to 29744752
writeRegister(0x01, 0xFF); // CS1 - 29744766 to 29744906
delay(13); // Delay 13214 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29757986 to 29758120
writeRegister(0x00, 0xFF); // CS0 - 29758129 to 29758268
writeRegister(0x01, 0xFF); // CS1 - 29758282 to 29758426
writeRegister(0x0B, 0x0D); // RC Ack Config - 29758433 to 29758573
writeRegister(0x08, 0x31); // Unknown - 29758582 to 29758721
writeRegister(0x0C, 0x02); // Unknown - 29758730 to 29758870
writeRegister(0x00, 0xFF); // CS0 - 29758879 to 29759018
writeRegister(0x01, 0xFF); // CS1 - 29759032 to 29759176
writeRegister(0x07, 0x1A); // Channel Selection - 29759188 to 29759323
writeRegister(0x0E, 0x5A); // ADDR - 29759338 to 29759477
writeRegister(0x0F, 0x00); // ADDR - 29759487 to 29759621
writeRegister(0x10, 0x5A); // ADDR - 29759635 to 29759770
writeRegister(0x11, 0x5A); // PEER - 29759783 to 29759922
writeRegister(0x12, 0x00); // PEER - 29759932 to 29760066
writeRegister(0x13, 0x5A); // PEER - 29760079 to 29760215
writeRegister(0x14, 0x1F); // TX Length - 29760229 to 29760369
writeRegister(0x02, 0x40); // Int1Msk - 29760378 to 29760513
writeRegister(0x03, 0x00); // Int2Msk - 29760525 to 29760660
writeRegister(0x00, 0xFF); // CS0 - 29760672 to 29760808
writeRegister(0x01, 0xFF); // CS1 - 29760822 to 29760962
writeRegister(0x16, 0xC0); // FIFO CTRL - 29760977 to 29761112
writeRegister(0x40, 0x04); // TX Buffer - 29761125 to 29761259
writeRegister(0x41, 0x09); // TX Buffer - 29761269 to 29761411
writeRegister(0x44, 0x23); // TX Buffer - 29761417 to 29761559
writeRegister(0x45, 0x01); // TX Buffer - 29761565 to 29761701
writeRegister(0x46, 0x13); // TX Buffer - 29761713 to 29761856
writeRegister(0x04, 0x07); // TX - 29761862 to 29761996
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29774043 to 29774176
writeRegister(0x00, 0xFF); // CS0 - 29774190 to 29774333
writeRegister(0x01, 0xFF); // CS1 - 29774340 to 29774481
writeRegister(0x0B, 0x1D); // RC Ack Config - 29774495 to 29774638
writeRegister(0x16, 0x10); // FIFO CTRL - 29774644 to 29774779
writeRegister(0x00, 0xFF); // CS0 - 29774792 to 29774933
writeRegister(0x01, 0xFF); // CS1 - 29774942 to 29775082
writeRegister(0x07, 0x1A); // Channel Selection - 29775098 to 29775237
writeRegister(0x0E, 0x5A); // ADDR - 29775251 to 29775387
writeRegister(0x0F, 0x00); // ADDR - 29775401 to 29775535
writeRegister(0x10, 0x5A); // ADDR - 29775549 to 29775683
writeRegister(0x11, 0x5A); // PEER - 29775697 to 29775832
writeRegister(0x12, 0x00); // PEER - 29775846 to 29775979
writeRegister(0x13, 0x5A); // PEER - 29775990 to 29776129
writeRegister(0x04, 0x02); // RX Enable - 29776142 to 29776276
writeRegister(0x02, 0x80); // Int1Msk - 29776286 to 29776419
writeRegister(0x03, 0x00); // Int2Msk - 29776433 to 29776566
writeRegister(0x00, 0xFF); // CS0 - 29776580 to 29776716
writeRegister(0x01, 0xFF); // CS1 - 29776730 to 29776871
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29789950 to 29790082
writeRegister(0x00, 0xFF); // CS0 - 29790096 to 29790232
writeRegister(0x01, 0xFF); // CS1 - 29790246 to 29790386
writeRegister(0x0B, 0x0D); // RC Ack Config - 29790397 to 29790537
writeRegister(0x08, 0x31); // Unknown - 29790549 to 29790683
writeRegister(0x0C, 0x02); // Unknown - 29790694 to 29790831
writeRegister(0x00, 0xFF); // CS0 - 29790846 to 29790982
writeRegister(0x01, 0xFF); // CS1 - 29790996 to 29791136
writeRegister(0x07, 0x1A); // Channel Selection - 29791152 to 29791287
writeRegister(0x0E, 0x5A); // ADDR - 29791302 to 29791441
writeRegister(0x0F, 0x00); // ADDR - 29791451 to 29791589
writeRegister(0x10, 0x5A); // ADDR - 29791599 to 29791737
writeRegister(0x11, 0x5A); // PEER - 29791747 to 29791886
writeRegister(0x12, 0x00); // PEER - 29791896 to 29792031
writeRegister(0x13, 0x5A); // PEER - 29792043 to 29792182
writeRegister(0x14, 0x1F); // TX Length - 29792193 to 29792333
writeRegister(0x02, 0x40); // Int1Msk - 29792342 to 29792475
writeRegister(0x03, 0x00); // Int2Msk - 29792489 to 29792622
writeRegister(0x00, 0xFF); // CS0 - 29792636 to 29792772
writeRegister(0x01, 0xFF); // CS1 - 29792786 to 29792926
writeRegister(0x16, 0xC0); // FIFO CTRL - 29792941 to 29793077
writeRegister(0x40, 0x04); // TX Buffer - 29793089 to 29793222
writeRegister(0x41, 0x09); // TX Buffer - 29793233 to 29793370
writeRegister(0x44, 0x23); // TX Buffer - 29793381 to 29793520
writeRegister(0x45, 0x01); // TX Buffer - 29793529 to 29793671
writeRegister(0x46, 0x13); // TX Buffer - 29793677 to 29793817
writeRegister(0x04, 0x07); // TX - 29793826 to 29793968
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29806007 to 29806140
writeRegister(0x00, 0xFF); // CS0 - 29806154 to 29806293
writeRegister(0x01, 0xFF); // CS1 - 29806304 to 29806445
writeRegister(0x0B, 0x1D); // RC Ack Config - 29806459 to 29806599
writeRegister(0x16, 0x10); // FIFO CTRL - 29806608 to 29806746
writeRegister(0x00, 0xFF); // CS0 - 29806756 to 29806897
writeRegister(0x01, 0xFF); // CS1 - 29806910 to 29807046
writeRegister(0x07, 0x1A); // Channel Selection - 29807062 to 29807201
writeRegister(0x0E, 0x5A); // ADDR - 29807215 to 29807351
writeRegister(0x0F, 0x00); // ADDR - 29807364 to 29807499
writeRegister(0x10, 0x5A); // ADDR - 29807512 to 29807647
writeRegister(0x11, 0x5A); // PEER - 29807661 to 29807796
writeRegister(0x12, 0x00); // PEER - 29807810 to 29807943
writeRegister(0x13, 0x5A); // PEER - 29807957 to 29808094
writeRegister(0x04, 0x02); // RX Enable - 29808106 to 29808239
writeRegister(0x02, 0x80); // Int1Msk - 29808250 to 29808389
writeRegister(0x03, 0x00); // Int2Msk - 29808397 to 29808530
writeRegister(0x00, 0xFF); // CS0 - 29808544 to 29808687
writeRegister(0x01, 0xFF); // CS1 - 29808694 to 29808835
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29822063 to 29822195
writeRegister(0x00, 0xFF); // CS0 - 29822209 to 29822353
writeRegister(0x01, 0xFF); // CS1 - 29822359 to 29822499
writeRegister(0x0B, 0x0D); // RC Ack Config - 29822513 to 29822650
writeRegister(0x08, 0x31); // Unknown - 29822662 to 29822796
writeRegister(0x0C, 0x02); // Unknown - 29822810 to 29822944
writeRegister(0x00, 0xFF); // CS0 - 29822959 to 29823103
writeRegister(0x01, 0xFF); // CS1 - 29823109 to 29823249
writeRegister(0x07, 0x1A); // Channel Selection - 29823265 to 29823403
writeRegister(0x0E, 0x5A); // ADDR - 29823415 to 29823554
writeRegister(0x0F, 0x00); // ADDR - 29823567 to 29823702
writeRegister(0x10, 0x5A); // ADDR - 29823712 to 29823850
writeRegister(0x11, 0x5A); // PEER - 29823860 to 29823999
writeRegister(0x12, 0x00); // PEER - 29824013 to 29824146
writeRegister(0x13, 0x5A); // PEER - 29824156 to 29824295
writeRegister(0x14, 0x1F); // TX Length - 29824306 to 29824446
writeRegister(0x02, 0x40); // Int1Msk - 29824459 to 29824592
writeRegister(0x03, 0x00); // Int2Msk - 29824602 to 29824735
writeRegister(0x00, 0xFF); // CS0 - 29824749 to 29824890
writeRegister(0x01, 0xFF); // CS1 - 29824899 to 29825039
writeRegister(0x16, 0xC0); // FIFO CTRL - 29825054 to 29825190
writeRegister(0x40, 0x04); // TX Buffer - 29825202 to 29825337
writeRegister(0x41, 0x09); // TX Buffer - 29825349 to 29825483
writeRegister(0x44, 0x23); // TX Buffer - 29825497 to 29825633
writeRegister(0x45, 0x01); // TX Buffer - 29825646 to 29825781
writeRegister(0x46, 0x13); // TX Buffer - 29825790 to 29825930
writeRegister(0x04, 0x07); // TX - 29825943 to 29826078
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29837975 to 29838108
writeRegister(0x00, 0xFF); // CS0 - 29838119 to 29838258
writeRegister(0x01, 0xFF); // CS1 - 29838272 to 29838410
writeRegister(0x0B, 0x1D); // RC Ack Config - 29838424 to 29838564
writeRegister(0x16, 0x10); // FIFO CTRL - 29838577 to 29838711
writeRegister(0x00, 0xFF); // CS0 - 29838725 to 29838862
writeRegister(0x01, 0xFF); // CS1 - 29838874 to 29839016
writeRegister(0x07, 0x1A); // Channel Selection - 29839030 to 29839165
writeRegister(0x0E, 0x5A); // ADDR - 29839180 to 29839319
writeRegister(0x0F, 0x00); // ADDR - 29839329 to 29839471
writeRegister(0x10, 0x5A); // ADDR - 29839477 to 29839618
writeRegister(0x11, 0x5A); // PEER - 29839626 to 29839764
writeRegister(0x12, 0x00); // PEER - 29839775 to 29839908
writeRegister(0x13, 0x5A); // PEER - 29839922 to 29840065
writeRegister(0x04, 0x02); // RX Enable - 29840071 to 29840204
writeRegister(0x02, 0x80); // Int1Msk - 29840218 to 29840351
writeRegister(0x03, 0x00); // Int2Msk - 29840362 to 29840501
writeRegister(0x00, 0xFF); // CS0 - 29840509 to 29840648
writeRegister(0x01, 0xFF); // CS1 - 29840658 to 29840800
delay(13); // Delay 13364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29854031 to 29854164
writeRegister(0x00, 0xFF); // CS0 - 29854174 to 29854315
writeRegister(0x01, 0xFF); // CS1 - 29854327 to 29854465
writeRegister(0x0B, 0x0D); // RC Ack Config - 29854478 to 29854621
writeRegister(0x08, 0x31); // Unknown - 29854627 to 29854761
writeRegister(0x0C, 0x02); // Unknown - 29854775 to 29854909
writeRegister(0x00, 0xFF); // CS0 - 29854924 to 29855065
writeRegister(0x01, 0xFF); // CS1 - 29855077 to 29855215
writeRegister(0x07, 0x1A); // Channel Selection - 29855230 to 29855368
writeRegister(0x0E, 0x5A); // ADDR - 29855383 to 29855518
writeRegister(0x0F, 0x00); // ADDR - 29855532 to 29855666
writeRegister(0x10, 0x5A); // ADDR - 29855680 to 29855815
writeRegister(0x11, 0x5A); // PEER - 29855829 to 29855964
writeRegister(0x12, 0x00); // PEER - 29855978 to 29856111
writeRegister(0x13, 0x5A); // PEER - 29856125 to 29856260
writeRegister(0x14, 0x1F); // TX Length - 29856274 to 29856411
writeRegister(0x02, 0x40); // Int1Msk - 29856423 to 29856557
writeRegister(0x03, 0x00); // Int2Msk - 29856570 to 29856704
writeRegister(0x00, 0xFF); // CS0 - 29856714 to 29856855
writeRegister(0x01, 0xFF); // CS1 - 29856867 to 29857011
writeRegister(0x16, 0xC0); // FIFO CTRL - 29857019 to 29857157
writeRegister(0x40, 0x04); // TX Buffer - 29857167 to 29857300
writeRegister(0x41, 0x09); // TX Buffer - 29857314 to 29857448
writeRegister(0x44, 0x23); // TX Buffer - 29857462 to 29857598
writeRegister(0x45, 0x01); // TX Buffer - 29857610 to 29857746
writeRegister(0x46, 0x13); // TX Buffer - 29857758 to 29857895
writeRegister(0x04, 0x07); // TX - 29857907 to 29858043
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29870088 to 29870221
writeRegister(0x00, 0xFF); // CS0 - 29870235 to 29870371
writeRegister(0x01, 0xFF); // CS1 - 29870385 to 29870526
writeRegister(0x0B, 0x1D); // RC Ack Config - 29870540 to 29870677
writeRegister(0x16, 0x10); // FIFO CTRL - 29870690 to 29870824
writeRegister(0x00, 0xFF); // CS0 - 29870838 to 29870981
writeRegister(0x01, 0xFF); // CS1 - 29870987 to 29871129
writeRegister(0x07, 0x1A); // Channel Selection - 29871143 to 29871286
writeRegister(0x0E, 0x5A); // ADDR - 29871293 to 29871432
writeRegister(0x0F, 0x00); // ADDR - 29871446 to 29871580
writeRegister(0x10, 0x5A); // ADDR - 29871590 to 29871728
writeRegister(0x11, 0x5A); // PEER - 29871739 to 29871877
writeRegister(0x12, 0x00); // PEER - 29871891 to 29872024
writeRegister(0x13, 0x5A); // PEER - 29872035 to 29872174
writeRegister(0x04, 0x02); // RX Enable - 29872184 to 29872317
writeRegister(0x02, 0x80); // Int1Msk - 29872331 to 29872464
writeRegister(0x03, 0x00); // Int2Msk - 29872478 to 29872611
writeRegister(0x00, 0xFF); // CS0 - 29872622 to 29872761
writeRegister(0x01, 0xFF); // CS1 - 29872775 to 29872919
delay(13); // Delay 13208 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29885995 to 29886127
writeRegister(0x00, 0xFF); // CS0 - 29886138 to 29886277
writeRegister(0x01, 0xFF); // CS1 - 29886291 to 29886429
writeRegister(0x0B, 0x0D); // RC Ack Config - 29886442 to 29886582
writeRegister(0x08, 0x31); // Unknown - 29886591 to 29886733
writeRegister(0x0C, 0x02); // Unknown - 29886739 to 29886873
writeRegister(0x00, 0xFF); // CS0 - 29886888 to 29887027
writeRegister(0x01, 0xFF); // CS1 - 29887041 to 29887179
writeRegister(0x07, 0x1A); // Channel Selection - 29887197 to 29887332
writeRegister(0x0E, 0x5A); // ADDR - 29887347 to 29887482
writeRegister(0x0F, 0x00); // ADDR - 29887496 to 29887630
writeRegister(0x10, 0x5A); // ADDR - 29887644 to 29887779
writeRegister(0x11, 0x5A); // PEER - 29887792 to 29887928
writeRegister(0x12, 0x00); // PEER - 29887941 to 29888075
writeRegister(0x13, 0x5A); // PEER - 29888088 to 29888224
writeRegister(0x14, 0x1F); // TX Length - 29888238 to 29888381
writeRegister(0x02, 0x40); // Int1Msk - 29888387 to 29888520
writeRegister(0x03, 0x00); // Int2Msk - 29888534 to 29888667
writeRegister(0x00, 0xFF); // CS0 - 29888678 to 29888817
writeRegister(0x01, 0xFF); // CS1 - 29888831 to 29888975
writeRegister(0x16, 0xC0); // FIFO CTRL - 29888982 to 29889121
writeRegister(0x40, 0x04); // TX Buffer - 29889131 to 29889272
writeRegister(0x41, 0x09); // TX Buffer - 29889278 to 29889412
writeRegister(0x44, 0x23); // TX Buffer - 29889426 to 29889562
writeRegister(0x45, 0x01); // TX Buffer - 29889574 to 29889710
writeRegister(0x46, 0x13); // TX Buffer - 29889722 to 29889857
writeRegister(0x04, 0x07); // TX - 29889871 to 29890005
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29902052 to 29902185
writeRegister(0x00, 0xFF); // CS0 - 29902199 to 29902336
writeRegister(0x01, 0xFF); // CS1 - 29902349 to 29902490
writeRegister(0x0B, 0x1D); // RC Ack Config - 29902504 to 29902641
writeRegister(0x16, 0x10); // FIFO CTRL - 29902653 to 29902788
writeRegister(0x00, 0xFF); // CS0 - 29902801 to 29902945
writeRegister(0x01, 0xFF); // CS1 - 29902951 to 29903091
writeRegister(0x07, 0x1A); // Channel Selection - 29903107 to 29903246
writeRegister(0x0E, 0x5A); // ADDR - 29903257 to 29903396
writeRegister(0x0F, 0x00); // ADDR - 29903410 to 29903544
writeRegister(0x10, 0x5A); // ADDR - 29903558 to 29903692
writeRegister(0x11, 0x5A); // PEER - 29903706 to 29903841
writeRegister(0x12, 0x00); // PEER - 29903855 to 29903988
writeRegister(0x13, 0x5A); // PEER - 29903998 to 29904138
writeRegister(0x04, 0x02); // RX Enable - 29904151 to 29904285
writeRegister(0x02, 0x80); // Int1Msk - 29904295 to 29904428
writeRegister(0x03, 0x00); // Int2Msk - 29904442 to 29904575
writeRegister(0x00, 0xFF); // CS0 - 29904589 to 29904726
writeRegister(0x01, 0xFF); // CS1 - 29904739 to 29904880
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29917959 to 29918091
writeRegister(0x00, 0xFF); // CS0 - 29918102 to 29918241
writeRegister(0x01, 0xFF); // CS1 - 29918255 to 29918399
writeRegister(0x0B, 0x0D); // RC Ack Config - 29918406 to 29918544
writeRegister(0x08, 0x31); // Unknown - 29918555 to 29918692
writeRegister(0x0C, 0x02); // Unknown - 29918703 to 29918836
writeRegister(0x00, 0xFF); // CS0 - 29918852 to 29918991
writeRegister(0x01, 0xFF); // CS1 - 29919005 to 29919149
writeRegister(0x07, 0x1A); // Channel Selection - 29919161 to 29919296
writeRegister(0x0E, 0x5A); // ADDR - 29919310 to 29919454
writeRegister(0x0F, 0x00); // ADDR - 29919460 to 29919594
writeRegister(0x10, 0x5A); // ADDR - 29919608 to 29919744
writeRegister(0x11, 0x5A); // PEER - 29919756 to 29919899
writeRegister(0x12, 0x00); // PEER - 29919905 to 29920038
writeRegister(0x13, 0x5A); // PEER - 29920052 to 29920188
writeRegister(0x14, 0x1F); // TX Length - 29920202 to 29920345
writeRegister(0x02, 0x40); // Int1Msk - 29920351 to 29920484
writeRegister(0x03, 0x00); // Int2Msk - 29920498 to 29920631
writeRegister(0x00, 0xFF); // CS0 - 29920645 to 29920781
writeRegister(0x01, 0xFF); // CS1 - 29920795 to 29920936
writeRegister(0x16, 0xC0); // FIFO CTRL - 29920950 to 29921084
writeRegister(0x40, 0x04); // TX Buffer - 29921098 to 29921231
writeRegister(0x41, 0x09); // TX Buffer - 29921242 to 29921383
writeRegister(0x44, 0x23); // TX Buffer - 29921390 to 29921532
writeRegister(0x45, 0x01); // TX Buffer - 29921538 to 29921672
writeRegister(0x46, 0x13); // TX Buffer - 29921686 to 29921829
writeRegister(0x04, 0x07); // TX - 29921835 to 29921969
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29934016 to 29934149
writeRegister(0x00, 0xFF); // CS0 - 29934163 to 29934306
writeRegister(0x01, 0xFF); // CS1 - 29934313 to 29934454
writeRegister(0x0B, 0x1D); // RC Ack Config - 29934468 to 29934611
writeRegister(0x16, 0x10); // FIFO CTRL - 29934617 to 29934751
writeRegister(0x00, 0xFF); // CS0 - 29934765 to 29934906
writeRegister(0x01, 0xFF); // CS1 - 29934915 to 29935055
writeRegister(0x07, 0x1A); // Channel Selection - 29935071 to 29935211
writeRegister(0x0E, 0x5A); // ADDR - 29935224 to 29935360
writeRegister(0x0F, 0x00); // ADDR - 29935373 to 29935508
writeRegister(0x10, 0x5A); // ADDR - 29935521 to 29935656
writeRegister(0x11, 0x5A); // PEER - 29935670 to 29935805
writeRegister(0x12, 0x00); // PEER - 29935819 to 29935952
writeRegister(0x13, 0x5A); // PEER - 29935962 to 29936101
writeRegister(0x04, 0x02); // RX Enable - 29936115 to 29936248
writeRegister(0x02, 0x80); // Int1Msk - 29936259 to 29936392
writeRegister(0x03, 0x00); // Int2Msk - 29936406 to 29936539
writeRegister(0x00, 0xFF); // CS0 - 29936553 to 29936690
writeRegister(0x01, 0xFF); // CS1 - 29936703 to 29936844
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29950072 to 29950204
writeRegister(0x00, 0xFF); // CS0 - 29950218 to 29950354
writeRegister(0x01, 0xFF); // CS1 - 29950368 to 29950509
writeRegister(0x0B, 0x0D); // RC Ack Config - 29950522 to 29950657
writeRegister(0x08, 0x31); // Unknown - 29950671 to 29950805
writeRegister(0x0C, 0x02); // Unknown - 29950819 to 29950953
writeRegister(0x00, 0xFF); // CS0 - 29950968 to 29951104
writeRegister(0x01, 0xFF); // CS1 - 29951118 to 29951258
writeRegister(0x07, 0x1A); // Channel Selection - 29951274 to 29951409
writeRegister(0x0E, 0x5A); // ADDR - 29951423 to 29951563
writeRegister(0x0F, 0x00); // ADDR - 29951573 to 29951712
writeRegister(0x10, 0x5A); // ADDR - 29951721 to 29951859
writeRegister(0x11, 0x5A); // PEER - 29951869 to 29952008
writeRegister(0x12, 0x00); // PEER - 29952018 to 29952151
writeRegister(0x13, 0x5A); // PEER - 29952165 to 29952304
writeRegister(0x14, 0x1F); // TX Length - 29952315 to 29952455
writeRegister(0x02, 0x40); // Int1Msk - 29952467 to 29952601
writeRegister(0x03, 0x00); // Int2Msk - 29952611 to 29952744
writeRegister(0x00, 0xFF); // CS0 - 29952758 to 29952902
writeRegister(0x01, 0xFF); // CS1 - 29952908 to 29953049
writeRegister(0x16, 0xC0); // FIFO CTRL - 29953063 to 29953197
writeRegister(0x40, 0x04); // TX Buffer - 29953211 to 29953344
writeRegister(0x41, 0x09); // TX Buffer - 29953358 to 29953492
writeRegister(0x44, 0x23); // TX Buffer - 29953503 to 29953642
writeRegister(0x45, 0x01); // TX Buffer - 29953651 to 29953790
writeRegister(0x46, 0x13); // TX Buffer - 29953799 to 29953939
writeRegister(0x04, 0x07); // TX - 29953948 to 29954087
delay(12); // Delay 12033 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29965984 to 29966120
writeRegister(0x00, 0xFF); // CS0 - 29966127 to 29966268
writeRegister(0x01, 0xFF); // CS1 - 29966277 to 29966417
writeRegister(0x0B, 0x1D); // RC Ack Config - 29966433 to 29966573
writeRegister(0x16, 0x10); // FIFO CTRL - 29966582 to 29966720
writeRegister(0x00, 0xFF); // CS0 - 29966730 to 29966871
writeRegister(0x01, 0xFF); // CS1 - 29966883 to 29967027
writeRegister(0x07, 0x1A); // Channel Selection - 29967039 to 29967174
writeRegister(0x0E, 0x5A); // ADDR - 29967189 to 29967324
writeRegister(0x0F, 0x00); // ADDR - 29967338 to 29967472
writeRegister(0x10, 0x5A); // ADDR - 29967486 to 29967621
writeRegister(0x11, 0x5A); // PEER - 29967635 to 29967770
writeRegister(0x12, 0x00); // PEER - 29967784 to 29967917
writeRegister(0x13, 0x5A); // PEER - 29967931 to 29968066
writeRegister(0x04, 0x02); // RX Enable - 29968080 to 29968213
writeRegister(0x02, 0x80); // Int1Msk - 29968227 to 29968360
writeRegister(0x03, 0x00); // Int2Msk - 29968371 to 29968504
writeRegister(0x00, 0xFF); // CS0 - 29968518 to 29968657
writeRegister(0x01, 0xFF); // CS1 - 29968667 to 29968809
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29982036 to 29982169
writeRegister(0x00, 0xFF); // CS0 - 29982183 to 29982322
writeRegister(0x01, 0xFF); // CS1 - 29982333 to 29982474
writeRegister(0x0B, 0x0D); // RC Ack Config - 29982487 to 29982622
writeRegister(0x08, 0x31); // Unknown - 29982636 to 29982770
writeRegister(0x0C, 0x02); // Unknown - 29982784 to 29982918
writeRegister(0x00, 0xFF); // CS0 - 29982933 to 29983074
writeRegister(0x01, 0xFF); // CS1 - 29983083 to 29983224
writeRegister(0x07, 0x1A); // Channel Selection - 29983239 to 29983377
writeRegister(0x0E, 0x5A); // ADDR - 29983392 to 29983527
writeRegister(0x0F, 0x00); // ADDR - 29983541 to 29983675
writeRegister(0x10, 0x5A); // ADDR - 29983689 to 29983824
writeRegister(0x11, 0x5A); // PEER - 29983838 to 29983973
writeRegister(0x12, 0x00); // PEER - 29983986 to 29984120
writeRegister(0x13, 0x5A); // PEER - 29984130 to 29984269
writeRegister(0x14, 0x1F); // TX Length - 29984283 to 29984420
writeRegister(0x02, 0x40); // Int1Msk - 29984432 to 29984567
writeRegister(0x03, 0x00); // Int2Msk - 29984579 to 29984714
writeRegister(0x00, 0xFF); // CS0 - 29984723 to 29984862
writeRegister(0x01, 0xFF); // CS1 - 29984876 to 29985014
writeRegister(0x16, 0xC0); // FIFO CTRL - 29985028 to 29985166
writeRegister(0x40, 0x04); // TX Buffer - 29985176 to 29985309
writeRegister(0x41, 0x09); // TX Buffer - 29985323 to 29985457
writeRegister(0x44, 0x23); // TX Buffer - 29985471 to 29985607
writeRegister(0x45, 0x01); // TX Buffer - 29985619 to 29985755
writeRegister(0x46, 0x13); // TX Buffer - 29985767 to 29985904
writeRegister(0x04, 0x07); // TX - 29985916 to 29986052
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 29998097 to 29998230
writeRegister(0x00, 0xFF); // CS0 - 29998240 to 29998380
writeRegister(0x01, 0xFF); // CS1 - 29998394 to 29998538
writeRegister(0x0B, 0x1D); // RC Ack Config - 29998549 to 29998686
writeRegister(0x16, 0x10); // FIFO CTRL - 29998699 to 29998833
writeRegister(0x00, 0xFF); // CS0 - 29998846 to 29998984
writeRegister(0x01, 0xFF); // CS1 - 29998996 to 29999136
writeRegister(0x07, 0x1A); // Channel Selection - 29999152 to 29999287
writeRegister(0x0E, 0x5A); // ADDR - 29999302 to 29999441
writeRegister(0x0F, 0x00); // ADDR - 29999451 to 29999589
writeRegister(0x10, 0x5A); // ADDR - 29999599 to 29999737
writeRegister(0x11, 0x5A); // PEER - 29999748 to 29999886
writeRegister(0x12, 0x00); // PEER - 29999897 to 30000030
writeRegister(0x13, 0x5A); // PEER - 30000044 to 30000183
writeRegister(0x04, 0x02); // RX Enable - 30000193 to 30000326
writeRegister(0x02, 0x80); // Int1Msk - 30000340 to 30000473
writeRegister(0x03, 0x00); // Int2Msk - 30000487 to 30000620
writeRegister(0x00, 0xFF); // CS0 - 30000631 to 30000770
writeRegister(0x01, 0xFF); // CS1 - 30000784 to 30000922
delay(13); // Delay 13217 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30014004 to 30014139
writeRegister(0x00, 0xFF); // CS0 - 30014147 to 30014286
writeRegister(0x01, 0xFF); // CS1 - 30014297 to 30014438
writeRegister(0x0B, 0x0D); // RC Ack Config - 30014451 to 30014594
writeRegister(0x08, 0x31); // Unknown - 30014600 to 30014734
writeRegister(0x0C, 0x02); // Unknown - 30014748 to 30014883
writeRegister(0x00, 0xFF); // CS0 - 30014897 to 30015036
writeRegister(0x01, 0xFF); // CS1 - 30015047 to 30015188
writeRegister(0x07, 0x1A); // Channel Selection - 30015202 to 30015341
writeRegister(0x0E, 0x5A); // ADDR - 30015356 to 30015491
writeRegister(0x0F, 0x00); // ADDR - 30015505 to 30015639
writeRegister(0x10, 0x5A); // ADDR - 30015653 to 30015788
writeRegister(0x11, 0x5A); // PEER - 30015801 to 30015937
writeRegister(0x12, 0x00); // PEER - 30015950 to 30016085
writeRegister(0x13, 0x5A); // PEER - 30016097 to 30016233
writeRegister(0x14, 0x1F); // TX Length - 30016247 to 30016382
writeRegister(0x02, 0x40); // Int1Msk - 30016396 to 30016529
writeRegister(0x03, 0x00); // Int2Msk - 30016543 to 30016676
writeRegister(0x00, 0xFF); // CS0 - 30016687 to 30016826
writeRegister(0x01, 0xFF); // CS1 - 30016840 to 30016978
writeRegister(0x16, 0xC0); // FIFO CTRL - 30016991 to 30017131
writeRegister(0x40, 0x04); // TX Buffer - 30017140 to 30017273
writeRegister(0x41, 0x09); // TX Buffer - 30017287 to 30017421
writeRegister(0x44, 0x23); // TX Buffer - 30017435 to 30017569
writeRegister(0x45, 0x01); // TX Buffer - 30017583 to 30017717
writeRegister(0x46, 0x13); // TX Buffer - 30017731 to 30017866
writeRegister(0x04, 0x07); // TX - 30017880 to 30018014
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30030061 to 30030194
writeRegister(0x00, 0xFF); // CS0 - 30030208 to 30030345
writeRegister(0x01, 0xFF); // CS1 - 30030358 to 30030499
writeRegister(0x0B, 0x1D); // RC Ack Config - 30030513 to 30030650
writeRegister(0x16, 0x10); // FIFO CTRL - 30030662 to 30030797
writeRegister(0x00, 0xFF); // CS0 - 30030810 to 30030946
writeRegister(0x01, 0xFF); // CS1 - 30030960 to 30031100
writeRegister(0x07, 0x1A); // Channel Selection - 30031116 to 30031251
writeRegister(0x0E, 0x5A); // ADDR - 30031266 to 30031405
writeRegister(0x0F, 0x00); // ADDR - 30031415 to 30031553
writeRegister(0x10, 0x5A); // ADDR - 30031563 to 30031701
writeRegister(0x11, 0x5A); // PEER - 30031711 to 30031850
writeRegister(0x12, 0x00); // PEER - 30031860 to 30032000
writeRegister(0x13, 0x5A); // PEER - 30032007 to 30032148
writeRegister(0x04, 0x02); // RX Enable - 30032157 to 30032290
writeRegister(0x02, 0x80); // Int1Msk - 30032304 to 30032437
writeRegister(0x03, 0x00); // Int2Msk - 30032451 to 30032584
writeRegister(0x00, 0xFF); // CS0 - 30032594 to 30032735
writeRegister(0x01, 0xFF); // CS1 - 30032748 to 30032892
delay(13); // Delay 13208 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30045967 to 30046100
writeRegister(0x00, 0xFF); // CS0 - 30046111 to 30046250
writeRegister(0x01, 0xFF); // CS1 - 30046264 to 30046402
writeRegister(0x0B, 0x0D); // RC Ack Config - 30046415 to 30046557
writeRegister(0x08, 0x31); // Unknown - 30046564 to 30046705
writeRegister(0x0C, 0x02); // Unknown - 30046712 to 30046845
writeRegister(0x00, 0xFF); // CS0 - 30046861 to 30047000
writeRegister(0x01, 0xFF); // CS1 - 30047014 to 30047152
writeRegister(0x07, 0x1A); // Channel Selection - 30047166 to 30047305
writeRegister(0x0E, 0x5A); // ADDR - 30047319 to 30047455
writeRegister(0x0F, 0x00); // ADDR - 30047469 to 30047603
writeRegister(0x10, 0x5A); // ADDR - 30047617 to 30047751
writeRegister(0x11, 0x5A); // PEER - 30047765 to 30047900
writeRegister(0x12, 0x00); // PEER - 30047914 to 30048047
writeRegister(0x13, 0x5A); // PEER - 30048061 to 30048197
writeRegister(0x14, 0x1F); // TX Length - 30048211 to 30048346
writeRegister(0x02, 0x40); // Int1Msk - 30048360 to 30048493
writeRegister(0x03, 0x00); // Int2Msk - 30048507 to 30048640
writeRegister(0x00, 0xFF); // CS0 - 30048651 to 30048790
writeRegister(0x01, 0xFF); // CS1 - 30048804 to 30048948
writeRegister(0x16, 0xC0); // FIFO CTRL - 30048955 to 30049093
writeRegister(0x40, 0x04); // TX Buffer - 30049104 to 30049237
writeRegister(0x41, 0x09); // TX Buffer - 30049251 to 30049386
writeRegister(0x44, 0x23); // TX Buffer - 30049399 to 30049533
writeRegister(0x45, 0x01); // TX Buffer - 30049547 to 30049681
writeRegister(0x46, 0x13); // TX Buffer - 30049695 to 30049830
writeRegister(0x04, 0x07); // TX - 30049844 to 30049978
delay(12); // Delay 12186 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30062031 to 30062164
writeRegister(0x00, 0xFF); // CS0 - 30062174 to 30062315
writeRegister(0x01, 0xFF); // CS1 - 30062328 to 30062464
writeRegister(0x0B, 0x1D); // RC Ack Config - 30062479 to 30062620
writeRegister(0x16, 0x10); // FIFO CTRL - 30062632 to 30062768
writeRegister(0x00, 0xFF); // CS0 - 30062777 to 30062916
writeRegister(0x01, 0xFF); // CS1 - 30062930 to 30063074
writeRegister(0x07, 0x1A); // Channel Selection - 30063086 to 30063221
writeRegister(0x0E, 0x5A); // ADDR - 30063236 to 30063375
writeRegister(0x0F, 0x00); // ADDR - 30063385 to 30063519
writeRegister(0x10, 0x5A); // ADDR - 30063533 to 30063668
writeRegister(0x11, 0x5A); // PEER - 30063681 to 30063820
writeRegister(0x12, 0x00); // PEER - 30063830 to 30063964
writeRegister(0x13, 0x5A); // PEER - 30063977 to 30064113
writeRegister(0x04, 0x02); // RX Enable - 30064127 to 30064260
writeRegister(0x02, 0x80); // Int1Msk - 30064274 to 30064407
writeRegister(0x03, 0x00); // Int2Msk - 30064417 to 30064551
writeRegister(0x00, 0xFF); // CS0 - 30064564 to 30064705
writeRegister(0x01, 0xFF); // CS1 - 30064714 to 30064854
delay(13); // Delay 13368 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30078087 to 30078222
writeRegister(0x00, 0xFF); // CS0 - 30078230 to 30078369
writeRegister(0x01, 0xFF); // CS1 - 30078380 to 30078521
writeRegister(0x0B, 0x0D); // RC Ack Config - 30078534 to 30078675
writeRegister(0x08, 0x31); // Unknown - 30078683 to 30078818
writeRegister(0x0C, 0x02); // Unknown - 30078831 to 30078966
writeRegister(0x00, 0xFF); // CS0 - 30078980 to 30079119
writeRegister(0x01, 0xFF); // CS1 - 30079130 to 30079271
writeRegister(0x07, 0x1A); // Channel Selection - 30079285 to 30079424
writeRegister(0x0E, 0x5A); // ADDR - 30079438 to 30079574
writeRegister(0x0F, 0x00); // ADDR - 30079588 to 30079722
writeRegister(0x10, 0x5A); // ADDR - 30079736 to 30079871
writeRegister(0x11, 0x5A); // PEER - 30079884 to 30080021
writeRegister(0x12, 0x00); // PEER - 30080033 to 30080168
writeRegister(0x13, 0x5A); // PEER - 30080180 to 30080316
writeRegister(0x14, 0x1F); // TX Length - 30080330 to 30080465
writeRegister(0x02, 0x40); // Int1Msk - 30080479 to 30080612
writeRegister(0x03, 0x00); // Int2Msk - 30080626 to 30080759
writeRegister(0x00, 0xFF); // CS0 - 30080770 to 30080909
writeRegister(0x01, 0xFF); // CS1 - 30080923 to 30081061
writeRegister(0x16, 0xC0); // FIFO CTRL - 30081074 to 30081212
writeRegister(0x40, 0x04); // TX Buffer - 30081223 to 30081356
writeRegister(0x41, 0x09); // TX Buffer - 30081370 to 30081505
writeRegister(0x44, 0x23); // TX Buffer - 30081518 to 30081652
writeRegister(0x45, 0x01); // TX Buffer - 30081666 to 30081800
writeRegister(0x46, 0x13); // TX Buffer - 30081814 to 30081949
writeRegister(0x04, 0x07); // TX - 30081963 to 30082097
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30093996 to 30094129
writeRegister(0x00, 0xFF); // CS0 - 30094142 to 30094280
writeRegister(0x01, 0xFF); // CS1 - 30094292 to 30094432
writeRegister(0x0B, 0x1D); // RC Ack Config - 30094448 to 30094583
writeRegister(0x16, 0x10); // FIFO CTRL - 30094597 to 30094731
writeRegister(0x00, 0xFF); // CS0 - 30094745 to 30094889
writeRegister(0x01, 0xFF); // CS1 - 30094895 to 30095035
writeRegister(0x07, 0x1A); // Channel Selection - 30095051 to 30095192
writeRegister(0x0E, 0x5A); // ADDR - 30095200 to 30095341
writeRegister(0x0F, 0x00); // ADDR - 30095353 to 30095487
writeRegister(0x10, 0x5A); // ADDR - 30095498 to 30095636
writeRegister(0x11, 0x5A); // PEER - 30095646 to 30095785
writeRegister(0x12, 0x00); // PEER - 30095799 to 30095932
writeRegister(0x13, 0x5A); // PEER - 30095942 to 30096081
writeRegister(0x04, 0x02); // RX Enable - 30096092 to 30096225
writeRegister(0x02, 0x80); // Int1Msk - 30096239 to 30096372
writeRegister(0x03, 0x00); // Int2Msk - 30096386 to 30096519
writeRegister(0x00, 0xFF); // CS0 - 30096529 to 30096670
writeRegister(0x01, 0xFF); // CS1 - 30096682 to 30096827
delay(13); // Delay 13357 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30110051 to 30110184
writeRegister(0x00, 0xFF); // CS0 - 30110194 to 30110334
writeRegister(0x01, 0xFF); // CS1 - 30110348 to 30110492
writeRegister(0x0B, 0x0D); // RC Ack Config - 30110499 to 30110637
writeRegister(0x08, 0x31); // Unknown - 30110648 to 30110785
writeRegister(0x0C, 0x02); // Unknown - 30110796 to 30110937
writeRegister(0x00, 0xFF); // CS0 - 30110945 to 30111084
writeRegister(0x01, 0xFF); // CS1 - 30111098 to 30111242
writeRegister(0x07, 0x1A); // Channel Selection - 30111254 to 30111389
writeRegister(0x0E, 0x5A); // ADDR - 30111403 to 30111542
writeRegister(0x0F, 0x00); // ADDR - 30111553 to 30111687
writeRegister(0x10, 0x5A); // ADDR - 30111701 to 30111835
writeRegister(0x11, 0x5A); // PEER - 30111849 to 30111988
writeRegister(0x12, 0x00); // PEER - 30111998 to 30112131
writeRegister(0x13, 0x5A); // PEER - 30112145 to 30112281
writeRegister(0x14, 0x1F); // TX Length - 30112294 to 30112435
writeRegister(0x02, 0x40); // Int1Msk - 30112444 to 30112577
writeRegister(0x03, 0x00); // Int2Msk - 30112591 to 30112724
writeRegister(0x00, 0xFF); // CS0 - 30112738 to 30112874
writeRegister(0x01, 0xFF); // CS1 - 30112888 to 30113029
writeRegister(0x16, 0xC0); // FIFO CTRL - 30113043 to 30113177
writeRegister(0x40, 0x04); // TX Buffer - 30113191 to 30113324
writeRegister(0x41, 0x09); // TX Buffer - 30113335 to 30113476
writeRegister(0x44, 0x23); // TX Buffer - 30113483 to 30113625
writeRegister(0x45, 0x01); // TX Buffer - 30113631 to 30113765
writeRegister(0x46, 0x13); // TX Buffer - 30113779 to 30113922
writeRegister(0x04, 0x07); // TX - 30113928 to 30114062
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30126109 to 30126242
writeRegister(0x00, 0xFF); // CS0 - 30126255 to 30126399
writeRegister(0x01, 0xFF); // CS1 - 30126405 to 30126545
writeRegister(0x0B, 0x1D); // RC Ack Config - 30126561 to 30126704
writeRegister(0x16, 0x10); // FIFO CTRL - 30126710 to 30126844
writeRegister(0x00, 0xFF); // CS0 - 30126858 to 30126999
writeRegister(0x01, 0xFF); // CS1 - 30127008 to 30127148
writeRegister(0x07, 0x1A); // Channel Selection - 30127164 to 30127302
writeRegister(0x0E, 0x5A); // ADDR - 30127317 to 30127454
writeRegister(0x0F, 0x00); // ADDR - 30127466 to 30127602
writeRegister(0x10, 0x5A); // ADDR - 30127614 to 30127749
writeRegister(0x11, 0x5A); // PEER - 30127763 to 30127898
writeRegister(0x12, 0x00); // PEER - 30127912 to 30128045
writeRegister(0x13, 0x5A); // PEER - 30128055 to 30128194
writeRegister(0x04, 0x02); // RX Enable - 30128208 to 30128341
writeRegister(0x02, 0x80); // Int1Msk - 30128352 to 30128485
writeRegister(0x03, 0x00); // Int2Msk - 30128499 to 30128632
writeRegister(0x00, 0xFF); // CS0 - 30128646 to 30128783
writeRegister(0x01, 0xFF); // CS1 - 30128795 to 30128937
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30142015 to 30142148
writeRegister(0x00, 0xFF); // CS0 - 30142162 to 30142299
writeRegister(0x01, 0xFF); // CS1 - 30142312 to 30142453
writeRegister(0x0B, 0x0D); // RC Ack Config - 30142463 to 30142601
writeRegister(0x08, 0x31); // Unknown - 30142615 to 30142749
writeRegister(0x0C, 0x02); // Unknown - 30142759 to 30142897
writeRegister(0x00, 0xFF); // CS0 - 30142912 to 30143049
writeRegister(0x01, 0xFF); // CS1 - 30143062 to 30143203
writeRegister(0x07, 0x1A); // Channel Selection - 30143217 to 30143353
writeRegister(0x0E, 0x5A); // ADDR - 30143367 to 30143506
writeRegister(0x0F, 0x00); // ADDR - 30143517 to 30143654
writeRegister(0x10, 0x5A); // ADDR - 30143665 to 30143803
writeRegister(0x11, 0x5A); // PEER - 30143813 to 30143952
writeRegister(0x12, 0x00); // PEER - 30143962 to 30144095
writeRegister(0x13, 0x5A); // PEER - 30144109 to 30144248
writeRegister(0x14, 0x1F); // TX Length - 30144258 to 30144397
writeRegister(0x02, 0x40); // Int1Msk - 30144408 to 30144541
writeRegister(0x03, 0x00); // Int2Msk - 30144555 to 30144688
writeRegister(0x00, 0xFF); // CS0 - 30144702 to 30144839
writeRegister(0x01, 0xFF); // CS1 - 30144852 to 30144993
writeRegister(0x16, 0xC0); // FIFO CTRL - 30145006 to 30145141
writeRegister(0x40, 0x04); // TX Buffer - 30145155 to 30145288
writeRegister(0x41, 0x09); // TX Buffer - 30145298 to 30145436
writeRegister(0x44, 0x23); // TX Buffer - 30145446 to 30145586
writeRegister(0x45, 0x01); // TX Buffer - 30145595 to 30145735
writeRegister(0x46, 0x13); // TX Buffer - 30145743 to 30145881
writeRegister(0x04, 0x07); // TX - 30145892 to 30146033
delay(12); // Delay 12173 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30158073 to 30158206
writeRegister(0x00, 0xFF); // CS0 - 30158219 to 30158360
writeRegister(0x01, 0xFF); // CS1 - 30158369 to 30158509
writeRegister(0x0B, 0x1D); // RC Ack Config - 30158525 to 30158665
writeRegister(0x16, 0x10); // FIFO CTRL - 30158674 to 30158812
writeRegister(0x00, 0xFF); // CS0 - 30158822 to 30158963
writeRegister(0x01, 0xFF); // CS1 - 30158975 to 30159113
writeRegister(0x07, 0x1A); // Channel Selection - 30159128 to 30159266
writeRegister(0x0E, 0x5A); // ADDR - 30159281 to 30159416
writeRegister(0x0F, 0x00); // ADDR - 30159430 to 30159564
writeRegister(0x10, 0x5A); // ADDR - 30159578 to 30159713
writeRegister(0x11, 0x5A); // PEER - 30159727 to 30159862
writeRegister(0x12, 0x00); // PEER - 30159875 to 30160009
writeRegister(0x13, 0x5A); // PEER - 30160022 to 30160158
writeRegister(0x04, 0x02); // RX Enable - 30160172 to 30160305
writeRegister(0x02, 0x80); // Int1Msk - 30160315 to 30160455
writeRegister(0x03, 0x00); // Int2Msk - 30160462 to 30160596
writeRegister(0x00, 0xFF); // CS0 - 30160609 to 30160753
writeRegister(0x01, 0xFF); // CS1 - 30160759 to 30160899
delay(13); // Delay 13221 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30173987 to 30174120
writeRegister(0x00, 0xFF); // CS0 - 30174134 to 30174271
writeRegister(0x01, 0xFF); // CS1 - 30174284 to 30174425
writeRegister(0x0B, 0x0D); // RC Ack Config - 30174438 to 30174574
writeRegister(0x08, 0x31); // Unknown - 30174587 to 30174722
writeRegister(0x0C, 0x02); // Unknown - 30174735 to 30174868
writeRegister(0x00, 0xFF); // CS0 - 30174884 to 30175021
writeRegister(0x01, 0xFF); // CS1 - 30175034 to 30175175
writeRegister(0x07, 0x1A); // Channel Selection - 30175189 to 30175325
writeRegister(0x0E, 0x5A); // ADDR - 30175339 to 30175478
writeRegister(0x0F, 0x00); // ADDR - 30175488 to 30175626
writeRegister(0x10, 0x5A); // ADDR - 30175636 to 30175776
writeRegister(0x11, 0x5A); // PEER - 30175785 to 30175923
writeRegister(0x12, 0x00); // PEER - 30175934 to 30176073
writeRegister(0x13, 0x5A); // PEER - 30176081 to 30176220
writeRegister(0x14, 0x1F); // TX Length - 30176230 to 30176369
writeRegister(0x02, 0x40); // Int1Msk - 30176383 to 30176516
writeRegister(0x03, 0x00); // Int2Msk - 30176527 to 30176660
writeRegister(0x00, 0xFF); // CS0 - 30176674 to 30176817
writeRegister(0x01, 0xFF); // CS1 - 30176824 to 30176965
writeRegister(0x16, 0xC0); // FIFO CTRL - 30176978 to 30177113
writeRegister(0x40, 0x04); // TX Buffer - 30177127 to 30177260
writeRegister(0x41, 0x09); // TX Buffer - 30177274 to 30177409
writeRegister(0x44, 0x23); // TX Buffer - 30177418 to 30177556
writeRegister(0x45, 0x01); // TX Buffer - 30177567 to 30177704
writeRegister(0x46, 0x13); // TX Buffer - 30177715 to 30177853
writeRegister(0x04, 0x07); // TX - 30177864 to 30178001
delay(12); // Delay 12184 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30190048 to 30190185
writeRegister(0x00, 0xFF); // CS0 - 30190191 to 30190332
writeRegister(0x01, 0xFF); // CS1 - 30190341 to 30190481
writeRegister(0x0B, 0x1D); // RC Ack Config - 30190496 to 30190637
writeRegister(0x16, 0x10); // FIFO CTRL - 30190646 to 30190783
writeRegister(0x00, 0xFF); // CS0 - 30190794 to 30190933
writeRegister(0x01, 0xFF); // CS1 - 30190947 to 30191091
writeRegister(0x07, 0x1A); // Channel Selection - 30191103 to 30191238
writeRegister(0x0E, 0x5A); // ADDR - 30191253 to 30191388
writeRegister(0x0F, 0x00); // ADDR - 30191402 to 30191536
writeRegister(0x10, 0x5A); // ADDR - 30191550 to 30191685
writeRegister(0x11, 0x5A); // PEER - 30191698 to 30191834
writeRegister(0x12, 0x00); // PEER - 30191847 to 30191981
writeRegister(0x13, 0x5A); // PEER - 30191994 to 30192130
writeRegister(0x04, 0x02); // RX Enable - 30192144 to 30192277
writeRegister(0x02, 0x80); // Int1Msk - 30192291 to 30192424
writeRegister(0x03, 0x00); // Int2Msk - 30192434 to 30192568
writeRegister(0x00, 0xFF); // CS0 - 30192581 to 30192722
writeRegister(0x01, 0xFF); // CS1 - 30192731 to 30192871
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30206100 to 30206233
writeRegister(0x00, 0xFF); // CS0 - 30206247 to 30206386
writeRegister(0x01, 0xFF); // CS1 - 30206397 to 30206538
writeRegister(0x0B, 0x0D); // RC Ack Config - 30206551 to 30206686
writeRegister(0x08, 0x31); // Unknown - 30206700 to 30206835
writeRegister(0x0C, 0x02); // Unknown - 30206848 to 30206981
writeRegister(0x00, 0xFF); // CS0 - 30206997 to 30207136
writeRegister(0x01, 0xFF); // CS1 - 30207147 to 30207288
writeRegister(0x07, 0x1A); // Channel Selection - 30207302 to 30207441
writeRegister(0x0E, 0x5A); // ADDR - 30207455 to 30207591
writeRegister(0x0F, 0x00); // ADDR - 30207605 to 30207739
writeRegister(0x10, 0x5A); // ADDR - 30207753 to 30207888
writeRegister(0x11, 0x5A); // PEER - 30207901 to 30208038
writeRegister(0x12, 0x00); // PEER - 30208050 to 30208183
writeRegister(0x13, 0x5A); // PEER - 30208194 to 30208333
writeRegister(0x14, 0x1F); // TX Length - 30208347 to 30208482
writeRegister(0x02, 0x40); // Int1Msk - 30208496 to 30208629
writeRegister(0x03, 0x00); // Int2Msk - 30208643 to 30208776
writeRegister(0x00, 0xFF); // CS0 - 30208787 to 30208926
writeRegister(0x01, 0xFF); // CS1 - 30208940 to 30209078
writeRegister(0x16, 0xC0); // FIFO CTRL - 30209091 to 30209229
writeRegister(0x40, 0x04); // TX Buffer - 30209240 to 30209373
writeRegister(0x41, 0x09); // TX Buffer - 30209387 to 30209522
writeRegister(0x44, 0x23); // TX Buffer - 30209535 to 30209669
writeRegister(0x45, 0x01); // TX Buffer - 30209683 to 30209817
writeRegister(0x46, 0x13); // TX Buffer - 30209831 to 30209966
writeRegister(0x04, 0x07); // TX - 30209980 to 30210114
delay(12); // Delay 12041 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30222022 to 30222155
writeRegister(0x00, 0xFF); // CS0 - 30222168 to 30222306
writeRegister(0x01, 0xFF); // CS1 - 30222318 to 30222458
writeRegister(0x0B, 0x1D); // RC Ack Config - 30222474 to 30222609
writeRegister(0x16, 0x10); // FIFO CTRL - 30222623 to 30222757
writeRegister(0x00, 0xFF); // CS0 - 30222771 to 30222912
writeRegister(0x01, 0xFF); // CS1 - 30222921 to 30223061
writeRegister(0x07, 0x1A); // Channel Selection - 30223077 to 30223215
writeRegister(0x0E, 0x5A); // ADDR - 30223226 to 30223367
writeRegister(0x0F, 0x00); // ADDR - 30223379 to 30223515
writeRegister(0x10, 0x5A); // ADDR - 30223527 to 30223662
writeRegister(0x11, 0x5A); // PEER - 30223676 to 30223811
writeRegister(0x12, 0x00); // PEER - 30223825 to 30223958
writeRegister(0x13, 0x5A); // PEER - 30223968 to 30224107
writeRegister(0x04, 0x02); // RX Enable - 30224121 to 30224254
writeRegister(0x02, 0x80); // Int1Msk - 30224265 to 30224398
writeRegister(0x03, 0x00); // Int2Msk - 30224412 to 30224545
writeRegister(0x00, 0xFF); // CS0 - 30224559 to 30224696
writeRegister(0x01, 0xFF); // CS1 - 30224708 to 30224850
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30238077 to 30238210
writeRegister(0x00, 0xFF); // CS0 - 30238224 to 30238360
writeRegister(0x01, 0xFF); // CS1 - 30238374 to 30238515
writeRegister(0x0B, 0x0D); // RC Ack Config - 30238528 to 30238663
writeRegister(0x08, 0x31); // Unknown - 30238677 to 30238811
writeRegister(0x0C, 0x02); // Unknown - 30238825 to 30238959
writeRegister(0x00, 0xFF); // CS0 - 30238974 to 30239110
writeRegister(0x01, 0xFF); // CS1 - 30239124 to 30239265
writeRegister(0x07, 0x1A); // Channel Selection - 30239280 to 30239415
writeRegister(0x0E, 0x5A); // ADDR - 30239429 to 30239568
writeRegister(0x0F, 0x00); // ADDR - 30239579 to 30239716
writeRegister(0x10, 0x5A); // ADDR - 30239727 to 30239865
writeRegister(0x11, 0x5A); // PEER - 30239875 to 30240014
writeRegister(0x12, 0x00); // PEER - 30240024 to 30240157
writeRegister(0x13, 0x5A); // PEER - 30240171 to 30240310
writeRegister(0x14, 0x1F); // TX Length - 30240320 to 30240461
writeRegister(0x02, 0x40); // Int1Msk - 30240470 to 30240611
writeRegister(0x03, 0x00); // Int2Msk - 30240617 to 30240750
writeRegister(0x00, 0xFF); // CS0 - 30240764 to 30240906
writeRegister(0x01, 0xFF); // CS1 - 30240914 to 30241055
writeRegister(0x16, 0xC0); // FIFO CTRL - 30241069 to 30241203
writeRegister(0x40, 0x04); // TX Buffer - 30241217 to 30241350
writeRegister(0x41, 0x09); // TX Buffer - 30241361 to 30241498
writeRegister(0x44, 0x23); // TX Buffer - 30241509 to 30241648
writeRegister(0x45, 0x01); // TX Buffer - 30241657 to 30241799
writeRegister(0x46, 0x13); // TX Buffer - 30241805 to 30241945
writeRegister(0x04, 0x07); // TX - 30241954 to 30242096
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30253990 to 30254120
writeRegister(0x00, 0xFF); // CS0 - 30254133 to 30254274
writeRegister(0x01, 0xFF); // CS1 - 30254283 to 30254423
writeRegister(0x0B, 0x1D); // RC Ack Config - 30254439 to 30254579
writeRegister(0x16, 0x10); // FIFO CTRL - 30254588 to 30254726
writeRegister(0x00, 0xFF); // CS0 - 30254736 to 30254875
writeRegister(0x01, 0xFF); // CS1 - 30254889 to 30255027
writeRegister(0x07, 0x1A); // Channel Selection - 30255045 to 30255180
writeRegister(0x0E, 0x5A); // ADDR - 30255195 to 30255330
writeRegister(0x0F, 0x00); // ADDR - 30255344 to 30255478
writeRegister(0x10, 0x5A); // ADDR - 30255492 to 30255627
writeRegister(0x11, 0x5A); // PEER - 30255640 to 30255776
writeRegister(0x12, 0x00); // PEER - 30255789 to 30255923
writeRegister(0x13, 0x5A); // PEER - 30255936 to 30256072
writeRegister(0x04, 0x02); // RX Enable - 30256086 to 30256219
writeRegister(0x02, 0x80); // Int1Msk - 30256233 to 30256366
writeRegister(0x03, 0x00); // Int2Msk - 30256376 to 30256510
writeRegister(0x00, 0xFF); // CS0 - 30256523 to 30256667
writeRegister(0x01, 0xFF); // CS1 - 30256673 to 30256813
delay(13); // Delay 13370 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30270050 to 30270183
writeRegister(0x00, 0xFF); // CS0 - 30270197 to 30270336
writeRegister(0x01, 0xFF); // CS1 - 30270347 to 30270488
writeRegister(0x0B, 0x0D); // RC Ack Config - 30270501 to 30270636
writeRegister(0x08, 0x31); // Unknown - 30270650 to 30270784
writeRegister(0x0C, 0x02); // Unknown - 30270798 to 30270932
writeRegister(0x00, 0xFF); // CS0 - 30270947 to 30271086
writeRegister(0x01, 0xFF); // CS1 - 30271097 to 30271238
writeRegister(0x07, 0x1A); // Channel Selection - 30271253 to 30271391
writeRegister(0x0E, 0x5A); // ADDR - 30271406 to 30271541
writeRegister(0x0F, 0x00); // ADDR - 30271555 to 30271689
writeRegister(0x10, 0x5A); // ADDR - 30271703 to 30271838
writeRegister(0x11, 0x5A); // PEER - 30271851 to 30271987
writeRegister(0x12, 0x00); // PEER - 30272000 to 30272134
writeRegister(0x13, 0x5A); // PEER - 30272144 to 30272283
writeRegister(0x14, 0x1F); // TX Length - 30272297 to 30272432
writeRegister(0x02, 0x40); // Int1Msk - 30272446 to 30272579
writeRegister(0x03, 0x00); // Int2Msk - 30272593 to 30272726
writeRegister(0x00, 0xFF); // CS0 - 30272737 to 30272876
writeRegister(0x01, 0xFF); // CS1 - 30272890 to 30273028
writeRegister(0x16, 0xC0); // FIFO CTRL - 30273041 to 30273180
writeRegister(0x40, 0x04); // TX Buffer - 30273190 to 30273323
writeRegister(0x41, 0x09); // TX Buffer - 30273337 to 30273471
writeRegister(0x44, 0x23); // TX Buffer - 30273485 to 30273621
writeRegister(0x45, 0x01); // TX Buffer - 30273633 to 30273769
writeRegister(0x46, 0x13); // TX Buffer - 30273781 to 30273916
writeRegister(0x04, 0x07); // TX - 30273930 to 30274064
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30286111 to 30286244
writeRegister(0x00, 0xFF); // CS0 - 30286254 to 30286395
writeRegister(0x01, 0xFF); // CS1 - 30286408 to 30286552
writeRegister(0x0B, 0x1D); // RC Ack Config - 30286563 to 30286700
writeRegister(0x16, 0x10); // FIFO CTRL - 30286712 to 30286847
writeRegister(0x00, 0xFF); // CS0 - 30286860 to 30286998
writeRegister(0x01, 0xFF); // CS1 - 30287010 to 30287150
writeRegister(0x07, 0x1A); // Channel Selection - 30287166 to 30287301
writeRegister(0x0E, 0x5A); // ADDR - 30287316 to 30287455
writeRegister(0x0F, 0x00); // ADDR - 30287465 to 30287603
writeRegister(0x10, 0x5A); // ADDR - 30287613 to 30287751
writeRegister(0x11, 0x5A); // PEER - 30287762 to 30287900
writeRegister(0x12, 0x00); // PEER - 30287911 to 30288044
writeRegister(0x13, 0x5A); // PEER - 30288057 to 30288197
writeRegister(0x04, 0x02); // RX Enable - 30288207 to 30288340
writeRegister(0x02, 0x80); // Int1Msk - 30288354 to 30288487
writeRegister(0x03, 0x00); // Int2Msk - 30288501 to 30288634
writeRegister(0x00, 0xFF); // CS0 - 30288644 to 30288784
writeRegister(0x01, 0xFF); // CS1 - 30288798 to 30288934
delay(13); // Delay 13219 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30302018 to 30302153
writeRegister(0x00, 0xFF); // CS0 - 30302161 to 30302300
writeRegister(0x01, 0xFF); // CS1 - 30302311 to 30302452
writeRegister(0x0B, 0x0D); // RC Ack Config - 30302465 to 30302607
writeRegister(0x08, 0x31); // Unknown - 30302614 to 30302749
writeRegister(0x0C, 0x02); // Unknown - 30302762 to 30302895
writeRegister(0x00, 0xFF); // CS0 - 30302911 to 30303050
writeRegister(0x01, 0xFF); // CS1 - 30303061 to 30303202
writeRegister(0x07, 0x1A); // Channel Selection - 30303216 to 30303355
writeRegister(0x0E, 0x5A); // ADDR - 30303369 to 30303505
writeRegister(0x0F, 0x00); // ADDR - 30303519 to 30303653
writeRegister(0x10, 0x5A); // ADDR - 30303667 to 30303803
writeRegister(0x11, 0x5A); // PEER - 30303815 to 30303950
writeRegister(0x12, 0x00); // PEER - 30303964 to 30304097
writeRegister(0x13, 0x5A); // PEER - 30304111 to 30304247
writeRegister(0x14, 0x1F); // TX Length - 30304261 to 30304396
writeRegister(0x02, 0x40); // Int1Msk - 30304410 to 30304543
writeRegister(0x03, 0x00); // Int2Msk - 30304557 to 30304690
writeRegister(0x00, 0xFF); // CS0 - 30304701 to 30304840
writeRegister(0x01, 0xFF); // CS1 - 30304854 to 30304992
writeRegister(0x16, 0xC0); // FIFO CTRL - 30305005 to 30305143
writeRegister(0x40, 0x04); // TX Buffer - 30305154 to 30305287
writeRegister(0x41, 0x09); // TX Buffer - 30305301 to 30305436
writeRegister(0x44, 0x23); // TX Buffer - 30305449 to 30305583
writeRegister(0x45, 0x01); // TX Buffer - 30305597 to 30305731
writeRegister(0x46, 0x13); // TX Buffer - 30305745 to 30305880
writeRegister(0x04, 0x07); // TX - 30305894 to 30306028
delay(12); // Delay 12188 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30318083 to 30318216
writeRegister(0x00, 0xFF); // CS0 - 30318230 to 30318366
writeRegister(0x01, 0xFF); // CS1 - 30318380 to 30318521
writeRegister(0x0B, 0x1D); // RC Ack Config - 30318535 to 30318672
writeRegister(0x16, 0x10); // FIFO CTRL - 30318685 to 30318819
writeRegister(0x00, 0xFF); // CS0 - 30318833 to 30318976
writeRegister(0x01, 0xFF); // CS1 - 30318982 to 30319124
writeRegister(0x07, 0x1A); // Channel Selection - 30319138 to 30319277
writeRegister(0x0E, 0x5A); // ADDR - 30319288 to 30319427
writeRegister(0x0F, 0x00); // ADDR - 30319441 to 30319575
writeRegister(0x10, 0x5A); // ADDR - 30319585 to 30319723
writeRegister(0x11, 0x5A); // PEER - 30319734 to 30319872
writeRegister(0x12, 0x00); // PEER - 30319886 to 30320019
writeRegister(0x13, 0x5A); // PEER - 30320030 to 30320169
writeRegister(0x04, 0x02); // RX Enable - 30320179 to 30320320
writeRegister(0x02, 0x80); // Int1Msk - 30320326 to 30320459
writeRegister(0x03, 0x00); // Int2Msk - 30320473 to 30320606
writeRegister(0x00, 0xFF); // CS0 - 30320617 to 30320756
writeRegister(0x01, 0xFF); // CS1 - 30320770 to 30320914
delay(13); // Delay 13208 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30333990 to 30334122
writeRegister(0x00, 0xFF); // CS0 - 30334133 to 30334272
writeRegister(0x01, 0xFF); // CS1 - 30334286 to 30334430
writeRegister(0x0B, 0x0D); // RC Ack Config - 30334437 to 30334577
writeRegister(0x08, 0x31); // Unknown - 30334586 to 30334728
writeRegister(0x0C, 0x02); // Unknown - 30334734 to 30334868
writeRegister(0x00, 0xFF); // CS0 - 30334883 to 30335022
writeRegister(0x01, 0xFF); // CS1 - 30335036 to 30335180
writeRegister(0x07, 0x1A); // Channel Selection - 30335192 to 30335327
writeRegister(0x0E, 0x5A); // ADDR - 30335342 to 30335477
writeRegister(0x0F, 0x00); // ADDR - 30335491 to 30335625
writeRegister(0x10, 0x5A); // ADDR - 30335639 to 30335774
writeRegister(0x11, 0x5A); // PEER - 30335787 to 30335923
writeRegister(0x12, 0x00); // PEER - 30335936 to 30336070
writeRegister(0x13, 0x5A); // PEER - 30336083 to 30336219
writeRegister(0x14, 0x1F); // TX Length - 30336233 to 30336376
writeRegister(0x02, 0x40); // Int1Msk - 30336382 to 30336515
writeRegister(0x03, 0x00); // Int2Msk - 30336529 to 30336662
writeRegister(0x00, 0xFF); // CS0 - 30336676 to 30336812
writeRegister(0x01, 0xFF); // CS1 - 30336826 to 30336966
writeRegister(0x16, 0xC0); // FIFO CTRL - 30336981 to 30337116
writeRegister(0x40, 0x04); // TX Buffer - 30337129 to 30337263
writeRegister(0x41, 0x09); // TX Buffer - 30337273 to 30337407
writeRegister(0x44, 0x23); // TX Buffer - 30337421 to 30337557
writeRegister(0x45, 0x01); // TX Buffer - 30337569 to 30337705
writeRegister(0x46, 0x13); // TX Buffer - 30337717 to 30337852
writeRegister(0x04, 0x07); // TX - 30337866 to 30338000
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30350047 to 30350180
writeRegister(0x00, 0xFF); // CS0 - 30350194 to 30350331
writeRegister(0x01, 0xFF); // CS1 - 30350344 to 30350485
writeRegister(0x0B, 0x1D); // RC Ack Config - 30350499 to 30350636
writeRegister(0x16, 0x10); // FIFO CTRL - 30350648 to 30350783
writeRegister(0x00, 0xFF); // CS0 - 30350796 to 30350937
writeRegister(0x01, 0xFF); // CS1 - 30350946 to 30351086
writeRegister(0x07, 0x1A); // Channel Selection - 30351102 to 30351241
writeRegister(0x0E, 0x5A); // ADDR - 30351252 to 30351391
writeRegister(0x0F, 0x00); // ADDR - 30351405 to 30351539
writeRegister(0x10, 0x5A); // ADDR - 30351553 to 30351687
writeRegister(0x11, 0x5A); // PEER - 30351701 to 30351836
writeRegister(0x12, 0x00); // PEER - 30351850 to 30351983
writeRegister(0x13, 0x5A); // PEER - 30351993 to 30352133
writeRegister(0x04, 0x02); // RX Enable - 30352146 to 30352280
writeRegister(0x02, 0x80); // Int1Msk - 30352290 to 30352423
writeRegister(0x03, 0x00); // Int2Msk - 30352437 to 30352570
writeRegister(0x00, 0xFF); // CS0 - 30352584 to 30352721
writeRegister(0x01, 0xFF); // CS1 - 30352734 to 30352875
delay(13); // Delay 13369 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30366111 to 30366244
writeRegister(0x00, 0xFF); // CS0 - 30366258 to 30366402
writeRegister(0x01, 0xFF); // CS1 - 30366408 to 30366549
writeRegister(0x0B, 0x0D); // RC Ack Config - 30366562 to 30366697
writeRegister(0x08, 0x31); // Unknown - 30366711 to 30366845
writeRegister(0x0C, 0x02); // Unknown - 30366859 to 30366993
writeRegister(0x00, 0xFF); // CS0 - 30367008 to 30367152
writeRegister(0x01, 0xFF); // CS1 - 30367158 to 30367299
writeRegister(0x07, 0x1A); // Channel Selection - 30367314 to 30367452
writeRegister(0x0E, 0x5A); // ADDR - 30367463 to 30367604
writeRegister(0x0F, 0x00); // ADDR - 30367616 to 30367750
writeRegister(0x10, 0x5A); // ADDR - 30367761 to 30367899
writeRegister(0x11, 0x5A); // PEER - 30367909 to 30368048
writeRegister(0x12, 0x00); // PEER - 30368062 to 30368195
writeRegister(0x13, 0x5A); // PEER - 30368205 to 30368344
writeRegister(0x14, 0x1F); // TX Length - 30368355 to 30368495
writeRegister(0x02, 0x40); // Int1Msk - 30368507 to 30368641
writeRegister(0x03, 0x00); // Int2Msk - 30368651 to 30368784
writeRegister(0x00, 0xFF); // CS0 - 30368798 to 30368939
writeRegister(0x01, 0xFF); // CS1 - 30368948 to 30369089
writeRegister(0x16, 0xC0); // FIFO CTRL - 30369103 to 30369237
writeRegister(0x40, 0x04); // TX Buffer - 30369251 to 30369384
writeRegister(0x41, 0x09); // TX Buffer - 30369398 to 30369532
writeRegister(0x44, 0x23); // TX Buffer - 30369546 to 30369682
writeRegister(0x45, 0x01); // TX Buffer - 30369695 to 30369830
writeRegister(0x46, 0x13); // TX Buffer - 30369839 to 30369979
writeRegister(0x04, 0x07); // TX - 30369991 to 30370127
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30382024 to 30382157
writeRegister(0x00, 0xFF); // CS0 - 30382167 to 30382308
writeRegister(0x01, 0xFF); // CS1 - 30382321 to 30382457
writeRegister(0x0B, 0x1D); // RC Ack Config - 30382473 to 30382613
writeRegister(0x16, 0x10); // FIFO CTRL - 30382625 to 30382760
writeRegister(0x00, 0xFF); // CS0 - 30382773 to 30382911
writeRegister(0x01, 0xFF); // CS1 - 30382923 to 30383063
writeRegister(0x07, 0x1A); // Channel Selection - 30383079 to 30383214
writeRegister(0x0E, 0x5A); // ADDR - 30383229 to 30383368
writeRegister(0x0F, 0x00); // ADDR - 30383378 to 30383520
writeRegister(0x10, 0x5A); // ADDR - 30383526 to 30383667
writeRegister(0x11, 0x5A); // PEER - 30383675 to 30383813
writeRegister(0x12, 0x00); // PEER - 30383824 to 30383957
writeRegister(0x13, 0x5A); // PEER - 30383970 to 30384114
writeRegister(0x04, 0x02); // RX Enable - 30384120 to 30384253
writeRegister(0x02, 0x80); // Int1Msk - 30384267 to 30384400
writeRegister(0x03, 0x00); // Int2Msk - 30384410 to 30384550
writeRegister(0x00, 0xFF); // CS0 - 30384557 to 30384697
writeRegister(0x01, 0xFF); // CS1 - 30384707 to 30384847
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30398080 to 30398212
writeRegister(0x00, 0xFF); // CS0 - 30398223 to 30398362
writeRegister(0x01, 0xFF); // CS1 - 30398376 to 30398514
writeRegister(0x0B, 0x0D); // RC Ack Config - 30398527 to 30398670
writeRegister(0x08, 0x31); // Unknown - 30398676 to 30398810
writeRegister(0x0C, 0x02); // Unknown - 30398824 to 30398958
writeRegister(0x00, 0xFF); // CS0 - 30398973 to 30399112
writeRegister(0x01, 0xFF); // CS1 - 30399126 to 30399264
writeRegister(0x07, 0x1A); // Channel Selection - 30399279 to 30399417
writeRegister(0x0E, 0x5A); // ADDR - 30399432 to 30399567
writeRegister(0x0F, 0x00); // ADDR - 30399581 to 30399715
writeRegister(0x10, 0x5A); // ADDR - 30399729 to 30399864
writeRegister(0x11, 0x5A); // PEER - 30399877 to 30400013
writeRegister(0x12, 0x00); // PEER - 30400026 to 30400160
writeRegister(0x13, 0x5A); // PEER - 30400173 to 30400309
writeRegister(0x14, 0x1F); // TX Length - 30400323 to 30400458
writeRegister(0x02, 0x40); // Int1Msk - 30400472 to 30400605
writeRegister(0x03, 0x00); // Int2Msk - 30400619 to 30400752
writeRegister(0x00, 0xFF); // CS0 - 30400763 to 30400902
writeRegister(0x01, 0xFF); // CS1 - 30400916 to 30401060
writeRegister(0x16, 0xC0); // FIFO CTRL - 30401067 to 30401206
writeRegister(0x40, 0x04); // TX Buffer - 30401216 to 30401349
writeRegister(0x41, 0x09); // TX Buffer - 30401363 to 30401497
writeRegister(0x44, 0x23); // TX Buffer - 30401511 to 30401647
writeRegister(0x45, 0x01); // TX Buffer - 30401659 to 30401795
writeRegister(0x46, 0x13); // TX Buffer - 30401807 to 30401942
writeRegister(0x04, 0x07); // TX - 30401956 to 30402090
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30413989 to 30414122
writeRegister(0x00, 0xFF); // CS0 - 30414136 to 30414273
writeRegister(0x01, 0xFF); // CS1 - 30414286 to 30414427
writeRegister(0x0B, 0x1D); // RC Ack Config - 30414441 to 30414578
writeRegister(0x16, 0x10); // FIFO CTRL - 30414590 to 30414724
writeRegister(0x00, 0xFF); // CS0 - 30414738 to 30414882
writeRegister(0x01, 0xFF); // CS1 - 30414888 to 30415028
writeRegister(0x07, 0x1A); // Channel Selection - 30415044 to 30415184
writeRegister(0x0E, 0x5A); // ADDR - 30415194 to 30415333
writeRegister(0x0F, 0x00); // ADDR - 30415346 to 30415481
writeRegister(0x10, 0x5A); // ADDR - 30415491 to 30415629
writeRegister(0x11, 0x5A); // PEER - 30415639 to 30415778
writeRegister(0x12, 0x00); // PEER - 30415792 to 30415925
writeRegister(0x13, 0x5A); // PEER - 30415935 to 30416074
writeRegister(0x04, 0x02); // RX Enable - 30416085 to 30416224
writeRegister(0x02, 0x80); // Int1Msk - 30416232 to 30416365
writeRegister(0x03, 0x00); // Int2Msk - 30416379 to 30416512
writeRegister(0x00, 0xFF); // CS0 - 30416522 to 30416663
writeRegister(0x01, 0xFF); // CS1 - 30416676 to 30416820
delay(13); // Delay 13357 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30430045 to 30430177
writeRegister(0x00, 0xFF); // CS0 - 30430191 to 30430327
writeRegister(0x01, 0xFF); // CS1 - 30430341 to 30430482
writeRegister(0x0B, 0x0D); // RC Ack Config - 30430492 to 30430630
writeRegister(0x08, 0x31); // Unknown - 30430644 to 30430778
writeRegister(0x0C, 0x02); // Unknown - 30430789 to 30430926
writeRegister(0x00, 0xFF); // CS0 - 30430941 to 30431077
writeRegister(0x01, 0xFF); // CS1 - 30431091 to 30431231
writeRegister(0x07, 0x1A); // Channel Selection - 30431247 to 30431382
writeRegister(0x0E, 0x5A); // ADDR - 30431396 to 30431537
writeRegister(0x0F, 0x00); // ADDR - 30431546 to 30431688
writeRegister(0x10, 0x5A); // ADDR - 30431694 to 30431836
writeRegister(0x11, 0x5A); // PEER - 30431842 to 30431981
writeRegister(0x12, 0x00); // PEER - 30431991 to 30432124
writeRegister(0x13, 0x5A); // PEER - 30432138 to 30432280
writeRegister(0x14, 0x1F); // TX Length - 30432288 to 30432428
writeRegister(0x02, 0x40); // Int1Msk - 30432437 to 30432570
writeRegister(0x03, 0x00); // Int2Msk - 30432584 to 30432717
writeRegister(0x00, 0xFF); // CS0 - 30432731 to 30432867
writeRegister(0x01, 0xFF); // CS1 - 30432881 to 30433022
writeRegister(0x16, 0xC0); // FIFO CTRL - 30433036 to 30433170
writeRegister(0x40, 0x04); // TX Buffer - 30433184 to 30433317
writeRegister(0x41, 0x09); // TX Buffer - 30433328 to 30433469
writeRegister(0x44, 0x23); // TX Buffer - 30433476 to 30433618
writeRegister(0x45, 0x01); // TX Buffer - 30433624 to 30433766
writeRegister(0x46, 0x13); // TX Buffer - 30433772 to 30433915
writeRegister(0x04, 0x07); // TX - 30433921 to 30434063
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30446102 to 30446235
writeRegister(0x00, 0xFF); // CS0 - 30446249 to 30446392
writeRegister(0x01, 0xFF); // CS1 - 30446399 to 30446540
writeRegister(0x0B, 0x1D); // RC Ack Config - 30446554 to 30446697
writeRegister(0x16, 0x10); // FIFO CTRL - 30446703 to 30446845
writeRegister(0x00, 0xFF); // CS0 - 30446851 to 30446992
writeRegister(0x01, 0xFF); // CS1 - 30447001 to 30447141
writeRegister(0x07, 0x1A); // Channel Selection - 30447157 to 30447297
writeRegister(0x0E, 0x5A); // ADDR - 30447310 to 30447446
writeRegister(0x0F, 0x00); // ADDR - 30447459 to 30447594
writeRegister(0x10, 0x5A); // ADDR - 30447607 to 30447742
writeRegister(0x11, 0x5A); // PEER - 30447756 to 30447891
writeRegister(0x12, 0x00); // PEER - 30447905 to 30448038
writeRegister(0x13, 0x5A); // PEER - 30448052 to 30448187
writeRegister(0x04, 0x02); // RX Enable - 30448201 to 30448334
writeRegister(0x02, 0x80); // Int1Msk - 30448345 to 30448478
writeRegister(0x03, 0x00); // Int2Msk - 30448492 to 30448625
writeRegister(0x00, 0xFF); // CS0 - 30448639 to 30448776
writeRegister(0x01, 0xFF); // CS1 - 30448789 to 30448930
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30462008 to 30462141
writeRegister(0x00, 0xFF); // CS0 - 30462155 to 30462292
writeRegister(0x01, 0xFF); // CS1 - 30462305 to 30462446
writeRegister(0x0B, 0x0D); // RC Ack Config - 30462459 to 30462594
writeRegister(0x08, 0x31); // Unknown - 30462608 to 30462742
writeRegister(0x0C, 0x02); // Unknown - 30462756 to 30462890
writeRegister(0x00, 0xFF); // CS0 - 30462905 to 30463041
writeRegister(0x01, 0xFF); // CS1 - 30463055 to 30463196
writeRegister(0x07, 0x1A); // Channel Selection - 30463211 to 30463346
writeRegister(0x0E, 0x5A); // ADDR - 30463360 to 30463499
writeRegister(0x0F, 0x00); // ADDR - 30463510 to 30463647
writeRegister(0x10, 0x5A); // ADDR - 30463658 to 30463796
writeRegister(0x11, 0x5A); // PEER - 30463806 to 30463945
writeRegister(0x12, 0x00); // PEER - 30463955 to 30464088
writeRegister(0x13, 0x5A); // PEER - 30464102 to 30464241
writeRegister(0x14, 0x1F); // TX Length - 30464251 to 30464392
writeRegister(0x02, 0x40); // Int1Msk - 30464401 to 30464542
writeRegister(0x03, 0x00); // Int2Msk - 30464548 to 30464681
writeRegister(0x00, 0xFF); // CS0 - 30464695 to 30464838
writeRegister(0x01, 0xFF); // CS1 - 30464845 to 30464986
writeRegister(0x16, 0xC0); // FIFO CTRL - 30465000 to 30465134
writeRegister(0x40, 0x04); // TX Buffer - 30465148 to 30465281
writeRegister(0x41, 0x09); // TX Buffer - 30465292 to 30465429
writeRegister(0x44, 0x23); // TX Buffer - 30465440 to 30465579
writeRegister(0x45, 0x01); // TX Buffer - 30465588 to 30465730
writeRegister(0x46, 0x13); // TX Buffer - 30465736 to 30465876
writeRegister(0x04, 0x07); // TX - 30465885 to 30466027
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30478066 to 30478199
writeRegister(0x00, 0xFF); // CS0 - 30478212 to 30478352
writeRegister(0x01, 0xFF); // CS1 - 30478362 to 30478502
writeRegister(0x0B, 0x1D); // RC Ack Config - 30478518 to 30478658
writeRegister(0x16, 0x10); // FIFO CTRL - 30478667 to 30478805
writeRegister(0x00, 0xFF); // CS0 - 30478815 to 30478956
writeRegister(0x01, 0xFF); // CS1 - 30478968 to 30479105
writeRegister(0x07, 0x1A); // Channel Selection - 30479121 to 30479259
writeRegister(0x0E, 0x5A); // ADDR - 30479274 to 30479411
writeRegister(0x0F, 0x00); // ADDR - 30479423 to 30479557
writeRegister(0x10, 0x5A); // ADDR - 30479571 to 30479706
writeRegister(0x11, 0x5A); // PEER - 30479720 to 30479855
writeRegister(0x12, 0x00); // PEER - 30479869 to 30480002
writeRegister(0x13, 0x5A); // PEER - 30480016 to 30480151
writeRegister(0x04, 0x02); // RX Enable - 30480165 to 30480298
writeRegister(0x02, 0x80); // Int1Msk - 30480312 to 30480445
writeRegister(0x03, 0x00); // Int2Msk - 30480456 to 30480589
writeRegister(0x00, 0xFF); // CS0 - 30480603 to 30480746
writeRegister(0x01, 0xFF); // CS1 - 30480752 to 30480894
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30494121 to 30494254
writeRegister(0x00, 0xFF); // CS0 - 30494268 to 30494410
writeRegister(0x01, 0xFF); // CS1 - 30494418 to 30494559
writeRegister(0x0B, 0x0D); // RC Ack Config - 30494572 to 30494707
writeRegister(0x08, 0x31); // Unknown - 30494721 to 30494855
writeRegister(0x0C, 0x02); // Unknown - 30494869 to 30495003
writeRegister(0x00, 0xFF); // CS0 - 30495018 to 30495162
writeRegister(0x01, 0xFF); // CS1 - 30495168 to 30495309
writeRegister(0x07, 0x1A); // Channel Selection - 30495324 to 30495462
writeRegister(0x0E, 0x5A); // ADDR - 30495473 to 30495612
writeRegister(0x0F, 0x00); // ADDR - 30495626 to 30495760
writeRegister(0x10, 0x5A); // ADDR - 30495774 to 30495909
writeRegister(0x11, 0x5A); // PEER - 30495923 to 30496058
writeRegister(0x12, 0x00); // PEER - 30496071 to 30496205
writeRegister(0x13, 0x5A); // PEER - 30496215 to 30496354
writeRegister(0x14, 0x1F); // TX Length - 30496368 to 30496505
writeRegister(0x02, 0x40); // Int1Msk - 30496517 to 30496651
writeRegister(0x03, 0x00); // Int2Msk - 30496661 to 30496794
writeRegister(0x00, 0xFF); // CS0 - 30496808 to 30496947
writeRegister(0x01, 0xFF); // CS1 - 30496958 to 30497099
writeRegister(0x16, 0xC0); // FIFO CTRL - 30497113 to 30497247
writeRegister(0x40, 0x04); // TX Buffer - 30497261 to 30497394
writeRegister(0x41, 0x09); // TX Buffer - 30497408 to 30497542
writeRegister(0x44, 0x23); // TX Buffer - 30497556 to 30497692
writeRegister(0x45, 0x01); // TX Buffer - 30497704 to 30497840
writeRegister(0x46, 0x13); // TX Buffer - 30497852 to 30497989
writeRegister(0x04, 0x07); // TX - 30498001 to 30498137
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30510034 to 30510167
writeRegister(0x00, 0xFF); // CS0 - 30510177 to 30510318
writeRegister(0x01, 0xFF); // CS1 - 30510331 to 30510475
writeRegister(0x0B, 0x1D); // RC Ack Config - 30510482 to 30510623
writeRegister(0x16, 0x10); // FIFO CTRL - 30510635 to 30510771
writeRegister(0x00, 0xFF); // CS0 - 30510783 to 30510919
writeRegister(0x01, 0xFF); // CS1 - 30510933 to 30511073
writeRegister(0x07, 0x1A); // Channel Selection - 30511089 to 30511224
writeRegister(0x0E, 0x5A); // ADDR - 30511239 to 30511378
writeRegister(0x0F, 0x00); // ADDR - 30511388 to 30511526
writeRegister(0x10, 0x5A); // ADDR - 30511536 to 30511674
writeRegister(0x11, 0x5A); // PEER - 30511684 to 30511823
writeRegister(0x12, 0x00); // PEER - 30511833 to 30511967
writeRegister(0x13, 0x5A); // PEER - 30511980 to 30512121
writeRegister(0x04, 0x02); // RX Enable - 30512130 to 30512263
writeRegister(0x02, 0x80); // Int1Msk - 30512277 to 30512410
writeRegister(0x03, 0x00); // Int2Msk - 30512424 to 30512557
writeRegister(0x00, 0xFF); // CS0 - 30512567 to 30512708
writeRegister(0x01, 0xFF); // CS1 - 30512721 to 30512857
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30526090 to 30526222
writeRegister(0x00, 0xFF); // CS0 - 30526233 to 30526372
writeRegister(0x01, 0xFF); // CS1 - 30526386 to 30526524
writeRegister(0x0B, 0x0D); // RC Ack Config - 30526537 to 30526680
writeRegister(0x08, 0x31); // Unknown - 30526686 to 30526828
writeRegister(0x0C, 0x02); // Unknown - 30526834 to 30526969
writeRegister(0x00, 0xFF); // CS0 - 30526983 to 30527122
writeRegister(0x01, 0xFF); // CS1 - 30527136 to 30527274
writeRegister(0x07, 0x1A); // Channel Selection - 30527288 to 30527427
writeRegister(0x0E, 0x5A); // ADDR - 30527442 to 30527577
writeRegister(0x0F, 0x00); // ADDR - 30527591 to 30527725
writeRegister(0x10, 0x5A); // ADDR - 30527739 to 30527874
writeRegister(0x11, 0x5A); // PEER - 30527887 to 30528023
writeRegister(0x12, 0x00); // PEER - 30528036 to 30528171
writeRegister(0x13, 0x5A); // PEER - 30528183 to 30528319
writeRegister(0x14, 0x1F); // TX Length - 30528333 to 30528468
writeRegister(0x02, 0x40); // Int1Msk - 30528482 to 30528615
writeRegister(0x03, 0x00); // Int2Msk - 30528629 to 30528762
writeRegister(0x00, 0xFF); // CS0 - 30528773 to 30528912
writeRegister(0x01, 0xFF); // CS1 - 30528926 to 30529070
writeRegister(0x16, 0xC0); // FIFO CTRL - 30529077 to 30529217
writeRegister(0x40, 0x04); // TX Buffer - 30529226 to 30529359
writeRegister(0x41, 0x09); // TX Buffer - 30529373 to 30529507
writeRegister(0x44, 0x23); // TX Buffer - 30529521 to 30529657
writeRegister(0x45, 0x01); // TX Buffer - 30529669 to 30529803
writeRegister(0x46, 0x13); // TX Buffer - 30529817 to 30529952
writeRegister(0x04, 0x07); // TX - 30529966 to 30530100
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30541999 to 30542132
writeRegister(0x00, 0xFF); // CS0 - 30542146 to 30542283
writeRegister(0x01, 0xFF); // CS1 - 30542295 to 30542437
writeRegister(0x0B, 0x1D); // RC Ack Config - 30542451 to 30542586
writeRegister(0x16, 0x10); // FIFO CTRL - 30542600 to 30542734
writeRegister(0x00, 0xFF); // CS0 - 30542748 to 30542892
writeRegister(0x01, 0xFF); // CS1 - 30542898 to 30543038
writeRegister(0x07, 0x1A); // Channel Selection - 30543054 to 30543192
writeRegister(0x0E, 0x5A); // ADDR - 30543203 to 30543343
writeRegister(0x0F, 0x00); // ADDR - 30543356 to 30543492
writeRegister(0x10, 0x5A); // ADDR - 30543504 to 30543639
writeRegister(0x11, 0x5A); // PEER - 30543653 to 30543788
writeRegister(0x12, 0x00); // PEER - 30543802 to 30543935
writeRegister(0x13, 0x5A); // PEER - 30543945 to 30544084
writeRegister(0x04, 0x02); // RX Enable - 30544098 to 30544231
writeRegister(0x02, 0x80); // Int1Msk - 30544242 to 30544375
writeRegister(0x03, 0x00); // Int2Msk - 30544389 to 30544522
writeRegister(0x00, 0xFF); // CS0 - 30544536 to 30544673
writeRegister(0x01, 0xFF); // CS1 - 30544686 to 30544827
delay(13); // Delay 13366 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30558061 to 30558193
writeRegister(0x00, 0xFF); // CS0 - 30558204 to 30558343
writeRegister(0x01, 0xFF); // CS1 - 30558357 to 30558495
writeRegister(0x0B, 0x0D); // RC Ack Config - 30558508 to 30558650
writeRegister(0x08, 0x31); // Unknown - 30558657 to 30558792
writeRegister(0x0C, 0x02); // Unknown - 30558805 to 30558938
writeRegister(0x00, 0xFF); // CS0 - 30558954 to 30559093
writeRegister(0x01, 0xFF); // CS1 - 30559107 to 30559245
writeRegister(0x07, 0x1A); // Channel Selection - 30559259 to 30559398
writeRegister(0x0E, 0x5A); // ADDR - 30559412 to 30559548
writeRegister(0x0F, 0x00); // ADDR - 30559562 to 30559696
writeRegister(0x10, 0x5A); // ADDR - 30559710 to 30559846
writeRegister(0x11, 0x5A); // PEER - 30559858 to 30559993
writeRegister(0x12, 0x00); // PEER - 30560007 to 30560140
writeRegister(0x13, 0x5A); // PEER - 30560154 to 30560290
writeRegister(0x14, 0x1F); // TX Length - 30560304 to 30560439
writeRegister(0x02, 0x40); // Int1Msk - 30560453 to 30560586
writeRegister(0x03, 0x00); // Int2Msk - 30560600 to 30560733
writeRegister(0x00, 0xFF); // CS0 - 30560744 to 30560883
writeRegister(0x01, 0xFF); // CS1 - 30560897 to 30561041
writeRegister(0x16, 0xC0); // FIFO CTRL - 30561048 to 30561186
writeRegister(0x40, 0x04); // TX Buffer - 30561197 to 30561330
writeRegister(0x41, 0x09); // TX Buffer - 30561344 to 30561479
writeRegister(0x44, 0x23); // TX Buffer - 30561492 to 30561626
writeRegister(0x45, 0x01); // TX Buffer - 30561640 to 30561774
writeRegister(0x46, 0x13); // TX Buffer - 30561788 to 30561923
writeRegister(0x04, 0x07); // TX - 30561937 to 30562071
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30574118 to 30574251
writeRegister(0x00, 0xFF); // CS0 - 30574265 to 30574402
writeRegister(0x01, 0xFF); // CS1 - 30574415 to 30574556
writeRegister(0x0B, 0x1D); // RC Ack Config - 30574570 to 30574707
writeRegister(0x16, 0x10); // FIFO CTRL - 30574719 to 30574853
writeRegister(0x00, 0xFF); // CS0 - 30574867 to 30575011
writeRegister(0x01, 0xFF); // CS1 - 30575017 to 30575157
writeRegister(0x07, 0x1A); // Channel Selection - 30575173 to 30575316
writeRegister(0x0E, 0x5A); // ADDR - 30575323 to 30575462
writeRegister(0x0F, 0x00); // ADDR - 30575475 to 30575610
writeRegister(0x10, 0x5A); // ADDR - 30575620 to 30575758
writeRegister(0x11, 0x5A); // PEER - 30575768 to 30575907
writeRegister(0x12, 0x00); // PEER - 30575921 to 30576054
writeRegister(0x13, 0x5A); // PEER - 30576064 to 30576203
writeRegister(0x04, 0x02); // RX Enable - 30576214 to 30576347
writeRegister(0x02, 0x80); // Int1Msk - 30576361 to 30576494
writeRegister(0x03, 0x00); // Int2Msk - 30576508 to 30576641
writeRegister(0x00, 0xFF); // CS0 - 30576651 to 30576792
writeRegister(0x01, 0xFF); // CS1 - 30576805 to 30576949
delay(13); // Delay 13208 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30590024 to 30590157
writeRegister(0x00, 0xFF); // CS0 - 30590167 to 30590307
writeRegister(0x01, 0xFF); // CS1 - 30590321 to 30590457
writeRegister(0x0B, 0x0D); // RC Ack Config - 30590472 to 30590610
writeRegister(0x08, 0x31); // Unknown - 30590621 to 30590762
writeRegister(0x0C, 0x02); // Unknown - 30590769 to 30590902
writeRegister(0x00, 0xFF); // CS0 - 30590918 to 30591057
writeRegister(0x01, 0xFF); // CS1 - 30591071 to 30591209
writeRegister(0x07, 0x1A); // Channel Selection - 30591227 to 30591362
writeRegister(0x0E, 0x5A); // ADDR - 30591376 to 30591512
writeRegister(0x0F, 0x00); // ADDR - 30591526 to 30591660
writeRegister(0x10, 0x5A); // ADDR - 30591674 to 30591808
writeRegister(0x11, 0x5A); // PEER - 30591822 to 30591957
writeRegister(0x12, 0x00); // PEER - 30591971 to 30592104
writeRegister(0x13, 0x5A); // PEER - 30592118 to 30592254
writeRegister(0x14, 0x1F); // TX Length - 30592267 to 30592411
writeRegister(0x02, 0x40); // Int1Msk - 30592417 to 30592550
writeRegister(0x03, 0x00); // Int2Msk - 30592564 to 30592697
writeRegister(0x00, 0xFF); // CS0 - 30592707 to 30592848
writeRegister(0x01, 0xFF); // CS1 - 30592861 to 30593005
writeRegister(0x16, 0xC0); // FIFO CTRL - 30593012 to 30593150
writeRegister(0x40, 0x04); // TX Buffer - 30593161 to 30593300
writeRegister(0x41, 0x09); // TX Buffer - 30593308 to 30593443
writeRegister(0x44, 0x23); // TX Buffer - 30593456 to 30593590
writeRegister(0x45, 0x01); // TX Buffer - 30593604 to 30593738
writeRegister(0x46, 0x13); // TX Buffer - 30593752 to 30593887
writeRegister(0x04, 0x07); // TX - 30593901 to 30594035
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30606082 to 30606215
writeRegister(0x00, 0xFF); // CS0 - 30606228 to 30606366
writeRegister(0x01, 0xFF); // CS1 - 30606378 to 30606518
writeRegister(0x0B, 0x1D); // RC Ack Config - 30606534 to 30606669
writeRegister(0x16, 0x10); // FIFO CTRL - 30606683 to 30606817
writeRegister(0x00, 0xFF); // CS0 - 30606831 to 30606975
writeRegister(0x01, 0xFF); // CS1 - 30606981 to 30607121
writeRegister(0x07, 0x1A); // Channel Selection - 30607137 to 30607275
writeRegister(0x0E, 0x5A); // ADDR - 30607286 to 30607427
writeRegister(0x0F, 0x00); // ADDR - 30607439 to 30607573
writeRegister(0x10, 0x5A); // ADDR - 30607587 to 30607722
writeRegister(0x11, 0x5A); // PEER - 30607736 to 30607871
writeRegister(0x12, 0x00); // PEER - 30607885 to 30608018
writeRegister(0x13, 0x5A); // PEER - 30608028 to 30608167
writeRegister(0x04, 0x02); // RX Enable - 30608181 to 30608314
writeRegister(0x02, 0x80); // Int1Msk - 30608325 to 30608458
writeRegister(0x03, 0x00); // Int2Msk - 30608472 to 30608605
writeRegister(0x00, 0xFF); // CS0 - 30608619 to 30608756
writeRegister(0x01, 0xFF); // CS1 - 30608768 to 30608910
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30622137 to 30622270
writeRegister(0x00, 0xFF); // CS0 - 30622284 to 30622420
writeRegister(0x01, 0xFF); // CS1 - 30622434 to 30622575
writeRegister(0x0B, 0x0D); // RC Ack Config - 30622585 to 30622723
writeRegister(0x08, 0x31); // Unknown - 30622737 to 30622871
writeRegister(0x0C, 0x02); // Unknown - 30622882 to 30623019
writeRegister(0x00, 0xFF); // CS0 - 30623034 to 30623170
writeRegister(0x01, 0xFF); // CS1 - 30623184 to 30623325
writeRegister(0x07, 0x1A); // Channel Selection - 30623340 to 30623475
writeRegister(0x0E, 0x5A); // ADDR - 30623489 to 30623628
writeRegister(0x0F, 0x00); // ADDR - 30623639 to 30623776
writeRegister(0x10, 0x5A); // ADDR - 30623787 to 30623925
writeRegister(0x11, 0x5A); // PEER - 30623935 to 30624074
writeRegister(0x12, 0x00); // PEER - 30624084 to 30624217
writeRegister(0x13, 0x5A); // PEER - 30624231 to 30624370
writeRegister(0x14, 0x1F); // TX Length - 30624380 to 30624521
writeRegister(0x02, 0x40); // Int1Msk - 30624530 to 30624663
writeRegister(0x03, 0x00); // Int2Msk - 30624677 to 30624810
writeRegister(0x00, 0xFF); // CS0 - 30624824 to 30624960
writeRegister(0x01, 0xFF); // CS1 - 30624974 to 30625115
writeRegister(0x16, 0xC0); // FIFO CTRL - 30625129 to 30625263
writeRegister(0x40, 0x04); // TX Buffer - 30625277 to 30625410
writeRegister(0x41, 0x09); // TX Buffer - 30625421 to 30625558
writeRegister(0x44, 0x23); // TX Buffer - 30625569 to 30625708
writeRegister(0x45, 0x01); // TX Buffer - 30625717 to 30625859
writeRegister(0x46, 0x13); // TX Buffer - 30625865 to 30626005
writeRegister(0x04, 0x07); // TX - 30626014 to 30626156
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30638047 to 30638180
writeRegister(0x00, 0xFF); // CS0 - 30638193 to 30638334
writeRegister(0x01, 0xFF); // CS1 - 30638343 to 30638483
writeRegister(0x0B, 0x1D); // RC Ack Config - 30638498 to 30638639
writeRegister(0x16, 0x10); // FIFO CTRL - 30638648 to 30638786
writeRegister(0x00, 0xFF); // CS0 - 30638796 to 30638935
writeRegister(0x01, 0xFF); // CS1 - 30638949 to 30639087
writeRegister(0x07, 0x1A); // Channel Selection - 30639102 to 30639240
writeRegister(0x0E, 0x5A); // ADDR - 30639255 to 30639390
writeRegister(0x0F, 0x00); // ADDR - 30639404 to 30639538
writeRegister(0x10, 0x5A); // ADDR - 30639552 to 30639687
writeRegister(0x11, 0x5A); // PEER - 30639700 to 30639836
writeRegister(0x12, 0x00); // PEER - 30639849 to 30639983
writeRegister(0x13, 0x5A); // PEER - 30639996 to 30640132
writeRegister(0x04, 0x02); // RX Enable - 30640146 to 30640279
writeRegister(0x02, 0x80); // Int1Msk - 30640293 to 30640426
writeRegister(0x03, 0x00); // Int2Msk - 30640436 to 30640570
writeRegister(0x00, 0xFF); // CS0 - 30640583 to 30640727
writeRegister(0x01, 0xFF); // CS1 - 30640733 to 30640873
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30654102 to 30654235
writeRegister(0x00, 0xFF); // CS0 - 30654249 to 30654392
writeRegister(0x01, 0xFF); // CS1 - 30654399 to 30654540
writeRegister(0x0B, 0x0D); // RC Ack Config - 30654553 to 30654688
writeRegister(0x08, 0x31); // Unknown - 30654702 to 30654836
writeRegister(0x0C, 0x02); // Unknown - 30654850 to 30654984
writeRegister(0x00, 0xFF); // CS0 - 30654999 to 30655142
writeRegister(0x01, 0xFF); // CS1 - 30655149 to 30655290
writeRegister(0x07, 0x1A); // Channel Selection - 30655304 to 30655443
writeRegister(0x0E, 0x5A); // ADDR - 30655454 to 30655593
writeRegister(0x0F, 0x00); // ADDR - 30655607 to 30655741
writeRegister(0x10, 0x5A); // ADDR - 30655755 to 30655890
writeRegister(0x11, 0x5A); // PEER - 30655903 to 30656039
writeRegister(0x12, 0x00); // PEER - 30656052 to 30656187
writeRegister(0x13, 0x5A); // PEER - 30656196 to 30656335
writeRegister(0x14, 0x1F); // TX Length - 30656349 to 30656484
writeRegister(0x02, 0x40); // Int1Msk - 30656498 to 30656631
writeRegister(0x03, 0x00); // Int2Msk - 30656642 to 30656775
writeRegister(0x00, 0xFF); // CS0 - 30656789 to 30656928
writeRegister(0x01, 0xFF); // CS1 - 30656939 to 30657080
writeRegister(0x16, 0xC0); // FIFO CTRL - 30657093 to 30657228
writeRegister(0x40, 0x04); // TX Buffer - 30657242 to 30657375
writeRegister(0x41, 0x09); // TX Buffer - 30657389 to 30657523
writeRegister(0x44, 0x23); // TX Buffer - 30657537 to 30657673
writeRegister(0x45, 0x01); // TX Buffer - 30657685 to 30657819
writeRegister(0x46, 0x13); // TX Buffer - 30657833 to 30657968
writeRegister(0x04, 0x07); // TX - 30657982 to 30658116
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30670015 to 30670148
writeRegister(0x00, 0xFF); // CS0 - 30670158 to 30670299
writeRegister(0x01, 0xFF); // CS1 - 30670311 to 30670456
writeRegister(0x0B, 0x1D); // RC Ack Config - 30670463 to 30670602
writeRegister(0x16, 0x10); // FIFO CTRL - 30670616 to 30670750
writeRegister(0x00, 0xFF); // CS0 - 30670764 to 30670900
writeRegister(0x01, 0xFF); // CS1 - 30670914 to 30671054
writeRegister(0x07, 0x1A); // Channel Selection - 30671070 to 30671205
writeRegister(0x0E, 0x5A); // ADDR - 30671219 to 30671359
writeRegister(0x0F, 0x00); // ADDR - 30671369 to 30671508
writeRegister(0x10, 0x5A); // ADDR - 30671517 to 30671655
writeRegister(0x11, 0x5A); // PEER - 30671665 to 30671804
writeRegister(0x12, 0x00); // PEER - 30671814 to 30671947
writeRegister(0x13, 0x5A); // PEER - 30671961 to 30672100
writeRegister(0x04, 0x02); // RX Enable - 30672111 to 30672244
writeRegister(0x02, 0x80); // Int1Msk - 30672258 to 30672391
writeRegister(0x03, 0x00); // Int2Msk - 30672405 to 30672538
writeRegister(0x00, 0xFF); // CS0 - 30672548 to 30672689
writeRegister(0x01, 0xFF); // CS1 - 30672702 to 30672838
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30686070 to 30686203
writeRegister(0x00, 0xFF); // CS0 - 30686214 to 30686353
writeRegister(0x01, 0xFF); // CS1 - 30686367 to 30686505
writeRegister(0x0B, 0x0D); // RC Ack Config - 30686518 to 30686660
writeRegister(0x08, 0x31); // Unknown - 30686667 to 30686808
writeRegister(0x0C, 0x02); // Unknown - 30686815 to 30686948
writeRegister(0x00, 0xFF); // CS0 - 30686964 to 30687103
writeRegister(0x01, 0xFF); // CS1 - 30687117 to 30687255
writeRegister(0x07, 0x1A); // Channel Selection - 30687269 to 30687408
writeRegister(0x0E, 0x5A); // ADDR - 30687422 to 30687558
writeRegister(0x0F, 0x00); // ADDR - 30687572 to 30687706
writeRegister(0x10, 0x5A); // ADDR - 30687720 to 30687854
writeRegister(0x11, 0x5A); // PEER - 30687868 to 30688003
writeRegister(0x12, 0x00); // PEER - 30688017 to 30688150
writeRegister(0x13, 0x5A); // PEER - 30688164 to 30688300
writeRegister(0x14, 0x1F); // TX Length - 30688314 to 30688449
writeRegister(0x02, 0x40); // Int1Msk - 30688463 to 30688596
writeRegister(0x03, 0x00); // Int2Msk - 30688610 to 30688743
writeRegister(0x00, 0xFF); // CS0 - 30688754 to 30688893
writeRegister(0x01, 0xFF); // CS1 - 30688907 to 30689051
writeRegister(0x16, 0xC0); // FIFO CTRL - 30689058 to 30689196
writeRegister(0x40, 0x04); // TX Buffer - 30689207 to 30689340
writeRegister(0x41, 0x09); // TX Buffer - 30689354 to 30689489
writeRegister(0x44, 0x23); // TX Buffer - 30689502 to 30689636
writeRegister(0x45, 0x01); // TX Buffer - 30689650 to 30689784
writeRegister(0x46, 0x13); // TX Buffer - 30689798 to 30689933
writeRegister(0x04, 0x07); // TX - 30689947 to 30690081
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30702128 to 30702261
writeRegister(0x00, 0xFF); // CS0 - 30702275 to 30702412
writeRegister(0x01, 0xFF); // CS1 - 30702424 to 30702566
writeRegister(0x0B, 0x1D); // RC Ack Config - 30702580 to 30702715
writeRegister(0x16, 0x10); // FIFO CTRL - 30702729 to 30702863
writeRegister(0x00, 0xFF); // CS0 - 30702877 to 30703021
writeRegister(0x01, 0xFF); // CS1 - 30703027 to 30703167
writeRegister(0x07, 0x1A); // Channel Selection - 30703183 to 30703321
writeRegister(0x0E, 0x5A); // ADDR - 30703332 to 30703472
writeRegister(0x0F, 0x00); // ADDR - 30703485 to 30703621
writeRegister(0x10, 0x5A); // ADDR - 30703630 to 30703768
writeRegister(0x11, 0x5A); // PEER - 30703778 to 30703917
writeRegister(0x12, 0x00); // PEER - 30703931 to 30704064
writeRegister(0x13, 0x5A); // PEER - 30704074 to 30704213
writeRegister(0x04, 0x02); // RX Enable - 30704224 to 30704363
writeRegister(0x02, 0x80); // Int1Msk - 30704371 to 30704504
writeRegister(0x03, 0x00); // Int2Msk - 30704518 to 30704651
writeRegister(0x00, 0xFF); // CS0 - 30704661 to 30704802
writeRegister(0x01, 0xFF); // CS1 - 30704815 to 30704959
delay(13); // Delay 13208 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30718034 to 30718167
writeRegister(0x00, 0xFF); // CS0 - 30718177 to 30718318
writeRegister(0x01, 0xFF); // CS1 - 30718331 to 30718475
writeRegister(0x0B, 0x0D); // RC Ack Config - 30718482 to 30718620
writeRegister(0x08, 0x31); // Unknown - 30718631 to 30718772
writeRegister(0x0C, 0x02); // Unknown - 30718778 to 30718912
writeRegister(0x00, 0xFF); // CS0 - 30718927 to 30719068
writeRegister(0x01, 0xFF); // CS1 - 30719081 to 30719225
writeRegister(0x07, 0x1A); // Channel Selection - 30719237 to 30719372
writeRegister(0x0E, 0x5A); // ADDR - 30719386 to 30719522
writeRegister(0x0F, 0x00); // ADDR - 30719536 to 30719670
writeRegister(0x10, 0x5A); // ADDR - 30719684 to 30719818
writeRegister(0x11, 0x5A); // PEER - 30719832 to 30719967
writeRegister(0x12, 0x00); // PEER - 30719981 to 30720114
writeRegister(0x13, 0x5A); // PEER - 30720128 to 30720264
writeRegister(0x14, 0x1F); // TX Length - 30720277 to 30720419
writeRegister(0x02, 0x40); // Int1Msk - 30720427 to 30720560
writeRegister(0x03, 0x00); // Int2Msk - 30720574 to 30720707
writeRegister(0x00, 0xFF); // CS0 - 30720721 to 30720858
writeRegister(0x01, 0xFF); // CS1 - 30720871 to 30721012
writeRegister(0x16, 0xC0); // FIFO CTRL - 30721025 to 30721160
writeRegister(0x40, 0x04); // TX Buffer - 30721174 to 30721307
writeRegister(0x41, 0x09); // TX Buffer - 30721317 to 30721453
writeRegister(0x44, 0x23); // TX Buffer - 30721465 to 30721600
writeRegister(0x45, 0x01); // TX Buffer - 30721614 to 30721748
writeRegister(0x46, 0x13); // TX Buffer - 30721762 to 30721897
writeRegister(0x04, 0x07); // TX - 30721911 to 30722046
delay(12); // Delay 12179 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30734092 to 30734225
writeRegister(0x00, 0xFF); // CS0 - 30734238 to 30734376
writeRegister(0x01, 0xFF); // CS1 - 30734388 to 30734528
writeRegister(0x0B, 0x1D); // RC Ack Config - 30734544 to 30734679
writeRegister(0x16, 0x10); // FIFO CTRL - 30734693 to 30734827
writeRegister(0x00, 0xFF); // CS0 - 30734841 to 30734982
writeRegister(0x01, 0xFF); // CS1 - 30734991 to 30735132
writeRegister(0x07, 0x1A); // Channel Selection - 30735147 to 30735285
writeRegister(0x0E, 0x5A); // ADDR - 30735296 to 30735435
writeRegister(0x0F, 0x00); // ADDR - 30735449 to 30735583
writeRegister(0x10, 0x5A); // ADDR - 30735597 to 30735732
writeRegister(0x11, 0x5A); // PEER - 30735746 to 30735881
writeRegister(0x12, 0x00); // PEER - 30735895 to 30736028
writeRegister(0x13, 0x5A); // PEER - 30736038 to 30736177
writeRegister(0x04, 0x02); // RX Enable - 30736191 to 30736324
writeRegister(0x02, 0x80); // Int1Msk - 30736334 to 30736468
writeRegister(0x03, 0x00); // Int2Msk - 30736481 to 30736615
writeRegister(0x00, 0xFF); // CS0 - 30736628 to 30736766
writeRegister(0x01, 0xFF); // CS1 - 30736778 to 30736918
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30750147 to 30750280
writeRegister(0x00, 0xFF); // CS0 - 30750294 to 30750431
writeRegister(0x01, 0xFF); // CS1 - 30750444 to 30750585
writeRegister(0x0B, 0x0D); // RC Ack Config - 30750598 to 30750733
writeRegister(0x08, 0x31); // Unknown - 30750747 to 30750881
writeRegister(0x0C, 0x02); // Unknown - 30750895 to 30751029
writeRegister(0x00, 0xFF); // CS0 - 30751044 to 30751181
writeRegister(0x01, 0xFF); // CS1 - 30751194 to 30751335
writeRegister(0x07, 0x1A); // Channel Selection - 30751350 to 30751485
writeRegister(0x0E, 0x5A); // ADDR - 30751499 to 30751638
writeRegister(0x0F, 0x00); // ADDR - 30751649 to 30751786
writeRegister(0x10, 0x5A); // ADDR - 30751797 to 30751935
writeRegister(0x11, 0x5A); // PEER - 30751945 to 30752084
writeRegister(0x12, 0x00); // PEER - 30752094 to 30752227
writeRegister(0x13, 0x5A); // PEER - 30752241 to 30752380
writeRegister(0x14, 0x1F); // TX Length - 30752390 to 30752529
writeRegister(0x02, 0x40); // Int1Msk - 30752540 to 30752679
writeRegister(0x03, 0x00); // Int2Msk - 30752687 to 30752820
writeRegister(0x00, 0xFF); // CS0 - 30752834 to 30752977
writeRegister(0x01, 0xFF); // CS1 - 30752984 to 30753125
writeRegister(0x16, 0xC0); // FIFO CTRL - 30753138 to 30753273
writeRegister(0x40, 0x04); // TX Buffer - 30753287 to 30753420
writeRegister(0x41, 0x09); // TX Buffer - 30753431 to 30753568
writeRegister(0x44, 0x23); // TX Buffer - 30753578 to 30753718
writeRegister(0x45, 0x01); // TX Buffer - 30753727 to 30753869
writeRegister(0x46, 0x13); // TX Buffer - 30753875 to 30754013
writeRegister(0x04, 0x07); // TX - 30754024 to 30754165
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30766060 to 30766189
writeRegister(0x00, 0xFF); // CS0 - 30766203 to 30766344
writeRegister(0x01, 0xFF); // CS1 - 30766353 to 30766493
writeRegister(0x0B, 0x1D); // RC Ack Config - 30766508 to 30766649
writeRegister(0x16, 0x10); // FIFO CTRL - 30766658 to 30766795
writeRegister(0x00, 0xFF); // CS0 - 30766806 to 30766945
writeRegister(0x01, 0xFF); // CS1 - 30766959 to 30767097
writeRegister(0x07, 0x1A); // Channel Selection - 30767115 to 30767250
writeRegister(0x0E, 0x5A); // ADDR - 30767265 to 30767400
writeRegister(0x0F, 0x00); // ADDR - 30767414 to 30767548
writeRegister(0x10, 0x5A); // ADDR - 30767562 to 30767697
writeRegister(0x11, 0x5A); // PEER - 30767710 to 30767846
writeRegister(0x12, 0x00); // PEER - 30767859 to 30767993
writeRegister(0x13, 0x5A); // PEER - 30768006 to 30768142
writeRegister(0x04, 0x02); // RX Enable - 30768156 to 30768289
writeRegister(0x02, 0x80); // Int1Msk - 30768303 to 30768436
writeRegister(0x03, 0x00); // Int2Msk - 30768446 to 30768581
writeRegister(0x00, 0xFF); // CS0 - 30768593 to 30768737
writeRegister(0x01, 0xFF); // CS1 - 30768743 to 30768883
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30782112 to 30782245
writeRegister(0x00, 0xFF); // CS0 - 30782259 to 30782398
writeRegister(0x01, 0xFF); // CS1 - 30782409 to 30782550
writeRegister(0x0B, 0x0D); // RC Ack Config - 30782563 to 30782699
writeRegister(0x08, 0x31); // Unknown - 30782712 to 30782847
writeRegister(0x0C, 0x02); // Unknown - 30782860 to 30782993
writeRegister(0x00, 0xFF); // CS0 - 30783009 to 30783148
writeRegister(0x01, 0xFF); // CS1 - 30783159 to 30783300
writeRegister(0x07, 0x1A); // Channel Selection - 30783314 to 30783453
writeRegister(0x0E, 0x5A); // ADDR - 30783464 to 30783603
writeRegister(0x0F, 0x00); // ADDR - 30783617 to 30783751
writeRegister(0x10, 0x5A); // ADDR - 30783765 to 30783901
writeRegister(0x11, 0x5A); // PEER - 30783913 to 30784048
writeRegister(0x12, 0x00); // PEER - 30784062 to 30784195
writeRegister(0x13, 0x5A); // PEER - 30784206 to 30784345
writeRegister(0x14, 0x1F); // TX Length - 30784359 to 30784494
writeRegister(0x02, 0x40); // Int1Msk - 30784508 to 30784641
writeRegister(0x03, 0x00); // Int2Msk - 30784652 to 30784791
writeRegister(0x00, 0xFF); // CS0 - 30784799 to 30784938
writeRegister(0x01, 0xFF); // CS1 - 30784949 to 30785090
writeRegister(0x16, 0xC0); // FIFO CTRL - 30785103 to 30785244
writeRegister(0x40, 0x04); // TX Buffer - 30785252 to 30785385
writeRegister(0x41, 0x09); // TX Buffer - 30785399 to 30785534
writeRegister(0x44, 0x23); // TX Buffer - 30785547 to 30785681
writeRegister(0x45, 0x01); // TX Buffer - 30785695 to 30785829
writeRegister(0x46, 0x13); // TX Buffer - 30785843 to 30785978
writeRegister(0x04, 0x07); // TX - 30785992 to 30786126
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30798025 to 30798158
writeRegister(0x00, 0xFF); // CS0 - 30798168 to 30798309
writeRegister(0x01, 0xFF); // CS1 - 30798321 to 30798465
writeRegister(0x0B, 0x1D); // RC Ack Config - 30798477 to 30798612
writeRegister(0x16, 0x10); // FIFO CTRL - 30798626 to 30798760
writeRegister(0x00, 0xFF); // CS0 - 30798774 to 30798910
writeRegister(0x01, 0xFF); // CS1 - 30798924 to 30799065
writeRegister(0x07, 0x1A); // Channel Selection - 30799080 to 30799215
writeRegister(0x0E, 0x5A); // ADDR - 30799229 to 30799368
writeRegister(0x0F, 0x00); // ADDR - 30799379 to 30799516
writeRegister(0x10, 0x5A); // ADDR - 30799527 to 30799665
writeRegister(0x11, 0x5A); // PEER - 30799675 to 30799814
writeRegister(0x12, 0x00); // PEER - 30799824 to 30799957
writeRegister(0x13, 0x5A); // PEER - 30799971 to 30800110
writeRegister(0x04, 0x02); // RX Enable - 30800121 to 30800254
writeRegister(0x02, 0x80); // Int1Msk - 30800268 to 30800401
writeRegister(0x03, 0x00); // Int2Msk - 30800415 to 30800548
writeRegister(0x00, 0xFF); // CS0 - 30800558 to 30800699
writeRegister(0x01, 0xFF); // CS1 - 30800711 to 30800848
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30814080 to 30814213
writeRegister(0x00, 0xFF); // CS0 - 30814223 to 30814364
writeRegister(0x01, 0xFF); // CS1 - 30814377 to 30814513
writeRegister(0x0B, 0x0D); // RC Ack Config - 30814528 to 30814666
writeRegister(0x08, 0x31); // Unknown - 30814677 to 30814818
writeRegister(0x0C, 0x02); // Unknown - 30814825 to 30814958
writeRegister(0x00, 0xFF); // CS0 - 30814973 to 30815113
writeRegister(0x01, 0xFF); // CS1 - 30815127 to 30815263
writeRegister(0x07, 0x1A); // Channel Selection - 30815283 to 30815418
writeRegister(0x0E, 0x5A); // ADDR - 30815432 to 30815568
writeRegister(0x0F, 0x00); // ADDR - 30815582 to 30815716
writeRegister(0x10, 0x5A); // ADDR - 30815730 to 30815864
writeRegister(0x11, 0x5A); // PEER - 30815878 to 30816013
writeRegister(0x12, 0x00); // PEER - 30816027 to 30816160
writeRegister(0x13, 0x5A); // PEER - 30816174 to 30816310
writeRegister(0x14, 0x1F); // TX Length - 30816323 to 30816467
writeRegister(0x02, 0x40); // Int1Msk - 30816473 to 30816606
writeRegister(0x03, 0x00); // Int2Msk - 30816620 to 30816753
writeRegister(0x00, 0xFF); // CS0 - 30816763 to 30816904
writeRegister(0x01, 0xFF); // CS1 - 30816917 to 30817061
writeRegister(0x16, 0xC0); // FIFO CTRL - 30817068 to 30817206
writeRegister(0x40, 0x04); // TX Buffer - 30817217 to 30817356
writeRegister(0x41, 0x09); // TX Buffer - 30817364 to 30817499
writeRegister(0x44, 0x23); // TX Buffer - 30817512 to 30817646
writeRegister(0x45, 0x01); // TX Buffer - 30817660 to 30817794
writeRegister(0x46, 0x13); // TX Buffer - 30817808 to 30817943
writeRegister(0x04, 0x07); // TX - 30817957 to 30818091
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30830138 to 30830271
writeRegister(0x00, 0xFF); // CS0 - 30830284 to 30830422
writeRegister(0x01, 0xFF); // CS1 - 30830434 to 30830574
writeRegister(0x0B, 0x1D); // RC Ack Config - 30830590 to 30830725
writeRegister(0x16, 0x10); // FIFO CTRL - 30830739 to 30830873
writeRegister(0x00, 0xFF); // CS0 - 30830887 to 30831031
writeRegister(0x01, 0xFF); // CS1 - 30831037 to 30831178
writeRegister(0x07, 0x1A); // Channel Selection - 30831193 to 30831331
writeRegister(0x0E, 0x5A); // ADDR - 30831342 to 30831481
writeRegister(0x0F, 0x00); // ADDR - 30831495 to 30831629
writeRegister(0x10, 0x5A); // ADDR - 30831643 to 30831778
writeRegister(0x11, 0x5A); // PEER - 30831792 to 30831927
writeRegister(0x12, 0x00); // PEER - 30831941 to 30832074
writeRegister(0x13, 0x5A); // PEER - 30832084 to 30832223
writeRegister(0x04, 0x02); // RX Enable - 30832237 to 30832370
writeRegister(0x02, 0x80); // Int1Msk - 30832381 to 30832514
writeRegister(0x03, 0x00); // Int2Msk - 30832528 to 30832661
writeRegister(0x00, 0xFF); // CS0 - 30832675 to 30832812
writeRegister(0x01, 0xFF); // CS1 - 30832824 to 30832966
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30846044 to 30846177
writeRegister(0x00, 0xFF); // CS0 - 30846187 to 30846328
writeRegister(0x01, 0xFF); // CS1 - 30846341 to 30846485
writeRegister(0x0B, 0x0D); // RC Ack Config - 30846491 to 30846630
writeRegister(0x08, 0x31); // Unknown - 30846640 to 30846778
writeRegister(0x0C, 0x02); // Unknown - 30846788 to 30846922
writeRegister(0x00, 0xFF); // CS0 - 30846937 to 30847078
writeRegister(0x01, 0xFF); // CS1 - 30847091 to 30847235
writeRegister(0x07, 0x1A); // Channel Selection - 30847246 to 30847382
writeRegister(0x0E, 0x5A); // ADDR - 30847396 to 30847538
writeRegister(0x0F, 0x00); // ADDR - 30847546 to 30847680
writeRegister(0x10, 0x5A); // ADDR - 30847693 to 30847828
writeRegister(0x11, 0x5A); // PEER - 30847842 to 30847985
writeRegister(0x12, 0x00); // PEER - 30847991 to 30848124
writeRegister(0x13, 0x5A); // PEER - 30848138 to 30848275
writeRegister(0x14, 0x1F); // TX Length - 30848287 to 30848430
writeRegister(0x02, 0x40); // Int1Msk - 30848437 to 30848570
writeRegister(0x03, 0x00); // Int2Msk - 30848584 to 30848717
writeRegister(0x00, 0xFF); // CS0 - 30848731 to 30848868
writeRegister(0x01, 0xFF); // CS1 - 30848881 to 30849022
writeRegister(0x16, 0xC0); // FIFO CTRL - 30849035 to 30849170
writeRegister(0x40, 0x04); // TX Buffer - 30849184 to 30849317
writeRegister(0x41, 0x09); // TX Buffer - 30849327 to 30849469
writeRegister(0x44, 0x23); // TX Buffer - 30849475 to 30849616
writeRegister(0x45, 0x01); // TX Buffer - 30849624 to 30849759
writeRegister(0x46, 0x13); // TX Buffer - 30849772 to 30849914
writeRegister(0x04, 0x07); // TX - 30849921 to 30850056
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30862102 to 30862236
writeRegister(0x00, 0xFF); // CS0 - 30862248 to 30862392
writeRegister(0x01, 0xFF); // CS1 - 30862398 to 30862538
writeRegister(0x0B, 0x1D); // RC Ack Config - 30862553 to 30862697
writeRegister(0x16, 0x10); // FIFO CTRL - 30862703 to 30862837
writeRegister(0x00, 0xFF); // CS0 - 30862851 to 30862990
writeRegister(0x01, 0xFF); // CS1 - 30863001 to 30863142
writeRegister(0x07, 0x1A); // Channel Selection - 30863157 to 30863295
writeRegister(0x0E, 0x5A); // ADDR - 30863310 to 30863445
writeRegister(0x0F, 0x00); // ADDR - 30863459 to 30863593
writeRegister(0x10, 0x5A); // ADDR - 30863607 to 30863742
writeRegister(0x11, 0x5A); // PEER - 30863755 to 30863891
writeRegister(0x12, 0x00); // PEER - 30863904 to 30864038
writeRegister(0x13, 0x5A); // PEER - 30864048 to 30864187
writeRegister(0x04, 0x02); // RX Enable - 30864201 to 30864334
writeRegister(0x02, 0x80); // Int1Msk - 30864344 to 30864478
writeRegister(0x03, 0x00); // Int2Msk - 30864491 to 30864625
writeRegister(0x00, 0xFF); // CS0 - 30864638 to 30864776
writeRegister(0x01, 0xFF); // CS1 - 30864788 to 30864928
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30878157 to 30878290
writeRegister(0x00, 0xFF); // CS0 - 30878304 to 30878441
writeRegister(0x01, 0xFF); // CS1 - 30878454 to 30878595
writeRegister(0x0B, 0x0D); // RC Ack Config - 30878608 to 30878743
writeRegister(0x08, 0x31); // Unknown - 30878757 to 30878891
writeRegister(0x0C, 0x02); // Unknown - 30878905 to 30879040
writeRegister(0x00, 0xFF); // CS0 - 30879054 to 30879191
writeRegister(0x01, 0xFF); // CS1 - 30879204 to 30879345
writeRegister(0x07, 0x1A); // Channel Selection - 30879359 to 30879495
writeRegister(0x0E, 0x5A); // ADDR - 30879509 to 30879648
writeRegister(0x0F, 0x00); // ADDR - 30879659 to 30879796
writeRegister(0x10, 0x5A); // ADDR - 30879806 to 30879945
writeRegister(0x11, 0x5A); // PEER - 30879955 to 30880094
writeRegister(0x12, 0x00); // PEER - 30880104 to 30880237
writeRegister(0x13, 0x5A); // PEER - 30880251 to 30880390
writeRegister(0x14, 0x1F); // TX Length - 30880400 to 30880539
writeRegister(0x02, 0x40); // Int1Msk - 30880553 to 30880686
writeRegister(0x03, 0x00); // Int2Msk - 30880697 to 30880830
writeRegister(0x00, 0xFF); // CS0 - 30880844 to 30880987
writeRegister(0x01, 0xFF); // CS1 - 30880994 to 30881135
writeRegister(0x16, 0xC0); // FIFO CTRL - 30881148 to 30881283
writeRegister(0x40, 0x04); // TX Buffer - 30881297 to 30881430
writeRegister(0x41, 0x09); // TX Buffer - 30881444 to 30881578
writeRegister(0x44, 0x23); // TX Buffer - 30881588 to 30881728
writeRegister(0x45, 0x01); // TX Buffer - 30881737 to 30881874
writeRegister(0x46, 0x13); // TX Buffer - 30881885 to 30882023
writeRegister(0x04, 0x07); // TX - 30882034 to 30882171
delay(12); // Delay 12036 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30894070 to 30894207
writeRegister(0x00, 0xFF); // CS0 - 30894213 to 30894354
writeRegister(0x01, 0xFF); // CS1 - 30894363 to 30894503
writeRegister(0x0B, 0x1D); // RC Ack Config - 30894518 to 30894657
writeRegister(0x16, 0x10); // FIFO CTRL - 30894668 to 30894805
writeRegister(0x00, 0xFF); // CS0 - 30894816 to 30894955
writeRegister(0x01, 0xFF); // CS1 - 30894969 to 30895113
writeRegister(0x07, 0x1A); // Channel Selection - 30895125 to 30895260
writeRegister(0x0E, 0x5A); // ADDR - 30895274 to 30895410
writeRegister(0x0F, 0x00); // ADDR - 30895424 to 30895558
writeRegister(0x10, 0x5A); // ADDR - 30895572 to 30895707
writeRegister(0x11, 0x5A); // PEER - 30895720 to 30895855
writeRegister(0x12, 0x00); // PEER - 30895869 to 30896002
writeRegister(0x13, 0x5A); // PEER - 30896016 to 30896152
writeRegister(0x04, 0x02); // RX Enable - 30896166 to 30896299
writeRegister(0x02, 0x80); // Int1Msk - 30896313 to 30896446
writeRegister(0x03, 0x00); // Int2Msk - 30896456 to 30896589
writeRegister(0x00, 0xFF); // CS0 - 30896603 to 30896744
writeRegister(0x01, 0xFF); // CS1 - 30896753 to 30896893
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30910122 to 30910255
writeRegister(0x00, 0xFF); // CS0 - 30910269 to 30910408
writeRegister(0x01, 0xFF); // CS1 - 30910418 to 30910560
writeRegister(0x0B, 0x0D); // RC Ack Config - 30910573 to 30910709
writeRegister(0x08, 0x31); // Unknown - 30910722 to 30910857
writeRegister(0x0C, 0x02); // Unknown - 30910870 to 30911003
writeRegister(0x00, 0xFF); // CS0 - 30911019 to 30911158
writeRegister(0x01, 0xFF); // CS1 - 30911168 to 30911310
writeRegister(0x07, 0x1A); // Channel Selection - 30911324 to 30911463
writeRegister(0x0E, 0x5A); // ADDR - 30911477 to 30911613
writeRegister(0x0F, 0x00); // ADDR - 30911627 to 30911761
writeRegister(0x10, 0x5A); // ADDR - 30911775 to 30911909
writeRegister(0x11, 0x5A); // PEER - 30911923 to 30912058
writeRegister(0x12, 0x00); // PEER - 30912072 to 30912205
writeRegister(0x13, 0x5A); // PEER - 30912216 to 30912355
writeRegister(0x14, 0x1F); // TX Length - 30912369 to 30912504
writeRegister(0x02, 0x40); // Int1Msk - 30912518 to 30912651
writeRegister(0x03, 0x00); // Int2Msk - 30912665 to 30912798
writeRegister(0x00, 0xFF); // CS0 - 30912808 to 30912948
writeRegister(0x01, 0xFF); // CS1 - 30912962 to 30913098
writeRegister(0x16, 0xC0); // FIFO CTRL - 30913113 to 30913251
writeRegister(0x40, 0x04); // TX Buffer - 30913262 to 30913395
writeRegister(0x41, 0x09); // TX Buffer - 30913409 to 30913544
writeRegister(0x44, 0x23); // TX Buffer - 30913557 to 30913691
writeRegister(0x45, 0x01); // TX Buffer - 30913705 to 30913839
writeRegister(0x46, 0x13); // TX Buffer - 30913853 to 30913988
writeRegister(0x04, 0x07); // TX - 30914002 to 30914136
delay(12); // Delay 12041 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30926045 to 30926177
writeRegister(0x00, 0xFF); // CS0 - 30926191 to 30926335
writeRegister(0x01, 0xFF); // CS1 - 30926341 to 30926481
writeRegister(0x0B, 0x1D); // RC Ack Config - 30926496 to 30926639
writeRegister(0x16, 0x10); // FIFO CTRL - 30926646 to 30926786
writeRegister(0x00, 0xFF); // CS0 - 30926794 to 30926933
writeRegister(0x01, 0xFF); // CS1 - 30926944 to 30927085
writeRegister(0x07, 0x1A); // Channel Selection - 30927099 to 30927238
writeRegister(0x0E, 0x5A); // ADDR - 30927252 to 30927388
writeRegister(0x0F, 0x00); // ADDR - 30927402 to 30927536
writeRegister(0x10, 0x5A); // ADDR - 30927550 to 30927685
writeRegister(0x11, 0x5A); // PEER - 30927698 to 30927833
writeRegister(0x12, 0x00); // PEER - 30927847 to 30927980
writeRegister(0x13, 0x5A); // PEER - 30927994 to 30928130
writeRegister(0x04, 0x02); // RX Enable - 30928144 to 30928277
writeRegister(0x02, 0x80); // Int1Msk - 30928287 to 30928420
writeRegister(0x03, 0x00); // Int2Msk - 30928434 to 30928567
writeRegister(0x00, 0xFF); // CS0 - 30928581 to 30928717
writeRegister(0x01, 0xFF); // CS1 - 30928731 to 30928871
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30942100 to 30942233
writeRegister(0x00, 0xFF); // CS0 - 30942247 to 30942390
writeRegister(0x01, 0xFF); // CS1 - 30942396 to 30942538
writeRegister(0x0B, 0x0D); // RC Ack Config - 30942551 to 30942687
writeRegister(0x08, 0x31); // Unknown - 30942700 to 30942835
writeRegister(0x0C, 0x02); // Unknown - 30942848 to 30942981
writeRegister(0x00, 0xFF); // CS0 - 30942997 to 30943140
writeRegister(0x01, 0xFF); // CS1 - 30943146 to 30943288
writeRegister(0x07, 0x1A); // Channel Selection - 30943302 to 30943445
writeRegister(0x0E, 0x5A); // ADDR - 30943452 to 30943591
writeRegister(0x0F, 0x00); // ADDR - 30943605 to 30943739
writeRegister(0x10, 0x5A); // ADDR - 30943749 to 30943887
writeRegister(0x11, 0x5A); // PEER - 30943898 to 30944036
writeRegister(0x12, 0x00); // PEER - 30944050 to 30944183
writeRegister(0x13, 0x5A); // PEER - 30944194 to 30944333
writeRegister(0x14, 0x1F); // TX Length - 30944343 to 30944482
writeRegister(0x02, 0x40); // Int1Msk - 30944496 to 30944629
writeRegister(0x03, 0x00); // Int2Msk - 30944640 to 30944773
writeRegister(0x00, 0xFF); // CS0 - 30944786 to 30944926
writeRegister(0x01, 0xFF); // CS1 - 30944936 to 30945076
writeRegister(0x16, 0xC0); // FIFO CTRL - 30945091 to 30945226
writeRegister(0x40, 0x04); // TX Buffer - 30945240 to 30945373
writeRegister(0x41, 0x09); // TX Buffer - 30945387 to 30945522
writeRegister(0x44, 0x23); // TX Buffer - 30945535 to 30945669
writeRegister(0x45, 0x01); // TX Buffer - 30945683 to 30945817
writeRegister(0x46, 0x13); // TX Buffer - 30945828 to 30945966
writeRegister(0x04, 0x07); // TX - 30945980 to 30946114
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30958161 to 30958294
writeRegister(0x00, 0xFF); // CS0 - 30958304 to 30958445
writeRegister(0x01, 0xFF); // CS1 - 30958457 to 30958594
writeRegister(0x0B, 0x1D); // RC Ack Config - 30958609 to 30958748
writeRegister(0x16, 0x10); // FIFO CTRL - 30958762 to 30958896
writeRegister(0x00, 0xFF); // CS0 - 30958907 to 30959046
writeRegister(0x01, 0xFF); // CS1 - 30959060 to 30959204
writeRegister(0x07, 0x1A); // Channel Selection - 30959216 to 30959351
writeRegister(0x0E, 0x5A); // ADDR - 30959365 to 30959509
writeRegister(0x0F, 0x00); // ADDR - 30959515 to 30959649
writeRegister(0x10, 0x5A); // ADDR - 30959663 to 30959798
writeRegister(0x11, 0x5A); // PEER - 30959811 to 30959954
writeRegister(0x12, 0x00); // PEER - 30959960 to 30960093
writeRegister(0x13, 0x5A); // PEER - 30960107 to 30960243
writeRegister(0x04, 0x02); // RX Enable - 30960257 to 30960390
writeRegister(0x02, 0x80); // Int1Msk - 30960404 to 30960537
writeRegister(0x03, 0x00); // Int2Msk - 30960547 to 30960680
writeRegister(0x00, 0xFF); // CS0 - 30960694 to 30960835
writeRegister(0x01, 0xFF); // CS1 - 30960844 to 30960984
delay(13); // Delay 13229 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30974076 to 30974213
writeRegister(0x00, 0xFF); // CS0 - 30974219 to 30974360
writeRegister(0x01, 0xFF); // CS1 - 30974369 to 30974509
writeRegister(0x0B, 0x0D); // RC Ack Config - 30974523 to 30974666
writeRegister(0x08, 0x31); // Unknown - 30974672 to 30974808
writeRegister(0x0C, 0x02); // Unknown - 30974820 to 30974954
writeRegister(0x00, 0xFF); // CS0 - 30974969 to 30975110
writeRegister(0x01, 0xFF); // CS1 - 30975119 to 30975259
writeRegister(0x07, 0x1A); // Channel Selection - 30975275 to 30975415
writeRegister(0x0E, 0x5A); // ADDR - 30975428 to 30975564
writeRegister(0x0F, 0x00); // ADDR - 30975577 to 30975712
writeRegister(0x10, 0x5A); // ADDR - 30975725 to 30975860
writeRegister(0x11, 0x5A); // PEER - 30975874 to 30976009
writeRegister(0x12, 0x00); // PEER - 30976023 to 30976156
writeRegister(0x13, 0x5A); // PEER - 30976170 to 30976305
writeRegister(0x14, 0x1F); // TX Length - 30976319 to 30976456
writeRegister(0x02, 0x40); // Int1Msk - 30976469 to 30976602
writeRegister(0x03, 0x00); // Int2Msk - 30976616 to 30976749
writeRegister(0x00, 0xFF); // CS0 - 30976759 to 30976900
writeRegister(0x01, 0xFF); // CS1 - 30976912 to 30977049
writeRegister(0x16, 0xC0); // FIFO CTRL - 30977064 to 30977202
writeRegister(0x40, 0x04); // TX Buffer - 30977212 to 30977347
writeRegister(0x41, 0x09); // TX Buffer - 30977359 to 30977493
writeRegister(0x44, 0x23); // TX Buffer - 30977507 to 30977643
writeRegister(0x45, 0x01); // TX Buffer - 30977656 to 30977791
writeRegister(0x46, 0x13); // TX Buffer - 30977804 to 30977940
writeRegister(0x04, 0x07); // TX - 30977953 to 30978088
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 30990134 to 30990266
writeRegister(0x00, 0xFF); // CS0 - 30990280 to 30990416
writeRegister(0x01, 0xFF); // CS1 - 30990430 to 30990570
writeRegister(0x0B, 0x1D); // RC Ack Config - 30990585 to 30990721
writeRegister(0x16, 0x10); // FIFO CTRL - 30990735 to 30990869
writeRegister(0x00, 0xFF); // CS0 - 30990883 to 30991020
writeRegister(0x01, 0xFF); // CS1 - 30991033 to 30991174
writeRegister(0x07, 0x1A); // Channel Selection - 30991188 to 30991324
writeRegister(0x0E, 0x5A); // ADDR - 30991338 to 30991477
writeRegister(0x0F, 0x00); // ADDR - 30991488 to 30991625
writeRegister(0x10, 0x5A); // ADDR - 30991635 to 30991774
writeRegister(0x11, 0x5A); // PEER - 30991784 to 30991923
writeRegister(0x12, 0x00); // PEER - 30991933 to 30992074
writeRegister(0x13, 0x5A); // PEER - 30992080 to 30992219
writeRegister(0x04, 0x02); // RX Enable - 30992229 to 30992364
writeRegister(0x02, 0x80); // Int1Msk - 30992376 to 30992511
writeRegister(0x03, 0x00); // Int2Msk - 30992523 to 30992658
writeRegister(0x00, 0xFF); // CS0 - 30992667 to 30992806
writeRegister(0x01, 0xFF); // CS1 - 30992820 to 30992964
delay(13); // Delay 13209 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31006040 to 31006173
writeRegister(0x00, 0xFF); // CS0 - 31006183 to 31006324
writeRegister(0x01, 0xFF); // CS1 - 31006336 to 31006474
writeRegister(0x0B, 0x0D); // RC Ack Config - 31006487 to 31006630
writeRegister(0x08, 0x31); // Unknown - 31006636 to 31006778
writeRegister(0x0C, 0x02); // Unknown - 31006784 to 31006918
writeRegister(0x00, 0xFF); // CS0 - 31006933 to 31007074
writeRegister(0x01, 0xFF); // CS1 - 31007086 to 31007224
writeRegister(0x07, 0x1A); // Channel Selection - 31007239 to 31007377
writeRegister(0x0E, 0x5A); // ADDR - 31007392 to 31007527
writeRegister(0x0F, 0x00); // ADDR - 31007541 to 31007675
writeRegister(0x10, 0x5A); // ADDR - 31007689 to 31007824
writeRegister(0x11, 0x5A); // PEER - 31007838 to 31007973
writeRegister(0x12, 0x00); // PEER - 31007987 to 31008120
writeRegister(0x13, 0x5A); // PEER - 31008134 to 31008269
writeRegister(0x14, 0x1F); // TX Length - 31008283 to 31008420
writeRegister(0x02, 0x40); // Int1Msk - 31008432 to 31008566
writeRegister(0x03, 0x00); // Int2Msk - 31008579 to 31008713
writeRegister(0x00, 0xFF); // CS0 - 31008723 to 31008864
writeRegister(0x01, 0xFF); // CS1 - 31008876 to 31009020
writeRegister(0x16, 0xC0); // FIFO CTRL - 31009028 to 31009166
writeRegister(0x40, 0x04); // TX Buffer - 31009176 to 31009309
writeRegister(0x41, 0x09); // TX Buffer - 31009323 to 31009457
writeRegister(0x44, 0x23); // TX Buffer - 31009471 to 31009607
writeRegister(0x45, 0x01); // TX Buffer - 31009620 to 31009755
writeRegister(0x46, 0x13); // TX Buffer - 31009767 to 31009904
writeRegister(0x04, 0x07); // TX - 31009916 to 31010052
delay(12); // Delay 12188 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31022111 to 31022240
writeRegister(0x00, 0xFF); // CS0 - 31022254 to 31022393
writeRegister(0x01, 0xFF); // CS1 - 31022404 to 31022545
writeRegister(0x0B, 0x1D); // RC Ack Config - 31022559 to 31022698
writeRegister(0x16, 0x10); // FIFO CTRL - 31022708 to 31022846
writeRegister(0x00, 0xFF); // CS0 - 31022856 to 31022997
writeRegister(0x01, 0xFF); // CS1 - 31023010 to 31023146
writeRegister(0x07, 0x1A); // Channel Selection - 31023165 to 31023301
writeRegister(0x0E, 0x5A); // ADDR - 31023315 to 31023451
writeRegister(0x0F, 0x00); // ADDR - 31023465 to 31023599
writeRegister(0x10, 0x5A); // ADDR - 31023613 to 31023747
writeRegister(0x11, 0x5A); // PEER - 31023761 to 31023896
writeRegister(0x12, 0x00); // PEER - 31023910 to 31024043
writeRegister(0x13, 0x5A); // PEER - 31024057 to 31024193
writeRegister(0x04, 0x02); // RX Enable - 31024206 to 31024341
writeRegister(0x02, 0x80); // Int1Msk - 31024353 to 31024488
writeRegister(0x03, 0x00); // Int2Msk - 31024497 to 31024630
writeRegister(0x00, 0xFF); // CS0 - 31024644 to 31024787
writeRegister(0x01, 0xFF); // CS1 - 31024794 to 31024935
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31038163 to 31038295
writeRegister(0x00, 0xFF); // CS0 - 31038309 to 31038450
writeRegister(0x01, 0xFF); // CS1 - 31038459 to 31038599
writeRegister(0x0B, 0x0D); // RC Ack Config - 31038613 to 31038750
writeRegister(0x08, 0x31); // Unknown - 31038762 to 31038898
writeRegister(0x0C, 0x02); // Unknown - 31038910 to 31039044
writeRegister(0x00, 0xFF); // CS0 - 31039059 to 31039200
writeRegister(0x01, 0xFF); // CS1 - 31039209 to 31039349
writeRegister(0x07, 0x1A); // Channel Selection - 31039365 to 31039505
writeRegister(0x0E, 0x5A); // ADDR - 31039515 to 31039654
writeRegister(0x0F, 0x00); // ADDR - 31039667 to 31039802
writeRegister(0x10, 0x5A); // ADDR - 31039815 to 31039950
writeRegister(0x11, 0x5A); // PEER - 31039964 to 31040099
writeRegister(0x12, 0x00); // PEER - 31040113 to 31040246
writeRegister(0x13, 0x5A); // PEER - 31040256 to 31040395
writeRegister(0x14, 0x1F); // TX Length - 31040409 to 31040546
writeRegister(0x02, 0x40); // Int1Msk - 31040559 to 31040692
writeRegister(0x03, 0x00); // Int2Msk - 31040702 to 31040843
writeRegister(0x00, 0xFF); // CS0 - 31040849 to 31040990
writeRegister(0x01, 0xFF); // CS1 - 31040999 to 31041139
writeRegister(0x16, 0xC0); // FIFO CTRL - 31041154 to 31041295
writeRegister(0x40, 0x04); // TX Buffer - 31041302 to 31041436
writeRegister(0x41, 0x09); // TX Buffer - 31041449 to 31041585
writeRegister(0x44, 0x23); // TX Buffer - 31041597 to 31041733
writeRegister(0x45, 0x01); // TX Buffer - 31041746 to 31041881
writeRegister(0x46, 0x13); // TX Buffer - 31041894 to 31042030
writeRegister(0x04, 0x07); // TX - 31042043 to 31042178
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31054075 to 31054208
writeRegister(0x00, 0xFF); // CS0 - 31054219 to 31054358
writeRegister(0x01, 0xFF); // CS1 - 31054372 to 31054516
writeRegister(0x0B, 0x1D); // RC Ack Config - 31054527 to 31054664
writeRegister(0x16, 0x10); // FIFO CTRL - 31054677 to 31054811
writeRegister(0x00, 0xFF); // CS0 - 31054825 to 31054962
writeRegister(0x01, 0xFF); // CS1 - 31054974 to 31055116
writeRegister(0x07, 0x1A); // Channel Selection - 31055130 to 31055265
writeRegister(0x0E, 0x5A); // ADDR - 31055280 to 31055419
writeRegister(0x0F, 0x00); // ADDR - 31055429 to 31055567
writeRegister(0x10, 0x5A); // ADDR - 31055577 to 31055715
writeRegister(0x11, 0x5A); // PEER - 31055726 to 31055864
writeRegister(0x12, 0x00); // PEER - 31055875 to 31056008
writeRegister(0x13, 0x5A); // PEER - 31056022 to 31056161
writeRegister(0x04, 0x02); // RX Enable - 31056171 to 31056304
writeRegister(0x02, 0x80); // Int1Msk - 31056318 to 31056451
writeRegister(0x03, 0x00); // Int2Msk - 31056465 to 31056598
writeRegister(0x00, 0xFF); // CS0 - 31056609 to 31056748
writeRegister(0x01, 0xFF); // CS1 - 31056762 to 31056900
delay(13); // Delay 13383 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31070146 to 31070283
writeRegister(0x00, 0xFF); // CS0 - 31070289 to 31070428
writeRegister(0x01, 0xFF); // CS1 - 31070439 to 31070580
writeRegister(0x0B, 0x0D); // RC Ack Config - 31070593 to 31070736
writeRegister(0x08, 0x31); // Unknown - 31070742 to 31070876
writeRegister(0x0C, 0x02); // Unknown - 31070890 to 31071024
writeRegister(0x00, 0xFF); // CS0 - 31071039 to 31071180
writeRegister(0x01, 0xFF); // CS1 - 31071189 to 31071330
writeRegister(0x07, 0x1A); // Channel Selection - 31071345 to 31071483
writeRegister(0x0E, 0x5A); // ADDR - 31071498 to 31071633
writeRegister(0x0F, 0x00); // ADDR - 31071647 to 31071781
writeRegister(0x10, 0x5A); // ADDR - 31071795 to 31071930
writeRegister(0x11, 0x5A); // PEER - 31071944 to 31072079
writeRegister(0x12, 0x00); // PEER - 31072092 to 31072226
writeRegister(0x13, 0x5A); // PEER - 31072239 to 31072375
writeRegister(0x14, 0x1F); // TX Length - 31072389 to 31072526
writeRegister(0x02, 0x40); // Int1Msk - 31072538 to 31072672
writeRegister(0x03, 0x00); // Int2Msk - 31072685 to 31072820
writeRegister(0x00, 0xFF); // CS0 - 31072829 to 31072968
writeRegister(0x01, 0xFF); // CS1 - 31072982 to 31073120
writeRegister(0x16, 0xC0); // FIFO CTRL - 31073134 to 31073272
writeRegister(0x40, 0x04); // TX Buffer - 31073282 to 31073415
writeRegister(0x41, 0x09); // TX Buffer - 31073429 to 31073563
writeRegister(0x44, 0x23); // TX Buffer - 31073577 to 31073713
writeRegister(0x45, 0x01); // TX Buffer - 31073725 to 31073861
writeRegister(0x46, 0x13); // TX Buffer - 31073873 to 31074010
writeRegister(0x04, 0x07); // TX - 31074022 to 31074158
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31086055 to 31086188
writeRegister(0x00, 0xFF); // CS0 - 31086202 to 31086339
writeRegister(0x01, 0xFF); // CS1 - 31086352 to 31086493
writeRegister(0x0B, 0x1D); // RC Ack Config - 31086507 to 31086644
writeRegister(0x16, 0x10); // FIFO CTRL - 31086656 to 31086791
writeRegister(0x00, 0xFF); // CS0 - 31086804 to 31086948
writeRegister(0x01, 0xFF); // CS1 - 31086954 to 31087094
writeRegister(0x07, 0x1A); // Channel Selection - 31087110 to 31087253
writeRegister(0x0E, 0x5A); // ADDR - 31087260 to 31087399
writeRegister(0x0F, 0x00); // ADDR - 31087412 to 31087547
writeRegister(0x10, 0x5A); // ADDR - 31087557 to 31087695
writeRegister(0x11, 0x5A); // PEER - 31087705 to 31087844
writeRegister(0x12, 0x00); // PEER - 31087858 to 31087991
writeRegister(0x13, 0x5A); // PEER - 31088001 to 31088142
writeRegister(0x04, 0x02); // RX Enable - 31088151 to 31088284
writeRegister(0x02, 0x80); // Int1Msk - 31088298 to 31088431
writeRegister(0x03, 0x00); // Int2Msk - 31088445 to 31088578
writeRegister(0x00, 0xFF); // CS0 - 31088588 to 31088729
writeRegister(0x01, 0xFF); // CS1 - 31088742 to 31088886
delay(13); // Delay 13357 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31102111 to 31102243
writeRegister(0x00, 0xFF); // CS0 - 31102254 to 31102393
writeRegister(0x01, 0xFF); // CS1 - 31102407 to 31102551
writeRegister(0x0B, 0x0D); // RC Ack Config - 31102558 to 31102698
writeRegister(0x08, 0x31); // Unknown - 31102707 to 31102846
writeRegister(0x0C, 0x02); // Unknown - 31102855 to 31102996
writeRegister(0x00, 0xFF); // CS0 - 31103004 to 31103143
writeRegister(0x01, 0xFF); // CS1 - 31103157 to 31103301
writeRegister(0x07, 0x1A); // Channel Selection - 31103313 to 31103448
writeRegister(0x0E, 0x5A); // ADDR - 31103463 to 31103602
writeRegister(0x0F, 0x00); // ADDR - 31103612 to 31103746
writeRegister(0x10, 0x5A); // ADDR - 31103760 to 31103895
writeRegister(0x11, 0x5A); // PEER - 31103908 to 31104047
writeRegister(0x12, 0x00); // PEER - 31104057 to 31104192
writeRegister(0x13, 0x5A); // PEER - 31104204 to 31104340
writeRegister(0x14, 0x1F); // TX Length - 31104354 to 31104494
writeRegister(0x02, 0x40); // Int1Msk - 31104503 to 31104636
writeRegister(0x03, 0x00); // Int2Msk - 31104650 to 31104783
writeRegister(0x00, 0xFF); // CS0 - 31104797 to 31104933
writeRegister(0x01, 0xFF); // CS1 - 31104947 to 31105087
writeRegister(0x16, 0xC0); // FIFO CTRL - 31105102 to 31105238
writeRegister(0x40, 0x04); // TX Buffer - 31105250 to 31105385
writeRegister(0x41, 0x09); // TX Buffer - 31105394 to 31105534
writeRegister(0x44, 0x23); // TX Buffer - 31105542 to 31105684
writeRegister(0x45, 0x01); // TX Buffer - 31105690 to 31105824
writeRegister(0x46, 0x13); // TX Buffer - 31105838 to 31105981
writeRegister(0x04, 0x07); // TX - 31105987 to 31106121
delay(12); // Delay 12193 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31118181 to 31118314
writeRegister(0x00, 0xFF); // CS0 - 31118324 to 31118464
writeRegister(0x01, 0xFF); // CS1 - 31118478 to 31118614
writeRegister(0x0B, 0x1D); // RC Ack Config - 31118630 to 31118770
writeRegister(0x16, 0x10); // FIFO CTRL - 31118783 to 31118917
writeRegister(0x00, 0xFF); // CS0 - 31118930 to 31119068
writeRegister(0x01, 0xFF); // CS1 - 31119080 to 31119220
writeRegister(0x07, 0x1A); // Channel Selection - 31119236 to 31119371
writeRegister(0x0E, 0x5A); // ADDR - 31119386 to 31119525
writeRegister(0x0F, 0x00); // ADDR - 31119535 to 31119677
writeRegister(0x10, 0x5A); // ADDR - 31119683 to 31119824
writeRegister(0x11, 0x5A); // PEER - 31119832 to 31119970
writeRegister(0x12, 0x00); // PEER - 31119981 to 31120114
writeRegister(0x13, 0x5A); // PEER - 31120128 to 31120271
writeRegister(0x04, 0x02); // RX Enable - 31120277 to 31120410
writeRegister(0x02, 0x80); // Int1Msk - 31120424 to 31120557
writeRegister(0x03, 0x00); // Int2Msk - 31120568 to 31120707
writeRegister(0x00, 0xFF); // CS0 - 31120715 to 31120854
writeRegister(0x01, 0xFF); // CS1 - 31120864 to 31121006
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31134084 to 31134217
writeRegister(0x00, 0xFF); // CS0 - 31134231 to 31134370
writeRegister(0x01, 0xFF); // CS1 - 31134381 to 31134522
writeRegister(0x0B, 0x0D); // RC Ack Config - 31134535 to 31134670
writeRegister(0x08, 0x31); // Unknown - 31134684 to 31134818
writeRegister(0x0C, 0x02); // Unknown - 31134832 to 31134966
writeRegister(0x00, 0xFF); // CS0 - 31134981 to 31135120
writeRegister(0x01, 0xFF); // CS1 - 31135131 to 31135272
writeRegister(0x07, 0x1A); // Channel Selection - 31135286 to 31135425
writeRegister(0x0E, 0x5A); // ADDR - 31135440 to 31135575
writeRegister(0x0F, 0x00); // ADDR - 31135589 to 31135723
writeRegister(0x10, 0x5A); // ADDR - 31135737 to 31135872
writeRegister(0x11, 0x5A); // PEER - 31135885 to 31136021
writeRegister(0x12, 0x00); // PEER - 31136034 to 31136168
writeRegister(0x13, 0x5A); // PEER - 31136178 to 31136317
writeRegister(0x14, 0x1F); // TX Length - 31136331 to 31136466
writeRegister(0x02, 0x40); // Int1Msk - 31136480 to 31136613
writeRegister(0x03, 0x00); // Int2Msk - 31136627 to 31136760
writeRegister(0x00, 0xFF); // CS0 - 31136771 to 31136910
writeRegister(0x01, 0xFF); // CS1 - 31136924 to 31137062
writeRegister(0x16, 0xC0); // FIFO CTRL - 31137075 to 31137215
writeRegister(0x40, 0x04); // TX Buffer - 31137224 to 31137357
writeRegister(0x41, 0x09); // TX Buffer - 31137371 to 31137505
writeRegister(0x44, 0x23); // TX Buffer - 31137519 to 31137655
writeRegister(0x45, 0x01); // TX Buffer - 31137667 to 31137801
writeRegister(0x46, 0x13); // TX Buffer - 31137815 to 31137950
writeRegister(0x04, 0x07); // TX - 31137964 to 31138098
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31150145 to 31150278
writeRegister(0x00, 0xFF); // CS0 - 31150288 to 31150429
writeRegister(0x01, 0xFF); // CS1 - 31150442 to 31150586
writeRegister(0x0B, 0x1D); // RC Ack Config - 31150597 to 31150734
writeRegister(0x16, 0x10); // FIFO CTRL - 31150746 to 31150881
writeRegister(0x00, 0xFF); // CS0 - 31150894 to 31151032
writeRegister(0x01, 0xFF); // CS1 - 31151044 to 31151184
writeRegister(0x07, 0x1A); // Channel Selection - 31151200 to 31151335
writeRegister(0x0E, 0x5A); // ADDR - 31151350 to 31151489
writeRegister(0x0F, 0x00); // ADDR - 31151499 to 31151637
writeRegister(0x10, 0x5A); // ADDR - 31151647 to 31151785
writeRegister(0x11, 0x5A); // PEER - 31151796 to 31151934
writeRegister(0x12, 0x00); // PEER - 31151944 to 31152078
writeRegister(0x13, 0x5A); // PEER - 31152091 to 31152232
writeRegister(0x04, 0x02); // RX Enable - 31152241 to 31152374
writeRegister(0x02, 0x80); // Int1Msk - 31152388 to 31152521
writeRegister(0x03, 0x00); // Int2Msk - 31152535 to 31152668
writeRegister(0x00, 0xFF); // CS0 - 31152678 to 31152819
writeRegister(0x01, 0xFF); // CS1 - 31152832 to 31152968
delay(13); // Delay 13219 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31166051 to 31166187
writeRegister(0x00, 0xFF); // CS0 - 31166195 to 31166334
writeRegister(0x01, 0xFF); // CS1 - 31166344 to 31166486
writeRegister(0x0B, 0x0D); // RC Ack Config - 31166499 to 31166641
writeRegister(0x08, 0x31); // Unknown - 31166648 to 31166783
writeRegister(0x0C, 0x02); // Unknown - 31166796 to 31166929
writeRegister(0x00, 0xFF); // CS0 - 31166945 to 31167084
writeRegister(0x01, 0xFF); // CS1 - 31167095 to 31167236
writeRegister(0x07, 0x1A); // Channel Selection - 31167250 to 31167389
writeRegister(0x0E, 0x5A); // ADDR - 31167403 to 31167539
writeRegister(0x0F, 0x00); // ADDR - 31167553 to 31167687
writeRegister(0x10, 0x5A); // ADDR - 31167701 to 31167835
writeRegister(0x11, 0x5A); // PEER - 31167849 to 31167984
writeRegister(0x12, 0x00); // PEER - 31167998 to 31168131
writeRegister(0x13, 0x5A); // PEER - 31168145 to 31168281
writeRegister(0x14, 0x1F); // TX Length - 31168295 to 31168430
writeRegister(0x02, 0x40); // Int1Msk - 31168444 to 31168577
writeRegister(0x03, 0x00); // Int2Msk - 31168591 to 31168724
writeRegister(0x00, 0xFF); // CS0 - 31168735 to 31168874
writeRegister(0x01, 0xFF); // CS1 - 31168888 to 31169026
writeRegister(0x16, 0xC0); // FIFO CTRL - 31169039 to 31169177
writeRegister(0x40, 0x04); // TX Buffer - 31169188 to 31169321
writeRegister(0x41, 0x09); // TX Buffer - 31169335 to 31169470
writeRegister(0x44, 0x23); // TX Buffer - 31169483 to 31169617
writeRegister(0x45, 0x01); // TX Buffer - 31169631 to 31169765
writeRegister(0x46, 0x13); // TX Buffer - 31169779 to 31169914
writeRegister(0x04, 0x07); // TX - 31169928 to 31170062
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31182109 to 31182242
writeRegister(0x00, 0xFF); // CS0 - 31182256 to 31182393
writeRegister(0x01, 0xFF); // CS1 - 31182405 to 31182547
writeRegister(0x0B, 0x1D); // RC Ack Config - 31182561 to 31182696
writeRegister(0x16, 0x10); // FIFO CTRL - 31182710 to 31182844
writeRegister(0x00, 0xFF); // CS0 - 31182858 to 31182994
writeRegister(0x01, 0xFF); // CS1 - 31183008 to 31183148
writeRegister(0x07, 0x1A); // Channel Selection - 31183164 to 31183299
writeRegister(0x0E, 0x5A); // ADDR - 31183314 to 31183453
writeRegister(0x0F, 0x00); // ADDR - 31183463 to 31183601
writeRegister(0x10, 0x5A); // ADDR - 31183611 to 31183749
writeRegister(0x11, 0x5A); // PEER - 31183759 to 31183898
writeRegister(0x12, 0x00); // PEER - 31183908 to 31184049
writeRegister(0x13, 0x5A); // PEER - 31184055 to 31184194
writeRegister(0x04, 0x02); // RX Enable - 31184205 to 31184338
writeRegister(0x02, 0x80); // Int1Msk - 31184352 to 31184485
writeRegister(0x03, 0x00); // Int2Msk - 31184499 to 31184632
writeRegister(0x00, 0xFF); // CS0 - 31184642 to 31184783
writeRegister(0x01, 0xFF); // CS1 - 31184796 to 31184940
delay(13); // Delay 13357 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31198164 to 31198297
writeRegister(0x00, 0xFF); // CS0 - 31198308 to 31198447
writeRegister(0x01, 0xFF); // CS1 - 31198461 to 31198605
writeRegister(0x0B, 0x0D); // RC Ack Config - 31198612 to 31198750
writeRegister(0x08, 0x31); // Unknown - 31198761 to 31198898
writeRegister(0x0C, 0x02); // Unknown - 31198909 to 31199042
writeRegister(0x00, 0xFF); // CS0 - 31199058 to 31199197
writeRegister(0x01, 0xFF); // CS1 - 31199211 to 31199355
writeRegister(0x07, 0x1A); // Channel Selection - 31199367 to 31199502
writeRegister(0x0E, 0x5A); // ADDR - 31199516 to 31199660
writeRegister(0x0F, 0x00); // ADDR - 31199666 to 31199800
writeRegister(0x10, 0x5A); // ADDR - 31199814 to 31199950
writeRegister(0x11, 0x5A); // PEER - 31199962 to 31200105
writeRegister(0x12, 0x00); // PEER - 31200111 to 31200244
writeRegister(0x13, 0x5A); // PEER - 31200258 to 31200394
writeRegister(0x14, 0x1F); // TX Length - 31200408 to 31200551
writeRegister(0x02, 0x40); // Int1Msk - 31200557 to 31200690
writeRegister(0x03, 0x00); // Int2Msk - 31200704 to 31200837
writeRegister(0x00, 0xFF); // CS0 - 31200851 to 31200987
writeRegister(0x01, 0xFF); // CS1 - 31201001 to 31201142
writeRegister(0x16, 0xC0); // FIFO CTRL - 31201156 to 31201290
writeRegister(0x40, 0x04); // TX Buffer - 31201304 to 31201437
writeRegister(0x41, 0x09); // TX Buffer - 31201448 to 31201589
writeRegister(0x44, 0x23); // TX Buffer - 31201596 to 31201738
writeRegister(0x45, 0x01); // TX Buffer - 31201744 to 31201878
writeRegister(0x46, 0x13); // TX Buffer - 31201892 to 31202035
writeRegister(0x04, 0x07); // TX - 31202041 to 31202175
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31214074 to 31214207
writeRegister(0x00, 0xFF); // CS0 - 31214220 to 31214364
writeRegister(0x01, 0xFF); // CS1 - 31214370 to 31214510
writeRegister(0x0B, 0x1D); // RC Ack Config - 31214526 to 31214669
writeRegister(0x16, 0x10); // FIFO CTRL - 31214675 to 31214809
writeRegister(0x00, 0xFF); // CS0 - 31214823 to 31214964
writeRegister(0x01, 0xFF); // CS1 - 31214973 to 31215114
writeRegister(0x07, 0x1A); // Channel Selection - 31215129 to 31215267
writeRegister(0x0E, 0x5A); // ADDR - 31215282 to 31215417
writeRegister(0x0F, 0x00); // ADDR - 31215431 to 31215565
writeRegister(0x10, 0x5A); // ADDR - 31215579 to 31215714
writeRegister(0x11, 0x5A); // PEER - 31215728 to 31215863
writeRegister(0x12, 0x00); // PEER - 31215877 to 31216010
writeRegister(0x13, 0x5A); // PEER - 31216020 to 31216159
writeRegister(0x04, 0x02); // RX Enable - 31216173 to 31216306
writeRegister(0x02, 0x80); // Int1Msk - 31216317 to 31216450
writeRegister(0x03, 0x00); // Int2Msk - 31216463 to 31216597
writeRegister(0x00, 0xFF); // CS0 - 31216610 to 31216748
writeRegister(0x01, 0xFF); // CS1 - 31216760 to 31216900
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31230129 to 31230262
writeRegister(0x00, 0xFF); // CS0 - 31230276 to 31230413
writeRegister(0x01, 0xFF); // CS1 - 31230426 to 31230567
writeRegister(0x0B, 0x0D); // RC Ack Config - 31230580 to 31230715
writeRegister(0x08, 0x31); // Unknown - 31230729 to 31230863
writeRegister(0x0C, 0x02); // Unknown - 31230877 to 31231011
writeRegister(0x00, 0xFF); // CS0 - 31231026 to 31231162
writeRegister(0x01, 0xFF); // CS1 - 31231176 to 31231317
writeRegister(0x07, 0x1A); // Channel Selection - 31231332 to 31231467
writeRegister(0x0E, 0x5A); // ADDR - 31231481 to 31231620
writeRegister(0x0F, 0x00); // ADDR - 31231631 to 31231768
writeRegister(0x10, 0x5A); // ADDR - 31231779 to 31231917
writeRegister(0x11, 0x5A); // PEER - 31231927 to 31232066
writeRegister(0x12, 0x00); // PEER - 31232076 to 31232217
writeRegister(0x13, 0x5A); // PEER - 31232223 to 31232362
writeRegister(0x14, 0x1F); // TX Length - 31232372 to 31232513
writeRegister(0x02, 0x40); // Int1Msk - 31232525 to 31232658
writeRegister(0x03, 0x00); // Int2Msk - 31232669 to 31232802
writeRegister(0x00, 0xFF); // CS0 - 31232816 to 31232959
writeRegister(0x01, 0xFF); // CS1 - 31232966 to 31233107
writeRegister(0x16, 0xC0); // FIFO CTRL - 31233121 to 31233255
writeRegister(0x40, 0x04); // TX Buffer - 31233269 to 31233402
writeRegister(0x41, 0x09); // TX Buffer - 31233416 to 31233550
writeRegister(0x44, 0x23); // TX Buffer - 31233560 to 31233700
writeRegister(0x45, 0x01); // TX Buffer - 31233709 to 31233848
writeRegister(0x46, 0x13); // TX Buffer - 31233857 to 31233997
writeRegister(0x04, 0x07); // TX - 31234006 to 31234143
delay(12); // Delay 12183 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31246190 to 31246326
writeRegister(0x00, 0xFF); // CS0 - 31246333 to 31246474
writeRegister(0x01, 0xFF); // CS1 - 31246483 to 31246623
writeRegister(0x0B, 0x1D); // RC Ack Config - 31246639 to 31246779
writeRegister(0x16, 0x10); // FIFO CTRL - 31246788 to 31246926
writeRegister(0x00, 0xFF); // CS0 - 31246936 to 31247077
writeRegister(0x01, 0xFF); // CS1 - 31247089 to 31247233
writeRegister(0x07, 0x1A); // Channel Selection - 31247245 to 31247380
writeRegister(0x0E, 0x5A); // ADDR - 31247395 to 31247530
writeRegister(0x0F, 0x00); // ADDR - 31247544 to 31247678
writeRegister(0x10, 0x5A); // ADDR - 31247692 to 31247827
writeRegister(0x11, 0x5A); // PEER - 31247841 to 31247976
writeRegister(0x12, 0x00); // PEER - 31247990 to 31248123
writeRegister(0x13, 0x5A); // PEER - 31248137 to 31248272
writeRegister(0x04, 0x02); // RX Enable - 31248286 to 31248419
writeRegister(0x02, 0x80); // Int1Msk - 31248433 to 31248566
writeRegister(0x03, 0x00); // Int2Msk - 31248577 to 31248710
writeRegister(0x00, 0xFF); // CS0 - 31248723 to 31248863
writeRegister(0x01, 0xFF); // CS1 - 31248873 to 31249013
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31262093 to 31262226
writeRegister(0x00, 0xFF); // CS0 - 31262240 to 31262383
writeRegister(0x01, 0xFF); // CS1 - 31262390 to 31262531
writeRegister(0x0B, 0x0D); // RC Ack Config - 31262544 to 31262679
writeRegister(0x08, 0x31); // Unknown - 31262693 to 31262828
writeRegister(0x0C, 0x02); // Unknown - 31262841 to 31262976
writeRegister(0x00, 0xFF); // CS0 - 31262990 to 31263133
writeRegister(0x01, 0xFF); // CS1 - 31263140 to 31263281
writeRegister(0x07, 0x1A); // Channel Selection - 31263295 to 31263434
writeRegister(0x0E, 0x5A); // ADDR - 31263445 to 31263584
writeRegister(0x0F, 0x00); // ADDR - 31263598 to 31263732
writeRegister(0x10, 0x5A); // ADDR - 31263742 to 31263881
writeRegister(0x11, 0x5A); // PEER - 31263891 to 31264031
writeRegister(0x12, 0x00); // PEER - 31264043 to 31264178
writeRegister(0x13, 0x5A); // PEER - 31264187 to 31264326
writeRegister(0x14, 0x1F); // TX Length - 31264336 to 31264475
writeRegister(0x02, 0x40); // Int1Msk - 31264489 to 31264622
writeRegister(0x03, 0x00); // Int2Msk - 31264633 to 31264766
writeRegister(0x00, 0xFF); // CS0 - 31264780 to 31264919
writeRegister(0x01, 0xFF); // CS1 - 31264930 to 31265071
writeRegister(0x16, 0xC0); // FIFO CTRL - 31265084 to 31265219
writeRegister(0x40, 0x04); // TX Buffer - 31265233 to 31265366
writeRegister(0x41, 0x09); // TX Buffer - 31265380 to 31265515
writeRegister(0x44, 0x23); // TX Buffer - 31265528 to 31265662
writeRegister(0x45, 0x01); // TX Buffer - 31265676 to 31265810
writeRegister(0x46, 0x13); // TX Buffer - 31265821 to 31265959
writeRegister(0x04, 0x07); // TX - 31265973 to 31266107
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31278154 to 31278287
writeRegister(0x00, 0xFF); // CS0 - 31278297 to 31278438
writeRegister(0x01, 0xFF); // CS1 - 31278451 to 31278587
writeRegister(0x0B, 0x1D); // RC Ack Config - 31278602 to 31278743
writeRegister(0x16, 0x10); // FIFO CTRL - 31278755 to 31278891
writeRegister(0x00, 0xFF); // CS0 - 31278900 to 31279039
writeRegister(0x01, 0xFF); // CS1 - 31279053 to 31279197
writeRegister(0x07, 0x1A); // Channel Selection - 31279209 to 31279344
writeRegister(0x0E, 0x5A); // ADDR - 31279359 to 31279498
writeRegister(0x0F, 0x00); // ADDR - 31279508 to 31279642
writeRegister(0x10, 0x5A); // ADDR - 31279656 to 31279791
writeRegister(0x11, 0x5A); // PEER - 31279804 to 31279943
writeRegister(0x12, 0x00); // PEER - 31279953 to 31280087
writeRegister(0x13, 0x5A); // PEER - 31280100 to 31280236
writeRegister(0x04, 0x02); // RX Enable - 31280250 to 31280383
writeRegister(0x02, 0x80); // Int1Msk - 31280397 to 31280530
writeRegister(0x03, 0x00); // Int2Msk - 31280540 to 31280674
writeRegister(0x00, 0xFF); // CS0 - 31280687 to 31280828
writeRegister(0x01, 0xFF); // CS1 - 31280837 to 31280977
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31294057 to 31294190
writeRegister(0x00, 0xFF); // CS0 - 31294203 to 31294343
writeRegister(0x01, 0xFF); // CS1 - 31294353 to 31294493
writeRegister(0x0B, 0x0D); // RC Ack Config - 31294508 to 31294644
writeRegister(0x08, 0x31); // Unknown - 31294657 to 31294792
writeRegister(0x0C, 0x02); // Unknown - 31294805 to 31294938
writeRegister(0x00, 0xFF); // CS0 - 31294954 to 31295093
writeRegister(0x01, 0xFF); // CS1 - 31295103 to 31295245
writeRegister(0x07, 0x1A); // Channel Selection - 31295259 to 31295398
writeRegister(0x0E, 0x5A); // ADDR - 31295409 to 31295548
writeRegister(0x0F, 0x00); // ADDR - 31295562 to 31295696
writeRegister(0x10, 0x5A); // ADDR - 31295710 to 31295844
writeRegister(0x11, 0x5A); // PEER - 31295858 to 31295993
writeRegister(0x12, 0x00); // PEER - 31296007 to 31296140
writeRegister(0x13, 0x5A); // PEER - 31296151 to 31296290
writeRegister(0x14, 0x1F); // TX Length - 31296303 to 31296439
writeRegister(0x02, 0x40); // Int1Msk - 31296453 to 31296586
writeRegister(0x03, 0x00); // Int2Msk - 31296596 to 31296736
writeRegister(0x00, 0xFF); // CS0 - 31296743 to 31296883
writeRegister(0x01, 0xFF); // CS1 - 31296893 to 31297033
writeRegister(0x16, 0xC0); // FIFO CTRL - 31297048 to 31297189
writeRegister(0x40, 0x04); // TX Buffer - 31297197 to 31297330
writeRegister(0x41, 0x09); // TX Buffer - 31297344 to 31297479
writeRegister(0x44, 0x23); // TX Buffer - 31297492 to 31297626
writeRegister(0x45, 0x01); // TX Buffer - 31297640 to 31297774
writeRegister(0x46, 0x13); // TX Buffer - 31297788 to 31297923
writeRegister(0x04, 0x07); // TX - 31297937 to 31298071
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31310118 to 31310251
writeRegister(0x00, 0xFF); // CS0 - 31310261 to 31310402
writeRegister(0x01, 0xFF); // CS1 - 31310414 to 31310559
writeRegister(0x0B, 0x1D); // RC Ack Config - 31310566 to 31310705
writeRegister(0x16, 0x10); // FIFO CTRL - 31310719 to 31310853
writeRegister(0x00, 0xFF); // CS0 - 31310867 to 31311003
writeRegister(0x01, 0xFF); // CS1 - 31311017 to 31311157
writeRegister(0x07, 0x1A); // Channel Selection - 31311173 to 31311308
writeRegister(0x0E, 0x5A); // ADDR - 31311322 to 31311462
writeRegister(0x0F, 0x00); // ADDR - 31311472 to 31311611
writeRegister(0x10, 0x5A); // ADDR - 31311620 to 31311758
writeRegister(0x11, 0x5A); // PEER - 31311768 to 31311907
writeRegister(0x12, 0x00); // PEER - 31311917 to 31312050
writeRegister(0x13, 0x5A); // PEER - 31312064 to 31312203
writeRegister(0x04, 0x02); // RX Enable - 31312214 to 31312347
writeRegister(0x02, 0x80); // Int1Msk - 31312361 to 31312494
writeRegister(0x03, 0x00); // Int2Msk - 31312508 to 31312641
writeRegister(0x00, 0xFF); // CS0 - 31312651 to 31312792
writeRegister(0x01, 0xFF); // CS1 - 31312804 to 31312941
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31326173 to 31326306
writeRegister(0x00, 0xFF); // CS0 - 31326317 to 31326456
writeRegister(0x01, 0xFF); // CS1 - 31326470 to 31326608
writeRegister(0x0B, 0x0D); // RC Ack Config - 31326621 to 31326763
writeRegister(0x08, 0x31); // Unknown - 31326770 to 31326911
writeRegister(0x0C, 0x02); // Unknown - 31326918 to 31327051
writeRegister(0x00, 0xFF); // CS0 - 31327067 to 31327206
writeRegister(0x01, 0xFF); // CS1 - 31327220 to 31327358
writeRegister(0x07, 0x1A); // Channel Selection - 31327372 to 31327511
writeRegister(0x0E, 0x5A); // ADDR - 31327525 to 31327661
writeRegister(0x0F, 0x00); // ADDR - 31327675 to 31327809
writeRegister(0x10, 0x5A); // ADDR - 31327823 to 31327957
writeRegister(0x11, 0x5A); // PEER - 31327971 to 31328106
writeRegister(0x12, 0x00); // PEER - 31328120 to 31328253
writeRegister(0x13, 0x5A); // PEER - 31328267 to 31328403
writeRegister(0x14, 0x1F); // TX Length - 31328417 to 31328552
writeRegister(0x02, 0x40); // Int1Msk - 31328566 to 31328699
writeRegister(0x03, 0x00); // Int2Msk - 31328713 to 31328846
writeRegister(0x00, 0xFF); // CS0 - 31328856 to 31328996
writeRegister(0x01, 0xFF); // CS1 - 31329010 to 31329154
writeRegister(0x16, 0xC0); // FIFO CTRL - 31329161 to 31329299
writeRegister(0x40, 0x04); // TX Buffer - 31329310 to 31329443
writeRegister(0x41, 0x09); // TX Buffer - 31329457 to 31329592
writeRegister(0x44, 0x23); // TX Buffer - 31329605 to 31329739
writeRegister(0x45, 0x01); // TX Buffer - 31329753 to 31329887
writeRegister(0x46, 0x13); // TX Buffer - 31329901 to 31330036
writeRegister(0x04, 0x07); // TX - 31330050 to 31330184
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31342083 to 31342216
writeRegister(0x00, 0xFF); // CS0 - 31342229 to 31342367
writeRegister(0x01, 0xFF); // CS1 - 31342379 to 31342519
writeRegister(0x0B, 0x1D); // RC Ack Config - 31342535 to 31342670
writeRegister(0x16, 0x10); // FIFO CTRL - 31342684 to 31342818
writeRegister(0x00, 0xFF); // CS0 - 31342832 to 31342976
writeRegister(0x01, 0xFF); // CS1 - 31342982 to 31343123
writeRegister(0x07, 0x1A); // Channel Selection - 31343138 to 31343276
writeRegister(0x0E, 0x5A); // ADDR - 31343287 to 31343426
writeRegister(0x0F, 0x00); // ADDR - 31343440 to 31343574
writeRegister(0x10, 0x5A); // ADDR - 31343588 to 31343723
writeRegister(0x11, 0x5A); // PEER - 31343737 to 31343872
writeRegister(0x12, 0x00); // PEER - 31343885 to 31344019
writeRegister(0x13, 0x5A); // PEER - 31344029 to 31344168
writeRegister(0x04, 0x02); // RX Enable - 31344182 to 31344315
writeRegister(0x02, 0x80); // Int1Msk - 31344325 to 31344459
writeRegister(0x03, 0x00); // Int2Msk - 31344472 to 31344606
writeRegister(0x00, 0xFF); // CS0 - 31344619 to 31344757
writeRegister(0x01, 0xFF); // CS1 - 31344769 to 31344909
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31358138 to 31358271
writeRegister(0x00, 0xFF); // CS0 - 31358285 to 31358422
writeRegister(0x01, 0xFF); // CS1 - 31358435 to 31358576
writeRegister(0x0B, 0x0D); // RC Ack Config - 31358586 to 31358724
writeRegister(0x08, 0x31); // Unknown - 31358738 to 31358872
writeRegister(0x0C, 0x02); // Unknown - 31358882 to 31359020
writeRegister(0x00, 0xFF); // CS0 - 31359035 to 31359172
writeRegister(0x01, 0xFF); // CS1 - 31359185 to 31359326
writeRegister(0x07, 0x1A); // Channel Selection - 31359340 to 31359476
writeRegister(0x0E, 0x5A); // ADDR - 31359490 to 31359629
writeRegister(0x0F, 0x00); // ADDR - 31359640 to 31359777
writeRegister(0x10, 0x5A); // ADDR - 31359788 to 31359926
writeRegister(0x11, 0x5A); // PEER - 31359936 to 31360075
writeRegister(0x12, 0x00); // PEER - 31360085 to 31360218
writeRegister(0x13, 0x5A); // PEER - 31360232 to 31360371
writeRegister(0x14, 0x1F); // TX Length - 31360381 to 31360520
writeRegister(0x02, 0x40); // Int1Msk - 31360531 to 31360664
writeRegister(0x03, 0x00); // Int2Msk - 31360678 to 31360811
writeRegister(0x00, 0xFF); // CS0 - 31360825 to 31360962
writeRegister(0x01, 0xFF); // CS1 - 31360975 to 31361116
writeRegister(0x16, 0xC0); // FIFO CTRL - 31361129 to 31361264
writeRegister(0x40, 0x04); // TX Buffer - 31361278 to 31361411
writeRegister(0x41, 0x09); // TX Buffer - 31361421 to 31361559
writeRegister(0x44, 0x23); // TX Buffer - 31361569 to 31361709
writeRegister(0x45, 0x01); // TX Buffer - 31361718 to 31361860
writeRegister(0x46, 0x13); // TX Buffer - 31361866 to 31362004
writeRegister(0x04, 0x07); // TX - 31362015 to 31362156
delay(12); // Delay 12173 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31374196 to 31374329
writeRegister(0x00, 0xFF); // CS0 - 31374342 to 31374483
writeRegister(0x01, 0xFF); // CS1 - 31374492 to 31374632
writeRegister(0x0B, 0x1D); // RC Ack Config - 31374648 to 31374788
writeRegister(0x16, 0x10); // FIFO CTRL - 31374797 to 31374935
writeRegister(0x00, 0xFF); // CS0 - 31374945 to 31375086
writeRegister(0x01, 0xFF); // CS1 - 31375098 to 31375236
writeRegister(0x07, 0x1A); // Channel Selection - 31375251 to 31375389
writeRegister(0x0E, 0x5A); // ADDR - 31375404 to 31375539
writeRegister(0x0F, 0x00); // ADDR - 31375553 to 31375687
writeRegister(0x10, 0x5A); // ADDR - 31375701 to 31375836
writeRegister(0x11, 0x5A); // PEER - 31375850 to 31375985
writeRegister(0x12, 0x00); // PEER - 31375998 to 31376132
writeRegister(0x13, 0x5A); // PEER - 31376145 to 31376281
writeRegister(0x04, 0x02); // RX Enable - 31376295 to 31376428
writeRegister(0x02, 0x80); // Int1Msk - 31376438 to 31376578
writeRegister(0x03, 0x00); // Int2Msk - 31376585 to 31376719
writeRegister(0x00, 0xFF); // CS0 - 31376732 to 31376876
writeRegister(0x01, 0xFF); // CS1 - 31376882 to 31377022
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31390102 to 31390235
writeRegister(0x00, 0xFF); // CS0 - 31390249 to 31390386
writeRegister(0x01, 0xFF); // CS1 - 31390398 to 31390540
writeRegister(0x0B, 0x0D); // RC Ack Config - 31390553 to 31390689
writeRegister(0x08, 0x31); // Unknown - 31390702 to 31390837
writeRegister(0x0C, 0x02); // Unknown - 31390850 to 31390983
writeRegister(0x00, 0xFF); // CS0 - 31390999 to 31391136
writeRegister(0x01, 0xFF); // CS1 - 31391149 to 31391290
writeRegister(0x07, 0x1A); // Channel Selection - 31391304 to 31391441
writeRegister(0x0E, 0x5A); // ADDR - 31391454 to 31391593
writeRegister(0x0F, 0x00); // ADDR - 31391603 to 31391741
writeRegister(0x10, 0x5A); // ADDR - 31391751 to 31391891
writeRegister(0x11, 0x5A); // PEER - 31391900 to 31392038
writeRegister(0x12, 0x00); // PEER - 31392049 to 31392182
writeRegister(0x13, 0x5A); // PEER - 31392196 to 31392335
writeRegister(0x14, 0x1F); // TX Length - 31392345 to 31392484
writeRegister(0x02, 0x40); // Int1Msk - 31392498 to 31392631
writeRegister(0x03, 0x00); // Int2Msk - 31392642 to 31392775
writeRegister(0x00, 0xFF); // CS0 - 31392789 to 31392932
writeRegister(0x01, 0xFF); // CS1 - 31392938 to 31393080
writeRegister(0x16, 0xC0); // FIFO CTRL - 31393093 to 31393228
writeRegister(0x40, 0x04); // TX Buffer - 31393242 to 31393375
writeRegister(0x41, 0x09); // TX Buffer - 31393389 to 31393524
writeRegister(0x44, 0x23); // TX Buffer - 31393533 to 31393671
writeRegister(0x45, 0x01); // TX Buffer - 31393682 to 31393819
writeRegister(0x46, 0x13); // TX Buffer - 31393830 to 31393968
writeRegister(0x04, 0x07); // TX - 31393979 to 31394116
delay(12); // Delay 12176 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31406163 to 31406292
writeRegister(0x00, 0xFF); // CS0 - 31406306 to 31406447
writeRegister(0x01, 0xFF); // CS1 - 31406456 to 31406596
writeRegister(0x0B, 0x1D); // RC Ack Config - 31406611 to 31406750
writeRegister(0x16, 0x10); // FIFO CTRL - 31406761 to 31406898
writeRegister(0x00, 0xFF); // CS0 - 31406909 to 31407048
writeRegister(0x01, 0xFF); // CS1 - 31407062 to 31407200
writeRegister(0x07, 0x1A); // Channel Selection - 31407218 to 31407353
writeRegister(0x0E, 0x5A); // ADDR - 31407368 to 31407503
writeRegister(0x0F, 0x00); // ADDR - 31407517 to 31407651
writeRegister(0x10, 0x5A); // ADDR - 31407665 to 31407800
writeRegister(0x11, 0x5A); // PEER - 31407813 to 31407949
writeRegister(0x12, 0x00); // PEER - 31407962 to 31408096
writeRegister(0x13, 0x5A); // PEER - 31408109 to 31408245
writeRegister(0x04, 0x02); // RX Enable - 31408259 to 31408392
writeRegister(0x02, 0x80); // Int1Msk - 31408406 to 31408539
writeRegister(0x03, 0x00); // Int2Msk - 31408549 to 31408684
writeRegister(0x00, 0xFF); // CS0 - 31408696 to 31408840
writeRegister(0x01, 0xFF); // CS1 - 31408846 to 31408986
delay(13); // Delay 13267 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31422120 to 31422253
writeRegister(0x00, 0xFF); // CS0 - 31422266 to 31422404
writeRegister(0x01, 0xFF); // CS1 - 31422416 to 31422556
writeRegister(0x0B, 0x0D); // RC Ack Config - 31422571 to 31422707
writeRegister(0x08, 0x31); // Unknown - 31422720 to 31422855
writeRegister(0x0C, 0x02); // Unknown - 31422867 to 31423001
writeRegister(0x00, 0xFF); // CS0 - 31423016 to 31423154
writeRegister(0x01, 0xFF); // CS1 - 31423166 to 31423306
writeRegister(0x07, 0x1A); // Channel Selection - 31423322 to 31423457
writeRegister(0x0E, 0x5A); // ADDR - 31423472 to 31423611
writeRegister(0x0F, 0x00); // ADDR - 31423621 to 31423759
writeRegister(0x10, 0x5A); // ADDR - 31423769 to 31423907
writeRegister(0x11, 0x5A); // PEER - 31423918 to 31424056
writeRegister(0x12, 0x00); // PEER - 31424067 to 31424200
writeRegister(0x13, 0x5A); // PEER - 31424214 to 31424353
writeRegister(0x14, 0x1F); // TX Length - 31424363 to 31424502
writeRegister(0x02, 0x40); // Int1Msk - 31424512 to 31424652
writeRegister(0x03, 0x00); // Int2Msk - 31424659 to 31424793
writeRegister(0x00, 0xFF); // CS0 - 31424806 to 31424950
writeRegister(0x01, 0xFF); // CS1 - 31424956 to 31425096
writeRegister(0x16, 0xC0); // FIFO CTRL - 31425111 to 31425246
writeRegister(0x40, 0x04); // TX Buffer - 31425260 to 31425393
writeRegister(0x41, 0x09); // TX Buffer - 31425403 to 31425542
writeRegister(0x44, 0x23); // TX Buffer - 31425551 to 31425689
writeRegister(0x45, 0x01); // TX Buffer - 31425699 to 31425841
writeRegister(0x46, 0x13); // TX Buffer - 31425847 to 31425986
writeRegister(0x04, 0x07); // TX - 31425996 to 31426138
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31438177 to 31438310
writeRegister(0x00, 0xFF); // CS0 - 31438324 to 31438465
writeRegister(0x01, 0xFF); // CS1 - 31438474 to 31438615
writeRegister(0x0B, 0x1D); // RC Ack Config - 31438629 to 31438768
writeRegister(0x16, 0x10); // FIFO CTRL - 31438779 to 31438916
writeRegister(0x00, 0xFF); // CS0 - 31438927 to 31439066
writeRegister(0x01, 0xFF); // CS1 - 31439080 to 31439218
writeRegister(0x07, 0x1A); // Channel Selection - 31439232 to 31439371
writeRegister(0x0E, 0x5A); // ADDR - 31439385 to 31439521
writeRegister(0x0F, 0x00); // ADDR - 31439535 to 31439669
writeRegister(0x10, 0x5A); // ADDR - 31439683 to 31439817
writeRegister(0x11, 0x5A); // PEER - 31439831 to 31439966
writeRegister(0x12, 0x00); // PEER - 31439980 to 31440113
writeRegister(0x13, 0x5A); // PEER - 31440127 to 31440263
writeRegister(0x04, 0x02); // RX Enable - 31440277 to 31440410
writeRegister(0x02, 0x80); // Int1Msk - 31440423 to 31440557
writeRegister(0x03, 0x00); // Int2Msk - 31440567 to 31440700
writeRegister(0x00, 0xFF); // CS0 - 31440714 to 31440858
writeRegister(0x01, 0xFF); // CS1 - 31440864 to 31441004
delay(13); // Delay 13212 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31454084 to 31454216
writeRegister(0x00, 0xFF); // CS0 - 31454230 to 31454366
writeRegister(0x01, 0xFF); // CS1 - 31454380 to 31454520
writeRegister(0x0B, 0x0D); // RC Ack Config - 31454534 to 31454671
writeRegister(0x08, 0x31); // Unknown - 31454683 to 31454819
writeRegister(0x0C, 0x02); // Unknown - 31454831 to 31454965
writeRegister(0x00, 0xFF); // CS0 - 31454980 to 31455116
writeRegister(0x01, 0xFF); // CS1 - 31455130 to 31455270
writeRegister(0x07, 0x1A); // Channel Selection - 31455286 to 31455421
writeRegister(0x0E, 0x5A); // ADDR - 31455436 to 31455575
writeRegister(0x0F, 0x00); // ADDR - 31455585 to 31455723
writeRegister(0x10, 0x5A); // ADDR - 31455733 to 31455871
writeRegister(0x11, 0x5A); // PEER - 31455881 to 31456020
writeRegister(0x12, 0x00); // PEER - 31456030 to 31456170
writeRegister(0x13, 0x5A); // PEER - 31456177 to 31456316
writeRegister(0x14, 0x1F); // TX Length - 31456327 to 31456467
writeRegister(0x02, 0x40); // Int1Msk - 31456480 to 31456613
writeRegister(0x03, 0x00); // Int2Msk - 31456623 to 31456756
writeRegister(0x00, 0xFF); // CS0 - 31456770 to 31456914
writeRegister(0x01, 0xFF); // CS1 - 31456920 to 31457060
writeRegister(0x16, 0xC0); // FIFO CTRL - 31457075 to 31457210
writeRegister(0x40, 0x04); // TX Buffer - 31457223 to 31457357
writeRegister(0x41, 0x09); // TX Buffer - 31457370 to 31457506
writeRegister(0x44, 0x23); // TX Buffer - 31457515 to 31457654
writeRegister(0x45, 0x01); // TX Buffer - 31457663 to 31457802
writeRegister(0x46, 0x13); // TX Buffer - 31457811 to 31457951
writeRegister(0x04, 0x07); // TX - 31457960 to 31458099
delay(12); // Delay 12183 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31470145 to 31470282
writeRegister(0x00, 0xFF); // CS0 - 31470288 to 31470427
writeRegister(0x01, 0xFF); // CS1 - 31470438 to 31470579
writeRegister(0x0B, 0x1D); // RC Ack Config - 31470593 to 31470732
writeRegister(0x16, 0x10); // FIFO CTRL - 31470742 to 31470880
writeRegister(0x00, 0xFF); // CS0 - 31470890 to 31471031
writeRegister(0x01, 0xFF); // CS1 - 31471044 to 31471188
writeRegister(0x07, 0x1A); // Channel Selection - 31471200 to 31471335
writeRegister(0x0E, 0x5A); // ADDR - 31471349 to 31471485
writeRegister(0x0F, 0x00); // ADDR - 31471499 to 31471633
writeRegister(0x10, 0x5A); // ADDR - 31471647 to 31471781
writeRegister(0x11, 0x5A); // PEER - 31471795 to 31471930
writeRegister(0x12, 0x00); // PEER - 31471944 to 31472077
writeRegister(0x13, 0x5A); // PEER - 31472091 to 31472227
writeRegister(0x04, 0x02); // RX Enable - 31472240 to 31472374
writeRegister(0x02, 0x80); // Int1Msk - 31472387 to 31472521
writeRegister(0x03, 0x00); // Int2Msk - 31472531 to 31472664
writeRegister(0x00, 0xFF); // CS0 - 31472678 to 31472817
writeRegister(0x01, 0xFF); // CS1 - 31472828 to 31472969
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31486197 to 31486329
writeRegister(0x00, 0xFF); // CS0 - 31486343 to 31486484
writeRegister(0x01, 0xFF); // CS1 - 31486493 to 31486633
writeRegister(0x0B, 0x0D); // RC Ack Config - 31486647 to 31486784
writeRegister(0x08, 0x31); // Unknown - 31486796 to 31486932
writeRegister(0x0C, 0x02); // Unknown - 31486944 to 31487078
writeRegister(0x00, 0xFF); // CS0 - 31487093 to 31487234
writeRegister(0x01, 0xFF); // CS1 - 31487243 to 31487383
writeRegister(0x07, 0x1A); // Channel Selection - 31487399 to 31487538
writeRegister(0x0E, 0x5A); // ADDR - 31487552 to 31487688
writeRegister(0x0F, 0x00); // ADDR - 31487701 to 31487836
writeRegister(0x10, 0x5A); // ADDR - 31487849 to 31487984
writeRegister(0x11, 0x5A); // PEER - 31487998 to 31488133
writeRegister(0x12, 0x00); // PEER - 31488147 to 31488280
writeRegister(0x13, 0x5A); // PEER - 31488290 to 31488431
writeRegister(0x14, 0x1F); // TX Length - 31488443 to 31488580
writeRegister(0x02, 0x40); // Int1Msk - 31488593 to 31488726
writeRegister(0x03, 0x00); // Int2Msk - 31488740 to 31488873
writeRegister(0x00, 0xFF); // CS0 - 31488883 to 31489024
writeRegister(0x01, 0xFF); // CS1 - 31489037 to 31489173
writeRegister(0x16, 0xC0); // FIFO CTRL - 31489188 to 31489326
writeRegister(0x40, 0x04); // TX Buffer - 31489336 to 31489470
writeRegister(0x41, 0x09); // TX Buffer - 31489483 to 31489619
writeRegister(0x44, 0x23); // TX Buffer - 31489631 to 31489767
writeRegister(0x45, 0x01); // TX Buffer - 31489780 to 31489915
writeRegister(0x46, 0x13); // TX Buffer - 31489928 to 31490064
writeRegister(0x04, 0x07); // TX - 31490077 to 31490212
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31502110 to 31502242
writeRegister(0x00, 0xFF); // CS0 - 31502253 to 31502392
writeRegister(0x01, 0xFF); // CS1 - 31502406 to 31502550
writeRegister(0x0B, 0x1D); // RC Ack Config - 31502561 to 31502698
writeRegister(0x16, 0x10); // FIFO CTRL - 31502711 to 31502845
writeRegister(0x00, 0xFF); // CS0 - 31502859 to 31502996
writeRegister(0x01, 0xFF); // CS1 - 31503009 to 31503150
writeRegister(0x07, 0x1A); // Channel Selection - 31503164 to 31503301
writeRegister(0x0E, 0x5A); // ADDR - 31503314 to 31503453
writeRegister(0x0F, 0x00); // ADDR - 31503463 to 31503601
writeRegister(0x10, 0x5A); // ADDR - 31503611 to 31503751
writeRegister(0x11, 0x5A); // PEER - 31503760 to 31503898
writeRegister(0x12, 0x00); // PEER - 31503909 to 31504042
writeRegister(0x13, 0x5A); // PEER - 31504056 to 31504195
writeRegister(0x04, 0x02); // RX Enable - 31504205 to 31504338
writeRegister(0x02, 0x80); // Int1Msk - 31504352 to 31504485
writeRegister(0x03, 0x00); // Int2Msk - 31504499 to 31504632
writeRegister(0x00, 0xFF); // CS0 - 31504643 to 31504782
writeRegister(0x01, 0xFF); // CS1 - 31504796 to 31504934
delay(13); // Delay 13364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31518165 to 31518298
writeRegister(0x00, 0xFF); // CS0 - 31518308 to 31518449
writeRegister(0x01, 0xFF); // CS1 - 31518461 to 31518605
writeRegister(0x0B, 0x0D); // RC Ack Config - 31518612 to 31518752
writeRegister(0x08, 0x31); // Unknown - 31518761 to 31518903
writeRegister(0x0C, 0x02); // Unknown - 31518909 to 31519043
writeRegister(0x00, 0xFF); // CS0 - 31519058 to 31519199
writeRegister(0x01, 0xFF); // CS1 - 31519211 to 31519356
writeRegister(0x07, 0x1A); // Channel Selection - 31519367 to 31519502
writeRegister(0x0E, 0x5A); // ADDR - 31519517 to 31519653
writeRegister(0x0F, 0x00); // ADDR - 31519666 to 31519802
writeRegister(0x10, 0x5A); // ADDR - 31519814 to 31519949
writeRegister(0x11, 0x5A); // PEER - 31519963 to 31520098
writeRegister(0x12, 0x00); // PEER - 31520112 to 31520245
writeRegister(0x13, 0x5A); // PEER - 31520259 to 31520394
writeRegister(0x14, 0x1F); // TX Length - 31520408 to 31520551
writeRegister(0x02, 0x40); // Int1Msk - 31520557 to 31520691
writeRegister(0x03, 0x00); // Int2Msk - 31520704 to 31520838
writeRegister(0x00, 0xFF); // CS0 - 31520851 to 31520989
writeRegister(0x01, 0xFF); // CS1 - 31521001 to 31521141
writeRegister(0x16, 0xC0); // FIFO CTRL - 31521156 to 31521291
writeRegister(0x40, 0x04); // TX Buffer - 31521305 to 31521438
writeRegister(0x41, 0x09); // TX Buffer - 31521448 to 31521582
writeRegister(0x44, 0x23); // TX Buffer - 31521596 to 31521732
writeRegister(0x45, 0x01); // TX Buffer - 31521745 to 31521880
writeRegister(0x46, 0x13); // TX Buffer - 31521893 to 31522029
writeRegister(0x04, 0x07); // TX - 31522041 to 31522177
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31534074 to 31534207
writeRegister(0x00, 0xFF); // CS0 - 31534221 to 31534364
writeRegister(0x01, 0xFF); // CS1 - 31534371 to 31534512
writeRegister(0x0B, 0x1D); // RC Ack Config - 31534526 to 31534669
writeRegister(0x16, 0x10); // FIFO CTRL - 31534675 to 31534810
writeRegister(0x00, 0xFF); // CS0 - 31534823 to 31534963
writeRegister(0x01, 0xFF); // CS1 - 31534973 to 31535113
writeRegister(0x07, 0x1A); // Channel Selection - 31535129 to 31535268
writeRegister(0x0E, 0x5A); // ADDR - 31535282 to 31535418
writeRegister(0x0F, 0x00); // ADDR - 31535432 to 31535566
writeRegister(0x10, 0x5A); // ADDR - 31535580 to 31535714
writeRegister(0x11, 0x5A); // PEER - 31535728 to 31535863
writeRegister(0x12, 0x00); // PEER - 31535877 to 31536010
writeRegister(0x13, 0x5A); // PEER - 31536021 to 31536160
writeRegister(0x04, 0x02); // RX Enable - 31536173 to 31536307
writeRegister(0x02, 0x80); // Int1Msk - 31536317 to 31536450
writeRegister(0x03, 0x00); // Int2Msk - 31536464 to 31536597
writeRegister(0x00, 0xFF); // CS0 - 31536611 to 31536747
writeRegister(0x01, 0xFF); // CS1 - 31536761 to 31536902
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31550130 to 31550264
writeRegister(0x00, 0xFF); // CS0 - 31550276 to 31550412
writeRegister(0x01, 0xFF); // CS1 - 31550426 to 31550566
writeRegister(0x0B, 0x0D); // RC Ack Config - 31550580 to 31550717
writeRegister(0x08, 0x31); // Unknown - 31550729 to 31550865
writeRegister(0x0C, 0x02); // Unknown - 31550877 to 31551011
writeRegister(0x00, 0xFF); // CS0 - 31551026 to 31551164
writeRegister(0x01, 0xFF); // CS1 - 31551176 to 31551316
writeRegister(0x07, 0x1A); // Channel Selection - 31551332 to 31551467
writeRegister(0x0E, 0x5A); // ADDR - 31551482 to 31551621
writeRegister(0x0F, 0x00); // ADDR - 31551631 to 31551769
writeRegister(0x10, 0x5A); // ADDR - 31551779 to 31551917
writeRegister(0x11, 0x5A); // PEER - 31551928 to 31552066
writeRegister(0x12, 0x00); // PEER - 31552076 to 31552210
writeRegister(0x13, 0x5A); // PEER - 31552223 to 31552364
writeRegister(0x14, 0x1F); // TX Length - 31552373 to 31552513
writeRegister(0x02, 0x40); // Int1Msk - 31552526 to 31552659
writeRegister(0x03, 0x00); // Int2Msk - 31552669 to 31552804
writeRegister(0x00, 0xFF); // CS0 - 31552816 to 31552960
writeRegister(0x01, 0xFF); // CS1 - 31552966 to 31553106
writeRegister(0x16, 0xC0); // FIFO CTRL - 31553121 to 31553256
writeRegister(0x40, 0x04); // TX Buffer - 31553269 to 31553403
writeRegister(0x41, 0x09); // TX Buffer - 31553416 to 31553552
writeRegister(0x44, 0x23); // TX Buffer - 31553561 to 31553699
writeRegister(0x45, 0x01); // TX Buffer - 31553709 to 31553848
writeRegister(0x46, 0x13); // TX Buffer - 31553857 to 31553997
writeRegister(0x04, 0x07); // TX - 31554006 to 31554145
delay(12); // Delay 12181 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31566193 to 31566326
writeRegister(0x00, 0xFF); // CS0 - 31566340 to 31566476
writeRegister(0x01, 0xFF); // CS1 - 31566490 to 31566631
writeRegister(0x0B, 0x1D); // RC Ack Config - 31566645 to 31566782
writeRegister(0x16, 0x10); // FIFO CTRL - 31566795 to 31566929
writeRegister(0x00, 0xFF); // CS0 - 31566943 to 31567086
writeRegister(0x01, 0xFF); // CS1 - 31567092 to 31567234
writeRegister(0x07, 0x1A); // Channel Selection - 31567248 to 31567387
writeRegister(0x0E, 0x5A); // ADDR - 31567398 to 31567537
writeRegister(0x0F, 0x00); // ADDR - 31567551 to 31567685
writeRegister(0x10, 0x5A); // ADDR - 31567699 to 31567833
writeRegister(0x11, 0x5A); // PEER - 31567847 to 31567982
writeRegister(0x12, 0x00); // PEER - 31567996 to 31568129
writeRegister(0x13, 0x5A); // PEER - 31568140 to 31568279
writeRegister(0x04, 0x02); // RX Enable - 31568293 to 31568426
writeRegister(0x02, 0x80); // Int1Msk - 31568436 to 31568569
writeRegister(0x03, 0x00); // Int2Msk - 31568583 to 31568716
writeRegister(0x00, 0xFF); // CS0 - 31568730 to 31568866
writeRegister(0x01, 0xFF); // CS1 - 31568880 to 31569020
delay(13); // Delay 13212 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31582100 to 31582232
writeRegister(0x00, 0xFF); // CS0 - 31582243 to 31582382
writeRegister(0x01, 0xFF); // CS1 - 31582396 to 31582540
writeRegister(0x0B, 0x0D); // RC Ack Config - 31582547 to 31582687
writeRegister(0x08, 0x31); // Unknown - 31582696 to 31582835
writeRegister(0x0C, 0x02); // Unknown - 31582844 to 31582978
writeRegister(0x00, 0xFF); // CS0 - 31582993 to 31583132
writeRegister(0x01, 0xFF); // CS1 - 31583146 to 31583290
writeRegister(0x07, 0x1A); // Channel Selection - 31583302 to 31583437
writeRegister(0x0E, 0x5A); // ADDR - 31583452 to 31583595
writeRegister(0x0F, 0x00); // ADDR - 31583601 to 31583735
writeRegister(0x10, 0x5A); // ADDR - 31583749 to 31583884
writeRegister(0x11, 0x5A); // PEER - 31583897 to 31584039
writeRegister(0x12, 0x00); // PEER - 31584046 to 31584180
writeRegister(0x13, 0x5A); // PEER - 31584193 to 31584329
writeRegister(0x14, 0x1F); // TX Length - 31584343 to 31584486
writeRegister(0x02, 0x40); // Int1Msk - 31584492 to 31584625
writeRegister(0x03, 0x00); // Int2Msk - 31584639 to 31584772
writeRegister(0x00, 0xFF); // CS0 - 31584786 to 31584922
writeRegister(0x01, 0xFF); // CS1 - 31584936 to 31585076
writeRegister(0x16, 0xC0); // FIFO CTRL - 31585091 to 31585226
writeRegister(0x40, 0x04); // TX Buffer - 31585239 to 31585373
writeRegister(0x41, 0x09); // TX Buffer - 31585383 to 31585525
writeRegister(0x44, 0x23); // TX Buffer - 31585531 to 31585673
writeRegister(0x45, 0x01); // TX Buffer - 31585679 to 31585815
writeRegister(0x46, 0x13); // TX Buffer - 31585827 to 31585970
writeRegister(0x04, 0x07); // TX - 31585976 to 31586110
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31598157 to 31598290
writeRegister(0x00, 0xFF); // CS0 - 31598304 to 31598447
writeRegister(0x01, 0xFF); // CS1 - 31598454 to 31598595
writeRegister(0x0B, 0x1D); // RC Ack Config - 31598609 to 31598752
writeRegister(0x16, 0x10); // FIFO CTRL - 31598758 to 31598893
writeRegister(0x00, 0xFF); // CS0 - 31598906 to 31599047
writeRegister(0x01, 0xFF); // CS1 - 31599056 to 31599196
writeRegister(0x07, 0x1A); // Channel Selection - 31599212 to 31599351
writeRegister(0x0E, 0x5A); // ADDR - 31599365 to 31599501
writeRegister(0x0F, 0x00); // ADDR - 31599515 to 31599649
writeRegister(0x10, 0x5A); // ADDR - 31599663 to 31599797
writeRegister(0x11, 0x5A); // PEER - 31599811 to 31599946
writeRegister(0x12, 0x00); // PEER - 31599960 to 31600093
writeRegister(0x13, 0x5A); // PEER - 31600104 to 31600243
writeRegister(0x04, 0x02); // RX Enable - 31600256 to 31600390
writeRegister(0x02, 0x80); // Int1Msk - 31600400 to 31600533
writeRegister(0x03, 0x00); // Int2Msk - 31600547 to 31600680
writeRegister(0x00, 0xFF); // CS0 - 31600694 to 31600830
writeRegister(0x01, 0xFF); // CS1 - 31600844 to 31600985
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31614213 to 31614347
writeRegister(0x00, 0xFF); // CS0 - 31614359 to 31614495
writeRegister(0x01, 0xFF); // CS1 - 31614509 to 31614649
writeRegister(0x0B, 0x0D); // RC Ack Config - 31614663 to 31614800
writeRegister(0x08, 0x31); // Unknown - 31614812 to 31614948
writeRegister(0x0C, 0x02); // Unknown - 31614960 to 31615094
writeRegister(0x00, 0xFF); // CS0 - 31615109 to 31615245
writeRegister(0x01, 0xFF); // CS1 - 31615259 to 31615399
writeRegister(0x07, 0x1A); // Channel Selection - 31615415 to 31615550
writeRegister(0x0E, 0x5A); // ADDR - 31615565 to 31615704
writeRegister(0x0F, 0x00); // ADDR - 31615714 to 31615852
writeRegister(0x10, 0x5A); // ADDR - 31615862 to 31616000
writeRegister(0x11, 0x5A); // PEER - 31616010 to 31616149
writeRegister(0x12, 0x00); // PEER - 31616159 to 31616293
writeRegister(0x13, 0x5A); // PEER - 31616306 to 31616447
writeRegister(0x14, 0x1F); // TX Length - 31616456 to 31616596
writeRegister(0x02, 0x40); // Int1Msk - 31616609 to 31616742
writeRegister(0x03, 0x00); // Int2Msk - 31616752 to 31616885
writeRegister(0x00, 0xFF); // CS0 - 31616899 to 31617043
writeRegister(0x01, 0xFF); // CS1 - 31617049 to 31617189
writeRegister(0x16, 0xC0); // FIFO CTRL - 31617204 to 31617339
writeRegister(0x40, 0x04); // TX Buffer - 31617352 to 31617486
writeRegister(0x41, 0x09); // TX Buffer - 31617499 to 31617635
writeRegister(0x44, 0x23); // TX Buffer - 31617644 to 31617783
writeRegister(0x45, 0x01); // TX Buffer - 31617792 to 31617931
writeRegister(0x46, 0x13); // TX Buffer - 31617940 to 31618080
writeRegister(0x04, 0x07); // TX - 31618089 to 31618228
delay(12); // Delay 12033 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31630126 to 31630261
writeRegister(0x00, 0xFF); // CS0 - 31630269 to 31630408
writeRegister(0x01, 0xFF); // CS1 - 31630419 to 31630560
writeRegister(0x0B, 0x1D); // RC Ack Config - 31630574 to 31630714
writeRegister(0x16, 0x10); // FIFO CTRL - 31630723 to 31630861
writeRegister(0x00, 0xFF); // CS0 - 31630871 to 31631012
writeRegister(0x01, 0xFF); // CS1 - 31631025 to 31631169
writeRegister(0x07, 0x1A); // Channel Selection - 31631180 to 31631317
writeRegister(0x0E, 0x5A); // ADDR - 31631330 to 31631466
writeRegister(0x0F, 0x00); // ADDR - 31631479 to 31631614
writeRegister(0x10, 0x5A); // ADDR - 31631627 to 31631762
writeRegister(0x11, 0x5A); // PEER - 31631776 to 31631911
writeRegister(0x12, 0x00); // PEER - 31631925 to 31632058
writeRegister(0x13, 0x5A); // PEER - 31632072 to 31632207
writeRegister(0x04, 0x02); // RX Enable - 31632221 to 31632354
writeRegister(0x02, 0x80); // Int1Msk - 31632368 to 31632501
writeRegister(0x03, 0x00); // Int2Msk - 31632512 to 31632645
writeRegister(0x00, 0xFF); // CS0 - 31632659 to 31632798
writeRegister(0x01, 0xFF); // CS1 - 31632809 to 31632950
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31646178 to 31646310
writeRegister(0x00, 0xFF); // CS0 - 31646324 to 31646465
writeRegister(0x01, 0xFF); // CS1 - 31646474 to 31646614
writeRegister(0x0B, 0x0D); // RC Ack Config - 31646628 to 31646763
writeRegister(0x08, 0x31); // Unknown - 31646777 to 31646911
writeRegister(0x0C, 0x02); // Unknown - 31646925 to 31647059
writeRegister(0x00, 0xFF); // CS0 - 31647074 to 31647215
writeRegister(0x01, 0xFF); // CS1 - 31647224 to 31647364
writeRegister(0x07, 0x1A); // Channel Selection - 31647380 to 31647518
writeRegister(0x0E, 0x5A); // ADDR - 31647533 to 31647669
writeRegister(0x0F, 0x00); // ADDR - 31647682 to 31647818
writeRegister(0x10, 0x5A); // ADDR - 31647830 to 31647965
writeRegister(0x11, 0x5A); // PEER - 31647979 to 31648114
writeRegister(0x12, 0x00); // PEER - 31648128 to 31648261
writeRegister(0x13, 0x5A); // PEER - 31648271 to 31648410
writeRegister(0x14, 0x1F); // TX Length - 31648424 to 31648561
writeRegister(0x02, 0x40); // Int1Msk - 31648573 to 31648707
writeRegister(0x03, 0x00); // Int2Msk - 31648720 to 31648854
writeRegister(0x00, 0xFF); // CS0 - 31648864 to 31649005
writeRegister(0x01, 0xFF); // CS1 - 31649017 to 31649155
writeRegister(0x16, 0xC0); // FIFO CTRL - 31649169 to 31649307
writeRegister(0x40, 0x04); // TX Buffer - 31649317 to 31649450
writeRegister(0x41, 0x09); // TX Buffer - 31649464 to 31649598
writeRegister(0x44, 0x23); // TX Buffer - 31649612 to 31649748
writeRegister(0x45, 0x01); // TX Buffer - 31649761 to 31649896
writeRegister(0x46, 0x13); // TX Buffer - 31649909 to 31650045
writeRegister(0x04, 0x07); // TX - 31650057 to 31650193
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31662090 to 31662223
writeRegister(0x00, 0xFF); // CS0 - 31662233 to 31662373
writeRegister(0x01, 0xFF); // CS1 - 31662387 to 31662531
writeRegister(0x0B, 0x1D); // RC Ack Config - 31662542 to 31662679
writeRegister(0x16, 0x10); // FIFO CTRL - 31662691 to 31662826
writeRegister(0x00, 0xFF); // CS0 - 31662839 to 31662977
writeRegister(0x01, 0xFF); // CS1 - 31662989 to 31663129
writeRegister(0x07, 0x1A); // Channel Selection - 31663145 to 31663280
writeRegister(0x0E, 0x5A); // ADDR - 31663295 to 31663434
writeRegister(0x0F, 0x00); // ADDR - 31663444 to 31663582
writeRegister(0x10, 0x5A); // ADDR - 31663592 to 31663730
writeRegister(0x11, 0x5A); // PEER - 31663741 to 31663879
writeRegister(0x12, 0x00); // PEER - 31663890 to 31664023
writeRegister(0x13, 0x5A); // PEER - 31664037 to 31664176
writeRegister(0x04, 0x02); // RX Enable - 31664186 to 31664319
writeRegister(0x02, 0x80); // Int1Msk - 31664333 to 31664466
writeRegister(0x03, 0x00); // Int2Msk - 31664480 to 31664613
writeRegister(0x00, 0xFF); // CS0 - 31664624 to 31664763
writeRegister(0x01, 0xFF); // CS1 - 31664777 to 31664915
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31678146 to 31678280
writeRegister(0x00, 0xFF); // CS0 - 31678289 to 31678428
writeRegister(0x01, 0xFF); // CS1 - 31678442 to 31678586
writeRegister(0x0B, 0x0D); // RC Ack Config - 31678593 to 31678733
writeRegister(0x08, 0x31); // Unknown - 31678742 to 31678884
writeRegister(0x0C, 0x02); // Unknown - 31678890 to 31679024
writeRegister(0x00, 0xFF); // CS0 - 31679039 to 31679180
writeRegister(0x01, 0xFF); // CS1 - 31679192 to 31679336
writeRegister(0x07, 0x1A); // Channel Selection - 31679348 to 31679483
writeRegister(0x0E, 0x5A); // ADDR - 31679498 to 31679633
writeRegister(0x0F, 0x00); // ADDR - 31679647 to 31679781
writeRegister(0x10, 0x5A); // ADDR - 31679795 to 31679930
writeRegister(0x11, 0x5A); // PEER - 31679944 to 31680079
writeRegister(0x12, 0x00); // PEER - 31680092 to 31680226
writeRegister(0x13, 0x5A); // PEER - 31680239 to 31680375
writeRegister(0x14, 0x1F); // TX Length - 31680389 to 31680532
writeRegister(0x02, 0x40); // Int1Msk - 31680538 to 31680673
writeRegister(0x03, 0x00); // Int2Msk - 31680685 to 31680820
writeRegister(0x00, 0xFF); // CS0 - 31680832 to 31680968
writeRegister(0x01, 0xFF); // CS1 - 31680982 to 31681122
writeRegister(0x16, 0xC0); // FIFO CTRL - 31681137 to 31681272
writeRegister(0x40, 0x04); // TX Buffer - 31681285 to 31681419
writeRegister(0x41, 0x09); // TX Buffer - 31681429 to 31681563
writeRegister(0x44, 0x23); // TX Buffer - 31681577 to 31681713
writeRegister(0x45, 0x01); // TX Buffer - 31681725 to 31681861
writeRegister(0x46, 0x13); // TX Buffer - 31681873 to 31682010
writeRegister(0x04, 0x07); // TX - 31682022 to 31682158
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31694203 to 31694336
writeRegister(0x00, 0xFF); // CS0 - 31694350 to 31694486
writeRegister(0x01, 0xFF); // CS1 - 31694500 to 31694641
writeRegister(0x0B, 0x1D); // RC Ack Config - 31694655 to 31694792
writeRegister(0x16, 0x10); // FIFO CTRL - 31694805 to 31694939
writeRegister(0x00, 0xFF); // CS0 - 31694952 to 31695092
writeRegister(0x01, 0xFF); // CS1 - 31695102 to 31695242
writeRegister(0x07, 0x1A); // Channel Selection - 31695258 to 31695397
writeRegister(0x0E, 0x5A); // ADDR - 31695408 to 31695547
writeRegister(0x0F, 0x00); // ADDR - 31695561 to 31695695
writeRegister(0x10, 0x5A); // ADDR - 31695709 to 31695843
writeRegister(0x11, 0x5A); // PEER - 31695857 to 31695992
writeRegister(0x12, 0x00); // PEER - 31696006 to 31696139
writeRegister(0x13, 0x5A); // PEER - 31696150 to 31696289
writeRegister(0x04, 0x02); // RX Enable - 31696302 to 31696436
writeRegister(0x02, 0x80); // Int1Msk - 31696446 to 31696579
writeRegister(0x03, 0x00); // Int2Msk - 31696593 to 31696726
writeRegister(0x00, 0xFF); // CS0 - 31696740 to 31696876
writeRegister(0x01, 0xFF); // CS1 - 31696890 to 31697031
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31710110 to 31710242
writeRegister(0x00, 0xFF); // CS0 - 31710253 to 31710392
writeRegister(0x01, 0xFF); // CS1 - 31710406 to 31710550
writeRegister(0x0B, 0x0D); // RC Ack Config - 31710557 to 31710697
writeRegister(0x08, 0x31); // Unknown - 31710706 to 31710845
writeRegister(0x0C, 0x02); // Unknown - 31710854 to 31710994
writeRegister(0x00, 0xFF); // CS0 - 31711003 to 31711142
writeRegister(0x01, 0xFF); // CS1 - 31711156 to 31711300
writeRegister(0x07, 0x1A); // Channel Selection - 31711312 to 31711447
writeRegister(0x0E, 0x5A); // ADDR - 31711462 to 31711601
writeRegister(0x0F, 0x00); // ADDR - 31711611 to 31711745
writeRegister(0x10, 0x5A); // ADDR - 31711759 to 31711894
writeRegister(0x11, 0x5A); // PEER - 31711907 to 31712046
writeRegister(0x12, 0x00); // PEER - 31712056 to 31712191
writeRegister(0x13, 0x5A); // PEER - 31712203 to 31712339
writeRegister(0x14, 0x1F); // TX Length - 31712353 to 31712493
writeRegister(0x02, 0x40); // Int1Msk - 31712502 to 31712635
writeRegister(0x03, 0x00); // Int2Msk - 31712649 to 31712782
writeRegister(0x00, 0xFF); // CS0 - 31712796 to 31712932
writeRegister(0x01, 0xFF); // CS1 - 31712946 to 31713086
writeRegister(0x16, 0xC0); // FIFO CTRL - 31713101 to 31713237
writeRegister(0x40, 0x04); // TX Buffer - 31713249 to 31713384
writeRegister(0x41, 0x09); // TX Buffer - 31713393 to 31713533
writeRegister(0x44, 0x23); // TX Buffer - 31713541 to 31713683
writeRegister(0x45, 0x01); // TX Buffer - 31713689 to 31713823
writeRegister(0x46, 0x13); // TX Buffer - 31713837 to 31713980
writeRegister(0x04, 0x07); // TX - 31713986 to 31714120
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31726167 to 31726300
writeRegister(0x00, 0xFF); // CS0 - 31726314 to 31726457
writeRegister(0x01, 0xFF); // CS1 - 31726464 to 31726605
writeRegister(0x0B, 0x1D); // RC Ack Config - 31726619 to 31726762
writeRegister(0x16, 0x10); // FIFO CTRL - 31726768 to 31726903
writeRegister(0x00, 0xFF); // CS0 - 31726916 to 31727057
writeRegister(0x01, 0xFF); // CS1 - 31727066 to 31727206
writeRegister(0x07, 0x1A); // Channel Selection - 31727222 to 31727361
writeRegister(0x0E, 0x5A); // ADDR - 31727375 to 31727511
writeRegister(0x0F, 0x00); // ADDR - 31727525 to 31727659
writeRegister(0x10, 0x5A); // ADDR - 31727672 to 31727807
writeRegister(0x11, 0x5A); // PEER - 31727821 to 31727956
writeRegister(0x12, 0x00); // PEER - 31727970 to 31728103
writeRegister(0x13, 0x5A); // PEER - 31728113 to 31728254
writeRegister(0x04, 0x02); // RX Enable - 31728266 to 31728401
writeRegister(0x02, 0x80); // Int1Msk - 31728410 to 31728543
writeRegister(0x03, 0x00); // Int2Msk - 31728557 to 31728690
writeRegister(0x00, 0xFF); // CS0 - 31728704 to 31728841
writeRegister(0x01, 0xFF); // CS1 - 31728854 to 31728995
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31742223 to 31742355
writeRegister(0x00, 0xFF); // CS0 - 31742369 to 31742505
writeRegister(0x01, 0xFF); // CS1 - 31742519 to 31742659
writeRegister(0x0B, 0x0D); // RC Ack Config - 31742673 to 31742810
writeRegister(0x08, 0x31); // Unknown - 31742822 to 31742958
writeRegister(0x0C, 0x02); // Unknown - 31742970 to 31743104
writeRegister(0x00, 0xFF); // CS0 - 31743119 to 31743255
writeRegister(0x01, 0xFF); // CS1 - 31743269 to 31743409
writeRegister(0x07, 0x1A); // Channel Selection - 31743425 to 31743560
writeRegister(0x0E, 0x5A); // ADDR - 31743575 to 31743714
writeRegister(0x0F, 0x00); // ADDR - 31743724 to 31743862
writeRegister(0x10, 0x5A); // ADDR - 31743872 to 31744010
writeRegister(0x11, 0x5A); // PEER - 31744020 to 31744159
writeRegister(0x12, 0x00); // PEER - 31744169 to 31744309
writeRegister(0x13, 0x5A); // PEER - 31744316 to 31744455
writeRegister(0x14, 0x1F); // TX Length - 31744466 to 31744606
writeRegister(0x02, 0x40); // Int1Msk - 31744619 to 31744752
writeRegister(0x03, 0x00); // Int2Msk - 31744762 to 31744895
writeRegister(0x00, 0xFF); // CS0 - 31744909 to 31745053
writeRegister(0x01, 0xFF); // CS1 - 31745059 to 31745199
writeRegister(0x16, 0xC0); // FIFO CTRL - 31745214 to 31745350
writeRegister(0x40, 0x04); // TX Buffer - 31745362 to 31745497
writeRegister(0x41, 0x09); // TX Buffer - 31745509 to 31745643
writeRegister(0x44, 0x23); // TX Buffer - 31745654 to 31745793
writeRegister(0x45, 0x01); // TX Buffer - 31745802 to 31745941
writeRegister(0x46, 0x13); // TX Buffer - 31745950 to 31746090
writeRegister(0x04, 0x07); // TX - 31746099 to 31746238
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31758135 to 31758268
writeRegister(0x00, 0xFF); // CS0 - 31758279 to 31758418
writeRegister(0x01, 0xFF); // CS1 - 31758432 to 31758570
writeRegister(0x0B, 0x1D); // RC Ack Config - 31758584 to 31758724
writeRegister(0x16, 0x10); // FIFO CTRL - 31758737 to 31758871
writeRegister(0x00, 0xFF); // CS0 - 31758881 to 31759022
writeRegister(0x01, 0xFF); // CS1 - 31759034 to 31759179
writeRegister(0x07, 0x1A); // Channel Selection - 31759190 to 31759325
writeRegister(0x0E, 0x5A); // ADDR - 31759340 to 31759482
writeRegister(0x0F, 0x00); // ADDR - 31759489 to 31759625
writeRegister(0x10, 0x5A); // ADDR - 31759637 to 31759772
writeRegister(0x11, 0x5A); // PEER - 31759786 to 31759927
writeRegister(0x12, 0x00); // PEER - 31759935 to 31760068
writeRegister(0x13, 0x5A); // PEER - 31760082 to 31760217
writeRegister(0x04, 0x02); // RX Enable - 31760231 to 31760364
writeRegister(0x02, 0x80); // Int1Msk - 31760378 to 31760511
writeRegister(0x03, 0x00); // Int2Msk - 31760522 to 31760655
writeRegister(0x00, 0xFF); // CS0 - 31760669 to 31760808
writeRegister(0x01, 0xFF); // CS1 - 31760819 to 31760960
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31774191 to 31774320
writeRegister(0x00, 0xFF); // CS0 - 31774334 to 31774475
writeRegister(0x01, 0xFF); // CS1 - 31774484 to 31774625
writeRegister(0x0B, 0x0D); // RC Ack Config - 31774638 to 31774773
writeRegister(0x08, 0x31); // Unknown - 31774787 to 31774921
writeRegister(0x0C, 0x02); // Unknown - 31774935 to 31775069
writeRegister(0x00, 0xFF); // CS0 - 31775084 to 31775225
writeRegister(0x01, 0xFF); // CS1 - 31775234 to 31775375
writeRegister(0x07, 0x1A); // Channel Selection - 31775390 to 31775528
writeRegister(0x0E, 0x5A); // ADDR - 31775543 to 31775678
writeRegister(0x0F, 0x00); // ADDR - 31775692 to 31775826
writeRegister(0x10, 0x5A); // ADDR - 31775840 to 31775975
writeRegister(0x11, 0x5A); // PEER - 31775989 to 31776124
writeRegister(0x12, 0x00); // PEER - 31776138 to 31776271
writeRegister(0x13, 0x5A); // PEER - 31776281 to 31776420
writeRegister(0x14, 0x1F); // TX Length - 31776434 to 31776571
writeRegister(0x02, 0x40); // Int1Msk - 31776583 to 31776717
writeRegister(0x03, 0x00); // Int2Msk - 31776730 to 31776864
writeRegister(0x00, 0xFF); // CS0 - 31776874 to 31777015
writeRegister(0x01, 0xFF); // CS1 - 31777027 to 31777165
writeRegister(0x16, 0xC0); // FIFO CTRL - 31777179 to 31777317
writeRegister(0x40, 0x04); // TX Buffer - 31777327 to 31777460
writeRegister(0x41, 0x09); // TX Buffer - 31777474 to 31777608
writeRegister(0x44, 0x23); // TX Buffer - 31777622 to 31777758
writeRegister(0x45, 0x01); // TX Buffer - 31777770 to 31777906
writeRegister(0x46, 0x13); // TX Buffer - 31777918 to 31778055
writeRegister(0x04, 0x07); // TX - 31778067 to 31778203
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31790100 to 31790233
writeRegister(0x00, 0xFF); // CS0 - 31790247 to 31790384
writeRegister(0x01, 0xFF); // CS1 - 31790397 to 31790538
writeRegister(0x0B, 0x1D); // RC Ack Config - 31790552 to 31790689
writeRegister(0x16, 0x10); // FIFO CTRL - 31790701 to 31790836
writeRegister(0x00, 0xFF); // CS0 - 31790849 to 31790987
writeRegister(0x01, 0xFF); // CS1 - 31790999 to 31791139
writeRegister(0x07, 0x1A); // Channel Selection - 31791155 to 31791290
writeRegister(0x0E, 0x5A); // ADDR - 31791305 to 31791444
writeRegister(0x0F, 0x00); // ADDR - 31791454 to 31791592
writeRegister(0x10, 0x5A); // ADDR - 31791602 to 31791740
writeRegister(0x11, 0x5A); // PEER - 31791751 to 31791889
writeRegister(0x12, 0x00); // PEER - 31791899 to 31792039
writeRegister(0x13, 0x5A); // PEER - 31792046 to 31792186
writeRegister(0x04, 0x02); // RX Enable - 31792196 to 31792329
writeRegister(0x02, 0x80); // Int1Msk - 31792343 to 31792476
writeRegister(0x03, 0x00); // Int2Msk - 31792490 to 31792623
writeRegister(0x00, 0xFF); // CS0 - 31792633 to 31792774
writeRegister(0x01, 0xFF); // CS1 - 31792787 to 31792931
delay(13); // Delay 13357 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31806156 to 31806288
writeRegister(0x00, 0xFF); // CS0 - 31806299 to 31806438
writeRegister(0x01, 0xFF); // CS1 - 31806452 to 31806596
writeRegister(0x0B, 0x0D); // RC Ack Config - 31806603 to 31806743
writeRegister(0x08, 0x31); // Unknown - 31806752 to 31806891
writeRegister(0x0C, 0x02); // Unknown - 31806900 to 31807034
writeRegister(0x00, 0xFF); // CS0 - 31807049 to 31807188
writeRegister(0x01, 0xFF); // CS1 - 31807202 to 31807346
writeRegister(0x07, 0x1A); // Channel Selection - 31807358 to 31807493
writeRegister(0x0E, 0x5A); // ADDR - 31807508 to 31807651
writeRegister(0x0F, 0x00); // ADDR - 31807657 to 31807791
writeRegister(0x10, 0x5A); // ADDR - 31807805 to 31807940
writeRegister(0x11, 0x5A); // PEER - 31807953 to 31808095
writeRegister(0x12, 0x00); // PEER - 31808102 to 31808236
writeRegister(0x13, 0x5A); // PEER - 31808249 to 31808385
writeRegister(0x14, 0x1F); // TX Length - 31808399 to 31808542
writeRegister(0x02, 0x40); // Int1Msk - 31808548 to 31808681
writeRegister(0x03, 0x00); // Int2Msk - 31808695 to 31808828
writeRegister(0x00, 0xFF); // CS0 - 31808842 to 31808978
writeRegister(0x01, 0xFF); // CS1 - 31808992 to 31809132
writeRegister(0x16, 0xC0); // FIFO CTRL - 31809147 to 31809282
writeRegister(0x40, 0x04); // TX Buffer - 31809295 to 31809429
writeRegister(0x41, 0x09); // TX Buffer - 31809439 to 31809581
writeRegister(0x44, 0x23); // TX Buffer - 31809587 to 31809729
writeRegister(0x45, 0x01); // TX Buffer - 31809735 to 31809871
writeRegister(0x46, 0x13); // TX Buffer - 31809883 to 31810026
writeRegister(0x04, 0x07); // TX - 31810032 to 31810166
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31822213 to 31822346
writeRegister(0x00, 0xFF); // CS0 - 31822360 to 31822503
writeRegister(0x01, 0xFF); // CS1 - 31822510 to 31822651
writeRegister(0x0B, 0x1D); // RC Ack Config - 31822665 to 31822808
writeRegister(0x16, 0x10); // FIFO CTRL - 31822814 to 31822949
writeRegister(0x00, 0xFF); // CS0 - 31822962 to 31823103
writeRegister(0x01, 0xFF); // CS1 - 31823112 to 31823252
writeRegister(0x07, 0x1A); // Channel Selection - 31823268 to 31823407
writeRegister(0x0E, 0x5A); // ADDR - 31823421 to 31823557
writeRegister(0x0F, 0x00); // ADDR - 31823571 to 31823705
writeRegister(0x10, 0x5A); // ADDR - 31823719 to 31823853
writeRegister(0x11, 0x5A); // PEER - 31823867 to 31824002
writeRegister(0x12, 0x00); // PEER - 31824016 to 31824149
writeRegister(0x13, 0x5A); // PEER - 31824159 to 31824299
writeRegister(0x04, 0x02); // RX Enable - 31824312 to 31824446
writeRegister(0x02, 0x80); // Int1Msk - 31824456 to 31824589
writeRegister(0x03, 0x00); // Int2Msk - 31824603 to 31824736
writeRegister(0x00, 0xFF); // CS0 - 31824750 to 31824887
writeRegister(0x01, 0xFF); // CS1 - 31824900 to 31825041
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31838120 to 31838252
writeRegister(0x00, 0xFF); // CS0 - 31838266 to 31838402
writeRegister(0x01, 0xFF); // CS1 - 31838416 to 31838557
writeRegister(0x0B, 0x0D); // RC Ack Config - 31838567 to 31838705
writeRegister(0x08, 0x31); // Unknown - 31838719 to 31838853
writeRegister(0x0C, 0x02); // Unknown - 31838864 to 31839001
writeRegister(0x00, 0xFF); // CS0 - 31839016 to 31839152
writeRegister(0x01, 0xFF); // CS1 - 31839166 to 31839306
writeRegister(0x07, 0x1A); // Channel Selection - 31839322 to 31839457
writeRegister(0x0E, 0x5A); // ADDR - 31839471 to 31839612
writeRegister(0x0F, 0x00); // ADDR - 31839621 to 31839763
writeRegister(0x10, 0x5A); // ADDR - 31839769 to 31839911
writeRegister(0x11, 0x5A); // PEER - 31839917 to 31840056
writeRegister(0x12, 0x00); // PEER - 31840066 to 31840199
writeRegister(0x13, 0x5A); // PEER - 31840213 to 31840355
writeRegister(0x14, 0x1F); // TX Length - 31840363 to 31840503
writeRegister(0x02, 0x40); // Int1Msk - 31840512 to 31840645
writeRegister(0x03, 0x00); // Int2Msk - 31840659 to 31840792
writeRegister(0x00, 0xFF); // CS0 - 31840806 to 31840942
writeRegister(0x01, 0xFF); // CS1 - 31840956 to 31841097
writeRegister(0x16, 0xC0); // FIFO CTRL - 31841111 to 31841245
writeRegister(0x40, 0x04); // TX Buffer - 31841259 to 31841392
writeRegister(0x41, 0x09); // TX Buffer - 31841403 to 31841544
writeRegister(0x44, 0x23); // TX Buffer - 31841551 to 31841693
writeRegister(0x45, 0x01); // TX Buffer - 31841699 to 31841841
writeRegister(0x46, 0x13); // TX Buffer - 31841847 to 31841990
writeRegister(0x04, 0x07); // TX - 31841996 to 31842138
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31854177 to 31854310
writeRegister(0x00, 0xFF); // CS0 - 31854324 to 31854467
writeRegister(0x01, 0xFF); // CS1 - 31854474 to 31854615
writeRegister(0x0B, 0x1D); // RC Ack Config - 31854629 to 31854772
writeRegister(0x16, 0x10); // FIFO CTRL - 31854778 to 31854920
writeRegister(0x00, 0xFF); // CS0 - 31854926 to 31855067
writeRegister(0x01, 0xFF); // CS1 - 31855076 to 31855216
writeRegister(0x07, 0x1A); // Channel Selection - 31855232 to 31855372
writeRegister(0x0E, 0x5A); // ADDR - 31855385 to 31855521
writeRegister(0x0F, 0x00); // ADDR - 31855534 to 31855669
writeRegister(0x10, 0x5A); // ADDR - 31855682 to 31855817
writeRegister(0x11, 0x5A); // PEER - 31855831 to 31855966
writeRegister(0x12, 0x00); // PEER - 31855980 to 31856113
writeRegister(0x13, 0x5A); // PEER - 31856127 to 31856262
writeRegister(0x04, 0x02); // RX Enable - 31856276 to 31856409
writeRegister(0x02, 0x80); // Int1Msk - 31856420 to 31856553
writeRegister(0x03, 0x00); // Int2Msk - 31856567 to 31856700
writeRegister(0x00, 0xFF); // CS0 - 31856714 to 31856851
writeRegister(0x01, 0xFF); // CS1 - 31856864 to 31857005
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31870233 to 31870365
writeRegister(0x00, 0xFF); // CS0 - 31870379 to 31870523
writeRegister(0x01, 0xFF); // CS1 - 31870529 to 31870670
writeRegister(0x0B, 0x0D); // RC Ack Config - 31870683 to 31870818
writeRegister(0x08, 0x31); // Unknown - 31870832 to 31870966
writeRegister(0x0C, 0x02); // Unknown - 31870980 to 31871114
writeRegister(0x00, 0xFF); // CS0 - 31871129 to 31871273
writeRegister(0x01, 0xFF); // CS1 - 31871279 to 31871419
writeRegister(0x07, 0x1A); // Channel Selection - 31871435 to 31871576
writeRegister(0x0E, 0x5A); // ADDR - 31871584 to 31871724
writeRegister(0x0F, 0x00); // ADDR - 31871737 to 31871873
writeRegister(0x10, 0x5A); // ADDR - 31871882 to 31872020
writeRegister(0x11, 0x5A); // PEER - 31872030 to 31872169
writeRegister(0x12, 0x00); // PEER - 31872183 to 31872316
writeRegister(0x13, 0x5A); // PEER - 31872326 to 31872465
writeRegister(0x14, 0x1F); // TX Length - 31872476 to 31872616
writeRegister(0x02, 0x40); // Int1Msk - 31872628 to 31872762
writeRegister(0x03, 0x00); // Int2Msk - 31872772 to 31872905
writeRegister(0x00, 0xFF); // CS0 - 31872919 to 31873060
writeRegister(0x01, 0xFF); // CS1 - 31873069 to 31873210
writeRegister(0x16, 0xC0); // FIFO CTRL - 31873224 to 31873358
writeRegister(0x40, 0x04); // TX Buffer - 31873372 to 31873505
writeRegister(0x41, 0x09); // TX Buffer - 31873519 to 31873653
writeRegister(0x44, 0x23); // TX Buffer - 31873667 to 31873803
writeRegister(0x45, 0x01); // TX Buffer - 31873816 to 31873951
writeRegister(0x46, 0x13); // TX Buffer - 31873960 to 31874100
writeRegister(0x04, 0x07); // TX - 31874112 to 31874248
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31886145 to 31886278
writeRegister(0x00, 0xFF); // CS0 - 31886288 to 31886429
writeRegister(0x01, 0xFF); // CS1 - 31886442 to 31886578
writeRegister(0x0B, 0x1D); // RC Ack Config - 31886594 to 31886734
writeRegister(0x16, 0x10); // FIFO CTRL - 31886746 to 31886881
writeRegister(0x00, 0xFF); // CS0 - 31886891 to 31887032
writeRegister(0x01, 0xFF); // CS1 - 31887044 to 31887188
writeRegister(0x07, 0x1A); // Channel Selection - 31887200 to 31887335
writeRegister(0x0E, 0x5A); // ADDR - 31887350 to 31887489
writeRegister(0x0F, 0x00); // ADDR - 31887499 to 31887633
writeRegister(0x10, 0x5A); // ADDR - 31887647 to 31887782
writeRegister(0x11, 0x5A); // PEER - 31887796 to 31887934
writeRegister(0x12, 0x00); // PEER - 31887945 to 31888078
writeRegister(0x13, 0x5A); // PEER - 31888092 to 31888227
writeRegister(0x04, 0x02); // RX Enable - 31888241 to 31888374
writeRegister(0x02, 0x80); // Int1Msk - 31888388 to 31888521
writeRegister(0x03, 0x00); // Int2Msk - 31888532 to 31888665
writeRegister(0x00, 0xFF); // CS0 - 31888679 to 31888818
writeRegister(0x01, 0xFF); // CS1 - 31888828 to 31888970
delay(13); // Delay 13368 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31902201 to 31902338
writeRegister(0x00, 0xFF); // CS0 - 31902344 to 31902483
writeRegister(0x01, 0xFF); // CS1 - 31902494 to 31902635
writeRegister(0x0B, 0x0D); // RC Ack Config - 31902648 to 31902791
writeRegister(0x08, 0x31); // Unknown - 31902797 to 31902931
writeRegister(0x0C, 0x02); // Unknown - 31902945 to 31903079
writeRegister(0x00, 0xFF); // CS0 - 31903094 to 31903235
writeRegister(0x01, 0xFF); // CS1 - 31903244 to 31903385
writeRegister(0x07, 0x1A); // Channel Selection - 31903400 to 31903538
writeRegister(0x0E, 0x5A); // ADDR - 31903553 to 31903688
writeRegister(0x0F, 0x00); // ADDR - 31903702 to 31903836
writeRegister(0x10, 0x5A); // ADDR - 31903850 to 31903985
writeRegister(0x11, 0x5A); // PEER - 31903999 to 31904134
writeRegister(0x12, 0x00); // PEER - 31904147 to 31904281
writeRegister(0x13, 0x5A); // PEER - 31904294 to 31904430
writeRegister(0x14, 0x1F); // TX Length - 31904444 to 31904581
writeRegister(0x02, 0x40); // Int1Msk - 31904593 to 31904728
writeRegister(0x03, 0x00); // Int2Msk - 31904740 to 31904875
writeRegister(0x00, 0xFF); // CS0 - 31904884 to 31905023
writeRegister(0x01, 0xFF); // CS1 - 31905037 to 31905175
writeRegister(0x16, 0xC0); // FIFO CTRL - 31905189 to 31905327
writeRegister(0x40, 0x04); // TX Buffer - 31905337 to 31905470
writeRegister(0x41, 0x09); // TX Buffer - 31905484 to 31905618
writeRegister(0x44, 0x23); // TX Buffer - 31905632 to 31905768
writeRegister(0x45, 0x01); // TX Buffer - 31905780 to 31905916
writeRegister(0x46, 0x13); // TX Buffer - 31905928 to 31906065
writeRegister(0x04, 0x07); // TX - 31906077 to 31906213
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31918110 to 31918243
writeRegister(0x00, 0xFF); // CS0 - 31918257 to 31918394
writeRegister(0x01, 0xFF); // CS1 - 31918407 to 31918548
writeRegister(0x0B, 0x1D); // RC Ack Config - 31918562 to 31918699
writeRegister(0x16, 0x10); // FIFO CTRL - 31918711 to 31918847
writeRegister(0x00, 0xFF); // CS0 - 31918859 to 31919003
writeRegister(0x01, 0xFF); // CS1 - 31919009 to 31919149
writeRegister(0x07, 0x1A); // Channel Selection - 31919165 to 31919308
writeRegister(0x0E, 0x5A); // ADDR - 31919315 to 31919454
writeRegister(0x0F, 0x00); // ADDR - 31919467 to 31919602
writeRegister(0x10, 0x5A); // ADDR - 31919612 to 31919750
writeRegister(0x11, 0x5A); // PEER - 31919760 to 31919899
writeRegister(0x12, 0x00); // PEER - 31919913 to 31920046
writeRegister(0x13, 0x5A); // PEER - 31920056 to 31920195
writeRegister(0x04, 0x02); // RX Enable - 31920206 to 31920339
writeRegister(0x02, 0x80); // Int1Msk - 31920353 to 31920486
writeRegister(0x03, 0x00); // Int2Msk - 31920500 to 31920633
writeRegister(0x00, 0xFF); // CS0 - 31920643 to 31920784
writeRegister(0x01, 0xFF); // CS1 - 31920797 to 31920941
delay(13); // Delay 13357 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31934166 to 31934298
writeRegister(0x00, 0xFF); // CS0 - 31934309 to 31934448
writeRegister(0x01, 0xFF); // CS1 - 31934462 to 31934606
writeRegister(0x0B, 0x0D); // RC Ack Config - 31934613 to 31934753
writeRegister(0x08, 0x31); // Unknown - 31934762 to 31934899
writeRegister(0x0C, 0x02); // Unknown - 31934910 to 31935051
writeRegister(0x00, 0xFF); // CS0 - 31935059 to 31935198
writeRegister(0x01, 0xFF); // CS1 - 31935212 to 31935356
writeRegister(0x07, 0x1A); // Channel Selection - 31935368 to 31935503
writeRegister(0x0E, 0x5A); // ADDR - 31935517 to 31935657
writeRegister(0x0F, 0x00); // ADDR - 31935667 to 31935801
writeRegister(0x10, 0x5A); // ADDR - 31935815 to 31935950
writeRegister(0x11, 0x5A); // PEER - 31935963 to 31936102
writeRegister(0x12, 0x00); // PEER - 31936112 to 31936247
writeRegister(0x13, 0x5A); // PEER - 31936259 to 31936395
writeRegister(0x14, 0x1F); // TX Length - 31936409 to 31936549
writeRegister(0x02, 0x40); // Int1Msk - 31936558 to 31936691
writeRegister(0x03, 0x00); // Int2Msk - 31936705 to 31936838
writeRegister(0x00, 0xFF); // CS0 - 31936852 to 31936988
writeRegister(0x01, 0xFF); // CS1 - 31937002 to 31937142
writeRegister(0x16, 0xC0); // FIFO CTRL - 31937157 to 31937291
writeRegister(0x40, 0x04); // TX Buffer - 31937305 to 31937438
writeRegister(0x41, 0x09); // TX Buffer - 31937449 to 31937590
writeRegister(0x44, 0x23); // TX Buffer - 31937597 to 31937739
writeRegister(0x45, 0x01); // TX Buffer - 31937745 to 31937879
writeRegister(0x46, 0x13); // TX Buffer - 31937893 to 31938036
writeRegister(0x04, 0x07); // TX - 31938042 to 31938176
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31950223 to 31950356
writeRegister(0x00, 0xFF); // CS0 - 31950370 to 31950513
writeRegister(0x01, 0xFF); // CS1 - 31950520 to 31950661
writeRegister(0x0B, 0x1D); // RC Ack Config - 31950675 to 31950818
writeRegister(0x16, 0x10); // FIFO CTRL - 31950824 to 31950960
writeRegister(0x00, 0xFF); // CS0 - 31950972 to 31951113
writeRegister(0x01, 0xFF); // CS1 - 31951122 to 31951262
writeRegister(0x07, 0x1A); // Channel Selection - 31951278 to 31951417
writeRegister(0x0E, 0x5A); // ADDR - 31951431 to 31951567
writeRegister(0x0F, 0x00); // ADDR - 31951580 to 31951715
writeRegister(0x10, 0x5A); // ADDR - 31951728 to 31951863
writeRegister(0x11, 0x5A); // PEER - 31951877 to 31952012
writeRegister(0x12, 0x00); // PEER - 31952026 to 31952159
writeRegister(0x13, 0x5A); // PEER - 31952169 to 31952310
writeRegister(0x04, 0x02); // RX Enable - 31952322 to 31952455
writeRegister(0x02, 0x80); // Int1Msk - 31952466 to 31952599
writeRegister(0x03, 0x00); // Int2Msk - 31952613 to 31952746
writeRegister(0x00, 0xFF); // CS0 - 31952760 to 31952897
writeRegister(0x01, 0xFF); // CS1 - 31952910 to 31953051
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31966129 to 31966262
writeRegister(0x00, 0xFF); // CS0 - 31966276 to 31966412
writeRegister(0x01, 0xFF); // CS1 - 31966426 to 31966567
writeRegister(0x0B, 0x0D); // RC Ack Config - 31966577 to 31966715
writeRegister(0x08, 0x31); // Unknown - 31966729 to 31966863
writeRegister(0x0C, 0x02); // Unknown - 31966874 to 31967011
writeRegister(0x00, 0xFF); // CS0 - 31967026 to 31967162
writeRegister(0x01, 0xFF); // CS1 - 31967176 to 31967317
writeRegister(0x07, 0x1A); // Channel Selection - 31967332 to 31967467
writeRegister(0x0E, 0x5A); // ADDR - 31967481 to 31967620
writeRegister(0x0F, 0x00); // ADDR - 31967631 to 31967768
writeRegister(0x10, 0x5A); // ADDR - 31967779 to 31967917
writeRegister(0x11, 0x5A); // PEER - 31967927 to 31968066
writeRegister(0x12, 0x00); // PEER - 31968076 to 31968209
writeRegister(0x13, 0x5A); // PEER - 31968223 to 31968362
writeRegister(0x14, 0x1F); // TX Length - 31968373 to 31968513
writeRegister(0x02, 0x40); // Int1Msk - 31968522 to 31968655
writeRegister(0x03, 0x00); // Int2Msk - 31968669 to 31968802
writeRegister(0x00, 0xFF); // CS0 - 31968816 to 31968952
writeRegister(0x01, 0xFF); // CS1 - 31968966 to 31969107
writeRegister(0x16, 0xC0); // FIFO CTRL - 31969121 to 31969255
writeRegister(0x40, 0x04); // TX Buffer - 31969269 to 31969402
writeRegister(0x41, 0x09); // TX Buffer - 31969413 to 31969550
writeRegister(0x44, 0x23); // TX Buffer - 31969561 to 31969700
writeRegister(0x45, 0x01); // TX Buffer - 31969709 to 31969851
writeRegister(0x46, 0x13); // TX Buffer - 31969857 to 31969997
writeRegister(0x04, 0x07); // TX - 31970006 to 31970148
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31982187 to 31982320
writeRegister(0x00, 0xFF); // CS0 - 31982334 to 31982473
writeRegister(0x01, 0xFF); // CS1 - 31982483 to 31982625
writeRegister(0x0B, 0x1D); // RC Ack Config - 31982639 to 31982779
writeRegister(0x16, 0x10); // FIFO CTRL - 31982788 to 31982926
writeRegister(0x00, 0xFF); // CS0 - 31982936 to 31983077
writeRegister(0x01, 0xFF); // CS1 - 31983089 to 31983226
writeRegister(0x07, 0x1A); // Channel Selection - 31983242 to 31983380
writeRegister(0x0E, 0x5A); // ADDR - 31983395 to 31983531
writeRegister(0x0F, 0x00); // ADDR - 31983544 to 31983680
writeRegister(0x10, 0x5A); // ADDR - 31983692 to 31983827
writeRegister(0x11, 0x5A); // PEER - 31983841 to 31983976
writeRegister(0x12, 0x00); // PEER - 31983990 to 31984123
writeRegister(0x13, 0x5A); // PEER - 31984137 to 31984272
writeRegister(0x04, 0x02); // RX Enable - 31984286 to 31984419
writeRegister(0x02, 0x80); // Int1Msk - 31984430 to 31984569
writeRegister(0x03, 0x00); // Int2Msk - 31984577 to 31984710
writeRegister(0x00, 0xFF); // CS0 - 31984724 to 31984867
writeRegister(0x01, 0xFF); // CS1 - 31984874 to 31985015
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 31998242 to 31998375
writeRegister(0x00, 0xFF); // CS0 - 31998389 to 31998533
writeRegister(0x01, 0xFF); // CS1 - 31998539 to 31998680
writeRegister(0x0B, 0x0D); // RC Ack Config - 31998693 to 31998828
writeRegister(0x08, 0x31); // Unknown - 31998842 to 31998976
writeRegister(0x0C, 0x02); // Unknown - 31998990 to 31999124
writeRegister(0x00, 0xFF); // CS0 - 31999139 to 31999283
writeRegister(0x01, 0xFF); // CS1 - 31999289 to 31999430
writeRegister(0x07, 0x1A); // Channel Selection - 31999445 to 31999583
writeRegister(0x0E, 0x5A); // ADDR - 31999594 to 31999733
writeRegister(0x0F, 0x00); // ADDR - 31999747 to 31999881
writeRegister(0x10, 0x5A); // ADDR - 31999892 to 32000030
writeRegister(0x11, 0x5A); // PEER - 32000040 to 32000179
writeRegister(0x12, 0x00); // PEER - 32000193 to 32000326
writeRegister(0x13, 0x5A); // PEER - 32000336 to 32000475
writeRegister(0x14, 0x1F); // TX Length - 32000486 to 32000626
writeRegister(0x02, 0x40); // Int1Msk - 32000638 to 32000772
writeRegister(0x03, 0x00); // Int2Msk - 32000782 to 32000915
writeRegister(0x00, 0xFF); // CS0 - 32000929 to 32001070
writeRegister(0x01, 0xFF); // CS1 - 32001079 to 32001220
writeRegister(0x16, 0xC0); // FIFO CTRL - 32001234 to 32001368
writeRegister(0x40, 0x04); // TX Buffer - 32001382 to 32001515
writeRegister(0x41, 0x09); // TX Buffer - 32001529 to 32001663
writeRegister(0x44, 0x23); // TX Buffer - 32001677 to 32001813
writeRegister(0x45, 0x01); // TX Buffer - 32001825 to 32001961
writeRegister(0x46, 0x13); // TX Buffer - 32001970 to 32002110
writeRegister(0x04, 0x07); // TX - 32002122 to 32002258
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32014155 to 32014288
writeRegister(0x00, 0xFF); // CS0 - 32014298 to 32014439
writeRegister(0x01, 0xFF); // CS1 - 32014452 to 32014588
writeRegister(0x0B, 0x1D); // RC Ack Config - 32014604 to 32014744
writeRegister(0x16, 0x10); // FIFO CTRL - 32014756 to 32014891
writeRegister(0x00, 0xFF); // CS0 - 32014904 to 32015042
writeRegister(0x01, 0xFF); // CS1 - 32015054 to 32015194
writeRegister(0x07, 0x1A); // Channel Selection - 32015210 to 32015345
writeRegister(0x0E, 0x5A); // ADDR - 32015360 to 32015499
writeRegister(0x0F, 0x00); // ADDR - 32015509 to 32015651
writeRegister(0x10, 0x5A); // ADDR - 32015657 to 32015798
writeRegister(0x11, 0x5A); // PEER - 32015806 to 32015944
writeRegister(0x12, 0x00); // PEER - 32015954 to 32016088
writeRegister(0x13, 0x5A); // PEER - 32016101 to 32016245
writeRegister(0x04, 0x02); // RX Enable - 32016251 to 32016384
writeRegister(0x02, 0x80); // Int1Msk - 32016398 to 32016531
writeRegister(0x03, 0x00); // Int2Msk - 32016541 to 32016681
writeRegister(0x00, 0xFF); // CS0 - 32016688 to 32016829
writeRegister(0x01, 0xFF); // CS1 - 32016838 to 32016978
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32030211 to 32030343
writeRegister(0x00, 0xFF); // CS0 - 32030354 to 32030493
writeRegister(0x01, 0xFF); // CS1 - 32030507 to 32030645
writeRegister(0x0B, 0x0D); // RC Ack Config - 32030658 to 32030801
writeRegister(0x08, 0x31); // Unknown - 32030807 to 32030941
writeRegister(0x0C, 0x02); // Unknown - 32030955 to 32031089
writeRegister(0x00, 0xFF); // CS0 - 32031104 to 32031243
writeRegister(0x01, 0xFF); // CS1 - 32031257 to 32031395
writeRegister(0x07, 0x1A); // Channel Selection - 32031409 to 32031548
writeRegister(0x0E, 0x5A); // ADDR - 32031563 to 32031698
writeRegister(0x0F, 0x00); // ADDR - 32031712 to 32031846
writeRegister(0x10, 0x5A); // ADDR - 32031860 to 32031995
writeRegister(0x11, 0x5A); // PEER - 32032008 to 32032144
writeRegister(0x12, 0x00); // PEER - 32032157 to 32032291
writeRegister(0x13, 0x5A); // PEER - 32032304 to 32032440
writeRegister(0x14, 0x1F); // TX Length - 32032454 to 32032589
writeRegister(0x02, 0x40); // Int1Msk - 32032603 to 32032736
writeRegister(0x03, 0x00); // Int2Msk - 32032750 to 32032883
writeRegister(0x00, 0xFF); // CS0 - 32032894 to 32033033
writeRegister(0x01, 0xFF); // CS1 - 32033047 to 32033191
writeRegister(0x16, 0xC0); // FIFO CTRL - 32033198 to 32033337
writeRegister(0x40, 0x04); // TX Buffer - 32033347 to 32033480
writeRegister(0x41, 0x09); // TX Buffer - 32033494 to 32033628
writeRegister(0x44, 0x23); // TX Buffer - 32033642 to 32033778
writeRegister(0x45, 0x01); // TX Buffer - 32033790 to 32033926
writeRegister(0x46, 0x13); // TX Buffer - 32033938 to 32034073
writeRegister(0x04, 0x07); // TX - 32034087 to 32034221
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32046120 to 32046253
writeRegister(0x00, 0xFF); // CS0 - 32046267 to 32046404
writeRegister(0x01, 0xFF); // CS1 - 32046416 to 32046558
writeRegister(0x0B, 0x1D); // RC Ack Config - 32046572 to 32046707
writeRegister(0x16, 0x10); // FIFO CTRL - 32046721 to 32046855
writeRegister(0x00, 0xFF); // CS0 - 32046869 to 32047013
writeRegister(0x01, 0xFF); // CS1 - 32047019 to 32047159
writeRegister(0x07, 0x1A); // Channel Selection - 32047175 to 32047313
writeRegister(0x0E, 0x5A); // ADDR - 32047325 to 32047464
writeRegister(0x0F, 0x00); // ADDR - 32047477 to 32047612
writeRegister(0x10, 0x5A); // ADDR - 32047622 to 32047760
writeRegister(0x11, 0x5A); // PEER - 32047770 to 32047909
writeRegister(0x12, 0x00); // PEER - 32047923 to 32048056
writeRegister(0x13, 0x5A); // PEER - 32048066 to 32048205
writeRegister(0x04, 0x02); // RX Enable - 32048216 to 32048355
writeRegister(0x02, 0x80); // Int1Msk - 32048363 to 32048496
writeRegister(0x03, 0x00); // Int2Msk - 32048510 to 32048643
writeRegister(0x00, 0xFF); // CS0 - 32048653 to 32048794
writeRegister(0x01, 0xFF); // CS1 - 32048807 to 32048951
delay(13); // Delay 13366 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32062182 to 32062317
writeRegister(0x00, 0xFF); // CS0 - 32062325 to 32062464
writeRegister(0x01, 0xFF); // CS1 - 32062475 to 32062616
writeRegister(0x0B, 0x0D); // RC Ack Config - 32062629 to 32062772
writeRegister(0x08, 0x31); // Unknown - 32062778 to 32062912
writeRegister(0x0C, 0x02); // Unknown - 32062926 to 32063061
writeRegister(0x00, 0xFF); // CS0 - 32063075 to 32063214
writeRegister(0x01, 0xFF); // CS1 - 32063225 to 32063366
writeRegister(0x07, 0x1A); // Channel Selection - 32063380 to 32063519
writeRegister(0x0E, 0x5A); // ADDR - 32063534 to 32063669
writeRegister(0x0F, 0x00); // ADDR - 32063683 to 32063817
writeRegister(0x10, 0x5A); // ADDR - 32063831 to 32063966
writeRegister(0x11, 0x5A); // PEER - 32063979 to 32064116
writeRegister(0x12, 0x00); // PEER - 32064128 to 32064263
writeRegister(0x13, 0x5A); // PEER - 32064275 to 32064411
writeRegister(0x14, 0x1F); // TX Length - 32064425 to 32064560
writeRegister(0x02, 0x40); // Int1Msk - 32064574 to 32064707
writeRegister(0x03, 0x00); // Int2Msk - 32064721 to 32064854
writeRegister(0x00, 0xFF); // CS0 - 32064865 to 32065004
writeRegister(0x01, 0xFF); // CS1 - 32065018 to 32065156
writeRegister(0x16, 0xC0); // FIFO CTRL - 32065169 to 32065309
writeRegister(0x40, 0x04); // TX Buffer - 32065318 to 32065451
writeRegister(0x41, 0x09); // TX Buffer - 32065465 to 32065600
writeRegister(0x44, 0x23); // TX Buffer - 32065613 to 32065747
writeRegister(0x45, 0x01); // TX Buffer - 32065761 to 32065895
writeRegister(0x46, 0x13); // TX Buffer - 32065909 to 32066044
writeRegister(0x04, 0x07); // TX - 32066058 to 32066192
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32078239 to 32078372
writeRegister(0x00, 0xFF); // CS0 - 32078386 to 32078523
writeRegister(0x01, 0xFF); // CS1 - 32078536 to 32078677
writeRegister(0x0B, 0x1D); // RC Ack Config - 32078691 to 32078828
writeRegister(0x16, 0x10); // FIFO CTRL - 32078840 to 32078976
writeRegister(0x00, 0xFF); // CS0 - 32078988 to 32079124
writeRegister(0x01, 0xFF); // CS1 - 32079138 to 32079278
writeRegister(0x07, 0x1A); // Channel Selection - 32079294 to 32079429
writeRegister(0x0E, 0x5A); // ADDR - 32079444 to 32079583
writeRegister(0x0F, 0x00); // ADDR - 32079593 to 32079731
writeRegister(0x10, 0x5A); // ADDR - 32079741 to 32079879
writeRegister(0x11, 0x5A); // PEER - 32079889 to 32080028
writeRegister(0x12, 0x00); // PEER - 32080038 to 32080178
writeRegister(0x13, 0x5A); // PEER - 32080185 to 32080326
writeRegister(0x04, 0x02); // RX Enable - 32080335 to 32080468
writeRegister(0x02, 0x80); // Int1Msk - 32080482 to 32080615
writeRegister(0x03, 0x00); // Int2Msk - 32080629 to 32080762
writeRegister(0x00, 0xFF); // CS0 - 32080772 to 32080913
writeRegister(0x01, 0xFF); // CS1 - 32080926 to 32081070
delay(13); // Delay 13208 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32094145 to 32094278
writeRegister(0x00, 0xFF); // CS0 - 32094289 to 32094428
writeRegister(0x01, 0xFF); // CS1 - 32094442 to 32094580
writeRegister(0x0B, 0x0D); // RC Ack Config - 32094593 to 32094735
writeRegister(0x08, 0x31); // Unknown - 32094742 to 32094883
writeRegister(0x0C, 0x02); // Unknown - 32094890 to 32095023
writeRegister(0x00, 0xFF); // CS0 - 32095039 to 32095178
writeRegister(0x01, 0xFF); // CS1 - 32095192 to 32095330
writeRegister(0x07, 0x1A); // Channel Selection - 32095344 to 32095483
writeRegister(0x0E, 0x5A); // ADDR - 32095497 to 32095633
writeRegister(0x0F, 0x00); // ADDR - 32095647 to 32095781
writeRegister(0x10, 0x5A); // ADDR - 32095795 to 32095929
writeRegister(0x11, 0x5A); // PEER - 32095943 to 32096078
writeRegister(0x12, 0x00); // PEER - 32096092 to 32096225
writeRegister(0x13, 0x5A); // PEER - 32096239 to 32096375
writeRegister(0x14, 0x1F); // TX Length - 32096389 to 32096524
writeRegister(0x02, 0x40); // Int1Msk - 32096538 to 32096671
writeRegister(0x03, 0x00); // Int2Msk - 32096685 to 32096818
writeRegister(0x00, 0xFF); // CS0 - 32096828 to 32096968
writeRegister(0x01, 0xFF); // CS1 - 32096982 to 32097126
writeRegister(0x16, 0xC0); // FIFO CTRL - 32097133 to 32097271
writeRegister(0x40, 0x04); // TX Buffer - 32097282 to 32097415
writeRegister(0x41, 0x09); // TX Buffer - 32097429 to 32097564
writeRegister(0x44, 0x23); // TX Buffer - 32097577 to 32097711
writeRegister(0x45, 0x01); // TX Buffer - 32097725 to 32097859
writeRegister(0x46, 0x13); // TX Buffer - 32097873 to 32098008
writeRegister(0x04, 0x07); // TX - 32098022 to 32098156
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32110203 to 32110336
writeRegister(0x00, 0xFF); // CS0 - 32110350 to 32110487
writeRegister(0x01, 0xFF); // CS1 - 32110499 to 32110641
writeRegister(0x0B, 0x1D); // RC Ack Config - 32110655 to 32110790
writeRegister(0x16, 0x10); // FIFO CTRL - 32110804 to 32110938
writeRegister(0x00, 0xFF); // CS0 - 32110952 to 32111096
writeRegister(0x01, 0xFF); // CS1 - 32111102 to 32111242
writeRegister(0x07, 0x1A); // Channel Selection - 32111258 to 32111396
writeRegister(0x0E, 0x5A); // ADDR - 32111407 to 32111547
writeRegister(0x0F, 0x00); // ADDR - 32111560 to 32111696
writeRegister(0x10, 0x5A); // ADDR - 32111705 to 32111843
writeRegister(0x11, 0x5A); // PEER - 32111853 to 32111992
writeRegister(0x12, 0x00); // PEER - 32112006 to 32112139
writeRegister(0x13, 0x5A); // PEER - 32112149 to 32112288
writeRegister(0x04, 0x02); // RX Enable - 32112299 to 32112438
writeRegister(0x02, 0x80); // Int1Msk - 32112446 to 32112579
writeRegister(0x03, 0x00); // Int2Msk - 32112593 to 32112726
writeRegister(0x00, 0xFF); // CS0 - 32112736 to 32112877
writeRegister(0x01, 0xFF); // CS1 - 32112890 to 32113034
delay(13); // Delay 13357 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32126258 to 32126391
writeRegister(0x00, 0xFF); // CS0 - 32126405 to 32126541
writeRegister(0x01, 0xFF); // CS1 - 32126555 to 32126696
writeRegister(0x0B, 0x0D); // RC Ack Config - 32126706 to 32126844
writeRegister(0x08, 0x31); // Unknown - 32126858 to 32126992
writeRegister(0x0C, 0x02); // Unknown - 32127003 to 32127140
writeRegister(0x00, 0xFF); // CS0 - 32127155 to 32127291
writeRegister(0x01, 0xFF); // CS1 - 32127305 to 32127446
writeRegister(0x07, 0x1A); // Channel Selection - 32127461 to 32127596
writeRegister(0x0E, 0x5A); // ADDR - 32127610 to 32127749
writeRegister(0x0F, 0x00); // ADDR - 32127760 to 32127900
writeRegister(0x10, 0x5A); // ADDR - 32127908 to 32128050
writeRegister(0x11, 0x5A); // PEER - 32128056 to 32128195
writeRegister(0x12, 0x00); // PEER - 32128205 to 32128338
writeRegister(0x13, 0x5A); // PEER - 32128352 to 32128494
writeRegister(0x14, 0x1F); // TX Length - 32128502 to 32128642
writeRegister(0x02, 0x40); // Int1Msk - 32128651 to 32128784
writeRegister(0x03, 0x00); // Int2Msk - 32128798 to 32128931
writeRegister(0x00, 0xFF); // CS0 - 32128945 to 32129081
writeRegister(0x01, 0xFF); // CS1 - 32129095 to 32129236
writeRegister(0x16, 0xC0); // FIFO CTRL - 32129250 to 32129384
writeRegister(0x40, 0x04); // TX Buffer - 32129398 to 32129531
writeRegister(0x41, 0x09); // TX Buffer - 32129542 to 32129683
writeRegister(0x44, 0x23); // TX Buffer - 32129690 to 32129832
writeRegister(0x45, 0x01); // TX Buffer - 32129838 to 32129980
writeRegister(0x46, 0x13); // TX Buffer - 32129986 to 32130129
writeRegister(0x04, 0x07); // TX - 32130135 to 32130277
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32142168 to 32142301
writeRegister(0x00, 0xFF); // CS0 - 32142314 to 32142455
writeRegister(0x01, 0xFF); // CS1 - 32142464 to 32142604
writeRegister(0x0B, 0x1D); // RC Ack Config - 32142620 to 32142760
writeRegister(0x16, 0x10); // FIFO CTRL - 32142769 to 32142907
writeRegister(0x00, 0xFF); // CS0 - 32142917 to 32143058
writeRegister(0x01, 0xFF); // CS1 - 32143070 to 32143208
writeRegister(0x07, 0x1A); // Channel Selection - 32143223 to 32143361
writeRegister(0x0E, 0x5A); // ADDR - 32143376 to 32143511
writeRegister(0x0F, 0x00); // ADDR - 32143525 to 32143659
writeRegister(0x10, 0x5A); // ADDR - 32143673 to 32143808
writeRegister(0x11, 0x5A); // PEER - 32143822 to 32143957
writeRegister(0x12, 0x00); // PEER - 32143970 to 32144104
writeRegister(0x13, 0x5A); // PEER - 32144117 to 32144253
writeRegister(0x04, 0x02); // RX Enable - 32144267 to 32144400
writeRegister(0x02, 0x80); // Int1Msk - 32144410 to 32144550
writeRegister(0x03, 0x00); // Int2Msk - 32144557 to 32144691
writeRegister(0x00, 0xFF); // CS0 - 32144704 to 32144848
writeRegister(0x01, 0xFF); // CS1 - 32144854 to 32144994
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32158223 to 32158356
writeRegister(0x00, 0xFF); // CS0 - 32158370 to 32158513
writeRegister(0x01, 0xFF); // CS1 - 32158520 to 32158661
writeRegister(0x0B, 0x0D); // RC Ack Config - 32158674 to 32158809
writeRegister(0x08, 0x31); // Unknown - 32158823 to 32158957
writeRegister(0x0C, 0x02); // Unknown - 32158971 to 32159105
writeRegister(0x00, 0xFF); // CS0 - 32159120 to 32159263
writeRegister(0x01, 0xFF); // CS1 - 32159270 to 32159411
writeRegister(0x07, 0x1A); // Channel Selection - 32159426 to 32159564
writeRegister(0x0E, 0x5A); // ADDR - 32159575 to 32159714
writeRegister(0x0F, 0x00); // ADDR - 32159728 to 32159862
writeRegister(0x10, 0x5A); // ADDR - 32159873 to 32160011
writeRegister(0x11, 0x5A); // PEER - 32160021 to 32160160
writeRegister(0x12, 0x00); // PEER - 32160173 to 32160307
writeRegister(0x13, 0x5A); // PEER - 32160317 to 32160456
writeRegister(0x14, 0x1F); // TX Length - 32160466 to 32160605
writeRegister(0x02, 0x40); // Int1Msk - 32160619 to 32160752
writeRegister(0x03, 0x00); // Int2Msk - 32160763 to 32160896
writeRegister(0x00, 0xFF); // CS0 - 32160910 to 32161049
writeRegister(0x01, 0xFF); // CS1 - 32161060 to 32161201
writeRegister(0x16, 0xC0); // FIFO CTRL - 32161214 to 32161349
writeRegister(0x40, 0x04); // TX Buffer - 32161363 to 32161496
writeRegister(0x41, 0x09); // TX Buffer - 32161510 to 32161644
writeRegister(0x44, 0x23); // TX Buffer - 32161658 to 32161794
writeRegister(0x45, 0x01); // TX Buffer - 32161806 to 32161942
writeRegister(0x46, 0x13); // TX Buffer - 32161951 to 32162089
writeRegister(0x04, 0x07); // TX - 32162103 to 32162237
delay(12); // Delay 12056 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32174161 to 32174293
writeRegister(0x00, 0xFF); // CS0 - 32174307 to 32174443
writeRegister(0x01, 0xFF); // CS1 - 32174457 to 32174598
writeRegister(0x0B, 0x1D); // RC Ack Config - 32174612 to 32174749
writeRegister(0x16, 0x10); // FIFO CTRL - 32174762 to 32174896
writeRegister(0x00, 0xFF); // CS0 - 32174910 to 32175047
writeRegister(0x01, 0xFF); // CS1 - 32175059 to 32175201
writeRegister(0x07, 0x1A); // Channel Selection - 32175215 to 32175350
writeRegister(0x0E, 0x5A); // ADDR - 32175365 to 32175504
writeRegister(0x0F, 0x00); // ADDR - 32175514 to 32175652
writeRegister(0x10, 0x5A); // ADDR - 32175662 to 32175800
writeRegister(0x11, 0x5A); // PEER - 32175811 to 32175949
writeRegister(0x12, 0x00); // PEER - 32175960 to 32176099
writeRegister(0x13, 0x5A); // PEER - 32176107 to 32176246
writeRegister(0x04, 0x02); // RX Enable - 32176256 to 32176389
writeRegister(0x02, 0x80); // Int1Msk - 32176403 to 32176536
writeRegister(0x03, 0x00); // Int2Msk - 32176550 to 32176683
writeRegister(0x00, 0xFF); // CS0 - 32176694 to 32176833
writeRegister(0x01, 0xFF); // CS1 - 32176847 to 32176991
delay(13); // Delay 13358 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32190216 to 32190349
writeRegister(0x00, 0xFF); // CS0 - 32190359 to 32190500
writeRegister(0x01, 0xFF); // CS1 - 32190512 to 32190656
writeRegister(0x0B, 0x0D); // RC Ack Config - 32190663 to 32190803
writeRegister(0x08, 0x31); // Unknown - 32190812 to 32190951
writeRegister(0x0C, 0x02); // Unknown - 32190960 to 32191094
writeRegister(0x00, 0xFF); // CS0 - 32191109 to 32191250
writeRegister(0x01, 0xFF); // CS1 - 32191262 to 32191405
writeRegister(0x07, 0x1A); // Channel Selection - 32191418 to 32191553
writeRegister(0x0E, 0x5A); // ADDR - 32191568 to 32191711
writeRegister(0x0F, 0x00); // ADDR - 32191717 to 32191851
writeRegister(0x10, 0x5A); // ADDR - 32191865 to 32192000
writeRegister(0x11, 0x5A); // PEER - 32192014 to 32192155
writeRegister(0x12, 0x00); // PEER - 32192163 to 32192296
writeRegister(0x13, 0x5A); // PEER - 32192310 to 32192445
writeRegister(0x14, 0x1F); // TX Length - 32192459 to 32192602
writeRegister(0x02, 0x40); // Int1Msk - 32192608 to 32192742
writeRegister(0x03, 0x00); // Int2Msk - 32192755 to 32192889
writeRegister(0x00, 0xFF); // CS0 - 32192902 to 32193040
writeRegister(0x01, 0xFF); // CS1 - 32193052 to 32193192
writeRegister(0x16, 0xC0); // FIFO CTRL - 32193207 to 32193342
writeRegister(0x40, 0x04); // TX Buffer - 32193356 to 32193489
writeRegister(0x41, 0x09); // TX Buffer - 32193499 to 32193641
writeRegister(0x44, 0x23); // TX Buffer - 32193647 to 32193789
writeRegister(0x45, 0x01); // TX Buffer - 32193796 to 32193931
writeRegister(0x46, 0x13); // TX Buffer - 32193943 to 32194086
writeRegister(0x04, 0x07); // TX - 32194092 to 32194228
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32206125 to 32206258
writeRegister(0x00, 0xFF); // CS0 - 32206272 to 32206415
writeRegister(0x01, 0xFF); // CS1 - 32206422 to 32206563
writeRegister(0x0B, 0x1D); // RC Ack Config - 32206577 to 32206720
writeRegister(0x16, 0x10); // FIFO CTRL - 32206726 to 32206861
writeRegister(0x00, 0xFF); // CS0 - 32206874 to 32207015
writeRegister(0x01, 0xFF); // CS1 - 32207024 to 32207164
writeRegister(0x07, 0x1A); // Channel Selection - 32207180 to 32207319
writeRegister(0x0E, 0x5A); // ADDR - 32207333 to 32207469
writeRegister(0x0F, 0x00); // ADDR - 32207483 to 32207617
writeRegister(0x10, 0x5A); // ADDR - 32207631 to 32207765
writeRegister(0x11, 0x5A); // PEER - 32207779 to 32207914
writeRegister(0x12, 0x00); // PEER - 32207928 to 32208061
writeRegister(0x13, 0x5A); // PEER - 32208072 to 32208211
writeRegister(0x04, 0x02); // RX Enable - 32208224 to 32208358
writeRegister(0x02, 0x80); // Int1Msk - 32208368 to 32208501
writeRegister(0x03, 0x00); // Int2Msk - 32208515 to 32208648
writeRegister(0x00, 0xFF); // CS0 - 32208662 to 32208798
writeRegister(0x01, 0xFF); // CS1 - 32208812 to 32208953
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32222181 to 32222313
writeRegister(0x00, 0xFF); // CS0 - 32222327 to 32222463
writeRegister(0x01, 0xFF); // CS1 - 32222477 to 32222617
writeRegister(0x0B, 0x0D); // RC Ack Config - 32222631 to 32222768
writeRegister(0x08, 0x31); // Unknown - 32222780 to 32222916
writeRegister(0x0C, 0x02); // Unknown - 32222928 to 32223062
writeRegister(0x00, 0xFF); // CS0 - 32223077 to 32223213
writeRegister(0x01, 0xFF); // CS1 - 32223227 to 32223367
writeRegister(0x07, 0x1A); // Channel Selection - 32223383 to 32223518
writeRegister(0x0E, 0x5A); // ADDR - 32223533 to 32223672
writeRegister(0x0F, 0x00); // ADDR - 32223682 to 32223820
writeRegister(0x10, 0x5A); // ADDR - 32223830 to 32223968
writeRegister(0x11, 0x5A); // PEER - 32223978 to 32224117
writeRegister(0x12, 0x00); // PEER - 32224127 to 32224267
writeRegister(0x13, 0x5A); // PEER - 32224274 to 32224415
writeRegister(0x14, 0x1F); // TX Length - 32224424 to 32224564
writeRegister(0x02, 0x40); // Int1Msk - 32224577 to 32224710
writeRegister(0x03, 0x00); // Int2Msk - 32224720 to 32224853
writeRegister(0x00, 0xFF); // CS0 - 32224867 to 32225011
writeRegister(0x01, 0xFF); // CS1 - 32225017 to 32225157
writeRegister(0x16, 0xC0); // FIFO CTRL - 32225172 to 32225307
writeRegister(0x40, 0x04); // TX Buffer - 32225320 to 32225454
writeRegister(0x41, 0x09); // TX Buffer - 32225467 to 32225603
writeRegister(0x44, 0x23); // TX Buffer - 32225612 to 32225751
writeRegister(0x45, 0x01); // TX Buffer - 32225760 to 32225899
writeRegister(0x46, 0x13); // TX Buffer - 32225908 to 32226048
writeRegister(0x04, 0x07); // TX - 32226057 to 32226196
delay(12); // Delay 12183 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32238242 to 32238379
writeRegister(0x00, 0xFF); // CS0 - 32238385 to 32238524
writeRegister(0x01, 0xFF); // CS1 - 32238535 to 32238676
writeRegister(0x0B, 0x1D); // RC Ack Config - 32238690 to 32238829
writeRegister(0x16, 0x10); // FIFO CTRL - 32238839 to 32238977
writeRegister(0x00, 0xFF); // CS0 - 32238987 to 32239128
writeRegister(0x01, 0xFF); // CS1 - 32239141 to 32239285
writeRegister(0x07, 0x1A); // Channel Selection - 32239297 to 32239432
writeRegister(0x0E, 0x5A); // ADDR - 32239446 to 32239582
writeRegister(0x0F, 0x00); // ADDR - 32239596 to 32239730
writeRegister(0x10, 0x5A); // ADDR - 32239744 to 32239878
writeRegister(0x11, 0x5A); // PEER - 32239892 to 32240027
writeRegister(0x12, 0x00); // PEER - 32240041 to 32240174
writeRegister(0x13, 0x5A); // PEER - 32240188 to 32240324
writeRegister(0x04, 0x02); // RX Enable - 32240337 to 32240471
writeRegister(0x02, 0x80); // Int1Msk - 32240484 to 32240618
writeRegister(0x03, 0x00); // Int2Msk - 32240628 to 32240761
writeRegister(0x00, 0xFF); // CS0 - 32240775 to 32240916
writeRegister(0x01, 0xFF); // CS1 - 32240925 to 32241066
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32254145 to 32254277
writeRegister(0x00, 0xFF); // CS0 - 32254291 to 32254435
writeRegister(0x01, 0xFF); // CS1 - 32254441 to 32254581
writeRegister(0x0B, 0x0D); // RC Ack Config - 32254595 to 32254730
writeRegister(0x08, 0x31); // Unknown - 32254744 to 32254878
writeRegister(0x0C, 0x02); // Unknown - 32254892 to 32255026
writeRegister(0x00, 0xFF); // CS0 - 32255041 to 32255185
writeRegister(0x01, 0xFF); // CS1 - 32255191 to 32255331
writeRegister(0x07, 0x1A); // Channel Selection - 32255347 to 32255485
writeRegister(0x0E, 0x5A); // ADDR - 32255496 to 32255636
writeRegister(0x0F, 0x00); // ADDR - 32255649 to 32255785
writeRegister(0x10, 0x5A); // ADDR - 32255794 to 32255932
writeRegister(0x11, 0x5A); // PEER - 32255942 to 32256081
writeRegister(0x12, 0x00); // PEER - 32256095 to 32256228
writeRegister(0x13, 0x5A); // PEER - 32256238 to 32256377
writeRegister(0x14, 0x1F); // TX Length - 32256388 to 32256528
writeRegister(0x02, 0x40); // Int1Msk - 32256541 to 32256674
writeRegister(0x03, 0x00); // Int2Msk - 32256684 to 32256817
writeRegister(0x00, 0xFF); // CS0 - 32256831 to 32256972
writeRegister(0x01, 0xFF); // CS1 - 32256981 to 32257121
writeRegister(0x16, 0xC0); // FIFO CTRL - 32257136 to 32257270
writeRegister(0x40, 0x04); // TX Buffer - 32257284 to 32257417
writeRegister(0x41, 0x09); // TX Buffer - 32257431 to 32257565
writeRegister(0x44, 0x23); // TX Buffer - 32257579 to 32257715
writeRegister(0x45, 0x01); // TX Buffer - 32257728 to 32257863
writeRegister(0x46, 0x13); // TX Buffer - 32257872 to 32258012
writeRegister(0x04, 0x07); // TX - 32258025 to 32258160
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32270206 to 32270338
writeRegister(0x00, 0xFF); // CS0 - 32270349 to 32270488
writeRegister(0x01, 0xFF); // CS1 - 32270502 to 32270640
writeRegister(0x0B, 0x1D); // RC Ack Config - 32270654 to 32270794
writeRegister(0x16, 0x10); // FIFO CTRL - 32270807 to 32270941
writeRegister(0x00, 0xFF); // CS0 - 32270951 to 32271092
writeRegister(0x01, 0xFF); // CS1 - 32271105 to 32271249
writeRegister(0x07, 0x1A); // Channel Selection - 32271260 to 32271396
writeRegister(0x0E, 0x5A); // ADDR - 32271410 to 32271549
writeRegister(0x0F, 0x00); // ADDR - 32271559 to 32271694
writeRegister(0x10, 0x5A); // ADDR - 32271707 to 32271842
writeRegister(0x11, 0x5A); // PEER - 32271856 to 32271994
writeRegister(0x12, 0x00); // PEER - 32272005 to 32272138
writeRegister(0x13, 0x5A); // PEER - 32272152 to 32272287
writeRegister(0x04, 0x02); // RX Enable - 32272301 to 32272434
writeRegister(0x02, 0x80); // Int1Msk - 32272448 to 32272581
writeRegister(0x03, 0x00); // Int2Msk - 32272592 to 32272725
writeRegister(0x00, 0xFF); // CS0 - 32272739 to 32272878
writeRegister(0x01, 0xFF); // CS1 - 32272889 to 32273030
delay(13); // Delay 13368 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32286261 to 32286398
writeRegister(0x00, 0xFF); // CS0 - 32286404 to 32286545
writeRegister(0x01, 0xFF); // CS1 - 32286554 to 32286694
writeRegister(0x0B, 0x0D); // RC Ack Config - 32286708 to 32286851
writeRegister(0x08, 0x31); // Unknown - 32286857 to 32286991
writeRegister(0x0C, 0x02); // Unknown - 32287005 to 32287139
writeRegister(0x00, 0xFF); // CS0 - 32287154 to 32287295
writeRegister(0x01, 0xFF); // CS1 - 32287304 to 32287444
writeRegister(0x07, 0x1A); // Channel Selection - 32287460 to 32287598
writeRegister(0x0E, 0x5A); // ADDR - 32287613 to 32287749
writeRegister(0x0F, 0x00); // ADDR - 32287762 to 32287897
writeRegister(0x10, 0x5A); // ADDR - 32287910 to 32288045
writeRegister(0x11, 0x5A); // PEER - 32288059 to 32288194
writeRegister(0x12, 0x00); // PEER - 32288208 to 32288341
writeRegister(0x13, 0x5A); // PEER - 32288355 to 32288490
writeRegister(0x14, 0x1F); // TX Length - 32288504 to 32288641
writeRegister(0x02, 0x40); // Int1Msk - 32288654 to 32288787
writeRegister(0x03, 0x00); // Int2Msk - 32288801 to 32288934
writeRegister(0x00, 0xFF); // CS0 - 32288944 to 32289085
writeRegister(0x01, 0xFF); // CS1 - 32289097 to 32289234
writeRegister(0x16, 0xC0); // FIFO CTRL - 32289249 to 32289387
writeRegister(0x40, 0x04); // TX Buffer - 32289397 to 32289530
writeRegister(0x41, 0x09); // TX Buffer - 32289544 to 32289678
writeRegister(0x44, 0x23); // TX Buffer - 32289692 to 32289828
writeRegister(0x45, 0x01); // TX Buffer - 32289841 to 32289976
writeRegister(0x46, 0x13); // TX Buffer - 32289989 to 32290125
writeRegister(0x04, 0x07); // TX - 32290138 to 32290273
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32302170 to 32302303
writeRegister(0x00, 0xFF); // CS0 - 32302317 to 32302453
writeRegister(0x01, 0xFF); // CS1 - 32302467 to 32302608
writeRegister(0x0B, 0x1D); // RC Ack Config - 32302622 to 32302759
writeRegister(0x16, 0x10); // FIFO CTRL - 32302772 to 32302906
writeRegister(0x00, 0xFF); // CS0 - 32302919 to 32303063
writeRegister(0x01, 0xFF); // CS1 - 32303069 to 32303209
writeRegister(0x07, 0x1A); // Channel Selection - 32303225 to 32303368
writeRegister(0x0E, 0x5A); // ADDR - 32303375 to 32303514
writeRegister(0x0F, 0x00); // ADDR - 32303528 to 32303662
writeRegister(0x10, 0x5A); // ADDR - 32303672 to 32303810
writeRegister(0x11, 0x5A); // PEER - 32303821 to 32303959
writeRegister(0x12, 0x00); // PEER - 32303973 to 32304106
writeRegister(0x13, 0x5A); // PEER - 32304117 to 32304256
writeRegister(0x04, 0x02); // RX Enable - 32304266 to 32304399
writeRegister(0x02, 0x80); // Int1Msk - 32304413 to 32304546
writeRegister(0x03, 0x00); // Int2Msk - 32304560 to 32304693
writeRegister(0x00, 0xFF); // CS0 - 32304704 to 32304843
writeRegister(0x01, 0xFF); // CS1 - 32304857 to 32305001
delay(13); // Delay 13358 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32318226 to 32318359
writeRegister(0x00, 0xFF); // CS0 - 32318369 to 32318510
writeRegister(0x01, 0xFF); // CS1 - 32318522 to 32318666
writeRegister(0x0B, 0x0D); // RC Ack Config - 32318673 to 32318813
writeRegister(0x08, 0x31); // Unknown - 32318822 to 32318961
writeRegister(0x0C, 0x02); // Unknown - 32318970 to 32319110
writeRegister(0x00, 0xFF); // CS0 - 32319119 to 32319260
writeRegister(0x01, 0xFF); // CS1 - 32319272 to 32319416
writeRegister(0x07, 0x1A); // Channel Selection - 32319428 to 32319563
writeRegister(0x0E, 0x5A); // ADDR - 32319578 to 32319717
writeRegister(0x0F, 0x00); // ADDR - 32319727 to 32319861
writeRegister(0x10, 0x5A); // ADDR - 32319875 to 32320010
writeRegister(0x11, 0x5A); // PEER - 32320024 to 32320162
writeRegister(0x12, 0x00); // PEER - 32320173 to 32320306
writeRegister(0x13, 0x5A); // PEER - 32320319 to 32320455
writeRegister(0x14, 0x1F); // TX Length - 32320469 to 32320609
writeRegister(0x02, 0x40); // Int1Msk - 32320618 to 32320752
writeRegister(0x03, 0x00); // Int2Msk - 32320765 to 32320899
writeRegister(0x00, 0xFF); // CS0 - 32320912 to 32321048
writeRegister(0x01, 0xFF); // CS1 - 32321062 to 32321202
writeRegister(0x16, 0xC0); // FIFO CTRL - 32321217 to 32321352
writeRegister(0x40, 0x04); // TX Buffer - 32321365 to 32321499
writeRegister(0x41, 0x09); // TX Buffer - 32321509 to 32321651
writeRegister(0x44, 0x23); // TX Buffer - 32321657 to 32321799
writeRegister(0x45, 0x01); // TX Buffer - 32321805 to 32321941
writeRegister(0x46, 0x13); // TX Buffer - 32321953 to 32322096
writeRegister(0x04, 0x07); // TX - 32322102 to 32322238
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32334135 to 32334268
writeRegister(0x00, 0xFF); // CS0 - 32334282 to 32334425
writeRegister(0x01, 0xFF); // CS1 - 32334432 to 32334573
writeRegister(0x0B, 0x1D); // RC Ack Config - 32334587 to 32334730
writeRegister(0x16, 0x10); // FIFO CTRL - 32334736 to 32334877
writeRegister(0x00, 0xFF); // CS0 - 32334884 to 32335025
writeRegister(0x01, 0xFF); // CS1 - 32335034 to 32335174
writeRegister(0x07, 0x1A); // Channel Selection - 32335190 to 32335329
writeRegister(0x0E, 0x5A); // ADDR - 32335343 to 32335479
writeRegister(0x0F, 0x00); // ADDR - 32335493 to 32335627
writeRegister(0x10, 0x5A); // ADDR - 32335640 to 32335775
writeRegister(0x11, 0x5A); // PEER - 32335789 to 32335924
writeRegister(0x12, 0x00); // PEER - 32335938 to 32336071
writeRegister(0x13, 0x5A); // PEER - 32336085 to 32336222
writeRegister(0x04, 0x02); // RX Enable - 32336234 to 32336369
writeRegister(0x02, 0x80); // Int1Msk - 32336378 to 32336511
writeRegister(0x03, 0x00); // Int2Msk - 32336525 to 32336658
writeRegister(0x00, 0xFF); // CS0 - 32336672 to 32336809
writeRegister(0x01, 0xFF); // CS1 - 32336822 to 32336963
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32350191 to 32350323
writeRegister(0x00, 0xFF); // CS0 - 32350337 to 32350481
writeRegister(0x01, 0xFF); // CS1 - 32350487 to 32350627
writeRegister(0x0B, 0x0D); // RC Ack Config - 32350641 to 32350778
writeRegister(0x08, 0x31); // Unknown - 32350790 to 32350926
writeRegister(0x0C, 0x02); // Unknown - 32350938 to 32351072
writeRegister(0x00, 0xFF); // CS0 - 32351087 to 32351231
writeRegister(0x01, 0xFF); // CS1 - 32351237 to 32351377
writeRegister(0x07, 0x1A); // Channel Selection - 32351393 to 32351536
writeRegister(0x0E, 0x5A); // ADDR - 32351543 to 32351682
writeRegister(0x0F, 0x00); // ADDR - 32351695 to 32351830
writeRegister(0x10, 0x5A); // ADDR - 32351840 to 32351978
writeRegister(0x11, 0x5A); // PEER - 32351988 to 32352127
writeRegister(0x12, 0x00); // PEER - 32352141 to 32352274
writeRegister(0x13, 0x5A); // PEER - 32352284 to 32352423
writeRegister(0x14, 0x1F); // TX Length - 32352434 to 32352574
writeRegister(0x02, 0x40); // Int1Msk - 32352587 to 32352720
writeRegister(0x03, 0x00); // Int2Msk - 32352730 to 32352863
writeRegister(0x00, 0xFF); // CS0 - 32352877 to 32353018
writeRegister(0x01, 0xFF); // CS1 - 32353027 to 32353167
writeRegister(0x16, 0xC0); // FIFO CTRL - 32353182 to 32353318
writeRegister(0x40, 0x04); // TX Buffer - 32353330 to 32353465
writeRegister(0x41, 0x09); // TX Buffer - 32353477 to 32353611
writeRegister(0x44, 0x23); // TX Buffer - 32353625 to 32353761
writeRegister(0x45, 0x01); // TX Buffer - 32353774 to 32353909
writeRegister(0x46, 0x13); // TX Buffer - 32353918 to 32354058
writeRegister(0x04, 0x07); // TX - 32354071 to 32354206
delay(12); // Delay 12174 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32366248 to 32366380
writeRegister(0x00, 0xFF); // CS0 - 32366394 to 32366535
writeRegister(0x01, 0xFF); // CS1 - 32366544 to 32366685
writeRegister(0x0B, 0x1D); // RC Ack Config - 32366699 to 32366838
writeRegister(0x16, 0x10); // FIFO CTRL - 32366849 to 32366986
writeRegister(0x00, 0xFF); // CS0 - 32366997 to 32367136
writeRegister(0x01, 0xFF); // CS1 - 32367150 to 32367288
writeRegister(0x07, 0x1A); // Channel Selection - 32367302 to 32367441
writeRegister(0x0E, 0x5A); // ADDR - 32367455 to 32367591
writeRegister(0x0F, 0x00); // ADDR - 32367605 to 32367739
writeRegister(0x10, 0x5A); // ADDR - 32367753 to 32367887
writeRegister(0x11, 0x5A); // PEER - 32367901 to 32368036
writeRegister(0x12, 0x00); // PEER - 32368050 to 32368183
writeRegister(0x13, 0x5A); // PEER - 32368197 to 32368333
writeRegister(0x04, 0x02); // RX Enable - 32368347 to 32368480
writeRegister(0x02, 0x80); // Int1Msk - 32368494 to 32368627
writeRegister(0x03, 0x00); // Int2Msk - 32368637 to 32368770
writeRegister(0x00, 0xFF); // CS0 - 32368784 to 32368928
writeRegister(0x01, 0xFF); // CS1 - 32368934 to 32369074
delay(13); // Delay 13214 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32382154 to 32382288
writeRegister(0x00, 0xFF); // CS0 - 32382300 to 32382436
writeRegister(0x01, 0xFF); // CS1 - 32382450 to 32382590
writeRegister(0x0B, 0x0D); // RC Ack Config - 32382604 to 32382741
writeRegister(0x08, 0x31); // Unknown - 32382753 to 32382889
writeRegister(0x0C, 0x02); // Unknown - 32382901 to 32383035
writeRegister(0x00, 0xFF); // CS0 - 32383050 to 32383186
writeRegister(0x01, 0xFF); // CS1 - 32383200 to 32383340
writeRegister(0x07, 0x1A); // Channel Selection - 32383356 to 32383491
writeRegister(0x0E, 0x5A); // ADDR - 32383506 to 32383645
writeRegister(0x0F, 0x00); // ADDR - 32383655 to 32383793
writeRegister(0x10, 0x5A); // ADDR - 32383803 to 32383941
writeRegister(0x11, 0x5A); // PEER - 32383951 to 32384090
writeRegister(0x12, 0x00); // PEER - 32384100 to 32384240
writeRegister(0x13, 0x5A); // PEER - 32384247 to 32384388
writeRegister(0x14, 0x1F); // TX Length - 32384397 to 32384537
writeRegister(0x02, 0x40); // Int1Msk - 32384550 to 32384683
writeRegister(0x03, 0x00); // Int2Msk - 32384693 to 32384826
writeRegister(0x00, 0xFF); // CS0 - 32384840 to 32384984
writeRegister(0x01, 0xFF); // CS1 - 32384990 to 32385130
writeRegister(0x16, 0xC0); // FIFO CTRL - 32385145 to 32385280
writeRegister(0x40, 0x04); // TX Buffer - 32385293 to 32385427
writeRegister(0x41, 0x09); // TX Buffer - 32385440 to 32385576
writeRegister(0x44, 0x23); // TX Buffer - 32385585 to 32385723
writeRegister(0x45, 0x01); // TX Buffer - 32385733 to 32385872
writeRegister(0x46, 0x13); // TX Buffer - 32385881 to 32386021
writeRegister(0x04, 0x07); // TX - 32386030 to 32386169
delay(12); // Delay 12183 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32398215 to 32398352
writeRegister(0x00, 0xFF); // CS0 - 32398358 to 32398497
writeRegister(0x01, 0xFF); // CS1 - 32398508 to 32398649
writeRegister(0x0B, 0x1D); // RC Ack Config - 32398663 to 32398802
writeRegister(0x16, 0x10); // FIFO CTRL - 32398812 to 32398950
writeRegister(0x00, 0xFF); // CS0 - 32398960 to 32399101
writeRegister(0x01, 0xFF); // CS1 - 32399114 to 32399258
writeRegister(0x07, 0x1A); // Channel Selection - 32399270 to 32399405
writeRegister(0x0E, 0x5A); // ADDR - 32399419 to 32399555
writeRegister(0x0F, 0x00); // ADDR - 32399569 to 32399703
writeRegister(0x10, 0x5A); // ADDR - 32399717 to 32399851
writeRegister(0x11, 0x5A); // PEER - 32399865 to 32400000
writeRegister(0x12, 0x00); // PEER - 32400014 to 32400147
writeRegister(0x13, 0x5A); // PEER - 32400161 to 32400297
writeRegister(0x04, 0x02); // RX Enable - 32400310 to 32400444
writeRegister(0x02, 0x80); // Int1Msk - 32400457 to 32400591
writeRegister(0x03, 0x00); // Int2Msk - 32400601 to 32400734
writeRegister(0x00, 0xFF); // CS0 - 32400748 to 32400889
writeRegister(0x01, 0xFF); // CS1 - 32400898 to 32401039
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32414267 to 32414401
writeRegister(0x00, 0xFF); // CS0 - 32414413 to 32414554
writeRegister(0x01, 0xFF); // CS1 - 32414563 to 32414703
writeRegister(0x0B, 0x0D); // RC Ack Config - 32414717 to 32414854
writeRegister(0x08, 0x31); // Unknown - 32414866 to 32415002
writeRegister(0x0C, 0x02); // Unknown - 32415014 to 32415148
writeRegister(0x00, 0xFF); // CS0 - 32415163 to 32415304
writeRegister(0x01, 0xFF); // CS1 - 32415313 to 32415453
writeRegister(0x07, 0x1A); // Channel Selection - 32415469 to 32415608
writeRegister(0x0E, 0x5A); // ADDR - 32415622 to 32415758
writeRegister(0x0F, 0x00); // ADDR - 32415772 to 32415906
writeRegister(0x10, 0x5A); // ADDR - 32415919 to 32416054
writeRegister(0x11, 0x5A); // PEER - 32416068 to 32416203
writeRegister(0x12, 0x00); // PEER - 32416217 to 32416350
writeRegister(0x13, 0x5A); // PEER - 32416360 to 32416501
writeRegister(0x14, 0x1F); // TX Length - 32416513 to 32416650
writeRegister(0x02, 0x40); // Int1Msk - 32416663 to 32416796
writeRegister(0x03, 0x00); // Int2Msk - 32416810 to 32416943
writeRegister(0x00, 0xFF); // CS0 - 32416953 to 32417094
writeRegister(0x01, 0xFF); // CS1 - 32417107 to 32417243
writeRegister(0x16, 0xC0); // FIFO CTRL - 32417258 to 32417396
writeRegister(0x40, 0x04); // TX Buffer - 32417406 to 32417540
writeRegister(0x41, 0x09); // TX Buffer - 32417553 to 32417689
writeRegister(0x44, 0x23); // TX Buffer - 32417701 to 32417836
writeRegister(0x45, 0x01); // TX Buffer - 32417850 to 32417985
writeRegister(0x46, 0x13); // TX Buffer - 32417998 to 32418134
writeRegister(0x04, 0x07); // TX - 32418147 to 32418282
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32430180 to 32430312
writeRegister(0x00, 0xFF); // CS0 - 32430323 to 32430462
writeRegister(0x01, 0xFF); // CS1 - 32430476 to 32430620
writeRegister(0x0B, 0x1D); // RC Ack Config - 32430631 to 32430768
writeRegister(0x16, 0x10); // FIFO CTRL - 32430781 to 32430915
writeRegister(0x00, 0xFF); // CS0 - 32430929 to 32431066
writeRegister(0x01, 0xFF); // CS1 - 32431079 to 32431220
writeRegister(0x07, 0x1A); // Channel Selection - 32431234 to 32431370
writeRegister(0x0E, 0x5A); // ADDR - 32431384 to 32431523
writeRegister(0x0F, 0x00); // ADDR - 32431533 to 32431671
writeRegister(0x10, 0x5A); // ADDR - 32431681 to 32431821
writeRegister(0x11, 0x5A); // PEER - 32431830 to 32431968
writeRegister(0x12, 0x00); // PEER - 32431979 to 32432112
writeRegister(0x13, 0x5A); // PEER - 32432126 to 32432265
writeRegister(0x04, 0x02); // RX Enable - 32432275 to 32432408
writeRegister(0x02, 0x80); // Int1Msk - 32432422 to 32432555
writeRegister(0x03, 0x00); // Int2Msk - 32432569 to 32432702
writeRegister(0x00, 0xFF); // CS0 - 32432713 to 32432852
writeRegister(0x01, 0xFF); // CS1 - 32432866 to 32433004
delay(13); // Delay 13364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32446235 to 32446368
writeRegister(0x00, 0xFF); // CS0 - 32446378 to 32446519
writeRegister(0x01, 0xFF); // CS1 - 32446531 to 32446676
writeRegister(0x0B, 0x0D); // RC Ack Config - 32446682 to 32446822
writeRegister(0x08, 0x31); // Unknown - 32446831 to 32446973
writeRegister(0x0C, 0x02); // Unknown - 32446979 to 32447113
writeRegister(0x00, 0xFF); // CS0 - 32447128 to 32447269
writeRegister(0x01, 0xFF); // CS1 - 32447281 to 32447426
writeRegister(0x07, 0x1A); // Channel Selection - 32447437 to 32447572
writeRegister(0x0E, 0x5A); // ADDR - 32447587 to 32447723
writeRegister(0x0F, 0x00); // ADDR - 32447736 to 32447871
writeRegister(0x10, 0x5A); // ADDR - 32447884 to 32448019
writeRegister(0x11, 0x5A); // PEER - 32448033 to 32448168
writeRegister(0x12, 0x00); // PEER - 32448182 to 32448315
writeRegister(0x13, 0x5A); // PEER - 32448329 to 32448464
writeRegister(0x14, 0x1F); // TX Length - 32448478 to 32448621
writeRegister(0x02, 0x40); // Int1Msk - 32448628 to 32448761
writeRegister(0x03, 0x00); // Int2Msk - 32448774 to 32448908
writeRegister(0x00, 0xFF); // CS0 - 32448921 to 32449059
writeRegister(0x01, 0xFF); // CS1 - 32449071 to 32449211
writeRegister(0x16, 0xC0); // FIFO CTRL - 32449226 to 32449361
writeRegister(0x40, 0x04); // TX Buffer - 32449375 to 32449508
writeRegister(0x41, 0x09); // TX Buffer - 32449518 to 32449652
writeRegister(0x44, 0x23); // TX Buffer - 32449666 to 32449802
writeRegister(0x45, 0x01); // TX Buffer - 32449815 to 32449950
writeRegister(0x46, 0x13); // TX Buffer - 32449963 to 32450099
writeRegister(0x04, 0x07); // TX - 32450112 to 32450247
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32462144 to 32462277
writeRegister(0x00, 0xFF); // CS0 - 32462291 to 32462435
writeRegister(0x01, 0xFF); // CS1 - 32462441 to 32462582
writeRegister(0x0B, 0x1D); // RC Ack Config - 32462596 to 32462739
writeRegister(0x16, 0x10); // FIFO CTRL - 32462746 to 32462880
writeRegister(0x00, 0xFF); // CS0 - 32462893 to 32463033
writeRegister(0x01, 0xFF); // CS1 - 32463043 to 32463183
writeRegister(0x07, 0x1A); // Channel Selection - 32463199 to 32463338
writeRegister(0x0E, 0x5A); // ADDR - 32463352 to 32463488
writeRegister(0x0F, 0x00); // ADDR - 32463502 to 32463636
writeRegister(0x10, 0x5A); // ADDR - 32463650 to 32463784
writeRegister(0x11, 0x5A); // PEER - 32463798 to 32463933
writeRegister(0x12, 0x00); // PEER - 32463947 to 32464080
writeRegister(0x13, 0x5A); // PEER - 32464091 to 32464230
writeRegister(0x04, 0x02); // RX Enable - 32464243 to 32464377
writeRegister(0x02, 0x80); // Int1Msk - 32464387 to 32464520
writeRegister(0x03, 0x00); // Int2Msk - 32464534 to 32464667
writeRegister(0x00, 0xFF); // CS0 - 32464681 to 32464817
writeRegister(0x01, 0xFF); // CS1 - 32464831 to 32464972
delay(13); // Delay 13361 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32478200 to 32478333
writeRegister(0x00, 0xFF); // CS0 - 32478346 to 32478482
writeRegister(0x01, 0xFF); // CS1 - 32478496 to 32478636
writeRegister(0x0B, 0x0D); // RC Ack Config - 32478651 to 32478787
writeRegister(0x08, 0x31); // Unknown - 32478799 to 32478935
writeRegister(0x0C, 0x02); // Unknown - 32478947 to 32479081
writeRegister(0x00, 0xFF); // CS0 - 32479096 to 32479234
writeRegister(0x01, 0xFF); // CS1 - 32479246 to 32479386
writeRegister(0x07, 0x1A); // Channel Selection - 32479402 to 32479537
writeRegister(0x0E, 0x5A); // ADDR - 32479552 to 32479691
writeRegister(0x0F, 0x00); // ADDR - 32479701 to 32479839
writeRegister(0x10, 0x5A); // ADDR - 32479849 to 32479987
writeRegister(0x11, 0x5A); // PEER - 32479998 to 32480136
writeRegister(0x12, 0x00); // PEER - 32480146 to 32480280
writeRegister(0x13, 0x5A); // PEER - 32480293 to 32480433
writeRegister(0x14, 0x1F); // TX Length - 32480443 to 32480583
writeRegister(0x02, 0x40); // Int1Msk - 32480596 to 32480729
writeRegister(0x03, 0x00); // Int2Msk - 32480739 to 32480873
writeRegister(0x00, 0xFF); // CS0 - 32480886 to 32481030
writeRegister(0x01, 0xFF); // CS1 - 32481036 to 32481176
writeRegister(0x16, 0xC0); // FIFO CTRL - 32481191 to 32481326
writeRegister(0x40, 0x04); // TX Buffer - 32481339 to 32481473
writeRegister(0x41, 0x09); // TX Buffer - 32481486 to 32481622
writeRegister(0x44, 0x23); // TX Buffer - 32481631 to 32481769
writeRegister(0x45, 0x01); // TX Buffer - 32481779 to 32481917
writeRegister(0x46, 0x13); // TX Buffer - 32481927 to 32482067
writeRegister(0x04, 0x07); // TX - 32482076 to 32482215
delay(12); // Delay 12175 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32494261 to 32494390
writeRegister(0x00, 0xFF); // CS0 - 32494404 to 32494545
writeRegister(0x01, 0xFF); // CS1 - 32494554 to 32494695
writeRegister(0x0B, 0x1D); // RC Ack Config - 32494709 to 32494848
writeRegister(0x16, 0x10); // FIFO CTRL - 32494859 to 32494996
writeRegister(0x00, 0xFF); // CS0 - 32495007 to 32495146
writeRegister(0x01, 0xFF); // CS1 - 32495160 to 32495298
writeRegister(0x07, 0x1A); // Channel Selection - 32495316 to 32495451
writeRegister(0x0E, 0x5A); // ADDR - 32495465 to 32495601
writeRegister(0x0F, 0x00); // ADDR - 32495615 to 32495749
writeRegister(0x10, 0x5A); // ADDR - 32495763 to 32495897
writeRegister(0x11, 0x5A); // PEER - 32495911 to 32496046
writeRegister(0x12, 0x00); // PEER - 32496060 to 32496193
writeRegister(0x13, 0x5A); // PEER - 32496207 to 32496343
writeRegister(0x04, 0x02); // RX Enable - 32496356 to 32496490
writeRegister(0x02, 0x80); // Int1Msk - 32496503 to 32496637
writeRegister(0x03, 0x00); // Int2Msk - 32496647 to 32496780
writeRegister(0x00, 0xFF); // CS0 - 32496794 to 32496938
writeRegister(0x01, 0xFF); // CS1 - 32496944 to 32497085
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32510164 to 32510296
writeRegister(0x00, 0xFF); // CS0 - 32510310 to 32510454
writeRegister(0x01, 0xFF); // CS1 - 32510460 to 32510600
writeRegister(0x0B, 0x0D); // RC Ack Config - 32510614 to 32510751
writeRegister(0x08, 0x31); // Unknown - 32510763 to 32510899
writeRegister(0x0C, 0x02); // Unknown - 32510911 to 32511045
writeRegister(0x00, 0xFF); // CS0 - 32511060 to 32511204
writeRegister(0x01, 0xFF); // CS1 - 32511210 to 32511350
writeRegister(0x07, 0x1A); // Channel Selection - 32511366 to 32511509
writeRegister(0x0E, 0x5A); // ADDR - 32511516 to 32511655
writeRegister(0x0F, 0x00); // ADDR - 32511668 to 32511803
writeRegister(0x10, 0x5A); // ADDR - 32511813 to 32511951
writeRegister(0x11, 0x5A); // PEER - 32511961 to 32512100
writeRegister(0x12, 0x00); // PEER - 32512114 to 32512247
writeRegister(0x13, 0x5A); // PEER - 32512257 to 32512396
writeRegister(0x14, 0x1F); // TX Length - 32512407 to 32512547
writeRegister(0x02, 0x40); // Int1Msk - 32512560 to 32512693
writeRegister(0x03, 0x00); // Int2Msk - 32512703 to 32512836
writeRegister(0x00, 0xFF); // CS0 - 32512850 to 32512991
writeRegister(0x01, 0xFF); // CS1 - 32513000 to 32513140
writeRegister(0x16, 0xC0); // FIFO CTRL - 32513155 to 32513290
writeRegister(0x40, 0x04); // TX Buffer - 32513303 to 32513438
writeRegister(0x41, 0x09); // TX Buffer - 32513450 to 32513586
writeRegister(0x44, 0x23); // TX Buffer - 32513598 to 32513734
writeRegister(0x45, 0x01); // TX Buffer - 32513747 to 32513882
writeRegister(0x46, 0x13); // TX Buffer - 32513891 to 32514031
writeRegister(0x04, 0x07); // TX - 32514044 to 32514179
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32526225 to 32526357
writeRegister(0x00, 0xFF); // CS0 - 32526368 to 32526507
writeRegister(0x01, 0xFF); // CS1 - 32526521 to 32526659
writeRegister(0x0B, 0x1D); // RC Ack Config - 32526673 to 32526812
writeRegister(0x16, 0x10); // FIFO CTRL - 32526826 to 32526960
writeRegister(0x00, 0xFF); // CS0 - 32526970 to 32527111
writeRegister(0x01, 0xFF); // CS1 - 32527124 to 32527268
writeRegister(0x07, 0x1A); // Channel Selection - 32527279 to 32527415
writeRegister(0x0E, 0x5A); // ADDR - 32527429 to 32527571
writeRegister(0x0F, 0x00); // ADDR - 32527579 to 32527713
writeRegister(0x10, 0x5A); // ADDR - 32527727 to 32527861
writeRegister(0x11, 0x5A); // PEER - 32527875 to 32528018
writeRegister(0x12, 0x00); // PEER - 32528024 to 32528157
writeRegister(0x13, 0x5A); // PEER - 32528171 to 32528307
writeRegister(0x04, 0x02); // RX Enable - 32528320 to 32528455
writeRegister(0x02, 0x80); // Int1Msk - 32528467 to 32528602
writeRegister(0x03, 0x00); // Int2Msk - 32528611 to 32528744
writeRegister(0x00, 0xFF); // CS0 - 32528758 to 32528897
writeRegister(0x01, 0xFF); // CS1 - 32528908 to 32529049
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32542280 to 32542409
writeRegister(0x00, 0xFF); // CS0 - 32542423 to 32542564
writeRegister(0x01, 0xFF); // CS1 - 32542573 to 32542713
writeRegister(0x0B, 0x0D); // RC Ack Config - 32542727 to 32542864
writeRegister(0x08, 0x31); // Unknown - 32542876 to 32543012
writeRegister(0x0C, 0x02); // Unknown - 32543024 to 32543158
writeRegister(0x00, 0xFF); // CS0 - 32543173 to 32543314
writeRegister(0x01, 0xFF); // CS1 - 32543323 to 32543463
writeRegister(0x07, 0x1A); // Channel Selection - 32543479 to 32543619
writeRegister(0x0E, 0x5A); // ADDR - 32543632 to 32543768
writeRegister(0x0F, 0x00); // ADDR - 32543781 to 32543916
writeRegister(0x10, 0x5A); // ADDR - 32543929 to 32544064
writeRegister(0x11, 0x5A); // PEER - 32544078 to 32544213
writeRegister(0x12, 0x00); // PEER - 32544227 to 32544360
writeRegister(0x13, 0x5A); // PEER - 32544370 to 32544509
writeRegister(0x14, 0x1F); // TX Length - 32544523 to 32544660
writeRegister(0x02, 0x40); // Int1Msk - 32544673 to 32544806
writeRegister(0x03, 0x00); // Int2Msk - 32544820 to 32544953
writeRegister(0x00, 0xFF); // CS0 - 32544963 to 32545104
writeRegister(0x01, 0xFF); // CS1 - 32545116 to 32545253
writeRegister(0x16, 0xC0); // FIFO CTRL - 32545268 to 32545406
writeRegister(0x40, 0x04); // TX Buffer - 32545416 to 32545550
writeRegister(0x41, 0x09); // TX Buffer - 32545563 to 32545699
writeRegister(0x44, 0x23); // TX Buffer - 32545711 to 32545847
writeRegister(0x45, 0x01); // TX Buffer - 32545860 to 32545995
writeRegister(0x46, 0x13); // TX Buffer - 32546008 to 32546144
writeRegister(0x04, 0x07); // TX - 32546157 to 32546292
delay(12); // Delay 12039 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32558196 to 32558331
writeRegister(0x00, 0xFF); // CS0 - 32558339 to 32558478
writeRegister(0x01, 0xFF); // CS1 - 32558489 to 32558630
writeRegister(0x0B, 0x1D); // RC Ack Config - 32558644 to 32558784
writeRegister(0x16, 0x10); // FIFO CTRL - 32558793 to 32558931
writeRegister(0x00, 0xFF); // CS0 - 32558941 to 32559082
writeRegister(0x01, 0xFF); // CS1 - 32559095 to 32559239
writeRegister(0x07, 0x1A); // Channel Selection - 32559250 to 32559386
writeRegister(0x0E, 0x5A); // ADDR - 32559400 to 32559536
writeRegister(0x0F, 0x00); // ADDR - 32559549 to 32559684
writeRegister(0x10, 0x5A); // ADDR - 32559697 to 32559832
writeRegister(0x11, 0x5A); // PEER - 32559846 to 32559981
writeRegister(0x12, 0x00); // PEER - 32559995 to 32560128
writeRegister(0x13, 0x5A); // PEER - 32560142 to 32560277
writeRegister(0x04, 0x02); // RX Enable - 32560291 to 32560424
writeRegister(0x02, 0x80); // Int1Msk - 32560438 to 32560571
writeRegister(0x03, 0x00); // Int2Msk - 32560582 to 32560715
writeRegister(0x00, 0xFF); // CS0 - 32560729 to 32560868
writeRegister(0x01, 0xFF); // CS1 - 32560879 to 32561020
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32574248 to 32574380
writeRegister(0x00, 0xFF); // CS0 - 32574394 to 32574535
writeRegister(0x01, 0xFF); // CS1 - 32574544 to 32574684
writeRegister(0x0B, 0x0D); // RC Ack Config - 32574698 to 32574835
writeRegister(0x08, 0x31); // Unknown - 32574847 to 32574981
writeRegister(0x0C, 0x02); // Unknown - 32574995 to 32575129
writeRegister(0x00, 0xFF); // CS0 - 32575144 to 32575285
writeRegister(0x01, 0xFF); // CS1 - 32575294 to 32575434
writeRegister(0x07, 0x1A); // Channel Selection - 32575450 to 32575588
writeRegister(0x0E, 0x5A); // ADDR - 32575603 to 32575739
writeRegister(0x0F, 0x00); // ADDR - 32575752 to 32575887
writeRegister(0x10, 0x5A); // ADDR - 32575900 to 32576035
writeRegister(0x11, 0x5A); // PEER - 32576049 to 32576184
writeRegister(0x12, 0x00); // PEER - 32576198 to 32576331
writeRegister(0x13, 0x5A); // PEER - 32576341 to 32576480
writeRegister(0x14, 0x1F); // TX Length - 32576494 to 32576631
writeRegister(0x02, 0x40); // Int1Msk - 32576644 to 32576777
writeRegister(0x03, 0x00); // Int2Msk - 32576791 to 32576924
writeRegister(0x00, 0xFF); // CS0 - 32576934 to 32577075
writeRegister(0x01, 0xFF); // CS1 - 32577087 to 32577224
writeRegister(0x16, 0xC0); // FIFO CTRL - 32577239 to 32577377
writeRegister(0x40, 0x04); // TX Buffer - 32577387 to 32577520
writeRegister(0x41, 0x09); // TX Buffer - 32577534 to 32577668
writeRegister(0x44, 0x23); // TX Buffer - 32577682 to 32577818
writeRegister(0x45, 0x01); // TX Buffer - 32577831 to 32577966
writeRegister(0x46, 0x13); // TX Buffer - 32577979 to 32578115
writeRegister(0x04, 0x07); // TX - 32578128 to 32578263
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32590160 to 32590293
writeRegister(0x00, 0xFF); // CS0 - 32590303 to 32590443
writeRegister(0x01, 0xFF); // CS1 - 32590457 to 32590601
writeRegister(0x0B, 0x1D); // RC Ack Config - 32590612 to 32590749
writeRegister(0x16, 0x10); // FIFO CTRL - 32590762 to 32590896
writeRegister(0x00, 0xFF); // CS0 - 32590909 to 32591047
writeRegister(0x01, 0xFF); // CS1 - 32591059 to 32591201
writeRegister(0x07, 0x1A); // Channel Selection - 32591215 to 32591350
writeRegister(0x0E, 0x5A); // ADDR - 32591365 to 32591504
writeRegister(0x0F, 0x00); // ADDR - 32591514 to 32591652
writeRegister(0x10, 0x5A); // ADDR - 32591662 to 32591800
writeRegister(0x11, 0x5A); // PEER - 32591811 to 32591949
writeRegister(0x12, 0x00); // PEER - 32591960 to 32592093
writeRegister(0x13, 0x5A); // PEER - 32592107 to 32592246
writeRegister(0x04, 0x02); // RX Enable - 32592256 to 32592389
writeRegister(0x02, 0x80); // Int1Msk - 32592403 to 32592536
writeRegister(0x03, 0x00); // Int2Msk - 32592550 to 32592683
writeRegister(0x00, 0xFF); // CS0 - 32592694 to 32592833
writeRegister(0x01, 0xFF); // CS1 - 32592847 to 32592985
delay(13); // Delay 13364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32606216 to 32606349
writeRegister(0x00, 0xFF); // CS0 - 32606359 to 32606500
writeRegister(0x01, 0xFF); // CS1 - 32606512 to 32606656
writeRegister(0x0B, 0x0D); // RC Ack Config - 32606663 to 32606803
writeRegister(0x08, 0x31); // Unknown - 32606812 to 32606954
writeRegister(0x0C, 0x02); // Unknown - 32606960 to 32607094
writeRegister(0x00, 0xFF); // CS0 - 32607109 to 32607250
writeRegister(0x01, 0xFF); // CS1 - 32607262 to 32607406
writeRegister(0x07, 0x1A); // Channel Selection - 32607418 to 32607553
writeRegister(0x0E, 0x5A); // ADDR - 32607568 to 32607703
writeRegister(0x0F, 0x00); // ADDR - 32607717 to 32607851
writeRegister(0x10, 0x5A); // ADDR - 32607865 to 32608000
writeRegister(0x11, 0x5A); // PEER - 32608014 to 32608149
writeRegister(0x12, 0x00); // PEER - 32608163 to 32608296
writeRegister(0x13, 0x5A); // PEER - 32608309 to 32608445
writeRegister(0x14, 0x1F); // TX Length - 32608459 to 32608602
writeRegister(0x02, 0x40); // Int1Msk - 32608608 to 32608742
writeRegister(0x03, 0x00); // Int2Msk - 32608755 to 32608889
writeRegister(0x00, 0xFF); // CS0 - 32608902 to 32609038
writeRegister(0x01, 0xFF); // CS1 - 32609052 to 32609192
writeRegister(0x16, 0xC0); // FIFO CTRL - 32609207 to 32609342
writeRegister(0x40, 0x04); // TX Buffer - 32609355 to 32609489
writeRegister(0x41, 0x09); // TX Buffer - 32609499 to 32609633
writeRegister(0x44, 0x23); // TX Buffer - 32609647 to 32609783
writeRegister(0x45, 0x01); // TX Buffer - 32609795 to 32609931
writeRegister(0x46, 0x13); // TX Buffer - 32609943 to 32610080
writeRegister(0x04, 0x07); // TX - 32610092 to 32610228
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32622273 to 32622406
writeRegister(0x00, 0xFF); // CS0 - 32622420 to 32622556
writeRegister(0x01, 0xFF); // CS1 - 32622570 to 32622711
writeRegister(0x0B, 0x1D); // RC Ack Config - 32622725 to 32622862
writeRegister(0x16, 0x10); // FIFO CTRL - 32622875 to 32623009
writeRegister(0x00, 0xFF); // CS0 - 32623023 to 32623162
writeRegister(0x01, 0xFF); // CS1 - 32623172 to 32623314
writeRegister(0x07, 0x1A); // Channel Selection - 32623328 to 32623467
writeRegister(0x0E, 0x5A); // ADDR - 32623478 to 32623617
writeRegister(0x0F, 0x00); // ADDR - 32623631 to 32623765
writeRegister(0x10, 0x5A); // ADDR - 32623779 to 32623913
writeRegister(0x11, 0x5A); // PEER - 32623927 to 32624062
writeRegister(0x12, 0x00); // PEER - 32624076 to 32624209
writeRegister(0x13, 0x5A); // PEER - 32624220 to 32624359
writeRegister(0x04, 0x02); // RX Enable - 32624372 to 32624506
writeRegister(0x02, 0x80); // Int1Msk - 32624516 to 32624649
writeRegister(0x03, 0x00); // Int2Msk - 32624663 to 32624796
writeRegister(0x00, 0xFF); // CS0 - 32624810 to 32624946
writeRegister(0x01, 0xFF); // CS1 - 32624960 to 32625101
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32638180 to 32638312
writeRegister(0x00, 0xFF); // CS0 - 32638323 to 32638462
writeRegister(0x01, 0xFF); // CS1 - 32638476 to 32638620
writeRegister(0x0B, 0x0D); // RC Ack Config - 32638627 to 32638767
writeRegister(0x08, 0x31); // Unknown - 32638776 to 32638915
writeRegister(0x0C, 0x02); // Unknown - 32638924 to 32639064
writeRegister(0x00, 0xFF); // CS0 - 32639073 to 32639212
writeRegister(0x01, 0xFF); // CS1 - 32639226 to 32639370
writeRegister(0x07, 0x1A); // Channel Selection - 32639382 to 32639517
writeRegister(0x0E, 0x5A); // ADDR - 32639532 to 32639671
writeRegister(0x0F, 0x00); // ADDR - 32639681 to 32639815
writeRegister(0x10, 0x5A); // ADDR - 32639829 to 32639964
writeRegister(0x11, 0x5A); // PEER - 32639977 to 32640116
writeRegister(0x12, 0x00); // PEER - 32640126 to 32640260
writeRegister(0x13, 0x5A); // PEER - 32640273 to 32640409
writeRegister(0x14, 0x1F); // TX Length - 32640423 to 32640563
writeRegister(0x02, 0x40); // Int1Msk - 32640572 to 32640705
writeRegister(0x03, 0x00); // Int2Msk - 32640719 to 32640852
writeRegister(0x00, 0xFF); // CS0 - 32640866 to 32641002
writeRegister(0x01, 0xFF); // CS1 - 32641016 to 32641156
writeRegister(0x16, 0xC0); // FIFO CTRL - 32641171 to 32641306
writeRegister(0x40, 0x04); // TX Buffer - 32641319 to 32641453
writeRegister(0x41, 0x09); // TX Buffer - 32641463 to 32641605
writeRegister(0x44, 0x23); // TX Buffer - 32641611 to 32641753
writeRegister(0x45, 0x01); // TX Buffer - 32641759 to 32641895
writeRegister(0x46, 0x13); // TX Buffer - 32641907 to 32642050
writeRegister(0x04, 0x07); // TX - 32642056 to 32642190
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32654237 to 32654370
writeRegister(0x00, 0xFF); // CS0 - 32654384 to 32654527
writeRegister(0x01, 0xFF); // CS1 - 32654534 to 32654675
writeRegister(0x0B, 0x1D); // RC Ack Config - 32654689 to 32654832
writeRegister(0x16, 0x10); // FIFO CTRL - 32654838 to 32654973
writeRegister(0x00, 0xFF); // CS0 - 32654986 to 32655127
writeRegister(0x01, 0xFF); // CS1 - 32655136 to 32655276
writeRegister(0x07, 0x1A); // Channel Selection - 32655292 to 32655431
writeRegister(0x0E, 0x5A); // ADDR - 32655445 to 32655581
writeRegister(0x0F, 0x00); // ADDR - 32655595 to 32655729
writeRegister(0x10, 0x5A); // ADDR - 32655743 to 32655877
writeRegister(0x11, 0x5A); // PEER - 32655891 to 32656026
writeRegister(0x12, 0x00); // PEER - 32656040 to 32656173
writeRegister(0x13, 0x5A); // PEER - 32656183 to 32656323
writeRegister(0x04, 0x02); // RX Enable - 32656336 to 32656470
writeRegister(0x02, 0x80); // Int1Msk - 32656480 to 32656613
writeRegister(0x03, 0x00); // Int2Msk - 32656627 to 32656760
writeRegister(0x00, 0xFF); // CS0 - 32656774 to 32656911
writeRegister(0x01, 0xFF); // CS1 - 32656924 to 32657065
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32670293 to 32670425
writeRegister(0x00, 0xFF); // CS0 - 32670439 to 32670575
writeRegister(0x01, 0xFF); // CS1 - 32670589 to 32670729
writeRegister(0x0B, 0x0D); // RC Ack Config - 32670743 to 32670880
writeRegister(0x08, 0x31); // Unknown - 32670892 to 32671028
writeRegister(0x0C, 0x02); // Unknown - 32671040 to 32671174
writeRegister(0x00, 0xFF); // CS0 - 32671189 to 32671325
writeRegister(0x01, 0xFF); // CS1 - 32671339 to 32671479
writeRegister(0x07, 0x1A); // Channel Selection - 32671495 to 32671630
writeRegister(0x0E, 0x5A); // ADDR - 32671645 to 32671784
writeRegister(0x0F, 0x00); // ADDR - 32671794 to 32671932
writeRegister(0x10, 0x5A); // ADDR - 32671942 to 32672080
writeRegister(0x11, 0x5A); // PEER - 32672090 to 32672229
writeRegister(0x12, 0x00); // PEER - 32672239 to 32672379
writeRegister(0x13, 0x5A); // PEER - 32672386 to 32672525
writeRegister(0x14, 0x1F); // TX Length - 32672536 to 32672676
writeRegister(0x02, 0x40); // Int1Msk - 32672689 to 32672822
writeRegister(0x03, 0x00); // Int2Msk - 32672832 to 32672965
writeRegister(0x00, 0xFF); // CS0 - 32672979 to 32673123
writeRegister(0x01, 0xFF); // CS1 - 32673129 to 32673269
writeRegister(0x16, 0xC0); // FIFO CTRL - 32673284 to 32673419
writeRegister(0x40, 0x04); // TX Buffer - 32673432 to 32673566
writeRegister(0x41, 0x09); // TX Buffer - 32673579 to 32673715
writeRegister(0x44, 0x23); // TX Buffer - 32673724 to 32673863
writeRegister(0x45, 0x01); // TX Buffer - 32673872 to 32674011
writeRegister(0x46, 0x13); // TX Buffer - 32674020 to 32674160
writeRegister(0x04, 0x07); // TX - 32674169 to 32674308
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32686206 to 32686338
writeRegister(0x00, 0xFF); // CS0 - 32686349 to 32686488
writeRegister(0x01, 0xFF); // CS1 - 32686502 to 32686640
writeRegister(0x0B, 0x1D); // RC Ack Config - 32686654 to 32686794
writeRegister(0x16, 0x10); // FIFO CTRL - 32686807 to 32686941
writeRegister(0x00, 0xFF); // CS0 - 32686951 to 32687092
writeRegister(0x01, 0xFF); // CS1 - 32687105 to 32687249
writeRegister(0x07, 0x1A); // Channel Selection - 32687260 to 32687395
writeRegister(0x0E, 0x5A); // ADDR - 32687410 to 32687552
writeRegister(0x0F, 0x00); // ADDR - 32687559 to 32687694
writeRegister(0x10, 0x5A); // ADDR - 32687707 to 32687842
writeRegister(0x11, 0x5A); // PEER - 32687856 to 32687997
writeRegister(0x12, 0x00); // PEER - 32688005 to 32688138
writeRegister(0x13, 0x5A); // PEER - 32688152 to 32688287
writeRegister(0x04, 0x02); // RX Enable - 32688301 to 32688434
writeRegister(0x02, 0x80); // Int1Msk - 32688448 to 32688581
writeRegister(0x03, 0x00); // Int2Msk - 32688592 to 32688725
writeRegister(0x00, 0xFF); // CS0 - 32688739 to 32688878
writeRegister(0x01, 0xFF); // CS1 - 32688889 to 32689030
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32702261 to 32702390
writeRegister(0x00, 0xFF); // CS0 - 32702404 to 32702545
writeRegister(0x01, 0xFF); // CS1 - 32702554 to 32702695
writeRegister(0x0B, 0x0D); // RC Ack Config - 32702708 to 32702843
writeRegister(0x08, 0x31); // Unknown - 32702857 to 32702991
writeRegister(0x0C, 0x02); // Unknown - 32703005 to 32703139
writeRegister(0x00, 0xFF); // CS0 - 32703154 to 32703295
writeRegister(0x01, 0xFF); // CS1 - 32703304 to 32703444
writeRegister(0x07, 0x1A); // Channel Selection - 32703460 to 32703598
writeRegister(0x0E, 0x5A); // ADDR - 32703613 to 32703750
writeRegister(0x0F, 0x00); // ADDR - 32703762 to 32703896
writeRegister(0x10, 0x5A); // ADDR - 32703910 to 32704045
writeRegister(0x11, 0x5A); // PEER - 32704059 to 32704194
writeRegister(0x12, 0x00); // PEER - 32704208 to 32704341
writeRegister(0x13, 0x5A); // PEER - 32704351 to 32704490
writeRegister(0x14, 0x1F); // TX Length - 32704504 to 32704641
writeRegister(0x02, 0x40); // Int1Msk - 32704653 to 32704787
writeRegister(0x03, 0x00); // Int2Msk - 32704800 to 32704934
writeRegister(0x00, 0xFF); // CS0 - 32704944 to 32705085
writeRegister(0x01, 0xFF); // CS1 - 32705097 to 32705235
writeRegister(0x16, 0xC0); // FIFO CTRL - 32705249 to 32705387
writeRegister(0x40, 0x04); // TX Buffer - 32705397 to 32705530
writeRegister(0x41, 0x09); // TX Buffer - 32705544 to 32705678
writeRegister(0x44, 0x23); // TX Buffer - 32705692 to 32705828
writeRegister(0x45, 0x01); // TX Buffer - 32705841 to 32705976
writeRegister(0x46, 0x13); // TX Buffer - 32705989 to 32706125
writeRegister(0x04, 0x07); // TX - 32706137 to 32706273
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32718170 to 32718303
writeRegister(0x00, 0xFF); // CS0 - 32718317 to 32718454
writeRegister(0x01, 0xFF); // CS1 - 32718467 to 32718608
writeRegister(0x0B, 0x1D); // RC Ack Config - 32718622 to 32718759
writeRegister(0x16, 0x10); // FIFO CTRL - 32718771 to 32718906
writeRegister(0x00, 0xFF); // CS0 - 32718919 to 32719057
writeRegister(0x01, 0xFF); // CS1 - 32719069 to 32719209
writeRegister(0x07, 0x1A); // Channel Selection - 32719225 to 32719360
writeRegister(0x0E, 0x5A); // ADDR - 32719375 to 32719514
writeRegister(0x0F, 0x00); // ADDR - 32719524 to 32719662
writeRegister(0x10, 0x5A); // ADDR - 32719672 to 32719810
writeRegister(0x11, 0x5A); // PEER - 32719821 to 32719959
writeRegister(0x12, 0x00); // PEER - 32719970 to 32720109
writeRegister(0x13, 0x5A); // PEER - 32720117 to 32720256
writeRegister(0x04, 0x02); // RX Enable - 32720266 to 32720399
writeRegister(0x02, 0x80); // Int1Msk - 32720413 to 32720546
writeRegister(0x03, 0x00); // Int2Msk - 32720560 to 32720693
writeRegister(0x00, 0xFF); // CS0 - 32720703 to 32720843
writeRegister(0x01, 0xFF); // CS1 - 32720857 to 32721001
delay(13); // Delay 13359 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32734226 to 32734360
writeRegister(0x00, 0xFF); // CS0 - 32734369 to 32734508
writeRegister(0x01, 0xFF); // CS1 - 32734522 to 32734666
writeRegister(0x0B, 0x0D); // RC Ack Config - 32734673 to 32734813
writeRegister(0x08, 0x31); // Unknown - 32734822 to 32734961
writeRegister(0x0C, 0x02); // Unknown - 32734970 to 32735104
writeRegister(0x00, 0xFF); // CS0 - 32735119 to 32735258
writeRegister(0x01, 0xFF); // CS1 - 32735272 to 32735416
writeRegister(0x07, 0x1A); // Channel Selection - 32735428 to 32735563
writeRegister(0x0E, 0x5A); // ADDR - 32735578 to 32735721
writeRegister(0x0F, 0x00); // ADDR - 32735727 to 32735861
writeRegister(0x10, 0x5A); // ADDR - 32735875 to 32736010
writeRegister(0x11, 0x5A); // PEER - 32736023 to 32736165
writeRegister(0x12, 0x00); // PEER - 32736172 to 32736306
writeRegister(0x13, 0x5A); // PEER - 32736319 to 32736455
writeRegister(0x14, 0x1F); // TX Length - 32736469 to 32736612
writeRegister(0x02, 0x40); // Int1Msk - 32736618 to 32736753
writeRegister(0x03, 0x00); // Int2Msk - 32736765 to 32736898
writeRegister(0x00, 0xFF); // CS0 - 32736912 to 32737048
writeRegister(0x01, 0xFF); // CS1 - 32737062 to 32737202
writeRegister(0x16, 0xC0); // FIFO CTRL - 32737217 to 32737352
writeRegister(0x40, 0x04); // TX Buffer - 32737365 to 32737499
writeRegister(0x41, 0x09); // TX Buffer - 32737509 to 32737651
writeRegister(0x44, 0x23); // TX Buffer - 32737657 to 32737799
writeRegister(0x45, 0x01); // TX Buffer - 32737805 to 32737941
writeRegister(0x46, 0x13); // TX Buffer - 32737953 to 32738096
writeRegister(0x04, 0x07); // TX - 32738102 to 32738236
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32750283 to 32750416
writeRegister(0x00, 0xFF); // CS0 - 32750430 to 32750573
writeRegister(0x01, 0xFF); // CS1 - 32750580 to 32750721
writeRegister(0x0B, 0x1D); // RC Ack Config - 32750735 to 32750878
writeRegister(0x16, 0x10); // FIFO CTRL - 32750884 to 32751019
writeRegister(0x00, 0xFF); // CS0 - 32751032 to 32751173
writeRegister(0x01, 0xFF); // CS1 - 32751182 to 32751322
writeRegister(0x07, 0x1A); // Channel Selection - 32751338 to 32751477
writeRegister(0x0E, 0x5A); // ADDR - 32751491 to 32751627
writeRegister(0x0F, 0x00); // ADDR - 32751641 to 32751775
writeRegister(0x10, 0x5A); // ADDR - 32751789 to 32751923
writeRegister(0x11, 0x5A); // PEER - 32751937 to 32752072
writeRegister(0x12, 0x00); // PEER - 32752086 to 32752219
writeRegister(0x13, 0x5A); // PEER - 32752230 to 32752369
writeRegister(0x04, 0x02); // RX Enable - 32752382 to 32752516
writeRegister(0x02, 0x80); // Int1Msk - 32752526 to 32752659
writeRegister(0x03, 0x00); // Int2Msk - 32752673 to 32752806
writeRegister(0x00, 0xFF); // CS0 - 32752820 to 32752956
writeRegister(0x01, 0xFF); // CS1 - 32752970 to 32753111
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32766190 to 32766322
writeRegister(0x00, 0xFF); // CS0 - 32766336 to 32766472
writeRegister(0x01, 0xFF); // CS1 - 32766486 to 32766626
writeRegister(0x0B, 0x0D); // RC Ack Config - 32766637 to 32766777
writeRegister(0x08, 0x31); // Unknown - 32766789 to 32766923
writeRegister(0x0C, 0x02); // Unknown - 32766934 to 32767071
writeRegister(0x00, 0xFF); // CS0 - 32767086 to 32767222
writeRegister(0x01, 0xFF); // CS1 - 32767236 to 32767376
writeRegister(0x07, 0x1A); // Channel Selection - 32767392 to 32767527
writeRegister(0x0E, 0x5A); // ADDR - 32767541 to 32767681
writeRegister(0x0F, 0x00); // ADDR - 32767691 to 32767833
writeRegister(0x10, 0x5A); // ADDR - 32767839 to 32767980
writeRegister(0x11, 0x5A); // PEER - 32767987 to 32768126
writeRegister(0x12, 0x00); // PEER - 32768136 to 32768271
writeRegister(0x13, 0x5A); // PEER - 32768283 to 32768425
writeRegister(0x14, 0x1F); // TX Length - 32768433 to 32768573
writeRegister(0x02, 0x40); // Int1Msk - 32768582 to 32768715
writeRegister(0x03, 0x00); // Int2Msk - 32768729 to 32768862
writeRegister(0x00, 0xFF); // CS0 - 32768876 to 32769012
writeRegister(0x01, 0xFF); // CS1 - 32769026 to 32769166
writeRegister(0x16, 0xC0); // FIFO CTRL - 32769181 to 32769315
writeRegister(0x40, 0x04); // TX Buffer - 32769329 to 32769462
writeRegister(0x41, 0x09); // TX Buffer - 32769473 to 32769614
writeRegister(0x44, 0x23); // TX Buffer - 32769621 to 32769763
writeRegister(0x45, 0x01); // TX Buffer - 32769769 to 32769911
writeRegister(0x46, 0x13); // TX Buffer - 32769917 to 32770060
writeRegister(0x04, 0x07); // TX - 32770066 to 32770208
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32782247 to 32782380
writeRegister(0x00, 0xFF); // CS0 - 32782394 to 32782537
writeRegister(0x01, 0xFF); // CS1 - 32782544 to 32782685
writeRegister(0x0B, 0x1D); // RC Ack Config - 32782699 to 32782842
writeRegister(0x16, 0x10); // FIFO CTRL - 32782848 to 32782990
writeRegister(0x00, 0xFF); // CS0 - 32782996 to 32783137
writeRegister(0x01, 0xFF); // CS1 - 32783146 to 32783286
writeRegister(0x07, 0x1A); // Channel Selection - 32783302 to 32783441
writeRegister(0x0E, 0x5A); // ADDR - 32783455 to 32783591
writeRegister(0x0F, 0x00); // ADDR - 32783604 to 32783739
writeRegister(0x10, 0x5A); // ADDR - 32783752 to 32783887
writeRegister(0x11, 0x5A); // PEER - 32783901 to 32784036
writeRegister(0x12, 0x00); // PEER - 32784050 to 32784183
writeRegister(0x13, 0x5A); // PEER - 32784197 to 32784332
writeRegister(0x04, 0x02); // RX Enable - 32784346 to 32784479
writeRegister(0x02, 0x80); // Int1Msk - 32784490 to 32784623
writeRegister(0x03, 0x00); // Int2Msk - 32784637 to 32784770
writeRegister(0x00, 0xFF); // CS0 - 32784784 to 32784921
writeRegister(0x01, 0xFF); // CS1 - 32784934 to 32785075
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32798303 to 32798435
writeRegister(0x00, 0xFF); // CS0 - 32798449 to 32798593
writeRegister(0x01, 0xFF); // CS1 - 32798599 to 32798739
writeRegister(0x0B, 0x0D); // RC Ack Config - 32798753 to 32798890
writeRegister(0x08, 0x31); // Unknown - 32798902 to 32799036
writeRegister(0x0C, 0x02); // Unknown - 32799050 to 32799184
writeRegister(0x00, 0xFF); // CS0 - 32799199 to 32799343
writeRegister(0x01, 0xFF); // CS1 - 32799349 to 32799489
writeRegister(0x07, 0x1A); // Channel Selection - 32799505 to 32799646
writeRegister(0x0E, 0x5A); // ADDR - 32799655 to 32799794
writeRegister(0x0F, 0x00); // ADDR - 32799807 to 32799942
writeRegister(0x10, 0x5A); // ADDR - 32799952 to 32800090
writeRegister(0x11, 0x5A); // PEER - 32800100 to 32800239
writeRegister(0x12, 0x00); // PEER - 32800253 to 32800386
writeRegister(0x13, 0x5A); // PEER - 32800396 to 32800535
writeRegister(0x14, 0x1F); // TX Length - 32800546 to 32800686
writeRegister(0x02, 0x40); // Int1Msk - 32800699 to 32800832
writeRegister(0x03, 0x00); // Int2Msk - 32800842 to 32800975
writeRegister(0x00, 0xFF); // CS0 - 32800989 to 32801130
writeRegister(0x01, 0xFF); // CS1 - 32801139 to 32801279
writeRegister(0x16, 0xC0); // FIFO CTRL - 32801294 to 32801430
writeRegister(0x40, 0x04); // TX Buffer - 32801442 to 32801575
writeRegister(0x41, 0x09); // TX Buffer - 32801589 to 32801723
writeRegister(0x44, 0x23); // TX Buffer - 32801737 to 32801873
writeRegister(0x45, 0x01); // TX Buffer - 32801886 to 32802021
writeRegister(0x46, 0x13); // TX Buffer - 32802030 to 32802170
writeRegister(0x04, 0x07); // TX - 32802183 to 32802318
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32814215 to 32814348
writeRegister(0x00, 0xFF); // CS0 - 32814358 to 32814498
writeRegister(0x01, 0xFF); // CS1 - 32814512 to 32814650
writeRegister(0x0B, 0x1D); // RC Ack Config - 32814664 to 32814804
writeRegister(0x16, 0x10); // FIFO CTRL - 32814817 to 32814951
writeRegister(0x00, 0xFF); // CS0 - 32814961 to 32815102
writeRegister(0x01, 0xFF); // CS1 - 32815114 to 32815259
writeRegister(0x07, 0x1A); // Channel Selection - 32815270 to 32815405
writeRegister(0x0E, 0x5A); // ADDR - 32815420 to 32815559
writeRegister(0x0F, 0x00); // ADDR - 32815569 to 32815705
writeRegister(0x10, 0x5A); // ADDR - 32815717 to 32815852
writeRegister(0x11, 0x5A); // PEER - 32815866 to 32816004
writeRegister(0x12, 0x00); // PEER - 32816015 to 32816148
writeRegister(0x13, 0x5A); // PEER - 32816162 to 32816297
writeRegister(0x04, 0x02); // RX Enable - 32816311 to 32816444
writeRegister(0x02, 0x80); // Int1Msk - 32816458 to 32816591
writeRegister(0x03, 0x00); // Int2Msk - 32816602 to 32816735
writeRegister(0x00, 0xFF); // CS0 - 32816749 to 32816888
writeRegister(0x01, 0xFF); // CS1 - 32816898 to 32817040
delay(13); // Delay 13372 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32830280 to 32830412
writeRegister(0x00, 0xFF); // CS0 - 32830423 to 32830562
writeRegister(0x01, 0xFF); // CS1 - 32830576 to 32830720
writeRegister(0x0B, 0x0D); // RC Ack Config - 32830727 to 32830867
writeRegister(0x08, 0x31); // Unknown - 32830876 to 32831018
writeRegister(0x0C, 0x02); // Unknown - 32831024 to 32831158
writeRegister(0x00, 0xFF); // CS0 - 32831173 to 32831312
writeRegister(0x01, 0xFF); // CS1 - 32831326 to 32831470
writeRegister(0x07, 0x1A); // Channel Selection - 32831482 to 32831617
writeRegister(0x0E, 0x5A); // ADDR - 32831632 to 32831767
writeRegister(0x0F, 0x00); // ADDR - 32831781 to 32831915
writeRegister(0x10, 0x5A); // ADDR - 32831929 to 32832064
writeRegister(0x11, 0x5A); // PEER - 32832077 to 32832213
writeRegister(0x12, 0x00); // PEER - 32832226 to 32832361
writeRegister(0x13, 0x5A); // PEER - 32832373 to 32832509
writeRegister(0x14, 0x1F); // TX Length - 32832523 to 32832666
writeRegister(0x02, 0x40); // Int1Msk - 32832672 to 32832805
writeRegister(0x03, 0x00); // Int2Msk - 32832819 to 32832952
writeRegister(0x00, 0xFF); // CS0 - 32832966 to 32833102
writeRegister(0x01, 0xFF); // CS1 - 32833116 to 32833256
writeRegister(0x16, 0xC0); // FIFO CTRL - 32833271 to 32833407
writeRegister(0x40, 0x04); // TX Buffer - 32833419 to 32833554
writeRegister(0x41, 0x09); // TX Buffer - 32833563 to 32833697
writeRegister(0x44, 0x23); // TX Buffer - 32833711 to 32833847
writeRegister(0x45, 0x01); // TX Buffer - 32833859 to 32833993
writeRegister(0x46, 0x13); // TX Buffer - 32834007 to 32834142
writeRegister(0x04, 0x07); // TX - 32834156 to 32834290
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32846189 to 32846322
writeRegister(0x00, 0xFF); // CS0 - 32846336 to 32846479
writeRegister(0x01, 0xFF); // CS1 - 32846485 to 32846627
writeRegister(0x0B, 0x1D); // RC Ack Config - 32846641 to 32846784
writeRegister(0x16, 0x10); // FIFO CTRL - 32846790 to 32846924
writeRegister(0x00, 0xFF); // CS0 - 32846938 to 32847079
writeRegister(0x01, 0xFF); // CS1 - 32847088 to 32847228
writeRegister(0x07, 0x1A); // Channel Selection - 32847244 to 32847382
writeRegister(0x0E, 0x5A); // ADDR - 32847397 to 32847533
writeRegister(0x0F, 0x00); // ADDR - 32847546 to 32847682
writeRegister(0x10, 0x5A); // ADDR - 32847694 to 32847829
writeRegister(0x11, 0x5A); // PEER - 32847843 to 32847978
writeRegister(0x12, 0x00); // PEER - 32847992 to 32848125
writeRegister(0x13, 0x5A); // PEER - 32848135 to 32848274
writeRegister(0x04, 0x02); // RX Enable - 32848288 to 32848421
writeRegister(0x02, 0x80); // Int1Msk - 32848432 to 32848565
writeRegister(0x03, 0x00); // Int2Msk - 32848579 to 32848712
writeRegister(0x00, 0xFF); // CS0 - 32848726 to 32848863
writeRegister(0x01, 0xFF); // CS1 - 32848876 to 32849017
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32862244 to 32862377
writeRegister(0x00, 0xFF); // CS0 - 32862391 to 32862527
writeRegister(0x01, 0xFF); // CS1 - 32862541 to 32862682
writeRegister(0x0B, 0x0D); // RC Ack Config - 32862695 to 32862830
writeRegister(0x08, 0x31); // Unknown - 32862844 to 32862978
writeRegister(0x0C, 0x02); // Unknown - 32862992 to 32863126
writeRegister(0x00, 0xFF); // CS0 - 32863141 to 32863277
writeRegister(0x01, 0xFF); // CS1 - 32863291 to 32863432
writeRegister(0x07, 0x1A); // Channel Selection - 32863447 to 32863582
writeRegister(0x0E, 0x5A); // ADDR - 32863596 to 32863735
writeRegister(0x0F, 0x00); // ADDR - 32863746 to 32863883
writeRegister(0x10, 0x5A); // ADDR - 32863894 to 32864032
writeRegister(0x11, 0x5A); // PEER - 32864042 to 32864181
writeRegister(0x12, 0x00); // PEER - 32864191 to 32864324
writeRegister(0x13, 0x5A); // PEER - 32864338 to 32864477
writeRegister(0x14, 0x1F); // TX Length - 32864488 to 32864628
writeRegister(0x02, 0x40); // Int1Msk - 32864640 to 32864774
writeRegister(0x03, 0x00); // Int2Msk - 32864784 to 32864917
writeRegister(0x00, 0xFF); // CS0 - 32864931 to 32865075
writeRegister(0x01, 0xFF); // CS1 - 32865081 to 32865222
writeRegister(0x16, 0xC0); // FIFO CTRL - 32865236 to 32865370
writeRegister(0x40, 0x04); // TX Buffer - 32865384 to 32865517
writeRegister(0x41, 0x09); // TX Buffer - 32865531 to 32865665
writeRegister(0x44, 0x23); // TX Buffer - 32865676 to 32865815
writeRegister(0x45, 0x01); // TX Buffer - 32865824 to 32865963
writeRegister(0x46, 0x13); // TX Buffer - 32865972 to 32866112
writeRegister(0x04, 0x07); // TX - 32866121 to 32866260
delay(12); // Delay 12175 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32878305 to 32878435
writeRegister(0x00, 0xFF); // CS0 - 32878449 to 32878588
writeRegister(0x01, 0xFF); // CS1 - 32878598 to 32878740
writeRegister(0x0B, 0x1D); // RC Ack Config - 32878754 to 32878894
writeRegister(0x16, 0x10); // FIFO CTRL - 32878903 to 32879041
writeRegister(0x00, 0xFF); // CS0 - 32879051 to 32879192
writeRegister(0x01, 0xFF); // CS1 - 32879204 to 32879341
writeRegister(0x07, 0x1A); // Channel Selection - 32879360 to 32879495
writeRegister(0x0E, 0x5A); // ADDR - 32879510 to 32879646
writeRegister(0x0F, 0x00); // ADDR - 32879659 to 32879795
writeRegister(0x10, 0x5A); // ADDR - 32879807 to 32879942
writeRegister(0x11, 0x5A); // PEER - 32879956 to 32880091
writeRegister(0x12, 0x00); // PEER - 32880105 to 32880238
writeRegister(0x13, 0x5A); // PEER - 32880252 to 32880387
writeRegister(0x04, 0x02); // RX Enable - 32880401 to 32880534
writeRegister(0x02, 0x80); // Int1Msk - 32880548 to 32880681
writeRegister(0x03, 0x00); // Int2Msk - 32880692 to 32880825
writeRegister(0x00, 0xFF); // CS0 - 32880839 to 32880982
writeRegister(0x01, 0xFF); // CS1 - 32880989 to 32881130
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32894208 to 32894341
writeRegister(0x00, 0xFF); // CS0 - 32894355 to 32894498
writeRegister(0x01, 0xFF); // CS1 - 32894505 to 32894646
writeRegister(0x0B, 0x0D); // RC Ack Config - 32894659 to 32894794
writeRegister(0x08, 0x31); // Unknown - 32894808 to 32894942
writeRegister(0x0C, 0x02); // Unknown - 32894956 to 32895090
writeRegister(0x00, 0xFF); // CS0 - 32895105 to 32895248
writeRegister(0x01, 0xFF); // CS1 - 32895255 to 32895396
writeRegister(0x07, 0x1A); // Channel Selection - 32895411 to 32895552
writeRegister(0x0E, 0x5A); // ADDR - 32895560 to 32895699
writeRegister(0x0F, 0x00); // ADDR - 32895713 to 32895847
writeRegister(0x10, 0x5A); // ADDR - 32895858 to 32895996
writeRegister(0x11, 0x5A); // PEER - 32896006 to 32896145
writeRegister(0x12, 0x00); // PEER - 32896158 to 32896292
writeRegister(0x13, 0x5A); // PEER - 32896302 to 32896441
writeRegister(0x14, 0x1F); // TX Length - 32896451 to 32896590
writeRegister(0x02, 0x40); // Int1Msk - 32896604 to 32896737
writeRegister(0x03, 0x00); // Int2Msk - 32896748 to 32896881
writeRegister(0x00, 0xFF); // CS0 - 32896895 to 32897034
writeRegister(0x01, 0xFF); // CS1 - 32897045 to 32897186
writeRegister(0x16, 0xC0); // FIFO CTRL - 32897199 to 32897334
writeRegister(0x40, 0x04); // TX Buffer - 32897348 to 32897481
writeRegister(0x41, 0x09); // TX Buffer - 32897495 to 32897629
writeRegister(0x44, 0x23); // TX Buffer - 32897643 to 32897779
writeRegister(0x45, 0x01); // TX Buffer - 32897791 to 32897927
writeRegister(0x46, 0x13); // TX Buffer - 32897936 to 32898074
writeRegister(0x04, 0x07); // TX - 32898088 to 32898222
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32910269 to 32910402
writeRegister(0x00, 0xFF); // CS0 - 32910412 to 32910553
writeRegister(0x01, 0xFF); // CS1 - 32910566 to 32910702
writeRegister(0x0B, 0x1D); // RC Ack Config - 32910718 to 32910858
writeRegister(0x16, 0x10); // FIFO CTRL - 32910870 to 32911005
writeRegister(0x00, 0xFF); // CS0 - 32911015 to 32911156
writeRegister(0x01, 0xFF); // CS1 - 32911168 to 32911312
writeRegister(0x07, 0x1A); // Channel Selection - 32911324 to 32911459
writeRegister(0x0E, 0x5A); // ADDR - 32911474 to 32911617
writeRegister(0x0F, 0x00); // ADDR - 32911623 to 32911757
writeRegister(0x10, 0x5A); // ADDR - 32911771 to 32911906
writeRegister(0x11, 0x5A); // PEER - 32911920 to 32912061
writeRegister(0x12, 0x00); // PEER - 32912069 to 32912202
writeRegister(0x13, 0x5A); // PEER - 32912215 to 32912351
writeRegister(0x04, 0x02); // RX Enable - 32912365 to 32912498
writeRegister(0x02, 0x80); // Int1Msk - 32912512 to 32912645
writeRegister(0x03, 0x00); // Int2Msk - 32912655 to 32912789
writeRegister(0x00, 0xFF); // CS0 - 32912802 to 32912942
writeRegister(0x01, 0xFF); // CS1 - 32912952 to 32913092
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32926325 to 32926454
writeRegister(0x00, 0xFF); // CS0 - 32926468 to 32926607
writeRegister(0x01, 0xFF); // CS1 - 32926618 to 32926759
writeRegister(0x0B, 0x0D); // RC Ack Config - 32926772 to 32926907
writeRegister(0x08, 0x31); // Unknown - 32926921 to 32927055
writeRegister(0x0C, 0x02); // Unknown - 32927069 to 32927203
writeRegister(0x00, 0xFF); // CS0 - 32927218 to 32927357
writeRegister(0x01, 0xFF); // CS1 - 32927368 to 32927509
writeRegister(0x07, 0x1A); // Channel Selection - 32927524 to 32927662
writeRegister(0x0E, 0x5A); // ADDR - 32927677 to 32927812
writeRegister(0x0F, 0x00); // ADDR - 32927826 to 32927960
writeRegister(0x10, 0x5A); // ADDR - 32927974 to 32928109
writeRegister(0x11, 0x5A); // PEER - 32928122 to 32928258
writeRegister(0x12, 0x00); // PEER - 32928271 to 32928405
writeRegister(0x13, 0x5A); // PEER - 32928415 to 32928554
writeRegister(0x14, 0x1F); // TX Length - 32928568 to 32928703
writeRegister(0x02, 0x40); // Int1Msk - 32928717 to 32928850
writeRegister(0x03, 0x00); // Int2Msk - 32928864 to 32928997
writeRegister(0x00, 0xFF); // CS0 - 32929008 to 32929147
writeRegister(0x01, 0xFF); // CS1 - 32929161 to 32929299
writeRegister(0x16, 0xC0); // FIFO CTRL - 32929312 to 32929451
writeRegister(0x40, 0x04); // TX Buffer - 32929461 to 32929594
writeRegister(0x41, 0x09); // TX Buffer - 32929608 to 32929742
writeRegister(0x44, 0x23); // TX Buffer - 32929756 to 32929892
writeRegister(0x45, 0x01); // TX Buffer - 32929904 to 32930040
writeRegister(0x46, 0x13); // TX Buffer - 32930052 to 32930187
writeRegister(0x04, 0x07); // TX - 32930201 to 32930335
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32942234 to 32942367
writeRegister(0x00, 0xFF); // CS0 - 32942381 to 32942518
writeRegister(0x01, 0xFF); // CS1 - 32942531 to 32942672
writeRegister(0x0B, 0x1D); // RC Ack Config - 32942686 to 32942823
writeRegister(0x16, 0x10); // FIFO CTRL - 32942835 to 32942969
writeRegister(0x00, 0xFF); // CS0 - 32942983 to 32943119
writeRegister(0x01, 0xFF); // CS1 - 32943133 to 32943273
writeRegister(0x07, 0x1A); // Channel Selection - 32943289 to 32943424
writeRegister(0x0E, 0x5A); // ADDR - 32943439 to 32943578
writeRegister(0x0F, 0x00); // ADDR - 32943588 to 32943726
writeRegister(0x10, 0x5A); // ADDR - 32943736 to 32943874
writeRegister(0x11, 0x5A); // PEER - 32943884 to 32944023
writeRegister(0x12, 0x00); // PEER - 32944033 to 32944173
writeRegister(0x13, 0x5A); // PEER - 32944180 to 32944319
writeRegister(0x04, 0x02); // RX Enable - 32944330 to 32944463
writeRegister(0x02, 0x80); // Int1Msk - 32944477 to 32944610
writeRegister(0x03, 0x00); // Int2Msk - 32944624 to 32944757
writeRegister(0x00, 0xFF); // CS0 - 32944767 to 32944908
writeRegister(0x01, 0xFF); // CS1 - 32944921 to 32945065
delay(13); // Delay 13357 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32958290 to 32958422
writeRegister(0x00, 0xFF); // CS0 - 32958433 to 32958572
writeRegister(0x01, 0xFF); // CS1 - 32958586 to 32958730
writeRegister(0x0B, 0x0D); // RC Ack Config - 32958737 to 32958875
writeRegister(0x08, 0x31); // Unknown - 32958886 to 32959023
writeRegister(0x0C, 0x02); // Unknown - 32959034 to 32959167
writeRegister(0x00, 0xFF); // CS0 - 32959183 to 32959322
writeRegister(0x01, 0xFF); // CS1 - 32959336 to 32959480
writeRegister(0x07, 0x1A); // Channel Selection - 32959492 to 32959627
writeRegister(0x0E, 0x5A); // ADDR - 32959641 to 32959785
writeRegister(0x0F, 0x00); // ADDR - 32959791 to 32959925
writeRegister(0x10, 0x5A); // ADDR - 32959939 to 32960075
writeRegister(0x11, 0x5A); // PEER - 32960087 to 32960230
writeRegister(0x12, 0x00); // PEER - 32960236 to 32960369
writeRegister(0x13, 0x5A); // PEER - 32960383 to 32960519
writeRegister(0x14, 0x1F); // TX Length - 32960533 to 32960676
writeRegister(0x02, 0x40); // Int1Msk - 32960682 to 32960815
writeRegister(0x03, 0x00); // Int2Msk - 32960829 to 32960962
writeRegister(0x00, 0xFF); // CS0 - 32960976 to 32961112
writeRegister(0x01, 0xFF); // CS1 - 32961126 to 32961267
writeRegister(0x16, 0xC0); // FIFO CTRL - 32961281 to 32961415
writeRegister(0x40, 0x04); // TX Buffer - 32961429 to 32961562
writeRegister(0x41, 0x09); // TX Buffer - 32961573 to 32961714
writeRegister(0x44, 0x23); // TX Buffer - 32961721 to 32961863
writeRegister(0x45, 0x01); // TX Buffer - 32961869 to 32962003
writeRegister(0x46, 0x13); // TX Buffer - 32962017 to 32962160
writeRegister(0x04, 0x07); // TX - 32962166 to 32962300
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32974199 to 32974332
writeRegister(0x00, 0xFF); // CS0 - 32974345 to 32974489
writeRegister(0x01, 0xFF); // CS1 - 32974495 to 32974635
writeRegister(0x0B, 0x1D); // RC Ack Config - 32974651 to 32974794
writeRegister(0x16, 0x10); // FIFO CTRL - 32974800 to 32974934
writeRegister(0x00, 0xFF); // CS0 - 32974948 to 32975089
writeRegister(0x01, 0xFF); // CS1 - 32975098 to 32975239
writeRegister(0x07, 0x1A); // Channel Selection - 32975254 to 32975392
writeRegister(0x0E, 0x5A); // ADDR - 32975407 to 32975542
writeRegister(0x0F, 0x00); // ADDR - 32975556 to 32975690
writeRegister(0x10, 0x5A); // ADDR - 32975704 to 32975839
writeRegister(0x11, 0x5A); // PEER - 32975853 to 32975988
writeRegister(0x12, 0x00); // PEER - 32976002 to 32976135
writeRegister(0x13, 0x5A); // PEER - 32976145 to 32976284
writeRegister(0x04, 0x02); // RX Enable - 32976298 to 32976431
writeRegister(0x02, 0x80); // Int1Msk - 32976442 to 32976575
writeRegister(0x03, 0x00); // Int2Msk - 32976589 to 32976722
writeRegister(0x00, 0xFF); // CS0 - 32976735 to 32976873
writeRegister(0x01, 0xFF); // CS1 - 32976885 to 32977027
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 32990254 to 32990387
writeRegister(0x00, 0xFF); // CS0 - 32990401 to 32990538
writeRegister(0x01, 0xFF); // CS1 - 32990551 to 32990692
writeRegister(0x0B, 0x0D); // RC Ack Config - 32990705 to 32990840
writeRegister(0x08, 0x31); // Unknown - 32990854 to 32990988
writeRegister(0x0C, 0x02); // Unknown - 32991002 to 32991136
writeRegister(0x00, 0xFF); // CS0 - 32991151 to 32991287
writeRegister(0x01, 0xFF); // CS1 - 32991301 to 32991442
writeRegister(0x07, 0x1A); // Channel Selection - 32991457 to 32991592
writeRegister(0x0E, 0x5A); // ADDR - 32991606 to 32991745
writeRegister(0x0F, 0x00); // ADDR - 32991756 to 32991893
writeRegister(0x10, 0x5A); // ADDR - 32991904 to 32992042
writeRegister(0x11, 0x5A); // PEER - 32992052 to 32992191
writeRegister(0x12, 0x00); // PEER - 32992201 to 32992342
writeRegister(0x13, 0x5A); // PEER - 32992348 to 32992487
writeRegister(0x14, 0x1F); // TX Length - 32992497 to 32992638
writeRegister(0x02, 0x40); // Int1Msk - 32992650 to 32992785
writeRegister(0x03, 0x00); // Int2Msk - 32992794 to 32992927
writeRegister(0x00, 0xFF); // CS0 - 32992941 to 32993084
writeRegister(0x01, 0xFF); // CS1 - 32993091 to 32993232
writeRegister(0x16, 0xC0); // FIFO CTRL - 32993246 to 32993380
writeRegister(0x40, 0x04); // TX Buffer - 32993394 to 32993527
writeRegister(0x41, 0x09); // TX Buffer - 32993541 to 32993675
writeRegister(0x44, 0x23); // TX Buffer - 32993686 to 32993825
writeRegister(0x45, 0x01); // TX Buffer - 32993834 to 32993973
writeRegister(0x46, 0x13); // TX Buffer - 32993982 to 32994122
writeRegister(0x04, 0x07); // TX - 32994131 to 32994270
delay(12); // Delay 12181 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33006315 to 33006451
writeRegister(0x00, 0xFF); // CS0 - 33006458 to 33006599
writeRegister(0x01, 0xFF); // CS1 - 33006608 to 33006748
writeRegister(0x0B, 0x1D); // RC Ack Config - 33006764 to 33006904
writeRegister(0x16, 0x10); // FIFO CTRL - 33006913 to 33007051
writeRegister(0x00, 0xFF); // CS0 - 33007061 to 33007202
writeRegister(0x01, 0xFF); // CS1 - 33007214 to 33007358
writeRegister(0x07, 0x1A); // Channel Selection - 33007370 to 33007505
writeRegister(0x0E, 0x5A); // ADDR - 33007520 to 33007655
writeRegister(0x0F, 0x00); // ADDR - 33007669 to 33007803
writeRegister(0x10, 0x5A); // ADDR - 33007817 to 33007952
writeRegister(0x11, 0x5A); // PEER - 33007966 to 33008101
writeRegister(0x12, 0x00); // PEER - 33008115 to 33008248
writeRegister(0x13, 0x5A); // PEER - 33008262 to 33008397
writeRegister(0x04, 0x02); // RX Enable - 33008411 to 33008544
writeRegister(0x02, 0x80); // Int1Msk - 33008558 to 33008691
writeRegister(0x03, 0x00); // Int2Msk - 33008702 to 33008835
writeRegister(0x00, 0xFF); // CS0 - 33008849 to 33008988
writeRegister(0x01, 0xFF); // CS1 - 33008998 to 33009140
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33022218 to 33022351
writeRegister(0x00, 0xFF); // CS0 - 33022365 to 33022508
writeRegister(0x01, 0xFF); // CS1 - 33022515 to 33022656
writeRegister(0x0B, 0x0D); // RC Ack Config - 33022669 to 33022804
writeRegister(0x08, 0x31); // Unknown - 33022818 to 33022952
writeRegister(0x0C, 0x02); // Unknown - 33022966 to 33023101
writeRegister(0x00, 0xFF); // CS0 - 33023115 to 33023258
writeRegister(0x01, 0xFF); // CS1 - 33023265 to 33023406
writeRegister(0x07, 0x1A); // Channel Selection - 33023420 to 33023559
writeRegister(0x0E, 0x5A); // ADDR - 33023570 to 33023709
writeRegister(0x0F, 0x00); // ADDR - 33023723 to 33023857
writeRegister(0x10, 0x5A); // ADDR - 33023867 to 33024006
writeRegister(0x11, 0x5A); // PEER - 33024016 to 33024156
writeRegister(0x12, 0x00); // PEER - 33024168 to 33024303
writeRegister(0x13, 0x5A); // PEER - 33024312 to 33024451
writeRegister(0x14, 0x1F); // TX Length - 33024461 to 33024600
writeRegister(0x02, 0x40); // Int1Msk - 33024614 to 33024747
writeRegister(0x03, 0x00); // Int2Msk - 33024758 to 33024891
writeRegister(0x00, 0xFF); // CS0 - 33024905 to 33025044
writeRegister(0x01, 0xFF); // CS1 - 33025055 to 33025196
writeRegister(0x16, 0xC0); // FIFO CTRL - 33025209 to 33025344
writeRegister(0x40, 0x04); // TX Buffer - 33025358 to 33025491
writeRegister(0x41, 0x09); // TX Buffer - 33025505 to 33025640
writeRegister(0x44, 0x23); // TX Buffer - 33025653 to 33025787
writeRegister(0x45, 0x01); // TX Buffer - 33025801 to 33025935
writeRegister(0x46, 0x13); // TX Buffer - 33025946 to 33026084
writeRegister(0x04, 0x07); // TX - 33026098 to 33026232
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33038279 to 33038412
writeRegister(0x00, 0xFF); // CS0 - 33038422 to 33038563
writeRegister(0x01, 0xFF); // CS1 - 33038576 to 33038712
writeRegister(0x0B, 0x1D); // RC Ack Config - 33038727 to 33038868
writeRegister(0x16, 0x10); // FIFO CTRL - 33038880 to 33039016
writeRegister(0x00, 0xFF); // CS0 - 33039025 to 33039164
writeRegister(0x01, 0xFF); // CS1 - 33039178 to 33039322
writeRegister(0x07, 0x1A); // Channel Selection - 33039334 to 33039469
writeRegister(0x0E, 0x5A); // ADDR - 33039484 to 33039623
writeRegister(0x0F, 0x00); // ADDR - 33039633 to 33039767
writeRegister(0x10, 0x5A); // ADDR - 33039781 to 33039916
writeRegister(0x11, 0x5A); // PEER - 33039929 to 33040068
writeRegister(0x12, 0x00); // PEER - 33040078 to 33040212
writeRegister(0x13, 0x5A); // PEER - 33040225 to 33040361
writeRegister(0x04, 0x02); // RX Enable - 33040375 to 33040508
writeRegister(0x02, 0x80); // Int1Msk - 33040522 to 33040655
writeRegister(0x03, 0x00); // Int2Msk - 33040665 to 33040799
writeRegister(0x00, 0xFF); // CS0 - 33040812 to 33040953
writeRegister(0x01, 0xFF); // CS1 - 33040962 to 33041102
delay(13); // Delay 13368 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33054335 to 33054470
writeRegister(0x00, 0xFF); // CS0 - 33054478 to 33054617
writeRegister(0x01, 0xFF); // CS1 - 33054628 to 33054769
writeRegister(0x0B, 0x0D); // RC Ack Config - 33054782 to 33054925
writeRegister(0x08, 0x31); // Unknown - 33054931 to 33055065
writeRegister(0x0C, 0x02); // Unknown - 33055079 to 33055214
writeRegister(0x00, 0xFF); // CS0 - 33055228 to 33055367
writeRegister(0x01, 0xFF); // CS1 - 33055378 to 33055519
writeRegister(0x07, 0x1A); // Channel Selection - 33055533 to 33055672
writeRegister(0x0E, 0x5A); // ADDR - 33055687 to 33055822
writeRegister(0x0F, 0x00); // ADDR - 33055836 to 33055970
writeRegister(0x10, 0x5A); // ADDR - 33055984 to 33056119
writeRegister(0x11, 0x5A); // PEER - 33056132 to 33056268
writeRegister(0x12, 0x00); // PEER - 33056281 to 33056416
writeRegister(0x13, 0x5A); // PEER - 33056428 to 33056564
writeRegister(0x14, 0x1F); // TX Length - 33056578 to 33056713
writeRegister(0x02, 0x40); // Int1Msk - 33056727 to 33056860
writeRegister(0x03, 0x00); // Int2Msk - 33056874 to 33057007
writeRegister(0x00, 0xFF); // CS0 - 33057018 to 33057157
writeRegister(0x01, 0xFF); // CS1 - 33057171 to 33057309
writeRegister(0x16, 0xC0); // FIFO CTRL - 33057322 to 33057462
writeRegister(0x40, 0x04); // TX Buffer - 33057471 to 33057604
writeRegister(0x41, 0x09); // TX Buffer - 33057618 to 33057752
writeRegister(0x44, 0x23); // TX Buffer - 33057766 to 33057902
writeRegister(0x45, 0x01); // TX Buffer - 33057914 to 33058048
writeRegister(0x46, 0x13); // TX Buffer - 33058062 to 33058197
writeRegister(0x04, 0x07); // TX - 33058211 to 33058345
delay(12); // Delay 12038 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33070250 to 33070383
writeRegister(0x00, 0xFF); // CS0 - 33070393 to 33070534
writeRegister(0x01, 0xFF); // CS1 - 33070547 to 33070683
writeRegister(0x0B, 0x1D); // RC Ack Config - 33070698 to 33070839
writeRegister(0x16, 0x10); // FIFO CTRL - 33070851 to 33070985
writeRegister(0x00, 0xFF); // CS0 - 33070996 to 33071135
writeRegister(0x01, 0xFF); // CS1 - 33071149 to 33071293
writeRegister(0x07, 0x1A); // Channel Selection - 33071305 to 33071440
writeRegister(0x0E, 0x5A); // ADDR - 33071455 to 33071598
writeRegister(0x0F, 0x00); // ADDR - 33071604 to 33071738
writeRegister(0x10, 0x5A); // ADDR - 33071752 to 33071887
writeRegister(0x11, 0x5A); // PEER - 33071900 to 33072042
writeRegister(0x12, 0x00); // PEER - 33072049 to 33072183
writeRegister(0x13, 0x5A); // PEER - 33072196 to 33072332
writeRegister(0x04, 0x02); // RX Enable - 33072346 to 33072479
writeRegister(0x02, 0x80); // Int1Msk - 33072493 to 33072626
writeRegister(0x03, 0x00); // Int2Msk - 33072636 to 33072771
writeRegister(0x00, 0xFF); // CS0 - 33072783 to 33072924
writeRegister(0x01, 0xFF); // CS1 - 33072933 to 33073073
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33086306 to 33086435
writeRegister(0x00, 0xFF); // CS0 - 33086449 to 33086588
writeRegister(0x01, 0xFF); // CS1 - 33086599 to 33086740
writeRegister(0x0B, 0x0D); // RC Ack Config - 33086753 to 33086889
writeRegister(0x08, 0x31); // Unknown - 33086902 to 33087037
writeRegister(0x0C, 0x02); // Unknown - 33087050 to 33087183
writeRegister(0x00, 0xFF); // CS0 - 33087199 to 33087338
writeRegister(0x01, 0xFF); // CS1 - 33087349 to 33087490
writeRegister(0x07, 0x1A); // Channel Selection - 33087504 to 33087643
writeRegister(0x0E, 0x5A); // ADDR - 33087657 to 33087793
writeRegister(0x0F, 0x00); // ADDR - 33087807 to 33087941
writeRegister(0x10, 0x5A); // ADDR - 33087955 to 33088091
writeRegister(0x11, 0x5A); // PEER - 33088103 to 33088238
writeRegister(0x12, 0x00); // PEER - 33088252 to 33088385
writeRegister(0x13, 0x5A); // PEER - 33088396 to 33088535
writeRegister(0x14, 0x1F); // TX Length - 33088549 to 33088684
writeRegister(0x02, 0x40); // Int1Msk - 33088698 to 33088831
writeRegister(0x03, 0x00); // Int2Msk - 33088845 to 33088978
writeRegister(0x00, 0xFF); // CS0 - 33088989 to 33089128
writeRegister(0x01, 0xFF); // CS1 - 33089142 to 33089280
writeRegister(0x16, 0xC0); // FIFO CTRL - 33089293 to 33089431
writeRegister(0x40, 0x04); // TX Buffer - 33089442 to 33089575
writeRegister(0x41, 0x09); // TX Buffer - 33089589 to 33089724
writeRegister(0x44, 0x23); // TX Buffer - 33089737 to 33089871
writeRegister(0x45, 0x01); // TX Buffer - 33089885 to 33090019
writeRegister(0x46, 0x13); // TX Buffer - 33090033 to 33090168
writeRegister(0x04, 0x07); // TX - 33090182 to 33090316
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33102215 to 33102348
writeRegister(0x00, 0xFF); // CS0 - 33102361 to 33102499
writeRegister(0x01, 0xFF); // CS1 - 33102511 to 33102651
writeRegister(0x0B, 0x1D); // RC Ack Config - 33102667 to 33102802
writeRegister(0x16, 0x10); // FIFO CTRL - 33102816 to 33102950
writeRegister(0x00, 0xFF); // CS0 - 33102964 to 33103100
writeRegister(0x01, 0xFF); // CS1 - 33103114 to 33103255
writeRegister(0x07, 0x1A); // Channel Selection - 33103270 to 33103405
writeRegister(0x0E, 0x5A); // ADDR - 33103419 to 33103558
writeRegister(0x0F, 0x00); // ADDR - 33103569 to 33103706
writeRegister(0x10, 0x5A); // ADDR - 33103717 to 33103855
writeRegister(0x11, 0x5A); // PEER - 33103865 to 33104004
writeRegister(0x12, 0x00); // PEER - 33104014 to 33104155
writeRegister(0x13, 0x5A); // PEER - 33104161 to 33104300
writeRegister(0x04, 0x02); // RX Enable - 33104311 to 33104444
writeRegister(0x02, 0x80); // Int1Msk - 33104458 to 33104591
writeRegister(0x03, 0x00); // Int2Msk - 33104605 to 33104738
writeRegister(0x00, 0xFF); // CS0 - 33104748 to 33104889
writeRegister(0x01, 0xFF); // CS1 - 33104901 to 33105046
delay(13); // Delay 13357 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33118270 to 33118403
writeRegister(0x00, 0xFF); // CS0 - 33118413 to 33118554
writeRegister(0x01, 0xFF); // CS1 - 33118567 to 33118711
writeRegister(0x0B, 0x0D); // RC Ack Config - 33118718 to 33118856
writeRegister(0x08, 0x31); // Unknown - 33118867 to 33119004
writeRegister(0x0C, 0x02); // Unknown - 33119015 to 33119148
writeRegister(0x00, 0xFF); // CS0 - 33119163 to 33119303
writeRegister(0x01, 0xFF); // CS1 - 33119317 to 33119461
writeRegister(0x07, 0x1A); // Channel Selection - 33119473 to 33119608
writeRegister(0x0E, 0x5A); // ADDR - 33119622 to 33119764
writeRegister(0x0F, 0x00); // ADDR - 33119772 to 33119906
writeRegister(0x10, 0x5A); // ADDR - 33119920 to 33120054
writeRegister(0x11, 0x5A); // PEER - 33120068 to 33120211
writeRegister(0x12, 0x00); // PEER - 33120217 to 33120350
writeRegister(0x13, 0x5A); // PEER - 33120364 to 33120500
writeRegister(0x14, 0x1F); // TX Length - 33120513 to 33120657
writeRegister(0x02, 0x40); // Int1Msk - 33120663 to 33120796
writeRegister(0x03, 0x00); // Int2Msk - 33120810 to 33120943
writeRegister(0x00, 0xFF); // CS0 - 33120957 to 33121094
writeRegister(0x01, 0xFF); // CS1 - 33121107 to 33121248
writeRegister(0x16, 0xC0); // FIFO CTRL - 33121262 to 33121396
writeRegister(0x40, 0x04); // TX Buffer - 33121410 to 33121543
writeRegister(0x41, 0x09); // TX Buffer - 33121554 to 33121695
writeRegister(0x44, 0x23); // TX Buffer - 33121702 to 33121844
writeRegister(0x45, 0x01); // TX Buffer - 33121850 to 33121984
writeRegister(0x46, 0x13); // TX Buffer - 33121998 to 33122141
writeRegister(0x04, 0x07); // TX - 33122147 to 33122281
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33134328 to 33134461
writeRegister(0x00, 0xFF); // CS0 - 33134474 to 33134618
writeRegister(0x01, 0xFF); // CS1 - 33134624 to 33134764
writeRegister(0x0B, 0x1D); // RC Ack Config - 33134780 to 33134923
writeRegister(0x16, 0x10); // FIFO CTRL - 33134929 to 33135063
writeRegister(0x00, 0xFF); // CS0 - 33135077 to 33135218
writeRegister(0x01, 0xFF); // CS1 - 33135227 to 33135368
writeRegister(0x07, 0x1A); // Channel Selection - 33135383 to 33135521
writeRegister(0x0E, 0x5A); // ADDR - 33135536 to 33135673
writeRegister(0x0F, 0x00); // ADDR - 33135685 to 33135819
writeRegister(0x10, 0x5A); // ADDR - 33135833 to 33135968
writeRegister(0x11, 0x5A); // PEER - 33135982 to 33136117
writeRegister(0x12, 0x00); // PEER - 33136131 to 33136264
writeRegister(0x13, 0x5A); // PEER - 33136274 to 33136413
writeRegister(0x04, 0x02); // RX Enable - 33136427 to 33136560
writeRegister(0x02, 0x80); // Int1Msk - 33136571 to 33136704
writeRegister(0x03, 0x00); // Int2Msk - 33136718 to 33136851
writeRegister(0x00, 0xFF); // CS0 - 33136865 to 33137002
writeRegister(0x01, 0xFF); // CS1 - 33137014 to 33137156
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33150234 to 33150367
writeRegister(0x00, 0xFF); // CS0 - 33150381 to 33150518
writeRegister(0x01, 0xFF); // CS1 - 33150531 to 33150672
writeRegister(0x0B, 0x0D); // RC Ack Config - 33150681 to 33150820
writeRegister(0x08, 0x31); // Unknown - 33150834 to 33150968
writeRegister(0x0C, 0x02); // Unknown - 33150978 to 33151117
writeRegister(0x00, 0xFF); // CS0 - 33151131 to 33151268
writeRegister(0x01, 0xFF); // CS1 - 33151281 to 33151422
writeRegister(0x07, 0x1A); // Channel Selection - 33151436 to 33151572
writeRegister(0x0E, 0x5A); // ADDR - 33151586 to 33151725
writeRegister(0x0F, 0x00); // ADDR - 33151736 to 33151876
writeRegister(0x10, 0x5A); // ADDR - 33151883 to 33152026
writeRegister(0x11, 0x5A); // PEER - 33152032 to 33152172
writeRegister(0x12, 0x00); // PEER - 33152181 to 33152314
writeRegister(0x13, 0x5A); // PEER - 33152328 to 33152471
writeRegister(0x14, 0x1F); // TX Length - 33152477 to 33152616
writeRegister(0x02, 0x40); // Int1Msk - 33152627 to 33152760
writeRegister(0x03, 0x00); // Int2Msk - 33152774 to 33152907
writeRegister(0x00, 0xFF); // CS0 - 33152921 to 33153058
writeRegister(0x01, 0xFF); // CS1 - 33153071 to 33153212
writeRegister(0x16, 0xC0); // FIFO CTRL - 33153225 to 33153360
writeRegister(0x40, 0x04); // TX Buffer - 33153374 to 33153507
writeRegister(0x41, 0x09); // TX Buffer - 33153517 to 33153659
writeRegister(0x44, 0x23); // TX Buffer - 33153665 to 33153806
writeRegister(0x45, 0x01); // TX Buffer - 33153814 to 33153955
writeRegister(0x46, 0x13); // TX Buffer - 33153962 to 33154104
writeRegister(0x04, 0x07); // TX - 33154111 to 33154252
delay(12); // Delay 12173 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33166292 to 33166425
writeRegister(0x00, 0xFF); // CS0 - 33166438 to 33166582
writeRegister(0x01, 0xFF); // CS1 - 33166588 to 33166728
writeRegister(0x0B, 0x1D); // RC Ack Config - 33166743 to 33166887
writeRegister(0x16, 0x10); // FIFO CTRL - 33166893 to 33167035
writeRegister(0x00, 0xFF); // CS0 - 33167041 to 33167180
writeRegister(0x01, 0xFF); // CS1 - 33167191 to 33167332
writeRegister(0x07, 0x1A); // Channel Selection - 33167347 to 33167485
writeRegister(0x0E, 0x5A); // ADDR - 33167500 to 33167635
writeRegister(0x0F, 0x00); // ADDR - 33167649 to 33167783
writeRegister(0x10, 0x5A); // ADDR - 33167797 to 33167932
writeRegister(0x11, 0x5A); // PEER - 33167945 to 33168081
writeRegister(0x12, 0x00); // PEER - 33168094 to 33168228
writeRegister(0x13, 0x5A); // PEER - 33168241 to 33168377
writeRegister(0x04, 0x02); // RX Enable - 33168391 to 33168524
writeRegister(0x02, 0x80); // Int1Msk - 33168534 to 33168668
writeRegister(0x03, 0x00); // Int2Msk - 33168681 to 33168815
writeRegister(0x00, 0xFF); // CS0 - 33168828 to 33168966
writeRegister(0x01, 0xFF); // CS1 - 33168978 to 33169118
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33182198 to 33182331
writeRegister(0x00, 0xFF); // CS0 - 33182345 to 33182482
writeRegister(0x01, 0xFF); // CS1 - 33182494 to 33182636
writeRegister(0x0B, 0x0D); // RC Ack Config - 33182649 to 33182785
writeRegister(0x08, 0x31); // Unknown - 33182798 to 33182933
writeRegister(0x0C, 0x02); // Unknown - 33182946 to 33183079
writeRegister(0x00, 0xFF); // CS0 - 33183095 to 33183232
writeRegister(0x01, 0xFF); // CS1 - 33183244 to 33183386
writeRegister(0x07, 0x1A); // Channel Selection - 33183400 to 33183535
writeRegister(0x0E, 0x5A); // ADDR - 33183550 to 33183689
writeRegister(0x0F, 0x00); // ADDR - 33183699 to 33183837
writeRegister(0x10, 0x5A); // ADDR - 33183847 to 33183985
writeRegister(0x11, 0x5A); // PEER - 33183996 to 33184134
writeRegister(0x12, 0x00); // PEER - 33184145 to 33184278
writeRegister(0x13, 0x5A); // PEER - 33184292 to 33184431
writeRegister(0x14, 0x1F); // TX Length - 33184441 to 33184580
writeRegister(0x02, 0x40); // Int1Msk - 33184591 to 33184730
writeRegister(0x03, 0x00); // Int2Msk - 33184738 to 33184871
writeRegister(0x00, 0xFF); // CS0 - 33184885 to 33185028
writeRegister(0x01, 0xFF); // CS1 - 33185034 to 33185176
writeRegister(0x16, 0xC0); // FIFO CTRL - 33185189 to 33185324
writeRegister(0x40, 0x04); // TX Buffer - 33185338 to 33185471
writeRegister(0x41, 0x09); // TX Buffer - 33185481 to 33185620
writeRegister(0x44, 0x23); // TX Buffer - 33185629 to 33185767
writeRegister(0x45, 0x01); // TX Buffer - 33185778 to 33185919
writeRegister(0x46, 0x13); // TX Buffer - 33185926 to 33186064
writeRegister(0x04, 0x07); // TX - 33186075 to 33186216
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33198256 to 33198388
writeRegister(0x00, 0xFF); // CS0 - 33198402 to 33198543
writeRegister(0x01, 0xFF); // CS1 - 33198552 to 33198692
writeRegister(0x0B, 0x1D); // RC Ack Config - 33198707 to 33198846
writeRegister(0x16, 0x10); // FIFO CTRL - 33198857 to 33198994
writeRegister(0x00, 0xFF); // CS0 - 33199005 to 33199144
writeRegister(0x01, 0xFF); // CS1 - 33199158 to 33199296
writeRegister(0x07, 0x1A); // Channel Selection - 33199310 to 33199449
writeRegister(0x0E, 0x5A); // ADDR - 33199463 to 33199599
writeRegister(0x0F, 0x00); // ADDR - 33199613 to 33199747
writeRegister(0x10, 0x5A); // ADDR - 33199761 to 33199896
writeRegister(0x11, 0x5A); // PEER - 33199909 to 33200046
writeRegister(0x12, 0x00); // PEER - 33200058 to 33200193
writeRegister(0x13, 0x5A); // PEER - 33200205 to 33200341
writeRegister(0x04, 0x02); // RX Enable - 33200355 to 33200488
writeRegister(0x02, 0x80); // Int1Msk - 33200502 to 33200635
writeRegister(0x03, 0x00); // Int2Msk - 33200645 to 33200778
writeRegister(0x00, 0xFF); // CS0 - 33200792 to 33200936
writeRegister(0x01, 0xFF); // CS1 - 33200942 to 33201082
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33214311 to 33214444
writeRegister(0x00, 0xFF); // CS0 - 33214458 to 33214601
writeRegister(0x01, 0xFF); // CS1 - 33214607 to 33214749
writeRegister(0x0B, 0x0D); // RC Ack Config - 33214762 to 33214898
writeRegister(0x08, 0x31); // Unknown - 33214911 to 33215046
writeRegister(0x0C, 0x02); // Unknown - 33215059 to 33215192
writeRegister(0x00, 0xFF); // CS0 - 33215208 to 33215351
writeRegister(0x01, 0xFF); // CS1 - 33215358 to 33215499
writeRegister(0x07, 0x1A); // Channel Selection - 33215513 to 33215652
writeRegister(0x0E, 0x5A); // ADDR - 33215663 to 33215802
writeRegister(0x0F, 0x00); // ADDR - 33215816 to 33215950
writeRegister(0x10, 0x5A); // ADDR - 33215964 to 33216098
writeRegister(0x11, 0x5A); // PEER - 33216112 to 33216247
writeRegister(0x12, 0x00); // PEER - 33216261 to 33216394
writeRegister(0x13, 0x5A); // PEER - 33216405 to 33216544
writeRegister(0x14, 0x1F); // TX Length - 33216558 to 33216693
writeRegister(0x02, 0x40); // Int1Msk - 33216707 to 33216840
writeRegister(0x03, 0x00); // Int2Msk - 33216851 to 33216984
writeRegister(0x00, 0xFF); // CS0 - 33216998 to 33217137
writeRegister(0x01, 0xFF); // CS1 - 33217147 to 33217289
writeRegister(0x16, 0xC0); // FIFO CTRL - 33217302 to 33217437
writeRegister(0x40, 0x04); // TX Buffer - 33217451 to 33217584
writeRegister(0x41, 0x09); // TX Buffer - 33217598 to 33217733
writeRegister(0x44, 0x23); // TX Buffer - 33217746 to 33217880
writeRegister(0x45, 0x01); // TX Buffer - 33217894 to 33218028
writeRegister(0x46, 0x13); // TX Buffer - 33218042 to 33218177
writeRegister(0x04, 0x07); // TX - 33218191 to 33218325
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33230224 to 33230357
writeRegister(0x00, 0xFF); // CS0 - 33230367 to 33230508
writeRegister(0x01, 0xFF); // CS1 - 33230520 to 33230664
writeRegister(0x0B, 0x1D); // RC Ack Config - 33230672 to 33230811
writeRegister(0x16, 0x10); // FIFO CTRL - 33230825 to 33230959
writeRegister(0x00, 0xFF); // CS0 - 33230973 to 33231109
writeRegister(0x01, 0xFF); // CS1 - 33231123 to 33231264
writeRegister(0x07, 0x1A); // Channel Selection - 33231279 to 33231414
writeRegister(0x0E, 0x5A); // ADDR - 33231428 to 33231567
writeRegister(0x0F, 0x00); // ADDR - 33231578 to 33231715
writeRegister(0x10, 0x5A); // ADDR - 33231726 to 33231864
writeRegister(0x11, 0x5A); // PEER - 33231874 to 33232013
writeRegister(0x12, 0x00); // PEER - 33232023 to 33232156
writeRegister(0x13, 0x5A); // PEER - 33232170 to 33232309
writeRegister(0x04, 0x02); // RX Enable - 33232319 to 33232453
writeRegister(0x02, 0x80); // Int1Msk - 33232466 to 33232600
writeRegister(0x03, 0x00); // Int2Msk - 33232613 to 33232747
writeRegister(0x00, 0xFF); // CS0 - 33232757 to 33232898
writeRegister(0x01, 0xFF); // CS1 - 33232910 to 33233048
delay(13); // Delay 13364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33246279 to 33246412
writeRegister(0x00, 0xFF); // CS0 - 33246422 to 33246563
writeRegister(0x01, 0xFF); // CS1 - 33246576 to 33246712
writeRegister(0x0B, 0x0D); // RC Ack Config - 33246727 to 33246869
writeRegister(0x08, 0x31); // Unknown - 33246876 to 33247017
writeRegister(0x0C, 0x02); // Unknown - 33247023 to 33247157
writeRegister(0x00, 0xFF); // CS0 - 33247172 to 33247313
writeRegister(0x01, 0xFF); // CS1 - 33247326 to 33247462
writeRegister(0x07, 0x1A); // Channel Selection - 33247478 to 33247617
writeRegister(0x0E, 0x5A); // ADDR - 33247631 to 33247767
writeRegister(0x0F, 0x00); // ADDR - 33247781 to 33247915
writeRegister(0x10, 0x5A); // ADDR - 33247929 to 33248063
writeRegister(0x11, 0x5A); // PEER - 33248077 to 33248212
writeRegister(0x12, 0x00); // PEER - 33248226 to 33248359
writeRegister(0x13, 0x5A); // PEER - 33248373 to 33248509
writeRegister(0x14, 0x1F); // TX Length - 33248522 to 33248658
writeRegister(0x02, 0x40); // Int1Msk - 33248672 to 33248805
writeRegister(0x03, 0x00); // Int2Msk - 33248819 to 33248952
writeRegister(0x00, 0xFF); // CS0 - 33248962 to 33249103
writeRegister(0x01, 0xFF); // CS1 - 33249116 to 33249260
writeRegister(0x16, 0xC0); // FIFO CTRL - 33249267 to 33249405
writeRegister(0x40, 0x04); // TX Buffer - 33249415 to 33249549
writeRegister(0x41, 0x09); // TX Buffer - 33249562 to 33249698
writeRegister(0x44, 0x23); // TX Buffer - 33249710 to 33249845
writeRegister(0x45, 0x01); // TX Buffer - 33249859 to 33249993
writeRegister(0x46, 0x13); // TX Buffer - 33250007 to 33250142
writeRegister(0x04, 0x07); // TX - 33250156 to 33250291
delay(12); // Delay 12179 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33262337 to 33262470
writeRegister(0x00, 0xFF); // CS0 - 33262483 to 33262621
writeRegister(0x01, 0xFF); // CS1 - 33262633 to 33262773
writeRegister(0x0B, 0x1D); // RC Ack Config - 33262789 to 33262924
writeRegister(0x16, 0x10); // FIFO CTRL - 33262938 to 33263072
writeRegister(0x00, 0xFF); // CS0 - 33263086 to 33263230
writeRegister(0x01, 0xFF); // CS1 - 33263236 to 33263377
writeRegister(0x07, 0x1A); // Channel Selection - 33263392 to 33263530
writeRegister(0x0E, 0x5A); // ADDR - 33263541 to 33263680
writeRegister(0x0F, 0x00); // ADDR - 33263694 to 33263828
writeRegister(0x10, 0x5A); // ADDR - 33263839 to 33263977
writeRegister(0x11, 0x5A); // PEER - 33263987 to 33264126
writeRegister(0x12, 0x00); // PEER - 33264140 to 33264273
writeRegister(0x13, 0x5A); // PEER - 33264283 to 33264422
writeRegister(0x04, 0x02); // RX Enable - 33264432 to 33264572
writeRegister(0x02, 0x80); // Int1Msk - 33264579 to 33264713
writeRegister(0x03, 0x00); // Int2Msk - 33264726 to 33264860
writeRegister(0x00, 0xFF); // CS0 - 33264870 to 33265011
writeRegister(0x01, 0xFF); // CS1 - 33265023 to 33265167
delay(13); // Delay 13209 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33278243 to 33278376
writeRegister(0x00, 0xFF); // CS0 - 33278386 to 33278527
writeRegister(0x01, 0xFF); // CS1 - 33278540 to 33278684
writeRegister(0x0B, 0x0D); // RC Ack Config - 33278690 to 33278830
writeRegister(0x08, 0x31); // Unknown - 33278839 to 33278981
writeRegister(0x0C, 0x02); // Unknown - 33278987 to 33279121
writeRegister(0x00, 0xFF); // CS0 - 33279136 to 33279277
writeRegister(0x01, 0xFF); // CS1 - 33279290 to 33279434
writeRegister(0x07, 0x1A); // Channel Selection - 33279445 to 33279582
writeRegister(0x0E, 0x5A); // ADDR - 33279595 to 33279731
writeRegister(0x0F, 0x00); // ADDR - 33279744 to 33279879
writeRegister(0x10, 0x5A); // ADDR - 33279892 to 33280027
writeRegister(0x11, 0x5A); // PEER - 33280041 to 33280176
writeRegister(0x12, 0x00); // PEER - 33280190 to 33280323
writeRegister(0x13, 0x5A); // PEER - 33280337 to 33280472
writeRegister(0x14, 0x1F); // TX Length - 33280486 to 33280629
writeRegister(0x02, 0x40); // Int1Msk - 33280636 to 33280769
writeRegister(0x03, 0x00); // Int2Msk - 33280783 to 33280916
writeRegister(0x00, 0xFF); // CS0 - 33280930 to 33281067
writeRegister(0x01, 0xFF); // CS1 - 33281080 to 33281221
writeRegister(0x16, 0xC0); // FIFO CTRL - 33281234 to 33281369
writeRegister(0x40, 0x04); // TX Buffer - 33281383 to 33281516
writeRegister(0x41, 0x09); // TX Buffer - 33281526 to 33281662
writeRegister(0x44, 0x23); // TX Buffer - 33281674 to 33281810
writeRegister(0x45, 0x01); // TX Buffer - 33281823 to 33281958
writeRegister(0x46, 0x13); // TX Buffer - 33281971 to 33282107
writeRegister(0x04, 0x07); // TX - 33282120 to 33282255
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33294301 to 33294433
writeRegister(0x00, 0xFF); // CS0 - 33294447 to 33294583
writeRegister(0x01, 0xFF); // CS1 - 33294597 to 33294737
writeRegister(0x0B, 0x1D); // RC Ack Config - 33294752 to 33294888
writeRegister(0x16, 0x10); // FIFO CTRL - 33294902 to 33295036
writeRegister(0x00, 0xFF); // CS0 - 33295050 to 33295189
writeRegister(0x01, 0xFF); // CS1 - 33295200 to 33295341
writeRegister(0x07, 0x1A); // Channel Selection - 33295355 to 33295494
writeRegister(0x0E, 0x5A); // ADDR - 33295505 to 33295644
writeRegister(0x0F, 0x00); // ADDR - 33295658 to 33295792
writeRegister(0x10, 0x5A); // ADDR - 33295806 to 33295941
writeRegister(0x11, 0x5A); // PEER - 33295954 to 33296090
writeRegister(0x12, 0x00); // PEER - 33296103 to 33296237
writeRegister(0x13, 0x5A); // PEER - 33296247 to 33296386
writeRegister(0x04, 0x02); // RX Enable - 33296400 to 33296533
writeRegister(0x02, 0x80); // Int1Msk - 33296543 to 33296677
writeRegister(0x03, 0x00); // Int2Msk - 33296690 to 33296825
writeRegister(0x00, 0xFF); // CS0 - 33296837 to 33296973
writeRegister(0x01, 0xFF); // CS1 - 33296987 to 33297127
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33310207 to 33310340
writeRegister(0x00, 0xFF); // CS0 - 33310350 to 33310491
writeRegister(0x01, 0xFF); // CS1 - 33310503 to 33310647
writeRegister(0x0B, 0x0D); // RC Ack Config - 33310654 to 33310794
writeRegister(0x08, 0x31); // Unknown - 33310803 to 33310942
writeRegister(0x0C, 0x02); // Unknown - 33310951 to 33311091
writeRegister(0x00, 0xFF); // CS0 - 33311100 to 33311241
writeRegister(0x01, 0xFF); // CS1 - 33311253 to 33311398
writeRegister(0x07, 0x1A); // Channel Selection - 33311409 to 33311544
writeRegister(0x0E, 0x5A); // ADDR - 33311559 to 33311698
writeRegister(0x0F, 0x00); // ADDR - 33311708 to 33311844
writeRegister(0x10, 0x5A); // ADDR - 33311856 to 33311991
writeRegister(0x11, 0x5A); // PEER - 33312005 to 33312143
writeRegister(0x12, 0x00); // PEER - 33312154 to 33312287
writeRegister(0x13, 0x5A); // PEER - 33312301 to 33312436
writeRegister(0x14, 0x1F); // TX Length - 33312450 to 33312589
writeRegister(0x02, 0x40); // Int1Msk - 33312599 to 33312733
writeRegister(0x03, 0x00); // Int2Msk - 33312746 to 33312880
writeRegister(0x00, 0xFF); // CS0 - 33312893 to 33313031
writeRegister(0x01, 0xFF); // CS1 - 33313043 to 33313183
writeRegister(0x16, 0xC0); // FIFO CTRL - 33313198 to 33313333
writeRegister(0x40, 0x04); // TX Buffer - 33313347 to 33313480
writeRegister(0x41, 0x09); // TX Buffer - 33313490 to 33313632
writeRegister(0x44, 0x23); // TX Buffer - 33313638 to 33313780
writeRegister(0x45, 0x01); // TX Buffer - 33313787 to 33313922
writeRegister(0x46, 0x13); // TX Buffer - 33313935 to 33314077
writeRegister(0x04, 0x07); // TX - 33314083 to 33314219
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33326265 to 33326397
writeRegister(0x00, 0xFF); // CS0 - 33326411 to 33326555
writeRegister(0x01, 0xFF); // CS1 - 33326561 to 33326701
writeRegister(0x0B, 0x1D); // RC Ack Config - 33326716 to 33326859
writeRegister(0x16, 0x10); // FIFO CTRL - 33326866 to 33327000
writeRegister(0x00, 0xFF); // CS0 - 33327014 to 33327153
writeRegister(0x01, 0xFF); // CS1 - 33327164 to 33327305
writeRegister(0x07, 0x1A); // Channel Selection - 33327319 to 33327458
writeRegister(0x0E, 0x5A); // ADDR - 33327472 to 33327608
writeRegister(0x0F, 0x00); // ADDR - 33327622 to 33327756
writeRegister(0x10, 0x5A); // ADDR - 33327770 to 33327906
writeRegister(0x11, 0x5A); // PEER - 33327918 to 33328053
writeRegister(0x12, 0x00); // PEER - 33328067 to 33328200
writeRegister(0x13, 0x5A); // PEER - 33328211 to 33328350
writeRegister(0x04, 0x02); // RX Enable - 33328364 to 33328497
writeRegister(0x02, 0x80); // Int1Msk - 33328507 to 33328640
writeRegister(0x03, 0x00); // Int2Msk - 33328654 to 33328787
writeRegister(0x00, 0xFF); // CS0 - 33328801 to 33328937
writeRegister(0x01, 0xFF); // CS1 - 33328951 to 33329091
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33342320 to 33342453
writeRegister(0x00, 0xFF); // CS0 - 33342466 to 33342604
writeRegister(0x01, 0xFF); // CS1 - 33342616 to 33342756
writeRegister(0x0B, 0x0D); // RC Ack Config - 33342771 to 33342907
writeRegister(0x08, 0x31); // Unknown - 33342920 to 33343055
writeRegister(0x0C, 0x02); // Unknown - 33343068 to 33343201
writeRegister(0x00, 0xFF); // CS0 - 33343217 to 33343354
writeRegister(0x01, 0xFF); // CS1 - 33343366 to 33343508
writeRegister(0x07, 0x1A); // Channel Selection - 33343522 to 33343657
writeRegister(0x0E, 0x5A); // ADDR - 33343672 to 33343811
writeRegister(0x0F, 0x00); // ADDR - 33343821 to 33343959
writeRegister(0x10, 0x5A); // ADDR - 33343969 to 33344107
writeRegister(0x11, 0x5A); // PEER - 33344118 to 33344256
writeRegister(0x12, 0x00); // PEER - 33344267 to 33344406
writeRegister(0x13, 0x5A); // PEER - 33344414 to 33344553
writeRegister(0x14, 0x1F); // TX Length - 33344563 to 33344702
writeRegister(0x02, 0x40); // Int1Msk - 33344716 to 33344849
writeRegister(0x03, 0x00); // Int2Msk - 33344859 to 33344993
writeRegister(0x00, 0xFF); // CS0 - 33345006 to 33345150
writeRegister(0x01, 0xFF); // CS1 - 33345156 to 33345296
writeRegister(0x16, 0xC0); // FIFO CTRL - 33345311 to 33345446
writeRegister(0x40, 0x04); // TX Buffer - 33345460 to 33345593
writeRegister(0x41, 0x09); // TX Buffer - 33345607 to 33345742
writeRegister(0x44, 0x23); // TX Buffer - 33345751 to 33345889
writeRegister(0x45, 0x01); // TX Buffer - 33345900 to 33346037
writeRegister(0x46, 0x13); // TX Buffer - 33346048 to 33346186
writeRegister(0x04, 0x07); // TX - 33346196 to 33346334
delay(12); // Delay 12033 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33358233 to 33358367
writeRegister(0x00, 0xFF); // CS0 - 33358376 to 33358515
writeRegister(0x01, 0xFF); // CS1 - 33358529 to 33358667
writeRegister(0x0B, 0x1D); // RC Ack Config - 33358681 to 33358820
writeRegister(0x16, 0x10); // FIFO CTRL - 33358834 to 33358968
writeRegister(0x00, 0xFF); // CS0 - 33358978 to 33359118
writeRegister(0x01, 0xFF); // CS1 - 33359132 to 33359276
writeRegister(0x07, 0x1A); // Channel Selection - 33359288 to 33359423
writeRegister(0x0E, 0x5A); // ADDR - 33359437 to 33359579
writeRegister(0x0F, 0x00); // ADDR - 33359587 to 33359721
writeRegister(0x10, 0x5A); // ADDR - 33359735 to 33359869
writeRegister(0x11, 0x5A); // PEER - 33359883 to 33360026
writeRegister(0x12, 0x00); // PEER - 33360032 to 33360165
writeRegister(0x13, 0x5A); // PEER - 33360179 to 33360315
writeRegister(0x04, 0x02); // RX Enable - 33360328 to 33360462
writeRegister(0x02, 0x80); // Int1Msk - 33360475 to 33360609
writeRegister(0x03, 0x00); // Int2Msk - 33360619 to 33360752
writeRegister(0x00, 0xFF); // CS0 - 33360766 to 33360907
writeRegister(0x01, 0xFF); // CS1 - 33360916 to 33361057
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33374288 to 33374419
writeRegister(0x00, 0xFF); // CS0 - 33374431 to 33374572
writeRegister(0x01, 0xFF); // CS1 - 33374581 to 33374721
writeRegister(0x0B, 0x0D); // RC Ack Config - 33374735 to 33374872
writeRegister(0x08, 0x31); // Unknown - 33374884 to 33375020
writeRegister(0x0C, 0x02); // Unknown - 33375032 to 33375166
writeRegister(0x00, 0xFF); // CS0 - 33375181 to 33375322
writeRegister(0x01, 0xFF); // CS1 - 33375331 to 33375471
writeRegister(0x07, 0x1A); // Channel Selection - 33375487 to 33375626
writeRegister(0x0E, 0x5A); // ADDR - 33375640 to 33375776
writeRegister(0x0F, 0x00); // ADDR - 33375790 to 33375924
writeRegister(0x10, 0x5A); // ADDR - 33375937 to 33376072
writeRegister(0x11, 0x5A); // PEER - 33376086 to 33376221
writeRegister(0x12, 0x00); // PEER - 33376235 to 33376368
writeRegister(0x13, 0x5A); // PEER - 33376378 to 33376518
writeRegister(0x14, 0x1F); // TX Length - 33376531 to 33376668
writeRegister(0x02, 0x40); // Int1Msk - 33376681 to 33376814
writeRegister(0x03, 0x00); // Int2Msk - 33376828 to 33376961
writeRegister(0x00, 0xFF); // CS0 - 33376971 to 33377112
writeRegister(0x01, 0xFF); // CS1 - 33377125 to 33377261
writeRegister(0x16, 0xC0); // FIFO CTRL - 33377276 to 33377414
writeRegister(0x40, 0x04); // TX Buffer - 33377424 to 33377558
writeRegister(0x41, 0x09); // TX Buffer - 33377571 to 33377707
writeRegister(0x44, 0x23); // TX Buffer - 33377719 to 33377854
writeRegister(0x45, 0x01); // TX Buffer - 33377868 to 33378003
writeRegister(0x46, 0x13); // TX Buffer - 33378016 to 33378152
writeRegister(0x04, 0x07); // TX - 33378165 to 33378300
delay(12); // Delay 12179 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33390346 to 33390479
writeRegister(0x00, 0xFF); // CS0 - 33390489 to 33390628
writeRegister(0x01, 0xFF); // CS1 - 33390642 to 33390786
writeRegister(0x0B, 0x1D); // RC Ack Config - 33390798 to 33390933
writeRegister(0x16, 0x10); // FIFO CTRL - 33390947 to 33391081
writeRegister(0x00, 0xFF); // CS0 - 33391095 to 33391231
writeRegister(0x01, 0xFF); // CS1 - 33391245 to 33391386
writeRegister(0x07, 0x1A); // Channel Selection - 33391401 to 33391536
writeRegister(0x0E, 0x5A); // ADDR - 33391550 to 33391689
writeRegister(0x0F, 0x00); // ADDR - 33391700 to 33391837
writeRegister(0x10, 0x5A); // ADDR - 33391848 to 33391986
writeRegister(0x11, 0x5A); // PEER - 33391996 to 33392135
writeRegister(0x12, 0x00); // PEER - 33392145 to 33392278
writeRegister(0x13, 0x5A); // PEER - 33392292 to 33392431
writeRegister(0x04, 0x02); // RX Enable - 33392441 to 33392575
writeRegister(0x02, 0x80); // Int1Msk - 33392588 to 33392722
writeRegister(0x03, 0x00); // Int2Msk - 33392735 to 33392869
writeRegister(0x00, 0xFF); // CS0 - 33392879 to 33393020
writeRegister(0x01, 0xFF); // CS1 - 33393032 to 33393170
delay(13); // Delay 13215 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33406252 to 33406385
writeRegister(0x00, 0xFF); // CS0 - 33406395 to 33406536
writeRegister(0x01, 0xFF); // CS1 - 33406548 to 33406685
writeRegister(0x0B, 0x0D); // RC Ack Config - 33406699 to 33406842
writeRegister(0x08, 0x31); // Unknown - 33406848 to 33406984
writeRegister(0x0C, 0x02); // Unknown - 33406996 to 33407130
writeRegister(0x00, 0xFF); // CS0 - 33407145 to 33407286
writeRegister(0x01, 0xFF); // CS1 - 33407299 to 33407435
writeRegister(0x07, 0x1A); // Channel Selection - 33407451 to 33407589
writeRegister(0x0E, 0x5A); // ADDR - 33407604 to 33407740
writeRegister(0x0F, 0x00); // ADDR - 33407753 to 33407888
writeRegister(0x10, 0x5A); // ADDR - 33407901 to 33408036
writeRegister(0x11, 0x5A); // PEER - 33408050 to 33408185
writeRegister(0x12, 0x00); // PEER - 33408199 to 33408332
writeRegister(0x13, 0x5A); // PEER - 33408346 to 33408481
writeRegister(0x14, 0x1F); // TX Length - 33408495 to 33408632
writeRegister(0x02, 0x40); // Int1Msk - 33408645 to 33408778
writeRegister(0x03, 0x00); // Int2Msk - 33408792 to 33408925
writeRegister(0x00, 0xFF); // CS0 - 33408935 to 33409076
writeRegister(0x01, 0xFF); // CS1 - 33409088 to 33409233
writeRegister(0x16, 0xC0); // FIFO CTRL - 33409240 to 33409378
writeRegister(0x40, 0x04); // TX Buffer - 33409388 to 33409523
writeRegister(0x41, 0x09); // TX Buffer - 33409535 to 33409669
writeRegister(0x44, 0x23); // TX Buffer - 33409683 to 33409819
writeRegister(0x45, 0x01); // TX Buffer - 33409832 to 33409967
writeRegister(0x46, 0x13); // TX Buffer - 33409980 to 33410116
writeRegister(0x04, 0x07); // TX - 33410129 to 33410264
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33422310 to 33422442
writeRegister(0x00, 0xFF); // CS0 - 33422456 to 33422592
writeRegister(0x01, 0xFF); // CS1 - 33422606 to 33422746
writeRegister(0x0B, 0x1D); // RC Ack Config - 33422761 to 33422898
writeRegister(0x16, 0x10); // FIFO CTRL - 33422911 to 33423045
writeRegister(0x00, 0xFF); // CS0 - 33423059 to 33423202
writeRegister(0x01, 0xFF); // CS1 - 33423209 to 33423350
writeRegister(0x07, 0x1A); // Channel Selection - 33423364 to 33423506
writeRegister(0x0E, 0x5A); // ADDR - 33423514 to 33423653
writeRegister(0x0F, 0x00); // ADDR - 33423667 to 33423801
writeRegister(0x10, 0x5A); // ADDR - 33423811 to 33423950
writeRegister(0x11, 0x5A); // PEER - 33423960 to 33424100
writeRegister(0x12, 0x00); // PEER - 33424112 to 33424247
writeRegister(0x13, 0x5A); // PEER - 33424256 to 33424395
writeRegister(0x04, 0x02); // RX Enable - 33424405 to 33424540
writeRegister(0x02, 0x80); // Int1Msk - 33424552 to 33424685
writeRegister(0x03, 0x00); // Int2Msk - 33424699 to 33424832
writeRegister(0x00, 0xFF); // CS0 - 33424843 to 33424982
writeRegister(0x01, 0xFF); // CS1 - 33424996 to 33425140
delay(13); // Delay 13209 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33438216 to 33438349
writeRegister(0x00, 0xFF); // CS0 - 33438359 to 33438500
writeRegister(0x01, 0xFF); // CS1 - 33438512 to 33438650
writeRegister(0x0B, 0x0D); // RC Ack Config - 33438663 to 33438803
writeRegister(0x08, 0x31); // Unknown - 33438812 to 33438954
writeRegister(0x0C, 0x02); // Unknown - 33438960 to 33439094
writeRegister(0x00, 0xFF); // CS0 - 33439109 to 33439250
writeRegister(0x01, 0xFF); // CS1 - 33439262 to 33439400
writeRegister(0x07, 0x1A); // Channel Selection - 33439418 to 33439553
writeRegister(0x0E, 0x5A); // ADDR - 33439568 to 33439703
writeRegister(0x0F, 0x00); // ADDR - 33439717 to 33439851
writeRegister(0x10, 0x5A); // ADDR - 33439865 to 33440000
writeRegister(0x11, 0x5A); // PEER - 33440014 to 33440149
writeRegister(0x12, 0x00); // PEER - 33440163 to 33440296
writeRegister(0x13, 0x5A); // PEER - 33440310 to 33440445
writeRegister(0x14, 0x1F); // TX Length - 33440459 to 33440602
writeRegister(0x02, 0x40); // Int1Msk - 33440608 to 33440742
writeRegister(0x03, 0x00); // Int2Msk - 33440755 to 33440889
writeRegister(0x00, 0xFF); // CS0 - 33440899 to 33441040
writeRegister(0x01, 0xFF); // CS1 - 33441052 to 33441196
writeRegister(0x16, 0xC0); // FIFO CTRL - 33441204 to 33441342
writeRegister(0x40, 0x04); // TX Buffer - 33441352 to 33441493
writeRegister(0x41, 0x09); // TX Buffer - 33441499 to 33441633
writeRegister(0x44, 0x23); // TX Buffer - 33441647 to 33441783
writeRegister(0x45, 0x01); // TX Buffer - 33441795 to 33441931
writeRegister(0x46, 0x13); // TX Buffer - 33441943 to 33442080
writeRegister(0x04, 0x07); // TX - 33442092 to 33442228
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33454273 to 33454406
writeRegister(0x00, 0xFF); // CS0 - 33454420 to 33454556
writeRegister(0x01, 0xFF); // CS1 - 33454570 to 33454711
writeRegister(0x0B, 0x1D); // RC Ack Config - 33454725 to 33454862
writeRegister(0x16, 0x10); // FIFO CTRL - 33454875 to 33455009
writeRegister(0x00, 0xFF); // CS0 - 33455023 to 33455166
writeRegister(0x01, 0xFF); // CS1 - 33455172 to 33455314
writeRegister(0x07, 0x1A); // Channel Selection - 33455328 to 33455467
writeRegister(0x0E, 0x5A); // ADDR - 33455478 to 33455617
writeRegister(0x0F, 0x00); // ADDR - 33455631 to 33455765
writeRegister(0x10, 0x5A); // ADDR - 33455779 to 33455913
writeRegister(0x11, 0x5A); // PEER - 33455927 to 33456062
writeRegister(0x12, 0x00); // PEER - 33456076 to 33456209
writeRegister(0x13, 0x5A); // PEER - 33456220 to 33456359
writeRegister(0x04, 0x02); // RX Enable - 33456373 to 33456506
writeRegister(0x02, 0x80); // Int1Msk - 33456516 to 33456649
writeRegister(0x03, 0x00); // Int2Msk - 33456663 to 33456796
writeRegister(0x00, 0xFF); // CS0 - 33456810 to 33456946
writeRegister(0x01, 0xFF); // CS1 - 33456960 to 33457100
delay(13); // Delay 13370 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33470337 to 33470470
writeRegister(0x00, 0xFF); // CS0 - 33470483 to 33470621
writeRegister(0x01, 0xFF); // CS1 - 33470633 to 33470773
writeRegister(0x0B, 0x0D); // RC Ack Config - 33470788 to 33470924
writeRegister(0x08, 0x31); // Unknown - 33470937 to 33471072
writeRegister(0x0C, 0x02); // Unknown - 33471085 to 33471218
writeRegister(0x00, 0xFF); // CS0 - 33471234 to 33471371
writeRegister(0x01, 0xFF); // CS1 - 33471383 to 33471525
writeRegister(0x07, 0x1A); // Channel Selection - 33471539 to 33471674
writeRegister(0x0E, 0x5A); // ADDR - 33471689 to 33471828
writeRegister(0x0F, 0x00); // ADDR - 33471838 to 33471976
writeRegister(0x10, 0x5A); // ADDR - 33471986 to 33472124
writeRegister(0x11, 0x5A); // PEER - 33472135 to 33472273
writeRegister(0x12, 0x00); // PEER - 33472284 to 33472417
writeRegister(0x13, 0x5A); // PEER - 33472431 to 33472570
writeRegister(0x14, 0x1F); // TX Length - 33472580 to 33472719
writeRegister(0x02, 0x40); // Int1Msk - 33472729 to 33472869
writeRegister(0x03, 0x00); // Int2Msk - 33472876 to 33473010
writeRegister(0x00, 0xFF); // CS0 - 33473023 to 33473167
writeRegister(0x01, 0xFF); // CS1 - 33473173 to 33473313
writeRegister(0x16, 0xC0); // FIFO CTRL - 33473328 to 33473463
writeRegister(0x40, 0x04); // TX Buffer - 33473477 to 33473610
writeRegister(0x41, 0x09); // TX Buffer - 33473620 to 33473759
writeRegister(0x44, 0x23); // TX Buffer - 33473768 to 33473906
writeRegister(0x45, 0x01); // TX Buffer - 33473917 to 33474058
writeRegister(0x46, 0x13); // TX Buffer - 33474065 to 33474203
writeRegister(0x04, 0x07); // TX - 33474213 to 33474355
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33486250 to 33486379
writeRegister(0x00, 0xFF); // CS0 - 33486393 to 33486532
writeRegister(0x01, 0xFF); // CS1 - 33486543 to 33486684
writeRegister(0x0B, 0x1D); // RC Ack Config - 33486698 to 33486837
writeRegister(0x16, 0x10); // FIFO CTRL - 33486847 to 33486985
writeRegister(0x00, 0xFF); // CS0 - 33486995 to 33487136
writeRegister(0x01, 0xFF); // CS1 - 33487149 to 33487285
writeRegister(0x07, 0x1A); // Channel Selection - 33487305 to 33487440
writeRegister(0x0E, 0x5A); // ADDR - 33487454 to 33487590
writeRegister(0x0F, 0x00); // ADDR - 33487604 to 33487738
writeRegister(0x10, 0x5A); // ADDR - 33487752 to 33487886
writeRegister(0x11, 0x5A); // PEER - 33487900 to 33488035
writeRegister(0x12, 0x00); // PEER - 33488049 to 33488182
writeRegister(0x13, 0x5A); // PEER - 33488196 to 33488332
writeRegister(0x04, 0x02); // RX Enable - 33488345 to 33488479
writeRegister(0x02, 0x80); // Int1Msk - 33488492 to 33488626
writeRegister(0x03, 0x00); // Int2Msk - 33488636 to 33488769
writeRegister(0x00, 0xFF); // CS0 - 33488783 to 33488927
writeRegister(0x01, 0xFF); // CS1 - 33488933 to 33489074
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33502302 to 33502436
writeRegister(0x00, 0xFF); // CS0 - 33502448 to 33502589
writeRegister(0x01, 0xFF); // CS1 - 33502598 to 33502738
writeRegister(0x0B, 0x0D); // RC Ack Config - 33502752 to 33502889
writeRegister(0x08, 0x31); // Unknown - 33502901 to 33503037
writeRegister(0x0C, 0x02); // Unknown - 33503049 to 33503183
writeRegister(0x00, 0xFF); // CS0 - 33503198 to 33503339
writeRegister(0x01, 0xFF); // CS1 - 33503348 to 33503488
writeRegister(0x07, 0x1A); // Channel Selection - 33503504 to 33503643
writeRegister(0x0E, 0x5A); // ADDR - 33503654 to 33503793
writeRegister(0x0F, 0x00); // ADDR - 33503807 to 33503941
writeRegister(0x10, 0x5A); // ADDR - 33503954 to 33504089
writeRegister(0x11, 0x5A); // PEER - 33504103 to 33504238
writeRegister(0x12, 0x00); // PEER - 33504252 to 33504385
writeRegister(0x13, 0x5A); // PEER - 33504395 to 33504536
writeRegister(0x14, 0x1F); // TX Length - 33504548 to 33504685
writeRegister(0x02, 0x40); // Int1Msk - 33504698 to 33504831
writeRegister(0x03, 0x00); // Int2Msk - 33504841 to 33504982
writeRegister(0x00, 0xFF); // CS0 - 33504988 to 33505129
writeRegister(0x01, 0xFF); // CS1 - 33505138 to 33505278
writeRegister(0x16, 0xC0); // FIFO CTRL - 33505293 to 33505434
writeRegister(0x40, 0x04); // TX Buffer - 33505441 to 33505575
writeRegister(0x41, 0x09); // TX Buffer - 33505588 to 33505724
writeRegister(0x44, 0x23); // TX Buffer - 33505736 to 33505871
writeRegister(0x45, 0x01); // TX Buffer - 33505885 to 33506020
writeRegister(0x46, 0x13); // TX Buffer - 33506033 to 33506169
writeRegister(0x04, 0x07); // TX - 33506182 to 33506317
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33518363 to 33518497
writeRegister(0x00, 0xFF); // CS0 - 33518506 to 33518645
writeRegister(0x01, 0xFF); // CS1 - 33518659 to 33518803
writeRegister(0x0B, 0x1D); // RC Ack Config - 33518811 to 33518950
writeRegister(0x16, 0x10); // FIFO CTRL - 33518964 to 33519098
writeRegister(0x00, 0xFF); // CS0 - 33519112 to 33519248
writeRegister(0x01, 0xFF); // CS1 - 33519262 to 33519403
writeRegister(0x07, 0x1A); // Channel Selection - 33519418 to 33519553
writeRegister(0x0E, 0x5A); // ADDR - 33519567 to 33519706
writeRegister(0x0F, 0x00); // ADDR - 33519717 to 33519854
writeRegister(0x10, 0x5A); // ADDR - 33519865 to 33520003
writeRegister(0x11, 0x5A); // PEER - 33520013 to 33520152
writeRegister(0x12, 0x00); // PEER - 33520162 to 33520295
writeRegister(0x13, 0x5A); // PEER - 33520309 to 33520448
writeRegister(0x04, 0x02); // RX Enable - 33520458 to 33520592
writeRegister(0x02, 0x80); // Int1Msk - 33520605 to 33520739
writeRegister(0x03, 0x00); // Int2Msk - 33520752 to 33520886
writeRegister(0x00, 0xFF); // CS0 - 33520896 to 33521037
writeRegister(0x01, 0xFF); // CS1 - 33521049 to 33521187
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33534269 to 33534398
writeRegister(0x00, 0xFF); // CS0 - 33534412 to 33534553
writeRegister(0x01, 0xFF); // CS1 - 33534562 to 33534702
writeRegister(0x0B, 0x0D); // RC Ack Config - 33534716 to 33534853
writeRegister(0x08, 0x31); // Unknown - 33534865 to 33534999
writeRegister(0x0C, 0x02); // Unknown - 33535013 to 33535147
writeRegister(0x00, 0xFF); // CS0 - 33535162 to 33535303
writeRegister(0x01, 0xFF); // CS1 - 33535312 to 33535452
writeRegister(0x07, 0x1A); // Channel Selection - 33535468 to 33535606
writeRegister(0x0E, 0x5A); // ADDR - 33535621 to 33535757
writeRegister(0x0F, 0x00); // ADDR - 33535770 to 33535905
writeRegister(0x10, 0x5A); // ADDR - 33535918 to 33536053
writeRegister(0x11, 0x5A); // PEER - 33536067 to 33536202
writeRegister(0x12, 0x00); // PEER - 33536216 to 33536349
writeRegister(0x13, 0x5A); // PEER - 33536359 to 33536498
writeRegister(0x14, 0x1F); // TX Length - 33536512 to 33536649
writeRegister(0x02, 0x40); // Int1Msk - 33536662 to 33536795
writeRegister(0x03, 0x00); // Int2Msk - 33536809 to 33536942
writeRegister(0x00, 0xFF); // CS0 - 33536952 to 33537093
writeRegister(0x01, 0xFF); // CS1 - 33537105 to 33537242
writeRegister(0x16, 0xC0); // FIFO CTRL - 33537257 to 33537395
writeRegister(0x40, 0x04); // TX Buffer - 33537405 to 33537538
writeRegister(0x41, 0x09); // TX Buffer - 33537552 to 33537686
writeRegister(0x44, 0x23); // TX Buffer - 33537700 to 33537836
writeRegister(0x45, 0x01); // TX Buffer - 33537849 to 33537984
writeRegister(0x46, 0x13); // TX Buffer - 33537997 to 33538133
writeRegister(0x04, 0x07); // TX - 33538146 to 33538281
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33550327 to 33550459
writeRegister(0x00, 0xFF); // CS0 - 33550470 to 33550609
writeRegister(0x01, 0xFF); // CS1 - 33550623 to 33550767
writeRegister(0x0B, 0x1D); // RC Ack Config - 33550778 to 33550915
writeRegister(0x16, 0x10); // FIFO CTRL - 33550928 to 33551062
writeRegister(0x00, 0xFF); // CS0 - 33551076 to 33551213
writeRegister(0x01, 0xFF); // CS1 - 33551226 to 33551367
writeRegister(0x07, 0x1A); // Channel Selection - 33551381 to 33551517
writeRegister(0x0E, 0x5A); // ADDR - 33551531 to 33551670
writeRegister(0x0F, 0x00); // ADDR - 33551680 to 33551818
writeRegister(0x10, 0x5A); // ADDR - 33551828 to 33551967
writeRegister(0x11, 0x5A); // PEER - 33551977 to 33552117
writeRegister(0x12, 0x00); // PEER - 33552126 to 33552259
writeRegister(0x13, 0x5A); // PEER - 33552273 to 33552412
writeRegister(0x04, 0x02); // RX Enable - 33552422 to 33552555
writeRegister(0x02, 0x80); // Int1Msk - 33552569 to 33552702
writeRegister(0x03, 0x00); // Int2Msk - 33552716 to 33552849
writeRegister(0x00, 0xFF); // CS0 - 33552860 to 33552999
writeRegister(0x01, 0xFF); // CS1 - 33553013 to 33553151
delay(13); // Delay 13217 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33566236 to 33566368
writeRegister(0x00, 0xFF); // CS0 - 33566382 to 33566526
writeRegister(0x01, 0xFF); // CS1 - 33566532 to 33566673
writeRegister(0x0B, 0x0D); // RC Ack Config - 33566686 to 33566821
writeRegister(0x08, 0x31); // Unknown - 33566835 to 33566969
writeRegister(0x0C, 0x02); // Unknown - 33566983 to 33567117
writeRegister(0x00, 0xFF); // CS0 - 33567132 to 33567276
writeRegister(0x01, 0xFF); // CS1 - 33567282 to 33567422
writeRegister(0x07, 0x1A); // Channel Selection - 33567438 to 33567579
writeRegister(0x0E, 0x5A); // ADDR - 33567587 to 33567727
writeRegister(0x0F, 0x00); // ADDR - 33567740 to 33567876
writeRegister(0x10, 0x5A); // ADDR - 33567885 to 33568023
writeRegister(0x11, 0x5A); // PEER - 33568033 to 33568172
writeRegister(0x12, 0x00); // PEER - 33568186 to 33568319
writeRegister(0x13, 0x5A); // PEER - 33568329 to 33568468
writeRegister(0x14, 0x1F); // TX Length - 33568479 to 33568619
writeRegister(0x02, 0x40); // Int1Msk - 33568631 to 33568765
writeRegister(0x03, 0x00); // Int2Msk - 33568775 to 33568908
writeRegister(0x00, 0xFF); // CS0 - 33568922 to 33569063
writeRegister(0x01, 0xFF); // CS1 - 33569072 to 33569213
writeRegister(0x16, 0xC0); // FIFO CTRL - 33569227 to 33569361
writeRegister(0x40, 0x04); // TX Buffer - 33569375 to 33569508
writeRegister(0x41, 0x09); // TX Buffer - 33569522 to 33569656
writeRegister(0x44, 0x23); // TX Buffer - 33569670 to 33569806
writeRegister(0x45, 0x01); // TX Buffer - 33569819 to 33569954
writeRegister(0x46, 0x13); // TX Buffer - 33569963 to 33570103
writeRegister(0x04, 0x07); // TX - 33570115 to 33570251
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33582297 to 33582429
writeRegister(0x00, 0xFF); // CS0 - 33582440 to 33582579
writeRegister(0x01, 0xFF); // CS1 - 33582593 to 33582731
writeRegister(0x0B, 0x1D); // RC Ack Config - 33582745 to 33582885
writeRegister(0x16, 0x10); // FIFO CTRL - 33582898 to 33583032
writeRegister(0x00, 0xFF); // CS0 - 33583042 to 33583183
writeRegister(0x01, 0xFF); // CS1 - 33583196 to 33583340
writeRegister(0x07, 0x1A); // Channel Selection - 33583351 to 33583488
writeRegister(0x0E, 0x5A); // ADDR - 33583501 to 33583643
writeRegister(0x0F, 0x00); // ADDR - 33583650 to 33583785
writeRegister(0x10, 0x5A); // ADDR - 33583798 to 33583933
writeRegister(0x11, 0x5A); // PEER - 33583947 to 33584088
writeRegister(0x12, 0x00); // PEER - 33584096 to 33584229
writeRegister(0x13, 0x5A); // PEER - 33584243 to 33584378
writeRegister(0x04, 0x02); // RX Enable - 33584392 to 33584525
writeRegister(0x02, 0x80); // Int1Msk - 33584539 to 33584672
writeRegister(0x03, 0x00); // Int2Msk - 33584683 to 33584816
writeRegister(0x00, 0xFF); // CS0 - 33584830 to 33584969
writeRegister(0x01, 0xFF); // CS1 - 33584980 to 33585121
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33598352 to 33598481
writeRegister(0x00, 0xFF); // CS0 - 33598495 to 33598636
writeRegister(0x01, 0xFF); // CS1 - 33598645 to 33598785
writeRegister(0x0B, 0x0D); // RC Ack Config - 33598799 to 33598934
writeRegister(0x08, 0x31); // Unknown - 33598948 to 33599082
writeRegister(0x0C, 0x02); // Unknown - 33599096 to 33599230
writeRegister(0x00, 0xFF); // CS0 - 33599245 to 33599386
writeRegister(0x01, 0xFF); // CS1 - 33599395 to 33599535
writeRegister(0x07, 0x1A); // Channel Selection - 33599551 to 33599689
writeRegister(0x0E, 0x5A); // ADDR - 33599704 to 33599840
writeRegister(0x0F, 0x00); // ADDR - 33599853 to 33599989
writeRegister(0x10, 0x5A); // ADDR - 33600001 to 33600136
writeRegister(0x11, 0x5A); // PEER - 33600150 to 33600285
writeRegister(0x12, 0x00); // PEER - 33600299 to 33600432
writeRegister(0x13, 0x5A); // PEER - 33600442 to 33600581
writeRegister(0x14, 0x1F); // TX Length - 33600595 to 33600732
writeRegister(0x02, 0x40); // Int1Msk - 33600744 to 33600878
writeRegister(0x03, 0x00); // Int2Msk - 33600891 to 33601025
writeRegister(0x00, 0xFF); // CS0 - 33601035 to 33601176
writeRegister(0x01, 0xFF); // CS1 - 33601188 to 33601325
writeRegister(0x16, 0xC0); // FIFO CTRL - 33601340 to 33601478
writeRegister(0x40, 0x04); // TX Buffer - 33601488 to 33601621
writeRegister(0x41, 0x09); // TX Buffer - 33601635 to 33601769
writeRegister(0x44, 0x23); // TX Buffer - 33601783 to 33601919
writeRegister(0x45, 0x01); // TX Buffer - 33601932 to 33602067
writeRegister(0x46, 0x13); // TX Buffer - 33602080 to 33602216
writeRegister(0x04, 0x07); // TX - 33602228 to 33602364
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33614261 to 33614394
writeRegister(0x00, 0xFF); // CS0 - 33614408 to 33614544
writeRegister(0x01, 0xFF); // CS1 - 33614558 to 33614699
writeRegister(0x0B, 0x1D); // RC Ack Config - 33614713 to 33614850
writeRegister(0x16, 0x10); // FIFO CTRL - 33614863 to 33614997
writeRegister(0x00, 0xFF); // CS0 - 33615010 to 33615148
writeRegister(0x01, 0xFF); // CS1 - 33615160 to 33615300
writeRegister(0x07, 0x1A); // Channel Selection - 33615316 to 33615451
writeRegister(0x0E, 0x5A); // ADDR - 33615466 to 33615605
writeRegister(0x0F, 0x00); // ADDR - 33615615 to 33615753
writeRegister(0x10, 0x5A); // ADDR - 33615763 to 33615901
writeRegister(0x11, 0x5A); // PEER - 33615912 to 33616050
writeRegister(0x12, 0x00); // PEER - 33616061 to 33616200
writeRegister(0x13, 0x5A); // PEER - 33616208 to 33616347
writeRegister(0x04, 0x02); // RX Enable - 33616357 to 33616490
writeRegister(0x02, 0x80); // Int1Msk - 33616504 to 33616637
writeRegister(0x03, 0x00); // Int2Msk - 33616651 to 33616784
writeRegister(0x00, 0xFF); // CS0 - 33616795 to 33616934
writeRegister(0x01, 0xFF); // CS1 - 33616948 to 33617092
delay(13); // Delay 13358 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33630317 to 33630450
writeRegister(0x00, 0xFF); // CS0 - 33630460 to 33630599
writeRegister(0x01, 0xFF); // CS1 - 33630613 to 33630757
writeRegister(0x0B, 0x0D); // RC Ack Config - 33630764 to 33630904
writeRegister(0x08, 0x31); // Unknown - 33630913 to 33631052
writeRegister(0x0C, 0x02); // Unknown - 33631061 to 33631195
writeRegister(0x00, 0xFF); // CS0 - 33631210 to 33631351
writeRegister(0x01, 0xFF); // CS1 - 33631363 to 33631507
writeRegister(0x07, 0x1A); // Channel Selection - 33631519 to 33631654
writeRegister(0x0E, 0x5A); // ADDR - 33631669 to 33631812
writeRegister(0x0F, 0x00); // ADDR - 33631818 to 33631952
writeRegister(0x10, 0x5A); // ADDR - 33631966 to 33632101
writeRegister(0x11, 0x5A); // PEER - 33632115 to 33632256
writeRegister(0x12, 0x00); // PEER - 33632263 to 33632397
writeRegister(0x13, 0x5A); // PEER - 33632410 to 33632546
writeRegister(0x14, 0x1F); // TX Length - 33632560 to 33632703
writeRegister(0x02, 0x40); // Int1Msk - 33632709 to 33632843
writeRegister(0x03, 0x00); // Int2Msk - 33632856 to 33632991
writeRegister(0x00, 0xFF); // CS0 - 33633003 to 33633139
writeRegister(0x01, 0xFF); // CS1 - 33633153 to 33633293
writeRegister(0x16, 0xC0); // FIFO CTRL - 33633308 to 33633443
writeRegister(0x40, 0x04); // TX Buffer - 33633456 to 33633590
writeRegister(0x41, 0x09); // TX Buffer - 33633600 to 33633742
writeRegister(0x44, 0x23); // TX Buffer - 33633748 to 33633890
writeRegister(0x45, 0x01); // TX Buffer - 33633896 to 33634032
writeRegister(0x46, 0x13); // TX Buffer - 33634044 to 33634187
writeRegister(0x04, 0x07); // TX - 33634193 to 33634329
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33646374 to 33646507
writeRegister(0x00, 0xFF); // CS0 - 33646521 to 33646665
writeRegister(0x01, 0xFF); // CS1 - 33646671 to 33646812
writeRegister(0x0B, 0x1D); // RC Ack Config - 33646826 to 33646969
writeRegister(0x16, 0x10); // FIFO CTRL - 33646976 to 33647110
writeRegister(0x00, 0xFF); // CS0 - 33647123 to 33647263
writeRegister(0x01, 0xFF); // CS1 - 33647273 to 33647413
writeRegister(0x07, 0x1A); // Channel Selection - 33647429 to 33647568
writeRegister(0x0E, 0x5A); // ADDR - 33647582 to 33647718
writeRegister(0x0F, 0x00); // ADDR - 33647732 to 33647866
writeRegister(0x10, 0x5A); // ADDR - 33647880 to 33648014
writeRegister(0x11, 0x5A); // PEER - 33648028 to 33648163
writeRegister(0x12, 0x00); // PEER - 33648177 to 33648310
writeRegister(0x13, 0x5A); // PEER - 33648321 to 33648460
writeRegister(0x04, 0x02); // RX Enable - 33648473 to 33648607
writeRegister(0x02, 0x80); // Int1Msk - 33648617 to 33648750
writeRegister(0x03, 0x00); // Int2Msk - 33648764 to 33648897
writeRegister(0x00, 0xFF); // CS0 - 33648911 to 33649047
writeRegister(0x01, 0xFF); // CS1 - 33649061 to 33649202
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33662281 to 33662413
writeRegister(0x00, 0xFF); // CS0 - 33662427 to 33662563
writeRegister(0x01, 0xFF); // CS1 - 33662577 to 33662717
writeRegister(0x0B, 0x0D); // RC Ack Config - 33662728 to 33662868
writeRegister(0x08, 0x31); // Unknown - 33662880 to 33663016
writeRegister(0x0C, 0x02); // Unknown - 33663025 to 33663162
writeRegister(0x00, 0xFF); // CS0 - 33663177 to 33663313
writeRegister(0x01, 0xFF); // CS1 - 33663327 to 33663467
writeRegister(0x07, 0x1A); // Channel Selection - 33663483 to 33663618
writeRegister(0x0E, 0x5A); // ADDR - 33663633 to 33663772
writeRegister(0x0F, 0x00); // ADDR - 33663782 to 33663924
writeRegister(0x10, 0x5A); // ADDR - 33663930 to 33664071
writeRegister(0x11, 0x5A); // PEER - 33664078 to 33664217
writeRegister(0x12, 0x00); // PEER - 33664227 to 33664361
writeRegister(0x13, 0x5A); // PEER - 33664374 to 33664516
writeRegister(0x14, 0x1F); // TX Length - 33664524 to 33664664
writeRegister(0x02, 0x40); // Int1Msk - 33664673 to 33664806
writeRegister(0x03, 0x00); // Int2Msk - 33664820 to 33664953
writeRegister(0x00, 0xFF); // CS0 - 33664967 to 33665103
writeRegister(0x01, 0xFF); // CS1 - 33665117 to 33665257
writeRegister(0x16, 0xC0); // FIFO CTRL - 33665272 to 33665408
writeRegister(0x40, 0x04); // TX Buffer - 33665420 to 33665555
writeRegister(0x41, 0x09); // TX Buffer - 33665564 to 33665704
writeRegister(0x44, 0x23); // TX Buffer - 33665712 to 33665854
writeRegister(0x45, 0x01); // TX Buffer - 33665860 to 33666002
writeRegister(0x46, 0x13); // TX Buffer - 33666008 to 33666151
writeRegister(0x04, 0x07); // TX - 33666157 to 33666299
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33678338 to 33678471
writeRegister(0x00, 0xFF); // CS0 - 33678485 to 33678628
writeRegister(0x01, 0xFF); // CS1 - 33678635 to 33678776
writeRegister(0x0B, 0x1D); // RC Ack Config - 33678790 to 33678933
writeRegister(0x16, 0x10); // FIFO CTRL - 33678939 to 33679080
writeRegister(0x00, 0xFF); // CS0 - 33679087 to 33679228
writeRegister(0x01, 0xFF); // CS1 - 33679237 to 33679377
writeRegister(0x07, 0x1A); // Channel Selection - 33679393 to 33679532
writeRegister(0x0E, 0x5A); // ADDR - 33679546 to 33679682
writeRegister(0x0F, 0x00); // ADDR - 33679696 to 33679830
writeRegister(0x10, 0x5A); // ADDR - 33679843 to 33679978
writeRegister(0x11, 0x5A); // PEER - 33679992 to 33680127
writeRegister(0x12, 0x00); // PEER - 33680141 to 33680274
writeRegister(0x13, 0x5A); // PEER - 33680288 to 33680425
writeRegister(0x04, 0x02); // RX Enable - 33680437 to 33680572
writeRegister(0x02, 0x80); // Int1Msk - 33680581 to 33680714
writeRegister(0x03, 0x00); // Int2Msk - 33680728 to 33680861
writeRegister(0x00, 0xFF); // CS0 - 33680875 to 33681012
writeRegister(0x01, 0xFF); // CS1 - 33681025 to 33681166
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33694244 to 33694377
writeRegister(0x00, 0xFF); // CS0 - 33694391 to 33694527
writeRegister(0x01, 0xFF); // CS1 - 33694541 to 33694682
writeRegister(0x0B, 0x0D); // RC Ack Config - 33694695 to 33694830
writeRegister(0x08, 0x31); // Unknown - 33694844 to 33694978
writeRegister(0x0C, 0x02); // Unknown - 33694992 to 33695126
writeRegister(0x00, 0xFF); // CS0 - 33695141 to 33695277
writeRegister(0x01, 0xFF); // CS1 - 33695291 to 33695432
writeRegister(0x07, 0x1A); // Channel Selection - 33695447 to 33695582
writeRegister(0x0E, 0x5A); // ADDR - 33695596 to 33695735
writeRegister(0x0F, 0x00); // ADDR - 33695746 to 33695883
writeRegister(0x10, 0x5A); // ADDR - 33695894 to 33696032
writeRegister(0x11, 0x5A); // PEER - 33696042 to 33696181
writeRegister(0x12, 0x00); // PEER - 33696191 to 33696324
writeRegister(0x13, 0x5A); // PEER - 33696338 to 33696477
writeRegister(0x14, 0x1F); // TX Length - 33696488 to 33696628
writeRegister(0x02, 0x40); // Int1Msk - 33696637 to 33696778
writeRegister(0x03, 0x00); // Int2Msk - 33696784 to 33696917
writeRegister(0x00, 0xFF); // CS0 - 33696931 to 33697075
writeRegister(0x01, 0xFF); // CS1 - 33697081 to 33697222
writeRegister(0x16, 0xC0); // FIFO CTRL - 33697236 to 33697370
writeRegister(0x40, 0x04); // TX Buffer - 33697384 to 33697517
writeRegister(0x41, 0x09); // TX Buffer - 33697528 to 33697665
writeRegister(0x44, 0x23); // TX Buffer - 33697676 to 33697815
writeRegister(0x45, 0x01); // TX Buffer - 33697824 to 33697966
writeRegister(0x46, 0x13); // TX Buffer - 33697972 to 33698112
writeRegister(0x04, 0x07); // TX - 33698121 to 33698263
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33710302 to 33710435
writeRegister(0x00, 0xFF); // CS0 - 33710449 to 33710588
writeRegister(0x01, 0xFF); // CS1 - 33710598 to 33710740
writeRegister(0x0B, 0x1D); // RC Ack Config - 33710754 to 33710894
writeRegister(0x16, 0x10); // FIFO CTRL - 33710903 to 33711041
writeRegister(0x00, 0xFF); // CS0 - 33711051 to 33711192
writeRegister(0x01, 0xFF); // CS1 - 33711204 to 33711341
writeRegister(0x07, 0x1A); // Channel Selection - 33711357 to 33711495
writeRegister(0x0E, 0x5A); // ADDR - 33711510 to 33711646
writeRegister(0x0F, 0x00); // ADDR - 33711659 to 33711794
writeRegister(0x10, 0x5A); // ADDR - 33711807 to 33711942
writeRegister(0x11, 0x5A); // PEER - 33711956 to 33712091
writeRegister(0x12, 0x00); // PEER - 33712105 to 33712238
writeRegister(0x13, 0x5A); // PEER - 33712252 to 33712387
writeRegister(0x04, 0x02); // RX Enable - 33712401 to 33712534
writeRegister(0x02, 0x80); // Int1Msk - 33712548 to 33712681
writeRegister(0x03, 0x00); // Int2Msk - 33712692 to 33712825
writeRegister(0x00, 0xFF); // CS0 - 33712839 to 33712982
writeRegister(0x01, 0xFF); // CS1 - 33712989 to 33713130
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33726357 to 33726490
writeRegister(0x00, 0xFF); // CS0 - 33726504 to 33726648
writeRegister(0x01, 0xFF); // CS1 - 33726654 to 33726795
writeRegister(0x0B, 0x0D); // RC Ack Config - 33726808 to 33726943
writeRegister(0x08, 0x31); // Unknown - 33726957 to 33727091
writeRegister(0x0C, 0x02); // Unknown - 33727105 to 33727239
writeRegister(0x00, 0xFF); // CS0 - 33727254 to 33727398
writeRegister(0x01, 0xFF); // CS1 - 33727404 to 33727544
writeRegister(0x07, 0x1A); // Channel Selection - 33727560 to 33727698
writeRegister(0x0E, 0x5A); // ADDR - 33727709 to 33727850
writeRegister(0x0F, 0x00); // ADDR - 33727862 to 33727996
writeRegister(0x10, 0x5A); // ADDR - 33728010 to 33728145
writeRegister(0x11, 0x5A); // PEER - 33728159 to 33728294
writeRegister(0x12, 0x00); // PEER - 33728308 to 33728441
writeRegister(0x13, 0x5A); // PEER - 33728451 to 33728590
writeRegister(0x14, 0x1F); // TX Length - 33728604 to 33728741
writeRegister(0x02, 0x40); // Int1Msk - 33728753 to 33728887
writeRegister(0x03, 0x00); // Int2Msk - 33728897 to 33729030
writeRegister(0x00, 0xFF); // CS0 - 33729044 to 33729185
writeRegister(0x01, 0xFF); // CS1 - 33729194 to 33729335
writeRegister(0x16, 0xC0); // FIFO CTRL - 33729349 to 33729483
writeRegister(0x40, 0x04); // TX Buffer - 33729497 to 33729630
writeRegister(0x41, 0x09); // TX Buffer - 33729644 to 33729778
writeRegister(0x44, 0x23); // TX Buffer - 33729792 to 33729928
writeRegister(0x45, 0x01); // TX Buffer - 33729941 to 33730076
writeRegister(0x46, 0x13); // TX Buffer - 33730088 to 33730225
writeRegister(0x04, 0x07); // TX - 33730237 to 33730373
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33742270 to 33742403
writeRegister(0x00, 0xFF); // CS0 - 33742413 to 33742554
writeRegister(0x01, 0xFF); // CS1 - 33742567 to 33742711
writeRegister(0x0B, 0x1D); // RC Ack Config - 33742719 to 33742859
writeRegister(0x16, 0x10); // FIFO CTRL - 33742871 to 33743006
writeRegister(0x00, 0xFF); // CS0 - 33743019 to 33743157
writeRegister(0x01, 0xFF); // CS1 - 33743169 to 33743309
writeRegister(0x07, 0x1A); // Channel Selection - 33743325 to 33743460
writeRegister(0x0E, 0x5A); // ADDR - 33743475 to 33743614
writeRegister(0x0F, 0x00); // ADDR - 33743624 to 33743762
writeRegister(0x10, 0x5A); // ADDR - 33743772 to 33743910
writeRegister(0x11, 0x5A); // PEER - 33743921 to 33744059
writeRegister(0x12, 0x00); // PEER - 33744070 to 33744203
writeRegister(0x13, 0x5A); // PEER - 33744217 to 33744356
writeRegister(0x04, 0x02); // RX Enable - 33744366 to 33744499
writeRegister(0x02, 0x80); // Int1Msk - 33744513 to 33744646
writeRegister(0x03, 0x00); // Int2Msk - 33744660 to 33744793
writeRegister(0x00, 0xFF); // CS0 - 33744803 to 33744943
writeRegister(0x01, 0xFF); // CS1 - 33744957 to 33745093
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33758326 to 33758458
writeRegister(0x00, 0xFF); // CS0 - 33758469 to 33758608
writeRegister(0x01, 0xFF); // CS1 - 33758622 to 33758760
writeRegister(0x0B, 0x0D); // RC Ack Config - 33758773 to 33758916
writeRegister(0x08, 0x31); // Unknown - 33758922 to 33759064
writeRegister(0x0C, 0x02); // Unknown - 33759070 to 33759204
writeRegister(0x00, 0xFF); // CS0 - 33759219 to 33759358
writeRegister(0x01, 0xFF); // CS1 - 33759372 to 33759510
writeRegister(0x07, 0x1A); // Channel Selection - 33759525 to 33759663
writeRegister(0x0E, 0x5A); // ADDR - 33759678 to 33759813
writeRegister(0x0F, 0x00); // ADDR - 33759827 to 33759961
writeRegister(0x10, 0x5A); // ADDR - 33759975 to 33760110
writeRegister(0x11, 0x5A); // PEER - 33760123 to 33760259
writeRegister(0x12, 0x00); // PEER - 33760272 to 33760406
writeRegister(0x13, 0x5A); // PEER - 33760419 to 33760555
writeRegister(0x14, 0x1F); // TX Length - 33760569 to 33760706
writeRegister(0x02, 0x40); // Int1Msk - 33760718 to 33760851
writeRegister(0x03, 0x00); // Int2Msk - 33760865 to 33760998
writeRegister(0x00, 0xFF); // CS0 - 33761009 to 33761148
writeRegister(0x01, 0xFF); // CS1 - 33761162 to 33761306
writeRegister(0x16, 0xC0); // FIFO CTRL - 33761313 to 33761452
writeRegister(0x40, 0x04); // TX Buffer - 33761462 to 33761595
writeRegister(0x41, 0x09); // TX Buffer - 33761609 to 33761743
writeRegister(0x44, 0x23); // TX Buffer - 33761757 to 33761893
writeRegister(0x45, 0x01); // TX Buffer - 33761905 to 33762041
writeRegister(0x46, 0x13); // TX Buffer - 33762053 to 33762190
writeRegister(0x04, 0x07); // TX - 33762202 to 33762336
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33774383 to 33774516
writeRegister(0x00, 0xFF); // CS0 - 33774530 to 33774667
writeRegister(0x01, 0xFF); // CS1 - 33774680 to 33774821
writeRegister(0x0B, 0x1D); // RC Ack Config - 33774835 to 33774972
writeRegister(0x16, 0x10); // FIFO CTRL - 33774984 to 33775119
writeRegister(0x00, 0xFF); // CS0 - 33775132 to 33775276
writeRegister(0x01, 0xFF); // CS1 - 33775282 to 33775422
writeRegister(0x07, 0x1A); // Channel Selection - 33775438 to 33775577
writeRegister(0x0E, 0x5A); // ADDR - 33775588 to 33775727
writeRegister(0x0F, 0x00); // ADDR - 33775741 to 33775875
writeRegister(0x10, 0x5A); // ADDR - 33775885 to 33776023
writeRegister(0x11, 0x5A); // PEER - 33776034 to 33776172
writeRegister(0x12, 0x00); // PEER - 33776186 to 33776319
writeRegister(0x13, 0x5A); // PEER - 33776330 to 33776469
writeRegister(0x04, 0x02); // RX Enable - 33776479 to 33776620
writeRegister(0x02, 0x80); // Int1Msk - 33776626 to 33776759
writeRegister(0x03, 0x00); // Int2Msk - 33776773 to 33776906
writeRegister(0x00, 0xFF); // CS0 - 33776916 to 33777056
writeRegister(0x01, 0xFF); // CS1 - 33777070 to 33777214
delay(13); // Delay 13208 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33790290 to 33790422
writeRegister(0x00, 0xFF); // CS0 - 33790433 to 33790572
writeRegister(0x01, 0xFF); // CS1 - 33790586 to 33790730
writeRegister(0x0B, 0x0D); // RC Ack Config - 33790737 to 33790875
writeRegister(0x08, 0x31); // Unknown - 33790886 to 33791027
writeRegister(0x0C, 0x02); // Unknown - 33791034 to 33791167
writeRegister(0x00, 0xFF); // CS0 - 33791183 to 33791322
writeRegister(0x01, 0xFF); // CS1 - 33791336 to 33791480
writeRegister(0x07, 0x1A); // Channel Selection - 33791492 to 33791627
writeRegister(0x0E, 0x5A); // ADDR - 33791641 to 33791777
writeRegister(0x0F, 0x00); // ADDR - 33791791 to 33791925
writeRegister(0x10, 0x5A); // ADDR - 33791939 to 33792074
writeRegister(0x11, 0x5A); // PEER - 33792087 to 33792224
writeRegister(0x12, 0x00); // PEER - 33792236 to 33792369
writeRegister(0x13, 0x5A); // PEER - 33792383 to 33792519
writeRegister(0x14, 0x1F); // TX Length - 33792533 to 33792676
writeRegister(0x02, 0x40); // Int1Msk - 33792682 to 33792815
writeRegister(0x03, 0x00); // Int2Msk - 33792829 to 33792962
writeRegister(0x00, 0xFF); // CS0 - 33792976 to 33793112
writeRegister(0x01, 0xFF); // CS1 - 33793126 to 33793266
writeRegister(0x16, 0xC0); // FIFO CTRL - 33793281 to 33793415
writeRegister(0x40, 0x04); // TX Buffer - 33793429 to 33793562
writeRegister(0x41, 0x09); // TX Buffer - 33793573 to 33793708
writeRegister(0x44, 0x23); // TX Buffer - 33793721 to 33793855
writeRegister(0x45, 0x01); // TX Buffer - 33793869 to 33794003
writeRegister(0x46, 0x13); // TX Buffer - 33794017 to 33794152
writeRegister(0x04, 0x07); // TX - 33794166 to 33794300
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33806347 to 33806480
writeRegister(0x00, 0xFF); // CS0 - 33806494 to 33806631
writeRegister(0x01, 0xFF); // CS1 - 33806644 to 33806785
writeRegister(0x0B, 0x1D); // RC Ack Config - 33806799 to 33806936
writeRegister(0x16, 0x10); // FIFO CTRL - 33806948 to 33807084
writeRegister(0x00, 0xFF); // CS0 - 33807096 to 33807237
writeRegister(0x01, 0xFF); // CS1 - 33807246 to 33807386
writeRegister(0x07, 0x1A); // Channel Selection - 33807402 to 33807541
writeRegister(0x0E, 0x5A); // ADDR - 33807552 to 33807691
writeRegister(0x0F, 0x00); // ADDR - 33807704 to 33807839
writeRegister(0x10, 0x5A); // ADDR - 33807852 to 33807987
writeRegister(0x11, 0x5A); // PEER - 33808001 to 33808136
writeRegister(0x12, 0x00); // PEER - 33808150 to 33808283
writeRegister(0x13, 0x5A); // PEER - 33808293 to 33808432
writeRegister(0x04, 0x02); // RX Enable - 33808446 to 33808579
writeRegister(0x02, 0x80); // Int1Msk - 33808590 to 33808723
writeRegister(0x03, 0x00); // Int2Msk - 33808737 to 33808870
writeRegister(0x00, 0xFF); // CS0 - 33808884 to 33809021
writeRegister(0x01, 0xFF); // CS1 - 33809034 to 33809175
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33822253 to 33822386
writeRegister(0x00, 0xFF); // CS0 - 33822396 to 33822536
writeRegister(0x01, 0xFF); // CS1 - 33822550 to 33822694
writeRegister(0x0B, 0x0D); // RC Ack Config - 33822701 to 33822839
writeRegister(0x08, 0x31); // Unknown - 33822850 to 33822987
writeRegister(0x0C, 0x02); // Unknown - 33822998 to 33823139
writeRegister(0x00, 0xFF); // CS0 - 33823147 to 33823286
writeRegister(0x01, 0xFF); // CS1 - 33823300 to 33823444
writeRegister(0x07, 0x1A); // Channel Selection - 33823456 to 33823591
writeRegister(0x0E, 0x5A); // ADDR - 33823605 to 33823744
writeRegister(0x0F, 0x00); // ADDR - 33823755 to 33823889
writeRegister(0x10, 0x5A); // ADDR - 33823903 to 33824037
writeRegister(0x11, 0x5A); // PEER - 33824051 to 33824190
writeRegister(0x12, 0x00); // PEER - 33824200 to 33824333
writeRegister(0x13, 0x5A); // PEER - 33824347 to 33824483
writeRegister(0x14, 0x1F); // TX Length - 33824496 to 33824637
writeRegister(0x02, 0x40); // Int1Msk - 33824646 to 33824779
writeRegister(0x03, 0x00); // Int2Msk - 33824793 to 33824926
writeRegister(0x00, 0xFF); // CS0 - 33824940 to 33825076
writeRegister(0x01, 0xFF); // CS1 - 33825090 to 33825231
writeRegister(0x16, 0xC0); // FIFO CTRL - 33825245 to 33825379
writeRegister(0x40, 0x04); // TX Buffer - 33825393 to 33825526
writeRegister(0x41, 0x09); // TX Buffer - 33825537 to 33825678
writeRegister(0x44, 0x23); // TX Buffer - 33825685 to 33825827
writeRegister(0x45, 0x01); // TX Buffer - 33825833 to 33825967
writeRegister(0x46, 0x13); // TX Buffer - 33825981 to 33826124
writeRegister(0x04, 0x07); // TX - 33826130 to 33826264
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33838311 to 33838444
writeRegister(0x00, 0xFF); // CS0 - 33838458 to 33838601
writeRegister(0x01, 0xFF); // CS1 - 33838607 to 33838749
writeRegister(0x0B, 0x1D); // RC Ack Config - 33838763 to 33838906
writeRegister(0x16, 0x10); // FIFO CTRL - 33838912 to 33839046
writeRegister(0x00, 0xFF); // CS0 - 33839060 to 33839201
writeRegister(0x01, 0xFF); // CS1 - 33839210 to 33839350
writeRegister(0x07, 0x1A); // Channel Selection - 33839366 to 33839504
writeRegister(0x0E, 0x5A); // ADDR - 33839519 to 33839656
writeRegister(0x0F, 0x00); // ADDR - 33839668 to 33839804
writeRegister(0x10, 0x5A); // ADDR - 33839816 to 33839951
writeRegister(0x11, 0x5A); // PEER - 33839965 to 33840100
writeRegister(0x12, 0x00); // PEER - 33840114 to 33840247
writeRegister(0x13, 0x5A); // PEER - 33840257 to 33840396
writeRegister(0x04, 0x02); // RX Enable - 33840410 to 33840543
writeRegister(0x02, 0x80); // Int1Msk - 33840554 to 33840687
writeRegister(0x03, 0x00); // Int2Msk - 33840701 to 33840834
writeRegister(0x00, 0xFF); // CS0 - 33840848 to 33840985
writeRegister(0x01, 0xFF); // CS1 - 33840997 to 33841139
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33854366 to 33854499
writeRegister(0x00, 0xFF); // CS0 - 33854513 to 33854649
writeRegister(0x01, 0xFF); // CS1 - 33854663 to 33854804
writeRegister(0x0B, 0x0D); // RC Ack Config - 33854817 to 33854952
writeRegister(0x08, 0x31); // Unknown - 33854966 to 33855100
writeRegister(0x0C, 0x02); // Unknown - 33855114 to 33855248
writeRegister(0x00, 0xFF); // CS0 - 33855263 to 33855399
writeRegister(0x01, 0xFF); // CS1 - 33855413 to 33855554
writeRegister(0x07, 0x1A); // Channel Selection - 33855569 to 33855704
writeRegister(0x0E, 0x5A); // ADDR - 33855718 to 33855857
writeRegister(0x0F, 0x00); // ADDR - 33855868 to 33856005
writeRegister(0x10, 0x5A); // ADDR - 33856016 to 33856154
writeRegister(0x11, 0x5A); // PEER - 33856164 to 33856303
writeRegister(0x12, 0x00); // PEER - 33856313 to 33856454
writeRegister(0x13, 0x5A); // PEER - 33856460 to 33856599
writeRegister(0x14, 0x1F); // TX Length - 33856610 to 33856750
writeRegister(0x02, 0x40); // Int1Msk - 33856762 to 33856896
writeRegister(0x03, 0x00); // Int2Msk - 33856906 to 33857039
writeRegister(0x00, 0xFF); // CS0 - 33857053 to 33857197
writeRegister(0x01, 0xFF); // CS1 - 33857203 to 33857344
writeRegister(0x16, 0xC0); // FIFO CTRL - 33857358 to 33857492
writeRegister(0x40, 0x04); // TX Buffer - 33857506 to 33857639
writeRegister(0x41, 0x09); // TX Buffer - 33857653 to 33857787
writeRegister(0x44, 0x23); // TX Buffer - 33857798 to 33857937
writeRegister(0x45, 0x01); // TX Buffer - 33857946 to 33858085
writeRegister(0x46, 0x13); // TX Buffer - 33858094 to 33858234
writeRegister(0x04, 0x07); // TX - 33858243 to 33858382
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33870279 to 33870412
writeRegister(0x00, 0xFF); // CS0 - 33870422 to 33870563
writeRegister(0x01, 0xFF); // CS1 - 33870576 to 33870712
writeRegister(0x0B, 0x1D); // RC Ack Config - 33870728 to 33870868
writeRegister(0x16, 0x10); // FIFO CTRL - 33870880 to 33871015
writeRegister(0x00, 0xFF); // CS0 - 33871025 to 33871166
writeRegister(0x01, 0xFF); // CS1 - 33871178 to 33871322
writeRegister(0x07, 0x1A); // Channel Selection - 33871334 to 33871469
writeRegister(0x0E, 0x5A); // ADDR - 33871484 to 33871627
writeRegister(0x0F, 0x00); // ADDR - 33871633 to 33871767
writeRegister(0x10, 0x5A); // ADDR - 33871781 to 33871916
writeRegister(0x11, 0x5A); // PEER - 33871930 to 33872071
writeRegister(0x12, 0x00); // PEER - 33872078 to 33872212
writeRegister(0x13, 0x5A); // PEER - 33872225 to 33872361
writeRegister(0x04, 0x02); // RX Enable - 33872375 to 33872508
writeRegister(0x02, 0x80); // Int1Msk - 33872522 to 33872655
writeRegister(0x03, 0x00); // Int2Msk - 33872665 to 33872799
writeRegister(0x00, 0xFF); // CS0 - 33872812 to 33872953
writeRegister(0x01, 0xFF); // CS1 - 33872962 to 33873102
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33886335 to 33886464
writeRegister(0x00, 0xFF); // CS0 - 33886478 to 33886617
writeRegister(0x01, 0xFF); // CS1 - 33886628 to 33886769
writeRegister(0x0B, 0x0D); // RC Ack Config - 33886782 to 33886917
writeRegister(0x08, 0x31); // Unknown - 33886931 to 33887065
writeRegister(0x0C, 0x02); // Unknown - 33887079 to 33887213
writeRegister(0x00, 0xFF); // CS0 - 33887228 to 33887367
writeRegister(0x01, 0xFF); // CS1 - 33887378 to 33887519
writeRegister(0x07, 0x1A); // Channel Selection - 33887533 to 33887672
writeRegister(0x0E, 0x5A); // ADDR - 33887687 to 33887822
writeRegister(0x0F, 0x00); // ADDR - 33887836 to 33887970
writeRegister(0x10, 0x5A); // ADDR - 33887984 to 33888119
writeRegister(0x11, 0x5A); // PEER - 33888132 to 33888268
writeRegister(0x12, 0x00); // PEER - 33888281 to 33888415
writeRegister(0x13, 0x5A); // PEER - 33888425 to 33888564
writeRegister(0x14, 0x1F); // TX Length - 33888578 to 33888713
writeRegister(0x02, 0x40); // Int1Msk - 33888727 to 33888860
writeRegister(0x03, 0x00); // Int2Msk - 33888874 to 33889007
writeRegister(0x00, 0xFF); // CS0 - 33889018 to 33889157
writeRegister(0x01, 0xFF); // CS1 - 33889171 to 33889309
writeRegister(0x16, 0xC0); // FIFO CTRL - 33889322 to 33889461
writeRegister(0x40, 0x04); // TX Buffer - 33889471 to 33889604
writeRegister(0x41, 0x09); // TX Buffer - 33889618 to 33889752
writeRegister(0x44, 0x23); // TX Buffer - 33889766 to 33889902
writeRegister(0x45, 0x01); // TX Buffer - 33889914 to 33890048
writeRegister(0x46, 0x13); // TX Buffer - 33890062 to 33890197
writeRegister(0x04, 0x07); // TX - 33890211 to 33890345
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33902392 to 33902525
writeRegister(0x00, 0xFF); // CS0 - 33902535 to 33902676
writeRegister(0x01, 0xFF); // CS1 - 33902689 to 33902833
writeRegister(0x0B, 0x1D); // RC Ack Config - 33902844 to 33902981
writeRegister(0x16, 0x10); // FIFO CTRL - 33902993 to 33903128
writeRegister(0x00, 0xFF); // CS0 - 33903141 to 33903279
writeRegister(0x01, 0xFF); // CS1 - 33903291 to 33903431
writeRegister(0x07, 0x1A); // Channel Selection - 33903447 to 33903582
writeRegister(0x0E, 0x5A); // ADDR - 33903597 to 33903736
writeRegister(0x0F, 0x00); // ADDR - 33903746 to 33903884
writeRegister(0x10, 0x5A); // ADDR - 33903894 to 33904032
writeRegister(0x11, 0x5A); // PEER - 33904043 to 33904181
writeRegister(0x12, 0x00); // PEER - 33904191 to 33904325
writeRegister(0x13, 0x5A); // PEER - 33904338 to 33904478
writeRegister(0x04, 0x02); // RX Enable - 33904488 to 33904621
writeRegister(0x02, 0x80); // Int1Msk - 33904635 to 33904768
writeRegister(0x03, 0x00); // Int2Msk - 33904782 to 33904915
writeRegister(0x00, 0xFF); // CS0 - 33904925 to 33905066
writeRegister(0x01, 0xFF); // CS1 - 33905079 to 33905215
delay(13); // Delay 13216 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33918298 to 33918431
writeRegister(0x00, 0xFF); // CS0 - 33918442 to 33918581
writeRegister(0x01, 0xFF); // CS1 - 33918595 to 33918733
writeRegister(0x0B, 0x0D); // RC Ack Config - 33918746 to 33918888
writeRegister(0x08, 0x31); // Unknown - 33918895 to 33919030
writeRegister(0x0C, 0x02); // Unknown - 33919043 to 33919176
writeRegister(0x00, 0xFF); // CS0 - 33919192 to 33919331
writeRegister(0x01, 0xFF); // CS1 - 33919345 to 33919483
writeRegister(0x07, 0x1A); // Channel Selection - 33919497 to 33919636
writeRegister(0x0E, 0x5A); // ADDR - 33919650 to 33919786
writeRegister(0x0F, 0x00); // ADDR - 33919800 to 33919934
writeRegister(0x10, 0x5A); // ADDR - 33919948 to 33920082
writeRegister(0x11, 0x5A); // PEER - 33920096 to 33920231
writeRegister(0x12, 0x00); // PEER - 33920245 to 33920378
writeRegister(0x13, 0x5A); // PEER - 33920392 to 33920528
writeRegister(0x14, 0x1F); // TX Length - 33920542 to 33920677
writeRegister(0x02, 0x40); // Int1Msk - 33920691 to 33920824
writeRegister(0x03, 0x00); // Int2Msk - 33920838 to 33920971
writeRegister(0x00, 0xFF); // CS0 - 33920982 to 33921121
writeRegister(0x01, 0xFF); // CS1 - 33921135 to 33921279
writeRegister(0x16, 0xC0); // FIFO CTRL - 33921286 to 33921424
writeRegister(0x40, 0x04); // TX Buffer - 33921435 to 33921568
writeRegister(0x41, 0x09); // TX Buffer - 33921582 to 33921717
writeRegister(0x44, 0x23); // TX Buffer - 33921730 to 33921864
writeRegister(0x45, 0x01); // TX Buffer - 33921878 to 33922012
writeRegister(0x46, 0x13); // TX Buffer - 33922026 to 33922161
writeRegister(0x04, 0x07); // TX - 33922175 to 33922309
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33934356 to 33934489
writeRegister(0x00, 0xFF); // CS0 - 33934503 to 33934640
writeRegister(0x01, 0xFF); // CS1 - 33934653 to 33934794
writeRegister(0x0B, 0x1D); // RC Ack Config - 33934808 to 33934943
writeRegister(0x16, 0x10); // FIFO CTRL - 33934957 to 33935091
writeRegister(0x00, 0xFF); // CS0 - 33935105 to 33935249
writeRegister(0x01, 0xFF); // CS1 - 33935255 to 33935395
writeRegister(0x07, 0x1A); // Channel Selection - 33935411 to 33935552
writeRegister(0x0E, 0x5A); // ADDR - 33935561 to 33935700
writeRegister(0x0F, 0x00); // ADDR - 33935713 to 33935848
writeRegister(0x10, 0x5A); // ADDR - 33935858 to 33935996
writeRegister(0x11, 0x5A); // PEER - 33936006 to 33936145
writeRegister(0x12, 0x00); // PEER - 33936159 to 33936292
writeRegister(0x13, 0x5A); // PEER - 33936302 to 33936441
writeRegister(0x04, 0x02); // RX Enable - 33936452 to 33936585
writeRegister(0x02, 0x80); // Int1Msk - 33936599 to 33936732
writeRegister(0x03, 0x00); // Int2Msk - 33936746 to 33936879
writeRegister(0x00, 0xFF); // CS0 - 33936889 to 33937030
writeRegister(0x01, 0xFF); // CS1 - 33937043 to 33937187
delay(13); // Delay 13208 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33950262 to 33950395
writeRegister(0x00, 0xFF); // CS0 - 33950405 to 33950546
writeRegister(0x01, 0xFF); // CS1 - 33950559 to 33950695
writeRegister(0x0B, 0x0D); // RC Ack Config - 33950710 to 33950848
writeRegister(0x08, 0x31); // Unknown - 33950859 to 33951000
writeRegister(0x0C, 0x02); // Unknown - 33951007 to 33951140
writeRegister(0x00, 0xFF); // CS0 - 33951155 to 33951295
writeRegister(0x01, 0xFF); // CS1 - 33951309 to 33951445
writeRegister(0x07, 0x1A); // Channel Selection - 33951465 to 33951600
writeRegister(0x0E, 0x5A); // ADDR - 33951614 to 33951750
writeRegister(0x0F, 0x00); // ADDR - 33951764 to 33951898
writeRegister(0x10, 0x5A); // ADDR - 33951912 to 33952046
writeRegister(0x11, 0x5A); // PEER - 33952060 to 33952195
writeRegister(0x12, 0x00); // PEER - 33952209 to 33952342
writeRegister(0x13, 0x5A); // PEER - 33952356 to 33952492
writeRegister(0x14, 0x1F); // TX Length - 33952505 to 33952649
writeRegister(0x02, 0x40); // Int1Msk - 33952655 to 33952788
writeRegister(0x03, 0x00); // Int2Msk - 33952802 to 33952935
writeRegister(0x00, 0xFF); // CS0 - 33952945 to 33953086
writeRegister(0x01, 0xFF); // CS1 - 33953099 to 33953243
writeRegister(0x16, 0xC0); // FIFO CTRL - 33953250 to 33953388
writeRegister(0x40, 0x04); // TX Buffer - 33953399 to 33953538
writeRegister(0x41, 0x09); // TX Buffer - 33953546 to 33953681
writeRegister(0x44, 0x23); // TX Buffer - 33953693 to 33953828
writeRegister(0x45, 0x01); // TX Buffer - 33953842 to 33953976
writeRegister(0x46, 0x13); // TX Buffer - 33953990 to 33954125
writeRegister(0x04, 0x07); // TX - 33954139 to 33954273
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33966320 to 33966453
writeRegister(0x00, 0xFF); // CS0 - 33966466 to 33966604
writeRegister(0x01, 0xFF); // CS1 - 33966616 to 33966756
writeRegister(0x0B, 0x1D); // RC Ack Config - 33966772 to 33966907
writeRegister(0x16, 0x10); // FIFO CTRL - 33966921 to 33967055
writeRegister(0x00, 0xFF); // CS0 - 33967069 to 33967213
writeRegister(0x01, 0xFF); // CS1 - 33967219 to 33967360
writeRegister(0x07, 0x1A); // Channel Selection - 33967375 to 33967513
writeRegister(0x0E, 0x5A); // ADDR - 33967524 to 33967663
writeRegister(0x0F, 0x00); // ADDR - 33967677 to 33967811
writeRegister(0x10, 0x5A); // ADDR - 33967825 to 33967960
writeRegister(0x11, 0x5A); // PEER - 33967974 to 33968109
writeRegister(0x12, 0x00); // PEER - 33968123 to 33968256
writeRegister(0x13, 0x5A); // PEER - 33968266 to 33968405
writeRegister(0x04, 0x02); // RX Enable - 33968419 to 33968552
writeRegister(0x02, 0x80); // Int1Msk - 33968563 to 33968696
writeRegister(0x03, 0x00); // Int2Msk - 33968710 to 33968843
writeRegister(0x00, 0xFF); // CS0 - 33968857 to 33968994
writeRegister(0x01, 0xFF); // CS1 - 33969006 to 33969148
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33982375 to 33982508
writeRegister(0x00, 0xFF); // CS0 - 33982522 to 33982659
writeRegister(0x01, 0xFF); // CS1 - 33982672 to 33982813
writeRegister(0x0B, 0x0D); // RC Ack Config - 33982823 to 33982961
writeRegister(0x08, 0x31); // Unknown - 33982975 to 33983109
writeRegister(0x0C, 0x02); // Unknown - 33983120 to 33983257
writeRegister(0x00, 0xFF); // CS0 - 33983272 to 33983408
writeRegister(0x01, 0xFF); // CS1 - 33983422 to 33983563
writeRegister(0x07, 0x1A); // Channel Selection - 33983578 to 33983713
writeRegister(0x0E, 0x5A); // ADDR - 33983727 to 33983866
writeRegister(0x0F, 0x00); // ADDR - 33983877 to 33984014
writeRegister(0x10, 0x5A); // ADDR - 33984025 to 33984163
writeRegister(0x11, 0x5A); // PEER - 33984173 to 33984312
writeRegister(0x12, 0x00); // PEER - 33984322 to 33984455
writeRegister(0x13, 0x5A); // PEER - 33984469 to 33984608
writeRegister(0x14, 0x1F); // TX Length - 33984618 to 33984759
writeRegister(0x02, 0x40); // Int1Msk - 33984768 to 33984901
writeRegister(0x03, 0x00); // Int2Msk - 33984915 to 33985048
writeRegister(0x00, 0xFF); // CS0 - 33985062 to 33985199
writeRegister(0x01, 0xFF); // CS1 - 33985212 to 33985353
writeRegister(0x16, 0xC0); // FIFO CTRL - 33985367 to 33985501
writeRegister(0x40, 0x04); // TX Buffer - 33985515 to 33985648
writeRegister(0x41, 0x09); // TX Buffer - 33985659 to 33985796
writeRegister(0x44, 0x23); // TX Buffer - 33985807 to 33985946
writeRegister(0x45, 0x01); // TX Buffer - 33985955 to 33986097
writeRegister(0x46, 0x13); // TX Buffer - 33986103 to 33986243
writeRegister(0x04, 0x07); // TX - 33986252 to 33986394
delay(12); // Delay 12025 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 33998285 to 33998419
writeRegister(0x00, 0xFF); // CS0 - 33998431 to 33998572
writeRegister(0x01, 0xFF); // CS1 - 33998581 to 33998721
writeRegister(0x0B, 0x1D); // RC Ack Config - 33998736 to 33998877
writeRegister(0x16, 0x10); // FIFO CTRL - 33998886 to 33999025
writeRegister(0x00, 0xFF); // CS0 - 33999034 to 33999173
writeRegister(0x01, 0xFF); // CS1 - 33999187 to 33999325
writeRegister(0x07, 0x1A); // Channel Selection - 33999340 to 33999478
writeRegister(0x0E, 0x5A); // ADDR - 33999493 to 33999628
writeRegister(0x0F, 0x00); // ADDR - 33999642 to 33999776
writeRegister(0x10, 0x5A); // ADDR - 33999790 to 33999925
writeRegister(0x11, 0x5A); // PEER - 33999938 to 34000074
writeRegister(0x12, 0x00); // PEER - 34000087 to 34000221
writeRegister(0x13, 0x5A); // PEER - 34000234 to 34000370
writeRegister(0x04, 0x02); // RX Enable - 34000384 to 34000517
writeRegister(0x02, 0x80); // Int1Msk - 34000531 to 34000664
writeRegister(0x03, 0x00); // Int2Msk - 34000674 to 34000808
writeRegister(0x00, 0xFF); // CS0 - 34000821 to 34000965
writeRegister(0x01, 0xFF); // CS1 - 34000971 to 34001111
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34014340 to 34014473
writeRegister(0x00, 0xFF); // CS0 - 34014487 to 34014630
writeRegister(0x01, 0xFF); // CS1 - 34014637 to 34014778
writeRegister(0x0B, 0x0D); // RC Ack Config - 34014791 to 34014926
writeRegister(0x08, 0x31); // Unknown - 34014940 to 34015075
writeRegister(0x0C, 0x02); // Unknown - 34015088 to 34015223
writeRegister(0x00, 0xFF); // CS0 - 34015237 to 34015380
writeRegister(0x01, 0xFF); // CS1 - 34015387 to 34015528
writeRegister(0x07, 0x1A); // Channel Selection - 34015542 to 34015681
writeRegister(0x0E, 0x5A); // ADDR - 34015692 to 34015831
writeRegister(0x0F, 0x00); // ADDR - 34015845 to 34015979
writeRegister(0x10, 0x5A); // ADDR - 34015993 to 34016128
writeRegister(0x11, 0x5A); // PEER - 34016141 to 34016278
writeRegister(0x12, 0x00); // PEER - 34016290 to 34016425
writeRegister(0x13, 0x5A); // PEER - 34016434 to 34016573
writeRegister(0x14, 0x1F); // TX Length - 34016587 to 34016722
writeRegister(0x02, 0x40); // Int1Msk - 34016736 to 34016869
writeRegister(0x03, 0x00); // Int2Msk - 34016880 to 34017013
writeRegister(0x00, 0xFF); // CS0 - 34017027 to 34017166
writeRegister(0x01, 0xFF); // CS1 - 34017177 to 34017318
writeRegister(0x16, 0xC0); // FIFO CTRL - 34017331 to 34017466
writeRegister(0x40, 0x04); // TX Buffer - 34017480 to 34017613
writeRegister(0x41, 0x09); // TX Buffer - 34017627 to 34017762
writeRegister(0x44, 0x23); // TX Buffer - 34017775 to 34017909
writeRegister(0x45, 0x01); // TX Buffer - 34017923 to 34018057
writeRegister(0x46, 0x13); // TX Buffer - 34018071 to 34018206
writeRegister(0x04, 0x07); // TX - 34018220 to 34018354
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34030401 to 34030534
writeRegister(0x00, 0xFF); // CS0 - 34030544 to 34030685
writeRegister(0x01, 0xFF); // CS1 - 34030698 to 34030834
writeRegister(0x0B, 0x1D); // RC Ack Config - 34030849 to 34030990
writeRegister(0x16, 0x10); // FIFO CTRL - 34031002 to 34031138
writeRegister(0x00, 0xFF); // CS0 - 34031150 to 34031286
writeRegister(0x01, 0xFF); // CS1 - 34031300 to 34031440
writeRegister(0x07, 0x1A); // Channel Selection - 34031456 to 34031591
writeRegister(0x0E, 0x5A); // ADDR - 34031606 to 34031745
writeRegister(0x0F, 0x00); // ADDR - 34031755 to 34031897
writeRegister(0x10, 0x5A); // ADDR - 34031903 to 34032044
writeRegister(0x11, 0x5A); // PEER - 34032051 to 34032190
writeRegister(0x12, 0x00); // PEER - 34032200 to 34032334
writeRegister(0x13, 0x5A); // PEER - 34032347 to 34032489
writeRegister(0x04, 0x02); // RX Enable - 34032497 to 34032630
writeRegister(0x02, 0x80); // Int1Msk - 34032644 to 34032777
writeRegister(0x03, 0x00); // Int2Msk - 34032787 to 34032927
writeRegister(0x00, 0xFF); // CS0 - 34032934 to 34033075
writeRegister(0x01, 0xFF); // CS1 - 34033084 to 34033224
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34046304 to 34046437
writeRegister(0x00, 0xFF); // CS0 - 34046450 to 34046590
writeRegister(0x01, 0xFF); // CS1 - 34046600 to 34046740
writeRegister(0x0B, 0x0D); // RC Ack Config - 34046755 to 34046891
writeRegister(0x08, 0x31); // Unknown - 34046904 to 34047039
writeRegister(0x0C, 0x02); // Unknown - 34047052 to 34047185
writeRegister(0x00, 0xFF); // CS0 - 34047201 to 34047340
writeRegister(0x01, 0xFF); // CS1 - 34047350 to 34047492
writeRegister(0x07, 0x1A); // Channel Selection - 34047506 to 34047645
writeRegister(0x0E, 0x5A); // ADDR - 34047659 to 34047795
writeRegister(0x0F, 0x00); // ADDR - 34047809 to 34047943
writeRegister(0x10, 0x5A); // ADDR - 34047957 to 34048091
writeRegister(0x11, 0x5A); // PEER - 34048105 to 34048240
writeRegister(0x12, 0x00); // PEER - 34048254 to 34048387
writeRegister(0x13, 0x5A); // PEER - 34048398 to 34048537
writeRegister(0x14, 0x1F); // TX Length - 34048551 to 34048686
writeRegister(0x02, 0x40); // Int1Msk - 34048700 to 34048833
writeRegister(0x03, 0x00); // Int2Msk - 34048847 to 34048980
writeRegister(0x00, 0xFF); // CS0 - 34048990 to 34049130
writeRegister(0x01, 0xFF); // CS1 - 34049144 to 34049280
writeRegister(0x16, 0xC0); // FIFO CTRL - 34049295 to 34049433
writeRegister(0x40, 0x04); // TX Buffer - 34049444 to 34049577
writeRegister(0x41, 0x09); // TX Buffer - 34049591 to 34049726
writeRegister(0x44, 0x23); // TX Buffer - 34049739 to 34049873
writeRegister(0x45, 0x01); // TX Buffer - 34049887 to 34050021
writeRegister(0x46, 0x13); // TX Buffer - 34050035 to 34050170
writeRegister(0x04, 0x07); // TX - 34050184 to 34050318
delay(12); // Delay 12182 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34062368 to 34062500
writeRegister(0x00, 0xFF); // CS0 - 34062514 to 34062655
writeRegister(0x01, 0xFF); // CS1 - 34062664 to 34062804
writeRegister(0x0B, 0x1D); // RC Ack Config - 34062819 to 34062960
writeRegister(0x16, 0x10); // FIFO CTRL - 34062969 to 34063106
writeRegister(0x00, 0xFF); // CS0 - 34063117 to 34063256
writeRegister(0x01, 0xFF); // CS1 - 34063270 to 34063408
writeRegister(0x07, 0x1A); // Channel Selection - 34063422 to 34063561
writeRegister(0x0E, 0x5A); // ADDR - 34063576 to 34063711
writeRegister(0x0F, 0x00); // ADDR - 34063725 to 34063859
writeRegister(0x10, 0x5A); // ADDR - 34063873 to 34064008
writeRegister(0x11, 0x5A); // PEER - 34064021 to 34064157
writeRegister(0x12, 0x00); // PEER - 34064170 to 34064304
writeRegister(0x13, 0x5A); // PEER - 34064317 to 34064453
writeRegister(0x04, 0x02); // RX Enable - 34064467 to 34064600
writeRegister(0x02, 0x80); // Int1Msk - 34064614 to 34064747
writeRegister(0x03, 0x00); // Int2Msk - 34064757 to 34064892
writeRegister(0x00, 0xFF); // CS0 - 34064904 to 34065048
writeRegister(0x01, 0xFF); // CS1 - 34065054 to 34065194
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34078274 to 34078407
writeRegister(0x00, 0xFF); // CS0 - 34078420 to 34078558
writeRegister(0x01, 0xFF); // CS1 - 34078570 to 34078710
writeRegister(0x0B, 0x0D); // RC Ack Config - 34078725 to 34078861
writeRegister(0x08, 0x31); // Unknown - 34078874 to 34079009
writeRegister(0x0C, 0x02); // Unknown - 34079022 to 34079155
writeRegister(0x00, 0xFF); // CS0 - 34079170 to 34079308
writeRegister(0x01, 0xFF); // CS1 - 34079320 to 34079460
writeRegister(0x07, 0x1A); // Channel Selection - 34079476 to 34079611
writeRegister(0x0E, 0x5A); // ADDR - 34079626 to 34079765
writeRegister(0x0F, 0x00); // ADDR - 34079775 to 34079913
writeRegister(0x10, 0x5A); // ADDR - 34079923 to 34080061
writeRegister(0x11, 0x5A); // PEER - 34080072 to 34080210
writeRegister(0x12, 0x00); // PEER - 34080221 to 34080360
writeRegister(0x13, 0x5A); // PEER - 34080368 to 34080507
writeRegister(0x14, 0x1F); // TX Length - 34080517 to 34080656
writeRegister(0x02, 0x40); // Int1Msk - 34080670 to 34080803
writeRegister(0x03, 0x00); // Int2Msk - 34080813 to 34080947
writeRegister(0x00, 0xFF); // CS0 - 34080960 to 34081104
writeRegister(0x01, 0xFF); // CS1 - 34081110 to 34081250
writeRegister(0x16, 0xC0); // FIFO CTRL - 34081265 to 34081400
writeRegister(0x40, 0x04); // TX Buffer - 34081414 to 34081547
writeRegister(0x41, 0x09); // TX Buffer - 34081561 to 34081696
writeRegister(0x44, 0x23); // TX Buffer - 34081705 to 34081843
writeRegister(0x45, 0x01); // TX Buffer - 34081854 to 34081991
writeRegister(0x46, 0x13); // TX Buffer - 34082002 to 34082140
writeRegister(0x04, 0x07); // TX - 34082150 to 34082288
delay(12); // Delay 12184 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34094335 to 34094472
writeRegister(0x00, 0xFF); // CS0 - 34094478 to 34094619
writeRegister(0x01, 0xFF); // CS1 - 34094628 to 34094769
writeRegister(0x0B, 0x1D); // RC Ack Config - 34094783 to 34094922
writeRegister(0x16, 0x10); // FIFO CTRL - 34094933 to 34095070
writeRegister(0x00, 0xFF); // CS0 - 34095081 to 34095220
writeRegister(0x01, 0xFF); // CS1 - 34095234 to 34095378
writeRegister(0x07, 0x1A); // Channel Selection - 34095390 to 34095525
writeRegister(0x0E, 0x5A); // ADDR - 34095539 to 34095675
writeRegister(0x0F, 0x00); // ADDR - 34095689 to 34095823
writeRegister(0x10, 0x5A); // ADDR - 34095837 to 34095973
writeRegister(0x11, 0x5A); // PEER - 34095985 to 34096120
writeRegister(0x12, 0x00); // PEER - 34096134 to 34096267
writeRegister(0x13, 0x5A); // PEER - 34096281 to 34096417
writeRegister(0x04, 0x02); // RX Enable - 34096431 to 34096564
writeRegister(0x02, 0x80); // Int1Msk - 34096578 to 34096711
writeRegister(0x03, 0x00); // Int2Msk - 34096721 to 34096854
writeRegister(0x00, 0xFF); // CS0 - 34096868 to 34097009
writeRegister(0x01, 0xFF); // CS1 - 34097018 to 34097158
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34110387 to 34110520
writeRegister(0x00, 0xFF); // CS0 - 34110533 to 34110673
writeRegister(0x01, 0xFF); // CS1 - 34110683 to 34110823
writeRegister(0x0B, 0x0D); // RC Ack Config - 34110838 to 34110974
writeRegister(0x08, 0x31); // Unknown - 34110987 to 34111122
writeRegister(0x0C, 0x02); // Unknown - 34111135 to 34111268
writeRegister(0x00, 0xFF); // CS0 - 34111284 to 34111423
writeRegister(0x01, 0xFF); // CS1 - 34111433 to 34111575
writeRegister(0x07, 0x1A); // Channel Selection - 34111589 to 34111728
writeRegister(0x0E, 0x5A); // ADDR - 34111742 to 34111878
writeRegister(0x0F, 0x00); // ADDR - 34111892 to 34112026
writeRegister(0x10, 0x5A); // ADDR - 34112040 to 34112174
writeRegister(0x11, 0x5A); // PEER - 34112188 to 34112323
writeRegister(0x12, 0x00); // PEER - 34112337 to 34112470
writeRegister(0x13, 0x5A); // PEER - 34112481 to 34112620
writeRegister(0x14, 0x1F); // TX Length - 34112633 to 34112769
writeRegister(0x02, 0x40); // Int1Msk - 34112783 to 34112916
writeRegister(0x03, 0x00); // Int2Msk - 34112930 to 34113063
writeRegister(0x00, 0xFF); // CS0 - 34113073 to 34113214
writeRegister(0x01, 0xFF); // CS1 - 34113227 to 34113363
writeRegister(0x16, 0xC0); // FIFO CTRL - 34113378 to 34113516
writeRegister(0x40, 0x04); // TX Buffer - 34113527 to 34113660
writeRegister(0x41, 0x09); // TX Buffer - 34113674 to 34113809
writeRegister(0x44, 0x23); // TX Buffer - 34113822 to 34113956
writeRegister(0x45, 0x01); // TX Buffer - 34113970 to 34114104
writeRegister(0x46, 0x13); // TX Buffer - 34114118 to 34114253
writeRegister(0x04, 0x07); // TX - 34114267 to 34114401
delay(12); // Delay 12057 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34126325 to 34126458
writeRegister(0x00, 0xFF); // CS0 - 34126471 to 34126615
writeRegister(0x01, 0xFF); // CS1 - 34126621 to 34126761
writeRegister(0x0B, 0x1D); // RC Ack Config - 34126777 to 34126920
writeRegister(0x16, 0x10); // FIFO CTRL - 34126926 to 34127060
writeRegister(0x00, 0xFF); // CS0 - 34127074 to 34127215
writeRegister(0x01, 0xFF); // CS1 - 34127224 to 34127365
writeRegister(0x07, 0x1A); // Channel Selection - 34127380 to 34127518
writeRegister(0x0E, 0x5A); // ADDR - 34127533 to 34127668
writeRegister(0x0F, 0x00); // ADDR - 34127682 to 34127816
writeRegister(0x10, 0x5A); // ADDR - 34127830 to 34127965
writeRegister(0x11, 0x5A); // PEER - 34127979 to 34128114
writeRegister(0x12, 0x00); // PEER - 34128128 to 34128261
writeRegister(0x13, 0x5A); // PEER - 34128271 to 34128410
writeRegister(0x04, 0x02); // RX Enable - 34128424 to 34128557
writeRegister(0x02, 0x80); // Int1Msk - 34128568 to 34128701
writeRegister(0x03, 0x00); // Int2Msk - 34128715 to 34128848
writeRegister(0x00, 0xFF); // CS0 - 34128861 to 34128999
writeRegister(0x01, 0xFF); // CS1 - 34129011 to 34129151
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34142380 to 34142513
writeRegister(0x00, 0xFF); // CS0 - 34142527 to 34142664
writeRegister(0x01, 0xFF); // CS1 - 34142677 to 34142818
writeRegister(0x0B, 0x0D); // RC Ack Config - 34142831 to 34142966
writeRegister(0x08, 0x31); // Unknown - 34142980 to 34143114
writeRegister(0x0C, 0x02); // Unknown - 34143128 to 34143262
writeRegister(0x00, 0xFF); // CS0 - 34143277 to 34143413
writeRegister(0x01, 0xFF); // CS1 - 34143427 to 34143568
writeRegister(0x07, 0x1A); // Channel Selection - 34143583 to 34143718
writeRegister(0x0E, 0x5A); // ADDR - 34143732 to 34143871
writeRegister(0x0F, 0x00); // ADDR - 34143882 to 34144019
writeRegister(0x10, 0x5A); // ADDR - 34144030 to 34144168
writeRegister(0x11, 0x5A); // PEER - 34144178 to 34144317
writeRegister(0x12, 0x00); // PEER - 34144327 to 34144468
writeRegister(0x13, 0x5A); // PEER - 34144474 to 34144613
writeRegister(0x14, 0x1F); // TX Length - 34144623 to 34144764
writeRegister(0x02, 0x40); // Int1Msk - 34144776 to 34144911
writeRegister(0x03, 0x00); // Int2Msk - 34144920 to 34145053
writeRegister(0x00, 0xFF); // CS0 - 34145067 to 34145210
writeRegister(0x01, 0xFF); // CS1 - 34145217 to 34145358
writeRegister(0x16, 0xC0); // FIFO CTRL - 34145372 to 34145506
writeRegister(0x40, 0x04); // TX Buffer - 34145520 to 34145653
writeRegister(0x41, 0x09); // TX Buffer - 34145667 to 34145801
writeRegister(0x44, 0x23); // TX Buffer - 34145812 to 34145951
writeRegister(0x45, 0x01); // TX Buffer - 34145960 to 34146099
writeRegister(0x46, 0x13); // TX Buffer - 34146108 to 34146248
writeRegister(0x04, 0x07); // TX - 34146257 to 34146394
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34158293 to 34158426
writeRegister(0x00, 0xFF); // CS0 - 34158436 to 34158577
writeRegister(0x01, 0xFF); // CS1 - 34158590 to 34158726
writeRegister(0x0B, 0x1D); // RC Ack Config - 34158741 to 34158882
writeRegister(0x16, 0x10); // FIFO CTRL - 34158894 to 34159030
writeRegister(0x00, 0xFF); // CS0 - 34159039 to 34159178
writeRegister(0x01, 0xFF); // CS1 - 34159192 to 34159336
writeRegister(0x07, 0x1A); // Channel Selection - 34159348 to 34159483
writeRegister(0x0E, 0x5A); // ADDR - 34159498 to 34159641
writeRegister(0x0F, 0x00); // ADDR - 34159647 to 34159781
writeRegister(0x10, 0x5A); // ADDR - 34159795 to 34159930
writeRegister(0x11, 0x5A); // PEER - 34159943 to 34160085
writeRegister(0x12, 0x00); // PEER - 34160092 to 34160226
writeRegister(0x13, 0x5A); // PEER - 34160239 to 34160375
writeRegister(0x04, 0x02); // RX Enable - 34160389 to 34160522
writeRegister(0x02, 0x80); // Int1Msk - 34160536 to 34160669
writeRegister(0x03, 0x00); // Int2Msk - 34160679 to 34160813
writeRegister(0x00, 0xFF); // CS0 - 34160826 to 34160967
writeRegister(0x01, 0xFF); // CS1 - 34160976 to 34161116
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34174349 to 34174478
writeRegister(0x00, 0xFF); // CS0 - 34174492 to 34174631
writeRegister(0x01, 0xFF); // CS1 - 34174642 to 34174783
writeRegister(0x0B, 0x0D); // RC Ack Config - 34174796 to 34174931
writeRegister(0x08, 0x31); // Unknown - 34174945 to 34175080
writeRegister(0x0C, 0x02); // Unknown - 34175093 to 34175228
writeRegister(0x00, 0xFF); // CS0 - 34175242 to 34175381
writeRegister(0x01, 0xFF); // CS1 - 34175392 to 34175533
writeRegister(0x07, 0x1A); // Channel Selection - 34175547 to 34175686
writeRegister(0x0E, 0x5A); // ADDR - 34175700 to 34175836
writeRegister(0x0F, 0x00); // ADDR - 34175850 to 34175984
writeRegister(0x10, 0x5A); // ADDR - 34175998 to 34176133
writeRegister(0x11, 0x5A); // PEER - 34176146 to 34176283
writeRegister(0x12, 0x00); // PEER - 34176295 to 34176430
writeRegister(0x13, 0x5A); // PEER - 34176439 to 34176578
writeRegister(0x14, 0x1F); // TX Length - 34176592 to 34176727
writeRegister(0x02, 0x40); // Int1Msk - 34176741 to 34176874
writeRegister(0x03, 0x00); // Int2Msk - 34176888 to 34177021
writeRegister(0x00, 0xFF); // CS0 - 34177032 to 34177171
writeRegister(0x01, 0xFF); // CS1 - 34177185 to 34177323
writeRegister(0x16, 0xC0); // FIFO CTRL - 34177336 to 34177474
writeRegister(0x40, 0x04); // TX Buffer - 34177485 to 34177618
writeRegister(0x41, 0x09); // TX Buffer - 34177632 to 34177767
writeRegister(0x44, 0x23); // TX Buffer - 34177780 to 34177914
writeRegister(0x45, 0x01); // TX Buffer - 34177928 to 34178062
writeRegister(0x46, 0x13); // TX Buffer - 34178076 to 34178211
writeRegister(0x04, 0x07); // TX - 34178225 to 34178359
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34190406 to 34190539
writeRegister(0x00, 0xFF); // CS0 - 34190549 to 34190690
writeRegister(0x01, 0xFF); // CS1 - 34190703 to 34190847
writeRegister(0x0B, 0x1D); // RC Ack Config - 34190858 to 34190995
writeRegister(0x16, 0x10); // FIFO CTRL - 34191007 to 34191143
writeRegister(0x00, 0xFF); // CS0 - 34191155 to 34191291
writeRegister(0x01, 0xFF); // CS1 - 34191305 to 34191445
writeRegister(0x07, 0x1A); // Channel Selection - 34191461 to 34191596
writeRegister(0x0E, 0x5A); // ADDR - 34191611 to 34191750
writeRegister(0x0F, 0x00); // ADDR - 34191760 to 34191898
writeRegister(0x10, 0x5A); // ADDR - 34191908 to 34192046
writeRegister(0x11, 0x5A); // PEER - 34192056 to 34192195
writeRegister(0x12, 0x00); // PEER - 34192205 to 34192339
writeRegister(0x13, 0x5A); // PEER - 34192352 to 34192491
writeRegister(0x04, 0x02); // RX Enable - 34192502 to 34192635
writeRegister(0x02, 0x80); // Int1Msk - 34192649 to 34192782
writeRegister(0x03, 0x00); // Int2Msk - 34192796 to 34192929
writeRegister(0x00, 0xFF); // CS0 - 34192939 to 34193080
writeRegister(0x01, 0xFF); // CS1 - 34193093 to 34193229
delay(13); // Delay 13216 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34206312 to 34206445
writeRegister(0x00, 0xFF); // CS0 - 34206455 to 34206595
writeRegister(0x01, 0xFF); // CS1 - 34206609 to 34206745
writeRegister(0x0B, 0x0D); // RC Ack Config - 34206760 to 34206902
writeRegister(0x08, 0x31); // Unknown - 34206909 to 34207044
writeRegister(0x0C, 0x02); // Unknown - 34207057 to 34207190
writeRegister(0x00, 0xFF); // CS0 - 34207206 to 34207345
writeRegister(0x01, 0xFF); // CS1 - 34207359 to 34207497
writeRegister(0x07, 0x1A); // Channel Selection - 34207511 to 34207650
writeRegister(0x0E, 0x5A); // ADDR - 34207664 to 34207800
writeRegister(0x0F, 0x00); // ADDR - 34207814 to 34207948
writeRegister(0x10, 0x5A); // ADDR - 34207962 to 34208096
writeRegister(0x11, 0x5A); // PEER - 34208110 to 34208245
writeRegister(0x12, 0x00); // PEER - 34208259 to 34208392
writeRegister(0x13, 0x5A); // PEER - 34208406 to 34208542
writeRegister(0x14, 0x1F); // TX Length - 34208555 to 34208691
writeRegister(0x02, 0x40); // Int1Msk - 34208705 to 34208838
writeRegister(0x03, 0x00); // Int2Msk - 34208852 to 34208985
writeRegister(0x00, 0xFF); // CS0 - 34208995 to 34209135
writeRegister(0x01, 0xFF); // CS1 - 34209149 to 34209293
writeRegister(0x16, 0xC0); // FIFO CTRL - 34209300 to 34209438
writeRegister(0x40, 0x04); // TX Buffer - 34209449 to 34209582
writeRegister(0x41, 0x09); // TX Buffer - 34209596 to 34209731
writeRegister(0x44, 0x23); // TX Buffer - 34209744 to 34209878
writeRegister(0x45, 0x01); // TX Buffer - 34209892 to 34210026
writeRegister(0x46, 0x13); // TX Buffer - 34210040 to 34210175
writeRegister(0x04, 0x07); // TX - 34210189 to 34210323
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34222370 to 34222503
writeRegister(0x00, 0xFF); // CS0 - 34222517 to 34222654
writeRegister(0x01, 0xFF); // CS1 - 34222666 to 34222808
writeRegister(0x0B, 0x1D); // RC Ack Config - 34222822 to 34222957
writeRegister(0x16, 0x10); // FIFO CTRL - 34222971 to 34223105
writeRegister(0x00, 0xFF); // CS0 - 34223119 to 34223263
writeRegister(0x01, 0xFF); // CS1 - 34223269 to 34223409
writeRegister(0x07, 0x1A); // Channel Selection - 34223425 to 34223566
writeRegister(0x0E, 0x5A); // ADDR - 34223574 to 34223714
writeRegister(0x0F, 0x00); // ADDR - 34223727 to 34223863
writeRegister(0x10, 0x5A); // ADDR - 34223872 to 34224010
writeRegister(0x11, 0x5A); // PEER - 34224020 to 34224159
writeRegister(0x12, 0x00); // PEER - 34224173 to 34224306
writeRegister(0x13, 0x5A); // PEER - 34224316 to 34224455
writeRegister(0x04, 0x02); // RX Enable - 34224466 to 34224599
writeRegister(0x02, 0x80); // Int1Msk - 34224613 to 34224746
writeRegister(0x03, 0x00); // Int2Msk - 34224760 to 34224893
writeRegister(0x00, 0xFF); // CS0 - 34224903 to 34225044
writeRegister(0x01, 0xFF); // CS1 - 34225057 to 34225201
delay(13); // Delay 13208 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34238276 to 34238409
writeRegister(0x00, 0xFF); // CS0 - 34238419 to 34238560
writeRegister(0x01, 0xFF); // CS1 - 34238573 to 34238709
writeRegister(0x0B, 0x0D); // RC Ack Config - 34238724 to 34238862
writeRegister(0x08, 0x31); // Unknown - 34238872 to 34239014
writeRegister(0x0C, 0x02); // Unknown - 34239020 to 34239154
writeRegister(0x00, 0xFF); // CS0 - 34239169 to 34239310
writeRegister(0x01, 0xFF); // CS1 - 34239323 to 34239459
writeRegister(0x07, 0x1A); // Channel Selection - 34239478 to 34239614
writeRegister(0x0E, 0x5A); // ADDR - 34239628 to 34239764
writeRegister(0x0F, 0x00); // ADDR - 34239778 to 34239912
writeRegister(0x10, 0x5A); // ADDR - 34239926 to 34240060
writeRegister(0x11, 0x5A); // PEER - 34240074 to 34240209
writeRegister(0x12, 0x00); // PEER - 34240223 to 34240356
writeRegister(0x13, 0x5A); // PEER - 34240370 to 34240506
writeRegister(0x14, 0x1F); // TX Length - 34240519 to 34240662
writeRegister(0x02, 0x40); // Int1Msk - 34240669 to 34240802
writeRegister(0x03, 0x00); // Int2Msk - 34240816 to 34240949
writeRegister(0x00, 0xFF); // CS0 - 34240959 to 34241100
writeRegister(0x01, 0xFF); // CS1 - 34241113 to 34241257
writeRegister(0x16, 0xC0); // FIFO CTRL - 34241264 to 34241402
writeRegister(0x40, 0x04); // TX Buffer - 34241412 to 34241552
writeRegister(0x41, 0x09); // TX Buffer - 34241559 to 34241695
writeRegister(0x44, 0x23); // TX Buffer - 34241707 to 34241842
writeRegister(0x45, 0x01); // TX Buffer - 34241856 to 34241990
writeRegister(0x46, 0x13); // TX Buffer - 34242004 to 34242140
writeRegister(0x04, 0x07); // TX - 34242153 to 34242288
delay(12); // Delay 12179 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34254334 to 34254467
writeRegister(0x00, 0xFF); // CS0 - 34254480 to 34254618
writeRegister(0x01, 0xFF); // CS1 - 34254630 to 34254770
writeRegister(0x0B, 0x1D); // RC Ack Config - 34254786 to 34254921
writeRegister(0x16, 0x10); // FIFO CTRL - 34254935 to 34255069
writeRegister(0x00, 0xFF); // CS0 - 34255083 to 34255227
writeRegister(0x01, 0xFF); // CS1 - 34255233 to 34255374
writeRegister(0x07, 0x1A); // Channel Selection - 34255389 to 34255527
writeRegister(0x0E, 0x5A); // ADDR - 34255538 to 34255677
writeRegister(0x0F, 0x00); // ADDR - 34255691 to 34255825
writeRegister(0x10, 0x5A); // ADDR - 34255839 to 34255974
writeRegister(0x11, 0x5A); // PEER - 34255988 to 34256123
writeRegister(0x12, 0x00); // PEER - 34256136 to 34256270
writeRegister(0x13, 0x5A); // PEER - 34256280 to 34256419
writeRegister(0x04, 0x02); // RX Enable - 34256433 to 34256566
writeRegister(0x02, 0x80); // Int1Msk - 34256576 to 34256710
writeRegister(0x03, 0x00); // Int2Msk - 34256723 to 34256857
writeRegister(0x00, 0xFF); // CS0 - 34256870 to 34257008
writeRegister(0x01, 0xFF); // CS1 - 34257020 to 34257160
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34270389 to 34270522
writeRegister(0x00, 0xFF); // CS0 - 34270536 to 34270673
writeRegister(0x01, 0xFF); // CS1 - 34270686 to 34270827
writeRegister(0x0B, 0x0D); // RC Ack Config - 34270837 to 34270975
writeRegister(0x08, 0x31); // Unknown - 34270989 to 34271123
writeRegister(0x0C, 0x02); // Unknown - 34271133 to 34271271
writeRegister(0x00, 0xFF); // CS0 - 34271286 to 34271423
writeRegister(0x01, 0xFF); // CS1 - 34271436 to 34271577
writeRegister(0x07, 0x1A); // Channel Selection - 34271592 to 34271727
writeRegister(0x0E, 0x5A); // ADDR - 34271741 to 34271880
writeRegister(0x0F, 0x00); // ADDR - 34271891 to 34272028
writeRegister(0x10, 0x5A); // ADDR - 34272039 to 34272177
writeRegister(0x11, 0x5A); // PEER - 34272187 to 34272326
writeRegister(0x12, 0x00); // PEER - 34272336 to 34272469
writeRegister(0x13, 0x5A); // PEER - 34272483 to 34272622
writeRegister(0x14, 0x1F); // TX Length - 34272632 to 34272771
writeRegister(0x02, 0x40); // Int1Msk - 34272782 to 34272915
writeRegister(0x03, 0x00); // Int2Msk - 34272929 to 34273062
writeRegister(0x00, 0xFF); // CS0 - 34273076 to 34273213
writeRegister(0x01, 0xFF); // CS1 - 34273226 to 34273367
writeRegister(0x16, 0xC0); // FIFO CTRL - 34273380 to 34273515
writeRegister(0x40, 0x04); // TX Buffer - 34273529 to 34273662
writeRegister(0x41, 0x09); // TX Buffer - 34273672 to 34273810
writeRegister(0x44, 0x23); // TX Buffer - 34273820 to 34273960
writeRegister(0x45, 0x01); // TX Buffer - 34273969 to 34274111
writeRegister(0x46, 0x13); // TX Buffer - 34274117 to 34274255
writeRegister(0x04, 0x07); // TX - 34274266 to 34274407
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34286299 to 34286431
writeRegister(0x00, 0xFF); // CS0 - 34286445 to 34286586
writeRegister(0x01, 0xFF); // CS1 - 34286595 to 34286735
writeRegister(0x0B, 0x1D); // RC Ack Config - 34286750 to 34286889
writeRegister(0x16, 0x10); // FIFO CTRL - 34286900 to 34287037
writeRegister(0x00, 0xFF); // CS0 - 34287048 to 34287187
writeRegister(0x01, 0xFF); // CS1 - 34287201 to 34287339
writeRegister(0x07, 0x1A); // Channel Selection - 34287353 to 34287492
writeRegister(0x0E, 0x5A); // ADDR - 34287507 to 34287642
writeRegister(0x0F, 0x00); // ADDR - 34287656 to 34287790
writeRegister(0x10, 0x5A); // ADDR - 34287804 to 34287939
writeRegister(0x11, 0x5A); // PEER - 34287952 to 34288088
writeRegister(0x12, 0x00); // PEER - 34288101 to 34288236
writeRegister(0x13, 0x5A); // PEER - 34288248 to 34288384
writeRegister(0x04, 0x02); // RX Enable - 34288398 to 34288531
writeRegister(0x02, 0x80); // Int1Msk - 34288545 to 34288678
writeRegister(0x03, 0x00); // Int2Msk - 34288688 to 34288823
writeRegister(0x00, 0xFF); // CS0 - 34288835 to 34288979
writeRegister(0x01, 0xFF); // CS1 - 34288985 to 34289125
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34302354 to 34302487
writeRegister(0x00, 0xFF); // CS0 - 34302501 to 34302644
writeRegister(0x01, 0xFF); // CS1 - 34302650 to 34302792
writeRegister(0x0B, 0x0D); // RC Ack Config - 34302805 to 34302941
writeRegister(0x08, 0x31); // Unknown - 34302954 to 34303089
writeRegister(0x0C, 0x02); // Unknown - 34303102 to 34303235
writeRegister(0x00, 0xFF); // CS0 - 34303251 to 34303394
writeRegister(0x01, 0xFF); // CS1 - 34303401 to 34303542
writeRegister(0x07, 0x1A); // Channel Selection - 34303556 to 34303695
writeRegister(0x0E, 0x5A); // ADDR - 34303706 to 34303845
writeRegister(0x0F, 0x00); // ADDR - 34303859 to 34303993
writeRegister(0x10, 0x5A); // ADDR - 34304007 to 34304143
writeRegister(0x11, 0x5A); // PEER - 34304155 to 34304290
writeRegister(0x12, 0x00); // PEER - 34304304 to 34304437
writeRegister(0x13, 0x5A); // PEER - 34304448 to 34304587
writeRegister(0x14, 0x1F); // TX Length - 34304601 to 34304736
writeRegister(0x02, 0x40); // Int1Msk - 34304750 to 34304883
writeRegister(0x03, 0x00); // Int2Msk - 34304894 to 34305027
writeRegister(0x00, 0xFF); // CS0 - 34305041 to 34305180
writeRegister(0x01, 0xFF); // CS1 - 34305190 to 34305332
writeRegister(0x16, 0xC0); // FIFO CTRL - 34305345 to 34305480
writeRegister(0x40, 0x04); // TX Buffer - 34305494 to 34305627
writeRegister(0x41, 0x09); // TX Buffer - 34305641 to 34305776
writeRegister(0x44, 0x23); // TX Buffer - 34305789 to 34305923
writeRegister(0x45, 0x01); // TX Buffer - 34305937 to 34306071
writeRegister(0x46, 0x13); // TX Buffer - 34306085 to 34306220
writeRegister(0x04, 0x07); // TX - 34306234 to 34306368
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34318415 to 34318548
writeRegister(0x00, 0xFF); // CS0 - 34318558 to 34318699
writeRegister(0x01, 0xFF); // CS1 - 34318712 to 34318848
writeRegister(0x0B, 0x1D); // RC Ack Config - 34318863 to 34319002
writeRegister(0x16, 0x10); // FIFO CTRL - 34319016 to 34319150
writeRegister(0x00, 0xFF); // CS0 - 34319164 to 34319300
writeRegister(0x01, 0xFF); // CS1 - 34319314 to 34319454
writeRegister(0x07, 0x1A); // Channel Selection - 34319470 to 34319605
writeRegister(0x0E, 0x5A); // ADDR - 34319620 to 34319759
writeRegister(0x0F, 0x00); // ADDR - 34319769 to 34319911
writeRegister(0x10, 0x5A); // ADDR - 34319917 to 34320058
writeRegister(0x11, 0x5A); // PEER - 34320065 to 34320204
writeRegister(0x12, 0x00); // PEER - 34320214 to 34320348
writeRegister(0x13, 0x5A); // PEER - 34320361 to 34320503
writeRegister(0x04, 0x02); // RX Enable - 34320511 to 34320644
writeRegister(0x02, 0x80); // Int1Msk - 34320658 to 34320791
writeRegister(0x03, 0x00); // Int2Msk - 34320801 to 34320942
writeRegister(0x00, 0xFF); // CS0 - 34320948 to 34321089
writeRegister(0x01, 0xFF); // CS1 - 34321098 to 34321238
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34334318 to 34334451
writeRegister(0x00, 0xFF); // CS0 - 34334464 to 34334605
writeRegister(0x01, 0xFF); // CS1 - 34334614 to 34334754
writeRegister(0x0B, 0x0D); // RC Ack Config - 34334769 to 34334905
writeRegister(0x08, 0x31); // Unknown - 34334918 to 34335053
writeRegister(0x0C, 0x02); // Unknown - 34335066 to 34335199
writeRegister(0x00, 0xFF); // CS0 - 34335214 to 34335354
writeRegister(0x01, 0xFF); // CS1 - 34335364 to 34335504
writeRegister(0x07, 0x1A); // Channel Selection - 34335520 to 34335659
writeRegister(0x0E, 0x5A); // ADDR - 34335673 to 34335809
writeRegister(0x0F, 0x00); // ADDR - 34335823 to 34335957
writeRegister(0x10, 0x5A); // ADDR - 34335971 to 34336105
writeRegister(0x11, 0x5A); // PEER - 34336119 to 34336254
writeRegister(0x12, 0x00); // PEER - 34336268 to 34336401
writeRegister(0x13, 0x5A); // PEER - 34336412 to 34336551
writeRegister(0x14, 0x1F); // TX Length - 34336564 to 34336700
writeRegister(0x02, 0x40); // Int1Msk - 34336714 to 34336847
writeRegister(0x03, 0x00); // Int2Msk - 34336861 to 34336994
writeRegister(0x00, 0xFF); // CS0 - 34337004 to 34337145
writeRegister(0x01, 0xFF); // CS1 - 34337158 to 34337294
writeRegister(0x16, 0xC0); // FIFO CTRL - 34337309 to 34337447
writeRegister(0x40, 0x04); // TX Buffer - 34337458 to 34337591
writeRegister(0x41, 0x09); // TX Buffer - 34337605 to 34337740
writeRegister(0x44, 0x23); // TX Buffer - 34337753 to 34337887
writeRegister(0x45, 0x01); // TX Buffer - 34337901 to 34338035
writeRegister(0x46, 0x13); // TX Buffer - 34338049 to 34338184
writeRegister(0x04, 0x07); // TX - 34338198 to 34338332
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34350379 to 34350512
writeRegister(0x00, 0xFF); // CS0 - 34350522 to 34350663
writeRegister(0x01, 0xFF); // CS1 - 34350675 to 34350819
writeRegister(0x0B, 0x1D); // RC Ack Config - 34350831 to 34350966
writeRegister(0x16, 0x10); // FIFO CTRL - 34350980 to 34351114
writeRegister(0x00, 0xFF); // CS0 - 34351128 to 34351264
writeRegister(0x01, 0xFF); // CS1 - 34351278 to 34351419
writeRegister(0x07, 0x1A); // Channel Selection - 34351434 to 34351569
writeRegister(0x0E, 0x5A); // ADDR - 34351583 to 34351722
writeRegister(0x0F, 0x00); // ADDR - 34351733 to 34351870
writeRegister(0x10, 0x5A); // ADDR - 34351881 to 34352019
writeRegister(0x11, 0x5A); // PEER - 34352029 to 34352168
writeRegister(0x12, 0x00); // PEER - 34352178 to 34352311
writeRegister(0x13, 0x5A); // PEER - 34352325 to 34352464
writeRegister(0x04, 0x02); // RX Enable - 34352475 to 34352608
writeRegister(0x02, 0x80); // Int1Msk - 34352622 to 34352755
writeRegister(0x03, 0x00); // Int2Msk - 34352769 to 34352902
writeRegister(0x00, 0xFF); // CS0 - 34352912 to 34353053
writeRegister(0x01, 0xFF); // CS1 - 34353065 to 34353202
delay(13); // Delay 13220 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34366285 to 34366422
writeRegister(0x00, 0xFF); // CS0 - 34366428 to 34366569
writeRegister(0x01, 0xFF); // CS1 - 34366578 to 34366718
writeRegister(0x0B, 0x0D); // RC Ack Config - 34366732 to 34366875
writeRegister(0x08, 0x31); // Unknown - 34366881 to 34367017
writeRegister(0x0C, 0x02); // Unknown - 34367029 to 34367163
writeRegister(0x00, 0xFF); // CS0 - 34367178 to 34367319
writeRegister(0x01, 0xFF); // CS1 - 34367328 to 34367468
writeRegister(0x07, 0x1A); // Channel Selection - 34367484 to 34367623
writeRegister(0x0E, 0x5A); // ADDR - 34367637 to 34367773
writeRegister(0x0F, 0x00); // ADDR - 34367787 to 34367921
writeRegister(0x10, 0x5A); // ADDR - 34367934 to 34368069
writeRegister(0x11, 0x5A); // PEER - 34368083 to 34368218
writeRegister(0x12, 0x00); // PEER - 34368232 to 34368365
writeRegister(0x13, 0x5A); // PEER - 34368379 to 34368516
writeRegister(0x14, 0x1F); // TX Length - 34368528 to 34368665
writeRegister(0x02, 0x40); // Int1Msk - 34368678 to 34368811
writeRegister(0x03, 0x00); // Int2Msk - 34368825 to 34368958
writeRegister(0x00, 0xFF); // CS0 - 34368968 to 34369109
writeRegister(0x01, 0xFF); // CS1 - 34369122 to 34369258
writeRegister(0x16, 0xC0); // FIFO CTRL - 34369273 to 34369411
writeRegister(0x40, 0x04); // TX Buffer - 34369421 to 34369555
writeRegister(0x41, 0x09); // TX Buffer - 34369568 to 34369704
writeRegister(0x44, 0x23); // TX Buffer - 34369716 to 34369851
writeRegister(0x45, 0x01); // TX Buffer - 34369865 to 34370000
writeRegister(0x46, 0x13); // TX Buffer - 34370013 to 34370149
writeRegister(0x04, 0x07); // TX - 34370162 to 34370297
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34382343 to 34382477
writeRegister(0x00, 0xFF); // CS0 - 34382489 to 34382625
writeRegister(0x01, 0xFF); // CS1 - 34382639 to 34382779
writeRegister(0x0B, 0x1D); // RC Ack Config - 34382794 to 34382930
writeRegister(0x16, 0x10); // FIFO CTRL - 34382944 to 34383078
writeRegister(0x00, 0xFF); // CS0 - 34383092 to 34383228
writeRegister(0x01, 0xFF); // CS1 - 34383242 to 34383383
writeRegister(0x07, 0x1A); // Channel Selection - 34383398 to 34383533
writeRegister(0x0E, 0x5A); // ADDR - 34383547 to 34383686
writeRegister(0x0F, 0x00); // ADDR - 34383697 to 34383834
writeRegister(0x10, 0x5A); // ADDR - 34383845 to 34383983
writeRegister(0x11, 0x5A); // PEER - 34383993 to 34384132
writeRegister(0x12, 0x00); // PEER - 34384142 to 34384283
writeRegister(0x13, 0x5A); // PEER - 34384289 to 34384428
writeRegister(0x04, 0x02); // RX Enable - 34384438 to 34384572
writeRegister(0x02, 0x80); // Int1Msk - 34384585 to 34384719
writeRegister(0x03, 0x00); // Int2Msk - 34384732 to 34384866
writeRegister(0x00, 0xFF); // CS0 - 34384876 to 34385017
writeRegister(0x01, 0xFF); // CS1 - 34385029 to 34385173
delay(13); // Delay 13358 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34398398 to 34398531
writeRegister(0x00, 0xFF); // CS0 - 34398541 to 34398682
writeRegister(0x01, 0xFF); // CS1 - 34398695 to 34398839
writeRegister(0x0B, 0x0D); // RC Ack Config - 34398845 to 34398984
writeRegister(0x08, 0x31); // Unknown - 34398994 to 34399132
writeRegister(0x0C, 0x02); // Unknown - 34399142 to 34399276
writeRegister(0x00, 0xFF); // CS0 - 34399291 to 34399432
writeRegister(0x01, 0xFF); // CS1 - 34399445 to 34399589
writeRegister(0x07, 0x1A); // Channel Selection - 34399600 to 34399736
writeRegister(0x0E, 0x5A); // ADDR - 34399750 to 34399892
writeRegister(0x0F, 0x00); // ADDR - 34399900 to 34400034
writeRegister(0x10, 0x5A); // ADDR - 34400047 to 34400182
writeRegister(0x11, 0x5A); // PEER - 34400196 to 34400339
writeRegister(0x12, 0x00); // PEER - 34400345 to 34400478
writeRegister(0x13, 0x5A); // PEER - 34400492 to 34400628
writeRegister(0x14, 0x1F); // TX Length - 34400641 to 34400784
writeRegister(0x02, 0x40); // Int1Msk - 34400791 to 34400924
writeRegister(0x03, 0x00); // Int2Msk - 34400938 to 34401071
writeRegister(0x00, 0xFF); // CS0 - 34401085 to 34401222
writeRegister(0x01, 0xFF); // CS1 - 34401235 to 34401376
writeRegister(0x16, 0xC0); // FIFO CTRL - 34401389 to 34401524
writeRegister(0x40, 0x04); // TX Buffer - 34401538 to 34401671
writeRegister(0x41, 0x09); // TX Buffer - 34401681 to 34401823
writeRegister(0x44, 0x23); // TX Buffer - 34401829 to 34401972
writeRegister(0x45, 0x01); // TX Buffer - 34401978 to 34402113
writeRegister(0x46, 0x13); // TX Buffer - 34402126 to 34402268
writeRegister(0x04, 0x07); // TX - 34402275 to 34402410
delay(12); // Delay 12039 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34414316 to 34414449
writeRegister(0x00, 0xFF); // CS0 - 34414463 to 34414602
writeRegister(0x01, 0xFF); // CS1 - 34414613 to 34414754
writeRegister(0x0B, 0x1D); // RC Ack Config - 34414768 to 34414908
writeRegister(0x16, 0x10); // FIFO CTRL - 34414917 to 34415055
writeRegister(0x00, 0xFF); // CS0 - 34415065 to 34415206
writeRegister(0x01, 0xFF); // CS1 - 34415219 to 34415355
writeRegister(0x07, 0x1A); // Channel Selection - 34415371 to 34415511
writeRegister(0x0E, 0x5A); // ADDR - 34415524 to 34415660
writeRegister(0x0F, 0x00); // ADDR - 34415673 to 34415808
writeRegister(0x10, 0x5A); // ADDR - 34415821 to 34415956
writeRegister(0x11, 0x5A); // PEER - 34415970 to 34416105
writeRegister(0x12, 0x00); // PEER - 34416119 to 34416252
writeRegister(0x13, 0x5A); // PEER - 34416266 to 34416401
writeRegister(0x04, 0x02); // RX Enable - 34416415 to 34416548
writeRegister(0x02, 0x80); // Int1Msk - 34416562 to 34416695
writeRegister(0x03, 0x00); // Int2Msk - 34416706 to 34416839
writeRegister(0x00, 0xFF); // CS0 - 34416853 to 34416996
writeRegister(0x01, 0xFF); // CS1 - 34417003 to 34417144
delay(13); // Delay 13384 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34430399 to 34430528
writeRegister(0x00, 0xFF); // CS0 - 34430542 to 34430683
writeRegister(0x01, 0xFF); // CS1 - 34430692 to 34430832
writeRegister(0x0B, 0x0D); // RC Ack Config - 34430846 to 34430983
writeRegister(0x08, 0x31); // Unknown - 34430995 to 34431131
writeRegister(0x0C, 0x02); // Unknown - 34431143 to 34431277
writeRegister(0x00, 0xFF); // CS0 - 34431292 to 34431433
writeRegister(0x01, 0xFF); // CS1 - 34431442 to 34431582
writeRegister(0x07, 0x1A); // Channel Selection - 34431598 to 34431737
writeRegister(0x0E, 0x5A); // ADDR - 34431751 to 34431887
writeRegister(0x0F, 0x00); // ADDR - 34431900 to 34432035
writeRegister(0x10, 0x5A); // ADDR - 34432048 to 34432183
writeRegister(0x11, 0x5A); // PEER - 34432197 to 34432332
writeRegister(0x12, 0x00); // PEER - 34432346 to 34432479
writeRegister(0x13, 0x5A); // PEER - 34432489 to 34432630
writeRegister(0x14, 0x1F); // TX Length - 34432642 to 34432779
writeRegister(0x02, 0x40); // Int1Msk - 34432792 to 34432925
writeRegister(0x03, 0x00); // Int2Msk - 34432939 to 34433072
writeRegister(0x00, 0xFF); // CS0 - 34433082 to 34433223
writeRegister(0x01, 0xFF); // CS1 - 34433236 to 34433372
writeRegister(0x16, 0xC0); // FIFO CTRL - 34433387 to 34433525
writeRegister(0x40, 0x05); // TX Buffer - 34433535 to 34433669
writeRegister(0x41, 0x09); // TX Buffer - 34433683 to 34433817
writeRegister(0x44, 0x23); // TX Buffer - 34433831 to 34433967
writeRegister(0x45, 0x01); // TX Buffer - 34433979 to 34434113
writeRegister(0x46, 0x13); // TX Buffer - 34434127 to 34434262
writeRegister(0x04, 0x07); // TX - 34434276 to 34434410
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34446309 to 34446442
writeRegister(0x00, 0xFF); // CS0 - 34446456 to 34446593
writeRegister(0x01, 0xFF); // CS1 - 34446605 to 34446747
writeRegister(0x0B, 0x1D); // RC Ack Config - 34446761 to 34446896
writeRegister(0x16, 0x10); // FIFO CTRL - 34446910 to 34447044
writeRegister(0x00, 0xFF); // CS0 - 34447058 to 34447202
writeRegister(0x01, 0xFF); // CS1 - 34447208 to 34447348
writeRegister(0x07, 0x1A); // Channel Selection - 34447364 to 34447502
writeRegister(0x0E, 0x5A); // ADDR - 34447513 to 34447653
writeRegister(0x0F, 0x00); // ADDR - 34447666 to 34447802
writeRegister(0x10, 0x5A); // ADDR - 34447811 to 34447949
writeRegister(0x11, 0x5A); // PEER - 34447959 to 34448098
writeRegister(0x12, 0x00); // PEER - 34448112 to 34448245
writeRegister(0x13, 0x5A); // PEER - 34448255 to 34448394
writeRegister(0x04, 0x02); // RX Enable - 34448405 to 34448544
writeRegister(0x02, 0x80); // Int1Msk - 34448552 to 34448685
writeRegister(0x03, 0x00); // Int2Msk - 34448699 to 34448832
writeRegister(0x00, 0xFF); // CS0 - 34448842 to 34448983
writeRegister(0x01, 0xFF); // CS1 - 34448996 to 34449140
delay(13); // Delay 13357 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34462364 to 34462497
writeRegister(0x00, 0xFF); // CS0 - 34462511 to 34462647
writeRegister(0x01, 0xFF); // CS1 - 34462661 to 34462802
writeRegister(0x0B, 0x0D); // RC Ack Config - 34462812 to 34462950
writeRegister(0x08, 0x31); // Unknown - 34462964 to 34463098
writeRegister(0x0C, 0x02); // Unknown - 34463109 to 34463246
writeRegister(0x00, 0xFF); // CS0 - 34463261 to 34463397
writeRegister(0x01, 0xFF); // CS1 - 34463411 to 34463552
writeRegister(0x07, 0x1A); // Channel Selection - 34463567 to 34463702
writeRegister(0x0E, 0x5A); // ADDR - 34463716 to 34463855
writeRegister(0x0F, 0x00); // ADDR - 34463866 to 34464006
writeRegister(0x10, 0x5A); // ADDR - 34464014 to 34464156
writeRegister(0x11, 0x5A); // PEER - 34464162 to 34464301
writeRegister(0x12, 0x00); // PEER - 34464311 to 34464444
writeRegister(0x13, 0x5A); // PEER - 34464458 to 34464600
writeRegister(0x14, 0x1F); // TX Length - 34464608 to 34464748
writeRegister(0x02, 0x40); // Int1Msk - 34464757 to 34464890
writeRegister(0x03, 0x00); // Int2Msk - 34464904 to 34465037
writeRegister(0x00, 0xFF); // CS0 - 34465051 to 34465187
writeRegister(0x01, 0xFF); // CS1 - 34465201 to 34465342
writeRegister(0x16, 0xC0); // FIFO CTRL - 34465356 to 34465490
writeRegister(0x40, 0x05); // TX Buffer - 34465504 to 34465639
writeRegister(0x41, 0x09); // TX Buffer - 34465648 to 34465787
writeRegister(0x44, 0x23); // TX Buffer - 34465796 to 34465934
writeRegister(0x45, 0x01); // TX Buffer - 34465945 to 34466086
writeRegister(0x46, 0x13); // TX Buffer - 34466093 to 34466231
writeRegister(0x04, 0x07); // TX - 34466241 to 34466383
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34478423 to 34478555
writeRegister(0x00, 0xFF); // CS0 - 34478569 to 34478710
writeRegister(0x01, 0xFF); // CS1 - 34478719 to 34478859
writeRegister(0x0B, 0x1D); // RC Ack Config - 34478874 to 34479013
writeRegister(0x16, 0x10); // FIFO CTRL - 34479024 to 34479161
writeRegister(0x00, 0xFF); // CS0 - 34479172 to 34479311
writeRegister(0x01, 0xFF); // CS1 - 34479325 to 34479463
writeRegister(0x07, 0x1A); // Channel Selection - 34479477 to 34479616
writeRegister(0x0E, 0x5A); // ADDR - 34479630 to 34479766
writeRegister(0x0F, 0x00); // ADDR - 34479780 to 34479914
writeRegister(0x10, 0x5A); // ADDR - 34479928 to 34480064
writeRegister(0x11, 0x5A); // PEER - 34480076 to 34480211
writeRegister(0x12, 0x00); // PEER - 34480225 to 34480358
writeRegister(0x13, 0x5A); // PEER - 34480372 to 34480508
writeRegister(0x04, 0x02); // RX Enable - 34480522 to 34480655
writeRegister(0x02, 0x80); // Int1Msk - 34480669 to 34480802
writeRegister(0x03, 0x00); // Int2Msk - 34480812 to 34480945
writeRegister(0x00, 0xFF); // CS0 - 34480959 to 34481103
writeRegister(0x01, 0xFF); // CS1 - 34481109 to 34481249
delay(13); // Delay 13214 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34494329 to 34494463
writeRegister(0x00, 0xFF); // CS0 - 34494475 to 34494611
writeRegister(0x01, 0xFF); // CS1 - 34494625 to 34494765
writeRegister(0x0B, 0x0D); // RC Ack Config - 34494779 to 34494916
writeRegister(0x08, 0x31); // Unknown - 34494928 to 34495064
writeRegister(0x0C, 0x02); // Unknown - 34495076 to 34495210
writeRegister(0x00, 0xFF); // CS0 - 34495225 to 34495363
writeRegister(0x01, 0xFF); // CS1 - 34495375 to 34495515
writeRegister(0x07, 0x1A); // Channel Selection - 34495531 to 34495666
writeRegister(0x0E, 0x5A); // ADDR - 34495681 to 34495820
writeRegister(0x0F, 0x00); // ADDR - 34495830 to 34495968
writeRegister(0x10, 0x5A); // ADDR - 34495978 to 34496116
writeRegister(0x11, 0x5A); // PEER - 34496127 to 34496265
writeRegister(0x12, 0x00); // PEER - 34496275 to 34496415
writeRegister(0x13, 0x5A); // PEER - 34496422 to 34496563
writeRegister(0x14, 0x1F); // TX Length - 34496572 to 34496712
writeRegister(0x02, 0x40); // Int1Msk - 34496725 to 34496858
writeRegister(0x03, 0x00); // Int2Msk - 34496868 to 34497003
writeRegister(0x00, 0xFF); // CS0 - 34497015 to 34497159
writeRegister(0x01, 0xFF); // CS1 - 34497165 to 34497305
writeRegister(0x16, 0xC0); // FIFO CTRL - 34497320 to 34497455
writeRegister(0x40, 0x05); // TX Buffer - 34497468 to 34497602
writeRegister(0x41, 0x09); // TX Buffer - 34497616 to 34497750
writeRegister(0x44, 0x23); // TX Buffer - 34497764 to 34497900
writeRegister(0x45, 0x01); // TX Buffer - 34497912 to 34498048
writeRegister(0x46, 0x13); // TX Buffer - 34498057 to 34498195
writeRegister(0x04, 0x07); // TX - 34498209 to 34498343
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34510390 to 34510523
writeRegister(0x00, 0xFF); // CS0 - 34510533 to 34510674
writeRegister(0x01, 0xFF); // CS1 - 34510687 to 34510823
writeRegister(0x0B, 0x1D); // RC Ack Config - 34510839 to 34510979
writeRegister(0x16, 0x10); // FIFO CTRL - 34510991 to 34511126
writeRegister(0x00, 0xFF); // CS0 - 34511136 to 34511277
writeRegister(0x01, 0xFF); // CS1 - 34511289 to 34511433
writeRegister(0x07, 0x1A); // Channel Selection - 34511445 to 34511580
writeRegister(0x0E, 0x5A); // ADDR - 34511595 to 34511734
writeRegister(0x0F, 0x00); // ADDR - 34511744 to 34511878
writeRegister(0x10, 0x5A); // ADDR - 34511892 to 34512027
writeRegister(0x11, 0x5A); // PEER - 34512041 to 34512179
writeRegister(0x12, 0x00); // PEER - 34512190 to 34512323
writeRegister(0x13, 0x5A); // PEER - 34512336 to 34512472
writeRegister(0x04, 0x02); // RX Enable - 34512486 to 34512619
writeRegister(0x02, 0x80); // Int1Msk - 34512633 to 34512766
writeRegister(0x03, 0x00); // Int2Msk - 34512776 to 34512910
writeRegister(0x00, 0xFF); // CS0 - 34512923 to 34513063
writeRegister(0x01, 0xFF); // CS1 - 34513073 to 34513213
delay(13); // Delay 13368 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34526446 to 34526581
writeRegister(0x00, 0xFF); // CS0 - 34526589 to 34526728
writeRegister(0x01, 0xFF); // CS1 - 34526739 to 34526880
writeRegister(0x0B, 0x0D); // RC Ack Config - 34526893 to 34527036
writeRegister(0x08, 0x31); // Unknown - 34527042 to 34527176
writeRegister(0x0C, 0x02); // Unknown - 34527190 to 34527324
writeRegister(0x00, 0xFF); // CS0 - 34527339 to 34527478
writeRegister(0x01, 0xFF); // CS1 - 34527489 to 34527630
writeRegister(0x07, 0x1A); // Channel Selection - 34527645 to 34527783
writeRegister(0x0E, 0x5A); // ADDR - 34527798 to 34527933
writeRegister(0x0F, 0x00); // ADDR - 34527947 to 34528081
writeRegister(0x10, 0x5A); // ADDR - 34528095 to 34528230
writeRegister(0x11, 0x5A); // PEER - 34528243 to 34528379
writeRegister(0x12, 0x00); // PEER - 34528392 to 34528526
writeRegister(0x13, 0x5A); // PEER - 34528539 to 34528675
writeRegister(0x14, 0x1F); // TX Length - 34528689 to 34528824
writeRegister(0x02, 0x40); // Int1Msk - 34528838 to 34528971
writeRegister(0x03, 0x00); // Int2Msk - 34528985 to 34529118
writeRegister(0x00, 0xFF); // CS0 - 34529129 to 34529268
writeRegister(0x01, 0xFF); // CS1 - 34529282 to 34529420
writeRegister(0x16, 0xC0); // FIFO CTRL - 34529433 to 34529572
writeRegister(0x40, 0x05); // TX Buffer - 34529582 to 34529717
writeRegister(0x41, 0x09); // TX Buffer - 34529729 to 34529865
writeRegister(0x44, 0x23); // TX Buffer - 34529877 to 34530012
writeRegister(0x45, 0x01); // TX Buffer - 34530026 to 34530161
writeRegister(0x46, 0x13); // TX Buffer - 34530174 to 34530310
writeRegister(0x04, 0x07); // TX - 34530323 to 34530458
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34542356 to 34542488
writeRegister(0x00, 0xFF); // CS0 - 34542502 to 34542638
writeRegister(0x01, 0xFF); // CS1 - 34542652 to 34542792
writeRegister(0x0B, 0x1D); // RC Ack Config - 34542807 to 34542944
writeRegister(0x16, 0x10); // FIFO CTRL - 34542957 to 34543091
writeRegister(0x00, 0xFF); // CS0 - 34543105 to 34543248
writeRegister(0x01, 0xFF); // CS1 - 34543255 to 34543396
writeRegister(0x07, 0x1A); // Channel Selection - 34543410 to 34543549
writeRegister(0x0E, 0x5A); // ADDR - 34543560 to 34543699
writeRegister(0x0F, 0x00); // ADDR - 34543713 to 34543847
writeRegister(0x10, 0x5A); // ADDR - 34543861 to 34543996
writeRegister(0x11, 0x5A); // PEER - 34544009 to 34544144
writeRegister(0x12, 0x00); // PEER - 34544158 to 34544291
writeRegister(0x13, 0x5A); // PEER - 34544302 to 34544441
writeRegister(0x04, 0x02); // RX Enable - 34544455 to 34544588
writeRegister(0x02, 0x80); // Int1Msk - 34544598 to 34544731
writeRegister(0x03, 0x00); // Int2Msk - 34544745 to 34544878
writeRegister(0x00, 0xFF); // CS0 - 34544892 to 34545028
writeRegister(0x01, 0xFF); // CS1 - 34545042 to 34545182
delay(13); // Delay 13368 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34558417 to 34558550
writeRegister(0x00, 0xFF); // CS0 - 34558560 to 34558701
writeRegister(0x01, 0xFF); // CS1 - 34558714 to 34558850
writeRegister(0x0B, 0x0D); // RC Ack Config - 34558864 to 34559007
writeRegister(0x08, 0x31); // Unknown - 34559013 to 34559149
writeRegister(0x0C, 0x02); // Unknown - 34559161 to 34559295
writeRegister(0x00, 0xFF); // CS0 - 34559310 to 34559451
writeRegister(0x01, 0xFF); // CS1 - 34559464 to 34559600
writeRegister(0x07, 0x1A); // Channel Selection - 34559616 to 34559755
writeRegister(0x0E, 0x5A); // ADDR - 34559769 to 34559905
writeRegister(0x0F, 0x00); // ADDR - 34559918 to 34560053
writeRegister(0x10, 0x5A); // ADDR - 34560066 to 34560201
writeRegister(0x11, 0x5A); // PEER - 34560215 to 34560350
writeRegister(0x12, 0x00); // PEER - 34560364 to 34560497
writeRegister(0x13, 0x5A); // PEER - 34560511 to 34560646
writeRegister(0x14, 0x1F); // TX Length - 34560660 to 34560797
writeRegister(0x02, 0x40); // Int1Msk - 34560810 to 34560943
writeRegister(0x03, 0x00); // Int2Msk - 34560957 to 34561090
writeRegister(0x00, 0xFF); // CS0 - 34561100 to 34561241
writeRegister(0x01, 0xFF); // CS1 - 34561254 to 34561398
writeRegister(0x16, 0xC0); // FIFO CTRL - 34561405 to 34561543
writeRegister(0x40, 0x05); // TX Buffer - 34561553 to 34561693
writeRegister(0x41, 0x09); // TX Buffer - 34561701 to 34561836
writeRegister(0x44, 0x23); // TX Buffer - 34561849 to 34561983
writeRegister(0x45, 0x01); // TX Buffer - 34561997 to 34562131
writeRegister(0x46, 0x13); // TX Buffer - 34562145 to 34562280
writeRegister(0x04, 0x07); // TX - 34562294 to 34562428
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34574327 to 34574460
writeRegister(0x00, 0xFF); // CS0 - 34574474 to 34574611
writeRegister(0x01, 0xFF); // CS1 - 34574623 to 34574765
writeRegister(0x0B, 0x1D); // RC Ack Config - 34574779 to 34574914
writeRegister(0x16, 0x10); // FIFO CTRL - 34574928 to 34575062
writeRegister(0x00, 0xFF); // CS0 - 34575076 to 34575217
writeRegister(0x01, 0xFF); // CS1 - 34575226 to 34575366
writeRegister(0x07, 0x1A); // Channel Selection - 34575382 to 34575520
writeRegister(0x0E, 0x5A); // ADDR - 34575531 to 34575672
writeRegister(0x0F, 0x00); // ADDR - 34575684 to 34575820
writeRegister(0x10, 0x5A); // ADDR - 34575832 to 34575967
writeRegister(0x11, 0x5A); // PEER - 34575981 to 34576116
writeRegister(0x12, 0x00); // PEER - 34576130 to 34576263
writeRegister(0x13, 0x5A); // PEER - 34576273 to 34576412
writeRegister(0x04, 0x02); // RX Enable - 34576426 to 34576559
writeRegister(0x02, 0x80); // Int1Msk - 34576570 to 34576703
writeRegister(0x03, 0x00); // Int2Msk - 34576717 to 34576850
writeRegister(0x00, 0xFF); // CS0 - 34576864 to 34577001
writeRegister(0x01, 0xFF); // CS1 - 34577013 to 34577155
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34590382 to 34590515
writeRegister(0x00, 0xFF); // CS0 - 34590529 to 34590665
writeRegister(0x01, 0xFF); // CS1 - 34590679 to 34590820
writeRegister(0x0B, 0x0D); // RC Ack Config - 34590833 to 34590968
writeRegister(0x08, 0x31); // Unknown - 34590982 to 34591116
writeRegister(0x0C, 0x02); // Unknown - 34591130 to 34591264
writeRegister(0x00, 0xFF); // CS0 - 34591279 to 34591415
writeRegister(0x01, 0xFF); // CS1 - 34591429 to 34591570
writeRegister(0x07, 0x1A); // Channel Selection - 34591585 to 34591720
writeRegister(0x0E, 0x5A); // ADDR - 34591734 to 34591873
writeRegister(0x0F, 0x00); // ADDR - 34591884 to 34592021
writeRegister(0x10, 0x5A); // ADDR - 34592032 to 34592170
writeRegister(0x11, 0x5A); // PEER - 34592180 to 34592319
writeRegister(0x12, 0x00); // PEER - 34592329 to 34592462
writeRegister(0x13, 0x5A); // PEER - 34592476 to 34592615
writeRegister(0x14, 0x1F); // TX Length - 34592626 to 34592766
writeRegister(0x02, 0x40); // Int1Msk - 34592775 to 34592916
writeRegister(0x03, 0x00); // Int2Msk - 34592922 to 34593055
writeRegister(0x00, 0xFF); // CS0 - 34593069 to 34593213
writeRegister(0x01, 0xFF); // CS1 - 34593219 to 34593360
writeRegister(0x16, 0xC0); // FIFO CTRL - 34593374 to 34593508
writeRegister(0x40, 0x05); // TX Buffer - 34593522 to 34593657
writeRegister(0x41, 0x09); // TX Buffer - 34593670 to 34593805
writeRegister(0x44, 0x23); // TX Buffer - 34593814 to 34593952
writeRegister(0x45, 0x01); // TX Buffer - 34593963 to 34594100
writeRegister(0x46, 0x13); // TX Buffer - 34594110 to 34594249
writeRegister(0x04, 0x07); // TX - 34594259 to 34594397
delay(12); // Delay 12184 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34606444 to 34606581
writeRegister(0x00, 0xFF); // CS0 - 34606587 to 34606728
writeRegister(0x01, 0xFF); // CS1 - 34606737 to 34606878
writeRegister(0x0B, 0x1D); // RC Ack Config - 34606892 to 34607031
writeRegister(0x16, 0x10); // FIFO CTRL - 34607042 to 34607179
writeRegister(0x00, 0xFF); // CS0 - 34607190 to 34607329
writeRegister(0x01, 0xFF); // CS1 - 34607343 to 34607487
writeRegister(0x07, 0x1A); // Channel Selection - 34607499 to 34607634
writeRegister(0x0E, 0x5A); // ADDR - 34607648 to 34607784
writeRegister(0x0F, 0x00); // ADDR - 34607798 to 34607932
writeRegister(0x10, 0x5A); // ADDR - 34607946 to 34608080
writeRegister(0x11, 0x5A); // PEER - 34608094 to 34608229
writeRegister(0x12, 0x00); // PEER - 34608243 to 34608376
writeRegister(0x13, 0x5A); // PEER - 34608390 to 34608526
writeRegister(0x04, 0x02); // RX Enable - 34608540 to 34608673
writeRegister(0x02, 0x80); // Int1Msk - 34608687 to 34608820
writeRegister(0x03, 0x00); // Int2Msk - 34608830 to 34608963
writeRegister(0x00, 0xFF); // CS0 - 34608977 to 34609118
writeRegister(0x01, 0xFF); // CS1 - 34609127 to 34609267
delay(13); // Delay 13214 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34622347 to 34622481
writeRegister(0x00, 0xFF); // CS0 - 34622493 to 34622637
writeRegister(0x01, 0xFF); // CS1 - 34622643 to 34622783
writeRegister(0x0B, 0x0D); // RC Ack Config - 34622797 to 34622934
writeRegister(0x08, 0x31); // Unknown - 34622946 to 34623082
writeRegister(0x0C, 0x02); // Unknown - 34623094 to 34623228
writeRegister(0x00, 0xFF); // CS0 - 34623243 to 34623387
writeRegister(0x01, 0xFF); // CS1 - 34623393 to 34623533
writeRegister(0x07, 0x1A); // Channel Selection - 34623549 to 34623688
writeRegister(0x0E, 0x5A); // ADDR - 34623699 to 34623838
writeRegister(0x0F, 0x00); // ADDR - 34623851 to 34623986
writeRegister(0x10, 0x5A); // ADDR - 34623996 to 34624134
writeRegister(0x11, 0x5A); // PEER - 34624144 to 34624283
writeRegister(0x12, 0x00); // PEER - 34624297 to 34624430
writeRegister(0x13, 0x5A); // PEER - 34624440 to 34624581
writeRegister(0x14, 0x1F); // TX Length - 34624590 to 34624730
writeRegister(0x02, 0x40); // Int1Msk - 34624743 to 34624876
writeRegister(0x03, 0x00); // Int2Msk - 34624886 to 34625019
writeRegister(0x00, 0xFF); // CS0 - 34625033 to 34625174
writeRegister(0x01, 0xFF); // CS1 - 34625183 to 34625323
writeRegister(0x16, 0xC0); // FIFO CTRL - 34625338 to 34625473
writeRegister(0x40, 0x05); // TX Buffer - 34625486 to 34625620
writeRegister(0x41, 0x09); // TX Buffer - 34625634 to 34625768
writeRegister(0x44, 0x23); // TX Buffer - 34625782 to 34625918
writeRegister(0x45, 0x01); // TX Buffer - 34625930 to 34626064
writeRegister(0x46, 0x13); // TX Buffer - 34626078 to 34626213
writeRegister(0x04, 0x07); // TX - 34626227 to 34626361
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34638408 to 34638541
writeRegister(0x00, 0xFF); // CS0 - 34638551 to 34638692
writeRegister(0x01, 0xFF); // CS1 - 34638705 to 34638849
writeRegister(0x0B, 0x1D); // RC Ack Config - 34638857 to 34638997
writeRegister(0x16, 0x10); // FIFO CTRL - 34639009 to 34639144
writeRegister(0x00, 0xFF); // CS0 - 34639157 to 34639295
writeRegister(0x01, 0xFF); // CS1 - 34639307 to 34639447
writeRegister(0x07, 0x1A); // Channel Selection - 34639463 to 34639598
writeRegister(0x0E, 0x5A); // ADDR - 34639613 to 34639752
writeRegister(0x0F, 0x00); // ADDR - 34639762 to 34639900
writeRegister(0x10, 0x5A); // ADDR - 34639910 to 34640048
writeRegister(0x11, 0x5A); // PEER - 34640059 to 34640197
writeRegister(0x12, 0x00); // PEER - 34640207 to 34640341
writeRegister(0x13, 0x5A); // PEER - 34640354 to 34640494
writeRegister(0x04, 0x02); // RX Enable - 34640504 to 34640637
writeRegister(0x02, 0x80); // Int1Msk - 34640651 to 34640784
writeRegister(0x03, 0x00); // Int2Msk - 34640798 to 34640931
writeRegister(0x00, 0xFF); // CS0 - 34640941 to 34641082
writeRegister(0x01, 0xFF); // CS1 - 34641095 to 34641231
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34654314 to 34654444
writeRegister(0x00, 0xFF); // CS0 - 34654458 to 34654597
writeRegister(0x01, 0xFF); // CS1 - 34654607 to 34654749
writeRegister(0x0B, 0x0D); // RC Ack Config - 34654762 to 34654898
writeRegister(0x08, 0x31); // Unknown - 34654911 to 34655046
writeRegister(0x0C, 0x02); // Unknown - 34655059 to 34655192
writeRegister(0x00, 0xFF); // CS0 - 34655208 to 34655347
writeRegister(0x01, 0xFF); // CS1 - 34655358 to 34655499
writeRegister(0x07, 0x1A); // Channel Selection - 34655513 to 34655652
writeRegister(0x0E, 0x5A); // ADDR - 34655666 to 34655802
writeRegister(0x0F, 0x00); // ADDR - 34655816 to 34655950
writeRegister(0x10, 0x5A); // ADDR - 34655964 to 34656100
writeRegister(0x11, 0x5A); // PEER - 34656112 to 34656247
writeRegister(0x12, 0x00); // PEER - 34656261 to 34656394
writeRegister(0x13, 0x5A); // PEER - 34656405 to 34656544
writeRegister(0x14, 0x1F); // TX Length - 34656558 to 34656693
writeRegister(0x02, 0x40); // Int1Msk - 34656707 to 34656840
writeRegister(0x03, 0x00); // Int2Msk - 34656854 to 34656987
writeRegister(0x00, 0xFF); // CS0 - 34656998 to 34657137
writeRegister(0x01, 0xFF); // CS1 - 34657151 to 34657289
writeRegister(0x16, 0xC0); // FIFO CTRL - 34657302 to 34657440
writeRegister(0x40, 0x05); // TX Buffer - 34657451 to 34657584
writeRegister(0x41, 0x09); // TX Buffer - 34657598 to 34657732
writeRegister(0x44, 0x23); // TX Buffer - 34657746 to 34657882
writeRegister(0x45, 0x01); // TX Buffer - 34657895 to 34658030
writeRegister(0x46, 0x13); // TX Buffer - 34658043 to 34658179
writeRegister(0x04, 0x07); // TX - 34658191 to 34658327
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34670373 to 34670505
writeRegister(0x00, 0xFF); // CS0 - 34670519 to 34670655
writeRegister(0x01, 0xFF); // CS1 - 34670669 to 34670809
writeRegister(0x0B, 0x1D); // RC Ack Config - 34670824 to 34670961
writeRegister(0x16, 0x10); // FIFO CTRL - 34670974 to 34671108
writeRegister(0x00, 0xFF); // CS0 - 34671122 to 34671265
writeRegister(0x01, 0xFF); // CS1 - 34671272 to 34671413
writeRegister(0x07, 0x1A); // Channel Selection - 34671427 to 34671569
writeRegister(0x0E, 0x5A); // ADDR - 34671577 to 34671716
writeRegister(0x0F, 0x00); // ADDR - 34671730 to 34671864
writeRegister(0x10, 0x5A); // ADDR - 34671874 to 34672014
writeRegister(0x11, 0x5A); // PEER - 34672023 to 34672161
writeRegister(0x12, 0x00); // PEER - 34672175 to 34672308
writeRegister(0x13, 0x5A); // PEER - 34672319 to 34672458
writeRegister(0x04, 0x02); // RX Enable - 34672468 to 34672601
writeRegister(0x02, 0x80); // Int1Msk - 34672615 to 34672748
writeRegister(0x03, 0x00); // Int2Msk - 34672762 to 34672895
writeRegister(0x00, 0xFF); // CS0 - 34672906 to 34673045
writeRegister(0x01, 0xFF); // CS1 - 34673059 to 34673203
delay(13); // Delay 13358 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34686428 to 34686561
writeRegister(0x00, 0xFF); // CS0 - 34686571 to 34686712
writeRegister(0x01, 0xFF); // CS1 - 34686724 to 34686867
writeRegister(0x0B, 0x0D); // RC Ack Config - 34686875 to 34687015
writeRegister(0x08, 0x31); // Unknown - 34687024 to 34687163
writeRegister(0x0C, 0x02); // Unknown - 34687172 to 34687312
writeRegister(0x00, 0xFF); // CS0 - 34687321 to 34687462
writeRegister(0x01, 0xFF); // CS1 - 34687474 to 34687619
writeRegister(0x07, 0x1A); // Channel Selection - 34687630 to 34687765
writeRegister(0x0E, 0x5A); // ADDR - 34687780 to 34687919
writeRegister(0x0F, 0x00); // ADDR - 34687929 to 34688064
writeRegister(0x10, 0x5A); // ADDR - 34688077 to 34688212
writeRegister(0x11, 0x5A); // PEER - 34688226 to 34688364
writeRegister(0x12, 0x00); // PEER - 34688375 to 34688508
writeRegister(0x13, 0x5A); // PEER - 34688522 to 34688657
writeRegister(0x14, 0x1F); // TX Length - 34688671 to 34688810
writeRegister(0x02, 0x40); // Int1Msk - 34688821 to 34688954
writeRegister(0x03, 0x00); // Int2Msk - 34688967 to 34689101
writeRegister(0x00, 0xFF); // CS0 - 34689114 to 34689252
writeRegister(0x01, 0xFF); // CS1 - 34689264 to 34689404
writeRegister(0x16, 0xC0); // FIFO CTRL - 34689419 to 34689554
writeRegister(0x40, 0x05); // TX Buffer - 34689568 to 34689701
writeRegister(0x41, 0x09); // TX Buffer - 34689712 to 34689849
writeRegister(0x44, 0x23); // TX Buffer - 34689860 to 34689999
writeRegister(0x45, 0x01); // TX Buffer - 34690008 to 34690150
writeRegister(0x46, 0x13); // TX Buffer - 34690156 to 34690296
writeRegister(0x04, 0x07); // TX - 34690305 to 34690447
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34702338 to 34702471
writeRegister(0x00, 0xFF); // CS0 - 34702484 to 34702625
writeRegister(0x01, 0xFF); // CS1 - 34702634 to 34702774
writeRegister(0x0B, 0x1D); // RC Ack Config - 34702790 to 34702930
writeRegister(0x16, 0x10); // FIFO CTRL - 34702939 to 34703077
writeRegister(0x00, 0xFF); // CS0 - 34703087 to 34703228
writeRegister(0x01, 0xFF); // CS1 - 34703240 to 34703378
writeRegister(0x07, 0x1A); // Channel Selection - 34703393 to 34703531
writeRegister(0x0E, 0x5A); // ADDR - 34703546 to 34703681
writeRegister(0x0F, 0x00); // ADDR - 34703695 to 34703829
writeRegister(0x10, 0x5A); // ADDR - 34703843 to 34703978
writeRegister(0x11, 0x5A); // PEER - 34703992 to 34704127
writeRegister(0x12, 0x00); // PEER - 34704141 to 34704274
writeRegister(0x13, 0x5A); // PEER - 34704287 to 34704423
writeRegister(0x04, 0x02); // RX Enable - 34704437 to 34704570
writeRegister(0x02, 0x80); // Int1Msk - 34704584 to 34704717
writeRegister(0x03, 0x00); // Int2Msk - 34704727 to 34704861
writeRegister(0x00, 0xFF); // CS0 - 34704874 to 34705018
writeRegister(0x01, 0xFF); // CS1 - 34705024 to 34705164
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34718393 to 34718526
writeRegister(0x00, 0xFF); // CS0 - 34718540 to 34718683
writeRegister(0x01, 0xFF); // CS1 - 34718690 to 34718831
writeRegister(0x0B, 0x0D); // RC Ack Config - 34718844 to 34718979
writeRegister(0x08, 0x31); // Unknown - 34718993 to 34719127
writeRegister(0x0C, 0x02); // Unknown - 34719141 to 34719275
writeRegister(0x00, 0xFF); // CS0 - 34719290 to 34719433
writeRegister(0x01, 0xFF); // CS1 - 34719440 to 34719581
writeRegister(0x07, 0x1A); // Channel Selection - 34719596 to 34719734
writeRegister(0x0E, 0x5A); // ADDR - 34719745 to 34719884
writeRegister(0x0F, 0x00); // ADDR - 34719898 to 34720032
writeRegister(0x10, 0x5A); // ADDR - 34720046 to 34720181
writeRegister(0x11, 0x5A); // PEER - 34720194 to 34720330
writeRegister(0x12, 0x00); // PEER - 34720343 to 34720477
writeRegister(0x13, 0x5A); // PEER - 34720487 to 34720626
writeRegister(0x14, 0x1F); // TX Length - 34720640 to 34720777
writeRegister(0x02, 0x40); // Int1Msk - 34720789 to 34720922
writeRegister(0x03, 0x00); // Int2Msk - 34720933 to 34721066
writeRegister(0x00, 0xFF); // CS0 - 34721080 to 34721219
writeRegister(0x01, 0xFF); // CS1 - 34721230 to 34721371
writeRegister(0x16, 0xC0); // FIFO CTRL - 34721384 to 34721519
writeRegister(0x40, 0x05); // TX Buffer - 34721533 to 34721668
writeRegister(0x41, 0x09); // TX Buffer - 34721680 to 34721816
writeRegister(0x44, 0x23); // TX Buffer - 34721828 to 34721963
writeRegister(0x45, 0x01); // TX Buffer - 34721977 to 34722111
writeRegister(0x46, 0x13); // TX Buffer - 34722125 to 34722261
writeRegister(0x04, 0x07); // TX - 34722274 to 34722409
delay(12); // Delay 12179 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34734455 to 34734588
writeRegister(0x00, 0xFF); // CS0 - 34734598 to 34734737
writeRegister(0x01, 0xFF); // CS1 - 34734751 to 34734895
writeRegister(0x0B, 0x1D); // RC Ack Config - 34734907 to 34735042
writeRegister(0x16, 0x10); // FIFO CTRL - 34735056 to 34735190
writeRegister(0x00, 0xFF); // CS0 - 34735204 to 34735340
writeRegister(0x01, 0xFF); // CS1 - 34735354 to 34735495
writeRegister(0x07, 0x1A); // Channel Selection - 34735510 to 34735645
writeRegister(0x0E, 0x5A); // ADDR - 34735659 to 34735798
writeRegister(0x0F, 0x00); // ADDR - 34735809 to 34735946
writeRegister(0x10, 0x5A); // ADDR - 34735957 to 34736095
writeRegister(0x11, 0x5A); // PEER - 34736105 to 34736244
writeRegister(0x12, 0x00); // PEER - 34736254 to 34736387
writeRegister(0x13, 0x5A); // PEER - 34736401 to 34736540
writeRegister(0x04, 0x02); // RX Enable - 34736550 to 34736684
writeRegister(0x02, 0x80); // Int1Msk - 34736697 to 34736831
writeRegister(0x03, 0x00); // Int2Msk - 34736844 to 34736978
writeRegister(0x00, 0xFF); // CS0 - 34736988 to 34737129
writeRegister(0x01, 0xFF); // CS1 - 34737141 to 34737279
delay(13); // Delay 13219 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34750361 to 34750498
writeRegister(0x00, 0xFF); // CS0 - 34750504 to 34750645
writeRegister(0x01, 0xFF); // CS1 - 34750654 to 34750794
writeRegister(0x0B, 0x0D); // RC Ack Config - 34750808 to 34750951
writeRegister(0x08, 0x31); // Unknown - 34750957 to 34751093
writeRegister(0x0C, 0x02); // Unknown - 34751105 to 34751239
writeRegister(0x00, 0xFF); // CS0 - 34751254 to 34751395
writeRegister(0x01, 0xFF); // CS1 - 34751404 to 34751544
writeRegister(0x07, 0x1A); // Channel Selection - 34751560 to 34751698
writeRegister(0x0E, 0x5A); // ADDR - 34751713 to 34751849
writeRegister(0x0F, 0x00); // ADDR - 34751862 to 34751997
writeRegister(0x10, 0x5A); // ADDR - 34752010 to 34752145
writeRegister(0x11, 0x5A); // PEER - 34752159 to 34752294
writeRegister(0x12, 0x00); // PEER - 34752308 to 34752441
writeRegister(0x13, 0x5A); // PEER - 34752455 to 34752590
writeRegister(0x14, 0x1F); // TX Length - 34752604 to 34752741
writeRegister(0x02, 0x40); // Int1Msk - 34752754 to 34752887
writeRegister(0x03, 0x00); // Int2Msk - 34752901 to 34753034
writeRegister(0x00, 0xFF); // CS0 - 34753044 to 34753185
writeRegister(0x01, 0xFF); // CS1 - 34753197 to 34753334
writeRegister(0x16, 0xC0); // FIFO CTRL - 34753349 to 34753487
writeRegister(0x40, 0x05); // TX Buffer - 34753497 to 34753632
writeRegister(0x41, 0x09); // TX Buffer - 34753645 to 34753780
writeRegister(0x44, 0x23); // TX Buffer - 34753793 to 34753927
writeRegister(0x45, 0x01); // TX Buffer - 34753941 to 34754075
writeRegister(0x46, 0x13); // TX Buffer - 34754089 to 34754224
writeRegister(0x04, 0x07); // TX - 34754238 to 34754372
delay(12); // Delay 12204 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34766444 to 34766576
writeRegister(0x00, 0xFF); // CS0 - 34766590 to 34766734
writeRegister(0x01, 0xFF); // CS1 - 34766740 to 34766880
writeRegister(0x0B, 0x1D); // RC Ack Config - 34766895 to 34767038
writeRegister(0x16, 0x10); // FIFO CTRL - 34767045 to 34767179
writeRegister(0x00, 0xFF); // CS0 - 34767193 to 34767332
writeRegister(0x01, 0xFF); // CS1 - 34767343 to 34767484
writeRegister(0x07, 0x1A); // Channel Selection - 34767498 to 34767637
writeRegister(0x0E, 0x5A); // ADDR - 34767651 to 34767787
writeRegister(0x0F, 0x00); // ADDR - 34767801 to 34767935
writeRegister(0x10, 0x5A); // ADDR - 34767949 to 34768085
writeRegister(0x11, 0x5A); // PEER - 34768097 to 34768232
writeRegister(0x12, 0x00); // PEER - 34768246 to 34768379
writeRegister(0x13, 0x5A); // PEER - 34768390 to 34768529
writeRegister(0x04, 0x02); // RX Enable - 34768543 to 34768676
writeRegister(0x02, 0x80); // Int1Msk - 34768686 to 34768819
writeRegister(0x03, 0x00); // Int2Msk - 34768833 to 34768966
writeRegister(0x00, 0xFF); // CS0 - 34768980 to 34769116
writeRegister(0x01, 0xFF); // CS1 - 34769130 to 34769270
delay(13); // Delay 13214 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34782350 to 34782484
writeRegister(0x00, 0xFF); // CS0 - 34782496 to 34782632
writeRegister(0x01, 0xFF); // CS1 - 34782646 to 34782786
writeRegister(0x0B, 0x0D); // RC Ack Config - 34782797 to 34782937
writeRegister(0x08, 0x31); // Unknown - 34782949 to 34783085
writeRegister(0x0C, 0x02); // Unknown - 34783094 to 34783231
writeRegister(0x00, 0xFF); // CS0 - 34783246 to 34783384
writeRegister(0x01, 0xFF); // CS1 - 34783396 to 34783536
writeRegister(0x07, 0x1A); // Channel Selection - 34783552 to 34783687
writeRegister(0x0E, 0x5A); // ADDR - 34783702 to 34783841
writeRegister(0x0F, 0x00); // ADDR - 34783851 to 34783989
writeRegister(0x10, 0x5A); // ADDR - 34783999 to 34784137
writeRegister(0x11, 0x5A); // PEER - 34784148 to 34784286
writeRegister(0x12, 0x00); // PEER - 34784296 to 34784430
writeRegister(0x13, 0x5A); // PEER - 34784443 to 34784583
writeRegister(0x14, 0x1F); // TX Length - 34784593 to 34784733
writeRegister(0x02, 0x40); // Int1Msk - 34784742 to 34784877
writeRegister(0x03, 0x00); // Int2Msk - 34784889 to 34785024
writeRegister(0x00, 0xFF); // CS0 - 34785036 to 34785172
writeRegister(0x01, 0xFF); // CS1 - 34785186 to 34785326
writeRegister(0x16, 0xC0); // FIFO CTRL - 34785341 to 34785476
writeRegister(0x40, 0x05); // TX Buffer - 34785489 to 34785623
writeRegister(0x41, 0x09); // TX Buffer - 34785637 to 34785771
writeRegister(0x44, 0x23); // TX Buffer - 34785781 to 34785921
writeRegister(0x45, 0x01); // TX Buffer - 34785930 to 34786069
writeRegister(0x46, 0x13); // TX Buffer - 34786078 to 34786216
writeRegister(0x04, 0x07); // TX - 34786227 to 34786364
delay(12); // Delay 12177 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34798411 to 34798541
writeRegister(0x00, 0xFF); // CS0 - 34798554 to 34798695
writeRegister(0x01, 0xFF); // CS1 - 34798704 to 34798844
writeRegister(0x0B, 0x1D); // RC Ack Config - 34798860 to 34799000
writeRegister(0x16, 0x10); // FIFO CTRL - 34799009 to 34799147
writeRegister(0x00, 0xFF); // CS0 - 34799157 to 34799298
writeRegister(0x01, 0xFF); // CS1 - 34799310 to 34799448
writeRegister(0x07, 0x1A); // Channel Selection - 34799466 to 34799601
writeRegister(0x0E, 0x5A); // ADDR - 34799616 to 34799751
writeRegister(0x0F, 0x00); // ADDR - 34799765 to 34799899
writeRegister(0x10, 0x5A); // ADDR - 34799913 to 34800048
writeRegister(0x11, 0x5A); // PEER - 34800062 to 34800197
writeRegister(0x12, 0x00); // PEER - 34800211 to 34800344
writeRegister(0x13, 0x5A); // PEER - 34800357 to 34800493
writeRegister(0x04, 0x02); // RX Enable - 34800507 to 34800640
writeRegister(0x02, 0x80); // Int1Msk - 34800654 to 34800787
writeRegister(0x03, 0x00); // Int2Msk - 34800797 to 34800931
writeRegister(0x00, 0xFF); // CS0 - 34800944 to 34801088
writeRegister(0x01, 0xFF); // CS1 - 34801094 to 34801234
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34814463 to 34814596
writeRegister(0x00, 0xFF); // CS0 - 34814610 to 34814749
writeRegister(0x01, 0xFF); // CS1 - 34814760 to 34814901
writeRegister(0x0B, 0x0D); // RC Ack Config - 34814914 to 34815049
writeRegister(0x08, 0x31); // Unknown - 34815063 to 34815197
writeRegister(0x0C, 0x02); // Unknown - 34815211 to 34815345
writeRegister(0x00, 0xFF); // CS0 - 34815360 to 34815499
writeRegister(0x01, 0xFF); // CS1 - 34815510 to 34815651
writeRegister(0x07, 0x1A); // Channel Selection - 34815666 to 34815804
writeRegister(0x0E, 0x5A); // ADDR - 34815815 to 34815954
writeRegister(0x0F, 0x00); // ADDR - 34815968 to 34816102
writeRegister(0x10, 0x5A); // ADDR - 34816116 to 34816251
writeRegister(0x11, 0x5A); // PEER - 34816264 to 34816400
writeRegister(0x12, 0x00); // PEER - 34816413 to 34816547
writeRegister(0x13, 0x5A); // PEER - 34816557 to 34816696
writeRegister(0x14, 0x1F); // TX Length - 34816710 to 34816847
writeRegister(0x02, 0x40); // Int1Msk - 34816859 to 34816992
writeRegister(0x03, 0x00); // Int2Msk - 34817003 to 34817142
writeRegister(0x00, 0xFF); // CS0 - 34817150 to 34817289
writeRegister(0x01, 0xFF); // CS1 - 34817300 to 34817441
writeRegister(0x16, 0xC0); // FIFO CTRL - 34817454 to 34817597
writeRegister(0x40, 0x05); // TX Buffer - 34817603 to 34817738
writeRegister(0x41, 0x09); // TX Buffer - 34817750 to 34817886
writeRegister(0x44, 0x23); // TX Buffer - 34817898 to 34818033
writeRegister(0x45, 0x01); // TX Buffer - 34818047 to 34818181
writeRegister(0x46, 0x13); // TX Buffer - 34818195 to 34818331
writeRegister(0x04, 0x07); // TX - 34818344 to 34818479
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34830377 to 34830509
writeRegister(0x00, 0xFF); // CS0 - 34830523 to 34830659
writeRegister(0x01, 0xFF); // CS1 - 34830673 to 34830813
writeRegister(0x0B, 0x1D); // RC Ack Config - 34830828 to 34830965
writeRegister(0x16, 0x10); // FIFO CTRL - 34830978 to 34831112
writeRegister(0x00, 0xFF); // CS0 - 34831126 to 34831263
writeRegister(0x01, 0xFF); // CS1 - 34831276 to 34831417
writeRegister(0x07, 0x1A); // Channel Selection - 34831431 to 34831567
writeRegister(0x0E, 0x5A); // ADDR - 34831581 to 34831720
writeRegister(0x0F, 0x00); // ADDR - 34831730 to 34831868
writeRegister(0x10, 0x5A); // ADDR - 34831878 to 34832017
writeRegister(0x11, 0x5A); // PEER - 34832027 to 34832167
writeRegister(0x12, 0x00); // PEER - 34832176 to 34832315
writeRegister(0x13, 0x5A); // PEER - 34832323 to 34832462
writeRegister(0x04, 0x02); // RX Enable - 34832472 to 34832605
writeRegister(0x02, 0x80); // Int1Msk - 34832619 to 34832752
writeRegister(0x03, 0x00); // Int2Msk - 34832766 to 34832899
writeRegister(0x00, 0xFF); // CS0 - 34832910 to 34833049
writeRegister(0x01, 0xFF); // CS1 - 34833063 to 34833207
delay(13); // Delay 13358 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34846432 to 34846565
writeRegister(0x00, 0xFF); // CS0 - 34846575 to 34846716
writeRegister(0x01, 0xFF); // CS1 - 34846728 to 34846873
writeRegister(0x0B, 0x0D); // RC Ack Config - 34846879 to 34847019
writeRegister(0x08, 0x31); // Unknown - 34847028 to 34847167
writeRegister(0x0C, 0x02); // Unknown - 34847176 to 34847310
writeRegister(0x00, 0xFF); // CS0 - 34847325 to 34847466
writeRegister(0x01, 0xFF); // CS1 - 34847478 to 34847623
writeRegister(0x07, 0x1A); // Channel Selection - 34847634 to 34847769
writeRegister(0x0E, 0x5A); // ADDR - 34847784 to 34847926
writeRegister(0x0F, 0x00); // ADDR - 34847933 to 34848068
writeRegister(0x10, 0x5A); // ADDR - 34848081 to 34848216
writeRegister(0x11, 0x5A); // PEER - 34848230 to 34848371
writeRegister(0x12, 0x00); // PEER - 34848379 to 34848512
writeRegister(0x13, 0x5A); // PEER - 34848526 to 34848661
writeRegister(0x14, 0x1F); // TX Length - 34848675 to 34848818
writeRegister(0x02, 0x40); // Int1Msk - 34848825 to 34848958
writeRegister(0x03, 0x00); // Int2Msk - 34848972 to 34849105
writeRegister(0x00, 0xFF); // CS0 - 34849119 to 34849256
writeRegister(0x01, 0xFF); // CS1 - 34849268 to 34849410
writeRegister(0x16, 0xC0); // FIFO CTRL - 34849423 to 34849558
writeRegister(0x40, 0x05); // TX Buffer - 34849572 to 34849705
writeRegister(0x41, 0x09); // TX Buffer - 34849716 to 34849857
writeRegister(0x44, 0x23); // TX Buffer - 34849864 to 34850006
writeRegister(0x45, 0x01); // TX Buffer - 34850012 to 34850154
writeRegister(0x46, 0x13); // TX Buffer - 34850160 to 34850303
writeRegister(0x04, 0x07); // TX - 34850309 to 34850451
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34862342 to 34862475
writeRegister(0x00, 0xFF); // CS0 - 34862488 to 34862629
writeRegister(0x01, 0xFF); // CS1 - 34862638 to 34862778
writeRegister(0x0B, 0x1D); // RC Ack Config - 34862794 to 34862934
writeRegister(0x16, 0x10); // FIFO CTRL - 34862943 to 34863081
writeRegister(0x00, 0xFF); // CS0 - 34863091 to 34863232
writeRegister(0x01, 0xFF); // CS1 - 34863244 to 34863382
writeRegister(0x07, 0x1A); // Channel Selection - 34863397 to 34863535
writeRegister(0x0E, 0x5A); // ADDR - 34863550 to 34863685
writeRegister(0x0F, 0x00); // ADDR - 34863699 to 34863833
writeRegister(0x10, 0x5A); // ADDR - 34863847 to 34863982
writeRegister(0x11, 0x5A); // PEER - 34863996 to 34864131
writeRegister(0x12, 0x00); // PEER - 34864145 to 34864278
writeRegister(0x13, 0x5A); // PEER - 34864292 to 34864427
writeRegister(0x04, 0x02); // RX Enable - 34864441 to 34864574
writeRegister(0x02, 0x80); // Int1Msk - 34864585 to 34864724
writeRegister(0x03, 0x00); // Int2Msk - 34864731 to 34864865
writeRegister(0x00, 0xFF); // CS0 - 34864878 to 34865022
writeRegister(0x01, 0xFF); // CS1 - 34865028 to 34865168
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34878397 to 34878530
writeRegister(0x00, 0xFF); // CS0 - 34878544 to 34878687
writeRegister(0x01, 0xFF); // CS1 - 34878694 to 34878835
writeRegister(0x0B, 0x0D); // RC Ack Config - 34878848 to 34878983
writeRegister(0x08, 0x31); // Unknown - 34878997 to 34879131
writeRegister(0x0C, 0x02); // Unknown - 34879145 to 34879279
writeRegister(0x00, 0xFF); // CS0 - 34879294 to 34879436
writeRegister(0x01, 0xFF); // CS1 - 34879444 to 34879585
writeRegister(0x07, 0x1A); // Channel Selection - 34879600 to 34879738
writeRegister(0x0E, 0x5A); // ADDR - 34879749 to 34879888
writeRegister(0x0F, 0x00); // ADDR - 34879902 to 34880036
writeRegister(0x10, 0x5A); // ADDR - 34880047 to 34880185
writeRegister(0x11, 0x5A); // PEER - 34880195 to 34880334
writeRegister(0x12, 0x00); // PEER - 34880347 to 34880481
writeRegister(0x13, 0x5A); // PEER - 34880491 to 34880630
writeRegister(0x14, 0x1F); // TX Length - 34880640 to 34880781
writeRegister(0x02, 0x40); // Int1Msk - 34880793 to 34880928
writeRegister(0x03, 0x00); // Int2Msk - 34880937 to 34881070
writeRegister(0x00, 0xFF); // CS0 - 34881084 to 34881223
writeRegister(0x01, 0xFF); // CS1 - 34881234 to 34881375
writeRegister(0x16, 0xC0); // FIFO CTRL - 34881389 to 34881523
writeRegister(0x40, 0x05); // TX Buffer - 34881537 to 34881672
writeRegister(0x41, 0x09); // TX Buffer - 34881684 to 34881820
writeRegister(0x44, 0x23); // TX Buffer - 34881832 to 34881967
writeRegister(0x45, 0x01); // TX Buffer - 34881981 to 34882115
writeRegister(0x46, 0x13); // TX Buffer - 34882129 to 34882265
writeRegister(0x04, 0x07); // TX - 34882278 to 34882413
delay(12); // Delay 12179 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34894459 to 34894592
writeRegister(0x00, 0xFF); // CS0 - 34894602 to 34894743
writeRegister(0x01, 0xFF); // CS1 - 34894755 to 34894899
writeRegister(0x0B, 0x1D); // RC Ack Config - 34894907 to 34895046
writeRegister(0x16, 0x10); // FIFO CTRL - 34895060 to 34895194
writeRegister(0x00, 0xFF); // CS0 - 34895208 to 34895344
writeRegister(0x01, 0xFF); // CS1 - 34895358 to 34895499
writeRegister(0x07, 0x1A); // Channel Selection - 34895514 to 34895649
writeRegister(0x0E, 0x5A); // ADDR - 34895663 to 34895802
writeRegister(0x0F, 0x00); // ADDR - 34895813 to 34895950
writeRegister(0x10, 0x5A); // ADDR - 34895961 to 34896099
writeRegister(0x11, 0x5A); // PEER - 34896109 to 34896248
writeRegister(0x12, 0x00); // PEER - 34896258 to 34896391
writeRegister(0x13, 0x5A); // PEER - 34896405 to 34896544
writeRegister(0x04, 0x02); // RX Enable - 34896554 to 34896688
writeRegister(0x02, 0x80); // Int1Msk - 34896701 to 34896835
writeRegister(0x03, 0x00); // Int2Msk - 34896848 to 34896982
writeRegister(0x00, 0xFF); // CS0 - 34896992 to 34897133
writeRegister(0x01, 0xFF); // CS1 - 34897145 to 34897283
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34910365 to 34910494
writeRegister(0x00, 0xFF); // CS0 - 34910508 to 34910649
writeRegister(0x01, 0xFF); // CS1 - 34910658 to 34910798
writeRegister(0x0B, 0x0D); // RC Ack Config - 34910812 to 34910949
writeRegister(0x08, 0x31); // Unknown - 34910961 to 34911097
writeRegister(0x0C, 0x02); // Unknown - 34911109 to 34911243
writeRegister(0x00, 0xFF); // CS0 - 34911258 to 34911399
writeRegister(0x01, 0xFF); // CS1 - 34911408 to 34911548
writeRegister(0x07, 0x1A); // Channel Selection - 34911564 to 34911704
writeRegister(0x0E, 0x5A); // ADDR - 34911717 to 34911853
writeRegister(0x0F, 0x00); // ADDR - 34911866 to 34912001
writeRegister(0x10, 0x5A); // ADDR - 34912014 to 34912149
writeRegister(0x11, 0x5A); // PEER - 34912163 to 34912298
writeRegister(0x12, 0x00); // PEER - 34912312 to 34912445
writeRegister(0x13, 0x5A); // PEER - 34912455 to 34912594
writeRegister(0x14, 0x1F); // TX Length - 34912608 to 34912745
writeRegister(0x02, 0x40); // Int1Msk - 34912758 to 34912891
writeRegister(0x03, 0x00); // Int2Msk - 34912905 to 34913038
writeRegister(0x00, 0xFF); // CS0 - 34913048 to 34913189
writeRegister(0x01, 0xFF); // CS1 - 34913201 to 34913338
writeRegister(0x16, 0xC0); // FIFO CTRL - 34913353 to 34913491
writeRegister(0x40, 0x05); // TX Buffer - 34913501 to 34913636
writeRegister(0x41, 0x09); // TX Buffer - 34913649 to 34913784
writeRegister(0x44, 0x23); // TX Buffer - 34913797 to 34913931
writeRegister(0x45, 0x01); // TX Buffer - 34913945 to 34914079
writeRegister(0x46, 0x13); // TX Buffer - 34914093 to 34914228
writeRegister(0x04, 0x07); // TX - 34914242 to 34914376
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34926423 to 34926556
writeRegister(0x00, 0xFF); // CS0 - 34926570 to 34926707
writeRegister(0x01, 0xFF); // CS1 - 34926720 to 34926861
writeRegister(0x0B, 0x1D); // RC Ack Config - 34926875 to 34927012
writeRegister(0x16, 0x10); // FIFO CTRL - 34927024 to 34927160
writeRegister(0x00, 0xFF); // CS0 - 34927172 to 34927316
writeRegister(0x01, 0xFF); // CS1 - 34927322 to 34927462
writeRegister(0x07, 0x1A); // Channel Selection - 34927478 to 34927621
writeRegister(0x0E, 0x5A); // ADDR - 34927628 to 34927767
writeRegister(0x0F, 0x00); // ADDR - 34927780 to 34927915
writeRegister(0x10, 0x5A); // ADDR - 34927925 to 34928063
writeRegister(0x11, 0x5A); // PEER - 34928073 to 34928212
writeRegister(0x12, 0x00); // PEER - 34928226 to 34928359
writeRegister(0x13, 0x5A); // PEER - 34928369 to 34928508
writeRegister(0x04, 0x02); // RX Enable - 34928519 to 34928652
writeRegister(0x02, 0x80); // Int1Msk - 34928666 to 34928799
writeRegister(0x03, 0x00); // Int2Msk - 34928813 to 34928946
writeRegister(0x00, 0xFF); // CS0 - 34928956 to 34929097
writeRegister(0x01, 0xFF); // CS1 - 34929110 to 34929254
delay(13); // Delay 13208 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34942329 to 34942462
writeRegister(0x00, 0xFF); // CS0 - 34942472 to 34942612
writeRegister(0x01, 0xFF); // CS1 - 34942626 to 34942762
writeRegister(0x0B, 0x0D); // RC Ack Config - 34942777 to 34942915
writeRegister(0x08, 0x31); // Unknown - 34942926 to 34943067
writeRegister(0x0C, 0x02); // Unknown - 34943074 to 34943207
writeRegister(0x00, 0xFF); // CS0 - 34943223 to 34943362
writeRegister(0x01, 0xFF); // CS1 - 34943376 to 34943514
writeRegister(0x07, 0x1A); // Channel Selection - 34943532 to 34943667
writeRegister(0x0E, 0x5A); // ADDR - 34943681 to 34943817
writeRegister(0x0F, 0x00); // ADDR - 34943831 to 34943965
writeRegister(0x10, 0x5A); // ADDR - 34943979 to 34944113
writeRegister(0x11, 0x5A); // PEER - 34944127 to 34944262
writeRegister(0x12, 0x00); // PEER - 34944276 to 34944409
writeRegister(0x13, 0x5A); // PEER - 34944423 to 34944559
writeRegister(0x14, 0x1F); // TX Length - 34944572 to 34944716
writeRegister(0x02, 0x40); // Int1Msk - 34944722 to 34944855
writeRegister(0x03, 0x00); // Int2Msk - 34944869 to 34945002
writeRegister(0x00, 0xFF); // CS0 - 34945012 to 34945152
writeRegister(0x01, 0xFF); // CS1 - 34945166 to 34945310
writeRegister(0x16, 0xC0); // FIFO CTRL - 34945317 to 34945455
writeRegister(0x40, 0x05); // TX Buffer - 34945466 to 34945607
writeRegister(0x41, 0x09); // TX Buffer - 34945613 to 34945755
writeRegister(0x44, 0x23); // TX Buffer - 34945761 to 34945903
writeRegister(0x45, 0x01); // TX Buffer - 34945909 to 34946045
writeRegister(0x46, 0x13); // TX Buffer - 34946057 to 34946200
writeRegister(0x04, 0x07); // TX - 34946206 to 34946342
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34958387 to 34958520
writeRegister(0x00, 0xFF); // CS0 - 34958534 to 34958678
writeRegister(0x01, 0xFF); // CS1 - 34958684 to 34958825
writeRegister(0x0B, 0x1D); // RC Ack Config - 34958839 to 34958982
writeRegister(0x16, 0x10); // FIFO CTRL - 34958989 to 34959123
writeRegister(0x00, 0xFF); // CS0 - 34959137 to 34959276
writeRegister(0x01, 0xFF); // CS1 - 34959286 to 34959428
writeRegister(0x07, 0x1A); // Channel Selection - 34959442 to 34959581
writeRegister(0x0E, 0x5A); // ADDR - 34959595 to 34959731
writeRegister(0x0F, 0x00); // ADDR - 34959745 to 34959879
writeRegister(0x10, 0x5A); // ADDR - 34959893 to 34960027
writeRegister(0x11, 0x5A); // PEER - 34960041 to 34960176
writeRegister(0x12, 0x00); // PEER - 34960190 to 34960323
writeRegister(0x13, 0x5A); // PEER - 34960334 to 34960473
writeRegister(0x04, 0x02); // RX Enable - 34960487 to 34960620
writeRegister(0x02, 0x80); // Int1Msk - 34960630 to 34960763
writeRegister(0x03, 0x00); // Int2Msk - 34960777 to 34960910
writeRegister(0x00, 0xFF); // CS0 - 34960924 to 34961060
writeRegister(0x01, 0xFF); // CS1 - 34961074 to 34961214
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34974443 to 34974576
writeRegister(0x00, 0xFF); // CS0 - 34974589 to 34974727
writeRegister(0x01, 0xFF); // CS1 - 34974739 to 34974879
writeRegister(0x0B, 0x0D); // RC Ack Config - 34974894 to 34975030
writeRegister(0x08, 0x31); // Unknown - 34975043 to 34975178
writeRegister(0x0C, 0x02); // Unknown - 34975191 to 34975324
writeRegister(0x00, 0xFF); // CS0 - 34975339 to 34975477
writeRegister(0x01, 0xFF); // CS1 - 34975489 to 34975629
writeRegister(0x07, 0x1A); // Channel Selection - 34975645 to 34975780
writeRegister(0x0E, 0x5A); // ADDR - 34975795 to 34975934
writeRegister(0x0F, 0x00); // ADDR - 34975944 to 34976082
writeRegister(0x10, 0x5A); // ADDR - 34976092 to 34976230
writeRegister(0x11, 0x5A); // PEER - 34976241 to 34976379
writeRegister(0x12, 0x00); // PEER - 34976390 to 34976523
writeRegister(0x13, 0x5A); // PEER - 34976537 to 34976676
writeRegister(0x14, 0x1F); // TX Length - 34976686 to 34976825
writeRegister(0x02, 0x40); // Int1Msk - 34976839 to 34976972
writeRegister(0x03, 0x00); // Int2Msk - 34976982 to 34977116
writeRegister(0x00, 0xFF); // CS0 - 34977129 to 34977273
writeRegister(0x01, 0xFF); // CS1 - 34977279 to 34977419
writeRegister(0x16, 0xC0); // FIFO CTRL - 34977434 to 34977569
writeRegister(0x40, 0x05); // TX Buffer - 34977583 to 34977716
writeRegister(0x41, 0x09); // TX Buffer - 34977730 to 34977864
writeRegister(0x44, 0x23); // TX Buffer - 34977878 to 34978014
writeRegister(0x45, 0x01); // TX Buffer - 34978026 to 34978162
writeRegister(0x46, 0x13); // TX Buffer - 34978171 to 34978311
writeRegister(0x04, 0x07); // TX - 34978323 to 34978459
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 34990356 to 34990489
writeRegister(0x00, 0xFF); // CS0 - 34990499 to 34990640
writeRegister(0x01, 0xFF); // CS1 - 34990653 to 34990789
writeRegister(0x0B, 0x1D); // RC Ack Config - 34990804 to 34990945
writeRegister(0x16, 0x10); // FIFO CTRL - 34990957 to 34991092
writeRegister(0x00, 0xFF); // CS0 - 34991102 to 34991241
writeRegister(0x01, 0xFF); // CS1 - 34991255 to 34991399
writeRegister(0x07, 0x1A); // Channel Selection - 34991411 to 34991546
writeRegister(0x0E, 0x5A); // ADDR - 34991561 to 34991700
writeRegister(0x0F, 0x00); // ADDR - 34991710 to 34991844
writeRegister(0x10, 0x5A); // ADDR - 34991858 to 34991993
writeRegister(0x11, 0x5A); // PEER - 34992006 to 34992145
writeRegister(0x12, 0x00); // PEER - 34992155 to 34992289
writeRegister(0x13, 0x5A); // PEER - 34992302 to 34992438
writeRegister(0x04, 0x02); // RX Enable - 34992452 to 34992585
writeRegister(0x02, 0x80); // Int1Msk - 34992599 to 34992732
writeRegister(0x03, 0x00); // Int2Msk - 34992742 to 34992876
writeRegister(0x00, 0xFF); // CS0 - 34992889 to 34993030
writeRegister(0x01, 0xFF); // CS1 - 34993039 to 34993179
delay(13); // Delay 13368 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35006412 to 35006547
writeRegister(0x00, 0xFF); // CS0 - 35006555 to 35006694
writeRegister(0x01, 0xFF); // CS1 - 35006705 to 35006846
writeRegister(0x0B, 0x0D); // RC Ack Config - 35006859 to 35007002
writeRegister(0x08, 0x31); // Unknown - 35007008 to 35007142
writeRegister(0x0C, 0x02); // Unknown - 35007156 to 35007290
writeRegister(0x00, 0xFF); // CS0 - 35007305 to 35007444
writeRegister(0x01, 0xFF); // CS1 - 35007455 to 35007596
writeRegister(0x07, 0x1A); // Channel Selection - 35007610 to 35007749
writeRegister(0x0E, 0x5A); // ADDR - 35007764 to 35007899
writeRegister(0x0F, 0x00); // ADDR - 35007913 to 35008047
writeRegister(0x10, 0x5A); // ADDR - 35008061 to 35008196
writeRegister(0x11, 0x5A); // PEER - 35008209 to 35008345
writeRegister(0x12, 0x00); // PEER - 35008358 to 35008492
writeRegister(0x13, 0x5A); // PEER - 35008505 to 35008641
writeRegister(0x14, 0x1F); // TX Length - 35008655 to 35008790
writeRegister(0x02, 0x40); // Int1Msk - 35008804 to 35008937
writeRegister(0x03, 0x00); // Int2Msk - 35008951 to 35009084
writeRegister(0x00, 0xFF); // CS0 - 35009095 to 35009234
writeRegister(0x01, 0xFF); // CS1 - 35009248 to 35009386
writeRegister(0x16, 0xC0); // FIFO CTRL - 35009399 to 35009539
writeRegister(0x40, 0x05); // TX Buffer - 35009548 to 35009683
writeRegister(0x41, 0x09); // TX Buffer - 35009695 to 35009831
writeRegister(0x44, 0x23); // TX Buffer - 35009843 to 35009979
writeRegister(0x45, 0x01); // TX Buffer - 35009992 to 35010127
writeRegister(0x46, 0x13); // TX Buffer - 35010140 to 35010276
writeRegister(0x04, 0x07); // TX - 35010289 to 35010424
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35022470 to 35022602
writeRegister(0x00, 0xFF); // CS0 - 35022616 to 35022752
writeRegister(0x01, 0xFF); // CS1 - 35022766 to 35022906
writeRegister(0x0B, 0x1D); // RC Ack Config - 35022921 to 35023057
writeRegister(0x16, 0x10); // FIFO CTRL - 35023071 to 35023205
writeRegister(0x00, 0xFF); // CS0 - 35023219 to 35023362
writeRegister(0x01, 0xFF); // CS1 - 35023369 to 35023510
writeRegister(0x07, 0x1A); // Channel Selection - 35023524 to 35023663
writeRegister(0x0E, 0x5A); // ADDR - 35023674 to 35023813
writeRegister(0x0F, 0x00); // ADDR - 35023827 to 35023961
writeRegister(0x10, 0x5A); // ADDR - 35023972 to 35024110
writeRegister(0x11, 0x5A); // PEER - 35024120 to 35024259
writeRegister(0x12, 0x00); // PEER - 35024272 to 35024406
writeRegister(0x13, 0x5A); // PEER - 35024416 to 35024555
writeRegister(0x04, 0x02); // RX Enable - 35024565 to 35024705
writeRegister(0x02, 0x80); // Int1Msk - 35024712 to 35024846
writeRegister(0x03, 0x00); // Int2Msk - 35024859 to 35024993
writeRegister(0x00, 0xFF); // CS0 - 35025003 to 35025142
writeRegister(0x01, 0xFF); // CS1 - 35025156 to 35025300
delay(13); // Delay 13209 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35038376 to 35038509
writeRegister(0x00, 0xFF); // CS0 - 35038519 to 35038660
writeRegister(0x01, 0xFF); // CS1 - 35038672 to 35038816
writeRegister(0x0B, 0x0D); // RC Ack Config - 35038823 to 35038963
writeRegister(0x08, 0x31); // Unknown - 35038972 to 35039114
writeRegister(0x0C, 0x02); // Unknown - 35039120 to 35039254
writeRegister(0x00, 0xFF); // CS0 - 35039269 to 35039410
writeRegister(0x01, 0xFF); // CS1 - 35039422 to 35039567
writeRegister(0x07, 0x1A); // Channel Selection - 35039578 to 35039713
writeRegister(0x0E, 0x5A); // ADDR - 35039728 to 35039865
writeRegister(0x0F, 0x00); // ADDR - 35039877 to 35040013
writeRegister(0x10, 0x5A); // ADDR - 35040025 to 35040160
writeRegister(0x11, 0x5A); // PEER - 35040174 to 35040309
writeRegister(0x12, 0x00); // PEER - 35040323 to 35040456
writeRegister(0x13, 0x5A); // PEER - 35040470 to 35040605
writeRegister(0x14, 0x1F); // TX Length - 35040619 to 35040762
writeRegister(0x02, 0x40); // Int1Msk - 35040768 to 35040902
writeRegister(0x03, 0x00); // Int2Msk - 35040915 to 35041049
writeRegister(0x00, 0xFF); // CS0 - 35041062 to 35041200
writeRegister(0x01, 0xFF); // CS1 - 35041212 to 35041352
writeRegister(0x16, 0xC0); // FIFO CTRL - 35041367 to 35041502
writeRegister(0x40, 0x05); // TX Buffer - 35041516 to 35041649
writeRegister(0x41, 0x09); // TX Buffer - 35041660 to 35041801
writeRegister(0x44, 0x23); // TX Buffer - 35041808 to 35041950
writeRegister(0x45, 0x01); // TX Buffer - 35041956 to 35042090
writeRegister(0x46, 0x13); // TX Buffer - 35042104 to 35042247
writeRegister(0x04, 0x07); // TX - 35042253 to 35042387
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35054434 to 35054567
writeRegister(0x00, 0xFF); // CS0 - 35054581 to 35054724
writeRegister(0x01, 0xFF); // CS1 - 35054730 to 35054872
writeRegister(0x0B, 0x1D); // RC Ack Config - 35054886 to 35055029
writeRegister(0x16, 0x10); // FIFO CTRL - 35055035 to 35055169
writeRegister(0x00, 0xFF); // CS0 - 35055183 to 35055324
writeRegister(0x01, 0xFF); // CS1 - 35055333 to 35055473
writeRegister(0x07, 0x1A); // Channel Selection - 35055489 to 35055627
writeRegister(0x0E, 0x5A); // ADDR - 35055642 to 35055778
writeRegister(0x0F, 0x00); // ADDR - 35055791 to 35055926
writeRegister(0x10, 0x5A); // ADDR - 35055939 to 35056074
writeRegister(0x11, 0x5A); // PEER - 35056088 to 35056223
writeRegister(0x12, 0x00); // PEER - 35056237 to 35056370
writeRegister(0x13, 0x5A); // PEER - 35056380 to 35056519
writeRegister(0x04, 0x02); // RX Enable - 35056533 to 35056666
writeRegister(0x02, 0x80); // Int1Msk - 35056677 to 35056810
writeRegister(0x03, 0x00); // Int2Msk - 35056824 to 35056957
writeRegister(0x00, 0xFF); // CS0 - 35056971 to 35057108
writeRegister(0x01, 0xFF); // CS1 - 35057121 to 35057262
delay(13); // Delay 13217 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35070346 to 35070479
writeRegister(0x00, 0xFF); // CS0 - 35070489 to 35070629
writeRegister(0x01, 0xFF); // CS1 - 35070643 to 35070779
writeRegister(0x0B, 0x0D); // RC Ack Config - 35070794 to 35070936
writeRegister(0x08, 0x31); // Unknown - 35070943 to 35071078
writeRegister(0x0C, 0x02); // Unknown - 35071091 to 35071224
writeRegister(0x00, 0xFF); // CS0 - 35071240 to 35071379
writeRegister(0x01, 0xFF); // CS1 - 35071393 to 35071531
writeRegister(0x07, 0x1A); // Channel Selection - 35071545 to 35071684
writeRegister(0x0E, 0x5A); // ADDR - 35071698 to 35071834
writeRegister(0x0F, 0x00); // ADDR - 35071848 to 35071982
writeRegister(0x10, 0x5A); // ADDR - 35071996 to 35072130
writeRegister(0x11, 0x5A); // PEER - 35072144 to 35072279
writeRegister(0x12, 0x00); // PEER - 35072293 to 35072426
writeRegister(0x13, 0x5A); // PEER - 35072440 to 35072576
writeRegister(0x14, 0x1F); // TX Length - 35072589 to 35072725
writeRegister(0x02, 0x40); // Int1Msk - 35072739 to 35072872
writeRegister(0x03, 0x00); // Int2Msk - 35072886 to 35073019
writeRegister(0x00, 0xFF); // CS0 - 35073029 to 35073169
writeRegister(0x01, 0xFF); // CS1 - 35073183 to 35073327
writeRegister(0x16, 0xC0); // FIFO CTRL - 35073334 to 35073472
writeRegister(0x40, 0x05); // TX Buffer - 35073483 to 35073624
writeRegister(0x41, 0x09); // TX Buffer - 35073630 to 35073764
writeRegister(0x44, 0x23); // TX Buffer - 35073778 to 35073914
writeRegister(0x45, 0x01); // TX Buffer - 35073926 to 35074062
writeRegister(0x46, 0x13); // TX Buffer - 35074074 to 35074211
writeRegister(0x04, 0x07); // TX - 35074223 to 35074359
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35086404 to 35086537
writeRegister(0x00, 0xFF); // CS0 - 35086551 to 35086687
writeRegister(0x01, 0xFF); // CS1 - 35086701 to 35086842
writeRegister(0x0B, 0x1D); // RC Ack Config - 35086856 to 35086993
writeRegister(0x16, 0x10); // FIFO CTRL - 35087006 to 35087140
writeRegister(0x00, 0xFF); // CS0 - 35087154 to 35087297
writeRegister(0x01, 0xFF); // CS1 - 35087303 to 35087445
writeRegister(0x07, 0x1A); // Channel Selection - 35087459 to 35087598
writeRegister(0x0E, 0x5A); // ADDR - 35087609 to 35087748
writeRegister(0x0F, 0x00); // ADDR - 35087762 to 35087896
writeRegister(0x10, 0x5A); // ADDR - 35087910 to 35088044
writeRegister(0x11, 0x5A); // PEER - 35088058 to 35088193
writeRegister(0x12, 0x00); // PEER - 35088207 to 35088340
writeRegister(0x13, 0x5A); // PEER - 35088351 to 35088490
writeRegister(0x04, 0x02); // RX Enable - 35088504 to 35088637
writeRegister(0x02, 0x80); // Int1Msk - 35088647 to 35088780
writeRegister(0x03, 0x00); // Int2Msk - 35088794 to 35088927
writeRegister(0x00, 0xFF); // CS0 - 35088941 to 35089077
writeRegister(0x01, 0xFF); // CS1 - 35089091 to 35089231
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35102460 to 35102593
writeRegister(0x00, 0xFF); // CS0 - 35102606 to 35102744
writeRegister(0x01, 0xFF); // CS1 - 35102756 to 35102896
writeRegister(0x0B, 0x0D); // RC Ack Config - 35102907 to 35103047
writeRegister(0x08, 0x31); // Unknown - 35103060 to 35103195
writeRegister(0x0C, 0x02); // Unknown - 35103204 to 35103341
writeRegister(0x00, 0xFF); // CS0 - 35103356 to 35103494
writeRegister(0x01, 0xFF); // CS1 - 35103506 to 35103646
writeRegister(0x07, 0x1A); // Channel Selection - 35103662 to 35103797
writeRegister(0x0E, 0x5A); // ADDR - 35103812 to 35103951
writeRegister(0x0F, 0x00); // ADDR - 35103961 to 35104099
writeRegister(0x10, 0x5A); // ADDR - 35104109 to 35104247
writeRegister(0x11, 0x5A); // PEER - 35104258 to 35104396
writeRegister(0x12, 0x00); // PEER - 35104407 to 35104540
writeRegister(0x13, 0x5A); // PEER - 35104554 to 35104693
writeRegister(0x14, 0x1F); // TX Length - 35104703 to 35104842
writeRegister(0x02, 0x40); // Int1Msk - 35104852 to 35104986
writeRegister(0x03, 0x00); // Int2Msk - 35104999 to 35105133
writeRegister(0x00, 0xFF); // CS0 - 35105146 to 35105284
writeRegister(0x01, 0xFF); // CS1 - 35105296 to 35105436
writeRegister(0x16, 0xC0); // FIFO CTRL - 35105451 to 35105586
writeRegister(0x40, 0x05); // TX Buffer - 35105600 to 35105733
writeRegister(0x41, 0x09); // TX Buffer - 35105747 to 35105881
writeRegister(0x44, 0x23); // TX Buffer - 35105892 to 35106031
writeRegister(0x45, 0x01); // TX Buffer - 35106040 to 35106179
writeRegister(0x46, 0x13); // TX Buffer - 35106188 to 35106328
writeRegister(0x04, 0x07); // TX - 35106337 to 35106476
delay(12); // Delay 12034 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35118373 to 35118510
writeRegister(0x00, 0xFF); // CS0 - 35118516 to 35118657
writeRegister(0x01, 0xFF); // CS1 - 35118666 to 35118806
writeRegister(0x0B, 0x1D); // RC Ack Config - 35118821 to 35118962
writeRegister(0x16, 0x10); // FIFO CTRL - 35118971 to 35119110
writeRegister(0x00, 0xFF); // CS0 - 35119119 to 35119258
writeRegister(0x01, 0xFF); // CS1 - 35119272 to 35119416
writeRegister(0x07, 0x1A); // Channel Selection - 35119428 to 35119563
writeRegister(0x0E, 0x5A); // ADDR - 35119578 to 35119713
writeRegister(0x0F, 0x00); // ADDR - 35119727 to 35119861
writeRegister(0x10, 0x5A); // ADDR - 35119875 to 35120010
writeRegister(0x11, 0x5A); // PEER - 35120023 to 35120159
writeRegister(0x12, 0x00); // PEER - 35120172 to 35120306
writeRegister(0x13, 0x5A); // PEER - 35120319 to 35120455
writeRegister(0x04, 0x02); // RX Enable - 35120469 to 35120602
writeRegister(0x02, 0x80); // Int1Msk - 35120616 to 35120749
writeRegister(0x03, 0x00); // Int2Msk - 35120759 to 35120893
writeRegister(0x00, 0xFF); // CS0 - 35120906 to 35121047
writeRegister(0x01, 0xFF); // CS1 - 35121056 to 35121196
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35134425 to 35134558
writeRegister(0x00, 0xFF); // CS0 - 35134572 to 35134711
writeRegister(0x01, 0xFF); // CS1 - 35134722 to 35134863
writeRegister(0x0B, 0x0D); // RC Ack Config - 35134876 to 35135011
writeRegister(0x08, 0x31); // Unknown - 35135025 to 35135159
writeRegister(0x0C, 0x02); // Unknown - 35135173 to 35135308
writeRegister(0x00, 0xFF); // CS0 - 35135322 to 35135461
writeRegister(0x01, 0xFF); // CS1 - 35135472 to 35135613
writeRegister(0x07, 0x1A); // Channel Selection - 35135627 to 35135766
writeRegister(0x0E, 0x5A); // ADDR - 35135781 to 35135916
writeRegister(0x0F, 0x00); // ADDR - 35135930 to 35136064
writeRegister(0x10, 0x5A); // ADDR - 35136078 to 35136213
writeRegister(0x11, 0x5A); // PEER - 35136226 to 35136362
writeRegister(0x12, 0x00); // PEER - 35136375 to 35136510
writeRegister(0x13, 0x5A); // PEER - 35136519 to 35136658
writeRegister(0x14, 0x1F); // TX Length - 35136672 to 35136807
writeRegister(0x02, 0x40); // Int1Msk - 35136821 to 35136954
writeRegister(0x03, 0x00); // Int2Msk - 35136968 to 35137101
writeRegister(0x00, 0xFF); // CS0 - 35137112 to 35137251
writeRegister(0x01, 0xFF); // CS1 - 35137265 to 35137403
writeRegister(0x16, 0xC0); // FIFO CTRL - 35137416 to 35137556
writeRegister(0x40, 0x05); // TX Buffer - 35137565 to 35137700
writeRegister(0x41, 0x09); // TX Buffer - 35137712 to 35137848
writeRegister(0x44, 0x23); // TX Buffer - 35137860 to 35137996
writeRegister(0x45, 0x01); // TX Buffer - 35138009 to 35138144
writeRegister(0x46, 0x13); // TX Buffer - 35138157 to 35138293
writeRegister(0x04, 0x07); // TX - 35138306 to 35138441
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35150487 to 35150619
writeRegister(0x00, 0xFF); // CS0 - 35150633 to 35150769
writeRegister(0x01, 0xFF); // CS1 - 35150783 to 35150923
writeRegister(0x0B, 0x1D); // RC Ack Config - 35150938 to 35151074
writeRegister(0x16, 0x10); // FIFO CTRL - 35151088 to 35151222
writeRegister(0x00, 0xFF); // CS0 - 35151236 to 35151373
writeRegister(0x01, 0xFF); // CS1 - 35151386 to 35151527
writeRegister(0x07, 0x1A); // Channel Selection - 35151541 to 35151677
writeRegister(0x0E, 0x5A); // ADDR - 35151691 to 35151830
writeRegister(0x0F, 0x00); // ADDR - 35151841 to 35151978
writeRegister(0x10, 0x5A); // ADDR - 35151989 to 35152127
writeRegister(0x11, 0x5A); // PEER - 35152137 to 35152276
writeRegister(0x12, 0x00); // PEER - 35152286 to 35152427
writeRegister(0x13, 0x5A); // PEER - 35152433 to 35152572
writeRegister(0x04, 0x02); // RX Enable - 35152582 to 35152716
writeRegister(0x02, 0x80); // Int1Msk - 35152729 to 35152863
writeRegister(0x03, 0x00); // Int2Msk - 35152876 to 35153011
writeRegister(0x00, 0xFF); // CS0 - 35153020 to 35153159
writeRegister(0x01, 0xFF); // CS1 - 35153173 to 35153317
delay(13); // Delay 13209 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35166393 to 35166526
writeRegister(0x00, 0xFF); // CS0 - 35166536 to 35166677
writeRegister(0x01, 0xFF); // CS1 - 35166689 to 35166827
writeRegister(0x0B, 0x0D); // RC Ack Config - 35166840 to 35166983
writeRegister(0x08, 0x31); // Unknown - 35166989 to 35167131
writeRegister(0x0C, 0x02); // Unknown - 35167137 to 35167271
writeRegister(0x00, 0xFF); // CS0 - 35167286 to 35167427
writeRegister(0x01, 0xFF); // CS1 - 35167439 to 35167576
writeRegister(0x07, 0x1A); // Channel Selection - 35167592 to 35167730
writeRegister(0x0E, 0x5A); // ADDR - 35167745 to 35167882
writeRegister(0x0F, 0x00); // ADDR - 35167894 to 35168030
writeRegister(0x10, 0x5A); // ADDR - 35168042 to 35168177
writeRegister(0x11, 0x5A); // PEER - 35168191 to 35168326
writeRegister(0x12, 0x00); // PEER - 35168340 to 35168473
writeRegister(0x13, 0x5A); // PEER - 35168487 to 35168622
writeRegister(0x14, 0x1F); // TX Length - 35168636 to 35168773
writeRegister(0x02, 0x40); // Int1Msk - 35168785 to 35168919
writeRegister(0x03, 0x00); // Int2Msk - 35168932 to 35169066
writeRegister(0x00, 0xFF); // CS0 - 35169076 to 35169217
writeRegister(0x01, 0xFF); // CS1 - 35169229 to 35169373
writeRegister(0x16, 0xC0); // FIFO CTRL - 35169381 to 35169519
writeRegister(0x40, 0x05); // TX Buffer - 35169529 to 35169670
writeRegister(0x41, 0x09); // TX Buffer - 35169677 to 35169812
writeRegister(0x44, 0x23); // TX Buffer - 35169825 to 35169959
writeRegister(0x45, 0x01); // TX Buffer - 35169973 to 35170107
writeRegister(0x46, 0x13); // TX Buffer - 35170121 to 35170256
writeRegister(0x04, 0x07); // TX - 35170270 to 35170404
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35182451 to 35182584
writeRegister(0x00, 0xFF); // CS0 - 35182598 to 35182735
writeRegister(0x01, 0xFF); // CS1 - 35182747 to 35182889
writeRegister(0x0B, 0x1D); // RC Ack Config - 35182903 to 35183038
writeRegister(0x16, 0x10); // FIFO CTRL - 35183052 to 35183186
writeRegister(0x00, 0xFF); // CS0 - 35183200 to 35183341
writeRegister(0x01, 0xFF); // CS1 - 35183350 to 35183490
writeRegister(0x07, 0x1A); // Channel Selection - 35183506 to 35183644
writeRegister(0x0E, 0x5A); // ADDR - 35183655 to 35183795
writeRegister(0x0F, 0x00); // ADDR - 35183808 to 35183944
writeRegister(0x10, 0x5A); // ADDR - 35183956 to 35184091
writeRegister(0x11, 0x5A); // PEER - 35184105 to 35184240
writeRegister(0x12, 0x00); // PEER - 35184254 to 35184387
writeRegister(0x13, 0x5A); // PEER - 35184397 to 35184536
writeRegister(0x04, 0x02); // RX Enable - 35184550 to 35184683
writeRegister(0x02, 0x80); // Int1Msk - 35184694 to 35184827
writeRegister(0x03, 0x00); // Int2Msk - 35184841 to 35184974
writeRegister(0x00, 0xFF); // CS0 - 35184988 to 35185125
writeRegister(0x01, 0xFF); // CS1 - 35185138 to 35185279
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35198357 to 35198490
writeRegister(0x00, 0xFF); // CS0 - 35198500 to 35198641
writeRegister(0x01, 0xFF); // CS1 - 35198654 to 35198798
writeRegister(0x0B, 0x0D); // RC Ack Config - 35198805 to 35198943
writeRegister(0x08, 0x31); // Unknown - 35198954 to 35199091
writeRegister(0x0C, 0x02); // Unknown - 35199101 to 35199243
writeRegister(0x00, 0xFF); // CS0 - 35199250 to 35199391
writeRegister(0x01, 0xFF); // CS1 - 35199404 to 35199548
writeRegister(0x07, 0x1A); // Channel Selection - 35199560 to 35199695
writeRegister(0x0E, 0x5A); // ADDR - 35199709 to 35199848
writeRegister(0x0F, 0x00); // ADDR - 35199859 to 35199993
writeRegister(0x10, 0x5A); // ADDR - 35200007 to 35200141
writeRegister(0x11, 0x5A); // PEER - 35200155 to 35200294
writeRegister(0x12, 0x00); // PEER - 35200304 to 35200437
writeRegister(0x13, 0x5A); // PEER - 35200451 to 35200587
writeRegister(0x14, 0x1F); // TX Length - 35200600 to 35200739
writeRegister(0x02, 0x40); // Int1Msk - 35200750 to 35200883
writeRegister(0x03, 0x00); // Int2Msk - 35200897 to 35201030
writeRegister(0x00, 0xFF); // CS0 - 35201044 to 35201181
writeRegister(0x01, 0xFF); // CS1 - 35201194 to 35201335
writeRegister(0x16, 0xC0); // FIFO CTRL - 35201348 to 35201483
writeRegister(0x40, 0x05); // TX Buffer - 35201497 to 35201632
writeRegister(0x41, 0x09); // TX Buffer - 35201641 to 35201780
writeRegister(0x44, 0x23); // TX Buffer - 35201789 to 35201927
writeRegister(0x45, 0x01); // TX Buffer - 35201937 to 35202079
writeRegister(0x46, 0x13); // TX Buffer - 35202085 to 35202225
writeRegister(0x04, 0x07); // TX - 35202234 to 35202376
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35214415 to 35214548
writeRegister(0x00, 0xFF); // CS0 - 35214562 to 35214701
writeRegister(0x01, 0xFF); // CS1 - 35214712 to 35214853
writeRegister(0x0B, 0x1D); // RC Ack Config - 35214867 to 35215006
writeRegister(0x16, 0x10); // FIFO CTRL - 35215016 to 35215154
writeRegister(0x00, 0xFF); // CS0 - 35215164 to 35215304
writeRegister(0x01, 0xFF); // CS1 - 35215318 to 35215454
writeRegister(0x07, 0x1A); // Channel Selection - 35215470 to 35215609
writeRegister(0x0E, 0x5A); // ADDR - 35215623 to 35215759
writeRegister(0x0F, 0x00); // ADDR - 35215773 to 35215907
writeRegister(0x10, 0x5A); // ADDR - 35215921 to 35216055
writeRegister(0x11, 0x5A); // PEER - 35216069 to 35216204
writeRegister(0x12, 0x00); // PEER - 35216218 to 35216351
writeRegister(0x13, 0x5A); // PEER - 35216365 to 35216501
writeRegister(0x04, 0x02); // RX Enable - 35216514 to 35216648
writeRegister(0x02, 0x80); // Int1Msk - 35216658 to 35216799
writeRegister(0x03, 0x00); // Int2Msk - 35216805 to 35216938
writeRegister(0x00, 0xFF); // CS0 - 35216952 to 35217096
writeRegister(0x01, 0xFF); // CS1 - 35217102 to 35217243
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35230471 to 35230605
writeRegister(0x00, 0xFF); // CS0 - 35230617 to 35230761
writeRegister(0x01, 0xFF); // CS1 - 35230767 to 35230907
writeRegister(0x0B, 0x0D); // RC Ack Config - 35230921 to 35231058
writeRegister(0x08, 0x31); // Unknown - 35231070 to 35231206
writeRegister(0x0C, 0x02); // Unknown - 35231218 to 35231352
writeRegister(0x00, 0xFF); // CS0 - 35231367 to 35231511
writeRegister(0x01, 0xFF); // CS1 - 35231517 to 35231657
writeRegister(0x07, 0x1A); // Channel Selection - 35231673 to 35231812
writeRegister(0x0E, 0x5A); // ADDR - 35231823 to 35231962
writeRegister(0x0F, 0x00); // ADDR - 35231976 to 35232110
writeRegister(0x10, 0x5A); // ADDR - 35232120 to 35232258
writeRegister(0x11, 0x5A); // PEER - 35232269 to 35232407
writeRegister(0x12, 0x00); // PEER - 35232421 to 35232554
writeRegister(0x13, 0x5A); // PEER - 35232564 to 35232705
writeRegister(0x14, 0x1F); // TX Length - 35232714 to 35232854
writeRegister(0x02, 0x40); // Int1Msk - 35232867 to 35233000
writeRegister(0x03, 0x00); // Int2Msk - 35233010 to 35233145
writeRegister(0x00, 0xFF); // CS0 - 35233157 to 35233298
writeRegister(0x01, 0xFF); // CS1 - 35233307 to 35233447
writeRegister(0x16, 0xC0); // FIFO CTRL - 35233462 to 35233597
writeRegister(0x40, 0x05); // TX Buffer - 35233610 to 35233744
writeRegister(0x41, 0x09); // TX Buffer - 35233758 to 35233892
writeRegister(0x44, 0x23); // TX Buffer - 35233906 to 35234042
writeRegister(0x45, 0x01); // TX Buffer - 35234054 to 35234190
writeRegister(0x46, 0x13); // TX Buffer - 35234202 to 35234337
writeRegister(0x04, 0x07); // TX - 35234351 to 35234485
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35246384 to 35246517
writeRegister(0x00, 0xFF); // CS0 - 35246527 to 35246668
writeRegister(0x01, 0xFF); // CS1 - 35246680 to 35246825
writeRegister(0x0B, 0x1D); // RC Ack Config - 35246836 to 35246971
writeRegister(0x16, 0x10); // FIFO CTRL - 35246985 to 35247119
writeRegister(0x00, 0xFF); // CS0 - 35247133 to 35247269
writeRegister(0x01, 0xFF); // CS1 - 35247283 to 35247423
writeRegister(0x07, 0x1A); // Channel Selection - 35247439 to 35247574
writeRegister(0x0E, 0x5A); // ADDR - 35247589 to 35247728
writeRegister(0x0F, 0x00); // ADDR - 35247738 to 35247876
writeRegister(0x10, 0x5A); // ADDR - 35247886 to 35248024
writeRegister(0x11, 0x5A); // PEER - 35248034 to 35248173
writeRegister(0x12, 0x00); // PEER - 35248183 to 35248318
writeRegister(0x13, 0x5A); // PEER - 35248330 to 35248469
writeRegister(0x04, 0x02); // RX Enable - 35248480 to 35248613
writeRegister(0x02, 0x80); // Int1Msk - 35248627 to 35248760
writeRegister(0x03, 0x00); // Int2Msk - 35248774 to 35248907
writeRegister(0x00, 0xFF); // CS0 - 35248917 to 35249058
writeRegister(0x01, 0xFF); // CS1 - 35249071 to 35249207
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35262439 to 35262572
writeRegister(0x00, 0xFF); // CS0 - 35262583 to 35262722
writeRegister(0x01, 0xFF); // CS1 - 35262736 to 35262874
writeRegister(0x0B, 0x0D); // RC Ack Config - 35262887 to 35263025
writeRegister(0x08, 0x31); // Unknown - 35263036 to 35263177
writeRegister(0x0C, 0x02); // Unknown - 35263184 to 35263317
writeRegister(0x00, 0xFF); // CS0 - 35263333 to 35263472
writeRegister(0x01, 0xFF); // CS1 - 35263486 to 35263624
writeRegister(0x07, 0x1A); // Channel Selection - 35263642 to 35263777
writeRegister(0x0E, 0x5A); // ADDR - 35263791 to 35263927
writeRegister(0x0F, 0x00); // ADDR - 35263941 to 35264075
writeRegister(0x10, 0x5A); // ADDR - 35264089 to 35264225
writeRegister(0x11, 0x5A); // PEER - 35264237 to 35264372
writeRegister(0x12, 0x00); // PEER - 35264386 to 35264519
writeRegister(0x13, 0x5A); // PEER - 35264533 to 35264669
writeRegister(0x14, 0x1F); // TX Length - 35264683 to 35264826
writeRegister(0x02, 0x40); // Int1Msk - 35264832 to 35264965
writeRegister(0x03, 0x00); // Int2Msk - 35264979 to 35265112
writeRegister(0x00, 0xFF); // CS0 - 35265123 to 35265262
writeRegister(0x01, 0xFF); // CS1 - 35265276 to 35265420
writeRegister(0x16, 0xC0); // FIFO CTRL - 35265427 to 35265565
writeRegister(0x40, 0x05); // TX Buffer - 35265576 to 35265717
writeRegister(0x41, 0x09); // TX Buffer - 35265723 to 35265865
writeRegister(0x44, 0x23); // TX Buffer - 35265871 to 35266013
writeRegister(0x45, 0x01); // TX Buffer - 35266020 to 35266155
writeRegister(0x46, 0x13); // TX Buffer - 35266168 to 35266310
writeRegister(0x04, 0x07); // TX - 35266317 to 35266452
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35278498 to 35278630
writeRegister(0x00, 0xFF); // CS0 - 35278644 to 35278788
writeRegister(0x01, 0xFF); // CS1 - 35278794 to 35278934
writeRegister(0x0B, 0x1D); // RC Ack Config - 35278949 to 35279092
writeRegister(0x16, 0x10); // FIFO CTRL - 35279099 to 35279233
writeRegister(0x00, 0xFF); // CS0 - 35279247 to 35279386
writeRegister(0x01, 0xFF); // CS1 - 35279397 to 35279538
writeRegister(0x07, 0x1A); // Channel Selection - 35279552 to 35279691
writeRegister(0x0E, 0x5A); // ADDR - 35279705 to 35279841
writeRegister(0x0F, 0x00); // ADDR - 35279855 to 35279989
writeRegister(0x10, 0x5A); // ADDR - 35280003 to 35280139
writeRegister(0x11, 0x5A); // PEER - 35280151 to 35280286
writeRegister(0x12, 0x00); // PEER - 35280300 to 35280433
writeRegister(0x13, 0x5A); // PEER - 35280444 to 35280583
writeRegister(0x04, 0x02); // RX Enable - 35280597 to 35280730
writeRegister(0x02, 0x80); // Int1Msk - 35280740 to 35280873
writeRegister(0x03, 0x00); // Int2Msk - 35280887 to 35281020
writeRegister(0x00, 0xFF); // CS0 - 35281034 to 35281170
writeRegister(0x01, 0xFF); // CS1 - 35281184 to 35281324
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35294404 to 35294537
writeRegister(0x00, 0xFF); // CS0 - 35294550 to 35294688
writeRegister(0x01, 0xFF); // CS1 - 35294700 to 35294840
writeRegister(0x0B, 0x0D); // RC Ack Config - 35294851 to 35294991
writeRegister(0x08, 0x31); // Unknown - 35295003 to 35295139
writeRegister(0x0C, 0x02); // Unknown - 35295148 to 35295285
writeRegister(0x00, 0xFF); // CS0 - 35295300 to 35295438
writeRegister(0x01, 0xFF); // CS1 - 35295450 to 35295590
writeRegister(0x07, 0x1A); // Channel Selection - 35295606 to 35295741
writeRegister(0x0E, 0x5A); // ADDR - 35295756 to 35295895
writeRegister(0x0F, 0x00); // ADDR - 35295905 to 35296047
writeRegister(0x10, 0x5A); // ADDR - 35296053 to 35296194
writeRegister(0x11, 0x5A); // PEER - 35296202 to 35296340
writeRegister(0x12, 0x00); // PEER - 35296351 to 35296484
writeRegister(0x13, 0x5A); // PEER - 35296497 to 35296641
writeRegister(0x14, 0x1F); // TX Length - 35296647 to 35296787
writeRegister(0x02, 0x40); // Int1Msk - 35296796 to 35296930
writeRegister(0x03, 0x00); // Int2Msk - 35296943 to 35297077
writeRegister(0x00, 0xFF); // CS0 - 35297090 to 35297226
writeRegister(0x01, 0xFF); // CS1 - 35297240 to 35297380
writeRegister(0x16, 0xC0); // FIFO CTRL - 35297395 to 35297530
writeRegister(0x40, 0x05); // TX Buffer - 35297543 to 35297677
writeRegister(0x41, 0x09); // TX Buffer - 35297688 to 35297825
writeRegister(0x44, 0x23); // TX Buffer - 35297835 to 35297975
writeRegister(0x45, 0x01); // TX Buffer - 35297984 to 35298126
writeRegister(0x46, 0x13); // TX Buffer - 35298132 to 35298272
writeRegister(0x04, 0x07); // TX - 35298281 to 35298421
delay(12); // Delay 12174 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35310462 to 35310595
writeRegister(0x00, 0xFF); // CS0 - 35310608 to 35310749
writeRegister(0x01, 0xFF); // CS1 - 35310758 to 35310898
writeRegister(0x0B, 0x1D); // RC Ack Config - 35310914 to 35311054
writeRegister(0x16, 0x10); // FIFO CTRL - 35311063 to 35311201
writeRegister(0x00, 0xFF); // CS0 - 35311211 to 35311352
writeRegister(0x01, 0xFF); // CS1 - 35311364 to 35311502
writeRegister(0x07, 0x1A); // Channel Selection - 35311517 to 35311655
writeRegister(0x0E, 0x5A); // ADDR - 35311670 to 35311805
writeRegister(0x0F, 0x00); // ADDR - 35311819 to 35311953
writeRegister(0x10, 0x5A); // ADDR - 35311967 to 35312102
writeRegister(0x11, 0x5A); // PEER - 35312116 to 35312251
writeRegister(0x12, 0x00); // PEER - 35312265 to 35312398
writeRegister(0x13, 0x5A); // PEER - 35312412 to 35312547
writeRegister(0x04, 0x02); // RX Enable - 35312561 to 35312694
writeRegister(0x02, 0x80); // Int1Msk - 35312708 to 35312841
writeRegister(0x03, 0x00); // Int2Msk - 35312852 to 35312985
writeRegister(0x00, 0xFF); // CS0 - 35312998 to 35313142
writeRegister(0x01, 0xFF); // CS1 - 35313148 to 35313288
delay(13); // Delay 13212 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35326367 to 35326500
writeRegister(0x00, 0xFF); // CS0 - 35326514 to 35326650
writeRegister(0x01, 0xFF); // CS1 - 35326664 to 35326805
writeRegister(0x0B, 0x0D); // RC Ack Config - 35326815 to 35326953
writeRegister(0x08, 0x31); // Unknown - 35326967 to 35327101
writeRegister(0x0C, 0x02); // Unknown - 35327112 to 35327249
writeRegister(0x00, 0xFF); // CS0 - 35327264 to 35327400
writeRegister(0x01, 0xFF); // CS1 - 35327414 to 35327555
writeRegister(0x07, 0x1A); // Channel Selection - 35327570 to 35327705
writeRegister(0x0E, 0x5A); // ADDR - 35327719 to 35327858
writeRegister(0x0F, 0x00); // ADDR - 35327869 to 35328006
writeRegister(0x10, 0x5A); // ADDR - 35328017 to 35328155
writeRegister(0x11, 0x5A); // PEER - 35328165 to 35328304
writeRegister(0x12, 0x00); // PEER - 35328314 to 35328447
writeRegister(0x13, 0x5A); // PEER - 35328461 to 35328600
writeRegister(0x14, 0x1F); // TX Length - 35328611 to 35328751
writeRegister(0x02, 0x40); // Int1Msk - 35328760 to 35328893
writeRegister(0x03, 0x00); // Int2Msk - 35328907 to 35329040
writeRegister(0x00, 0xFF); // CS0 - 35329054 to 35329190
writeRegister(0x01, 0xFF); // CS1 - 35329204 to 35329345
writeRegister(0x16, 0xC0); // FIFO CTRL - 35329359 to 35329493
writeRegister(0x40, 0x05); // TX Buffer - 35329507 to 35329642
writeRegister(0x41, 0x09); // TX Buffer - 35329655 to 35329790
writeRegister(0x44, 0x23); // TX Buffer - 35329799 to 35329937
writeRegister(0x45, 0x01); // TX Buffer - 35329948 to 35330085
writeRegister(0x46, 0x13); // TX Buffer - 35330095 to 35330234
writeRegister(0x04, 0x07); // TX - 35330244 to 35330382
delay(12); // Delay 12176 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35342429 to 35342558
writeRegister(0x00, 0xFF); // CS0 - 35342572 to 35342713
writeRegister(0x01, 0xFF); // CS1 - 35342722 to 35342863
writeRegister(0x0B, 0x1D); // RC Ack Config - 35342877 to 35343016
writeRegister(0x16, 0x10); // FIFO CTRL - 35343027 to 35343164
writeRegister(0x00, 0xFF); // CS0 - 35343175 to 35343314
writeRegister(0x01, 0xFF); // CS1 - 35343328 to 35343466
writeRegister(0x07, 0x1A); // Channel Selection - 35343484 to 35343619
writeRegister(0x0E, 0x5A); // ADDR - 35343633 to 35343769
writeRegister(0x0F, 0x00); // ADDR - 35343783 to 35343917
writeRegister(0x10, 0x5A); // ADDR - 35343931 to 35344065
writeRegister(0x11, 0x5A); // PEER - 35344079 to 35344214
writeRegister(0x12, 0x00); // PEER - 35344228 to 35344361
writeRegister(0x13, 0x5A); // PEER - 35344375 to 35344511
writeRegister(0x04, 0x02); // RX Enable - 35344525 to 35344658
writeRegister(0x02, 0x80); // Int1Msk - 35344672 to 35344805
writeRegister(0x03, 0x00); // Int2Msk - 35344815 to 35344948
writeRegister(0x00, 0xFF); // CS0 - 35344962 to 35345106
writeRegister(0x01, 0xFF); // CS1 - 35345112 to 35345252
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35358481 to 35358614
writeRegister(0x00, 0xFF); // CS0 - 35358627 to 35358768
writeRegister(0x01, 0xFF); // CS1 - 35358777 to 35358917
writeRegister(0x0B, 0x0D); // RC Ack Config - 35358932 to 35359068
writeRegister(0x08, 0x31); // Unknown - 35359081 to 35359216
writeRegister(0x0C, 0x02); // Unknown - 35359229 to 35359362
writeRegister(0x00, 0xFF); // CS0 - 35359377 to 35359517
writeRegister(0x01, 0xFF); // CS1 - 35359527 to 35359667
writeRegister(0x07, 0x1A); // Channel Selection - 35359683 to 35359822
writeRegister(0x0E, 0x5A); // ADDR - 35359833 to 35359972
writeRegister(0x0F, 0x00); // ADDR - 35359986 to 35360120
writeRegister(0x10, 0x5A); // ADDR - 35360134 to 35360268
writeRegister(0x11, 0x5A); // PEER - 35360282 to 35360417
writeRegister(0x12, 0x00); // PEER - 35360431 to 35360564
writeRegister(0x13, 0x5A); // PEER - 35360575 to 35360714
writeRegister(0x14, 0x1F); // TX Length - 35360727 to 35360863
writeRegister(0x02, 0x40); // Int1Msk - 35360877 to 35361010
writeRegister(0x03, 0x00); // Int2Msk - 35361020 to 35361160
writeRegister(0x00, 0xFF); // CS0 - 35361167 to 35361308
writeRegister(0x01, 0xFF); // CS1 - 35361317 to 35361457
writeRegister(0x16, 0xC0); // FIFO CTRL - 35361472 to 35361613
writeRegister(0x40, 0x05); // TX Buffer - 35361621 to 35361754
writeRegister(0x41, 0x09); // TX Buffer - 35361768 to 35361902
writeRegister(0x44, 0x23); // TX Buffer - 35361916 to 35362052
writeRegister(0x45, 0x01); // TX Buffer - 35362064 to 35362200
writeRegister(0x46, 0x13); // TX Buffer - 35362212 to 35362349
writeRegister(0x04, 0x07); // TX - 35362361 to 35362497
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35374394 to 35374527
writeRegister(0x00, 0xFF); // CS0 - 35374541 to 35374678
writeRegister(0x01, 0xFF); // CS1 - 35374691 to 35374832
writeRegister(0x0B, 0x1D); // RC Ack Config - 35374846 to 35374983
writeRegister(0x16, 0x10); // FIFO CTRL - 35374995 to 35375130
writeRegister(0x00, 0xFF); // CS0 - 35375143 to 35375281
writeRegister(0x01, 0xFF); // CS1 - 35375293 to 35375433
writeRegister(0x07, 0x1A); // Channel Selection - 35375449 to 35375584
writeRegister(0x0E, 0x5A); // ADDR - 35375599 to 35375738
writeRegister(0x0F, 0x00); // ADDR - 35375748 to 35375886
writeRegister(0x10, 0x5A); // ADDR - 35375896 to 35376034
writeRegister(0x11, 0x5A); // PEER - 35376045 to 35376183
writeRegister(0x12, 0x00); // PEER - 35376193 to 35376333
writeRegister(0x13, 0x5A); // PEER - 35376340 to 35376481
writeRegister(0x04, 0x02); // RX Enable - 35376490 to 35376623
writeRegister(0x02, 0x80); // Int1Msk - 35376637 to 35376770
writeRegister(0x03, 0x00); // Int2Msk - 35376784 to 35376917
writeRegister(0x00, 0xFF); // CS0 - 35376927 to 35377068
writeRegister(0x01, 0xFF); // CS1 - 35377081 to 35377225
delay(13); // Delay 13357 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35390450 to 35390582
writeRegister(0x00, 0xFF); // CS0 - 35390593 to 35390732
writeRegister(0x01, 0xFF); // CS1 - 35390746 to 35390890
writeRegister(0x0B, 0x0D); // RC Ack Config - 35390897 to 35391037
writeRegister(0x08, 0x31); // Unknown - 35391046 to 35391185
writeRegister(0x0C, 0x02); // Unknown - 35391194 to 35391328
writeRegister(0x00, 0xFF); // CS0 - 35391343 to 35391482
writeRegister(0x01, 0xFF); // CS1 - 35391496 to 35391640
writeRegister(0x07, 0x1A); // Channel Selection - 35391652 to 35391787
writeRegister(0x0E, 0x5A); // ADDR - 35391802 to 35391945
writeRegister(0x0F, 0x00); // ADDR - 35391951 to 35392085
writeRegister(0x10, 0x5A); // ADDR - 35392099 to 35392234
writeRegister(0x11, 0x5A); // PEER - 35392247 to 35392389
writeRegister(0x12, 0x00); // PEER - 35392396 to 35392530
writeRegister(0x13, 0x5A); // PEER - 35392543 to 35392679
writeRegister(0x14, 0x1F); // TX Length - 35392693 to 35392836
writeRegister(0x02, 0x40); // Int1Msk - 35392842 to 35392975
writeRegister(0x03, 0x00); // Int2Msk - 35392989 to 35393122
writeRegister(0x00, 0xFF); // CS0 - 35393136 to 35393272
writeRegister(0x01, 0xFF); // CS1 - 35393286 to 35393426
writeRegister(0x16, 0xC0); // FIFO CTRL - 35393441 to 35393576
writeRegister(0x40, 0x05); // TX Buffer - 35393589 to 35393724
writeRegister(0x41, 0x09); // TX Buffer - 35393733 to 35393875
writeRegister(0x44, 0x23); // TX Buffer - 35393881 to 35394023
writeRegister(0x45, 0x01); // TX Buffer - 35394030 to 35394171
writeRegister(0x46, 0x13); // TX Buffer - 35394178 to 35394320
writeRegister(0x04, 0x07); // TX - 35394327 to 35394468
delay(12); // Delay 12174 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35406508 to 35406642
writeRegister(0x00, 0xFF); // CS0 - 35406654 to 35406798
writeRegister(0x01, 0xFF); // CS1 - 35406804 to 35406944
writeRegister(0x0B, 0x1D); // RC Ack Config - 35406959 to 35407103
writeRegister(0x16, 0x10); // FIFO CTRL - 35407109 to 35407251
writeRegister(0x00, 0xFF); // CS0 - 35407257 to 35407396
writeRegister(0x01, 0xFF); // CS1 - 35407407 to 35407548
writeRegister(0x07, 0x1A); // Channel Selection - 35407563 to 35407701
writeRegister(0x0E, 0x5A); // ADDR - 35407716 to 35407851
writeRegister(0x0F, 0x00); // ADDR - 35407865 to 35407999
writeRegister(0x10, 0x5A); // ADDR - 35408013 to 35408148
writeRegister(0x11, 0x5A); // PEER - 35408161 to 35408297
writeRegister(0x12, 0x00); // PEER - 35408310 to 35408444
writeRegister(0x13, 0x5A); // PEER - 35408457 to 35408593
writeRegister(0x04, 0x02); // RX Enable - 35408607 to 35408740
writeRegister(0x02, 0x80); // Int1Msk - 35408750 to 35408884
writeRegister(0x03, 0x00); // Int2Msk - 35408897 to 35409031
writeRegister(0x00, 0xFF); // CS0 - 35409044 to 35409182
writeRegister(0x01, 0xFF); // CS1 - 35409194 to 35409334
delay(13); // Delay 13236 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35422437 to 35422570
writeRegister(0x00, 0xFF); // CS0 - 35422584 to 35422720
writeRegister(0x01, 0xFF); // CS1 - 35422734 to 35422875
writeRegister(0x0B, 0x0D); // RC Ack Config - 35422888 to 35423023
writeRegister(0x08, 0x31); // Unknown - 35423037 to 35423171
writeRegister(0x0C, 0x02); // Unknown - 35423185 to 35423319
writeRegister(0x00, 0xFF); // CS0 - 35423334 to 35423470
writeRegister(0x01, 0xFF); // CS1 - 35423484 to 35423625
writeRegister(0x07, 0x1A); // Channel Selection - 35423640 to 35423775
writeRegister(0x0E, 0x5A); // ADDR - 35423789 to 35423928
writeRegister(0x0F, 0x00); // ADDR - 35423939 to 35424076
writeRegister(0x10, 0x5A); // ADDR - 35424087 to 35424225
writeRegister(0x11, 0x5A); // PEER - 35424235 to 35424374
writeRegister(0x12, 0x00); // PEER - 35424384 to 35424517
writeRegister(0x13, 0x5A); // PEER - 35424531 to 35424670
writeRegister(0x14, 0x1F); // TX Length - 35424681 to 35424821
writeRegister(0x02, 0x40); // Int1Msk - 35424830 to 35424971
writeRegister(0x03, 0x00); // Int2Msk - 35424977 to 35425110
writeRegister(0x00, 0xFF); // CS0 - 35425124 to 35425268
writeRegister(0x01, 0xFF); // CS1 - 35425274 to 35425415
writeRegister(0x16, 0xC0); // FIFO CTRL - 35425429 to 35425563
writeRegister(0x40, 0x05); // TX Buffer - 35425577 to 35425712
writeRegister(0x41, 0x09); // TX Buffer - 35425725 to 35425860
writeRegister(0x44, 0x23); // TX Buffer - 35425869 to 35426007
writeRegister(0x45, 0x01); // TX Buffer - 35426018 to 35426155
writeRegister(0x46, 0x13); // TX Buffer - 35426165 to 35426304
writeRegister(0x04, 0x07); // TX - 35426314 to 35426452
delay(12); // Delay 12184 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35438499 to 35438636
writeRegister(0x00, 0xFF); // CS0 - 35438642 to 35438783
writeRegister(0x01, 0xFF); // CS1 - 35438792 to 35438933
writeRegister(0x0B, 0x1D); // RC Ack Config - 35438947 to 35439086
writeRegister(0x16, 0x10); // FIFO CTRL - 35439097 to 35439234
writeRegister(0x00, 0xFF); // CS0 - 35439245 to 35439384
writeRegister(0x01, 0xFF); // CS1 - 35439398 to 35439542
writeRegister(0x07, 0x1A); // Channel Selection - 35439554 to 35439689
writeRegister(0x0E, 0x5A); // ADDR - 35439703 to 35439839
writeRegister(0x0F, 0x00); // ADDR - 35439853 to 35439987
writeRegister(0x10, 0x5A); // ADDR - 35440001 to 35440135
writeRegister(0x11, 0x5A); // PEER - 35440149 to 35440284
writeRegister(0x12, 0x00); // PEER - 35440298 to 35440431
writeRegister(0x13, 0x5A); // PEER - 35440445 to 35440581
writeRegister(0x04, 0x02); // RX Enable - 35440595 to 35440728
writeRegister(0x02, 0x80); // Int1Msk - 35440742 to 35440875
writeRegister(0x03, 0x00); // Int2Msk - 35440885 to 35441018
writeRegister(0x00, 0xFF); // CS0 - 35441032 to 35441173
writeRegister(0x01, 0xFF); // CS1 - 35441182 to 35441322
delay(13); // Delay 13214 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35454402 to 35454536
writeRegister(0x00, 0xFF); // CS0 - 35454548 to 35454692
writeRegister(0x01, 0xFF); // CS1 - 35454698 to 35454838
writeRegister(0x0B, 0x0D); // RC Ack Config - 35454852 to 35454989
writeRegister(0x08, 0x31); // Unknown - 35455001 to 35455137
writeRegister(0x0C, 0x02); // Unknown - 35455149 to 35455283
writeRegister(0x00, 0xFF); // CS0 - 35455298 to 35455442
writeRegister(0x01, 0xFF); // CS1 - 35455448 to 35455588
writeRegister(0x07, 0x1A); // Channel Selection - 35455604 to 35455743
writeRegister(0x0E, 0x5A); // ADDR - 35455754 to 35455893
writeRegister(0x0F, 0x00); // ADDR - 35455906 to 35456041
writeRegister(0x10, 0x5A); // ADDR - 35456051 to 35456189
writeRegister(0x11, 0x5A); // PEER - 35456199 to 35456338
writeRegister(0x12, 0x00); // PEER - 35456352 to 35456485
writeRegister(0x13, 0x5A); // PEER - 35456495 to 35456636
writeRegister(0x14, 0x1F); // TX Length - 35456645 to 35456785
writeRegister(0x02, 0x40); // Int1Msk - 35456798 to 35456931
writeRegister(0x03, 0x00); // Int2Msk - 35456941 to 35457074
writeRegister(0x00, 0xFF); // CS0 - 35457088 to 35457229
writeRegister(0x01, 0xFF); // CS1 - 35457238 to 35457378
writeRegister(0x16, 0xC0); // FIFO CTRL - 35457393 to 35457528
writeRegister(0x40, 0x05); // TX Buffer - 35457541 to 35457675
writeRegister(0x41, 0x09); // TX Buffer - 35457689 to 35457823
writeRegister(0x44, 0x23); // TX Buffer - 35457837 to 35457973
writeRegister(0x45, 0x01); // TX Buffer - 35457985 to 35458119
writeRegister(0x46, 0x13); // TX Buffer - 35458133 to 35458268
writeRegister(0x04, 0x07); // TX - 35458282 to 35458416
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35470463 to 35470596
writeRegister(0x00, 0xFF); // CS0 - 35470606 to 35470747
writeRegister(0x01, 0xFF); // CS1 - 35470760 to 35470904
writeRegister(0x0B, 0x1D); // RC Ack Config - 35470912 to 35471052
writeRegister(0x16, 0x10); // FIFO CTRL - 35471064 to 35471199
writeRegister(0x00, 0xFF); // CS0 - 35471212 to 35471350
writeRegister(0x01, 0xFF); // CS1 - 35471362 to 35471502
writeRegister(0x07, 0x1A); // Channel Selection - 35471518 to 35471653
writeRegister(0x0E, 0x5A); // ADDR - 35471668 to 35471807
writeRegister(0x0F, 0x00); // ADDR - 35471817 to 35471955
writeRegister(0x10, 0x5A); // ADDR - 35471965 to 35472103
writeRegister(0x11, 0x5A); // PEER - 35472114 to 35472252
writeRegister(0x12, 0x00); // PEER - 35472262 to 35472396
writeRegister(0x13, 0x5A); // PEER - 35472409 to 35472549
writeRegister(0x04, 0x02); // RX Enable - 35472559 to 35472692
writeRegister(0x02, 0x80); // Int1Msk - 35472706 to 35472839
writeRegister(0x03, 0x00); // Int2Msk - 35472853 to 35472986
writeRegister(0x00, 0xFF); // CS0 - 35472996 to 35473137
writeRegister(0x01, 0xFF); // CS1 - 35473150 to 35473286
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35486519 to 35486651
writeRegister(0x00, 0xFF); // CS0 - 35486662 to 35486801
writeRegister(0x01, 0xFF); // CS1 - 35486815 to 35486953
writeRegister(0x0B, 0x0D); // RC Ack Config - 35486966 to 35487109
writeRegister(0x08, 0x31); // Unknown - 35487115 to 35487257
writeRegister(0x0C, 0x02); // Unknown - 35487263 to 35487397
writeRegister(0x00, 0xFF); // CS0 - 35487412 to 35487551
writeRegister(0x01, 0xFF); // CS1 - 35487565 to 35487703
writeRegister(0x07, 0x1A); // Channel Selection - 35487717 to 35487856
writeRegister(0x0E, 0x5A); // ADDR - 35487871 to 35488006
writeRegister(0x0F, 0x00); // ADDR - 35488020 to 35488154
writeRegister(0x10, 0x5A); // ADDR - 35488168 to 35488303
writeRegister(0x11, 0x5A); // PEER - 35488316 to 35488452
writeRegister(0x12, 0x00); // PEER - 35488465 to 35488599
writeRegister(0x13, 0x5A); // PEER - 35488612 to 35488748
writeRegister(0x14, 0x1F); // TX Length - 35488762 to 35488897
writeRegister(0x02, 0x40); // Int1Msk - 35488911 to 35489044
writeRegister(0x03, 0x00); // Int2Msk - 35489058 to 35489191
writeRegister(0x00, 0xFF); // CS0 - 35489202 to 35489341
writeRegister(0x01, 0xFF); // CS1 - 35489355 to 35489499
writeRegister(0x16, 0xC0); // FIFO CTRL - 35489506 to 35489645
writeRegister(0x40, 0x05); // TX Buffer - 35489655 to 35489796
writeRegister(0x41, 0x09); // TX Buffer - 35489802 to 35489938
writeRegister(0x44, 0x23); // TX Buffer - 35489950 to 35490085
writeRegister(0x45, 0x01); // TX Buffer - 35490099 to 35490234
writeRegister(0x46, 0x13); // TX Buffer - 35490247 to 35490383
writeRegister(0x04, 0x07); // TX - 35490396 to 35490531
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35502429 to 35502561
writeRegister(0x00, 0xFF); // CS0 - 35502575 to 35502719
writeRegister(0x01, 0xFF); // CS1 - 35502725 to 35502865
writeRegister(0x0B, 0x1D); // RC Ack Config - 35502880 to 35503023
writeRegister(0x16, 0x10); // FIFO CTRL - 35503030 to 35503164
writeRegister(0x00, 0xFF); // CS0 - 35503178 to 35503317
writeRegister(0x01, 0xFF); // CS1 - 35503328 to 35503469
writeRegister(0x07, 0x1A); // Channel Selection - 35503483 to 35503622
writeRegister(0x0E, 0x5A); // ADDR - 35503636 to 35503772
writeRegister(0x0F, 0x00); // ADDR - 35503786 to 35503920
writeRegister(0x10, 0x5A); // ADDR - 35503934 to 35504070
writeRegister(0x11, 0x5A); // PEER - 35504082 to 35504217
writeRegister(0x12, 0x00); // PEER - 35504231 to 35504364
writeRegister(0x13, 0x5A); // PEER - 35504375 to 35504514
writeRegister(0x04, 0x02); // RX Enable - 35504528 to 35504661
writeRegister(0x02, 0x80); // Int1Msk - 35504671 to 35504804
writeRegister(0x03, 0x00); // Int2Msk - 35504818 to 35504951
writeRegister(0x00, 0xFF); // CS0 - 35504965 to 35505101
writeRegister(0x01, 0xFF); // CS1 - 35505115 to 35505255
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35518484 to 35518617
writeRegister(0x00, 0xFF); // CS0 - 35518630 to 35518768
writeRegister(0x01, 0xFF); // CS1 - 35518780 to 35518920
writeRegister(0x0B, 0x0D); // RC Ack Config - 35518935 to 35519071
writeRegister(0x08, 0x31); // Unknown - 35519084 to 35519219
writeRegister(0x0C, 0x02); // Unknown - 35519232 to 35519365
writeRegister(0x00, 0xFF); // CS0 - 35519381 to 35519518
writeRegister(0x01, 0xFF); // CS1 - 35519530 to 35519672
writeRegister(0x07, 0x1A); // Channel Selection - 35519686 to 35519821
writeRegister(0x0E, 0x5A); // ADDR - 35519836 to 35519975
writeRegister(0x0F, 0x00); // ADDR - 35519985 to 35520123
writeRegister(0x10, 0x5A); // ADDR - 35520133 to 35520271
writeRegister(0x11, 0x5A); // PEER - 35520282 to 35520420
writeRegister(0x12, 0x00); // PEER - 35520431 to 35520564
writeRegister(0x13, 0x5A); // PEER - 35520578 to 35520717
writeRegister(0x14, 0x1F); // TX Length - 35520727 to 35520866
writeRegister(0x02, 0x40); // Int1Msk - 35520880 to 35521013
writeRegister(0x03, 0x00); // Int2Msk - 35521023 to 35521157
writeRegister(0x00, 0xFF); // CS0 - 35521170 to 35521314
writeRegister(0x01, 0xFF); // CS1 - 35521320 to 35521460
writeRegister(0x16, 0xC0); // FIFO CTRL - 35521475 to 35521610
writeRegister(0x40, 0x05); // TX Buffer - 35521624 to 35521757
writeRegister(0x41, 0x09); // TX Buffer - 35521771 to 35521905
writeRegister(0x44, 0x23); // TX Buffer - 35521919 to 35522055
writeRegister(0x45, 0x01); // TX Buffer - 35522068 to 35522203
writeRegister(0x46, 0x13); // TX Buffer - 35522212 to 35522352
writeRegister(0x04, 0x07); // TX - 35522364 to 35522500
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35534397 to 35534530
writeRegister(0x00, 0xFF); // CS0 - 35534540 to 35534681
writeRegister(0x01, 0xFF); // CS1 - 35534694 to 35534830
writeRegister(0x0B, 0x1D); // RC Ack Config - 35534846 to 35534986
writeRegister(0x16, 0x10); // FIFO CTRL - 35534998 to 35535133
writeRegister(0x00, 0xFF); // CS0 - 35535143 to 35535284
writeRegister(0x01, 0xFF); // CS1 - 35535296 to 35535440
writeRegister(0x07, 0x1A); // Channel Selection - 35535452 to 35535587
writeRegister(0x0E, 0x5A); // ADDR - 35535602 to 35535741
writeRegister(0x0F, 0x00); // ADDR - 35535751 to 35535885
writeRegister(0x10, 0x5A); // ADDR - 35535899 to 35536034
writeRegister(0x11, 0x5A); // PEER - 35536048 to 35536186
writeRegister(0x12, 0x00); // PEER - 35536196 to 35536330
writeRegister(0x13, 0x5A); // PEER - 35536343 to 35536479
writeRegister(0x04, 0x02); // RX Enable - 35536493 to 35536626
writeRegister(0x02, 0x80); // Int1Msk - 35536640 to 35536773
writeRegister(0x03, 0x00); // Int2Msk - 35536783 to 35536917
writeRegister(0x00, 0xFF); // CS0 - 35536930 to 35537071
writeRegister(0x01, 0xFF); // CS1 - 35537080 to 35537220
delay(13); // Delay 13368 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35550453 to 35550588
writeRegister(0x00, 0xFF); // CS0 - 35550596 to 35550735
writeRegister(0x01, 0xFF); // CS1 - 35550746 to 35550887
writeRegister(0x0B, 0x0D); // RC Ack Config - 35550900 to 35551043
writeRegister(0x08, 0x31); // Unknown - 35551049 to 35551183
writeRegister(0x0C, 0x02); // Unknown - 35551197 to 35551331
writeRegister(0x00, 0xFF); // CS0 - 35551346 to 35551485
writeRegister(0x01, 0xFF); // CS1 - 35551496 to 35551637
writeRegister(0x07, 0x1A); // Channel Selection - 35551652 to 35551790
writeRegister(0x0E, 0x5A); // ADDR - 35551805 to 35551940
writeRegister(0x0F, 0x00); // ADDR - 35551954 to 35552088
writeRegister(0x10, 0x5A); // ADDR - 35552102 to 35552237
writeRegister(0x11, 0x5A); // PEER - 35552250 to 35552386
writeRegister(0x12, 0x00); // PEER - 35552399 to 35552533
writeRegister(0x13, 0x5A); // PEER - 35552546 to 35552682
writeRegister(0x14, 0x1F); // TX Length - 35552696 to 35552831
writeRegister(0x02, 0x40); // Int1Msk - 35552845 to 35552978
writeRegister(0x03, 0x00); // Int2Msk - 35552992 to 35553125
writeRegister(0x00, 0xFF); // CS0 - 35553136 to 35553275
writeRegister(0x01, 0xFF); // CS1 - 35553289 to 35553427
writeRegister(0x16, 0xC0); // FIFO CTRL - 35553440 to 35553579
writeRegister(0x40, 0x05); // TX Buffer - 35553589 to 35553724
writeRegister(0x41, 0x09); // TX Buffer - 35553736 to 35553872
writeRegister(0x44, 0x23); // TX Buffer - 35553884 to 35554019
writeRegister(0x45, 0x01); // TX Buffer - 35554033 to 35554168
writeRegister(0x46, 0x13); // TX Buffer - 35554181 to 35554317
writeRegister(0x04, 0x07); // TX - 35554330 to 35554465
delay(12); // Delay 12185 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35566517 to 35566650
writeRegister(0x00, 0xFF); // CS0 - 35566660 to 35566801
writeRegister(0x01, 0xFF); // CS1 - 35566813 to 35566951
writeRegister(0x0B, 0x1D); // RC Ack Config - 35566965 to 35567104
writeRegister(0x16, 0x10); // FIFO CTRL - 35567118 to 35567252
writeRegister(0x00, 0xFF); // CS0 - 35567263 to 35567402
writeRegister(0x01, 0xFF); // CS1 - 35567416 to 35567560
writeRegister(0x07, 0x1A); // Channel Selection - 35567572 to 35567707
writeRegister(0x0E, 0x5A); // ADDR - 35567721 to 35567860
writeRegister(0x0F, 0x00); // ADDR - 35567871 to 35568005
writeRegister(0x10, 0x5A); // ADDR - 35568019 to 35568153
writeRegister(0x11, 0x5A); // PEER - 35568167 to 35568306
writeRegister(0x12, 0x00); // PEER - 35568316 to 35568449
writeRegister(0x13, 0x5A); // PEER - 35568463 to 35568599
writeRegister(0x04, 0x02); // RX Enable - 35568613 to 35568746
writeRegister(0x02, 0x80); // Int1Msk - 35568760 to 35568893
writeRegister(0x03, 0x00); // Int2Msk - 35568903 to 35569036
writeRegister(0x00, 0xFF); // CS0 - 35569050 to 35569191
writeRegister(0x01, 0xFF); // CS1 - 35569200 to 35569340
delay(13); // Delay 13212 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35582420 to 35582552
writeRegister(0x00, 0xFF); // CS0 - 35582566 to 35582707
writeRegister(0x01, 0xFF); // CS1 - 35582716 to 35582856
writeRegister(0x0B, 0x0D); // RC Ack Config - 35582870 to 35583007
writeRegister(0x08, 0x31); // Unknown - 35583019 to 35583155
writeRegister(0x0C, 0x02); // Unknown - 35583167 to 35583301
writeRegister(0x00, 0xFF); // CS0 - 35583316 to 35583457
writeRegister(0x01, 0xFF); // CS1 - 35583466 to 35583606
writeRegister(0x07, 0x1A); // Channel Selection - 35583622 to 35583761
writeRegister(0x0E, 0x5A); // ADDR - 35583772 to 35583911
writeRegister(0x0F, 0x00); // ADDR - 35583924 to 35584059
writeRegister(0x10, 0x5A); // ADDR - 35584072 to 35584207
writeRegister(0x11, 0x5A); // PEER - 35584221 to 35584356
writeRegister(0x12, 0x00); // PEER - 35584370 to 35584503
writeRegister(0x13, 0x5A); // PEER - 35584513 to 35584652
writeRegister(0x14, 0x1F); // TX Length - 35584666 to 35584803
writeRegister(0x02, 0x40); // Int1Msk - 35584816 to 35584949
writeRegister(0x03, 0x00); // Int2Msk - 35584959 to 35585100
writeRegister(0x00, 0xFF); // CS0 - 35585106 to 35585247
writeRegister(0x01, 0xFF); // CS1 - 35585256 to 35585396
writeRegister(0x16, 0xC0); // FIFO CTRL - 35585411 to 35585552
writeRegister(0x40, 0x05); // TX Buffer - 35585559 to 35585693
writeRegister(0x41, 0x09); // TX Buffer - 35585707 to 35585841
writeRegister(0x44, 0x23); // TX Buffer - 35585855 to 35585991
writeRegister(0x45, 0x01); // TX Buffer - 35586003 to 35586137
writeRegister(0x46, 0x13); // TX Buffer - 35586151 to 35586286
writeRegister(0x04, 0x07); // TX - 35586300 to 35586434
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35598481 to 35598614
writeRegister(0x00, 0xFF); // CS0 - 35598624 to 35598765
writeRegister(0x01, 0xFF); // CS1 - 35598778 to 35598922
writeRegister(0x0B, 0x1D); // RC Ack Config - 35598933 to 35599070
writeRegister(0x16, 0x10); // FIFO CTRL - 35599082 to 35599217
writeRegister(0x00, 0xFF); // CS0 - 35599230 to 35599366
writeRegister(0x01, 0xFF); // CS1 - 35599380 to 35599520
writeRegister(0x07, 0x1A); // Channel Selection - 35599536 to 35599671
writeRegister(0x0E, 0x5A); // ADDR - 35599686 to 35599825
writeRegister(0x0F, 0x00); // ADDR - 35599835 to 35599973
writeRegister(0x10, 0x5A); // ADDR - 35599983 to 35600121
writeRegister(0x11, 0x5A); // PEER - 35600131 to 35600270
writeRegister(0x12, 0x00); // PEER - 35600280 to 35600414
writeRegister(0x13, 0x5A); // PEER - 35600427 to 35600568
writeRegister(0x04, 0x02); // RX Enable - 35600577 to 35600710
writeRegister(0x02, 0x80); // Int1Msk - 35600724 to 35600857
writeRegister(0x03, 0x00); // Int2Msk - 35600871 to 35601004
writeRegister(0x00, 0xFF); // CS0 - 35601014 to 35601155
writeRegister(0x01, 0xFF); // CS1 - 35601168 to 35601304
delay(13); // Delay 13216 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35614387 to 35614520
writeRegister(0x00, 0xFF); // CS0 - 35614531 to 35614670
writeRegister(0x01, 0xFF); // CS1 - 35614684 to 35614822
writeRegister(0x0B, 0x0D); // RC Ack Config - 35614835 to 35614977
writeRegister(0x08, 0x31); // Unknown - 35614984 to 35615119
writeRegister(0x0C, 0x02); // Unknown - 35615132 to 35615265
writeRegister(0x00, 0xFF); // CS0 - 35615281 to 35615420
writeRegister(0x01, 0xFF); // CS1 - 35615434 to 35615572
writeRegister(0x07, 0x1A); // Channel Selection - 35615586 to 35615725
writeRegister(0x0E, 0x5A); // ADDR - 35615739 to 35615875
writeRegister(0x0F, 0x00); // ADDR - 35615889 to 35616023
writeRegister(0x10, 0x5A); // ADDR - 35616037 to 35616171
writeRegister(0x11, 0x5A); // PEER - 35616185 to 35616320
writeRegister(0x12, 0x00); // PEER - 35616334 to 35616467
writeRegister(0x13, 0x5A); // PEER - 35616481 to 35616617
writeRegister(0x14, 0x1F); // TX Length - 35616631 to 35616766
writeRegister(0x02, 0x40); // Int1Msk - 35616780 to 35616913
writeRegister(0x03, 0x00); // Int2Msk - 35616927 to 35617060
writeRegister(0x00, 0xFF); // CS0 - 35617071 to 35617210
writeRegister(0x01, 0xFF); // CS1 - 35617224 to 35617368
writeRegister(0x16, 0xC0); // FIFO CTRL - 35617375 to 35617513
writeRegister(0x40, 0x05); // TX Buffer - 35617524 to 35617665
writeRegister(0x41, 0x09); // TX Buffer - 35617671 to 35617805
writeRegister(0x44, 0x23); // TX Buffer - 35617819 to 35617955
writeRegister(0x45, 0x01); // TX Buffer - 35617968 to 35618103
writeRegister(0x46, 0x13); // TX Buffer - 35618116 to 35618252
writeRegister(0x04, 0x07); // TX - 35618264 to 35618400
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35630446 to 35630578
writeRegister(0x00, 0xFF); // CS0 - 35630592 to 35630728
writeRegister(0x01, 0xFF); // CS1 - 35630742 to 35630882
writeRegister(0x0B, 0x1D); // RC Ack Config - 35630897 to 35631034
writeRegister(0x16, 0x10); // FIFO CTRL - 35631047 to 35631181
writeRegister(0x00, 0xFF); // CS0 - 35631195 to 35631338
writeRegister(0x01, 0xFF); // CS1 - 35631345 to 35631486
writeRegister(0x07, 0x1A); // Channel Selection - 35631500 to 35631639
writeRegister(0x0E, 0x5A); // ADDR - 35631650 to 35631789
writeRegister(0x0F, 0x00); // ADDR - 35631803 to 35631937
writeRegister(0x10, 0x5A); // ADDR - 35631951 to 35632087
writeRegister(0x11, 0x5A); // PEER - 35632099 to 35632234
writeRegister(0x12, 0x00); // PEER - 35632248 to 35632381
writeRegister(0x13, 0x5A); // PEER - 35632392 to 35632531
writeRegister(0x04, 0x02); // RX Enable - 35632545 to 35632678
writeRegister(0x02, 0x80); // Int1Msk - 35632688 to 35632821
writeRegister(0x03, 0x00); // Int2Msk - 35632835 to 35632968
writeRegister(0x00, 0xFF); // CS0 - 35632982 to 35633118
writeRegister(0x01, 0xFF); // CS1 - 35633132 to 35633272
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35646501 to 35646634
writeRegister(0x00, 0xFF); // CS0 - 35646647 to 35646785
writeRegister(0x01, 0xFF); // CS1 - 35646797 to 35646937
writeRegister(0x0B, 0x0D); // RC Ack Config - 35646948 to 35647088
writeRegister(0x08, 0x31); // Unknown - 35647101 to 35647236
writeRegister(0x0C, 0x02); // Unknown - 35647245 to 35647382
writeRegister(0x00, 0xFF); // CS0 - 35647398 to 35647535
writeRegister(0x01, 0xFF); // CS1 - 35647547 to 35647689
writeRegister(0x07, 0x1A); // Channel Selection - 35647703 to 35647838
writeRegister(0x0E, 0x5A); // ADDR - 35647853 to 35647992
writeRegister(0x0F, 0x00); // ADDR - 35648002 to 35648140
writeRegister(0x10, 0x5A); // ADDR - 35648150 to 35648288
writeRegister(0x11, 0x5A); // PEER - 35648299 to 35648437
writeRegister(0x12, 0x00); // PEER - 35648448 to 35648581
writeRegister(0x13, 0x5A); // PEER - 35648595 to 35648734
writeRegister(0x14, 0x1F); // TX Length - 35648744 to 35648883
writeRegister(0x02, 0x40); // Int1Msk - 35648893 to 35649027
writeRegister(0x03, 0x00); // Int2Msk - 35649040 to 35649174
writeRegister(0x00, 0xFF); // CS0 - 35649187 to 35649325
writeRegister(0x01, 0xFF); // CS1 - 35649337 to 35649477
writeRegister(0x16, 0xC0); // FIFO CTRL - 35649492 to 35649627
writeRegister(0x40, 0x05); // TX Buffer - 35649641 to 35649774
writeRegister(0x41, 0x09); // TX Buffer - 35649788 to 35649922
writeRegister(0x44, 0x23); // TX Buffer - 35649933 to 35650072
writeRegister(0x45, 0x01); // TX Buffer - 35650081 to 35650220
writeRegister(0x46, 0x13); // TX Buffer - 35650229 to 35650369
writeRegister(0x04, 0x07); // TX - 35650378 to 35650517
delay(12); // Delay 12033 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35662414 to 35662550
writeRegister(0x00, 0xFF); // CS0 - 35662557 to 35662698
writeRegister(0x01, 0xFF); // CS1 - 35662707 to 35662847
writeRegister(0x0B, 0x1D); // RC Ack Config - 35662863 to 35663003
writeRegister(0x16, 0x10); // FIFO CTRL - 35663012 to 35663150
writeRegister(0x00, 0xFF); // CS0 - 35663160 to 35663301
writeRegister(0x01, 0xFF); // CS1 - 35663313 to 35663457
writeRegister(0x07, 0x1A); // Channel Selection - 35663469 to 35663604
writeRegister(0x0E, 0x5A); // ADDR - 35663619 to 35663754
writeRegister(0x0F, 0x00); // ADDR - 35663768 to 35663902
writeRegister(0x10, 0x5A); // ADDR - 35663916 to 35664051
writeRegister(0x11, 0x5A); // PEER - 35664065 to 35664200
writeRegister(0x12, 0x00); // PEER - 35664213 to 35664347
writeRegister(0x13, 0x5A); // PEER - 35664360 to 35664496
writeRegister(0x04, 0x02); // RX Enable - 35664510 to 35664643
writeRegister(0x02, 0x80); // Int1Msk - 35664657 to 35664790
writeRegister(0x03, 0x00); // Int2Msk - 35664800 to 35664934
writeRegister(0x00, 0xFF); // CS0 - 35664947 to 35665088
writeRegister(0x01, 0xFF); // CS1 - 35665097 to 35665237
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35678466 to 35678599
writeRegister(0x00, 0xFF); // CS0 - 35678613 to 35678752
writeRegister(0x01, 0xFF); // CS1 - 35678763 to 35678904
writeRegister(0x0B, 0x0D); // RC Ack Config - 35678917 to 35679052
writeRegister(0x08, 0x31); // Unknown - 35679066 to 35679200
writeRegister(0x0C, 0x02); // Unknown - 35679214 to 35679348
writeRegister(0x00, 0xFF); // CS0 - 35679363 to 35679502
writeRegister(0x01, 0xFF); // CS1 - 35679513 to 35679654
writeRegister(0x07, 0x1A); // Channel Selection - 35679669 to 35679807
writeRegister(0x0E, 0x5A); // ADDR - 35679822 to 35679957
writeRegister(0x0F, 0x00); // ADDR - 35679971 to 35680105
writeRegister(0x10, 0x5A); // ADDR - 35680119 to 35680254
writeRegister(0x11, 0x5A); // PEER - 35680267 to 35680403
writeRegister(0x12, 0x00); // PEER - 35680416 to 35680550
writeRegister(0x13, 0x5A); // PEER - 35680560 to 35680699
writeRegister(0x14, 0x1F); // TX Length - 35680713 to 35680848
writeRegister(0x02, 0x40); // Int1Msk - 35680862 to 35680995
writeRegister(0x03, 0x00); // Int2Msk - 35681009 to 35681142
writeRegister(0x00, 0xFF); // CS0 - 35681153 to 35681292
writeRegister(0x01, 0xFF); // CS1 - 35681306 to 35681444
writeRegister(0x16, 0xC0); // FIFO CTRL - 35681457 to 35681596
writeRegister(0x40, 0x05); // TX Buffer - 35681606 to 35681741
writeRegister(0x41, 0x09); // TX Buffer - 35681753 to 35681889
writeRegister(0x44, 0x23); // TX Buffer - 35681901 to 35682036
writeRegister(0x45, 0x01); // TX Buffer - 35682050 to 35682185
writeRegister(0x46, 0x13); // TX Buffer - 35682198 to 35682334
writeRegister(0x04, 0x07); // TX - 35682347 to 35682482
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35694528 to 35694662
writeRegister(0x00, 0xFF); // CS0 - 35694674 to 35694810
writeRegister(0x01, 0xFF); // CS1 - 35694824 to 35694964
writeRegister(0x0B, 0x1D); // RC Ack Config - 35694979 to 35695115
writeRegister(0x16, 0x10); // FIFO CTRL - 35695129 to 35695263
writeRegister(0x00, 0xFF); // CS0 - 35695277 to 35695413
writeRegister(0x01, 0xFF); // CS1 - 35695427 to 35695568
writeRegister(0x07, 0x1A); // Channel Selection - 35695583 to 35695718
writeRegister(0x0E, 0x5A); // ADDR - 35695732 to 35695871
writeRegister(0x0F, 0x00); // ADDR - 35695882 to 35696019
writeRegister(0x10, 0x5A); // ADDR - 35696030 to 35696168
writeRegister(0x11, 0x5A); // PEER - 35696178 to 35696317
writeRegister(0x12, 0x00); // PEER - 35696327 to 35696468
writeRegister(0x13, 0x5A); // PEER - 35696474 to 35696613
writeRegister(0x04, 0x02); // RX Enable - 35696623 to 35696757
writeRegister(0x02, 0x80); // Int1Msk - 35696770 to 35696904
writeRegister(0x03, 0x00); // Int2Msk - 35696917 to 35697051
writeRegister(0x00, 0xFF); // CS0 - 35697061 to 35697202
writeRegister(0x01, 0xFF); // CS1 - 35697214 to 35697358
delay(13); // Delay 13209 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35710434 to 35710567
writeRegister(0x00, 0xFF); // CS0 - 35710577 to 35710718
writeRegister(0x01, 0xFF); // CS1 - 35710730 to 35710867
writeRegister(0x0B, 0x0D); // RC Ack Config - 35710881 to 35711024
writeRegister(0x08, 0x31); // Unknown - 35711030 to 35711172
writeRegister(0x0C, 0x02); // Unknown - 35711178 to 35711312
writeRegister(0x00, 0xFF); // CS0 - 35711327 to 35711468
writeRegister(0x01, 0xFF); // CS1 - 35711480 to 35711617
writeRegister(0x07, 0x1A); // Channel Selection - 35711633 to 35711771
writeRegister(0x0E, 0x5A); // ADDR - 35711786 to 35711922
writeRegister(0x0F, 0x00); // ADDR - 35711935 to 35712070
writeRegister(0x10, 0x5A); // ADDR - 35712083 to 35712218
writeRegister(0x11, 0x5A); // PEER - 35712232 to 35712367
writeRegister(0x12, 0x00); // PEER - 35712381 to 35712514
writeRegister(0x13, 0x5A); // PEER - 35712528 to 35712663
writeRegister(0x14, 0x1F); // TX Length - 35712677 to 35712814
writeRegister(0x02, 0x40); // Int1Msk - 35712827 to 35712960
writeRegister(0x03, 0x00); // Int2Msk - 35712974 to 35713107
writeRegister(0x00, 0xFF); // CS0 - 35713117 to 35713258
writeRegister(0x01, 0xFF); // CS1 - 35713270 to 35713415
writeRegister(0x16, 0xC0); // FIFO CTRL - 35713422 to 35713560
writeRegister(0x40, 0x05); // TX Buffer - 35713570 to 35713711
writeRegister(0x41, 0x09); // TX Buffer - 35713718 to 35713853
writeRegister(0x44, 0x23); // TX Buffer - 35713866 to 35714000
writeRegister(0x45, 0x01); // TX Buffer - 35714014 to 35714148
writeRegister(0x46, 0x13); // TX Buffer - 35714162 to 35714297
writeRegister(0x04, 0x07); // TX - 35714311 to 35714445
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35726492 to 35726625
writeRegister(0x00, 0xFF); // CS0 - 35726639 to 35726776
writeRegister(0x01, 0xFF); // CS1 - 35726789 to 35726930
writeRegister(0x0B, 0x1D); // RC Ack Config - 35726944 to 35727081
writeRegister(0x16, 0x10); // FIFO CTRL - 35727093 to 35727227
writeRegister(0x00, 0xFF); // CS0 - 35727241 to 35727382
writeRegister(0x01, 0xFF); // CS1 - 35727391 to 35727531
writeRegister(0x07, 0x1A); // Channel Selection - 35727547 to 35727687
writeRegister(0x0E, 0x5A); // ADDR - 35727697 to 35727836
writeRegister(0x0F, 0x00); // ADDR - 35727849 to 35727984
writeRegister(0x10, 0x5A); // ADDR - 35727997 to 35728132
writeRegister(0x11, 0x5A); // PEER - 35728146 to 35728281
writeRegister(0x12, 0x00); // PEER - 35728295 to 35728428
writeRegister(0x13, 0x5A); // PEER - 35728438 to 35728577
writeRegister(0x04, 0x02); // RX Enable - 35728591 to 35728724
writeRegister(0x02, 0x80); // Int1Msk - 35728735 to 35728868
writeRegister(0x03, 0x00); // Int2Msk - 35728882 to 35729015
writeRegister(0x00, 0xFF); // CS0 - 35729029 to 35729166
writeRegister(0x01, 0xFF); // CS1 - 35729179 to 35729320
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35742398 to 35742531
writeRegister(0x00, 0xFF); // CS0 - 35742541 to 35742682
writeRegister(0x01, 0xFF); // CS1 - 35742695 to 35742839
writeRegister(0x0B, 0x0D); // RC Ack Config - 35742846 to 35742984
writeRegister(0x08, 0x31); // Unknown - 35742995 to 35743132
writeRegister(0x0C, 0x02); // Unknown - 35743143 to 35743284
writeRegister(0x00, 0xFF); // CS0 - 35743291 to 35743431
writeRegister(0x01, 0xFF); // CS1 - 35743445 to 35743589
writeRegister(0x07, 0x1A); // Channel Selection - 35743601 to 35743736
writeRegister(0x0E, 0x5A); // ADDR - 35743750 to 35743889
writeRegister(0x0F, 0x00); // ADDR - 35743900 to 35744034
writeRegister(0x10, 0x5A); // ADDR - 35744048 to 35744182
writeRegister(0x11, 0x5A); // PEER - 35744196 to 35744335
writeRegister(0x12, 0x00); // PEER - 35744345 to 35744478
writeRegister(0x13, 0x5A); // PEER - 35744492 to 35744628
writeRegister(0x14, 0x1F); // TX Length - 35744641 to 35744782
writeRegister(0x02, 0x40); // Int1Msk - 35744791 to 35744924
writeRegister(0x03, 0x00); // Int2Msk - 35744938 to 35745071
writeRegister(0x00, 0xFF); // CS0 - 35745085 to 35745222
writeRegister(0x01, 0xFF); // CS1 - 35745235 to 35745376
writeRegister(0x16, 0xC0); // FIFO CTRL - 35745390 to 35745524
writeRegister(0x40, 0x05); // TX Buffer - 35745538 to 35745673
writeRegister(0x41, 0x09); // TX Buffer - 35745682 to 35745821
writeRegister(0x44, 0x23); // TX Buffer - 35745830 to 35745968
writeRegister(0x45, 0x01); // TX Buffer - 35745978 to 35746120
writeRegister(0x46, 0x13); // TX Buffer - 35746126 to 35746266
writeRegister(0x04, 0x07); // TX - 35746275 to 35746417
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35758456 to 35758589
writeRegister(0x00, 0xFF); // CS0 - 35758603 to 35758744
writeRegister(0x01, 0xFF); // CS1 - 35758753 to 35758894
writeRegister(0x0B, 0x1D); // RC Ack Config - 35758908 to 35759047
writeRegister(0x16, 0x10); // FIFO CTRL - 35759058 to 35759195
writeRegister(0x00, 0xFF); // CS0 - 35759206 to 35759345
writeRegister(0x01, 0xFF); // CS1 - 35759359 to 35759497
writeRegister(0x07, 0x1A); // Channel Selection - 35759511 to 35759650
writeRegister(0x0E, 0x5A); // ADDR - 35759664 to 35759800
writeRegister(0x0F, 0x00); // ADDR - 35759814 to 35759948
writeRegister(0x10, 0x5A); // ADDR - 35759962 to 35760096
writeRegister(0x11, 0x5A); // PEER - 35760110 to 35760245
writeRegister(0x12, 0x00); // PEER - 35760259 to 35760392
writeRegister(0x13, 0x5A); // PEER - 35760406 to 35760542
writeRegister(0x04, 0x02); // RX Enable - 35760555 to 35760689
writeRegister(0x02, 0x80); // Int1Msk - 35760699 to 35760840
writeRegister(0x03, 0x00); // Int2Msk - 35760846 to 35760979
writeRegister(0x00, 0xFF); // CS0 - 35760993 to 35761137
writeRegister(0x01, 0xFF); // CS1 - 35761143 to 35761284
delay(13); // Delay 13361 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35774512 to 35774645
writeRegister(0x00, 0xFF); // CS0 - 35774658 to 35774802
writeRegister(0x01, 0xFF); // CS1 - 35774808 to 35774948
writeRegister(0x0B, 0x0D); // RC Ack Config - 35774963 to 35775099
writeRegister(0x08, 0x31); // Unknown - 35775112 to 35775247
writeRegister(0x0C, 0x02); // Unknown - 35775259 to 35775393
writeRegister(0x00, 0xFF); // CS0 - 35775408 to 35775552
writeRegister(0x01, 0xFF); // CS1 - 35775558 to 35775698
writeRegister(0x07, 0x1A); // Channel Selection - 35775714 to 35775853
writeRegister(0x0E, 0x5A); // ADDR - 35775864 to 35776003
writeRegister(0x0F, 0x00); // ADDR - 35776017 to 35776151
writeRegister(0x10, 0x5A); // ADDR - 35776161 to 35776299
writeRegister(0x11, 0x5A); // PEER - 35776310 to 35776448
writeRegister(0x12, 0x00); // PEER - 35776462 to 35776595
writeRegister(0x13, 0x5A); // PEER - 35776606 to 35776745
writeRegister(0x14, 0x1F); // TX Length - 35776755 to 35776894
writeRegister(0x02, 0x40); // Int1Msk - 35776908 to 35777041
writeRegister(0x03, 0x00); // Int2Msk - 35777051 to 35777185
writeRegister(0x00, 0xFF); // CS0 - 35777198 to 35777339
writeRegister(0x01, 0xFF); // CS1 - 35777348 to 35777488
writeRegister(0x16, 0xC0); // FIFO CTRL - 35777503 to 35777638
writeRegister(0x40, 0x05); // TX Buffer - 35777651 to 35777785
writeRegister(0x41, 0x09); // TX Buffer - 35777799 to 35777933
writeRegister(0x44, 0x23); // TX Buffer - 35777947 to 35778083
writeRegister(0x45, 0x01); // TX Buffer - 35778095 to 35778231
writeRegister(0x46, 0x13); // TX Buffer - 35778243 to 35778380
writeRegister(0x04, 0x07); // TX - 35778392 to 35778528
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35790425 to 35790558
writeRegister(0x00, 0xFF); // CS0 - 35790568 to 35790709
writeRegister(0x01, 0xFF); // CS1 - 35790722 to 35790866
writeRegister(0x0B, 0x1D); // RC Ack Config - 35790877 to 35791014
writeRegister(0x16, 0x10); // FIFO CTRL - 35791026 to 35791162
writeRegister(0x00, 0xFF); // CS0 - 35791174 to 35791310
writeRegister(0x01, 0xFF); // CS1 - 35791324 to 35791464
writeRegister(0x07, 0x1A); // Channel Selection - 35791480 to 35791615
writeRegister(0x0E, 0x5A); // ADDR - 35791630 to 35791769
writeRegister(0x0F, 0x00); // ADDR - 35791779 to 35791917
writeRegister(0x10, 0x5A); // ADDR - 35791927 to 35792065
writeRegister(0x11, 0x5A); // PEER - 35792075 to 35792214
writeRegister(0x12, 0x00); // PEER - 35792224 to 35792358
writeRegister(0x13, 0x5A); // PEER - 35792371 to 35792510
writeRegister(0x04, 0x02); // RX Enable - 35792521 to 35792654
writeRegister(0x02, 0x80); // Int1Msk - 35792668 to 35792801
writeRegister(0x03, 0x00); // Int2Msk - 35792815 to 35792948
writeRegister(0x00, 0xFF); // CS0 - 35792958 to 35793099
writeRegister(0x01, 0xFF); // CS1 - 35793112 to 35793248
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35806481 to 35806613
writeRegister(0x00, 0xFF); // CS0 - 35806624 to 35806763
writeRegister(0x01, 0xFF); // CS1 - 35806777 to 35806915
writeRegister(0x0B, 0x0D); // RC Ack Config - 35806928 to 35807066
writeRegister(0x08, 0x31); // Unknown - 35807077 to 35807218
writeRegister(0x0C, 0x02); // Unknown - 35807225 to 35807360
writeRegister(0x00, 0xFF); // CS0 - 35807374 to 35807513
writeRegister(0x01, 0xFF); // CS1 - 35807527 to 35807665
writeRegister(0x07, 0x1A); // Channel Selection - 35807683 to 35807818
writeRegister(0x0E, 0x5A); // ADDR - 35807832 to 35807968
writeRegister(0x0F, 0x00); // ADDR - 35807982 to 35808116
writeRegister(0x10, 0x5A); // ADDR - 35808130 to 35808265
writeRegister(0x11, 0x5A); // PEER - 35808278 to 35808415
writeRegister(0x12, 0x00); // PEER - 35808427 to 35808562
writeRegister(0x13, 0x5A); // PEER - 35808574 to 35808710
writeRegister(0x14, 0x1F); // TX Length - 35808724 to 35808867
writeRegister(0x02, 0x40); // Int1Msk - 35808873 to 35809006
writeRegister(0x03, 0x00); // Int2Msk - 35809020 to 35809153
writeRegister(0x00, 0xFF); // CS0 - 35809164 to 35809303
writeRegister(0x01, 0xFF); // CS1 - 35809317 to 35809461
writeRegister(0x16, 0xC0); // FIFO CTRL - 35809468 to 35809606
writeRegister(0x40, 0x05); // TX Buffer - 35809617 to 35809758
writeRegister(0x41, 0x09); // TX Buffer - 35809764 to 35809906
writeRegister(0x44, 0x23); // TX Buffer - 35809912 to 35810054
writeRegister(0x45, 0x01); // TX Buffer - 35810061 to 35810196
writeRegister(0x46, 0x13); // TX Buffer - 35810209 to 35810351
writeRegister(0x04, 0x07); // TX - 35810358 to 35810493
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35822539 to 35822671
writeRegister(0x00, 0xFF); // CS0 - 35822685 to 35822829
writeRegister(0x01, 0xFF); // CS1 - 35822835 to 35822975
writeRegister(0x0B, 0x1D); // RC Ack Config - 35822990 to 35823132
writeRegister(0x16, 0x10); // FIFO CTRL - 35823140 to 35823274
writeRegister(0x00, 0xFF); // CS0 - 35823288 to 35823427
writeRegister(0x01, 0xFF); // CS1 - 35823438 to 35823579
writeRegister(0x07, 0x1A); // Channel Selection - 35823593 to 35823732
writeRegister(0x0E, 0x5A); // ADDR - 35823747 to 35823882
writeRegister(0x0F, 0x00); // ADDR - 35823896 to 35824030
writeRegister(0x10, 0x5A); // ADDR - 35824044 to 35824179
writeRegister(0x11, 0x5A); // PEER - 35824192 to 35824328
writeRegister(0x12, 0x00); // PEER - 35824341 to 35824476
writeRegister(0x13, 0x5A); // PEER - 35824485 to 35824624
writeRegister(0x04, 0x02); // RX Enable - 35824638 to 35824771
writeRegister(0x02, 0x80); // Int1Msk - 35824781 to 35824916
writeRegister(0x03, 0x00); // Int2Msk - 35824928 to 35825063
writeRegister(0x00, 0xFF); // CS0 - 35825075 to 35825211
writeRegister(0x01, 0xFF); // CS1 - 35825225 to 35825365
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35838445 to 35838578
writeRegister(0x00, 0xFF); // CS0 - 35838591 to 35838729
writeRegister(0x01, 0xFF); // CS1 - 35838741 to 35838881
writeRegister(0x0B, 0x0D); // RC Ack Config - 35838892 to 35839032
writeRegister(0x08, 0x31); // Unknown - 35839045 to 35839180
writeRegister(0x0C, 0x02); // Unknown - 35839189 to 35839326
writeRegister(0x00, 0xFF); // CS0 - 35839341 to 35839479
writeRegister(0x01, 0xFF); // CS1 - 35839491 to 35839631
writeRegister(0x07, 0x1A); // Channel Selection - 35839647 to 35839782
writeRegister(0x0E, 0x5A); // ADDR - 35839797 to 35839936
writeRegister(0x0F, 0x00); // ADDR - 35839946 to 35840088
writeRegister(0x10, 0x5A); // ADDR - 35840094 to 35840235
writeRegister(0x11, 0x5A); // PEER - 35840243 to 35840381
writeRegister(0x12, 0x00); // PEER - 35840392 to 35840525
writeRegister(0x13, 0x5A); // PEER - 35840539 to 35840682
writeRegister(0x14, 0x1F); // TX Length - 35840688 to 35840827
writeRegister(0x02, 0x40); // Int1Msk - 35840837 to 35840971
writeRegister(0x03, 0x00); // Int2Msk - 35840984 to 35841118
writeRegister(0x00, 0xFF); // CS0 - 35841131 to 35841269
writeRegister(0x01, 0xFF); // CS1 - 35841281 to 35841421
writeRegister(0x16, 0xC0); // FIFO CTRL - 35841436 to 35841571
writeRegister(0x40, 0x05); // TX Buffer - 35841585 to 35841718
writeRegister(0x41, 0x09); // TX Buffer - 35841729 to 35841866
writeRegister(0x44, 0x23); // TX Buffer - 35841877 to 35842016
writeRegister(0x45, 0x01); // TX Buffer - 35842025 to 35842167
writeRegister(0x46, 0x13); // TX Buffer - 35842173 to 35842313
writeRegister(0x04, 0x07); // TX - 35842322 to 35842464
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35854503 to 35854636
writeRegister(0x00, 0xFF); // CS0 - 35854649 to 35854789
writeRegister(0x01, 0xFF); // CS1 - 35854799 to 35854939
writeRegister(0x0B, 0x1D); // RC Ack Config - 35854955 to 35855095
writeRegister(0x16, 0x10); // FIFO CTRL - 35855104 to 35855242
writeRegister(0x00, 0xFF); // CS0 - 35855252 to 35855393
writeRegister(0x01, 0xFF); // CS1 - 35855405 to 35855542
writeRegister(0x07, 0x1A); // Channel Selection - 35855558 to 35855696
writeRegister(0x0E, 0x5A); // ADDR - 35855711 to 35855848
writeRegister(0x0F, 0x00); // ADDR - 35855860 to 35855996
writeRegister(0x10, 0x5A); // ADDR - 35856008 to 35856143
writeRegister(0x11, 0x5A); // PEER - 35856157 to 35856292
writeRegister(0x12, 0x00); // PEER - 35856306 to 35856439
writeRegister(0x13, 0x5A); // PEER - 35856453 to 35856588
writeRegister(0x04, 0x02); // RX Enable - 35856602 to 35856735
writeRegister(0x02, 0x80); // Int1Msk - 35856749 to 35856882
writeRegister(0x03, 0x00); // Int2Msk - 35856893 to 35857026
writeRegister(0x00, 0xFF); // CS0 - 35857040 to 35857183
writeRegister(0x01, 0xFF); // CS1 - 35857189 to 35857331
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35870409 to 35870542
writeRegister(0x00, 0xFF); // CS0 - 35870556 to 35870693
writeRegister(0x01, 0xFF); // CS1 - 35870706 to 35870847
writeRegister(0x0B, 0x0D); // RC Ack Config - 35870860 to 35870995
writeRegister(0x08, 0x31); // Unknown - 35871009 to 35871143
writeRegister(0x0C, 0x02); // Unknown - 35871157 to 35871291
writeRegister(0x00, 0xFF); // CS0 - 35871306 to 35871443
writeRegister(0x01, 0xFF); // CS1 - 35871456 to 35871597
writeRegister(0x07, 0x1A); // Channel Selection - 35871611 to 35871747
writeRegister(0x0E, 0x5A); // ADDR - 35871761 to 35871900
writeRegister(0x0F, 0x00); // ADDR - 35871911 to 35872048
writeRegister(0x10, 0x5A); // ADDR - 35872059 to 35872197
writeRegister(0x11, 0x5A); // PEER - 35872207 to 35872346
writeRegister(0x12, 0x00); // PEER - 35872356 to 35872497
writeRegister(0x13, 0x5A); // PEER - 35872503 to 35872642
writeRegister(0x14, 0x1F); // TX Length - 35872652 to 35872791
writeRegister(0x02, 0x40); // Int1Msk - 35872805 to 35872938
writeRegister(0x03, 0x00); // Int2Msk - 35872949 to 35873082
writeRegister(0x00, 0xFF); // CS0 - 35873096 to 35873239
writeRegister(0x01, 0xFF); // CS1 - 35873246 to 35873387
writeRegister(0x16, 0xC0); // FIFO CTRL - 35873400 to 35873535
writeRegister(0x40, 0x05); // TX Buffer - 35873549 to 35873684
writeRegister(0x41, 0x09); // TX Buffer - 35873696 to 35873832
writeRegister(0x44, 0x23); // TX Buffer - 35873844 to 35873980
writeRegister(0x45, 0x01); // TX Buffer - 35873993 to 35874128
writeRegister(0x46, 0x13); // TX Buffer - 35874137 to 35874277
writeRegister(0x04, 0x07); // TX - 35874290 to 35874425
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35886471 to 35886605
writeRegister(0x00, 0xFF); // CS0 - 35886614 to 35886753
writeRegister(0x01, 0xFF); // CS1 - 35886767 to 35886905
writeRegister(0x0B, 0x1D); // RC Ack Config - 35886919 to 35887058
writeRegister(0x16, 0x10); // FIFO CTRL - 35887072 to 35887206
writeRegister(0x00, 0xFF); // CS0 - 35887216 to 35887357
writeRegister(0x01, 0xFF); // CS1 - 35887370 to 35887514
writeRegister(0x07, 0x1A); // Channel Selection - 35887526 to 35887661
writeRegister(0x0E, 0x5A); // ADDR - 35887675 to 35887814
writeRegister(0x0F, 0x00); // ADDR - 35887825 to 35887959
writeRegister(0x10, 0x5A); // ADDR - 35887973 to 35888107
writeRegister(0x11, 0x5A); // PEER - 35888121 to 35888260
writeRegister(0x12, 0x00); // PEER - 35888270 to 35888403
writeRegister(0x13, 0x5A); // PEER - 35888417 to 35888553
writeRegister(0x04, 0x02); // RX Enable - 35888566 to 35888700
writeRegister(0x02, 0x80); // Int1Msk - 35888713 to 35888847
writeRegister(0x03, 0x00); // Int2Msk - 35888857 to 35888990
writeRegister(0x00, 0xFF); // CS0 - 35889004 to 35889143
writeRegister(0x01, 0xFF); // CS1 - 35889154 to 35889295
delay(13); // Delay 13368 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35902526 to 35902663
writeRegister(0x00, 0xFF); // CS0 - 35902669 to 35902810
writeRegister(0x01, 0xFF); // CS1 - 35902819 to 35902959
writeRegister(0x0B, 0x0D); // RC Ack Config - 35902973 to 35903116
writeRegister(0x08, 0x31); // Unknown - 35903122 to 35903258
writeRegister(0x0C, 0x02); // Unknown - 35903270 to 35903404
writeRegister(0x00, 0xFF); // CS0 - 35903419 to 35903560
writeRegister(0x01, 0xFF); // CS1 - 35903569 to 35903709
writeRegister(0x07, 0x1A); // Channel Selection - 35903725 to 35903864
writeRegister(0x0E, 0x5A); // ADDR - 35903878 to 35904014
writeRegister(0x0F, 0x00); // ADDR - 35904027 to 35904162
writeRegister(0x10, 0x5A); // ADDR - 35904175 to 35904310
writeRegister(0x11, 0x5A); // PEER - 35904324 to 35904459
writeRegister(0x12, 0x00); // PEER - 35904473 to 35904606
writeRegister(0x13, 0x5A); // PEER - 35904620 to 35904757
writeRegister(0x14, 0x1F); // TX Length - 35904769 to 35904906
writeRegister(0x02, 0x40); // Int1Msk - 35904919 to 35905052
writeRegister(0x03, 0x00); // Int2Msk - 35905066 to 35905199
writeRegister(0x00, 0xFF); // CS0 - 35905209 to 35905350
writeRegister(0x01, 0xFF); // CS1 - 35905363 to 35905499
writeRegister(0x16, 0xC0); // FIFO CTRL - 35905514 to 35905652
writeRegister(0x40, 0x05); // TX Buffer - 35905662 to 35905796
writeRegister(0x41, 0x09); // TX Buffer - 35905810 to 35905944
writeRegister(0x44, 0x23); // TX Buffer - 35905958 to 35906094
writeRegister(0x45, 0x01); // TX Buffer - 35906106 to 35906240
writeRegister(0x46, 0x13); // TX Buffer - 35906254 to 35906389
writeRegister(0x04, 0x07); // TX - 35906403 to 35906537
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35918436 to 35918569
writeRegister(0x00, 0xFF); // CS0 - 35918583 to 35918720
writeRegister(0x01, 0xFF); // CS1 - 35918732 to 35918874
writeRegister(0x0B, 0x1D); // RC Ack Config - 35918888 to 35919023
writeRegister(0x16, 0x10); // FIFO CTRL - 35919037 to 35919171
writeRegister(0x00, 0xFF); // CS0 - 35919185 to 35919329
writeRegister(0x01, 0xFF); // CS1 - 35919335 to 35919475
writeRegister(0x07, 0x1A); // Channel Selection - 35919491 to 35919629
writeRegister(0x0E, 0x5A); // ADDR - 35919640 to 35919780
writeRegister(0x0F, 0x00); // ADDR - 35919793 to 35919928
writeRegister(0x10, 0x5A); // ADDR - 35919941 to 35920076
writeRegister(0x11, 0x5A); // PEER - 35920090 to 35920225
writeRegister(0x12, 0x00); // PEER - 35920239 to 35920372
writeRegister(0x13, 0x5A); // PEER - 35920382 to 35920521
writeRegister(0x04, 0x02); // RX Enable - 35920535 to 35920668
writeRegister(0x02, 0x80); // Int1Msk - 35920679 to 35920812
writeRegister(0x03, 0x00); // Int2Msk - 35920826 to 35920959
writeRegister(0x00, 0xFF); // CS0 - 35920973 to 35921110
writeRegister(0x01, 0xFF); // CS1 - 35921123 to 35921264
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35934491 to 35934624
writeRegister(0x00, 0xFF); // CS0 - 35934638 to 35934774
writeRegister(0x01, 0xFF); // CS1 - 35934788 to 35934929
writeRegister(0x0B, 0x0D); // RC Ack Config - 35934939 to 35935077
writeRegister(0x08, 0x31); // Unknown - 35935091 to 35935225
writeRegister(0x0C, 0x02); // Unknown - 35935236 to 35935373
writeRegister(0x00, 0xFF); // CS0 - 35935388 to 35935524
writeRegister(0x01, 0xFF); // CS1 - 35935538 to 35935679
writeRegister(0x07, 0x1A); // Channel Selection - 35935694 to 35935829
writeRegister(0x0E, 0x5A); // ADDR - 35935843 to 35935982
writeRegister(0x0F, 0x00); // ADDR - 35935993 to 35936130
writeRegister(0x10, 0x5A); // ADDR - 35936141 to 35936279
writeRegister(0x11, 0x5A); // PEER - 35936289 to 35936428
writeRegister(0x12, 0x00); // PEER - 35936438 to 35936571
writeRegister(0x13, 0x5A); // PEER - 35936585 to 35936724
writeRegister(0x14, 0x1F); // TX Length - 35936735 to 35936875
writeRegister(0x02, 0x40); // Int1Msk - 35936884 to 35937017
writeRegister(0x03, 0x00); // Int2Msk - 35937031 to 35937164
writeRegister(0x00, 0xFF); // CS0 - 35937178 to 35937314
writeRegister(0x01, 0xFF); // CS1 - 35937328 to 35937469
writeRegister(0x16, 0xC0); // FIFO CTRL - 35937483 to 35937617
writeRegister(0x40, 0x05); // TX Buffer - 35937631 to 35937766
writeRegister(0x41, 0x09); // TX Buffer - 35937779 to 35937914
writeRegister(0x44, 0x23); // TX Buffer - 35937923 to 35938061
writeRegister(0x45, 0x01); // TX Buffer - 35938072 to 35938209
writeRegister(0x46, 0x13); // TX Buffer - 35938220 to 35938358
writeRegister(0x04, 0x07); // TX - 35938368 to 35938506
delay(12); // Delay 12036 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35950405 to 35950542
writeRegister(0x00, 0xFF); // CS0 - 35950548 to 35950687
writeRegister(0x01, 0xFF); // CS1 - 35950698 to 35950839
writeRegister(0x0B, 0x1D); // RC Ack Config - 35950853 to 35950992
writeRegister(0x16, 0x10); // FIFO CTRL - 35951002 to 35951140
writeRegister(0x00, 0xFF); // CS0 - 35951150 to 35951291
writeRegister(0x01, 0xFF); // CS1 - 35951304 to 35951448
writeRegister(0x07, 0x1A); // Channel Selection - 35951460 to 35951595
writeRegister(0x0E, 0x5A); // ADDR - 35951609 to 35951745
writeRegister(0x0F, 0x00); // ADDR - 35951759 to 35951893
writeRegister(0x10, 0x5A); // ADDR - 35951907 to 35952041
writeRegister(0x11, 0x5A); // PEER - 35952055 to 35952190
writeRegister(0x12, 0x00); // PEER - 35952204 to 35952337
writeRegister(0x13, 0x5A); // PEER - 35952351 to 35952487
writeRegister(0x04, 0x02); // RX Enable - 35952500 to 35952634
writeRegister(0x02, 0x80); // Int1Msk - 35952647 to 35952781
writeRegister(0x03, 0x00); // Int2Msk - 35952791 to 35952924
writeRegister(0x00, 0xFF); // CS0 - 35952938 to 35953079
writeRegister(0x01, 0xFF); // CS1 - 35953088 to 35953229
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35966457 to 35966591
writeRegister(0x00, 0xFF); // CS0 - 35966603 to 35966744
writeRegister(0x01, 0xFF); // CS1 - 35966753 to 35966893
writeRegister(0x0B, 0x0D); // RC Ack Config - 35966907 to 35967044
writeRegister(0x08, 0x31); // Unknown - 35967056 to 35967192
writeRegister(0x0C, 0x02); // Unknown - 35967204 to 35967338
writeRegister(0x00, 0xFF); // CS0 - 35967353 to 35967494
writeRegister(0x01, 0xFF); // CS1 - 35967503 to 35967643
writeRegister(0x07, 0x1A); // Channel Selection - 35967659 to 35967798
writeRegister(0x0E, 0x5A); // ADDR - 35967812 to 35967948
writeRegister(0x0F, 0x00); // ADDR - 35967962 to 35968096
writeRegister(0x10, 0x5A); // ADDR - 35968109 to 35968244
writeRegister(0x11, 0x5A); // PEER - 35968258 to 35968393
writeRegister(0x12, 0x00); // PEER - 35968407 to 35968540
writeRegister(0x13, 0x5A); // PEER - 35968550 to 35968691
writeRegister(0x14, 0x1F); // TX Length - 35968703 to 35968840
writeRegister(0x02, 0x40); // Int1Msk - 35968853 to 35968986
writeRegister(0x03, 0x00); // Int2Msk - 35969000 to 35969133
writeRegister(0x00, 0xFF); // CS0 - 35969143 to 35969284
writeRegister(0x01, 0xFF); // CS1 - 35969297 to 35969433
writeRegister(0x16, 0xC0); // FIFO CTRL - 35969448 to 35969586
writeRegister(0x40, 0x05); // TX Buffer - 35969596 to 35969730
writeRegister(0x41, 0x09); // TX Buffer - 35969744 to 35969878
writeRegister(0x44, 0x23); // TX Buffer - 35969892 to 35970028
writeRegister(0x45, 0x01); // TX Buffer - 35970040 to 35970176
writeRegister(0x46, 0x13); // TX Buffer - 35970188 to 35970323
writeRegister(0x04, 0x07); // TX - 35970337 to 35970471
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35982518 to 35982651
writeRegister(0x00, 0xFF); // CS0 - 35982665 to 35982802
writeRegister(0x01, 0xFF); // CS1 - 35982815 to 35982956
writeRegister(0x0B, 0x1D); // RC Ack Config - 35982970 to 35983107
writeRegister(0x16, 0x10); // FIFO CTRL - 35983119 to 35983254
writeRegister(0x00, 0xFF); // CS0 - 35983267 to 35983405
writeRegister(0x01, 0xFF); // CS1 - 35983417 to 35983557
writeRegister(0x07, 0x1A); // Channel Selection - 35983573 to 35983708
writeRegister(0x0E, 0x5A); // ADDR - 35983723 to 35983862
writeRegister(0x0F, 0x00); // ADDR - 35983872 to 35984010
writeRegister(0x10, 0x5A); // ADDR - 35984020 to 35984158
writeRegister(0x11, 0x5A); // PEER - 35984169 to 35984307
writeRegister(0x12, 0x00); // PEER - 35984317 to 35984457
writeRegister(0x13, 0x5A); // PEER - 35984464 to 35984604
writeRegister(0x04, 0x02); // RX Enable - 35984614 to 35984747
writeRegister(0x02, 0x80); // Int1Msk - 35984761 to 35984894
writeRegister(0x03, 0x00); // Int2Msk - 35984908 to 35985041
writeRegister(0x00, 0xFF); // CS0 - 35985051 to 35985192
writeRegister(0x01, 0xFF); // CS1 - 35985205 to 35985349
delay(13); // Delay 13208 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 35998425 to 35998557
writeRegister(0x00, 0xFF); // CS0 - 35998568 to 35998707
writeRegister(0x01, 0xFF); // CS1 - 35998721 to 35998859
writeRegister(0x0B, 0x0D); // RC Ack Config - 35998872 to 35999014
writeRegister(0x08, 0x31); // Unknown - 35999021 to 35999162
writeRegister(0x0C, 0x02); // Unknown - 35999169 to 35999302
writeRegister(0x00, 0xFF); // CS0 - 35999318 to 35999457
writeRegister(0x01, 0xFF); // CS1 - 35999471 to 35999609
writeRegister(0x07, 0x1A); // Channel Selection - 35999623 to 35999762
writeRegister(0x0E, 0x5A); // ADDR - 35999776 to 35999912
writeRegister(0x0F, 0x00); // ADDR - 35999926 to 36000060
writeRegister(0x10, 0x5A); // ADDR - 36000074 to 36000210
writeRegister(0x11, 0x5A); // PEER - 36000222 to 36000357
writeRegister(0x12, 0x00); // PEER - 36000371 to 36000504
writeRegister(0x13, 0x5A); // PEER - 36000518 to 36000654
writeRegister(0x14, 0x1F); // TX Length - 36000668 to 36000803
writeRegister(0x02, 0x40); // Int1Msk - 36000817 to 36000950
writeRegister(0x03, 0x00); // Int2Msk - 36000964 to 36001097
writeRegister(0x00, 0xFF); // CS0 - 36001108 to 36001247
writeRegister(0x01, 0xFF); // CS1 - 36001261 to 36001405
writeRegister(0x16, 0xC0); // FIFO CTRL - 36001412 to 36001550
writeRegister(0x40, 0x05); // TX Buffer - 36001561 to 36001702
writeRegister(0x41, 0x09); // TX Buffer - 36001708 to 36001842
writeRegister(0x44, 0x23); // TX Buffer - 36001856 to 36001992
writeRegister(0x45, 0x01); // TX Buffer - 36002005 to 36002140
writeRegister(0x46, 0x13); // TX Buffer - 36002153 to 36002289
writeRegister(0x04, 0x07); // TX - 36002302 to 36002437
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36014483 to 36014615
writeRegister(0x00, 0xFF); // CS0 - 36014629 to 36014765
writeRegister(0x01, 0xFF); // CS1 - 36014779 to 36014919
writeRegister(0x0B, 0x1D); // RC Ack Config - 36014934 to 36015071
writeRegister(0x16, 0x10); // FIFO CTRL - 36015084 to 36015218
writeRegister(0x00, 0xFF); // CS0 - 36015232 to 36015371
writeRegister(0x01, 0xFF); // CS1 - 36015382 to 36015523
writeRegister(0x07, 0x1A); // Channel Selection - 36015537 to 36015676
writeRegister(0x0E, 0x5A); // ADDR - 36015687 to 36015826
writeRegister(0x0F, 0x00); // ADDR - 36015840 to 36015974
writeRegister(0x10, 0x5A); // ADDR - 36015988 to 36016123
writeRegister(0x11, 0x5A); // PEER - 36016136 to 36016273
writeRegister(0x12, 0x00); // PEER - 36016285 to 36016418
writeRegister(0x13, 0x5A); // PEER - 36016429 to 36016568
writeRegister(0x04, 0x02); // RX Enable - 36016582 to 36016715
writeRegister(0x02, 0x80); // Int1Msk - 36016725 to 36016858
writeRegister(0x03, 0x00); // Int2Msk - 36016872 to 36017005
writeRegister(0x00, 0xFF); // CS0 - 36017019 to 36017155
writeRegister(0x01, 0xFF); // CS1 - 36017169 to 36017309
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36030538 to 36030671
writeRegister(0x00, 0xFF); // CS0 - 36030685 to 36030822
writeRegister(0x01, 0xFF); // CS1 - 36030834 to 36030976
writeRegister(0x0B, 0x0D); // RC Ack Config - 36030989 to 36031125
writeRegister(0x08, 0x31); // Unknown - 36031138 to 36031273
writeRegister(0x0C, 0x02); // Unknown - 36031286 to 36031419
writeRegister(0x00, 0xFF); // CS0 - 36031435 to 36031572
writeRegister(0x01, 0xFF); // CS1 - 36031584 to 36031726
writeRegister(0x07, 0x1A); // Channel Selection - 36031740 to 36031875
writeRegister(0x0E, 0x5A); // ADDR - 36031890 to 36032029
writeRegister(0x0F, 0x00); // ADDR - 36032039 to 36032177
writeRegister(0x10, 0x5A); // ADDR - 36032187 to 36032325
writeRegister(0x11, 0x5A); // PEER - 36032336 to 36032474
writeRegister(0x12, 0x00); // PEER - 36032485 to 36032618
writeRegister(0x13, 0x5A); // PEER - 36032632 to 36032771
writeRegister(0x14, 0x1F); // TX Length - 36032781 to 36032920
writeRegister(0x02, 0x40); // Int1Msk - 36032931 to 36033070
writeRegister(0x03, 0x00); // Int2Msk - 36033078 to 36033211
writeRegister(0x00, 0xFF); // CS0 - 36033225 to 36033368
writeRegister(0x01, 0xFF); // CS1 - 36033374 to 36033516
writeRegister(0x16, 0xC0); // FIFO CTRL - 36033529 to 36033664
writeRegister(0x40, 0x05); // TX Buffer - 36033678 to 36033811
writeRegister(0x41, 0x09); // TX Buffer - 36033825 to 36033959
writeRegister(0x44, 0x23); // TX Buffer - 36033970 to 36034109
writeRegister(0x45, 0x01); // TX Buffer - 36034118 to 36034257
writeRegister(0x46, 0x13); // TX Buffer - 36034266 to 36034406
writeRegister(0x04, 0x07); // TX - 36034415 to 36034554
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36046451 to 36046584
writeRegister(0x00, 0xFF); // CS0 - 36046594 to 36046735
writeRegister(0x01, 0xFF); // CS1 - 36046748 to 36046884
writeRegister(0x0B, 0x1D); // RC Ack Config - 36046900 to 36047040
writeRegister(0x16, 0x10); // FIFO CTRL - 36047052 to 36047187
writeRegister(0x00, 0xFF); // CS0 - 36047197 to 36047338
writeRegister(0x01, 0xFF); // CS1 - 36047350 to 36047494
writeRegister(0x07, 0x1A); // Channel Selection - 36047506 to 36047641
writeRegister(0x0E, 0x5A); // ADDR - 36047656 to 36047799
writeRegister(0x0F, 0x00); // ADDR - 36047805 to 36047939
writeRegister(0x10, 0x5A); // ADDR - 36047953 to 36048088
writeRegister(0x11, 0x5A); // PEER - 36048102 to 36048243
writeRegister(0x12, 0x00); // PEER - 36048251 to 36048384
writeRegister(0x13, 0x5A); // PEER - 36048398 to 36048533
writeRegister(0x04, 0x02); // RX Enable - 36048547 to 36048680
writeRegister(0x02, 0x80); // Int1Msk - 36048694 to 36048827
writeRegister(0x03, 0x00); // Int2Msk - 36048837 to 36048971
writeRegister(0x00, 0xFF); // CS0 - 36048984 to 36049124
writeRegister(0x01, 0xFF); // CS1 - 36049134 to 36049274
delay(13); // Delay 13368 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36062509 to 36062642
writeRegister(0x00, 0xFF); // CS0 - 36062656 to 36062792
writeRegister(0x01, 0xFF); // CS1 - 36062806 to 36062947
writeRegister(0x0B, 0x0D); // RC Ack Config - 36062960 to 36063095
writeRegister(0x08, 0x31); // Unknown - 36063109 to 36063243
writeRegister(0x0C, 0x02); // Unknown - 36063257 to 36063391
writeRegister(0x00, 0xFF); // CS0 - 36063406 to 36063542
writeRegister(0x01, 0xFF); // CS1 - 36063556 to 36063697
writeRegister(0x07, 0x1A); // Channel Selection - 36063712 to 36063847
writeRegister(0x0E, 0x5A); // ADDR - 36063861 to 36064000
writeRegister(0x0F, 0x00); // ADDR - 36064011 to 36064148
writeRegister(0x10, 0x5A); // ADDR - 36064159 to 36064297
writeRegister(0x11, 0x5A); // PEER - 36064307 to 36064446
writeRegister(0x12, 0x00); // PEER - 36064456 to 36064589
writeRegister(0x13, 0x5A); // PEER - 36064603 to 36064742
writeRegister(0x14, 0x1F); // TX Length - 36064753 to 36064893
writeRegister(0x02, 0x40); // Int1Msk - 36064905 to 36065039
writeRegister(0x03, 0x00); // Int2Msk - 36065049 to 36065182
writeRegister(0x00, 0xFF); // CS0 - 36065196 to 36065340
writeRegister(0x01, 0xFF); // CS1 - 36065346 to 36065487
writeRegister(0x16, 0xC0); // FIFO CTRL - 36065501 to 36065635
writeRegister(0x40, 0x05); // TX Buffer - 36065649 to 36065784
writeRegister(0x41, 0x09); // TX Buffer - 36065797 to 36065932
writeRegister(0x44, 0x23); // TX Buffer - 36065945 to 36066079
writeRegister(0x45, 0x01); // TX Buffer - 36066093 to 36066227
writeRegister(0x46, 0x13); // TX Buffer - 36066237 to 36066376
writeRegister(0x04, 0x07); // TX - 36066390 to 36066524
delay(12); // Delay 12041 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36078433 to 36078565
writeRegister(0x00, 0xFF); // CS0 - 36078579 to 36078715
writeRegister(0x01, 0xFF); // CS1 - 36078729 to 36078870
writeRegister(0x0B, 0x1D); // RC Ack Config - 36078884 to 36079021
writeRegister(0x16, 0x10); // FIFO CTRL - 36079034 to 36079168
writeRegister(0x00, 0xFF); // CS0 - 36079182 to 36079325
writeRegister(0x01, 0xFF); // CS1 - 36079331 to 36079473
writeRegister(0x07, 0x1A); // Channel Selection - 36079487 to 36079626
writeRegister(0x0E, 0x5A); // ADDR - 36079637 to 36079776
writeRegister(0x0F, 0x00); // ADDR - 36079790 to 36079924
writeRegister(0x10, 0x5A); // ADDR - 36079938 to 36080072
writeRegister(0x11, 0x5A); // PEER - 36080086 to 36080221
writeRegister(0x12, 0x00); // PEER - 36080235 to 36080368
writeRegister(0x13, 0x5A); // PEER - 36080379 to 36080518
writeRegister(0x04, 0x02); // RX Enable - 36080532 to 36080665
writeRegister(0x02, 0x80); // Int1Msk - 36080675 to 36080808
writeRegister(0x03, 0x00); // Int2Msk - 36080822 to 36080955
writeRegister(0x00, 0xFF); // CS0 - 36080969 to 36081105
writeRegister(0x01, 0xFF); // CS1 - 36081119 to 36081259
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36094488 to 36094621
writeRegister(0x00, 0xFF); // CS0 - 36094634 to 36094772
writeRegister(0x01, 0xFF); // CS1 - 36094784 to 36094924
writeRegister(0x0B, 0x0D); // RC Ack Config - 36094935 to 36095075
writeRegister(0x08, 0x31); // Unknown - 36095088 to 36095223
writeRegister(0x0C, 0x02); // Unknown - 36095232 to 36095369
writeRegister(0x00, 0xFF); // CS0 - 36095384 to 36095522
writeRegister(0x01, 0xFF); // CS1 - 36095534 to 36095674
writeRegister(0x07, 0x1A); // Channel Selection - 36095690 to 36095825
writeRegister(0x0E, 0x5A); // ADDR - 36095840 to 36095979
writeRegister(0x0F, 0x00); // ADDR - 36095989 to 36096127
writeRegister(0x10, 0x5A); // ADDR - 36096137 to 36096275
writeRegister(0x11, 0x5A); // PEER - 36096286 to 36096424
writeRegister(0x12, 0x00); // PEER - 36096435 to 36096568
writeRegister(0x13, 0x5A); // PEER - 36096582 to 36096721
writeRegister(0x14, 0x1F); // TX Length - 36096731 to 36096870
writeRegister(0x02, 0x40); // Int1Msk - 36096880 to 36097014
writeRegister(0x03, 0x00); // Int2Msk - 36097027 to 36097161
writeRegister(0x00, 0xFF); // CS0 - 36097174 to 36097312
writeRegister(0x01, 0xFF); // CS1 - 36097324 to 36097464
writeRegister(0x16, 0xC0); // FIFO CTRL - 36097479 to 36097614
writeRegister(0x40, 0x05); // TX Buffer - 36097628 to 36097761
writeRegister(0x41, 0x09); // TX Buffer - 36097775 to 36097909
writeRegister(0x44, 0x23); // TX Buffer - 36097920 to 36098059
writeRegister(0x45, 0x01); // TX Buffer - 36098068 to 36098207
writeRegister(0x46, 0x13); // TX Buffer - 36098216 to 36098356
writeRegister(0x04, 0x07); // TX - 36098365 to 36098504
delay(12); // Delay 12175 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36110549 to 36110679
writeRegister(0x00, 0xFF); // CS0 - 36110693 to 36110832
writeRegister(0x01, 0xFF); // CS1 - 36110842 to 36110984
writeRegister(0x0B, 0x1D); // RC Ack Config - 36110998 to 36111138
writeRegister(0x16, 0x10); // FIFO CTRL - 36111147 to 36111285
writeRegister(0x00, 0xFF); // CS0 - 36111295 to 36111436
writeRegister(0x01, 0xFF); // CS1 - 36111448 to 36111585
writeRegister(0x07, 0x1A); // Channel Selection - 36111604 to 36111739
writeRegister(0x0E, 0x5A); // ADDR - 36111754 to 36111890
writeRegister(0x0F, 0x00); // ADDR - 36111903 to 36112039
writeRegister(0x10, 0x5A); // ADDR - 36112051 to 36112186
writeRegister(0x11, 0x5A); // PEER - 36112200 to 36112335
writeRegister(0x12, 0x00); // PEER - 36112349 to 36112482
writeRegister(0x13, 0x5A); // PEER - 36112496 to 36112631
writeRegister(0x04, 0x02); // RX Enable - 36112645 to 36112778
writeRegister(0x02, 0x80); // Int1Msk - 36112792 to 36112925
writeRegister(0x03, 0x00); // Int2Msk - 36112936 to 36113069
writeRegister(0x00, 0xFF); // CS0 - 36113083 to 36113226
writeRegister(0x01, 0xFF); // CS1 - 36113232 to 36113374
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36126452 to 36126585
writeRegister(0x00, 0xFF); // CS0 - 36126599 to 36126742
writeRegister(0x01, 0xFF); // CS1 - 36126749 to 36126890
writeRegister(0x0B, 0x0D); // RC Ack Config - 36126903 to 36127038
writeRegister(0x08, 0x31); // Unknown - 36127052 to 36127186
writeRegister(0x0C, 0x02); // Unknown - 36127200 to 36127334
writeRegister(0x00, 0xFF); // CS0 - 36127349 to 36127492
writeRegister(0x01, 0xFF); // CS1 - 36127499 to 36127640
writeRegister(0x07, 0x1A); // Channel Selection - 36127654 to 36127796
writeRegister(0x0E, 0x5A); // ADDR - 36127804 to 36127943
writeRegister(0x0F, 0x00); // ADDR - 36127957 to 36128091
writeRegister(0x10, 0x5A); // ADDR - 36128102 to 36128240
writeRegister(0x11, 0x5A); // PEER - 36128250 to 36128389
writeRegister(0x12, 0x00); // PEER - 36128402 to 36128536
writeRegister(0x13, 0x5A); // PEER - 36128546 to 36128685
writeRegister(0x14, 0x1F); // TX Length - 36128695 to 36128834
writeRegister(0x02, 0x40); // Int1Msk - 36128848 to 36128981
writeRegister(0x03, 0x00); // Int2Msk - 36128992 to 36129125
writeRegister(0x00, 0xFF); // CS0 - 36129139 to 36129278
writeRegister(0x01, 0xFF); // CS1 - 36129289 to 36129430
writeRegister(0x16, 0xC0); // FIFO CTRL - 36129443 to 36129578
writeRegister(0x40, 0x05); // TX Buffer - 36129592 to 36129727
writeRegister(0x41, 0x09); // TX Buffer - 36129739 to 36129875
writeRegister(0x44, 0x23); // TX Buffer - 36129887 to 36130023
writeRegister(0x45, 0x01); // TX Buffer - 36130036 to 36130171
writeRegister(0x46, 0x13); // TX Buffer - 36130184 to 36130320
writeRegister(0x04, 0x07); // TX - 36130333 to 36130468
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36142514 to 36142648
writeRegister(0x00, 0xFF); // CS0 - 36142657 to 36142796
writeRegister(0x01, 0xFF); // CS1 - 36142810 to 36142948
writeRegister(0x0B, 0x1D); // RC Ack Config - 36142962 to 36143101
writeRegister(0x16, 0x10); // FIFO CTRL - 36143115 to 36143249
writeRegister(0x00, 0xFF); // CS0 - 36143263 to 36143400
writeRegister(0x01, 0xFF); // CS1 - 36143413 to 36143554
writeRegister(0x07, 0x1A); // Channel Selection - 36143569 to 36143704
writeRegister(0x0E, 0x5A); // ADDR - 36143718 to 36143857
writeRegister(0x0F, 0x00); // ADDR - 36143868 to 36144008
writeRegister(0x10, 0x5A); // ADDR - 36144016 to 36144158
writeRegister(0x11, 0x5A); // PEER - 36144164 to 36144303
writeRegister(0x12, 0x00); // PEER - 36144313 to 36144446
writeRegister(0x13, 0x5A); // PEER - 36144460 to 36144602
writeRegister(0x04, 0x02); // RX Enable - 36144609 to 36144743
writeRegister(0x02, 0x80); // Int1Msk - 36144756 to 36144890
writeRegister(0x03, 0x00); // Int2Msk - 36144900 to 36145041
writeRegister(0x00, 0xFF); // CS0 - 36145047 to 36145188
writeRegister(0x01, 0xFF); // CS1 - 36145197 to 36145338
delay(13); // Delay 13364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36158569 to 36158702
writeRegister(0x00, 0xFF); // CS0 - 36158712 to 36158853
writeRegister(0x01, 0xFF); // CS1 - 36158866 to 36159002
writeRegister(0x0B, 0x0D); // RC Ack Config - 36159016 to 36159159
writeRegister(0x08, 0x31); // Unknown - 36159165 to 36159301
writeRegister(0x0C, 0x02); // Unknown - 36159313 to 36159447
writeRegister(0x00, 0xFF); // CS0 - 36159462 to 36159603
writeRegister(0x01, 0xFF); // CS1 - 36159616 to 36159752
writeRegister(0x07, 0x1A); // Channel Selection - 36159768 to 36159907
writeRegister(0x0E, 0x5A); // ADDR - 36159921 to 36160057
writeRegister(0x0F, 0x00); // ADDR - 36160070 to 36160205
writeRegister(0x10, 0x5A); // ADDR - 36160218 to 36160353
writeRegister(0x11, 0x5A); // PEER - 36160367 to 36160502
writeRegister(0x12, 0x00); // PEER - 36160516 to 36160649
writeRegister(0x13, 0x5A); // PEER - 36160663 to 36160800
writeRegister(0x14, 0x1F); // TX Length - 36160812 to 36160949
writeRegister(0x02, 0x40); // Int1Msk - 36160962 to 36161095
writeRegister(0x03, 0x00); // Int2Msk - 36161109 to 36161242
writeRegister(0x00, 0xFF); // CS0 - 36161252 to 36161393
writeRegister(0x01, 0xFF); // CS1 - 36161406 to 36161550
writeRegister(0x16, 0xC0); // FIFO CTRL - 36161557 to 36161695
writeRegister(0x40, 0x05); // TX Buffer - 36161705 to 36161847
writeRegister(0x41, 0x09); // TX Buffer - 36161853 to 36161987
writeRegister(0x44, 0x23); // TX Buffer - 36162001 to 36162137
writeRegister(0x45, 0x01); // TX Buffer - 36162149 to 36162285
writeRegister(0x46, 0x13); // TX Buffer - 36162297 to 36162432
writeRegister(0x04, 0x07); // TX - 36162446 to 36162580
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36174479 to 36174612
writeRegister(0x00, 0xFF); // CS0 - 36174626 to 36174763
writeRegister(0x01, 0xFF); // CS1 - 36174775 to 36174917
writeRegister(0x0B, 0x1D); // RC Ack Config - 36174931 to 36175066
writeRegister(0x16, 0x10); // FIFO CTRL - 36175080 to 36175214
writeRegister(0x00, 0xFF); // CS0 - 36175228 to 36175369
writeRegister(0x01, 0xFF); // CS1 - 36175378 to 36175518
writeRegister(0x07, 0x1A); // Channel Selection - 36175534 to 36175672
writeRegister(0x0E, 0x5A); // ADDR - 36175683 to 36175823
writeRegister(0x0F, 0x00); // ADDR - 36175836 to 36175971
writeRegister(0x10, 0x5A); // ADDR - 36175984 to 36176119
writeRegister(0x11, 0x5A); // PEER - 36176133 to 36176268
writeRegister(0x12, 0x00); // PEER - 36176282 to 36176415
writeRegister(0x13, 0x5A); // PEER - 36176425 to 36176564
writeRegister(0x04, 0x02); // RX Enable - 36176578 to 36176711
writeRegister(0x02, 0x80); // Int1Msk - 36176722 to 36176855
writeRegister(0x03, 0x00); // Int2Msk - 36176869 to 36177002
writeRegister(0x00, 0xFF); // CS0 - 36177016 to 36177153
writeRegister(0x01, 0xFF); // CS1 - 36177166 to 36177307
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36190534 to 36190667
writeRegister(0x00, 0xFF); // CS0 - 36190681 to 36190817
writeRegister(0x01, 0xFF); // CS1 - 36190831 to 36190972
writeRegister(0x0B, 0x0D); // RC Ack Config - 36190985 to 36191120
writeRegister(0x08, 0x31); // Unknown - 36191134 to 36191268
writeRegister(0x0C, 0x02); // Unknown - 36191282 to 36191416
writeRegister(0x00, 0xFF); // CS0 - 36191431 to 36191567
writeRegister(0x01, 0xFF); // CS1 - 36191581 to 36191722
writeRegister(0x07, 0x1A); // Channel Selection - 36191737 to 36191872
writeRegister(0x0E, 0x5A); // ADDR - 36191886 to 36192025
writeRegister(0x0F, 0x00); // ADDR - 36192036 to 36192173
writeRegister(0x10, 0x5A); // ADDR - 36192184 to 36192322
writeRegister(0x11, 0x5A); // PEER - 36192332 to 36192471
writeRegister(0x12, 0x00); // PEER - 36192481 to 36192614
writeRegister(0x13, 0x5A); // PEER - 36192628 to 36192767
writeRegister(0x14, 0x1F); // TX Length - 36192778 to 36192918
writeRegister(0x02, 0x40); // Int1Msk - 36192927 to 36193068
writeRegister(0x03, 0x00); // Int2Msk - 36193074 to 36193207
writeRegister(0x00, 0xFF); // CS0 - 36193221 to 36193365
writeRegister(0x01, 0xFF); // CS1 - 36193371 to 36193512
writeRegister(0x16, 0xC0); // FIFO CTRL - 36193526 to 36193660
writeRegister(0x40, 0x05); // TX Buffer - 36193674 to 36193809
writeRegister(0x41, 0x09); // TX Buffer - 36193822 to 36193957
writeRegister(0x44, 0x23); // TX Buffer - 36193966 to 36194104
writeRegister(0x45, 0x01); // TX Buffer - 36194115 to 36194252
writeRegister(0x46, 0x13); // TX Buffer - 36194263 to 36194401
writeRegister(0x04, 0x07); // TX - 36194411 to 36194549
delay(12); // Delay 12033 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36206448 to 36206582
writeRegister(0x00, 0xFF); // CS0 - 36206591 to 36206730
writeRegister(0x01, 0xFF); // CS1 - 36206744 to 36206882
writeRegister(0x0B, 0x1D); // RC Ack Config - 36206896 to 36207035
writeRegister(0x16, 0x10); // FIFO CTRL - 36207049 to 36207183
writeRegister(0x00, 0xFF); // CS0 - 36207193 to 36207334
writeRegister(0x01, 0xFF); // CS1 - 36207347 to 36207491
writeRegister(0x07, 0x1A); // Channel Selection - 36207503 to 36207638
writeRegister(0x0E, 0x5A); // ADDR - 36207652 to 36207794
writeRegister(0x0F, 0x00); // ADDR - 36207802 to 36207936
writeRegister(0x10, 0x5A); // ADDR - 36207950 to 36208084
writeRegister(0x11, 0x5A); // PEER - 36208098 to 36208241
writeRegister(0x12, 0x00); // PEER - 36208247 to 36208380
writeRegister(0x13, 0x5A); // PEER - 36208394 to 36208530
writeRegister(0x04, 0x02); // RX Enable - 36208543 to 36208677
writeRegister(0x02, 0x80); // Int1Msk - 36208690 to 36208824
writeRegister(0x03, 0x00); // Int2Msk - 36208834 to 36208967
writeRegister(0x00, 0xFF); // CS0 - 36208981 to 36209122
writeRegister(0x01, 0xFF); // CS1 - 36209131 to 36209272
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36222503 to 36222634
writeRegister(0x00, 0xFF); // CS0 - 36222646 to 36222787
writeRegister(0x01, 0xFF); // CS1 - 36222796 to 36222936
writeRegister(0x0B, 0x0D); // RC Ack Config - 36222950 to 36223087
writeRegister(0x08, 0x31); // Unknown - 36223099 to 36223235
writeRegister(0x0C, 0x02); // Unknown - 36223247 to 36223381
writeRegister(0x00, 0xFF); // CS0 - 36223396 to 36223537
writeRegister(0x01, 0xFF); // CS1 - 36223546 to 36223686
writeRegister(0x07, 0x1A); // Channel Selection - 36223702 to 36223841
writeRegister(0x0E, 0x5A); // ADDR - 36223855 to 36223991
writeRegister(0x0F, 0x00); // ADDR - 36224005 to 36224139
writeRegister(0x10, 0x5A); // ADDR - 36224152 to 36224287
writeRegister(0x11, 0x5A); // PEER - 36224301 to 36224436
writeRegister(0x12, 0x00); // PEER - 36224450 to 36224583
writeRegister(0x13, 0x5A); // PEER - 36224593 to 36224734
writeRegister(0x14, 0x1F); // TX Length - 36224746 to 36224883
writeRegister(0x02, 0x40); // Int1Msk - 36224896 to 36225029
writeRegister(0x03, 0x00); // Int2Msk - 36225043 to 36225176
writeRegister(0x00, 0xFF); // CS0 - 36225186 to 36225327
writeRegister(0x01, 0xFF); // CS1 - 36225340 to 36225476
writeRegister(0x16, 0xC0); // FIFO CTRL - 36225491 to 36225629
writeRegister(0x40, 0x05); // TX Buffer - 36225639 to 36225773
writeRegister(0x41, 0x09); // TX Buffer - 36225787 to 36225921
writeRegister(0x44, 0x23); // TX Buffer - 36225935 to 36226071
writeRegister(0x45, 0x01); // TX Buffer - 36226083 to 36226219
writeRegister(0x46, 0x13); // TX Buffer - 36226231 to 36226366
writeRegister(0x04, 0x07); // TX - 36226380 to 36226514
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36238561 to 36238694
writeRegister(0x00, 0xFF); // CS0 - 36238708 to 36238845
writeRegister(0x01, 0xFF); // CS1 - 36238858 to 36238999
writeRegister(0x0B, 0x1D); // RC Ack Config - 36239013 to 36239150
writeRegister(0x16, 0x10); // FIFO CTRL - 36239162 to 36239297
writeRegister(0x00, 0xFF); // CS0 - 36239310 to 36239454
writeRegister(0x01, 0xFF); // CS1 - 36239460 to 36239600
writeRegister(0x07, 0x1A); // Channel Selection - 36239616 to 36239759
writeRegister(0x0E, 0x5A); // ADDR - 36239766 to 36239905
writeRegister(0x0F, 0x00); // ADDR - 36239919 to 36240053
writeRegister(0x10, 0x5A); // ADDR - 36240063 to 36240201
writeRegister(0x11, 0x5A); // PEER - 36240212 to 36240350
writeRegister(0x12, 0x00); // PEER - 36240364 to 36240497
writeRegister(0x13, 0x5A); // PEER - 36240507 to 36240647
writeRegister(0x04, 0x02); // RX Enable - 36240657 to 36240790
writeRegister(0x02, 0x80); // Int1Msk - 36240804 to 36240937
writeRegister(0x03, 0x00); // Int2Msk - 36240951 to 36241084
writeRegister(0x00, 0xFF); // CS0 - 36241094 to 36241235
writeRegister(0x01, 0xFF); // CS1 - 36241248 to 36241392
delay(13); // Delay 13208 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36254468 to 36254600
writeRegister(0x00, 0xFF); // CS0 - 36254611 to 36254750
writeRegister(0x01, 0xFF); // CS1 - 36254764 to 36254902
writeRegister(0x0B, 0x0D); // RC Ack Config - 36254915 to 36255053
writeRegister(0x08, 0x31); // Unknown - 36255064 to 36255205
writeRegister(0x0C, 0x02); // Unknown - 36255212 to 36255345
writeRegister(0x00, 0xFF); // CS0 - 36255361 to 36255500
writeRegister(0x01, 0xFF); // CS1 - 36255514 to 36255652
writeRegister(0x07, 0x1A); // Channel Selection - 36255670 to 36255805
writeRegister(0x0E, 0x5A); // ADDR - 36255819 to 36255955
writeRegister(0x0F, 0x00); // ADDR - 36255969 to 36256103
writeRegister(0x10, 0x5A); // ADDR - 36256117 to 36256253
writeRegister(0x11, 0x5A); // PEER - 36256265 to 36256400
writeRegister(0x12, 0x00); // PEER - 36256414 to 36256547
writeRegister(0x13, 0x5A); // PEER - 36256561 to 36256697
writeRegister(0x14, 0x1F); // TX Length - 36256711 to 36256854
writeRegister(0x02, 0x40); // Int1Msk - 36256860 to 36256993
writeRegister(0x03, 0x00); // Int2Msk - 36257007 to 36257140
writeRegister(0x00, 0xFF); // CS0 - 36257151 to 36257290
writeRegister(0x01, 0xFF); // CS1 - 36257304 to 36257448
writeRegister(0x16, 0xC0); // FIFO CTRL - 36257455 to 36257593
writeRegister(0x40, 0x05); // TX Buffer - 36257604 to 36257745
writeRegister(0x41, 0x09); // TX Buffer - 36257751 to 36257893
writeRegister(0x44, 0x23); // TX Buffer - 36257899 to 36258041
writeRegister(0x45, 0x01); // TX Buffer - 36258048 to 36258183
writeRegister(0x46, 0x13); // TX Buffer - 36258196 to 36258338
writeRegister(0x04, 0x07); // TX - 36258345 to 36258480
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36270526 to 36270658
writeRegister(0x00, 0xFF); // CS0 - 36270672 to 36270816
writeRegister(0x01, 0xFF); // CS1 - 36270822 to 36270962
writeRegister(0x0B, 0x1D); // RC Ack Config - 36270977 to 36271120
writeRegister(0x16, 0x10); // FIFO CTRL - 36271127 to 36271261
writeRegister(0x00, 0xFF); // CS0 - 36271275 to 36271414
writeRegister(0x01, 0xFF); // CS1 - 36271425 to 36271566
writeRegister(0x07, 0x1A); // Channel Selection - 36271580 to 36271719
writeRegister(0x0E, 0x5A); // ADDR - 36271733 to 36271869
writeRegister(0x0F, 0x00); // ADDR - 36271883 to 36272017
writeRegister(0x10, 0x5A); // ADDR - 36272031 to 36272166
writeRegister(0x11, 0x5A); // PEER - 36272179 to 36272316
writeRegister(0x12, 0x00); // PEER - 36272328 to 36272461
writeRegister(0x13, 0x5A); // PEER - 36272472 to 36272611
writeRegister(0x04, 0x02); // RX Enable - 36272625 to 36272758
writeRegister(0x02, 0x80); // Int1Msk - 36272768 to 36272901
writeRegister(0x03, 0x00); // Int2Msk - 36272915 to 36273048
writeRegister(0x00, 0xFF); // CS0 - 36273062 to 36273198
writeRegister(0x01, 0xFF); // CS1 - 36273212 to 36273352
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36286432 to 36286565
writeRegister(0x00, 0xFF); // CS0 - 36286578 to 36286716
writeRegister(0x01, 0xFF); // CS1 - 36286728 to 36286868
writeRegister(0x0B, 0x0D); // RC Ack Config - 36286879 to 36287019
writeRegister(0x08, 0x31); // Unknown - 36287031 to 36287167
writeRegister(0x0C, 0x02); // Unknown - 36287176 to 36287313
writeRegister(0x00, 0xFF); // CS0 - 36287328 to 36287466
writeRegister(0x01, 0xFF); // CS1 - 36287478 to 36287618
writeRegister(0x07, 0x1A); // Channel Selection - 36287634 to 36287769
writeRegister(0x0E, 0x5A); // ADDR - 36287784 to 36287923
writeRegister(0x0F, 0x00); // ADDR - 36287933 to 36288075
writeRegister(0x10, 0x5A); // ADDR - 36288081 to 36288222
writeRegister(0x11, 0x5A); // PEER - 36288230 to 36288368
writeRegister(0x12, 0x00); // PEER - 36288379 to 36288512
writeRegister(0x13, 0x5A); // PEER - 36288526 to 36288669
writeRegister(0x14, 0x1F); // TX Length - 36288675 to 36288815
writeRegister(0x02, 0x40); // Int1Msk - 36288824 to 36288958
writeRegister(0x03, 0x00); // Int2Msk - 36288971 to 36289105
writeRegister(0x00, 0xFF); // CS0 - 36289118 to 36289256
writeRegister(0x01, 0xFF); // CS1 - 36289268 to 36289408
writeRegister(0x16, 0xC0); // FIFO CTRL - 36289423 to 36289558
writeRegister(0x40, 0x05); // TX Buffer - 36289571 to 36289705
writeRegister(0x41, 0x09); // TX Buffer - 36289716 to 36289853
writeRegister(0x44, 0x23); // TX Buffer - 36289863 to 36290003
writeRegister(0x45, 0x01); // TX Buffer - 36290012 to 36290154
writeRegister(0x46, 0x13); // TX Buffer - 36290160 to 36290300
writeRegister(0x04, 0x07); // TX - 36290309 to 36290449
delay(12); // Delay 12174 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36302490 to 36302623
writeRegister(0x00, 0xFF); // CS0 - 36302636 to 36302777
writeRegister(0x01, 0xFF); // CS1 - 36302786 to 36302926
writeRegister(0x0B, 0x1D); // RC Ack Config - 36302942 to 36303082
writeRegister(0x16, 0x10); // FIFO CTRL - 36303091 to 36303229
writeRegister(0x00, 0xFF); // CS0 - 36303239 to 36303380
writeRegister(0x01, 0xFF); // CS1 - 36303392 to 36303530
writeRegister(0x07, 0x1A); // Channel Selection - 36303545 to 36303683
writeRegister(0x0E, 0x5A); // ADDR - 36303698 to 36303833
writeRegister(0x0F, 0x00); // ADDR - 36303847 to 36303981
writeRegister(0x10, 0x5A); // ADDR - 36303995 to 36304130
writeRegister(0x11, 0x5A); // PEER - 36304144 to 36304279
writeRegister(0x12, 0x00); // PEER - 36304293 to 36304426
writeRegister(0x13, 0x5A); // PEER - 36304440 to 36304575
writeRegister(0x04, 0x02); // RX Enable - 36304589 to 36304722
writeRegister(0x02, 0x80); // Int1Msk - 36304736 to 36304869
writeRegister(0x03, 0x00); // Int2Msk - 36304880 to 36305013
writeRegister(0x00, 0xFF); // CS0 - 36305027 to 36305170
writeRegister(0x01, 0xFF); // CS1 - 36305176 to 36305318
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36318545 to 36318678
writeRegister(0x00, 0xFF); // CS0 - 36318692 to 36318835
writeRegister(0x01, 0xFF); // CS1 - 36318842 to 36318983
writeRegister(0x0B, 0x0D); // RC Ack Config - 36318996 to 36319131
writeRegister(0x08, 0x31); // Unknown - 36319145 to 36319279
writeRegister(0x0C, 0x02); // Unknown - 36319293 to 36319427
writeRegister(0x00, 0xFF); // CS0 - 36319442 to 36319586
writeRegister(0x01, 0xFF); // CS1 - 36319592 to 36319733
writeRegister(0x07, 0x1A); // Channel Selection - 36319748 to 36319886
writeRegister(0x0E, 0x5A); // ADDR - 36319897 to 36320036
writeRegister(0x0F, 0x00); // ADDR - 36320050 to 36320184
writeRegister(0x10, 0x5A); // ADDR - 36320198 to 36320333
writeRegister(0x11, 0x5A); // PEER - 36320347 to 36320482
writeRegister(0x12, 0x00); // PEER - 36320495 to 36320629
writeRegister(0x13, 0x5A); // PEER - 36320639 to 36320778
writeRegister(0x14, 0x1F); // TX Length - 36320792 to 36320929
writeRegister(0x02, 0x40); // Int1Msk - 36320941 to 36321076
writeRegister(0x03, 0x00); // Int2Msk - 36321085 to 36321218
writeRegister(0x00, 0xFF); // CS0 - 36321232 to 36321371
writeRegister(0x01, 0xFF); // CS1 - 36321382 to 36321523
writeRegister(0x16, 0xC0); // FIFO CTRL - 36321537 to 36321671
writeRegister(0x40, 0x05); // TX Buffer - 36321685 to 36321820
writeRegister(0x41, 0x09); // TX Buffer - 36321832 to 36321968
writeRegister(0x44, 0x23); // TX Buffer - 36321980 to 36322115
writeRegister(0x45, 0x01); // TX Buffer - 36322129 to 36322263
writeRegister(0x46, 0x13); // TX Buffer - 36322277 to 36322413
writeRegister(0x04, 0x07); // TX - 36322426 to 36322561
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36334459 to 36334591
writeRegister(0x00, 0xFF); // CS0 - 36334602 to 36334741
writeRegister(0x01, 0xFF); // CS1 - 36334755 to 36334899
writeRegister(0x0B, 0x1D); // RC Ack Config - 36334910 to 36335046
writeRegister(0x16, 0x10); // FIFO CTRL - 36335060 to 36335194
writeRegister(0x00, 0xFF); // CS0 - 36335208 to 36335345
writeRegister(0x01, 0xFF); // CS1 - 36335358 to 36335499
writeRegister(0x07, 0x1A); // Channel Selection - 36335513 to 36335649
writeRegister(0x0E, 0x5A); // ADDR - 36335663 to 36335802
writeRegister(0x0F, 0x00); // ADDR - 36335813 to 36335950
writeRegister(0x10, 0x5A); // ADDR - 36335960 to 36336099
writeRegister(0x11, 0x5A); // PEER - 36336109 to 36336249
writeRegister(0x12, 0x00); // PEER - 36336258 to 36336391
writeRegister(0x13, 0x5A); // PEER - 36336405 to 36336544
writeRegister(0x04, 0x02); // RX Enable - 36336554 to 36336689
writeRegister(0x02, 0x80); // Int1Msk - 36336701 to 36336836
writeRegister(0x03, 0x00); // Int2Msk - 36336848 to 36336981
writeRegister(0x00, 0xFF); // CS0 - 36336992 to 36337131
writeRegister(0x01, 0xFF); // CS1 - 36337145 to 36337283
delay(13); // Delay 13364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36350514 to 36350647
writeRegister(0x00, 0xFF); // CS0 - 36350657 to 36350798
writeRegister(0x01, 0xFF); // CS1 - 36350810 to 36350955
writeRegister(0x0B, 0x0D); // RC Ack Config - 36350961 to 36351101
writeRegister(0x08, 0x31); // Unknown - 36351110 to 36351252
writeRegister(0x0C, 0x02); // Unknown - 36351258 to 36351392
writeRegister(0x00, 0xFF); // CS0 - 36351407 to 36351548
writeRegister(0x01, 0xFF); // CS1 - 36351561 to 36351705
writeRegister(0x07, 0x1A); // Channel Selection - 36351716 to 36351853
writeRegister(0x0E, 0x5A); // ADDR - 36351866 to 36352002
writeRegister(0x0F, 0x00); // ADDR - 36352015 to 36352150
writeRegister(0x10, 0x5A); // ADDR - 36352163 to 36352298
writeRegister(0x11, 0x5A); // PEER - 36352312 to 36352447
writeRegister(0x12, 0x00); // PEER - 36352461 to 36352594
writeRegister(0x13, 0x5A); // PEER - 36352608 to 36352743
writeRegister(0x14, 0x1F); // TX Length - 36352757 to 36352900
writeRegister(0x02, 0x40); // Int1Msk - 36352907 to 36353040
writeRegister(0x03, 0x00); // Int2Msk - 36353054 to 36353187
writeRegister(0x00, 0xFF); // CS0 - 36353201 to 36353338
writeRegister(0x01, 0xFF); // CS1 - 36353350 to 36353492
writeRegister(0x16, 0xC0); // FIFO CTRL - 36353505 to 36353640
writeRegister(0x40, 0x05); // TX Buffer - 36353654 to 36353787
writeRegister(0x41, 0x09); // TX Buffer - 36353798 to 36353939
writeRegister(0x44, 0x23); // TX Buffer - 36353946 to 36354088
writeRegister(0x45, 0x01); // TX Buffer - 36354094 to 36354228
writeRegister(0x46, 0x13); // TX Buffer - 36354242 to 36354385
writeRegister(0x04, 0x07); // TX - 36354391 to 36354525
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36366572 to 36366705
writeRegister(0x00, 0xFF); // CS0 - 36366719 to 36366862
writeRegister(0x01, 0xFF); // CS1 - 36366869 to 36367010
writeRegister(0x0B, 0x1D); // RC Ack Config - 36367024 to 36367167
writeRegister(0x16, 0x10); // FIFO CTRL - 36367173 to 36367309
writeRegister(0x00, 0xFF); // CS0 - 36367321 to 36367462
writeRegister(0x01, 0xFF); // CS1 - 36367471 to 36367611
writeRegister(0x07, 0x1A); // Channel Selection - 36367627 to 36367767
writeRegister(0x0E, 0x5A); // ADDR - 36367780 to 36367916
writeRegister(0x0F, 0x00); // ADDR - 36367929 to 36368064
writeRegister(0x10, 0x5A); // ADDR - 36368077 to 36368212
writeRegister(0x11, 0x5A); // PEER - 36368226 to 36368361
writeRegister(0x12, 0x00); // PEER - 36368375 to 36368508
writeRegister(0x13, 0x5A); // PEER - 36368518 to 36368657
writeRegister(0x04, 0x02); // RX Enable - 36368671 to 36368804
writeRegister(0x02, 0x80); // Int1Msk - 36368815 to 36368948
writeRegister(0x03, 0x00); // Int2Msk - 36368962 to 36369095
writeRegister(0x00, 0xFF); // CS0 - 36369109 to 36369246
writeRegister(0x01, 0xFF); // CS1 - 36369259 to 36369400
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36382478 to 36382611
writeRegister(0x00, 0xFF); // CS0 - 36382625 to 36382761
writeRegister(0x01, 0xFF); // CS1 - 36382775 to 36382916
writeRegister(0x0B, 0x0D); // RC Ack Config - 36382926 to 36383064
writeRegister(0x08, 0x31); // Unknown - 36383078 to 36383212
writeRegister(0x0C, 0x02); // Unknown - 36383223 to 36383360
writeRegister(0x00, 0xFF); // CS0 - 36383375 to 36383511
writeRegister(0x01, 0xFF); // CS1 - 36383525 to 36383666
writeRegister(0x07, 0x1A); // Channel Selection - 36383681 to 36383816
writeRegister(0x0E, 0x5A); // ADDR - 36383830 to 36383969
writeRegister(0x0F, 0x00); // ADDR - 36383980 to 36384117
writeRegister(0x10, 0x5A); // ADDR - 36384128 to 36384266
writeRegister(0x11, 0x5A); // PEER - 36384276 to 36384415
writeRegister(0x12, 0x00); // PEER - 36384425 to 36384558
writeRegister(0x13, 0x5A); // PEER - 36384572 to 36384711
writeRegister(0x14, 0x1F); // TX Length - 36384721 to 36384862
writeRegister(0x02, 0x40); // Int1Msk - 36384871 to 36385004
writeRegister(0x03, 0x00); // Int2Msk - 36385018 to 36385151
writeRegister(0x00, 0xFF); // CS0 - 36385165 to 36385301
writeRegister(0x01, 0xFF); // CS1 - 36385315 to 36385456
writeRegister(0x16, 0xC0); // FIFO CTRL - 36385470 to 36385604
writeRegister(0x40, 0x05); // TX Buffer - 36385618 to 36385753
writeRegister(0x41, 0x09); // TX Buffer - 36385766 to 36385901
writeRegister(0x44, 0x23); // TX Buffer - 36385910 to 36386048
writeRegister(0x45, 0x01); // TX Buffer - 36386058 to 36386196
writeRegister(0x46, 0x13); // TX Buffer - 36386206 to 36386345
writeRegister(0x04, 0x07); // TX - 36386355 to 36386494
delay(12); // Delay 12175 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36398540 to 36398669
writeRegister(0x00, 0xFF); // CS0 - 36398683 to 36398824
writeRegister(0x01, 0xFF); // CS1 - 36398833 to 36398974
writeRegister(0x0B, 0x1D); // RC Ack Config - 36398988 to 36399127
writeRegister(0x16, 0x10); // FIFO CTRL - 36399138 to 36399275
writeRegister(0x00, 0xFF); // CS0 - 36399286 to 36399425
writeRegister(0x01, 0xFF); // CS1 - 36399439 to 36399577
writeRegister(0x07, 0x1A); // Channel Selection - 36399595 to 36399730
writeRegister(0x0E, 0x5A); // ADDR - 36399744 to 36399880
writeRegister(0x0F, 0x00); // ADDR - 36399894 to 36400028
writeRegister(0x10, 0x5A); // ADDR - 36400042 to 36400176
writeRegister(0x11, 0x5A); // PEER - 36400190 to 36400325
writeRegister(0x12, 0x00); // PEER - 36400339 to 36400472
writeRegister(0x13, 0x5A); // PEER - 36400486 to 36400622
writeRegister(0x04, 0x02); // RX Enable - 36400636 to 36400769
writeRegister(0x02, 0x80); // Int1Msk - 36400783 to 36400916
writeRegister(0x03, 0x00); // Int2Msk - 36400926 to 36401059
writeRegister(0x00, 0xFF); // CS0 - 36401073 to 36401217
writeRegister(0x01, 0xFF); // CS1 - 36401223 to 36401363
delay(13); // Delay 13212 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36414443 to 36414575
writeRegister(0x00, 0xFF); // CS0 - 36414589 to 36414733
writeRegister(0x01, 0xFF); // CS1 - 36414739 to 36414879
writeRegister(0x0B, 0x0D); // RC Ack Config - 36414893 to 36415030
writeRegister(0x08, 0x31); // Unknown - 36415042 to 36415178
writeRegister(0x0C, 0x02); // Unknown - 36415190 to 36415324
writeRegister(0x00, 0xFF); // CS0 - 36415339 to 36415483
writeRegister(0x01, 0xFF); // CS1 - 36415489 to 36415629
writeRegister(0x07, 0x1A); // Channel Selection - 36415645 to 36415788
writeRegister(0x0E, 0x5A); // ADDR - 36415795 to 36415934
writeRegister(0x0F, 0x00); // ADDR - 36415947 to 36416082
writeRegister(0x10, 0x5A); // ADDR - 36416092 to 36416230
writeRegister(0x11, 0x5A); // PEER - 36416240 to 36416379
writeRegister(0x12, 0x00); // PEER - 36416393 to 36416526
writeRegister(0x13, 0x5A); // PEER - 36416536 to 36416675
writeRegister(0x14, 0x1F); // TX Length - 36416686 to 36416826
writeRegister(0x02, 0x40); // Int1Msk - 36416839 to 36416972
writeRegister(0x03, 0x00); // Int2Msk - 36416982 to 36417115
writeRegister(0x00, 0xFF); // CS0 - 36417129 to 36417270
writeRegister(0x01, 0xFF); // CS1 - 36417279 to 36417419
writeRegister(0x16, 0xC0); // FIFO CTRL - 36417434 to 36417569
writeRegister(0x40, 0x05); // TX Buffer - 36417582 to 36417716
writeRegister(0x41, 0x09); // TX Buffer - 36417730 to 36417864
writeRegister(0x44, 0x23); // TX Buffer - 36417878 to 36418014
writeRegister(0x45, 0x01); // TX Buffer - 36418026 to 36418160
writeRegister(0x46, 0x13); // TX Buffer - 36418174 to 36418309
writeRegister(0x04, 0x07); // TX - 36418323 to 36418457
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36430504 to 36430637
writeRegister(0x00, 0xFF); // CS0 - 36430647 to 36430788
writeRegister(0x01, 0xFF); // CS1 - 36430801 to 36430937
writeRegister(0x0B, 0x1D); // RC Ack Config - 36430953 to 36431093
writeRegister(0x16, 0x10); // FIFO CTRL - 36431105 to 36431240
writeRegister(0x00, 0xFF); // CS0 - 36431253 to 36431389
writeRegister(0x01, 0xFF); // CS1 - 36431403 to 36431543
writeRegister(0x07, 0x1A); // Channel Selection - 36431559 to 36431694
writeRegister(0x0E, 0x5A); // ADDR - 36431709 to 36431848
writeRegister(0x0F, 0x00); // ADDR - 36431858 to 36432000
writeRegister(0x10, 0x5A); // ADDR - 36432006 to 36432147
writeRegister(0x11, 0x5A); // PEER - 36432155 to 36432293
writeRegister(0x12, 0x00); // PEER - 36432303 to 36432437
writeRegister(0x13, 0x5A); // PEER - 36432450 to 36432594
writeRegister(0x04, 0x02); // RX Enable - 36432600 to 36432733
writeRegister(0x02, 0x80); // Int1Msk - 36432747 to 36432880
writeRegister(0x03, 0x00); // Int2Msk - 36432890 to 36433030
writeRegister(0x00, 0xFF); // CS0 - 36433037 to 36433178
writeRegister(0x01, 0xFF); // CS1 - 36433187 to 36433327
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36446560 to 36446692
writeRegister(0x00, 0xFF); // CS0 - 36446703 to 36446842
writeRegister(0x01, 0xFF); // CS1 - 36446856 to 36446994
writeRegister(0x0B, 0x0D); // RC Ack Config - 36447007 to 36447150
writeRegister(0x08, 0x31); // Unknown - 36447156 to 36447290
writeRegister(0x0C, 0x02); // Unknown - 36447304 to 36447438
writeRegister(0x00, 0xFF); // CS0 - 36447453 to 36447592
writeRegister(0x01, 0xFF); // CS1 - 36447606 to 36447744
writeRegister(0x07, 0x1A); // Channel Selection - 36447758 to 36447897
writeRegister(0x0E, 0x5A); // ADDR - 36447912 to 36448047
writeRegister(0x0F, 0x00); // ADDR - 36448061 to 36448195
writeRegister(0x10, 0x5A); // ADDR - 36448209 to 36448344
writeRegister(0x11, 0x5A); // PEER - 36448357 to 36448493
writeRegister(0x12, 0x00); // PEER - 36448506 to 36448640
writeRegister(0x13, 0x5A); // PEER - 36448653 to 36448789
writeRegister(0x14, 0x1F); // TX Length - 36448803 to 36448938
writeRegister(0x02, 0x40); // Int1Msk - 36448952 to 36449085
writeRegister(0x03, 0x00); // Int2Msk - 36449099 to 36449232
writeRegister(0x00, 0xFF); // CS0 - 36449243 to 36449382
writeRegister(0x01, 0xFF); // CS1 - 36449396 to 36449540
writeRegister(0x16, 0xC0); // FIFO CTRL - 36449547 to 36449687
writeRegister(0x40, 0x05); // TX Buffer - 36449696 to 36449837
writeRegister(0x41, 0x09); // TX Buffer - 36449843 to 36449979
writeRegister(0x44, 0x23); // TX Buffer - 36449991 to 36450127
writeRegister(0x45, 0x01); // TX Buffer - 36450140 to 36450275
writeRegister(0x46, 0x13); // TX Buffer - 36450288 to 36450424
writeRegister(0x04, 0x07); // TX - 36450437 to 36450572
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36462470 to 36462602
writeRegister(0x00, 0xFF); // CS0 - 36462616 to 36462752
writeRegister(0x01, 0xFF); // CS1 - 36462766 to 36462907
writeRegister(0x0B, 0x1D); // RC Ack Config - 36462921 to 36463058
writeRegister(0x16, 0x10); // FIFO CTRL - 36463071 to 36463205
writeRegister(0x00, 0xFF); // CS0 - 36463219 to 36463358
writeRegister(0x01, 0xFF); // CS1 - 36463369 to 36463510
writeRegister(0x07, 0x1A); // Channel Selection - 36463524 to 36463663
writeRegister(0x0E, 0x5A); // ADDR - 36463674 to 36463813
writeRegister(0x0F, 0x00); // ADDR - 36463827 to 36463961
writeRegister(0x10, 0x5A); // ADDR - 36463975 to 36464109
writeRegister(0x11, 0x5A); // PEER - 36464123 to 36464258
writeRegister(0x12, 0x00); // PEER - 36464272 to 36464405
writeRegister(0x13, 0x5A); // PEER - 36464416 to 36464555
writeRegister(0x04, 0x02); // RX Enable - 36464569 to 36464702
writeRegister(0x02, 0x80); // Int1Msk - 36464712 to 36464845
writeRegister(0x03, 0x00); // Int2Msk - 36464859 to 36464992
writeRegister(0x00, 0xFF); // CS0 - 36465006 to 36465142
writeRegister(0x01, 0xFF); // CS1 - 36465156 to 36465296
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36478525 to 36478658
writeRegister(0x00, 0xFF); // CS0 - 36478671 to 36478809
writeRegister(0x01, 0xFF); // CS1 - 36478821 to 36478961
writeRegister(0x0B, 0x0D); // RC Ack Config - 36478976 to 36479112
writeRegister(0x08, 0x31); // Unknown - 36479125 to 36479260
writeRegister(0x0C, 0x02); // Unknown - 36479273 to 36479406
writeRegister(0x00, 0xFF); // CS0 - 36479422 to 36479559
writeRegister(0x01, 0xFF); // CS1 - 36479571 to 36479713
writeRegister(0x07, 0x1A); // Channel Selection - 36479727 to 36479862
writeRegister(0x0E, 0x5A); // ADDR - 36479877 to 36480016
writeRegister(0x0F, 0x00); // ADDR - 36480026 to 36480164
writeRegister(0x10, 0x5A); // ADDR - 36480174 to 36480312
writeRegister(0x11, 0x5A); // PEER - 36480323 to 36480461
writeRegister(0x12, 0x00); // PEER - 36480472 to 36480605
writeRegister(0x13, 0x5A); // PEER - 36480619 to 36480758
writeRegister(0x14, 0x1F); // TX Length - 36480768 to 36480907
writeRegister(0x02, 0x40); // Int1Msk - 36480917 to 36481057
writeRegister(0x03, 0x00); // Int2Msk - 36481064 to 36481198
writeRegister(0x00, 0xFF); // CS0 - 36481211 to 36481355
writeRegister(0x01, 0xFF); // CS1 - 36481361 to 36481501
writeRegister(0x16, 0xC0); // FIFO CTRL - 36481516 to 36481651
writeRegister(0x40, 0x05); // TX Buffer - 36481665 to 36481798
writeRegister(0x41, 0x09); // TX Buffer - 36481812 to 36481946
writeRegister(0x44, 0x23); // TX Buffer - 36481957 to 36482096
writeRegister(0x45, 0x01); // TX Buffer - 36482105 to 36482244
writeRegister(0x46, 0x13); // TX Buffer - 36482253 to 36482393
writeRegister(0x04, 0x07); // TX - 36482402 to 36482541
delay(12); // Delay 12181 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36494586 to 36494722
writeRegister(0x00, 0xFF); // CS0 - 36494730 to 36494869
writeRegister(0x01, 0xFF); // CS1 - 36494879 to 36495021
writeRegister(0x0B, 0x1D); // RC Ack Config - 36495035 to 36495175
writeRegister(0x16, 0x10); // FIFO CTRL - 36495184 to 36495322
writeRegister(0x00, 0xFF); // CS0 - 36495332 to 36495473
writeRegister(0x01, 0xFF); // CS1 - 36495485 to 36495630
writeRegister(0x07, 0x1A); // Channel Selection - 36495641 to 36495776
writeRegister(0x0E, 0x5A); // ADDR - 36495791 to 36495927
writeRegister(0x0F, 0x00); // ADDR - 36495940 to 36496076
writeRegister(0x10, 0x5A); // ADDR - 36496088 to 36496223
writeRegister(0x11, 0x5A); // PEER - 36496237 to 36496372
writeRegister(0x12, 0x00); // PEER - 36496386 to 36496519
writeRegister(0x13, 0x5A); // PEER - 36496533 to 36496668
writeRegister(0x04, 0x02); // RX Enable - 36496682 to 36496815
writeRegister(0x02, 0x80); // Int1Msk - 36496829 to 36496962
writeRegister(0x03, 0x00); // Int2Msk - 36496973 to 36497106
writeRegister(0x00, 0xFF); // CS0 - 36497120 to 36497259
writeRegister(0x01, 0xFF); // CS1 - 36497270 to 36497411
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36510489 to 36510622
writeRegister(0x00, 0xFF); // CS0 - 36510636 to 36510779
writeRegister(0x01, 0xFF); // CS1 - 36510786 to 36510927
writeRegister(0x0B, 0x0D); // RC Ack Config - 36510940 to 36511075
writeRegister(0x08, 0x31); // Unknown - 36511089 to 36511223
writeRegister(0x0C, 0x02); // Unknown - 36511237 to 36511371
writeRegister(0x00, 0xFF); // CS0 - 36511386 to 36511529
writeRegister(0x01, 0xFF); // CS1 - 36511536 to 36511677
writeRegister(0x07, 0x1A); // Channel Selection - 36511692 to 36511830
writeRegister(0x0E, 0x5A); // ADDR - 36511841 to 36511980
writeRegister(0x0F, 0x00); // ADDR - 36511994 to 36512128
writeRegister(0x10, 0x5A); // ADDR - 36512139 to 36512277
writeRegister(0x11, 0x5A); // PEER - 36512287 to 36512426
writeRegister(0x12, 0x00); // PEER - 36512439 to 36512573
writeRegister(0x13, 0x5A); // PEER - 36512583 to 36512722
writeRegister(0x14, 0x1F); // TX Length - 36512732 to 36512871
writeRegister(0x02, 0x40); // Int1Msk - 36512885 to 36513018
writeRegister(0x03, 0x00); // Int2Msk - 36513029 to 36513162
writeRegister(0x00, 0xFF); // CS0 - 36513176 to 36513315
writeRegister(0x01, 0xFF); // CS1 - 36513326 to 36513467
writeRegister(0x16, 0xC0); // FIFO CTRL - 36513480 to 36513615
writeRegister(0x40, 0x05); // TX Buffer - 36513629 to 36513764
writeRegister(0x41, 0x09); // TX Buffer - 36513776 to 36513912
writeRegister(0x44, 0x23); // TX Buffer - 36513924 to 36514059
writeRegister(0x45, 0x01); // TX Buffer - 36514073 to 36514208
writeRegister(0x46, 0x13); // TX Buffer - 36514221 to 36514357
writeRegister(0x04, 0x07); // TX - 36514370 to 36514505
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36526551 to 36526685
writeRegister(0x00, 0xFF); // CS0 - 36526694 to 36526833
writeRegister(0x01, 0xFF); // CS1 - 36526847 to 36526991
writeRegister(0x0B, 0x1D); // RC Ack Config - 36526999 to 36527138
writeRegister(0x16, 0x10); // FIFO CTRL - 36527152 to 36527286
writeRegister(0x00, 0xFF); // CS0 - 36527300 to 36527436
writeRegister(0x01, 0xFF); // CS1 - 36527450 to 36527591
writeRegister(0x07, 0x1A); // Channel Selection - 36527606 to 36527741
writeRegister(0x0E, 0x5A); // ADDR - 36527755 to 36527894
writeRegister(0x0F, 0x00); // ADDR - 36527905 to 36528042
writeRegister(0x10, 0x5A); // ADDR - 36528053 to 36528191
writeRegister(0x11, 0x5A); // PEER - 36528201 to 36528340
writeRegister(0x12, 0x00); // PEER - 36528350 to 36528483
writeRegister(0x13, 0x5A); // PEER - 36528497 to 36528636
writeRegister(0x04, 0x02); // RX Enable - 36528646 to 36528780
writeRegister(0x02, 0x80); // Int1Msk - 36528793 to 36528927
writeRegister(0x03, 0x00); // Int2Msk - 36528940 to 36529074
writeRegister(0x00, 0xFF); // CS0 - 36529084 to 36529225
writeRegister(0x01, 0xFF); // CS1 - 36529237 to 36529375
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36542457 to 36542586
writeRegister(0x00, 0xFF); // CS0 - 36542600 to 36542741
writeRegister(0x01, 0xFF); // CS1 - 36542750 to 36542890
writeRegister(0x0B, 0x0D); // RC Ack Config - 36542904 to 36543041
writeRegister(0x08, 0x31); // Unknown - 36543053 to 36543187
writeRegister(0x0C, 0x02); // Unknown - 36543201 to 36543335
writeRegister(0x00, 0xFF); // CS0 - 36543350 to 36543491
writeRegister(0x01, 0xFF); // CS1 - 36543500 to 36543640
writeRegister(0x07, 0x1A); // Channel Selection - 36543656 to 36543794
writeRegister(0x0E, 0x5A); // ADDR - 36543809 to 36543945
writeRegister(0x0F, 0x00); // ADDR - 36543958 to 36544093
writeRegister(0x10, 0x5A); // ADDR - 36544106 to 36544241
writeRegister(0x11, 0x5A); // PEER - 36544255 to 36544390
writeRegister(0x12, 0x00); // PEER - 36544404 to 36544537
writeRegister(0x13, 0x5A); // PEER - 36544547 to 36544686
writeRegister(0x14, 0x1F); // TX Length - 36544700 to 36544837
writeRegister(0x02, 0x40); // Int1Msk - 36544850 to 36544983
writeRegister(0x03, 0x00); // Int2Msk - 36544997 to 36545130
writeRegister(0x00, 0xFF); // CS0 - 36545140 to 36545281
writeRegister(0x01, 0xFF); // CS1 - 36545293 to 36545430
writeRegister(0x16, 0xC0); // FIFO CTRL - 36545445 to 36545583
writeRegister(0x40, 0x05); // TX Buffer - 36545593 to 36545728
writeRegister(0x41, 0x09); // TX Buffer - 36545741 to 36545876
writeRegister(0x44, 0x23); // TX Buffer - 36545889 to 36546023
writeRegister(0x45, 0x01); // TX Buffer - 36546037 to 36546171
writeRegister(0x46, 0x13); // TX Buffer - 36546185 to 36546320
writeRegister(0x04, 0x07); // TX - 36546334 to 36546468
delay(12); // Delay 12186 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36558521 to 36558654
writeRegister(0x00, 0xFF); // CS0 - 36558664 to 36558805
writeRegister(0x01, 0xFF); // CS1 - 36558818 to 36558954
writeRegister(0x0B, 0x1D); // RC Ack Config - 36558969 to 36559110
writeRegister(0x16, 0x10); // FIFO CTRL - 36559122 to 36559257
writeRegister(0x00, 0xFF); // CS0 - 36559267 to 36559406
writeRegister(0x01, 0xFF); // CS1 - 36559420 to 36559564
writeRegister(0x07, 0x1A); // Channel Selection - 36559576 to 36559711
writeRegister(0x0E, 0x5A); // ADDR - 36559726 to 36559869
writeRegister(0x0F, 0x00); // ADDR - 36559875 to 36560009
writeRegister(0x10, 0x5A); // ADDR - 36560023 to 36560158
writeRegister(0x11, 0x5A); // PEER - 36560171 to 36560313
writeRegister(0x12, 0x00); // PEER - 36560320 to 36560454
writeRegister(0x13, 0x5A); // PEER - 36560467 to 36560603
writeRegister(0x04, 0x02); // RX Enable - 36560617 to 36560750
writeRegister(0x02, 0x80); // Int1Msk - 36560764 to 36560897
writeRegister(0x03, 0x00); // Int2Msk - 36560907 to 36561041
writeRegister(0x00, 0xFF); // CS0 - 36561054 to 36561195
writeRegister(0x01, 0xFF); // CS1 - 36561204 to 36561344
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36574577 to 36574706
writeRegister(0x00, 0xFF); // CS0 - 36574720 to 36574859
writeRegister(0x01, 0xFF); // CS1 - 36574870 to 36575011
writeRegister(0x0B, 0x0D); // RC Ack Config - 36575024 to 36575159
writeRegister(0x08, 0x31); // Unknown - 36575173 to 36575307
writeRegister(0x0C, 0x02); // Unknown - 36575321 to 36575455
writeRegister(0x00, 0xFF); // CS0 - 36575470 to 36575609
writeRegister(0x01, 0xFF); // CS1 - 36575620 to 36575761
writeRegister(0x07, 0x1A); // Channel Selection - 36575775 to 36575914
writeRegister(0x0E, 0x5A); // ADDR - 36575929 to 36576064
writeRegister(0x0F, 0x00); // ADDR - 36576078 to 36576212
writeRegister(0x10, 0x5A); // ADDR - 36576226 to 36576361
writeRegister(0x11, 0x5A); // PEER - 36576374 to 36576510
writeRegister(0x12, 0x00); // PEER - 36576523 to 36576657
writeRegister(0x13, 0x5A); // PEER - 36576667 to 36576806
writeRegister(0x14, 0x1F); // TX Length - 36576820 to 36576955
writeRegister(0x02, 0x40); // Int1Msk - 36576969 to 36577102
writeRegister(0x03, 0x00); // Int2Msk - 36577116 to 36577249
writeRegister(0x00, 0xFF); // CS0 - 36577260 to 36577399
writeRegister(0x01, 0xFF); // CS1 - 36577413 to 36577551
writeRegister(0x16, 0xC0); // FIFO CTRL - 36577564 to 36577704
writeRegister(0x40, 0x05); // TX Buffer - 36577713 to 36577848
writeRegister(0x41, 0x09); // TX Buffer - 36577860 to 36577996
writeRegister(0x44, 0x23); // TX Buffer - 36578008 to 36578144
writeRegister(0x45, 0x01); // TX Buffer - 36578157 to 36578292
writeRegister(0x46, 0x13); // TX Buffer - 36578305 to 36578441
writeRegister(0x04, 0x07); // TX - 36578454 to 36578589
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36590487 to 36590619
writeRegister(0x00, 0xFF); // CS0 - 36590633 to 36590769
writeRegister(0x01, 0xFF); // CS1 - 36590783 to 36590924
writeRegister(0x0B, 0x1D); // RC Ack Config - 36590938 to 36591075
writeRegister(0x16, 0x10); // FIFO CTRL - 36591088 to 36591222
writeRegister(0x00, 0xFF); // CS0 - 36591236 to 36591379
writeRegister(0x01, 0xFF); // CS1 - 36591386 to 36591527
writeRegister(0x07, 0x1A); // Channel Selection - 36591541 to 36591680
writeRegister(0x0E, 0x5A); // ADDR - 36591691 to 36591830
writeRegister(0x0F, 0x00); // ADDR - 36591844 to 36591978
writeRegister(0x10, 0x5A); // ADDR - 36591988 to 36592126
writeRegister(0x11, 0x5A); // PEER - 36592137 to 36592275
writeRegister(0x12, 0x00); // PEER - 36592289 to 36592422
writeRegister(0x13, 0x5A); // PEER - 36592433 to 36592572
writeRegister(0x04, 0x02); // RX Enable - 36592582 to 36592723
writeRegister(0x02, 0x80); // Int1Msk - 36592729 to 36592862
writeRegister(0x03, 0x00); // Int2Msk - 36592876 to 36593009
writeRegister(0x00, 0xFF); // CS0 - 36593020 to 36593159
writeRegister(0x01, 0xFF); // CS1 - 36593173 to 36593317
delay(13); // Delay 13358 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36606542 to 36606675
writeRegister(0x00, 0xFF); // CS0 - 36606688 to 36606826
writeRegister(0x01, 0xFF); // CS1 - 36606838 to 36606978
writeRegister(0x0B, 0x0D); // RC Ack Config - 36606989 to 36607129
writeRegister(0x08, 0x31); // Unknown - 36607142 to 36607277
writeRegister(0x0C, 0x02); // Unknown - 36607286 to 36607423
writeRegister(0x00, 0xFF); // CS0 - 36607438 to 36607576
writeRegister(0x01, 0xFF); // CS1 - 36607588 to 36607728
writeRegister(0x07, 0x1A); // Channel Selection - 36607744 to 36607879
writeRegister(0x0E, 0x5A); // ADDR - 36607894 to 36608033
writeRegister(0x0F, 0x00); // ADDR - 36608043 to 36608185
writeRegister(0x10, 0x5A); // ADDR - 36608191 to 36608332
writeRegister(0x11, 0x5A); // PEER - 36608340 to 36608478
writeRegister(0x12, 0x00); // PEER - 36608489 to 36608622
writeRegister(0x13, 0x5A); // PEER - 36608636 to 36608779
writeRegister(0x14, 0x1F); // TX Length - 36608785 to 36608924
writeRegister(0x02, 0x40); // Int1Msk - 36608934 to 36609068
writeRegister(0x03, 0x00); // Int2Msk - 36609081 to 36609215
writeRegister(0x00, 0xFF); // CS0 - 36609228 to 36609366
writeRegister(0x01, 0xFF); // CS1 - 36609378 to 36609518
writeRegister(0x16, 0xC0); // FIFO CTRL - 36609533 to 36609668
writeRegister(0x40, 0x05); // TX Buffer - 36609682 to 36609815
writeRegister(0x41, 0x09); // TX Buffer - 36609826 to 36609963
writeRegister(0x44, 0x23); // TX Buffer - 36609974 to 36610113
writeRegister(0x45, 0x01); // TX Buffer - 36610122 to 36610264
writeRegister(0x46, 0x13); // TX Buffer - 36610270 to 36610410
writeRegister(0x04, 0x07); // TX - 36610419 to 36610561
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36622455 to 36622585
writeRegister(0x00, 0xFF); // CS0 - 36622598 to 36622739
writeRegister(0x01, 0xFF); // CS1 - 36622748 to 36622888
writeRegister(0x0B, 0x1D); // RC Ack Config - 36622904 to 36623044
writeRegister(0x16, 0x10); // FIFO CTRL - 36623053 to 36623191
writeRegister(0x00, 0xFF); // CS0 - 36623201 to 36623342
writeRegister(0x01, 0xFF); // CS1 - 36623354 to 36623492
writeRegister(0x07, 0x1A); // Channel Selection - 36623510 to 36623645
writeRegister(0x0E, 0x5A); // ADDR - 36623660 to 36623795
writeRegister(0x0F, 0x00); // ADDR - 36623809 to 36623943
writeRegister(0x10, 0x5A); // ADDR - 36623957 to 36624092
writeRegister(0x11, 0x5A); // PEER - 36624106 to 36624241
writeRegister(0x12, 0x00); // PEER - 36624254 to 36624388
writeRegister(0x13, 0x5A); // PEER - 36624401 to 36624537
writeRegister(0x04, 0x02); // RX Enable - 36624551 to 36624684
writeRegister(0x02, 0x80); // Int1Msk - 36624698 to 36624831
writeRegister(0x03, 0x00); // Int2Msk - 36624841 to 36624975
writeRegister(0x00, 0xFF); // CS0 - 36624988 to 36625132
writeRegister(0x01, 0xFF); // CS1 - 36625138 to 36625278
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36638507 to 36638640
writeRegister(0x00, 0xFF); // CS0 - 36638654 to 36638793
writeRegister(0x01, 0xFF); // CS1 - 36638804 to 36638945
writeRegister(0x0B, 0x0D); // RC Ack Config - 36638958 to 36639093
writeRegister(0x08, 0x31); // Unknown - 36639107 to 36639241
writeRegister(0x0C, 0x02); // Unknown - 36639255 to 36639389
writeRegister(0x00, 0xFF); // CS0 - 36639404 to 36639543
writeRegister(0x01, 0xFF); // CS1 - 36639554 to 36639695
writeRegister(0x07, 0x1A); // Channel Selection - 36639709 to 36639848
writeRegister(0x0E, 0x5A); // ADDR - 36639859 to 36639998
writeRegister(0x0F, 0x00); // ADDR - 36640012 to 36640146
writeRegister(0x10, 0x5A); // ADDR - 36640160 to 36640295
writeRegister(0x11, 0x5A); // PEER - 36640308 to 36640444
writeRegister(0x12, 0x00); // PEER - 36640457 to 36640591
writeRegister(0x13, 0x5A); // PEER - 36640601 to 36640740
writeRegister(0x14, 0x1F); // TX Length - 36640754 to 36640889
writeRegister(0x02, 0x40); // Int1Msk - 36640903 to 36641036
writeRegister(0x03, 0x00); // Int2Msk - 36641047 to 36641186
writeRegister(0x00, 0xFF); // CS0 - 36641194 to 36641333
writeRegister(0x01, 0xFF); // CS1 - 36641344 to 36641485
writeRegister(0x16, 0xC0); // FIFO CTRL - 36641498 to 36641641
writeRegister(0x40, 0x05); // TX Buffer - 36641647 to 36641782
writeRegister(0x41, 0x09); // TX Buffer - 36641794 to 36641930
writeRegister(0x44, 0x23); // TX Buffer - 36641942 to 36642078
writeRegister(0x45, 0x01); // TX Buffer - 36642091 to 36642226
writeRegister(0x46, 0x13); // TX Buffer - 36642239 to 36642375
writeRegister(0x04, 0x07); // TX - 36642388 to 36642523
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36654569 to 36654703
writeRegister(0x00, 0xFF); // CS0 - 36654712 to 36654851
writeRegister(0x01, 0xFF); // CS1 - 36654865 to 36655009
writeRegister(0x0B, 0x1D); // RC Ack Config - 36655020 to 36655156
writeRegister(0x16, 0x10); // FIFO CTRL - 36655170 to 36655304
writeRegister(0x00, 0xFF); // CS0 - 36655318 to 36655455
writeRegister(0x01, 0xFF); // CS1 - 36655468 to 36655609
writeRegister(0x07, 0x1A); // Channel Selection - 36655624 to 36655759
writeRegister(0x0E, 0x5A); // ADDR - 36655773 to 36655912
writeRegister(0x0F, 0x00); // ADDR - 36655923 to 36656060
writeRegister(0x10, 0x5A); // ADDR - 36656071 to 36656209
writeRegister(0x11, 0x5A); // PEER - 36656219 to 36656358
writeRegister(0x12, 0x00); // PEER - 36656368 to 36656501
writeRegister(0x13, 0x5A); // PEER - 36656515 to 36656654
writeRegister(0x04, 0x02); // RX Enable - 36656664 to 36656798
writeRegister(0x02, 0x80); // Int1Msk - 36656811 to 36656945
writeRegister(0x03, 0x00); // Int2Msk - 36656958 to 36657092
writeRegister(0x00, 0xFF); // CS0 - 36657102 to 36657243
writeRegister(0x01, 0xFF); // CS1 - 36657255 to 36657393
delay(13); // Delay 13215 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36670475 to 36670608
writeRegister(0x00, 0xFF); // CS0 - 36670618 to 36670759
writeRegister(0x01, 0xFF); // CS1 - 36670771 to 36670908
writeRegister(0x0B, 0x0D); // RC Ack Config - 36670922 to 36671065
writeRegister(0x08, 0x31); // Unknown - 36671071 to 36671205
writeRegister(0x0C, 0x02); // Unknown - 36671219 to 36671353
writeRegister(0x00, 0xFF); // CS0 - 36671368 to 36671509
writeRegister(0x01, 0xFF); // CS1 - 36671521 to 36671658
writeRegister(0x07, 0x1A); // Channel Selection - 36671674 to 36671812
writeRegister(0x0E, 0x5A); // ADDR - 36671827 to 36671963
writeRegister(0x0F, 0x00); // ADDR - 36671976 to 36672112
writeRegister(0x10, 0x5A); // ADDR - 36672124 to 36672259
writeRegister(0x11, 0x5A); // PEER - 36672273 to 36672408
writeRegister(0x12, 0x00); // PEER - 36672422 to 36672555
writeRegister(0x13, 0x5A); // PEER - 36672569 to 36672704
writeRegister(0x14, 0x1F); // TX Length - 36672718 to 36672855
writeRegister(0x02, 0x40); // Int1Msk - 36672867 to 36673001
writeRegister(0x03, 0x00); // Int2Msk - 36673014 to 36673148
writeRegister(0x00, 0xFF); // CS0 - 36673158 to 36673299
writeRegister(0x01, 0xFF); // CS1 - 36673311 to 36673455
writeRegister(0x16, 0xC0); // FIFO CTRL - 36673463 to 36673601
writeRegister(0x40, 0x05); // TX Buffer - 36673611 to 36673752
writeRegister(0x41, 0x09); // TX Buffer - 36673759 to 36673894
writeRegister(0x44, 0x23); // TX Buffer - 36673907 to 36674041
writeRegister(0x45, 0x01); // TX Buffer - 36674055 to 36674189
writeRegister(0x46, 0x13); // TX Buffer - 36674203 to 36674338
writeRegister(0x04, 0x07); // TX - 36674352 to 36674486
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36686533 to 36686666
writeRegister(0x00, 0xFF); // CS0 - 36686680 to 36686817
writeRegister(0x01, 0xFF); // CS1 - 36686829 to 36686971
writeRegister(0x0B, 0x1D); // RC Ack Config - 36686985 to 36687120
writeRegister(0x16, 0x10); // FIFO CTRL - 36687134 to 36687268
writeRegister(0x00, 0xFF); // CS0 - 36687282 to 36687426
writeRegister(0x01, 0xFF); // CS1 - 36687432 to 36687572
writeRegister(0x07, 0x1A); // Channel Selection - 36687588 to 36687726
writeRegister(0x0E, 0x5A); // ADDR - 36687738 to 36687877
writeRegister(0x0F, 0x00); // ADDR - 36687890 to 36688025
writeRegister(0x10, 0x5A); // ADDR - 36688038 to 36688173
writeRegister(0x11, 0x5A); // PEER - 36688187 to 36688322
writeRegister(0x12, 0x00); // PEER - 36688336 to 36688469
writeRegister(0x13, 0x5A); // PEER - 36688479 to 36688618
writeRegister(0x04, 0x02); // RX Enable - 36688632 to 36688765
writeRegister(0x02, 0x80); // Int1Msk - 36688776 to 36688909
writeRegister(0x03, 0x00); // Int2Msk - 36688923 to 36689056
writeRegister(0x00, 0xFF); // CS0 - 36689070 to 36689207
writeRegister(0x01, 0xFF); // CS1 - 36689220 to 36689361
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36702588 to 36702721
writeRegister(0x00, 0xFF); // CS0 - 36702735 to 36702871
writeRegister(0x01, 0xFF); // CS1 - 36702885 to 36703026
writeRegister(0x0B, 0x0D); // RC Ack Config - 36703036 to 36703174
writeRegister(0x08, 0x31); // Unknown - 36703188 to 36703322
writeRegister(0x0C, 0x02); // Unknown - 36703333 to 36703470
writeRegister(0x00, 0xFF); // CS0 - 36703485 to 36703621
writeRegister(0x01, 0xFF); // CS1 - 36703635 to 36703776
writeRegister(0x07, 0x1A); // Channel Selection - 36703791 to 36703926
writeRegister(0x0E, 0x5A); // ADDR - 36703940 to 36704081
writeRegister(0x0F, 0x00); // ADDR - 36704090 to 36704227
writeRegister(0x10, 0x5A); // ADDR - 36704238 to 36704376
writeRegister(0x11, 0x5A); // PEER - 36704386 to 36704525
writeRegister(0x12, 0x00); // PEER - 36704535 to 36704668
writeRegister(0x13, 0x5A); // PEER - 36704682 to 36704821
writeRegister(0x14, 0x1F); // TX Length - 36704832 to 36704972
writeRegister(0x02, 0x40); // Int1Msk - 36704981 to 36705114
writeRegister(0x03, 0x00); // Int2Msk - 36705128 to 36705261
writeRegister(0x00, 0xFF); // CS0 - 36705275 to 36705411
writeRegister(0x01, 0xFF); // CS1 - 36705425 to 36705566
writeRegister(0x16, 0xC0); // FIFO CTRL - 36705580 to 36705714
writeRegister(0x40, 0x05); // TX Buffer - 36705728 to 36705863
writeRegister(0x41, 0x09); // TX Buffer - 36705876 to 36706011
writeRegister(0x44, 0x23); // TX Buffer - 36706020 to 36706158
writeRegister(0x45, 0x01); // TX Buffer - 36706169 to 36706306
writeRegister(0x46, 0x13); // TX Buffer - 36706317 to 36706455
writeRegister(0x04, 0x07); // TX - 36706465 to 36706603
delay(12); // Delay 12041 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36718511 to 36718644
writeRegister(0x00, 0xFF); // CS0 - 36718654 to 36718795
writeRegister(0x01, 0xFF); // CS1 - 36718807 to 36718951
writeRegister(0x0B, 0x1D); // RC Ack Config - 36718963 to 36719098
writeRegister(0x16, 0x10); // FIFO CTRL - 36719112 to 36719246
writeRegister(0x00, 0xFF); // CS0 - 36719260 to 36719396
writeRegister(0x01, 0xFF); // CS1 - 36719410 to 36719551
writeRegister(0x07, 0x1A); // Channel Selection - 36719566 to 36719701
writeRegister(0x0E, 0x5A); // ADDR - 36719715 to 36719854
writeRegister(0x0F, 0x00); // ADDR - 36719865 to 36720002
writeRegister(0x10, 0x5A); // ADDR - 36720013 to 36720151
writeRegister(0x11, 0x5A); // PEER - 36720161 to 36720300
writeRegister(0x12, 0x00); // PEER - 36720310 to 36720443
writeRegister(0x13, 0x5A); // PEER - 36720457 to 36720596
writeRegister(0x04, 0x02); // RX Enable - 36720606 to 36720740
writeRegister(0x02, 0x80); // Int1Msk - 36720753 to 36720887
writeRegister(0x03, 0x00); // Int2Msk - 36720900 to 36721034
writeRegister(0x00, 0xFF); // CS0 - 36721044 to 36721185
writeRegister(0x01, 0xFF); // CS1 - 36721197 to 36721335
delay(13); // Delay 13364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36734566 to 36734699
writeRegister(0x00, 0xFF); // CS0 - 36734709 to 36734850
writeRegister(0x01, 0xFF); // CS1 - 36734863 to 36734999
writeRegister(0x0B, 0x0D); // RC Ack Config - 36735014 to 36735152
writeRegister(0x08, 0x31); // Unknown - 36735162 to 36735304
writeRegister(0x0C, 0x02); // Unknown - 36735310 to 36735444
writeRegister(0x00, 0xFF); // CS0 - 36735459 to 36735600
writeRegister(0x01, 0xFF); // CS1 - 36735613 to 36735749
writeRegister(0x07, 0x1A); // Channel Selection - 36735768 to 36735904
writeRegister(0x0E, 0x5A); // ADDR - 36735918 to 36736054
writeRegister(0x0F, 0x00); // ADDR - 36736068 to 36736202
writeRegister(0x10, 0x5A); // ADDR - 36736216 to 36736350
writeRegister(0x11, 0x5A); // PEER - 36736364 to 36736499
writeRegister(0x12, 0x00); // PEER - 36736513 to 36736646
writeRegister(0x13, 0x5A); // PEER - 36736660 to 36736796
writeRegister(0x14, 0x1F); // TX Length - 36736809 to 36736952
writeRegister(0x02, 0x40); // Int1Msk - 36736959 to 36737092
writeRegister(0x03, 0x00); // Int2Msk - 36737106 to 36737239
writeRegister(0x00, 0xFF); // CS0 - 36737249 to 36737390
writeRegister(0x01, 0xFF); // CS1 - 36737403 to 36737547
writeRegister(0x16, 0xC0); // FIFO CTRL - 36737554 to 36737692
writeRegister(0x40, 0x05); // TX Buffer - 36737702 to 36737844
writeRegister(0x41, 0x09); // TX Buffer - 36737850 to 36737992
writeRegister(0x44, 0x23); // TX Buffer - 36737998 to 36738140
writeRegister(0x45, 0x01); // TX Buffer - 36738146 to 36738282
writeRegister(0x46, 0x13); // TX Buffer - 36738294 to 36738437
writeRegister(0x04, 0x07); // TX - 36738443 to 36738577
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36750476 to 36750609
writeRegister(0x00, 0xFF); // CS0 - 36750623 to 36750766
writeRegister(0x01, 0xFF); // CS1 - 36750773 to 36750914
writeRegister(0x0B, 0x1D); // RC Ack Config - 36750928 to 36751071
writeRegister(0x16, 0x10); // FIFO CTRL - 36751077 to 36751211
writeRegister(0x00, 0xFF); // CS0 - 36751225 to 36751366
writeRegister(0x01, 0xFF); // CS1 - 36751375 to 36751515
writeRegister(0x07, 0x1A); // Channel Selection - 36751531 to 36751671
writeRegister(0x0E, 0x5A); // ADDR - 36751684 to 36751820
writeRegister(0x0F, 0x00); // ADDR - 36751833 to 36751968
writeRegister(0x10, 0x5A); // ADDR - 36751981 to 36752116
writeRegister(0x11, 0x5A); // PEER - 36752130 to 36752265
writeRegister(0x12, 0x00); // PEER - 36752279 to 36752412
writeRegister(0x13, 0x5A); // PEER - 36752422 to 36752561
writeRegister(0x04, 0x02); // RX Enable - 36752575 to 36752708
writeRegister(0x02, 0x80); // Int1Msk - 36752719 to 36752852
writeRegister(0x03, 0x00); // Int2Msk - 36752866 to 36752999
writeRegister(0x00, 0xFF); // CS0 - 36753013 to 36753150
writeRegister(0x01, 0xFF); // CS1 - 36753163 to 36753304
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36766532 to 36766664
writeRegister(0x00, 0xFF); // CS0 - 36766678 to 36766814
writeRegister(0x01, 0xFF); // CS1 - 36766828 to 36766969
writeRegister(0x0B, 0x0D); // RC Ack Config - 36766982 to 36767117
writeRegister(0x08, 0x31); // Unknown - 36767131 to 36767265
writeRegister(0x0C, 0x02); // Unknown - 36767279 to 36767413
writeRegister(0x00, 0xFF); // CS0 - 36767428 to 36767564
writeRegister(0x01, 0xFF); // CS1 - 36767578 to 36767718
writeRegister(0x07, 0x1A); // Channel Selection - 36767734 to 36767869
writeRegister(0x0E, 0x5A); // ADDR - 36767883 to 36768023
writeRegister(0x0F, 0x00); // ADDR - 36768033 to 36768172
writeRegister(0x10, 0x5A); // ADDR - 36768181 to 36768319
writeRegister(0x11, 0x5A); // PEER - 36768329 to 36768468
writeRegister(0x12, 0x00); // PEER - 36768478 to 36768619
writeRegister(0x13, 0x5A); // PEER - 36768625 to 36768764
writeRegister(0x14, 0x1F); // TX Length - 36768775 to 36768915
writeRegister(0x02, 0x40); // Int1Msk - 36768927 to 36769061
writeRegister(0x03, 0x00); // Int2Msk - 36769071 to 36769204
writeRegister(0x00, 0xFF); // CS0 - 36769218 to 36769362
writeRegister(0x01, 0xFF); // CS1 - 36769368 to 36769509
writeRegister(0x16, 0xC0); // FIFO CTRL - 36769523 to 36769657
writeRegister(0x40, 0x05); // TX Buffer - 36769671 to 36769806
writeRegister(0x41, 0x09); // TX Buffer - 36769819 to 36769954
writeRegister(0x44, 0x23); // TX Buffer - 36769967 to 36770101
writeRegister(0x45, 0x01); // TX Buffer - 36770115 to 36770249
writeRegister(0x46, 0x13); // TX Buffer - 36770260 to 36770398
writeRegister(0x04, 0x07); // TX - 36770412 to 36770546
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36782593 to 36782726
writeRegister(0x00, 0xFF); // CS0 - 36782736 to 36782877
writeRegister(0x01, 0xFF); // CS1 - 36782889 to 36783026
writeRegister(0x0B, 0x1D); // RC Ack Config - 36783041 to 36783180
writeRegister(0x16, 0x10); // FIFO CTRL - 36783194 to 36783328
writeRegister(0x00, 0xFF); // CS0 - 36783339 to 36783478
writeRegister(0x01, 0xFF); // CS1 - 36783492 to 36783636
writeRegister(0x07, 0x1A); // Channel Selection - 36783648 to 36783783
writeRegister(0x0E, 0x5A); // ADDR - 36783797 to 36783937
writeRegister(0x0F, 0x00); // ADDR - 36783947 to 36784081
writeRegister(0x10, 0x5A); // ADDR - 36784095 to 36784230
writeRegister(0x11, 0x5A); // PEER - 36784243 to 36784382
writeRegister(0x12, 0x00); // PEER - 36784392 to 36784527
writeRegister(0x13, 0x5A); // PEER - 36784539 to 36784675
writeRegister(0x04, 0x02); // RX Enable - 36784689 to 36784822
writeRegister(0x02, 0x80); // Int1Msk - 36784836 to 36784969
writeRegister(0x03, 0x00); // Int2Msk - 36784979 to 36785112
writeRegister(0x00, 0xFF); // CS0 - 36785126 to 36785267
writeRegister(0x01, 0xFF); // CS1 - 36785276 to 36785416
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36798496 to 36798629
writeRegister(0x00, 0xFF); // CS0 - 36798642 to 36798783
writeRegister(0x01, 0xFF); // CS1 - 36798792 to 36798932
writeRegister(0x0B, 0x0D); // RC Ack Config - 36798947 to 36799083
writeRegister(0x08, 0x31); // Unknown - 36799096 to 36799231
writeRegister(0x0C, 0x02); // Unknown - 36799243 to 36799377
writeRegister(0x00, 0xFF); // CS0 - 36799392 to 36799533
writeRegister(0x01, 0xFF); // CS1 - 36799542 to 36799682
writeRegister(0x07, 0x1A); // Channel Selection - 36799698 to 36799837
writeRegister(0x0E, 0x5A); // ADDR - 36799848 to 36799987
writeRegister(0x0F, 0x00); // ADDR - 36800001 to 36800135
writeRegister(0x10, 0x5A); // ADDR - 36800149 to 36800283
writeRegister(0x11, 0x5A); // PEER - 36800297 to 36800432
writeRegister(0x12, 0x00); // PEER - 36800446 to 36800579
writeRegister(0x13, 0x5A); // PEER - 36800590 to 36800729
writeRegister(0x14, 0x1F); // TX Length - 36800742 to 36800878
writeRegister(0x02, 0x40); // Int1Msk - 36800892 to 36801025
writeRegister(0x03, 0x00); // Int2Msk - 36801035 to 36801175
writeRegister(0x00, 0xFF); // CS0 - 36801182 to 36801323
writeRegister(0x01, 0xFF); // CS1 - 36801332 to 36801472
writeRegister(0x16, 0xC0); // FIFO CTRL - 36801487 to 36801628
writeRegister(0x40, 0x05); // TX Buffer - 36801636 to 36801769
writeRegister(0x41, 0x09); // TX Buffer - 36801783 to 36801917
writeRegister(0x44, 0x23); // TX Buffer - 36801931 to 36802067
writeRegister(0x45, 0x01); // TX Buffer - 36802079 to 36802215
writeRegister(0x46, 0x13); // TX Buffer - 36802227 to 36802364
writeRegister(0x04, 0x07); // TX - 36802376 to 36802512
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36814557 to 36814690
writeRegister(0x00, 0xFF); // CS0 - 36814700 to 36814840
writeRegister(0x01, 0xFF); // CS1 - 36814854 to 36814998
writeRegister(0x0B, 0x1D); // RC Ack Config - 36815009 to 36815146
writeRegister(0x16, 0x10); // FIFO CTRL - 36815159 to 36815293
writeRegister(0x00, 0xFF); // CS0 - 36815306 to 36815444
writeRegister(0x01, 0xFF); // CS1 - 36815456 to 36815596
writeRegister(0x07, 0x1A); // Channel Selection - 36815612 to 36815747
writeRegister(0x0E, 0x5A); // ADDR - 36815762 to 36815901
writeRegister(0x0F, 0x00); // ADDR - 36815911 to 36816049
writeRegister(0x10, 0x5A); // ADDR - 36816059 to 36816197
writeRegister(0x11, 0x5A); // PEER - 36816208 to 36816346
writeRegister(0x12, 0x00); // PEER - 36816357 to 36816490
writeRegister(0x13, 0x5A); // PEER - 36816504 to 36816643
writeRegister(0x04, 0x02); // RX Enable - 36816653 to 36816786
writeRegister(0x02, 0x80); // Int1Msk - 36816800 to 36816933
writeRegister(0x03, 0x00); // Int2Msk - 36816947 to 36817080
writeRegister(0x00, 0xFF); // CS0 - 36817091 to 36817230
writeRegister(0x01, 0xFF); // CS1 - 36817244 to 36817382
delay(13); // Delay 13364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36830613 to 36830746
writeRegister(0x00, 0xFF); // CS0 - 36830756 to 36830895
writeRegister(0x01, 0xFF); // CS1 - 36830909 to 36831053
writeRegister(0x0B, 0x0D); // RC Ack Config - 36831060 to 36831200
writeRegister(0x08, 0x31); // Unknown - 36831209 to 36831351
writeRegister(0x0C, 0x02); // Unknown - 36831357 to 36831491
writeRegister(0x00, 0xFF); // CS0 - 36831506 to 36831647
writeRegister(0x01, 0xFF); // CS1 - 36831659 to 36831803
writeRegister(0x07, 0x1A); // Channel Selection - 36831815 to 36831950
writeRegister(0x0E, 0x5A); // ADDR - 36831965 to 36832100
writeRegister(0x0F, 0x00); // ADDR - 36832114 to 36832248
writeRegister(0x10, 0x5A); // ADDR - 36832262 to 36832397
writeRegister(0x11, 0x5A); // PEER - 36832411 to 36832546
writeRegister(0x12, 0x00); // PEER - 36832559 to 36832693
writeRegister(0x13, 0x5A); // PEER - 36832706 to 36832842
writeRegister(0x14, 0x1F); // TX Length - 36832856 to 36832999
writeRegister(0x02, 0x40); // Int1Msk - 36833005 to 36833139
writeRegister(0x03, 0x00); // Int2Msk - 36833152 to 36833287
writeRegister(0x00, 0xFF); // CS0 - 36833299 to 36833435
writeRegister(0x01, 0xFF); // CS1 - 36833449 to 36833589
writeRegister(0x16, 0xC0); // FIFO CTRL - 36833604 to 36833739
writeRegister(0x40, 0x05); // TX Buffer - 36833752 to 36833886
writeRegister(0x41, 0x09); // TX Buffer - 36833896 to 36834038
writeRegister(0x44, 0x23); // TX Buffer - 36834044 to 36834187
writeRegister(0x45, 0x01); // TX Buffer - 36834193 to 36834327
writeRegister(0x46, 0x13); // TX Buffer - 36834341 to 36834482
writeRegister(0x04, 0x07); // TX - 36834490 to 36834625
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36846523 to 36846655
writeRegister(0x00, 0xFF); // CS0 - 36846669 to 36846813
writeRegister(0x01, 0xFF); // CS1 - 36846819 to 36846959
writeRegister(0x0B, 0x1D); // RC Ack Config - 36846974 to 36847116
writeRegister(0x16, 0x10); // FIFO CTRL - 36847124 to 36847264
writeRegister(0x00, 0xFF); // CS0 - 36847272 to 36847411
writeRegister(0x01, 0xFF); // CS1 - 36847422 to 36847563
writeRegister(0x07, 0x1A); // Channel Selection - 36847577 to 36847716
writeRegister(0x0E, 0x5A); // ADDR - 36847731 to 36847866
writeRegister(0x0F, 0x00); // ADDR - 36847880 to 36848014
writeRegister(0x10, 0x5A); // ADDR - 36848028 to 36848163
writeRegister(0x11, 0x5A); // PEER - 36848176 to 36848312
writeRegister(0x12, 0x00); // PEER - 36848325 to 36848459
writeRegister(0x13, 0x5A); // PEER - 36848472 to 36848608
writeRegister(0x04, 0x02); // RX Enable - 36848622 to 36848755
writeRegister(0x02, 0x80); // Int1Msk - 36848765 to 36848900
writeRegister(0x03, 0x00); // Int2Msk - 36848912 to 36849047
writeRegister(0x00, 0xFF); // CS0 - 36849059 to 36849195
writeRegister(0x01, 0xFF); // CS1 - 36849209 to 36849349
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36862578 to 36862711
writeRegister(0x00, 0xFF); // CS0 - 36862725 to 36862868
writeRegister(0x01, 0xFF); // CS1 - 36862875 to 36863016
writeRegister(0x0B, 0x0D); // RC Ack Config - 36863029 to 36863165
writeRegister(0x08, 0x31); // Unknown - 36863178 to 36863313
writeRegister(0x0C, 0x02); // Unknown - 36863326 to 36863459
writeRegister(0x00, 0xFF); // CS0 - 36863475 to 36863618
writeRegister(0x01, 0xFF); // CS1 - 36863625 to 36863766
writeRegister(0x07, 0x1A); // Channel Selection - 36863780 to 36863923
writeRegister(0x0E, 0x5A); // ADDR - 36863930 to 36864069
writeRegister(0x0F, 0x00); // ADDR - 36864083 to 36864217
writeRegister(0x10, 0x5A); // ADDR - 36864227 to 36864367
writeRegister(0x11, 0x5A); // PEER - 36864376 to 36864514
writeRegister(0x12, 0x00); // PEER - 36864528 to 36864661
writeRegister(0x13, 0x5A); // PEER - 36864672 to 36864811
writeRegister(0x14, 0x1F); // TX Length - 36864821 to 36864960
writeRegister(0x02, 0x40); // Int1Msk - 36864974 to 36865107
writeRegister(0x03, 0x00); // Int2Msk - 36865118 to 36865251
writeRegister(0x00, 0xFF); // CS0 - 36865265 to 36865404
writeRegister(0x01, 0xFF); // CS1 - 36865414 to 36865556
writeRegister(0x16, 0xC0); // FIFO CTRL - 36865569 to 36865704
writeRegister(0x40, 0x05); // TX Buffer - 36865718 to 36865851
writeRegister(0x41, 0x09); // TX Buffer - 36865865 to 36865999
writeRegister(0x44, 0x23); // TX Buffer - 36866013 to 36866149
writeRegister(0x45, 0x01); // TX Buffer - 36866162 to 36866297
writeRegister(0x46, 0x13); // TX Buffer - 36866310 to 36866446
writeRegister(0x04, 0x07); // TX - 36866459 to 36866594
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36878491 to 36878624
writeRegister(0x00, 0xFF); // CS0 - 36878634 to 36878774
writeRegister(0x01, 0xFF); // CS1 - 36878788 to 36878932
writeRegister(0x0B, 0x1D); // RC Ack Config - 36878940 to 36879080
writeRegister(0x16, 0x10); // FIFO CTRL - 36879093 to 36879227
writeRegister(0x00, 0xFF); // CS0 - 36879240 to 36879378
writeRegister(0x01, 0xFF); // CS1 - 36879390 to 36879530
writeRegister(0x07, 0x1A); // Channel Selection - 36879546 to 36879681
writeRegister(0x0E, 0x5A); // ADDR - 36879696 to 36879835
writeRegister(0x0F, 0x00); // ADDR - 36879845 to 36879983
writeRegister(0x10, 0x5A); // ADDR - 36879993 to 36880131
writeRegister(0x11, 0x5A); // PEER - 36880142 to 36880280
writeRegister(0x12, 0x00); // PEER - 36880291 to 36880424
writeRegister(0x13, 0x5A); // PEER - 36880438 to 36880577
writeRegister(0x04, 0x02); // RX Enable - 36880587 to 36880720
writeRegister(0x02, 0x80); // Int1Msk - 36880734 to 36880867
writeRegister(0x03, 0x00); // Int2Msk - 36880881 to 36881014
writeRegister(0x00, 0xFF); // CS0 - 36881025 to 36881164
writeRegister(0x01, 0xFF); // CS1 - 36881178 to 36881316
delay(13); // Delay 13364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36894547 to 36894680
writeRegister(0x00, 0xFF); // CS0 - 36894690 to 36894829
writeRegister(0x01, 0xFF); // CS1 - 36894843 to 36894981
writeRegister(0x0B, 0x0D); // RC Ack Config - 36894994 to 36895137
writeRegister(0x08, 0x31); // Unknown - 36895143 to 36895285
writeRegister(0x0C, 0x02); // Unknown - 36895291 to 36895425
writeRegister(0x00, 0xFF); // CS0 - 36895440 to 36895581
writeRegister(0x01, 0xFF); // CS1 - 36895593 to 36895731
writeRegister(0x07, 0x1A); // Channel Selection - 36895746 to 36895884
writeRegister(0x0E, 0x5A); // ADDR - 36895899 to 36896034
writeRegister(0x0F, 0x00); // ADDR - 36896048 to 36896182
writeRegister(0x10, 0x5A); // ADDR - 36896196 to 36896331
writeRegister(0x11, 0x5A); // PEER - 36896345 to 36896480
writeRegister(0x12, 0x00); // PEER - 36896493 to 36896627
writeRegister(0x13, 0x5A); // PEER - 36896640 to 36896776
writeRegister(0x14, 0x1F); // TX Length - 36896790 to 36896927
writeRegister(0x02, 0x40); // Int1Msk - 36896939 to 36897073
writeRegister(0x03, 0x00); // Int2Msk - 36897086 to 36897220
writeRegister(0x00, 0xFF); // CS0 - 36897230 to 36897369
writeRegister(0x01, 0xFF); // CS1 - 36897383 to 36897527
writeRegister(0x16, 0xC0); // FIFO CTRL - 36897535 to 36897673
writeRegister(0x40, 0x05); // TX Buffer - 36897683 to 36897824
writeRegister(0x41, 0x09); // TX Buffer - 36897831 to 36897966
writeRegister(0x44, 0x23); // TX Buffer - 36897978 to 36898113
writeRegister(0x45, 0x01); // TX Buffer - 36898127 to 36898261
writeRegister(0x46, 0x13); // TX Buffer - 36898275 to 36898410
writeRegister(0x04, 0x07); // TX - 36898424 to 36898558
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36910605 to 36910738
writeRegister(0x00, 0xFF); // CS0 - 36910751 to 36910889
writeRegister(0x01, 0xFF); // CS1 - 36910901 to 36911041
writeRegister(0x0B, 0x1D); // RC Ack Config - 36911057 to 36911192
writeRegister(0x16, 0x10); // FIFO CTRL - 36911206 to 36911340
writeRegister(0x00, 0xFF); // CS0 - 36911354 to 36911495
writeRegister(0x01, 0xFF); // CS1 - 36911504 to 36911645
writeRegister(0x07, 0x1A); // Channel Selection - 36911660 to 36911798
writeRegister(0x0E, 0x5A); // ADDR - 36911809 to 36911948
writeRegister(0x0F, 0x00); // ADDR - 36911962 to 36912096
writeRegister(0x10, 0x5A); // ADDR - 36912110 to 36912245
writeRegister(0x11, 0x5A); // PEER - 36912259 to 36912394
writeRegister(0x12, 0x00); // PEER - 36912408 to 36912541
writeRegister(0x13, 0x5A); // PEER - 36912551 to 36912690
writeRegister(0x04, 0x02); // RX Enable - 36912704 to 36912837
writeRegister(0x02, 0x80); // Int1Msk - 36912848 to 36912981
writeRegister(0x03, 0x00); // Int2Msk - 36912994 to 36913128
writeRegister(0x00, 0xFF); // CS0 - 36913141 to 36913279
writeRegister(0x01, 0xFF); // CS1 - 36913291 to 36913431
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36926511 to 36926644
writeRegister(0x00, 0xFF); // CS0 - 36926654 to 36926795
writeRegister(0x01, 0xFF); // CS1 - 36926808 to 36926952
writeRegister(0x0B, 0x0D); // RC Ack Config - 36926958 to 36927097
writeRegister(0x08, 0x31); // Unknown - 36927107 to 36927246
writeRegister(0x0C, 0x02); // Unknown - 36927255 to 36927395
writeRegister(0x00, 0xFF); // CS0 - 36927404 to 36927545
writeRegister(0x01, 0xFF); // CS1 - 36927558 to 36927702
writeRegister(0x07, 0x1A); // Channel Selection - 36927713 to 36927849
writeRegister(0x0E, 0x5A); // ADDR - 36927863 to 36928002
writeRegister(0x0F, 0x00); // ADDR - 36928012 to 36928147
writeRegister(0x10, 0x5A); // ADDR - 36928160 to 36928295
writeRegister(0x11, 0x5A); // PEER - 36928309 to 36928449
writeRegister(0x12, 0x00); // PEER - 36928458 to 36928591
writeRegister(0x13, 0x5A); // PEER - 36928605 to 36928742
writeRegister(0x14, 0x1F); // TX Length - 36928754 to 36928893
writeRegister(0x02, 0x40); // Int1Msk - 36928904 to 36929037
writeRegister(0x03, 0x00); // Int2Msk - 36929051 to 36929184
writeRegister(0x00, 0xFF); // CS0 - 36929198 to 36929335
writeRegister(0x01, 0xFF); // CS1 - 36929348 to 36929489
writeRegister(0x16, 0xC0); // FIFO CTRL - 36929502 to 36929637
writeRegister(0x40, 0x05); // TX Buffer - 36929651 to 36929786
writeRegister(0x41, 0x09); // TX Buffer - 36929795 to 36929932
writeRegister(0x44, 0x23); // TX Buffer - 36929943 to 36930082
writeRegister(0x45, 0x01); // TX Buffer - 36930091 to 36930233
writeRegister(0x46, 0x13); // TX Buffer - 36930239 to 36930379
writeRegister(0x04, 0x07); // TX - 36930388 to 36930530
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36942569 to 36942702
writeRegister(0x00, 0xFF); // CS0 - 36942716 to 36942855
writeRegister(0x01, 0xFF); // CS1 - 36942866 to 36943007
writeRegister(0x0B, 0x1D); // RC Ack Config - 36943021 to 36943160
writeRegister(0x16, 0x10); // FIFO CTRL - 36943170 to 36943308
writeRegister(0x00, 0xFF); // CS0 - 36943318 to 36943459
writeRegister(0x01, 0xFF); // CS1 - 36943472 to 36943608
writeRegister(0x07, 0x1A); // Channel Selection - 36943624 to 36943763
writeRegister(0x0E, 0x5A); // ADDR - 36943777 to 36943913
writeRegister(0x0F, 0x00); // ADDR - 36943927 to 36944061
writeRegister(0x10, 0x5A); // ADDR - 36944074 to 36944209
writeRegister(0x11, 0x5A); // PEER - 36944223 to 36944358
writeRegister(0x12, 0x00); // PEER - 36944372 to 36944505
writeRegister(0x13, 0x5A); // PEER - 36944519 to 36944656
writeRegister(0x04, 0x02); // RX Enable - 36944668 to 36944803
writeRegister(0x02, 0x80); // Int1Msk - 36944812 to 36944953
writeRegister(0x03, 0x00); // Int2Msk - 36944959 to 36945092
writeRegister(0x00, 0xFF); // CS0 - 36945106 to 36945249
writeRegister(0x01, 0xFF); // CS1 - 36945256 to 36945397
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36958625 to 36958757
writeRegister(0x00, 0xFF); // CS0 - 36958771 to 36958915
writeRegister(0x01, 0xFF); // CS1 - 36958921 to 36959061
writeRegister(0x0B, 0x0D); // RC Ack Config - 36959075 to 36959212
writeRegister(0x08, 0x31); // Unknown - 36959224 to 36959360
writeRegister(0x0C, 0x02); // Unknown - 36959372 to 36959506
writeRegister(0x00, 0xFF); // CS0 - 36959521 to 36959665
writeRegister(0x01, 0xFF); // CS1 - 36959671 to 36959811
writeRegister(0x07, 0x1A); // Channel Selection - 36959827 to 36959967
writeRegister(0x0E, 0x5A); // ADDR - 36959977 to 36960116
writeRegister(0x0F, 0x00); // ADDR - 36960129 to 36960264
writeRegister(0x10, 0x5A); // ADDR - 36960274 to 36960412
writeRegister(0x11, 0x5A); // PEER - 36960422 to 36960561
writeRegister(0x12, 0x00); // PEER - 36960575 to 36960708
writeRegister(0x13, 0x5A); // PEER - 36960718 to 36960857
writeRegister(0x14, 0x1F); // TX Length - 36960868 to 36961008
writeRegister(0x02, 0x40); // Int1Msk - 36961021 to 36961154
writeRegister(0x03, 0x00); // Int2Msk - 36961164 to 36961297
writeRegister(0x00, 0xFF); // CS0 - 36961311 to 36961452
writeRegister(0x01, 0xFF); // CS1 - 36961461 to 36961601
writeRegister(0x16, 0xC0); // FIFO CTRL - 36961616 to 36961751
writeRegister(0x40, 0x05); // TX Buffer - 36961764 to 36961899
writeRegister(0x41, 0x09); // TX Buffer - 36961912 to 36962047
writeRegister(0x44, 0x23); // TX Buffer - 36962060 to 36962194
writeRegister(0x45, 0x01); // TX Buffer - 36962208 to 36962342
writeRegister(0x46, 0x13); // TX Buffer - 36962356 to 36962491
writeRegister(0x04, 0x07); // TX - 36962505 to 36962639
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36974538 to 36974671
writeRegister(0x00, 0xFF); // CS0 - 36974681 to 36974822
writeRegister(0x01, 0xFF); // CS1 - 36974834 to 36974978
writeRegister(0x0B, 0x1D); // RC Ack Config - 36974990 to 36975125
writeRegister(0x16, 0x10); // FIFO CTRL - 36975139 to 36975273
writeRegister(0x00, 0xFF); // CS0 - 36975287 to 36975423
writeRegister(0x01, 0xFF); // CS1 - 36975437 to 36975578
writeRegister(0x07, 0x1A); // Channel Selection - 36975593 to 36975728
writeRegister(0x0E, 0x5A); // ADDR - 36975742 to 36975883
writeRegister(0x0F, 0x00); // ADDR - 36975892 to 36976029
writeRegister(0x10, 0x5A); // ADDR - 36976040 to 36976178
writeRegister(0x11, 0x5A); // PEER - 36976188 to 36976327
writeRegister(0x12, 0x00); // PEER - 36976337 to 36976470
writeRegister(0x13, 0x5A); // PEER - 36976484 to 36976623
writeRegister(0x04, 0x02); // RX Enable - 36976634 to 36976767
writeRegister(0x02, 0x80); // Int1Msk - 36976781 to 36976914
writeRegister(0x03, 0x00); // Int2Msk - 36976928 to 36977061
writeRegister(0x00, 0xFF); // CS0 - 36977071 to 36977212
writeRegister(0x01, 0xFF); // CS1 - 36977224 to 36977361
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 36990593 to 36990726
writeRegister(0x00, 0xFF); // CS0 - 36990736 to 36990876
writeRegister(0x01, 0xFF); // CS1 - 36990890 to 36991026
writeRegister(0x0B, 0x0D); // RC Ack Config - 36991041 to 36991179
writeRegister(0x08, 0x31); // Unknown - 36991190 to 36991331
writeRegister(0x0C, 0x02); // Unknown - 36991338 to 36991471
writeRegister(0x00, 0xFF); // CS0 - 36991487 to 36991626
writeRegister(0x01, 0xFF); // CS1 - 36991640 to 36991778
writeRegister(0x07, 0x1A); // Channel Selection - 36991796 to 36991931
writeRegister(0x0E, 0x5A); // ADDR - 36991945 to 36992081
writeRegister(0x0F, 0x00); // ADDR - 36992095 to 36992229
writeRegister(0x10, 0x5A); // ADDR - 36992243 to 36992377
writeRegister(0x11, 0x5A); // PEER - 36992391 to 36992526
writeRegister(0x12, 0x00); // PEER - 36992540 to 36992673
writeRegister(0x13, 0x5A); // PEER - 36992687 to 36992823
writeRegister(0x14, 0x1F); // TX Length - 36992836 to 36992980
writeRegister(0x02, 0x40); // Int1Msk - 36992986 to 36993119
writeRegister(0x03, 0x00); // Int2Msk - 36993133 to 36993266
writeRegister(0x00, 0xFF); // CS0 - 36993276 to 36993417
writeRegister(0x01, 0xFF); // CS1 - 36993430 to 36993574
writeRegister(0x16, 0xC0); // FIFO CTRL - 36993581 to 36993719
writeRegister(0x40, 0x05); // TX Buffer - 36993730 to 36993871
writeRegister(0x41, 0x09); // TX Buffer - 36993877 to 36994019
writeRegister(0x44, 0x23); // TX Buffer - 36994025 to 36994167
writeRegister(0x45, 0x01); // TX Buffer - 36994173 to 36994309
writeRegister(0x46, 0x13); // TX Buffer - 36994321 to 36994464
writeRegister(0x04, 0x07); // TX - 36994470 to 36994606
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37006503 to 37006636
writeRegister(0x00, 0xFF); // CS0 - 37006650 to 37006793
writeRegister(0x01, 0xFF); // CS1 - 37006800 to 37006941
writeRegister(0x0B, 0x1D); // RC Ack Config - 37006955 to 37007098
writeRegister(0x16, 0x10); // FIFO CTRL - 37007104 to 37007239
writeRegister(0x00, 0xFF); // CS0 - 37007252 to 37007393
writeRegister(0x01, 0xFF); // CS1 - 37007402 to 37007542
writeRegister(0x07, 0x1A); // Channel Selection - 37007558 to 37007697
writeRegister(0x0E, 0x5A); // ADDR - 37007711 to 37007847
writeRegister(0x0F, 0x00); // ADDR - 37007861 to 37007995
writeRegister(0x10, 0x5A); // ADDR - 37008009 to 37008143
writeRegister(0x11, 0x5A); // PEER - 37008157 to 37008292
writeRegister(0x12, 0x00); // PEER - 37008306 to 37008439
writeRegister(0x13, 0x5A); // PEER - 37008449 to 37008589
writeRegister(0x04, 0x02); // RX Enable - 37008602 to 37008737
writeRegister(0x02, 0x80); // Int1Msk - 37008746 to 37008879
writeRegister(0x03, 0x00); // Int2Msk - 37008893 to 37009026
writeRegister(0x00, 0xFF); // CS0 - 37009040 to 37009177
writeRegister(0x01, 0xFF); // CS1 - 37009190 to 37009331
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37022559 to 37022691
writeRegister(0x00, 0xFF); // CS0 - 37022705 to 37022841
writeRegister(0x01, 0xFF); // CS1 - 37022855 to 37022995
writeRegister(0x0B, 0x0D); // RC Ack Config - 37023009 to 37023146
writeRegister(0x08, 0x31); // Unknown - 37023158 to 37023294
writeRegister(0x0C, 0x02); // Unknown - 37023306 to 37023440
writeRegister(0x00, 0xFF); // CS0 - 37023455 to 37023591
writeRegister(0x01, 0xFF); // CS1 - 37023605 to 37023745
writeRegister(0x07, 0x1A); // Channel Selection - 37023761 to 37023896
writeRegister(0x0E, 0x5A); // ADDR - 37023911 to 37024050
writeRegister(0x0F, 0x00); // ADDR - 37024060 to 37024198
writeRegister(0x10, 0x5A); // ADDR - 37024208 to 37024346
writeRegister(0x11, 0x5A); // PEER - 37024356 to 37024495
writeRegister(0x12, 0x00); // PEER - 37024505 to 37024645
writeRegister(0x13, 0x5A); // PEER - 37024652 to 37024791
writeRegister(0x14, 0x1F); // TX Length - 37024802 to 37024942
writeRegister(0x02, 0x40); // Int1Msk - 37024955 to 37025088
writeRegister(0x03, 0x00); // Int2Msk - 37025098 to 37025231
writeRegister(0x00, 0xFF); // CS0 - 37025245 to 37025389
writeRegister(0x01, 0xFF); // CS1 - 37025395 to 37025535
writeRegister(0x16, 0xC0); // FIFO CTRL - 37025550 to 37025685
writeRegister(0x40, 0x05); // TX Buffer - 37025698 to 37025832
writeRegister(0x41, 0x09); // TX Buffer - 37025846 to 37025981
writeRegister(0x44, 0x23); // TX Buffer - 37025994 to 37026128
writeRegister(0x45, 0x01); // TX Buffer - 37026142 to 37026276
writeRegister(0x46, 0x13); // TX Buffer - 37026287 to 37026425
writeRegister(0x04, 0x07); // TX - 37026439 to 37026573
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37038620 to 37038753
writeRegister(0x00, 0xFF); // CS0 - 37038763 to 37038904
writeRegister(0x01, 0xFF); // CS1 - 37038917 to 37039053
writeRegister(0x0B, 0x1D); // RC Ack Config - 37039068 to 37039209
writeRegister(0x16, 0x10); // FIFO CTRL - 37039221 to 37039357
writeRegister(0x00, 0xFF); // CS0 - 37039366 to 37039505
writeRegister(0x01, 0xFF); // CS1 - 37039519 to 37039663
writeRegister(0x07, 0x1A); // Channel Selection - 37039675 to 37039810
writeRegister(0x0E, 0x5A); // ADDR - 37039825 to 37039964
writeRegister(0x0F, 0x00); // ADDR - 37039974 to 37040108
writeRegister(0x10, 0x5A); // ADDR - 37040122 to 37040257
writeRegister(0x11, 0x5A); // PEER - 37040270 to 37040409
writeRegister(0x12, 0x00); // PEER - 37040419 to 37040553
writeRegister(0x13, 0x5A); // PEER - 37040566 to 37040702
writeRegister(0x04, 0x02); // RX Enable - 37040716 to 37040849
writeRegister(0x02, 0x80); // Int1Msk - 37040863 to 37040996
writeRegister(0x03, 0x00); // Int2Msk - 37041006 to 37041140
writeRegister(0x00, 0xFF); // CS0 - 37041153 to 37041294
writeRegister(0x01, 0xFF); // CS1 - 37041303 to 37041443
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37054523 to 37054656
writeRegister(0x00, 0xFF); // CS0 - 37054669 to 37054809
writeRegister(0x01, 0xFF); // CS1 - 37054819 to 37054959
writeRegister(0x0B, 0x0D); // RC Ack Config - 37054974 to 37055110
writeRegister(0x08, 0x31); // Unknown - 37055123 to 37055258
writeRegister(0x0C, 0x02); // Unknown - 37055271 to 37055404
writeRegister(0x00, 0xFF); // CS0 - 37055420 to 37055559
writeRegister(0x01, 0xFF); // CS1 - 37055569 to 37055711
writeRegister(0x07, 0x1A); // Channel Selection - 37055725 to 37055864
writeRegister(0x0E, 0x5A); // ADDR - 37055875 to 37056014
writeRegister(0x0F, 0x00); // ADDR - 37056028 to 37056162
writeRegister(0x10, 0x5A); // ADDR - 37056176 to 37056310
writeRegister(0x11, 0x5A); // PEER - 37056324 to 37056459
writeRegister(0x12, 0x00); // PEER - 37056473 to 37056606
writeRegister(0x13, 0x5A); // PEER - 37056617 to 37056756
writeRegister(0x14, 0x1F); // TX Length - 37056770 to 37056905
writeRegister(0x02, 0x40); // Int1Msk - 37056919 to 37057052
writeRegister(0x03, 0x00); // Int2Msk - 37057062 to 37057202
writeRegister(0x00, 0xFF); // CS0 - 37057209 to 37057349
writeRegister(0x01, 0xFF); // CS1 - 37057359 to 37057499
writeRegister(0x16, 0xC0); // FIFO CTRL - 37057514 to 37057655
writeRegister(0x40, 0x05); // TX Buffer - 37057663 to 37057796
writeRegister(0x41, 0x09); // TX Buffer - 37057810 to 37057944
writeRegister(0x44, 0x23); // TX Buffer - 37057958 to 37058094
writeRegister(0x45, 0x01); // TX Buffer - 37058107 to 37058242
writeRegister(0x46, 0x13); // TX Buffer - 37058254 to 37058391
writeRegister(0x04, 0x07); // TX - 37058403 to 37058539
delay(12); // Delay 12181 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37070591 to 37070720
writeRegister(0x00, 0xFF); // CS0 - 37070734 to 37070873
writeRegister(0x01, 0xFF); // CS1 - 37070884 to 37071025
writeRegister(0x0B, 0x1D); // RC Ack Config - 37071039 to 37071179
writeRegister(0x16, 0x10); // FIFO CTRL - 37071188 to 37071326
writeRegister(0x00, 0xFF); // CS0 - 37071336 to 37071477
writeRegister(0x01, 0xFF); // CS1 - 37071490 to 37071626
writeRegister(0x07, 0x1A); // Channel Selection - 37071645 to 37071781
writeRegister(0x0E, 0x5A); // ADDR - 37071795 to 37071931
writeRegister(0x0F, 0x00); // ADDR - 37071944 to 37072079
writeRegister(0x10, 0x5A); // ADDR - 37072092 to 37072227
writeRegister(0x11, 0x5A); // PEER - 37072241 to 37072376
writeRegister(0x12, 0x00); // PEER - 37072390 to 37072523
writeRegister(0x13, 0x5A); // PEER - 37072537 to 37072674
writeRegister(0x04, 0x02); // RX Enable - 37072686 to 37072819
writeRegister(0x02, 0x80); // Int1Msk - 37072833 to 37072966
writeRegister(0x03, 0x00); // Int2Msk - 37072977 to 37073110
writeRegister(0x00, 0xFF); // CS0 - 37073124 to 37073267
writeRegister(0x01, 0xFF); // CS1 - 37073274 to 37073415
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37086493 to 37086626
writeRegister(0x00, 0xFF); // CS0 - 37086640 to 37086784
writeRegister(0x01, 0xFF); // CS1 - 37086790 to 37086931
writeRegister(0x0B, 0x0D); // RC Ack Config - 37086944 to 37087079
writeRegister(0x08, 0x31); // Unknown - 37087093 to 37087227
writeRegister(0x0C, 0x02); // Unknown - 37087241 to 37087375
writeRegister(0x00, 0xFF); // CS0 - 37087390 to 37087534
writeRegister(0x01, 0xFF); // CS1 - 37087540 to 37087681
writeRegister(0x07, 0x1A); // Channel Selection - 37087696 to 37087837
writeRegister(0x0E, 0x5A); // ADDR - 37087845 to 37087984
writeRegister(0x0F, 0x00); // ADDR - 37087998 to 37088132
writeRegister(0x10, 0x5A); // ADDR - 37088143 to 37088281
writeRegister(0x11, 0x5A); // PEER - 37088291 to 37088430
writeRegister(0x12, 0x00); // PEER - 37088444 to 37088577
writeRegister(0x13, 0x5A); // PEER - 37088587 to 37088726
writeRegister(0x14, 0x1F); // TX Length - 37088737 to 37088877
writeRegister(0x02, 0x40); // Int1Msk - 37088889 to 37089023
writeRegister(0x03, 0x00); // Int2Msk - 37089033 to 37089166
writeRegister(0x00, 0xFF); // CS0 - 37089180 to 37089321
writeRegister(0x01, 0xFF); // CS1 - 37089330 to 37089471
writeRegister(0x16, 0xC0); // FIFO CTRL - 37089485 to 37089619
writeRegister(0x40, 0x05); // TX Buffer - 37089633 to 37089768
writeRegister(0x41, 0x09); // TX Buffer - 37089781 to 37089916
writeRegister(0x44, 0x23); // TX Buffer - 37089929 to 37090063
writeRegister(0x45, 0x01); // TX Buffer - 37090077 to 37090211
writeRegister(0x46, 0x13); // TX Buffer - 37090225 to 37090360
writeRegister(0x04, 0x07); // TX - 37090374 to 37090508
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37102555 to 37102688
writeRegister(0x00, 0xFF); // CS0 - 37102698 to 37102839
writeRegister(0x01, 0xFF); // CS1 - 37102851 to 37102989
writeRegister(0x0B, 0x1D); // RC Ack Config - 37103003 to 37103142
writeRegister(0x16, 0x10); // FIFO CTRL - 37103156 to 37103290
writeRegister(0x00, 0xFF); // CS0 - 37103304 to 37103440
writeRegister(0x01, 0xFF); // CS1 - 37103454 to 37103595
writeRegister(0x07, 0x1A); // Channel Selection - 37103610 to 37103745
writeRegister(0x0E, 0x5A); // ADDR - 37103759 to 37103898
writeRegister(0x0F, 0x00); // ADDR - 37103909 to 37104049
writeRegister(0x10, 0x5A); // ADDR - 37104057 to 37104199
writeRegister(0x11, 0x5A); // PEER - 37104205 to 37104344
writeRegister(0x12, 0x00); // PEER - 37104354 to 37104487
writeRegister(0x13, 0x5A); // PEER - 37104501 to 37104643
writeRegister(0x04, 0x02); // RX Enable - 37104651 to 37104784
writeRegister(0x02, 0x80); // Int1Msk - 37104798 to 37104931
writeRegister(0x03, 0x00); // Int2Msk - 37104941 to 37105082
writeRegister(0x00, 0xFF); // CS0 - 37105088 to 37105229
writeRegister(0x01, 0xFF); // CS1 - 37105238 to 37105378
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37118610 to 37118743
writeRegister(0x00, 0xFF); // CS0 - 37118753 to 37118894
writeRegister(0x01, 0xFF); // CS1 - 37118907 to 37119043
writeRegister(0x0B, 0x0D); // RC Ack Config - 37119058 to 37119200
writeRegister(0x08, 0x31); // Unknown - 37119207 to 37119342
writeRegister(0x0C, 0x02); // Unknown - 37119355 to 37119488
writeRegister(0x00, 0xFF); // CS0 - 37119503 to 37119643
writeRegister(0x01, 0xFF); // CS1 - 37119657 to 37119793
writeRegister(0x07, 0x1A); // Channel Selection - 37119809 to 37119948
writeRegister(0x0E, 0x5A); // ADDR - 37119962 to 37120098
writeRegister(0x0F, 0x00); // ADDR - 37120112 to 37120246
writeRegister(0x10, 0x5A); // ADDR - 37120260 to 37120394
writeRegister(0x11, 0x5A); // PEER - 37120408 to 37120543
writeRegister(0x12, 0x00); // PEER - 37120557 to 37120690
writeRegister(0x13, 0x5A); // PEER - 37120704 to 37120840
writeRegister(0x14, 0x1F); // TX Length - 37120853 to 37120989
writeRegister(0x02, 0x40); // Int1Msk - 37121003 to 37121136
writeRegister(0x03, 0x00); // Int2Msk - 37121150 to 37121283
writeRegister(0x00, 0xFF); // CS0 - 37121293 to 37121434
writeRegister(0x01, 0xFF); // CS1 - 37121447 to 37121591
writeRegister(0x16, 0xC0); // FIFO CTRL - 37121598 to 37121736
writeRegister(0x40, 0x05); // TX Buffer - 37121747 to 37121888
writeRegister(0x41, 0x09); // TX Buffer - 37121894 to 37122028
writeRegister(0x44, 0x23); // TX Buffer - 37122042 to 37122178
writeRegister(0x45, 0x01); // TX Buffer - 37122190 to 37122326
writeRegister(0x46, 0x13); // TX Buffer - 37122338 to 37122475
writeRegister(0x04, 0x07); // TX - 37122487 to 37122623
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37134520 to 37134653
writeRegister(0x00, 0xFF); // CS0 - 37134667 to 37134804
writeRegister(0x01, 0xFF); // CS1 - 37134817 to 37134958
writeRegister(0x0B, 0x1D); // RC Ack Config - 37134972 to 37135109
writeRegister(0x16, 0x10); // FIFO CTRL - 37135121 to 37135256
writeRegister(0x00, 0xFF); // CS0 - 37135269 to 37135410
writeRegister(0x01, 0xFF); // CS1 - 37135419 to 37135559
writeRegister(0x07, 0x1A); // Channel Selection - 37135575 to 37135714
writeRegister(0x0E, 0x5A); // ADDR - 37135725 to 37135864
writeRegister(0x0F, 0x00); // ADDR - 37135878 to 37136012
writeRegister(0x10, 0x5A); // ADDR - 37136025 to 37136160
writeRegister(0x11, 0x5A); // PEER - 37136174 to 37136309
writeRegister(0x12, 0x00); // PEER - 37136323 to 37136456
writeRegister(0x13, 0x5A); // PEER - 37136466 to 37136607
writeRegister(0x04, 0x02); // RX Enable - 37136619 to 37136754
writeRegister(0x02, 0x80); // Int1Msk - 37136763 to 37136896
writeRegister(0x03, 0x00); // Int2Msk - 37136910 to 37137043
writeRegister(0x00, 0xFF); // CS0 - 37137057 to 37137194
writeRegister(0x01, 0xFF); // CS1 - 37137207 to 37137348
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37150576 to 37150708
writeRegister(0x00, 0xFF); // CS0 - 37150722 to 37150858
writeRegister(0x01, 0xFF); // CS1 - 37150872 to 37151012
writeRegister(0x0B, 0x0D); // RC Ack Config - 37151026 to 37151163
writeRegister(0x08, 0x31); // Unknown - 37151175 to 37151311
writeRegister(0x0C, 0x02); // Unknown - 37151323 to 37151457
writeRegister(0x00, 0xFF); // CS0 - 37151472 to 37151608
writeRegister(0x01, 0xFF); // CS1 - 37151622 to 37151762
writeRegister(0x07, 0x1A); // Channel Selection - 37151778 to 37151913
writeRegister(0x0E, 0x5A); // ADDR - 37151928 to 37152067
writeRegister(0x0F, 0x00); // ADDR - 37152077 to 37152215
writeRegister(0x10, 0x5A); // ADDR - 37152225 to 37152363
writeRegister(0x11, 0x5A); // PEER - 37152373 to 37152512
writeRegister(0x12, 0x00); // PEER - 37152522 to 37152656
writeRegister(0x13, 0x5A); // PEER - 37152669 to 37152808
writeRegister(0x14, 0x1F); // TX Length - 37152819 to 37152959
writeRegister(0x02, 0x40); // Int1Msk - 37152968 to 37153109
writeRegister(0x03, 0x00); // Int2Msk - 37153115 to 37153248
writeRegister(0x00, 0xFF); // CS0 - 37153262 to 37153406
writeRegister(0x01, 0xFF); // CS1 - 37153412 to 37153552
writeRegister(0x16, 0xC0); // FIFO CTRL - 37153567 to 37153702
writeRegister(0x40, 0x05); // TX Buffer - 37153715 to 37153850
writeRegister(0x41, 0x09); // TX Buffer - 37153863 to 37153998
writeRegister(0x44, 0x23); // TX Buffer - 37154007 to 37154145
writeRegister(0x45, 0x01); // TX Buffer - 37154156 to 37154293
writeRegister(0x46, 0x13); // TX Buffer - 37154304 to 37154442
writeRegister(0x04, 0x07); // TX - 37154453 to 37154590
delay(12); // Delay 12184 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37166637 to 37166774
writeRegister(0x00, 0xFF); // CS0 - 37166780 to 37166921
writeRegister(0x01, 0xFF); // CS1 - 37166930 to 37167070
writeRegister(0x0B, 0x1D); // RC Ack Config - 37167085 to 37167226
writeRegister(0x16, 0x10); // FIFO CTRL - 37167235 to 37167374
writeRegister(0x00, 0xFF); // CS0 - 37167383 to 37167522
writeRegister(0x01, 0xFF); // CS1 - 37167536 to 37167680
writeRegister(0x07, 0x1A); // Channel Selection - 37167692 to 37167827
writeRegister(0x0E, 0x5A); // ADDR - 37167842 to 37167977
writeRegister(0x0F, 0x00); // ADDR - 37167991 to 37168125
writeRegister(0x10, 0x5A); // ADDR - 37168139 to 37168274
writeRegister(0x11, 0x5A); // PEER - 37168287 to 37168423
writeRegister(0x12, 0x00); // PEER - 37168436 to 37168570
writeRegister(0x13, 0x5A); // PEER - 37168583 to 37168719
writeRegister(0x04, 0x02); // RX Enable - 37168733 to 37168866
writeRegister(0x02, 0x80); // Int1Msk - 37168880 to 37169013
writeRegister(0x03, 0x00); // Int2Msk - 37169023 to 37169157
writeRegister(0x00, 0xFF); // CS0 - 37169170 to 37169311
writeRegister(0x01, 0xFF); // CS1 - 37169320 to 37169460
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37182540 to 37182673
writeRegister(0x00, 0xFF); // CS0 - 37182686 to 37182830
writeRegister(0x01, 0xFF); // CS1 - 37182836 to 37182976
writeRegister(0x0B, 0x0D); // RC Ack Config - 37182991 to 37183127
writeRegister(0x08, 0x31); // Unknown - 37183140 to 37183275
writeRegister(0x0C, 0x02); // Unknown - 37183288 to 37183421
writeRegister(0x00, 0xFF); // CS0 - 37183437 to 37183580
writeRegister(0x01, 0xFF); // CS1 - 37183586 to 37183728
writeRegister(0x07, 0x1A); // Channel Selection - 37183742 to 37183881
writeRegister(0x0E, 0x5A); // ADDR - 37183892 to 37184031
writeRegister(0x0F, 0x00); // ADDR - 37184045 to 37184179
writeRegister(0x10, 0x5A); // ADDR - 37184189 to 37184327
writeRegister(0x11, 0x5A); // PEER - 37184338 to 37184476
writeRegister(0x12, 0x00); // PEER - 37184490 to 37184623
writeRegister(0x13, 0x5A); // PEER - 37184634 to 37184773
writeRegister(0x14, 0x1F); // TX Length - 37184783 to 37184922
writeRegister(0x02, 0x40); // Int1Msk - 37184936 to 37185069
writeRegister(0x03, 0x00); // Int2Msk - 37185079 to 37185213
writeRegister(0x00, 0xFF); // CS0 - 37185226 to 37185366
writeRegister(0x01, 0xFF); // CS1 - 37185376 to 37185516
writeRegister(0x16, 0xC0); // FIFO CTRL - 37185531 to 37185666
writeRegister(0x40, 0x05); // TX Buffer - 37185680 to 37185813
writeRegister(0x41, 0x09); // TX Buffer - 37185827 to 37185961
writeRegister(0x44, 0x23); // TX Buffer - 37185975 to 37186111
writeRegister(0x45, 0x01); // TX Buffer - 37186124 to 37186259
writeRegister(0x46, 0x13); // TX Buffer - 37186271 to 37186408
writeRegister(0x04, 0x07); // TX - 37186420 to 37186556
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37198601 to 37198734
writeRegister(0x00, 0xFF); // CS0 - 37198745 to 37198884
writeRegister(0x01, 0xFF); // CS1 - 37198898 to 37199042
writeRegister(0x0B, 0x1D); // RC Ack Config - 37199050 to 37199190
writeRegister(0x16, 0x10); // FIFO CTRL - 37199203 to 37199337
writeRegister(0x00, 0xFF); // CS0 - 37199351 to 37199488
writeRegister(0x01, 0xFF); // CS1 - 37199500 to 37199642
writeRegister(0x07, 0x1A); // Channel Selection - 37199656 to 37199791
writeRegister(0x0E, 0x5A); // ADDR - 37199806 to 37199945
writeRegister(0x0F, 0x00); // ADDR - 37199955 to 37200093
writeRegister(0x10, 0x5A); // ADDR - 37200103 to 37200241
writeRegister(0x11, 0x5A); // PEER - 37200252 to 37200390
writeRegister(0x12, 0x00); // PEER - 37200401 to 37200534
writeRegister(0x13, 0x5A); // PEER - 37200548 to 37200687
writeRegister(0x04, 0x02); // RX Enable - 37200697 to 37200830
writeRegister(0x02, 0x80); // Int1Msk - 37200844 to 37200977
writeRegister(0x03, 0x00); // Int2Msk - 37200991 to 37201124
writeRegister(0x00, 0xFF); // CS0 - 37201135 to 37201274
writeRegister(0x01, 0xFF); // CS1 - 37201288 to 37201426
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37214508 to 37214637
writeRegister(0x00, 0xFF); // CS0 - 37214651 to 37214790
writeRegister(0x01, 0xFF); // CS1 - 37214801 to 37214942
writeRegister(0x0B, 0x0D); // RC Ack Config - 37214955 to 37215090
writeRegister(0x08, 0x31); // Unknown - 37215104 to 37215238
writeRegister(0x0C, 0x02); // Unknown - 37215252 to 37215386
writeRegister(0x00, 0xFF); // CS0 - 37215401 to 37215540
writeRegister(0x01, 0xFF); // CS1 - 37215551 to 37215692
writeRegister(0x07, 0x1A); // Channel Selection - 37215707 to 37215845
writeRegister(0x0E, 0x5A); // ADDR - 37215860 to 37215995
writeRegister(0x0F, 0x00); // ADDR - 37216009 to 37216143
writeRegister(0x10, 0x5A); // ADDR - 37216157 to 37216292
writeRegister(0x11, 0x5A); // PEER - 37216305 to 37216441
writeRegister(0x12, 0x00); // PEER - 37216454 to 37216588
writeRegister(0x13, 0x5A); // PEER - 37216598 to 37216737
writeRegister(0x14, 0x1F); // TX Length - 37216751 to 37216888
writeRegister(0x02, 0x40); // Int1Msk - 37216900 to 37217033
writeRegister(0x03, 0x00); // Int2Msk - 37217047 to 37217180
writeRegister(0x00, 0xFF); // CS0 - 37217191 to 37217330
writeRegister(0x01, 0xFF); // CS1 - 37217344 to 37217482
writeRegister(0x16, 0xC0); // FIFO CTRL - 37217496 to 37217634
writeRegister(0x40, 0x05); // TX Buffer - 37217644 to 37217779
writeRegister(0x41, 0x09); // TX Buffer - 37217791 to 37217927
writeRegister(0x44, 0x23); // TX Buffer - 37217939 to 37218074
writeRegister(0x45, 0x01); // TX Buffer - 37218088 to 37218222
writeRegister(0x46, 0x13); // TX Buffer - 37218236 to 37218372
writeRegister(0x04, 0x07); // TX - 37218385 to 37218520
delay(12); // Delay 12179 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37230566 to 37230699
writeRegister(0x00, 0xFF); // CS0 - 37230712 to 37230850
writeRegister(0x01, 0xFF); // CS1 - 37230862 to 37231002
writeRegister(0x0B, 0x1D); // RC Ack Config - 37231018 to 37231153
writeRegister(0x16, 0x10); // FIFO CTRL - 37231167 to 37231301
writeRegister(0x00, 0xFF); // CS0 - 37231315 to 37231459
writeRegister(0x01, 0xFF); // CS1 - 37231465 to 37231606
writeRegister(0x07, 0x1A); // Channel Selection - 37231621 to 37231762
writeRegister(0x0E, 0x5A); // ADDR - 37231770 to 37231909
writeRegister(0x0F, 0x00); // ADDR - 37231923 to 37232057
writeRegister(0x10, 0x5A); // ADDR - 37232068 to 37232206
writeRegister(0x11, 0x5A); // PEER - 37232216 to 37232355
writeRegister(0x12, 0x00); // PEER - 37232368 to 37232502
writeRegister(0x13, 0x5A); // PEER - 37232512 to 37232651
writeRegister(0x04, 0x02); // RX Enable - 37232661 to 37232795
writeRegister(0x02, 0x80); // Int1Msk - 37232808 to 37232942
writeRegister(0x03, 0x00); // Int2Msk - 37232955 to 37233089
writeRegister(0x00, 0xFF); // CS0 - 37233099 to 37233240
writeRegister(0x01, 0xFF); // CS1 - 37233252 to 37233396
delay(13); // Delay 13358 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37246621 to 37246754
writeRegister(0x00, 0xFF); // CS0 - 37246764 to 37246905
writeRegister(0x01, 0xFF); // CS1 - 37246918 to 37247062
writeRegister(0x0B, 0x0D); // RC Ack Config - 37247069 to 37247207
writeRegister(0x08, 0x31); // Unknown - 37247217 to 37247355
writeRegister(0x0C, 0x02); // Unknown - 37247365 to 37247507
writeRegister(0x00, 0xFF); // CS0 - 37247514 to 37247655
writeRegister(0x01, 0xFF); // CS1 - 37247668 to 37247812
writeRegister(0x07, 0x1A); // Channel Selection - 37247823 to 37247959
writeRegister(0x0E, 0x5A); // ADDR - 37247973 to 37248112
writeRegister(0x0F, 0x00); // ADDR - 37248123 to 37248257
writeRegister(0x10, 0x5A); // ADDR - 37248271 to 37248405
writeRegister(0x11, 0x5A); // PEER - 37248419 to 37248558
writeRegister(0x12, 0x00); // PEER - 37248568 to 37248701
writeRegister(0x13, 0x5A); // PEER - 37248715 to 37248851
writeRegister(0x14, 0x1F); // TX Length - 37248864 to 37249003
writeRegister(0x02, 0x40); // Int1Msk - 37249014 to 37249147
writeRegister(0x03, 0x00); // Int2Msk - 37249161 to 37249294
writeRegister(0x00, 0xFF); // CS0 - 37249308 to 37249445
writeRegister(0x01, 0xFF); // CS1 - 37249458 to 37249599
writeRegister(0x16, 0xC0); // FIFO CTRL - 37249612 to 37249747
writeRegister(0x40, 0x05); // TX Buffer - 37249761 to 37249896
writeRegister(0x41, 0x09); // TX Buffer - 37249905 to 37250044
writeRegister(0x44, 0x23); // TX Buffer - 37250053 to 37250192
writeRegister(0x45, 0x01); // TX Buffer - 37250201 to 37250343
writeRegister(0x46, 0x13); // TX Buffer - 37250349 to 37250489
writeRegister(0x04, 0x07); // TX - 37250498 to 37250640
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37262531 to 37262664
writeRegister(0x00, 0xFF); // CS0 - 37262678 to 37262817
writeRegister(0x01, 0xFF); // CS1 - 37262828 to 37262969
writeRegister(0x0B, 0x1D); // RC Ack Config - 37262983 to 37263123
writeRegister(0x16, 0x10); // FIFO CTRL - 37263132 to 37263270
writeRegister(0x00, 0xFF); // CS0 - 37263280 to 37263421
writeRegister(0x01, 0xFF); // CS1 - 37263434 to 37263570
writeRegister(0x07, 0x1A); // Channel Selection - 37263586 to 37263726
writeRegister(0x0E, 0x5A); // ADDR - 37263739 to 37263875
writeRegister(0x0F, 0x00); // ADDR - 37263888 to 37264023
writeRegister(0x10, 0x5A); // ADDR - 37264036 to 37264171
writeRegister(0x11, 0x5A); // PEER - 37264185 to 37264320
writeRegister(0x12, 0x00); // PEER - 37264334 to 37264467
writeRegister(0x13, 0x5A); // PEER - 37264481 to 37264616
writeRegister(0x04, 0x02); // RX Enable - 37264630 to 37264763
writeRegister(0x02, 0x80); // Int1Msk - 37264777 to 37264910
writeRegister(0x03, 0x00); // Int2Msk - 37264921 to 37265054
writeRegister(0x00, 0xFF); // CS0 - 37265068 to 37265211
writeRegister(0x01, 0xFF); // CS1 - 37265218 to 37265359
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37278587 to 37278719
writeRegister(0x00, 0xFF); // CS0 - 37278733 to 37278877
writeRegister(0x01, 0xFF); // CS1 - 37278883 to 37279024
writeRegister(0x0B, 0x0D); // RC Ack Config - 37279037 to 37279172
writeRegister(0x08, 0x31); // Unknown - 37279186 to 37279320
writeRegister(0x0C, 0x02); // Unknown - 37279334 to 37279468
writeRegister(0x00, 0xFF); // CS0 - 37279483 to 37279627
writeRegister(0x01, 0xFF); // CS1 - 37279633 to 37279773
writeRegister(0x07, 0x1A); // Channel Selection - 37279789 to 37279927
writeRegister(0x0E, 0x5A); // ADDR - 37279938 to 37280078
writeRegister(0x0F, 0x00); // ADDR - 37280091 to 37280227
writeRegister(0x10, 0x5A); // ADDR - 37280239 to 37280374
writeRegister(0x11, 0x5A); // PEER - 37280388 to 37280523
writeRegister(0x12, 0x00); // PEER - 37280537 to 37280670
writeRegister(0x13, 0x5A); // PEER - 37280680 to 37280819
writeRegister(0x14, 0x1F); // TX Length - 37280833 to 37280970
writeRegister(0x02, 0x40); // Int1Msk - 37280982 to 37281116
writeRegister(0x03, 0x00); // Int2Msk - 37281126 to 37281259
writeRegister(0x00, 0xFF); // CS0 - 37281273 to 37281414
writeRegister(0x01, 0xFF); // CS1 - 37281423 to 37281564
writeRegister(0x16, 0xC0); // FIFO CTRL - 37281578 to 37281712
writeRegister(0x40, 0x05); // TX Buffer - 37281726 to 37281861
writeRegister(0x41, 0x09); // TX Buffer - 37281874 to 37282009
writeRegister(0x44, 0x23); // TX Buffer - 37282022 to 37282156
writeRegister(0x45, 0x01); // TX Buffer - 37282170 to 37282304
writeRegister(0x46, 0x13); // TX Buffer - 37282318 to 37282453
writeRegister(0x04, 0x07); // TX - 37282467 to 37282601
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37294648 to 37294781
writeRegister(0x00, 0xFF); // CS0 - 37294791 to 37294932
writeRegister(0x01, 0xFF); // CS1 - 37294944 to 37295089
writeRegister(0x0B, 0x1D); // RC Ack Config - 37295100 to 37295235
writeRegister(0x16, 0x10); // FIFO CTRL - 37295249 to 37295383
writeRegister(0x00, 0xFF); // CS0 - 37295397 to 37295533
writeRegister(0x01, 0xFF); // CS1 - 37295547 to 37295687
writeRegister(0x07, 0x1A); // Channel Selection - 37295703 to 37295838
writeRegister(0x0E, 0x5A); // ADDR - 37295852 to 37295992
writeRegister(0x0F, 0x00); // ADDR - 37296002 to 37296140
writeRegister(0x10, 0x5A); // ADDR - 37296150 to 37296288
writeRegister(0x11, 0x5A); // PEER - 37296298 to 37296437
writeRegister(0x12, 0x00); // PEER - 37296447 to 37296582
writeRegister(0x13, 0x5A); // PEER - 37296594 to 37296733
writeRegister(0x04, 0x02); // RX Enable - 37296744 to 37296877
writeRegister(0x02, 0x80); // Int1Msk - 37296891 to 37297024
writeRegister(0x03, 0x00); // Int2Msk - 37297038 to 37297171
writeRegister(0x00, 0xFF); // CS0 - 37297181 to 37297322
writeRegister(0x01, 0xFF); // CS1 - 37297335 to 37297471
delay(13); // Delay 13219 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37310554 to 37310690
writeRegister(0x00, 0xFF); // CS0 - 37310697 to 37310838
writeRegister(0x01, 0xFF); // CS1 - 37310847 to 37310987
writeRegister(0x0B, 0x0D); // RC Ack Config - 37311002 to 37311144
writeRegister(0x08, 0x31); // Unknown - 37311151 to 37311286
writeRegister(0x0C, 0x02); // Unknown - 37311298 to 37311432
writeRegister(0x00, 0xFF); // CS0 - 37311447 to 37311588
writeRegister(0x01, 0xFF); // CS1 - 37311597 to 37311737
writeRegister(0x07, 0x1A); // Channel Selection - 37311753 to 37311892
writeRegister(0x0E, 0x5A); // ADDR - 37311906 to 37312042
writeRegister(0x0F, 0x00); // ADDR - 37312056 to 37312190
writeRegister(0x10, 0x5A); // ADDR - 37312204 to 37312338
writeRegister(0x11, 0x5A); // PEER - 37312352 to 37312487
writeRegister(0x12, 0x00); // PEER - 37312501 to 37312634
writeRegister(0x13, 0x5A); // PEER - 37312648 to 37312784
writeRegister(0x14, 0x1F); // TX Length - 37312797 to 37312933
writeRegister(0x02, 0x40); // Int1Msk - 37312947 to 37313080
writeRegister(0x03, 0x00); // Int2Msk - 37313094 to 37313227
writeRegister(0x00, 0xFF); // CS0 - 37313237 to 37313378
writeRegister(0x01, 0xFF); // CS1 - 37313391 to 37313527
writeRegister(0x16, 0xC0); // FIFO CTRL - 37313542 to 37313680
writeRegister(0x40, 0x05); // TX Buffer - 37313691 to 37313824
writeRegister(0x41, 0x09); // TX Buffer - 37313838 to 37313972
writeRegister(0x44, 0x23); // TX Buffer - 37313986 to 37314122
writeRegister(0x45, 0x01); // TX Buffer - 37314134 to 37314270
writeRegister(0x46, 0x13); // TX Buffer - 37314282 to 37314419
writeRegister(0x04, 0x07); // TX - 37314431 to 37314567
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37326612 to 37326745
writeRegister(0x00, 0xFF); // CS0 - 37326759 to 37326895
writeRegister(0x01, 0xFF); // CS1 - 37326909 to 37327050
writeRegister(0x0B, 0x1D); // RC Ack Config - 37327064 to 37327201
writeRegister(0x16, 0x10); // FIFO CTRL - 37327213 to 37327348
writeRegister(0x00, 0xFF); // CS0 - 37327361 to 37327505
writeRegister(0x01, 0xFF); // CS1 - 37327511 to 37327651
writeRegister(0x07, 0x1A); // Channel Selection - 37327667 to 37327806
writeRegister(0x0E, 0x5A); // ADDR - 37327817 to 37327956
writeRegister(0x0F, 0x00); // ADDR - 37327970 to 37328104
writeRegister(0x10, 0x5A); // ADDR - 37328114 to 37328252
writeRegister(0x11, 0x5A); // PEER - 37328263 to 37328401
writeRegister(0x12, 0x00); // PEER - 37328415 to 37328548
writeRegister(0x13, 0x5A); // PEER - 37328559 to 37328698
writeRegister(0x04, 0x02); // RX Enable - 37328708 to 37328849
writeRegister(0x02, 0x80); // Int1Msk - 37328855 to 37328988
writeRegister(0x03, 0x00); // Int2Msk - 37329002 to 37329135
writeRegister(0x00, 0xFF); // CS0 - 37329146 to 37329285
writeRegister(0x01, 0xFF); // CS1 - 37329299 to 37329443
delay(13); // Delay 13208 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37342519 to 37342651
writeRegister(0x00, 0xFF); // CS0 - 37342662 to 37342801
writeRegister(0x01, 0xFF); // CS1 - 37342815 to 37342959
writeRegister(0x0B, 0x0D); // RC Ack Config - 37342966 to 37343106
writeRegister(0x08, 0x31); // Unknown - 37343115 to 37343255
writeRegister(0x0C, 0x02); // Unknown - 37343263 to 37343398
writeRegister(0x00, 0xFF); // CS0 - 37343412 to 37343551
writeRegister(0x01, 0xFF); // CS1 - 37343565 to 37343709
writeRegister(0x07, 0x1A); // Channel Selection - 37343721 to 37343856
writeRegister(0x0E, 0x5A); // ADDR - 37343871 to 37344006
writeRegister(0x0F, 0x00); // ADDR - 37344020 to 37344154
writeRegister(0x10, 0x5A); // ADDR - 37344168 to 37344303
writeRegister(0x11, 0x5A); // PEER - 37344316 to 37344453
writeRegister(0x12, 0x00); // PEER - 37344465 to 37344600
writeRegister(0x13, 0x5A); // PEER - 37344612 to 37344748
writeRegister(0x14, 0x1F); // TX Length - 37344762 to 37344905
writeRegister(0x02, 0x40); // Int1Msk - 37344911 to 37345044
writeRegister(0x03, 0x00); // Int2Msk - 37345058 to 37345191
writeRegister(0x00, 0xFF); // CS0 - 37345205 to 37345341
writeRegister(0x01, 0xFF); // CS1 - 37345355 to 37345495
writeRegister(0x16, 0xC0); // FIFO CTRL - 37345510 to 37345646
writeRegister(0x40, 0x05); // TX Buffer - 37345658 to 37345793
writeRegister(0x41, 0x09); // TX Buffer - 37345802 to 37345944
writeRegister(0x44, 0x23); // TX Buffer - 37345950 to 37346092
writeRegister(0x45, 0x01); // TX Buffer - 37346099 to 37346234
writeRegister(0x46, 0x13); // TX Buffer - 37346247 to 37346389
writeRegister(0x04, 0x07); // TX - 37346396 to 37346531
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37358577 to 37358709
writeRegister(0x00, 0xFF); // CS0 - 37358723 to 37358867
writeRegister(0x01, 0xFF); // CS1 - 37358873 to 37359013
writeRegister(0x0B, 0x1D); // RC Ack Config - 37359028 to 37359172
writeRegister(0x16, 0x10); // FIFO CTRL - 37359178 to 37359312
writeRegister(0x00, 0xFF); // CS0 - 37359326 to 37359465
writeRegister(0x01, 0xFF); // CS1 - 37359476 to 37359617
writeRegister(0x07, 0x1A); // Channel Selection - 37359631 to 37359770
writeRegister(0x0E, 0x5A); // ADDR - 37359785 to 37359920
writeRegister(0x0F, 0x00); // ADDR - 37359934 to 37360068
writeRegister(0x10, 0x5A); // ADDR - 37360082 to 37360217
writeRegister(0x11, 0x5A); // PEER - 37360230 to 37360366
writeRegister(0x12, 0x00); // PEER - 37360379 to 37360513
writeRegister(0x13, 0x5A); // PEER - 37360523 to 37360662
writeRegister(0x04, 0x02); // RX Enable - 37360676 to 37360809
writeRegister(0x02, 0x80); // Int1Msk - 37360819 to 37360953
writeRegister(0x03, 0x00); // Int2Msk - 37360966 to 37361101
writeRegister(0x00, 0xFF); // CS0 - 37361113 to 37361249
writeRegister(0x01, 0xFF); // CS1 - 37361263 to 37361403
delay(13); // Delay 13361 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37374631 to 37374764
writeRegister(0x00, 0xFF); // CS0 - 37374778 to 37374914
writeRegister(0x01, 0xFF); // CS1 - 37374928 to 37375069
writeRegister(0x0B, 0x0D); // RC Ack Config - 37375079 to 37375217
writeRegister(0x08, 0x31); // Unknown - 37375231 to 37375365
writeRegister(0x0C, 0x02); // Unknown - 37375376 to 37375513
writeRegister(0x00, 0xFF); // CS0 - 37375528 to 37375664
writeRegister(0x01, 0xFF); // CS1 - 37375678 to 37375819
writeRegister(0x07, 0x1A); // Channel Selection - 37375834 to 37375969
writeRegister(0x0E, 0x5A); // ADDR - 37375983 to 37376122
writeRegister(0x0F, 0x00); // ADDR - 37376133 to 37376270
writeRegister(0x10, 0x5A); // ADDR - 37376281 to 37376419
writeRegister(0x11, 0x5A); // PEER - 37376429 to 37376568
writeRegister(0x12, 0x00); // PEER - 37376578 to 37376711
writeRegister(0x13, 0x5A); // PEER - 37376725 to 37376864
writeRegister(0x14, 0x1F); // TX Length - 37376874 to 37377015
writeRegister(0x02, 0x40); // Int1Msk - 37377024 to 37377157
writeRegister(0x03, 0x00); // Int2Msk - 37377171 to 37377304
writeRegister(0x00, 0xFF); // CS0 - 37377318 to 37377454
writeRegister(0x01, 0xFF); // CS1 - 37377468 to 37377609
writeRegister(0x16, 0xC0); // FIFO CTRL - 37377623 to 37377757
writeRegister(0x40, 0x05); // TX Buffer - 37377771 to 37377906
writeRegister(0x41, 0x09); // TX Buffer - 37377918 to 37378054
writeRegister(0x44, 0x23); // TX Buffer - 37378063 to 37378201
writeRegister(0x45, 0x01); // TX Buffer - 37378211 to 37378349
writeRegister(0x46, 0x13); // TX Buffer - 37378359 to 37378498
writeRegister(0x04, 0x07); // TX - 37378508 to 37378647
delay(12); // Delay 12033 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37390545 to 37390680
writeRegister(0x00, 0xFF); // CS0 - 37390688 to 37390827
writeRegister(0x01, 0xFF); // CS1 - 37390838 to 37390979
writeRegister(0x0B, 0x1D); // RC Ack Config - 37390993 to 37391132
writeRegister(0x16, 0x10); // FIFO CTRL - 37391142 to 37391280
writeRegister(0x00, 0xFF); // CS0 - 37391290 to 37391431
writeRegister(0x01, 0xFF); // CS1 - 37391444 to 37391588
writeRegister(0x07, 0x1A); // Channel Selection - 37391599 to 37391735
writeRegister(0x0E, 0x5A); // ADDR - 37391749 to 37391885
writeRegister(0x0F, 0x00); // ADDR - 37391899 to 37392033
writeRegister(0x10, 0x5A); // ADDR - 37392047 to 37392181
writeRegister(0x11, 0x5A); // PEER - 37392195 to 37392330
writeRegister(0x12, 0x00); // PEER - 37392344 to 37392477
writeRegister(0x13, 0x5A); // PEER - 37392491 to 37392627
writeRegister(0x04, 0x02); // RX Enable - 37392640 to 37392774
writeRegister(0x02, 0x80); // Int1Msk - 37392787 to 37392922
writeRegister(0x03, 0x00); // Int2Msk - 37392931 to 37393064
writeRegister(0x00, 0xFF); // CS0 - 37393078 to 37393217
writeRegister(0x01, 0xFF); // CS1 - 37393228 to 37393369
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37406597 to 37406729
writeRegister(0x00, 0xFF); // CS0 - 37406743 to 37406884
writeRegister(0x01, 0xFF); // CS1 - 37406893 to 37407033
writeRegister(0x0B, 0x0D); // RC Ack Config - 37407047 to 37407184
writeRegister(0x08, 0x31); // Unknown - 37407196 to 37407332
writeRegister(0x0C, 0x02); // Unknown - 37407344 to 37407478
writeRegister(0x00, 0xFF); // CS0 - 37407493 to 37407634
writeRegister(0x01, 0xFF); // CS1 - 37407643 to 37407783
writeRegister(0x07, 0x1A); // Channel Selection - 37407799 to 37407939
writeRegister(0x0E, 0x5A); // ADDR - 37407952 to 37408088
writeRegister(0x0F, 0x00); // ADDR - 37408101 to 37408236
writeRegister(0x10, 0x5A); // ADDR - 37408249 to 37408384
writeRegister(0x11, 0x5A); // PEER - 37408398 to 37408533
writeRegister(0x12, 0x00); // PEER - 37408547 to 37408680
writeRegister(0x13, 0x5A); // PEER - 37408690 to 37408829
writeRegister(0x14, 0x1F); // TX Length - 37408843 to 37408980
writeRegister(0x02, 0x40); // Int1Msk - 37408993 to 37409126
writeRegister(0x03, 0x00); // Int2Msk - 37409140 to 37409273
writeRegister(0x00, 0xFF); // CS0 - 37409283 to 37409424
writeRegister(0x01, 0xFF); // CS1 - 37409436 to 37409573
writeRegister(0x16, 0xC0); // FIFO CTRL - 37409588 to 37409726
writeRegister(0x40, 0x05); // TX Buffer - 37409736 to 37409870
writeRegister(0x41, 0x09); // TX Buffer - 37409884 to 37410019
writeRegister(0x44, 0x23); // TX Buffer - 37410032 to 37410166
writeRegister(0x45, 0x01); // TX Buffer - 37410180 to 37410314
writeRegister(0x46, 0x13); // TX Buffer - 37410328 to 37410463
writeRegister(0x04, 0x07); // TX - 37410477 to 37410611
delay(12); // Delay 12043 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37422520 to 37422654
writeRegister(0x00, 0xFF); // CS0 - 37422666 to 37422807
writeRegister(0x01, 0xFF); // CS1 - 37422816 to 37422956
writeRegister(0x0B, 0x1D); // RC Ack Config - 37422971 to 37423112
writeRegister(0x16, 0x10); // FIFO CTRL - 37423121 to 37423260
writeRegister(0x00, 0xFF); // CS0 - 37423269 to 37423408
writeRegister(0x01, 0xFF); // CS1 - 37423422 to 37423560
writeRegister(0x07, 0x1A); // Channel Selection - 37423575 to 37423713
writeRegister(0x0E, 0x5A); // ADDR - 37423728 to 37423863
writeRegister(0x0F, 0x00); // ADDR - 37423877 to 37424011
writeRegister(0x10, 0x5A); // ADDR - 37424025 to 37424160
writeRegister(0x11, 0x5A); // PEER - 37424173 to 37424309
writeRegister(0x12, 0x00); // PEER - 37424322 to 37424456
writeRegister(0x13, 0x5A); // PEER - 37424469 to 37424605
writeRegister(0x04, 0x02); // RX Enable - 37424619 to 37424752
writeRegister(0x02, 0x80); // Int1Msk - 37424766 to 37424899
writeRegister(0x03, 0x00); // Int2Msk - 37424909 to 37425043
writeRegister(0x00, 0xFF); // CS0 - 37425056 to 37425200
writeRegister(0x01, 0xFF); // CS1 - 37425206 to 37425346
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37438575 to 37438708
writeRegister(0x00, 0xFF); // CS0 - 37438722 to 37438865
writeRegister(0x01, 0xFF); // CS1 - 37438872 to 37439013
writeRegister(0x0B, 0x0D); // RC Ack Config - 37439026 to 37439161
writeRegister(0x08, 0x31); // Unknown - 37439175 to 37439309
writeRegister(0x0C, 0x02); // Unknown - 37439323 to 37439458
writeRegister(0x00, 0xFF); // CS0 - 37439472 to 37439615
writeRegister(0x01, 0xFF); // CS1 - 37439622 to 37439763
writeRegister(0x07, 0x1A); // Channel Selection - 37439777 to 37439916
writeRegister(0x0E, 0x5A); // ADDR - 37439927 to 37440066
writeRegister(0x0F, 0x00); // ADDR - 37440080 to 37440214
writeRegister(0x10, 0x5A); // ADDR - 37440228 to 37440363
writeRegister(0x11, 0x5A); // PEER - 37440376 to 37440513
writeRegister(0x12, 0x00); // PEER - 37440525 to 37440660
writeRegister(0x13, 0x5A); // PEER - 37440669 to 37440808
writeRegister(0x14, 0x1F); // TX Length - 37440822 to 37440957
writeRegister(0x02, 0x40); // Int1Msk - 37440971 to 37441104
writeRegister(0x03, 0x00); // Int2Msk - 37441115 to 37441248
writeRegister(0x00, 0xFF); // CS0 - 37441262 to 37441401
writeRegister(0x01, 0xFF); // CS1 - 37441412 to 37441553
writeRegister(0x16, 0xC0); // FIFO CTRL - 37441566 to 37441701
writeRegister(0x40, 0x05); // TX Buffer - 37441715 to 37441850
writeRegister(0x41, 0x09); // TX Buffer - 37441862 to 37441998
writeRegister(0x44, 0x23); // TX Buffer - 37442010 to 37442146
writeRegister(0x45, 0x01); // TX Buffer - 37442159 to 37442294
writeRegister(0x46, 0x13); // TX Buffer - 37442307 to 37442443
writeRegister(0x04, 0x07); // TX - 37442456 to 37442591
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37454637 to 37454769
writeRegister(0x00, 0xFF); // CS0 - 37454780 to 37454919
writeRegister(0x01, 0xFF); // CS1 - 37454933 to 37455077
writeRegister(0x0B, 0x1D); // RC Ack Config - 37455088 to 37455224
writeRegister(0x16, 0x10); // FIFO CTRL - 37455238 to 37455372
writeRegister(0x00, 0xFF); // CS0 - 37455386 to 37455523
writeRegister(0x01, 0xFF); // CS1 - 37455536 to 37455677
writeRegister(0x07, 0x1A); // Channel Selection - 37455691 to 37455827
writeRegister(0x0E, 0x5A); // ADDR - 37455841 to 37455980
writeRegister(0x0F, 0x00); // ADDR - 37455991 to 37456128
writeRegister(0x10, 0x5A); // ADDR - 37456139 to 37456277
writeRegister(0x11, 0x5A); // PEER - 37456287 to 37456426
writeRegister(0x12, 0x00); // PEER - 37456436 to 37456569
writeRegister(0x13, 0x5A); // PEER - 37456583 to 37456722
writeRegister(0x04, 0x02); // RX Enable - 37456732 to 37456867
writeRegister(0x02, 0x80); // Int1Msk - 37456879 to 37457014
writeRegister(0x03, 0x00); // Int2Msk - 37457026 to 37457161
writeRegister(0x00, 0xFF); // CS0 - 37457170 to 37457309
writeRegister(0x01, 0xFF); // CS1 - 37457323 to 37457461
delay(13); // Delay 13219 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37470543 to 37470680
writeRegister(0x00, 0xFF); // CS0 - 37470686 to 37470827
writeRegister(0x01, 0xFF); // CS1 - 37470836 to 37470977
writeRegister(0x0B, 0x0D); // RC Ack Config - 37470990 to 37471133
writeRegister(0x08, 0x31); // Unknown - 37471139 to 37471273
writeRegister(0x0C, 0x02); // Unknown - 37471287 to 37471421
writeRegister(0x00, 0xFF); // CS0 - 37471436 to 37471577
writeRegister(0x01, 0xFF); // CS1 - 37471586 to 37471726
writeRegister(0x07, 0x1A); // Channel Selection - 37471742 to 37471880
writeRegister(0x0E, 0x5A); // ADDR - 37471895 to 37472032
writeRegister(0x0F, 0x00); // ADDR - 37472044 to 37472178
writeRegister(0x10, 0x5A); // ADDR - 37472192 to 37472327
writeRegister(0x11, 0x5A); // PEER - 37472341 to 37472476
writeRegister(0x12, 0x00); // PEER - 37472490 to 37472623
writeRegister(0x13, 0x5A); // PEER - 37472637 to 37472772
writeRegister(0x14, 0x1F); // TX Length - 37472786 to 37472923
writeRegister(0x02, 0x40); // Int1Msk - 37472935 to 37473069
writeRegister(0x03, 0x00); // Int2Msk - 37473082 to 37473216
writeRegister(0x00, 0xFF); // CS0 - 37473226 to 37473367
writeRegister(0x01, 0xFF); // CS1 - 37473379 to 37473517
writeRegister(0x16, 0xC0); // FIFO CTRL - 37473531 to 37473669
writeRegister(0x40, 0x05); // TX Buffer - 37473679 to 37473814
writeRegister(0x41, 0x09); // TX Buffer - 37473827 to 37473962
writeRegister(0x44, 0x23); // TX Buffer - 37473975 to 37474109
writeRegister(0x45, 0x01); // TX Buffer - 37474123 to 37474257
writeRegister(0x46, 0x13); // TX Buffer - 37474271 to 37474406
writeRegister(0x04, 0x07); // TX - 37474420 to 37474554
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37486601 to 37486734
writeRegister(0x00, 0xFF); // CS0 - 37486748 to 37486885
writeRegister(0x01, 0xFF); // CS1 - 37486897 to 37487039
writeRegister(0x0B, 0x1D); // RC Ack Config - 37487053 to 37487188
writeRegister(0x16, 0x10); // FIFO CTRL - 37487202 to 37487336
writeRegister(0x00, 0xFF); // CS0 - 37487350 to 37487494
writeRegister(0x01, 0xFF); // CS1 - 37487500 to 37487640
writeRegister(0x07, 0x1A); // Channel Selection - 37487656 to 37487794
writeRegister(0x0E, 0x5A); // ADDR - 37487805 to 37487945
writeRegister(0x0F, 0x00); // ADDR - 37487958 to 37488094
writeRegister(0x10, 0x5A); // ADDR - 37488103 to 37488241
writeRegister(0x11, 0x5A); // PEER - 37488251 to 37488390
writeRegister(0x12, 0x00); // PEER - 37488404 to 37488537
writeRegister(0x13, 0x5A); // PEER - 37488547 to 37488686
writeRegister(0x04, 0x02); // RX Enable - 37488697 to 37488836
writeRegister(0x02, 0x80); // Int1Msk - 37488844 to 37488977
writeRegister(0x03, 0x00); // Int2Msk - 37488991 to 37489124
writeRegister(0x00, 0xFF); // CS0 - 37489134 to 37489275
writeRegister(0x01, 0xFF); // CS1 - 37489287 to 37489432
delay(13); // Delay 13357 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37502656 to 37502789
writeRegister(0x00, 0xFF); // CS0 - 37502803 to 37502939
writeRegister(0x01, 0xFF); // CS1 - 37502953 to 37503094
writeRegister(0x0B, 0x0D); // RC Ack Config - 37503104 to 37503242
writeRegister(0x08, 0x31); // Unknown - 37503256 to 37503390
writeRegister(0x0C, 0x02); // Unknown - 37503401 to 37503538
writeRegister(0x00, 0xFF); // CS0 - 37503553 to 37503689
writeRegister(0x01, 0xFF); // CS1 - 37503703 to 37503844
writeRegister(0x07, 0x1A); // Channel Selection - 37503859 to 37503994
writeRegister(0x0E, 0x5A); // ADDR - 37504008 to 37504147
writeRegister(0x0F, 0x00); // ADDR - 37504158 to 37504298
writeRegister(0x10, 0x5A); // ADDR - 37504306 to 37504448
writeRegister(0x11, 0x5A); // PEER - 37504454 to 37504593
writeRegister(0x12, 0x00); // PEER - 37504603 to 37504736
writeRegister(0x13, 0x5A); // PEER - 37504750 to 37504892
writeRegister(0x14, 0x1F); // TX Length - 37504900 to 37505040
writeRegister(0x02, 0x40); // Int1Msk - 37505049 to 37505182
writeRegister(0x03, 0x00); // Int2Msk - 37505196 to 37505329
writeRegister(0x00, 0xFF); // CS0 - 37505343 to 37505479
writeRegister(0x01, 0xFF); // CS1 - 37505493 to 37505634
writeRegister(0x16, 0xC0); // FIFO CTRL - 37505648 to 37505782
writeRegister(0x40, 0x05); // TX Buffer - 37505796 to 37505931
writeRegister(0x41, 0x09); // TX Buffer - 37505940 to 37506079
writeRegister(0x44, 0x23); // TX Buffer - 37506088 to 37506226
writeRegister(0x45, 0x01); // TX Buffer - 37506237 to 37506378
writeRegister(0x46, 0x13); // TX Buffer - 37506384 to 37506523
writeRegister(0x04, 0x07); // TX - 37506533 to 37506675
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37518570 to 37518699
writeRegister(0x00, 0xFF); // CS0 - 37518713 to 37518852
writeRegister(0x01, 0xFF); // CS1 - 37518863 to 37519004
writeRegister(0x0B, 0x1D); // RC Ack Config - 37519018 to 37519157
writeRegister(0x16, 0x10); // FIFO CTRL - 37519167 to 37519305
writeRegister(0x00, 0xFF); // CS0 - 37519315 to 37519456
writeRegister(0x01, 0xFF); // CS1 - 37519469 to 37519605
writeRegister(0x07, 0x1A); // Channel Selection - 37519624 to 37519760
writeRegister(0x0E, 0x5A); // ADDR - 37519774 to 37519910
writeRegister(0x0F, 0x00); // ADDR - 37519924 to 37520058
writeRegister(0x10, 0x5A); // ADDR - 37520072 to 37520206
writeRegister(0x11, 0x5A); // PEER - 37520220 to 37520355
writeRegister(0x12, 0x00); // PEER - 37520369 to 37520502
writeRegister(0x13, 0x5A); // PEER - 37520516 to 37520652
writeRegister(0x04, 0x02); // RX Enable - 37520665 to 37520799
writeRegister(0x02, 0x80); // Int1Msk - 37520812 to 37520946
writeRegister(0x03, 0x00); // Int2Msk - 37520956 to 37521089
writeRegister(0x00, 0xFF); // CS0 - 37521103 to 37521245
writeRegister(0x01, 0xFF); // CS1 - 37521253 to 37521394
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37534622 to 37534754
writeRegister(0x00, 0xFF); // CS0 - 37534768 to 37534909
writeRegister(0x01, 0xFF); // CS1 - 37534918 to 37535058
writeRegister(0x0B, 0x0D); // RC Ack Config - 37535072 to 37535209
writeRegister(0x08, 0x31); // Unknown - 37535221 to 37535357
writeRegister(0x0C, 0x02); // Unknown - 37535369 to 37535503
writeRegister(0x00, 0xFF); // CS0 - 37535518 to 37535659
writeRegister(0x01, 0xFF); // CS1 - 37535668 to 37535808
writeRegister(0x07, 0x1A); // Channel Selection - 37535824 to 37535963
writeRegister(0x0E, 0x5A); // ADDR - 37535974 to 37536113
writeRegister(0x0F, 0x00); // ADDR - 37536126 to 37536261
writeRegister(0x10, 0x5A); // ADDR - 37536274 to 37536409
writeRegister(0x11, 0x5A); // PEER - 37536423 to 37536558
writeRegister(0x12, 0x00); // PEER - 37536572 to 37536705
writeRegister(0x13, 0x5A); // PEER - 37536715 to 37536856
writeRegister(0x14, 0x1F); // TX Length - 37536868 to 37537005
writeRegister(0x02, 0x40); // Int1Msk - 37537018 to 37537151
writeRegister(0x03, 0x00); // Int2Msk - 37537161 to 37537302
writeRegister(0x00, 0xFF); // CS0 - 37537308 to 37537449
writeRegister(0x01, 0xFF); // CS1 - 37537458 to 37537598
writeRegister(0x16, 0xC0); // FIFO CTRL - 37537613 to 37537754
writeRegister(0x40, 0x05); // TX Buffer - 37537761 to 37537895
writeRegister(0x41, 0x09); // TX Buffer - 37537909 to 37538043
writeRegister(0x44, 0x23); // TX Buffer - 37538057 to 37538193
writeRegister(0x45, 0x01); // TX Buffer - 37538205 to 37538339
writeRegister(0x46, 0x13); // TX Buffer - 37538353 to 37538488
writeRegister(0x04, 0x07); // TX - 37538502 to 37538636
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37550535 to 37550668
writeRegister(0x00, 0xFF); // CS0 - 37550682 to 37550819
writeRegister(0x01, 0xFF); // CS1 - 37550831 to 37550973
writeRegister(0x0B, 0x1D); // RC Ack Config - 37550987 to 37551122
writeRegister(0x16, 0x10); // FIFO CTRL - 37551136 to 37551270
writeRegister(0x00, 0xFF); // CS0 - 37551284 to 37551420
writeRegister(0x01, 0xFF); // CS1 - 37551434 to 37551574
writeRegister(0x07, 0x1A); // Channel Selection - 37551590 to 37551725
writeRegister(0x0E, 0x5A); // ADDR - 37551739 to 37551879
writeRegister(0x0F, 0x00); // ADDR - 37551889 to 37552028
writeRegister(0x10, 0x5A); // ADDR - 37552037 to 37552175
writeRegister(0x11, 0x5A); // PEER - 37552185 to 37552324
writeRegister(0x12, 0x00); // PEER - 37552334 to 37552475
writeRegister(0x13, 0x5A); // PEER - 37552481 to 37552620
writeRegister(0x04, 0x02); // RX Enable - 37552631 to 37552764
writeRegister(0x02, 0x80); // Int1Msk - 37552778 to 37552911
writeRegister(0x03, 0x00); // Int2Msk - 37552925 to 37553058
writeRegister(0x00, 0xFF); // CS0 - 37553068 to 37553209
writeRegister(0x01, 0xFF); // CS1 - 37553222 to 37553366
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37566593 to 37566726
writeRegister(0x00, 0xFF); // CS0 - 37566740 to 37566879
writeRegister(0x01, 0xFF); // CS1 - 37566890 to 37567031
writeRegister(0x0B, 0x0D); // RC Ack Config - 37567044 to 37567179
writeRegister(0x08, 0x31); // Unknown - 37567193 to 37567328
writeRegister(0x0C, 0x02); // Unknown - 37567341 to 37567474
writeRegister(0x00, 0xFF); // CS0 - 37567490 to 37567629
writeRegister(0x01, 0xFF); // CS1 - 37567640 to 37567781
writeRegister(0x07, 0x1A); // Channel Selection - 37567795 to 37567934
writeRegister(0x0E, 0x5A); // ADDR - 37567948 to 37568084
writeRegister(0x0F, 0x00); // ADDR - 37568098 to 37568232
writeRegister(0x10, 0x5A); // ADDR - 37568246 to 37568381
writeRegister(0x11, 0x5A); // PEER - 37568394 to 37568529
writeRegister(0x12, 0x00); // PEER - 37568543 to 37568676
writeRegister(0x13, 0x5A); // PEER - 37568687 to 37568826
writeRegister(0x14, 0x1F); // TX Length - 37568840 to 37568975
writeRegister(0x02, 0x40); // Int1Msk - 37568989 to 37569122
writeRegister(0x03, 0x00); // Int2Msk - 37569136 to 37569269
writeRegister(0x00, 0xFF); // CS0 - 37569280 to 37569419
writeRegister(0x01, 0xFF); // CS1 - 37569433 to 37569571
writeRegister(0x16, 0xC0); // FIFO CTRL - 37569584 to 37569722
writeRegister(0x40, 0x05); // TX Buffer - 37569733 to 37569868
writeRegister(0x41, 0x09); // TX Buffer - 37569880 to 37570014
writeRegister(0x44, 0x23); // TX Buffer - 37570028 to 37570164
writeRegister(0x45, 0x01); // TX Buffer - 37570177 to 37570312
writeRegister(0x46, 0x13); // TX Buffer - 37570325 to 37570461
writeRegister(0x04, 0x07); // TX - 37570474 to 37570609
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37582655 to 37582787
writeRegister(0x00, 0xFF); // CS0 - 37582801 to 37582937
writeRegister(0x01, 0xFF); // CS1 - 37582951 to 37583091
writeRegister(0x0B, 0x1D); // RC Ack Config - 37583106 to 37583243
writeRegister(0x16, 0x10); // FIFO CTRL - 37583256 to 37583390
writeRegister(0x00, 0xFF); // CS0 - 37583404 to 37583541
writeRegister(0x01, 0xFF); // CS1 - 37583554 to 37583695
writeRegister(0x07, 0x1A); // Channel Selection - 37583709 to 37583845
writeRegister(0x0E, 0x5A); // ADDR - 37583859 to 37583998
writeRegister(0x0F, 0x00); // ADDR - 37584009 to 37584146
writeRegister(0x10, 0x5A); // ADDR - 37584156 to 37584295
writeRegister(0x11, 0x5A); // PEER - 37584305 to 37584445
writeRegister(0x12, 0x00); // PEER - 37584454 to 37584595
writeRegister(0x13, 0x5A); // PEER - 37584601 to 37584740
writeRegister(0x04, 0x02); // RX Enable - 37584750 to 37584885
writeRegister(0x02, 0x80); // Int1Msk - 37584897 to 37585032
writeRegister(0x03, 0x00); // Int2Msk - 37585044 to 37585177
writeRegister(0x00, 0xFF); // CS0 - 37585188 to 37585327
writeRegister(0x01, 0xFF); // CS1 - 37585341 to 37585485
delay(13); // Delay 13209 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37598561 to 37598694
writeRegister(0x00, 0xFF); // CS0 - 37598704 to 37598845
writeRegister(0x01, 0xFF); // CS1 - 37598857 to 37598995
writeRegister(0x0B, 0x0D); // RC Ack Config - 37599008 to 37599151
writeRegister(0x08, 0x31); // Unknown - 37599157 to 37599299
writeRegister(0x0C, 0x02); // Unknown - 37599305 to 37599439
writeRegister(0x00, 0xFF); // CS0 - 37599454 to 37599595
writeRegister(0x01, 0xFF); // CS1 - 37599607 to 37599745
writeRegister(0x07, 0x1A); // Channel Selection - 37599760 to 37599898
writeRegister(0x0E, 0x5A); // ADDR - 37599913 to 37600048
writeRegister(0x0F, 0x00); // ADDR - 37600062 to 37600196
writeRegister(0x10, 0x5A); // ADDR - 37600210 to 37600345
writeRegister(0x11, 0x5A); // PEER - 37600359 to 37600494
writeRegister(0x12, 0x00); // PEER - 37600508 to 37600641
writeRegister(0x13, 0x5A); // PEER - 37600655 to 37600790
writeRegister(0x14, 0x1F); // TX Length - 37600804 to 37600941
writeRegister(0x02, 0x40); // Int1Msk - 37600953 to 37601087
writeRegister(0x03, 0x00); // Int2Msk - 37601100 to 37601234
writeRegister(0x00, 0xFF); // CS0 - 37601244 to 37601385
writeRegister(0x01, 0xFF); // CS1 - 37601397 to 37601541
writeRegister(0x16, 0xC0); // FIFO CTRL - 37601549 to 37601687
writeRegister(0x40, 0x05); // TX Buffer - 37601697 to 37601838
writeRegister(0x41, 0x09); // TX Buffer - 37601845 to 37601980
writeRegister(0x44, 0x23); // TX Buffer - 37601993 to 37602127
writeRegister(0x45, 0x01); // TX Buffer - 37602141 to 37602275
writeRegister(0x46, 0x13); // TX Buffer - 37602289 to 37602424
writeRegister(0x04, 0x07); // TX - 37602438 to 37602572
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37614619 to 37614752
writeRegister(0x00, 0xFF); // CS0 - 37614765 to 37614903
writeRegister(0x01, 0xFF); // CS1 - 37614915 to 37615055
writeRegister(0x0B, 0x1D); // RC Ack Config - 37615071 to 37615206
writeRegister(0x16, 0x10); // FIFO CTRL - 37615220 to 37615354
writeRegister(0x00, 0xFF); // CS0 - 37615368 to 37615509
writeRegister(0x01, 0xFF); // CS1 - 37615518 to 37615658
writeRegister(0x07, 0x1A); // Channel Selection - 37615674 to 37615812
writeRegister(0x0E, 0x5A); // ADDR - 37615823 to 37615964
writeRegister(0x0F, 0x00); // ADDR - 37615976 to 37616110
writeRegister(0x10, 0x5A); // ADDR - 37616124 to 37616259
writeRegister(0x11, 0x5A); // PEER - 37616273 to 37616408
writeRegister(0x12, 0x00); // PEER - 37616422 to 37616555
writeRegister(0x13, 0x5A); // PEER - 37616565 to 37616704
writeRegister(0x04, 0x02); // RX Enable - 37616718 to 37616851
writeRegister(0x02, 0x80); // Int1Msk - 37616862 to 37616995
writeRegister(0x03, 0x00); // Int2Msk - 37617009 to 37617142
writeRegister(0x00, 0xFF); // CS0 - 37617156 to 37617293
writeRegister(0x01, 0xFF); // CS1 - 37617305 to 37617447
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37630674 to 37630807
writeRegister(0x00, 0xFF); // CS0 - 37630821 to 37630957
writeRegister(0x01, 0xFF); // CS1 - 37630971 to 37631112
writeRegister(0x0B, 0x0D); // RC Ack Config - 37631125 to 37631260
writeRegister(0x08, 0x31); // Unknown - 37631274 to 37631408
writeRegister(0x0C, 0x02); // Unknown - 37631422 to 37631556
writeRegister(0x00, 0xFF); // CS0 - 37631571 to 37631707
writeRegister(0x01, 0xFF); // CS1 - 37631721 to 37631862
writeRegister(0x07, 0x1A); // Channel Selection - 37631877 to 37632012
writeRegister(0x0E, 0x5A); // ADDR - 37632026 to 37632165
writeRegister(0x0F, 0x00); // ADDR - 37632176 to 37632313
writeRegister(0x10, 0x5A); // ADDR - 37632324 to 37632462
writeRegister(0x11, 0x5A); // PEER - 37632472 to 37632611
writeRegister(0x12, 0x00); // PEER - 37632621 to 37632754
writeRegister(0x13, 0x5A); // PEER - 37632768 to 37632907
writeRegister(0x14, 0x1F); // TX Length - 37632917 to 37633058
writeRegister(0x02, 0x40); // Int1Msk - 37633067 to 37633208
writeRegister(0x03, 0x00); // Int2Msk - 37633214 to 37633347
writeRegister(0x00, 0xFF); // CS0 - 37633361 to 37633503
writeRegister(0x01, 0xFF); // CS1 - 37633511 to 37633652
writeRegister(0x16, 0xC0); // FIFO CTRL - 37633666 to 37633800
writeRegister(0x40, 0x05); // TX Buffer - 37633814 to 37633949
writeRegister(0x41, 0x09); // TX Buffer - 37633961 to 37634097
writeRegister(0x44, 0x23); // TX Buffer - 37634106 to 37634244
writeRegister(0x45, 0x01); // TX Buffer - 37634254 to 37634392
writeRegister(0x46, 0x13); // TX Buffer - 37634402 to 37634541
writeRegister(0x04, 0x07); // TX - 37634551 to 37634690
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37646588 to 37646720
writeRegister(0x00, 0xFF); // CS0 - 37646731 to 37646870
writeRegister(0x01, 0xFF); // CS1 - 37646884 to 37647022
writeRegister(0x0B, 0x1D); // RC Ack Config - 37647036 to 37647175
writeRegister(0x16, 0x10); // FIFO CTRL - 37647189 to 37647323
writeRegister(0x00, 0xFF); // CS0 - 37647333 to 37647474
writeRegister(0x01, 0xFF); // CS1 - 37647487 to 37647631
writeRegister(0x07, 0x1A); // Channel Selection - 37647642 to 37647778
writeRegister(0x0E, 0x5A); // ADDR - 37647792 to 37647934
writeRegister(0x0F, 0x00); // ADDR - 37647942 to 37648076
writeRegister(0x10, 0x5A); // ADDR - 37648090 to 37648224
writeRegister(0x11, 0x5A); // PEER - 37648238 to 37648381
writeRegister(0x12, 0x00); // PEER - 37648387 to 37648520
writeRegister(0x13, 0x5A); // PEER - 37648534 to 37648670
writeRegister(0x04, 0x02); // RX Enable - 37648683 to 37648817
writeRegister(0x02, 0x80); // Int1Msk - 37648830 to 37648965
writeRegister(0x03, 0x00); // Int2Msk - 37648974 to 37649107
writeRegister(0x00, 0xFF); // CS0 - 37649121 to 37649260
writeRegister(0x01, 0xFF); // CS1 - 37649271 to 37649412
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37662643 to 37662772
writeRegister(0x00, 0xFF); // CS0 - 37662786 to 37662927
writeRegister(0x01, 0xFF); // CS1 - 37662936 to 37663076
writeRegister(0x0B, 0x0D); // RC Ack Config - 37663090 to 37663227
writeRegister(0x08, 0x31); // Unknown - 37663239 to 37663375
writeRegister(0x0C, 0x02); // Unknown - 37663387 to 37663521
writeRegister(0x00, 0xFF); // CS0 - 37663536 to 37663677
writeRegister(0x01, 0xFF); // CS1 - 37663686 to 37663826
writeRegister(0x07, 0x1A); // Channel Selection - 37663842 to 37663982
writeRegister(0x0E, 0x5A); // ADDR - 37663995 to 37664131
writeRegister(0x0F, 0x00); // ADDR - 37664144 to 37664279
writeRegister(0x10, 0x5A); // ADDR - 37664292 to 37664427
writeRegister(0x11, 0x5A); // PEER - 37664441 to 37664576
writeRegister(0x12, 0x00); // PEER - 37664590 to 37664723
writeRegister(0x13, 0x5A); // PEER - 37664733 to 37664872
writeRegister(0x14, 0x1F); // TX Length - 37664886 to 37665023
writeRegister(0x02, 0x40); // Int1Msk - 37665036 to 37665169
writeRegister(0x03, 0x00); // Int2Msk - 37665183 to 37665316
writeRegister(0x00, 0xFF); // CS0 - 37665326 to 37665467
writeRegister(0x01, 0xFF); // CS1 - 37665479 to 37665616
writeRegister(0x16, 0xC0); // FIFO CTRL - 37665631 to 37665769
writeRegister(0x40, 0x05); // TX Buffer - 37665779 to 37665913
writeRegister(0x41, 0x09); // TX Buffer - 37665927 to 37666062
writeRegister(0x44, 0x23); // TX Buffer - 37666075 to 37666209
writeRegister(0x45, 0x01); // TX Buffer - 37666223 to 37666357
writeRegister(0x46, 0x13); // TX Buffer - 37666371 to 37666506
writeRegister(0x04, 0x07); // TX - 37666520 to 37666654
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37678553 to 37678686
writeRegister(0x00, 0xFF); // CS0 - 37678699 to 37678837
writeRegister(0x01, 0xFF); // CS1 - 37678849 to 37678989
writeRegister(0x0B, 0x1D); // RC Ack Config - 37679005 to 37679140
writeRegister(0x16, 0x10); // FIFO CTRL - 37679154 to 37679288
writeRegister(0x00, 0xFF); // CS0 - 37679302 to 37679446
writeRegister(0x01, 0xFF); // CS1 - 37679452 to 37679592
writeRegister(0x07, 0x1A); // Channel Selection - 37679608 to 37679746
writeRegister(0x0E, 0x5A); // ADDR - 37679757 to 37679898
writeRegister(0x0F, 0x00); // ADDR - 37679910 to 37680046
writeRegister(0x10, 0x5A); // ADDR - 37680055 to 37680193
writeRegister(0x11, 0x5A); // PEER - 37680203 to 37680342
writeRegister(0x12, 0x00); // PEER - 37680356 to 37680489
writeRegister(0x13, 0x5A); // PEER - 37680499 to 37680638
writeRegister(0x04, 0x02); // RX Enable - 37680649 to 37680788
writeRegister(0x02, 0x80); // Int1Msk - 37680796 to 37680929
writeRegister(0x03, 0x00); // Int2Msk - 37680943 to 37681076
writeRegister(0x00, 0xFF); // CS0 - 37681086 to 37681227
writeRegister(0x01, 0xFF); // CS1 - 37681239 to 37681384
delay(13); // Delay 13357 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37694608 to 37694741
writeRegister(0x00, 0xFF); // CS0 - 37694755 to 37694891
writeRegister(0x01, 0xFF); // CS1 - 37694905 to 37695046
writeRegister(0x0B, 0x0D); // RC Ack Config - 37695056 to 37695194
writeRegister(0x08, 0x31); // Unknown - 37695208 to 37695342
writeRegister(0x0C, 0x02); // Unknown - 37695353 to 37695490
writeRegister(0x00, 0xFF); // CS0 - 37695505 to 37695641
writeRegister(0x01, 0xFF); // CS1 - 37695655 to 37695796
writeRegister(0x07, 0x1A); // Channel Selection - 37695811 to 37695946
writeRegister(0x0E, 0x5A); // ADDR - 37695960 to 37696099
writeRegister(0x0F, 0x00); // ADDR - 37696110 to 37696250
writeRegister(0x10, 0x5A); // ADDR - 37696258 to 37696400
writeRegister(0x11, 0x5A); // PEER - 37696406 to 37696545
writeRegister(0x12, 0x00); // PEER - 37696555 to 37696688
writeRegister(0x13, 0x5A); // PEER - 37696702 to 37696844
writeRegister(0x14, 0x1F); // TX Length - 37696851 to 37696992
writeRegister(0x02, 0x40); // Int1Msk - 37697001 to 37697134
writeRegister(0x03, 0x00); // Int2Msk - 37697148 to 37697281
writeRegister(0x00, 0xFF); // CS0 - 37697295 to 37697431
writeRegister(0x01, 0xFF); // CS1 - 37697445 to 37697586
writeRegister(0x16, 0xC0); // FIFO CTRL - 37697600 to 37697734
writeRegister(0x40, 0x05); // TX Buffer - 37697748 to 37697883
writeRegister(0x41, 0x09); // TX Buffer - 37697892 to 37698031
writeRegister(0x44, 0x23); // TX Buffer - 37698040 to 37698178
writeRegister(0x45, 0x01); // TX Buffer - 37698189 to 37698330
writeRegister(0x46, 0x13); // TX Buffer - 37698336 to 37698475
writeRegister(0x04, 0x07); // TX - 37698485 to 37698627
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37710667 to 37710799
writeRegister(0x00, 0xFF); // CS0 - 37710813 to 37710954
writeRegister(0x01, 0xFF); // CS1 - 37710963 to 37711104
writeRegister(0x0B, 0x1D); // RC Ack Config - 37711118 to 37711257
writeRegister(0x16, 0x10); // FIFO CTRL - 37711268 to 37711405
writeRegister(0x00, 0xFF); // CS0 - 37711416 to 37711555
writeRegister(0x01, 0xFF); // CS1 - 37711569 to 37711707
writeRegister(0x07, 0x1A); // Channel Selection - 37711721 to 37711860
writeRegister(0x0E, 0x5A); // ADDR - 37711874 to 37712010
writeRegister(0x0F, 0x00); // ADDR - 37712024 to 37712158
writeRegister(0x10, 0x5A); // ADDR - 37712172 to 37712306
writeRegister(0x11, 0x5A); // PEER - 37712320 to 37712455
writeRegister(0x12, 0x00); // PEER - 37712469 to 37712602
writeRegister(0x13, 0x5A); // PEER - 37712616 to 37712752
writeRegister(0x04, 0x02); // RX Enable - 37712766 to 37712899
writeRegister(0x02, 0x80); // Int1Msk - 37712913 to 37713046
writeRegister(0x03, 0x00); // Int2Msk - 37713056 to 37713189
writeRegister(0x00, 0xFF); // CS0 - 37713203 to 37713347
writeRegister(0x01, 0xFF); // CS1 - 37713353 to 37713493
delay(13); // Delay 13221 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37726582 to 37726714
writeRegister(0x00, 0xFF); // CS0 - 37726728 to 37726869
writeRegister(0x01, 0xFF); // CS1 - 37726878 to 37727019
writeRegister(0x0B, 0x0D); // RC Ack Config - 37727032 to 37727167
writeRegister(0x08, 0x31); // Unknown - 37727181 to 37727315
writeRegister(0x0C, 0x02); // Unknown - 37727329 to 37727463
writeRegister(0x00, 0xFF); // CS0 - 37727478 to 37727619
writeRegister(0x01, 0xFF); // CS1 - 37727628 to 37727768
writeRegister(0x07, 0x1A); // Channel Selection - 37727784 to 37727922
writeRegister(0x0E, 0x5A); // ADDR - 37727933 to 37728074
writeRegister(0x0F, 0x00); // ADDR - 37728086 to 37728222
writeRegister(0x10, 0x5A); // ADDR - 37728234 to 37728369
writeRegister(0x11, 0x5A); // PEER - 37728383 to 37728518
writeRegister(0x12, 0x00); // PEER - 37728532 to 37728665
writeRegister(0x13, 0x5A); // PEER - 37728675 to 37728814
writeRegister(0x14, 0x1F); // TX Length - 37728828 to 37728965
writeRegister(0x02, 0x40); // Int1Msk - 37728977 to 37729111
writeRegister(0x03, 0x00); // Int2Msk - 37729121 to 37729262
writeRegister(0x00, 0xFF); // CS0 - 37729268 to 37729409
writeRegister(0x01, 0xFF); // CS1 - 37729418 to 37729559
writeRegister(0x16, 0xC0); // FIFO CTRL - 37729573 to 37729715
writeRegister(0x40, 0x05); // TX Buffer - 37729721 to 37729856
writeRegister(0x41, 0x09); // TX Buffer - 37729869 to 37730004
writeRegister(0x44, 0x23); // TX Buffer - 37730017 to 37730151
writeRegister(0x45, 0x01); // TX Buffer - 37730165 to 37730299
writeRegister(0x46, 0x13); // TX Buffer - 37730313 to 37730448
writeRegister(0x04, 0x07); // TX - 37730462 to 37730596
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37742643 to 37742776
writeRegister(0x00, 0xFF); // CS0 - 37742786 to 37742927
writeRegister(0x01, 0xFF); // CS1 - 37742939 to 37743084
writeRegister(0x0B, 0x1D); // RC Ack Config - 37743095 to 37743230
writeRegister(0x16, 0x10); // FIFO CTRL - 37743244 to 37743378
writeRegister(0x00, 0xFF); // CS0 - 37743392 to 37743528
writeRegister(0x01, 0xFF); // CS1 - 37743542 to 37743682
writeRegister(0x07, 0x1A); // Channel Selection - 37743698 to 37743833
writeRegister(0x0E, 0x5A); // ADDR - 37743847 to 37743987
writeRegister(0x0F, 0x00); // ADDR - 37743997 to 37744136
writeRegister(0x10, 0x5A); // ADDR - 37744145 to 37744283
writeRegister(0x11, 0x5A); // PEER - 37744293 to 37744432
writeRegister(0x12, 0x00); // PEER - 37744442 to 37744575
writeRegister(0x13, 0x5A); // PEER - 37744589 to 37744728
writeRegister(0x04, 0x02); // RX Enable - 37744739 to 37744872
writeRegister(0x02, 0x80); // Int1Msk - 37744886 to 37745019
writeRegister(0x03, 0x00); // Int2Msk - 37745033 to 37745166
writeRegister(0x00, 0xFF); // CS0 - 37745176 to 37745317
writeRegister(0x01, 0xFF); // CS1 - 37745330 to 37745466
delay(13); // Delay 13216 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37758549 to 37758682
writeRegister(0x00, 0xFF); // CS0 - 37758692 to 37758833
writeRegister(0x01, 0xFF); // CS1 - 37758846 to 37758982
writeRegister(0x0B, 0x0D); // RC Ack Config - 37758997 to 37759139
writeRegister(0x08, 0x31); // Unknown - 37759146 to 37759281
writeRegister(0x0C, 0x02); // Unknown - 37759293 to 37759427
writeRegister(0x00, 0xFF); // CS0 - 37759442 to 37759583
writeRegister(0x01, 0xFF); // CS1 - 37759596 to 37759732
writeRegister(0x07, 0x1A); // Channel Selection - 37759748 to 37759887
writeRegister(0x0E, 0x5A); // ADDR - 37759901 to 37760037
writeRegister(0x0F, 0x00); // ADDR - 37760051 to 37760185
writeRegister(0x10, 0x5A); // ADDR - 37760199 to 37760333
writeRegister(0x11, 0x5A); // PEER - 37760347 to 37760482
writeRegister(0x12, 0x00); // PEER - 37760496 to 37760629
writeRegister(0x13, 0x5A); // PEER - 37760643 to 37760779
writeRegister(0x14, 0x1F); // TX Length - 37760792 to 37760928
writeRegister(0x02, 0x40); // Int1Msk - 37760942 to 37761075
writeRegister(0x03, 0x00); // Int2Msk - 37761089 to 37761222
writeRegister(0x00, 0xFF); // CS0 - 37761232 to 37761373
writeRegister(0x01, 0xFF); // CS1 - 37761386 to 37761530
writeRegister(0x16, 0xC0); // FIFO CTRL - 37761537 to 37761675
writeRegister(0x40, 0x05); // TX Buffer - 37761685 to 37761827
writeRegister(0x41, 0x09); // TX Buffer - 37761833 to 37761967
writeRegister(0x44, 0x23); // TX Buffer - 37761981 to 37762117
writeRegister(0x45, 0x01); // TX Buffer - 37762129 to 37762265
writeRegister(0x46, 0x13); // TX Buffer - 37762277 to 37762414
writeRegister(0x04, 0x07); // TX - 37762426 to 37762560
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37774607 to 37774740
writeRegister(0x00, 0xFF); // CS0 - 37774754 to 37774891
writeRegister(0x01, 0xFF); // CS1 - 37774904 to 37775045
writeRegister(0x0B, 0x1D); // RC Ack Config - 37775059 to 37775196
writeRegister(0x16, 0x10); // FIFO CTRL - 37775208 to 37775343
writeRegister(0x00, 0xFF); // CS0 - 37775356 to 37775500
writeRegister(0x01, 0xFF); // CS1 - 37775506 to 37775646
writeRegister(0x07, 0x1A); // Channel Selection - 37775662 to 37775801
writeRegister(0x0E, 0x5A); // ADDR - 37775812 to 37775951
writeRegister(0x0F, 0x00); // ADDR - 37775965 to 37776099
writeRegister(0x10, 0x5A); // ADDR - 37776113 to 37776247
writeRegister(0x11, 0x5A); // PEER - 37776261 to 37776396
writeRegister(0x12, 0x00); // PEER - 37776410 to 37776543
writeRegister(0x13, 0x5A); // PEER - 37776554 to 37776693
writeRegister(0x04, 0x02); // RX Enable - 37776706 to 37776840
writeRegister(0x02, 0x80); // Int1Msk - 37776850 to 37776983
writeRegister(0x03, 0x00); // Int2Msk - 37776997 to 37777130
writeRegister(0x00, 0xFF); // CS0 - 37777144 to 37777280
writeRegister(0x01, 0xFF); // CS1 - 37777294 to 37777435
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37790663 to 37790797
writeRegister(0x00, 0xFF); // CS0 - 37790809 to 37790945
writeRegister(0x01, 0xFF); // CS1 - 37790959 to 37791099
writeRegister(0x0B, 0x0D); // RC Ack Config - 37791110 to 37791250
writeRegister(0x08, 0x31); // Unknown - 37791262 to 37791398
writeRegister(0x0C, 0x02); // Unknown - 37791407 to 37791544
writeRegister(0x00, 0xFF); // CS0 - 37791559 to 37791697
writeRegister(0x01, 0xFF); // CS1 - 37791709 to 37791849
writeRegister(0x07, 0x1A); // Channel Selection - 37791865 to 37792000
writeRegister(0x0E, 0x5A); // ADDR - 37792015 to 37792154
writeRegister(0x0F, 0x00); // ADDR - 37792164 to 37792302
writeRegister(0x10, 0x5A); // ADDR - 37792312 to 37792450
writeRegister(0x11, 0x5A); // PEER - 37792461 to 37792599
writeRegister(0x12, 0x00); // PEER - 37792609 to 37792743
writeRegister(0x13, 0x5A); // PEER - 37792756 to 37792897
writeRegister(0x14, 0x1F); // TX Length - 37792906 to 37793046
writeRegister(0x02, 0x40); // Int1Msk - 37793055 to 37793190
writeRegister(0x03, 0x00); // Int2Msk - 37793202 to 37793337
writeRegister(0x00, 0xFF); // CS0 - 37793349 to 37793485
writeRegister(0x01, 0xFF); // CS1 - 37793499 to 37793639
writeRegister(0x16, 0xC0); // FIFO CTRL - 37793654 to 37793789
writeRegister(0x40, 0x05); // TX Buffer - 37793802 to 37793936
writeRegister(0x41, 0x09); // TX Buffer - 37793950 to 37794084
writeRegister(0x44, 0x23); // TX Buffer - 37794094 to 37794234
writeRegister(0x45, 0x01); // TX Buffer - 37794243 to 37794382
writeRegister(0x46, 0x13); // TX Buffer - 37794391 to 37794529
writeRegister(0x04, 0x07); // TX - 37794540 to 37794677
delay(12); // Delay 12036 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37806576 to 37806713
writeRegister(0x00, 0xFF); // CS0 - 37806719 to 37806860
writeRegister(0x01, 0xFF); // CS1 - 37806869 to 37807009
writeRegister(0x0B, 0x1D); // RC Ack Config - 37807024 to 37807163
writeRegister(0x16, 0x10); // FIFO CTRL - 37807174 to 37807311
writeRegister(0x00, 0xFF); // CS0 - 37807322 to 37807461
writeRegister(0x01, 0xFF); // CS1 - 37807475 to 37807619
writeRegister(0x07, 0x1A); // Channel Selection - 37807631 to 37807766
writeRegister(0x0E, 0x5A); // ADDR - 37807781 to 37807916
writeRegister(0x0F, 0x00); // ADDR - 37807930 to 37808064
writeRegister(0x10, 0x5A); // ADDR - 37808078 to 37808213
writeRegister(0x11, 0x5A); // PEER - 37808226 to 37808362
writeRegister(0x12, 0x00); // PEER - 37808375 to 37808510
writeRegister(0x13, 0x5A); // PEER - 37808522 to 37808658
writeRegister(0x04, 0x02); // RX Enable - 37808672 to 37808805
writeRegister(0x02, 0x80); // Int1Msk - 37808819 to 37808952
writeRegister(0x03, 0x00); // Int2Msk - 37808962 to 37809097
writeRegister(0x00, 0xFF); // CS0 - 37809109 to 37809250
writeRegister(0x01, 0xFF); // CS1 - 37809259 to 37809399
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37822628 to 37822761
writeRegister(0x00, 0xFF); // CS0 - 37822775 to 37822914
writeRegister(0x01, 0xFF); // CS1 - 37822924 to 37823066
writeRegister(0x0B, 0x0D); // RC Ack Config - 37823079 to 37823215
writeRegister(0x08, 0x31); // Unknown - 37823228 to 37823363
writeRegister(0x0C, 0x02); // Unknown - 37823376 to 37823509
writeRegister(0x00, 0xFF); // CS0 - 37823525 to 37823664
writeRegister(0x01, 0xFF); // CS1 - 37823675 to 37823816
writeRegister(0x07, 0x1A); // Channel Selection - 37823830 to 37823969
writeRegister(0x0E, 0x5A); // ADDR - 37823983 to 37824119
writeRegister(0x0F, 0x00); // ADDR - 37824133 to 37824267
writeRegister(0x10, 0x5A); // ADDR - 37824281 to 37824417
writeRegister(0x11, 0x5A); // PEER - 37824429 to 37824564
writeRegister(0x12, 0x00); // PEER - 37824578 to 37824711
writeRegister(0x13, 0x5A); // PEER - 37824722 to 37824861
writeRegister(0x14, 0x1F); // TX Length - 37824875 to 37825010
writeRegister(0x02, 0x40); // Int1Msk - 37825024 to 37825157
writeRegister(0x03, 0x00); // Int2Msk - 37825171 to 37825304
writeRegister(0x00, 0xFF); // CS0 - 37825315 to 37825454
writeRegister(0x01, 0xFF); // CS1 - 37825468 to 37825606
writeRegister(0x16, 0xC0); // FIFO CTRL - 37825619 to 37825757
writeRegister(0x40, 0x05); // TX Buffer - 37825768 to 37825901
writeRegister(0x41, 0x09); // TX Buffer - 37825915 to 37826049
writeRegister(0x44, 0x23); // TX Buffer - 37826063 to 37826199
writeRegister(0x45, 0x01); // TX Buffer - 37826212 to 37826347
writeRegister(0x46, 0x13); // TX Buffer - 37826360 to 37826496
writeRegister(0x04, 0x07); // TX - 37826508 to 37826644
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37838690 to 37838822
writeRegister(0x00, 0xFF); // CS0 - 37838836 to 37838972
writeRegister(0x01, 0xFF); // CS1 - 37838986 to 37839126
writeRegister(0x0B, 0x1D); // RC Ack Config - 37839141 to 37839278
writeRegister(0x16, 0x10); // FIFO CTRL - 37839291 to 37839425
writeRegister(0x00, 0xFF); // CS0 - 37839439 to 37839576
writeRegister(0x01, 0xFF); // CS1 - 37839589 to 37839730
writeRegister(0x07, 0x1A); // Channel Selection - 37839744 to 37839880
writeRegister(0x0E, 0x5A); // ADDR - 37839894 to 37840033
writeRegister(0x0F, 0x00); // ADDR - 37840043 to 37840181
writeRegister(0x10, 0x5A); // ADDR - 37840191 to 37840331
writeRegister(0x11, 0x5A); // PEER - 37840340 to 37840478
writeRegister(0x12, 0x00); // PEER - 37840489 to 37840628
writeRegister(0x13, 0x5A); // PEER - 37840636 to 37840775
writeRegister(0x04, 0x02); // RX Enable - 37840785 to 37840918
writeRegister(0x02, 0x80); // Int1Msk - 37840932 to 37841065
writeRegister(0x03, 0x00); // Int2Msk - 37841079 to 37841212
writeRegister(0x00, 0xFF); // CS0 - 37841223 to 37841362
writeRegister(0x01, 0xFF); // CS1 - 37841376 to 37841520
delay(13); // Delay 13209 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37854596 to 37854729
writeRegister(0x00, 0xFF); // CS0 - 37854739 to 37854878
writeRegister(0x01, 0xFF); // CS1 - 37854892 to 37855030
writeRegister(0x0B, 0x0D); // RC Ack Config - 37855043 to 37855186
writeRegister(0x08, 0x31); // Unknown - 37855192 to 37855334
writeRegister(0x0C, 0x02); // Unknown - 37855340 to 37855474
writeRegister(0x00, 0xFF); // CS0 - 37855489 to 37855630
writeRegister(0x01, 0xFF); // CS1 - 37855642 to 37855780
writeRegister(0x07, 0x1A); // Channel Selection - 37855795 to 37855933
writeRegister(0x0E, 0x5A); // ADDR - 37855948 to 37856083
writeRegister(0x0F, 0x00); // ADDR - 37856097 to 37856231
writeRegister(0x10, 0x5A); // ADDR - 37856245 to 37856380
writeRegister(0x11, 0x5A); // PEER - 37856394 to 37856529
writeRegister(0x12, 0x00); // PEER - 37856542 to 37856676
writeRegister(0x13, 0x5A); // PEER - 37856689 to 37856825
writeRegister(0x14, 0x1F); // TX Length - 37856839 to 37856976
writeRegister(0x02, 0x40); // Int1Msk - 37856988 to 37857122
writeRegister(0x03, 0x00); // Int2Msk - 37857135 to 37857269
writeRegister(0x00, 0xFF); // CS0 - 37857279 to 37857418
writeRegister(0x01, 0xFF); // CS1 - 37857432 to 37857576
writeRegister(0x16, 0xC0); // FIFO CTRL - 37857584 to 37857722
writeRegister(0x40, 0x05); // TX Buffer - 37857732 to 37857873
writeRegister(0x41, 0x09); // TX Buffer - 37857880 to 37858015
writeRegister(0x44, 0x23); // TX Buffer - 37858027 to 37858162
writeRegister(0x45, 0x01); // TX Buffer - 37858176 to 37858310
writeRegister(0x46, 0x13); // TX Buffer - 37858324 to 37858459
writeRegister(0x04, 0x07); // TX - 37858473 to 37858607
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37870654 to 37870787
writeRegister(0x00, 0xFF); // CS0 - 37870800 to 37870938
writeRegister(0x01, 0xFF); // CS1 - 37870950 to 37871090
writeRegister(0x0B, 0x1D); // RC Ack Config - 37871106 to 37871241
writeRegister(0x16, 0x10); // FIFO CTRL - 37871255 to 37871389
writeRegister(0x00, 0xFF); // CS0 - 37871403 to 37871544
writeRegister(0x01, 0xFF); // CS1 - 37871553 to 37871694
writeRegister(0x07, 0x1A); // Channel Selection - 37871709 to 37871847
writeRegister(0x0E, 0x5A); // ADDR - 37871858 to 37871997
writeRegister(0x0F, 0x00); // ADDR - 37872011 to 37872145
writeRegister(0x10, 0x5A); // ADDR - 37872159 to 37872294
writeRegister(0x11, 0x5A); // PEER - 37872308 to 37872443
writeRegister(0x12, 0x00); // PEER - 37872457 to 37872590
writeRegister(0x13, 0x5A); // PEER - 37872600 to 37872739
writeRegister(0x04, 0x02); // RX Enable - 37872753 to 37872886
writeRegister(0x02, 0x80); // Int1Msk - 37872897 to 37873030
writeRegister(0x03, 0x00); // Int2Msk - 37873043 to 37873177
writeRegister(0x00, 0xFF); // CS0 - 37873190 to 37873328
writeRegister(0x01, 0xFF); // CS1 - 37873340 to 37873480
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37886560 to 37886693
writeRegister(0x00, 0xFF); // CS0 - 37886703 to 37886844
writeRegister(0x01, 0xFF); // CS1 - 37886857 to 37887001
writeRegister(0x0B, 0x0D); // RC Ack Config - 37887007 to 37887146
writeRegister(0x08, 0x31); // Unknown - 37887156 to 37887295
writeRegister(0x0C, 0x02); // Unknown - 37887304 to 37887446
writeRegister(0x00, 0xFF); // CS0 - 37887453 to 37887594
writeRegister(0x01, 0xFF); // CS1 - 37887607 to 37887751
writeRegister(0x07, 0x1A); // Channel Selection - 37887762 to 37887898
writeRegister(0x0E, 0x5A); // ADDR - 37887912 to 37888051
writeRegister(0x0F, 0x00); // ADDR - 37888061 to 37888196
writeRegister(0x10, 0x5A); // ADDR - 37888209 to 37888344
writeRegister(0x11, 0x5A); // PEER - 37888358 to 37888498
writeRegister(0x12, 0x00); // PEER - 37888507 to 37888640
writeRegister(0x13, 0x5A); // PEER - 37888654 to 37888791
writeRegister(0x14, 0x1F); // TX Length - 37888803 to 37888942
writeRegister(0x02, 0x40); // Int1Msk - 37888953 to 37889086
writeRegister(0x03, 0x00); // Int2Msk - 37889100 to 37889233
writeRegister(0x00, 0xFF); // CS0 - 37889247 to 37889384
writeRegister(0x01, 0xFF); // CS1 - 37889397 to 37889538
writeRegister(0x16, 0xC0); // FIFO CTRL - 37889551 to 37889686
writeRegister(0x40, 0x05); // TX Buffer - 37889700 to 37889835
writeRegister(0x41, 0x09); // TX Buffer - 37889844 to 37889981
writeRegister(0x44, 0x23); // TX Buffer - 37889992 to 37890131
writeRegister(0x45, 0x01); // TX Buffer - 37890140 to 37890282
writeRegister(0x46, 0x13); // TX Buffer - 37890288 to 37890428
writeRegister(0x04, 0x07); // TX - 37890437 to 37890579
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37902618 to 37902751
writeRegister(0x00, 0xFF); // CS0 - 37902765 to 37902904
writeRegister(0x01, 0xFF); // CS1 - 37902915 to 37903056
writeRegister(0x0B, 0x1D); // RC Ack Config - 37903070 to 37903209
writeRegister(0x16, 0x10); // FIFO CTRL - 37903219 to 37903357
writeRegister(0x00, 0xFF); // CS0 - 37903367 to 37903508
writeRegister(0x01, 0xFF); // CS1 - 37903521 to 37903657
writeRegister(0x07, 0x1A); // Channel Selection - 37903673 to 37903812
writeRegister(0x0E, 0x5A); // ADDR - 37903826 to 37903962
writeRegister(0x0F, 0x00); // ADDR - 37903976 to 37904110
writeRegister(0x10, 0x5A); // ADDR - 37904123 to 37904258
writeRegister(0x11, 0x5A); // PEER - 37904272 to 37904407
writeRegister(0x12, 0x00); // PEER - 37904421 to 37904554
writeRegister(0x13, 0x5A); // PEER - 37904568 to 37904705
writeRegister(0x04, 0x02); // RX Enable - 37904717 to 37904852
writeRegister(0x02, 0x80); // Int1Msk - 37904861 to 37905002
writeRegister(0x03, 0x00); // Int2Msk - 37905008 to 37905141
writeRegister(0x00, 0xFF); // CS0 - 37905155 to 37905298
writeRegister(0x01, 0xFF); // CS1 - 37905305 to 37905446
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37918674 to 37918806
writeRegister(0x00, 0xFF); // CS0 - 37918820 to 37918964
writeRegister(0x01, 0xFF); // CS1 - 37918970 to 37919110
writeRegister(0x0B, 0x0D); // RC Ack Config - 37919124 to 37919261
writeRegister(0x08, 0x31); // Unknown - 37919273 to 37919409
writeRegister(0x0C, 0x02); // Unknown - 37919421 to 37919555
writeRegister(0x00, 0xFF); // CS0 - 37919570 to 37919714
writeRegister(0x01, 0xFF); // CS1 - 37919720 to 37919860
writeRegister(0x07, 0x1A); // Channel Selection - 37919876 to 37920016
writeRegister(0x0E, 0x5A); // ADDR - 37920026 to 37920165
writeRegister(0x0F, 0x00); // ADDR - 37920178 to 37920313
writeRegister(0x10, 0x5A); // ADDR - 37920323 to 37920461
writeRegister(0x11, 0x5A); // PEER - 37920471 to 37920610
writeRegister(0x12, 0x00); // PEER - 37920624 to 37920757
writeRegister(0x13, 0x5A); // PEER - 37920767 to 37920906
writeRegister(0x14, 0x1F); // TX Length - 37920917 to 37921057
writeRegister(0x02, 0x40); // Int1Msk - 37921070 to 37921203
writeRegister(0x03, 0x00); // Int2Msk - 37921213 to 37921346
writeRegister(0x00, 0xFF); // CS0 - 37921360 to 37921501
writeRegister(0x01, 0xFF); // CS1 - 37921510 to 37921650
writeRegister(0x16, 0xC0); // FIFO CTRL - 37921665 to 37921800
writeRegister(0x40, 0x05); // TX Buffer - 37921813 to 37921948
writeRegister(0x41, 0x09); // TX Buffer - 37921961 to 37922096
writeRegister(0x44, 0x23); // TX Buffer - 37922109 to 37922243
writeRegister(0x45, 0x01); // TX Buffer - 37922257 to 37922391
writeRegister(0x46, 0x13); // TX Buffer - 37922405 to 37922540
writeRegister(0x04, 0x07); // TX - 37922554 to 37922688
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37934587 to 37934720
writeRegister(0x00, 0xFF); // CS0 - 37934730 to 37934871
writeRegister(0x01, 0xFF); // CS1 - 37934883 to 37935027
writeRegister(0x0B, 0x1D); // RC Ack Config - 37935039 to 37935174
writeRegister(0x16, 0x10); // FIFO CTRL - 37935188 to 37935322
writeRegister(0x00, 0xFF); // CS0 - 37935336 to 37935472
writeRegister(0x01, 0xFF); // CS1 - 37935486 to 37935627
writeRegister(0x07, 0x1A); // Channel Selection - 37935642 to 37935777
writeRegister(0x0E, 0x5A); // ADDR - 37935791 to 37935932
writeRegister(0x0F, 0x00); // ADDR - 37935941 to 37936078
writeRegister(0x10, 0x5A); // ADDR - 37936089 to 37936227
writeRegister(0x11, 0x5A); // PEER - 37936237 to 37936376
writeRegister(0x12, 0x00); // PEER - 37936386 to 37936519
writeRegister(0x13, 0x5A); // PEER - 37936533 to 37936672
writeRegister(0x04, 0x02); // RX Enable - 37936683 to 37936816
writeRegister(0x02, 0x80); // Int1Msk - 37936830 to 37936963
writeRegister(0x03, 0x00); // Int2Msk - 37936977 to 37937110
writeRegister(0x00, 0xFF); // CS0 - 37937120 to 37937261
writeRegister(0x01, 0xFF); // CS1 - 37937273 to 37937410
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37950642 to 37950775
writeRegister(0x00, 0xFF); // CS0 - 37950785 to 37950925
writeRegister(0x01, 0xFF); // CS1 - 37950939 to 37951075
writeRegister(0x0B, 0x0D); // RC Ack Config - 37951090 to 37951228
writeRegister(0x08, 0x31); // Unknown - 37951239 to 37951380
writeRegister(0x0C, 0x02); // Unknown - 37951387 to 37951520
writeRegister(0x00, 0xFF); // CS0 - 37951536 to 37951675
writeRegister(0x01, 0xFF); // CS1 - 37951689 to 37951827
writeRegister(0x07, 0x1A); // Channel Selection - 37951845 to 37951980
writeRegister(0x0E, 0x5A); // ADDR - 37951994 to 37952130
writeRegister(0x0F, 0x00); // ADDR - 37952144 to 37952278
writeRegister(0x10, 0x5A); // ADDR - 37952292 to 37952426
writeRegister(0x11, 0x5A); // PEER - 37952440 to 37952575
writeRegister(0x12, 0x00); // PEER - 37952589 to 37952722
writeRegister(0x13, 0x5A); // PEER - 37952736 to 37952872
writeRegister(0x14, 0x1F); // TX Length - 37952885 to 37953029
writeRegister(0x02, 0x40); // Int1Msk - 37953035 to 37953168
writeRegister(0x03, 0x00); // Int2Msk - 37953182 to 37953315
writeRegister(0x00, 0xFF); // CS0 - 37953325 to 37953466
writeRegister(0x01, 0xFF); // CS1 - 37953479 to 37953623
writeRegister(0x16, 0xC0); // FIFO CTRL - 37953630 to 37953768
writeRegister(0x40, 0x05); // TX Buffer - 37953779 to 37953920
writeRegister(0x41, 0x09); // TX Buffer - 37953926 to 37954068
writeRegister(0x44, 0x23); // TX Buffer - 37954074 to 37954216
writeRegister(0x45, 0x01); // TX Buffer - 37954222 to 37954358
writeRegister(0x46, 0x13); // TX Buffer - 37954370 to 37954513
writeRegister(0x04, 0x07); // TX - 37954519 to 37954655
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37966700 to 37966833
writeRegister(0x00, 0xFF); // CS0 - 37966847 to 37966991
writeRegister(0x01, 0xFF); // CS1 - 37966997 to 37967138
writeRegister(0x0B, 0x1D); // RC Ack Config - 37967152 to 37967295
writeRegister(0x16, 0x10); // FIFO CTRL - 37967302 to 37967436
writeRegister(0x00, 0xFF); // CS0 - 37967450 to 37967589
writeRegister(0x01, 0xFF); // CS1 - 37967599 to 37967741
writeRegister(0x07, 0x1A); // Channel Selection - 37967755 to 37967894
writeRegister(0x0E, 0x5A); // ADDR - 37967908 to 37968044
writeRegister(0x0F, 0x00); // ADDR - 37968058 to 37968192
writeRegister(0x10, 0x5A); // ADDR - 37968206 to 37968340
writeRegister(0x11, 0x5A); // PEER - 37968354 to 37968489
writeRegister(0x12, 0x00); // PEER - 37968503 to 37968636
writeRegister(0x13, 0x5A); // PEER - 37968647 to 37968786
writeRegister(0x04, 0x02); // RX Enable - 37968800 to 37968933
writeRegister(0x02, 0x80); // Int1Msk - 37968943 to 37969076
writeRegister(0x03, 0x00); // Int2Msk - 37969090 to 37969223
writeRegister(0x00, 0xFF); // CS0 - 37969237 to 37969373
writeRegister(0x01, 0xFF); // CS1 - 37969387 to 37969528
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37982607 to 37982739
writeRegister(0x00, 0xFF); // CS0 - 37982753 to 37982889
writeRegister(0x01, 0xFF); // CS1 - 37982903 to 37983043
writeRegister(0x0B, 0x0D); // RC Ack Config - 37983054 to 37983194
writeRegister(0x08, 0x31); // Unknown - 37983206 to 37983342
writeRegister(0x0C, 0x02); // Unknown - 37983351 to 37983488
writeRegister(0x00, 0xFF); // CS0 - 37983503 to 37983639
writeRegister(0x01, 0xFF); // CS1 - 37983653 to 37983793
writeRegister(0x07, 0x1A); // Channel Selection - 37983809 to 37983944
writeRegister(0x0E, 0x5A); // ADDR - 37983959 to 37984098
writeRegister(0x0F, 0x00); // ADDR - 37984108 to 37984250
writeRegister(0x10, 0x5A); // ADDR - 37984256 to 37984397
writeRegister(0x11, 0x5A); // PEER - 37984404 to 37984543
writeRegister(0x12, 0x00); // PEER - 37984553 to 37984687
writeRegister(0x13, 0x5A); // PEER - 37984700 to 37984842
writeRegister(0x14, 0x1F); // TX Length - 37984850 to 37984990
writeRegister(0x02, 0x40); // Int1Msk - 37984999 to 37985132
writeRegister(0x03, 0x00); // Int2Msk - 37985146 to 37985279
writeRegister(0x00, 0xFF); // CS0 - 37985293 to 37985429
writeRegister(0x01, 0xFF); // CS1 - 37985443 to 37985583
writeRegister(0x16, 0xC0); // FIFO CTRL - 37985598 to 37985733
writeRegister(0x40, 0x05); // TX Buffer - 37985746 to 37985880
writeRegister(0x41, 0x09); // TX Buffer - 37985890 to 37986029
writeRegister(0x44, 0x23); // TX Buffer - 37986038 to 37986176
writeRegister(0x45, 0x01); // TX Buffer - 37986187 to 37986328
writeRegister(0x46, 0x13); // TX Buffer - 37986335 to 37986473
writeRegister(0x04, 0x07); // TX - 37986484 to 37986625
delay(12); // Delay 12173 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 37998665 to 37998798
writeRegister(0x00, 0xFF); // CS0 - 37998811 to 37998952
writeRegister(0x01, 0xFF); // CS1 - 37998961 to 37999101
writeRegister(0x0B, 0x1D); // RC Ack Config - 37999116 to 37999257
writeRegister(0x16, 0x10); // FIFO CTRL - 37999266 to 37999404
writeRegister(0x00, 0xFF); // CS0 - 37999414 to 37999553
writeRegister(0x01, 0xFF); // CS1 - 37999567 to 37999705
writeRegister(0x07, 0x1A); // Channel Selection - 37999720 to 37999858
writeRegister(0x0E, 0x5A); // ADDR - 37999873 to 38000008
writeRegister(0x0F, 0x00); // ADDR - 38000022 to 38000156
writeRegister(0x10, 0x5A); // ADDR - 38000170 to 38000305
writeRegister(0x11, 0x5A); // PEER - 38000318 to 38000454
writeRegister(0x12, 0x00); // PEER - 38000467 to 38000601
writeRegister(0x13, 0x5A); // PEER - 38000614 to 38000750
writeRegister(0x04, 0x02); // RX Enable - 38000764 to 38000897
writeRegister(0x02, 0x80); // Int1Msk - 38000911 to 38001044
writeRegister(0x03, 0x00); // Int2Msk - 38001054 to 38001188
writeRegister(0x00, 0xFF); // CS0 - 38001201 to 38001345
writeRegister(0x01, 0xFF); // CS1 - 38001351 to 38001491
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38014571 to 38014704
writeRegister(0x00, 0xFF); // CS0 - 38014718 to 38014855
writeRegister(0x01, 0xFF); // CS1 - 38014867 to 38015009
writeRegister(0x0B, 0x0D); // RC Ack Config - 38015022 to 38015158
writeRegister(0x08, 0x31); // Unknown - 38015171 to 38015306
writeRegister(0x0C, 0x02); // Unknown - 38015319 to 38015452
writeRegister(0x00, 0xFF); // CS0 - 38015468 to 38015605
writeRegister(0x01, 0xFF); // CS1 - 38015617 to 38015759
writeRegister(0x07, 0x1A); // Channel Selection - 38015773 to 38015908
writeRegister(0x0E, 0x5A); // ADDR - 38015923 to 38016062
writeRegister(0x0F, 0x00); // ADDR - 38016072 to 38016210
writeRegister(0x10, 0x5A); // ADDR - 38016220 to 38016358
writeRegister(0x11, 0x5A); // PEER - 38016369 to 38016507
writeRegister(0x12, 0x00); // PEER - 38016518 to 38016657
writeRegister(0x13, 0x5A); // PEER - 38016665 to 38016804
writeRegister(0x14, 0x1F); // TX Length - 38016814 to 38016953
writeRegister(0x02, 0x40); // Int1Msk - 38016967 to 38017100
writeRegister(0x03, 0x00); // Int2Msk - 38017111 to 38017244
writeRegister(0x00, 0xFF); // CS0 - 38017258 to 38017401
writeRegister(0x01, 0xFF); // CS1 - 38017407 to 38017549
writeRegister(0x16, 0xC0); // FIFO CTRL - 38017562 to 38017697
writeRegister(0x40, 0x05); // TX Buffer - 38017711 to 38017844
writeRegister(0x41, 0x09); // TX Buffer - 38017858 to 38017992
writeRegister(0x44, 0x23); // TX Buffer - 38018006 to 38018142
writeRegister(0x45, 0x01); // TX Buffer - 38018155 to 38018290
writeRegister(0x46, 0x13); // TX Buffer - 38018299 to 38018439
writeRegister(0x04, 0x07); // TX - 38018451 to 38018587
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38030633 to 38030765
writeRegister(0x00, 0xFF); // CS0 - 38030776 to 38030915
writeRegister(0x01, 0xFF); // CS1 - 38030929 to 38031067
writeRegister(0x0B, 0x1D); // RC Ack Config - 38031081 to 38031221
writeRegister(0x16, 0x10); // FIFO CTRL - 38031234 to 38031368
writeRegister(0x00, 0xFF); // CS0 - 38031378 to 38031519
writeRegister(0x01, 0xFF); // CS1 - 38031532 to 38031676
writeRegister(0x07, 0x1A); // Channel Selection - 38031687 to 38031824
writeRegister(0x0E, 0x5A); // ADDR - 38031837 to 38031976
writeRegister(0x0F, 0x00); // ADDR - 38031986 to 38032121
writeRegister(0x10, 0x5A); // ADDR - 38032134 to 38032269
writeRegister(0x11, 0x5A); // PEER - 38032283 to 38032421
writeRegister(0x12, 0x00); // PEER - 38032432 to 38032565
writeRegister(0x13, 0x5A); // PEER - 38032579 to 38032714
writeRegister(0x04, 0x02); // RX Enable - 38032728 to 38032861
writeRegister(0x02, 0x80); // Int1Msk - 38032875 to 38033008
writeRegister(0x03, 0x00); // Int2Msk - 38033019 to 38033152
writeRegister(0x00, 0xFF); // CS0 - 38033166 to 38033305
writeRegister(0x01, 0xFF); // CS1 - 38033316 to 38033457
delay(13); // Delay 13368 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38046688 to 38046825
writeRegister(0x00, 0xFF); // CS0 - 38046831 to 38046972
writeRegister(0x01, 0xFF); // CS1 - 38046981 to 38047122
writeRegister(0x0B, 0x0D); // RC Ack Config - 38047135 to 38047278
writeRegister(0x08, 0x31); // Unknown - 38047284 to 38047418
writeRegister(0x0C, 0x02); // Unknown - 38047432 to 38047566
writeRegister(0x00, 0xFF); // CS0 - 38047581 to 38047722
writeRegister(0x01, 0xFF); // CS1 - 38047731 to 38047871
writeRegister(0x07, 0x1A); // Channel Selection - 38047887 to 38048025
writeRegister(0x0E, 0x5A); // ADDR - 38048040 to 38048177
writeRegister(0x0F, 0x00); // ADDR - 38048189 to 38048325
writeRegister(0x10, 0x5A); // ADDR - 38048337 to 38048472
writeRegister(0x11, 0x5A); // PEER - 38048486 to 38048621
writeRegister(0x12, 0x00); // PEER - 38048635 to 38048768
writeRegister(0x13, 0x5A); // PEER - 38048782 to 38048917
writeRegister(0x14, 0x1F); // TX Length - 38048931 to 38049068
writeRegister(0x02, 0x40); // Int1Msk - 38049080 to 38049214
writeRegister(0x03, 0x00); // Int2Msk - 38049227 to 38049361
writeRegister(0x00, 0xFF); // CS0 - 38049371 to 38049512
writeRegister(0x01, 0xFF); // CS1 - 38049524 to 38049662
writeRegister(0x16, 0xC0); // FIFO CTRL - 38049676 to 38049814
writeRegister(0x40, 0x05); // TX Buffer - 38049824 to 38049959
writeRegister(0x41, 0x09); // TX Buffer - 38049972 to 38050107
writeRegister(0x44, 0x23); // TX Buffer - 38050120 to 38050254
writeRegister(0x45, 0x01); // TX Buffer - 38050268 to 38050402
writeRegister(0x46, 0x13); // TX Buffer - 38050416 to 38050551
writeRegister(0x04, 0x07); // TX - 38050565 to 38050699
delay(12); // Delay 12038 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38062604 to 38062737
writeRegister(0x00, 0xFF); // CS0 - 38062747 to 38062888
writeRegister(0x01, 0xFF); // CS1 - 38062900 to 38063038
writeRegister(0x0B, 0x1D); // RC Ack Config - 38063052 to 38063191
writeRegister(0x16, 0x10); // FIFO CTRL - 38063205 to 38063339
writeRegister(0x00, 0xFF); // CS0 - 38063353 to 38063489
writeRegister(0x01, 0xFF); // CS1 - 38063503 to 38063644
writeRegister(0x07, 0x1A); // Channel Selection - 38063659 to 38063794
writeRegister(0x0E, 0x5A); // ADDR - 38063808 to 38063947
writeRegister(0x0F, 0x00); // ADDR - 38063958 to 38064098
writeRegister(0x10, 0x5A); // ADDR - 38064106 to 38064248
writeRegister(0x11, 0x5A); // PEER - 38064254 to 38064393
writeRegister(0x12, 0x00); // PEER - 38064403 to 38064536
writeRegister(0x13, 0x5A); // PEER - 38064550 to 38064692
writeRegister(0x04, 0x02); // RX Enable - 38064700 to 38064833
writeRegister(0x02, 0x80); // Int1Msk - 38064847 to 38064980
writeRegister(0x03, 0x00); // Int2Msk - 38064990 to 38065131
writeRegister(0x00, 0xFF); // CS0 - 38065137 to 38065278
writeRegister(0x01, 0xFF); // CS1 - 38065287 to 38065427
delay(13); // Delay 13375 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38078669 to 38078802
writeRegister(0x00, 0xFF); // CS0 - 38078816 to 38078953
writeRegister(0x01, 0xFF); // CS1 - 38078966 to 38079107
writeRegister(0x0B, 0x0D); // RC Ack Config - 38079120 to 38079255
writeRegister(0x08, 0x31); // Unknown - 38079269 to 38079403
writeRegister(0x0C, 0x02); // Unknown - 38079417 to 38079551
writeRegister(0x00, 0xFF); // CS0 - 38079566 to 38079702
writeRegister(0x01, 0xFF); // CS1 - 38079716 to 38079857
writeRegister(0x07, 0x1A); // Channel Selection - 38079872 to 38080007
writeRegister(0x0E, 0x5A); // ADDR - 38080021 to 38080160
writeRegister(0x0F, 0x00); // ADDR - 38080171 to 38080308
writeRegister(0x10, 0x5A); // ADDR - 38080319 to 38080457
writeRegister(0x11, 0x5A); // PEER - 38080467 to 38080606
writeRegister(0x12, 0x00); // PEER - 38080616 to 38080749
writeRegister(0x13, 0x5A); // PEER - 38080763 to 38080902
writeRegister(0x14, 0x1F); // TX Length - 38080912 to 38081053
writeRegister(0x02, 0x40); // Int1Msk - 38081065 to 38081200
writeRegister(0x03, 0x00); // Int2Msk - 38081209 to 38081342
writeRegister(0x00, 0xFF); // CS0 - 38081356 to 38081499
writeRegister(0x01, 0xFF); // CS1 - 38081506 to 38081647
writeRegister(0x16, 0xC0); // FIFO CTRL - 38081661 to 38081795
writeRegister(0x40, 0x05); // TX Buffer - 38081809 to 38081944
writeRegister(0x41, 0x09); // TX Buffer - 38081956 to 38082092
writeRegister(0x44, 0x23); // TX Buffer - 38082104 to 38082239
writeRegister(0x45, 0x01); // TX Buffer - 38082253 to 38082387
writeRegister(0x46, 0x13); // TX Buffer - 38082397 to 38082536
writeRegister(0x04, 0x07); // TX - 38082550 to 38082685
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38094583 to 38094715
writeRegister(0x00, 0xFF); // CS0 - 38094726 to 38094865
writeRegister(0x01, 0xFF); // CS1 - 38094879 to 38095017
writeRegister(0x0B, 0x1D); // RC Ack Config - 38095031 to 38095170
writeRegister(0x16, 0x10); // FIFO CTRL - 38095184 to 38095318
writeRegister(0x00, 0xFF); // CS0 - 38095328 to 38095469
writeRegister(0x01, 0xFF); // CS1 - 38095482 to 38095626
writeRegister(0x07, 0x1A); // Channel Selection - 38095637 to 38095773
writeRegister(0x0E, 0x5A); // ADDR - 38095787 to 38095926
writeRegister(0x0F, 0x00); // ADDR - 38095937 to 38096071
writeRegister(0x10, 0x5A); // ADDR - 38096084 to 38096219
writeRegister(0x11, 0x5A); // PEER - 38096233 to 38096372
writeRegister(0x12, 0x00); // PEER - 38096382 to 38096515
writeRegister(0x13, 0x5A); // PEER - 38096529 to 38096665
writeRegister(0x04, 0x02); // RX Enable - 38096678 to 38096813
writeRegister(0x02, 0x80); // Int1Msk - 38096825 to 38096960
writeRegister(0x03, 0x00); // Int2Msk - 38096969 to 38097102
writeRegister(0x00, 0xFF); // CS0 - 38097116 to 38097255
writeRegister(0x01, 0xFF); // CS1 - 38097266 to 38097407
delay(13); // Delay 13368 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38110638 to 38110775
writeRegister(0x00, 0xFF); // CS0 - 38110781 to 38110922
writeRegister(0x01, 0xFF); // CS1 - 38110931 to 38111071
writeRegister(0x0B, 0x0D); // RC Ack Config - 38111085 to 38111228
writeRegister(0x08, 0x31); // Unknown - 38111234 to 38111370
writeRegister(0x0C, 0x02); // Unknown - 38111382 to 38111516
writeRegister(0x00, 0xFF); // CS0 - 38111531 to 38111672
writeRegister(0x01, 0xFF); // CS1 - 38111681 to 38111821
writeRegister(0x07, 0x1A); // Channel Selection - 38111837 to 38111977
writeRegister(0x0E, 0x5A); // ADDR - 38111990 to 38112126
writeRegister(0x0F, 0x00); // ADDR - 38112139 to 38112274
writeRegister(0x10, 0x5A); // ADDR - 38112287 to 38112422
writeRegister(0x11, 0x5A); // PEER - 38112436 to 38112571
writeRegister(0x12, 0x00); // PEER - 38112585 to 38112718
writeRegister(0x13, 0x5A); // PEER - 38112732 to 38112867
writeRegister(0x14, 0x1F); // TX Length - 38112881 to 38113018
writeRegister(0x02, 0x40); // Int1Msk - 38113031 to 38113164
writeRegister(0x03, 0x00); // Int2Msk - 38113178 to 38113311
writeRegister(0x00, 0xFF); // CS0 - 38113321 to 38113462
writeRegister(0x01, 0xFF); // CS1 - 38113474 to 38113611
writeRegister(0x16, 0xC0); // FIFO CTRL - 38113626 to 38113764
writeRegister(0x40, 0x05); // TX Buffer - 38113774 to 38113908
writeRegister(0x41, 0x09); // TX Buffer - 38113922 to 38114057
writeRegister(0x44, 0x23); // TX Buffer - 38114070 to 38114204
writeRegister(0x45, 0x01); // TX Buffer - 38114218 to 38114352
writeRegister(0x46, 0x13); // TX Buffer - 38114366 to 38114501
writeRegister(0x04, 0x07); // TX - 38114515 to 38114649
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38126696 to 38126829
writeRegister(0x00, 0xFF); // CS0 - 38126843 to 38126980
writeRegister(0x01, 0xFF); // CS1 - 38126993 to 38127134
writeRegister(0x0B, 0x1D); // RC Ack Config - 38127148 to 38127285
writeRegister(0x16, 0x10); // FIFO CTRL - 38127297 to 38127433
writeRegister(0x00, 0xFF); // CS0 - 38127445 to 38127589
writeRegister(0x01, 0xFF); // CS1 - 38127595 to 38127735
writeRegister(0x07, 0x1A); // Channel Selection - 38127751 to 38127890
writeRegister(0x0E, 0x5A); // ADDR - 38127901 to 38128040
writeRegister(0x0F, 0x00); // ADDR - 38128053 to 38128188
writeRegister(0x10, 0x5A); // ADDR - 38128198 to 38128336
writeRegister(0x11, 0x5A); // PEER - 38128346 to 38128485
writeRegister(0x12, 0x00); // PEER - 38128499 to 38128632
writeRegister(0x13, 0x5A); // PEER - 38128642 to 38128781
writeRegister(0x04, 0x02); // RX Enable - 38128792 to 38128931
writeRegister(0x02, 0x80); // Int1Msk - 38128939 to 38129072
writeRegister(0x03, 0x00); // Int2Msk - 38129086 to 38129219
writeRegister(0x00, 0xFF); // CS0 - 38129229 to 38129370
writeRegister(0x01, 0xFF); // CS1 - 38129383 to 38129527
delay(13); // Delay 13208 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38142602 to 38142735
writeRegister(0x00, 0xFF); // CS0 - 38142745 to 38142885
writeRegister(0x01, 0xFF); // CS1 - 38142899 to 38143043
writeRegister(0x0B, 0x0D); // RC Ack Config - 38143050 to 38143188
writeRegister(0x08, 0x31); // Unknown - 38143199 to 38143340
writeRegister(0x0C, 0x02); // Unknown - 38143347 to 38143480
writeRegister(0x00, 0xFF); // CS0 - 38143496 to 38143635
writeRegister(0x01, 0xFF); // CS1 - 38143649 to 38143793
writeRegister(0x07, 0x1A); // Channel Selection - 38143805 to 38143940
writeRegister(0x0E, 0x5A); // ADDR - 38143954 to 38144090
writeRegister(0x0F, 0x00); // ADDR - 38144104 to 38144238
writeRegister(0x10, 0x5A); // ADDR - 38144252 to 38144386
writeRegister(0x11, 0x5A); // PEER - 38144400 to 38144535
writeRegister(0x12, 0x00); // PEER - 38144549 to 38144682
writeRegister(0x13, 0x5A); // PEER - 38144696 to 38144832
writeRegister(0x14, 0x1F); // TX Length - 38144846 to 38144989
writeRegister(0x02, 0x40); // Int1Msk - 38144995 to 38145128
writeRegister(0x03, 0x00); // Int2Msk - 38145142 to 38145275
writeRegister(0x00, 0xFF); // CS0 - 38145289 to 38145425
writeRegister(0x01, 0xFF); // CS1 - 38145439 to 38145580
writeRegister(0x16, 0xC0); // FIFO CTRL - 38145594 to 38145728
writeRegister(0x40, 0x05); // TX Buffer - 38145742 to 38145877
writeRegister(0x41, 0x09); // TX Buffer - 38145886 to 38146028
writeRegister(0x44, 0x23); // TX Buffer - 38146034 to 38146176
writeRegister(0x45, 0x01); // TX Buffer - 38146183 to 38146318
writeRegister(0x46, 0x13); // TX Buffer - 38146330 to 38146473
writeRegister(0x04, 0x07); // TX - 38146479 to 38146615
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38158661 to 38158793
writeRegister(0x00, 0xFF); // CS0 - 38158807 to 38158951
writeRegister(0x01, 0xFF); // CS1 - 38158957 to 38159098
writeRegister(0x0B, 0x1D); // RC Ack Config - 38159112 to 38159255
writeRegister(0x16, 0x10); // FIFO CTRL - 38159262 to 38159396
writeRegister(0x00, 0xFF); // CS0 - 38159410 to 38159549
writeRegister(0x01, 0xFF); // CS1 - 38159560 to 38159701
writeRegister(0x07, 0x1A); // Channel Selection - 38159715 to 38159854
writeRegister(0x0E, 0x5A); // ADDR - 38159868 to 38160004
writeRegister(0x0F, 0x00); // ADDR - 38160018 to 38160152
writeRegister(0x10, 0x5A); // ADDR - 38160166 to 38160300
writeRegister(0x11, 0x5A); // PEER - 38160314 to 38160449
writeRegister(0x12, 0x00); // PEER - 38160463 to 38160596
writeRegister(0x13, 0x5A); // PEER - 38160607 to 38160746
writeRegister(0x04, 0x02); // RX Enable - 38160760 to 38160893
writeRegister(0x02, 0x80); // Int1Msk - 38160903 to 38161036
writeRegister(0x03, 0x00); // Int2Msk - 38161050 to 38161183
writeRegister(0x00, 0xFF); // CS0 - 38161197 to 38161333
writeRegister(0x01, 0xFF); // CS1 - 38161347 to 38161487
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38174716 to 38174849
writeRegister(0x00, 0xFF); // CS0 - 38174862 to 38175000
writeRegister(0x01, 0xFF); // CS1 - 38175012 to 38175152
writeRegister(0x0B, 0x0D); // RC Ack Config - 38175167 to 38175303
writeRegister(0x08, 0x31); // Unknown - 38175316 to 38175451
writeRegister(0x0C, 0x02); // Unknown - 38175464 to 38175597
writeRegister(0x00, 0xFF); // CS0 - 38175612 to 38175750
writeRegister(0x01, 0xFF); // CS1 - 38175762 to 38175902
writeRegister(0x07, 0x1A); // Channel Selection - 38175918 to 38176053
writeRegister(0x0E, 0x5A); // ADDR - 38176068 to 38176207
writeRegister(0x0F, 0x00); // ADDR - 38176217 to 38176355
writeRegister(0x10, 0x5A); // ADDR - 38176365 to 38176503
writeRegister(0x11, 0x5A); // PEER - 38176514 to 38176652
writeRegister(0x12, 0x00); // PEER - 38176663 to 38176802
writeRegister(0x13, 0x5A); // PEER - 38176810 to 38176949
writeRegister(0x14, 0x1F); // TX Length - 38176959 to 38177098
writeRegister(0x02, 0x40); // Int1Msk - 38177112 to 38177245
writeRegister(0x03, 0x00); // Int2Msk - 38177255 to 38177389
writeRegister(0x00, 0xFF); // CS0 - 38177402 to 38177546
writeRegister(0x01, 0xFF); // CS1 - 38177552 to 38177692
writeRegister(0x16, 0xC0); // FIFO CTRL - 38177707 to 38177842
writeRegister(0x40, 0x05); // TX Buffer - 38177856 to 38177989
writeRegister(0x41, 0x09); // TX Buffer - 38178003 to 38178137
writeRegister(0x44, 0x23); // TX Buffer - 38178151 to 38178287
writeRegister(0x45, 0x01); // TX Buffer - 38178299 to 38178435
writeRegister(0x46, 0x13); // TX Buffer - 38178444 to 38178584
writeRegister(0x04, 0x07); // TX - 38178596 to 38178732
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38190629 to 38190762
writeRegister(0x00, 0xFF); // CS0 - 38190772 to 38190913
writeRegister(0x01, 0xFF); // CS1 - 38190926 to 38191062
writeRegister(0x0B, 0x1D); // RC Ack Config - 38191078 to 38191218
writeRegister(0x16, 0x10); // FIFO CTRL - 38191230 to 38191365
writeRegister(0x00, 0xFF); // CS0 - 38191378 to 38191514
writeRegister(0x01, 0xFF); // CS1 - 38191528 to 38191668
writeRegister(0x07, 0x1A); // Channel Selection - 38191684 to 38191819
writeRegister(0x0E, 0x5A); // ADDR - 38191834 to 38191973
writeRegister(0x0F, 0x00); // ADDR - 38191983 to 38192125
writeRegister(0x10, 0x5A); // ADDR - 38192131 to 38192272
writeRegister(0x11, 0x5A); // PEER - 38192279 to 38192418
writeRegister(0x12, 0x00); // PEER - 38192428 to 38192562
writeRegister(0x13, 0x5A); // PEER - 38192575 to 38192719
writeRegister(0x04, 0x02); // RX Enable - 38192725 to 38192858
writeRegister(0x02, 0x80); // Int1Msk - 38192872 to 38193005
writeRegister(0x03, 0x00); // Int2Msk - 38193015 to 38193155
writeRegister(0x00, 0xFF); // CS0 - 38193162 to 38193303
writeRegister(0x01, 0xFF); // CS1 - 38193312 to 38193452
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38206685 to 38206817
writeRegister(0x00, 0xFF); // CS0 - 38206828 to 38206967
writeRegister(0x01, 0xFF); // CS1 - 38206981 to 38207119
writeRegister(0x0B, 0x0D); // RC Ack Config - 38207132 to 38207275
writeRegister(0x08, 0x31); // Unknown - 38207281 to 38207415
writeRegister(0x0C, 0x02); // Unknown - 38207429 to 38207563
writeRegister(0x00, 0xFF); // CS0 - 38207578 to 38207717
writeRegister(0x01, 0xFF); // CS1 - 38207731 to 38207869
writeRegister(0x07, 0x1A); // Channel Selection - 38207883 to 38208022
writeRegister(0x0E, 0x5A); // ADDR - 38208037 to 38208172
writeRegister(0x0F, 0x00); // ADDR - 38208186 to 38208320
writeRegister(0x10, 0x5A); // ADDR - 38208334 to 38208469
writeRegister(0x11, 0x5A); // PEER - 38208482 to 38208618
writeRegister(0x12, 0x00); // PEER - 38208631 to 38208765
writeRegister(0x13, 0x5A); // PEER - 38208778 to 38208914
writeRegister(0x14, 0x1F); // TX Length - 38208928 to 38209063
writeRegister(0x02, 0x40); // Int1Msk - 38209077 to 38209210
writeRegister(0x03, 0x00); // Int2Msk - 38209224 to 38209357
writeRegister(0x00, 0xFF); // CS0 - 38209368 to 38209507
writeRegister(0x01, 0xFF); // CS1 - 38209521 to 38209665
writeRegister(0x16, 0xC0); // FIFO CTRL - 38209672 to 38209812
writeRegister(0x40, 0x05); // TX Buffer - 38209821 to 38209962
writeRegister(0x41, 0x09); // TX Buffer - 38209968 to 38210104
writeRegister(0x44, 0x23); // TX Buffer - 38210116 to 38210252
writeRegister(0x45, 0x01); // TX Buffer - 38210265 to 38210400
writeRegister(0x46, 0x13); // TX Buffer - 38210413 to 38210549
writeRegister(0x04, 0x07); // TX - 38210562 to 38210697
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38222595 to 38222727
writeRegister(0x00, 0xFF); // CS0 - 38222741 to 38222877
writeRegister(0x01, 0xFF); // CS1 - 38222891 to 38223032
writeRegister(0x0B, 0x1D); // RC Ack Config - 38223046 to 38223183
writeRegister(0x16, 0x10); // FIFO CTRL - 38223196 to 38223330
writeRegister(0x00, 0xFF); // CS0 - 38223344 to 38223483
writeRegister(0x01, 0xFF); // CS1 - 38223494 to 38223635
writeRegister(0x07, 0x1A); // Channel Selection - 38223649 to 38223788
writeRegister(0x0E, 0x5A); // ADDR - 38223799 to 38223938
writeRegister(0x0F, 0x00); // ADDR - 38223952 to 38224086
writeRegister(0x10, 0x5A); // ADDR - 38224100 to 38224234
writeRegister(0x11, 0x5A); // PEER - 38224248 to 38224383
writeRegister(0x12, 0x00); // PEER - 38224397 to 38224530
writeRegister(0x13, 0x5A); // PEER - 38224541 to 38224680
writeRegister(0x04, 0x02); // RX Enable - 38224694 to 38224827
writeRegister(0x02, 0x80); // Int1Msk - 38224837 to 38224970
writeRegister(0x03, 0x00); // Int2Msk - 38224984 to 38225117
writeRegister(0x00, 0xFF); // CS0 - 38225131 to 38225267
writeRegister(0x01, 0xFF); // CS1 - 38225281 to 38225421
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38238650 to 38238783
writeRegister(0x00, 0xFF); // CS0 - 38238796 to 38238934
writeRegister(0x01, 0xFF); // CS1 - 38238946 to 38239086
writeRegister(0x0B, 0x0D); // RC Ack Config - 38239101 to 38239237
writeRegister(0x08, 0x31); // Unknown - 38239250 to 38239385
writeRegister(0x0C, 0x02); // Unknown - 38239398 to 38239531
writeRegister(0x00, 0xFF); // CS0 - 38239546 to 38239684
writeRegister(0x01, 0xFF); // CS1 - 38239696 to 38239836
writeRegister(0x07, 0x1A); // Channel Selection - 38239852 to 38239987
writeRegister(0x0E, 0x5A); // ADDR - 38240002 to 38240141
writeRegister(0x0F, 0x00); // ADDR - 38240151 to 38240289
writeRegister(0x10, 0x5A); // ADDR - 38240299 to 38240437
writeRegister(0x11, 0x5A); // PEER - 38240448 to 38240586
writeRegister(0x12, 0x00); // PEER - 38240597 to 38240730
writeRegister(0x13, 0x5A); // PEER - 38240744 to 38240883
writeRegister(0x14, 0x1F); // TX Length - 38240893 to 38241032
writeRegister(0x02, 0x40); // Int1Msk - 38241042 to 38241182
writeRegister(0x03, 0x00); // Int2Msk - 38241189 to 38241323
writeRegister(0x00, 0xFF); // CS0 - 38241336 to 38241480
writeRegister(0x01, 0xFF); // CS1 - 38241486 to 38241626
writeRegister(0x16, 0xC0); // FIFO CTRL - 38241641 to 38241776
writeRegister(0x40, 0x05); // TX Buffer - 38241790 to 38241923
writeRegister(0x41, 0x09); // TX Buffer - 38241937 to 38242071
writeRegister(0x44, 0x23); // TX Buffer - 38242082 to 38242221
writeRegister(0x45, 0x01); // TX Buffer - 38242230 to 38242369
writeRegister(0x46, 0x13); // TX Buffer - 38242378 to 38242518
writeRegister(0x04, 0x07); // TX - 38242527 to 38242666
delay(12); // Delay 12181 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38254711 to 38254847
writeRegister(0x00, 0xFF); // CS0 - 38254855 to 38254994
writeRegister(0x01, 0xFF); // CS1 - 38255004 to 38255146
writeRegister(0x0B, 0x1D); // RC Ack Config - 38255160 to 38255300
writeRegister(0x16, 0x10); // FIFO CTRL - 38255309 to 38255447
writeRegister(0x00, 0xFF); // CS0 - 38255457 to 38255598
writeRegister(0x01, 0xFF); // CS1 - 38255610 to 38255755
writeRegister(0x07, 0x1A); // Channel Selection - 38255766 to 38255901
writeRegister(0x0E, 0x5A); // ADDR - 38255916 to 38256052
writeRegister(0x0F, 0x00); // ADDR - 38256065 to 38256201
writeRegister(0x10, 0x5A); // ADDR - 38256213 to 38256348
writeRegister(0x11, 0x5A); // PEER - 38256362 to 38256497
writeRegister(0x12, 0x00); // PEER - 38256511 to 38256644
writeRegister(0x13, 0x5A); // PEER - 38256658 to 38256793
writeRegister(0x04, 0x02); // RX Enable - 38256807 to 38256940
writeRegister(0x02, 0x80); // Int1Msk - 38256954 to 38257087
writeRegister(0x03, 0x00); // Int2Msk - 38257098 to 38257231
writeRegister(0x00, 0xFF); // CS0 - 38257245 to 38257384
writeRegister(0x01, 0xFF); // CS1 - 38257395 to 38257536
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38270614 to 38270747
writeRegister(0x00, 0xFF); // CS0 - 38270761 to 38270904
writeRegister(0x01, 0xFF); // CS1 - 38270911 to 38271052
writeRegister(0x0B, 0x0D); // RC Ack Config - 38271065 to 38271200
writeRegister(0x08, 0x31); // Unknown - 38271214 to 38271348
writeRegister(0x0C, 0x02); // Unknown - 38271362 to 38271496
writeRegister(0x00, 0xFF); // CS0 - 38271511 to 38271654
writeRegister(0x01, 0xFF); // CS1 - 38271661 to 38271802
writeRegister(0x07, 0x1A); // Channel Selection - 38271817 to 38271955
writeRegister(0x0E, 0x5A); // ADDR - 38271966 to 38272105
writeRegister(0x0F, 0x00); // ADDR - 38272119 to 38272253
writeRegister(0x10, 0x5A); // ADDR - 38272264 to 38272402
writeRegister(0x11, 0x5A); // PEER - 38272412 to 38272551
writeRegister(0x12, 0x00); // PEER - 38272564 to 38272698
writeRegister(0x13, 0x5A); // PEER - 38272708 to 38272847
writeRegister(0x14, 0x1F); // TX Length - 38272857 to 38272996
writeRegister(0x02, 0x40); // Int1Msk - 38273010 to 38273143
writeRegister(0x03, 0x00); // Int2Msk - 38273154 to 38273287
writeRegister(0x00, 0xFF); // CS0 - 38273301 to 38273440
writeRegister(0x01, 0xFF); // CS1 - 38273451 to 38273592
writeRegister(0x16, 0xC0); // FIFO CTRL - 38273605 to 38273740
writeRegister(0x40, 0x05); // TX Buffer - 38273754 to 38273889
writeRegister(0x41, 0x09); // TX Buffer - 38273901 to 38274037
writeRegister(0x44, 0x23); // TX Buffer - 38274049 to 38274184
writeRegister(0x45, 0x01); // TX Buffer - 38274198 to 38274333
writeRegister(0x46, 0x13); // TX Buffer - 38274346 to 38274482
writeRegister(0x04, 0x07); // TX - 38274495 to 38274630
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38286676 to 38286810
writeRegister(0x00, 0xFF); // CS0 - 38286819 to 38286958
writeRegister(0x01, 0xFF); // CS1 - 38286972 to 38287116
writeRegister(0x0B, 0x1D); // RC Ack Config - 38287124 to 38287263
writeRegister(0x16, 0x10); // FIFO CTRL - 38287277 to 38287411
writeRegister(0x00, 0xFF); // CS0 - 38287425 to 38287562
writeRegister(0x01, 0xFF); // CS1 - 38287575 to 38287716
writeRegister(0x07, 0x1A); // Channel Selection - 38287731 to 38287866
writeRegister(0x0E, 0x5A); // ADDR - 38287880 to 38288019
writeRegister(0x0F, 0x00); // ADDR - 38288030 to 38288167
writeRegister(0x10, 0x5A); // ADDR - 38288178 to 38288316
writeRegister(0x11, 0x5A); // PEER - 38288326 to 38288465
writeRegister(0x12, 0x00); // PEER - 38288475 to 38288608
writeRegister(0x13, 0x5A); // PEER - 38288622 to 38288761
writeRegister(0x04, 0x02); // RX Enable - 38288771 to 38288905
writeRegister(0x02, 0x80); // Int1Msk - 38288918 to 38289052
writeRegister(0x03, 0x00); // Int2Msk - 38289065 to 38289199
writeRegister(0x00, 0xFF); // CS0 - 38289209 to 38289350
writeRegister(0x01, 0xFF); // CS1 - 38289362 to 38289500
delay(13); // Delay 13364 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38302731 to 38302864
writeRegister(0x00, 0xFF); // CS0 - 38302874 to 38303015
writeRegister(0x01, 0xFF); // CS1 - 38303028 to 38303164
writeRegister(0x0B, 0x0D); // RC Ack Config - 38303178 to 38303321
writeRegister(0x08, 0x31); // Unknown - 38303327 to 38303469
writeRegister(0x0C, 0x02); // Unknown - 38303475 to 38303609
writeRegister(0x00, 0xFF); // CS0 - 38303624 to 38303765
writeRegister(0x01, 0xFF); // CS1 - 38303778 to 38303914
writeRegister(0x07, 0x1A); // Channel Selection - 38303930 to 38304069
writeRegister(0x0E, 0x5A); // ADDR - 38304083 to 38304219
writeRegister(0x0F, 0x00); // ADDR - 38304233 to 38304367
writeRegister(0x10, 0x5A); // ADDR - 38304380 to 38304515
writeRegister(0x11, 0x5A); // PEER - 38304529 to 38304664
writeRegister(0x12, 0x00); // PEER - 38304678 to 38304811
writeRegister(0x13, 0x5A); // PEER - 38304825 to 38304962
writeRegister(0x14, 0x1F); // TX Length - 38304974 to 38305111
writeRegister(0x02, 0x40); // Int1Msk - 38305124 to 38305257
writeRegister(0x03, 0x00); // Int2Msk - 38305271 to 38305404
writeRegister(0x00, 0xFF); // CS0 - 38305414 to 38305555
writeRegister(0x01, 0xFF); // CS1 - 38305568 to 38305712
writeRegister(0x16, 0xC0); // FIFO CTRL - 38305719 to 38305857
writeRegister(0x40, 0x05); // TX Buffer - 38305867 to 38306009
writeRegister(0x41, 0x09); // TX Buffer - 38306015 to 38306149
writeRegister(0x44, 0x23); // TX Buffer - 38306163 to 38306299
writeRegister(0x45, 0x01); // TX Buffer - 38306311 to 38306447
writeRegister(0x46, 0x13); // TX Buffer - 38306459 to 38306594
writeRegister(0x04, 0x07); // TX - 38306608 to 38306742
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38318641 to 38318774
writeRegister(0x00, 0xFF); // CS0 - 38318788 to 38318931
writeRegister(0x01, 0xFF); // CS1 - 38318937 to 38319079
writeRegister(0x0B, 0x1D); // RC Ack Config - 38319093 to 38319236
writeRegister(0x16, 0x10); // FIFO CTRL - 38319242 to 38319376
writeRegister(0x00, 0xFF); // CS0 - 38319390 to 38319531
writeRegister(0x01, 0xFF); // CS1 - 38319540 to 38319680
writeRegister(0x07, 0x1A); // Channel Selection - 38319696 to 38319834
writeRegister(0x0E, 0x5A); // ADDR - 38319849 to 38319985
writeRegister(0x0F, 0x00); // ADDR - 38319998 to 38320133
writeRegister(0x10, 0x5A); // ADDR - 38320146 to 38320281
writeRegister(0x11, 0x5A); // PEER - 38320295 to 38320430
writeRegister(0x12, 0x00); // PEER - 38320444 to 38320577
writeRegister(0x13, 0x5A); // PEER - 38320587 to 38320726
writeRegister(0x04, 0x02); // RX Enable - 38320740 to 38320873
writeRegister(0x02, 0x80); // Int1Msk - 38320884 to 38321017
writeRegister(0x03, 0x00); // Int2Msk - 38321031 to 38321164
writeRegister(0x00, 0xFF); // CS0 - 38321178 to 38321315
writeRegister(0x01, 0xFF); // CS1 - 38321328 to 38321469
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38334696 to 38334829
writeRegister(0x00, 0xFF); // CS0 - 38334843 to 38334979
writeRegister(0x01, 0xFF); // CS1 - 38334993 to 38335134
writeRegister(0x0B, 0x0D); // RC Ack Config - 38335147 to 38335282
writeRegister(0x08, 0x31); // Unknown - 38335296 to 38335430
writeRegister(0x0C, 0x02); // Unknown - 38335444 to 38335578
writeRegister(0x00, 0xFF); // CS0 - 38335593 to 38335729
writeRegister(0x01, 0xFF); // CS1 - 38335743 to 38335883
writeRegister(0x07, 0x1A); // Channel Selection - 38335899 to 38336034
writeRegister(0x0E, 0x5A); // ADDR - 38336048 to 38336189
writeRegister(0x0F, 0x00); // ADDR - 38336198 to 38336335
writeRegister(0x10, 0x5A); // ADDR - 38336346 to 38336484
writeRegister(0x11, 0x5A); // PEER - 38336494 to 38336633
writeRegister(0x12, 0x00); // PEER - 38336643 to 38336776
writeRegister(0x13, 0x5A); // PEER - 38336790 to 38336929
writeRegister(0x14, 0x1F); // TX Length - 38336940 to 38337080
writeRegister(0x02, 0x40); // Int1Msk - 38337092 to 38337226
writeRegister(0x03, 0x00); // Int2Msk - 38337236 to 38337369
writeRegister(0x00, 0xFF); // CS0 - 38337383 to 38337527
writeRegister(0x01, 0xFF); // CS1 - 38337533 to 38337674
writeRegister(0x16, 0xC0); // FIFO CTRL - 38337688 to 38337822
writeRegister(0x40, 0x05); // TX Buffer - 38337836 to 38337971
writeRegister(0x41, 0x09); // TX Buffer - 38337984 to 38338119
writeRegister(0x44, 0x23); // TX Buffer - 38338132 to 38338266
writeRegister(0x45, 0x01); // TX Buffer - 38338280 to 38338414
writeRegister(0x46, 0x13); // TX Buffer - 38338425 to 38338563
writeRegister(0x04, 0x07); // TX - 38338577 to 38338711
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38350610 to 38350743
writeRegister(0x00, 0xFF); // CS0 - 38350753 to 38350892
writeRegister(0x01, 0xFF); // CS1 - 38350906 to 38351044
writeRegister(0x0B, 0x1D); // RC Ack Config - 38351058 to 38351197
writeRegister(0x16, 0x10); // FIFO CTRL - 38351211 to 38351345
writeRegister(0x00, 0xFF); // CS0 - 38351355 to 38351495
writeRegister(0x01, 0xFF); // CS1 - 38351509 to 38351653
writeRegister(0x07, 0x1A); // Channel Selection - 38351665 to 38351800
writeRegister(0x0E, 0x5A); // ADDR - 38351814 to 38351953
writeRegister(0x0F, 0x00); // ADDR - 38351964 to 38352098
writeRegister(0x10, 0x5A); // ADDR - 38352112 to 38352246
writeRegister(0x11, 0x5A); // PEER - 38352260 to 38352399
writeRegister(0x12, 0x00); // PEER - 38352409 to 38352542
writeRegister(0x13, 0x5A); // PEER - 38352556 to 38352692
writeRegister(0x04, 0x02); // RX Enable - 38352705 to 38352839
writeRegister(0x02, 0x80); // Int1Msk - 38352852 to 38352986
writeRegister(0x03, 0x00); // Int2Msk - 38352996 to 38353129
writeRegister(0x00, 0xFF); // CS0 - 38353143 to 38353284
writeRegister(0x01, 0xFF); // CS1 - 38353293 to 38353434
delay(13); // Delay 13367 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38366665 to 38366801
writeRegister(0x00, 0xFF); // CS0 - 38366808 to 38366949
writeRegister(0x01, 0xFF); // CS1 - 38366958 to 38367098
writeRegister(0x0B, 0x0D); // RC Ack Config - 38367113 to 38367255
writeRegister(0x08, 0x31); // Unknown - 38367261 to 38367397
writeRegister(0x0C, 0x02); // Unknown - 38367409 to 38367543
writeRegister(0x00, 0xFF); // CS0 - 38367558 to 38367699
writeRegister(0x01, 0xFF); // CS1 - 38367708 to 38367848
writeRegister(0x07, 0x1A); // Channel Selection - 38367864 to 38368003
writeRegister(0x0E, 0x5A); // ADDR - 38368017 to 38368153
writeRegister(0x0F, 0x00); // ADDR - 38368167 to 38368301
writeRegister(0x10, 0x5A); // ADDR - 38368315 to 38368449
writeRegister(0x11, 0x5A); // PEER - 38368463 to 38368598
writeRegister(0x12, 0x00); // PEER - 38368612 to 38368745
writeRegister(0x13, 0x5A); // PEER - 38368759 to 38368895
writeRegister(0x14, 0x1F); // TX Length - 38368908 to 38369045
writeRegister(0x02, 0x40); // Int1Msk - 38369058 to 38369191
writeRegister(0x03, 0x00); // Int2Msk - 38369205 to 38369338
writeRegister(0x00, 0xFF); // CS0 - 38369348 to 38369489
writeRegister(0x01, 0xFF); // CS1 - 38369502 to 38369638
writeRegister(0x16, 0xC0); // FIFO CTRL - 38369653 to 38369791
writeRegister(0x40, 0x05); // TX Buffer - 38369801 to 38369935
writeRegister(0x41, 0x09); // TX Buffer - 38369949 to 38370083
writeRegister(0x44, 0x23); // TX Buffer - 38370097 to 38370233
writeRegister(0x45, 0x01); // TX Buffer - 38370245 to 38370381
writeRegister(0x46, 0x13); // TX Buffer - 38370393 to 38370528
writeRegister(0x04, 0x07); // TX - 38370542 to 38370676
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38382723 to 38382856
writeRegister(0x00, 0xFF); // CS0 - 38382870 to 38383007
writeRegister(0x01, 0xFF); // CS1 - 38383020 to 38383161
writeRegister(0x0B, 0x1D); // RC Ack Config - 38383175 to 38383312
writeRegister(0x16, 0x10); // FIFO CTRL - 38383324 to 38383459
writeRegister(0x00, 0xFF); // CS0 - 38383472 to 38383616
writeRegister(0x01, 0xFF); // CS1 - 38383622 to 38383762
writeRegister(0x07, 0x1A); // Channel Selection - 38383778 to 38383917
writeRegister(0x0E, 0x5A); // ADDR - 38383928 to 38384067
writeRegister(0x0F, 0x00); // ADDR - 38384081 to 38384215
writeRegister(0x10, 0x5A); // ADDR - 38384225 to 38384363
writeRegister(0x11, 0x5A); // PEER - 38384374 to 38384512
writeRegister(0x12, 0x00); // PEER - 38384526 to 38384659
writeRegister(0x13, 0x5A); // PEER - 38384670 to 38384809
writeRegister(0x04, 0x02); // RX Enable - 38384819 to 38384960
writeRegister(0x02, 0x80); // Int1Msk - 38384966 to 38385099
writeRegister(0x03, 0x00); // Int2Msk - 38385113 to 38385246
writeRegister(0x00, 0xFF); // CS0 - 38385256 to 38385396
writeRegister(0x01, 0xFF); // CS1 - 38385410 to 38385554
delay(13); // Delay 13208 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38398630 to 38398762
writeRegister(0x00, 0xFF); // CS0 - 38398773 to 38398912
writeRegister(0x01, 0xFF); // CS1 - 38398926 to 38399070
writeRegister(0x0B, 0x0D); // RC Ack Config - 38399077 to 38399215
writeRegister(0x08, 0x31); // Unknown - 38399226 to 38399367
writeRegister(0x0C, 0x02); // Unknown - 38399374 to 38399507
writeRegister(0x00, 0xFF); // CS0 - 38399523 to 38399662
writeRegister(0x01, 0xFF); // CS1 - 38399676 to 38399820
writeRegister(0x07, 0x1A); // Channel Selection - 38399832 to 38399967
writeRegister(0x0E, 0x5A); // ADDR - 38399981 to 38400117
writeRegister(0x0F, 0x00); // ADDR - 38400131 to 38400265
writeRegister(0x10, 0x5A); // ADDR - 38400279 to 38400415
writeRegister(0x11, 0x5A); // PEER - 38400427 to 38400562
writeRegister(0x12, 0x00); // PEER - 38400576 to 38400709
writeRegister(0x13, 0x5A); // PEER - 38400723 to 38400859
writeRegister(0x14, 0x1F); // TX Length - 38400873 to 38401016
writeRegister(0x02, 0x40); // Int1Msk - 38401022 to 38401155
writeRegister(0x03, 0x00); // Int2Msk - 38401169 to 38401302
writeRegister(0x00, 0xFF); // CS0 - 38401316 to 38401452
writeRegister(0x01, 0xFF); // CS1 - 38401466 to 38401607
writeRegister(0x16, 0xC0); // FIFO CTRL - 38401621 to 38401755
writeRegister(0x40, 0x05); // TX Buffer - 38401769 to 38401904
writeRegister(0x41, 0x09); // TX Buffer - 38401913 to 38402055
writeRegister(0x44, 0x23); // TX Buffer - 38402061 to 38402203
writeRegister(0x45, 0x01); // TX Buffer - 38402210 to 38402345
writeRegister(0x46, 0x13); // TX Buffer - 38402358 to 38402500
writeRegister(0x04, 0x07); // TX - 38402507 to 38402642
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38414688 to 38414820
writeRegister(0x00, 0xFF); // CS0 - 38414834 to 38414978
writeRegister(0x01, 0xFF); // CS1 - 38414984 to 38415124
writeRegister(0x0B, 0x1D); // RC Ack Config - 38415139 to 38415282
writeRegister(0x16, 0x10); // FIFO CTRL - 38415289 to 38415423
writeRegister(0x00, 0xFF); // CS0 - 38415437 to 38415576
writeRegister(0x01, 0xFF); // CS1 - 38415587 to 38415728
writeRegister(0x07, 0x1A); // Channel Selection - 38415742 to 38415881
writeRegister(0x0E, 0x5A); // ADDR - 38415895 to 38416031
writeRegister(0x0F, 0x00); // ADDR - 38416045 to 38416179
writeRegister(0x10, 0x5A); // ADDR - 38416193 to 38416328
writeRegister(0x11, 0x5A); // PEER - 38416341 to 38416478
writeRegister(0x12, 0x00); // PEER - 38416490 to 38416625
writeRegister(0x13, 0x5A); // PEER - 38416634 to 38416773
writeRegister(0x04, 0x02); // RX Enable - 38416787 to 38416920
writeRegister(0x02, 0x80); // Int1Msk - 38416930 to 38417063
writeRegister(0x03, 0x00); // Int2Msk - 38417077 to 38417210
writeRegister(0x00, 0xFF); // CS0 - 38417224 to 38417360
writeRegister(0x01, 0xFF); // CS1 - 38417374 to 38417514
delay(13); // Delay 13221 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38430603 to 38430735
writeRegister(0x00, 0xFF); // CS0 - 38430749 to 38430893
writeRegister(0x01, 0xFF); // CS1 - 38430899 to 38431039
writeRegister(0x0B, 0x0D); // RC Ack Config - 38431053 to 38431190
writeRegister(0x08, 0x31); // Unknown - 38431202 to 38431338
writeRegister(0x0C, 0x02); // Unknown - 38431350 to 38431484
writeRegister(0x00, 0xFF); // CS0 - 38431499 to 38431643
writeRegister(0x01, 0xFF); // CS1 - 38431649 to 38431789
writeRegister(0x07, 0x1A); // Channel Selection - 38431805 to 38431948
writeRegister(0x0E, 0x5A); // ADDR - 38431955 to 38432094
writeRegister(0x0F, 0x00); // ADDR - 38432107 to 38432242
writeRegister(0x10, 0x5A); // ADDR - 38432252 to 38432390
writeRegister(0x11, 0x5A); // PEER - 38432400 to 38432539
writeRegister(0x12, 0x00); // PEER - 38432553 to 38432686
writeRegister(0x13, 0x5A); // PEER - 38432696 to 38432835
writeRegister(0x14, 0x1F); // TX Length - 38432846 to 38432986
writeRegister(0x02, 0x40); // Int1Msk - 38432999 to 38433132
writeRegister(0x03, 0x00); // Int2Msk - 38433142 to 38433275
writeRegister(0x00, 0xFF); // CS0 - 38433289 to 38433430
writeRegister(0x01, 0xFF); // CS1 - 38433439 to 38433579
writeRegister(0x16, 0xC0); // FIFO CTRL - 38433594 to 38433729
writeRegister(0x40, 0x05); // TX Buffer - 38433742 to 38433877
writeRegister(0x41, 0x09); // TX Buffer - 38433890 to 38434025
writeRegister(0x44, 0x23); // TX Buffer - 38434038 to 38434172
writeRegister(0x45, 0x01); // TX Buffer - 38434186 to 38434320
writeRegister(0x46, 0x13); // TX Buffer - 38434334 to 38434469
writeRegister(0x04, 0x07); // TX - 38434483 to 38434617
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38446664 to 38446797
writeRegister(0x00, 0xFF); // CS0 - 38446807 to 38446948
writeRegister(0x01, 0xFF); // CS1 - 38446961 to 38447097
writeRegister(0x0B, 0x1D); // RC Ack Config - 38447112 to 38447253
writeRegister(0x16, 0x10); // FIFO CTRL - 38447265 to 38447401
writeRegister(0x00, 0xFF); // CS0 - 38447413 to 38447549
writeRegister(0x01, 0xFF); // CS1 - 38447563 to 38447703
writeRegister(0x07, 0x1A); // Channel Selection - 38447719 to 38447854
writeRegister(0x0E, 0x5A); // ADDR - 38447869 to 38448008
writeRegister(0x0F, 0x00); // ADDR - 38448018 to 38448160
writeRegister(0x10, 0x5A); // ADDR - 38448166 to 38448307
writeRegister(0x11, 0x5A); // PEER - 38448314 to 38448453
writeRegister(0x12, 0x00); // PEER - 38448463 to 38448597
writeRegister(0x13, 0x5A); // PEER - 38448610 to 38448752
writeRegister(0x04, 0x02); // RX Enable - 38448760 to 38448893
writeRegister(0x02, 0x80); // Int1Msk - 38448907 to 38449040
writeRegister(0x03, 0x00); // Int2Msk - 38449050 to 38449190
writeRegister(0x00, 0xFF); // CS0 - 38449197 to 38449338
writeRegister(0x01, 0xFF); // CS1 - 38449347 to 38449487
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38462720 to 38462852
writeRegister(0x00, 0xFF); // CS0 - 38462863 to 38463002
writeRegister(0x01, 0xFF); // CS1 - 38463016 to 38463154
writeRegister(0x0B, 0x0D); // RC Ack Config - 38463167 to 38463310
writeRegister(0x08, 0x31); // Unknown - 38463316 to 38463450
writeRegister(0x0C, 0x02); // Unknown - 38463464 to 38463599
writeRegister(0x00, 0xFF); // CS0 - 38463613 to 38463752
writeRegister(0x01, 0xFF); // CS1 - 38463766 to 38463904
writeRegister(0x07, 0x1A); // Channel Selection - 38463918 to 38464057
writeRegister(0x0E, 0x5A); // ADDR - 38464071 to 38464207
writeRegister(0x0F, 0x00); // ADDR - 38464221 to 38464355
writeRegister(0x10, 0x5A); // ADDR - 38464369 to 38464504
writeRegister(0x11, 0x5A); // PEER - 38464517 to 38464654
writeRegister(0x12, 0x00); // PEER - 38464666 to 38464801
writeRegister(0x13, 0x5A); // PEER - 38464813 to 38464949
writeRegister(0x14, 0x1F); // TX Length - 38464963 to 38465098
writeRegister(0x02, 0x40); // Int1Msk - 38465112 to 38465245
writeRegister(0x03, 0x00); // Int2Msk - 38465259 to 38465392
writeRegister(0x00, 0xFF); // CS0 - 38465403 to 38465542
writeRegister(0x01, 0xFF); // CS1 - 38465556 to 38465700
writeRegister(0x16, 0xC0); // FIFO CTRL - 38465707 to 38465845
writeRegister(0x40, 0x05); // TX Buffer - 38465856 to 38465997
writeRegister(0x41, 0x09); // TX Buffer - 38466003 to 38466139
writeRegister(0x44, 0x23); // TX Buffer - 38466151 to 38466287
writeRegister(0x45, 0x01); // TX Buffer - 38466300 to 38466435
writeRegister(0x46, 0x13); // TX Buffer - 38466448 to 38466584
writeRegister(0x04, 0x07); // TX - 38466597 to 38466732
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38478629 to 38478762
writeRegister(0x00, 0xFF); // CS0 - 38478776 to 38478912
writeRegister(0x01, 0xFF); // CS1 - 38478926 to 38479067
writeRegister(0x0B, 0x1D); // RC Ack Config - 38479081 to 38479218
writeRegister(0x16, 0x10); // FIFO CTRL - 38479231 to 38479365
writeRegister(0x00, 0xFF); // CS0 - 38479379 to 38479518
writeRegister(0x01, 0xFF); // CS1 - 38479528 to 38479670
writeRegister(0x07, 0x1A); // Channel Selection - 38479684 to 38479823
writeRegister(0x0E, 0x5A); // ADDR - 38479834 to 38479973
writeRegister(0x0F, 0x00); // ADDR - 38479987 to 38480121
writeRegister(0x10, 0x5A); // ADDR - 38480135 to 38480269
writeRegister(0x11, 0x5A); // PEER - 38480283 to 38480418
writeRegister(0x12, 0x00); // PEER - 38480432 to 38480565
writeRegister(0x13, 0x5A); // PEER - 38480576 to 38480715
writeRegister(0x04, 0x02); // RX Enable - 38480729 to 38480862
writeRegister(0x02, 0x80); // Int1Msk - 38480872 to 38481005
writeRegister(0x03, 0x00); // Int2Msk - 38481019 to 38481152
writeRegister(0x00, 0xFF); // CS0 - 38481166 to 38481302
writeRegister(0x01, 0xFF); // CS1 - 38481316 to 38481457
delay(13); // Delay 13361 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38494685 to 38494818
writeRegister(0x00, 0xFF); // CS0 - 38494831 to 38494969
writeRegister(0x01, 0xFF); // CS1 - 38494981 to 38495121
writeRegister(0x0B, 0x0D); // RC Ack Config - 38495136 to 38495272
writeRegister(0x08, 0x31); // Unknown - 38495285 to 38495420
writeRegister(0x0C, 0x02); // Unknown - 38495432 to 38495566
writeRegister(0x00, 0xFF); // CS0 - 38495581 to 38495719
writeRegister(0x01, 0xFF); // CS1 - 38495731 to 38495871
writeRegister(0x07, 0x1A); // Channel Selection - 38495887 to 38496022
writeRegister(0x0E, 0x5A); // ADDR - 38496037 to 38496176
writeRegister(0x0F, 0x00); // ADDR - 38496186 to 38496324
writeRegister(0x10, 0x5A); // ADDR - 38496334 to 38496472
writeRegister(0x11, 0x5A); // PEER - 38496483 to 38496621
writeRegister(0x12, 0x00); // PEER - 38496632 to 38496765
writeRegister(0x13, 0x5A); // PEER - 38496779 to 38496918
writeRegister(0x14, 0x1F); // TX Length - 38496928 to 38497067
writeRegister(0x02, 0x40); // Int1Msk - 38497077 to 38497217
writeRegister(0x03, 0x00); // Int2Msk - 38497224 to 38497358
writeRegister(0x00, 0xFF); // CS0 - 38497371 to 38497515
writeRegister(0x01, 0xFF); // CS1 - 38497521 to 38497661
writeRegister(0x16, 0xC0); // FIFO CTRL - 38497676 to 38497811
writeRegister(0x40, 0x05); // TX Buffer - 38497825 to 38497958
writeRegister(0x41, 0x09); // TX Buffer - 38497972 to 38498106
writeRegister(0x44, 0x23); // TX Buffer - 38498117 to 38498256
writeRegister(0x45, 0x01); // TX Buffer - 38498265 to 38498404
writeRegister(0x46, 0x13); // TX Buffer - 38498413 to 38498553
writeRegister(0x04, 0x07); // TX - 38498562 to 38498701
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38510598 to 38510731
writeRegister(0x00, 0xFF); // CS0 - 38510741 to 38510882
writeRegister(0x01, 0xFF); // CS1 - 38510895 to 38511031
writeRegister(0x0B, 0x1D); // RC Ack Config - 38511046 to 38511187
writeRegister(0x16, 0x10); // FIFO CTRL - 38511199 to 38511335
writeRegister(0x00, 0xFF); // CS0 - 38511344 to 38511483
writeRegister(0x01, 0xFF); // CS1 - 38511497 to 38511641
writeRegister(0x07, 0x1A); // Channel Selection - 38511653 to 38511788
writeRegister(0x0E, 0x5A); // ADDR - 38511803 to 38511946
writeRegister(0x0F, 0x00); // ADDR - 38511952 to 38512086
writeRegister(0x10, 0x5A); // ADDR - 38512100 to 38512235
writeRegister(0x11, 0x5A); // PEER - 38512248 to 38512390
writeRegister(0x12, 0x00); // PEER - 38512397 to 38512531
writeRegister(0x13, 0x5A); // PEER - 38512544 to 38512680
writeRegister(0x04, 0x02); // RX Enable - 38512694 to 38512827
writeRegister(0x02, 0x80); // Int1Msk - 38512841 to 38512974
writeRegister(0x03, 0x00); // Int2Msk - 38512984 to 38513118
writeRegister(0x00, 0xFF); // CS0 - 38513131 to 38513272
writeRegister(0x01, 0xFF); // CS1 - 38513281 to 38513421
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38526654 to 38526783
writeRegister(0x00, 0xFF); // CS0 - 38526797 to 38526936
writeRegister(0x01, 0xFF); // CS1 - 38526947 to 38527088
writeRegister(0x0B, 0x0D); // RC Ack Config - 38527101 to 38527236
writeRegister(0x08, 0x31); // Unknown - 38527250 to 38527384
writeRegister(0x0C, 0x02); // Unknown - 38527398 to 38527533
writeRegister(0x00, 0xFF); // CS0 - 38527547 to 38527686
writeRegister(0x01, 0xFF); // CS1 - 38527697 to 38527838
writeRegister(0x07, 0x1A); // Channel Selection - 38527852 to 38527991
writeRegister(0x0E, 0x5A); // ADDR - 38528006 to 38528141
writeRegister(0x0F, 0x00); // ADDR - 38528155 to 38528289
writeRegister(0x10, 0x5A); // ADDR - 38528303 to 38528438
writeRegister(0x11, 0x5A); // PEER - 38528451 to 38528588
writeRegister(0x12, 0x00); // PEER - 38528600 to 38528735
writeRegister(0x13, 0x5A); // PEER - 38528744 to 38528883
writeRegister(0x14, 0x1F); // TX Length - 38528897 to 38529032
writeRegister(0x02, 0x40); // Int1Msk - 38529046 to 38529179
writeRegister(0x03, 0x00); // Int2Msk - 38529193 to 38529326
writeRegister(0x00, 0xFF); // CS0 - 38529337 to 38529476
writeRegister(0x01, 0xFF); // CS1 - 38529490 to 38529628
writeRegister(0x16, 0xC0); // FIFO CTRL - 38529641 to 38529781
writeRegister(0x40, 0x05); // TX Buffer - 38529790 to 38529925
writeRegister(0x41, 0x09); // TX Buffer - 38529937 to 38530073
writeRegister(0x44, 0x23); // TX Buffer - 38530085 to 38530221
writeRegister(0x45, 0x01); // TX Buffer - 38530234 to 38530369
writeRegister(0x46, 0x13); // TX Buffer - 38530382 to 38530518
writeRegister(0x04, 0x07); // TX - 38530531 to 38530666
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38542712 to 38542844
writeRegister(0x00, 0xFF); // CS0 - 38542858 to 38542994
writeRegister(0x01, 0xFF); // CS1 - 38543008 to 38543148
writeRegister(0x0B, 0x1D); // RC Ack Config - 38543163 to 38543299
writeRegister(0x16, 0x10); // FIFO CTRL - 38543313 to 38543447
writeRegister(0x00, 0xFF); // CS0 - 38543461 to 38543604
writeRegister(0x01, 0xFF); // CS1 - 38543611 to 38543752
writeRegister(0x07, 0x1A); // Channel Selection - 38543766 to 38543908
writeRegister(0x0E, 0x5A); // ADDR - 38543916 to 38544055
writeRegister(0x0F, 0x00); // ADDR - 38544069 to 38544203
writeRegister(0x10, 0x5A); // ADDR - 38544214 to 38544352
writeRegister(0x11, 0x5A); // PEER - 38544362 to 38544501
writeRegister(0x12, 0x00); // PEER - 38544514 to 38544648
writeRegister(0x13, 0x5A); // PEER - 38544658 to 38544797
writeRegister(0x04, 0x02); // RX Enable - 38544807 to 38544941
writeRegister(0x02, 0x80); // Int1Msk - 38544954 to 38545089
writeRegister(0x03, 0x00); // Int2Msk - 38545101 to 38545236
writeRegister(0x00, 0xFF); // CS0 - 38545245 to 38545384
writeRegister(0x01, 0xFF); // CS1 - 38545398 to 38545542
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38558621 to 38558753
writeRegister(0x00, 0xFF); // CS0 - 38558767 to 38558911
writeRegister(0x01, 0xFF); // CS1 - 38558917 to 38559057
writeRegister(0x0B, 0x0D); // RC Ack Config - 38559071 to 38559208
writeRegister(0x08, 0x31); // Unknown - 38559220 to 38559356
writeRegister(0x0C, 0x02); // Unknown - 38559368 to 38559502
writeRegister(0x00, 0xFF); // CS0 - 38559517 to 38559661
writeRegister(0x01, 0xFF); // CS1 - 38559667 to 38559807
writeRegister(0x07, 0x1A); // Channel Selection - 38559823 to 38559961
writeRegister(0x0E, 0x5A); // ADDR - 38559973 to 38560112
writeRegister(0x0F, 0x00); // ADDR - 38560125 to 38560260
writeRegister(0x10, 0x5A); // ADDR - 38560273 to 38560408
writeRegister(0x11, 0x5A); // PEER - 38560422 to 38560557
writeRegister(0x12, 0x00); // PEER - 38560571 to 38560704
writeRegister(0x13, 0x5A); // PEER - 38560714 to 38560853
writeRegister(0x14, 0x1F); // TX Length - 38560867 to 38561004
writeRegister(0x02, 0x40); // Int1Msk - 38561017 to 38561150
writeRegister(0x03, 0x00); // Int2Msk - 38561160 to 38561293
writeRegister(0x00, 0xFF); // CS0 - 38561307 to 38561448
writeRegister(0x01, 0xFF); // CS1 - 38561457 to 38561597
writeRegister(0x16, 0xC0); // FIFO CTRL - 38561612 to 38561748
writeRegister(0x40, 0x05); // TX Buffer - 38561760 to 38561895
writeRegister(0x41, 0x09); // TX Buffer - 38561908 to 38562043
writeRegister(0x44, 0x23); // TX Buffer - 38562056 to 38562190
writeRegister(0x45, 0x01); // TX Buffer - 38562204 to 38562338
writeRegister(0x46, 0x13); // TX Buffer - 38562352 to 38562487
writeRegister(0x04, 0x07); // TX - 38562501 to 38562635
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38574682 to 38574815
writeRegister(0x00, 0xFF); // CS0 - 38574825 to 38574966
writeRegister(0x01, 0xFF); // CS1 - 38574979 to 38575123
writeRegister(0x0B, 0x1D); // RC Ack Config - 38575134 to 38575271
writeRegister(0x16, 0x10); // FIFO CTRL - 38575283 to 38575417
writeRegister(0x00, 0xFF); // CS0 - 38575431 to 38575567
writeRegister(0x01, 0xFF); // CS1 - 38575581 to 38575721
writeRegister(0x07, 0x1A); // Channel Selection - 38575737 to 38575872
writeRegister(0x0E, 0x5A); // ADDR - 38575887 to 38576026
writeRegister(0x0F, 0x00); // ADDR - 38576036 to 38576174
writeRegister(0x10, 0x5A); // ADDR - 38576184 to 38576322
writeRegister(0x11, 0x5A); // PEER - 38576332 to 38576471
writeRegister(0x12, 0x00); // PEER - 38576481 to 38576615
writeRegister(0x13, 0x5A); // PEER - 38576628 to 38576767
writeRegister(0x04, 0x02); // RX Enable - 38576778 to 38576911
writeRegister(0x02, 0x80); // Int1Msk - 38576925 to 38577058
writeRegister(0x03, 0x00); // Int2Msk - 38577072 to 38577205
writeRegister(0x00, 0xFF); // CS0 - 38577215 to 38577356
writeRegister(0x01, 0xFF); // CS1 - 38577369 to 38577505
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38590738 to 38590870
writeRegister(0x00, 0xFF); // CS0 - 38590881 to 38591020
writeRegister(0x01, 0xFF); // CS1 - 38591034 to 38591172
writeRegister(0x0B, 0x0D); // RC Ack Config - 38591185 to 38591323
writeRegister(0x08, 0x31); // Unknown - 38591334 to 38591475
writeRegister(0x0C, 0x02); // Unknown - 38591482 to 38591615
writeRegister(0x00, 0xFF); // CS0 - 38591631 to 38591770
writeRegister(0x01, 0xFF); // CS1 - 38591784 to 38591922
writeRegister(0x07, 0x1A); // Channel Selection - 38591940 to 38592075
writeRegister(0x0E, 0x5A); // ADDR - 38592089 to 38592225
writeRegister(0x0F, 0x00); // ADDR - 38592239 to 38592373
writeRegister(0x10, 0x5A); // ADDR - 38592387 to 38592523
writeRegister(0x11, 0x5A); // PEER - 38592535 to 38592670
writeRegister(0x12, 0x00); // PEER - 38592684 to 38592817
writeRegister(0x13, 0x5A); // PEER - 38592831 to 38592967
writeRegister(0x14, 0x1F); // TX Length - 38592981 to 38593124
writeRegister(0x02, 0x40); // Int1Msk - 38593130 to 38593263
writeRegister(0x03, 0x00); // Int2Msk - 38593277 to 38593410
writeRegister(0x00, 0xFF); // CS0 - 38593421 to 38593560
writeRegister(0x01, 0xFF); // CS1 - 38593574 to 38593718
writeRegister(0x16, 0xC0); // FIFO CTRL - 38593725 to 38593863
writeRegister(0x40, 0x05); // TX Buffer - 38593874 to 38594015
writeRegister(0x41, 0x09); // TX Buffer - 38594021 to 38594163
writeRegister(0x44, 0x23); // TX Buffer - 38594169 to 38594311
writeRegister(0x45, 0x01); // TX Buffer - 38594318 to 38594453
writeRegister(0x46, 0x13); // TX Buffer - 38594466 to 38594608
writeRegister(0x04, 0x07); // TX - 38594615 to 38594750
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38606647 to 38606780
writeRegister(0x00, 0xFF); // CS0 - 38606794 to 38606938
writeRegister(0x01, 0xFF); // CS1 - 38606944 to 38607085
writeRegister(0x0B, 0x1D); // RC Ack Config - 38607099 to 38607242
writeRegister(0x16, 0x10); // FIFO CTRL - 38607249 to 38607383
writeRegister(0x00, 0xFF); // CS0 - 38607397 to 38607536
writeRegister(0x01, 0xFF); // CS1 - 38607546 to 38607688
writeRegister(0x07, 0x1A); // Channel Selection - 38607702 to 38607841
writeRegister(0x0E, 0x5A); // ADDR - 38607855 to 38607991
writeRegister(0x0F, 0x00); // ADDR - 38608005 to 38608139
writeRegister(0x10, 0x5A); // ADDR - 38608153 to 38608287
writeRegister(0x11, 0x5A); // PEER - 38608301 to 38608436
writeRegister(0x12, 0x00); // PEER - 38608450 to 38608583
writeRegister(0x13, 0x5A); // PEER - 38608594 to 38608733
writeRegister(0x04, 0x02); // RX Enable - 38608746 to 38608880
writeRegister(0x02, 0x80); // Int1Msk - 38608890 to 38609023
writeRegister(0x03, 0x00); // Int2Msk - 38609037 to 38609170
writeRegister(0x00, 0xFF); // CS0 - 38609184 to 38609320
writeRegister(0x01, 0xFF); // CS1 - 38609334 to 38609475
delay(13); // Delay 13361 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38622703 to 38622836
writeRegister(0x00, 0xFF); // CS0 - 38622849 to 38622987
writeRegister(0x01, 0xFF); // CS1 - 38622999 to 38623139
writeRegister(0x0B, 0x0D); // RC Ack Config - 38623154 to 38623290
writeRegister(0x08, 0x31); // Unknown - 38623302 to 38623438
writeRegister(0x0C, 0x02); // Unknown - 38623450 to 38623584
writeRegister(0x00, 0xFF); // CS0 - 38623599 to 38623737
writeRegister(0x01, 0xFF); // CS1 - 38623749 to 38623889
writeRegister(0x07, 0x1A); // Channel Selection - 38623905 to 38624040
writeRegister(0x0E, 0x5A); // ADDR - 38624055 to 38624194
writeRegister(0x0F, 0x00); // ADDR - 38624204 to 38624342
writeRegister(0x10, 0x5A); // ADDR - 38624352 to 38624490
writeRegister(0x11, 0x5A); // PEER - 38624501 to 38624639
writeRegister(0x12, 0x00); // PEER - 38624650 to 38624789
writeRegister(0x13, 0x5A); // PEER - 38624797 to 38624936
writeRegister(0x14, 0x1F); // TX Length - 38624946 to 38625085
writeRegister(0x02, 0x40); // Int1Msk - 38625099 to 38625232
writeRegister(0x03, 0x00); // Int2Msk - 38625242 to 38625376
writeRegister(0x00, 0xFF); // CS0 - 38625389 to 38625533
writeRegister(0x01, 0xFF); // CS1 - 38625539 to 38625679
writeRegister(0x16, 0xC0); // FIFO CTRL - 38625694 to 38625829
writeRegister(0x40, 0x05); // TX Buffer - 38625842 to 38625976
writeRegister(0x41, 0x09); // TX Buffer - 38625990 to 38626124
writeRegister(0x44, 0x23); // TX Buffer - 38626138 to 38626274
writeRegister(0x45, 0x01); // TX Buffer - 38626286 to 38626422
writeRegister(0x46, 0x13); // TX Buffer - 38626431 to 38626571
writeRegister(0x04, 0x07); // TX - 38626583 to 38626717
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38638616 to 38638749
writeRegister(0x00, 0xFF); // CS0 - 38638759 to 38638900
writeRegister(0x01, 0xFF); // CS1 - 38638913 to 38639049
writeRegister(0x0B, 0x1D); // RC Ack Config - 38639064 to 38639205
writeRegister(0x16, 0x10); // FIFO CTRL - 38639217 to 38639353
writeRegister(0x00, 0xFF); // CS0 - 38639365 to 38639501
writeRegister(0x01, 0xFF); // CS1 - 38639515 to 38639655
writeRegister(0x07, 0x1A); // Channel Selection - 38639671 to 38639806
writeRegister(0x0E, 0x5A); // ADDR - 38639821 to 38639960
writeRegister(0x0F, 0x00); // ADDR - 38639970 to 38640112
writeRegister(0x10, 0x5A); // ADDR - 38640118 to 38640259
writeRegister(0x11, 0x5A); // PEER - 38640266 to 38640405
writeRegister(0x12, 0x00); // PEER - 38640415 to 38640549
writeRegister(0x13, 0x5A); // PEER - 38640562 to 38640704
writeRegister(0x04, 0x02); // RX Enable - 38640712 to 38640845
writeRegister(0x02, 0x80); // Int1Msk - 38640859 to 38640992
writeRegister(0x03, 0x00); // Int2Msk - 38641002 to 38641142
writeRegister(0x00, 0xFF); // CS0 - 38641149 to 38641290
writeRegister(0x01, 0xFF); // CS1 - 38641299 to 38641439
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38654672 to 38654804
writeRegister(0x00, 0xFF); // CS0 - 38654815 to 38654954
writeRegister(0x01, 0xFF); // CS1 - 38654968 to 38655106
writeRegister(0x0B, 0x0D); // RC Ack Config - 38655119 to 38655260
writeRegister(0x08, 0x31); // Unknown - 38655268 to 38655403
writeRegister(0x0C, 0x02); // Unknown - 38655416 to 38655551
writeRegister(0x00, 0xFF); // CS0 - 38655565 to 38655704
writeRegister(0x01, 0xFF); // CS1 - 38655718 to 38655856
writeRegister(0x07, 0x1A); // Channel Selection - 38655870 to 38656009
writeRegister(0x0E, 0x5A); // ADDR - 38656023 to 38656159
writeRegister(0x0F, 0x00); // ADDR - 38656173 to 38656307
writeRegister(0x10, 0x5A); // ADDR - 38656321 to 38656456
writeRegister(0x11, 0x5A); // PEER - 38656469 to 38656606
writeRegister(0x12, 0x00); // PEER - 38656618 to 38656751
writeRegister(0x13, 0x5A); // PEER - 38656765 to 38656901
writeRegister(0x14, 0x1F); // TX Length - 38656915 to 38657050
writeRegister(0x02, 0x40); // Int1Msk - 38657064 to 38657197
writeRegister(0x03, 0x00); // Int2Msk - 38657211 to 38657344
writeRegister(0x00, 0xFF); // CS0 - 38657355 to 38657494
writeRegister(0x01, 0xFF); // CS1 - 38657508 to 38657652
writeRegister(0x16, 0xC0); // FIFO CTRL - 38657659 to 38657797
writeRegister(0x40, 0x05); // TX Buffer - 38657808 to 38657949
writeRegister(0x41, 0x09); // TX Buffer - 38657955 to 38658089
writeRegister(0x44, 0x23); // TX Buffer - 38658103 to 38658239
writeRegister(0x45, 0x01); // TX Buffer - 38658252 to 38658387
writeRegister(0x46, 0x13); // TX Buffer - 38658400 to 38658536
writeRegister(0x04, 0x07); // TX - 38658549 to 38658684
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38670730 to 38670862
writeRegister(0x00, 0xFF); // CS0 - 38670876 to 38671012
writeRegister(0x01, 0xFF); // CS1 - 38671026 to 38671166
writeRegister(0x0B, 0x1D); // RC Ack Config - 38671181 to 38671317
writeRegister(0x16, 0x10); // FIFO CTRL - 38671331 to 38671465
writeRegister(0x00, 0xFF); // CS0 - 38671479 to 38671622
writeRegister(0x01, 0xFF); // CS1 - 38671629 to 38671770
writeRegister(0x07, 0x1A); // Channel Selection - 38671784 to 38671923
writeRegister(0x0E, 0x5A); // ADDR - 38671934 to 38672073
writeRegister(0x0F, 0x00); // ADDR - 38672087 to 38672221
writeRegister(0x10, 0x5A); // ADDR - 38672235 to 38672370
writeRegister(0x11, 0x5A); // PEER - 38672383 to 38672520
writeRegister(0x12, 0x00); // PEER - 38672532 to 38672667
writeRegister(0x13, 0x5A); // PEER - 38672676 to 38672815
writeRegister(0x04, 0x02); // RX Enable - 38672829 to 38672962
writeRegister(0x02, 0x80); // Int1Msk - 38672972 to 38673107
writeRegister(0x03, 0x00); // Int2Msk - 38673119 to 38673252
writeRegister(0x00, 0xFF); // CS0 - 38673266 to 38673402
writeRegister(0x01, 0xFF); // CS1 - 38673416 to 38673556
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38686636 to 38686769
writeRegister(0x00, 0xFF); // CS0 - 38686779 to 38686920
writeRegister(0x01, 0xFF); // CS1 - 38686932 to 38687076
writeRegister(0x0B, 0x0D); // RC Ack Config - 38687083 to 38687223
writeRegister(0x08, 0x31); // Unknown - 38687232 to 38687371
writeRegister(0x0C, 0x02); // Unknown - 38687380 to 38687514
writeRegister(0x00, 0xFF); // CS0 - 38687529 to 38687670
writeRegister(0x01, 0xFF); // CS1 - 38687682 to 38687826
writeRegister(0x07, 0x1A); // Channel Selection - 38687838 to 38687973
writeRegister(0x0E, 0x5A); // ADDR - 38687988 to 38688131
writeRegister(0x0F, 0x00); // ADDR - 38688137 to 38688271
writeRegister(0x10, 0x5A); // ADDR - 38688285 to 38688420
writeRegister(0x11, 0x5A); // PEER - 38688434 to 38688575
writeRegister(0x12, 0x00); // PEER - 38688583 to 38688716
writeRegister(0x13, 0x5A); // PEER - 38688730 to 38688865
writeRegister(0x14, 0x1F); // TX Length - 38688879 to 38689022
writeRegister(0x02, 0x40); // Int1Msk - 38689028 to 38689162
writeRegister(0x03, 0x00); // Int2Msk - 38689175 to 38689309
writeRegister(0x00, 0xFF); // CS0 - 38689322 to 38689460
writeRegister(0x01, 0xFF); // CS1 - 38689472 to 38689612
writeRegister(0x16, 0xC0); // FIFO CTRL - 38689627 to 38689762
writeRegister(0x40, 0x05); // TX Buffer - 38689776 to 38689909
writeRegister(0x41, 0x09); // TX Buffer - 38689920 to 38690061
writeRegister(0x44, 0x23); // TX Buffer - 38690068 to 38690210
writeRegister(0x45, 0x01); // TX Buffer - 38690216 to 38690358
writeRegister(0x46, 0x13); // TX Buffer - 38690364 to 38690507
writeRegister(0x04, 0x07); // TX - 38690513 to 38690655
delay(12); // Delay 12172 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38702694 to 38702827
writeRegister(0x00, 0xFF); // CS0 - 38702840 to 38702984
writeRegister(0x01, 0xFF); // CS1 - 38702990 to 38703130
writeRegister(0x0B, 0x1D); // RC Ack Config - 38703146 to 38703289
writeRegister(0x16, 0x10); // FIFO CTRL - 38703295 to 38703437
writeRegister(0x00, 0xFF); // CS0 - 38703443 to 38703584
writeRegister(0x01, 0xFF); // CS1 - 38703593 to 38703733
writeRegister(0x07, 0x1A); // Channel Selection - 38703749 to 38703887
writeRegister(0x0E, 0x5A); // ADDR - 38703902 to 38704039
writeRegister(0x0F, 0x00); // ADDR - 38704051 to 38704185
writeRegister(0x10, 0x5A); // ADDR - 38704199 to 38704334
writeRegister(0x11, 0x5A); // PEER - 38704348 to 38704483
writeRegister(0x12, 0x00); // PEER - 38704497 to 38704630
writeRegister(0x13, 0x5A); // PEER - 38704644 to 38704779
writeRegister(0x04, 0x02); // RX Enable - 38704793 to 38704926
writeRegister(0x02, 0x80); // Int1Msk - 38704937 to 38705070
writeRegister(0x03, 0x00); // Int2Msk - 38705084 to 38705217
writeRegister(0x00, 0xFF); // CS0 - 38705231 to 38705368
writeRegister(0x01, 0xFF); // CS1 - 38705380 to 38705522
delay(13); // Delay 13369 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38718758 to 38718891
writeRegister(0x00, 0xFF); // CS0 - 38718905 to 38719044
writeRegister(0x01, 0xFF); // CS1 - 38719055 to 38719196
writeRegister(0x0B, 0x0D); // RC Ack Config - 38719209 to 38719344
writeRegister(0x08, 0x31); // Unknown - 38719358 to 38719492
writeRegister(0x0C, 0x02); // Unknown - 38719506 to 38719641
writeRegister(0x00, 0xFF); // CS0 - 38719655 to 38719794
writeRegister(0x01, 0xFF); // CS1 - 38719805 to 38719946
writeRegister(0x07, 0x1A); // Channel Selection - 38719960 to 38720099
writeRegister(0x0E, 0x5A); // ADDR - 38720114 to 38720249
writeRegister(0x0F, 0x00); // ADDR - 38720263 to 38720397
writeRegister(0x10, 0x5A); // ADDR - 38720411 to 38720546
writeRegister(0x11, 0x5A); // PEER - 38720559 to 38720696
writeRegister(0x12, 0x00); // PEER - 38720708 to 38720843
writeRegister(0x13, 0x5A); // PEER - 38720852 to 38720991
writeRegister(0x14, 0x1F); // TX Length - 38721005 to 38721140
writeRegister(0x02, 0x40); // Int1Msk - 38721154 to 38721287
writeRegister(0x03, 0x00); // Int2Msk - 38721301 to 38721434
writeRegister(0x00, 0xFF); // CS0 - 38721445 to 38721584
writeRegister(0x01, 0xFF); // CS1 - 38721598 to 38721736
writeRegister(0x16, 0xC0); // FIFO CTRL - 38721749 to 38721889
writeRegister(0x40, 0x05); // TX Buffer - 38721898 to 38722033
writeRegister(0x41, 0x09); // TX Buffer - 38722045 to 38722181
writeRegister(0x44, 0x23); // TX Buffer - 38722193 to 38722329
writeRegister(0x45, 0x01); // TX Buffer - 38722342 to 38722477
writeRegister(0x46, 0x13); // TX Buffer - 38722490 to 38722626
writeRegister(0x04, 0x07); // TX - 38722639 to 38722774
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38734671 to 38734804
writeRegister(0x00, 0xFF); // CS0 - 38734818 to 38734954
writeRegister(0x01, 0xFF); // CS1 - 38734968 to 38735109
writeRegister(0x0B, 0x1D); // RC Ack Config - 38735123 to 38735260
writeRegister(0x16, 0x10); // FIFO CTRL - 38735273 to 38735407
writeRegister(0x00, 0xFF); // CS0 - 38735421 to 38735564
writeRegister(0x01, 0xFF); // CS1 - 38735570 to 38735712
writeRegister(0x07, 0x1A); // Channel Selection - 38735726 to 38735869
writeRegister(0x0E, 0x5A); // ADDR - 38735876 to 38736015
writeRegister(0x0F, 0x00); // ADDR - 38736029 to 38736163
writeRegister(0x10, 0x5A); // ADDR - 38736173 to 38736311
writeRegister(0x11, 0x5A); // PEER - 38736322 to 38736460
writeRegister(0x12, 0x00); // PEER - 38736474 to 38736607
writeRegister(0x13, 0x5A); // PEER - 38736618 to 38736757
writeRegister(0x04, 0x02); // RX Enable - 38736767 to 38736900
writeRegister(0x02, 0x80); // Int1Msk - 38736914 to 38737047
writeRegister(0x03, 0x00); // Int2Msk - 38737061 to 38737194
writeRegister(0x00, 0xFF); // CS0 - 38737205 to 38737344
writeRegister(0x01, 0xFF); // CS1 - 38737358 to 38737502
delay(13); // Delay 13358 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38750727 to 38750860
writeRegister(0x00, 0xFF); // CS0 - 38750870 to 38751011
writeRegister(0x01, 0xFF); // CS1 - 38751023 to 38751167
writeRegister(0x0B, 0x0D); // RC Ack Config - 38751174 to 38751314
writeRegister(0x08, 0x31); // Unknown - 38751323 to 38751462
writeRegister(0x0C, 0x02); // Unknown - 38751471 to 38751611
writeRegister(0x00, 0xFF); // CS0 - 38751620 to 38751761
writeRegister(0x01, 0xFF); // CS1 - 38751773 to 38751917
writeRegister(0x07, 0x1A); // Channel Selection - 38751929 to 38752064
writeRegister(0x0E, 0x5A); // ADDR - 38752079 to 38752218
writeRegister(0x0F, 0x00); // ADDR - 38752228 to 38752362
writeRegister(0x10, 0x5A); // ADDR - 38752376 to 38752511
writeRegister(0x11, 0x5A); // PEER - 38752525 to 38752663
writeRegister(0x12, 0x00); // PEER - 38752674 to 38752807
writeRegister(0x13, 0x5A); // PEER - 38752821 to 38752956
writeRegister(0x14, 0x1F); // TX Length - 38752970 to 38753109
writeRegister(0x02, 0x40); // Int1Msk - 38753119 to 38753253
writeRegister(0x03, 0x00); // Int2Msk - 38753266 to 38753400
writeRegister(0x00, 0xFF); // CS0 - 38753413 to 38753551
writeRegister(0x01, 0xFF); // CS1 - 38753563 to 38753703
writeRegister(0x16, 0xC0); // FIFO CTRL - 38753718 to 38753853
writeRegister(0x40, 0x05); // TX Buffer - 38753867 to 38754000
writeRegister(0x41, 0x09); // TX Buffer - 38754011 to 38754148
writeRegister(0x44, 0x23); // TX Buffer - 38754159 to 38754298
writeRegister(0x45, 0x01); // TX Buffer - 38754307 to 38754449
writeRegister(0x46, 0x13); // TX Buffer - 38754455 to 38754595
writeRegister(0x04, 0x07); // TX - 38754604 to 38754746
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38766637 to 38766770
writeRegister(0x00, 0xFF); // CS0 - 38766783 to 38766924
writeRegister(0x01, 0xFF); // CS1 - 38766933 to 38767073
writeRegister(0x0B, 0x1D); // RC Ack Config - 38767088 to 38767229
writeRegister(0x16, 0x10); // FIFO CTRL - 38767238 to 38767376
writeRegister(0x00, 0xFF); // CS0 - 38767386 to 38767525
writeRegister(0x01, 0xFF); // CS1 - 38767539 to 38767677
writeRegister(0x07, 0x1A); // Channel Selection - 38767692 to 38767830
writeRegister(0x0E, 0x5A); // ADDR - 38767845 to 38767980
writeRegister(0x0F, 0x00); // ADDR - 38767994 to 38768128
writeRegister(0x10, 0x5A); // ADDR - 38768142 to 38768277
writeRegister(0x11, 0x5A); // PEER - 38768290 to 38768426
writeRegister(0x12, 0x00); // PEER - 38768439 to 38768573
writeRegister(0x13, 0x5A); // PEER - 38768586 to 38768722
writeRegister(0x04, 0x02); // RX Enable - 38768736 to 38768869
writeRegister(0x02, 0x80); // Int1Msk - 38768883 to 38769016
writeRegister(0x03, 0x00); // Int2Msk - 38769026 to 38769160
writeRegister(0x00, 0xFF); // CS0 - 38769173 to 38769317
writeRegister(0x01, 0xFF); // CS1 - 38769323 to 38769463
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38782692 to 38782825
writeRegister(0x00, 0xFF); // CS0 - 38782839 to 38782982
writeRegister(0x01, 0xFF); // CS1 - 38782989 to 38783130
writeRegister(0x0B, 0x0D); // RC Ack Config - 38783143 to 38783278
writeRegister(0x08, 0x31); // Unknown - 38783292 to 38783426
writeRegister(0x0C, 0x02); // Unknown - 38783440 to 38783574
writeRegister(0x00, 0xFF); // CS0 - 38783589 to 38783732
writeRegister(0x01, 0xFF); // CS1 - 38783739 to 38783880
writeRegister(0x07, 0x1A); // Channel Selection - 38783894 to 38784033
writeRegister(0x0E, 0x5A); // ADDR - 38784044 to 38784183
writeRegister(0x0F, 0x00); // ADDR - 38784197 to 38784331
writeRegister(0x10, 0x5A); // ADDR - 38784345 to 38784480
writeRegister(0x11, 0x5A); // PEER - 38784493 to 38784629
writeRegister(0x12, 0x00); // PEER - 38784642 to 38784776
writeRegister(0x13, 0x5A); // PEER - 38784786 to 38784925
writeRegister(0x14, 0x1F); // TX Length - 38784939 to 38785074
writeRegister(0x02, 0x40); // Int1Msk - 38785088 to 38785221
writeRegister(0x03, 0x00); // Int2Msk - 38785232 to 38785365
writeRegister(0x00, 0xFF); // CS0 - 38785379 to 38785518
writeRegister(0x01, 0xFF); // CS1 - 38785529 to 38785670
writeRegister(0x16, 0xC0); // FIFO CTRL - 38785683 to 38785818
writeRegister(0x40, 0x05); // TX Buffer - 38785832 to 38785967
writeRegister(0x41, 0x09); // TX Buffer - 38785979 to 38786115
writeRegister(0x44, 0x23); // TX Buffer - 38786127 to 38786263
writeRegister(0x45, 0x01); // TX Buffer - 38786276 to 38786411
writeRegister(0x46, 0x13); // TX Buffer - 38786424 to 38786560
writeRegister(0x04, 0x07); // TX - 38786573 to 38786708
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38798754 to 38798886
writeRegister(0x00, 0xFF); // CS0 - 38798897 to 38799036
writeRegister(0x01, 0xFF); // CS1 - 38799050 to 38799194
writeRegister(0x0B, 0x1D); // RC Ack Config - 38799205 to 38799341
writeRegister(0x16, 0x10); // FIFO CTRL - 38799355 to 38799489
writeRegister(0x00, 0xFF); // CS0 - 38799503 to 38799640
writeRegister(0x01, 0xFF); // CS1 - 38799653 to 38799794
writeRegister(0x07, 0x1A); // Channel Selection - 38799808 to 38799944
writeRegister(0x0E, 0x5A); // ADDR - 38799958 to 38800097
writeRegister(0x0F, 0x00); // ADDR - 38800108 to 38800245
writeRegister(0x10, 0x5A); // ADDR - 38800256 to 38800394
writeRegister(0x11, 0x5A); // PEER - 38800404 to 38800543
writeRegister(0x12, 0x00); // PEER - 38800553 to 38800686
writeRegister(0x13, 0x5A); // PEER - 38800700 to 38800839
writeRegister(0x04, 0x02); // RX Enable - 38800849 to 38800983
writeRegister(0x02, 0x80); // Int1Msk - 38800996 to 38801130
writeRegister(0x03, 0x00); // Int2Msk - 38801143 to 38801277
writeRegister(0x00, 0xFF); // CS0 - 38801287 to 38801426
writeRegister(0x01, 0xFF); // CS1 - 38801440 to 38801578
delay(13); // Delay 13219 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38814660 to 38814797
writeRegister(0x00, 0xFF); // CS0 - 38814803 to 38814944
writeRegister(0x01, 0xFF); // CS1 - 38814953 to 38815094
writeRegister(0x0B, 0x0D); // RC Ack Config - 38815107 to 38815250
writeRegister(0x08, 0x31); // Unknown - 38815256 to 38815390
writeRegister(0x0C, 0x02); // Unknown - 38815404 to 38815538
writeRegister(0x00, 0xFF); // CS0 - 38815553 to 38815694
writeRegister(0x01, 0xFF); // CS1 - 38815703 to 38815843
writeRegister(0x07, 0x1A); // Channel Selection - 38815859 to 38815997
writeRegister(0x0E, 0x5A); // ADDR - 38816012 to 38816148
writeRegister(0x0F, 0x00); // ADDR - 38816161 to 38816297
writeRegister(0x10, 0x5A); // ADDR - 38816309 to 38816444
writeRegister(0x11, 0x5A); // PEER - 38816458 to 38816593
writeRegister(0x12, 0x00); // PEER - 38816607 to 38816740
writeRegister(0x13, 0x5A); // PEER - 38816754 to 38816889
writeRegister(0x14, 0x1F); // TX Length - 38816903 to 38817040
writeRegister(0x02, 0x40); // Int1Msk - 38817052 to 38817186
writeRegister(0x03, 0x00); // Int2Msk - 38817199 to 38817333
writeRegister(0x00, 0xFF); // CS0 - 38817343 to 38817484
writeRegister(0x01, 0xFF); // CS1 - 38817496 to 38817634
writeRegister(0x16, 0xC0); // FIFO CTRL - 38817648 to 38817786
writeRegister(0x40, 0x05); // TX Buffer - 38817796 to 38817931
writeRegister(0x41, 0x09); // TX Buffer - 38817944 to 38818079
writeRegister(0x44, 0x23); // TX Buffer - 38818092 to 38818226
writeRegister(0x45, 0x01); // TX Buffer - 38818240 to 38818374
writeRegister(0x46, 0x13); // TX Buffer - 38818388 to 38818523
writeRegister(0x04, 0x07); // TX - 38818537 to 38818671
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38830718 to 38830851
writeRegister(0x00, 0xFF); // CS0 - 38830865 to 38831002
writeRegister(0x01, 0xFF); // CS1 - 38831014 to 38831156
writeRegister(0x0B, 0x1D); // RC Ack Config - 38831170 to 38831305
writeRegister(0x16, 0x10); // FIFO CTRL - 38831319 to 38831453
writeRegister(0x00, 0xFF); // CS0 - 38831467 to 38831611
writeRegister(0x01, 0xFF); // CS1 - 38831617 to 38831757
writeRegister(0x07, 0x1A); // Channel Selection - 38831773 to 38831911
writeRegister(0x0E, 0x5A); // ADDR - 38831922 to 38832062
writeRegister(0x0F, 0x00); // ADDR - 38832075 to 38832210
writeRegister(0x10, 0x5A); // ADDR - 38832220 to 38832358
writeRegister(0x11, 0x5A); // PEER - 38832368 to 38832507
writeRegister(0x12, 0x00); // PEER - 38832521 to 38832654
writeRegister(0x13, 0x5A); // PEER - 38832664 to 38832803
writeRegister(0x04, 0x02); // RX Enable - 38832814 to 38832953
writeRegister(0x02, 0x80); // Int1Msk - 38832961 to 38833094
writeRegister(0x03, 0x00); // Int2Msk - 38833108 to 38833241
writeRegister(0x00, 0xFF); // CS0 - 38833251 to 38833392
writeRegister(0x01, 0xFF); // CS1 - 38833405 to 38833549
delay(13); // Delay 13208 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38846624 to 38846757
writeRegister(0x00, 0xFF); // CS0 - 38846767 to 38846908
writeRegister(0x01, 0xFF); // CS1 - 38846921 to 38847065
writeRegister(0x0B, 0x0D); // RC Ack Config - 38847072 to 38847210
writeRegister(0x08, 0x31); // Unknown - 38847221 to 38847362
writeRegister(0x0C, 0x02); // Unknown - 38847368 to 38847502
writeRegister(0x00, 0xFF); // CS0 - 38847517 to 38847658
writeRegister(0x01, 0xFF); // CS1 - 38847671 to 38847815
writeRegister(0x07, 0x1A); // Channel Selection - 38847827 to 38847962
writeRegister(0x0E, 0x5A); // ADDR - 38847976 to 38848112
writeRegister(0x0F, 0x00); // ADDR - 38848126 to 38848260
writeRegister(0x10, 0x5A); // ADDR - 38848274 to 38848408
writeRegister(0x11, 0x5A); // PEER - 38848422 to 38848557
writeRegister(0x12, 0x00); // PEER - 38848571 to 38848704
writeRegister(0x13, 0x5A); // PEER - 38848718 to 38848854
writeRegister(0x14, 0x1F); // TX Length - 38848867 to 38849009
writeRegister(0x02, 0x40); // Int1Msk - 38849017 to 38849150
writeRegister(0x03, 0x00); // Int2Msk - 38849164 to 38849297
writeRegister(0x00, 0xFF); // CS0 - 38849311 to 38849448
writeRegister(0x01, 0xFF); // CS1 - 38849461 to 38849602
writeRegister(0x16, 0xC0); // FIFO CTRL - 38849615 to 38849750
writeRegister(0x40, 0x05); // TX Buffer - 38849764 to 38849899
writeRegister(0x41, 0x09); // TX Buffer - 38849908 to 38850050
writeRegister(0x44, 0x23); // TX Buffer - 38850056 to 38850198
writeRegister(0x45, 0x01); // TX Buffer - 38850204 to 38850340
writeRegister(0x46, 0x13); // TX Buffer - 38850352 to 38850495
writeRegister(0x04, 0x07); // TX - 38850501 to 38850637
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38862682 to 38862815
writeRegister(0x00, 0xFF); // CS0 - 38862829 to 38862971
writeRegister(0x01, 0xFF); // CS1 - 38862979 to 38863120
writeRegister(0x0B, 0x1D); // RC Ack Config - 38863134 to 38863277
writeRegister(0x16, 0x10); // FIFO CTRL - 38863283 to 38863418
writeRegister(0x00, 0xFF); // CS0 - 38863431 to 38863571
writeRegister(0x01, 0xFF); // CS1 - 38863581 to 38863721
writeRegister(0x07, 0x1A); // Channel Selection - 38863737 to 38863876
writeRegister(0x0E, 0x5A); // ADDR - 38863890 to 38864026
writeRegister(0x0F, 0x00); // ADDR - 38864040 to 38864174
writeRegister(0x10, 0x5A); // ADDR - 38864188 to 38864322
writeRegister(0x11, 0x5A); // PEER - 38864336 to 38864471
writeRegister(0x12, 0x00); // PEER - 38864485 to 38864618
writeRegister(0x13, 0x5A); // PEER - 38864629 to 38864768
writeRegister(0x04, 0x02); // RX Enable - 38864781 to 38864915
writeRegister(0x02, 0x80); // Int1Msk - 38864925 to 38865058
writeRegister(0x03, 0x00); // Int2Msk - 38865072 to 38865205
writeRegister(0x00, 0xFF); // CS0 - 38865219 to 38865355
writeRegister(0x01, 0xFF); // CS1 - 38865369 to 38865510
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38878738 to 38878872
writeRegister(0x00, 0xFF); // CS0 - 38878884 to 38879020
writeRegister(0x01, 0xFF); // CS1 - 38879034 to 38879174
writeRegister(0x0B, 0x0D); // RC Ack Config - 38879189 to 38879325
writeRegister(0x08, 0x31); // Unknown - 38879337 to 38879473
writeRegister(0x0C, 0x02); // Unknown - 38879485 to 38879619
writeRegister(0x00, 0xFF); // CS0 - 38879634 to 38879772
writeRegister(0x01, 0xFF); // CS1 - 38879784 to 38879924
writeRegister(0x07, 0x1A); // Channel Selection - 38879940 to 38880075
writeRegister(0x0E, 0x5A); // ADDR - 38880090 to 38880229
writeRegister(0x0F, 0x00); // ADDR - 38880239 to 38880377
writeRegister(0x10, 0x5A); // ADDR - 38880387 to 38880525
writeRegister(0x11, 0x5A); // PEER - 38880536 to 38880674
writeRegister(0x12, 0x00); // PEER - 38880684 to 38880824
writeRegister(0x13, 0x5A); // PEER - 38880831 to 38880971
writeRegister(0x14, 0x1F); // TX Length - 38880981 to 38881121
writeRegister(0x02, 0x40); // Int1Msk - 38881134 to 38881267
writeRegister(0x03, 0x00); // Int2Msk - 38881277 to 38881412
writeRegister(0x00, 0xFF); // CS0 - 38881424 to 38881568
writeRegister(0x01, 0xFF); // CS1 - 38881574 to 38881714
writeRegister(0x16, 0xC0); // FIFO CTRL - 38881729 to 38881864
writeRegister(0x40, 0x05); // TX Buffer - 38881877 to 38882011
writeRegister(0x41, 0x09); // TX Buffer - 38882025 to 38882159
writeRegister(0x44, 0x23); // TX Buffer - 38882173 to 38882309
writeRegister(0x45, 0x01); // TX Buffer - 38882321 to 38882457
writeRegister(0x46, 0x13); // TX Buffer - 38882466 to 38882604
writeRegister(0x04, 0x07); // TX - 38882618 to 38882752
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38894651 to 38894784
writeRegister(0x00, 0xFF); // CS0 - 38894794 to 38894935
writeRegister(0x01, 0xFF); // CS1 - 38894948 to 38895084
writeRegister(0x0B, 0x1D); // RC Ack Config - 38895099 to 38895238
writeRegister(0x16, 0x10); // FIFO CTRL - 38895252 to 38895386
writeRegister(0x00, 0xFF); // CS0 - 38895400 to 38895536
writeRegister(0x01, 0xFF); // CS1 - 38895550 to 38895690
writeRegister(0x07, 0x1A); // Channel Selection - 38895706 to 38895841
writeRegister(0x0E, 0x5A); // ADDR - 38895856 to 38895995
writeRegister(0x0F, 0x00); // ADDR - 38896005 to 38896147
writeRegister(0x10, 0x5A); // ADDR - 38896153 to 38896294
writeRegister(0x11, 0x5A); // PEER - 38896301 to 38896440
writeRegister(0x12, 0x00); // PEER - 38896450 to 38896584
writeRegister(0x13, 0x5A); // PEER - 38896597 to 38896739
writeRegister(0x04, 0x02); // RX Enable - 38896747 to 38896880
writeRegister(0x02, 0x80); // Int1Msk - 38896894 to 38897027
writeRegister(0x03, 0x00); // Int2Msk - 38897037 to 38897178
writeRegister(0x00, 0xFF); // CS0 - 38897184 to 38897325
writeRegister(0x01, 0xFF); // CS1 - 38897334 to 38897474
delay(13); // Delay 13365 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38910707 to 38910839
writeRegister(0x00, 0xFF); // CS0 - 38910850 to 38910989
writeRegister(0x01, 0xFF); // CS1 - 38911003 to 38911141
writeRegister(0x0B, 0x0D); // RC Ack Config - 38911154 to 38911296
writeRegister(0x08, 0x31); // Unknown - 38911303 to 38911438
writeRegister(0x0C, 0x02); // Unknown - 38911451 to 38911584
writeRegister(0x00, 0xFF); // CS0 - 38911600 to 38911739
writeRegister(0x01, 0xFF); // CS1 - 38911753 to 38911891
writeRegister(0x07, 0x1A); // Channel Selection - 38911905 to 38912044
writeRegister(0x0E, 0x5A); // ADDR - 38912058 to 38912194
writeRegister(0x0F, 0x00); // ADDR - 38912208 to 38912342
writeRegister(0x10, 0x5A); // ADDR - 38912356 to 38912492
writeRegister(0x11, 0x5A); // PEER - 38912504 to 38912639
writeRegister(0x12, 0x00); // PEER - 38912653 to 38912786
writeRegister(0x13, 0x5A); // PEER - 38912800 to 38912936
writeRegister(0x14, 0x1F); // TX Length - 38912950 to 38913085
writeRegister(0x02, 0x40); // Int1Msk - 38913099 to 38913232
writeRegister(0x03, 0x00); // Int2Msk - 38913246 to 38913379
writeRegister(0x00, 0xFF); // CS0 - 38913390 to 38913529
writeRegister(0x01, 0xFF); // CS1 - 38913543 to 38913687
writeRegister(0x16, 0xC0); // FIFO CTRL - 38913694 to 38913832
writeRegister(0x40, 0x05); // TX Buffer - 38913843 to 38913984
writeRegister(0x41, 0x09); // TX Buffer - 38913990 to 38914124
writeRegister(0x44, 0x23); // TX Buffer - 38914138 to 38914274
writeRegister(0x45, 0x01); // TX Buffer - 38914287 to 38914422
writeRegister(0x46, 0x13); // TX Buffer - 38914435 to 38914571
writeRegister(0x04, 0x07); // TX - 38914584 to 38914719
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38926765 to 38926897
writeRegister(0x00, 0xFF); // CS0 - 38926911 to 38927047
writeRegister(0x01, 0xFF); // CS1 - 38927061 to 38927201
writeRegister(0x0B, 0x1D); // RC Ack Config - 38927216 to 38927353
writeRegister(0x16, 0x10); // FIFO CTRL - 38927366 to 38927500
writeRegister(0x00, 0xFF); // CS0 - 38927514 to 38927657
writeRegister(0x01, 0xFF); // CS1 - 38927664 to 38927805
writeRegister(0x07, 0x1A); // Channel Selection - 38927819 to 38927958
writeRegister(0x0E, 0x5A); // ADDR - 38927969 to 38928108
writeRegister(0x0F, 0x00); // ADDR - 38928122 to 38928256
writeRegister(0x10, 0x5A); // ADDR - 38928270 to 38928405
writeRegister(0x11, 0x5A); // PEER - 38928418 to 38928553
writeRegister(0x12, 0x00); // PEER - 38928567 to 38928700
writeRegister(0x13, 0x5A); // PEER - 38928711 to 38928850
writeRegister(0x04, 0x02); // RX Enable - 38928864 to 38928997
writeRegister(0x02, 0x80); // Int1Msk - 38929007 to 38929140
writeRegister(0x03, 0x00); // Int2Msk - 38929154 to 38929287
writeRegister(0x00, 0xFF); // CS0 - 38929301 to 38929437
writeRegister(0x01, 0xFF); // CS1 - 38929451 to 38929591
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38942671 to 38942804
writeRegister(0x00, 0xFF); // CS0 - 38942814 to 38942955
writeRegister(0x01, 0xFF); // CS1 - 38942967 to 38943111
writeRegister(0x0B, 0x0D); // RC Ack Config - 38943118 to 38943258
writeRegister(0x08, 0x31); // Unknown - 38943267 to 38943406
writeRegister(0x0C, 0x02); // Unknown - 38943415 to 38943549
writeRegister(0x00, 0xFF); // CS0 - 38943564 to 38943705
writeRegister(0x01, 0xFF); // CS1 - 38943717 to 38943861
writeRegister(0x07, 0x1A); // Channel Selection - 38943873 to 38944008
writeRegister(0x0E, 0x5A); // ADDR - 38944023 to 38944166
writeRegister(0x0F, 0x00); // ADDR - 38944172 to 38944306
writeRegister(0x10, 0x5A); // ADDR - 38944320 to 38944455
writeRegister(0x11, 0x5A); // PEER - 38944469 to 38944610
writeRegister(0x12, 0x00); // PEER - 38944618 to 38944751
writeRegister(0x13, 0x5A); // PEER - 38944764 to 38944900
writeRegister(0x14, 0x1F); // TX Length - 38944914 to 38945057
writeRegister(0x02, 0x40); // Int1Msk - 38945063 to 38945197
writeRegister(0x03, 0x00); // Int2Msk - 38945210 to 38945344
writeRegister(0x00, 0xFF); // CS0 - 38945357 to 38945493
writeRegister(0x01, 0xFF); // CS1 - 38945507 to 38945647
writeRegister(0x16, 0xC0); // FIFO CTRL - 38945662 to 38945797
writeRegister(0x40, 0x05); // TX Buffer - 38945810 to 38945944
writeRegister(0x41, 0x09); // TX Buffer - 38945955 to 38946096
writeRegister(0x44, 0x23); // TX Buffer - 38946102 to 38946245
writeRegister(0x45, 0x01); // TX Buffer - 38946251 to 38946393
writeRegister(0x46, 0x13); // TX Buffer - 38946399 to 38946542
writeRegister(0x04, 0x07); // TX - 38946548 to 38946688
delay(12); // Delay 12174 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38958729 to 38958862
writeRegister(0x00, 0xFF); // CS0 - 38958875 to 38959019
writeRegister(0x01, 0xFF); // CS1 - 38959025 to 38959165
writeRegister(0x0B, 0x1D); // RC Ack Config - 38959181 to 38959324
writeRegister(0x16, 0x10); // FIFO CTRL - 38959330 to 38959472
writeRegister(0x00, 0xFF); // CS0 - 38959478 to 38959619
writeRegister(0x01, 0xFF); // CS1 - 38959628 to 38959769
writeRegister(0x07, 0x1A); // Channel Selection - 38959784 to 38959922
writeRegister(0x0E, 0x5A); // ADDR - 38959937 to 38960072
writeRegister(0x0F, 0x00); // ADDR - 38960086 to 38960220
writeRegister(0x10, 0x5A); // ADDR - 38960234 to 38960369
writeRegister(0x11, 0x5A); // PEER - 38960383 to 38960518
writeRegister(0x12, 0x00); // PEER - 38960532 to 38960665
writeRegister(0x13, 0x5A); // PEER - 38960679 to 38960814
writeRegister(0x04, 0x02); // RX Enable - 38960828 to 38960961
writeRegister(0x02, 0x80); // Int1Msk - 38960972 to 38961105
writeRegister(0x03, 0x00); // Int2Msk - 38961119 to 38961252
writeRegister(0x00, 0xFF); // CS0 - 38961265 to 38961403
writeRegister(0x01, 0xFF); // CS1 - 38961415 to 38961557
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38974635 to 38974768
writeRegister(0x00, 0xFF); // CS0 - 38974782 to 38974919
writeRegister(0x01, 0xFF); // CS1 - 38974932 to 38975073
writeRegister(0x0B, 0x0D); // RC Ack Config - 38975086 to 38975221
writeRegister(0x08, 0x31); // Unknown - 38975235 to 38975370
writeRegister(0x0C, 0x02); // Unknown - 38975383 to 38975518
writeRegister(0x00, 0xFF); // CS0 - 38975532 to 38975669
writeRegister(0x01, 0xFF); // CS1 - 38975682 to 38975823
writeRegister(0x07, 0x1A); // Channel Selection - 38975837 to 38975973
writeRegister(0x0E, 0x5A); // ADDR - 38975987 to 38976126
writeRegister(0x0F, 0x00); // ADDR - 38976136 to 38976274
writeRegister(0x10, 0x5A); // ADDR - 38976284 to 38976423
writeRegister(0x11, 0x5A); // PEER - 38976433 to 38976573
writeRegister(0x12, 0x00); // PEER - 38976582 to 38976715
writeRegister(0x13, 0x5A); // PEER - 38976729 to 38976868
writeRegister(0x14, 0x1F); // TX Length - 38976878 to 38977017
writeRegister(0x02, 0x40); // Int1Msk - 38977028 to 38977167
writeRegister(0x03, 0x00); // Int2Msk - 38977175 to 38977308
writeRegister(0x00, 0xFF); // CS0 - 38977322 to 38977465
writeRegister(0x01, 0xFF); // CS1 - 38977472 to 38977613
writeRegister(0x16, 0xC0); // FIFO CTRL - 38977626 to 38977761
writeRegister(0x40, 0x05); // TX Buffer - 38977775 to 38977910
writeRegister(0x41, 0x09); // TX Buffer - 38977922 to 38978058
writeRegister(0x44, 0x23); // TX Buffer - 38978067 to 38978206
writeRegister(0x45, 0x01); // TX Buffer - 38978215 to 38978354
writeRegister(0x46, 0x13); // TX Buffer - 38978363 to 38978503
writeRegister(0x04, 0x07); // TX - 38978512 to 38978651
delay(12); // Delay 12181 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 38990697 to 38990832
writeRegister(0x00, 0xFF); // CS0 - 38990840 to 38990979
writeRegister(0x01, 0xFF); // CS1 - 38990990 to 38991131
writeRegister(0x0B, 0x1D); // RC Ack Config - 38991145 to 38991284
writeRegister(0x16, 0x10); // FIFO CTRL - 38991294 to 38991432
writeRegister(0x00, 0xFF); // CS0 - 38991442 to 38991583
writeRegister(0x01, 0xFF); // CS1 - 38991596 to 38991740
writeRegister(0x07, 0x1A); // Channel Selection - 38991751 to 38991887
writeRegister(0x0E, 0x5A); // ADDR - 38991901 to 38992037
writeRegister(0x0F, 0x00); // ADDR - 38992051 to 38992185
writeRegister(0x10, 0x5A); // ADDR - 38992198 to 38992333
writeRegister(0x11, 0x5A); // PEER - 38992347 to 38992482
writeRegister(0x12, 0x00); // PEER - 38992496 to 38992629
writeRegister(0x13, 0x5A); // PEER - 38992643 to 38992779
writeRegister(0x04, 0x02); // RX Enable - 38992792 to 38992927
writeRegister(0x02, 0x80); // Int1Msk - 38992939 to 38993074
writeRegister(0x03, 0x00); // Int2Msk - 38993083 to 38993216
writeRegister(0x00, 0xFF); // CS0 - 38993230 to 38993369
writeRegister(0x01, 0xFF); // CS1 - 38993380 to 38993521
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39006749 to 39006881
writeRegister(0x00, 0xFF); // CS0 - 39006895 to 39007036
writeRegister(0x01, 0xFF); // CS1 - 39007045 to 39007185
writeRegister(0x0B, 0x0D); // RC Ack Config - 39007199 to 39007336
writeRegister(0x08, 0x31); // Unknown - 39007348 to 39007484
writeRegister(0x0C, 0x02); // Unknown - 39007496 to 39007630
writeRegister(0x00, 0xFF); // CS0 - 39007645 to 39007786
writeRegister(0x01, 0xFF); // CS1 - 39007795 to 39007935
writeRegister(0x07, 0x1A); // Channel Selection - 39007951 to 39008091
writeRegister(0x0E, 0x5A); // ADDR - 39008104 to 39008240
writeRegister(0x0F, 0x00); // ADDR - 39008253 to 39008388
writeRegister(0x10, 0x5A); // ADDR - 39008401 to 39008536
writeRegister(0x11, 0x5A); // PEER - 39008550 to 39008685
writeRegister(0x12, 0x00); // PEER - 39008699 to 39008832
writeRegister(0x13, 0x5A); // PEER - 39008842 to 39008981
writeRegister(0x14, 0x1F); // TX Length - 39008995 to 39009132
writeRegister(0x02, 0x40); // Int1Msk - 39009145 to 39009278
writeRegister(0x03, 0x00); // Int2Msk - 39009292 to 39009425
writeRegister(0x00, 0xFF); // CS0 - 39009435 to 39009576
writeRegister(0x01, 0xFF); // CS1 - 39009588 to 39009725
writeRegister(0x16, 0xC0); // FIFO CTRL - 39009740 to 39009878
writeRegister(0x40, 0x05); // TX Buffer - 39009888 to 39010022
writeRegister(0x41, 0x09); // TX Buffer - 39010036 to 39010171
writeRegister(0x44, 0x23); // TX Buffer - 39010184 to 39010318
writeRegister(0x45, 0x01); // TX Buffer - 39010332 to 39010466
writeRegister(0x46, 0x13); // TX Buffer - 39010480 to 39010615
writeRegister(0x04, 0x07); // TX - 39010629 to 39010763
delay(12); // Delay 12043 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39022672 to 39022806
writeRegister(0x00, 0xFF); // CS0 - 39022818 to 39022959
writeRegister(0x01, 0xFF); // CS1 - 39022968 to 39023108
writeRegister(0x0B, 0x1D); // RC Ack Config - 39023123 to 39023264
writeRegister(0x16, 0x10); // FIFO CTRL - 39023273 to 39023412
writeRegister(0x00, 0xFF); // CS0 - 39023421 to 39023560
writeRegister(0x01, 0xFF); // CS1 - 39023574 to 39023712
writeRegister(0x07, 0x1A); // Channel Selection - 39023727 to 39023865
writeRegister(0x0E, 0x5A); // ADDR - 39023880 to 39024015
writeRegister(0x0F, 0x00); // ADDR - 39024029 to 39024163
writeRegister(0x10, 0x5A); // ADDR - 39024177 to 39024312
writeRegister(0x11, 0x5A); // PEER - 39024325 to 39024461
writeRegister(0x12, 0x00); // PEER - 39024474 to 39024608
writeRegister(0x13, 0x5A); // PEER - 39024621 to 39024757
writeRegister(0x04, 0x02); // RX Enable - 39024771 to 39024904
writeRegister(0x02, 0x80); // Int1Msk - 39024918 to 39025051
writeRegister(0x03, 0x00); // Int2Msk - 39025061 to 39025195
writeRegister(0x00, 0xFF); // CS0 - 39025208 to 39025352
writeRegister(0x01, 0xFF); // CS1 - 39025358 to 39025498
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39038727 to 39038860
writeRegister(0x00, 0xFF); // CS0 - 39038874 to 39039017
writeRegister(0x01, 0xFF); // CS1 - 39039024 to 39039165
writeRegister(0x0B, 0x0D); // RC Ack Config - 39039178 to 39039313
writeRegister(0x08, 0x31); // Unknown - 39039327 to 39039462
writeRegister(0x0C, 0x02); // Unknown - 39039475 to 39039610
writeRegister(0x00, 0xFF); // CS0 - 39039624 to 39039767
writeRegister(0x01, 0xFF); // CS1 - 39039774 to 39039915
writeRegister(0x07, 0x1A); // Channel Selection - 39039929 to 39040068
writeRegister(0x0E, 0x5A); // ADDR - 39040079 to 39040218
writeRegister(0x0F, 0x00); // ADDR - 39040232 to 39040366
writeRegister(0x10, 0x5A); // ADDR - 39040380 to 39040515
writeRegister(0x11, 0x5A); // PEER - 39040528 to 39040665
writeRegister(0x12, 0x00); // PEER - 39040677 to 39040812
writeRegister(0x13, 0x5A); // PEER - 39040821 to 39040960
writeRegister(0x14, 0x1F); // TX Length - 39040974 to 39041109
writeRegister(0x02, 0x40); // Int1Msk - 39041123 to 39041256
writeRegister(0x03, 0x00); // Int2Msk - 39041267 to 39041400
writeRegister(0x00, 0xFF); // CS0 - 39041414 to 39041553
writeRegister(0x01, 0xFF); // CS1 - 39041564 to 39041705
writeRegister(0x16, 0xC0); // FIFO CTRL - 39041718 to 39041853
writeRegister(0x40, 0x05); // TX Buffer - 39041867 to 39042002
writeRegister(0x41, 0x09); // TX Buffer - 39042014 to 39042148
writeRegister(0x44, 0x23); // TX Buffer - 39042162 to 39042298
writeRegister(0x45, 0x01); // TX Buffer - 39042311 to 39042446
writeRegister(0x46, 0x13); // TX Buffer - 39042459 to 39042595
writeRegister(0x04, 0x07); // TX - 39042608 to 39042743
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39054640 to 39054773
writeRegister(0x00, 0xFF); // CS0 - 39054784 to 39054923
writeRegister(0x01, 0xFF); // CS1 - 39054937 to 39055081
writeRegister(0x0B, 0x1D); // RC Ack Config - 39055092 to 39055229
writeRegister(0x16, 0x10); // FIFO CTRL - 39055242 to 39055376
writeRegister(0x00, 0xFF); // CS0 - 39055390 to 39055527
writeRegister(0x01, 0xFF); // CS1 - 39055539 to 39055681
writeRegister(0x07, 0x1A); // Channel Selection - 39055695 to 39055830
writeRegister(0x0E, 0x5A); // ADDR - 39055845 to 39055984
writeRegister(0x0F, 0x00); // ADDR - 39055994 to 39056132
writeRegister(0x10, 0x5A); // ADDR - 39056142 to 39056280
writeRegister(0x11, 0x5A); // PEER - 39056291 to 39056429
writeRegister(0x12, 0x00); // PEER - 39056440 to 39056573
writeRegister(0x13, 0x5A); // PEER - 39056587 to 39056726
writeRegister(0x04, 0x02); // RX Enable - 39056736 to 39056869
writeRegister(0x02, 0x80); // Int1Msk - 39056883 to 39057016
writeRegister(0x03, 0x00); // Int2Msk - 39057030 to 39057163
writeRegister(0x00, 0xFF); // CS0 - 39057174 to 39057313
writeRegister(0x01, 0xFF); // CS1 - 39057327 to 39057465
delay(13); // Delay 13366 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39070699 to 39070831
writeRegister(0x00, 0xFF); // CS0 - 39070845 to 39070986
writeRegister(0x01, 0xFF); // CS1 - 39070995 to 39071135
writeRegister(0x0B, 0x0D); // RC Ack Config - 39071149 to 39071284
writeRegister(0x08, 0x31); // Unknown - 39071298 to 39071432
writeRegister(0x0C, 0x02); // Unknown - 39071446 to 39071580
writeRegister(0x00, 0xFF); // CS0 - 39071595 to 39071736
writeRegister(0x01, 0xFF); // CS1 - 39071745 to 39071885
writeRegister(0x07, 0x1A); // Channel Selection - 39071901 to 39072039
writeRegister(0x0E, 0x5A); // ADDR - 39072050 to 39072190
writeRegister(0x0F, 0x00); // ADDR - 39072203 to 39072339
writeRegister(0x10, 0x5A); // ADDR - 39072351 to 39072486
writeRegister(0x11, 0x5A); // PEER - 39072500 to 39072635
writeRegister(0x12, 0x00); // PEER - 39072649 to 39072782
writeRegister(0x13, 0x5A); // PEER - 39072792 to 39072931
writeRegister(0x14, 0x1F); // TX Length - 39072945 to 39073082
writeRegister(0x02, 0x40); // Int1Msk - 39073094 to 39073228
writeRegister(0x03, 0x00); // Int2Msk - 39073238 to 39073379
writeRegister(0x00, 0xFF); // CS0 - 39073385 to 39073526
writeRegister(0x01, 0xFF); // CS1 - 39073535 to 39073676
writeRegister(0x16, 0xC0); // FIFO CTRL - 39073690 to 39073832
writeRegister(0x40, 0x05); // TX Buffer - 39073838 to 39073973
writeRegister(0x41, 0x09); // TX Buffer - 39073986 to 39074121
writeRegister(0x44, 0x23); // TX Buffer - 39074134 to 39074268
writeRegister(0x45, 0x01); // TX Buffer - 39074282 to 39074416
writeRegister(0x46, 0x13); // TX Buffer - 39074430 to 39074565
writeRegister(0x04, 0x07); // TX - 39074579 to 39074713
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39086760 to 39086893
writeRegister(0x00, 0xFF); // CS0 - 39086903 to 39087044
writeRegister(0x01, 0xFF); // CS1 - 39087056 to 39087201
writeRegister(0x0B, 0x1D); // RC Ack Config - 39087212 to 39087347
writeRegister(0x16, 0x10); // FIFO CTRL - 39087361 to 39087495
writeRegister(0x00, 0xFF); // CS0 - 39087509 to 39087645
writeRegister(0x01, 0xFF); // CS1 - 39087659 to 39087799
writeRegister(0x07, 0x1A); // Channel Selection - 39087815 to 39087950
writeRegister(0x0E, 0x5A); // ADDR - 39087965 to 39088104
writeRegister(0x0F, 0x00); // ADDR - 39088114 to 39088252
writeRegister(0x10, 0x5A); // ADDR - 39088262 to 39088400
writeRegister(0x11, 0x5A); // PEER - 39088410 to 39088549
writeRegister(0x12, 0x00); // PEER - 39088559 to 39088694
writeRegister(0x13, 0x5A); // PEER - 39088706 to 39088845
writeRegister(0x04, 0x02); // RX Enable - 39088856 to 39088989
writeRegister(0x02, 0x80); // Int1Msk - 39089003 to 39089136
writeRegister(0x03, 0x00); // Int2Msk - 39089150 to 39089283
writeRegister(0x00, 0xFF); // CS0 - 39089293 to 39089434
writeRegister(0x01, 0xFF); // CS1 - 39089447 to 39089583
delay(13); // Delay 13216 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39102666 to 39102799
writeRegister(0x00, 0xFF); // CS0 - 39102809 to 39102950
writeRegister(0x01, 0xFF); // CS1 - 39102963 to 39103099
writeRegister(0x0B, 0x0D); // RC Ack Config - 39103114 to 39103256
writeRegister(0x08, 0x31); // Unknown - 39103263 to 39103398
writeRegister(0x0C, 0x02); // Unknown - 39103410 to 39103544
writeRegister(0x00, 0xFF); // CS0 - 39103559 to 39103700
writeRegister(0x01, 0xFF); // CS1 - 39103713 to 39103849
writeRegister(0x07, 0x1A); // Channel Selection - 39103865 to 39104004
writeRegister(0x0E, 0x5A); // ADDR - 39104018 to 39104154
writeRegister(0x0F, 0x00); // ADDR - 39104168 to 39104302
writeRegister(0x10, 0x5A); // ADDR - 39104316 to 39104450
writeRegister(0x11, 0x5A); // PEER - 39104464 to 39104599
writeRegister(0x12, 0x00); // PEER - 39104613 to 39104746
writeRegister(0x13, 0x5A); // PEER - 39104760 to 39104896
writeRegister(0x14, 0x1F); // TX Length - 39104909 to 39105045
writeRegister(0x02, 0x40); // Int1Msk - 39105059 to 39105192
writeRegister(0x03, 0x00); // Int2Msk - 39105206 to 39105339
writeRegister(0x00, 0xFF); // CS0 - 39105349 to 39105490
writeRegister(0x01, 0xFF); // CS1 - 39105503 to 39105647
writeRegister(0x16, 0xC0); // FIFO CTRL - 39105654 to 39105792
writeRegister(0x40, 0x05); // TX Buffer - 39105803 to 39105944
writeRegister(0x41, 0x09); // TX Buffer - 39105950 to 39106084
writeRegister(0x44, 0x23); // TX Buffer - 39106098 to 39106234
writeRegister(0x45, 0x01); // TX Buffer - 39106246 to 39106382
writeRegister(0x46, 0x13); // TX Buffer - 39106394 to 39106531
writeRegister(0x04, 0x07); // TX - 39106543 to 39106679
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39118724 to 39118857
writeRegister(0x00, 0xFF); // CS0 - 39118871 to 39119007
writeRegister(0x01, 0xFF); // CS1 - 39119021 to 39119162
writeRegister(0x0B, 0x1D); // RC Ack Config - 39119176 to 39119313
writeRegister(0x16, 0x10); // FIFO CTRL - 39119326 to 39119460
writeRegister(0x00, 0xFF); // CS0 - 39119473 to 39119617
writeRegister(0x01, 0xFF); // CS1 - 39119623 to 39119763
writeRegister(0x07, 0x1A); // Channel Selection - 39119779 to 39119918
writeRegister(0x0E, 0x5A); // ADDR - 39119929 to 39120068
writeRegister(0x0F, 0x00); // ADDR - 39120082 to 39120216
writeRegister(0x10, 0x5A); // ADDR - 39120230 to 39120364
writeRegister(0x11, 0x5A); // PEER - 39120378 to 39120513
writeRegister(0x12, 0x00); // PEER - 39120527 to 39120660
writeRegister(0x13, 0x5A); // PEER - 39120671 to 39120810
writeRegister(0x04, 0x02); // RX Enable - 39120823 to 39120957
writeRegister(0x02, 0x80); // Int1Msk - 39120967 to 39121100
writeRegister(0x03, 0x00); // Int2Msk - 39121114 to 39121247
writeRegister(0x00, 0xFF); // CS0 - 39121261 to 39121397
writeRegister(0x01, 0xFF); // CS1 - 39121411 to 39121552
delay(13); // Delay 13361 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39134780 to 39134913
writeRegister(0x00, 0xFF); // CS0 - 39134926 to 39135062
writeRegister(0x01, 0xFF); // CS1 - 39135076 to 39135216
writeRegister(0x0B, 0x0D); // RC Ack Config - 39135227 to 39135367
writeRegister(0x08, 0x31); // Unknown - 39135379 to 39135515
writeRegister(0x0C, 0x02); // Unknown - 39135524 to 39135661
writeRegister(0x00, 0xFF); // CS0 - 39135676 to 39135814
writeRegister(0x01, 0xFF); // CS1 - 39135826 to 39135966
writeRegister(0x07, 0x1A); // Channel Selection - 39135982 to 39136117
writeRegister(0x0E, 0x5A); // ADDR - 39136132 to 39136271
writeRegister(0x0F, 0x00); // ADDR - 39136281 to 39136419
writeRegister(0x10, 0x5A); // ADDR - 39136429 to 39136567
writeRegister(0x11, 0x5A); // PEER - 39136578 to 39136716
writeRegister(0x12, 0x00); // PEER - 39136726 to 39136860
writeRegister(0x13, 0x5A); // PEER - 39136873 to 39137013
writeRegister(0x14, 0x1F); // TX Length - 39137023 to 39137163
writeRegister(0x02, 0x40); // Int1Msk - 39137172 to 39137306
writeRegister(0x03, 0x00); // Int2Msk - 39137319 to 39137453
writeRegister(0x00, 0xFF); // CS0 - 39137466 to 39137602
writeRegister(0x01, 0xFF); // CS1 - 39137616 to 39137756
writeRegister(0x16, 0xC0); // FIFO CTRL - 39137771 to 39137906
writeRegister(0x40, 0x05); // TX Buffer - 39137919 to 39138053
writeRegister(0x41, 0x09); // TX Buffer - 39138067 to 39138201
writeRegister(0x44, 0x23); // TX Buffer - 39138211 to 39138351
writeRegister(0x45, 0x01); // TX Buffer - 39138360 to 39138499
writeRegister(0x46, 0x13); // TX Buffer - 39138508 to 39138646
writeRegister(0x04, 0x07); // TX - 39138657 to 39138794
delay(12); // Delay 12036 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39150693 to 39150830
writeRegister(0x00, 0xFF); // CS0 - 39150836 to 39150977
writeRegister(0x01, 0xFF); // CS1 - 39150986 to 39151126
writeRegister(0x0B, 0x1D); // RC Ack Config - 39151141 to 39151282
writeRegister(0x16, 0x10); // FIFO CTRL - 39151291 to 39151428
writeRegister(0x00, 0xFF); // CS0 - 39151439 to 39151578
writeRegister(0x01, 0xFF); // CS1 - 39151592 to 39151736
writeRegister(0x07, 0x1A); // Channel Selection - 39151748 to 39151883
writeRegister(0x0E, 0x5A); // ADDR - 39151898 to 39152033
writeRegister(0x0F, 0x00); // ADDR - 39152047 to 39152181
writeRegister(0x10, 0x5A); // ADDR - 39152195 to 39152330
writeRegister(0x11, 0x5A); // PEER - 39152343 to 39152479
writeRegister(0x12, 0x00); // PEER - 39152492 to 39152626
writeRegister(0x13, 0x5A); // PEER - 39152639 to 39152775
writeRegister(0x04, 0x02); // RX Enable - 39152789 to 39152922
writeRegister(0x02, 0x80); // Int1Msk - 39152936 to 39153069
writeRegister(0x03, 0x00); // Int2Msk - 39153079 to 39153214
writeRegister(0x00, 0xFF); // CS0 - 39153226 to 39153367
writeRegister(0x01, 0xFF); // CS1 - 39153376 to 39153516
delay(13); // Delay 13362 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39166745 to 39166878
writeRegister(0x00, 0xFF); // CS0 - 39166892 to 39167031
writeRegister(0x01, 0xFF); // CS1 - 39167042 to 39167183
writeRegister(0x0B, 0x0D); // RC Ack Config - 39167196 to 39167332
writeRegister(0x08, 0x31); // Unknown - 39167345 to 39167480
writeRegister(0x0C, 0x02); // Unknown - 39167493 to 39167626
writeRegister(0x00, 0xFF); // CS0 - 39167642 to 39167781
writeRegister(0x01, 0xFF); // CS1 - 39167792 to 39167933
writeRegister(0x07, 0x1A); // Channel Selection - 39167947 to 39168086
writeRegister(0x0E, 0x5A); // ADDR - 39168100 to 39168236
writeRegister(0x0F, 0x00); // ADDR - 39168250 to 39168384
writeRegister(0x10, 0x5A); // ADDR - 39168398 to 39168534
writeRegister(0x11, 0x5A); // PEER - 39168546 to 39168681
writeRegister(0x12, 0x00); // PEER - 39168695 to 39168828
writeRegister(0x13, 0x5A); // PEER - 39168839 to 39168978
writeRegister(0x14, 0x1F); // TX Length - 39168992 to 39169127
writeRegister(0x02, 0x40); // Int1Msk - 39169141 to 39169274
writeRegister(0x03, 0x00); // Int2Msk - 39169288 to 39169421
writeRegister(0x00, 0xFF); // CS0 - 39169432 to 39169571
writeRegister(0x01, 0xFF); // CS1 - 39169585 to 39169723
writeRegister(0x16, 0xC0); // FIFO CTRL - 39169736 to 39169874
writeRegister(0x40, 0x05); // TX Buffer - 39169885 to 39170018
writeRegister(0x41, 0x09); // TX Buffer - 39170032 to 39170166
writeRegister(0x44, 0x23); // TX Buffer - 39170180 to 39170316
writeRegister(0x45, 0x01); // TX Buffer - 39170329 to 39170464
writeRegister(0x46, 0x13); // TX Buffer - 39170477 to 39170613
writeRegister(0x04, 0x07); // TX - 39170626 to 39170761
delay(12); // Delay 12030 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39182658 to 39182791
writeRegister(0x00, 0xFF); // CS0 - 39182805 to 39182941
writeRegister(0x01, 0xFF); // CS1 - 39182955 to 39183096
writeRegister(0x0B, 0x1D); // RC Ack Config - 39183110 to 39183247
writeRegister(0x16, 0x10); // FIFO CTRL - 39183260 to 39183394
writeRegister(0x00, 0xFF); // CS0 - 39183408 to 39183551
writeRegister(0x01, 0xFF); // CS1 - 39183557 to 39183699
writeRegister(0x07, 0x1A); // Channel Selection - 39183713 to 39183856
writeRegister(0x0E, 0x5A); // ADDR - 39183863 to 39184002
writeRegister(0x0F, 0x00); // ADDR - 39184016 to 39184150
writeRegister(0x10, 0x5A); // ADDR - 39184160 to 39184298
writeRegister(0x11, 0x5A); // PEER - 39184309 to 39184447
writeRegister(0x12, 0x00); // PEER - 39184461 to 39184594
writeRegister(0x13, 0x5A); // PEER - 39184605 to 39184744
writeRegister(0x04, 0x02); // RX Enable - 39184754 to 39184887
writeRegister(0x02, 0x80); // Int1Msk - 39184901 to 39185034
writeRegister(0x03, 0x00); // Int2Msk - 39185048 to 39185181
writeRegister(0x00, 0xFF); // CS0 - 39185192 to 39185331
writeRegister(0x01, 0xFF); // CS1 - 39185345 to 39185489
delay(13); // Delay 13358 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39198714 to 39198847
writeRegister(0x00, 0xFF); // CS0 - 39198857 to 39198998
writeRegister(0x01, 0xFF); // CS1 - 39199010 to 39199154
writeRegister(0x0B, 0x0D); // RC Ack Config - 39199161 to 39199301
writeRegister(0x08, 0x31); // Unknown - 39199310 to 39199449
writeRegister(0x0C, 0x02); // Unknown - 39199458 to 39199598
writeRegister(0x00, 0xFF); // CS0 - 39199607 to 39199748
writeRegister(0x01, 0xFF); // CS1 - 39199760 to 39199904
writeRegister(0x07, 0x1A); // Channel Selection - 39199916 to 39200051
writeRegister(0x0E, 0x5A); // ADDR - 39200066 to 39200205
writeRegister(0x0F, 0x00); // ADDR - 39200215 to 39200349
writeRegister(0x10, 0x5A); // ADDR - 39200363 to 39200498
writeRegister(0x11, 0x5A); // PEER - 39200512 to 39200650
writeRegister(0x12, 0x00); // PEER - 39200661 to 39200794
writeRegister(0x13, 0x5A); // PEER - 39200807 to 39200943
writeRegister(0x14, 0x1F); // TX Length - 39200957 to 39201097
writeRegister(0x02, 0x40); // Int1Msk - 39201106 to 39201240
writeRegister(0x03, 0x00); // Int2Msk - 39201253 to 39201387
writeRegister(0x00, 0xFF); // CS0 - 39201400 to 39201536
writeRegister(0x01, 0xFF); // CS1 - 39201550 to 39201690
writeRegister(0x16, 0xC0); // FIFO CTRL - 39201705 to 39201840
writeRegister(0x40, 0x05); // TX Buffer - 39201853 to 39201987
writeRegister(0x41, 0x09); // TX Buffer - 39201998 to 39202135
writeRegister(0x44, 0x23); // TX Buffer - 39202145 to 39202285
writeRegister(0x45, 0x01); // TX Buffer - 39202294 to 39202436
writeRegister(0x46, 0x13); // TX Buffer - 39202442 to 39202582
writeRegister(0x04, 0x07); // TX - 39202591 to 39202731
delay(12); // Delay 12174 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39214772 to 39214905
writeRegister(0x00, 0xFF); // CS0 - 39214918 to 39215059
writeRegister(0x01, 0xFF); // CS1 - 39215068 to 39215208
writeRegister(0x0B, 0x1D); // RC Ack Config - 39215224 to 39215364
writeRegister(0x16, 0x10); // FIFO CTRL - 39215373 to 39215511
writeRegister(0x00, 0xFF); // CS0 - 39215521 to 39215662
writeRegister(0x01, 0xFF); // CS1 - 39215674 to 39215812
writeRegister(0x07, 0x1A); // Channel Selection - 39215827 to 39215965
writeRegister(0x0E, 0x5A); // ADDR - 39215980 to 39216115
writeRegister(0x0F, 0x00); // ADDR - 39216129 to 39216263
writeRegister(0x10, 0x5A); // ADDR - 39216277 to 39216412
writeRegister(0x11, 0x5A); // PEER - 39216426 to 39216561
writeRegister(0x12, 0x00); // PEER - 39216575 to 39216708
writeRegister(0x13, 0x5A); // PEER - 39216722 to 39216857
writeRegister(0x04, 0x02); // RX Enable - 39216871 to 39217004
writeRegister(0x02, 0x80); // Int1Msk - 39217015 to 39217154
writeRegister(0x03, 0x00); // Int2Msk - 39217162 to 39217295
writeRegister(0x00, 0xFF); // CS0 - 39217308 to 39217452
writeRegister(0x01, 0xFF); // CS1 - 39217458 to 39217598
delay(13); // Delay 13213 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39230678 to 39230811
writeRegister(0x00, 0xFF); // CS0 - 39230825 to 39230962
writeRegister(0x01, 0xFF); // CS1 - 39230975 to 39231116
writeRegister(0x0B, 0x0D); // RC Ack Config - 39231129 to 39231264
writeRegister(0x08, 0x31); // Unknown - 39231278 to 39231413
writeRegister(0x0C, 0x02); // Unknown - 39231426 to 39231561
writeRegister(0x00, 0xFF); // CS0 - 39231575 to 39231712
writeRegister(0x01, 0xFF); // CS1 - 39231725 to 39231866
writeRegister(0x07, 0x1A); // Channel Selection - 39231880 to 39232016
writeRegister(0x0E, 0x5A); // ADDR - 39232030 to 39232169
writeRegister(0x0F, 0x00); // ADDR - 39232179 to 39232317
writeRegister(0x10, 0x5A); // ADDR - 39232327 to 39232466
writeRegister(0x11, 0x5A); // PEER - 39232476 to 39232616
writeRegister(0x12, 0x00); // PEER - 39232625 to 39232758
writeRegister(0x13, 0x5A); // PEER - 39232772 to 39232911
writeRegister(0x14, 0x1F); // TX Length - 39232921 to 39233060
writeRegister(0x02, 0x40); // Int1Msk - 39233074 to 39233207
writeRegister(0x03, 0x00); // Int2Msk - 39233218 to 39233351
writeRegister(0x00, 0xFF); // CS0 - 39233365 to 39233508
writeRegister(0x01, 0xFF); // CS1 - 39233515 to 39233656
writeRegister(0x16, 0xC0); // FIFO CTRL - 39233669 to 39233804
writeRegister(0x40, 0x05); // TX Buffer - 39233818 to 39233953
writeRegister(0x41, 0x09); // TX Buffer - 39233965 to 39234101
writeRegister(0x44, 0x23); // TX Buffer - 39234113 to 39234249
writeRegister(0x45, 0x01); // TX Buffer - 39234262 to 39234397
writeRegister(0x46, 0x13); // TX Buffer - 39234406 to 39234546
writeRegister(0x04, 0x07); // TX - 39234559 to 39234694
delay(12); // Delay 12178 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39246740 to 39246872
writeRegister(0x00, 0xFF); // CS0 - 39246883 to 39247022
writeRegister(0x01, 0xFF); // CS1 - 39247036 to 39247174
writeRegister(0x0B, 0x1D); // RC Ack Config - 39247188 to 39247327
writeRegister(0x16, 0x10); // FIFO CTRL - 39247341 to 39247475
writeRegister(0x00, 0xFF); // CS0 - 39247485 to 39247626
writeRegister(0x01, 0xFF); // CS1 - 39247639 to 39247783
writeRegister(0x07, 0x1A); // Channel Selection - 39247794 to 39247930
writeRegister(0x0E, 0x5A); // ADDR - 39247944 to 39248086
writeRegister(0x0F, 0x00); // ADDR - 39248094 to 39248228
writeRegister(0x10, 0x5A); // ADDR - 39248241 to 39248376
writeRegister(0x11, 0x5A); // PEER - 39248390 to 39248533
writeRegister(0x12, 0x00); // PEER - 39248539 to 39248672
writeRegister(0x13, 0x5A); // PEER - 39248686 to 39248822
writeRegister(0x04, 0x02); // RX Enable - 39248835 to 39248970
writeRegister(0x02, 0x80); // Int1Msk - 39248982 to 39249117
writeRegister(0x03, 0x00); // Int2Msk - 39249126 to 39249259
writeRegister(0x00, 0xFF); // CS0 - 39249273 to 39249412
writeRegister(0x01, 0xFF); // CS1 - 39249423 to 39249564
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39262795 to 39262924
writeRegister(0x00, 0xFF); // CS0 - 39262938 to 39263079
writeRegister(0x01, 0xFF); // CS1 - 39263088 to 39263228
writeRegister(0x0B, 0x0D); // RC Ack Config - 39263242 to 39263379
writeRegister(0x08, 0x31); // Unknown - 39263391 to 39263527
writeRegister(0x0C, 0x02); // Unknown - 39263539 to 39263673
writeRegister(0x00, 0xFF); // CS0 - 39263688 to 39263829
writeRegister(0x01, 0xFF); // CS1 - 39263838 to 39263978
writeRegister(0x07, 0x1A); // Channel Selection - 39263994 to 39264134
writeRegister(0x0E, 0x5A); // ADDR - 39264147 to 39264283
writeRegister(0x0F, 0x00); // ADDR - 39264296 to 39264431
writeRegister(0x10, 0x5A); // ADDR - 39264444 to 39264579
writeRegister(0x11, 0x5A); // PEER - 39264593 to 39264728
writeRegister(0x12, 0x00); // PEER - 39264742 to 39264875
writeRegister(0x13, 0x5A); // PEER - 39264885 to 39265024
writeRegister(0x14, 0x1F); // TX Length - 39265038 to 39265175
writeRegister(0x02, 0x40); // Int1Msk - 39265188 to 39265321
writeRegister(0x03, 0x00); // Int2Msk - 39265335 to 39265468
writeRegister(0x00, 0xFF); // CS0 - 39265478 to 39265619
writeRegister(0x01, 0xFF); // CS1 - 39265631 to 39265768
writeRegister(0x16, 0xC0); // FIFO CTRL - 39265783 to 39265921
writeRegister(0x40, 0x05); // TX Buffer - 39265931 to 39266065
writeRegister(0x41, 0x09); // TX Buffer - 39266079 to 39266214
writeRegister(0x44, 0x23); // TX Buffer - 39266227 to 39266361
writeRegister(0x45, 0x01); // TX Buffer - 39266375 to 39266509
writeRegister(0x46, 0x13); // TX Buffer - 39266523 to 39266658
writeRegister(0x04, 0x07); // TX - 39266672 to 39266806
delay(12); // Delay 12032 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39278705 to 39278838
writeRegister(0x00, 0xFF); // CS0 - 39278851 to 39278989
writeRegister(0x01, 0xFF); // CS1 - 39279001 to 39279141
writeRegister(0x0B, 0x1D); // RC Ack Config - 39279157 to 39279292
writeRegister(0x16, 0x10); // FIFO CTRL - 39279306 to 39279440
writeRegister(0x00, 0xFF); // CS0 - 39279454 to 39279598
writeRegister(0x01, 0xFF); // CS1 - 39279604 to 39279744
writeRegister(0x07, 0x1A); // Channel Selection - 39279760 to 39279898
writeRegister(0x0E, 0x5A); // ADDR - 39279909 to 39280050
writeRegister(0x0F, 0x00); // ADDR - 39280062 to 39280196
writeRegister(0x10, 0x5A); // ADDR - 39280207 to 39280345
writeRegister(0x11, 0x5A); // PEER - 39280355 to 39280494
writeRegister(0x12, 0x00); // PEER - 39280508 to 39280641
writeRegister(0x13, 0x5A); // PEER - 39280651 to 39280790
writeRegister(0x04, 0x02); // RX Enable - 39280801 to 39280940
writeRegister(0x02, 0x80); // Int1Msk - 39280948 to 39281081
writeRegister(0x03, 0x00); // Int2Msk - 39281095 to 39281228
writeRegister(0x00, 0xFF); // CS0 - 39281238 to 39281379
writeRegister(0x01, 0xFF); // CS1 - 39281391 to 39281536
delay(13); // Delay 13357 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39294760 to 39294893
writeRegister(0x00, 0xFF); // CS0 - 39294907 to 39295043
writeRegister(0x01, 0xFF); // CS1 - 39295057 to 39295198
writeRegister(0x0B, 0x0D); // RC Ack Config - 39295208 to 39295346
writeRegister(0x08, 0x31); // Unknown - 39295360 to 39295494
writeRegister(0x0C, 0x02); // Unknown - 39295505 to 39295642
writeRegister(0x00, 0xFF); // CS0 - 39295657 to 39295793
writeRegister(0x01, 0xFF); // CS1 - 39295807 to 39295948
writeRegister(0x07, 0x1A); // Channel Selection - 39295963 to 39296098
writeRegister(0x0E, 0x5A); // ADDR - 39296112 to 39296251
writeRegister(0x0F, 0x00); // ADDR - 39296262 to 39296402
writeRegister(0x10, 0x5A); // ADDR - 39296410 to 39296552
writeRegister(0x11, 0x5A); // PEER - 39296558 to 39296697
writeRegister(0x12, 0x00); // PEER - 39296707 to 39296840
writeRegister(0x13, 0x5A); // PEER - 39296854 to 39296996
writeRegister(0x14, 0x1F); // TX Length - 39297003 to 39297144
writeRegister(0x02, 0x40); // Int1Msk - 39297153 to 39297286
writeRegister(0x03, 0x00); // Int2Msk - 39297300 to 39297433
writeRegister(0x00, 0xFF); // CS0 - 39297447 to 39297583
writeRegister(0x01, 0xFF); // CS1 - 39297597 to 39297738
writeRegister(0x16, 0xC0); // FIFO CTRL - 39297752 to 39297886
writeRegister(0x40, 0x05); // TX Buffer - 39297900 to 39298035
writeRegister(0x41, 0x09); // TX Buffer - 39298044 to 39298183
writeRegister(0x44, 0x23); // TX Buffer - 39298192 to 39298330
writeRegister(0x45, 0x01); // TX Buffer - 39298340 to 39298482
writeRegister(0x46, 0x13); // TX Buffer - 39298488 to 39298627
writeRegister(0x04, 0x07); // TX - 39298637 to 39298779
delay(12); // Delay 12024 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39310674 to 39310803
writeRegister(0x00, 0xFF); // CS0 - 39310817 to 39310956
writeRegister(0x01, 0xFF); // CS1 - 39310967 to 39311108
writeRegister(0x0B, 0x1D); // RC Ack Config - 39311122 to 39311261
writeRegister(0x16, 0x10); // FIFO CTRL - 39311271 to 39311409
writeRegister(0x00, 0xFF); // CS0 - 39311419 to 39311560
writeRegister(0x01, 0xFF); // CS1 - 39311573 to 39311709
writeRegister(0x07, 0x1A); // Channel Selection - 39311728 to 39311864
writeRegister(0x0E, 0x5A); // ADDR - 39311878 to 39312014
writeRegister(0x0F, 0x00); // ADDR - 39312028 to 39312162
writeRegister(0x10, 0x5A); // ADDR - 39312176 to 39312310
writeRegister(0x11, 0x5A); // PEER - 39312324 to 39312459
writeRegister(0x12, 0x00); // PEER - 39312473 to 39312606
writeRegister(0x13, 0x5A); // PEER - 39312620 to 39312756
writeRegister(0x04, 0x02); // RX Enable - 39312769 to 39312903
writeRegister(0x02, 0x80); // Int1Msk - 39312916 to 39313051
writeRegister(0x03, 0x00); // Int2Msk - 39313060 to 39313193
writeRegister(0x00, 0xFF); // CS0 - 39313207 to 39313350
writeRegister(0x01, 0xFF); // CS1 - 39313357 to 39313498
delay(13); // Delay 13360 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39326726 to 39326858
writeRegister(0x00, 0xFF); // CS0 - 39326872 to 39327013
writeRegister(0x01, 0xFF); // CS1 - 39327022 to 39327162
writeRegister(0x0B, 0x0D); // RC Ack Config - 39327176 to 39327313
writeRegister(0x08, 0x31); // Unknown - 39327325 to 39327461
writeRegister(0x0C, 0x02); // Unknown - 39327473 to 39327607
writeRegister(0x00, 0xFF); // CS0 - 39327622 to 39327763
writeRegister(0x01, 0xFF); // CS1 - 39327772 to 39327912
writeRegister(0x07, 0x1A); // Channel Selection - 39327928 to 39328068
writeRegister(0x0E, 0x5A); // ADDR - 39328078 to 39328217
writeRegister(0x0F, 0x00); // ADDR - 39328230 to 39328365
writeRegister(0x10, 0x5A); // ADDR - 39328378 to 39328513
writeRegister(0x11, 0x5A); // PEER - 39328527 to 39328662
writeRegister(0x12, 0x00); // PEER - 39328676 to 39328809
writeRegister(0x13, 0x5A); // PEER - 39328819 to 39328958
writeRegister(0x14, 0x1F); // TX Length - 39328972 to 39329109
writeRegister(0x02, 0x40); // Int1Msk - 39329122 to 39329255
writeRegister(0x03, 0x00); // Int2Msk - 39329265 to 39329406
writeRegister(0x00, 0xFF); // CS0 - 39329412 to 39329553
writeRegister(0x01, 0xFF); // CS1 - 39329562 to 39329702
writeRegister(0x16, 0xC0); // FIFO CTRL - 39329717 to 39329858
writeRegister(0x40, 0x05); // TX Buffer - 39329865 to 39329999
writeRegister(0x41, 0x09); // TX Buffer - 39330013 to 39330148
writeRegister(0x44, 0x23); // TX Buffer - 39330161 to 39330295
writeRegister(0x45, 0x01); // TX Buffer - 39330309 to 39330443
writeRegister(0x46, 0x13); // TX Buffer - 39330457 to 39330592
writeRegister(0x04, 0x07); // TX - 39330606 to 39330740
delay(12); // Delay 12180 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39342787 to 39342920
writeRegister(0x00, 0xFF); // CS0 - 39342930 to 39343071
writeRegister(0x01, 0xFF); // CS1 - 39343084 to 39343228
writeRegister(0x0B, 0x1D); // RC Ack Config - 39343239 to 39343376
writeRegister(0x16, 0x10); // FIFO CTRL - 39343388 to 39343524
writeRegister(0x00, 0xFF); // CS0 - 39343536 to 39343672
writeRegister(0x01, 0xFF); // CS1 - 39343686 to 39343826
writeRegister(0x07, 0x1A); // Channel Selection - 39343842 to 39343977
writeRegister(0x0E, 0x5A); // ADDR - 39343992 to 39344131
writeRegister(0x0F, 0x00); // ADDR - 39344141 to 39344279
writeRegister(0x10, 0x5A); // ADDR - 39344289 to 39344427
writeRegister(0x11, 0x5A); // PEER - 39344437 to 39344576
writeRegister(0x12, 0x00); // PEER - 39344586 to 39344720
writeRegister(0x13, 0x5A); // PEER - 39344733 to 39344874
writeRegister(0x04, 0x02); // RX Enable - 39344883 to 39345016
writeRegister(0x02, 0x80); // Int1Msk - 39345030 to 39345163
writeRegister(0x03, 0x00); // Int2Msk - 39345177 to 39345310
writeRegister(0x00, 0xFF); // CS0 - 39345320 to 39345461
writeRegister(0x01, 0xFF); // CS1 - 39345474 to 39345610
delay(13); // Delay 13216 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39358693 to 39358826
writeRegister(0x00, 0xFF); // CS0 - 39358837 to 39358976
writeRegister(0x01, 0xFF); // CS1 - 39358990 to 39359128
writeRegister(0x0B, 0x0D); // RC Ack Config - 39359141 to 39359283
writeRegister(0x08, 0x31); // Unknown - 39359290 to 39359425
writeRegister(0x0C, 0x02); // Unknown - 39359438 to 39359571
writeRegister(0x00, 0xFF); // CS0 - 39359587 to 39359726
writeRegister(0x01, 0xFF); // CS1 - 39359740 to 39359878
writeRegister(0x07, 0x1A); // Channel Selection - 39359892 to 39360031
writeRegister(0x0E, 0x5A); // ADDR - 39360045 to 39360181
writeRegister(0x0F, 0x00); // ADDR - 39360195 to 39360329
writeRegister(0x10, 0x5A); // ADDR - 39360343 to 39360477
writeRegister(0x11, 0x5A); // PEER - 39360491 to 39360626
writeRegister(0x12, 0x00); // PEER - 39360640 to 39360773
writeRegister(0x13, 0x5A); // PEER - 39360787 to 39360923
writeRegister(0x14, 0x1F); // TX Length - 39360937 to 39361072
writeRegister(0x02, 0x40); // Int1Msk - 39361086 to 39361219
writeRegister(0x03, 0x00); // Int2Msk - 39361233 to 39361366
writeRegister(0x00, 0xFF); // CS0 - 39361376 to 39361516
writeRegister(0x01, 0xFF); // CS1 - 39361530 to 39361674
writeRegister(0x16, 0xC0); // FIFO CTRL - 39361681 to 39361819
writeRegister(0x40, 0x05); // TX Buffer - 39361830 to 39361971
writeRegister(0x41, 0x09); // TX Buffer - 39361977 to 39362111
writeRegister(0x44, 0x23); // TX Buffer - 39362125 to 39362261
writeRegister(0x45, 0x01); // TX Buffer - 39362274 to 39362409
writeRegister(0x46, 0x13); // TX Buffer - 39362421 to 39362558
writeRegister(0x04, 0x07); // TX - 39362570 to 39362706
delay(12); // Delay 12194 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39374765 to 39374900
writeRegister(0x00, 0xFF); // CS0 - 39374908 to 39375047
writeRegister(0x01, 0xFF); // CS1 - 39375058 to 39375199
writeRegister(0x0B, 0x1D); // RC Ack Config - 39375213 to 39375352
writeRegister(0x16, 0x10); // FIFO CTRL - 39375362 to 39375500
writeRegister(0x00, 0xFF); // CS0 - 39375510 to 39375651
writeRegister(0x01, 0xFF); // CS1 - 39375664 to 39375808
writeRegister(0x07, 0x1A); // Channel Selection - 39375819 to 39375955
writeRegister(0x0E, 0x5A); // ADDR - 39375969 to 39376105
writeRegister(0x0F, 0x00); // ADDR - 39376119 to 39376253
writeRegister(0x10, 0x5A); // ADDR - 39376267 to 39376401
writeRegister(0x11, 0x5A); // PEER - 39376415 to 39376550
writeRegister(0x12, 0x00); // PEER - 39376564 to 39376697
writeRegister(0x13, 0x5A); // PEER - 39376711 to 39376847
writeRegister(0x04, 0x02); // RX Enable - 39376860 to 39376994
writeRegister(0x02, 0x80); // Int1Msk - 39377007 to 39377141
writeRegister(0x03, 0x00); // Int2Msk - 39377151 to 39377284
writeRegister(0x00, 0xFF); // CS0 - 39377298 to 39377437
writeRegister(0x01, 0xFF); // CS1 - 39377448 to 39377589
delay(13); // Delay 13211 cycles
writeRegister(0x04, 0x00); // RDO-OFF - 39390668 to 39390800
writeRegister(0x00, 0xFF); // CS0 - 39390814 to 39390958
writeRegister(0x01, 0xFF); // CS1 - 39390964 to 39391105
writeRegister(0x0B, 0x0D); // RC Ack Config - 39391118 to 39391253
writeRegister(0x08, 0x31); // Unknown - 39391267 to 39391401
writeRegister(0x0C, 0x02); // Unknown - 39391415 to 39391549
writeRegister(0x00, 0xFF); // CS0 - 39391564 to 39391708
writeRegister(0x01, 0xFF); // CS1 - 39391714 to 39391854
writeRegister(0x07, 0x1A); // Channel Selection - 39391870 to 39392008
writeRegister(0x0E, 0x5A); // ADDR - 39392019 to 39392160
writeRegister(0x0F, 0x00); // ADDR - 39392172 to 39392308
writeRegister(0x10, 0x5A); // ADDR - 39392317 to 39392455
writeRegister(0x11, 0x5A); // PEER - 39392465 to 39392604
writeRegister(0x12, 0x00); // PEER - 39392618 to 39392751
writeRegister(0x13, 0x5A); // PEER - 39392761 to 39392900
writeRegister(0x14, 0x1F); // TX Length - 39392911 to 39393051
writeRegister(0x02, 0x40); // Int1Msk - 39393063 to 39393197
writeRegister(0x03, 0x00); // Int2Msk - 39393207 to 39393340
writeRegister(0x00, 0xFF); // CS0 - 39393354 to 39393495
writeRegister(0x01, 0xFF); // CS1 - 39393504 to 39393645
writeRegister(0x16, 0xC0); // FIFO CTRL - 39393659 to 39393793
writeRegister(0x40, 0x05); // TX Buffer - 39393807 to 39393942
writeRegister(0x41, 0x09); // TX Buffer - 39393955 to 39394090
writeRegister(0x44, 0x23); // TX Buffer - 39394103 to 39394237
writeRegister(0x45, 0x01); // TX Buffer - 39394251 to 39394385
writeRegister(0x46, 0x13); // TX Buffer - 39394399 to 39394534
writeRegister(0x04, 0x07); // TX - 39394548 to 39394682
writeRegister(0x0B, 0x1D); // RC Ack Config - 39398746 to 39398886
writeRegister(0x16, 0x10); // FIFO CTRL - 39398895 to 39399033
writeRegister(0x00, 0xFF); // CS0 - 39399043 to 39399184
writeRegister(0x01, 0xFF); // CS1 - 39399196 to 39399333
writeRegister(0x07, 0x1A); // Channel Selection - 39399352 to 39399487
writeRegister(0x0E, 0x5A); // ADDR - 39399502 to 39399638
writeRegister(0x0F, 0x00); // ADDR - 39399651 to 39399786
writeRegister(0x10, 0x5A); // ADDR - 39399799 to 39399934
writeRegister(0x11, 0x5A); // PEER - 39399948 to 39400083
writeRegister(0x12, 0x00); // PEER - 39400097 to 39400230
writeRegister(0x13, 0x5A); // PEER - 39400244 to 39400379
writeRegister(0x04, 0x02); // RX Enable - 39400393 to 39400526
writeRegister(0x02, 0x80); // Int1Msk - 39400540 to 39400673
writeRegister(0x03, 0x00); // Int2Msk - 39400684 to 39400817
writeRegister(0x00, 0xFF); // CS0 - 39400831 to 39400974
writeRegister(0x01, 0xFF); // CS1 - 39400981 to 39401122
