# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do VGAController_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Work\ Files/Proyecto_Taller {D:/Work Files/Proyecto_Taller/vga_signal_test.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:01 on Nov 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Work Files/Proyecto_Taller" D:/Work Files/Proyecto_Taller/vga_signal_test.sv 
# -- Compiling module vga_signal_test
# 
# Top level modules:
# 	vga_signal_test
# End time: 23:35:01 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Work\ Files/Proyecto_Taller {D:/Work Files/Proyecto_Taller/vga_signal.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:01 on Nov 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Work Files/Proyecto_Taller" D:/Work Files/Proyecto_Taller/vga_signal.sv 
# -- Compiling module vga_signal
# 
# Top level modules:
# 	vga_signal
# End time: 23:35:02 on Nov 19,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Work\ Files/Proyecto_Taller {D:/Work Files/Proyecto_Taller/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:02 on Nov 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Work Files/Proyecto_Taller" D:/Work Files/Proyecto_Taller/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 23:35:02 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Work\ Files/Proyecto_Taller {D:/Work Files/Proyecto_Taller/comparator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:02 on Nov 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Work Files/Proyecto_Taller" D:/Work Files/Proyecto_Taller/comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 23:35:02 on Nov 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.vga_signal_test
# vsim work.vga_signal_test 
# Start time: 23:35:07 on Nov 19,2019
# Loading sv_std.std
# Loading work.vga_signal_test
# Loading work.vga_signal
# Loading work.counter
# Loading work.comparator
vsim work.vga_signal_test
# End time: 23:35:31 on Nov 19,2019, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
# vsim work.vga_signal_test 
# Start time: 23:35:31 on Nov 19,2019
# Loading sv_std.std
# Loading work.vga_signal_test
# Loading work.vga_signal
# Loading work.counter
# Loading work.comparator
add wave -position end  sim:/vga_signal_test/clk
add wave -position end  sim:/vga_signal_test/rst
add wave -position end  sim:/vga_signal_test/h_sync
add wave -position end  sim:/vga_signal_test/v_sync
add wave -position end  sim:/vga_signal_test/blank_n
add wave -position end  sim:/vga_signal_test/sync_n
add wave -position end  sim:/vga_signal_test/posx
add wave -position end  sim:/vga_signal_test/posy
run 100ms
# Break key hit
# Simulation stop requested.
# End time: 23:38:04 on Nov 19,2019, Elapsed time: 0:02:33
# Errors: 0, Warnings: 0
