module stall_unit(
    input  wire        id_ex_mem_read,
    input  wire [4:0]  id_ex_rd,
    input  wire [4:0]  if_id_rs1,
    input  wire [4:0]  if_id_rs2,
    output reg         pc_write,
    output reg         if_id_write,
    output reg         id_ex_flush
);
    always @(*) begin
        if (id_ex_mem_read &&
           ((id_ex_rd != 0) &&
            ((id_ex_rd == if_id_rs1) || (id_ex_rd == if_id_rs2)))) begin

            pc_write   = 1'b0;
            if_id_write= 1'b0;
            id_ex_flush= 1'b1;
        end else begin
            pc_write   = 1'b1;
            if_id_write= 1'b1;
            id_ex_flush= 1'b0;   // â— must be 0 here
        end
    end
endmodule

