<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Analysis &amp; Synthesis Source Files Read</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>File Name with User-Entered Path</TH>
<TH>Used in Netlist</TH>
<TH>File Type</TH>
<TH>File Name with Absolute Path</TH>
<TH>Library</TH>
</TR>
</thead><tbody><TR >
<TD >../RTL/PLL.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/PLL.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/SCSI_SM/scsi_sm_outputs.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/SCSI_SM/scsi_sm_inputs.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/SCSI_SM/SCSI_SM.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/Registers/registers_term.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_term.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/Registers/registers_istr.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/Registers/registers_cntr.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/Registers/registers.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/Registers/addr_decoder.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/FIFO/fifo_write_strobes.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/FIFO/fifo_full_empty_ctr.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/FIFO/fifo_byte_ptr.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/FIFO/fifo_3bit_cntr.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/FIFO/fifo.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/datapath/datapath_scsi.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/datapath/datapath_output.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/datapath/datapath_input.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/datapath/datapath_24dec.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_24dec.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/datapath/datapath_8b_MUX.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_8b_MUX.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/datapath/datapath.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/CPU_SM/cpudff5.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff5.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/CPU_SM/cpudff4.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff4.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/CPU_SM/cpudff3.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff3.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/CPU_SM/cpudff2.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff2.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/CPU_SM/cpudff1.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/cpudff1.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/CPU_SM/CPU_SM_output.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/CPU_SM/CPU_SM_inputs.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/CPU_SM/CPU_SM.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../RTL/RESDMAC.v</TD>
<TD >yes</TD>
<TD >User Verilog HDL File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >atpll.v</TD>
<TD >yes</TD>
<TD >User Wizard-Generated File </TD>
<TD >C:/Users/mbtay/SDMAC-Replacement/Quartus/atpll.v</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >altpll.tdf</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >aglobal130.inc</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stratix_pll.inc</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stratixii_pll.inc</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >cycloneii_pll.inc</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc</TD>
<TD >&nbsp;</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
