{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 27 08:25:48 2015 " "Info: Processing started: Mon Apr 27 08:25:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock50 " "Info: Assuming node \"clock50\" is an undefined clock" {  } { { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clock25 " "Info: Assuming node \"clock25\" is an undefined clock" {  } { { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock25" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock50 register test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[10\] memory test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|q_a\[1\] 178.16 MHz 5.613 ns Internal " "Info: Clock \"clock50\" has Internal fmax of 178.16 MHz between source register \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[10\]\" and destination memory \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|q_a\[1\]\" (period= 5.613 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.343 ns + Longest register memory " "Info: + Longest register to memory delay is 5.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[10\] 1 REG LCFF_X42_Y26_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y26_N7; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10] } "NODE_NAME" } } { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 61 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.545 ns) 0.934 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp\|aneb_result_wire\[0\]~2 2 COMB LCCOMB_X42_Y26_N30 1 " "Info: 2: + IC(0.389 ns) + CELL(0.545 ns) = 0.934 ns; Loc. = LCCOMB_X42_Y26_N30; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp\|aneb_result_wire\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10] test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_736.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/cmpr_736.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.545 ns) 2.307 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp\|aneb_result_wire\[0\]~6 3 COMB LCCOMB_X39_Y26_N4 5 " "Info: 3: + IC(0.828 ns) + CELL(0.545 ns) = 2.307 ns; Loc. = LCCOMB_X39_Y26_N4; Fanout = 5; COMB Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp\|aneb_result_wire\[0\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~2 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~6 } "NODE_NAME" } } { "db/cmpr_736.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/cmpr_736.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.178 ns) 3.350 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|valid_rdreq 4 COMB LCCOMB_X42_Y26_N16 20 " "Info: 4: + IC(0.865 ns) + CELL(0.178 ns) = 3.350 ns; Loc. = LCCOMB_X42_Y26_N16; Fanout = 20; COMB Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|valid_rdreq'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~6 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq } "NODE_NAME" } } { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 74 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.684 ns) 5.343 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|q_a\[1\] 5 MEM M4K_X41_Y23 1 " "Info: 5: + IC(1.309 ns) + CELL(0.684 ns) = 5.343 ns; Loc. = M4K_X41_Y23; Fanout = 1; MEM Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|q_a\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.993 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] } "NODE_NAME" } } { "db/altsyncram_6ve1.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/altsyncram_6ve1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 36.53 % ) " "Info: Total cell delay = 1.952 ns ( 36.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.391 ns ( 63.47 % ) " "Info: Total interconnect delay = 3.391 ns ( 63.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10] test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~2 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~6 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.343 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10] {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~2 {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~6 {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] {} } { 0.000ns 0.389ns 0.828ns 0.865ns 1.309ns } { 0.000ns 0.545ns 0.545ns 0.178ns 0.684ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.047 ns - Smallest " "Info: - Smallest clock skew is 0.047 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock50 destination 2.890 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock50\" to destination memory is 2.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clock50 1 CLK PIN_J1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_J1; Fanout = 1; CLK Node = 'clock50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock50 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.238 ns clock50~clkctrl 2 COMB CLKCTRL_G1 178 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G1; Fanout = 178; COMB Node = 'clock50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock50 clock50~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.724 ns) 2.890 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|q_a\[1\] 3 MEM M4K_X41_Y23 1 " "Info: 3: + IC(0.928 ns) + CELL(0.724 ns) = 2.890 ns; Loc. = M4K_X41_Y23; Fanout = 1; MEM Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|q_a\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] } "NODE_NAME" } } { "db/altsyncram_6ve1.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/altsyncram_6ve1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.730 ns ( 59.86 % ) " "Info: Total cell delay = 1.730 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 40.14 % ) " "Info: Total interconnect delay = 1.160 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] {} } { 0.000ns 0.000ns 0.232ns 0.928ns } { 0.000ns 1.006ns 0.000ns 0.724ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock50 source 2.843 ns - Longest register " "Info: - Longest clock path from clock \"clock50\" to source register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clock50 1 CLK PIN_J1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_J1; Fanout = 1; CLK Node = 'clock50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock50 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.238 ns clock50~clkctrl 2 COMB CLKCTRL_G1 178 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G1; Fanout = 178; COMB Node = 'clock50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock50 clock50~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.602 ns) 2.843 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[10\] 3 REG LCFF_X42_Y26_N7 2 " "Info: 3: + IC(1.003 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X42_Y26_N7; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10] } "NODE_NAME" } } { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 61 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.56 % ) " "Info: Total cell delay = 1.608 ns ( 56.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.235 ns ( 43.44 % ) " "Info: Total interconnect delay = 1.235 ns ( 43.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10] {} } { 0.000ns 0.000ns 0.232ns 1.003ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] {} } { 0.000ns 0.000ns 0.232ns 0.928ns } { 0.000ns 1.006ns 0.000ns 0.724ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10] {} } { 0.000ns 0.000ns 0.232ns 1.003ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 61 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_6ve1.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/altsyncram_6ve1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10] test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~2 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~6 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.343 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10] {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~2 {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~6 {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_rdreq {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] {} } { 0.000ns 0.389ns 0.828ns 0.865ns 1.309ns } { 0.000ns 0.545ns 0.545ns 0.178ns 0.684ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|q_a[1] {} } { 0.000ns 0.000ns 0.232ns 0.928ns } { 0.000ns 1.006ns 0.000ns 0.724ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10] {} } { 0.000ns 0.000ns 0.232ns 1.003ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock25 register memory test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|wrptr_g\[5\] test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|ram_block12a0~portb_we_reg 195.01 MHz Internal " "Info: Clock \"clock25\" Internal fmax is restricted to 195.01 MHz between source register \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|wrptr_g\[5\]\" and destination memory \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|ram_block12a0~portb_we_reg\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.564 ns 2.564 ns 5.128 ns " "Info: fmax restricted to Clock High delay (2.564 ns) plus Clock Low delay (2.564 ns) : restricted to 5.128 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.872 ns + Longest register memory " "Info: + Longest register to memory delay is 4.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|wrptr_g\[5\] 1 REG LCFF_X32_Y25_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y25_N9; Fanout = 6; REG Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|wrptr_g\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5] } "NODE_NAME" } } { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 62 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.545 ns) 1.163 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:wrfull_eq_comp\|aneb_result_wire\[0\]~3 2 COMB LCCOMB_X33_Y25_N6 1 " "Info: 2: + IC(0.618 ns) + CELL(0.545 ns) = 1.163 ns; Loc. = LCCOMB_X33_Y25_N6; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:wrfull_eq_comp\|aneb_result_wire\[0\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5] test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~3 } "NODE_NAME" } } { "db/cmpr_736.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/cmpr_736.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.545 ns) 2.028 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:wrfull_eq_comp\|aneb_result_wire\[0\]~4 3 COMB LCCOMB_X33_Y25_N0 3 " "Info: 3: + IC(0.320 ns) + CELL(0.545 ns) = 2.028 ns; Loc. = LCCOMB_X33_Y25_N0; Fanout = 3; COMB Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:wrfull_eq_comp\|aneb_result_wire\[0\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~3 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_736.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/cmpr_736.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.178 ns) 2.519 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|valid_wrreq~2 4 COMB LCCOMB_X33_Y25_N22 74 " "Info: 4: + IC(0.313 ns) + CELL(0.178 ns) = 2.519 ns; Loc. = LCCOMB_X33_Y25_N22; Fanout = 74; COMB Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|valid_wrreq~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~4 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_wrreq~2 } "NODE_NAME" } } { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.742 ns) 4.872 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|ram_block12a0~portb_we_reg 5 MEM M4K_X41_Y24 0 " "Info: 5: + IC(1.611 ns) + CELL(0.742 ns) = 4.872 ns; Loc. = M4K_X41_Y24; Fanout = 0; MEM Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|ram_block12a0~portb_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_wrreq~2 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg } "NODE_NAME" } } { "db/altsyncram_6ve1.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/altsyncram_6ve1.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.010 ns ( 41.26 % ) " "Info: Total cell delay = 2.010 ns ( 41.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.862 ns ( 58.74 % ) " "Info: Total interconnect delay = 2.862 ns ( 58.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.872 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5] test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~3 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~4 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_wrreq~2 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.872 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5] {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~3 {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~4 {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_wrreq~2 {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg {} } { 0.000ns 0.618ns 0.320ns 0.313ns 1.611ns } { 0.000ns 0.545ns 0.545ns 0.178ns 0.742ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.114 ns - Smallest " "Info: - Smallest clock skew is 0.114 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 destination 2.947 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock25\" to destination memory is 2.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock25~clkctrl 2 COMB CLKCTRL_G3 297 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 297; COMB Node = 'clock25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock25 clock25~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.783 ns) 2.947 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|ram_block12a0~portb_we_reg 3 MEM M4K_X41_Y24 0 " "Info: 3: + IC(0.930 ns) + CELL(0.783 ns) = 2.947 ns; Loc. = M4K_X41_Y24; Fanout = 0; MEM Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|altsyncram_qo61:fifo_ram\|altsyncram_6ve1:altsyncram11\|ram_block12a0~portb_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { clock25~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg } "NODE_NAME" } } { "db/altsyncram_6ve1.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/altsyncram_6ve1.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.779 ns ( 60.37 % ) " "Info: Total cell delay = 1.779 ns ( 60.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.168 ns ( 39.63 % ) " "Info: Total interconnect delay = 1.168 ns ( 39.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.947 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.947 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg {} } { 0.000ns 0.000ns 0.238ns 0.930ns } { 0.000ns 0.996ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock25 source 2.833 ns - Longest register " "Info: - Longest clock path from clock \"clock25\" to source register is 2.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock25 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock25~clkctrl 2 COMB CLKCTRL_G3 297 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 297; COMB Node = 'clock25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock25 clock25~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 2.833 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|wrptr_g\[5\] 3 REG LCFF_X32_Y25_N9 6 " "Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.833 ns; Loc. = LCFF_X32_Y25_N9; Fanout = 6; REG Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|wrptr_g\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { clock25~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5] } "NODE_NAME" } } { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 62 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.41 % ) " "Info: Total cell delay = 1.598 ns ( 56.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.235 ns ( 43.59 % ) " "Info: Total interconnect delay = 1.235 ns ( 43.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.947 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.947 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg {} } { 0.000ns 0.000ns 0.238ns 0.930ns } { 0.000ns 0.996ns 0.000ns 0.783ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 62 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_6ve1.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/altsyncram_6ve1.tdf" 45 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.872 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5] test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~3 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~4 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_wrreq~2 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.872 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5] {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~3 {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~4 {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|valid_wrreq~2 {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg {} } { 0.000ns 0.618ns 0.320ns 0.313ns 1.611ns } { 0.000ns 0.545ns 0.545ns 0.178ns 0.742ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.947 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.947 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg {} } { 0.000ns 0.000ns 0.238ns 0.930ns } { 0.000ns 0.996ns 0.000ns 0.783ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { clock25 clock25~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { clock25 {} clock25~combout {} clock25~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|wrptr_g[5] {} } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|altsyncram_qo61:fifo_ram|altsyncram_6ve1:altsyncram11|ram_block12a0~portb_we_reg {} } {  } {  } "" } } { "db/altsyncram_6ve1.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/altsyncram_6ve1.tdf" 45 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock50 test_data_read_empty test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[10\] 11.796 ns register " "Info: tco from clock \"clock50\" to destination pin \"test_data_read_empty\" through register \"test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[10\]\" is 11.796 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock50 source 2.843 ns + Longest register " "Info: + Longest clock path from clock \"clock50\" to source register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clock50 1 CLK PIN_J1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_J1; Fanout = 1; CLK Node = 'clock50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock50 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.238 ns clock50~clkctrl 2 COMB CLKCTRL_G1 178 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G1; Fanout = 178; COMB Node = 'clock50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock50 clock50~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.602 ns) 2.843 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[10\] 3 REG LCFF_X42_Y26_N7 2 " "Info: 3: + IC(1.003 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X42_Y26_N7; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10] } "NODE_NAME" } } { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 61 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.56 % ) " "Info: Total cell delay = 1.608 ns ( 56.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.235 ns ( 43.44 % ) " "Info: Total interconnect delay = 1.235 ns ( 43.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10] {} } { 0.000ns 0.000ns 0.232ns 1.003ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 61 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.676 ns + Longest register pin " "Info: + Longest register to pin delay is 8.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[10\] 1 REG LCFF_X42_Y26_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y26_N7; Fanout = 2; REG Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|rdptr_g\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10] } "NODE_NAME" } } { "db/dcfifo_30i1.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/dcfifo_30i1.tdf" 61 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.545 ns) 0.934 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp\|aneb_result_wire\[0\]~2 2 COMB LCCOMB_X42_Y26_N30 1 " "Info: 2: + IC(0.389 ns) + CELL(0.545 ns) = 0.934 ns; Loc. = LCCOMB_X42_Y26_N30; Fanout = 1; COMB Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp\|aneb_result_wire\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10] test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_736.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/cmpr_736.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.545 ns) 2.307 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp\|aneb_result_wire\[0\]~6 3 COMB LCCOMB_X39_Y26_N4 5 " "Info: 3: + IC(0.828 ns) + CELL(0.545 ns) = 2.307 ns; Loc. = LCCOMB_X39_Y26_N4; Fanout = 5; COMB Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp\|aneb_result_wire\[0\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~2 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~6 } "NODE_NAME" } } { "db/cmpr_736.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/cmpr_736.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.278 ns) 3.774 ns test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp\|aneb_result_wire\[0\] 4 COMB LCCOMB_X38_Y23_N18 2 " "Info: 4: + IC(1.189 ns) + CELL(0.278 ns) = 3.774 ns; Loc. = LCCOMB_X38_Y23_N18; Fanout = 2; COMB Node = 'test_bench1:test_bench_inst\|Data_Buffer:data_buffer_inst\|Data_DCFF:DCFF_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_30i1:auto_generated\|cmpr_736:rdempty_eq_comp\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~6 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_736.tdf" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/db/cmpr_736.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.082 ns) + CELL(2.820 ns) 8.676 ns test_data_read_empty 5 PIN PIN_G16 0 " "Info: 5: + IC(2.082 ns) + CELL(2.820 ns) = 8.676 ns; Loc. = PIN_G16; Fanout = 0; PIN Node = 'test_data_read_empty'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.902 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0] test_data_read_empty } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/talal/Desktop/ECE559/FinalProject/ECE-559/Receive_Port/test.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.188 ns ( 48.27 % ) " "Info: Total cell delay = 4.188 ns ( 48.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.488 ns ( 51.73 % ) " "Info: Total interconnect delay = 4.488 ns ( 51.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.676 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10] test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~2 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~6 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0] test_data_read_empty } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.676 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10] {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~2 {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~6 {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0] {} test_data_read_empty {} } { 0.000ns 0.389ns 0.828ns 1.189ns 2.082ns } { 0.000ns 0.545ns 0.545ns 0.278ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clock50 clock50~clkctrl test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clock50 {} clock50~combout {} clock50~clkctrl {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10] {} } { 0.000ns 0.000ns 0.232ns 1.003ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.676 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10] test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~2 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~6 test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0] test_data_read_empty } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.676 ns" { test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|rdptr_g[10] {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~2 {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0]~6 {} test_bench1:test_bench_inst|Data_Buffer:data_buffer_inst|Data_DCFF:DCFF_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_30i1:auto_generated|cmpr_736:rdempty_eq_comp|aneb_result_wire[0] {} test_data_read_empty {} } { 0.000ns 0.389ns 0.828ns 1.189ns 2.082ns } { 0.000ns 0.545ns 0.545ns 0.278ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 27 08:25:48 2015 " "Info: Processing ended: Mon Apr 27 08:25:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
