DIV_ROUND_UP	,	F_9
DPAUX_HYBRID_PADCTL_AUX_DRVZ	,	F_67
DPAUX_DP_AUXDATA_WRITE	,	F_11
dpaux_lock	,	V_90
DP_TRAIN_MAX_PRE_EMPHASIS_REACHED	,	V_117
DPAUX_DP_AUXCTL_CMD_AUX_RD	,	V_36
dev	,	V_60
DPAUX_DP_AUXADDR	,	V_38
time_before	,	F_59
DPAUX_DP_AUXSTAT_NO_STOP_ERROR	,	V_47
tegra_dpaux_hotplug	,	F_19
drm_dp_aux_attach	,	F_57
DPAUX_DP_AUXCTL_CMDLEN	,	F_16
clk_parent	,	V_80
tegra_dpaux_write_fifo	,	F_8
DPAUX_HYBRID_PADCTL_I2C_SCL_INPUT_RCV	,	V_87
drm_dp_aux_detect	,	F_60
connector_status_disconnected	,	V_101
DPAUX_HYBRID_PADCTL_MODE_AUX	,	V_104
DP_LINK_STATUS_SIZE	,	V_112
drm_dp_aux_msg	,	V_15
EIO	,	V_48
drm_dp_aux_register	,	F_43
wait_for_completion_timeout	,	F_17
"failed to get VDD supply: %ld\n"	,	L_11
DPAUX_DP_AUXCTL_CMD_ADDRESS_ONLY	,	V_26
DPAUX_INTR_UNPLUG_EVENT	,	V_66
size	,	V_11
reset_control_deassert	,	F_37
DPAUX_HYBRID_PADCTL_AUX_CMH	,	F_66
of_node	,	V_94
DPAUX_DP_AUXSTAT_REPLY_MASK	,	V_57
GFP_KERNEL	,	V_73
disable_irq	,	F_42
DP_TRAINING_PATTERN_SET	,	V_114
ssize_t	,	T_4
DPAUX_DP_AUXSTAT	,	V_43
usleep_range	,	F_62
devm_regulator_get	,	F_39
device_node	,	V_92
tegra_dpaux_writel	,	F_6
drm_dp_dpcd_read_link_status	,	F_74
drm_dp_aux_find_by_of_node	,	F_55
mutex_unlock	,	F_46
drm_dp_dpcd_write	,	F_73
rst	,	V_78
DP_TRAIN_PRE_EMPH_LEVEL_0	,	V_118
"unsupported training pattern %u\n"	,	L_13
to_dpaux	,	F_1
drm_dp_aux_disable	,	F_69
INIT_WORK	,	F_25
devm_ioremap_resource	,	F_29
u8	,	T_2
address	,	V_37
i	,	V_12
irq	,	V_61
regs	,	V_8
j	,	V_13
DPAUX_DP_AUXSTAT_SINKSTAT_ERROR	,	V_46
"failed to request IRQ#%u: %d\n"	,	L_12
DPAUX_INTR_PLUG_EVENT	,	V_65
jiffies	,	V_98
mutex_lock	,	F_44
tp	,	V_110
platform_device	,	V_69
"failed to get module clock: %ld\n"	,	L_4
drm_helper_hpd_irq_event	,	F_20
DPAUX_DP_AUXCTL_CMD_I2C_WR	,	V_28
DPAUX_INTR_AUX_DONE	,	V_68
DPAUX_DP_AUXSTAT_TIMEOUT_ERROR	,	V_44
INIT_LIST_HEAD	,	F_27
drm_dp_aux_train	,	F_72
"vdd"	,	L_10
reply	,	V_50
"dpaux"	,	L_2
platform_get_irq	,	F_32
reset_control_assert	,	F_54
ret	,	V_19
DP_AUX_I2C_READ	,	V_25
drm_connector_status	,	V_99
count	,	V_56
"failed to get reset control: %ld\n"	,	L_3
list	,	V_75
encoding	,	V_105
DPAUX_INTR_IRQ_EVENT	,	V_67
"failed to enable module clock: %d\n"	,	L_5
ETIMEDOUT	,	V_42
connector_status_connected	,	V_100
platform_get_resource	,	F_28
"failed to get IRQ\n"	,	L_1
work_struct	,	V_4
aux	,	V_3
"parent"	,	L_6
timeout	,	V_17
dev_err	,	F_33
DPAUX_HYBRID_PADCTL_I2C_SDA_INPUT_RCV	,	V_86
cancel_work_sync	,	F_52
list_del	,	F_51
DP_EDP_CONFIGURATION_SET	,	V_125
DPAUX_DP_AUXSTAT_RX_ERROR	,	V_45
DPAUX_HYBRID_SPARE	,	V_83
devm_clk_get	,	F_35
DP_MAIN_LINK_CHANNEL_CODING_SET	,	V_106
DP_TRAIN_VOLTAGE_SWING_LEVEL_0	,	V_120
clk_disable_unprepare	,	F_53
DRM_CONNECTOR_POLL_HPD	,	V_97
DPAUX_DP_AUXCTL_CMD_AUX_WR	,	V_34
drm_dp_aux_unregister	,	F_50
DP_TRAINING_PATTERN_DISABLE	,	V_115
DPAUX_HYBRID_PADCTL_AUX_DRVI	,	F_68
DP_TRAINING_LANE0_SET	,	V_121
regulator_enable	,	F_58
DPAUX_DP_AUXCTL_TRANSACTREQ	,	V_40
DP_AUX_NATIVE_REPLY_NACK	,	V_52
ENOMEM	,	V_74
dpaux	,	V_6
DPAUX_DP_AUXDATA_READ	,	F_13
output	,	V_58
drm_dp_aux_prepare	,	F_70
drm_dp_link	,	V_107
clk	,	V_79
work	,	V_5
regulator_disable	,	F_64
tegra_dpaux_remove	,	F_48
tegra_output	,	V_95
drm_dp_aux_enable	,	F_65
DPAUX_DP_AUXCTL_CMD_I2C_RQ	,	V_32
IRQ_HANDLED	,	V_63
drm_dp_aux_detach	,	F_63
connector	,	V_59
tegra_dpaux_probe	,	F_23
tegra_dpaux_readl	,	F_4
drm_dp_clock_recovery_ok	,	F_75
status	,	V_18
drm_dp_aux	,	V_2
pattern	,	V_109
list_add_tail	,	F_45
DP_AUX_NATIVE_READ	,	V_35
init_completion	,	F_26
"failed to get parent clock: %ld\n"	,	L_7
DPAUX_DP_AUXCTL_CMD_I2C_RD	,	V_30
tegra_dpaux_read_fifo	,	F_12
clk_prepare_enable	,	F_36
DP_TRAIN_MAX_SWING_REACHED	,	V_119
DP_AUX_NATIVE_REPLY_DEFER	,	V_53
DPAUX_INTR_AUX	,	V_64
err	,	V_72
EAGAIN	,	V_123
DP_AUX_I2C_REPLY_DEFER	,	V_55
EINVAL	,	V_20
DPAUX_DP_AUXCTL	,	V_39
enable_irq	,	F_61
DPAUX_DP_AUXCTL_CMD_MOT_RQ	,	V_31
vdd	,	V_81
complete	,	V_41
DPAUX_DP_AUXCTL_CMD_MOT_RD	,	V_29
msg	,	V_16
data	,	V_62
drm_dp_dpcd_writeb	,	F_71
num	,	V_14
size_t	,	T_3
pdev	,	V_70
drm_dp_channel_eq_ok	,	F_76
u32	,	T_1
DP_AUX_NATIVE_WRITE	,	V_33
DPAUX_INTR_EN_AUX	,	V_89
DPAUX_DP_AUXCTL_CMD_MOT_WR	,	V_27
DP_AUX_I2C_MOT	,	V_22
DP_AUX_NATIVE_REPLY_ACK	,	V_51
num_lanes	,	V_116
buffer	,	V_10
dpaux_list	,	V_91
DPAUX_HYBRID_PADCTL_MODE_I2C	,	V_88
offset	,	V_7
resource	,	V_71
PTR_ERR	,	F_31
transfer	,	V_82
DP_AUX_I2C_WRITE_STATUS_UPDATE	,	V_23
schedule_work	,	F_22
list_for_each_entry	,	F_56
clk_set_rate	,	F_38
platform_set_drvdata	,	F_47
devm_kzalloc	,	F_24
request	,	V_21
DPAUX_HYBRID_SPARE_PAD_POWER_DOWN	,	V_84
np	,	V_93
platform_get_drvdata	,	F_49
ENXIO	,	V_77
"failed to enable parent clock: %d\n"	,	L_8
DP_AUX_I2C_WRITE	,	V_24
DPAUX_DP_AUXSTAT_HPD_STATUS	,	V_102
tegra_dpaux_transfer	,	F_14
DPAUX_DP_AUXSTAT_REPLY_TYPE_MASK	,	V_49
values	,	V_113
link	,	V_108
tegra_dpaux	,	V_1
DPAUX_HYBRID_PADCTL_AUX_INPUT_RCV	,	V_103
devm_reset_control_get	,	F_34
msecs_to_jiffies	,	F_15
DPAUX_HYBRID_PADCTL	,	V_85
DP_AUX_I2C_REPLY_NACK	,	V_54
IORESOURCE_MEM	,	V_76
value	,	V_9
dev_name	,	F_41
DP_TRAINING_PATTERN_MASK	,	V_111
readl	,	F_5
DP_TRAINING_PATTERN_1	,	V_122
writel	,	F_7
DP_TRAINING_PATTERN_2	,	V_124
irqreturn_t	,	T_5
work_to_dpaux	,	F_3
WARN_ON	,	F_18
container_of	,	F_2
"failed to set clock to 270 MHz: %d\n"	,	L_9
polled	,	V_96
tegra_dpaux_irq	,	F_21
min_t	,	F_10
IS_ERR	,	F_30
devm_request_irq	,	F_40
