C:\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftrLR00\shiftrLR00   -part LCMXO2_7000HE  -package TG144C  -grade -4    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -summaryfile C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftrLR00\shiftrLR00\synlog\report\shiftrLR00_shiftrLR00_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  topshiftrLR00  -flow mapping  -multisrs  -oedif  C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftrLR00\shiftrLR00\shiftrLR00_shiftrLR00.edi   -freq 100.000   C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftrLR00\shiftrLR00\synwork\shiftrLR00_shiftrLR00_prem.srd  -devicelib  C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftrLR00\shiftrLR00\syntmp\shiftrLR00_shiftrLR00.plg  -osyn  C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftrLR00\shiftrLR00\shiftrLR00_shiftrLR00.srm  -prjdir  C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftrLR00\shiftrLR00\  -prjname  proj_1  -log  C:\Users\martin\Desktop\Arqui3cm2\PrimerParcial\project3CM2\shiftrLR00\shiftrLR00\synlog\shiftrLR00_shiftrLR00_fpga_mapper.srr  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\shiftrLR00 -part LCMXO2_7000HE -package TG144C -grade -4 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -summaryfile ..\synlog\report\shiftrLR00_shiftrLR00_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module topshiftrLR00 -flow mapping -multisrs -oedif ..\shiftrLR00_shiftrLR00.edi -freq 100.000 ..\synwork\shiftrLR00_shiftrLR00_prem.srd -devicelib ..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v -ologparam shiftrLR00_shiftrLR00.plg -osyn ..\shiftrLR00_shiftrLR00.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\shiftrLR00_shiftrLR00_fpga_mapper.srr -sn 2018.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:3
file:..\shiftrLR00_shiftrLR00.edi|io:o|time:1567754238|size:76782|exec:0|csum:
file:..\synwork\shiftrLR00_shiftrLR00_prem.srd|io:i|time:1567754234|size:9729|exec:0|csum:50115D5393F6316E2B8EEF2A2DCB5B3F
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1554127688|size:54295|exec:0|csum:CFBBE5B6AB5A98F0C71C4E305509B0E3
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1554127688|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:shiftrLR00_shiftrLR00.plg|io:o|time:1567754239|size:793|exec:0|csum:
file:..\shiftrLR00_shiftrLR00.srm|io:o|time:1567754238|size:7672|exec:0|csum:
file:..\synlog\shiftrLR00_shiftrLR00_fpga_mapper.srr|io:o|time:1567754239|size:25895|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1554304184|size:31323136|exec:1|csum:08097D0E6BC0EF6D7ADDF60173F7DE28
