16:44:53 DEBUG : Logs will be stored at '/home/arthur/mapalogistico/sw/IDE.log'.
16:45:10 INFO  : Launching XSCT server: xsct -n  -interactive /home/arthur/mapalogistico/sw/temp_xsdb_launch_script.tcl
16:45:10 INFO  : Registering command handlers for Vitis TCF services
16:45:11 INFO  : Platform repository initialization has completed.
16:45:12 INFO  : XSCT server has started successfully.
16:45:12 INFO  : plnx-install-location is set to ''
16:45:12 INFO  : Successfully done setting XSCT server connection channel  
16:45:12 INFO  : Successfully done query RDI_DATADIR 
16:45:12 INFO  : Successfully done setting workspace for the tool. 
18:25:02 DEBUG : Logs will be stored at '/home/arthur/mapalogistico/sw/IDE.log'.
18:25:05 INFO  : Launching XSCT server: xsct -n  -interactive /home/arthur/mapalogistico/sw/temp_xsdb_launch_script.tcl
18:25:05 INFO  : Registering command handlers for Vitis TCF services
18:25:06 INFO  : Platform repository initialization has completed.
18:25:07 INFO  : XSCT server has started successfully.
18:25:07 INFO  : Successfully done setting XSCT server connection channel  
18:25:07 INFO  : plnx-install-location is set to ''
18:25:07 INFO  : Successfully done query RDI_DATADIR 
18:25:07 INFO  : Successfully done setting workspace for the tool. 
18:26:50 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:26:50 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:26:51 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:26:52 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
18:27:02 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
18:35:32 DEBUG : Logs will be stored at '/home/arthur/mapalogistico/sw/IDE.log'.
18:35:32 INFO  : Launching XSCT server: xsct -n  -interactive /home/arthur/mapalogistico/sw/temp_xsdb_launch_script.tcl
18:35:34 INFO  : XSCT server has started successfully.
18:35:34 INFO  : plnx-install-location is set to ''
18:35:34 INFO  : Successfully done setting XSCT server connection channel  
18:35:34 INFO  : Successfully done setting workspace for the tool. 
18:35:34 INFO  : Successfully done query RDI_DATADIR 
18:35:38 INFO  : Registering command handlers for Vitis TCF services
18:35:40 INFO  : Platform repository initialization has completed.
18:36:15 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:36:15 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:36:19 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
18:36:28 INFO  : Updating application flags with new BSP settings...
18:36:28 INFO  : Successfully updated application flags for project Maplog.
18:36:33 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

18:36:46 INFO  : No changes in MSS file content so sources will not be generated.
18:37:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:12 ERROR : Could not read jtag device properties from the line: 4  dummy_dap (irlen 4)
18:37:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:37:12 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:37:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:33 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
18:37:33 INFO  : 'jtag frequency' command is executed.
18:37:33 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:37:33 INFO  : Context for 'APU' is selected.
18:37:34 INFO  : System reset is completed.
18:37:37 INFO  : 'after 3000' command is executed.
18:37:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
18:37:48 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
18:37:48 INFO  : Context for 'APU' is selected.
18:37:48 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:37:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:48 INFO  : Context for 'APU' is selected.
18:37:48 INFO  : Boot mode is read from the target.
18:37:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:37:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:37:49 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:37:49 INFO  : 'set bp_37_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:37:50 INFO  : 'con -block -timeout 60' command is executed.
18:37:50 INFO  : 'bpremove $bp_37_49_fsbl_bp' command is executed.
18:37:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:37:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:37:50 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
18:37:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_37_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:37:50 INFO  : 'con' command is executed.
18:37:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:37:50 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
18:38:07 INFO  : Disconnected from the channel tcfchan#3.
18:38:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:08 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
18:38:08 INFO  : 'jtag frequency' command is executed.
18:38:08 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:38:08 INFO  : Context for 'APU' is selected.
18:38:08 INFO  : System reset is completed.
18:38:11 INFO  : 'after 3000' command is executed.
18:38:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
18:38:23 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
18:38:23 INFO  : Context for 'APU' is selected.
18:38:23 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:38:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:23 INFO  : Context for 'APU' is selected.
18:38:23 INFO  : Boot mode is read from the target.
18:38:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:38:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:38:23 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:38:23 INFO  : 'set bp_38_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:38:24 INFO  : 'con -block -timeout 60' command is executed.
18:38:24 INFO  : 'bpremove $bp_38_23_fsbl_bp' command is executed.
18:38:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:38:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:38:25 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
18:38:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_38_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:38:25 INFO  : 'con' command is executed.
18:38:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:38:25 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
18:38:46 INFO  : Disconnected from the channel tcfchan#4.
18:38:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:38:56 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:39:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:01 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
18:39:01 INFO  : 'jtag frequency' command is executed.
18:39:01 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:39:01 INFO  : Context for 'APU' is selected.
18:39:01 INFO  : System reset is completed.
18:39:04 INFO  : 'after 3000' command is executed.
18:39:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
18:39:15 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
18:39:15 INFO  : Context for 'APU' is selected.
18:39:15 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:39:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:39:15 INFO  : Context for 'APU' is selected.
18:39:15 INFO  : Boot mode is read from the target.
18:39:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:39:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:39:16 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:39:16 INFO  : 'set bp_39_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:39:17 INFO  : 'con -block -timeout 60' command is executed.
18:39:17 INFO  : 'bpremove $bp_39_16_fsbl_bp' command is executed.
18:39:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:39:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:39:17 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
18:39:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:39:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_39_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

18:39:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:39:17 INFO  : 'con' command is executed.
18:39:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:39:17 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
18:47:38 INFO  : Disconnected from the channel tcfchan#5.
18:47:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:47:48 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:47:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:56 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
18:47:56 INFO  : 'jtag frequency' command is executed.
18:47:56 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:47:56 INFO  : Context for 'APU' is selected.
18:47:56 INFO  : System reset is completed.
18:47:59 INFO  : 'after 3000' command is executed.
18:47:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
18:48:10 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
18:48:10 INFO  : Context for 'APU' is selected.
18:48:10 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:48:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:10 INFO  : Context for 'APU' is selected.
18:48:10 INFO  : Boot mode is read from the target.
18:48:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:48:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:48:11 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:48:11 INFO  : 'set bp_48_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:48:12 INFO  : 'con -block -timeout 60' command is executed.
18:48:12 INFO  : 'bpremove $bp_48_11_fsbl_bp' command is executed.
18:48:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:48:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:48:12 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
18:48:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_48_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:48:12 INFO  : 'con' command is executed.
18:48:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:48:12 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
19:52:21 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
19:59:51 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
20:02:15 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
20:02:20 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

20:03:15 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
20:03:19 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

20:03:33 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
20:03:38 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

20:04:53 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
20:04:57 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

20:05:23 INFO  : Disconnected from the channel tcfchan#6.
20:05:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:05:33 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:05:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:36 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
20:05:36 INFO  : 'jtag frequency' command is executed.
20:05:36 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:05:36 INFO  : Context for 'APU' is selected.
20:05:36 INFO  : System reset is completed.
20:05:39 INFO  : 'after 3000' command is executed.
20:05:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
20:05:50 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
20:05:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:50 INFO  : Context for 'APU' is selected.
20:05:50 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:05:50 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:50 INFO  : Context for 'APU' is selected.
20:05:50 INFO  : Boot mode is read from the target.
20:05:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:05:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:05:51 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:05:51 INFO  : 'set bp_5_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:05:52 INFO  : 'con -block -timeout 60' command is executed.
20:05:52 INFO  : 'bpremove $bp_5_51_fsbl_bp' command is executed.
20:05:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:05:52 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
20:05:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:05:52 INFO  : 'jtag frequency' command is executed.
20:05:54 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
20:05:54 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:05:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_5_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:54 INFO  : Context for 'APU' is selected.
20:05:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:05:54 INFO  : System reset is completed.
20:05:54 ERROR : Already running
20:05:57 INFO  : 'after 3000' command is executed.
20:05:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
20:06:08 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
20:06:08 INFO  : Context for 'APU' is selected.
20:06:09 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:06:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:09 INFO  : Context for 'APU' is selected.
20:06:09 INFO  : Boot mode is read from the target.
20:06:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:06:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:06:09 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:06:09 INFO  : 'set bp_6_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:06:10 INFO  : 'con -block -timeout 60' command is executed.
20:06:10 INFO  : 'bpremove $bp_6_9_fsbl_bp' command is executed.
20:06:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:06:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:06:12 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
20:06:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_6_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:06:12 INFO  : 'con' command is executed.
20:06:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:06:12 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
20:06:46 INFO  : Disconnected from the channel tcfchan#11.
20:06:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:47 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
20:06:47 INFO  : 'jtag frequency' command is executed.
20:06:47 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:06:47 INFO  : Context for 'APU' is selected.
20:06:48 INFO  : System reset is completed.
20:06:51 INFO  : 'after 3000' command is executed.
20:06:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
20:07:02 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
20:07:02 INFO  : Context for 'APU' is selected.
20:07:02 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:07:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:02 INFO  : Context for 'APU' is selected.
20:07:02 INFO  : Boot mode is read from the target.
20:07:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:07:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:07:03 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:07:03 INFO  : 'set bp_7_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:07:04 INFO  : 'con -block -timeout 60' command is executed.
20:07:04 INFO  : 'bpremove $bp_7_3_fsbl_bp' command is executed.
20:07:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:07:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:07:06 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
20:07:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_7_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:07:06 INFO  : 'con' command is executed.
20:07:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:07:06 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
20:09:30 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
20:09:34 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

20:09:46 INFO  : Disconnected from the channel tcfchan#12.
20:09:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:49 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
20:09:49 INFO  : 'jtag frequency' command is executed.
20:09:49 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:09:49 INFO  : Context for 'APU' is selected.
20:09:50 INFO  : System reset is completed.
20:09:53 INFO  : 'after 3000' command is executed.
20:09:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
20:10:04 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
20:10:04 INFO  : Context for 'APU' is selected.
20:10:04 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:10:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:04 INFO  : Context for 'APU' is selected.
20:10:04 INFO  : Boot mode is read from the target.
20:10:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:10:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:10:04 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:10:04 INFO  : 'set bp_10_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:10:06 INFO  : 'con -block -timeout 60' command is executed.
20:10:06 INFO  : 'bpremove $bp_10_4_fsbl_bp' command is executed.
20:10:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:10:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:10:07 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
20:10:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_10_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:10:07 INFO  : 'con' command is executed.
20:10:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:10:07 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
20:11:36 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
20:11:41 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

20:11:56 INFO  : Disconnected from the channel tcfchan#14.
20:11:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:57 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
20:11:57 INFO  : 'jtag frequency' command is executed.
20:11:57 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:11:57 INFO  : Context for 'APU' is selected.
20:11:58 INFO  : System reset is completed.
20:12:01 INFO  : 'after 3000' command is executed.
20:12:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
20:12:12 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
20:12:12 INFO  : Context for 'APU' is selected.
20:12:12 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:12:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:12 INFO  : Context for 'APU' is selected.
20:12:12 INFO  : Boot mode is read from the target.
20:12:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:12:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:12:12 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:12:12 INFO  : 'set bp_12_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:12:13 INFO  : 'con -block -timeout 60' command is executed.
20:12:13 INFO  : 'bpremove $bp_12_12_fsbl_bp' command is executed.
20:12:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:12:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:12:15 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
20:12:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_12_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:12:15 INFO  : 'con' command is executed.
20:12:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:12:15 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
20:12:43 INFO  : Disconnected from the channel tcfchan#16.
20:12:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:44 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
20:12:44 INFO  : 'jtag frequency' command is executed.
20:12:44 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:12:44 INFO  : Context for 'APU' is selected.
20:12:45 INFO  : System reset is completed.
20:12:48 INFO  : 'after 3000' command is executed.
20:12:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
20:12:59 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
20:12:59 INFO  : Context for 'APU' is selected.
20:12:59 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:12:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:59 INFO  : Context for 'APU' is selected.
20:12:59 INFO  : Boot mode is read from the target.
20:12:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:12:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:13:00 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:13:00 INFO  : 'set bp_13_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:13:01 INFO  : 'con -block -timeout 60' command is executed.
20:13:01 INFO  : 'bpremove $bp_13_0_fsbl_bp' command is executed.
20:13:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:13:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:13:03 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
20:13:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_13_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:13:03 INFO  : 'con' command is executed.
20:13:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:13:03 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
20:14:32 INFO  : Disconnected from the channel tcfchan#17.
20:14:46 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
20:14:51 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

20:16:33 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
20:16:38 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

20:16:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:59 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
20:16:59 INFO  : 'jtag frequency' command is executed.
20:16:59 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:16:59 INFO  : Context for 'APU' is selected.
20:16:59 INFO  : System reset is completed.
20:17:02 INFO  : 'after 3000' command is executed.
20:17:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
20:17:13 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
20:17:13 INFO  : Context for 'APU' is selected.
20:17:13 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:17:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:13 INFO  : Context for 'APU' is selected.
20:17:13 INFO  : Boot mode is read from the target.
20:17:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:17:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:17:14 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:17:14 INFO  : 'set bp_17_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:17:15 INFO  : 'con -block -timeout 60' command is executed.
20:17:15 INFO  : 'bpremove $bp_17_14_fsbl_bp' command is executed.
20:17:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:17:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:17:17 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
20:17:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_17_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:17:17 INFO  : 'con' command is executed.
20:17:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:17:17 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
20:17:49 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
20:17:54 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

20:18:03 INFO  : Disconnected from the channel tcfchan#20.
20:18:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:05 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
20:18:05 INFO  : 'jtag frequency' command is executed.
20:18:05 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:18:05 INFO  : Context for 'APU' is selected.
20:18:05 INFO  : System reset is completed.
20:18:08 INFO  : 'after 3000' command is executed.
20:18:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
20:18:19 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
20:18:19 INFO  : Context for 'APU' is selected.
20:18:19 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:18:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:19 INFO  : Context for 'APU' is selected.
20:18:19 INFO  : Boot mode is read from the target.
20:18:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:18:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:18:20 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:18:20 INFO  : 'set bp_18_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:18:21 INFO  : 'con -block -timeout 60' command is executed.
20:18:21 INFO  : 'bpremove $bp_18_20_fsbl_bp' command is executed.
20:18:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:18:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:18:23 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
20:18:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_18_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:18:23 INFO  : 'con' command is executed.
20:18:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:18:23 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
20:18:38 INFO  : Disconnected from the channel tcfchan#22.
20:18:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:40 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
20:18:40 INFO  : 'jtag frequency' command is executed.
20:18:40 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:18:40 INFO  : Context for 'APU' is selected.
20:18:40 INFO  : System reset is completed.
20:18:43 INFO  : 'after 3000' command is executed.
20:18:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
20:18:54 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
20:18:54 INFO  : Context for 'APU' is selected.
20:18:54 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:18:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:54 INFO  : Context for 'APU' is selected.
20:18:54 INFO  : Boot mode is read from the target.
20:18:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:18:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:18:55 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:18:55 INFO  : 'set bp_18_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:18:56 INFO  : 'con -block -timeout 60' command is executed.
20:18:56 INFO  : 'bpremove $bp_18_55_fsbl_bp' command is executed.
20:18:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:18:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:18:58 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
20:18:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_18_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:18:58 INFO  : 'con' command is executed.
20:18:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:18:58 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
20:22:52 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
20:22:56 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

20:23:10 INFO  : Disconnected from the channel tcfchan#23.
20:23:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:12 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
20:23:12 INFO  : 'jtag frequency' command is executed.
20:23:12 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:23:12 INFO  : Context for 'APU' is selected.
20:23:12 INFO  : System reset is completed.
20:23:15 INFO  : 'after 3000' command is executed.
20:23:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
20:23:26 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
20:23:26 INFO  : Context for 'APU' is selected.
20:23:26 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:23:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:26 INFO  : Context for 'APU' is selected.
20:23:26 INFO  : Boot mode is read from the target.
20:23:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:23:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:23:27 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:23:27 INFO  : 'set bp_23_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:23:28 INFO  : 'con -block -timeout 60' command is executed.
20:23:28 INFO  : 'bpremove $bp_23_27_fsbl_bp' command is executed.
20:23:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:23:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:23:30 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
20:23:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_23_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:23:30 INFO  : 'con' command is executed.
20:23:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:23:30 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
20:28:49 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
20:28:53 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

20:29:22 INFO  : Disconnected from the channel tcfchan#25.
20:29:41 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
20:29:45 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

20:30:21 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
20:30:25 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

20:32:11 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
20:32:15 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

20:33:46 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
20:33:50 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

20:34:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:32 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
20:34:32 INFO  : 'jtag frequency' command is executed.
20:34:32 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:34:32 INFO  : Context for 'APU' is selected.
20:34:32 INFO  : System reset is completed.
20:34:35 INFO  : 'after 3000' command is executed.
20:34:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
20:34:46 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
20:34:46 INFO  : Context for 'APU' is selected.
20:34:46 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:34:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:46 INFO  : Context for 'APU' is selected.
20:34:46 INFO  : Boot mode is read from the target.
20:34:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:34:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:34:47 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:34:47 INFO  : 'set bp_34_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:34:48 INFO  : 'con -block -timeout 60' command is executed.
20:34:48 INFO  : 'bpremove $bp_34_47_fsbl_bp' command is executed.
20:34:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:34:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:34:50 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
20:34:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_34_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:34:50 INFO  : 'con' command is executed.
20:34:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:34:50 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
20:36:24 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
20:37:00 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
20:37:06 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
20:37:11 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

20:37:32 INFO  : Disconnected from the channel tcfchan#31.
20:37:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:33 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
20:37:33 INFO  : 'jtag frequency' command is executed.
20:37:33 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:37:33 INFO  : Context for 'APU' is selected.
20:37:33 INFO  : System reset is completed.
20:37:36 INFO  : 'after 3000' command is executed.
20:37:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
20:37:47 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
20:37:48 INFO  : Context for 'APU' is selected.
20:37:48 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:37:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:48 INFO  : Context for 'APU' is selected.
20:37:48 INFO  : Boot mode is read from the target.
20:37:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:37:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:37:48 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:37:48 INFO  : 'set bp_37_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:37:49 INFO  : 'con -block -timeout 60' command is executed.
20:37:49 INFO  : 'bpremove $bp_37_48_fsbl_bp' command is executed.
20:37:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:37:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:37:51 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
20:37:51 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_37_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:37:51 INFO  : 'con' command is executed.
20:37:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:37:51 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
20:39:35 INFO  : Disconnected from the channel tcfchan#33.
20:39:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:37 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
20:39:37 INFO  : 'jtag frequency' command is executed.
20:39:37 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:39:37 INFO  : Context for 'APU' is selected.
20:39:37 INFO  : System reset is completed.
20:39:40 INFO  : 'after 3000' command is executed.
20:39:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
20:39:51 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
20:39:51 INFO  : Context for 'APU' is selected.
20:39:51 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:39:51 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:51 INFO  : Context for 'APU' is selected.
20:39:51 INFO  : Boot mode is read from the target.
20:39:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:39:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:39:52 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:39:52 INFO  : 'set bp_39_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:39:53 INFO  : 'con -block -timeout 60' command is executed.
20:39:53 INFO  : 'bpremove $bp_39_52_fsbl_bp' command is executed.
20:39:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:39:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:39:55 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
20:39:55 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_39_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:39:55 INFO  : 'con' command is executed.
20:39:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:39:55 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
20:41:38 INFO  : Disconnected from the channel tcfchan#34.
20:41:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:39 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
20:41:39 INFO  : 'jtag frequency' command is executed.
20:41:39 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:41:39 INFO  : Context for 'APU' is selected.
20:41:40 INFO  : System reset is completed.
20:41:43 INFO  : 'after 3000' command is executed.
20:41:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
20:41:54 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
20:41:54 INFO  : Context for 'APU' is selected.
20:41:54 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:41:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:54 INFO  : Context for 'APU' is selected.
20:41:54 INFO  : Boot mode is read from the target.
20:41:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:41:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:41:55 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:41:55 INFO  : 'set bp_41_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:41:56 INFO  : 'con -block -timeout 60' command is executed.
20:41:56 INFO  : 'bpremove $bp_41_55_fsbl_bp' command is executed.
20:41:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:41:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:41:57 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
20:41:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_41_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:41:58 INFO  : 'con' command is executed.
20:41:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:41:58 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
20:46:17 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
20:46:22 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

20:46:34 INFO  : Disconnected from the channel tcfchan#35.
20:46:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:35 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
20:46:35 INFO  : 'jtag frequency' command is executed.
20:46:35 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:46:35 INFO  : Context for 'APU' is selected.
20:46:35 INFO  : System reset is completed.
20:46:38 INFO  : 'after 3000' command is executed.
20:46:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
20:46:49 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
20:46:49 INFO  : Context for 'APU' is selected.
20:46:49 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:46:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:49 INFO  : Context for 'APU' is selected.
20:46:49 INFO  : Boot mode is read from the target.
20:46:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:46:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:46:50 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:46:50 INFO  : 'set bp_46_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:46:51 INFO  : 'con -block -timeout 60' command is executed.
20:46:51 INFO  : 'bpremove $bp_46_50_fsbl_bp' command is executed.
20:46:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:46:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:46:53 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
20:46:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_46_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:46:53 INFO  : 'con' command is executed.
20:46:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:46:53 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
21:27:32 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
21:27:36 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

21:27:45 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
21:27:49 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

21:28:14 INFO  : Disconnected from the channel tcfchan#37.
21:28:23 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
21:28:27 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

21:32:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:37 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
21:32:37 INFO  : 'jtag frequency' command is executed.
21:32:37 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:32:37 INFO  : Context for 'APU' is selected.
21:32:38 INFO  : System reset is completed.
21:32:41 INFO  : 'after 3000' command is executed.
21:32:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
21:32:52 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
21:32:52 INFO  : Context for 'APU' is selected.
21:32:52 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:32:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:52 INFO  : Context for 'APU' is selected.
21:32:52 INFO  : Boot mode is read from the target.
21:32:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:32:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:32:52 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:32:52 INFO  : 'set bp_32_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:32:53 INFO  : 'con -block -timeout 60' command is executed.
21:32:53 INFO  : 'bpremove $bp_32_52_fsbl_bp' command is executed.
21:32:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:32:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:32:55 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
21:32:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_32_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:32:55 INFO  : 'con' command is executed.
21:32:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:32:55 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
22:27:04 DEBUG : Logs will be stored at '/home/arthur/mapalogistico/sw/IDE.log'.
22:27:04 INFO  : Launching XSCT server: xsct -n  -interactive /home/arthur/mapalogistico/sw/temp_xsdb_launch_script.tcl
22:27:07 INFO  : Registering command handlers for Vitis TCF services
22:27:07 INFO  : XSCT server has started successfully.
22:27:07 INFO  : Successfully done setting XSCT server connection channel  
22:27:08 INFO  : plnx-install-location is set to ''
22:27:08 INFO  : Successfully done setting workspace for the tool. 
22:27:08 INFO  : Successfully done query RDI_DATADIR 
22:27:08 INFO  : Platform repository initialization has completed.
22:27:56 INFO  : Result from executing command 'getProjects': design_1_wrapper
22:27:56 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
22:28:00 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
22:28:11 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

22:28:22 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
22:28:27 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

22:29:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:29:12 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:29:49 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
22:31:56 INFO  : Result from executing command 'getProjects': design_1_wrapper
22:31:56 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
22:32:00 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
22:32:09 INFO  : The hardware specification used by project 'Maplog' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:32:09 INFO  : The file '/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
22:32:09 INFO  : The updated bitstream files are copied from platform to folder '/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream' in project 'Maplog'.
22:32:09 INFO  : The file '/home/arthur/mapalogistico/sw/Maplog/_ide/psinit/psu_init.tcl' stored in project is removed.
22:32:10 INFO  : The updated ps init files are copied from platform to folder '/home/arthur/mapalogistico/sw/Maplog/_ide/psinit' in project 'Maplog'.
22:32:12 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

22:32:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:33 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
22:32:33 INFO  : 'jtag frequency' command is executed.
22:32:33 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:32:33 INFO  : Context for 'APU' is selected.
22:32:34 INFO  : System reset is completed.
22:32:37 INFO  : 'after 3000' command is executed.
22:32:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
22:32:48 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
22:32:48 INFO  : Context for 'APU' is selected.
22:32:49 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:32:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:49 INFO  : Context for 'APU' is selected.
22:32:49 INFO  : Boot mode is read from the target.
22:32:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:32:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:32:49 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:32:49 INFO  : 'set bp_32_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:32:50 INFO  : 'con -block -timeout 60' command is executed.
22:32:50 INFO  : 'bpremove $bp_32_49_fsbl_bp' command is executed.
22:32:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:32:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:32:52 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
22:32:52 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_32_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:32:52 INFO  : 'con' command is executed.
22:32:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:32:52 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
22:34:04 INFO  : Disconnected from the channel tcfchan#4.
22:34:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:34:14 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:34:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:19 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
22:34:19 INFO  : 'jtag frequency' command is executed.
22:34:19 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:34:19 INFO  : Context for 'APU' is selected.
22:34:19 INFO  : System reset is completed.
22:34:22 INFO  : 'after 3000' command is executed.
22:34:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
22:34:33 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
22:34:33 INFO  : Context for 'APU' is selected.
22:34:33 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:34:33 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:33 INFO  : Context for 'APU' is selected.
22:34:33 INFO  : Boot mode is read from the target.
22:34:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:34:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:34:34 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:34:34 INFO  : 'set bp_34_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:34:35 INFO  : 'con -block -timeout 60' command is executed.
22:34:35 INFO  : 'bpremove $bp_34_34_fsbl_bp' command is executed.
22:34:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:34:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:34:37 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
22:34:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_34_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:34:37 INFO  : 'con' command is executed.
22:34:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:34:37 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
22:36:17 INFO  : Disconnected from the channel tcfchan#7.
22:36:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:18 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
22:36:18 INFO  : 'jtag frequency' command is executed.
22:36:18 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:36:18 INFO  : Context for 'APU' is selected.
22:36:18 INFO  : System reset is completed.
22:36:21 INFO  : 'after 3000' command is executed.
22:36:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
22:36:32 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
22:36:32 INFO  : Context for 'APU' is selected.
22:36:32 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:36:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:36:32 INFO  : Context for 'APU' is selected.
22:36:32 INFO  : Boot mode is read from the target.
22:36:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:36:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:36:33 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:36:33 INFO  : 'set bp_36_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:36:34 INFO  : 'con -block -timeout 60' command is executed.
22:36:34 INFO  : 'bpremove $bp_36_33_fsbl_bp' command is executed.
22:36:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:36:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:36:36 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
22:36:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:36:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_36_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

22:36:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:36:36 INFO  : 'con' command is executed.
22:36:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:36:36 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
22:46:57 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
22:47:01 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

22:47:18 INFO  : Disconnected from the channel tcfchan#8.
22:47:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:47:28 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:47:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:32 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
22:47:32 INFO  : 'jtag frequency' command is executed.
22:47:32 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:47:32 INFO  : Context for 'APU' is selected.
22:47:32 INFO  : System reset is completed.
22:47:35 INFO  : 'after 3000' command is executed.
22:47:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
22:47:46 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
22:47:46 INFO  : Context for 'APU' is selected.
22:47:46 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:47:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:47:46 INFO  : Context for 'APU' is selected.
22:47:46 INFO  : Boot mode is read from the target.
22:47:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:47:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:47:47 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:47:47 INFO  : 'set bp_47_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:47:48 INFO  : 'con -block -timeout 60' command is executed.
22:47:48 INFO  : 'bpremove $bp_47_47_fsbl_bp' command is executed.
22:47:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:47:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:47:50 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
22:47:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:47:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_47_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

22:47:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:47:50 INFO  : 'con' command is executed.
22:47:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:47:50 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
22:49:27 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
22:49:31 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

22:50:18 INFO  : Disconnected from the channel tcfchan#10.
22:50:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:19 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
22:50:19 INFO  : 'jtag frequency' command is executed.
22:50:19 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:50:19 INFO  : Context for 'APU' is selected.
22:50:19 INFO  : System reset is completed.
22:50:22 INFO  : 'after 3000' command is executed.
22:50:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
22:50:33 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
22:50:33 INFO  : Context for 'APU' is selected.
22:50:33 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:50:33 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:33 INFO  : Context for 'APU' is selected.
22:50:33 INFO  : Boot mode is read from the target.
22:50:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:50:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:50:34 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:50:34 INFO  : 'set bp_50_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:50:35 INFO  : 'con -block -timeout 60' command is executed.
22:50:35 INFO  : 'bpremove $bp_50_34_fsbl_bp' command is executed.
22:50:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:50:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:50:37 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
22:50:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_50_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:50:37 INFO  : 'con' command is executed.
22:50:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:50:37 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
23:12:03 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
23:12:09 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

23:12:26 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
23:12:31 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

23:13:05 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
23:13:11 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

23:14:02 INFO  : Disconnected from the channel tcfchan#12.
23:14:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:14:12 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:14:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:16 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
23:14:16 INFO  : 'jtag frequency' command is executed.
23:14:16 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:14:16 INFO  : Context for 'APU' is selected.
23:14:16 INFO  : System reset is completed.
23:14:19 INFO  : 'after 3000' command is executed.
23:14:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
23:14:30 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
23:14:30 INFO  : Context for 'APU' is selected.
23:14:30 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:14:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:14:30 INFO  : Context for 'APU' is selected.
23:14:30 INFO  : Boot mode is read from the target.
23:14:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:14:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:14:31 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:14:31 INFO  : 'set bp_14_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:14:32 INFO  : 'con -block -timeout 60' command is executed.
23:14:32 INFO  : 'bpremove $bp_14_31_fsbl_bp' command is executed.
23:14:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:14:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:14:34 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
23:14:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:14:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_14_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

23:14:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:14:34 INFO  : 'con' command is executed.
23:14:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:14:34 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
23:15:16 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
23:15:21 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

23:16:19 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
23:16:25 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

23:17:07 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
23:17:13 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

23:19:05 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
23:19:10 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

23:20:11 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
23:20:16 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

23:21:15 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
23:21:20 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

23:21:39 INFO  : Disconnected from the channel tcfchan#16.
23:21:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:21:49 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:21:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:54 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
23:21:54 INFO  : 'jtag frequency' command is executed.
23:21:54 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:21:54 INFO  : Context for 'APU' is selected.
23:21:54 INFO  : System reset is completed.
23:21:57 INFO  : 'after 3000' command is executed.
23:21:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
23:22:08 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
23:22:08 INFO  : Context for 'APU' is selected.
23:22:08 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:22:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:22:08 INFO  : Context for 'APU' is selected.
23:22:08 INFO  : Boot mode is read from the target.
23:22:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:22:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:22:09 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:22:09 INFO  : 'set bp_22_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:22:10 INFO  : 'con -block -timeout 60' command is executed.
23:22:10 INFO  : 'bpremove $bp_22_9_fsbl_bp' command is executed.
23:22:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:22:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:22:12 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
23:22:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:22:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_22_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:22:12 INFO  : 'con' command is executed.
23:22:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:22:12 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
23:23:42 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
23:23:48 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

23:24:19 INFO  : Disconnected from the channel tcfchan#23.
23:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:24:29 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:24:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:34 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
23:24:34 INFO  : 'jtag frequency' command is executed.
23:24:34 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:24:34 INFO  : Context for 'APU' is selected.
23:24:34 INFO  : System reset is completed.
23:24:37 INFO  : 'after 3000' command is executed.
23:24:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
23:24:49 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
23:24:49 INFO  : Context for 'APU' is selected.
23:24:49 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:24:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:49 INFO  : Context for 'APU' is selected.
23:24:49 INFO  : Boot mode is read from the target.
23:24:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:24:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:24:49 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:24:49 INFO  : 'set bp_24_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:24:50 INFO  : 'con -block -timeout 60' command is executed.
23:24:50 INFO  : 'bpremove $bp_24_49_fsbl_bp' command is executed.
23:24:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:24:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:24:52 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
23:24:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_24_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:24:52 INFO  : 'con' command is executed.
23:24:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:24:52 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
23:25:14 INFO  : Disconnected from the channel tcfchan#25.
23:25:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:25:24 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:25:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:28 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
23:25:28 INFO  : 'jtag frequency' command is executed.
23:25:28 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:25:28 INFO  : Context for 'APU' is selected.
23:25:29 INFO  : System reset is completed.
23:25:32 INFO  : 'after 3000' command is executed.
23:25:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
23:25:43 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
23:25:43 INFO  : Context for 'APU' is selected.
23:25:43 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:25:43 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:43 INFO  : Context for 'APU' is selected.
23:25:43 INFO  : Boot mode is read from the target.
23:25:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:25:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:25:43 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:25:43 INFO  : 'set bp_25_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:25:45 INFO  : 'con -block -timeout 60' command is executed.
23:25:45 INFO  : 'bpremove $bp_25_43_fsbl_bp' command is executed.
23:25:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:25:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:25:46 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
23:25:46 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_25_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

23:25:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:25:46 INFO  : 'con' command is executed.
23:25:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:25:46 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
23:28:19 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
23:28:24 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

23:28:54 INFO  : Disconnected from the channel tcfchan#26.
23:28:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:29:04 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:29:09 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
23:29:14 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

23:29:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:33 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
23:29:33 INFO  : 'jtag frequency' command is executed.
23:29:33 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:29:33 INFO  : Context for 'APU' is selected.
23:29:33 INFO  : System reset is completed.
23:29:36 INFO  : 'after 3000' command is executed.
23:29:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
23:29:47 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
23:29:47 INFO  : Context for 'APU' is selected.
23:29:47 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:29:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:29:47 INFO  : Context for 'APU' is selected.
23:29:47 INFO  : Boot mode is read from the target.
23:29:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:29:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:29:48 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:29:48 INFO  : 'set bp_29_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:29:49 INFO  : 'con -block -timeout 60' command is executed.
23:29:49 INFO  : 'bpremove $bp_29_48_fsbl_bp' command is executed.
23:29:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:29:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:29:51 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
23:29:51 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_29_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:29:51 INFO  : 'con' command is executed.
23:29:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:29:51 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
23:30:33 INFO  : Disconnected from the channel tcfchan#28.
23:30:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:30:43 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:31:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:04 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
23:31:04 INFO  : 'jtag frequency' command is executed.
23:31:04 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:31:04 INFO  : Context for 'APU' is selected.
23:31:04 INFO  : System reset is completed.
23:31:07 INFO  : 'after 3000' command is executed.
23:31:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
23:31:18 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
23:31:18 INFO  : Context for 'APU' is selected.
23:31:18 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:31:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:31:18 INFO  : Context for 'APU' is selected.
23:31:18 INFO  : Boot mode is read from the target.
23:31:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:31:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:31:19 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:31:19 INFO  : 'set bp_31_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:31:20 INFO  : 'con -block -timeout 60' command is executed.
23:31:20 INFO  : 'bpremove $bp_31_19_fsbl_bp' command is executed.
23:31:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:31:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:31:22 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
23:31:22 INFO  : 'configparams force-mem-access 0' command is executed.
23:31:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_31_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

23:31:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:31:22 INFO  : 'con' command is executed.
23:31:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:31:22 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
23:34:26 INFO  : Disconnected from the channel tcfchan#30.
23:35:26 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
23:36:16 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:36:28 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:36:32 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
23:36:45 INFO  : The hardware specification used by project 'Maplog' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
23:36:45 INFO  : The file '/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
23:36:45 INFO  : The updated bitstream files are copied from platform to folder '/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream' in project 'Maplog'.
23:36:45 INFO  : The file '/home/arthur/mapalogistico/sw/Maplog/_ide/psinit/psu_init.tcl' stored in project is removed.
23:36:46 INFO  : The updated ps init files are copied from platform to folder '/home/arthur/mapalogistico/sw/Maplog/_ide/psinit' in project 'Maplog'.
23:36:48 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

23:37:23 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
23:37:27 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

23:37:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:51 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
23:37:51 INFO  : 'jtag frequency' command is executed.
23:37:51 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:37:51 INFO  : Context for 'APU' is selected.
23:37:51 INFO  : System reset is completed.
23:37:54 INFO  : 'after 3000' command is executed.
23:37:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
23:38:05 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
23:38:05 INFO  : Context for 'APU' is selected.
23:38:06 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:38:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:06 INFO  : Context for 'APU' is selected.
23:38:06 INFO  : Boot mode is read from the target.
23:38:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:38:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:38:06 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:38:06 INFO  : 'set bp_38_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:38:07 INFO  : 'con -block -timeout 60' command is executed.
23:38:07 INFO  : 'bpremove $bp_38_6_fsbl_bp' command is executed.
23:38:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:38:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:38:09 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
23:38:09 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_38_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:38:09 INFO  : 'con' command is executed.
23:38:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:38:09 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
23:43:35 INFO  : Disconnected from the channel tcfchan#34.
23:43:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:37 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
23:43:37 INFO  : 'jtag frequency' command is executed.
23:43:37 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:43:37 INFO  : Context for 'APU' is selected.
23:43:37 INFO  : System reset is completed.
23:43:40 INFO  : 'after 3000' command is executed.
23:43:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
23:43:51 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
23:43:51 INFO  : Context for 'APU' is selected.
23:43:51 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:43:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:43:51 INFO  : Context for 'APU' is selected.
23:43:51 INFO  : Boot mode is read from the target.
23:43:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:43:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:43:52 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:43:52 INFO  : 'set bp_43_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:43:53 INFO  : 'con -block -timeout 60' command is executed.
23:43:53 INFO  : 'bpremove $bp_43_52_fsbl_bp' command is executed.
23:43:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:43:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:43:55 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
23:43:55 INFO  : 'configparams force-mem-access 0' command is executed.
23:43:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_43_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

23:43:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:43:55 INFO  : 'con' command is executed.
23:43:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:43:55 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
23:47:06 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
23:47:11 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

23:48:05 INFO  : Disconnected from the channel tcfchan#35.
23:48:11 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
23:48:15 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

23:49:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:44 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
23:49:44 INFO  : 'jtag frequency' command is executed.
23:49:44 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:49:44 INFO  : Context for 'APU' is selected.
23:49:45 INFO  : System reset is completed.
23:49:48 INFO  : 'after 3000' command is executed.
23:49:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
23:49:59 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
23:49:59 INFO  : Context for 'APU' is selected.
23:49:59 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:49:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:59 INFO  : Context for 'APU' is selected.
23:49:59 INFO  : Boot mode is read from the target.
23:49:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:49:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:49:59 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:49:59 INFO  : 'set bp_49_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:50:00 INFO  : 'con -block -timeout 60' command is executed.
23:50:01 INFO  : 'bpremove $bp_49_59_fsbl_bp' command is executed.
23:50:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:50:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:50:02 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
23:50:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_49_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:50:03 INFO  : 'con' command is executed.
23:50:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:50:03 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
23:52:56 INFO  : Disconnected from the channel tcfchan#38.
23:52:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:57 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
23:52:57 INFO  : 'jtag frequency' command is executed.
23:52:57 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:52:57 INFO  : Context for 'APU' is selected.
23:52:57 INFO  : System reset is completed.
23:53:00 INFO  : 'after 3000' command is executed.
23:53:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
23:53:11 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
23:53:11 INFO  : Context for 'APU' is selected.
23:53:11 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:53:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:53:11 INFO  : Context for 'APU' is selected.
23:53:11 INFO  : Boot mode is read from the target.
23:53:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:53:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:53:12 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:53:12 INFO  : 'set bp_53_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:53:13 INFO  : 'con -block -timeout 60' command is executed.
23:53:13 INFO  : 'bpremove $bp_53_12_fsbl_bp' command is executed.
23:53:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:53:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:53:15 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
23:53:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:53:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_53_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

23:53:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:53:15 INFO  : 'con' command is executed.
23:53:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:53:15 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
23:53:57 INFO  : Disconnected from the channel tcfchan#39.
23:53:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:59 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
23:53:59 INFO  : 'jtag frequency' command is executed.
23:53:59 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:53:59 INFO  : Context for 'APU' is selected.
23:53:59 INFO  : System reset is completed.
23:54:02 INFO  : 'after 3000' command is executed.
23:54:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
23:54:13 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
23:54:13 INFO  : Context for 'APU' is selected.
23:54:13 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:54:13 INFO  : 'configparams force-mem-access 1' command is executed.
23:54:13 INFO  : Context for 'APU' is selected.
23:54:13 INFO  : Boot mode is read from the target.
23:54:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:54:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:54:14 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:54:14 INFO  : 'set bp_54_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:54:15 INFO  : 'con -block -timeout 60' command is executed.
23:54:15 INFO  : 'bpremove $bp_54_14_fsbl_bp' command is executed.
23:54:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:54:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:54:17 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
23:54:17 INFO  : 'configparams force-mem-access 0' command is executed.
23:54:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_54_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

23:54:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:54:17 INFO  : 'con' command is executed.
23:54:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

23:54:17 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
23:59:11 INFO  : Disconnected from the channel tcfchan#40.
00:00:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:59 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
00:00:59 INFO  : 'jtag frequency' command is executed.
00:00:59 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:00:59 INFO  : Context for 'APU' is selected.
00:00:59 INFO  : System reset is completed.
00:01:02 INFO  : 'after 3000' command is executed.
00:01:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
00:01:13 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
00:01:13 INFO  : Context for 'APU' is selected.
00:01:14 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:01:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:01:14 INFO  : Context for 'APU' is selected.
00:01:14 INFO  : Boot mode is read from the target.
00:01:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:01:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:01:14 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:01:14 INFO  : 'set bp_1_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:01:15 INFO  : 'con -block -timeout 60' command is executed.
00:01:15 INFO  : 'bpremove $bp_1_14_fsbl_bp' command is executed.
00:01:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:01:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:01:17 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
00:01:17 INFO  : 'configparams force-mem-access 0' command is executed.
00:01:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_1_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

00:01:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:01:17 INFO  : 'con' command is executed.
00:01:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:01:17 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
00:11:11 INFO  : Disconnected from the channel tcfchan#41.
00:53:15 DEBUG : Logs will be stored at '/home/arthur/mapalogistico/sw/IDE.log'.
00:53:16 INFO  : Launching XSCT server: xsct -n  -interactive /home/arthur/mapalogistico/sw/temp_xsdb_launch_script.tcl
00:53:19 INFO  : Registering command handlers for Vitis TCF services
00:53:19 INFO  : XSCT server has started successfully.
00:53:19 INFO  : Successfully done setting XSCT server connection channel  
00:53:19 INFO  : plnx-install-location is set to ''
00:53:19 INFO  : Successfully done setting workspace for the tool. 
00:53:19 INFO  : Successfully done query RDI_DATADIR 
00:53:20 INFO  : Platform repository initialization has completed.
00:54:23 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
00:54:45 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:54:45 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
00:54:49 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
00:55:03 INFO  : The hardware specification used by project 'Maplog' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
00:55:03 INFO  : The file '/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
00:55:03 INFO  : The updated bitstream files are copied from platform to folder '/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream' in project 'Maplog'.
00:55:03 INFO  : The file '/home/arthur/mapalogistico/sw/Maplog/_ide/psinit/psu_init.tcl' stored in project is removed.
00:55:04 INFO  : The updated ps init files are copied from platform to folder '/home/arthur/mapalogistico/sw/Maplog/_ide/psinit' in project 'Maplog'.
00:55:06 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

00:55:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:55:47 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
00:55:47 INFO  : 'jtag frequency' command is executed.
00:55:47 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:55:47 INFO  : Context for 'APU' is selected.
00:55:47 INFO  : System reset is completed.
00:55:50 INFO  : 'after 3000' command is executed.
00:55:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
00:56:01 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
00:56:01 INFO  : Context for 'APU' is selected.
00:56:02 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:56:02 INFO  : 'configparams force-mem-access 1' command is executed.
00:56:02 INFO  : Context for 'APU' is selected.
00:56:02 INFO  : Boot mode is read from the target.
00:56:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:56:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:56:02 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:56:02 INFO  : 'set bp_56_2_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:56:03 INFO  : 'con -block -timeout 60' command is executed.
00:56:03 INFO  : 'bpremove $bp_56_2_fsbl_bp' command is executed.
00:56:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:56:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:56:05 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
00:56:05 INFO  : 'configparams force-mem-access 0' command is executed.
00:56:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_56_2_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_2_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

00:56:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:56:05 INFO  : 'con' command is executed.
00:56:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:56:05 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
00:56:45 INFO  : Disconnected from the channel tcfchan#3.
00:56:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:56:46 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
00:56:46 INFO  : 'jtag frequency' command is executed.
00:56:46 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
00:56:46 INFO  : Context for 'APU' is selected.
00:56:46 INFO  : System reset is completed.
00:56:49 INFO  : 'after 3000' command is executed.
00:56:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
00:57:00 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
00:57:00 INFO  : Context for 'APU' is selected.
00:57:00 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:57:00 INFO  : 'configparams force-mem-access 1' command is executed.
00:57:01 INFO  : Context for 'APU' is selected.
00:57:01 INFO  : Boot mode is read from the target.
00:57:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:57:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:57:01 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
00:57:01 INFO  : 'set bp_57_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
00:57:02 INFO  : 'con -block -timeout 60' command is executed.
00:57:02 INFO  : 'bpremove $bp_57_1_fsbl_bp' command is executed.
00:57:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:57:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
00:57:04 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
00:57:04 INFO  : 'configparams force-mem-access 0' command is executed.
00:57:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_57_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

00:57:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
00:57:04 INFO  : 'con' command is executed.
00:57:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

00:57:04 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
01:22:01 INFO  : Disconnected from the channel tcfchan#4.
02:11:44 DEBUG : Logs will be stored at '/home/arthur/mapalogistico/sw/IDE.log'.
02:11:45 INFO  : Launching XSCT server: xsct -n  -interactive /home/arthur/mapalogistico/sw/temp_xsdb_launch_script.tcl
02:11:48 INFO  : XSCT server has started successfully.
02:11:49 INFO  : Successfully done setting XSCT server connection channel  
02:11:49 INFO  : plnx-install-location is set to ''
02:11:49 INFO  : Successfully done query RDI_DATADIR 
02:11:49 INFO  : Successfully done setting workspace for the tool. 
02:11:49 INFO  : Registering command handlers for Vitis TCF services
02:11:50 INFO  : Platform repository initialization has completed.
02:12:56 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
02:14:14 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:14:14 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
02:14:19 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
02:14:34 INFO  : The hardware specification used by project 'Maplog' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
02:14:34 INFO  : The file '/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
02:14:34 INFO  : The updated bitstream files are copied from platform to folder '/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream' in project 'Maplog'.
02:14:34 INFO  : The file '/home/arthur/mapalogistico/sw/Maplog/_ide/psinit/psu_init.tcl' stored in project is removed.
02:14:35 INFO  : The updated ps init files are copied from platform to folder '/home/arthur/mapalogistico/sw/Maplog/_ide/psinit' in project 'Maplog'.
02:14:38 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

02:14:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:14:56 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
02:14:56 INFO  : 'jtag frequency' command is executed.
02:14:56 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:14:56 INFO  : Context for 'APU' is selected.
02:14:56 INFO  : System reset is completed.
02:14:59 INFO  : 'after 3000' command is executed.
02:14:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
02:15:10 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
02:15:10 INFO  : Context for 'APU' is selected.
02:15:11 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:15:11 INFO  : 'configparams force-mem-access 1' command is executed.
02:15:11 INFO  : Context for 'APU' is selected.
02:15:11 INFO  : Boot mode is read from the target.
02:15:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:15:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:15:11 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:15:11 INFO  : 'set bp_15_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:15:13 INFO  : 'con -block -timeout 60' command is executed.
02:15:13 INFO  : 'bpremove $bp_15_11_fsbl_bp' command is executed.
02:15:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:15:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:15:14 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
02:15:14 INFO  : 'configparams force-mem-access 0' command is executed.
02:15:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_15_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

02:15:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:15:14 INFO  : 'con' command is executed.
02:15:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:15:14 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
02:45:15 INFO  : Disconnected from the channel tcfchan#3.
20:07:57 DEBUG : Logs will be stored at '/home/arthur/mapalogistico/sw/IDE.log'.
20:07:58 INFO  : Launching XSCT server: xsct -n  -interactive /home/arthur/mapalogistico/sw/temp_xsdb_launch_script.tcl
20:08:00 INFO  : Registering command handlers for Vitis TCF services
20:08:01 INFO  : XSCT server has started successfully.
20:08:01 INFO  : plnx-install-location is set to ''
20:08:01 INFO  : Successfully done setting XSCT server connection channel  
20:08:01 INFO  : Successfully done query RDI_DATADIR 
20:08:01 INFO  : Successfully done setting workspace for the tool. 
20:08:01 INFO  : Platform repository initialization has completed.
20:10:29 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
20:10:59 INFO  : Result from executing command 'getProjects': design_1_wrapper
20:10:59 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
20:11:03 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
20:11:16 INFO  : The hardware specification used by project 'Maplog' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:11:16 INFO  : The file '/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
20:11:16 INFO  : The updated bitstream files are copied from platform to folder '/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream' in project 'Maplog'.
20:11:16 INFO  : The file '/home/arthur/mapalogistico/sw/Maplog/_ide/psinit/psu_init.tcl' stored in project is removed.
20:11:17 INFO  : The updated ps init files are copied from platform to folder '/home/arthur/mapalogistico/sw/Maplog/_ide/psinit' in project 'Maplog'.
20:11:19 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

20:22:15 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
20:22:19 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

20:23:02 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
20:23:06 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

20:23:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:18 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
20:23:18 INFO  : 'jtag frequency' command is executed.
20:23:18 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:23:18 INFO  : Context for 'APU' is selected.
20:23:19 INFO  : System reset is completed.
20:23:22 INFO  : 'after 3000' command is executed.
20:23:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
20:23:33 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
20:23:33 INFO  : Context for 'APU' is selected.
20:23:33 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:23:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:33 INFO  : Context for 'APU' is selected.
20:23:33 INFO  : Boot mode is read from the target.
20:23:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:23:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:23:34 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:23:34 INFO  : 'set bp_23_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:23:35 INFO  : 'con -block -timeout 60' command is executed.
20:23:35 INFO  : 'bpremove $bp_23_34_fsbl_bp' command is executed.
20:23:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:23:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:23:37 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
20:23:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_23_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:23:37 INFO  : 'con' command is executed.
20:23:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:23:37 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
21:47:03 INFO  : Disconnected from the channel tcfchan#5.
21:48:31 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
21:48:53 INFO  : Result from executing command 'getProjects': design_1_wrapper
21:48:53 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
21:48:57 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
21:49:10 INFO  : The hardware specification used by project 'Maplog' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:49:10 INFO  : The file '/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit' stored in project is removed.
21:49:11 INFO  : The updated bitstream files are copied from platform to folder '/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream' in project 'Maplog'.
21:49:11 INFO  : The file '/home/arthur/mapalogistico/sw/Maplog/_ide/psinit/psu_init.tcl' stored in project is removed.
21:49:11 INFO  : The updated ps init files are copied from platform to folder '/home/arthur/mapalogistico/sw/Maplog/_ide/psinit' in project 'Maplog'.
21:49:13 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

21:49:48 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
21:49:53 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

21:50:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:40 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
21:50:40 INFO  : 'jtag frequency' command is executed.
21:50:40 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:50:40 INFO  : Context for 'APU' is selected.
21:50:41 INFO  : System reset is completed.
21:50:44 INFO  : 'after 3000' command is executed.
21:50:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
21:50:55 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
21:50:55 INFO  : Context for 'APU' is selected.
21:50:56 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:50:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:56 INFO  : Context for 'APU' is selected.
21:50:56 INFO  : Boot mode is read from the target.
21:50:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:50:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:50:57 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:50:57 INFO  : 'set bp_50_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:50:58 INFO  : 'con -block -timeout 60' command is executed.
21:50:58 INFO  : 'bpremove $bp_50_57_fsbl_bp' command is executed.
21:50:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:50:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:51:00 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
21:51:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_50_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:51:00 INFO  : 'con' command is executed.
21:51:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:51:00 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
21:55:39 INFO  : Result from executing command 'getProjects': design_1_wrapper
21:55:39 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
21:55:43 INFO  : Checking for BSP changes to sync application flags for project 'Maplog'...
21:55:58 ERROR : (XSDB Server)readelf: Error: '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/fsbl.elf': No such file

21:57:14 INFO  : Disconnected from the channel tcfchan#9.
21:57:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:16 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 87066A' is selected.
21:57:16 INFO  : 'jtag frequency' command is executed.
21:57:16 INFO  : Sourcing of '/tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:57:16 INFO  : Context for 'APU' is selected.
21:57:16 INFO  : System reset is completed.
21:57:19 INFO  : 'after 3000' command is executed.
21:57:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}' command is executed.
21:57:30 INFO  : Device configured successfully with "/home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit"
21:57:30 INFO  : Context for 'APU' is selected.
21:57:30 INFO  : Hardware design and registers information is loaded from '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:57:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:30 INFO  : Context for 'APU' is selected.
21:57:30 INFO  : Boot mode is read from the target.
21:57:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:57:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:57:31 INFO  : The application '/home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:57:31 INFO  : 'set bp_57_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:57:32 INFO  : 'con -block -timeout 60' command is executed.
21:57:32 INFO  : 'bpremove $bp_57_31_fsbl_bp' command is executed.
21:57:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:57:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:57:34 INFO  : The application '/home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf' is downloaded to processor 'psu_cortexa53_0'.
21:57:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2023.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 87066A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-87066A-14730093-0"}
fpga -file /home/arthur/mapalogistico/sw/Maplog/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf
set bp_57_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/arthur/mapalogistico/sw/Maplog/Debug/Maplog.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:57:34 INFO  : 'con' command is executed.
21:57:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:57:34 INFO  : Launch script is exported to file '/home/arthur/mapalogistico/sw/Maplog_system/_ide/scripts/debugger_maplog-default.tcl'
00:08:48 INFO  : Disconnected from the channel tcfchan#12.
