(pcb "/home/p3/Spice/spice-pcb/scoreboard/scoreboard.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(2012-apr-16-27)-stable")
  )
  (resolution mil 10)
  (unit mil)
  (structure
    (layer Front
      (type signal)
      (property
        (index 0)
      )
    )
    (layer Back
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  475 -475  2600 -475  2600 -1675  475 -1675  475 -475)
    )
    (via "Via[0-1]_35:25_mil" "Via[0-1]_35:0_mil")
    (rule
      (width 8)
      (clearance 10.1)
      (clearance 10.1 (type default_smd))
      (clearance 2.5 (type smd_smd))
    )
  )
  (placement
    (component "SIL-8"
      (place P1 600 -1100 front 90 (PN CONN_8))
    )
    (component "SIL-2"
      (place P2 900 -1100 front 90 (PN CONN_2))
    )
    (component "DIP-16__300"
      (place WES1 2325 -1100 front 270 (PN 8BITSHIFT))
      (place WES2 1450 -1100 front 0 (PN 8BITSHIFT))
    )
    (component WES_R8ARRAY
      (place RP1 2300 -1000 back 90 (PN R_PACK8))
      (place RP2 1275 -1125 back 180 (PN R_PACK8))
    )
    (component WES_7SEGMENT
      (place AFF1 1575 -1475 back 180 (PN 7SEGMENTS))
      (place AFF2 775 -1475 back 180 (PN 7SEGMENTS))
    )
  )
  (library
    (image "SIL-8"
      (outline (path signal 12  -400 50  400 50))
      (outline (path signal 12  400 50  400 -50))
      (outline (path signal 12  400 -50  -400 -50))
      (outline (path signal 12  -400 -50  -400 50))
      (outline (path signal 12  -300 -50  -300 50))
      (pin Rect[A]Pad_55x55_mil 1 -350 0)
      (pin Round[A]Pad_55_mil 2 -250 0)
      (pin Round[A]Pad_55_mil 3 -150 0)
      (pin Round[A]Pad_55_mil 4 -50 0)
      (pin Round[A]Pad_55_mil 5 50 0)
      (pin Round[A]Pad_55_mil 6 150 0)
      (pin Round[A]Pad_55_mil 7 250 0)
      (pin Round[A]Pad_55_mil 8 350 0)
    )
    (image "SIL-2"
      (outline (path signal 12  -100 -50  -100 50))
      (outline (path signal 12  -100 50  100 50))
      (outline (path signal 12  100 50  100 -50))
      (outline (path signal 12  100 -50  -100 -50))
      (pin Rect[A]Pad_55x55_mil 1 -50 0)
      (pin Round[A]Pad_55_mil 2 50 0)
    )
    (image "DIP-16__300"
      (outline (path signal 15  -450 50  -450 50))
      (outline (path signal 15  -450 50  -400 50))
      (outline (path signal 15  -400 50  -400 -50))
      (outline (path signal 15  -400 -50  -450 -50))
      (outline (path signal 15  -450 100  450 100))
      (outline (path signal 15  450 100  450 -100))
      (outline (path signal 15  450 -100  -450 -100))
      (outline (path signal 15  -450 -100  -450 100))
      (pin Rect[A]Pad_55x55_mil 1 -350 -150)
      (pin Round[A]Pad_55_mil 2 -250 -150)
      (pin Round[A]Pad_55_mil 3 -150 -150)
      (pin Round[A]Pad_55_mil 4 -50 -150)
      (pin Round[A]Pad_55_mil 5 50 -150)
      (pin Round[A]Pad_55_mil 6 150 -150)
      (pin Round[A]Pad_55_mil 7 250 -150)
      (pin Round[A]Pad_55_mil 8 350 -150)
      (pin Round[A]Pad_55_mil 9 350 150)
      (pin Round[A]Pad_55_mil 10 250 150)
      (pin Round[A]Pad_55_mil 11 150 150)
      (pin Round[A]Pad_55_mil 12 50 150)
      (pin Round[A]Pad_55_mil 13 -50 150)
      (pin Round[A]Pad_55_mil 14 -150 150)
      (pin Round[A]Pad_55_mil 15 -250 150)
      (pin Round[A]Pad_55_mil 16 -350 150)
    )
    (image WES_R8ARRAY
      (pin Rect[T]Pad_17.7x35.4_mil 16 0 0)
      (pin Rect[T]Pad_17.7x35.4_mil 1 0 -66.9)
      (pin Rect[T]Pad_17.7x35.4_mil 15 31.5 0)
      (pin Rect[T]Pad_17.7x35.4_mil 14 63 0)
      (pin Rect[T]Pad_17.7x35.4_mil 13 94.5 0)
      (pin Rect[T]Pad_17.7x35.4_mil 12 126 0)
      (pin Rect[T]Pad_17.7x35.4_mil 11 157.5 0)
      (pin Rect[T]Pad_17.7x35.4_mil 10 189 0)
      (pin Rect[T]Pad_17.7x35.4_mil 9 220.5 0)
      (pin Rect[T]Pad_17.7x35.4_mil 2 31.5 -66.9)
      (pin Rect[T]Pad_17.7x35.4_mil 3 63 -66.9)
      (pin Rect[T]Pad_17.7x35.4_mil 4 94.5 -66.9)
      (pin Rect[T]Pad_17.7x35.4_mil 5 126 -66.9)
      (pin Rect[T]Pad_17.7x35.4_mil 6 157.5 -66.9)
      (pin Rect[T]Pad_17.7x35.4_mil 7 189 -66.9)
      (pin Rect[T]Pad_17.7x35.4_mil 8 220.5 -66.9)
    )
    (image WES_7SEGMENT
      (outline (path signal 15  -200 100  -200 -900))
      (outline (path signal 15  -200 -900  600 -900))
      (outline (path signal 15  600 -900  600 100))
      (outline (path signal 15  600 100  -200 100))
      (pin Round[A]Pad_47.2_mil 1 0 0)
      (pin Round[A]Pad_47.2_mil 2 100 0)
      (pin Round[A]Pad_47.2_mil 3 200 0)
      (pin Round[A]Pad_47.2_mil 4 300 0)
      (pin Round[A]Pad_47.2_mil 5 400 0)
      (pin Round[A]Pad_47.2_mil 6 0 -800)
      (pin Round[A]Pad_47.2_mil 7 100 -800)
      (pin Round[A]Pad_47.2_mil 8 200 -800)
      (pin Round[A]Pad_47.2_mil 9 300 -800)
      (pin Round[A]Pad_47.2_mil 10 400 -800)
    )
    (padstack Round[A]Pad_47.2_mil
      (shape (circle Front 47.2))
      (shape (circle Back 47.2))
      (attach off)
    )
    (padstack Round[A]Pad_55_mil
      (shape (circle Front 55))
      (shape (circle Back 55))
      (attach off)
    )
    (padstack Rect[A]Pad_55x55_mil
      (shape (rect Front -27.5 -27.5 27.5 27.5))
      (shape (rect Back -27.5 -27.5 27.5 27.5))
      (attach off)
    )
    (padstack Rect[T]Pad_17.7x35.4_mil
      (shape (rect Front -8.85 -17.7 8.85 17.7))
      (attach off)
    )
    (padstack "Via[0-1]_35:25_mil"
      (shape (circle Front 35))
      (shape (circle Back 35))
      (attach off)
    )
    (padstack "Via[0-1]_35:0_mil"
      (shape (circle Front 35))
      (shape (circle Back 35))
      (attach off)
    )
  )
  (network
    (net GND
      (pins P1-2 WES1-8 WES2-8)
    )
    (net "N-000003"
      (pins WES2-3 RP2-4)
    )
    (net "N-000004"
      (pins WES1-6 RP1-7)
    )
    (net "N-000005"
      (pins RP1-10 AFF1-10)
    )
    (net "N-000006"
      (pins RP1-11 AFF1-9)
    )
    (net "N-000007"
      (pins RP1-12 AFF1-1)
    )
    (net "N-000008"
      (pins RP1-13 AFF1-2)
    )
    (net "N-000009"
      (pins RP1-14 AFF1-4)
    )
    (net "N-000010"
      (pins RP1-15 AFF1-6)
    )
    (net "N-000011"
      (pins RP1-16 AFF1-7)
    )
    (net "N-000012"
      (pins WES2-4 RP2-5)
    )
    (net "N-000013"
      (pins RP1-9 AFF1-5)
    )
    (net "N-000014"
      (pins WES1-1 RP1-2)
    )
    (net "N-000017"
      (pins WES2-5 RP2-6)
    )
    (net "N-000018"
      (pins WES2-6 RP2-7)
    )
    (net "N-000019"
      (pins WES2-7 RP2-8)
    )
    (net "N-000025"
      (pins WES2-15 RP2-1)
    )
    (net "N-000026"
      (pins WES1-5 RP1-6)
    )
    (net "N-000027"
      (pins RP2-12 AFF2-1)
    )
    (net "N-000028"
      (pins RP2-13 AFF2-2)
    )
    (net "N-000029"
      (pins RP2-14 AFF2-4)
    )
    (net "N-000030"
      (pins RP2-15 AFF2-6)
    )
    (net "N-000031"
      (pins RP2-16 AFF2-7)
    )
    (net "N-000032"
      (pins RP2-11 AFF2-9)
    )
    (net "N-000033"
      (pins RP2-10 AFF2-10)
    )
    (net "N-000034"
      (pins WES2-2 RP2-3)
    )
    (net "N-000035"
      (pins RP2-9 AFF2-5)
    )
    (net "N-000036"
      (pins WES1-4 RP1-5)
    )
    (net "N-000037"
      (pins WES1-9 WES2-14)
    )
    (net "N-000038"
      (pins WES2-1 RP2-2)
    )
    (net "N-000039"
      (pins WES1-7 RP1-8)
    )
    (net "N-000040"
      (pins WES1-15 RP1-1)
    )
    (net "N-000041"
      (pins WES1-2 RP1-3)
    )
    (net "N-000042"
      (pins WES1-3 RP1-4)
    )
    (net OE_BAR
      (pins P1-7 WES1-13 WES2-13)
    )
    (net Reg_Clock
      (pins P1-5 P2-2 WES1-12 WES2-12)
    )
    (net SCLR_BAR
      (pins P1-6 WES1-10 WES2-10)
    )
    (net Serial_Clock
      (pins P1-4 P2-1 WES1-11 WES2-11)
    )
    (net Serial_Input
      (pins P1-3 WES1-14)
    )
    (net VCC
      (pins P1-1 WES1-16 WES2-16 AFF1-3 AFF1-8 AFF2-3 AFF2-8)
    )
    (class kicad_default "" GND "N-000003" "N-000004" "N-000005" "N-000006"
      "N-000007" "N-000008" "N-000009" "N-000010" "N-000011" "N-000012" "N-000013"
      "N-000014" "N-000017" "N-000018" "N-000019" "N-000025" "N-000026" "N-000027"
      "N-000028" "N-000029" "N-000030" "N-000031" "N-000032" "N-000033" "N-000034"
      "N-000035" "N-000036" "N-000037" "N-000038" "N-000039" "N-000040" "N-000041"
      "N-000042" OE_BAR Reg_Clock SCLR_BAR Serial_Clock Serial_Input VCC
      (circuit
        (use_via Via[0-1]_35:25_mil)
      )
      (rule
        (width 8)
        (clearance 10.1)
      )
    )
  )
  (wiring
  )
)
