ncverilog(64): 15.20-s070: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s070: Started on May 22, 2019 at 07:55:31 UTC
ncverilog
	+nc64bit
	+access+r
	+functional_mode
	+nclibdirname+libs_sim.duv.fnc
	-l
	./log/sim.duv.fnc.log
	+define+duv
	+define+DUV
	+define+DUMP
	+define+DUMPFILE="./dump/dump.duv.fnc.fsdb"
	+define+DUMPMODULE="./dump.duv.v"
	+fsdb+autoflush
	+fsdb+no_warning
	top_tb.v
	-f filelist.duv.f
		-v
		./rtl/duv.v
Recompiling... reason: file './rtl/duv.v' is newer than expected.
	expected: Wed May 22 07:55:17 2019
	actual:   Wed May 22 07:55:28 2019
file: ./rtl/duv.v
	module duv.duv:v
		errors: 0, warnings: 0
		Caching library 'duv' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		duv.duv:v <0x2e49eecf>
			streams:   1, words:   306
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 3       3
		Registers:               7       7
		Scalar wires:            7       -
		Always blocks:           2       2
		Initial blocks:          2       2
		Cont. assignments:       0       1
		Pseudo assignments:      3       3
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.tb:v
Loading snapshot worklib.tb:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /apps/cadence/incisive/15.20.070/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09-1, Linux x86_64/64bit, 10/08/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file './dump/dump.duv.fnc.fsdb'
*Verdi* : Begin traversing the scope (tb), layer (0).
*Verdi* : Enable +functions dumping.
*Verdi* : End of traversing.
sel=0,in0=0,in1=0,out=0
sel=0,in0=0,in1=1,out=0
sel=0,in0=1,in1=0,out=1
sel=0,in0=1,in1=1,out=1
sel=1,in0=1,in1=1,out=1
sel=1,in0=0,in1=0,out=0
sel=1,in0=0,in1=1,out=1
sel=1,in0=1,in1=0,out=0
sel=1,in0=1,in1=1,out=1
Simulation complete via $finish(1) at time 136 NS + 0
./tb_duv.v:36     #10 $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s070: Exiting on May 22, 2019 at 07:55:32 UTC  (total: 00:00:01)
