vendor_name = ModelSim
source_file = 1, C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf
source_file = 1, freqcalc/freqcalc.bdf
source_file = 1, C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc.bdf
source_file = 1, C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd
source_file = 1, C:/Users/toshiba/Desktop/COPY/FPGACONTROL/PLL80M.qip
source_file = 1, C:/Users/toshiba/Desktop/COPY/FPGACONTROL/PLL80M.vhd
source_file = 1, C:/Users/toshiba/Desktop/COPY/FPGACONTROL/div10m.bdf
source_file = 1, C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FIFO12.qip
source_file = 1, C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FIFO12.vhd
source_file = 1, datacarry/WRREEQ.vhd
source_file = 1, C:/Users/toshiba/Desktop/COPY/FPGACONTROL/datacarry/WRREQ1.vhd
source_file = 1, C:/Users/toshiba/Desktop/COPY/FPGACONTROL/RAM2PORT.qip
source_file = 1, C:/Users/toshiba/Desktop/COPY/FPGACONTROL/RAM2PORT.vhd
source_file = 1, C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FREW.bdf
source_file = 1, C:/Users/toshiba/Desktop/COPY/FPGACONTROL/dds/PHASETEST.vhd
source_file = 1, C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEST.vhd
source_file = 1, C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP.vhd
source_file = 1, C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP2.vhd
source_file = 1, C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd
source_file = 1, C:/Users/toshiba/Desktop/COPY/FPGACONTROL/db/FPGACONTROL.cbx.xml
source_file = 1, d:/temp/quartusii11/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/temp/quartusii11/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/temp/quartusii11/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/temp/quartusii11/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/aglobal100.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/cbx.lst
source_file = 1, c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_ad_1.vhd
source_file = 1, c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd
source_file = 1, d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf
source_file = 1, c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/temp/quartusii11/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/toshiba/Desktop/COPY/FPGACONTROL/db/altsyncram_acr1.tdf
source_file = 1, e:/nios/chen/fpgacontrol/dds/phase_acc.vhd
design_name = FPGACONTROL
instance = comp, \inst6|altpll_component|pll\, inst6|altpll_component|pll, FPGACONTROL, 1
instance = comp, \inst27|acc[21]\, inst27|acc[21], FPGACONTROL, 1
instance = comp, \inst27|acc[19]\, inst27|acc[19], FPGACONTROL, 1
instance = comp, \inst27|acc[12]\, inst27|acc[12], FPGACONTROL, 1
instance = comp, \inst27|acc[10]\, inst27|acc[10], FPGACONTROL, 1
instance = comp, \inst27|acc[8]\, inst27|acc[8], FPGACONTROL, 1
instance = comp, \inst27|acc[6]\, inst27|acc[6], FPGACONTROL, 1
instance = comp, \inst27|acc[5]\, inst27|acc[5], FPGACONTROL, 1
instance = comp, \inst27|acc[3]\, inst27|acc[3], FPGACONTROL, 1
instance = comp, \inst27|acc[1]\, inst27|acc[1], FPGACONTROL, 1
instance = comp, \inst27|acc[1]~34\, inst27|acc[1]~34, FPGACONTROL, 1
instance = comp, \inst27|acc[3]~38\, inst27|acc[3]~38, FPGACONTROL, 1
instance = comp, \inst27|acc[5]~42\, inst27|acc[5]~42, FPGACONTROL, 1
instance = comp, \inst27|acc[6]~44\, inst27|acc[6]~44, FPGACONTROL, 1
instance = comp, \inst27|acc[8]~48\, inst27|acc[8]~48, FPGACONTROL, 1
instance = comp, \inst27|acc[10]~52\, inst27|acc[10]~52, FPGACONTROL, 1
instance = comp, \inst27|acc[12]~56\, inst27|acc[12]~56, FPGACONTROL, 1
instance = comp, \inst27|acc[19]~70\, inst27|acc[19]~70, FPGACONTROL, 1
instance = comp, \inst27|acc[21]~74\, inst27|acc[21]~74, FPGACONTROL, 1
instance = comp, \inst|CS_FREQ_RD_H\, inst|CS_FREQ_RD_H, FPGACONTROL, 1
instance = comp, \inst30|process_0~0\, inst30|process_0~0, FPGACONTROL, 1
instance = comp, \inst|Equal0~3\, inst|Equal0~3, FPGACONTROL, 1
instance = comp, \inst|Equal0~4\, inst|Equal0~4, FPGACONTROL, 1
instance = comp, \inst|CS_FREQ_RD_H~0\, inst|CS_FREQ_RD_H~0, FPGACONTROL, 1
instance = comp, \inst|CS_FREQ_RD_H~1\, inst|CS_FREQ_RD_H~1, FPGACONTROL, 1
instance = comp, \inst19~clkctrl\, inst19~clkctrl, FPGACONTROL, 1
instance = comp, \inst6|altpll_component|_clk1~clkctrl\, inst6|altpll_component|_clk1~clkctrl, FPGACONTROL, 1
instance = comp, \NWE~clkctrl\, NWE~clkctrl, FPGACONTROL, 1
instance = comp, \inst20~clkctrl\, inst20~clkctrl, FPGACONTROL, 1
instance = comp, \NADV~clkctrl\, NADV~clkctrl, FPGACONTROL, 1
instance = comp, \AD[15]~I\, AD[15], FPGACONTROL, 1
instance = comp, \AD[14]~I\, AD[14], FPGACONTROL, 1
instance = comp, \AD[13]~I\, AD[13], FPGACONTROL, 1
instance = comp, \AD[12]~I\, AD[12], FPGACONTROL, 1
instance = comp, \AD[11]~I\, AD[11], FPGACONTROL, 1
instance = comp, \AD[10]~I\, AD[10], FPGACONTROL, 1
instance = comp, \AD[9]~I\, AD[9], FPGACONTROL, 1
instance = comp, \AD[8]~I\, AD[8], FPGACONTROL, 1
instance = comp, \AD[7]~I\, AD[7], FPGACONTROL, 1
instance = comp, \AD[6]~I\, AD[6], FPGACONTROL, 1
instance = comp, \AD[5]~I\, AD[5], FPGACONTROL, 1
instance = comp, \AD[4]~I\, AD[4], FPGACONTROL, 1
instance = comp, \AD[3]~I\, AD[3], FPGACONTROL, 1
instance = comp, \AD[2]~I\, AD[2], FPGACONTROL, 1
instance = comp, \AD[1]~I\, AD[1], FPGACONTROL, 1
instance = comp, \AD[0]~I\, AD[0], FPGACONTROL, 1
instance = comp, \NOE~I\, NOE, FPGACONTROL, 1
instance = comp, \NADV~I\, NADV, FPGACONTROL, 1
instance = comp, \NWE~I\, NWE, FPGACONTROL, 1
instance = comp, \inst30|DATA[0]~0\, inst30|DATA[0]~0, FPGACONTROL, 1
instance = comp, \inst30|DATA[0]~0clkctrl\, inst30|DATA[0]~0clkctrl, FPGACONTROL, 1
instance = comp, \inst30|DATA[15]$latch\, inst30|DATA[15]$latch, FPGACONTROL, 1
instance = comp, \inst|Equal0~2\, inst|Equal0~2, FPGACONTROL, 1
instance = comp, \inst|Equal0~1\, inst|Equal0~1, FPGACONTROL, 1
instance = comp, \inst|Equal0~0\, inst|Equal0~0, FPGACONTROL, 1
instance = comp, \inst|Equal0~5\, inst|Equal0~5, FPGACONTROL, 1
instance = comp, \A16~I\, A16, FPGACONTROL, 1
instance = comp, \inst|CS_FREQ_WR_L~0\, inst|CS_FREQ_WR_L~0, FPGACONTROL, 1
instance = comp, \inst|process_0~0\, inst|process_0~0, FPGACONTROL, 1
instance = comp, \inst|CS_FREQ_WR_L\, inst|CS_FREQ_WR_L, FPGACONTROL, 1
instance = comp, \inst|CS_FREQ_WR_H~0\, inst|CS_FREQ_WR_H~0, FPGACONTROL, 1
instance = comp, \inst|CS_FREQ_WR_H\, inst|CS_FREQ_WR_H, FPGACONTROL, 1
instance = comp, \inst7|process_0~0\, inst7|process_0~0, FPGACONTROL, 1
instance = comp, \inst7|DOUT[15]\, inst7|DOUT[15], FPGACONTROL, 1
instance = comp, \inst1|inst9|12\, inst1|inst9|12, FPGACONTROL, 1
instance = comp, \inst1|inst5|12\, inst1|inst5|12, FPGACONTROL, 1
instance = comp, \inst|CS_FREQ_RD_L~0\, inst|CS_FREQ_RD_L~0, FPGACONTROL, 1
instance = comp, \inst|CS_FREQ_RD_L\, inst|CS_FREQ_RD_L, FPGACONTROL, 1
instance = comp, \inst13|DOUT[15]~25\, inst13|DOUT[15]~25, FPGACONTROL, 1
instance = comp, \inst13|DOUT[15]~26\, inst13|DOUT[15]~26, FPGACONTROL, 1
instance = comp, \inst13|DOUT[15]~16\, inst13|DOUT[15]~16, FPGACONTROL, 1
instance = comp, \inst|nCS~0\, inst|nCS~0, FPGACONTROL, 1
instance = comp, \inst|nCS\, inst|nCS, FPGACONTROL, 1
instance = comp, \inst30|DATA[0]_102\, inst30|DATA[0]_102, FPGACONTROL, 1
instance = comp, \inst13|DOUT[15]~27\, inst13|DOUT[15]~27, FPGACONTROL, 1
instance = comp, \inst9|DOUT[7]~42\, inst9|DOUT[7]~42, FPGACONTROL, 1
instance = comp, \inst13|DOUT[15]~28\, inst13|DOUT[15]~28, FPGACONTROL, 1
instance = comp, \inst7|DOUT[14]\, inst7|DOUT[14], FPGACONTROL, 1
instance = comp, \inst1|inst9|13\, inst1|inst9|13, FPGACONTROL, 1
instance = comp, \inst1|inst5|13\, inst1|inst5|13, FPGACONTROL, 1
instance = comp, \inst13|DOUT[14]~29\, inst13|DOUT[14]~29, FPGACONTROL, 1
instance = comp, \inst30|DATA[14]$latch\, inst30|DATA[14]$latch, FPGACONTROL, 1
instance = comp, \inst13|DOUT[14]~30\, inst13|DOUT[14]~30, FPGACONTROL, 1
instance = comp, \inst7|DOUT[13]\, inst7|DOUT[13], FPGACONTROL, 1
instance = comp, \inst1|inst9|14\, inst1|inst9|14, FPGACONTROL, 1
instance = comp, \inst1|inst5|14\, inst1|inst5|14, FPGACONTROL, 1
instance = comp, \inst13|DOUT[13]~31\, inst13|DOUT[13]~31, FPGACONTROL, 1
instance = comp, \inst30|DATA[13]$latch\, inst30|DATA[13]$latch, FPGACONTROL, 1
instance = comp, \inst13|DOUT[13]~32\, inst13|DOUT[13]~32, FPGACONTROL, 1
instance = comp, \inst30|DATA[12]$latch\, inst30|DATA[12]$latch, FPGACONTROL, 1
instance = comp, \inst7|DOUT[12]\, inst7|DOUT[12], FPGACONTROL, 1
instance = comp, \inst1|inst9|15\, inst1|inst9|15, FPGACONTROL, 1
instance = comp, \inst1|inst5|15\, inst1|inst5|15, FPGACONTROL, 1
instance = comp, \inst13|DOUT[12]~33\, inst13|DOUT[12]~33, FPGACONTROL, 1
instance = comp, \inst13|DOUT[12]~34\, inst13|DOUT[12]~34, FPGACONTROL, 1
instance = comp, \inst30|DATA[11]$latch\, inst30|DATA[11]$latch, FPGACONTROL, 1
instance = comp, \inst7|DOUT[11]\, inst7|DOUT[11], FPGACONTROL, 1
instance = comp, \inst1|inst5|16\, inst1|inst5|16, FPGACONTROL, 1
instance = comp, \inst1|inst9|16~feeder\, inst1|inst9|16~feeder, FPGACONTROL, 1
instance = comp, \inst1|inst9|16\, inst1|inst9|16, FPGACONTROL, 1
instance = comp, \inst13|DOUT[11]~35\, inst13|DOUT[11]~35, FPGACONTROL, 1
instance = comp, \inst13|DOUT[11]~36\, inst13|DOUT[11]~36, FPGACONTROL, 1
instance = comp, \inst30|DATA[10]$latch\, inst30|DATA[10]$latch, FPGACONTROL, 1
instance = comp, \inst7|DOUT[10]\, inst7|DOUT[10], FPGACONTROL, 1
instance = comp, \inst1|inst5|17\, inst1|inst5|17, FPGACONTROL, 1
instance = comp, \inst1|inst9|17~feeder\, inst1|inst9|17~feeder, FPGACONTROL, 1
instance = comp, \inst1|inst9|17\, inst1|inst9|17, FPGACONTROL, 1
instance = comp, \inst13|DOUT[10]~37\, inst13|DOUT[10]~37, FPGACONTROL, 1
instance = comp, \inst13|DOUT[10]~38\, inst13|DOUT[10]~38, FPGACONTROL, 1
instance = comp, \inst30|DATA[9]$latch\, inst30|DATA[9]$latch, FPGACONTROL, 1
instance = comp, \inst7|DOUT[9]\, inst7|DOUT[9], FPGACONTROL, 1
instance = comp, \inst1|inst5|18\, inst1|inst5|18, FPGACONTROL, 1
instance = comp, \inst1|inst9|18~feeder\, inst1|inst9|18~feeder, FPGACONTROL, 1
instance = comp, \inst1|inst9|18\, inst1|inst9|18, FPGACONTROL, 1
instance = comp, \inst13|DOUT[9]~39\, inst13|DOUT[9]~39, FPGACONTROL, 1
instance = comp, \inst13|DOUT[9]~40\, inst13|DOUT[9]~40, FPGACONTROL, 1
instance = comp, \inst30|DATA[8]$latch\, inst30|DATA[8]$latch, FPGACONTROL, 1
instance = comp, \inst7|DOUT[8]\, inst7|DOUT[8], FPGACONTROL, 1
instance = comp, \inst1|inst5|19\, inst1|inst5|19, FPGACONTROL, 1
instance = comp, \inst1|inst9|19\, inst1|inst9|19, FPGACONTROL, 1
instance = comp, \inst13|DOUT[8]~41\, inst13|DOUT[8]~41, FPGACONTROL, 1
instance = comp, \inst13|DOUT[8]~42\, inst13|DOUT[8]~42, FPGACONTROL, 1
instance = comp, \inst30|DATA[7]$latch\, inst30|DATA[7]$latch, FPGACONTROL, 1
instance = comp, \inst9|DOUT[7]~16\, inst9|DOUT[7]~16, FPGACONTROL, 1
instance = comp, \inst9|DOUT[7]~18\, inst9|DOUT[7]~18, FPGACONTROL, 1
instance = comp, \inst9|DOUT[7]~19\, inst9|DOUT[7]~19, FPGACONTROL, 1
instance = comp, \inst9|DOUT[7]~20\, inst9|DOUT[7]~20, FPGACONTROL, 1
instance = comp, \inst7|DOUT[7]\, inst7|DOUT[7], FPGACONTROL, 1
instance = comp, \inst1|inst|12~feeder\, inst1|inst|12~feeder, FPGACONTROL, 1
instance = comp, \inst1|inst|12\, inst1|inst|12, FPGACONTROL, 1
instance = comp, \inst1|inst7|12\, inst1|inst7|12, FPGACONTROL, 1
instance = comp, \inst13|DOUT[7]~17\, inst13|DOUT[7]~17, FPGACONTROL, 1
instance = comp, \inst|CS_RAM_RD~0\, inst|CS_RAM_RD~0, FPGACONTROL, 1
instance = comp, \inst|CS_RAM_RD~1\, inst|CS_RAM_RD~1, FPGACONTROL, 1
instance = comp, \inst|CS_RAM_RD\, inst|CS_RAM_RD, FPGACONTROL, 1
instance = comp, \inst9|DOUT[7]~17\, inst9|DOUT[7]~17, FPGACONTROL, 1
instance = comp, \inst9|DOUT[7]~44\, inst9|DOUT[7]~44, FPGACONTROL, 1
instance = comp, \inst9|DOUT[7]~43\, inst9|DOUT[7]~43, FPGACONTROL, 1
instance = comp, \inst9|DOUT[6]~22\, inst9|DOUT[6]~22, FPGACONTROL, 1
instance = comp, \inst30|DATA[6]$latch\, inst30|DATA[6]$latch, FPGACONTROL, 1
instance = comp, \inst9|DOUT[6]~21\, inst9|DOUT[6]~21, FPGACONTROL, 1
instance = comp, \inst9|DOUT[6]~23\, inst9|DOUT[6]~23, FPGACONTROL, 1
instance = comp, \inst7|DOUT[6]~feeder\, inst7|DOUT[6]~feeder, FPGACONTROL, 1
instance = comp, \inst7|DOUT[6]\, inst7|DOUT[6], FPGACONTROL, 1
instance = comp, \inst1|inst|13\, inst1|inst|13, FPGACONTROL, 1
instance = comp, \inst1|inst7|13\, inst1|inst7|13, FPGACONTROL, 1
instance = comp, \inst13|DOUT[6]~18\, inst13|DOUT[6]~18, FPGACONTROL, 1
instance = comp, \inst9|DOUT[6]~45\, inst9|DOUT[6]~45, FPGACONTROL, 1
instance = comp, \inst30|DATA[5]$latch\, inst30|DATA[5]$latch, FPGACONTROL, 1
instance = comp, \inst9|DOUT[5]~24\, inst9|DOUT[5]~24, FPGACONTROL, 1
instance = comp, \inst9|DOUT[5]~26\, inst9|DOUT[5]~26, FPGACONTROL, 1
instance = comp, \inst7|DOUT[5]\, inst7|DOUT[5], FPGACONTROL, 1
instance = comp, \inst1|inst|14~feeder\, inst1|inst|14~feeder, FPGACONTROL, 1
instance = comp, \inst1|inst|14\, inst1|inst|14, FPGACONTROL, 1
instance = comp, \inst1|inst7|14\, inst1|inst7|14, FPGACONTROL, 1
instance = comp, \inst13|DOUT[5]~19\, inst13|DOUT[5]~19, FPGACONTROL, 1
instance = comp, \CLK25M~I\, CLK25M, FPGACONTROL, 1
instance = comp, \inst6|altpll_component|_clk2~clkctrl\, inst6|altpll_component|_clk2~clkctrl, FPGACONTROL, 1
instance = comp, \inst30|DATA[4]$latch\, inst30|DATA[4]$latch, FPGACONTROL, 1
instance = comp, \inst9|DOUT[4]~27\, inst9|DOUT[4]~27, FPGACONTROL, 1
instance = comp, \inst9|DOUT[4]~28\, inst9|DOUT[4]~28, FPGACONTROL, 1
instance = comp, \inst9|DOUT[4]~29\, inst9|DOUT[4]~29, FPGACONTROL, 1
instance = comp, \inst8|DOUT[4]~feeder\, inst8|DOUT[4]~feeder, FPGACONTROL, 1
instance = comp, \inst|CS_RAM_WR~0\, inst|CS_RAM_WR~0, FPGACONTROL, 1
instance = comp, \inst|CS_RAM_WR~1\, inst|CS_RAM_WR~1, FPGACONTROL, 1
instance = comp, \inst|CS_RAM_WR\, inst|CS_RAM_WR, FPGACONTROL, 1
instance = comp, \inst8|DOUT[4]\, inst8|DOUT[4], FPGACONTROL, 1
instance = comp, \inst|ADDR_RAM[0]~reg0feeder\, inst|ADDR_RAM[0]~reg0feeder, FPGACONTROL, 1
instance = comp, \inst|ADDR_RAM[0]~reg0\, inst|ADDR_RAM[0]~reg0, FPGACONTROL, 1
instance = comp, \inst|ADDR_RAM[1]~reg0\, inst|ADDR_RAM[1]~reg0, FPGACONTROL, 1
instance = comp, \inst|ADDR_RAM[2]~reg0feeder\, inst|ADDR_RAM[2]~reg0feeder, FPGACONTROL, 1
instance = comp, \inst|ADDR_RAM[2]~reg0\, inst|ADDR_RAM[2]~reg0, FPGACONTROL, 1
instance = comp, \inst|ADDR_RAM[3]~reg0\, inst|ADDR_RAM[3]~reg0, FPGACONTROL, 1
instance = comp, \inst|ADDR_RAM[4]~reg0feeder\, inst|ADDR_RAM[4]~reg0feeder, FPGACONTROL, 1
instance = comp, \inst|ADDR_RAM[4]~reg0\, inst|ADDR_RAM[4]~reg0, FPGACONTROL, 1
instance = comp, \inst|ADDR_RAM[5]~reg0feeder\, inst|ADDR_RAM[5]~reg0feeder, FPGACONTROL, 1
instance = comp, \inst|ADDR_RAM[5]~reg0\, inst|ADDR_RAM[5]~reg0, FPGACONTROL, 1
instance = comp, \inst|ADDR_RAM[6]~reg0\, inst|ADDR_RAM[6]~reg0, FPGACONTROL, 1
instance = comp, \inst|ADDR_RAM[7]~reg0feeder\, inst|ADDR_RAM[7]~reg0feeder, FPGACONTROL, 1
instance = comp, \inst|ADDR_RAM[7]~reg0\, inst|ADDR_RAM[7]~reg0, FPGACONTROL, 1
instance = comp, \inst|ADDR_RAM[8]~reg0feeder\, inst|ADDR_RAM[8]~reg0feeder, FPGACONTROL, 1
instance = comp, \inst|ADDR_RAM[8]~reg0\, inst|ADDR_RAM[8]~reg0, FPGACONTROL, 1
instance = comp, \inst|ADDR_RAM[9]~reg0\, inst|ADDR_RAM[9]~reg0, FPGACONTROL, 1
instance = comp, \inst13|process_0~0\, inst13|process_0~0, FPGACONTROL, 1
instance = comp, \inst13|DOUT[3]~21\, inst13|DOUT[3]~21, FPGACONTROL, 1
instance = comp, \inst30|DATA[3]$latch\, inst30|DATA[3]$latch, FPGACONTROL, 1
instance = comp, \inst9|DOUT[3]~30\, inst9|DOUT[3]~30, FPGACONTROL, 1
instance = comp, \inst9|DOUT[3]~31\, inst9|DOUT[3]~31, FPGACONTROL, 1
instance = comp, \inst9|DOUT[3]~32\, inst9|DOUT[3]~32, FPGACONTROL, 1
instance = comp, \inst7|DOUT[3]\, inst7|DOUT[3], FPGACONTROL, 1
instance = comp, \inst1|inst7|16\, inst1|inst7|16, FPGACONTROL, 1
instance = comp, \inst1|inst|16~feeder\, inst1|inst|16~feeder, FPGACONTROL, 1
instance = comp, \inst1|inst|16\, inst1|inst|16, FPGACONTROL, 1
instance = comp, \inst9|DOUT[1]~37\, inst9|DOUT[1]~37, FPGACONTROL, 1
instance = comp, \inst30|DATA[1]$latch\, inst30|DATA[1]$latch, FPGACONTROL, 1
instance = comp, \inst9|DOUT[1]~36\, inst9|DOUT[1]~36, FPGACONTROL, 1
instance = comp, \inst1|inst7|18\, inst1|inst7|18, FPGACONTROL, 1
instance = comp, \inst13|DOUT[1]~23\, inst13|DOUT[1]~23, FPGACONTROL, 1
instance = comp, \inst9|DOUT[1]~38\, inst9|DOUT[1]~38, FPGACONTROL, 1
instance = comp, \inst7|DOUT[1]\, inst7|DOUT[1], FPGACONTROL, 1
instance = comp, \inst1|inst|18\, inst1|inst|18, FPGACONTROL, 1
instance = comp, \inst27|acc[0]~32\, inst27|acc[0]~32, FPGACONTROL, 1
instance = comp, \inst27|acc[0]\, inst27|acc[0], FPGACONTROL, 1
instance = comp, \inst27|acc[2]~36\, inst27|acc[2]~36, FPGACONTROL, 1
instance = comp, \inst27|acc[2]\, inst27|acc[2], FPGACONTROL, 1
instance = comp, \inst27|acc[4]~40\, inst27|acc[4]~40, FPGACONTROL, 1
instance = comp, \inst27|acc[4]\, inst27|acc[4], FPGACONTROL, 1
instance = comp, \inst27|acc[7]~46\, inst27|acc[7]~46, FPGACONTROL, 1
instance = comp, \inst27|acc[7]\, inst27|acc[7], FPGACONTROL, 1
instance = comp, \inst27|acc[9]~50\, inst27|acc[9]~50, FPGACONTROL, 1
instance = comp, \inst27|acc[9]\, inst27|acc[9], FPGACONTROL, 1
instance = comp, \inst27|acc[11]~54\, inst27|acc[11]~54, FPGACONTROL, 1
instance = comp, \inst27|acc[11]\, inst27|acc[11], FPGACONTROL, 1
instance = comp, \inst27|acc[13]~58\, inst27|acc[13]~58, FPGACONTROL, 1
instance = comp, \inst27|acc[13]\, inst27|acc[13], FPGACONTROL, 1
instance = comp, \inst27|acc[14]~60\, inst27|acc[14]~60, FPGACONTROL, 1
instance = comp, \inst27|acc[14]\, inst27|acc[14], FPGACONTROL, 1
instance = comp, \inst27|acc[15]~62\, inst27|acc[15]~62, FPGACONTROL, 1
instance = comp, \inst27|acc[15]\, inst27|acc[15], FPGACONTROL, 1
instance = comp, \inst27|acc[16]~64\, inst27|acc[16]~64, FPGACONTROL, 1
instance = comp, \inst27|acc[16]\, inst27|acc[16], FPGACONTROL, 1
instance = comp, \inst27|acc[17]~66\, inst27|acc[17]~66, FPGACONTROL, 1
instance = comp, \inst27|acc[17]\, inst27|acc[17], FPGACONTROL, 1
instance = comp, \inst27|acc[18]~68\, inst27|acc[18]~68, FPGACONTROL, 1
instance = comp, \inst27|acc[18]\, inst27|acc[18], FPGACONTROL, 1
instance = comp, \inst27|acc[20]~72\, inst27|acc[20]~72, FPGACONTROL, 1
instance = comp, \inst27|acc[20]\, inst27|acc[20], FPGACONTROL, 1
instance = comp, \inst27|acc[22]~76\, inst27|acc[22]~76, FPGACONTROL, 1
instance = comp, \inst27|acc[22]\, inst27|acc[22], FPGACONTROL, 1
instance = comp, \inst27|acc[23]~78\, inst27|acc[23]~78, FPGACONTROL, 1
instance = comp, \inst27|acc[23]\, inst27|acc[23], FPGACONTROL, 1
instance = comp, \inst27|acc[24]~80\, inst27|acc[24]~80, FPGACONTROL, 1
instance = comp, \inst27|acc[24]\, inst27|acc[24], FPGACONTROL, 1
instance = comp, \inst27|acc[25]~82\, inst27|acc[25]~82, FPGACONTROL, 1
instance = comp, \inst27|acc[25]\, inst27|acc[25], FPGACONTROL, 1
instance = comp, \inst27|acc[26]~84\, inst27|acc[26]~84, FPGACONTROL, 1
instance = comp, \inst27|acc[26]\, inst27|acc[26], FPGACONTROL, 1
instance = comp, \inst27|acc[27]~86\, inst27|acc[27]~86, FPGACONTROL, 1
instance = comp, \inst27|acc[27]\, inst27|acc[27], FPGACONTROL, 1
instance = comp, \inst27|acc[28]~88\, inst27|acc[28]~88, FPGACONTROL, 1
instance = comp, \inst27|acc[28]\, inst27|acc[28], FPGACONTROL, 1
instance = comp, \inst27|acc[29]~90\, inst27|acc[29]~90, FPGACONTROL, 1
instance = comp, \inst27|acc[29]\, inst27|acc[29], FPGACONTROL, 1
instance = comp, \inst27|acc[30]~92\, inst27|acc[30]~92, FPGACONTROL, 1
instance = comp, \inst27|acc[30]\, inst27|acc[30], FPGACONTROL, 1
instance = comp, \inst27|acc[31]~94\, inst27|acc[31]~94, FPGACONTROL, 1
instance = comp, \inst27|acc[31]\, inst27|acc[31], FPGACONTROL, 1
instance = comp, \inst8|DOUT[5]~feeder\, inst8|DOUT[5]~feeder, FPGACONTROL, 1
instance = comp, \inst8|DOUT[5]\, inst8|DOUT[5], FPGACONTROL, 1
instance = comp, \inst8|DOUT[6]\, inst8|DOUT[6], FPGACONTROL, 1
instance = comp, \inst8|DOUT[7]\, inst8|DOUT[7], FPGACONTROL, 1
instance = comp, \inst70|altsyncram_component|auto_generated|ram_block1a4\, inst70|altsyncram_component|auto_generated|ram_block1a4, FPGACONTROL, 1
instance = comp, \inst9|DOUT[5]~25\, inst9|DOUT[5]~25, FPGACONTROL, 1
instance = comp, \inst9|DOUT[5]~46\, inst9|DOUT[5]~46, FPGACONTROL, 1
instance = comp, \inst7|DOUT[4]\, inst7|DOUT[4], FPGACONTROL, 1
instance = comp, \inst1|inst|15~feeder\, inst1|inst|15~feeder, FPGACONTROL, 1
instance = comp, \inst1|inst|15\, inst1|inst|15, FPGACONTROL, 1
instance = comp, \inst1|inst7|15\, inst1|inst7|15, FPGACONTROL, 1
instance = comp, \inst13|DOUT[4]~20\, inst13|DOUT[4]~20, FPGACONTROL, 1
instance = comp, \inst9|DOUT[4]~47\, inst9|DOUT[4]~47, FPGACONTROL, 1
instance = comp, \inst9|DOUT[3]~48\, inst9|DOUT[3]~48, FPGACONTROL, 1
instance = comp, \inst30|DATA[2]$latch\, inst30|DATA[2]$latch, FPGACONTROL, 1
instance = comp, \inst9|DOUT[2]~33\, inst9|DOUT[2]~33, FPGACONTROL, 1
instance = comp, \inst9|DOUT[2]~34\, inst9|DOUT[2]~34, FPGACONTROL, 1
instance = comp, \inst9|DOUT[2]~35\, inst9|DOUT[2]~35, FPGACONTROL, 1
instance = comp, \inst7|DOUT[2]\, inst7|DOUT[2], FPGACONTROL, 1
instance = comp, \inst1|inst|17~feeder\, inst1|inst|17~feeder, FPGACONTROL, 1
instance = comp, \inst1|inst|17\, inst1|inst|17, FPGACONTROL, 1
instance = comp, \inst1|inst7|17\, inst1|inst7|17, FPGACONTROL, 1
instance = comp, \inst13|DOUT[2]~22\, inst13|DOUT[2]~22, FPGACONTROL, 1
instance = comp, \inst9|DOUT[2]~49\, inst9|DOUT[2]~49, FPGACONTROL, 1
instance = comp, \inst9|DOUT[1]~50\, inst9|DOUT[1]~50, FPGACONTROL, 1
instance = comp, \inst30|DATA[0]$latch\, inst30|DATA[0]$latch, FPGACONTROL, 1
instance = comp, \inst9|DOUT[0]~39\, inst9|DOUT[0]~39, FPGACONTROL, 1
instance = comp, \inst9|DOUT[0]~40\, inst9|DOUT[0]~40, FPGACONTROL, 1
instance = comp, \inst9|DOUT[0]~41\, inst9|DOUT[0]~41, FPGACONTROL, 1
instance = comp, \inst7|DOUT[0]~feeder\, inst7|DOUT[0]~feeder, FPGACONTROL, 1
instance = comp, \inst7|DOUT[0]\, inst7|DOUT[0], FPGACONTROL, 1
instance = comp, \inst1|inst7|19\, inst1|inst7|19, FPGACONTROL, 1
instance = comp, \inst1|inst|19\, inst1|inst|19, FPGACONTROL, 1
instance = comp, \inst13|DOUT[0]~24\, inst13|DOUT[0]~24, FPGACONTROL, 1
instance = comp, \inst9|DOUT[0]~51\, inst9|DOUT[0]~51, FPGACONTROL, 1
instance = comp, \inst8|DOUT[0]\, inst8|DOUT[0], FPGACONTROL, 1
instance = comp, \inst8|DOUT[1]~feeder\, inst8|DOUT[1]~feeder, FPGACONTROL, 1
instance = comp, \inst8|DOUT[1]\, inst8|DOUT[1], FPGACONTROL, 1
instance = comp, \inst8|DOUT[2]~feeder\, inst8|DOUT[2]~feeder, FPGACONTROL, 1
instance = comp, \inst8|DOUT[2]\, inst8|DOUT[2], FPGACONTROL, 1
instance = comp, \inst8|DOUT[3]~feeder\, inst8|DOUT[3]~feeder, FPGACONTROL, 1
instance = comp, \inst8|DOUT[3]\, inst8|DOUT[3], FPGACONTROL, 1
instance = comp, \inst70|altsyncram_component|auto_generated|ram_block1a0\, inst70|altsyncram_component|auto_generated|ram_block1a0, FPGACONTROL, 1
instance = comp, \INT4~I\, INT4, FPGACONTROL, 1
instance = comp, \DACLK~I\, DACLK, FPGACONTROL, 1
instance = comp, \DACD[7]~I\, DACD[7], FPGACONTROL, 1
instance = comp, \DACD[6]~I\, DACD[6], FPGACONTROL, 1
instance = comp, \DACD[5]~I\, DACD[5], FPGACONTROL, 1
instance = comp, \DACD[4]~I\, DACD[4], FPGACONTROL, 1
instance = comp, \DACD[3]~I\, DACD[3], FPGACONTROL, 1
instance = comp, \DACD[2]~I\, DACD[2], FPGACONTROL, 1
instance = comp, \DACD[1]~I\, DACD[1], FPGACONTROL, 1
instance = comp, \DACD[0]~I\, DACD[0], FPGACONTROL, 1
instance = comp, \RAMADDR[31]~I\, RAMADDR[31], FPGACONTROL, 1
instance = comp, \A17~I\, A17, FPGACONTROL, 1
instance = comp, \COUT~I\, COUT, FPGACONTROL, 1
instance = comp, \A18~I\, A18, FPGACONTROL, 1
instance = comp, \DIN[11]~I\, DIN[11], FPGACONTROL, 1
instance = comp, \DIN[10]~I\, DIN[10], FPGACONTROL, 1
instance = comp, \DIN[9]~I\, DIN[9], FPGACONTROL, 1
instance = comp, \DIN[8]~I\, DIN[8], FPGACONTROL, 1
instance = comp, \DIN[7]~I\, DIN[7], FPGACONTROL, 1
instance = comp, \DIN[6]~I\, DIN[6], FPGACONTROL, 1
instance = comp, \DIN[5]~I\, DIN[5], FPGACONTROL, 1
instance = comp, \DIN[4]~I\, DIN[4], FPGACONTROL, 1
instance = comp, \DIN[3]~I\, DIN[3], FPGACONTROL, 1
instance = comp, \DIN[2]~I\, DIN[2], FPGACONTROL, 1
instance = comp, \DIN[1]~I\, DIN[1], FPGACONTROL, 1
instance = comp, \DIN[0]~I\, DIN[0], FPGACONTROL, 1
