Timing Violation Report Max Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Fri Mar  6 17:42:03 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[63]:D
  Delay (ns):              7.674
  Slack (ns):              1.227
  Arrival (ns):           11.103
  Required (ns):          12.330
  Operating Conditions: slow_lv_ht

Path 2
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              7.674
  Slack (ns):              1.227
  Arrival (ns):           11.103
  Required (ns):          12.330
  Operating Conditions: slow_lv_ht

Path 3
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              7.627
  Slack (ns):              1.242
  Arrival (ns):           11.056
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 4
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              7.658
  Slack (ns):              1.243
  Arrival (ns):           11.087
  Required (ns):          12.330
  Operating Conditions: slow_lv_ht

Path 5
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[63]:D
  Delay (ns):              7.658
  Slack (ns):              1.243
  Arrival (ns):           11.087
  Required (ns):          12.330
  Operating Conditions: slow_lv_ht

Path 6
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[61]:D
  Delay (ns):              7.626
  Slack (ns):              1.243
  Arrival (ns):           11.055
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 7
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              7.611
  Slack (ns):              1.258
  Arrival (ns):           11.040
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 8
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[61]:D
  Delay (ns):              7.610
  Slack (ns):              1.259
  Arrival (ns):           11.039
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 9
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[63]:D
  Delay (ns):              7.639
  Slack (ns):              1.262
  Arrival (ns):           11.068
  Required (ns):          12.330
  Operating Conditions: slow_lv_ht

Path 10
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              7.639
  Slack (ns):              1.262
  Arrival (ns):           11.068
  Required (ns):          12.330
  Operating Conditions: slow_lv_ht

Path 11
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              7.592
  Slack (ns):              1.277
  Arrival (ns):           11.021
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 12
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[61]:D
  Delay (ns):              7.591
  Slack (ns):              1.278
  Arrival (ns):           11.020
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 13
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[64]:D
  Delay (ns):              7.586
  Slack (ns):              1.301
  Arrival (ns):           11.015
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 14
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[64]:D
  Delay (ns):              7.584
  Slack (ns):              1.303
  Arrival (ns):           11.013
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 15
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[64]:D
  Delay (ns):              7.570
  Slack (ns):              1.317
  Arrival (ns):           10.999
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 16
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[58]:D
  Delay (ns):              7.589
  Slack (ns):              1.317
  Arrival (ns):           11.018
  Required (ns):          12.335
  Operating Conditions: slow_lv_ht

Path 17
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[64]:D
  Delay (ns):              7.568
  Slack (ns):              1.319
  Arrival (ns):           10.997
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 18
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[58]:D
  Delay (ns):              7.587
  Slack (ns):              1.319
  Arrival (ns):           11.016
  Required (ns):          12.335
  Operating Conditions: slow_lv_ht

Path 19
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[63]:D
  Delay (ns):              7.571
  Slack (ns):              1.331
  Arrival (ns):           11.000
  Required (ns):          12.331
  Operating Conditions: slow_lv_ht

Path 20
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[58]:D
  Delay (ns):              7.573
  Slack (ns):              1.333
  Arrival (ns):           11.002
  Required (ns):          12.335
  Operating Conditions: slow_lv_ht

Path 21
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[58]:D
  Delay (ns):              7.571
  Slack (ns):              1.335
  Arrival (ns):           11.000
  Required (ns):          12.335
  Operating Conditions: slow_lv_ht

Path 22
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[64]:D
  Delay (ns):              7.551
  Slack (ns):              1.336
  Arrival (ns):           10.980
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 23
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[64]:D
  Delay (ns):              7.549
  Slack (ns):              1.338
  Arrival (ns):           10.978
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 24
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[61]:D
  Delay (ns):              7.527
  Slack (ns):              1.342
  Arrival (ns):           10.956
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 25
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[60]:D
  Delay (ns):              7.524
  Slack (ns):              1.345
  Arrival (ns):           10.953
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 26
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              7.522
  Slack (ns):              1.347
  Arrival (ns):           10.951
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 27
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[63]:D
  Delay (ns):              7.555
  Slack (ns):              1.347
  Arrival (ns):           10.984
  Required (ns):          12.331
  Operating Conditions: slow_lv_ht

Path 28
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[58]:D
  Delay (ns):              7.554
  Slack (ns):              1.352
  Arrival (ns):           10.983
  Required (ns):          12.335
  Operating Conditions: slow_lv_ht

Path 29
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[58]:D
  Delay (ns):              7.552
  Slack (ns):              1.354
  Arrival (ns):           10.981
  Required (ns):          12.335
  Operating Conditions: slow_lv_ht

Path 30
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[61]:D
  Delay (ns):              7.511
  Slack (ns):              1.358
  Arrival (ns):           10.940
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 31
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[60]:D
  Delay (ns):              7.508
  Slack (ns):              1.361
  Arrival (ns):           10.937
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 32
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              7.506
  Slack (ns):              1.363
  Arrival (ns):           10.935
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 33
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[63]:D
  Delay (ns):              7.524
  Slack (ns):              1.365
  Arrival (ns):           10.965
  Required (ns):          12.330
  Operating Conditions: slow_lv_ht

Path 34
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              7.524
  Slack (ns):              1.365
  Arrival (ns):           10.965
  Required (ns):          12.330
  Operating Conditions: slow_lv_ht

Path 35
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[63]:D
  Delay (ns):              7.536
  Slack (ns):              1.366
  Arrival (ns):           10.965
  Required (ns):          12.331
  Operating Conditions: slow_lv_ht

Path 36
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[55]:D
  Delay (ns):              7.520
  Slack (ns):              1.367
  Arrival (ns):           10.949
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 37
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              7.521
  Slack (ns):              1.368
  Arrival (ns):           10.962
  Required (ns):          12.330
  Operating Conditions: slow_lv_ht

Path 38
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[63]:D
  Delay (ns):              7.521
  Slack (ns):              1.368
  Arrival (ns):           10.962
  Required (ns):          12.330
  Operating Conditions: slow_lv_ht

Path 39
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              7.495
  Slack (ns):              1.376
  Arrival (ns):           10.922
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 40
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[61]:D
  Delay (ns):              7.494
  Slack (ns):              1.377
  Arrival (ns):           10.921
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 41
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[61]:D
  Delay (ns):              7.492
  Slack (ns):              1.377
  Arrival (ns):           10.921
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 42
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              7.477
  Slack (ns):              1.380
  Arrival (ns):           10.918
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 43
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[60]:D
  Delay (ns):              7.489
  Slack (ns):              1.380
  Arrival (ns):           10.918
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 44
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[61]:D
  Delay (ns):              7.476
  Slack (ns):              1.381
  Arrival (ns):           10.917
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 45
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[60]:D
  Delay (ns):              7.487
  Slack (ns):              1.382
  Arrival (ns):           10.916
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 46
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[55]:D
  Delay (ns):              7.504
  Slack (ns):              1.383
  Arrival (ns):           10.933
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 47
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              7.474
  Slack (ns):              1.383
  Arrival (ns):           10.915
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 48
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[61]:D
  Delay (ns):              7.473
  Slack (ns):              1.384
  Arrival (ns):           10.914
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 49
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[55]:D
  Delay (ns):              7.500
  Slack (ns):              1.387
  Arrival (ns):           10.929
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 50
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              7.495
  Slack (ns):              1.393
  Arrival (ns):           10.905
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 51
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[61]:D
  Delay (ns):              7.494
  Slack (ns):              1.394
  Arrival (ns):           10.904
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 52
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[54]:D
  Delay (ns):              7.492
  Slack (ns):              1.395
  Arrival (ns):           10.921
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 53
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[11]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              7.474
  Slack (ns):              1.395
  Arrival (ns):           10.903
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 54
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[54]:D
  Delay (ns):              7.491
  Slack (ns):              1.396
  Arrival (ns):           10.920
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 55
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[11]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[61]:D
  Delay (ns):              7.473
  Slack (ns):              1.396
  Arrival (ns):           10.902
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 56
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[56]:D
  Delay (ns):              7.488
  Slack (ns):              1.399
  Arrival (ns):           10.917
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 57
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              7.487
  Slack (ns):              1.400
  Arrival (ns):           10.916
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 58
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[63]:D
  Delay (ns):              7.542
  Slack (ns):              1.401
  Arrival (ns):           10.969
  Required (ns):          12.370
  Operating Conditions: slow_lv_ht

Path 59
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              7.542
  Slack (ns):              1.401
  Arrival (ns):           10.969
  Required (ns):          12.370
  Operating Conditions: slow_lv_ht

Path 60
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[56]:D
  Delay (ns):              7.486
  Slack (ns):              1.401
  Arrival (ns):           10.915
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 61
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[63]:D
  Delay (ns):              7.487
  Slack (ns):              1.402
  Arrival (ns):           10.928
  Required (ns):          12.330
  Operating Conditions: slow_lv_ht

Path 62
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              7.487
  Slack (ns):              1.402
  Arrival (ns):           10.928
  Required (ns):          12.330
  Operating Conditions: slow_lv_ht

Path 63
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[55]:D
  Delay (ns):              7.485
  Slack (ns):              1.402
  Arrival (ns):           10.914
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 64
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[55]:D
  Delay (ns):              7.484
  Slack (ns):              1.403
  Arrival (ns):           10.913
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 65
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[53]:D
  Delay (ns):              7.482
  Slack (ns):              1.405
  Arrival (ns):           10.911
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/precharge_ob[3]:D
  Delay (ns):              4.566
  Slack (ns):              1.408
  Arrival (ns):           11.538
  Required (ns):          12.946
  Operating Conditions: slow_lv_ht

Path 67
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[53]:D
  Delay (ns):              7.477
  Slack (ns):              1.410
  Arrival (ns):           10.906
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 68
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[54]:D
  Delay (ns):              7.476
  Slack (ns):              1.411
  Arrival (ns):           10.905
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 69
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[54]:D
  Delay (ns):              7.475
  Slack (ns):              1.412
  Arrival (ns):           10.904
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 70
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[56]:D
  Delay (ns):              7.472
  Slack (ns):              1.415
  Arrival (ns):           10.901
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 71
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[11]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[63]:D
  Delay (ns):              7.522
  Slack (ns):              1.416
  Arrival (ns):           10.809
  Required (ns):          12.225
  Operating Conditions: slow_lv_lt

Path 72
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              7.471
  Slack (ns):              1.416
  Arrival (ns):           10.900
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 73
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[58]:D
  Delay (ns):              7.490
  Slack (ns):              1.416
  Arrival (ns):           10.919
  Required (ns):          12.335
  Operating Conditions: slow_lv_ht

Path 74
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[11]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              7.521
  Slack (ns):              1.417
  Arrival (ns):           10.808
  Required (ns):          12.225
  Operating Conditions: slow_lv_lt

Path 75
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              7.440
  Slack (ns):              1.417
  Arrival (ns):           10.881
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 76
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[56]:D
  Delay (ns):              7.470
  Slack (ns):              1.417
  Arrival (ns):           10.899
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 77
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[61]:D
  Delay (ns):              7.439
  Slack (ns):              1.418
  Arrival (ns):           10.880
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 78
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[53]:D
  Delay (ns):              7.466
  Slack (ns):              1.421
  Arrival (ns):           10.895
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 79
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[55]:D
  Delay (ns):              7.465
  Slack (ns):              1.422
  Arrival (ns):           10.894
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 80
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[53]:D
  Delay (ns):              7.461
  Slack (ns):              1.426
  Arrival (ns):           10.890
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 81
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[62]:D
  Delay (ns):              7.443
  Slack (ns):              1.426
  Arrival (ns):           10.872
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 82
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              7.442
  Slack (ns):              1.427
  Arrival (ns):           10.871
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/precharge_ob_tmr3[3]:D
  Delay (ns):              4.545
  Slack (ns):              1.428
  Arrival (ns):           11.517
  Required (ns):          12.945
  Operating Conditions: slow_lv_ht

Path 84
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[63]:D
  Delay (ns):              7.542
  Slack (ns):              1.429
  Arrival (ns):           10.952
  Required (ns):          12.381
  Operating Conditions: slow_lv_ht

Path 85
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              7.542
  Slack (ns):              1.429
  Arrival (ns):           10.952
  Required (ns):          12.381
  Operating Conditions: slow_lv_ht

Path 86
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[54]:D
  Delay (ns):              7.457
  Slack (ns):              1.430
  Arrival (ns):           10.886
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 87
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[54]:D
  Delay (ns):              7.456
  Slack (ns):              1.431
  Arrival (ns):           10.885
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 88
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[58]:D
  Delay (ns):              7.474
  Slack (ns):              1.432
  Arrival (ns):           10.903
  Required (ns):          12.335
  Operating Conditions: slow_lv_ht

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/init_sm_tmr2[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/precharge_ob[3]:D
  Delay (ns):              4.539
  Slack (ns):              1.434
  Arrival (ns):           11.512
  Required (ns):          12.946
  Operating Conditions: slow_lv_ht

Path 90
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[56]:D
  Delay (ns):              7.453
  Slack (ns):              1.434
  Arrival (ns):           10.882
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 91
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[64]:D
  Delay (ns):              7.452
  Slack (ns):              1.435
  Arrival (ns):           10.881
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 92
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[64]:D
  Delay (ns):              7.454
  Slack (ns):              1.435
  Arrival (ns):           10.881
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 93
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[56]:D
  Delay (ns):              7.451
  Slack (ns):              1.436
  Arrival (ns):           10.880
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 94
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/divisor[12]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[64]:D
  Delay (ns):              7.452
  Slack (ns):              1.437
  Arrival (ns):           10.879
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 95
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/precharge_ob[0]:D
  Delay (ns):              4.536
  Slack (ns):              1.437
  Arrival (ns):           11.508
  Required (ns):          12.945
  Operating Conditions: slow_lv_ht

Path 96
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[64]:D
  Delay (ns):              7.436
  Slack (ns):              1.439
  Arrival (ns):           10.877
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/init_sm[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/precharge_ob_tmr2[0]:D
  Delay (ns):              4.534
  Slack (ns):              1.439
  Arrival (ns):           11.506
  Required (ns):          12.945
  Operating Conditions: slow_lv_ht

Path 98
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[53]:D
  Delay (ns):              7.447
  Slack (ns):              1.440
  Arrival (ns):           10.876
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 99
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[4]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr3[64]:D
  Delay (ns):              7.434
  Slack (ns):              1.441
  Arrival (ns):           10.875
  Required (ns):          12.316
  Operating Conditions: slow_lv_ht

Path 100
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[8]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_tmr2[62]:D
  Delay (ns):              7.427
  Slack (ns):              1.442
  Arrival (ns):           10.856
  Required (ns):          12.298
  Operating Conditions: slow_lv_ht

