{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649675505213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649675505214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 13:11:44 2022 " "Processing started: Mon Apr 11 13:11:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649675505214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675505214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tarea_aceleracion -c tecnica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tarea_aceleracion -c tecnica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675505214 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675507819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649675507882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649675507882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/nios_system_tec2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/nios_system_tec2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2 " "Found entity 1: nios_system_tec2" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system_tec2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system_tec2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "nios_system_tec2/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_irq_mapper " "Found entity 1: nios_system_tec2_irq_mapper" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_irq_mapper.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_1 " "Found entity 1: nios_system_tec2_mm_interconnect_1" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_tec2_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_tec2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_1_rsp_mux " "Found entity 1: nios_system_tec2_mm_interconnect_1_rsp_mux" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517496 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_1_rsp_demux " "Found entity 1: nios_system_tec2_mm_interconnect_1_rsp_demux" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_1_cmd_mux " "Found entity 1: nios_system_tec2_mm_interconnect_1_cmd_mux" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_1_cmd_demux " "Found entity 1: nios_system_tec2_mm_interconnect_1_cmd_demux" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec2/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517553 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system_tec2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_system_tec2/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec2_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_tec2_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649675517570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec2_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_tec2_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649675517570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_1_router_001_default_decode " "Found entity 1: nios_system_tec2_mm_interconnect_1_router_001_default_decode" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517572 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec2_mm_interconnect_1_router_001 " "Found entity 2: nios_system_tec2_mm_interconnect_1_router_001" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec2_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at nios_system_tec2_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_router.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649675517583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec2_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at nios_system_tec2_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_router.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649675517584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_1_router_default_decode " "Found entity 1: nios_system_tec2_mm_interconnect_1_router_default_decode" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_router.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517585 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec2_mm_interconnect_1_router " "Found entity 2: nios_system_tec2_mm_interconnect_1_router" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_router.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_0 " "Found entity 1: nios_system_tec2_mm_interconnect_0" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: nios_system_tec2_mm_interconnect_0_avalon_st_adapter_005" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: nios_system_tec2_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_tec2_mm_interconnect_0_rsp_mux_001" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_tec2_mm_interconnect_0_rsp_mux" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_0_rsp_demux_003 " "Found entity 1: nios_system_tec2_mm_interconnect_0_rsp_demux_003" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_tec2_mm_interconnect_0_rsp_demux" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios_system_tec2_mm_interconnect_0_cmd_mux_003" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_tec2_mm_interconnect_0_cmd_mux" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_tec2_mm_interconnect_0_cmd_demux_001" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_tec2_mm_interconnect_0_cmd_demux" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517837 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517837 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517837 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517837 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649675517856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios_system_tec2/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517870 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios_system_tec2/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649675517880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios_system_tec2/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios_system_tec2/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios_system_tec2/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec2_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at nios_system_tec2_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649675517911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec2_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at nios_system_tec2_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649675517912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_0_router_007_default_decode " "Found entity 1: nios_system_tec2_mm_interconnect_0_router_007_default_decode" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517915 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec2_mm_interconnect_0_router_007 " "Found entity 2: nios_system_tec2_mm_interconnect_0_router_007" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec2_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_system_tec2_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649675517918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec2_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_system_tec2_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649675517918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_system_tec2_mm_interconnect_0_router_005_default_decode" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517922 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec2_mm_interconnect_0_router_005 " "Found entity 2: nios_system_tec2_mm_interconnect_0_router_005" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517922 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_tec2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649675517933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_tec2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649675517933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_tec2_mm_interconnect_0_router_002_default_decode" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517936 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec2_mm_interconnect_0_router_002 " "Found entity 2: nios_system_tec2_mm_interconnect_0_router_002" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_tec2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649675517947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_tec2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649675517948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_tec2_mm_interconnect_0_router_001_default_decode" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517951 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec2_mm_interconnect_0_router_001 " "Found entity 2: nios_system_tec2_mm_interconnect_0_router_001" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517951 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_tec2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_tec2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649675517960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_tec2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_tec2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649675517960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_tec2_mm_interconnect_0_router_default_decode" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517965 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec2_mm_interconnect_0_router " "Found entity 2: nios_system_tec2_mm_interconnect_0_router" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_cpu_custom_instruction_master_multi_xconnect " "Found entity 1: nios_system_tec2_cpu_custom_instruction_master_multi_xconnect" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "nios_system_tec2/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_custom_instruction_master_comb_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_custom_instruction_master_comb_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_cpu_custom_instruction_master_comb_xconnect " "Found entity 1: nios_system_tec2_cpu_custom_instruction_master_comb_xconnect" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_custom_instruction_master_comb_xconnect.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_custom_instruction_master_comb_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675517995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675517995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "nios_system_tec2/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/derivada_tangente_float_optima.vhd 0 0 " "Found 0 design units, including 0 entities, in source file nios_system_tec2/synthesis/submodules/derivada_tangente_float_optima.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/tangente_float_optima.vhd 0 0 " "Found 0 design units, including 0 entities, in source file nios_system_tec2/synthesis/submodules/tangente_float_optima.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/top_tanh.vhd 0 0 " "Found 0 design units, including 0 entities, in source file nios_system_tec2/synthesis/submodules/top_tanh.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_timer " "Found entity 1: nios_system_tec2_timer" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_timer.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_sysid " "Found entity 1: nios_system_tec2_sysid" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_sysid.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_sw " "Found entity 1: nios_system_tec2_sw" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_sw.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_sdram_input_efifo_module " "Found entity 1: nios_system_tec2_sdram_input_efifo_module" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_sdram.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518507 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec2_sdram " "Found entity 2: nios_system_tec2_sdram" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_sdram.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_pll " "Found entity 1: nios_system_tec2_pll" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_pll.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_performance_counter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_performance_counter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_performance_counter_0 " "Found entity 1: nios_system_tec2_performance_counter_0" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_performance_counter_0.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_performance_counter_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_nios_custom_instr_floating_point_2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_nios_custom_instr_floating_point_2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_nios_custom_instr_floating_point_2_0 " "Found entity 1: nios_system_tec2_nios_custom_instr_floating_point_2_0" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_nios_custom_instr_floating_point_2_0.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_nios_custom_instr_floating_point_2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/fpoint2_multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/fpoint2_multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi-fpmulti " "Found design unit 1: fpoint2_multi-fpmulti" {  } { { "nios_system_tec2/synthesis/submodules/fpoint2_multi.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/fpoint2_multi.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518546 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_multi " "Found entity 1: fpoint2_multi" {  } { { "nios_system_tec2/synthesis/submodules/fpoint2_multi.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/fpoint2_multi.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/fpoint2_multi_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/fpoint2_multi_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi_datapath-fp_data_path " "Found design unit 1: fpoint2_multi_datapath-fp_data_path" {  } { { "nios_system_tec2/synthesis/submodules/fpoint2_multi_datapath.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/fpoint2_multi_datapath.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518554 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_multi_datapath " "Found entity 1: fpoint2_multi_datapath" {  } { { "nios_system_tec2/synthesis/submodules/fpoint2_multi_datapath.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/fpoint2_multi_datapath.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file nios_system_tec2/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi_dspba_library_package (nios_system_tec2) " "Found design unit 1: fpoint2_multi_dspba_library_package (nios_system_tec2)" {  } { { "nios_system_tec2/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/fpoint2_multi_dspba_library.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/fpoint2_multi_dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi_dspba_delay-delay " "Found design unit 1: fpoint2_multi_dspba_delay-delay" {  } { { "nios_system_tec2/synthesis/submodules/fpoint2_multi_dspba_library.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/fpoint2_multi_dspba_library.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518574 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_multi_dspba_delay " "Found entity 1: fpoint2_multi_dspba_delay" {  } { { "nios_system_tec2/synthesis/submodules/fpoint2_multi_dspba_library.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/fpoint2_multi_dspba_library.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/fpaddsub/fpaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/fpaddsub/fpaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPAddSub-normal " "Found design unit 1: FPAddSub-normal" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518587 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPAddSub " "Found entity 1: FPAddSub" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/fpdiv/fpdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/fpdiv/fpdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPDiv-beh " "Found design unit 1: FPDiv-beh" {  } { { "nios_system_tec2/synthesis/submodules/FPDiv/FPDiv.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPDiv/FPDiv.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518596 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPDiv " "Found entity 1: FPDiv" {  } { { "nios_system_tec2/synthesis/submodules/FPDiv/FPDiv.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPDiv/FPDiv.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/fpmult/fpmult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/fpmult/fpmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPMult-normal " "Found design unit 1: FPMult-normal" {  } { { "nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518606 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPMult " "Found entity 1: FPMult" {  } { { "nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/inttofloat/inttofloat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/inttofloat/inttofloat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IntToFloat-normal " "Found design unit 1: IntToFloat-normal" {  } { { "nios_system_tec2/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/IntToFloat/IntToFloat.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518616 ""} { "Info" "ISGN_ENTITY_NAME" "1 IntToFloat " "Found entity 1: IntToFloat" {  } { { "nios_system_tec2/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/IntToFloat/IntToFloat.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/floattoint/floattoint.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/floattoint/floattoint.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FloatToInt-normal " "Found design unit 1: FloatToInt-normal" {  } { { "nios_system_tec2/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FloatToInt/FloatToInt.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518625 ""} { "Info" "ISGN_ENTITY_NAME" "1 FloatToInt " "Found entity 1: FloatToInt" {  } { { "nios_system_tec2/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FloatToInt/FloatToInt.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/fpsqrt/fpsqrt_safe_path.vhd 2 0 " "Found 2 design units, including 0 entities, in source file nios_system_tec2/synthesis/submodules/fpsqrt/fpsqrt_safe_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPSqrt_safe_path (nios_system_tec2) " "Found design unit 1: FPSqrt_safe_path (nios_system_tec2)" {  } { { "nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518633 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FPSqrt_safe_path-body " "Found design unit 2: FPSqrt_safe_path-body" {  } { { "nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/fpsqrt/fpsqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/fpsqrt/fpsqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPSqrt-normal " "Found design unit 1: FPSqrt-normal" {  } { { "nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518644 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPSqrt " "Found entity 1: FPSqrt" {  } { { "nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/fpoint2_combi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/fpoint2_combi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_combi-fpcombi " "Found design unit 1: fpoint2_combi-fpcombi" {  } { { "nios_system_tec2/synthesis/submodules/fpoint2_combi.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/fpoint2_combi.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518652 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_combi " "Found entity 1: fpoint2_combi" {  } { { "nios_system_tec2/synthesis/submodules/fpoint2_combi.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/fpoint2_combi.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/fpminmaxfused/fpminmaxfused.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/fpminmaxfused/fpminmaxfused.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPMinMaxFused-normal " "Found design unit 1: FPMinMaxFused-normal" {  } { { "nios_system_tec2/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518662 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPMinMaxFused " "Found entity 1: FPMinMaxFused" {  } { { "nios_system_tec2/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/fpcomparefused/fpcomparefused.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/fpcomparefused/fpcomparefused.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPCompareFused-normal " "Found design unit 1: FPCompareFused-normal" {  } { { "nios_system_tec2/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518672 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPCompareFused " "Found entity 1: FPCompareFused" {  } { { "nios_system_tec2/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/fpneg_abs/fpneg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/fpneg_abs/fpneg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPNeg-normal " "Found design unit 1: FPNeg-normal" {  } { { "nios_system_tec2/synthesis/submodules/FPNeg_Abs/FPNeg.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPNeg_Abs/FPNeg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518680 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPNeg " "Found entity 1: FPNeg" {  } { { "nios_system_tec2/synthesis/submodules/FPNeg_Abs/FPNeg.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPNeg_Abs/FPNeg.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/fpneg_abs/fpabs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/fpneg_abs/fpabs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPAbs-normal " "Found design unit 1: FPAbs-normal" {  } { { "nios_system_tec2/synthesis/submodules/FPNeg_Abs/FPAbs.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPNeg_Abs/FPAbs.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518686 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPAbs " "Found entity 1: FPAbs" {  } { { "nios_system_tec2/synthesis/submodules/FPNeg_Abs/FPAbs.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPNeg_Abs/FPAbs.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_led.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_led " "Found entity 1: nios_system_tec2_led" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_led.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_key.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_key " "Found entity 1: nios_system_tec2_key" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_key.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_jtag_uart_sim_scfifo_w " "Found entity 1: nios_system_tec2_jtag_uart_sim_scfifo_w" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518732 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec2_jtag_uart_scfifo_w " "Found entity 2: nios_system_tec2_jtag_uart_scfifo_w" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518732 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_tec2_jtag_uart_sim_scfifo_r " "Found entity 3: nios_system_tec2_jtag_uart_sim_scfifo_r" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518732 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_tec2_jtag_uart_scfifo_r " "Found entity 4: nios_system_tec2_jtag_uart_scfifo_r" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518732 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_tec2_jtag_uart " "Found entity 5: nios_system_tec2_jtag_uart" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_cpu " "Found entity 1: nios_system_tec2_cpu" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675518745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675518745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_cpu_cpu_ic_data_module " "Found entity 1: nios_system_tec2_cpu_cpu_ic_data_module" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_tec2_cpu_cpu_ic_tag_module " "Found entity 2: nios_system_tec2_cpu_cpu_ic_tag_module" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_tec2_cpu_cpu_bht_module " "Found entity 3: nios_system_tec2_cpu_cpu_bht_module" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_tec2_cpu_cpu_register_bank_a_module " "Found entity 4: nios_system_tec2_cpu_cpu_register_bank_a_module" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_tec2_cpu_cpu_register_bank_b_module " "Found entity 5: nios_system_tec2_cpu_cpu_register_bank_b_module" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_tec2_cpu_cpu_dc_tag_module " "Found entity 6: nios_system_tec2_cpu_cpu_dc_tag_module" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_tec2_cpu_cpu_dc_data_module " "Found entity 7: nios_system_tec2_cpu_cpu_dc_data_module" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_tec2_cpu_cpu_dc_victim_module " "Found entity 8: nios_system_tec2_cpu_cpu_dc_victim_module" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_tec2_cpu_cpu_nios2_oci_debug " "Found entity 9: nios_system_tec2_cpu_cpu_nios2_oci_debug" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_tec2_cpu_cpu_nios2_oci_break " "Found entity 10: nios_system_tec2_cpu_cpu_nios2_oci_break" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_tec2_cpu_cpu_nios2_oci_xbrk " "Found entity 11: nios_system_tec2_cpu_cpu_nios2_oci_xbrk" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_tec2_cpu_cpu_nios2_oci_dbrk " "Found entity 12: nios_system_tec2_cpu_cpu_nios2_oci_dbrk" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_tec2_cpu_cpu_nios2_oci_itrace " "Found entity 13: nios_system_tec2_cpu_cpu_nios2_oci_itrace" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_tec2_cpu_cpu_nios2_oci_td_mode " "Found entity 14: nios_system_tec2_cpu_cpu_nios2_oci_td_mode" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_tec2_cpu_cpu_nios2_oci_dtrace " "Found entity 15: nios_system_tec2_cpu_cpu_nios2_oci_dtrace" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_tec2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: nios_system_tec2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_tec2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: nios_system_tec2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_tec2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: nios_system_tec2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_tec2_cpu_cpu_nios2_oci_fifo " "Found entity 19: nios_system_tec2_cpu_cpu_nios2_oci_fifo" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_tec2_cpu_cpu_nios2_oci_pib " "Found entity 20: nios_system_tec2_cpu_cpu_nios2_oci_pib" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_tec2_cpu_cpu_nios2_oci_im " "Found entity 21: nios_system_tec2_cpu_cpu_nios2_oci_im" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_system_tec2_cpu_cpu_nios2_performance_monitors " "Found entity 22: nios_system_tec2_cpu_cpu_nios2_performance_monitors" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_system_tec2_cpu_cpu_nios2_avalon_reg " "Found entity 23: nios_system_tec2_cpu_cpu_nios2_avalon_reg" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios_system_tec2_cpu_cpu_ociram_sp_ram_module " "Found entity 24: nios_system_tec2_cpu_cpu_ociram_sp_ram_module" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios_system_tec2_cpu_cpu_nios2_ocimem " "Found entity 25: nios_system_tec2_cpu_cpu_nios2_ocimem" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios_system_tec2_cpu_cpu_nios2_oci " "Found entity 26: nios_system_tec2_cpu_cpu_nios2_oci" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios_system_tec2_cpu_cpu " "Found entity 27: nios_system_tec2_cpu_cpu" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675519825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios_system_tec2_cpu_cpu_debug_slave_sysclk" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675519836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_cpu_cpu_debug_slave_tck " "Found entity 1: nios_system_tec2_cpu_cpu_debug_slave_tck" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675519851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios_system_tec2_cpu_cpu_debug_slave_wrapper" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675519866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_cpu_cpu_mult_cell " "Found entity 1: nios_system_tec2_cpu_cpu_mult_cell" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_mult_cell.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675519878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tec2_cpu_cpu_test_bench " "Found entity 1: nios_system_tec2_cpu_cpu_test_bench" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_test_bench.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675519898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "nios_system_tec2/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675519912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "nios_system_tec2/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675519930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "nios_system_tec2/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675519943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_tec2/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_tec2/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "nios_system_tec2/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675519956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tecnica2.v 1 1 " "Found 1 design units, including 1 entities, in source file tecnica2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tecnica2 " "Found entity 1: tecnica2" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675519967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675519967 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_tec2_sdram.v(318) " "Verilog HDL or VHDL warning at nios_system_tec2_sdram.v(318): conditional expression evaluates to a constant" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_sdram.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649675520030 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_tec2_sdram.v(328) " "Verilog HDL or VHDL warning at nios_system_tec2_sdram.v(328): conditional expression evaluates to a constant" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_sdram.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649675520030 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_tec2_sdram.v(338) " "Verilog HDL or VHDL warning at nios_system_tec2_sdram.v(338): conditional expression evaluates to a constant" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_sdram.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649675520031 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_tec2_sdram.v(682) " "Verilog HDL or VHDL warning at nios_system_tec2_sdram.v(682): conditional expression evaluates to a constant" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_sdram.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1649675520032 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tecnica2 " "Elaborating entity \"tecnica2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649675520309 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 tecnica2.v(89) " "Output port \"HEX0\" at tecnica2.v(89) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520310 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 tecnica2.v(92) " "Output port \"HEX1\" at tecnica2.v(92) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520310 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 tecnica2.v(95) " "Output port \"HEX2\" at tecnica2.v(95) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520310 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 tecnica2.v(98) " "Output port \"HEX3\" at tecnica2.v(98) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520310 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 tecnica2.v(101) " "Output port \"HEX4\" at tecnica2.v(101) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520311 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 tecnica2.v(104) " "Output port \"HEX5\" at tecnica2.v(104) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520311 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR tecnica2.v(170) " "Output port \"LEDR\" at tecnica2.v(170) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520311 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B tecnica2.v(203) " "Output port \"VGA_B\" at tecnica2.v(203) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520311 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G tecnica2.v(206) " "Output port \"VGA_G\" at tecnica2.v(206) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520311 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R tecnica2.v(208) " "Output port \"VGA_R\" at tecnica2.v(208) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520311 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2_B tecnica2.v(213) " "Output port \"MTL2_B\" at tecnica2.v(213) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520311 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2_G tecnica2.v(215) " "Output port \"MTL2_G\" at tecnica2.v(215) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520311 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2_R tecnica2.v(217) " "Output port \"MTL2_R\" at tecnica2.v(217) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 217 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520311 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN tecnica2.v(41) " "Output port \"ADC_DIN\" at tecnica2.v(41) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520311 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK tecnica2.v(43) " "Output port \"ADC_SCLK\" at tecnica2.v(43) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520311 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT tecnica2.v(49) " "Output port \"AUD_DACDAT\" at tecnica2.v(49) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520311 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK tecnica2.v(51) " "Output port \"AUD_XCK\" at tecnica2.v(51) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520311 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL tecnica2.v(79) " "Output port \"FAN_CTRL\" at tecnica2.v(79) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520311 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK tecnica2.v(82) " "Output port \"FPGA_I2C_SCLK\" at tecnica2.v(82) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520311 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD tecnica2.v(164) " "Output port \"IRDA_TXD\" at tecnica2.v(164) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520311 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N tecnica2.v(185) " "Output port \"TD_RESET_N\" at tecnica2.v(185) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 185 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520312 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N tecnica2.v(204) " "Output port \"VGA_BLANK_N\" at tecnica2.v(204) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520312 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK tecnica2.v(205) " "Output port \"VGA_CLK\" at tecnica2.v(205) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520312 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS tecnica2.v(207) " "Output port \"VGA_HS\" at tecnica2.v(207) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520312 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N tecnica2.v(209) " "Output port \"VGA_SYNC_N\" at tecnica2.v(209) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520312 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS tecnica2.v(210) " "Output port \"VGA_VS\" at tecnica2.v(210) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520312 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2_DCLK tecnica2.v(214) " "Output port \"MTL2_DCLK\" at tecnica2.v(214) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520312 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2_HSD tecnica2.v(216) " "Output port \"MTL2_HSD\" at tecnica2.v(216) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520312 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2_TOUCH_I2C_SCL tecnica2.v(218) " "Output port \"MTL2_TOUCH_I2C_SCL\" at tecnica2.v(218) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520312 "|tecnica2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2_VSD tecnica2.v(223) " "Output port \"MTL2_VSD\" at tecnica2.v(223) has no driver" {  } { { "tecnica2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649675520312 "|tecnica2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2 nios_system_tec2:u0 " "Elaborating entity \"nios_system_tec2\" for hierarchy \"nios_system_tec2:u0\"" {  } { { "tecnica2.v" "u0" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/tecnica2.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675520334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge nios_system_tec2:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"nios_system_tec2:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "clock_crossing_io" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675520408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo nios_system_tec2:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"nios_system_tec2:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "nios_system_tec2/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675520434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle nios_system_tec2:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"nios_system_tec2:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "nios_system_tec2/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675520474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios_system_tec2:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios_system_tec2:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "nios_system_tec2/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675520492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo nios_system_tec2:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"nios_system_tec2:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "nios_system_tec2/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675520620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle nios_system_tec2:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"nios_system_tec2:u0\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "nios_system_tec2/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675520667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu nios_system_tec2:u0\|nios_system_tec2_cpu:cpu " "Elaborating entity \"nios_system_tec2_cpu\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "cpu" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675520851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu " "Elaborating entity \"nios_system_tec2_cpu_cpu\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu.v" "cpu" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675520908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_test_bench nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_test_bench:the_nios_system_tec2_cpu_cpu_test_bench " "Elaborating entity \"nios_system_tec2_cpu_cpu_test_bench\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_test_bench:the_nios_system_tec2_cpu_cpu_test_bench\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_nios_system_tec2_cpu_cpu_test_bench" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 6098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675521314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_ic_data_module nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_ic_data_module:nios_system_tec2_cpu_cpu_ic_data " "Elaborating entity \"nios_system_tec2_cpu_cpu_ic_data_module\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_ic_data_module:nios_system_tec2_cpu_cpu_ic_data\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "nios_system_tec2_cpu_cpu_ic_data" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 7112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675521375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_ic_data_module:nios_system_tec2_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_ic_data_module:nios_system_tec2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675521532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_ic_data_module:nios_system_tec2_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_ic_data_module:nios_system_tec2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675521545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_ic_data_module:nios_system_tec2_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_ic_data_module:nios_system_tec2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521546 ""}  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649675521546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675521631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675521631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_ic_data_module:nios_system_tec2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_ic_data_module:nios_system_tec2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675521636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_ic_tag_module nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_ic_tag_module:nios_system_tec2_cpu_cpu_ic_tag " "Elaborating entity \"nios_system_tec2_cpu_cpu_ic_tag_module\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_ic_tag_module:nios_system_tec2_cpu_cpu_ic_tag\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "nios_system_tec2_cpu_cpu_ic_tag" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 7178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675521732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_ic_tag_module:nios_system_tec2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_ic_tag_module:nios_system_tec2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675521765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_ic_tag_module:nios_system_tec2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_ic_tag_module:nios_system_tec2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675521778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_ic_tag_module:nios_system_tec2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_ic_tag_module:nios_system_tec2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521779 ""}  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649675521779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgj1 " "Found entity 1: altsyncram_rgj1" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altsyncram_rgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675521874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675521874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgj1 nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_ic_tag_module:nios_system_tec2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated " "Elaborating entity \"altsyncram_rgj1\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_ic_tag_module:nios_system_tec2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675521880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_bht_module nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_bht_module:nios_system_tec2_cpu_cpu_bht " "Elaborating entity \"nios_system_tec2_cpu_cpu_bht_module\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_bht_module:nios_system_tec2_cpu_cpu_bht\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "nios_system_tec2_cpu_cpu_bht" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 7376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675521959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_bht_module:nios_system_tec2_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_bht_module:nios_system_tec2_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675521987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_bht_module:nios_system_tec2_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_bht_module:nios_system_tec2_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675521998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_bht_module:nios_system_tec2_cpu_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_bht_module:nios_system_tec2_cpu_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675521998 ""}  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649675521998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675522078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675522078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_bht_module:nios_system_tec2_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_bht_module:nios_system_tec2_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675522086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_register_bank_a_module nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_register_bank_a_module:nios_system_tec2_cpu_cpu_register_bank_a " "Elaborating entity \"nios_system_tec2_cpu_cpu_register_bank_a_module\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_register_bank_a_module:nios_system_tec2_cpu_cpu_register_bank_a\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "nios_system_tec2_cpu_cpu_register_bank_a" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 8335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675522157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_register_bank_a_module:nios_system_tec2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_register_bank_a_module:nios_system_tec2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675522185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_register_bank_a_module:nios_system_tec2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_register_bank_a_module:nios_system_tec2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675522196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_register_bank_a_module:nios_system_tec2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_register_bank_a_module:nios_system_tec2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522196 ""}  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649675522196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675522283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675522283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_register_bank_a_module:nios_system_tec2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_register_bank_a_module:nios_system_tec2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675522292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_register_bank_b_module nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_register_bank_b_module:nios_system_tec2_cpu_cpu_register_bank_b " "Elaborating entity \"nios_system_tec2_cpu_cpu_register_bank_b_module\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_register_bank_b_module:nios_system_tec2_cpu_cpu_register_bank_b\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "nios_system_tec2_cpu_cpu_register_bank_b" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 8353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675522373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_mult_cell nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell " "Elaborating entity \"nios_system_tec2_cpu_cpu_mult_cell\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_nios_system_tec2_cpu_cpu_mult_cell" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 8939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675522444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675522504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_mult_cell.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675522513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522513 ""}  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_mult_cell.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649675522513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675522583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675522583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675522604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675522786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675522839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675522839 ""}  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649675522839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675522867 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675522876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675522927 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675522941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675522965 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675522973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675523085 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675523093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675523427 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675523441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675523469 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675523478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675523584 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675523597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675523706 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675523722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675523747 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675523759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675523787 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675523792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675523910 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675523919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675524782 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675524799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675525018 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675525030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675525061 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675525072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675525154 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675525171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675525195 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675525202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675525307 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675525315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675525444 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_mult_cell:the_nios_system_tec2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675525456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_dc_tag_module nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_tag_module:nios_system_tec2_cpu_cpu_dc_tag " "Elaborating entity \"nios_system_tec2_cpu_cpu_dc_tag_module\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_tag_module:nios_system_tec2_cpu_cpu_dc_tag\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "nios_system_tec2_cpu_cpu_dc_tag" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 9361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675530132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_tag_module:nios_system_tec2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_tag_module:nios_system_tec2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675530160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_tag_module:nios_system_tec2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_tag_module:nios_system_tec2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675530174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_tag_module:nios_system_tec2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_tag_module:nios_system_tec2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 19 " "Parameter \"width_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 19 " "Parameter \"width_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530174 ""}  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649675530174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lpi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lpi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lpi1 " "Found entity 1: altsyncram_lpi1" {  } { { "db/altsyncram_lpi1.tdf" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altsyncram_lpi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675530255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675530255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lpi1 nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_tag_module:nios_system_tec2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lpi1:auto_generated " "Elaborating entity \"altsyncram_lpi1\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_tag_module:nios_system_tec2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lpi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675530263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_dc_data_module nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_data_module:nios_system_tec2_cpu_cpu_dc_data " "Elaborating entity \"nios_system_tec2_cpu_cpu_dc_data_module\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_data_module:nios_system_tec2_cpu_cpu_dc_data\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "nios_system_tec2_cpu_cpu_dc_data" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 9427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675530336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_data_module:nios_system_tec2_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_data_module:nios_system_tec2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675530364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_data_module:nios_system_tec2_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_data_module:nios_system_tec2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675530379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_data_module:nios_system_tec2_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_data_module:nios_system_tec2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530380 ""}  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649675530380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675530467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675530467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_data_module:nios_system_tec2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_data_module:nios_system_tec2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675530474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_dc_victim_module nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_victim_module:nios_system_tec2_cpu_cpu_dc_victim " "Elaborating entity \"nios_system_tec2_cpu_cpu_dc_victim_module\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_victim_module:nios_system_tec2_cpu_cpu_dc_victim\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "nios_system_tec2_cpu_cpu_dc_victim" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 9539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675530554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_victim_module:nios_system_tec2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_victim_module:nios_system_tec2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675530582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_victim_module:nios_system_tec2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_victim_module:nios_system_tec2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675530594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_victim_module:nios_system_tec2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_victim_module:nios_system_tec2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530594 ""}  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649675530594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675530678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675530678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_victim_module:nios_system_tec2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_dc_victim_module:nios_system_tec2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675530687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_nios2_oci nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci " "Elaborating entity \"nios_system_tec2_cpu_cpu_nios2_oci\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_nios_system_tec2_cpu_cpu_nios2_oci" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 10411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675530766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_nios2_oci_debug nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_debug:the_nios_system_tec2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios_system_tec2_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_debug:the_nios_system_tec2_cpu_cpu_nios2_oci_debug\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_nios_system_tec2_cpu_cpu_nios2_oci_debug" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675530828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_debug:the_nios_system_tec2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_debug:the_nios_system_tec2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675530900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_debug:the_nios_system_tec2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_debug:the_nios_system_tec2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675530911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_debug:the_nios_system_tec2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_debug:the_nios_system_tec2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675530911 ""}  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649675530911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_nios2_oci_break nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_break:the_nios_system_tec2_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios_system_tec2_cpu_cpu_nios2_oci_break\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_break:the_nios_system_tec2_cpu_cpu_nios2_oci_break\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_nios_system_tec2_cpu_cpu_nios2_oci_break" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675530964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_nios2_oci_xbrk nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_xbrk:the_nios_system_tec2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_system_tec2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_xbrk:the_nios_system_tec2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_nios_system_tec2_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675531051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_nios2_oci_dbrk nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_dbrk:the_nios_system_tec2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_system_tec2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_dbrk:the_nios_system_tec2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_nios_system_tec2_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675531097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_nios2_oci_itrace nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_itrace:the_nios_system_tec2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios_system_tec2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_itrace:the_nios_system_tec2_cpu_cpu_nios2_oci_itrace\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_nios_system_tec2_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675531140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_nios2_oci_dtrace nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_dtrace:the_nios_system_tec2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_system_tec2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_dtrace:the_nios_system_tec2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_nios_system_tec2_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675531185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_nios2_oci_td_mode nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_dtrace:the_nios_system_tec2_cpu_cpu_nios2_oci_dtrace\|nios_system_tec2_cpu_cpu_nios2_oci_td_mode:nios_system_tec2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_tec2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_dtrace:the_nios_system_tec2_cpu_cpu_nios2_oci_dtrace\|nios_system_tec2_cpu_cpu_nios2_oci_td_mode:nios_system_tec2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "nios_system_tec2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675531276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_nios2_oci_fifo nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_fifo:the_nios_system_tec2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios_system_tec2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_fifo:the_nios_system_tec2_cpu_cpu_nios2_oci_fifo\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_nios_system_tec2_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675531318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_nios2_oci_compute_input_tm_cnt nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_fifo:the_nios_system_tec2_cpu_cpu_nios2_oci_fifo\|nios_system_tec2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_tec2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_system_tec2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_fifo:the_nios_system_tec2_cpu_cpu_nios2_oci_fifo\|nios_system_tec2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_tec2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_nios_system_tec2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675531397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_nios2_oci_fifo_wrptr_inc nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_fifo:the_nios_system_tec2_cpu_cpu_nios2_oci_fifo\|nios_system_tec2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_tec2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_system_tec2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_fifo:the_nios_system_tec2_cpu_cpu_nios2_oci_fifo\|nios_system_tec2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_tec2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_nios_system_tec2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675531439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_nios2_oci_fifo_cnt_inc nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_fifo:the_nios_system_tec2_cpu_cpu_nios2_oci_fifo\|nios_system_tec2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_tec2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_system_tec2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_fifo:the_nios_system_tec2_cpu_cpu_nios2_oci_fifo\|nios_system_tec2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_tec2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_nios_system_tec2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675531481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_nios2_oci_pib nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_pib:the_nios_system_tec2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios_system_tec2_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_pib:the_nios_system_tec2_cpu_cpu_nios2_oci_pib\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_nios_system_tec2_cpu_cpu_nios2_oci_pib" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675531525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_nios2_oci_im nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_im:the_nios_system_tec2_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios_system_tec2_cpu_cpu_nios2_oci_im\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_oci_im:the_nios_system_tec2_cpu_cpu_nios2_oci_im\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_nios_system_tec2_cpu_cpu_nios2_oci_im" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675531566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_nios2_avalon_reg nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_avalon_reg:the_nios_system_tec2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios_system_tec2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_avalon_reg:the_nios_system_tec2_cpu_cpu_nios2_avalon_reg\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_nios_system_tec2_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675531612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_nios2_ocimem nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios_system_tec2_cpu_cpu_nios2_ocimem\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_nios_system_tec2_cpu_cpu_nios2_ocimem" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675531659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_ociram_sp_ram_module nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem\|nios_system_tec2_cpu_cpu_ociram_sp_ram_module:nios_system_tec2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios_system_tec2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem\|nios_system_tec2_cpu_cpu_ociram_sp_ram_module:nios_system_tec2_cpu_cpu_ociram_sp_ram\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "nios_system_tec2_cpu_cpu_ociram_sp_ram" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675531735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem\|nios_system_tec2_cpu_cpu_ociram_sp_ram_module:nios_system_tec2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem\|nios_system_tec2_cpu_cpu_ociram_sp_ram_module:nios_system_tec2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675531761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem\|nios_system_tec2_cpu_cpu_ociram_sp_ram_module:nios_system_tec2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem\|nios_system_tec2_cpu_cpu_ociram_sp_ram_module:nios_system_tec2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675531774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem\|nios_system_tec2_cpu_cpu_ociram_sp_ram_module:nios_system_tec2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem\|nios_system_tec2_cpu_cpu_ociram_sp_ram_module:nios_system_tec2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675531775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675531775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675531775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675531775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675531775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675531775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675531775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675531775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675531775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675531775 ""}  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649675531775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675531857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675531857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem\|nios_system_tec2_cpu_cpu_ociram_sp_ram_module:nios_system_tec2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_nios2_ocimem:the_nios_system_tec2_cpu_cpu_nios2_ocimem\|nios_system_tec2_cpu_cpu_ociram_sp_ram_module:nios_system_tec2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675531864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_debug_slave_wrapper nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios_system_tec2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" "the_nios_system_tec2_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675531917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_debug_slave_tck nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper\|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios_system_tec2_cpu_cpu_debug_slave_tck\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper\|nios_system_tec2_cpu_cpu_debug_slave_tck:the_nios_system_tec2_cpu_cpu_debug_slave_tck\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_debug_slave_wrapper.v" "the_nios_system_tec2_cpu_cpu_debug_slave_tck" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675531937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_cpu_debug_slave_sysclk nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper\|nios_system_tec2_cpu_cpu_debug_slave_sysclk:the_nios_system_tec2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios_system_tec2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper\|nios_system_tec2_cpu_cpu_debug_slave_sysclk:the_nios_system_tec2_cpu_cpu_debug_slave_sysclk\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_debug_slave_wrapper.v" "the_nios_system_tec2_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675532011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_tec2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_tec2_cpu_cpu_debug_slave_phy\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_debug_slave_wrapper.v" "nios_system_tec2_cpu_cpu_debug_slave_phy" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675532140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_tec2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_tec2_cpu_cpu_debug_slave_phy\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675532149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_tec2_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_tec2_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675532149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675532149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675532149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675532149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675532149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675532149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675532149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675532149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675532149 ""}  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649675532149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_tec2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_tec2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675532166 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_tec2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_tec2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_tec2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_tec2_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675532177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_tec2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_tec2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675532296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_tec2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu:cpu\|nios_system_tec2_cpu_cpu:cpu\|nios_system_tec2_cpu_cpu_nios2_oci:the_nios_system_tec2_cpu_cpu_nios2_oci\|nios_system_tec2_cpu_cpu_debug_slave_wrapper:the_nios_system_tec2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_tec2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675532474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_jtag_uart nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart " "Elaborating entity \"nios_system_tec2_jtag_uart\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "jtag_uart" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675532552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_jtag_uart_scfifo_w nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w " "Elaborating entity \"nios_system_tec2_jtag_uart_scfifo_w\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" "the_nios_system_tec2_jtag_uart_scfifo_w" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675532573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" "wfifo" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675532852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675532861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675532861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675532861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675532861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675532861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675532861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675532861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675532861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675532861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675532861 ""}  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649675532861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675532937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675532937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675532945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675532983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675532983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675532993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675533030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675533030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675533045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675533109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675533109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675533128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675533196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675533196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675533211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675533279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675533279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|nios_system_tec2_jtag_uart_scfifo_w:the_nios_system_tec2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675533293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_jtag_uart_scfifo_r nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|nios_system_tec2_jtag_uart_scfifo_r:the_nios_system_tec2_jtag_uart_scfifo_r " "Elaborating entity \"nios_system_tec2_jtag_uart_scfifo_r\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|nios_system_tec2_jtag_uart_scfifo_r:the_nios_system_tec2_jtag_uart_scfifo_r\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" "the_nios_system_tec2_jtag_uart_scfifo_r" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675533368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" "nios_system_tec2_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675533835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675533862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675533862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675533862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675533862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675533862 ""}  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649675533862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675533939 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675533950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675533996 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_tec2_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675534014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_key nios_system_tec2:u0\|nios_system_tec2_key:key " "Elaborating entity \"nios_system_tec2_key\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_key:key\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "key" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675534042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_led nios_system_tec2:u0\|nios_system_tec2_led:led " "Elaborating entity \"nios_system_tec2_led\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_led:led\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "led" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675534064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_nios_custom_instr_floating_point_2_0 nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0 " "Elaborating entity \"nios_system_tec2_nios_custom_instr_floating_point_2_0\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "nios_custom_instr_floating_point_2_0" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675534080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_combi nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi " "Elaborating entity \"fpoint2_combi\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_nios_custom_instr_floating_point_2_0.v" "fpci_combi" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_nios_custom_instr_floating_point_2_0.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675534097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPNeg nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPNeg:\\ARITH_GEN:neg_map " "Elaborating entity \"FPNeg\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPNeg:\\ARITH_GEN:neg_map\"" {  } { { "nios_system_tec2/synthesis/submodules/fpoint2_combi.vhd" "\\ARITH_GEN:neg_map" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/fpoint2_combi.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675534119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPAbs nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPAbs:\\ARITH_GEN:abs_map " "Elaborating entity \"FPAbs\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPAbs:\\ARITH_GEN:abs_map\"" {  } { { "nios_system_tec2/synthesis/submodules/fpoint2_combi.vhd" "\\ARITH_GEN:abs_map" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/fpoint2_combi.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675534136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPMinMaxFused nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPMinMaxFused:\\COMP_GEN:FPMinMax " "Elaborating entity \"FPMinMaxFused\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPMinMaxFused:\\COMP_GEN:FPMinMax\"" {  } { { "nios_system_tec2/synthesis/submodules/fpoint2_combi.vhd" "\\COMP_GEN:FPMinMax" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/fpoint2_combi.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675534152 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q FPMinMaxFused.vhd(63) " "Verilog HDL or VHDL warning at FPMinMaxFused.vhd(63): object \"VCC_q\" assigned a value but never read" {  } { { "nios_system_tec2/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649675534153 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPMinMaxFused:COMP_GEN:FPMinMax"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "join_uid68_fpMinMaxFusedTest_q FPMinMaxFused.vhd(364) " "VHDL warning at FPMinMaxFused.vhd(364): sensitivity list already contains join_uid68_fpMinMaxFusedTest_q" {  } { { "nios_system_tec2/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd" 364 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675534158 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPMinMaxFused:COMP_GEN:FPMinMax"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPCompareFused nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPCompareFused:\\COMP_GEN:compare " "Elaborating entity \"FPCompareFused\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_combi:fpci_combi\|FPCompareFused:\\COMP_GEN:compare\"" {  } { { "nios_system_tec2/synthesis/submodules/fpoint2_combi.vhd" "\\COMP_GEN:compare" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/fpoint2_combi.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675534183 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VCC_q FPCompareFused.vhd(62) " "Verilog HDL or VHDL warning at FPCompareFused.vhd(62): object \"VCC_q\" assigned a value but never read" {  } { { "nios_system_tec2/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649675534184 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:COMP_GEN:compare"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GND_q FPCompareFused.vhd(536) " "VHDL Process Statement warning at FPCompareFused.vhd(536): signal \"GND_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPCompareFused/FPCompareFused.vhd" 536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675534190 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:COMP_GEN:compare"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi " "Elaborating entity \"fpoint2_multi\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_nios_custom_instr_floating_point_2_0.v" "fpci_multi" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_nios_custom_instr_floating_point_2_0.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675534211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_datapath nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath " "Elaborating entity \"fpoint2_multi_datapath\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\"" {  } { { "nios_system_tec2/synthesis/submodules/fpoint2_multi.vhd" "datapath" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/fpoint2_multi.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675534228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPDiv nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPDiv:\\ARITH_GEN:div " "Elaborating entity \"FPDiv\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPDiv:\\ARITH_GEN:div\"" {  } { { "nios_system_tec2/synthesis/submodules/fpoint2_multi_datapath.vhd" "\\ARITH_GEN:div" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/fpoint2_multi_datapath.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675534251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPMult nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply " "Elaborating entity \"FPMult\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\"" {  } { { "nios_system_tec2/synthesis/submodules/fpoint2_multi_datapath.vhd" "\\ARITH_GEN:multiply" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/fpoint2_multi_datapath.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675534286 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWE_uid16_fpMulTest_q FPMult.vhd(840) " "VHDL Process Statement warning at FPMult.vhd(840): signal \"cstAllZWE_uid16_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" 840 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675534299 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllOWE_uid14_fpMulTest_q FPMult.vhd(842) " "VHDL Process Statement warning at FPMult.vhd(842): signal \"cstAllOWE_uid14_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675534299 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllOWE_uid14_fpMulTest_q FPMult.vhd(843) " "VHDL Process Statement warning at FPMult.vhd(843): signal \"cstAllOWE_uid14_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675534299 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid15_fpMulTest_q FPMult.vhd(861) " "VHDL Process Statement warning at FPMult.vhd(861): signal \"cstAllZWF_uid15_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" 861 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675534299 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid15_fpMulTest_q FPMult.vhd(863) " "VHDL Process Statement warning at FPMult.vhd(863): signal \"cstAllZWF_uid15_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" 863 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675534299 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:ARITH_GEN:multiply"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oneFracRPostExc2_uid81_fpMulTest_q FPMult.vhd(864) " "VHDL Process Statement warning at FPMult.vhd(864): signal \"oneFracRPostExc2_uid81_fpMulTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" 864 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675534299 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:ARITH_GEN:multiply"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c\"" {  } { { "nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" "ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675534335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\"" {  } { { "nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" "sm1_uid102_prod_uid49_fpMulTest_component" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675534470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\"" {  } { { "nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" 458 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675534483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component " "Instantiated megafunction \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675534483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675534483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675534483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675534483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675534483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675534483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675534483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675534483 ""}  } { { "nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" 458 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649675534483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rau.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rau.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rau " "Found entity 1: mult_rau" {  } { { "db/mult_rau.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/mult_rau.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675534567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675534567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_rau nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\|mult_rau:auto_generated " "Elaborating entity \"mult_rau\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component\|mult_rau:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675534589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\"" {  } { { "nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" "sm0_uid99_prod_uid49_fpMulTest_component" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675534649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\"" {  } { { "nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" 492 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675534657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component " "Instantiated megafunction \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675534658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675534658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675534658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675534658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675534658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675534658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675534658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675534658 ""}  } { { "nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" 492 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649675534658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_sau.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_sau.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_sau " "Found entity 1: mult_sau" {  } { { "db/mult_sau.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/mult_sau.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675534742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675534742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_sau nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\|mult_sau:auto_generated " "Elaborating entity \"mult_sau\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component\|mult_sau:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675534764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\"" {  } { { "nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" "topProd_uid96_prod_uid49_fpMulTest_component" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675534818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\"" {  } { { "nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" 533 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675534830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component " "Instantiated megafunction \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675534830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675534830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675534830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675534830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675534830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675534830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675534830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675534830 ""}  } { { "nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" 533 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649675534830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1eu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1eu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1eu " "Found entity 1: mult_1eu" {  } { { "db/mult_1eu.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/mult_1eu.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675534915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675534915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_1eu nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\|mult_1eu:auto_generated " "Elaborating entity \"mult_1eu\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component\|mult_1eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675534938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c\"" {  } { { "nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" "ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675534987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPMult:\\ARITH_GEN:multiply\|fpoint2_multi_dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a\"" {  } { { "nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" "ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPMult/FPMult.vhd" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675535006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPAddSub nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub " "Elaborating entity \"FPAddSub\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\"" {  } { { "nios_system_tec2/synthesis/submodules/fpoint2_multi_datapath.vhd" "\\ARITH_GEN:addsub" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/fpoint2_multi_datapath.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675535127 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(657) " "VHDL Process Statement warning at FPAddSub.vhd(657): signal \"cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535137 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VCC_q FPAddSub.vhd(676) " "VHDL Process Statement warning at FPAddSub.vhd(676): signal \"VCC_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 676 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535138 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shiftOutConst_uid90_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1281) " "VHDL Process Statement warning at FPAddSub.vhd(1281): signal \"shiftOutConst_uid90_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535148 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countValue_farPath00_uid105_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1372) " "VHDL Process Statement warning at FPAddSub.vhd(1372): signal \"countValue_farPath00_uid105_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535150 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countValue_farPath01_uid104_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1373) " "VHDL Process Statement warning at FPAddSub.vhd(1373): signal \"countValue_farPath01_uid104_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535150 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1374) " "VHDL Process Statement warning at FPAddSub.vhd(1374): signal \"countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535150 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1375) " "VHDL Process Statement warning at FPAddSub.vhd(1375): signal \"countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535150 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftShiftStage0Idx7_uid200_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1548) " "VHDL Process Statement warning at FPAddSub.vhd(1548): signal \"leftShiftStage0Idx7_uid200_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1548 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535155 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b FPAddSub.vhd(1590) " "VHDL warning at FPAddSub.vhd(1590): sensitivity list already contains fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1590 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675535156 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VCC_q FPAddSub.vhd(1645) " "VHDL Process Statement warning at FPAddSub.vhd(1645): signal \"VCC_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1645 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535158 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWE_uid22_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1891) " "VHDL Process Statement warning at FPAddSub.vhd(1891): signal \"cstAllZWE_uid22_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1891 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535165 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1893) " "VHDL Process Statement warning at FPAddSub.vhd(1893): signal \"cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1893 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535165 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1894) " "VHDL Process Statement warning at FPAddSub.vhd(1894): signal \"cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1894 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535165 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1917) " "VHDL Process Statement warning at FPAddSub.vhd(1917): signal \"cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1917 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535166 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1919) " "VHDL Process Statement warning at FPAddSub.vhd(1919): signal \"cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1919 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535166 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oneFracRPostExc2_uid140_fpAddSubTest_ieeeAdd_q FPAddSub.vhd(1920) " "VHDL Process Statement warning at FPAddSub.vhd(1920): signal \"oneFracRPostExc2_uid140_fpAddSubTest_ieeeAdd_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1920 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535166 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:ARITH_GEN:addsub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a\"" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675535254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d\"" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675535286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b\"" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675535394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b\"" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675535423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a\"" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675535463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b\"" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675535494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b\"" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675535514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b\"" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675535533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b\"" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675535553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c\"" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675535585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPAddSub:\\ARITH_GEN:addsub\|fpoint2_multi_dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c\"" {  } { { "nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" "ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPAddSub/FPAddSub.vhd" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675535617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IntToFloat nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float " "Elaborating entity \"IntToFloat\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\"" {  } { { "nios_system_tec2/synthesis/submodules/fpoint2_multi_datapath.vhd" "\\CON_GEN:int2float" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/fpoint2_multi_datapath.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675535753 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zs_uid36_lzcShifterZ1_uid10_fxpToFPTest_q IntToFloat.vhd(264) " "VHDL Process Statement warning at IntToFloat.vhd(264): signal \"zs_uid36_lzcShifterZ1_uid10_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/IntToFloat/IntToFloat.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535758 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxCount_uid11_fxpToFPTest_q IntToFloat.vhd(443) " "VHDL Process Statement warning at IntToFloat.vhd(443): signal \"maxCount_uid11_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/IntToFloat/IntToFloat.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535761 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "expZ_uid30_fxpToFPTest_q IntToFloat.vhd(551) " "VHDL Process Statement warning at IntToFloat.vhd(551): signal \"expZ_uid30_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/IntToFloat/IntToFloat.vhd" 551 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535765 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "expInf_uid21_fxpToFPTest_q IntToFloat.vhd(552) " "VHDL Process Statement warning at IntToFloat.vhd(552): signal \"expInf_uid21_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/IntToFloat/IntToFloat.vhd" 552 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535765 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "expInf_uid21_fxpToFPTest_q IntToFloat.vhd(553) " "VHDL Process Statement warning at IntToFloat.vhd(553): signal \"expInf_uid21_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/IntToFloat/IntToFloat.vhd" 553 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535765 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:CON_GEN:int2float"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fracZ_uid24_fxpToFPTest_q IntToFloat.vhd(577) " "VHDL Process Statement warning at IntToFloat.vhd(577): signal \"fracZ_uid24_fxpToFPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/IntToFloat/IntToFloat.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/IntToFloat/IntToFloat.vhd" 577 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535765 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:CON_GEN:int2float"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\|fpoint2_multi_dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b\"" {  } { { "nios_system_tec2/synthesis/submodules/IntToFloat/IntToFloat.vhd" "ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/IntToFloat/IntToFloat.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675535832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|IntToFloat:\\CON_GEN:int2float\|fpoint2_multi_dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c\"" {  } { { "nios_system_tec2/synthesis/submodules/IntToFloat/IntToFloat.vhd" "ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/IntToFloat/IntToFloat.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675535852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FloatToInt nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FloatToInt:\\CON_GEN:Float2Int " "Elaborating entity \"FloatToInt\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FloatToInt:\\CON_GEN:Float2Int\"" {  } { { "nios_system_tec2/synthesis/submodules/fpoint2_multi_datapath.vhd" "\\CON_GEN:Float2Int" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/fpoint2_multi_datapath.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675535889 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0_uid29_fpToFxPTest_q FloatToInt.vhd(165) " "VHDL Process Statement warning at FloatToInt.vhd(165): signal \"d0_uid29_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FloatToInt/FloatToInt.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535892 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1_uid28_fpToFxPTest_q FloatToInt.vhd(166) " "VHDL Process Statement warning at FloatToInt.vhd(166): signal \"d1_uid28_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FloatToInt/FloatToInt.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535893 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d3_uid26_fpToFxPTest_q FloatToInt.vhd(167) " "VHDL Process Statement warning at FloatToInt.vhd(167): signal \"d3_uid26_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FloatToInt/FloatToInt.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535893 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d3_uid26_fpToFxPTest_q FloatToInt.vhd(168) " "VHDL Process Statement warning at FloatToInt.vhd(168): signal \"d3_uid26_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FloatToInt/FloatToInt.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535893 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxPosValueS_uid36_fpToFxPTest_q FloatToInt.vhd(327) " "VHDL Process Statement warning at FloatToInt.vhd(327): signal \"maxPosValueS_uid36_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FloatToInt/FloatToInt.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535895 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxNegValueS_uid37_fpToFxPTest_q FloatToInt.vhd(328) " "VHDL Process Statement warning at FloatToInt.vhd(328): signal \"maxNegValueS_uid37_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FloatToInt/FloatToInt.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535896 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:CON_GEN:Float2Int"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxNegValueU_uid41_fpToFxPTest_q FloatToInt.vhd(329) " "VHDL Process Statement warning at FloatToInt.vhd(329): signal \"maxNegValueU_uid41_fpToFxPTest_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nios_system_tec2/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FloatToInt/FloatToInt.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649675535896 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:CON_GEN:Float2Int"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPSqrt nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt " "Elaborating entity \"FPSqrt\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\"" {  } { { "nios_system_tec2/synthesis/submodules/fpoint2_multi_datapath.vhd" "\\FPSQRT_GEN:sqrt" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/fpoint2_multi_datapath.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675535922 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "FPSqrt.vhd(758) " "VHDL warning at FPSqrt.vhd(758): ignored assignment of value to null range" {  } { { "nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" 758 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1649675535937 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:FPSQRT_GEN:sqrt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:negZero_uid59_fpSqrtTest_delay\"" {  } { { "nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" "negZero_uid59_fpSqrtTest_delay" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675535984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist0 " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist0\"" {  } { { "nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" "redist0" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675536004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\"" {  } { { "nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" "memoryC2_uid66_sqrtTableGenerator_lutmem_dmem" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675536031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\"" {  } { { "nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" 347 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675536045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem " "Instantiated megafunction \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex " "Parameter \"init_file\" = \"./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536045 ""}  } { { "nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" 347 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649675536045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rf44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rf44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rf44 " "Found entity 1: altsyncram_rf44" {  } { { "db/altsyncram_rf44.tdf" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altsyncram_rf44.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675536129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675536129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rf44 nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\|altsyncram_rf44:auto_generated " "Elaborating entity \"altsyncram_rf44\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem\|altsyncram_rf44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675536136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist2 " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist2\"" {  } { { "nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" "redist2" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675536351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay\"" {  } { { "nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" "prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675536374 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fpoint2_multi_dspba_library.vhd(51) " "VHDL Subtype or Type Declaration warning at fpoint2_multi_dspba_library.vhd(51): subtype or type has null range" {  } { { "nios_system_tec2/synthesis/submodules/fpoint2_multi_dspba_library.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/fpoint2_multi_dspba_library.vhd" 51 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1649675536374 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist4 " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist4\"" {  } { { "nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" "redist4" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675536394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\"" {  } { { "nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" "memoryC1_uid64_sqrtTableGenerator_lutmem_dmem" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675536425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\"" {  } { { "nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" 444 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675536437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem " "Instantiated megafunction \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex " "Parameter \"init_file\" = \"./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Parameter \"width_a\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 21 " "Parameter \"width_b\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536438 ""}  } { { "nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" 444 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649675536438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pf44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pf44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pf44 " "Found entity 1: altsyncram_pf44" {  } { { "db/altsyncram_pf44.tdf" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altsyncram_pf44.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675536524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675536524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pf44 nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\|altsyncram_pf44:auto_generated " "Elaborating entity \"altsyncram_pf44\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem\|altsyncram_pf44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675536532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay\"" {  } { { "nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" "prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675536863 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fpoint2_multi_dspba_library.vhd(51) " "VHDL Subtype or Type Declaration warning at fpoint2_multi_dspba_library.vhd(51): subtype or type has null range" {  } { { "nios_system_tec2/synthesis/submodules/fpoint2_multi_dspba_library.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/fpoint2_multi_dspba_library.vhd" 51 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1649675536864 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\"" {  } { { "nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" "memoryC0_uid62_sqrtTableGenerator_lutmem_dmem" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675536906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\"" {  } { { "nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" 549 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675536918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem " "Instantiated megafunction \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex " "Parameter \"init_file\" = \"./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 29 " "Parameter \"width_a\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 29 " "Parameter \"width_b\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675536918 ""}  } { { "nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" 549 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649675536918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gg44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gg44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gg44 " "Found entity 1: altsyncram_gg44" {  } { { "db/altsyncram_gg44.tdf" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altsyncram_gg44.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675537005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675537005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gg44 nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\|altsyncram_gg44:auto_generated " "Elaborating entity \"altsyncram_gg44\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\|altsyncram_gg44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675537012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\"" {  } { { "nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" "redist6_mem_dmem" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675537437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\"" {  } { { "nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" 735 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675537451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem " "Instantiated megafunction \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family  " "Parameter \"intended_device_family\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537451 ""}  } { { "nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" 735 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649675537451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pv3 " "Found entity 1: altsyncram_5pv3" {  } { { "db/altsyncram_5pv3.tdf" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/db/altsyncram_5pv3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649675537534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675537534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5pv3 nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\|altsyncram_5pv3:auto_generated " "Elaborating entity \"altsyncram_5pv3\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:redist6_mem_dmem\|altsyncram_5pv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675537543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint2_multi_dspba_delay nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist1 " "Elaborating entity \"fpoint2_multi_dspba_delay\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|fpoint2_multi_dspba_delay:redist1\"" {  } { { "nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" "redist1" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/FPSqrt/FPSqrt.vhd" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675537591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_performance_counter_0 nios_system_tec2:u0\|nios_system_tec2_performance_counter_0:performance_counter_0 " "Elaborating entity \"nios_system_tec2_performance_counter_0\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_performance_counter_0:performance_counter_0\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "performance_counter_0" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675537616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_pll nios_system_tec2:u0\|nios_system_tec2_pll:pll " "Elaborating entity \"nios_system_tec2_pll\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_pll:pll\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "pll" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675537730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll nios_system_tec2:u0\|nios_system_tec2_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_pll.v" "altera_pll_i" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675537834 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1649675537854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec2:u0\|nios_system_tec2_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|nios_system_tec2_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_pll.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675537869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec2:u0\|nios_system_tec2_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"nios_system_tec2:u0\|nios_system_tec2_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 7500 ps " "Parameter \"phase_shift1\" = \"7500 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 50.000000 MHz " "Parameter \"output_clock_frequency2\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675537869 ""}  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_pll.v" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649675537869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_sdram nios_system_tec2:u0\|nios_system_tec2_sdram:sdram " "Elaborating entity \"nios_system_tec2_sdram\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_sdram:sdram\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "sdram" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675537893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_sdram_input_efifo_module nios_system_tec2:u0\|nios_system_tec2_sdram:sdram\|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module " "Elaborating entity \"nios_system_tec2_sdram_input_efifo_module\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_sdram:sdram\|nios_system_tec2_sdram_input_efifo_module:the_nios_system_tec2_sdram_input_efifo_module\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_sdram.v" "the_nios_system_tec2_sdram_input_efifo_module" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675537968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_sw nios_system_tec2:u0\|nios_system_tec2_sw:sw " "Elaborating entity \"nios_system_tec2_sw\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_sw:sw\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "sw" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675537990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_sysid nios_system_tec2:u0\|nios_system_tec2_sysid:sysid " "Elaborating entity \"nios_system_tec2_sysid\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_sysid:sysid\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "sysid" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675538007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_timer nios_system_tec2:u0\|nios_system_tec2_timer:timer " "Elaborating entity \"nios_system_tec2_timer\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_timer:timer\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "timer" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675538022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator nios_system_tec2:u0\|altera_customins_master_translator:cpu_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"nios_system_tec2:u0\|altera_customins_master_translator:cpu_custom_instruction_master_translator\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "cpu_custom_instruction_master_translator" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675538063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_custom_instruction_master_comb_xconnect nios_system_tec2:u0\|nios_system_tec2_cpu_custom_instruction_master_comb_xconnect:cpu_custom_instruction_master_comb_xconnect " "Elaborating entity \"nios_system_tec2_cpu_custom_instruction_master_comb_xconnect\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu_custom_instruction_master_comb_xconnect:cpu_custom_instruction_master_comb_xconnect\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "cpu_custom_instruction_master_comb_xconnect" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675538084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator nios_system_tec2:u0\|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"nios_system_tec2:u0\|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "cpu_custom_instruction_master_comb_slave_translator0" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675538100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "nios_system_tec2/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649675538102 "|tecnica2|nios_system_tec2:u0|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "nios_system_tec2/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649675538102 "|tecnica2|nios_system_tec2:u0|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "nios_system_tec2/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649675538102 "|tecnica2|nios_system_tec2:u0|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_cpu_custom_instruction_master_multi_xconnect nios_system_tec2:u0\|nios_system_tec2_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect " "Elaborating entity \"nios_system_tec2_cpu_custom_instruction_master_multi_xconnect\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "cpu_custom_instruction_master_multi_xconnect" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675538119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator nios_system_tec2:u0\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"nios_system_tec2:u0\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "cpu_custom_instruction_master_multi_slave_translator0" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675538136 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "nios_system_tec2/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649675538137 "|tecnica2|nios_system_tec2:u0|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "nios_system_tec2/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649675538138 "|tecnica2|nios_system_tec2:u0|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "nios_system_tec2/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649675538138 "|tecnica2|nios_system_tec2:u0|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_0 nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_system_tec2_mm_interconnect_0\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "mm_interconnect_0" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675538153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675538387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675538407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675538426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:top_tanh_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:top_tanh_0_avalon_slave_0_translator\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "top_tanh_0_avalon_slave_0_translator" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675538447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "performance_counter_0_control_slave_translator" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675538468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675538488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io_s0_translator\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "clock_crossing_io_s0_translator" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675538508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675538527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675538545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675538564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 1291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675538582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675538605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675538627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "clock_crossing_io_s0_agent_rsp_fifo" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 1832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675538731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 1916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675539761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675539785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 1957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675539807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 1998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675539877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_0_router nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_router:router " "Elaborating entity \"nios_system_tec2_mm_interconnect_0_router\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_router:router\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "router" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 2014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675539900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_0_router_default_decode nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_router:router\|nios_system_tec2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_tec2_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_router:router\|nios_system_tec2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675539931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_0_router_001 nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_system_tec2_mm_interconnect_0_router_001\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "router_001" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 2030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675539947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_0_router_001_default_decode nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_router_001:router_001\|nios_system_tec2_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_tec2_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_router_001:router_001\|nios_system_tec2_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675539975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_0_router_002 nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_system_tec2_mm_interconnect_0_router_002\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "router_002" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675539988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_0_router_002_default_decode nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_router_002:router_002\|nios_system_tec2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_tec2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_router_002:router_002\|nios_system_tec2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_0_router_005 nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios_system_tec2_mm_interconnect_0_router_005\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_router_005:router_005\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "router_005" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 2094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_0_router_005_default_decode nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_router_005:router_005\|nios_system_tec2_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios_system_tec2_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_router_005:router_005\|nios_system_tec2_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_0_router_007 nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"nios_system_tec2_mm_interconnect_0_router_007\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_router_007:router_007\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "router_007" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 2126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_0_router_007_default_decode nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_router_007:router_007\|nios_system_tec2_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"nios_system_tec2_mm_interconnect_0_router_007_default_decode\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_router_007:router_007\|nios_system_tec2_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 2176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 2226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_0_cmd_demux nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_system_tec2_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 2323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_0_cmd_demux_001 nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_system_tec2_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 2346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_0_cmd_mux nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_system_tec2_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 2363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_0_cmd_mux_003 nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"nios_system_tec2_mm_interconnect_0_cmd_mux_003\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 2420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_cmd_mux_003.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_0_rsp_demux nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_system_tec2_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 2477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_0_rsp_demux_003 nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"nios_system_tec2_mm_interconnect_0_rsp_demux_003\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 2534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_0_rsp_mux nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_system_tec2_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 2621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_0_rsp_mux_001 nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_system_tec2_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 2644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 2710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540494 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649675540503 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649675540504 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649675540504 "|tecnica2|nios_system_tec2:u0|nios_system_tec2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 2776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_0_avalon_st_adapter nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_tec2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 2805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_tec2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_tec2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_tec2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_0_avalon_st_adapter_005 nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"nios_system_tec2_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0.v" 2950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|nios_system_tec2_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_tec2_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_0:mm_interconnect_0\|nios_system_tec2_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|nios_system_tec2_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_1 nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"nios_system_tec2_mm_interconnect_1\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "mm_interconnect_1" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_crossing_io_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_crossing_io_m0_translator\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" "clock_crossing_io_m0_translator" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" "sysid_control_slave_translator" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" "timer_s1_translator" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" "led_s1_translator" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:clock_crossing_io_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:clock_crossing_io_m0_agent\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" "clock_crossing_io_m0_agent" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_control_slave_agent\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" "sysid_control_slave_agent" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" "sysid_control_slave_agent_rsp_fifo" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675540954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_1_router nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|nios_system_tec2_mm_interconnect_1_router:router " "Elaborating entity \"nios_system_tec2_mm_interconnect_1_router\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|nios_system_tec2_mm_interconnect_1_router:router\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" "router" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" 1470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675541057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_1_router_default_decode nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|nios_system_tec2_mm_interconnect_1_router:router\|nios_system_tec2_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_tec2_mm_interconnect_1_router_default_decode\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|nios_system_tec2_mm_interconnect_1_router:router\|nios_system_tec2_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675541078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_1_router_001 nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|nios_system_tec2_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"nios_system_tec2_mm_interconnect_1_router_001\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|nios_system_tec2_mm_interconnect_1_router_001:router_001\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" "router_001" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675541091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_1_router_001_default_decode nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|nios_system_tec2_mm_interconnect_1_router_001:router_001\|nios_system_tec2_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_tec2_mm_interconnect_1_router_001_default_decode\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|nios_system_tec2_mm_interconnect_1_router_001:router_001\|nios_system_tec2_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675541105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:clock_crossing_io_m0_limiter\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" "clock_crossing_io_m0_limiter" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" 1600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675541165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_1_cmd_demux nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|nios_system_tec2_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"nios_system_tec2_mm_interconnect_1_cmd_demux\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|nios_system_tec2_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" 1641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675541185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_1_cmd_mux nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|nios_system_tec2_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"nios_system_tec2_mm_interconnect_1_cmd_mux\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|nios_system_tec2_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" 1658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675541203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_1_rsp_demux nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|nios_system_tec2_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"nios_system_tec2_mm_interconnect_1_rsp_demux\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|nios_system_tec2_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675541238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_mm_interconnect_1_rsp_mux nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|nios_system_tec2_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"nios_system_tec2_mm_interconnect_1_rsp_mux\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|nios_system_tec2_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1.v" 1852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675541274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|nios_system_tec2_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|nios_system_tec2_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/nios_system_tec2_mm_interconnect_1_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675541300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|nios_system_tec2_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_mm_interconnect_1:mm_interconnect_1\|nios_system_tec2_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system_tec2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675541318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tec2_irq_mapper nios_system_tec2:u0\|nios_system_tec2_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_tec2_irq_mapper\" for hierarchy \"nios_system_tec2:u0\|nios_system_tec2_irq_mapper:irq_mapper\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "irq_mapper" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675541385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser nios_system_tec2:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"nios_system_tec2:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "irq_synchronizer" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675541397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle nios_system_tec2:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"nios_system_tec2:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "nios_system_tec2/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675541468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system_tec2:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "nios_system_tec2/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675541475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system_tec2:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"nios_system_tec2:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675541475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1649675541475 ""}  } { { "nios_system_tec2/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1649675541475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system_tec2:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system_tec2:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675541489 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system_tec2:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u nios_system_tec2:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"nios_system_tec2:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"nios_system_tec2:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "nios_system_tec2/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675541498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system_tec2:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system_tec2:u0\|altera_reset_controller:rst_controller\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "rst_controller" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675541555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system_tec2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system_tec2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_system_tec2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675541569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system_tec2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system_tec2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_system_tec2/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675541581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system_tec2:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system_tec2:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "rst_controller_001" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675541592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system_tec2:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system_tec2:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "rst_controller_002" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675541614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system_tec2:u0\|altera_reset_controller:rst_controller_004 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system_tec2:u0\|altera_reset_controller:rst_controller_004\"" {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "rst_controller_004" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 1119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649675541654 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "top_tanh_0 top_tanh " "Node instance \"top_tanh_0\" instantiates undefined entity \"top_tanh\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios_system_tec2/synthesis/nios_system_tec2.v" "top_tanh_0" { Text "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/nios_system_tec2/synthesis/nios_system_tec2.v" 459 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1649675541675 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/output_files/tecnica2.map.smsg " "Generated suppressed messages file C:/Users/jororoc/Documents/QDesign/Tarea3/aceleracion_partida/output_files/tecnica2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675543312 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 86 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5087 " "Peak virtual memory: 5087 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649675545544 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 11 13:12:25 2022 " "Processing ended: Mon Apr 11 13:12:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649675545544 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649675545544 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649675545544 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675545544 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 86 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 86 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649675546198 ""}
