<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="../../external.html?link=http://www.w3.org/1999/xhtml">

<!-- Mirrored from ps2dev.github.io/ps2sdk/spu2regs_8h_source.html by HTTraQt Website Copier/1.x [Karbofos 2012-2017] Sat, 25 Dec 2021 14:07:14 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=utf-8" /><!-- /Added by HTTrack -->
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PS2SDK: iop/sound/libsd/include/spu2regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="code.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PS2SDK
   </div>
   <div id="projectbrief">PS2 Homebrew Libraries</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.html','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_0981ace215aa2029f526b70c145b9fbe.html">iop</a></li><li class="navelem"><a class="el" href="dir_838e88315325ec0d843359dcae22d639.html">sound</a></li><li class="navelem"><a class="el" href="dir_b3b65c61938638f28675fc77a7fe35e3.html">libsd</a></li><li class="navelem"><a class="el" href="dir_7f629dfb5bddaac9a0e91bf56b6d3731.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">spu2regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="spu2regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#ifndef __SPU2REGS_H__</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#define __SPU2REGS_H__</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//   Base of SPU2 regs is 0x0xBF900000</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//  Cores are 0x400 bytes apart</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#define U16_REGISTER(x)                 ((volatile u16 *) (0xBF900000 | (x)))</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#define U32_REGISTER(x)                 ((volatile u32 *) (0xBF800000 | (x)))</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160; </div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define U16_REGISTER_READ(x)            (*((volatile u16 *) (x)))</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define U32_REGISTER_READ(x)            (*((volatile u32 *) (x)))</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define U16_REGISTER_WRITE(x, y)        (*((volatile u16 *) (x)) = y)</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define U32_REGISTER_WRITE(x, y)        (*((volatile u32 *) (x)) = y)</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#define U16_REGISTER_WRITEOR(x, y)      (*((volatile u16 *) (x)) |= y)</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define U32_REGISTER_WRITEOR(x, y)      (*((volatile u32 *) (x)) |= y)</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#define U16_REGISTER_WRITEAND(x, y)     (*((volatile u16 *) (x)) &amp;= y)</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#define U32_REGISTER_WRITEAND(x, y)     (*((volatile u32 *) (x)) &amp;= y)</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define SD_BASE_REG(reg)                ((volatile u16 *)(0xBF900000 + reg))</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define SD_VP_REG(core, voice, reg)     SD_BASE_REG(((core) &lt;&lt; 10) + ((voice) &lt;&lt; 4) + (reg))</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#define SD_VP_VOLL(core, voice)         SD_VP_REG((core), (voice), 0x00)</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define SD_VP_VOLR(core, voice)         SD_VP_REG((core), (voice), 0x02)</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define SD_VP_PITCH(core, voice)        SD_VP_REG((core), (voice), 0x04)</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define SD_VP_ADSR1(core, voice)        SD_VP_REG((core), (voice), 0x06)</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define SD_VP_ADSR2(core, voice)        SD_VP_REG((core), (voice), 0x08)</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define SD_VP_ENVX(core, voice)         SD_VP_REG((core), (voice), 0x0A)</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define SD_VP_VOLXL(core, voice)        SD_VP_REG((core), (voice), 0x0C)</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define SD_VP_VOLXR(core, voice)        SD_VP_REG((core), (voice), 0x0E)</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define SD_S_REG(core, reg)             SD_BASE_REG(0x180 + ((core) &lt;&lt; 10) + (reg))</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define SD_S_PMON_HI(core)              SD_S_REG((core), 0x00)</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define SD_S_PMON_LO(core)              SD_S_REG((core), 0x02)</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define SD_S_NON_HI(core)               SD_S_REG((core), 0x04)</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define SD_S_NON_LO(core)               SD_S_REG((core), 0x06)</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define SD_S_VMIXL_HI(core)             SD_S_REG((core), 0x08)</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define SD_S_VMIXL_LO(core)             SD_S_REG((core), 0x0A)</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define SD_S_VMIXEL_HI(core)            SD_S_REG((core), 0x0C)</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define SD_S_VMIXEL_LO(core)            SD_S_REG((core), 0x0E)</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define SD_S_VMIXR_HI(core)             SD_S_REG((core), 0x10)</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define SD_S_VMIXR_LO(core)             SD_S_REG((core), 0x12)</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define SD_S_VMIXER_HI(core)            SD_S_REG((core), 0x14)</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define SD_S_VMIXER_LO(core)            SD_S_REG((core), 0x16)</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define SD_P_MMIX(core)                 SD_S_REG((core), 0x18)</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define SD_CORE_ATTR(core)              SD_S_REG((core), 0x1A)</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define SD_CORE_IRQA(core)              SD_S_REG((core), 0x1C)</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define SD_A_REG(core, reg)             SD_BASE_REG(0x1A0 + ((core) &lt;&lt; 10) + (reg))</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define SD_A_KON_HI(core)               SD_A_REG((core), 0x00) </span><span class="comment">// Key on (start sound generation)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define SD_A_KON_LO(core)               SD_A_REG((core), 0x02)</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define SD_A_KOFF_HI(core)              SD_A_REG((core), 0x04) </span><span class="comment">// Key off (end sound generation)</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define SD_A_KOFF_LO(core)              SD_A_REG((core), 0x06)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define SD_A_TSA_HI(core)               SD_A_REG((core), 0x08) </span><span class="comment">// Transfer start address</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define SD_A_TSA_LO(core)               SD_A_REG((core), 0x0A)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define SD_A_STD(core)                  SD_A_REG((core), 0x0C) </span><span class="comment">// Sound Transfer Data</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define SD_VA_REG(core, voice, reg)     SD_BASE_REG(0x1C0 + ((core) &lt;&lt; 10) + ((voice) * 12) + (reg))</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define SD_VA_SSA_HI(core, voice)       SD_VA_REG((core), (voice), 0x00)</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define SD_VA_SSA_LO(core, voice)       SD_VA_REG((core), (voice), 0x02)</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define SD_VA_LSAX(core, voice)         SD_VA_REG((core), (voice), 0x04)</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define SD_VA_NAX(core, voice)          SD_VA_REG((core), (voice), 0x08)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">//#define SD_C_STATX(core)              ((volatile u16*)(0xBF900334 + ((core) &lt;&lt; 10))) // This is not the official name</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define SD_S_ENDX_HI(core)              ((volatile u16*)(0xBF900340 + ((core) &lt;&lt; 10)))</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define SD_S_ENDX_LO(core)              ((volatile u16*)(0xBF900342 + ((core) &lt;&lt; 10)))</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define SD_P_REG(core, reg)             SD_BASE_REG(0x760 + ((core) * 40) + (reg))</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define SD_P_MVOLL(core)                SD_P_REG((core), 0x00)</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define SD_P_MVOLR(core)                SD_P_REG((core), 0x02)</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define SD_P_EVOLL(core)                SD_P_REG((core), 0x04)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define SD_P_EVOLR(core)                SD_P_REG((core), 0x06)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define SD_P_AVOLL(core)                SD_P_REG((core), 0x08)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define SD_P_AVOLR(core)                SD_P_REG((core), 0x0A)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define SD_P_BVOLL(core)                SD_P_REG((core), 0x0C)</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define SD_P_BVOLR(core)                SD_P_REG((core), 0x0E)</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define SD_P_MVOLXL(core)               SD_P_REG((core), 0x10)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define SD_P_MVOLXR(core)               SD_P_REG((core), 0x12)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define SD_C_SPDIF_OUT                  ((volatile u16*)0xBF9007C0)</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define SD_C_IRQINFO                    ((volatile u16*)0xBF9007C2)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define SD_C_SPDIF_MODE                 ((volatile u16*)0xBF9007C6)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define SD_C_SPDIF_MEDIA                ((volatile u16*)0xBF9007C8)</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160; </div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">// Reverb / Effect Registers</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define SD_R_REG(core, reg)             SD_BASE_REG(0x2E0 + ((core) &lt;&lt; 10) + reg)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">// These registers are 1 word long, but low/high is accessed as halfwords</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define SD_A_ESA_HI(core)               SD_R_REG((core), 0x00)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define SD_A_ESA_LO(core)               SD_R_REG((core), 0x02)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define SD_R_FB_SRC_A(core)             SD_R_REG((core), 0x04)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define SD_R_FB_SRC_B(core)             SD_R_REG((core), 0x08)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define SD_R_IIR_DEST_A0(core)          SD_R_REG((core), 0x0C)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define SD_R_IIR_DEST_A1(core)          SD_R_REG((core), 0x10)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define SD_R_ACC_SRC_A0(core)           SD_R_REG((core), 0x14)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define SD_R_ACC_SRC_A1(core)           SD_R_REG((core), 0x18)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define SD_R_ACC_SRC_B0(core)           SD_R_REG((core), 0x1C)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define SD_R_ACC_SRC_B1(core)           SD_R_REG((core), 0x20)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define SD_R_IIR_SRC_A0(core)           SD_R_REG((core), 0x24)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define SD_R_IIR_SRC_A1(core)           SD_R_REG((core), 0x28)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define SD_R_IIR_DEST_B0(core)          SD_R_REG((core), 0x2C)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define SD_R_IIR_DEST_B1(core)          SD_R_REG((core), 0x30)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define SD_R_ACC_SRC_C0(core)           SD_R_REG((core), 0x34)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define SD_R_ACC_SRC_C1(core)           SD_R_REG((core), 0x38)</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define SD_R_ACC_SRC_D0(core)           SD_R_REG((core), 0x3C)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define SD_R_ACC_SRC_D1(core)           SD_R_REG((core), 0x40)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define SD_R_IIR_SRC_B1(core)           SD_R_REG((core), 0x44)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define SD_R_IIR_SRC_B0(core)           SD_R_REG((core), 0x48)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define SD_R_MIX_DEST_A0(core)          SD_R_REG((core), 0x4C)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define SD_R_MIX_DEST_A1(core)          SD_R_REG((core), 0x50)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define SD_R_MIX_DEST_B0(core)          SD_R_REG((core), 0x54)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define SD_R_MIX_DEST_B1(core)          SD_R_REG((core), 0x58)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define SD_A_EEA_HI(core)               SD_R_REG((core), 0x5C)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define SD_A_EEA_LO(core)               SD_R_REG((core), 0x5E)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">// Halfwords</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define SD_R_IIR_ALPHA(core)            SD_P_REG((core), 0x14)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define SD_R_ACC_COEF_A(core)           SD_P_REG((core), 0x16)</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define SD_R_ACC_COEF_B(core)           SD_P_REG((core), 0x18)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define SD_R_ACC_COEF_C(core)           SD_P_REG((core), 0x1A)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define SD_R_ACC_COEF_D(core)           SD_P_REG((core), 0x1C)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define SD_R_IIR_COEF(core)             SD_P_REG((core), 0x1E)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define SD_R_FB_ALPHA(core)             SD_P_REG((core), 0x20)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define SD_R_FB_X(core)                 SD_P_REG((core), 0x22)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define SD_R_IN_COEF_L(core)            SD_P_REG((core), 0x24)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define SD_R_IN_COEF_R(core)            SD_P_REG((core), 0x26)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">// SPU DMA Channels 0,1 - 1088 bytes apart</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define SD_DMA_ADDR(ch)                 ((volatile u32*)(0xBF8010C0+(ch*1088)))</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define SD_DMA_MODE(ch)                 ((volatile u16*)(0xBF8010C4+(ch*1088)))</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define SD_DMA_SIZE(ch)                 ((volatile u16*)(0xBF8010C6+(ch*1088)))</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define SD_DMA_MSIZE(ch)                ((volatile u32*)(0xBF8010C4+(ch*1088)))</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define SD_DMA_CHCR(ch)                 ((volatile u32*)(0xBF8010C8+(ch*1088)))</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">// CHCR</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define SD_DMA_CS                       (1 &lt;&lt; 9) </span><span class="comment">// Continuous stream</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define SD_DMA_START                    (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define SD_DMA_DIR_SPU2IOP              0</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define SD_DMA_DIR_IOP2SPU              1</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160; </div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __SPU2REGS_H__ */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Dec 9 2021 12:30:30 for PS2SDK by&#160;<a href="../../external.html?link=https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>

<!-- Mirrored from ps2dev.github.io/ps2sdk/spu2regs_8h_source.html by HTTraQt Website Copier/1.x [Karbofos 2012-2017] Sat, 25 Dec 2021 14:07:14 GMT -->
</html>
