   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f10x_adc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../system/src/gd32f10x/gd32f10x_adc.c"
  18              		.section	.text.adc_deinit,"ax",%progbits
  19              		.align	1
  20              		.global	adc_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	adc_deinit:
  26              	.LVL0:
  27              	.LFB56:
   1:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
   2:../system/src/gd32f10x/gd32f10x_adc.c ****     \file    gd32f10x_adc.c
   3:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief   ADC driver
   4:../system/src/gd32f10x/gd32f10x_adc.c **** 
   5:../system/src/gd32f10x/gd32f10x_adc.c ****     \version 2014-12-26, V1.0.0, firmware for GD32F10x
   6:../system/src/gd32f10x/gd32f10x_adc.c ****     \version 2017-06-20, V2.0.0, firmware for GD32F10x
   7:../system/src/gd32f10x/gd32f10x_adc.c ****     \version 2018-07-31, V2.1.0, firmware for GD32F10x
   8:../system/src/gd32f10x/gd32f10x_adc.c ****     \version 2020-09-30, V2.2.0, firmware for GD32F10x
   9:../system/src/gd32f10x/gd32f10x_adc.c **** */
  10:../system/src/gd32f10x/gd32f10x_adc.c **** 
  11:../system/src/gd32f10x/gd32f10x_adc.c **** /*
  12:../system/src/gd32f10x/gd32f10x_adc.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:../system/src/gd32f10x/gd32f10x_adc.c **** 
  14:../system/src/gd32f10x/gd32f10x_adc.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:../system/src/gd32f10x/gd32f10x_adc.c **** are permitted provided that the following conditions are met:
  16:../system/src/gd32f10x/gd32f10x_adc.c **** 
  17:../system/src/gd32f10x/gd32f10x_adc.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:../system/src/gd32f10x/gd32f10x_adc.c ****        list of conditions and the following disclaimer.
  19:../system/src/gd32f10x/gd32f10x_adc.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:../system/src/gd32f10x/gd32f10x_adc.c ****        this list of conditions and the following disclaimer in the documentation 
  21:../system/src/gd32f10x/gd32f10x_adc.c ****        and/or other materials provided with the distribution.
  22:../system/src/gd32f10x/gd32f10x_adc.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:../system/src/gd32f10x/gd32f10x_adc.c ****        may be used to endorse or promote products derived from this software without 
  24:../system/src/gd32f10x/gd32f10x_adc.c ****        specific prior written permission.
  25:../system/src/gd32f10x/gd32f10x_adc.c **** 
  26:../system/src/gd32f10x/gd32f10x_adc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:../system/src/gd32f10x/gd32f10x_adc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:../system/src/gd32f10x/gd32f10x_adc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:../system/src/gd32f10x/gd32f10x_adc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  30:../system/src/gd32f10x/gd32f10x_adc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  31:../system/src/gd32f10x/gd32f10x_adc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  32:../system/src/gd32f10x/gd32f10x_adc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  33:../system/src/gd32f10x/gd32f10x_adc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:../system/src/gd32f10x/gd32f10x_adc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:../system/src/gd32f10x/gd32f10x_adc.c **** OF SUCH DAMAGE.
  36:../system/src/gd32f10x/gd32f10x_adc.c **** */
  37:../system/src/gd32f10x/gd32f10x_adc.c **** 
  38:../system/src/gd32f10x/gd32f10x_adc.c **** #include "gd32f10x_adc.h"
  39:../system/src/gd32f10x/gd32f10x_adc.c **** 
  40:../system/src/gd32f10x/gd32f10x_adc.c **** /* discontinuous mode macro*/
  41:../system/src/gd32f10x/gd32f10x_adc.c **** #define  ADC_CHANNEL_LENGTH_SUBTRACT_ONE            ((uint8_t)1U)
  42:../system/src/gd32f10x/gd32f10x_adc.c **** 
  43:../system/src/gd32f10x/gd32f10x_adc.c **** /* ADC regular channel macro */
  44:../system/src/gd32f10x/gd32f10x_adc.c **** #define  ADC_REGULAR_CHANNEL_RANK_SIX               ((uint8_t)6U)
  45:../system/src/gd32f10x/gd32f10x_adc.c **** #define  ADC_REGULAR_CHANNEL_RANK_TWELVE            ((uint8_t)12U)
  46:../system/src/gd32f10x/gd32f10x_adc.c **** #define  ADC_REGULAR_CHANNEL_RANK_SIXTEEN           ((uint8_t)16U)
  47:../system/src/gd32f10x/gd32f10x_adc.c **** #define  ADC_REGULAR_CHANNEL_RANK_LENGTH            ((uint8_t)5U)
  48:../system/src/gd32f10x/gd32f10x_adc.c **** 
  49:../system/src/gd32f10x/gd32f10x_adc.c **** /* ADC sampling time macro */
  50:../system/src/gd32f10x/gd32f10x_adc.c **** #define  ADC_CHANNEL_SAMPLE_TEN                     ((uint8_t)10U)
  51:../system/src/gd32f10x/gd32f10x_adc.c **** #define  ADC_CHANNEL_SAMPLE_EIGHTEEN                ((uint8_t)18U)
  52:../system/src/gd32f10x/gd32f10x_adc.c **** #define  ADC_CHANNEL_SAMPLE_LENGTH                  ((uint8_t)3U)
  53:../system/src/gd32f10x/gd32f10x_adc.c **** 
  54:../system/src/gd32f10x/gd32f10x_adc.c **** /* ADC inserted channel macro */
  55:../system/src/gd32f10x/gd32f10x_adc.c **** #define  ADC_INSERTED_CHANNEL_RANK_LENGTH           ((uint8_t)5U)
  56:../system/src/gd32f10x/gd32f10x_adc.c **** #define  ADC_INSERTED_CHANNEL_SHIFT_LENGTH          ((uint8_t)15U)
  57:../system/src/gd32f10x/gd32f10x_adc.c **** 
  58:../system/src/gd32f10x/gd32f10x_adc.c **** /* ADC inserted channel offset macro */
  59:../system/src/gd32f10x/gd32f10x_adc.c **** #define  ADC_OFFSET_LENGTH                          ((uint8_t)3U)
  60:../system/src/gd32f10x/gd32f10x_adc.c **** #define  ADC_OFFSET_SHIFT_LENGTH                    ((uint8_t)4U)
  61:../system/src/gd32f10x/gd32f10x_adc.c **** 
  62:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
  63:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      reset ADC 
  64:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
  65:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
  66:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
  67:../system/src/gd32f10x/gd32f10x_adc.c **** */
  68:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_deinit(uint32_t adc_periph)
  69:../system/src/gd32f10x/gd32f10x_adc.c **** {
  28              		.loc 1 69 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 69 1 is_stmt 0 view .LVU1
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  70:../system/src/gd32f10x/gd32f10x_adc.c ****     switch(adc_periph){
  37              		.loc 1 70 5 is_stmt 1 view .LVU2
  38 0002 134B     		ldr	r3, .L7
  39 0004 9842     		cmp	r0, r3
  40 0006 11D0     		beq	.L2
  41 0008 03F5A053 		add	r3, r3, #5120
  42 000c 9842     		cmp	r0, r3
  43 000e 16D0     		beq	.L3
  44 0010 A3F5C053 		sub	r3, r3, #6144
  45 0014 9842     		cmp	r0, r3
  46 0016 00D0     		beq	.L6
  47              	.LVL1:
  48              	.L1:
  71:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC0:
  72:../system/src/gd32f10x/gd32f10x_adc.c ****         /* reset ADC0 */
  73:../system/src/gd32f10x/gd32f10x_adc.c ****         rcu_periph_reset_enable(RCU_ADC0RST);
  74:../system/src/gd32f10x/gd32f10x_adc.c ****         rcu_periph_reset_disable(RCU_ADC0RST);
  75:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
  76:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC1:
  77:../system/src/gd32f10x/gd32f10x_adc.c ****         /* reset ADC1 */
  78:../system/src/gd32f10x/gd32f10x_adc.c ****         rcu_periph_reset_enable(RCU_ADC1RST);
  79:../system/src/gd32f10x/gd32f10x_adc.c ****         rcu_periph_reset_disable(RCU_ADC1RST);
  80:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
  81:../system/src/gd32f10x/gd32f10x_adc.c **** #ifndef GD32F10X_CL
  82:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC2:
  83:../system/src/gd32f10x/gd32f10x_adc.c ****         rcu_periph_reset_enable(RCU_ADC2RST);
  84:../system/src/gd32f10x/gd32f10x_adc.c ****         rcu_periph_reset_disable(RCU_ADC2RST);
  85:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
  86:../system/src/gd32f10x/gd32f10x_adc.c **** #endif /* GD32F10X_CL */
  87:../system/src/gd32f10x/gd32f10x_adc.c ****     default:
  88:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
  89:../system/src/gd32f10x/gd32f10x_adc.c ****     }
  90:../system/src/gd32f10x/gd32f10x_adc.c **** }
  49              		.loc 1 90 1 is_stmt 0 view .LVU3
  50 0018 08BD     		pop	{r3, pc}
  51              	.LVL2:
  52              	.L6:
  73:../system/src/gd32f10x/gd32f10x_adc.c ****         rcu_periph_reset_disable(RCU_ADC0RST);
  53              		.loc 1 73 9 is_stmt 1 view .LVU4
  54 001a 40F20930 		movw	r0, #777
  55              	.LVL3:
  73:../system/src/gd32f10x/gd32f10x_adc.c ****         rcu_periph_reset_disable(RCU_ADC0RST);
  56              		.loc 1 73 9 is_stmt 0 view .LVU5
  57 001e FFF7FEFF 		bl	rcu_periph_reset_enable
  58              	.LVL4:
  74:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
  59              		.loc 1 74 9 is_stmt 1 view .LVU6
  60 0022 40F20930 		movw	r0, #777
  61 0026 FFF7FEFF 		bl	rcu_periph_reset_disable
  62              	.LVL5:
  75:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC1:
  63              		.loc 1 75 9 view .LVU7
  64 002a F5E7     		b	.L1
  65              	.LVL6:
  66              	.L2:
  78:../system/src/gd32f10x/gd32f10x_adc.c ****         rcu_periph_reset_disable(RCU_ADC1RST);
  67              		.loc 1 78 9 view .LVU8
  68 002c 40F20A30 		movw	r0, #778
  69              	.LVL7:
  78:../system/src/gd32f10x/gd32f10x_adc.c ****         rcu_periph_reset_disable(RCU_ADC1RST);
  70              		.loc 1 78 9 is_stmt 0 view .LVU9
  71 0030 FFF7FEFF 		bl	rcu_periph_reset_enable
  72              	.LVL8:
  79:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
  73              		.loc 1 79 9 is_stmt 1 view .LVU10
  74 0034 40F20A30 		movw	r0, #778
  75 0038 FFF7FEFF 		bl	rcu_periph_reset_disable
  76              	.LVL9:
  80:../system/src/gd32f10x/gd32f10x_adc.c **** #ifndef GD32F10X_CL
  77              		.loc 1 80 9 view .LVU11
  78 003c ECE7     		b	.L1
  79              	.LVL10:
  80              	.L3:
  83:../system/src/gd32f10x/gd32f10x_adc.c ****         rcu_periph_reset_disable(RCU_ADC2RST);
  81              		.loc 1 83 9 view .LVU12
  82 003e 40F20F30 		movw	r0, #783
  83              	.LVL11:
  83:../system/src/gd32f10x/gd32f10x_adc.c ****         rcu_periph_reset_disable(RCU_ADC2RST);
  84              		.loc 1 83 9 is_stmt 0 view .LVU13
  85 0042 FFF7FEFF 		bl	rcu_periph_reset_enable
  86              	.LVL12:
  84:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
  87              		.loc 1 84 9 is_stmt 1 view .LVU14
  88 0046 40F20F30 		movw	r0, #783
  89 004a FFF7FEFF 		bl	rcu_periph_reset_disable
  90              	.LVL13:
  85:../system/src/gd32f10x/gd32f10x_adc.c **** #endif /* GD32F10X_CL */
  91              		.loc 1 85 9 view .LVU15
  92              		.loc 1 90 1 is_stmt 0 view .LVU16
  93 004e E3E7     		b	.L1
  94              	.L8:
  95              		.align	2
  96              	.L7:
  97 0050 00280140 		.word	1073817600
  98              		.cfi_endproc
  99              	.LFE56:
 101              		.section	.text.adc_mode_config,"ax",%progbits
 102              		.align	1
 103              		.global	adc_mode_config
 104              		.syntax unified
 105              		.thumb
 106              		.thumb_func
 108              	adc_mode_config:
 109              	.LVL14:
 110              	.LFB57:
  91:../system/src/gd32f10x/gd32f10x_adc.c **** 
  92:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
  93:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      configure the ADC sync mode
  94:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  mode: ADC mode
  95:../system/src/gd32f10x/gd32f10x_adc.c ****                 only one parameter can be selected which is shown as below:
  96:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_MODE_FREE: all the ADCs work independently
  97:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_DAUL_REGULAL_PARALLEL_INSERTED_PARALLEL: ADC0 and ADC1 work in combined regul
  98:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_DAUL_REGULAL_PARALLEL_INSERTED_ROTATION: ADC0 and ADC1 work in combined regul
  99:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_DAUL_INSERTED_PARALLEL_REGULAL_FOLLOWUP_FAST: ADC0 and ADC1 work in combined 
 100:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_DAUL_INSERTED_PARALLEL_REGULAL_FOLLOWUP_SLOW: ADC0 and ADC1 work in combined 
 101:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_DAUL_INSERTED_PARALLEL: ADC0 and ADC1 work in inserted parallel mode only
 102:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_DAUL_REGULAL_PARALLEL: ADC0 and ADC1 work in regular parallel mode only
 103:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_DAUL_REGULAL_FOLLOWUP_FAST: ADC0 and ADC1 work in follow-up fast mode only
 104:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_DAUL_REGULAL_FOLLOWUP_SLOW: ADC0 and ADC1 work in follow-up slow mode only
 105:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_DAUL_INSERTED_TRIGGER_ROTATION: ADC0 and ADC1 work in trigger rotation mode o
 106:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 107:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 108:../system/src/gd32f10x/gd32f10x_adc.c **** */
 109:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_mode_config(uint32_t mode)
 110:../system/src/gd32f10x/gd32f10x_adc.c **** {
 111              		.loc 1 110 1 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 0
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115              		@ link register save eliminated.
 111:../system/src/gd32f10x/gd32f10x_adc.c ****     ADC_CTL0(ADC0) &= ~(ADC_CTL0_SYNCM);
 116              		.loc 1 111 5 view .LVU18
 117 0000 064B     		ldr	r3, .L10
 118 0002 D3F80424 		ldr	r2, [r3, #1028]
 119              		.loc 1 111 20 is_stmt 0 view .LVU19
 120 0006 22F47022 		bic	r2, r2, #983040
 121 000a C3F80424 		str	r2, [r3, #1028]
 112:../system/src/gd32f10x/gd32f10x_adc.c ****     ADC_CTL0(ADC0) |= mode;
 122              		.loc 1 112 5 is_stmt 1 view .LVU20
 123 000e D3F80424 		ldr	r2, [r3, #1028]
 124              		.loc 1 112 20 is_stmt 0 view .LVU21
 125 0012 0243     		orrs	r2, r2, r0
 126 0014 C3F80424 		str	r2, [r3, #1028]
 113:../system/src/gd32f10x/gd32f10x_adc.c **** }
 127              		.loc 1 113 1 view .LVU22
 128 0018 7047     		bx	lr
 129              	.L11:
 130 001a 00BF     		.align	2
 131              	.L10:
 132 001c 00200140 		.word	1073815552
 133              		.cfi_endproc
 134              	.LFE57:
 136              		.section	.text.adc_special_function_config,"ax",%progbits
 137              		.align	1
 138              		.global	adc_special_function_config
 139              		.syntax unified
 140              		.thumb
 141              		.thumb_func
 143              	adc_special_function_config:
 144              	.LVL15:
 145              	.LFB58:
 114:../system/src/gd32f10x/gd32f10x_adc.c **** 
 115:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 116:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      enable or disable ADC special function
 117:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 118:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  function: the function to config
 119:../system/src/gd32f10x/gd32f10x_adc.c ****                 only one parameter can be selected which is shown as below:
 120:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_SCAN_MODE: scan mode select
 121:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_AUTO: inserted channel group convert automatically
 122:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_CONTINUOUS_MODE: continuous mode select
 123:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 124:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 125:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 126:../system/src/gd32f10x/gd32f10x_adc.c **** */
 127:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_special_function_config(uint32_t adc_periph, uint32_t function, ControlStatus newvalue)
 128:../system/src/gd32f10x/gd32f10x_adc.c **** {
 146              		.loc 1 128 1 is_stmt 1 view -0
 147              		.cfi_startproc
 148              		@ args = 0, pretend = 0, frame = 0
 149              		@ frame_needed = 0, uses_anonymous_args = 0
 150              		@ link register save eliminated.
 129:../system/src/gd32f10x/gd32f10x_adc.c ****     if(newvalue){
 151              		.loc 1 129 5 view .LVU24
 152              		.loc 1 129 7 is_stmt 0 view .LVU25
 153 0000 AAB1     		cbz	r2, .L13
 130:../system/src/gd32f10x/gd32f10x_adc.c ****         if(0U != (function & ADC_SCAN_MODE)){
 154              		.loc 1 130 9 is_stmt 1 view .LVU26
 155              		.loc 1 130 11 is_stmt 0 view .LVU27
 156 0002 11F4807F 		tst	r1, #256
 157 0006 03D0     		beq	.L14
 131:../system/src/gd32f10x/gd32f10x_adc.c ****             /* enable scan mode */
 132:../system/src/gd32f10x/gd32f10x_adc.c ****             ADC_CTL0(adc_periph) |= ADC_SCAN_MODE;
 158              		.loc 1 132 13 is_stmt 1 view .LVU28
 159 0008 4368     		ldr	r3, [r0, #4]
 160              		.loc 1 132 34 is_stmt 0 view .LVU29
 161 000a 43F48073 		orr	r3, r3, #256
 162 000e 4360     		str	r3, [r0, #4]
 163              	.L14:
 133:../system/src/gd32f10x/gd32f10x_adc.c ****         }
 134:../system/src/gd32f10x/gd32f10x_adc.c ****         if(0U != (function & ADC_INSERTED_CHANNEL_AUTO)){
 164              		.loc 1 134 9 is_stmt 1 view .LVU30
 165              		.loc 1 134 11 is_stmt 0 view .LVU31
 166 0010 11F4806F 		tst	r1, #1024
 167 0014 03D0     		beq	.L15
 135:../system/src/gd32f10x/gd32f10x_adc.c ****             /* enable inserted channel group convert automatically */
 136:../system/src/gd32f10x/gd32f10x_adc.c ****             ADC_CTL0(adc_periph) |= ADC_INSERTED_CHANNEL_AUTO;
 168              		.loc 1 136 13 is_stmt 1 view .LVU32
 169 0016 4368     		ldr	r3, [r0, #4]
 170              		.loc 1 136 34 is_stmt 0 view .LVU33
 171 0018 43F48063 		orr	r3, r3, #1024
 172 001c 4360     		str	r3, [r0, #4]
 173              	.L15:
 137:../system/src/gd32f10x/gd32f10x_adc.c ****         } 
 138:../system/src/gd32f10x/gd32f10x_adc.c ****         if(0U != (function & ADC_CONTINUOUS_MODE)){
 174              		.loc 1 138 9 is_stmt 1 view .LVU34
 175              		.loc 1 138 11 is_stmt 0 view .LVU35
 176 001e 11F0020F 		tst	r1, #2
 177 0022 19D0     		beq	.L12
 139:../system/src/gd32f10x/gd32f10x_adc.c ****             /* enable continuous mode */
 140:../system/src/gd32f10x/gd32f10x_adc.c ****             ADC_CTL1(adc_periph) |= ADC_CONTINUOUS_MODE;
 178              		.loc 1 140 13 is_stmt 1 view .LVU36
 179 0024 8368     		ldr	r3, [r0, #8]
 180              		.loc 1 140 34 is_stmt 0 view .LVU37
 181 0026 43F00203 		orr	r3, r3, #2
 182 002a 8360     		str	r3, [r0, #8]
 183 002c 7047     		bx	lr
 184              	.L13:
 141:../system/src/gd32f10x/gd32f10x_adc.c ****         }        
 142:../system/src/gd32f10x/gd32f10x_adc.c ****     }else{
 143:../system/src/gd32f10x/gd32f10x_adc.c ****         if(0U != (function & ADC_SCAN_MODE)){
 185              		.loc 1 143 9 is_stmt 1 view .LVU38
 186              		.loc 1 143 11 is_stmt 0 view .LVU39
 187 002e 11F4807F 		tst	r1, #256
 188 0032 03D0     		beq	.L17
 144:../system/src/gd32f10x/gd32f10x_adc.c ****             /* disable scan mode */
 145:../system/src/gd32f10x/gd32f10x_adc.c ****             ADC_CTL0(adc_periph) &= ~ADC_SCAN_MODE;
 189              		.loc 1 145 13 is_stmt 1 view .LVU40
 190 0034 4368     		ldr	r3, [r0, #4]
 191              		.loc 1 145 34 is_stmt 0 view .LVU41
 192 0036 23F48073 		bic	r3, r3, #256
 193 003a 4360     		str	r3, [r0, #4]
 194              	.L17:
 146:../system/src/gd32f10x/gd32f10x_adc.c ****         }
 147:../system/src/gd32f10x/gd32f10x_adc.c ****         if(0U != (function & ADC_INSERTED_CHANNEL_AUTO)){
 195              		.loc 1 147 9 is_stmt 1 view .LVU42
 196              		.loc 1 147 11 is_stmt 0 view .LVU43
 197 003c 11F4806F 		tst	r1, #1024
 198 0040 03D0     		beq	.L18
 148:../system/src/gd32f10x/gd32f10x_adc.c ****             /* disable inserted channel group convert automatically */
 149:../system/src/gd32f10x/gd32f10x_adc.c ****             ADC_CTL0(adc_periph) &= ~ADC_INSERTED_CHANNEL_AUTO;
 199              		.loc 1 149 13 is_stmt 1 view .LVU44
 200 0042 4368     		ldr	r3, [r0, #4]
 201              		.loc 1 149 34 is_stmt 0 view .LVU45
 202 0044 23F48063 		bic	r3, r3, #1024
 203 0048 4360     		str	r3, [r0, #4]
 204              	.L18:
 150:../system/src/gd32f10x/gd32f10x_adc.c ****         } 
 151:../system/src/gd32f10x/gd32f10x_adc.c ****         if(0U != (function & ADC_CONTINUOUS_MODE)){
 205              		.loc 1 151 9 is_stmt 1 view .LVU46
 206              		.loc 1 151 11 is_stmt 0 view .LVU47
 207 004a 11F0020F 		tst	r1, #2
 208 004e 03D0     		beq	.L12
 152:../system/src/gd32f10x/gd32f10x_adc.c ****             /* disable continuous mode */
 153:../system/src/gd32f10x/gd32f10x_adc.c ****             ADC_CTL1(adc_periph) &= ~ADC_CONTINUOUS_MODE;
 209              		.loc 1 153 13 is_stmt 1 view .LVU48
 210 0050 8368     		ldr	r3, [r0, #8]
 211              		.loc 1 153 34 is_stmt 0 view .LVU49
 212 0052 23F00203 		bic	r3, r3, #2
 213 0056 8360     		str	r3, [r0, #8]
 214              	.L12:
 154:../system/src/gd32f10x/gd32f10x_adc.c ****         }       
 155:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 156:../system/src/gd32f10x/gd32f10x_adc.c **** }
 215              		.loc 1 156 1 view .LVU50
 216 0058 7047     		bx	lr
 217              		.cfi_endproc
 218              	.LFE58:
 220              		.section	.text.adc_data_alignment_config,"ax",%progbits
 221              		.align	1
 222              		.global	adc_data_alignment_config
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 227              	adc_data_alignment_config:
 228              	.LVL16:
 229              	.LFB59:
 157:../system/src/gd32f10x/gd32f10x_adc.c **** 
 158:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 159:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      configure ADC data alignment 
 160:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 161:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  data_alignment: data alignment select
 162:../system/src/gd32f10x/gd32f10x_adc.c ****                 only one parameter can be selected which is shown as below:
 163:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_DATAALIGN_RIGHT: LSB alignment
 164:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_DATAALIGN_LEFT: MSB alignment
 165:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 166:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 167:../system/src/gd32f10x/gd32f10x_adc.c **** */
 168:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_data_alignment_config(uint32_t adc_periph, uint32_t data_alignment)
 169:../system/src/gd32f10x/gd32f10x_adc.c **** {
 230              		.loc 1 169 1 is_stmt 1 view -0
 231              		.cfi_startproc
 232              		@ args = 0, pretend = 0, frame = 0
 233              		@ frame_needed = 0, uses_anonymous_args = 0
 234              		@ link register save eliminated.
 170:../system/src/gd32f10x/gd32f10x_adc.c ****     if(ADC_DATAALIGN_RIGHT != data_alignment){
 235              		.loc 1 170 5 view .LVU52
 236              		.loc 1 170 7 is_stmt 0 view .LVU53
 237 0000 21B1     		cbz	r1, .L20
 171:../system/src/gd32f10x/gd32f10x_adc.c ****         /* MSB alignment */
 172:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_CTL1(adc_periph) |= ADC_CTL1_DAL;
 238              		.loc 1 172 9 is_stmt 1 view .LVU54
 239 0002 8368     		ldr	r3, [r0, #8]
 240              		.loc 1 172 30 is_stmt 0 view .LVU55
 241 0004 43F40063 		orr	r3, r3, #2048
 242 0008 8360     		str	r3, [r0, #8]
 243 000a 7047     		bx	lr
 244              	.L20:
 173:../system/src/gd32f10x/gd32f10x_adc.c ****     }else{
 174:../system/src/gd32f10x/gd32f10x_adc.c ****         /* LSB alignment */
 175:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_DAL);
 245              		.loc 1 175 9 is_stmt 1 view .LVU56
 246 000c 8368     		ldr	r3, [r0, #8]
 247              		.loc 1 175 30 is_stmt 0 view .LVU57
 248 000e 23F40063 		bic	r3, r3, #2048
 249 0012 8360     		str	r3, [r0, #8]
 176:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 177:../system/src/gd32f10x/gd32f10x_adc.c **** }
 250              		.loc 1 177 1 view .LVU58
 251 0014 7047     		bx	lr
 252              		.cfi_endproc
 253              	.LFE59:
 255              		.section	.text.adc_enable,"ax",%progbits
 256              		.align	1
 257              		.global	adc_enable
 258              		.syntax unified
 259              		.thumb
 260              		.thumb_func
 262              	adc_enable:
 263              	.LVL17:
 264              	.LFB60:
 178:../system/src/gd32f10x/gd32f10x_adc.c **** 
 179:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 180:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      enable ADC interface
 181:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 182:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 183:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 184:../system/src/gd32f10x/gd32f10x_adc.c **** */
 185:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_enable(uint32_t adc_periph)
 186:../system/src/gd32f10x/gd32f10x_adc.c **** {
 265              		.loc 1 186 1 is_stmt 1 view -0
 266              		.cfi_startproc
 267              		@ args = 0, pretend = 0, frame = 0
 268              		@ frame_needed = 0, uses_anonymous_args = 0
 269              		@ link register save eliminated.
 187:../system/src/gd32f10x/gd32f10x_adc.c ****     if(RESET == (ADC_CTL1(adc_periph) & ADC_CTL1_ADCON)){
 270              		.loc 1 187 5 view .LVU60
 271              		.loc 1 187 18 is_stmt 0 view .LVU61
 272 0000 8368     		ldr	r3, [r0, #8]
 273              		.loc 1 187 7 view .LVU62
 274 0002 13F0010F 		tst	r3, #1
 275 0006 03D1     		bne	.L22
 188:../system/src/gd32f10x/gd32f10x_adc.c ****         /* enable ADC */
 189:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)ADC_CTL1_ADCON;
 276              		.loc 1 189 9 is_stmt 1 view .LVU63
 277 0008 8368     		ldr	r3, [r0, #8]
 278              		.loc 1 189 30 is_stmt 0 view .LVU64
 279 000a 43F00103 		orr	r3, r3, #1
 280 000e 8360     		str	r3, [r0, #8]
 281              	.L22:
 190:../system/src/gd32f10x/gd32f10x_adc.c ****     }       
 191:../system/src/gd32f10x/gd32f10x_adc.c **** }
 282              		.loc 1 191 1 view .LVU65
 283 0010 7047     		bx	lr
 284              		.cfi_endproc
 285              	.LFE60:
 287              		.section	.text.adc_disable,"ax",%progbits
 288              		.align	1
 289              		.global	adc_disable
 290              		.syntax unified
 291              		.thumb
 292              		.thumb_func
 294              	adc_disable:
 295              	.LVL18:
 296              	.LFB61:
 192:../system/src/gd32f10x/gd32f10x_adc.c **** 
 193:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 194:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      disable ADC interface
 195:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 196:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 197:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 198:../system/src/gd32f10x/gd32f10x_adc.c **** */
 199:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_disable(uint32_t adc_periph)
 200:../system/src/gd32f10x/gd32f10x_adc.c **** {
 297              		.loc 1 200 1 is_stmt 1 view -0
 298              		.cfi_startproc
 299              		@ args = 0, pretend = 0, frame = 0
 300              		@ frame_needed = 0, uses_anonymous_args = 0
 301              		@ link register save eliminated.
 201:../system/src/gd32f10x/gd32f10x_adc.c ****     /* disable ADC */
 202:../system/src/gd32f10x/gd32f10x_adc.c ****     ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_ADCON);
 302              		.loc 1 202 5 view .LVU67
 303 0000 8368     		ldr	r3, [r0, #8]
 304              		.loc 1 202 26 is_stmt 0 view .LVU68
 305 0002 23F00103 		bic	r3, r3, #1
 306 0006 8360     		str	r3, [r0, #8]
 203:../system/src/gd32f10x/gd32f10x_adc.c **** }
 307              		.loc 1 203 1 view .LVU69
 308 0008 7047     		bx	lr
 309              		.cfi_endproc
 310              	.LFE61:
 312              		.section	.text.adc_calibration_enable,"ax",%progbits
 313              		.align	1
 314              		.global	adc_calibration_enable
 315              		.syntax unified
 316              		.thumb
 317              		.thumb_func
 319              	adc_calibration_enable:
 320              	.LVL19:
 321              	.LFB62:
 204:../system/src/gd32f10x/gd32f10x_adc.c **** 
 205:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 206:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      ADC calibration and reset calibration(GD32F10x_MD series without this function)
 207:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 208:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 209:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 210:../system/src/gd32f10x/gd32f10x_adc.c **** */
 211:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_calibration_enable(uint32_t adc_periph)
 212:../system/src/gd32f10x/gd32f10x_adc.c **** {
 322              		.loc 1 212 1 is_stmt 1 view -0
 323              		.cfi_startproc
 324              		@ args = 0, pretend = 0, frame = 0
 325              		@ frame_needed = 0, uses_anonymous_args = 0
 326              		@ link register save eliminated.
 213:../system/src/gd32f10x/gd32f10x_adc.c ****     /* reset the selected ADC1 calibration registers */
 214:../system/src/gd32f10x/gd32f10x_adc.c ****     ADC_CTL1(adc_periph) |= (uint32_t) ADC_CTL1_RSTCLB;
 327              		.loc 1 214 5 view .LVU71
 328 0000 00F10803 		add	r3, r0, #8
 329 0004 8268     		ldr	r2, [r0, #8]
 330              		.loc 1 214 26 is_stmt 0 view .LVU72
 331 0006 42F00802 		orr	r2, r2, #8
 332 000a 8260     		str	r2, [r0, #8]
 215:../system/src/gd32f10x/gd32f10x_adc.c ****     /* check the RSTCLB bit state */
 216:../system/src/gd32f10x/gd32f10x_adc.c ****     while(RESET != (ADC_CTL1(adc_periph) & ADC_CTL1_RSTCLB)){
 333              		.loc 1 216 5 is_stmt 1 view .LVU73
 334              	.L26:
 217:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 335              		.loc 1 217 5 discriminator 1 view .LVU74
 216:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 336              		.loc 1 216 17 discriminator 1 view .LVU75
 216:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 337              		.loc 1 216 21 is_stmt 0 discriminator 1 view .LVU76
 338 000c 1A68     		ldr	r2, [r3]
 216:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 339              		.loc 1 216 17 discriminator 1 view .LVU77
 340 000e 12F0080F 		tst	r2, #8
 341 0012 FBD1     		bne	.L26
 218:../system/src/gd32f10x/gd32f10x_adc.c ****     /* enable ADC calibration process */
 219:../system/src/gd32f10x/gd32f10x_adc.c ****     ADC_CTL1(adc_periph) |= ADC_CTL1_CLB;
 342              		.loc 1 219 5 is_stmt 1 view .LVU78
 343 0014 8268     		ldr	r2, [r0, #8]
 344              		.loc 1 219 26 is_stmt 0 view .LVU79
 345 0016 42F00402 		orr	r2, r2, #4
 346 001a 8260     		str	r2, [r0, #8]
 220:../system/src/gd32f10x/gd32f10x_adc.c ****     /* check the CLB bit state */
 221:../system/src/gd32f10x/gd32f10x_adc.c ****     while(RESET != (ADC_CTL1(adc_periph) & ADC_CTL1_CLB)){
 347              		.loc 1 221 5 is_stmt 1 view .LVU80
 348              	.L27:
 222:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 349              		.loc 1 222 5 discriminator 1 view .LVU81
 221:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 350              		.loc 1 221 17 discriminator 1 view .LVU82
 221:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 351              		.loc 1 221 21 is_stmt 0 discriminator 1 view .LVU83
 352 001c 1A68     		ldr	r2, [r3]
 221:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 353              		.loc 1 221 17 discriminator 1 view .LVU84
 354 001e 12F0040F 		tst	r2, #4
 355 0022 FBD1     		bne	.L27
 223:../system/src/gd32f10x/gd32f10x_adc.c **** }
 356              		.loc 1 223 1 view .LVU85
 357 0024 7047     		bx	lr
 358              		.cfi_endproc
 359              	.LFE62:
 361              		.section	.text.adc_tempsensor_vrefint_enable,"ax",%progbits
 362              		.align	1
 363              		.global	adc_tempsensor_vrefint_enable
 364              		.syntax unified
 365              		.thumb
 366              		.thumb_func
 368              	adc_tempsensor_vrefint_enable:
 369              	.LFB63:
 224:../system/src/gd32f10x/gd32f10x_adc.c **** 
 225:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 226:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      enable the temperature sensor and Vrefint channel
 227:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  none
 228:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 229:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 230:../system/src/gd32f10x/gd32f10x_adc.c **** */
 231:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_tempsensor_vrefint_enable(void)
 232:../system/src/gd32f10x/gd32f10x_adc.c **** {
 370              		.loc 1 232 1 is_stmt 1 view -0
 371              		.cfi_startproc
 372              		@ args = 0, pretend = 0, frame = 0
 373              		@ frame_needed = 0, uses_anonymous_args = 0
 374              		@ link register save eliminated.
 233:../system/src/gd32f10x/gd32f10x_adc.c ****     /* enable the temperature sensor and Vrefint channel */
 234:../system/src/gd32f10x/gd32f10x_adc.c ****     ADC_CTL1(ADC0) |= ADC_CTL1_TSVREN;
 375              		.loc 1 234 5 view .LVU87
 376 0000 034A     		ldr	r2, .L29
 377 0002 D2F80834 		ldr	r3, [r2, #1032]
 378              		.loc 1 234 20 is_stmt 0 view .LVU88
 379 0006 43F40003 		orr	r3, r3, #8388608
 380 000a C2F80834 		str	r3, [r2, #1032]
 235:../system/src/gd32f10x/gd32f10x_adc.c **** }
 381              		.loc 1 235 1 view .LVU89
 382 000e 7047     		bx	lr
 383              	.L30:
 384              		.align	2
 385              	.L29:
 386 0010 00200140 		.word	1073815552
 387              		.cfi_endproc
 388              	.LFE63:
 390              		.section	.text.adc_tempsensor_vrefint_disable,"ax",%progbits
 391              		.align	1
 392              		.global	adc_tempsensor_vrefint_disable
 393              		.syntax unified
 394              		.thumb
 395              		.thumb_func
 397              	adc_tempsensor_vrefint_disable:
 398              	.LFB64:
 236:../system/src/gd32f10x/gd32f10x_adc.c **** 
 237:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 238:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      disable the temperature sensor and Vrefint channel
 239:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  none
 240:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 241:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 242:../system/src/gd32f10x/gd32f10x_adc.c **** */
 243:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_tempsensor_vrefint_disable(void)
 244:../system/src/gd32f10x/gd32f10x_adc.c **** {
 399              		.loc 1 244 1 is_stmt 1 view -0
 400              		.cfi_startproc
 401              		@ args = 0, pretend = 0, frame = 0
 402              		@ frame_needed = 0, uses_anonymous_args = 0
 403              		@ link register save eliminated.
 245:../system/src/gd32f10x/gd32f10x_adc.c ****     /* disable the temperature sensor and Vrefint channel */
 246:../system/src/gd32f10x/gd32f10x_adc.c ****     ADC_CTL1(ADC0) &= ~ADC_CTL1_TSVREN;
 404              		.loc 1 246 5 view .LVU91
 405 0000 034A     		ldr	r2, .L32
 406 0002 D2F80834 		ldr	r3, [r2, #1032]
 407              		.loc 1 246 20 is_stmt 0 view .LVU92
 408 0006 23F40003 		bic	r3, r3, #8388608
 409 000a C2F80834 		str	r3, [r2, #1032]
 247:../system/src/gd32f10x/gd32f10x_adc.c **** }
 410              		.loc 1 247 1 view .LVU93
 411 000e 7047     		bx	lr
 412              	.L33:
 413              		.align	2
 414              	.L32:
 415 0010 00200140 		.word	1073815552
 416              		.cfi_endproc
 417              	.LFE64:
 419              		.section	.text.adc_dma_mode_enable,"ax",%progbits
 420              		.align	1
 421              		.global	adc_dma_mode_enable
 422              		.syntax unified
 423              		.thumb
 424              		.thumb_func
 426              	adc_dma_mode_enable:
 427              	.LVL20:
 428              	.LFB65:
 248:../system/src/gd32f10x/gd32f10x_adc.c **** 
 249:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 250:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      enable DMA request 
 251:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 252:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 253:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 254:../system/src/gd32f10x/gd32f10x_adc.c **** */
 255:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_dma_mode_enable(uint32_t adc_periph)
 256:../system/src/gd32f10x/gd32f10x_adc.c **** {
 429              		.loc 1 256 1 is_stmt 1 view -0
 430              		.cfi_startproc
 431              		@ args = 0, pretend = 0, frame = 0
 432              		@ frame_needed = 0, uses_anonymous_args = 0
 433              		@ link register save eliminated.
 257:../system/src/gd32f10x/gd32f10x_adc.c ****     /* enable DMA request */
 258:../system/src/gd32f10x/gd32f10x_adc.c ****     ADC_CTL1(adc_periph) |= (uint32_t)(ADC_CTL1_DMA);
 434              		.loc 1 258 5 view .LVU95
 435 0000 8368     		ldr	r3, [r0, #8]
 436              		.loc 1 258 26 is_stmt 0 view .LVU96
 437 0002 43F48073 		orr	r3, r3, #256
 438 0006 8360     		str	r3, [r0, #8]
 259:../system/src/gd32f10x/gd32f10x_adc.c **** }
 439              		.loc 1 259 1 view .LVU97
 440 0008 7047     		bx	lr
 441              		.cfi_endproc
 442              	.LFE65:
 444              		.section	.text.adc_dma_mode_disable,"ax",%progbits
 445              		.align	1
 446              		.global	adc_dma_mode_disable
 447              		.syntax unified
 448              		.thumb
 449              		.thumb_func
 451              	adc_dma_mode_disable:
 452              	.LVL21:
 453              	.LFB66:
 260:../system/src/gd32f10x/gd32f10x_adc.c **** 
 261:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 262:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      disable DMA request 
 263:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 264:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 265:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 266:../system/src/gd32f10x/gd32f10x_adc.c **** */
 267:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_dma_mode_disable(uint32_t adc_periph)
 268:../system/src/gd32f10x/gd32f10x_adc.c **** {
 454              		.loc 1 268 1 is_stmt 1 view -0
 455              		.cfi_startproc
 456              		@ args = 0, pretend = 0, frame = 0
 457              		@ frame_needed = 0, uses_anonymous_args = 0
 458              		@ link register save eliminated.
 269:../system/src/gd32f10x/gd32f10x_adc.c ****     /* disable DMA request */
 270:../system/src/gd32f10x/gd32f10x_adc.c ****     ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_DMA);
 459              		.loc 1 270 5 view .LVU99
 460 0000 8368     		ldr	r3, [r0, #8]
 461              		.loc 1 270 26 is_stmt 0 view .LVU100
 462 0002 23F48073 		bic	r3, r3, #256
 463 0006 8360     		str	r3, [r0, #8]
 271:../system/src/gd32f10x/gd32f10x_adc.c **** }
 464              		.loc 1 271 1 view .LVU101
 465 0008 7047     		bx	lr
 466              		.cfi_endproc
 467              	.LFE66:
 469              		.section	.text.adc_discontinuous_mode_config,"ax",%progbits
 470              		.align	1
 471              		.global	adc_discontinuous_mode_config
 472              		.syntax unified
 473              		.thumb
 474              		.thumb_func
 476              	adc_discontinuous_mode_config:
 477              	.LVL22:
 478              	.LFB67:
 272:../system/src/gd32f10x/gd32f10x_adc.c **** 
 273:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 274:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      configure ADC discontinuous mode 
 275:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 276:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_channel_group: select the channel group
 277:../system/src/gd32f10x/gd32f10x_adc.c ****                 only one parameter can be selected which is shown as below:
 278:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 279:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 280:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_CHANNEL_DISCON_DISABLE: disable discontinuous mode of regular & inserted chan
 281:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  length: number of conversions in discontinuous mode,the number can be 1..8
 282:../system/src/gd32f10x/gd32f10x_adc.c ****                         for regular channel, the number has no effect for inserted channel
 283:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 284:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 285:../system/src/gd32f10x/gd32f10x_adc.c **** */
 286:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_discontinuous_mode_config(uint32_t adc_periph, uint8_t adc_channel_group, uint8_t length)
 287:../system/src/gd32f10x/gd32f10x_adc.c **** {
 479              		.loc 1 287 1 is_stmt 1 view -0
 480              		.cfi_startproc
 481              		@ args = 0, pretend = 0, frame = 0
 482              		@ frame_needed = 0, uses_anonymous_args = 0
 483              		@ link register save eliminated.
 288:../system/src/gd32f10x/gd32f10x_adc.c ****     /* disable discontinuous mode of regular & inserted channel */
 289:../system/src/gd32f10x/gd32f10x_adc.c ****     ADC_CTL0(adc_periph) &= ~((uint32_t)(ADC_CTL0_DISRC | ADC_CTL0_DISIC));
 484              		.loc 1 289 5 view .LVU103
 485 0000 4368     		ldr	r3, [r0, #4]
 486              		.loc 1 289 26 is_stmt 0 view .LVU104
 487 0002 23F4C053 		bic	r3, r3, #6144
 488 0006 4360     		str	r3, [r0, #4]
 290:../system/src/gd32f10x/gd32f10x_adc.c ****     switch(adc_channel_group){
 489              		.loc 1 290 5 is_stmt 1 view .LVU105
 490 0008 0129     		cmp	r1, #1
 491 000a 02D0     		beq	.L37
 492 000c 0229     		cmp	r1, #2
 493 000e 0FD0     		beq	.L38
 494 0010 7047     		bx	lr
 495              	.L37:
 291:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC_REGULAR_CHANNEL:
 292:../system/src/gd32f10x/gd32f10x_adc.c ****         /* config the number of conversions in discontinuous mode */
 293:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_DISNUM);
 496              		.loc 1 293 9 view .LVU106
 497 0012 4368     		ldr	r3, [r0, #4]
 498              		.loc 1 293 30 is_stmt 0 view .LVU107
 499 0014 23F46043 		bic	r3, r3, #57344
 500 0018 4360     		str	r3, [r0, #4]
 294:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_CTL0(adc_periph) |= CTL0_DISNUM(((uint32_t)length - ADC_CHANNEL_LENGTH_SUBTRACT_ONE));
 501              		.loc 1 294 9 is_stmt 1 view .LVU108
 502 001a 4368     		ldr	r3, [r0, #4]
 503              		.loc 1 294 33 is_stmt 0 view .LVU109
 504 001c 013A     		subs	r2, r2, #1
 505              	.LVL23:
 506              		.loc 1 294 33 view .LVU110
 507 001e 5203     		lsls	r2, r2, #13
 508 0020 92B2     		uxth	r2, r2
 509              		.loc 1 294 30 view .LVU111
 510 0022 1343     		orrs	r3, r3, r2
 511 0024 4360     		str	r3, [r0, #4]
 295:../system/src/gd32f10x/gd32f10x_adc.c ****         /* enable regular channel group discontinuous mode */
 296:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t)ADC_CTL0_DISRC;
 512              		.loc 1 296 9 is_stmt 1 view .LVU112
 513 0026 4368     		ldr	r3, [r0, #4]
 514              		.loc 1 296 30 is_stmt 0 view .LVU113
 515 0028 43F40063 		orr	r3, r3, #2048
 516 002c 4360     		str	r3, [r0, #4]
 297:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 517              		.loc 1 297 9 is_stmt 1 view .LVU114
 518 002e 7047     		bx	lr
 519              	.LVL24:
 520              	.L38:
 298:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC_INSERTED_CHANNEL:
 299:../system/src/gd32f10x/gd32f10x_adc.c ****         /* enable inserted channel group discontinuous mode */
 300:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t)ADC_CTL0_DISIC;
 521              		.loc 1 300 9 view .LVU115
 522 0030 4368     		ldr	r3, [r0, #4]
 523              		.loc 1 300 30 is_stmt 0 view .LVU116
 524 0032 43F48053 		orr	r3, r3, #4096
 525 0036 4360     		str	r3, [r0, #4]
 301:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 526              		.loc 1 301 9 is_stmt 1 view .LVU117
 302:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC_CHANNEL_DISCON_DISABLE:
 303:../system/src/gd32f10x/gd32f10x_adc.c ****         /* disable discontinuous mode of regular & inserted channel */
 304:../system/src/gd32f10x/gd32f10x_adc.c ****     default:
 305:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 306:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 307:../system/src/gd32f10x/gd32f10x_adc.c **** }
 527              		.loc 1 307 1 is_stmt 0 view .LVU118
 528 0038 7047     		bx	lr
 529              		.cfi_endproc
 530              	.LFE67:
 532              		.section	.text.adc_channel_length_config,"ax",%progbits
 533              		.align	1
 534              		.global	adc_channel_length_config
 535              		.syntax unified
 536              		.thumb
 537              		.thumb_func
 539              	adc_channel_length_config:
 540              	.LVL25:
 541              	.LFB68:
 308:../system/src/gd32f10x/gd32f10x_adc.c **** 
 309:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 310:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      configure the length of regular channel group or inserted channel group
 311:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 312:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_channel_group: select the channel group
 313:../system/src/gd32f10x/gd32f10x_adc.c ****                 only one parameter can be selected which is shown as below:
 314:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 315:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 316:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  length: the length of the channel
 317:../system/src/gd32f10x/gd32f10x_adc.c ****                         regular channel 1-16
 318:../system/src/gd32f10x/gd32f10x_adc.c ****                         inserted channel 1-4
 319:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 320:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 321:../system/src/gd32f10x/gd32f10x_adc.c **** */
 322:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_channel_length_config(uint32_t adc_periph, uint8_t adc_channel_group, uint32_t length)
 323:../system/src/gd32f10x/gd32f10x_adc.c **** {
 542              		.loc 1 323 1 is_stmt 1 view -0
 543              		.cfi_startproc
 544              		@ args = 0, pretend = 0, frame = 0
 545              		@ frame_needed = 0, uses_anonymous_args = 0
 546              		@ link register save eliminated.
 324:../system/src/gd32f10x/gd32f10x_adc.c ****     switch(adc_channel_group){
 547              		.loc 1 324 5 view .LVU120
 548 0000 0129     		cmp	r1, #1
 549 0002 02D0     		beq	.L41
 550 0004 0229     		cmp	r1, #2
 551 0006 0CD0     		beq	.L42
 552 0008 7047     		bx	lr
 553              	.L41:
 325:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC_REGULAR_CHANNEL:
 326:../system/src/gd32f10x/gd32f10x_adc.c ****         /* configure the length of regular channel group */
 327:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_RSQ0(adc_periph) &= ~((uint32_t)ADC_RSQ0_RL);
 554              		.loc 1 327 9 view .LVU121
 555 000a C36A     		ldr	r3, [r0, #44]
 556              		.loc 1 327 30 is_stmt 0 view .LVU122
 557 000c 23F47003 		bic	r3, r3, #15728640
 558 0010 C362     		str	r3, [r0, #44]
 328:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_RSQ0(adc_periph) |= RSQ0_RL((uint32_t)(length-ADC_CHANNEL_LENGTH_SUBTRACT_ONE));
 559              		.loc 1 328 9 is_stmt 1 view .LVU123
 560 0012 C36A     		ldr	r3, [r0, #44]
 561              		.loc 1 328 33 is_stmt 0 view .LVU124
 562 0014 013A     		subs	r2, r2, #1
 563              	.LVL26:
 564              		.loc 1 328 33 view .LVU125
 565 0016 1205     		lsls	r2, r2, #20
 566              	.LVL27:
 567              		.loc 1 328 33 view .LVU126
 568 0018 02F47002 		and	r2, r2, #15728640
 569              		.loc 1 328 30 view .LVU127
 570 001c 1343     		orrs	r3, r3, r2
 571 001e C362     		str	r3, [r0, #44]
 329:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 572              		.loc 1 329 9 is_stmt 1 view .LVU128
 573 0020 7047     		bx	lr
 574              	.LVL28:
 575              	.L42:
 330:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC_INSERTED_CHANNEL:
 331:../system/src/gd32f10x/gd32f10x_adc.c ****         /* configure the length of inserted channel group */
 332:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_ISQ(adc_periph) &= ~((uint32_t)ADC_ISQ_IL);
 576              		.loc 1 332 9 view .LVU129
 577 0022 836B     		ldr	r3, [r0, #56]
 578              		.loc 1 332 29 is_stmt 0 view .LVU130
 579 0024 23F44013 		bic	r3, r3, #3145728
 580 0028 8363     		str	r3, [r0, #56]
 333:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_ISQ(adc_periph) |= ISQ_IL((uint32_t)(length-ADC_CHANNEL_LENGTH_SUBTRACT_ONE));
 581              		.loc 1 333 9 is_stmt 1 view .LVU131
 582 002a 836B     		ldr	r3, [r0, #56]
 583              		.loc 1 333 32 is_stmt 0 view .LVU132
 584 002c 013A     		subs	r2, r2, #1
 585              	.LVL29:
 586              		.loc 1 333 32 view .LVU133
 587 002e 1205     		lsls	r2, r2, #20
 588              	.LVL30:
 589              		.loc 1 333 32 view .LVU134
 590 0030 02F44012 		and	r2, r2, #3145728
 591              		.loc 1 333 29 view .LVU135
 592 0034 1343     		orrs	r3, r3, r2
 593 0036 8363     		str	r3, [r0, #56]
 334:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 594              		.loc 1 334 9 is_stmt 1 view .LVU136
 335:../system/src/gd32f10x/gd32f10x_adc.c ****     default:
 336:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 337:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 338:../system/src/gd32f10x/gd32f10x_adc.c **** }
 595              		.loc 1 338 1 is_stmt 0 view .LVU137
 596 0038 7047     		bx	lr
 597              		.cfi_endproc
 598              	.LFE68:
 600              		.section	.text.adc_regular_channel_config,"ax",%progbits
 601              		.align	1
 602              		.global	adc_regular_channel_config
 603              		.syntax unified
 604              		.thumb
 605              		.thumb_func
 607              	adc_regular_channel_config:
 608              	.LVL31:
 609              	.LFB69:
 339:../system/src/gd32f10x/gd32f10x_adc.c **** 
 340:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 341:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      configure ADC regular channel 
 342:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 343:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  rank: the regular group sequence rank,this parameter must be between 0 to 15
 344:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_channel: the selected ADC channel
 345:../system/src/gd32f10x/gd32f10x_adc.c ****                 only one parameter can be selected which is shown as below:
 346:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_CHANNEL_x(x=0..17)(x=16 and x=17 are only for ADC0): ADC Channelx 
 347:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  sample_time: the sample time value
 348:../system/src/gd32f10x/gd32f10x_adc.c ****                 only one parameter can be selected which is shown as below:
 349:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_SAMPLETIME_1POINT5: 1.5 cycles
 350:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_SAMPLETIME_7POINT5: 7.5 cycles
 351:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_SAMPLETIME_13POINT5: 13.5 cycles
 352:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_SAMPLETIME_28POINT5: 28.5 cycles
 353:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_SAMPLETIME_41POINT5: 41.5 cycles
 354:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_SAMPLETIME_55POINT5: 55.5 cycles
 355:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_SAMPLETIME_71POINT5: 71.5 cycles
 356:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_SAMPLETIME_239POINT5: 239.5 cycles
 357:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 358:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 359:../system/src/gd32f10x/gd32f10x_adc.c **** */
 360:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_regular_channel_config(uint32_t adc_periph, uint8_t rank, uint8_t adc_channel, uint32_t sa
 361:../system/src/gd32f10x/gd32f10x_adc.c **** {
 610              		.loc 1 361 1 is_stmt 1 view -0
 611              		.cfi_startproc
 612              		@ args = 0, pretend = 0, frame = 0
 613              		@ frame_needed = 0, uses_anonymous_args = 0
 614              		@ link register save eliminated.
 615              		.loc 1 361 1 is_stmt 0 view .LVU139
 616 0000 10B4     		push	{r4}
 617              		.cfi_def_cfa_offset 4
 618              		.cfi_offset 4, -4
 362:../system/src/gd32f10x/gd32f10x_adc.c ****     uint32_t rsq,sampt;
 619              		.loc 1 362 5 is_stmt 1 view .LVU140
 363:../system/src/gd32f10x/gd32f10x_adc.c ****     
 364:../system/src/gd32f10x/gd32f10x_adc.c ****     /* ADC regular sequence config */
 365:../system/src/gd32f10x/gd32f10x_adc.c ****     if(rank < ADC_REGULAR_CHANNEL_RANK_SIX){
 620              		.loc 1 365 5 view .LVU141
 621              		.loc 1 365 7 is_stmt 0 view .LVU142
 622 0002 0529     		cmp	r1, #5
 623 0004 1ED8     		bhi	.L45
 366:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the regular group sequence rank is smaller than six */
 367:../system/src/gd32f10x/gd32f10x_adc.c ****         rsq = ADC_RSQ2(adc_periph);
 624              		.loc 1 367 9 is_stmt 1 view .LVU143
 625              		.loc 1 367 13 is_stmt 0 view .LVU144
 626 0006 446B     		ldr	r4, [r0, #52]
 627              	.LVL32:
 368:../system/src/gd32f10x/gd32f10x_adc.c ****         rsq &=  ~((uint32_t)(ADC_RSQX_RSQN << (ADC_REGULAR_CHANNEL_RANK_LENGTH*rank)));
 628              		.loc 1 368 9 is_stmt 1 view .LVU145
 629              		.loc 1 368 79 is_stmt 0 view .LVU146
 630 0008 01EB8101 		add	r1, r1, r1, lsl #2
 631              	.LVL33:
 632              		.loc 1 368 19 view .LVU147
 633 000c 4FF01F0C 		mov	ip, #31
 634 0010 0CFA01FC 		lsl	ip, ip, r1
 635              		.loc 1 368 13 view .LVU148
 636 0014 24EA0C0C 		bic	ip, r4, ip
 637              	.LVL34:
 369:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 370:../system/src/gd32f10x/gd32f10x_adc.c ****         rsq |= ((uint32_t)adc_channel << (ADC_REGULAR_CHANNEL_RANK_LENGTH*rank));
 638              		.loc 1 370 9 is_stmt 1 view .LVU149
 639              		.loc 1 370 39 is_stmt 0 view .LVU150
 640 0018 02FA01F1 		lsl	r1, r2, r1
 641              		.loc 1 370 13 view .LVU151
 642 001c 41EA0C01 		orr	r1, r1, ip
 643              	.LVL35:
 371:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_RSQ2(adc_periph) = rsq;
 644              		.loc 1 371 9 is_stmt 1 view .LVU152
 645              		.loc 1 371 30 is_stmt 0 view .LVU153
 646 0020 4163     		str	r1, [r0, #52]
 647              	.LVL36:
 648              	.L46:
 372:../system/src/gd32f10x/gd32f10x_adc.c ****     }else if(rank < ADC_REGULAR_CHANNEL_RANK_TWELVE){
 373:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the regular group sequence rank is smaller than twelve */
 374:../system/src/gd32f10x/gd32f10x_adc.c ****         rsq = ADC_RSQ1(adc_periph);
 375:../system/src/gd32f10x/gd32f10x_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_REGULAR_CHANNEL_RANK_LENGTH*(rank-ADC_REGULAR_CHA
 376:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 377:../system/src/gd32f10x/gd32f10x_adc.c ****         rsq |= ((uint32_t)adc_channel << (ADC_REGULAR_CHANNEL_RANK_LENGTH*(rank-ADC_REGULAR_CHANNEL
 378:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
 379:../system/src/gd32f10x/gd32f10x_adc.c ****     }else if(rank < ADC_REGULAR_CHANNEL_RANK_SIXTEEN){
 380:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the regular group sequence rank is smaller than sixteen */
 381:../system/src/gd32f10x/gd32f10x_adc.c ****         rsq = ADC_RSQ0(adc_periph);
 382:../system/src/gd32f10x/gd32f10x_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_REGULAR_CHANNEL_RANK_LENGTH*(rank-ADC_REGULAR_CHA
 383:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 384:../system/src/gd32f10x/gd32f10x_adc.c ****         rsq |= ((uint32_t)adc_channel << (ADC_REGULAR_CHANNEL_RANK_LENGTH*(rank-ADC_REGULAR_CHANNEL
 385:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 386:../system/src/gd32f10x/gd32f10x_adc.c ****     }else{
 387:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 649              		.loc 1 387 5 is_stmt 1 view .LVU154
 388:../system/src/gd32f10x/gd32f10x_adc.c ****     
 389:../system/src/gd32f10x/gd32f10x_adc.c ****     /* ADC sampling time config */
 390:../system/src/gd32f10x/gd32f10x_adc.c ****     if(adc_channel < ADC_CHANNEL_SAMPLE_TEN){
 650              		.loc 1 390 5 view .LVU155
 651              		.loc 1 390 7 is_stmt 0 view .LVU156
 652 0022 092A     		cmp	r2, #9
 653 0024 30D8     		bhi	.L48
 391:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the regular group sequence rank is smaller than ten */
 392:../system/src/gd32f10x/gd32f10x_adc.c ****         sampt = ADC_SAMPT1(adc_periph);
 654              		.loc 1 392 9 is_stmt 1 view .LVU157
 655              		.loc 1 392 15 is_stmt 0 view .LVU158
 656 0026 0169     		ldr	r1, [r0, #16]
 657              	.LVL37:
 393:../system/src/gd32f10x/gd32f10x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH*adc_channel)));
 658              		.loc 1 393 9 is_stmt 1 view .LVU159
 659              		.loc 1 393 76 is_stmt 0 view .LVU160
 660 0028 02EB4202 		add	r2, r2, r2, lsl #1
 661              	.LVL38:
 662              		.loc 1 393 20 view .LVU161
 663 002c 4FF0070C 		mov	ip, #7
 664 0030 0CFA02FC 		lsl	ip, ip, r2
 665              		.loc 1 393 15 view .LVU162
 666 0034 21EA0C01 		bic	r1, r1, ip
 667              	.LVL39:
 394:../system/src/gd32f10x/gd32f10x_adc.c ****         /* channel sample time set*/
 395:../system/src/gd32f10x/gd32f10x_adc.c ****         sampt |= (uint32_t)(sample_time << (ADC_CHANNEL_SAMPLE_LENGTH*adc_channel));
 668              		.loc 1 395 9 is_stmt 1 view .LVU163
 669              		.loc 1 395 41 is_stmt 0 view .LVU164
 670 0038 03FA02F2 		lsl	r2, r3, r2
 671              		.loc 1 395 15 view .LVU165
 672 003c 0A43     		orrs	r2, r2, r1
 673              	.LVL40:
 396:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_SAMPT1(adc_periph) = sampt;
 674              		.loc 1 396 9 is_stmt 1 view .LVU166
 675              		.loc 1 396 32 is_stmt 0 view .LVU167
 676 003e 0261     		str	r2, [r0, #16]
 677              	.LVL41:
 678              	.L44:
 397:../system/src/gd32f10x/gd32f10x_adc.c ****     }else if(adc_channel < ADC_CHANNEL_SAMPLE_EIGHTEEN){
 398:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the regular group sequence rank is smaller than eighteen */
 399:../system/src/gd32f10x/gd32f10x_adc.c ****         sampt = ADC_SAMPT0(adc_periph);
 400:../system/src/gd32f10x/gd32f10x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH*(adc_channel-ADC_CHANNE
 401:../system/src/gd32f10x/gd32f10x_adc.c ****         /* channel sample time set*/
 402:../system/src/gd32f10x/gd32f10x_adc.c ****         sampt |= (uint32_t)(sample_time << (ADC_CHANNEL_SAMPLE_LENGTH*(adc_channel-ADC_CHANNEL_SAMP
 403:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 404:../system/src/gd32f10x/gd32f10x_adc.c ****     }else{
 405:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 406:../system/src/gd32f10x/gd32f10x_adc.c **** }
 679              		.loc 1 406 1 view .LVU168
 680 0040 10BC     		pop	{r4}
 681              		.cfi_remember_state
 682              		.cfi_restore 4
 683              		.cfi_def_cfa_offset 0
 684 0042 7047     		bx	lr
 685              	.LVL42:
 686              	.L45:
 687              		.cfi_restore_state
 372:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the regular group sequence rank is smaller than twelve */
 688              		.loc 1 372 11 is_stmt 1 view .LVU169
 372:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the regular group sequence rank is smaller than twelve */
 689              		.loc 1 372 13 is_stmt 0 view .LVU170
 690 0044 0B29     		cmp	r1, #11
 691 0046 0ED8     		bhi	.L47
 374:../system/src/gd32f10x/gd32f10x_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_REGULAR_CHANNEL_RANK_LENGTH*(rank-ADC_REGULAR_CHA
 692              		.loc 1 374 9 is_stmt 1 view .LVU171
 374:../system/src/gd32f10x/gd32f10x_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_REGULAR_CHANNEL_RANK_LENGTH*(rank-ADC_REGULAR_CHA
 693              		.loc 1 374 13 is_stmt 0 view .LVU172
 694 0048 046B     		ldr	r4, [r0, #48]
 695              	.LVL43:
 375:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 696              		.loc 1 375 9 is_stmt 1 view .LVU173
 375:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 697              		.loc 1 375 84 is_stmt 0 view .LVU174
 698 004a 0639     		subs	r1, r1, #6
 699              	.LVL44:
 375:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 700              		.loc 1 375 78 view .LVU175
 701 004c 01EB8101 		add	r1, r1, r1, lsl #2
 375:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 702              		.loc 1 375 18 view .LVU176
 703 0050 4FF01F0C 		mov	ip, #31
 704 0054 0CFA01FC 		lsl	ip, ip, r1
 375:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 705              		.loc 1 375 13 view .LVU177
 706 0058 24EA0C04 		bic	r4, r4, ip
 707              	.LVL45:
 377:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
 708              		.loc 1 377 9 is_stmt 1 view .LVU178
 377:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
 709              		.loc 1 377 39 is_stmt 0 view .LVU179
 710 005c 02FA01F1 		lsl	r1, r2, r1
 377:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
 711              		.loc 1 377 13 view .LVU180
 712 0060 2143     		orrs	r1, r1, r4
 713              	.LVL46:
 378:../system/src/gd32f10x/gd32f10x_adc.c ****     }else if(rank < ADC_REGULAR_CHANNEL_RANK_SIXTEEN){
 714              		.loc 1 378 9 is_stmt 1 view .LVU181
 378:../system/src/gd32f10x/gd32f10x_adc.c ****     }else if(rank < ADC_REGULAR_CHANNEL_RANK_SIXTEEN){
 715              		.loc 1 378 30 is_stmt 0 view .LVU182
 716 0062 0163     		str	r1, [r0, #48]
 717 0064 DDE7     		b	.L46
 718              	.LVL47:
 719              	.L47:
 379:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the regular group sequence rank is smaller than sixteen */
 720              		.loc 1 379 11 is_stmt 1 view .LVU183
 379:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the regular group sequence rank is smaller than sixteen */
 721              		.loc 1 379 13 is_stmt 0 view .LVU184
 722 0066 0F29     		cmp	r1, #15
 723 0068 DBD8     		bhi	.L46
 381:../system/src/gd32f10x/gd32f10x_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_REGULAR_CHANNEL_RANK_LENGTH*(rank-ADC_REGULAR_CHA
 724              		.loc 1 381 9 is_stmt 1 view .LVU185
 381:../system/src/gd32f10x/gd32f10x_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (ADC_REGULAR_CHANNEL_RANK_LENGTH*(rank-ADC_REGULAR_CHA
 725              		.loc 1 381 13 is_stmt 0 view .LVU186
 726 006a C46A     		ldr	r4, [r0, #44]
 727              	.LVL48:
 382:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 728              		.loc 1 382 9 is_stmt 1 view .LVU187
 382:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 729              		.loc 1 382 84 is_stmt 0 view .LVU188
 730 006c 0C39     		subs	r1, r1, #12
 731              	.LVL49:
 382:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 732              		.loc 1 382 78 view .LVU189
 733 006e 01EB8101 		add	r1, r1, r1, lsl #2
 382:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 734              		.loc 1 382 18 view .LVU190
 735 0072 4FF01F0C 		mov	ip, #31
 736 0076 0CFA01FC 		lsl	ip, ip, r1
 382:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the channel number is written to these bits to select a channel as the nth conversion in
 737              		.loc 1 382 13 view .LVU191
 738 007a 24EA0C04 		bic	r4, r4, ip
 739              	.LVL50:
 384:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 740              		.loc 1 384 9 is_stmt 1 view .LVU192
 384:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 741              		.loc 1 384 39 is_stmt 0 view .LVU193
 742 007e 02FA01F1 		lsl	r1, r2, r1
 384:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 743              		.loc 1 384 13 view .LVU194
 744 0082 2143     		orrs	r1, r1, r4
 745              	.LVL51:
 385:../system/src/gd32f10x/gd32f10x_adc.c ****     }else{
 746              		.loc 1 385 9 is_stmt 1 view .LVU195
 385:../system/src/gd32f10x/gd32f10x_adc.c ****     }else{
 747              		.loc 1 385 30 is_stmt 0 view .LVU196
 748 0084 C162     		str	r1, [r0, #44]
 749 0086 CCE7     		b	.L46
 750              	.LVL52:
 751              	.L48:
 397:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the regular group sequence rank is smaller than eighteen */
 752              		.loc 1 397 11 is_stmt 1 view .LVU197
 397:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the regular group sequence rank is smaller than eighteen */
 753              		.loc 1 397 13 is_stmt 0 view .LVU198
 754 0088 112A     		cmp	r2, #17
 755 008a D9D8     		bhi	.L44
 399:../system/src/gd32f10x/gd32f10x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH*(adc_channel-ADC_CHANNE
 756              		.loc 1 399 9 is_stmt 1 view .LVU199
 399:../system/src/gd32f10x/gd32f10x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH*(adc_channel-ADC_CHANNE
 757              		.loc 1 399 15 is_stmt 0 view .LVU200
 758 008c C168     		ldr	r1, [r0, #12]
 759              	.LVL53:
 400:../system/src/gd32f10x/gd32f10x_adc.c ****         /* channel sample time set*/
 760              		.loc 1 400 9 is_stmt 1 view .LVU201
 400:../system/src/gd32f10x/gd32f10x_adc.c ****         /* channel sample time set*/
 761              		.loc 1 400 89 is_stmt 0 view .LVU202
 762 008e 0A3A     		subs	r2, r2, #10
 763              	.LVL54:
 400:../system/src/gd32f10x/gd32f10x_adc.c ****         /* channel sample time set*/
 764              		.loc 1 400 76 view .LVU203
 765 0090 02EB4202 		add	r2, r2, r2, lsl #1
 400:../system/src/gd32f10x/gd32f10x_adc.c ****         /* channel sample time set*/
 766              		.loc 1 400 20 view .LVU204
 767 0094 0724     		movs	r4, #7
 768 0096 9440     		lsls	r4, r4, r2
 400:../system/src/gd32f10x/gd32f10x_adc.c ****         /* channel sample time set*/
 769              		.loc 1 400 15 view .LVU205
 770 0098 21EA0401 		bic	r1, r1, r4
 771              	.LVL55:
 402:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 772              		.loc 1 402 9 is_stmt 1 view .LVU206
 402:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 773              		.loc 1 402 41 is_stmt 0 view .LVU207
 774 009c 9340     		lsls	r3, r3, r2
 775              	.LVL56:
 402:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 776              		.loc 1 402 15 view .LVU208
 777 009e 0B43     		orrs	r3, r3, r1
 778              	.LVL57:
 403:../system/src/gd32f10x/gd32f10x_adc.c ****     }else{
 779              		.loc 1 403 9 is_stmt 1 view .LVU209
 403:../system/src/gd32f10x/gd32f10x_adc.c ****     }else{
 780              		.loc 1 403 32 is_stmt 0 view .LVU210
 781 00a0 C360     		str	r3, [r0, #12]
 405:../system/src/gd32f10x/gd32f10x_adc.c **** }
 782              		.loc 1 405 5 is_stmt 1 view .LVU211
 783              		.loc 1 406 1 is_stmt 0 view .LVU212
 784 00a2 CDE7     		b	.L44
 785              		.cfi_endproc
 786              	.LFE69:
 788              		.section	.text.adc_inserted_channel_config,"ax",%progbits
 789              		.align	1
 790              		.global	adc_inserted_channel_config
 791              		.syntax unified
 792              		.thumb
 793              		.thumb_func
 795              	adc_inserted_channel_config:
 796              	.LVL58:
 797              	.LFB70:
 407:../system/src/gd32f10x/gd32f10x_adc.c **** 
 408:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 409:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      configure ADC inserted channel 
 410:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 411:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  rank: the inserted group sequencer rank,this parameter must be between 0 to 3
 412:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_channel: the selected ADC channel
 413:../system/src/gd32f10x/gd32f10x_adc.c ****                 only one parameter can be selected which is shown as below:
 414:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_CHANNEL_x(x=0..17)(x=16 and x=17 are only for ADC0): ADC Channelx
 415:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  sample_time: The sample time value
 416:../system/src/gd32f10x/gd32f10x_adc.c ****                 only one parameter can be selected which is shown as below:
 417:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_SAMPLETIME_1POINT5: 1.5 cycles
 418:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_SAMPLETIME_7POINT5: 7.5 cycles
 419:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_SAMPLETIME_13POINT5: 13.5 cycles
 420:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_SAMPLETIME_28POINT5: 28.5 cycles
 421:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_SAMPLETIME_41POINT5: 41.5 cycles
 422:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_SAMPLETIME_55POINT5: 55.5 cycles
 423:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_SAMPLETIME_71POINT5: 71.5 cycles
 424:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_SAMPLETIME_239POINT5: 239.5 cycles
 425:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 426:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 427:../system/src/gd32f10x/gd32f10x_adc.c **** */
 428:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_inserted_channel_config(uint32_t adc_periph, uint8_t rank, uint8_t adc_channel, uint32_t s
 429:../system/src/gd32f10x/gd32f10x_adc.c **** {
 798              		.loc 1 429 1 is_stmt 1 view -0
 799              		.cfi_startproc
 800              		@ args = 0, pretend = 0, frame = 0
 801              		@ frame_needed = 0, uses_anonymous_args = 0
 802              		@ link register save eliminated.
 803              		.loc 1 429 1 is_stmt 0 view .LVU214
 804 0000 10B4     		push	{r4}
 805              		.cfi_def_cfa_offset 4
 806              		.cfi_offset 4, -4
 430:../system/src/gd32f10x/gd32f10x_adc.c ****     uint8_t inserted_length;
 807              		.loc 1 430 5 is_stmt 1 view .LVU215
 431:../system/src/gd32f10x/gd32f10x_adc.c ****     uint32_t isq,sampt;
 808              		.loc 1 431 5 view .LVU216
 432:../system/src/gd32f10x/gd32f10x_adc.c ****     /* get inserted channel group length */
 433:../system/src/gd32f10x/gd32f10x_adc.c ****     inserted_length = (uint8_t)GET_BITS(ADC_ISQ(adc_periph) , 20U , 21U);
 809              		.loc 1 433 5 view .LVU217
 810              		.loc 1 433 32 is_stmt 0 view .LVU218
 811 0002 846B     		ldr	r4, [r0, #56]
 812              		.loc 1 433 21 view .LVU219
 813 0004 C4F3015C 		ubfx	ip, r4, #20, #2
 814              	.LVL59:
 434:../system/src/gd32f10x/gd32f10x_adc.c ****     /* the channel number is written to these bits to select a channel as the nth conversion in the
 435:../system/src/gd32f10x/gd32f10x_adc.c ****     isq = ADC_ISQ(adc_periph);
 815              		.loc 1 435 5 is_stmt 1 view .LVU220
 816              		.loc 1 435 9 is_stmt 0 view .LVU221
 817 0008 846B     		ldr	r4, [r0, #56]
 818              	.LVL60:
 436:../system/src/gd32f10x/gd32f10x_adc.c ****     isq &= ~((uint32_t)(ADC_ISQ_ISQN << (ADC_INSERTED_CHANNEL_SHIFT_LENGTH-(inserted_length-rank)*A
 819              		.loc 1 436 5 is_stmt 1 view .LVU222
 820              		.loc 1 436 92 is_stmt 0 view .LVU223
 821 000a ACEB0101 		sub	r1, ip, r1
 822              	.LVL61:
 823              		.loc 1 436 98 view .LVU224
 824 000e C1EB817C 		rsb	ip, r1, r1, lsl #30
 825              	.LVL62:
 826              		.loc 1 436 98 view .LVU225
 827 0012 C1EB8C01 		rsb	r1, r1, ip, lsl #2
 828              		.loc 1 436 75 view .LVU226
 829 0016 0F31     		adds	r1, r1, #15
 830              		.loc 1 436 14 view .LVU227
 831 0018 4FF01F0C 		mov	ip, #31
 832 001c 0CFA01FC 		lsl	ip, ip, r1
 833              		.loc 1 436 9 view .LVU228
 834 0020 24EA0C04 		bic	r4, r4, ip
 835              	.LVL63:
 437:../system/src/gd32f10x/gd32f10x_adc.c ****     isq |= ((uint32_t)adc_channel << (ADC_INSERTED_CHANNEL_SHIFT_LENGTH-(inserted_length-rank)*ADC_
 836              		.loc 1 437 5 is_stmt 1 view .LVU229
 837              		.loc 1 437 35 is_stmt 0 view .LVU230
 838 0024 02FA01F1 		lsl	r1, r2, r1
 839              		.loc 1 437 9 view .LVU231
 840 0028 2143     		orrs	r1, r1, r4
 841              	.LVL64:
 438:../system/src/gd32f10x/gd32f10x_adc.c ****     ADC_ISQ(adc_periph) = isq;
 842              		.loc 1 438 5 is_stmt 1 view .LVU232
 843              		.loc 1 438 25 is_stmt 0 view .LVU233
 844 002a 8163     		str	r1, [r0, #56]
 439:../system/src/gd32f10x/gd32f10x_adc.c **** 
 440:../system/src/gd32f10x/gd32f10x_adc.c ****     /* ADC sampling time config */  
 441:../system/src/gd32f10x/gd32f10x_adc.c ****     if(adc_channel < ADC_CHANNEL_SAMPLE_TEN){
 845              		.loc 1 441 5 is_stmt 1 view .LVU234
 846              		.loc 1 441 7 is_stmt 0 view .LVU235
 847 002c 092A     		cmp	r2, #9
 848 002e 0CD8     		bhi	.L52
 442:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the inserted group sequence rank is smaller than ten */
 443:../system/src/gd32f10x/gd32f10x_adc.c ****         sampt = ADC_SAMPT1(adc_periph);
 849              		.loc 1 443 9 is_stmt 1 view .LVU236
 850              		.loc 1 443 15 is_stmt 0 view .LVU237
 851 0030 0169     		ldr	r1, [r0, #16]
 852              	.LVL65:
 444:../system/src/gd32f10x/gd32f10x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH*adc_channel)));
 853              		.loc 1 444 9 is_stmt 1 view .LVU238
 854              		.loc 1 444 76 is_stmt 0 view .LVU239
 855 0032 02EB4202 		add	r2, r2, r2, lsl #1
 856              	.LVL66:
 857              		.loc 1 444 20 view .LVU240
 858 0036 0724     		movs	r4, #7
 859 0038 9440     		lsls	r4, r4, r2
 860              		.loc 1 444 15 view .LVU241
 861 003a 21EA0401 		bic	r1, r1, r4
 862              	.LVL67:
 445:../system/src/gd32f10x/gd32f10x_adc.c ****         /* channel sample time set*/
 446:../system/src/gd32f10x/gd32f10x_adc.c ****         sampt |= (uint32_t) sample_time << (ADC_CHANNEL_SAMPLE_LENGTH*adc_channel);
 863              		.loc 1 446 9 is_stmt 1 view .LVU242
 864              		.loc 1 446 41 is_stmt 0 view .LVU243
 865 003e 03FA02F2 		lsl	r2, r3, r2
 866              		.loc 1 446 15 view .LVU244
 867 0042 0A43     		orrs	r2, r2, r1
 868              	.LVL68:
 447:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_SAMPT1(adc_periph) = sampt;
 869              		.loc 1 447 9 is_stmt 1 view .LVU245
 870              		.loc 1 447 32 is_stmt 0 view .LVU246
 871 0044 0261     		str	r2, [r0, #16]
 872              	.LVL69:
 873              	.L51:
 448:../system/src/gd32f10x/gd32f10x_adc.c ****     }else if(adc_channel < ADC_CHANNEL_SAMPLE_EIGHTEEN){
 449:../system/src/gd32f10x/gd32f10x_adc.c ****         /* the inserted group sequence rank is smaller than eighteen */
 450:../system/src/gd32f10x/gd32f10x_adc.c ****         sampt = ADC_SAMPT0(adc_periph);
 451:../system/src/gd32f10x/gd32f10x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH*(adc_channel-ADC_CHANNE
 452:../system/src/gd32f10x/gd32f10x_adc.c ****         /* channel sample time set*/
 453:../system/src/gd32f10x/gd32f10x_adc.c ****         sampt |= ((uint32_t)sample_time << (ADC_CHANNEL_SAMPLE_LENGTH*(adc_channel-ADC_CHANNEL_SAMP
 454:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 455:../system/src/gd32f10x/gd32f10x_adc.c ****     }else{
 456:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 457:../system/src/gd32f10x/gd32f10x_adc.c **** }
 874              		.loc 1 457 1 view .LVU247
 875 0046 10BC     		pop	{r4}
 876              		.cfi_remember_state
 877              		.cfi_restore 4
 878              		.cfi_def_cfa_offset 0
 879 0048 7047     		bx	lr
 880              	.LVL70:
 881              	.L52:
 882              		.cfi_restore_state
 448:../system/src/gd32f10x/gd32f10x_adc.c ****     }else if(adc_channel < ADC_CHANNEL_SAMPLE_EIGHTEEN){
 883              		.loc 1 448 11 is_stmt 1 view .LVU248
 448:../system/src/gd32f10x/gd32f10x_adc.c ****     }else if(adc_channel < ADC_CHANNEL_SAMPLE_EIGHTEEN){
 884              		.loc 1 448 13 is_stmt 0 view .LVU249
 885 004a 112A     		cmp	r2, #17
 886 004c FBD8     		bhi	.L51
 450:../system/src/gd32f10x/gd32f10x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH*(adc_channel-ADC_CHANNE
 887              		.loc 1 450 9 is_stmt 1 view .LVU250
 450:../system/src/gd32f10x/gd32f10x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (ADC_CHANNEL_SAMPLE_LENGTH*(adc_channel-ADC_CHANNE
 888              		.loc 1 450 15 is_stmt 0 view .LVU251
 889 004e C168     		ldr	r1, [r0, #12]
 890              	.LVL71:
 451:../system/src/gd32f10x/gd32f10x_adc.c ****         /* channel sample time set*/
 891              		.loc 1 451 9 is_stmt 1 view .LVU252
 451:../system/src/gd32f10x/gd32f10x_adc.c ****         /* channel sample time set*/
 892              		.loc 1 451 89 is_stmt 0 view .LVU253
 893 0050 0A3A     		subs	r2, r2, #10
 894              	.LVL72:
 451:../system/src/gd32f10x/gd32f10x_adc.c ****         /* channel sample time set*/
 895              		.loc 1 451 76 view .LVU254
 896 0052 02EB4202 		add	r2, r2, r2, lsl #1
 451:../system/src/gd32f10x/gd32f10x_adc.c ****         /* channel sample time set*/
 897              		.loc 1 451 20 view .LVU255
 898 0056 0724     		movs	r4, #7
 899 0058 9440     		lsls	r4, r4, r2
 451:../system/src/gd32f10x/gd32f10x_adc.c ****         /* channel sample time set*/
 900              		.loc 1 451 15 view .LVU256
 901 005a 21EA0401 		bic	r1, r1, r4
 902              	.LVL73:
 453:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 903              		.loc 1 453 9 is_stmt 1 view .LVU257
 453:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 904              		.loc 1 453 41 is_stmt 0 view .LVU258
 905 005e 9340     		lsls	r3, r3, r2
 906              	.LVL74:
 453:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 907              		.loc 1 453 15 view .LVU259
 908 0060 0B43     		orrs	r3, r3, r1
 909              	.LVL75:
 454:../system/src/gd32f10x/gd32f10x_adc.c ****     }else{
 910              		.loc 1 454 9 is_stmt 1 view .LVU260
 454:../system/src/gd32f10x/gd32f10x_adc.c ****     }else{
 911              		.loc 1 454 32 is_stmt 0 view .LVU261
 912 0062 C360     		str	r3, [r0, #12]
 913              	.LVL76:
 456:../system/src/gd32f10x/gd32f10x_adc.c **** }
 914              		.loc 1 456 5 is_stmt 1 view .LVU262
 915              		.loc 1 457 1 is_stmt 0 view .LVU263
 916 0064 EFE7     		b	.L51
 917              		.cfi_endproc
 918              	.LFE70:
 920              		.section	.text.adc_inserted_channel_offset_config,"ax",%progbits
 921              		.align	1
 922              		.global	adc_inserted_channel_offset_config
 923              		.syntax unified
 924              		.thumb
 925              		.thumb_func
 927              	adc_inserted_channel_offset_config:
 928              	.LVL77:
 929              	.LFB71:
 458:../system/src/gd32f10x/gd32f10x_adc.c **** 
 459:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 460:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      configure ADC inserted channel offset 
 461:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 462:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  inserted_channel: insert channel select
 463:../system/src/gd32f10x/gd32f10x_adc.c ****                 only one parameter can be selected
 464:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_0: inserted channel0
 465:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_1: inserted channel1
 466:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_2: inserted channel2
 467:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_3: inserted channel3
 468:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  offset: the offset data
 469:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 470:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 471:../system/src/gd32f10x/gd32f10x_adc.c **** */
 472:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_inserted_channel_offset_config(uint32_t adc_periph, uint8_t inserted_channel, uint16_t off
 473:../system/src/gd32f10x/gd32f10x_adc.c **** {
 930              		.loc 1 473 1 is_stmt 1 view -0
 931              		.cfi_startproc
 932              		@ args = 0, pretend = 0, frame = 0
 933              		@ frame_needed = 0, uses_anonymous_args = 0
 934              		@ link register save eliminated.
 474:../system/src/gd32f10x/gd32f10x_adc.c ****     uint8_t inserted_length;
 935              		.loc 1 474 5 view .LVU265
 475:../system/src/gd32f10x/gd32f10x_adc.c ****     uint32_t num = 0U;
 936              		.loc 1 475 5 view .LVU266
 476:../system/src/gd32f10x/gd32f10x_adc.c **** 
 477:../system/src/gd32f10x/gd32f10x_adc.c ****     inserted_length = (uint8_t)GET_BITS(ADC_ISQ(adc_periph) , 20U , 21U);
 937              		.loc 1 477 5 view .LVU267
 938              		.loc 1 477 32 is_stmt 0 view .LVU268
 939 0000 836B     		ldr	r3, [r0, #56]
 940              		.loc 1 477 21 view .LVU269
 941 0002 C3F30153 		ubfx	r3, r3, #20, #2
 942              	.LVL78:
 478:../system/src/gd32f10x/gd32f10x_adc.c ****     num = ((uint32_t)ADC_OFFSET_LENGTH - ((uint32_t)inserted_length - (uint32_t)inserted_channel));
 943              		.loc 1 478 5 is_stmt 1 view .LVU270
 944              		.loc 1 478 40 is_stmt 0 view .LVU271
 945 0006 C91A     		subs	r1, r1, r3
 946              	.LVL79:
 947              		.loc 1 478 9 view .LVU272
 948 0008 0331     		adds	r1, r1, #3
 949              	.LVL80:
 479:../system/src/gd32f10x/gd32f10x_adc.c ****     
 480:../system/src/gd32f10x/gd32f10x_adc.c ****     if(num <= ADC_OFFSET_LENGTH){
 950              		.loc 1 480 5 is_stmt 1 view .LVU273
 951              		.loc 1 480 7 is_stmt 0 view .LVU274
 952 000a 0329     		cmp	r1, #3
 953 000c 04D8     		bhi	.L55
 481:../system/src/gd32f10x/gd32f10x_adc.c ****         /* calculate the offset of the register */
 482:../system/src/gd32f10x/gd32f10x_adc.c ****         num = num * ADC_OFFSET_SHIFT_LENGTH;
 954              		.loc 1 482 9 is_stmt 1 view .LVU275
 955              	.LVL81:
 483:../system/src/gd32f10x/gd32f10x_adc.c ****         /* config the offset of the selected channels */
 484:../system/src/gd32f10x/gd32f10x_adc.c ****         REG32((adc_periph) + 0x14U + num) = IOFFX_IOFF((uint32_t)offset);
 956              		.loc 1 484 9 view .LVU276
 957 000e 00EB8100 		add	r0, r0, r1, lsl #2
 958              	.LVL82:
 959              		.loc 1 484 45 is_stmt 0 view .LVU277
 960 0012 C2F30B02 		ubfx	r2, r2, #0, #12
 961              	.LVL83:
 962              		.loc 1 484 43 view .LVU278
 963 0016 4261     		str	r2, [r0, #20]
 964              	.LVL84:
 965              	.L55:
 485:../system/src/gd32f10x/gd32f10x_adc.c ****     }  
 486:../system/src/gd32f10x/gd32f10x_adc.c **** }
 966              		.loc 1 486 1 view .LVU279
 967 0018 7047     		bx	lr
 968              		.cfi_endproc
 969              	.LFE71:
 971              		.section	.text.adc_external_trigger_source_config,"ax",%progbits
 972              		.align	1
 973              		.global	adc_external_trigger_source_config
 974              		.syntax unified
 975              		.thumb
 976              		.thumb_func
 978              	adc_external_trigger_source_config:
 979              	.LVL85:
 980              	.LFB72:
 487:../system/src/gd32f10x/gd32f10x_adc.c **** 
 488:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 489:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      configure ADC external trigger source 
 490:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 491:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_channel_group: select the channel group
 492:../system/src/gd32f10x/gd32f10x_adc.c ****                 only one parameter can be selected which is shown as below:
 493:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 494:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 495:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  external_trigger_source: regular or inserted group trigger source
 496:../system/src/gd32f10x/gd32f10x_adc.c ****                 only one parameter can be selected
 497:../system/src/gd32f10x/gd32f10x_adc.c ****                 for regular channel:
 498:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T0_CH0: TIMER0 CH0 event select 
 499:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T0_CH1: TIMER0 CH1 event select 
 500:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T0_CH2: TIMER0 CH2 event select 
 501:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T1_CH1: TIMER1 CH1 event select 
 502:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T2_TRGO: TIMER2 TRGO event select 
 503:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T3_CH3: TIMER3 CH3 event select 
 504:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T7_TRGO: TIMER7 TRGO event select 
 505:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_EXTI_11: external interrupt line 11 
 506:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC2_EXTTRIG_REGULAR_T2_CH0: TIMER2 CH0 event select 
 507:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC2_EXTTRIG_REGULAR_T1_CH2: TIMER1 CH2 event select 
 508:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC2_EXTTRIG_REGULAR_T0_CH2: TIMER0 CH2 event select 
 509:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC2_EXTTRIG_REGULAR_T7_CH0: TIMER7 CH0 event select 
 510:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC2_EXTTRIG_REGULAR_T7_TRGO: TIMER7 TRGO event select 
 511:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC2_EXTTRIG_REGULAR_T4_CH0: TIMER4 CH0 event select 
 512:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC2_EXTTRIG_REGULAR_T4_CH2: TIMER4 CH2 event select
 513:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC0_1_2_EXTTRIG_REGULAR_NONE: software trigger      
 514:../system/src/gd32f10x/gd32f10x_adc.c ****                 for inserted channel:
 515:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T0_TRGO: TIMER0 TRGO event select 
 516:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T0_CH3: TIMER0 CH3 event select 
 517:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T1_TRGO: TIMER1 TRGO event select 
 518:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T1_CH0: TIMER1 CH0 event select 
 519:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T2_CH3: TIMER2 CH3 event select 
 520:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T3_TRGO: TIMER3 TRGO event select 
 521:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_EXTI_15: external interrupt line 15 
 522:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T7_CH3: TIMER7 CH3 event select 
 523:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC2_EXTTRIG_INSERTED_T0_TRGO: TIMER0 TRGO event select 
 524:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC2_EXTTRIG_INSERTED_T0_CH3: TIMER0 CH3 event select 
 525:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC2_EXTTRIG_INSERTED_T3_CH2: TIMER3 CH2 event select 
 526:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC2_EXTTRIG_INSERTED_T7_CH1: TIMER7 CH1 event select 
 527:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC2_EXTTRIG_INSERTED_T7_CH3: TIMER7 CH3 event select 
 528:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC2_EXTTRIG_INSERTED_T4_TRGO: TIMER4 TRGO event select
 529:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC2_EXTTRIG_INSERTED_T4_CH3: TIMER4 CH3 event select
 530:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC0_1_2_EXTTRIG_INSERTED_NONE: software trigger      
 531:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 532:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 533:../system/src/gd32f10x/gd32f10x_adc.c **** */
 534:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_external_trigger_source_config(uint32_t adc_periph, uint8_t adc_channel_group, uint32_t ex
 535:../system/src/gd32f10x/gd32f10x_adc.c **** {   
 981              		.loc 1 535 1 is_stmt 1 view -0
 982              		.cfi_startproc
 983              		@ args = 0, pretend = 0, frame = 0
 984              		@ frame_needed = 0, uses_anonymous_args = 0
 985              		@ link register save eliminated.
 536:../system/src/gd32f10x/gd32f10x_adc.c ****     switch(adc_channel_group){
 986              		.loc 1 536 5 view .LVU281
 987 0000 0129     		cmp	r1, #1
 988 0002 02D0     		beq	.L58
 989 0004 0229     		cmp	r1, #2
 990 0006 08D0     		beq	.L59
 991 0008 7047     		bx	lr
 992              	.L58:
 537:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC_REGULAR_CHANNEL:
 538:../system/src/gd32f10x/gd32f10x_adc.c ****         /* configure ADC regular group external trigger source */
 539:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_ETSRC);
 993              		.loc 1 539 9 view .LVU282
 994 000a 8368     		ldr	r3, [r0, #8]
 995              		.loc 1 539 30 is_stmt 0 view .LVU283
 996 000c 23F46023 		bic	r3, r3, #917504
 997 0010 8360     		str	r3, [r0, #8]
 540:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)external_trigger_source;
 998              		.loc 1 540 9 is_stmt 1 view .LVU284
 999 0012 8368     		ldr	r3, [r0, #8]
 1000              		.loc 1 540 30 is_stmt 0 view .LVU285
 1001 0014 1343     		orrs	r3, r3, r2
 1002 0016 8360     		str	r3, [r0, #8]
 541:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 1003              		.loc 1 541 9 is_stmt 1 view .LVU286
 1004 0018 7047     		bx	lr
 1005              	.L59:
 542:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC_INSERTED_CHANNEL:
 543:../system/src/gd32f10x/gd32f10x_adc.c ****         /* configure ADC inserted group external trigger source */
 544:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_ETSIC);
 1006              		.loc 1 544 9 view .LVU287
 1007 001a 8368     		ldr	r3, [r0, #8]
 1008              		.loc 1 544 30 is_stmt 0 view .LVU288
 1009 001c 23F4E043 		bic	r3, r3, #28672
 1010 0020 8360     		str	r3, [r0, #8]
 545:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)external_trigger_source;
 1011              		.loc 1 545 9 is_stmt 1 view .LVU289
 1012 0022 8368     		ldr	r3, [r0, #8]
 1013              		.loc 1 545 30 is_stmt 0 view .LVU290
 1014 0024 1343     		orrs	r3, r3, r2
 1015 0026 8360     		str	r3, [r0, #8]
 546:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 1016              		.loc 1 546 9 is_stmt 1 view .LVU291
 547:../system/src/gd32f10x/gd32f10x_adc.c ****     default:
 548:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 549:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 550:../system/src/gd32f10x/gd32f10x_adc.c **** }
 1017              		.loc 1 550 1 is_stmt 0 view .LVU292
 1018 0028 7047     		bx	lr
 1019              		.cfi_endproc
 1020              	.LFE72:
 1022              		.section	.text.adc_external_trigger_config,"ax",%progbits
 1023              		.align	1
 1024              		.global	adc_external_trigger_config
 1025              		.syntax unified
 1026              		.thumb
 1027              		.thumb_func
 1029              	adc_external_trigger_config:
 1030              	.LVL86:
 1031              	.LFB73:
 551:../system/src/gd32f10x/gd32f10x_adc.c **** 
 552:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 553:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      configure ADC external trigger 
 554:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 555:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_channel_group: select the channel group
 556:../system/src/gd32f10x/gd32f10x_adc.c ****                 one or more parameters can be selected which are shown as below:
 557:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 558:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 559:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 560:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 561:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 562:../system/src/gd32f10x/gd32f10x_adc.c **** */
 563:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_external_trigger_config(uint32_t adc_periph, uint8_t adc_channel_group, ControlStatus newv
 564:../system/src/gd32f10x/gd32f10x_adc.c **** {
 1032              		.loc 1 564 1 is_stmt 1 view -0
 1033              		.cfi_startproc
 1034              		@ args = 0, pretend = 0, frame = 0
 1035              		@ frame_needed = 0, uses_anonymous_args = 0
 1036              		@ link register save eliminated.
 565:../system/src/gd32f10x/gd32f10x_adc.c ****     if(newvalue){
 1037              		.loc 1 565 5 view .LVU294
 1038              		.loc 1 565 7 is_stmt 0 view .LVU295
 1039 0000 72B1     		cbz	r2, .L62
 566:../system/src/gd32f10x/gd32f10x_adc.c ****         if(0U != (adc_channel_group & ADC_REGULAR_CHANNEL)){
 1040              		.loc 1 566 9 is_stmt 1 view .LVU296
 1041              		.loc 1 566 11 is_stmt 0 view .LVU297
 1042 0002 11F0010F 		tst	r1, #1
 1043 0006 03D0     		beq	.L63
 567:../system/src/gd32f10x/gd32f10x_adc.c ****             /* enable ADC regular channel group external trigger */
 568:../system/src/gd32f10x/gd32f10x_adc.c ****             ADC_CTL1(adc_periph) |= ADC_CTL1_ETERC;
 1044              		.loc 1 568 13 is_stmt 1 view .LVU298
 1045 0008 8368     		ldr	r3, [r0, #8]
 1046              		.loc 1 568 34 is_stmt 0 view .LVU299
 1047 000a 43F48013 		orr	r3, r3, #1048576
 1048 000e 8360     		str	r3, [r0, #8]
 1049              	.L63:
 569:../system/src/gd32f10x/gd32f10x_adc.c ****         }
 570:../system/src/gd32f10x/gd32f10x_adc.c ****         if(0U != (adc_channel_group & ADC_INSERTED_CHANNEL)){
 1050              		.loc 1 570 9 is_stmt 1 view .LVU300
 1051              		.loc 1 570 11 is_stmt 0 view .LVU301
 1052 0010 11F0020F 		tst	r1, #2
 1053 0014 12D0     		beq	.L61
 571:../system/src/gd32f10x/gd32f10x_adc.c ****             /* enable ADC inserted channel group external trigger */
 572:../system/src/gd32f10x/gd32f10x_adc.c ****             ADC_CTL1(adc_periph) |= ADC_CTL1_ETEIC;
 1054              		.loc 1 572 13 is_stmt 1 view .LVU302
 1055 0016 8368     		ldr	r3, [r0, #8]
 1056              		.loc 1 572 34 is_stmt 0 view .LVU303
 1057 0018 43F40043 		orr	r3, r3, #32768
 1058 001c 8360     		str	r3, [r0, #8]
 1059 001e 7047     		bx	lr
 1060              	.L62:
 573:../system/src/gd32f10x/gd32f10x_adc.c ****         }        
 574:../system/src/gd32f10x/gd32f10x_adc.c ****     }else{
 575:../system/src/gd32f10x/gd32f10x_adc.c ****         if(0U != (adc_channel_group & ADC_REGULAR_CHANNEL)){
 1061              		.loc 1 575 9 is_stmt 1 view .LVU304
 1062              		.loc 1 575 11 is_stmt 0 view .LVU305
 1063 0020 11F0010F 		tst	r1, #1
 1064 0024 03D0     		beq	.L65
 576:../system/src/gd32f10x/gd32f10x_adc.c ****             /* disable ADC regular channel group external trigger */
 577:../system/src/gd32f10x/gd32f10x_adc.c ****             ADC_CTL1(adc_periph) &= ~ADC_CTL1_ETERC;
 1065              		.loc 1 577 13 is_stmt 1 view .LVU306
 1066 0026 8368     		ldr	r3, [r0, #8]
 1067              		.loc 1 577 34 is_stmt 0 view .LVU307
 1068 0028 23F48013 		bic	r3, r3, #1048576
 1069 002c 8360     		str	r3, [r0, #8]
 1070              	.L65:
 578:../system/src/gd32f10x/gd32f10x_adc.c ****         }
 579:../system/src/gd32f10x/gd32f10x_adc.c ****         if(0U != (adc_channel_group & ADC_INSERTED_CHANNEL)){
 1071              		.loc 1 579 9 is_stmt 1 view .LVU308
 1072              		.loc 1 579 11 is_stmt 0 view .LVU309
 1073 002e 11F0020F 		tst	r1, #2
 1074 0032 03D0     		beq	.L61
 580:../system/src/gd32f10x/gd32f10x_adc.c ****             /* disable ADC regular channel group external trigger */
 581:../system/src/gd32f10x/gd32f10x_adc.c ****             ADC_CTL1(adc_periph) &= ~ADC_CTL1_ETEIC;
 1075              		.loc 1 581 13 is_stmt 1 view .LVU310
 1076 0034 8368     		ldr	r3, [r0, #8]
 1077              		.loc 1 581 34 is_stmt 0 view .LVU311
 1078 0036 23F40043 		bic	r3, r3, #32768
 1079 003a 8360     		str	r3, [r0, #8]
 1080              	.L61:
 582:../system/src/gd32f10x/gd32f10x_adc.c ****         }      
 583:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 584:../system/src/gd32f10x/gd32f10x_adc.c **** }
 1081              		.loc 1 584 1 view .LVU312
 1082 003c 7047     		bx	lr
 1083              		.cfi_endproc
 1084              	.LFE73:
 1086              		.section	.text.adc_software_trigger_enable,"ax",%progbits
 1087              		.align	1
 1088              		.global	adc_software_trigger_enable
 1089              		.syntax unified
 1090              		.thumb
 1091              		.thumb_func
 1093              	adc_software_trigger_enable:
 1094              	.LVL87:
 1095              	.LFB74:
 585:../system/src/gd32f10x/gd32f10x_adc.c **** 
 586:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 587:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      enable ADC software trigger 
 588:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 589:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_channel_group: select the channel group
 590:../system/src/gd32f10x/gd32f10x_adc.c ****                 one or more parameters can be selected which are shown as below:
 591:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 592:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 593:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 594:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 595:../system/src/gd32f10x/gd32f10x_adc.c **** */
 596:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_software_trigger_enable(uint32_t adc_periph, uint8_t adc_channel_group)
 597:../system/src/gd32f10x/gd32f10x_adc.c **** {
 1096              		.loc 1 597 1 is_stmt 1 view -0
 1097              		.cfi_startproc
 1098              		@ args = 0, pretend = 0, frame = 0
 1099              		@ frame_needed = 0, uses_anonymous_args = 0
 1100              		@ link register save eliminated.
 598:../system/src/gd32f10x/gd32f10x_adc.c ****     if(0U != (adc_channel_group & ADC_REGULAR_CHANNEL)){
 1101              		.loc 1 598 5 view .LVU314
 1102              		.loc 1 598 7 is_stmt 0 view .LVU315
 1103 0000 11F0010F 		tst	r1, #1
 1104 0004 03D0     		beq	.L67
 599:../system/src/gd32f10x/gd32f10x_adc.c ****         /* enable ADC regular channel group software trigger */
 600:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_CTL1(adc_periph) |= ADC_CTL1_SWRCST;
 1105              		.loc 1 600 9 is_stmt 1 view .LVU316
 1106 0006 8368     		ldr	r3, [r0, #8]
 1107              		.loc 1 600 30 is_stmt 0 view .LVU317
 1108 0008 43F48003 		orr	r3, r3, #4194304
 1109 000c 8360     		str	r3, [r0, #8]
 1110              	.L67:
 601:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 602:../system/src/gd32f10x/gd32f10x_adc.c ****     if(0U != (adc_channel_group & ADC_INSERTED_CHANNEL)){
 1111              		.loc 1 602 5 is_stmt 1 view .LVU318
 1112              		.loc 1 602 7 is_stmt 0 view .LVU319
 1113 000e 11F0020F 		tst	r1, #2
 1114 0012 03D0     		beq	.L66
 603:../system/src/gd32f10x/gd32f10x_adc.c ****         /* enable ADC inserted channel group software trigger */
 604:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_CTL1(adc_periph) |= ADC_CTL1_SWICST;
 1115              		.loc 1 604 9 is_stmt 1 view .LVU320
 1116 0014 8368     		ldr	r3, [r0, #8]
 1117              		.loc 1 604 30 is_stmt 0 view .LVU321
 1118 0016 43F40013 		orr	r3, r3, #2097152
 1119 001a 8360     		str	r3, [r0, #8]
 1120              	.L66:
 605:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 606:../system/src/gd32f10x/gd32f10x_adc.c **** }
 1121              		.loc 1 606 1 view .LVU322
 1122 001c 7047     		bx	lr
 1123              		.cfi_endproc
 1124              	.LFE74:
 1126              		.section	.text.adc_regular_data_read,"ax",%progbits
 1127              		.align	1
 1128              		.global	adc_regular_data_read
 1129              		.syntax unified
 1130              		.thumb
 1131              		.thumb_func
 1133              	adc_regular_data_read:
 1134              	.LVL88:
 1135              	.LFB75:
 607:../system/src/gd32f10x/gd32f10x_adc.c **** 
 608:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 609:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      read ADC regular group data register 
 610:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 611:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  none
 612:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 613:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     the conversion value
 614:../system/src/gd32f10x/gd32f10x_adc.c **** */
 615:../system/src/gd32f10x/gd32f10x_adc.c **** uint16_t adc_regular_data_read(uint32_t adc_periph)
 616:../system/src/gd32f10x/gd32f10x_adc.c **** {
 1136              		.loc 1 616 1 is_stmt 1 view -0
 1137              		.cfi_startproc
 1138              		@ args = 0, pretend = 0, frame = 0
 1139              		@ frame_needed = 0, uses_anonymous_args = 0
 1140              		@ link register save eliminated.
 617:../system/src/gd32f10x/gd32f10x_adc.c ****     return (uint16_t)(ADC_RDATA(adc_periph));
 1141              		.loc 1 617 5 view .LVU324
 1142              		.loc 1 617 23 is_stmt 0 view .LVU325
 1143 0000 C06C     		ldr	r0, [r0, #76]
 1144              	.LVL89:
 618:../system/src/gd32f10x/gd32f10x_adc.c **** }
 1145              		.loc 1 618 1 view .LVU326
 1146 0002 80B2     		uxth	r0, r0
 1147 0004 7047     		bx	lr
 1148              		.cfi_endproc
 1149              	.LFE75:
 1151              		.section	.text.adc_inserted_data_read,"ax",%progbits
 1152              		.align	1
 1153              		.global	adc_inserted_data_read
 1154              		.syntax unified
 1155              		.thumb
 1156              		.thumb_func
 1158              	adc_inserted_data_read:
 1159              	.LVL90:
 1160              	.LFB76:
 619:../system/src/gd32f10x/gd32f10x_adc.c **** 
 620:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 621:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      read ADC inserted group data register 
 622:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 623:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  inserted_channel: insert channel select
 624:../system/src/gd32f10x/gd32f10x_adc.c ****                 only one parameter can be selected
 625:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_0: inserted Channel0
 626:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_1: inserted channel1
 627:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_2: inserted Channel2
 628:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_3: inserted Channel3
 629:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 630:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     the conversion value
 631:../system/src/gd32f10x/gd32f10x_adc.c **** */
 632:../system/src/gd32f10x/gd32f10x_adc.c **** uint16_t adc_inserted_data_read(uint32_t adc_periph, uint8_t inserted_channel)
 633:../system/src/gd32f10x/gd32f10x_adc.c **** {
 1161              		.loc 1 633 1 is_stmt 1 view -0
 1162              		.cfi_startproc
 1163              		@ args = 0, pretend = 0, frame = 0
 1164              		@ frame_needed = 0, uses_anonymous_args = 0
 1165              		@ link register save eliminated.
 634:../system/src/gd32f10x/gd32f10x_adc.c ****     uint32_t idata;
 1166              		.loc 1 634 5 view .LVU328
 635:../system/src/gd32f10x/gd32f10x_adc.c ****     /* read the data of the selected channel */
 636:../system/src/gd32f10x/gd32f10x_adc.c ****     switch(inserted_channel){
 1167              		.loc 1 636 5 view .LVU329
 1168 0000 0329     		cmp	r1, #3
 1169 0002 0CD8     		bhi	.L77
 1170 0004 DFE801F0 		tbb	[pc, r1]
 1171              	.L73:
 1172 0008 02       		.byte	(.L76-.L73)/2
 1173 0009 05       		.byte	(.L75-.L73)/2
 1174 000a 07       		.byte	(.L74-.L73)/2
 1175 000b 09       		.byte	(.L72-.L73)/2
 1176              		.p2align 1
 1177              	.L76:
 637:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC_INSERTED_CHANNEL_0:
 638:../system/src/gd32f10x/gd32f10x_adc.c ****         /* read the data of channel 0 */
 639:../system/src/gd32f10x/gd32f10x_adc.c ****         idata = ADC_IDATA0(adc_periph);
 1178              		.loc 1 639 9 view .LVU330
 1179              		.loc 1 639 15 is_stmt 0 view .LVU331
 1180 000c C06B     		ldr	r0, [r0, #60]
 1181              	.LVL91:
 640:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 1182              		.loc 1 640 9 is_stmt 1 view .LVU332
 1183              	.L71:
 641:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC_INSERTED_CHANNEL_1:
 642:../system/src/gd32f10x/gd32f10x_adc.c ****         /* read the data of channel 1 */
 643:../system/src/gd32f10x/gd32f10x_adc.c ****         idata = ADC_IDATA1(adc_periph);
 644:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 645:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC_INSERTED_CHANNEL_2:
 646:../system/src/gd32f10x/gd32f10x_adc.c ****         /* read the data of channel 2 */
 647:../system/src/gd32f10x/gd32f10x_adc.c ****         idata = ADC_IDATA2(adc_periph);
 648:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 649:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC_INSERTED_CHANNEL_3:
 650:../system/src/gd32f10x/gd32f10x_adc.c ****         /* read the data of channel 3 */
 651:../system/src/gd32f10x/gd32f10x_adc.c ****         idata = ADC_IDATA3(adc_periph);
 652:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 653:../system/src/gd32f10x/gd32f10x_adc.c ****     default:
 654:../system/src/gd32f10x/gd32f10x_adc.c ****         idata = 0U;
 655:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 656:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 657:../system/src/gd32f10x/gd32f10x_adc.c ****     return (uint16_t)idata;
 1184              		.loc 1 657 5 view .LVU333
 658:../system/src/gd32f10x/gd32f10x_adc.c **** }
 1185              		.loc 1 658 1 is_stmt 0 view .LVU334
 1186 000e 80B2     		uxth	r0, r0
 1187              	.LVL92:
 1188              		.loc 1 658 1 view .LVU335
 1189 0010 7047     		bx	lr
 1190              	.LVL93:
 1191              	.L75:
 643:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 1192              		.loc 1 643 9 is_stmt 1 view .LVU336
 643:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 1193              		.loc 1 643 15 is_stmt 0 view .LVU337
 1194 0012 006C     		ldr	r0, [r0, #64]
 1195              	.LVL94:
 644:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC_INSERTED_CHANNEL_2:
 1196              		.loc 1 644 9 is_stmt 1 view .LVU338
 1197 0014 FBE7     		b	.L71
 1198              	.LVL95:
 1199              	.L74:
 647:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 1200              		.loc 1 647 9 view .LVU339
 647:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 1201              		.loc 1 647 15 is_stmt 0 view .LVU340
 1202 0016 406C     		ldr	r0, [r0, #68]
 1203              	.LVL96:
 648:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC_INSERTED_CHANNEL_3:
 1204              		.loc 1 648 9 is_stmt 1 view .LVU341
 1205 0018 F9E7     		b	.L71
 1206              	.LVL97:
 1207              	.L72:
 651:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 1208              		.loc 1 651 9 view .LVU342
 651:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 1209              		.loc 1 651 15 is_stmt 0 view .LVU343
 1210 001a 806C     		ldr	r0, [r0, #72]
 1211              	.LVL98:
 652:../system/src/gd32f10x/gd32f10x_adc.c ****     default:
 1212              		.loc 1 652 9 is_stmt 1 view .LVU344
 1213 001c F7E7     		b	.L71
 1214              	.LVL99:
 1215              	.L77:
 636:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC_INSERTED_CHANNEL_0:
 1216              		.loc 1 636 5 is_stmt 0 view .LVU345
 1217 001e 0020     		movs	r0, #0
 1218              	.LVL100:
 636:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC_INSERTED_CHANNEL_0:
 1219              		.loc 1 636 5 view .LVU346
 1220 0020 F5E7     		b	.L71
 1221              		.cfi_endproc
 1222              	.LFE76:
 1224              		.section	.text.adc_sync_mode_convert_value_read,"ax",%progbits
 1225              		.align	1
 1226              		.global	adc_sync_mode_convert_value_read
 1227              		.syntax unified
 1228              		.thumb
 1229              		.thumb_func
 1231              	adc_sync_mode_convert_value_read:
 1232              	.LFB77:
 659:../system/src/gd32f10x/gd32f10x_adc.c **** 
 660:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 661:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      read the last ADC0 and ADC1 conversion result data in sync mode
 662:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  none
 663:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 664:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     the conversion value
 665:../system/src/gd32f10x/gd32f10x_adc.c **** */
 666:../system/src/gd32f10x/gd32f10x_adc.c **** uint32_t adc_sync_mode_convert_value_read(void)
 667:../system/src/gd32f10x/gd32f10x_adc.c **** {
 1233              		.loc 1 667 1 is_stmt 1 view -0
 1234              		.cfi_startproc
 1235              		@ args = 0, pretend = 0, frame = 0
 1236              		@ frame_needed = 0, uses_anonymous_args = 0
 1237              		@ link register save eliminated.
 668:../system/src/gd32f10x/gd32f10x_adc.c ****     /* return conversion value */
 669:../system/src/gd32f10x/gd32f10x_adc.c ****     return ADC_RDATA(ADC0);
 1238              		.loc 1 669 5 view .LVU348
 1239              		.loc 1 669 12 is_stmt 0 view .LVU349
 1240 0000 014B     		ldr	r3, .L79
 1241 0002 D3F84C04 		ldr	r0, [r3, #1100]
 670:../system/src/gd32f10x/gd32f10x_adc.c **** }
 1242              		.loc 1 670 1 view .LVU350
 1243 0006 7047     		bx	lr
 1244              	.L80:
 1245              		.align	2
 1246              	.L79:
 1247 0008 00200140 		.word	1073815552
 1248              		.cfi_endproc
 1249              	.LFE77:
 1251              		.section	.text.adc_watchdog_single_channel_enable,"ax",%progbits
 1252              		.align	1
 1253              		.global	adc_watchdog_single_channel_enable
 1254              		.syntax unified
 1255              		.thumb
 1256              		.thumb_func
 1258              	adc_watchdog_single_channel_enable:
 1259              	.LVL101:
 1260              	.LFB78:
 671:../system/src/gd32f10x/gd32f10x_adc.c **** 
 672:../system/src/gd32f10x/gd32f10x_adc.c **** 
 673:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 674:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      configure ADC analog watchdog single channel 
 675:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 676:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_channel: the selected ADC channel
 677:../system/src/gd32f10x/gd32f10x_adc.c ****                 only one parameter can be selected which is shown as below:
 678:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_CHANNEL_x: ADC Channelx(x=0..17)(x=16 and x=17 are only for ADC0)
 679:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 680:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 681:../system/src/gd32f10x/gd32f10x_adc.c **** */
 682:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_watchdog_single_channel_enable(uint32_t adc_periph, uint8_t adc_channel)
 683:../system/src/gd32f10x/gd32f10x_adc.c **** {
 1261              		.loc 1 683 1 is_stmt 1 view -0
 1262              		.cfi_startproc
 1263              		@ args = 0, pretend = 0, frame = 0
 1264              		@ frame_needed = 0, uses_anonymous_args = 0
 1265              		@ link register save eliminated.
 684:../system/src/gd32f10x/gd32f10x_adc.c ****     ADC_CTL0(adc_periph) &= (uint32_t)~(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC | ADC_CTL0_
 1266              		.loc 1 684 5 view .LVU352
 1267 0000 4268     		ldr	r2, [r0, #4]
 1268              		.loc 1 684 26 is_stmt 0 view .LVU353
 1269 0002 064B     		ldr	r3, .L82
 1270 0004 1340     		ands	r3, r3, r2
 1271 0006 4360     		str	r3, [r0, #4]
 685:../system/src/gd32f10x/gd32f10x_adc.c ****     /* analog watchdog channel select */
 686:../system/src/gd32f10x/gd32f10x_adc.c ****     ADC_CTL0(adc_periph) |= (uint32_t)adc_channel;
 1272              		.loc 1 686 5 is_stmt 1 view .LVU354
 1273 0008 4368     		ldr	r3, [r0, #4]
 1274              		.loc 1 686 26 is_stmt 0 view .LVU355
 1275 000a 0B43     		orrs	r3, r3, r1
 1276 000c 4360     		str	r3, [r0, #4]
 687:../system/src/gd32f10x/gd32f10x_adc.c ****     ADC_CTL0(adc_periph) |= (uint32_t)(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC);
 1277              		.loc 1 687 5 is_stmt 1 view .LVU356
 1278 000e 4368     		ldr	r3, [r0, #4]
 1279              		.loc 1 687 26 is_stmt 0 view .LVU357
 1280 0010 43F44003 		orr	r3, r3, #12582912
 1281 0014 43F40073 		orr	r3, r3, #512
 1282 0018 4360     		str	r3, [r0, #4]
 688:../system/src/gd32f10x/gd32f10x_adc.c **** }
 1283              		.loc 1 688 1 view .LVU358
 1284 001a 7047     		bx	lr
 1285              	.L83:
 1286              		.align	2
 1287              	.L82:
 1288 001c E0FD3FFF 		.word	-12583456
 1289              		.cfi_endproc
 1290              	.LFE78:
 1292              		.section	.text.adc_watchdog_group_channel_enable,"ax",%progbits
 1293              		.align	1
 1294              		.global	adc_watchdog_group_channel_enable
 1295              		.syntax unified
 1296              		.thumb
 1297              		.thumb_func
 1299              	adc_watchdog_group_channel_enable:
 1300              	.LVL102:
 1301              	.LFB79:
 689:../system/src/gd32f10x/gd32f10x_adc.c **** 
 690:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 691:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      configure ADC analog watchdog group channel 
 692:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 693:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_channel_group: the channel group use analog watchdog
 694:../system/src/gd32f10x/gd32f10x_adc.c ****                 only one parameter can be selected which is shown as below: 
 695:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 696:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 697:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_REGULAR_INSERTED_CHANNEL: both regular and inserted group
 698:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 699:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 700:../system/src/gd32f10x/gd32f10x_adc.c **** */
 701:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_watchdog_group_channel_enable(uint32_t adc_periph, uint8_t adc_channel_group)
 702:../system/src/gd32f10x/gd32f10x_adc.c **** {
 1302              		.loc 1 702 1 is_stmt 1 view -0
 1303              		.cfi_startproc
 1304              		@ args = 0, pretend = 0, frame = 0
 1305              		@ frame_needed = 0, uses_anonymous_args = 0
 1306              		@ link register save eliminated.
 703:../system/src/gd32f10x/gd32f10x_adc.c ****     ADC_CTL0(adc_periph) &= (uint32_t)~(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC);
 1307              		.loc 1 703 5 view .LVU360
 1308 0000 4368     		ldr	r3, [r0, #4]
 1309              		.loc 1 703 26 is_stmt 0 view .LVU361
 1310 0002 23F44003 		bic	r3, r3, #12582912
 1311 0006 23F40073 		bic	r3, r3, #512
 1312 000a 4360     		str	r3, [r0, #4]
 704:../system/src/gd32f10x/gd32f10x_adc.c ****     /* select the group */
 705:../system/src/gd32f10x/gd32f10x_adc.c ****     switch(adc_channel_group){
 1313              		.loc 1 705 5 is_stmt 1 view .LVU362
 1314 000c 0229     		cmp	r1, #2
 1315 000e 09D0     		beq	.L85
 1316 0010 0329     		cmp	r1, #3
 1317 0012 0CD0     		beq	.L86
 1318 0014 0129     		cmp	r1, #1
 1319 0016 00D0     		beq	.L88
 1320              	.L84:
 706:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC_REGULAR_CHANNEL:
 707:../system/src/gd32f10x/gd32f10x_adc.c ****         /* regular channel analog watchdog enable */
 708:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_RWDEN;
 709:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 710:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC_INSERTED_CHANNEL:
 711:../system/src/gd32f10x/gd32f10x_adc.c ****         /* inserted channel analog watchdog enable */
 712:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_IWDEN;
 713:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 714:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC_REGULAR_INSERTED_CHANNEL:
 715:../system/src/gd32f10x/gd32f10x_adc.c ****         /* regular and inserted channel analog watchdog enable */
 716:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t)(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN);
 717:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 718:../system/src/gd32f10x/gd32f10x_adc.c ****     default:
 719:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 720:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 721:../system/src/gd32f10x/gd32f10x_adc.c **** }
 1321              		.loc 1 721 1 is_stmt 0 view .LVU363
 1322 0018 7047     		bx	lr
 1323              	.L88:
 708:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 1324              		.loc 1 708 9 is_stmt 1 view .LVU364
 1325 001a 4368     		ldr	r3, [r0, #4]
 708:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 1326              		.loc 1 708 30 is_stmt 0 view .LVU365
 1327 001c 43F40003 		orr	r3, r3, #8388608
 1328 0020 4360     		str	r3, [r0, #4]
 709:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC_INSERTED_CHANNEL:
 1329              		.loc 1 709 9 is_stmt 1 view .LVU366
 1330 0022 7047     		bx	lr
 1331              	.L85:
 712:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 1332              		.loc 1 712 9 view .LVU367
 1333 0024 4368     		ldr	r3, [r0, #4]
 712:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 1334              		.loc 1 712 30 is_stmt 0 view .LVU368
 1335 0026 43F48003 		orr	r3, r3, #4194304
 1336 002a 4360     		str	r3, [r0, #4]
 713:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC_REGULAR_INSERTED_CHANNEL:
 1337              		.loc 1 713 9 is_stmt 1 view .LVU369
 1338 002c 7047     		bx	lr
 1339              	.L86:
 716:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 1340              		.loc 1 716 9 view .LVU370
 1341 002e 4368     		ldr	r3, [r0, #4]
 716:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 1342              		.loc 1 716 30 is_stmt 0 view .LVU371
 1343 0030 43F44003 		orr	r3, r3, #12582912
 1344 0034 4360     		str	r3, [r0, #4]
 717:../system/src/gd32f10x/gd32f10x_adc.c ****     default:
 1345              		.loc 1 717 9 is_stmt 1 view .LVU372
 1346              		.loc 1 721 1 is_stmt 0 view .LVU373
 1347 0036 EFE7     		b	.L84
 1348              		.cfi_endproc
 1349              	.LFE79:
 1351              		.section	.text.adc_watchdog_disable,"ax",%progbits
 1352              		.align	1
 1353              		.global	adc_watchdog_disable
 1354              		.syntax unified
 1355              		.thumb
 1356              		.thumb_func
 1358              	adc_watchdog_disable:
 1359              	.LVL103:
 1360              	.LFB80:
 722:../system/src/gd32f10x/gd32f10x_adc.c **** 
 723:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 724:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      disable ADC analog watchdog 
 725:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 726:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 727:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 728:../system/src/gd32f10x/gd32f10x_adc.c **** */
 729:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_watchdog_disable(uint32_t adc_periph)
 730:../system/src/gd32f10x/gd32f10x_adc.c **** {
 1361              		.loc 1 730 1 is_stmt 1 view -0
 1362              		.cfi_startproc
 1363              		@ args = 0, pretend = 0, frame = 0
 1364              		@ frame_needed = 0, uses_anonymous_args = 0
 1365              		@ link register save eliminated.
 731:../system/src/gd32f10x/gd32f10x_adc.c ****     ADC_CTL0(adc_periph) &= (uint32_t)~(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC | ADC_CTL0_
 1366              		.loc 1 731 5 view .LVU375
 1367 0000 4268     		ldr	r2, [r0, #4]
 1368              		.loc 1 731 26 is_stmt 0 view .LVU376
 1369 0002 024B     		ldr	r3, .L90
 1370 0004 1340     		ands	r3, r3, r2
 1371 0006 4360     		str	r3, [r0, #4]
 732:../system/src/gd32f10x/gd32f10x_adc.c **** }
 1372              		.loc 1 732 1 view .LVU377
 1373 0008 7047     		bx	lr
 1374              	.L91:
 1375 000a 00BF     		.align	2
 1376              	.L90:
 1377 000c E0FD3FFF 		.word	-12583456
 1378              		.cfi_endproc
 1379              	.LFE80:
 1381              		.section	.text.adc_watchdog_threshold_config,"ax",%progbits
 1382              		.align	1
 1383              		.global	adc_watchdog_threshold_config
 1384              		.syntax unified
 1385              		.thumb
 1386              		.thumb_func
 1388              	adc_watchdog_threshold_config:
 1389              	.LVL104:
 1390              	.LFB81:
 733:../system/src/gd32f10x/gd32f10x_adc.c **** 
 734:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 735:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      configure ADC analog watchdog threshold 
 736:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 737:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  low_threshold: analog watchdog low threshold, 0..4095
 738:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  high_threshold: analog watchdog high threshold, 0..4095
 739:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 740:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 741:../system/src/gd32f10x/gd32f10x_adc.c **** */
 742:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_watchdog_threshold_config(uint32_t adc_periph, uint16_t low_threshold, uint16_t high_thres
 743:../system/src/gd32f10x/gd32f10x_adc.c **** {
 1391              		.loc 1 743 1 is_stmt 1 view -0
 1392              		.cfi_startproc
 1393              		@ args = 0, pretend = 0, frame = 0
 1394              		@ frame_needed = 0, uses_anonymous_args = 0
 1395              		@ link register save eliminated.
 744:../system/src/gd32f10x/gd32f10x_adc.c ****     ADC_WDLT(adc_periph) = (uint32_t)WDLT_WDLT(low_threshold);
 1396              		.loc 1 744 5 view .LVU379
 1397              		.loc 1 744 28 is_stmt 0 view .LVU380
 1398 0000 C1F30B01 		ubfx	r1, r1, #0, #12
 1399              	.LVL105:
 1400              		.loc 1 744 26 view .LVU381
 1401 0004 8162     		str	r1, [r0, #40]
 745:../system/src/gd32f10x/gd32f10x_adc.c ****     ADC_WDHT(adc_periph) = (uint32_t)WDHT_WDHT(high_threshold);
 1402              		.loc 1 745 5 is_stmt 1 view .LVU382
 1403              		.loc 1 745 28 is_stmt 0 view .LVU383
 1404 0006 C2F30B02 		ubfx	r2, r2, #0, #12
 1405              	.LVL106:
 1406              		.loc 1 745 26 view .LVU384
 1407 000a 4262     		str	r2, [r0, #36]
 746:../system/src/gd32f10x/gd32f10x_adc.c **** }
 1408              		.loc 1 746 1 view .LVU385
 1409 000c 7047     		bx	lr
 1410              		.cfi_endproc
 1411              	.LFE81:
 1413              		.section	.text.adc_flag_get,"ax",%progbits
 1414              		.align	1
 1415              		.global	adc_flag_get
 1416              		.syntax unified
 1417              		.thumb
 1418              		.thumb_func
 1420              	adc_flag_get:
 1421              	.LVL107:
 1422              	.LFB82:
 747:../system/src/gd32f10x/gd32f10x_adc.c **** 
 748:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 749:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      get the ADC flag bits
 750:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 751:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_flag: the adc flag bits
 752:../system/src/gd32f10x/gd32f10x_adc.c ****                 only one parameter can be selected which is shown as below:
 753:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_FLAG_WDE: analog watchdog event flag
 754:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_FLAG_EOC: end of group conversion flag
 755:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_FLAG_EOIC: end of inserted group conversion flag
 756:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_FLAG_STIC: start flag of inserted channel group
 757:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_FLAG_STRC: start flag of regular channel group
 758:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 759:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     FlagStatus: SET or RESET
 760:../system/src/gd32f10x/gd32f10x_adc.c **** */
 761:../system/src/gd32f10x/gd32f10x_adc.c **** FlagStatus adc_flag_get(uint32_t adc_periph, uint32_t adc_flag)
 762:../system/src/gd32f10x/gd32f10x_adc.c **** {
 1423              		.loc 1 762 1 is_stmt 1 view -0
 1424              		.cfi_startproc
 1425              		@ args = 0, pretend = 0, frame = 0
 1426              		@ frame_needed = 0, uses_anonymous_args = 0
 1427              		@ link register save eliminated.
 763:../system/src/gd32f10x/gd32f10x_adc.c ****     FlagStatus reval = RESET;
 1428              		.loc 1 763 5 view .LVU387
 764:../system/src/gd32f10x/gd32f10x_adc.c ****     if(ADC_STAT(adc_periph) & adc_flag){
 1429              		.loc 1 764 5 view .LVU388
 1430              		.loc 1 764 8 is_stmt 0 view .LVU389
 1431 0000 0368     		ldr	r3, [r0]
 1432              		.loc 1 764 7 view .LVU390
 1433 0002 0B42     		tst	r3, r1
 1434 0004 01D1     		bne	.L95
 763:../system/src/gd32f10x/gd32f10x_adc.c ****     FlagStatus reval = RESET;
 1435              		.loc 1 763 16 view .LVU391
 1436 0006 0020     		movs	r0, #0
 1437              	.LVL108:
 763:../system/src/gd32f10x/gd32f10x_adc.c ****     FlagStatus reval = RESET;
 1438              		.loc 1 763 16 view .LVU392
 1439 0008 7047     		bx	lr
 1440              	.LVL109:
 1441              	.L95:
 765:../system/src/gd32f10x/gd32f10x_adc.c ****         reval = SET;
 1442              		.loc 1 765 15 view .LVU393
 1443 000a 0120     		movs	r0, #1
 1444              	.LVL110:
 766:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 767:../system/src/gd32f10x/gd32f10x_adc.c ****     return reval;
 1445              		.loc 1 767 5 is_stmt 1 view .LVU394
 768:../system/src/gd32f10x/gd32f10x_adc.c **** }
 1446              		.loc 1 768 1 is_stmt 0 view .LVU395
 1447 000c 7047     		bx	lr
 1448              		.cfi_endproc
 1449              	.LFE82:
 1451              		.section	.text.adc_flag_clear,"ax",%progbits
 1452              		.align	1
 1453              		.global	adc_flag_clear
 1454              		.syntax unified
 1455              		.thumb
 1456              		.thumb_func
 1458              	adc_flag_clear:
 1459              	.LVL111:
 1460              	.LFB83:
 769:../system/src/gd32f10x/gd32f10x_adc.c **** 
 770:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 771:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      clear the ADC flag bits
 772:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 773:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_flag: the adc flag bits
 774:../system/src/gd32f10x/gd32f10x_adc.c ****                 one or more parameters can be selected which are shown as below:
 775:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_FLAG_WDE: analog watchdog event flag
 776:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_FLAG_EOC: end of group conversion flag
 777:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_FLAG_EOIC: end of inserted group conversion flag
 778:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_FLAG_STIC: start flag of inserted channel group
 779:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_FLAG_STRC: start flag of regular channel group
 780:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 781:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 782:../system/src/gd32f10x/gd32f10x_adc.c **** */
 783:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_flag_clear(uint32_t adc_periph, uint32_t adc_flag)
 784:../system/src/gd32f10x/gd32f10x_adc.c **** {
 1461              		.loc 1 784 1 is_stmt 1 view -0
 1462              		.cfi_startproc
 1463              		@ args = 0, pretend = 0, frame = 0
 1464              		@ frame_needed = 0, uses_anonymous_args = 0
 1465              		@ link register save eliminated.
 785:../system/src/gd32f10x/gd32f10x_adc.c ****     ADC_STAT(adc_periph) &= ~((uint32_t)adc_flag);
 1466              		.loc 1 785 5 view .LVU397
 1467 0000 0368     		ldr	r3, [r0]
 1468              		.loc 1 785 26 is_stmt 0 view .LVU398
 1469 0002 23EA0103 		bic	r3, r3, r1
 1470 0006 0360     		str	r3, [r0]
 786:../system/src/gd32f10x/gd32f10x_adc.c **** }
 1471              		.loc 1 786 1 view .LVU399
 1472 0008 7047     		bx	lr
 1473              		.cfi_endproc
 1474              	.LFE83:
 1476              		.section	.text.adc_regular_software_startconv_flag_get,"ax",%progbits
 1477              		.align	1
 1478              		.global	adc_regular_software_startconv_flag_get
 1479              		.syntax unified
 1480              		.thumb
 1481              		.thumb_func
 1483              	adc_regular_software_startconv_flag_get:
 1484              	.LVL112:
 1485              	.LFB84:
 787:../system/src/gd32f10x/gd32f10x_adc.c **** 
 788:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 789:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      get the bit state of ADCx software start conversion
 790:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 791:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  none
 792:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 793:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     FlagStatus: SET or RESET
 794:../system/src/gd32f10x/gd32f10x_adc.c **** */
 795:../system/src/gd32f10x/gd32f10x_adc.c **** FlagStatus adc_regular_software_startconv_flag_get(uint32_t adc_periph)
 796:../system/src/gd32f10x/gd32f10x_adc.c **** {
 1486              		.loc 1 796 1 is_stmt 1 view -0
 1487              		.cfi_startproc
 1488              		@ args = 0, pretend = 0, frame = 0
 1489              		@ frame_needed = 0, uses_anonymous_args = 0
 1490              		@ link register save eliminated.
 797:../system/src/gd32f10x/gd32f10x_adc.c ****     FlagStatus reval = RESET;
 1491              		.loc 1 797 5 view .LVU401
 798:../system/src/gd32f10x/gd32f10x_adc.c ****     if((uint32_t)RESET != (ADC_CTL1(adc_periph) & ADC_CTL1_SWRCST)){
 1492              		.loc 1 798 5 view .LVU402
 1493              		.loc 1 798 28 is_stmt 0 view .LVU403
 1494 0000 8368     		ldr	r3, [r0, #8]
 1495              		.loc 1 798 7 view .LVU404
 1496 0002 13F4800F 		tst	r3, #4194304
 1497 0006 01D1     		bne	.L99
 797:../system/src/gd32f10x/gd32f10x_adc.c ****     FlagStatus reval = RESET;
 1498              		.loc 1 797 16 view .LVU405
 1499 0008 0020     		movs	r0, #0
 1500              	.LVL113:
 797:../system/src/gd32f10x/gd32f10x_adc.c ****     FlagStatus reval = RESET;
 1501              		.loc 1 797 16 view .LVU406
 1502 000a 7047     		bx	lr
 1503              	.LVL114:
 1504              	.L99:
 799:../system/src/gd32f10x/gd32f10x_adc.c ****         reval = SET;
 1505              		.loc 1 799 15 view .LVU407
 1506 000c 0120     		movs	r0, #1
 1507              	.LVL115:
 800:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 801:../system/src/gd32f10x/gd32f10x_adc.c ****     return reval;
 1508              		.loc 1 801 5 is_stmt 1 view .LVU408
 802:../system/src/gd32f10x/gd32f10x_adc.c **** }
 1509              		.loc 1 802 1 is_stmt 0 view .LVU409
 1510 000e 7047     		bx	lr
 1511              		.cfi_endproc
 1512              	.LFE84:
 1514              		.section	.text.adc_inserted_software_startconv_flag_get,"ax",%progbits
 1515              		.align	1
 1516              		.global	adc_inserted_software_startconv_flag_get
 1517              		.syntax unified
 1518              		.thumb
 1519              		.thumb_func
 1521              	adc_inserted_software_startconv_flag_get:
 1522              	.LVL116:
 1523              	.LFB85:
 803:../system/src/gd32f10x/gd32f10x_adc.c **** 
 804:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 805:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      get the bit state of ADCx software inserted channel start conversion
 806:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 807:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  none
 808:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 809:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     FlagStatus: SET or RESET
 810:../system/src/gd32f10x/gd32f10x_adc.c **** */
 811:../system/src/gd32f10x/gd32f10x_adc.c **** FlagStatus adc_inserted_software_startconv_flag_get(uint32_t adc_periph)
 812:../system/src/gd32f10x/gd32f10x_adc.c **** {
 1524              		.loc 1 812 1 is_stmt 1 view -0
 1525              		.cfi_startproc
 1526              		@ args = 0, pretend = 0, frame = 0
 1527              		@ frame_needed = 0, uses_anonymous_args = 0
 1528              		@ link register save eliminated.
 813:../system/src/gd32f10x/gd32f10x_adc.c ****     FlagStatus reval = RESET;
 1529              		.loc 1 813 5 view .LVU411
 814:../system/src/gd32f10x/gd32f10x_adc.c ****     if((uint32_t)RESET != (ADC_CTL1(adc_periph) & ADC_CTL1_SWICST)){
 1530              		.loc 1 814 5 view .LVU412
 1531              		.loc 1 814 28 is_stmt 0 view .LVU413
 1532 0000 8368     		ldr	r3, [r0, #8]
 1533              		.loc 1 814 7 view .LVU414
 1534 0002 13F4001F 		tst	r3, #2097152
 1535 0006 01D1     		bne	.L102
 813:../system/src/gd32f10x/gd32f10x_adc.c ****     FlagStatus reval = RESET;
 1536              		.loc 1 813 16 view .LVU415
 1537 0008 0020     		movs	r0, #0
 1538              	.LVL117:
 813:../system/src/gd32f10x/gd32f10x_adc.c ****     FlagStatus reval = RESET;
 1539              		.loc 1 813 16 view .LVU416
 1540 000a 7047     		bx	lr
 1541              	.LVL118:
 1542              	.L102:
 815:../system/src/gd32f10x/gd32f10x_adc.c ****         reval = SET;
 1543              		.loc 1 815 15 view .LVU417
 1544 000c 0120     		movs	r0, #1
 1545              	.LVL119:
 816:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 817:../system/src/gd32f10x/gd32f10x_adc.c ****     return reval;
 1546              		.loc 1 817 5 is_stmt 1 view .LVU418
 818:../system/src/gd32f10x/gd32f10x_adc.c **** }
 1547              		.loc 1 818 1 is_stmt 0 view .LVU419
 1548 000e 7047     		bx	lr
 1549              		.cfi_endproc
 1550              	.LFE85:
 1552              		.section	.text.adc_interrupt_flag_get,"ax",%progbits
 1553              		.align	1
 1554              		.global	adc_interrupt_flag_get
 1555              		.syntax unified
 1556              		.thumb
 1557              		.thumb_func
 1559              	adc_interrupt_flag_get:
 1560              	.LVL120:
 1561              	.LFB86:
 819:../system/src/gd32f10x/gd32f10x_adc.c **** 
 820:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 821:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      get the ADC interrupt bits
 822:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 823:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_interrupt: the adc interrupt bits
 824:../system/src/gd32f10x/gd32f10x_adc.c ****                 only one parameter can be selected which is shown as below:
 825:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INT_FLAG_WDE: analog watchdog interrupt
 826:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INT_FLAG_EOC: end of group conversion interrupt
 827:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INT_FLAG_EOIC: end of inserted group conversion interrupt
 828:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 829:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     FlagStatus: SET or RESET
 830:../system/src/gd32f10x/gd32f10x_adc.c **** */
 831:../system/src/gd32f10x/gd32f10x_adc.c **** FlagStatus adc_interrupt_flag_get(uint32_t adc_periph, uint32_t adc_interrupt)
 832:../system/src/gd32f10x/gd32f10x_adc.c **** {
 1562              		.loc 1 832 1 is_stmt 1 view -0
 1563              		.cfi_startproc
 1564              		@ args = 0, pretend = 0, frame = 0
 1565              		@ frame_needed = 0, uses_anonymous_args = 0
 1566              		@ link register save eliminated.
 833:../system/src/gd32f10x/gd32f10x_adc.c ****     FlagStatus interrupt_flag = RESET;
 1567              		.loc 1 833 5 view .LVU421
 834:../system/src/gd32f10x/gd32f10x_adc.c ****     uint32_t state;
 1568              		.loc 1 834 5 view .LVU422
 835:../system/src/gd32f10x/gd32f10x_adc.c ****     /* check the interrupt bits */
 836:../system/src/gd32f10x/gd32f10x_adc.c ****     switch(adc_interrupt){
 1569              		.loc 1 836 5 view .LVU423
 1570 0000 0229     		cmp	r1, #2
 1571 0002 0FD0     		beq	.L104
 1572 0004 0429     		cmp	r1, #4
 1573 0006 17D0     		beq	.L105
 1574 0008 0129     		cmp	r1, #1
 1575 000a 01D0     		beq	.L114
 1576 000c 0020     		movs	r0, #0
 1577              	.LVL121:
 1578              		.loc 1 836 5 is_stmt 0 view .LVU424
 1579 000e 7047     		bx	lr
 1580              	.LVL122:
 1581              	.L114:
 837:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC_INT_FLAG_WDE:
 838:../system/src/gd32f10x/gd32f10x_adc.c ****         /* get the ADC analog watchdog interrupt bits */
 839:../system/src/gd32f10x/gd32f10x_adc.c ****         state = ADC_STAT(adc_periph) & ADC_STAT_WDE;
 1582              		.loc 1 839 9 is_stmt 1 view .LVU425
 1583              		.loc 1 839 17 is_stmt 0 view .LVU426
 1584 0010 0368     		ldr	r3, [r0]
 1585              		.loc 1 839 15 view .LVU427
 1586 0012 03F00103 		and	r3, r3, #1
 1587              	.LVL123:
 840:../system/src/gd32f10x/gd32f10x_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_WDEIE) && state){
 1588              		.loc 1 840 9 is_stmt 1 view .LVU428
 1589              		.loc 1 840 13 is_stmt 0 view .LVU429
 1590 0016 4268     		ldr	r2, [r0, #4]
 1591              		.loc 1 840 11 view .LVU430
 1592 0018 12F0400F 		tst	r2, #64
 1593 001c 16D0     		beq	.L108
 1594              		.loc 1 840 52 discriminator 1 view .LVU431
 1595 001e BBB9     		cbnz	r3, .L109
 833:../system/src/gd32f10x/gd32f10x_adc.c ****     uint32_t state;
 1596              		.loc 1 833 16 view .LVU432
 1597 0020 0020     		movs	r0, #0
 1598              	.LVL124:
 833:../system/src/gd32f10x/gd32f10x_adc.c ****     uint32_t state;
 1599              		.loc 1 833 16 view .LVU433
 1600 0022 7047     		bx	lr
 1601              	.LVL125:
 1602              	.L104:
 841:../system/src/gd32f10x/gd32f10x_adc.c ****           interrupt_flag = SET;
 842:../system/src/gd32f10x/gd32f10x_adc.c ****         }
 843:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 844:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC_INT_FLAG_EOC:
 845:../system/src/gd32f10x/gd32f10x_adc.c ****         /* get the ADC end of group conversion interrupt bits */
 846:../system/src/gd32f10x/gd32f10x_adc.c ****         state = ADC_STAT(adc_periph) & ADC_STAT_EOC;
 1603              		.loc 1 846 9 is_stmt 1 view .LVU434
 1604              		.loc 1 846 17 is_stmt 0 view .LVU435
 1605 0024 0368     		ldr	r3, [r0]
 1606              		.loc 1 846 15 view .LVU436
 1607 0026 03F00203 		and	r3, r3, #2
 1608              	.LVL126:
 847:../system/src/gd32f10x/gd32f10x_adc.c ****           if((ADC_CTL0(adc_periph) & ADC_CTL0_EOCIE) && state){
 1609              		.loc 1 847 11 is_stmt 1 view .LVU437
 1610              		.loc 1 847 15 is_stmt 0 view .LVU438
 1611 002a 4268     		ldr	r2, [r0, #4]
 1612              		.loc 1 847 13 view .LVU439
 1613 002c 12F0200F 		tst	r2, #32
 1614 0030 10D0     		beq	.L110
 1615              		.loc 1 847 54 discriminator 1 view .LVU440
 1616 0032 8BB9     		cbnz	r3, .L111
 833:../system/src/gd32f10x/gd32f10x_adc.c ****     uint32_t state;
 1617              		.loc 1 833 16 view .LVU441
 1618 0034 0020     		movs	r0, #0
 1619              	.LVL127:
 833:../system/src/gd32f10x/gd32f10x_adc.c ****     uint32_t state;
 1620              		.loc 1 833 16 view .LVU442
 1621 0036 7047     		bx	lr
 1622              	.LVL128:
 1623              	.L105:
 848:../system/src/gd32f10x/gd32f10x_adc.c ****             interrupt_flag = SET;
 849:../system/src/gd32f10x/gd32f10x_adc.c ****           }
 850:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 851:../system/src/gd32f10x/gd32f10x_adc.c ****     case ADC_INT_FLAG_EOIC:
 852:../system/src/gd32f10x/gd32f10x_adc.c ****         /* get the ADC end of inserted group conversion interrupt bits */
 853:../system/src/gd32f10x/gd32f10x_adc.c ****         state = ADC_STAT(adc_periph) & ADC_STAT_EOIC;
 1624              		.loc 1 853 9 is_stmt 1 view .LVU443
 1625              		.loc 1 853 17 is_stmt 0 view .LVU444
 1626 0038 0368     		ldr	r3, [r0]
 1627              		.loc 1 853 15 view .LVU445
 1628 003a 03F00403 		and	r3, r3, #4
 1629              	.LVL129:
 854:../system/src/gd32f10x/gd32f10x_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_EOICIE) && state){
 1630              		.loc 1 854 9 is_stmt 1 view .LVU446
 1631              		.loc 1 854 13 is_stmt 0 view .LVU447
 1632 003e 4268     		ldr	r2, [r0, #4]
 1633              		.loc 1 854 11 view .LVU448
 1634 0040 12F0800F 		tst	r2, #128
 1635 0044 0AD0     		beq	.L112
 1636              		.loc 1 854 53 discriminator 1 view .LVU449
 1637 0046 5BB9     		cbnz	r3, .L113
 833:../system/src/gd32f10x/gd32f10x_adc.c ****     uint32_t state;
 1638              		.loc 1 833 16 view .LVU450
 1639 0048 0020     		movs	r0, #0
 1640              	.LVL130:
 833:../system/src/gd32f10x/gd32f10x_adc.c ****     uint32_t state;
 1641              		.loc 1 833 16 view .LVU451
 1642 004a 7047     		bx	lr
 1643              	.LVL131:
 1644              	.L108:
 833:../system/src/gd32f10x/gd32f10x_adc.c ****     uint32_t state;
 1645              		.loc 1 833 16 view .LVU452
 1646 004c 0020     		movs	r0, #0
 1647              	.LVL132:
 833:../system/src/gd32f10x/gd32f10x_adc.c ****     uint32_t state;
 1648              		.loc 1 833 16 view .LVU453
 1649 004e 7047     		bx	lr
 1650              	.LVL133:
 1651              	.L109:
 841:../system/src/gd32f10x/gd32f10x_adc.c ****         }
 1652              		.loc 1 841 26 view .LVU454
 1653 0050 0120     		movs	r0, #1
 1654              	.LVL134:
 841:../system/src/gd32f10x/gd32f10x_adc.c ****         }
 1655              		.loc 1 841 26 view .LVU455
 1656 0052 7047     		bx	lr
 1657              	.LVL135:
 1658              	.L110:
 833:../system/src/gd32f10x/gd32f10x_adc.c ****     uint32_t state;
 1659              		.loc 1 833 16 view .LVU456
 1660 0054 0020     		movs	r0, #0
 1661              	.LVL136:
 833:../system/src/gd32f10x/gd32f10x_adc.c ****     uint32_t state;
 1662              		.loc 1 833 16 view .LVU457
 1663 0056 7047     		bx	lr
 1664              	.LVL137:
 1665              	.L111:
 848:../system/src/gd32f10x/gd32f10x_adc.c ****           }
 1666              		.loc 1 848 28 view .LVU458
 1667 0058 0120     		movs	r0, #1
 1668              	.LVL138:
 848:../system/src/gd32f10x/gd32f10x_adc.c ****           }
 1669              		.loc 1 848 28 view .LVU459
 1670 005a 7047     		bx	lr
 1671              	.LVL139:
 1672              	.L112:
 833:../system/src/gd32f10x/gd32f10x_adc.c ****     uint32_t state;
 1673              		.loc 1 833 16 view .LVU460
 1674 005c 0020     		movs	r0, #0
 1675              	.LVL140:
 833:../system/src/gd32f10x/gd32f10x_adc.c ****     uint32_t state;
 1676              		.loc 1 833 16 view .LVU461
 1677 005e 7047     		bx	lr
 1678              	.LVL141:
 1679              	.L113:
 855:../system/src/gd32f10x/gd32f10x_adc.c ****             interrupt_flag = SET;
 1680              		.loc 1 855 28 view .LVU462
 1681 0060 0120     		movs	r0, #1
 1682              	.LVL142:
 856:../system/src/gd32f10x/gd32f10x_adc.c ****         }
 857:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 858:../system/src/gd32f10x/gd32f10x_adc.c ****     default:
 859:../system/src/gd32f10x/gd32f10x_adc.c ****         break;
 860:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 861:../system/src/gd32f10x/gd32f10x_adc.c ****     return interrupt_flag;
 1683              		.loc 1 861 5 is_stmt 1 view .LVU463
 862:../system/src/gd32f10x/gd32f10x_adc.c **** }
 1684              		.loc 1 862 1 is_stmt 0 view .LVU464
 1685 0062 7047     		bx	lr
 1686              		.cfi_endproc
 1687              	.LFE86:
 1689              		.section	.text.adc_interrupt_flag_clear,"ax",%progbits
 1690              		.align	1
 1691              		.global	adc_interrupt_flag_clear
 1692              		.syntax unified
 1693              		.thumb
 1694              		.thumb_func
 1696              	adc_interrupt_flag_clear:
 1697              	.LVL143:
 1698              	.LFB87:
 863:../system/src/gd32f10x/gd32f10x_adc.c **** 
 864:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 865:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      clear the ADC flag
 866:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 867:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_interrupt: the adc status flag
 868:../system/src/gd32f10x/gd32f10x_adc.c ****                 one or more parameters can be selected which are shown as below:
 869:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INT_FLAG_WDE: analog watchdog interrupt
 870:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INT_FLAG_EOC: end of group conversion interrupt
 871:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INT_FLAG_EOIC: end of inserted group conversion interrupt
 872:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 873:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 874:../system/src/gd32f10x/gd32f10x_adc.c **** */
 875:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_interrupt_flag_clear(uint32_t adc_periph, uint32_t adc_interrupt)
 876:../system/src/gd32f10x/gd32f10x_adc.c **** {
 1699              		.loc 1 876 1 is_stmt 1 view -0
 1700              		.cfi_startproc
 1701              		@ args = 0, pretend = 0, frame = 0
 1702              		@ frame_needed = 0, uses_anonymous_args = 0
 1703              		@ link register save eliminated.
 877:../system/src/gd32f10x/gd32f10x_adc.c ****     ADC_STAT(adc_periph) &= ~((uint32_t)adc_interrupt);
 1704              		.loc 1 877 5 view .LVU466
 1705 0000 0368     		ldr	r3, [r0]
 1706              		.loc 1 877 26 is_stmt 0 view .LVU467
 1707 0002 23EA0103 		bic	r3, r3, r1
 1708 0006 0360     		str	r3, [r0]
 878:../system/src/gd32f10x/gd32f10x_adc.c **** }
 1709              		.loc 1 878 1 view .LVU468
 1710 0008 7047     		bx	lr
 1711              		.cfi_endproc
 1712              	.LFE87:
 1714              		.section	.text.adc_interrupt_enable,"ax",%progbits
 1715              		.align	1
 1716              		.global	adc_interrupt_enable
 1717              		.syntax unified
 1718              		.thumb
 1719              		.thumb_func
 1721              	adc_interrupt_enable:
 1722              	.LVL144:
 1723              	.LFB88:
 879:../system/src/gd32f10x/gd32f10x_adc.c **** 
 880:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 881:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      enable ADC interrupt 
 882:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 883:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_interrupt: the adc interrupt
 884:../system/src/gd32f10x/gd32f10x_adc.c ****                 one or more parameters can be selected which are shown as below:
 885:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INT_WDE: analog watchdog interrupt flag
 886:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INT_EOC: end of group conversion interrupt flag
 887:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INT_EOIC: end of inserted group conversion interrupt flag
 888:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 889:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 890:../system/src/gd32f10x/gd32f10x_adc.c **** */
 891:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_interrupt_enable(uint32_t adc_periph, uint32_t adc_interrupt)
 892:../system/src/gd32f10x/gd32f10x_adc.c **** {
 1724              		.loc 1 892 1 is_stmt 1 view -0
 1725              		.cfi_startproc
 1726              		@ args = 0, pretend = 0, frame = 0
 1727              		@ frame_needed = 0, uses_anonymous_args = 0
 1728              		@ link register save eliminated.
 893:../system/src/gd32f10x/gd32f10x_adc.c ****     /* enable ADC analog watchdog interrupt */
 894:../system/src/gd32f10x/gd32f10x_adc.c ****     if(0U != (adc_interrupt & ADC_INT_WDE)){
 1729              		.loc 1 894 5 view .LVU470
 1730              		.loc 1 894 7 is_stmt 0 view .LVU471
 1731 0000 11F0010F 		tst	r1, #1
 1732 0004 03D0     		beq	.L117
 895:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_WDEIE;
 1733              		.loc 1 895 9 is_stmt 1 view .LVU472
 1734 0006 4368     		ldr	r3, [r0, #4]
 1735              		.loc 1 895 30 is_stmt 0 view .LVU473
 1736 0008 43F04003 		orr	r3, r3, #64
 1737 000c 4360     		str	r3, [r0, #4]
 1738              	.L117:
 896:../system/src/gd32f10x/gd32f10x_adc.c ****     }  
 897:../system/src/gd32f10x/gd32f10x_adc.c ****     /* enable ADC end of group conversion interrupt */
 898:../system/src/gd32f10x/gd32f10x_adc.c ****     if(0U != (adc_interrupt & ADC_INT_EOC)){      
 1739              		.loc 1 898 5 is_stmt 1 view .LVU474
 1740              		.loc 1 898 7 is_stmt 0 view .LVU475
 1741 000e 11F0020F 		tst	r1, #2
 1742 0012 03D0     		beq	.L118
 899:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_EOCIE;
 1743              		.loc 1 899 9 is_stmt 1 view .LVU476
 1744 0014 4368     		ldr	r3, [r0, #4]
 1745              		.loc 1 899 30 is_stmt 0 view .LVU477
 1746 0016 43F02003 		orr	r3, r3, #32
 1747 001a 4360     		str	r3, [r0, #4]
 1748              	.L118:
 900:../system/src/gd32f10x/gd32f10x_adc.c ****     }  
 901:../system/src/gd32f10x/gd32f10x_adc.c ****     /* enable ADC end of inserted group conversion interrupt */
 902:../system/src/gd32f10x/gd32f10x_adc.c ****     if(0U != (adc_interrupt & ADC_INT_EOIC)){      
 1749              		.loc 1 902 5 is_stmt 1 view .LVU478
 1750              		.loc 1 902 7 is_stmt 0 view .LVU479
 1751 001c 11F0040F 		tst	r1, #4
 1752 0020 03D0     		beq	.L116
 903:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_EOICIE;
 1753              		.loc 1 903 9 is_stmt 1 view .LVU480
 1754 0022 4368     		ldr	r3, [r0, #4]
 1755              		.loc 1 903 30 is_stmt 0 view .LVU481
 1756 0024 43F08003 		orr	r3, r3, #128
 1757 0028 4360     		str	r3, [r0, #4]
 1758              	.L116:
 904:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 905:../system/src/gd32f10x/gd32f10x_adc.c **** }
 1759              		.loc 1 905 1 view .LVU482
 1760 002a 7047     		bx	lr
 1761              		.cfi_endproc
 1762              	.LFE88:
 1764              		.section	.text.adc_interrupt_disable,"ax",%progbits
 1765              		.align	1
 1766              		.global	adc_interrupt_disable
 1767              		.syntax unified
 1768              		.thumb
 1769              		.thumb_func
 1771              	adc_interrupt_disable:
 1772              	.LVL145:
 1773              	.LFB89:
 906:../system/src/gd32f10x/gd32f10x_adc.c **** 
 907:../system/src/gd32f10x/gd32f10x_adc.c **** /*!
 908:../system/src/gd32f10x/gd32f10x_adc.c ****     \brief      disable ADC interrupt 
 909:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_periph: ADCx, x=0,1,2
 910:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[in]  adc_interrupt: the adc interrupt flag
 911:../system/src/gd32f10x/gd32f10x_adc.c ****                 one or more parameters can be selected which are shown as below:
 912:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INT_WDE: analog watchdog interrupt flag
 913:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INT_EOC: end of group conversion interrupt flag
 914:../system/src/gd32f10x/gd32f10x_adc.c ****       \arg        ADC_INT_EOIC: end of inserted group conversion interrupt flag
 915:../system/src/gd32f10x/gd32f10x_adc.c ****     \param[out] none
 916:../system/src/gd32f10x/gd32f10x_adc.c ****     \retval     none
 917:../system/src/gd32f10x/gd32f10x_adc.c **** */
 918:../system/src/gd32f10x/gd32f10x_adc.c **** void adc_interrupt_disable(uint32_t adc_periph, uint32_t adc_interrupt)
 919:../system/src/gd32f10x/gd32f10x_adc.c **** {  
 1774              		.loc 1 919 1 is_stmt 1 view -0
 1775              		.cfi_startproc
 1776              		@ args = 0, pretend = 0, frame = 0
 1777              		@ frame_needed = 0, uses_anonymous_args = 0
 1778              		@ link register save eliminated.
 920:../system/src/gd32f10x/gd32f10x_adc.c ****     /* disable ADC analog watchdog interrupt */
 921:../system/src/gd32f10x/gd32f10x_adc.c ****     if(0U != (adc_interrupt & ADC_INT_WDE)){  
 1779              		.loc 1 921 5 view .LVU484
 1780              		.loc 1 921 7 is_stmt 0 view .LVU485
 1781 0000 11F0010F 		tst	r1, #1
 1782 0004 03D0     		beq	.L121
 922:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_CTL0(adc_periph) &= ~(uint32_t) ADC_CTL0_WDEIE;
 1783              		.loc 1 922 9 is_stmt 1 view .LVU486
 1784 0006 4368     		ldr	r3, [r0, #4]
 1785              		.loc 1 922 30 is_stmt 0 view .LVU487
 1786 0008 23F04003 		bic	r3, r3, #64
 1787 000c 4360     		str	r3, [r0, #4]
 1788              	.L121:
 923:../system/src/gd32f10x/gd32f10x_adc.c ****     }  
 924:../system/src/gd32f10x/gd32f10x_adc.c ****     /* disable ADC end of group conversion interrupt */
 925:../system/src/gd32f10x/gd32f10x_adc.c ****     if(0U != (adc_interrupt & ADC_INT_EOC)){      
 1789              		.loc 1 925 5 is_stmt 1 view .LVU488
 1790              		.loc 1 925 7 is_stmt 0 view .LVU489
 1791 000e 11F0020F 		tst	r1, #2
 1792 0012 03D0     		beq	.L122
 926:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_CTL0(adc_periph) &= ~(uint32_t) ADC_CTL0_EOCIE;
 1793              		.loc 1 926 9 is_stmt 1 view .LVU490
 1794 0014 4368     		ldr	r3, [r0, #4]
 1795              		.loc 1 926 30 is_stmt 0 view .LVU491
 1796 0016 23F02003 		bic	r3, r3, #32
 1797 001a 4360     		str	r3, [r0, #4]
 1798              	.L122:
 927:../system/src/gd32f10x/gd32f10x_adc.c ****     }  
 928:../system/src/gd32f10x/gd32f10x_adc.c ****     /* disable ADC end of inserted group conversion interrupt */
 929:../system/src/gd32f10x/gd32f10x_adc.c ****     if(0U != (adc_interrupt & ADC_INT_EOIC)){      
 1799              		.loc 1 929 5 is_stmt 1 view .LVU492
 1800              		.loc 1 929 7 is_stmt 0 view .LVU493
 1801 001c 11F0040F 		tst	r1, #4
 1802 0020 03D0     		beq	.L120
 930:../system/src/gd32f10x/gd32f10x_adc.c ****         ADC_CTL0(adc_periph) &= ~(uint32_t) ADC_CTL0_EOICIE;
 1803              		.loc 1 930 9 is_stmt 1 view .LVU494
 1804 0022 4368     		ldr	r3, [r0, #4]
 1805              		.loc 1 930 30 is_stmt 0 view .LVU495
 1806 0024 23F08003 		bic	r3, r3, #128
 1807 0028 4360     		str	r3, [r0, #4]
 1808              	.L120:
 931:../system/src/gd32f10x/gd32f10x_adc.c ****     }
 932:../system/src/gd32f10x/gd32f10x_adc.c **** }
 1809              		.loc 1 932 1 view .LVU496
 1810 002a 7047     		bx	lr
 1811              		.cfi_endproc
 1812              	.LFE89:
 1814              		.text
 1815              	.Letext0:
 1816              		.file 2 "c:\\users\\dmitriy\\appdata\\roaming\\xpacks\\@xpack-dev-tools\\arm-none-eabi-gcc\\12.3.1
 1817              		.file 3 "../system/inc/cmsis/gd32f10x.h"
 1818              		.file 4 "../system/inc/gd32f10x/gd32f10x_rcu.h"
DEFINED SYMBOLS
                            *ABS*:00000000 gd32f10x_adc.c
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:19     .text.adc_deinit:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:25     .text.adc_deinit:00000000 adc_deinit
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:97     .text.adc_deinit:00000050 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:102    .text.adc_mode_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:108    .text.adc_mode_config:00000000 adc_mode_config
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:132    .text.adc_mode_config:0000001c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:137    .text.adc_special_function_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:143    .text.adc_special_function_config:00000000 adc_special_function_config
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:221    .text.adc_data_alignment_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:227    .text.adc_data_alignment_config:00000000 adc_data_alignment_config
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:256    .text.adc_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:262    .text.adc_enable:00000000 adc_enable
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:288    .text.adc_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:294    .text.adc_disable:00000000 adc_disable
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:313    .text.adc_calibration_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:319    .text.adc_calibration_enable:00000000 adc_calibration_enable
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:362    .text.adc_tempsensor_vrefint_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:368    .text.adc_tempsensor_vrefint_enable:00000000 adc_tempsensor_vrefint_enable
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:386    .text.adc_tempsensor_vrefint_enable:00000010 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:391    .text.adc_tempsensor_vrefint_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:397    .text.adc_tempsensor_vrefint_disable:00000000 adc_tempsensor_vrefint_disable
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:415    .text.adc_tempsensor_vrefint_disable:00000010 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:420    .text.adc_dma_mode_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:426    .text.adc_dma_mode_enable:00000000 adc_dma_mode_enable
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:445    .text.adc_dma_mode_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:451    .text.adc_dma_mode_disable:00000000 adc_dma_mode_disable
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:470    .text.adc_discontinuous_mode_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:476    .text.adc_discontinuous_mode_config:00000000 adc_discontinuous_mode_config
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:533    .text.adc_channel_length_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:539    .text.adc_channel_length_config:00000000 adc_channel_length_config
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:601    .text.adc_regular_channel_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:607    .text.adc_regular_channel_config:00000000 adc_regular_channel_config
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:789    .text.adc_inserted_channel_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:795    .text.adc_inserted_channel_config:00000000 adc_inserted_channel_config
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:921    .text.adc_inserted_channel_offset_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:927    .text.adc_inserted_channel_offset_config:00000000 adc_inserted_channel_offset_config
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:972    .text.adc_external_trigger_source_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:978    .text.adc_external_trigger_source_config:00000000 adc_external_trigger_source_config
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1023   .text.adc_external_trigger_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1029   .text.adc_external_trigger_config:00000000 adc_external_trigger_config
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1087   .text.adc_software_trigger_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1093   .text.adc_software_trigger_enable:00000000 adc_software_trigger_enable
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1127   .text.adc_regular_data_read:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1133   .text.adc_regular_data_read:00000000 adc_regular_data_read
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1152   .text.adc_inserted_data_read:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1158   .text.adc_inserted_data_read:00000000 adc_inserted_data_read
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1172   .text.adc_inserted_data_read:00000008 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1176   .text.adc_inserted_data_read:0000000c $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1225   .text.adc_sync_mode_convert_value_read:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1231   .text.adc_sync_mode_convert_value_read:00000000 adc_sync_mode_convert_value_read
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1247   .text.adc_sync_mode_convert_value_read:00000008 $d
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1252   .text.adc_watchdog_single_channel_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1258   .text.adc_watchdog_single_channel_enable:00000000 adc_watchdog_single_channel_enable
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1288   .text.adc_watchdog_single_channel_enable:0000001c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1293   .text.adc_watchdog_group_channel_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1299   .text.adc_watchdog_group_channel_enable:00000000 adc_watchdog_group_channel_enable
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1352   .text.adc_watchdog_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1358   .text.adc_watchdog_disable:00000000 adc_watchdog_disable
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1377   .text.adc_watchdog_disable:0000000c $d
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1382   .text.adc_watchdog_threshold_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1388   .text.adc_watchdog_threshold_config:00000000 adc_watchdog_threshold_config
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1414   .text.adc_flag_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1420   .text.adc_flag_get:00000000 adc_flag_get
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1452   .text.adc_flag_clear:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1458   .text.adc_flag_clear:00000000 adc_flag_clear
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1477   .text.adc_regular_software_startconv_flag_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1483   .text.adc_regular_software_startconv_flag_get:00000000 adc_regular_software_startconv_flag_get
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1515   .text.adc_inserted_software_startconv_flag_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1521   .text.adc_inserted_software_startconv_flag_get:00000000 adc_inserted_software_startconv_flag_get
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1553   .text.adc_interrupt_flag_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1559   .text.adc_interrupt_flag_get:00000000 adc_interrupt_flag_get
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1690   .text.adc_interrupt_flag_clear:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1696   .text.adc_interrupt_flag_clear:00000000 adc_interrupt_flag_clear
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1715   .text.adc_interrupt_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1721   .text.adc_interrupt_enable:00000000 adc_interrupt_enable
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1765   .text.adc_interrupt_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc0QsKdN.s:1771   .text.adc_interrupt_disable:00000000 adc_interrupt_disable
                           .group:00000000 wm4.0.3ac34e011645c1b8d95761511e5c0518
                           .group:00000000 wm4.gd32f10x.h.39.34aa79a68d44b3fc31805fff8eeec626
                           .group:00000000 wm4.core_cm3.h.47.f403a0b1a9e3f5bd328e41f4fa5fc23b
                           .group:00000000 wm4.stdintgcc.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:00000000 wm4.core_cmInstr.h.39.c66a1c911732cf6be44e58f2bee25308
                           .group:00000000 wm4.core_cm3.h.155.db3dfdf4b365cc230a717221b218ddd5
                           .group:00000000 wm4.gd32f10x.h.320.528bbe72ec64ad23b6e5473e267247b4
                           .group:00000000 wm4.gd32f10x_bkp.h.44.5d3db81857192f5de2f5eab9b6c8fa3c
                           .group:00000000 wm4.gd32f10x_can.h.41.99143e9b2de50f71c3392eea2d9e706b
                           .group:00000000 wm4.gd32f10x_crc.h.39.4c0c7ace19ba22146d7643de7dde24e0
                           .group:00000000 wm4.gd32f10x_dac.h.39.a3dd044652013a67f3cc1bbd4333b1f5
                           .group:00000000 wm4.gd32f10x_dma.h.40.e0e420e6b56a4398ac3aa49fe3f1eb37
                           .group:00000000 wm4.ieeefp.h.77.0ee3146e9d892bb10bc0066c30189af1
                           .group:00000000 wm4._newlib_version.h.4.6d111ab2e95434b664b53815e5c8ccba
                           .group:00000000 wm4.newlib.h.27.d4bf77c18f14f545101dac22f0b54118
                           .group:00000000 wm4.features.h.22.7877b139107948f7dadcf3660cc79cfd
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.stddef.h.185.882514a1a6169ceba9142f401cbe27c6
                           .group:00000000 wm4.stddef.h.39.f07083f9b666a9e5c52a336c758fdd72
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.5f30652bb2ea05b142c1bbee9108c999
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.89f7dde66c62b1f1dee32bdb6ab2d544
                           .group:00000000 wm4.cdefs.h.49.f93868eb904b9ca05b5c0257d31128ca
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.gd32f10x_enet.h.44.638fb20a727f17a9f45c8bef0e4dc155
                           .group:00000000 wm4.gd32f10x_exmc.h.39.cd31f13ab884fb77a3b2d0dd19135c79
                           .group:00000000 wm4.gd32f10x_exti.h.39.f641ba5efef75aed967e0eca0d908b22
                           .group:00000000 wm4.gd32f10x_fmc.h.39.7e6aa836f91030dd1ff3782a069962bf
                           .group:00000000 wm4.gd32f10x_gpio.h.39.80b4d0c5aa2b4bb9a76b4f0ed7eb4f37
                           .group:00000000 wm4.gd32f10x_i2c.h.40.8897e5891a1cbe807de60657ffffdeb4
                           .group:00000000 wm4.gd32f10x_fwdgt.h.39.98d7bcc523d52c51b47267d3aa630510
                           .group:00000000 wm4.gd32f10x_dbg.h.40.7f011e3bfaf652db4fef79974773282c
                           .group:00000000 wm4.gd32f10x_misc.h.39.02269a148ed2e3625e137e1efd69eb5b
                           .group:00000000 wm4.gd32f10x_pmu.h.39.74926372d4607639ac6680132fe98aa1
                           .group:00000000 wm4.gd32f10x_rcu.h.39.8a90a017c64bad5f5bd02c211060734d
                           .group:00000000 wm4.gd32f10x_rtc.h.39.8a002d392eec882fcd681ea51f1c73a0
                           .group:00000000 wm4.gd32f10x_sdio.h.39.f2faa8e3b059e0ddee4e4ee996fe3269
                           .group:00000000 wm4.gd32f10x_spi.h.39.902664de8fc67c732b453548a8b810bf
                           .group:00000000 wm4.gd32f10x_timer.h.39.bb5f06befe0b01a2e83ec1dec4ea7722
                           .group:00000000 wm4.gd32f10x_usart.h.39.77325e272b5abf9a7b4cf37f2c34644a
                           .group:00000000 wm4.gd32f10x_wwdgt.h.39.3fa1c00ac1b6c8ed1fb1e9f65bb3835a
                           .group:00000000 wm4.gd32f10x_adc.h.44.619483e99e32c90a5f7c6ed512bbf95b

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
