/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  reg [19:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  reg [10:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire [14:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_38z;
  wire [9:0] celloutsig_0_39z;
  wire [8:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [23:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_5z[2] & celloutsig_1_5z[1]);
  assign celloutsig_0_10z = ~(celloutsig_0_8z[4] & celloutsig_0_3z[4]);
  assign celloutsig_0_11z = ~(celloutsig_0_10z & celloutsig_0_4z[2]);
  assign celloutsig_0_12z = ~(celloutsig_0_2z[14] & celloutsig_0_9z[2]);
  assign celloutsig_0_27z = ~(celloutsig_0_20z[4] & celloutsig_0_17z);
  assign celloutsig_1_1z = ~(in_data[120] | in_data[145]);
  assign celloutsig_1_14z = ~(celloutsig_1_7z | celloutsig_1_4z);
  assign celloutsig_0_13z = ~(celloutsig_0_8z[3] | celloutsig_0_4z[2]);
  assign celloutsig_0_16z = ~(celloutsig_0_4z[5] | celloutsig_0_9z[1]);
  assign celloutsig_1_19z = ~((celloutsig_1_14z | celloutsig_1_8z[7]) & (celloutsig_1_5z[2] | celloutsig_1_4z));
  assign celloutsig_0_1z = celloutsig_0_0z | ~(in_data[73]);
  assign celloutsig_0_22z = celloutsig_0_1z | ~(celloutsig_0_2z[1]);
  assign celloutsig_1_4z = in_data[159] ^ celloutsig_1_1z;
  assign celloutsig_0_15z = celloutsig_0_4z[3] ^ celloutsig_0_2z[7];
  assign celloutsig_0_17z = in_data[66] ^ celloutsig_0_7z[16];
  assign celloutsig_0_19z = celloutsig_0_3z[1] ^ celloutsig_0_11z;
  assign celloutsig_0_4z = { celloutsig_0_3z[7:3], celloutsig_0_1z } + { in_data[15:11], celloutsig_0_0z };
  assign celloutsig_1_8z = { in_data[178], _01_[6:3], _00_, _01_[1:0] } + in_data[169:162];
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z } + { in_data[81:59], celloutsig_0_5z };
  assign celloutsig_0_20z = { celloutsig_0_9z[5:1], celloutsig_0_16z } + { celloutsig_0_4z[4:0], celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[14:3], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } + in_data[16:2];
  reg [6:0] _24_;
  always_ff @(posedge clkin_data[96], negedge clkin_data[64])
    if (!clkin_data[64]) _24_ <= 7'h00;
    else _24_ <= { celloutsig_1_0z[2], celloutsig_1_1z, celloutsig_1_0z };
  assign { _01_[6:3], _00_, _01_[1:0] } = _24_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 20'h00000;
    else _02_ <= { celloutsig_0_24z[10], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[89:85] === in_data[36:32];
  assign celloutsig_0_34z = { celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_27z } <= { celloutsig_0_13z, celloutsig_0_27z, celloutsig_0_5z };
  assign celloutsig_1_3z = { _01_[3], _00_, _01_[1:0], celloutsig_1_0z } <= { _01_[6:3], _00_, _01_[1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_18z = in_data[187:181] <= { _01_[6:3], _00_, _01_[1], celloutsig_1_3z };
  assign celloutsig_0_14z = celloutsig_0_7z[10:8] <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_5z = celloutsig_0_2z[11:5] < { celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_6z = { in_data[10:3], celloutsig_0_1z } < { celloutsig_0_3z[7:0], celloutsig_0_1z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z } % { 1'h1, _01_[3], _00_ };
  assign celloutsig_0_8z = { in_data[3:1], celloutsig_0_6z, celloutsig_0_1z } % { 1'h1, celloutsig_0_7z[6:4], celloutsig_0_5z };
  assign celloutsig_0_18z = celloutsig_0_7z[11:2] % { 1'h1, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_3z = { in_data[11:5], celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, in_data[65:58] };
  assign celloutsig_0_9z = { celloutsig_0_3z[4:0], celloutsig_0_8z } % { 1'h1, celloutsig_0_4z[3:2], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[121:117] << in_data[153:149];
  assign celloutsig_0_38z = { celloutsig_0_18z[5], celloutsig_0_15z, celloutsig_0_34z } ~^ celloutsig_0_4z[5:3];
  assign celloutsig_0_39z = { _02_[13:9], celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_27z, celloutsig_0_19z } ~^ { celloutsig_0_24z[6:4], celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_17z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_24z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_24z = { celloutsig_0_2z[10:1], celloutsig_0_14z };
  assign { _01_[7], _01_[2] } = { in_data[178], _00_ };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
