# RISC-V 高级核内中断器规范

> RISC-V Advanced Core Local Interruptor Specification

> [原文仓库](https://github.com/riscv/riscv-aclint)（基于 v1.0 RC4）

## 第一章 引言

> Chapter 1. Introduction

此 RISC-V ACLINT 规范定义了一组内存映射设备，为多 HART RISC-V 平台上的每个 HART 提供处理器间中断（IPI）和定时器功能。这些 HART 级 IPI 和定时器功能是在多 HART RISC-V 平台上运行的操作系统、引导程序和固件所要求的。

> This RISC-V ACLINT specification defines a set of memory mapped devices which provide interprocessor interrupts (IPI) and timer functionalities for each HART on a multi-HART RISC-V platform.These HART-level IPI and timer functionalities are required by operating systems, bootloaders and firmwares running on a multi-HART RISC-V platform.

SiFive 核内中断器（CLINT）设备已被 RISC-V 世界广泛采用，以提供机器态 IPI 和定时器功能。不幸的是，SiFive CLINT 有一套统一的寄存器映射，用于 IPI 和定时器功能，而且不提供特权态 IPI 功能。

> The SiFive Core-Local Interruptor (CLINT) device has been widely adopted in the RISC-V world to provide machine-level IPI and timer functionalities. Unfortunately, the SiFive CLINT has a unified register map for both IPI and timer functionalities and it does not provide supervisor-level IPI functionality.

RISC-V ACLINT 规范采取了一种更加模块化的方法，为 IPI 和定时器功能定义了单独的内存映射设备。这种模块化允许 RISC-V 平台省略一些 RISC-V ACLINT 设备，以备平台有替代机制时使用。除了模块化之外，RISC-V ACLINT 规范还为特权态 IPI 定义了一个专用的内存映射设备。下面的表 1 显示了 RISC-V ACLINT 规范所定义的设备列表。

> The RISC-V ACLINT specification takes a more modular approach by defining separate memory mapped devices for IPI and timer functionalities. This modularity allows RISC-V platforms to omit some of the RISC-V ACLINT devices for when the platform has an alternate mechanism. In addition to modularity, the RISC-V ACLINT specification also defines a dedicated memory mapped device for supervisor-level IPIs. The Table 1 below shows the list of devices defined by the RISC-V ACLINT specification.

表 1：ACLINT 设备

> Table 1. ACLINT Devices

| 名称    | 特权级 | 功能
| ------ | ------ | -
| MTIMER | 机器   | 固定频率计数器和定时器事件
| MSWI   | 特权   | 跨处理器（或软件）中断
| SSWI   | 特权   | 跨处理器（或软件）中断

### 1.1 向后兼容 SiFive CLINT

> 1.1 Backward Compatibility With SiFive CLINT

RISC-V ACLINT 规范被定义为与 SiFive CLINT 规范向后兼容。MTIMER 和 MSWI 设备的寄存器定义和寄存器偏移量与 SiFive CLINT 规范定义的定时器和 IPI 寄存器兼容。在 RISC-V 平台上的 SiFive CLINT 设备在逻辑上可以看作是一个 MSWI 设备和一个 MTIMER 设备，在内存地址空间中彼此相邻，如下表 2 所示。

> The RISC-V ACLINT specification is defined to be backward compatible with the SiFive CLINT specification. The register definitions and register offsets of the MTIMER and MSWI devices are compatible with the timer and IPI registers defined by the SiFive CLINT specification. A SiFive CLINT device on a RISC-V platform can be logically seen as one MSWI device and one MTIMER devices placed next to each other in the memory address space as shown in Table 2 below.

表 2：一个 SiFive CLINT 相当于 2 个 ACLINT 设备

> Table 2. One SiFive CLINT device is equivalent to two ACLINT devices

| SiFive CLINT 偏移范围      | ACLINT 设备 | 功能
| ------------------------- | ---------- | -
| 0x0000_0000 - 0x0000_3fff | MSWI       | 机器态跨处理器（或软件）中断
| 0x0000_4000 - 0x0000_bfff | MTIMER     | 机器态固定频率计数器和定时器事件

## 第二章 机器态定时器设备（MTIMER）

> Chapter 2. Machine-level Timer Device (MTIMER)

MTIMER 设备为 RISC-V 平台上的一组 HART 提供机器级的定时器功能。MTIMER 设备为连接的每个 HART 提供一个固定频率的单调时间计数器（MTIME）寄存器和一个时间比较寄存器（MTIMECMP）。一个没有连接到任何 HART 的 MTIMER 设备应该只有一个 MTIME 寄存器，而没有 MTIMECMP 寄存器。

> The MTIMER device provides machine-level timer functionality for a set of HARTs on a RISC-V platform. It has a single fixed-frequency monotonic time counter (MTIME) register and a time compare register (MTIMECMP) for each HART connected to the MTIMER device. A MTIMER device not connected to any HART should only have a MTIME register and no MTIMECMP registers.

在一个有多个 MTIMER 设备的 RISC-V 平台上：

> On a RISC-V platform with multiple MTIMER devices:

- 每个 MTIMER 设备为一组不同的（或不相连的）HART 提供机器级的定时器功能。一个 MTIMER 设备为与其相关的每个 HART 分配一个 HART 索引，从零开始。MTIMER 设备分配给 HART 的 HART 索引与 RISC-V 特权架构分配给 HART 的唯一 HART 标识符（hart ID）可能有关也可能无关。
- 两个或更多的 MTIMER 设备可以共享同一个物理 MTIME 寄存器，同时拥有各自独立的 MTIMECMP 寄存器。
- 一个 MTIMER 设备的 MTIMECMP 寄存器必须只与同一 MTIMER 设备的 MTIME 寄存器进行比较，以产生机器级的定时器中断。

> - Each MTIMER device provides machine-level timer functionality for a different (or disjoint) set of HARTs. A MTIMER device assigns a HART index starting from zero to each HART associated with it. The HART index assigned to a HART by the MTIMER device may or may not have any relationship with the unique HART identifier (hart ID) that the RISC-V Privileged Architecture assigns to the HART.
> - Two or more MTIMER devices can share the same physical MTIME register while having their own separate MTIMECMP registers.
> - The MTIMECMP registers of a MTIMER device must only compare against the MTIME register of the same MTIMER device for generating machine-level timer interrupt.

单个 MTIMER 设备支持的最大 HART 数量为 4095，这相当于 MTIMECMP 寄存器的最大数量。

> The maximum number of HARTs supported by a single MTIMER device is 4095 which is equivalent to the maximum number of MTIMECMP registers.

### 2.1. 寄存器映射

> 2.1. Register Map

一个 MTIMER 设备有两个独立的基地址：一个用于 MTIME 寄存器，另一个用于 MTIMECMP 寄存器。一个 MTIMER 设备的这些独立的基地址允许多个 MTIMER 设备共享同一个物理 MTIME 寄存器。

> A MTIMER device has two separate base addresses: one for the MTIME register and another for the MTIMECMP registers. These separate base addresses of a single MTIMER device allows multiple MTIMER devices to share the same physical MTIME register.

下面的表 3 显示了 MTIME 寄存器的映射，而表 4 显示了 MTIMECMP 寄存器相对于独立基址的映射。

> The Table 3 below shows map of the MTIME register whereas the Table 4 below shows map of the MTIMECMP registers relative to separate base addresses.

表 3：ACLINT MTIMER 时间寄存器映射

> Table 3. ACLINT MTIMER Time Register Map

| 偏移 | 位宽 | 属性 | 名称 | 描述
| --- | ---- | --- | ---- | -
| 0x0000_0000 | 8 字节 | 读写 | MTIME | 机器态时间计数器

表 4：ACLINT MTIMER 比较寄存器映射

> Table 4. ACLINT MTIMER Compare Register Map

| 偏移 | 位宽 | 属性 | 名称 | 描述
| --- | ---- | --- | ---- | -
| 0x0000_0000 | 8 字节 | 读写 | MTIMECMP0    | HART 序号 0 机器态时间比较
| 0x0000_0008 | 8 字节 | 读写 | MTIMECMP1    | HART 序号 1 机器态时间比较
| ...         | ...  | ... | ...          | ...
| 0x0000_7ff0 | 8 字节 | 读写 | MTIMECMP4094 | HART 序号 4094 机器态时间比较

### 2.2 MTIME 寄存器（偏移：0x00000000）

> 2.2. MTIME Register (Offset: 0x00000000)

MTIME 寄存器是一个 64 位的读写寄存器，包含了基于固定参考频率计数的周期数。

> The MTIME register is a 64-bit read-write register that contains the number of cycles counted based on a fixed reference frequency.

在 MTIMER 设备复位时，MTIME 寄存器被清空为零。

> On MTIMER device reset, the MTIME register is cleared to zero.

### 2.3 MTIMECMP 寄存器（偏移: 0x00000000 - 0x00007FF0）

> 2.3. MTIMECMP Registers (Offsets: 0x00000000 - 0x00007FF0)

MTIMECMP 寄存器是每个 HART 的 64 位读写寄存器。它包含一个值，当 MTIME 寄存器的值达到这个值时将会触发相应 HART 的机器态定时器中断。

> The MTIMECMP registers are per-HART 64-bit read-write registers. It contains the MTIME register value at which machine-level timer interrupt is to be triggered for the corresponding HART.

只要 MTIME 大于或等于相应的 MTIMECMP 寄存器中的值，HART 的机器级定时器中断就会挂起，而只要 MTIME 小于相应的 MTIMECMP 寄存器的值，HART 的机器级定时器中断就会被清除。机器级定时器中断反映在 `mip` CSR 的 MTIP 位上。

> The machine-level timer interrupt of a HART is pending whenever MTIME is greater than or equal to the value in the corresponding MTIMECMP register whereas the machine-level timer interrupt of a HART is cleared whenever MTIME is less than the value of the corresponding MTIMECMP register. The machine-level timer interrupt is reflected in the MTIP bit of the mip CSR.

在 MTIMER 设备复位时，MTIMECMP 寄存器处于未知状态。

> On MTIMER device reset, the MTIMECMP registers are in unknown state.

### 2.4 同步多个 MTIME 寄存器

> 2.4. Synchronizing Multiple MTIME Registers

一个 RISC-V 平台可以将多个 HART 分组为分层拓扑组（如集群、节点或插座），每个拓扑组都有自己的 MTIMER 设备。此外，这种 RISC-V 平台还可以允许在运行时对拓扑组（包括 MTIMER 设备）进行时钟门控或关闭电源。

> A RISC-V platform can have multiple HARTs grouped into hierarchical topology groups (such as clusters, nodes, or sockets) where each topology group has it’s own MTIMER device. Further, such RISC-V platforms can also allow clock-gating or powering off for a topology group (including the MTIMER device) at runtime.

在 RISC-V 平台上，多个 MTIMER 设备驻留在同一个芯片上，每个设备必须满足 RISC-V 架构的要求，即所有 MTIME 寄存器相互之间，以及所有每 HART 时间 CSR 相互之间，都同步到一个 MTIME tick 周期内。例如，如果 MTIME tick 周期为 10ns，那么 MTIME 寄存器及其关联的 `time` CSR 应分别同步到 10ns 以内。

> On a RISC-V platform with multiple MTIMER devices residing on the same die, each device must satisfy the RISC-V architectural requirement that all the MTIME registers with respect to each other, and all the per-HART time CSRs with respect to each other, are synchronized to within one MTIME tick period. For example, if the MTIME tick period is 10ns, then the MTIME registers, and their associated time CSRs, should respectively be synchronized to within 10ns of each other.

在 RISC-V 平台的不同芯片上有多个 MTIMER 器件，不同芯片上的 MTIME 寄存器（及其关联的 `time` CSR）可以仅同步到大于 MTIME tick 周期的指定时间间隔内。一个平台可以定义一个最大的允许间隔。

> On a RISC-V platform with multiple MTIMER devices on different die, the MTIME registers (and their associated time CSRs) on different die may be synchronized to only within a specified interval of each other that is larger than the MTIME tick period. A platform may define a maximum allowed interval.

为了满足前面的 MTIME 同步要求：

> To satisfy the preceding MTIME synchronization requirements:

- 所有的 MTIME 寄存器应该有相同的输入时钟，以避免不同的 MTIME 寄存器（及其关联的 `time` CSR）之间的运行时间漂移
- 系统复位时，硬件必须将所有 MTIME 寄存器初始化并同步为零
- 当一个 MTIMER 设备因电源管理等原因停止并再次启动时，软件应将该 MTIME 寄存器与所有其他 MTIME 寄存器重新同步。

> - All MTIME registers should have the same input clock so as to avoid runtime drift between separate MTIME registers (and their associated time CSRs)
> - Upon system reset, the hardware must initialize and synchronize all MTIME registers to zero
> - When a MTIMER device is stopped and started again due to, say, power management actions, the software should re-synchronize this MTIME register with all other MTIME registers

当软件更新一个、多个或所有 MTIME 寄存器时，必须保持前面的同步要求（通过测量，然后考虑到对不同 MTIME 寄存器执行读或写的不同延迟）。

> When software updates one, multiple, or all MTIME registers, it must maintain the preceding synchronization requirements (through measuring and then taking into account the differing latencies of performing reads or writes to the different MTIME registers).

作为一个例子，下面的 RISC-V 64 位汇编序列可以被软件用来使一个 MTIME 寄存器与另一个 MTIME 寄存器同步。

> As an example, the below RISC-V 64-bit assembly sequence can be used by software to synchronize a MTIME register with reference to another MTIME register.

片段 1：在 RISC-V 64 位平台上同步一个 MTIME 寄存器

> Listing 1. Synchronizing a MTIME Registers On RISC-V 64-bit Platform

```asm
/*
 * unsigned long aclint_mtime_sync(unsigned long target_mtime_address,
 * unsigned long reference_mtime_address)
 */
    .globl aclint_mtime_sync
aclint_mtime_sync:
    /* Read target MTIME register in T0 register */
    ld t0, (a0)
    fence i, i

    /* Read reference MTIME register in T1 register */
    ld t1, (a1)
    fence i, i

    /* Read target MTIME register in T2 register */
    ld t2, (a0)
    fence i, i

    /*
     * Compute target MTIME adjustment in T3 register
     * T3 = T1 - ((T0 + T2) / 2)
     */
    srli t0, t0, 1
    srli t2, t2, 1
    add t3, t0, t2
    sub t3, t1, t3

    /* Update target MTIME register */
    ld t4, (a0)
    add t4, t4, t3
    sd t4, (a0)

    /* Return MTIME adjustment value */
    add a0, t3, zero
    ret
```

--

> *注意：在某些 RISC-V 平台上，MTIME 同步序列（即上面的 `aclint_mtime_sync()` 函数）需要重复几次，直到目标 MTIME 寄存器和参考 MTIME 寄存器之间的偏差为零（或非常接近于零）。*
>
> > NOTE: On some RISC-V platforms, the MTIME synchronization sequence (i.e. the aclint_mtime_sync() function above) will need to be repeated few times until delta between target MTIME register and reference MTIME register is zero (or very close to zero).

---

## 第三章 机器态软件中断设备（MSWI）

> Chapter 3. Machine-level Software Interrupt Device (MSWI)

MSWI 设备为 RISC-V 平台上的一组 HART 提供机器态的 IPI 功能。MSWI 设备为连接的每个 HART 提供一个 IPI 寄存器（MSIP）。

> The MSWI device provides machine-level IPI functionality for a set of HARTs on a RISC-V platform. It has an IPI register (MSIP) for each HART connected to the MSWI device.

在具有多个 MSWI 设备的 RISC-V 平台上，每个 MSWI 设备为不同（或不相干）的 HART 组提供机器态 IPI 功能。一个 MSWI 设备为与其相关的每个 HART 分配一个从零开始的 HART 索引。MSWI 设备分配给 HART 的 HART 索引与 RISC-V 特权架构分配给 HART 的唯一 HART 标识符（hart ID）可能有关也可能无关。

> On a RISC-V platform with multiple MSWI devices, each MSWI device provides machine-level IPI functionality for a different (or disjoint) set of HARTs. A MSWI device assigns a HART index starting from zero to each HART associated with it. The HART index assigned to a HART by the MSWI device may or may not have any relationship with the unique HART identifier (hart ID) that the RISC-V Privileged Architecture assigns to the HART.

单个 MSWI 设备支持的最大 HART 数量为 4095 个，相当于 MSIP 寄存器的最大数量。

> The maximum number of HARTs supported by a single MSWI device is 4095 which is equivalent to the maximum number of MSIP registers.

### 3.1. 寄存器映射

> 3.1. Register Map

表 5：ACLINT MSWI 设备寄存器映射

> Table 5. ACLINT MSWI Device Register Map

| 偏移 | 位宽 | 属性 | 名称 | 描述
| --- | ---- | --- | ---- | -
| 0x0000_0000 | 4 字节 | 读写 | MSIP0    | HART 序号 0 机器态 IPI 寄存器
| 0x0000_0004 | 4 字节 | 读写 | MSIP1    | HART 序号 1 机器态 IPI 寄存器
| ...         | ...   | ...  | ...      | ...
| 0x0000_3ffc | 4 字节 | 读写 | RESERVED | 留待以后使用

### 3.2 MSIP 寄存器（偏移：0x00000000 - 0x00003FF8)

> 3.2. MSIP Registers (Offsets: 0x00000000 - 0x00003FF8)

每个 MSIP 寄存器是一个 32 位宽的 WARL 寄存器，其高 31 位被硬连线到零。最低有效位反映在 `mip` CSR 的 MSIP 中。通过向相应的 MSIP 寄存器写 1 或 0，一个 HART 的机器态软件中断将被挂起或清除。

> Each MSIP register is a 32-bit wide WARL register where the upper 31 bits are wired to zero. The least significant bit is reflected in MSIP of the mip CSR. A machine-level software interrupt for a HART is pending or cleared by writing 1 or 0 respectively to the corresponding MSIP register.

在 MSWI 设备复位时，每个 MSIP 寄存器被清除为零。

> On MSWI device reset, each MSIP register is cleared to zero.

## 第四章 特权态软件中断设备（SSWI）

> Chapter 4. Supervisor-level Software Interrupt Device (SSWI)

SSWI 设备为 RISC-V 平台上的一组 HART 提供特权态 IPI 功能。SSWI 为连接的每个 HART 提供一个设置 IPI 的寄存器（SETSSIP）。

> The SSWI device provides supervisor-level IPI functionality for a set of HARTs on a RISC-V platform. It provides a register to set an IPI (SETSSIP) for each HART connected to the SSWI device.

在具有多个 SSWI 设备的 RISC-V 平台上，每个 SSWI 设备为不同（或不相干）的 HART 组提供特权态 IPI 功能。一个 SSWI 设备为与其相关的每个 HART 分配一个 HART 从零开始的索引。SSWI 设备分配给 HART 的 HART 索引与 RISC-V 特权架构分配给 HART 的唯一 HART 标识符（hart ID）可能有关也可能无关。

> On a RISC-V platform with multiple SSWI devices, each SSWI device provides supervisor-level IPI functionality for a different (or disjoint) set of HARTs. A SSWI device assigns a HART index starting from zero to each HART associated with it. The HART index assigned to a HART by the SSWI device may or may not have any relationship with the unique HART identifier (hart ID) that the RISC-V Privileged Architecture assigns to the HART.

单个 SSWI 设备支持的 HART 的最大数量是 4095，这相当于 SETSSIP 寄存器的最大数量。

> The maximum number of HARTs supported by a single SSWI device is 4095 which is equivalent to the maximum number of SETSSIP registers.

### 4.1 寄存器映射

> 4.1. Register Map

表 6：ACLINT SSWI 设备的寄存器映射

> Table 6. ACLINT SSWI Device Register Map

| 偏移 | 位宽 | 属性 | 名称 | 描述
| --- | ---- | --- | ---- | -
| 0x0000_0000 | 4 字节 | 读写 | SETSSIP0 | HART 序号 0 设置特权态 IPI 寄存器
| 0x0000_0004 | 4 字节 | 读写 | SETSSIP1 | HART 序号 1 设置特权态 IPI 寄存器
| ...         | ...   | ...  | ...      | ...
| 0x0000_3ffc | 4 字节 | 读写 | RESERVED | 留待以后使用

### 4.2 SETSSIP 寄存器 (偏移量: 0x00000000 - 0x00003FF8)

> 4.2. SETSSIP Registers (Offsets: 0x00000000 - 0x00003FF8)

每个 SETSSIP 寄存器是一个 32 位宽的 WARL 寄存器，其高 31 位被硬连线到零。向 SETSSIP 寄存器的最低有效位写入 0 没有任何影响，而向最低有效位写入 1 则会向相应的 HART 发送边缘除触发的中断信号，导致 HART 在 `mip` CSR 中设置 SSIP。对 SETSSIP 寄存器的写入保证会反映在相应 HART 的 SSIP 中，但不一定立即反映。

> Each SETSSIP register is a 32-bit wide WARL register where the upper 31 bits are wired to zero. The least significant bit of a SETSSIP register always reads 0. Writing 0 to the least significant bit of a SETSSIP register has no effect whereas writing 1 to the least significant bit sends an edge-sensitive interrupt signal to the corresponding HART causing the HART to set SSIP in the mip CSR. Writes to a SETSSIP register are guaranteed to be reflected in SSIP of the corresponding HART but not necessarily immediately.

---

> *注意：RISC-V 特权架构将 `mip` 和 `sip` CSR 中的 SSIP 定义为一个可写位，因此 M 模式或 S 模式软件可以直接清除 SSIP。
>
> > NOTE: The RISC-V Privileged Architecture defines SSIP in mip and sip CSRs as a writeable bit so the M-mode or S-mode software can directly clear SSIP.

---
