#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jun 29 22:26:59 2025
# Process ID: 15108
# Current directory: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/hinhsin_rom
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2772 C:\Users\VICTUS\Desktop\FPGAthi\Câu3\hinhsin_rom\hinhsin_rom.xpr
# Log file: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/hinhsin_rom/vivado.log
# Journal file: C:/Users/VICTUS/Desktop/FPGAthi/Câu3/hinhsin_rom\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/VICTUS/Desktop/FPGAthi/Câu3/hinhsin_rom/hinhsin_rom.xpr
INFO: [Project 1-313] Project file moved from 'D:/FPGA thi/Câu3/hinhsin_rom' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/VICTUS/Desktop/FPGAthi/Câu2/clock_disp/clock_disp.srcs/sources_1/imports/new/chia_clk.v', nor could it be found using path 'D:/FPGA thi/Câu2/clock_disp/clock_disp.srcs/sources_1/imports/new/chia_clk.v'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'hinhsin_rom.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 29 22:28:54 2025...
