vhdl work "C:\Users\FPGA\Documents\GitHub\FPGA_misc\sec_cntr.vhd"
