INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/BCDcnt_cas.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDcnt_cas
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/ClockEnableGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockEnableGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_mealy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/debounce_pulse_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_pulse_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/VendingMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VendingMachine
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/VendingMachine.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
