--Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------
--Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
--Date        : Thu Apr 29 18:21:49 2021
--Host        : imdea-System running 64-bit Ubuntu 18.04.3 LTS
--Command     : generate_target design_1.bd
--Design      : design_1
--Purpose     : IP block netlist
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MTS_Block_imp_1FQFZRG is
  port (
    CLK_DIFF_PL_CLK_clk_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_DIFF_PL_CLK_clk_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_DIFF_SYSREF_CLK_clk_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_DIFF_SYSREF_CLK_clk_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc45_clk : out STD_LOGIC;
    adc_clk : out STD_LOGIC;
    dac45_clk : out STD_LOGIC;
    dac_clk : out STD_LOGIC;
    user_sysref_adc : out STD_LOGIC;
    user_sysref_dac : out STD_LOGIC
  );
end MTS_Block_imp_1FQFZRG;

architecture STRUCTURE of MTS_Block_imp_1FQFZRG is
  component design_1_util_ds_buf_0_2 is
  port (
    IBUF_DS_P : in STD_LOGIC_VECTOR ( 0 to 0 );
    IBUF_DS_N : in STD_LOGIC_VECTOR ( 0 to 0 );
    IBUF_OUT : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_ds_buf_0_2;
  component design_1_clk_wiz_0_0 is
  port (
    clk_in1 : in STD_LOGIC;
    clk_out1 : out STD_LOGIC;
    clk_out2 : out STD_LOGIC;
    clk_out3 : out STD_LOGIC;
    clk_out4 : out STD_LOGIC
  );
  end component design_1_clk_wiz_0_0;
  component design_1_util_ds_buf_0_3 is
  port (
    IBUF_DS_P : in STD_LOGIC_VECTOR ( 0 to 0 );
    IBUF_DS_N : in STD_LOGIC_VECTOR ( 0 to 0 );
    IBUF_OUT : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_ds_buf_0_3;
  component design_1_sync_0_4 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_4;
  component design_1_sync_0_5 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_5;
  component design_1_xlconstant_0_3 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_3;
  component design_1_sync_0_12 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_12;
  signal CLK_DIFF_PL_CLK_1_CLK_N : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CLK_DIFF_PL_CLK_1_CLK_P : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_CLK_N : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_CLK_P : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_wiz_0_clk_out1 : STD_LOGIC;
  signal clk_wiz_0_clk_out2 : STD_LOGIC;
  signal clk_wiz_0_clk_out3 : STD_LOGIC;
  signal clk_wiz_0_clk_out4 : STD_LOGIC;
  signal sync_0_dest_out : STD_LOGIC;
  signal sync_1_dest_out : STD_LOGIC;
  signal sync_2_dest_out : STD_LOGIC;
  signal util_ds_buf_0_IBUF_OUT : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_ds_buf_1_IBUF_OUT : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  CLK_DIFF_PL_CLK_1_CLK_N(0) <= CLK_DIFF_PL_CLK_clk_n(0);
  CLK_DIFF_PL_CLK_1_CLK_P(0) <= CLK_DIFF_PL_CLK_clk_p(0);
  Conn1_CLK_N(0) <= CLK_DIFF_SYSREF_CLK_clk_n(0);
  Conn1_CLK_P(0) <= CLK_DIFF_SYSREF_CLK_clk_p(0);
  adc45_clk <= clk_wiz_0_clk_out3;
  adc_clk <= clk_wiz_0_clk_out4;
  dac45_clk <= clk_wiz_0_clk_out1;
  dac_clk <= clk_wiz_0_clk_out2;
  user_sysref_adc <= sync_2_dest_out;
  user_sysref_dac <= sync_1_dest_out;
clk_wiz_0: component design_1_clk_wiz_0_0
     port map (
      clk_in1 => util_ds_buf_0_IBUF_OUT(0),
      clk_out1 => clk_wiz_0_clk_out1,
      clk_out2 => clk_wiz_0_clk_out2,
      clk_out3 => clk_wiz_0_clk_out3,
      clk_out4 => clk_wiz_0_clk_out4
    );
sync_0: component design_1_sync_0_4
     port map (
      dest_clk => util_ds_buf_0_IBUF_OUT(0),
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_ds_buf_1_IBUF_OUT(0)
    );
sync_1: component design_1_sync_0_5
     port map (
      dest_clk => clk_wiz_0_clk_out1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => sync_0_dest_out
    );
sync_2: component design_1_sync_0_12
     port map (
      dest_clk => clk_wiz_0_clk_out3,
      dest_out => sync_2_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => sync_0_dest_out
    );
util_ds_buf_0: component design_1_util_ds_buf_0_2
     port map (
      IBUF_DS_N(0) => CLK_DIFF_PL_CLK_1_CLK_N(0),
      IBUF_DS_P(0) => CLK_DIFF_PL_CLK_1_CLK_P(0),
      IBUF_OUT(0) => util_ds_buf_0_IBUF_OUT(0)
    );
util_ds_buf_1: component design_1_util_ds_buf_0_3
     port map (
      IBUF_DS_N(0) => Conn1_CLK_N(0),
      IBUF_DS_P(0) => Conn1_CLK_P(0),
      IBUF_OUT(0) => util_ds_buf_1_IBUF_OUT(0)
    );
xlconstant_0: component design_1_xlconstant_0_3
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PD_FLAG_block_imp_RVCPY3 is
  port (
    Op1 : in STD_LOGIC;
    Op10 : in STD_LOGIC;
    Op11 : in STD_LOGIC;
    Op12 : in STD_LOGIC;
    Op2 : in STD_LOGIC;
    Op3 : in STD_LOGIC;
    Op4 : in STD_LOGIC;
    Op5 : in STD_LOGIC;
    Op6 : in STD_LOGIC;
    Op7 : in STD_LOGIC;
    Op8 : in STD_LOGIC;
    Op9 : in STD_LOGIC;
    Res : out STD_LOGIC_VECTOR ( 0 to 0 );
    Res1 : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end PD_FLAG_block_imp_RVCPY3;

architecture STRUCTURE of PD_FLAG_block_imp_RVCPY3 is
  component design_1_util_vector_logic_0_46 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_46;
  component design_1_util_vector_logic_0_47 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_47;
  component design_1_util_vector_logic_1_46 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_46;
  component design_1_util_vector_logic_0_56 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_56;
  component design_1_util_vector_logic_1_56 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_56;
  component design_1_util_vector_logic_2_12 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_2_12;
  component design_1_util_vector_logic_0_58 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_58;
  component design_1_util_vector_logic_6_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_6_0;
  component design_1_util_vector_logic_6_1 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_6_1;
  component design_1_util_vector_logic_6_2 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_6_2;
  component design_1_util_vector_logic_8_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_8_0;
  component design_1_util_vector_logic_8_1 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_8_1;
  component design_1_util_vector_logic_11_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_11_0;
  component design_1_util_vector_logic_11_1 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_11_1;
  signal Op10_1 : STD_LOGIC;
  signal Op11_1 : STD_LOGIC;
  signal Op12_1 : STD_LOGIC;
  signal Op1_1 : STD_LOGIC;
  signal Op2_1 : STD_LOGIC;
  signal Op3_1 : STD_LOGIC;
  signal Op4_1 : STD_LOGIC;
  signal Op5_1 : STD_LOGIC;
  signal Op6_1 : STD_LOGIC;
  signal Op7_1 : STD_LOGIC;
  signal Op8_1 : STD_LOGIC;
  signal Op9_1 : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_10_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_11_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_12_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_13_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_3_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_4_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_5_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_6_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_7_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_8_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_9_Res : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Op10_1 <= Op10;
  Op11_1 <= Op11;
  Op12_1 <= Op12;
  Op1_1 <= Op1;
  Op2_1 <= Op2;
  Op3_1 <= Op3;
  Op4_1 <= Op4;
  Op5_1 <= Op5;
  Op6_1 <= Op6;
  Op7_1 <= Op7;
  Op8_1 <= Op8;
  Op9_1 <= Op9;
  Res(0) <= util_vector_logic_2_Res(0);
  Res1(0) <= util_vector_logic_5_Res(0);
util_vector_logic_0: component design_1_util_vector_logic_0_46
     port map (
      Op1(0) => util_vector_logic_6_Res(0),
      Op2(0) => util_vector_logic_7_Res(0),
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_0_47
     port map (
      Op1(0) => util_vector_logic_8_Res(0),
      Op2(0) => util_vector_logic_9_Res(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
util_vector_logic_10: component design_1_util_vector_logic_8_0
     port map (
      Op1(0) => Op8_1,
      Op2(0) => Op12_1,
      Res(0) => util_vector_logic_10_Res(0)
    );
util_vector_logic_11: component design_1_util_vector_logic_8_1
     port map (
      Op1(0) => Op7_1,
      Op2(0) => Op11_1,
      Res(0) => util_vector_logic_11_Res(0)
    );
util_vector_logic_12: component design_1_util_vector_logic_11_0
     port map (
      Op1(0) => Op6_1,
      Op2(0) => Op10_1,
      Res(0) => util_vector_logic_12_Res(0)
    );
util_vector_logic_13: component design_1_util_vector_logic_11_1
     port map (
      Op1(0) => Op5_1,
      Op2(0) => Op9_1,
      Res(0) => util_vector_logic_13_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_1_46
     port map (
      Op1(0) => util_vector_logic_0_Res(0),
      Op2(0) => util_vector_logic_1_Res(0),
      Res(0) => util_vector_logic_2_Res(0)
    );
util_vector_logic_3: component design_1_util_vector_logic_0_56
     port map (
      Op1(0) => util_vector_logic_11_Res(0),
      Op2(0) => util_vector_logic_10_Res(0),
      Res(0) => util_vector_logic_3_Res(0)
    );
util_vector_logic_4: component design_1_util_vector_logic_1_56
     port map (
      Op1(0) => util_vector_logic_13_Res(0),
      Op2(0) => util_vector_logic_12_Res(0),
      Res(0) => util_vector_logic_4_Res(0)
    );
util_vector_logic_5: component design_1_util_vector_logic_2_12
     port map (
      Op1(0) => util_vector_logic_4_Res(0),
      Op2(0) => util_vector_logic_3_Res(0),
      Res(0) => util_vector_logic_5_Res(0)
    );
util_vector_logic_6: component design_1_util_vector_logic_0_58
     port map (
      Op1(0) => Op1_1,
      Op2(0) => Op11_1,
      Res(0) => util_vector_logic_6_Res(0)
    );
util_vector_logic_7: component design_1_util_vector_logic_6_0
     port map (
      Op1(0) => Op2_1,
      Op2(0) => Op10_1,
      Res(0) => util_vector_logic_7_Res(0)
    );
util_vector_logic_8: component design_1_util_vector_logic_6_1
     port map (
      Op1(0) => Op3_1,
      Op2(0) => Op12_1,
      Res(0) => util_vector_logic_8_Res(0)
    );
util_vector_logic_9: component design_1_util_vector_logic_6_2
     port map (
      Op1(0) => Op4_1,
      Op2(0) => Op9_1,
      Res(0) => util_vector_logic_9_Res(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_block_imp_10CR7DP is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    adc_clk : in STD_LOGIC;
    adc_control : out STD_LOGIC;
    dac_control : out STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
end control_block_imp_10CR7DP;

architecture STRUCTURE of control_block_imp_10CR7DP is
  component design_1_xlconstant_0_2 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_2;
  component design_1_sync_0_13 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_13;
  component design_1_globalstart_gpio_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_globalstart_gpio_0;
  component design_1_globalstart_gpio_adc_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_globalstart_gpio_adc_0;
  component design_1_sync_1_9 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_1_9;
  signal Din_0_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal dest_clk_1 : STD_LOGIC;
  signal dest_clk_2 : STD_LOGIC;
  signal globalstart_gpio_adc_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal globalstart_gpio_dac_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_1_dest_out : STD_LOGIC;
  signal sync_2_dest_out : STD_LOGIC;
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_0_1(94 downto 0) <= Din_0(94 downto 0);
  adc_control <= sync_1_dest_out;
  dac_control <= sync_2_dest_out;
  dest_clk_1 <= adc_clk;
  dest_clk_2 <= dest_clk;
globalstart_gpio_adc: component design_1_globalstart_gpio_0
     port map (
      Din(94 downto 0) => Din_0_1(94 downto 0),
      Dout(0) => globalstart_gpio_adc_Dout(0)
    );
globalstart_gpio_dac: component design_1_globalstart_gpio_adc_0
     port map (
      Din(94 downto 0) => Din_0_1(94 downto 0),
      Dout(0) => globalstart_gpio_dac_Dout(0)
    );
sync_1: component design_1_sync_0_13
     port map (
      dest_clk => dest_clk_1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => globalstart_gpio_adc_Dout(0)
    );
sync_2: component design_1_sync_1_9
     port map (
      dest_clk => dest_clk_2,
      dest_out => sync_2_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => globalstart_gpio_dac_Dout(0)
    );
xlconstant_0: component design_1_xlconstant_0_2
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dac_dma_block_imp_1CO7CYH is
  port (
    M00_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    M00_AXIS_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXIS_tlast : out STD_LOGIC;
    M00_AXIS_tready : in STD_LOGIC;
    M00_AXIS_tvalid : out STD_LOGIC;
    M01_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    M01_AXIS_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXIS_tlast : out STD_LOGIC;
    M01_AXIS_tready : in STD_LOGIC;
    M01_AXIS_tvalid : out STD_LOGIC;
    M02_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    M02_AXIS_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXIS_tlast : out STD_LOGIC;
    M02_AXIS_tready : in STD_LOGIC;
    M02_AXIS_tvalid : out STD_LOGIC;
    M03_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    M03_AXIS_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXIS_tlast : out STD_LOGIC;
    M03_AXIS_tready : in STD_LOGIC;
    M03_AXIS_tvalid : out STD_LOGIC;
    M_AXI_MM2S_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXI_MM2S_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_MM2S_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_MM2S_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_MM2S_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_MM2S_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_MM2S_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_MM2S_arready : in STD_LOGIC;
    M_AXI_MM2S_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_MM2S_arvalid : out STD_LOGIC;
    M_AXI_MM2S_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    M_AXI_MM2S_rlast : in STD_LOGIC;
    M_AXI_MM2S_rready : out STD_LOGIC;
    M_AXI_MM2S_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_MM2S_rvalid : in STD_LOGIC;
    S_AXI_LITE_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_LITE_arready : out STD_LOGIC;
    S_AXI_LITE_arvalid : in STD_LOGIC;
    S_AXI_LITE_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_LITE_awready : out STD_LOGIC;
    S_AXI_LITE_awvalid : in STD_LOGIC;
    S_AXI_LITE_bready : in STD_LOGIC;
    S_AXI_LITE_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_LITE_bvalid : out STD_LOGIC;
    S_AXI_LITE_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_LITE_rready : in STD_LOGIC;
    S_AXI_LITE_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_LITE_rvalid : out STD_LOGIC;
    S_AXI_LITE_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_LITE_wready : out STD_LOGIC;
    S_AXI_LITE_wvalid : in STD_LOGIC;
    aresetn_300Mhz : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
end dac_dma_block_imp_1CO7CYH;

architecture STRUCTURE of dac_dma_block_imp_1CO7CYH is
  component design_1_axi_dma_0_0 is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    mm2s_introut : out STD_LOGIC
  );
  end component design_1_axi_dma_0_0;
  component design_1_axis_broadcaster_0_2 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_tlast : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  end component design_1_axis_broadcaster_0_2;
  component design_1_axi_register_slice_0_3 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_axi_register_slice_0_3;
  component design_1_axis_register_slice_0_14 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_register_slice_0_14;
  signal Conn1_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn1_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_TLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_TREADY : STD_LOGIC;
  signal Conn1_TVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_TDATA : STD_LOGIC_VECTOR ( 511 downto 256 );
  signal Conn2_TKEEP : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal Conn2_TLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal Conn2_TREADY : STD_LOGIC;
  signal Conn2_TVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal Conn3_TDATA : STD_LOGIC_VECTOR ( 767 downto 512 );
  signal Conn3_TKEEP : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal Conn3_TLAST : STD_LOGIC_VECTOR ( 2 to 2 );
  signal Conn3_TREADY : STD_LOGIC;
  signal Conn3_TVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal Conn4_TDATA : STD_LOGIC_VECTOR ( 1023 downto 768 );
  signal Conn4_TKEEP : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal Conn4_TLAST : STD_LOGIC_VECTOR ( 3 to 3 );
  signal Conn4_TREADY : STD_LOGIC;
  signal Conn4_TVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal aresetn_300Mhz_1 : STD_LOGIC;
  signal axi_dma_0_M_AXIS_MM2S_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axi_dma_0_M_AXIS_MM2S_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_dma_0_M_AXIS_MM2S_TLAST : STD_LOGIC;
  signal axi_dma_0_M_AXIS_MM2S_TREADY : STD_LOGIC;
  signal axi_dma_0_M_AXIS_MM2S_TVALID : STD_LOGIC;
  signal axi_dma_0_M_AXI_MM2S_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_dma_0_M_AXI_MM2S_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_dma_0_M_AXI_MM2S_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_dma_0_M_AXI_MM2S_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_dma_0_M_AXI_MM2S_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_dma_0_M_AXI_MM2S_ARREADY : STD_LOGIC;
  signal axi_dma_0_M_AXI_MM2S_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_dma_0_M_AXI_MM2S_ARVALID : STD_LOGIC;
  signal axi_dma_0_M_AXI_MM2S_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal axi_dma_0_M_AXI_MM2S_RLAST : STD_LOGIC;
  signal axi_dma_0_M_AXI_MM2S_RREADY : STD_LOGIC;
  signal axi_dma_0_M_AXI_MM2S_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_dma_0_M_AXI_MM2S_RVALID : STD_LOGIC;
  signal axi_register_slice_0_M_AXI_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_register_slice_0_M_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_register_slice_0_M_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_register_slice_0_M_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_register_slice_0_M_AXI_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_register_slice_0_M_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_register_slice_0_M_AXI_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_register_slice_0_M_AXI_ARREADY : STD_LOGIC;
  signal axi_register_slice_0_M_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_register_slice_0_M_AXI_ARVALID : STD_LOGIC;
  signal axi_register_slice_0_M_AXI_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal axi_register_slice_0_M_AXI_RLAST : STD_LOGIC;
  signal axi_register_slice_0_M_AXI_RREADY : STD_LOGIC;
  signal axi_register_slice_0_M_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_register_slice_0_M_AXI_RVALID : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_register_slice_0_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_register_slice_0_M_AXIS_TLAST : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TREADY : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TVALID : STD_LOGIC;
  signal ddr4_0_c0_ddr4_ui_clk : STD_LOGIC;
  signal ps8_0_axi_periph_M01_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph_M01_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph_M01_AXI_ARVALID : STD_LOGIC;
  signal ps8_0_axi_periph_M01_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph_M01_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph_M01_AXI_AWVALID : STD_LOGIC;
  signal ps8_0_axi_periph_M01_AXI_BREADY : STD_LOGIC;
  signal ps8_0_axi_periph_M01_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph_M01_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph_M01_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph_M01_AXI_RREADY : STD_LOGIC;
  signal ps8_0_axi_periph_M01_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph_M01_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph_M01_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph_M01_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph_M01_AXI_WVALID : STD_LOGIC;
  signal rst_ps8_0_96M_peripheral_aresetn : STD_LOGIC;
  signal zynq_ultra_ps_e_0_pl_clk0 : STD_LOGIC;
  signal NLW_axi_dma_0_mm2s_introut_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_dma_0_mm2s_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_register_slice_0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Conn1_TREADY <= M00_AXIS_tready;
  Conn2_TREADY <= M01_AXIS_tready;
  Conn3_TREADY <= M02_AXIS_tready;
  Conn4_TREADY <= M03_AXIS_tready;
  M00_AXIS_tdata(255 downto 0) <= Conn1_TDATA(255 downto 0);
  M00_AXIS_tkeep(31 downto 0) <= Conn1_TKEEP(31 downto 0);
  M00_AXIS_tlast <= Conn1_TLAST(0);
  M00_AXIS_tvalid <= Conn1_TVALID(0);
  M01_AXIS_tdata(255 downto 0) <= Conn2_TDATA(511 downto 256);
  M01_AXIS_tkeep(31 downto 0) <= Conn2_TKEEP(63 downto 32);
  M01_AXIS_tlast <= Conn2_TLAST(1);
  M01_AXIS_tvalid <= Conn2_TVALID(1);
  M02_AXIS_tdata(255 downto 0) <= Conn3_TDATA(767 downto 512);
  M02_AXIS_tkeep(31 downto 0) <= Conn3_TKEEP(95 downto 64);
  M02_AXIS_tlast <= Conn3_TLAST(2);
  M02_AXIS_tvalid <= Conn3_TVALID(2);
  M03_AXIS_tdata(255 downto 0) <= Conn4_TDATA(1023 downto 768);
  M03_AXIS_tkeep(31 downto 0) <= Conn4_TKEEP(127 downto 96);
  M03_AXIS_tlast <= Conn4_TLAST(3);
  M03_AXIS_tvalid <= Conn4_TVALID(3);
  M_AXI_MM2S_araddr(63 downto 0) <= axi_register_slice_0_M_AXI_ARADDR(63 downto 0);
  M_AXI_MM2S_arburst(1 downto 0) <= axi_register_slice_0_M_AXI_ARBURST(1 downto 0);
  M_AXI_MM2S_arcache(3 downto 0) <= axi_register_slice_0_M_AXI_ARCACHE(3 downto 0);
  M_AXI_MM2S_arlen(7 downto 0) <= axi_register_slice_0_M_AXI_ARLEN(7 downto 0);
  M_AXI_MM2S_arlock(0) <= axi_register_slice_0_M_AXI_ARLOCK(0);
  M_AXI_MM2S_arprot(2 downto 0) <= axi_register_slice_0_M_AXI_ARPROT(2 downto 0);
  M_AXI_MM2S_arqos(3 downto 0) <= axi_register_slice_0_M_AXI_ARQOS(3 downto 0);
  M_AXI_MM2S_arsize(2 downto 0) <= axi_register_slice_0_M_AXI_ARSIZE(2 downto 0);
  M_AXI_MM2S_arvalid <= axi_register_slice_0_M_AXI_ARVALID;
  M_AXI_MM2S_rready <= axi_register_slice_0_M_AXI_RREADY;
  S_AXI_LITE_arready <= ps8_0_axi_periph_M01_AXI_ARREADY;
  S_AXI_LITE_awready <= ps8_0_axi_periph_M01_AXI_AWREADY;
  S_AXI_LITE_bresp(1 downto 0) <= ps8_0_axi_periph_M01_AXI_BRESP(1 downto 0);
  S_AXI_LITE_bvalid <= ps8_0_axi_periph_M01_AXI_BVALID;
  S_AXI_LITE_rdata(31 downto 0) <= ps8_0_axi_periph_M01_AXI_RDATA(31 downto 0);
  S_AXI_LITE_rresp(1 downto 0) <= ps8_0_axi_periph_M01_AXI_RRESP(1 downto 0);
  S_AXI_LITE_rvalid <= ps8_0_axi_periph_M01_AXI_RVALID;
  S_AXI_LITE_wready <= ps8_0_axi_periph_M01_AXI_WREADY;
  aresetn_300Mhz_1 <= aresetn_300Mhz;
  axi_register_slice_0_M_AXI_ARREADY <= M_AXI_MM2S_arready;
  axi_register_slice_0_M_AXI_RDATA(511 downto 0) <= M_AXI_MM2S_rdata(511 downto 0);
  axi_register_slice_0_M_AXI_RLAST <= M_AXI_MM2S_rlast;
  axi_register_slice_0_M_AXI_RRESP(1 downto 0) <= M_AXI_MM2S_rresp(1 downto 0);
  axi_register_slice_0_M_AXI_RVALID <= M_AXI_MM2S_rvalid;
  ddr4_0_c0_ddr4_ui_clk <= m_axi_mm2s_aclk;
  ps8_0_axi_periph_M01_AXI_ARADDR(39 downto 0) <= S_AXI_LITE_araddr(39 downto 0);
  ps8_0_axi_periph_M01_AXI_ARVALID <= S_AXI_LITE_arvalid;
  ps8_0_axi_periph_M01_AXI_AWADDR(39 downto 0) <= S_AXI_LITE_awaddr(39 downto 0);
  ps8_0_axi_periph_M01_AXI_AWVALID <= S_AXI_LITE_awvalid;
  ps8_0_axi_periph_M01_AXI_BREADY <= S_AXI_LITE_bready;
  ps8_0_axi_periph_M01_AXI_RREADY <= S_AXI_LITE_rready;
  ps8_0_axi_periph_M01_AXI_WDATA(31 downto 0) <= S_AXI_LITE_wdata(31 downto 0);
  ps8_0_axi_periph_M01_AXI_WVALID <= S_AXI_LITE_wvalid;
  rst_ps8_0_96M_peripheral_aresetn <= axi_resetn;
  zynq_ultra_ps_e_0_pl_clk0 <= s_axi_lite_aclk;
axi_dma_0: component design_1_axi_dma_0_0
     port map (
      axi_resetn => rst_ps8_0_96M_peripheral_aresetn,
      m_axi_mm2s_aclk => ddr4_0_c0_ddr4_ui_clk,
      m_axi_mm2s_araddr(63 downto 0) => axi_dma_0_M_AXI_MM2S_ARADDR(63 downto 0),
      m_axi_mm2s_arburst(1 downto 0) => axi_dma_0_M_AXI_MM2S_ARBURST(1 downto 0),
      m_axi_mm2s_arcache(3 downto 0) => axi_dma_0_M_AXI_MM2S_ARCACHE(3 downto 0),
      m_axi_mm2s_arlen(7 downto 0) => axi_dma_0_M_AXI_MM2S_ARLEN(7 downto 0),
      m_axi_mm2s_arprot(2 downto 0) => axi_dma_0_M_AXI_MM2S_ARPROT(2 downto 0),
      m_axi_mm2s_arready => axi_dma_0_M_AXI_MM2S_ARREADY,
      m_axi_mm2s_arsize(2 downto 0) => axi_dma_0_M_AXI_MM2S_ARSIZE(2 downto 0),
      m_axi_mm2s_arvalid => axi_dma_0_M_AXI_MM2S_ARVALID,
      m_axi_mm2s_rdata(511 downto 0) => axi_dma_0_M_AXI_MM2S_RDATA(511 downto 0),
      m_axi_mm2s_rlast => axi_dma_0_M_AXI_MM2S_RLAST,
      m_axi_mm2s_rready => axi_dma_0_M_AXI_MM2S_RREADY,
      m_axi_mm2s_rresp(1 downto 0) => axi_dma_0_M_AXI_MM2S_RRESP(1 downto 0),
      m_axi_mm2s_rvalid => axi_dma_0_M_AXI_MM2S_RVALID,
      m_axis_mm2s_tdata(255 downto 0) => axi_dma_0_M_AXIS_MM2S_TDATA(255 downto 0),
      m_axis_mm2s_tkeep(31 downto 0) => axi_dma_0_M_AXIS_MM2S_TKEEP(31 downto 0),
      m_axis_mm2s_tlast => axi_dma_0_M_AXIS_MM2S_TLAST,
      m_axis_mm2s_tready => axi_dma_0_M_AXIS_MM2S_TREADY,
      m_axis_mm2s_tvalid => axi_dma_0_M_AXIS_MM2S_TVALID,
      mm2s_introut => NLW_axi_dma_0_mm2s_introut_UNCONNECTED,
      mm2s_prmry_reset_out_n => NLW_axi_dma_0_mm2s_prmry_reset_out_n_UNCONNECTED,
      s_axi_lite_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s_axi_lite_araddr(9 downto 0) => ps8_0_axi_periph_M01_AXI_ARADDR(9 downto 0),
      s_axi_lite_arready => ps8_0_axi_periph_M01_AXI_ARREADY,
      s_axi_lite_arvalid => ps8_0_axi_periph_M01_AXI_ARVALID,
      s_axi_lite_awaddr(9 downto 0) => ps8_0_axi_periph_M01_AXI_AWADDR(9 downto 0),
      s_axi_lite_awready => ps8_0_axi_periph_M01_AXI_AWREADY,
      s_axi_lite_awvalid => ps8_0_axi_periph_M01_AXI_AWVALID,
      s_axi_lite_bready => ps8_0_axi_periph_M01_AXI_BREADY,
      s_axi_lite_bresp(1 downto 0) => ps8_0_axi_periph_M01_AXI_BRESP(1 downto 0),
      s_axi_lite_bvalid => ps8_0_axi_periph_M01_AXI_BVALID,
      s_axi_lite_rdata(31 downto 0) => ps8_0_axi_periph_M01_AXI_RDATA(31 downto 0),
      s_axi_lite_rready => ps8_0_axi_periph_M01_AXI_RREADY,
      s_axi_lite_rresp(1 downto 0) => ps8_0_axi_periph_M01_AXI_RRESP(1 downto 0),
      s_axi_lite_rvalid => ps8_0_axi_periph_M01_AXI_RVALID,
      s_axi_lite_wdata(31 downto 0) => ps8_0_axi_periph_M01_AXI_WDATA(31 downto 0),
      s_axi_lite_wready => ps8_0_axi_periph_M01_AXI_WREADY,
      s_axi_lite_wvalid => ps8_0_axi_periph_M01_AXI_WVALID
    );
axi_register_slice_0: component design_1_axi_register_slice_0_3
     port map (
      aclk => ddr4_0_c0_ddr4_ui_clk,
      aresetn => aresetn_300Mhz_1,
      m_axi_araddr(63 downto 0) => axi_register_slice_0_M_AXI_ARADDR(63 downto 0),
      m_axi_arburst(1 downto 0) => axi_register_slice_0_M_AXI_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => axi_register_slice_0_M_AXI_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => axi_register_slice_0_M_AXI_ARLEN(7 downto 0),
      m_axi_arlock(0) => axi_register_slice_0_M_AXI_ARLOCK(0),
      m_axi_arprot(2 downto 0) => axi_register_slice_0_M_AXI_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => axi_register_slice_0_M_AXI_ARQOS(3 downto 0),
      m_axi_arready => axi_register_slice_0_M_AXI_ARREADY,
      m_axi_arregion(3 downto 0) => NLW_axi_register_slice_0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => axi_register_slice_0_M_AXI_ARSIZE(2 downto 0),
      m_axi_arvalid => axi_register_slice_0_M_AXI_ARVALID,
      m_axi_rdata(511 downto 0) => axi_register_slice_0_M_AXI_RDATA(511 downto 0),
      m_axi_rlast => axi_register_slice_0_M_AXI_RLAST,
      m_axi_rready => axi_register_slice_0_M_AXI_RREADY,
      m_axi_rresp(1 downto 0) => axi_register_slice_0_M_AXI_RRESP(1 downto 0),
      m_axi_rvalid => axi_register_slice_0_M_AXI_RVALID,
      s_axi_araddr(63 downto 0) => axi_dma_0_M_AXI_MM2S_ARADDR(63 downto 0),
      s_axi_arburst(1 downto 0) => axi_dma_0_M_AXI_MM2S_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => axi_dma_0_M_AXI_MM2S_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => axi_dma_0_M_AXI_MM2S_ARLEN(7 downto 0),
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => axi_dma_0_M_AXI_MM2S_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => axi_dma_0_M_AXI_MM2S_ARREADY,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => axi_dma_0_M_AXI_MM2S_ARSIZE(2 downto 0),
      s_axi_arvalid => axi_dma_0_M_AXI_MM2S_ARVALID,
      s_axi_rdata(511 downto 0) => axi_dma_0_M_AXI_MM2S_RDATA(511 downto 0),
      s_axi_rlast => axi_dma_0_M_AXI_MM2S_RLAST,
      s_axi_rready => axi_dma_0_M_AXI_MM2S_RREADY,
      s_axi_rresp(1 downto 0) => axi_dma_0_M_AXI_MM2S_RRESP(1 downto 0),
      s_axi_rvalid => axi_dma_0_M_AXI_MM2S_RVALID
    );
axis_broadcaster_0: component design_1_axis_broadcaster_0_2
     port map (
      aclk => ddr4_0_c0_ddr4_ui_clk,
      aresetn => aresetn_300Mhz_1,
      m_axis_tdata(1023 downto 768) => Conn4_TDATA(1023 downto 768),
      m_axis_tdata(767 downto 512) => Conn3_TDATA(767 downto 512),
      m_axis_tdata(511 downto 256) => Conn2_TDATA(511 downto 256),
      m_axis_tdata(255 downto 0) => Conn1_TDATA(255 downto 0),
      m_axis_tkeep(127 downto 96) => Conn4_TKEEP(127 downto 96),
      m_axis_tkeep(95 downto 64) => Conn3_TKEEP(95 downto 64),
      m_axis_tkeep(63 downto 32) => Conn2_TKEEP(63 downto 32),
      m_axis_tkeep(31 downto 0) => Conn1_TKEEP(31 downto 0),
      m_axis_tlast(3) => Conn4_TLAST(3),
      m_axis_tlast(2) => Conn3_TLAST(2),
      m_axis_tlast(1) => Conn2_TLAST(1),
      m_axis_tlast(0) => Conn1_TLAST(0),
      m_axis_tready(3) => Conn4_TREADY,
      m_axis_tready(2) => Conn3_TREADY,
      m_axis_tready(1) => Conn2_TREADY,
      m_axis_tready(0) => Conn1_TREADY,
      m_axis_tvalid(3) => Conn4_TVALID(3),
      m_axis_tvalid(2) => Conn3_TVALID(2),
      m_axis_tvalid(1) => Conn2_TVALID(1),
      m_axis_tvalid(0) => Conn1_TVALID(0),
      s_axis_tdata(255 downto 0) => axis_register_slice_0_M_AXIS_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => axis_register_slice_0_M_AXIS_TKEEP(31 downto 0),
      s_axis_tlast => axis_register_slice_0_M_AXIS_TLAST,
      s_axis_tready => axis_register_slice_0_M_AXIS_TREADY,
      s_axis_tvalid => axis_register_slice_0_M_AXIS_TVALID
    );
axis_register_slice_0: component design_1_axis_register_slice_0_14
     port map (
      aclk => ddr4_0_c0_ddr4_ui_clk,
      aresetn => aresetn_300Mhz_1,
      m_axis_tdata(255 downto 0) => axis_register_slice_0_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_register_slice_0_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_register_slice_0_M_AXIS_TLAST,
      m_axis_tready => axis_register_slice_0_M_AXIS_TREADY,
      m_axis_tvalid => axis_register_slice_0_M_AXIS_TVALID,
      s_axis_tdata(255 downto 0) => axi_dma_0_M_AXIS_MM2S_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => axi_dma_0_M_AXIS_MM2S_TKEEP(31 downto 0),
      s_axis_tlast => axi_dma_0_M_AXIS_MM2S_TLAST,
      s_axis_tready => axi_dma_0_M_AXIS_MM2S_TREADY,
      s_axis_tvalid => axi_dma_0_M_AXIS_MM2S_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_block_imp_118PY8B is
  port (
    C0_DDR4_0_act_n : out STD_LOGIC;
    C0_DDR4_0_adr : out STD_LOGIC_VECTOR ( 16 downto 0 );
    C0_DDR4_0_ba : out STD_LOGIC_VECTOR ( 1 downto 0 );
    C0_DDR4_0_bg : out STD_LOGIC;
    C0_DDR4_0_ck_c : out STD_LOGIC;
    C0_DDR4_0_ck_t : out STD_LOGIC;
    C0_DDR4_0_cke : out STD_LOGIC;
    C0_DDR4_0_cs_n : out STD_LOGIC;
    C0_DDR4_0_dm_n : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    C0_DDR4_0_dq : inout STD_LOGIC_VECTOR ( 63 downto 0 );
    C0_DDR4_0_dqs_c : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    C0_DDR4_0_dqs_t : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    C0_DDR4_0_odt : out STD_LOGIC;
    C0_DDR4_0_reset_n : out STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S00_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_rlast : out STD_LOGIC;
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S00_AXI_wlast : in STD_LOGIC;
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    S01_AXI_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S01_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_arready : out STD_LOGIC;
    S01_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_arvalid : in STD_LOGIC;
    S01_AXI_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    S01_AXI_rlast : out STD_LOGIC;
    S01_AXI_rready : in STD_LOGIC;
    S01_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_rvalid : out STD_LOGIC;
    c0_ddr4_aresetn : in STD_LOGIC;
    c0_ddr4_ui_clk : out STD_LOGIC;
    c0_ddr4_ui_clk_sync_rst : out STD_LOGIC;
    reset : in STD_LOGIC;
    user_si570_sysclk_clk_n : in STD_LOGIC;
    user_si570_sysclk_clk_p : in STD_LOGIC
  );
end ddr_block_imp_118PY8B;

architecture STRUCTURE of ddr_block_imp_118PY8B is
  component design_1_smartconnect_0_1 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    S00_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_wlast : in STD_LOGIC;
    S00_AXI_wvalid : in STD_LOGIC;
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rlast : out STD_LOGIC;
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_rready : in STD_LOGIC;
    S01_AXI_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S01_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_arvalid : in STD_LOGIC;
    S01_AXI_arready : out STD_LOGIC;
    S01_AXI_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    S01_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_rlast : out STD_LOGIC;
    S01_AXI_rvalid : out STD_LOGIC;
    S01_AXI_rready : in STD_LOGIC;
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M00_AXI_awvalid : out STD_LOGIC;
    M00_AXI_awready : in STD_LOGIC;
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M00_AXI_wlast : out STD_LOGIC;
    M00_AXI_wvalid : out STD_LOGIC;
    M00_AXI_wready : in STD_LOGIC;
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC;
    M00_AXI_bready : out STD_LOGIC;
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M00_AXI_arvalid : out STD_LOGIC;
    M00_AXI_arready : in STD_LOGIC;
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rlast : in STD_LOGIC;
    M00_AXI_rvalid : in STD_LOGIC;
    M00_AXI_rready : out STD_LOGIC
  );
  end component design_1_smartconnect_0_1;
  component design_1_ddr4_0_1 is
  port (
    c0_init_calib_complete : out STD_LOGIC;
    dbg_clk : out STD_LOGIC;
    c0_sys_clk_p : in STD_LOGIC;
    c0_sys_clk_n : in STD_LOGIC;
    dbg_bus : out STD_LOGIC_VECTOR ( 511 downto 0 );
    c0_ddr4_adr : out STD_LOGIC_VECTOR ( 16 downto 0 );
    c0_ddr4_ba : out STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_ddr4_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_dm_dbi_n : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    c0_ddr4_dq : inout STD_LOGIC_VECTOR ( 63 downto 0 );
    c0_ddr4_dqs_c : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    c0_ddr4_dqs_t : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    c0_ddr4_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_bg : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_reset_n : out STD_LOGIC;
    c0_ddr4_act_n : out STD_LOGIC;
    c0_ddr4_ck_c : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_ck_t : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_ui_clk : out STD_LOGIC;
    c0_ddr4_ui_clk_sync_rst : out STD_LOGIC;
    c0_ddr4_aresetn : in STD_LOGIC;
    c0_ddr4_s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    c0_ddr4_s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    c0_ddr4_s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    c0_ddr4_s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_ddr4_s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    c0_ddr4_s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    c0_ddr4_s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    c0_ddr4_s_axi_awvalid : in STD_LOGIC;
    c0_ddr4_s_axi_awready : out STD_LOGIC;
    c0_ddr4_s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    c0_ddr4_s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    c0_ddr4_s_axi_wlast : in STD_LOGIC;
    c0_ddr4_s_axi_wvalid : in STD_LOGIC;
    c0_ddr4_s_axi_wready : out STD_LOGIC;
    c0_ddr4_s_axi_bready : in STD_LOGIC;
    c0_ddr4_s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_ddr4_s_axi_bvalid : out STD_LOGIC;
    c0_ddr4_s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    c0_ddr4_s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    c0_ddr4_s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    c0_ddr4_s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_ddr4_s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    c0_ddr4_s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    c0_ddr4_s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    c0_ddr4_s_axi_arvalid : in STD_LOGIC;
    c0_ddr4_s_axi_arready : out STD_LOGIC;
    c0_ddr4_s_axi_rready : in STD_LOGIC;
    c0_ddr4_s_axi_rlast : out STD_LOGIC;
    c0_ddr4_s_axi_rvalid : out STD_LOGIC;
    c0_ddr4_s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_ddr4_s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    addn_ui_clkout1 : out STD_LOGIC;
    sys_rst : in STD_LOGIC
  );
  end component design_1_ddr4_0_1;
  signal Conn1_ACT_N : STD_LOGIC;
  signal Conn1_ADR : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal Conn1_BA : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BG : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_CKE : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_CK_C : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_CK_T : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_CS_N : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_DM_N : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Conn1_DQ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Conn1_DQS_C : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Conn1_DQS_T : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Conn1_ODT : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_RESET_N : STD_LOGIC;
  signal Conn2_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Conn2_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn2_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Conn2_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn2_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn2_ARREADY : STD_LOGIC;
  signal Conn2_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn2_ARVALID : STD_LOGIC;
  signal Conn2_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal Conn2_RLAST : STD_LOGIC;
  signal Conn2_RREADY : STD_LOGIC;
  signal Conn2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_RVALID : STD_LOGIC;
  signal Conn3_CLK_N : STD_LOGIC;
  signal Conn3_CLK_P : STD_LOGIC;
  signal Conn4_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn4_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn4_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Conn4_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Conn4_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn4_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn4_ARREADY : STD_LOGIC;
  signal Conn4_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Conn4_ARVALID : STD_LOGIC;
  signal Conn4_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn4_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn4_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Conn4_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Conn4_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn4_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn4_AWREADY : STD_LOGIC;
  signal Conn4_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Conn4_AWVALID : STD_LOGIC;
  signal Conn4_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Conn4_BREADY : STD_LOGIC;
  signal Conn4_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_BVALID : STD_LOGIC;
  signal Conn4_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn4_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Conn4_RLAST : STD_LOGIC;
  signal Conn4_RREADY : STD_LOGIC;
  signal Conn4_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_RVALID : STD_LOGIC;
  signal Conn4_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn4_WLAST : STD_LOGIC;
  signal Conn4_WREADY : STD_LOGIC;
  signal Conn4_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Conn4_WVALID : STD_LOGIC;
  signal c0_ddr4_aresetn_1 : STD_LOGIC;
  signal ddr4_0_c0_ddr4_ui_clk : STD_LOGIC;
  signal ddr4_0_c0_ddr4_ui_clk_sync_rst : STD_LOGIC;
  signal reset_1 : STD_LOGIC;
  signal smartconnect_0_M00_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal smartconnect_0_M00_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal smartconnect_0_M00_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal smartconnect_0_M00_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal smartconnect_0_M00_AXI_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal smartconnect_0_M00_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal smartconnect_0_M00_AXI_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal smartconnect_0_M00_AXI_ARREADY : STD_LOGIC;
  signal smartconnect_0_M00_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal smartconnect_0_M00_AXI_ARVALID : STD_LOGIC;
  signal smartconnect_0_M00_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal smartconnect_0_M00_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal smartconnect_0_M00_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal smartconnect_0_M00_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal smartconnect_0_M00_AXI_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal smartconnect_0_M00_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal smartconnect_0_M00_AXI_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal smartconnect_0_M00_AXI_AWREADY : STD_LOGIC;
  signal smartconnect_0_M00_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal smartconnect_0_M00_AXI_AWVALID : STD_LOGIC;
  signal smartconnect_0_M00_AXI_BREADY : STD_LOGIC;
  signal smartconnect_0_M00_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal smartconnect_0_M00_AXI_BVALID : STD_LOGIC;
  signal smartconnect_0_M00_AXI_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal smartconnect_0_M00_AXI_RLAST : STD_LOGIC;
  signal smartconnect_0_M00_AXI_RREADY : STD_LOGIC;
  signal smartconnect_0_M00_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal smartconnect_0_M00_AXI_RVALID : STD_LOGIC;
  signal smartconnect_0_M00_AXI_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal smartconnect_0_M00_AXI_WLAST : STD_LOGIC;
  signal smartconnect_0_M00_AXI_WREADY : STD_LOGIC;
  signal smartconnect_0_M00_AXI_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal smartconnect_0_M00_AXI_WVALID : STD_LOGIC;
  signal NLW_ddr4_0_addn_ui_clkout1_UNCONNECTED : STD_LOGIC;
  signal NLW_ddr4_0_c0_init_calib_complete_UNCONNECTED : STD_LOGIC;
  signal NLW_ddr4_0_dbg_clk_UNCONNECTED : STD_LOGIC;
  signal NLW_ddr4_0_c0_ddr4_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ddr4_0_c0_ddr4_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ddr4_0_dbg_bus_UNCONNECTED : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal NLW_smartconnect_0_M00_AXI_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_smartconnect_0_M00_AXI_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  C0_DDR4_0_act_n <= Conn1_ACT_N;
  C0_DDR4_0_adr(16 downto 0) <= Conn1_ADR(16 downto 0);
  C0_DDR4_0_ba(1 downto 0) <= Conn1_BA(1 downto 0);
  C0_DDR4_0_bg <= Conn1_BG(0);
  C0_DDR4_0_ck_c <= Conn1_CK_C(0);
  C0_DDR4_0_ck_t <= Conn1_CK_T(0);
  C0_DDR4_0_cke <= Conn1_CKE(0);
  C0_DDR4_0_cs_n <= Conn1_CS_N(0);
  C0_DDR4_0_odt <= Conn1_ODT(0);
  C0_DDR4_0_reset_n <= Conn1_RESET_N;
  Conn2_ARADDR(63 downto 0) <= S01_AXI_araddr(63 downto 0);
  Conn2_ARBURST(1 downto 0) <= S01_AXI_arburst(1 downto 0);
  Conn2_ARCACHE(3 downto 0) <= S01_AXI_arcache(3 downto 0);
  Conn2_ARLEN(7 downto 0) <= S01_AXI_arlen(7 downto 0);
  Conn2_ARLOCK(0) <= S01_AXI_arlock(0);
  Conn2_ARPROT(2 downto 0) <= S01_AXI_arprot(2 downto 0);
  Conn2_ARQOS(3 downto 0) <= S01_AXI_arqos(3 downto 0);
  Conn2_ARSIZE(2 downto 0) <= S01_AXI_arsize(2 downto 0);
  Conn2_ARVALID <= S01_AXI_arvalid;
  Conn2_RREADY <= S01_AXI_rready;
  Conn3_CLK_N <= user_si570_sysclk_clk_n;
  Conn3_CLK_P <= user_si570_sysclk_clk_p;
  Conn4_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  Conn4_ARBURST(1 downto 0) <= S00_AXI_arburst(1 downto 0);
  Conn4_ARCACHE(3 downto 0) <= S00_AXI_arcache(3 downto 0);
  Conn4_ARID(15 downto 0) <= S00_AXI_arid(15 downto 0);
  Conn4_ARLEN(7 downto 0) <= S00_AXI_arlen(7 downto 0);
  Conn4_ARLOCK(0) <= S00_AXI_arlock(0);
  Conn4_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  Conn4_ARQOS(3 downto 0) <= S00_AXI_arqos(3 downto 0);
  Conn4_ARSIZE(2 downto 0) <= S00_AXI_arsize(2 downto 0);
  Conn4_ARUSER(15 downto 0) <= S00_AXI_aruser(15 downto 0);
  Conn4_ARVALID <= S00_AXI_arvalid;
  Conn4_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  Conn4_AWBURST(1 downto 0) <= S00_AXI_awburst(1 downto 0);
  Conn4_AWCACHE(3 downto 0) <= S00_AXI_awcache(3 downto 0);
  Conn4_AWID(15 downto 0) <= S00_AXI_awid(15 downto 0);
  Conn4_AWLEN(7 downto 0) <= S00_AXI_awlen(7 downto 0);
  Conn4_AWLOCK(0) <= S00_AXI_awlock(0);
  Conn4_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  Conn4_AWQOS(3 downto 0) <= S00_AXI_awqos(3 downto 0);
  Conn4_AWSIZE(2 downto 0) <= S00_AXI_awsize(2 downto 0);
  Conn4_AWUSER(15 downto 0) <= S00_AXI_awuser(15 downto 0);
  Conn4_AWVALID <= S00_AXI_awvalid;
  Conn4_BREADY <= S00_AXI_bready;
  Conn4_RREADY <= S00_AXI_rready;
  Conn4_WDATA(127 downto 0) <= S00_AXI_wdata(127 downto 0);
  Conn4_WLAST <= S00_AXI_wlast;
  Conn4_WSTRB(15 downto 0) <= S00_AXI_wstrb(15 downto 0);
  Conn4_WVALID <= S00_AXI_wvalid;
  S00_AXI_arready <= Conn4_ARREADY;
  S00_AXI_awready <= Conn4_AWREADY;
  S00_AXI_bid(15 downto 0) <= Conn4_BID(15 downto 0);
  S00_AXI_bresp(1 downto 0) <= Conn4_BRESP(1 downto 0);
  S00_AXI_bvalid <= Conn4_BVALID;
  S00_AXI_rdata(127 downto 0) <= Conn4_RDATA(127 downto 0);
  S00_AXI_rid(15 downto 0) <= Conn4_RID(15 downto 0);
  S00_AXI_rlast <= Conn4_RLAST;
  S00_AXI_rresp(1 downto 0) <= Conn4_RRESP(1 downto 0);
  S00_AXI_rvalid <= Conn4_RVALID;
  S00_AXI_wready <= Conn4_WREADY;
  S01_AXI_arready <= Conn2_ARREADY;
  S01_AXI_rdata(511 downto 0) <= Conn2_RDATA(511 downto 0);
  S01_AXI_rlast <= Conn2_RLAST;
  S01_AXI_rresp(1 downto 0) <= Conn2_RRESP(1 downto 0);
  S01_AXI_rvalid <= Conn2_RVALID;
  c0_ddr4_aresetn_1 <= c0_ddr4_aresetn;
  c0_ddr4_ui_clk <= ddr4_0_c0_ddr4_ui_clk;
  c0_ddr4_ui_clk_sync_rst <= ddr4_0_c0_ddr4_ui_clk_sync_rst;
  reset_1 <= reset;
ddr4_0: component design_1_ddr4_0_1
     port map (
      addn_ui_clkout1 => NLW_ddr4_0_addn_ui_clkout1_UNCONNECTED,
      c0_ddr4_act_n => Conn1_ACT_N,
      c0_ddr4_adr(16 downto 0) => Conn1_ADR(16 downto 0),
      c0_ddr4_aresetn => c0_ddr4_aresetn_1,
      c0_ddr4_ba(1 downto 0) => Conn1_BA(1 downto 0),
      c0_ddr4_bg(0) => Conn1_BG(0),
      c0_ddr4_ck_c(0) => Conn1_CK_C(0),
      c0_ddr4_ck_t(0) => Conn1_CK_T(0),
      c0_ddr4_cke(0) => Conn1_CKE(0),
      c0_ddr4_cs_n(0) => Conn1_CS_N(0),
      c0_ddr4_dm_dbi_n(7 downto 0) => C0_DDR4_0_dm_n(7 downto 0),
      c0_ddr4_dq(63 downto 0) => C0_DDR4_0_dq(63 downto 0),
      c0_ddr4_dqs_c(7 downto 0) => C0_DDR4_0_dqs_c(7 downto 0),
      c0_ddr4_dqs_t(7 downto 0) => C0_DDR4_0_dqs_t(7 downto 0),
      c0_ddr4_odt(0) => Conn1_ODT(0),
      c0_ddr4_reset_n => Conn1_RESET_N,
      c0_ddr4_s_axi_araddr(31 downto 0) => smartconnect_0_M00_AXI_ARADDR(31 downto 0),
      c0_ddr4_s_axi_arburst(1 downto 0) => smartconnect_0_M00_AXI_ARBURST(1 downto 0),
      c0_ddr4_s_axi_arcache(3 downto 0) => smartconnect_0_M00_AXI_ARCACHE(3 downto 0),
      c0_ddr4_s_axi_arid(0) => '0',
      c0_ddr4_s_axi_arlen(7 downto 0) => smartconnect_0_M00_AXI_ARLEN(7 downto 0),
      c0_ddr4_s_axi_arlock(0) => smartconnect_0_M00_AXI_ARLOCK(0),
      c0_ddr4_s_axi_arprot(2 downto 0) => smartconnect_0_M00_AXI_ARPROT(2 downto 0),
      c0_ddr4_s_axi_arqos(3 downto 0) => smartconnect_0_M00_AXI_ARQOS(3 downto 0),
      c0_ddr4_s_axi_arready => smartconnect_0_M00_AXI_ARREADY,
      c0_ddr4_s_axi_arsize(2 downto 0) => smartconnect_0_M00_AXI_ARSIZE(2 downto 0),
      c0_ddr4_s_axi_arvalid => smartconnect_0_M00_AXI_ARVALID,
      c0_ddr4_s_axi_awaddr(31 downto 0) => smartconnect_0_M00_AXI_AWADDR(31 downto 0),
      c0_ddr4_s_axi_awburst(1 downto 0) => smartconnect_0_M00_AXI_AWBURST(1 downto 0),
      c0_ddr4_s_axi_awcache(3 downto 0) => smartconnect_0_M00_AXI_AWCACHE(3 downto 0),
      c0_ddr4_s_axi_awid(0) => '0',
      c0_ddr4_s_axi_awlen(7 downto 0) => smartconnect_0_M00_AXI_AWLEN(7 downto 0),
      c0_ddr4_s_axi_awlock(0) => smartconnect_0_M00_AXI_AWLOCK(0),
      c0_ddr4_s_axi_awprot(2 downto 0) => smartconnect_0_M00_AXI_AWPROT(2 downto 0),
      c0_ddr4_s_axi_awqos(3 downto 0) => smartconnect_0_M00_AXI_AWQOS(3 downto 0),
      c0_ddr4_s_axi_awready => smartconnect_0_M00_AXI_AWREADY,
      c0_ddr4_s_axi_awsize(2 downto 0) => smartconnect_0_M00_AXI_AWSIZE(2 downto 0),
      c0_ddr4_s_axi_awvalid => smartconnect_0_M00_AXI_AWVALID,
      c0_ddr4_s_axi_bid(0) => NLW_ddr4_0_c0_ddr4_s_axi_bid_UNCONNECTED(0),
      c0_ddr4_s_axi_bready => smartconnect_0_M00_AXI_BREADY,
      c0_ddr4_s_axi_bresp(1 downto 0) => smartconnect_0_M00_AXI_BRESP(1 downto 0),
      c0_ddr4_s_axi_bvalid => smartconnect_0_M00_AXI_BVALID,
      c0_ddr4_s_axi_rdata(511 downto 0) => smartconnect_0_M00_AXI_RDATA(511 downto 0),
      c0_ddr4_s_axi_rid(0) => NLW_ddr4_0_c0_ddr4_s_axi_rid_UNCONNECTED(0),
      c0_ddr4_s_axi_rlast => smartconnect_0_M00_AXI_RLAST,
      c0_ddr4_s_axi_rready => smartconnect_0_M00_AXI_RREADY,
      c0_ddr4_s_axi_rresp(1 downto 0) => smartconnect_0_M00_AXI_RRESP(1 downto 0),
      c0_ddr4_s_axi_rvalid => smartconnect_0_M00_AXI_RVALID,
      c0_ddr4_s_axi_wdata(511 downto 0) => smartconnect_0_M00_AXI_WDATA(511 downto 0),
      c0_ddr4_s_axi_wlast => smartconnect_0_M00_AXI_WLAST,
      c0_ddr4_s_axi_wready => smartconnect_0_M00_AXI_WREADY,
      c0_ddr4_s_axi_wstrb(63 downto 0) => smartconnect_0_M00_AXI_WSTRB(63 downto 0),
      c0_ddr4_s_axi_wvalid => smartconnect_0_M00_AXI_WVALID,
      c0_ddr4_ui_clk => ddr4_0_c0_ddr4_ui_clk,
      c0_ddr4_ui_clk_sync_rst => ddr4_0_c0_ddr4_ui_clk_sync_rst,
      c0_init_calib_complete => NLW_ddr4_0_c0_init_calib_complete_UNCONNECTED,
      c0_sys_clk_n => Conn3_CLK_N,
      c0_sys_clk_p => Conn3_CLK_P,
      dbg_bus(511 downto 0) => NLW_ddr4_0_dbg_bus_UNCONNECTED(511 downto 0),
      dbg_clk => NLW_ddr4_0_dbg_clk_UNCONNECTED,
      sys_rst => reset_1
    );
smartconnect_0: component design_1_smartconnect_0_1
     port map (
      M00_AXI_araddr(31 downto 0) => smartconnect_0_M00_AXI_ARADDR(31 downto 0),
      M00_AXI_arburst(1 downto 0) => smartconnect_0_M00_AXI_ARBURST(1 downto 0),
      M00_AXI_arcache(3 downto 0) => smartconnect_0_M00_AXI_ARCACHE(3 downto 0),
      M00_AXI_arlen(7 downto 0) => smartconnect_0_M00_AXI_ARLEN(7 downto 0),
      M00_AXI_arlock(0) => smartconnect_0_M00_AXI_ARLOCK(0),
      M00_AXI_arprot(2 downto 0) => smartconnect_0_M00_AXI_ARPROT(2 downto 0),
      M00_AXI_arqos(3 downto 0) => smartconnect_0_M00_AXI_ARQOS(3 downto 0),
      M00_AXI_arready => smartconnect_0_M00_AXI_ARREADY,
      M00_AXI_arsize(2 downto 0) => smartconnect_0_M00_AXI_ARSIZE(2 downto 0),
      M00_AXI_aruser(15 downto 0) => NLW_smartconnect_0_M00_AXI_aruser_UNCONNECTED(15 downto 0),
      M00_AXI_arvalid => smartconnect_0_M00_AXI_ARVALID,
      M00_AXI_awaddr(31 downto 0) => smartconnect_0_M00_AXI_AWADDR(31 downto 0),
      M00_AXI_awburst(1 downto 0) => smartconnect_0_M00_AXI_AWBURST(1 downto 0),
      M00_AXI_awcache(3 downto 0) => smartconnect_0_M00_AXI_AWCACHE(3 downto 0),
      M00_AXI_awlen(7 downto 0) => smartconnect_0_M00_AXI_AWLEN(7 downto 0),
      M00_AXI_awlock(0) => smartconnect_0_M00_AXI_AWLOCK(0),
      M00_AXI_awprot(2 downto 0) => smartconnect_0_M00_AXI_AWPROT(2 downto 0),
      M00_AXI_awqos(3 downto 0) => smartconnect_0_M00_AXI_AWQOS(3 downto 0),
      M00_AXI_awready => smartconnect_0_M00_AXI_AWREADY,
      M00_AXI_awsize(2 downto 0) => smartconnect_0_M00_AXI_AWSIZE(2 downto 0),
      M00_AXI_awuser(15 downto 0) => NLW_smartconnect_0_M00_AXI_awuser_UNCONNECTED(15 downto 0),
      M00_AXI_awvalid => smartconnect_0_M00_AXI_AWVALID,
      M00_AXI_bready => smartconnect_0_M00_AXI_BREADY,
      M00_AXI_bresp(1 downto 0) => smartconnect_0_M00_AXI_BRESP(1 downto 0),
      M00_AXI_bvalid => smartconnect_0_M00_AXI_BVALID,
      M00_AXI_rdata(511 downto 0) => smartconnect_0_M00_AXI_RDATA(511 downto 0),
      M00_AXI_rlast => smartconnect_0_M00_AXI_RLAST,
      M00_AXI_rready => smartconnect_0_M00_AXI_RREADY,
      M00_AXI_rresp(1 downto 0) => smartconnect_0_M00_AXI_RRESP(1 downto 0),
      M00_AXI_rvalid => smartconnect_0_M00_AXI_RVALID,
      M00_AXI_wdata(511 downto 0) => smartconnect_0_M00_AXI_WDATA(511 downto 0),
      M00_AXI_wlast => smartconnect_0_M00_AXI_WLAST,
      M00_AXI_wready => smartconnect_0_M00_AXI_WREADY,
      M00_AXI_wstrb(63 downto 0) => smartconnect_0_M00_AXI_WSTRB(63 downto 0),
      M00_AXI_wvalid => smartconnect_0_M00_AXI_WVALID,
      S00_AXI_araddr(39 downto 0) => Conn4_ARADDR(39 downto 0),
      S00_AXI_arburst(1 downto 0) => Conn4_ARBURST(1 downto 0),
      S00_AXI_arcache(3 downto 0) => Conn4_ARCACHE(3 downto 0),
      S00_AXI_arid(15 downto 0) => Conn4_ARID(15 downto 0),
      S00_AXI_arlen(7 downto 0) => Conn4_ARLEN(7 downto 0),
      S00_AXI_arlock(0) => Conn4_ARLOCK(0),
      S00_AXI_arprot(2 downto 0) => Conn4_ARPROT(2 downto 0),
      S00_AXI_arqos(3 downto 0) => Conn4_ARQOS(3 downto 0),
      S00_AXI_arready => Conn4_ARREADY,
      S00_AXI_arsize(2 downto 0) => Conn4_ARSIZE(2 downto 0),
      S00_AXI_aruser(15 downto 0) => Conn4_ARUSER(15 downto 0),
      S00_AXI_arvalid => Conn4_ARVALID,
      S00_AXI_awaddr(39 downto 0) => Conn4_AWADDR(39 downto 0),
      S00_AXI_awburst(1 downto 0) => Conn4_AWBURST(1 downto 0),
      S00_AXI_awcache(3 downto 0) => Conn4_AWCACHE(3 downto 0),
      S00_AXI_awid(15 downto 0) => Conn4_AWID(15 downto 0),
      S00_AXI_awlen(7 downto 0) => Conn4_AWLEN(7 downto 0),
      S00_AXI_awlock(0) => Conn4_AWLOCK(0),
      S00_AXI_awprot(2 downto 0) => Conn4_AWPROT(2 downto 0),
      S00_AXI_awqos(3 downto 0) => Conn4_AWQOS(3 downto 0),
      S00_AXI_awready => Conn4_AWREADY,
      S00_AXI_awsize(2 downto 0) => Conn4_AWSIZE(2 downto 0),
      S00_AXI_awuser(15 downto 0) => Conn4_AWUSER(15 downto 0),
      S00_AXI_awvalid => Conn4_AWVALID,
      S00_AXI_bid(15 downto 0) => Conn4_BID(15 downto 0),
      S00_AXI_bready => Conn4_BREADY,
      S00_AXI_bresp(1 downto 0) => Conn4_BRESP(1 downto 0),
      S00_AXI_bvalid => Conn4_BVALID,
      S00_AXI_rdata(127 downto 0) => Conn4_RDATA(127 downto 0),
      S00_AXI_rid(15 downto 0) => Conn4_RID(15 downto 0),
      S00_AXI_rlast => Conn4_RLAST,
      S00_AXI_rready => Conn4_RREADY,
      S00_AXI_rresp(1 downto 0) => Conn4_RRESP(1 downto 0),
      S00_AXI_rvalid => Conn4_RVALID,
      S00_AXI_wdata(127 downto 0) => Conn4_WDATA(127 downto 0),
      S00_AXI_wlast => Conn4_WLAST,
      S00_AXI_wready => Conn4_WREADY,
      S00_AXI_wstrb(15 downto 0) => Conn4_WSTRB(15 downto 0),
      S00_AXI_wvalid => Conn4_WVALID,
      S01_AXI_araddr(63 downto 0) => Conn2_ARADDR(63 downto 0),
      S01_AXI_arburst(1 downto 0) => Conn2_ARBURST(1 downto 0),
      S01_AXI_arcache(3 downto 0) => Conn2_ARCACHE(3 downto 0),
      S01_AXI_arlen(7 downto 0) => Conn2_ARLEN(7 downto 0),
      S01_AXI_arlock(0) => Conn2_ARLOCK(0),
      S01_AXI_arprot(2 downto 0) => Conn2_ARPROT(2 downto 0),
      S01_AXI_arqos(3 downto 0) => Conn2_ARQOS(3 downto 0),
      S01_AXI_arready => Conn2_ARREADY,
      S01_AXI_arsize(2 downto 0) => Conn2_ARSIZE(2 downto 0),
      S01_AXI_arvalid => Conn2_ARVALID,
      S01_AXI_rdata(511 downto 0) => Conn2_RDATA(511 downto 0),
      S01_AXI_rlast => Conn2_RLAST,
      S01_AXI_rready => Conn2_RREADY,
      S01_AXI_rresp(1 downto 0) => Conn2_RRESP(1 downto 0),
      S01_AXI_rvalid => Conn2_RVALID,
      aclk => ddr4_0_c0_ddr4_ui_clk,
      aresetn => c0_ddr4_aresetn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i00_couplers_imp_1LD3TAF is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_rlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_wlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end i00_couplers_imp_1LD3TAF;

architecture STRUCTURE of i00_couplers_imp_1LD3TAF is
  signal i00_couplers_to_i00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i00_couplers_to_i00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_i00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i00_couplers_to_i00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i00_couplers_to_i00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_i00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i00_couplers_to_i00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_i00_couplers_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i00_couplers_to_i00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i00_couplers_to_i00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_i00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i00_couplers_to_i00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i00_couplers_to_i00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_i00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i00_couplers_to_i00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_i00_couplers_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i00_couplers_to_i00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_i00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal i00_couplers_to_i00_couplers_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_i00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal i00_couplers_to_i00_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i00_couplers_to_i00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(39 downto 0) <= i00_couplers_to_i00_couplers_ARADDR(39 downto 0);
  M_AXI_arburst(1 downto 0) <= i00_couplers_to_i00_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= i00_couplers_to_i00_couplers_ARCACHE(3 downto 0);
  M_AXI_arlen(7 downto 0) <= i00_couplers_to_i00_couplers_ARLEN(7 downto 0);
  M_AXI_arlock(0) <= i00_couplers_to_i00_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= i00_couplers_to_i00_couplers_ARPROT(2 downto 0);
  M_AXI_arqos(3 downto 0) <= i00_couplers_to_i00_couplers_ARQOS(3 downto 0);
  M_AXI_arsize(2 downto 0) <= i00_couplers_to_i00_couplers_ARSIZE(2 downto 0);
  M_AXI_aruser(15 downto 0) <= i00_couplers_to_i00_couplers_ARUSER(15 downto 0);
  M_AXI_arvalid(0) <= i00_couplers_to_i00_couplers_ARVALID(0);
  M_AXI_awaddr(39 downto 0) <= i00_couplers_to_i00_couplers_AWADDR(39 downto 0);
  M_AXI_awburst(1 downto 0) <= i00_couplers_to_i00_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= i00_couplers_to_i00_couplers_AWCACHE(3 downto 0);
  M_AXI_awlen(7 downto 0) <= i00_couplers_to_i00_couplers_AWLEN(7 downto 0);
  M_AXI_awlock(0) <= i00_couplers_to_i00_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= i00_couplers_to_i00_couplers_AWPROT(2 downto 0);
  M_AXI_awqos(3 downto 0) <= i00_couplers_to_i00_couplers_AWQOS(3 downto 0);
  M_AXI_awsize(2 downto 0) <= i00_couplers_to_i00_couplers_AWSIZE(2 downto 0);
  M_AXI_awuser(15 downto 0) <= i00_couplers_to_i00_couplers_AWUSER(15 downto 0);
  M_AXI_awvalid(0) <= i00_couplers_to_i00_couplers_AWVALID(0);
  M_AXI_bready(0) <= i00_couplers_to_i00_couplers_BREADY(0);
  M_AXI_rready(0) <= i00_couplers_to_i00_couplers_RREADY(0);
  M_AXI_wdata(127 downto 0) <= i00_couplers_to_i00_couplers_WDATA(127 downto 0);
  M_AXI_wlast(0) <= i00_couplers_to_i00_couplers_WLAST(0);
  M_AXI_wstrb(15 downto 0) <= i00_couplers_to_i00_couplers_WSTRB(15 downto 0);
  M_AXI_wvalid(0) <= i00_couplers_to_i00_couplers_WVALID(0);
  S_AXI_arready(0) <= i00_couplers_to_i00_couplers_ARREADY(0);
  S_AXI_awready(0) <= i00_couplers_to_i00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= i00_couplers_to_i00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= i00_couplers_to_i00_couplers_BVALID(0);
  S_AXI_rdata(127 downto 0) <= i00_couplers_to_i00_couplers_RDATA(127 downto 0);
  S_AXI_rlast(0) <= i00_couplers_to_i00_couplers_RLAST(0);
  S_AXI_rresp(1 downto 0) <= i00_couplers_to_i00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= i00_couplers_to_i00_couplers_RVALID(0);
  S_AXI_wready(0) <= i00_couplers_to_i00_couplers_WREADY(0);
  i00_couplers_to_i00_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  i00_couplers_to_i00_couplers_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  i00_couplers_to_i00_couplers_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  i00_couplers_to_i00_couplers_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  i00_couplers_to_i00_couplers_ARLOCK(0) <= S_AXI_arlock(0);
  i00_couplers_to_i00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  i00_couplers_to_i00_couplers_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  i00_couplers_to_i00_couplers_ARREADY(0) <= M_AXI_arready(0);
  i00_couplers_to_i00_couplers_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  i00_couplers_to_i00_couplers_ARUSER(15 downto 0) <= S_AXI_aruser(15 downto 0);
  i00_couplers_to_i00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  i00_couplers_to_i00_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  i00_couplers_to_i00_couplers_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  i00_couplers_to_i00_couplers_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  i00_couplers_to_i00_couplers_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  i00_couplers_to_i00_couplers_AWLOCK(0) <= S_AXI_awlock(0);
  i00_couplers_to_i00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  i00_couplers_to_i00_couplers_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  i00_couplers_to_i00_couplers_AWREADY(0) <= M_AXI_awready(0);
  i00_couplers_to_i00_couplers_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  i00_couplers_to_i00_couplers_AWUSER(15 downto 0) <= S_AXI_awuser(15 downto 0);
  i00_couplers_to_i00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  i00_couplers_to_i00_couplers_BREADY(0) <= S_AXI_bready(0);
  i00_couplers_to_i00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  i00_couplers_to_i00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  i00_couplers_to_i00_couplers_RDATA(127 downto 0) <= M_AXI_rdata(127 downto 0);
  i00_couplers_to_i00_couplers_RLAST(0) <= M_AXI_rlast(0);
  i00_couplers_to_i00_couplers_RREADY(0) <= S_AXI_rready(0);
  i00_couplers_to_i00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  i00_couplers_to_i00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  i00_couplers_to_i00_couplers_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  i00_couplers_to_i00_couplers_WLAST(0) <= S_AXI_wlast(0);
  i00_couplers_to_i00_couplers_WREADY(0) <= M_AXI_wready(0);
  i00_couplers_to_i00_couplers_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  i00_couplers_to_i00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i01_couplers_imp_9EVBOM is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_rlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_wlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end i01_couplers_imp_9EVBOM;

architecture STRUCTURE of i01_couplers_imp_9EVBOM is
  signal i01_couplers_to_i01_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i01_couplers_to_i01_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_i01_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i01_couplers_to_i01_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i01_couplers_to_i01_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_i01_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i01_couplers_to_i01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_i01_couplers_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i01_couplers_to_i01_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i01_couplers_to_i01_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_i01_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i01_couplers_to_i01_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i01_couplers_to_i01_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_i01_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i01_couplers_to_i01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_i01_couplers_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i01_couplers_to_i01_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_i01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal i01_couplers_to_i01_couplers_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_i01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal i01_couplers_to_i01_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i01_couplers_to_i01_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(39 downto 0) <= i01_couplers_to_i01_couplers_ARADDR(39 downto 0);
  M_AXI_arburst(1 downto 0) <= i01_couplers_to_i01_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= i01_couplers_to_i01_couplers_ARCACHE(3 downto 0);
  M_AXI_arlen(7 downto 0) <= i01_couplers_to_i01_couplers_ARLEN(7 downto 0);
  M_AXI_arlock(0) <= i01_couplers_to_i01_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= i01_couplers_to_i01_couplers_ARPROT(2 downto 0);
  M_AXI_arqos(3 downto 0) <= i01_couplers_to_i01_couplers_ARQOS(3 downto 0);
  M_AXI_arsize(2 downto 0) <= i01_couplers_to_i01_couplers_ARSIZE(2 downto 0);
  M_AXI_aruser(15 downto 0) <= i01_couplers_to_i01_couplers_ARUSER(15 downto 0);
  M_AXI_arvalid(0) <= i01_couplers_to_i01_couplers_ARVALID(0);
  M_AXI_awaddr(39 downto 0) <= i01_couplers_to_i01_couplers_AWADDR(39 downto 0);
  M_AXI_awburst(1 downto 0) <= i01_couplers_to_i01_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= i01_couplers_to_i01_couplers_AWCACHE(3 downto 0);
  M_AXI_awlen(7 downto 0) <= i01_couplers_to_i01_couplers_AWLEN(7 downto 0);
  M_AXI_awlock(0) <= i01_couplers_to_i01_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= i01_couplers_to_i01_couplers_AWPROT(2 downto 0);
  M_AXI_awqos(3 downto 0) <= i01_couplers_to_i01_couplers_AWQOS(3 downto 0);
  M_AXI_awsize(2 downto 0) <= i01_couplers_to_i01_couplers_AWSIZE(2 downto 0);
  M_AXI_awuser(15 downto 0) <= i01_couplers_to_i01_couplers_AWUSER(15 downto 0);
  M_AXI_awvalid(0) <= i01_couplers_to_i01_couplers_AWVALID(0);
  M_AXI_bready(0) <= i01_couplers_to_i01_couplers_BREADY(0);
  M_AXI_rready(0) <= i01_couplers_to_i01_couplers_RREADY(0);
  M_AXI_wdata(127 downto 0) <= i01_couplers_to_i01_couplers_WDATA(127 downto 0);
  M_AXI_wlast(0) <= i01_couplers_to_i01_couplers_WLAST(0);
  M_AXI_wstrb(15 downto 0) <= i01_couplers_to_i01_couplers_WSTRB(15 downto 0);
  M_AXI_wvalid(0) <= i01_couplers_to_i01_couplers_WVALID(0);
  S_AXI_arready(0) <= i01_couplers_to_i01_couplers_ARREADY(0);
  S_AXI_awready(0) <= i01_couplers_to_i01_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= i01_couplers_to_i01_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= i01_couplers_to_i01_couplers_BVALID(0);
  S_AXI_rdata(127 downto 0) <= i01_couplers_to_i01_couplers_RDATA(127 downto 0);
  S_AXI_rlast(0) <= i01_couplers_to_i01_couplers_RLAST(0);
  S_AXI_rresp(1 downto 0) <= i01_couplers_to_i01_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= i01_couplers_to_i01_couplers_RVALID(0);
  S_AXI_wready(0) <= i01_couplers_to_i01_couplers_WREADY(0);
  i01_couplers_to_i01_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  i01_couplers_to_i01_couplers_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  i01_couplers_to_i01_couplers_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  i01_couplers_to_i01_couplers_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  i01_couplers_to_i01_couplers_ARLOCK(0) <= S_AXI_arlock(0);
  i01_couplers_to_i01_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  i01_couplers_to_i01_couplers_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  i01_couplers_to_i01_couplers_ARREADY(0) <= M_AXI_arready(0);
  i01_couplers_to_i01_couplers_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  i01_couplers_to_i01_couplers_ARUSER(15 downto 0) <= S_AXI_aruser(15 downto 0);
  i01_couplers_to_i01_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  i01_couplers_to_i01_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  i01_couplers_to_i01_couplers_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  i01_couplers_to_i01_couplers_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  i01_couplers_to_i01_couplers_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  i01_couplers_to_i01_couplers_AWLOCK(0) <= S_AXI_awlock(0);
  i01_couplers_to_i01_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  i01_couplers_to_i01_couplers_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  i01_couplers_to_i01_couplers_AWREADY(0) <= M_AXI_awready(0);
  i01_couplers_to_i01_couplers_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  i01_couplers_to_i01_couplers_AWUSER(15 downto 0) <= S_AXI_awuser(15 downto 0);
  i01_couplers_to_i01_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  i01_couplers_to_i01_couplers_BREADY(0) <= S_AXI_bready(0);
  i01_couplers_to_i01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  i01_couplers_to_i01_couplers_BVALID(0) <= M_AXI_bvalid(0);
  i01_couplers_to_i01_couplers_RDATA(127 downto 0) <= M_AXI_rdata(127 downto 0);
  i01_couplers_to_i01_couplers_RLAST(0) <= M_AXI_rlast(0);
  i01_couplers_to_i01_couplers_RREADY(0) <= S_AXI_rready(0);
  i01_couplers_to_i01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  i01_couplers_to_i01_couplers_RVALID(0) <= M_AXI_rvalid(0);
  i01_couplers_to_i01_couplers_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  i01_couplers_to_i01_couplers_WLAST(0) <= S_AXI_wlast(0);
  i01_couplers_to_i01_couplers_WREADY(0) <= M_AXI_wready(0);
  i01_couplers_to_i01_couplers_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  i01_couplers_to_i01_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i02_couplers_imp_1KFUHL0 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_rlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_wlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end i02_couplers_imp_1KFUHL0;

architecture STRUCTURE of i02_couplers_imp_1KFUHL0 is
  signal i02_couplers_to_i02_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i02_couplers_to_i02_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_i02_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i02_couplers_to_i02_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i02_couplers_to_i02_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_i02_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i02_couplers_to_i02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_i02_couplers_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i02_couplers_to_i02_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i02_couplers_to_i02_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_i02_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i02_couplers_to_i02_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i02_couplers_to_i02_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_i02_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i02_couplers_to_i02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_i02_couplers_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i02_couplers_to_i02_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_i02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal i02_couplers_to_i02_couplers_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_i02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal i02_couplers_to_i02_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i02_couplers_to_i02_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(39 downto 0) <= i02_couplers_to_i02_couplers_ARADDR(39 downto 0);
  M_AXI_arburst(1 downto 0) <= i02_couplers_to_i02_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= i02_couplers_to_i02_couplers_ARCACHE(3 downto 0);
  M_AXI_arlen(7 downto 0) <= i02_couplers_to_i02_couplers_ARLEN(7 downto 0);
  M_AXI_arlock(0) <= i02_couplers_to_i02_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= i02_couplers_to_i02_couplers_ARPROT(2 downto 0);
  M_AXI_arqos(3 downto 0) <= i02_couplers_to_i02_couplers_ARQOS(3 downto 0);
  M_AXI_arsize(2 downto 0) <= i02_couplers_to_i02_couplers_ARSIZE(2 downto 0);
  M_AXI_aruser(15 downto 0) <= i02_couplers_to_i02_couplers_ARUSER(15 downto 0);
  M_AXI_arvalid(0) <= i02_couplers_to_i02_couplers_ARVALID(0);
  M_AXI_awaddr(39 downto 0) <= i02_couplers_to_i02_couplers_AWADDR(39 downto 0);
  M_AXI_awburst(1 downto 0) <= i02_couplers_to_i02_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= i02_couplers_to_i02_couplers_AWCACHE(3 downto 0);
  M_AXI_awlen(7 downto 0) <= i02_couplers_to_i02_couplers_AWLEN(7 downto 0);
  M_AXI_awlock(0) <= i02_couplers_to_i02_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= i02_couplers_to_i02_couplers_AWPROT(2 downto 0);
  M_AXI_awqos(3 downto 0) <= i02_couplers_to_i02_couplers_AWQOS(3 downto 0);
  M_AXI_awsize(2 downto 0) <= i02_couplers_to_i02_couplers_AWSIZE(2 downto 0);
  M_AXI_awuser(15 downto 0) <= i02_couplers_to_i02_couplers_AWUSER(15 downto 0);
  M_AXI_awvalid(0) <= i02_couplers_to_i02_couplers_AWVALID(0);
  M_AXI_bready(0) <= i02_couplers_to_i02_couplers_BREADY(0);
  M_AXI_rready(0) <= i02_couplers_to_i02_couplers_RREADY(0);
  M_AXI_wdata(127 downto 0) <= i02_couplers_to_i02_couplers_WDATA(127 downto 0);
  M_AXI_wlast(0) <= i02_couplers_to_i02_couplers_WLAST(0);
  M_AXI_wstrb(15 downto 0) <= i02_couplers_to_i02_couplers_WSTRB(15 downto 0);
  M_AXI_wvalid(0) <= i02_couplers_to_i02_couplers_WVALID(0);
  S_AXI_arready(0) <= i02_couplers_to_i02_couplers_ARREADY(0);
  S_AXI_awready(0) <= i02_couplers_to_i02_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= i02_couplers_to_i02_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= i02_couplers_to_i02_couplers_BVALID(0);
  S_AXI_rdata(127 downto 0) <= i02_couplers_to_i02_couplers_RDATA(127 downto 0);
  S_AXI_rlast(0) <= i02_couplers_to_i02_couplers_RLAST(0);
  S_AXI_rresp(1 downto 0) <= i02_couplers_to_i02_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= i02_couplers_to_i02_couplers_RVALID(0);
  S_AXI_wready(0) <= i02_couplers_to_i02_couplers_WREADY(0);
  i02_couplers_to_i02_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  i02_couplers_to_i02_couplers_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  i02_couplers_to_i02_couplers_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  i02_couplers_to_i02_couplers_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  i02_couplers_to_i02_couplers_ARLOCK(0) <= S_AXI_arlock(0);
  i02_couplers_to_i02_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  i02_couplers_to_i02_couplers_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  i02_couplers_to_i02_couplers_ARREADY(0) <= M_AXI_arready(0);
  i02_couplers_to_i02_couplers_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  i02_couplers_to_i02_couplers_ARUSER(15 downto 0) <= S_AXI_aruser(15 downto 0);
  i02_couplers_to_i02_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  i02_couplers_to_i02_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  i02_couplers_to_i02_couplers_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  i02_couplers_to_i02_couplers_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  i02_couplers_to_i02_couplers_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  i02_couplers_to_i02_couplers_AWLOCK(0) <= S_AXI_awlock(0);
  i02_couplers_to_i02_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  i02_couplers_to_i02_couplers_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  i02_couplers_to_i02_couplers_AWREADY(0) <= M_AXI_awready(0);
  i02_couplers_to_i02_couplers_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  i02_couplers_to_i02_couplers_AWUSER(15 downto 0) <= S_AXI_awuser(15 downto 0);
  i02_couplers_to_i02_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  i02_couplers_to_i02_couplers_BREADY(0) <= S_AXI_bready(0);
  i02_couplers_to_i02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  i02_couplers_to_i02_couplers_BVALID(0) <= M_AXI_bvalid(0);
  i02_couplers_to_i02_couplers_RDATA(127 downto 0) <= M_AXI_rdata(127 downto 0);
  i02_couplers_to_i02_couplers_RLAST(0) <= M_AXI_rlast(0);
  i02_couplers_to_i02_couplers_RREADY(0) <= S_AXI_rready(0);
  i02_couplers_to_i02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  i02_couplers_to_i02_couplers_RVALID(0) <= M_AXI_rvalid(0);
  i02_couplers_to_i02_couplers_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  i02_couplers_to_i02_couplers_WLAST(0) <= S_AXI_wlast(0);
  i02_couplers_to_i02_couplers_WREADY(0) <= M_AXI_wready(0);
  i02_couplers_to_i02_couplers_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  i02_couplers_to_i02_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i03_couplers_imp_A1T1ET is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_rlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_wlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end i03_couplers_imp_A1T1ET;

architecture STRUCTURE of i03_couplers_imp_A1T1ET is
  signal i03_couplers_to_i03_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i03_couplers_to_i03_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i03_couplers_to_i03_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i03_couplers_to_i03_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i03_couplers_to_i03_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i03_couplers_to_i03_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i03_couplers_to_i03_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i03_couplers_to_i03_couplers_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i03_couplers_to_i03_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i03_couplers_to_i03_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i03_couplers_to_i03_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i03_couplers_to_i03_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i03_couplers_to_i03_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i03_couplers_to_i03_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i03_couplers_to_i03_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i03_couplers_to_i03_couplers_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i03_couplers_to_i03_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i03_couplers_to_i03_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal i03_couplers_to_i03_couplers_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i03_couplers_to_i03_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal i03_couplers_to_i03_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i03_couplers_to_i03_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(39 downto 0) <= i03_couplers_to_i03_couplers_ARADDR(39 downto 0);
  M_AXI_arburst(1 downto 0) <= i03_couplers_to_i03_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= i03_couplers_to_i03_couplers_ARCACHE(3 downto 0);
  M_AXI_arlen(7 downto 0) <= i03_couplers_to_i03_couplers_ARLEN(7 downto 0);
  M_AXI_arlock(0) <= i03_couplers_to_i03_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= i03_couplers_to_i03_couplers_ARPROT(2 downto 0);
  M_AXI_arqos(3 downto 0) <= i03_couplers_to_i03_couplers_ARQOS(3 downto 0);
  M_AXI_arsize(2 downto 0) <= i03_couplers_to_i03_couplers_ARSIZE(2 downto 0);
  M_AXI_aruser(15 downto 0) <= i03_couplers_to_i03_couplers_ARUSER(15 downto 0);
  M_AXI_arvalid(0) <= i03_couplers_to_i03_couplers_ARVALID(0);
  M_AXI_awaddr(39 downto 0) <= i03_couplers_to_i03_couplers_AWADDR(39 downto 0);
  M_AXI_awburst(1 downto 0) <= i03_couplers_to_i03_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= i03_couplers_to_i03_couplers_AWCACHE(3 downto 0);
  M_AXI_awlen(7 downto 0) <= i03_couplers_to_i03_couplers_AWLEN(7 downto 0);
  M_AXI_awlock(0) <= i03_couplers_to_i03_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= i03_couplers_to_i03_couplers_AWPROT(2 downto 0);
  M_AXI_awqos(3 downto 0) <= i03_couplers_to_i03_couplers_AWQOS(3 downto 0);
  M_AXI_awsize(2 downto 0) <= i03_couplers_to_i03_couplers_AWSIZE(2 downto 0);
  M_AXI_awuser(15 downto 0) <= i03_couplers_to_i03_couplers_AWUSER(15 downto 0);
  M_AXI_awvalid(0) <= i03_couplers_to_i03_couplers_AWVALID(0);
  M_AXI_bready(0) <= i03_couplers_to_i03_couplers_BREADY(0);
  M_AXI_rready(0) <= i03_couplers_to_i03_couplers_RREADY(0);
  M_AXI_wdata(127 downto 0) <= i03_couplers_to_i03_couplers_WDATA(127 downto 0);
  M_AXI_wlast(0) <= i03_couplers_to_i03_couplers_WLAST(0);
  M_AXI_wstrb(15 downto 0) <= i03_couplers_to_i03_couplers_WSTRB(15 downto 0);
  M_AXI_wvalid(0) <= i03_couplers_to_i03_couplers_WVALID(0);
  S_AXI_arready(0) <= i03_couplers_to_i03_couplers_ARREADY(0);
  S_AXI_awready(0) <= i03_couplers_to_i03_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= i03_couplers_to_i03_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= i03_couplers_to_i03_couplers_BVALID(0);
  S_AXI_rdata(127 downto 0) <= i03_couplers_to_i03_couplers_RDATA(127 downto 0);
  S_AXI_rlast(0) <= i03_couplers_to_i03_couplers_RLAST(0);
  S_AXI_rresp(1 downto 0) <= i03_couplers_to_i03_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= i03_couplers_to_i03_couplers_RVALID(0);
  S_AXI_wready(0) <= i03_couplers_to_i03_couplers_WREADY(0);
  i03_couplers_to_i03_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  i03_couplers_to_i03_couplers_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  i03_couplers_to_i03_couplers_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  i03_couplers_to_i03_couplers_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  i03_couplers_to_i03_couplers_ARLOCK(0) <= S_AXI_arlock(0);
  i03_couplers_to_i03_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  i03_couplers_to_i03_couplers_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  i03_couplers_to_i03_couplers_ARREADY(0) <= M_AXI_arready(0);
  i03_couplers_to_i03_couplers_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  i03_couplers_to_i03_couplers_ARUSER(15 downto 0) <= S_AXI_aruser(15 downto 0);
  i03_couplers_to_i03_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  i03_couplers_to_i03_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  i03_couplers_to_i03_couplers_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  i03_couplers_to_i03_couplers_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  i03_couplers_to_i03_couplers_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  i03_couplers_to_i03_couplers_AWLOCK(0) <= S_AXI_awlock(0);
  i03_couplers_to_i03_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  i03_couplers_to_i03_couplers_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  i03_couplers_to_i03_couplers_AWREADY(0) <= M_AXI_awready(0);
  i03_couplers_to_i03_couplers_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  i03_couplers_to_i03_couplers_AWUSER(15 downto 0) <= S_AXI_awuser(15 downto 0);
  i03_couplers_to_i03_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  i03_couplers_to_i03_couplers_BREADY(0) <= S_AXI_bready(0);
  i03_couplers_to_i03_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  i03_couplers_to_i03_couplers_BVALID(0) <= M_AXI_bvalid(0);
  i03_couplers_to_i03_couplers_RDATA(127 downto 0) <= M_AXI_rdata(127 downto 0);
  i03_couplers_to_i03_couplers_RLAST(0) <= M_AXI_rlast(0);
  i03_couplers_to_i03_couplers_RREADY(0) <= S_AXI_rready(0);
  i03_couplers_to_i03_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  i03_couplers_to_i03_couplers_RVALID(0) <= M_AXI_rvalid(0);
  i03_couplers_to_i03_couplers_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  i03_couplers_to_i03_couplers_WLAST(0) <= S_AXI_wlast(0);
  i03_couplers_to_i03_couplers_WREADY(0) <= M_AXI_wready(0);
  i03_couplers_to_i03_couplers_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  i03_couplers_to_i03_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity localstart_0_imp_JMAERW is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 );
    axis_aclk : in STD_LOGIC
  );
end localstart_0_imp_JMAERW;

architecture STRUCTURE of localstart_0_imp_JMAERW is
  component design_1_xlslice_0_25 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_25;
  component design_1_sync_0_28 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_28;
  component design_1_xlconstant_0_22 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_22;
  component design_1_util_vector_logic_1_53 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_53;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal Op2_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_aclk_1 : STD_LOGIC;
  signal sync_0_dest_out : STD_LOGIC;
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1(94 downto 0) <= Din(94 downto 0);
  Op2_1(0) <= Op2(0);
  Res(0) <= util_vector_logic_1_Res(0);
  axis_aclk_1 <= axis_aclk;
sync_0: component design_1_sync_0_28
     port map (
      dest_clk => axis_aclk_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => xlslice_0_Dout(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_53
     port map (
      Op1(0) => sync_0_dest_out,
      Op2(0) => Op2_1(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_22
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlslice_0: component design_1_xlslice_0_25
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity localstart_0_imp_MN7Q8C is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 );
    axis_aclk : in STD_LOGIC
  );
end localstart_0_imp_MN7Q8C;

architecture STRUCTURE of localstart_0_imp_MN7Q8C is
  component design_1_xlslice_0_26 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_26;
  component design_1_sync_0_29 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_29;
  component design_1_xlconstant_0_23 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_23;
  component design_1_util_vector_logic_1_54 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_54;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal Op2_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_aclk_1 : STD_LOGIC;
  signal sync_0_dest_out : STD_LOGIC;
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1(94 downto 0) <= Din(94 downto 0);
  Op2_1(0) <= Op2(0);
  Res(0) <= util_vector_logic_1_Res(0);
  axis_aclk_1 <= axis_aclk;
sync_0: component design_1_sync_0_29
     port map (
      dest_clk => axis_aclk_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => xlslice_0_Dout(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_54
     port map (
      Op1(0) => sync_0_dest_out,
      Op2(0) => Op2_1(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_23
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlslice_0: component design_1_xlslice_0_26
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity localstart_0_imp_T3SC0C is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 );
    axis_aclk : in STD_LOGIC
  );
end localstart_0_imp_T3SC0C;

architecture STRUCTURE of localstart_0_imp_T3SC0C is
  component design_1_xlslice_0_23 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_23;
  component design_1_sync_0_26 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_26;
  component design_1_xlconstant_0_20 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_20;
  component design_1_util_vector_logic_1_51 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_51;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal Op2_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_aclk_1 : STD_LOGIC;
  signal sync_0_dest_out : STD_LOGIC;
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1(94 downto 0) <= Din(94 downto 0);
  Op2_1(0) <= Op2(0);
  Res(0) <= util_vector_logic_1_Res(0);
  axis_aclk_1 <= axis_aclk;
sync_0: component design_1_sync_0_26
     port map (
      dest_clk => axis_aclk_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => xlslice_0_Dout(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_51
     port map (
      Op1(0) => sync_0_dest_out,
      Op2(0) => Op2_1(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_20
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlslice_0: component design_1_xlslice_0_23
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity localstart_0_imp_ZGLH58 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 );
    axis_aclk : in STD_LOGIC
  );
end localstart_0_imp_ZGLH58;

architecture STRUCTURE of localstart_0_imp_ZGLH58 is
  component design_1_xlslice_0_24 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_24;
  component design_1_sync_0_27 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_27;
  component design_1_xlconstant_0_21 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_21;
  component design_1_util_vector_logic_1_52 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_52;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal Op2_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_aclk_1 : STD_LOGIC;
  signal sync_0_dest_out : STD_LOGIC;
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1(94 downto 0) <= Din(94 downto 0);
  Op2_1(0) <= Op2(0);
  Res(0) <= util_vector_logic_1_Res(0);
  axis_aclk_1 <= axis_aclk;
sync_0: component design_1_sync_0_27
     port map (
      dest_clk => axis_aclk_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => xlslice_0_Dout(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_52
     port map (
      Op1(0) => sync_0_dest_out,
      Op2(0) => Op2_1(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_21
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlslice_0: component design_1_xlslice_0_24
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m00_couplers_imp_ZLTC2M is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m00_couplers_imp_ZLTC2M;

architecture STRUCTURE of m00_couplers_imp_ZLTC2M is
  component design_1_auto_ds_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_ds_0;
  component design_1_auto_pc_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_pc_0;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m00_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m00_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m00_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m00_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m00_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m00_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m00_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m00_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m00_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m00_couplers_WVALID : STD_LOGIC;
  signal m00_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal m00_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal m00_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal m00_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal m00_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal m00_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal m00_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m00_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal m00_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal m00_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal m00_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m00_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal m00_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal m00_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m00_couplers_to_auto_ds_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m00_couplers_ARADDR(39 downto 0);
  M_AXI_arvalid <= auto_pc_to_m00_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m00_couplers_AWADDR(39 downto 0);
  M_AXI_awvalid <= auto_pc_to_m00_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m00_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m00_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m00_couplers_WDATA(31 downto 0);
  M_AXI_wvalid <= auto_pc_to_m00_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m00_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= m00_couplers_to_auto_ds_AWREADY;
  S_AXI_bresp(1 downto 0) <= m00_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= m00_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(127 downto 0) <= m00_couplers_to_auto_ds_RDATA(127 downto 0);
  S_AXI_rlast <= m00_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= m00_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= m00_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= m00_couplers_to_auto_ds_WREADY;
  auto_pc_to_m00_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m00_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m00_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m00_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m00_couplers_WREADY <= M_AXI_wready;
  m00_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m00_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m00_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m00_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m00_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  m00_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m00_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m00_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m00_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m00_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  m00_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m00_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m00_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m00_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m00_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  m00_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m00_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m00_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m00_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m00_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  m00_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  m00_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  m00_couplers_to_auto_ds_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m00_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  m00_couplers_to_auto_ds_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m00_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component design_1_auto_ds_0
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m00_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m00_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m00_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arlen(7 downto 0) => m00_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => m00_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m00_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m00_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => m00_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => m00_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m00_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => m00_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => m00_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m00_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m00_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m00_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => m00_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m00_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m00_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => m00_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => m00_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m00_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => m00_couplers_to_auto_ds_AWVALID,
      s_axi_bready => m00_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => m00_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => m00_couplers_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => m00_couplers_to_auto_ds_RDATA(127 downto 0),
      s_axi_rlast => m00_couplers_to_auto_ds_RLAST,
      s_axi_rready => m00_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => m00_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => m00_couplers_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => m00_couplers_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => m00_couplers_to_auto_ds_WLAST,
      s_axi_wready => m00_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => m00_couplers_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => m00_couplers_to_auto_ds_WVALID
    );
auto_pc: component design_1_auto_pc_0
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m00_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_pc_to_m00_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m00_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m00_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_pc_to_m00_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m00_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m00_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m00_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m00_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m00_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m00_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m00_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m00_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => NLW_auto_pc_m_axi_wstrb_UNCONNECTED(3 downto 0),
      m_axi_wvalid => auto_pc_to_m00_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m01_couplers_imp_USSMNZ is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 17 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 17 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m01_couplers_imp_USSMNZ;

architecture STRUCTURE of m01_couplers_imp_USSMNZ is
  component design_1_auto_ds_1 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_ds_1;
  component design_1_auto_pc_1 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_pc_1;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal auto_pc_to_m01_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal auto_pc_to_m01_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m01_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m01_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m01_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m01_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m01_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m01_couplers_WVALID : STD_LOGIC;
  signal m01_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m01_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal m01_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal m01_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m01_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal m01_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal m01_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal m01_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal m01_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m01_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal m01_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal m01_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal m01_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m01_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal m01_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal m01_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m01_couplers_to_auto_ds_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_AXI_araddr(17 downto 0) <= auto_pc_to_m01_couplers_ARADDR(17 downto 0);
  M_AXI_arvalid <= auto_pc_to_m01_couplers_ARVALID;
  M_AXI_awaddr(17 downto 0) <= auto_pc_to_m01_couplers_AWADDR(17 downto 0);
  M_AXI_awvalid <= auto_pc_to_m01_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m01_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m01_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m01_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m01_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= m01_couplers_to_auto_ds_AWREADY;
  S_AXI_bresp(1 downto 0) <= m01_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= m01_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(127 downto 0) <= m01_couplers_to_auto_ds_RDATA(127 downto 0);
  S_AXI_rlast <= m01_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= m01_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= m01_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= m01_couplers_to_auto_ds_WREADY;
  auto_pc_to_m01_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m01_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m01_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m01_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m01_couplers_WREADY <= M_AXI_wready;
  m01_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m01_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m01_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m01_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m01_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  m01_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m01_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m01_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m01_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m01_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  m01_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m01_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m01_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m01_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m01_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  m01_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m01_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m01_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m01_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m01_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  m01_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  m01_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  m01_couplers_to_auto_ds_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m01_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  m01_couplers_to_auto_ds_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m01_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component design_1_auto_ds_1
     port map (
      m_axi_araddr(17 downto 0) => auto_ds_to_auto_pc_ARADDR(17 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(17 downto 0) => auto_ds_to_auto_pc_AWADDR(17 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(17 downto 0) => m01_couplers_to_auto_ds_ARADDR(17 downto 0),
      s_axi_arburst(1 downto 0) => m01_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m01_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arlen(7 downto 0) => m01_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => m01_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m01_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m01_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => m01_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => m01_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m01_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => m01_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(17 downto 0) => m01_couplers_to_auto_ds_AWADDR(17 downto 0),
      s_axi_awburst(1 downto 0) => m01_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m01_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m01_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => m01_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m01_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m01_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => m01_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => m01_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m01_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => m01_couplers_to_auto_ds_AWVALID,
      s_axi_bready => m01_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => m01_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => m01_couplers_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => m01_couplers_to_auto_ds_RDATA(127 downto 0),
      s_axi_rlast => m01_couplers_to_auto_ds_RLAST,
      s_axi_rready => m01_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => m01_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => m01_couplers_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => m01_couplers_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => m01_couplers_to_auto_ds_WLAST,
      s_axi_wready => m01_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => m01_couplers_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => m01_couplers_to_auto_ds_WVALID
    );
auto_pc: component design_1_auto_pc_1
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(17 downto 0) => auto_pc_to_m01_couplers_ARADDR(17 downto 0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_pc_to_m01_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m01_couplers_ARVALID,
      m_axi_awaddr(17 downto 0) => auto_pc_to_m01_couplers_AWADDR(17 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_pc_to_m01_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m01_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m01_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m01_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m01_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m01_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m01_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m01_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m01_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m01_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m01_couplers_WVALID,
      s_axi_araddr(17 downto 0) => auto_ds_to_auto_pc_ARADDR(17 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(17 downto 0) => auto_ds_to_auto_pc_AWADDR(17 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m02_couplers_imp_111SWKD is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m02_couplers_imp_111SWKD;

architecture STRUCTURE of m02_couplers_imp_111SWKD is
  component design_1_auto_ds_2 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_ds_2;
  component design_1_auto_pc_2 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_pc_2;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m02_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m02_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m02_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m02_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m02_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m02_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m02_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m02_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m02_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m02_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m02_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m02_couplers_WVALID : STD_LOGIC;
  signal m02_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m02_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m02_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal m02_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal m02_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m02_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m02_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal m02_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal m02_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal m02_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal m02_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m02_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal m02_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal m02_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal m02_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m02_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal m02_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal m02_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m02_couplers_to_auto_ds_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m02_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m02_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m02_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m02_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m02_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m02_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m02_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m02_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m02_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m02_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m02_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= m02_couplers_to_auto_ds_AWREADY;
  S_AXI_bresp(1 downto 0) <= m02_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= m02_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(127 downto 0) <= m02_couplers_to_auto_ds_RDATA(127 downto 0);
  S_AXI_rlast <= m02_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= m02_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= m02_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= m02_couplers_to_auto_ds_WREADY;
  auto_pc_to_m02_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m02_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m02_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m02_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m02_couplers_WREADY <= M_AXI_wready;
  m02_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m02_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m02_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m02_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m02_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  m02_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m02_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m02_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m02_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m02_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  m02_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m02_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m02_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m02_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m02_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  m02_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m02_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m02_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m02_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m02_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  m02_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  m02_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  m02_couplers_to_auto_ds_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m02_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  m02_couplers_to_auto_ds_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m02_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component design_1_auto_ds_2
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m02_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m02_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m02_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arlen(7 downto 0) => m02_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => m02_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m02_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m02_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => m02_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => m02_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m02_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => m02_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => m02_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m02_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m02_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m02_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => m02_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m02_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m02_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => m02_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => m02_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m02_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => m02_couplers_to_auto_ds_AWVALID,
      s_axi_bready => m02_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => m02_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => m02_couplers_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => m02_couplers_to_auto_ds_RDATA(127 downto 0),
      s_axi_rlast => m02_couplers_to_auto_ds_RLAST,
      s_axi_rready => m02_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => m02_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => m02_couplers_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => m02_couplers_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => m02_couplers_to_auto_ds_WLAST,
      s_axi_wready => m02_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => m02_couplers_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => m02_couplers_to_auto_ds_WVALID
    );
auto_pc: component design_1_auto_pc_2
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m02_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m02_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m02_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m02_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m02_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m02_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m02_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m02_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m02_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m02_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m02_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m02_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m02_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m02_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m02_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m02_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m02_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m03_couplers_imp_TN4O58 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m03_couplers_imp_TN4O58;

architecture STRUCTURE of m03_couplers_imp_TN4O58 is
  component design_1_auto_ds_3 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_ds_3;
  component design_1_auto_pc_3 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_pc_3;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m03_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m03_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m03_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m03_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m03_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m03_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m03_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m03_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m03_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m03_couplers_WVALID : STD_LOGIC;
  signal m03_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m03_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m03_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal m03_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal m03_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m03_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m03_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal m03_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal m03_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal m03_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal m03_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m03_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal m03_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal m03_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal m03_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m03_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal m03_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal m03_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m03_couplers_to_auto_ds_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m03_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m03_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m03_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m03_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m03_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m03_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m03_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m03_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m03_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m03_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m03_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m03_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= m03_couplers_to_auto_ds_AWREADY;
  S_AXI_bresp(1 downto 0) <= m03_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= m03_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(127 downto 0) <= m03_couplers_to_auto_ds_RDATA(127 downto 0);
  S_AXI_rlast <= m03_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= m03_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= m03_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= m03_couplers_to_auto_ds_WREADY;
  auto_pc_to_m03_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m03_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m03_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m03_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m03_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m03_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m03_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m03_couplers_WREADY <= M_AXI_wready;
  m03_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m03_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m03_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m03_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m03_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  m03_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m03_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m03_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m03_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m03_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  m03_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m03_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m03_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m03_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m03_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  m03_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m03_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m03_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m03_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m03_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  m03_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  m03_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  m03_couplers_to_auto_ds_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m03_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  m03_couplers_to_auto_ds_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m03_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component design_1_auto_ds_3
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m03_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m03_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m03_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arlen(7 downto 0) => m03_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => m03_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m03_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m03_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => m03_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => m03_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m03_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => m03_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => m03_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m03_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m03_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m03_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => m03_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m03_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m03_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => m03_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => m03_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m03_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => m03_couplers_to_auto_ds_AWVALID,
      s_axi_bready => m03_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => m03_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => m03_couplers_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => m03_couplers_to_auto_ds_RDATA(127 downto 0),
      s_axi_rlast => m03_couplers_to_auto_ds_RLAST,
      s_axi_rready => m03_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => m03_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => m03_couplers_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => m03_couplers_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => m03_couplers_to_auto_ds_WLAST,
      s_axi_wready => m03_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => m03_couplers_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => m03_couplers_to_auto_ds_WVALID
    );
auto_pc: component design_1_auto_pc_3
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m03_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m03_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m03_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m03_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m03_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m03_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m03_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m03_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m03_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m03_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m03_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m03_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m03_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m03_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m03_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m03_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m03_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m04_couplers_imp_12U8LEG is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC;
    M_AXI_arburst : out STD_LOGIC;
    M_AXI_arcache : out STD_LOGIC;
    M_AXI_arlen : out STD_LOGIC;
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC;
    M_AXI_arqos : out STD_LOGIC;
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arregion : out STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC;
    M_AXI_aruser : out STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC;
    M_AXI_awburst : out STD_LOGIC;
    M_AXI_awcache : out STD_LOGIC;
    M_AXI_awlen : out STD_LOGIC;
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC;
    M_AXI_awqos : out STD_LOGIC;
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awregion : out STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC;
    M_AXI_awuser : out STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC;
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC;
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC;
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC;
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC;
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC;
    S_AXI_arburst : in STD_LOGIC;
    S_AXI_arcache : in STD_LOGIC;
    S_AXI_arlen : in STD_LOGIC;
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC;
    S_AXI_arqos : in STD_LOGIC;
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC;
    S_AXI_aruser : in STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC;
    S_AXI_awburst : in STD_LOGIC;
    S_AXI_awcache : in STD_LOGIC;
    S_AXI_awlen : in STD_LOGIC;
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC;
    S_AXI_awqos : in STD_LOGIC;
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC;
    S_AXI_awuser : in STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC;
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC;
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC;
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC;
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC;
    S_AXI_wvalid : in STD_LOGIC
  );
end m04_couplers_imp_12U8LEG;

architecture STRUCTURE of m04_couplers_imp_12U8LEG is
  signal m04_couplers_to_m04_couplers_ARADDR : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_ARBURST : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_ARCACHE : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_ARLEN : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_ARLOCK : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_ARPROT : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_ARQOS : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_ARREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_ARREGION : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_ARSIZE : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_ARUSER : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_ARVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_AWADDR : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_AWBURST : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_AWCACHE : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_AWLEN : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_AWLOCK : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_AWPROT : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_AWQOS : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_AWREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_AWREGION : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_AWSIZE : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_AWUSER : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_AWVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_BREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_BRESP : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_BVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_RDATA : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_RLAST : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_RREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_RRESP : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_RVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_WDATA : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_WLAST : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_WREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_WSTRB : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr <= m04_couplers_to_m04_couplers_ARADDR;
  M_AXI_arburst <= m04_couplers_to_m04_couplers_ARBURST;
  M_AXI_arcache <= m04_couplers_to_m04_couplers_ARCACHE;
  M_AXI_arlen <= m04_couplers_to_m04_couplers_ARLEN;
  M_AXI_arlock <= m04_couplers_to_m04_couplers_ARLOCK;
  M_AXI_arprot <= m04_couplers_to_m04_couplers_ARPROT;
  M_AXI_arqos <= m04_couplers_to_m04_couplers_ARQOS;
  M_AXI_arregion <= m04_couplers_to_m04_couplers_ARREGION;
  M_AXI_arsize <= m04_couplers_to_m04_couplers_ARSIZE;
  M_AXI_aruser <= m04_couplers_to_m04_couplers_ARUSER;
  M_AXI_arvalid <= m04_couplers_to_m04_couplers_ARVALID;
  M_AXI_awaddr <= m04_couplers_to_m04_couplers_AWADDR;
  M_AXI_awburst <= m04_couplers_to_m04_couplers_AWBURST;
  M_AXI_awcache <= m04_couplers_to_m04_couplers_AWCACHE;
  M_AXI_awlen <= m04_couplers_to_m04_couplers_AWLEN;
  M_AXI_awlock <= m04_couplers_to_m04_couplers_AWLOCK;
  M_AXI_awprot <= m04_couplers_to_m04_couplers_AWPROT;
  M_AXI_awqos <= m04_couplers_to_m04_couplers_AWQOS;
  M_AXI_awregion <= m04_couplers_to_m04_couplers_AWREGION;
  M_AXI_awsize <= m04_couplers_to_m04_couplers_AWSIZE;
  M_AXI_awuser <= m04_couplers_to_m04_couplers_AWUSER;
  M_AXI_awvalid <= m04_couplers_to_m04_couplers_AWVALID;
  M_AXI_bready <= m04_couplers_to_m04_couplers_BREADY;
  M_AXI_rready <= m04_couplers_to_m04_couplers_RREADY;
  M_AXI_wdata <= m04_couplers_to_m04_couplers_WDATA;
  M_AXI_wlast <= m04_couplers_to_m04_couplers_WLAST;
  M_AXI_wstrb <= m04_couplers_to_m04_couplers_WSTRB;
  M_AXI_wvalid <= m04_couplers_to_m04_couplers_WVALID;
  S_AXI_arready <= m04_couplers_to_m04_couplers_ARREADY;
  S_AXI_awready <= m04_couplers_to_m04_couplers_AWREADY;
  S_AXI_bresp <= m04_couplers_to_m04_couplers_BRESP;
  S_AXI_bvalid <= m04_couplers_to_m04_couplers_BVALID;
  S_AXI_rdata <= m04_couplers_to_m04_couplers_RDATA;
  S_AXI_rlast <= m04_couplers_to_m04_couplers_RLAST;
  S_AXI_rresp <= m04_couplers_to_m04_couplers_RRESP;
  S_AXI_rvalid <= m04_couplers_to_m04_couplers_RVALID;
  S_AXI_wready <= m04_couplers_to_m04_couplers_WREADY;
  m04_couplers_to_m04_couplers_ARADDR <= S_AXI_araddr;
  m04_couplers_to_m04_couplers_ARBURST <= S_AXI_arburst;
  m04_couplers_to_m04_couplers_ARCACHE <= S_AXI_arcache;
  m04_couplers_to_m04_couplers_ARLEN <= S_AXI_arlen;
  m04_couplers_to_m04_couplers_ARLOCK <= S_AXI_arlock;
  m04_couplers_to_m04_couplers_ARPROT <= S_AXI_arprot;
  m04_couplers_to_m04_couplers_ARQOS <= S_AXI_arqos;
  m04_couplers_to_m04_couplers_ARREADY <= M_AXI_arready;
  m04_couplers_to_m04_couplers_ARREGION <= S_AXI_arregion;
  m04_couplers_to_m04_couplers_ARSIZE <= S_AXI_arsize;
  m04_couplers_to_m04_couplers_ARUSER <= S_AXI_aruser;
  m04_couplers_to_m04_couplers_ARVALID <= S_AXI_arvalid;
  m04_couplers_to_m04_couplers_AWADDR <= S_AXI_awaddr;
  m04_couplers_to_m04_couplers_AWBURST <= S_AXI_awburst;
  m04_couplers_to_m04_couplers_AWCACHE <= S_AXI_awcache;
  m04_couplers_to_m04_couplers_AWLEN <= S_AXI_awlen;
  m04_couplers_to_m04_couplers_AWLOCK <= S_AXI_awlock;
  m04_couplers_to_m04_couplers_AWPROT <= S_AXI_awprot;
  m04_couplers_to_m04_couplers_AWQOS <= S_AXI_awqos;
  m04_couplers_to_m04_couplers_AWREADY <= M_AXI_awready;
  m04_couplers_to_m04_couplers_AWREGION <= S_AXI_awregion;
  m04_couplers_to_m04_couplers_AWSIZE <= S_AXI_awsize;
  m04_couplers_to_m04_couplers_AWUSER <= S_AXI_awuser;
  m04_couplers_to_m04_couplers_AWVALID <= S_AXI_awvalid;
  m04_couplers_to_m04_couplers_BREADY <= S_AXI_bready;
  m04_couplers_to_m04_couplers_BRESP <= M_AXI_bresp;
  m04_couplers_to_m04_couplers_BVALID <= M_AXI_bvalid;
  m04_couplers_to_m04_couplers_RDATA <= M_AXI_rdata;
  m04_couplers_to_m04_couplers_RLAST <= M_AXI_rlast;
  m04_couplers_to_m04_couplers_RREADY <= S_AXI_rready;
  m04_couplers_to_m04_couplers_RRESP <= M_AXI_rresp;
  m04_couplers_to_m04_couplers_RVALID <= M_AXI_rvalid;
  m04_couplers_to_m04_couplers_WDATA <= S_AXI_wdata;
  m04_couplers_to_m04_couplers_WLAST <= S_AXI_wlast;
  m04_couplers_to_m04_couplers_WREADY <= M_AXI_wready;
  m04_couplers_to_m04_couplers_WSTRB <= S_AXI_wstrb;
  m04_couplers_to_m04_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m05_couplers_imp_RXI115 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC;
    M_AXI_arburst : out STD_LOGIC;
    M_AXI_arcache : out STD_LOGIC;
    M_AXI_arlen : out STD_LOGIC;
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC;
    M_AXI_arqos : out STD_LOGIC;
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arregion : out STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC;
    M_AXI_aruser : out STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC;
    M_AXI_awburst : out STD_LOGIC;
    M_AXI_awcache : out STD_LOGIC;
    M_AXI_awlen : out STD_LOGIC;
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC;
    M_AXI_awqos : out STD_LOGIC;
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awregion : out STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC;
    M_AXI_awuser : out STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC;
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC;
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC;
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC;
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC;
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC;
    S_AXI_arburst : in STD_LOGIC;
    S_AXI_arcache : in STD_LOGIC;
    S_AXI_arlen : in STD_LOGIC;
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC;
    S_AXI_arqos : in STD_LOGIC;
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC;
    S_AXI_aruser : in STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC;
    S_AXI_awburst : in STD_LOGIC;
    S_AXI_awcache : in STD_LOGIC;
    S_AXI_awlen : in STD_LOGIC;
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC;
    S_AXI_awqos : in STD_LOGIC;
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC;
    S_AXI_awuser : in STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC;
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC;
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC;
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC;
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC;
    S_AXI_wvalid : in STD_LOGIC
  );
end m05_couplers_imp_RXI115;

architecture STRUCTURE of m05_couplers_imp_RXI115 is
  signal m05_couplers_to_m05_couplers_ARADDR : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_ARBURST : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_ARCACHE : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_ARLEN : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_ARLOCK : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_ARPROT : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_ARQOS : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_ARREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_ARREGION : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_ARSIZE : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_ARUSER : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_ARVALID : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_AWADDR : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_AWBURST : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_AWCACHE : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_AWLEN : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_AWLOCK : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_AWPROT : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_AWQOS : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_AWREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_AWREGION : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_AWSIZE : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_AWUSER : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_AWVALID : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_BREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_BRESP : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_BVALID : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_RDATA : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_RLAST : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_RREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_RRESP : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_RVALID : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_WDATA : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_WLAST : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_WREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_WSTRB : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr <= m05_couplers_to_m05_couplers_ARADDR;
  M_AXI_arburst <= m05_couplers_to_m05_couplers_ARBURST;
  M_AXI_arcache <= m05_couplers_to_m05_couplers_ARCACHE;
  M_AXI_arlen <= m05_couplers_to_m05_couplers_ARLEN;
  M_AXI_arlock <= m05_couplers_to_m05_couplers_ARLOCK;
  M_AXI_arprot <= m05_couplers_to_m05_couplers_ARPROT;
  M_AXI_arqos <= m05_couplers_to_m05_couplers_ARQOS;
  M_AXI_arregion <= m05_couplers_to_m05_couplers_ARREGION;
  M_AXI_arsize <= m05_couplers_to_m05_couplers_ARSIZE;
  M_AXI_aruser <= m05_couplers_to_m05_couplers_ARUSER;
  M_AXI_arvalid <= m05_couplers_to_m05_couplers_ARVALID;
  M_AXI_awaddr <= m05_couplers_to_m05_couplers_AWADDR;
  M_AXI_awburst <= m05_couplers_to_m05_couplers_AWBURST;
  M_AXI_awcache <= m05_couplers_to_m05_couplers_AWCACHE;
  M_AXI_awlen <= m05_couplers_to_m05_couplers_AWLEN;
  M_AXI_awlock <= m05_couplers_to_m05_couplers_AWLOCK;
  M_AXI_awprot <= m05_couplers_to_m05_couplers_AWPROT;
  M_AXI_awqos <= m05_couplers_to_m05_couplers_AWQOS;
  M_AXI_awregion <= m05_couplers_to_m05_couplers_AWREGION;
  M_AXI_awsize <= m05_couplers_to_m05_couplers_AWSIZE;
  M_AXI_awuser <= m05_couplers_to_m05_couplers_AWUSER;
  M_AXI_awvalid <= m05_couplers_to_m05_couplers_AWVALID;
  M_AXI_bready <= m05_couplers_to_m05_couplers_BREADY;
  M_AXI_rready <= m05_couplers_to_m05_couplers_RREADY;
  M_AXI_wdata <= m05_couplers_to_m05_couplers_WDATA;
  M_AXI_wlast <= m05_couplers_to_m05_couplers_WLAST;
  M_AXI_wstrb <= m05_couplers_to_m05_couplers_WSTRB;
  M_AXI_wvalid <= m05_couplers_to_m05_couplers_WVALID;
  S_AXI_arready <= m05_couplers_to_m05_couplers_ARREADY;
  S_AXI_awready <= m05_couplers_to_m05_couplers_AWREADY;
  S_AXI_bresp <= m05_couplers_to_m05_couplers_BRESP;
  S_AXI_bvalid <= m05_couplers_to_m05_couplers_BVALID;
  S_AXI_rdata <= m05_couplers_to_m05_couplers_RDATA;
  S_AXI_rlast <= m05_couplers_to_m05_couplers_RLAST;
  S_AXI_rresp <= m05_couplers_to_m05_couplers_RRESP;
  S_AXI_rvalid <= m05_couplers_to_m05_couplers_RVALID;
  S_AXI_wready <= m05_couplers_to_m05_couplers_WREADY;
  m05_couplers_to_m05_couplers_ARADDR <= S_AXI_araddr;
  m05_couplers_to_m05_couplers_ARBURST <= S_AXI_arburst;
  m05_couplers_to_m05_couplers_ARCACHE <= S_AXI_arcache;
  m05_couplers_to_m05_couplers_ARLEN <= S_AXI_arlen;
  m05_couplers_to_m05_couplers_ARLOCK <= S_AXI_arlock;
  m05_couplers_to_m05_couplers_ARPROT <= S_AXI_arprot;
  m05_couplers_to_m05_couplers_ARQOS <= S_AXI_arqos;
  m05_couplers_to_m05_couplers_ARREADY <= M_AXI_arready;
  m05_couplers_to_m05_couplers_ARREGION <= S_AXI_arregion;
  m05_couplers_to_m05_couplers_ARSIZE <= S_AXI_arsize;
  m05_couplers_to_m05_couplers_ARUSER <= S_AXI_aruser;
  m05_couplers_to_m05_couplers_ARVALID <= S_AXI_arvalid;
  m05_couplers_to_m05_couplers_AWADDR <= S_AXI_awaddr;
  m05_couplers_to_m05_couplers_AWBURST <= S_AXI_awburst;
  m05_couplers_to_m05_couplers_AWCACHE <= S_AXI_awcache;
  m05_couplers_to_m05_couplers_AWLEN <= S_AXI_awlen;
  m05_couplers_to_m05_couplers_AWLOCK <= S_AXI_awlock;
  m05_couplers_to_m05_couplers_AWPROT <= S_AXI_awprot;
  m05_couplers_to_m05_couplers_AWQOS <= S_AXI_awqos;
  m05_couplers_to_m05_couplers_AWREADY <= M_AXI_awready;
  m05_couplers_to_m05_couplers_AWREGION <= S_AXI_awregion;
  m05_couplers_to_m05_couplers_AWSIZE <= S_AXI_awsize;
  m05_couplers_to_m05_couplers_AWUSER <= S_AXI_awuser;
  m05_couplers_to_m05_couplers_AWVALID <= S_AXI_awvalid;
  m05_couplers_to_m05_couplers_BREADY <= S_AXI_bready;
  m05_couplers_to_m05_couplers_BRESP <= M_AXI_bresp;
  m05_couplers_to_m05_couplers_BVALID <= M_AXI_bvalid;
  m05_couplers_to_m05_couplers_RDATA <= M_AXI_rdata;
  m05_couplers_to_m05_couplers_RLAST <= M_AXI_rlast;
  m05_couplers_to_m05_couplers_RREADY <= S_AXI_rready;
  m05_couplers_to_m05_couplers_RRESP <= M_AXI_rresp;
  m05_couplers_to_m05_couplers_RVALID <= M_AXI_rvalid;
  m05_couplers_to_m05_couplers_WDATA <= S_AXI_wdata;
  m05_couplers_to_m05_couplers_WLAST <= S_AXI_wlast;
  m05_couplers_to_m05_couplers_WREADY <= M_AXI_wready;
  m05_couplers_to_m05_couplers_WSTRB <= S_AXI_wstrb;
  m05_couplers_to_m05_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m06_couplers_imp_13G8PNF is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m06_couplers_imp_13G8PNF;

architecture STRUCTURE of m06_couplers_imp_13G8PNF is
  component design_1_auto_ds_4 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_ds_4;
  component design_1_auto_pc_4 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_pc_4;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m06_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m06_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m06_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m06_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m06_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m06_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m06_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m06_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m06_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m06_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m06_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m06_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m06_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m06_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m06_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m06_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m06_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m06_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m06_couplers_WVALID : STD_LOGIC;
  signal m06_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m06_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m06_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal m06_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal m06_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m06_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m06_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal m06_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal m06_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal m06_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal m06_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m06_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal m06_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal m06_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal m06_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m06_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal m06_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal m06_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m06_couplers_to_auto_ds_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m06_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m06_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m06_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m06_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m06_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m06_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m06_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m06_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m06_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m06_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m06_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m06_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= m06_couplers_to_auto_ds_AWREADY;
  S_AXI_bresp(1 downto 0) <= m06_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= m06_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(127 downto 0) <= m06_couplers_to_auto_ds_RDATA(127 downto 0);
  S_AXI_rlast <= m06_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= m06_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= m06_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= m06_couplers_to_auto_ds_WREADY;
  auto_pc_to_m06_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m06_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m06_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m06_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m06_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m06_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m06_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m06_couplers_WREADY <= M_AXI_wready;
  m06_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m06_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m06_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m06_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m06_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  m06_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m06_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m06_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m06_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m06_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  m06_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m06_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m06_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m06_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m06_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  m06_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m06_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m06_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m06_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m06_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  m06_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  m06_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  m06_couplers_to_auto_ds_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m06_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  m06_couplers_to_auto_ds_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m06_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component design_1_auto_ds_4
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m06_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m06_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m06_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arlen(7 downto 0) => m06_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => m06_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m06_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m06_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => m06_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => m06_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m06_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => m06_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => m06_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m06_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m06_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m06_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => m06_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m06_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m06_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => m06_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => m06_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m06_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => m06_couplers_to_auto_ds_AWVALID,
      s_axi_bready => m06_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => m06_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => m06_couplers_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => m06_couplers_to_auto_ds_RDATA(127 downto 0),
      s_axi_rlast => m06_couplers_to_auto_ds_RLAST,
      s_axi_rready => m06_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => m06_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => m06_couplers_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => m06_couplers_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => m06_couplers_to_auto_ds_WLAST,
      s_axi_wready => m06_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => m06_couplers_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => m06_couplers_to_auto_ds_WVALID
    );
auto_pc: component design_1_auto_pc_4
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m06_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m06_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m06_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m06_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m06_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m06_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m06_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m06_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m06_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m06_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m06_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m06_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m06_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m06_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m06_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m06_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m06_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m06_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m06_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m07_couplers_imp_R1SY7U is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC;
    M_AXI_arburst : out STD_LOGIC;
    M_AXI_arcache : out STD_LOGIC;
    M_AXI_arlen : out STD_LOGIC;
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC;
    M_AXI_arqos : out STD_LOGIC;
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arregion : out STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC;
    M_AXI_aruser : out STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC;
    M_AXI_awburst : out STD_LOGIC;
    M_AXI_awcache : out STD_LOGIC;
    M_AXI_awlen : out STD_LOGIC;
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC;
    M_AXI_awqos : out STD_LOGIC;
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awregion : out STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC;
    M_AXI_awuser : out STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC;
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC;
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC;
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC;
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC;
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC;
    S_AXI_arburst : in STD_LOGIC;
    S_AXI_arcache : in STD_LOGIC;
    S_AXI_arlen : in STD_LOGIC;
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC;
    S_AXI_arqos : in STD_LOGIC;
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC;
    S_AXI_aruser : in STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC;
    S_AXI_awburst : in STD_LOGIC;
    S_AXI_awcache : in STD_LOGIC;
    S_AXI_awlen : in STD_LOGIC;
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC;
    S_AXI_awqos : in STD_LOGIC;
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC;
    S_AXI_awuser : in STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC;
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC;
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC;
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC;
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC;
    S_AXI_wvalid : in STD_LOGIC
  );
end m07_couplers_imp_R1SY7U;

architecture STRUCTURE of m07_couplers_imp_R1SY7U is
  signal m07_couplers_to_m07_couplers_ARADDR : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_ARBURST : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_ARCACHE : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_ARLEN : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_ARLOCK : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_ARPROT : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_ARQOS : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_ARREADY : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_ARREGION : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_ARSIZE : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_ARUSER : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_ARVALID : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_AWADDR : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_AWBURST : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_AWCACHE : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_AWLEN : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_AWLOCK : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_AWPROT : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_AWQOS : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_AWREADY : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_AWREGION : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_AWSIZE : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_AWUSER : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_AWVALID : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_BREADY : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_BRESP : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_BVALID : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_RDATA : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_RLAST : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_RREADY : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_RRESP : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_RVALID : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_WDATA : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_WLAST : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_WREADY : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_WSTRB : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr <= m07_couplers_to_m07_couplers_ARADDR;
  M_AXI_arburst <= m07_couplers_to_m07_couplers_ARBURST;
  M_AXI_arcache <= m07_couplers_to_m07_couplers_ARCACHE;
  M_AXI_arlen <= m07_couplers_to_m07_couplers_ARLEN;
  M_AXI_arlock <= m07_couplers_to_m07_couplers_ARLOCK;
  M_AXI_arprot <= m07_couplers_to_m07_couplers_ARPROT;
  M_AXI_arqos <= m07_couplers_to_m07_couplers_ARQOS;
  M_AXI_arregion <= m07_couplers_to_m07_couplers_ARREGION;
  M_AXI_arsize <= m07_couplers_to_m07_couplers_ARSIZE;
  M_AXI_aruser <= m07_couplers_to_m07_couplers_ARUSER;
  M_AXI_arvalid <= m07_couplers_to_m07_couplers_ARVALID;
  M_AXI_awaddr <= m07_couplers_to_m07_couplers_AWADDR;
  M_AXI_awburst <= m07_couplers_to_m07_couplers_AWBURST;
  M_AXI_awcache <= m07_couplers_to_m07_couplers_AWCACHE;
  M_AXI_awlen <= m07_couplers_to_m07_couplers_AWLEN;
  M_AXI_awlock <= m07_couplers_to_m07_couplers_AWLOCK;
  M_AXI_awprot <= m07_couplers_to_m07_couplers_AWPROT;
  M_AXI_awqos <= m07_couplers_to_m07_couplers_AWQOS;
  M_AXI_awregion <= m07_couplers_to_m07_couplers_AWREGION;
  M_AXI_awsize <= m07_couplers_to_m07_couplers_AWSIZE;
  M_AXI_awuser <= m07_couplers_to_m07_couplers_AWUSER;
  M_AXI_awvalid <= m07_couplers_to_m07_couplers_AWVALID;
  M_AXI_bready <= m07_couplers_to_m07_couplers_BREADY;
  M_AXI_rready <= m07_couplers_to_m07_couplers_RREADY;
  M_AXI_wdata <= m07_couplers_to_m07_couplers_WDATA;
  M_AXI_wlast <= m07_couplers_to_m07_couplers_WLAST;
  M_AXI_wstrb <= m07_couplers_to_m07_couplers_WSTRB;
  M_AXI_wvalid <= m07_couplers_to_m07_couplers_WVALID;
  S_AXI_arready <= m07_couplers_to_m07_couplers_ARREADY;
  S_AXI_awready <= m07_couplers_to_m07_couplers_AWREADY;
  S_AXI_bresp <= m07_couplers_to_m07_couplers_BRESP;
  S_AXI_bvalid <= m07_couplers_to_m07_couplers_BVALID;
  S_AXI_rdata <= m07_couplers_to_m07_couplers_RDATA;
  S_AXI_rlast <= m07_couplers_to_m07_couplers_RLAST;
  S_AXI_rresp <= m07_couplers_to_m07_couplers_RRESP;
  S_AXI_rvalid <= m07_couplers_to_m07_couplers_RVALID;
  S_AXI_wready <= m07_couplers_to_m07_couplers_WREADY;
  m07_couplers_to_m07_couplers_ARADDR <= S_AXI_araddr;
  m07_couplers_to_m07_couplers_ARBURST <= S_AXI_arburst;
  m07_couplers_to_m07_couplers_ARCACHE <= S_AXI_arcache;
  m07_couplers_to_m07_couplers_ARLEN <= S_AXI_arlen;
  m07_couplers_to_m07_couplers_ARLOCK <= S_AXI_arlock;
  m07_couplers_to_m07_couplers_ARPROT <= S_AXI_arprot;
  m07_couplers_to_m07_couplers_ARQOS <= S_AXI_arqos;
  m07_couplers_to_m07_couplers_ARREADY <= M_AXI_arready;
  m07_couplers_to_m07_couplers_ARREGION <= S_AXI_arregion;
  m07_couplers_to_m07_couplers_ARSIZE <= S_AXI_arsize;
  m07_couplers_to_m07_couplers_ARUSER <= S_AXI_aruser;
  m07_couplers_to_m07_couplers_ARVALID <= S_AXI_arvalid;
  m07_couplers_to_m07_couplers_AWADDR <= S_AXI_awaddr;
  m07_couplers_to_m07_couplers_AWBURST <= S_AXI_awburst;
  m07_couplers_to_m07_couplers_AWCACHE <= S_AXI_awcache;
  m07_couplers_to_m07_couplers_AWLEN <= S_AXI_awlen;
  m07_couplers_to_m07_couplers_AWLOCK <= S_AXI_awlock;
  m07_couplers_to_m07_couplers_AWPROT <= S_AXI_awprot;
  m07_couplers_to_m07_couplers_AWQOS <= S_AXI_awqos;
  m07_couplers_to_m07_couplers_AWREADY <= M_AXI_awready;
  m07_couplers_to_m07_couplers_AWREGION <= S_AXI_awregion;
  m07_couplers_to_m07_couplers_AWSIZE <= S_AXI_awsize;
  m07_couplers_to_m07_couplers_AWUSER <= S_AXI_awuser;
  m07_couplers_to_m07_couplers_AWVALID <= S_AXI_awvalid;
  m07_couplers_to_m07_couplers_BREADY <= S_AXI_bready;
  m07_couplers_to_m07_couplers_BRESP <= M_AXI_bresp;
  m07_couplers_to_m07_couplers_BVALID <= M_AXI_bvalid;
  m07_couplers_to_m07_couplers_RDATA <= M_AXI_rdata;
  m07_couplers_to_m07_couplers_RLAST <= M_AXI_rlast;
  m07_couplers_to_m07_couplers_RREADY <= S_AXI_rready;
  m07_couplers_to_m07_couplers_RRESP <= M_AXI_rresp;
  m07_couplers_to_m07_couplers_RVALID <= M_AXI_rvalid;
  m07_couplers_to_m07_couplers_WDATA <= S_AXI_wdata;
  m07_couplers_to_m07_couplers_WLAST <= S_AXI_wlast;
  m07_couplers_to_m07_couplers_WREADY <= M_AXI_wready;
  m07_couplers_to_m07_couplers_WSTRB <= S_AXI_wstrb;
  m07_couplers_to_m07_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m08_couplers_imp_15WDQVM is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m08_couplers_imp_15WDQVM;

architecture STRUCTURE of m08_couplers_imp_15WDQVM is
  component design_1_auto_ds_5 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_ds_5;
  component design_1_auto_pc_5 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_pc_5;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m08_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m08_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m08_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m08_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m08_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m08_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m08_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m08_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m08_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m08_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m08_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m08_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m08_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m08_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m08_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m08_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m08_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m08_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m08_couplers_WVALID : STD_LOGIC;
  signal m08_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m08_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m08_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal m08_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal m08_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m08_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m08_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal m08_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal m08_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal m08_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal m08_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m08_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal m08_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal m08_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal m08_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m08_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal m08_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal m08_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m08_couplers_to_auto_ds_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m08_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m08_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m08_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m08_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m08_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m08_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m08_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m08_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m08_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m08_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m08_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m08_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= m08_couplers_to_auto_ds_AWREADY;
  S_AXI_bresp(1 downto 0) <= m08_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= m08_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(127 downto 0) <= m08_couplers_to_auto_ds_RDATA(127 downto 0);
  S_AXI_rlast <= m08_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= m08_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= m08_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= m08_couplers_to_auto_ds_WREADY;
  auto_pc_to_m08_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m08_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m08_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m08_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m08_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m08_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m08_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m08_couplers_WREADY <= M_AXI_wready;
  m08_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m08_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m08_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m08_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m08_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  m08_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m08_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m08_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m08_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m08_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  m08_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m08_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m08_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m08_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m08_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  m08_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m08_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m08_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m08_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m08_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  m08_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  m08_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  m08_couplers_to_auto_ds_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m08_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  m08_couplers_to_auto_ds_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m08_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component design_1_auto_ds_5
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m08_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m08_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m08_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arlen(7 downto 0) => m08_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => m08_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m08_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m08_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => m08_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => m08_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m08_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => m08_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => m08_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m08_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m08_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m08_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => m08_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m08_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m08_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => m08_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => m08_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m08_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => m08_couplers_to_auto_ds_AWVALID,
      s_axi_bready => m08_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => m08_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => m08_couplers_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => m08_couplers_to_auto_ds_RDATA(127 downto 0),
      s_axi_rlast => m08_couplers_to_auto_ds_RLAST,
      s_axi_rready => m08_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => m08_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => m08_couplers_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => m08_couplers_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => m08_couplers_to_auto_ds_WLAST,
      s_axi_wready => m08_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => m08_couplers_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => m08_couplers_to_auto_ds_WVALID
    );
auto_pc: component design_1_auto_pc_5
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m08_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m08_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m08_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m08_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m08_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m08_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m08_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m08_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m08_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m08_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m08_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m08_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m08_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m08_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m08_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m08_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m08_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m08_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m08_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m09_couplers_imp_XDSI43 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m09_couplers_imp_XDSI43;

architecture STRUCTURE of m09_couplers_imp_XDSI43 is
  component design_1_auto_ds_6 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_ds_6;
  component design_1_auto_pc_6 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_pc_6;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m09_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m09_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m09_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m09_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m09_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m09_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m09_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m09_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m09_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m09_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m09_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m09_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m09_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m09_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m09_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m09_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m09_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m09_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m09_couplers_WVALID : STD_LOGIC;
  signal m09_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m09_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m09_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal m09_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal m09_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m09_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m09_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal m09_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal m09_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal m09_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal m09_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m09_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal m09_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal m09_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal m09_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m09_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal m09_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal m09_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m09_couplers_to_auto_ds_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m09_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m09_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m09_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m09_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m09_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m09_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m09_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m09_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m09_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m09_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m09_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m09_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= m09_couplers_to_auto_ds_AWREADY;
  S_AXI_bresp(1 downto 0) <= m09_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= m09_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(127 downto 0) <= m09_couplers_to_auto_ds_RDATA(127 downto 0);
  S_AXI_rlast <= m09_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= m09_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= m09_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= m09_couplers_to_auto_ds_WREADY;
  auto_pc_to_m09_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m09_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m09_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m09_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m09_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m09_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m09_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m09_couplers_WREADY <= M_AXI_wready;
  m09_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m09_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m09_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m09_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m09_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  m09_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m09_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m09_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m09_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m09_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  m09_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m09_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m09_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m09_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m09_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  m09_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m09_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m09_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m09_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m09_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  m09_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  m09_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  m09_couplers_to_auto_ds_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m09_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  m09_couplers_to_auto_ds_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m09_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component design_1_auto_ds_6
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m09_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m09_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m09_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arlen(7 downto 0) => m09_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => m09_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m09_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m09_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => m09_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => m09_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m09_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => m09_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => m09_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m09_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m09_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m09_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => m09_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m09_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m09_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => m09_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => m09_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m09_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => m09_couplers_to_auto_ds_AWVALID,
      s_axi_bready => m09_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => m09_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => m09_couplers_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => m09_couplers_to_auto_ds_RDATA(127 downto 0),
      s_axi_rlast => m09_couplers_to_auto_ds_RLAST,
      s_axi_rready => m09_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => m09_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => m09_couplers_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => m09_couplers_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => m09_couplers_to_auto_ds_WLAST,
      s_axi_wready => m09_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => m09_couplers_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => m09_couplers_to_auto_ds_WVALID
    );
auto_pc: component design_1_auto_pc_6
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m09_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m09_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m09_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m09_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m09_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m09_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m09_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m09_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m09_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m09_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m09_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m09_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m09_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m09_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m09_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m09_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m09_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m09_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m09_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m10_couplers_imp_OBXBEU is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC;
    M_AXI_arburst : out STD_LOGIC;
    M_AXI_arcache : out STD_LOGIC;
    M_AXI_arlen : out STD_LOGIC;
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC;
    M_AXI_arqos : out STD_LOGIC;
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arregion : out STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC;
    M_AXI_aruser : out STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC;
    M_AXI_awburst : out STD_LOGIC;
    M_AXI_awcache : out STD_LOGIC;
    M_AXI_awlen : out STD_LOGIC;
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC;
    M_AXI_awqos : out STD_LOGIC;
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awregion : out STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC;
    M_AXI_awuser : out STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC;
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC;
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC;
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC;
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC;
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC;
    S_AXI_arburst : in STD_LOGIC;
    S_AXI_arcache : in STD_LOGIC;
    S_AXI_arlen : in STD_LOGIC;
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC;
    S_AXI_arqos : in STD_LOGIC;
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC;
    S_AXI_aruser : in STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC;
    S_AXI_awburst : in STD_LOGIC;
    S_AXI_awcache : in STD_LOGIC;
    S_AXI_awlen : in STD_LOGIC;
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC;
    S_AXI_awqos : in STD_LOGIC;
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC;
    S_AXI_awuser : in STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC;
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC;
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC;
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC;
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC;
    S_AXI_wvalid : in STD_LOGIC
  );
end m10_couplers_imp_OBXBEU;

architecture STRUCTURE of m10_couplers_imp_OBXBEU is
  signal m10_couplers_to_m10_couplers_ARADDR : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_ARBURST : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_ARCACHE : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_ARLEN : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_ARLOCK : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_ARPROT : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_ARQOS : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_ARREADY : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_ARREGION : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_ARSIZE : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_ARUSER : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_ARVALID : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWADDR : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWBURST : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWCACHE : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWLEN : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWLOCK : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWPROT : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWQOS : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWREADY : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWREGION : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWSIZE : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWUSER : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWVALID : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_BREADY : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_BRESP : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_BVALID : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_RDATA : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_RLAST : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_RREADY : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_RRESP : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_RVALID : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_WDATA : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_WLAST : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_WREADY : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_WSTRB : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr <= m10_couplers_to_m10_couplers_ARADDR;
  M_AXI_arburst <= m10_couplers_to_m10_couplers_ARBURST;
  M_AXI_arcache <= m10_couplers_to_m10_couplers_ARCACHE;
  M_AXI_arlen <= m10_couplers_to_m10_couplers_ARLEN;
  M_AXI_arlock <= m10_couplers_to_m10_couplers_ARLOCK;
  M_AXI_arprot <= m10_couplers_to_m10_couplers_ARPROT;
  M_AXI_arqos <= m10_couplers_to_m10_couplers_ARQOS;
  M_AXI_arregion <= m10_couplers_to_m10_couplers_ARREGION;
  M_AXI_arsize <= m10_couplers_to_m10_couplers_ARSIZE;
  M_AXI_aruser <= m10_couplers_to_m10_couplers_ARUSER;
  M_AXI_arvalid <= m10_couplers_to_m10_couplers_ARVALID;
  M_AXI_awaddr <= m10_couplers_to_m10_couplers_AWADDR;
  M_AXI_awburst <= m10_couplers_to_m10_couplers_AWBURST;
  M_AXI_awcache <= m10_couplers_to_m10_couplers_AWCACHE;
  M_AXI_awlen <= m10_couplers_to_m10_couplers_AWLEN;
  M_AXI_awlock <= m10_couplers_to_m10_couplers_AWLOCK;
  M_AXI_awprot <= m10_couplers_to_m10_couplers_AWPROT;
  M_AXI_awqos <= m10_couplers_to_m10_couplers_AWQOS;
  M_AXI_awregion <= m10_couplers_to_m10_couplers_AWREGION;
  M_AXI_awsize <= m10_couplers_to_m10_couplers_AWSIZE;
  M_AXI_awuser <= m10_couplers_to_m10_couplers_AWUSER;
  M_AXI_awvalid <= m10_couplers_to_m10_couplers_AWVALID;
  M_AXI_bready <= m10_couplers_to_m10_couplers_BREADY;
  M_AXI_rready <= m10_couplers_to_m10_couplers_RREADY;
  M_AXI_wdata <= m10_couplers_to_m10_couplers_WDATA;
  M_AXI_wlast <= m10_couplers_to_m10_couplers_WLAST;
  M_AXI_wstrb <= m10_couplers_to_m10_couplers_WSTRB;
  M_AXI_wvalid <= m10_couplers_to_m10_couplers_WVALID;
  S_AXI_arready <= m10_couplers_to_m10_couplers_ARREADY;
  S_AXI_awready <= m10_couplers_to_m10_couplers_AWREADY;
  S_AXI_bresp <= m10_couplers_to_m10_couplers_BRESP;
  S_AXI_bvalid <= m10_couplers_to_m10_couplers_BVALID;
  S_AXI_rdata <= m10_couplers_to_m10_couplers_RDATA;
  S_AXI_rlast <= m10_couplers_to_m10_couplers_RLAST;
  S_AXI_rresp <= m10_couplers_to_m10_couplers_RRESP;
  S_AXI_rvalid <= m10_couplers_to_m10_couplers_RVALID;
  S_AXI_wready <= m10_couplers_to_m10_couplers_WREADY;
  m10_couplers_to_m10_couplers_ARADDR <= S_AXI_araddr;
  m10_couplers_to_m10_couplers_ARBURST <= S_AXI_arburst;
  m10_couplers_to_m10_couplers_ARCACHE <= S_AXI_arcache;
  m10_couplers_to_m10_couplers_ARLEN <= S_AXI_arlen;
  m10_couplers_to_m10_couplers_ARLOCK <= S_AXI_arlock;
  m10_couplers_to_m10_couplers_ARPROT <= S_AXI_arprot;
  m10_couplers_to_m10_couplers_ARQOS <= S_AXI_arqos;
  m10_couplers_to_m10_couplers_ARREADY <= M_AXI_arready;
  m10_couplers_to_m10_couplers_ARREGION <= S_AXI_arregion;
  m10_couplers_to_m10_couplers_ARSIZE <= S_AXI_arsize;
  m10_couplers_to_m10_couplers_ARUSER <= S_AXI_aruser;
  m10_couplers_to_m10_couplers_ARVALID <= S_AXI_arvalid;
  m10_couplers_to_m10_couplers_AWADDR <= S_AXI_awaddr;
  m10_couplers_to_m10_couplers_AWBURST <= S_AXI_awburst;
  m10_couplers_to_m10_couplers_AWCACHE <= S_AXI_awcache;
  m10_couplers_to_m10_couplers_AWLEN <= S_AXI_awlen;
  m10_couplers_to_m10_couplers_AWLOCK <= S_AXI_awlock;
  m10_couplers_to_m10_couplers_AWPROT <= S_AXI_awprot;
  m10_couplers_to_m10_couplers_AWQOS <= S_AXI_awqos;
  m10_couplers_to_m10_couplers_AWREADY <= M_AXI_awready;
  m10_couplers_to_m10_couplers_AWREGION <= S_AXI_awregion;
  m10_couplers_to_m10_couplers_AWSIZE <= S_AXI_awsize;
  m10_couplers_to_m10_couplers_AWUSER <= S_AXI_awuser;
  m10_couplers_to_m10_couplers_AWVALID <= S_AXI_awvalid;
  m10_couplers_to_m10_couplers_BREADY <= S_AXI_bready;
  m10_couplers_to_m10_couplers_BRESP <= M_AXI_bresp;
  m10_couplers_to_m10_couplers_BVALID <= M_AXI_bvalid;
  m10_couplers_to_m10_couplers_RDATA <= M_AXI_rdata;
  m10_couplers_to_m10_couplers_RLAST <= M_AXI_rlast;
  m10_couplers_to_m10_couplers_RREADY <= S_AXI_rready;
  m10_couplers_to_m10_couplers_RRESP <= M_AXI_rresp;
  m10_couplers_to_m10_couplers_RVALID <= M_AXI_rvalid;
  m10_couplers_to_m10_couplers_WDATA <= S_AXI_wdata;
  m10_couplers_to_m10_couplers_WLAST <= S_AXI_wlast;
  m10_couplers_to_m10_couplers_WREADY <= M_AXI_wready;
  m10_couplers_to_m10_couplers_WSTRB <= S_AXI_wstrb;
  m10_couplers_to_m10_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m11_couplers_imp_1FAT59J is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m11_couplers_imp_1FAT59J;

architecture STRUCTURE of m11_couplers_imp_1FAT59J is
  component design_1_auto_ds_7 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_ds_7;
  component design_1_auto_pc_7 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_pc_7;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m11_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m11_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m11_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m11_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m11_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m11_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m11_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m11_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m11_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m11_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m11_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m11_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m11_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m11_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m11_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m11_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m11_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m11_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m11_couplers_WVALID : STD_LOGIC;
  signal m11_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m11_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m11_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal m11_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal m11_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m11_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m11_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal m11_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal m11_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal m11_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal m11_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m11_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal m11_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal m11_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal m11_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m11_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal m11_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal m11_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m11_couplers_to_auto_ds_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m11_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m11_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m11_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m11_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m11_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m11_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m11_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m11_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m11_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m11_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m11_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m11_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= m11_couplers_to_auto_ds_AWREADY;
  S_AXI_bresp(1 downto 0) <= m11_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= m11_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(127 downto 0) <= m11_couplers_to_auto_ds_RDATA(127 downto 0);
  S_AXI_rlast <= m11_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= m11_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= m11_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= m11_couplers_to_auto_ds_WREADY;
  auto_pc_to_m11_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m11_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m11_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m11_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m11_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m11_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m11_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m11_couplers_WREADY <= M_AXI_wready;
  m11_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m11_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m11_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m11_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m11_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  m11_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m11_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m11_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m11_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m11_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  m11_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m11_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m11_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m11_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m11_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  m11_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m11_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m11_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m11_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m11_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  m11_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  m11_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  m11_couplers_to_auto_ds_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m11_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  m11_couplers_to_auto_ds_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m11_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component design_1_auto_ds_7
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m11_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m11_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m11_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arlen(7 downto 0) => m11_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => m11_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m11_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m11_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => m11_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => m11_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m11_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => m11_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => m11_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m11_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m11_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m11_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => m11_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m11_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m11_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => m11_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => m11_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m11_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => m11_couplers_to_auto_ds_AWVALID,
      s_axi_bready => m11_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => m11_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => m11_couplers_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => m11_couplers_to_auto_ds_RDATA(127 downto 0),
      s_axi_rlast => m11_couplers_to_auto_ds_RLAST,
      s_axi_rready => m11_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => m11_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => m11_couplers_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => m11_couplers_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => m11_couplers_to_auto_ds_WLAST,
      s_axi_wready => m11_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => m11_couplers_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => m11_couplers_to_auto_ds_WVALID
    );
auto_pc: component design_1_auto_pc_7
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m11_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m11_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m11_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m11_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m11_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m11_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m11_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m11_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m11_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m11_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m11_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m11_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m11_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m11_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m11_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m11_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m11_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m11_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m11_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m12_couplers_imp_MV15DX is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC;
    M_AXI_arburst : out STD_LOGIC;
    M_AXI_arcache : out STD_LOGIC;
    M_AXI_arlen : out STD_LOGIC;
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC;
    M_AXI_arqos : out STD_LOGIC;
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arregion : out STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC;
    M_AXI_aruser : out STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC;
    M_AXI_awburst : out STD_LOGIC;
    M_AXI_awcache : out STD_LOGIC;
    M_AXI_awlen : out STD_LOGIC;
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC;
    M_AXI_awqos : out STD_LOGIC;
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awregion : out STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC;
    M_AXI_awuser : out STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC;
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC;
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC;
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC;
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC;
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC;
    S_AXI_arburst : in STD_LOGIC;
    S_AXI_arcache : in STD_LOGIC;
    S_AXI_arlen : in STD_LOGIC;
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC;
    S_AXI_arqos : in STD_LOGIC;
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC;
    S_AXI_aruser : in STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC;
    S_AXI_awburst : in STD_LOGIC;
    S_AXI_awcache : in STD_LOGIC;
    S_AXI_awlen : in STD_LOGIC;
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC;
    S_AXI_awqos : in STD_LOGIC;
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC;
    S_AXI_awuser : in STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC;
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC;
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC;
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC;
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC;
    S_AXI_wvalid : in STD_LOGIC
  );
end m12_couplers_imp_MV15DX;

architecture STRUCTURE of m12_couplers_imp_MV15DX is
  signal m12_couplers_to_m12_couplers_ARADDR : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_ARBURST : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_ARCACHE : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_ARLEN : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_ARLOCK : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_ARPROT : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_ARQOS : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_ARREADY : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_ARREGION : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_ARSIZE : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_ARUSER : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_ARVALID : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_AWADDR : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_AWBURST : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_AWCACHE : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_AWLEN : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_AWLOCK : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_AWPROT : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_AWQOS : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_AWREADY : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_AWREGION : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_AWSIZE : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_AWUSER : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_AWVALID : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_BREADY : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_BRESP : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_BVALID : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_RDATA : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_RLAST : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_RREADY : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_RRESP : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_RVALID : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_WDATA : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_WLAST : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_WREADY : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_WSTRB : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr <= m12_couplers_to_m12_couplers_ARADDR;
  M_AXI_arburst <= m12_couplers_to_m12_couplers_ARBURST;
  M_AXI_arcache <= m12_couplers_to_m12_couplers_ARCACHE;
  M_AXI_arlen <= m12_couplers_to_m12_couplers_ARLEN;
  M_AXI_arlock <= m12_couplers_to_m12_couplers_ARLOCK;
  M_AXI_arprot <= m12_couplers_to_m12_couplers_ARPROT;
  M_AXI_arqos <= m12_couplers_to_m12_couplers_ARQOS;
  M_AXI_arregion <= m12_couplers_to_m12_couplers_ARREGION;
  M_AXI_arsize <= m12_couplers_to_m12_couplers_ARSIZE;
  M_AXI_aruser <= m12_couplers_to_m12_couplers_ARUSER;
  M_AXI_arvalid <= m12_couplers_to_m12_couplers_ARVALID;
  M_AXI_awaddr <= m12_couplers_to_m12_couplers_AWADDR;
  M_AXI_awburst <= m12_couplers_to_m12_couplers_AWBURST;
  M_AXI_awcache <= m12_couplers_to_m12_couplers_AWCACHE;
  M_AXI_awlen <= m12_couplers_to_m12_couplers_AWLEN;
  M_AXI_awlock <= m12_couplers_to_m12_couplers_AWLOCK;
  M_AXI_awprot <= m12_couplers_to_m12_couplers_AWPROT;
  M_AXI_awqos <= m12_couplers_to_m12_couplers_AWQOS;
  M_AXI_awregion <= m12_couplers_to_m12_couplers_AWREGION;
  M_AXI_awsize <= m12_couplers_to_m12_couplers_AWSIZE;
  M_AXI_awuser <= m12_couplers_to_m12_couplers_AWUSER;
  M_AXI_awvalid <= m12_couplers_to_m12_couplers_AWVALID;
  M_AXI_bready <= m12_couplers_to_m12_couplers_BREADY;
  M_AXI_rready <= m12_couplers_to_m12_couplers_RREADY;
  M_AXI_wdata <= m12_couplers_to_m12_couplers_WDATA;
  M_AXI_wlast <= m12_couplers_to_m12_couplers_WLAST;
  M_AXI_wstrb <= m12_couplers_to_m12_couplers_WSTRB;
  M_AXI_wvalid <= m12_couplers_to_m12_couplers_WVALID;
  S_AXI_arready <= m12_couplers_to_m12_couplers_ARREADY;
  S_AXI_awready <= m12_couplers_to_m12_couplers_AWREADY;
  S_AXI_bresp <= m12_couplers_to_m12_couplers_BRESP;
  S_AXI_bvalid <= m12_couplers_to_m12_couplers_BVALID;
  S_AXI_rdata <= m12_couplers_to_m12_couplers_RDATA;
  S_AXI_rlast <= m12_couplers_to_m12_couplers_RLAST;
  S_AXI_rresp <= m12_couplers_to_m12_couplers_RRESP;
  S_AXI_rvalid <= m12_couplers_to_m12_couplers_RVALID;
  S_AXI_wready <= m12_couplers_to_m12_couplers_WREADY;
  m12_couplers_to_m12_couplers_ARADDR <= S_AXI_araddr;
  m12_couplers_to_m12_couplers_ARBURST <= S_AXI_arburst;
  m12_couplers_to_m12_couplers_ARCACHE <= S_AXI_arcache;
  m12_couplers_to_m12_couplers_ARLEN <= S_AXI_arlen;
  m12_couplers_to_m12_couplers_ARLOCK <= S_AXI_arlock;
  m12_couplers_to_m12_couplers_ARPROT <= S_AXI_arprot;
  m12_couplers_to_m12_couplers_ARQOS <= S_AXI_arqos;
  m12_couplers_to_m12_couplers_ARREADY <= M_AXI_arready;
  m12_couplers_to_m12_couplers_ARREGION <= S_AXI_arregion;
  m12_couplers_to_m12_couplers_ARSIZE <= S_AXI_arsize;
  m12_couplers_to_m12_couplers_ARUSER <= S_AXI_aruser;
  m12_couplers_to_m12_couplers_ARVALID <= S_AXI_arvalid;
  m12_couplers_to_m12_couplers_AWADDR <= S_AXI_awaddr;
  m12_couplers_to_m12_couplers_AWBURST <= S_AXI_awburst;
  m12_couplers_to_m12_couplers_AWCACHE <= S_AXI_awcache;
  m12_couplers_to_m12_couplers_AWLEN <= S_AXI_awlen;
  m12_couplers_to_m12_couplers_AWLOCK <= S_AXI_awlock;
  m12_couplers_to_m12_couplers_AWPROT <= S_AXI_awprot;
  m12_couplers_to_m12_couplers_AWQOS <= S_AXI_awqos;
  m12_couplers_to_m12_couplers_AWREADY <= M_AXI_awready;
  m12_couplers_to_m12_couplers_AWREGION <= S_AXI_awregion;
  m12_couplers_to_m12_couplers_AWSIZE <= S_AXI_awsize;
  m12_couplers_to_m12_couplers_AWUSER <= S_AXI_awuser;
  m12_couplers_to_m12_couplers_AWVALID <= S_AXI_awvalid;
  m12_couplers_to_m12_couplers_BREADY <= S_AXI_bready;
  m12_couplers_to_m12_couplers_BRESP <= M_AXI_bresp;
  m12_couplers_to_m12_couplers_BVALID <= M_AXI_bvalid;
  m12_couplers_to_m12_couplers_RDATA <= M_AXI_rdata;
  m12_couplers_to_m12_couplers_RLAST <= M_AXI_rlast;
  m12_couplers_to_m12_couplers_RREADY <= S_AXI_rready;
  m12_couplers_to_m12_couplers_RRESP <= M_AXI_rresp;
  m12_couplers_to_m12_couplers_RVALID <= M_AXI_rvalid;
  m12_couplers_to_m12_couplers_WDATA <= S_AXI_wdata;
  m12_couplers_to_m12_couplers_WLAST <= S_AXI_wlast;
  m12_couplers_to_m12_couplers_WREADY <= M_AXI_wready;
  m12_couplers_to_m12_couplers_WSTRB <= S_AXI_wstrb;
  m12_couplers_to_m12_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m13_couplers_imp_1GI1QHW is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC;
    M_AXI_arburst : out STD_LOGIC;
    M_AXI_arcache : out STD_LOGIC;
    M_AXI_arlen : out STD_LOGIC;
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC;
    M_AXI_arqos : out STD_LOGIC;
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arregion : out STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC;
    M_AXI_aruser : out STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC;
    M_AXI_awburst : out STD_LOGIC;
    M_AXI_awcache : out STD_LOGIC;
    M_AXI_awlen : out STD_LOGIC;
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC;
    M_AXI_awqos : out STD_LOGIC;
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awregion : out STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC;
    M_AXI_awuser : out STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC;
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC;
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC;
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC;
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC;
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC;
    S_AXI_arburst : in STD_LOGIC;
    S_AXI_arcache : in STD_LOGIC;
    S_AXI_arlen : in STD_LOGIC;
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC;
    S_AXI_arqos : in STD_LOGIC;
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC;
    S_AXI_aruser : in STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC;
    S_AXI_awburst : in STD_LOGIC;
    S_AXI_awcache : in STD_LOGIC;
    S_AXI_awlen : in STD_LOGIC;
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC;
    S_AXI_awqos : in STD_LOGIC;
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC;
    S_AXI_awuser : in STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC;
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC;
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC;
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC;
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC;
    S_AXI_wvalid : in STD_LOGIC
  );
end m13_couplers_imp_1GI1QHW;

architecture STRUCTURE of m13_couplers_imp_1GI1QHW is
  signal m13_couplers_to_m13_couplers_ARADDR : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_ARBURST : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_ARCACHE : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_ARLEN : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_ARLOCK : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_ARPROT : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_ARQOS : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_ARREADY : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_ARREGION : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_ARSIZE : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_ARUSER : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_ARVALID : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_AWADDR : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_AWBURST : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_AWCACHE : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_AWLEN : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_AWLOCK : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_AWPROT : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_AWQOS : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_AWREADY : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_AWREGION : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_AWSIZE : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_AWUSER : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_AWVALID : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_BREADY : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_BRESP : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_BVALID : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_RDATA : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_RLAST : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_RREADY : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_RRESP : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_RVALID : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_WDATA : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_WLAST : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_WREADY : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_WSTRB : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr <= m13_couplers_to_m13_couplers_ARADDR;
  M_AXI_arburst <= m13_couplers_to_m13_couplers_ARBURST;
  M_AXI_arcache <= m13_couplers_to_m13_couplers_ARCACHE;
  M_AXI_arlen <= m13_couplers_to_m13_couplers_ARLEN;
  M_AXI_arlock <= m13_couplers_to_m13_couplers_ARLOCK;
  M_AXI_arprot <= m13_couplers_to_m13_couplers_ARPROT;
  M_AXI_arqos <= m13_couplers_to_m13_couplers_ARQOS;
  M_AXI_arregion <= m13_couplers_to_m13_couplers_ARREGION;
  M_AXI_arsize <= m13_couplers_to_m13_couplers_ARSIZE;
  M_AXI_aruser <= m13_couplers_to_m13_couplers_ARUSER;
  M_AXI_arvalid <= m13_couplers_to_m13_couplers_ARVALID;
  M_AXI_awaddr <= m13_couplers_to_m13_couplers_AWADDR;
  M_AXI_awburst <= m13_couplers_to_m13_couplers_AWBURST;
  M_AXI_awcache <= m13_couplers_to_m13_couplers_AWCACHE;
  M_AXI_awlen <= m13_couplers_to_m13_couplers_AWLEN;
  M_AXI_awlock <= m13_couplers_to_m13_couplers_AWLOCK;
  M_AXI_awprot <= m13_couplers_to_m13_couplers_AWPROT;
  M_AXI_awqos <= m13_couplers_to_m13_couplers_AWQOS;
  M_AXI_awregion <= m13_couplers_to_m13_couplers_AWREGION;
  M_AXI_awsize <= m13_couplers_to_m13_couplers_AWSIZE;
  M_AXI_awuser <= m13_couplers_to_m13_couplers_AWUSER;
  M_AXI_awvalid <= m13_couplers_to_m13_couplers_AWVALID;
  M_AXI_bready <= m13_couplers_to_m13_couplers_BREADY;
  M_AXI_rready <= m13_couplers_to_m13_couplers_RREADY;
  M_AXI_wdata <= m13_couplers_to_m13_couplers_WDATA;
  M_AXI_wlast <= m13_couplers_to_m13_couplers_WLAST;
  M_AXI_wstrb <= m13_couplers_to_m13_couplers_WSTRB;
  M_AXI_wvalid <= m13_couplers_to_m13_couplers_WVALID;
  S_AXI_arready <= m13_couplers_to_m13_couplers_ARREADY;
  S_AXI_awready <= m13_couplers_to_m13_couplers_AWREADY;
  S_AXI_bresp <= m13_couplers_to_m13_couplers_BRESP;
  S_AXI_bvalid <= m13_couplers_to_m13_couplers_BVALID;
  S_AXI_rdata <= m13_couplers_to_m13_couplers_RDATA;
  S_AXI_rlast <= m13_couplers_to_m13_couplers_RLAST;
  S_AXI_rresp <= m13_couplers_to_m13_couplers_RRESP;
  S_AXI_rvalid <= m13_couplers_to_m13_couplers_RVALID;
  S_AXI_wready <= m13_couplers_to_m13_couplers_WREADY;
  m13_couplers_to_m13_couplers_ARADDR <= S_AXI_araddr;
  m13_couplers_to_m13_couplers_ARBURST <= S_AXI_arburst;
  m13_couplers_to_m13_couplers_ARCACHE <= S_AXI_arcache;
  m13_couplers_to_m13_couplers_ARLEN <= S_AXI_arlen;
  m13_couplers_to_m13_couplers_ARLOCK <= S_AXI_arlock;
  m13_couplers_to_m13_couplers_ARPROT <= S_AXI_arprot;
  m13_couplers_to_m13_couplers_ARQOS <= S_AXI_arqos;
  m13_couplers_to_m13_couplers_ARREADY <= M_AXI_arready;
  m13_couplers_to_m13_couplers_ARREGION <= S_AXI_arregion;
  m13_couplers_to_m13_couplers_ARSIZE <= S_AXI_arsize;
  m13_couplers_to_m13_couplers_ARUSER <= S_AXI_aruser;
  m13_couplers_to_m13_couplers_ARVALID <= S_AXI_arvalid;
  m13_couplers_to_m13_couplers_AWADDR <= S_AXI_awaddr;
  m13_couplers_to_m13_couplers_AWBURST <= S_AXI_awburst;
  m13_couplers_to_m13_couplers_AWCACHE <= S_AXI_awcache;
  m13_couplers_to_m13_couplers_AWLEN <= S_AXI_awlen;
  m13_couplers_to_m13_couplers_AWLOCK <= S_AXI_awlock;
  m13_couplers_to_m13_couplers_AWPROT <= S_AXI_awprot;
  m13_couplers_to_m13_couplers_AWQOS <= S_AXI_awqos;
  m13_couplers_to_m13_couplers_AWREADY <= M_AXI_awready;
  m13_couplers_to_m13_couplers_AWREGION <= S_AXI_awregion;
  m13_couplers_to_m13_couplers_AWSIZE <= S_AXI_awsize;
  m13_couplers_to_m13_couplers_AWUSER <= S_AXI_awuser;
  m13_couplers_to_m13_couplers_AWVALID <= S_AXI_awvalid;
  m13_couplers_to_m13_couplers_BREADY <= S_AXI_bready;
  m13_couplers_to_m13_couplers_BRESP <= M_AXI_bresp;
  m13_couplers_to_m13_couplers_BVALID <= M_AXI_bvalid;
  m13_couplers_to_m13_couplers_RDATA <= M_AXI_rdata;
  m13_couplers_to_m13_couplers_RLAST <= M_AXI_rlast;
  m13_couplers_to_m13_couplers_RREADY <= S_AXI_rready;
  m13_couplers_to_m13_couplers_RRESP <= M_AXI_rresp;
  m13_couplers_to_m13_couplers_RVALID <= M_AXI_rvalid;
  m13_couplers_to_m13_couplers_WDATA <= S_AXI_wdata;
  m13_couplers_to_m13_couplers_WLAST <= S_AXI_wlast;
  m13_couplers_to_m13_couplers_WREADY <= M_AXI_wready;
  m13_couplers_to_m13_couplers_WSTRB <= S_AXI_wstrb;
  m13_couplers_to_m13_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m14_couplers_imp_PJYXA8 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m14_couplers_imp_PJYXA8;

architecture STRUCTURE of m14_couplers_imp_PJYXA8 is
  component design_1_auto_ds_8 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_ds_8;
  component design_1_auto_pc_8 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_pc_8;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m14_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m14_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m14_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m14_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m14_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m14_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m14_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m14_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m14_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m14_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m14_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m14_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m14_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m14_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m14_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m14_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m14_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m14_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m14_couplers_WVALID : STD_LOGIC;
  signal m14_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m14_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m14_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal m14_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal m14_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m14_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m14_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal m14_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal m14_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal m14_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal m14_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m14_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal m14_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal m14_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal m14_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m14_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal m14_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal m14_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m14_couplers_to_auto_ds_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m14_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m14_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m14_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m14_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m14_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m14_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m14_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m14_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m14_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m14_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m14_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m14_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= m14_couplers_to_auto_ds_AWREADY;
  S_AXI_bresp(1 downto 0) <= m14_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= m14_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(127 downto 0) <= m14_couplers_to_auto_ds_RDATA(127 downto 0);
  S_AXI_rlast <= m14_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= m14_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= m14_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= m14_couplers_to_auto_ds_WREADY;
  auto_pc_to_m14_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m14_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m14_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m14_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m14_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m14_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m14_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m14_couplers_WREADY <= M_AXI_wready;
  m14_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m14_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m14_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m14_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m14_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  m14_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m14_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m14_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m14_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m14_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  m14_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m14_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m14_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m14_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m14_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  m14_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m14_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m14_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m14_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m14_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  m14_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  m14_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  m14_couplers_to_auto_ds_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m14_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  m14_couplers_to_auto_ds_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m14_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component design_1_auto_ds_8
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m14_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m14_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m14_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arlen(7 downto 0) => m14_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => m14_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m14_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m14_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => m14_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => m14_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m14_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => m14_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => m14_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m14_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m14_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m14_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => m14_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m14_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m14_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => m14_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => m14_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m14_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => m14_couplers_to_auto_ds_AWVALID,
      s_axi_bready => m14_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => m14_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => m14_couplers_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => m14_couplers_to_auto_ds_RDATA(127 downto 0),
      s_axi_rlast => m14_couplers_to_auto_ds_RLAST,
      s_axi_rready => m14_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => m14_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => m14_couplers_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => m14_couplers_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => m14_couplers_to_auto_ds_WLAST,
      s_axi_wready => m14_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => m14_couplers_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => m14_couplers_to_auto_ds_WVALID
    );
auto_pc: component design_1_auto_pc_8
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m14_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m14_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m14_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m14_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m14_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m14_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m14_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m14_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m14_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m14_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m14_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m14_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m14_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m14_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m14_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m14_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m14_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m14_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m14_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m15_couplers_imp_1DQX7MP is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m15_couplers_imp_1DQX7MP;

architecture STRUCTURE of m15_couplers_imp_1DQX7MP is
  component design_1_auto_ds_9 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_ds_9;
  component design_1_auto_pc_9 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_pc_9;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m15_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m15_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m15_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m15_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m15_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m15_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m15_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m15_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m15_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m15_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m15_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m15_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m15_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m15_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m15_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m15_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m15_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m15_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m15_couplers_WVALID : STD_LOGIC;
  signal m15_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m15_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m15_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m15_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m15_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m15_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal m15_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m15_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m15_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal m15_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m15_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m15_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m15_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m15_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m15_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m15_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal m15_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m15_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m15_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal m15_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal m15_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal m15_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m15_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal m15_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal m15_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal m15_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m15_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal m15_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal m15_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m15_couplers_to_auto_ds_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m15_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m15_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m15_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m15_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m15_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m15_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m15_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m15_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m15_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m15_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m15_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m15_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= m15_couplers_to_auto_ds_AWREADY;
  S_AXI_bresp(1 downto 0) <= m15_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= m15_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(127 downto 0) <= m15_couplers_to_auto_ds_RDATA(127 downto 0);
  S_AXI_rlast <= m15_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= m15_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= m15_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= m15_couplers_to_auto_ds_WREADY;
  auto_pc_to_m15_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m15_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m15_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m15_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m15_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m15_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m15_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m15_couplers_WREADY <= M_AXI_wready;
  m15_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m15_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m15_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m15_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m15_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  m15_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m15_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m15_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m15_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m15_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  m15_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m15_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m15_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m15_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m15_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  m15_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m15_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m15_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m15_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m15_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  m15_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  m15_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  m15_couplers_to_auto_ds_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m15_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  m15_couplers_to_auto_ds_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m15_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component design_1_auto_ds_9
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m15_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m15_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m15_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arlen(7 downto 0) => m15_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => m15_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m15_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m15_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => m15_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => m15_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m15_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => m15_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => m15_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m15_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m15_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m15_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => m15_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m15_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m15_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => m15_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => m15_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m15_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => m15_couplers_to_auto_ds_AWVALID,
      s_axi_bready => m15_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => m15_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => m15_couplers_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => m15_couplers_to_auto_ds_RDATA(127 downto 0),
      s_axi_rlast => m15_couplers_to_auto_ds_RLAST,
      s_axi_rready => m15_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => m15_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => m15_couplers_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => m15_couplers_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => m15_couplers_to_auto_ds_WLAST,
      s_axi_wready => m15_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => m15_couplers_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => m15_couplers_to_auto_ds_WVALID
    );
auto_pc: component design_1_auto_pc_9
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m15_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m15_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m15_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m15_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m15_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m15_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m15_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m15_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m15_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m15_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m15_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m15_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m15_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m15_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m15_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m15_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m15_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m15_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m15_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m16_couplers_imp_OX0VB7 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m16_couplers_imp_OX0VB7;

architecture STRUCTURE of m16_couplers_imp_OX0VB7 is
  component design_1_auto_ds_10 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_ds_10;
  component design_1_auto_pc_10 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_pc_10;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m16_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m16_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m16_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m16_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m16_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m16_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m16_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m16_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m16_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m16_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m16_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m16_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m16_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m16_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m16_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m16_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m16_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m16_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m16_couplers_WVALID : STD_LOGIC;
  signal m16_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m16_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m16_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m16_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m16_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m16_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal m16_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m16_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m16_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal m16_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m16_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m16_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m16_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m16_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m16_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m16_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal m16_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m16_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m16_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal m16_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal m16_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal m16_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m16_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal m16_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal m16_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal m16_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m16_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal m16_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal m16_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m16_couplers_to_auto_ds_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m16_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m16_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m16_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m16_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m16_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m16_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m16_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m16_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m16_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m16_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m16_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m16_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= m16_couplers_to_auto_ds_AWREADY;
  S_AXI_bresp(1 downto 0) <= m16_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= m16_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(127 downto 0) <= m16_couplers_to_auto_ds_RDATA(127 downto 0);
  S_AXI_rlast <= m16_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= m16_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= m16_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= m16_couplers_to_auto_ds_WREADY;
  auto_pc_to_m16_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m16_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m16_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m16_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m16_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m16_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m16_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m16_couplers_WREADY <= M_AXI_wready;
  m16_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m16_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m16_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m16_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m16_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  m16_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m16_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m16_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m16_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m16_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  m16_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m16_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m16_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m16_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m16_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  m16_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m16_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m16_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m16_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m16_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  m16_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  m16_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  m16_couplers_to_auto_ds_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m16_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  m16_couplers_to_auto_ds_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m16_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component design_1_auto_ds_10
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m16_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m16_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m16_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arlen(7 downto 0) => m16_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => m16_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m16_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m16_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => m16_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => m16_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m16_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => m16_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => m16_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m16_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m16_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m16_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => m16_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m16_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m16_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => m16_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => m16_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m16_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => m16_couplers_to_auto_ds_AWVALID,
      s_axi_bready => m16_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => m16_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => m16_couplers_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => m16_couplers_to_auto_ds_RDATA(127 downto 0),
      s_axi_rlast => m16_couplers_to_auto_ds_RLAST,
      s_axi_rready => m16_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => m16_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => m16_couplers_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => m16_couplers_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => m16_couplers_to_auto_ds_WLAST,
      s_axi_wready => m16_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => m16_couplers_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => m16_couplers_to_auto_ds_WVALID
    );
auto_pc: component design_1_auto_pc_10
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m16_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m16_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m16_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m16_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m16_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m16_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m16_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m16_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m16_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m16_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m16_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m16_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m16_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m16_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m16_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m16_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m16_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m16_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m16_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m17_couplers_imp_1EO5HSY is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m17_couplers_imp_1EO5HSY;

architecture STRUCTURE of m17_couplers_imp_1EO5HSY is
  component design_1_auto_ds_11 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_ds_11;
  component design_1_auto_pc_11 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_pc_11;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m17_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m17_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m17_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m17_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m17_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m17_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m17_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m17_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m17_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m17_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m17_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m17_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m17_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m17_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m17_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m17_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m17_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m17_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m17_couplers_WVALID : STD_LOGIC;
  signal m17_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m17_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m17_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m17_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m17_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m17_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal m17_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m17_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m17_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal m17_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m17_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m17_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m17_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m17_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m17_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m17_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal m17_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m17_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m17_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal m17_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal m17_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal m17_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m17_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal m17_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal m17_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal m17_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m17_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal m17_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal m17_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m17_couplers_to_auto_ds_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m17_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m17_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m17_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m17_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m17_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m17_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m17_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m17_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m17_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m17_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m17_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m17_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= m17_couplers_to_auto_ds_AWREADY;
  S_AXI_bresp(1 downto 0) <= m17_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= m17_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(127 downto 0) <= m17_couplers_to_auto_ds_RDATA(127 downto 0);
  S_AXI_rlast <= m17_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= m17_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= m17_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= m17_couplers_to_auto_ds_WREADY;
  auto_pc_to_m17_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m17_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m17_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m17_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m17_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m17_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m17_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m17_couplers_WREADY <= M_AXI_wready;
  m17_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m17_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m17_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m17_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m17_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  m17_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m17_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m17_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m17_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m17_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  m17_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m17_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m17_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m17_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m17_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  m17_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m17_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m17_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m17_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m17_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  m17_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  m17_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  m17_couplers_to_auto_ds_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m17_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  m17_couplers_to_auto_ds_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m17_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component design_1_auto_ds_11
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m17_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m17_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m17_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arlen(7 downto 0) => m17_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => m17_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m17_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m17_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => m17_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => m17_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m17_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => m17_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => m17_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m17_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m17_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m17_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => m17_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m17_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m17_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => m17_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => m17_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m17_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => m17_couplers_to_auto_ds_AWVALID,
      s_axi_bready => m17_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => m17_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => m17_couplers_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => m17_couplers_to_auto_ds_RDATA(127 downto 0),
      s_axi_rlast => m17_couplers_to_auto_ds_RLAST,
      s_axi_rready => m17_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => m17_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => m17_couplers_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => m17_couplers_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => m17_couplers_to_auto_ds_WLAST,
      s_axi_wready => m17_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => m17_couplers_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => m17_couplers_to_auto_ds_WVALID
    );
auto_pc: component design_1_auto_pc_11
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m17_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m17_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m17_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m17_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m17_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m17_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m17_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m17_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m17_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m17_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m17_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m17_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m17_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m17_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m17_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m17_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m17_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m17_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m17_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m18_couplers_imp_I01LVU is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m18_couplers_imp_I01LVU;

architecture STRUCTURE of m18_couplers_imp_I01LVU is
  component design_1_auto_ds_12 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_ds_12;
  component design_1_auto_pc_12 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_pc_12;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m18_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m18_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m18_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m18_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m18_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m18_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m18_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m18_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m18_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m18_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m18_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m18_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m18_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m18_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m18_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m18_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m18_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m18_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m18_couplers_WVALID : STD_LOGIC;
  signal m18_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m18_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m18_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m18_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m18_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal m18_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m18_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal m18_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m18_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m18_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m18_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m18_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m18_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal m18_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m18_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal m18_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal m18_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal m18_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m18_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal m18_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal m18_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal m18_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m18_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal m18_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal m18_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m18_couplers_to_auto_ds_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m18_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m18_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m18_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m18_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m18_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m18_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m18_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m18_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m18_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m18_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m18_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m18_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= m18_couplers_to_auto_ds_AWREADY;
  S_AXI_bresp(1 downto 0) <= m18_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= m18_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(127 downto 0) <= m18_couplers_to_auto_ds_RDATA(127 downto 0);
  S_AXI_rlast <= m18_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= m18_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= m18_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= m18_couplers_to_auto_ds_WREADY;
  auto_pc_to_m18_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m18_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m18_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m18_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m18_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m18_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m18_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m18_couplers_WREADY <= M_AXI_wready;
  m18_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m18_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m18_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m18_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m18_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  m18_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m18_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m18_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m18_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m18_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  m18_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m18_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m18_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m18_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m18_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  m18_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m18_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m18_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m18_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m18_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  m18_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  m18_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  m18_couplers_to_auto_ds_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m18_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  m18_couplers_to_auto_ds_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m18_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component design_1_auto_ds_12
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m18_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m18_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m18_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arlen(7 downto 0) => m18_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => m18_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m18_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m18_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => m18_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => m18_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m18_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => m18_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => m18_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m18_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m18_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m18_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => m18_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m18_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m18_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => m18_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => m18_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m18_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => m18_couplers_to_auto_ds_AWVALID,
      s_axi_bready => m18_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => m18_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => m18_couplers_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => m18_couplers_to_auto_ds_RDATA(127 downto 0),
      s_axi_rlast => m18_couplers_to_auto_ds_RLAST,
      s_axi_rready => m18_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => m18_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => m18_couplers_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => m18_couplers_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => m18_couplers_to_auto_ds_WLAST,
      s_axi_wready => m18_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => m18_couplers_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => m18_couplers_to_auto_ds_WVALID
    );
auto_pc: component design_1_auto_pc_12
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m18_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m18_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m18_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m18_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m18_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m18_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m18_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m18_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m18_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m18_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m18_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m18_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m18_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m18_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m18_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m18_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m18_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m18_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m18_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m19_couplers_imp_1CQZ4KR is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m19_couplers_imp_1CQZ4KR;

architecture STRUCTURE of m19_couplers_imp_1CQZ4KR is
  component design_1_auto_ds_13 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_ds_13;
  component design_1_auto_pc_13 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_pc_13;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m19_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m19_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m19_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m19_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m19_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m19_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m19_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m19_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m19_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m19_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m19_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m19_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m19_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m19_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m19_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m19_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m19_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m19_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m19_couplers_WVALID : STD_LOGIC;
  signal m19_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m19_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m19_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m19_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m19_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m19_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal m19_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m19_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m19_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal m19_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m19_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m19_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m19_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m19_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m19_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m19_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal m19_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m19_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m19_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal m19_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal m19_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal m19_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m19_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal m19_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal m19_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal m19_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m19_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal m19_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal m19_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m19_couplers_to_auto_ds_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m19_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m19_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m19_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m19_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m19_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m19_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m19_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m19_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m19_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m19_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m19_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m19_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= m19_couplers_to_auto_ds_AWREADY;
  S_AXI_bresp(1 downto 0) <= m19_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= m19_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(127 downto 0) <= m19_couplers_to_auto_ds_RDATA(127 downto 0);
  S_AXI_rlast <= m19_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= m19_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= m19_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= m19_couplers_to_auto_ds_WREADY;
  auto_pc_to_m19_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m19_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m19_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m19_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m19_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m19_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m19_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m19_couplers_WREADY <= M_AXI_wready;
  m19_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m19_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m19_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m19_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m19_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  m19_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m19_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m19_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m19_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m19_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  m19_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m19_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m19_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m19_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m19_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  m19_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m19_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m19_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m19_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m19_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  m19_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  m19_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  m19_couplers_to_auto_ds_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m19_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  m19_couplers_to_auto_ds_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m19_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component design_1_auto_ds_13
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m19_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m19_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m19_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arlen(7 downto 0) => m19_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => m19_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m19_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m19_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => m19_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => m19_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m19_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => m19_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => m19_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m19_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m19_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m19_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => m19_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m19_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m19_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => m19_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => m19_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m19_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => m19_couplers_to_auto_ds_AWVALID,
      s_axi_bready => m19_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => m19_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => m19_couplers_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => m19_couplers_to_auto_ds_RDATA(127 downto 0),
      s_axi_rlast => m19_couplers_to_auto_ds_RLAST,
      s_axi_rready => m19_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => m19_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => m19_couplers_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => m19_couplers_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => m19_couplers_to_auto_ds_WLAST,
      s_axi_wready => m19_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => m19_couplers_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => m19_couplers_to_auto_ds_WVALID
    );
auto_pc: component design_1_auto_pc_13
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m19_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m19_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m19_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m19_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m19_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m19_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m19_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m19_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m19_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m19_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m19_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m19_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m19_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m19_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m19_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m19_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m19_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m19_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m19_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m20_couplers_imp_1VYA4Z3 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m20_couplers_imp_1VYA4Z3;

architecture STRUCTURE of m20_couplers_imp_1VYA4Z3 is
  component design_1_auto_ds_14 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_ds_14;
  component design_1_auto_pc_14 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_pc_14;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m20_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m20_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m20_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m20_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m20_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m20_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m20_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m20_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m20_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m20_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m20_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m20_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m20_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m20_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m20_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m20_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m20_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m20_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m20_couplers_WVALID : STD_LOGIC;
  signal m20_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m20_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m20_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m20_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m20_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m20_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal m20_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m20_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m20_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal m20_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m20_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m20_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m20_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m20_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m20_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m20_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal m20_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m20_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m20_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal m20_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal m20_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal m20_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m20_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal m20_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal m20_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal m20_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m20_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal m20_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal m20_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m20_couplers_to_auto_ds_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m20_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m20_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m20_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m20_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m20_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m20_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m20_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m20_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m20_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m20_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m20_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m20_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= m20_couplers_to_auto_ds_AWREADY;
  S_AXI_bresp(1 downto 0) <= m20_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= m20_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(127 downto 0) <= m20_couplers_to_auto_ds_RDATA(127 downto 0);
  S_AXI_rlast <= m20_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= m20_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= m20_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= m20_couplers_to_auto_ds_WREADY;
  auto_pc_to_m20_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m20_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m20_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m20_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m20_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m20_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m20_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m20_couplers_WREADY <= M_AXI_wready;
  m20_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m20_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m20_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m20_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m20_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  m20_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m20_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m20_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m20_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m20_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  m20_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m20_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m20_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m20_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m20_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  m20_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m20_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m20_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m20_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m20_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  m20_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  m20_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  m20_couplers_to_auto_ds_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m20_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  m20_couplers_to_auto_ds_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m20_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component design_1_auto_ds_14
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m20_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m20_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m20_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arlen(7 downto 0) => m20_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => m20_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m20_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m20_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => m20_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => m20_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m20_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => m20_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => m20_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m20_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m20_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m20_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => m20_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m20_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m20_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => m20_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => m20_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m20_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => m20_couplers_to_auto_ds_AWVALID,
      s_axi_bready => m20_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => m20_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => m20_couplers_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => m20_couplers_to_auto_ds_RDATA(127 downto 0),
      s_axi_rlast => m20_couplers_to_auto_ds_RLAST,
      s_axi_rready => m20_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => m20_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => m20_couplers_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => m20_couplers_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => m20_couplers_to_auto_ds_WLAST,
      s_axi_wready => m20_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => m20_couplers_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => m20_couplers_to_auto_ds_WVALID
    );
auto_pc: component design_1_auto_pc_14
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m20_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m20_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m20_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m20_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m20_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m20_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m20_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m20_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m20_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m20_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m20_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m20_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m20_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m20_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m20_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m20_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m20_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m20_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m20_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m21_couplers_imp_7ORK9A is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC;
    M_AXI_arburst : out STD_LOGIC;
    M_AXI_arcache : out STD_LOGIC;
    M_AXI_arlen : out STD_LOGIC;
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC;
    M_AXI_arqos : out STD_LOGIC;
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arregion : out STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC;
    M_AXI_aruser : out STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC;
    M_AXI_awburst : out STD_LOGIC;
    M_AXI_awcache : out STD_LOGIC;
    M_AXI_awlen : out STD_LOGIC;
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC;
    M_AXI_awqos : out STD_LOGIC;
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awregion : out STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC;
    M_AXI_awuser : out STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC;
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC;
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC;
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC;
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC;
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC;
    S_AXI_arburst : in STD_LOGIC;
    S_AXI_arcache : in STD_LOGIC;
    S_AXI_arlen : in STD_LOGIC;
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC;
    S_AXI_arqos : in STD_LOGIC;
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC;
    S_AXI_aruser : in STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC;
    S_AXI_awburst : in STD_LOGIC;
    S_AXI_awcache : in STD_LOGIC;
    S_AXI_awlen : in STD_LOGIC;
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC;
    S_AXI_awqos : in STD_LOGIC;
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC;
    S_AXI_awuser : in STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC;
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC;
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC;
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC;
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC;
    S_AXI_wvalid : in STD_LOGIC
  );
end m21_couplers_imp_7ORK9A;

architecture STRUCTURE of m21_couplers_imp_7ORK9A is
  signal m21_couplers_to_m21_couplers_ARADDR : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_ARBURST : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_ARCACHE : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_ARLEN : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_ARLOCK : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_ARPROT : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_ARQOS : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_ARREADY : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_ARREGION : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_ARSIZE : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_ARUSER : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_ARVALID : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_AWADDR : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_AWBURST : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_AWCACHE : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_AWLEN : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_AWLOCK : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_AWPROT : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_AWQOS : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_AWREADY : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_AWREGION : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_AWSIZE : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_AWUSER : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_AWVALID : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_BREADY : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_BRESP : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_BVALID : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_RDATA : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_RLAST : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_RREADY : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_RRESP : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_RVALID : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_WDATA : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_WLAST : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_WREADY : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_WSTRB : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr <= m21_couplers_to_m21_couplers_ARADDR;
  M_AXI_arburst <= m21_couplers_to_m21_couplers_ARBURST;
  M_AXI_arcache <= m21_couplers_to_m21_couplers_ARCACHE;
  M_AXI_arlen <= m21_couplers_to_m21_couplers_ARLEN;
  M_AXI_arlock <= m21_couplers_to_m21_couplers_ARLOCK;
  M_AXI_arprot <= m21_couplers_to_m21_couplers_ARPROT;
  M_AXI_arqos <= m21_couplers_to_m21_couplers_ARQOS;
  M_AXI_arregion <= m21_couplers_to_m21_couplers_ARREGION;
  M_AXI_arsize <= m21_couplers_to_m21_couplers_ARSIZE;
  M_AXI_aruser <= m21_couplers_to_m21_couplers_ARUSER;
  M_AXI_arvalid <= m21_couplers_to_m21_couplers_ARVALID;
  M_AXI_awaddr <= m21_couplers_to_m21_couplers_AWADDR;
  M_AXI_awburst <= m21_couplers_to_m21_couplers_AWBURST;
  M_AXI_awcache <= m21_couplers_to_m21_couplers_AWCACHE;
  M_AXI_awlen <= m21_couplers_to_m21_couplers_AWLEN;
  M_AXI_awlock <= m21_couplers_to_m21_couplers_AWLOCK;
  M_AXI_awprot <= m21_couplers_to_m21_couplers_AWPROT;
  M_AXI_awqos <= m21_couplers_to_m21_couplers_AWQOS;
  M_AXI_awregion <= m21_couplers_to_m21_couplers_AWREGION;
  M_AXI_awsize <= m21_couplers_to_m21_couplers_AWSIZE;
  M_AXI_awuser <= m21_couplers_to_m21_couplers_AWUSER;
  M_AXI_awvalid <= m21_couplers_to_m21_couplers_AWVALID;
  M_AXI_bready <= m21_couplers_to_m21_couplers_BREADY;
  M_AXI_rready <= m21_couplers_to_m21_couplers_RREADY;
  M_AXI_wdata <= m21_couplers_to_m21_couplers_WDATA;
  M_AXI_wlast <= m21_couplers_to_m21_couplers_WLAST;
  M_AXI_wstrb <= m21_couplers_to_m21_couplers_WSTRB;
  M_AXI_wvalid <= m21_couplers_to_m21_couplers_WVALID;
  S_AXI_arready <= m21_couplers_to_m21_couplers_ARREADY;
  S_AXI_awready <= m21_couplers_to_m21_couplers_AWREADY;
  S_AXI_bresp <= m21_couplers_to_m21_couplers_BRESP;
  S_AXI_bvalid <= m21_couplers_to_m21_couplers_BVALID;
  S_AXI_rdata <= m21_couplers_to_m21_couplers_RDATA;
  S_AXI_rlast <= m21_couplers_to_m21_couplers_RLAST;
  S_AXI_rresp <= m21_couplers_to_m21_couplers_RRESP;
  S_AXI_rvalid <= m21_couplers_to_m21_couplers_RVALID;
  S_AXI_wready <= m21_couplers_to_m21_couplers_WREADY;
  m21_couplers_to_m21_couplers_ARADDR <= S_AXI_araddr;
  m21_couplers_to_m21_couplers_ARBURST <= S_AXI_arburst;
  m21_couplers_to_m21_couplers_ARCACHE <= S_AXI_arcache;
  m21_couplers_to_m21_couplers_ARLEN <= S_AXI_arlen;
  m21_couplers_to_m21_couplers_ARLOCK <= S_AXI_arlock;
  m21_couplers_to_m21_couplers_ARPROT <= S_AXI_arprot;
  m21_couplers_to_m21_couplers_ARQOS <= S_AXI_arqos;
  m21_couplers_to_m21_couplers_ARREADY <= M_AXI_arready;
  m21_couplers_to_m21_couplers_ARREGION <= S_AXI_arregion;
  m21_couplers_to_m21_couplers_ARSIZE <= S_AXI_arsize;
  m21_couplers_to_m21_couplers_ARUSER <= S_AXI_aruser;
  m21_couplers_to_m21_couplers_ARVALID <= S_AXI_arvalid;
  m21_couplers_to_m21_couplers_AWADDR <= S_AXI_awaddr;
  m21_couplers_to_m21_couplers_AWBURST <= S_AXI_awburst;
  m21_couplers_to_m21_couplers_AWCACHE <= S_AXI_awcache;
  m21_couplers_to_m21_couplers_AWLEN <= S_AXI_awlen;
  m21_couplers_to_m21_couplers_AWLOCK <= S_AXI_awlock;
  m21_couplers_to_m21_couplers_AWPROT <= S_AXI_awprot;
  m21_couplers_to_m21_couplers_AWQOS <= S_AXI_awqos;
  m21_couplers_to_m21_couplers_AWREADY <= M_AXI_awready;
  m21_couplers_to_m21_couplers_AWREGION <= S_AXI_awregion;
  m21_couplers_to_m21_couplers_AWSIZE <= S_AXI_awsize;
  m21_couplers_to_m21_couplers_AWUSER <= S_AXI_awuser;
  m21_couplers_to_m21_couplers_AWVALID <= S_AXI_awvalid;
  m21_couplers_to_m21_couplers_BREADY <= S_AXI_bready;
  m21_couplers_to_m21_couplers_BRESP <= M_AXI_bresp;
  m21_couplers_to_m21_couplers_BVALID <= M_AXI_bvalid;
  m21_couplers_to_m21_couplers_RDATA <= M_AXI_rdata;
  m21_couplers_to_m21_couplers_RLAST <= M_AXI_rlast;
  m21_couplers_to_m21_couplers_RREADY <= S_AXI_rready;
  m21_couplers_to_m21_couplers_RRESP <= M_AXI_rresp;
  m21_couplers_to_m21_couplers_RVALID <= M_AXI_rvalid;
  m21_couplers_to_m21_couplers_WDATA <= S_AXI_wdata;
  m21_couplers_to_m21_couplers_WLAST <= S_AXI_wlast;
  m21_couplers_to_m21_couplers_WREADY <= M_AXI_wready;
  m21_couplers_to_m21_couplers_WSTRB <= S_AXI_wstrb;
  m21_couplers_to_m21_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m22_couplers_imp_1UXB38S is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC;
    M_AXI_arburst : out STD_LOGIC;
    M_AXI_arcache : out STD_LOGIC;
    M_AXI_arlen : out STD_LOGIC;
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC;
    M_AXI_arqos : out STD_LOGIC;
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arregion : out STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC;
    M_AXI_aruser : out STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC;
    M_AXI_awburst : out STD_LOGIC;
    M_AXI_awcache : out STD_LOGIC;
    M_AXI_awlen : out STD_LOGIC;
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC;
    M_AXI_awqos : out STD_LOGIC;
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awregion : out STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC;
    M_AXI_awuser : out STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC;
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC;
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC;
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC;
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC;
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC;
    S_AXI_arburst : in STD_LOGIC;
    S_AXI_arcache : in STD_LOGIC;
    S_AXI_arlen : in STD_LOGIC;
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC;
    S_AXI_arqos : in STD_LOGIC;
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC;
    S_AXI_aruser : in STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC;
    S_AXI_awburst : in STD_LOGIC;
    S_AXI_awcache : in STD_LOGIC;
    S_AXI_awlen : in STD_LOGIC;
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC;
    S_AXI_awqos : in STD_LOGIC;
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC;
    S_AXI_awuser : in STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC;
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC;
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC;
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC;
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC;
    S_AXI_wvalid : in STD_LOGIC
  );
end m22_couplers_imp_1UXB38S;

architecture STRUCTURE of m22_couplers_imp_1UXB38S is
  signal m22_couplers_to_m22_couplers_ARADDR : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_ARBURST : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_ARCACHE : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_ARLEN : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_ARLOCK : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_ARPROT : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_ARQOS : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_ARREADY : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_ARREGION : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_ARSIZE : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_ARUSER : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_ARVALID : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_AWADDR : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_AWBURST : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_AWCACHE : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_AWLEN : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_AWLOCK : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_AWPROT : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_AWQOS : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_AWREADY : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_AWREGION : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_AWSIZE : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_AWUSER : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_AWVALID : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_BREADY : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_BRESP : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_BVALID : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_RDATA : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_RLAST : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_RREADY : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_RRESP : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_RVALID : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_WDATA : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_WLAST : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_WREADY : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_WSTRB : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr <= m22_couplers_to_m22_couplers_ARADDR;
  M_AXI_arburst <= m22_couplers_to_m22_couplers_ARBURST;
  M_AXI_arcache <= m22_couplers_to_m22_couplers_ARCACHE;
  M_AXI_arlen <= m22_couplers_to_m22_couplers_ARLEN;
  M_AXI_arlock <= m22_couplers_to_m22_couplers_ARLOCK;
  M_AXI_arprot <= m22_couplers_to_m22_couplers_ARPROT;
  M_AXI_arqos <= m22_couplers_to_m22_couplers_ARQOS;
  M_AXI_arregion <= m22_couplers_to_m22_couplers_ARREGION;
  M_AXI_arsize <= m22_couplers_to_m22_couplers_ARSIZE;
  M_AXI_aruser <= m22_couplers_to_m22_couplers_ARUSER;
  M_AXI_arvalid <= m22_couplers_to_m22_couplers_ARVALID;
  M_AXI_awaddr <= m22_couplers_to_m22_couplers_AWADDR;
  M_AXI_awburst <= m22_couplers_to_m22_couplers_AWBURST;
  M_AXI_awcache <= m22_couplers_to_m22_couplers_AWCACHE;
  M_AXI_awlen <= m22_couplers_to_m22_couplers_AWLEN;
  M_AXI_awlock <= m22_couplers_to_m22_couplers_AWLOCK;
  M_AXI_awprot <= m22_couplers_to_m22_couplers_AWPROT;
  M_AXI_awqos <= m22_couplers_to_m22_couplers_AWQOS;
  M_AXI_awregion <= m22_couplers_to_m22_couplers_AWREGION;
  M_AXI_awsize <= m22_couplers_to_m22_couplers_AWSIZE;
  M_AXI_awuser <= m22_couplers_to_m22_couplers_AWUSER;
  M_AXI_awvalid <= m22_couplers_to_m22_couplers_AWVALID;
  M_AXI_bready <= m22_couplers_to_m22_couplers_BREADY;
  M_AXI_rready <= m22_couplers_to_m22_couplers_RREADY;
  M_AXI_wdata <= m22_couplers_to_m22_couplers_WDATA;
  M_AXI_wlast <= m22_couplers_to_m22_couplers_WLAST;
  M_AXI_wstrb <= m22_couplers_to_m22_couplers_WSTRB;
  M_AXI_wvalid <= m22_couplers_to_m22_couplers_WVALID;
  S_AXI_arready <= m22_couplers_to_m22_couplers_ARREADY;
  S_AXI_awready <= m22_couplers_to_m22_couplers_AWREADY;
  S_AXI_bresp <= m22_couplers_to_m22_couplers_BRESP;
  S_AXI_bvalid <= m22_couplers_to_m22_couplers_BVALID;
  S_AXI_rdata <= m22_couplers_to_m22_couplers_RDATA;
  S_AXI_rlast <= m22_couplers_to_m22_couplers_RLAST;
  S_AXI_rresp <= m22_couplers_to_m22_couplers_RRESP;
  S_AXI_rvalid <= m22_couplers_to_m22_couplers_RVALID;
  S_AXI_wready <= m22_couplers_to_m22_couplers_WREADY;
  m22_couplers_to_m22_couplers_ARADDR <= S_AXI_araddr;
  m22_couplers_to_m22_couplers_ARBURST <= S_AXI_arburst;
  m22_couplers_to_m22_couplers_ARCACHE <= S_AXI_arcache;
  m22_couplers_to_m22_couplers_ARLEN <= S_AXI_arlen;
  m22_couplers_to_m22_couplers_ARLOCK <= S_AXI_arlock;
  m22_couplers_to_m22_couplers_ARPROT <= S_AXI_arprot;
  m22_couplers_to_m22_couplers_ARQOS <= S_AXI_arqos;
  m22_couplers_to_m22_couplers_ARREADY <= M_AXI_arready;
  m22_couplers_to_m22_couplers_ARREGION <= S_AXI_arregion;
  m22_couplers_to_m22_couplers_ARSIZE <= S_AXI_arsize;
  m22_couplers_to_m22_couplers_ARUSER <= S_AXI_aruser;
  m22_couplers_to_m22_couplers_ARVALID <= S_AXI_arvalid;
  m22_couplers_to_m22_couplers_AWADDR <= S_AXI_awaddr;
  m22_couplers_to_m22_couplers_AWBURST <= S_AXI_awburst;
  m22_couplers_to_m22_couplers_AWCACHE <= S_AXI_awcache;
  m22_couplers_to_m22_couplers_AWLEN <= S_AXI_awlen;
  m22_couplers_to_m22_couplers_AWLOCK <= S_AXI_awlock;
  m22_couplers_to_m22_couplers_AWPROT <= S_AXI_awprot;
  m22_couplers_to_m22_couplers_AWQOS <= S_AXI_awqos;
  m22_couplers_to_m22_couplers_AWREADY <= M_AXI_awready;
  m22_couplers_to_m22_couplers_AWREGION <= S_AXI_awregion;
  m22_couplers_to_m22_couplers_AWSIZE <= S_AXI_awsize;
  m22_couplers_to_m22_couplers_AWUSER <= S_AXI_awuser;
  m22_couplers_to_m22_couplers_AWVALID <= S_AXI_awvalid;
  m22_couplers_to_m22_couplers_BREADY <= S_AXI_bready;
  m22_couplers_to_m22_couplers_BRESP <= M_AXI_bresp;
  m22_couplers_to_m22_couplers_BVALID <= M_AXI_bvalid;
  m22_couplers_to_m22_couplers_RDATA <= M_AXI_rdata;
  m22_couplers_to_m22_couplers_RLAST <= M_AXI_rlast;
  m22_couplers_to_m22_couplers_RREADY <= S_AXI_rready;
  m22_couplers_to_m22_couplers_RRESP <= M_AXI_rresp;
  m22_couplers_to_m22_couplers_RVALID <= M_AXI_rvalid;
  m22_couplers_to_m22_couplers_WDATA <= S_AXI_wdata;
  m22_couplers_to_m22_couplers_WLAST <= S_AXI_wlast;
  m22_couplers_to_m22_couplers_WREADY <= M_AXI_wready;
  m22_couplers_to_m22_couplers_WSTRB <= S_AXI_wstrb;
  m22_couplers_to_m22_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m23_couplers_imp_8FGK3X is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC;
    M_AXI_arburst : out STD_LOGIC;
    M_AXI_arcache : out STD_LOGIC;
    M_AXI_arlen : out STD_LOGIC;
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC;
    M_AXI_arqos : out STD_LOGIC;
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arregion : out STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC;
    M_AXI_aruser : out STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC;
    M_AXI_awburst : out STD_LOGIC;
    M_AXI_awcache : out STD_LOGIC;
    M_AXI_awlen : out STD_LOGIC;
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC;
    M_AXI_awqos : out STD_LOGIC;
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awregion : out STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC;
    M_AXI_awuser : out STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC;
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC;
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC;
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC;
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC;
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC;
    S_AXI_arburst : in STD_LOGIC;
    S_AXI_arcache : in STD_LOGIC;
    S_AXI_arlen : in STD_LOGIC;
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC;
    S_AXI_arqos : in STD_LOGIC;
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC;
    S_AXI_aruser : in STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC;
    S_AXI_awburst : in STD_LOGIC;
    S_AXI_awcache : in STD_LOGIC;
    S_AXI_awlen : in STD_LOGIC;
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC;
    S_AXI_awqos : in STD_LOGIC;
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC;
    S_AXI_awuser : in STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC;
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC;
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC;
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC;
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC;
    S_AXI_wvalid : in STD_LOGIC
  );
end m23_couplers_imp_8FGK3X;

architecture STRUCTURE of m23_couplers_imp_8FGK3X is
  signal m23_couplers_to_m23_couplers_ARADDR : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_ARBURST : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_ARCACHE : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_ARLEN : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_ARLOCK : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_ARPROT : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_ARQOS : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_ARREADY : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_ARREGION : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_ARSIZE : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_ARUSER : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_ARVALID : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_AWADDR : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_AWBURST : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_AWCACHE : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_AWLEN : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_AWLOCK : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_AWPROT : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_AWQOS : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_AWREADY : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_AWREGION : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_AWSIZE : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_AWUSER : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_AWVALID : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_BREADY : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_BRESP : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_BVALID : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_RDATA : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_RLAST : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_RREADY : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_RRESP : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_RVALID : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_WDATA : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_WLAST : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_WREADY : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_WSTRB : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr <= m23_couplers_to_m23_couplers_ARADDR;
  M_AXI_arburst <= m23_couplers_to_m23_couplers_ARBURST;
  M_AXI_arcache <= m23_couplers_to_m23_couplers_ARCACHE;
  M_AXI_arlen <= m23_couplers_to_m23_couplers_ARLEN;
  M_AXI_arlock <= m23_couplers_to_m23_couplers_ARLOCK;
  M_AXI_arprot <= m23_couplers_to_m23_couplers_ARPROT;
  M_AXI_arqos <= m23_couplers_to_m23_couplers_ARQOS;
  M_AXI_arregion <= m23_couplers_to_m23_couplers_ARREGION;
  M_AXI_arsize <= m23_couplers_to_m23_couplers_ARSIZE;
  M_AXI_aruser <= m23_couplers_to_m23_couplers_ARUSER;
  M_AXI_arvalid <= m23_couplers_to_m23_couplers_ARVALID;
  M_AXI_awaddr <= m23_couplers_to_m23_couplers_AWADDR;
  M_AXI_awburst <= m23_couplers_to_m23_couplers_AWBURST;
  M_AXI_awcache <= m23_couplers_to_m23_couplers_AWCACHE;
  M_AXI_awlen <= m23_couplers_to_m23_couplers_AWLEN;
  M_AXI_awlock <= m23_couplers_to_m23_couplers_AWLOCK;
  M_AXI_awprot <= m23_couplers_to_m23_couplers_AWPROT;
  M_AXI_awqos <= m23_couplers_to_m23_couplers_AWQOS;
  M_AXI_awregion <= m23_couplers_to_m23_couplers_AWREGION;
  M_AXI_awsize <= m23_couplers_to_m23_couplers_AWSIZE;
  M_AXI_awuser <= m23_couplers_to_m23_couplers_AWUSER;
  M_AXI_awvalid <= m23_couplers_to_m23_couplers_AWVALID;
  M_AXI_bready <= m23_couplers_to_m23_couplers_BREADY;
  M_AXI_rready <= m23_couplers_to_m23_couplers_RREADY;
  M_AXI_wdata <= m23_couplers_to_m23_couplers_WDATA;
  M_AXI_wlast <= m23_couplers_to_m23_couplers_WLAST;
  M_AXI_wstrb <= m23_couplers_to_m23_couplers_WSTRB;
  M_AXI_wvalid <= m23_couplers_to_m23_couplers_WVALID;
  S_AXI_arready <= m23_couplers_to_m23_couplers_ARREADY;
  S_AXI_awready <= m23_couplers_to_m23_couplers_AWREADY;
  S_AXI_bresp <= m23_couplers_to_m23_couplers_BRESP;
  S_AXI_bvalid <= m23_couplers_to_m23_couplers_BVALID;
  S_AXI_rdata <= m23_couplers_to_m23_couplers_RDATA;
  S_AXI_rlast <= m23_couplers_to_m23_couplers_RLAST;
  S_AXI_rresp <= m23_couplers_to_m23_couplers_RRESP;
  S_AXI_rvalid <= m23_couplers_to_m23_couplers_RVALID;
  S_AXI_wready <= m23_couplers_to_m23_couplers_WREADY;
  m23_couplers_to_m23_couplers_ARADDR <= S_AXI_araddr;
  m23_couplers_to_m23_couplers_ARBURST <= S_AXI_arburst;
  m23_couplers_to_m23_couplers_ARCACHE <= S_AXI_arcache;
  m23_couplers_to_m23_couplers_ARLEN <= S_AXI_arlen;
  m23_couplers_to_m23_couplers_ARLOCK <= S_AXI_arlock;
  m23_couplers_to_m23_couplers_ARPROT <= S_AXI_arprot;
  m23_couplers_to_m23_couplers_ARQOS <= S_AXI_arqos;
  m23_couplers_to_m23_couplers_ARREADY <= M_AXI_arready;
  m23_couplers_to_m23_couplers_ARREGION <= S_AXI_arregion;
  m23_couplers_to_m23_couplers_ARSIZE <= S_AXI_arsize;
  m23_couplers_to_m23_couplers_ARUSER <= S_AXI_aruser;
  m23_couplers_to_m23_couplers_ARVALID <= S_AXI_arvalid;
  m23_couplers_to_m23_couplers_AWADDR <= S_AXI_awaddr;
  m23_couplers_to_m23_couplers_AWBURST <= S_AXI_awburst;
  m23_couplers_to_m23_couplers_AWCACHE <= S_AXI_awcache;
  m23_couplers_to_m23_couplers_AWLEN <= S_AXI_awlen;
  m23_couplers_to_m23_couplers_AWLOCK <= S_AXI_awlock;
  m23_couplers_to_m23_couplers_AWPROT <= S_AXI_awprot;
  m23_couplers_to_m23_couplers_AWQOS <= S_AXI_awqos;
  m23_couplers_to_m23_couplers_AWREADY <= M_AXI_awready;
  m23_couplers_to_m23_couplers_AWREGION <= S_AXI_awregion;
  m23_couplers_to_m23_couplers_AWSIZE <= S_AXI_awsize;
  m23_couplers_to_m23_couplers_AWUSER <= S_AXI_awuser;
  m23_couplers_to_m23_couplers_AWVALID <= S_AXI_awvalid;
  m23_couplers_to_m23_couplers_BREADY <= S_AXI_bready;
  m23_couplers_to_m23_couplers_BRESP <= M_AXI_bresp;
  m23_couplers_to_m23_couplers_BVALID <= M_AXI_bvalid;
  m23_couplers_to_m23_couplers_RDATA <= M_AXI_rdata;
  m23_couplers_to_m23_couplers_RLAST <= M_AXI_rlast;
  m23_couplers_to_m23_couplers_RREADY <= S_AXI_rready;
  m23_couplers_to_m23_couplers_RRESP <= M_AXI_rresp;
  m23_couplers_to_m23_couplers_RVALID <= M_AXI_rvalid;
  m23_couplers_to_m23_couplers_WDATA <= S_AXI_wdata;
  m23_couplers_to_m23_couplers_WLAST <= S_AXI_wlast;
  m23_couplers_to_m23_couplers_WREADY <= M_AXI_wready;
  m23_couplers_to_m23_couplers_WSTRB <= S_AXI_wstrb;
  m23_couplers_to_m23_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m24_couplers_imp_1YU7VS9 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC;
    M_AXI_arburst : out STD_LOGIC;
    M_AXI_arcache : out STD_LOGIC;
    M_AXI_arlen : out STD_LOGIC;
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC;
    M_AXI_arqos : out STD_LOGIC;
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arregion : out STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC;
    M_AXI_aruser : out STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC;
    M_AXI_awburst : out STD_LOGIC;
    M_AXI_awcache : out STD_LOGIC;
    M_AXI_awlen : out STD_LOGIC;
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC;
    M_AXI_awqos : out STD_LOGIC;
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awregion : out STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC;
    M_AXI_awuser : out STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC;
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC;
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC;
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC;
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC;
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC;
    S_AXI_arburst : in STD_LOGIC;
    S_AXI_arcache : in STD_LOGIC;
    S_AXI_arlen : in STD_LOGIC;
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC;
    S_AXI_arqos : in STD_LOGIC;
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC;
    S_AXI_aruser : in STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC;
    S_AXI_awburst : in STD_LOGIC;
    S_AXI_awcache : in STD_LOGIC;
    S_AXI_awlen : in STD_LOGIC;
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC;
    S_AXI_awqos : in STD_LOGIC;
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC;
    S_AXI_awuser : in STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC;
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC;
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC;
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC;
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC;
    S_AXI_wvalid : in STD_LOGIC
  );
end m24_couplers_imp_1YU7VS9;

architecture STRUCTURE of m24_couplers_imp_1YU7VS9 is
  signal m24_couplers_to_m24_couplers_ARADDR : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_ARBURST : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_ARCACHE : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_ARLEN : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_ARLOCK : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_ARPROT : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_ARQOS : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_ARREADY : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_ARREGION : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_ARSIZE : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_ARUSER : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_ARVALID : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_AWADDR : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_AWBURST : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_AWCACHE : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_AWLEN : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_AWLOCK : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_AWPROT : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_AWQOS : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_AWREADY : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_AWREGION : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_AWSIZE : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_AWUSER : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_AWVALID : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_BREADY : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_BRESP : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_BVALID : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_RDATA : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_RLAST : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_RREADY : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_RRESP : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_RVALID : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_WDATA : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_WLAST : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_WREADY : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_WSTRB : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr <= m24_couplers_to_m24_couplers_ARADDR;
  M_AXI_arburst <= m24_couplers_to_m24_couplers_ARBURST;
  M_AXI_arcache <= m24_couplers_to_m24_couplers_ARCACHE;
  M_AXI_arlen <= m24_couplers_to_m24_couplers_ARLEN;
  M_AXI_arlock <= m24_couplers_to_m24_couplers_ARLOCK;
  M_AXI_arprot <= m24_couplers_to_m24_couplers_ARPROT;
  M_AXI_arqos <= m24_couplers_to_m24_couplers_ARQOS;
  M_AXI_arregion <= m24_couplers_to_m24_couplers_ARREGION;
  M_AXI_arsize <= m24_couplers_to_m24_couplers_ARSIZE;
  M_AXI_aruser <= m24_couplers_to_m24_couplers_ARUSER;
  M_AXI_arvalid <= m24_couplers_to_m24_couplers_ARVALID;
  M_AXI_awaddr <= m24_couplers_to_m24_couplers_AWADDR;
  M_AXI_awburst <= m24_couplers_to_m24_couplers_AWBURST;
  M_AXI_awcache <= m24_couplers_to_m24_couplers_AWCACHE;
  M_AXI_awlen <= m24_couplers_to_m24_couplers_AWLEN;
  M_AXI_awlock <= m24_couplers_to_m24_couplers_AWLOCK;
  M_AXI_awprot <= m24_couplers_to_m24_couplers_AWPROT;
  M_AXI_awqos <= m24_couplers_to_m24_couplers_AWQOS;
  M_AXI_awregion <= m24_couplers_to_m24_couplers_AWREGION;
  M_AXI_awsize <= m24_couplers_to_m24_couplers_AWSIZE;
  M_AXI_awuser <= m24_couplers_to_m24_couplers_AWUSER;
  M_AXI_awvalid <= m24_couplers_to_m24_couplers_AWVALID;
  M_AXI_bready <= m24_couplers_to_m24_couplers_BREADY;
  M_AXI_rready <= m24_couplers_to_m24_couplers_RREADY;
  M_AXI_wdata <= m24_couplers_to_m24_couplers_WDATA;
  M_AXI_wlast <= m24_couplers_to_m24_couplers_WLAST;
  M_AXI_wstrb <= m24_couplers_to_m24_couplers_WSTRB;
  M_AXI_wvalid <= m24_couplers_to_m24_couplers_WVALID;
  S_AXI_arready <= m24_couplers_to_m24_couplers_ARREADY;
  S_AXI_awready <= m24_couplers_to_m24_couplers_AWREADY;
  S_AXI_bresp <= m24_couplers_to_m24_couplers_BRESP;
  S_AXI_bvalid <= m24_couplers_to_m24_couplers_BVALID;
  S_AXI_rdata <= m24_couplers_to_m24_couplers_RDATA;
  S_AXI_rlast <= m24_couplers_to_m24_couplers_RLAST;
  S_AXI_rresp <= m24_couplers_to_m24_couplers_RRESP;
  S_AXI_rvalid <= m24_couplers_to_m24_couplers_RVALID;
  S_AXI_wready <= m24_couplers_to_m24_couplers_WREADY;
  m24_couplers_to_m24_couplers_ARADDR <= S_AXI_araddr;
  m24_couplers_to_m24_couplers_ARBURST <= S_AXI_arburst;
  m24_couplers_to_m24_couplers_ARCACHE <= S_AXI_arcache;
  m24_couplers_to_m24_couplers_ARLEN <= S_AXI_arlen;
  m24_couplers_to_m24_couplers_ARLOCK <= S_AXI_arlock;
  m24_couplers_to_m24_couplers_ARPROT <= S_AXI_arprot;
  m24_couplers_to_m24_couplers_ARQOS <= S_AXI_arqos;
  m24_couplers_to_m24_couplers_ARREADY <= M_AXI_arready;
  m24_couplers_to_m24_couplers_ARREGION <= S_AXI_arregion;
  m24_couplers_to_m24_couplers_ARSIZE <= S_AXI_arsize;
  m24_couplers_to_m24_couplers_ARUSER <= S_AXI_aruser;
  m24_couplers_to_m24_couplers_ARVALID <= S_AXI_arvalid;
  m24_couplers_to_m24_couplers_AWADDR <= S_AXI_awaddr;
  m24_couplers_to_m24_couplers_AWBURST <= S_AXI_awburst;
  m24_couplers_to_m24_couplers_AWCACHE <= S_AXI_awcache;
  m24_couplers_to_m24_couplers_AWLEN <= S_AXI_awlen;
  m24_couplers_to_m24_couplers_AWLOCK <= S_AXI_awlock;
  m24_couplers_to_m24_couplers_AWPROT <= S_AXI_awprot;
  m24_couplers_to_m24_couplers_AWQOS <= S_AXI_awqos;
  m24_couplers_to_m24_couplers_AWREADY <= M_AXI_awready;
  m24_couplers_to_m24_couplers_AWREGION <= S_AXI_awregion;
  m24_couplers_to_m24_couplers_AWSIZE <= S_AXI_awsize;
  m24_couplers_to_m24_couplers_AWUSER <= S_AXI_awuser;
  m24_couplers_to_m24_couplers_AWVALID <= S_AXI_awvalid;
  m24_couplers_to_m24_couplers_BREADY <= S_AXI_bready;
  m24_couplers_to_m24_couplers_BRESP <= M_AXI_bresp;
  m24_couplers_to_m24_couplers_BVALID <= M_AXI_bvalid;
  m24_couplers_to_m24_couplers_RDATA <= M_AXI_rdata;
  m24_couplers_to_m24_couplers_RLAST <= M_AXI_rlast;
  m24_couplers_to_m24_couplers_RREADY <= S_AXI_rready;
  m24_couplers_to_m24_couplers_RRESP <= M_AXI_rresp;
  m24_couplers_to_m24_couplers_RVALID <= M_AXI_rvalid;
  m24_couplers_to_m24_couplers_WDATA <= S_AXI_wdata;
  m24_couplers_to_m24_couplers_WLAST <= S_AXI_wlast;
  m24_couplers_to_m24_couplers_WREADY <= M_AXI_wready;
  m24_couplers_to_m24_couplers_WSTRB <= S_AXI_wstrb;
  m24_couplers_to_m24_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m25_couplers_imp_4GZHOO is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC;
    M_AXI_arburst : out STD_LOGIC;
    M_AXI_arcache : out STD_LOGIC;
    M_AXI_arlen : out STD_LOGIC;
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC;
    M_AXI_arqos : out STD_LOGIC;
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arregion : out STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC;
    M_AXI_aruser : out STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC;
    M_AXI_awburst : out STD_LOGIC;
    M_AXI_awcache : out STD_LOGIC;
    M_AXI_awlen : out STD_LOGIC;
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC;
    M_AXI_awqos : out STD_LOGIC;
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awregion : out STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC;
    M_AXI_awuser : out STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC;
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC;
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC;
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC;
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC;
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC;
    S_AXI_arburst : in STD_LOGIC;
    S_AXI_arcache : in STD_LOGIC;
    S_AXI_arlen : in STD_LOGIC;
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC;
    S_AXI_arqos : in STD_LOGIC;
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC;
    S_AXI_aruser : in STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC;
    S_AXI_awburst : in STD_LOGIC;
    S_AXI_awcache : in STD_LOGIC;
    S_AXI_awlen : in STD_LOGIC;
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC;
    S_AXI_awqos : in STD_LOGIC;
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC;
    S_AXI_awuser : in STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC;
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC;
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC;
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC;
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC;
    S_AXI_wvalid : in STD_LOGIC
  );
end m25_couplers_imp_4GZHOO;

architecture STRUCTURE of m25_couplers_imp_4GZHOO is
  signal m25_couplers_to_m25_couplers_ARADDR : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_ARBURST : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_ARCACHE : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_ARLEN : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_ARLOCK : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_ARPROT : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_ARQOS : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_ARREADY : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_ARREGION : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_ARSIZE : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_ARUSER : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_ARVALID : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_AWADDR : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_AWBURST : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_AWCACHE : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_AWLEN : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_AWLOCK : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_AWPROT : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_AWQOS : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_AWREADY : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_AWREGION : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_AWSIZE : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_AWUSER : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_AWVALID : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_BREADY : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_BRESP : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_BVALID : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_RDATA : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_RLAST : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_RREADY : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_RRESP : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_RVALID : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_WDATA : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_WLAST : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_WREADY : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_WSTRB : STD_LOGIC;
  signal m25_couplers_to_m25_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr <= m25_couplers_to_m25_couplers_ARADDR;
  M_AXI_arburst <= m25_couplers_to_m25_couplers_ARBURST;
  M_AXI_arcache <= m25_couplers_to_m25_couplers_ARCACHE;
  M_AXI_arlen <= m25_couplers_to_m25_couplers_ARLEN;
  M_AXI_arlock <= m25_couplers_to_m25_couplers_ARLOCK;
  M_AXI_arprot <= m25_couplers_to_m25_couplers_ARPROT;
  M_AXI_arqos <= m25_couplers_to_m25_couplers_ARQOS;
  M_AXI_arregion <= m25_couplers_to_m25_couplers_ARREGION;
  M_AXI_arsize <= m25_couplers_to_m25_couplers_ARSIZE;
  M_AXI_aruser <= m25_couplers_to_m25_couplers_ARUSER;
  M_AXI_arvalid <= m25_couplers_to_m25_couplers_ARVALID;
  M_AXI_awaddr <= m25_couplers_to_m25_couplers_AWADDR;
  M_AXI_awburst <= m25_couplers_to_m25_couplers_AWBURST;
  M_AXI_awcache <= m25_couplers_to_m25_couplers_AWCACHE;
  M_AXI_awlen <= m25_couplers_to_m25_couplers_AWLEN;
  M_AXI_awlock <= m25_couplers_to_m25_couplers_AWLOCK;
  M_AXI_awprot <= m25_couplers_to_m25_couplers_AWPROT;
  M_AXI_awqos <= m25_couplers_to_m25_couplers_AWQOS;
  M_AXI_awregion <= m25_couplers_to_m25_couplers_AWREGION;
  M_AXI_awsize <= m25_couplers_to_m25_couplers_AWSIZE;
  M_AXI_awuser <= m25_couplers_to_m25_couplers_AWUSER;
  M_AXI_awvalid <= m25_couplers_to_m25_couplers_AWVALID;
  M_AXI_bready <= m25_couplers_to_m25_couplers_BREADY;
  M_AXI_rready <= m25_couplers_to_m25_couplers_RREADY;
  M_AXI_wdata <= m25_couplers_to_m25_couplers_WDATA;
  M_AXI_wlast <= m25_couplers_to_m25_couplers_WLAST;
  M_AXI_wstrb <= m25_couplers_to_m25_couplers_WSTRB;
  M_AXI_wvalid <= m25_couplers_to_m25_couplers_WVALID;
  S_AXI_arready <= m25_couplers_to_m25_couplers_ARREADY;
  S_AXI_awready <= m25_couplers_to_m25_couplers_AWREADY;
  S_AXI_bresp <= m25_couplers_to_m25_couplers_BRESP;
  S_AXI_bvalid <= m25_couplers_to_m25_couplers_BVALID;
  S_AXI_rdata <= m25_couplers_to_m25_couplers_RDATA;
  S_AXI_rlast <= m25_couplers_to_m25_couplers_RLAST;
  S_AXI_rresp <= m25_couplers_to_m25_couplers_RRESP;
  S_AXI_rvalid <= m25_couplers_to_m25_couplers_RVALID;
  S_AXI_wready <= m25_couplers_to_m25_couplers_WREADY;
  m25_couplers_to_m25_couplers_ARADDR <= S_AXI_araddr;
  m25_couplers_to_m25_couplers_ARBURST <= S_AXI_arburst;
  m25_couplers_to_m25_couplers_ARCACHE <= S_AXI_arcache;
  m25_couplers_to_m25_couplers_ARLEN <= S_AXI_arlen;
  m25_couplers_to_m25_couplers_ARLOCK <= S_AXI_arlock;
  m25_couplers_to_m25_couplers_ARPROT <= S_AXI_arprot;
  m25_couplers_to_m25_couplers_ARQOS <= S_AXI_arqos;
  m25_couplers_to_m25_couplers_ARREADY <= M_AXI_arready;
  m25_couplers_to_m25_couplers_ARREGION <= S_AXI_arregion;
  m25_couplers_to_m25_couplers_ARSIZE <= S_AXI_arsize;
  m25_couplers_to_m25_couplers_ARUSER <= S_AXI_aruser;
  m25_couplers_to_m25_couplers_ARVALID <= S_AXI_arvalid;
  m25_couplers_to_m25_couplers_AWADDR <= S_AXI_awaddr;
  m25_couplers_to_m25_couplers_AWBURST <= S_AXI_awburst;
  m25_couplers_to_m25_couplers_AWCACHE <= S_AXI_awcache;
  m25_couplers_to_m25_couplers_AWLEN <= S_AXI_awlen;
  m25_couplers_to_m25_couplers_AWLOCK <= S_AXI_awlock;
  m25_couplers_to_m25_couplers_AWPROT <= S_AXI_awprot;
  m25_couplers_to_m25_couplers_AWQOS <= S_AXI_awqos;
  m25_couplers_to_m25_couplers_AWREADY <= M_AXI_awready;
  m25_couplers_to_m25_couplers_AWREGION <= S_AXI_awregion;
  m25_couplers_to_m25_couplers_AWSIZE <= S_AXI_awsize;
  m25_couplers_to_m25_couplers_AWUSER <= S_AXI_awuser;
  m25_couplers_to_m25_couplers_AWVALID <= S_AXI_awvalid;
  m25_couplers_to_m25_couplers_BREADY <= S_AXI_bready;
  m25_couplers_to_m25_couplers_BRESP <= M_AXI_bresp;
  m25_couplers_to_m25_couplers_BVALID <= M_AXI_bvalid;
  m25_couplers_to_m25_couplers_RDATA <= M_AXI_rdata;
  m25_couplers_to_m25_couplers_RLAST <= M_AXI_rlast;
  m25_couplers_to_m25_couplers_RREADY <= S_AXI_rready;
  m25_couplers_to_m25_couplers_RRESP <= M_AXI_rresp;
  m25_couplers_to_m25_couplers_RVALID <= M_AXI_rvalid;
  m25_couplers_to_m25_couplers_WDATA <= S_AXI_wdata;
  m25_couplers_to_m25_couplers_WLAST <= S_AXI_wlast;
  m25_couplers_to_m25_couplers_WREADY <= M_AXI_wready;
  m25_couplers_to_m25_couplers_WSTRB <= S_AXI_wstrb;
  m25_couplers_to_m25_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m26_couplers_imp_1XJ8IZU is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC;
    M_AXI_arburst : out STD_LOGIC;
    M_AXI_arcache : out STD_LOGIC;
    M_AXI_arlen : out STD_LOGIC;
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC;
    M_AXI_arqos : out STD_LOGIC;
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arregion : out STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC;
    M_AXI_aruser : out STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC;
    M_AXI_awburst : out STD_LOGIC;
    M_AXI_awcache : out STD_LOGIC;
    M_AXI_awlen : out STD_LOGIC;
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC;
    M_AXI_awqos : out STD_LOGIC;
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awregion : out STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC;
    M_AXI_awuser : out STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC;
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC;
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC;
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC;
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC;
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC;
    S_AXI_arburst : in STD_LOGIC;
    S_AXI_arcache : in STD_LOGIC;
    S_AXI_arlen : in STD_LOGIC;
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC;
    S_AXI_arqos : in STD_LOGIC;
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC;
    S_AXI_aruser : in STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC;
    S_AXI_awburst : in STD_LOGIC;
    S_AXI_awcache : in STD_LOGIC;
    S_AXI_awlen : in STD_LOGIC;
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC;
    S_AXI_awqos : in STD_LOGIC;
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC;
    S_AXI_awuser : in STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC;
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC;
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC;
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC;
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC;
    S_AXI_wvalid : in STD_LOGIC
  );
end m26_couplers_imp_1XJ8IZU;

architecture STRUCTURE of m26_couplers_imp_1XJ8IZU is
  signal m26_couplers_to_m26_couplers_ARADDR : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_ARBURST : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_ARCACHE : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_ARLEN : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_ARLOCK : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_ARPROT : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_ARQOS : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_ARREADY : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_ARREGION : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_ARSIZE : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_ARUSER : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_ARVALID : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_AWADDR : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_AWBURST : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_AWCACHE : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_AWLEN : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_AWLOCK : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_AWPROT : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_AWQOS : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_AWREADY : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_AWREGION : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_AWSIZE : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_AWUSER : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_AWVALID : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_BREADY : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_BRESP : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_BVALID : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_RDATA : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_RLAST : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_RREADY : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_RRESP : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_RVALID : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_WDATA : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_WLAST : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_WREADY : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_WSTRB : STD_LOGIC;
  signal m26_couplers_to_m26_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr <= m26_couplers_to_m26_couplers_ARADDR;
  M_AXI_arburst <= m26_couplers_to_m26_couplers_ARBURST;
  M_AXI_arcache <= m26_couplers_to_m26_couplers_ARCACHE;
  M_AXI_arlen <= m26_couplers_to_m26_couplers_ARLEN;
  M_AXI_arlock <= m26_couplers_to_m26_couplers_ARLOCK;
  M_AXI_arprot <= m26_couplers_to_m26_couplers_ARPROT;
  M_AXI_arqos <= m26_couplers_to_m26_couplers_ARQOS;
  M_AXI_arregion <= m26_couplers_to_m26_couplers_ARREGION;
  M_AXI_arsize <= m26_couplers_to_m26_couplers_ARSIZE;
  M_AXI_aruser <= m26_couplers_to_m26_couplers_ARUSER;
  M_AXI_arvalid <= m26_couplers_to_m26_couplers_ARVALID;
  M_AXI_awaddr <= m26_couplers_to_m26_couplers_AWADDR;
  M_AXI_awburst <= m26_couplers_to_m26_couplers_AWBURST;
  M_AXI_awcache <= m26_couplers_to_m26_couplers_AWCACHE;
  M_AXI_awlen <= m26_couplers_to_m26_couplers_AWLEN;
  M_AXI_awlock <= m26_couplers_to_m26_couplers_AWLOCK;
  M_AXI_awprot <= m26_couplers_to_m26_couplers_AWPROT;
  M_AXI_awqos <= m26_couplers_to_m26_couplers_AWQOS;
  M_AXI_awregion <= m26_couplers_to_m26_couplers_AWREGION;
  M_AXI_awsize <= m26_couplers_to_m26_couplers_AWSIZE;
  M_AXI_awuser <= m26_couplers_to_m26_couplers_AWUSER;
  M_AXI_awvalid <= m26_couplers_to_m26_couplers_AWVALID;
  M_AXI_bready <= m26_couplers_to_m26_couplers_BREADY;
  M_AXI_rready <= m26_couplers_to_m26_couplers_RREADY;
  M_AXI_wdata <= m26_couplers_to_m26_couplers_WDATA;
  M_AXI_wlast <= m26_couplers_to_m26_couplers_WLAST;
  M_AXI_wstrb <= m26_couplers_to_m26_couplers_WSTRB;
  M_AXI_wvalid <= m26_couplers_to_m26_couplers_WVALID;
  S_AXI_arready <= m26_couplers_to_m26_couplers_ARREADY;
  S_AXI_awready <= m26_couplers_to_m26_couplers_AWREADY;
  S_AXI_bresp <= m26_couplers_to_m26_couplers_BRESP;
  S_AXI_bvalid <= m26_couplers_to_m26_couplers_BVALID;
  S_AXI_rdata <= m26_couplers_to_m26_couplers_RDATA;
  S_AXI_rlast <= m26_couplers_to_m26_couplers_RLAST;
  S_AXI_rresp <= m26_couplers_to_m26_couplers_RRESP;
  S_AXI_rvalid <= m26_couplers_to_m26_couplers_RVALID;
  S_AXI_wready <= m26_couplers_to_m26_couplers_WREADY;
  m26_couplers_to_m26_couplers_ARADDR <= S_AXI_araddr;
  m26_couplers_to_m26_couplers_ARBURST <= S_AXI_arburst;
  m26_couplers_to_m26_couplers_ARCACHE <= S_AXI_arcache;
  m26_couplers_to_m26_couplers_ARLEN <= S_AXI_arlen;
  m26_couplers_to_m26_couplers_ARLOCK <= S_AXI_arlock;
  m26_couplers_to_m26_couplers_ARPROT <= S_AXI_arprot;
  m26_couplers_to_m26_couplers_ARQOS <= S_AXI_arqos;
  m26_couplers_to_m26_couplers_ARREADY <= M_AXI_arready;
  m26_couplers_to_m26_couplers_ARREGION <= S_AXI_arregion;
  m26_couplers_to_m26_couplers_ARSIZE <= S_AXI_arsize;
  m26_couplers_to_m26_couplers_ARUSER <= S_AXI_aruser;
  m26_couplers_to_m26_couplers_ARVALID <= S_AXI_arvalid;
  m26_couplers_to_m26_couplers_AWADDR <= S_AXI_awaddr;
  m26_couplers_to_m26_couplers_AWBURST <= S_AXI_awburst;
  m26_couplers_to_m26_couplers_AWCACHE <= S_AXI_awcache;
  m26_couplers_to_m26_couplers_AWLEN <= S_AXI_awlen;
  m26_couplers_to_m26_couplers_AWLOCK <= S_AXI_awlock;
  m26_couplers_to_m26_couplers_AWPROT <= S_AXI_awprot;
  m26_couplers_to_m26_couplers_AWQOS <= S_AXI_awqos;
  m26_couplers_to_m26_couplers_AWREADY <= M_AXI_awready;
  m26_couplers_to_m26_couplers_AWREGION <= S_AXI_awregion;
  m26_couplers_to_m26_couplers_AWSIZE <= S_AXI_awsize;
  m26_couplers_to_m26_couplers_AWUSER <= S_AXI_awuser;
  m26_couplers_to_m26_couplers_AWVALID <= S_AXI_awvalid;
  m26_couplers_to_m26_couplers_BREADY <= S_AXI_bready;
  m26_couplers_to_m26_couplers_BRESP <= M_AXI_bresp;
  m26_couplers_to_m26_couplers_BVALID <= M_AXI_bvalid;
  m26_couplers_to_m26_couplers_RDATA <= M_AXI_rdata;
  m26_couplers_to_m26_couplers_RLAST <= M_AXI_rlast;
  m26_couplers_to_m26_couplers_RREADY <= S_AXI_rready;
  m26_couplers_to_m26_couplers_RRESP <= M_AXI_rresp;
  m26_couplers_to_m26_couplers_RVALID <= M_AXI_rvalid;
  m26_couplers_to_m26_couplers_WDATA <= S_AXI_wdata;
  m26_couplers_to_m26_couplers_WLAST <= S_AXI_wlast;
  m26_couplers_to_m26_couplers_WREADY <= M_AXI_wready;
  m26_couplers_to_m26_couplers_WSTRB <= S_AXI_wstrb;
  m26_couplers_to_m26_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m27_couplers_imp_61MLL7 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC;
    M_AXI_arburst : out STD_LOGIC;
    M_AXI_arcache : out STD_LOGIC;
    M_AXI_arlen : out STD_LOGIC;
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC;
    M_AXI_arqos : out STD_LOGIC;
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arregion : out STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC;
    M_AXI_aruser : out STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC;
    M_AXI_awburst : out STD_LOGIC;
    M_AXI_awcache : out STD_LOGIC;
    M_AXI_awlen : out STD_LOGIC;
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC;
    M_AXI_awqos : out STD_LOGIC;
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awregion : out STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC;
    M_AXI_awuser : out STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC;
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC;
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC;
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC;
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC;
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC;
    S_AXI_arburst : in STD_LOGIC;
    S_AXI_arcache : in STD_LOGIC;
    S_AXI_arlen : in STD_LOGIC;
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC;
    S_AXI_arqos : in STD_LOGIC;
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC;
    S_AXI_aruser : in STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC;
    S_AXI_awburst : in STD_LOGIC;
    S_AXI_awcache : in STD_LOGIC;
    S_AXI_awlen : in STD_LOGIC;
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC;
    S_AXI_awqos : in STD_LOGIC;
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC;
    S_AXI_awuser : in STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC;
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC;
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC;
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC;
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC;
    S_AXI_wvalid : in STD_LOGIC
  );
end m27_couplers_imp_61MLL7;

architecture STRUCTURE of m27_couplers_imp_61MLL7 is
  signal m27_couplers_to_m27_couplers_ARADDR : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_ARBURST : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_ARCACHE : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_ARLEN : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_ARLOCK : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_ARPROT : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_ARQOS : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_ARREADY : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_ARREGION : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_ARSIZE : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_ARUSER : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_ARVALID : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_AWADDR : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_AWBURST : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_AWCACHE : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_AWLEN : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_AWLOCK : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_AWPROT : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_AWQOS : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_AWREADY : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_AWREGION : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_AWSIZE : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_AWUSER : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_AWVALID : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_BREADY : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_BRESP : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_BVALID : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_RDATA : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_RLAST : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_RREADY : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_RRESP : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_RVALID : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_WDATA : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_WLAST : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_WREADY : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_WSTRB : STD_LOGIC;
  signal m27_couplers_to_m27_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr <= m27_couplers_to_m27_couplers_ARADDR;
  M_AXI_arburst <= m27_couplers_to_m27_couplers_ARBURST;
  M_AXI_arcache <= m27_couplers_to_m27_couplers_ARCACHE;
  M_AXI_arlen <= m27_couplers_to_m27_couplers_ARLEN;
  M_AXI_arlock <= m27_couplers_to_m27_couplers_ARLOCK;
  M_AXI_arprot <= m27_couplers_to_m27_couplers_ARPROT;
  M_AXI_arqos <= m27_couplers_to_m27_couplers_ARQOS;
  M_AXI_arregion <= m27_couplers_to_m27_couplers_ARREGION;
  M_AXI_arsize <= m27_couplers_to_m27_couplers_ARSIZE;
  M_AXI_aruser <= m27_couplers_to_m27_couplers_ARUSER;
  M_AXI_arvalid <= m27_couplers_to_m27_couplers_ARVALID;
  M_AXI_awaddr <= m27_couplers_to_m27_couplers_AWADDR;
  M_AXI_awburst <= m27_couplers_to_m27_couplers_AWBURST;
  M_AXI_awcache <= m27_couplers_to_m27_couplers_AWCACHE;
  M_AXI_awlen <= m27_couplers_to_m27_couplers_AWLEN;
  M_AXI_awlock <= m27_couplers_to_m27_couplers_AWLOCK;
  M_AXI_awprot <= m27_couplers_to_m27_couplers_AWPROT;
  M_AXI_awqos <= m27_couplers_to_m27_couplers_AWQOS;
  M_AXI_awregion <= m27_couplers_to_m27_couplers_AWREGION;
  M_AXI_awsize <= m27_couplers_to_m27_couplers_AWSIZE;
  M_AXI_awuser <= m27_couplers_to_m27_couplers_AWUSER;
  M_AXI_awvalid <= m27_couplers_to_m27_couplers_AWVALID;
  M_AXI_bready <= m27_couplers_to_m27_couplers_BREADY;
  M_AXI_rready <= m27_couplers_to_m27_couplers_RREADY;
  M_AXI_wdata <= m27_couplers_to_m27_couplers_WDATA;
  M_AXI_wlast <= m27_couplers_to_m27_couplers_WLAST;
  M_AXI_wstrb <= m27_couplers_to_m27_couplers_WSTRB;
  M_AXI_wvalid <= m27_couplers_to_m27_couplers_WVALID;
  S_AXI_arready <= m27_couplers_to_m27_couplers_ARREADY;
  S_AXI_awready <= m27_couplers_to_m27_couplers_AWREADY;
  S_AXI_bresp <= m27_couplers_to_m27_couplers_BRESP;
  S_AXI_bvalid <= m27_couplers_to_m27_couplers_BVALID;
  S_AXI_rdata <= m27_couplers_to_m27_couplers_RDATA;
  S_AXI_rlast <= m27_couplers_to_m27_couplers_RLAST;
  S_AXI_rresp <= m27_couplers_to_m27_couplers_RRESP;
  S_AXI_rvalid <= m27_couplers_to_m27_couplers_RVALID;
  S_AXI_wready <= m27_couplers_to_m27_couplers_WREADY;
  m27_couplers_to_m27_couplers_ARADDR <= S_AXI_araddr;
  m27_couplers_to_m27_couplers_ARBURST <= S_AXI_arburst;
  m27_couplers_to_m27_couplers_ARCACHE <= S_AXI_arcache;
  m27_couplers_to_m27_couplers_ARLEN <= S_AXI_arlen;
  m27_couplers_to_m27_couplers_ARLOCK <= S_AXI_arlock;
  m27_couplers_to_m27_couplers_ARPROT <= S_AXI_arprot;
  m27_couplers_to_m27_couplers_ARQOS <= S_AXI_arqos;
  m27_couplers_to_m27_couplers_ARREADY <= M_AXI_arready;
  m27_couplers_to_m27_couplers_ARREGION <= S_AXI_arregion;
  m27_couplers_to_m27_couplers_ARSIZE <= S_AXI_arsize;
  m27_couplers_to_m27_couplers_ARUSER <= S_AXI_aruser;
  m27_couplers_to_m27_couplers_ARVALID <= S_AXI_arvalid;
  m27_couplers_to_m27_couplers_AWADDR <= S_AXI_awaddr;
  m27_couplers_to_m27_couplers_AWBURST <= S_AXI_awburst;
  m27_couplers_to_m27_couplers_AWCACHE <= S_AXI_awcache;
  m27_couplers_to_m27_couplers_AWLEN <= S_AXI_awlen;
  m27_couplers_to_m27_couplers_AWLOCK <= S_AXI_awlock;
  m27_couplers_to_m27_couplers_AWPROT <= S_AXI_awprot;
  m27_couplers_to_m27_couplers_AWQOS <= S_AXI_awqos;
  m27_couplers_to_m27_couplers_AWREADY <= M_AXI_awready;
  m27_couplers_to_m27_couplers_AWREGION <= S_AXI_awregion;
  m27_couplers_to_m27_couplers_AWSIZE <= S_AXI_awsize;
  m27_couplers_to_m27_couplers_AWUSER <= S_AXI_awuser;
  m27_couplers_to_m27_couplers_AWVALID <= S_AXI_awvalid;
  m27_couplers_to_m27_couplers_BREADY <= S_AXI_bready;
  m27_couplers_to_m27_couplers_BRESP <= M_AXI_bresp;
  m27_couplers_to_m27_couplers_BVALID <= M_AXI_bvalid;
  m27_couplers_to_m27_couplers_RDATA <= M_AXI_rdata;
  m27_couplers_to_m27_couplers_RLAST <= M_AXI_rlast;
  m27_couplers_to_m27_couplers_RREADY <= S_AXI_rready;
  m27_couplers_to_m27_couplers_RRESP <= M_AXI_rresp;
  m27_couplers_to_m27_couplers_RVALID <= M_AXI_rvalid;
  m27_couplers_to_m27_couplers_WDATA <= S_AXI_wdata;
  m27_couplers_to_m27_couplers_WLAST <= S_AXI_wlast;
  m27_couplers_to_m27_couplers_WREADY <= M_AXI_wready;
  m27_couplers_to_m27_couplers_WSTRB <= S_AXI_wstrb;
  m27_couplers_to_m27_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m28_couplers_imp_1R6JPUR is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC;
    M_AXI_arburst : out STD_LOGIC;
    M_AXI_arcache : out STD_LOGIC;
    M_AXI_arlen : out STD_LOGIC;
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC;
    M_AXI_arqos : out STD_LOGIC;
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arregion : out STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC;
    M_AXI_aruser : out STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC;
    M_AXI_awburst : out STD_LOGIC;
    M_AXI_awcache : out STD_LOGIC;
    M_AXI_awlen : out STD_LOGIC;
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC;
    M_AXI_awqos : out STD_LOGIC;
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awregion : out STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC;
    M_AXI_awuser : out STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC;
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC;
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC;
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC;
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC;
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC;
    S_AXI_arburst : in STD_LOGIC;
    S_AXI_arcache : in STD_LOGIC;
    S_AXI_arlen : in STD_LOGIC;
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC;
    S_AXI_arqos : in STD_LOGIC;
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC;
    S_AXI_aruser : in STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC;
    S_AXI_awburst : in STD_LOGIC;
    S_AXI_awcache : in STD_LOGIC;
    S_AXI_awlen : in STD_LOGIC;
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC;
    S_AXI_awqos : in STD_LOGIC;
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC;
    S_AXI_awuser : in STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC;
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC;
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC;
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC;
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC;
    S_AXI_wvalid : in STD_LOGIC
  );
end m28_couplers_imp_1R6JPUR;

architecture STRUCTURE of m28_couplers_imp_1R6JPUR is
  signal m28_couplers_to_m28_couplers_ARADDR : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_ARBURST : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_ARCACHE : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_ARLEN : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_ARLOCK : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_ARPROT : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_ARQOS : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_ARREADY : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_ARREGION : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_ARSIZE : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_ARUSER : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_ARVALID : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_AWADDR : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_AWBURST : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_AWCACHE : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_AWLEN : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_AWLOCK : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_AWPROT : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_AWQOS : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_AWREADY : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_AWREGION : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_AWSIZE : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_AWUSER : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_AWVALID : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_BREADY : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_BRESP : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_BVALID : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_RDATA : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_RLAST : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_RREADY : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_RRESP : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_RVALID : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_WDATA : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_WLAST : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_WREADY : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_WSTRB : STD_LOGIC;
  signal m28_couplers_to_m28_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr <= m28_couplers_to_m28_couplers_ARADDR;
  M_AXI_arburst <= m28_couplers_to_m28_couplers_ARBURST;
  M_AXI_arcache <= m28_couplers_to_m28_couplers_ARCACHE;
  M_AXI_arlen <= m28_couplers_to_m28_couplers_ARLEN;
  M_AXI_arlock <= m28_couplers_to_m28_couplers_ARLOCK;
  M_AXI_arprot <= m28_couplers_to_m28_couplers_ARPROT;
  M_AXI_arqos <= m28_couplers_to_m28_couplers_ARQOS;
  M_AXI_arregion <= m28_couplers_to_m28_couplers_ARREGION;
  M_AXI_arsize <= m28_couplers_to_m28_couplers_ARSIZE;
  M_AXI_aruser <= m28_couplers_to_m28_couplers_ARUSER;
  M_AXI_arvalid <= m28_couplers_to_m28_couplers_ARVALID;
  M_AXI_awaddr <= m28_couplers_to_m28_couplers_AWADDR;
  M_AXI_awburst <= m28_couplers_to_m28_couplers_AWBURST;
  M_AXI_awcache <= m28_couplers_to_m28_couplers_AWCACHE;
  M_AXI_awlen <= m28_couplers_to_m28_couplers_AWLEN;
  M_AXI_awlock <= m28_couplers_to_m28_couplers_AWLOCK;
  M_AXI_awprot <= m28_couplers_to_m28_couplers_AWPROT;
  M_AXI_awqos <= m28_couplers_to_m28_couplers_AWQOS;
  M_AXI_awregion <= m28_couplers_to_m28_couplers_AWREGION;
  M_AXI_awsize <= m28_couplers_to_m28_couplers_AWSIZE;
  M_AXI_awuser <= m28_couplers_to_m28_couplers_AWUSER;
  M_AXI_awvalid <= m28_couplers_to_m28_couplers_AWVALID;
  M_AXI_bready <= m28_couplers_to_m28_couplers_BREADY;
  M_AXI_rready <= m28_couplers_to_m28_couplers_RREADY;
  M_AXI_wdata <= m28_couplers_to_m28_couplers_WDATA;
  M_AXI_wlast <= m28_couplers_to_m28_couplers_WLAST;
  M_AXI_wstrb <= m28_couplers_to_m28_couplers_WSTRB;
  M_AXI_wvalid <= m28_couplers_to_m28_couplers_WVALID;
  S_AXI_arready <= m28_couplers_to_m28_couplers_ARREADY;
  S_AXI_awready <= m28_couplers_to_m28_couplers_AWREADY;
  S_AXI_bresp <= m28_couplers_to_m28_couplers_BRESP;
  S_AXI_bvalid <= m28_couplers_to_m28_couplers_BVALID;
  S_AXI_rdata <= m28_couplers_to_m28_couplers_RDATA;
  S_AXI_rlast <= m28_couplers_to_m28_couplers_RLAST;
  S_AXI_rresp <= m28_couplers_to_m28_couplers_RRESP;
  S_AXI_rvalid <= m28_couplers_to_m28_couplers_RVALID;
  S_AXI_wready <= m28_couplers_to_m28_couplers_WREADY;
  m28_couplers_to_m28_couplers_ARADDR <= S_AXI_araddr;
  m28_couplers_to_m28_couplers_ARBURST <= S_AXI_arburst;
  m28_couplers_to_m28_couplers_ARCACHE <= S_AXI_arcache;
  m28_couplers_to_m28_couplers_ARLEN <= S_AXI_arlen;
  m28_couplers_to_m28_couplers_ARLOCK <= S_AXI_arlock;
  m28_couplers_to_m28_couplers_ARPROT <= S_AXI_arprot;
  m28_couplers_to_m28_couplers_ARQOS <= S_AXI_arqos;
  m28_couplers_to_m28_couplers_ARREADY <= M_AXI_arready;
  m28_couplers_to_m28_couplers_ARREGION <= S_AXI_arregion;
  m28_couplers_to_m28_couplers_ARSIZE <= S_AXI_arsize;
  m28_couplers_to_m28_couplers_ARUSER <= S_AXI_aruser;
  m28_couplers_to_m28_couplers_ARVALID <= S_AXI_arvalid;
  m28_couplers_to_m28_couplers_AWADDR <= S_AXI_awaddr;
  m28_couplers_to_m28_couplers_AWBURST <= S_AXI_awburst;
  m28_couplers_to_m28_couplers_AWCACHE <= S_AXI_awcache;
  m28_couplers_to_m28_couplers_AWLEN <= S_AXI_awlen;
  m28_couplers_to_m28_couplers_AWLOCK <= S_AXI_awlock;
  m28_couplers_to_m28_couplers_AWPROT <= S_AXI_awprot;
  m28_couplers_to_m28_couplers_AWQOS <= S_AXI_awqos;
  m28_couplers_to_m28_couplers_AWREADY <= M_AXI_awready;
  m28_couplers_to_m28_couplers_AWREGION <= S_AXI_awregion;
  m28_couplers_to_m28_couplers_AWSIZE <= S_AXI_awsize;
  m28_couplers_to_m28_couplers_AWUSER <= S_AXI_awuser;
  m28_couplers_to_m28_couplers_AWVALID <= S_AXI_awvalid;
  m28_couplers_to_m28_couplers_BREADY <= S_AXI_bready;
  m28_couplers_to_m28_couplers_BRESP <= M_AXI_bresp;
  m28_couplers_to_m28_couplers_BVALID <= M_AXI_bvalid;
  m28_couplers_to_m28_couplers_RDATA <= M_AXI_rdata;
  m28_couplers_to_m28_couplers_RLAST <= M_AXI_rlast;
  m28_couplers_to_m28_couplers_RREADY <= S_AXI_rready;
  m28_couplers_to_m28_couplers_RRESP <= M_AXI_rresp;
  m28_couplers_to_m28_couplers_RVALID <= M_AXI_rvalid;
  m28_couplers_to_m28_couplers_WDATA <= S_AXI_wdata;
  m28_couplers_to_m28_couplers_WLAST <= S_AXI_wlast;
  m28_couplers_to_m28_couplers_WREADY <= M_AXI_wready;
  m28_couplers_to_m28_couplers_WSTRB <= S_AXI_wstrb;
  m28_couplers_to_m28_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity reset_block_imp_163H2QK is
  port (
    ext_reset_in : in STD_LOGIC;
    ext_reset_in1 : in STD_LOGIC;
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    slowest_sync_clk : in STD_LOGIC;
    slowest_sync_clk1 : in STD_LOGIC;
    slowest_sync_clk2 : in STD_LOGIC;
    slowest_sync_clk3 : in STD_LOGIC
  );
end reset_block_imp_163H2QK;

architecture STRUCTURE of reset_block_imp_163H2QK is
  component design_1_rst_ps8_0_96M_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_rst_ps8_0_96M_0;
  component design_1_rst_ps8_0_96M_1 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_rst_ps8_0_96M_1;
  component design_1_rst_ddr4_0_333M_1 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_rst_ddr4_0_333M_1;
  component design_1_rst_ps8_0_96M1_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_rst_ps8_0_96M1_0;
  signal MTS_Block_dac_clk : STD_LOGIC;
  signal ext_reset_in1_1 : STD_LOGIC;
  signal rst_ddr4_0_333M_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_ps8_0_96M1_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_ps8_0_96M2_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_ps8_0_96M_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal slowest_sync_clk2_1 : STD_LOGIC;
  signal slowest_sync_clk3_1 : STD_LOGIC;
  signal zynq_ultra_ps_e_0_pl_clk0 : STD_LOGIC;
  signal zynq_ultra_ps_e_0_pl_resetn0 : STD_LOGIC;
  signal NLW_rst_ddr4_0_333M_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_rst_ddr4_0_333M_bus_struct_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ddr4_0_333M_interconnect_aresetn_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ddr4_0_333M_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_rst_ps8_0_96M_bus_struct_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M_interconnect_aresetn_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M1_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_rst_ps8_0_96M1_bus_struct_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M1_interconnect_aresetn_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M1_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M2_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_rst_ps8_0_96M2_bus_struct_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M2_interconnect_aresetn_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M2_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  MTS_Block_dac_clk <= slowest_sync_clk1;
  ext_reset_in1_1 <= ext_reset_in1;
  peripheral_aresetn(0) <= rst_ps8_0_96M_peripheral_aresetn(0);
  peripheral_aresetn1(0) <= rst_ps8_0_96M1_peripheral_aresetn(0);
  peripheral_aresetn2(0) <= rst_ddr4_0_333M_peripheral_aresetn(0);
  peripheral_aresetn3(0) <= rst_ps8_0_96M2_peripheral_aresetn(0);
  slowest_sync_clk2_1 <= slowest_sync_clk2;
  slowest_sync_clk3_1 <= slowest_sync_clk3;
  zynq_ultra_ps_e_0_pl_clk0 <= slowest_sync_clk;
  zynq_ultra_ps_e_0_pl_resetn0 <= ext_reset_in;
rst_ddr4_0_333M: component design_1_rst_ddr4_0_333M_1
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => NLW_rst_ddr4_0_333M_bus_struct_reset_UNCONNECTED(0),
      dcm_locked => '1',
      ext_reset_in => ext_reset_in1_1,
      interconnect_aresetn(0) => NLW_rst_ddr4_0_333M_interconnect_aresetn_UNCONNECTED(0),
      mb_debug_sys_rst => '0',
      mb_reset => NLW_rst_ddr4_0_333M_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => rst_ddr4_0_333M_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_rst_ddr4_0_333M_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => slowest_sync_clk2_1
    );
rst_ps8_0_96M: component design_1_rst_ps8_0_96M_0
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => NLW_rst_ps8_0_96M_bus_struct_reset_UNCONNECTED(0),
      dcm_locked => '1',
      ext_reset_in => zynq_ultra_ps_e_0_pl_resetn0,
      interconnect_aresetn(0) => NLW_rst_ps8_0_96M_interconnect_aresetn_UNCONNECTED(0),
      mb_debug_sys_rst => '0',
      mb_reset => NLW_rst_ps8_0_96M_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => rst_ps8_0_96M_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_rst_ps8_0_96M_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => zynq_ultra_ps_e_0_pl_clk0
    );
rst_ps8_0_96M1: component design_1_rst_ps8_0_96M_1
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => NLW_rst_ps8_0_96M1_bus_struct_reset_UNCONNECTED(0),
      dcm_locked => '1',
      ext_reset_in => zynq_ultra_ps_e_0_pl_resetn0,
      interconnect_aresetn(0) => NLW_rst_ps8_0_96M1_interconnect_aresetn_UNCONNECTED(0),
      mb_debug_sys_rst => '0',
      mb_reset => NLW_rst_ps8_0_96M1_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => rst_ps8_0_96M1_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_rst_ps8_0_96M1_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => MTS_Block_dac_clk
    );
rst_ps8_0_96M2: component design_1_rst_ps8_0_96M1_0
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => NLW_rst_ps8_0_96M2_bus_struct_reset_UNCONNECTED(0),
      dcm_locked => '1',
      ext_reset_in => zynq_ultra_ps_e_0_pl_resetn0,
      interconnect_aresetn(0) => NLW_rst_ps8_0_96M2_interconnect_aresetn_UNCONNECTED(0),
      mb_debug_sys_rst => '0',
      mb_reset => NLW_rst_ps8_0_96M2_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => rst_ps8_0_96M2_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_rst_ps8_0_96M2_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => slowest_sync_clk3_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s00_couplers_imp_XOWISC is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_rlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_wlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_rlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end s00_couplers_imp_XOWISC;

architecture STRUCTURE of s00_couplers_imp_XOWISC is
  signal s00_couplers_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_s00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_s00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_s00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_s00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal s00_couplers_to_s00_couplers_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal s00_couplers_to_s00_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(39 downto 0) <= s00_couplers_to_s00_couplers_ARADDR(39 downto 0);
  M_AXI_arburst(1 downto 0) <= s00_couplers_to_s00_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= s00_couplers_to_s00_couplers_ARCACHE(3 downto 0);
  M_AXI_arid(15 downto 0) <= s00_couplers_to_s00_couplers_ARID(15 downto 0);
  M_AXI_arlen(7 downto 0) <= s00_couplers_to_s00_couplers_ARLEN(7 downto 0);
  M_AXI_arlock(0) <= s00_couplers_to_s00_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= s00_couplers_to_s00_couplers_ARPROT(2 downto 0);
  M_AXI_arqos(3 downto 0) <= s00_couplers_to_s00_couplers_ARQOS(3 downto 0);
  M_AXI_arsize(2 downto 0) <= s00_couplers_to_s00_couplers_ARSIZE(2 downto 0);
  M_AXI_aruser(15 downto 0) <= s00_couplers_to_s00_couplers_ARUSER(15 downto 0);
  M_AXI_arvalid(0) <= s00_couplers_to_s00_couplers_ARVALID(0);
  M_AXI_awaddr(39 downto 0) <= s00_couplers_to_s00_couplers_AWADDR(39 downto 0);
  M_AXI_awburst(1 downto 0) <= s00_couplers_to_s00_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= s00_couplers_to_s00_couplers_AWCACHE(3 downto 0);
  M_AXI_awid(15 downto 0) <= s00_couplers_to_s00_couplers_AWID(15 downto 0);
  M_AXI_awlen(7 downto 0) <= s00_couplers_to_s00_couplers_AWLEN(7 downto 0);
  M_AXI_awlock(0) <= s00_couplers_to_s00_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= s00_couplers_to_s00_couplers_AWPROT(2 downto 0);
  M_AXI_awqos(3 downto 0) <= s00_couplers_to_s00_couplers_AWQOS(3 downto 0);
  M_AXI_awsize(2 downto 0) <= s00_couplers_to_s00_couplers_AWSIZE(2 downto 0);
  M_AXI_awuser(15 downto 0) <= s00_couplers_to_s00_couplers_AWUSER(15 downto 0);
  M_AXI_awvalid(0) <= s00_couplers_to_s00_couplers_AWVALID(0);
  M_AXI_bready(0) <= s00_couplers_to_s00_couplers_BREADY(0);
  M_AXI_rready(0) <= s00_couplers_to_s00_couplers_RREADY(0);
  M_AXI_wdata(127 downto 0) <= s00_couplers_to_s00_couplers_WDATA(127 downto 0);
  M_AXI_wlast(0) <= s00_couplers_to_s00_couplers_WLAST(0);
  M_AXI_wstrb(15 downto 0) <= s00_couplers_to_s00_couplers_WSTRB(15 downto 0);
  M_AXI_wvalid(0) <= s00_couplers_to_s00_couplers_WVALID(0);
  S_AXI_arready(0) <= s00_couplers_to_s00_couplers_ARREADY(0);
  S_AXI_awready(0) <= s00_couplers_to_s00_couplers_AWREADY(0);
  S_AXI_bid(15 downto 0) <= s00_couplers_to_s00_couplers_BID(15 downto 0);
  S_AXI_bresp(1 downto 0) <= s00_couplers_to_s00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= s00_couplers_to_s00_couplers_BVALID(0);
  S_AXI_rdata(127 downto 0) <= s00_couplers_to_s00_couplers_RDATA(127 downto 0);
  S_AXI_rid(15 downto 0) <= s00_couplers_to_s00_couplers_RID(15 downto 0);
  S_AXI_rlast(0) <= s00_couplers_to_s00_couplers_RLAST(0);
  S_AXI_rresp(1 downto 0) <= s00_couplers_to_s00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= s00_couplers_to_s00_couplers_RVALID(0);
  S_AXI_wready(0) <= s00_couplers_to_s00_couplers_WREADY(0);
  s00_couplers_to_s00_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  s00_couplers_to_s00_couplers_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  s00_couplers_to_s00_couplers_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  s00_couplers_to_s00_couplers_ARID(15 downto 0) <= S_AXI_arid(15 downto 0);
  s00_couplers_to_s00_couplers_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  s00_couplers_to_s00_couplers_ARLOCK(0) <= S_AXI_arlock(0);
  s00_couplers_to_s00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s00_couplers_to_s00_couplers_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  s00_couplers_to_s00_couplers_ARREADY(0) <= M_AXI_arready(0);
  s00_couplers_to_s00_couplers_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  s00_couplers_to_s00_couplers_ARUSER(15 downto 0) <= S_AXI_aruser(15 downto 0);
  s00_couplers_to_s00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  s00_couplers_to_s00_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  s00_couplers_to_s00_couplers_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  s00_couplers_to_s00_couplers_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  s00_couplers_to_s00_couplers_AWID(15 downto 0) <= S_AXI_awid(15 downto 0);
  s00_couplers_to_s00_couplers_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  s00_couplers_to_s00_couplers_AWLOCK(0) <= S_AXI_awlock(0);
  s00_couplers_to_s00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s00_couplers_to_s00_couplers_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  s00_couplers_to_s00_couplers_AWREADY(0) <= M_AXI_awready(0);
  s00_couplers_to_s00_couplers_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  s00_couplers_to_s00_couplers_AWUSER(15 downto 0) <= S_AXI_awuser(15 downto 0);
  s00_couplers_to_s00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  s00_couplers_to_s00_couplers_BID(15 downto 0) <= M_AXI_bid(15 downto 0);
  s00_couplers_to_s00_couplers_BREADY(0) <= S_AXI_bready(0);
  s00_couplers_to_s00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  s00_couplers_to_s00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  s00_couplers_to_s00_couplers_RDATA(127 downto 0) <= M_AXI_rdata(127 downto 0);
  s00_couplers_to_s00_couplers_RID(15 downto 0) <= M_AXI_rid(15 downto 0);
  s00_couplers_to_s00_couplers_RLAST(0) <= M_AXI_rlast(0);
  s00_couplers_to_s00_couplers_RREADY(0) <= S_AXI_rready(0);
  s00_couplers_to_s00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  s00_couplers_to_s00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  s00_couplers_to_s00_couplers_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  s00_couplers_to_s00_couplers_WLAST(0) <= S_AXI_wlast(0);
  s00_couplers_to_s00_couplers_WREADY(0) <= M_AXI_wready(0);
  s00_couplers_to_s00_couplers_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  s00_couplers_to_s00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity soft_reset_imp_14T9R88 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    axi_reset_soft : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    axis_aclk : in STD_LOGIC;
    dac_aclk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_reset_soft : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end soft_reset_imp_14T9R88;

architecture STRUCTURE of soft_reset_imp_14T9R88 is
  component design_1_xlslice_0_17 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_17;
  component design_1_util_vector_logic_0_48 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_48;
  component design_1_util_vector_logic_0_49 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_49;
  component design_1_util_vector_logic_0_50 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_50;
  component design_1_sync_0_20 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_20;
  component design_1_sync_0_21 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_21;
  component design_1_xlconstant_0_15 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_15;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_aclk_1 : STD_LOGIC;
  signal dac_aclk_1 : STD_LOGIC;
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_0_dest_out : STD_LOGIC;
  signal sync_1_dest_out : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1(94 downto 0) <= Din(94 downto 0);
  axi_reset_soft(0) <= util_vector_logic_1_Res(0);
  axi_resetn_1(0) <= axi_resetn(0);
  axis_aclk_1 <= axis_aclk;
  dac_aclk_1 <= dac_aclk;
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_reset_soft(0) <= util_vector_logic_0_Res(0);
sync_0: component design_1_sync_0_20
     port map (
      dest_clk => axis_aclk_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
sync_1: component design_1_sync_0_21
     port map (
      dest_clk => dac_aclk_1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
util_vector_logic_0: component design_1_util_vector_logic_0_48
     port map (
      Op1(0) => sync_1_dest_out,
      Op2(0) => dac_clk_aresetn_1(0),
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_0_49
     port map (
      Op1(0) => sync_0_dest_out,
      Op2(0) => axi_resetn_1(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_0_50
     port map (
      Op1(0) => xlslice_0_Dout(0),
      Res(0) => util_vector_logic_2_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_15
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlslice_0: component design_1_xlslice_0_17
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity soft_reset_imp_14VRFT5 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_220_aclk : in STD_LOGIC;
    adc_220_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_aclk : in STD_LOGIC;
    adc_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end soft_reset_imp_14VRFT5;

architecture STRUCTURE of soft_reset_imp_14VRFT5 is
  component design_1_xlslice_0_27 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_27;
  component design_1_util_vector_logic_2_11 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_2_11;
  component design_1_sync_0_30 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_30;
  component design_1_xlconstant_0_24 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_24;
  component design_1_util_vector_logic_0_57 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_57;
  component design_1_util_vector_logic_0_59 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_59;
  component design_1_sync_0_31 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_31;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal adc_220_aclk_1 : STD_LOGIC;
  signal adc_220_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_aclk_1 : STD_LOGIC;
  signal sync_0_dest_out : STD_LOGIC;
  signal sync_1_dest_out : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1(94 downto 0) <= Din(94 downto 0);
  Res(0) <= util_vector_logic_1_Res(0);
  adc_220_aclk_1 <= adc_220_aclk;
  adc_220_aresetn_1(0) <= adc_220_aresetn(0);
  adc_reset(0) <= util_vector_logic_0_Res(0);
  axi_resetn_1(0) <= axi_resetn(0);
  axis_aclk_1 <= adc_aclk;
sync_0: component design_1_sync_0_30
     port map (
      dest_clk => axis_aclk_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
sync_1: component design_1_sync_0_31
     port map (
      dest_clk => adc_220_aclk_1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
util_vector_logic_0: component design_1_util_vector_logic_0_57
     port map (
      Op1(0) => axi_resetn_1(0),
      Op2(0) => sync_0_dest_out,
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_0_59
     port map (
      Op1(0) => adc_220_aresetn_1(0),
      Op2(0) => sync_1_dest_out,
      Res(0) => util_vector_logic_1_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_2_11
     port map (
      Op1(0) => xlslice_0_Dout(0),
      Res(0) => util_vector_logic_2_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_24
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlslice_0: component design_1_xlslice_0_27
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity soft_reset_imp_1WDMS0U is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    axi_reset_soft : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    axis_aclk : in STD_LOGIC;
    dac_aclk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_reset_soft : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end soft_reset_imp_1WDMS0U;

architecture STRUCTURE of soft_reset_imp_1WDMS0U is
  component design_1_xlslice_0_19 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_19;
  component design_1_util_vector_logic_0_52 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_52;
  component design_1_util_vector_logic_1_48 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_48;
  component design_1_util_vector_logic_2_8 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_2_8;
  component design_1_sync_0_23 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_23;
  component design_1_sync_1_6 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_1_6;
  component design_1_xlconstant_0_17 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_17;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_aclk_1 : STD_LOGIC;
  signal dac_aclk_1 : STD_LOGIC;
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_0_dest_out : STD_LOGIC;
  signal sync_1_dest_out : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1(94 downto 0) <= Din(94 downto 0);
  axi_reset_soft(0) <= util_vector_logic_1_Res(0);
  axi_resetn_1(0) <= axi_resetn(0);
  axis_aclk_1 <= axis_aclk;
  dac_aclk_1 <= dac_aclk;
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_reset_soft(0) <= util_vector_logic_0_Res(0);
sync_0: component design_1_sync_0_23
     port map (
      dest_clk => axis_aclk_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
sync_1: component design_1_sync_1_6
     port map (
      dest_clk => dac_aclk_1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
util_vector_logic_0: component design_1_util_vector_logic_0_52
     port map (
      Op1(0) => sync_1_dest_out,
      Op2(0) => dac_clk_aresetn_1(0),
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_48
     port map (
      Op1(0) => sync_0_dest_out,
      Op2(0) => axi_resetn_1(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_2_8
     port map (
      Op1(0) => xlslice_0_Dout(0),
      Res(0) => util_vector_logic_2_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_17
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlslice_0: component design_1_xlslice_0_19
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity soft_reset_imp_GUR8PE is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    axi_reset_soft : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    axis_aclk : in STD_LOGIC;
    dac_aclk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_reset_soft : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end soft_reset_imp_GUR8PE;

architecture STRUCTURE of soft_reset_imp_GUR8PE is
  component design_1_xlslice_0_20 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_20;
  component design_1_util_vector_logic_0_53 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_53;
  component design_1_util_vector_logic_1_49 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_49;
  component design_1_util_vector_logic_2_9 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_2_9;
  component design_1_sync_0_24 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_24;
  component design_1_sync_1_7 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_1_7;
  component design_1_xlconstant_0_18 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_18;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_aclk_1 : STD_LOGIC;
  signal dac_aclk_1 : STD_LOGIC;
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_0_dest_out : STD_LOGIC;
  signal sync_1_dest_out : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1(94 downto 0) <= Din(94 downto 0);
  axi_reset_soft(0) <= util_vector_logic_1_Res(0);
  axi_resetn_1(0) <= axi_resetn(0);
  axis_aclk_1 <= axis_aclk;
  dac_aclk_1 <= dac_aclk;
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_reset_soft(0) <= util_vector_logic_0_Res(0);
sync_0: component design_1_sync_0_24
     port map (
      dest_clk => axis_aclk_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
sync_1: component design_1_sync_1_7
     port map (
      dest_clk => dac_aclk_1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
util_vector_logic_0: component design_1_util_vector_logic_0_53
     port map (
      Op1(0) => sync_1_dest_out,
      Op2(0) => dac_clk_aresetn_1(0),
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_49
     port map (
      Op1(0) => sync_0_dest_out,
      Op2(0) => axi_resetn_1(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_2_9
     port map (
      Op1(0) => xlslice_0_Dout(0),
      Res(0) => util_vector_logic_2_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_18
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlslice_0: component design_1_xlslice_0_20
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity soft_reset_imp_OXHOYC is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    axi_reset_soft : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    axis_aclk : in STD_LOGIC;
    dac_aclk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_reset_soft : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end soft_reset_imp_OXHOYC;

architecture STRUCTURE of soft_reset_imp_OXHOYC is
  component design_1_xlslice_0_21 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_21;
  component design_1_util_vector_logic_0_54 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_54;
  component design_1_util_vector_logic_1_50 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_50;
  component design_1_util_vector_logic_2_10 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_2_10;
  component design_1_sync_0_25 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_25;
  component design_1_sync_1_8 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_1_8;
  component design_1_xlconstant_0_19 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_19;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_aclk_1 : STD_LOGIC;
  signal dac_aclk_1 : STD_LOGIC;
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_0_dest_out : STD_LOGIC;
  signal sync_1_dest_out : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1(94 downto 0) <= Din(94 downto 0);
  axi_reset_soft(0) <= util_vector_logic_1_Res(0);
  axi_resetn_1(0) <= axi_resetn(0);
  axis_aclk_1 <= axis_aclk;
  dac_aclk_1 <= dac_aclk;
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_reset_soft(0) <= util_vector_logic_0_Res(0);
sync_0: component design_1_sync_0_25
     port map (
      dest_clk => axis_aclk_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
sync_1: component design_1_sync_1_8
     port map (
      dest_clk => dac_aclk_1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
util_vector_logic_0: component design_1_util_vector_logic_0_54
     port map (
      Op1(0) => sync_1_dest_out,
      Op2(0) => dac_clk_aresetn_1(0),
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_50
     port map (
      Op1(0) => sync_0_dest_out,
      Op2(0) => axi_resetn_1(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_2_10
     port map (
      Op1(0) => xlslice_0_Dout(0),
      Res(0) => util_vector_logic_2_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_19
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlslice_0: component design_1_xlslice_0_21
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity stream_0_imp_1NVPUXS is
  port (
    PD_FLAG : out STD_LOGIC;
    S00_AXI2_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI2_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI2_arready : out STD_LOGIC;
    S00_AXI2_arvalid : in STD_LOGIC;
    S00_AXI2_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI2_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI2_awready : out STD_LOGIC;
    S00_AXI2_awvalid : in STD_LOGIC;
    S00_AXI2_bready : in STD_LOGIC;
    S00_AXI2_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI2_bvalid : out STD_LOGIC;
    S00_AXI2_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI2_rready : in STD_LOGIC;
    S00_AXI2_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI2_rvalid : out STD_LOGIC;
    S00_AXI2_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI2_wready : out STD_LOGIC;
    S00_AXI2_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI2_wvalid : in STD_LOGIC;
    S00_AXIS1_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S00_AXIS1_tready : out STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    S01_AXIS1_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S01_AXIS1_tready : out STD_LOGIC;
    aclk : in STD_LOGIC;
    adc_220_aclk : in STD_LOGIC;
    adc_220_aresetn : in STD_LOGIC;
    adc_clk_soft_aresetn : in STD_LOGIC;
    ch_en : out STD_LOGIC;
    i_PD_FLAG : in STD_LOGIC;
    ic_BD_flag : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_BD_FLAG : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC
  );
end stream_0_imp_1NVPUXS;

architecture STRUCTURE of stream_0_imp_1NVPUXS is
  component design_1_packet_detector_11AD_0_0 is
  port (
    PD_FLAG : out STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    m02_axis_tdata : out STD_LOGIC_VECTOR ( 79 downto 0 );
    m02_axis_tstrb : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m02_axis_tlast : out STD_LOGIC;
    m02_axis_tvalid : out STD_LOGIC;
    m02_axis_tready : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m01_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s01_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    s01_axis_tready : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s00_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC
  );
  end component design_1_packet_detector_11AD_0_0;
  component design_1_RX_Block_AP_0_0 is
  port (
    adc_440_aclk : in STD_LOGIC;
    adc_440_aresetn : in STD_LOGIC;
    adc_220_aclk : in STD_LOGIC;
    adc_220_aresetn : in STD_LOGIC;
    ic_BD_flag : in STD_LOGIC;
    ic_PD_flag : in STD_LOGIC;
    oc_BD_flag : out STD_LOGIC;
    ch_en : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s00_axis_tkeep : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s01_axis_tkeep : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    s01_axis_tready : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  end component design_1_RX_Block_AP_0_0;
  signal Conn1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn1_TREADY : STD_LOGIC;
  signal Conn2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn2_ARREADY : STD_LOGIC;
  signal Conn2_ARVALID : STD_LOGIC;
  signal Conn2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn2_AWREADY : STD_LOGIC;
  signal Conn2_AWVALID : STD_LOGIC;
  signal Conn2_BREADY : STD_LOGIC;
  signal Conn2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_BVALID : STD_LOGIC;
  signal Conn2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_RREADY : STD_LOGIC;
  signal Conn2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_RVALID : STD_LOGIC;
  signal Conn2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_WREADY : STD_LOGIC;
  signal Conn2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn2_WVALID : STD_LOGIC;
  signal Conn3_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn3_TREADY : STD_LOGIC;
  signal RX_Block_AP_0_ch_en : STD_LOGIC;
  signal RX_Block_AP_0_oc_BD_flag : STD_LOGIC;
  signal S00_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARREADY : STD_LOGIC;
  signal S00_AXI_1_ARVALID : STD_LOGIC;
  signal S00_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWREADY : STD_LOGIC;
  signal S00_AXI_1_AWVALID : STD_LOGIC;
  signal S00_AXI_1_BREADY : STD_LOGIC;
  signal S00_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_BVALID : STD_LOGIC;
  signal S00_AXI_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_RREADY : STD_LOGIC;
  signal S00_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_RVALID : STD_LOGIC;
  signal S00_AXI_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_WREADY : STD_LOGIC;
  signal S00_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_WVALID : STD_LOGIC;
  signal aclk_1 : STD_LOGIC;
  signal adc_220_aclk_1 : STD_LOGIC;
  signal adc_220_aresetn_1 : STD_LOGIC;
  signal adc_clk_soft_aresetn_1 : STD_LOGIC;
  signal i_PD_FLAG_1 : STD_LOGIC;
  signal ic_BD_flag_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal packet_detector_11AD_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_detector_11AD_0_M00_AXIS_TLAST : STD_LOGIC;
  signal packet_detector_11AD_0_M00_AXIS_TREADY : STD_LOGIC;
  signal packet_detector_11AD_0_M00_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_0_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_detector_11AD_0_M01_AXIS_TLAST : STD_LOGIC;
  signal packet_detector_11AD_0_M01_AXIS_TREADY : STD_LOGIC;
  signal packet_detector_11AD_0_M01_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_0_PD_FLAG : STD_LOGIC;
  signal s00_axi_aclk_1 : STD_LOGIC;
  signal s00_axi_aresetn_1 : STD_LOGIC;
  signal s00_axis_tvalid_1 : STD_LOGIC;
  signal NLW_packet_detector_11AD_0_m02_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_0_m02_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_0_m00_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_0_m01_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_0_m02_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal NLW_packet_detector_11AD_0_m02_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
  Conn1_TDATA(127 downto 0) <= S01_AXIS1_tdata(127 downto 0);
  Conn2_ARADDR(39 downto 0) <= S00_AXI2_araddr(39 downto 0);
  Conn2_ARPROT(2 downto 0) <= S00_AXI2_arprot(2 downto 0);
  Conn2_ARVALID <= S00_AXI2_arvalid;
  Conn2_AWADDR(39 downto 0) <= S00_AXI2_awaddr(39 downto 0);
  Conn2_AWPROT(2 downto 0) <= S00_AXI2_awprot(2 downto 0);
  Conn2_AWVALID <= S00_AXI2_awvalid;
  Conn2_BREADY <= S00_AXI2_bready;
  Conn2_RREADY <= S00_AXI2_rready;
  Conn2_WDATA(31 downto 0) <= S00_AXI2_wdata(31 downto 0);
  Conn2_WSTRB(3 downto 0) <= S00_AXI2_wstrb(3 downto 0);
  Conn2_WVALID <= S00_AXI2_wvalid;
  Conn3_TDATA(127 downto 0) <= S00_AXIS1_tdata(127 downto 0);
  PD_FLAG <= packet_detector_11AD_0_PD_FLAG;
  S00_AXI2_arready <= Conn2_ARREADY;
  S00_AXI2_awready <= Conn2_AWREADY;
  S00_AXI2_bresp(1 downto 0) <= Conn2_BRESP(1 downto 0);
  S00_AXI2_bvalid <= Conn2_BVALID;
  S00_AXI2_rdata(31 downto 0) <= Conn2_RDATA(31 downto 0);
  S00_AXI2_rresp(1 downto 0) <= Conn2_RRESP(1 downto 0);
  S00_AXI2_rvalid <= Conn2_RVALID;
  S00_AXI2_wready <= Conn2_WREADY;
  S00_AXIS1_tready <= Conn3_TREADY;
  S00_AXI_1_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  S00_AXI_1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  S00_AXI_1_ARVALID <= S00_AXI_arvalid;
  S00_AXI_1_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  S00_AXI_1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  S00_AXI_1_AWVALID <= S00_AXI_awvalid;
  S00_AXI_1_BREADY <= S00_AXI_bready;
  S00_AXI_1_RREADY <= S00_AXI_rready;
  S00_AXI_1_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  S00_AXI_1_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  S00_AXI_1_WVALID <= S00_AXI_wvalid;
  S00_AXI_arready <= S00_AXI_1_ARREADY;
  S00_AXI_awready <= S00_AXI_1_AWREADY;
  S00_AXI_bresp(1 downto 0) <= S00_AXI_1_BRESP(1 downto 0);
  S00_AXI_bvalid <= S00_AXI_1_BVALID;
  S00_AXI_rdata(31 downto 0) <= S00_AXI_1_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= S00_AXI_1_RRESP(1 downto 0);
  S00_AXI_rvalid <= S00_AXI_1_RVALID;
  S00_AXI_wready <= S00_AXI_1_WREADY;
  S01_AXIS1_tready <= Conn1_TREADY;
  aclk_1 <= aclk;
  adc_220_aclk_1 <= adc_220_aclk;
  adc_220_aresetn_1 <= adc_220_aresetn;
  adc_clk_soft_aresetn_1 <= adc_clk_soft_aresetn;
  ch_en <= RX_Block_AP_0_ch_en;
  i_PD_FLAG_1 <= i_PD_FLAG;
  ic_BD_flag_1(0) <= ic_BD_flag(0);
  o_BD_FLAG <= RX_Block_AP_0_oc_BD_flag;
  s00_axi_aclk_1 <= s00_axi_aclk;
  s00_axi_aresetn_1 <= s00_axi_aresetn;
  s00_axis_tvalid_1 <= s00_axis_tvalid;
RX_Block_AP_0: component design_1_RX_Block_AP_0_0
     port map (
      adc_220_aclk => adc_220_aclk_1,
      adc_220_aresetn => adc_220_aresetn_1,
      adc_440_aclk => aclk_1,
      adc_440_aresetn => adc_clk_soft_aresetn_1,
      ch_en => RX_Block_AP_0_ch_en,
      ic_BD_flag => ic_BD_flag_1(0),
      ic_PD_flag => i_PD_FLAG_1,
      oc_BD_flag => RX_Block_AP_0_oc_BD_flag,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => S00_AXI_1_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => S00_AXI_1_ARPROT(2 downto 0),
      s00_axi_arready => S00_AXI_1_ARREADY,
      s00_axi_arvalid => S00_AXI_1_ARVALID,
      s00_axi_awaddr(3 downto 0) => S00_AXI_1_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => S00_AXI_1_AWPROT(2 downto 0),
      s00_axi_awready => S00_AXI_1_AWREADY,
      s00_axi_awvalid => S00_AXI_1_AWVALID,
      s00_axi_bready => S00_AXI_1_BREADY,
      s00_axi_bresp(1 downto 0) => S00_AXI_1_BRESP(1 downto 0),
      s00_axi_bvalid => S00_AXI_1_BVALID,
      s00_axi_rdata(31 downto 0) => S00_AXI_1_RDATA(31 downto 0),
      s00_axi_rready => S00_AXI_1_RREADY,
      s00_axi_rresp(1 downto 0) => S00_AXI_1_RRESP(1 downto 0),
      s00_axi_rvalid => S00_AXI_1_RVALID,
      s00_axi_wdata(31 downto 0) => S00_AXI_1_WDATA(31 downto 0),
      s00_axi_wready => S00_AXI_1_WREADY,
      s00_axi_wstrb(3 downto 0) => S00_AXI_1_WSTRB(3 downto 0),
      s00_axi_wvalid => S00_AXI_1_WVALID,
      s00_axis_tdata(127 downto 0) => packet_detector_11AD_0_M00_AXIS_TDATA(127 downto 0),
      s00_axis_tkeep(15 downto 0) => B"1111111111111111",
      s00_axis_tlast => packet_detector_11AD_0_M00_AXIS_TLAST,
      s00_axis_tready => packet_detector_11AD_0_M00_AXIS_TREADY,
      s00_axis_tvalid => packet_detector_11AD_0_M00_AXIS_TVALID,
      s01_axis_tdata(127 downto 0) => packet_detector_11AD_0_M01_AXIS_TDATA(127 downto 0),
      s01_axis_tkeep(15 downto 0) => B"1111111111111111",
      s01_axis_tlast => packet_detector_11AD_0_M01_AXIS_TLAST,
      s01_axis_tready => packet_detector_11AD_0_M01_AXIS_TREADY,
      s01_axis_tvalid => packet_detector_11AD_0_M01_AXIS_TVALID
    );
packet_detector_11AD_0: component design_1_packet_detector_11AD_0_0
     port map (
      PD_FLAG => packet_detector_11AD_0_PD_FLAG,
      aclk => aclk_1,
      aresetn => adc_clk_soft_aresetn_1,
      m00_axis_tdata(127 downto 0) => packet_detector_11AD_0_M00_AXIS_TDATA(127 downto 0),
      m00_axis_tlast => packet_detector_11AD_0_M00_AXIS_TLAST,
      m00_axis_tready => packet_detector_11AD_0_M00_AXIS_TREADY,
      m00_axis_tstrb(15 downto 0) => NLW_packet_detector_11AD_0_m00_axis_tstrb_UNCONNECTED(15 downto 0),
      m00_axis_tvalid => packet_detector_11AD_0_M00_AXIS_TVALID,
      m01_axis_tdata(127 downto 0) => packet_detector_11AD_0_M01_AXIS_TDATA(127 downto 0),
      m01_axis_tlast => packet_detector_11AD_0_M01_AXIS_TLAST,
      m01_axis_tready => packet_detector_11AD_0_M01_AXIS_TREADY,
      m01_axis_tstrb(15 downto 0) => NLW_packet_detector_11AD_0_m01_axis_tstrb_UNCONNECTED(15 downto 0),
      m01_axis_tvalid => packet_detector_11AD_0_M01_AXIS_TVALID,
      m02_axis_tdata(79 downto 0) => NLW_packet_detector_11AD_0_m02_axis_tdata_UNCONNECTED(79 downto 0),
      m02_axis_tlast => NLW_packet_detector_11AD_0_m02_axis_tlast_UNCONNECTED,
      m02_axis_tready => '1',
      m02_axis_tstrb(9 downto 0) => NLW_packet_detector_11AD_0_m02_axis_tstrb_UNCONNECTED(9 downto 0),
      m02_axis_tvalid => NLW_packet_detector_11AD_0_m02_axis_tvalid_UNCONNECTED,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn2_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn2_ARPROT(2 downto 0),
      s00_axi_arready => Conn2_ARREADY,
      s00_axi_arvalid => Conn2_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn2_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn2_AWPROT(2 downto 0),
      s00_axi_awready => Conn2_AWREADY,
      s00_axi_awvalid => Conn2_AWVALID,
      s00_axi_bready => Conn2_BREADY,
      s00_axi_bresp(1 downto 0) => Conn2_BRESP(1 downto 0),
      s00_axi_bvalid => Conn2_BVALID,
      s00_axi_rdata(31 downto 0) => Conn2_RDATA(31 downto 0),
      s00_axi_rready => Conn2_RREADY,
      s00_axi_rresp(1 downto 0) => Conn2_RRESP(1 downto 0),
      s00_axi_rvalid => Conn2_RVALID,
      s00_axi_wdata(31 downto 0) => Conn2_WDATA(31 downto 0),
      s00_axi_wready => Conn2_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn2_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn2_WVALID,
      s00_axis_tdata(127 downto 0) => Conn3_TDATA(127 downto 0),
      s00_axis_tlast => '0',
      s00_axis_tready => Conn3_TREADY,
      s00_axis_tstrb(15 downto 0) => B"1111111111111111",
      s00_axis_tvalid => s00_axis_tvalid_1,
      s01_axis_tdata(127 downto 0) => Conn1_TDATA(127 downto 0),
      s01_axis_tlast => '0',
      s01_axis_tready => Conn1_TREADY,
      s01_axis_tstrb(15 downto 0) => B"1111111111111111",
      s01_axis_tvalid => s00_axis_tvalid_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity stream_1_imp_1HGJ5PF is
  port (
    PD_FLAG : out STD_LOGIC;
    S00_AXI8_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI8_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI8_arready : out STD_LOGIC;
    S00_AXI8_arvalid : in STD_LOGIC;
    S00_AXI8_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI8_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI8_awready : out STD_LOGIC;
    S00_AXI8_awvalid : in STD_LOGIC;
    S00_AXI8_bready : in STD_LOGIC;
    S00_AXI8_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI8_bvalid : out STD_LOGIC;
    S00_AXI8_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI8_rready : in STD_LOGIC;
    S00_AXI8_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI8_rvalid : out STD_LOGIC;
    S00_AXI8_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI8_wready : out STD_LOGIC;
    S00_AXI8_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI8_wvalid : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    S02_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S02_AXIS_tready : out STD_LOGIC;
    S03_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S03_AXIS_tready : out STD_LOGIC;
    aclk : in STD_LOGIC;
    adc_220_aclk : in STD_LOGIC;
    adc_220_aresetn : in STD_LOGIC;
    adc_clk_soft_aresetn : in STD_LOGIC;
    ch_en : out STD_LOGIC;
    i_PD_FLAG : in STD_LOGIC;
    ic_BD_flag : in STD_LOGIC;
    o_BD_FLAG : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC
  );
end stream_1_imp_1HGJ5PF;

architecture STRUCTURE of stream_1_imp_1HGJ5PF is
  component design_1_packet_detector_11AD_0_2 is
  port (
    PD_FLAG : out STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    m02_axis_tdata : out STD_LOGIC_VECTOR ( 79 downto 0 );
    m02_axis_tstrb : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m02_axis_tlast : out STD_LOGIC;
    m02_axis_tvalid : out STD_LOGIC;
    m02_axis_tready : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m01_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s01_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    s01_axis_tready : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s00_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC
  );
  end component design_1_packet_detector_11AD_0_2;
  component design_1_RX_Block_AP_0_2 is
  port (
    adc_440_aclk : in STD_LOGIC;
    adc_440_aresetn : in STD_LOGIC;
    adc_220_aclk : in STD_LOGIC;
    adc_220_aresetn : in STD_LOGIC;
    ic_BD_flag : in STD_LOGIC;
    ic_PD_flag : in STD_LOGIC;
    oc_BD_flag : out STD_LOGIC;
    ch_en : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s00_axis_tkeep : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s01_axis_tkeep : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    s01_axis_tready : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  end component design_1_RX_Block_AP_0_2;
  signal Conn2_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn2_TREADY : STD_LOGIC;
  signal Conn3_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn3_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn3_ARREADY : STD_LOGIC;
  signal Conn3_ARVALID : STD_LOGIC;
  signal Conn3_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn3_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn3_AWREADY : STD_LOGIC;
  signal Conn3_AWVALID : STD_LOGIC;
  signal Conn3_BREADY : STD_LOGIC;
  signal Conn3_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn3_BVALID : STD_LOGIC;
  signal Conn3_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_RREADY : STD_LOGIC;
  signal Conn3_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn3_RVALID : STD_LOGIC;
  signal Conn3_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_WREADY : STD_LOGIC;
  signal Conn3_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn3_WVALID : STD_LOGIC;
  signal Conn4_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn4_TREADY : STD_LOGIC;
  signal RX_Block_AP_0_ch_en : STD_LOGIC;
  signal RX_Block_AP_0_oc_BD_flag : STD_LOGIC;
  signal S00_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARREADY : STD_LOGIC;
  signal S00_AXI_1_ARVALID : STD_LOGIC;
  signal S00_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWREADY : STD_LOGIC;
  signal S00_AXI_1_AWVALID : STD_LOGIC;
  signal S00_AXI_1_BREADY : STD_LOGIC;
  signal S00_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_BVALID : STD_LOGIC;
  signal S00_AXI_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_RREADY : STD_LOGIC;
  signal S00_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_RVALID : STD_LOGIC;
  signal S00_AXI_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_WREADY : STD_LOGIC;
  signal S00_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_WVALID : STD_LOGIC;
  signal aclk_1 : STD_LOGIC;
  signal adc_220_aclk_1 : STD_LOGIC;
  signal adc_220_aresetn_1 : STD_LOGIC;
  signal adc_clk_soft_aresetn_1 : STD_LOGIC;
  signal i_PD_FLAG_1 : STD_LOGIC;
  signal ic_BD_flag_1 : STD_LOGIC;
  signal packet_detector_11AD_1_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_detector_11AD_1_M00_AXIS_TLAST : STD_LOGIC;
  signal packet_detector_11AD_1_M00_AXIS_TREADY : STD_LOGIC;
  signal packet_detector_11AD_1_M00_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_1_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_detector_11AD_1_M01_AXIS_TLAST : STD_LOGIC;
  signal packet_detector_11AD_1_M01_AXIS_TREADY : STD_LOGIC;
  signal packet_detector_11AD_1_M01_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_1_PD_FLAG : STD_LOGIC;
  signal s00_axi_aclk_1 : STD_LOGIC;
  signal s00_axi_aresetn_1 : STD_LOGIC;
  signal s00_axis_tvalid_1 : STD_LOGIC;
  signal NLW_packet_detector_11AD_1_m02_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_1_m02_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_1_m00_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_1_m01_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_1_m02_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal NLW_packet_detector_11AD_1_m02_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
  Conn2_TDATA(127 downto 0) <= S03_AXIS_tdata(127 downto 0);
  Conn3_ARADDR(39 downto 0) <= S00_AXI8_araddr(39 downto 0);
  Conn3_ARPROT(2 downto 0) <= S00_AXI8_arprot(2 downto 0);
  Conn3_ARVALID <= S00_AXI8_arvalid;
  Conn3_AWADDR(39 downto 0) <= S00_AXI8_awaddr(39 downto 0);
  Conn3_AWPROT(2 downto 0) <= S00_AXI8_awprot(2 downto 0);
  Conn3_AWVALID <= S00_AXI8_awvalid;
  Conn3_BREADY <= S00_AXI8_bready;
  Conn3_RREADY <= S00_AXI8_rready;
  Conn3_WDATA(31 downto 0) <= S00_AXI8_wdata(31 downto 0);
  Conn3_WSTRB(3 downto 0) <= S00_AXI8_wstrb(3 downto 0);
  Conn3_WVALID <= S00_AXI8_wvalid;
  Conn4_TDATA(127 downto 0) <= S02_AXIS_tdata(127 downto 0);
  PD_FLAG <= packet_detector_11AD_1_PD_FLAG;
  S00_AXI8_arready <= Conn3_ARREADY;
  S00_AXI8_awready <= Conn3_AWREADY;
  S00_AXI8_bresp(1 downto 0) <= Conn3_BRESP(1 downto 0);
  S00_AXI8_bvalid <= Conn3_BVALID;
  S00_AXI8_rdata(31 downto 0) <= Conn3_RDATA(31 downto 0);
  S00_AXI8_rresp(1 downto 0) <= Conn3_RRESP(1 downto 0);
  S00_AXI8_rvalid <= Conn3_RVALID;
  S00_AXI8_wready <= Conn3_WREADY;
  S00_AXI_1_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  S00_AXI_1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  S00_AXI_1_ARVALID <= S00_AXI_arvalid;
  S00_AXI_1_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  S00_AXI_1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  S00_AXI_1_AWVALID <= S00_AXI_awvalid;
  S00_AXI_1_BREADY <= S00_AXI_bready;
  S00_AXI_1_RREADY <= S00_AXI_rready;
  S00_AXI_1_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  S00_AXI_1_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  S00_AXI_1_WVALID <= S00_AXI_wvalid;
  S00_AXI_arready <= S00_AXI_1_ARREADY;
  S00_AXI_awready <= S00_AXI_1_AWREADY;
  S00_AXI_bresp(1 downto 0) <= S00_AXI_1_BRESP(1 downto 0);
  S00_AXI_bvalid <= S00_AXI_1_BVALID;
  S00_AXI_rdata(31 downto 0) <= S00_AXI_1_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= S00_AXI_1_RRESP(1 downto 0);
  S00_AXI_rvalid <= S00_AXI_1_RVALID;
  S00_AXI_wready <= S00_AXI_1_WREADY;
  S02_AXIS_tready <= Conn4_TREADY;
  S03_AXIS_tready <= Conn2_TREADY;
  aclk_1 <= aclk;
  adc_220_aclk_1 <= adc_220_aclk;
  adc_220_aresetn_1 <= adc_220_aresetn;
  adc_clk_soft_aresetn_1 <= adc_clk_soft_aresetn;
  ch_en <= RX_Block_AP_0_ch_en;
  i_PD_FLAG_1 <= i_PD_FLAG;
  ic_BD_flag_1 <= ic_BD_flag;
  o_BD_FLAG <= RX_Block_AP_0_oc_BD_flag;
  s00_axi_aclk_1 <= s00_axi_aclk;
  s00_axi_aresetn_1 <= s00_axi_aresetn;
  s00_axis_tvalid_1 <= s00_axis_tvalid;
RX_Block_AP_0: component design_1_RX_Block_AP_0_2
     port map (
      adc_220_aclk => adc_220_aclk_1,
      adc_220_aresetn => adc_220_aresetn_1,
      adc_440_aclk => aclk_1,
      adc_440_aresetn => adc_clk_soft_aresetn_1,
      ch_en => RX_Block_AP_0_ch_en,
      ic_BD_flag => ic_BD_flag_1,
      ic_PD_flag => i_PD_FLAG_1,
      oc_BD_flag => RX_Block_AP_0_oc_BD_flag,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => S00_AXI_1_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => S00_AXI_1_ARPROT(2 downto 0),
      s00_axi_arready => S00_AXI_1_ARREADY,
      s00_axi_arvalid => S00_AXI_1_ARVALID,
      s00_axi_awaddr(3 downto 0) => S00_AXI_1_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => S00_AXI_1_AWPROT(2 downto 0),
      s00_axi_awready => S00_AXI_1_AWREADY,
      s00_axi_awvalid => S00_AXI_1_AWVALID,
      s00_axi_bready => S00_AXI_1_BREADY,
      s00_axi_bresp(1 downto 0) => S00_AXI_1_BRESP(1 downto 0),
      s00_axi_bvalid => S00_AXI_1_BVALID,
      s00_axi_rdata(31 downto 0) => S00_AXI_1_RDATA(31 downto 0),
      s00_axi_rready => S00_AXI_1_RREADY,
      s00_axi_rresp(1 downto 0) => S00_AXI_1_RRESP(1 downto 0),
      s00_axi_rvalid => S00_AXI_1_RVALID,
      s00_axi_wdata(31 downto 0) => S00_AXI_1_WDATA(31 downto 0),
      s00_axi_wready => S00_AXI_1_WREADY,
      s00_axi_wstrb(3 downto 0) => S00_AXI_1_WSTRB(3 downto 0),
      s00_axi_wvalid => S00_AXI_1_WVALID,
      s00_axis_tdata(127 downto 0) => packet_detector_11AD_1_M00_AXIS_TDATA(127 downto 0),
      s00_axis_tkeep(15 downto 0) => B"1111111111111111",
      s00_axis_tlast => packet_detector_11AD_1_M00_AXIS_TLAST,
      s00_axis_tready => packet_detector_11AD_1_M00_AXIS_TREADY,
      s00_axis_tvalid => packet_detector_11AD_1_M00_AXIS_TVALID,
      s01_axis_tdata(127 downto 0) => packet_detector_11AD_1_M01_AXIS_TDATA(127 downto 0),
      s01_axis_tkeep(15 downto 0) => B"1111111111111111",
      s01_axis_tlast => packet_detector_11AD_1_M01_AXIS_TLAST,
      s01_axis_tready => packet_detector_11AD_1_M01_AXIS_TREADY,
      s01_axis_tvalid => packet_detector_11AD_1_M01_AXIS_TVALID
    );
packet_detector_11AD_1: component design_1_packet_detector_11AD_0_2
     port map (
      PD_FLAG => packet_detector_11AD_1_PD_FLAG,
      aclk => aclk_1,
      aresetn => adc_clk_soft_aresetn_1,
      m00_axis_tdata(127 downto 0) => packet_detector_11AD_1_M00_AXIS_TDATA(127 downto 0),
      m00_axis_tlast => packet_detector_11AD_1_M00_AXIS_TLAST,
      m00_axis_tready => packet_detector_11AD_1_M00_AXIS_TREADY,
      m00_axis_tstrb(15 downto 0) => NLW_packet_detector_11AD_1_m00_axis_tstrb_UNCONNECTED(15 downto 0),
      m00_axis_tvalid => packet_detector_11AD_1_M00_AXIS_TVALID,
      m01_axis_tdata(127 downto 0) => packet_detector_11AD_1_M01_AXIS_TDATA(127 downto 0),
      m01_axis_tlast => packet_detector_11AD_1_M01_AXIS_TLAST,
      m01_axis_tready => packet_detector_11AD_1_M01_AXIS_TREADY,
      m01_axis_tstrb(15 downto 0) => NLW_packet_detector_11AD_1_m01_axis_tstrb_UNCONNECTED(15 downto 0),
      m01_axis_tvalid => packet_detector_11AD_1_M01_AXIS_TVALID,
      m02_axis_tdata(79 downto 0) => NLW_packet_detector_11AD_1_m02_axis_tdata_UNCONNECTED(79 downto 0),
      m02_axis_tlast => NLW_packet_detector_11AD_1_m02_axis_tlast_UNCONNECTED,
      m02_axis_tready => '1',
      m02_axis_tstrb(9 downto 0) => NLW_packet_detector_11AD_1_m02_axis_tstrb_UNCONNECTED(9 downto 0),
      m02_axis_tvalid => NLW_packet_detector_11AD_1_m02_axis_tvalid_UNCONNECTED,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn3_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn3_ARPROT(2 downto 0),
      s00_axi_arready => Conn3_ARREADY,
      s00_axi_arvalid => Conn3_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn3_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn3_AWPROT(2 downto 0),
      s00_axi_awready => Conn3_AWREADY,
      s00_axi_awvalid => Conn3_AWVALID,
      s00_axi_bready => Conn3_BREADY,
      s00_axi_bresp(1 downto 0) => Conn3_BRESP(1 downto 0),
      s00_axi_bvalid => Conn3_BVALID,
      s00_axi_rdata(31 downto 0) => Conn3_RDATA(31 downto 0),
      s00_axi_rready => Conn3_RREADY,
      s00_axi_rresp(1 downto 0) => Conn3_RRESP(1 downto 0),
      s00_axi_rvalid => Conn3_RVALID,
      s00_axi_wdata(31 downto 0) => Conn3_WDATA(31 downto 0),
      s00_axi_wready => Conn3_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn3_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn3_WVALID,
      s00_axis_tdata(127 downto 0) => Conn4_TDATA(127 downto 0),
      s00_axis_tlast => '0',
      s00_axis_tready => Conn4_TREADY,
      s00_axis_tstrb(15 downto 0) => B"1111111111111111",
      s00_axis_tvalid => s00_axis_tvalid_1,
      s01_axis_tdata(127 downto 0) => Conn2_TDATA(127 downto 0),
      s01_axis_tlast => '0',
      s01_axis_tready => Conn2_TREADY,
      s01_axis_tstrb(15 downto 0) => B"1111111111111111",
      s01_axis_tvalid => s00_axis_tvalid_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity stream_2_imp_1X4P4KM is
  port (
    PD_FLAG : out STD_LOGIC;
    S00_AXI5_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI5_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI5_arready : out STD_LOGIC;
    S00_AXI5_arvalid : in STD_LOGIC;
    S00_AXI5_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI5_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI5_awready : out STD_LOGIC;
    S00_AXI5_awvalid : in STD_LOGIC;
    S00_AXI5_bready : in STD_LOGIC;
    S00_AXI5_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI5_bvalid : out STD_LOGIC;
    S00_AXI5_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI5_rready : in STD_LOGIC;
    S00_AXI5_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI5_rvalid : out STD_LOGIC;
    S00_AXI5_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI5_wready : out STD_LOGIC;
    S00_AXI5_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI5_wvalid : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    S04_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S04_AXIS_tready : out STD_LOGIC;
    S05_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S05_AXIS_tready : out STD_LOGIC;
    aclk : in STD_LOGIC;
    adc_220_aclk : in STD_LOGIC;
    adc_220_aresetn : in STD_LOGIC;
    adc_clk_soft_aresetn : in STD_LOGIC;
    ch_en : out STD_LOGIC;
    i_PD_FLAG : in STD_LOGIC;
    ic_BD_flag : in STD_LOGIC;
    o_BD_FLAG : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC
  );
end stream_2_imp_1X4P4KM;

architecture STRUCTURE of stream_2_imp_1X4P4KM is
  component design_1_packet_detector_11AD_0_1 is
  port (
    PD_FLAG : out STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    m02_axis_tdata : out STD_LOGIC_VECTOR ( 79 downto 0 );
    m02_axis_tstrb : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m02_axis_tlast : out STD_LOGIC;
    m02_axis_tvalid : out STD_LOGIC;
    m02_axis_tready : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m01_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s01_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    s01_axis_tready : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s00_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC
  );
  end component design_1_packet_detector_11AD_0_1;
  component design_1_RX_Block_AP_0_1 is
  port (
    adc_440_aclk : in STD_LOGIC;
    adc_440_aresetn : in STD_LOGIC;
    adc_220_aclk : in STD_LOGIC;
    adc_220_aresetn : in STD_LOGIC;
    ic_BD_flag : in STD_LOGIC;
    ic_PD_flag : in STD_LOGIC;
    oc_BD_flag : out STD_LOGIC;
    ch_en : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s00_axis_tkeep : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s01_axis_tkeep : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    s01_axis_tready : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  end component design_1_RX_Block_AP_0_1;
  signal Conn2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn2_ARREADY : STD_LOGIC;
  signal Conn2_ARVALID : STD_LOGIC;
  signal Conn2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn2_AWREADY : STD_LOGIC;
  signal Conn2_AWVALID : STD_LOGIC;
  signal Conn2_BREADY : STD_LOGIC;
  signal Conn2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_BVALID : STD_LOGIC;
  signal Conn2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_RREADY : STD_LOGIC;
  signal Conn2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_RVALID : STD_LOGIC;
  signal Conn2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_WREADY : STD_LOGIC;
  signal Conn2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn2_WVALID : STD_LOGIC;
  signal Conn3_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn3_TREADY : STD_LOGIC;
  signal Conn4_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn4_TREADY : STD_LOGIC;
  signal RX_Block_AP_0_ch_en : STD_LOGIC;
  signal RX_Block_AP_0_oc_BD_flag : STD_LOGIC;
  signal S00_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARREADY : STD_LOGIC;
  signal S00_AXI_1_ARVALID : STD_LOGIC;
  signal S00_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWREADY : STD_LOGIC;
  signal S00_AXI_1_AWVALID : STD_LOGIC;
  signal S00_AXI_1_BREADY : STD_LOGIC;
  signal S00_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_BVALID : STD_LOGIC;
  signal S00_AXI_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_RREADY : STD_LOGIC;
  signal S00_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_RVALID : STD_LOGIC;
  signal S00_AXI_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_WREADY : STD_LOGIC;
  signal S00_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_WVALID : STD_LOGIC;
  signal aclk_1 : STD_LOGIC;
  signal adc_220_aclk_1 : STD_LOGIC;
  signal adc_220_aresetn_1 : STD_LOGIC;
  signal adc_clk_soft_aresetn_1 : STD_LOGIC;
  signal i_PD_FLAG_1 : STD_LOGIC;
  signal ic_BD_flag_1 : STD_LOGIC;
  signal packet_detector_11AD_2_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_detector_11AD_2_M00_AXIS_TLAST : STD_LOGIC;
  signal packet_detector_11AD_2_M00_AXIS_TREADY : STD_LOGIC;
  signal packet_detector_11AD_2_M00_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_2_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_detector_11AD_2_M01_AXIS_TLAST : STD_LOGIC;
  signal packet_detector_11AD_2_M01_AXIS_TREADY : STD_LOGIC;
  signal packet_detector_11AD_2_M01_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_2_PD_FLAG : STD_LOGIC;
  signal s00_axi_aclk_1 : STD_LOGIC;
  signal s00_axi_aresetn_1 : STD_LOGIC;
  signal s00_axis_tvalid_1 : STD_LOGIC;
  signal NLW_packet_detector_11AD_2_m02_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_2_m02_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_2_m00_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_2_m01_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_2_m02_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal NLW_packet_detector_11AD_2_m02_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
  Conn2_ARADDR(39 downto 0) <= S00_AXI5_araddr(39 downto 0);
  Conn2_ARPROT(2 downto 0) <= S00_AXI5_arprot(2 downto 0);
  Conn2_ARVALID <= S00_AXI5_arvalid;
  Conn2_AWADDR(39 downto 0) <= S00_AXI5_awaddr(39 downto 0);
  Conn2_AWPROT(2 downto 0) <= S00_AXI5_awprot(2 downto 0);
  Conn2_AWVALID <= S00_AXI5_awvalid;
  Conn2_BREADY <= S00_AXI5_bready;
  Conn2_RREADY <= S00_AXI5_rready;
  Conn2_WDATA(31 downto 0) <= S00_AXI5_wdata(31 downto 0);
  Conn2_WSTRB(3 downto 0) <= S00_AXI5_wstrb(3 downto 0);
  Conn2_WVALID <= S00_AXI5_wvalid;
  Conn3_TDATA(127 downto 0) <= S04_AXIS_tdata(127 downto 0);
  Conn4_TDATA(127 downto 0) <= S05_AXIS_tdata(127 downto 0);
  PD_FLAG <= packet_detector_11AD_2_PD_FLAG;
  S00_AXI5_arready <= Conn2_ARREADY;
  S00_AXI5_awready <= Conn2_AWREADY;
  S00_AXI5_bresp(1 downto 0) <= Conn2_BRESP(1 downto 0);
  S00_AXI5_bvalid <= Conn2_BVALID;
  S00_AXI5_rdata(31 downto 0) <= Conn2_RDATA(31 downto 0);
  S00_AXI5_rresp(1 downto 0) <= Conn2_RRESP(1 downto 0);
  S00_AXI5_rvalid <= Conn2_RVALID;
  S00_AXI5_wready <= Conn2_WREADY;
  S00_AXI_1_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  S00_AXI_1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  S00_AXI_1_ARVALID <= S00_AXI_arvalid;
  S00_AXI_1_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  S00_AXI_1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  S00_AXI_1_AWVALID <= S00_AXI_awvalid;
  S00_AXI_1_BREADY <= S00_AXI_bready;
  S00_AXI_1_RREADY <= S00_AXI_rready;
  S00_AXI_1_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  S00_AXI_1_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  S00_AXI_1_WVALID <= S00_AXI_wvalid;
  S00_AXI_arready <= S00_AXI_1_ARREADY;
  S00_AXI_awready <= S00_AXI_1_AWREADY;
  S00_AXI_bresp(1 downto 0) <= S00_AXI_1_BRESP(1 downto 0);
  S00_AXI_bvalid <= S00_AXI_1_BVALID;
  S00_AXI_rdata(31 downto 0) <= S00_AXI_1_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= S00_AXI_1_RRESP(1 downto 0);
  S00_AXI_rvalid <= S00_AXI_1_RVALID;
  S00_AXI_wready <= S00_AXI_1_WREADY;
  S04_AXIS_tready <= Conn3_TREADY;
  S05_AXIS_tready <= Conn4_TREADY;
  aclk_1 <= aclk;
  adc_220_aclk_1 <= adc_220_aclk;
  adc_220_aresetn_1 <= adc_220_aresetn;
  adc_clk_soft_aresetn_1 <= adc_clk_soft_aresetn;
  ch_en <= RX_Block_AP_0_ch_en;
  i_PD_FLAG_1 <= i_PD_FLAG;
  ic_BD_flag_1 <= ic_BD_flag;
  o_BD_FLAG <= RX_Block_AP_0_oc_BD_flag;
  s00_axi_aclk_1 <= s00_axi_aclk;
  s00_axi_aresetn_1 <= s00_axi_aresetn;
  s00_axis_tvalid_1 <= s00_axis_tvalid;
RX_Block_AP_0: component design_1_RX_Block_AP_0_1
     port map (
      adc_220_aclk => adc_220_aclk_1,
      adc_220_aresetn => adc_220_aresetn_1,
      adc_440_aclk => aclk_1,
      adc_440_aresetn => adc_clk_soft_aresetn_1,
      ch_en => RX_Block_AP_0_ch_en,
      ic_BD_flag => ic_BD_flag_1,
      ic_PD_flag => i_PD_FLAG_1,
      oc_BD_flag => RX_Block_AP_0_oc_BD_flag,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => S00_AXI_1_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => S00_AXI_1_ARPROT(2 downto 0),
      s00_axi_arready => S00_AXI_1_ARREADY,
      s00_axi_arvalid => S00_AXI_1_ARVALID,
      s00_axi_awaddr(3 downto 0) => S00_AXI_1_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => S00_AXI_1_AWPROT(2 downto 0),
      s00_axi_awready => S00_AXI_1_AWREADY,
      s00_axi_awvalid => S00_AXI_1_AWVALID,
      s00_axi_bready => S00_AXI_1_BREADY,
      s00_axi_bresp(1 downto 0) => S00_AXI_1_BRESP(1 downto 0),
      s00_axi_bvalid => S00_AXI_1_BVALID,
      s00_axi_rdata(31 downto 0) => S00_AXI_1_RDATA(31 downto 0),
      s00_axi_rready => S00_AXI_1_RREADY,
      s00_axi_rresp(1 downto 0) => S00_AXI_1_RRESP(1 downto 0),
      s00_axi_rvalid => S00_AXI_1_RVALID,
      s00_axi_wdata(31 downto 0) => S00_AXI_1_WDATA(31 downto 0),
      s00_axi_wready => S00_AXI_1_WREADY,
      s00_axi_wstrb(3 downto 0) => S00_AXI_1_WSTRB(3 downto 0),
      s00_axi_wvalid => S00_AXI_1_WVALID,
      s00_axis_tdata(127 downto 0) => packet_detector_11AD_2_M00_AXIS_TDATA(127 downto 0),
      s00_axis_tkeep(15 downto 0) => B"1111111111111111",
      s00_axis_tlast => packet_detector_11AD_2_M00_AXIS_TLAST,
      s00_axis_tready => packet_detector_11AD_2_M00_AXIS_TREADY,
      s00_axis_tvalid => packet_detector_11AD_2_M00_AXIS_TVALID,
      s01_axis_tdata(127 downto 0) => packet_detector_11AD_2_M01_AXIS_TDATA(127 downto 0),
      s01_axis_tkeep(15 downto 0) => B"1111111111111111",
      s01_axis_tlast => packet_detector_11AD_2_M01_AXIS_TLAST,
      s01_axis_tready => packet_detector_11AD_2_M01_AXIS_TREADY,
      s01_axis_tvalid => packet_detector_11AD_2_M01_AXIS_TVALID
    );
packet_detector_11AD_2: component design_1_packet_detector_11AD_0_1
     port map (
      PD_FLAG => packet_detector_11AD_2_PD_FLAG,
      aclk => aclk_1,
      aresetn => adc_clk_soft_aresetn_1,
      m00_axis_tdata(127 downto 0) => packet_detector_11AD_2_M00_AXIS_TDATA(127 downto 0),
      m00_axis_tlast => packet_detector_11AD_2_M00_AXIS_TLAST,
      m00_axis_tready => packet_detector_11AD_2_M00_AXIS_TREADY,
      m00_axis_tstrb(15 downto 0) => NLW_packet_detector_11AD_2_m00_axis_tstrb_UNCONNECTED(15 downto 0),
      m00_axis_tvalid => packet_detector_11AD_2_M00_AXIS_TVALID,
      m01_axis_tdata(127 downto 0) => packet_detector_11AD_2_M01_AXIS_TDATA(127 downto 0),
      m01_axis_tlast => packet_detector_11AD_2_M01_AXIS_TLAST,
      m01_axis_tready => packet_detector_11AD_2_M01_AXIS_TREADY,
      m01_axis_tstrb(15 downto 0) => NLW_packet_detector_11AD_2_m01_axis_tstrb_UNCONNECTED(15 downto 0),
      m01_axis_tvalid => packet_detector_11AD_2_M01_AXIS_TVALID,
      m02_axis_tdata(79 downto 0) => NLW_packet_detector_11AD_2_m02_axis_tdata_UNCONNECTED(79 downto 0),
      m02_axis_tlast => NLW_packet_detector_11AD_2_m02_axis_tlast_UNCONNECTED,
      m02_axis_tready => '1',
      m02_axis_tstrb(9 downto 0) => NLW_packet_detector_11AD_2_m02_axis_tstrb_UNCONNECTED(9 downto 0),
      m02_axis_tvalid => NLW_packet_detector_11AD_2_m02_axis_tvalid_UNCONNECTED,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn2_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn2_ARPROT(2 downto 0),
      s00_axi_arready => Conn2_ARREADY,
      s00_axi_arvalid => Conn2_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn2_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn2_AWPROT(2 downto 0),
      s00_axi_awready => Conn2_AWREADY,
      s00_axi_awvalid => Conn2_AWVALID,
      s00_axi_bready => Conn2_BREADY,
      s00_axi_bresp(1 downto 0) => Conn2_BRESP(1 downto 0),
      s00_axi_bvalid => Conn2_BVALID,
      s00_axi_rdata(31 downto 0) => Conn2_RDATA(31 downto 0),
      s00_axi_rready => Conn2_RREADY,
      s00_axi_rresp(1 downto 0) => Conn2_RRESP(1 downto 0),
      s00_axi_rvalid => Conn2_RVALID,
      s00_axi_wdata(31 downto 0) => Conn2_WDATA(31 downto 0),
      s00_axi_wready => Conn2_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn2_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn2_WVALID,
      s00_axis_tdata(127 downto 0) => Conn3_TDATA(127 downto 0),
      s00_axis_tlast => '0',
      s00_axis_tready => Conn3_TREADY,
      s00_axis_tstrb(15 downto 0) => B"1111111111111111",
      s00_axis_tvalid => s00_axis_tvalid_1,
      s01_axis_tdata(127 downto 0) => Conn4_TDATA(127 downto 0),
      s01_axis_tlast => '0',
      s01_axis_tready => Conn4_TREADY,
      s01_axis_tstrb(15 downto 0) => B"1111111111111111",
      s01_axis_tvalid => s00_axis_tvalid_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity stream_3_imp_1U4YS6D is
  port (
    PD_FLAG : out STD_LOGIC;
    S00_AXI1_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI1_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI1_arready : out STD_LOGIC;
    S00_AXI1_arvalid : in STD_LOGIC;
    S00_AXI1_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI1_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI1_awready : out STD_LOGIC;
    S00_AXI1_awvalid : in STD_LOGIC;
    S00_AXI1_bready : in STD_LOGIC;
    S00_AXI1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI1_bvalid : out STD_LOGIC;
    S00_AXI1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI1_rready : in STD_LOGIC;
    S00_AXI1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI1_rvalid : out STD_LOGIC;
    S00_AXI1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI1_wready : out STD_LOGIC;
    S00_AXI1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI1_wvalid : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    S06_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S06_AXIS_tready : out STD_LOGIC;
    S07_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S07_AXIS_tready : out STD_LOGIC;
    aclk : in STD_LOGIC;
    adc_220_aclk : in STD_LOGIC;
    adc_220_aresetn : in STD_LOGIC;
    adc_clk_soft_aresetn : in STD_LOGIC;
    ch_en : out STD_LOGIC;
    i_PD_FLAG : in STD_LOGIC;
    ic_BD_flag : in STD_LOGIC;
    o_BD_FLAG : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC
  );
end stream_3_imp_1U4YS6D;

architecture STRUCTURE of stream_3_imp_1U4YS6D is
  component design_1_packet_detector_11AD_0_3 is
  port (
    PD_FLAG : out STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    m02_axis_tdata : out STD_LOGIC_VECTOR ( 79 downto 0 );
    m02_axis_tstrb : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m02_axis_tlast : out STD_LOGIC;
    m02_axis_tvalid : out STD_LOGIC;
    m02_axis_tready : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m01_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s01_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    s01_axis_tready : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s00_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC
  );
  end component design_1_packet_detector_11AD_0_3;
  component design_1_RX_Block_AP_0_3 is
  port (
    adc_440_aclk : in STD_LOGIC;
    adc_440_aresetn : in STD_LOGIC;
    adc_220_aclk : in STD_LOGIC;
    adc_220_aresetn : in STD_LOGIC;
    ic_BD_flag : in STD_LOGIC;
    ic_PD_flag : in STD_LOGIC;
    oc_BD_flag : out STD_LOGIC;
    ch_en : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s00_axis_tkeep : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s01_axis_tkeep : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    s01_axis_tready : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  end component design_1_RX_Block_AP_0_3;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal Conn2_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn2_TREADY : STD_LOGIC;
  signal Conn3_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn3_TREADY : STD_LOGIC;
  signal RX_Block_AP_0_ch_en : STD_LOGIC;
  signal RX_Block_AP_0_oc_BD_flag : STD_LOGIC;
  signal S00_AXI1_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI1_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI1_1_ARREADY : STD_LOGIC;
  signal S00_AXI1_1_ARVALID : STD_LOGIC;
  signal S00_AXI1_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI1_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI1_1_AWREADY : STD_LOGIC;
  signal S00_AXI1_1_AWVALID : STD_LOGIC;
  signal S00_AXI1_1_BREADY : STD_LOGIC;
  signal S00_AXI1_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI1_1_BVALID : STD_LOGIC;
  signal S00_AXI1_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI1_1_RREADY : STD_LOGIC;
  signal S00_AXI1_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI1_1_RVALID : STD_LOGIC;
  signal S00_AXI1_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI1_1_WREADY : STD_LOGIC;
  signal S00_AXI1_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI1_1_WVALID : STD_LOGIC;
  signal aclk_1 : STD_LOGIC;
  signal adc_220_aclk_1 : STD_LOGIC;
  signal adc_220_aresetn_1 : STD_LOGIC;
  signal adc_clk_soft_aresetn_1 : STD_LOGIC;
  signal i_PD_FLAG_1 : STD_LOGIC;
  signal ic_BD_flag_1 : STD_LOGIC;
  signal packet_detector_11AD_3_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_detector_11AD_3_M00_AXIS_TLAST : STD_LOGIC;
  signal packet_detector_11AD_3_M00_AXIS_TREADY : STD_LOGIC;
  signal packet_detector_11AD_3_M00_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_3_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_detector_11AD_3_M01_AXIS_TLAST : STD_LOGIC;
  signal packet_detector_11AD_3_M01_AXIS_TREADY : STD_LOGIC;
  signal packet_detector_11AD_3_M01_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_3_PD_FLAG : STD_LOGIC;
  signal s00_axi_aclk_1 : STD_LOGIC;
  signal s00_axi_aresetn_1 : STD_LOGIC;
  signal s00_axis_tvalid_1 : STD_LOGIC;
  signal NLW_packet_detector_11AD_3_m02_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_3_m02_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_3_m00_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_3_m01_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_3_m02_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal NLW_packet_detector_11AD_3_m02_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
  Conn1_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  Conn1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  Conn1_ARVALID <= S00_AXI_arvalid;
  Conn1_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  Conn1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  Conn1_AWVALID <= S00_AXI_awvalid;
  Conn1_BREADY <= S00_AXI_bready;
  Conn1_RREADY <= S00_AXI_rready;
  Conn1_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  Conn1_WVALID <= S00_AXI_wvalid;
  Conn2_TDATA(127 downto 0) <= S06_AXIS_tdata(127 downto 0);
  Conn3_TDATA(127 downto 0) <= S07_AXIS_tdata(127 downto 0);
  PD_FLAG <= packet_detector_11AD_3_PD_FLAG;
  S00_AXI1_1_ARADDR(39 downto 0) <= S00_AXI1_araddr(39 downto 0);
  S00_AXI1_1_ARPROT(2 downto 0) <= S00_AXI1_arprot(2 downto 0);
  S00_AXI1_1_ARVALID <= S00_AXI1_arvalid;
  S00_AXI1_1_AWADDR(39 downto 0) <= S00_AXI1_awaddr(39 downto 0);
  S00_AXI1_1_AWPROT(2 downto 0) <= S00_AXI1_awprot(2 downto 0);
  S00_AXI1_1_AWVALID <= S00_AXI1_awvalid;
  S00_AXI1_1_BREADY <= S00_AXI1_bready;
  S00_AXI1_1_RREADY <= S00_AXI1_rready;
  S00_AXI1_1_WDATA(31 downto 0) <= S00_AXI1_wdata(31 downto 0);
  S00_AXI1_1_WSTRB(3 downto 0) <= S00_AXI1_wstrb(3 downto 0);
  S00_AXI1_1_WVALID <= S00_AXI1_wvalid;
  S00_AXI1_arready <= S00_AXI1_1_ARREADY;
  S00_AXI1_awready <= S00_AXI1_1_AWREADY;
  S00_AXI1_bresp(1 downto 0) <= S00_AXI1_1_BRESP(1 downto 0);
  S00_AXI1_bvalid <= S00_AXI1_1_BVALID;
  S00_AXI1_rdata(31 downto 0) <= S00_AXI1_1_RDATA(31 downto 0);
  S00_AXI1_rresp(1 downto 0) <= S00_AXI1_1_RRESP(1 downto 0);
  S00_AXI1_rvalid <= S00_AXI1_1_RVALID;
  S00_AXI1_wready <= S00_AXI1_1_WREADY;
  S00_AXI_arready <= Conn1_ARREADY;
  S00_AXI_awready <= Conn1_AWREADY;
  S00_AXI_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S00_AXI_bvalid <= Conn1_BVALID;
  S00_AXI_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S00_AXI_rvalid <= Conn1_RVALID;
  S00_AXI_wready <= Conn1_WREADY;
  S06_AXIS_tready <= Conn2_TREADY;
  S07_AXIS_tready <= Conn3_TREADY;
  aclk_1 <= aclk;
  adc_220_aclk_1 <= adc_220_aclk;
  adc_220_aresetn_1 <= adc_220_aresetn;
  adc_clk_soft_aresetn_1 <= adc_clk_soft_aresetn;
  ch_en <= RX_Block_AP_0_ch_en;
  i_PD_FLAG_1 <= i_PD_FLAG;
  ic_BD_flag_1 <= ic_BD_flag;
  o_BD_FLAG <= RX_Block_AP_0_oc_BD_flag;
  s00_axi_aclk_1 <= s00_axi_aclk;
  s00_axi_aresetn_1 <= s00_axi_aresetn;
  s00_axis_tvalid_1 <= s00_axis_tvalid;
RX_Block_AP_0: component design_1_RX_Block_AP_0_3
     port map (
      adc_220_aclk => adc_220_aclk_1,
      adc_220_aresetn => adc_220_aresetn_1,
      adc_440_aclk => aclk_1,
      adc_440_aresetn => adc_clk_soft_aresetn_1,
      ch_en => RX_Block_AP_0_ch_en,
      ic_BD_flag => ic_BD_flag_1,
      ic_PD_flag => i_PD_FLAG_1,
      oc_BD_flag => RX_Block_AP_0_oc_BD_flag,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => S00_AXI1_1_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => S00_AXI1_1_ARPROT(2 downto 0),
      s00_axi_arready => S00_AXI1_1_ARREADY,
      s00_axi_arvalid => S00_AXI1_1_ARVALID,
      s00_axi_awaddr(3 downto 0) => S00_AXI1_1_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => S00_AXI1_1_AWPROT(2 downto 0),
      s00_axi_awready => S00_AXI1_1_AWREADY,
      s00_axi_awvalid => S00_AXI1_1_AWVALID,
      s00_axi_bready => S00_AXI1_1_BREADY,
      s00_axi_bresp(1 downto 0) => S00_AXI1_1_BRESP(1 downto 0),
      s00_axi_bvalid => S00_AXI1_1_BVALID,
      s00_axi_rdata(31 downto 0) => S00_AXI1_1_RDATA(31 downto 0),
      s00_axi_rready => S00_AXI1_1_RREADY,
      s00_axi_rresp(1 downto 0) => S00_AXI1_1_RRESP(1 downto 0),
      s00_axi_rvalid => S00_AXI1_1_RVALID,
      s00_axi_wdata(31 downto 0) => S00_AXI1_1_WDATA(31 downto 0),
      s00_axi_wready => S00_AXI1_1_WREADY,
      s00_axi_wstrb(3 downto 0) => S00_AXI1_1_WSTRB(3 downto 0),
      s00_axi_wvalid => S00_AXI1_1_WVALID,
      s00_axis_tdata(127 downto 0) => packet_detector_11AD_3_M00_AXIS_TDATA(127 downto 0),
      s00_axis_tkeep(15 downto 0) => B"1111111111111111",
      s00_axis_tlast => packet_detector_11AD_3_M00_AXIS_TLAST,
      s00_axis_tready => packet_detector_11AD_3_M00_AXIS_TREADY,
      s00_axis_tvalid => packet_detector_11AD_3_M00_AXIS_TVALID,
      s01_axis_tdata(127 downto 0) => packet_detector_11AD_3_M01_AXIS_TDATA(127 downto 0),
      s01_axis_tkeep(15 downto 0) => B"1111111111111111",
      s01_axis_tlast => packet_detector_11AD_3_M01_AXIS_TLAST,
      s01_axis_tready => packet_detector_11AD_3_M01_AXIS_TREADY,
      s01_axis_tvalid => packet_detector_11AD_3_M01_AXIS_TVALID
    );
packet_detector_11AD_3: component design_1_packet_detector_11AD_0_3
     port map (
      PD_FLAG => packet_detector_11AD_3_PD_FLAG,
      aclk => aclk_1,
      aresetn => adc_clk_soft_aresetn_1,
      m00_axis_tdata(127 downto 0) => packet_detector_11AD_3_M00_AXIS_TDATA(127 downto 0),
      m00_axis_tlast => packet_detector_11AD_3_M00_AXIS_TLAST,
      m00_axis_tready => packet_detector_11AD_3_M00_AXIS_TREADY,
      m00_axis_tstrb(15 downto 0) => NLW_packet_detector_11AD_3_m00_axis_tstrb_UNCONNECTED(15 downto 0),
      m00_axis_tvalid => packet_detector_11AD_3_M00_AXIS_TVALID,
      m01_axis_tdata(127 downto 0) => packet_detector_11AD_3_M01_AXIS_TDATA(127 downto 0),
      m01_axis_tlast => packet_detector_11AD_3_M01_AXIS_TLAST,
      m01_axis_tready => packet_detector_11AD_3_M01_AXIS_TREADY,
      m01_axis_tstrb(15 downto 0) => NLW_packet_detector_11AD_3_m01_axis_tstrb_UNCONNECTED(15 downto 0),
      m01_axis_tvalid => packet_detector_11AD_3_M01_AXIS_TVALID,
      m02_axis_tdata(79 downto 0) => NLW_packet_detector_11AD_3_m02_axis_tdata_UNCONNECTED(79 downto 0),
      m02_axis_tlast => NLW_packet_detector_11AD_3_m02_axis_tlast_UNCONNECTED,
      m02_axis_tready => '1',
      m02_axis_tstrb(9 downto 0) => NLW_packet_detector_11AD_3_m02_axis_tstrb_UNCONNECTED(9 downto 0),
      m02_axis_tvalid => NLW_packet_detector_11AD_3_m02_axis_tvalid_UNCONNECTED,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn1_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn1_ARPROT(2 downto 0),
      s00_axi_arready => Conn1_ARREADY,
      s00_axi_arvalid => Conn1_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn1_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn1_AWPROT(2 downto 0),
      s00_axi_awready => Conn1_AWREADY,
      s00_axi_awvalid => Conn1_AWVALID,
      s00_axi_bready => Conn1_BREADY,
      s00_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s00_axi_bvalid => Conn1_BVALID,
      s00_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s00_axi_rready => Conn1_RREADY,
      s00_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s00_axi_rvalid => Conn1_RVALID,
      s00_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s00_axi_wready => Conn1_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn1_WVALID,
      s00_axis_tdata(127 downto 0) => Conn2_TDATA(127 downto 0),
      s00_axis_tlast => '0',
      s00_axis_tready => Conn2_TREADY,
      s00_axis_tstrb(15 downto 0) => B"1111111111111111",
      s00_axis_tvalid => s00_axis_tvalid_1,
      s01_axis_tdata(127 downto 0) => Conn3_TDATA(127 downto 0),
      s01_axis_tlast => '0',
      s01_axis_tready => Conn3_TREADY,
      s01_axis_tstrb(15 downto 0) => B"1111111111111111",
      s01_axis_tvalid => s00_axis_tvalid_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity SPB_blocks_imp_UQ6IDJ is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Res1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI1_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI1_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI1_arready : out STD_LOGIC;
    S00_AXI1_arvalid : in STD_LOGIC;
    S00_AXI1_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI1_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI1_awready : out STD_LOGIC;
    S00_AXI1_awvalid : in STD_LOGIC;
    S00_AXI1_bready : in STD_LOGIC;
    S00_AXI1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI1_bvalid : out STD_LOGIC;
    S00_AXI1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI1_rready : in STD_LOGIC;
    S00_AXI1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI1_rvalid : out STD_LOGIC;
    S00_AXI1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI1_wready : out STD_LOGIC;
    S00_AXI1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI1_wvalid : in STD_LOGIC;
    S00_AXI2_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI2_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI2_arready : out STD_LOGIC;
    S00_AXI2_arvalid : in STD_LOGIC;
    S00_AXI2_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI2_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI2_awready : out STD_LOGIC;
    S00_AXI2_awvalid : in STD_LOGIC;
    S00_AXI2_bready : in STD_LOGIC;
    S00_AXI2_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI2_bvalid : out STD_LOGIC;
    S00_AXI2_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI2_rready : in STD_LOGIC;
    S00_AXI2_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI2_rvalid : out STD_LOGIC;
    S00_AXI2_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI2_wready : out STD_LOGIC;
    S00_AXI2_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI2_wvalid : in STD_LOGIC;
    S00_AXI3_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI3_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI3_arready : out STD_LOGIC;
    S00_AXI3_arvalid : in STD_LOGIC;
    S00_AXI3_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI3_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI3_awready : out STD_LOGIC;
    S00_AXI3_awvalid : in STD_LOGIC;
    S00_AXI3_bready : in STD_LOGIC;
    S00_AXI3_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI3_bvalid : out STD_LOGIC;
    S00_AXI3_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI3_rready : in STD_LOGIC;
    S00_AXI3_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI3_rvalid : out STD_LOGIC;
    S00_AXI3_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI3_wready : out STD_LOGIC;
    S00_AXI3_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI3_wvalid : in STD_LOGIC;
    S00_AXI5_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI5_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI5_arready : out STD_LOGIC;
    S00_AXI5_arvalid : in STD_LOGIC;
    S00_AXI5_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI5_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI5_awready : out STD_LOGIC;
    S00_AXI5_awvalid : in STD_LOGIC;
    S00_AXI5_bready : in STD_LOGIC;
    S00_AXI5_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI5_bvalid : out STD_LOGIC;
    S00_AXI5_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI5_rready : in STD_LOGIC;
    S00_AXI5_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI5_rvalid : out STD_LOGIC;
    S00_AXI5_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI5_wready : out STD_LOGIC;
    S00_AXI5_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI5_wvalid : in STD_LOGIC;
    S00_AXI6_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI6_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI6_arready : out STD_LOGIC;
    S00_AXI6_arvalid : in STD_LOGIC;
    S00_AXI6_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI6_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI6_awready : out STD_LOGIC;
    S00_AXI6_awvalid : in STD_LOGIC;
    S00_AXI6_bready : in STD_LOGIC;
    S00_AXI6_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI6_bvalid : out STD_LOGIC;
    S00_AXI6_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI6_rready : in STD_LOGIC;
    S00_AXI6_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI6_rvalid : out STD_LOGIC;
    S00_AXI6_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI6_wready : out STD_LOGIC;
    S00_AXI6_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI6_wvalid : in STD_LOGIC;
    S00_AXI7_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI7_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI7_arready : out STD_LOGIC;
    S00_AXI7_arvalid : in STD_LOGIC;
    S00_AXI7_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI7_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI7_awready : out STD_LOGIC;
    S00_AXI7_awvalid : in STD_LOGIC;
    S00_AXI7_bready : in STD_LOGIC;
    S00_AXI7_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI7_bvalid : out STD_LOGIC;
    S00_AXI7_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI7_rready : in STD_LOGIC;
    S00_AXI7_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI7_rvalid : out STD_LOGIC;
    S00_AXI7_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI7_wready : out STD_LOGIC;
    S00_AXI7_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI7_wvalid : in STD_LOGIC;
    S00_AXI8_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI8_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI8_arready : out STD_LOGIC;
    S00_AXI8_arvalid : in STD_LOGIC;
    S00_AXI8_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI8_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI8_awready : out STD_LOGIC;
    S00_AXI8_awvalid : in STD_LOGIC;
    S00_AXI8_bready : in STD_LOGIC;
    S00_AXI8_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI8_bvalid : out STD_LOGIC;
    S00_AXI8_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI8_rready : in STD_LOGIC;
    S00_AXI8_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI8_rvalid : out STD_LOGIC;
    S00_AXI8_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI8_wready : out STD_LOGIC;
    S00_AXI8_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI8_wvalid : in STD_LOGIC;
    S00_AXIS1_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S00_AXIS1_tready : out STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    S01_AXIS1_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S01_AXIS1_tready : out STD_LOGIC;
    S02_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S02_AXIS_tready : out STD_LOGIC;
    S03_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S03_AXIS_tready : out STD_LOGIC;
    S04_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S04_AXIS_tready : out STD_LOGIC;
    S05_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S05_AXIS_tready : out STD_LOGIC;
    S06_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S06_AXIS_tready : out STD_LOGIC;
    S07_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S07_AXIS_tready : out STD_LOGIC;
    aclk : in STD_LOGIC;
    adc_220_aclk : in STD_LOGIC;
    adc_220_aresetn : in STD_LOGIC;
    adc_clk_soft_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC
  );
end SPB_blocks_imp_UQ6IDJ;

architecture STRUCTURE of SPB_blocks_imp_UQ6IDJ is
  component design_1_ila_0_0 is
  port (
    clk : in STD_LOGIC;
    probe0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_ila_0_0;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal Conn2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn2_ARREADY : STD_LOGIC;
  signal Conn2_ARVALID : STD_LOGIC;
  signal Conn2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn2_AWREADY : STD_LOGIC;
  signal Conn2_AWVALID : STD_LOGIC;
  signal Conn2_BREADY : STD_LOGIC;
  signal Conn2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_BVALID : STD_LOGIC;
  signal Conn2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_RREADY : STD_LOGIC;
  signal Conn2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_RVALID : STD_LOGIC;
  signal Conn2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_WREADY : STD_LOGIC;
  signal Conn2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn2_WVALID : STD_LOGIC;
  signal Conn3_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn3_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn3_ARREADY : STD_LOGIC;
  signal Conn3_ARVALID : STD_LOGIC;
  signal Conn3_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn3_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn3_AWREADY : STD_LOGIC;
  signal Conn3_AWVALID : STD_LOGIC;
  signal Conn3_BREADY : STD_LOGIC;
  signal Conn3_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn3_BVALID : STD_LOGIC;
  signal Conn3_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_RREADY : STD_LOGIC;
  signal Conn3_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn3_RVALID : STD_LOGIC;
  signal Conn3_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_WREADY : STD_LOGIC;
  signal Conn3_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn3_WVALID : STD_LOGIC;
  signal Conn4_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn4_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_ARREADY : STD_LOGIC;
  signal Conn4_ARVALID : STD_LOGIC;
  signal Conn4_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn4_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_AWREADY : STD_LOGIC;
  signal Conn4_AWVALID : STD_LOGIC;
  signal Conn4_BREADY : STD_LOGIC;
  signal Conn4_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_BVALID : STD_LOGIC;
  signal Conn4_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn4_RREADY : STD_LOGIC;
  signal Conn4_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_RVALID : STD_LOGIC;
  signal Conn4_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn4_WREADY : STD_LOGIC;
  signal Conn4_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn4_WVALID : STD_LOGIC;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal Op1_1 : STD_LOGIC;
  signal Op2_1 : STD_LOGIC;
  signal Op3_1 : STD_LOGIC;
  signal Op4_1 : STD_LOGIC;
  signal PD_FLAG1_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal PD_FLAG_block_Res1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI2_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI2_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI2_1_ARREADY : STD_LOGIC;
  signal S00_AXI2_1_ARVALID : STD_LOGIC;
  signal S00_AXI2_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI2_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI2_1_AWREADY : STD_LOGIC;
  signal S00_AXI2_1_AWVALID : STD_LOGIC;
  signal S00_AXI2_1_BREADY : STD_LOGIC;
  signal S00_AXI2_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI2_1_BVALID : STD_LOGIC;
  signal S00_AXI2_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI2_1_RREADY : STD_LOGIC;
  signal S00_AXI2_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI2_1_RVALID : STD_LOGIC;
  signal S00_AXI2_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI2_1_WREADY : STD_LOGIC;
  signal S00_AXI2_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI2_1_WVALID : STD_LOGIC;
  signal S00_AXI5_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI5_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI5_1_ARREADY : STD_LOGIC;
  signal S00_AXI5_1_ARVALID : STD_LOGIC;
  signal S00_AXI5_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI5_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI5_1_AWREADY : STD_LOGIC;
  signal S00_AXI5_1_AWVALID : STD_LOGIC;
  signal S00_AXI5_1_BREADY : STD_LOGIC;
  signal S00_AXI5_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI5_1_BVALID : STD_LOGIC;
  signal S00_AXI5_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI5_1_RREADY : STD_LOGIC;
  signal S00_AXI5_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI5_1_RVALID : STD_LOGIC;
  signal S00_AXI5_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI5_1_WREADY : STD_LOGIC;
  signal S00_AXI5_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI5_1_WVALID : STD_LOGIC;
  signal S00_AXI8_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI8_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI8_1_ARREADY : STD_LOGIC;
  signal S00_AXI8_1_ARVALID : STD_LOGIC;
  signal S00_AXI8_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI8_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI8_1_AWREADY : STD_LOGIC;
  signal S00_AXI8_1_AWVALID : STD_LOGIC;
  signal S00_AXI8_1_BREADY : STD_LOGIC;
  signal S00_AXI8_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI8_1_BVALID : STD_LOGIC;
  signal S00_AXI8_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI8_1_RREADY : STD_LOGIC;
  signal S00_AXI8_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI8_1_RVALID : STD_LOGIC;
  signal S00_AXI8_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI8_1_WREADY : STD_LOGIC;
  signal S00_AXI8_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI8_1_WVALID : STD_LOGIC;
  signal S00_AXIS1_1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S00_AXIS1_1_TREADY : STD_LOGIC;
  signal S00_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARREADY : STD_LOGIC;
  signal S00_AXI_1_ARVALID : STD_LOGIC;
  signal S00_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWREADY : STD_LOGIC;
  signal S00_AXI_1_AWVALID : STD_LOGIC;
  signal S00_AXI_1_BREADY : STD_LOGIC;
  signal S00_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_BVALID : STD_LOGIC;
  signal S00_AXI_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_RREADY : STD_LOGIC;
  signal S00_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_RVALID : STD_LOGIC;
  signal S00_AXI_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_WREADY : STD_LOGIC;
  signal S00_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_WVALID : STD_LOGIC;
  signal S01_AXIS1_1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S01_AXIS1_1_TREADY : STD_LOGIC;
  signal S02_AXIS_1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S02_AXIS_1_TREADY : STD_LOGIC;
  signal S03_AXIS_1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S03_AXIS_1_TREADY : STD_LOGIC;
  signal S04_AXIS_1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S04_AXIS_1_TREADY : STD_LOGIC;
  signal S05_AXIS_1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S05_AXIS_1_TREADY : STD_LOGIC;
  signal S06_AXIS_1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S06_AXIS_1_TREADY : STD_LOGIC;
  signal S07_AXIS_1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S07_AXIS_1_TREADY : STD_LOGIC;
  signal aclk_1 : STD_LOGIC;
  signal adc_220_aclk_1 : STD_LOGIC;
  signal adc_220_aresetn_1 : STD_LOGIC;
  signal adc_220_aresetn_2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adc_clk_soft_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_axi_aclk_1 : STD_LOGIC;
  signal s00_axi_aresetn_2 : STD_LOGIC;
  signal s00_axis_tvalid_1 : STD_LOGIC;
  signal soft_reset_adc_reset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal stream_0_ch_en : STD_LOGIC;
  signal stream_0_o_BD_FLAG : STD_LOGIC;
  signal stream_1_ch_en : STD_LOGIC;
  signal stream_1_o_BD_FLAG : STD_LOGIC;
  signal stream_2_ch_en : STD_LOGIC;
  signal stream_2_o_BD_FLAG : STD_LOGIC;
  signal stream_3_ch_en : STD_LOGIC;
  signal stream_3_o_BD_FLAG : STD_LOGIC;
begin
  Conn1_ARADDR(39 downto 0) <= S00_AXI1_araddr(39 downto 0);
  Conn1_ARPROT(2 downto 0) <= S00_AXI1_arprot(2 downto 0);
  Conn1_ARVALID <= S00_AXI1_arvalid;
  Conn1_AWADDR(39 downto 0) <= S00_AXI1_awaddr(39 downto 0);
  Conn1_AWPROT(2 downto 0) <= S00_AXI1_awprot(2 downto 0);
  Conn1_AWVALID <= S00_AXI1_awvalid;
  Conn1_BREADY <= S00_AXI1_bready;
  Conn1_RREADY <= S00_AXI1_rready;
  Conn1_WDATA(31 downto 0) <= S00_AXI1_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S00_AXI1_wstrb(3 downto 0);
  Conn1_WVALID <= S00_AXI1_wvalid;
  Conn2_ARADDR(39 downto 0) <= S00_AXI3_araddr(39 downto 0);
  Conn2_ARPROT(2 downto 0) <= S00_AXI3_arprot(2 downto 0);
  Conn2_ARVALID <= S00_AXI3_arvalid;
  Conn2_AWADDR(39 downto 0) <= S00_AXI3_awaddr(39 downto 0);
  Conn2_AWPROT(2 downto 0) <= S00_AXI3_awprot(2 downto 0);
  Conn2_AWVALID <= S00_AXI3_awvalid;
  Conn2_BREADY <= S00_AXI3_bready;
  Conn2_RREADY <= S00_AXI3_rready;
  Conn2_WDATA(31 downto 0) <= S00_AXI3_wdata(31 downto 0);
  Conn2_WSTRB(3 downto 0) <= S00_AXI3_wstrb(3 downto 0);
  Conn2_WVALID <= S00_AXI3_wvalid;
  Conn3_ARADDR(39 downto 0) <= S00_AXI6_araddr(39 downto 0);
  Conn3_ARPROT(2 downto 0) <= S00_AXI6_arprot(2 downto 0);
  Conn3_ARVALID <= S00_AXI6_arvalid;
  Conn3_AWADDR(39 downto 0) <= S00_AXI6_awaddr(39 downto 0);
  Conn3_AWPROT(2 downto 0) <= S00_AXI6_awprot(2 downto 0);
  Conn3_AWVALID <= S00_AXI6_awvalid;
  Conn3_BREADY <= S00_AXI6_bready;
  Conn3_RREADY <= S00_AXI6_rready;
  Conn3_WDATA(31 downto 0) <= S00_AXI6_wdata(31 downto 0);
  Conn3_WSTRB(3 downto 0) <= S00_AXI6_wstrb(3 downto 0);
  Conn3_WVALID <= S00_AXI6_wvalid;
  Conn4_ARADDR(39 downto 0) <= S00_AXI7_araddr(39 downto 0);
  Conn4_ARPROT(2 downto 0) <= S00_AXI7_arprot(2 downto 0);
  Conn4_ARVALID <= S00_AXI7_arvalid;
  Conn4_AWADDR(39 downto 0) <= S00_AXI7_awaddr(39 downto 0);
  Conn4_AWPROT(2 downto 0) <= S00_AXI7_awprot(2 downto 0);
  Conn4_AWVALID <= S00_AXI7_awvalid;
  Conn4_BREADY <= S00_AXI7_bready;
  Conn4_RREADY <= S00_AXI7_rready;
  Conn4_WDATA(31 downto 0) <= S00_AXI7_wdata(31 downto 0);
  Conn4_WSTRB(3 downto 0) <= S00_AXI7_wstrb(3 downto 0);
  Conn4_WVALID <= S00_AXI7_wvalid;
  Din_1(94 downto 0) <= Din(94 downto 0);
  Res1(0) <= PD_FLAG_block_Res1(0);
  S00_AXI1_arready <= Conn1_ARREADY;
  S00_AXI1_awready <= Conn1_AWREADY;
  S00_AXI1_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S00_AXI1_bvalid <= Conn1_BVALID;
  S00_AXI1_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S00_AXI1_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S00_AXI1_rvalid <= Conn1_RVALID;
  S00_AXI1_wready <= Conn1_WREADY;
  S00_AXI2_1_ARADDR(39 downto 0) <= S00_AXI2_araddr(39 downto 0);
  S00_AXI2_1_ARPROT(2 downto 0) <= S00_AXI2_arprot(2 downto 0);
  S00_AXI2_1_ARVALID <= S00_AXI2_arvalid;
  S00_AXI2_1_AWADDR(39 downto 0) <= S00_AXI2_awaddr(39 downto 0);
  S00_AXI2_1_AWPROT(2 downto 0) <= S00_AXI2_awprot(2 downto 0);
  S00_AXI2_1_AWVALID <= S00_AXI2_awvalid;
  S00_AXI2_1_BREADY <= S00_AXI2_bready;
  S00_AXI2_1_RREADY <= S00_AXI2_rready;
  S00_AXI2_1_WDATA(31 downto 0) <= S00_AXI2_wdata(31 downto 0);
  S00_AXI2_1_WSTRB(3 downto 0) <= S00_AXI2_wstrb(3 downto 0);
  S00_AXI2_1_WVALID <= S00_AXI2_wvalid;
  S00_AXI2_arready <= S00_AXI2_1_ARREADY;
  S00_AXI2_awready <= S00_AXI2_1_AWREADY;
  S00_AXI2_bresp(1 downto 0) <= S00_AXI2_1_BRESP(1 downto 0);
  S00_AXI2_bvalid <= S00_AXI2_1_BVALID;
  S00_AXI2_rdata(31 downto 0) <= S00_AXI2_1_RDATA(31 downto 0);
  S00_AXI2_rresp(1 downto 0) <= S00_AXI2_1_RRESP(1 downto 0);
  S00_AXI2_rvalid <= S00_AXI2_1_RVALID;
  S00_AXI2_wready <= S00_AXI2_1_WREADY;
  S00_AXI3_arready <= Conn2_ARREADY;
  S00_AXI3_awready <= Conn2_AWREADY;
  S00_AXI3_bresp(1 downto 0) <= Conn2_BRESP(1 downto 0);
  S00_AXI3_bvalid <= Conn2_BVALID;
  S00_AXI3_rdata(31 downto 0) <= Conn2_RDATA(31 downto 0);
  S00_AXI3_rresp(1 downto 0) <= Conn2_RRESP(1 downto 0);
  S00_AXI3_rvalid <= Conn2_RVALID;
  S00_AXI3_wready <= Conn2_WREADY;
  S00_AXI5_1_ARADDR(39 downto 0) <= S00_AXI5_araddr(39 downto 0);
  S00_AXI5_1_ARPROT(2 downto 0) <= S00_AXI5_arprot(2 downto 0);
  S00_AXI5_1_ARVALID <= S00_AXI5_arvalid;
  S00_AXI5_1_AWADDR(39 downto 0) <= S00_AXI5_awaddr(39 downto 0);
  S00_AXI5_1_AWPROT(2 downto 0) <= S00_AXI5_awprot(2 downto 0);
  S00_AXI5_1_AWVALID <= S00_AXI5_awvalid;
  S00_AXI5_1_BREADY <= S00_AXI5_bready;
  S00_AXI5_1_RREADY <= S00_AXI5_rready;
  S00_AXI5_1_WDATA(31 downto 0) <= S00_AXI5_wdata(31 downto 0);
  S00_AXI5_1_WSTRB(3 downto 0) <= S00_AXI5_wstrb(3 downto 0);
  S00_AXI5_1_WVALID <= S00_AXI5_wvalid;
  S00_AXI5_arready <= S00_AXI5_1_ARREADY;
  S00_AXI5_awready <= S00_AXI5_1_AWREADY;
  S00_AXI5_bresp(1 downto 0) <= S00_AXI5_1_BRESP(1 downto 0);
  S00_AXI5_bvalid <= S00_AXI5_1_BVALID;
  S00_AXI5_rdata(31 downto 0) <= S00_AXI5_1_RDATA(31 downto 0);
  S00_AXI5_rresp(1 downto 0) <= S00_AXI5_1_RRESP(1 downto 0);
  S00_AXI5_rvalid <= S00_AXI5_1_RVALID;
  S00_AXI5_wready <= S00_AXI5_1_WREADY;
  S00_AXI6_arready <= Conn3_ARREADY;
  S00_AXI6_awready <= Conn3_AWREADY;
  S00_AXI6_bresp(1 downto 0) <= Conn3_BRESP(1 downto 0);
  S00_AXI6_bvalid <= Conn3_BVALID;
  S00_AXI6_rdata(31 downto 0) <= Conn3_RDATA(31 downto 0);
  S00_AXI6_rresp(1 downto 0) <= Conn3_RRESP(1 downto 0);
  S00_AXI6_rvalid <= Conn3_RVALID;
  S00_AXI6_wready <= Conn3_WREADY;
  S00_AXI7_arready <= Conn4_ARREADY;
  S00_AXI7_awready <= Conn4_AWREADY;
  S00_AXI7_bresp(1 downto 0) <= Conn4_BRESP(1 downto 0);
  S00_AXI7_bvalid <= Conn4_BVALID;
  S00_AXI7_rdata(31 downto 0) <= Conn4_RDATA(31 downto 0);
  S00_AXI7_rresp(1 downto 0) <= Conn4_RRESP(1 downto 0);
  S00_AXI7_rvalid <= Conn4_RVALID;
  S00_AXI7_wready <= Conn4_WREADY;
  S00_AXI8_1_ARADDR(39 downto 0) <= S00_AXI8_araddr(39 downto 0);
  S00_AXI8_1_ARPROT(2 downto 0) <= S00_AXI8_arprot(2 downto 0);
  S00_AXI8_1_ARVALID <= S00_AXI8_arvalid;
  S00_AXI8_1_AWADDR(39 downto 0) <= S00_AXI8_awaddr(39 downto 0);
  S00_AXI8_1_AWPROT(2 downto 0) <= S00_AXI8_awprot(2 downto 0);
  S00_AXI8_1_AWVALID <= S00_AXI8_awvalid;
  S00_AXI8_1_BREADY <= S00_AXI8_bready;
  S00_AXI8_1_RREADY <= S00_AXI8_rready;
  S00_AXI8_1_WDATA(31 downto 0) <= S00_AXI8_wdata(31 downto 0);
  S00_AXI8_1_WSTRB(3 downto 0) <= S00_AXI8_wstrb(3 downto 0);
  S00_AXI8_1_WVALID <= S00_AXI8_wvalid;
  S00_AXI8_arready <= S00_AXI8_1_ARREADY;
  S00_AXI8_awready <= S00_AXI8_1_AWREADY;
  S00_AXI8_bresp(1 downto 0) <= S00_AXI8_1_BRESP(1 downto 0);
  S00_AXI8_bvalid <= S00_AXI8_1_BVALID;
  S00_AXI8_rdata(31 downto 0) <= S00_AXI8_1_RDATA(31 downto 0);
  S00_AXI8_rresp(1 downto 0) <= S00_AXI8_1_RRESP(1 downto 0);
  S00_AXI8_rvalid <= S00_AXI8_1_RVALID;
  S00_AXI8_wready <= S00_AXI8_1_WREADY;
  S00_AXIS1_1_TDATA(127 downto 0) <= S00_AXIS1_tdata(127 downto 0);
  S00_AXIS1_tready <= S00_AXIS1_1_TREADY;
  S00_AXI_1_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  S00_AXI_1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  S00_AXI_1_ARVALID <= S00_AXI_arvalid;
  S00_AXI_1_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  S00_AXI_1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  S00_AXI_1_AWVALID <= S00_AXI_awvalid;
  S00_AXI_1_BREADY <= S00_AXI_bready;
  S00_AXI_1_RREADY <= S00_AXI_rready;
  S00_AXI_1_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  S00_AXI_1_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  S00_AXI_1_WVALID <= S00_AXI_wvalid;
  S00_AXI_arready <= S00_AXI_1_ARREADY;
  S00_AXI_awready <= S00_AXI_1_AWREADY;
  S00_AXI_bresp(1 downto 0) <= S00_AXI_1_BRESP(1 downto 0);
  S00_AXI_bvalid <= S00_AXI_1_BVALID;
  S00_AXI_rdata(31 downto 0) <= S00_AXI_1_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= S00_AXI_1_RRESP(1 downto 0);
  S00_AXI_rvalid <= S00_AXI_1_RVALID;
  S00_AXI_wready <= S00_AXI_1_WREADY;
  S01_AXIS1_1_TDATA(127 downto 0) <= S01_AXIS1_tdata(127 downto 0);
  S01_AXIS1_tready <= S01_AXIS1_1_TREADY;
  S02_AXIS_1_TDATA(127 downto 0) <= S02_AXIS_tdata(127 downto 0);
  S02_AXIS_tready <= S02_AXIS_1_TREADY;
  S03_AXIS_1_TDATA(127 downto 0) <= S03_AXIS_tdata(127 downto 0);
  S03_AXIS_tready <= S03_AXIS_1_TREADY;
  S04_AXIS_1_TDATA(127 downto 0) <= S04_AXIS_tdata(127 downto 0);
  S04_AXIS_tready <= S04_AXIS_1_TREADY;
  S05_AXIS_1_TDATA(127 downto 0) <= S05_AXIS_tdata(127 downto 0);
  S05_AXIS_tready <= S05_AXIS_1_TREADY;
  S06_AXIS_1_TDATA(127 downto 0) <= S06_AXIS_tdata(127 downto 0);
  S06_AXIS_tready <= S06_AXIS_1_TREADY;
  S07_AXIS_1_TDATA(127 downto 0) <= S07_AXIS_tdata(127 downto 0);
  S07_AXIS_tready <= S07_AXIS_1_TREADY;
  aclk_1 <= aclk;
  adc_220_aclk_1 <= adc_220_aclk;
  adc_220_aresetn_1 <= adc_220_aresetn;
  adc_clk_soft_aresetn_1(0) <= adc_clk_soft_aresetn(0);
  s00_axi_aclk_1 <= s00_axi_aclk;
  s00_axi_aresetn_2 <= s00_axi_aresetn;
  s00_axis_tvalid_1 <= s00_axis_tvalid;
PD_FLAG_block: entity work.PD_FLAG_block_imp_RVCPY3
     port map (
      Op1 => Op1_1,
      Op10 => stream_1_ch_en,
      Op11 => stream_2_ch_en,
      Op12 => stream_3_ch_en,
      Op2 => Op2_1,
      Op3 => Op3_1,
      Op4 => Op4_1,
      Op5 => stream_0_o_BD_FLAG,
      Op6 => stream_1_o_BD_FLAG,
      Op7 => stream_2_o_BD_FLAG,
      Op8 => stream_3_o_BD_FLAG,
      Op9 => stream_0_ch_en,
      Res(0) => PD_FLAG1_1(0),
      Res1(0) => PD_FLAG_block_Res1(0)
    );
ila_0: component design_1_ila_0_0
     port map (
      clk => aclk_1,
      probe0(0) => stream_1_o_BD_FLAG,
      probe1(0) => stream_2_o_BD_FLAG,
      probe2(0) => stream_0_o_BD_FLAG,
      probe3(0) => stream_3_o_BD_FLAG,
      probe4(0) => s00_axis_tvalid_1,
      probe5(0) => PD_FLAG_block_Res1(0)
    );
soft_reset: entity work.soft_reset_imp_14VRFT5
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Res(0) => adc_220_aresetn_2(0),
      adc_220_aclk => adc_220_aclk_1,
      adc_220_aresetn(0) => adc_220_aresetn_1,
      adc_aclk => aclk_1,
      adc_reset(0) => soft_reset_adc_reset(0),
      axi_resetn(0) => adc_clk_soft_aresetn_1(0)
    );
stream_0: entity work.stream_0_imp_1NVPUXS
     port map (
      PD_FLAG => Op4_1,
      S00_AXI2_araddr(39 downto 0) => S00_AXI2_1_ARADDR(39 downto 0),
      S00_AXI2_arprot(2 downto 0) => S00_AXI2_1_ARPROT(2 downto 0),
      S00_AXI2_arready => S00_AXI2_1_ARREADY,
      S00_AXI2_arvalid => S00_AXI2_1_ARVALID,
      S00_AXI2_awaddr(39 downto 0) => S00_AXI2_1_AWADDR(39 downto 0),
      S00_AXI2_awprot(2 downto 0) => S00_AXI2_1_AWPROT(2 downto 0),
      S00_AXI2_awready => S00_AXI2_1_AWREADY,
      S00_AXI2_awvalid => S00_AXI2_1_AWVALID,
      S00_AXI2_bready => S00_AXI2_1_BREADY,
      S00_AXI2_bresp(1 downto 0) => S00_AXI2_1_BRESP(1 downto 0),
      S00_AXI2_bvalid => S00_AXI2_1_BVALID,
      S00_AXI2_rdata(31 downto 0) => S00_AXI2_1_RDATA(31 downto 0),
      S00_AXI2_rready => S00_AXI2_1_RREADY,
      S00_AXI2_rresp(1 downto 0) => S00_AXI2_1_RRESP(1 downto 0),
      S00_AXI2_rvalid => S00_AXI2_1_RVALID,
      S00_AXI2_wdata(31 downto 0) => S00_AXI2_1_WDATA(31 downto 0),
      S00_AXI2_wready => S00_AXI2_1_WREADY,
      S00_AXI2_wstrb(3 downto 0) => S00_AXI2_1_WSTRB(3 downto 0),
      S00_AXI2_wvalid => S00_AXI2_1_WVALID,
      S00_AXIS1_tdata(127 downto 0) => S00_AXIS1_1_TDATA(127 downto 0),
      S00_AXIS1_tready => S00_AXIS1_1_TREADY,
      S00_AXI_araddr(39 downto 0) => Conn1_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => Conn1_ARPROT(2 downto 0),
      S00_AXI_arready => Conn1_ARREADY,
      S00_AXI_arvalid => Conn1_ARVALID,
      S00_AXI_awaddr(39 downto 0) => Conn1_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => Conn1_AWPROT(2 downto 0),
      S00_AXI_awready => Conn1_AWREADY,
      S00_AXI_awvalid => Conn1_AWVALID,
      S00_AXI_bready => Conn1_BREADY,
      S00_AXI_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      S00_AXI_bvalid => Conn1_BVALID,
      S00_AXI_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      S00_AXI_rready => Conn1_RREADY,
      S00_AXI_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      S00_AXI_rvalid => Conn1_RVALID,
      S00_AXI_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      S00_AXI_wready => Conn1_WREADY,
      S00_AXI_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      S00_AXI_wvalid => Conn1_WVALID,
      S01_AXIS1_tdata(127 downto 0) => S01_AXIS1_1_TDATA(127 downto 0),
      S01_AXIS1_tready => S01_AXIS1_1_TREADY,
      aclk => aclk_1,
      adc_220_aclk => adc_220_aclk_1,
      adc_220_aresetn => adc_220_aresetn_2(0),
      adc_clk_soft_aresetn => soft_reset_adc_reset(0),
      ch_en => stream_0_ch_en,
      i_PD_FLAG => PD_FLAG1_1(0),
      ic_BD_flag(0) => PD_FLAG_block_Res1(0),
      o_BD_FLAG => stream_0_o_BD_FLAG,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_aresetn => s00_axi_aresetn_2,
      s00_axis_tvalid => s00_axis_tvalid_1
    );
stream_1: entity work.stream_1_imp_1HGJ5PF
     port map (
      PD_FLAG => Op2_1,
      S00_AXI8_araddr(39 downto 0) => S00_AXI8_1_ARADDR(39 downto 0),
      S00_AXI8_arprot(2 downto 0) => S00_AXI8_1_ARPROT(2 downto 0),
      S00_AXI8_arready => S00_AXI8_1_ARREADY,
      S00_AXI8_arvalid => S00_AXI8_1_ARVALID,
      S00_AXI8_awaddr(39 downto 0) => S00_AXI8_1_AWADDR(39 downto 0),
      S00_AXI8_awprot(2 downto 0) => S00_AXI8_1_AWPROT(2 downto 0),
      S00_AXI8_awready => S00_AXI8_1_AWREADY,
      S00_AXI8_awvalid => S00_AXI8_1_AWVALID,
      S00_AXI8_bready => S00_AXI8_1_BREADY,
      S00_AXI8_bresp(1 downto 0) => S00_AXI8_1_BRESP(1 downto 0),
      S00_AXI8_bvalid => S00_AXI8_1_BVALID,
      S00_AXI8_rdata(31 downto 0) => S00_AXI8_1_RDATA(31 downto 0),
      S00_AXI8_rready => S00_AXI8_1_RREADY,
      S00_AXI8_rresp(1 downto 0) => S00_AXI8_1_RRESP(1 downto 0),
      S00_AXI8_rvalid => S00_AXI8_1_RVALID,
      S00_AXI8_wdata(31 downto 0) => S00_AXI8_1_WDATA(31 downto 0),
      S00_AXI8_wready => S00_AXI8_1_WREADY,
      S00_AXI8_wstrb(3 downto 0) => S00_AXI8_1_WSTRB(3 downto 0),
      S00_AXI8_wvalid => S00_AXI8_1_WVALID,
      S00_AXI_araddr(39 downto 0) => Conn2_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => Conn2_ARPROT(2 downto 0),
      S00_AXI_arready => Conn2_ARREADY,
      S00_AXI_arvalid => Conn2_ARVALID,
      S00_AXI_awaddr(39 downto 0) => Conn2_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => Conn2_AWPROT(2 downto 0),
      S00_AXI_awready => Conn2_AWREADY,
      S00_AXI_awvalid => Conn2_AWVALID,
      S00_AXI_bready => Conn2_BREADY,
      S00_AXI_bresp(1 downto 0) => Conn2_BRESP(1 downto 0),
      S00_AXI_bvalid => Conn2_BVALID,
      S00_AXI_rdata(31 downto 0) => Conn2_RDATA(31 downto 0),
      S00_AXI_rready => Conn2_RREADY,
      S00_AXI_rresp(1 downto 0) => Conn2_RRESP(1 downto 0),
      S00_AXI_rvalid => Conn2_RVALID,
      S00_AXI_wdata(31 downto 0) => Conn2_WDATA(31 downto 0),
      S00_AXI_wready => Conn2_WREADY,
      S00_AXI_wstrb(3 downto 0) => Conn2_WSTRB(3 downto 0),
      S00_AXI_wvalid => Conn2_WVALID,
      S02_AXIS_tdata(127 downto 0) => S02_AXIS_1_TDATA(127 downto 0),
      S02_AXIS_tready => S02_AXIS_1_TREADY,
      S03_AXIS_tdata(127 downto 0) => S03_AXIS_1_TDATA(127 downto 0),
      S03_AXIS_tready => S03_AXIS_1_TREADY,
      aclk => aclk_1,
      adc_220_aclk => adc_220_aclk_1,
      adc_220_aresetn => adc_220_aresetn_2(0),
      adc_clk_soft_aresetn => soft_reset_adc_reset(0),
      ch_en => stream_1_ch_en,
      i_PD_FLAG => PD_FLAG1_1(0),
      ic_BD_flag => PD_FLAG_block_Res1(0),
      o_BD_FLAG => stream_1_o_BD_FLAG,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_aresetn => s00_axi_aresetn_2,
      s00_axis_tvalid => s00_axis_tvalid_1
    );
stream_2: entity work.stream_2_imp_1X4P4KM
     port map (
      PD_FLAG => Op1_1,
      S00_AXI5_araddr(39 downto 0) => S00_AXI5_1_ARADDR(39 downto 0),
      S00_AXI5_arprot(2 downto 0) => S00_AXI5_1_ARPROT(2 downto 0),
      S00_AXI5_arready => S00_AXI5_1_ARREADY,
      S00_AXI5_arvalid => S00_AXI5_1_ARVALID,
      S00_AXI5_awaddr(39 downto 0) => S00_AXI5_1_AWADDR(39 downto 0),
      S00_AXI5_awprot(2 downto 0) => S00_AXI5_1_AWPROT(2 downto 0),
      S00_AXI5_awready => S00_AXI5_1_AWREADY,
      S00_AXI5_awvalid => S00_AXI5_1_AWVALID,
      S00_AXI5_bready => S00_AXI5_1_BREADY,
      S00_AXI5_bresp(1 downto 0) => S00_AXI5_1_BRESP(1 downto 0),
      S00_AXI5_bvalid => S00_AXI5_1_BVALID,
      S00_AXI5_rdata(31 downto 0) => S00_AXI5_1_RDATA(31 downto 0),
      S00_AXI5_rready => S00_AXI5_1_RREADY,
      S00_AXI5_rresp(1 downto 0) => S00_AXI5_1_RRESP(1 downto 0),
      S00_AXI5_rvalid => S00_AXI5_1_RVALID,
      S00_AXI5_wdata(31 downto 0) => S00_AXI5_1_WDATA(31 downto 0),
      S00_AXI5_wready => S00_AXI5_1_WREADY,
      S00_AXI5_wstrb(3 downto 0) => S00_AXI5_1_WSTRB(3 downto 0),
      S00_AXI5_wvalid => S00_AXI5_1_WVALID,
      S00_AXI_araddr(39 downto 0) => Conn3_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => Conn3_ARPROT(2 downto 0),
      S00_AXI_arready => Conn3_ARREADY,
      S00_AXI_arvalid => Conn3_ARVALID,
      S00_AXI_awaddr(39 downto 0) => Conn3_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => Conn3_AWPROT(2 downto 0),
      S00_AXI_awready => Conn3_AWREADY,
      S00_AXI_awvalid => Conn3_AWVALID,
      S00_AXI_bready => Conn3_BREADY,
      S00_AXI_bresp(1 downto 0) => Conn3_BRESP(1 downto 0),
      S00_AXI_bvalid => Conn3_BVALID,
      S00_AXI_rdata(31 downto 0) => Conn3_RDATA(31 downto 0),
      S00_AXI_rready => Conn3_RREADY,
      S00_AXI_rresp(1 downto 0) => Conn3_RRESP(1 downto 0),
      S00_AXI_rvalid => Conn3_RVALID,
      S00_AXI_wdata(31 downto 0) => Conn3_WDATA(31 downto 0),
      S00_AXI_wready => Conn3_WREADY,
      S00_AXI_wstrb(3 downto 0) => Conn3_WSTRB(3 downto 0),
      S00_AXI_wvalid => Conn3_WVALID,
      S04_AXIS_tdata(127 downto 0) => S04_AXIS_1_TDATA(127 downto 0),
      S04_AXIS_tready => S04_AXIS_1_TREADY,
      S05_AXIS_tdata(127 downto 0) => S05_AXIS_1_TDATA(127 downto 0),
      S05_AXIS_tready => S05_AXIS_1_TREADY,
      aclk => aclk_1,
      adc_220_aclk => adc_220_aclk_1,
      adc_220_aresetn => adc_220_aresetn_2(0),
      adc_clk_soft_aresetn => soft_reset_adc_reset(0),
      ch_en => stream_2_ch_en,
      i_PD_FLAG => PD_FLAG1_1(0),
      ic_BD_flag => PD_FLAG_block_Res1(0),
      o_BD_FLAG => stream_2_o_BD_FLAG,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_aresetn => s00_axi_aresetn_2,
      s00_axis_tvalid => s00_axis_tvalid_1
    );
stream_3: entity work.stream_3_imp_1U4YS6D
     port map (
      PD_FLAG => Op3_1,
      S00_AXI1_araddr(39 downto 0) => Conn4_ARADDR(39 downto 0),
      S00_AXI1_arprot(2 downto 0) => Conn4_ARPROT(2 downto 0),
      S00_AXI1_arready => Conn4_ARREADY,
      S00_AXI1_arvalid => Conn4_ARVALID,
      S00_AXI1_awaddr(39 downto 0) => Conn4_AWADDR(39 downto 0),
      S00_AXI1_awprot(2 downto 0) => Conn4_AWPROT(2 downto 0),
      S00_AXI1_awready => Conn4_AWREADY,
      S00_AXI1_awvalid => Conn4_AWVALID,
      S00_AXI1_bready => Conn4_BREADY,
      S00_AXI1_bresp(1 downto 0) => Conn4_BRESP(1 downto 0),
      S00_AXI1_bvalid => Conn4_BVALID,
      S00_AXI1_rdata(31 downto 0) => Conn4_RDATA(31 downto 0),
      S00_AXI1_rready => Conn4_RREADY,
      S00_AXI1_rresp(1 downto 0) => Conn4_RRESP(1 downto 0),
      S00_AXI1_rvalid => Conn4_RVALID,
      S00_AXI1_wdata(31 downto 0) => Conn4_WDATA(31 downto 0),
      S00_AXI1_wready => Conn4_WREADY,
      S00_AXI1_wstrb(3 downto 0) => Conn4_WSTRB(3 downto 0),
      S00_AXI1_wvalid => Conn4_WVALID,
      S00_AXI_araddr(39 downto 0) => S00_AXI_1_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => S00_AXI_1_ARPROT(2 downto 0),
      S00_AXI_arready => S00_AXI_1_ARREADY,
      S00_AXI_arvalid => S00_AXI_1_ARVALID,
      S00_AXI_awaddr(39 downto 0) => S00_AXI_1_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => S00_AXI_1_AWPROT(2 downto 0),
      S00_AXI_awready => S00_AXI_1_AWREADY,
      S00_AXI_awvalid => S00_AXI_1_AWVALID,
      S00_AXI_bready => S00_AXI_1_BREADY,
      S00_AXI_bresp(1 downto 0) => S00_AXI_1_BRESP(1 downto 0),
      S00_AXI_bvalid => S00_AXI_1_BVALID,
      S00_AXI_rdata(31 downto 0) => S00_AXI_1_RDATA(31 downto 0),
      S00_AXI_rready => S00_AXI_1_RREADY,
      S00_AXI_rresp(1 downto 0) => S00_AXI_1_RRESP(1 downto 0),
      S00_AXI_rvalid => S00_AXI_1_RVALID,
      S00_AXI_wdata(31 downto 0) => S00_AXI_1_WDATA(31 downto 0),
      S00_AXI_wready => S00_AXI_1_WREADY,
      S00_AXI_wstrb(3 downto 0) => S00_AXI_1_WSTRB(3 downto 0),
      S00_AXI_wvalid => S00_AXI_1_WVALID,
      S06_AXIS_tdata(127 downto 0) => S06_AXIS_1_TDATA(127 downto 0),
      S06_AXIS_tready => S06_AXIS_1_TREADY,
      S07_AXIS_tdata(127 downto 0) => S07_AXIS_1_TDATA(127 downto 0),
      S07_AXIS_tready => S07_AXIS_1_TREADY,
      aclk => aclk_1,
      adc_220_aclk => adc_220_aclk_1,
      adc_220_aresetn => adc_220_aresetn_2(0),
      adc_clk_soft_aresetn => soft_reset_adc_reset(0),
      ch_en => stream_3_ch_en,
      i_PD_FLAG => PD_FLAG1_1(0),
      ic_BD_flag => PD_FLAG_block_Res1(0),
      o_BD_FLAG => stream_3_o_BD_FLAG,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_aresetn => s00_axi_aresetn_2,
      s00_axis_tvalid => s00_axis_tvalid_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_interconnect_2_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC;
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M00_AXI_arready : in STD_LOGIC;
    M00_AXI_arvalid : out STD_LOGIC;
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M00_AXI_awready : in STD_LOGIC;
    M00_AXI_awvalid : out STD_LOGIC;
    M00_AXI_bready : out STD_LOGIC;
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC;
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rready : out STD_LOGIC;
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC;
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wready : in STD_LOGIC;
    M00_AXI_wvalid : out STD_LOGIC;
    M01_ACLK : in STD_LOGIC;
    M01_ARESETN : in STD_LOGIC;
    M01_AXI_araddr : out STD_LOGIC_VECTOR ( 17 downto 0 );
    M01_AXI_arready : in STD_LOGIC;
    M01_AXI_arvalid : out STD_LOGIC;
    M01_AXI_awaddr : out STD_LOGIC_VECTOR ( 17 downto 0 );
    M01_AXI_awready : in STD_LOGIC;
    M01_AXI_awvalid : out STD_LOGIC;
    M01_AXI_bready : out STD_LOGIC;
    M01_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_bvalid : in STD_LOGIC;
    M01_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_rready : out STD_LOGIC;
    M01_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_rvalid : in STD_LOGIC;
    M01_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_wready : in STD_LOGIC;
    M01_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_wvalid : out STD_LOGIC;
    M02_ACLK : in STD_LOGIC;
    M02_ARESETN : in STD_LOGIC;
    M02_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M02_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M02_AXI_arready : in STD_LOGIC;
    M02_AXI_arvalid : out STD_LOGIC;
    M02_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M02_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M02_AXI_awready : in STD_LOGIC;
    M02_AXI_awvalid : out STD_LOGIC;
    M02_AXI_bready : out STD_LOGIC;
    M02_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_bvalid : in STD_LOGIC;
    M02_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_rready : out STD_LOGIC;
    M02_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_rvalid : in STD_LOGIC;
    M02_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_wready : in STD_LOGIC;
    M02_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_wvalid : out STD_LOGIC;
    M03_ACLK : in STD_LOGIC;
    M03_ARESETN : in STD_LOGIC;
    M03_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M03_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M03_AXI_arready : in STD_LOGIC;
    M03_AXI_arvalid : out STD_LOGIC;
    M03_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M03_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M03_AXI_awready : in STD_LOGIC;
    M03_AXI_awvalid : out STD_LOGIC;
    M03_AXI_bready : out STD_LOGIC;
    M03_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_bvalid : in STD_LOGIC;
    M03_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_rready : out STD_LOGIC;
    M03_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_rvalid : in STD_LOGIC;
    M03_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_wready : in STD_LOGIC;
    M03_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M03_AXI_wvalid : out STD_LOGIC;
    M04_ACLK : in STD_LOGIC;
    M04_ARESETN : in STD_LOGIC;
    M04_AXI_araddr : out STD_LOGIC;
    M04_AXI_arburst : out STD_LOGIC;
    M04_AXI_arcache : out STD_LOGIC;
    M04_AXI_arlen : out STD_LOGIC;
    M04_AXI_arlock : out STD_LOGIC;
    M04_AXI_arprot : out STD_LOGIC;
    M04_AXI_arqos : out STD_LOGIC;
    M04_AXI_arready : in STD_LOGIC;
    M04_AXI_arregion : out STD_LOGIC;
    M04_AXI_arsize : out STD_LOGIC;
    M04_AXI_aruser : out STD_LOGIC;
    M04_AXI_arvalid : out STD_LOGIC;
    M04_AXI_awaddr : out STD_LOGIC;
    M04_AXI_awburst : out STD_LOGIC;
    M04_AXI_awcache : out STD_LOGIC;
    M04_AXI_awlen : out STD_LOGIC;
    M04_AXI_awlock : out STD_LOGIC;
    M04_AXI_awprot : out STD_LOGIC;
    M04_AXI_awqos : out STD_LOGIC;
    M04_AXI_awready : in STD_LOGIC;
    M04_AXI_awregion : out STD_LOGIC;
    M04_AXI_awsize : out STD_LOGIC;
    M04_AXI_awuser : out STD_LOGIC;
    M04_AXI_awvalid : out STD_LOGIC;
    M04_AXI_bready : out STD_LOGIC;
    M04_AXI_bresp : in STD_LOGIC;
    M04_AXI_bvalid : in STD_LOGIC;
    M04_AXI_rdata : in STD_LOGIC;
    M04_AXI_rlast : in STD_LOGIC;
    M04_AXI_rready : out STD_LOGIC;
    M04_AXI_rresp : in STD_LOGIC;
    M04_AXI_rvalid : in STD_LOGIC;
    M04_AXI_wdata : out STD_LOGIC;
    M04_AXI_wlast : out STD_LOGIC;
    M04_AXI_wready : in STD_LOGIC;
    M04_AXI_wstrb : out STD_LOGIC;
    M04_AXI_wvalid : out STD_LOGIC;
    M05_ACLK : in STD_LOGIC;
    M05_ARESETN : in STD_LOGIC;
    M05_AXI_araddr : out STD_LOGIC;
    M05_AXI_arburst : out STD_LOGIC;
    M05_AXI_arcache : out STD_LOGIC;
    M05_AXI_arlen : out STD_LOGIC;
    M05_AXI_arlock : out STD_LOGIC;
    M05_AXI_arprot : out STD_LOGIC;
    M05_AXI_arqos : out STD_LOGIC;
    M05_AXI_arready : in STD_LOGIC;
    M05_AXI_arregion : out STD_LOGIC;
    M05_AXI_arsize : out STD_LOGIC;
    M05_AXI_aruser : out STD_LOGIC;
    M05_AXI_arvalid : out STD_LOGIC;
    M05_AXI_awaddr : out STD_LOGIC;
    M05_AXI_awburst : out STD_LOGIC;
    M05_AXI_awcache : out STD_LOGIC;
    M05_AXI_awlen : out STD_LOGIC;
    M05_AXI_awlock : out STD_LOGIC;
    M05_AXI_awprot : out STD_LOGIC;
    M05_AXI_awqos : out STD_LOGIC;
    M05_AXI_awready : in STD_LOGIC;
    M05_AXI_awregion : out STD_LOGIC;
    M05_AXI_awsize : out STD_LOGIC;
    M05_AXI_awuser : out STD_LOGIC;
    M05_AXI_awvalid : out STD_LOGIC;
    M05_AXI_bready : out STD_LOGIC;
    M05_AXI_bresp : in STD_LOGIC;
    M05_AXI_bvalid : in STD_LOGIC;
    M05_AXI_rdata : in STD_LOGIC;
    M05_AXI_rlast : in STD_LOGIC;
    M05_AXI_rready : out STD_LOGIC;
    M05_AXI_rresp : in STD_LOGIC;
    M05_AXI_rvalid : in STD_LOGIC;
    M05_AXI_wdata : out STD_LOGIC;
    M05_AXI_wlast : out STD_LOGIC;
    M05_AXI_wready : in STD_LOGIC;
    M05_AXI_wstrb : out STD_LOGIC;
    M05_AXI_wvalid : out STD_LOGIC;
    M06_ACLK : in STD_LOGIC;
    M06_ARESETN : in STD_LOGIC;
    M06_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M06_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M06_AXI_arready : in STD_LOGIC;
    M06_AXI_arvalid : out STD_LOGIC;
    M06_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M06_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M06_AXI_awready : in STD_LOGIC;
    M06_AXI_awvalid : out STD_LOGIC;
    M06_AXI_bready : out STD_LOGIC;
    M06_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXI_bvalid : in STD_LOGIC;
    M06_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_rready : out STD_LOGIC;
    M06_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXI_rvalid : in STD_LOGIC;
    M06_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_wready : in STD_LOGIC;
    M06_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M06_AXI_wvalid : out STD_LOGIC;
    M07_ACLK : in STD_LOGIC;
    M07_ARESETN : in STD_LOGIC;
    M07_AXI_araddr : out STD_LOGIC;
    M07_AXI_arburst : out STD_LOGIC;
    M07_AXI_arcache : out STD_LOGIC;
    M07_AXI_arlen : out STD_LOGIC;
    M07_AXI_arlock : out STD_LOGIC;
    M07_AXI_arprot : out STD_LOGIC;
    M07_AXI_arqos : out STD_LOGIC;
    M07_AXI_arready : in STD_LOGIC;
    M07_AXI_arregion : out STD_LOGIC;
    M07_AXI_arsize : out STD_LOGIC;
    M07_AXI_aruser : out STD_LOGIC;
    M07_AXI_arvalid : out STD_LOGIC;
    M07_AXI_awaddr : out STD_LOGIC;
    M07_AXI_awburst : out STD_LOGIC;
    M07_AXI_awcache : out STD_LOGIC;
    M07_AXI_awlen : out STD_LOGIC;
    M07_AXI_awlock : out STD_LOGIC;
    M07_AXI_awprot : out STD_LOGIC;
    M07_AXI_awqos : out STD_LOGIC;
    M07_AXI_awready : in STD_LOGIC;
    M07_AXI_awregion : out STD_LOGIC;
    M07_AXI_awsize : out STD_LOGIC;
    M07_AXI_awuser : out STD_LOGIC;
    M07_AXI_awvalid : out STD_LOGIC;
    M07_AXI_bready : out STD_LOGIC;
    M07_AXI_bresp : in STD_LOGIC;
    M07_AXI_bvalid : in STD_LOGIC;
    M07_AXI_rdata : in STD_LOGIC;
    M07_AXI_rlast : in STD_LOGIC;
    M07_AXI_rready : out STD_LOGIC;
    M07_AXI_rresp : in STD_LOGIC;
    M07_AXI_rvalid : in STD_LOGIC;
    M07_AXI_wdata : out STD_LOGIC;
    M07_AXI_wlast : out STD_LOGIC;
    M07_AXI_wready : in STD_LOGIC;
    M07_AXI_wstrb : out STD_LOGIC;
    M07_AXI_wvalid : out STD_LOGIC;
    M08_ACLK : in STD_LOGIC;
    M08_ARESETN : in STD_LOGIC;
    M08_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M08_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M08_AXI_arready : in STD_LOGIC;
    M08_AXI_arvalid : out STD_LOGIC;
    M08_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M08_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M08_AXI_awready : in STD_LOGIC;
    M08_AXI_awvalid : out STD_LOGIC;
    M08_AXI_bready : out STD_LOGIC;
    M08_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M08_AXI_bvalid : in STD_LOGIC;
    M08_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_AXI_rready : out STD_LOGIC;
    M08_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M08_AXI_rvalid : in STD_LOGIC;
    M08_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_AXI_wready : in STD_LOGIC;
    M08_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M08_AXI_wvalid : out STD_LOGIC;
    M09_ACLK : in STD_LOGIC;
    M09_ARESETN : in STD_LOGIC;
    M09_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M09_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M09_AXI_arready : in STD_LOGIC;
    M09_AXI_arvalid : out STD_LOGIC;
    M09_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M09_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M09_AXI_awready : in STD_LOGIC;
    M09_AXI_awvalid : out STD_LOGIC;
    M09_AXI_bready : out STD_LOGIC;
    M09_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M09_AXI_bvalid : in STD_LOGIC;
    M09_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_rready : out STD_LOGIC;
    M09_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M09_AXI_rvalid : in STD_LOGIC;
    M09_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_wready : in STD_LOGIC;
    M09_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M09_AXI_wvalid : out STD_LOGIC;
    M10_ACLK : in STD_LOGIC;
    M10_ARESETN : in STD_LOGIC;
    M10_AXI_araddr : out STD_LOGIC;
    M10_AXI_arburst : out STD_LOGIC;
    M10_AXI_arcache : out STD_LOGIC;
    M10_AXI_arlen : out STD_LOGIC;
    M10_AXI_arlock : out STD_LOGIC;
    M10_AXI_arprot : out STD_LOGIC;
    M10_AXI_arqos : out STD_LOGIC;
    M10_AXI_arready : in STD_LOGIC;
    M10_AXI_arregion : out STD_LOGIC;
    M10_AXI_arsize : out STD_LOGIC;
    M10_AXI_aruser : out STD_LOGIC;
    M10_AXI_arvalid : out STD_LOGIC;
    M10_AXI_awaddr : out STD_LOGIC;
    M10_AXI_awburst : out STD_LOGIC;
    M10_AXI_awcache : out STD_LOGIC;
    M10_AXI_awlen : out STD_LOGIC;
    M10_AXI_awlock : out STD_LOGIC;
    M10_AXI_awprot : out STD_LOGIC;
    M10_AXI_awqos : out STD_LOGIC;
    M10_AXI_awready : in STD_LOGIC;
    M10_AXI_awregion : out STD_LOGIC;
    M10_AXI_awsize : out STD_LOGIC;
    M10_AXI_awuser : out STD_LOGIC;
    M10_AXI_awvalid : out STD_LOGIC;
    M10_AXI_bready : out STD_LOGIC;
    M10_AXI_bresp : in STD_LOGIC;
    M10_AXI_bvalid : in STD_LOGIC;
    M10_AXI_rdata : in STD_LOGIC;
    M10_AXI_rlast : in STD_LOGIC;
    M10_AXI_rready : out STD_LOGIC;
    M10_AXI_rresp : in STD_LOGIC;
    M10_AXI_rvalid : in STD_LOGIC;
    M10_AXI_wdata : out STD_LOGIC;
    M10_AXI_wlast : out STD_LOGIC;
    M10_AXI_wready : in STD_LOGIC;
    M10_AXI_wstrb : out STD_LOGIC;
    M10_AXI_wvalid : out STD_LOGIC;
    M11_ACLK : in STD_LOGIC;
    M11_ARESETN : in STD_LOGIC;
    M11_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M11_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M11_AXI_arready : in STD_LOGIC;
    M11_AXI_arvalid : out STD_LOGIC;
    M11_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M11_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M11_AXI_awready : in STD_LOGIC;
    M11_AXI_awvalid : out STD_LOGIC;
    M11_AXI_bready : out STD_LOGIC;
    M11_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M11_AXI_bvalid : in STD_LOGIC;
    M11_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXI_rready : out STD_LOGIC;
    M11_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M11_AXI_rvalid : in STD_LOGIC;
    M11_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXI_wready : in STD_LOGIC;
    M11_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M11_AXI_wvalid : out STD_LOGIC;
    M12_ACLK : in STD_LOGIC;
    M12_ARESETN : in STD_LOGIC;
    M12_AXI_araddr : out STD_LOGIC;
    M12_AXI_arburst : out STD_LOGIC;
    M12_AXI_arcache : out STD_LOGIC;
    M12_AXI_arlen : out STD_LOGIC;
    M12_AXI_arlock : out STD_LOGIC;
    M12_AXI_arprot : out STD_LOGIC;
    M12_AXI_arqos : out STD_LOGIC;
    M12_AXI_arready : in STD_LOGIC;
    M12_AXI_arregion : out STD_LOGIC;
    M12_AXI_arsize : out STD_LOGIC;
    M12_AXI_aruser : out STD_LOGIC;
    M12_AXI_arvalid : out STD_LOGIC;
    M12_AXI_awaddr : out STD_LOGIC;
    M12_AXI_awburst : out STD_LOGIC;
    M12_AXI_awcache : out STD_LOGIC;
    M12_AXI_awlen : out STD_LOGIC;
    M12_AXI_awlock : out STD_LOGIC;
    M12_AXI_awprot : out STD_LOGIC;
    M12_AXI_awqos : out STD_LOGIC;
    M12_AXI_awready : in STD_LOGIC;
    M12_AXI_awregion : out STD_LOGIC;
    M12_AXI_awsize : out STD_LOGIC;
    M12_AXI_awuser : out STD_LOGIC;
    M12_AXI_awvalid : out STD_LOGIC;
    M12_AXI_bready : out STD_LOGIC;
    M12_AXI_bresp : in STD_LOGIC;
    M12_AXI_bvalid : in STD_LOGIC;
    M12_AXI_rdata : in STD_LOGIC;
    M12_AXI_rlast : in STD_LOGIC;
    M12_AXI_rready : out STD_LOGIC;
    M12_AXI_rresp : in STD_LOGIC;
    M12_AXI_rvalid : in STD_LOGIC;
    M12_AXI_wdata : out STD_LOGIC;
    M12_AXI_wlast : out STD_LOGIC;
    M12_AXI_wready : in STD_LOGIC;
    M12_AXI_wstrb : out STD_LOGIC;
    M12_AXI_wvalid : out STD_LOGIC;
    M13_ACLK : in STD_LOGIC;
    M13_ARESETN : in STD_LOGIC;
    M13_AXI_araddr : out STD_LOGIC;
    M13_AXI_arburst : out STD_LOGIC;
    M13_AXI_arcache : out STD_LOGIC;
    M13_AXI_arlen : out STD_LOGIC;
    M13_AXI_arlock : out STD_LOGIC;
    M13_AXI_arprot : out STD_LOGIC;
    M13_AXI_arqos : out STD_LOGIC;
    M13_AXI_arready : in STD_LOGIC;
    M13_AXI_arregion : out STD_LOGIC;
    M13_AXI_arsize : out STD_LOGIC;
    M13_AXI_aruser : out STD_LOGIC;
    M13_AXI_arvalid : out STD_LOGIC;
    M13_AXI_awaddr : out STD_LOGIC;
    M13_AXI_awburst : out STD_LOGIC;
    M13_AXI_awcache : out STD_LOGIC;
    M13_AXI_awlen : out STD_LOGIC;
    M13_AXI_awlock : out STD_LOGIC;
    M13_AXI_awprot : out STD_LOGIC;
    M13_AXI_awqos : out STD_LOGIC;
    M13_AXI_awready : in STD_LOGIC;
    M13_AXI_awregion : out STD_LOGIC;
    M13_AXI_awsize : out STD_LOGIC;
    M13_AXI_awuser : out STD_LOGIC;
    M13_AXI_awvalid : out STD_LOGIC;
    M13_AXI_bready : out STD_LOGIC;
    M13_AXI_bresp : in STD_LOGIC;
    M13_AXI_bvalid : in STD_LOGIC;
    M13_AXI_rdata : in STD_LOGIC;
    M13_AXI_rlast : in STD_LOGIC;
    M13_AXI_rready : out STD_LOGIC;
    M13_AXI_rresp : in STD_LOGIC;
    M13_AXI_rvalid : in STD_LOGIC;
    M13_AXI_wdata : out STD_LOGIC;
    M13_AXI_wlast : out STD_LOGIC;
    M13_AXI_wready : in STD_LOGIC;
    M13_AXI_wstrb : out STD_LOGIC;
    M13_AXI_wvalid : out STD_LOGIC;
    M14_ACLK : in STD_LOGIC;
    M14_ARESETN : in STD_LOGIC;
    M14_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M14_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M14_AXI_arready : in STD_LOGIC;
    M14_AXI_arvalid : out STD_LOGIC;
    M14_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M14_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M14_AXI_awready : in STD_LOGIC;
    M14_AXI_awvalid : out STD_LOGIC;
    M14_AXI_bready : out STD_LOGIC;
    M14_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M14_AXI_bvalid : in STD_LOGIC;
    M14_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXI_rready : out STD_LOGIC;
    M14_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M14_AXI_rvalid : in STD_LOGIC;
    M14_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXI_wready : in STD_LOGIC;
    M14_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M14_AXI_wvalid : out STD_LOGIC;
    M15_ACLK : in STD_LOGIC;
    M15_ARESETN : in STD_LOGIC;
    M15_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M15_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M15_AXI_arready : in STD_LOGIC;
    M15_AXI_arvalid : out STD_LOGIC;
    M15_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M15_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M15_AXI_awready : in STD_LOGIC;
    M15_AXI_awvalid : out STD_LOGIC;
    M15_AXI_bready : out STD_LOGIC;
    M15_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M15_AXI_bvalid : in STD_LOGIC;
    M15_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M15_AXI_rready : out STD_LOGIC;
    M15_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M15_AXI_rvalid : in STD_LOGIC;
    M15_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M15_AXI_wready : in STD_LOGIC;
    M15_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M15_AXI_wvalid : out STD_LOGIC;
    M16_ACLK : in STD_LOGIC;
    M16_ARESETN : in STD_LOGIC;
    M16_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M16_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M16_AXI_arready : in STD_LOGIC;
    M16_AXI_arvalid : out STD_LOGIC;
    M16_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M16_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M16_AXI_awready : in STD_LOGIC;
    M16_AXI_awvalid : out STD_LOGIC;
    M16_AXI_bready : out STD_LOGIC;
    M16_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M16_AXI_bvalid : in STD_LOGIC;
    M16_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M16_AXI_rready : out STD_LOGIC;
    M16_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M16_AXI_rvalid : in STD_LOGIC;
    M16_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M16_AXI_wready : in STD_LOGIC;
    M16_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M16_AXI_wvalid : out STD_LOGIC;
    M17_ACLK : in STD_LOGIC;
    M17_ARESETN : in STD_LOGIC;
    M17_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M17_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M17_AXI_arready : in STD_LOGIC;
    M17_AXI_arvalid : out STD_LOGIC;
    M17_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M17_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M17_AXI_awready : in STD_LOGIC;
    M17_AXI_awvalid : out STD_LOGIC;
    M17_AXI_bready : out STD_LOGIC;
    M17_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M17_AXI_bvalid : in STD_LOGIC;
    M17_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M17_AXI_rready : out STD_LOGIC;
    M17_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M17_AXI_rvalid : in STD_LOGIC;
    M17_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M17_AXI_wready : in STD_LOGIC;
    M17_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M17_AXI_wvalid : out STD_LOGIC;
    M18_ACLK : in STD_LOGIC;
    M18_ARESETN : in STD_LOGIC;
    M18_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M18_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M18_AXI_arready : in STD_LOGIC;
    M18_AXI_arvalid : out STD_LOGIC;
    M18_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M18_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M18_AXI_awready : in STD_LOGIC;
    M18_AXI_awvalid : out STD_LOGIC;
    M18_AXI_bready : out STD_LOGIC;
    M18_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M18_AXI_bvalid : in STD_LOGIC;
    M18_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M18_AXI_rready : out STD_LOGIC;
    M18_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M18_AXI_rvalid : in STD_LOGIC;
    M18_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M18_AXI_wready : in STD_LOGIC;
    M18_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M18_AXI_wvalid : out STD_LOGIC;
    M19_ACLK : in STD_LOGIC;
    M19_ARESETN : in STD_LOGIC;
    M19_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M19_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M19_AXI_arready : in STD_LOGIC;
    M19_AXI_arvalid : out STD_LOGIC;
    M19_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M19_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M19_AXI_awready : in STD_LOGIC;
    M19_AXI_awvalid : out STD_LOGIC;
    M19_AXI_bready : out STD_LOGIC;
    M19_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M19_AXI_bvalid : in STD_LOGIC;
    M19_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M19_AXI_rready : out STD_LOGIC;
    M19_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M19_AXI_rvalid : in STD_LOGIC;
    M19_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M19_AXI_wready : in STD_LOGIC;
    M19_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M19_AXI_wvalid : out STD_LOGIC;
    M20_ACLK : in STD_LOGIC;
    M20_ARESETN : in STD_LOGIC;
    M20_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M20_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M20_AXI_arready : in STD_LOGIC;
    M20_AXI_arvalid : out STD_LOGIC;
    M20_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M20_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M20_AXI_awready : in STD_LOGIC;
    M20_AXI_awvalid : out STD_LOGIC;
    M20_AXI_bready : out STD_LOGIC;
    M20_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M20_AXI_bvalid : in STD_LOGIC;
    M20_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M20_AXI_rready : out STD_LOGIC;
    M20_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M20_AXI_rvalid : in STD_LOGIC;
    M20_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M20_AXI_wready : in STD_LOGIC;
    M20_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M20_AXI_wvalid : out STD_LOGIC;
    M21_ACLK : in STD_LOGIC;
    M21_ARESETN : in STD_LOGIC;
    M21_AXI_araddr : out STD_LOGIC;
    M21_AXI_arburst : out STD_LOGIC;
    M21_AXI_arcache : out STD_LOGIC;
    M21_AXI_arlen : out STD_LOGIC;
    M21_AXI_arlock : out STD_LOGIC;
    M21_AXI_arprot : out STD_LOGIC;
    M21_AXI_arqos : out STD_LOGIC;
    M21_AXI_arready : in STD_LOGIC;
    M21_AXI_arregion : out STD_LOGIC;
    M21_AXI_arsize : out STD_LOGIC;
    M21_AXI_aruser : out STD_LOGIC;
    M21_AXI_arvalid : out STD_LOGIC;
    M21_AXI_awaddr : out STD_LOGIC;
    M21_AXI_awburst : out STD_LOGIC;
    M21_AXI_awcache : out STD_LOGIC;
    M21_AXI_awlen : out STD_LOGIC;
    M21_AXI_awlock : out STD_LOGIC;
    M21_AXI_awprot : out STD_LOGIC;
    M21_AXI_awqos : out STD_LOGIC;
    M21_AXI_awready : in STD_LOGIC;
    M21_AXI_awregion : out STD_LOGIC;
    M21_AXI_awsize : out STD_LOGIC;
    M21_AXI_awuser : out STD_LOGIC;
    M21_AXI_awvalid : out STD_LOGIC;
    M21_AXI_bready : out STD_LOGIC;
    M21_AXI_bresp : in STD_LOGIC;
    M21_AXI_bvalid : in STD_LOGIC;
    M21_AXI_rdata : in STD_LOGIC;
    M21_AXI_rlast : in STD_LOGIC;
    M21_AXI_rready : out STD_LOGIC;
    M21_AXI_rresp : in STD_LOGIC;
    M21_AXI_rvalid : in STD_LOGIC;
    M21_AXI_wdata : out STD_LOGIC;
    M21_AXI_wlast : out STD_LOGIC;
    M21_AXI_wready : in STD_LOGIC;
    M21_AXI_wstrb : out STD_LOGIC;
    M21_AXI_wvalid : out STD_LOGIC;
    M22_ACLK : in STD_LOGIC;
    M22_ARESETN : in STD_LOGIC;
    M22_AXI_araddr : out STD_LOGIC;
    M22_AXI_arburst : out STD_LOGIC;
    M22_AXI_arcache : out STD_LOGIC;
    M22_AXI_arlen : out STD_LOGIC;
    M22_AXI_arlock : out STD_LOGIC;
    M22_AXI_arprot : out STD_LOGIC;
    M22_AXI_arqos : out STD_LOGIC;
    M22_AXI_arready : in STD_LOGIC;
    M22_AXI_arregion : out STD_LOGIC;
    M22_AXI_arsize : out STD_LOGIC;
    M22_AXI_aruser : out STD_LOGIC;
    M22_AXI_arvalid : out STD_LOGIC;
    M22_AXI_awaddr : out STD_LOGIC;
    M22_AXI_awburst : out STD_LOGIC;
    M22_AXI_awcache : out STD_LOGIC;
    M22_AXI_awlen : out STD_LOGIC;
    M22_AXI_awlock : out STD_LOGIC;
    M22_AXI_awprot : out STD_LOGIC;
    M22_AXI_awqos : out STD_LOGIC;
    M22_AXI_awready : in STD_LOGIC;
    M22_AXI_awregion : out STD_LOGIC;
    M22_AXI_awsize : out STD_LOGIC;
    M22_AXI_awuser : out STD_LOGIC;
    M22_AXI_awvalid : out STD_LOGIC;
    M22_AXI_bready : out STD_LOGIC;
    M22_AXI_bresp : in STD_LOGIC;
    M22_AXI_bvalid : in STD_LOGIC;
    M22_AXI_rdata : in STD_LOGIC;
    M22_AXI_rlast : in STD_LOGIC;
    M22_AXI_rready : out STD_LOGIC;
    M22_AXI_rresp : in STD_LOGIC;
    M22_AXI_rvalid : in STD_LOGIC;
    M22_AXI_wdata : out STD_LOGIC;
    M22_AXI_wlast : out STD_LOGIC;
    M22_AXI_wready : in STD_LOGIC;
    M22_AXI_wstrb : out STD_LOGIC;
    M22_AXI_wvalid : out STD_LOGIC;
    M23_ACLK : in STD_LOGIC;
    M23_ARESETN : in STD_LOGIC;
    M23_AXI_araddr : out STD_LOGIC;
    M23_AXI_arburst : out STD_LOGIC;
    M23_AXI_arcache : out STD_LOGIC;
    M23_AXI_arlen : out STD_LOGIC;
    M23_AXI_arlock : out STD_LOGIC;
    M23_AXI_arprot : out STD_LOGIC;
    M23_AXI_arqos : out STD_LOGIC;
    M23_AXI_arready : in STD_LOGIC;
    M23_AXI_arregion : out STD_LOGIC;
    M23_AXI_arsize : out STD_LOGIC;
    M23_AXI_aruser : out STD_LOGIC;
    M23_AXI_arvalid : out STD_LOGIC;
    M23_AXI_awaddr : out STD_LOGIC;
    M23_AXI_awburst : out STD_LOGIC;
    M23_AXI_awcache : out STD_LOGIC;
    M23_AXI_awlen : out STD_LOGIC;
    M23_AXI_awlock : out STD_LOGIC;
    M23_AXI_awprot : out STD_LOGIC;
    M23_AXI_awqos : out STD_LOGIC;
    M23_AXI_awready : in STD_LOGIC;
    M23_AXI_awregion : out STD_LOGIC;
    M23_AXI_awsize : out STD_LOGIC;
    M23_AXI_awuser : out STD_LOGIC;
    M23_AXI_awvalid : out STD_LOGIC;
    M23_AXI_bready : out STD_LOGIC;
    M23_AXI_bresp : in STD_LOGIC;
    M23_AXI_bvalid : in STD_LOGIC;
    M23_AXI_rdata : in STD_LOGIC;
    M23_AXI_rlast : in STD_LOGIC;
    M23_AXI_rready : out STD_LOGIC;
    M23_AXI_rresp : in STD_LOGIC;
    M23_AXI_rvalid : in STD_LOGIC;
    M23_AXI_wdata : out STD_LOGIC;
    M23_AXI_wlast : out STD_LOGIC;
    M23_AXI_wready : in STD_LOGIC;
    M23_AXI_wstrb : out STD_LOGIC;
    M23_AXI_wvalid : out STD_LOGIC;
    M24_ACLK : in STD_LOGIC;
    M24_ARESETN : in STD_LOGIC;
    M24_AXI_araddr : out STD_LOGIC;
    M24_AXI_arburst : out STD_LOGIC;
    M24_AXI_arcache : out STD_LOGIC;
    M24_AXI_arlen : out STD_LOGIC;
    M24_AXI_arlock : out STD_LOGIC;
    M24_AXI_arprot : out STD_LOGIC;
    M24_AXI_arqos : out STD_LOGIC;
    M24_AXI_arready : in STD_LOGIC;
    M24_AXI_arregion : out STD_LOGIC;
    M24_AXI_arsize : out STD_LOGIC;
    M24_AXI_aruser : out STD_LOGIC;
    M24_AXI_arvalid : out STD_LOGIC;
    M24_AXI_awaddr : out STD_LOGIC;
    M24_AXI_awburst : out STD_LOGIC;
    M24_AXI_awcache : out STD_LOGIC;
    M24_AXI_awlen : out STD_LOGIC;
    M24_AXI_awlock : out STD_LOGIC;
    M24_AXI_awprot : out STD_LOGIC;
    M24_AXI_awqos : out STD_LOGIC;
    M24_AXI_awready : in STD_LOGIC;
    M24_AXI_awregion : out STD_LOGIC;
    M24_AXI_awsize : out STD_LOGIC;
    M24_AXI_awuser : out STD_LOGIC;
    M24_AXI_awvalid : out STD_LOGIC;
    M24_AXI_bready : out STD_LOGIC;
    M24_AXI_bresp : in STD_LOGIC;
    M24_AXI_bvalid : in STD_LOGIC;
    M24_AXI_rdata : in STD_LOGIC;
    M24_AXI_rlast : in STD_LOGIC;
    M24_AXI_rready : out STD_LOGIC;
    M24_AXI_rresp : in STD_LOGIC;
    M24_AXI_rvalid : in STD_LOGIC;
    M24_AXI_wdata : out STD_LOGIC;
    M24_AXI_wlast : out STD_LOGIC;
    M24_AXI_wready : in STD_LOGIC;
    M24_AXI_wstrb : out STD_LOGIC;
    M24_AXI_wvalid : out STD_LOGIC;
    M25_ACLK : in STD_LOGIC;
    M25_ARESETN : in STD_LOGIC;
    M25_AXI_araddr : out STD_LOGIC;
    M25_AXI_arburst : out STD_LOGIC;
    M25_AXI_arcache : out STD_LOGIC;
    M25_AXI_arlen : out STD_LOGIC;
    M25_AXI_arlock : out STD_LOGIC;
    M25_AXI_arprot : out STD_LOGIC;
    M25_AXI_arqos : out STD_LOGIC;
    M25_AXI_arready : in STD_LOGIC;
    M25_AXI_arregion : out STD_LOGIC;
    M25_AXI_arsize : out STD_LOGIC;
    M25_AXI_aruser : out STD_LOGIC;
    M25_AXI_arvalid : out STD_LOGIC;
    M25_AXI_awaddr : out STD_LOGIC;
    M25_AXI_awburst : out STD_LOGIC;
    M25_AXI_awcache : out STD_LOGIC;
    M25_AXI_awlen : out STD_LOGIC;
    M25_AXI_awlock : out STD_LOGIC;
    M25_AXI_awprot : out STD_LOGIC;
    M25_AXI_awqos : out STD_LOGIC;
    M25_AXI_awready : in STD_LOGIC;
    M25_AXI_awregion : out STD_LOGIC;
    M25_AXI_awsize : out STD_LOGIC;
    M25_AXI_awuser : out STD_LOGIC;
    M25_AXI_awvalid : out STD_LOGIC;
    M25_AXI_bready : out STD_LOGIC;
    M25_AXI_bresp : in STD_LOGIC;
    M25_AXI_bvalid : in STD_LOGIC;
    M25_AXI_rdata : in STD_LOGIC;
    M25_AXI_rlast : in STD_LOGIC;
    M25_AXI_rready : out STD_LOGIC;
    M25_AXI_rresp : in STD_LOGIC;
    M25_AXI_rvalid : in STD_LOGIC;
    M25_AXI_wdata : out STD_LOGIC;
    M25_AXI_wlast : out STD_LOGIC;
    M25_AXI_wready : in STD_LOGIC;
    M25_AXI_wstrb : out STD_LOGIC;
    M25_AXI_wvalid : out STD_LOGIC;
    M26_ACLK : in STD_LOGIC;
    M26_ARESETN : in STD_LOGIC;
    M26_AXI_araddr : out STD_LOGIC;
    M26_AXI_arburst : out STD_LOGIC;
    M26_AXI_arcache : out STD_LOGIC;
    M26_AXI_arlen : out STD_LOGIC;
    M26_AXI_arlock : out STD_LOGIC;
    M26_AXI_arprot : out STD_LOGIC;
    M26_AXI_arqos : out STD_LOGIC;
    M26_AXI_arready : in STD_LOGIC;
    M26_AXI_arregion : out STD_LOGIC;
    M26_AXI_arsize : out STD_LOGIC;
    M26_AXI_aruser : out STD_LOGIC;
    M26_AXI_arvalid : out STD_LOGIC;
    M26_AXI_awaddr : out STD_LOGIC;
    M26_AXI_awburst : out STD_LOGIC;
    M26_AXI_awcache : out STD_LOGIC;
    M26_AXI_awlen : out STD_LOGIC;
    M26_AXI_awlock : out STD_LOGIC;
    M26_AXI_awprot : out STD_LOGIC;
    M26_AXI_awqos : out STD_LOGIC;
    M26_AXI_awready : in STD_LOGIC;
    M26_AXI_awregion : out STD_LOGIC;
    M26_AXI_awsize : out STD_LOGIC;
    M26_AXI_awuser : out STD_LOGIC;
    M26_AXI_awvalid : out STD_LOGIC;
    M26_AXI_bready : out STD_LOGIC;
    M26_AXI_bresp : in STD_LOGIC;
    M26_AXI_bvalid : in STD_LOGIC;
    M26_AXI_rdata : in STD_LOGIC;
    M26_AXI_rlast : in STD_LOGIC;
    M26_AXI_rready : out STD_LOGIC;
    M26_AXI_rresp : in STD_LOGIC;
    M26_AXI_rvalid : in STD_LOGIC;
    M26_AXI_wdata : out STD_LOGIC;
    M26_AXI_wlast : out STD_LOGIC;
    M26_AXI_wready : in STD_LOGIC;
    M26_AXI_wstrb : out STD_LOGIC;
    M26_AXI_wvalid : out STD_LOGIC;
    M27_ACLK : in STD_LOGIC;
    M27_ARESETN : in STD_LOGIC;
    M27_AXI_araddr : out STD_LOGIC;
    M27_AXI_arburst : out STD_LOGIC;
    M27_AXI_arcache : out STD_LOGIC;
    M27_AXI_arlen : out STD_LOGIC;
    M27_AXI_arlock : out STD_LOGIC;
    M27_AXI_arprot : out STD_LOGIC;
    M27_AXI_arqos : out STD_LOGIC;
    M27_AXI_arready : in STD_LOGIC;
    M27_AXI_arregion : out STD_LOGIC;
    M27_AXI_arsize : out STD_LOGIC;
    M27_AXI_aruser : out STD_LOGIC;
    M27_AXI_arvalid : out STD_LOGIC;
    M27_AXI_awaddr : out STD_LOGIC;
    M27_AXI_awburst : out STD_LOGIC;
    M27_AXI_awcache : out STD_LOGIC;
    M27_AXI_awlen : out STD_LOGIC;
    M27_AXI_awlock : out STD_LOGIC;
    M27_AXI_awprot : out STD_LOGIC;
    M27_AXI_awqos : out STD_LOGIC;
    M27_AXI_awready : in STD_LOGIC;
    M27_AXI_awregion : out STD_LOGIC;
    M27_AXI_awsize : out STD_LOGIC;
    M27_AXI_awuser : out STD_LOGIC;
    M27_AXI_awvalid : out STD_LOGIC;
    M27_AXI_bready : out STD_LOGIC;
    M27_AXI_bresp : in STD_LOGIC;
    M27_AXI_bvalid : in STD_LOGIC;
    M27_AXI_rdata : in STD_LOGIC;
    M27_AXI_rlast : in STD_LOGIC;
    M27_AXI_rready : out STD_LOGIC;
    M27_AXI_rresp : in STD_LOGIC;
    M27_AXI_rvalid : in STD_LOGIC;
    M27_AXI_wdata : out STD_LOGIC;
    M27_AXI_wlast : out STD_LOGIC;
    M27_AXI_wready : in STD_LOGIC;
    M27_AXI_wstrb : out STD_LOGIC;
    M27_AXI_wvalid : out STD_LOGIC;
    M28_ACLK : in STD_LOGIC;
    M28_ARESETN : in STD_LOGIC;
    M28_AXI_araddr : out STD_LOGIC;
    M28_AXI_arburst : out STD_LOGIC;
    M28_AXI_arcache : out STD_LOGIC;
    M28_AXI_arlen : out STD_LOGIC;
    M28_AXI_arlock : out STD_LOGIC;
    M28_AXI_arprot : out STD_LOGIC;
    M28_AXI_arqos : out STD_LOGIC;
    M28_AXI_arready : in STD_LOGIC;
    M28_AXI_arregion : out STD_LOGIC;
    M28_AXI_arsize : out STD_LOGIC;
    M28_AXI_aruser : out STD_LOGIC;
    M28_AXI_arvalid : out STD_LOGIC;
    M28_AXI_awaddr : out STD_LOGIC;
    M28_AXI_awburst : out STD_LOGIC;
    M28_AXI_awcache : out STD_LOGIC;
    M28_AXI_awlen : out STD_LOGIC;
    M28_AXI_awlock : out STD_LOGIC;
    M28_AXI_awprot : out STD_LOGIC;
    M28_AXI_awqos : out STD_LOGIC;
    M28_AXI_awready : in STD_LOGIC;
    M28_AXI_awregion : out STD_LOGIC;
    M28_AXI_awsize : out STD_LOGIC;
    M28_AXI_awuser : out STD_LOGIC;
    M28_AXI_awvalid : out STD_LOGIC;
    M28_AXI_bready : out STD_LOGIC;
    M28_AXI_bresp : in STD_LOGIC;
    M28_AXI_bvalid : in STD_LOGIC;
    M28_AXI_rdata : in STD_LOGIC;
    M28_AXI_rlast : in STD_LOGIC;
    M28_AXI_rready : out STD_LOGIC;
    M28_AXI_rresp : in STD_LOGIC;
    M28_AXI_rvalid : in STD_LOGIC;
    M28_AXI_wdata : out STD_LOGIC;
    M28_AXI_wlast : out STD_LOGIC;
    M28_AXI_wready : in STD_LOGIC;
    M28_AXI_wstrb : out STD_LOGIC;
    M28_AXI_wvalid : out STD_LOGIC;
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S00_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_rlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S00_AXI_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_axi_interconnect_2_0;

architecture STRUCTURE of design_1_axi_interconnect_2_0 is
  component design_1_xbar_3 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 159 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wlast : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 159 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rlast : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  end component design_1_xbar_3;
  component design_1_tier2_xbar_0_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 319 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wlast : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 319 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rlast : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component design_1_tier2_xbar_0_0;
  component design_1_tier2_xbar_1_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 319 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wlast : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 319 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rlast : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component design_1_tier2_xbar_1_0;
  component design_1_tier2_xbar_2_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 319 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wlast : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 319 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rlast : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component design_1_tier2_xbar_2_0;
  component design_1_tier2_xbar_3_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 199 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 19 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 19 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 19 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 79 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 639 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 79 downto 0 );
    m_axi_wlast : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 199 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 19 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 19 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 19 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 79 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 639 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axi_rlast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  end component design_1_tier2_xbar_3_0;
  signal axi_interconnect_2_ACLK_net : STD_LOGIC;
  signal axi_interconnect_2_ARESETN_net : STD_LOGIC;
  signal axi_interconnect_2_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m01_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal m01_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m01_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m01_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal m01_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m01_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m01_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m01_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m01_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m01_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m01_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m01_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_ARBURST : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_ARCACHE : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_ARLEN : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_ARLOCK : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_ARQOS : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_ARREGION : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_ARSIZE : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_ARUSER : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_AWBURST : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_AWCACHE : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_AWLEN : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_AWLOCK : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_AWQOS : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_AWREGION : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_AWSIZE : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_AWUSER : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_RLAST : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_WLAST : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_ARBURST : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_ARCACHE : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_ARLEN : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_ARLOCK : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_ARQOS : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_ARREGION : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_ARSIZE : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_ARUSER : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_AWBURST : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_AWCACHE : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_AWLEN : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_AWLOCK : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_AWQOS : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_AWREGION : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_AWSIZE : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_AWUSER : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_RLAST : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_WLAST : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_ARBURST : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_ARCACHE : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_ARLEN : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_ARLOCK : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_ARQOS : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_ARREGION : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_ARSIZE : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_ARUSER : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_AWBURST : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_AWCACHE : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_AWLEN : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_AWLOCK : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_AWQOS : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_AWREGION : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_AWSIZE : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_AWUSER : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_RLAST : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_WLAST : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m08_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m08_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARBURST : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARCACHE : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARLEN : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARLOCK : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARQOS : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARREGION : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARSIZE : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARUSER : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWBURST : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWCACHE : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWLEN : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWLOCK : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWQOS : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWREGION : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWSIZE : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWUSER : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_RLAST : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_WLAST : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m11_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m11_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_ARBURST : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_ARCACHE : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_ARLEN : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_ARLOCK : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_ARQOS : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_ARREGION : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_ARSIZE : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_ARUSER : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_AWBURST : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_AWCACHE : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_AWLEN : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_AWLOCK : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_AWQOS : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_AWREGION : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_AWSIZE : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_AWUSER : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_RLAST : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_WLAST : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_ARBURST : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_ARCACHE : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_ARLEN : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_ARLOCK : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_ARQOS : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_ARREGION : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_ARSIZE : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_ARUSER : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_AWBURST : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_AWCACHE : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_AWLEN : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_AWLOCK : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_AWQOS : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_AWREGION : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_AWSIZE : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_AWUSER : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_RLAST : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_WLAST : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m15_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m15_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m15_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m15_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m15_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_ARBURST : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_ARCACHE : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_ARLEN : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_ARLOCK : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_ARQOS : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_ARREGION : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_ARSIZE : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_ARUSER : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_AWBURST : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_AWCACHE : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_AWLEN : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_AWLOCK : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_AWQOS : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_AWREGION : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_AWSIZE : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_AWUSER : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_RLAST : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_WLAST : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_ARBURST : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_ARCACHE : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_ARLEN : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_ARLOCK : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_ARQOS : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_ARREGION : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_ARSIZE : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_ARUSER : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_AWBURST : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_AWCACHE : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_AWLEN : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_AWLOCK : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_AWQOS : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_AWREGION : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_AWSIZE : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_AWUSER : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_RLAST : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_WLAST : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_ARBURST : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_ARCACHE : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_ARLEN : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_ARLOCK : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_ARQOS : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_ARREGION : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_ARSIZE : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_ARUSER : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_AWBURST : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_AWCACHE : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_AWLEN : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_AWLOCK : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_AWQOS : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_AWREGION : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_AWSIZE : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_AWUSER : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_RLAST : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_WLAST : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_ARBURST : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_ARCACHE : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_ARLEN : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_ARLOCK : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_ARQOS : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_ARREGION : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_ARSIZE : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_ARUSER : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_AWBURST : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_AWCACHE : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_AWLEN : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_AWLOCK : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_AWQOS : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_AWREGION : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_AWSIZE : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_AWUSER : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_RLAST : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_WLAST : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_ARBURST : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_ARCACHE : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_ARLEN : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_ARLOCK : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_ARQOS : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_ARREGION : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_ARSIZE : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_ARUSER : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_AWBURST : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_AWCACHE : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_AWLEN : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_AWLOCK : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_AWQOS : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_AWREGION : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_AWSIZE : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_AWUSER : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_RLAST : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_WLAST : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC;
  signal m25_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_ARBURST : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_ARCACHE : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_ARLEN : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_ARLOCK : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_ARQOS : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_ARREGION : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_ARSIZE : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_ARUSER : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_AWBURST : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_AWCACHE : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_AWLEN : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_AWLOCK : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_AWQOS : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_AWREGION : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_AWSIZE : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_AWUSER : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_RLAST : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_WLAST : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC;
  signal m26_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_ARBURST : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_ARCACHE : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_ARLEN : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_ARLOCK : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_ARQOS : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_ARREGION : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_ARSIZE : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_ARUSER : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_AWBURST : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_AWCACHE : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_AWLEN : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_AWLOCK : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_AWQOS : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_AWREGION : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_AWSIZE : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_AWUSER : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_RLAST : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_WLAST : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC;
  signal m27_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_ARBURST : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_ARCACHE : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_ARLEN : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_ARLOCK : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_ARQOS : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_ARREGION : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_ARSIZE : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_ARUSER : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_AWBURST : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_AWCACHE : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_AWLEN : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_AWLOCK : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_AWQOS : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_AWREGION : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_AWSIZE : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_AWUSER : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_RLAST : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_WLAST : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC;
  signal m28_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_xbar_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_xbar_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_xbar_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_xbar_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal s00_couplers_to_xbar_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal s00_couplers_to_xbar_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m00_couplers_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m00_couplers_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_0_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal tier2_xbar_0_to_m01_couplers_ARBURST : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal tier2_xbar_0_to_m01_couplers_ARCACHE : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_0_to_m01_couplers_ARLEN : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal tier2_xbar_0_to_m01_couplers_ARLOCK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_0_to_m01_couplers_ARQOS : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_0_to_m01_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m01_couplers_ARREGION : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_0_to_m01_couplers_ARSIZE : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_0_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal tier2_xbar_0_to_m01_couplers_AWBURST : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal tier2_xbar_0_to_m01_couplers_AWCACHE : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_0_to_m01_couplers_AWLEN : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal tier2_xbar_0_to_m01_couplers_AWLOCK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_0_to_m01_couplers_AWQOS : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_0_to_m01_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m01_couplers_AWREGION : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_0_to_m01_couplers_AWSIZE : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_0_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m01_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal tier2_xbar_0_to_m01_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_0_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m01_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 255 downto 128 );
  signal tier2_xbar_0_to_m01_couplers_WLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal tier2_xbar_0_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal tier2_xbar_0_to_m02_couplers_ARBURST : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal tier2_xbar_0_to_m02_couplers_ARCACHE : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_0_to_m02_couplers_ARLEN : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal tier2_xbar_0_to_m02_couplers_ARLOCK : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_0_to_m02_couplers_ARQOS : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_0_to_m02_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m02_couplers_ARREGION : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_0_to_m02_couplers_ARSIZE : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_0_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal tier2_xbar_0_to_m02_couplers_AWBURST : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal tier2_xbar_0_to_m02_couplers_AWCACHE : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_0_to_m02_couplers_AWLEN : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal tier2_xbar_0_to_m02_couplers_AWLOCK : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_0_to_m02_couplers_AWQOS : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_0_to_m02_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m02_couplers_AWREGION : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_0_to_m02_couplers_AWSIZE : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_0_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m02_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal tier2_xbar_0_to_m02_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_0_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m02_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 383 downto 256 );
  signal tier2_xbar_0_to_m02_couplers_WLAST : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal tier2_xbar_0_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal tier2_xbar_0_to_m03_couplers_ARBURST : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal tier2_xbar_0_to_m03_couplers_ARCACHE : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_0_to_m03_couplers_ARLEN : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal tier2_xbar_0_to_m03_couplers_ARLOCK : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_0_to_m03_couplers_ARQOS : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_0_to_m03_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m03_couplers_ARREGION : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_0_to_m03_couplers_ARSIZE : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_0_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal tier2_xbar_0_to_m03_couplers_AWBURST : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal tier2_xbar_0_to_m03_couplers_AWCACHE : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_0_to_m03_couplers_AWLEN : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal tier2_xbar_0_to_m03_couplers_AWLOCK : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_0_to_m03_couplers_AWQOS : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_0_to_m03_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m03_couplers_AWREGION : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_0_to_m03_couplers_AWSIZE : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_0_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m03_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal tier2_xbar_0_to_m03_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_0_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m03_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 511 downto 384 );
  signal tier2_xbar_0_to_m03_couplers_WLAST : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 63 downto 48 );
  signal tier2_xbar_0_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal tier2_xbar_0_to_m04_couplers_ARBURST : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal tier2_xbar_0_to_m04_couplers_ARCACHE : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_0_to_m04_couplers_ARLEN : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal tier2_xbar_0_to_m04_couplers_ARLOCK : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_0_to_m04_couplers_ARQOS : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_0_to_m04_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m04_couplers_ARREGION : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_0_to_m04_couplers_ARSIZE : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_0_to_m04_couplers_ARUSER : STD_LOGIC_VECTOR ( 79 downto 64 );
  signal tier2_xbar_0_to_m04_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal tier2_xbar_0_to_m04_couplers_AWBURST : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal tier2_xbar_0_to_m04_couplers_AWCACHE : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_0_to_m04_couplers_AWLEN : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal tier2_xbar_0_to_m04_couplers_AWLOCK : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_0_to_m04_couplers_AWQOS : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_0_to_m04_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m04_couplers_AWREGION : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_0_to_m04_couplers_AWSIZE : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_0_to_m04_couplers_AWUSER : STD_LOGIC_VECTOR ( 79 downto 64 );
  signal tier2_xbar_0_to_m04_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_BRESP : STD_LOGIC;
  signal tier2_xbar_0_to_m04_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m04_couplers_RDATA : STD_LOGIC;
  signal tier2_xbar_0_to_m04_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_0_to_m04_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_RRESP : STD_LOGIC;
  signal tier2_xbar_0_to_m04_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 639 downto 512 );
  signal tier2_xbar_0_to_m04_couplers_WLAST : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 79 downto 64 );
  signal tier2_xbar_0_to_m04_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal tier2_xbar_0_to_m05_couplers_ARBURST : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal tier2_xbar_0_to_m05_couplers_ARCACHE : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_0_to_m05_couplers_ARLEN : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal tier2_xbar_0_to_m05_couplers_ARLOCK : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_ARPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_0_to_m05_couplers_ARQOS : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_0_to_m05_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m05_couplers_ARREGION : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_0_to_m05_couplers_ARSIZE : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_0_to_m05_couplers_ARUSER : STD_LOGIC_VECTOR ( 95 downto 80 );
  signal tier2_xbar_0_to_m05_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal tier2_xbar_0_to_m05_couplers_AWBURST : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal tier2_xbar_0_to_m05_couplers_AWCACHE : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_0_to_m05_couplers_AWLEN : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal tier2_xbar_0_to_m05_couplers_AWLOCK : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_AWPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_0_to_m05_couplers_AWQOS : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_0_to_m05_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m05_couplers_AWREGION : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_0_to_m05_couplers_AWSIZE : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_0_to_m05_couplers_AWUSER : STD_LOGIC_VECTOR ( 95 downto 80 );
  signal tier2_xbar_0_to_m05_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_BRESP : STD_LOGIC;
  signal tier2_xbar_0_to_m05_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m05_couplers_RDATA : STD_LOGIC;
  signal tier2_xbar_0_to_m05_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_0_to_m05_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_RRESP : STD_LOGIC;
  signal tier2_xbar_0_to_m05_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 767 downto 640 );
  signal tier2_xbar_0_to_m05_couplers_WLAST : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 95 downto 80 );
  signal tier2_xbar_0_to_m05_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m06_couplers_ARADDR : STD_LOGIC_VECTOR ( 279 downto 240 );
  signal tier2_xbar_0_to_m06_couplers_ARBURST : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal tier2_xbar_0_to_m06_couplers_ARCACHE : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_0_to_m06_couplers_ARLEN : STD_LOGIC_VECTOR ( 55 downto 48 );
  signal tier2_xbar_0_to_m06_couplers_ARLOCK : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_ARPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_0_to_m06_couplers_ARQOS : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_0_to_m06_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m06_couplers_ARREGION : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_0_to_m06_couplers_ARSIZE : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_0_to_m06_couplers_ARVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_AWADDR : STD_LOGIC_VECTOR ( 279 downto 240 );
  signal tier2_xbar_0_to_m06_couplers_AWBURST : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal tier2_xbar_0_to_m06_couplers_AWCACHE : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_0_to_m06_couplers_AWLEN : STD_LOGIC_VECTOR ( 55 downto 48 );
  signal tier2_xbar_0_to_m06_couplers_AWLOCK : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_AWPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_0_to_m06_couplers_AWQOS : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_0_to_m06_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m06_couplers_AWREGION : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_0_to_m06_couplers_AWSIZE : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_0_to_m06_couplers_AWVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_BREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m06_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m06_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal tier2_xbar_0_to_m06_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_0_to_m06_couplers_RREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m06_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m06_couplers_WDATA : STD_LOGIC_VECTOR ( 895 downto 768 );
  signal tier2_xbar_0_to_m06_couplers_WLAST : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m06_couplers_WSTRB : STD_LOGIC_VECTOR ( 111 downto 96 );
  signal tier2_xbar_0_to_m06_couplers_WVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m07_couplers_ARADDR : STD_LOGIC_VECTOR ( 319 downto 280 );
  signal tier2_xbar_0_to_m07_couplers_ARBURST : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal tier2_xbar_0_to_m07_couplers_ARCACHE : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_0_to_m07_couplers_ARLEN : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal tier2_xbar_0_to_m07_couplers_ARLOCK : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_ARPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_0_to_m07_couplers_ARQOS : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_0_to_m07_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m07_couplers_ARREGION : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_0_to_m07_couplers_ARSIZE : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_0_to_m07_couplers_ARUSER : STD_LOGIC_VECTOR ( 127 downto 112 );
  signal tier2_xbar_0_to_m07_couplers_ARVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_AWADDR : STD_LOGIC_VECTOR ( 319 downto 280 );
  signal tier2_xbar_0_to_m07_couplers_AWBURST : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal tier2_xbar_0_to_m07_couplers_AWCACHE : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_0_to_m07_couplers_AWLEN : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal tier2_xbar_0_to_m07_couplers_AWLOCK : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_AWPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_0_to_m07_couplers_AWQOS : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_0_to_m07_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m07_couplers_AWREGION : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_0_to_m07_couplers_AWSIZE : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_0_to_m07_couplers_AWUSER : STD_LOGIC_VECTOR ( 127 downto 112 );
  signal tier2_xbar_0_to_m07_couplers_AWVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_BREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_BRESP : STD_LOGIC;
  signal tier2_xbar_0_to_m07_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m07_couplers_RDATA : STD_LOGIC;
  signal tier2_xbar_0_to_m07_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_0_to_m07_couplers_RREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_RRESP : STD_LOGIC;
  signal tier2_xbar_0_to_m07_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m07_couplers_WDATA : STD_LOGIC_VECTOR ( 1023 downto 896 );
  signal tier2_xbar_0_to_m07_couplers_WLAST : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m07_couplers_WSTRB : STD_LOGIC_VECTOR ( 127 downto 112 );
  signal tier2_xbar_0_to_m07_couplers_WVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m08_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m08_couplers_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m08_couplers_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m08_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_1_to_m08_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m08_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m08_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m09_couplers_ARADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal tier2_xbar_1_to_m09_couplers_ARBURST : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal tier2_xbar_1_to_m09_couplers_ARCACHE : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_1_to_m09_couplers_ARLEN : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal tier2_xbar_1_to_m09_couplers_ARLOCK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_1_to_m09_couplers_ARQOS : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_1_to_m09_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m09_couplers_ARREGION : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_1_to_m09_couplers_ARSIZE : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_1_to_m09_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_AWADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal tier2_xbar_1_to_m09_couplers_AWBURST : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal tier2_xbar_1_to_m09_couplers_AWCACHE : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_1_to_m09_couplers_AWLEN : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal tier2_xbar_1_to_m09_couplers_AWLOCK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_1_to_m09_couplers_AWQOS : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_1_to_m09_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m09_couplers_AWREGION : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_1_to_m09_couplers_AWSIZE : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_1_to_m09_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m09_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m09_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal tier2_xbar_1_to_m09_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_1_to_m09_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m09_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m09_couplers_WDATA : STD_LOGIC_VECTOR ( 255 downto 128 );
  signal tier2_xbar_1_to_m09_couplers_WLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m09_couplers_WSTRB : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal tier2_xbar_1_to_m09_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m10_couplers_ARADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal tier2_xbar_1_to_m10_couplers_ARBURST : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal tier2_xbar_1_to_m10_couplers_ARCACHE : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_1_to_m10_couplers_ARLEN : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal tier2_xbar_1_to_m10_couplers_ARLOCK : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_1_to_m10_couplers_ARQOS : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_1_to_m10_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_ARREGION : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_1_to_m10_couplers_ARSIZE : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_1_to_m10_couplers_ARUSER : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal tier2_xbar_1_to_m10_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_AWADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal tier2_xbar_1_to_m10_couplers_AWBURST : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal tier2_xbar_1_to_m10_couplers_AWCACHE : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_1_to_m10_couplers_AWLEN : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal tier2_xbar_1_to_m10_couplers_AWLOCK : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_1_to_m10_couplers_AWQOS : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_1_to_m10_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_AWREGION : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_1_to_m10_couplers_AWSIZE : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_1_to_m10_couplers_AWUSER : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal tier2_xbar_1_to_m10_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_BRESP : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_RDATA : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_RRESP : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_WDATA : STD_LOGIC_VECTOR ( 383 downto 256 );
  signal tier2_xbar_1_to_m10_couplers_WLAST : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_WSTRB : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal tier2_xbar_1_to_m10_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m11_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal tier2_xbar_1_to_m11_couplers_ARBURST : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal tier2_xbar_1_to_m11_couplers_ARCACHE : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_1_to_m11_couplers_ARLEN : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal tier2_xbar_1_to_m11_couplers_ARLOCK : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_1_to_m11_couplers_ARQOS : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_1_to_m11_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m11_couplers_ARREGION : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_1_to_m11_couplers_ARSIZE : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_1_to_m11_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal tier2_xbar_1_to_m11_couplers_AWBURST : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal tier2_xbar_1_to_m11_couplers_AWCACHE : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_1_to_m11_couplers_AWLEN : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal tier2_xbar_1_to_m11_couplers_AWLOCK : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_1_to_m11_couplers_AWQOS : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_1_to_m11_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m11_couplers_AWREGION : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_1_to_m11_couplers_AWSIZE : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_1_to_m11_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m11_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m11_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal tier2_xbar_1_to_m11_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_1_to_m11_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m11_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m11_couplers_WDATA : STD_LOGIC_VECTOR ( 511 downto 384 );
  signal tier2_xbar_1_to_m11_couplers_WLAST : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m11_couplers_WSTRB : STD_LOGIC_VECTOR ( 63 downto 48 );
  signal tier2_xbar_1_to_m11_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m12_couplers_ARADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal tier2_xbar_1_to_m12_couplers_ARBURST : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal tier2_xbar_1_to_m12_couplers_ARCACHE : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_1_to_m12_couplers_ARLEN : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal tier2_xbar_1_to_m12_couplers_ARLOCK : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_1_to_m12_couplers_ARQOS : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_1_to_m12_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m12_couplers_ARREGION : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_1_to_m12_couplers_ARSIZE : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_1_to_m12_couplers_ARUSER : STD_LOGIC_VECTOR ( 79 downto 64 );
  signal tier2_xbar_1_to_m12_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_AWADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal tier2_xbar_1_to_m12_couplers_AWBURST : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal tier2_xbar_1_to_m12_couplers_AWCACHE : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_1_to_m12_couplers_AWLEN : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal tier2_xbar_1_to_m12_couplers_AWLOCK : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_1_to_m12_couplers_AWQOS : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_1_to_m12_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m12_couplers_AWREGION : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_1_to_m12_couplers_AWSIZE : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_1_to_m12_couplers_AWUSER : STD_LOGIC_VECTOR ( 79 downto 64 );
  signal tier2_xbar_1_to_m12_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_BRESP : STD_LOGIC;
  signal tier2_xbar_1_to_m12_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m12_couplers_RDATA : STD_LOGIC;
  signal tier2_xbar_1_to_m12_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_1_to_m12_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_RRESP : STD_LOGIC;
  signal tier2_xbar_1_to_m12_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m12_couplers_WDATA : STD_LOGIC_VECTOR ( 639 downto 512 );
  signal tier2_xbar_1_to_m12_couplers_WLAST : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m12_couplers_WSTRB : STD_LOGIC_VECTOR ( 79 downto 64 );
  signal tier2_xbar_1_to_m12_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m13_couplers_ARADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal tier2_xbar_1_to_m13_couplers_ARBURST : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal tier2_xbar_1_to_m13_couplers_ARCACHE : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_1_to_m13_couplers_ARLEN : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal tier2_xbar_1_to_m13_couplers_ARLOCK : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_ARPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_1_to_m13_couplers_ARQOS : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_1_to_m13_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m13_couplers_ARREGION : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_1_to_m13_couplers_ARSIZE : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_1_to_m13_couplers_ARUSER : STD_LOGIC_VECTOR ( 95 downto 80 );
  signal tier2_xbar_1_to_m13_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_AWADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal tier2_xbar_1_to_m13_couplers_AWBURST : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal tier2_xbar_1_to_m13_couplers_AWCACHE : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_1_to_m13_couplers_AWLEN : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal tier2_xbar_1_to_m13_couplers_AWLOCK : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_AWPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_1_to_m13_couplers_AWQOS : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_1_to_m13_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m13_couplers_AWREGION : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_1_to_m13_couplers_AWSIZE : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_1_to_m13_couplers_AWUSER : STD_LOGIC_VECTOR ( 95 downto 80 );
  signal tier2_xbar_1_to_m13_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_BRESP : STD_LOGIC;
  signal tier2_xbar_1_to_m13_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m13_couplers_RDATA : STD_LOGIC;
  signal tier2_xbar_1_to_m13_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_1_to_m13_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_RRESP : STD_LOGIC;
  signal tier2_xbar_1_to_m13_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m13_couplers_WDATA : STD_LOGIC_VECTOR ( 767 downto 640 );
  signal tier2_xbar_1_to_m13_couplers_WLAST : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m13_couplers_WSTRB : STD_LOGIC_VECTOR ( 95 downto 80 );
  signal tier2_xbar_1_to_m13_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m14_couplers_ARADDR : STD_LOGIC_VECTOR ( 279 downto 240 );
  signal tier2_xbar_1_to_m14_couplers_ARBURST : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal tier2_xbar_1_to_m14_couplers_ARCACHE : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_1_to_m14_couplers_ARLEN : STD_LOGIC_VECTOR ( 55 downto 48 );
  signal tier2_xbar_1_to_m14_couplers_ARLOCK : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_ARPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_1_to_m14_couplers_ARQOS : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_1_to_m14_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m14_couplers_ARREGION : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_1_to_m14_couplers_ARSIZE : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_1_to_m14_couplers_ARVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_AWADDR : STD_LOGIC_VECTOR ( 279 downto 240 );
  signal tier2_xbar_1_to_m14_couplers_AWBURST : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal tier2_xbar_1_to_m14_couplers_AWCACHE : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_1_to_m14_couplers_AWLEN : STD_LOGIC_VECTOR ( 55 downto 48 );
  signal tier2_xbar_1_to_m14_couplers_AWLOCK : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_AWPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_1_to_m14_couplers_AWQOS : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_1_to_m14_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m14_couplers_AWREGION : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_1_to_m14_couplers_AWSIZE : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_1_to_m14_couplers_AWVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_BREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m14_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m14_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal tier2_xbar_1_to_m14_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_1_to_m14_couplers_RREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m14_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m14_couplers_WDATA : STD_LOGIC_VECTOR ( 895 downto 768 );
  signal tier2_xbar_1_to_m14_couplers_WLAST : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m14_couplers_WSTRB : STD_LOGIC_VECTOR ( 111 downto 96 );
  signal tier2_xbar_1_to_m14_couplers_WVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m15_couplers_ARADDR : STD_LOGIC_VECTOR ( 319 downto 280 );
  signal tier2_xbar_1_to_m15_couplers_ARBURST : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal tier2_xbar_1_to_m15_couplers_ARCACHE : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_1_to_m15_couplers_ARLEN : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal tier2_xbar_1_to_m15_couplers_ARLOCK : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_ARPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_1_to_m15_couplers_ARQOS : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_1_to_m15_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_ARREGION : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_1_to_m15_couplers_ARSIZE : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_1_to_m15_couplers_ARVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_AWADDR : STD_LOGIC_VECTOR ( 319 downto 280 );
  signal tier2_xbar_1_to_m15_couplers_AWBURST : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal tier2_xbar_1_to_m15_couplers_AWCACHE : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_1_to_m15_couplers_AWLEN : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal tier2_xbar_1_to_m15_couplers_AWLOCK : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_AWPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_1_to_m15_couplers_AWQOS : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_1_to_m15_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_AWREGION : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_1_to_m15_couplers_AWSIZE : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_1_to_m15_couplers_AWVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_BREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m15_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal tier2_xbar_1_to_m15_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_RREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m15_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_WDATA : STD_LOGIC_VECTOR ( 1023 downto 896 );
  signal tier2_xbar_1_to_m15_couplers_WLAST : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_WSTRB : STD_LOGIC_VECTOR ( 127 downto 112 );
  signal tier2_xbar_1_to_m15_couplers_WVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_2_to_m16_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m16_couplers_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m16_couplers_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m16_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_2_to_m16_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m16_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m16_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m17_couplers_ARADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal tier2_xbar_2_to_m17_couplers_ARBURST : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal tier2_xbar_2_to_m17_couplers_ARCACHE : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_2_to_m17_couplers_ARLEN : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal tier2_xbar_2_to_m17_couplers_ARLOCK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_2_to_m17_couplers_ARQOS : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_2_to_m17_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m17_couplers_ARREGION : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_2_to_m17_couplers_ARSIZE : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_2_to_m17_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_AWADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal tier2_xbar_2_to_m17_couplers_AWBURST : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal tier2_xbar_2_to_m17_couplers_AWCACHE : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_2_to_m17_couplers_AWLEN : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal tier2_xbar_2_to_m17_couplers_AWLOCK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_2_to_m17_couplers_AWQOS : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_2_to_m17_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m17_couplers_AWREGION : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_2_to_m17_couplers_AWSIZE : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_2_to_m17_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m17_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m17_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal tier2_xbar_2_to_m17_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_2_to_m17_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m17_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m17_couplers_WDATA : STD_LOGIC_VECTOR ( 255 downto 128 );
  signal tier2_xbar_2_to_m17_couplers_WLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m17_couplers_WSTRB : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal tier2_xbar_2_to_m17_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m18_couplers_ARADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal tier2_xbar_2_to_m18_couplers_ARBURST : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal tier2_xbar_2_to_m18_couplers_ARCACHE : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_2_to_m18_couplers_ARLEN : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal tier2_xbar_2_to_m18_couplers_ARLOCK : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_2_to_m18_couplers_ARQOS : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_2_to_m18_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m18_couplers_ARREGION : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_2_to_m18_couplers_ARSIZE : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_2_to_m18_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_AWADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal tier2_xbar_2_to_m18_couplers_AWBURST : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal tier2_xbar_2_to_m18_couplers_AWCACHE : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_2_to_m18_couplers_AWLEN : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal tier2_xbar_2_to_m18_couplers_AWLOCK : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_2_to_m18_couplers_AWQOS : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_2_to_m18_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m18_couplers_AWREGION : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_2_to_m18_couplers_AWSIZE : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_2_to_m18_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m18_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m18_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal tier2_xbar_2_to_m18_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_2_to_m18_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m18_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m18_couplers_WDATA : STD_LOGIC_VECTOR ( 383 downto 256 );
  signal tier2_xbar_2_to_m18_couplers_WLAST : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m18_couplers_WSTRB : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal tier2_xbar_2_to_m18_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m19_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal tier2_xbar_2_to_m19_couplers_ARBURST : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal tier2_xbar_2_to_m19_couplers_ARCACHE : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_2_to_m19_couplers_ARLEN : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal tier2_xbar_2_to_m19_couplers_ARLOCK : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_2_to_m19_couplers_ARQOS : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_2_to_m19_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m19_couplers_ARREGION : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_2_to_m19_couplers_ARSIZE : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_2_to_m19_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal tier2_xbar_2_to_m19_couplers_AWBURST : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal tier2_xbar_2_to_m19_couplers_AWCACHE : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_2_to_m19_couplers_AWLEN : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal tier2_xbar_2_to_m19_couplers_AWLOCK : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_2_to_m19_couplers_AWQOS : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_2_to_m19_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m19_couplers_AWREGION : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_2_to_m19_couplers_AWSIZE : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_2_to_m19_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m19_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m19_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal tier2_xbar_2_to_m19_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_2_to_m19_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m19_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m19_couplers_WDATA : STD_LOGIC_VECTOR ( 511 downto 384 );
  signal tier2_xbar_2_to_m19_couplers_WLAST : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m19_couplers_WSTRB : STD_LOGIC_VECTOR ( 63 downto 48 );
  signal tier2_xbar_2_to_m19_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m20_couplers_ARADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal tier2_xbar_2_to_m20_couplers_ARBURST : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal tier2_xbar_2_to_m20_couplers_ARCACHE : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_2_to_m20_couplers_ARLEN : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal tier2_xbar_2_to_m20_couplers_ARLOCK : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_2_to_m20_couplers_ARQOS : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_2_to_m20_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m20_couplers_ARREGION : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_2_to_m20_couplers_ARSIZE : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_2_to_m20_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_AWADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal tier2_xbar_2_to_m20_couplers_AWBURST : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal tier2_xbar_2_to_m20_couplers_AWCACHE : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_2_to_m20_couplers_AWLEN : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal tier2_xbar_2_to_m20_couplers_AWLOCK : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_2_to_m20_couplers_AWQOS : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_2_to_m20_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m20_couplers_AWREGION : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_2_to_m20_couplers_AWSIZE : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_2_to_m20_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m20_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m20_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal tier2_xbar_2_to_m20_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_2_to_m20_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m20_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m20_couplers_WDATA : STD_LOGIC_VECTOR ( 639 downto 512 );
  signal tier2_xbar_2_to_m20_couplers_WLAST : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m20_couplers_WSTRB : STD_LOGIC_VECTOR ( 79 downto 64 );
  signal tier2_xbar_2_to_m20_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m21_couplers_ARADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal tier2_xbar_2_to_m21_couplers_ARBURST : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal tier2_xbar_2_to_m21_couplers_ARCACHE : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_2_to_m21_couplers_ARLEN : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal tier2_xbar_2_to_m21_couplers_ARLOCK : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m21_couplers_ARPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_2_to_m21_couplers_ARQOS : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_2_to_m21_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m21_couplers_ARREGION : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_2_to_m21_couplers_ARSIZE : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_2_to_m21_couplers_ARUSER : STD_LOGIC_VECTOR ( 95 downto 80 );
  signal tier2_xbar_2_to_m21_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m21_couplers_AWADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal tier2_xbar_2_to_m21_couplers_AWBURST : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal tier2_xbar_2_to_m21_couplers_AWCACHE : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_2_to_m21_couplers_AWLEN : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal tier2_xbar_2_to_m21_couplers_AWLOCK : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m21_couplers_AWPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_2_to_m21_couplers_AWQOS : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_2_to_m21_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m21_couplers_AWREGION : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_2_to_m21_couplers_AWSIZE : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_2_to_m21_couplers_AWUSER : STD_LOGIC_VECTOR ( 95 downto 80 );
  signal tier2_xbar_2_to_m21_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m21_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m21_couplers_BRESP : STD_LOGIC;
  signal tier2_xbar_2_to_m21_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m21_couplers_RDATA : STD_LOGIC;
  signal tier2_xbar_2_to_m21_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_2_to_m21_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m21_couplers_RRESP : STD_LOGIC;
  signal tier2_xbar_2_to_m21_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m21_couplers_WDATA : STD_LOGIC_VECTOR ( 767 downto 640 );
  signal tier2_xbar_2_to_m21_couplers_WLAST : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m21_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m21_couplers_WSTRB : STD_LOGIC_VECTOR ( 95 downto 80 );
  signal tier2_xbar_2_to_m21_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m22_couplers_ARADDR : STD_LOGIC_VECTOR ( 279 downto 240 );
  signal tier2_xbar_2_to_m22_couplers_ARBURST : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal tier2_xbar_2_to_m22_couplers_ARCACHE : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_2_to_m22_couplers_ARLEN : STD_LOGIC_VECTOR ( 55 downto 48 );
  signal tier2_xbar_2_to_m22_couplers_ARLOCK : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_2_to_m22_couplers_ARPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_2_to_m22_couplers_ARQOS : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_2_to_m22_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m22_couplers_ARREGION : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_2_to_m22_couplers_ARSIZE : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_2_to_m22_couplers_ARUSER : STD_LOGIC_VECTOR ( 111 downto 96 );
  signal tier2_xbar_2_to_m22_couplers_ARVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_2_to_m22_couplers_AWADDR : STD_LOGIC_VECTOR ( 279 downto 240 );
  signal tier2_xbar_2_to_m22_couplers_AWBURST : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal tier2_xbar_2_to_m22_couplers_AWCACHE : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_2_to_m22_couplers_AWLEN : STD_LOGIC_VECTOR ( 55 downto 48 );
  signal tier2_xbar_2_to_m22_couplers_AWLOCK : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_2_to_m22_couplers_AWPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_2_to_m22_couplers_AWQOS : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_2_to_m22_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m22_couplers_AWREGION : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_2_to_m22_couplers_AWSIZE : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_2_to_m22_couplers_AWUSER : STD_LOGIC_VECTOR ( 111 downto 96 );
  signal tier2_xbar_2_to_m22_couplers_AWVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_2_to_m22_couplers_BREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_2_to_m22_couplers_BRESP : STD_LOGIC;
  signal tier2_xbar_2_to_m22_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m22_couplers_RDATA : STD_LOGIC;
  signal tier2_xbar_2_to_m22_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_2_to_m22_couplers_RREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_2_to_m22_couplers_RRESP : STD_LOGIC;
  signal tier2_xbar_2_to_m22_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m22_couplers_WDATA : STD_LOGIC_VECTOR ( 895 downto 768 );
  signal tier2_xbar_2_to_m22_couplers_WLAST : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_2_to_m22_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m22_couplers_WSTRB : STD_LOGIC_VECTOR ( 111 downto 96 );
  signal tier2_xbar_2_to_m22_couplers_WVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_2_to_m23_couplers_ARADDR : STD_LOGIC_VECTOR ( 319 downto 280 );
  signal tier2_xbar_2_to_m23_couplers_ARBURST : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal tier2_xbar_2_to_m23_couplers_ARCACHE : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_2_to_m23_couplers_ARLEN : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal tier2_xbar_2_to_m23_couplers_ARLOCK : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_2_to_m23_couplers_ARPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_2_to_m23_couplers_ARQOS : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_2_to_m23_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m23_couplers_ARREGION : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_2_to_m23_couplers_ARSIZE : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_2_to_m23_couplers_ARUSER : STD_LOGIC_VECTOR ( 127 downto 112 );
  signal tier2_xbar_2_to_m23_couplers_ARVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_2_to_m23_couplers_AWADDR : STD_LOGIC_VECTOR ( 319 downto 280 );
  signal tier2_xbar_2_to_m23_couplers_AWBURST : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal tier2_xbar_2_to_m23_couplers_AWCACHE : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_2_to_m23_couplers_AWLEN : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal tier2_xbar_2_to_m23_couplers_AWLOCK : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_2_to_m23_couplers_AWPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_2_to_m23_couplers_AWQOS : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_2_to_m23_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m23_couplers_AWREGION : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_2_to_m23_couplers_AWSIZE : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_2_to_m23_couplers_AWUSER : STD_LOGIC_VECTOR ( 127 downto 112 );
  signal tier2_xbar_2_to_m23_couplers_AWVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_2_to_m23_couplers_BREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_2_to_m23_couplers_BRESP : STD_LOGIC;
  signal tier2_xbar_2_to_m23_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m23_couplers_RDATA : STD_LOGIC;
  signal tier2_xbar_2_to_m23_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_2_to_m23_couplers_RREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_2_to_m23_couplers_RRESP : STD_LOGIC;
  signal tier2_xbar_2_to_m23_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m23_couplers_WDATA : STD_LOGIC_VECTOR ( 1023 downto 896 );
  signal tier2_xbar_2_to_m23_couplers_WLAST : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_2_to_m23_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m23_couplers_WSTRB : STD_LOGIC_VECTOR ( 127 downto 112 );
  signal tier2_xbar_2_to_m23_couplers_WVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_3_to_m24_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m24_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_3_to_m24_couplers_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m24_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m24_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_3_to_m24_couplers_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m24_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m24_couplers_BRESP : STD_LOGIC;
  signal tier2_xbar_3_to_m24_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_3_to_m24_couplers_RDATA : STD_LOGIC;
  signal tier2_xbar_3_to_m24_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_3_to_m24_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m24_couplers_RRESP : STD_LOGIC;
  signal tier2_xbar_3_to_m24_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_3_to_m24_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m24_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_3_to_m24_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m25_couplers_ARADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal tier2_xbar_3_to_m25_couplers_ARBURST : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal tier2_xbar_3_to_m25_couplers_ARCACHE : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_3_to_m25_couplers_ARLEN : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal tier2_xbar_3_to_m25_couplers_ARLOCK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_3_to_m25_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_3_to_m25_couplers_ARQOS : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_3_to_m25_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_3_to_m25_couplers_ARREGION : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_3_to_m25_couplers_ARSIZE : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_3_to_m25_couplers_ARUSER : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal tier2_xbar_3_to_m25_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_3_to_m25_couplers_AWADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal tier2_xbar_3_to_m25_couplers_AWBURST : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal tier2_xbar_3_to_m25_couplers_AWCACHE : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_3_to_m25_couplers_AWLEN : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal tier2_xbar_3_to_m25_couplers_AWLOCK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_3_to_m25_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_3_to_m25_couplers_AWQOS : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_3_to_m25_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_3_to_m25_couplers_AWREGION : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_3_to_m25_couplers_AWSIZE : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_3_to_m25_couplers_AWUSER : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal tier2_xbar_3_to_m25_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_3_to_m25_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_3_to_m25_couplers_BRESP : STD_LOGIC;
  signal tier2_xbar_3_to_m25_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_3_to_m25_couplers_RDATA : STD_LOGIC;
  signal tier2_xbar_3_to_m25_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_3_to_m25_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_3_to_m25_couplers_RRESP : STD_LOGIC;
  signal tier2_xbar_3_to_m25_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_3_to_m25_couplers_WDATA : STD_LOGIC_VECTOR ( 255 downto 128 );
  signal tier2_xbar_3_to_m25_couplers_WLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_3_to_m25_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_3_to_m25_couplers_WSTRB : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal tier2_xbar_3_to_m25_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_3_to_m26_couplers_ARADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal tier2_xbar_3_to_m26_couplers_ARBURST : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal tier2_xbar_3_to_m26_couplers_ARCACHE : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_3_to_m26_couplers_ARLEN : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal tier2_xbar_3_to_m26_couplers_ARLOCK : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_3_to_m26_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_3_to_m26_couplers_ARQOS : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_3_to_m26_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_3_to_m26_couplers_ARREGION : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_3_to_m26_couplers_ARSIZE : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_3_to_m26_couplers_ARUSER : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal tier2_xbar_3_to_m26_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_3_to_m26_couplers_AWADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal tier2_xbar_3_to_m26_couplers_AWBURST : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal tier2_xbar_3_to_m26_couplers_AWCACHE : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_3_to_m26_couplers_AWLEN : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal tier2_xbar_3_to_m26_couplers_AWLOCK : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_3_to_m26_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_3_to_m26_couplers_AWQOS : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_3_to_m26_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_3_to_m26_couplers_AWREGION : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_3_to_m26_couplers_AWSIZE : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_3_to_m26_couplers_AWUSER : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal tier2_xbar_3_to_m26_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_3_to_m26_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_3_to_m26_couplers_BRESP : STD_LOGIC;
  signal tier2_xbar_3_to_m26_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_3_to_m26_couplers_RDATA : STD_LOGIC;
  signal tier2_xbar_3_to_m26_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_3_to_m26_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_3_to_m26_couplers_RRESP : STD_LOGIC;
  signal tier2_xbar_3_to_m26_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_3_to_m26_couplers_WDATA : STD_LOGIC_VECTOR ( 383 downto 256 );
  signal tier2_xbar_3_to_m26_couplers_WLAST : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_3_to_m26_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_3_to_m26_couplers_WSTRB : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal tier2_xbar_3_to_m26_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_3_to_m27_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal tier2_xbar_3_to_m27_couplers_ARBURST : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal tier2_xbar_3_to_m27_couplers_ARCACHE : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_3_to_m27_couplers_ARLEN : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal tier2_xbar_3_to_m27_couplers_ARLOCK : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_3_to_m27_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_3_to_m27_couplers_ARQOS : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_3_to_m27_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_3_to_m27_couplers_ARREGION : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_3_to_m27_couplers_ARSIZE : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_3_to_m27_couplers_ARUSER : STD_LOGIC_VECTOR ( 63 downto 48 );
  signal tier2_xbar_3_to_m27_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_3_to_m27_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal tier2_xbar_3_to_m27_couplers_AWBURST : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal tier2_xbar_3_to_m27_couplers_AWCACHE : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_3_to_m27_couplers_AWLEN : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal tier2_xbar_3_to_m27_couplers_AWLOCK : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_3_to_m27_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_3_to_m27_couplers_AWQOS : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_3_to_m27_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_3_to_m27_couplers_AWREGION : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_3_to_m27_couplers_AWSIZE : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_3_to_m27_couplers_AWUSER : STD_LOGIC_VECTOR ( 63 downto 48 );
  signal tier2_xbar_3_to_m27_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_3_to_m27_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_3_to_m27_couplers_BRESP : STD_LOGIC;
  signal tier2_xbar_3_to_m27_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_3_to_m27_couplers_RDATA : STD_LOGIC;
  signal tier2_xbar_3_to_m27_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_3_to_m27_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_3_to_m27_couplers_RRESP : STD_LOGIC;
  signal tier2_xbar_3_to_m27_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_3_to_m27_couplers_WDATA : STD_LOGIC_VECTOR ( 511 downto 384 );
  signal tier2_xbar_3_to_m27_couplers_WLAST : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_3_to_m27_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_3_to_m27_couplers_WSTRB : STD_LOGIC_VECTOR ( 63 downto 48 );
  signal tier2_xbar_3_to_m27_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_3_to_m28_couplers_ARADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal tier2_xbar_3_to_m28_couplers_ARBURST : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal tier2_xbar_3_to_m28_couplers_ARCACHE : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_3_to_m28_couplers_ARLEN : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal tier2_xbar_3_to_m28_couplers_ARLOCK : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_3_to_m28_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_3_to_m28_couplers_ARQOS : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_3_to_m28_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_3_to_m28_couplers_ARREGION : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_3_to_m28_couplers_ARSIZE : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_3_to_m28_couplers_ARUSER : STD_LOGIC_VECTOR ( 79 downto 64 );
  signal tier2_xbar_3_to_m28_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_3_to_m28_couplers_AWADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal tier2_xbar_3_to_m28_couplers_AWBURST : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal tier2_xbar_3_to_m28_couplers_AWCACHE : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_3_to_m28_couplers_AWLEN : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal tier2_xbar_3_to_m28_couplers_AWLOCK : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_3_to_m28_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_3_to_m28_couplers_AWQOS : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_3_to_m28_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_3_to_m28_couplers_AWREGION : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_3_to_m28_couplers_AWSIZE : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_3_to_m28_couplers_AWUSER : STD_LOGIC_VECTOR ( 79 downto 64 );
  signal tier2_xbar_3_to_m28_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_3_to_m28_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_3_to_m28_couplers_BRESP : STD_LOGIC;
  signal tier2_xbar_3_to_m28_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_3_to_m28_couplers_RDATA : STD_LOGIC;
  signal tier2_xbar_3_to_m28_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_3_to_m28_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_3_to_m28_couplers_RRESP : STD_LOGIC;
  signal tier2_xbar_3_to_m28_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_3_to_m28_couplers_WDATA : STD_LOGIC_VECTOR ( 639 downto 512 );
  signal tier2_xbar_3_to_m28_couplers_WLAST : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_3_to_m28_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_3_to_m28_couplers_WSTRB : STD_LOGIC_VECTOR ( 79 downto 64 );
  signal tier2_xbar_3_to_m28_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_i00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal xbar_to_i00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_i00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xbar_to_i00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_i00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_i00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_i00_couplers_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_i00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal xbar_to_i00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_i00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xbar_to_i00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_i00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_i00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_i00_couplers_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_i00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xbar_to_i00_couplers_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xbar_to_i00_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_i00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_ARADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal xbar_to_i01_couplers_ARBURST : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal xbar_to_i01_couplers_ARCACHE : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_i01_couplers_ARLEN : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal xbar_to_i01_couplers_ARLOCK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_i01_couplers_ARQOS : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_i01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_ARSIZE : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_i01_couplers_ARUSER : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal xbar_to_i01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_AWADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal xbar_to_i01_couplers_AWBURST : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal xbar_to_i01_couplers_AWCACHE : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_i01_couplers_AWLEN : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal xbar_to_i01_couplers_AWLOCK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_i01_couplers_AWQOS : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_i01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_AWSIZE : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_i01_couplers_AWUSER : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal xbar_to_i01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xbar_to_i01_couplers_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_WDATA : STD_LOGIC_VECTOR ( 255 downto 128 );
  signal xbar_to_i01_couplers_WLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_WSTRB : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal xbar_to_i01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i02_couplers_ARADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal xbar_to_i02_couplers_ARBURST : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal xbar_to_i02_couplers_ARCACHE : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_i02_couplers_ARLEN : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal xbar_to_i02_couplers_ARLOCK : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_i02_couplers_ARQOS : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_i02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_ARSIZE : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_i02_couplers_ARUSER : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal xbar_to_i02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_AWADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal xbar_to_i02_couplers_AWBURST : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal xbar_to_i02_couplers_AWCACHE : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_i02_couplers_AWLEN : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal xbar_to_i02_couplers_AWLOCK : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_i02_couplers_AWQOS : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_i02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_AWSIZE : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_i02_couplers_AWUSER : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal xbar_to_i02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xbar_to_i02_couplers_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_WDATA : STD_LOGIC_VECTOR ( 383 downto 256 );
  signal xbar_to_i02_couplers_WLAST : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_WSTRB : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal xbar_to_i02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i03_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal xbar_to_i03_couplers_ARBURST : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal xbar_to_i03_couplers_ARCACHE : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_i03_couplers_ARLEN : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal xbar_to_i03_couplers_ARLOCK : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_i03_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_i03_couplers_ARQOS : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_i03_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i03_couplers_ARSIZE : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_i03_couplers_ARUSER : STD_LOGIC_VECTOR ( 63 downto 48 );
  signal xbar_to_i03_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_i03_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal xbar_to_i03_couplers_AWBURST : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal xbar_to_i03_couplers_AWCACHE : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_i03_couplers_AWLEN : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal xbar_to_i03_couplers_AWLOCK : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_i03_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_i03_couplers_AWQOS : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_i03_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i03_couplers_AWSIZE : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_i03_couplers_AWUSER : STD_LOGIC_VECTOR ( 63 downto 48 );
  signal xbar_to_i03_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_i03_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_i03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i03_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i03_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xbar_to_i03_couplers_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i03_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_i03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i03_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i03_couplers_WDATA : STD_LOGIC_VECTOR ( 511 downto 384 );
  signal xbar_to_i03_couplers_WLAST : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_i03_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i03_couplers_WSTRB : STD_LOGIC_VECTOR ( 63 downto 48 );
  signal xbar_to_i03_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tier2_xbar_0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 111 downto 0 );
  signal NLW_tier2_xbar_0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 111 downto 0 );
  signal NLW_tier2_xbar_1_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_tier2_xbar_1_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_tier2_xbar_2_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal NLW_tier2_xbar_2_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal NLW_xbar_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_xbar_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  M00_AXI_araddr(39 downto 0) <= m00_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M00_AXI_arvalid <= m00_couplers_to_axi_interconnect_2_ARVALID;
  M00_AXI_awaddr(39 downto 0) <= m00_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M00_AXI_awvalid <= m00_couplers_to_axi_interconnect_2_AWVALID;
  M00_AXI_bready <= m00_couplers_to_axi_interconnect_2_BREADY;
  M00_AXI_rready <= m00_couplers_to_axi_interconnect_2_RREADY;
  M00_AXI_wdata(31 downto 0) <= m00_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M00_AXI_wvalid <= m00_couplers_to_axi_interconnect_2_WVALID;
  M01_AXI_araddr(17 downto 0) <= m01_couplers_to_axi_interconnect_2_ARADDR(17 downto 0);
  M01_AXI_arvalid <= m01_couplers_to_axi_interconnect_2_ARVALID;
  M01_AXI_awaddr(17 downto 0) <= m01_couplers_to_axi_interconnect_2_AWADDR(17 downto 0);
  M01_AXI_awvalid <= m01_couplers_to_axi_interconnect_2_AWVALID;
  M01_AXI_bready <= m01_couplers_to_axi_interconnect_2_BREADY;
  M01_AXI_rready <= m01_couplers_to_axi_interconnect_2_RREADY;
  M01_AXI_wdata(31 downto 0) <= m01_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M01_AXI_wstrb(3 downto 0) <= m01_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M01_AXI_wvalid <= m01_couplers_to_axi_interconnect_2_WVALID;
  M02_AXI_araddr(39 downto 0) <= m02_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M02_AXI_arprot(2 downto 0) <= m02_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M02_AXI_arvalid <= m02_couplers_to_axi_interconnect_2_ARVALID;
  M02_AXI_awaddr(39 downto 0) <= m02_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M02_AXI_awprot(2 downto 0) <= m02_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M02_AXI_awvalid <= m02_couplers_to_axi_interconnect_2_AWVALID;
  M02_AXI_bready <= m02_couplers_to_axi_interconnect_2_BREADY;
  M02_AXI_rready <= m02_couplers_to_axi_interconnect_2_RREADY;
  M02_AXI_wdata(31 downto 0) <= m02_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M02_AXI_wstrb(3 downto 0) <= m02_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M02_AXI_wvalid <= m02_couplers_to_axi_interconnect_2_WVALID;
  M03_AXI_araddr(39 downto 0) <= m03_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M03_AXI_arprot(2 downto 0) <= m03_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M03_AXI_arvalid <= m03_couplers_to_axi_interconnect_2_ARVALID;
  M03_AXI_awaddr(39 downto 0) <= m03_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M03_AXI_awprot(2 downto 0) <= m03_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M03_AXI_awvalid <= m03_couplers_to_axi_interconnect_2_AWVALID;
  M03_AXI_bready <= m03_couplers_to_axi_interconnect_2_BREADY;
  M03_AXI_rready <= m03_couplers_to_axi_interconnect_2_RREADY;
  M03_AXI_wdata(31 downto 0) <= m03_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M03_AXI_wstrb(3 downto 0) <= m03_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M03_AXI_wvalid <= m03_couplers_to_axi_interconnect_2_WVALID;
  M04_AXI_araddr <= m04_couplers_to_axi_interconnect_2_ARADDR;
  M04_AXI_arburst <= m04_couplers_to_axi_interconnect_2_ARBURST;
  M04_AXI_arcache <= m04_couplers_to_axi_interconnect_2_ARCACHE;
  M04_AXI_arlen <= m04_couplers_to_axi_interconnect_2_ARLEN;
  M04_AXI_arlock <= m04_couplers_to_axi_interconnect_2_ARLOCK;
  M04_AXI_arprot <= m04_couplers_to_axi_interconnect_2_ARPROT;
  M04_AXI_arqos <= m04_couplers_to_axi_interconnect_2_ARQOS;
  M04_AXI_arregion <= m04_couplers_to_axi_interconnect_2_ARREGION;
  M04_AXI_arsize <= m04_couplers_to_axi_interconnect_2_ARSIZE;
  M04_AXI_aruser <= m04_couplers_to_axi_interconnect_2_ARUSER;
  M04_AXI_arvalid <= m04_couplers_to_axi_interconnect_2_ARVALID;
  M04_AXI_awaddr <= m04_couplers_to_axi_interconnect_2_AWADDR;
  M04_AXI_awburst <= m04_couplers_to_axi_interconnect_2_AWBURST;
  M04_AXI_awcache <= m04_couplers_to_axi_interconnect_2_AWCACHE;
  M04_AXI_awlen <= m04_couplers_to_axi_interconnect_2_AWLEN;
  M04_AXI_awlock <= m04_couplers_to_axi_interconnect_2_AWLOCK;
  M04_AXI_awprot <= m04_couplers_to_axi_interconnect_2_AWPROT;
  M04_AXI_awqos <= m04_couplers_to_axi_interconnect_2_AWQOS;
  M04_AXI_awregion <= m04_couplers_to_axi_interconnect_2_AWREGION;
  M04_AXI_awsize <= m04_couplers_to_axi_interconnect_2_AWSIZE;
  M04_AXI_awuser <= m04_couplers_to_axi_interconnect_2_AWUSER;
  M04_AXI_awvalid <= m04_couplers_to_axi_interconnect_2_AWVALID;
  M04_AXI_bready <= m04_couplers_to_axi_interconnect_2_BREADY;
  M04_AXI_rready <= m04_couplers_to_axi_interconnect_2_RREADY;
  M04_AXI_wdata <= m04_couplers_to_axi_interconnect_2_WDATA;
  M04_AXI_wlast <= m04_couplers_to_axi_interconnect_2_WLAST;
  M04_AXI_wstrb <= m04_couplers_to_axi_interconnect_2_WSTRB;
  M04_AXI_wvalid <= m04_couplers_to_axi_interconnect_2_WVALID;
  M05_AXI_araddr <= m05_couplers_to_axi_interconnect_2_ARADDR;
  M05_AXI_arburst <= m05_couplers_to_axi_interconnect_2_ARBURST;
  M05_AXI_arcache <= m05_couplers_to_axi_interconnect_2_ARCACHE;
  M05_AXI_arlen <= m05_couplers_to_axi_interconnect_2_ARLEN;
  M05_AXI_arlock <= m05_couplers_to_axi_interconnect_2_ARLOCK;
  M05_AXI_arprot <= m05_couplers_to_axi_interconnect_2_ARPROT;
  M05_AXI_arqos <= m05_couplers_to_axi_interconnect_2_ARQOS;
  M05_AXI_arregion <= m05_couplers_to_axi_interconnect_2_ARREGION;
  M05_AXI_arsize <= m05_couplers_to_axi_interconnect_2_ARSIZE;
  M05_AXI_aruser <= m05_couplers_to_axi_interconnect_2_ARUSER;
  M05_AXI_arvalid <= m05_couplers_to_axi_interconnect_2_ARVALID;
  M05_AXI_awaddr <= m05_couplers_to_axi_interconnect_2_AWADDR;
  M05_AXI_awburst <= m05_couplers_to_axi_interconnect_2_AWBURST;
  M05_AXI_awcache <= m05_couplers_to_axi_interconnect_2_AWCACHE;
  M05_AXI_awlen <= m05_couplers_to_axi_interconnect_2_AWLEN;
  M05_AXI_awlock <= m05_couplers_to_axi_interconnect_2_AWLOCK;
  M05_AXI_awprot <= m05_couplers_to_axi_interconnect_2_AWPROT;
  M05_AXI_awqos <= m05_couplers_to_axi_interconnect_2_AWQOS;
  M05_AXI_awregion <= m05_couplers_to_axi_interconnect_2_AWREGION;
  M05_AXI_awsize <= m05_couplers_to_axi_interconnect_2_AWSIZE;
  M05_AXI_awuser <= m05_couplers_to_axi_interconnect_2_AWUSER;
  M05_AXI_awvalid <= m05_couplers_to_axi_interconnect_2_AWVALID;
  M05_AXI_bready <= m05_couplers_to_axi_interconnect_2_BREADY;
  M05_AXI_rready <= m05_couplers_to_axi_interconnect_2_RREADY;
  M05_AXI_wdata <= m05_couplers_to_axi_interconnect_2_WDATA;
  M05_AXI_wlast <= m05_couplers_to_axi_interconnect_2_WLAST;
  M05_AXI_wstrb <= m05_couplers_to_axi_interconnect_2_WSTRB;
  M05_AXI_wvalid <= m05_couplers_to_axi_interconnect_2_WVALID;
  M06_AXI_araddr(39 downto 0) <= m06_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M06_AXI_arprot(2 downto 0) <= m06_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M06_AXI_arvalid <= m06_couplers_to_axi_interconnect_2_ARVALID;
  M06_AXI_awaddr(39 downto 0) <= m06_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M06_AXI_awprot(2 downto 0) <= m06_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M06_AXI_awvalid <= m06_couplers_to_axi_interconnect_2_AWVALID;
  M06_AXI_bready <= m06_couplers_to_axi_interconnect_2_BREADY;
  M06_AXI_rready <= m06_couplers_to_axi_interconnect_2_RREADY;
  M06_AXI_wdata(31 downto 0) <= m06_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M06_AXI_wstrb(3 downto 0) <= m06_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M06_AXI_wvalid <= m06_couplers_to_axi_interconnect_2_WVALID;
  M07_AXI_araddr <= m07_couplers_to_axi_interconnect_2_ARADDR;
  M07_AXI_arburst <= m07_couplers_to_axi_interconnect_2_ARBURST;
  M07_AXI_arcache <= m07_couplers_to_axi_interconnect_2_ARCACHE;
  M07_AXI_arlen <= m07_couplers_to_axi_interconnect_2_ARLEN;
  M07_AXI_arlock <= m07_couplers_to_axi_interconnect_2_ARLOCK;
  M07_AXI_arprot <= m07_couplers_to_axi_interconnect_2_ARPROT;
  M07_AXI_arqos <= m07_couplers_to_axi_interconnect_2_ARQOS;
  M07_AXI_arregion <= m07_couplers_to_axi_interconnect_2_ARREGION;
  M07_AXI_arsize <= m07_couplers_to_axi_interconnect_2_ARSIZE;
  M07_AXI_aruser <= m07_couplers_to_axi_interconnect_2_ARUSER;
  M07_AXI_arvalid <= m07_couplers_to_axi_interconnect_2_ARVALID;
  M07_AXI_awaddr <= m07_couplers_to_axi_interconnect_2_AWADDR;
  M07_AXI_awburst <= m07_couplers_to_axi_interconnect_2_AWBURST;
  M07_AXI_awcache <= m07_couplers_to_axi_interconnect_2_AWCACHE;
  M07_AXI_awlen <= m07_couplers_to_axi_interconnect_2_AWLEN;
  M07_AXI_awlock <= m07_couplers_to_axi_interconnect_2_AWLOCK;
  M07_AXI_awprot <= m07_couplers_to_axi_interconnect_2_AWPROT;
  M07_AXI_awqos <= m07_couplers_to_axi_interconnect_2_AWQOS;
  M07_AXI_awregion <= m07_couplers_to_axi_interconnect_2_AWREGION;
  M07_AXI_awsize <= m07_couplers_to_axi_interconnect_2_AWSIZE;
  M07_AXI_awuser <= m07_couplers_to_axi_interconnect_2_AWUSER;
  M07_AXI_awvalid <= m07_couplers_to_axi_interconnect_2_AWVALID;
  M07_AXI_bready <= m07_couplers_to_axi_interconnect_2_BREADY;
  M07_AXI_rready <= m07_couplers_to_axi_interconnect_2_RREADY;
  M07_AXI_wdata <= m07_couplers_to_axi_interconnect_2_WDATA;
  M07_AXI_wlast <= m07_couplers_to_axi_interconnect_2_WLAST;
  M07_AXI_wstrb <= m07_couplers_to_axi_interconnect_2_WSTRB;
  M07_AXI_wvalid <= m07_couplers_to_axi_interconnect_2_WVALID;
  M08_AXI_araddr(39 downto 0) <= m08_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M08_AXI_arprot(2 downto 0) <= m08_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M08_AXI_arvalid <= m08_couplers_to_axi_interconnect_2_ARVALID;
  M08_AXI_awaddr(39 downto 0) <= m08_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M08_AXI_awprot(2 downto 0) <= m08_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M08_AXI_awvalid <= m08_couplers_to_axi_interconnect_2_AWVALID;
  M08_AXI_bready <= m08_couplers_to_axi_interconnect_2_BREADY;
  M08_AXI_rready <= m08_couplers_to_axi_interconnect_2_RREADY;
  M08_AXI_wdata(31 downto 0) <= m08_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M08_AXI_wstrb(3 downto 0) <= m08_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M08_AXI_wvalid <= m08_couplers_to_axi_interconnect_2_WVALID;
  M09_AXI_araddr(39 downto 0) <= m09_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M09_AXI_arprot(2 downto 0) <= m09_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M09_AXI_arvalid <= m09_couplers_to_axi_interconnect_2_ARVALID;
  M09_AXI_awaddr(39 downto 0) <= m09_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M09_AXI_awprot(2 downto 0) <= m09_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M09_AXI_awvalid <= m09_couplers_to_axi_interconnect_2_AWVALID;
  M09_AXI_bready <= m09_couplers_to_axi_interconnect_2_BREADY;
  M09_AXI_rready <= m09_couplers_to_axi_interconnect_2_RREADY;
  M09_AXI_wdata(31 downto 0) <= m09_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M09_AXI_wstrb(3 downto 0) <= m09_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M09_AXI_wvalid <= m09_couplers_to_axi_interconnect_2_WVALID;
  M10_AXI_araddr <= m10_couplers_to_axi_interconnect_2_ARADDR;
  M10_AXI_arburst <= m10_couplers_to_axi_interconnect_2_ARBURST;
  M10_AXI_arcache <= m10_couplers_to_axi_interconnect_2_ARCACHE;
  M10_AXI_arlen <= m10_couplers_to_axi_interconnect_2_ARLEN;
  M10_AXI_arlock <= m10_couplers_to_axi_interconnect_2_ARLOCK;
  M10_AXI_arprot <= m10_couplers_to_axi_interconnect_2_ARPROT;
  M10_AXI_arqos <= m10_couplers_to_axi_interconnect_2_ARQOS;
  M10_AXI_arregion <= m10_couplers_to_axi_interconnect_2_ARREGION;
  M10_AXI_arsize <= m10_couplers_to_axi_interconnect_2_ARSIZE;
  M10_AXI_aruser <= m10_couplers_to_axi_interconnect_2_ARUSER;
  M10_AXI_arvalid <= m10_couplers_to_axi_interconnect_2_ARVALID;
  M10_AXI_awaddr <= m10_couplers_to_axi_interconnect_2_AWADDR;
  M10_AXI_awburst <= m10_couplers_to_axi_interconnect_2_AWBURST;
  M10_AXI_awcache <= m10_couplers_to_axi_interconnect_2_AWCACHE;
  M10_AXI_awlen <= m10_couplers_to_axi_interconnect_2_AWLEN;
  M10_AXI_awlock <= m10_couplers_to_axi_interconnect_2_AWLOCK;
  M10_AXI_awprot <= m10_couplers_to_axi_interconnect_2_AWPROT;
  M10_AXI_awqos <= m10_couplers_to_axi_interconnect_2_AWQOS;
  M10_AXI_awregion <= m10_couplers_to_axi_interconnect_2_AWREGION;
  M10_AXI_awsize <= m10_couplers_to_axi_interconnect_2_AWSIZE;
  M10_AXI_awuser <= m10_couplers_to_axi_interconnect_2_AWUSER;
  M10_AXI_awvalid <= m10_couplers_to_axi_interconnect_2_AWVALID;
  M10_AXI_bready <= m10_couplers_to_axi_interconnect_2_BREADY;
  M10_AXI_rready <= m10_couplers_to_axi_interconnect_2_RREADY;
  M10_AXI_wdata <= m10_couplers_to_axi_interconnect_2_WDATA;
  M10_AXI_wlast <= m10_couplers_to_axi_interconnect_2_WLAST;
  M10_AXI_wstrb <= m10_couplers_to_axi_interconnect_2_WSTRB;
  M10_AXI_wvalid <= m10_couplers_to_axi_interconnect_2_WVALID;
  M11_AXI_araddr(39 downto 0) <= m11_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M11_AXI_arprot(2 downto 0) <= m11_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M11_AXI_arvalid <= m11_couplers_to_axi_interconnect_2_ARVALID;
  M11_AXI_awaddr(39 downto 0) <= m11_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M11_AXI_awprot(2 downto 0) <= m11_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M11_AXI_awvalid <= m11_couplers_to_axi_interconnect_2_AWVALID;
  M11_AXI_bready <= m11_couplers_to_axi_interconnect_2_BREADY;
  M11_AXI_rready <= m11_couplers_to_axi_interconnect_2_RREADY;
  M11_AXI_wdata(31 downto 0) <= m11_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M11_AXI_wstrb(3 downto 0) <= m11_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M11_AXI_wvalid <= m11_couplers_to_axi_interconnect_2_WVALID;
  M12_AXI_araddr <= m12_couplers_to_axi_interconnect_2_ARADDR;
  M12_AXI_arburst <= m12_couplers_to_axi_interconnect_2_ARBURST;
  M12_AXI_arcache <= m12_couplers_to_axi_interconnect_2_ARCACHE;
  M12_AXI_arlen <= m12_couplers_to_axi_interconnect_2_ARLEN;
  M12_AXI_arlock <= m12_couplers_to_axi_interconnect_2_ARLOCK;
  M12_AXI_arprot <= m12_couplers_to_axi_interconnect_2_ARPROT;
  M12_AXI_arqos <= m12_couplers_to_axi_interconnect_2_ARQOS;
  M12_AXI_arregion <= m12_couplers_to_axi_interconnect_2_ARREGION;
  M12_AXI_arsize <= m12_couplers_to_axi_interconnect_2_ARSIZE;
  M12_AXI_aruser <= m12_couplers_to_axi_interconnect_2_ARUSER;
  M12_AXI_arvalid <= m12_couplers_to_axi_interconnect_2_ARVALID;
  M12_AXI_awaddr <= m12_couplers_to_axi_interconnect_2_AWADDR;
  M12_AXI_awburst <= m12_couplers_to_axi_interconnect_2_AWBURST;
  M12_AXI_awcache <= m12_couplers_to_axi_interconnect_2_AWCACHE;
  M12_AXI_awlen <= m12_couplers_to_axi_interconnect_2_AWLEN;
  M12_AXI_awlock <= m12_couplers_to_axi_interconnect_2_AWLOCK;
  M12_AXI_awprot <= m12_couplers_to_axi_interconnect_2_AWPROT;
  M12_AXI_awqos <= m12_couplers_to_axi_interconnect_2_AWQOS;
  M12_AXI_awregion <= m12_couplers_to_axi_interconnect_2_AWREGION;
  M12_AXI_awsize <= m12_couplers_to_axi_interconnect_2_AWSIZE;
  M12_AXI_awuser <= m12_couplers_to_axi_interconnect_2_AWUSER;
  M12_AXI_awvalid <= m12_couplers_to_axi_interconnect_2_AWVALID;
  M12_AXI_bready <= m12_couplers_to_axi_interconnect_2_BREADY;
  M12_AXI_rready <= m12_couplers_to_axi_interconnect_2_RREADY;
  M12_AXI_wdata <= m12_couplers_to_axi_interconnect_2_WDATA;
  M12_AXI_wlast <= m12_couplers_to_axi_interconnect_2_WLAST;
  M12_AXI_wstrb <= m12_couplers_to_axi_interconnect_2_WSTRB;
  M12_AXI_wvalid <= m12_couplers_to_axi_interconnect_2_WVALID;
  M13_AXI_araddr <= m13_couplers_to_axi_interconnect_2_ARADDR;
  M13_AXI_arburst <= m13_couplers_to_axi_interconnect_2_ARBURST;
  M13_AXI_arcache <= m13_couplers_to_axi_interconnect_2_ARCACHE;
  M13_AXI_arlen <= m13_couplers_to_axi_interconnect_2_ARLEN;
  M13_AXI_arlock <= m13_couplers_to_axi_interconnect_2_ARLOCK;
  M13_AXI_arprot <= m13_couplers_to_axi_interconnect_2_ARPROT;
  M13_AXI_arqos <= m13_couplers_to_axi_interconnect_2_ARQOS;
  M13_AXI_arregion <= m13_couplers_to_axi_interconnect_2_ARREGION;
  M13_AXI_arsize <= m13_couplers_to_axi_interconnect_2_ARSIZE;
  M13_AXI_aruser <= m13_couplers_to_axi_interconnect_2_ARUSER;
  M13_AXI_arvalid <= m13_couplers_to_axi_interconnect_2_ARVALID;
  M13_AXI_awaddr <= m13_couplers_to_axi_interconnect_2_AWADDR;
  M13_AXI_awburst <= m13_couplers_to_axi_interconnect_2_AWBURST;
  M13_AXI_awcache <= m13_couplers_to_axi_interconnect_2_AWCACHE;
  M13_AXI_awlen <= m13_couplers_to_axi_interconnect_2_AWLEN;
  M13_AXI_awlock <= m13_couplers_to_axi_interconnect_2_AWLOCK;
  M13_AXI_awprot <= m13_couplers_to_axi_interconnect_2_AWPROT;
  M13_AXI_awqos <= m13_couplers_to_axi_interconnect_2_AWQOS;
  M13_AXI_awregion <= m13_couplers_to_axi_interconnect_2_AWREGION;
  M13_AXI_awsize <= m13_couplers_to_axi_interconnect_2_AWSIZE;
  M13_AXI_awuser <= m13_couplers_to_axi_interconnect_2_AWUSER;
  M13_AXI_awvalid <= m13_couplers_to_axi_interconnect_2_AWVALID;
  M13_AXI_bready <= m13_couplers_to_axi_interconnect_2_BREADY;
  M13_AXI_rready <= m13_couplers_to_axi_interconnect_2_RREADY;
  M13_AXI_wdata <= m13_couplers_to_axi_interconnect_2_WDATA;
  M13_AXI_wlast <= m13_couplers_to_axi_interconnect_2_WLAST;
  M13_AXI_wstrb <= m13_couplers_to_axi_interconnect_2_WSTRB;
  M13_AXI_wvalid <= m13_couplers_to_axi_interconnect_2_WVALID;
  M14_AXI_araddr(39 downto 0) <= m14_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M14_AXI_arprot(2 downto 0) <= m14_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M14_AXI_arvalid <= m14_couplers_to_axi_interconnect_2_ARVALID;
  M14_AXI_awaddr(39 downto 0) <= m14_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M14_AXI_awprot(2 downto 0) <= m14_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M14_AXI_awvalid <= m14_couplers_to_axi_interconnect_2_AWVALID;
  M14_AXI_bready <= m14_couplers_to_axi_interconnect_2_BREADY;
  M14_AXI_rready <= m14_couplers_to_axi_interconnect_2_RREADY;
  M14_AXI_wdata(31 downto 0) <= m14_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M14_AXI_wstrb(3 downto 0) <= m14_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M14_AXI_wvalid <= m14_couplers_to_axi_interconnect_2_WVALID;
  M15_AXI_araddr(39 downto 0) <= m15_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M15_AXI_arprot(2 downto 0) <= m15_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M15_AXI_arvalid <= m15_couplers_to_axi_interconnect_2_ARVALID;
  M15_AXI_awaddr(39 downto 0) <= m15_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M15_AXI_awprot(2 downto 0) <= m15_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M15_AXI_awvalid <= m15_couplers_to_axi_interconnect_2_AWVALID;
  M15_AXI_bready <= m15_couplers_to_axi_interconnect_2_BREADY;
  M15_AXI_rready <= m15_couplers_to_axi_interconnect_2_RREADY;
  M15_AXI_wdata(31 downto 0) <= m15_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M15_AXI_wstrb(3 downto 0) <= m15_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M15_AXI_wvalid <= m15_couplers_to_axi_interconnect_2_WVALID;
  M16_AXI_araddr(39 downto 0) <= m16_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M16_AXI_arprot(2 downto 0) <= m16_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M16_AXI_arvalid <= m16_couplers_to_axi_interconnect_2_ARVALID;
  M16_AXI_awaddr(39 downto 0) <= m16_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M16_AXI_awprot(2 downto 0) <= m16_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M16_AXI_awvalid <= m16_couplers_to_axi_interconnect_2_AWVALID;
  M16_AXI_bready <= m16_couplers_to_axi_interconnect_2_BREADY;
  M16_AXI_rready <= m16_couplers_to_axi_interconnect_2_RREADY;
  M16_AXI_wdata(31 downto 0) <= m16_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M16_AXI_wstrb(3 downto 0) <= m16_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M16_AXI_wvalid <= m16_couplers_to_axi_interconnect_2_WVALID;
  M17_AXI_araddr(39 downto 0) <= m17_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M17_AXI_arprot(2 downto 0) <= m17_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M17_AXI_arvalid <= m17_couplers_to_axi_interconnect_2_ARVALID;
  M17_AXI_awaddr(39 downto 0) <= m17_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M17_AXI_awprot(2 downto 0) <= m17_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M17_AXI_awvalid <= m17_couplers_to_axi_interconnect_2_AWVALID;
  M17_AXI_bready <= m17_couplers_to_axi_interconnect_2_BREADY;
  M17_AXI_rready <= m17_couplers_to_axi_interconnect_2_RREADY;
  M17_AXI_wdata(31 downto 0) <= m17_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M17_AXI_wstrb(3 downto 0) <= m17_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M17_AXI_wvalid <= m17_couplers_to_axi_interconnect_2_WVALID;
  M18_AXI_araddr(39 downto 0) <= m18_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M18_AXI_arprot(2 downto 0) <= m18_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M18_AXI_arvalid <= m18_couplers_to_axi_interconnect_2_ARVALID;
  M18_AXI_awaddr(39 downto 0) <= m18_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M18_AXI_awprot(2 downto 0) <= m18_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M18_AXI_awvalid <= m18_couplers_to_axi_interconnect_2_AWVALID;
  M18_AXI_bready <= m18_couplers_to_axi_interconnect_2_BREADY;
  M18_AXI_rready <= m18_couplers_to_axi_interconnect_2_RREADY;
  M18_AXI_wdata(31 downto 0) <= m18_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M18_AXI_wstrb(3 downto 0) <= m18_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M18_AXI_wvalid <= m18_couplers_to_axi_interconnect_2_WVALID;
  M19_AXI_araddr(39 downto 0) <= m19_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M19_AXI_arprot(2 downto 0) <= m19_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M19_AXI_arvalid <= m19_couplers_to_axi_interconnect_2_ARVALID;
  M19_AXI_awaddr(39 downto 0) <= m19_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M19_AXI_awprot(2 downto 0) <= m19_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M19_AXI_awvalid <= m19_couplers_to_axi_interconnect_2_AWVALID;
  M19_AXI_bready <= m19_couplers_to_axi_interconnect_2_BREADY;
  M19_AXI_rready <= m19_couplers_to_axi_interconnect_2_RREADY;
  M19_AXI_wdata(31 downto 0) <= m19_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M19_AXI_wstrb(3 downto 0) <= m19_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M19_AXI_wvalid <= m19_couplers_to_axi_interconnect_2_WVALID;
  M20_AXI_araddr(39 downto 0) <= m20_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M20_AXI_arprot(2 downto 0) <= m20_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M20_AXI_arvalid <= m20_couplers_to_axi_interconnect_2_ARVALID;
  M20_AXI_awaddr(39 downto 0) <= m20_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M20_AXI_awprot(2 downto 0) <= m20_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M20_AXI_awvalid <= m20_couplers_to_axi_interconnect_2_AWVALID;
  M20_AXI_bready <= m20_couplers_to_axi_interconnect_2_BREADY;
  M20_AXI_rready <= m20_couplers_to_axi_interconnect_2_RREADY;
  M20_AXI_wdata(31 downto 0) <= m20_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M20_AXI_wstrb(3 downto 0) <= m20_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M20_AXI_wvalid <= m20_couplers_to_axi_interconnect_2_WVALID;
  M21_AXI_araddr <= m21_couplers_to_axi_interconnect_2_ARADDR;
  M21_AXI_arburst <= m21_couplers_to_axi_interconnect_2_ARBURST;
  M21_AXI_arcache <= m21_couplers_to_axi_interconnect_2_ARCACHE;
  M21_AXI_arlen <= m21_couplers_to_axi_interconnect_2_ARLEN;
  M21_AXI_arlock <= m21_couplers_to_axi_interconnect_2_ARLOCK;
  M21_AXI_arprot <= m21_couplers_to_axi_interconnect_2_ARPROT;
  M21_AXI_arqos <= m21_couplers_to_axi_interconnect_2_ARQOS;
  M21_AXI_arregion <= m21_couplers_to_axi_interconnect_2_ARREGION;
  M21_AXI_arsize <= m21_couplers_to_axi_interconnect_2_ARSIZE;
  M21_AXI_aruser <= m21_couplers_to_axi_interconnect_2_ARUSER;
  M21_AXI_arvalid <= m21_couplers_to_axi_interconnect_2_ARVALID;
  M21_AXI_awaddr <= m21_couplers_to_axi_interconnect_2_AWADDR;
  M21_AXI_awburst <= m21_couplers_to_axi_interconnect_2_AWBURST;
  M21_AXI_awcache <= m21_couplers_to_axi_interconnect_2_AWCACHE;
  M21_AXI_awlen <= m21_couplers_to_axi_interconnect_2_AWLEN;
  M21_AXI_awlock <= m21_couplers_to_axi_interconnect_2_AWLOCK;
  M21_AXI_awprot <= m21_couplers_to_axi_interconnect_2_AWPROT;
  M21_AXI_awqos <= m21_couplers_to_axi_interconnect_2_AWQOS;
  M21_AXI_awregion <= m21_couplers_to_axi_interconnect_2_AWREGION;
  M21_AXI_awsize <= m21_couplers_to_axi_interconnect_2_AWSIZE;
  M21_AXI_awuser <= m21_couplers_to_axi_interconnect_2_AWUSER;
  M21_AXI_awvalid <= m21_couplers_to_axi_interconnect_2_AWVALID;
  M21_AXI_bready <= m21_couplers_to_axi_interconnect_2_BREADY;
  M21_AXI_rready <= m21_couplers_to_axi_interconnect_2_RREADY;
  M21_AXI_wdata <= m21_couplers_to_axi_interconnect_2_WDATA;
  M21_AXI_wlast <= m21_couplers_to_axi_interconnect_2_WLAST;
  M21_AXI_wstrb <= m21_couplers_to_axi_interconnect_2_WSTRB;
  M21_AXI_wvalid <= m21_couplers_to_axi_interconnect_2_WVALID;
  M22_AXI_araddr <= m22_couplers_to_axi_interconnect_2_ARADDR;
  M22_AXI_arburst <= m22_couplers_to_axi_interconnect_2_ARBURST;
  M22_AXI_arcache <= m22_couplers_to_axi_interconnect_2_ARCACHE;
  M22_AXI_arlen <= m22_couplers_to_axi_interconnect_2_ARLEN;
  M22_AXI_arlock <= m22_couplers_to_axi_interconnect_2_ARLOCK;
  M22_AXI_arprot <= m22_couplers_to_axi_interconnect_2_ARPROT;
  M22_AXI_arqos <= m22_couplers_to_axi_interconnect_2_ARQOS;
  M22_AXI_arregion <= m22_couplers_to_axi_interconnect_2_ARREGION;
  M22_AXI_arsize <= m22_couplers_to_axi_interconnect_2_ARSIZE;
  M22_AXI_aruser <= m22_couplers_to_axi_interconnect_2_ARUSER;
  M22_AXI_arvalid <= m22_couplers_to_axi_interconnect_2_ARVALID;
  M22_AXI_awaddr <= m22_couplers_to_axi_interconnect_2_AWADDR;
  M22_AXI_awburst <= m22_couplers_to_axi_interconnect_2_AWBURST;
  M22_AXI_awcache <= m22_couplers_to_axi_interconnect_2_AWCACHE;
  M22_AXI_awlen <= m22_couplers_to_axi_interconnect_2_AWLEN;
  M22_AXI_awlock <= m22_couplers_to_axi_interconnect_2_AWLOCK;
  M22_AXI_awprot <= m22_couplers_to_axi_interconnect_2_AWPROT;
  M22_AXI_awqos <= m22_couplers_to_axi_interconnect_2_AWQOS;
  M22_AXI_awregion <= m22_couplers_to_axi_interconnect_2_AWREGION;
  M22_AXI_awsize <= m22_couplers_to_axi_interconnect_2_AWSIZE;
  M22_AXI_awuser <= m22_couplers_to_axi_interconnect_2_AWUSER;
  M22_AXI_awvalid <= m22_couplers_to_axi_interconnect_2_AWVALID;
  M22_AXI_bready <= m22_couplers_to_axi_interconnect_2_BREADY;
  M22_AXI_rready <= m22_couplers_to_axi_interconnect_2_RREADY;
  M22_AXI_wdata <= m22_couplers_to_axi_interconnect_2_WDATA;
  M22_AXI_wlast <= m22_couplers_to_axi_interconnect_2_WLAST;
  M22_AXI_wstrb <= m22_couplers_to_axi_interconnect_2_WSTRB;
  M22_AXI_wvalid <= m22_couplers_to_axi_interconnect_2_WVALID;
  M23_AXI_araddr <= m23_couplers_to_axi_interconnect_2_ARADDR;
  M23_AXI_arburst <= m23_couplers_to_axi_interconnect_2_ARBURST;
  M23_AXI_arcache <= m23_couplers_to_axi_interconnect_2_ARCACHE;
  M23_AXI_arlen <= m23_couplers_to_axi_interconnect_2_ARLEN;
  M23_AXI_arlock <= m23_couplers_to_axi_interconnect_2_ARLOCK;
  M23_AXI_arprot <= m23_couplers_to_axi_interconnect_2_ARPROT;
  M23_AXI_arqos <= m23_couplers_to_axi_interconnect_2_ARQOS;
  M23_AXI_arregion <= m23_couplers_to_axi_interconnect_2_ARREGION;
  M23_AXI_arsize <= m23_couplers_to_axi_interconnect_2_ARSIZE;
  M23_AXI_aruser <= m23_couplers_to_axi_interconnect_2_ARUSER;
  M23_AXI_arvalid <= m23_couplers_to_axi_interconnect_2_ARVALID;
  M23_AXI_awaddr <= m23_couplers_to_axi_interconnect_2_AWADDR;
  M23_AXI_awburst <= m23_couplers_to_axi_interconnect_2_AWBURST;
  M23_AXI_awcache <= m23_couplers_to_axi_interconnect_2_AWCACHE;
  M23_AXI_awlen <= m23_couplers_to_axi_interconnect_2_AWLEN;
  M23_AXI_awlock <= m23_couplers_to_axi_interconnect_2_AWLOCK;
  M23_AXI_awprot <= m23_couplers_to_axi_interconnect_2_AWPROT;
  M23_AXI_awqos <= m23_couplers_to_axi_interconnect_2_AWQOS;
  M23_AXI_awregion <= m23_couplers_to_axi_interconnect_2_AWREGION;
  M23_AXI_awsize <= m23_couplers_to_axi_interconnect_2_AWSIZE;
  M23_AXI_awuser <= m23_couplers_to_axi_interconnect_2_AWUSER;
  M23_AXI_awvalid <= m23_couplers_to_axi_interconnect_2_AWVALID;
  M23_AXI_bready <= m23_couplers_to_axi_interconnect_2_BREADY;
  M23_AXI_rready <= m23_couplers_to_axi_interconnect_2_RREADY;
  M23_AXI_wdata <= m23_couplers_to_axi_interconnect_2_WDATA;
  M23_AXI_wlast <= m23_couplers_to_axi_interconnect_2_WLAST;
  M23_AXI_wstrb <= m23_couplers_to_axi_interconnect_2_WSTRB;
  M23_AXI_wvalid <= m23_couplers_to_axi_interconnect_2_WVALID;
  M24_AXI_araddr <= m24_couplers_to_axi_interconnect_2_ARADDR;
  M24_AXI_arburst <= m24_couplers_to_axi_interconnect_2_ARBURST;
  M24_AXI_arcache <= m24_couplers_to_axi_interconnect_2_ARCACHE;
  M24_AXI_arlen <= m24_couplers_to_axi_interconnect_2_ARLEN;
  M24_AXI_arlock <= m24_couplers_to_axi_interconnect_2_ARLOCK;
  M24_AXI_arprot <= m24_couplers_to_axi_interconnect_2_ARPROT;
  M24_AXI_arqos <= m24_couplers_to_axi_interconnect_2_ARQOS;
  M24_AXI_arregion <= m24_couplers_to_axi_interconnect_2_ARREGION;
  M24_AXI_arsize <= m24_couplers_to_axi_interconnect_2_ARSIZE;
  M24_AXI_aruser <= m24_couplers_to_axi_interconnect_2_ARUSER;
  M24_AXI_arvalid <= m24_couplers_to_axi_interconnect_2_ARVALID;
  M24_AXI_awaddr <= m24_couplers_to_axi_interconnect_2_AWADDR;
  M24_AXI_awburst <= m24_couplers_to_axi_interconnect_2_AWBURST;
  M24_AXI_awcache <= m24_couplers_to_axi_interconnect_2_AWCACHE;
  M24_AXI_awlen <= m24_couplers_to_axi_interconnect_2_AWLEN;
  M24_AXI_awlock <= m24_couplers_to_axi_interconnect_2_AWLOCK;
  M24_AXI_awprot <= m24_couplers_to_axi_interconnect_2_AWPROT;
  M24_AXI_awqos <= m24_couplers_to_axi_interconnect_2_AWQOS;
  M24_AXI_awregion <= m24_couplers_to_axi_interconnect_2_AWREGION;
  M24_AXI_awsize <= m24_couplers_to_axi_interconnect_2_AWSIZE;
  M24_AXI_awuser <= m24_couplers_to_axi_interconnect_2_AWUSER;
  M24_AXI_awvalid <= m24_couplers_to_axi_interconnect_2_AWVALID;
  M24_AXI_bready <= m24_couplers_to_axi_interconnect_2_BREADY;
  M24_AXI_rready <= m24_couplers_to_axi_interconnect_2_RREADY;
  M24_AXI_wdata <= m24_couplers_to_axi_interconnect_2_WDATA;
  M24_AXI_wlast <= m24_couplers_to_axi_interconnect_2_WLAST;
  M24_AXI_wstrb <= m24_couplers_to_axi_interconnect_2_WSTRB;
  M24_AXI_wvalid <= m24_couplers_to_axi_interconnect_2_WVALID;
  M25_AXI_araddr <= m25_couplers_to_axi_interconnect_2_ARADDR;
  M25_AXI_arburst <= m25_couplers_to_axi_interconnect_2_ARBURST;
  M25_AXI_arcache <= m25_couplers_to_axi_interconnect_2_ARCACHE;
  M25_AXI_arlen <= m25_couplers_to_axi_interconnect_2_ARLEN;
  M25_AXI_arlock <= m25_couplers_to_axi_interconnect_2_ARLOCK;
  M25_AXI_arprot <= m25_couplers_to_axi_interconnect_2_ARPROT;
  M25_AXI_arqos <= m25_couplers_to_axi_interconnect_2_ARQOS;
  M25_AXI_arregion <= m25_couplers_to_axi_interconnect_2_ARREGION;
  M25_AXI_arsize <= m25_couplers_to_axi_interconnect_2_ARSIZE;
  M25_AXI_aruser <= m25_couplers_to_axi_interconnect_2_ARUSER;
  M25_AXI_arvalid <= m25_couplers_to_axi_interconnect_2_ARVALID;
  M25_AXI_awaddr <= m25_couplers_to_axi_interconnect_2_AWADDR;
  M25_AXI_awburst <= m25_couplers_to_axi_interconnect_2_AWBURST;
  M25_AXI_awcache <= m25_couplers_to_axi_interconnect_2_AWCACHE;
  M25_AXI_awlen <= m25_couplers_to_axi_interconnect_2_AWLEN;
  M25_AXI_awlock <= m25_couplers_to_axi_interconnect_2_AWLOCK;
  M25_AXI_awprot <= m25_couplers_to_axi_interconnect_2_AWPROT;
  M25_AXI_awqos <= m25_couplers_to_axi_interconnect_2_AWQOS;
  M25_AXI_awregion <= m25_couplers_to_axi_interconnect_2_AWREGION;
  M25_AXI_awsize <= m25_couplers_to_axi_interconnect_2_AWSIZE;
  M25_AXI_awuser <= m25_couplers_to_axi_interconnect_2_AWUSER;
  M25_AXI_awvalid <= m25_couplers_to_axi_interconnect_2_AWVALID;
  M25_AXI_bready <= m25_couplers_to_axi_interconnect_2_BREADY;
  M25_AXI_rready <= m25_couplers_to_axi_interconnect_2_RREADY;
  M25_AXI_wdata <= m25_couplers_to_axi_interconnect_2_WDATA;
  M25_AXI_wlast <= m25_couplers_to_axi_interconnect_2_WLAST;
  M25_AXI_wstrb <= m25_couplers_to_axi_interconnect_2_WSTRB;
  M25_AXI_wvalid <= m25_couplers_to_axi_interconnect_2_WVALID;
  M26_AXI_araddr <= m26_couplers_to_axi_interconnect_2_ARADDR;
  M26_AXI_arburst <= m26_couplers_to_axi_interconnect_2_ARBURST;
  M26_AXI_arcache <= m26_couplers_to_axi_interconnect_2_ARCACHE;
  M26_AXI_arlen <= m26_couplers_to_axi_interconnect_2_ARLEN;
  M26_AXI_arlock <= m26_couplers_to_axi_interconnect_2_ARLOCK;
  M26_AXI_arprot <= m26_couplers_to_axi_interconnect_2_ARPROT;
  M26_AXI_arqos <= m26_couplers_to_axi_interconnect_2_ARQOS;
  M26_AXI_arregion <= m26_couplers_to_axi_interconnect_2_ARREGION;
  M26_AXI_arsize <= m26_couplers_to_axi_interconnect_2_ARSIZE;
  M26_AXI_aruser <= m26_couplers_to_axi_interconnect_2_ARUSER;
  M26_AXI_arvalid <= m26_couplers_to_axi_interconnect_2_ARVALID;
  M26_AXI_awaddr <= m26_couplers_to_axi_interconnect_2_AWADDR;
  M26_AXI_awburst <= m26_couplers_to_axi_interconnect_2_AWBURST;
  M26_AXI_awcache <= m26_couplers_to_axi_interconnect_2_AWCACHE;
  M26_AXI_awlen <= m26_couplers_to_axi_interconnect_2_AWLEN;
  M26_AXI_awlock <= m26_couplers_to_axi_interconnect_2_AWLOCK;
  M26_AXI_awprot <= m26_couplers_to_axi_interconnect_2_AWPROT;
  M26_AXI_awqos <= m26_couplers_to_axi_interconnect_2_AWQOS;
  M26_AXI_awregion <= m26_couplers_to_axi_interconnect_2_AWREGION;
  M26_AXI_awsize <= m26_couplers_to_axi_interconnect_2_AWSIZE;
  M26_AXI_awuser <= m26_couplers_to_axi_interconnect_2_AWUSER;
  M26_AXI_awvalid <= m26_couplers_to_axi_interconnect_2_AWVALID;
  M26_AXI_bready <= m26_couplers_to_axi_interconnect_2_BREADY;
  M26_AXI_rready <= m26_couplers_to_axi_interconnect_2_RREADY;
  M26_AXI_wdata <= m26_couplers_to_axi_interconnect_2_WDATA;
  M26_AXI_wlast <= m26_couplers_to_axi_interconnect_2_WLAST;
  M26_AXI_wstrb <= m26_couplers_to_axi_interconnect_2_WSTRB;
  M26_AXI_wvalid <= m26_couplers_to_axi_interconnect_2_WVALID;
  M27_AXI_araddr <= m27_couplers_to_axi_interconnect_2_ARADDR;
  M27_AXI_arburst <= m27_couplers_to_axi_interconnect_2_ARBURST;
  M27_AXI_arcache <= m27_couplers_to_axi_interconnect_2_ARCACHE;
  M27_AXI_arlen <= m27_couplers_to_axi_interconnect_2_ARLEN;
  M27_AXI_arlock <= m27_couplers_to_axi_interconnect_2_ARLOCK;
  M27_AXI_arprot <= m27_couplers_to_axi_interconnect_2_ARPROT;
  M27_AXI_arqos <= m27_couplers_to_axi_interconnect_2_ARQOS;
  M27_AXI_arregion <= m27_couplers_to_axi_interconnect_2_ARREGION;
  M27_AXI_arsize <= m27_couplers_to_axi_interconnect_2_ARSIZE;
  M27_AXI_aruser <= m27_couplers_to_axi_interconnect_2_ARUSER;
  M27_AXI_arvalid <= m27_couplers_to_axi_interconnect_2_ARVALID;
  M27_AXI_awaddr <= m27_couplers_to_axi_interconnect_2_AWADDR;
  M27_AXI_awburst <= m27_couplers_to_axi_interconnect_2_AWBURST;
  M27_AXI_awcache <= m27_couplers_to_axi_interconnect_2_AWCACHE;
  M27_AXI_awlen <= m27_couplers_to_axi_interconnect_2_AWLEN;
  M27_AXI_awlock <= m27_couplers_to_axi_interconnect_2_AWLOCK;
  M27_AXI_awprot <= m27_couplers_to_axi_interconnect_2_AWPROT;
  M27_AXI_awqos <= m27_couplers_to_axi_interconnect_2_AWQOS;
  M27_AXI_awregion <= m27_couplers_to_axi_interconnect_2_AWREGION;
  M27_AXI_awsize <= m27_couplers_to_axi_interconnect_2_AWSIZE;
  M27_AXI_awuser <= m27_couplers_to_axi_interconnect_2_AWUSER;
  M27_AXI_awvalid <= m27_couplers_to_axi_interconnect_2_AWVALID;
  M27_AXI_bready <= m27_couplers_to_axi_interconnect_2_BREADY;
  M27_AXI_rready <= m27_couplers_to_axi_interconnect_2_RREADY;
  M27_AXI_wdata <= m27_couplers_to_axi_interconnect_2_WDATA;
  M27_AXI_wlast <= m27_couplers_to_axi_interconnect_2_WLAST;
  M27_AXI_wstrb <= m27_couplers_to_axi_interconnect_2_WSTRB;
  M27_AXI_wvalid <= m27_couplers_to_axi_interconnect_2_WVALID;
  M28_AXI_araddr <= m28_couplers_to_axi_interconnect_2_ARADDR;
  M28_AXI_arburst <= m28_couplers_to_axi_interconnect_2_ARBURST;
  M28_AXI_arcache <= m28_couplers_to_axi_interconnect_2_ARCACHE;
  M28_AXI_arlen <= m28_couplers_to_axi_interconnect_2_ARLEN;
  M28_AXI_arlock <= m28_couplers_to_axi_interconnect_2_ARLOCK;
  M28_AXI_arprot <= m28_couplers_to_axi_interconnect_2_ARPROT;
  M28_AXI_arqos <= m28_couplers_to_axi_interconnect_2_ARQOS;
  M28_AXI_arregion <= m28_couplers_to_axi_interconnect_2_ARREGION;
  M28_AXI_arsize <= m28_couplers_to_axi_interconnect_2_ARSIZE;
  M28_AXI_aruser <= m28_couplers_to_axi_interconnect_2_ARUSER;
  M28_AXI_arvalid <= m28_couplers_to_axi_interconnect_2_ARVALID;
  M28_AXI_awaddr <= m28_couplers_to_axi_interconnect_2_AWADDR;
  M28_AXI_awburst <= m28_couplers_to_axi_interconnect_2_AWBURST;
  M28_AXI_awcache <= m28_couplers_to_axi_interconnect_2_AWCACHE;
  M28_AXI_awlen <= m28_couplers_to_axi_interconnect_2_AWLEN;
  M28_AXI_awlock <= m28_couplers_to_axi_interconnect_2_AWLOCK;
  M28_AXI_awprot <= m28_couplers_to_axi_interconnect_2_AWPROT;
  M28_AXI_awqos <= m28_couplers_to_axi_interconnect_2_AWQOS;
  M28_AXI_awregion <= m28_couplers_to_axi_interconnect_2_AWREGION;
  M28_AXI_awsize <= m28_couplers_to_axi_interconnect_2_AWSIZE;
  M28_AXI_awuser <= m28_couplers_to_axi_interconnect_2_AWUSER;
  M28_AXI_awvalid <= m28_couplers_to_axi_interconnect_2_AWVALID;
  M28_AXI_bready <= m28_couplers_to_axi_interconnect_2_BREADY;
  M28_AXI_rready <= m28_couplers_to_axi_interconnect_2_RREADY;
  M28_AXI_wdata <= m28_couplers_to_axi_interconnect_2_WDATA;
  M28_AXI_wlast <= m28_couplers_to_axi_interconnect_2_WLAST;
  M28_AXI_wstrb <= m28_couplers_to_axi_interconnect_2_WSTRB;
  M28_AXI_wvalid <= m28_couplers_to_axi_interconnect_2_WVALID;
  S00_AXI_arready(0) <= axi_interconnect_2_to_s00_couplers_ARREADY(0);
  S00_AXI_awready(0) <= axi_interconnect_2_to_s00_couplers_AWREADY(0);
  S00_AXI_bid(15 downto 0) <= axi_interconnect_2_to_s00_couplers_BID(15 downto 0);
  S00_AXI_bresp(1 downto 0) <= axi_interconnect_2_to_s00_couplers_BRESP(1 downto 0);
  S00_AXI_bvalid(0) <= axi_interconnect_2_to_s00_couplers_BVALID(0);
  S00_AXI_rdata(127 downto 0) <= axi_interconnect_2_to_s00_couplers_RDATA(127 downto 0);
  S00_AXI_rid(15 downto 0) <= axi_interconnect_2_to_s00_couplers_RID(15 downto 0);
  S00_AXI_rlast(0) <= axi_interconnect_2_to_s00_couplers_RLAST(0);
  S00_AXI_rresp(1 downto 0) <= axi_interconnect_2_to_s00_couplers_RRESP(1 downto 0);
  S00_AXI_rvalid(0) <= axi_interconnect_2_to_s00_couplers_RVALID(0);
  S00_AXI_wready(0) <= axi_interconnect_2_to_s00_couplers_WREADY(0);
  axi_interconnect_2_ACLK_net <= ACLK;
  axi_interconnect_2_ARESETN_net <= ARESETN;
  axi_interconnect_2_to_s00_couplers_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  axi_interconnect_2_to_s00_couplers_ARBURST(1 downto 0) <= S00_AXI_arburst(1 downto 0);
  axi_interconnect_2_to_s00_couplers_ARCACHE(3 downto 0) <= S00_AXI_arcache(3 downto 0);
  axi_interconnect_2_to_s00_couplers_ARID(15 downto 0) <= S00_AXI_arid(15 downto 0);
  axi_interconnect_2_to_s00_couplers_ARLEN(7 downto 0) <= S00_AXI_arlen(7 downto 0);
  axi_interconnect_2_to_s00_couplers_ARLOCK(0) <= S00_AXI_arlock(0);
  axi_interconnect_2_to_s00_couplers_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  axi_interconnect_2_to_s00_couplers_ARQOS(3 downto 0) <= S00_AXI_arqos(3 downto 0);
  axi_interconnect_2_to_s00_couplers_ARSIZE(2 downto 0) <= S00_AXI_arsize(2 downto 0);
  axi_interconnect_2_to_s00_couplers_ARUSER(15 downto 0) <= S00_AXI_aruser(15 downto 0);
  axi_interconnect_2_to_s00_couplers_ARVALID(0) <= S00_AXI_arvalid(0);
  axi_interconnect_2_to_s00_couplers_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  axi_interconnect_2_to_s00_couplers_AWBURST(1 downto 0) <= S00_AXI_awburst(1 downto 0);
  axi_interconnect_2_to_s00_couplers_AWCACHE(3 downto 0) <= S00_AXI_awcache(3 downto 0);
  axi_interconnect_2_to_s00_couplers_AWID(15 downto 0) <= S00_AXI_awid(15 downto 0);
  axi_interconnect_2_to_s00_couplers_AWLEN(7 downto 0) <= S00_AXI_awlen(7 downto 0);
  axi_interconnect_2_to_s00_couplers_AWLOCK(0) <= S00_AXI_awlock(0);
  axi_interconnect_2_to_s00_couplers_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  axi_interconnect_2_to_s00_couplers_AWQOS(3 downto 0) <= S00_AXI_awqos(3 downto 0);
  axi_interconnect_2_to_s00_couplers_AWSIZE(2 downto 0) <= S00_AXI_awsize(2 downto 0);
  axi_interconnect_2_to_s00_couplers_AWUSER(15 downto 0) <= S00_AXI_awuser(15 downto 0);
  axi_interconnect_2_to_s00_couplers_AWVALID(0) <= S00_AXI_awvalid(0);
  axi_interconnect_2_to_s00_couplers_BREADY(0) <= S00_AXI_bready(0);
  axi_interconnect_2_to_s00_couplers_RREADY(0) <= S00_AXI_rready(0);
  axi_interconnect_2_to_s00_couplers_WDATA(127 downto 0) <= S00_AXI_wdata(127 downto 0);
  axi_interconnect_2_to_s00_couplers_WLAST(0) <= S00_AXI_wlast(0);
  axi_interconnect_2_to_s00_couplers_WSTRB(15 downto 0) <= S00_AXI_wstrb(15 downto 0);
  axi_interconnect_2_to_s00_couplers_WVALID(0) <= S00_AXI_wvalid(0);
  m00_couplers_to_axi_interconnect_2_ARREADY <= M00_AXI_arready;
  m00_couplers_to_axi_interconnect_2_AWREADY <= M00_AXI_awready;
  m00_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M00_AXI_bresp(1 downto 0);
  m00_couplers_to_axi_interconnect_2_BVALID <= M00_AXI_bvalid;
  m00_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M00_AXI_rdata(31 downto 0);
  m00_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M00_AXI_rresp(1 downto 0);
  m00_couplers_to_axi_interconnect_2_RVALID <= M00_AXI_rvalid;
  m00_couplers_to_axi_interconnect_2_WREADY <= M00_AXI_wready;
  m01_couplers_to_axi_interconnect_2_ARREADY <= M01_AXI_arready;
  m01_couplers_to_axi_interconnect_2_AWREADY <= M01_AXI_awready;
  m01_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M01_AXI_bresp(1 downto 0);
  m01_couplers_to_axi_interconnect_2_BVALID <= M01_AXI_bvalid;
  m01_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M01_AXI_rdata(31 downto 0);
  m01_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M01_AXI_rresp(1 downto 0);
  m01_couplers_to_axi_interconnect_2_RVALID <= M01_AXI_rvalid;
  m01_couplers_to_axi_interconnect_2_WREADY <= M01_AXI_wready;
  m02_couplers_to_axi_interconnect_2_ARREADY <= M02_AXI_arready;
  m02_couplers_to_axi_interconnect_2_AWREADY <= M02_AXI_awready;
  m02_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M02_AXI_bresp(1 downto 0);
  m02_couplers_to_axi_interconnect_2_BVALID <= M02_AXI_bvalid;
  m02_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M02_AXI_rdata(31 downto 0);
  m02_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M02_AXI_rresp(1 downto 0);
  m02_couplers_to_axi_interconnect_2_RVALID <= M02_AXI_rvalid;
  m02_couplers_to_axi_interconnect_2_WREADY <= M02_AXI_wready;
  m03_couplers_to_axi_interconnect_2_ARREADY <= M03_AXI_arready;
  m03_couplers_to_axi_interconnect_2_AWREADY <= M03_AXI_awready;
  m03_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M03_AXI_bresp(1 downto 0);
  m03_couplers_to_axi_interconnect_2_BVALID <= M03_AXI_bvalid;
  m03_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M03_AXI_rdata(31 downto 0);
  m03_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M03_AXI_rresp(1 downto 0);
  m03_couplers_to_axi_interconnect_2_RVALID <= M03_AXI_rvalid;
  m03_couplers_to_axi_interconnect_2_WREADY <= M03_AXI_wready;
  m04_couplers_to_axi_interconnect_2_ARREADY <= M04_AXI_arready;
  m04_couplers_to_axi_interconnect_2_AWREADY <= M04_AXI_awready;
  m04_couplers_to_axi_interconnect_2_BRESP <= M04_AXI_bresp;
  m04_couplers_to_axi_interconnect_2_BVALID <= M04_AXI_bvalid;
  m04_couplers_to_axi_interconnect_2_RDATA <= M04_AXI_rdata;
  m04_couplers_to_axi_interconnect_2_RLAST <= M04_AXI_rlast;
  m04_couplers_to_axi_interconnect_2_RRESP <= M04_AXI_rresp;
  m04_couplers_to_axi_interconnect_2_RVALID <= M04_AXI_rvalid;
  m04_couplers_to_axi_interconnect_2_WREADY <= M04_AXI_wready;
  m05_couplers_to_axi_interconnect_2_ARREADY <= M05_AXI_arready;
  m05_couplers_to_axi_interconnect_2_AWREADY <= M05_AXI_awready;
  m05_couplers_to_axi_interconnect_2_BRESP <= M05_AXI_bresp;
  m05_couplers_to_axi_interconnect_2_BVALID <= M05_AXI_bvalid;
  m05_couplers_to_axi_interconnect_2_RDATA <= M05_AXI_rdata;
  m05_couplers_to_axi_interconnect_2_RLAST <= M05_AXI_rlast;
  m05_couplers_to_axi_interconnect_2_RRESP <= M05_AXI_rresp;
  m05_couplers_to_axi_interconnect_2_RVALID <= M05_AXI_rvalid;
  m05_couplers_to_axi_interconnect_2_WREADY <= M05_AXI_wready;
  m06_couplers_to_axi_interconnect_2_ARREADY <= M06_AXI_arready;
  m06_couplers_to_axi_interconnect_2_AWREADY <= M06_AXI_awready;
  m06_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M06_AXI_bresp(1 downto 0);
  m06_couplers_to_axi_interconnect_2_BVALID <= M06_AXI_bvalid;
  m06_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M06_AXI_rdata(31 downto 0);
  m06_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M06_AXI_rresp(1 downto 0);
  m06_couplers_to_axi_interconnect_2_RVALID <= M06_AXI_rvalid;
  m06_couplers_to_axi_interconnect_2_WREADY <= M06_AXI_wready;
  m07_couplers_to_axi_interconnect_2_ARREADY <= M07_AXI_arready;
  m07_couplers_to_axi_interconnect_2_AWREADY <= M07_AXI_awready;
  m07_couplers_to_axi_interconnect_2_BRESP <= M07_AXI_bresp;
  m07_couplers_to_axi_interconnect_2_BVALID <= M07_AXI_bvalid;
  m07_couplers_to_axi_interconnect_2_RDATA <= M07_AXI_rdata;
  m07_couplers_to_axi_interconnect_2_RLAST <= M07_AXI_rlast;
  m07_couplers_to_axi_interconnect_2_RRESP <= M07_AXI_rresp;
  m07_couplers_to_axi_interconnect_2_RVALID <= M07_AXI_rvalid;
  m07_couplers_to_axi_interconnect_2_WREADY <= M07_AXI_wready;
  m08_couplers_to_axi_interconnect_2_ARREADY <= M08_AXI_arready;
  m08_couplers_to_axi_interconnect_2_AWREADY <= M08_AXI_awready;
  m08_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M08_AXI_bresp(1 downto 0);
  m08_couplers_to_axi_interconnect_2_BVALID <= M08_AXI_bvalid;
  m08_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M08_AXI_rdata(31 downto 0);
  m08_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M08_AXI_rresp(1 downto 0);
  m08_couplers_to_axi_interconnect_2_RVALID <= M08_AXI_rvalid;
  m08_couplers_to_axi_interconnect_2_WREADY <= M08_AXI_wready;
  m09_couplers_to_axi_interconnect_2_ARREADY <= M09_AXI_arready;
  m09_couplers_to_axi_interconnect_2_AWREADY <= M09_AXI_awready;
  m09_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M09_AXI_bresp(1 downto 0);
  m09_couplers_to_axi_interconnect_2_BVALID <= M09_AXI_bvalid;
  m09_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M09_AXI_rdata(31 downto 0);
  m09_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M09_AXI_rresp(1 downto 0);
  m09_couplers_to_axi_interconnect_2_RVALID <= M09_AXI_rvalid;
  m09_couplers_to_axi_interconnect_2_WREADY <= M09_AXI_wready;
  m10_couplers_to_axi_interconnect_2_ARREADY <= M10_AXI_arready;
  m10_couplers_to_axi_interconnect_2_AWREADY <= M10_AXI_awready;
  m10_couplers_to_axi_interconnect_2_BRESP <= M10_AXI_bresp;
  m10_couplers_to_axi_interconnect_2_BVALID <= M10_AXI_bvalid;
  m10_couplers_to_axi_interconnect_2_RDATA <= M10_AXI_rdata;
  m10_couplers_to_axi_interconnect_2_RLAST <= M10_AXI_rlast;
  m10_couplers_to_axi_interconnect_2_RRESP <= M10_AXI_rresp;
  m10_couplers_to_axi_interconnect_2_RVALID <= M10_AXI_rvalid;
  m10_couplers_to_axi_interconnect_2_WREADY <= M10_AXI_wready;
  m11_couplers_to_axi_interconnect_2_ARREADY <= M11_AXI_arready;
  m11_couplers_to_axi_interconnect_2_AWREADY <= M11_AXI_awready;
  m11_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M11_AXI_bresp(1 downto 0);
  m11_couplers_to_axi_interconnect_2_BVALID <= M11_AXI_bvalid;
  m11_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M11_AXI_rdata(31 downto 0);
  m11_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M11_AXI_rresp(1 downto 0);
  m11_couplers_to_axi_interconnect_2_RVALID <= M11_AXI_rvalid;
  m11_couplers_to_axi_interconnect_2_WREADY <= M11_AXI_wready;
  m12_couplers_to_axi_interconnect_2_ARREADY <= M12_AXI_arready;
  m12_couplers_to_axi_interconnect_2_AWREADY <= M12_AXI_awready;
  m12_couplers_to_axi_interconnect_2_BRESP <= M12_AXI_bresp;
  m12_couplers_to_axi_interconnect_2_BVALID <= M12_AXI_bvalid;
  m12_couplers_to_axi_interconnect_2_RDATA <= M12_AXI_rdata;
  m12_couplers_to_axi_interconnect_2_RLAST <= M12_AXI_rlast;
  m12_couplers_to_axi_interconnect_2_RRESP <= M12_AXI_rresp;
  m12_couplers_to_axi_interconnect_2_RVALID <= M12_AXI_rvalid;
  m12_couplers_to_axi_interconnect_2_WREADY <= M12_AXI_wready;
  m13_couplers_to_axi_interconnect_2_ARREADY <= M13_AXI_arready;
  m13_couplers_to_axi_interconnect_2_AWREADY <= M13_AXI_awready;
  m13_couplers_to_axi_interconnect_2_BRESP <= M13_AXI_bresp;
  m13_couplers_to_axi_interconnect_2_BVALID <= M13_AXI_bvalid;
  m13_couplers_to_axi_interconnect_2_RDATA <= M13_AXI_rdata;
  m13_couplers_to_axi_interconnect_2_RLAST <= M13_AXI_rlast;
  m13_couplers_to_axi_interconnect_2_RRESP <= M13_AXI_rresp;
  m13_couplers_to_axi_interconnect_2_RVALID <= M13_AXI_rvalid;
  m13_couplers_to_axi_interconnect_2_WREADY <= M13_AXI_wready;
  m14_couplers_to_axi_interconnect_2_ARREADY <= M14_AXI_arready;
  m14_couplers_to_axi_interconnect_2_AWREADY <= M14_AXI_awready;
  m14_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M14_AXI_bresp(1 downto 0);
  m14_couplers_to_axi_interconnect_2_BVALID <= M14_AXI_bvalid;
  m14_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M14_AXI_rdata(31 downto 0);
  m14_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M14_AXI_rresp(1 downto 0);
  m14_couplers_to_axi_interconnect_2_RVALID <= M14_AXI_rvalid;
  m14_couplers_to_axi_interconnect_2_WREADY <= M14_AXI_wready;
  m15_couplers_to_axi_interconnect_2_ARREADY <= M15_AXI_arready;
  m15_couplers_to_axi_interconnect_2_AWREADY <= M15_AXI_awready;
  m15_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M15_AXI_bresp(1 downto 0);
  m15_couplers_to_axi_interconnect_2_BVALID <= M15_AXI_bvalid;
  m15_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M15_AXI_rdata(31 downto 0);
  m15_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M15_AXI_rresp(1 downto 0);
  m15_couplers_to_axi_interconnect_2_RVALID <= M15_AXI_rvalid;
  m15_couplers_to_axi_interconnect_2_WREADY <= M15_AXI_wready;
  m16_couplers_to_axi_interconnect_2_ARREADY <= M16_AXI_arready;
  m16_couplers_to_axi_interconnect_2_AWREADY <= M16_AXI_awready;
  m16_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M16_AXI_bresp(1 downto 0);
  m16_couplers_to_axi_interconnect_2_BVALID <= M16_AXI_bvalid;
  m16_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M16_AXI_rdata(31 downto 0);
  m16_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M16_AXI_rresp(1 downto 0);
  m16_couplers_to_axi_interconnect_2_RVALID <= M16_AXI_rvalid;
  m16_couplers_to_axi_interconnect_2_WREADY <= M16_AXI_wready;
  m17_couplers_to_axi_interconnect_2_ARREADY <= M17_AXI_arready;
  m17_couplers_to_axi_interconnect_2_AWREADY <= M17_AXI_awready;
  m17_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M17_AXI_bresp(1 downto 0);
  m17_couplers_to_axi_interconnect_2_BVALID <= M17_AXI_bvalid;
  m17_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M17_AXI_rdata(31 downto 0);
  m17_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M17_AXI_rresp(1 downto 0);
  m17_couplers_to_axi_interconnect_2_RVALID <= M17_AXI_rvalid;
  m17_couplers_to_axi_interconnect_2_WREADY <= M17_AXI_wready;
  m18_couplers_to_axi_interconnect_2_ARREADY <= M18_AXI_arready;
  m18_couplers_to_axi_interconnect_2_AWREADY <= M18_AXI_awready;
  m18_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M18_AXI_bresp(1 downto 0);
  m18_couplers_to_axi_interconnect_2_BVALID <= M18_AXI_bvalid;
  m18_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M18_AXI_rdata(31 downto 0);
  m18_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M18_AXI_rresp(1 downto 0);
  m18_couplers_to_axi_interconnect_2_RVALID <= M18_AXI_rvalid;
  m18_couplers_to_axi_interconnect_2_WREADY <= M18_AXI_wready;
  m19_couplers_to_axi_interconnect_2_ARREADY <= M19_AXI_arready;
  m19_couplers_to_axi_interconnect_2_AWREADY <= M19_AXI_awready;
  m19_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M19_AXI_bresp(1 downto 0);
  m19_couplers_to_axi_interconnect_2_BVALID <= M19_AXI_bvalid;
  m19_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M19_AXI_rdata(31 downto 0);
  m19_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M19_AXI_rresp(1 downto 0);
  m19_couplers_to_axi_interconnect_2_RVALID <= M19_AXI_rvalid;
  m19_couplers_to_axi_interconnect_2_WREADY <= M19_AXI_wready;
  m20_couplers_to_axi_interconnect_2_ARREADY <= M20_AXI_arready;
  m20_couplers_to_axi_interconnect_2_AWREADY <= M20_AXI_awready;
  m20_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M20_AXI_bresp(1 downto 0);
  m20_couplers_to_axi_interconnect_2_BVALID <= M20_AXI_bvalid;
  m20_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M20_AXI_rdata(31 downto 0);
  m20_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M20_AXI_rresp(1 downto 0);
  m20_couplers_to_axi_interconnect_2_RVALID <= M20_AXI_rvalid;
  m20_couplers_to_axi_interconnect_2_WREADY <= M20_AXI_wready;
  m21_couplers_to_axi_interconnect_2_ARREADY <= M21_AXI_arready;
  m21_couplers_to_axi_interconnect_2_AWREADY <= M21_AXI_awready;
  m21_couplers_to_axi_interconnect_2_BRESP <= M21_AXI_bresp;
  m21_couplers_to_axi_interconnect_2_BVALID <= M21_AXI_bvalid;
  m21_couplers_to_axi_interconnect_2_RDATA <= M21_AXI_rdata;
  m21_couplers_to_axi_interconnect_2_RLAST <= M21_AXI_rlast;
  m21_couplers_to_axi_interconnect_2_RRESP <= M21_AXI_rresp;
  m21_couplers_to_axi_interconnect_2_RVALID <= M21_AXI_rvalid;
  m21_couplers_to_axi_interconnect_2_WREADY <= M21_AXI_wready;
  m22_couplers_to_axi_interconnect_2_ARREADY <= M22_AXI_arready;
  m22_couplers_to_axi_interconnect_2_AWREADY <= M22_AXI_awready;
  m22_couplers_to_axi_interconnect_2_BRESP <= M22_AXI_bresp;
  m22_couplers_to_axi_interconnect_2_BVALID <= M22_AXI_bvalid;
  m22_couplers_to_axi_interconnect_2_RDATA <= M22_AXI_rdata;
  m22_couplers_to_axi_interconnect_2_RLAST <= M22_AXI_rlast;
  m22_couplers_to_axi_interconnect_2_RRESP <= M22_AXI_rresp;
  m22_couplers_to_axi_interconnect_2_RVALID <= M22_AXI_rvalid;
  m22_couplers_to_axi_interconnect_2_WREADY <= M22_AXI_wready;
  m23_couplers_to_axi_interconnect_2_ARREADY <= M23_AXI_arready;
  m23_couplers_to_axi_interconnect_2_AWREADY <= M23_AXI_awready;
  m23_couplers_to_axi_interconnect_2_BRESP <= M23_AXI_bresp;
  m23_couplers_to_axi_interconnect_2_BVALID <= M23_AXI_bvalid;
  m23_couplers_to_axi_interconnect_2_RDATA <= M23_AXI_rdata;
  m23_couplers_to_axi_interconnect_2_RLAST <= M23_AXI_rlast;
  m23_couplers_to_axi_interconnect_2_RRESP <= M23_AXI_rresp;
  m23_couplers_to_axi_interconnect_2_RVALID <= M23_AXI_rvalid;
  m23_couplers_to_axi_interconnect_2_WREADY <= M23_AXI_wready;
  m24_couplers_to_axi_interconnect_2_ARREADY <= M24_AXI_arready;
  m24_couplers_to_axi_interconnect_2_AWREADY <= M24_AXI_awready;
  m24_couplers_to_axi_interconnect_2_BRESP <= M24_AXI_bresp;
  m24_couplers_to_axi_interconnect_2_BVALID <= M24_AXI_bvalid;
  m24_couplers_to_axi_interconnect_2_RDATA <= M24_AXI_rdata;
  m24_couplers_to_axi_interconnect_2_RLAST <= M24_AXI_rlast;
  m24_couplers_to_axi_interconnect_2_RRESP <= M24_AXI_rresp;
  m24_couplers_to_axi_interconnect_2_RVALID <= M24_AXI_rvalid;
  m24_couplers_to_axi_interconnect_2_WREADY <= M24_AXI_wready;
  m25_couplers_to_axi_interconnect_2_ARREADY <= M25_AXI_arready;
  m25_couplers_to_axi_interconnect_2_AWREADY <= M25_AXI_awready;
  m25_couplers_to_axi_interconnect_2_BRESP <= M25_AXI_bresp;
  m25_couplers_to_axi_interconnect_2_BVALID <= M25_AXI_bvalid;
  m25_couplers_to_axi_interconnect_2_RDATA <= M25_AXI_rdata;
  m25_couplers_to_axi_interconnect_2_RLAST <= M25_AXI_rlast;
  m25_couplers_to_axi_interconnect_2_RRESP <= M25_AXI_rresp;
  m25_couplers_to_axi_interconnect_2_RVALID <= M25_AXI_rvalid;
  m25_couplers_to_axi_interconnect_2_WREADY <= M25_AXI_wready;
  m26_couplers_to_axi_interconnect_2_ARREADY <= M26_AXI_arready;
  m26_couplers_to_axi_interconnect_2_AWREADY <= M26_AXI_awready;
  m26_couplers_to_axi_interconnect_2_BRESP <= M26_AXI_bresp;
  m26_couplers_to_axi_interconnect_2_BVALID <= M26_AXI_bvalid;
  m26_couplers_to_axi_interconnect_2_RDATA <= M26_AXI_rdata;
  m26_couplers_to_axi_interconnect_2_RLAST <= M26_AXI_rlast;
  m26_couplers_to_axi_interconnect_2_RRESP <= M26_AXI_rresp;
  m26_couplers_to_axi_interconnect_2_RVALID <= M26_AXI_rvalid;
  m26_couplers_to_axi_interconnect_2_WREADY <= M26_AXI_wready;
  m27_couplers_to_axi_interconnect_2_ARREADY <= M27_AXI_arready;
  m27_couplers_to_axi_interconnect_2_AWREADY <= M27_AXI_awready;
  m27_couplers_to_axi_interconnect_2_BRESP <= M27_AXI_bresp;
  m27_couplers_to_axi_interconnect_2_BVALID <= M27_AXI_bvalid;
  m27_couplers_to_axi_interconnect_2_RDATA <= M27_AXI_rdata;
  m27_couplers_to_axi_interconnect_2_RLAST <= M27_AXI_rlast;
  m27_couplers_to_axi_interconnect_2_RRESP <= M27_AXI_rresp;
  m27_couplers_to_axi_interconnect_2_RVALID <= M27_AXI_rvalid;
  m27_couplers_to_axi_interconnect_2_WREADY <= M27_AXI_wready;
  m28_couplers_to_axi_interconnect_2_ARREADY <= M28_AXI_arready;
  m28_couplers_to_axi_interconnect_2_AWREADY <= M28_AXI_awready;
  m28_couplers_to_axi_interconnect_2_BRESP <= M28_AXI_bresp;
  m28_couplers_to_axi_interconnect_2_BVALID <= M28_AXI_bvalid;
  m28_couplers_to_axi_interconnect_2_RDATA <= M28_AXI_rdata;
  m28_couplers_to_axi_interconnect_2_RLAST <= M28_AXI_rlast;
  m28_couplers_to_axi_interconnect_2_RRESP <= M28_AXI_rresp;
  m28_couplers_to_axi_interconnect_2_RVALID <= M28_AXI_rvalid;
  m28_couplers_to_axi_interconnect_2_WREADY <= M28_AXI_wready;
i00_couplers: entity work.i00_couplers_imp_1LD3TAF
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => i00_couplers_to_tier2_xbar_0_ARADDR(39 downto 0),
      M_AXI_arburst(1 downto 0) => i00_couplers_to_tier2_xbar_0_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => i00_couplers_to_tier2_xbar_0_ARCACHE(3 downto 0),
      M_AXI_arlen(7 downto 0) => i00_couplers_to_tier2_xbar_0_ARLEN(7 downto 0),
      M_AXI_arlock(0) => i00_couplers_to_tier2_xbar_0_ARLOCK(0),
      M_AXI_arprot(2 downto 0) => i00_couplers_to_tier2_xbar_0_ARPROT(2 downto 0),
      M_AXI_arqos(3 downto 0) => i00_couplers_to_tier2_xbar_0_ARQOS(3 downto 0),
      M_AXI_arready(0) => i00_couplers_to_tier2_xbar_0_ARREADY(0),
      M_AXI_arsize(2 downto 0) => i00_couplers_to_tier2_xbar_0_ARSIZE(2 downto 0),
      M_AXI_aruser(15 downto 0) => i00_couplers_to_tier2_xbar_0_ARUSER(15 downto 0),
      M_AXI_arvalid(0) => i00_couplers_to_tier2_xbar_0_ARVALID(0),
      M_AXI_awaddr(39 downto 0) => i00_couplers_to_tier2_xbar_0_AWADDR(39 downto 0),
      M_AXI_awburst(1 downto 0) => i00_couplers_to_tier2_xbar_0_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => i00_couplers_to_tier2_xbar_0_AWCACHE(3 downto 0),
      M_AXI_awlen(7 downto 0) => i00_couplers_to_tier2_xbar_0_AWLEN(7 downto 0),
      M_AXI_awlock(0) => i00_couplers_to_tier2_xbar_0_AWLOCK(0),
      M_AXI_awprot(2 downto 0) => i00_couplers_to_tier2_xbar_0_AWPROT(2 downto 0),
      M_AXI_awqos(3 downto 0) => i00_couplers_to_tier2_xbar_0_AWQOS(3 downto 0),
      M_AXI_awready(0) => i00_couplers_to_tier2_xbar_0_AWREADY(0),
      M_AXI_awsize(2 downto 0) => i00_couplers_to_tier2_xbar_0_AWSIZE(2 downto 0),
      M_AXI_awuser(15 downto 0) => i00_couplers_to_tier2_xbar_0_AWUSER(15 downto 0),
      M_AXI_awvalid(0) => i00_couplers_to_tier2_xbar_0_AWVALID(0),
      M_AXI_bready(0) => i00_couplers_to_tier2_xbar_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => i00_couplers_to_tier2_xbar_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => i00_couplers_to_tier2_xbar_0_BVALID(0),
      M_AXI_rdata(127 downto 0) => i00_couplers_to_tier2_xbar_0_RDATA(127 downto 0),
      M_AXI_rlast(0) => i00_couplers_to_tier2_xbar_0_RLAST(0),
      M_AXI_rready(0) => i00_couplers_to_tier2_xbar_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => i00_couplers_to_tier2_xbar_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => i00_couplers_to_tier2_xbar_0_RVALID(0),
      M_AXI_wdata(127 downto 0) => i00_couplers_to_tier2_xbar_0_WDATA(127 downto 0),
      M_AXI_wlast(0) => i00_couplers_to_tier2_xbar_0_WLAST(0),
      M_AXI_wready(0) => i00_couplers_to_tier2_xbar_0_WREADY(0),
      M_AXI_wstrb(15 downto 0) => i00_couplers_to_tier2_xbar_0_WSTRB(15 downto 0),
      M_AXI_wvalid(0) => i00_couplers_to_tier2_xbar_0_WVALID(0),
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_i00_couplers_ARADDR(39 downto 0),
      S_AXI_arburst(1 downto 0) => xbar_to_i00_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => xbar_to_i00_couplers_ARCACHE(3 downto 0),
      S_AXI_arlen(7 downto 0) => xbar_to_i00_couplers_ARLEN(7 downto 0),
      S_AXI_arlock(0) => xbar_to_i00_couplers_ARLOCK(0),
      S_AXI_arprot(2 downto 0) => xbar_to_i00_couplers_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => xbar_to_i00_couplers_ARQOS(3 downto 0),
      S_AXI_arready(0) => xbar_to_i00_couplers_ARREADY(0),
      S_AXI_arsize(2 downto 0) => xbar_to_i00_couplers_ARSIZE(2 downto 0),
      S_AXI_aruser(15 downto 0) => xbar_to_i00_couplers_ARUSER(15 downto 0),
      S_AXI_arvalid(0) => xbar_to_i00_couplers_ARVALID(0),
      S_AXI_awaddr(39 downto 0) => xbar_to_i00_couplers_AWADDR(39 downto 0),
      S_AXI_awburst(1 downto 0) => xbar_to_i00_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => xbar_to_i00_couplers_AWCACHE(3 downto 0),
      S_AXI_awlen(7 downto 0) => xbar_to_i00_couplers_AWLEN(7 downto 0),
      S_AXI_awlock(0) => xbar_to_i00_couplers_AWLOCK(0),
      S_AXI_awprot(2 downto 0) => xbar_to_i00_couplers_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => xbar_to_i00_couplers_AWQOS(3 downto 0),
      S_AXI_awready(0) => xbar_to_i00_couplers_AWREADY(0),
      S_AXI_awsize(2 downto 0) => xbar_to_i00_couplers_AWSIZE(2 downto 0),
      S_AXI_awuser(15 downto 0) => xbar_to_i00_couplers_AWUSER(15 downto 0),
      S_AXI_awvalid(0) => xbar_to_i00_couplers_AWVALID(0),
      S_AXI_bready(0) => xbar_to_i00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => xbar_to_i00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_i00_couplers_BVALID(0),
      S_AXI_rdata(127 downto 0) => xbar_to_i00_couplers_RDATA(127 downto 0),
      S_AXI_rlast(0) => xbar_to_i00_couplers_RLAST(0),
      S_AXI_rready(0) => xbar_to_i00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => xbar_to_i00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_i00_couplers_RVALID(0),
      S_AXI_wdata(127 downto 0) => xbar_to_i00_couplers_WDATA(127 downto 0),
      S_AXI_wlast(0) => xbar_to_i00_couplers_WLAST(0),
      S_AXI_wready(0) => xbar_to_i00_couplers_WREADY(0),
      S_AXI_wstrb(15 downto 0) => xbar_to_i00_couplers_WSTRB(15 downto 0),
      S_AXI_wvalid(0) => xbar_to_i00_couplers_WVALID(0)
    );
i01_couplers: entity work.i01_couplers_imp_9EVBOM
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => i01_couplers_to_tier2_xbar_1_ARADDR(39 downto 0),
      M_AXI_arburst(1 downto 0) => i01_couplers_to_tier2_xbar_1_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => i01_couplers_to_tier2_xbar_1_ARCACHE(3 downto 0),
      M_AXI_arlen(7 downto 0) => i01_couplers_to_tier2_xbar_1_ARLEN(7 downto 0),
      M_AXI_arlock(0) => i01_couplers_to_tier2_xbar_1_ARLOCK(0),
      M_AXI_arprot(2 downto 0) => i01_couplers_to_tier2_xbar_1_ARPROT(2 downto 0),
      M_AXI_arqos(3 downto 0) => i01_couplers_to_tier2_xbar_1_ARQOS(3 downto 0),
      M_AXI_arready(0) => i01_couplers_to_tier2_xbar_1_ARREADY(0),
      M_AXI_arsize(2 downto 0) => i01_couplers_to_tier2_xbar_1_ARSIZE(2 downto 0),
      M_AXI_aruser(15 downto 0) => i01_couplers_to_tier2_xbar_1_ARUSER(15 downto 0),
      M_AXI_arvalid(0) => i01_couplers_to_tier2_xbar_1_ARVALID(0),
      M_AXI_awaddr(39 downto 0) => i01_couplers_to_tier2_xbar_1_AWADDR(39 downto 0),
      M_AXI_awburst(1 downto 0) => i01_couplers_to_tier2_xbar_1_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => i01_couplers_to_tier2_xbar_1_AWCACHE(3 downto 0),
      M_AXI_awlen(7 downto 0) => i01_couplers_to_tier2_xbar_1_AWLEN(7 downto 0),
      M_AXI_awlock(0) => i01_couplers_to_tier2_xbar_1_AWLOCK(0),
      M_AXI_awprot(2 downto 0) => i01_couplers_to_tier2_xbar_1_AWPROT(2 downto 0),
      M_AXI_awqos(3 downto 0) => i01_couplers_to_tier2_xbar_1_AWQOS(3 downto 0),
      M_AXI_awready(0) => i01_couplers_to_tier2_xbar_1_AWREADY(0),
      M_AXI_awsize(2 downto 0) => i01_couplers_to_tier2_xbar_1_AWSIZE(2 downto 0),
      M_AXI_awuser(15 downto 0) => i01_couplers_to_tier2_xbar_1_AWUSER(15 downto 0),
      M_AXI_awvalid(0) => i01_couplers_to_tier2_xbar_1_AWVALID(0),
      M_AXI_bready(0) => i01_couplers_to_tier2_xbar_1_BREADY(0),
      M_AXI_bresp(1 downto 0) => i01_couplers_to_tier2_xbar_1_BRESP(1 downto 0),
      M_AXI_bvalid(0) => i01_couplers_to_tier2_xbar_1_BVALID(0),
      M_AXI_rdata(127 downto 0) => i01_couplers_to_tier2_xbar_1_RDATA(127 downto 0),
      M_AXI_rlast(0) => i01_couplers_to_tier2_xbar_1_RLAST(0),
      M_AXI_rready(0) => i01_couplers_to_tier2_xbar_1_RREADY(0),
      M_AXI_rresp(1 downto 0) => i01_couplers_to_tier2_xbar_1_RRESP(1 downto 0),
      M_AXI_rvalid(0) => i01_couplers_to_tier2_xbar_1_RVALID(0),
      M_AXI_wdata(127 downto 0) => i01_couplers_to_tier2_xbar_1_WDATA(127 downto 0),
      M_AXI_wlast(0) => i01_couplers_to_tier2_xbar_1_WLAST(0),
      M_AXI_wready(0) => i01_couplers_to_tier2_xbar_1_WREADY(0),
      M_AXI_wstrb(15 downto 0) => i01_couplers_to_tier2_xbar_1_WSTRB(15 downto 0),
      M_AXI_wvalid(0) => i01_couplers_to_tier2_xbar_1_WVALID(0),
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_i01_couplers_ARADDR(79 downto 40),
      S_AXI_arburst(1 downto 0) => xbar_to_i01_couplers_ARBURST(3 downto 2),
      S_AXI_arcache(3 downto 0) => xbar_to_i01_couplers_ARCACHE(7 downto 4),
      S_AXI_arlen(7 downto 0) => xbar_to_i01_couplers_ARLEN(15 downto 8),
      S_AXI_arlock(0) => xbar_to_i01_couplers_ARLOCK(1),
      S_AXI_arprot(2 downto 0) => xbar_to_i01_couplers_ARPROT(5 downto 3),
      S_AXI_arqos(3 downto 0) => xbar_to_i01_couplers_ARQOS(7 downto 4),
      S_AXI_arready(0) => xbar_to_i01_couplers_ARREADY(0),
      S_AXI_arsize(2 downto 0) => xbar_to_i01_couplers_ARSIZE(5 downto 3),
      S_AXI_aruser(15 downto 0) => xbar_to_i01_couplers_ARUSER(31 downto 16),
      S_AXI_arvalid(0) => xbar_to_i01_couplers_ARVALID(1),
      S_AXI_awaddr(39 downto 0) => xbar_to_i01_couplers_AWADDR(79 downto 40),
      S_AXI_awburst(1 downto 0) => xbar_to_i01_couplers_AWBURST(3 downto 2),
      S_AXI_awcache(3 downto 0) => xbar_to_i01_couplers_AWCACHE(7 downto 4),
      S_AXI_awlen(7 downto 0) => xbar_to_i01_couplers_AWLEN(15 downto 8),
      S_AXI_awlock(0) => xbar_to_i01_couplers_AWLOCK(1),
      S_AXI_awprot(2 downto 0) => xbar_to_i01_couplers_AWPROT(5 downto 3),
      S_AXI_awqos(3 downto 0) => xbar_to_i01_couplers_AWQOS(7 downto 4),
      S_AXI_awready(0) => xbar_to_i01_couplers_AWREADY(0),
      S_AXI_awsize(2 downto 0) => xbar_to_i01_couplers_AWSIZE(5 downto 3),
      S_AXI_awuser(15 downto 0) => xbar_to_i01_couplers_AWUSER(31 downto 16),
      S_AXI_awvalid(0) => xbar_to_i01_couplers_AWVALID(1),
      S_AXI_bready(0) => xbar_to_i01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => xbar_to_i01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_i01_couplers_BVALID(0),
      S_AXI_rdata(127 downto 0) => xbar_to_i01_couplers_RDATA(127 downto 0),
      S_AXI_rlast(0) => xbar_to_i01_couplers_RLAST(0),
      S_AXI_rready(0) => xbar_to_i01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => xbar_to_i01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_i01_couplers_RVALID(0),
      S_AXI_wdata(127 downto 0) => xbar_to_i01_couplers_WDATA(255 downto 128),
      S_AXI_wlast(0) => xbar_to_i01_couplers_WLAST(1),
      S_AXI_wready(0) => xbar_to_i01_couplers_WREADY(0),
      S_AXI_wstrb(15 downto 0) => xbar_to_i01_couplers_WSTRB(31 downto 16),
      S_AXI_wvalid(0) => xbar_to_i01_couplers_WVALID(1)
    );
i02_couplers: entity work.i02_couplers_imp_1KFUHL0
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => i02_couplers_to_tier2_xbar_2_ARADDR(39 downto 0),
      M_AXI_arburst(1 downto 0) => i02_couplers_to_tier2_xbar_2_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => i02_couplers_to_tier2_xbar_2_ARCACHE(3 downto 0),
      M_AXI_arlen(7 downto 0) => i02_couplers_to_tier2_xbar_2_ARLEN(7 downto 0),
      M_AXI_arlock(0) => i02_couplers_to_tier2_xbar_2_ARLOCK(0),
      M_AXI_arprot(2 downto 0) => i02_couplers_to_tier2_xbar_2_ARPROT(2 downto 0),
      M_AXI_arqos(3 downto 0) => i02_couplers_to_tier2_xbar_2_ARQOS(3 downto 0),
      M_AXI_arready(0) => i02_couplers_to_tier2_xbar_2_ARREADY(0),
      M_AXI_arsize(2 downto 0) => i02_couplers_to_tier2_xbar_2_ARSIZE(2 downto 0),
      M_AXI_aruser(15 downto 0) => i02_couplers_to_tier2_xbar_2_ARUSER(15 downto 0),
      M_AXI_arvalid(0) => i02_couplers_to_tier2_xbar_2_ARVALID(0),
      M_AXI_awaddr(39 downto 0) => i02_couplers_to_tier2_xbar_2_AWADDR(39 downto 0),
      M_AXI_awburst(1 downto 0) => i02_couplers_to_tier2_xbar_2_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => i02_couplers_to_tier2_xbar_2_AWCACHE(3 downto 0),
      M_AXI_awlen(7 downto 0) => i02_couplers_to_tier2_xbar_2_AWLEN(7 downto 0),
      M_AXI_awlock(0) => i02_couplers_to_tier2_xbar_2_AWLOCK(0),
      M_AXI_awprot(2 downto 0) => i02_couplers_to_tier2_xbar_2_AWPROT(2 downto 0),
      M_AXI_awqos(3 downto 0) => i02_couplers_to_tier2_xbar_2_AWQOS(3 downto 0),
      M_AXI_awready(0) => i02_couplers_to_tier2_xbar_2_AWREADY(0),
      M_AXI_awsize(2 downto 0) => i02_couplers_to_tier2_xbar_2_AWSIZE(2 downto 0),
      M_AXI_awuser(15 downto 0) => i02_couplers_to_tier2_xbar_2_AWUSER(15 downto 0),
      M_AXI_awvalid(0) => i02_couplers_to_tier2_xbar_2_AWVALID(0),
      M_AXI_bready(0) => i02_couplers_to_tier2_xbar_2_BREADY(0),
      M_AXI_bresp(1 downto 0) => i02_couplers_to_tier2_xbar_2_BRESP(1 downto 0),
      M_AXI_bvalid(0) => i02_couplers_to_tier2_xbar_2_BVALID(0),
      M_AXI_rdata(127 downto 0) => i02_couplers_to_tier2_xbar_2_RDATA(127 downto 0),
      M_AXI_rlast(0) => i02_couplers_to_tier2_xbar_2_RLAST(0),
      M_AXI_rready(0) => i02_couplers_to_tier2_xbar_2_RREADY(0),
      M_AXI_rresp(1 downto 0) => i02_couplers_to_tier2_xbar_2_RRESP(1 downto 0),
      M_AXI_rvalid(0) => i02_couplers_to_tier2_xbar_2_RVALID(0),
      M_AXI_wdata(127 downto 0) => i02_couplers_to_tier2_xbar_2_WDATA(127 downto 0),
      M_AXI_wlast(0) => i02_couplers_to_tier2_xbar_2_WLAST(0),
      M_AXI_wready(0) => i02_couplers_to_tier2_xbar_2_WREADY(0),
      M_AXI_wstrb(15 downto 0) => i02_couplers_to_tier2_xbar_2_WSTRB(15 downto 0),
      M_AXI_wvalid(0) => i02_couplers_to_tier2_xbar_2_WVALID(0),
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_i02_couplers_ARADDR(119 downto 80),
      S_AXI_arburst(1 downto 0) => xbar_to_i02_couplers_ARBURST(5 downto 4),
      S_AXI_arcache(3 downto 0) => xbar_to_i02_couplers_ARCACHE(11 downto 8),
      S_AXI_arlen(7 downto 0) => xbar_to_i02_couplers_ARLEN(23 downto 16),
      S_AXI_arlock(0) => xbar_to_i02_couplers_ARLOCK(2),
      S_AXI_arprot(2 downto 0) => xbar_to_i02_couplers_ARPROT(8 downto 6),
      S_AXI_arqos(3 downto 0) => xbar_to_i02_couplers_ARQOS(11 downto 8),
      S_AXI_arready(0) => xbar_to_i02_couplers_ARREADY(0),
      S_AXI_arsize(2 downto 0) => xbar_to_i02_couplers_ARSIZE(8 downto 6),
      S_AXI_aruser(15 downto 0) => xbar_to_i02_couplers_ARUSER(47 downto 32),
      S_AXI_arvalid(0) => xbar_to_i02_couplers_ARVALID(2),
      S_AXI_awaddr(39 downto 0) => xbar_to_i02_couplers_AWADDR(119 downto 80),
      S_AXI_awburst(1 downto 0) => xbar_to_i02_couplers_AWBURST(5 downto 4),
      S_AXI_awcache(3 downto 0) => xbar_to_i02_couplers_AWCACHE(11 downto 8),
      S_AXI_awlen(7 downto 0) => xbar_to_i02_couplers_AWLEN(23 downto 16),
      S_AXI_awlock(0) => xbar_to_i02_couplers_AWLOCK(2),
      S_AXI_awprot(2 downto 0) => xbar_to_i02_couplers_AWPROT(8 downto 6),
      S_AXI_awqos(3 downto 0) => xbar_to_i02_couplers_AWQOS(11 downto 8),
      S_AXI_awready(0) => xbar_to_i02_couplers_AWREADY(0),
      S_AXI_awsize(2 downto 0) => xbar_to_i02_couplers_AWSIZE(8 downto 6),
      S_AXI_awuser(15 downto 0) => xbar_to_i02_couplers_AWUSER(47 downto 32),
      S_AXI_awvalid(0) => xbar_to_i02_couplers_AWVALID(2),
      S_AXI_bready(0) => xbar_to_i02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => xbar_to_i02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_i02_couplers_BVALID(0),
      S_AXI_rdata(127 downto 0) => xbar_to_i02_couplers_RDATA(127 downto 0),
      S_AXI_rlast(0) => xbar_to_i02_couplers_RLAST(0),
      S_AXI_rready(0) => xbar_to_i02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => xbar_to_i02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_i02_couplers_RVALID(0),
      S_AXI_wdata(127 downto 0) => xbar_to_i02_couplers_WDATA(383 downto 256),
      S_AXI_wlast(0) => xbar_to_i02_couplers_WLAST(2),
      S_AXI_wready(0) => xbar_to_i02_couplers_WREADY(0),
      S_AXI_wstrb(15 downto 0) => xbar_to_i02_couplers_WSTRB(47 downto 32),
      S_AXI_wvalid(0) => xbar_to_i02_couplers_WVALID(2)
    );
i03_couplers: entity work.i03_couplers_imp_A1T1ET
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => i03_couplers_to_tier2_xbar_3_ARADDR(39 downto 0),
      M_AXI_arburst(1 downto 0) => i03_couplers_to_tier2_xbar_3_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => i03_couplers_to_tier2_xbar_3_ARCACHE(3 downto 0),
      M_AXI_arlen(7 downto 0) => i03_couplers_to_tier2_xbar_3_ARLEN(7 downto 0),
      M_AXI_arlock(0) => i03_couplers_to_tier2_xbar_3_ARLOCK(0),
      M_AXI_arprot(2 downto 0) => i03_couplers_to_tier2_xbar_3_ARPROT(2 downto 0),
      M_AXI_arqos(3 downto 0) => i03_couplers_to_tier2_xbar_3_ARQOS(3 downto 0),
      M_AXI_arready(0) => i03_couplers_to_tier2_xbar_3_ARREADY(0),
      M_AXI_arsize(2 downto 0) => i03_couplers_to_tier2_xbar_3_ARSIZE(2 downto 0),
      M_AXI_aruser(15 downto 0) => i03_couplers_to_tier2_xbar_3_ARUSER(15 downto 0),
      M_AXI_arvalid(0) => i03_couplers_to_tier2_xbar_3_ARVALID(0),
      M_AXI_awaddr(39 downto 0) => i03_couplers_to_tier2_xbar_3_AWADDR(39 downto 0),
      M_AXI_awburst(1 downto 0) => i03_couplers_to_tier2_xbar_3_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => i03_couplers_to_tier2_xbar_3_AWCACHE(3 downto 0),
      M_AXI_awlen(7 downto 0) => i03_couplers_to_tier2_xbar_3_AWLEN(7 downto 0),
      M_AXI_awlock(0) => i03_couplers_to_tier2_xbar_3_AWLOCK(0),
      M_AXI_awprot(2 downto 0) => i03_couplers_to_tier2_xbar_3_AWPROT(2 downto 0),
      M_AXI_awqos(3 downto 0) => i03_couplers_to_tier2_xbar_3_AWQOS(3 downto 0),
      M_AXI_awready(0) => i03_couplers_to_tier2_xbar_3_AWREADY(0),
      M_AXI_awsize(2 downto 0) => i03_couplers_to_tier2_xbar_3_AWSIZE(2 downto 0),
      M_AXI_awuser(15 downto 0) => i03_couplers_to_tier2_xbar_3_AWUSER(15 downto 0),
      M_AXI_awvalid(0) => i03_couplers_to_tier2_xbar_3_AWVALID(0),
      M_AXI_bready(0) => i03_couplers_to_tier2_xbar_3_BREADY(0),
      M_AXI_bresp(1 downto 0) => i03_couplers_to_tier2_xbar_3_BRESP(1 downto 0),
      M_AXI_bvalid(0) => i03_couplers_to_tier2_xbar_3_BVALID(0),
      M_AXI_rdata(127 downto 0) => i03_couplers_to_tier2_xbar_3_RDATA(127 downto 0),
      M_AXI_rlast(0) => i03_couplers_to_tier2_xbar_3_RLAST(0),
      M_AXI_rready(0) => i03_couplers_to_tier2_xbar_3_RREADY(0),
      M_AXI_rresp(1 downto 0) => i03_couplers_to_tier2_xbar_3_RRESP(1 downto 0),
      M_AXI_rvalid(0) => i03_couplers_to_tier2_xbar_3_RVALID(0),
      M_AXI_wdata(127 downto 0) => i03_couplers_to_tier2_xbar_3_WDATA(127 downto 0),
      M_AXI_wlast(0) => i03_couplers_to_tier2_xbar_3_WLAST(0),
      M_AXI_wready(0) => i03_couplers_to_tier2_xbar_3_WREADY(0),
      M_AXI_wstrb(15 downto 0) => i03_couplers_to_tier2_xbar_3_WSTRB(15 downto 0),
      M_AXI_wvalid(0) => i03_couplers_to_tier2_xbar_3_WVALID(0),
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_i03_couplers_ARADDR(159 downto 120),
      S_AXI_arburst(1 downto 0) => xbar_to_i03_couplers_ARBURST(7 downto 6),
      S_AXI_arcache(3 downto 0) => xbar_to_i03_couplers_ARCACHE(15 downto 12),
      S_AXI_arlen(7 downto 0) => xbar_to_i03_couplers_ARLEN(31 downto 24),
      S_AXI_arlock(0) => xbar_to_i03_couplers_ARLOCK(3),
      S_AXI_arprot(2 downto 0) => xbar_to_i03_couplers_ARPROT(11 downto 9),
      S_AXI_arqos(3 downto 0) => xbar_to_i03_couplers_ARQOS(15 downto 12),
      S_AXI_arready(0) => xbar_to_i03_couplers_ARREADY(0),
      S_AXI_arsize(2 downto 0) => xbar_to_i03_couplers_ARSIZE(11 downto 9),
      S_AXI_aruser(15 downto 0) => xbar_to_i03_couplers_ARUSER(63 downto 48),
      S_AXI_arvalid(0) => xbar_to_i03_couplers_ARVALID(3),
      S_AXI_awaddr(39 downto 0) => xbar_to_i03_couplers_AWADDR(159 downto 120),
      S_AXI_awburst(1 downto 0) => xbar_to_i03_couplers_AWBURST(7 downto 6),
      S_AXI_awcache(3 downto 0) => xbar_to_i03_couplers_AWCACHE(15 downto 12),
      S_AXI_awlen(7 downto 0) => xbar_to_i03_couplers_AWLEN(31 downto 24),
      S_AXI_awlock(0) => xbar_to_i03_couplers_AWLOCK(3),
      S_AXI_awprot(2 downto 0) => xbar_to_i03_couplers_AWPROT(11 downto 9),
      S_AXI_awqos(3 downto 0) => xbar_to_i03_couplers_AWQOS(15 downto 12),
      S_AXI_awready(0) => xbar_to_i03_couplers_AWREADY(0),
      S_AXI_awsize(2 downto 0) => xbar_to_i03_couplers_AWSIZE(11 downto 9),
      S_AXI_awuser(15 downto 0) => xbar_to_i03_couplers_AWUSER(63 downto 48),
      S_AXI_awvalid(0) => xbar_to_i03_couplers_AWVALID(3),
      S_AXI_bready(0) => xbar_to_i03_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => xbar_to_i03_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_i03_couplers_BVALID(0),
      S_AXI_rdata(127 downto 0) => xbar_to_i03_couplers_RDATA(127 downto 0),
      S_AXI_rlast(0) => xbar_to_i03_couplers_RLAST(0),
      S_AXI_rready(0) => xbar_to_i03_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => xbar_to_i03_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_i03_couplers_RVALID(0),
      S_AXI_wdata(127 downto 0) => xbar_to_i03_couplers_WDATA(511 downto 384),
      S_AXI_wlast(0) => xbar_to_i03_couplers_WLAST(3),
      S_AXI_wready(0) => xbar_to_i03_couplers_WREADY(0),
      S_AXI_wstrb(15 downto 0) => xbar_to_i03_couplers_WSTRB(63 downto 48),
      S_AXI_wvalid(0) => xbar_to_i03_couplers_WVALID(3)
    );
m00_couplers: entity work.m00_couplers_imp_ZLTC2M
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m00_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arready => m00_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m00_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m00_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awready => m00_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m00_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m00_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m00_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m00_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m00_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m00_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m00_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m00_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m00_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m00_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wvalid => m00_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_0_to_m00_couplers_ARADDR(39 downto 0),
      S_AXI_arburst(1 downto 0) => tier2_xbar_0_to_m00_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => tier2_xbar_0_to_m00_couplers_ARCACHE(3 downto 0),
      S_AXI_arlen(7 downto 0) => tier2_xbar_0_to_m00_couplers_ARLEN(7 downto 0),
      S_AXI_arlock(0) => tier2_xbar_0_to_m00_couplers_ARLOCK(0),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m00_couplers_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => tier2_xbar_0_to_m00_couplers_ARQOS(3 downto 0),
      S_AXI_arready => tier2_xbar_0_to_m00_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => tier2_xbar_0_to_m00_couplers_ARREGION(3 downto 0),
      S_AXI_arsize(2 downto 0) => tier2_xbar_0_to_m00_couplers_ARSIZE(2 downto 0),
      S_AXI_arvalid => tier2_xbar_0_to_m00_couplers_ARVALID(0),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_0_to_m00_couplers_AWADDR(39 downto 0),
      S_AXI_awburst(1 downto 0) => tier2_xbar_0_to_m00_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => tier2_xbar_0_to_m00_couplers_AWCACHE(3 downto 0),
      S_AXI_awlen(7 downto 0) => tier2_xbar_0_to_m00_couplers_AWLEN(7 downto 0),
      S_AXI_awlock(0) => tier2_xbar_0_to_m00_couplers_AWLOCK(0),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m00_couplers_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => tier2_xbar_0_to_m00_couplers_AWQOS(3 downto 0),
      S_AXI_awready => tier2_xbar_0_to_m00_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => tier2_xbar_0_to_m00_couplers_AWREGION(3 downto 0),
      S_AXI_awsize(2 downto 0) => tier2_xbar_0_to_m00_couplers_AWSIZE(2 downto 0),
      S_AXI_awvalid => tier2_xbar_0_to_m00_couplers_AWVALID(0),
      S_AXI_bready => tier2_xbar_0_to_m00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m00_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => tier2_xbar_0_to_m00_couplers_RDATA(127 downto 0),
      S_AXI_rlast => tier2_xbar_0_to_m00_couplers_RLAST,
      S_AXI_rready => tier2_xbar_0_to_m00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m00_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => tier2_xbar_0_to_m00_couplers_WDATA(127 downto 0),
      S_AXI_wlast => tier2_xbar_0_to_m00_couplers_WLAST(0),
      S_AXI_wready => tier2_xbar_0_to_m00_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => tier2_xbar_0_to_m00_couplers_WSTRB(15 downto 0),
      S_AXI_wvalid => tier2_xbar_0_to_m00_couplers_WVALID(0)
    );
m01_couplers: entity work.m01_couplers_imp_USSMNZ
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(17 downto 0) => m01_couplers_to_axi_interconnect_2_ARADDR(17 downto 0),
      M_AXI_arready => m01_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m01_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(17 downto 0) => m01_couplers_to_axi_interconnect_2_AWADDR(17 downto 0),
      M_AXI_awready => m01_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m01_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m01_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m01_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m01_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m01_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m01_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m01_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m01_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m01_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m01_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m01_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m01_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_0_to_m01_couplers_ARADDR(79 downto 40),
      S_AXI_arburst(1 downto 0) => tier2_xbar_0_to_m01_couplers_ARBURST(3 downto 2),
      S_AXI_arcache(3 downto 0) => tier2_xbar_0_to_m01_couplers_ARCACHE(7 downto 4),
      S_AXI_arlen(7 downto 0) => tier2_xbar_0_to_m01_couplers_ARLEN(15 downto 8),
      S_AXI_arlock(0) => tier2_xbar_0_to_m01_couplers_ARLOCK(1),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m01_couplers_ARPROT(5 downto 3),
      S_AXI_arqos(3 downto 0) => tier2_xbar_0_to_m01_couplers_ARQOS(7 downto 4),
      S_AXI_arready => tier2_xbar_0_to_m01_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => tier2_xbar_0_to_m01_couplers_ARREGION(7 downto 4),
      S_AXI_arsize(2 downto 0) => tier2_xbar_0_to_m01_couplers_ARSIZE(5 downto 3),
      S_AXI_arvalid => tier2_xbar_0_to_m01_couplers_ARVALID(1),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_0_to_m01_couplers_AWADDR(79 downto 40),
      S_AXI_awburst(1 downto 0) => tier2_xbar_0_to_m01_couplers_AWBURST(3 downto 2),
      S_AXI_awcache(3 downto 0) => tier2_xbar_0_to_m01_couplers_AWCACHE(7 downto 4),
      S_AXI_awlen(7 downto 0) => tier2_xbar_0_to_m01_couplers_AWLEN(15 downto 8),
      S_AXI_awlock(0) => tier2_xbar_0_to_m01_couplers_AWLOCK(1),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m01_couplers_AWPROT(5 downto 3),
      S_AXI_awqos(3 downto 0) => tier2_xbar_0_to_m01_couplers_AWQOS(7 downto 4),
      S_AXI_awready => tier2_xbar_0_to_m01_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => tier2_xbar_0_to_m01_couplers_AWREGION(7 downto 4),
      S_AXI_awsize(2 downto 0) => tier2_xbar_0_to_m01_couplers_AWSIZE(5 downto 3),
      S_AXI_awvalid => tier2_xbar_0_to_m01_couplers_AWVALID(1),
      S_AXI_bready => tier2_xbar_0_to_m01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m01_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => tier2_xbar_0_to_m01_couplers_RDATA(127 downto 0),
      S_AXI_rlast => tier2_xbar_0_to_m01_couplers_RLAST,
      S_AXI_rready => tier2_xbar_0_to_m01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m01_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => tier2_xbar_0_to_m01_couplers_WDATA(255 downto 128),
      S_AXI_wlast => tier2_xbar_0_to_m01_couplers_WLAST(1),
      S_AXI_wready => tier2_xbar_0_to_m01_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => tier2_xbar_0_to_m01_couplers_WSTRB(31 downto 16),
      S_AXI_wvalid => tier2_xbar_0_to_m01_couplers_WVALID(1)
    );
m02_couplers: entity work.m02_couplers_imp_111SWKD
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m02_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m02_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m02_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m02_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m02_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m02_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m02_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m02_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m02_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m02_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m02_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m02_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m02_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m02_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m02_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m02_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m02_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m02_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m02_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_0_to_m02_couplers_ARADDR(119 downto 80),
      S_AXI_arburst(1 downto 0) => tier2_xbar_0_to_m02_couplers_ARBURST(5 downto 4),
      S_AXI_arcache(3 downto 0) => tier2_xbar_0_to_m02_couplers_ARCACHE(11 downto 8),
      S_AXI_arlen(7 downto 0) => tier2_xbar_0_to_m02_couplers_ARLEN(23 downto 16),
      S_AXI_arlock(0) => tier2_xbar_0_to_m02_couplers_ARLOCK(2),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m02_couplers_ARPROT(8 downto 6),
      S_AXI_arqos(3 downto 0) => tier2_xbar_0_to_m02_couplers_ARQOS(11 downto 8),
      S_AXI_arready => tier2_xbar_0_to_m02_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => tier2_xbar_0_to_m02_couplers_ARREGION(11 downto 8),
      S_AXI_arsize(2 downto 0) => tier2_xbar_0_to_m02_couplers_ARSIZE(8 downto 6),
      S_AXI_arvalid => tier2_xbar_0_to_m02_couplers_ARVALID(2),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_0_to_m02_couplers_AWADDR(119 downto 80),
      S_AXI_awburst(1 downto 0) => tier2_xbar_0_to_m02_couplers_AWBURST(5 downto 4),
      S_AXI_awcache(3 downto 0) => tier2_xbar_0_to_m02_couplers_AWCACHE(11 downto 8),
      S_AXI_awlen(7 downto 0) => tier2_xbar_0_to_m02_couplers_AWLEN(23 downto 16),
      S_AXI_awlock(0) => tier2_xbar_0_to_m02_couplers_AWLOCK(2),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m02_couplers_AWPROT(8 downto 6),
      S_AXI_awqos(3 downto 0) => tier2_xbar_0_to_m02_couplers_AWQOS(11 downto 8),
      S_AXI_awready => tier2_xbar_0_to_m02_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => tier2_xbar_0_to_m02_couplers_AWREGION(11 downto 8),
      S_AXI_awsize(2 downto 0) => tier2_xbar_0_to_m02_couplers_AWSIZE(8 downto 6),
      S_AXI_awvalid => tier2_xbar_0_to_m02_couplers_AWVALID(2),
      S_AXI_bready => tier2_xbar_0_to_m02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m02_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => tier2_xbar_0_to_m02_couplers_RDATA(127 downto 0),
      S_AXI_rlast => tier2_xbar_0_to_m02_couplers_RLAST,
      S_AXI_rready => tier2_xbar_0_to_m02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m02_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => tier2_xbar_0_to_m02_couplers_WDATA(383 downto 256),
      S_AXI_wlast => tier2_xbar_0_to_m02_couplers_WLAST(2),
      S_AXI_wready => tier2_xbar_0_to_m02_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => tier2_xbar_0_to_m02_couplers_WSTRB(47 downto 32),
      S_AXI_wvalid => tier2_xbar_0_to_m02_couplers_WVALID(2)
    );
m03_couplers: entity work.m03_couplers_imp_TN4O58
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m03_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m03_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m03_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m03_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m03_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m03_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m03_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m03_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m03_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m03_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m03_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m03_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m03_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m03_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m03_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m03_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m03_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m03_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m03_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_0_to_m03_couplers_ARADDR(159 downto 120),
      S_AXI_arburst(1 downto 0) => tier2_xbar_0_to_m03_couplers_ARBURST(7 downto 6),
      S_AXI_arcache(3 downto 0) => tier2_xbar_0_to_m03_couplers_ARCACHE(15 downto 12),
      S_AXI_arlen(7 downto 0) => tier2_xbar_0_to_m03_couplers_ARLEN(31 downto 24),
      S_AXI_arlock(0) => tier2_xbar_0_to_m03_couplers_ARLOCK(3),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m03_couplers_ARPROT(11 downto 9),
      S_AXI_arqos(3 downto 0) => tier2_xbar_0_to_m03_couplers_ARQOS(15 downto 12),
      S_AXI_arready => tier2_xbar_0_to_m03_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => tier2_xbar_0_to_m03_couplers_ARREGION(15 downto 12),
      S_AXI_arsize(2 downto 0) => tier2_xbar_0_to_m03_couplers_ARSIZE(11 downto 9),
      S_AXI_arvalid => tier2_xbar_0_to_m03_couplers_ARVALID(3),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_0_to_m03_couplers_AWADDR(159 downto 120),
      S_AXI_awburst(1 downto 0) => tier2_xbar_0_to_m03_couplers_AWBURST(7 downto 6),
      S_AXI_awcache(3 downto 0) => tier2_xbar_0_to_m03_couplers_AWCACHE(15 downto 12),
      S_AXI_awlen(7 downto 0) => tier2_xbar_0_to_m03_couplers_AWLEN(31 downto 24),
      S_AXI_awlock(0) => tier2_xbar_0_to_m03_couplers_AWLOCK(3),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m03_couplers_AWPROT(11 downto 9),
      S_AXI_awqos(3 downto 0) => tier2_xbar_0_to_m03_couplers_AWQOS(15 downto 12),
      S_AXI_awready => tier2_xbar_0_to_m03_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => tier2_xbar_0_to_m03_couplers_AWREGION(15 downto 12),
      S_AXI_awsize(2 downto 0) => tier2_xbar_0_to_m03_couplers_AWSIZE(11 downto 9),
      S_AXI_awvalid => tier2_xbar_0_to_m03_couplers_AWVALID(3),
      S_AXI_bready => tier2_xbar_0_to_m03_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m03_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m03_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => tier2_xbar_0_to_m03_couplers_RDATA(127 downto 0),
      S_AXI_rlast => tier2_xbar_0_to_m03_couplers_RLAST,
      S_AXI_rready => tier2_xbar_0_to_m03_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m03_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m03_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => tier2_xbar_0_to_m03_couplers_WDATA(511 downto 384),
      S_AXI_wlast => tier2_xbar_0_to_m03_couplers_WLAST(3),
      S_AXI_wready => tier2_xbar_0_to_m03_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => tier2_xbar_0_to_m03_couplers_WSTRB(63 downto 48),
      S_AXI_wvalid => tier2_xbar_0_to_m03_couplers_WVALID(3)
    );
m04_couplers: entity work.m04_couplers_imp_12U8LEG
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr => m04_couplers_to_axi_interconnect_2_ARADDR,
      M_AXI_arburst => m04_couplers_to_axi_interconnect_2_ARBURST,
      M_AXI_arcache => m04_couplers_to_axi_interconnect_2_ARCACHE,
      M_AXI_arlen => m04_couplers_to_axi_interconnect_2_ARLEN,
      M_AXI_arlock => m04_couplers_to_axi_interconnect_2_ARLOCK,
      M_AXI_arprot => m04_couplers_to_axi_interconnect_2_ARPROT,
      M_AXI_arqos => m04_couplers_to_axi_interconnect_2_ARQOS,
      M_AXI_arready => m04_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arregion => m04_couplers_to_axi_interconnect_2_ARREGION,
      M_AXI_arsize => m04_couplers_to_axi_interconnect_2_ARSIZE,
      M_AXI_aruser => m04_couplers_to_axi_interconnect_2_ARUSER,
      M_AXI_arvalid => m04_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr => m04_couplers_to_axi_interconnect_2_AWADDR,
      M_AXI_awburst => m04_couplers_to_axi_interconnect_2_AWBURST,
      M_AXI_awcache => m04_couplers_to_axi_interconnect_2_AWCACHE,
      M_AXI_awlen => m04_couplers_to_axi_interconnect_2_AWLEN,
      M_AXI_awlock => m04_couplers_to_axi_interconnect_2_AWLOCK,
      M_AXI_awprot => m04_couplers_to_axi_interconnect_2_AWPROT,
      M_AXI_awqos => m04_couplers_to_axi_interconnect_2_AWQOS,
      M_AXI_awready => m04_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awregion => m04_couplers_to_axi_interconnect_2_AWREGION,
      M_AXI_awsize => m04_couplers_to_axi_interconnect_2_AWSIZE,
      M_AXI_awuser => m04_couplers_to_axi_interconnect_2_AWUSER,
      M_AXI_awvalid => m04_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m04_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp => m04_couplers_to_axi_interconnect_2_BRESP,
      M_AXI_bvalid => m04_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata => m04_couplers_to_axi_interconnect_2_RDATA,
      M_AXI_rlast => m04_couplers_to_axi_interconnect_2_RLAST,
      M_AXI_rready => m04_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp => m04_couplers_to_axi_interconnect_2_RRESP,
      M_AXI_rvalid => m04_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata => m04_couplers_to_axi_interconnect_2_WDATA,
      M_AXI_wlast => m04_couplers_to_axi_interconnect_2_WLAST,
      M_AXI_wready => m04_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb => m04_couplers_to_axi_interconnect_2_WSTRB,
      M_AXI_wvalid => m04_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr => tier2_xbar_0_to_m04_couplers_ARADDR(160),
      S_AXI_arburst => tier2_xbar_0_to_m04_couplers_ARBURST(8),
      S_AXI_arcache => tier2_xbar_0_to_m04_couplers_ARCACHE(16),
      S_AXI_arlen => tier2_xbar_0_to_m04_couplers_ARLEN(32),
      S_AXI_arlock => tier2_xbar_0_to_m04_couplers_ARLOCK(4),
      S_AXI_arprot => tier2_xbar_0_to_m04_couplers_ARPROT(12),
      S_AXI_arqos => tier2_xbar_0_to_m04_couplers_ARQOS(16),
      S_AXI_arready => tier2_xbar_0_to_m04_couplers_ARREADY,
      S_AXI_arregion => tier2_xbar_0_to_m04_couplers_ARREGION(16),
      S_AXI_arsize => tier2_xbar_0_to_m04_couplers_ARSIZE(12),
      S_AXI_aruser => tier2_xbar_0_to_m04_couplers_ARUSER(64),
      S_AXI_arvalid => tier2_xbar_0_to_m04_couplers_ARVALID(4),
      S_AXI_awaddr => tier2_xbar_0_to_m04_couplers_AWADDR(160),
      S_AXI_awburst => tier2_xbar_0_to_m04_couplers_AWBURST(8),
      S_AXI_awcache => tier2_xbar_0_to_m04_couplers_AWCACHE(16),
      S_AXI_awlen => tier2_xbar_0_to_m04_couplers_AWLEN(32),
      S_AXI_awlock => tier2_xbar_0_to_m04_couplers_AWLOCK(4),
      S_AXI_awprot => tier2_xbar_0_to_m04_couplers_AWPROT(12),
      S_AXI_awqos => tier2_xbar_0_to_m04_couplers_AWQOS(16),
      S_AXI_awready => tier2_xbar_0_to_m04_couplers_AWREADY,
      S_AXI_awregion => tier2_xbar_0_to_m04_couplers_AWREGION(16),
      S_AXI_awsize => tier2_xbar_0_to_m04_couplers_AWSIZE(12),
      S_AXI_awuser => tier2_xbar_0_to_m04_couplers_AWUSER(64),
      S_AXI_awvalid => tier2_xbar_0_to_m04_couplers_AWVALID(4),
      S_AXI_bready => tier2_xbar_0_to_m04_couplers_BREADY(4),
      S_AXI_bresp => tier2_xbar_0_to_m04_couplers_BRESP,
      S_AXI_bvalid => tier2_xbar_0_to_m04_couplers_BVALID,
      S_AXI_rdata => tier2_xbar_0_to_m04_couplers_RDATA,
      S_AXI_rlast => tier2_xbar_0_to_m04_couplers_RLAST,
      S_AXI_rready => tier2_xbar_0_to_m04_couplers_RREADY(4),
      S_AXI_rresp => tier2_xbar_0_to_m04_couplers_RRESP,
      S_AXI_rvalid => tier2_xbar_0_to_m04_couplers_RVALID,
      S_AXI_wdata => tier2_xbar_0_to_m04_couplers_WDATA(512),
      S_AXI_wlast => tier2_xbar_0_to_m04_couplers_WLAST(4),
      S_AXI_wready => tier2_xbar_0_to_m04_couplers_WREADY,
      S_AXI_wstrb => tier2_xbar_0_to_m04_couplers_WSTRB(64),
      S_AXI_wvalid => tier2_xbar_0_to_m04_couplers_WVALID(4)
    );
m05_couplers: entity work.m05_couplers_imp_RXI115
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr => m05_couplers_to_axi_interconnect_2_ARADDR,
      M_AXI_arburst => m05_couplers_to_axi_interconnect_2_ARBURST,
      M_AXI_arcache => m05_couplers_to_axi_interconnect_2_ARCACHE,
      M_AXI_arlen => m05_couplers_to_axi_interconnect_2_ARLEN,
      M_AXI_arlock => m05_couplers_to_axi_interconnect_2_ARLOCK,
      M_AXI_arprot => m05_couplers_to_axi_interconnect_2_ARPROT,
      M_AXI_arqos => m05_couplers_to_axi_interconnect_2_ARQOS,
      M_AXI_arready => m05_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arregion => m05_couplers_to_axi_interconnect_2_ARREGION,
      M_AXI_arsize => m05_couplers_to_axi_interconnect_2_ARSIZE,
      M_AXI_aruser => m05_couplers_to_axi_interconnect_2_ARUSER,
      M_AXI_arvalid => m05_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr => m05_couplers_to_axi_interconnect_2_AWADDR,
      M_AXI_awburst => m05_couplers_to_axi_interconnect_2_AWBURST,
      M_AXI_awcache => m05_couplers_to_axi_interconnect_2_AWCACHE,
      M_AXI_awlen => m05_couplers_to_axi_interconnect_2_AWLEN,
      M_AXI_awlock => m05_couplers_to_axi_interconnect_2_AWLOCK,
      M_AXI_awprot => m05_couplers_to_axi_interconnect_2_AWPROT,
      M_AXI_awqos => m05_couplers_to_axi_interconnect_2_AWQOS,
      M_AXI_awready => m05_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awregion => m05_couplers_to_axi_interconnect_2_AWREGION,
      M_AXI_awsize => m05_couplers_to_axi_interconnect_2_AWSIZE,
      M_AXI_awuser => m05_couplers_to_axi_interconnect_2_AWUSER,
      M_AXI_awvalid => m05_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m05_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp => m05_couplers_to_axi_interconnect_2_BRESP,
      M_AXI_bvalid => m05_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata => m05_couplers_to_axi_interconnect_2_RDATA,
      M_AXI_rlast => m05_couplers_to_axi_interconnect_2_RLAST,
      M_AXI_rready => m05_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp => m05_couplers_to_axi_interconnect_2_RRESP,
      M_AXI_rvalid => m05_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata => m05_couplers_to_axi_interconnect_2_WDATA,
      M_AXI_wlast => m05_couplers_to_axi_interconnect_2_WLAST,
      M_AXI_wready => m05_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb => m05_couplers_to_axi_interconnect_2_WSTRB,
      M_AXI_wvalid => m05_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr => tier2_xbar_0_to_m05_couplers_ARADDR(200),
      S_AXI_arburst => tier2_xbar_0_to_m05_couplers_ARBURST(10),
      S_AXI_arcache => tier2_xbar_0_to_m05_couplers_ARCACHE(20),
      S_AXI_arlen => tier2_xbar_0_to_m05_couplers_ARLEN(40),
      S_AXI_arlock => tier2_xbar_0_to_m05_couplers_ARLOCK(5),
      S_AXI_arprot => tier2_xbar_0_to_m05_couplers_ARPROT(15),
      S_AXI_arqos => tier2_xbar_0_to_m05_couplers_ARQOS(20),
      S_AXI_arready => tier2_xbar_0_to_m05_couplers_ARREADY,
      S_AXI_arregion => tier2_xbar_0_to_m05_couplers_ARREGION(20),
      S_AXI_arsize => tier2_xbar_0_to_m05_couplers_ARSIZE(15),
      S_AXI_aruser => tier2_xbar_0_to_m05_couplers_ARUSER(80),
      S_AXI_arvalid => tier2_xbar_0_to_m05_couplers_ARVALID(5),
      S_AXI_awaddr => tier2_xbar_0_to_m05_couplers_AWADDR(200),
      S_AXI_awburst => tier2_xbar_0_to_m05_couplers_AWBURST(10),
      S_AXI_awcache => tier2_xbar_0_to_m05_couplers_AWCACHE(20),
      S_AXI_awlen => tier2_xbar_0_to_m05_couplers_AWLEN(40),
      S_AXI_awlock => tier2_xbar_0_to_m05_couplers_AWLOCK(5),
      S_AXI_awprot => tier2_xbar_0_to_m05_couplers_AWPROT(15),
      S_AXI_awqos => tier2_xbar_0_to_m05_couplers_AWQOS(20),
      S_AXI_awready => tier2_xbar_0_to_m05_couplers_AWREADY,
      S_AXI_awregion => tier2_xbar_0_to_m05_couplers_AWREGION(20),
      S_AXI_awsize => tier2_xbar_0_to_m05_couplers_AWSIZE(15),
      S_AXI_awuser => tier2_xbar_0_to_m05_couplers_AWUSER(80),
      S_AXI_awvalid => tier2_xbar_0_to_m05_couplers_AWVALID(5),
      S_AXI_bready => tier2_xbar_0_to_m05_couplers_BREADY(5),
      S_AXI_bresp => tier2_xbar_0_to_m05_couplers_BRESP,
      S_AXI_bvalid => tier2_xbar_0_to_m05_couplers_BVALID,
      S_AXI_rdata => tier2_xbar_0_to_m05_couplers_RDATA,
      S_AXI_rlast => tier2_xbar_0_to_m05_couplers_RLAST,
      S_AXI_rready => tier2_xbar_0_to_m05_couplers_RREADY(5),
      S_AXI_rresp => tier2_xbar_0_to_m05_couplers_RRESP,
      S_AXI_rvalid => tier2_xbar_0_to_m05_couplers_RVALID,
      S_AXI_wdata => tier2_xbar_0_to_m05_couplers_WDATA(640),
      S_AXI_wlast => tier2_xbar_0_to_m05_couplers_WLAST(5),
      S_AXI_wready => tier2_xbar_0_to_m05_couplers_WREADY,
      S_AXI_wstrb => tier2_xbar_0_to_m05_couplers_WSTRB(80),
      S_AXI_wvalid => tier2_xbar_0_to_m05_couplers_WVALID(5)
    );
m06_couplers: entity work.m06_couplers_imp_13G8PNF
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m06_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m06_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m06_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m06_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m06_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m06_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m06_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m06_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m06_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m06_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m06_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m06_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m06_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m06_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m06_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m06_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m06_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m06_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m06_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_0_to_m06_couplers_ARADDR(279 downto 240),
      S_AXI_arburst(1 downto 0) => tier2_xbar_0_to_m06_couplers_ARBURST(13 downto 12),
      S_AXI_arcache(3 downto 0) => tier2_xbar_0_to_m06_couplers_ARCACHE(27 downto 24),
      S_AXI_arlen(7 downto 0) => tier2_xbar_0_to_m06_couplers_ARLEN(55 downto 48),
      S_AXI_arlock(0) => tier2_xbar_0_to_m06_couplers_ARLOCK(6),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m06_couplers_ARPROT(20 downto 18),
      S_AXI_arqos(3 downto 0) => tier2_xbar_0_to_m06_couplers_ARQOS(27 downto 24),
      S_AXI_arready => tier2_xbar_0_to_m06_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => tier2_xbar_0_to_m06_couplers_ARREGION(27 downto 24),
      S_AXI_arsize(2 downto 0) => tier2_xbar_0_to_m06_couplers_ARSIZE(20 downto 18),
      S_AXI_arvalid => tier2_xbar_0_to_m06_couplers_ARVALID(6),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_0_to_m06_couplers_AWADDR(279 downto 240),
      S_AXI_awburst(1 downto 0) => tier2_xbar_0_to_m06_couplers_AWBURST(13 downto 12),
      S_AXI_awcache(3 downto 0) => tier2_xbar_0_to_m06_couplers_AWCACHE(27 downto 24),
      S_AXI_awlen(7 downto 0) => tier2_xbar_0_to_m06_couplers_AWLEN(55 downto 48),
      S_AXI_awlock(0) => tier2_xbar_0_to_m06_couplers_AWLOCK(6),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m06_couplers_AWPROT(20 downto 18),
      S_AXI_awqos(3 downto 0) => tier2_xbar_0_to_m06_couplers_AWQOS(27 downto 24),
      S_AXI_awready => tier2_xbar_0_to_m06_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => tier2_xbar_0_to_m06_couplers_AWREGION(27 downto 24),
      S_AXI_awsize(2 downto 0) => tier2_xbar_0_to_m06_couplers_AWSIZE(20 downto 18),
      S_AXI_awvalid => tier2_xbar_0_to_m06_couplers_AWVALID(6),
      S_AXI_bready => tier2_xbar_0_to_m06_couplers_BREADY(6),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m06_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m06_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => tier2_xbar_0_to_m06_couplers_RDATA(127 downto 0),
      S_AXI_rlast => tier2_xbar_0_to_m06_couplers_RLAST,
      S_AXI_rready => tier2_xbar_0_to_m06_couplers_RREADY(6),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m06_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m06_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => tier2_xbar_0_to_m06_couplers_WDATA(895 downto 768),
      S_AXI_wlast => tier2_xbar_0_to_m06_couplers_WLAST(6),
      S_AXI_wready => tier2_xbar_0_to_m06_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => tier2_xbar_0_to_m06_couplers_WSTRB(111 downto 96),
      S_AXI_wvalid => tier2_xbar_0_to_m06_couplers_WVALID(6)
    );
m07_couplers: entity work.m07_couplers_imp_R1SY7U
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr => m07_couplers_to_axi_interconnect_2_ARADDR,
      M_AXI_arburst => m07_couplers_to_axi_interconnect_2_ARBURST,
      M_AXI_arcache => m07_couplers_to_axi_interconnect_2_ARCACHE,
      M_AXI_arlen => m07_couplers_to_axi_interconnect_2_ARLEN,
      M_AXI_arlock => m07_couplers_to_axi_interconnect_2_ARLOCK,
      M_AXI_arprot => m07_couplers_to_axi_interconnect_2_ARPROT,
      M_AXI_arqos => m07_couplers_to_axi_interconnect_2_ARQOS,
      M_AXI_arready => m07_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arregion => m07_couplers_to_axi_interconnect_2_ARREGION,
      M_AXI_arsize => m07_couplers_to_axi_interconnect_2_ARSIZE,
      M_AXI_aruser => m07_couplers_to_axi_interconnect_2_ARUSER,
      M_AXI_arvalid => m07_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr => m07_couplers_to_axi_interconnect_2_AWADDR,
      M_AXI_awburst => m07_couplers_to_axi_interconnect_2_AWBURST,
      M_AXI_awcache => m07_couplers_to_axi_interconnect_2_AWCACHE,
      M_AXI_awlen => m07_couplers_to_axi_interconnect_2_AWLEN,
      M_AXI_awlock => m07_couplers_to_axi_interconnect_2_AWLOCK,
      M_AXI_awprot => m07_couplers_to_axi_interconnect_2_AWPROT,
      M_AXI_awqos => m07_couplers_to_axi_interconnect_2_AWQOS,
      M_AXI_awready => m07_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awregion => m07_couplers_to_axi_interconnect_2_AWREGION,
      M_AXI_awsize => m07_couplers_to_axi_interconnect_2_AWSIZE,
      M_AXI_awuser => m07_couplers_to_axi_interconnect_2_AWUSER,
      M_AXI_awvalid => m07_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m07_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp => m07_couplers_to_axi_interconnect_2_BRESP,
      M_AXI_bvalid => m07_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata => m07_couplers_to_axi_interconnect_2_RDATA,
      M_AXI_rlast => m07_couplers_to_axi_interconnect_2_RLAST,
      M_AXI_rready => m07_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp => m07_couplers_to_axi_interconnect_2_RRESP,
      M_AXI_rvalid => m07_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata => m07_couplers_to_axi_interconnect_2_WDATA,
      M_AXI_wlast => m07_couplers_to_axi_interconnect_2_WLAST,
      M_AXI_wready => m07_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb => m07_couplers_to_axi_interconnect_2_WSTRB,
      M_AXI_wvalid => m07_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr => tier2_xbar_0_to_m07_couplers_ARADDR(280),
      S_AXI_arburst => tier2_xbar_0_to_m07_couplers_ARBURST(14),
      S_AXI_arcache => tier2_xbar_0_to_m07_couplers_ARCACHE(28),
      S_AXI_arlen => tier2_xbar_0_to_m07_couplers_ARLEN(56),
      S_AXI_arlock => tier2_xbar_0_to_m07_couplers_ARLOCK(7),
      S_AXI_arprot => tier2_xbar_0_to_m07_couplers_ARPROT(21),
      S_AXI_arqos => tier2_xbar_0_to_m07_couplers_ARQOS(28),
      S_AXI_arready => tier2_xbar_0_to_m07_couplers_ARREADY,
      S_AXI_arregion => tier2_xbar_0_to_m07_couplers_ARREGION(28),
      S_AXI_arsize => tier2_xbar_0_to_m07_couplers_ARSIZE(21),
      S_AXI_aruser => tier2_xbar_0_to_m07_couplers_ARUSER(112),
      S_AXI_arvalid => tier2_xbar_0_to_m07_couplers_ARVALID(7),
      S_AXI_awaddr => tier2_xbar_0_to_m07_couplers_AWADDR(280),
      S_AXI_awburst => tier2_xbar_0_to_m07_couplers_AWBURST(14),
      S_AXI_awcache => tier2_xbar_0_to_m07_couplers_AWCACHE(28),
      S_AXI_awlen => tier2_xbar_0_to_m07_couplers_AWLEN(56),
      S_AXI_awlock => tier2_xbar_0_to_m07_couplers_AWLOCK(7),
      S_AXI_awprot => tier2_xbar_0_to_m07_couplers_AWPROT(21),
      S_AXI_awqos => tier2_xbar_0_to_m07_couplers_AWQOS(28),
      S_AXI_awready => tier2_xbar_0_to_m07_couplers_AWREADY,
      S_AXI_awregion => tier2_xbar_0_to_m07_couplers_AWREGION(28),
      S_AXI_awsize => tier2_xbar_0_to_m07_couplers_AWSIZE(21),
      S_AXI_awuser => tier2_xbar_0_to_m07_couplers_AWUSER(112),
      S_AXI_awvalid => tier2_xbar_0_to_m07_couplers_AWVALID(7),
      S_AXI_bready => tier2_xbar_0_to_m07_couplers_BREADY(7),
      S_AXI_bresp => tier2_xbar_0_to_m07_couplers_BRESP,
      S_AXI_bvalid => tier2_xbar_0_to_m07_couplers_BVALID,
      S_AXI_rdata => tier2_xbar_0_to_m07_couplers_RDATA,
      S_AXI_rlast => tier2_xbar_0_to_m07_couplers_RLAST,
      S_AXI_rready => tier2_xbar_0_to_m07_couplers_RREADY(7),
      S_AXI_rresp => tier2_xbar_0_to_m07_couplers_RRESP,
      S_AXI_rvalid => tier2_xbar_0_to_m07_couplers_RVALID,
      S_AXI_wdata => tier2_xbar_0_to_m07_couplers_WDATA(896),
      S_AXI_wlast => tier2_xbar_0_to_m07_couplers_WLAST(7),
      S_AXI_wready => tier2_xbar_0_to_m07_couplers_WREADY,
      S_AXI_wstrb => tier2_xbar_0_to_m07_couplers_WSTRB(112),
      S_AXI_wvalid => tier2_xbar_0_to_m07_couplers_WVALID(7)
    );
m08_couplers: entity work.m08_couplers_imp_15WDQVM
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m08_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m08_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m08_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m08_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m08_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m08_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m08_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m08_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m08_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m08_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m08_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m08_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m08_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m08_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m08_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m08_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m08_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m08_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m08_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_1_to_m08_couplers_ARADDR(39 downto 0),
      S_AXI_arburst(1 downto 0) => tier2_xbar_1_to_m08_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => tier2_xbar_1_to_m08_couplers_ARCACHE(3 downto 0),
      S_AXI_arlen(7 downto 0) => tier2_xbar_1_to_m08_couplers_ARLEN(7 downto 0),
      S_AXI_arlock(0) => tier2_xbar_1_to_m08_couplers_ARLOCK(0),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m08_couplers_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => tier2_xbar_1_to_m08_couplers_ARQOS(3 downto 0),
      S_AXI_arready => tier2_xbar_1_to_m08_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => tier2_xbar_1_to_m08_couplers_ARREGION(3 downto 0),
      S_AXI_arsize(2 downto 0) => tier2_xbar_1_to_m08_couplers_ARSIZE(2 downto 0),
      S_AXI_arvalid => tier2_xbar_1_to_m08_couplers_ARVALID(0),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_1_to_m08_couplers_AWADDR(39 downto 0),
      S_AXI_awburst(1 downto 0) => tier2_xbar_1_to_m08_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => tier2_xbar_1_to_m08_couplers_AWCACHE(3 downto 0),
      S_AXI_awlen(7 downto 0) => tier2_xbar_1_to_m08_couplers_AWLEN(7 downto 0),
      S_AXI_awlock(0) => tier2_xbar_1_to_m08_couplers_AWLOCK(0),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m08_couplers_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => tier2_xbar_1_to_m08_couplers_AWQOS(3 downto 0),
      S_AXI_awready => tier2_xbar_1_to_m08_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => tier2_xbar_1_to_m08_couplers_AWREGION(3 downto 0),
      S_AXI_awsize(2 downto 0) => tier2_xbar_1_to_m08_couplers_AWSIZE(2 downto 0),
      S_AXI_awvalid => tier2_xbar_1_to_m08_couplers_AWVALID(0),
      S_AXI_bready => tier2_xbar_1_to_m08_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m08_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_1_to_m08_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => tier2_xbar_1_to_m08_couplers_RDATA(127 downto 0),
      S_AXI_rlast => tier2_xbar_1_to_m08_couplers_RLAST,
      S_AXI_rready => tier2_xbar_1_to_m08_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m08_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_1_to_m08_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => tier2_xbar_1_to_m08_couplers_WDATA(127 downto 0),
      S_AXI_wlast => tier2_xbar_1_to_m08_couplers_WLAST(0),
      S_AXI_wready => tier2_xbar_1_to_m08_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => tier2_xbar_1_to_m08_couplers_WSTRB(15 downto 0),
      S_AXI_wvalid => tier2_xbar_1_to_m08_couplers_WVALID(0)
    );
m09_couplers: entity work.m09_couplers_imp_XDSI43
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m09_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m09_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m09_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m09_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m09_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m09_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m09_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m09_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m09_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m09_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m09_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m09_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m09_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m09_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m09_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m09_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m09_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m09_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m09_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_1_to_m09_couplers_ARADDR(79 downto 40),
      S_AXI_arburst(1 downto 0) => tier2_xbar_1_to_m09_couplers_ARBURST(3 downto 2),
      S_AXI_arcache(3 downto 0) => tier2_xbar_1_to_m09_couplers_ARCACHE(7 downto 4),
      S_AXI_arlen(7 downto 0) => tier2_xbar_1_to_m09_couplers_ARLEN(15 downto 8),
      S_AXI_arlock(0) => tier2_xbar_1_to_m09_couplers_ARLOCK(1),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m09_couplers_ARPROT(5 downto 3),
      S_AXI_arqos(3 downto 0) => tier2_xbar_1_to_m09_couplers_ARQOS(7 downto 4),
      S_AXI_arready => tier2_xbar_1_to_m09_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => tier2_xbar_1_to_m09_couplers_ARREGION(7 downto 4),
      S_AXI_arsize(2 downto 0) => tier2_xbar_1_to_m09_couplers_ARSIZE(5 downto 3),
      S_AXI_arvalid => tier2_xbar_1_to_m09_couplers_ARVALID(1),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_1_to_m09_couplers_AWADDR(79 downto 40),
      S_AXI_awburst(1 downto 0) => tier2_xbar_1_to_m09_couplers_AWBURST(3 downto 2),
      S_AXI_awcache(3 downto 0) => tier2_xbar_1_to_m09_couplers_AWCACHE(7 downto 4),
      S_AXI_awlen(7 downto 0) => tier2_xbar_1_to_m09_couplers_AWLEN(15 downto 8),
      S_AXI_awlock(0) => tier2_xbar_1_to_m09_couplers_AWLOCK(1),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m09_couplers_AWPROT(5 downto 3),
      S_AXI_awqos(3 downto 0) => tier2_xbar_1_to_m09_couplers_AWQOS(7 downto 4),
      S_AXI_awready => tier2_xbar_1_to_m09_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => tier2_xbar_1_to_m09_couplers_AWREGION(7 downto 4),
      S_AXI_awsize(2 downto 0) => tier2_xbar_1_to_m09_couplers_AWSIZE(5 downto 3),
      S_AXI_awvalid => tier2_xbar_1_to_m09_couplers_AWVALID(1),
      S_AXI_bready => tier2_xbar_1_to_m09_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m09_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_1_to_m09_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => tier2_xbar_1_to_m09_couplers_RDATA(127 downto 0),
      S_AXI_rlast => tier2_xbar_1_to_m09_couplers_RLAST,
      S_AXI_rready => tier2_xbar_1_to_m09_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m09_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_1_to_m09_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => tier2_xbar_1_to_m09_couplers_WDATA(255 downto 128),
      S_AXI_wlast => tier2_xbar_1_to_m09_couplers_WLAST(1),
      S_AXI_wready => tier2_xbar_1_to_m09_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => tier2_xbar_1_to_m09_couplers_WSTRB(31 downto 16),
      S_AXI_wvalid => tier2_xbar_1_to_m09_couplers_WVALID(1)
    );
m10_couplers: entity work.m10_couplers_imp_OBXBEU
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr => m10_couplers_to_axi_interconnect_2_ARADDR,
      M_AXI_arburst => m10_couplers_to_axi_interconnect_2_ARBURST,
      M_AXI_arcache => m10_couplers_to_axi_interconnect_2_ARCACHE,
      M_AXI_arlen => m10_couplers_to_axi_interconnect_2_ARLEN,
      M_AXI_arlock => m10_couplers_to_axi_interconnect_2_ARLOCK,
      M_AXI_arprot => m10_couplers_to_axi_interconnect_2_ARPROT,
      M_AXI_arqos => m10_couplers_to_axi_interconnect_2_ARQOS,
      M_AXI_arready => m10_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arregion => m10_couplers_to_axi_interconnect_2_ARREGION,
      M_AXI_arsize => m10_couplers_to_axi_interconnect_2_ARSIZE,
      M_AXI_aruser => m10_couplers_to_axi_interconnect_2_ARUSER,
      M_AXI_arvalid => m10_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr => m10_couplers_to_axi_interconnect_2_AWADDR,
      M_AXI_awburst => m10_couplers_to_axi_interconnect_2_AWBURST,
      M_AXI_awcache => m10_couplers_to_axi_interconnect_2_AWCACHE,
      M_AXI_awlen => m10_couplers_to_axi_interconnect_2_AWLEN,
      M_AXI_awlock => m10_couplers_to_axi_interconnect_2_AWLOCK,
      M_AXI_awprot => m10_couplers_to_axi_interconnect_2_AWPROT,
      M_AXI_awqos => m10_couplers_to_axi_interconnect_2_AWQOS,
      M_AXI_awready => m10_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awregion => m10_couplers_to_axi_interconnect_2_AWREGION,
      M_AXI_awsize => m10_couplers_to_axi_interconnect_2_AWSIZE,
      M_AXI_awuser => m10_couplers_to_axi_interconnect_2_AWUSER,
      M_AXI_awvalid => m10_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m10_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp => m10_couplers_to_axi_interconnect_2_BRESP,
      M_AXI_bvalid => m10_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata => m10_couplers_to_axi_interconnect_2_RDATA,
      M_AXI_rlast => m10_couplers_to_axi_interconnect_2_RLAST,
      M_AXI_rready => m10_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp => m10_couplers_to_axi_interconnect_2_RRESP,
      M_AXI_rvalid => m10_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata => m10_couplers_to_axi_interconnect_2_WDATA,
      M_AXI_wlast => m10_couplers_to_axi_interconnect_2_WLAST,
      M_AXI_wready => m10_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb => m10_couplers_to_axi_interconnect_2_WSTRB,
      M_AXI_wvalid => m10_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr => tier2_xbar_1_to_m10_couplers_ARADDR(80),
      S_AXI_arburst => tier2_xbar_1_to_m10_couplers_ARBURST(4),
      S_AXI_arcache => tier2_xbar_1_to_m10_couplers_ARCACHE(8),
      S_AXI_arlen => tier2_xbar_1_to_m10_couplers_ARLEN(16),
      S_AXI_arlock => tier2_xbar_1_to_m10_couplers_ARLOCK(2),
      S_AXI_arprot => tier2_xbar_1_to_m10_couplers_ARPROT(6),
      S_AXI_arqos => tier2_xbar_1_to_m10_couplers_ARQOS(8),
      S_AXI_arready => tier2_xbar_1_to_m10_couplers_ARREADY,
      S_AXI_arregion => tier2_xbar_1_to_m10_couplers_ARREGION(8),
      S_AXI_arsize => tier2_xbar_1_to_m10_couplers_ARSIZE(6),
      S_AXI_aruser => tier2_xbar_1_to_m10_couplers_ARUSER(32),
      S_AXI_arvalid => tier2_xbar_1_to_m10_couplers_ARVALID(2),
      S_AXI_awaddr => tier2_xbar_1_to_m10_couplers_AWADDR(80),
      S_AXI_awburst => tier2_xbar_1_to_m10_couplers_AWBURST(4),
      S_AXI_awcache => tier2_xbar_1_to_m10_couplers_AWCACHE(8),
      S_AXI_awlen => tier2_xbar_1_to_m10_couplers_AWLEN(16),
      S_AXI_awlock => tier2_xbar_1_to_m10_couplers_AWLOCK(2),
      S_AXI_awprot => tier2_xbar_1_to_m10_couplers_AWPROT(6),
      S_AXI_awqos => tier2_xbar_1_to_m10_couplers_AWQOS(8),
      S_AXI_awready => tier2_xbar_1_to_m10_couplers_AWREADY,
      S_AXI_awregion => tier2_xbar_1_to_m10_couplers_AWREGION(8),
      S_AXI_awsize => tier2_xbar_1_to_m10_couplers_AWSIZE(6),
      S_AXI_awuser => tier2_xbar_1_to_m10_couplers_AWUSER(32),
      S_AXI_awvalid => tier2_xbar_1_to_m10_couplers_AWVALID(2),
      S_AXI_bready => tier2_xbar_1_to_m10_couplers_BREADY(2),
      S_AXI_bresp => tier2_xbar_1_to_m10_couplers_BRESP,
      S_AXI_bvalid => tier2_xbar_1_to_m10_couplers_BVALID,
      S_AXI_rdata => tier2_xbar_1_to_m10_couplers_RDATA,
      S_AXI_rlast => tier2_xbar_1_to_m10_couplers_RLAST,
      S_AXI_rready => tier2_xbar_1_to_m10_couplers_RREADY(2),
      S_AXI_rresp => tier2_xbar_1_to_m10_couplers_RRESP,
      S_AXI_rvalid => tier2_xbar_1_to_m10_couplers_RVALID,
      S_AXI_wdata => tier2_xbar_1_to_m10_couplers_WDATA(256),
      S_AXI_wlast => tier2_xbar_1_to_m10_couplers_WLAST(2),
      S_AXI_wready => tier2_xbar_1_to_m10_couplers_WREADY,
      S_AXI_wstrb => tier2_xbar_1_to_m10_couplers_WSTRB(32),
      S_AXI_wvalid => tier2_xbar_1_to_m10_couplers_WVALID(2)
    );
m11_couplers: entity work.m11_couplers_imp_1FAT59J
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m11_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m11_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m11_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m11_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m11_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m11_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m11_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m11_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m11_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m11_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m11_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m11_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m11_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m11_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m11_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m11_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m11_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m11_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m11_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_1_to_m11_couplers_ARADDR(159 downto 120),
      S_AXI_arburst(1 downto 0) => tier2_xbar_1_to_m11_couplers_ARBURST(7 downto 6),
      S_AXI_arcache(3 downto 0) => tier2_xbar_1_to_m11_couplers_ARCACHE(15 downto 12),
      S_AXI_arlen(7 downto 0) => tier2_xbar_1_to_m11_couplers_ARLEN(31 downto 24),
      S_AXI_arlock(0) => tier2_xbar_1_to_m11_couplers_ARLOCK(3),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m11_couplers_ARPROT(11 downto 9),
      S_AXI_arqos(3 downto 0) => tier2_xbar_1_to_m11_couplers_ARQOS(15 downto 12),
      S_AXI_arready => tier2_xbar_1_to_m11_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => tier2_xbar_1_to_m11_couplers_ARREGION(15 downto 12),
      S_AXI_arsize(2 downto 0) => tier2_xbar_1_to_m11_couplers_ARSIZE(11 downto 9),
      S_AXI_arvalid => tier2_xbar_1_to_m11_couplers_ARVALID(3),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_1_to_m11_couplers_AWADDR(159 downto 120),
      S_AXI_awburst(1 downto 0) => tier2_xbar_1_to_m11_couplers_AWBURST(7 downto 6),
      S_AXI_awcache(3 downto 0) => tier2_xbar_1_to_m11_couplers_AWCACHE(15 downto 12),
      S_AXI_awlen(7 downto 0) => tier2_xbar_1_to_m11_couplers_AWLEN(31 downto 24),
      S_AXI_awlock(0) => tier2_xbar_1_to_m11_couplers_AWLOCK(3),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m11_couplers_AWPROT(11 downto 9),
      S_AXI_awqos(3 downto 0) => tier2_xbar_1_to_m11_couplers_AWQOS(15 downto 12),
      S_AXI_awready => tier2_xbar_1_to_m11_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => tier2_xbar_1_to_m11_couplers_AWREGION(15 downto 12),
      S_AXI_awsize(2 downto 0) => tier2_xbar_1_to_m11_couplers_AWSIZE(11 downto 9),
      S_AXI_awvalid => tier2_xbar_1_to_m11_couplers_AWVALID(3),
      S_AXI_bready => tier2_xbar_1_to_m11_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m11_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_1_to_m11_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => tier2_xbar_1_to_m11_couplers_RDATA(127 downto 0),
      S_AXI_rlast => tier2_xbar_1_to_m11_couplers_RLAST,
      S_AXI_rready => tier2_xbar_1_to_m11_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m11_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_1_to_m11_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => tier2_xbar_1_to_m11_couplers_WDATA(511 downto 384),
      S_AXI_wlast => tier2_xbar_1_to_m11_couplers_WLAST(3),
      S_AXI_wready => tier2_xbar_1_to_m11_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => tier2_xbar_1_to_m11_couplers_WSTRB(63 downto 48),
      S_AXI_wvalid => tier2_xbar_1_to_m11_couplers_WVALID(3)
    );
m12_couplers: entity work.m12_couplers_imp_MV15DX
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr => m12_couplers_to_axi_interconnect_2_ARADDR,
      M_AXI_arburst => m12_couplers_to_axi_interconnect_2_ARBURST,
      M_AXI_arcache => m12_couplers_to_axi_interconnect_2_ARCACHE,
      M_AXI_arlen => m12_couplers_to_axi_interconnect_2_ARLEN,
      M_AXI_arlock => m12_couplers_to_axi_interconnect_2_ARLOCK,
      M_AXI_arprot => m12_couplers_to_axi_interconnect_2_ARPROT,
      M_AXI_arqos => m12_couplers_to_axi_interconnect_2_ARQOS,
      M_AXI_arready => m12_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arregion => m12_couplers_to_axi_interconnect_2_ARREGION,
      M_AXI_arsize => m12_couplers_to_axi_interconnect_2_ARSIZE,
      M_AXI_aruser => m12_couplers_to_axi_interconnect_2_ARUSER,
      M_AXI_arvalid => m12_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr => m12_couplers_to_axi_interconnect_2_AWADDR,
      M_AXI_awburst => m12_couplers_to_axi_interconnect_2_AWBURST,
      M_AXI_awcache => m12_couplers_to_axi_interconnect_2_AWCACHE,
      M_AXI_awlen => m12_couplers_to_axi_interconnect_2_AWLEN,
      M_AXI_awlock => m12_couplers_to_axi_interconnect_2_AWLOCK,
      M_AXI_awprot => m12_couplers_to_axi_interconnect_2_AWPROT,
      M_AXI_awqos => m12_couplers_to_axi_interconnect_2_AWQOS,
      M_AXI_awready => m12_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awregion => m12_couplers_to_axi_interconnect_2_AWREGION,
      M_AXI_awsize => m12_couplers_to_axi_interconnect_2_AWSIZE,
      M_AXI_awuser => m12_couplers_to_axi_interconnect_2_AWUSER,
      M_AXI_awvalid => m12_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m12_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp => m12_couplers_to_axi_interconnect_2_BRESP,
      M_AXI_bvalid => m12_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata => m12_couplers_to_axi_interconnect_2_RDATA,
      M_AXI_rlast => m12_couplers_to_axi_interconnect_2_RLAST,
      M_AXI_rready => m12_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp => m12_couplers_to_axi_interconnect_2_RRESP,
      M_AXI_rvalid => m12_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata => m12_couplers_to_axi_interconnect_2_WDATA,
      M_AXI_wlast => m12_couplers_to_axi_interconnect_2_WLAST,
      M_AXI_wready => m12_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb => m12_couplers_to_axi_interconnect_2_WSTRB,
      M_AXI_wvalid => m12_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr => tier2_xbar_1_to_m12_couplers_ARADDR(160),
      S_AXI_arburst => tier2_xbar_1_to_m12_couplers_ARBURST(8),
      S_AXI_arcache => tier2_xbar_1_to_m12_couplers_ARCACHE(16),
      S_AXI_arlen => tier2_xbar_1_to_m12_couplers_ARLEN(32),
      S_AXI_arlock => tier2_xbar_1_to_m12_couplers_ARLOCK(4),
      S_AXI_arprot => tier2_xbar_1_to_m12_couplers_ARPROT(12),
      S_AXI_arqos => tier2_xbar_1_to_m12_couplers_ARQOS(16),
      S_AXI_arready => tier2_xbar_1_to_m12_couplers_ARREADY,
      S_AXI_arregion => tier2_xbar_1_to_m12_couplers_ARREGION(16),
      S_AXI_arsize => tier2_xbar_1_to_m12_couplers_ARSIZE(12),
      S_AXI_aruser => tier2_xbar_1_to_m12_couplers_ARUSER(64),
      S_AXI_arvalid => tier2_xbar_1_to_m12_couplers_ARVALID(4),
      S_AXI_awaddr => tier2_xbar_1_to_m12_couplers_AWADDR(160),
      S_AXI_awburst => tier2_xbar_1_to_m12_couplers_AWBURST(8),
      S_AXI_awcache => tier2_xbar_1_to_m12_couplers_AWCACHE(16),
      S_AXI_awlen => tier2_xbar_1_to_m12_couplers_AWLEN(32),
      S_AXI_awlock => tier2_xbar_1_to_m12_couplers_AWLOCK(4),
      S_AXI_awprot => tier2_xbar_1_to_m12_couplers_AWPROT(12),
      S_AXI_awqos => tier2_xbar_1_to_m12_couplers_AWQOS(16),
      S_AXI_awready => tier2_xbar_1_to_m12_couplers_AWREADY,
      S_AXI_awregion => tier2_xbar_1_to_m12_couplers_AWREGION(16),
      S_AXI_awsize => tier2_xbar_1_to_m12_couplers_AWSIZE(12),
      S_AXI_awuser => tier2_xbar_1_to_m12_couplers_AWUSER(64),
      S_AXI_awvalid => tier2_xbar_1_to_m12_couplers_AWVALID(4),
      S_AXI_bready => tier2_xbar_1_to_m12_couplers_BREADY(4),
      S_AXI_bresp => tier2_xbar_1_to_m12_couplers_BRESP,
      S_AXI_bvalid => tier2_xbar_1_to_m12_couplers_BVALID,
      S_AXI_rdata => tier2_xbar_1_to_m12_couplers_RDATA,
      S_AXI_rlast => tier2_xbar_1_to_m12_couplers_RLAST,
      S_AXI_rready => tier2_xbar_1_to_m12_couplers_RREADY(4),
      S_AXI_rresp => tier2_xbar_1_to_m12_couplers_RRESP,
      S_AXI_rvalid => tier2_xbar_1_to_m12_couplers_RVALID,
      S_AXI_wdata => tier2_xbar_1_to_m12_couplers_WDATA(512),
      S_AXI_wlast => tier2_xbar_1_to_m12_couplers_WLAST(4),
      S_AXI_wready => tier2_xbar_1_to_m12_couplers_WREADY,
      S_AXI_wstrb => tier2_xbar_1_to_m12_couplers_WSTRB(64),
      S_AXI_wvalid => tier2_xbar_1_to_m12_couplers_WVALID(4)
    );
m13_couplers: entity work.m13_couplers_imp_1GI1QHW
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr => m13_couplers_to_axi_interconnect_2_ARADDR,
      M_AXI_arburst => m13_couplers_to_axi_interconnect_2_ARBURST,
      M_AXI_arcache => m13_couplers_to_axi_interconnect_2_ARCACHE,
      M_AXI_arlen => m13_couplers_to_axi_interconnect_2_ARLEN,
      M_AXI_arlock => m13_couplers_to_axi_interconnect_2_ARLOCK,
      M_AXI_arprot => m13_couplers_to_axi_interconnect_2_ARPROT,
      M_AXI_arqos => m13_couplers_to_axi_interconnect_2_ARQOS,
      M_AXI_arready => m13_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arregion => m13_couplers_to_axi_interconnect_2_ARREGION,
      M_AXI_arsize => m13_couplers_to_axi_interconnect_2_ARSIZE,
      M_AXI_aruser => m13_couplers_to_axi_interconnect_2_ARUSER,
      M_AXI_arvalid => m13_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr => m13_couplers_to_axi_interconnect_2_AWADDR,
      M_AXI_awburst => m13_couplers_to_axi_interconnect_2_AWBURST,
      M_AXI_awcache => m13_couplers_to_axi_interconnect_2_AWCACHE,
      M_AXI_awlen => m13_couplers_to_axi_interconnect_2_AWLEN,
      M_AXI_awlock => m13_couplers_to_axi_interconnect_2_AWLOCK,
      M_AXI_awprot => m13_couplers_to_axi_interconnect_2_AWPROT,
      M_AXI_awqos => m13_couplers_to_axi_interconnect_2_AWQOS,
      M_AXI_awready => m13_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awregion => m13_couplers_to_axi_interconnect_2_AWREGION,
      M_AXI_awsize => m13_couplers_to_axi_interconnect_2_AWSIZE,
      M_AXI_awuser => m13_couplers_to_axi_interconnect_2_AWUSER,
      M_AXI_awvalid => m13_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m13_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp => m13_couplers_to_axi_interconnect_2_BRESP,
      M_AXI_bvalid => m13_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata => m13_couplers_to_axi_interconnect_2_RDATA,
      M_AXI_rlast => m13_couplers_to_axi_interconnect_2_RLAST,
      M_AXI_rready => m13_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp => m13_couplers_to_axi_interconnect_2_RRESP,
      M_AXI_rvalid => m13_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata => m13_couplers_to_axi_interconnect_2_WDATA,
      M_AXI_wlast => m13_couplers_to_axi_interconnect_2_WLAST,
      M_AXI_wready => m13_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb => m13_couplers_to_axi_interconnect_2_WSTRB,
      M_AXI_wvalid => m13_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr => tier2_xbar_1_to_m13_couplers_ARADDR(200),
      S_AXI_arburst => tier2_xbar_1_to_m13_couplers_ARBURST(10),
      S_AXI_arcache => tier2_xbar_1_to_m13_couplers_ARCACHE(20),
      S_AXI_arlen => tier2_xbar_1_to_m13_couplers_ARLEN(40),
      S_AXI_arlock => tier2_xbar_1_to_m13_couplers_ARLOCK(5),
      S_AXI_arprot => tier2_xbar_1_to_m13_couplers_ARPROT(15),
      S_AXI_arqos => tier2_xbar_1_to_m13_couplers_ARQOS(20),
      S_AXI_arready => tier2_xbar_1_to_m13_couplers_ARREADY,
      S_AXI_arregion => tier2_xbar_1_to_m13_couplers_ARREGION(20),
      S_AXI_arsize => tier2_xbar_1_to_m13_couplers_ARSIZE(15),
      S_AXI_aruser => tier2_xbar_1_to_m13_couplers_ARUSER(80),
      S_AXI_arvalid => tier2_xbar_1_to_m13_couplers_ARVALID(5),
      S_AXI_awaddr => tier2_xbar_1_to_m13_couplers_AWADDR(200),
      S_AXI_awburst => tier2_xbar_1_to_m13_couplers_AWBURST(10),
      S_AXI_awcache => tier2_xbar_1_to_m13_couplers_AWCACHE(20),
      S_AXI_awlen => tier2_xbar_1_to_m13_couplers_AWLEN(40),
      S_AXI_awlock => tier2_xbar_1_to_m13_couplers_AWLOCK(5),
      S_AXI_awprot => tier2_xbar_1_to_m13_couplers_AWPROT(15),
      S_AXI_awqos => tier2_xbar_1_to_m13_couplers_AWQOS(20),
      S_AXI_awready => tier2_xbar_1_to_m13_couplers_AWREADY,
      S_AXI_awregion => tier2_xbar_1_to_m13_couplers_AWREGION(20),
      S_AXI_awsize => tier2_xbar_1_to_m13_couplers_AWSIZE(15),
      S_AXI_awuser => tier2_xbar_1_to_m13_couplers_AWUSER(80),
      S_AXI_awvalid => tier2_xbar_1_to_m13_couplers_AWVALID(5),
      S_AXI_bready => tier2_xbar_1_to_m13_couplers_BREADY(5),
      S_AXI_bresp => tier2_xbar_1_to_m13_couplers_BRESP,
      S_AXI_bvalid => tier2_xbar_1_to_m13_couplers_BVALID,
      S_AXI_rdata => tier2_xbar_1_to_m13_couplers_RDATA,
      S_AXI_rlast => tier2_xbar_1_to_m13_couplers_RLAST,
      S_AXI_rready => tier2_xbar_1_to_m13_couplers_RREADY(5),
      S_AXI_rresp => tier2_xbar_1_to_m13_couplers_RRESP,
      S_AXI_rvalid => tier2_xbar_1_to_m13_couplers_RVALID,
      S_AXI_wdata => tier2_xbar_1_to_m13_couplers_WDATA(640),
      S_AXI_wlast => tier2_xbar_1_to_m13_couplers_WLAST(5),
      S_AXI_wready => tier2_xbar_1_to_m13_couplers_WREADY,
      S_AXI_wstrb => tier2_xbar_1_to_m13_couplers_WSTRB(80),
      S_AXI_wvalid => tier2_xbar_1_to_m13_couplers_WVALID(5)
    );
m14_couplers: entity work.m14_couplers_imp_PJYXA8
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m14_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m14_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m14_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m14_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m14_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m14_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m14_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m14_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m14_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m14_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m14_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m14_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m14_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m14_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m14_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m14_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m14_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m14_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m14_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_1_to_m14_couplers_ARADDR(279 downto 240),
      S_AXI_arburst(1 downto 0) => tier2_xbar_1_to_m14_couplers_ARBURST(13 downto 12),
      S_AXI_arcache(3 downto 0) => tier2_xbar_1_to_m14_couplers_ARCACHE(27 downto 24),
      S_AXI_arlen(7 downto 0) => tier2_xbar_1_to_m14_couplers_ARLEN(55 downto 48),
      S_AXI_arlock(0) => tier2_xbar_1_to_m14_couplers_ARLOCK(6),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m14_couplers_ARPROT(20 downto 18),
      S_AXI_arqos(3 downto 0) => tier2_xbar_1_to_m14_couplers_ARQOS(27 downto 24),
      S_AXI_arready => tier2_xbar_1_to_m14_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => tier2_xbar_1_to_m14_couplers_ARREGION(27 downto 24),
      S_AXI_arsize(2 downto 0) => tier2_xbar_1_to_m14_couplers_ARSIZE(20 downto 18),
      S_AXI_arvalid => tier2_xbar_1_to_m14_couplers_ARVALID(6),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_1_to_m14_couplers_AWADDR(279 downto 240),
      S_AXI_awburst(1 downto 0) => tier2_xbar_1_to_m14_couplers_AWBURST(13 downto 12),
      S_AXI_awcache(3 downto 0) => tier2_xbar_1_to_m14_couplers_AWCACHE(27 downto 24),
      S_AXI_awlen(7 downto 0) => tier2_xbar_1_to_m14_couplers_AWLEN(55 downto 48),
      S_AXI_awlock(0) => tier2_xbar_1_to_m14_couplers_AWLOCK(6),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m14_couplers_AWPROT(20 downto 18),
      S_AXI_awqos(3 downto 0) => tier2_xbar_1_to_m14_couplers_AWQOS(27 downto 24),
      S_AXI_awready => tier2_xbar_1_to_m14_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => tier2_xbar_1_to_m14_couplers_AWREGION(27 downto 24),
      S_AXI_awsize(2 downto 0) => tier2_xbar_1_to_m14_couplers_AWSIZE(20 downto 18),
      S_AXI_awvalid => tier2_xbar_1_to_m14_couplers_AWVALID(6),
      S_AXI_bready => tier2_xbar_1_to_m14_couplers_BREADY(6),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m14_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_1_to_m14_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => tier2_xbar_1_to_m14_couplers_RDATA(127 downto 0),
      S_AXI_rlast => tier2_xbar_1_to_m14_couplers_RLAST,
      S_AXI_rready => tier2_xbar_1_to_m14_couplers_RREADY(6),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m14_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_1_to_m14_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => tier2_xbar_1_to_m14_couplers_WDATA(895 downto 768),
      S_AXI_wlast => tier2_xbar_1_to_m14_couplers_WLAST(6),
      S_AXI_wready => tier2_xbar_1_to_m14_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => tier2_xbar_1_to_m14_couplers_WSTRB(111 downto 96),
      S_AXI_wvalid => tier2_xbar_1_to_m14_couplers_WVALID(6)
    );
m15_couplers: entity work.m15_couplers_imp_1DQX7MP
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m15_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m15_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m15_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m15_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m15_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m15_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m15_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m15_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m15_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m15_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m15_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m15_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m15_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m15_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m15_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m15_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m15_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m15_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m15_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_1_to_m15_couplers_ARADDR(319 downto 280),
      S_AXI_arburst(1 downto 0) => tier2_xbar_1_to_m15_couplers_ARBURST(15 downto 14),
      S_AXI_arcache(3 downto 0) => tier2_xbar_1_to_m15_couplers_ARCACHE(31 downto 28),
      S_AXI_arlen(7 downto 0) => tier2_xbar_1_to_m15_couplers_ARLEN(63 downto 56),
      S_AXI_arlock(0) => tier2_xbar_1_to_m15_couplers_ARLOCK(7),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m15_couplers_ARPROT(23 downto 21),
      S_AXI_arqos(3 downto 0) => tier2_xbar_1_to_m15_couplers_ARQOS(31 downto 28),
      S_AXI_arready => tier2_xbar_1_to_m15_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => tier2_xbar_1_to_m15_couplers_ARREGION(31 downto 28),
      S_AXI_arsize(2 downto 0) => tier2_xbar_1_to_m15_couplers_ARSIZE(23 downto 21),
      S_AXI_arvalid => tier2_xbar_1_to_m15_couplers_ARVALID(7),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_1_to_m15_couplers_AWADDR(319 downto 280),
      S_AXI_awburst(1 downto 0) => tier2_xbar_1_to_m15_couplers_AWBURST(15 downto 14),
      S_AXI_awcache(3 downto 0) => tier2_xbar_1_to_m15_couplers_AWCACHE(31 downto 28),
      S_AXI_awlen(7 downto 0) => tier2_xbar_1_to_m15_couplers_AWLEN(63 downto 56),
      S_AXI_awlock(0) => tier2_xbar_1_to_m15_couplers_AWLOCK(7),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m15_couplers_AWPROT(23 downto 21),
      S_AXI_awqos(3 downto 0) => tier2_xbar_1_to_m15_couplers_AWQOS(31 downto 28),
      S_AXI_awready => tier2_xbar_1_to_m15_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => tier2_xbar_1_to_m15_couplers_AWREGION(31 downto 28),
      S_AXI_awsize(2 downto 0) => tier2_xbar_1_to_m15_couplers_AWSIZE(23 downto 21),
      S_AXI_awvalid => tier2_xbar_1_to_m15_couplers_AWVALID(7),
      S_AXI_bready => tier2_xbar_1_to_m15_couplers_BREADY(7),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m15_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_1_to_m15_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => tier2_xbar_1_to_m15_couplers_RDATA(127 downto 0),
      S_AXI_rlast => tier2_xbar_1_to_m15_couplers_RLAST,
      S_AXI_rready => tier2_xbar_1_to_m15_couplers_RREADY(7),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m15_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_1_to_m15_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => tier2_xbar_1_to_m15_couplers_WDATA(1023 downto 896),
      S_AXI_wlast => tier2_xbar_1_to_m15_couplers_WLAST(7),
      S_AXI_wready => tier2_xbar_1_to_m15_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => tier2_xbar_1_to_m15_couplers_WSTRB(127 downto 112),
      S_AXI_wvalid => tier2_xbar_1_to_m15_couplers_WVALID(7)
    );
m16_couplers: entity work.m16_couplers_imp_OX0VB7
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m16_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m16_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m16_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m16_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m16_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m16_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m16_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m16_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m16_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m16_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m16_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m16_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m16_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m16_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m16_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m16_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m16_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m16_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m16_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_2_to_m16_couplers_ARADDR(39 downto 0),
      S_AXI_arburst(1 downto 0) => tier2_xbar_2_to_m16_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => tier2_xbar_2_to_m16_couplers_ARCACHE(3 downto 0),
      S_AXI_arlen(7 downto 0) => tier2_xbar_2_to_m16_couplers_ARLEN(7 downto 0),
      S_AXI_arlock(0) => tier2_xbar_2_to_m16_couplers_ARLOCK(0),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m16_couplers_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => tier2_xbar_2_to_m16_couplers_ARQOS(3 downto 0),
      S_AXI_arready => tier2_xbar_2_to_m16_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => tier2_xbar_2_to_m16_couplers_ARREGION(3 downto 0),
      S_AXI_arsize(2 downto 0) => tier2_xbar_2_to_m16_couplers_ARSIZE(2 downto 0),
      S_AXI_arvalid => tier2_xbar_2_to_m16_couplers_ARVALID(0),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_2_to_m16_couplers_AWADDR(39 downto 0),
      S_AXI_awburst(1 downto 0) => tier2_xbar_2_to_m16_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => tier2_xbar_2_to_m16_couplers_AWCACHE(3 downto 0),
      S_AXI_awlen(7 downto 0) => tier2_xbar_2_to_m16_couplers_AWLEN(7 downto 0),
      S_AXI_awlock(0) => tier2_xbar_2_to_m16_couplers_AWLOCK(0),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m16_couplers_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => tier2_xbar_2_to_m16_couplers_AWQOS(3 downto 0),
      S_AXI_awready => tier2_xbar_2_to_m16_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => tier2_xbar_2_to_m16_couplers_AWREGION(3 downto 0),
      S_AXI_awsize(2 downto 0) => tier2_xbar_2_to_m16_couplers_AWSIZE(2 downto 0),
      S_AXI_awvalid => tier2_xbar_2_to_m16_couplers_AWVALID(0),
      S_AXI_bready => tier2_xbar_2_to_m16_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m16_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_2_to_m16_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => tier2_xbar_2_to_m16_couplers_RDATA(127 downto 0),
      S_AXI_rlast => tier2_xbar_2_to_m16_couplers_RLAST,
      S_AXI_rready => tier2_xbar_2_to_m16_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m16_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_2_to_m16_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => tier2_xbar_2_to_m16_couplers_WDATA(127 downto 0),
      S_AXI_wlast => tier2_xbar_2_to_m16_couplers_WLAST(0),
      S_AXI_wready => tier2_xbar_2_to_m16_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => tier2_xbar_2_to_m16_couplers_WSTRB(15 downto 0),
      S_AXI_wvalid => tier2_xbar_2_to_m16_couplers_WVALID(0)
    );
m17_couplers: entity work.m17_couplers_imp_1EO5HSY
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m17_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m17_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m17_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m17_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m17_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m17_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m17_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m17_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m17_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m17_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m17_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m17_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m17_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m17_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m17_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m17_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m17_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m17_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m17_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_2_to_m17_couplers_ARADDR(79 downto 40),
      S_AXI_arburst(1 downto 0) => tier2_xbar_2_to_m17_couplers_ARBURST(3 downto 2),
      S_AXI_arcache(3 downto 0) => tier2_xbar_2_to_m17_couplers_ARCACHE(7 downto 4),
      S_AXI_arlen(7 downto 0) => tier2_xbar_2_to_m17_couplers_ARLEN(15 downto 8),
      S_AXI_arlock(0) => tier2_xbar_2_to_m17_couplers_ARLOCK(1),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m17_couplers_ARPROT(5 downto 3),
      S_AXI_arqos(3 downto 0) => tier2_xbar_2_to_m17_couplers_ARQOS(7 downto 4),
      S_AXI_arready => tier2_xbar_2_to_m17_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => tier2_xbar_2_to_m17_couplers_ARREGION(7 downto 4),
      S_AXI_arsize(2 downto 0) => tier2_xbar_2_to_m17_couplers_ARSIZE(5 downto 3),
      S_AXI_arvalid => tier2_xbar_2_to_m17_couplers_ARVALID(1),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_2_to_m17_couplers_AWADDR(79 downto 40),
      S_AXI_awburst(1 downto 0) => tier2_xbar_2_to_m17_couplers_AWBURST(3 downto 2),
      S_AXI_awcache(3 downto 0) => tier2_xbar_2_to_m17_couplers_AWCACHE(7 downto 4),
      S_AXI_awlen(7 downto 0) => tier2_xbar_2_to_m17_couplers_AWLEN(15 downto 8),
      S_AXI_awlock(0) => tier2_xbar_2_to_m17_couplers_AWLOCK(1),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m17_couplers_AWPROT(5 downto 3),
      S_AXI_awqos(3 downto 0) => tier2_xbar_2_to_m17_couplers_AWQOS(7 downto 4),
      S_AXI_awready => tier2_xbar_2_to_m17_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => tier2_xbar_2_to_m17_couplers_AWREGION(7 downto 4),
      S_AXI_awsize(2 downto 0) => tier2_xbar_2_to_m17_couplers_AWSIZE(5 downto 3),
      S_AXI_awvalid => tier2_xbar_2_to_m17_couplers_AWVALID(1),
      S_AXI_bready => tier2_xbar_2_to_m17_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m17_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_2_to_m17_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => tier2_xbar_2_to_m17_couplers_RDATA(127 downto 0),
      S_AXI_rlast => tier2_xbar_2_to_m17_couplers_RLAST,
      S_AXI_rready => tier2_xbar_2_to_m17_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m17_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_2_to_m17_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => tier2_xbar_2_to_m17_couplers_WDATA(255 downto 128),
      S_AXI_wlast => tier2_xbar_2_to_m17_couplers_WLAST(1),
      S_AXI_wready => tier2_xbar_2_to_m17_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => tier2_xbar_2_to_m17_couplers_WSTRB(31 downto 16),
      S_AXI_wvalid => tier2_xbar_2_to_m17_couplers_WVALID(1)
    );
m18_couplers: entity work.m18_couplers_imp_I01LVU
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m18_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m18_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m18_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m18_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m18_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m18_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m18_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m18_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m18_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m18_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m18_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m18_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m18_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m18_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m18_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m18_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m18_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m18_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m18_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_2_to_m18_couplers_ARADDR(119 downto 80),
      S_AXI_arburst(1 downto 0) => tier2_xbar_2_to_m18_couplers_ARBURST(5 downto 4),
      S_AXI_arcache(3 downto 0) => tier2_xbar_2_to_m18_couplers_ARCACHE(11 downto 8),
      S_AXI_arlen(7 downto 0) => tier2_xbar_2_to_m18_couplers_ARLEN(23 downto 16),
      S_AXI_arlock(0) => tier2_xbar_2_to_m18_couplers_ARLOCK(2),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m18_couplers_ARPROT(8 downto 6),
      S_AXI_arqos(3 downto 0) => tier2_xbar_2_to_m18_couplers_ARQOS(11 downto 8),
      S_AXI_arready => tier2_xbar_2_to_m18_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => tier2_xbar_2_to_m18_couplers_ARREGION(11 downto 8),
      S_AXI_arsize(2 downto 0) => tier2_xbar_2_to_m18_couplers_ARSIZE(8 downto 6),
      S_AXI_arvalid => tier2_xbar_2_to_m18_couplers_ARVALID(2),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_2_to_m18_couplers_AWADDR(119 downto 80),
      S_AXI_awburst(1 downto 0) => tier2_xbar_2_to_m18_couplers_AWBURST(5 downto 4),
      S_AXI_awcache(3 downto 0) => tier2_xbar_2_to_m18_couplers_AWCACHE(11 downto 8),
      S_AXI_awlen(7 downto 0) => tier2_xbar_2_to_m18_couplers_AWLEN(23 downto 16),
      S_AXI_awlock(0) => tier2_xbar_2_to_m18_couplers_AWLOCK(2),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m18_couplers_AWPROT(8 downto 6),
      S_AXI_awqos(3 downto 0) => tier2_xbar_2_to_m18_couplers_AWQOS(11 downto 8),
      S_AXI_awready => tier2_xbar_2_to_m18_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => tier2_xbar_2_to_m18_couplers_AWREGION(11 downto 8),
      S_AXI_awsize(2 downto 0) => tier2_xbar_2_to_m18_couplers_AWSIZE(8 downto 6),
      S_AXI_awvalid => tier2_xbar_2_to_m18_couplers_AWVALID(2),
      S_AXI_bready => tier2_xbar_2_to_m18_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m18_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_2_to_m18_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => tier2_xbar_2_to_m18_couplers_RDATA(127 downto 0),
      S_AXI_rlast => tier2_xbar_2_to_m18_couplers_RLAST,
      S_AXI_rready => tier2_xbar_2_to_m18_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m18_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_2_to_m18_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => tier2_xbar_2_to_m18_couplers_WDATA(383 downto 256),
      S_AXI_wlast => tier2_xbar_2_to_m18_couplers_WLAST(2),
      S_AXI_wready => tier2_xbar_2_to_m18_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => tier2_xbar_2_to_m18_couplers_WSTRB(47 downto 32),
      S_AXI_wvalid => tier2_xbar_2_to_m18_couplers_WVALID(2)
    );
m19_couplers: entity work.m19_couplers_imp_1CQZ4KR
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m19_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m19_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m19_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m19_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m19_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m19_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m19_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m19_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m19_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m19_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m19_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m19_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m19_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m19_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m19_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m19_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m19_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m19_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m19_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_2_to_m19_couplers_ARADDR(159 downto 120),
      S_AXI_arburst(1 downto 0) => tier2_xbar_2_to_m19_couplers_ARBURST(7 downto 6),
      S_AXI_arcache(3 downto 0) => tier2_xbar_2_to_m19_couplers_ARCACHE(15 downto 12),
      S_AXI_arlen(7 downto 0) => tier2_xbar_2_to_m19_couplers_ARLEN(31 downto 24),
      S_AXI_arlock(0) => tier2_xbar_2_to_m19_couplers_ARLOCK(3),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m19_couplers_ARPROT(11 downto 9),
      S_AXI_arqos(3 downto 0) => tier2_xbar_2_to_m19_couplers_ARQOS(15 downto 12),
      S_AXI_arready => tier2_xbar_2_to_m19_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => tier2_xbar_2_to_m19_couplers_ARREGION(15 downto 12),
      S_AXI_arsize(2 downto 0) => tier2_xbar_2_to_m19_couplers_ARSIZE(11 downto 9),
      S_AXI_arvalid => tier2_xbar_2_to_m19_couplers_ARVALID(3),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_2_to_m19_couplers_AWADDR(159 downto 120),
      S_AXI_awburst(1 downto 0) => tier2_xbar_2_to_m19_couplers_AWBURST(7 downto 6),
      S_AXI_awcache(3 downto 0) => tier2_xbar_2_to_m19_couplers_AWCACHE(15 downto 12),
      S_AXI_awlen(7 downto 0) => tier2_xbar_2_to_m19_couplers_AWLEN(31 downto 24),
      S_AXI_awlock(0) => tier2_xbar_2_to_m19_couplers_AWLOCK(3),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m19_couplers_AWPROT(11 downto 9),
      S_AXI_awqos(3 downto 0) => tier2_xbar_2_to_m19_couplers_AWQOS(15 downto 12),
      S_AXI_awready => tier2_xbar_2_to_m19_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => tier2_xbar_2_to_m19_couplers_AWREGION(15 downto 12),
      S_AXI_awsize(2 downto 0) => tier2_xbar_2_to_m19_couplers_AWSIZE(11 downto 9),
      S_AXI_awvalid => tier2_xbar_2_to_m19_couplers_AWVALID(3),
      S_AXI_bready => tier2_xbar_2_to_m19_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m19_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_2_to_m19_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => tier2_xbar_2_to_m19_couplers_RDATA(127 downto 0),
      S_AXI_rlast => tier2_xbar_2_to_m19_couplers_RLAST,
      S_AXI_rready => tier2_xbar_2_to_m19_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m19_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_2_to_m19_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => tier2_xbar_2_to_m19_couplers_WDATA(511 downto 384),
      S_AXI_wlast => tier2_xbar_2_to_m19_couplers_WLAST(3),
      S_AXI_wready => tier2_xbar_2_to_m19_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => tier2_xbar_2_to_m19_couplers_WSTRB(63 downto 48),
      S_AXI_wvalid => tier2_xbar_2_to_m19_couplers_WVALID(3)
    );
m20_couplers: entity work.m20_couplers_imp_1VYA4Z3
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m20_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m20_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m20_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m20_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m20_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m20_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m20_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m20_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m20_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m20_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m20_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m20_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m20_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m20_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m20_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m20_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m20_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m20_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m20_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_2_to_m20_couplers_ARADDR(199 downto 160),
      S_AXI_arburst(1 downto 0) => tier2_xbar_2_to_m20_couplers_ARBURST(9 downto 8),
      S_AXI_arcache(3 downto 0) => tier2_xbar_2_to_m20_couplers_ARCACHE(19 downto 16),
      S_AXI_arlen(7 downto 0) => tier2_xbar_2_to_m20_couplers_ARLEN(39 downto 32),
      S_AXI_arlock(0) => tier2_xbar_2_to_m20_couplers_ARLOCK(4),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m20_couplers_ARPROT(14 downto 12),
      S_AXI_arqos(3 downto 0) => tier2_xbar_2_to_m20_couplers_ARQOS(19 downto 16),
      S_AXI_arready => tier2_xbar_2_to_m20_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => tier2_xbar_2_to_m20_couplers_ARREGION(19 downto 16),
      S_AXI_arsize(2 downto 0) => tier2_xbar_2_to_m20_couplers_ARSIZE(14 downto 12),
      S_AXI_arvalid => tier2_xbar_2_to_m20_couplers_ARVALID(4),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_2_to_m20_couplers_AWADDR(199 downto 160),
      S_AXI_awburst(1 downto 0) => tier2_xbar_2_to_m20_couplers_AWBURST(9 downto 8),
      S_AXI_awcache(3 downto 0) => tier2_xbar_2_to_m20_couplers_AWCACHE(19 downto 16),
      S_AXI_awlen(7 downto 0) => tier2_xbar_2_to_m20_couplers_AWLEN(39 downto 32),
      S_AXI_awlock(0) => tier2_xbar_2_to_m20_couplers_AWLOCK(4),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m20_couplers_AWPROT(14 downto 12),
      S_AXI_awqos(3 downto 0) => tier2_xbar_2_to_m20_couplers_AWQOS(19 downto 16),
      S_AXI_awready => tier2_xbar_2_to_m20_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => tier2_xbar_2_to_m20_couplers_AWREGION(19 downto 16),
      S_AXI_awsize(2 downto 0) => tier2_xbar_2_to_m20_couplers_AWSIZE(14 downto 12),
      S_AXI_awvalid => tier2_xbar_2_to_m20_couplers_AWVALID(4),
      S_AXI_bready => tier2_xbar_2_to_m20_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m20_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_2_to_m20_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => tier2_xbar_2_to_m20_couplers_RDATA(127 downto 0),
      S_AXI_rlast => tier2_xbar_2_to_m20_couplers_RLAST,
      S_AXI_rready => tier2_xbar_2_to_m20_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m20_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_2_to_m20_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => tier2_xbar_2_to_m20_couplers_WDATA(639 downto 512),
      S_AXI_wlast => tier2_xbar_2_to_m20_couplers_WLAST(4),
      S_AXI_wready => tier2_xbar_2_to_m20_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => tier2_xbar_2_to_m20_couplers_WSTRB(79 downto 64),
      S_AXI_wvalid => tier2_xbar_2_to_m20_couplers_WVALID(4)
    );
m21_couplers: entity work.m21_couplers_imp_7ORK9A
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr => m21_couplers_to_axi_interconnect_2_ARADDR,
      M_AXI_arburst => m21_couplers_to_axi_interconnect_2_ARBURST,
      M_AXI_arcache => m21_couplers_to_axi_interconnect_2_ARCACHE,
      M_AXI_arlen => m21_couplers_to_axi_interconnect_2_ARLEN,
      M_AXI_arlock => m21_couplers_to_axi_interconnect_2_ARLOCK,
      M_AXI_arprot => m21_couplers_to_axi_interconnect_2_ARPROT,
      M_AXI_arqos => m21_couplers_to_axi_interconnect_2_ARQOS,
      M_AXI_arready => m21_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arregion => m21_couplers_to_axi_interconnect_2_ARREGION,
      M_AXI_arsize => m21_couplers_to_axi_interconnect_2_ARSIZE,
      M_AXI_aruser => m21_couplers_to_axi_interconnect_2_ARUSER,
      M_AXI_arvalid => m21_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr => m21_couplers_to_axi_interconnect_2_AWADDR,
      M_AXI_awburst => m21_couplers_to_axi_interconnect_2_AWBURST,
      M_AXI_awcache => m21_couplers_to_axi_interconnect_2_AWCACHE,
      M_AXI_awlen => m21_couplers_to_axi_interconnect_2_AWLEN,
      M_AXI_awlock => m21_couplers_to_axi_interconnect_2_AWLOCK,
      M_AXI_awprot => m21_couplers_to_axi_interconnect_2_AWPROT,
      M_AXI_awqos => m21_couplers_to_axi_interconnect_2_AWQOS,
      M_AXI_awready => m21_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awregion => m21_couplers_to_axi_interconnect_2_AWREGION,
      M_AXI_awsize => m21_couplers_to_axi_interconnect_2_AWSIZE,
      M_AXI_awuser => m21_couplers_to_axi_interconnect_2_AWUSER,
      M_AXI_awvalid => m21_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m21_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp => m21_couplers_to_axi_interconnect_2_BRESP,
      M_AXI_bvalid => m21_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata => m21_couplers_to_axi_interconnect_2_RDATA,
      M_AXI_rlast => m21_couplers_to_axi_interconnect_2_RLAST,
      M_AXI_rready => m21_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp => m21_couplers_to_axi_interconnect_2_RRESP,
      M_AXI_rvalid => m21_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata => m21_couplers_to_axi_interconnect_2_WDATA,
      M_AXI_wlast => m21_couplers_to_axi_interconnect_2_WLAST,
      M_AXI_wready => m21_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb => m21_couplers_to_axi_interconnect_2_WSTRB,
      M_AXI_wvalid => m21_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr => tier2_xbar_2_to_m21_couplers_ARADDR(200),
      S_AXI_arburst => tier2_xbar_2_to_m21_couplers_ARBURST(10),
      S_AXI_arcache => tier2_xbar_2_to_m21_couplers_ARCACHE(20),
      S_AXI_arlen => tier2_xbar_2_to_m21_couplers_ARLEN(40),
      S_AXI_arlock => tier2_xbar_2_to_m21_couplers_ARLOCK(5),
      S_AXI_arprot => tier2_xbar_2_to_m21_couplers_ARPROT(15),
      S_AXI_arqos => tier2_xbar_2_to_m21_couplers_ARQOS(20),
      S_AXI_arready => tier2_xbar_2_to_m21_couplers_ARREADY,
      S_AXI_arregion => tier2_xbar_2_to_m21_couplers_ARREGION(20),
      S_AXI_arsize => tier2_xbar_2_to_m21_couplers_ARSIZE(15),
      S_AXI_aruser => tier2_xbar_2_to_m21_couplers_ARUSER(80),
      S_AXI_arvalid => tier2_xbar_2_to_m21_couplers_ARVALID(5),
      S_AXI_awaddr => tier2_xbar_2_to_m21_couplers_AWADDR(200),
      S_AXI_awburst => tier2_xbar_2_to_m21_couplers_AWBURST(10),
      S_AXI_awcache => tier2_xbar_2_to_m21_couplers_AWCACHE(20),
      S_AXI_awlen => tier2_xbar_2_to_m21_couplers_AWLEN(40),
      S_AXI_awlock => tier2_xbar_2_to_m21_couplers_AWLOCK(5),
      S_AXI_awprot => tier2_xbar_2_to_m21_couplers_AWPROT(15),
      S_AXI_awqos => tier2_xbar_2_to_m21_couplers_AWQOS(20),
      S_AXI_awready => tier2_xbar_2_to_m21_couplers_AWREADY,
      S_AXI_awregion => tier2_xbar_2_to_m21_couplers_AWREGION(20),
      S_AXI_awsize => tier2_xbar_2_to_m21_couplers_AWSIZE(15),
      S_AXI_awuser => tier2_xbar_2_to_m21_couplers_AWUSER(80),
      S_AXI_awvalid => tier2_xbar_2_to_m21_couplers_AWVALID(5),
      S_AXI_bready => tier2_xbar_2_to_m21_couplers_BREADY(5),
      S_AXI_bresp => tier2_xbar_2_to_m21_couplers_BRESP,
      S_AXI_bvalid => tier2_xbar_2_to_m21_couplers_BVALID,
      S_AXI_rdata => tier2_xbar_2_to_m21_couplers_RDATA,
      S_AXI_rlast => tier2_xbar_2_to_m21_couplers_RLAST,
      S_AXI_rready => tier2_xbar_2_to_m21_couplers_RREADY(5),
      S_AXI_rresp => tier2_xbar_2_to_m21_couplers_RRESP,
      S_AXI_rvalid => tier2_xbar_2_to_m21_couplers_RVALID,
      S_AXI_wdata => tier2_xbar_2_to_m21_couplers_WDATA(640),
      S_AXI_wlast => tier2_xbar_2_to_m21_couplers_WLAST(5),
      S_AXI_wready => tier2_xbar_2_to_m21_couplers_WREADY,
      S_AXI_wstrb => tier2_xbar_2_to_m21_couplers_WSTRB(80),
      S_AXI_wvalid => tier2_xbar_2_to_m21_couplers_WVALID(5)
    );
m22_couplers: entity work.m22_couplers_imp_1UXB38S
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr => m22_couplers_to_axi_interconnect_2_ARADDR,
      M_AXI_arburst => m22_couplers_to_axi_interconnect_2_ARBURST,
      M_AXI_arcache => m22_couplers_to_axi_interconnect_2_ARCACHE,
      M_AXI_arlen => m22_couplers_to_axi_interconnect_2_ARLEN,
      M_AXI_arlock => m22_couplers_to_axi_interconnect_2_ARLOCK,
      M_AXI_arprot => m22_couplers_to_axi_interconnect_2_ARPROT,
      M_AXI_arqos => m22_couplers_to_axi_interconnect_2_ARQOS,
      M_AXI_arready => m22_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arregion => m22_couplers_to_axi_interconnect_2_ARREGION,
      M_AXI_arsize => m22_couplers_to_axi_interconnect_2_ARSIZE,
      M_AXI_aruser => m22_couplers_to_axi_interconnect_2_ARUSER,
      M_AXI_arvalid => m22_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr => m22_couplers_to_axi_interconnect_2_AWADDR,
      M_AXI_awburst => m22_couplers_to_axi_interconnect_2_AWBURST,
      M_AXI_awcache => m22_couplers_to_axi_interconnect_2_AWCACHE,
      M_AXI_awlen => m22_couplers_to_axi_interconnect_2_AWLEN,
      M_AXI_awlock => m22_couplers_to_axi_interconnect_2_AWLOCK,
      M_AXI_awprot => m22_couplers_to_axi_interconnect_2_AWPROT,
      M_AXI_awqos => m22_couplers_to_axi_interconnect_2_AWQOS,
      M_AXI_awready => m22_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awregion => m22_couplers_to_axi_interconnect_2_AWREGION,
      M_AXI_awsize => m22_couplers_to_axi_interconnect_2_AWSIZE,
      M_AXI_awuser => m22_couplers_to_axi_interconnect_2_AWUSER,
      M_AXI_awvalid => m22_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m22_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp => m22_couplers_to_axi_interconnect_2_BRESP,
      M_AXI_bvalid => m22_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata => m22_couplers_to_axi_interconnect_2_RDATA,
      M_AXI_rlast => m22_couplers_to_axi_interconnect_2_RLAST,
      M_AXI_rready => m22_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp => m22_couplers_to_axi_interconnect_2_RRESP,
      M_AXI_rvalid => m22_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata => m22_couplers_to_axi_interconnect_2_WDATA,
      M_AXI_wlast => m22_couplers_to_axi_interconnect_2_WLAST,
      M_AXI_wready => m22_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb => m22_couplers_to_axi_interconnect_2_WSTRB,
      M_AXI_wvalid => m22_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr => tier2_xbar_2_to_m22_couplers_ARADDR(240),
      S_AXI_arburst => tier2_xbar_2_to_m22_couplers_ARBURST(12),
      S_AXI_arcache => tier2_xbar_2_to_m22_couplers_ARCACHE(24),
      S_AXI_arlen => tier2_xbar_2_to_m22_couplers_ARLEN(48),
      S_AXI_arlock => tier2_xbar_2_to_m22_couplers_ARLOCK(6),
      S_AXI_arprot => tier2_xbar_2_to_m22_couplers_ARPROT(18),
      S_AXI_arqos => tier2_xbar_2_to_m22_couplers_ARQOS(24),
      S_AXI_arready => tier2_xbar_2_to_m22_couplers_ARREADY,
      S_AXI_arregion => tier2_xbar_2_to_m22_couplers_ARREGION(24),
      S_AXI_arsize => tier2_xbar_2_to_m22_couplers_ARSIZE(18),
      S_AXI_aruser => tier2_xbar_2_to_m22_couplers_ARUSER(96),
      S_AXI_arvalid => tier2_xbar_2_to_m22_couplers_ARVALID(6),
      S_AXI_awaddr => tier2_xbar_2_to_m22_couplers_AWADDR(240),
      S_AXI_awburst => tier2_xbar_2_to_m22_couplers_AWBURST(12),
      S_AXI_awcache => tier2_xbar_2_to_m22_couplers_AWCACHE(24),
      S_AXI_awlen => tier2_xbar_2_to_m22_couplers_AWLEN(48),
      S_AXI_awlock => tier2_xbar_2_to_m22_couplers_AWLOCK(6),
      S_AXI_awprot => tier2_xbar_2_to_m22_couplers_AWPROT(18),
      S_AXI_awqos => tier2_xbar_2_to_m22_couplers_AWQOS(24),
      S_AXI_awready => tier2_xbar_2_to_m22_couplers_AWREADY,
      S_AXI_awregion => tier2_xbar_2_to_m22_couplers_AWREGION(24),
      S_AXI_awsize => tier2_xbar_2_to_m22_couplers_AWSIZE(18),
      S_AXI_awuser => tier2_xbar_2_to_m22_couplers_AWUSER(96),
      S_AXI_awvalid => tier2_xbar_2_to_m22_couplers_AWVALID(6),
      S_AXI_bready => tier2_xbar_2_to_m22_couplers_BREADY(6),
      S_AXI_bresp => tier2_xbar_2_to_m22_couplers_BRESP,
      S_AXI_bvalid => tier2_xbar_2_to_m22_couplers_BVALID,
      S_AXI_rdata => tier2_xbar_2_to_m22_couplers_RDATA,
      S_AXI_rlast => tier2_xbar_2_to_m22_couplers_RLAST,
      S_AXI_rready => tier2_xbar_2_to_m22_couplers_RREADY(6),
      S_AXI_rresp => tier2_xbar_2_to_m22_couplers_RRESP,
      S_AXI_rvalid => tier2_xbar_2_to_m22_couplers_RVALID,
      S_AXI_wdata => tier2_xbar_2_to_m22_couplers_WDATA(768),
      S_AXI_wlast => tier2_xbar_2_to_m22_couplers_WLAST(6),
      S_AXI_wready => tier2_xbar_2_to_m22_couplers_WREADY,
      S_AXI_wstrb => tier2_xbar_2_to_m22_couplers_WSTRB(96),
      S_AXI_wvalid => tier2_xbar_2_to_m22_couplers_WVALID(6)
    );
m23_couplers: entity work.m23_couplers_imp_8FGK3X
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr => m23_couplers_to_axi_interconnect_2_ARADDR,
      M_AXI_arburst => m23_couplers_to_axi_interconnect_2_ARBURST,
      M_AXI_arcache => m23_couplers_to_axi_interconnect_2_ARCACHE,
      M_AXI_arlen => m23_couplers_to_axi_interconnect_2_ARLEN,
      M_AXI_arlock => m23_couplers_to_axi_interconnect_2_ARLOCK,
      M_AXI_arprot => m23_couplers_to_axi_interconnect_2_ARPROT,
      M_AXI_arqos => m23_couplers_to_axi_interconnect_2_ARQOS,
      M_AXI_arready => m23_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arregion => m23_couplers_to_axi_interconnect_2_ARREGION,
      M_AXI_arsize => m23_couplers_to_axi_interconnect_2_ARSIZE,
      M_AXI_aruser => m23_couplers_to_axi_interconnect_2_ARUSER,
      M_AXI_arvalid => m23_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr => m23_couplers_to_axi_interconnect_2_AWADDR,
      M_AXI_awburst => m23_couplers_to_axi_interconnect_2_AWBURST,
      M_AXI_awcache => m23_couplers_to_axi_interconnect_2_AWCACHE,
      M_AXI_awlen => m23_couplers_to_axi_interconnect_2_AWLEN,
      M_AXI_awlock => m23_couplers_to_axi_interconnect_2_AWLOCK,
      M_AXI_awprot => m23_couplers_to_axi_interconnect_2_AWPROT,
      M_AXI_awqos => m23_couplers_to_axi_interconnect_2_AWQOS,
      M_AXI_awready => m23_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awregion => m23_couplers_to_axi_interconnect_2_AWREGION,
      M_AXI_awsize => m23_couplers_to_axi_interconnect_2_AWSIZE,
      M_AXI_awuser => m23_couplers_to_axi_interconnect_2_AWUSER,
      M_AXI_awvalid => m23_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m23_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp => m23_couplers_to_axi_interconnect_2_BRESP,
      M_AXI_bvalid => m23_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata => m23_couplers_to_axi_interconnect_2_RDATA,
      M_AXI_rlast => m23_couplers_to_axi_interconnect_2_RLAST,
      M_AXI_rready => m23_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp => m23_couplers_to_axi_interconnect_2_RRESP,
      M_AXI_rvalid => m23_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata => m23_couplers_to_axi_interconnect_2_WDATA,
      M_AXI_wlast => m23_couplers_to_axi_interconnect_2_WLAST,
      M_AXI_wready => m23_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb => m23_couplers_to_axi_interconnect_2_WSTRB,
      M_AXI_wvalid => m23_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr => tier2_xbar_2_to_m23_couplers_ARADDR(280),
      S_AXI_arburst => tier2_xbar_2_to_m23_couplers_ARBURST(14),
      S_AXI_arcache => tier2_xbar_2_to_m23_couplers_ARCACHE(28),
      S_AXI_arlen => tier2_xbar_2_to_m23_couplers_ARLEN(56),
      S_AXI_arlock => tier2_xbar_2_to_m23_couplers_ARLOCK(7),
      S_AXI_arprot => tier2_xbar_2_to_m23_couplers_ARPROT(21),
      S_AXI_arqos => tier2_xbar_2_to_m23_couplers_ARQOS(28),
      S_AXI_arready => tier2_xbar_2_to_m23_couplers_ARREADY,
      S_AXI_arregion => tier2_xbar_2_to_m23_couplers_ARREGION(28),
      S_AXI_arsize => tier2_xbar_2_to_m23_couplers_ARSIZE(21),
      S_AXI_aruser => tier2_xbar_2_to_m23_couplers_ARUSER(112),
      S_AXI_arvalid => tier2_xbar_2_to_m23_couplers_ARVALID(7),
      S_AXI_awaddr => tier2_xbar_2_to_m23_couplers_AWADDR(280),
      S_AXI_awburst => tier2_xbar_2_to_m23_couplers_AWBURST(14),
      S_AXI_awcache => tier2_xbar_2_to_m23_couplers_AWCACHE(28),
      S_AXI_awlen => tier2_xbar_2_to_m23_couplers_AWLEN(56),
      S_AXI_awlock => tier2_xbar_2_to_m23_couplers_AWLOCK(7),
      S_AXI_awprot => tier2_xbar_2_to_m23_couplers_AWPROT(21),
      S_AXI_awqos => tier2_xbar_2_to_m23_couplers_AWQOS(28),
      S_AXI_awready => tier2_xbar_2_to_m23_couplers_AWREADY,
      S_AXI_awregion => tier2_xbar_2_to_m23_couplers_AWREGION(28),
      S_AXI_awsize => tier2_xbar_2_to_m23_couplers_AWSIZE(21),
      S_AXI_awuser => tier2_xbar_2_to_m23_couplers_AWUSER(112),
      S_AXI_awvalid => tier2_xbar_2_to_m23_couplers_AWVALID(7),
      S_AXI_bready => tier2_xbar_2_to_m23_couplers_BREADY(7),
      S_AXI_bresp => tier2_xbar_2_to_m23_couplers_BRESP,
      S_AXI_bvalid => tier2_xbar_2_to_m23_couplers_BVALID,
      S_AXI_rdata => tier2_xbar_2_to_m23_couplers_RDATA,
      S_AXI_rlast => tier2_xbar_2_to_m23_couplers_RLAST,
      S_AXI_rready => tier2_xbar_2_to_m23_couplers_RREADY(7),
      S_AXI_rresp => tier2_xbar_2_to_m23_couplers_RRESP,
      S_AXI_rvalid => tier2_xbar_2_to_m23_couplers_RVALID,
      S_AXI_wdata => tier2_xbar_2_to_m23_couplers_WDATA(896),
      S_AXI_wlast => tier2_xbar_2_to_m23_couplers_WLAST(7),
      S_AXI_wready => tier2_xbar_2_to_m23_couplers_WREADY,
      S_AXI_wstrb => tier2_xbar_2_to_m23_couplers_WSTRB(112),
      S_AXI_wvalid => tier2_xbar_2_to_m23_couplers_WVALID(7)
    );
m24_couplers: entity work.m24_couplers_imp_1YU7VS9
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr => m24_couplers_to_axi_interconnect_2_ARADDR,
      M_AXI_arburst => m24_couplers_to_axi_interconnect_2_ARBURST,
      M_AXI_arcache => m24_couplers_to_axi_interconnect_2_ARCACHE,
      M_AXI_arlen => m24_couplers_to_axi_interconnect_2_ARLEN,
      M_AXI_arlock => m24_couplers_to_axi_interconnect_2_ARLOCK,
      M_AXI_arprot => m24_couplers_to_axi_interconnect_2_ARPROT,
      M_AXI_arqos => m24_couplers_to_axi_interconnect_2_ARQOS,
      M_AXI_arready => m24_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arregion => m24_couplers_to_axi_interconnect_2_ARREGION,
      M_AXI_arsize => m24_couplers_to_axi_interconnect_2_ARSIZE,
      M_AXI_aruser => m24_couplers_to_axi_interconnect_2_ARUSER,
      M_AXI_arvalid => m24_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr => m24_couplers_to_axi_interconnect_2_AWADDR,
      M_AXI_awburst => m24_couplers_to_axi_interconnect_2_AWBURST,
      M_AXI_awcache => m24_couplers_to_axi_interconnect_2_AWCACHE,
      M_AXI_awlen => m24_couplers_to_axi_interconnect_2_AWLEN,
      M_AXI_awlock => m24_couplers_to_axi_interconnect_2_AWLOCK,
      M_AXI_awprot => m24_couplers_to_axi_interconnect_2_AWPROT,
      M_AXI_awqos => m24_couplers_to_axi_interconnect_2_AWQOS,
      M_AXI_awready => m24_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awregion => m24_couplers_to_axi_interconnect_2_AWREGION,
      M_AXI_awsize => m24_couplers_to_axi_interconnect_2_AWSIZE,
      M_AXI_awuser => m24_couplers_to_axi_interconnect_2_AWUSER,
      M_AXI_awvalid => m24_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m24_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp => m24_couplers_to_axi_interconnect_2_BRESP,
      M_AXI_bvalid => m24_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata => m24_couplers_to_axi_interconnect_2_RDATA,
      M_AXI_rlast => m24_couplers_to_axi_interconnect_2_RLAST,
      M_AXI_rready => m24_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp => m24_couplers_to_axi_interconnect_2_RRESP,
      M_AXI_rvalid => m24_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata => m24_couplers_to_axi_interconnect_2_WDATA,
      M_AXI_wlast => m24_couplers_to_axi_interconnect_2_WLAST,
      M_AXI_wready => m24_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb => m24_couplers_to_axi_interconnect_2_WSTRB,
      M_AXI_wvalid => m24_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr => tier2_xbar_3_to_m24_couplers_ARADDR(0),
      S_AXI_arburst => tier2_xbar_3_to_m24_couplers_ARBURST(0),
      S_AXI_arcache => tier2_xbar_3_to_m24_couplers_ARCACHE(0),
      S_AXI_arlen => tier2_xbar_3_to_m24_couplers_ARLEN(0),
      S_AXI_arlock => tier2_xbar_3_to_m24_couplers_ARLOCK(0),
      S_AXI_arprot => tier2_xbar_3_to_m24_couplers_ARPROT(0),
      S_AXI_arqos => tier2_xbar_3_to_m24_couplers_ARQOS(0),
      S_AXI_arready => tier2_xbar_3_to_m24_couplers_ARREADY,
      S_AXI_arregion => tier2_xbar_3_to_m24_couplers_ARREGION(0),
      S_AXI_arsize => tier2_xbar_3_to_m24_couplers_ARSIZE(0),
      S_AXI_aruser => tier2_xbar_3_to_m24_couplers_ARUSER(0),
      S_AXI_arvalid => tier2_xbar_3_to_m24_couplers_ARVALID(0),
      S_AXI_awaddr => tier2_xbar_3_to_m24_couplers_AWADDR(0),
      S_AXI_awburst => tier2_xbar_3_to_m24_couplers_AWBURST(0),
      S_AXI_awcache => tier2_xbar_3_to_m24_couplers_AWCACHE(0),
      S_AXI_awlen => tier2_xbar_3_to_m24_couplers_AWLEN(0),
      S_AXI_awlock => tier2_xbar_3_to_m24_couplers_AWLOCK(0),
      S_AXI_awprot => tier2_xbar_3_to_m24_couplers_AWPROT(0),
      S_AXI_awqos => tier2_xbar_3_to_m24_couplers_AWQOS(0),
      S_AXI_awready => tier2_xbar_3_to_m24_couplers_AWREADY,
      S_AXI_awregion => tier2_xbar_3_to_m24_couplers_AWREGION(0),
      S_AXI_awsize => tier2_xbar_3_to_m24_couplers_AWSIZE(0),
      S_AXI_awuser => tier2_xbar_3_to_m24_couplers_AWUSER(0),
      S_AXI_awvalid => tier2_xbar_3_to_m24_couplers_AWVALID(0),
      S_AXI_bready => tier2_xbar_3_to_m24_couplers_BREADY(0),
      S_AXI_bresp => tier2_xbar_3_to_m24_couplers_BRESP,
      S_AXI_bvalid => tier2_xbar_3_to_m24_couplers_BVALID,
      S_AXI_rdata => tier2_xbar_3_to_m24_couplers_RDATA,
      S_AXI_rlast => tier2_xbar_3_to_m24_couplers_RLAST,
      S_AXI_rready => tier2_xbar_3_to_m24_couplers_RREADY(0),
      S_AXI_rresp => tier2_xbar_3_to_m24_couplers_RRESP,
      S_AXI_rvalid => tier2_xbar_3_to_m24_couplers_RVALID,
      S_AXI_wdata => tier2_xbar_3_to_m24_couplers_WDATA(0),
      S_AXI_wlast => tier2_xbar_3_to_m24_couplers_WLAST(0),
      S_AXI_wready => tier2_xbar_3_to_m24_couplers_WREADY,
      S_AXI_wstrb => tier2_xbar_3_to_m24_couplers_WSTRB(0),
      S_AXI_wvalid => tier2_xbar_3_to_m24_couplers_WVALID(0)
    );
m25_couplers: entity work.m25_couplers_imp_4GZHOO
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr => m25_couplers_to_axi_interconnect_2_ARADDR,
      M_AXI_arburst => m25_couplers_to_axi_interconnect_2_ARBURST,
      M_AXI_arcache => m25_couplers_to_axi_interconnect_2_ARCACHE,
      M_AXI_arlen => m25_couplers_to_axi_interconnect_2_ARLEN,
      M_AXI_arlock => m25_couplers_to_axi_interconnect_2_ARLOCK,
      M_AXI_arprot => m25_couplers_to_axi_interconnect_2_ARPROT,
      M_AXI_arqos => m25_couplers_to_axi_interconnect_2_ARQOS,
      M_AXI_arready => m25_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arregion => m25_couplers_to_axi_interconnect_2_ARREGION,
      M_AXI_arsize => m25_couplers_to_axi_interconnect_2_ARSIZE,
      M_AXI_aruser => m25_couplers_to_axi_interconnect_2_ARUSER,
      M_AXI_arvalid => m25_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr => m25_couplers_to_axi_interconnect_2_AWADDR,
      M_AXI_awburst => m25_couplers_to_axi_interconnect_2_AWBURST,
      M_AXI_awcache => m25_couplers_to_axi_interconnect_2_AWCACHE,
      M_AXI_awlen => m25_couplers_to_axi_interconnect_2_AWLEN,
      M_AXI_awlock => m25_couplers_to_axi_interconnect_2_AWLOCK,
      M_AXI_awprot => m25_couplers_to_axi_interconnect_2_AWPROT,
      M_AXI_awqos => m25_couplers_to_axi_interconnect_2_AWQOS,
      M_AXI_awready => m25_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awregion => m25_couplers_to_axi_interconnect_2_AWREGION,
      M_AXI_awsize => m25_couplers_to_axi_interconnect_2_AWSIZE,
      M_AXI_awuser => m25_couplers_to_axi_interconnect_2_AWUSER,
      M_AXI_awvalid => m25_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m25_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp => m25_couplers_to_axi_interconnect_2_BRESP,
      M_AXI_bvalid => m25_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata => m25_couplers_to_axi_interconnect_2_RDATA,
      M_AXI_rlast => m25_couplers_to_axi_interconnect_2_RLAST,
      M_AXI_rready => m25_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp => m25_couplers_to_axi_interconnect_2_RRESP,
      M_AXI_rvalid => m25_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata => m25_couplers_to_axi_interconnect_2_WDATA,
      M_AXI_wlast => m25_couplers_to_axi_interconnect_2_WLAST,
      M_AXI_wready => m25_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb => m25_couplers_to_axi_interconnect_2_WSTRB,
      M_AXI_wvalid => m25_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr => tier2_xbar_3_to_m25_couplers_ARADDR(40),
      S_AXI_arburst => tier2_xbar_3_to_m25_couplers_ARBURST(2),
      S_AXI_arcache => tier2_xbar_3_to_m25_couplers_ARCACHE(4),
      S_AXI_arlen => tier2_xbar_3_to_m25_couplers_ARLEN(8),
      S_AXI_arlock => tier2_xbar_3_to_m25_couplers_ARLOCK(1),
      S_AXI_arprot => tier2_xbar_3_to_m25_couplers_ARPROT(3),
      S_AXI_arqos => tier2_xbar_3_to_m25_couplers_ARQOS(4),
      S_AXI_arready => tier2_xbar_3_to_m25_couplers_ARREADY,
      S_AXI_arregion => tier2_xbar_3_to_m25_couplers_ARREGION(4),
      S_AXI_arsize => tier2_xbar_3_to_m25_couplers_ARSIZE(3),
      S_AXI_aruser => tier2_xbar_3_to_m25_couplers_ARUSER(16),
      S_AXI_arvalid => tier2_xbar_3_to_m25_couplers_ARVALID(1),
      S_AXI_awaddr => tier2_xbar_3_to_m25_couplers_AWADDR(40),
      S_AXI_awburst => tier2_xbar_3_to_m25_couplers_AWBURST(2),
      S_AXI_awcache => tier2_xbar_3_to_m25_couplers_AWCACHE(4),
      S_AXI_awlen => tier2_xbar_3_to_m25_couplers_AWLEN(8),
      S_AXI_awlock => tier2_xbar_3_to_m25_couplers_AWLOCK(1),
      S_AXI_awprot => tier2_xbar_3_to_m25_couplers_AWPROT(3),
      S_AXI_awqos => tier2_xbar_3_to_m25_couplers_AWQOS(4),
      S_AXI_awready => tier2_xbar_3_to_m25_couplers_AWREADY,
      S_AXI_awregion => tier2_xbar_3_to_m25_couplers_AWREGION(4),
      S_AXI_awsize => tier2_xbar_3_to_m25_couplers_AWSIZE(3),
      S_AXI_awuser => tier2_xbar_3_to_m25_couplers_AWUSER(16),
      S_AXI_awvalid => tier2_xbar_3_to_m25_couplers_AWVALID(1),
      S_AXI_bready => tier2_xbar_3_to_m25_couplers_BREADY(1),
      S_AXI_bresp => tier2_xbar_3_to_m25_couplers_BRESP,
      S_AXI_bvalid => tier2_xbar_3_to_m25_couplers_BVALID,
      S_AXI_rdata => tier2_xbar_3_to_m25_couplers_RDATA,
      S_AXI_rlast => tier2_xbar_3_to_m25_couplers_RLAST,
      S_AXI_rready => tier2_xbar_3_to_m25_couplers_RREADY(1),
      S_AXI_rresp => tier2_xbar_3_to_m25_couplers_RRESP,
      S_AXI_rvalid => tier2_xbar_3_to_m25_couplers_RVALID,
      S_AXI_wdata => tier2_xbar_3_to_m25_couplers_WDATA(128),
      S_AXI_wlast => tier2_xbar_3_to_m25_couplers_WLAST(1),
      S_AXI_wready => tier2_xbar_3_to_m25_couplers_WREADY,
      S_AXI_wstrb => tier2_xbar_3_to_m25_couplers_WSTRB(16),
      S_AXI_wvalid => tier2_xbar_3_to_m25_couplers_WVALID(1)
    );
m26_couplers: entity work.m26_couplers_imp_1XJ8IZU
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr => m26_couplers_to_axi_interconnect_2_ARADDR,
      M_AXI_arburst => m26_couplers_to_axi_interconnect_2_ARBURST,
      M_AXI_arcache => m26_couplers_to_axi_interconnect_2_ARCACHE,
      M_AXI_arlen => m26_couplers_to_axi_interconnect_2_ARLEN,
      M_AXI_arlock => m26_couplers_to_axi_interconnect_2_ARLOCK,
      M_AXI_arprot => m26_couplers_to_axi_interconnect_2_ARPROT,
      M_AXI_arqos => m26_couplers_to_axi_interconnect_2_ARQOS,
      M_AXI_arready => m26_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arregion => m26_couplers_to_axi_interconnect_2_ARREGION,
      M_AXI_arsize => m26_couplers_to_axi_interconnect_2_ARSIZE,
      M_AXI_aruser => m26_couplers_to_axi_interconnect_2_ARUSER,
      M_AXI_arvalid => m26_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr => m26_couplers_to_axi_interconnect_2_AWADDR,
      M_AXI_awburst => m26_couplers_to_axi_interconnect_2_AWBURST,
      M_AXI_awcache => m26_couplers_to_axi_interconnect_2_AWCACHE,
      M_AXI_awlen => m26_couplers_to_axi_interconnect_2_AWLEN,
      M_AXI_awlock => m26_couplers_to_axi_interconnect_2_AWLOCK,
      M_AXI_awprot => m26_couplers_to_axi_interconnect_2_AWPROT,
      M_AXI_awqos => m26_couplers_to_axi_interconnect_2_AWQOS,
      M_AXI_awready => m26_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awregion => m26_couplers_to_axi_interconnect_2_AWREGION,
      M_AXI_awsize => m26_couplers_to_axi_interconnect_2_AWSIZE,
      M_AXI_awuser => m26_couplers_to_axi_interconnect_2_AWUSER,
      M_AXI_awvalid => m26_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m26_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp => m26_couplers_to_axi_interconnect_2_BRESP,
      M_AXI_bvalid => m26_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata => m26_couplers_to_axi_interconnect_2_RDATA,
      M_AXI_rlast => m26_couplers_to_axi_interconnect_2_RLAST,
      M_AXI_rready => m26_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp => m26_couplers_to_axi_interconnect_2_RRESP,
      M_AXI_rvalid => m26_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata => m26_couplers_to_axi_interconnect_2_WDATA,
      M_AXI_wlast => m26_couplers_to_axi_interconnect_2_WLAST,
      M_AXI_wready => m26_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb => m26_couplers_to_axi_interconnect_2_WSTRB,
      M_AXI_wvalid => m26_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr => tier2_xbar_3_to_m26_couplers_ARADDR(80),
      S_AXI_arburst => tier2_xbar_3_to_m26_couplers_ARBURST(4),
      S_AXI_arcache => tier2_xbar_3_to_m26_couplers_ARCACHE(8),
      S_AXI_arlen => tier2_xbar_3_to_m26_couplers_ARLEN(16),
      S_AXI_arlock => tier2_xbar_3_to_m26_couplers_ARLOCK(2),
      S_AXI_arprot => tier2_xbar_3_to_m26_couplers_ARPROT(6),
      S_AXI_arqos => tier2_xbar_3_to_m26_couplers_ARQOS(8),
      S_AXI_arready => tier2_xbar_3_to_m26_couplers_ARREADY,
      S_AXI_arregion => tier2_xbar_3_to_m26_couplers_ARREGION(8),
      S_AXI_arsize => tier2_xbar_3_to_m26_couplers_ARSIZE(6),
      S_AXI_aruser => tier2_xbar_3_to_m26_couplers_ARUSER(32),
      S_AXI_arvalid => tier2_xbar_3_to_m26_couplers_ARVALID(2),
      S_AXI_awaddr => tier2_xbar_3_to_m26_couplers_AWADDR(80),
      S_AXI_awburst => tier2_xbar_3_to_m26_couplers_AWBURST(4),
      S_AXI_awcache => tier2_xbar_3_to_m26_couplers_AWCACHE(8),
      S_AXI_awlen => tier2_xbar_3_to_m26_couplers_AWLEN(16),
      S_AXI_awlock => tier2_xbar_3_to_m26_couplers_AWLOCK(2),
      S_AXI_awprot => tier2_xbar_3_to_m26_couplers_AWPROT(6),
      S_AXI_awqos => tier2_xbar_3_to_m26_couplers_AWQOS(8),
      S_AXI_awready => tier2_xbar_3_to_m26_couplers_AWREADY,
      S_AXI_awregion => tier2_xbar_3_to_m26_couplers_AWREGION(8),
      S_AXI_awsize => tier2_xbar_3_to_m26_couplers_AWSIZE(6),
      S_AXI_awuser => tier2_xbar_3_to_m26_couplers_AWUSER(32),
      S_AXI_awvalid => tier2_xbar_3_to_m26_couplers_AWVALID(2),
      S_AXI_bready => tier2_xbar_3_to_m26_couplers_BREADY(2),
      S_AXI_bresp => tier2_xbar_3_to_m26_couplers_BRESP,
      S_AXI_bvalid => tier2_xbar_3_to_m26_couplers_BVALID,
      S_AXI_rdata => tier2_xbar_3_to_m26_couplers_RDATA,
      S_AXI_rlast => tier2_xbar_3_to_m26_couplers_RLAST,
      S_AXI_rready => tier2_xbar_3_to_m26_couplers_RREADY(2),
      S_AXI_rresp => tier2_xbar_3_to_m26_couplers_RRESP,
      S_AXI_rvalid => tier2_xbar_3_to_m26_couplers_RVALID,
      S_AXI_wdata => tier2_xbar_3_to_m26_couplers_WDATA(256),
      S_AXI_wlast => tier2_xbar_3_to_m26_couplers_WLAST(2),
      S_AXI_wready => tier2_xbar_3_to_m26_couplers_WREADY,
      S_AXI_wstrb => tier2_xbar_3_to_m26_couplers_WSTRB(32),
      S_AXI_wvalid => tier2_xbar_3_to_m26_couplers_WVALID(2)
    );
m27_couplers: entity work.m27_couplers_imp_61MLL7
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr => m27_couplers_to_axi_interconnect_2_ARADDR,
      M_AXI_arburst => m27_couplers_to_axi_interconnect_2_ARBURST,
      M_AXI_arcache => m27_couplers_to_axi_interconnect_2_ARCACHE,
      M_AXI_arlen => m27_couplers_to_axi_interconnect_2_ARLEN,
      M_AXI_arlock => m27_couplers_to_axi_interconnect_2_ARLOCK,
      M_AXI_arprot => m27_couplers_to_axi_interconnect_2_ARPROT,
      M_AXI_arqos => m27_couplers_to_axi_interconnect_2_ARQOS,
      M_AXI_arready => m27_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arregion => m27_couplers_to_axi_interconnect_2_ARREGION,
      M_AXI_arsize => m27_couplers_to_axi_interconnect_2_ARSIZE,
      M_AXI_aruser => m27_couplers_to_axi_interconnect_2_ARUSER,
      M_AXI_arvalid => m27_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr => m27_couplers_to_axi_interconnect_2_AWADDR,
      M_AXI_awburst => m27_couplers_to_axi_interconnect_2_AWBURST,
      M_AXI_awcache => m27_couplers_to_axi_interconnect_2_AWCACHE,
      M_AXI_awlen => m27_couplers_to_axi_interconnect_2_AWLEN,
      M_AXI_awlock => m27_couplers_to_axi_interconnect_2_AWLOCK,
      M_AXI_awprot => m27_couplers_to_axi_interconnect_2_AWPROT,
      M_AXI_awqos => m27_couplers_to_axi_interconnect_2_AWQOS,
      M_AXI_awready => m27_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awregion => m27_couplers_to_axi_interconnect_2_AWREGION,
      M_AXI_awsize => m27_couplers_to_axi_interconnect_2_AWSIZE,
      M_AXI_awuser => m27_couplers_to_axi_interconnect_2_AWUSER,
      M_AXI_awvalid => m27_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m27_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp => m27_couplers_to_axi_interconnect_2_BRESP,
      M_AXI_bvalid => m27_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata => m27_couplers_to_axi_interconnect_2_RDATA,
      M_AXI_rlast => m27_couplers_to_axi_interconnect_2_RLAST,
      M_AXI_rready => m27_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp => m27_couplers_to_axi_interconnect_2_RRESP,
      M_AXI_rvalid => m27_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata => m27_couplers_to_axi_interconnect_2_WDATA,
      M_AXI_wlast => m27_couplers_to_axi_interconnect_2_WLAST,
      M_AXI_wready => m27_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb => m27_couplers_to_axi_interconnect_2_WSTRB,
      M_AXI_wvalid => m27_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr => tier2_xbar_3_to_m27_couplers_ARADDR(120),
      S_AXI_arburst => tier2_xbar_3_to_m27_couplers_ARBURST(6),
      S_AXI_arcache => tier2_xbar_3_to_m27_couplers_ARCACHE(12),
      S_AXI_arlen => tier2_xbar_3_to_m27_couplers_ARLEN(24),
      S_AXI_arlock => tier2_xbar_3_to_m27_couplers_ARLOCK(3),
      S_AXI_arprot => tier2_xbar_3_to_m27_couplers_ARPROT(9),
      S_AXI_arqos => tier2_xbar_3_to_m27_couplers_ARQOS(12),
      S_AXI_arready => tier2_xbar_3_to_m27_couplers_ARREADY,
      S_AXI_arregion => tier2_xbar_3_to_m27_couplers_ARREGION(12),
      S_AXI_arsize => tier2_xbar_3_to_m27_couplers_ARSIZE(9),
      S_AXI_aruser => tier2_xbar_3_to_m27_couplers_ARUSER(48),
      S_AXI_arvalid => tier2_xbar_3_to_m27_couplers_ARVALID(3),
      S_AXI_awaddr => tier2_xbar_3_to_m27_couplers_AWADDR(120),
      S_AXI_awburst => tier2_xbar_3_to_m27_couplers_AWBURST(6),
      S_AXI_awcache => tier2_xbar_3_to_m27_couplers_AWCACHE(12),
      S_AXI_awlen => tier2_xbar_3_to_m27_couplers_AWLEN(24),
      S_AXI_awlock => tier2_xbar_3_to_m27_couplers_AWLOCK(3),
      S_AXI_awprot => tier2_xbar_3_to_m27_couplers_AWPROT(9),
      S_AXI_awqos => tier2_xbar_3_to_m27_couplers_AWQOS(12),
      S_AXI_awready => tier2_xbar_3_to_m27_couplers_AWREADY,
      S_AXI_awregion => tier2_xbar_3_to_m27_couplers_AWREGION(12),
      S_AXI_awsize => tier2_xbar_3_to_m27_couplers_AWSIZE(9),
      S_AXI_awuser => tier2_xbar_3_to_m27_couplers_AWUSER(48),
      S_AXI_awvalid => tier2_xbar_3_to_m27_couplers_AWVALID(3),
      S_AXI_bready => tier2_xbar_3_to_m27_couplers_BREADY(3),
      S_AXI_bresp => tier2_xbar_3_to_m27_couplers_BRESP,
      S_AXI_bvalid => tier2_xbar_3_to_m27_couplers_BVALID,
      S_AXI_rdata => tier2_xbar_3_to_m27_couplers_RDATA,
      S_AXI_rlast => tier2_xbar_3_to_m27_couplers_RLAST,
      S_AXI_rready => tier2_xbar_3_to_m27_couplers_RREADY(3),
      S_AXI_rresp => tier2_xbar_3_to_m27_couplers_RRESP,
      S_AXI_rvalid => tier2_xbar_3_to_m27_couplers_RVALID,
      S_AXI_wdata => tier2_xbar_3_to_m27_couplers_WDATA(384),
      S_AXI_wlast => tier2_xbar_3_to_m27_couplers_WLAST(3),
      S_AXI_wready => tier2_xbar_3_to_m27_couplers_WREADY,
      S_AXI_wstrb => tier2_xbar_3_to_m27_couplers_WSTRB(48),
      S_AXI_wvalid => tier2_xbar_3_to_m27_couplers_WVALID(3)
    );
m28_couplers: entity work.m28_couplers_imp_1R6JPUR
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr => m28_couplers_to_axi_interconnect_2_ARADDR,
      M_AXI_arburst => m28_couplers_to_axi_interconnect_2_ARBURST,
      M_AXI_arcache => m28_couplers_to_axi_interconnect_2_ARCACHE,
      M_AXI_arlen => m28_couplers_to_axi_interconnect_2_ARLEN,
      M_AXI_arlock => m28_couplers_to_axi_interconnect_2_ARLOCK,
      M_AXI_arprot => m28_couplers_to_axi_interconnect_2_ARPROT,
      M_AXI_arqos => m28_couplers_to_axi_interconnect_2_ARQOS,
      M_AXI_arready => m28_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arregion => m28_couplers_to_axi_interconnect_2_ARREGION,
      M_AXI_arsize => m28_couplers_to_axi_interconnect_2_ARSIZE,
      M_AXI_aruser => m28_couplers_to_axi_interconnect_2_ARUSER,
      M_AXI_arvalid => m28_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr => m28_couplers_to_axi_interconnect_2_AWADDR,
      M_AXI_awburst => m28_couplers_to_axi_interconnect_2_AWBURST,
      M_AXI_awcache => m28_couplers_to_axi_interconnect_2_AWCACHE,
      M_AXI_awlen => m28_couplers_to_axi_interconnect_2_AWLEN,
      M_AXI_awlock => m28_couplers_to_axi_interconnect_2_AWLOCK,
      M_AXI_awprot => m28_couplers_to_axi_interconnect_2_AWPROT,
      M_AXI_awqos => m28_couplers_to_axi_interconnect_2_AWQOS,
      M_AXI_awready => m28_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awregion => m28_couplers_to_axi_interconnect_2_AWREGION,
      M_AXI_awsize => m28_couplers_to_axi_interconnect_2_AWSIZE,
      M_AXI_awuser => m28_couplers_to_axi_interconnect_2_AWUSER,
      M_AXI_awvalid => m28_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m28_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp => m28_couplers_to_axi_interconnect_2_BRESP,
      M_AXI_bvalid => m28_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata => m28_couplers_to_axi_interconnect_2_RDATA,
      M_AXI_rlast => m28_couplers_to_axi_interconnect_2_RLAST,
      M_AXI_rready => m28_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp => m28_couplers_to_axi_interconnect_2_RRESP,
      M_AXI_rvalid => m28_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata => m28_couplers_to_axi_interconnect_2_WDATA,
      M_AXI_wlast => m28_couplers_to_axi_interconnect_2_WLAST,
      M_AXI_wready => m28_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb => m28_couplers_to_axi_interconnect_2_WSTRB,
      M_AXI_wvalid => m28_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr => tier2_xbar_3_to_m28_couplers_ARADDR(160),
      S_AXI_arburst => tier2_xbar_3_to_m28_couplers_ARBURST(8),
      S_AXI_arcache => tier2_xbar_3_to_m28_couplers_ARCACHE(16),
      S_AXI_arlen => tier2_xbar_3_to_m28_couplers_ARLEN(32),
      S_AXI_arlock => tier2_xbar_3_to_m28_couplers_ARLOCK(4),
      S_AXI_arprot => tier2_xbar_3_to_m28_couplers_ARPROT(12),
      S_AXI_arqos => tier2_xbar_3_to_m28_couplers_ARQOS(16),
      S_AXI_arready => tier2_xbar_3_to_m28_couplers_ARREADY,
      S_AXI_arregion => tier2_xbar_3_to_m28_couplers_ARREGION(16),
      S_AXI_arsize => tier2_xbar_3_to_m28_couplers_ARSIZE(12),
      S_AXI_aruser => tier2_xbar_3_to_m28_couplers_ARUSER(64),
      S_AXI_arvalid => tier2_xbar_3_to_m28_couplers_ARVALID(4),
      S_AXI_awaddr => tier2_xbar_3_to_m28_couplers_AWADDR(160),
      S_AXI_awburst => tier2_xbar_3_to_m28_couplers_AWBURST(8),
      S_AXI_awcache => tier2_xbar_3_to_m28_couplers_AWCACHE(16),
      S_AXI_awlen => tier2_xbar_3_to_m28_couplers_AWLEN(32),
      S_AXI_awlock => tier2_xbar_3_to_m28_couplers_AWLOCK(4),
      S_AXI_awprot => tier2_xbar_3_to_m28_couplers_AWPROT(12),
      S_AXI_awqos => tier2_xbar_3_to_m28_couplers_AWQOS(16),
      S_AXI_awready => tier2_xbar_3_to_m28_couplers_AWREADY,
      S_AXI_awregion => tier2_xbar_3_to_m28_couplers_AWREGION(16),
      S_AXI_awsize => tier2_xbar_3_to_m28_couplers_AWSIZE(12),
      S_AXI_awuser => tier2_xbar_3_to_m28_couplers_AWUSER(64),
      S_AXI_awvalid => tier2_xbar_3_to_m28_couplers_AWVALID(4),
      S_AXI_bready => tier2_xbar_3_to_m28_couplers_BREADY(4),
      S_AXI_bresp => tier2_xbar_3_to_m28_couplers_BRESP,
      S_AXI_bvalid => tier2_xbar_3_to_m28_couplers_BVALID,
      S_AXI_rdata => tier2_xbar_3_to_m28_couplers_RDATA,
      S_AXI_rlast => tier2_xbar_3_to_m28_couplers_RLAST,
      S_AXI_rready => tier2_xbar_3_to_m28_couplers_RREADY(4),
      S_AXI_rresp => tier2_xbar_3_to_m28_couplers_RRESP,
      S_AXI_rvalid => tier2_xbar_3_to_m28_couplers_RVALID,
      S_AXI_wdata => tier2_xbar_3_to_m28_couplers_WDATA(512),
      S_AXI_wlast => tier2_xbar_3_to_m28_couplers_WLAST(4),
      S_AXI_wready => tier2_xbar_3_to_m28_couplers_WREADY,
      S_AXI_wstrb => tier2_xbar_3_to_m28_couplers_WSTRB(64),
      S_AXI_wvalid => tier2_xbar_3_to_m28_couplers_WVALID(4)
    );
s00_couplers: entity work.s00_couplers_imp_XOWISC
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => s00_couplers_to_xbar_ARADDR(39 downto 0),
      M_AXI_arburst(1 downto 0) => s00_couplers_to_xbar_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => s00_couplers_to_xbar_ARCACHE(3 downto 0),
      M_AXI_arid(15 downto 0) => s00_couplers_to_xbar_ARID(15 downto 0),
      M_AXI_arlen(7 downto 0) => s00_couplers_to_xbar_ARLEN(7 downto 0),
      M_AXI_arlock(0) => s00_couplers_to_xbar_ARLOCK(0),
      M_AXI_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arqos(3 downto 0) => s00_couplers_to_xbar_ARQOS(3 downto 0),
      M_AXI_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      M_AXI_arsize(2 downto 0) => s00_couplers_to_xbar_ARSIZE(2 downto 0),
      M_AXI_aruser(15 downto 0) => s00_couplers_to_xbar_ARUSER(15 downto 0),
      M_AXI_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      M_AXI_awaddr(39 downto 0) => s00_couplers_to_xbar_AWADDR(39 downto 0),
      M_AXI_awburst(1 downto 0) => s00_couplers_to_xbar_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => s00_couplers_to_xbar_AWCACHE(3 downto 0),
      M_AXI_awid(15 downto 0) => s00_couplers_to_xbar_AWID(15 downto 0),
      M_AXI_awlen(7 downto 0) => s00_couplers_to_xbar_AWLEN(7 downto 0),
      M_AXI_awlock(0) => s00_couplers_to_xbar_AWLOCK(0),
      M_AXI_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awqos(3 downto 0) => s00_couplers_to_xbar_AWQOS(3 downto 0),
      M_AXI_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      M_AXI_awsize(2 downto 0) => s00_couplers_to_xbar_AWSIZE(2 downto 0),
      M_AXI_awuser(15 downto 0) => s00_couplers_to_xbar_AWUSER(15 downto 0),
      M_AXI_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      M_AXI_bid(15 downto 0) => s00_couplers_to_xbar_BID(15 downto 0),
      M_AXI_bready(0) => s00_couplers_to_xbar_BREADY(0),
      M_AXI_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      M_AXI_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      M_AXI_rdata(127 downto 0) => s00_couplers_to_xbar_RDATA(127 downto 0),
      M_AXI_rid(15 downto 0) => s00_couplers_to_xbar_RID(15 downto 0),
      M_AXI_rlast(0) => s00_couplers_to_xbar_RLAST(0),
      M_AXI_rready(0) => s00_couplers_to_xbar_RREADY(0),
      M_AXI_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      M_AXI_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      M_AXI_wdata(127 downto 0) => s00_couplers_to_xbar_WDATA(127 downto 0),
      M_AXI_wlast(0) => s00_couplers_to_xbar_WLAST(0),
      M_AXI_wready(0) => s00_couplers_to_xbar_WREADY(0),
      M_AXI_wstrb(15 downto 0) => s00_couplers_to_xbar_WSTRB(15 downto 0),
      M_AXI_wvalid(0) => s00_couplers_to_xbar_WVALID(0),
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => axi_interconnect_2_to_s00_couplers_ARADDR(39 downto 0),
      S_AXI_arburst(1 downto 0) => axi_interconnect_2_to_s00_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => axi_interconnect_2_to_s00_couplers_ARCACHE(3 downto 0),
      S_AXI_arid(15 downto 0) => axi_interconnect_2_to_s00_couplers_ARID(15 downto 0),
      S_AXI_arlen(7 downto 0) => axi_interconnect_2_to_s00_couplers_ARLEN(7 downto 0),
      S_AXI_arlock(0) => axi_interconnect_2_to_s00_couplers_ARLOCK(0),
      S_AXI_arprot(2 downto 0) => axi_interconnect_2_to_s00_couplers_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => axi_interconnect_2_to_s00_couplers_ARQOS(3 downto 0),
      S_AXI_arready(0) => axi_interconnect_2_to_s00_couplers_ARREADY(0),
      S_AXI_arsize(2 downto 0) => axi_interconnect_2_to_s00_couplers_ARSIZE(2 downto 0),
      S_AXI_aruser(15 downto 0) => axi_interconnect_2_to_s00_couplers_ARUSER(15 downto 0),
      S_AXI_arvalid(0) => axi_interconnect_2_to_s00_couplers_ARVALID(0),
      S_AXI_awaddr(39 downto 0) => axi_interconnect_2_to_s00_couplers_AWADDR(39 downto 0),
      S_AXI_awburst(1 downto 0) => axi_interconnect_2_to_s00_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => axi_interconnect_2_to_s00_couplers_AWCACHE(3 downto 0),
      S_AXI_awid(15 downto 0) => axi_interconnect_2_to_s00_couplers_AWID(15 downto 0),
      S_AXI_awlen(7 downto 0) => axi_interconnect_2_to_s00_couplers_AWLEN(7 downto 0),
      S_AXI_awlock(0) => axi_interconnect_2_to_s00_couplers_AWLOCK(0),
      S_AXI_awprot(2 downto 0) => axi_interconnect_2_to_s00_couplers_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => axi_interconnect_2_to_s00_couplers_AWQOS(3 downto 0),
      S_AXI_awready(0) => axi_interconnect_2_to_s00_couplers_AWREADY(0),
      S_AXI_awsize(2 downto 0) => axi_interconnect_2_to_s00_couplers_AWSIZE(2 downto 0),
      S_AXI_awuser(15 downto 0) => axi_interconnect_2_to_s00_couplers_AWUSER(15 downto 0),
      S_AXI_awvalid(0) => axi_interconnect_2_to_s00_couplers_AWVALID(0),
      S_AXI_bid(15 downto 0) => axi_interconnect_2_to_s00_couplers_BID(15 downto 0),
      S_AXI_bready(0) => axi_interconnect_2_to_s00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => axi_interconnect_2_to_s00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => axi_interconnect_2_to_s00_couplers_BVALID(0),
      S_AXI_rdata(127 downto 0) => axi_interconnect_2_to_s00_couplers_RDATA(127 downto 0),
      S_AXI_rid(15 downto 0) => axi_interconnect_2_to_s00_couplers_RID(15 downto 0),
      S_AXI_rlast(0) => axi_interconnect_2_to_s00_couplers_RLAST(0),
      S_AXI_rready(0) => axi_interconnect_2_to_s00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => axi_interconnect_2_to_s00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => axi_interconnect_2_to_s00_couplers_RVALID(0),
      S_AXI_wdata(127 downto 0) => axi_interconnect_2_to_s00_couplers_WDATA(127 downto 0),
      S_AXI_wlast(0) => axi_interconnect_2_to_s00_couplers_WLAST(0),
      S_AXI_wready(0) => axi_interconnect_2_to_s00_couplers_WREADY(0),
      S_AXI_wstrb(15 downto 0) => axi_interconnect_2_to_s00_couplers_WSTRB(15 downto 0),
      S_AXI_wvalid(0) => axi_interconnect_2_to_s00_couplers_WVALID(0)
    );
tier2_xbar_0: component design_1_tier2_xbar_0_0
     port map (
      aclk => axi_interconnect_2_ACLK_net,
      aresetn => axi_interconnect_2_ARESETN_net,
      m_axi_araddr(319 downto 280) => tier2_xbar_0_to_m07_couplers_ARADDR(319 downto 280),
      m_axi_araddr(279 downto 240) => tier2_xbar_0_to_m06_couplers_ARADDR(279 downto 240),
      m_axi_araddr(239 downto 200) => tier2_xbar_0_to_m05_couplers_ARADDR(239 downto 200),
      m_axi_araddr(199 downto 160) => tier2_xbar_0_to_m04_couplers_ARADDR(199 downto 160),
      m_axi_araddr(159 downto 120) => tier2_xbar_0_to_m03_couplers_ARADDR(159 downto 120),
      m_axi_araddr(119 downto 80) => tier2_xbar_0_to_m02_couplers_ARADDR(119 downto 80),
      m_axi_araddr(79 downto 40) => tier2_xbar_0_to_m01_couplers_ARADDR(79 downto 40),
      m_axi_araddr(39 downto 0) => tier2_xbar_0_to_m00_couplers_ARADDR(39 downto 0),
      m_axi_arburst(15 downto 14) => tier2_xbar_0_to_m07_couplers_ARBURST(15 downto 14),
      m_axi_arburst(13 downto 12) => tier2_xbar_0_to_m06_couplers_ARBURST(13 downto 12),
      m_axi_arburst(11 downto 10) => tier2_xbar_0_to_m05_couplers_ARBURST(11 downto 10),
      m_axi_arburst(9 downto 8) => tier2_xbar_0_to_m04_couplers_ARBURST(9 downto 8),
      m_axi_arburst(7 downto 6) => tier2_xbar_0_to_m03_couplers_ARBURST(7 downto 6),
      m_axi_arburst(5 downto 4) => tier2_xbar_0_to_m02_couplers_ARBURST(5 downto 4),
      m_axi_arburst(3 downto 2) => tier2_xbar_0_to_m01_couplers_ARBURST(3 downto 2),
      m_axi_arburst(1 downto 0) => tier2_xbar_0_to_m00_couplers_ARBURST(1 downto 0),
      m_axi_arcache(31 downto 28) => tier2_xbar_0_to_m07_couplers_ARCACHE(31 downto 28),
      m_axi_arcache(27 downto 24) => tier2_xbar_0_to_m06_couplers_ARCACHE(27 downto 24),
      m_axi_arcache(23 downto 20) => tier2_xbar_0_to_m05_couplers_ARCACHE(23 downto 20),
      m_axi_arcache(19 downto 16) => tier2_xbar_0_to_m04_couplers_ARCACHE(19 downto 16),
      m_axi_arcache(15 downto 12) => tier2_xbar_0_to_m03_couplers_ARCACHE(15 downto 12),
      m_axi_arcache(11 downto 8) => tier2_xbar_0_to_m02_couplers_ARCACHE(11 downto 8),
      m_axi_arcache(7 downto 4) => tier2_xbar_0_to_m01_couplers_ARCACHE(7 downto 4),
      m_axi_arcache(3 downto 0) => tier2_xbar_0_to_m00_couplers_ARCACHE(3 downto 0),
      m_axi_arlen(63 downto 56) => tier2_xbar_0_to_m07_couplers_ARLEN(63 downto 56),
      m_axi_arlen(55 downto 48) => tier2_xbar_0_to_m06_couplers_ARLEN(55 downto 48),
      m_axi_arlen(47 downto 40) => tier2_xbar_0_to_m05_couplers_ARLEN(47 downto 40),
      m_axi_arlen(39 downto 32) => tier2_xbar_0_to_m04_couplers_ARLEN(39 downto 32),
      m_axi_arlen(31 downto 24) => tier2_xbar_0_to_m03_couplers_ARLEN(31 downto 24),
      m_axi_arlen(23 downto 16) => tier2_xbar_0_to_m02_couplers_ARLEN(23 downto 16),
      m_axi_arlen(15 downto 8) => tier2_xbar_0_to_m01_couplers_ARLEN(15 downto 8),
      m_axi_arlen(7 downto 0) => tier2_xbar_0_to_m00_couplers_ARLEN(7 downto 0),
      m_axi_arlock(7) => tier2_xbar_0_to_m07_couplers_ARLOCK(7),
      m_axi_arlock(6) => tier2_xbar_0_to_m06_couplers_ARLOCK(6),
      m_axi_arlock(5) => tier2_xbar_0_to_m05_couplers_ARLOCK(5),
      m_axi_arlock(4) => tier2_xbar_0_to_m04_couplers_ARLOCK(4),
      m_axi_arlock(3) => tier2_xbar_0_to_m03_couplers_ARLOCK(3),
      m_axi_arlock(2) => tier2_xbar_0_to_m02_couplers_ARLOCK(2),
      m_axi_arlock(1) => tier2_xbar_0_to_m01_couplers_ARLOCK(1),
      m_axi_arlock(0) => tier2_xbar_0_to_m00_couplers_ARLOCK(0),
      m_axi_arprot(23 downto 21) => tier2_xbar_0_to_m07_couplers_ARPROT(23 downto 21),
      m_axi_arprot(20 downto 18) => tier2_xbar_0_to_m06_couplers_ARPROT(20 downto 18),
      m_axi_arprot(17 downto 15) => tier2_xbar_0_to_m05_couplers_ARPROT(17 downto 15),
      m_axi_arprot(14 downto 12) => tier2_xbar_0_to_m04_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 9) => tier2_xbar_0_to_m03_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => tier2_xbar_0_to_m02_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => tier2_xbar_0_to_m01_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => tier2_xbar_0_to_m00_couplers_ARPROT(2 downto 0),
      m_axi_arqos(31 downto 28) => tier2_xbar_0_to_m07_couplers_ARQOS(31 downto 28),
      m_axi_arqos(27 downto 24) => tier2_xbar_0_to_m06_couplers_ARQOS(27 downto 24),
      m_axi_arqos(23 downto 20) => tier2_xbar_0_to_m05_couplers_ARQOS(23 downto 20),
      m_axi_arqos(19 downto 16) => tier2_xbar_0_to_m04_couplers_ARQOS(19 downto 16),
      m_axi_arqos(15 downto 12) => tier2_xbar_0_to_m03_couplers_ARQOS(15 downto 12),
      m_axi_arqos(11 downto 8) => tier2_xbar_0_to_m02_couplers_ARQOS(11 downto 8),
      m_axi_arqos(7 downto 4) => tier2_xbar_0_to_m01_couplers_ARQOS(7 downto 4),
      m_axi_arqos(3 downto 0) => tier2_xbar_0_to_m00_couplers_ARQOS(3 downto 0),
      m_axi_arready(7) => tier2_xbar_0_to_m07_couplers_ARREADY,
      m_axi_arready(6) => tier2_xbar_0_to_m06_couplers_ARREADY,
      m_axi_arready(5) => tier2_xbar_0_to_m05_couplers_ARREADY,
      m_axi_arready(4) => tier2_xbar_0_to_m04_couplers_ARREADY,
      m_axi_arready(3) => tier2_xbar_0_to_m03_couplers_ARREADY,
      m_axi_arready(2) => tier2_xbar_0_to_m02_couplers_ARREADY,
      m_axi_arready(1) => tier2_xbar_0_to_m01_couplers_ARREADY,
      m_axi_arready(0) => tier2_xbar_0_to_m00_couplers_ARREADY,
      m_axi_arregion(31 downto 28) => tier2_xbar_0_to_m07_couplers_ARREGION(31 downto 28),
      m_axi_arregion(27 downto 24) => tier2_xbar_0_to_m06_couplers_ARREGION(27 downto 24),
      m_axi_arregion(23 downto 20) => tier2_xbar_0_to_m05_couplers_ARREGION(23 downto 20),
      m_axi_arregion(19 downto 16) => tier2_xbar_0_to_m04_couplers_ARREGION(19 downto 16),
      m_axi_arregion(15 downto 12) => tier2_xbar_0_to_m03_couplers_ARREGION(15 downto 12),
      m_axi_arregion(11 downto 8) => tier2_xbar_0_to_m02_couplers_ARREGION(11 downto 8),
      m_axi_arregion(7 downto 4) => tier2_xbar_0_to_m01_couplers_ARREGION(7 downto 4),
      m_axi_arregion(3 downto 0) => tier2_xbar_0_to_m00_couplers_ARREGION(3 downto 0),
      m_axi_arsize(23 downto 21) => tier2_xbar_0_to_m07_couplers_ARSIZE(23 downto 21),
      m_axi_arsize(20 downto 18) => tier2_xbar_0_to_m06_couplers_ARSIZE(20 downto 18),
      m_axi_arsize(17 downto 15) => tier2_xbar_0_to_m05_couplers_ARSIZE(17 downto 15),
      m_axi_arsize(14 downto 12) => tier2_xbar_0_to_m04_couplers_ARSIZE(14 downto 12),
      m_axi_arsize(11 downto 9) => tier2_xbar_0_to_m03_couplers_ARSIZE(11 downto 9),
      m_axi_arsize(8 downto 6) => tier2_xbar_0_to_m02_couplers_ARSIZE(8 downto 6),
      m_axi_arsize(5 downto 3) => tier2_xbar_0_to_m01_couplers_ARSIZE(5 downto 3),
      m_axi_arsize(2 downto 0) => tier2_xbar_0_to_m00_couplers_ARSIZE(2 downto 0),
      m_axi_aruser(127 downto 112) => tier2_xbar_0_to_m07_couplers_ARUSER(127 downto 112),
      m_axi_aruser(111 downto 96) => NLW_tier2_xbar_0_m_axi_aruser_UNCONNECTED(111 downto 96),
      m_axi_aruser(95 downto 80) => tier2_xbar_0_to_m05_couplers_ARUSER(95 downto 80),
      m_axi_aruser(79 downto 64) => tier2_xbar_0_to_m04_couplers_ARUSER(79 downto 64),
      m_axi_aruser(63 downto 0) => NLW_tier2_xbar_0_m_axi_aruser_UNCONNECTED(63 downto 0),
      m_axi_arvalid(7) => tier2_xbar_0_to_m07_couplers_ARVALID(7),
      m_axi_arvalid(6) => tier2_xbar_0_to_m06_couplers_ARVALID(6),
      m_axi_arvalid(5) => tier2_xbar_0_to_m05_couplers_ARVALID(5),
      m_axi_arvalid(4) => tier2_xbar_0_to_m04_couplers_ARVALID(4),
      m_axi_arvalid(3) => tier2_xbar_0_to_m03_couplers_ARVALID(3),
      m_axi_arvalid(2) => tier2_xbar_0_to_m02_couplers_ARVALID(2),
      m_axi_arvalid(1) => tier2_xbar_0_to_m01_couplers_ARVALID(1),
      m_axi_arvalid(0) => tier2_xbar_0_to_m00_couplers_ARVALID(0),
      m_axi_awaddr(319 downto 280) => tier2_xbar_0_to_m07_couplers_AWADDR(319 downto 280),
      m_axi_awaddr(279 downto 240) => tier2_xbar_0_to_m06_couplers_AWADDR(279 downto 240),
      m_axi_awaddr(239 downto 200) => tier2_xbar_0_to_m05_couplers_AWADDR(239 downto 200),
      m_axi_awaddr(199 downto 160) => tier2_xbar_0_to_m04_couplers_AWADDR(199 downto 160),
      m_axi_awaddr(159 downto 120) => tier2_xbar_0_to_m03_couplers_AWADDR(159 downto 120),
      m_axi_awaddr(119 downto 80) => tier2_xbar_0_to_m02_couplers_AWADDR(119 downto 80),
      m_axi_awaddr(79 downto 40) => tier2_xbar_0_to_m01_couplers_AWADDR(79 downto 40),
      m_axi_awaddr(39 downto 0) => tier2_xbar_0_to_m00_couplers_AWADDR(39 downto 0),
      m_axi_awburst(15 downto 14) => tier2_xbar_0_to_m07_couplers_AWBURST(15 downto 14),
      m_axi_awburst(13 downto 12) => tier2_xbar_0_to_m06_couplers_AWBURST(13 downto 12),
      m_axi_awburst(11 downto 10) => tier2_xbar_0_to_m05_couplers_AWBURST(11 downto 10),
      m_axi_awburst(9 downto 8) => tier2_xbar_0_to_m04_couplers_AWBURST(9 downto 8),
      m_axi_awburst(7 downto 6) => tier2_xbar_0_to_m03_couplers_AWBURST(7 downto 6),
      m_axi_awburst(5 downto 4) => tier2_xbar_0_to_m02_couplers_AWBURST(5 downto 4),
      m_axi_awburst(3 downto 2) => tier2_xbar_0_to_m01_couplers_AWBURST(3 downto 2),
      m_axi_awburst(1 downto 0) => tier2_xbar_0_to_m00_couplers_AWBURST(1 downto 0),
      m_axi_awcache(31 downto 28) => tier2_xbar_0_to_m07_couplers_AWCACHE(31 downto 28),
      m_axi_awcache(27 downto 24) => tier2_xbar_0_to_m06_couplers_AWCACHE(27 downto 24),
      m_axi_awcache(23 downto 20) => tier2_xbar_0_to_m05_couplers_AWCACHE(23 downto 20),
      m_axi_awcache(19 downto 16) => tier2_xbar_0_to_m04_couplers_AWCACHE(19 downto 16),
      m_axi_awcache(15 downto 12) => tier2_xbar_0_to_m03_couplers_AWCACHE(15 downto 12),
      m_axi_awcache(11 downto 8) => tier2_xbar_0_to_m02_couplers_AWCACHE(11 downto 8),
      m_axi_awcache(7 downto 4) => tier2_xbar_0_to_m01_couplers_AWCACHE(7 downto 4),
      m_axi_awcache(3 downto 0) => tier2_xbar_0_to_m00_couplers_AWCACHE(3 downto 0),
      m_axi_awlen(63 downto 56) => tier2_xbar_0_to_m07_couplers_AWLEN(63 downto 56),
      m_axi_awlen(55 downto 48) => tier2_xbar_0_to_m06_couplers_AWLEN(55 downto 48),
      m_axi_awlen(47 downto 40) => tier2_xbar_0_to_m05_couplers_AWLEN(47 downto 40),
      m_axi_awlen(39 downto 32) => tier2_xbar_0_to_m04_couplers_AWLEN(39 downto 32),
      m_axi_awlen(31 downto 24) => tier2_xbar_0_to_m03_couplers_AWLEN(31 downto 24),
      m_axi_awlen(23 downto 16) => tier2_xbar_0_to_m02_couplers_AWLEN(23 downto 16),
      m_axi_awlen(15 downto 8) => tier2_xbar_0_to_m01_couplers_AWLEN(15 downto 8),
      m_axi_awlen(7 downto 0) => tier2_xbar_0_to_m00_couplers_AWLEN(7 downto 0),
      m_axi_awlock(7) => tier2_xbar_0_to_m07_couplers_AWLOCK(7),
      m_axi_awlock(6) => tier2_xbar_0_to_m06_couplers_AWLOCK(6),
      m_axi_awlock(5) => tier2_xbar_0_to_m05_couplers_AWLOCK(5),
      m_axi_awlock(4) => tier2_xbar_0_to_m04_couplers_AWLOCK(4),
      m_axi_awlock(3) => tier2_xbar_0_to_m03_couplers_AWLOCK(3),
      m_axi_awlock(2) => tier2_xbar_0_to_m02_couplers_AWLOCK(2),
      m_axi_awlock(1) => tier2_xbar_0_to_m01_couplers_AWLOCK(1),
      m_axi_awlock(0) => tier2_xbar_0_to_m00_couplers_AWLOCK(0),
      m_axi_awprot(23 downto 21) => tier2_xbar_0_to_m07_couplers_AWPROT(23 downto 21),
      m_axi_awprot(20 downto 18) => tier2_xbar_0_to_m06_couplers_AWPROT(20 downto 18),
      m_axi_awprot(17 downto 15) => tier2_xbar_0_to_m05_couplers_AWPROT(17 downto 15),
      m_axi_awprot(14 downto 12) => tier2_xbar_0_to_m04_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 9) => tier2_xbar_0_to_m03_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => tier2_xbar_0_to_m02_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => tier2_xbar_0_to_m01_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => tier2_xbar_0_to_m00_couplers_AWPROT(2 downto 0),
      m_axi_awqos(31 downto 28) => tier2_xbar_0_to_m07_couplers_AWQOS(31 downto 28),
      m_axi_awqos(27 downto 24) => tier2_xbar_0_to_m06_couplers_AWQOS(27 downto 24),
      m_axi_awqos(23 downto 20) => tier2_xbar_0_to_m05_couplers_AWQOS(23 downto 20),
      m_axi_awqos(19 downto 16) => tier2_xbar_0_to_m04_couplers_AWQOS(19 downto 16),
      m_axi_awqos(15 downto 12) => tier2_xbar_0_to_m03_couplers_AWQOS(15 downto 12),
      m_axi_awqos(11 downto 8) => tier2_xbar_0_to_m02_couplers_AWQOS(11 downto 8),
      m_axi_awqos(7 downto 4) => tier2_xbar_0_to_m01_couplers_AWQOS(7 downto 4),
      m_axi_awqos(3 downto 0) => tier2_xbar_0_to_m00_couplers_AWQOS(3 downto 0),
      m_axi_awready(7) => tier2_xbar_0_to_m07_couplers_AWREADY,
      m_axi_awready(6) => tier2_xbar_0_to_m06_couplers_AWREADY,
      m_axi_awready(5) => tier2_xbar_0_to_m05_couplers_AWREADY,
      m_axi_awready(4) => tier2_xbar_0_to_m04_couplers_AWREADY,
      m_axi_awready(3) => tier2_xbar_0_to_m03_couplers_AWREADY,
      m_axi_awready(2) => tier2_xbar_0_to_m02_couplers_AWREADY,
      m_axi_awready(1) => tier2_xbar_0_to_m01_couplers_AWREADY,
      m_axi_awready(0) => tier2_xbar_0_to_m00_couplers_AWREADY,
      m_axi_awregion(31 downto 28) => tier2_xbar_0_to_m07_couplers_AWREGION(31 downto 28),
      m_axi_awregion(27 downto 24) => tier2_xbar_0_to_m06_couplers_AWREGION(27 downto 24),
      m_axi_awregion(23 downto 20) => tier2_xbar_0_to_m05_couplers_AWREGION(23 downto 20),
      m_axi_awregion(19 downto 16) => tier2_xbar_0_to_m04_couplers_AWREGION(19 downto 16),
      m_axi_awregion(15 downto 12) => tier2_xbar_0_to_m03_couplers_AWREGION(15 downto 12),
      m_axi_awregion(11 downto 8) => tier2_xbar_0_to_m02_couplers_AWREGION(11 downto 8),
      m_axi_awregion(7 downto 4) => tier2_xbar_0_to_m01_couplers_AWREGION(7 downto 4),
      m_axi_awregion(3 downto 0) => tier2_xbar_0_to_m00_couplers_AWREGION(3 downto 0),
      m_axi_awsize(23 downto 21) => tier2_xbar_0_to_m07_couplers_AWSIZE(23 downto 21),
      m_axi_awsize(20 downto 18) => tier2_xbar_0_to_m06_couplers_AWSIZE(20 downto 18),
      m_axi_awsize(17 downto 15) => tier2_xbar_0_to_m05_couplers_AWSIZE(17 downto 15),
      m_axi_awsize(14 downto 12) => tier2_xbar_0_to_m04_couplers_AWSIZE(14 downto 12),
      m_axi_awsize(11 downto 9) => tier2_xbar_0_to_m03_couplers_AWSIZE(11 downto 9),
      m_axi_awsize(8 downto 6) => tier2_xbar_0_to_m02_couplers_AWSIZE(8 downto 6),
      m_axi_awsize(5 downto 3) => tier2_xbar_0_to_m01_couplers_AWSIZE(5 downto 3),
      m_axi_awsize(2 downto 0) => tier2_xbar_0_to_m00_couplers_AWSIZE(2 downto 0),
      m_axi_awuser(127 downto 112) => tier2_xbar_0_to_m07_couplers_AWUSER(127 downto 112),
      m_axi_awuser(111 downto 96) => NLW_tier2_xbar_0_m_axi_awuser_UNCONNECTED(111 downto 96),
      m_axi_awuser(95 downto 80) => tier2_xbar_0_to_m05_couplers_AWUSER(95 downto 80),
      m_axi_awuser(79 downto 64) => tier2_xbar_0_to_m04_couplers_AWUSER(79 downto 64),
      m_axi_awuser(63 downto 0) => NLW_tier2_xbar_0_m_axi_awuser_UNCONNECTED(63 downto 0),
      m_axi_awvalid(7) => tier2_xbar_0_to_m07_couplers_AWVALID(7),
      m_axi_awvalid(6) => tier2_xbar_0_to_m06_couplers_AWVALID(6),
      m_axi_awvalid(5) => tier2_xbar_0_to_m05_couplers_AWVALID(5),
      m_axi_awvalid(4) => tier2_xbar_0_to_m04_couplers_AWVALID(4),
      m_axi_awvalid(3) => tier2_xbar_0_to_m03_couplers_AWVALID(3),
      m_axi_awvalid(2) => tier2_xbar_0_to_m02_couplers_AWVALID(2),
      m_axi_awvalid(1) => tier2_xbar_0_to_m01_couplers_AWVALID(1),
      m_axi_awvalid(0) => tier2_xbar_0_to_m00_couplers_AWVALID(0),
      m_axi_bready(7) => tier2_xbar_0_to_m07_couplers_BREADY(7),
      m_axi_bready(6) => tier2_xbar_0_to_m06_couplers_BREADY(6),
      m_axi_bready(5) => tier2_xbar_0_to_m05_couplers_BREADY(5),
      m_axi_bready(4) => tier2_xbar_0_to_m04_couplers_BREADY(4),
      m_axi_bready(3) => tier2_xbar_0_to_m03_couplers_BREADY(3),
      m_axi_bready(2) => tier2_xbar_0_to_m02_couplers_BREADY(2),
      m_axi_bready(1) => tier2_xbar_0_to_m01_couplers_BREADY(1),
      m_axi_bready(0) => tier2_xbar_0_to_m00_couplers_BREADY(0),
      m_axi_bresp(15) => tier2_xbar_0_to_m07_couplers_BRESP,
      m_axi_bresp(14) => tier2_xbar_0_to_m07_couplers_BRESP,
      m_axi_bresp(13 downto 12) => tier2_xbar_0_to_m06_couplers_BRESP(1 downto 0),
      m_axi_bresp(11) => tier2_xbar_0_to_m05_couplers_BRESP,
      m_axi_bresp(10) => tier2_xbar_0_to_m05_couplers_BRESP,
      m_axi_bresp(9) => tier2_xbar_0_to_m04_couplers_BRESP,
      m_axi_bresp(8) => tier2_xbar_0_to_m04_couplers_BRESP,
      m_axi_bresp(7 downto 6) => tier2_xbar_0_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => tier2_xbar_0_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => tier2_xbar_0_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => tier2_xbar_0_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(7) => tier2_xbar_0_to_m07_couplers_BVALID,
      m_axi_bvalid(6) => tier2_xbar_0_to_m06_couplers_BVALID,
      m_axi_bvalid(5) => tier2_xbar_0_to_m05_couplers_BVALID,
      m_axi_bvalid(4) => tier2_xbar_0_to_m04_couplers_BVALID,
      m_axi_bvalid(3) => tier2_xbar_0_to_m03_couplers_BVALID,
      m_axi_bvalid(2) => tier2_xbar_0_to_m02_couplers_BVALID,
      m_axi_bvalid(1) => tier2_xbar_0_to_m01_couplers_BVALID,
      m_axi_bvalid(0) => tier2_xbar_0_to_m00_couplers_BVALID,
      m_axi_rdata(1023) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(1022) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(1021) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(1020) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(1019) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(1018) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(1017) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(1016) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(1015) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(1014) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(1013) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(1012) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(1011) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(1010) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(1009) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(1008) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(1007) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(1006) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(1005) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(1004) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(1003) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(1002) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(1001) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(1000) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(999) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(998) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(997) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(996) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(995) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(994) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(993) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(992) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(991) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(990) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(989) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(988) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(987) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(986) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(985) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(984) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(983) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(982) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(981) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(980) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(979) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(978) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(977) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(976) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(975) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(974) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(973) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(972) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(971) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(970) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(969) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(968) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(967) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(966) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(965) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(964) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(963) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(962) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(961) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(960) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(959) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(958) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(957) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(956) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(955) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(954) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(953) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(952) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(951) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(950) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(949) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(948) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(947) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(946) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(945) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(944) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(943) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(942) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(941) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(940) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(939) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(938) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(937) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(936) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(935) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(934) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(933) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(932) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(931) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(930) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(929) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(928) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(927) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(926) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(925) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(924) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(923) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(922) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(921) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(920) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(919) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(918) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(917) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(916) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(915) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(914) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(913) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(912) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(911) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(910) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(909) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(908) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(907) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(906) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(905) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(904) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(903) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(902) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(901) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(900) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(899) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(898) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(897) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(896) => tier2_xbar_0_to_m07_couplers_RDATA,
      m_axi_rdata(895 downto 768) => tier2_xbar_0_to_m06_couplers_RDATA(127 downto 0),
      m_axi_rdata(767) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(766) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(765) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(764) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(763) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(762) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(761) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(760) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(759) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(758) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(757) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(756) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(755) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(754) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(753) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(752) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(751) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(750) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(749) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(748) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(747) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(746) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(745) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(744) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(743) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(742) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(741) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(740) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(739) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(738) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(737) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(736) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(735) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(734) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(733) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(732) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(731) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(730) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(729) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(728) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(727) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(726) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(725) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(724) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(723) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(722) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(721) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(720) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(719) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(718) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(717) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(716) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(715) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(714) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(713) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(712) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(711) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(710) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(709) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(708) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(707) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(706) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(705) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(704) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(703) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(702) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(701) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(700) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(699) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(698) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(697) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(696) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(695) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(694) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(693) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(692) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(691) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(690) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(689) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(688) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(687) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(686) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(685) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(684) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(683) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(682) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(681) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(680) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(679) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(678) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(677) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(676) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(675) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(674) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(673) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(672) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(671) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(670) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(669) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(668) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(667) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(666) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(665) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(664) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(663) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(662) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(661) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(660) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(659) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(658) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(657) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(656) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(655) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(654) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(653) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(652) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(651) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(650) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(649) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(648) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(647) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(646) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(645) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(644) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(643) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(642) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(641) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(640) => tier2_xbar_0_to_m05_couplers_RDATA,
      m_axi_rdata(639) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(638) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(637) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(636) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(635) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(634) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(633) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(632) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(631) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(630) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(629) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(628) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(627) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(626) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(625) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(624) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(623) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(622) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(621) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(620) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(619) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(618) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(617) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(616) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(615) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(614) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(613) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(612) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(611) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(610) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(609) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(608) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(607) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(606) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(605) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(604) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(603) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(602) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(601) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(600) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(599) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(598) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(597) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(596) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(595) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(594) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(593) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(592) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(591) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(590) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(589) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(588) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(587) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(586) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(585) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(584) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(583) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(582) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(581) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(580) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(579) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(578) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(577) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(576) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(575) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(574) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(573) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(572) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(571) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(570) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(569) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(568) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(567) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(566) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(565) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(564) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(563) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(562) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(561) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(560) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(559) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(558) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(557) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(556) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(555) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(554) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(553) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(552) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(551) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(550) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(549) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(548) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(547) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(546) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(545) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(544) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(543) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(542) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(541) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(540) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(539) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(538) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(537) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(536) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(535) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(534) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(533) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(532) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(531) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(530) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(529) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(528) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(527) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(526) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(525) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(524) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(523) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(522) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(521) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(520) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(519) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(518) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(517) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(516) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(515) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(514) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(513) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(512) => tier2_xbar_0_to_m04_couplers_RDATA,
      m_axi_rdata(511 downto 384) => tier2_xbar_0_to_m03_couplers_RDATA(127 downto 0),
      m_axi_rdata(383 downto 256) => tier2_xbar_0_to_m02_couplers_RDATA(127 downto 0),
      m_axi_rdata(255 downto 128) => tier2_xbar_0_to_m01_couplers_RDATA(127 downto 0),
      m_axi_rdata(127 downto 0) => tier2_xbar_0_to_m00_couplers_RDATA(127 downto 0),
      m_axi_rlast(7) => tier2_xbar_0_to_m07_couplers_RLAST,
      m_axi_rlast(6) => tier2_xbar_0_to_m06_couplers_RLAST,
      m_axi_rlast(5) => tier2_xbar_0_to_m05_couplers_RLAST,
      m_axi_rlast(4) => tier2_xbar_0_to_m04_couplers_RLAST,
      m_axi_rlast(3) => tier2_xbar_0_to_m03_couplers_RLAST,
      m_axi_rlast(2) => tier2_xbar_0_to_m02_couplers_RLAST,
      m_axi_rlast(1) => tier2_xbar_0_to_m01_couplers_RLAST,
      m_axi_rlast(0) => tier2_xbar_0_to_m00_couplers_RLAST,
      m_axi_rready(7) => tier2_xbar_0_to_m07_couplers_RREADY(7),
      m_axi_rready(6) => tier2_xbar_0_to_m06_couplers_RREADY(6),
      m_axi_rready(5) => tier2_xbar_0_to_m05_couplers_RREADY(5),
      m_axi_rready(4) => tier2_xbar_0_to_m04_couplers_RREADY(4),
      m_axi_rready(3) => tier2_xbar_0_to_m03_couplers_RREADY(3),
      m_axi_rready(2) => tier2_xbar_0_to_m02_couplers_RREADY(2),
      m_axi_rready(1) => tier2_xbar_0_to_m01_couplers_RREADY(1),
      m_axi_rready(0) => tier2_xbar_0_to_m00_couplers_RREADY(0),
      m_axi_rresp(15) => tier2_xbar_0_to_m07_couplers_RRESP,
      m_axi_rresp(14) => tier2_xbar_0_to_m07_couplers_RRESP,
      m_axi_rresp(13 downto 12) => tier2_xbar_0_to_m06_couplers_RRESP(1 downto 0),
      m_axi_rresp(11) => tier2_xbar_0_to_m05_couplers_RRESP,
      m_axi_rresp(10) => tier2_xbar_0_to_m05_couplers_RRESP,
      m_axi_rresp(9) => tier2_xbar_0_to_m04_couplers_RRESP,
      m_axi_rresp(8) => tier2_xbar_0_to_m04_couplers_RRESP,
      m_axi_rresp(7 downto 6) => tier2_xbar_0_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => tier2_xbar_0_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => tier2_xbar_0_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => tier2_xbar_0_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(7) => tier2_xbar_0_to_m07_couplers_RVALID,
      m_axi_rvalid(6) => tier2_xbar_0_to_m06_couplers_RVALID,
      m_axi_rvalid(5) => tier2_xbar_0_to_m05_couplers_RVALID,
      m_axi_rvalid(4) => tier2_xbar_0_to_m04_couplers_RVALID,
      m_axi_rvalid(3) => tier2_xbar_0_to_m03_couplers_RVALID,
      m_axi_rvalid(2) => tier2_xbar_0_to_m02_couplers_RVALID,
      m_axi_rvalid(1) => tier2_xbar_0_to_m01_couplers_RVALID,
      m_axi_rvalid(0) => tier2_xbar_0_to_m00_couplers_RVALID,
      m_axi_wdata(1023 downto 896) => tier2_xbar_0_to_m07_couplers_WDATA(1023 downto 896),
      m_axi_wdata(895 downto 768) => tier2_xbar_0_to_m06_couplers_WDATA(895 downto 768),
      m_axi_wdata(767 downto 640) => tier2_xbar_0_to_m05_couplers_WDATA(767 downto 640),
      m_axi_wdata(639 downto 512) => tier2_xbar_0_to_m04_couplers_WDATA(639 downto 512),
      m_axi_wdata(511 downto 384) => tier2_xbar_0_to_m03_couplers_WDATA(511 downto 384),
      m_axi_wdata(383 downto 256) => tier2_xbar_0_to_m02_couplers_WDATA(383 downto 256),
      m_axi_wdata(255 downto 128) => tier2_xbar_0_to_m01_couplers_WDATA(255 downto 128),
      m_axi_wdata(127 downto 0) => tier2_xbar_0_to_m00_couplers_WDATA(127 downto 0),
      m_axi_wlast(7) => tier2_xbar_0_to_m07_couplers_WLAST(7),
      m_axi_wlast(6) => tier2_xbar_0_to_m06_couplers_WLAST(6),
      m_axi_wlast(5) => tier2_xbar_0_to_m05_couplers_WLAST(5),
      m_axi_wlast(4) => tier2_xbar_0_to_m04_couplers_WLAST(4),
      m_axi_wlast(3) => tier2_xbar_0_to_m03_couplers_WLAST(3),
      m_axi_wlast(2) => tier2_xbar_0_to_m02_couplers_WLAST(2),
      m_axi_wlast(1) => tier2_xbar_0_to_m01_couplers_WLAST(1),
      m_axi_wlast(0) => tier2_xbar_0_to_m00_couplers_WLAST(0),
      m_axi_wready(7) => tier2_xbar_0_to_m07_couplers_WREADY,
      m_axi_wready(6) => tier2_xbar_0_to_m06_couplers_WREADY,
      m_axi_wready(5) => tier2_xbar_0_to_m05_couplers_WREADY,
      m_axi_wready(4) => tier2_xbar_0_to_m04_couplers_WREADY,
      m_axi_wready(3) => tier2_xbar_0_to_m03_couplers_WREADY,
      m_axi_wready(2) => tier2_xbar_0_to_m02_couplers_WREADY,
      m_axi_wready(1) => tier2_xbar_0_to_m01_couplers_WREADY,
      m_axi_wready(0) => tier2_xbar_0_to_m00_couplers_WREADY,
      m_axi_wstrb(127 downto 112) => tier2_xbar_0_to_m07_couplers_WSTRB(127 downto 112),
      m_axi_wstrb(111 downto 96) => tier2_xbar_0_to_m06_couplers_WSTRB(111 downto 96),
      m_axi_wstrb(95 downto 80) => tier2_xbar_0_to_m05_couplers_WSTRB(95 downto 80),
      m_axi_wstrb(79 downto 64) => tier2_xbar_0_to_m04_couplers_WSTRB(79 downto 64),
      m_axi_wstrb(63 downto 48) => tier2_xbar_0_to_m03_couplers_WSTRB(63 downto 48),
      m_axi_wstrb(47 downto 32) => tier2_xbar_0_to_m02_couplers_WSTRB(47 downto 32),
      m_axi_wstrb(31 downto 16) => tier2_xbar_0_to_m01_couplers_WSTRB(31 downto 16),
      m_axi_wstrb(15 downto 0) => tier2_xbar_0_to_m00_couplers_WSTRB(15 downto 0),
      m_axi_wvalid(7) => tier2_xbar_0_to_m07_couplers_WVALID(7),
      m_axi_wvalid(6) => tier2_xbar_0_to_m06_couplers_WVALID(6),
      m_axi_wvalid(5) => tier2_xbar_0_to_m05_couplers_WVALID(5),
      m_axi_wvalid(4) => tier2_xbar_0_to_m04_couplers_WVALID(4),
      m_axi_wvalid(3) => tier2_xbar_0_to_m03_couplers_WVALID(3),
      m_axi_wvalid(2) => tier2_xbar_0_to_m02_couplers_WVALID(2),
      m_axi_wvalid(1) => tier2_xbar_0_to_m01_couplers_WVALID(1),
      m_axi_wvalid(0) => tier2_xbar_0_to_m00_couplers_WVALID(0),
      s_axi_araddr(39 downto 0) => i00_couplers_to_tier2_xbar_0_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => i00_couplers_to_tier2_xbar_0_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => i00_couplers_to_tier2_xbar_0_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => i00_couplers_to_tier2_xbar_0_ARLEN(7 downto 0),
      s_axi_arlock(0) => i00_couplers_to_tier2_xbar_0_ARLOCK(0),
      s_axi_arprot(2 downto 0) => i00_couplers_to_tier2_xbar_0_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => i00_couplers_to_tier2_xbar_0_ARQOS(3 downto 0),
      s_axi_arready(0) => i00_couplers_to_tier2_xbar_0_ARREADY(0),
      s_axi_arsize(2 downto 0) => i00_couplers_to_tier2_xbar_0_ARSIZE(2 downto 0),
      s_axi_aruser(15 downto 0) => i00_couplers_to_tier2_xbar_0_ARUSER(15 downto 0),
      s_axi_arvalid(0) => i00_couplers_to_tier2_xbar_0_ARVALID(0),
      s_axi_awaddr(39 downto 0) => i00_couplers_to_tier2_xbar_0_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => i00_couplers_to_tier2_xbar_0_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => i00_couplers_to_tier2_xbar_0_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => i00_couplers_to_tier2_xbar_0_AWLEN(7 downto 0),
      s_axi_awlock(0) => i00_couplers_to_tier2_xbar_0_AWLOCK(0),
      s_axi_awprot(2 downto 0) => i00_couplers_to_tier2_xbar_0_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => i00_couplers_to_tier2_xbar_0_AWQOS(3 downto 0),
      s_axi_awready(0) => i00_couplers_to_tier2_xbar_0_AWREADY(0),
      s_axi_awsize(2 downto 0) => i00_couplers_to_tier2_xbar_0_AWSIZE(2 downto 0),
      s_axi_awuser(15 downto 0) => i00_couplers_to_tier2_xbar_0_AWUSER(15 downto 0),
      s_axi_awvalid(0) => i00_couplers_to_tier2_xbar_0_AWVALID(0),
      s_axi_bready(0) => i00_couplers_to_tier2_xbar_0_BREADY(0),
      s_axi_bresp(1 downto 0) => i00_couplers_to_tier2_xbar_0_BRESP(1 downto 0),
      s_axi_bvalid(0) => i00_couplers_to_tier2_xbar_0_BVALID(0),
      s_axi_rdata(127 downto 0) => i00_couplers_to_tier2_xbar_0_RDATA(127 downto 0),
      s_axi_rlast(0) => i00_couplers_to_tier2_xbar_0_RLAST(0),
      s_axi_rready(0) => i00_couplers_to_tier2_xbar_0_RREADY(0),
      s_axi_rresp(1 downto 0) => i00_couplers_to_tier2_xbar_0_RRESP(1 downto 0),
      s_axi_rvalid(0) => i00_couplers_to_tier2_xbar_0_RVALID(0),
      s_axi_wdata(127 downto 0) => i00_couplers_to_tier2_xbar_0_WDATA(127 downto 0),
      s_axi_wlast(0) => i00_couplers_to_tier2_xbar_0_WLAST(0),
      s_axi_wready(0) => i00_couplers_to_tier2_xbar_0_WREADY(0),
      s_axi_wstrb(15 downto 0) => i00_couplers_to_tier2_xbar_0_WSTRB(15 downto 0),
      s_axi_wvalid(0) => i00_couplers_to_tier2_xbar_0_WVALID(0)
    );
tier2_xbar_1: component design_1_tier2_xbar_1_0
     port map (
      aclk => axi_interconnect_2_ACLK_net,
      aresetn => axi_interconnect_2_ARESETN_net,
      m_axi_araddr(319 downto 280) => tier2_xbar_1_to_m15_couplers_ARADDR(319 downto 280),
      m_axi_araddr(279 downto 240) => tier2_xbar_1_to_m14_couplers_ARADDR(279 downto 240),
      m_axi_araddr(239 downto 200) => tier2_xbar_1_to_m13_couplers_ARADDR(239 downto 200),
      m_axi_araddr(199 downto 160) => tier2_xbar_1_to_m12_couplers_ARADDR(199 downto 160),
      m_axi_araddr(159 downto 120) => tier2_xbar_1_to_m11_couplers_ARADDR(159 downto 120),
      m_axi_araddr(119 downto 80) => tier2_xbar_1_to_m10_couplers_ARADDR(119 downto 80),
      m_axi_araddr(79 downto 40) => tier2_xbar_1_to_m09_couplers_ARADDR(79 downto 40),
      m_axi_araddr(39 downto 0) => tier2_xbar_1_to_m08_couplers_ARADDR(39 downto 0),
      m_axi_arburst(15 downto 14) => tier2_xbar_1_to_m15_couplers_ARBURST(15 downto 14),
      m_axi_arburst(13 downto 12) => tier2_xbar_1_to_m14_couplers_ARBURST(13 downto 12),
      m_axi_arburst(11 downto 10) => tier2_xbar_1_to_m13_couplers_ARBURST(11 downto 10),
      m_axi_arburst(9 downto 8) => tier2_xbar_1_to_m12_couplers_ARBURST(9 downto 8),
      m_axi_arburst(7 downto 6) => tier2_xbar_1_to_m11_couplers_ARBURST(7 downto 6),
      m_axi_arburst(5 downto 4) => tier2_xbar_1_to_m10_couplers_ARBURST(5 downto 4),
      m_axi_arburst(3 downto 2) => tier2_xbar_1_to_m09_couplers_ARBURST(3 downto 2),
      m_axi_arburst(1 downto 0) => tier2_xbar_1_to_m08_couplers_ARBURST(1 downto 0),
      m_axi_arcache(31 downto 28) => tier2_xbar_1_to_m15_couplers_ARCACHE(31 downto 28),
      m_axi_arcache(27 downto 24) => tier2_xbar_1_to_m14_couplers_ARCACHE(27 downto 24),
      m_axi_arcache(23 downto 20) => tier2_xbar_1_to_m13_couplers_ARCACHE(23 downto 20),
      m_axi_arcache(19 downto 16) => tier2_xbar_1_to_m12_couplers_ARCACHE(19 downto 16),
      m_axi_arcache(15 downto 12) => tier2_xbar_1_to_m11_couplers_ARCACHE(15 downto 12),
      m_axi_arcache(11 downto 8) => tier2_xbar_1_to_m10_couplers_ARCACHE(11 downto 8),
      m_axi_arcache(7 downto 4) => tier2_xbar_1_to_m09_couplers_ARCACHE(7 downto 4),
      m_axi_arcache(3 downto 0) => tier2_xbar_1_to_m08_couplers_ARCACHE(3 downto 0),
      m_axi_arlen(63 downto 56) => tier2_xbar_1_to_m15_couplers_ARLEN(63 downto 56),
      m_axi_arlen(55 downto 48) => tier2_xbar_1_to_m14_couplers_ARLEN(55 downto 48),
      m_axi_arlen(47 downto 40) => tier2_xbar_1_to_m13_couplers_ARLEN(47 downto 40),
      m_axi_arlen(39 downto 32) => tier2_xbar_1_to_m12_couplers_ARLEN(39 downto 32),
      m_axi_arlen(31 downto 24) => tier2_xbar_1_to_m11_couplers_ARLEN(31 downto 24),
      m_axi_arlen(23 downto 16) => tier2_xbar_1_to_m10_couplers_ARLEN(23 downto 16),
      m_axi_arlen(15 downto 8) => tier2_xbar_1_to_m09_couplers_ARLEN(15 downto 8),
      m_axi_arlen(7 downto 0) => tier2_xbar_1_to_m08_couplers_ARLEN(7 downto 0),
      m_axi_arlock(7) => tier2_xbar_1_to_m15_couplers_ARLOCK(7),
      m_axi_arlock(6) => tier2_xbar_1_to_m14_couplers_ARLOCK(6),
      m_axi_arlock(5) => tier2_xbar_1_to_m13_couplers_ARLOCK(5),
      m_axi_arlock(4) => tier2_xbar_1_to_m12_couplers_ARLOCK(4),
      m_axi_arlock(3) => tier2_xbar_1_to_m11_couplers_ARLOCK(3),
      m_axi_arlock(2) => tier2_xbar_1_to_m10_couplers_ARLOCK(2),
      m_axi_arlock(1) => tier2_xbar_1_to_m09_couplers_ARLOCK(1),
      m_axi_arlock(0) => tier2_xbar_1_to_m08_couplers_ARLOCK(0),
      m_axi_arprot(23 downto 21) => tier2_xbar_1_to_m15_couplers_ARPROT(23 downto 21),
      m_axi_arprot(20 downto 18) => tier2_xbar_1_to_m14_couplers_ARPROT(20 downto 18),
      m_axi_arprot(17 downto 15) => tier2_xbar_1_to_m13_couplers_ARPROT(17 downto 15),
      m_axi_arprot(14 downto 12) => tier2_xbar_1_to_m12_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 9) => tier2_xbar_1_to_m11_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => tier2_xbar_1_to_m10_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => tier2_xbar_1_to_m09_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => tier2_xbar_1_to_m08_couplers_ARPROT(2 downto 0),
      m_axi_arqos(31 downto 28) => tier2_xbar_1_to_m15_couplers_ARQOS(31 downto 28),
      m_axi_arqos(27 downto 24) => tier2_xbar_1_to_m14_couplers_ARQOS(27 downto 24),
      m_axi_arqos(23 downto 20) => tier2_xbar_1_to_m13_couplers_ARQOS(23 downto 20),
      m_axi_arqos(19 downto 16) => tier2_xbar_1_to_m12_couplers_ARQOS(19 downto 16),
      m_axi_arqos(15 downto 12) => tier2_xbar_1_to_m11_couplers_ARQOS(15 downto 12),
      m_axi_arqos(11 downto 8) => tier2_xbar_1_to_m10_couplers_ARQOS(11 downto 8),
      m_axi_arqos(7 downto 4) => tier2_xbar_1_to_m09_couplers_ARQOS(7 downto 4),
      m_axi_arqos(3 downto 0) => tier2_xbar_1_to_m08_couplers_ARQOS(3 downto 0),
      m_axi_arready(7) => tier2_xbar_1_to_m15_couplers_ARREADY,
      m_axi_arready(6) => tier2_xbar_1_to_m14_couplers_ARREADY,
      m_axi_arready(5) => tier2_xbar_1_to_m13_couplers_ARREADY,
      m_axi_arready(4) => tier2_xbar_1_to_m12_couplers_ARREADY,
      m_axi_arready(3) => tier2_xbar_1_to_m11_couplers_ARREADY,
      m_axi_arready(2) => tier2_xbar_1_to_m10_couplers_ARREADY,
      m_axi_arready(1) => tier2_xbar_1_to_m09_couplers_ARREADY,
      m_axi_arready(0) => tier2_xbar_1_to_m08_couplers_ARREADY,
      m_axi_arregion(31 downto 28) => tier2_xbar_1_to_m15_couplers_ARREGION(31 downto 28),
      m_axi_arregion(27 downto 24) => tier2_xbar_1_to_m14_couplers_ARREGION(27 downto 24),
      m_axi_arregion(23 downto 20) => tier2_xbar_1_to_m13_couplers_ARREGION(23 downto 20),
      m_axi_arregion(19 downto 16) => tier2_xbar_1_to_m12_couplers_ARREGION(19 downto 16),
      m_axi_arregion(15 downto 12) => tier2_xbar_1_to_m11_couplers_ARREGION(15 downto 12),
      m_axi_arregion(11 downto 8) => tier2_xbar_1_to_m10_couplers_ARREGION(11 downto 8),
      m_axi_arregion(7 downto 4) => tier2_xbar_1_to_m09_couplers_ARREGION(7 downto 4),
      m_axi_arregion(3 downto 0) => tier2_xbar_1_to_m08_couplers_ARREGION(3 downto 0),
      m_axi_arsize(23 downto 21) => tier2_xbar_1_to_m15_couplers_ARSIZE(23 downto 21),
      m_axi_arsize(20 downto 18) => tier2_xbar_1_to_m14_couplers_ARSIZE(20 downto 18),
      m_axi_arsize(17 downto 15) => tier2_xbar_1_to_m13_couplers_ARSIZE(17 downto 15),
      m_axi_arsize(14 downto 12) => tier2_xbar_1_to_m12_couplers_ARSIZE(14 downto 12),
      m_axi_arsize(11 downto 9) => tier2_xbar_1_to_m11_couplers_ARSIZE(11 downto 9),
      m_axi_arsize(8 downto 6) => tier2_xbar_1_to_m10_couplers_ARSIZE(8 downto 6),
      m_axi_arsize(5 downto 3) => tier2_xbar_1_to_m09_couplers_ARSIZE(5 downto 3),
      m_axi_arsize(2 downto 0) => tier2_xbar_1_to_m08_couplers_ARSIZE(2 downto 0),
      m_axi_aruser(127 downto 96) => NLW_tier2_xbar_1_m_axi_aruser_UNCONNECTED(127 downto 96),
      m_axi_aruser(95 downto 80) => tier2_xbar_1_to_m13_couplers_ARUSER(95 downto 80),
      m_axi_aruser(79 downto 64) => tier2_xbar_1_to_m12_couplers_ARUSER(79 downto 64),
      m_axi_aruser(63 downto 48) => NLW_tier2_xbar_1_m_axi_aruser_UNCONNECTED(63 downto 48),
      m_axi_aruser(47 downto 32) => tier2_xbar_1_to_m10_couplers_ARUSER(47 downto 32),
      m_axi_aruser(31 downto 0) => NLW_tier2_xbar_1_m_axi_aruser_UNCONNECTED(31 downto 0),
      m_axi_arvalid(7) => tier2_xbar_1_to_m15_couplers_ARVALID(7),
      m_axi_arvalid(6) => tier2_xbar_1_to_m14_couplers_ARVALID(6),
      m_axi_arvalid(5) => tier2_xbar_1_to_m13_couplers_ARVALID(5),
      m_axi_arvalid(4) => tier2_xbar_1_to_m12_couplers_ARVALID(4),
      m_axi_arvalid(3) => tier2_xbar_1_to_m11_couplers_ARVALID(3),
      m_axi_arvalid(2) => tier2_xbar_1_to_m10_couplers_ARVALID(2),
      m_axi_arvalid(1) => tier2_xbar_1_to_m09_couplers_ARVALID(1),
      m_axi_arvalid(0) => tier2_xbar_1_to_m08_couplers_ARVALID(0),
      m_axi_awaddr(319 downto 280) => tier2_xbar_1_to_m15_couplers_AWADDR(319 downto 280),
      m_axi_awaddr(279 downto 240) => tier2_xbar_1_to_m14_couplers_AWADDR(279 downto 240),
      m_axi_awaddr(239 downto 200) => tier2_xbar_1_to_m13_couplers_AWADDR(239 downto 200),
      m_axi_awaddr(199 downto 160) => tier2_xbar_1_to_m12_couplers_AWADDR(199 downto 160),
      m_axi_awaddr(159 downto 120) => tier2_xbar_1_to_m11_couplers_AWADDR(159 downto 120),
      m_axi_awaddr(119 downto 80) => tier2_xbar_1_to_m10_couplers_AWADDR(119 downto 80),
      m_axi_awaddr(79 downto 40) => tier2_xbar_1_to_m09_couplers_AWADDR(79 downto 40),
      m_axi_awaddr(39 downto 0) => tier2_xbar_1_to_m08_couplers_AWADDR(39 downto 0),
      m_axi_awburst(15 downto 14) => tier2_xbar_1_to_m15_couplers_AWBURST(15 downto 14),
      m_axi_awburst(13 downto 12) => tier2_xbar_1_to_m14_couplers_AWBURST(13 downto 12),
      m_axi_awburst(11 downto 10) => tier2_xbar_1_to_m13_couplers_AWBURST(11 downto 10),
      m_axi_awburst(9 downto 8) => tier2_xbar_1_to_m12_couplers_AWBURST(9 downto 8),
      m_axi_awburst(7 downto 6) => tier2_xbar_1_to_m11_couplers_AWBURST(7 downto 6),
      m_axi_awburst(5 downto 4) => tier2_xbar_1_to_m10_couplers_AWBURST(5 downto 4),
      m_axi_awburst(3 downto 2) => tier2_xbar_1_to_m09_couplers_AWBURST(3 downto 2),
      m_axi_awburst(1 downto 0) => tier2_xbar_1_to_m08_couplers_AWBURST(1 downto 0),
      m_axi_awcache(31 downto 28) => tier2_xbar_1_to_m15_couplers_AWCACHE(31 downto 28),
      m_axi_awcache(27 downto 24) => tier2_xbar_1_to_m14_couplers_AWCACHE(27 downto 24),
      m_axi_awcache(23 downto 20) => tier2_xbar_1_to_m13_couplers_AWCACHE(23 downto 20),
      m_axi_awcache(19 downto 16) => tier2_xbar_1_to_m12_couplers_AWCACHE(19 downto 16),
      m_axi_awcache(15 downto 12) => tier2_xbar_1_to_m11_couplers_AWCACHE(15 downto 12),
      m_axi_awcache(11 downto 8) => tier2_xbar_1_to_m10_couplers_AWCACHE(11 downto 8),
      m_axi_awcache(7 downto 4) => tier2_xbar_1_to_m09_couplers_AWCACHE(7 downto 4),
      m_axi_awcache(3 downto 0) => tier2_xbar_1_to_m08_couplers_AWCACHE(3 downto 0),
      m_axi_awlen(63 downto 56) => tier2_xbar_1_to_m15_couplers_AWLEN(63 downto 56),
      m_axi_awlen(55 downto 48) => tier2_xbar_1_to_m14_couplers_AWLEN(55 downto 48),
      m_axi_awlen(47 downto 40) => tier2_xbar_1_to_m13_couplers_AWLEN(47 downto 40),
      m_axi_awlen(39 downto 32) => tier2_xbar_1_to_m12_couplers_AWLEN(39 downto 32),
      m_axi_awlen(31 downto 24) => tier2_xbar_1_to_m11_couplers_AWLEN(31 downto 24),
      m_axi_awlen(23 downto 16) => tier2_xbar_1_to_m10_couplers_AWLEN(23 downto 16),
      m_axi_awlen(15 downto 8) => tier2_xbar_1_to_m09_couplers_AWLEN(15 downto 8),
      m_axi_awlen(7 downto 0) => tier2_xbar_1_to_m08_couplers_AWLEN(7 downto 0),
      m_axi_awlock(7) => tier2_xbar_1_to_m15_couplers_AWLOCK(7),
      m_axi_awlock(6) => tier2_xbar_1_to_m14_couplers_AWLOCK(6),
      m_axi_awlock(5) => tier2_xbar_1_to_m13_couplers_AWLOCK(5),
      m_axi_awlock(4) => tier2_xbar_1_to_m12_couplers_AWLOCK(4),
      m_axi_awlock(3) => tier2_xbar_1_to_m11_couplers_AWLOCK(3),
      m_axi_awlock(2) => tier2_xbar_1_to_m10_couplers_AWLOCK(2),
      m_axi_awlock(1) => tier2_xbar_1_to_m09_couplers_AWLOCK(1),
      m_axi_awlock(0) => tier2_xbar_1_to_m08_couplers_AWLOCK(0),
      m_axi_awprot(23 downto 21) => tier2_xbar_1_to_m15_couplers_AWPROT(23 downto 21),
      m_axi_awprot(20 downto 18) => tier2_xbar_1_to_m14_couplers_AWPROT(20 downto 18),
      m_axi_awprot(17 downto 15) => tier2_xbar_1_to_m13_couplers_AWPROT(17 downto 15),
      m_axi_awprot(14 downto 12) => tier2_xbar_1_to_m12_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 9) => tier2_xbar_1_to_m11_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => tier2_xbar_1_to_m10_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => tier2_xbar_1_to_m09_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => tier2_xbar_1_to_m08_couplers_AWPROT(2 downto 0),
      m_axi_awqos(31 downto 28) => tier2_xbar_1_to_m15_couplers_AWQOS(31 downto 28),
      m_axi_awqos(27 downto 24) => tier2_xbar_1_to_m14_couplers_AWQOS(27 downto 24),
      m_axi_awqos(23 downto 20) => tier2_xbar_1_to_m13_couplers_AWQOS(23 downto 20),
      m_axi_awqos(19 downto 16) => tier2_xbar_1_to_m12_couplers_AWQOS(19 downto 16),
      m_axi_awqos(15 downto 12) => tier2_xbar_1_to_m11_couplers_AWQOS(15 downto 12),
      m_axi_awqos(11 downto 8) => tier2_xbar_1_to_m10_couplers_AWQOS(11 downto 8),
      m_axi_awqos(7 downto 4) => tier2_xbar_1_to_m09_couplers_AWQOS(7 downto 4),
      m_axi_awqos(3 downto 0) => tier2_xbar_1_to_m08_couplers_AWQOS(3 downto 0),
      m_axi_awready(7) => tier2_xbar_1_to_m15_couplers_AWREADY,
      m_axi_awready(6) => tier2_xbar_1_to_m14_couplers_AWREADY,
      m_axi_awready(5) => tier2_xbar_1_to_m13_couplers_AWREADY,
      m_axi_awready(4) => tier2_xbar_1_to_m12_couplers_AWREADY,
      m_axi_awready(3) => tier2_xbar_1_to_m11_couplers_AWREADY,
      m_axi_awready(2) => tier2_xbar_1_to_m10_couplers_AWREADY,
      m_axi_awready(1) => tier2_xbar_1_to_m09_couplers_AWREADY,
      m_axi_awready(0) => tier2_xbar_1_to_m08_couplers_AWREADY,
      m_axi_awregion(31 downto 28) => tier2_xbar_1_to_m15_couplers_AWREGION(31 downto 28),
      m_axi_awregion(27 downto 24) => tier2_xbar_1_to_m14_couplers_AWREGION(27 downto 24),
      m_axi_awregion(23 downto 20) => tier2_xbar_1_to_m13_couplers_AWREGION(23 downto 20),
      m_axi_awregion(19 downto 16) => tier2_xbar_1_to_m12_couplers_AWREGION(19 downto 16),
      m_axi_awregion(15 downto 12) => tier2_xbar_1_to_m11_couplers_AWREGION(15 downto 12),
      m_axi_awregion(11 downto 8) => tier2_xbar_1_to_m10_couplers_AWREGION(11 downto 8),
      m_axi_awregion(7 downto 4) => tier2_xbar_1_to_m09_couplers_AWREGION(7 downto 4),
      m_axi_awregion(3 downto 0) => tier2_xbar_1_to_m08_couplers_AWREGION(3 downto 0),
      m_axi_awsize(23 downto 21) => tier2_xbar_1_to_m15_couplers_AWSIZE(23 downto 21),
      m_axi_awsize(20 downto 18) => tier2_xbar_1_to_m14_couplers_AWSIZE(20 downto 18),
      m_axi_awsize(17 downto 15) => tier2_xbar_1_to_m13_couplers_AWSIZE(17 downto 15),
      m_axi_awsize(14 downto 12) => tier2_xbar_1_to_m12_couplers_AWSIZE(14 downto 12),
      m_axi_awsize(11 downto 9) => tier2_xbar_1_to_m11_couplers_AWSIZE(11 downto 9),
      m_axi_awsize(8 downto 6) => tier2_xbar_1_to_m10_couplers_AWSIZE(8 downto 6),
      m_axi_awsize(5 downto 3) => tier2_xbar_1_to_m09_couplers_AWSIZE(5 downto 3),
      m_axi_awsize(2 downto 0) => tier2_xbar_1_to_m08_couplers_AWSIZE(2 downto 0),
      m_axi_awuser(127 downto 96) => NLW_tier2_xbar_1_m_axi_awuser_UNCONNECTED(127 downto 96),
      m_axi_awuser(95 downto 80) => tier2_xbar_1_to_m13_couplers_AWUSER(95 downto 80),
      m_axi_awuser(79 downto 64) => tier2_xbar_1_to_m12_couplers_AWUSER(79 downto 64),
      m_axi_awuser(63 downto 48) => NLW_tier2_xbar_1_m_axi_awuser_UNCONNECTED(63 downto 48),
      m_axi_awuser(47 downto 32) => tier2_xbar_1_to_m10_couplers_AWUSER(47 downto 32),
      m_axi_awuser(31 downto 0) => NLW_tier2_xbar_1_m_axi_awuser_UNCONNECTED(31 downto 0),
      m_axi_awvalid(7) => tier2_xbar_1_to_m15_couplers_AWVALID(7),
      m_axi_awvalid(6) => tier2_xbar_1_to_m14_couplers_AWVALID(6),
      m_axi_awvalid(5) => tier2_xbar_1_to_m13_couplers_AWVALID(5),
      m_axi_awvalid(4) => tier2_xbar_1_to_m12_couplers_AWVALID(4),
      m_axi_awvalid(3) => tier2_xbar_1_to_m11_couplers_AWVALID(3),
      m_axi_awvalid(2) => tier2_xbar_1_to_m10_couplers_AWVALID(2),
      m_axi_awvalid(1) => tier2_xbar_1_to_m09_couplers_AWVALID(1),
      m_axi_awvalid(0) => tier2_xbar_1_to_m08_couplers_AWVALID(0),
      m_axi_bready(7) => tier2_xbar_1_to_m15_couplers_BREADY(7),
      m_axi_bready(6) => tier2_xbar_1_to_m14_couplers_BREADY(6),
      m_axi_bready(5) => tier2_xbar_1_to_m13_couplers_BREADY(5),
      m_axi_bready(4) => tier2_xbar_1_to_m12_couplers_BREADY(4),
      m_axi_bready(3) => tier2_xbar_1_to_m11_couplers_BREADY(3),
      m_axi_bready(2) => tier2_xbar_1_to_m10_couplers_BREADY(2),
      m_axi_bready(1) => tier2_xbar_1_to_m09_couplers_BREADY(1),
      m_axi_bready(0) => tier2_xbar_1_to_m08_couplers_BREADY(0),
      m_axi_bresp(15 downto 14) => tier2_xbar_1_to_m15_couplers_BRESP(1 downto 0),
      m_axi_bresp(13 downto 12) => tier2_xbar_1_to_m14_couplers_BRESP(1 downto 0),
      m_axi_bresp(11) => tier2_xbar_1_to_m13_couplers_BRESP,
      m_axi_bresp(10) => tier2_xbar_1_to_m13_couplers_BRESP,
      m_axi_bresp(9) => tier2_xbar_1_to_m12_couplers_BRESP,
      m_axi_bresp(8) => tier2_xbar_1_to_m12_couplers_BRESP,
      m_axi_bresp(7 downto 6) => tier2_xbar_1_to_m11_couplers_BRESP(1 downto 0),
      m_axi_bresp(5) => tier2_xbar_1_to_m10_couplers_BRESP,
      m_axi_bresp(4) => tier2_xbar_1_to_m10_couplers_BRESP,
      m_axi_bresp(3 downto 2) => tier2_xbar_1_to_m09_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => tier2_xbar_1_to_m08_couplers_BRESP(1 downto 0),
      m_axi_bvalid(7) => tier2_xbar_1_to_m15_couplers_BVALID,
      m_axi_bvalid(6) => tier2_xbar_1_to_m14_couplers_BVALID,
      m_axi_bvalid(5) => tier2_xbar_1_to_m13_couplers_BVALID,
      m_axi_bvalid(4) => tier2_xbar_1_to_m12_couplers_BVALID,
      m_axi_bvalid(3) => tier2_xbar_1_to_m11_couplers_BVALID,
      m_axi_bvalid(2) => tier2_xbar_1_to_m10_couplers_BVALID,
      m_axi_bvalid(1) => tier2_xbar_1_to_m09_couplers_BVALID,
      m_axi_bvalid(0) => tier2_xbar_1_to_m08_couplers_BVALID,
      m_axi_rdata(1023 downto 896) => tier2_xbar_1_to_m15_couplers_RDATA(127 downto 0),
      m_axi_rdata(895 downto 768) => tier2_xbar_1_to_m14_couplers_RDATA(127 downto 0),
      m_axi_rdata(767) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(766) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(765) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(764) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(763) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(762) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(761) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(760) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(759) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(758) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(757) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(756) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(755) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(754) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(753) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(752) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(751) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(750) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(749) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(748) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(747) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(746) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(745) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(744) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(743) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(742) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(741) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(740) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(739) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(738) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(737) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(736) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(735) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(734) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(733) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(732) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(731) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(730) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(729) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(728) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(727) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(726) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(725) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(724) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(723) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(722) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(721) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(720) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(719) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(718) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(717) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(716) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(715) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(714) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(713) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(712) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(711) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(710) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(709) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(708) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(707) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(706) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(705) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(704) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(703) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(702) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(701) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(700) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(699) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(698) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(697) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(696) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(695) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(694) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(693) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(692) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(691) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(690) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(689) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(688) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(687) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(686) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(685) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(684) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(683) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(682) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(681) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(680) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(679) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(678) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(677) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(676) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(675) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(674) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(673) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(672) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(671) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(670) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(669) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(668) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(667) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(666) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(665) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(664) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(663) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(662) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(661) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(660) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(659) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(658) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(657) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(656) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(655) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(654) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(653) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(652) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(651) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(650) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(649) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(648) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(647) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(646) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(645) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(644) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(643) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(642) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(641) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(640) => tier2_xbar_1_to_m13_couplers_RDATA,
      m_axi_rdata(639) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(638) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(637) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(636) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(635) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(634) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(633) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(632) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(631) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(630) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(629) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(628) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(627) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(626) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(625) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(624) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(623) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(622) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(621) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(620) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(619) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(618) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(617) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(616) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(615) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(614) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(613) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(612) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(611) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(610) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(609) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(608) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(607) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(606) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(605) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(604) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(603) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(602) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(601) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(600) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(599) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(598) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(597) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(596) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(595) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(594) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(593) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(592) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(591) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(590) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(589) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(588) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(587) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(586) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(585) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(584) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(583) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(582) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(581) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(580) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(579) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(578) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(577) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(576) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(575) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(574) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(573) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(572) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(571) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(570) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(569) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(568) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(567) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(566) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(565) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(564) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(563) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(562) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(561) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(560) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(559) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(558) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(557) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(556) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(555) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(554) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(553) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(552) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(551) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(550) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(549) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(548) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(547) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(546) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(545) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(544) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(543) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(542) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(541) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(540) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(539) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(538) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(537) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(536) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(535) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(534) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(533) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(532) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(531) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(530) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(529) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(528) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(527) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(526) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(525) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(524) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(523) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(522) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(521) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(520) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(519) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(518) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(517) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(516) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(515) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(514) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(513) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(512) => tier2_xbar_1_to_m12_couplers_RDATA,
      m_axi_rdata(511 downto 384) => tier2_xbar_1_to_m11_couplers_RDATA(127 downto 0),
      m_axi_rdata(383) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(382) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(381) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(380) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(379) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(378) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(377) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(376) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(375) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(374) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(373) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(372) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(371) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(370) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(369) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(368) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(367) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(366) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(365) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(364) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(363) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(362) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(361) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(360) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(359) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(358) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(357) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(356) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(355) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(354) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(353) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(352) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(351) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(350) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(349) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(348) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(347) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(346) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(345) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(344) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(343) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(342) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(341) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(340) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(339) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(338) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(337) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(336) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(335) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(334) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(333) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(332) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(331) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(330) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(329) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(328) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(327) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(326) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(325) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(324) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(323) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(322) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(321) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(320) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(319) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(318) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(317) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(316) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(315) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(314) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(313) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(312) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(311) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(310) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(309) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(308) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(307) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(306) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(305) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(304) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(303) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(302) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(301) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(300) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(299) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(298) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(297) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(296) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(295) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(294) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(293) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(292) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(291) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(290) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(289) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(288) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(287) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(286) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(285) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(284) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(283) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(282) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(281) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(280) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(279) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(278) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(277) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(276) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(275) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(274) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(273) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(272) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(271) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(270) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(269) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(268) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(267) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(266) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(265) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(264) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(263) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(262) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(261) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(260) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(259) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(258) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(257) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(256) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(255 downto 128) => tier2_xbar_1_to_m09_couplers_RDATA(127 downto 0),
      m_axi_rdata(127 downto 0) => tier2_xbar_1_to_m08_couplers_RDATA(127 downto 0),
      m_axi_rlast(7) => tier2_xbar_1_to_m15_couplers_RLAST,
      m_axi_rlast(6) => tier2_xbar_1_to_m14_couplers_RLAST,
      m_axi_rlast(5) => tier2_xbar_1_to_m13_couplers_RLAST,
      m_axi_rlast(4) => tier2_xbar_1_to_m12_couplers_RLAST,
      m_axi_rlast(3) => tier2_xbar_1_to_m11_couplers_RLAST,
      m_axi_rlast(2) => tier2_xbar_1_to_m10_couplers_RLAST,
      m_axi_rlast(1) => tier2_xbar_1_to_m09_couplers_RLAST,
      m_axi_rlast(0) => tier2_xbar_1_to_m08_couplers_RLAST,
      m_axi_rready(7) => tier2_xbar_1_to_m15_couplers_RREADY(7),
      m_axi_rready(6) => tier2_xbar_1_to_m14_couplers_RREADY(6),
      m_axi_rready(5) => tier2_xbar_1_to_m13_couplers_RREADY(5),
      m_axi_rready(4) => tier2_xbar_1_to_m12_couplers_RREADY(4),
      m_axi_rready(3) => tier2_xbar_1_to_m11_couplers_RREADY(3),
      m_axi_rready(2) => tier2_xbar_1_to_m10_couplers_RREADY(2),
      m_axi_rready(1) => tier2_xbar_1_to_m09_couplers_RREADY(1),
      m_axi_rready(0) => tier2_xbar_1_to_m08_couplers_RREADY(0),
      m_axi_rresp(15 downto 14) => tier2_xbar_1_to_m15_couplers_RRESP(1 downto 0),
      m_axi_rresp(13 downto 12) => tier2_xbar_1_to_m14_couplers_RRESP(1 downto 0),
      m_axi_rresp(11) => tier2_xbar_1_to_m13_couplers_RRESP,
      m_axi_rresp(10) => tier2_xbar_1_to_m13_couplers_RRESP,
      m_axi_rresp(9) => tier2_xbar_1_to_m12_couplers_RRESP,
      m_axi_rresp(8) => tier2_xbar_1_to_m12_couplers_RRESP,
      m_axi_rresp(7 downto 6) => tier2_xbar_1_to_m11_couplers_RRESP(1 downto 0),
      m_axi_rresp(5) => tier2_xbar_1_to_m10_couplers_RRESP,
      m_axi_rresp(4) => tier2_xbar_1_to_m10_couplers_RRESP,
      m_axi_rresp(3 downto 2) => tier2_xbar_1_to_m09_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => tier2_xbar_1_to_m08_couplers_RRESP(1 downto 0),
      m_axi_rvalid(7) => tier2_xbar_1_to_m15_couplers_RVALID,
      m_axi_rvalid(6) => tier2_xbar_1_to_m14_couplers_RVALID,
      m_axi_rvalid(5) => tier2_xbar_1_to_m13_couplers_RVALID,
      m_axi_rvalid(4) => tier2_xbar_1_to_m12_couplers_RVALID,
      m_axi_rvalid(3) => tier2_xbar_1_to_m11_couplers_RVALID,
      m_axi_rvalid(2) => tier2_xbar_1_to_m10_couplers_RVALID,
      m_axi_rvalid(1) => tier2_xbar_1_to_m09_couplers_RVALID,
      m_axi_rvalid(0) => tier2_xbar_1_to_m08_couplers_RVALID,
      m_axi_wdata(1023 downto 896) => tier2_xbar_1_to_m15_couplers_WDATA(1023 downto 896),
      m_axi_wdata(895 downto 768) => tier2_xbar_1_to_m14_couplers_WDATA(895 downto 768),
      m_axi_wdata(767 downto 640) => tier2_xbar_1_to_m13_couplers_WDATA(767 downto 640),
      m_axi_wdata(639 downto 512) => tier2_xbar_1_to_m12_couplers_WDATA(639 downto 512),
      m_axi_wdata(511 downto 384) => tier2_xbar_1_to_m11_couplers_WDATA(511 downto 384),
      m_axi_wdata(383 downto 256) => tier2_xbar_1_to_m10_couplers_WDATA(383 downto 256),
      m_axi_wdata(255 downto 128) => tier2_xbar_1_to_m09_couplers_WDATA(255 downto 128),
      m_axi_wdata(127 downto 0) => tier2_xbar_1_to_m08_couplers_WDATA(127 downto 0),
      m_axi_wlast(7) => tier2_xbar_1_to_m15_couplers_WLAST(7),
      m_axi_wlast(6) => tier2_xbar_1_to_m14_couplers_WLAST(6),
      m_axi_wlast(5) => tier2_xbar_1_to_m13_couplers_WLAST(5),
      m_axi_wlast(4) => tier2_xbar_1_to_m12_couplers_WLAST(4),
      m_axi_wlast(3) => tier2_xbar_1_to_m11_couplers_WLAST(3),
      m_axi_wlast(2) => tier2_xbar_1_to_m10_couplers_WLAST(2),
      m_axi_wlast(1) => tier2_xbar_1_to_m09_couplers_WLAST(1),
      m_axi_wlast(0) => tier2_xbar_1_to_m08_couplers_WLAST(0),
      m_axi_wready(7) => tier2_xbar_1_to_m15_couplers_WREADY,
      m_axi_wready(6) => tier2_xbar_1_to_m14_couplers_WREADY,
      m_axi_wready(5) => tier2_xbar_1_to_m13_couplers_WREADY,
      m_axi_wready(4) => tier2_xbar_1_to_m12_couplers_WREADY,
      m_axi_wready(3) => tier2_xbar_1_to_m11_couplers_WREADY,
      m_axi_wready(2) => tier2_xbar_1_to_m10_couplers_WREADY,
      m_axi_wready(1) => tier2_xbar_1_to_m09_couplers_WREADY,
      m_axi_wready(0) => tier2_xbar_1_to_m08_couplers_WREADY,
      m_axi_wstrb(127 downto 112) => tier2_xbar_1_to_m15_couplers_WSTRB(127 downto 112),
      m_axi_wstrb(111 downto 96) => tier2_xbar_1_to_m14_couplers_WSTRB(111 downto 96),
      m_axi_wstrb(95 downto 80) => tier2_xbar_1_to_m13_couplers_WSTRB(95 downto 80),
      m_axi_wstrb(79 downto 64) => tier2_xbar_1_to_m12_couplers_WSTRB(79 downto 64),
      m_axi_wstrb(63 downto 48) => tier2_xbar_1_to_m11_couplers_WSTRB(63 downto 48),
      m_axi_wstrb(47 downto 32) => tier2_xbar_1_to_m10_couplers_WSTRB(47 downto 32),
      m_axi_wstrb(31 downto 16) => tier2_xbar_1_to_m09_couplers_WSTRB(31 downto 16),
      m_axi_wstrb(15 downto 0) => tier2_xbar_1_to_m08_couplers_WSTRB(15 downto 0),
      m_axi_wvalid(7) => tier2_xbar_1_to_m15_couplers_WVALID(7),
      m_axi_wvalid(6) => tier2_xbar_1_to_m14_couplers_WVALID(6),
      m_axi_wvalid(5) => tier2_xbar_1_to_m13_couplers_WVALID(5),
      m_axi_wvalid(4) => tier2_xbar_1_to_m12_couplers_WVALID(4),
      m_axi_wvalid(3) => tier2_xbar_1_to_m11_couplers_WVALID(3),
      m_axi_wvalid(2) => tier2_xbar_1_to_m10_couplers_WVALID(2),
      m_axi_wvalid(1) => tier2_xbar_1_to_m09_couplers_WVALID(1),
      m_axi_wvalid(0) => tier2_xbar_1_to_m08_couplers_WVALID(0),
      s_axi_araddr(39 downto 0) => i01_couplers_to_tier2_xbar_1_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => i01_couplers_to_tier2_xbar_1_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => i01_couplers_to_tier2_xbar_1_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => i01_couplers_to_tier2_xbar_1_ARLEN(7 downto 0),
      s_axi_arlock(0) => i01_couplers_to_tier2_xbar_1_ARLOCK(0),
      s_axi_arprot(2 downto 0) => i01_couplers_to_tier2_xbar_1_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => i01_couplers_to_tier2_xbar_1_ARQOS(3 downto 0),
      s_axi_arready(0) => i01_couplers_to_tier2_xbar_1_ARREADY(0),
      s_axi_arsize(2 downto 0) => i01_couplers_to_tier2_xbar_1_ARSIZE(2 downto 0),
      s_axi_aruser(15 downto 0) => i01_couplers_to_tier2_xbar_1_ARUSER(15 downto 0),
      s_axi_arvalid(0) => i01_couplers_to_tier2_xbar_1_ARVALID(0),
      s_axi_awaddr(39 downto 0) => i01_couplers_to_tier2_xbar_1_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => i01_couplers_to_tier2_xbar_1_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => i01_couplers_to_tier2_xbar_1_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => i01_couplers_to_tier2_xbar_1_AWLEN(7 downto 0),
      s_axi_awlock(0) => i01_couplers_to_tier2_xbar_1_AWLOCK(0),
      s_axi_awprot(2 downto 0) => i01_couplers_to_tier2_xbar_1_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => i01_couplers_to_tier2_xbar_1_AWQOS(3 downto 0),
      s_axi_awready(0) => i01_couplers_to_tier2_xbar_1_AWREADY(0),
      s_axi_awsize(2 downto 0) => i01_couplers_to_tier2_xbar_1_AWSIZE(2 downto 0),
      s_axi_awuser(15 downto 0) => i01_couplers_to_tier2_xbar_1_AWUSER(15 downto 0),
      s_axi_awvalid(0) => i01_couplers_to_tier2_xbar_1_AWVALID(0),
      s_axi_bready(0) => i01_couplers_to_tier2_xbar_1_BREADY(0),
      s_axi_bresp(1 downto 0) => i01_couplers_to_tier2_xbar_1_BRESP(1 downto 0),
      s_axi_bvalid(0) => i01_couplers_to_tier2_xbar_1_BVALID(0),
      s_axi_rdata(127 downto 0) => i01_couplers_to_tier2_xbar_1_RDATA(127 downto 0),
      s_axi_rlast(0) => i01_couplers_to_tier2_xbar_1_RLAST(0),
      s_axi_rready(0) => i01_couplers_to_tier2_xbar_1_RREADY(0),
      s_axi_rresp(1 downto 0) => i01_couplers_to_tier2_xbar_1_RRESP(1 downto 0),
      s_axi_rvalid(0) => i01_couplers_to_tier2_xbar_1_RVALID(0),
      s_axi_wdata(127 downto 0) => i01_couplers_to_tier2_xbar_1_WDATA(127 downto 0),
      s_axi_wlast(0) => i01_couplers_to_tier2_xbar_1_WLAST(0),
      s_axi_wready(0) => i01_couplers_to_tier2_xbar_1_WREADY(0),
      s_axi_wstrb(15 downto 0) => i01_couplers_to_tier2_xbar_1_WSTRB(15 downto 0),
      s_axi_wvalid(0) => i01_couplers_to_tier2_xbar_1_WVALID(0)
    );
tier2_xbar_2: component design_1_tier2_xbar_2_0
     port map (
      aclk => axi_interconnect_2_ACLK_net,
      aresetn => axi_interconnect_2_ARESETN_net,
      m_axi_araddr(319 downto 280) => tier2_xbar_2_to_m23_couplers_ARADDR(319 downto 280),
      m_axi_araddr(279 downto 240) => tier2_xbar_2_to_m22_couplers_ARADDR(279 downto 240),
      m_axi_araddr(239 downto 200) => tier2_xbar_2_to_m21_couplers_ARADDR(239 downto 200),
      m_axi_araddr(199 downto 160) => tier2_xbar_2_to_m20_couplers_ARADDR(199 downto 160),
      m_axi_araddr(159 downto 120) => tier2_xbar_2_to_m19_couplers_ARADDR(159 downto 120),
      m_axi_araddr(119 downto 80) => tier2_xbar_2_to_m18_couplers_ARADDR(119 downto 80),
      m_axi_araddr(79 downto 40) => tier2_xbar_2_to_m17_couplers_ARADDR(79 downto 40),
      m_axi_araddr(39 downto 0) => tier2_xbar_2_to_m16_couplers_ARADDR(39 downto 0),
      m_axi_arburst(15 downto 14) => tier2_xbar_2_to_m23_couplers_ARBURST(15 downto 14),
      m_axi_arburst(13 downto 12) => tier2_xbar_2_to_m22_couplers_ARBURST(13 downto 12),
      m_axi_arburst(11 downto 10) => tier2_xbar_2_to_m21_couplers_ARBURST(11 downto 10),
      m_axi_arburst(9 downto 8) => tier2_xbar_2_to_m20_couplers_ARBURST(9 downto 8),
      m_axi_arburst(7 downto 6) => tier2_xbar_2_to_m19_couplers_ARBURST(7 downto 6),
      m_axi_arburst(5 downto 4) => tier2_xbar_2_to_m18_couplers_ARBURST(5 downto 4),
      m_axi_arburst(3 downto 2) => tier2_xbar_2_to_m17_couplers_ARBURST(3 downto 2),
      m_axi_arburst(1 downto 0) => tier2_xbar_2_to_m16_couplers_ARBURST(1 downto 0),
      m_axi_arcache(31 downto 28) => tier2_xbar_2_to_m23_couplers_ARCACHE(31 downto 28),
      m_axi_arcache(27 downto 24) => tier2_xbar_2_to_m22_couplers_ARCACHE(27 downto 24),
      m_axi_arcache(23 downto 20) => tier2_xbar_2_to_m21_couplers_ARCACHE(23 downto 20),
      m_axi_arcache(19 downto 16) => tier2_xbar_2_to_m20_couplers_ARCACHE(19 downto 16),
      m_axi_arcache(15 downto 12) => tier2_xbar_2_to_m19_couplers_ARCACHE(15 downto 12),
      m_axi_arcache(11 downto 8) => tier2_xbar_2_to_m18_couplers_ARCACHE(11 downto 8),
      m_axi_arcache(7 downto 4) => tier2_xbar_2_to_m17_couplers_ARCACHE(7 downto 4),
      m_axi_arcache(3 downto 0) => tier2_xbar_2_to_m16_couplers_ARCACHE(3 downto 0),
      m_axi_arlen(63 downto 56) => tier2_xbar_2_to_m23_couplers_ARLEN(63 downto 56),
      m_axi_arlen(55 downto 48) => tier2_xbar_2_to_m22_couplers_ARLEN(55 downto 48),
      m_axi_arlen(47 downto 40) => tier2_xbar_2_to_m21_couplers_ARLEN(47 downto 40),
      m_axi_arlen(39 downto 32) => tier2_xbar_2_to_m20_couplers_ARLEN(39 downto 32),
      m_axi_arlen(31 downto 24) => tier2_xbar_2_to_m19_couplers_ARLEN(31 downto 24),
      m_axi_arlen(23 downto 16) => tier2_xbar_2_to_m18_couplers_ARLEN(23 downto 16),
      m_axi_arlen(15 downto 8) => tier2_xbar_2_to_m17_couplers_ARLEN(15 downto 8),
      m_axi_arlen(7 downto 0) => tier2_xbar_2_to_m16_couplers_ARLEN(7 downto 0),
      m_axi_arlock(7) => tier2_xbar_2_to_m23_couplers_ARLOCK(7),
      m_axi_arlock(6) => tier2_xbar_2_to_m22_couplers_ARLOCK(6),
      m_axi_arlock(5) => tier2_xbar_2_to_m21_couplers_ARLOCK(5),
      m_axi_arlock(4) => tier2_xbar_2_to_m20_couplers_ARLOCK(4),
      m_axi_arlock(3) => tier2_xbar_2_to_m19_couplers_ARLOCK(3),
      m_axi_arlock(2) => tier2_xbar_2_to_m18_couplers_ARLOCK(2),
      m_axi_arlock(1) => tier2_xbar_2_to_m17_couplers_ARLOCK(1),
      m_axi_arlock(0) => tier2_xbar_2_to_m16_couplers_ARLOCK(0),
      m_axi_arprot(23 downto 21) => tier2_xbar_2_to_m23_couplers_ARPROT(23 downto 21),
      m_axi_arprot(20 downto 18) => tier2_xbar_2_to_m22_couplers_ARPROT(20 downto 18),
      m_axi_arprot(17 downto 15) => tier2_xbar_2_to_m21_couplers_ARPROT(17 downto 15),
      m_axi_arprot(14 downto 12) => tier2_xbar_2_to_m20_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 9) => tier2_xbar_2_to_m19_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => tier2_xbar_2_to_m18_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => tier2_xbar_2_to_m17_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => tier2_xbar_2_to_m16_couplers_ARPROT(2 downto 0),
      m_axi_arqos(31 downto 28) => tier2_xbar_2_to_m23_couplers_ARQOS(31 downto 28),
      m_axi_arqos(27 downto 24) => tier2_xbar_2_to_m22_couplers_ARQOS(27 downto 24),
      m_axi_arqos(23 downto 20) => tier2_xbar_2_to_m21_couplers_ARQOS(23 downto 20),
      m_axi_arqos(19 downto 16) => tier2_xbar_2_to_m20_couplers_ARQOS(19 downto 16),
      m_axi_arqos(15 downto 12) => tier2_xbar_2_to_m19_couplers_ARQOS(15 downto 12),
      m_axi_arqos(11 downto 8) => tier2_xbar_2_to_m18_couplers_ARQOS(11 downto 8),
      m_axi_arqos(7 downto 4) => tier2_xbar_2_to_m17_couplers_ARQOS(7 downto 4),
      m_axi_arqos(3 downto 0) => tier2_xbar_2_to_m16_couplers_ARQOS(3 downto 0),
      m_axi_arready(7) => tier2_xbar_2_to_m23_couplers_ARREADY,
      m_axi_arready(6) => tier2_xbar_2_to_m22_couplers_ARREADY,
      m_axi_arready(5) => tier2_xbar_2_to_m21_couplers_ARREADY,
      m_axi_arready(4) => tier2_xbar_2_to_m20_couplers_ARREADY,
      m_axi_arready(3) => tier2_xbar_2_to_m19_couplers_ARREADY,
      m_axi_arready(2) => tier2_xbar_2_to_m18_couplers_ARREADY,
      m_axi_arready(1) => tier2_xbar_2_to_m17_couplers_ARREADY,
      m_axi_arready(0) => tier2_xbar_2_to_m16_couplers_ARREADY,
      m_axi_arregion(31 downto 28) => tier2_xbar_2_to_m23_couplers_ARREGION(31 downto 28),
      m_axi_arregion(27 downto 24) => tier2_xbar_2_to_m22_couplers_ARREGION(27 downto 24),
      m_axi_arregion(23 downto 20) => tier2_xbar_2_to_m21_couplers_ARREGION(23 downto 20),
      m_axi_arregion(19 downto 16) => tier2_xbar_2_to_m20_couplers_ARREGION(19 downto 16),
      m_axi_arregion(15 downto 12) => tier2_xbar_2_to_m19_couplers_ARREGION(15 downto 12),
      m_axi_arregion(11 downto 8) => tier2_xbar_2_to_m18_couplers_ARREGION(11 downto 8),
      m_axi_arregion(7 downto 4) => tier2_xbar_2_to_m17_couplers_ARREGION(7 downto 4),
      m_axi_arregion(3 downto 0) => tier2_xbar_2_to_m16_couplers_ARREGION(3 downto 0),
      m_axi_arsize(23 downto 21) => tier2_xbar_2_to_m23_couplers_ARSIZE(23 downto 21),
      m_axi_arsize(20 downto 18) => tier2_xbar_2_to_m22_couplers_ARSIZE(20 downto 18),
      m_axi_arsize(17 downto 15) => tier2_xbar_2_to_m21_couplers_ARSIZE(17 downto 15),
      m_axi_arsize(14 downto 12) => tier2_xbar_2_to_m20_couplers_ARSIZE(14 downto 12),
      m_axi_arsize(11 downto 9) => tier2_xbar_2_to_m19_couplers_ARSIZE(11 downto 9),
      m_axi_arsize(8 downto 6) => tier2_xbar_2_to_m18_couplers_ARSIZE(8 downto 6),
      m_axi_arsize(5 downto 3) => tier2_xbar_2_to_m17_couplers_ARSIZE(5 downto 3),
      m_axi_arsize(2 downto 0) => tier2_xbar_2_to_m16_couplers_ARSIZE(2 downto 0),
      m_axi_aruser(127 downto 112) => tier2_xbar_2_to_m23_couplers_ARUSER(127 downto 112),
      m_axi_aruser(111 downto 96) => tier2_xbar_2_to_m22_couplers_ARUSER(111 downto 96),
      m_axi_aruser(95 downto 80) => tier2_xbar_2_to_m21_couplers_ARUSER(95 downto 80),
      m_axi_aruser(79 downto 0) => NLW_tier2_xbar_2_m_axi_aruser_UNCONNECTED(79 downto 0),
      m_axi_arvalid(7) => tier2_xbar_2_to_m23_couplers_ARVALID(7),
      m_axi_arvalid(6) => tier2_xbar_2_to_m22_couplers_ARVALID(6),
      m_axi_arvalid(5) => tier2_xbar_2_to_m21_couplers_ARVALID(5),
      m_axi_arvalid(4) => tier2_xbar_2_to_m20_couplers_ARVALID(4),
      m_axi_arvalid(3) => tier2_xbar_2_to_m19_couplers_ARVALID(3),
      m_axi_arvalid(2) => tier2_xbar_2_to_m18_couplers_ARVALID(2),
      m_axi_arvalid(1) => tier2_xbar_2_to_m17_couplers_ARVALID(1),
      m_axi_arvalid(0) => tier2_xbar_2_to_m16_couplers_ARVALID(0),
      m_axi_awaddr(319 downto 280) => tier2_xbar_2_to_m23_couplers_AWADDR(319 downto 280),
      m_axi_awaddr(279 downto 240) => tier2_xbar_2_to_m22_couplers_AWADDR(279 downto 240),
      m_axi_awaddr(239 downto 200) => tier2_xbar_2_to_m21_couplers_AWADDR(239 downto 200),
      m_axi_awaddr(199 downto 160) => tier2_xbar_2_to_m20_couplers_AWADDR(199 downto 160),
      m_axi_awaddr(159 downto 120) => tier2_xbar_2_to_m19_couplers_AWADDR(159 downto 120),
      m_axi_awaddr(119 downto 80) => tier2_xbar_2_to_m18_couplers_AWADDR(119 downto 80),
      m_axi_awaddr(79 downto 40) => tier2_xbar_2_to_m17_couplers_AWADDR(79 downto 40),
      m_axi_awaddr(39 downto 0) => tier2_xbar_2_to_m16_couplers_AWADDR(39 downto 0),
      m_axi_awburst(15 downto 14) => tier2_xbar_2_to_m23_couplers_AWBURST(15 downto 14),
      m_axi_awburst(13 downto 12) => tier2_xbar_2_to_m22_couplers_AWBURST(13 downto 12),
      m_axi_awburst(11 downto 10) => tier2_xbar_2_to_m21_couplers_AWBURST(11 downto 10),
      m_axi_awburst(9 downto 8) => tier2_xbar_2_to_m20_couplers_AWBURST(9 downto 8),
      m_axi_awburst(7 downto 6) => tier2_xbar_2_to_m19_couplers_AWBURST(7 downto 6),
      m_axi_awburst(5 downto 4) => tier2_xbar_2_to_m18_couplers_AWBURST(5 downto 4),
      m_axi_awburst(3 downto 2) => tier2_xbar_2_to_m17_couplers_AWBURST(3 downto 2),
      m_axi_awburst(1 downto 0) => tier2_xbar_2_to_m16_couplers_AWBURST(1 downto 0),
      m_axi_awcache(31 downto 28) => tier2_xbar_2_to_m23_couplers_AWCACHE(31 downto 28),
      m_axi_awcache(27 downto 24) => tier2_xbar_2_to_m22_couplers_AWCACHE(27 downto 24),
      m_axi_awcache(23 downto 20) => tier2_xbar_2_to_m21_couplers_AWCACHE(23 downto 20),
      m_axi_awcache(19 downto 16) => tier2_xbar_2_to_m20_couplers_AWCACHE(19 downto 16),
      m_axi_awcache(15 downto 12) => tier2_xbar_2_to_m19_couplers_AWCACHE(15 downto 12),
      m_axi_awcache(11 downto 8) => tier2_xbar_2_to_m18_couplers_AWCACHE(11 downto 8),
      m_axi_awcache(7 downto 4) => tier2_xbar_2_to_m17_couplers_AWCACHE(7 downto 4),
      m_axi_awcache(3 downto 0) => tier2_xbar_2_to_m16_couplers_AWCACHE(3 downto 0),
      m_axi_awlen(63 downto 56) => tier2_xbar_2_to_m23_couplers_AWLEN(63 downto 56),
      m_axi_awlen(55 downto 48) => tier2_xbar_2_to_m22_couplers_AWLEN(55 downto 48),
      m_axi_awlen(47 downto 40) => tier2_xbar_2_to_m21_couplers_AWLEN(47 downto 40),
      m_axi_awlen(39 downto 32) => tier2_xbar_2_to_m20_couplers_AWLEN(39 downto 32),
      m_axi_awlen(31 downto 24) => tier2_xbar_2_to_m19_couplers_AWLEN(31 downto 24),
      m_axi_awlen(23 downto 16) => tier2_xbar_2_to_m18_couplers_AWLEN(23 downto 16),
      m_axi_awlen(15 downto 8) => tier2_xbar_2_to_m17_couplers_AWLEN(15 downto 8),
      m_axi_awlen(7 downto 0) => tier2_xbar_2_to_m16_couplers_AWLEN(7 downto 0),
      m_axi_awlock(7) => tier2_xbar_2_to_m23_couplers_AWLOCK(7),
      m_axi_awlock(6) => tier2_xbar_2_to_m22_couplers_AWLOCK(6),
      m_axi_awlock(5) => tier2_xbar_2_to_m21_couplers_AWLOCK(5),
      m_axi_awlock(4) => tier2_xbar_2_to_m20_couplers_AWLOCK(4),
      m_axi_awlock(3) => tier2_xbar_2_to_m19_couplers_AWLOCK(3),
      m_axi_awlock(2) => tier2_xbar_2_to_m18_couplers_AWLOCK(2),
      m_axi_awlock(1) => tier2_xbar_2_to_m17_couplers_AWLOCK(1),
      m_axi_awlock(0) => tier2_xbar_2_to_m16_couplers_AWLOCK(0),
      m_axi_awprot(23 downto 21) => tier2_xbar_2_to_m23_couplers_AWPROT(23 downto 21),
      m_axi_awprot(20 downto 18) => tier2_xbar_2_to_m22_couplers_AWPROT(20 downto 18),
      m_axi_awprot(17 downto 15) => tier2_xbar_2_to_m21_couplers_AWPROT(17 downto 15),
      m_axi_awprot(14 downto 12) => tier2_xbar_2_to_m20_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 9) => tier2_xbar_2_to_m19_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => tier2_xbar_2_to_m18_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => tier2_xbar_2_to_m17_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => tier2_xbar_2_to_m16_couplers_AWPROT(2 downto 0),
      m_axi_awqos(31 downto 28) => tier2_xbar_2_to_m23_couplers_AWQOS(31 downto 28),
      m_axi_awqos(27 downto 24) => tier2_xbar_2_to_m22_couplers_AWQOS(27 downto 24),
      m_axi_awqos(23 downto 20) => tier2_xbar_2_to_m21_couplers_AWQOS(23 downto 20),
      m_axi_awqos(19 downto 16) => tier2_xbar_2_to_m20_couplers_AWQOS(19 downto 16),
      m_axi_awqos(15 downto 12) => tier2_xbar_2_to_m19_couplers_AWQOS(15 downto 12),
      m_axi_awqos(11 downto 8) => tier2_xbar_2_to_m18_couplers_AWQOS(11 downto 8),
      m_axi_awqos(7 downto 4) => tier2_xbar_2_to_m17_couplers_AWQOS(7 downto 4),
      m_axi_awqos(3 downto 0) => tier2_xbar_2_to_m16_couplers_AWQOS(3 downto 0),
      m_axi_awready(7) => tier2_xbar_2_to_m23_couplers_AWREADY,
      m_axi_awready(6) => tier2_xbar_2_to_m22_couplers_AWREADY,
      m_axi_awready(5) => tier2_xbar_2_to_m21_couplers_AWREADY,
      m_axi_awready(4) => tier2_xbar_2_to_m20_couplers_AWREADY,
      m_axi_awready(3) => tier2_xbar_2_to_m19_couplers_AWREADY,
      m_axi_awready(2) => tier2_xbar_2_to_m18_couplers_AWREADY,
      m_axi_awready(1) => tier2_xbar_2_to_m17_couplers_AWREADY,
      m_axi_awready(0) => tier2_xbar_2_to_m16_couplers_AWREADY,
      m_axi_awregion(31 downto 28) => tier2_xbar_2_to_m23_couplers_AWREGION(31 downto 28),
      m_axi_awregion(27 downto 24) => tier2_xbar_2_to_m22_couplers_AWREGION(27 downto 24),
      m_axi_awregion(23 downto 20) => tier2_xbar_2_to_m21_couplers_AWREGION(23 downto 20),
      m_axi_awregion(19 downto 16) => tier2_xbar_2_to_m20_couplers_AWREGION(19 downto 16),
      m_axi_awregion(15 downto 12) => tier2_xbar_2_to_m19_couplers_AWREGION(15 downto 12),
      m_axi_awregion(11 downto 8) => tier2_xbar_2_to_m18_couplers_AWREGION(11 downto 8),
      m_axi_awregion(7 downto 4) => tier2_xbar_2_to_m17_couplers_AWREGION(7 downto 4),
      m_axi_awregion(3 downto 0) => tier2_xbar_2_to_m16_couplers_AWREGION(3 downto 0),
      m_axi_awsize(23 downto 21) => tier2_xbar_2_to_m23_couplers_AWSIZE(23 downto 21),
      m_axi_awsize(20 downto 18) => tier2_xbar_2_to_m22_couplers_AWSIZE(20 downto 18),
      m_axi_awsize(17 downto 15) => tier2_xbar_2_to_m21_couplers_AWSIZE(17 downto 15),
      m_axi_awsize(14 downto 12) => tier2_xbar_2_to_m20_couplers_AWSIZE(14 downto 12),
      m_axi_awsize(11 downto 9) => tier2_xbar_2_to_m19_couplers_AWSIZE(11 downto 9),
      m_axi_awsize(8 downto 6) => tier2_xbar_2_to_m18_couplers_AWSIZE(8 downto 6),
      m_axi_awsize(5 downto 3) => tier2_xbar_2_to_m17_couplers_AWSIZE(5 downto 3),
      m_axi_awsize(2 downto 0) => tier2_xbar_2_to_m16_couplers_AWSIZE(2 downto 0),
      m_axi_awuser(127 downto 112) => tier2_xbar_2_to_m23_couplers_AWUSER(127 downto 112),
      m_axi_awuser(111 downto 96) => tier2_xbar_2_to_m22_couplers_AWUSER(111 downto 96),
      m_axi_awuser(95 downto 80) => tier2_xbar_2_to_m21_couplers_AWUSER(95 downto 80),
      m_axi_awuser(79 downto 0) => NLW_tier2_xbar_2_m_axi_awuser_UNCONNECTED(79 downto 0),
      m_axi_awvalid(7) => tier2_xbar_2_to_m23_couplers_AWVALID(7),
      m_axi_awvalid(6) => tier2_xbar_2_to_m22_couplers_AWVALID(6),
      m_axi_awvalid(5) => tier2_xbar_2_to_m21_couplers_AWVALID(5),
      m_axi_awvalid(4) => tier2_xbar_2_to_m20_couplers_AWVALID(4),
      m_axi_awvalid(3) => tier2_xbar_2_to_m19_couplers_AWVALID(3),
      m_axi_awvalid(2) => tier2_xbar_2_to_m18_couplers_AWVALID(2),
      m_axi_awvalid(1) => tier2_xbar_2_to_m17_couplers_AWVALID(1),
      m_axi_awvalid(0) => tier2_xbar_2_to_m16_couplers_AWVALID(0),
      m_axi_bready(7) => tier2_xbar_2_to_m23_couplers_BREADY(7),
      m_axi_bready(6) => tier2_xbar_2_to_m22_couplers_BREADY(6),
      m_axi_bready(5) => tier2_xbar_2_to_m21_couplers_BREADY(5),
      m_axi_bready(4) => tier2_xbar_2_to_m20_couplers_BREADY(4),
      m_axi_bready(3) => tier2_xbar_2_to_m19_couplers_BREADY(3),
      m_axi_bready(2) => tier2_xbar_2_to_m18_couplers_BREADY(2),
      m_axi_bready(1) => tier2_xbar_2_to_m17_couplers_BREADY(1),
      m_axi_bready(0) => tier2_xbar_2_to_m16_couplers_BREADY(0),
      m_axi_bresp(15) => tier2_xbar_2_to_m23_couplers_BRESP,
      m_axi_bresp(14) => tier2_xbar_2_to_m23_couplers_BRESP,
      m_axi_bresp(13) => tier2_xbar_2_to_m22_couplers_BRESP,
      m_axi_bresp(12) => tier2_xbar_2_to_m22_couplers_BRESP,
      m_axi_bresp(11) => tier2_xbar_2_to_m21_couplers_BRESP,
      m_axi_bresp(10) => tier2_xbar_2_to_m21_couplers_BRESP,
      m_axi_bresp(9 downto 8) => tier2_xbar_2_to_m20_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => tier2_xbar_2_to_m19_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => tier2_xbar_2_to_m18_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => tier2_xbar_2_to_m17_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => tier2_xbar_2_to_m16_couplers_BRESP(1 downto 0),
      m_axi_bvalid(7) => tier2_xbar_2_to_m23_couplers_BVALID,
      m_axi_bvalid(6) => tier2_xbar_2_to_m22_couplers_BVALID,
      m_axi_bvalid(5) => tier2_xbar_2_to_m21_couplers_BVALID,
      m_axi_bvalid(4) => tier2_xbar_2_to_m20_couplers_BVALID,
      m_axi_bvalid(3) => tier2_xbar_2_to_m19_couplers_BVALID,
      m_axi_bvalid(2) => tier2_xbar_2_to_m18_couplers_BVALID,
      m_axi_bvalid(1) => tier2_xbar_2_to_m17_couplers_BVALID,
      m_axi_bvalid(0) => tier2_xbar_2_to_m16_couplers_BVALID,
      m_axi_rdata(1023) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(1022) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(1021) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(1020) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(1019) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(1018) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(1017) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(1016) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(1015) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(1014) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(1013) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(1012) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(1011) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(1010) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(1009) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(1008) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(1007) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(1006) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(1005) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(1004) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(1003) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(1002) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(1001) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(1000) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(999) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(998) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(997) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(996) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(995) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(994) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(993) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(992) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(991) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(990) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(989) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(988) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(987) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(986) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(985) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(984) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(983) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(982) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(981) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(980) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(979) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(978) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(977) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(976) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(975) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(974) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(973) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(972) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(971) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(970) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(969) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(968) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(967) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(966) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(965) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(964) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(963) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(962) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(961) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(960) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(959) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(958) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(957) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(956) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(955) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(954) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(953) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(952) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(951) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(950) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(949) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(948) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(947) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(946) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(945) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(944) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(943) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(942) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(941) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(940) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(939) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(938) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(937) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(936) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(935) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(934) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(933) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(932) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(931) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(930) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(929) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(928) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(927) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(926) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(925) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(924) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(923) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(922) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(921) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(920) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(919) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(918) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(917) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(916) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(915) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(914) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(913) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(912) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(911) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(910) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(909) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(908) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(907) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(906) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(905) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(904) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(903) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(902) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(901) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(900) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(899) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(898) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(897) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(896) => tier2_xbar_2_to_m23_couplers_RDATA,
      m_axi_rdata(895) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(894) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(893) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(892) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(891) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(890) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(889) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(888) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(887) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(886) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(885) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(884) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(883) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(882) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(881) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(880) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(879) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(878) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(877) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(876) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(875) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(874) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(873) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(872) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(871) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(870) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(869) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(868) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(867) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(866) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(865) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(864) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(863) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(862) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(861) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(860) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(859) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(858) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(857) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(856) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(855) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(854) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(853) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(852) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(851) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(850) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(849) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(848) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(847) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(846) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(845) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(844) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(843) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(842) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(841) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(840) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(839) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(838) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(837) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(836) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(835) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(834) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(833) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(832) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(831) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(830) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(829) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(828) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(827) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(826) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(825) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(824) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(823) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(822) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(821) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(820) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(819) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(818) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(817) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(816) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(815) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(814) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(813) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(812) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(811) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(810) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(809) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(808) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(807) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(806) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(805) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(804) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(803) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(802) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(801) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(800) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(799) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(798) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(797) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(796) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(795) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(794) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(793) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(792) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(791) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(790) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(789) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(788) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(787) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(786) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(785) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(784) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(783) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(782) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(781) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(780) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(779) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(778) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(777) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(776) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(775) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(774) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(773) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(772) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(771) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(770) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(769) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(768) => tier2_xbar_2_to_m22_couplers_RDATA,
      m_axi_rdata(767) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(766) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(765) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(764) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(763) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(762) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(761) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(760) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(759) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(758) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(757) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(756) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(755) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(754) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(753) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(752) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(751) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(750) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(749) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(748) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(747) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(746) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(745) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(744) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(743) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(742) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(741) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(740) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(739) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(738) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(737) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(736) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(735) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(734) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(733) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(732) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(731) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(730) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(729) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(728) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(727) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(726) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(725) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(724) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(723) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(722) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(721) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(720) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(719) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(718) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(717) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(716) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(715) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(714) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(713) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(712) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(711) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(710) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(709) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(708) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(707) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(706) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(705) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(704) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(703) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(702) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(701) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(700) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(699) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(698) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(697) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(696) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(695) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(694) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(693) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(692) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(691) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(690) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(689) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(688) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(687) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(686) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(685) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(684) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(683) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(682) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(681) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(680) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(679) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(678) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(677) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(676) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(675) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(674) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(673) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(672) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(671) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(670) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(669) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(668) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(667) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(666) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(665) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(664) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(663) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(662) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(661) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(660) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(659) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(658) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(657) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(656) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(655) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(654) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(653) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(652) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(651) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(650) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(649) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(648) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(647) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(646) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(645) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(644) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(643) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(642) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(641) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(640) => tier2_xbar_2_to_m21_couplers_RDATA,
      m_axi_rdata(639 downto 512) => tier2_xbar_2_to_m20_couplers_RDATA(127 downto 0),
      m_axi_rdata(511 downto 384) => tier2_xbar_2_to_m19_couplers_RDATA(127 downto 0),
      m_axi_rdata(383 downto 256) => tier2_xbar_2_to_m18_couplers_RDATA(127 downto 0),
      m_axi_rdata(255 downto 128) => tier2_xbar_2_to_m17_couplers_RDATA(127 downto 0),
      m_axi_rdata(127 downto 0) => tier2_xbar_2_to_m16_couplers_RDATA(127 downto 0),
      m_axi_rlast(7) => tier2_xbar_2_to_m23_couplers_RLAST,
      m_axi_rlast(6) => tier2_xbar_2_to_m22_couplers_RLAST,
      m_axi_rlast(5) => tier2_xbar_2_to_m21_couplers_RLAST,
      m_axi_rlast(4) => tier2_xbar_2_to_m20_couplers_RLAST,
      m_axi_rlast(3) => tier2_xbar_2_to_m19_couplers_RLAST,
      m_axi_rlast(2) => tier2_xbar_2_to_m18_couplers_RLAST,
      m_axi_rlast(1) => tier2_xbar_2_to_m17_couplers_RLAST,
      m_axi_rlast(0) => tier2_xbar_2_to_m16_couplers_RLAST,
      m_axi_rready(7) => tier2_xbar_2_to_m23_couplers_RREADY(7),
      m_axi_rready(6) => tier2_xbar_2_to_m22_couplers_RREADY(6),
      m_axi_rready(5) => tier2_xbar_2_to_m21_couplers_RREADY(5),
      m_axi_rready(4) => tier2_xbar_2_to_m20_couplers_RREADY(4),
      m_axi_rready(3) => tier2_xbar_2_to_m19_couplers_RREADY(3),
      m_axi_rready(2) => tier2_xbar_2_to_m18_couplers_RREADY(2),
      m_axi_rready(1) => tier2_xbar_2_to_m17_couplers_RREADY(1),
      m_axi_rready(0) => tier2_xbar_2_to_m16_couplers_RREADY(0),
      m_axi_rresp(15) => tier2_xbar_2_to_m23_couplers_RRESP,
      m_axi_rresp(14) => tier2_xbar_2_to_m23_couplers_RRESP,
      m_axi_rresp(13) => tier2_xbar_2_to_m22_couplers_RRESP,
      m_axi_rresp(12) => tier2_xbar_2_to_m22_couplers_RRESP,
      m_axi_rresp(11) => tier2_xbar_2_to_m21_couplers_RRESP,
      m_axi_rresp(10) => tier2_xbar_2_to_m21_couplers_RRESP,
      m_axi_rresp(9 downto 8) => tier2_xbar_2_to_m20_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => tier2_xbar_2_to_m19_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => tier2_xbar_2_to_m18_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => tier2_xbar_2_to_m17_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => tier2_xbar_2_to_m16_couplers_RRESP(1 downto 0),
      m_axi_rvalid(7) => tier2_xbar_2_to_m23_couplers_RVALID,
      m_axi_rvalid(6) => tier2_xbar_2_to_m22_couplers_RVALID,
      m_axi_rvalid(5) => tier2_xbar_2_to_m21_couplers_RVALID,
      m_axi_rvalid(4) => tier2_xbar_2_to_m20_couplers_RVALID,
      m_axi_rvalid(3) => tier2_xbar_2_to_m19_couplers_RVALID,
      m_axi_rvalid(2) => tier2_xbar_2_to_m18_couplers_RVALID,
      m_axi_rvalid(1) => tier2_xbar_2_to_m17_couplers_RVALID,
      m_axi_rvalid(0) => tier2_xbar_2_to_m16_couplers_RVALID,
      m_axi_wdata(1023 downto 896) => tier2_xbar_2_to_m23_couplers_WDATA(1023 downto 896),
      m_axi_wdata(895 downto 768) => tier2_xbar_2_to_m22_couplers_WDATA(895 downto 768),
      m_axi_wdata(767 downto 640) => tier2_xbar_2_to_m21_couplers_WDATA(767 downto 640),
      m_axi_wdata(639 downto 512) => tier2_xbar_2_to_m20_couplers_WDATA(639 downto 512),
      m_axi_wdata(511 downto 384) => tier2_xbar_2_to_m19_couplers_WDATA(511 downto 384),
      m_axi_wdata(383 downto 256) => tier2_xbar_2_to_m18_couplers_WDATA(383 downto 256),
      m_axi_wdata(255 downto 128) => tier2_xbar_2_to_m17_couplers_WDATA(255 downto 128),
      m_axi_wdata(127 downto 0) => tier2_xbar_2_to_m16_couplers_WDATA(127 downto 0),
      m_axi_wlast(7) => tier2_xbar_2_to_m23_couplers_WLAST(7),
      m_axi_wlast(6) => tier2_xbar_2_to_m22_couplers_WLAST(6),
      m_axi_wlast(5) => tier2_xbar_2_to_m21_couplers_WLAST(5),
      m_axi_wlast(4) => tier2_xbar_2_to_m20_couplers_WLAST(4),
      m_axi_wlast(3) => tier2_xbar_2_to_m19_couplers_WLAST(3),
      m_axi_wlast(2) => tier2_xbar_2_to_m18_couplers_WLAST(2),
      m_axi_wlast(1) => tier2_xbar_2_to_m17_couplers_WLAST(1),
      m_axi_wlast(0) => tier2_xbar_2_to_m16_couplers_WLAST(0),
      m_axi_wready(7) => tier2_xbar_2_to_m23_couplers_WREADY,
      m_axi_wready(6) => tier2_xbar_2_to_m22_couplers_WREADY,
      m_axi_wready(5) => tier2_xbar_2_to_m21_couplers_WREADY,
      m_axi_wready(4) => tier2_xbar_2_to_m20_couplers_WREADY,
      m_axi_wready(3) => tier2_xbar_2_to_m19_couplers_WREADY,
      m_axi_wready(2) => tier2_xbar_2_to_m18_couplers_WREADY,
      m_axi_wready(1) => tier2_xbar_2_to_m17_couplers_WREADY,
      m_axi_wready(0) => tier2_xbar_2_to_m16_couplers_WREADY,
      m_axi_wstrb(127 downto 112) => tier2_xbar_2_to_m23_couplers_WSTRB(127 downto 112),
      m_axi_wstrb(111 downto 96) => tier2_xbar_2_to_m22_couplers_WSTRB(111 downto 96),
      m_axi_wstrb(95 downto 80) => tier2_xbar_2_to_m21_couplers_WSTRB(95 downto 80),
      m_axi_wstrb(79 downto 64) => tier2_xbar_2_to_m20_couplers_WSTRB(79 downto 64),
      m_axi_wstrb(63 downto 48) => tier2_xbar_2_to_m19_couplers_WSTRB(63 downto 48),
      m_axi_wstrb(47 downto 32) => tier2_xbar_2_to_m18_couplers_WSTRB(47 downto 32),
      m_axi_wstrb(31 downto 16) => tier2_xbar_2_to_m17_couplers_WSTRB(31 downto 16),
      m_axi_wstrb(15 downto 0) => tier2_xbar_2_to_m16_couplers_WSTRB(15 downto 0),
      m_axi_wvalid(7) => tier2_xbar_2_to_m23_couplers_WVALID(7),
      m_axi_wvalid(6) => tier2_xbar_2_to_m22_couplers_WVALID(6),
      m_axi_wvalid(5) => tier2_xbar_2_to_m21_couplers_WVALID(5),
      m_axi_wvalid(4) => tier2_xbar_2_to_m20_couplers_WVALID(4),
      m_axi_wvalid(3) => tier2_xbar_2_to_m19_couplers_WVALID(3),
      m_axi_wvalid(2) => tier2_xbar_2_to_m18_couplers_WVALID(2),
      m_axi_wvalid(1) => tier2_xbar_2_to_m17_couplers_WVALID(1),
      m_axi_wvalid(0) => tier2_xbar_2_to_m16_couplers_WVALID(0),
      s_axi_araddr(39 downto 0) => i02_couplers_to_tier2_xbar_2_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => i02_couplers_to_tier2_xbar_2_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => i02_couplers_to_tier2_xbar_2_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => i02_couplers_to_tier2_xbar_2_ARLEN(7 downto 0),
      s_axi_arlock(0) => i02_couplers_to_tier2_xbar_2_ARLOCK(0),
      s_axi_arprot(2 downto 0) => i02_couplers_to_tier2_xbar_2_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => i02_couplers_to_tier2_xbar_2_ARQOS(3 downto 0),
      s_axi_arready(0) => i02_couplers_to_tier2_xbar_2_ARREADY(0),
      s_axi_arsize(2 downto 0) => i02_couplers_to_tier2_xbar_2_ARSIZE(2 downto 0),
      s_axi_aruser(15 downto 0) => i02_couplers_to_tier2_xbar_2_ARUSER(15 downto 0),
      s_axi_arvalid(0) => i02_couplers_to_tier2_xbar_2_ARVALID(0),
      s_axi_awaddr(39 downto 0) => i02_couplers_to_tier2_xbar_2_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => i02_couplers_to_tier2_xbar_2_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => i02_couplers_to_tier2_xbar_2_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => i02_couplers_to_tier2_xbar_2_AWLEN(7 downto 0),
      s_axi_awlock(0) => i02_couplers_to_tier2_xbar_2_AWLOCK(0),
      s_axi_awprot(2 downto 0) => i02_couplers_to_tier2_xbar_2_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => i02_couplers_to_tier2_xbar_2_AWQOS(3 downto 0),
      s_axi_awready(0) => i02_couplers_to_tier2_xbar_2_AWREADY(0),
      s_axi_awsize(2 downto 0) => i02_couplers_to_tier2_xbar_2_AWSIZE(2 downto 0),
      s_axi_awuser(15 downto 0) => i02_couplers_to_tier2_xbar_2_AWUSER(15 downto 0),
      s_axi_awvalid(0) => i02_couplers_to_tier2_xbar_2_AWVALID(0),
      s_axi_bready(0) => i02_couplers_to_tier2_xbar_2_BREADY(0),
      s_axi_bresp(1 downto 0) => i02_couplers_to_tier2_xbar_2_BRESP(1 downto 0),
      s_axi_bvalid(0) => i02_couplers_to_tier2_xbar_2_BVALID(0),
      s_axi_rdata(127 downto 0) => i02_couplers_to_tier2_xbar_2_RDATA(127 downto 0),
      s_axi_rlast(0) => i02_couplers_to_tier2_xbar_2_RLAST(0),
      s_axi_rready(0) => i02_couplers_to_tier2_xbar_2_RREADY(0),
      s_axi_rresp(1 downto 0) => i02_couplers_to_tier2_xbar_2_RRESP(1 downto 0),
      s_axi_rvalid(0) => i02_couplers_to_tier2_xbar_2_RVALID(0),
      s_axi_wdata(127 downto 0) => i02_couplers_to_tier2_xbar_2_WDATA(127 downto 0),
      s_axi_wlast(0) => i02_couplers_to_tier2_xbar_2_WLAST(0),
      s_axi_wready(0) => i02_couplers_to_tier2_xbar_2_WREADY(0),
      s_axi_wstrb(15 downto 0) => i02_couplers_to_tier2_xbar_2_WSTRB(15 downto 0),
      s_axi_wvalid(0) => i02_couplers_to_tier2_xbar_2_WVALID(0)
    );
tier2_xbar_3: component design_1_tier2_xbar_3_0
     port map (
      aclk => axi_interconnect_2_ACLK_net,
      aresetn => axi_interconnect_2_ARESETN_net,
      m_axi_araddr(199 downto 160) => tier2_xbar_3_to_m28_couplers_ARADDR(199 downto 160),
      m_axi_araddr(159 downto 120) => tier2_xbar_3_to_m27_couplers_ARADDR(159 downto 120),
      m_axi_araddr(119 downto 80) => tier2_xbar_3_to_m26_couplers_ARADDR(119 downto 80),
      m_axi_araddr(79 downto 40) => tier2_xbar_3_to_m25_couplers_ARADDR(79 downto 40),
      m_axi_araddr(39 downto 0) => tier2_xbar_3_to_m24_couplers_ARADDR(39 downto 0),
      m_axi_arburst(9 downto 8) => tier2_xbar_3_to_m28_couplers_ARBURST(9 downto 8),
      m_axi_arburst(7 downto 6) => tier2_xbar_3_to_m27_couplers_ARBURST(7 downto 6),
      m_axi_arburst(5 downto 4) => tier2_xbar_3_to_m26_couplers_ARBURST(5 downto 4),
      m_axi_arburst(3 downto 2) => tier2_xbar_3_to_m25_couplers_ARBURST(3 downto 2),
      m_axi_arburst(1 downto 0) => tier2_xbar_3_to_m24_couplers_ARBURST(1 downto 0),
      m_axi_arcache(19 downto 16) => tier2_xbar_3_to_m28_couplers_ARCACHE(19 downto 16),
      m_axi_arcache(15 downto 12) => tier2_xbar_3_to_m27_couplers_ARCACHE(15 downto 12),
      m_axi_arcache(11 downto 8) => tier2_xbar_3_to_m26_couplers_ARCACHE(11 downto 8),
      m_axi_arcache(7 downto 4) => tier2_xbar_3_to_m25_couplers_ARCACHE(7 downto 4),
      m_axi_arcache(3 downto 0) => tier2_xbar_3_to_m24_couplers_ARCACHE(3 downto 0),
      m_axi_arlen(39 downto 32) => tier2_xbar_3_to_m28_couplers_ARLEN(39 downto 32),
      m_axi_arlen(31 downto 24) => tier2_xbar_3_to_m27_couplers_ARLEN(31 downto 24),
      m_axi_arlen(23 downto 16) => tier2_xbar_3_to_m26_couplers_ARLEN(23 downto 16),
      m_axi_arlen(15 downto 8) => tier2_xbar_3_to_m25_couplers_ARLEN(15 downto 8),
      m_axi_arlen(7 downto 0) => tier2_xbar_3_to_m24_couplers_ARLEN(7 downto 0),
      m_axi_arlock(4) => tier2_xbar_3_to_m28_couplers_ARLOCK(4),
      m_axi_arlock(3) => tier2_xbar_3_to_m27_couplers_ARLOCK(3),
      m_axi_arlock(2) => tier2_xbar_3_to_m26_couplers_ARLOCK(2),
      m_axi_arlock(1) => tier2_xbar_3_to_m25_couplers_ARLOCK(1),
      m_axi_arlock(0) => tier2_xbar_3_to_m24_couplers_ARLOCK(0),
      m_axi_arprot(14 downto 12) => tier2_xbar_3_to_m28_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 9) => tier2_xbar_3_to_m27_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => tier2_xbar_3_to_m26_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => tier2_xbar_3_to_m25_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => tier2_xbar_3_to_m24_couplers_ARPROT(2 downto 0),
      m_axi_arqos(19 downto 16) => tier2_xbar_3_to_m28_couplers_ARQOS(19 downto 16),
      m_axi_arqos(15 downto 12) => tier2_xbar_3_to_m27_couplers_ARQOS(15 downto 12),
      m_axi_arqos(11 downto 8) => tier2_xbar_3_to_m26_couplers_ARQOS(11 downto 8),
      m_axi_arqos(7 downto 4) => tier2_xbar_3_to_m25_couplers_ARQOS(7 downto 4),
      m_axi_arqos(3 downto 0) => tier2_xbar_3_to_m24_couplers_ARQOS(3 downto 0),
      m_axi_arready(4) => tier2_xbar_3_to_m28_couplers_ARREADY,
      m_axi_arready(3) => tier2_xbar_3_to_m27_couplers_ARREADY,
      m_axi_arready(2) => tier2_xbar_3_to_m26_couplers_ARREADY,
      m_axi_arready(1) => tier2_xbar_3_to_m25_couplers_ARREADY,
      m_axi_arready(0) => tier2_xbar_3_to_m24_couplers_ARREADY,
      m_axi_arregion(19 downto 16) => tier2_xbar_3_to_m28_couplers_ARREGION(19 downto 16),
      m_axi_arregion(15 downto 12) => tier2_xbar_3_to_m27_couplers_ARREGION(15 downto 12),
      m_axi_arregion(11 downto 8) => tier2_xbar_3_to_m26_couplers_ARREGION(11 downto 8),
      m_axi_arregion(7 downto 4) => tier2_xbar_3_to_m25_couplers_ARREGION(7 downto 4),
      m_axi_arregion(3 downto 0) => tier2_xbar_3_to_m24_couplers_ARREGION(3 downto 0),
      m_axi_arsize(14 downto 12) => tier2_xbar_3_to_m28_couplers_ARSIZE(14 downto 12),
      m_axi_arsize(11 downto 9) => tier2_xbar_3_to_m27_couplers_ARSIZE(11 downto 9),
      m_axi_arsize(8 downto 6) => tier2_xbar_3_to_m26_couplers_ARSIZE(8 downto 6),
      m_axi_arsize(5 downto 3) => tier2_xbar_3_to_m25_couplers_ARSIZE(5 downto 3),
      m_axi_arsize(2 downto 0) => tier2_xbar_3_to_m24_couplers_ARSIZE(2 downto 0),
      m_axi_aruser(79 downto 64) => tier2_xbar_3_to_m28_couplers_ARUSER(79 downto 64),
      m_axi_aruser(63 downto 48) => tier2_xbar_3_to_m27_couplers_ARUSER(63 downto 48),
      m_axi_aruser(47 downto 32) => tier2_xbar_3_to_m26_couplers_ARUSER(47 downto 32),
      m_axi_aruser(31 downto 16) => tier2_xbar_3_to_m25_couplers_ARUSER(31 downto 16),
      m_axi_aruser(15 downto 0) => tier2_xbar_3_to_m24_couplers_ARUSER(15 downto 0),
      m_axi_arvalid(4) => tier2_xbar_3_to_m28_couplers_ARVALID(4),
      m_axi_arvalid(3) => tier2_xbar_3_to_m27_couplers_ARVALID(3),
      m_axi_arvalid(2) => tier2_xbar_3_to_m26_couplers_ARVALID(2),
      m_axi_arvalid(1) => tier2_xbar_3_to_m25_couplers_ARVALID(1),
      m_axi_arvalid(0) => tier2_xbar_3_to_m24_couplers_ARVALID(0),
      m_axi_awaddr(199 downto 160) => tier2_xbar_3_to_m28_couplers_AWADDR(199 downto 160),
      m_axi_awaddr(159 downto 120) => tier2_xbar_3_to_m27_couplers_AWADDR(159 downto 120),
      m_axi_awaddr(119 downto 80) => tier2_xbar_3_to_m26_couplers_AWADDR(119 downto 80),
      m_axi_awaddr(79 downto 40) => tier2_xbar_3_to_m25_couplers_AWADDR(79 downto 40),
      m_axi_awaddr(39 downto 0) => tier2_xbar_3_to_m24_couplers_AWADDR(39 downto 0),
      m_axi_awburst(9 downto 8) => tier2_xbar_3_to_m28_couplers_AWBURST(9 downto 8),
      m_axi_awburst(7 downto 6) => tier2_xbar_3_to_m27_couplers_AWBURST(7 downto 6),
      m_axi_awburst(5 downto 4) => tier2_xbar_3_to_m26_couplers_AWBURST(5 downto 4),
      m_axi_awburst(3 downto 2) => tier2_xbar_3_to_m25_couplers_AWBURST(3 downto 2),
      m_axi_awburst(1 downto 0) => tier2_xbar_3_to_m24_couplers_AWBURST(1 downto 0),
      m_axi_awcache(19 downto 16) => tier2_xbar_3_to_m28_couplers_AWCACHE(19 downto 16),
      m_axi_awcache(15 downto 12) => tier2_xbar_3_to_m27_couplers_AWCACHE(15 downto 12),
      m_axi_awcache(11 downto 8) => tier2_xbar_3_to_m26_couplers_AWCACHE(11 downto 8),
      m_axi_awcache(7 downto 4) => tier2_xbar_3_to_m25_couplers_AWCACHE(7 downto 4),
      m_axi_awcache(3 downto 0) => tier2_xbar_3_to_m24_couplers_AWCACHE(3 downto 0),
      m_axi_awlen(39 downto 32) => tier2_xbar_3_to_m28_couplers_AWLEN(39 downto 32),
      m_axi_awlen(31 downto 24) => tier2_xbar_3_to_m27_couplers_AWLEN(31 downto 24),
      m_axi_awlen(23 downto 16) => tier2_xbar_3_to_m26_couplers_AWLEN(23 downto 16),
      m_axi_awlen(15 downto 8) => tier2_xbar_3_to_m25_couplers_AWLEN(15 downto 8),
      m_axi_awlen(7 downto 0) => tier2_xbar_3_to_m24_couplers_AWLEN(7 downto 0),
      m_axi_awlock(4) => tier2_xbar_3_to_m28_couplers_AWLOCK(4),
      m_axi_awlock(3) => tier2_xbar_3_to_m27_couplers_AWLOCK(3),
      m_axi_awlock(2) => tier2_xbar_3_to_m26_couplers_AWLOCK(2),
      m_axi_awlock(1) => tier2_xbar_3_to_m25_couplers_AWLOCK(1),
      m_axi_awlock(0) => tier2_xbar_3_to_m24_couplers_AWLOCK(0),
      m_axi_awprot(14 downto 12) => tier2_xbar_3_to_m28_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 9) => tier2_xbar_3_to_m27_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => tier2_xbar_3_to_m26_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => tier2_xbar_3_to_m25_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => tier2_xbar_3_to_m24_couplers_AWPROT(2 downto 0),
      m_axi_awqos(19 downto 16) => tier2_xbar_3_to_m28_couplers_AWQOS(19 downto 16),
      m_axi_awqos(15 downto 12) => tier2_xbar_3_to_m27_couplers_AWQOS(15 downto 12),
      m_axi_awqos(11 downto 8) => tier2_xbar_3_to_m26_couplers_AWQOS(11 downto 8),
      m_axi_awqos(7 downto 4) => tier2_xbar_3_to_m25_couplers_AWQOS(7 downto 4),
      m_axi_awqos(3 downto 0) => tier2_xbar_3_to_m24_couplers_AWQOS(3 downto 0),
      m_axi_awready(4) => tier2_xbar_3_to_m28_couplers_AWREADY,
      m_axi_awready(3) => tier2_xbar_3_to_m27_couplers_AWREADY,
      m_axi_awready(2) => tier2_xbar_3_to_m26_couplers_AWREADY,
      m_axi_awready(1) => tier2_xbar_3_to_m25_couplers_AWREADY,
      m_axi_awready(0) => tier2_xbar_3_to_m24_couplers_AWREADY,
      m_axi_awregion(19 downto 16) => tier2_xbar_3_to_m28_couplers_AWREGION(19 downto 16),
      m_axi_awregion(15 downto 12) => tier2_xbar_3_to_m27_couplers_AWREGION(15 downto 12),
      m_axi_awregion(11 downto 8) => tier2_xbar_3_to_m26_couplers_AWREGION(11 downto 8),
      m_axi_awregion(7 downto 4) => tier2_xbar_3_to_m25_couplers_AWREGION(7 downto 4),
      m_axi_awregion(3 downto 0) => tier2_xbar_3_to_m24_couplers_AWREGION(3 downto 0),
      m_axi_awsize(14 downto 12) => tier2_xbar_3_to_m28_couplers_AWSIZE(14 downto 12),
      m_axi_awsize(11 downto 9) => tier2_xbar_3_to_m27_couplers_AWSIZE(11 downto 9),
      m_axi_awsize(8 downto 6) => tier2_xbar_3_to_m26_couplers_AWSIZE(8 downto 6),
      m_axi_awsize(5 downto 3) => tier2_xbar_3_to_m25_couplers_AWSIZE(5 downto 3),
      m_axi_awsize(2 downto 0) => tier2_xbar_3_to_m24_couplers_AWSIZE(2 downto 0),
      m_axi_awuser(79 downto 64) => tier2_xbar_3_to_m28_couplers_AWUSER(79 downto 64),
      m_axi_awuser(63 downto 48) => tier2_xbar_3_to_m27_couplers_AWUSER(63 downto 48),
      m_axi_awuser(47 downto 32) => tier2_xbar_3_to_m26_couplers_AWUSER(47 downto 32),
      m_axi_awuser(31 downto 16) => tier2_xbar_3_to_m25_couplers_AWUSER(31 downto 16),
      m_axi_awuser(15 downto 0) => tier2_xbar_3_to_m24_couplers_AWUSER(15 downto 0),
      m_axi_awvalid(4) => tier2_xbar_3_to_m28_couplers_AWVALID(4),
      m_axi_awvalid(3) => tier2_xbar_3_to_m27_couplers_AWVALID(3),
      m_axi_awvalid(2) => tier2_xbar_3_to_m26_couplers_AWVALID(2),
      m_axi_awvalid(1) => tier2_xbar_3_to_m25_couplers_AWVALID(1),
      m_axi_awvalid(0) => tier2_xbar_3_to_m24_couplers_AWVALID(0),
      m_axi_bready(4) => tier2_xbar_3_to_m28_couplers_BREADY(4),
      m_axi_bready(3) => tier2_xbar_3_to_m27_couplers_BREADY(3),
      m_axi_bready(2) => tier2_xbar_3_to_m26_couplers_BREADY(2),
      m_axi_bready(1) => tier2_xbar_3_to_m25_couplers_BREADY(1),
      m_axi_bready(0) => tier2_xbar_3_to_m24_couplers_BREADY(0),
      m_axi_bresp(9) => tier2_xbar_3_to_m28_couplers_BRESP,
      m_axi_bresp(8) => tier2_xbar_3_to_m28_couplers_BRESP,
      m_axi_bresp(7) => tier2_xbar_3_to_m27_couplers_BRESP,
      m_axi_bresp(6) => tier2_xbar_3_to_m27_couplers_BRESP,
      m_axi_bresp(5) => tier2_xbar_3_to_m26_couplers_BRESP,
      m_axi_bresp(4) => tier2_xbar_3_to_m26_couplers_BRESP,
      m_axi_bresp(3) => tier2_xbar_3_to_m25_couplers_BRESP,
      m_axi_bresp(2) => tier2_xbar_3_to_m25_couplers_BRESP,
      m_axi_bresp(1) => tier2_xbar_3_to_m24_couplers_BRESP,
      m_axi_bresp(0) => tier2_xbar_3_to_m24_couplers_BRESP,
      m_axi_bvalid(4) => tier2_xbar_3_to_m28_couplers_BVALID,
      m_axi_bvalid(3) => tier2_xbar_3_to_m27_couplers_BVALID,
      m_axi_bvalid(2) => tier2_xbar_3_to_m26_couplers_BVALID,
      m_axi_bvalid(1) => tier2_xbar_3_to_m25_couplers_BVALID,
      m_axi_bvalid(0) => tier2_xbar_3_to_m24_couplers_BVALID,
      m_axi_rdata(639) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(638) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(637) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(636) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(635) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(634) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(633) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(632) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(631) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(630) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(629) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(628) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(627) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(626) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(625) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(624) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(623) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(622) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(621) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(620) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(619) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(618) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(617) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(616) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(615) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(614) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(613) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(612) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(611) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(610) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(609) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(608) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(607) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(606) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(605) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(604) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(603) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(602) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(601) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(600) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(599) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(598) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(597) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(596) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(595) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(594) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(593) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(592) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(591) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(590) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(589) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(588) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(587) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(586) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(585) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(584) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(583) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(582) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(581) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(580) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(579) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(578) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(577) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(576) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(575) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(574) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(573) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(572) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(571) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(570) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(569) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(568) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(567) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(566) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(565) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(564) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(563) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(562) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(561) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(560) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(559) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(558) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(557) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(556) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(555) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(554) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(553) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(552) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(551) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(550) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(549) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(548) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(547) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(546) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(545) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(544) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(543) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(542) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(541) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(540) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(539) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(538) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(537) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(536) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(535) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(534) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(533) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(532) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(531) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(530) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(529) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(528) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(527) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(526) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(525) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(524) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(523) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(522) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(521) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(520) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(519) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(518) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(517) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(516) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(515) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(514) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(513) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(512) => tier2_xbar_3_to_m28_couplers_RDATA,
      m_axi_rdata(511) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(510) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(509) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(508) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(507) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(506) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(505) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(504) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(503) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(502) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(501) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(500) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(499) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(498) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(497) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(496) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(495) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(494) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(493) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(492) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(491) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(490) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(489) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(488) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(487) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(486) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(485) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(484) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(483) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(482) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(481) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(480) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(479) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(478) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(477) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(476) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(475) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(474) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(473) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(472) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(471) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(470) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(469) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(468) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(467) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(466) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(465) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(464) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(463) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(462) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(461) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(460) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(459) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(458) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(457) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(456) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(455) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(454) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(453) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(452) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(451) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(450) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(449) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(448) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(447) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(446) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(445) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(444) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(443) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(442) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(441) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(440) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(439) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(438) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(437) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(436) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(435) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(434) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(433) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(432) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(431) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(430) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(429) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(428) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(427) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(426) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(425) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(424) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(423) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(422) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(421) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(420) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(419) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(418) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(417) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(416) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(415) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(414) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(413) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(412) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(411) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(410) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(409) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(408) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(407) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(406) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(405) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(404) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(403) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(402) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(401) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(400) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(399) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(398) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(397) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(396) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(395) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(394) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(393) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(392) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(391) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(390) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(389) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(388) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(387) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(386) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(385) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(384) => tier2_xbar_3_to_m27_couplers_RDATA,
      m_axi_rdata(383) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(382) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(381) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(380) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(379) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(378) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(377) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(376) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(375) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(374) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(373) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(372) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(371) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(370) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(369) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(368) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(367) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(366) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(365) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(364) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(363) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(362) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(361) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(360) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(359) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(358) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(357) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(356) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(355) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(354) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(353) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(352) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(351) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(350) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(349) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(348) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(347) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(346) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(345) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(344) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(343) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(342) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(341) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(340) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(339) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(338) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(337) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(336) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(335) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(334) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(333) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(332) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(331) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(330) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(329) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(328) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(327) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(326) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(325) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(324) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(323) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(322) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(321) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(320) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(319) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(318) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(317) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(316) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(315) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(314) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(313) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(312) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(311) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(310) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(309) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(308) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(307) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(306) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(305) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(304) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(303) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(302) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(301) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(300) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(299) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(298) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(297) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(296) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(295) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(294) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(293) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(292) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(291) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(290) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(289) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(288) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(287) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(286) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(285) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(284) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(283) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(282) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(281) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(280) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(279) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(278) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(277) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(276) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(275) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(274) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(273) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(272) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(271) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(270) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(269) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(268) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(267) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(266) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(265) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(264) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(263) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(262) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(261) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(260) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(259) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(258) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(257) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(256) => tier2_xbar_3_to_m26_couplers_RDATA,
      m_axi_rdata(255) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(254) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(253) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(252) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(251) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(250) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(249) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(248) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(247) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(246) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(245) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(244) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(243) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(242) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(241) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(240) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(239) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(238) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(237) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(236) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(235) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(234) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(233) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(232) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(231) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(230) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(229) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(228) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(227) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(226) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(225) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(224) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(223) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(222) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(221) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(220) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(219) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(218) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(217) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(216) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(215) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(214) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(213) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(212) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(211) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(210) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(209) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(208) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(207) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(206) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(205) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(204) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(203) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(202) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(201) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(200) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(199) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(198) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(197) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(196) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(195) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(194) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(193) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(192) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(191) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(190) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(189) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(188) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(187) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(186) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(185) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(184) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(183) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(182) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(181) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(180) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(179) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(178) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(177) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(176) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(175) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(174) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(173) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(172) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(171) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(170) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(169) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(168) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(167) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(166) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(165) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(164) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(163) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(162) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(161) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(160) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(159) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(158) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(157) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(156) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(155) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(154) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(153) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(152) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(151) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(150) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(149) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(148) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(147) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(146) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(145) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(144) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(143) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(142) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(141) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(140) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(139) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(138) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(137) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(136) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(135) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(134) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(133) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(132) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(131) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(130) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(129) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(128) => tier2_xbar_3_to_m25_couplers_RDATA,
      m_axi_rdata(127) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(126) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(125) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(124) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(123) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(122) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(121) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(120) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(119) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(118) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(117) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(116) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(115) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(114) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(113) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(112) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(111) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(110) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(109) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(108) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(107) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(106) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(105) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(104) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(103) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(102) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(101) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(100) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(99) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(98) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(97) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(96) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(95) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(94) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(93) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(92) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(91) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(90) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(89) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(88) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(87) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(86) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(85) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(84) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(83) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(82) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(81) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(80) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(79) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(78) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(77) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(76) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(75) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(74) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(73) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(72) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(71) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(70) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(69) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(68) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(67) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(66) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(65) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(64) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(63) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(62) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(61) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(60) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(59) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(58) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(57) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(56) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(55) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(54) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(53) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(52) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(51) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(50) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(49) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(48) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(47) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(46) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(45) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(44) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(43) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(42) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(41) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(40) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(39) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(38) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(37) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(36) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(35) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(34) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(33) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(32) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(31) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(30) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(29) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(28) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(27) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(26) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(25) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(24) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(23) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(22) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(21) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(20) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(19) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(18) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(17) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(16) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(15) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(14) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(13) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(12) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(11) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(10) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(9) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(8) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(7) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(6) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(5) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(4) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(3) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(2) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(1) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rdata(0) => tier2_xbar_3_to_m24_couplers_RDATA,
      m_axi_rlast(4) => tier2_xbar_3_to_m28_couplers_RLAST,
      m_axi_rlast(3) => tier2_xbar_3_to_m27_couplers_RLAST,
      m_axi_rlast(2) => tier2_xbar_3_to_m26_couplers_RLAST,
      m_axi_rlast(1) => tier2_xbar_3_to_m25_couplers_RLAST,
      m_axi_rlast(0) => tier2_xbar_3_to_m24_couplers_RLAST,
      m_axi_rready(4) => tier2_xbar_3_to_m28_couplers_RREADY(4),
      m_axi_rready(3) => tier2_xbar_3_to_m27_couplers_RREADY(3),
      m_axi_rready(2) => tier2_xbar_3_to_m26_couplers_RREADY(2),
      m_axi_rready(1) => tier2_xbar_3_to_m25_couplers_RREADY(1),
      m_axi_rready(0) => tier2_xbar_3_to_m24_couplers_RREADY(0),
      m_axi_rresp(9) => tier2_xbar_3_to_m28_couplers_RRESP,
      m_axi_rresp(8) => tier2_xbar_3_to_m28_couplers_RRESP,
      m_axi_rresp(7) => tier2_xbar_3_to_m27_couplers_RRESP,
      m_axi_rresp(6) => tier2_xbar_3_to_m27_couplers_RRESP,
      m_axi_rresp(5) => tier2_xbar_3_to_m26_couplers_RRESP,
      m_axi_rresp(4) => tier2_xbar_3_to_m26_couplers_RRESP,
      m_axi_rresp(3) => tier2_xbar_3_to_m25_couplers_RRESP,
      m_axi_rresp(2) => tier2_xbar_3_to_m25_couplers_RRESP,
      m_axi_rresp(1) => tier2_xbar_3_to_m24_couplers_RRESP,
      m_axi_rresp(0) => tier2_xbar_3_to_m24_couplers_RRESP,
      m_axi_rvalid(4) => tier2_xbar_3_to_m28_couplers_RVALID,
      m_axi_rvalid(3) => tier2_xbar_3_to_m27_couplers_RVALID,
      m_axi_rvalid(2) => tier2_xbar_3_to_m26_couplers_RVALID,
      m_axi_rvalid(1) => tier2_xbar_3_to_m25_couplers_RVALID,
      m_axi_rvalid(0) => tier2_xbar_3_to_m24_couplers_RVALID,
      m_axi_wdata(639 downto 512) => tier2_xbar_3_to_m28_couplers_WDATA(639 downto 512),
      m_axi_wdata(511 downto 384) => tier2_xbar_3_to_m27_couplers_WDATA(511 downto 384),
      m_axi_wdata(383 downto 256) => tier2_xbar_3_to_m26_couplers_WDATA(383 downto 256),
      m_axi_wdata(255 downto 128) => tier2_xbar_3_to_m25_couplers_WDATA(255 downto 128),
      m_axi_wdata(127 downto 0) => tier2_xbar_3_to_m24_couplers_WDATA(127 downto 0),
      m_axi_wlast(4) => tier2_xbar_3_to_m28_couplers_WLAST(4),
      m_axi_wlast(3) => tier2_xbar_3_to_m27_couplers_WLAST(3),
      m_axi_wlast(2) => tier2_xbar_3_to_m26_couplers_WLAST(2),
      m_axi_wlast(1) => tier2_xbar_3_to_m25_couplers_WLAST(1),
      m_axi_wlast(0) => tier2_xbar_3_to_m24_couplers_WLAST(0),
      m_axi_wready(4) => tier2_xbar_3_to_m28_couplers_WREADY,
      m_axi_wready(3) => tier2_xbar_3_to_m27_couplers_WREADY,
      m_axi_wready(2) => tier2_xbar_3_to_m26_couplers_WREADY,
      m_axi_wready(1) => tier2_xbar_3_to_m25_couplers_WREADY,
      m_axi_wready(0) => tier2_xbar_3_to_m24_couplers_WREADY,
      m_axi_wstrb(79 downto 64) => tier2_xbar_3_to_m28_couplers_WSTRB(79 downto 64),
      m_axi_wstrb(63 downto 48) => tier2_xbar_3_to_m27_couplers_WSTRB(63 downto 48),
      m_axi_wstrb(47 downto 32) => tier2_xbar_3_to_m26_couplers_WSTRB(47 downto 32),
      m_axi_wstrb(31 downto 16) => tier2_xbar_3_to_m25_couplers_WSTRB(31 downto 16),
      m_axi_wstrb(15 downto 0) => tier2_xbar_3_to_m24_couplers_WSTRB(15 downto 0),
      m_axi_wvalid(4) => tier2_xbar_3_to_m28_couplers_WVALID(4),
      m_axi_wvalid(3) => tier2_xbar_3_to_m27_couplers_WVALID(3),
      m_axi_wvalid(2) => tier2_xbar_3_to_m26_couplers_WVALID(2),
      m_axi_wvalid(1) => tier2_xbar_3_to_m25_couplers_WVALID(1),
      m_axi_wvalid(0) => tier2_xbar_3_to_m24_couplers_WVALID(0),
      s_axi_araddr(39 downto 0) => i03_couplers_to_tier2_xbar_3_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => i03_couplers_to_tier2_xbar_3_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => i03_couplers_to_tier2_xbar_3_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => i03_couplers_to_tier2_xbar_3_ARLEN(7 downto 0),
      s_axi_arlock(0) => i03_couplers_to_tier2_xbar_3_ARLOCK(0),
      s_axi_arprot(2 downto 0) => i03_couplers_to_tier2_xbar_3_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => i03_couplers_to_tier2_xbar_3_ARQOS(3 downto 0),
      s_axi_arready(0) => i03_couplers_to_tier2_xbar_3_ARREADY(0),
      s_axi_arsize(2 downto 0) => i03_couplers_to_tier2_xbar_3_ARSIZE(2 downto 0),
      s_axi_aruser(15 downto 0) => i03_couplers_to_tier2_xbar_3_ARUSER(15 downto 0),
      s_axi_arvalid(0) => i03_couplers_to_tier2_xbar_3_ARVALID(0),
      s_axi_awaddr(39 downto 0) => i03_couplers_to_tier2_xbar_3_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => i03_couplers_to_tier2_xbar_3_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => i03_couplers_to_tier2_xbar_3_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => i03_couplers_to_tier2_xbar_3_AWLEN(7 downto 0),
      s_axi_awlock(0) => i03_couplers_to_tier2_xbar_3_AWLOCK(0),
      s_axi_awprot(2 downto 0) => i03_couplers_to_tier2_xbar_3_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => i03_couplers_to_tier2_xbar_3_AWQOS(3 downto 0),
      s_axi_awready(0) => i03_couplers_to_tier2_xbar_3_AWREADY(0),
      s_axi_awsize(2 downto 0) => i03_couplers_to_tier2_xbar_3_AWSIZE(2 downto 0),
      s_axi_awuser(15 downto 0) => i03_couplers_to_tier2_xbar_3_AWUSER(15 downto 0),
      s_axi_awvalid(0) => i03_couplers_to_tier2_xbar_3_AWVALID(0),
      s_axi_bready(0) => i03_couplers_to_tier2_xbar_3_BREADY(0),
      s_axi_bresp(1 downto 0) => i03_couplers_to_tier2_xbar_3_BRESP(1 downto 0),
      s_axi_bvalid(0) => i03_couplers_to_tier2_xbar_3_BVALID(0),
      s_axi_rdata(127 downto 0) => i03_couplers_to_tier2_xbar_3_RDATA(127 downto 0),
      s_axi_rlast(0) => i03_couplers_to_tier2_xbar_3_RLAST(0),
      s_axi_rready(0) => i03_couplers_to_tier2_xbar_3_RREADY(0),
      s_axi_rresp(1 downto 0) => i03_couplers_to_tier2_xbar_3_RRESP(1 downto 0),
      s_axi_rvalid(0) => i03_couplers_to_tier2_xbar_3_RVALID(0),
      s_axi_wdata(127 downto 0) => i03_couplers_to_tier2_xbar_3_WDATA(127 downto 0),
      s_axi_wlast(0) => i03_couplers_to_tier2_xbar_3_WLAST(0),
      s_axi_wready(0) => i03_couplers_to_tier2_xbar_3_WREADY(0),
      s_axi_wstrb(15 downto 0) => i03_couplers_to_tier2_xbar_3_WSTRB(15 downto 0),
      s_axi_wvalid(0) => i03_couplers_to_tier2_xbar_3_WVALID(0)
    );
xbar: component design_1_xbar_3
     port map (
      aclk => axi_interconnect_2_ACLK_net,
      aresetn => axi_interconnect_2_ARESETN_net,
      m_axi_araddr(159 downto 120) => xbar_to_i03_couplers_ARADDR(159 downto 120),
      m_axi_araddr(119 downto 80) => xbar_to_i02_couplers_ARADDR(119 downto 80),
      m_axi_araddr(79 downto 40) => xbar_to_i01_couplers_ARADDR(79 downto 40),
      m_axi_araddr(39 downto 0) => xbar_to_i00_couplers_ARADDR(39 downto 0),
      m_axi_arburst(7 downto 6) => xbar_to_i03_couplers_ARBURST(7 downto 6),
      m_axi_arburst(5 downto 4) => xbar_to_i02_couplers_ARBURST(5 downto 4),
      m_axi_arburst(3 downto 2) => xbar_to_i01_couplers_ARBURST(3 downto 2),
      m_axi_arburst(1 downto 0) => xbar_to_i00_couplers_ARBURST(1 downto 0),
      m_axi_arcache(15 downto 12) => xbar_to_i03_couplers_ARCACHE(15 downto 12),
      m_axi_arcache(11 downto 8) => xbar_to_i02_couplers_ARCACHE(11 downto 8),
      m_axi_arcache(7 downto 4) => xbar_to_i01_couplers_ARCACHE(7 downto 4),
      m_axi_arcache(3 downto 0) => xbar_to_i00_couplers_ARCACHE(3 downto 0),
      m_axi_arlen(31 downto 24) => xbar_to_i03_couplers_ARLEN(31 downto 24),
      m_axi_arlen(23 downto 16) => xbar_to_i02_couplers_ARLEN(23 downto 16),
      m_axi_arlen(15 downto 8) => xbar_to_i01_couplers_ARLEN(15 downto 8),
      m_axi_arlen(7 downto 0) => xbar_to_i00_couplers_ARLEN(7 downto 0),
      m_axi_arlock(3) => xbar_to_i03_couplers_ARLOCK(3),
      m_axi_arlock(2) => xbar_to_i02_couplers_ARLOCK(2),
      m_axi_arlock(1) => xbar_to_i01_couplers_ARLOCK(1),
      m_axi_arlock(0) => xbar_to_i00_couplers_ARLOCK(0),
      m_axi_arprot(11 downto 9) => xbar_to_i03_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => xbar_to_i02_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => xbar_to_i01_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => xbar_to_i00_couplers_ARPROT(2 downto 0),
      m_axi_arqos(15 downto 12) => xbar_to_i03_couplers_ARQOS(15 downto 12),
      m_axi_arqos(11 downto 8) => xbar_to_i02_couplers_ARQOS(11 downto 8),
      m_axi_arqos(7 downto 4) => xbar_to_i01_couplers_ARQOS(7 downto 4),
      m_axi_arqos(3 downto 0) => xbar_to_i00_couplers_ARQOS(3 downto 0),
      m_axi_arready(3) => xbar_to_i03_couplers_ARREADY(0),
      m_axi_arready(2) => xbar_to_i02_couplers_ARREADY(0),
      m_axi_arready(1) => xbar_to_i01_couplers_ARREADY(0),
      m_axi_arready(0) => xbar_to_i00_couplers_ARREADY(0),
      m_axi_arregion(15 downto 0) => NLW_xbar_m_axi_arregion_UNCONNECTED(15 downto 0),
      m_axi_arsize(11 downto 9) => xbar_to_i03_couplers_ARSIZE(11 downto 9),
      m_axi_arsize(8 downto 6) => xbar_to_i02_couplers_ARSIZE(8 downto 6),
      m_axi_arsize(5 downto 3) => xbar_to_i01_couplers_ARSIZE(5 downto 3),
      m_axi_arsize(2 downto 0) => xbar_to_i00_couplers_ARSIZE(2 downto 0),
      m_axi_aruser(63 downto 48) => xbar_to_i03_couplers_ARUSER(63 downto 48),
      m_axi_aruser(47 downto 32) => xbar_to_i02_couplers_ARUSER(47 downto 32),
      m_axi_aruser(31 downto 16) => xbar_to_i01_couplers_ARUSER(31 downto 16),
      m_axi_aruser(15 downto 0) => xbar_to_i00_couplers_ARUSER(15 downto 0),
      m_axi_arvalid(3) => xbar_to_i03_couplers_ARVALID(3),
      m_axi_arvalid(2) => xbar_to_i02_couplers_ARVALID(2),
      m_axi_arvalid(1) => xbar_to_i01_couplers_ARVALID(1),
      m_axi_arvalid(0) => xbar_to_i00_couplers_ARVALID(0),
      m_axi_awaddr(159 downto 120) => xbar_to_i03_couplers_AWADDR(159 downto 120),
      m_axi_awaddr(119 downto 80) => xbar_to_i02_couplers_AWADDR(119 downto 80),
      m_axi_awaddr(79 downto 40) => xbar_to_i01_couplers_AWADDR(79 downto 40),
      m_axi_awaddr(39 downto 0) => xbar_to_i00_couplers_AWADDR(39 downto 0),
      m_axi_awburst(7 downto 6) => xbar_to_i03_couplers_AWBURST(7 downto 6),
      m_axi_awburst(5 downto 4) => xbar_to_i02_couplers_AWBURST(5 downto 4),
      m_axi_awburst(3 downto 2) => xbar_to_i01_couplers_AWBURST(3 downto 2),
      m_axi_awburst(1 downto 0) => xbar_to_i00_couplers_AWBURST(1 downto 0),
      m_axi_awcache(15 downto 12) => xbar_to_i03_couplers_AWCACHE(15 downto 12),
      m_axi_awcache(11 downto 8) => xbar_to_i02_couplers_AWCACHE(11 downto 8),
      m_axi_awcache(7 downto 4) => xbar_to_i01_couplers_AWCACHE(7 downto 4),
      m_axi_awcache(3 downto 0) => xbar_to_i00_couplers_AWCACHE(3 downto 0),
      m_axi_awlen(31 downto 24) => xbar_to_i03_couplers_AWLEN(31 downto 24),
      m_axi_awlen(23 downto 16) => xbar_to_i02_couplers_AWLEN(23 downto 16),
      m_axi_awlen(15 downto 8) => xbar_to_i01_couplers_AWLEN(15 downto 8),
      m_axi_awlen(7 downto 0) => xbar_to_i00_couplers_AWLEN(7 downto 0),
      m_axi_awlock(3) => xbar_to_i03_couplers_AWLOCK(3),
      m_axi_awlock(2) => xbar_to_i02_couplers_AWLOCK(2),
      m_axi_awlock(1) => xbar_to_i01_couplers_AWLOCK(1),
      m_axi_awlock(0) => xbar_to_i00_couplers_AWLOCK(0),
      m_axi_awprot(11 downto 9) => xbar_to_i03_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => xbar_to_i02_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => xbar_to_i01_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => xbar_to_i00_couplers_AWPROT(2 downto 0),
      m_axi_awqos(15 downto 12) => xbar_to_i03_couplers_AWQOS(15 downto 12),
      m_axi_awqos(11 downto 8) => xbar_to_i02_couplers_AWQOS(11 downto 8),
      m_axi_awqos(7 downto 4) => xbar_to_i01_couplers_AWQOS(7 downto 4),
      m_axi_awqos(3 downto 0) => xbar_to_i00_couplers_AWQOS(3 downto 0),
      m_axi_awready(3) => xbar_to_i03_couplers_AWREADY(0),
      m_axi_awready(2) => xbar_to_i02_couplers_AWREADY(0),
      m_axi_awready(1) => xbar_to_i01_couplers_AWREADY(0),
      m_axi_awready(0) => xbar_to_i00_couplers_AWREADY(0),
      m_axi_awregion(15 downto 0) => NLW_xbar_m_axi_awregion_UNCONNECTED(15 downto 0),
      m_axi_awsize(11 downto 9) => xbar_to_i03_couplers_AWSIZE(11 downto 9),
      m_axi_awsize(8 downto 6) => xbar_to_i02_couplers_AWSIZE(8 downto 6),
      m_axi_awsize(5 downto 3) => xbar_to_i01_couplers_AWSIZE(5 downto 3),
      m_axi_awsize(2 downto 0) => xbar_to_i00_couplers_AWSIZE(2 downto 0),
      m_axi_awuser(63 downto 48) => xbar_to_i03_couplers_AWUSER(63 downto 48),
      m_axi_awuser(47 downto 32) => xbar_to_i02_couplers_AWUSER(47 downto 32),
      m_axi_awuser(31 downto 16) => xbar_to_i01_couplers_AWUSER(31 downto 16),
      m_axi_awuser(15 downto 0) => xbar_to_i00_couplers_AWUSER(15 downto 0),
      m_axi_awvalid(3) => xbar_to_i03_couplers_AWVALID(3),
      m_axi_awvalid(2) => xbar_to_i02_couplers_AWVALID(2),
      m_axi_awvalid(1) => xbar_to_i01_couplers_AWVALID(1),
      m_axi_awvalid(0) => xbar_to_i00_couplers_AWVALID(0),
      m_axi_bready(3) => xbar_to_i03_couplers_BREADY(3),
      m_axi_bready(2) => xbar_to_i02_couplers_BREADY(2),
      m_axi_bready(1) => xbar_to_i01_couplers_BREADY(1),
      m_axi_bready(0) => xbar_to_i00_couplers_BREADY(0),
      m_axi_bresp(7 downto 6) => xbar_to_i03_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => xbar_to_i02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => xbar_to_i01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => xbar_to_i00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(3) => xbar_to_i03_couplers_BVALID(0),
      m_axi_bvalid(2) => xbar_to_i02_couplers_BVALID(0),
      m_axi_bvalid(1) => xbar_to_i01_couplers_BVALID(0),
      m_axi_bvalid(0) => xbar_to_i00_couplers_BVALID(0),
      m_axi_rdata(511 downto 384) => xbar_to_i03_couplers_RDATA(127 downto 0),
      m_axi_rdata(383 downto 256) => xbar_to_i02_couplers_RDATA(127 downto 0),
      m_axi_rdata(255 downto 128) => xbar_to_i01_couplers_RDATA(127 downto 0),
      m_axi_rdata(127 downto 0) => xbar_to_i00_couplers_RDATA(127 downto 0),
      m_axi_rlast(3) => xbar_to_i03_couplers_RLAST(0),
      m_axi_rlast(2) => xbar_to_i02_couplers_RLAST(0),
      m_axi_rlast(1) => xbar_to_i01_couplers_RLAST(0),
      m_axi_rlast(0) => xbar_to_i00_couplers_RLAST(0),
      m_axi_rready(3) => xbar_to_i03_couplers_RREADY(3),
      m_axi_rready(2) => xbar_to_i02_couplers_RREADY(2),
      m_axi_rready(1) => xbar_to_i01_couplers_RREADY(1),
      m_axi_rready(0) => xbar_to_i00_couplers_RREADY(0),
      m_axi_rresp(7 downto 6) => xbar_to_i03_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => xbar_to_i02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => xbar_to_i01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => xbar_to_i00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(3) => xbar_to_i03_couplers_RVALID(0),
      m_axi_rvalid(2) => xbar_to_i02_couplers_RVALID(0),
      m_axi_rvalid(1) => xbar_to_i01_couplers_RVALID(0),
      m_axi_rvalid(0) => xbar_to_i00_couplers_RVALID(0),
      m_axi_wdata(511 downto 384) => xbar_to_i03_couplers_WDATA(511 downto 384),
      m_axi_wdata(383 downto 256) => xbar_to_i02_couplers_WDATA(383 downto 256),
      m_axi_wdata(255 downto 128) => xbar_to_i01_couplers_WDATA(255 downto 128),
      m_axi_wdata(127 downto 0) => xbar_to_i00_couplers_WDATA(127 downto 0),
      m_axi_wlast(3) => xbar_to_i03_couplers_WLAST(3),
      m_axi_wlast(2) => xbar_to_i02_couplers_WLAST(2),
      m_axi_wlast(1) => xbar_to_i01_couplers_WLAST(1),
      m_axi_wlast(0) => xbar_to_i00_couplers_WLAST(0),
      m_axi_wready(3) => xbar_to_i03_couplers_WREADY(0),
      m_axi_wready(2) => xbar_to_i02_couplers_WREADY(0),
      m_axi_wready(1) => xbar_to_i01_couplers_WREADY(0),
      m_axi_wready(0) => xbar_to_i00_couplers_WREADY(0),
      m_axi_wstrb(63 downto 48) => xbar_to_i03_couplers_WSTRB(63 downto 48),
      m_axi_wstrb(47 downto 32) => xbar_to_i02_couplers_WSTRB(47 downto 32),
      m_axi_wstrb(31 downto 16) => xbar_to_i01_couplers_WSTRB(31 downto 16),
      m_axi_wstrb(15 downto 0) => xbar_to_i00_couplers_WSTRB(15 downto 0),
      m_axi_wvalid(3) => xbar_to_i03_couplers_WVALID(3),
      m_axi_wvalid(2) => xbar_to_i02_couplers_WVALID(2),
      m_axi_wvalid(1) => xbar_to_i01_couplers_WVALID(1),
      m_axi_wvalid(0) => xbar_to_i00_couplers_WVALID(0),
      s_axi_araddr(39 downto 0) => s00_couplers_to_xbar_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => s00_couplers_to_xbar_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => s00_couplers_to_xbar_ARCACHE(3 downto 0),
      s_axi_arid(15 downto 0) => s00_couplers_to_xbar_ARID(15 downto 0),
      s_axi_arlen(7 downto 0) => s00_couplers_to_xbar_ARLEN(7 downto 0),
      s_axi_arlock(0) => s00_couplers_to_xbar_ARLOCK(0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => s00_couplers_to_xbar_ARQOS(3 downto 0),
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      s_axi_arsize(2 downto 0) => s00_couplers_to_xbar_ARSIZE(2 downto 0),
      s_axi_aruser(15 downto 0) => s00_couplers_to_xbar_ARUSER(15 downto 0),
      s_axi_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      s_axi_awaddr(39 downto 0) => s00_couplers_to_xbar_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => s00_couplers_to_xbar_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => s00_couplers_to_xbar_AWCACHE(3 downto 0),
      s_axi_awid(15 downto 0) => s00_couplers_to_xbar_AWID(15 downto 0),
      s_axi_awlen(7 downto 0) => s00_couplers_to_xbar_AWLEN(7 downto 0),
      s_axi_awlock(0) => s00_couplers_to_xbar_AWLOCK(0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => s00_couplers_to_xbar_AWQOS(3 downto 0),
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      s_axi_awsize(2 downto 0) => s00_couplers_to_xbar_AWSIZE(2 downto 0),
      s_axi_awuser(15 downto 0) => s00_couplers_to_xbar_AWUSER(15 downto 0),
      s_axi_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      s_axi_bid(15 downto 0) => s00_couplers_to_xbar_BID(15 downto 0),
      s_axi_bready(0) => s00_couplers_to_xbar_BREADY(0),
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      s_axi_rdata(127 downto 0) => s00_couplers_to_xbar_RDATA(127 downto 0),
      s_axi_rid(15 downto 0) => s00_couplers_to_xbar_RID(15 downto 0),
      s_axi_rlast(0) => s00_couplers_to_xbar_RLAST(0),
      s_axi_rready(0) => s00_couplers_to_xbar_RREADY(0),
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      s_axi_wdata(127 downto 0) => s00_couplers_to_xbar_WDATA(127 downto 0),
      s_axi_wlast(0) => s00_couplers_to_xbar_WLAST(0),
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY(0),
      s_axi_wstrb(15 downto 0) => s00_couplers_to_xbar_WSTRB(15 downto 0),
      s_axi_wvalid(0) => s00_couplers_to_xbar_WVALID(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity macro_channel_0_imp_UL56PH is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI1_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI1_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI1_arready : out STD_LOGIC;
    S00_AXI1_arvalid : in STD_LOGIC;
    S00_AXI1_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI1_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI1_awready : out STD_LOGIC;
    S00_AXI1_awvalid : in STD_LOGIC;
    S00_AXI1_bready : in STD_LOGIC;
    S00_AXI1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI1_bvalid : out STD_LOGIC;
    S00_AXI1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI1_rready : in STD_LOGIC;
    S00_AXI1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI1_rvalid : out STD_LOGIC;
    S00_AXI1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI1_wready : out STD_LOGIC;
    S00_AXI1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI1_wvalid : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    SLOT_0_AXIS1_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS1_tready : in STD_LOGIC;
    SLOT_0_AXIS1_tvalid : out STD_LOGIC;
    SLOT_0_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS_tready : in STD_LOGIC;
    SLOT_0_AXIS_tvalid : out STD_LOGIC;
    S_AXIS_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS_tlast : in STD_LOGIC;
    S_AXIS_tready : out STD_LOGIC;
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    axis_aclk : in STD_LOGIC;
    dac_aclk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_INC_BP_4 : out STD_LOGIC;
    o_RTN_BP_0 : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    send_pkt_i : in STD_LOGIC
  );
end macro_channel_0_imp_UL56PH;

architecture STRUCTURE of macro_channel_0_imp_UL56PH is
  component design_1_xlslice_0_22 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_22;
  component design_1_SIVERS_gpio_0_3 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    i_TRIGGER : in STD_LOGIC;
    o_INC_BP : out STD_LOGIC;
    o_RST_BP : out STD_LOGIC;
    o_RTN_BP : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  end component design_1_SIVERS_gpio_0_3;
  component design_1_TX_Block_AP_0_0 is
  port (
    dac_aclk : in STD_LOGIC;
    dac_aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    trn_pulse_o : out STD_LOGIC;
    valid_temp : out STD_LOGIC;
    send_pkt_i : in STD_LOGIC;
    load_data_i : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s00_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m00_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m01_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC
  );
  end component design_1_TX_Block_AP_0_0;
  signal Conn1_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn1_TREADY : STD_LOGIC;
  signal Conn1_TVALID : STD_LOGIC;
  signal Conn2_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn2_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_TLAST : STD_LOGIC;
  signal Conn2_TREADY : STD_LOGIC;
  signal Conn3_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn3_TREADY : STD_LOGIC;
  signal Conn3_TVALID : STD_LOGIC;
  signal Conn4_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn4_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_ARREADY : STD_LOGIC;
  signal Conn4_ARVALID : STD_LOGIC;
  signal Conn4_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn4_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_AWREADY : STD_LOGIC;
  signal Conn4_AWVALID : STD_LOGIC;
  signal Conn4_BREADY : STD_LOGIC;
  signal Conn4_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_BVALID : STD_LOGIC;
  signal Conn4_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn4_RREADY : STD_LOGIC;
  signal Conn4_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_RVALID : STD_LOGIC;
  signal Conn4_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn4_WREADY : STD_LOGIC;
  signal Conn4_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn4_WVALID : STD_LOGIC;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal Op2_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI1_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI1_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI1_1_ARREADY : STD_LOGIC;
  signal S00_AXI1_1_ARVALID : STD_LOGIC;
  signal S00_AXI1_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI1_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI1_1_AWREADY : STD_LOGIC;
  signal S00_AXI1_1_AWVALID : STD_LOGIC;
  signal S00_AXI1_1_BREADY : STD_LOGIC;
  signal S00_AXI1_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI1_1_BVALID : STD_LOGIC;
  signal S00_AXI1_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI1_1_RREADY : STD_LOGIC;
  signal S00_AXI1_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI1_1_RVALID : STD_LOGIC;
  signal S00_AXI1_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI1_1_WREADY : STD_LOGIC;
  signal S00_AXI1_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI1_1_WVALID : STD_LOGIC;
  signal SIVERS_gpio_0_o_INC_BP : STD_LOGIC;
  signal SIVERS_gpio_0_o_RTN_BP : STD_LOGIC;
  signal TX_Block_AP_0_trn_pulse_o : STD_LOGIC;
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_aclk_1 : STD_LOGIC;
  signal dac_aclk_1 : STD_LOGIC;
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal localstart_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal loopback_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_axi_aclk_1 : STD_LOGIC;
  signal s00_axi_aresetn_1 : STD_LOGIC;
  signal send_pkt_i_1 : STD_LOGIC;
  signal soft_reset_axi_reset_soft : STD_LOGIC_VECTOR ( 0 to 0 );
  signal soft_reset_dac_reset_soft : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SIVERS_gpio_0_o_RST_BP_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_Block_AP_0_m00_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_Block_AP_0_m01_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_Block_AP_0_valid_temp_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_Block_AP_0_m00_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_TX_Block_AP_0_m01_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Conn1_TREADY <= SLOT_0_AXIS_tready;
  Conn2_TDATA(255 downto 0) <= S_AXIS_tdata(255 downto 0);
  Conn2_TKEEP(31 downto 0) <= S_AXIS_tkeep(31 downto 0);
  Conn2_TLAST <= S_AXIS_tlast;
  Conn3_TREADY <= SLOT_0_AXIS1_tready;
  Conn4_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  Conn4_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  Conn4_ARVALID <= S00_AXI_arvalid;
  Conn4_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  Conn4_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  Conn4_AWVALID <= S00_AXI_awvalid;
  Conn4_BREADY <= S00_AXI_bready;
  Conn4_RREADY <= S00_AXI_rready;
  Conn4_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  Conn4_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  Conn4_WVALID <= S00_AXI_wvalid;
  Din_1(94 downto 0) <= Din(94 downto 0);
  Op2_1(0) <= Op2(0);
  S00_AXI1_1_ARADDR(39 downto 0) <= S00_AXI1_araddr(39 downto 0);
  S00_AXI1_1_ARPROT(2 downto 0) <= S00_AXI1_arprot(2 downto 0);
  S00_AXI1_1_ARVALID <= S00_AXI1_arvalid;
  S00_AXI1_1_AWADDR(39 downto 0) <= S00_AXI1_awaddr(39 downto 0);
  S00_AXI1_1_AWPROT(2 downto 0) <= S00_AXI1_awprot(2 downto 0);
  S00_AXI1_1_AWVALID <= S00_AXI1_awvalid;
  S00_AXI1_1_BREADY <= S00_AXI1_bready;
  S00_AXI1_1_RREADY <= S00_AXI1_rready;
  S00_AXI1_1_WDATA(31 downto 0) <= S00_AXI1_wdata(31 downto 0);
  S00_AXI1_1_WSTRB(3 downto 0) <= S00_AXI1_wstrb(3 downto 0);
  S00_AXI1_1_WVALID <= S00_AXI1_wvalid;
  S00_AXI1_arready <= S00_AXI1_1_ARREADY;
  S00_AXI1_awready <= S00_AXI1_1_AWREADY;
  S00_AXI1_bresp(1 downto 0) <= S00_AXI1_1_BRESP(1 downto 0);
  S00_AXI1_bvalid <= S00_AXI1_1_BVALID;
  S00_AXI1_rdata(31 downto 0) <= S00_AXI1_1_RDATA(31 downto 0);
  S00_AXI1_rresp(1 downto 0) <= S00_AXI1_1_RRESP(1 downto 0);
  S00_AXI1_rvalid <= S00_AXI1_1_RVALID;
  S00_AXI1_wready <= S00_AXI1_1_WREADY;
  S00_AXI_arready <= Conn4_ARREADY;
  S00_AXI_awready <= Conn4_AWREADY;
  S00_AXI_bresp(1 downto 0) <= Conn4_BRESP(1 downto 0);
  S00_AXI_bvalid <= Conn4_BVALID;
  S00_AXI_rdata(31 downto 0) <= Conn4_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= Conn4_RRESP(1 downto 0);
  S00_AXI_rvalid <= Conn4_RVALID;
  S00_AXI_wready <= Conn4_WREADY;
  SLOT_0_AXIS1_tdata(255 downto 0) <= Conn3_TDATA(255 downto 0);
  SLOT_0_AXIS1_tvalid <= Conn3_TVALID;
  SLOT_0_AXIS_tdata(255 downto 0) <= Conn1_TDATA(255 downto 0);
  SLOT_0_AXIS_tvalid <= Conn1_TVALID;
  S_AXIS_tready <= Conn2_TREADY;
  axi_resetn_1(0) <= axi_resetn(0);
  axis_aclk_1 <= axis_aclk;
  dac_aclk_1 <= dac_aclk;
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  o_INC_BP_4 <= SIVERS_gpio_0_o_INC_BP;
  o_RTN_BP_0 <= SIVERS_gpio_0_o_RTN_BP;
  s00_axi_aclk_1 <= s00_axi_aclk;
  s00_axi_aresetn_1 <= s00_axi_aresetn;
  send_pkt_i_1 <= send_pkt_i;
SIVERS_gpio_0: component design_1_SIVERS_gpio_0_3
     port map (
      aclk => dac_aclk_1,
      aresetn => soft_reset_dac_reset_soft(0),
      i_TRIGGER => TX_Block_AP_0_trn_pulse_o,
      o_INC_BP => SIVERS_gpio_0_o_INC_BP,
      o_RST_BP => NLW_SIVERS_gpio_0_o_RST_BP_UNCONNECTED,
      o_RTN_BP => SIVERS_gpio_0_o_RTN_BP,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => S00_AXI1_1_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => S00_AXI1_1_ARPROT(2 downto 0),
      s00_axi_arready => S00_AXI1_1_ARREADY,
      s00_axi_arvalid => S00_AXI1_1_ARVALID,
      s00_axi_awaddr(3 downto 0) => S00_AXI1_1_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => S00_AXI1_1_AWPROT(2 downto 0),
      s00_axi_awready => S00_AXI1_1_AWREADY,
      s00_axi_awvalid => S00_AXI1_1_AWVALID,
      s00_axi_bready => S00_AXI1_1_BREADY,
      s00_axi_bresp(1 downto 0) => S00_AXI1_1_BRESP(1 downto 0),
      s00_axi_bvalid => S00_AXI1_1_BVALID,
      s00_axi_rdata(31 downto 0) => S00_AXI1_1_RDATA(31 downto 0),
      s00_axi_rready => S00_AXI1_1_RREADY,
      s00_axi_rresp(1 downto 0) => S00_AXI1_1_RRESP(1 downto 0),
      s00_axi_rvalid => S00_AXI1_1_RVALID,
      s00_axi_wdata(31 downto 0) => S00_AXI1_1_WDATA(31 downto 0),
      s00_axi_wready => S00_AXI1_1_WREADY,
      s00_axi_wstrb(3 downto 0) => S00_AXI1_1_WSTRB(3 downto 0),
      s00_axi_wvalid => S00_AXI1_1_WVALID
    );
TX_Block_AP_0: component design_1_TX_Block_AP_0_0
     port map (
      aclk => axis_aclk_1,
      aresetn => soft_reset_axi_reset_soft(0),
      dac_aclk => dac_aclk_1,
      dac_aresetn => soft_reset_dac_reset_soft(0),
      load_data_i => loopback_0_Dout(0),
      m00_axis_tdata(255 downto 0) => Conn1_TDATA(255 downto 0),
      m00_axis_tkeep(31 downto 0) => NLW_TX_Block_AP_0_m00_axis_tkeep_UNCONNECTED(31 downto 0),
      m00_axis_tlast => NLW_TX_Block_AP_0_m00_axis_tlast_UNCONNECTED,
      m00_axis_tready => Conn1_TREADY,
      m00_axis_tvalid => Conn1_TVALID,
      m01_axis_tdata(255 downto 0) => Conn3_TDATA(255 downto 0),
      m01_axis_tkeep(31 downto 0) => NLW_TX_Block_AP_0_m01_axis_tkeep_UNCONNECTED(31 downto 0),
      m01_axis_tlast => NLW_TX_Block_AP_0_m01_axis_tlast_UNCONNECTED,
      m01_axis_tready => Conn3_TREADY,
      m01_axis_tvalid => Conn3_TVALID,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn4_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn4_ARPROT(2 downto 0),
      s00_axi_arready => Conn4_ARREADY,
      s00_axi_arvalid => Conn4_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn4_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn4_AWPROT(2 downto 0),
      s00_axi_awready => Conn4_AWREADY,
      s00_axi_awvalid => Conn4_AWVALID,
      s00_axi_bready => Conn4_BREADY,
      s00_axi_bresp(1 downto 0) => Conn4_BRESP(1 downto 0),
      s00_axi_bvalid => Conn4_BVALID,
      s00_axi_rdata(31 downto 0) => Conn4_RDATA(31 downto 0),
      s00_axi_rready => Conn4_RREADY,
      s00_axi_rresp(1 downto 0) => Conn4_RRESP(1 downto 0),
      s00_axi_rvalid => Conn4_RVALID,
      s00_axi_wdata(31 downto 0) => Conn4_WDATA(31 downto 0),
      s00_axi_wready => Conn4_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn4_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn4_WVALID,
      s00_axis_tdata(255 downto 0) => Conn2_TDATA(255 downto 0),
      s00_axis_tkeep(31 downto 0) => Conn2_TKEEP(31 downto 0),
      s00_axis_tlast => Conn2_TLAST,
      s00_axis_tready => Conn2_TREADY,
      s00_axis_tvalid => localstart_0_Res(0),
      send_pkt_i => send_pkt_i_1,
      trn_pulse_o => TX_Block_AP_0_trn_pulse_o,
      valid_temp => NLW_TX_Block_AP_0_valid_temp_UNCONNECTED
    );
localstart_0: entity work.localstart_0_imp_T3SC0C
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Op2(0) => Op2_1(0),
      Res(0) => localstart_0_Res(0),
      axis_aclk => axis_aclk_1
    );
loopback_0: component design_1_xlslice_0_22
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Dout(0) => loopback_0_Dout(0)
    );
soft_reset: entity work.soft_reset_imp_14T9R88
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      axi_reset_soft(0) => soft_reset_axi_reset_soft(0),
      axi_resetn(0) => axi_resetn_1(0),
      axis_aclk => axis_aclk_1,
      dac_aclk => dac_aclk_1,
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      dac_reset_soft(0) => soft_reset_dac_reset_soft(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity macro_channel_1_imp_XND94M is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    SLOT_0_AXIS2_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS2_tready : in STD_LOGIC;
    SLOT_0_AXIS2_tvalid : out STD_LOGIC;
    SLOT_0_AXIS3_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS3_tready : in STD_LOGIC;
    SLOT_0_AXIS3_tvalid : out STD_LOGIC;
    S_AXIS1_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS1_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS1_tlast : in STD_LOGIC;
    S_AXIS1_tready : out STD_LOGIC;
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    axis_aclk : in STD_LOGIC;
    dac_aclk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : in STD_LOGIC;
    pl_clk0 : in STD_LOGIC;
    send_pkt_i : in STD_LOGIC
  );
end macro_channel_1_imp_XND94M;

architecture STRUCTURE of macro_channel_1_imp_XND94M is
  component design_1_loopback_0_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_loopback_0_0;
  component design_1_TX_Block_AP_0_1 is
  port (
    dac_aclk : in STD_LOGIC;
    dac_aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    trn_pulse_o : out STD_LOGIC;
    valid_temp : out STD_LOGIC;
    send_pkt_i : in STD_LOGIC;
    load_data_i : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s00_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m00_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m01_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC
  );
  end component design_1_TX_Block_AP_0_1;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal Conn2_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn2_TREADY : STD_LOGIC;
  signal Conn2_TVALID : STD_LOGIC;
  signal Conn3_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn3_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_TLAST : STD_LOGIC;
  signal Conn3_TREADY : STD_LOGIC;
  signal Conn4_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn4_TREADY : STD_LOGIC;
  signal Conn4_TVALID : STD_LOGIC;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal Op2_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_aclk_1 : STD_LOGIC;
  signal dac_aclk_1 : STD_LOGIC;
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal localstart_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal loopback_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal peripheral_aresetn_1 : STD_LOGIC;
  signal pl_clk0_1 : STD_LOGIC;
  signal send_pkt_i_1 : STD_LOGIC;
  signal soft_reset_axi_reset_soft : STD_LOGIC_VECTOR ( 0 to 0 );
  signal soft_reset_dac_reset_soft : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_TX_Block_AP_1_m00_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_Block_AP_1_m01_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_Block_AP_1_trn_pulse_o_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_Block_AP_1_valid_temp_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_Block_AP_1_m00_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_TX_Block_AP_1_m01_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Conn1_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  Conn1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  Conn1_ARVALID <= S00_AXI_arvalid;
  Conn1_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  Conn1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  Conn1_AWVALID <= S00_AXI_awvalid;
  Conn1_BREADY <= S00_AXI_bready;
  Conn1_RREADY <= S00_AXI_rready;
  Conn1_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  Conn1_WVALID <= S00_AXI_wvalid;
  Conn2_TREADY <= SLOT_0_AXIS2_tready;
  Conn3_TDATA(255 downto 0) <= S_AXIS1_tdata(255 downto 0);
  Conn3_TKEEP(31 downto 0) <= S_AXIS1_tkeep(31 downto 0);
  Conn3_TLAST <= S_AXIS1_tlast;
  Conn4_TREADY <= SLOT_0_AXIS3_tready;
  Din_1(94 downto 0) <= Din(94 downto 0);
  Op2_1(0) <= Op2(0);
  S00_AXI_arready <= Conn1_ARREADY;
  S00_AXI_awready <= Conn1_AWREADY;
  S00_AXI_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S00_AXI_bvalid <= Conn1_BVALID;
  S00_AXI_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S00_AXI_rvalid <= Conn1_RVALID;
  S00_AXI_wready <= Conn1_WREADY;
  SLOT_0_AXIS2_tdata(255 downto 0) <= Conn2_TDATA(255 downto 0);
  SLOT_0_AXIS2_tvalid <= Conn2_TVALID;
  SLOT_0_AXIS3_tdata(255 downto 0) <= Conn4_TDATA(255 downto 0);
  SLOT_0_AXIS3_tvalid <= Conn4_TVALID;
  S_AXIS1_tready <= Conn3_TREADY;
  axi_resetn_1(0) <= axi_resetn(0);
  axis_aclk_1 <= axis_aclk;
  dac_aclk_1 <= dac_aclk;
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  peripheral_aresetn_1 <= peripheral_aresetn;
  pl_clk0_1 <= pl_clk0;
  send_pkt_i_1 <= send_pkt_i;
TX_Block_AP_1: component design_1_TX_Block_AP_0_1
     port map (
      aclk => axis_aclk_1,
      aresetn => soft_reset_axi_reset_soft(0),
      dac_aclk => dac_aclk_1,
      dac_aresetn => soft_reset_dac_reset_soft(0),
      load_data_i => loopback_0_Dout(0),
      m00_axis_tdata(255 downto 0) => Conn2_TDATA(255 downto 0),
      m00_axis_tkeep(31 downto 0) => NLW_TX_Block_AP_1_m00_axis_tkeep_UNCONNECTED(31 downto 0),
      m00_axis_tlast => NLW_TX_Block_AP_1_m00_axis_tlast_UNCONNECTED,
      m00_axis_tready => Conn2_TREADY,
      m00_axis_tvalid => Conn2_TVALID,
      m01_axis_tdata(255 downto 0) => Conn4_TDATA(255 downto 0),
      m01_axis_tkeep(31 downto 0) => NLW_TX_Block_AP_1_m01_axis_tkeep_UNCONNECTED(31 downto 0),
      m01_axis_tlast => NLW_TX_Block_AP_1_m01_axis_tlast_UNCONNECTED,
      m01_axis_tready => Conn4_TREADY,
      m01_axis_tvalid => Conn4_TVALID,
      s00_axi_aclk => pl_clk0_1,
      s00_axi_araddr(3 downto 0) => Conn1_ARADDR(3 downto 0),
      s00_axi_aresetn => peripheral_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn1_ARPROT(2 downto 0),
      s00_axi_arready => Conn1_ARREADY,
      s00_axi_arvalid => Conn1_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn1_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn1_AWPROT(2 downto 0),
      s00_axi_awready => Conn1_AWREADY,
      s00_axi_awvalid => Conn1_AWVALID,
      s00_axi_bready => Conn1_BREADY,
      s00_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s00_axi_bvalid => Conn1_BVALID,
      s00_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s00_axi_rready => Conn1_RREADY,
      s00_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s00_axi_rvalid => Conn1_RVALID,
      s00_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s00_axi_wready => Conn1_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn1_WVALID,
      s00_axis_tdata(255 downto 0) => Conn3_TDATA(255 downto 0),
      s00_axis_tkeep(31 downto 0) => Conn3_TKEEP(31 downto 0),
      s00_axis_tlast => Conn3_TLAST,
      s00_axis_tready => Conn3_TREADY,
      s00_axis_tvalid => localstart_0_Res(0),
      send_pkt_i => send_pkt_i_1,
      trn_pulse_o => NLW_TX_Block_AP_1_trn_pulse_o_UNCONNECTED,
      valid_temp => NLW_TX_Block_AP_1_valid_temp_UNCONNECTED
    );
localstart_0: entity work.localstart_0_imp_ZGLH58
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Op2(0) => Op2_1(0),
      Res(0) => localstart_0_Res(0),
      axis_aclk => axis_aclk_1
    );
loopback_0: component design_1_loopback_0_0
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Dout(0) => loopback_0_Dout(0)
    );
soft_reset: entity work.soft_reset_imp_1WDMS0U
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      axi_reset_soft(0) => soft_reset_axi_reset_soft(0),
      axi_resetn(0) => axi_resetn_1(0),
      axis_aclk => axis_aclk_1,
      dac_aclk => dac_aclk_1,
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      dac_reset_soft(0) => soft_reset_dac_reset_soft(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity macro_channel_2_imp_HZ7GKZ is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    SLOT_0_AXIS6_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS6_tready : in STD_LOGIC;
    SLOT_0_AXIS6_tvalid : out STD_LOGIC;
    SLOT_0_AXIS7_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS7_tready : in STD_LOGIC;
    SLOT_0_AXIS7_tvalid : out STD_LOGIC;
    S_AXIS3_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS3_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS3_tlast : in STD_LOGIC;
    S_AXIS3_tready : out STD_LOGIC;
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    axis_aclk : in STD_LOGIC;
    dac_aclk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : in STD_LOGIC;
    pl_clk0 : in STD_LOGIC;
    send_pkt_i : in STD_LOGIC
  );
end macro_channel_2_imp_HZ7GKZ;

architecture STRUCTURE of macro_channel_2_imp_HZ7GKZ is
  component design_1_loopback_0_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_loopback_0_1;
  component design_1_TX_Block_AP_0_2 is
  port (
    dac_aclk : in STD_LOGIC;
    dac_aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    trn_pulse_o : out STD_LOGIC;
    valid_temp : out STD_LOGIC;
    send_pkt_i : in STD_LOGIC;
    load_data_i : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s00_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m00_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m01_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC
  );
  end component design_1_TX_Block_AP_0_2;
  signal Conn1_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn1_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_TLAST : STD_LOGIC;
  signal Conn1_TREADY : STD_LOGIC;
  signal Conn2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn2_ARREADY : STD_LOGIC;
  signal Conn2_ARVALID : STD_LOGIC;
  signal Conn2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn2_AWREADY : STD_LOGIC;
  signal Conn2_AWVALID : STD_LOGIC;
  signal Conn2_BREADY : STD_LOGIC;
  signal Conn2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_BVALID : STD_LOGIC;
  signal Conn2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_RREADY : STD_LOGIC;
  signal Conn2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_RVALID : STD_LOGIC;
  signal Conn2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_WREADY : STD_LOGIC;
  signal Conn2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn2_WVALID : STD_LOGIC;
  signal Conn3_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn3_TREADY : STD_LOGIC;
  signal Conn3_TVALID : STD_LOGIC;
  signal Conn4_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn4_TREADY : STD_LOGIC;
  signal Conn4_TVALID : STD_LOGIC;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal Op2_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_aclk_1 : STD_LOGIC;
  signal dac_aclk_1 : STD_LOGIC;
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal localstart_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal loopback_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal peripheral_aresetn_1 : STD_LOGIC;
  signal pl_clk0_1 : STD_LOGIC;
  signal send_pkt_i_1 : STD_LOGIC;
  signal soft_reset_axi_reset_soft : STD_LOGIC_VECTOR ( 0 to 0 );
  signal soft_reset_dac_reset_soft : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_TX_Block_AP_2_m00_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_Block_AP_2_m01_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_Block_AP_2_trn_pulse_o_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_Block_AP_2_valid_temp_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_Block_AP_2_m00_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_TX_Block_AP_2_m01_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Conn1_TDATA(255 downto 0) <= S_AXIS3_tdata(255 downto 0);
  Conn1_TKEEP(31 downto 0) <= S_AXIS3_tkeep(31 downto 0);
  Conn1_TLAST <= S_AXIS3_tlast;
  Conn2_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  Conn2_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  Conn2_ARVALID <= S00_AXI_arvalid;
  Conn2_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  Conn2_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  Conn2_AWVALID <= S00_AXI_awvalid;
  Conn2_BREADY <= S00_AXI_bready;
  Conn2_RREADY <= S00_AXI_rready;
  Conn2_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  Conn2_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  Conn2_WVALID <= S00_AXI_wvalid;
  Conn3_TREADY <= SLOT_0_AXIS7_tready;
  Conn4_TREADY <= SLOT_0_AXIS6_tready;
  Din_1(94 downto 0) <= Din(94 downto 0);
  Op2_1(0) <= Op2(0);
  S00_AXI_arready <= Conn2_ARREADY;
  S00_AXI_awready <= Conn2_AWREADY;
  S00_AXI_bresp(1 downto 0) <= Conn2_BRESP(1 downto 0);
  S00_AXI_bvalid <= Conn2_BVALID;
  S00_AXI_rdata(31 downto 0) <= Conn2_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= Conn2_RRESP(1 downto 0);
  S00_AXI_rvalid <= Conn2_RVALID;
  S00_AXI_wready <= Conn2_WREADY;
  SLOT_0_AXIS6_tdata(255 downto 0) <= Conn4_TDATA(255 downto 0);
  SLOT_0_AXIS6_tvalid <= Conn4_TVALID;
  SLOT_0_AXIS7_tdata(255 downto 0) <= Conn3_TDATA(255 downto 0);
  SLOT_0_AXIS7_tvalid <= Conn3_TVALID;
  S_AXIS3_tready <= Conn1_TREADY;
  axi_resetn_1(0) <= axi_resetn(0);
  axis_aclk_1 <= axis_aclk;
  dac_aclk_1 <= dac_aclk;
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  peripheral_aresetn_1 <= peripheral_aresetn;
  pl_clk0_1 <= pl_clk0;
  send_pkt_i_1 <= send_pkt_i;
TX_Block_AP_2: component design_1_TX_Block_AP_0_2
     port map (
      aclk => axis_aclk_1,
      aresetn => soft_reset_axi_reset_soft(0),
      dac_aclk => dac_aclk_1,
      dac_aresetn => soft_reset_dac_reset_soft(0),
      load_data_i => loopback_0_Dout(0),
      m00_axis_tdata(255 downto 0) => Conn4_TDATA(255 downto 0),
      m00_axis_tkeep(31 downto 0) => NLW_TX_Block_AP_2_m00_axis_tkeep_UNCONNECTED(31 downto 0),
      m00_axis_tlast => NLW_TX_Block_AP_2_m00_axis_tlast_UNCONNECTED,
      m00_axis_tready => Conn4_TREADY,
      m00_axis_tvalid => Conn4_TVALID,
      m01_axis_tdata(255 downto 0) => Conn3_TDATA(255 downto 0),
      m01_axis_tkeep(31 downto 0) => NLW_TX_Block_AP_2_m01_axis_tkeep_UNCONNECTED(31 downto 0),
      m01_axis_tlast => NLW_TX_Block_AP_2_m01_axis_tlast_UNCONNECTED,
      m01_axis_tready => Conn3_TREADY,
      m01_axis_tvalid => Conn3_TVALID,
      s00_axi_aclk => pl_clk0_1,
      s00_axi_araddr(3 downto 0) => Conn2_ARADDR(3 downto 0),
      s00_axi_aresetn => peripheral_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn2_ARPROT(2 downto 0),
      s00_axi_arready => Conn2_ARREADY,
      s00_axi_arvalid => Conn2_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn2_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn2_AWPROT(2 downto 0),
      s00_axi_awready => Conn2_AWREADY,
      s00_axi_awvalid => Conn2_AWVALID,
      s00_axi_bready => Conn2_BREADY,
      s00_axi_bresp(1 downto 0) => Conn2_BRESP(1 downto 0),
      s00_axi_bvalid => Conn2_BVALID,
      s00_axi_rdata(31 downto 0) => Conn2_RDATA(31 downto 0),
      s00_axi_rready => Conn2_RREADY,
      s00_axi_rresp(1 downto 0) => Conn2_RRESP(1 downto 0),
      s00_axi_rvalid => Conn2_RVALID,
      s00_axi_wdata(31 downto 0) => Conn2_WDATA(31 downto 0),
      s00_axi_wready => Conn2_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn2_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn2_WVALID,
      s00_axis_tdata(255 downto 0) => Conn1_TDATA(255 downto 0),
      s00_axis_tkeep(31 downto 0) => Conn1_TKEEP(31 downto 0),
      s00_axis_tlast => Conn1_TLAST,
      s00_axis_tready => Conn1_TREADY,
      s00_axis_tvalid => localstart_0_Res(0),
      send_pkt_i => send_pkt_i_1,
      trn_pulse_o => NLW_TX_Block_AP_2_trn_pulse_o_UNCONNECTED,
      valid_temp => NLW_TX_Block_AP_2_valid_temp_UNCONNECTED
    );
localstart_0: entity work.localstart_0_imp_JMAERW
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Op2(0) => Op2_1(0),
      Res(0) => localstart_0_Res(0),
      axis_aclk => axis_aclk_1
    );
loopback_0: component design_1_loopback_0_1
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Dout(0) => loopback_0_Dout(0)
    );
soft_reset: entity work.soft_reset_imp_OXHOYC
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      axi_reset_soft(0) => soft_reset_axi_reset_soft(0),
      axi_resetn(0) => axi_resetn_1(0),
      axis_aclk => axis_aclk_1,
      dac_aclk => dac_aclk_1,
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      dac_reset_soft(0) => soft_reset_dac_reset_soft(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity macro_channel_3_imp_OBW35C is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    SLOT_0_AXIS4_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS4_tready : in STD_LOGIC;
    SLOT_0_AXIS4_tvalid : out STD_LOGIC;
    SLOT_0_AXIS5_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS5_tready : in STD_LOGIC;
    SLOT_0_AXIS5_tvalid : out STD_LOGIC;
    S_AXIS2_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS2_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS2_tlast : in STD_LOGIC;
    S_AXIS2_tready : out STD_LOGIC;
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    axis_aclk : in STD_LOGIC;
    dac_aclk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : in STD_LOGIC;
    pl_clk0 : in STD_LOGIC;
    send_pkt_i : in STD_LOGIC
  );
end macro_channel_3_imp_OBW35C;

architecture STRUCTURE of macro_channel_3_imp_OBW35C is
  component design_1_loopback_0_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_loopback_0_2;
  component design_1_TX_Block_AP_0_3 is
  port (
    dac_aclk : in STD_LOGIC;
    dac_aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    trn_pulse_o : out STD_LOGIC;
    valid_temp : out STD_LOGIC;
    send_pkt_i : in STD_LOGIC;
    load_data_i : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s00_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m00_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m01_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC
  );
  end component design_1_TX_Block_AP_0_3;
  signal Conn1_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn1_TREADY : STD_LOGIC;
  signal Conn1_TVALID : STD_LOGIC;
  signal Conn2_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn2_TREADY : STD_LOGIC;
  signal Conn2_TVALID : STD_LOGIC;
  signal Conn3_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn3_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_TLAST : STD_LOGIC;
  signal Conn3_TREADY : STD_LOGIC;
  signal Conn4_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn4_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_ARREADY : STD_LOGIC;
  signal Conn4_ARVALID : STD_LOGIC;
  signal Conn4_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn4_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_AWREADY : STD_LOGIC;
  signal Conn4_AWVALID : STD_LOGIC;
  signal Conn4_BREADY : STD_LOGIC;
  signal Conn4_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_BVALID : STD_LOGIC;
  signal Conn4_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn4_RREADY : STD_LOGIC;
  signal Conn4_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_RVALID : STD_LOGIC;
  signal Conn4_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn4_WREADY : STD_LOGIC;
  signal Conn4_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn4_WVALID : STD_LOGIC;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal Op2_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_aclk_1 : STD_LOGIC;
  signal dac_aclk_1 : STD_LOGIC;
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal localstart_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal loopback_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal peripheral_aresetn_1 : STD_LOGIC;
  signal pl_clk0_1 : STD_LOGIC;
  signal send_pkt_i_1 : STD_LOGIC;
  signal soft_reset_axi_reset_soft : STD_LOGIC_VECTOR ( 0 to 0 );
  signal soft_reset_dac_reset_soft : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_TX_Block_AP_3_m00_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_Block_AP_3_m01_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_Block_AP_3_trn_pulse_o_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_Block_AP_3_valid_temp_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_Block_AP_3_m00_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_TX_Block_AP_3_m01_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Conn1_TREADY <= SLOT_0_AXIS4_tready;
  Conn2_TREADY <= SLOT_0_AXIS5_tready;
  Conn3_TDATA(255 downto 0) <= S_AXIS2_tdata(255 downto 0);
  Conn3_TKEEP(31 downto 0) <= S_AXIS2_tkeep(31 downto 0);
  Conn3_TLAST <= S_AXIS2_tlast;
  Conn4_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  Conn4_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  Conn4_ARVALID <= S00_AXI_arvalid;
  Conn4_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  Conn4_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  Conn4_AWVALID <= S00_AXI_awvalid;
  Conn4_BREADY <= S00_AXI_bready;
  Conn4_RREADY <= S00_AXI_rready;
  Conn4_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  Conn4_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  Conn4_WVALID <= S00_AXI_wvalid;
  Din_1(94 downto 0) <= Din(94 downto 0);
  Op2_1(0) <= Op2(0);
  S00_AXI_arready <= Conn4_ARREADY;
  S00_AXI_awready <= Conn4_AWREADY;
  S00_AXI_bresp(1 downto 0) <= Conn4_BRESP(1 downto 0);
  S00_AXI_bvalid <= Conn4_BVALID;
  S00_AXI_rdata(31 downto 0) <= Conn4_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= Conn4_RRESP(1 downto 0);
  S00_AXI_rvalid <= Conn4_RVALID;
  S00_AXI_wready <= Conn4_WREADY;
  SLOT_0_AXIS4_tdata(255 downto 0) <= Conn1_TDATA(255 downto 0);
  SLOT_0_AXIS4_tvalid <= Conn1_TVALID;
  SLOT_0_AXIS5_tdata(255 downto 0) <= Conn2_TDATA(255 downto 0);
  SLOT_0_AXIS5_tvalid <= Conn2_TVALID;
  S_AXIS2_tready <= Conn3_TREADY;
  axi_resetn_1(0) <= axi_resetn(0);
  axis_aclk_1 <= axis_aclk;
  dac_aclk_1 <= dac_aclk;
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  peripheral_aresetn_1 <= peripheral_aresetn;
  pl_clk0_1 <= pl_clk0;
  send_pkt_i_1 <= send_pkt_i;
TX_Block_AP_3: component design_1_TX_Block_AP_0_3
     port map (
      aclk => axis_aclk_1,
      aresetn => soft_reset_axi_reset_soft(0),
      dac_aclk => dac_aclk_1,
      dac_aresetn => soft_reset_dac_reset_soft(0),
      load_data_i => loopback_0_Dout(0),
      m00_axis_tdata(255 downto 0) => Conn1_TDATA(255 downto 0),
      m00_axis_tkeep(31 downto 0) => NLW_TX_Block_AP_3_m00_axis_tkeep_UNCONNECTED(31 downto 0),
      m00_axis_tlast => NLW_TX_Block_AP_3_m00_axis_tlast_UNCONNECTED,
      m00_axis_tready => Conn1_TREADY,
      m00_axis_tvalid => Conn1_TVALID,
      m01_axis_tdata(255 downto 0) => Conn2_TDATA(255 downto 0),
      m01_axis_tkeep(31 downto 0) => NLW_TX_Block_AP_3_m01_axis_tkeep_UNCONNECTED(31 downto 0),
      m01_axis_tlast => NLW_TX_Block_AP_3_m01_axis_tlast_UNCONNECTED,
      m01_axis_tready => Conn2_TREADY,
      m01_axis_tvalid => Conn2_TVALID,
      s00_axi_aclk => pl_clk0_1,
      s00_axi_araddr(3 downto 0) => Conn4_ARADDR(3 downto 0),
      s00_axi_aresetn => peripheral_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn4_ARPROT(2 downto 0),
      s00_axi_arready => Conn4_ARREADY,
      s00_axi_arvalid => Conn4_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn4_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn4_AWPROT(2 downto 0),
      s00_axi_awready => Conn4_AWREADY,
      s00_axi_awvalid => Conn4_AWVALID,
      s00_axi_bready => Conn4_BREADY,
      s00_axi_bresp(1 downto 0) => Conn4_BRESP(1 downto 0),
      s00_axi_bvalid => Conn4_BVALID,
      s00_axi_rdata(31 downto 0) => Conn4_RDATA(31 downto 0),
      s00_axi_rready => Conn4_RREADY,
      s00_axi_rresp(1 downto 0) => Conn4_RRESP(1 downto 0),
      s00_axi_rvalid => Conn4_RVALID,
      s00_axi_wdata(31 downto 0) => Conn4_WDATA(31 downto 0),
      s00_axi_wready => Conn4_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn4_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn4_WVALID,
      s00_axis_tdata(255 downto 0) => Conn3_TDATA(255 downto 0),
      s00_axis_tkeep(31 downto 0) => Conn3_TKEEP(31 downto 0),
      s00_axis_tlast => Conn3_TLAST,
      s00_axis_tready => Conn3_TREADY,
      s00_axis_tvalid => localstart_0_Res(0),
      send_pkt_i => send_pkt_i_1,
      trn_pulse_o => NLW_TX_Block_AP_3_trn_pulse_o_UNCONNECTED,
      valid_temp => NLW_TX_Block_AP_3_valid_temp_UNCONNECTED
    );
localstart_0: entity work.localstart_0_imp_MN7Q8C
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Op2(0) => Op2_1(0),
      Res(0) => localstart_0_Res(0),
      axis_aclk => axis_aclk_1
    );
loopback_0: component design_1_loopback_0_2
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Dout(0) => loopback_0_Dout(0)
    );
soft_reset: entity work.soft_reset_imp_GUR8PE
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      axi_reset_soft(0) => soft_reset_axi_reset_soft(0),
      axi_resetn(0) => axi_resetn_1(0),
      axis_aclk => axis_aclk_1,
      dac_aclk => dac_aclk_1,
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      dac_reset_soft(0) => soft_reset_dac_reset_soft(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity tx_datapath_imp_CKY28M is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI1_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI1_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI1_arready : out STD_LOGIC;
    S00_AXI1_arvalid : in STD_LOGIC;
    S00_AXI1_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI1_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI1_awready : out STD_LOGIC;
    S00_AXI1_awvalid : in STD_LOGIC;
    S00_AXI1_bready : in STD_LOGIC;
    S00_AXI1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI1_bvalid : out STD_LOGIC;
    S00_AXI1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI1_rready : in STD_LOGIC;
    S00_AXI1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI1_rvalid : out STD_LOGIC;
    S00_AXI1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI1_wready : out STD_LOGIC;
    S00_AXI1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI1_wvalid : in STD_LOGIC;
    S00_AXI2_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI2_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI2_arready : out STD_LOGIC;
    S00_AXI2_arvalid : in STD_LOGIC;
    S00_AXI2_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI2_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI2_awready : out STD_LOGIC;
    S00_AXI2_awvalid : in STD_LOGIC;
    S00_AXI2_bready : in STD_LOGIC;
    S00_AXI2_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI2_bvalid : out STD_LOGIC;
    S00_AXI2_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI2_rready : in STD_LOGIC;
    S00_AXI2_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI2_rvalid : out STD_LOGIC;
    S00_AXI2_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI2_wready : out STD_LOGIC;
    S00_AXI2_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI2_wvalid : in STD_LOGIC;
    S00_AXI3_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI3_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI3_arready : out STD_LOGIC;
    S00_AXI3_arvalid : in STD_LOGIC;
    S00_AXI3_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI3_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI3_awready : out STD_LOGIC;
    S00_AXI3_awvalid : in STD_LOGIC;
    S00_AXI3_bready : in STD_LOGIC;
    S00_AXI3_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI3_bvalid : out STD_LOGIC;
    S00_AXI3_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI3_rready : in STD_LOGIC;
    S00_AXI3_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI3_rvalid : out STD_LOGIC;
    S00_AXI3_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI3_wready : out STD_LOGIC;
    S00_AXI3_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI3_wvalid : in STD_LOGIC;
    S00_AXI4_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI4_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI4_arready : out STD_LOGIC;
    S00_AXI4_arvalid : in STD_LOGIC;
    S00_AXI4_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI4_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI4_awready : out STD_LOGIC;
    S00_AXI4_awvalid : in STD_LOGIC;
    S00_AXI4_bready : in STD_LOGIC;
    S00_AXI4_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI4_bvalid : out STD_LOGIC;
    S00_AXI4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI4_rready : in STD_LOGIC;
    S00_AXI4_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI4_rvalid : out STD_LOGIC;
    S00_AXI4_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI4_wready : out STD_LOGIC;
    S00_AXI4_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI4_wvalid : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    SLOT_0_AXIS1_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS1_tready : in STD_LOGIC;
    SLOT_0_AXIS1_tvalid : out STD_LOGIC;
    SLOT_0_AXIS2_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS2_tready : in STD_LOGIC;
    SLOT_0_AXIS2_tvalid : out STD_LOGIC;
    SLOT_0_AXIS3_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS3_tready : in STD_LOGIC;
    SLOT_0_AXIS3_tvalid : out STD_LOGIC;
    SLOT_0_AXIS4_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS4_tready : in STD_LOGIC;
    SLOT_0_AXIS4_tvalid : out STD_LOGIC;
    SLOT_0_AXIS5_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS5_tready : in STD_LOGIC;
    SLOT_0_AXIS5_tvalid : out STD_LOGIC;
    SLOT_0_AXIS6_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS6_tready : in STD_LOGIC;
    SLOT_0_AXIS6_tvalid : out STD_LOGIC;
    SLOT_0_AXIS7_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS7_tready : in STD_LOGIC;
    SLOT_0_AXIS7_tvalid : out STD_LOGIC;
    SLOT_0_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS_tready : in STD_LOGIC;
    SLOT_0_AXIS_tvalid : out STD_LOGIC;
    S_AXIS1_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS1_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS1_tlast : in STD_LOGIC;
    S_AXIS1_tready : out STD_LOGIC;
    S_AXIS2_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS2_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS2_tlast : in STD_LOGIC;
    S_AXIS2_tready : out STD_LOGIC;
    S_AXIS3_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS3_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS3_tlast : in STD_LOGIC;
    S_AXIS3_tready : out STD_LOGIC;
    S_AXIS_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS_tlast : in STD_LOGIC;
    S_AXIS_tready : out STD_LOGIC;
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    axis_aclk : in STD_LOGIC;
    dac_aclk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_INC_BP_4 : out STD_LOGIC;
    o_RTN_BP_0 : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    send_pkt_i : in STD_LOGIC
  );
end tx_datapath_imp_CKY28M;

architecture STRUCTURE of tx_datapath_imp_CKY28M is
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal Conn2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn2_ARREADY : STD_LOGIC;
  signal Conn2_ARVALID : STD_LOGIC;
  signal Conn2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn2_AWREADY : STD_LOGIC;
  signal Conn2_AWVALID : STD_LOGIC;
  signal Conn2_BREADY : STD_LOGIC;
  signal Conn2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_BVALID : STD_LOGIC;
  signal Conn2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_RREADY : STD_LOGIC;
  signal Conn2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_RVALID : STD_LOGIC;
  signal Conn2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_WREADY : STD_LOGIC;
  signal Conn2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn2_WVALID : STD_LOGIC;
  signal Conn3_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn3_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn3_ARREADY : STD_LOGIC;
  signal Conn3_ARVALID : STD_LOGIC;
  signal Conn3_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn3_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn3_AWREADY : STD_LOGIC;
  signal Conn3_AWVALID : STD_LOGIC;
  signal Conn3_BREADY : STD_LOGIC;
  signal Conn3_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn3_BVALID : STD_LOGIC;
  signal Conn3_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_RREADY : STD_LOGIC;
  signal Conn3_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn3_RVALID : STD_LOGIC;
  signal Conn3_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_WREADY : STD_LOGIC;
  signal Conn3_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn3_WVALID : STD_LOGIC;
  signal Conn4_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn4_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_ARREADY : STD_LOGIC;
  signal Conn4_ARVALID : STD_LOGIC;
  signal Conn4_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn4_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_AWREADY : STD_LOGIC;
  signal Conn4_AWVALID : STD_LOGIC;
  signal Conn4_BREADY : STD_LOGIC;
  signal Conn4_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_BVALID : STD_LOGIC;
  signal Conn4_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn4_RREADY : STD_LOGIC;
  signal Conn4_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_RVALID : STD_LOGIC;
  signal Conn4_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn4_WREADY : STD_LOGIC;
  signal Conn4_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn4_WVALID : STD_LOGIC;
  signal Conn5_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn5_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn5_ARREADY : STD_LOGIC;
  signal Conn5_ARVALID : STD_LOGIC;
  signal Conn5_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn5_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn5_AWREADY : STD_LOGIC;
  signal Conn5_AWVALID : STD_LOGIC;
  signal Conn5_BREADY : STD_LOGIC;
  signal Conn5_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn5_BVALID : STD_LOGIC;
  signal Conn5_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn5_RREADY : STD_LOGIC;
  signal Conn5_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn5_RVALID : STD_LOGIC;
  signal Conn5_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn5_WREADY : STD_LOGIC;
  signal Conn5_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn5_WVALID : STD_LOGIC;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal Op2_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op2_2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op2_3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op2_4 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXIS1_1_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal S_AXIS1_1_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXIS1_1_TLAST : STD_LOGIC;
  signal S_AXIS1_1_TREADY : STD_LOGIC;
  signal S_AXIS2_1_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal S_AXIS2_1_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXIS2_1_TLAST : STD_LOGIC;
  signal S_AXIS2_1_TREADY : STD_LOGIC;
  signal S_AXIS3_1_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal S_AXIS3_1_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXIS3_1_TLAST : STD_LOGIC;
  signal S_AXIS3_1_TREADY : STD_LOGIC;
  signal S_AXIS_1_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal S_AXIS_1_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXIS_1_TLAST : STD_LOGIC;
  signal S_AXIS_1_TREADY : STD_LOGIC;
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_aclk_1 : STD_LOGIC;
  signal dac_aclk_1 : STD_LOGIC;
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal macro_channel_0_SLOT_0_AXIS1_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal macro_channel_0_SLOT_0_AXIS1_TREADY : STD_LOGIC;
  signal macro_channel_0_SLOT_0_AXIS1_TVALID : STD_LOGIC;
  signal macro_channel_0_SLOT_0_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal macro_channel_0_SLOT_0_AXIS_TREADY : STD_LOGIC;
  signal macro_channel_0_SLOT_0_AXIS_TVALID : STD_LOGIC;
  signal macro_channel_0_o_INC_BP_4 : STD_LOGIC;
  signal macro_channel_0_o_RTN_BP_0 : STD_LOGIC;
  signal macro_channel_1_SLOT_0_AXIS2_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal macro_channel_1_SLOT_0_AXIS2_TREADY : STD_LOGIC;
  signal macro_channel_1_SLOT_0_AXIS2_TVALID : STD_LOGIC;
  signal macro_channel_1_SLOT_0_AXIS3_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal macro_channel_1_SLOT_0_AXIS3_TREADY : STD_LOGIC;
  signal macro_channel_1_SLOT_0_AXIS3_TVALID : STD_LOGIC;
  signal macro_channel_2_SLOT_0_AXIS6_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal macro_channel_2_SLOT_0_AXIS6_TREADY : STD_LOGIC;
  signal macro_channel_2_SLOT_0_AXIS6_TVALID : STD_LOGIC;
  signal macro_channel_2_SLOT_0_AXIS7_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal macro_channel_2_SLOT_0_AXIS7_TREADY : STD_LOGIC;
  signal macro_channel_2_SLOT_0_AXIS7_TVALID : STD_LOGIC;
  signal macro_channel_3_SLOT_0_AXIS4_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal macro_channel_3_SLOT_0_AXIS4_TREADY : STD_LOGIC;
  signal macro_channel_3_SLOT_0_AXIS4_TVALID : STD_LOGIC;
  signal macro_channel_3_SLOT_0_AXIS5_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal macro_channel_3_SLOT_0_AXIS5_TREADY : STD_LOGIC;
  signal macro_channel_3_SLOT_0_AXIS5_TVALID : STD_LOGIC;
  signal s00_axi_aclk_1 : STD_LOGIC;
  signal s00_axi_aresetn_1 : STD_LOGIC;
  signal send_pkt_i_1 : STD_LOGIC;
begin
  Conn1_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  Conn1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  Conn1_ARVALID <= S00_AXI_arvalid;
  Conn1_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  Conn1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  Conn1_AWVALID <= S00_AXI_awvalid;
  Conn1_BREADY <= S00_AXI_bready;
  Conn1_RREADY <= S00_AXI_rready;
  Conn1_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  Conn1_WVALID <= S00_AXI_wvalid;
  Conn2_ARADDR(39 downto 0) <= S00_AXI1_araddr(39 downto 0);
  Conn2_ARPROT(2 downto 0) <= S00_AXI1_arprot(2 downto 0);
  Conn2_ARVALID <= S00_AXI1_arvalid;
  Conn2_AWADDR(39 downto 0) <= S00_AXI1_awaddr(39 downto 0);
  Conn2_AWPROT(2 downto 0) <= S00_AXI1_awprot(2 downto 0);
  Conn2_AWVALID <= S00_AXI1_awvalid;
  Conn2_BREADY <= S00_AXI1_bready;
  Conn2_RREADY <= S00_AXI1_rready;
  Conn2_WDATA(31 downto 0) <= S00_AXI1_wdata(31 downto 0);
  Conn2_WSTRB(3 downto 0) <= S00_AXI1_wstrb(3 downto 0);
  Conn2_WVALID <= S00_AXI1_wvalid;
  Conn3_ARADDR(39 downto 0) <= S00_AXI2_araddr(39 downto 0);
  Conn3_ARPROT(2 downto 0) <= S00_AXI2_arprot(2 downto 0);
  Conn3_ARVALID <= S00_AXI2_arvalid;
  Conn3_AWADDR(39 downto 0) <= S00_AXI2_awaddr(39 downto 0);
  Conn3_AWPROT(2 downto 0) <= S00_AXI2_awprot(2 downto 0);
  Conn3_AWVALID <= S00_AXI2_awvalid;
  Conn3_BREADY <= S00_AXI2_bready;
  Conn3_RREADY <= S00_AXI2_rready;
  Conn3_WDATA(31 downto 0) <= S00_AXI2_wdata(31 downto 0);
  Conn3_WSTRB(3 downto 0) <= S00_AXI2_wstrb(3 downto 0);
  Conn3_WVALID <= S00_AXI2_wvalid;
  Conn4_ARADDR(39 downto 0) <= S00_AXI3_araddr(39 downto 0);
  Conn4_ARPROT(2 downto 0) <= S00_AXI3_arprot(2 downto 0);
  Conn4_ARVALID <= S00_AXI3_arvalid;
  Conn4_AWADDR(39 downto 0) <= S00_AXI3_awaddr(39 downto 0);
  Conn4_AWPROT(2 downto 0) <= S00_AXI3_awprot(2 downto 0);
  Conn4_AWVALID <= S00_AXI3_awvalid;
  Conn4_BREADY <= S00_AXI3_bready;
  Conn4_RREADY <= S00_AXI3_rready;
  Conn4_WDATA(31 downto 0) <= S00_AXI3_wdata(31 downto 0);
  Conn4_WSTRB(3 downto 0) <= S00_AXI3_wstrb(3 downto 0);
  Conn4_WVALID <= S00_AXI3_wvalid;
  Conn5_ARADDR(39 downto 0) <= S00_AXI4_araddr(39 downto 0);
  Conn5_ARPROT(2 downto 0) <= S00_AXI4_arprot(2 downto 0);
  Conn5_ARVALID <= S00_AXI4_arvalid;
  Conn5_AWADDR(39 downto 0) <= S00_AXI4_awaddr(39 downto 0);
  Conn5_AWPROT(2 downto 0) <= S00_AXI4_awprot(2 downto 0);
  Conn5_AWVALID <= S00_AXI4_awvalid;
  Conn5_BREADY <= S00_AXI4_bready;
  Conn5_RREADY <= S00_AXI4_rready;
  Conn5_WDATA(31 downto 0) <= S00_AXI4_wdata(31 downto 0);
  Conn5_WSTRB(3 downto 0) <= S00_AXI4_wstrb(3 downto 0);
  Conn5_WVALID <= S00_AXI4_wvalid;
  Din_1(94 downto 0) <= Din(94 downto 0);
  Op2_1(0) <= Op2(0);
  Op2_2(0) <= Op3(0);
  Op2_3(0) <= Op4(0);
  Op2_4(0) <= Op5(0);
  S00_AXI1_arready <= Conn2_ARREADY;
  S00_AXI1_awready <= Conn2_AWREADY;
  S00_AXI1_bresp(1 downto 0) <= Conn2_BRESP(1 downto 0);
  S00_AXI1_bvalid <= Conn2_BVALID;
  S00_AXI1_rdata(31 downto 0) <= Conn2_RDATA(31 downto 0);
  S00_AXI1_rresp(1 downto 0) <= Conn2_RRESP(1 downto 0);
  S00_AXI1_rvalid <= Conn2_RVALID;
  S00_AXI1_wready <= Conn2_WREADY;
  S00_AXI2_arready <= Conn3_ARREADY;
  S00_AXI2_awready <= Conn3_AWREADY;
  S00_AXI2_bresp(1 downto 0) <= Conn3_BRESP(1 downto 0);
  S00_AXI2_bvalid <= Conn3_BVALID;
  S00_AXI2_rdata(31 downto 0) <= Conn3_RDATA(31 downto 0);
  S00_AXI2_rresp(1 downto 0) <= Conn3_RRESP(1 downto 0);
  S00_AXI2_rvalid <= Conn3_RVALID;
  S00_AXI2_wready <= Conn3_WREADY;
  S00_AXI3_arready <= Conn4_ARREADY;
  S00_AXI3_awready <= Conn4_AWREADY;
  S00_AXI3_bresp(1 downto 0) <= Conn4_BRESP(1 downto 0);
  S00_AXI3_bvalid <= Conn4_BVALID;
  S00_AXI3_rdata(31 downto 0) <= Conn4_RDATA(31 downto 0);
  S00_AXI3_rresp(1 downto 0) <= Conn4_RRESP(1 downto 0);
  S00_AXI3_rvalid <= Conn4_RVALID;
  S00_AXI3_wready <= Conn4_WREADY;
  S00_AXI4_arready <= Conn5_ARREADY;
  S00_AXI4_awready <= Conn5_AWREADY;
  S00_AXI4_bresp(1 downto 0) <= Conn5_BRESP(1 downto 0);
  S00_AXI4_bvalid <= Conn5_BVALID;
  S00_AXI4_rdata(31 downto 0) <= Conn5_RDATA(31 downto 0);
  S00_AXI4_rresp(1 downto 0) <= Conn5_RRESP(1 downto 0);
  S00_AXI4_rvalid <= Conn5_RVALID;
  S00_AXI4_wready <= Conn5_WREADY;
  S00_AXI_arready <= Conn1_ARREADY;
  S00_AXI_awready <= Conn1_AWREADY;
  S00_AXI_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S00_AXI_bvalid <= Conn1_BVALID;
  S00_AXI_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S00_AXI_rvalid <= Conn1_RVALID;
  S00_AXI_wready <= Conn1_WREADY;
  SLOT_0_AXIS1_tdata(255 downto 0) <= macro_channel_0_SLOT_0_AXIS1_TDATA(255 downto 0);
  SLOT_0_AXIS1_tvalid <= macro_channel_0_SLOT_0_AXIS1_TVALID;
  SLOT_0_AXIS2_tdata(255 downto 0) <= macro_channel_1_SLOT_0_AXIS2_TDATA(255 downto 0);
  SLOT_0_AXIS2_tvalid <= macro_channel_1_SLOT_0_AXIS2_TVALID;
  SLOT_0_AXIS3_tdata(255 downto 0) <= macro_channel_1_SLOT_0_AXIS3_TDATA(255 downto 0);
  SLOT_0_AXIS3_tvalid <= macro_channel_1_SLOT_0_AXIS3_TVALID;
  SLOT_0_AXIS4_tdata(255 downto 0) <= macro_channel_3_SLOT_0_AXIS4_TDATA(255 downto 0);
  SLOT_0_AXIS4_tvalid <= macro_channel_3_SLOT_0_AXIS4_TVALID;
  SLOT_0_AXIS5_tdata(255 downto 0) <= macro_channel_3_SLOT_0_AXIS5_TDATA(255 downto 0);
  SLOT_0_AXIS5_tvalid <= macro_channel_3_SLOT_0_AXIS5_TVALID;
  SLOT_0_AXIS6_tdata(255 downto 0) <= macro_channel_2_SLOT_0_AXIS6_TDATA(255 downto 0);
  SLOT_0_AXIS6_tvalid <= macro_channel_2_SLOT_0_AXIS6_TVALID;
  SLOT_0_AXIS7_tdata(255 downto 0) <= macro_channel_2_SLOT_0_AXIS7_TDATA(255 downto 0);
  SLOT_0_AXIS7_tvalid <= macro_channel_2_SLOT_0_AXIS7_TVALID;
  SLOT_0_AXIS_tdata(255 downto 0) <= macro_channel_0_SLOT_0_AXIS_TDATA(255 downto 0);
  SLOT_0_AXIS_tvalid <= macro_channel_0_SLOT_0_AXIS_TVALID;
  S_AXIS1_1_TDATA(255 downto 0) <= S_AXIS1_tdata(255 downto 0);
  S_AXIS1_1_TKEEP(31 downto 0) <= S_AXIS1_tkeep(31 downto 0);
  S_AXIS1_1_TLAST <= S_AXIS1_tlast;
  S_AXIS1_tready <= S_AXIS1_1_TREADY;
  S_AXIS2_1_TDATA(255 downto 0) <= S_AXIS2_tdata(255 downto 0);
  S_AXIS2_1_TKEEP(31 downto 0) <= S_AXIS2_tkeep(31 downto 0);
  S_AXIS2_1_TLAST <= S_AXIS2_tlast;
  S_AXIS2_tready <= S_AXIS2_1_TREADY;
  S_AXIS3_1_TDATA(255 downto 0) <= S_AXIS3_tdata(255 downto 0);
  S_AXIS3_1_TKEEP(31 downto 0) <= S_AXIS3_tkeep(31 downto 0);
  S_AXIS3_1_TLAST <= S_AXIS3_tlast;
  S_AXIS3_tready <= S_AXIS3_1_TREADY;
  S_AXIS_1_TDATA(255 downto 0) <= S_AXIS_tdata(255 downto 0);
  S_AXIS_1_TKEEP(31 downto 0) <= S_AXIS_tkeep(31 downto 0);
  S_AXIS_1_TLAST <= S_AXIS_tlast;
  S_AXIS_tready <= S_AXIS_1_TREADY;
  axi_resetn_1(0) <= axi_resetn(0);
  axis_aclk_1 <= axis_aclk;
  dac_aclk_1 <= dac_aclk;
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  macro_channel_0_SLOT_0_AXIS1_TREADY <= SLOT_0_AXIS1_tready;
  macro_channel_0_SLOT_0_AXIS_TREADY <= SLOT_0_AXIS_tready;
  macro_channel_1_SLOT_0_AXIS2_TREADY <= SLOT_0_AXIS2_tready;
  macro_channel_1_SLOT_0_AXIS3_TREADY <= SLOT_0_AXIS3_tready;
  macro_channel_2_SLOT_0_AXIS6_TREADY <= SLOT_0_AXIS6_tready;
  macro_channel_2_SLOT_0_AXIS7_TREADY <= SLOT_0_AXIS7_tready;
  macro_channel_3_SLOT_0_AXIS4_TREADY <= SLOT_0_AXIS4_tready;
  macro_channel_3_SLOT_0_AXIS5_TREADY <= SLOT_0_AXIS5_tready;
  o_INC_BP_4 <= macro_channel_0_o_INC_BP_4;
  o_RTN_BP_0 <= macro_channel_0_o_RTN_BP_0;
  s00_axi_aclk_1 <= s00_axi_aclk;
  s00_axi_aresetn_1 <= s00_axi_aresetn;
  send_pkt_i_1 <= send_pkt_i;
macro_channel_0: entity work.macro_channel_0_imp_UL56PH
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Op2(0) => Op2_1(0),
      S00_AXI1_araddr(39 downto 0) => Conn2_ARADDR(39 downto 0),
      S00_AXI1_arprot(2 downto 0) => Conn2_ARPROT(2 downto 0),
      S00_AXI1_arready => Conn2_ARREADY,
      S00_AXI1_arvalid => Conn2_ARVALID,
      S00_AXI1_awaddr(39 downto 0) => Conn2_AWADDR(39 downto 0),
      S00_AXI1_awprot(2 downto 0) => Conn2_AWPROT(2 downto 0),
      S00_AXI1_awready => Conn2_AWREADY,
      S00_AXI1_awvalid => Conn2_AWVALID,
      S00_AXI1_bready => Conn2_BREADY,
      S00_AXI1_bresp(1 downto 0) => Conn2_BRESP(1 downto 0),
      S00_AXI1_bvalid => Conn2_BVALID,
      S00_AXI1_rdata(31 downto 0) => Conn2_RDATA(31 downto 0),
      S00_AXI1_rready => Conn2_RREADY,
      S00_AXI1_rresp(1 downto 0) => Conn2_RRESP(1 downto 0),
      S00_AXI1_rvalid => Conn2_RVALID,
      S00_AXI1_wdata(31 downto 0) => Conn2_WDATA(31 downto 0),
      S00_AXI1_wready => Conn2_WREADY,
      S00_AXI1_wstrb(3 downto 0) => Conn2_WSTRB(3 downto 0),
      S00_AXI1_wvalid => Conn2_WVALID,
      S00_AXI_araddr(39 downto 0) => Conn1_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => Conn1_ARPROT(2 downto 0),
      S00_AXI_arready => Conn1_ARREADY,
      S00_AXI_arvalid => Conn1_ARVALID,
      S00_AXI_awaddr(39 downto 0) => Conn1_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => Conn1_AWPROT(2 downto 0),
      S00_AXI_awready => Conn1_AWREADY,
      S00_AXI_awvalid => Conn1_AWVALID,
      S00_AXI_bready => Conn1_BREADY,
      S00_AXI_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      S00_AXI_bvalid => Conn1_BVALID,
      S00_AXI_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      S00_AXI_rready => Conn1_RREADY,
      S00_AXI_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      S00_AXI_rvalid => Conn1_RVALID,
      S00_AXI_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      S00_AXI_wready => Conn1_WREADY,
      S00_AXI_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      S00_AXI_wvalid => Conn1_WVALID,
      SLOT_0_AXIS1_tdata(255 downto 0) => macro_channel_0_SLOT_0_AXIS1_TDATA(255 downto 0),
      SLOT_0_AXIS1_tready => macro_channel_0_SLOT_0_AXIS1_TREADY,
      SLOT_0_AXIS1_tvalid => macro_channel_0_SLOT_0_AXIS1_TVALID,
      SLOT_0_AXIS_tdata(255 downto 0) => macro_channel_0_SLOT_0_AXIS_TDATA(255 downto 0),
      SLOT_0_AXIS_tready => macro_channel_0_SLOT_0_AXIS_TREADY,
      SLOT_0_AXIS_tvalid => macro_channel_0_SLOT_0_AXIS_TVALID,
      S_AXIS_tdata(255 downto 0) => S_AXIS_1_TDATA(255 downto 0),
      S_AXIS_tkeep(31 downto 0) => S_AXIS_1_TKEEP(31 downto 0),
      S_AXIS_tlast => S_AXIS_1_TLAST,
      S_AXIS_tready => S_AXIS_1_TREADY,
      axi_resetn(0) => axi_resetn_1(0),
      axis_aclk => axis_aclk_1,
      dac_aclk => dac_aclk_1,
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      o_INC_BP_4 => macro_channel_0_o_INC_BP_4,
      o_RTN_BP_0 => macro_channel_0_o_RTN_BP_0,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_aresetn => s00_axi_aresetn_1,
      send_pkt_i => send_pkt_i_1
    );
macro_channel_1: entity work.macro_channel_1_imp_XND94M
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Op2(0) => Op2_2(0),
      S00_AXI_araddr(39 downto 0) => Conn3_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => Conn3_ARPROT(2 downto 0),
      S00_AXI_arready => Conn3_ARREADY,
      S00_AXI_arvalid => Conn3_ARVALID,
      S00_AXI_awaddr(39 downto 0) => Conn3_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => Conn3_AWPROT(2 downto 0),
      S00_AXI_awready => Conn3_AWREADY,
      S00_AXI_awvalid => Conn3_AWVALID,
      S00_AXI_bready => Conn3_BREADY,
      S00_AXI_bresp(1 downto 0) => Conn3_BRESP(1 downto 0),
      S00_AXI_bvalid => Conn3_BVALID,
      S00_AXI_rdata(31 downto 0) => Conn3_RDATA(31 downto 0),
      S00_AXI_rready => Conn3_RREADY,
      S00_AXI_rresp(1 downto 0) => Conn3_RRESP(1 downto 0),
      S00_AXI_rvalid => Conn3_RVALID,
      S00_AXI_wdata(31 downto 0) => Conn3_WDATA(31 downto 0),
      S00_AXI_wready => Conn3_WREADY,
      S00_AXI_wstrb(3 downto 0) => Conn3_WSTRB(3 downto 0),
      S00_AXI_wvalid => Conn3_WVALID,
      SLOT_0_AXIS2_tdata(255 downto 0) => macro_channel_1_SLOT_0_AXIS2_TDATA(255 downto 0),
      SLOT_0_AXIS2_tready => macro_channel_1_SLOT_0_AXIS2_TREADY,
      SLOT_0_AXIS2_tvalid => macro_channel_1_SLOT_0_AXIS2_TVALID,
      SLOT_0_AXIS3_tdata(255 downto 0) => macro_channel_1_SLOT_0_AXIS3_TDATA(255 downto 0),
      SLOT_0_AXIS3_tready => macro_channel_1_SLOT_0_AXIS3_TREADY,
      SLOT_0_AXIS3_tvalid => macro_channel_1_SLOT_0_AXIS3_TVALID,
      S_AXIS1_tdata(255 downto 0) => S_AXIS1_1_TDATA(255 downto 0),
      S_AXIS1_tkeep(31 downto 0) => S_AXIS1_1_TKEEP(31 downto 0),
      S_AXIS1_tlast => S_AXIS1_1_TLAST,
      S_AXIS1_tready => S_AXIS1_1_TREADY,
      axi_resetn(0) => axi_resetn_1(0),
      axis_aclk => axis_aclk_1,
      dac_aclk => dac_aclk_1,
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      peripheral_aresetn => s00_axi_aresetn_1,
      pl_clk0 => s00_axi_aclk_1,
      send_pkt_i => send_pkt_i_1
    );
macro_channel_2: entity work.macro_channel_2_imp_HZ7GKZ
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Op2(0) => Op2_3(0),
      S00_AXI_araddr(39 downto 0) => Conn4_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => Conn4_ARPROT(2 downto 0),
      S00_AXI_arready => Conn4_ARREADY,
      S00_AXI_arvalid => Conn4_ARVALID,
      S00_AXI_awaddr(39 downto 0) => Conn4_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => Conn4_AWPROT(2 downto 0),
      S00_AXI_awready => Conn4_AWREADY,
      S00_AXI_awvalid => Conn4_AWVALID,
      S00_AXI_bready => Conn4_BREADY,
      S00_AXI_bresp(1 downto 0) => Conn4_BRESP(1 downto 0),
      S00_AXI_bvalid => Conn4_BVALID,
      S00_AXI_rdata(31 downto 0) => Conn4_RDATA(31 downto 0),
      S00_AXI_rready => Conn4_RREADY,
      S00_AXI_rresp(1 downto 0) => Conn4_RRESP(1 downto 0),
      S00_AXI_rvalid => Conn4_RVALID,
      S00_AXI_wdata(31 downto 0) => Conn4_WDATA(31 downto 0),
      S00_AXI_wready => Conn4_WREADY,
      S00_AXI_wstrb(3 downto 0) => Conn4_WSTRB(3 downto 0),
      S00_AXI_wvalid => Conn4_WVALID,
      SLOT_0_AXIS6_tdata(255 downto 0) => macro_channel_2_SLOT_0_AXIS6_TDATA(255 downto 0),
      SLOT_0_AXIS6_tready => macro_channel_2_SLOT_0_AXIS6_TREADY,
      SLOT_0_AXIS6_tvalid => macro_channel_2_SLOT_0_AXIS6_TVALID,
      SLOT_0_AXIS7_tdata(255 downto 0) => macro_channel_2_SLOT_0_AXIS7_TDATA(255 downto 0),
      SLOT_0_AXIS7_tready => macro_channel_2_SLOT_0_AXIS7_TREADY,
      SLOT_0_AXIS7_tvalid => macro_channel_2_SLOT_0_AXIS7_TVALID,
      S_AXIS3_tdata(255 downto 0) => S_AXIS2_1_TDATA(255 downto 0),
      S_AXIS3_tkeep(31 downto 0) => S_AXIS2_1_TKEEP(31 downto 0),
      S_AXIS3_tlast => S_AXIS2_1_TLAST,
      S_AXIS3_tready => S_AXIS2_1_TREADY,
      axi_resetn(0) => axi_resetn_1(0),
      axis_aclk => axis_aclk_1,
      dac_aclk => dac_aclk_1,
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      peripheral_aresetn => s00_axi_aresetn_1,
      pl_clk0 => s00_axi_aclk_1,
      send_pkt_i => send_pkt_i_1
    );
macro_channel_3: entity work.macro_channel_3_imp_OBW35C
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Op2(0) => Op2_4(0),
      S00_AXI_araddr(39 downto 0) => Conn5_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => Conn5_ARPROT(2 downto 0),
      S00_AXI_arready => Conn5_ARREADY,
      S00_AXI_arvalid => Conn5_ARVALID,
      S00_AXI_awaddr(39 downto 0) => Conn5_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => Conn5_AWPROT(2 downto 0),
      S00_AXI_awready => Conn5_AWREADY,
      S00_AXI_awvalid => Conn5_AWVALID,
      S00_AXI_bready => Conn5_BREADY,
      S00_AXI_bresp(1 downto 0) => Conn5_BRESP(1 downto 0),
      S00_AXI_bvalid => Conn5_BVALID,
      S00_AXI_rdata(31 downto 0) => Conn5_RDATA(31 downto 0),
      S00_AXI_rready => Conn5_RREADY,
      S00_AXI_rresp(1 downto 0) => Conn5_RRESP(1 downto 0),
      S00_AXI_rvalid => Conn5_RVALID,
      S00_AXI_wdata(31 downto 0) => Conn5_WDATA(31 downto 0),
      S00_AXI_wready => Conn5_WREADY,
      S00_AXI_wstrb(3 downto 0) => Conn5_WSTRB(3 downto 0),
      S00_AXI_wvalid => Conn5_WVALID,
      SLOT_0_AXIS4_tdata(255 downto 0) => macro_channel_3_SLOT_0_AXIS4_TDATA(255 downto 0),
      SLOT_0_AXIS4_tready => macro_channel_3_SLOT_0_AXIS4_TREADY,
      SLOT_0_AXIS4_tvalid => macro_channel_3_SLOT_0_AXIS4_TVALID,
      SLOT_0_AXIS5_tdata(255 downto 0) => macro_channel_3_SLOT_0_AXIS5_TDATA(255 downto 0),
      SLOT_0_AXIS5_tready => macro_channel_3_SLOT_0_AXIS5_TREADY,
      SLOT_0_AXIS5_tvalid => macro_channel_3_SLOT_0_AXIS5_TVALID,
      S_AXIS2_tdata(255 downto 0) => S_AXIS3_1_TDATA(255 downto 0),
      S_AXIS2_tkeep(31 downto 0) => S_AXIS3_1_TKEEP(31 downto 0),
      S_AXIS2_tlast => S_AXIS3_1_TLAST,
      S_AXIS2_tready => S_AXIS3_1_TREADY,
      axi_resetn(0) => axi_resetn_1(0),
      axis_aclk => axis_aclk_1,
      dac_aclk => dac_aclk_1,
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      peripheral_aresetn => s00_axi_aresetn_1,
      pl_clk0 => s00_axi_aclk_1,
      send_pkt_i => send_pkt_i_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1 is
  port (
    CLK_DIFF_PL_CLK_clk_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_DIFF_PL_CLK_clk_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_DIFF_SYSREF_CLK_clk_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_DIFF_SYSREF_CLK_clk_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    SPI_MO : out STD_LOGIC;
    SPI_MO1 : out STD_LOGIC;
    SPI_SCLK : out STD_LOGIC;
    SPI_SCLK1 : out STD_LOGIC;
    SPI_SS0 : out STD_LOGIC;
    SPI_SS1 : out STD_LOGIC;
    SPI_SS2 : out STD_LOGIC;
    SPI_SS3 : out STD_LOGIC;
    adc0_clk_0_clk_n : in STD_LOGIC;
    adc0_clk_0_clk_p : in STD_LOGIC;
    adc1_clk_0_clk_n : in STD_LOGIC;
    adc1_clk_0_clk_p : in STD_LOGIC;
    adc2_clk_0_clk_n : in STD_LOGIC;
    adc2_clk_0_clk_p : in STD_LOGIC;
    adc3_clk_0_clk_n : in STD_LOGIC;
    adc3_clk_0_clk_p : in STD_LOGIC;
    dac0_clk_clk_n : in STD_LOGIC;
    dac0_clk_clk_p : in STD_LOGIC;
    dac1_clk_0_clk_n : in STD_LOGIC;
    dac1_clk_0_clk_p : in STD_LOGIC;
    ddr4_sdram_act_n : out STD_LOGIC;
    ddr4_sdram_adr : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ddr4_sdram_ba : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr4_sdram_bg : out STD_LOGIC;
    ddr4_sdram_ck_c : out STD_LOGIC;
    ddr4_sdram_ck_t : out STD_LOGIC;
    ddr4_sdram_cke : out STD_LOGIC;
    ddr4_sdram_cs_n : out STD_LOGIC;
    ddr4_sdram_dm_n : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    ddr4_sdram_dq : inout STD_LOGIC_VECTOR ( 63 downto 0 );
    ddr4_sdram_dqs_c : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    ddr4_sdram_dqs_t : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    ddr4_sdram_odt : out STD_LOGIC;
    ddr4_sdram_reset_n : out STD_LOGIC;
    o_INC_BP_0 : out STD_LOGIC;
    o_INC_BP_1 : out STD_LOGIC;
    o_INC_BP_2 : out STD_LOGIC;
    o_INC_BP_3 : out STD_LOGIC;
    o_RTN_BP_0 : out STD_LOGIC;
    o_RTN_BP_1 : out STD_LOGIC;
    o_RTN_BP_2 : out STD_LOGIC;
    o_RTN_BP_3 : out STD_LOGIC;
    reset : in STD_LOGIC;
    sysref_in_diff_n : in STD_LOGIC;
    sysref_in_diff_p : in STD_LOGIC;
    user_si570_sysclk_clk_n : in STD_LOGIC;
    user_si570_sysclk_clk_p : in STD_LOGIC;
    vin0_01_0_v_n : in STD_LOGIC;
    vin0_01_0_v_p : in STD_LOGIC;
    vin0_23_0_v_n : in STD_LOGIC;
    vin0_23_0_v_p : in STD_LOGIC;
    vin1_01_0_v_n : in STD_LOGIC;
    vin1_01_0_v_p : in STD_LOGIC;
    vin1_23_0_v_n : in STD_LOGIC;
    vin1_23_0_v_p : in STD_LOGIC;
    vin2_01_0_v_n : in STD_LOGIC;
    vin2_01_0_v_p : in STD_LOGIC;
    vin2_23_0_v_n : in STD_LOGIC;
    vin2_23_0_v_p : in STD_LOGIC;
    vin3_01_0_v_n : in STD_LOGIC;
    vin3_01_0_v_p : in STD_LOGIC;
    vin3_23_0_v_n : in STD_LOGIC;
    vin3_23_0_v_p : in STD_LOGIC;
    vout00_0_v_n : out STD_LOGIC;
    vout00_0_v_p : out STD_LOGIC;
    vout01_0_v_n : out STD_LOGIC;
    vout01_0_v_p : out STD_LOGIC;
    vout02_0_v_n : out STD_LOGIC;
    vout02_0_v_p : out STD_LOGIC;
    vout03_0_v_n : out STD_LOGIC;
    vout03_0_v_p : out STD_LOGIC;
    vout10_0_v_n : out STD_LOGIC;
    vout10_0_v_p : out STD_LOGIC;
    vout11_0_v_n : out STD_LOGIC;
    vout11_0_v_p : out STD_LOGIC;
    vout12_0_v_n : out STD_LOGIC;
    vout12_0_v_p : out STD_LOGIC;
    vout13_0_v_n : out STD_LOGIC;
    vout13_0_v_p : out STD_LOGIC
  );
  attribute core_generation_info : string;
  attribute core_generation_info of design_1 : entity is "design_1,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=design_1,x_ipVersion=1.00.a,x_ipLanguage=VHDL,numBlks=203,numReposBlks=143,numNonXlnxBlks=13,numHierBlks=60,maxHierDepth=2,numSysgenBlks=0,numHlsBlks=0,numHdlrefBlks=1,numPkgbdBlks=0,bdsource=USER,da_axi4_cnt=79,da_board_cnt=5,da_clkrst_cnt=23,da_zynq_ultra_ps_e_cnt=1,synth_mode=OOC_per_IP}";
  attribute hw_handoff : string;
  attribute hw_handoff of design_1 : entity is "design_1.hwdef";
end design_1;

architecture STRUCTURE of design_1 is
  component design_1_zynq_ultra_ps_e_0_0 is
  port (
    maxihpm0_fpd_aclk : in STD_LOGIC;
    maxigp0_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    maxigp0_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    maxigp0_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp0_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp0_awlock : out STD_LOGIC;
    maxigp0_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp0_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp0_awvalid : out STD_LOGIC;
    maxigp0_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_awready : in STD_LOGIC;
    maxigp0_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    maxigp0_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_wlast : out STD_LOGIC;
    maxigp0_wvalid : out STD_LOGIC;
    maxigp0_wready : in STD_LOGIC;
    maxigp0_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp0_bvalid : in STD_LOGIC;
    maxigp0_bready : out STD_LOGIC;
    maxigp0_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    maxigp0_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    maxigp0_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp0_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp0_arlock : out STD_LOGIC;
    maxigp0_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp0_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp0_arvalid : out STD_LOGIC;
    maxigp0_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_arready : in STD_LOGIC;
    maxigp0_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    maxigp0_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp0_rlast : in STD_LOGIC;
    maxigp0_rvalid : in STD_LOGIC;
    maxigp0_rready : out STD_LOGIC;
    maxigp0_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp0_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxihpm1_fpd_aclk : in STD_LOGIC;
    maxigp1_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    maxigp1_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    maxigp1_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp1_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp1_awlock : out STD_LOGIC;
    maxigp1_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp1_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp1_awvalid : out STD_LOGIC;
    maxigp1_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_awready : in STD_LOGIC;
    maxigp1_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    maxigp1_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_wlast : out STD_LOGIC;
    maxigp1_wvalid : out STD_LOGIC;
    maxigp1_wready : in STD_LOGIC;
    maxigp1_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp1_bvalid : in STD_LOGIC;
    maxigp1_bready : out STD_LOGIC;
    maxigp1_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    maxigp1_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    maxigp1_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp1_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp1_arlock : out STD_LOGIC;
    maxigp1_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp1_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp1_arvalid : out STD_LOGIC;
    maxigp1_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_arready : in STD_LOGIC;
    maxigp1_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    maxigp1_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp1_rlast : in STD_LOGIC;
    maxigp1_rvalid : in STD_LOGIC;
    maxigp1_rready : out STD_LOGIC;
    maxigp1_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp1_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    emio_gpio_i : in STD_LOGIC_VECTOR ( 94 downto 0 );
    emio_gpio_o : out STD_LOGIC_VECTOR ( 94 downto 0 );
    emio_gpio_t : out STD_LOGIC_VECTOR ( 94 downto 0 );
    emio_spi0_sclk_i : in STD_LOGIC;
    emio_spi0_sclk_o : out STD_LOGIC;
    emio_spi0_sclk_t : out STD_LOGIC;
    emio_spi0_m_i : in STD_LOGIC;
    emio_spi0_m_o : out STD_LOGIC;
    emio_spi0_mo_t : out STD_LOGIC;
    emio_spi0_s_i : in STD_LOGIC;
    emio_spi0_s_o : out STD_LOGIC;
    emio_spi0_so_t : out STD_LOGIC;
    emio_spi0_ss_i_n : in STD_LOGIC;
    emio_spi0_ss_o_n : out STD_LOGIC;
    emio_spi0_ss1_o_n : out STD_LOGIC;
    emio_spi0_ss_n_t : out STD_LOGIC;
    emio_spi1_sclk_i : in STD_LOGIC;
    emio_spi1_sclk_o : out STD_LOGIC;
    emio_spi1_sclk_t : out STD_LOGIC;
    emio_spi1_m_i : in STD_LOGIC;
    emio_spi1_m_o : out STD_LOGIC;
    emio_spi1_mo_t : out STD_LOGIC;
    emio_spi1_s_i : in STD_LOGIC;
    emio_spi1_s_o : out STD_LOGIC;
    emio_spi1_so_t : out STD_LOGIC;
    emio_spi1_ss_i_n : in STD_LOGIC;
    emio_spi1_ss_o_n : out STD_LOGIC;
    emio_spi1_ss1_o_n : out STD_LOGIC;
    emio_spi1_ss_n_t : out STD_LOGIC;
    pl_ps_irq0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pl_resetn0 : out STD_LOGIC;
    pl_clk0 : out STD_LOGIC
  );
  end component design_1_zynq_ultra_ps_e_0_0;
  component design_1_usp_rf_data_converter_0_0 is
  port (
    adc0_clk_p : in STD_LOGIC;
    adc0_clk_n : in STD_LOGIC;
    clk_adc0 : out STD_LOGIC;
    adc1_clk_p : in STD_LOGIC;
    adc1_clk_n : in STD_LOGIC;
    clk_adc1 : out STD_LOGIC;
    adc2_clk_p : in STD_LOGIC;
    adc2_clk_n : in STD_LOGIC;
    clk_adc2 : out STD_LOGIC;
    adc3_clk_p : in STD_LOGIC;
    adc3_clk_n : in STD_LOGIC;
    clk_adc3 : out STD_LOGIC;
    dac0_clk_p : in STD_LOGIC;
    dac0_clk_n : in STD_LOGIC;
    clk_dac0 : out STD_LOGIC;
    dac1_clk_p : in STD_LOGIC;
    dac1_clk_n : in STD_LOGIC;
    clk_dac1 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    irq : out STD_LOGIC;
    sysref_in_p : in STD_LOGIC;
    sysref_in_n : in STD_LOGIC;
    user_sysref_adc : in STD_LOGIC;
    user_sysref_dac : in STD_LOGIC;
    vin0_01_p : in STD_LOGIC;
    vin0_01_n : in STD_LOGIC;
    vin0_23_p : in STD_LOGIC;
    vin0_23_n : in STD_LOGIC;
    vin1_01_p : in STD_LOGIC;
    vin1_01_n : in STD_LOGIC;
    vin1_23_p : in STD_LOGIC;
    vin1_23_n : in STD_LOGIC;
    vin2_01_p : in STD_LOGIC;
    vin2_01_n : in STD_LOGIC;
    vin2_23_p : in STD_LOGIC;
    vin2_23_n : in STD_LOGIC;
    vin3_01_p : in STD_LOGIC;
    vin3_01_n : in STD_LOGIC;
    vin3_23_p : in STD_LOGIC;
    vin3_23_n : in STD_LOGIC;
    vout00_p : out STD_LOGIC;
    vout00_n : out STD_LOGIC;
    vout01_p : out STD_LOGIC;
    vout01_n : out STD_LOGIC;
    vout02_p : out STD_LOGIC;
    vout02_n : out STD_LOGIC;
    vout03_p : out STD_LOGIC;
    vout03_n : out STD_LOGIC;
    vout10_p : out STD_LOGIC;
    vout10_n : out STD_LOGIC;
    vout11_p : out STD_LOGIC;
    vout11_n : out STD_LOGIC;
    vout12_p : out STD_LOGIC;
    vout12_n : out STD_LOGIC;
    vout13_p : out STD_LOGIC;
    vout13_n : out STD_LOGIC;
    m0_axis_aresetn : in STD_LOGIC;
    m0_axis_aclk : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m02_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m02_axis_tvalid : out STD_LOGIC;
    m02_axis_tready : in STD_LOGIC;
    m1_axis_aresetn : in STD_LOGIC;
    m1_axis_aclk : in STD_LOGIC;
    m10_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m10_axis_tvalid : out STD_LOGIC;
    m10_axis_tready : in STD_LOGIC;
    m12_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m12_axis_tvalid : out STD_LOGIC;
    m12_axis_tready : in STD_LOGIC;
    m2_axis_aresetn : in STD_LOGIC;
    m2_axis_aclk : in STD_LOGIC;
    m20_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m20_axis_tvalid : out STD_LOGIC;
    m20_axis_tready : in STD_LOGIC;
    m22_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m22_axis_tvalid : out STD_LOGIC;
    m22_axis_tready : in STD_LOGIC;
    m3_axis_aresetn : in STD_LOGIC;
    m3_axis_aclk : in STD_LOGIC;
    m30_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m30_axis_tvalid : out STD_LOGIC;
    m30_axis_tready : in STD_LOGIC;
    m32_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m32_axis_tvalid : out STD_LOGIC;
    m32_axis_tready : in STD_LOGIC;
    s0_axis_aresetn : in STD_LOGIC;
    s0_axis_aclk : in STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s01_axis_tvalid : in STD_LOGIC;
    s01_axis_tready : out STD_LOGIC;
    s02_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s02_axis_tvalid : in STD_LOGIC;
    s02_axis_tready : out STD_LOGIC;
    s03_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s03_axis_tvalid : in STD_LOGIC;
    s03_axis_tready : out STD_LOGIC;
    s1_axis_aresetn : in STD_LOGIC;
    s1_axis_aclk : in STD_LOGIC;
    s10_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s10_axis_tvalid : in STD_LOGIC;
    s10_axis_tready : out STD_LOGIC;
    s11_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s11_axis_tvalid : in STD_LOGIC;
    s11_axis_tready : out STD_LOGIC;
    s12_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s12_axis_tvalid : in STD_LOGIC;
    s12_axis_tready : out STD_LOGIC;
    s13_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s13_axis_tvalid : in STD_LOGIC;
    s13_axis_tready : out STD_LOGIC
  );
  end component design_1_usp_rf_data_converter_0_0;
  component design_1_intr_block_0_1 is
  port (
    bd_flag : in STD_LOGIC;
    irq : out STD_LOGIC
  );
  end component design_1_intr_block_0_1;
  signal CLK_DIFF_SYSREF_CLK_1_CLK_N : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CLK_DIFF_SYSREF_CLK_1_CLK_P : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CLK_IN_D_0_1_CLK_N : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CLK_IN_D_0_1_CLK_P : STD_LOGIC_VECTOR ( 0 to 0 );
  signal MTS_Block_adc_clk : STD_LOGIC;
  signal MTS_Block_dac_clk : STD_LOGIC;
  signal MTS_Block_dac_clk1 : STD_LOGIC;
  signal MTS_Block_user_sysref_adc : STD_LOGIC;
  signal MTS_Block_user_sysref_dac : STD_LOGIC;
  signal S00_AXI5_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI5_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI5_1_ARREADY : STD_LOGIC;
  signal S00_AXI5_1_ARVALID : STD_LOGIC;
  signal S00_AXI5_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI5_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI5_1_AWREADY : STD_LOGIC;
  signal S00_AXI5_1_AWVALID : STD_LOGIC;
  signal S00_AXI5_1_BREADY : STD_LOGIC;
  signal S00_AXI5_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI5_1_BVALID : STD_LOGIC;
  signal S00_AXI5_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI5_1_RREADY : STD_LOGIC;
  signal S00_AXI5_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI5_1_RVALID : STD_LOGIC;
  signal S00_AXI5_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI5_1_WREADY : STD_LOGIC;
  signal S00_AXI5_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI5_1_WVALID : STD_LOGIC;
  signal S00_AXI8_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI8_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI8_1_ARREADY : STD_LOGIC;
  signal S00_AXI8_1_ARVALID : STD_LOGIC;
  signal S00_AXI8_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI8_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI8_1_AWREADY : STD_LOGIC;
  signal S00_AXI8_1_AWVALID : STD_LOGIC;
  signal S00_AXI8_1_BREADY : STD_LOGIC;
  signal S00_AXI8_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI8_1_BVALID : STD_LOGIC;
  signal S00_AXI8_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI8_1_RREADY : STD_LOGIC;
  signal S00_AXI8_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI8_1_RVALID : STD_LOGIC;
  signal S00_AXI8_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI8_1_WREADY : STD_LOGIC;
  signal S00_AXI8_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI8_1_WVALID : STD_LOGIC;
  signal S00_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal S00_AXI_1_ARLOCK : STD_LOGIC;
  signal S00_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_ARVALID : STD_LOGIC;
  signal S00_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal S00_AXI_1_AWLOCK : STD_LOGIC;
  signal S00_AXI_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_AWVALID : STD_LOGIC;
  signal S00_AXI_1_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_BREADY : STD_LOGIC;
  signal S00_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S00_AXI_1_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_RREADY : STD_LOGIC;
  signal S00_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S00_AXI_1_WLAST : STD_LOGIC;
  signal S00_AXI_1_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_WVALID : STD_LOGIC;
  signal SPB_blocks_Res1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_LITE_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S_AXI_LITE_1_ARREADY : STD_LOGIC;
  signal S_AXI_LITE_1_ARVALID : STD_LOGIC;
  signal S_AXI_LITE_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S_AXI_LITE_1_AWREADY : STD_LOGIC;
  signal S_AXI_LITE_1_AWVALID : STD_LOGIC;
  signal S_AXI_LITE_1_BREADY : STD_LOGIC;
  signal S_AXI_LITE_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_LITE_1_BVALID : STD_LOGIC;
  signal S_AXI_LITE_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_LITE_1_RREADY : STD_LOGIC;
  signal S_AXI_LITE_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_LITE_1_RVALID : STD_LOGIC;
  signal S_AXI_LITE_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_LITE_1_WREADY : STD_LOGIC;
  signal S_AXI_LITE_1_WVALID : STD_LOGIC;
  signal adc0_clk_0_1_CLK_N : STD_LOGIC;
  signal adc0_clk_0_1_CLK_P : STD_LOGIC;
  signal adc1_clk_0_1_CLK_N : STD_LOGIC;
  signal adc1_clk_0_1_CLK_P : STD_LOGIC;
  signal adc2_clk_0_1_CLK_N : STD_LOGIC;
  signal adc2_clk_0_1_CLK_P : STD_LOGIC;
  signal adc3_clk_0_1_CLK_N : STD_LOGIC;
  signal adc3_clk_0_1_CLK_P : STD_LOGIC;
  signal axi_interconnect_2_M01_AXI_ARADDR : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal axi_interconnect_2_M01_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M01_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M01_AXI_AWADDR : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal axi_interconnect_2_M01_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M01_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M01_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M01_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M01_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M01_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M01_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M01_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M01_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M01_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M01_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M01_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M01_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M02_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M02_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M02_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M02_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M02_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M02_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M02_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M02_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M02_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M02_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M02_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M02_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M02_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M02_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M02_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M02_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M02_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M02_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M02_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M03_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M03_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M03_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M03_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M03_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M03_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M03_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M03_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M03_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M06_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M06_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M06_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M06_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M06_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M06_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M06_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M06_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M06_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M06_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M06_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M06_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M06_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M06_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M06_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M06_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M06_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M06_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M06_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M08_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M08_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M08_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M08_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M08_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M08_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M08_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M08_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M08_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M08_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M08_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M08_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M08_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M08_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M08_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M08_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M08_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M08_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M08_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M09_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M09_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M09_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M09_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M09_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M09_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M09_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M09_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M09_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M14_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M14_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M14_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M14_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M14_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M14_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M14_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M14_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M14_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M16_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M16_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M16_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M16_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M16_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M16_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M16_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M16_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M16_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M17_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M17_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M17_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M17_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M17_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M17_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M17_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M17_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M17_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M17_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M17_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M17_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M17_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M17_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M17_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M17_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M17_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M17_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M17_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M18_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M18_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M18_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M18_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M18_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M18_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M18_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M18_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M18_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M19_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M19_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M19_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M19_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M19_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M19_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M19_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M19_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M19_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M20_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M20_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M20_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M20_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M20_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M20_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M20_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M20_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M20_AXI_WVALID : STD_LOGIC;
  signal control_block_adc_control : STD_LOGIC;
  signal control_block_dac_control : STD_LOGIC;
  signal dac0_clk_0_1_CLK_N : STD_LOGIC;
  signal dac0_clk_0_1_CLK_P : STD_LOGIC;
  signal dac1_clk_0_1_CLK_N : STD_LOGIC;
  signal dac1_clk_0_1_CLK_P : STD_LOGIC;
  signal dac_dma_block_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_dma_block_M00_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac_dma_block_M00_AXIS_TLAST : STD_LOGIC;
  signal dac_dma_block_M00_AXIS_TREADY : STD_LOGIC;
  signal dac_dma_block_M00_AXIS_tvalid : STD_LOGIC;
  signal dac_dma_block_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_dma_block_M01_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac_dma_block_M01_AXIS_TLAST : STD_LOGIC;
  signal dac_dma_block_M01_AXIS_TREADY : STD_LOGIC;
  signal dac_dma_block_M01_AXIS_tvalid : STD_LOGIC;
  signal dac_dma_block_M02_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_dma_block_M02_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac_dma_block_M02_AXIS_TLAST : STD_LOGIC;
  signal dac_dma_block_M02_AXIS_TREADY : STD_LOGIC;
  signal dac_dma_block_M02_AXIS_tvalid : STD_LOGIC;
  signal dac_dma_block_M03_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_dma_block_M03_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac_dma_block_M03_AXIS_TLAST : STD_LOGIC;
  signal dac_dma_block_M03_AXIS_TREADY : STD_LOGIC;
  signal dac_dma_block_M03_AXIS_tvalid : STD_LOGIC;
  signal dac_dma_block_M_AXI_MM2S_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal dac_dma_block_M_AXI_MM2S_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dac_dma_block_M_AXI_MM2S_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dac_dma_block_M_AXI_MM2S_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dac_dma_block_M_AXI_MM2S_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_dma_block_M_AXI_MM2S_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dac_dma_block_M_AXI_MM2S_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dac_dma_block_M_AXI_MM2S_ARREADY : STD_LOGIC;
  signal dac_dma_block_M_AXI_MM2S_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dac_dma_block_M_AXI_MM2S_ARVALID : STD_LOGIC;
  signal dac_dma_block_M_AXI_MM2S_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal dac_dma_block_M_AXI_MM2S_RLAST : STD_LOGIC;
  signal dac_dma_block_M_AXI_MM2S_RREADY : STD_LOGIC;
  signal dac_dma_block_M_AXI_MM2S_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dac_dma_block_M_AXI_MM2S_RVALID : STD_LOGIC;
  signal ddr_block_C0_DDR4_0_ACT_N : STD_LOGIC;
  signal ddr_block_C0_DDR4_0_ADR : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal ddr_block_C0_DDR4_0_BA : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ddr_block_C0_DDR4_0_BG : STD_LOGIC;
  signal ddr_block_C0_DDR4_0_CKE : STD_LOGIC;
  signal ddr_block_C0_DDR4_0_CK_C : STD_LOGIC;
  signal ddr_block_C0_DDR4_0_CK_T : STD_LOGIC;
  signal ddr_block_C0_DDR4_0_CS_N : STD_LOGIC;
  signal ddr_block_C0_DDR4_0_DM_N : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ddr_block_C0_DDR4_0_DQ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal ddr_block_C0_DDR4_0_DQS_C : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ddr_block_C0_DDR4_0_DQS_T : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ddr_block_C0_DDR4_0_ODT : STD_LOGIC;
  signal ddr_block_C0_DDR4_0_RESET_N : STD_LOGIC;
  signal ddr_block_c0_ddr4_ui_clk : STD_LOGIC;
  signal ext_reset_in1_1 : STD_LOGIC;
  signal intr_block_0_irq : STD_LOGIC;
  signal reset_1 : STD_LOGIC;
  signal reset_block_peripheral_aresetn1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal reset_block_peripheral_aresetn3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_ddr4_0_333M_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_ps8_0_96M_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_axis_aclk1_1 : STD_LOGIC;
  signal sysref_in_0_1_diff_n : STD_LOGIC;
  signal sysref_in_0_1_diff_p : STD_LOGIC;
  signal tx_SLOT_0_AXIS1_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_SLOT_0_AXIS1_TREADY : STD_LOGIC;
  signal tx_SLOT_0_AXIS1_TVALID : STD_LOGIC;
  signal tx_SLOT_0_AXIS2_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_SLOT_0_AXIS2_TREADY : STD_LOGIC;
  signal tx_SLOT_0_AXIS2_TVALID : STD_LOGIC;
  signal tx_SLOT_0_AXIS3_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_SLOT_0_AXIS3_TREADY : STD_LOGIC;
  signal tx_SLOT_0_AXIS3_TVALID : STD_LOGIC;
  signal tx_SLOT_0_AXIS4_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_SLOT_0_AXIS4_TREADY : STD_LOGIC;
  signal tx_SLOT_0_AXIS4_TVALID : STD_LOGIC;
  signal tx_SLOT_0_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_SLOT_0_AXIS_TREADY : STD_LOGIC;
  signal tx_SLOT_0_AXIS_TVALID : STD_LOGIC;
  signal tx_datapath_SLOT_0_AXIS5_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_datapath_SLOT_0_AXIS5_TREADY : STD_LOGIC;
  signal tx_datapath_SLOT_0_AXIS5_TVALID : STD_LOGIC;
  signal tx_datapath_SLOT_0_AXIS6_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_datapath_SLOT_0_AXIS6_TREADY : STD_LOGIC;
  signal tx_datapath_SLOT_0_AXIS6_TVALID : STD_LOGIC;
  signal tx_datapath_SLOT_0_AXIS7_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_datapath_SLOT_0_AXIS7_TREADY : STD_LOGIC;
  signal tx_datapath_SLOT_0_AXIS7_TVALID : STD_LOGIC;
  signal tx_datapath_o_INC_BP_4 : STD_LOGIC;
  signal tx_datapath_o_RTN_BP_0 : STD_LOGIC;
  signal user_si570_sysclk_1_CLK_N : STD_LOGIC;
  signal user_si570_sysclk_1_CLK_P : STD_LOGIC;
  signal usp_rf_data_converter_0_m00_axis_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal usp_rf_data_converter_0_m00_axis_TREADY : STD_LOGIC;
  signal usp_rf_data_converter_0_m02_axis_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal usp_rf_data_converter_0_m02_axis_TREADY : STD_LOGIC;
  signal usp_rf_data_converter_0_m10_axis_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal usp_rf_data_converter_0_m10_axis_TREADY : STD_LOGIC;
  signal usp_rf_data_converter_0_m12_axis_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal usp_rf_data_converter_0_m12_axis_TREADY : STD_LOGIC;
  signal usp_rf_data_converter_0_m20_axis_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal usp_rf_data_converter_0_m20_axis_TREADY : STD_LOGIC;
  signal usp_rf_data_converter_0_m22_axis_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal usp_rf_data_converter_0_m22_axis_TREADY : STD_LOGIC;
  signal usp_rf_data_converter_0_m30_axis_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal usp_rf_data_converter_0_m30_axis_TREADY : STD_LOGIC;
  signal usp_rf_data_converter_0_m32_axis_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal usp_rf_data_converter_0_m32_axis_TREADY : STD_LOGIC;
  signal usp_rf_data_converter_0_vout00_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout00_V_P : STD_LOGIC;
  signal usp_rf_data_converter_0_vout01_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout01_V_P : STD_LOGIC;
  signal usp_rf_data_converter_0_vout02_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout02_V_P : STD_LOGIC;
  signal usp_rf_data_converter_0_vout03_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout03_V_P : STD_LOGIC;
  signal usp_rf_data_converter_0_vout10_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout10_V_P : STD_LOGIC;
  signal usp_rf_data_converter_0_vout11_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout11_V_P : STD_LOGIC;
  signal usp_rf_data_converter_0_vout12_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout12_V_P : STD_LOGIC;
  signal usp_rf_data_converter_0_vout13_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout13_V_P : STD_LOGIC;
  signal vin0_01_0_1_V_N : STD_LOGIC;
  signal vin0_01_0_1_V_P : STD_LOGIC;
  signal vin0_23_0_1_V_N : STD_LOGIC;
  signal vin0_23_0_1_V_P : STD_LOGIC;
  signal vin1_01_0_1_V_N : STD_LOGIC;
  signal vin1_01_0_1_V_P : STD_LOGIC;
  signal vin1_23_0_1_V_N : STD_LOGIC;
  signal vin1_23_0_1_V_P : STD_LOGIC;
  signal vin2_01_0_1_V_N : STD_LOGIC;
  signal vin2_01_0_1_V_P : STD_LOGIC;
  signal vin2_23_0_1_V_N : STD_LOGIC;
  signal vin2_23_0_1_V_P : STD_LOGIC;
  signal vin3_01_0_1_V_N : STD_LOGIC;
  signal vin3_01_0_1_V_P : STD_LOGIC;
  signal vin3_23_0_1_V_N : STD_LOGIC;
  signal vin3_23_0_1_V_P : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARLOCK : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWLOCK : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RLAST : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WLAST : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_emio_gpio_o : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal zynq_ultra_ps_e_0_emio_spi0_m_o : STD_LOGIC;
  signal zynq_ultra_ps_e_0_emio_spi0_sclk_o : STD_LOGIC;
  signal zynq_ultra_ps_e_0_emio_spi0_ss1_o_n : STD_LOGIC;
  signal zynq_ultra_ps_e_0_emio_spi0_ss_o_n : STD_LOGIC;
  signal zynq_ultra_ps_e_0_emio_spi1_m_o : STD_LOGIC;
  signal zynq_ultra_ps_e_0_emio_spi1_sclk_o : STD_LOGIC;
  signal zynq_ultra_ps_e_0_emio_spi1_ss1_o_n : STD_LOGIC;
  signal zynq_ultra_ps_e_0_emio_spi1_ss_o_n : STD_LOGIC;
  signal zynq_ultra_ps_e_0_pl_clk0 : STD_LOGIC;
  signal zynq_ultra_ps_e_0_pl_resetn0 : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_araddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_arburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_arcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_arlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_arlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_arprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_arqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_arregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_arsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_aruser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_awaddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_awburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_awcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_awlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_awlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_awprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_awqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_awregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_awsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_awuser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_wdata_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_wstrb_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M04_AXI_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_araddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_arburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_arcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_arlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_arlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_arprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_arqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_arregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_arsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_aruser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_awaddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_awburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_awcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_awlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_awlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_awprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_awqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_awregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_awsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_awuser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_wdata_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_wstrb_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M05_AXI_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_araddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_arburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_arcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_arlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_arlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_arprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_arqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_arregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_arsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_aruser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_awaddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_awburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_awcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_awlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_awlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_awprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_awqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_awregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_awsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_awuser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_wdata_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_wstrb_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M07_AXI_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_araddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_arburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_arcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_arlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_arlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_arprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_arqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_arregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_arsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_aruser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_awaddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_awburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_awcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_awlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_awlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_awprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_awqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_awregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_awsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_awuser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_wdata_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_wstrb_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_araddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_arburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_arcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_arlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_arlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_arprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_arqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_arregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_arsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_aruser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_awaddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_awburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_awcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_awlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_awlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_awprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_awqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_awregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_awsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_awuser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_wdata_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_wstrb_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M12_AXI_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_araddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_arburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_arcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_arlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_arlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_arprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_arqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_arregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_arsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_aruser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_awaddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_awburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_awcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_awlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_awlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_awprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_awqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_awregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_awsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_awuser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_wdata_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_wstrb_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M13_AXI_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_araddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_arburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_arcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_arlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_arlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_arprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_arqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_arregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_arsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_aruser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_awaddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_awburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_awcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_awlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_awlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_awprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_awqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_awregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_awsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_awuser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_wdata_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_wstrb_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M21_AXI_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_araddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_arburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_arcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_arlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_arlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_arprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_arqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_arregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_arsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_aruser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_awaddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_awburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_awcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_awlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_awlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_awprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_awqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_awregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_awsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_awuser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_wdata_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_wstrb_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M22_AXI_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_araddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_arburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_arcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_arlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_arlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_arprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_arqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_arregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_arsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_aruser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_awaddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_awburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_awcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_awlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_awlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_awprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_awqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_awregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_awsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_awuser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_wdata_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_wstrb_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M23_AXI_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_araddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_arburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_arcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_arlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_arlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_arprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_arqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_arregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_arsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_aruser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_awaddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_awburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_awcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_awlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_awlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_awprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_awqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_awregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_awsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_awuser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_wdata_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_wstrb_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M24_AXI_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_araddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_arburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_arcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_arlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_arlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_arprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_arqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_arregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_arsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_aruser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_awaddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_awburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_awcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_awlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_awlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_awprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_awqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_awregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_awsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_awuser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_wdata_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_wstrb_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M25_AXI_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_araddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_arburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_arcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_arlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_arlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_arprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_arqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_arregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_arsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_aruser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_awaddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_awburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_awcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_awlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_awlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_awprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_awqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_awregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_awsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_awuser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_wdata_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_wstrb_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M26_AXI_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_araddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_arburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_arcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_arlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_arlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_arprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_arqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_arregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_arsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_aruser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_awaddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_awburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_awcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_awlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_awlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_awprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_awqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_awregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_awsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_awuser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_wdata_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_wstrb_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M27_AXI_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_araddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_arburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_arcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_arlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_arlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_arprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_arqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_arregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_arsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_aruser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_awaddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_awburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_awcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_awlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_awlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_awprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_awqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_awregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_awsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_awuser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_wdata_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_wstrb_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M28_AXI_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_clk_adc0_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_clk_adc1_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_clk_adc2_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_clk_adc3_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_clk_dac0_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_clk_dac1_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_irq_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m00_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m02_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m10_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m12_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m20_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m22_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m30_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m32_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_emio_spi0_mo_t_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_emio_spi0_s_o_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_emio_spi0_sclk_t_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_emio_spi0_so_t_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_emio_spi0_ss_n_t_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_emio_spi1_mo_t_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_emio_spi1_s_o_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_emio_spi1_sclk_t_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_emio_spi1_so_t_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_emio_spi1_ss_n_t_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_emio_gpio_t_UNCONNECTED : STD_LOGIC_VECTOR ( 94 downto 0 );
  attribute x_interface_info : string;
  attribute x_interface_info of adc0_clk_0_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 adc0_clk_0 CLK_N";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of adc0_clk_0_clk_n : signal is "XIL_INTERFACENAME adc0_clk_0, CAN_DEBUG false, FREQ_HZ 100000000";
  attribute x_interface_info of adc0_clk_0_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 adc0_clk_0 CLK_P";
  attribute x_interface_info of adc1_clk_0_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 adc1_clk_0 CLK_N";
  attribute x_interface_parameter of adc1_clk_0_clk_n : signal is "XIL_INTERFACENAME adc1_clk_0, CAN_DEBUG false, FREQ_HZ 100000000";
  attribute x_interface_info of adc1_clk_0_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 adc1_clk_0 CLK_P";
  attribute x_interface_info of adc2_clk_0_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 adc2_clk_0 CLK_N";
  attribute x_interface_parameter of adc2_clk_0_clk_n : signal is "XIL_INTERFACENAME adc2_clk_0, CAN_DEBUG false, FREQ_HZ 100000000";
  attribute x_interface_info of adc2_clk_0_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 adc2_clk_0 CLK_P";
  attribute x_interface_info of adc3_clk_0_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 adc3_clk_0 CLK_N";
  attribute x_interface_parameter of adc3_clk_0_clk_n : signal is "XIL_INTERFACENAME adc3_clk_0, CAN_DEBUG false, FREQ_HZ 100000000";
  attribute x_interface_info of adc3_clk_0_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 adc3_clk_0 CLK_P";
  attribute x_interface_info of dac0_clk_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 dac0_clk CLK_N";
  attribute x_interface_parameter of dac0_clk_clk_n : signal is "XIL_INTERFACENAME dac0_clk, CAN_DEBUG false, FREQ_HZ 100000000";
  attribute x_interface_info of dac0_clk_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 dac0_clk CLK_P";
  attribute x_interface_info of dac1_clk_0_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 dac1_clk_0 CLK_N";
  attribute x_interface_parameter of dac1_clk_0_clk_n : signal is "XIL_INTERFACENAME dac1_clk_0, CAN_DEBUG false, FREQ_HZ 100000000";
  attribute x_interface_info of dac1_clk_0_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 dac1_clk_0 CLK_P";
  attribute x_interface_info of ddr4_sdram_act_n : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram ACT_N";
  attribute x_interface_parameter of ddr4_sdram_act_n : signal is "XIL_INTERFACENAME ddr4_sdram, AXI_ARBITRATION_SCHEME RD_PRI_REG, BURST_LENGTH 8, CAN_DEBUG false, CAS_LATENCY 18, CAS_WRITE_LATENCY 14, CS_ENABLED true, CUSTOM_PARTS no_file_loaded, DATA_MASK_ENABLED DM_NO_DBI, DATA_WIDTH 64, MEMORY_PART MT40A512M16HA-075E, MEMORY_TYPE Components, MEM_ADDR_MAP ROW_COLUMN_BANK, SLOT Single, TIMEPERIOD_PS 750";
  attribute x_interface_info of ddr4_sdram_bg : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram BG";
  attribute x_interface_info of ddr4_sdram_ck_c : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram CK_C";
  attribute x_interface_info of ddr4_sdram_ck_t : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram CK_T";
  attribute x_interface_info of ddr4_sdram_cke : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram CKE";
  attribute x_interface_info of ddr4_sdram_cs_n : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram CS_N";
  attribute x_interface_info of ddr4_sdram_odt : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram ODT";
  attribute x_interface_info of ddr4_sdram_reset_n : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram RESET_N";
  attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 RST.RESET RST";
  attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME RST.RESET, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute x_interface_info of sysref_in_diff_n : signal is "xilinx.com:display_usp_rf_data_converter:diff_pins:1.0 sysref_in diff_n";
  attribute x_interface_info of sysref_in_diff_p : signal is "xilinx.com:display_usp_rf_data_converter:diff_pins:1.0 sysref_in diff_p";
  attribute x_interface_info of user_si570_sysclk_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 user_si570_sysclk CLK_N";
  attribute x_interface_parameter of user_si570_sysclk_clk_n : signal is "XIL_INTERFACENAME user_si570_sysclk, CAN_DEBUG false, FREQ_HZ 300000000";
  attribute x_interface_info of user_si570_sysclk_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 user_si570_sysclk CLK_P";
  attribute x_interface_info of vin0_01_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin0_01_0 V_N";
  attribute x_interface_info of vin0_01_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin0_01_0 V_P";
  attribute x_interface_info of vin0_23_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin0_23_0 V_N";
  attribute x_interface_info of vin0_23_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin0_23_0 V_P";
  attribute x_interface_info of vin1_01_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin1_01_0 V_N";
  attribute x_interface_info of vin1_01_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin1_01_0 V_P";
  attribute x_interface_info of vin1_23_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin1_23_0 V_N";
  attribute x_interface_info of vin1_23_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin1_23_0 V_P";
  attribute x_interface_info of vin2_01_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin2_01_0 V_N";
  attribute x_interface_info of vin2_01_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin2_01_0 V_P";
  attribute x_interface_info of vin2_23_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin2_23_0 V_N";
  attribute x_interface_info of vin2_23_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin2_23_0 V_P";
  attribute x_interface_info of vin3_01_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin3_01_0 V_N";
  attribute x_interface_info of vin3_01_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin3_01_0 V_P";
  attribute x_interface_info of vin3_23_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin3_23_0 V_N";
  attribute x_interface_info of vin3_23_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin3_23_0 V_P";
  attribute x_interface_info of vout00_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout00_0 V_N";
  attribute x_interface_info of vout00_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout00_0 V_P";
  attribute x_interface_info of vout01_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout01_0 V_N";
  attribute x_interface_info of vout01_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout01_0 V_P";
  attribute x_interface_info of vout02_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout02_0 V_N";
  attribute x_interface_info of vout02_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout02_0 V_P";
  attribute x_interface_info of vout03_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout03_0 V_N";
  attribute x_interface_info of vout03_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout03_0 V_P";
  attribute x_interface_info of vout10_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout10_0 V_N";
  attribute x_interface_info of vout10_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout10_0 V_P";
  attribute x_interface_info of vout11_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout11_0 V_N";
  attribute x_interface_info of vout11_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout11_0 V_P";
  attribute x_interface_info of vout12_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout12_0 V_N";
  attribute x_interface_info of vout12_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout12_0 V_P";
  attribute x_interface_info of vout13_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout13_0 V_N";
  attribute x_interface_info of vout13_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout13_0 V_P";
  attribute x_interface_info of CLK_DIFF_PL_CLK_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 CLK_DIFF_PL_CLK CLK_N";
  attribute x_interface_parameter of CLK_DIFF_PL_CLK_clk_n : signal is "XIL_INTERFACENAME CLK_DIFF_PL_CLK, CAN_DEBUG false, FREQ_HZ 110000000";
  attribute x_interface_info of CLK_DIFF_PL_CLK_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 CLK_DIFF_PL_CLK CLK_P";
  attribute x_interface_info of CLK_DIFF_SYSREF_CLK_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 CLK_DIFF_SYSREF_CLK CLK_N";
  attribute x_interface_parameter of CLK_DIFF_SYSREF_CLK_clk_n : signal is "XIL_INTERFACENAME CLK_DIFF_SYSREF_CLK, CAN_DEBUG false, FREQ_HZ 110000000";
  attribute x_interface_info of CLK_DIFF_SYSREF_CLK_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 CLK_DIFF_SYSREF_CLK CLK_P";
  attribute x_interface_info of ddr4_sdram_adr : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram ADR";
  attribute x_interface_info of ddr4_sdram_ba : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram BA";
  attribute x_interface_info of ddr4_sdram_dm_n : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram DM_N";
  attribute x_interface_info of ddr4_sdram_dq : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram DQ";
  attribute x_interface_info of ddr4_sdram_dqs_c : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram DQS_C";
  attribute x_interface_info of ddr4_sdram_dqs_t : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram DQS_T";
begin
  CLK_DIFF_SYSREF_CLK_1_CLK_N(0) <= CLK_DIFF_SYSREF_CLK_clk_n(0);
  CLK_DIFF_SYSREF_CLK_1_CLK_P(0) <= CLK_DIFF_SYSREF_CLK_clk_p(0);
  CLK_IN_D_0_1_CLK_N(0) <= CLK_DIFF_PL_CLK_clk_n(0);
  CLK_IN_D_0_1_CLK_P(0) <= CLK_DIFF_PL_CLK_clk_p(0);
  SPI_MO <= zynq_ultra_ps_e_0_emio_spi0_m_o;
  SPI_MO1 <= zynq_ultra_ps_e_0_emio_spi1_m_o;
  SPI_SCLK <= zynq_ultra_ps_e_0_emio_spi0_sclk_o;
  SPI_SCLK1 <= zynq_ultra_ps_e_0_emio_spi1_sclk_o;
  SPI_SS0 <= zynq_ultra_ps_e_0_emio_spi0_ss_o_n;
  SPI_SS1 <= zynq_ultra_ps_e_0_emio_spi0_ss1_o_n;
  SPI_SS2 <= zynq_ultra_ps_e_0_emio_spi1_ss_o_n;
  SPI_SS3 <= zynq_ultra_ps_e_0_emio_spi1_ss1_o_n;
  adc0_clk_0_1_CLK_N <= adc0_clk_0_clk_n;
  adc0_clk_0_1_CLK_P <= adc0_clk_0_clk_p;
  adc1_clk_0_1_CLK_N <= adc1_clk_0_clk_n;
  adc1_clk_0_1_CLK_P <= adc1_clk_0_clk_p;
  adc2_clk_0_1_CLK_N <= adc2_clk_0_clk_n;
  adc2_clk_0_1_CLK_P <= adc2_clk_0_clk_p;
  adc3_clk_0_1_CLK_N <= adc3_clk_0_clk_n;
  adc3_clk_0_1_CLK_P <= adc3_clk_0_clk_p;
  dac0_clk_0_1_CLK_N <= dac0_clk_clk_n;
  dac0_clk_0_1_CLK_P <= dac0_clk_clk_p;
  dac1_clk_0_1_CLK_N <= dac1_clk_0_clk_n;
  dac1_clk_0_1_CLK_P <= dac1_clk_0_clk_p;
  ddr4_sdram_act_n <= ddr_block_C0_DDR4_0_ACT_N;
  ddr4_sdram_adr(16 downto 0) <= ddr_block_C0_DDR4_0_ADR(16 downto 0);
  ddr4_sdram_ba(1 downto 0) <= ddr_block_C0_DDR4_0_BA(1 downto 0);
  ddr4_sdram_bg <= ddr_block_C0_DDR4_0_BG;
  ddr4_sdram_ck_c <= ddr_block_C0_DDR4_0_CK_C;
  ddr4_sdram_ck_t <= ddr_block_C0_DDR4_0_CK_T;
  ddr4_sdram_cke <= ddr_block_C0_DDR4_0_CKE;
  ddr4_sdram_cs_n <= ddr_block_C0_DDR4_0_CS_N;
  ddr4_sdram_odt <= ddr_block_C0_DDR4_0_ODT;
  ddr4_sdram_reset_n <= ddr_block_C0_DDR4_0_RESET_N;
  o_INC_BP_0 <= tx_datapath_o_INC_BP_4;
  o_INC_BP_1 <= tx_datapath_o_INC_BP_4;
  o_INC_BP_2 <= tx_datapath_o_INC_BP_4;
  o_INC_BP_3 <= tx_datapath_o_INC_BP_4;
  o_RTN_BP_0 <= tx_datapath_o_RTN_BP_0;
  o_RTN_BP_1 <= tx_datapath_o_RTN_BP_0;
  o_RTN_BP_2 <= tx_datapath_o_RTN_BP_0;
  o_RTN_BP_3 <= tx_datapath_o_RTN_BP_0;
  reset_1 <= reset;
  sysref_in_0_1_diff_n <= sysref_in_diff_n;
  sysref_in_0_1_diff_p <= sysref_in_diff_p;
  user_si570_sysclk_1_CLK_N <= user_si570_sysclk_clk_n;
  user_si570_sysclk_1_CLK_P <= user_si570_sysclk_clk_p;
  vin0_01_0_1_V_N <= vin0_01_0_v_n;
  vin0_01_0_1_V_P <= vin0_01_0_v_p;
  vin0_23_0_1_V_N <= vin0_23_0_v_n;
  vin0_23_0_1_V_P <= vin0_23_0_v_p;
  vin1_01_0_1_V_N <= vin1_01_0_v_n;
  vin1_01_0_1_V_P <= vin1_01_0_v_p;
  vin1_23_0_1_V_N <= vin1_23_0_v_n;
  vin1_23_0_1_V_P <= vin1_23_0_v_p;
  vin2_01_0_1_V_N <= vin2_01_0_v_n;
  vin2_01_0_1_V_P <= vin2_01_0_v_p;
  vin2_23_0_1_V_N <= vin2_23_0_v_n;
  vin2_23_0_1_V_P <= vin2_23_0_v_p;
  vin3_01_0_1_V_N <= vin3_01_0_v_n;
  vin3_01_0_1_V_P <= vin3_01_0_v_p;
  vin3_23_0_1_V_N <= vin3_23_0_v_n;
  vin3_23_0_1_V_P <= vin3_23_0_v_p;
  vout00_0_v_n <= usp_rf_data_converter_0_vout00_V_N;
  vout00_0_v_p <= usp_rf_data_converter_0_vout00_V_P;
  vout01_0_v_n <= usp_rf_data_converter_0_vout01_V_N;
  vout01_0_v_p <= usp_rf_data_converter_0_vout01_V_P;
  vout02_0_v_n <= usp_rf_data_converter_0_vout02_V_N;
  vout02_0_v_p <= usp_rf_data_converter_0_vout02_V_P;
  vout03_0_v_n <= usp_rf_data_converter_0_vout03_V_N;
  vout03_0_v_p <= usp_rf_data_converter_0_vout03_V_P;
  vout10_0_v_n <= usp_rf_data_converter_0_vout10_V_N;
  vout10_0_v_p <= usp_rf_data_converter_0_vout10_V_P;
  vout11_0_v_n <= usp_rf_data_converter_0_vout11_V_N;
  vout11_0_v_p <= usp_rf_data_converter_0_vout11_V_P;
  vout12_0_v_n <= usp_rf_data_converter_0_vout12_V_N;
  vout12_0_v_p <= usp_rf_data_converter_0_vout12_V_P;
  vout13_0_v_n <= usp_rf_data_converter_0_vout13_V_N;
  vout13_0_v_p <= usp_rf_data_converter_0_vout13_V_P;
MTS_Block: entity work.MTS_Block_imp_1FQFZRG
     port map (
      CLK_DIFF_PL_CLK_clk_n(0) => CLK_IN_D_0_1_CLK_N(0),
      CLK_DIFF_PL_CLK_clk_p(0) => CLK_IN_D_0_1_CLK_P(0),
      CLK_DIFF_SYSREF_CLK_clk_n(0) => CLK_DIFF_SYSREF_CLK_1_CLK_N(0),
      CLK_DIFF_SYSREF_CLK_clk_p(0) => CLK_DIFF_SYSREF_CLK_1_CLK_P(0),
      adc45_clk => s_axis_aclk1_1,
      adc_clk => MTS_Block_adc_clk,
      dac45_clk => MTS_Block_dac_clk,
      dac_clk => MTS_Block_dac_clk1,
      user_sysref_adc => MTS_Block_user_sysref_adc,
      user_sysref_dac => MTS_Block_user_sysref_dac
    );
SPB_blocks: entity work.SPB_blocks_imp_UQ6IDJ
     port map (
      Din(94 downto 0) => zynq_ultra_ps_e_0_emio_gpio_o(94 downto 0),
      Res1(0) => SPB_blocks_Res1(0),
      S00_AXI1_araddr(39 downto 0) => axi_interconnect_2_M02_AXI_ARADDR(39 downto 0),
      S00_AXI1_arprot(2 downto 0) => axi_interconnect_2_M02_AXI_ARPROT(2 downto 0),
      S00_AXI1_arready => axi_interconnect_2_M02_AXI_ARREADY,
      S00_AXI1_arvalid => axi_interconnect_2_M02_AXI_ARVALID,
      S00_AXI1_awaddr(39 downto 0) => axi_interconnect_2_M02_AXI_AWADDR(39 downto 0),
      S00_AXI1_awprot(2 downto 0) => axi_interconnect_2_M02_AXI_AWPROT(2 downto 0),
      S00_AXI1_awready => axi_interconnect_2_M02_AXI_AWREADY,
      S00_AXI1_awvalid => axi_interconnect_2_M02_AXI_AWVALID,
      S00_AXI1_bready => axi_interconnect_2_M02_AXI_BREADY,
      S00_AXI1_bresp(1 downto 0) => axi_interconnect_2_M02_AXI_BRESP(1 downto 0),
      S00_AXI1_bvalid => axi_interconnect_2_M02_AXI_BVALID,
      S00_AXI1_rdata(31 downto 0) => axi_interconnect_2_M02_AXI_RDATA(31 downto 0),
      S00_AXI1_rready => axi_interconnect_2_M02_AXI_RREADY,
      S00_AXI1_rresp(1 downto 0) => axi_interconnect_2_M02_AXI_RRESP(1 downto 0),
      S00_AXI1_rvalid => axi_interconnect_2_M02_AXI_RVALID,
      S00_AXI1_wdata(31 downto 0) => axi_interconnect_2_M02_AXI_WDATA(31 downto 0),
      S00_AXI1_wready => axi_interconnect_2_M02_AXI_WREADY,
      S00_AXI1_wstrb(3 downto 0) => axi_interconnect_2_M02_AXI_WSTRB(3 downto 0),
      S00_AXI1_wvalid => axi_interconnect_2_M02_AXI_WVALID,
      S00_AXI2_araddr(39 downto 0) => axi_interconnect_2_M08_AXI_ARADDR(39 downto 0),
      S00_AXI2_arprot(2 downto 0) => axi_interconnect_2_M08_AXI_ARPROT(2 downto 0),
      S00_AXI2_arready => axi_interconnect_2_M08_AXI_ARREADY,
      S00_AXI2_arvalid => axi_interconnect_2_M08_AXI_ARVALID,
      S00_AXI2_awaddr(39 downto 0) => axi_interconnect_2_M08_AXI_AWADDR(39 downto 0),
      S00_AXI2_awprot(2 downto 0) => axi_interconnect_2_M08_AXI_AWPROT(2 downto 0),
      S00_AXI2_awready => axi_interconnect_2_M08_AXI_AWREADY,
      S00_AXI2_awvalid => axi_interconnect_2_M08_AXI_AWVALID,
      S00_AXI2_bready => axi_interconnect_2_M08_AXI_BREADY,
      S00_AXI2_bresp(1 downto 0) => axi_interconnect_2_M08_AXI_BRESP(1 downto 0),
      S00_AXI2_bvalid => axi_interconnect_2_M08_AXI_BVALID,
      S00_AXI2_rdata(31 downto 0) => axi_interconnect_2_M08_AXI_RDATA(31 downto 0),
      S00_AXI2_rready => axi_interconnect_2_M08_AXI_RREADY,
      S00_AXI2_rresp(1 downto 0) => axi_interconnect_2_M08_AXI_RRESP(1 downto 0),
      S00_AXI2_rvalid => axi_interconnect_2_M08_AXI_RVALID,
      S00_AXI2_wdata(31 downto 0) => axi_interconnect_2_M08_AXI_WDATA(31 downto 0),
      S00_AXI2_wready => axi_interconnect_2_M08_AXI_WREADY,
      S00_AXI2_wstrb(3 downto 0) => axi_interconnect_2_M08_AXI_WSTRB(3 downto 0),
      S00_AXI2_wvalid => axi_interconnect_2_M08_AXI_WVALID,
      S00_AXI3_araddr(39 downto 0) => axi_interconnect_2_M03_AXI_ARADDR(39 downto 0),
      S00_AXI3_arprot(2 downto 0) => axi_interconnect_2_M03_AXI_ARPROT(2 downto 0),
      S00_AXI3_arready => axi_interconnect_2_M03_AXI_ARREADY,
      S00_AXI3_arvalid => axi_interconnect_2_M03_AXI_ARVALID,
      S00_AXI3_awaddr(39 downto 0) => axi_interconnect_2_M03_AXI_AWADDR(39 downto 0),
      S00_AXI3_awprot(2 downto 0) => axi_interconnect_2_M03_AXI_AWPROT(2 downto 0),
      S00_AXI3_awready => axi_interconnect_2_M03_AXI_AWREADY,
      S00_AXI3_awvalid => axi_interconnect_2_M03_AXI_AWVALID,
      S00_AXI3_bready => axi_interconnect_2_M03_AXI_BREADY,
      S00_AXI3_bresp(1 downto 0) => axi_interconnect_2_M03_AXI_BRESP(1 downto 0),
      S00_AXI3_bvalid => axi_interconnect_2_M03_AXI_BVALID,
      S00_AXI3_rdata(31 downto 0) => axi_interconnect_2_M03_AXI_RDATA(31 downto 0),
      S00_AXI3_rready => axi_interconnect_2_M03_AXI_RREADY,
      S00_AXI3_rresp(1 downto 0) => axi_interconnect_2_M03_AXI_RRESP(1 downto 0),
      S00_AXI3_rvalid => axi_interconnect_2_M03_AXI_RVALID,
      S00_AXI3_wdata(31 downto 0) => axi_interconnect_2_M03_AXI_WDATA(31 downto 0),
      S00_AXI3_wready => axi_interconnect_2_M03_AXI_WREADY,
      S00_AXI3_wstrb(3 downto 0) => axi_interconnect_2_M03_AXI_WSTRB(3 downto 0),
      S00_AXI3_wvalid => axi_interconnect_2_M03_AXI_WVALID,
      S00_AXI5_araddr(39 downto 0) => S00_AXI5_1_ARADDR(39 downto 0),
      S00_AXI5_arprot(2 downto 0) => S00_AXI5_1_ARPROT(2 downto 0),
      S00_AXI5_arready => S00_AXI5_1_ARREADY,
      S00_AXI5_arvalid => S00_AXI5_1_ARVALID,
      S00_AXI5_awaddr(39 downto 0) => S00_AXI5_1_AWADDR(39 downto 0),
      S00_AXI5_awprot(2 downto 0) => S00_AXI5_1_AWPROT(2 downto 0),
      S00_AXI5_awready => S00_AXI5_1_AWREADY,
      S00_AXI5_awvalid => S00_AXI5_1_AWVALID,
      S00_AXI5_bready => S00_AXI5_1_BREADY,
      S00_AXI5_bresp(1 downto 0) => S00_AXI5_1_BRESP(1 downto 0),
      S00_AXI5_bvalid => S00_AXI5_1_BVALID,
      S00_AXI5_rdata(31 downto 0) => S00_AXI5_1_RDATA(31 downto 0),
      S00_AXI5_rready => S00_AXI5_1_RREADY,
      S00_AXI5_rresp(1 downto 0) => S00_AXI5_1_RRESP(1 downto 0),
      S00_AXI5_rvalid => S00_AXI5_1_RVALID,
      S00_AXI5_wdata(31 downto 0) => S00_AXI5_1_WDATA(31 downto 0),
      S00_AXI5_wready => S00_AXI5_1_WREADY,
      S00_AXI5_wstrb(3 downto 0) => S00_AXI5_1_WSTRB(3 downto 0),
      S00_AXI5_wvalid => S00_AXI5_1_WVALID,
      S00_AXI6_araddr(39 downto 0) => axi_interconnect_2_M06_AXI_ARADDR(39 downto 0),
      S00_AXI6_arprot(2 downto 0) => axi_interconnect_2_M06_AXI_ARPROT(2 downto 0),
      S00_AXI6_arready => axi_interconnect_2_M06_AXI_ARREADY,
      S00_AXI6_arvalid => axi_interconnect_2_M06_AXI_ARVALID,
      S00_AXI6_awaddr(39 downto 0) => axi_interconnect_2_M06_AXI_AWADDR(39 downto 0),
      S00_AXI6_awprot(2 downto 0) => axi_interconnect_2_M06_AXI_AWPROT(2 downto 0),
      S00_AXI6_awready => axi_interconnect_2_M06_AXI_AWREADY,
      S00_AXI6_awvalid => axi_interconnect_2_M06_AXI_AWVALID,
      S00_AXI6_bready => axi_interconnect_2_M06_AXI_BREADY,
      S00_AXI6_bresp(1 downto 0) => axi_interconnect_2_M06_AXI_BRESP(1 downto 0),
      S00_AXI6_bvalid => axi_interconnect_2_M06_AXI_BVALID,
      S00_AXI6_rdata(31 downto 0) => axi_interconnect_2_M06_AXI_RDATA(31 downto 0),
      S00_AXI6_rready => axi_interconnect_2_M06_AXI_RREADY,
      S00_AXI6_rresp(1 downto 0) => axi_interconnect_2_M06_AXI_RRESP(1 downto 0),
      S00_AXI6_rvalid => axi_interconnect_2_M06_AXI_RVALID,
      S00_AXI6_wdata(31 downto 0) => axi_interconnect_2_M06_AXI_WDATA(31 downto 0),
      S00_AXI6_wready => axi_interconnect_2_M06_AXI_WREADY,
      S00_AXI6_wstrb(3 downto 0) => axi_interconnect_2_M06_AXI_WSTRB(3 downto 0),
      S00_AXI6_wvalid => axi_interconnect_2_M06_AXI_WVALID,
      S00_AXI7_araddr(39 downto 0) => axi_interconnect_2_M09_AXI_ARADDR(39 downto 0),
      S00_AXI7_arprot(2 downto 0) => axi_interconnect_2_M09_AXI_ARPROT(2 downto 0),
      S00_AXI7_arready => axi_interconnect_2_M09_AXI_ARREADY,
      S00_AXI7_arvalid => axi_interconnect_2_M09_AXI_ARVALID,
      S00_AXI7_awaddr(39 downto 0) => axi_interconnect_2_M09_AXI_AWADDR(39 downto 0),
      S00_AXI7_awprot(2 downto 0) => axi_interconnect_2_M09_AXI_AWPROT(2 downto 0),
      S00_AXI7_awready => axi_interconnect_2_M09_AXI_AWREADY,
      S00_AXI7_awvalid => axi_interconnect_2_M09_AXI_AWVALID,
      S00_AXI7_bready => axi_interconnect_2_M09_AXI_BREADY,
      S00_AXI7_bresp(1 downto 0) => axi_interconnect_2_M09_AXI_BRESP(1 downto 0),
      S00_AXI7_bvalid => axi_interconnect_2_M09_AXI_BVALID,
      S00_AXI7_rdata(31 downto 0) => axi_interconnect_2_M09_AXI_RDATA(31 downto 0),
      S00_AXI7_rready => axi_interconnect_2_M09_AXI_RREADY,
      S00_AXI7_rresp(1 downto 0) => axi_interconnect_2_M09_AXI_RRESP(1 downto 0),
      S00_AXI7_rvalid => axi_interconnect_2_M09_AXI_RVALID,
      S00_AXI7_wdata(31 downto 0) => axi_interconnect_2_M09_AXI_WDATA(31 downto 0),
      S00_AXI7_wready => axi_interconnect_2_M09_AXI_WREADY,
      S00_AXI7_wstrb(3 downto 0) => axi_interconnect_2_M09_AXI_WSTRB(3 downto 0),
      S00_AXI7_wvalid => axi_interconnect_2_M09_AXI_WVALID,
      S00_AXI8_araddr(39 downto 0) => S00_AXI8_1_ARADDR(39 downto 0),
      S00_AXI8_arprot(2 downto 0) => S00_AXI8_1_ARPROT(2 downto 0),
      S00_AXI8_arready => S00_AXI8_1_ARREADY,
      S00_AXI8_arvalid => S00_AXI8_1_ARVALID,
      S00_AXI8_awaddr(39 downto 0) => S00_AXI8_1_AWADDR(39 downto 0),
      S00_AXI8_awprot(2 downto 0) => S00_AXI8_1_AWPROT(2 downto 0),
      S00_AXI8_awready => S00_AXI8_1_AWREADY,
      S00_AXI8_awvalid => S00_AXI8_1_AWVALID,
      S00_AXI8_bready => S00_AXI8_1_BREADY,
      S00_AXI8_bresp(1 downto 0) => S00_AXI8_1_BRESP(1 downto 0),
      S00_AXI8_bvalid => S00_AXI8_1_BVALID,
      S00_AXI8_rdata(31 downto 0) => S00_AXI8_1_RDATA(31 downto 0),
      S00_AXI8_rready => S00_AXI8_1_RREADY,
      S00_AXI8_rresp(1 downto 0) => S00_AXI8_1_RRESP(1 downto 0),
      S00_AXI8_rvalid => S00_AXI8_1_RVALID,
      S00_AXI8_wdata(31 downto 0) => S00_AXI8_1_WDATA(31 downto 0),
      S00_AXI8_wready => S00_AXI8_1_WREADY,
      S00_AXI8_wstrb(3 downto 0) => S00_AXI8_1_WSTRB(3 downto 0),
      S00_AXI8_wvalid => S00_AXI8_1_WVALID,
      S00_AXIS1_tdata(127 downto 0) => usp_rf_data_converter_0_m00_axis_TDATA(127 downto 0),
      S00_AXIS1_tready => usp_rf_data_converter_0_m00_axis_TREADY,
      S00_AXI_araddr(39 downto 0) => axi_interconnect_2_M14_AXI_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => axi_interconnect_2_M14_AXI_ARPROT(2 downto 0),
      S00_AXI_arready => axi_interconnect_2_M14_AXI_ARREADY,
      S00_AXI_arvalid => axi_interconnect_2_M14_AXI_ARVALID,
      S00_AXI_awaddr(39 downto 0) => axi_interconnect_2_M14_AXI_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => axi_interconnect_2_M14_AXI_AWPROT(2 downto 0),
      S00_AXI_awready => axi_interconnect_2_M14_AXI_AWREADY,
      S00_AXI_awvalid => axi_interconnect_2_M14_AXI_AWVALID,
      S00_AXI_bready => axi_interconnect_2_M14_AXI_BREADY,
      S00_AXI_bresp(1 downto 0) => axi_interconnect_2_M14_AXI_BRESP(1 downto 0),
      S00_AXI_bvalid => axi_interconnect_2_M14_AXI_BVALID,
      S00_AXI_rdata(31 downto 0) => axi_interconnect_2_M14_AXI_RDATA(31 downto 0),
      S00_AXI_rready => axi_interconnect_2_M14_AXI_RREADY,
      S00_AXI_rresp(1 downto 0) => axi_interconnect_2_M14_AXI_RRESP(1 downto 0),
      S00_AXI_rvalid => axi_interconnect_2_M14_AXI_RVALID,
      S00_AXI_wdata(31 downto 0) => axi_interconnect_2_M14_AXI_WDATA(31 downto 0),
      S00_AXI_wready => axi_interconnect_2_M14_AXI_WREADY,
      S00_AXI_wstrb(3 downto 0) => axi_interconnect_2_M14_AXI_WSTRB(3 downto 0),
      S00_AXI_wvalid => axi_interconnect_2_M14_AXI_WVALID,
      S01_AXIS1_tdata(127 downto 0) => usp_rf_data_converter_0_m02_axis_TDATA(127 downto 0),
      S01_AXIS1_tready => usp_rf_data_converter_0_m02_axis_TREADY,
      S02_AXIS_tdata(127 downto 0) => usp_rf_data_converter_0_m10_axis_TDATA(127 downto 0),
      S02_AXIS_tready => usp_rf_data_converter_0_m10_axis_TREADY,
      S03_AXIS_tdata(127 downto 0) => usp_rf_data_converter_0_m12_axis_TDATA(127 downto 0),
      S03_AXIS_tready => usp_rf_data_converter_0_m12_axis_TREADY,
      S04_AXIS_tdata(127 downto 0) => usp_rf_data_converter_0_m20_axis_TDATA(127 downto 0),
      S04_AXIS_tready => usp_rf_data_converter_0_m20_axis_TREADY,
      S05_AXIS_tdata(127 downto 0) => usp_rf_data_converter_0_m22_axis_TDATA(127 downto 0),
      S05_AXIS_tready => usp_rf_data_converter_0_m22_axis_TREADY,
      S06_AXIS_tdata(127 downto 0) => usp_rf_data_converter_0_m30_axis_TDATA(127 downto 0),
      S06_AXIS_tready => usp_rf_data_converter_0_m30_axis_TREADY,
      S07_AXIS_tdata(127 downto 0) => usp_rf_data_converter_0_m32_axis_TDATA(127 downto 0),
      S07_AXIS_tready => usp_rf_data_converter_0_m32_axis_TREADY,
      aclk => s_axis_aclk1_1,
      adc_220_aclk => MTS_Block_dac_clk,
      adc_220_aresetn => reset_block_peripheral_aresetn1(0),
      adc_clk_soft_aresetn(0) => reset_block_peripheral_aresetn3(0),
      s00_axi_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s00_axi_aresetn => rst_ps8_0_96M_peripheral_aresetn(0),
      s00_axis_tvalid => control_block_adc_control
    );
axi_interconnect_2: entity work.design_1_axi_interconnect_2_0
     port map (
      ACLK => zynq_ultra_ps_e_0_pl_clk0,
      ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M00_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M00_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M00_AXI_araddr(39 downto 0) => S_AXI_LITE_1_ARADDR(39 downto 0),
      M00_AXI_arready => S_AXI_LITE_1_ARREADY,
      M00_AXI_arvalid => S_AXI_LITE_1_ARVALID,
      M00_AXI_awaddr(39 downto 0) => S_AXI_LITE_1_AWADDR(39 downto 0),
      M00_AXI_awready => S_AXI_LITE_1_AWREADY,
      M00_AXI_awvalid => S_AXI_LITE_1_AWVALID,
      M00_AXI_bready => S_AXI_LITE_1_BREADY,
      M00_AXI_bresp(1 downto 0) => S_AXI_LITE_1_BRESP(1 downto 0),
      M00_AXI_bvalid => S_AXI_LITE_1_BVALID,
      M00_AXI_rdata(31 downto 0) => S_AXI_LITE_1_RDATA(31 downto 0),
      M00_AXI_rready => S_AXI_LITE_1_RREADY,
      M00_AXI_rresp(1 downto 0) => S_AXI_LITE_1_RRESP(1 downto 0),
      M00_AXI_rvalid => S_AXI_LITE_1_RVALID,
      M00_AXI_wdata(31 downto 0) => S_AXI_LITE_1_WDATA(31 downto 0),
      M00_AXI_wready => S_AXI_LITE_1_WREADY,
      M00_AXI_wvalid => S_AXI_LITE_1_WVALID,
      M01_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M01_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M01_AXI_araddr(17 downto 0) => axi_interconnect_2_M01_AXI_ARADDR(17 downto 0),
      M01_AXI_arready => axi_interconnect_2_M01_AXI_ARREADY,
      M01_AXI_arvalid => axi_interconnect_2_M01_AXI_ARVALID,
      M01_AXI_awaddr(17 downto 0) => axi_interconnect_2_M01_AXI_AWADDR(17 downto 0),
      M01_AXI_awready => axi_interconnect_2_M01_AXI_AWREADY,
      M01_AXI_awvalid => axi_interconnect_2_M01_AXI_AWVALID,
      M01_AXI_bready => axi_interconnect_2_M01_AXI_BREADY,
      M01_AXI_bresp(1 downto 0) => axi_interconnect_2_M01_AXI_BRESP(1 downto 0),
      M01_AXI_bvalid => axi_interconnect_2_M01_AXI_BVALID,
      M01_AXI_rdata(31 downto 0) => axi_interconnect_2_M01_AXI_RDATA(31 downto 0),
      M01_AXI_rready => axi_interconnect_2_M01_AXI_RREADY,
      M01_AXI_rresp(1 downto 0) => axi_interconnect_2_M01_AXI_RRESP(1 downto 0),
      M01_AXI_rvalid => axi_interconnect_2_M01_AXI_RVALID,
      M01_AXI_wdata(31 downto 0) => axi_interconnect_2_M01_AXI_WDATA(31 downto 0),
      M01_AXI_wready => axi_interconnect_2_M01_AXI_WREADY,
      M01_AXI_wstrb(3 downto 0) => axi_interconnect_2_M01_AXI_WSTRB(3 downto 0),
      M01_AXI_wvalid => axi_interconnect_2_M01_AXI_WVALID,
      M02_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M02_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M02_AXI_araddr(39 downto 0) => axi_interconnect_2_M02_AXI_ARADDR(39 downto 0),
      M02_AXI_arprot(2 downto 0) => axi_interconnect_2_M02_AXI_ARPROT(2 downto 0),
      M02_AXI_arready => axi_interconnect_2_M02_AXI_ARREADY,
      M02_AXI_arvalid => axi_interconnect_2_M02_AXI_ARVALID,
      M02_AXI_awaddr(39 downto 0) => axi_interconnect_2_M02_AXI_AWADDR(39 downto 0),
      M02_AXI_awprot(2 downto 0) => axi_interconnect_2_M02_AXI_AWPROT(2 downto 0),
      M02_AXI_awready => axi_interconnect_2_M02_AXI_AWREADY,
      M02_AXI_awvalid => axi_interconnect_2_M02_AXI_AWVALID,
      M02_AXI_bready => axi_interconnect_2_M02_AXI_BREADY,
      M02_AXI_bresp(1 downto 0) => axi_interconnect_2_M02_AXI_BRESP(1 downto 0),
      M02_AXI_bvalid => axi_interconnect_2_M02_AXI_BVALID,
      M02_AXI_rdata(31 downto 0) => axi_interconnect_2_M02_AXI_RDATA(31 downto 0),
      M02_AXI_rready => axi_interconnect_2_M02_AXI_RREADY,
      M02_AXI_rresp(1 downto 0) => axi_interconnect_2_M02_AXI_RRESP(1 downto 0),
      M02_AXI_rvalid => axi_interconnect_2_M02_AXI_RVALID,
      M02_AXI_wdata(31 downto 0) => axi_interconnect_2_M02_AXI_WDATA(31 downto 0),
      M02_AXI_wready => axi_interconnect_2_M02_AXI_WREADY,
      M02_AXI_wstrb(3 downto 0) => axi_interconnect_2_M02_AXI_WSTRB(3 downto 0),
      M02_AXI_wvalid => axi_interconnect_2_M02_AXI_WVALID,
      M03_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M03_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M03_AXI_araddr(39 downto 0) => axi_interconnect_2_M03_AXI_ARADDR(39 downto 0),
      M03_AXI_arprot(2 downto 0) => axi_interconnect_2_M03_AXI_ARPROT(2 downto 0),
      M03_AXI_arready => axi_interconnect_2_M03_AXI_ARREADY,
      M03_AXI_arvalid => axi_interconnect_2_M03_AXI_ARVALID,
      M03_AXI_awaddr(39 downto 0) => axi_interconnect_2_M03_AXI_AWADDR(39 downto 0),
      M03_AXI_awprot(2 downto 0) => axi_interconnect_2_M03_AXI_AWPROT(2 downto 0),
      M03_AXI_awready => axi_interconnect_2_M03_AXI_AWREADY,
      M03_AXI_awvalid => axi_interconnect_2_M03_AXI_AWVALID,
      M03_AXI_bready => axi_interconnect_2_M03_AXI_BREADY,
      M03_AXI_bresp(1 downto 0) => axi_interconnect_2_M03_AXI_BRESP(1 downto 0),
      M03_AXI_bvalid => axi_interconnect_2_M03_AXI_BVALID,
      M03_AXI_rdata(31 downto 0) => axi_interconnect_2_M03_AXI_RDATA(31 downto 0),
      M03_AXI_rready => axi_interconnect_2_M03_AXI_RREADY,
      M03_AXI_rresp(1 downto 0) => axi_interconnect_2_M03_AXI_RRESP(1 downto 0),
      M03_AXI_rvalid => axi_interconnect_2_M03_AXI_RVALID,
      M03_AXI_wdata(31 downto 0) => axi_interconnect_2_M03_AXI_WDATA(31 downto 0),
      M03_AXI_wready => axi_interconnect_2_M03_AXI_WREADY,
      M03_AXI_wstrb(3 downto 0) => axi_interconnect_2_M03_AXI_WSTRB(3 downto 0),
      M03_AXI_wvalid => axi_interconnect_2_M03_AXI_WVALID,
      M04_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M04_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M04_AXI_araddr => NLW_axi_interconnect_2_M04_AXI_araddr_UNCONNECTED,
      M04_AXI_arburst => NLW_axi_interconnect_2_M04_AXI_arburst_UNCONNECTED,
      M04_AXI_arcache => NLW_axi_interconnect_2_M04_AXI_arcache_UNCONNECTED,
      M04_AXI_arlen => NLW_axi_interconnect_2_M04_AXI_arlen_UNCONNECTED,
      M04_AXI_arlock => NLW_axi_interconnect_2_M04_AXI_arlock_UNCONNECTED,
      M04_AXI_arprot => NLW_axi_interconnect_2_M04_AXI_arprot_UNCONNECTED,
      M04_AXI_arqos => NLW_axi_interconnect_2_M04_AXI_arqos_UNCONNECTED,
      M04_AXI_arready => '0',
      M04_AXI_arregion => NLW_axi_interconnect_2_M04_AXI_arregion_UNCONNECTED,
      M04_AXI_arsize => NLW_axi_interconnect_2_M04_AXI_arsize_UNCONNECTED,
      M04_AXI_aruser => NLW_axi_interconnect_2_M04_AXI_aruser_UNCONNECTED,
      M04_AXI_arvalid => NLW_axi_interconnect_2_M04_AXI_arvalid_UNCONNECTED,
      M04_AXI_awaddr => NLW_axi_interconnect_2_M04_AXI_awaddr_UNCONNECTED,
      M04_AXI_awburst => NLW_axi_interconnect_2_M04_AXI_awburst_UNCONNECTED,
      M04_AXI_awcache => NLW_axi_interconnect_2_M04_AXI_awcache_UNCONNECTED,
      M04_AXI_awlen => NLW_axi_interconnect_2_M04_AXI_awlen_UNCONNECTED,
      M04_AXI_awlock => NLW_axi_interconnect_2_M04_AXI_awlock_UNCONNECTED,
      M04_AXI_awprot => NLW_axi_interconnect_2_M04_AXI_awprot_UNCONNECTED,
      M04_AXI_awqos => NLW_axi_interconnect_2_M04_AXI_awqos_UNCONNECTED,
      M04_AXI_awready => '0',
      M04_AXI_awregion => NLW_axi_interconnect_2_M04_AXI_awregion_UNCONNECTED,
      M04_AXI_awsize => NLW_axi_interconnect_2_M04_AXI_awsize_UNCONNECTED,
      M04_AXI_awuser => NLW_axi_interconnect_2_M04_AXI_awuser_UNCONNECTED,
      M04_AXI_awvalid => NLW_axi_interconnect_2_M04_AXI_awvalid_UNCONNECTED,
      M04_AXI_bready => NLW_axi_interconnect_2_M04_AXI_bready_UNCONNECTED,
      M04_AXI_bresp => '0',
      M04_AXI_bvalid => '0',
      M04_AXI_rdata => '0',
      M04_AXI_rlast => '0',
      M04_AXI_rready => NLW_axi_interconnect_2_M04_AXI_rready_UNCONNECTED,
      M04_AXI_rresp => '0',
      M04_AXI_rvalid => '0',
      M04_AXI_wdata => NLW_axi_interconnect_2_M04_AXI_wdata_UNCONNECTED,
      M04_AXI_wlast => NLW_axi_interconnect_2_M04_AXI_wlast_UNCONNECTED,
      M04_AXI_wready => '0',
      M04_AXI_wstrb => NLW_axi_interconnect_2_M04_AXI_wstrb_UNCONNECTED,
      M04_AXI_wvalid => NLW_axi_interconnect_2_M04_AXI_wvalid_UNCONNECTED,
      M05_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M05_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M05_AXI_araddr => NLW_axi_interconnect_2_M05_AXI_araddr_UNCONNECTED,
      M05_AXI_arburst => NLW_axi_interconnect_2_M05_AXI_arburst_UNCONNECTED,
      M05_AXI_arcache => NLW_axi_interconnect_2_M05_AXI_arcache_UNCONNECTED,
      M05_AXI_arlen => NLW_axi_interconnect_2_M05_AXI_arlen_UNCONNECTED,
      M05_AXI_arlock => NLW_axi_interconnect_2_M05_AXI_arlock_UNCONNECTED,
      M05_AXI_arprot => NLW_axi_interconnect_2_M05_AXI_arprot_UNCONNECTED,
      M05_AXI_arqos => NLW_axi_interconnect_2_M05_AXI_arqos_UNCONNECTED,
      M05_AXI_arready => '0',
      M05_AXI_arregion => NLW_axi_interconnect_2_M05_AXI_arregion_UNCONNECTED,
      M05_AXI_arsize => NLW_axi_interconnect_2_M05_AXI_arsize_UNCONNECTED,
      M05_AXI_aruser => NLW_axi_interconnect_2_M05_AXI_aruser_UNCONNECTED,
      M05_AXI_arvalid => NLW_axi_interconnect_2_M05_AXI_arvalid_UNCONNECTED,
      M05_AXI_awaddr => NLW_axi_interconnect_2_M05_AXI_awaddr_UNCONNECTED,
      M05_AXI_awburst => NLW_axi_interconnect_2_M05_AXI_awburst_UNCONNECTED,
      M05_AXI_awcache => NLW_axi_interconnect_2_M05_AXI_awcache_UNCONNECTED,
      M05_AXI_awlen => NLW_axi_interconnect_2_M05_AXI_awlen_UNCONNECTED,
      M05_AXI_awlock => NLW_axi_interconnect_2_M05_AXI_awlock_UNCONNECTED,
      M05_AXI_awprot => NLW_axi_interconnect_2_M05_AXI_awprot_UNCONNECTED,
      M05_AXI_awqos => NLW_axi_interconnect_2_M05_AXI_awqos_UNCONNECTED,
      M05_AXI_awready => '0',
      M05_AXI_awregion => NLW_axi_interconnect_2_M05_AXI_awregion_UNCONNECTED,
      M05_AXI_awsize => NLW_axi_interconnect_2_M05_AXI_awsize_UNCONNECTED,
      M05_AXI_awuser => NLW_axi_interconnect_2_M05_AXI_awuser_UNCONNECTED,
      M05_AXI_awvalid => NLW_axi_interconnect_2_M05_AXI_awvalid_UNCONNECTED,
      M05_AXI_bready => NLW_axi_interconnect_2_M05_AXI_bready_UNCONNECTED,
      M05_AXI_bresp => '0',
      M05_AXI_bvalid => '0',
      M05_AXI_rdata => '0',
      M05_AXI_rlast => '0',
      M05_AXI_rready => NLW_axi_interconnect_2_M05_AXI_rready_UNCONNECTED,
      M05_AXI_rresp => '0',
      M05_AXI_rvalid => '0',
      M05_AXI_wdata => NLW_axi_interconnect_2_M05_AXI_wdata_UNCONNECTED,
      M05_AXI_wlast => NLW_axi_interconnect_2_M05_AXI_wlast_UNCONNECTED,
      M05_AXI_wready => '0',
      M05_AXI_wstrb => NLW_axi_interconnect_2_M05_AXI_wstrb_UNCONNECTED,
      M05_AXI_wvalid => NLW_axi_interconnect_2_M05_AXI_wvalid_UNCONNECTED,
      M06_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M06_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M06_AXI_araddr(39 downto 0) => axi_interconnect_2_M06_AXI_ARADDR(39 downto 0),
      M06_AXI_arprot(2 downto 0) => axi_interconnect_2_M06_AXI_ARPROT(2 downto 0),
      M06_AXI_arready => axi_interconnect_2_M06_AXI_ARREADY,
      M06_AXI_arvalid => axi_interconnect_2_M06_AXI_ARVALID,
      M06_AXI_awaddr(39 downto 0) => axi_interconnect_2_M06_AXI_AWADDR(39 downto 0),
      M06_AXI_awprot(2 downto 0) => axi_interconnect_2_M06_AXI_AWPROT(2 downto 0),
      M06_AXI_awready => axi_interconnect_2_M06_AXI_AWREADY,
      M06_AXI_awvalid => axi_interconnect_2_M06_AXI_AWVALID,
      M06_AXI_bready => axi_interconnect_2_M06_AXI_BREADY,
      M06_AXI_bresp(1 downto 0) => axi_interconnect_2_M06_AXI_BRESP(1 downto 0),
      M06_AXI_bvalid => axi_interconnect_2_M06_AXI_BVALID,
      M06_AXI_rdata(31 downto 0) => axi_interconnect_2_M06_AXI_RDATA(31 downto 0),
      M06_AXI_rready => axi_interconnect_2_M06_AXI_RREADY,
      M06_AXI_rresp(1 downto 0) => axi_interconnect_2_M06_AXI_RRESP(1 downto 0),
      M06_AXI_rvalid => axi_interconnect_2_M06_AXI_RVALID,
      M06_AXI_wdata(31 downto 0) => axi_interconnect_2_M06_AXI_WDATA(31 downto 0),
      M06_AXI_wready => axi_interconnect_2_M06_AXI_WREADY,
      M06_AXI_wstrb(3 downto 0) => axi_interconnect_2_M06_AXI_WSTRB(3 downto 0),
      M06_AXI_wvalid => axi_interconnect_2_M06_AXI_WVALID,
      M07_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M07_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M07_AXI_araddr => NLW_axi_interconnect_2_M07_AXI_araddr_UNCONNECTED,
      M07_AXI_arburst => NLW_axi_interconnect_2_M07_AXI_arburst_UNCONNECTED,
      M07_AXI_arcache => NLW_axi_interconnect_2_M07_AXI_arcache_UNCONNECTED,
      M07_AXI_arlen => NLW_axi_interconnect_2_M07_AXI_arlen_UNCONNECTED,
      M07_AXI_arlock => NLW_axi_interconnect_2_M07_AXI_arlock_UNCONNECTED,
      M07_AXI_arprot => NLW_axi_interconnect_2_M07_AXI_arprot_UNCONNECTED,
      M07_AXI_arqos => NLW_axi_interconnect_2_M07_AXI_arqos_UNCONNECTED,
      M07_AXI_arready => '0',
      M07_AXI_arregion => NLW_axi_interconnect_2_M07_AXI_arregion_UNCONNECTED,
      M07_AXI_arsize => NLW_axi_interconnect_2_M07_AXI_arsize_UNCONNECTED,
      M07_AXI_aruser => NLW_axi_interconnect_2_M07_AXI_aruser_UNCONNECTED,
      M07_AXI_arvalid => NLW_axi_interconnect_2_M07_AXI_arvalid_UNCONNECTED,
      M07_AXI_awaddr => NLW_axi_interconnect_2_M07_AXI_awaddr_UNCONNECTED,
      M07_AXI_awburst => NLW_axi_interconnect_2_M07_AXI_awburst_UNCONNECTED,
      M07_AXI_awcache => NLW_axi_interconnect_2_M07_AXI_awcache_UNCONNECTED,
      M07_AXI_awlen => NLW_axi_interconnect_2_M07_AXI_awlen_UNCONNECTED,
      M07_AXI_awlock => NLW_axi_interconnect_2_M07_AXI_awlock_UNCONNECTED,
      M07_AXI_awprot => NLW_axi_interconnect_2_M07_AXI_awprot_UNCONNECTED,
      M07_AXI_awqos => NLW_axi_interconnect_2_M07_AXI_awqos_UNCONNECTED,
      M07_AXI_awready => '0',
      M07_AXI_awregion => NLW_axi_interconnect_2_M07_AXI_awregion_UNCONNECTED,
      M07_AXI_awsize => NLW_axi_interconnect_2_M07_AXI_awsize_UNCONNECTED,
      M07_AXI_awuser => NLW_axi_interconnect_2_M07_AXI_awuser_UNCONNECTED,
      M07_AXI_awvalid => NLW_axi_interconnect_2_M07_AXI_awvalid_UNCONNECTED,
      M07_AXI_bready => NLW_axi_interconnect_2_M07_AXI_bready_UNCONNECTED,
      M07_AXI_bresp => '0',
      M07_AXI_bvalid => '0',
      M07_AXI_rdata => '0',
      M07_AXI_rlast => '0',
      M07_AXI_rready => NLW_axi_interconnect_2_M07_AXI_rready_UNCONNECTED,
      M07_AXI_rresp => '0',
      M07_AXI_rvalid => '0',
      M07_AXI_wdata => NLW_axi_interconnect_2_M07_AXI_wdata_UNCONNECTED,
      M07_AXI_wlast => NLW_axi_interconnect_2_M07_AXI_wlast_UNCONNECTED,
      M07_AXI_wready => '0',
      M07_AXI_wstrb => NLW_axi_interconnect_2_M07_AXI_wstrb_UNCONNECTED,
      M07_AXI_wvalid => NLW_axi_interconnect_2_M07_AXI_wvalid_UNCONNECTED,
      M08_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M08_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M08_AXI_araddr(39 downto 0) => axi_interconnect_2_M08_AXI_ARADDR(39 downto 0),
      M08_AXI_arprot(2 downto 0) => axi_interconnect_2_M08_AXI_ARPROT(2 downto 0),
      M08_AXI_arready => axi_interconnect_2_M08_AXI_ARREADY,
      M08_AXI_arvalid => axi_interconnect_2_M08_AXI_ARVALID,
      M08_AXI_awaddr(39 downto 0) => axi_interconnect_2_M08_AXI_AWADDR(39 downto 0),
      M08_AXI_awprot(2 downto 0) => axi_interconnect_2_M08_AXI_AWPROT(2 downto 0),
      M08_AXI_awready => axi_interconnect_2_M08_AXI_AWREADY,
      M08_AXI_awvalid => axi_interconnect_2_M08_AXI_AWVALID,
      M08_AXI_bready => axi_interconnect_2_M08_AXI_BREADY,
      M08_AXI_bresp(1 downto 0) => axi_interconnect_2_M08_AXI_BRESP(1 downto 0),
      M08_AXI_bvalid => axi_interconnect_2_M08_AXI_BVALID,
      M08_AXI_rdata(31 downto 0) => axi_interconnect_2_M08_AXI_RDATA(31 downto 0),
      M08_AXI_rready => axi_interconnect_2_M08_AXI_RREADY,
      M08_AXI_rresp(1 downto 0) => axi_interconnect_2_M08_AXI_RRESP(1 downto 0),
      M08_AXI_rvalid => axi_interconnect_2_M08_AXI_RVALID,
      M08_AXI_wdata(31 downto 0) => axi_interconnect_2_M08_AXI_WDATA(31 downto 0),
      M08_AXI_wready => axi_interconnect_2_M08_AXI_WREADY,
      M08_AXI_wstrb(3 downto 0) => axi_interconnect_2_M08_AXI_WSTRB(3 downto 0),
      M08_AXI_wvalid => axi_interconnect_2_M08_AXI_WVALID,
      M09_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M09_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M09_AXI_araddr(39 downto 0) => axi_interconnect_2_M09_AXI_ARADDR(39 downto 0),
      M09_AXI_arprot(2 downto 0) => axi_interconnect_2_M09_AXI_ARPROT(2 downto 0),
      M09_AXI_arready => axi_interconnect_2_M09_AXI_ARREADY,
      M09_AXI_arvalid => axi_interconnect_2_M09_AXI_ARVALID,
      M09_AXI_awaddr(39 downto 0) => axi_interconnect_2_M09_AXI_AWADDR(39 downto 0),
      M09_AXI_awprot(2 downto 0) => axi_interconnect_2_M09_AXI_AWPROT(2 downto 0),
      M09_AXI_awready => axi_interconnect_2_M09_AXI_AWREADY,
      M09_AXI_awvalid => axi_interconnect_2_M09_AXI_AWVALID,
      M09_AXI_bready => axi_interconnect_2_M09_AXI_BREADY,
      M09_AXI_bresp(1 downto 0) => axi_interconnect_2_M09_AXI_BRESP(1 downto 0),
      M09_AXI_bvalid => axi_interconnect_2_M09_AXI_BVALID,
      M09_AXI_rdata(31 downto 0) => axi_interconnect_2_M09_AXI_RDATA(31 downto 0),
      M09_AXI_rready => axi_interconnect_2_M09_AXI_RREADY,
      M09_AXI_rresp(1 downto 0) => axi_interconnect_2_M09_AXI_RRESP(1 downto 0),
      M09_AXI_rvalid => axi_interconnect_2_M09_AXI_RVALID,
      M09_AXI_wdata(31 downto 0) => axi_interconnect_2_M09_AXI_WDATA(31 downto 0),
      M09_AXI_wready => axi_interconnect_2_M09_AXI_WREADY,
      M09_AXI_wstrb(3 downto 0) => axi_interconnect_2_M09_AXI_WSTRB(3 downto 0),
      M09_AXI_wvalid => axi_interconnect_2_M09_AXI_WVALID,
      M10_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M10_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M10_AXI_araddr => NLW_axi_interconnect_2_M10_AXI_araddr_UNCONNECTED,
      M10_AXI_arburst => NLW_axi_interconnect_2_M10_AXI_arburst_UNCONNECTED,
      M10_AXI_arcache => NLW_axi_interconnect_2_M10_AXI_arcache_UNCONNECTED,
      M10_AXI_arlen => NLW_axi_interconnect_2_M10_AXI_arlen_UNCONNECTED,
      M10_AXI_arlock => NLW_axi_interconnect_2_M10_AXI_arlock_UNCONNECTED,
      M10_AXI_arprot => NLW_axi_interconnect_2_M10_AXI_arprot_UNCONNECTED,
      M10_AXI_arqos => NLW_axi_interconnect_2_M10_AXI_arqos_UNCONNECTED,
      M10_AXI_arready => '0',
      M10_AXI_arregion => NLW_axi_interconnect_2_M10_AXI_arregion_UNCONNECTED,
      M10_AXI_arsize => NLW_axi_interconnect_2_M10_AXI_arsize_UNCONNECTED,
      M10_AXI_aruser => NLW_axi_interconnect_2_M10_AXI_aruser_UNCONNECTED,
      M10_AXI_arvalid => NLW_axi_interconnect_2_M10_AXI_arvalid_UNCONNECTED,
      M10_AXI_awaddr => NLW_axi_interconnect_2_M10_AXI_awaddr_UNCONNECTED,
      M10_AXI_awburst => NLW_axi_interconnect_2_M10_AXI_awburst_UNCONNECTED,
      M10_AXI_awcache => NLW_axi_interconnect_2_M10_AXI_awcache_UNCONNECTED,
      M10_AXI_awlen => NLW_axi_interconnect_2_M10_AXI_awlen_UNCONNECTED,
      M10_AXI_awlock => NLW_axi_interconnect_2_M10_AXI_awlock_UNCONNECTED,
      M10_AXI_awprot => NLW_axi_interconnect_2_M10_AXI_awprot_UNCONNECTED,
      M10_AXI_awqos => NLW_axi_interconnect_2_M10_AXI_awqos_UNCONNECTED,
      M10_AXI_awready => '0',
      M10_AXI_awregion => NLW_axi_interconnect_2_M10_AXI_awregion_UNCONNECTED,
      M10_AXI_awsize => NLW_axi_interconnect_2_M10_AXI_awsize_UNCONNECTED,
      M10_AXI_awuser => NLW_axi_interconnect_2_M10_AXI_awuser_UNCONNECTED,
      M10_AXI_awvalid => NLW_axi_interconnect_2_M10_AXI_awvalid_UNCONNECTED,
      M10_AXI_bready => NLW_axi_interconnect_2_M10_AXI_bready_UNCONNECTED,
      M10_AXI_bresp => '0',
      M10_AXI_bvalid => '0',
      M10_AXI_rdata => '0',
      M10_AXI_rlast => '0',
      M10_AXI_rready => NLW_axi_interconnect_2_M10_AXI_rready_UNCONNECTED,
      M10_AXI_rresp => '0',
      M10_AXI_rvalid => '0',
      M10_AXI_wdata => NLW_axi_interconnect_2_M10_AXI_wdata_UNCONNECTED,
      M10_AXI_wlast => NLW_axi_interconnect_2_M10_AXI_wlast_UNCONNECTED,
      M10_AXI_wready => '0',
      M10_AXI_wstrb => NLW_axi_interconnect_2_M10_AXI_wstrb_UNCONNECTED,
      M10_AXI_wvalid => NLW_axi_interconnect_2_M10_AXI_wvalid_UNCONNECTED,
      M11_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M11_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M11_AXI_araddr(39 downto 0) => S00_AXI8_1_ARADDR(39 downto 0),
      M11_AXI_arprot(2 downto 0) => S00_AXI8_1_ARPROT(2 downto 0),
      M11_AXI_arready => S00_AXI8_1_ARREADY,
      M11_AXI_arvalid => S00_AXI8_1_ARVALID,
      M11_AXI_awaddr(39 downto 0) => S00_AXI8_1_AWADDR(39 downto 0),
      M11_AXI_awprot(2 downto 0) => S00_AXI8_1_AWPROT(2 downto 0),
      M11_AXI_awready => S00_AXI8_1_AWREADY,
      M11_AXI_awvalid => S00_AXI8_1_AWVALID,
      M11_AXI_bready => S00_AXI8_1_BREADY,
      M11_AXI_bresp(1 downto 0) => S00_AXI8_1_BRESP(1 downto 0),
      M11_AXI_bvalid => S00_AXI8_1_BVALID,
      M11_AXI_rdata(31 downto 0) => S00_AXI8_1_RDATA(31 downto 0),
      M11_AXI_rready => S00_AXI8_1_RREADY,
      M11_AXI_rresp(1 downto 0) => S00_AXI8_1_RRESP(1 downto 0),
      M11_AXI_rvalid => S00_AXI8_1_RVALID,
      M11_AXI_wdata(31 downto 0) => S00_AXI8_1_WDATA(31 downto 0),
      M11_AXI_wready => S00_AXI8_1_WREADY,
      M11_AXI_wstrb(3 downto 0) => S00_AXI8_1_WSTRB(3 downto 0),
      M11_AXI_wvalid => S00_AXI8_1_WVALID,
      M12_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M12_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M12_AXI_araddr => NLW_axi_interconnect_2_M12_AXI_araddr_UNCONNECTED,
      M12_AXI_arburst => NLW_axi_interconnect_2_M12_AXI_arburst_UNCONNECTED,
      M12_AXI_arcache => NLW_axi_interconnect_2_M12_AXI_arcache_UNCONNECTED,
      M12_AXI_arlen => NLW_axi_interconnect_2_M12_AXI_arlen_UNCONNECTED,
      M12_AXI_arlock => NLW_axi_interconnect_2_M12_AXI_arlock_UNCONNECTED,
      M12_AXI_arprot => NLW_axi_interconnect_2_M12_AXI_arprot_UNCONNECTED,
      M12_AXI_arqos => NLW_axi_interconnect_2_M12_AXI_arqos_UNCONNECTED,
      M12_AXI_arready => '0',
      M12_AXI_arregion => NLW_axi_interconnect_2_M12_AXI_arregion_UNCONNECTED,
      M12_AXI_arsize => NLW_axi_interconnect_2_M12_AXI_arsize_UNCONNECTED,
      M12_AXI_aruser => NLW_axi_interconnect_2_M12_AXI_aruser_UNCONNECTED,
      M12_AXI_arvalid => NLW_axi_interconnect_2_M12_AXI_arvalid_UNCONNECTED,
      M12_AXI_awaddr => NLW_axi_interconnect_2_M12_AXI_awaddr_UNCONNECTED,
      M12_AXI_awburst => NLW_axi_interconnect_2_M12_AXI_awburst_UNCONNECTED,
      M12_AXI_awcache => NLW_axi_interconnect_2_M12_AXI_awcache_UNCONNECTED,
      M12_AXI_awlen => NLW_axi_interconnect_2_M12_AXI_awlen_UNCONNECTED,
      M12_AXI_awlock => NLW_axi_interconnect_2_M12_AXI_awlock_UNCONNECTED,
      M12_AXI_awprot => NLW_axi_interconnect_2_M12_AXI_awprot_UNCONNECTED,
      M12_AXI_awqos => NLW_axi_interconnect_2_M12_AXI_awqos_UNCONNECTED,
      M12_AXI_awready => '0',
      M12_AXI_awregion => NLW_axi_interconnect_2_M12_AXI_awregion_UNCONNECTED,
      M12_AXI_awsize => NLW_axi_interconnect_2_M12_AXI_awsize_UNCONNECTED,
      M12_AXI_awuser => NLW_axi_interconnect_2_M12_AXI_awuser_UNCONNECTED,
      M12_AXI_awvalid => NLW_axi_interconnect_2_M12_AXI_awvalid_UNCONNECTED,
      M12_AXI_bready => NLW_axi_interconnect_2_M12_AXI_bready_UNCONNECTED,
      M12_AXI_bresp => '0',
      M12_AXI_bvalid => '0',
      M12_AXI_rdata => '0',
      M12_AXI_rlast => '0',
      M12_AXI_rready => NLW_axi_interconnect_2_M12_AXI_rready_UNCONNECTED,
      M12_AXI_rresp => '0',
      M12_AXI_rvalid => '0',
      M12_AXI_wdata => NLW_axi_interconnect_2_M12_AXI_wdata_UNCONNECTED,
      M12_AXI_wlast => NLW_axi_interconnect_2_M12_AXI_wlast_UNCONNECTED,
      M12_AXI_wready => '0',
      M12_AXI_wstrb => NLW_axi_interconnect_2_M12_AXI_wstrb_UNCONNECTED,
      M12_AXI_wvalid => NLW_axi_interconnect_2_M12_AXI_wvalid_UNCONNECTED,
      M13_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M13_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M13_AXI_araddr => NLW_axi_interconnect_2_M13_AXI_araddr_UNCONNECTED,
      M13_AXI_arburst => NLW_axi_interconnect_2_M13_AXI_arburst_UNCONNECTED,
      M13_AXI_arcache => NLW_axi_interconnect_2_M13_AXI_arcache_UNCONNECTED,
      M13_AXI_arlen => NLW_axi_interconnect_2_M13_AXI_arlen_UNCONNECTED,
      M13_AXI_arlock => NLW_axi_interconnect_2_M13_AXI_arlock_UNCONNECTED,
      M13_AXI_arprot => NLW_axi_interconnect_2_M13_AXI_arprot_UNCONNECTED,
      M13_AXI_arqos => NLW_axi_interconnect_2_M13_AXI_arqos_UNCONNECTED,
      M13_AXI_arready => '0',
      M13_AXI_arregion => NLW_axi_interconnect_2_M13_AXI_arregion_UNCONNECTED,
      M13_AXI_arsize => NLW_axi_interconnect_2_M13_AXI_arsize_UNCONNECTED,
      M13_AXI_aruser => NLW_axi_interconnect_2_M13_AXI_aruser_UNCONNECTED,
      M13_AXI_arvalid => NLW_axi_interconnect_2_M13_AXI_arvalid_UNCONNECTED,
      M13_AXI_awaddr => NLW_axi_interconnect_2_M13_AXI_awaddr_UNCONNECTED,
      M13_AXI_awburst => NLW_axi_interconnect_2_M13_AXI_awburst_UNCONNECTED,
      M13_AXI_awcache => NLW_axi_interconnect_2_M13_AXI_awcache_UNCONNECTED,
      M13_AXI_awlen => NLW_axi_interconnect_2_M13_AXI_awlen_UNCONNECTED,
      M13_AXI_awlock => NLW_axi_interconnect_2_M13_AXI_awlock_UNCONNECTED,
      M13_AXI_awprot => NLW_axi_interconnect_2_M13_AXI_awprot_UNCONNECTED,
      M13_AXI_awqos => NLW_axi_interconnect_2_M13_AXI_awqos_UNCONNECTED,
      M13_AXI_awready => '0',
      M13_AXI_awregion => NLW_axi_interconnect_2_M13_AXI_awregion_UNCONNECTED,
      M13_AXI_awsize => NLW_axi_interconnect_2_M13_AXI_awsize_UNCONNECTED,
      M13_AXI_awuser => NLW_axi_interconnect_2_M13_AXI_awuser_UNCONNECTED,
      M13_AXI_awvalid => NLW_axi_interconnect_2_M13_AXI_awvalid_UNCONNECTED,
      M13_AXI_bready => NLW_axi_interconnect_2_M13_AXI_bready_UNCONNECTED,
      M13_AXI_bresp => '0',
      M13_AXI_bvalid => '0',
      M13_AXI_rdata => '0',
      M13_AXI_rlast => '0',
      M13_AXI_rready => NLW_axi_interconnect_2_M13_AXI_rready_UNCONNECTED,
      M13_AXI_rresp => '0',
      M13_AXI_rvalid => '0',
      M13_AXI_wdata => NLW_axi_interconnect_2_M13_AXI_wdata_UNCONNECTED,
      M13_AXI_wlast => NLW_axi_interconnect_2_M13_AXI_wlast_UNCONNECTED,
      M13_AXI_wready => '0',
      M13_AXI_wstrb => NLW_axi_interconnect_2_M13_AXI_wstrb_UNCONNECTED,
      M13_AXI_wvalid => NLW_axi_interconnect_2_M13_AXI_wvalid_UNCONNECTED,
      M14_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M14_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M14_AXI_araddr(39 downto 0) => axi_interconnect_2_M14_AXI_ARADDR(39 downto 0),
      M14_AXI_arprot(2 downto 0) => axi_interconnect_2_M14_AXI_ARPROT(2 downto 0),
      M14_AXI_arready => axi_interconnect_2_M14_AXI_ARREADY,
      M14_AXI_arvalid => axi_interconnect_2_M14_AXI_ARVALID,
      M14_AXI_awaddr(39 downto 0) => axi_interconnect_2_M14_AXI_AWADDR(39 downto 0),
      M14_AXI_awprot(2 downto 0) => axi_interconnect_2_M14_AXI_AWPROT(2 downto 0),
      M14_AXI_awready => axi_interconnect_2_M14_AXI_AWREADY,
      M14_AXI_awvalid => axi_interconnect_2_M14_AXI_AWVALID,
      M14_AXI_bready => axi_interconnect_2_M14_AXI_BREADY,
      M14_AXI_bresp(1 downto 0) => axi_interconnect_2_M14_AXI_BRESP(1 downto 0),
      M14_AXI_bvalid => axi_interconnect_2_M14_AXI_BVALID,
      M14_AXI_rdata(31 downto 0) => axi_interconnect_2_M14_AXI_RDATA(31 downto 0),
      M14_AXI_rready => axi_interconnect_2_M14_AXI_RREADY,
      M14_AXI_rresp(1 downto 0) => axi_interconnect_2_M14_AXI_RRESP(1 downto 0),
      M14_AXI_rvalid => axi_interconnect_2_M14_AXI_RVALID,
      M14_AXI_wdata(31 downto 0) => axi_interconnect_2_M14_AXI_WDATA(31 downto 0),
      M14_AXI_wready => axi_interconnect_2_M14_AXI_WREADY,
      M14_AXI_wstrb(3 downto 0) => axi_interconnect_2_M14_AXI_WSTRB(3 downto 0),
      M14_AXI_wvalid => axi_interconnect_2_M14_AXI_WVALID,
      M15_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M15_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M15_AXI_araddr(39 downto 0) => S00_AXI5_1_ARADDR(39 downto 0),
      M15_AXI_arprot(2 downto 0) => S00_AXI5_1_ARPROT(2 downto 0),
      M15_AXI_arready => S00_AXI5_1_ARREADY,
      M15_AXI_arvalid => S00_AXI5_1_ARVALID,
      M15_AXI_awaddr(39 downto 0) => S00_AXI5_1_AWADDR(39 downto 0),
      M15_AXI_awprot(2 downto 0) => S00_AXI5_1_AWPROT(2 downto 0),
      M15_AXI_awready => S00_AXI5_1_AWREADY,
      M15_AXI_awvalid => S00_AXI5_1_AWVALID,
      M15_AXI_bready => S00_AXI5_1_BREADY,
      M15_AXI_bresp(1 downto 0) => S00_AXI5_1_BRESP(1 downto 0),
      M15_AXI_bvalid => S00_AXI5_1_BVALID,
      M15_AXI_rdata(31 downto 0) => S00_AXI5_1_RDATA(31 downto 0),
      M15_AXI_rready => S00_AXI5_1_RREADY,
      M15_AXI_rresp(1 downto 0) => S00_AXI5_1_RRESP(1 downto 0),
      M15_AXI_rvalid => S00_AXI5_1_RVALID,
      M15_AXI_wdata(31 downto 0) => S00_AXI5_1_WDATA(31 downto 0),
      M15_AXI_wready => S00_AXI5_1_WREADY,
      M15_AXI_wstrb(3 downto 0) => S00_AXI5_1_WSTRB(3 downto 0),
      M15_AXI_wvalid => S00_AXI5_1_WVALID,
      M16_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M16_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M16_AXI_araddr(39 downto 0) => axi_interconnect_2_M16_AXI_ARADDR(39 downto 0),
      M16_AXI_arprot(2 downto 0) => axi_interconnect_2_M16_AXI_ARPROT(2 downto 0),
      M16_AXI_arready => axi_interconnect_2_M16_AXI_ARREADY,
      M16_AXI_arvalid => axi_interconnect_2_M16_AXI_ARVALID,
      M16_AXI_awaddr(39 downto 0) => axi_interconnect_2_M16_AXI_AWADDR(39 downto 0),
      M16_AXI_awprot(2 downto 0) => axi_interconnect_2_M16_AXI_AWPROT(2 downto 0),
      M16_AXI_awready => axi_interconnect_2_M16_AXI_AWREADY,
      M16_AXI_awvalid => axi_interconnect_2_M16_AXI_AWVALID,
      M16_AXI_bready => axi_interconnect_2_M16_AXI_BREADY,
      M16_AXI_bresp(1 downto 0) => axi_interconnect_2_M16_AXI_BRESP(1 downto 0),
      M16_AXI_bvalid => axi_interconnect_2_M16_AXI_BVALID,
      M16_AXI_rdata(31 downto 0) => axi_interconnect_2_M16_AXI_RDATA(31 downto 0),
      M16_AXI_rready => axi_interconnect_2_M16_AXI_RREADY,
      M16_AXI_rresp(1 downto 0) => axi_interconnect_2_M16_AXI_RRESP(1 downto 0),
      M16_AXI_rvalid => axi_interconnect_2_M16_AXI_RVALID,
      M16_AXI_wdata(31 downto 0) => axi_interconnect_2_M16_AXI_WDATA(31 downto 0),
      M16_AXI_wready => axi_interconnect_2_M16_AXI_WREADY,
      M16_AXI_wstrb(3 downto 0) => axi_interconnect_2_M16_AXI_WSTRB(3 downto 0),
      M16_AXI_wvalid => axi_interconnect_2_M16_AXI_WVALID,
      M17_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M17_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M17_AXI_araddr(39 downto 0) => axi_interconnect_2_M17_AXI_ARADDR(39 downto 0),
      M17_AXI_arprot(2 downto 0) => axi_interconnect_2_M17_AXI_ARPROT(2 downto 0),
      M17_AXI_arready => axi_interconnect_2_M17_AXI_ARREADY,
      M17_AXI_arvalid => axi_interconnect_2_M17_AXI_ARVALID,
      M17_AXI_awaddr(39 downto 0) => axi_interconnect_2_M17_AXI_AWADDR(39 downto 0),
      M17_AXI_awprot(2 downto 0) => axi_interconnect_2_M17_AXI_AWPROT(2 downto 0),
      M17_AXI_awready => axi_interconnect_2_M17_AXI_AWREADY,
      M17_AXI_awvalid => axi_interconnect_2_M17_AXI_AWVALID,
      M17_AXI_bready => axi_interconnect_2_M17_AXI_BREADY,
      M17_AXI_bresp(1 downto 0) => axi_interconnect_2_M17_AXI_BRESP(1 downto 0),
      M17_AXI_bvalid => axi_interconnect_2_M17_AXI_BVALID,
      M17_AXI_rdata(31 downto 0) => axi_interconnect_2_M17_AXI_RDATA(31 downto 0),
      M17_AXI_rready => axi_interconnect_2_M17_AXI_RREADY,
      M17_AXI_rresp(1 downto 0) => axi_interconnect_2_M17_AXI_RRESP(1 downto 0),
      M17_AXI_rvalid => axi_interconnect_2_M17_AXI_RVALID,
      M17_AXI_wdata(31 downto 0) => axi_interconnect_2_M17_AXI_WDATA(31 downto 0),
      M17_AXI_wready => axi_interconnect_2_M17_AXI_WREADY,
      M17_AXI_wstrb(3 downto 0) => axi_interconnect_2_M17_AXI_WSTRB(3 downto 0),
      M17_AXI_wvalid => axi_interconnect_2_M17_AXI_WVALID,
      M18_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M18_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M18_AXI_araddr(39 downto 0) => axi_interconnect_2_M18_AXI_ARADDR(39 downto 0),
      M18_AXI_arprot(2 downto 0) => axi_interconnect_2_M18_AXI_ARPROT(2 downto 0),
      M18_AXI_arready => axi_interconnect_2_M18_AXI_ARREADY,
      M18_AXI_arvalid => axi_interconnect_2_M18_AXI_ARVALID,
      M18_AXI_awaddr(39 downto 0) => axi_interconnect_2_M18_AXI_AWADDR(39 downto 0),
      M18_AXI_awprot(2 downto 0) => axi_interconnect_2_M18_AXI_AWPROT(2 downto 0),
      M18_AXI_awready => axi_interconnect_2_M18_AXI_AWREADY,
      M18_AXI_awvalid => axi_interconnect_2_M18_AXI_AWVALID,
      M18_AXI_bready => axi_interconnect_2_M18_AXI_BREADY,
      M18_AXI_bresp(1 downto 0) => axi_interconnect_2_M18_AXI_BRESP(1 downto 0),
      M18_AXI_bvalid => axi_interconnect_2_M18_AXI_BVALID,
      M18_AXI_rdata(31 downto 0) => axi_interconnect_2_M18_AXI_RDATA(31 downto 0),
      M18_AXI_rready => axi_interconnect_2_M18_AXI_RREADY,
      M18_AXI_rresp(1 downto 0) => axi_interconnect_2_M18_AXI_RRESP(1 downto 0),
      M18_AXI_rvalid => axi_interconnect_2_M18_AXI_RVALID,
      M18_AXI_wdata(31 downto 0) => axi_interconnect_2_M18_AXI_WDATA(31 downto 0),
      M18_AXI_wready => axi_interconnect_2_M18_AXI_WREADY,
      M18_AXI_wstrb(3 downto 0) => axi_interconnect_2_M18_AXI_WSTRB(3 downto 0),
      M18_AXI_wvalid => axi_interconnect_2_M18_AXI_WVALID,
      M19_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M19_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M19_AXI_araddr(39 downto 0) => axi_interconnect_2_M19_AXI_ARADDR(39 downto 0),
      M19_AXI_arprot(2 downto 0) => axi_interconnect_2_M19_AXI_ARPROT(2 downto 0),
      M19_AXI_arready => axi_interconnect_2_M19_AXI_ARREADY,
      M19_AXI_arvalid => axi_interconnect_2_M19_AXI_ARVALID,
      M19_AXI_awaddr(39 downto 0) => axi_interconnect_2_M19_AXI_AWADDR(39 downto 0),
      M19_AXI_awprot(2 downto 0) => axi_interconnect_2_M19_AXI_AWPROT(2 downto 0),
      M19_AXI_awready => axi_interconnect_2_M19_AXI_AWREADY,
      M19_AXI_awvalid => axi_interconnect_2_M19_AXI_AWVALID,
      M19_AXI_bready => axi_interconnect_2_M19_AXI_BREADY,
      M19_AXI_bresp(1 downto 0) => axi_interconnect_2_M19_AXI_BRESP(1 downto 0),
      M19_AXI_bvalid => axi_interconnect_2_M19_AXI_BVALID,
      M19_AXI_rdata(31 downto 0) => axi_interconnect_2_M19_AXI_RDATA(31 downto 0),
      M19_AXI_rready => axi_interconnect_2_M19_AXI_RREADY,
      M19_AXI_rresp(1 downto 0) => axi_interconnect_2_M19_AXI_RRESP(1 downto 0),
      M19_AXI_rvalid => axi_interconnect_2_M19_AXI_RVALID,
      M19_AXI_wdata(31 downto 0) => axi_interconnect_2_M19_AXI_WDATA(31 downto 0),
      M19_AXI_wready => axi_interconnect_2_M19_AXI_WREADY,
      M19_AXI_wstrb(3 downto 0) => axi_interconnect_2_M19_AXI_WSTRB(3 downto 0),
      M19_AXI_wvalid => axi_interconnect_2_M19_AXI_WVALID,
      M20_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M20_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M20_AXI_araddr(39 downto 0) => axi_interconnect_2_M20_AXI_ARADDR(39 downto 0),
      M20_AXI_arprot(2 downto 0) => axi_interconnect_2_M20_AXI_ARPROT(2 downto 0),
      M20_AXI_arready => axi_interconnect_2_M20_AXI_ARREADY,
      M20_AXI_arvalid => axi_interconnect_2_M20_AXI_ARVALID,
      M20_AXI_awaddr(39 downto 0) => axi_interconnect_2_M20_AXI_AWADDR(39 downto 0),
      M20_AXI_awprot(2 downto 0) => axi_interconnect_2_M20_AXI_AWPROT(2 downto 0),
      M20_AXI_awready => axi_interconnect_2_M20_AXI_AWREADY,
      M20_AXI_awvalid => axi_interconnect_2_M20_AXI_AWVALID,
      M20_AXI_bready => axi_interconnect_2_M20_AXI_BREADY,
      M20_AXI_bresp(1 downto 0) => axi_interconnect_2_M20_AXI_BRESP(1 downto 0),
      M20_AXI_bvalid => axi_interconnect_2_M20_AXI_BVALID,
      M20_AXI_rdata(31 downto 0) => axi_interconnect_2_M20_AXI_RDATA(31 downto 0),
      M20_AXI_rready => axi_interconnect_2_M20_AXI_RREADY,
      M20_AXI_rresp(1 downto 0) => axi_interconnect_2_M20_AXI_RRESP(1 downto 0),
      M20_AXI_rvalid => axi_interconnect_2_M20_AXI_RVALID,
      M20_AXI_wdata(31 downto 0) => axi_interconnect_2_M20_AXI_WDATA(31 downto 0),
      M20_AXI_wready => axi_interconnect_2_M20_AXI_WREADY,
      M20_AXI_wstrb(3 downto 0) => axi_interconnect_2_M20_AXI_WSTRB(3 downto 0),
      M20_AXI_wvalid => axi_interconnect_2_M20_AXI_WVALID,
      M21_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M21_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M21_AXI_araddr => NLW_axi_interconnect_2_M21_AXI_araddr_UNCONNECTED,
      M21_AXI_arburst => NLW_axi_interconnect_2_M21_AXI_arburst_UNCONNECTED,
      M21_AXI_arcache => NLW_axi_interconnect_2_M21_AXI_arcache_UNCONNECTED,
      M21_AXI_arlen => NLW_axi_interconnect_2_M21_AXI_arlen_UNCONNECTED,
      M21_AXI_arlock => NLW_axi_interconnect_2_M21_AXI_arlock_UNCONNECTED,
      M21_AXI_arprot => NLW_axi_interconnect_2_M21_AXI_arprot_UNCONNECTED,
      M21_AXI_arqos => NLW_axi_interconnect_2_M21_AXI_arqos_UNCONNECTED,
      M21_AXI_arready => '0',
      M21_AXI_arregion => NLW_axi_interconnect_2_M21_AXI_arregion_UNCONNECTED,
      M21_AXI_arsize => NLW_axi_interconnect_2_M21_AXI_arsize_UNCONNECTED,
      M21_AXI_aruser => NLW_axi_interconnect_2_M21_AXI_aruser_UNCONNECTED,
      M21_AXI_arvalid => NLW_axi_interconnect_2_M21_AXI_arvalid_UNCONNECTED,
      M21_AXI_awaddr => NLW_axi_interconnect_2_M21_AXI_awaddr_UNCONNECTED,
      M21_AXI_awburst => NLW_axi_interconnect_2_M21_AXI_awburst_UNCONNECTED,
      M21_AXI_awcache => NLW_axi_interconnect_2_M21_AXI_awcache_UNCONNECTED,
      M21_AXI_awlen => NLW_axi_interconnect_2_M21_AXI_awlen_UNCONNECTED,
      M21_AXI_awlock => NLW_axi_interconnect_2_M21_AXI_awlock_UNCONNECTED,
      M21_AXI_awprot => NLW_axi_interconnect_2_M21_AXI_awprot_UNCONNECTED,
      M21_AXI_awqos => NLW_axi_interconnect_2_M21_AXI_awqos_UNCONNECTED,
      M21_AXI_awready => '0',
      M21_AXI_awregion => NLW_axi_interconnect_2_M21_AXI_awregion_UNCONNECTED,
      M21_AXI_awsize => NLW_axi_interconnect_2_M21_AXI_awsize_UNCONNECTED,
      M21_AXI_awuser => NLW_axi_interconnect_2_M21_AXI_awuser_UNCONNECTED,
      M21_AXI_awvalid => NLW_axi_interconnect_2_M21_AXI_awvalid_UNCONNECTED,
      M21_AXI_bready => NLW_axi_interconnect_2_M21_AXI_bready_UNCONNECTED,
      M21_AXI_bresp => '0',
      M21_AXI_bvalid => '0',
      M21_AXI_rdata => '0',
      M21_AXI_rlast => '0',
      M21_AXI_rready => NLW_axi_interconnect_2_M21_AXI_rready_UNCONNECTED,
      M21_AXI_rresp => '0',
      M21_AXI_rvalid => '0',
      M21_AXI_wdata => NLW_axi_interconnect_2_M21_AXI_wdata_UNCONNECTED,
      M21_AXI_wlast => NLW_axi_interconnect_2_M21_AXI_wlast_UNCONNECTED,
      M21_AXI_wready => '0',
      M21_AXI_wstrb => NLW_axi_interconnect_2_M21_AXI_wstrb_UNCONNECTED,
      M21_AXI_wvalid => NLW_axi_interconnect_2_M21_AXI_wvalid_UNCONNECTED,
      M22_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M22_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M22_AXI_araddr => NLW_axi_interconnect_2_M22_AXI_araddr_UNCONNECTED,
      M22_AXI_arburst => NLW_axi_interconnect_2_M22_AXI_arburst_UNCONNECTED,
      M22_AXI_arcache => NLW_axi_interconnect_2_M22_AXI_arcache_UNCONNECTED,
      M22_AXI_arlen => NLW_axi_interconnect_2_M22_AXI_arlen_UNCONNECTED,
      M22_AXI_arlock => NLW_axi_interconnect_2_M22_AXI_arlock_UNCONNECTED,
      M22_AXI_arprot => NLW_axi_interconnect_2_M22_AXI_arprot_UNCONNECTED,
      M22_AXI_arqos => NLW_axi_interconnect_2_M22_AXI_arqos_UNCONNECTED,
      M22_AXI_arready => '0',
      M22_AXI_arregion => NLW_axi_interconnect_2_M22_AXI_arregion_UNCONNECTED,
      M22_AXI_arsize => NLW_axi_interconnect_2_M22_AXI_arsize_UNCONNECTED,
      M22_AXI_aruser => NLW_axi_interconnect_2_M22_AXI_aruser_UNCONNECTED,
      M22_AXI_arvalid => NLW_axi_interconnect_2_M22_AXI_arvalid_UNCONNECTED,
      M22_AXI_awaddr => NLW_axi_interconnect_2_M22_AXI_awaddr_UNCONNECTED,
      M22_AXI_awburst => NLW_axi_interconnect_2_M22_AXI_awburst_UNCONNECTED,
      M22_AXI_awcache => NLW_axi_interconnect_2_M22_AXI_awcache_UNCONNECTED,
      M22_AXI_awlen => NLW_axi_interconnect_2_M22_AXI_awlen_UNCONNECTED,
      M22_AXI_awlock => NLW_axi_interconnect_2_M22_AXI_awlock_UNCONNECTED,
      M22_AXI_awprot => NLW_axi_interconnect_2_M22_AXI_awprot_UNCONNECTED,
      M22_AXI_awqos => NLW_axi_interconnect_2_M22_AXI_awqos_UNCONNECTED,
      M22_AXI_awready => '0',
      M22_AXI_awregion => NLW_axi_interconnect_2_M22_AXI_awregion_UNCONNECTED,
      M22_AXI_awsize => NLW_axi_interconnect_2_M22_AXI_awsize_UNCONNECTED,
      M22_AXI_awuser => NLW_axi_interconnect_2_M22_AXI_awuser_UNCONNECTED,
      M22_AXI_awvalid => NLW_axi_interconnect_2_M22_AXI_awvalid_UNCONNECTED,
      M22_AXI_bready => NLW_axi_interconnect_2_M22_AXI_bready_UNCONNECTED,
      M22_AXI_bresp => '0',
      M22_AXI_bvalid => '0',
      M22_AXI_rdata => '0',
      M22_AXI_rlast => '0',
      M22_AXI_rready => NLW_axi_interconnect_2_M22_AXI_rready_UNCONNECTED,
      M22_AXI_rresp => '0',
      M22_AXI_rvalid => '0',
      M22_AXI_wdata => NLW_axi_interconnect_2_M22_AXI_wdata_UNCONNECTED,
      M22_AXI_wlast => NLW_axi_interconnect_2_M22_AXI_wlast_UNCONNECTED,
      M22_AXI_wready => '0',
      M22_AXI_wstrb => NLW_axi_interconnect_2_M22_AXI_wstrb_UNCONNECTED,
      M22_AXI_wvalid => NLW_axi_interconnect_2_M22_AXI_wvalid_UNCONNECTED,
      M23_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M23_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M23_AXI_araddr => NLW_axi_interconnect_2_M23_AXI_araddr_UNCONNECTED,
      M23_AXI_arburst => NLW_axi_interconnect_2_M23_AXI_arburst_UNCONNECTED,
      M23_AXI_arcache => NLW_axi_interconnect_2_M23_AXI_arcache_UNCONNECTED,
      M23_AXI_arlen => NLW_axi_interconnect_2_M23_AXI_arlen_UNCONNECTED,
      M23_AXI_arlock => NLW_axi_interconnect_2_M23_AXI_arlock_UNCONNECTED,
      M23_AXI_arprot => NLW_axi_interconnect_2_M23_AXI_arprot_UNCONNECTED,
      M23_AXI_arqos => NLW_axi_interconnect_2_M23_AXI_arqos_UNCONNECTED,
      M23_AXI_arready => '0',
      M23_AXI_arregion => NLW_axi_interconnect_2_M23_AXI_arregion_UNCONNECTED,
      M23_AXI_arsize => NLW_axi_interconnect_2_M23_AXI_arsize_UNCONNECTED,
      M23_AXI_aruser => NLW_axi_interconnect_2_M23_AXI_aruser_UNCONNECTED,
      M23_AXI_arvalid => NLW_axi_interconnect_2_M23_AXI_arvalid_UNCONNECTED,
      M23_AXI_awaddr => NLW_axi_interconnect_2_M23_AXI_awaddr_UNCONNECTED,
      M23_AXI_awburst => NLW_axi_interconnect_2_M23_AXI_awburst_UNCONNECTED,
      M23_AXI_awcache => NLW_axi_interconnect_2_M23_AXI_awcache_UNCONNECTED,
      M23_AXI_awlen => NLW_axi_interconnect_2_M23_AXI_awlen_UNCONNECTED,
      M23_AXI_awlock => NLW_axi_interconnect_2_M23_AXI_awlock_UNCONNECTED,
      M23_AXI_awprot => NLW_axi_interconnect_2_M23_AXI_awprot_UNCONNECTED,
      M23_AXI_awqos => NLW_axi_interconnect_2_M23_AXI_awqos_UNCONNECTED,
      M23_AXI_awready => '0',
      M23_AXI_awregion => NLW_axi_interconnect_2_M23_AXI_awregion_UNCONNECTED,
      M23_AXI_awsize => NLW_axi_interconnect_2_M23_AXI_awsize_UNCONNECTED,
      M23_AXI_awuser => NLW_axi_interconnect_2_M23_AXI_awuser_UNCONNECTED,
      M23_AXI_awvalid => NLW_axi_interconnect_2_M23_AXI_awvalid_UNCONNECTED,
      M23_AXI_bready => NLW_axi_interconnect_2_M23_AXI_bready_UNCONNECTED,
      M23_AXI_bresp => '0',
      M23_AXI_bvalid => '0',
      M23_AXI_rdata => '0',
      M23_AXI_rlast => '0',
      M23_AXI_rready => NLW_axi_interconnect_2_M23_AXI_rready_UNCONNECTED,
      M23_AXI_rresp => '0',
      M23_AXI_rvalid => '0',
      M23_AXI_wdata => NLW_axi_interconnect_2_M23_AXI_wdata_UNCONNECTED,
      M23_AXI_wlast => NLW_axi_interconnect_2_M23_AXI_wlast_UNCONNECTED,
      M23_AXI_wready => '0',
      M23_AXI_wstrb => NLW_axi_interconnect_2_M23_AXI_wstrb_UNCONNECTED,
      M23_AXI_wvalid => NLW_axi_interconnect_2_M23_AXI_wvalid_UNCONNECTED,
      M24_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M24_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M24_AXI_araddr => NLW_axi_interconnect_2_M24_AXI_araddr_UNCONNECTED,
      M24_AXI_arburst => NLW_axi_interconnect_2_M24_AXI_arburst_UNCONNECTED,
      M24_AXI_arcache => NLW_axi_interconnect_2_M24_AXI_arcache_UNCONNECTED,
      M24_AXI_arlen => NLW_axi_interconnect_2_M24_AXI_arlen_UNCONNECTED,
      M24_AXI_arlock => NLW_axi_interconnect_2_M24_AXI_arlock_UNCONNECTED,
      M24_AXI_arprot => NLW_axi_interconnect_2_M24_AXI_arprot_UNCONNECTED,
      M24_AXI_arqos => NLW_axi_interconnect_2_M24_AXI_arqos_UNCONNECTED,
      M24_AXI_arready => '0',
      M24_AXI_arregion => NLW_axi_interconnect_2_M24_AXI_arregion_UNCONNECTED,
      M24_AXI_arsize => NLW_axi_interconnect_2_M24_AXI_arsize_UNCONNECTED,
      M24_AXI_aruser => NLW_axi_interconnect_2_M24_AXI_aruser_UNCONNECTED,
      M24_AXI_arvalid => NLW_axi_interconnect_2_M24_AXI_arvalid_UNCONNECTED,
      M24_AXI_awaddr => NLW_axi_interconnect_2_M24_AXI_awaddr_UNCONNECTED,
      M24_AXI_awburst => NLW_axi_interconnect_2_M24_AXI_awburst_UNCONNECTED,
      M24_AXI_awcache => NLW_axi_interconnect_2_M24_AXI_awcache_UNCONNECTED,
      M24_AXI_awlen => NLW_axi_interconnect_2_M24_AXI_awlen_UNCONNECTED,
      M24_AXI_awlock => NLW_axi_interconnect_2_M24_AXI_awlock_UNCONNECTED,
      M24_AXI_awprot => NLW_axi_interconnect_2_M24_AXI_awprot_UNCONNECTED,
      M24_AXI_awqos => NLW_axi_interconnect_2_M24_AXI_awqos_UNCONNECTED,
      M24_AXI_awready => '0',
      M24_AXI_awregion => NLW_axi_interconnect_2_M24_AXI_awregion_UNCONNECTED,
      M24_AXI_awsize => NLW_axi_interconnect_2_M24_AXI_awsize_UNCONNECTED,
      M24_AXI_awuser => NLW_axi_interconnect_2_M24_AXI_awuser_UNCONNECTED,
      M24_AXI_awvalid => NLW_axi_interconnect_2_M24_AXI_awvalid_UNCONNECTED,
      M24_AXI_bready => NLW_axi_interconnect_2_M24_AXI_bready_UNCONNECTED,
      M24_AXI_bresp => '0',
      M24_AXI_bvalid => '0',
      M24_AXI_rdata => '0',
      M24_AXI_rlast => '0',
      M24_AXI_rready => NLW_axi_interconnect_2_M24_AXI_rready_UNCONNECTED,
      M24_AXI_rresp => '0',
      M24_AXI_rvalid => '0',
      M24_AXI_wdata => NLW_axi_interconnect_2_M24_AXI_wdata_UNCONNECTED,
      M24_AXI_wlast => NLW_axi_interconnect_2_M24_AXI_wlast_UNCONNECTED,
      M24_AXI_wready => '0',
      M24_AXI_wstrb => NLW_axi_interconnect_2_M24_AXI_wstrb_UNCONNECTED,
      M24_AXI_wvalid => NLW_axi_interconnect_2_M24_AXI_wvalid_UNCONNECTED,
      M25_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M25_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M25_AXI_araddr => NLW_axi_interconnect_2_M25_AXI_araddr_UNCONNECTED,
      M25_AXI_arburst => NLW_axi_interconnect_2_M25_AXI_arburst_UNCONNECTED,
      M25_AXI_arcache => NLW_axi_interconnect_2_M25_AXI_arcache_UNCONNECTED,
      M25_AXI_arlen => NLW_axi_interconnect_2_M25_AXI_arlen_UNCONNECTED,
      M25_AXI_arlock => NLW_axi_interconnect_2_M25_AXI_arlock_UNCONNECTED,
      M25_AXI_arprot => NLW_axi_interconnect_2_M25_AXI_arprot_UNCONNECTED,
      M25_AXI_arqos => NLW_axi_interconnect_2_M25_AXI_arqos_UNCONNECTED,
      M25_AXI_arready => '0',
      M25_AXI_arregion => NLW_axi_interconnect_2_M25_AXI_arregion_UNCONNECTED,
      M25_AXI_arsize => NLW_axi_interconnect_2_M25_AXI_arsize_UNCONNECTED,
      M25_AXI_aruser => NLW_axi_interconnect_2_M25_AXI_aruser_UNCONNECTED,
      M25_AXI_arvalid => NLW_axi_interconnect_2_M25_AXI_arvalid_UNCONNECTED,
      M25_AXI_awaddr => NLW_axi_interconnect_2_M25_AXI_awaddr_UNCONNECTED,
      M25_AXI_awburst => NLW_axi_interconnect_2_M25_AXI_awburst_UNCONNECTED,
      M25_AXI_awcache => NLW_axi_interconnect_2_M25_AXI_awcache_UNCONNECTED,
      M25_AXI_awlen => NLW_axi_interconnect_2_M25_AXI_awlen_UNCONNECTED,
      M25_AXI_awlock => NLW_axi_interconnect_2_M25_AXI_awlock_UNCONNECTED,
      M25_AXI_awprot => NLW_axi_interconnect_2_M25_AXI_awprot_UNCONNECTED,
      M25_AXI_awqos => NLW_axi_interconnect_2_M25_AXI_awqos_UNCONNECTED,
      M25_AXI_awready => '0',
      M25_AXI_awregion => NLW_axi_interconnect_2_M25_AXI_awregion_UNCONNECTED,
      M25_AXI_awsize => NLW_axi_interconnect_2_M25_AXI_awsize_UNCONNECTED,
      M25_AXI_awuser => NLW_axi_interconnect_2_M25_AXI_awuser_UNCONNECTED,
      M25_AXI_awvalid => NLW_axi_interconnect_2_M25_AXI_awvalid_UNCONNECTED,
      M25_AXI_bready => NLW_axi_interconnect_2_M25_AXI_bready_UNCONNECTED,
      M25_AXI_bresp => '0',
      M25_AXI_bvalid => '0',
      M25_AXI_rdata => '0',
      M25_AXI_rlast => '0',
      M25_AXI_rready => NLW_axi_interconnect_2_M25_AXI_rready_UNCONNECTED,
      M25_AXI_rresp => '0',
      M25_AXI_rvalid => '0',
      M25_AXI_wdata => NLW_axi_interconnect_2_M25_AXI_wdata_UNCONNECTED,
      M25_AXI_wlast => NLW_axi_interconnect_2_M25_AXI_wlast_UNCONNECTED,
      M25_AXI_wready => '0',
      M25_AXI_wstrb => NLW_axi_interconnect_2_M25_AXI_wstrb_UNCONNECTED,
      M25_AXI_wvalid => NLW_axi_interconnect_2_M25_AXI_wvalid_UNCONNECTED,
      M26_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M26_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M26_AXI_araddr => NLW_axi_interconnect_2_M26_AXI_araddr_UNCONNECTED,
      M26_AXI_arburst => NLW_axi_interconnect_2_M26_AXI_arburst_UNCONNECTED,
      M26_AXI_arcache => NLW_axi_interconnect_2_M26_AXI_arcache_UNCONNECTED,
      M26_AXI_arlen => NLW_axi_interconnect_2_M26_AXI_arlen_UNCONNECTED,
      M26_AXI_arlock => NLW_axi_interconnect_2_M26_AXI_arlock_UNCONNECTED,
      M26_AXI_arprot => NLW_axi_interconnect_2_M26_AXI_arprot_UNCONNECTED,
      M26_AXI_arqos => NLW_axi_interconnect_2_M26_AXI_arqos_UNCONNECTED,
      M26_AXI_arready => '0',
      M26_AXI_arregion => NLW_axi_interconnect_2_M26_AXI_arregion_UNCONNECTED,
      M26_AXI_arsize => NLW_axi_interconnect_2_M26_AXI_arsize_UNCONNECTED,
      M26_AXI_aruser => NLW_axi_interconnect_2_M26_AXI_aruser_UNCONNECTED,
      M26_AXI_arvalid => NLW_axi_interconnect_2_M26_AXI_arvalid_UNCONNECTED,
      M26_AXI_awaddr => NLW_axi_interconnect_2_M26_AXI_awaddr_UNCONNECTED,
      M26_AXI_awburst => NLW_axi_interconnect_2_M26_AXI_awburst_UNCONNECTED,
      M26_AXI_awcache => NLW_axi_interconnect_2_M26_AXI_awcache_UNCONNECTED,
      M26_AXI_awlen => NLW_axi_interconnect_2_M26_AXI_awlen_UNCONNECTED,
      M26_AXI_awlock => NLW_axi_interconnect_2_M26_AXI_awlock_UNCONNECTED,
      M26_AXI_awprot => NLW_axi_interconnect_2_M26_AXI_awprot_UNCONNECTED,
      M26_AXI_awqos => NLW_axi_interconnect_2_M26_AXI_awqos_UNCONNECTED,
      M26_AXI_awready => '0',
      M26_AXI_awregion => NLW_axi_interconnect_2_M26_AXI_awregion_UNCONNECTED,
      M26_AXI_awsize => NLW_axi_interconnect_2_M26_AXI_awsize_UNCONNECTED,
      M26_AXI_awuser => NLW_axi_interconnect_2_M26_AXI_awuser_UNCONNECTED,
      M26_AXI_awvalid => NLW_axi_interconnect_2_M26_AXI_awvalid_UNCONNECTED,
      M26_AXI_bready => NLW_axi_interconnect_2_M26_AXI_bready_UNCONNECTED,
      M26_AXI_bresp => '0',
      M26_AXI_bvalid => '0',
      M26_AXI_rdata => '0',
      M26_AXI_rlast => '0',
      M26_AXI_rready => NLW_axi_interconnect_2_M26_AXI_rready_UNCONNECTED,
      M26_AXI_rresp => '0',
      M26_AXI_rvalid => '0',
      M26_AXI_wdata => NLW_axi_interconnect_2_M26_AXI_wdata_UNCONNECTED,
      M26_AXI_wlast => NLW_axi_interconnect_2_M26_AXI_wlast_UNCONNECTED,
      M26_AXI_wready => '0',
      M26_AXI_wstrb => NLW_axi_interconnect_2_M26_AXI_wstrb_UNCONNECTED,
      M26_AXI_wvalid => NLW_axi_interconnect_2_M26_AXI_wvalid_UNCONNECTED,
      M27_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M27_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M27_AXI_araddr => NLW_axi_interconnect_2_M27_AXI_araddr_UNCONNECTED,
      M27_AXI_arburst => NLW_axi_interconnect_2_M27_AXI_arburst_UNCONNECTED,
      M27_AXI_arcache => NLW_axi_interconnect_2_M27_AXI_arcache_UNCONNECTED,
      M27_AXI_arlen => NLW_axi_interconnect_2_M27_AXI_arlen_UNCONNECTED,
      M27_AXI_arlock => NLW_axi_interconnect_2_M27_AXI_arlock_UNCONNECTED,
      M27_AXI_arprot => NLW_axi_interconnect_2_M27_AXI_arprot_UNCONNECTED,
      M27_AXI_arqos => NLW_axi_interconnect_2_M27_AXI_arqos_UNCONNECTED,
      M27_AXI_arready => '0',
      M27_AXI_arregion => NLW_axi_interconnect_2_M27_AXI_arregion_UNCONNECTED,
      M27_AXI_arsize => NLW_axi_interconnect_2_M27_AXI_arsize_UNCONNECTED,
      M27_AXI_aruser => NLW_axi_interconnect_2_M27_AXI_aruser_UNCONNECTED,
      M27_AXI_arvalid => NLW_axi_interconnect_2_M27_AXI_arvalid_UNCONNECTED,
      M27_AXI_awaddr => NLW_axi_interconnect_2_M27_AXI_awaddr_UNCONNECTED,
      M27_AXI_awburst => NLW_axi_interconnect_2_M27_AXI_awburst_UNCONNECTED,
      M27_AXI_awcache => NLW_axi_interconnect_2_M27_AXI_awcache_UNCONNECTED,
      M27_AXI_awlen => NLW_axi_interconnect_2_M27_AXI_awlen_UNCONNECTED,
      M27_AXI_awlock => NLW_axi_interconnect_2_M27_AXI_awlock_UNCONNECTED,
      M27_AXI_awprot => NLW_axi_interconnect_2_M27_AXI_awprot_UNCONNECTED,
      M27_AXI_awqos => NLW_axi_interconnect_2_M27_AXI_awqos_UNCONNECTED,
      M27_AXI_awready => '0',
      M27_AXI_awregion => NLW_axi_interconnect_2_M27_AXI_awregion_UNCONNECTED,
      M27_AXI_awsize => NLW_axi_interconnect_2_M27_AXI_awsize_UNCONNECTED,
      M27_AXI_awuser => NLW_axi_interconnect_2_M27_AXI_awuser_UNCONNECTED,
      M27_AXI_awvalid => NLW_axi_interconnect_2_M27_AXI_awvalid_UNCONNECTED,
      M27_AXI_bready => NLW_axi_interconnect_2_M27_AXI_bready_UNCONNECTED,
      M27_AXI_bresp => '0',
      M27_AXI_bvalid => '0',
      M27_AXI_rdata => '0',
      M27_AXI_rlast => '0',
      M27_AXI_rready => NLW_axi_interconnect_2_M27_AXI_rready_UNCONNECTED,
      M27_AXI_rresp => '0',
      M27_AXI_rvalid => '0',
      M27_AXI_wdata => NLW_axi_interconnect_2_M27_AXI_wdata_UNCONNECTED,
      M27_AXI_wlast => NLW_axi_interconnect_2_M27_AXI_wlast_UNCONNECTED,
      M27_AXI_wready => '0',
      M27_AXI_wstrb => NLW_axi_interconnect_2_M27_AXI_wstrb_UNCONNECTED,
      M27_AXI_wvalid => NLW_axi_interconnect_2_M27_AXI_wvalid_UNCONNECTED,
      M28_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M28_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M28_AXI_araddr => NLW_axi_interconnect_2_M28_AXI_araddr_UNCONNECTED,
      M28_AXI_arburst => NLW_axi_interconnect_2_M28_AXI_arburst_UNCONNECTED,
      M28_AXI_arcache => NLW_axi_interconnect_2_M28_AXI_arcache_UNCONNECTED,
      M28_AXI_arlen => NLW_axi_interconnect_2_M28_AXI_arlen_UNCONNECTED,
      M28_AXI_arlock => NLW_axi_interconnect_2_M28_AXI_arlock_UNCONNECTED,
      M28_AXI_arprot => NLW_axi_interconnect_2_M28_AXI_arprot_UNCONNECTED,
      M28_AXI_arqos => NLW_axi_interconnect_2_M28_AXI_arqos_UNCONNECTED,
      M28_AXI_arready => '0',
      M28_AXI_arregion => NLW_axi_interconnect_2_M28_AXI_arregion_UNCONNECTED,
      M28_AXI_arsize => NLW_axi_interconnect_2_M28_AXI_arsize_UNCONNECTED,
      M28_AXI_aruser => NLW_axi_interconnect_2_M28_AXI_aruser_UNCONNECTED,
      M28_AXI_arvalid => NLW_axi_interconnect_2_M28_AXI_arvalid_UNCONNECTED,
      M28_AXI_awaddr => NLW_axi_interconnect_2_M28_AXI_awaddr_UNCONNECTED,
      M28_AXI_awburst => NLW_axi_interconnect_2_M28_AXI_awburst_UNCONNECTED,
      M28_AXI_awcache => NLW_axi_interconnect_2_M28_AXI_awcache_UNCONNECTED,
      M28_AXI_awlen => NLW_axi_interconnect_2_M28_AXI_awlen_UNCONNECTED,
      M28_AXI_awlock => NLW_axi_interconnect_2_M28_AXI_awlock_UNCONNECTED,
      M28_AXI_awprot => NLW_axi_interconnect_2_M28_AXI_awprot_UNCONNECTED,
      M28_AXI_awqos => NLW_axi_interconnect_2_M28_AXI_awqos_UNCONNECTED,
      M28_AXI_awready => '0',
      M28_AXI_awregion => NLW_axi_interconnect_2_M28_AXI_awregion_UNCONNECTED,
      M28_AXI_awsize => NLW_axi_interconnect_2_M28_AXI_awsize_UNCONNECTED,
      M28_AXI_awuser => NLW_axi_interconnect_2_M28_AXI_awuser_UNCONNECTED,
      M28_AXI_awvalid => NLW_axi_interconnect_2_M28_AXI_awvalid_UNCONNECTED,
      M28_AXI_bready => NLW_axi_interconnect_2_M28_AXI_bready_UNCONNECTED,
      M28_AXI_bresp => '0',
      M28_AXI_bvalid => '0',
      M28_AXI_rdata => '0',
      M28_AXI_rlast => '0',
      M28_AXI_rready => NLW_axi_interconnect_2_M28_AXI_rready_UNCONNECTED,
      M28_AXI_rresp => '0',
      M28_AXI_rvalid => '0',
      M28_AXI_wdata => NLW_axi_interconnect_2_M28_AXI_wdata_UNCONNECTED,
      M28_AXI_wlast => NLW_axi_interconnect_2_M28_AXI_wlast_UNCONNECTED,
      M28_AXI_wready => '0',
      M28_AXI_wstrb => NLW_axi_interconnect_2_M28_AXI_wstrb_UNCONNECTED,
      M28_AXI_wvalid => NLW_axi_interconnect_2_M28_AXI_wvalid_UNCONNECTED,
      S00_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      S00_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      S00_AXI_araddr(39 downto 0) => S00_AXI_1_ARADDR(39 downto 0),
      S00_AXI_arburst(1 downto 0) => S00_AXI_1_ARBURST(1 downto 0),
      S00_AXI_arcache(3 downto 0) => S00_AXI_1_ARCACHE(3 downto 0),
      S00_AXI_arid(15 downto 0) => S00_AXI_1_ARID(15 downto 0),
      S00_AXI_arlen(7 downto 0) => S00_AXI_1_ARLEN(7 downto 0),
      S00_AXI_arlock(0) => S00_AXI_1_ARLOCK,
      S00_AXI_arprot(2 downto 0) => S00_AXI_1_ARPROT(2 downto 0),
      S00_AXI_arqos(3 downto 0) => S00_AXI_1_ARQOS(3 downto 0),
      S00_AXI_arready(0) => S00_AXI_1_ARREADY(0),
      S00_AXI_arsize(2 downto 0) => S00_AXI_1_ARSIZE(2 downto 0),
      S00_AXI_aruser(15 downto 0) => S00_AXI_1_ARUSER(15 downto 0),
      S00_AXI_arvalid(0) => S00_AXI_1_ARVALID,
      S00_AXI_awaddr(39 downto 0) => S00_AXI_1_AWADDR(39 downto 0),
      S00_AXI_awburst(1 downto 0) => S00_AXI_1_AWBURST(1 downto 0),
      S00_AXI_awcache(3 downto 0) => S00_AXI_1_AWCACHE(3 downto 0),
      S00_AXI_awid(15 downto 0) => S00_AXI_1_AWID(15 downto 0),
      S00_AXI_awlen(7 downto 0) => S00_AXI_1_AWLEN(7 downto 0),
      S00_AXI_awlock(0) => S00_AXI_1_AWLOCK,
      S00_AXI_awprot(2 downto 0) => S00_AXI_1_AWPROT(2 downto 0),
      S00_AXI_awqos(3 downto 0) => S00_AXI_1_AWQOS(3 downto 0),
      S00_AXI_awready(0) => S00_AXI_1_AWREADY(0),
      S00_AXI_awsize(2 downto 0) => S00_AXI_1_AWSIZE(2 downto 0),
      S00_AXI_awuser(15 downto 0) => S00_AXI_1_AWUSER(15 downto 0),
      S00_AXI_awvalid(0) => S00_AXI_1_AWVALID,
      S00_AXI_bid(15 downto 0) => S00_AXI_1_BID(15 downto 0),
      S00_AXI_bready(0) => S00_AXI_1_BREADY,
      S00_AXI_bresp(1 downto 0) => S00_AXI_1_BRESP(1 downto 0),
      S00_AXI_bvalid(0) => S00_AXI_1_BVALID(0),
      S00_AXI_rdata(127 downto 0) => S00_AXI_1_RDATA(127 downto 0),
      S00_AXI_rid(15 downto 0) => S00_AXI_1_RID(15 downto 0),
      S00_AXI_rlast(0) => S00_AXI_1_RLAST(0),
      S00_AXI_rready(0) => S00_AXI_1_RREADY,
      S00_AXI_rresp(1 downto 0) => S00_AXI_1_RRESP(1 downto 0),
      S00_AXI_rvalid(0) => S00_AXI_1_RVALID(0),
      S00_AXI_wdata(127 downto 0) => S00_AXI_1_WDATA(127 downto 0),
      S00_AXI_wlast(0) => S00_AXI_1_WLAST,
      S00_AXI_wready(0) => S00_AXI_1_WREADY(0),
      S00_AXI_wstrb(15 downto 0) => S00_AXI_1_WSTRB(15 downto 0),
      S00_AXI_wvalid(0) => S00_AXI_1_WVALID
    );
control_block: entity work.control_block_imp_10CR7DP
     port map (
      Din_0(94 downto 0) => zynq_ultra_ps_e_0_emio_gpio_o(94 downto 0),
      adc_clk => MTS_Block_adc_clk,
      adc_control => control_block_adc_control,
      dac_control => control_block_dac_control,
      dest_clk => MTS_Block_dac_clk1
    );
dac_dma_block: entity work.dac_dma_block_imp_1CO7CYH
     port map (
      M00_AXIS_tdata(255 downto 0) => dac_dma_block_M00_AXIS_TDATA(255 downto 0),
      M00_AXIS_tkeep(31 downto 0) => dac_dma_block_M00_AXIS_TKEEP(31 downto 0),
      M00_AXIS_tlast => dac_dma_block_M00_AXIS_TLAST,
      M00_AXIS_tready => dac_dma_block_M00_AXIS_TREADY,
      M00_AXIS_tvalid => dac_dma_block_M00_AXIS_tvalid,
      M01_AXIS_tdata(255 downto 0) => dac_dma_block_M01_AXIS_TDATA(255 downto 0),
      M01_AXIS_tkeep(31 downto 0) => dac_dma_block_M01_AXIS_TKEEP(31 downto 0),
      M01_AXIS_tlast => dac_dma_block_M01_AXIS_TLAST,
      M01_AXIS_tready => dac_dma_block_M01_AXIS_TREADY,
      M01_AXIS_tvalid => dac_dma_block_M01_AXIS_tvalid,
      M02_AXIS_tdata(255 downto 0) => dac_dma_block_M02_AXIS_TDATA(255 downto 0),
      M02_AXIS_tkeep(31 downto 0) => dac_dma_block_M02_AXIS_TKEEP(31 downto 0),
      M02_AXIS_tlast => dac_dma_block_M02_AXIS_TLAST,
      M02_AXIS_tready => dac_dma_block_M02_AXIS_TREADY,
      M02_AXIS_tvalid => dac_dma_block_M02_AXIS_tvalid,
      M03_AXIS_tdata(255 downto 0) => dac_dma_block_M03_AXIS_TDATA(255 downto 0),
      M03_AXIS_tkeep(31 downto 0) => dac_dma_block_M03_AXIS_TKEEP(31 downto 0),
      M03_AXIS_tlast => dac_dma_block_M03_AXIS_TLAST,
      M03_AXIS_tready => dac_dma_block_M03_AXIS_TREADY,
      M03_AXIS_tvalid => dac_dma_block_M03_AXIS_tvalid,
      M_AXI_MM2S_araddr(63 downto 0) => dac_dma_block_M_AXI_MM2S_ARADDR(63 downto 0),
      M_AXI_MM2S_arburst(1 downto 0) => dac_dma_block_M_AXI_MM2S_ARBURST(1 downto 0),
      M_AXI_MM2S_arcache(3 downto 0) => dac_dma_block_M_AXI_MM2S_ARCACHE(3 downto 0),
      M_AXI_MM2S_arlen(7 downto 0) => dac_dma_block_M_AXI_MM2S_ARLEN(7 downto 0),
      M_AXI_MM2S_arlock(0) => dac_dma_block_M_AXI_MM2S_ARLOCK(0),
      M_AXI_MM2S_arprot(2 downto 0) => dac_dma_block_M_AXI_MM2S_ARPROT(2 downto 0),
      M_AXI_MM2S_arqos(3 downto 0) => dac_dma_block_M_AXI_MM2S_ARQOS(3 downto 0),
      M_AXI_MM2S_arready => dac_dma_block_M_AXI_MM2S_ARREADY,
      M_AXI_MM2S_arsize(2 downto 0) => dac_dma_block_M_AXI_MM2S_ARSIZE(2 downto 0),
      M_AXI_MM2S_arvalid => dac_dma_block_M_AXI_MM2S_ARVALID,
      M_AXI_MM2S_rdata(511 downto 0) => dac_dma_block_M_AXI_MM2S_RDATA(511 downto 0),
      M_AXI_MM2S_rlast => dac_dma_block_M_AXI_MM2S_RLAST,
      M_AXI_MM2S_rready => dac_dma_block_M_AXI_MM2S_RREADY,
      M_AXI_MM2S_rresp(1 downto 0) => dac_dma_block_M_AXI_MM2S_RRESP(1 downto 0),
      M_AXI_MM2S_rvalid => dac_dma_block_M_AXI_MM2S_RVALID,
      S_AXI_LITE_araddr(39 downto 0) => S_AXI_LITE_1_ARADDR(39 downto 0),
      S_AXI_LITE_arready => S_AXI_LITE_1_ARREADY,
      S_AXI_LITE_arvalid => S_AXI_LITE_1_ARVALID,
      S_AXI_LITE_awaddr(39 downto 0) => S_AXI_LITE_1_AWADDR(39 downto 0),
      S_AXI_LITE_awready => S_AXI_LITE_1_AWREADY,
      S_AXI_LITE_awvalid => S_AXI_LITE_1_AWVALID,
      S_AXI_LITE_bready => S_AXI_LITE_1_BREADY,
      S_AXI_LITE_bresp(1 downto 0) => S_AXI_LITE_1_BRESP(1 downto 0),
      S_AXI_LITE_bvalid => S_AXI_LITE_1_BVALID,
      S_AXI_LITE_rdata(31 downto 0) => S_AXI_LITE_1_RDATA(31 downto 0),
      S_AXI_LITE_rready => S_AXI_LITE_1_RREADY,
      S_AXI_LITE_rresp(1 downto 0) => S_AXI_LITE_1_RRESP(1 downto 0),
      S_AXI_LITE_rvalid => S_AXI_LITE_1_RVALID,
      S_AXI_LITE_wdata(31 downto 0) => S_AXI_LITE_1_WDATA(31 downto 0),
      S_AXI_LITE_wready => S_AXI_LITE_1_WREADY,
      S_AXI_LITE_wvalid => S_AXI_LITE_1_WVALID,
      aresetn_300Mhz => rst_ddr4_0_333M_peripheral_aresetn(0),
      axi_resetn => rst_ps8_0_96M_peripheral_aresetn(0),
      m_axi_mm2s_aclk => ddr_block_c0_ddr4_ui_clk,
      s_axi_lite_aclk => zynq_ultra_ps_e_0_pl_clk0
    );
ddr_block: entity work.ddr_block_imp_118PY8B
     port map (
      C0_DDR4_0_act_n => ddr_block_C0_DDR4_0_ACT_N,
      C0_DDR4_0_adr(16 downto 0) => ddr_block_C0_DDR4_0_ADR(16 downto 0),
      C0_DDR4_0_ba(1 downto 0) => ddr_block_C0_DDR4_0_BA(1 downto 0),
      C0_DDR4_0_bg => ddr_block_C0_DDR4_0_BG,
      C0_DDR4_0_ck_c => ddr_block_C0_DDR4_0_CK_C,
      C0_DDR4_0_ck_t => ddr_block_C0_DDR4_0_CK_T,
      C0_DDR4_0_cke => ddr_block_C0_DDR4_0_CKE,
      C0_DDR4_0_cs_n => ddr_block_C0_DDR4_0_CS_N,
      C0_DDR4_0_dm_n(7 downto 0) => ddr4_sdram_dm_n(7 downto 0),
      C0_DDR4_0_dq(63 downto 0) => ddr4_sdram_dq(63 downto 0),
      C0_DDR4_0_dqs_c(7 downto 0) => ddr4_sdram_dqs_c(7 downto 0),
      C0_DDR4_0_dqs_t(7 downto 0) => ddr4_sdram_dqs_t(7 downto 0),
      C0_DDR4_0_odt => ddr_block_C0_DDR4_0_ODT,
      C0_DDR4_0_reset_n => ddr_block_C0_DDR4_0_RESET_N,
      S00_AXI_araddr(39 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARADDR(39 downto 0),
      S00_AXI_arburst(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARBURST(1 downto 0),
      S00_AXI_arcache(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARCACHE(3 downto 0),
      S00_AXI_arid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARID(15 downto 0),
      S00_AXI_arlen(7 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARLEN(7 downto 0),
      S00_AXI_arlock(0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARLOCK,
      S00_AXI_arprot(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARPROT(2 downto 0),
      S00_AXI_arqos(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARQOS(3 downto 0),
      S00_AXI_arready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARREADY,
      S00_AXI_arsize(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARSIZE(2 downto 0),
      S00_AXI_aruser(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARUSER(15 downto 0),
      S00_AXI_arvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARVALID,
      S00_AXI_awaddr(39 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWADDR(39 downto 0),
      S00_AXI_awburst(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWBURST(1 downto 0),
      S00_AXI_awcache(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWCACHE(3 downto 0),
      S00_AXI_awid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWID(15 downto 0),
      S00_AXI_awlen(7 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWLEN(7 downto 0),
      S00_AXI_awlock(0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWLOCK,
      S00_AXI_awprot(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWPROT(2 downto 0),
      S00_AXI_awqos(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWQOS(3 downto 0),
      S00_AXI_awready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWREADY,
      S00_AXI_awsize(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWSIZE(2 downto 0),
      S00_AXI_awuser(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWUSER(15 downto 0),
      S00_AXI_awvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWVALID,
      S00_AXI_bid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BID(15 downto 0),
      S00_AXI_bready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BREADY,
      S00_AXI_bresp(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BRESP(1 downto 0),
      S00_AXI_bvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BVALID,
      S00_AXI_rdata(127 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RDATA(127 downto 0),
      S00_AXI_rid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RID(15 downto 0),
      S00_AXI_rlast => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RLAST,
      S00_AXI_rready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RREADY,
      S00_AXI_rresp(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RRESP(1 downto 0),
      S00_AXI_rvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RVALID,
      S00_AXI_wdata(127 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WDATA(127 downto 0),
      S00_AXI_wlast => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WLAST,
      S00_AXI_wready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WREADY,
      S00_AXI_wstrb(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WSTRB(15 downto 0),
      S00_AXI_wvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WVALID,
      S01_AXI_araddr(63 downto 0) => dac_dma_block_M_AXI_MM2S_ARADDR(63 downto 0),
      S01_AXI_arburst(1 downto 0) => dac_dma_block_M_AXI_MM2S_ARBURST(1 downto 0),
      S01_AXI_arcache(3 downto 0) => dac_dma_block_M_AXI_MM2S_ARCACHE(3 downto 0),
      S01_AXI_arlen(7 downto 0) => dac_dma_block_M_AXI_MM2S_ARLEN(7 downto 0),
      S01_AXI_arlock(0) => dac_dma_block_M_AXI_MM2S_ARLOCK(0),
      S01_AXI_arprot(2 downto 0) => dac_dma_block_M_AXI_MM2S_ARPROT(2 downto 0),
      S01_AXI_arqos(3 downto 0) => dac_dma_block_M_AXI_MM2S_ARQOS(3 downto 0),
      S01_AXI_arready => dac_dma_block_M_AXI_MM2S_ARREADY,
      S01_AXI_arsize(2 downto 0) => dac_dma_block_M_AXI_MM2S_ARSIZE(2 downto 0),
      S01_AXI_arvalid => dac_dma_block_M_AXI_MM2S_ARVALID,
      S01_AXI_rdata(511 downto 0) => dac_dma_block_M_AXI_MM2S_RDATA(511 downto 0),
      S01_AXI_rlast => dac_dma_block_M_AXI_MM2S_RLAST,
      S01_AXI_rready => dac_dma_block_M_AXI_MM2S_RREADY,
      S01_AXI_rresp(1 downto 0) => dac_dma_block_M_AXI_MM2S_RRESP(1 downto 0),
      S01_AXI_rvalid => dac_dma_block_M_AXI_MM2S_RVALID,
      c0_ddr4_aresetn => rst_ddr4_0_333M_peripheral_aresetn(0),
      c0_ddr4_ui_clk => ddr_block_c0_ddr4_ui_clk,
      c0_ddr4_ui_clk_sync_rst => ext_reset_in1_1,
      reset => reset_1,
      user_si570_sysclk_clk_n => user_si570_sysclk_1_CLK_N,
      user_si570_sysclk_clk_p => user_si570_sysclk_1_CLK_P
    );
intr_block_0: component design_1_intr_block_0_1
     port map (
      bd_flag => SPB_blocks_Res1(0),
      irq => intr_block_0_irq
    );
reset_block: entity work.reset_block_imp_163H2QK
     port map (
      ext_reset_in => zynq_ultra_ps_e_0_pl_resetn0,
      ext_reset_in1 => ext_reset_in1_1,
      peripheral_aresetn(0) => rst_ps8_0_96M_peripheral_aresetn(0),
      peripheral_aresetn1(0) => reset_block_peripheral_aresetn1(0),
      peripheral_aresetn2(0) => rst_ddr4_0_333M_peripheral_aresetn(0),
      peripheral_aresetn3(0) => reset_block_peripheral_aresetn3(0),
      slowest_sync_clk => zynq_ultra_ps_e_0_pl_clk0,
      slowest_sync_clk1 => MTS_Block_dac_clk,
      slowest_sync_clk2 => ddr_block_c0_ddr4_ui_clk,
      slowest_sync_clk3 => s_axis_aclk1_1
    );
tx_datapath: entity work.tx_datapath_imp_CKY28M
     port map (
      Din(94 downto 0) => zynq_ultra_ps_e_0_emio_gpio_o(94 downto 0),
      Op2(0) => dac_dma_block_M00_AXIS_tvalid,
      Op3(0) => dac_dma_block_M01_AXIS_tvalid,
      Op4(0) => dac_dma_block_M02_AXIS_tvalid,
      Op5(0) => dac_dma_block_M03_AXIS_tvalid,
      S00_AXI1_araddr(39 downto 0) => axi_interconnect_2_M17_AXI_ARADDR(39 downto 0),
      S00_AXI1_arprot(2 downto 0) => axi_interconnect_2_M17_AXI_ARPROT(2 downto 0),
      S00_AXI1_arready => axi_interconnect_2_M17_AXI_ARREADY,
      S00_AXI1_arvalid => axi_interconnect_2_M17_AXI_ARVALID,
      S00_AXI1_awaddr(39 downto 0) => axi_interconnect_2_M17_AXI_AWADDR(39 downto 0),
      S00_AXI1_awprot(2 downto 0) => axi_interconnect_2_M17_AXI_AWPROT(2 downto 0),
      S00_AXI1_awready => axi_interconnect_2_M17_AXI_AWREADY,
      S00_AXI1_awvalid => axi_interconnect_2_M17_AXI_AWVALID,
      S00_AXI1_bready => axi_interconnect_2_M17_AXI_BREADY,
      S00_AXI1_bresp(1 downto 0) => axi_interconnect_2_M17_AXI_BRESP(1 downto 0),
      S00_AXI1_bvalid => axi_interconnect_2_M17_AXI_BVALID,
      S00_AXI1_rdata(31 downto 0) => axi_interconnect_2_M17_AXI_RDATA(31 downto 0),
      S00_AXI1_rready => axi_interconnect_2_M17_AXI_RREADY,
      S00_AXI1_rresp(1 downto 0) => axi_interconnect_2_M17_AXI_RRESP(1 downto 0),
      S00_AXI1_rvalid => axi_interconnect_2_M17_AXI_RVALID,
      S00_AXI1_wdata(31 downto 0) => axi_interconnect_2_M17_AXI_WDATA(31 downto 0),
      S00_AXI1_wready => axi_interconnect_2_M17_AXI_WREADY,
      S00_AXI1_wstrb(3 downto 0) => axi_interconnect_2_M17_AXI_WSTRB(3 downto 0),
      S00_AXI1_wvalid => axi_interconnect_2_M17_AXI_WVALID,
      S00_AXI2_araddr(39 downto 0) => axi_interconnect_2_M18_AXI_ARADDR(39 downto 0),
      S00_AXI2_arprot(2 downto 0) => axi_interconnect_2_M18_AXI_ARPROT(2 downto 0),
      S00_AXI2_arready => axi_interconnect_2_M18_AXI_ARREADY,
      S00_AXI2_arvalid => axi_interconnect_2_M18_AXI_ARVALID,
      S00_AXI2_awaddr(39 downto 0) => axi_interconnect_2_M18_AXI_AWADDR(39 downto 0),
      S00_AXI2_awprot(2 downto 0) => axi_interconnect_2_M18_AXI_AWPROT(2 downto 0),
      S00_AXI2_awready => axi_interconnect_2_M18_AXI_AWREADY,
      S00_AXI2_awvalid => axi_interconnect_2_M18_AXI_AWVALID,
      S00_AXI2_bready => axi_interconnect_2_M18_AXI_BREADY,
      S00_AXI2_bresp(1 downto 0) => axi_interconnect_2_M18_AXI_BRESP(1 downto 0),
      S00_AXI2_bvalid => axi_interconnect_2_M18_AXI_BVALID,
      S00_AXI2_rdata(31 downto 0) => axi_interconnect_2_M18_AXI_RDATA(31 downto 0),
      S00_AXI2_rready => axi_interconnect_2_M18_AXI_RREADY,
      S00_AXI2_rresp(1 downto 0) => axi_interconnect_2_M18_AXI_RRESP(1 downto 0),
      S00_AXI2_rvalid => axi_interconnect_2_M18_AXI_RVALID,
      S00_AXI2_wdata(31 downto 0) => axi_interconnect_2_M18_AXI_WDATA(31 downto 0),
      S00_AXI2_wready => axi_interconnect_2_M18_AXI_WREADY,
      S00_AXI2_wstrb(3 downto 0) => axi_interconnect_2_M18_AXI_WSTRB(3 downto 0),
      S00_AXI2_wvalid => axi_interconnect_2_M18_AXI_WVALID,
      S00_AXI3_araddr(39 downto 0) => axi_interconnect_2_M19_AXI_ARADDR(39 downto 0),
      S00_AXI3_arprot(2 downto 0) => axi_interconnect_2_M19_AXI_ARPROT(2 downto 0),
      S00_AXI3_arready => axi_interconnect_2_M19_AXI_ARREADY,
      S00_AXI3_arvalid => axi_interconnect_2_M19_AXI_ARVALID,
      S00_AXI3_awaddr(39 downto 0) => axi_interconnect_2_M19_AXI_AWADDR(39 downto 0),
      S00_AXI3_awprot(2 downto 0) => axi_interconnect_2_M19_AXI_AWPROT(2 downto 0),
      S00_AXI3_awready => axi_interconnect_2_M19_AXI_AWREADY,
      S00_AXI3_awvalid => axi_interconnect_2_M19_AXI_AWVALID,
      S00_AXI3_bready => axi_interconnect_2_M19_AXI_BREADY,
      S00_AXI3_bresp(1 downto 0) => axi_interconnect_2_M19_AXI_BRESP(1 downto 0),
      S00_AXI3_bvalid => axi_interconnect_2_M19_AXI_BVALID,
      S00_AXI3_rdata(31 downto 0) => axi_interconnect_2_M19_AXI_RDATA(31 downto 0),
      S00_AXI3_rready => axi_interconnect_2_M19_AXI_RREADY,
      S00_AXI3_rresp(1 downto 0) => axi_interconnect_2_M19_AXI_RRESP(1 downto 0),
      S00_AXI3_rvalid => axi_interconnect_2_M19_AXI_RVALID,
      S00_AXI3_wdata(31 downto 0) => axi_interconnect_2_M19_AXI_WDATA(31 downto 0),
      S00_AXI3_wready => axi_interconnect_2_M19_AXI_WREADY,
      S00_AXI3_wstrb(3 downto 0) => axi_interconnect_2_M19_AXI_WSTRB(3 downto 0),
      S00_AXI3_wvalid => axi_interconnect_2_M19_AXI_WVALID,
      S00_AXI4_araddr(39 downto 0) => axi_interconnect_2_M20_AXI_ARADDR(39 downto 0),
      S00_AXI4_arprot(2 downto 0) => axi_interconnect_2_M20_AXI_ARPROT(2 downto 0),
      S00_AXI4_arready => axi_interconnect_2_M20_AXI_ARREADY,
      S00_AXI4_arvalid => axi_interconnect_2_M20_AXI_ARVALID,
      S00_AXI4_awaddr(39 downto 0) => axi_interconnect_2_M20_AXI_AWADDR(39 downto 0),
      S00_AXI4_awprot(2 downto 0) => axi_interconnect_2_M20_AXI_AWPROT(2 downto 0),
      S00_AXI4_awready => axi_interconnect_2_M20_AXI_AWREADY,
      S00_AXI4_awvalid => axi_interconnect_2_M20_AXI_AWVALID,
      S00_AXI4_bready => axi_interconnect_2_M20_AXI_BREADY,
      S00_AXI4_bresp(1 downto 0) => axi_interconnect_2_M20_AXI_BRESP(1 downto 0),
      S00_AXI4_bvalid => axi_interconnect_2_M20_AXI_BVALID,
      S00_AXI4_rdata(31 downto 0) => axi_interconnect_2_M20_AXI_RDATA(31 downto 0),
      S00_AXI4_rready => axi_interconnect_2_M20_AXI_RREADY,
      S00_AXI4_rresp(1 downto 0) => axi_interconnect_2_M20_AXI_RRESP(1 downto 0),
      S00_AXI4_rvalid => axi_interconnect_2_M20_AXI_RVALID,
      S00_AXI4_wdata(31 downto 0) => axi_interconnect_2_M20_AXI_WDATA(31 downto 0),
      S00_AXI4_wready => axi_interconnect_2_M20_AXI_WREADY,
      S00_AXI4_wstrb(3 downto 0) => axi_interconnect_2_M20_AXI_WSTRB(3 downto 0),
      S00_AXI4_wvalid => axi_interconnect_2_M20_AXI_WVALID,
      S00_AXI_araddr(39 downto 0) => axi_interconnect_2_M16_AXI_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => axi_interconnect_2_M16_AXI_ARPROT(2 downto 0),
      S00_AXI_arready => axi_interconnect_2_M16_AXI_ARREADY,
      S00_AXI_arvalid => axi_interconnect_2_M16_AXI_ARVALID,
      S00_AXI_awaddr(39 downto 0) => axi_interconnect_2_M16_AXI_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => axi_interconnect_2_M16_AXI_AWPROT(2 downto 0),
      S00_AXI_awready => axi_interconnect_2_M16_AXI_AWREADY,
      S00_AXI_awvalid => axi_interconnect_2_M16_AXI_AWVALID,
      S00_AXI_bready => axi_interconnect_2_M16_AXI_BREADY,
      S00_AXI_bresp(1 downto 0) => axi_interconnect_2_M16_AXI_BRESP(1 downto 0),
      S00_AXI_bvalid => axi_interconnect_2_M16_AXI_BVALID,
      S00_AXI_rdata(31 downto 0) => axi_interconnect_2_M16_AXI_RDATA(31 downto 0),
      S00_AXI_rready => axi_interconnect_2_M16_AXI_RREADY,
      S00_AXI_rresp(1 downto 0) => axi_interconnect_2_M16_AXI_RRESP(1 downto 0),
      S00_AXI_rvalid => axi_interconnect_2_M16_AXI_RVALID,
      S00_AXI_wdata(31 downto 0) => axi_interconnect_2_M16_AXI_WDATA(31 downto 0),
      S00_AXI_wready => axi_interconnect_2_M16_AXI_WREADY,
      S00_AXI_wstrb(3 downto 0) => axi_interconnect_2_M16_AXI_WSTRB(3 downto 0),
      S00_AXI_wvalid => axi_interconnect_2_M16_AXI_WVALID,
      SLOT_0_AXIS1_tdata(255 downto 0) => tx_SLOT_0_AXIS1_TDATA(255 downto 0),
      SLOT_0_AXIS1_tready => tx_SLOT_0_AXIS1_TREADY,
      SLOT_0_AXIS1_tvalid => tx_SLOT_0_AXIS1_TVALID,
      SLOT_0_AXIS2_tdata(255 downto 0) => tx_SLOT_0_AXIS2_TDATA(255 downto 0),
      SLOT_0_AXIS2_tready => tx_SLOT_0_AXIS2_TREADY,
      SLOT_0_AXIS2_tvalid => tx_SLOT_0_AXIS2_TVALID,
      SLOT_0_AXIS3_tdata(255 downto 0) => tx_SLOT_0_AXIS3_TDATA(255 downto 0),
      SLOT_0_AXIS3_tready => tx_SLOT_0_AXIS3_TREADY,
      SLOT_0_AXIS3_tvalid => tx_SLOT_0_AXIS3_TVALID,
      SLOT_0_AXIS4_tdata(255 downto 0) => tx_SLOT_0_AXIS4_TDATA(255 downto 0),
      SLOT_0_AXIS4_tready => tx_SLOT_0_AXIS4_TREADY,
      SLOT_0_AXIS4_tvalid => tx_SLOT_0_AXIS4_TVALID,
      SLOT_0_AXIS5_tdata(255 downto 0) => tx_datapath_SLOT_0_AXIS5_TDATA(255 downto 0),
      SLOT_0_AXIS5_tready => tx_datapath_SLOT_0_AXIS5_TREADY,
      SLOT_0_AXIS5_tvalid => tx_datapath_SLOT_0_AXIS5_TVALID,
      SLOT_0_AXIS6_tdata(255 downto 0) => tx_datapath_SLOT_0_AXIS6_TDATA(255 downto 0),
      SLOT_0_AXIS6_tready => tx_datapath_SLOT_0_AXIS6_TREADY,
      SLOT_0_AXIS6_tvalid => tx_datapath_SLOT_0_AXIS6_TVALID,
      SLOT_0_AXIS7_tdata(255 downto 0) => tx_datapath_SLOT_0_AXIS7_TDATA(255 downto 0),
      SLOT_0_AXIS7_tready => tx_datapath_SLOT_0_AXIS7_TREADY,
      SLOT_0_AXIS7_tvalid => tx_datapath_SLOT_0_AXIS7_TVALID,
      SLOT_0_AXIS_tdata(255 downto 0) => tx_SLOT_0_AXIS_TDATA(255 downto 0),
      SLOT_0_AXIS_tready => tx_SLOT_0_AXIS_TREADY,
      SLOT_0_AXIS_tvalid => tx_SLOT_0_AXIS_TVALID,
      S_AXIS1_tdata(255 downto 0) => dac_dma_block_M01_AXIS_TDATA(255 downto 0),
      S_AXIS1_tkeep(31 downto 0) => dac_dma_block_M01_AXIS_TKEEP(31 downto 0),
      S_AXIS1_tlast => dac_dma_block_M01_AXIS_TLAST,
      S_AXIS1_tready => dac_dma_block_M01_AXIS_TREADY,
      S_AXIS2_tdata(255 downto 0) => dac_dma_block_M02_AXIS_TDATA(255 downto 0),
      S_AXIS2_tkeep(31 downto 0) => dac_dma_block_M02_AXIS_TKEEP(31 downto 0),
      S_AXIS2_tlast => dac_dma_block_M02_AXIS_TLAST,
      S_AXIS2_tready => dac_dma_block_M02_AXIS_TREADY,
      S_AXIS3_tdata(255 downto 0) => dac_dma_block_M03_AXIS_TDATA(255 downto 0),
      S_AXIS3_tkeep(31 downto 0) => dac_dma_block_M03_AXIS_TKEEP(31 downto 0),
      S_AXIS3_tlast => dac_dma_block_M03_AXIS_TLAST,
      S_AXIS3_tready => dac_dma_block_M03_AXIS_TREADY,
      S_AXIS_tdata(255 downto 0) => dac_dma_block_M00_AXIS_TDATA(255 downto 0),
      S_AXIS_tkeep(31 downto 0) => dac_dma_block_M00_AXIS_TKEEP(31 downto 0),
      S_AXIS_tlast => dac_dma_block_M00_AXIS_TLAST,
      S_AXIS_tready => dac_dma_block_M00_AXIS_TREADY,
      axi_resetn(0) => rst_ddr4_0_333M_peripheral_aresetn(0),
      axis_aclk => ddr_block_c0_ddr4_ui_clk,
      dac_aclk => MTS_Block_dac_clk,
      dac_clk_aresetn(0) => reset_block_peripheral_aresetn1(0),
      o_INC_BP_4 => tx_datapath_o_INC_BP_4,
      o_RTN_BP_0 => tx_datapath_o_RTN_BP_0,
      s00_axi_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s00_axi_aresetn => rst_ps8_0_96M_peripheral_aresetn(0),
      send_pkt_i => control_block_dac_control
    );
usp_rf_data_converter_0: component design_1_usp_rf_data_converter_0_0
     port map (
      adc0_clk_n => adc0_clk_0_1_CLK_N,
      adc0_clk_p => adc0_clk_0_1_CLK_P,
      adc1_clk_n => adc1_clk_0_1_CLK_N,
      adc1_clk_p => adc1_clk_0_1_CLK_P,
      adc2_clk_n => adc2_clk_0_1_CLK_N,
      adc2_clk_p => adc2_clk_0_1_CLK_P,
      adc3_clk_n => adc3_clk_0_1_CLK_N,
      adc3_clk_p => adc3_clk_0_1_CLK_P,
      clk_adc0 => NLW_usp_rf_data_converter_0_clk_adc0_UNCONNECTED,
      clk_adc1 => NLW_usp_rf_data_converter_0_clk_adc1_UNCONNECTED,
      clk_adc2 => NLW_usp_rf_data_converter_0_clk_adc2_UNCONNECTED,
      clk_adc3 => NLW_usp_rf_data_converter_0_clk_adc3_UNCONNECTED,
      clk_dac0 => NLW_usp_rf_data_converter_0_clk_dac0_UNCONNECTED,
      clk_dac1 => NLW_usp_rf_data_converter_0_clk_dac1_UNCONNECTED,
      dac0_clk_n => dac0_clk_0_1_CLK_N,
      dac0_clk_p => dac0_clk_0_1_CLK_P,
      dac1_clk_n => dac1_clk_0_1_CLK_N,
      dac1_clk_p => dac1_clk_0_1_CLK_P,
      irq => NLW_usp_rf_data_converter_0_irq_UNCONNECTED,
      m00_axis_tdata(127 downto 0) => usp_rf_data_converter_0_m00_axis_TDATA(127 downto 0),
      m00_axis_tready => usp_rf_data_converter_0_m00_axis_TREADY,
      m00_axis_tvalid => NLW_usp_rf_data_converter_0_m00_axis_tvalid_UNCONNECTED,
      m02_axis_tdata(127 downto 0) => usp_rf_data_converter_0_m02_axis_TDATA(127 downto 0),
      m02_axis_tready => usp_rf_data_converter_0_m02_axis_TREADY,
      m02_axis_tvalid => NLW_usp_rf_data_converter_0_m02_axis_tvalid_UNCONNECTED,
      m0_axis_aclk => s_axis_aclk1_1,
      m0_axis_aresetn => reset_block_peripheral_aresetn3(0),
      m10_axis_tdata(127 downto 0) => usp_rf_data_converter_0_m10_axis_TDATA(127 downto 0),
      m10_axis_tready => usp_rf_data_converter_0_m10_axis_TREADY,
      m10_axis_tvalid => NLW_usp_rf_data_converter_0_m10_axis_tvalid_UNCONNECTED,
      m12_axis_tdata(127 downto 0) => usp_rf_data_converter_0_m12_axis_TDATA(127 downto 0),
      m12_axis_tready => usp_rf_data_converter_0_m12_axis_TREADY,
      m12_axis_tvalid => NLW_usp_rf_data_converter_0_m12_axis_tvalid_UNCONNECTED,
      m1_axis_aclk => s_axis_aclk1_1,
      m1_axis_aresetn => reset_block_peripheral_aresetn3(0),
      m20_axis_tdata(127 downto 0) => usp_rf_data_converter_0_m20_axis_TDATA(127 downto 0),
      m20_axis_tready => usp_rf_data_converter_0_m20_axis_TREADY,
      m20_axis_tvalid => NLW_usp_rf_data_converter_0_m20_axis_tvalid_UNCONNECTED,
      m22_axis_tdata(127 downto 0) => usp_rf_data_converter_0_m22_axis_TDATA(127 downto 0),
      m22_axis_tready => usp_rf_data_converter_0_m22_axis_TREADY,
      m22_axis_tvalid => NLW_usp_rf_data_converter_0_m22_axis_tvalid_UNCONNECTED,
      m2_axis_aclk => s_axis_aclk1_1,
      m2_axis_aresetn => reset_block_peripheral_aresetn3(0),
      m30_axis_tdata(127 downto 0) => usp_rf_data_converter_0_m30_axis_TDATA(127 downto 0),
      m30_axis_tready => usp_rf_data_converter_0_m30_axis_TREADY,
      m30_axis_tvalid => NLW_usp_rf_data_converter_0_m30_axis_tvalid_UNCONNECTED,
      m32_axis_tdata(127 downto 0) => usp_rf_data_converter_0_m32_axis_TDATA(127 downto 0),
      m32_axis_tready => usp_rf_data_converter_0_m32_axis_TREADY,
      m32_axis_tvalid => NLW_usp_rf_data_converter_0_m32_axis_tvalid_UNCONNECTED,
      m3_axis_aclk => s_axis_aclk1_1,
      m3_axis_aresetn => reset_block_peripheral_aresetn3(0),
      s00_axis_tdata(255 downto 0) => tx_SLOT_0_AXIS_TDATA(255 downto 0),
      s00_axis_tready => tx_SLOT_0_AXIS_TREADY,
      s00_axis_tvalid => tx_SLOT_0_AXIS_TVALID,
      s01_axis_tdata(255 downto 0) => tx_SLOT_0_AXIS1_TDATA(255 downto 0),
      s01_axis_tready => tx_SLOT_0_AXIS1_TREADY,
      s01_axis_tvalid => tx_SLOT_0_AXIS1_TVALID,
      s02_axis_tdata(255 downto 0) => tx_SLOT_0_AXIS2_TDATA(255 downto 0),
      s02_axis_tready => tx_SLOT_0_AXIS2_TREADY,
      s02_axis_tvalid => tx_SLOT_0_AXIS2_TVALID,
      s03_axis_tdata(255 downto 0) => tx_SLOT_0_AXIS3_TDATA(255 downto 0),
      s03_axis_tready => tx_SLOT_0_AXIS3_TREADY,
      s03_axis_tvalid => tx_SLOT_0_AXIS3_TVALID,
      s0_axis_aclk => MTS_Block_dac_clk,
      s0_axis_aresetn => reset_block_peripheral_aresetn1(0),
      s10_axis_tdata(255 downto 0) => tx_datapath_SLOT_0_AXIS6_TDATA(255 downto 0),
      s10_axis_tready => tx_datapath_SLOT_0_AXIS6_TREADY,
      s10_axis_tvalid => tx_datapath_SLOT_0_AXIS6_TVALID,
      s11_axis_tdata(255 downto 0) => tx_datapath_SLOT_0_AXIS7_TDATA(255 downto 0),
      s11_axis_tready => tx_datapath_SLOT_0_AXIS7_TREADY,
      s11_axis_tvalid => tx_datapath_SLOT_0_AXIS7_TVALID,
      s12_axis_tdata(255 downto 0) => tx_SLOT_0_AXIS4_TDATA(255 downto 0),
      s12_axis_tready => tx_SLOT_0_AXIS4_TREADY,
      s12_axis_tvalid => tx_SLOT_0_AXIS4_TVALID,
      s13_axis_tdata(255 downto 0) => tx_datapath_SLOT_0_AXIS5_TDATA(255 downto 0),
      s13_axis_tready => tx_datapath_SLOT_0_AXIS5_TREADY,
      s13_axis_tvalid => tx_datapath_SLOT_0_AXIS5_TVALID,
      s1_axis_aclk => MTS_Block_dac_clk,
      s1_axis_aresetn => reset_block_peripheral_aresetn1(0),
      s_axi_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s_axi_araddr(17 downto 0) => axi_interconnect_2_M01_AXI_ARADDR(17 downto 0),
      s_axi_aresetn => rst_ps8_0_96M_peripheral_aresetn(0),
      s_axi_arready => axi_interconnect_2_M01_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_2_M01_AXI_ARVALID,
      s_axi_awaddr(17 downto 0) => axi_interconnect_2_M01_AXI_AWADDR(17 downto 0),
      s_axi_awready => axi_interconnect_2_M01_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_2_M01_AXI_AWVALID,
      s_axi_bready => axi_interconnect_2_M01_AXI_BREADY,
      s_axi_bresp(1 downto 0) => axi_interconnect_2_M01_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_2_M01_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_2_M01_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_2_M01_AXI_RREADY,
      s_axi_rresp(1 downto 0) => axi_interconnect_2_M01_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_2_M01_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_2_M01_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_2_M01_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_2_M01_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_2_M01_AXI_WVALID,
      sysref_in_n => sysref_in_0_1_diff_n,
      sysref_in_p => sysref_in_0_1_diff_p,
      user_sysref_adc => MTS_Block_user_sysref_adc,
      user_sysref_dac => MTS_Block_user_sysref_dac,
      vin0_01_n => vin0_01_0_1_V_N,
      vin0_01_p => vin0_01_0_1_V_P,
      vin0_23_n => vin0_23_0_1_V_N,
      vin0_23_p => vin0_23_0_1_V_P,
      vin1_01_n => vin1_01_0_1_V_N,
      vin1_01_p => vin1_01_0_1_V_P,
      vin1_23_n => vin1_23_0_1_V_N,
      vin1_23_p => vin1_23_0_1_V_P,
      vin2_01_n => vin2_01_0_1_V_N,
      vin2_01_p => vin2_01_0_1_V_P,
      vin2_23_n => vin2_23_0_1_V_N,
      vin2_23_p => vin2_23_0_1_V_P,
      vin3_01_n => vin3_01_0_1_V_N,
      vin3_01_p => vin3_01_0_1_V_P,
      vin3_23_n => vin3_23_0_1_V_N,
      vin3_23_p => vin3_23_0_1_V_P,
      vout00_n => usp_rf_data_converter_0_vout00_V_N,
      vout00_p => usp_rf_data_converter_0_vout00_V_P,
      vout01_n => usp_rf_data_converter_0_vout01_V_N,
      vout01_p => usp_rf_data_converter_0_vout01_V_P,
      vout02_n => usp_rf_data_converter_0_vout02_V_N,
      vout02_p => usp_rf_data_converter_0_vout02_V_P,
      vout03_n => usp_rf_data_converter_0_vout03_V_N,
      vout03_p => usp_rf_data_converter_0_vout03_V_P,
      vout10_n => usp_rf_data_converter_0_vout10_V_N,
      vout10_p => usp_rf_data_converter_0_vout10_V_P,
      vout11_n => usp_rf_data_converter_0_vout11_V_N,
      vout11_p => usp_rf_data_converter_0_vout11_V_P,
      vout12_n => usp_rf_data_converter_0_vout12_V_N,
      vout12_p => usp_rf_data_converter_0_vout12_V_P,
      vout13_n => usp_rf_data_converter_0_vout13_V_N,
      vout13_p => usp_rf_data_converter_0_vout13_V_P
    );
zynq_ultra_ps_e_0: component design_1_zynq_ultra_ps_e_0_0
     port map (
      emio_gpio_i(94 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      emio_gpio_o(94 downto 0) => zynq_ultra_ps_e_0_emio_gpio_o(94 downto 0),
      emio_gpio_t(94 downto 0) => NLW_zynq_ultra_ps_e_0_emio_gpio_t_UNCONNECTED(94 downto 0),
      emio_spi0_m_i => '0',
      emio_spi0_m_o => zynq_ultra_ps_e_0_emio_spi0_m_o,
      emio_spi0_mo_t => NLW_zynq_ultra_ps_e_0_emio_spi0_mo_t_UNCONNECTED,
      emio_spi0_s_i => '0',
      emio_spi0_s_o => NLW_zynq_ultra_ps_e_0_emio_spi0_s_o_UNCONNECTED,
      emio_spi0_sclk_i => '0',
      emio_spi0_sclk_o => zynq_ultra_ps_e_0_emio_spi0_sclk_o,
      emio_spi0_sclk_t => NLW_zynq_ultra_ps_e_0_emio_spi0_sclk_t_UNCONNECTED,
      emio_spi0_so_t => NLW_zynq_ultra_ps_e_0_emio_spi0_so_t_UNCONNECTED,
      emio_spi0_ss1_o_n => zynq_ultra_ps_e_0_emio_spi0_ss1_o_n,
      emio_spi0_ss_i_n => '1',
      emio_spi0_ss_n_t => NLW_zynq_ultra_ps_e_0_emio_spi0_ss_n_t_UNCONNECTED,
      emio_spi0_ss_o_n => zynq_ultra_ps_e_0_emio_spi0_ss_o_n,
      emio_spi1_m_i => '0',
      emio_spi1_m_o => zynq_ultra_ps_e_0_emio_spi1_m_o,
      emio_spi1_mo_t => NLW_zynq_ultra_ps_e_0_emio_spi1_mo_t_UNCONNECTED,
      emio_spi1_s_i => '0',
      emio_spi1_s_o => NLW_zynq_ultra_ps_e_0_emio_spi1_s_o_UNCONNECTED,
      emio_spi1_sclk_i => '0',
      emio_spi1_sclk_o => zynq_ultra_ps_e_0_emio_spi1_sclk_o,
      emio_spi1_sclk_t => NLW_zynq_ultra_ps_e_0_emio_spi1_sclk_t_UNCONNECTED,
      emio_spi1_so_t => NLW_zynq_ultra_ps_e_0_emio_spi1_so_t_UNCONNECTED,
      emio_spi1_ss1_o_n => zynq_ultra_ps_e_0_emio_spi1_ss1_o_n,
      emio_spi1_ss_i_n => '1',
      emio_spi1_ss_n_t => NLW_zynq_ultra_ps_e_0_emio_spi1_ss_n_t_UNCONNECTED,
      emio_spi1_ss_o_n => zynq_ultra_ps_e_0_emio_spi1_ss_o_n,
      maxigp0_araddr(39 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARADDR(39 downto 0),
      maxigp0_arburst(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARBURST(1 downto 0),
      maxigp0_arcache(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARCACHE(3 downto 0),
      maxigp0_arid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARID(15 downto 0),
      maxigp0_arlen(7 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARLEN(7 downto 0),
      maxigp0_arlock => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARLOCK,
      maxigp0_arprot(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARPROT(2 downto 0),
      maxigp0_arqos(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARQOS(3 downto 0),
      maxigp0_arready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARREADY,
      maxigp0_arsize(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARSIZE(2 downto 0),
      maxigp0_aruser(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARUSER(15 downto 0),
      maxigp0_arvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARVALID,
      maxigp0_awaddr(39 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWADDR(39 downto 0),
      maxigp0_awburst(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWBURST(1 downto 0),
      maxigp0_awcache(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWCACHE(3 downto 0),
      maxigp0_awid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWID(15 downto 0),
      maxigp0_awlen(7 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWLEN(7 downto 0),
      maxigp0_awlock => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWLOCK,
      maxigp0_awprot(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWPROT(2 downto 0),
      maxigp0_awqos(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWQOS(3 downto 0),
      maxigp0_awready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWREADY,
      maxigp0_awsize(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWSIZE(2 downto 0),
      maxigp0_awuser(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWUSER(15 downto 0),
      maxigp0_awvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWVALID,
      maxigp0_bid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BID(15 downto 0),
      maxigp0_bready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BREADY,
      maxigp0_bresp(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BRESP(1 downto 0),
      maxigp0_bvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BVALID,
      maxigp0_rdata(127 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RDATA(127 downto 0),
      maxigp0_rid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RID(15 downto 0),
      maxigp0_rlast => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RLAST,
      maxigp0_rready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RREADY,
      maxigp0_rresp(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RRESP(1 downto 0),
      maxigp0_rvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RVALID,
      maxigp0_wdata(127 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WDATA(127 downto 0),
      maxigp0_wlast => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WLAST,
      maxigp0_wready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WREADY,
      maxigp0_wstrb(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WSTRB(15 downto 0),
      maxigp0_wvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WVALID,
      maxigp1_araddr(39 downto 0) => S00_AXI_1_ARADDR(39 downto 0),
      maxigp1_arburst(1 downto 0) => S00_AXI_1_ARBURST(1 downto 0),
      maxigp1_arcache(3 downto 0) => S00_AXI_1_ARCACHE(3 downto 0),
      maxigp1_arid(15 downto 0) => S00_AXI_1_ARID(15 downto 0),
      maxigp1_arlen(7 downto 0) => S00_AXI_1_ARLEN(7 downto 0),
      maxigp1_arlock => S00_AXI_1_ARLOCK,
      maxigp1_arprot(2 downto 0) => S00_AXI_1_ARPROT(2 downto 0),
      maxigp1_arqos(3 downto 0) => S00_AXI_1_ARQOS(3 downto 0),
      maxigp1_arready => S00_AXI_1_ARREADY(0),
      maxigp1_arsize(2 downto 0) => S00_AXI_1_ARSIZE(2 downto 0),
      maxigp1_aruser(15 downto 0) => S00_AXI_1_ARUSER(15 downto 0),
      maxigp1_arvalid => S00_AXI_1_ARVALID,
      maxigp1_awaddr(39 downto 0) => S00_AXI_1_AWADDR(39 downto 0),
      maxigp1_awburst(1 downto 0) => S00_AXI_1_AWBURST(1 downto 0),
      maxigp1_awcache(3 downto 0) => S00_AXI_1_AWCACHE(3 downto 0),
      maxigp1_awid(15 downto 0) => S00_AXI_1_AWID(15 downto 0),
      maxigp1_awlen(7 downto 0) => S00_AXI_1_AWLEN(7 downto 0),
      maxigp1_awlock => S00_AXI_1_AWLOCK,
      maxigp1_awprot(2 downto 0) => S00_AXI_1_AWPROT(2 downto 0),
      maxigp1_awqos(3 downto 0) => S00_AXI_1_AWQOS(3 downto 0),
      maxigp1_awready => S00_AXI_1_AWREADY(0),
      maxigp1_awsize(2 downto 0) => S00_AXI_1_AWSIZE(2 downto 0),
      maxigp1_awuser(15 downto 0) => S00_AXI_1_AWUSER(15 downto 0),
      maxigp1_awvalid => S00_AXI_1_AWVALID,
      maxigp1_bid(15 downto 0) => S00_AXI_1_BID(15 downto 0),
      maxigp1_bready => S00_AXI_1_BREADY,
      maxigp1_bresp(1 downto 0) => S00_AXI_1_BRESP(1 downto 0),
      maxigp1_bvalid => S00_AXI_1_BVALID(0),
      maxigp1_rdata(127 downto 0) => S00_AXI_1_RDATA(127 downto 0),
      maxigp1_rid(15 downto 0) => S00_AXI_1_RID(15 downto 0),
      maxigp1_rlast => S00_AXI_1_RLAST(0),
      maxigp1_rready => S00_AXI_1_RREADY,
      maxigp1_rresp(1 downto 0) => S00_AXI_1_RRESP(1 downto 0),
      maxigp1_rvalid => S00_AXI_1_RVALID(0),
      maxigp1_wdata(127 downto 0) => S00_AXI_1_WDATA(127 downto 0),
      maxigp1_wlast => S00_AXI_1_WLAST,
      maxigp1_wready => S00_AXI_1_WREADY(0),
      maxigp1_wstrb(15 downto 0) => S00_AXI_1_WSTRB(15 downto 0),
      maxigp1_wvalid => S00_AXI_1_WVALID,
      maxihpm0_fpd_aclk => ddr_block_c0_ddr4_ui_clk,
      maxihpm1_fpd_aclk => zynq_ultra_ps_e_0_pl_clk0,
      pl_clk0 => zynq_ultra_ps_e_0_pl_clk0,
      pl_ps_irq0(0) => intr_block_0_irq,
      pl_resetn0 => zynq_ultra_ps_e_0_pl_resetn0
    );
end STRUCTURE;
