Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: SRM_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SRM_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SRM_top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-ftg256

---- Source Options
Top Module Name                    : SRM_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\lemus\pre2\U4 div.vhd" into library work
Parsing entity <DIV_CLK>.
Parsing architecture <Behavioral> of entity <div_clk>.
Parsing VHDL file "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\lemus\pre2\U3 disp.vhd" into library work
Parsing entity <DISPLAYS>.
Parsing architecture <Behavioral> of entity <displays>.
Parsing VHDL file "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\lemus\pre2\U2 shift add 3.vhd" into library work
Parsing entity <SHIFT_ADD>.
Parsing architecture <Behavioral> of entity <shift_add>.
Parsing VHDL file "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\lemus\pre2\U1 SRM.vhd" into library work
Parsing entity <SRM>.
Parsing architecture <Behavioral> of entity <srm>.
Parsing VHDL file "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\lemus\pre2\TecladoM.vhd" into library work
Parsing entity <Teclado>.
Parsing architecture <Behavioral> of entity <teclado>.
Parsing VHDL file "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\lemus\pre2\tld.vhd" into library work
Parsing entity <SRM_top>.
Parsing architecture <Behavioral> of entity <srm_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <SRM_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <Teclado> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\lemus\pre2\TecladoM.vhd" Line 77. Case statement is complete. others clause is never selected

Elaborating entity <SRM> (architecture <Behavioral>) from library <work>.

Elaborating entity <SHIFT_ADD> (architecture <Behavioral>) from library <work>.

Elaborating entity <DISPLAYS> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\lemus\pre2\U3 disp.vhd" Line 37. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\lemus\pre2\U3 disp.vhd" Line 47. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\lemus\pre2\U3 disp.vhd" Line 58: division should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\lemus\pre2\U3 disp.vhd" Line 74: division should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\lemus\pre2\U3 disp.vhd" Line 76: division should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\lemus\pre2\U3 disp.vhd" Line 77: punto should be on the sensitivity list of the process

Elaborating entity <DIV_CLK> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SRM_top>.
    Related source file is "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\lemus\pre2\tld.vhd".
INFO:Xst:3210 - "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\lemus\pre2\tld.vhd" line 58: Output port <ledprueba> of the instance <SumResMul> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <SRM_top> synthesized.

Synthesizing Unit <Teclado>.
    Related source file is "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\lemus\pre2\TecladoM.vhd".
    Found 4-bit register for signal <salida>.
    Found 4-bit register for signal <numero>.
    Found 30-bit register for signal <temp>.
    Found 4-bit register for signal <row>.
    Found finite state machine <FSM_0> for signal <salida>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 9                                              |
    | Inputs             | 7                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 30-bit adder for signal <temp[29]_GND_7_o_add_0_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Teclado> synthesized.

Synthesizing Unit <SRM>.
    Related source file is "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\lemus\pre2\U1 SRM.vhd".
WARNING:Xst:653 - Signal <ledprueba> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit adder for signal <GND_8_o_GND_8_o_add_40_OUT> created at line 86.
    Found 8-bit subtractor for signal <GND_8_o_GND_8_o_sub_43_OUT<7:0>> created at line 89.
    Found 8-bit subtractor for signal <GND_8_o_GND_8_o_sub_44_OUT<7:0>> created at line 90.
    Found 4x4-bit multiplier for signal <A[3]_B[3]_MuLt_46_OUT> created at line 93.
    Found 4x4-bit multiplier for signal <A[3]_PWR_8_o_MuLt_51_OUT> created at line 99.
WARNING:Xst:737 - Found 1-bit latch for signal <decimal<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <decimal<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <decimal<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <selector_general<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <selector_general<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <selector_general<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rst>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <myRam<2><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <myRam<2><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <myRam<2><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <myRam<2><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <myRam<1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <myRam<1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <myRam<1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <myRam<1><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <myRam<0><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <myRam<0><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <myRam<0><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <myRam<0><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <division>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <error>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <decimal<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <selector_general<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator lessequal for signal <n0052> created at line 89
    Summary:
	inferred   2 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  23 Latch(s).
	inferred   1 Comparator(s).
	inferred  29 Multiplexer(s).
Unit <SRM> synthesized.

Synthesizing Unit <div_8u_4u>.
    Related source file is "".
    Found 12-bit adder for signal <n0241> created at line 0.
    Found 12-bit adder for signal <GND_10_o_b[3]_add_1_OUT> created at line 0.
    Found 11-bit adder for signal <n0245> created at line 0.
    Found 11-bit adder for signal <GND_10_o_b[3]_add_3_OUT> created at line 0.
    Found 10-bit adder for signal <n0249> created at line 0.
    Found 10-bit adder for signal <GND_10_o_b[3]_add_5_OUT> created at line 0.
    Found 9-bit adder for signal <n0253> created at line 0.
    Found 9-bit adder for signal <GND_10_o_b[3]_add_7_OUT> created at line 0.
    Found 8-bit adder for signal <n0257> created at line 0.
    Found 8-bit adder for signal <a[7]_b[3]_add_9_OUT> created at line 0.
    Found 8-bit adder for signal <n0261> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_10_o_add_11_OUT[7:0]> created at line 0.
    Found 8-bit adder for signal <n0265> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_10_o_add_13_OUT[7:0]> created at line 0.
    Found 8-bit adder for signal <n0269> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_10_o_add_15_OUT[7:0]> created at line 0.
    Found 12-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  43 Multiplexer(s).
Unit <div_8u_4u> synthesized.

Synthesizing Unit <SHIFT_ADD>.
    Related source file is "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\lemus\pre2\U2 shift add 3.vhd".
    Found 4-bit adder for signal <GND_35_o_GND_35_o_add_1_OUT> created at line 48.
    Found 4-bit adder for signal <C[7]_GND_35_o_add_3_OUT> created at line 48.
    Found 4-bit adder for signal <C[6]_GND_35_o_add_5_OUT> created at line 48.
    Found 4-bit adder for signal <C[5]_GND_35_o_add_7_OUT> created at line 48.
    Found 4-bit adder for signal <GND_35_o_GND_35_o_add_9_OUT> created at line 51.
    Found 4-bit adder for signal <C[4]_GND_35_o_add_11_OUT> created at line 48.
    Found 4-bit adder for signal <GND_35_o_GND_35_o_add_13_OUT> created at line 51.
    Found 3-bit comparator greater for signal <PWR_22_o_C[7]_LessThan_1_o> created at line 47
    Found 4-bit comparator greater for signal <GND_35_o_C[7]_LessThan_3_o> created at line 47
    Found 4-bit comparator greater for signal <GND_35_o_C[6]_LessThan_5_o> created at line 47
    Found 4-bit comparator greater for signal <GND_35_o_C[5]_LessThan_7_o> created at line 47
    Found 3-bit comparator greater for signal <PWR_22_o_GND_35_o_LessThan_9_o> created at line 50
    Found 4-bit comparator greater for signal <GND_35_o_C[4]_LessThan_11_o> created at line 47
    Found 4-bit comparator greater for signal <GND_35_o_GND_35_o_LessThan_13_o> created at line 50
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  28 Multiplexer(s).
Unit <SHIFT_ADD> synthesized.

Synthesizing Unit <DISPLAYS>.
    Related source file is "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\lemus\pre2\U3 disp.vhd".
    Found 8-bit register for signal <AN>.
    Found 4-bit register for signal <D>.
    Found 1-bit register for signal <punto>.
    Found 2-bit register for signal <SEL>.
    Found 2-bit adder for signal <SEL[1]_GND_36_o_add_0_OUT> created at line 30.
    Found 16x8-bit Read Only RAM for signal <_n0132>
    Found 4x9-bit Read Only RAM for signal <_n0137>
    Found 4-bit 4-to-1 multiplexer for signal <SEL[1]_signo[3]_wide_mux_4_OUT> created at line 42.
WARNING:Xst:737 - Found 1-bit latch for signal <DISPLAY<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DISPLAY<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DISPLAY<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DISPLAY<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DISPLAY<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DISPLAY<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DISPLAY<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <DISPLAY<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred  20 Multiplexer(s).
Unit <DISPLAYS> synthesized.

Synthesizing Unit <DIV_CLK>.
    Related source file is "C:\Users\Albert\Documents\CircuitosLogicos\practica_4\lemus\pre2\U4 div.vhd".
    Found 16-bit register for signal <conta_1250us>.
    Found 1-bit register for signal <SAL_400Hz>.
    Found 16-bit adder for signal <conta_1250us[15]_GND_45_o_add_1_OUT> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DIV_CLK> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port Read Only RAM                    : 1
 4x9-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 2
 4x4-bit multiplier                                    : 2
# Adders/Subtractors                                   : 27
 10-bit adder                                          : 2
 11-bit adder                                          : 2
 12-bit adder                                          : 2
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 30-bit adder                                          : 1
 4-bit adder                                           : 7
 8-bit adder                                           : 8
 8-bit addsub                                          : 1
 9-bit adder                                           : 2
# Registers                                            : 9
 1-bit register                                        : 2
 16-bit register                                       : 1
 2-bit register                                        : 1
 30-bit register                                       : 1
 4-bit register                                        : 3
 8-bit register                                        : 1
# Latches                                              : 31
 1-bit latch                                           : 31
# Comparators                                          : 17
 10-bit comparator lessequal                           : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 3-bit comparator greater                              : 2
 4-bit comparator greater                              : 5
 4-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 5
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 133
 1-bit 2-to-1 multiplexer                              : 89
 16-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 18
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 24
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DISPLAYS>.
The following registers are absorbed into counter <SEL>: 1 register on signal <SEL>.
INFO:Xst:3231 - The small RAM <Mram__n0132> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <D>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0137> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 9-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SEL>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DISPLAYS> synthesized (advanced).

Synthesizing (advanced) Unit <DIV_CLK>.
The following registers are absorbed into counter <conta_1250us>: 1 register on signal <conta_1250us>.
Unit <DIV_CLK> synthesized (advanced).

Synthesizing (advanced) Unit <Teclado>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <Teclado> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 4x9-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 2
 4x4-bit multiplier                                    : 2
# Adders/Subtractors                                   : 16
 4-bit adder                                           : 7
 8-bit adder carry in                                  : 8
 8-bit addsub                                          : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 30-bit up counter                                     : 1
# Registers                                            : 22
 Flip-Flops                                            : 22
# Comparators                                          : 17
 10-bit comparator lessequal                           : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 3-bit comparator greater                              : 2
 4-bit comparator greater                              : 5
 4-bit comparator lessequal                            : 1
 8-bit comparator lessequal                            : 5
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 131
 1-bit 2-to-1 multiplexer                              : 88
 4-bit 2-to-1 multiplexer                              : 18
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 24
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <TecladoMatricial/FSM_0> on signal <salida[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0
 1110  | 1
-------------------
WARNING:Xst:2677 - Node <temp_11> of sequential type is unconnected in block <Teclado>.
WARNING:Xst:2677 - Node <temp_12> of sequential type is unconnected in block <Teclado>.
WARNING:Xst:2677 - Node <temp_13> of sequential type is unconnected in block <Teclado>.
WARNING:Xst:2677 - Node <temp_14> of sequential type is unconnected in block <Teclado>.
WARNING:Xst:2677 - Node <temp_15> of sequential type is unconnected in block <Teclado>.
WARNING:Xst:2677 - Node <temp_16> of sequential type is unconnected in block <Teclado>.
WARNING:Xst:2677 - Node <temp_17> of sequential type is unconnected in block <Teclado>.
WARNING:Xst:2677 - Node <temp_18> of sequential type is unconnected in block <Teclado>.
WARNING:Xst:2677 - Node <temp_19> of sequential type is unconnected in block <Teclado>.
WARNING:Xst:2677 - Node <temp_20> of sequential type is unconnected in block <Teclado>.
WARNING:Xst:2677 - Node <temp_21> of sequential type is unconnected in block <Teclado>.
WARNING:Xst:2677 - Node <temp_22> of sequential type is unconnected in block <Teclado>.
WARNING:Xst:2677 - Node <temp_23> of sequential type is unconnected in block <Teclado>.
WARNING:Xst:2677 - Node <temp_24> of sequential type is unconnected in block <Teclado>.
WARNING:Xst:2677 - Node <temp_25> of sequential type is unconnected in block <Teclado>.
WARNING:Xst:2677 - Node <temp_26> of sequential type is unconnected in block <Teclado>.
WARNING:Xst:2677 - Node <temp_27> of sequential type is unconnected in block <Teclado>.
WARNING:Xst:2677 - Node <temp_28> of sequential type is unconnected in block <Teclado>.
WARNING:Xst:2677 - Node <temp_29> of sequential type is unconnected in block <Teclado>.
WARNING:Xst:1710 - FF/Latch <AN_0> (without init value) has a constant value of 1 in block <DISPLAYS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <AN_1> (without init value) has a constant value of 1 in block <DISPLAYS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <AN_2> (without init value) has a constant value of 1 in block <DISPLAYS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <AN_3> (without init value) has a constant value of 1 in block <DISPLAYS>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <SRM_top> ...

Optimizing unit <Teclado> ...

Optimizing unit <SRM> ...

Optimizing unit <div_8u_4u> ...

Optimizing unit <DISPLAYS> ...

Optimizing unit <SHIFT_ADD> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SRM_top, actual ratio is 6.
Latch SumResMul/myRam<0>_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SRM_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 314
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 25
#      LUT2                        : 39
#      LUT3                        : 16
#      LUT4                        : 27
#      LUT5                        : 35
#      LUT6                        : 99
#      MUXCY                       : 31
#      VCC                         : 1
#      XORCY                       : 34
# FlipFlops/Latches                : 80
#      FD                          : 18
#      FDC                         : 1
#      FDCE                        : 4
#      FDE                         : 24
#      FDRE                        : 1
#      LD                          : 8
#      LDC                         : 2
#      LDCE                        : 5
#      LDP                         : 9
#      LDPE                        : 4
#      LDPE_1                      : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 4
#      OBUF                        : 28

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:              72  out of  11440     0%  
 Number of Slice LUTs:                  247  out of   5720     4%  
    Number used as Logic:               247  out of   5720     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    255
   Number with an unused Flip Flop:     183  out of    255    71%  
   Number with an unused LUT:             8  out of    255     3%  
   Number of fully used LUT-FF pairs:    64  out of    255    25%  
   Number of unique control sets:        19

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    186    17%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+-----------------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)             | Load  |
-------------------------------------------------------------------------------------+-----------------------------------+-------+
CLK                                                                                  | BUFGP                             | 37    |
SumResMul/_n0208(SumResMul/_n02081:O)                                                | NONE(*)(SumResMul/error)          | 1     |
SumResMul/selOp[3]_numero[3]_Mux_92_o(SumResMul/Mmux_selOp[3]_numero[3]_Mux_92_o11:O)| NONE(*)(SumResMul/division)       | 1     |
SumResMul/numero[3]_myRam[0][3]_AND_47_o(SumResMul/numero[3]_myRam[0][3]_AND_47_o1:O)| NONE(*)(SumResMul/myRam<2>_3)     | 4     |
SumResMul/numero[3]_selOp[3]_AND_11_o(SumResMul/numero[3]_selOp[3]_AND_11_o3:O)      | NONE(*)(SumResMul/myRam<0>_0)     | 9     |
AN_3_OBUF                                                                            | NONE(SumResMul/selector_general_3)| 9     |
DIV/SAL_400Hz                                                                        | NONE(DISP/SEL_1)                  | 11    |
DISP/division_error_OR_28_o(DISP/division_error_OR_28_o1:O)                          | NONE(*)(DISP/DISPLAY_1)           | 8     |
-------------------------------------------------------------------------------------+-----------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.881ns (Maximum Frequency: 170.045MHz)
   Minimum input arrival time before clock: 3.421ns
   Maximum output required time after clock: 24.866ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.215ns (frequency: 237.254MHz)
  Total number of paths / destination ports: 523 / 62
-------------------------------------------------------------------------
Delay:               4.215ns (Levels of Logic = 3)
  Source:            DIV/conta_1250us_1 (FF)
  Destination:       DIV/conta_1250us_1 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: DIV/conta_1250us_1 to DIV/conta_1250us_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  DIV/conta_1250us_1 (DIV/conta_1250us_1)
     LUT6:I0->O            1   0.203   0.944  DIV/PWR_24_o_conta_1250us[15]_equal_1_o<15>2 (DIV/PWR_24_o_conta_1250us[15]_equal_1_o<15>1)
     LUT6:I0->O           17   0.203   1.132  DIV/PWR_24_o_conta_1250us[15]_equal_1_o<15>4 (DIV/PWR_24_o_conta_1250us[15]_equal_1_o)
     LUT2:I0->O            1   0.203   0.000  DIV/Mcount_conta_1250us_eqn_16 (DIV/Mcount_conta_1250us_eqn_1)
     FD:D                      0.102          DIV/conta_1250us_1
    ----------------------------------------
    Total                      4.215ns (1.158ns logic, 3.057ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SumResMul/numero[3]_selOp[3]_AND_11_o'
  Clock period: 5.881ns (frequency: 170.045MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               2.940ns (Levels of Logic = 1)
  Source:            SumResMul/myRam<0>_2 (LATCH)
  Destination:       SumResMul/myRam<1>_0 (LATCH)
  Source Clock:      SumResMul/numero[3]_selOp[3]_AND_11_o falling
  Destination Clock: SumResMul/numero[3]_selOp[3]_AND_11_o rising

  Data Path: SumResMul/myRam<0>_2 to SumResMul/myRam<1>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q             16   0.498   1.233  SumResMul/myRam<0>_2 (SumResMul/myRam<0>_2)
     LUT4:I1->O            4   0.205   0.683  SumResMul/myRam[0][3]_numero[3]_AND_15_o1_cepot (SumResMul/myRam[0][3]_numero[3]_AND_15_o1_cepot)
     LDPE_1:GE                 0.322          SumResMul/myRam<1>_3
    ----------------------------------------
    Total                      2.940ns (1.025ns logic, 1.915ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV/SAL_400Hz'
  Clock period: 2.216ns (frequency: 451.233MHz)
  Total number of paths / destination ports: 21 / 11
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 1)
  Source:            DISP/SEL_0 (FF)
  Destination:       DISP/SEL_0 (FF)
  Source Clock:      DIV/SAL_400Hz rising
  Destination Clock: DIV/SAL_400Hz rising

  Data Path: DISP/SEL_0 to DISP/SEL_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   0.882  DISP/SEL_0 (DISP/SEL_0)
     INV:I->O              1   0.206   0.579  DISP/Mcount_SEL_xor<0>11_INV_0 (DISP/Result<0>)
     FD:D                      0.102          DISP/SEL_0
    ----------------------------------------
    Total                      2.216ns (0.755ns logic, 1.461ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 32 / 9
-------------------------------------------------------------------------
Offset:              3.421ns (Levels of Logic = 2)
  Source:            COLUMNAS<3> (PAD)
  Destination:       TecladoMatricial/numero_3 (FF)
  Destination Clock: CLK rising

  Data Path: COLUMNAS<3> to TecladoMatricial/numero_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.992  COLUMNAS_3_IBUF (COLUMNAS_3_IBUF)
     LUT5:I1->O            4   0.203   0.683  TecladoMatricial/_n0251_inv11 (TecladoMatricial/_n0251_inv)
     FDCE:CE                   0.322          TecladoMatricial/numero_0
    ----------------------------------------
    Total                      3.421ns (1.747ns logic, 1.674ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            TecladoMatricial/row_3 (FF)
  Destination:       FILAS<3> (PAD)
  Source Clock:      CLK rising

  Data Path: TecladoMatricial/row_3 to FILAS<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  TecladoMatricial/row_3 (TecladoMatricial/row_3)
     OBUF:I->O                 2.571          FILAS_3_OBUF (FILAS<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SumResMul/numero[3]_myRam[0][3]_AND_47_o'
  Total number of paths / destination ports: 133916 / 8
-------------------------------------------------------------------------
Offset:              24.866ns (Levels of Logic = 19)
  Source:            SumResMul/myRam<2>_2 (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      SumResMul/numero[3]_myRam[0][3]_AND_47_o falling

  Data Path: SumResMul/myRam<2>_2 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q             18   0.498   1.050  SumResMul/myRam<2>_2 (SumResMul/myRam<2>_2)
     LUT2:I1->O           17   0.205   1.392  SumResMul/Mmux_A131 (SumResMul/B<2>)
     LUT6:I0->O            2   0.203   0.845  SumResMul/A[3]_B[3]_div_52/o<6>1 (SumResMul/A[3]_B[3]_div_52_OUT<6>)
     LUT4:I1->O            3   0.205   0.879  SumResMul/A[3]_B[3]_div_52/Mmux_a[0]_GND_10_o_MUX_137_o161 (SumResMul/A[3]_B[3]_div_52/a[6]_GND_10_o_MUX_131_o)
     LUT6:I3->O            4   0.205   1.048  SumResMul/A[3]_B[3]_div_52/o<5>11 (SumResMul/A[3]_B[3]_div_52_OUT<5>)
     LUT6:I0->O            4   0.203   0.788  SumResMul/A[3]_B[3]_div_52/Mmux_a[0]_GND_10_o_MUX_155_o161 (SumResMul/A[3]_B[3]_div_52/a[6]_GND_10_o_MUX_149_o)
     LUT6:I4->O            5   0.203   1.079  SumResMul/A[3]_B[3]_div_52/o<4>1 (SumResMul/A[3]_B[3]_div_52_OUT<4>)
     LUT6:I0->O            3   0.203   1.015  SumResMul/A[3]_B[3]_div_52/Mmux_a[0]_a[7]_MUX_171_o161 (SumResMul/A[3]_B[3]_div_52/a[6]_a[7]_MUX_165_o)
     LUT6:I0->O            6   0.203   1.109  SumResMul/A[3]_B[3]_div_52/o<3>1 (SumResMul/A[3]_B[3]_div_52_OUT<3>)
     LUT6:I0->O            3   0.203   1.015  SumResMul/A[3]_B[3]_div_52/Mmux_n026351 (SumResMul/A[3]_B[3]_div_52/n0263<4>)
     LUT6:I0->O            1   0.203   0.924  SumResMul/A[3]_B[3]_div_52/o<2>1_SW0 (N23)
     LUT6:I1->O            8   0.203   1.167  SumResMul/A[3]_B[3]_div_52/o<2>1 (SumResMul/A[3]_B[3]_div_52_OUT<2>)
     LUT6:I0->O            2   0.203   0.981  SumResMul/A[3]_B[3]_div_52/Mmux_n026741 (SumResMul/A[3]_B[3]_div_52/n0267<3>)
     LUT6:I0->O            2   0.203   0.961  SumResMul/A[3]_B[3]_div_52/o<1>2 (SumResMul/A[3]_B[3]_div_52/Madd_a[7]_GND_10_o_add_15_OUT[7:0]_Madd_cy<3>)
     LUT6:I1->O            5   0.203   1.079  SumResMul/A[3]_B[3]_div_52/o<1>11 (SumResMul/A[3]_B[3]_div_52_OUT<1>)
     LUT6:I0->O            1   0.203   0.924  SumResMul/A[3]_B[3]_div_52/Mmux_n023431 (SumResMul/A[3]_B[3]_div_52/n0234<2>)
     LUT6:I1->O            1   0.203   0.684  SumResMul/A[3]_B[3]_div_52/o<0>1 (SumResMul/A[3]_B[3]_div_52/o<0>1)
     LUT6:I4->O            1   0.203   0.580  SumResMul/Mmux_C15 (SumResMul/Mmux_C14)
     LUT4:I3->O            2   0.205   0.616  SumResMul/Mmux_C16 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     24.866ns (6.731ns logic, 18.135ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SumResMul/numero[3]_selOp[3]_AND_11_o'
  Total number of paths / destination ports: 225811 / 8
-------------------------------------------------------------------------
Offset:              24.703ns (Levels of Logic = 19)
  Source:            SumResMul/myRam<0>_3 (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      SumResMul/numero[3]_selOp[3]_AND_11_o falling

  Data Path: SumResMul/myRam<0>_3 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q             19   0.498   1.416  SumResMul/myRam<0>_3 (SumResMul/myRam<0>_3)
     LUT6:I1->O            2   0.203   0.864  SumResMul/A[3]_B[3]_div_52/Madd_GND_10_o_b[3]_add_5_OUT_Madd_Madd_cy<6>1 (SumResMul/A[3]_B[3]_div_52/Madd_GND_10_o_b[3]_add_5_OUT_Madd_Madd_cy<6>)
     LUT6:I2->O            2   0.203   0.845  SumResMul/A[3]_B[3]_div_52/o<6>1 (SumResMul/A[3]_B[3]_div_52_OUT<6>)
     LUT4:I1->O            3   0.205   0.879  SumResMul/A[3]_B[3]_div_52/Mmux_a[0]_GND_10_o_MUX_137_o161 (SumResMul/A[3]_B[3]_div_52/a[6]_GND_10_o_MUX_131_o)
     LUT6:I3->O            4   0.205   1.048  SumResMul/A[3]_B[3]_div_52/o<5>11 (SumResMul/A[3]_B[3]_div_52_OUT<5>)
     LUT6:I0->O            4   0.203   0.788  SumResMul/A[3]_B[3]_div_52/Mmux_a[0]_GND_10_o_MUX_155_o161 (SumResMul/A[3]_B[3]_div_52/a[6]_GND_10_o_MUX_149_o)
     LUT6:I4->O            5   0.203   1.079  SumResMul/A[3]_B[3]_div_52/o<4>1 (SumResMul/A[3]_B[3]_div_52_OUT<4>)
     LUT6:I0->O            3   0.203   1.015  SumResMul/A[3]_B[3]_div_52/Mmux_a[0]_a[7]_MUX_171_o161 (SumResMul/A[3]_B[3]_div_52/a[6]_a[7]_MUX_165_o)
     LUT6:I0->O            6   0.203   1.109  SumResMul/A[3]_B[3]_div_52/o<3>1 (SumResMul/A[3]_B[3]_div_52_OUT<3>)
     LUT6:I0->O            3   0.203   1.015  SumResMul/A[3]_B[3]_div_52/Mmux_n026351 (SumResMul/A[3]_B[3]_div_52/n0263<4>)
     LUT6:I0->O            1   0.203   0.924  SumResMul/A[3]_B[3]_div_52/o<2>1_SW0 (N23)
     LUT6:I1->O            8   0.203   1.167  SumResMul/A[3]_B[3]_div_52/o<2>1 (SumResMul/A[3]_B[3]_div_52_OUT<2>)
     LUT6:I0->O            2   0.203   0.981  SumResMul/A[3]_B[3]_div_52/Mmux_n026741 (SumResMul/A[3]_B[3]_div_52/n0267<3>)
     LUT6:I0->O            2   0.203   0.961  SumResMul/A[3]_B[3]_div_52/o<1>2 (SumResMul/A[3]_B[3]_div_52/Madd_a[7]_GND_10_o_add_15_OUT[7:0]_Madd_cy<3>)
     LUT6:I1->O            5   0.203   1.079  SumResMul/A[3]_B[3]_div_52/o<1>11 (SumResMul/A[3]_B[3]_div_52_OUT<1>)
     LUT6:I0->O            1   0.203   0.924  SumResMul/A[3]_B[3]_div_52/Mmux_n023431 (SumResMul/A[3]_B[3]_div_52/n0234<2>)
     LUT6:I1->O            1   0.203   0.684  SumResMul/A[3]_B[3]_div_52/o<0>1 (SumResMul/A[3]_B[3]_div_52/o<0>1)
     LUT6:I4->O            1   0.203   0.580  SumResMul/Mmux_C15 (SumResMul/Mmux_C14)
     LUT4:I3->O            2   0.205   0.616  SumResMul/Mmux_C16 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     24.703ns (6.729ns logic, 17.974ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DISP/division_error_OR_28_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            DISP/DISPLAY_7 (LATCH)
  Destination:       DISPLAY<7> (PAD)
  Source Clock:      DISP/division_error_OR_28_o falling

  Data Path: DISP/DISPLAY_7 to DISPLAY<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  DISP/DISPLAY_7 (DISP/DISPLAY_7)
     OBUF:I->O                 2.571          DISPLAY_7_OBUF (DISPLAY<7>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DIV/SAL_400Hz'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            DISP/AN_7 (FF)
  Destination:       AN<7> (PAD)
  Source Clock:      DIV/SAL_400Hz rising

  Data Path: DISP/AN_7 to AN<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  DISP/AN_7 (DISP/AN_7)
     OBUF:I->O                 2.571          AN_7_OBUF (AN<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.215|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DISP/division_error_OR_28_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
DIV/SAL_400Hz                        |         |         |    2.732|         |
SumResMul/_n0208                     |         |         |    1.847|         |
SumResMul/selOp[3]_numero[3]_Mux_92_o|         |         |    1.851|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV/SAL_400Hz
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
DIV/SAL_400Hz                           |    2.216|         |         |         |
SumResMul/_n0208                        |         |    2.819|         |         |
SumResMul/numero[3]_myRam[0][3]_AND_47_o|         |   22.603|         |         |
SumResMul/numero[3]_selOp[3]_AND_11_o   |   11.827|   22.440|         |         |
SumResMul/selOp[3]_numero[3]_Mux_92_o   |         |    2.595|         |         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SumResMul/_n0208
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
SumResMul/numero[3]_myRam[0][3]_AND_47_o|         |         |    3.415|         |
SumResMul/numero[3]_selOp[3]_AND_11_o   |         |         |    3.201|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SumResMul/numero[3]_selOp[3]_AND_11_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |    3.032|         |         |         |
SumResMul/numero[3]_myRam[0][3]_AND_47_o|         |    4.365|         |         |
SumResMul/numero[3]_selOp[3]_AND_11_o   |    4.176|    2.940|         |         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SumResMul/selOp[3]_numero[3]_Mux_92_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
SumResMul/numero[3]_selOp[3]_AND_11_o|         |         |    2.997|         |
-------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.93 secs
 
--> 

Total memory usage is 4502420 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   59 (   0 filtered)
Number of infos    :    5 (   0 filtered)

