{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493137601045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493137601209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 13:26:40 2017 " "Processing started: Tue Apr 25 13:26:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493137601209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493137601209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493137601210 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1493137602362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-Behaviour " "Found design unit 1: fullAdder-Behaviour" {  } { { "fullAdder.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab6/fullAdder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493137603066 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab6/fullAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493137603066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493137603066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_setup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo_setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo_setup-Comportamento " "Found design unit 1: demo_setup-Comportamento" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab6/demo_setup.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493137603337 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo_setup " "Found entity 1: demo_setup" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab6/demo_setup.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493137603337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493137603337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1_package " "Found design unit 1: mux4to1_package" {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab6/mux4to1.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493137603438 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux4to1-Behavior " "Found design unit 2: mux4to1-Behavior" {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab6/mux4to1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493137603438 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab6/mux4to1.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493137603438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493137603438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelShifter4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file barrelShifter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrelShifter4-Behaviour " "Found design unit 1: barrelShifter4-Behaviour" {  } { { "barrelShifter4.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab6/barrelShifter4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493137603746 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrelShifter4 " "Found entity 1: barrelShifter4" {  } { { "barrelShifter4.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab6/barrelShifter4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493137603746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493137603746 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator CLA4.vhd(20) " "VHDL syntax error at CLA4.vhd(20) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "CLA4.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab6/CLA4.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1493137604044 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator CLA4.vhd(21) " "VHDL syntax error at CLA4.vhd(21) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "CLA4.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab6/CLA4.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1493137604044 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator CLA4.vhd(22) " "VHDL syntax error at CLA4.vhd(22) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "CLA4.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab6/CLA4.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1493137604045 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator CLA4.vhd(23) " "VHDL syntax error at CLA4.vhd(23) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "CLA4.vhd" "" { Text "/home/ec2015/ra169767/prog/mc613/lab6/CLA4.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1493137604045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLA4.vhd 0 0 " "Found 0 design units, including 0 entities, in source file CLA4.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493137604045 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493137610160 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 25 13:26:50 2017 " "Processing ended: Tue Apr 25 13:26:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493137610160 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493137610160 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493137610160 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493137610160 ""}
