#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Mar 22 07:46:31 2017
# Process ID: 3584
# Current directory: C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2384 C:\Users\yy\Desktop\ece532_debug\tr3\yy\project_1\project_1.xpr
# Log file: C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/vivado.log
# Journal file: C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.xpr
open_bd_design {C:/Users/yy/Desktop/ece532_debug/tr3/yy/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {151.636}] [get_bd_cells clk_wiz_1]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "DIP_Switches_16Bits" -ip_intf "axi_gpio_0/GPIO" -diagram "design_1" 
endgroup
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_GPIO2_WIDTH {1} CONFIG.C_ALL_INPUTS {1} CONFIG.GPIO_BOARD_INTERFACE {Custom} CONFIG.GPIO2_BOARD_INTERFACE {Custom} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO
connect_bd_intf_net [get_bd_intf_pins axi_gpio_0/GPIO] [get_bd_intf_ports GPIO]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO2
connect_bd_intf_net [get_bd_intf_pins axi_gpio_0/GPIO2] [get_bd_intf_ports GPIO2]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_nets axi_gpio_0_GPIO2] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_ports GPIO2]
delete_bd_objs [get_bd_intf_ports GPIO]
startgroup
create_bd_port -dir I calibrate
connect_bd_net [get_bd_pins /stream_jpg_yy_nv_mn_v1_0_wed2_0/calibrate] [get_bd_ports calibrate]
endgroup
startgroup
create_bd_port -dir O error_o
connect_bd_net [get_bd_pins /stream_jpg_yy_nv_mn_v1_0_wed2_0/error_o] [get_bd_ports error_o]
endgroup
save_bd_design
validate_bd_design
startgroup
endgroup
validate_bd_design
save_bd_design
