<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file rom00_rom0.ncd.
Design name: toprom00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Mon Oct 07 09:19:39 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o rom00_rom0.twr -gui -msgset C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/rom00/promote.xml rom00_rom0.ncd rom00_rom0.prf 
Design file:     rom00_rom0.ncd
Preference file: rom00_rom0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "R00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   64.462MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "R00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 465.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R00/D01/sdiv[14]  (from R00/sclk +)
   Destination:    FF         Data in        R00/D01/sdiv[22]  (to R00/sclk +)
                   FF                        R00/D01/sdiv[21]

   Delay:              15.265ns  (23.4% logic, 76.6% route), 8 logic levels.

 Constraint Details:

     15.265ns physical path delay R00/D01/SLICE_5 to R00/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 465.256ns

 Physical Path Details:

      Data path R00/D01/SLICE_5 to R00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20D.CLK to     R18C20D.Q1 R00/D01/SLICE_5 (from R00/sclk)
ROUTE         4     2.976     R18C20D.Q1 to     R17C40A.A1 R00/D01/sdiv[14]
CTOF_DEL    ---     0.452     R17C40A.A1 to     R17C40A.F1 SLICE_42
ROUTE         2     2.020     R17C40A.F1 to     R17C21C.C0 R00/D01/N_127
CTOF_DEL    ---     0.452     R17C21C.C0 to     R17C21C.F0 R00/D01/SLICE_28
ROUTE         1     0.541     R17C21C.F0 to     R16C21A.D0 R00/D01/N_115
CTOF_DEL    ---     0.452     R16C21A.D0 to     R16C21A.F0 R00/D01/SLICE_26
ROUTE         1     0.954     R16C21A.F0 to     R15C20A.C0 R00/D01/un1_oscout_0_sqmuxa_1_i_0_o2_1_2
CTOF_DEL    ---     0.452     R15C20A.C0 to     R15C20A.F0 R00/D01/SLICE_22
ROUTE         1     0.579     R15C20A.F0 to     R15C20C.A0 R00/D01/un1_oscout_0_sqmuxa_1_i_0_o2_1_3
CTOF_DEL    ---     0.452     R15C20C.A0 to     R15C20C.F0 R00/D01/SLICE_21
ROUTE         2     0.881     R15C20C.F0 to     R16C20A.A0 R00/D01/N_1
CTOF_DEL    ---     0.452     R16C20A.A0 to     R16C20A.F0 R00/D01/SLICE_20
ROUTE         1     1.244     R16C20A.F0 to     R14C20D.B1 R00/D01/N_8
CTOF_DEL    ---     0.452     R14C20D.B1 to     R14C20D.F1 R00/D01/SLICE_35
ROUTE        12     2.497     R14C20D.F1 to    R18C21D.LSR R00/D01/un1_sdiv77_7_i_0_0_RNIVB952 (to R00/sclk)
                  --------
                   15.265   (23.4% logic, 76.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20D.CLK R00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C21D.CLK R00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R00/D01/sdiv[14]  (from R00/sclk +)
   Destination:    FF         Data in        R00/D01/sdiv[6]  (to R00/sclk +)
                   FF                        R00/D01/sdiv[5]

   Delay:              15.265ns  (23.4% logic, 76.6% route), 8 logic levels.

 Constraint Details:

     15.265ns physical path delay R00/D01/SLICE_5 to R00/D01/SLICE_9 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 465.256ns

 Physical Path Details:

      Data path R00/D01/SLICE_5 to R00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20D.CLK to     R18C20D.Q1 R00/D01/SLICE_5 (from R00/sclk)
ROUTE         4     2.976     R18C20D.Q1 to     R17C40A.A1 R00/D01/sdiv[14]
CTOF_DEL    ---     0.452     R17C40A.A1 to     R17C40A.F1 SLICE_42
ROUTE         2     2.020     R17C40A.F1 to     R17C21C.C0 R00/D01/N_127
CTOF_DEL    ---     0.452     R17C21C.C0 to     R17C21C.F0 R00/D01/SLICE_28
ROUTE         1     0.541     R17C21C.F0 to     R16C21A.D0 R00/D01/N_115
CTOF_DEL    ---     0.452     R16C21A.D0 to     R16C21A.F0 R00/D01/SLICE_26
ROUTE         1     0.954     R16C21A.F0 to     R15C20A.C0 R00/D01/un1_oscout_0_sqmuxa_1_i_0_o2_1_2
CTOF_DEL    ---     0.452     R15C20A.C0 to     R15C20A.F0 R00/D01/SLICE_22
ROUTE         1     0.579     R15C20A.F0 to     R15C20C.A0 R00/D01/un1_oscout_0_sqmuxa_1_i_0_o2_1_3
CTOF_DEL    ---     0.452     R15C20C.A0 to     R15C20C.F0 R00/D01/SLICE_21
ROUTE         2     0.881     R15C20C.F0 to     R16C20A.A0 R00/D01/N_1
CTOF_DEL    ---     0.452     R16C20A.A0 to     R16C20A.F0 R00/D01/SLICE_20
ROUTE         1     1.244     R16C20A.F0 to     R14C20D.B1 R00/D01/N_8
CTOF_DEL    ---     0.452     R14C20D.B1 to     R14C20D.F1 R00/D01/SLICE_35
ROUTE        12     2.497     R14C20D.F1 to    R18C19D.LSR R00/D01/un1_sdiv77_7_i_0_0_RNIVB952 (to R00/sclk)
                  --------
                   15.265   (23.4% logic, 76.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20D.CLK R00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C19D.CLK R00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R00/D01/sdiv[14]  (from R00/sclk +)
   Destination:    FF         Data in        R00/D01/sdiv[2]  (to R00/sclk +)
                   FF                        R00/D01/sdiv[1]

   Delay:              15.265ns  (23.4% logic, 76.6% route), 8 logic levels.

 Constraint Details:

     15.265ns physical path delay R00/D01/SLICE_5 to R00/D01/SLICE_11 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 465.256ns

 Physical Path Details:

      Data path R00/D01/SLICE_5 to R00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20D.CLK to     R18C20D.Q1 R00/D01/SLICE_5 (from R00/sclk)
ROUTE         4     2.976     R18C20D.Q1 to     R17C40A.A1 R00/D01/sdiv[14]
CTOF_DEL    ---     0.452     R17C40A.A1 to     R17C40A.F1 SLICE_42
ROUTE         2     2.020     R17C40A.F1 to     R17C21C.C0 R00/D01/N_127
CTOF_DEL    ---     0.452     R17C21C.C0 to     R17C21C.F0 R00/D01/SLICE_28
ROUTE         1     0.541     R17C21C.F0 to     R16C21A.D0 R00/D01/N_115
CTOF_DEL    ---     0.452     R16C21A.D0 to     R16C21A.F0 R00/D01/SLICE_26
ROUTE         1     0.954     R16C21A.F0 to     R15C20A.C0 R00/D01/un1_oscout_0_sqmuxa_1_i_0_o2_1_2
CTOF_DEL    ---     0.452     R15C20A.C0 to     R15C20A.F0 R00/D01/SLICE_22
ROUTE         1     0.579     R15C20A.F0 to     R15C20C.A0 R00/D01/un1_oscout_0_sqmuxa_1_i_0_o2_1_3
CTOF_DEL    ---     0.452     R15C20C.A0 to     R15C20C.F0 R00/D01/SLICE_21
ROUTE         2     0.881     R15C20C.F0 to     R16C20A.A0 R00/D01/N_1
CTOF_DEL    ---     0.452     R16C20A.A0 to     R16C20A.F0 R00/D01/SLICE_20
ROUTE         1     1.244     R16C20A.F0 to     R14C20D.B1 R00/D01/N_8
CTOF_DEL    ---     0.452     R14C20D.B1 to     R14C20D.F1 R00/D01/SLICE_35
ROUTE        12     2.497     R14C20D.F1 to    R18C19B.LSR R00/D01/un1_sdiv77_7_i_0_0_RNIVB952 (to R00/sclk)
                  --------
                   15.265   (23.4% logic, 76.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20D.CLK R00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C19B.CLK R00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R00/D01/sdiv[14]  (from R00/sclk +)
   Destination:    FF         Data in        R00/D01/sdiv[10]  (to R00/sclk +)
                   FF                        R00/D01/sdiv[9]

   Delay:              15.265ns  (23.4% logic, 76.6% route), 8 logic levels.

 Constraint Details:

     15.265ns physical path delay R00/D01/SLICE_5 to R00/D01/SLICE_7 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 465.256ns

 Physical Path Details:

      Data path R00/D01/SLICE_5 to R00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20D.CLK to     R18C20D.Q1 R00/D01/SLICE_5 (from R00/sclk)
ROUTE         4     2.976     R18C20D.Q1 to     R17C40A.A1 R00/D01/sdiv[14]
CTOF_DEL    ---     0.452     R17C40A.A1 to     R17C40A.F1 SLICE_42
ROUTE         2     2.020     R17C40A.F1 to     R17C21C.C0 R00/D01/N_127
CTOF_DEL    ---     0.452     R17C21C.C0 to     R17C21C.F0 R00/D01/SLICE_28
ROUTE         1     0.541     R17C21C.F0 to     R16C21A.D0 R00/D01/N_115
CTOF_DEL    ---     0.452     R16C21A.D0 to     R16C21A.F0 R00/D01/SLICE_26
ROUTE         1     0.954     R16C21A.F0 to     R15C20A.C0 R00/D01/un1_oscout_0_sqmuxa_1_i_0_o2_1_2
CTOF_DEL    ---     0.452     R15C20A.C0 to     R15C20A.F0 R00/D01/SLICE_22
ROUTE         1     0.579     R15C20A.F0 to     R15C20C.A0 R00/D01/un1_oscout_0_sqmuxa_1_i_0_o2_1_3
CTOF_DEL    ---     0.452     R15C20C.A0 to     R15C20C.F0 R00/D01/SLICE_21
ROUTE         2     0.881     R15C20C.F0 to     R16C20A.A0 R00/D01/N_1
CTOF_DEL    ---     0.452     R16C20A.A0 to     R16C20A.F0 R00/D01/SLICE_20
ROUTE         1     1.244     R16C20A.F0 to     R14C20D.B1 R00/D01/N_8
CTOF_DEL    ---     0.452     R14C20D.B1 to     R14C20D.F1 R00/D01/SLICE_35
ROUTE        12     2.497     R14C20D.F1 to    R18C20B.LSR R00/D01/un1_sdiv77_7_i_0_0_RNIVB952 (to R00/sclk)
                  --------
                   15.265   (23.4% logic, 76.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20D.CLK R00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20B.CLK R00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R00/D01/sdiv[14]  (from R00/sclk +)
   Destination:    FF         Data in        R00/D01/sdiv[18]  (to R00/sclk +)
                   FF                        R00/D01/sdiv[17]

   Delay:              15.265ns  (23.4% logic, 76.6% route), 8 logic levels.

 Constraint Details:

     15.265ns physical path delay R00/D01/SLICE_5 to R00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 465.256ns

 Physical Path Details:

      Data path R00/D01/SLICE_5 to R00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20D.CLK to     R18C20D.Q1 R00/D01/SLICE_5 (from R00/sclk)
ROUTE         4     2.976     R18C20D.Q1 to     R17C40A.A1 R00/D01/sdiv[14]
CTOF_DEL    ---     0.452     R17C40A.A1 to     R17C40A.F1 SLICE_42
ROUTE         2     2.020     R17C40A.F1 to     R17C21C.C0 R00/D01/N_127
CTOF_DEL    ---     0.452     R17C21C.C0 to     R17C21C.F0 R00/D01/SLICE_28
ROUTE         1     0.541     R17C21C.F0 to     R16C21A.D0 R00/D01/N_115
CTOF_DEL    ---     0.452     R16C21A.D0 to     R16C21A.F0 R00/D01/SLICE_26
ROUTE         1     0.954     R16C21A.F0 to     R15C20A.C0 R00/D01/un1_oscout_0_sqmuxa_1_i_0_o2_1_2
CTOF_DEL    ---     0.452     R15C20A.C0 to     R15C20A.F0 R00/D01/SLICE_22
ROUTE         1     0.579     R15C20A.F0 to     R15C20C.A0 R00/D01/un1_oscout_0_sqmuxa_1_i_0_o2_1_3
CTOF_DEL    ---     0.452     R15C20C.A0 to     R15C20C.F0 R00/D01/SLICE_21
ROUTE         2     0.881     R15C20C.F0 to     R16C20A.A0 R00/D01/N_1
CTOF_DEL    ---     0.452     R16C20A.A0 to     R16C20A.F0 R00/D01/SLICE_20
ROUTE         1     1.244     R16C20A.F0 to     R14C20D.B1 R00/D01/N_8
CTOF_DEL    ---     0.452     R14C20D.B1 to     R14C20D.F1 R00/D01/SLICE_35
ROUTE        12     2.497     R14C20D.F1 to    R18C21B.LSR R00/D01/un1_sdiv77_7_i_0_0_RNIVB952 (to R00/sclk)
                  --------
                   15.265   (23.4% logic, 76.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20D.CLK R00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C21B.CLK R00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R00/D01/sdiv[14]  (from R00/sclk +)
   Destination:    FF         Data in        R00/D01/sdiv[14]  (to R00/sclk +)
                   FF                        R00/D01/sdiv[13]

   Delay:              15.265ns  (23.4% logic, 76.6% route), 8 logic levels.

 Constraint Details:

     15.265ns physical path delay R00/D01/SLICE_5 to R00/D01/SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 465.256ns

 Physical Path Details:

      Data path R00/D01/SLICE_5 to R00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20D.CLK to     R18C20D.Q1 R00/D01/SLICE_5 (from R00/sclk)
ROUTE         4     2.976     R18C20D.Q1 to     R17C40A.A1 R00/D01/sdiv[14]
CTOF_DEL    ---     0.452     R17C40A.A1 to     R17C40A.F1 SLICE_42
ROUTE         2     2.020     R17C40A.F1 to     R17C21C.C0 R00/D01/N_127
CTOF_DEL    ---     0.452     R17C21C.C0 to     R17C21C.F0 R00/D01/SLICE_28
ROUTE         1     0.541     R17C21C.F0 to     R16C21A.D0 R00/D01/N_115
CTOF_DEL    ---     0.452     R16C21A.D0 to     R16C21A.F0 R00/D01/SLICE_26
ROUTE         1     0.954     R16C21A.F0 to     R15C20A.C0 R00/D01/un1_oscout_0_sqmuxa_1_i_0_o2_1_2
CTOF_DEL    ---     0.452     R15C20A.C0 to     R15C20A.F0 R00/D01/SLICE_22
ROUTE         1     0.579     R15C20A.F0 to     R15C20C.A0 R00/D01/un1_oscout_0_sqmuxa_1_i_0_o2_1_3
CTOF_DEL    ---     0.452     R15C20C.A0 to     R15C20C.F0 R00/D01/SLICE_21
ROUTE         2     0.881     R15C20C.F0 to     R16C20A.A0 R00/D01/N_1
CTOF_DEL    ---     0.452     R16C20A.A0 to     R16C20A.F0 R00/D01/SLICE_20
ROUTE         1     1.244     R16C20A.F0 to     R14C20D.B1 R00/D01/N_8
CTOF_DEL    ---     0.452     R14C20D.B1 to     R14C20D.F1 R00/D01/SLICE_35
ROUTE        12     2.497     R14C20D.F1 to    R18C20D.LSR R00/D01/un1_sdiv77_7_i_0_0_RNIVB952 (to R00/sclk)
                  --------
                   15.265   (23.4% logic, 76.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20D.CLK R00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20D.CLK R00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R00/D01/sdiv[14]  (from R00/sclk +)
   Destination:    FF         Data in        R00/D01/sdiv[4]  (to R00/sclk +)
                   FF                        R00/D01/sdiv[3]

   Delay:              15.265ns  (23.4% logic, 76.6% route), 8 logic levels.

 Constraint Details:

     15.265ns physical path delay R00/D01/SLICE_5 to R00/D01/SLICE_10 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 465.256ns

 Physical Path Details:

      Data path R00/D01/SLICE_5 to R00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20D.CLK to     R18C20D.Q1 R00/D01/SLICE_5 (from R00/sclk)
ROUTE         4     2.976     R18C20D.Q1 to     R17C40A.A1 R00/D01/sdiv[14]
CTOF_DEL    ---     0.452     R17C40A.A1 to     R17C40A.F1 SLICE_42
ROUTE         2     2.020     R17C40A.F1 to     R17C21C.C0 R00/D01/N_127
CTOF_DEL    ---     0.452     R17C21C.C0 to     R17C21C.F0 R00/D01/SLICE_28
ROUTE         1     0.541     R17C21C.F0 to     R16C21A.D0 R00/D01/N_115
CTOF_DEL    ---     0.452     R16C21A.D0 to     R16C21A.F0 R00/D01/SLICE_26
ROUTE         1     0.954     R16C21A.F0 to     R15C20A.C0 R00/D01/un1_oscout_0_sqmuxa_1_i_0_o2_1_2
CTOF_DEL    ---     0.452     R15C20A.C0 to     R15C20A.F0 R00/D01/SLICE_22
ROUTE         1     0.579     R15C20A.F0 to     R15C20C.A0 R00/D01/un1_oscout_0_sqmuxa_1_i_0_o2_1_3
CTOF_DEL    ---     0.452     R15C20C.A0 to     R15C20C.F0 R00/D01/SLICE_21
ROUTE         2     0.881     R15C20C.F0 to     R16C20A.A0 R00/D01/N_1
CTOF_DEL    ---     0.452     R16C20A.A0 to     R16C20A.F0 R00/D01/SLICE_20
ROUTE         1     1.244     R16C20A.F0 to     R14C20D.B1 R00/D01/N_8
CTOF_DEL    ---     0.452     R14C20D.B1 to     R14C20D.F1 R00/D01/SLICE_35
ROUTE        12     2.497     R14C20D.F1 to    R18C19C.LSR R00/D01/un1_sdiv77_7_i_0_0_RNIVB952 (to R00/sclk)
                  --------
                   15.265   (23.4% logic, 76.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20D.CLK R00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C19C.CLK R00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R00/D01/sdiv[14]  (from R00/sclk +)
   Destination:    FF         Data in        R00/D01/sdiv[8]  (to R00/sclk +)
                   FF                        R00/D01/sdiv[7]

   Delay:              15.265ns  (23.4% logic, 76.6% route), 8 logic levels.

 Constraint Details:

     15.265ns physical path delay R00/D01/SLICE_5 to R00/D01/SLICE_8 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 465.256ns

 Physical Path Details:

      Data path R00/D01/SLICE_5 to R00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20D.CLK to     R18C20D.Q1 R00/D01/SLICE_5 (from R00/sclk)
ROUTE         4     2.976     R18C20D.Q1 to     R17C40A.A1 R00/D01/sdiv[14]
CTOF_DEL    ---     0.452     R17C40A.A1 to     R17C40A.F1 SLICE_42
ROUTE         2     2.020     R17C40A.F1 to     R17C21C.C0 R00/D01/N_127
CTOF_DEL    ---     0.452     R17C21C.C0 to     R17C21C.F0 R00/D01/SLICE_28
ROUTE         1     0.541     R17C21C.F0 to     R16C21A.D0 R00/D01/N_115
CTOF_DEL    ---     0.452     R16C21A.D0 to     R16C21A.F0 R00/D01/SLICE_26
ROUTE         1     0.954     R16C21A.F0 to     R15C20A.C0 R00/D01/un1_oscout_0_sqmuxa_1_i_0_o2_1_2
CTOF_DEL    ---     0.452     R15C20A.C0 to     R15C20A.F0 R00/D01/SLICE_22
ROUTE         1     0.579     R15C20A.F0 to     R15C20C.A0 R00/D01/un1_oscout_0_sqmuxa_1_i_0_o2_1_3
CTOF_DEL    ---     0.452     R15C20C.A0 to     R15C20C.F0 R00/D01/SLICE_21
ROUTE         2     0.881     R15C20C.F0 to     R16C20A.A0 R00/D01/N_1
CTOF_DEL    ---     0.452     R16C20A.A0 to     R16C20A.F0 R00/D01/SLICE_20
ROUTE         1     1.244     R16C20A.F0 to     R14C20D.B1 R00/D01/N_8
CTOF_DEL    ---     0.452     R14C20D.B1 to     R14C20D.F1 R00/D01/SLICE_35
ROUTE        12     2.497     R14C20D.F1 to    R18C20A.LSR R00/D01/un1_sdiv77_7_i_0_0_RNIVB952 (to R00/sclk)
                  --------
                   15.265   (23.4% logic, 76.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20D.CLK R00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20A.CLK R00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R00/D01/sdiv[14]  (from R00/sclk +)
   Destination:    FF         Data in        R00/D01/sdiv[0]  (to R00/sclk +)

   Delay:              15.265ns  (23.4% logic, 76.6% route), 8 logic levels.

 Constraint Details:

     15.265ns physical path delay R00/D01/SLICE_5 to R00/D01/SLICE_0 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 465.256ns

 Physical Path Details:

      Data path R00/D01/SLICE_5 to R00/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20D.CLK to     R18C20D.Q1 R00/D01/SLICE_5 (from R00/sclk)
ROUTE         4     2.976     R18C20D.Q1 to     R17C40A.A1 R00/D01/sdiv[14]
CTOF_DEL    ---     0.452     R17C40A.A1 to     R17C40A.F1 SLICE_42
ROUTE         2     2.020     R17C40A.F1 to     R17C21C.C0 R00/D01/N_127
CTOF_DEL    ---     0.452     R17C21C.C0 to     R17C21C.F0 R00/D01/SLICE_28
ROUTE         1     0.541     R17C21C.F0 to     R16C21A.D0 R00/D01/N_115
CTOF_DEL    ---     0.452     R16C21A.D0 to     R16C21A.F0 R00/D01/SLICE_26
ROUTE         1     0.954     R16C21A.F0 to     R15C20A.C0 R00/D01/un1_oscout_0_sqmuxa_1_i_0_o2_1_2
CTOF_DEL    ---     0.452     R15C20A.C0 to     R15C20A.F0 R00/D01/SLICE_22
ROUTE         1     0.579     R15C20A.F0 to     R15C20C.A0 R00/D01/un1_oscout_0_sqmuxa_1_i_0_o2_1_3
CTOF_DEL    ---     0.452     R15C20C.A0 to     R15C20C.F0 R00/D01/SLICE_21
ROUTE         2     0.881     R15C20C.F0 to     R16C20A.A0 R00/D01/N_1
CTOF_DEL    ---     0.452     R16C20A.A0 to     R16C20A.F0 R00/D01/SLICE_20
ROUTE         1     1.244     R16C20A.F0 to     R14C20D.B1 R00/D01/N_8
CTOF_DEL    ---     0.452     R14C20D.B1 to     R14C20D.F1 R00/D01/SLICE_35
ROUTE        12     2.497     R14C20D.F1 to    R18C19A.LSR R00/D01/un1_sdiv77_7_i_0_0_RNIVB952 (to R00/sclk)
                  --------
                   15.265   (23.4% logic, 76.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20D.CLK R00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C19A.CLK R00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R00/D01/sdiv[14]  (from R00/sclk +)
   Destination:    FF         Data in        R00/D01/sdiv[20]  (to R00/sclk +)
                   FF                        R00/D01/sdiv[19]

   Delay:              15.265ns  (23.4% logic, 76.6% route), 8 logic levels.

 Constraint Details:

     15.265ns physical path delay R00/D01/SLICE_5 to R00/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 480.521ns) by 465.256ns

 Physical Path Details:

      Data path R00/D01/SLICE_5 to R00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C20D.CLK to     R18C20D.Q1 R00/D01/SLICE_5 (from R00/sclk)
ROUTE         4     2.976     R18C20D.Q1 to     R17C40A.A1 R00/D01/sdiv[14]
CTOF_DEL    ---     0.452     R17C40A.A1 to     R17C40A.F1 SLICE_42
ROUTE         2     2.020     R17C40A.F1 to     R17C21C.C0 R00/D01/N_127
CTOF_DEL    ---     0.452     R17C21C.C0 to     R17C21C.F0 R00/D01/SLICE_28
ROUTE         1     0.541     R17C21C.F0 to     R16C21A.D0 R00/D01/N_115
CTOF_DEL    ---     0.452     R16C21A.D0 to     R16C21A.F0 R00/D01/SLICE_26
ROUTE         1     0.954     R16C21A.F0 to     R15C20A.C0 R00/D01/un1_oscout_0_sqmuxa_1_i_0_o2_1_2
CTOF_DEL    ---     0.452     R15C20A.C0 to     R15C20A.F0 R00/D01/SLICE_22
ROUTE         1     0.579     R15C20A.F0 to     R15C20C.A0 R00/D01/un1_oscout_0_sqmuxa_1_i_0_o2_1_3
CTOF_DEL    ---     0.452     R15C20C.A0 to     R15C20C.F0 R00/D01/SLICE_21
ROUTE         2     0.881     R15C20C.F0 to     R16C20A.A0 R00/D01/N_1
CTOF_DEL    ---     0.452     R16C20A.A0 to     R16C20A.F0 R00/D01/SLICE_20
ROUTE         1     1.244     R16C20A.F0 to     R14C20D.B1 R00/D01/N_8
CTOF_DEL    ---     0.452     R14C20D.B1 to     R14C20D.F1 R00/D01/SLICE_35
ROUTE        12     2.497     R14C20D.F1 to    R18C21C.LSR R00/D01/un1_sdiv77_7_i_0_0_RNIVB952 (to R00/sclk)
                  --------
                   15.265   (23.4% logic, 76.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C20D.CLK R00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R18C21C.CLK R00/sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

Report:   64.462MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "R00/sclk" 2.080000 MHz ; |    2.080 MHz|   64.462 MHz|   8  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk00_c   Source: R00/D01/SLICE_12.Q0   Loads: 11
   No transfer within this clock domain is found

Clock Domain: R00/sclk   Source: R00/D00/OSCinst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "R00/sclk" 2.080000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5220 paths, 1 nets, and 309 connections (85.60% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Mon Oct 07 09:19:40 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o rom00_rom0.twr -gui -msgset C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/rom00/promote.xml rom00_rom0.ncd rom00_rom0.prf 
Design file:     rom00_rom0.ncd
Preference file: rom00_rom0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "R00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "R00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R00/D01/sdiv[10]  (from R00/sclk +)
   Destination:    FF         Data in        R00/D01/sdiv[10]  (to R00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay R00/D01/SLICE_7 to R00/D01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path R00/D01/SLICE_7 to R00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20B.CLK to     R18C20B.Q1 R00/D01/SLICE_7 (from R00/sclk)
ROUTE         2     0.132     R18C20B.Q1 to     R18C20B.A1 R00/D01/sdiv[10]
CTOF_DEL    ---     0.101     R18C20B.A1 to     R18C20B.F1 R00/D01/SLICE_7
ROUTE         1     0.000     R18C20B.F1 to    R18C20B.DI1 R00/D01/un1_sdiv[11] (to R00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C20B.CLK R00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C20B.CLK R00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R00/D01/sdiv[8]  (from R00/sclk +)
   Destination:    FF         Data in        R00/D01/sdiv[8]  (to R00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay R00/D01/SLICE_8 to R00/D01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path R00/D01/SLICE_8 to R00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20A.CLK to     R18C20A.Q1 R00/D01/SLICE_8 (from R00/sclk)
ROUTE         2     0.132     R18C20A.Q1 to     R18C20A.A1 R00/D01/sdiv[8]
CTOF_DEL    ---     0.101     R18C20A.A1 to     R18C20A.F1 R00/D01/SLICE_8
ROUTE         1     0.000     R18C20A.F1 to    R18C20A.DI1 R00/D01/un1_sdiv[9] (to R00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C20A.CLK R00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C20A.CLK R00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R00/D01/sdiv[2]  (from R00/sclk +)
   Destination:    FF         Data in        R00/D01/sdiv[2]  (to R00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay R00/D01/SLICE_11 to R00/D01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path R00/D01/SLICE_11 to R00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19B.CLK to     R18C19B.Q1 R00/D01/SLICE_11 (from R00/sclk)
ROUTE         2     0.132     R18C19B.Q1 to     R18C19B.A1 R00/D01/sdiv[2]
CTOF_DEL    ---     0.101     R18C19B.A1 to     R18C19B.F1 R00/D01/SLICE_11
ROUTE         1     0.000     R18C19B.F1 to    R18C19B.DI1 R00/D01/un1_sdiv[3] (to R00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C19B.CLK R00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C19B.CLK R00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R00/D01/sdiv[3]  (from R00/sclk +)
   Destination:    FF         Data in        R00/D01/sdiv[3]  (to R00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay R00/D01/SLICE_10 to R00/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path R00/D01/SLICE_10 to R00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19C.CLK to     R18C19C.Q0 R00/D01/SLICE_10 (from R00/sclk)
ROUTE         2     0.132     R18C19C.Q0 to     R18C19C.A0 R00/D01/sdiv[3]
CTOF_DEL    ---     0.101     R18C19C.A0 to     R18C19C.F0 R00/D01/SLICE_10
ROUTE         1     0.000     R18C19C.F0 to    R18C19C.DI0 R00/D01/un1_sdiv[4] (to R00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C19C.CLK R00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C19C.CLK R00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R00/D01/sdiv[11]  (from R00/sclk +)
   Destination:    FF         Data in        R00/D01/sdiv[11]  (to R00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay R00/D01/SLICE_6 to R00/D01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path R00/D01/SLICE_6 to R00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20C.CLK to     R18C20C.Q0 R00/D01/SLICE_6 (from R00/sclk)
ROUTE         4     0.132     R18C20C.Q0 to     R18C20C.A0 R00/D01/sdiv[11]
CTOF_DEL    ---     0.101     R18C20C.A0 to     R18C20C.F0 R00/D01/SLICE_6
ROUTE         1     0.000     R18C20C.F0 to    R18C20C.DI0 R00/D01/un1_sdiv[12] (to R00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C20C.CLK R00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C20C.CLK R00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R00/D01/sdiv[5]  (from R00/sclk +)
   Destination:    FF         Data in        R00/D01/sdiv[5]  (to R00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay R00/D01/SLICE_9 to R00/D01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path R00/D01/SLICE_9 to R00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C19D.CLK to     R18C19D.Q0 R00/D01/SLICE_9 (from R00/sclk)
ROUTE         2     0.132     R18C19D.Q0 to     R18C19D.A0 R00/D01/sdiv[5]
CTOF_DEL    ---     0.101     R18C19D.A0 to     R18C19D.F0 R00/D01/SLICE_9
ROUTE         1     0.000     R18C19D.F0 to    R18C19D.DI0 R00/D01/un1_sdiv[6] (to R00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C19D.CLK R00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C19D.CLK R00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R00/D01/sdiv[9]  (from R00/sclk +)
   Destination:    FF         Data in        R00/D01/sdiv[9]  (to R00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay R00/D01/SLICE_7 to R00/D01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path R00/D01/SLICE_7 to R00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20B.CLK to     R18C20B.Q0 R00/D01/SLICE_7 (from R00/sclk)
ROUTE         2     0.132     R18C20B.Q0 to     R18C20B.A0 R00/D01/sdiv[9]
CTOF_DEL    ---     0.101     R18C20B.A0 to     R18C20B.F0 R00/D01/SLICE_7
ROUTE         1     0.000     R18C20B.F0 to    R18C20B.DI0 R00/D01/un1_sdiv[10] (to R00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C20B.CLK R00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C20B.CLK R00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R00/D01/sdiv[22]  (from R00/sclk +)
   Destination:    FF         Data in        R00/D01/sdiv[22]  (to R00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay R00/D01/SLICE_1 to R00/D01/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path R00/D01/SLICE_1 to R00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C21D.CLK to     R18C21D.Q1 R00/D01/SLICE_1 (from R00/sclk)
ROUTE         6     0.132     R18C21D.Q1 to     R18C21D.A1 R00/D01/sdiv[22]
CTOF_DEL    ---     0.101     R18C21D.A1 to     R18C21D.F1 R00/D01/SLICE_1
ROUTE         1     0.000     R18C21D.F1 to    R18C21D.DI1 R00/D01/un1_sdiv[23] (to R00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C21D.CLK R00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C21D.CLK R00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R00/D01/sdiv[12]  (from R00/sclk +)
   Destination:    FF         Data in        R00/D01/sdiv[12]  (to R00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay R00/D01/SLICE_6 to R00/D01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path R00/D01/SLICE_6 to R00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20C.CLK to     R18C20C.Q1 R00/D01/SLICE_6 (from R00/sclk)
ROUTE         4     0.132     R18C20C.Q1 to     R18C20C.A1 R00/D01/sdiv[12]
CTOF_DEL    ---     0.101     R18C20C.A1 to     R18C20C.F1 R00/D01/SLICE_6
ROUTE         1     0.000     R18C20C.F1 to    R18C20C.DI1 R00/D01/un1_sdiv[13] (to R00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C20C.CLK R00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R18C20C.CLK R00/sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R00/D01/oscout  (from R00/sclk +)
   Destination:    FF         Data in        R00/D01/oscout  (to R00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay R00/D01/SLICE_12 to R00/D01/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path R00/D01/SLICE_12 to R00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C20B.CLK to     R21C20B.Q0 R00/D01/SLICE_12 (from R00/sclk)
ROUTE        11     0.132     R21C20B.Q0 to     R21C20B.A0 clk00_c
CTOF_DEL    ---     0.101     R21C20B.A0 to     R21C20B.F0 R00/D01/SLICE_12
ROUTE         1     0.000     R21C20B.F0 to    R21C20B.DI0 R00/D01/oscout_0 (to R00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C20B.CLK R00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path R00/D00/OSCinst0 to R00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C20B.CLK R00/sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "R00/sclk" 2.080000 MHz ; |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk00_c   Source: R00/D01/SLICE_12.Q0   Loads: 11
   No transfer within this clock domain is found

Clock Domain: R00/sclk   Source: R00/D00/OSCinst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "R00/sclk" 2.080000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5220 paths, 1 nets, and 309 connections (85.60% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
