#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Jun  5 19:34:25 2022
# Process ID: 514274
# Current directory: /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.runs/impl_1
# Command line: vivado -log Task_2_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Task_2_design_wrapper.tcl -notrace
# Log file: /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.runs/impl_1/Task_2_design_wrapper.vdi
# Journal file: /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.runs/impl_1/vivado.jou
# Running On: fedora, OS: Linux, CPU Frequency: 3800.000 MHz, CPU Physical cores: 16, Host memory: 33643 MB
#-----------------------------------------------------------
source Task_2_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top Task_2_design_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_axi_gpio_0_2/Task_2_design_axi_gpio_0_2.dcp' for cell 'Task_2_design_i/AXI_GPIO_BTN'
INFO: [Project 1-454] Reading design checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_axi_gpio_0_3/Task_2_design_axi_gpio_0_3.dcp' for cell 'Task_2_design_i/AXI_GPIO_LEDS'
INFO: [Project 1-454] Reading design checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_axi_timer_0_0/Task_2_design_axi_timer_0_0.dcp' for cell 'Task_2_design_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_processing_system7_0_0/Task_2_design_processing_system7_0_0.dcp' for cell 'Task_2_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_rst_ps7_0_100M_0/Task_2_design_rst_ps7_0_100M_0.dcp' for cell 'Task_2_design_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_sync_0_1/Task_2_design_sync_0_1.dcp' for cell 'Task_2_design_i/sync_button'
INFO: [Project 1-454] Reading design checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_sync_0_0/Task_2_design_sync_0_0.dcp' for cell 'Task_2_design_i/synch_reset'
INFO: [Project 1-454] Reading design checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_xbar_0/Task_2_design_xbar_0.dcp' for cell 'Task_2_design_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_auto_pc_0/Task_2_design_auto_pc_0.dcp' for cell 'Task_2_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2981.312 ; gain = 0.000 ; free physical = 10292 ; free virtual = 30501
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_processing_system7_0_0/Task_2_design_processing_system7_0_0.xdc] for cell 'Task_2_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_processing_system7_0_0/Task_2_design_processing_system7_0_0.xdc] for cell 'Task_2_design_i/processing_system7_0/inst'
Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_rst_ps7_0_100M_0/Task_2_design_rst_ps7_0_100M_0_board.xdc] for cell 'Task_2_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_rst_ps7_0_100M_0/Task_2_design_rst_ps7_0_100M_0_board.xdc] for cell 'Task_2_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_rst_ps7_0_100M_0/Task_2_design_rst_ps7_0_100M_0.xdc] for cell 'Task_2_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_rst_ps7_0_100M_0/Task_2_design_rst_ps7_0_100M_0.xdc] for cell 'Task_2_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_axi_gpio_0_2/Task_2_design_axi_gpio_0_2_board.xdc] for cell 'Task_2_design_i/AXI_GPIO_BTN/U0'
Finished Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_axi_gpio_0_2/Task_2_design_axi_gpio_0_2_board.xdc] for cell 'Task_2_design_i/AXI_GPIO_BTN/U0'
Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_axi_gpio_0_2/Task_2_design_axi_gpio_0_2.xdc] for cell 'Task_2_design_i/AXI_GPIO_BTN/U0'
Finished Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_axi_gpio_0_2/Task_2_design_axi_gpio_0_2.xdc] for cell 'Task_2_design_i/AXI_GPIO_BTN/U0'
Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_axi_timer_0_0/Task_2_design_axi_timer_0_0.xdc] for cell 'Task_2_design_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_axi_timer_0_0/Task_2_design_axi_timer_0_0.xdc] for cell 'Task_2_design_i/axi_timer_0/U0'
Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_axi_gpio_0_3/Task_2_design_axi_gpio_0_3_board.xdc] for cell 'Task_2_design_i/AXI_GPIO_LEDS/U0'
Finished Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_axi_gpio_0_3/Task_2_design_axi_gpio_0_3_board.xdc] for cell 'Task_2_design_i/AXI_GPIO_LEDS/U0'
Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_axi_gpio_0_3/Task_2_design_axi_gpio_0_3.xdc] for cell 'Task_2_design_i/AXI_GPIO_LEDS/U0'
Finished Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.gen/sources_1/bd/Task_2_design/ip/Task_2_design_axi_gpio_0_3/Task_2_design_axi_gpio_0_3.xdc] for cell 'Task_2_design_i/AXI_GPIO_LEDS/U0'
Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.srcs/constrs_1/imports/digilent-xdc-master/Zedboard-Master.xdc]
Finished Parsing XDC File [/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.srcs/constrs_1/imports/digilent-xdc-master/Zedboard-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.355 ; gain = 0.000 ; free physical = 10166 ; free virtual = 30375
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3069.355 ; gain = 88.043 ; free physical = 10166 ; free virtual = 30375
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3069.355 ; gain = 0.000 ; free physical = 10151 ; free virtual = 30363

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17782e48f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3069.355 ; gain = 0.000 ; free physical = 9790 ; free virtual = 30000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153176d0b

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3207.312 ; gain = 0.000 ; free physical = 9543 ; free virtual = 29753
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 41 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153176d0b

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3207.312 ; gain = 0.000 ; free physical = 9543 ; free virtual = 29753
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 192e62203

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3207.312 ; gain = 0.000 ; free physical = 9543 ; free virtual = 29753
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 109 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 192e62203

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3239.328 ; gain = 32.016 ; free physical = 9543 ; free virtual = 29753
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 192e62203

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3239.328 ; gain = 32.016 ; free physical = 9543 ; free virtual = 29753
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ec731c11

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3239.328 ; gain = 32.016 ; free physical = 9543 ; free virtual = 29753
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              41  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |             109  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3239.328 ; gain = 0.000 ; free physical = 9543 ; free virtual = 29753
Ending Logic Optimization Task | Checksum: 1179ff300

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3239.328 ; gain = 32.016 ; free physical = 9543 ; free virtual = 29753

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1179ff300

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3239.328 ; gain = 0.000 ; free physical = 9543 ; free virtual = 29753

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1179ff300

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3239.328 ; gain = 0.000 ; free physical = 9543 ; free virtual = 29753

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3239.328 ; gain = 0.000 ; free physical = 9543 ; free virtual = 29753
Ending Netlist Obfuscation Task | Checksum: 1179ff300

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3239.328 ; gain = 0.000 ; free physical = 9543 ; free virtual = 29753
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3239.328 ; gain = 169.973 ; free physical = 9543 ; free virtual = 29753
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3287.352 ; gain = 40.020 ; free physical = 9532 ; free virtual = 29744
INFO: [Common 17-1381] The checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.runs/impl_1/Task_2_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Task_2_design_wrapper_drc_opted.rpt -pb Task_2_design_wrapper_drc_opted.pb -rpx Task_2_design_wrapper_drc_opted.rpx
Command: report_drc -file Task_2_design_wrapper_drc_opted.rpt -pb Task_2_design_wrapper_drc_opted.pb -rpx Task_2_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.runs/impl_1/Task_2_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9465 ; free virtual = 29677
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7764568c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9465 ; free virtual = 29677
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9465 ; free virtual = 29677

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ef36718f

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9494 ; free virtual = 29706

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18db433d0

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9509 ; free virtual = 29721

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18db433d0

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9509 ; free virtual = 29721
Phase 1 Placer Initialization | Checksum: 18db433d0

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9509 ; free virtual = 29721

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1dc8b299f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9482 ; free virtual = 29694

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ba28b68e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9491 ; free virtual = 29703

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ba28b68e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9491 ; free virtual = 29703

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 37 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 13 nets or LUTs. Breaked 0 LUT, combined 13 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9473 ; free virtual = 29685

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             13  |                    13  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             13  |                    13  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1672e2227

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9474 ; free virtual = 29686
Phase 2.4 Global Placement Core | Checksum: 11fb035cc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9473 ; free virtual = 29685
Phase 2 Global Placement | Checksum: 11fb035cc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9473 ; free virtual = 29685

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14d872d30

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9474 ; free virtual = 29686

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ab5186c5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9472 ; free virtual = 29684

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14da1342b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9472 ; free virtual = 29684

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c4706713

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9472 ; free virtual = 29684

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c428d2e5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9450 ; free virtual = 29662

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19e54c4c8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9450 ; free virtual = 29662

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1294bf7b0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9450 ; free virtual = 29662
Phase 3 Detail Placement | Checksum: 1294bf7b0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9450 ; free virtual = 29662

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15c54dc8e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.509 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 14ec86417

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9449 ; free virtual = 29661
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 150e7d0b7

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9449 ; free virtual = 29661
Phase 4.1.1.1 BUFG Insertion | Checksum: 15c54dc8e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9449 ; free virtual = 29661

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.509. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 185de9434

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9449 ; free virtual = 29661

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9449 ; free virtual = 29661
Phase 4.1 Post Commit Optimization | Checksum: 185de9434

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9449 ; free virtual = 29661

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 185de9434

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9450 ; free virtual = 29662

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 185de9434

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9450 ; free virtual = 29662
Phase 4.3 Placer Reporting | Checksum: 185de9434

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9450 ; free virtual = 29662

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9450 ; free virtual = 29662

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9450 ; free virtual = 29662
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20574c0a4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9450 ; free virtual = 29662
Ending Placer Task | Checksum: 1304260b3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9450 ; free virtual = 29662
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9467 ; free virtual = 29683
INFO: [Common 17-1381] The checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.runs/impl_1/Task_2_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Task_2_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9455 ; free virtual = 29668
INFO: [runtcl-4] Executing : report_utilization -file Task_2_design_wrapper_utilization_placed.rpt -pb Task_2_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Task_2_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9464 ; free virtual = 29678
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3433.883 ; gain = 0.000 ; free physical = 9427 ; free virtual = 29645
INFO: [Common 17-1381] The checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.runs/impl_1/Task_2_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: adc814eb ConstDB: 0 ShapeSum: 827a4bc8 RouteDB: 0
Post Restoration Checksum: NetGraph: 5eda3956 NumContArr: bfbf441b Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 11e997d71

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3445.652 ; gain = 11.770 ; free physical = 9333 ; free virtual = 29550

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 11e997d71

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3468.648 ; gain = 34.766 ; free physical = 9299 ; free virtual = 29516

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11e997d71

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3468.648 ; gain = 34.766 ; free physical = 9299 ; free virtual = 29516
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 10cb3eea9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3499.531 ; gain = 65.648 ; free physical = 9287 ; free virtual = 29504
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.618  | TNS=0.000  | WHS=-0.187 | THS=-22.785|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1880
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1880
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 11b2bee7f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3499.531 ; gain = 65.648 ; free physical = 9282 ; free virtual = 29499

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 11b2bee7f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3499.531 ; gain = 65.648 ; free physical = 9282 ; free virtual = 29499
Phase 3 Initial Routing | Checksum: c1e27b9a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3499.531 ; gain = 65.648 ; free physical = 9284 ; free virtual = 29501

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.410  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2716aaf4c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3499.531 ; gain = 65.648 ; free physical = 9283 ; free virtual = 29500

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.410  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 23b4d4265

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3499.531 ; gain = 65.648 ; free physical = 9283 ; free virtual = 29500
Phase 4 Rip-up And Reroute | Checksum: 23b4d4265

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3499.531 ; gain = 65.648 ; free physical = 9283 ; free virtual = 29500

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 23b4d4265

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3499.531 ; gain = 65.648 ; free physical = 9283 ; free virtual = 29500

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23b4d4265

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3499.531 ; gain = 65.648 ; free physical = 9283 ; free virtual = 29500
Phase 5 Delay and Skew Optimization | Checksum: 23b4d4265

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3499.531 ; gain = 65.648 ; free physical = 9283 ; free virtual = 29500

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27cac27b5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3499.531 ; gain = 65.648 ; free physical = 9283 ; free virtual = 29500
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.410  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2540894e9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3499.531 ; gain = 65.648 ; free physical = 9283 ; free virtual = 29500
Phase 6 Post Hold Fix | Checksum: 2540894e9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3499.531 ; gain = 65.648 ; free physical = 9283 ; free virtual = 29500

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.439836 %
  Global Horizontal Routing Utilization  = 0.401792 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2192e0b23

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3499.531 ; gain = 65.648 ; free physical = 9283 ; free virtual = 29500

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2192e0b23

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3499.531 ; gain = 65.648 ; free physical = 9282 ; free virtual = 29499

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b98797b6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3515.539 ; gain = 81.656 ; free physical = 9282 ; free virtual = 29499

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.410  | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b98797b6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3515.539 ; gain = 81.656 ; free physical = 9282 ; free virtual = 29499
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3515.539 ; gain = 81.656 ; free physical = 9322 ; free virtual = 29539

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3515.539 ; gain = 81.656 ; free physical = 9322 ; free virtual = 29539
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3515.539 ; gain = 0.000 ; free physical = 9307 ; free virtual = 29529
INFO: [Common 17-1381] The checkpoint '/home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.runs/impl_1/Task_2_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Task_2_design_wrapper_drc_routed.rpt -pb Task_2_design_wrapper_drc_routed.pb -rpx Task_2_design_wrapper_drc_routed.rpx
Command: report_drc -file Task_2_design_wrapper_drc_routed.rpt -pb Task_2_design_wrapper_drc_routed.pb -rpx Task_2_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.runs/impl_1/Task_2_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Task_2_design_wrapper_methodology_drc_routed.rpt -pb Task_2_design_wrapper_methodology_drc_routed.pb -rpx Task_2_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Task_2_design_wrapper_methodology_drc_routed.rpt -pb Task_2_design_wrapper_methodology_drc_routed.pb -rpx Task_2_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/christophlehr/TUWien/studium/es_fpga/VU_ES_FPGA/Zynq/vivado_workspace/Task_2/Task_2.runs/impl_1/Task_2_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Task_2_design_wrapper_power_routed.rpt -pb Task_2_design_wrapper_power_summary_routed.pb -rpx Task_2_design_wrapper_power_routed.rpx
Command: report_power -file Task_2_design_wrapper_power_routed.rpt -pb Task_2_design_wrapper_power_summary_routed.pb -rpx Task_2_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Task_2_design_wrapper_route_status.rpt -pb Task_2_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Task_2_design_wrapper_timing_summary_routed.rpt -pb Task_2_design_wrapper_timing_summary_routed.pb -rpx Task_2_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Task_2_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Task_2_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Task_2_design_wrapper_bus_skew_routed.rpt -pb Task_2_design_wrapper_bus_skew_routed.pb -rpx Task_2_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force Task_2_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Task_2_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 3851.270 ; gain = 243.035 ; free physical = 9266 ; free virtual = 29491
INFO: [Common 17-206] Exiting Vivado at Sun Jun  5 19:35:18 2022...
