#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
S_0x55d57bf8d8b0 .scope module, "carry_ripple_adder_tb" "carry_ripple_adder_tb" 2 7;
 .timescale -9 -12;
P_0x55d57bf89ec0 .param/l "CRA_BIT_NUMB" 1 2 9, +C4<00000000000000000000000000000100>;
v0x55d57bfb54f0_0 .var "a_tb", 3 0;
v0x55d57bfb55d0_0 .var "b_tb", 3 0;
v0x55d57bfb56a0_0 .var "carry_in_tb", 0 0;
v0x55d57bfb57a0_0 .net "carry_tb", 0 0, L_0x55d57bfb7ed0;  1 drivers
v0x55d57bfb5870_0 .net "sum_tb", 3 0, L_0x55d57bfb7c50;  1 drivers
S_0x55d57bf79190 .scope module, "dut" "carry_ripple_adder" 2 19, 3 1 0, S_0x55d57bf8d8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a_i";
    .port_info 1 /INPUT 4 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 4 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
P_0x55d57bf775c0 .param/l "CRA_BIT_NUMB" 0 3 2, +C4<00000000000000000000000000000100>;
L_0x55d57bfb7be0 .functor BUFZ 1, v0x55d57bfb56a0_0, C4<0>, C4<0>, C4<0>;
v0x55d57bfb4e40_0 .net *"_ivl_33", 0 0, L_0x55d57bfb7be0;  1 drivers
v0x55d57bfb4f20_0 .net "a_i", 3 0, v0x55d57bfb54f0_0;  1 drivers
v0x55d57bfb5000_0 .net "b_i", 3 0, v0x55d57bfb55d0_0;  1 drivers
v0x55d57bfb50c0_0 .net "carry", 4 0, L_0x55d57bfb7cf0;  1 drivers
v0x55d57bfb51a0_0 .net "carry_i", 0 0, v0x55d57bfb56a0_0;  1 drivers
v0x55d57bfb52b0_0 .net "carry_o", 0 0, L_0x55d57bfb7ed0;  alias, 1 drivers
v0x55d57bfb5370_0 .net "sum_o", 3 0, L_0x55d57bfb7c50;  alias, 1 drivers
L_0x55d57bfb5e10 .part v0x55d57bfb54f0_0, 0, 1;
L_0x55d57bfb5f60 .part v0x55d57bfb55d0_0, 0, 1;
L_0x55d57bfb6090 .part L_0x55d57bfb7cf0, 0, 1;
L_0x55d57bfb6680 .part v0x55d57bfb54f0_0, 1, 1;
L_0x55d57bfb67b0 .part v0x55d57bfb55d0_0, 1, 1;
L_0x55d57bfb68e0 .part L_0x55d57bfb7cf0, 1, 1;
L_0x55d57bfb6ec0 .part v0x55d57bfb54f0_0, 2, 1;
L_0x55d57bfb7080 .part v0x55d57bfb55d0_0, 2, 1;
L_0x55d57bfb7290 .part L_0x55d57bfb7cf0, 2, 1;
L_0x55d57bfb7760 .part v0x55d57bfb54f0_0, 3, 1;
L_0x55d57bfb78f0 .part v0x55d57bfb55d0_0, 3, 1;
L_0x55d57bfb7a20 .part L_0x55d57bfb7cf0, 3, 1;
L_0x55d57bfb7c50 .concat8 [ 1 1 1 1], L_0x55d57bfb5b30, L_0x55d57bfb6380, L_0x55d57bfb6bc0, L_0x55d57bfb7500;
LS_0x55d57bfb7cf0_0_0 .concat8 [ 1 1 1 1], L_0x55d57bfb7be0, L_0x55d57bfb5d80, L_0x55d57bfb65f0, L_0x55d57bfb6e30;
LS_0x55d57bfb7cf0_0_4 .concat8 [ 1 0 0 0], L_0x55d57bfb76d0;
L_0x55d57bfb7cf0 .concat8 [ 4 1 0 0], LS_0x55d57bfb7cf0_0_0, LS_0x55d57bfb7cf0_0_4;
L_0x55d57bfb7ed0 .part L_0x55d57bfb7cf0, 4, 1;
S_0x55d57bf7a620 .scope generate, "adder_stage[0]" "adder_stage[0]" 3 19, 3 19 0, S_0x55d57bf79190;
 .timescale -9 -12;
P_0x55d57bf7a280 .param/l "i" 1 3 19, +C4<00>;
S_0x55d57bf7b070 .scope module, "fa" "full_adder" 3 20, 4 1 0, S_0x55d57bf7a620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x55d57bfb5d80 .functor OR 1, L_0x55d57bfb5a70, L_0x55d57bfb5ca0, C4<0>, C4<0>;
v0x55d57bfb0000_0 .net "a_i", 0 0, L_0x55d57bfb5e10;  1 drivers
v0x55d57bfb00c0_0 .net "b_i", 0 0, L_0x55d57bfb5f60;  1 drivers
v0x55d57bfb0190_0 .net "carry_ha_0", 0 0, L_0x55d57bfb5a70;  1 drivers
v0x55d57bfb0290_0 .net "carry_ha_1", 0 0, L_0x55d57bfb5ca0;  1 drivers
v0x55d57bfb0360_0 .net "carry_i", 0 0, L_0x55d57bfb6090;  1 drivers
v0x55d57bfb0450_0 .net "carry_o", 0 0, L_0x55d57bfb5d80;  1 drivers
v0x55d57bfb04f0_0 .net "sum_ab", 0 0, L_0x55d57bfb5960;  1 drivers
v0x55d57bfb05e0_0 .net "sum_o", 0 0, L_0x55d57bfb5b30;  1 drivers
S_0x55d57bf89bc0 .scope module, "ha0" "half_adder" 4 17, 5 2 0, S_0x55d57bf7b070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55d57bfb5960 .functor XOR 1, L_0x55d57bfb5e10, L_0x55d57bfb5f60, C4<0>, C4<0>;
L_0x55d57bfb5a70 .functor AND 1, L_0x55d57bfb5e10, L_0x55d57bfb5f60, C4<1>, C4<1>;
v0x55d57bf7ac10_0 .net "a_i", 0 0, L_0x55d57bfb5e10;  alias, 1 drivers
v0x55d57bf78440_0 .net "b_i", 0 0, L_0x55d57bfb5f60;  alias, 1 drivers
v0x55d57bf8b1e0_0 .net "carry_o", 0 0, L_0x55d57bfb5a70;  alias, 1 drivers
v0x55d57bf7a7b0_0 .net "sum_o", 0 0, L_0x55d57bfb5960;  alias, 1 drivers
S_0x55d57bf8b050 .scope module, "ha1" "half_adder" 4 25, 5 2 0, S_0x55d57bf7b070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55d57bfb5b30 .functor XOR 1, L_0x55d57bfb5960, L_0x55d57bfb6090, C4<0>, C4<0>;
L_0x55d57bfb5ca0 .functor AND 1, L_0x55d57bfb5960, L_0x55d57bfb6090, C4<1>, C4<1>;
v0x55d57bf77fb0_0 .net "a_i", 0 0, L_0x55d57bfb5960;  alias, 1 drivers
v0x55d57bfafd20_0 .net "b_i", 0 0, L_0x55d57bfb6090;  alias, 1 drivers
v0x55d57bfafdc0_0 .net "carry_o", 0 0, L_0x55d57bfb5ca0;  alias, 1 drivers
v0x55d57bfafe90_0 .net "sum_o", 0 0, L_0x55d57bfb5b30;  alias, 1 drivers
S_0x55d57bf8baa0 .scope generate, "adder_stage[1]" "adder_stage[1]" 3 19, 3 19 0, S_0x55d57bf79190;
 .timescale -9 -12;
P_0x55d57bfb0720 .param/l "i" 1 3 19, +C4<01>;
S_0x55d57bf8c390 .scope module, "fa" "full_adder" 3 20, 4 1 0, S_0x55d57bf8baa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x55d57bfb65f0 .functor OR 1, L_0x55d57bfb62a0, L_0x55d57bfb6510, C4<0>, C4<0>;
v0x55d57bfb15c0_0 .net "a_i", 0 0, L_0x55d57bfb6680;  1 drivers
v0x55d57bfb1680_0 .net "b_i", 0 0, L_0x55d57bfb67b0;  1 drivers
v0x55d57bfb1750_0 .net "carry_ha_0", 0 0, L_0x55d57bfb62a0;  1 drivers
v0x55d57bfb1850_0 .net "carry_ha_1", 0 0, L_0x55d57bfb6510;  1 drivers
v0x55d57bfb1920_0 .net "carry_i", 0 0, L_0x55d57bfb68e0;  1 drivers
v0x55d57bfb1a10_0 .net "carry_o", 0 0, L_0x55d57bfb65f0;  1 drivers
v0x55d57bfb1ab0_0 .net "sum_ab", 0 0, L_0x55d57bfb61c0;  1 drivers
v0x55d57bfb1ba0_0 .net "sum_o", 0 0, L_0x55d57bfb6380;  1 drivers
S_0x55d57bfb08e0 .scope module, "ha0" "half_adder" 4 17, 5 2 0, S_0x55d57bf8c390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55d57bfb61c0 .functor XOR 1, L_0x55d57bfb6680, L_0x55d57bfb67b0, C4<0>, C4<0>;
L_0x55d57bfb62a0 .functor AND 1, L_0x55d57bfb6680, L_0x55d57bfb67b0, C4<1>, C4<1>;
v0x55d57bfb0ba0_0 .net "a_i", 0 0, L_0x55d57bfb6680;  alias, 1 drivers
v0x55d57bfb0c80_0 .net "b_i", 0 0, L_0x55d57bfb67b0;  alias, 1 drivers
v0x55d57bfb0d40_0 .net "carry_o", 0 0, L_0x55d57bfb62a0;  alias, 1 drivers
v0x55d57bfb0e10_0 .net "sum_o", 0 0, L_0x55d57bfb61c0;  alias, 1 drivers
S_0x55d57bfb0f80 .scope module, "ha1" "half_adder" 4 25, 5 2 0, S_0x55d57bf8c390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55d57bfb6380 .functor XOR 1, L_0x55d57bfb61c0, L_0x55d57bfb68e0, C4<0>, C4<0>;
L_0x55d57bfb6510 .functor AND 1, L_0x55d57bfb61c0, L_0x55d57bfb68e0, C4<1>, C4<1>;
v0x55d57bfb1210_0 .net "a_i", 0 0, L_0x55d57bfb61c0;  alias, 1 drivers
v0x55d57bfb12e0_0 .net "b_i", 0 0, L_0x55d57bfb68e0;  alias, 1 drivers
v0x55d57bfb1380_0 .net "carry_o", 0 0, L_0x55d57bfb6510;  alias, 1 drivers
v0x55d57bfb1450_0 .net "sum_o", 0 0, L_0x55d57bfb6380;  alias, 1 drivers
S_0x55d57bfb1c70 .scope generate, "adder_stage[2]" "adder_stage[2]" 3 19, 3 19 0, S_0x55d57bf79190;
 .timescale -9 -12;
P_0x55d57bfb1e50 .param/l "i" 1 3 19, +C4<010>;
S_0x55d57bfb1f10 .scope module, "fa" "full_adder" 3 20, 4 1 0, S_0x55d57bfb1c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x55d57bfb6e30 .functor OR 1, L_0x55d57bfb6ae0, L_0x55d57bfb6d50, C4<0>, C4<0>;
v0x55d57bfb2eb0_0 .net "a_i", 0 0, L_0x55d57bfb6ec0;  1 drivers
v0x55d57bfb2f70_0 .net "b_i", 0 0, L_0x55d57bfb7080;  1 drivers
v0x55d57bfb3040_0 .net "carry_ha_0", 0 0, L_0x55d57bfb6ae0;  1 drivers
v0x55d57bfb3140_0 .net "carry_ha_1", 0 0, L_0x55d57bfb6d50;  1 drivers
v0x55d57bfb3210_0 .net "carry_i", 0 0, L_0x55d57bfb7290;  1 drivers
v0x55d57bfb3300_0 .net "carry_o", 0 0, L_0x55d57bfb6e30;  1 drivers
v0x55d57bfb33a0_0 .net "sum_ab", 0 0, L_0x55d57bfb6a50;  1 drivers
v0x55d57bfb3490_0 .net "sum_o", 0 0, L_0x55d57bfb6bc0;  1 drivers
S_0x55d57bfb21d0 .scope module, "ha0" "half_adder" 4 17, 5 2 0, S_0x55d57bfb1f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55d57bfb6a50 .functor XOR 1, L_0x55d57bfb6ec0, L_0x55d57bfb7080, C4<0>, C4<0>;
L_0x55d57bfb6ae0 .functor AND 1, L_0x55d57bfb6ec0, L_0x55d57bfb7080, C4<1>, C4<1>;
v0x55d57bfb2490_0 .net "a_i", 0 0, L_0x55d57bfb6ec0;  alias, 1 drivers
v0x55d57bfb2570_0 .net "b_i", 0 0, L_0x55d57bfb7080;  alias, 1 drivers
v0x55d57bfb2630_0 .net "carry_o", 0 0, L_0x55d57bfb6ae0;  alias, 1 drivers
v0x55d57bfb2700_0 .net "sum_o", 0 0, L_0x55d57bfb6a50;  alias, 1 drivers
S_0x55d57bfb2870 .scope module, "ha1" "half_adder" 4 25, 5 2 0, S_0x55d57bfb1f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55d57bfb6bc0 .functor XOR 1, L_0x55d57bfb6a50, L_0x55d57bfb7290, C4<0>, C4<0>;
L_0x55d57bfb6d50 .functor AND 1, L_0x55d57bfb6a50, L_0x55d57bfb7290, C4<1>, C4<1>;
v0x55d57bfb2b00_0 .net "a_i", 0 0, L_0x55d57bfb6a50;  alias, 1 drivers
v0x55d57bfb2bd0_0 .net "b_i", 0 0, L_0x55d57bfb7290;  alias, 1 drivers
v0x55d57bfb2c70_0 .net "carry_o", 0 0, L_0x55d57bfb6d50;  alias, 1 drivers
v0x55d57bfb2d40_0 .net "sum_o", 0 0, L_0x55d57bfb6bc0;  alias, 1 drivers
S_0x55d57bfb3560 .scope generate, "adder_stage[3]" "adder_stage[3]" 3 19, 3 19 0, S_0x55d57bf79190;
 .timescale -9 -12;
P_0x55d57bfb3740 .param/l "i" 1 3 19, +C4<011>;
S_0x55d57bfb3820 .scope module, "fa" "full_adder" 3 20, 4 1 0, S_0x55d57bfb3560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x55d57bfb76d0 .functor OR 1, L_0x55d57bfb7470, L_0x55d57bfb7640, C4<0>, C4<0>;
v0x55d57bfb4790_0 .net "a_i", 0 0, L_0x55d57bfb7760;  1 drivers
v0x55d57bfb4850_0 .net "b_i", 0 0, L_0x55d57bfb78f0;  1 drivers
v0x55d57bfb4920_0 .net "carry_ha_0", 0 0, L_0x55d57bfb7470;  1 drivers
v0x55d57bfb4a20_0 .net "carry_ha_1", 0 0, L_0x55d57bfb7640;  1 drivers
v0x55d57bfb4af0_0 .net "carry_i", 0 0, L_0x55d57bfb7a20;  1 drivers
v0x55d57bfb4be0_0 .net "carry_o", 0 0, L_0x55d57bfb76d0;  1 drivers
v0x55d57bfb4c80_0 .net "sum_ab", 0 0, L_0x55d57bfb73c0;  1 drivers
v0x55d57bfb4d70_0 .net "sum_o", 0 0, L_0x55d57bfb7500;  1 drivers
S_0x55d57bfb3ab0 .scope module, "ha0" "half_adder" 4 17, 5 2 0, S_0x55d57bfb3820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55d57bfb73c0 .functor XOR 1, L_0x55d57bfb7760, L_0x55d57bfb78f0, C4<0>, C4<0>;
L_0x55d57bfb7470 .functor AND 1, L_0x55d57bfb7760, L_0x55d57bfb78f0, C4<1>, C4<1>;
v0x55d57bfb3d70_0 .net "a_i", 0 0, L_0x55d57bfb7760;  alias, 1 drivers
v0x55d57bfb3e50_0 .net "b_i", 0 0, L_0x55d57bfb78f0;  alias, 1 drivers
v0x55d57bfb3f10_0 .net "carry_o", 0 0, L_0x55d57bfb7470;  alias, 1 drivers
v0x55d57bfb3fe0_0 .net "sum_o", 0 0, L_0x55d57bfb73c0;  alias, 1 drivers
S_0x55d57bfb4150 .scope module, "ha1" "half_adder" 4 25, 5 2 0, S_0x55d57bfb3820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x55d57bfb7500 .functor XOR 1, L_0x55d57bfb73c0, L_0x55d57bfb7a20, C4<0>, C4<0>;
L_0x55d57bfb7640 .functor AND 1, L_0x55d57bfb73c0, L_0x55d57bfb7a20, C4<1>, C4<1>;
v0x55d57bfb43e0_0 .net "a_i", 0 0, L_0x55d57bfb73c0;  alias, 1 drivers
v0x55d57bfb44b0_0 .net "b_i", 0 0, L_0x55d57bfb7a20;  alias, 1 drivers
v0x55d57bfb4550_0 .net "carry_o", 0 0, L_0x55d57bfb7640;  alias, 1 drivers
v0x55d57bfb4620_0 .net "sum_o", 0 0, L_0x55d57bfb7500;  alias, 1 drivers
    .scope S_0x55d57bf8d8b0;
T_0 ;
    %vpi_call 2 29 "$dumpfile", "sim/carry_ripple_adder_tb.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars" {0 0 0};
    %vpi_call 2 32 "$display", "  a  |   b  | carry_in|  sum   | carry_out" {0 0 0};
    %vpi_call 2 33 "$display", "---------------------------------------------------" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55d57bfb54f0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55d57bfb55d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d57bfb56a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 36 "$display", "%b | %b |    %b    |  %b  |    %b", v0x55d57bfb54f0_0, v0x55d57bfb55d0_0, v0x55d57bfb56a0_0, v0x55d57bfb5870_0, v0x55d57bfb57a0_0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55d57bfb54f0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55d57bfb55d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d57bfb56a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 40 "$display", "%b | %b |    %b    |  %b  |    %b", v0x55d57bfb54f0_0, v0x55d57bfb55d0_0, v0x55d57bfb56a0_0, v0x55d57bfb5870_0, v0x55d57bfb57a0_0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55d57bfb54f0_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55d57bfb55d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d57bfb56a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 44 "$display", "%b | %b |    %b    |  %b  |    %b", v0x55d57bfb54f0_0, v0x55d57bfb55d0_0, v0x55d57bfb56a0_0, v0x55d57bfb5870_0, v0x55d57bfb57a0_0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55d57bfb54f0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55d57bfb55d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d57bfb56a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 48 "$display", "%b | %b |    %b    |  %b  |    %b", v0x55d57bfb54f0_0, v0x55d57bfb55d0_0, v0x55d57bfb56a0_0, v0x55d57bfb5870_0, v0x55d57bfb57a0_0 {0 0 0};
    %delay 5000, 0;
    %vpi_call 2 49 "$display", "---------------------------------------------------" {0 0 0};
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %subi 1, 0, 32;
    %vpi_func 2 52 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x55d57bfb54f0_0, 0, 4;
    %vpi_func 2 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x55d57bfb55d0_0, 0, 4;
    %vpi_func 2 54 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v0x55d57bfb56a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 56 "$display", "%b | %b |    %b    |  %b  |    %b", v0x55d57bfb54f0_0, v0x55d57bfb55d0_0, v0x55d57bfb56a0_0, v0x55d57bfb5870_0, v0x55d57bfb57a0_0 {0 0 0};
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb/carry_ripple_adder_tb.v";
    "./src/carry_ripple_adder.v";
    "./src/full_adder.v";
    "./src/half_adder.v";
