[07/25 12:47:50      0s] 
[07/25 12:47:50      0s] Cadence Innovus(TM) Implementation System.
[07/25 12:47:50      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/25 12:47:50      0s] 
[07/25 12:47:50      0s] Version:	v20.14-s095_1, built Mon Apr 19 14:41:42 PDT 2021
[07/25 12:47:50      0s] Options:	
[07/25 12:47:50      0s] Date:		Fri Jul 25 12:47:50 2025
[07/25 12:47:50      0s] Host:		vlsidaug8.jiit.ac.in (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (16cores*24cpus*13th Gen Intel(R) Core(TM) i7-13700 30720KB)
[07/25 12:47:50      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[07/25 12:47:50      0s] 
[07/25 12:47:50      0s] License:
[07/25 12:47:51      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[07/25 12:47:51      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/25 12:47:59      8s] @(#)CDS: Innovus v20.14-s095_1 (64bit) 04/19/2021 14:41 (Linux 2.6.32-431.11.2.el6.x86_64)
[07/25 12:47:59      8s] @(#)CDS: NanoRoute 20.14-s095_1 NR210411-1939/20_14-UB (database version 18.20.547) {superthreading v2.13}
[07/25 12:47:59      8s] @(#)CDS: AAE 20.14-s018 (64bit) 04/19/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[07/25 12:47:59      8s] @(#)CDS: CTE 20.14-s027_1 () Apr 13 2021 21:29:07 ( )
[07/25 12:47:59      8s] @(#)CDS: SYNTECH 20.14-s017_1 () Mar 25 2021 13:07:27 ( )
[07/25 12:47:59      8s] @(#)CDS: CPE v20.14-s080
[07/25 12:47:59      8s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[07/25 12:47:59      8s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[07/25 12:47:59      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[07/25 12:47:59      8s] @(#)CDS: RCDB 11.15.0
[07/25 12:47:59      8s] @(#)CDS: STYLUS 20.10-p026_1 (03/12/2021 08:04 PST)
[07/25 12:47:59      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_8269_vlsidaug8.jiit.ac.in_user_FZnML8.

[07/25 12:47:59      8s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[07/25 12:48:01      9s] 
[07/25 12:48:01      9s] **INFO:  MMMC transition support version v31-84 
[07/25 12:48:01      9s] 
[07/25 12:48:01      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/25 12:48:01      9s] <CMD> suppressMessage ENCEXT-2799
[07/25 12:48:01      9s] <CMD> getVersion
[07/25 12:48:01      9s] [INFO] Loading PVS 20.11 fill procedures
[07/25 12:48:01      9s] <CMD> win
[07/25 12:54:29     42s] **ERROR: (IMPSYT-16087):	Specify the name of Delay Corner.
[07/25 12:56:28     52s] <CMD> set init_gnd_net VSS
[07/25 12:56:28     52s] <CMD> set init_lef_file ../../../install/FOUNDRY/digital/180nm/dig/lef/all.lef
[07/25 12:56:28     52s] <CMD> set init_verilog OUTPUT_PROJECT_WEEK2/digital_safe.v
[07/25 12:56:28     52s] <CMD> set init_mmmc_file Default.view
[07/25 12:56:28     52s] <CMD> set init_pwr_net VDD
[07/25 12:56:28     52s] <CMD> init_design
[07/25 12:56:28     52s] #% Begin Load MMMC data ... (date=07/25 12:56:28, mem=663.4M)
[07/25 12:56:28     52s] #% End Load MMMC data ... (date=07/25 12:56:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=663.8M, current mem=663.8M)
[07/25 12:56:28     52s] 
[07/25 12:56:28     52s] Loading LEF file ../../../install/FOUNDRY/digital/180nm/dig/lef/all.lef ...
[07/25 12:56:28     52s] Set DBUPerIGU to M2 pitch 1320.
[07/25 12:56:28     52s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 12:56:28     52s] Type 'man IMPLF-200' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 12:56:28     52s] Type 'man IMPLF-201' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 12:56:28     52s] Type 'man IMPLF-201' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 12:56:28     52s] Type 'man IMPLF-201' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 12:56:28     52s] Type 'man IMPLF-201' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPLF-201):	Pin 'Q[13]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 12:56:28     52s] Type 'man IMPLF-201' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPLF-201):	Pin 'Q[14]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 12:56:28     52s] Type 'man IMPLF-201' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPLF-201):	Pin 'Q[15]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 12:56:28     52s] Type 'man IMPLF-201' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 12:56:28     52s] Type 'man IMPLF-201' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 12:56:28     52s] Type 'man IMPLF-201' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 12:56:28     52s] Type 'man IMPLF-201' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 12:56:28     52s] Type 'man IMPLF-201' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 12:56:28     52s] Type 'man IMPLF-201' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 12:56:28     52s] Type 'man IMPLF-201' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 12:56:28     52s] Type 'man IMPLF-201' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPLF-201):	Pin 'Q[8]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 12:56:28     52s] Type 'man IMPLF-201' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPLF-201):	Pin 'Q[9]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 12:56:28     52s] Type 'man IMPLF-201' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 12:56:28     52s] Type 'man IMPLF-201' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 12:56:28     52s] Type 'man IMPLF-201' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 12:56:28     52s] Type 'man IMPLF-201' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 12:56:28     52s] Type 'man IMPLF-201' for more detail.
[07/25 12:56:28     52s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[07/25 12:56:28     52s] To increase the message display limit, refer to the product command reference manual.
[07/25 12:56:28     52s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 12:56:28     52s] Type 'man IMPLF-200' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 12:56:28     52s] Type 'man IMPLF-200' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPLF-200):	Pin 'I' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/25 12:56:28     52s] Type 'man IMPLF-200' for more detail.
[07/25 12:56:28     52s] 
[07/25 12:56:28     52s] viaInitial starts at Fri Jul 25 12:56:28 2025
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[07/25 12:56:28     52s] Type 'man IMPPP-557' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[07/25 12:56:28     52s] Type 'man IMPPP-557' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[07/25 12:56:28     52s] Type 'man IMPPP-557' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[07/25 12:56:28     52s] Type 'man IMPPP-557' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[07/25 12:56:28     52s] Type 'man IMPPP-557' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[07/25 12:56:28     52s] Type 'man IMPPP-557' for more detail.
[07/25 12:56:28     52s] viaInitial ends at Fri Jul 25 12:56:28 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[07/25 12:56:28     52s] Loading view definition file from Default.view
[07/25 12:56:28     52s] Reading MAX_TIMING timing library '/home/user/Desktop/Priyanshu_Project/library/slow.lib' ...
[07/25 12:56:28     52s] Read 477 cells in library 'slow_1v0' 
[07/25 12:56:28     52s] Reading MIN_TIMING timing library '/home/user/Desktop/Priyanshu_Project/library/fast.lib' ...
[07/25 12:56:28     52s] Read 477 cells in library 'fast' 
[07/25 12:56:28     52s] Ending "PreSetAnalysisView" (total cpu=0:00:00.4, real=0:00:00.0, peak res=735.5M, current mem=683.4M)
[07/25 12:56:28     52s] *** End library_loading (cpu=0.01min, real=0.00min, mem=14.0M, fe_cpu=0.88min, fe_real=8.63min, fe_mem=800.4M) ***
[07/25 12:56:28     52s] #% Begin Load netlist data ... (date=07/25 12:56:28, mem=683.4M)
[07/25 12:56:28     52s] *** Begin netlist parsing (mem=800.4M) ***
[07/25 12:56:28     52s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211XL' is defined in LEF but not in the timing library.
[07/25 12:56:28     52s] Type 'man IMPVL-159' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211XL' is defined in LEF but not in the timing library.
[07/25 12:56:28     52s] Type 'man IMPVL-159' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
[07/25 12:56:28     52s] Type 'man IMPVL-159' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
[07/25 12:56:28     52s] Type 'man IMPVL-159' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
[07/25 12:56:28     52s] Type 'man IMPVL-159' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
[07/25 12:56:28     52s] Type 'man IMPVL-159' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X4' is defined in LEF but not in the timing library.
[07/25 12:56:28     52s] Type 'man IMPVL-159' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X4' is defined in LEF but not in the timing library.
[07/25 12:56:28     52s] Type 'man IMPVL-159' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
[07/25 12:56:28     52s] Type 'man IMPVL-159' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
[07/25 12:56:28     52s] Type 'man IMPVL-159' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222XL' is defined in LEF but not in the timing library.
[07/25 12:56:28     52s] Type 'man IMPVL-159' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222XL' is defined in LEF but not in the timing library.
[07/25 12:56:28     52s] Type 'man IMPVL-159' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4X4' is defined in LEF but not in the timing library.
[07/25 12:56:28     52s] Type 'man IMPVL-159' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4X4' is defined in LEF but not in the timing library.
[07/25 12:56:28     52s] Type 'man IMPVL-159' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR4BXL' is defined in LEF but not in the timing library.
[07/25 12:56:28     52s] Type 'man IMPVL-159' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR4BXL' is defined in LEF but not in the timing library.
[07/25 12:56:28     52s] Type 'man IMPVL-159' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NAND4BBX1' is defined in LEF but not in the timing library.
[07/25 12:56:28     52s] Type 'man IMPVL-159' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NAND4BBX1' is defined in LEF but not in the timing library.
[07/25 12:56:28     52s] Type 'man IMPVL-159' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'MXI2X4' is defined in LEF but not in the timing library.
[07/25 12:56:28     52s] Type 'man IMPVL-159' for more detail.
[07/25 12:56:28     52s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'MXI2X4' is defined in LEF but not in the timing library.
[07/25 12:56:28     52s] Type 'man IMPVL-159' for more detail.
[07/25 12:56:28     52s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[07/25 12:56:28     52s] To increase the message display limit, refer to the product command reference manual.
[07/25 12:56:28     52s] Created 477 new cells from 2 timing libraries.
[07/25 12:56:28     52s] Reading netlist ...
[07/25 12:56:28     52s] Backslashed names will retain backslash and a trailing blank character.
[07/25 12:56:28     52s] Reading verilog netlist 'OUTPUT_PROJECT_WEEK2/digital_safe.v'
[07/25 12:56:28     52s] 
[07/25 12:56:28     52s] *** Memory Usage v#1 (Current mem = 800.383M, initial mem = 284.301M) ***
[07/25 12:56:28     52s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=800.4M) ***
[07/25 12:56:28     52s] #% End Load netlist data ... (date=07/25 12:56:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=692.8M, current mem=692.8M)
[07/25 12:56:28     52s] Top level cell is digital_safe.
[07/25 12:56:28     52s] Hooked 954 DB cells to tlib cells.
[07/25 12:56:28     52s] ** Removed 120 unused lib cells.
[07/25 12:56:28     52s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=705.8M, current mem=705.8M)
[07/25 12:56:28     52s] Starting recursive module instantiation check.
[07/25 12:56:28     52s] No recursion found.
[07/25 12:56:28     52s] Building hierarchical netlist for Cell digital_safe ...
[07/25 12:56:28     52s] *** Netlist is unique.
[07/25 12:56:28     52s] Setting Std. cell height to 10080 DBU (smallest netlist inst).
[07/25 12:56:28     52s] **ERROR: (IMPREPO-102):	Instance alert_reg of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[07/25 12:56:28     52s] **ERROR: (IMPREPO-102):	Instance \attempts_reg[1]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[07/25 12:56:28     52s] **ERROR: (IMPREPO-102):	Instance \current_code_reg[31]  of the cell SDFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[07/25 12:56:28     52s] **ERROR: (IMPREPO-102):	Instance \lock_timer_reg[1]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[07/25 12:56:28     52s] **ERROR: (IMPREPO-102):	Instance \lock_timer_reg[2]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[07/25 12:56:28     52s] **ERROR: (IMPREPO-102):	Instance \lock_timer_reg[3]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[07/25 12:56:28     52s] **ERROR: (IMPREPO-102):	Instance \lock_timer_reg[4]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[07/25 12:56:28     52s] **ERROR: (IMPREPO-102):	Instance \lock_timer_reg[5]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[07/25 12:56:28     52s] **ERROR: (IMPREPO-102):	Instance \lock_timer_reg[9]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[07/25 12:56:28     52s] **ERROR: (IMPREPO-102):	Instance \lock_timer_reg[10]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[07/25 12:56:28     52s] **ERROR: (IMPREPO-102):	Instance \lock_timer_reg[11]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[07/25 12:56:28     52s] **ERROR: (IMPREPO-102):	Instance \lock_timer_reg[12]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[07/25 12:56:28     52s] **ERROR: (IMPREPO-102):	Instance \lock_timer_reg[13]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[07/25 12:56:28     52s] **ERROR: (IMPREPO-102):	Instance \lock_timer_reg[16]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[07/25 12:56:28     52s] **ERROR: (IMPREPO-102):	Instance \lock_timer_reg[17]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[07/25 12:56:28     52s] **ERROR: (IMPREPO-102):	Instance \lock_timer_reg[18]  of the cell DFFRHQX8 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[07/25 12:56:28     52s] **ERROR: (IMPREPO-102):	Instance g5111 of the cell AO21X2 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[07/25 12:56:28     52s] **ERROR: (IMPREPO-102):	Instance g5113 of the cell AO21X2 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[07/25 12:56:28     52s] **ERROR: (IMPREPO-102):	Instance g5114 of the cell AO21X2 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[07/25 12:56:28     52s] **ERROR: (IMPREPO-102):	Instance g5118 of the cell AO21X2 has no physical library or has wrong dimen-
sion values (<=0). Check your design setup to make sure the physical
 library is loaded in and the attributes specified in physical library are correct.
Type 'man IMPREPO-102' for more detail.
[07/25 12:56:28     52s] **WARN: (EMS-27):	Message (IMPREPO-102) has exceeded the current message display limit of 20.
[07/25 12:56:28     52s] To increase the message display limit, refer to the product command reference manual.
[07/25 12:56:28     52s] ** info: there are 855 modules.
[07/25 12:56:28     52s] ** info: there are 329 stdCell insts.
[07/25 12:56:28     52s] **ERROR: (IMPREPO-103):	There are 43 instances (9 cells) with no dimension defined.

[07/25 12:56:29     52s] *** Memory Usage v#1 (Current mem = 846.809M, initial mem = 284.301M) ***
[07/25 12:56:29     52s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[07/25 12:56:29     52s] Type 'man IMPFP-3961' for more detail.
[07/25 12:56:29     52s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[07/25 12:56:29     52s] Type 'man IMPFP-3961' for more detail.
[07/25 12:56:29     52s] Horizontal Layer M1 offset = 560 (derived)
[07/25 12:56:29     52s] Vertical Layer M2 offset = 660 (derived)
[07/25 12:56:29     52s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[07/25 12:56:29     52s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[07/25 12:56:29     52s] Set Default Net Delay as 1000 ps.
[07/25 12:56:29     52s] Set Default Net Load as 0.5 pF. 
[07/25 12:56:29     52s] Set Default Input Pin Transition as 0.1 ps.
[07/25 12:56:29     52s] Extraction setup Started 
[07/25 12:56:29     52s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[07/25 12:56:29     52s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[07/25 12:56:29     52s] Type 'man IMPEXT-6202' for more detail.
[07/25 12:56:29     52s] Reading Capacitance Table File ../../../install/FOUNDRY/digital/180nm/dig/captable/t018s6mlv.capTbl ...
[07/25 12:56:29     52s] Cap table was created using Encounter 10.10-s002_1.
[07/25 12:56:29     52s] Process name: t018s6mm.
[07/25 12:56:29     52s] Importing multi-corner RC tables ... 
[07/25 12:56:29     52s] Summary of Active RC-Corners : 
[07/25 12:56:29     52s]  
[07/25 12:56:29     52s]  Analysis View: WORST
[07/25 12:56:29     52s]     RC-Corner Name        : RC_CORNERS
[07/25 12:56:29     52s]     RC-Corner Index       : 0
[07/25 12:56:29     52s]     RC-Corner Temperature : 25 Celsius
[07/25 12:56:29     52s]     RC-Corner Cap Table   : '../../../install/FOUNDRY/digital/180nm/dig/captable/t018s6mlv.capTbl'
[07/25 12:56:29     52s]     RC-Corner PreRoute Res Factor         : 1
[07/25 12:56:29     52s]     RC-Corner PreRoute Cap Factor         : 1
[07/25 12:56:29     52s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/25 12:56:29     52s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/25 12:56:29     52s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/25 12:56:29     52s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/25 12:56:29     52s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/25 12:56:29     52s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/25 12:56:29     52s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/25 12:56:29     52s]     RC-Corner Technology file: '../../../install/FOUNDRY/digital/180nm/dig/qrc/t018s6mm.tch'
[07/25 12:56:29     52s]  
[07/25 12:56:29     52s]  Analysis View: BEST
[07/25 12:56:29     52s]     RC-Corner Name        : RC_CORNERS
[07/25 12:56:29     52s]     RC-Corner Index       : 0
[07/25 12:56:29     52s]     RC-Corner Temperature : 25 Celsius
[07/25 12:56:29     52s]     RC-Corner Cap Table   : '../../../install/FOUNDRY/digital/180nm/dig/captable/t018s6mlv.capTbl'
[07/25 12:56:29     52s]     RC-Corner PreRoute Res Factor         : 1
[07/25 12:56:29     52s]     RC-Corner PreRoute Cap Factor         : 1
[07/25 12:56:29     52s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/25 12:56:29     52s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/25 12:56:29     52s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/25 12:56:29     52s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/25 12:56:29     52s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/25 12:56:29     52s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/25 12:56:29     52s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/25 12:56:29     52s]     RC-Corner Technology file: '../../../install/FOUNDRY/digital/180nm/dig/qrc/t018s6mm.tch'
[07/25 12:56:29     52s] LayerId::1 widthSet size::4
[07/25 12:56:29     52s] LayerId::2 widthSet size::4
[07/25 12:56:29     52s] LayerId::3 widthSet size::4
[07/25 12:56:29     52s] LayerId::4 widthSet size::4
[07/25 12:56:29     52s] LayerId::5 widthSet size::4
[07/25 12:56:29     52s] LayerId::6 widthSet size::3
[07/25 12:56:29     52s] Updating RC grid for preRoute extraction ...
[07/25 12:56:29     52s] eee: pegSigSF::1.070000
[07/25 12:56:29     52s] Initializing multi-corner capacitance tables ... 
[07/25 12:56:29     52s] Initializing multi-corner resistance tables ...
[07/25 12:56:29     52s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/25 12:56:29     52s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/25 12:56:29     52s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/25 12:56:29     52s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/25 12:56:29     52s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/25 12:56:29     52s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/25 12:56:29     52s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 12:56:29     52s] {RT RC_CORNERS 0 6 6 {5 0} 1}
[07/25 12:56:29     52s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[07/25 12:56:29     52s] *Info: initialize multi-corner CTS.
[07/25 12:56:29     52s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=932.4M, current mem=715.8M)
[07/25 12:56:29     52s] Reading timing constraints file 'OUTPUT_PROJECT_WEEK2/digital_safe.sdc' ...
[07/25 12:56:29     52s] Current (total cpu=0:00:53.0, real=0:08:39, peak res=945.6M, current mem=945.6M)
[07/25 12:56:29     52s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File OUTPUT_PROJECT_WEEK2/digital_safe.sdc, Line 9).
[07/25 12:56:29     52s] 
[07/25 12:56:29     52s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File OUTPUT_PROJECT_WEEK2/digital_safe.sdc, Line 10).
[07/25 12:56:29     52s] 
[07/25 12:56:29     52s] INFO (CTE): Reading of timing constraints file OUTPUT_PROJECT_WEEK2/digital_safe.sdc completed, with 2 WARNING
[07/25 12:56:29     52s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=952.9M, current mem=952.9M)
[07/25 12:56:29     52s] Current (total cpu=0:00:53.0, real=0:08:39, peak res=952.9M, current mem=952.9M)
[07/25 12:56:29     52s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[07/25 12:56:29     52s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/25 12:56:29     52s] 
[07/25 12:56:29     52s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[07/25 12:56:29     53s] Summary for sequential cells identification: 
[07/25 12:56:29     53s]   Identified SBFF number: 78
[07/25 12:56:29     53s]   Identified MBFF number: 0
[07/25 12:56:29     53s]   Identified SB Latch number: 0
[07/25 12:56:29     53s]   Identified MB Latch number: 0
[07/25 12:56:29     53s]   Not identified SBFF number: 11
[07/25 12:56:29     53s]   Not identified MBFF number: 0
[07/25 12:56:29     53s]   Not identified SB Latch number: 0
[07/25 12:56:29     53s]   Not identified MB Latch number: 0
[07/25 12:56:29     53s]   Number of sequential cells which are not FFs: 16
[07/25 12:56:29     53s] Total number of combinational cells: 234
[07/25 12:56:29     53s] Total number of sequential cells: 105
[07/25 12:56:29     53s] Total number of tristate cells: 9
[07/25 12:56:29     53s] Total number of level shifter cells: 0
[07/25 12:56:29     53s] Total number of power gating cells: 0
[07/25 12:56:29     53s] Total number of isolation cells: 0
[07/25 12:56:29     53s] Total number of power switch cells: 0
[07/25 12:56:29     53s] Total number of pulse generator cells: 0
[07/25 12:56:29     53s] Total number of always on buffers: 0
[07/25 12:56:29     53s] Total number of retention cells: 0
[07/25 12:56:29     53s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX4 CLKBUFX8 BUFX8 CLKBUFX3
[07/25 12:56:29     53s] Total number of usable buffers: 14
[07/25 12:56:29     53s] List of unusable buffers:
[07/25 12:56:29     53s] Total number of unusable buffers: 0
[07/25 12:56:29     53s] List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 INVX1 CLKINVX3 CLKINVX4 INVX12 INVX2 INVX3 CLKINVX8 INVX20 INVX4 INVX16 INVXL INVX8
[07/25 12:56:29     53s] Total number of usable inverters: 17
[07/25 12:56:29     53s] List of unusable inverters:
[07/25 12:56:29     53s] Total number of unusable inverters: 0
[07/25 12:56:29     53s] List of identified usable delay cells: DLY1X1 DLY4X1 DLY2X1 DLY3X1
[07/25 12:56:29     53s] Total number of identified usable delay cells: 4
[07/25 12:56:29     53s] List of identified unusable delay cells:
[07/25 12:56:29     53s] Total number of identified unusable delay cells: 0
[07/25 12:56:29     53s] 
[07/25 12:56:29     53s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[07/25 12:56:29     53s] 
[07/25 12:56:29     53s] TimeStamp Deleting Cell Server Begin ...
[07/25 12:56:29     53s] 
[07/25 12:56:29     53s] TimeStamp Deleting Cell Server End ...
[07/25 12:56:29     53s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=982.8M, current mem=982.7M)
[07/25 12:56:29     53s] 
[07/25 12:56:29     53s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/25 12:56:29     53s] Summary for sequential cells identification: 
[07/25 12:56:29     53s]   Identified SBFF number: 78
[07/25 12:56:29     53s]   Identified MBFF number: 0
[07/25 12:56:29     53s]   Identified SB Latch number: 0
[07/25 12:56:29     53s]   Identified MB Latch number: 0
[07/25 12:56:29     53s]   Not identified SBFF number: 11
[07/25 12:56:29     53s]   Not identified MBFF number: 0
[07/25 12:56:29     53s]   Not identified SB Latch number: 0
[07/25 12:56:29     53s]   Not identified MB Latch number: 0
[07/25 12:56:29     53s]   Number of sequential cells which are not FFs: 16
[07/25 12:56:29     53s]  Visiting view : WORST
[07/25 12:56:29     53s]    : PowerDomain = none : Weighted F : unweighted  = 24.20 (1.000) with rcCorner = 0
[07/25 12:56:29     53s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = -1
[07/25 12:56:29     53s]  Visiting view : BEST
[07/25 12:56:29     53s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = 0
[07/25 12:56:29     53s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = -1
[07/25 12:56:29     53s] TLC MultiMap info (StdDelay):
[07/25 12:56:29     53s]   : MIN_DELAY + MIN_TIMING + 1 + no RcCorner := 3.8ps
[07/25 12:56:29     53s]   : MIN_DELAY + MIN_TIMING + 1 + RC_CORNERS := 8.5ps
[07/25 12:56:29     53s]   : MAX_DELAY + MAX_TIMING + 1 + no RcCorner := 11.6ps
[07/25 12:56:29     53s]   : MAX_DELAY + MAX_TIMING + 1 + RC_CORNERS := 24.2ps
[07/25 12:56:29     53s]  Setting StdDelay to: 24.2ps
[07/25 12:56:29     53s] 
[07/25 12:56:29     53s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/25 12:56:29     53s] 
[07/25 12:56:29     53s] *** Summary of all messages that are not suppressed in this session:
[07/25 12:56:29     53s] Severity  ID               Count  Summary                                  
[07/25 12:56:29     53s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/25 12:56:29     53s] WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
[07/25 12:56:29     53s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[07/25 12:56:29     53s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[07/25 12:56:29     53s] WARNING   IMPVL-159          696  Pin '%s' of cell '%s' is defined in LEF ...
[07/25 12:56:29     53s] WARNING   IMPPP-557            6  A single-layer VIARULE GENERATE for turn...
[07/25 12:56:29     53s] ERROR     IMPREPO-102         43  Instance %s of the cell %s has no physic...
[07/25 12:56:29     53s] ERROR     IMPREPO-103          1  There are %d instances (%d cells) with n...
[07/25 12:56:29     53s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[07/25 12:56:29     53s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[07/25 12:56:29     53s] *** Message Summary: 762 warning(s), 44 error(s)
[07/25 12:56:29     53s] 
[07/25 12:57:21     57s] <CMD> getIoFlowFlag
[07/25 13:33:39    211s] <CMD> setIoFlowFlag 0
[07/25 13:33:39    211s] <CMD> floorPlan -coreMarginsBy die -site tsm3site -r 1 0.8 8 8 8 8
[07/25 13:33:39    211s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[07/25 13:33:39    211s] Type 'man IMPFP-3961' for more detail.
[07/25 13:33:39    211s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[07/25 13:33:39    211s] Type 'man IMPFP-3961' for more detail.
[07/25 13:33:39    211s] Horizontal Layer M1 offset = 560 (derived)
[07/25 13:33:39    211s] Vertical Layer M2 offset = 660 (derived)
[07/25 13:33:39    211s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[07/25 13:33:39    211s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[07/25 13:33:39    211s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[07/25 13:33:39    211s] <CMD> uiSetTool select
[07/25 13:33:39    211s] <CMD> getIoFlowFlag
[07/25 13:33:39    211s] <CMD> fit
[07/25 13:34:44    218s] <CMD> clearGlobalNets
[07/25 13:34:44    218s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename {} -hierarchicalInstance {}
[07/25 13:34:44    218s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename {} -hierarchicalInstance {}
[07/25 13:34:45    218s] <CMD> clearGlobalNets
[07/25 13:34:45    218s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename {} -hierarchicalInstance {}
[07/25 13:34:45    218s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename {} -hierarchicalInstance {}
[07/25 13:34:56    219s] <CMD> set sprCreateIeRingOffset 1.0
[07/25 13:34:56    219s] <CMD> set sprCreateIeRingThreshold 1.0
[07/25 13:34:56    219s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/25 13:34:56    219s] <CMD> set sprCreateIeRingLayers {}
[07/25 13:34:56    219s] <CMD> set sprCreateIeRingOffset 1.0
[07/25 13:34:56    219s] <CMD> set sprCreateIeRingThreshold 1.0
[07/25 13:34:56    219s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/25 13:34:56    219s] <CMD> set sprCreateIeRingLayers {}
[07/25 13:34:56    219s] <CMD> set sprCreateIeStripeWidth 10.0
[07/25 13:34:56    219s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/25 13:34:56    219s] <CMD> set sprCreateIeStripeWidth 10.0
[07/25 13:34:56    219s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/25 13:34:56    219s] <CMD> set sprCreateIeRingOffset 1.0
[07/25 13:34:56    219s] <CMD> set sprCreateIeRingThreshold 1.0
[07/25 13:34:56    219s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/25 13:34:56    219s] <CMD> set sprCreateIeRingLayers {}
[07/25 13:34:56    219s] <CMD> set sprCreateIeStripeWidth 10.0
[07/25 13:34:56    219s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/25 13:35:24    222s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[07/25 13:35:24    222s] The ring targets are set to core/block ring wires.
[07/25 13:35:24    222s] addRing command will consider rows while creating rings.
[07/25 13:35:24    222s] addRing command will disallow rings to go over rows.
[07/25 13:35:24    222s] addRing command will ignore shorts while creating rings.
[07/25 13:35:24    222s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.28 bottom 0.28 left 0.46 right 0.46} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[07/25 13:35:24    222s] 
[07/25 13:35:24    222s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1335.1M)
[07/25 13:35:24    222s] Ring generation is complete.
[07/25 13:35:24    222s] vias are now being generated.
[07/25 13:35:24    222s] addRing created 8 wires.
[07/25 13:35:24    222s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[07/25 13:35:24    222s] +--------+----------------+----------------+
[07/25 13:35:24    222s] |  Layer |     Created    |     Deleted    |
[07/25 13:35:24    222s] +--------+----------------+----------------+
[07/25 13:35:24    222s] | Metal5 |        4       |       NA       |
[07/25 13:35:24    222s] |  Via56 |        8       |        0       |
[07/25 13:35:24    222s] | Metal6 |        4       |       NA       |
[07/25 13:35:24    222s] +--------+----------------+----------------+
[07/25 13:35:27    222s] <CMD> set sprCreateIeRingOffset 1.0
[07/25 13:35:27    222s] <CMD> set sprCreateIeRingThreshold 1.0
[07/25 13:35:27    222s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/25 13:35:27    222s] <CMD> set sprCreateIeRingLayers {}
[07/25 13:35:27    222s] <CMD> set sprCreateIeRingOffset 1.0
[07/25 13:35:27    222s] <CMD> set sprCreateIeRingThreshold 1.0
[07/25 13:35:27    222s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/25 13:35:27    222s] <CMD> set sprCreateIeRingLayers {}
[07/25 13:35:27    222s] <CMD> set sprCreateIeStripeWidth 10.0
[07/25 13:35:27    222s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/25 13:35:27    222s] <CMD> set sprCreateIeStripeWidth 10.0
[07/25 13:35:27    222s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/25 13:35:27    222s] <CMD> set sprCreateIeRingOffset 1.0
[07/25 13:35:27    222s] <CMD> set sprCreateIeRingThreshold 1.0
[07/25 13:35:27    222s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/25 13:35:27    222s] <CMD> set sprCreateIeRingLayers {}
[07/25 13:35:27    222s] <CMD> set sprCreateIeStripeWidth 10.0
[07/25 13:35:27    222s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/25 13:35:46    224s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[07/25 13:35:46    224s] addStripe will allow jog to connect padcore ring and block ring.
[07/25 13:35:46    224s] 
[07/25 13:35:46    224s] Stripes will stop at the boundary of the specified area.
[07/25 13:35:46    224s] When breaking rings, the power planner will consider the existence of blocks.
[07/25 13:35:46    224s] Stripes will not extend to closest target.
[07/25 13:35:46    224s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/25 13:35:46    224s] Stripes will not be created over regions without power planning wires.
[07/25 13:35:46    224s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/25 13:35:46    224s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/25 13:35:46    224s] Offset for stripe breaking is set to 0.
[07/25 13:35:46    224s] <CMD> addStripe -nets {VDD VSS} -layer Metal5 -direction horizontal -width 1.8 -spacing 0.28 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[07/25 13:35:46    224s] 
[07/25 13:35:46    224s] Initialize fgc environment(mem: 1337.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1337.8M)
[07/25 13:35:46    224s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1337.8M)
[07/25 13:35:46    224s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1337.8M)
[07/25 13:35:46    224s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1337.8M)
[07/25 13:35:46    224s] Starting stripe generation ...
[07/25 13:35:46    224s] Non-Default Mode Option Settings :
[07/25 13:35:46    224s]   NONE
[07/25 13:35:46    224s] Stripe generation is complete.
[07/25 13:35:46    224s] vias are now being generated.
[07/25 13:35:46    224s] addStripe created 6 wires.
[07/25 13:35:46    224s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[07/25 13:35:46    224s] +--------+----------------+----------------+
[07/25 13:35:46    224s] |  Layer |     Created    |     Deleted    |
[07/25 13:35:46    224s] +--------+----------------+----------------+
[07/25 13:35:46    224s] | Metal5 |        6       |       NA       |
[07/25 13:35:46    224s] |  Via56 |       12       |        0       |
[07/25 13:35:46    224s] +--------+----------------+----------------+
[07/25 13:35:58    224s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[07/25 13:35:58    224s] addStripe will allow jog to connect padcore ring and block ring.
[07/25 13:35:58    224s] 
[07/25 13:35:58    224s] Stripes will stop at the boundary of the specified area.
[07/25 13:35:58    224s] When breaking rings, the power planner will consider the existence of blocks.
[07/25 13:35:58    224s] Stripes will not extend to closest target.
[07/25 13:35:58    224s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/25 13:35:58    224s] Stripes will not be created over regions without power planning wires.
[07/25 13:35:58    224s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/25 13:35:58    224s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/25 13:35:58    224s] Offset for stripe breaking is set to 0.
[07/25 13:35:58    224s] <CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 1.8 -spacing 0.46 -number_of_sets 3 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[07/25 13:35:58    224s] 
[07/25 13:35:58    224s] Initialize fgc environment(mem: 1337.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1337.8M)
[07/25 13:35:58    224s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1337.8M)
[07/25 13:35:58    224s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1337.8M)
[07/25 13:35:58    224s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1337.8M)
[07/25 13:35:58    224s] Starting stripe generation ...
[07/25 13:35:58    224s] Non-Default Mode Option Settings :
[07/25 13:35:58    224s]   NONE
[07/25 13:35:58    224s] Stripe generation is complete.
[07/25 13:35:58    224s] vias are now being generated.
[07/25 13:35:58    224s] addStripe created 6 wires.
[07/25 13:35:58    224s] ViaGen created 30 vias, deleted 0 via to avoid violation.
[07/25 13:35:58    224s] +--------+----------------+----------------+
[07/25 13:35:58    224s] |  Layer |     Created    |     Deleted    |
[07/25 13:35:58    224s] +--------+----------------+----------------+
[07/25 13:35:58    224s] |  Via56 |       30       |        0       |
[07/25 13:35:58    224s] | Metal6 |        6       |       NA       |
[07/25 13:35:58    224s] +--------+----------------+----------------+
[07/25 13:36:28    226s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[07/25 13:36:28    226s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal6(6) }
[07/25 13:36:28    226s] *** Begin SPECIAL ROUTE on Fri Jul 25 13:36:28 2025 ***
[07/25 13:36:28    226s] SPECIAL ROUTE ran on directory: /home/user/Desktop/Priyanshu_Project
[07/25 13:36:28    226s] SPECIAL ROUTE ran on machine: vlsidaug8.jiit.ac.in (Linux 3.10.0-1160.el7.x86_64 x86_64 3.54Ghz)
[07/25 13:36:28    226s] 
[07/25 13:36:28    226s] Begin option processing ...
[07/25 13:36:28    226s] srouteConnectPowerBump set to false
[07/25 13:36:28    226s] routeSelectNet set to "VDD VSS"
[07/25 13:36:28    226s] routeSpecial set to true
[07/25 13:36:28    226s] srouteBlockPin set to "useLef"
[07/25 13:36:28    226s] srouteBottomLayerLimit set to 1
[07/25 13:36:28    226s] srouteBottomTargetLayerLimit set to 1
[07/25 13:36:28    226s] srouteConnectConverterPin set to false
[07/25 13:36:28    226s] srouteCrossoverViaBottomLayer set to 1
[07/25 13:36:28    226s] srouteCrossoverViaTopLayer set to 6
[07/25 13:36:28    226s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[07/25 13:36:28    226s] srouteFollowCorePinEnd set to 3
[07/25 13:36:28    226s] srouteJogControl set to "preferWithChanges differentLayer"
[07/25 13:36:28    226s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[07/25 13:36:28    226s] sroutePadPinAllPorts set to true
[07/25 13:36:28    226s] sroutePreserveExistingRoutes set to true
[07/25 13:36:28    226s] srouteRoutePowerBarPortOnBothDir set to true
[07/25 13:36:28    226s] srouteStopBlockPin set to "nearestTarget"
[07/25 13:36:28    226s] srouteTopLayerLimit set to 6
[07/25 13:36:28    226s] srouteTopTargetLayerLimit set to 6
[07/25 13:36:28    226s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2476.00 megs.
[07/25 13:36:28    226s] 
[07/25 13:36:28    226s] Reading DB technology information...
[07/25 13:36:28    226s] Finished reading DB technology information.
[07/25 13:36:28    226s] Reading floorplan and netlist information...
[07/25 13:36:28    226s] Finished reading floorplan and netlist information.
[07/25 13:36:28    226s] Read in 12 layers, 6 routing layers, 1 overlap layer
[07/25 13:36:28    226s] Read in 471 macros, 36 used
[07/25 13:36:28    226s] Read in 34 components
[07/25 13:36:28    226s]   34 core components: 34 unplaced, 0 placed, 0 fixed
[07/25 13:36:28    226s] Read in 134 logical pins
[07/25 13:36:28    226s] Read in 134 nets
[07/25 13:36:28    226s] Read in 2 special nets, 2 routed
[07/25 13:36:28    226s] Read in 68 terminals
[07/25 13:36:28    226s] 2 nets selected.
[07/25 13:36:28    226s] 
[07/25 13:36:28    226s] Begin power routing ...
[07/25 13:36:28    226s] #create default rule from bind_ndr_rule rule=0x7f7ef69c4950 0x7f7ed1350018
[07/25 13:36:28    226s] #WARNING (NRDB-166) Boundary for CELL_VIEW AO21X2,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 13:36:28    226s] #WARNING (NRDB-733) PIN A0 in CELL_VIEW AO21X2 does not have physical port.
[07/25 13:36:28    226s] #WARNING (NRDB-733) PIN A1 in CELL_VIEW AO21X2 does not have physical port.
[07/25 13:36:28    226s] #WARNING (NRDB-733) PIN B0 in CELL_VIEW AO21X2 does not have physical port.
[07/25 13:36:28    226s] #WARNING (NRDB-733) PIN Y in CELL_VIEW AO21X2 does not have physical port.
[07/25 13:36:28    226s] #WARNING (NRDB-166) Boundary for CELL_VIEW AO22X1,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 13:36:28    226s] #WARNING (NRDB-733) PIN A0 in CELL_VIEW AO22X1 does not have physical port.
[07/25 13:36:28    226s] #WARNING (NRDB-733) PIN A1 in CELL_VIEW AO22X1 does not have physical port.
[07/25 13:36:28    226s] #WARNING (NRDB-733) PIN B0 in CELL_VIEW AO22X1 does not have physical port.
[07/25 13:36:28    226s] #WARNING (NRDB-733) PIN B1 in CELL_VIEW AO22X1 does not have physical port.
[07/25 13:36:28    226s] #WARNING (NRDB-733) PIN Y in CELL_VIEW AO22X1 does not have physical port.
[07/25 13:36:28    226s] #WARNING (NRDB-166) Boundary for CELL_VIEW OA21X1,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 13:36:28    226s] #WARNING (NRDB-733) PIN A0 in CELL_VIEW OA21X1 does not have physical port.
[07/25 13:36:28    226s] #WARNING (NRDB-733) PIN A1 in CELL_VIEW OA21X1 does not have physical port.
[07/25 13:36:28    226s] #WARNING (NRDB-733) PIN B0 in CELL_VIEW OA21X1 does not have physical port.
[07/25 13:36:28    226s] #WARNING (NRDB-733) PIN Y in CELL_VIEW OA21X1 does not have physical port.
[07/25 13:36:28    226s] #WARNING (NRDB-166) Boundary for CELL_VIEW SDFFRHQX8,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 13:36:28    226s] #WARNING (NRDB-733) PIN CK in CELL_VIEW SDFFRHQX8 does not have physical port.
[07/25 13:36:28    226s] #WARNING (NRDB-733) PIN D in CELL_VIEW SDFFRHQX8 does not have physical port.
[07/25 13:36:28    226s] #WARNING (NRDB-733) PIN Q in CELL_VIEW SDFFRHQX8 does not have physical port.
[07/25 13:36:28    226s] #WARNING (NRDB-733) PIN RN in CELL_VIEW SDFFRHQX8 does not have physical port.
[07/25 13:36:28    226s] #WARNING (NRDB-733) PIN SE in CELL_VIEW SDFFRHQX8 does not have physical port.
[07/25 13:36:28    226s] #WARNING (NRDB-733) PIN SI in CELL_VIEW SDFFRHQX8 does not have physical port.
[07/25 13:36:28    226s] #WARNING (NRDB-166) Boundary for CELL_VIEW XNOR3XL,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 13:36:28    226s] #WARNING (NRDB-733) PIN A in CELL_VIEW XNOR3XL does not have physical port.
[07/25 13:36:28    226s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[07/25 13:36:28    226s] #To increase the message display limit, refer to the product command reference manual.
[07/25 13:36:28    226s] #WARNING (NRDB-166) Boundary for CELL_VIEW DFFRHQX8,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 13:36:28    226s] #WARNING (NRDB-166) Boundary for CELL_VIEW NAND2X8,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 13:36:28    226s] #WARNING (NRDB-166) Boundary for CELL_VIEW NOR2X8,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 13:36:28    226s] #WARNING (NRDB-166) Boundary for CELL_VIEW XOR3X1,abstract is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[07/25 13:36:28    226s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[07/25 13:36:28    226s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[07/25 13:36:28    226s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[07/25 13:36:28    226s] Type 'man IMPSR-1256' for more detail.
[07/25 13:36:28    226s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/25 13:36:28    226s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[07/25 13:36:28    226s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[07/25 13:36:28    226s] Type 'man IMPSR-1256' for more detail.
[07/25 13:36:28    226s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/25 13:36:28    226s] CPU time for FollowPin 0 seconds
[07/25 13:36:28    226s] CPU time for FollowPin 0 seconds
[07/25 13:36:28    226s]   Number of IO ports routed: 0
[07/25 13:36:28    226s]   Number of Block ports routed: 0
[07/25 13:36:28    226s]   Number of Stripe ports routed: 0
[07/25 13:36:28    226s]   Number of Core ports routed: 52
[07/25 13:36:28    226s]   Number of Pad ports routed: 0
[07/25 13:36:28    226s]   Number of Power Bump ports routed: 0
[07/25 13:36:28    226s]   Number of Followpin connections: 26
[07/25 13:36:28    226s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2538.00 megs.
[07/25 13:36:28    226s] 
[07/25 13:36:28    226s] 
[07/25 13:36:28    226s] 
[07/25 13:36:28    226s]  Begin updating DB with routing results ...
[07/25 13:36:28    226s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[07/25 13:36:28    226s] Pin and blockage extraction finished
[07/25 13:36:28    226s] 
[07/25 13:36:28    226s] sroute created 78 wires.
[07/25 13:36:28    226s] ViaGen created 260 vias, deleted 8 vias to avoid violation.
[07/25 13:36:28    226s] +--------+----------------+----------------+
[07/25 13:36:28    226s] |  Layer |     Created    |     Deleted    |
[07/25 13:36:28    226s] +--------+----------------+----------------+
[07/25 13:36:28    226s] | Metal1 |       78       |       NA       |
[07/25 13:36:28    226s] |  Via12 |       52       |        0       |
[07/25 13:36:28    226s] |  Via23 |       52       |        0       |
[07/25 13:36:28    226s] |  Via34 |       52       |        0       |
[07/25 13:36:28    226s] |  Via45 |       52       |        0       |
[07/25 13:36:28    226s] |  Via56 |       52       |        8       |
[07/25 13:36:28    226s] +--------+----------------+----------------+
[07/25 13:38:53    237s] <CMD> saveDesign digital_safe_WEEK3.enc
[07/25 13:38:53    237s] #% Begin save design ... (date=07/25 13:38:53, mem=1120.7M)
[07/25 13:38:53    237s] % Begin Save ccopt configuration ... (date=07/25 13:38:53, mem=1122.7M)
[07/25 13:38:53    237s] % End Save ccopt configuration ... (date=07/25 13:38:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1123.6M, current mem=1123.6M)
[07/25 13:38:53    237s] % Begin Save netlist data ... (date=07/25 13:38:53, mem=1123.6M)
[07/25 13:38:53    237s] Writing Binary DB to digital_safe_WEEK3.enc.dat/digital_safe.v.bin in single-threaded mode...
[07/25 13:38:53    237s] % End Save netlist data ... (date=07/25 13:38:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1123.7M, current mem=1123.7M)
[07/25 13:38:53    237s] Saving symbol-table file ...
[07/25 13:38:53    237s] Saving congestion map file digital_safe_WEEK3.enc.dat/digital_safe.route.congmap.gz ...
[07/25 13:38:53    237s] % Begin Save AAE data ... (date=07/25 13:38:53, mem=1123.8M)
[07/25 13:38:53    237s] Saving AAE Data ...
[07/25 13:38:53    237s] % End Save AAE data ... (date=07/25 13:38:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1123.8M, current mem=1123.8M)
[07/25 13:38:53    237s] Saving preference file digital_safe_WEEK3.enc.dat/gui.pref.tcl ...
[07/25 13:38:53    237s] Saving mode setting ...
[07/25 13:38:53    237s] Saving global file ...
[07/25 13:38:53    237s] % Begin Save floorplan data ... (date=07/25 13:38:53, mem=1127.1M)
[07/25 13:38:53    237s] Saving floorplan file ...
[07/25 13:38:53    237s] % End Save floorplan data ... (date=07/25 13:38:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1127.2M, current mem=1127.2M)
[07/25 13:38:53    237s] Saving PG file digital_safe_WEEK3.enc.dat/digital_safe.pg.gz, version#2, (Created by Innovus v20.14-s095_1 on Fri Jul 25 13:38:53 2025)
[07/25 13:38:53    237s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1407.7M) ***
[07/25 13:38:53    237s] Saving Drc markers ...
[07/25 13:38:53    237s] ... No Drc file written since there is no markers found.
[07/25 13:38:53    237s] % Begin Save placement data ... (date=07/25 13:38:53, mem=1127.2M)
[07/25 13:38:53    237s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/25 13:38:53    237s] Save Adaptive View Pruning View Names to Binary file
[07/25 13:38:53    237s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1410.7M) ***
[07/25 13:38:53    237s] % End Save placement data ... (date=07/25 13:38:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1127.3M, current mem=1127.3M)
[07/25 13:38:53    237s] % Begin Save routing data ... (date=07/25 13:38:53, mem=1127.3M)
[07/25 13:38:53    237s] Saving route file ...
[07/25 13:38:53    237s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1407.7M) ***
[07/25 13:38:53    237s] % End Save routing data ... (date=07/25 13:38:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1127.4M, current mem=1127.4M)
[07/25 13:38:53    237s] Saving property file digital_safe_WEEK3.enc.dat/digital_safe.prop
[07/25 13:38:53    237s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1410.7M) ***
[07/25 13:38:53    237s] % Begin Save power constraints data ... (date=07/25 13:38:53, mem=1128.0M)
[07/25 13:38:53    237s] % End Save power constraints data ... (date=07/25 13:38:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1128.1M, current mem=1128.1M)
[07/25 13:38:53    237s] Generated self-contained design digital_safe_WEEK3.enc.dat
[07/25 13:38:53    237s] #% End save design ... (date=07/25 13:38:53, total cpu=0:00:00.2, real=0:00:00.0, peak res=1157.9M, current mem=1131.3M)
[07/25 13:38:53    237s] *** Message Summary: 0 warning(s), 0 error(s)
[07/25 13:38:53    237s] 
[07/25 13:39:15    238s] <CMD> saveNetlist digital_safe_WEEK3.v
[07/25 13:39:15    238s] Writing Netlist "digital_safe_WEEK3.v" ...
[07/25 13:44:17    259s] <CMD> addEndCap -preCap FILL2 -postCap FILL2 -prefix ENDCAP
[07/25 13:44:17    259s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[07/25 13:44:17    259s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[07/25 13:44:17    259s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[07/25 13:44:17    259s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[07/25 13:44:17    259s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[07/25 13:44:17    259s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[07/25 13:44:17    259s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[07/25 13:44:17    259s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[07/25 13:44:17    259s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[07/25 13:44:17    259s] OPERPROF: Starting DPlace-Init at level 1, MEM:1446.1M
[07/25 13:44:17    259s] z: 2, totalTracks: 1
[07/25 13:44:17    259s] z: 4, totalTracks: 1
[07/25 13:44:17    259s] z: 6, totalTracks: 1
[07/25 13:44:17    259s] #spOpts: VtWidth 
[07/25 13:44:17    259s] # Building digital_safe llgBox search-tree.
[07/25 13:44:17    259s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1448.1M
[07/25 13:44:17    259s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1448.1M
[07/25 13:44:17    259s] Core basic site is tsm3site
[07/25 13:44:17    259s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1448.1M
[07/25 13:44:17    259s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1473.1M
[07/25 13:44:17    259s] Use non-trimmed site array because memory saving is not enough.
[07/25 13:44:17    259s] SiteArray: non-trimmed site array dimensions = 25 x 202
[07/25 13:44:17    259s] SiteArray: use 28,672 bytes
[07/25 13:44:17    259s] SiteArray: current memory after site array memory allocation 1473.1M
[07/25 13:44:17    259s] SiteArray: FP blocked sites are writable
[07/25 13:44:17    259s] Estimated cell power/ground rail width = 0.945 um
[07/25 13:44:17    259s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 13:44:17    259s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1473.1M
[07/25 13:44:17    259s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1473.1M
[07/25 13:44:17    259s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.007, MEM:1473.1M
[07/25 13:44:17    259s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.007, MEM:1473.1M
[07/25 13:44:17    259s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1473.1MB).
[07/25 13:44:17    259s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.049, MEM:1473.1M
[07/25 13:44:17    259s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1473.1M
[07/25 13:44:17    259s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1473.1M
[07/25 13:44:17    259s] Minimum row-size in sites for endcap insertion = 5.
[07/25 13:44:17    259s] Minimum number of sites for row blockage       = 1.
[07/25 13:44:17    259s] Inserted 25 pre-endcap <FILL2> cells (prefix ENDCAP).
[07/25 13:44:17    259s] Inserted 25 post-endcap <FILL2> cells (prefix ENDCAP).
[07/25 13:44:17    259s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1473.1M
[07/25 13:44:17    259s] For 50 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[07/25 13:44:17    259s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1473.1M
[07/25 13:44:17    259s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1473.1M
[07/25 13:44:17    259s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1473.1M
[07/25 13:44:17    259s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1473.1M
[07/25 13:44:17    259s] All LLGs are deleted
[07/25 13:44:17    259s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1473.1M
[07/25 13:44:17    259s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1473.1M
[07/25 13:44:17    259s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1473.1M
[07/25 13:44:32    260s] <CMD> addEndCap -preCap FILL2 -postCap FILL2 -prefix ENDCAP
[07/25 13:44:32    260s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[07/25 13:44:32    260s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[07/25 13:44:32    260s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[07/25 13:44:32    260s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[07/25 13:44:32    260s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[07/25 13:44:32    260s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[07/25 13:44:32    260s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[07/25 13:44:32    260s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[07/25 13:44:32    260s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[07/25 13:44:32    260s] OPERPROF: Starting DPlace-Init at level 1, MEM:1475.2M
[07/25 13:44:32    260s] z: 2, totalTracks: 1
[07/25 13:44:32    260s] z: 4, totalTracks: 1
[07/25 13:44:32    260s] z: 6, totalTracks: 1
[07/25 13:44:32    260s] #spOpts: VtWidth mergeVia=F 
[07/25 13:44:32    260s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1475.2M
[07/25 13:44:32    260s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1475.2M
[07/25 13:44:32    260s] Core basic site is tsm3site
[07/25 13:44:32    260s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1475.2M
[07/25 13:44:32    260s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:1475.2M
[07/25 13:44:32    260s] Fast DP-INIT is on for default
[07/25 13:44:32    260s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 13:44:32    260s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1475.2M
[07/25 13:44:32    260s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1475.2M
[07/25 13:44:32    260s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1475.2MB).
[07/25 13:44:32    260s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1475.2M
[07/25 13:44:32    260s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1475.2M
[07/25 13:44:32    260s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1475.2M
[07/25 13:44:32    260s] Minimum row-size in sites for endcap insertion = 5.
[07/25 13:44:32    260s] Minimum number of sites for row blockage       = 1.
[07/25 13:44:32    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (8.580, 8.400).
[07/25 13:44:32    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:32    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (140.580, 8.400).
[07/25 13:44:32    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:32    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (8.580, 13.440).
[07/25 13:44:32    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:32    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (140.580, 13.440).
[07/25 13:44:32    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:32    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (8.580, 18.480).
[07/25 13:44:32    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:32    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (140.580, 18.480).
[07/25 13:44:32    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:32    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (8.580, 23.520).
[07/25 13:44:32    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:32    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (140.580, 23.520).
[07/25 13:44:32    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:32    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (8.580, 28.560).
[07/25 13:44:32    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:32    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (140.580, 28.560).
[07/25 13:44:32    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:32    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (8.580, 33.600).
[07/25 13:44:32    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:32    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (140.580, 33.600).
[07/25 13:44:32    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:32    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (8.580, 38.640).
[07/25 13:44:32    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:32    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (140.580, 38.640).
[07/25 13:44:32    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:32    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (8.580, 43.680).
[07/25 13:44:32    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:32    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (140.580, 43.680).
[07/25 13:44:32    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:32    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (8.580, 48.720).
[07/25 13:44:32    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:32    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (140.580, 48.720).
[07/25 13:44:32    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:32    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (8.580, 53.760).
[07/25 13:44:32    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:32    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (140.580, 53.760).
[07/25 13:44:32    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:32    260s] **WARN: (EMS-27):	Message (IMPSP-5119) has exceeded the current message display limit of 20.
[07/25 13:44:32    260s] To increase the message display limit, refer to the product command reference manual.
[07/25 13:44:32    260s] Inserted 0 pre-endcap <FILL2> cells (prefix ENDCAP).
[07/25 13:44:32    260s] Inserted 0 post-endcap <FILL2> cells (prefix ENDCAP).
[07/25 13:44:32    260s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'start' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[07/25 13:44:32    260s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'end' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[07/25 13:44:32    260s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1475.2M
[07/25 13:44:32    260s] For 0 new insts, *** Applied 0 GNC rules.
[07/25 13:44:32    260s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1475.2M
[07/25 13:44:32    260s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1475.2M
[07/25 13:44:32    260s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1475.2M
[07/25 13:44:32    260s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1475.2M
[07/25 13:44:32    260s] All LLGs are deleted
[07/25 13:44:32    260s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1475.2M
[07/25 13:44:32    260s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1475.2M
[07/25 13:44:32    260s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1475.2M
[07/25 13:44:33    260s] <CMD> addEndCap -preCap FILL2 -postCap FILL2 -prefix ENDCAP
[07/25 13:44:33    260s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[07/25 13:44:33    260s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[07/25 13:44:33    260s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[07/25 13:44:33    260s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[07/25 13:44:33    260s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[07/25 13:44:33    260s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[07/25 13:44:33    260s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[07/25 13:44:33    260s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[07/25 13:44:33    260s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[07/25 13:44:33    260s] OPERPROF: Starting DPlace-Init at level 1, MEM:1475.2M
[07/25 13:44:33    260s] z: 2, totalTracks: 1
[07/25 13:44:33    260s] z: 4, totalTracks: 1
[07/25 13:44:33    260s] z: 6, totalTracks: 1
[07/25 13:44:33    260s] #spOpts: VtWidth mergeVia=F 
[07/25 13:44:33    260s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1475.2M
[07/25 13:44:33    260s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1475.2M
[07/25 13:44:33    260s] Core basic site is tsm3site
[07/25 13:44:33    260s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1475.2M
[07/25 13:44:33    260s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1475.2M
[07/25 13:44:33    260s] Fast DP-INIT is on for default
[07/25 13:44:33    260s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 13:44:33    260s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1475.2M
[07/25 13:44:33    260s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1475.2M
[07/25 13:44:33    260s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1475.2MB).
[07/25 13:44:33    260s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1475.2M
[07/25 13:44:33    260s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1475.2M
[07/25 13:44:33    260s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1475.2M
[07/25 13:44:33    260s] Minimum row-size in sites for endcap insertion = 5.
[07/25 13:44:33    260s] Minimum number of sites for row blockage       = 1.
[07/25 13:44:33    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (8.580, 8.400).
[07/25 13:44:33    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:33    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (140.580, 8.400).
[07/25 13:44:33    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:33    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (8.580, 13.440).
[07/25 13:44:33    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:33    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (140.580, 13.440).
[07/25 13:44:33    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:33    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (8.580, 18.480).
[07/25 13:44:33    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:33    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (140.580, 18.480).
[07/25 13:44:33    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:33    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (8.580, 23.520).
[07/25 13:44:33    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:33    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (140.580, 23.520).
[07/25 13:44:33    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:33    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (8.580, 28.560).
[07/25 13:44:33    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:33    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (140.580, 28.560).
[07/25 13:44:33    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:33    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (8.580, 33.600).
[07/25 13:44:33    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:33    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (140.580, 33.600).
[07/25 13:44:33    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:33    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (8.580, 38.640).
[07/25 13:44:33    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:33    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (140.580, 38.640).
[07/25 13:44:33    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:33    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (8.580, 43.680).
[07/25 13:44:33    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:33    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (140.580, 43.680).
[07/25 13:44:33    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:33    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (8.580, 48.720).
[07/25 13:44:33    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:33    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (140.580, 48.720).
[07/25 13:44:33    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:33    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (8.580, 53.760).
[07/25 13:44:33    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:33    260s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (140.580, 53.760).
[07/25 13:44:33    260s] Type 'man IMPSP-5119' for more detail.
[07/25 13:44:33    260s] **WARN: (EMS-27):	Message (IMPSP-5119) has exceeded the current message display limit of 20.
[07/25 13:44:33    260s] To increase the message display limit, refer to the product command reference manual.
[07/25 13:44:33    260s] Inserted 0 pre-endcap <FILL2> cells (prefix ENDCAP).
[07/25 13:44:33    260s] Inserted 0 post-endcap <FILL2> cells (prefix ENDCAP).
[07/25 13:44:33    260s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'start' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[07/25 13:44:33    260s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'end' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[07/25 13:44:33    260s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1475.2M
[07/25 13:44:33    260s] For 0 new insts, *** Applied 0 GNC rules.
[07/25 13:44:33    260s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1475.2M
[07/25 13:44:33    260s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1475.2M
[07/25 13:44:33    260s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1475.2M
[07/25 13:44:33    260s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1475.2M
[07/25 13:44:33    260s] All LLGs are deleted
[07/25 13:44:33    260s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1475.2M
[07/25 13:44:33    260s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1475.2M
[07/25 13:44:33    260s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1473.2M
[07/25 13:44:53    262s] <CMD> addWellTap -cell FILL2 -cellInterval 40 -prefix WELLTAP
[07/25 13:44:53    262s] OPERPROF: Starting DPlace-Init at level 1, MEM:1475.2M
[07/25 13:44:53    262s] z: 2, totalTracks: 1
[07/25 13:44:53    262s] z: 4, totalTracks: 1
[07/25 13:44:53    262s] z: 6, totalTracks: 1
[07/25 13:44:53    262s] #spOpts: VtWidth mergeVia=F 
[07/25 13:44:53    262s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1475.2M
[07/25 13:44:53    262s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1475.2M
[07/25 13:44:53    262s] Core basic site is tsm3site
[07/25 13:44:53    262s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1475.2M
[07/25 13:44:53    262s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1475.2M
[07/25 13:44:53    262s] Fast DP-INIT is on for default
[07/25 13:44:53    262s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 13:44:53    262s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:1475.2M
[07/25 13:44:53    262s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:1475.2M
[07/25 13:44:53    262s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1475.2MB).
[07/25 13:44:53    262s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1475.2M
[07/25 13:44:53    262s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.600 (microns) as a multiple of cell FILL2's techSite 'tsm3site' width of 0.660 microns
[07/25 13:44:53    262s] Type 'man IMPSP-5134' for more detail.
[07/25 13:44:53    262s] For 100 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[07/25 13:44:53    262s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1475.2M
[07/25 13:44:53    262s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1475.2M
[07/25 13:44:53    262s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1475.2M
[07/25 13:44:53    262s] All LLGs are deleted
[07/25 13:44:53    262s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1475.2M
[07/25 13:44:53    262s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1475.2M
[07/25 13:44:53    262s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1475.2M
[07/25 13:44:53    262s] Inserted 100 well-taps <FILL2> cells (prefix WELLTAP).
[07/25 13:44:54    262s] <CMD> addWellTap -cell FILL2 -cellInterval 40 -prefix WELLTAP
[07/25 13:44:54    262s] OPERPROF: Starting DPlace-Init at level 1, MEM:1475.2M
[07/25 13:44:54    262s] z: 2, totalTracks: 1
[07/25 13:44:54    262s] z: 4, totalTracks: 1
[07/25 13:44:54    262s] z: 6, totalTracks: 1
[07/25 13:44:54    262s] #spOpts: VtWidth mergeVia=F 
[07/25 13:44:54    262s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1475.2M
[07/25 13:44:54    262s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1475.2M
[07/25 13:44:54    262s] Core basic site is tsm3site
[07/25 13:44:54    262s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1475.2M
[07/25 13:44:54    262s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1475.2M
[07/25 13:44:54    262s] Fast DP-INIT is on for default
[07/25 13:44:54    262s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 13:44:54    262s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1475.2M
[07/25 13:44:54    262s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1475.2M
[07/25 13:44:54    262s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1475.2MB).
[07/25 13:44:54    262s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1475.2M
[07/25 13:44:54    262s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.600 (microns) as a multiple of cell FILL2's techSite 'tsm3site' width of 0.660 microns
[07/25 13:44:54    262s] Type 'man IMPSP-5134' for more detail.
[07/25 13:44:54    262s] For 150 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[07/25 13:44:54    262s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1475.2M
[07/25 13:44:54    262s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1475.2M
[07/25 13:44:54    262s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1475.2M
[07/25 13:44:54    262s] All LLGs are deleted
[07/25 13:44:54    262s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1475.2M
[07/25 13:44:54    262s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1475.2M
[07/25 13:44:54    262s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1475.2M
[07/25 13:44:54    262s] Inserted 150 well-taps <FILL2> cells (prefix WELLTAP).
[07/25 13:45:02    262s] <CMD> addWellTap -cell FILL2 -cellInterval 40 -prefix WELLTAP
[07/25 13:45:02    262s] OPERPROF: Starting DPlace-Init at level 1, MEM:1475.2M
[07/25 13:45:02    262s] z: 2, totalTracks: 1
[07/25 13:45:02    262s] z: 4, totalTracks: 1
[07/25 13:45:02    262s] z: 6, totalTracks: 1
[07/25 13:45:02    262s] #spOpts: VtWidth mergeVia=F 
[07/25 13:45:02    262s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1475.2M
[07/25 13:45:02    262s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1475.2M
[07/25 13:45:02    262s] Core basic site is tsm3site
[07/25 13:45:02    262s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1475.2M
[07/25 13:45:02    262s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.001, MEM:1475.2M
[07/25 13:45:02    262s] Fast DP-INIT is on for default
[07/25 13:45:02    262s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 13:45:02    262s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.006, MEM:1475.2M
[07/25 13:45:02    262s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1475.2M
[07/25 13:45:02    262s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1475.2MB).
[07/25 13:45:02    262s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.008, MEM:1475.2M
[07/25 13:45:02    262s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.600 (microns) as a multiple of cell FILL2's techSite 'tsm3site' width of 0.660 microns
[07/25 13:45:02    262s] Type 'man IMPSP-5134' for more detail.
[07/25 13:45:02    262s] For 150 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[07/25 13:45:02    262s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1475.2M
[07/25 13:45:02    262s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1475.2M
[07/25 13:45:02    262s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1475.2M
[07/25 13:45:02    262s] All LLGs are deleted
[07/25 13:45:02    262s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1475.2M
[07/25 13:45:02    262s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1475.2M
[07/25 13:45:02    262s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1475.2M
[07/25 13:45:02    262s] Inserted 150 well-taps <FILL2> cells (prefix WELLTAP).
[07/25 13:45:12    263s] <CMD> addWellTap -cell FILL2 -cellInterval 40 -prefix WELLTAP
[07/25 13:45:12    263s] OPERPROF: Starting DPlace-Init at level 1, MEM:1475.2M
[07/25 13:45:12    263s] z: 2, totalTracks: 1
[07/25 13:45:12    263s] z: 4, totalTracks: 1
[07/25 13:45:12    263s] z: 6, totalTracks: 1
[07/25 13:45:12    263s] #spOpts: VtWidth mergeVia=F 
[07/25 13:45:12    263s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1475.2M
[07/25 13:45:12    263s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1475.2M
[07/25 13:45:12    263s] Core basic site is tsm3site
[07/25 13:45:12    263s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1475.2M
[07/25 13:45:12    263s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1475.2M
[07/25 13:45:12    263s] Fast DP-INIT is on for default
[07/25 13:45:12    263s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 13:45:12    263s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1475.2M
[07/25 13:45:12    263s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1475.2M
[07/25 13:45:12    263s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1475.2MB).
[07/25 13:45:12    263s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:1475.2M
[07/25 13:45:12    263s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.600 (microns) as a multiple of cell FILL2's techSite 'tsm3site' width of 0.660 microns
[07/25 13:45:12    263s] Type 'man IMPSP-5134' for more detail.
[07/25 13:45:12    263s] For 150 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[07/25 13:45:12    263s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1475.2M
[07/25 13:45:12    263s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1475.2M
[07/25 13:45:12    263s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1475.2M
[07/25 13:45:12    263s] All LLGs are deleted
[07/25 13:45:12    263s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1475.2M
[07/25 13:45:12    263s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1475.2M
[07/25 13:45:12    263s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1475.2M
[07/25 13:45:12    263s] Inserted 150 well-taps <FILL2> cells (prefix WELLTAP).
[07/25 13:45:18    264s] <CMD> selectInst WELLTAP_390
[07/25 13:45:19    264s] <CMD> deselectAll
[07/25 13:45:19    264s] <CMD> selectInst WELLTAP_534
[07/25 13:45:28    265s] <CMD> setLayerPreference node_layer -isVisible 0
[07/25 13:45:32    265s] <CMD> gui_select -rect {6.75700 128.86850 190.65550 24.78700}
[07/25 13:45:32    265s] <CMD> deselectAll
[07/25 13:45:34    266s] <CMD> gui_select -append -rect {2.60650 138.12700 148.83100 6.58850}
[07/25 13:45:36    266s] <CMD> deleteSelectedFromFPlan
[07/25 13:45:39    266s] <CMD> setLayerPreference node_layer -isVisible 1
[07/25 13:45:49    267s] <CMD> addWellTap -cell FILL2 -cellInterval 40 -prefix WELLTAP
[07/25 13:45:49    267s] OPERPROF: Starting DPlace-Init at level 1, MEM:1475.2M
[07/25 13:45:49    267s] z: 2, totalTracks: 1
[07/25 13:45:49    267s] z: 4, totalTracks: 1
[07/25 13:45:49    267s] z: 6, totalTracks: 1
[07/25 13:45:49    267s] #spOpts: VtWidth mergeVia=F 
[07/25 13:45:49    267s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1475.2M
[07/25 13:45:49    267s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1475.2M
[07/25 13:45:49    267s] Core basic site is tsm3site
[07/25 13:45:49    267s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1475.2M
[07/25 13:45:49    267s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1475.2M
[07/25 13:45:49    267s] Fast DP-INIT is on for default
[07/25 13:45:49    267s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 13:45:49    267s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:1475.2M
[07/25 13:45:49    267s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1475.2M
[07/25 13:45:49    267s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1475.2MB).
[07/25 13:45:49    267s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:1475.2M
[07/25 13:45:49    267s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.600 (microns) as a multiple of cell FILL2's techSite 'tsm3site' width of 0.660 microns
[07/25 13:45:49    267s] Type 'man IMPSP-5134' for more detail.
[07/25 13:45:49    267s] For 100 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[07/25 13:45:49    267s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1475.2M
[07/25 13:45:49    267s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1475.2M
[07/25 13:45:49    267s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1475.2M
[07/25 13:45:49    267s] All LLGs are deleted
[07/25 13:45:49    267s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1475.2M
[07/25 13:45:49    267s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1475.2M
[07/25 13:45:49    267s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1475.2M
[07/25 13:45:49    267s] Inserted 100 well-taps <FILL2> cells (prefix WELLTAP).
[07/25 13:46:31    269s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/25 13:46:31    269s] <CMD> setEndCapMode -reset
[07/25 13:46:31    269s] <CMD> setEndCapMode -boundary_tap false
[07/25 13:46:31    269s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[07/25 13:46:31    269s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[07/25 13:46:31    269s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY3X1 DLY2X1 DLY4X1 DLY1X1 CLKBUFX3 BUFX8 CLKBUFX8 CLKBUFX4 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX16 INVX4 INVX20 CLKINVX8 INVX3 INVX2 INVX12 INVX1 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[07/25 13:46:31    269s] <CMD> setPlaceMode -reset
[07/25 13:46:31    269s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[07/25 13:46:33    270s] <CMD> setPlaceMode -fp false
[07/25 13:46:33    270s] <CMD> place_design
[07/25 13:46:33    270s] [check_scan_connected]: number of scan connected with missing definition = 2, number of scan = 34, number of sequential = 40, percentage of missing scan cell = 5.00% (2 / 40)
[07/25 13:46:33    270s] ### Time Record (colorize_geometry) is installed.
[07/25 13:46:33    270s] #Start colorize_geometry on Fri Jul 25 13:46:33 2025
[07/25 13:46:33    270s] #
[07/25 13:46:33    270s] ### Time Record (Pre Callback) is installed.
[07/25 13:46:33    270s] ### Time Record (Pre Callback) is uninstalled.
[07/25 13:46:33    270s] ### Time Record (DB Import) is installed.
[07/25 13:46:33    270s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER Metal5. This will cause routability problems for NanoRoute.
[07/25 13:46:33    270s] #WARNING (NRDB-976) The TRACK STEP 0.9900 for preferred direction tracks is smaller than the PITCH 1.3200 for LAYER Metal6. This will cause routability problems for NanoRoute.
[07/25 13:46:33    270s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1995764287 placement=1504785805 pin_access=1 inst_pattern=1 halo=0
[07/25 13:46:33    270s] ### Time Record (DB Import) is uninstalled.
[07/25 13:46:33    270s] ### Time Record (DB Export) is installed.
[07/25 13:46:33    270s] Extracting standard cell pins and blockage ...... 
[07/25 13:46:33    270s] Pin and blockage extraction finished
[07/25 13:46:33    270s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1995764287 placement=1504785805 pin_access=1 inst_pattern=1 halo=0
[07/25 13:46:33    270s] ### Time Record (DB Export) is uninstalled.
[07/25 13:46:33    270s] ### Time Record (Post Callback) is installed.
[07/25 13:46:33    270s] ### Time Record (Post Callback) is uninstalled.
[07/25 13:46:33    270s] #
[07/25 13:46:33    270s] #colorize_geometry statistics:
[07/25 13:46:33    270s] #Cpu time = 00:00:00
[07/25 13:46:33    270s] #Elapsed time = 00:00:00
[07/25 13:46:33    270s] #Increased memory = -1.80 (MB)
[07/25 13:46:33    270s] #Total memory = 1144.20 (MB)
[07/25 13:46:33    270s] #Peak memory = 1157.90 (MB)
[07/25 13:46:33    270s] #Number of warnings = 2
[07/25 13:46:33    270s] #Total number of warnings = 32
[07/25 13:46:33    270s] #Number of fails = 0
[07/25 13:46:33    270s] #Total number of fails = 0
[07/25 13:46:33    270s] #Complete colorize_geometry on Fri Jul 25 13:46:33 2025
[07/25 13:46:33    270s] #
[07/25 13:46:33    270s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[07/25 13:46:33    270s] ### Time Record (colorize_geometry) is uninstalled.
[07/25 13:46:33    270s] ### 
[07/25 13:46:33    270s] ###   Scalability Statistics
[07/25 13:46:33    270s] ### 
[07/25 13:46:33    270s] ### ------------------------+----------------+----------------+----------------+
[07/25 13:46:33    270s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[07/25 13:46:33    270s] ### ------------------------+----------------+----------------+----------------+
[07/25 13:46:33    270s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[07/25 13:46:33    270s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[07/25 13:46:33    270s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[07/25 13:46:33    270s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[07/25 13:46:33    270s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[07/25 13:46:33    270s] ### ------------------------+----------------+----------------+----------------+
[07/25 13:46:33    270s] ### 
[07/25 13:46:33    270s] *** Starting placeDesign default flow ***
[07/25 13:46:33    270s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:46:33    270s] ### Creating LA Mngr. totSessionCpu=0:04:30 mem=1458.2M
[07/25 13:46:33    270s] ### Creating LA Mngr, finished. totSessionCpu=0:04:30 mem=1458.2M
[07/25 13:46:33    270s] *** Start deleteBufferTree ***
[07/25 13:46:33    270s] Info: Detect buffers to remove automatically.
[07/25 13:46:33    270s] Analyzing netlist ...
[07/25 13:46:33    270s] Updating netlist
[07/25 13:46:33    270s] 
[07/25 13:46:33    270s] *summary: 0 instances (buffers/inverters) removed
[07/25 13:46:33    270s] *** Finish deleteBufferTree (0:00:00.0) ***
[07/25 13:46:33    270s] 
[07/25 13:46:33    270s] TimeStamp Deleting Cell Server Begin ...
[07/25 13:46:33    270s] 
[07/25 13:46:33    270s] TimeStamp Deleting Cell Server End ...
[07/25 13:46:33    270s] **INFO: Enable pre-place timing setting for timing analysis
[07/25 13:46:33    270s] Set Using Default Delay Limit as 101.
[07/25 13:46:33    270s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/25 13:46:33    270s] Set Default Net Delay as 0 ps.
[07/25 13:46:33    270s] Set Default Net Load as 0 pF. 
[07/25 13:46:33    270s] **INFO: Analyzing IO path groups for slack adjustment
[07/25 13:46:33    270s] **INFO: Disable pre-place timing setting for timing analysis
[07/25 13:46:33    270s] Set Using Default Delay Limit as 1000.
[07/25 13:46:33    270s] Set Default Net Delay as 1000 ps.
[07/25 13:46:33    270s] Set Default Net Load as 0.5 pF. 
[07/25 13:46:33    270s] **INFO: Pre-place timing setting for timing analysis already disabled
[07/25 13:46:33    270s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1481.6M
[07/25 13:46:33    270s] Deleted 600 physical insts (cell - / prefix -).
[07/25 13:46:33    270s] Did not delete 100 physical insts as they were marked preplaced.
[07/25 13:46:33    270s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1481.6M
[07/25 13:46:33    270s] INFO: #ExclusiveGroups=0
[07/25 13:46:33    270s] INFO: There are no Exclusive Groups.
[07/25 13:46:33    270s] *** Starting "NanoPlace(TM) placement v#9 (mem=1481.6M)" ...
[07/25 13:46:33    270s] Wait...
[07/25 13:46:34    270s] *** Build Buffered Sizing Timing Model
[07/25 13:46:34    270s] (cpu=0:00:00.3 mem=1481.6M) ***
[07/25 13:46:34    270s] *** Build Virtual Sizing Timing Model
[07/25 13:46:34    270s] (cpu=0:00:00.4 mem=1481.6M) ***
[07/25 13:46:34    270s] No user-set net weight.
[07/25 13:46:34    270s] Net fanout histogram:
[07/25 13:46:34    270s] 2		: 466 (83.1%) nets
[07/25 13:46:34    270s] 3		: 35 (6.2%) nets
[07/25 13:46:34    270s] 4     -	14	: 56 (10.0%) nets
[07/25 13:46:34    270s] 15    -	39	: 2 (0.4%) nets
[07/25 13:46:34    270s] 40    -	79	: 2 (0.4%) nets
[07/25 13:46:34    270s] 80    -	159	: 0 (0.0%) nets
[07/25 13:46:34    270s] 160   -	319	: 0 (0.0%) nets
[07/25 13:46:34    270s] 320   -	639	: 0 (0.0%) nets
[07/25 13:46:34    270s] 640   -	1279	: 0 (0.0%) nets
[07/25 13:46:34    270s] 1280  -	2559	: 0 (0.0%) nets
[07/25 13:46:34    270s] 2560  -	5119	: 0 (0.0%) nets
[07/25 13:46:34    270s] 5120+		: 0 (0.0%) nets
[07/25 13:46:34    270s] no activity file in design. spp won't run.
[07/25 13:46:34    270s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[07/25 13:46:34    270s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[07/25 13:46:34    270s] Define the scan chains before using this option.
[07/25 13:46:34    270s] Type 'man IMPSP-9042' for more detail.
[07/25 13:46:34    270s] z: 2, totalTracks: 1
[07/25 13:46:34    270s] z: 4, totalTracks: 1
[07/25 13:46:34    270s] z: 6, totalTracks: 1
[07/25 13:46:34    270s] **ERROR: (IMPSP-281):	Physical library for inst 'alert_reg' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'attempts_reg[1]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'current_code_reg[31]' of cell type 'SDFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type SDFFRHQX8. 
Input the .lef library for cell type SDFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[1]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[2]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[3]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[4]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[5]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[9]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[10]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[11]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[12]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[13]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[16]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[17]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'lock_timer_reg[18]' of cell type 'DFFRHQX8' is not defined. 
Most probably the .lef file is not input for the cell type DFFRHQX8. 
Input the .lef library for cell type DFFRHQX8 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5111' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5113' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5114' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**ERROR: (IMPSP-281):	Physical library for inst 'g5118' of cell type 'AO21X2' is not defined. 
Most probably the .lef file is not input for the cell type AO21X2. 
Input the .lef library for cell type AO21X2 and re-run placement.
**WARN: (EMS-27):	Message (IMPSP-281) has exceeded the current message display limit of 20.
[07/25 13:46:34    270s] To increase the message display limit, refer to the product command reference manual.
[07/25 13:46:34    270s] #std cell=429 (100 fixed + 329 movable) #buf cell=0 #inv cell=75 #block=0 (0 floating + 0 preplaced)
[07/25 13:46:34    270s] #ioInst=0 #net=561 #term=1441 #term/net=2.57, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=134
[07/25 13:46:34    270s] stdCell: 386 single + 0 double + 43 multi
[07/25 13:46:34    270s] Total standard cell length = 2.7859 (mm), area = 0.0140 (mm^2)
[07/25 13:46:34    270s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1481.6M
[07/25 13:46:34    270s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1481.6M
[07/25 13:46:34    270s] Core basic site is tsm3site
[07/25 13:46:34    270s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1481.6M
[07/25 13:46:34    270s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:1497.6M
[07/25 13:46:34    270s] SiteArray: non-trimmed site array dimensions = 25 x 202
[07/25 13:46:34    270s] SiteArray: use 28,672 bytes
[07/25 13:46:34    270s] SiteArray: current memory after site array memory allocation 1497.6M
[07/25 13:46:34    270s] SiteArray: FP blocked sites are writable
[07/25 13:46:34    270s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 13:46:34    270s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1497.6M
[07/25 13:46:34    270s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1497.6M
[07/25 13:46:34    270s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1497.6M
[07/25 13:46:34    270s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:1497.6M
[07/25 13:46:34    270s] OPERPROF: Starting pre-place ADS at level 1, MEM:1497.6M
[07/25 13:46:34    270s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1497.6M
[07/25 13:46:34    270s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1497.6M
[07/25 13:46:34    270s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1497.6M
[07/25 13:46:34    270s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1497.6M
[07/25 13:46:34    270s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1497.6M
[07/25 13:46:34    270s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1497.6M
[07/25 13:46:34    270s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1497.6M
[07/25 13:46:34    270s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1497.6M
[07/25 13:46:34    270s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1497.6M
[07/25 13:46:34    270s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1497.6M
[07/25 13:46:34    270s] ADSU 0.889 -> 0.908. GS 40.320
[07/25 13:46:34    270s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:1497.6M
[07/25 13:46:34    270s] Average module density = 0.908.
[07/25 13:46:34    270s] Density for the design = 0.908.
[07/25 13:46:34    270s]        = stdcell_area 4021 sites (13375 um^2) / alloc_area 4431 sites (14738 um^2).
[07/25 13:46:34    270s] Pin Density = 0.2853.
[07/25 13:46:34    270s]             = total # of pins 1441 / total area 5050.
[07/25 13:46:34    270s] OPERPROF: Starting spMPad at level 1, MEM:1397.6M
[07/25 13:46:34    270s] OPERPROF:   Starting spContextMPad at level 2, MEM:1397.6M
[07/25 13:46:34    270s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1397.6M
[07/25 13:46:34    270s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1397.6M
[07/25 13:46:34    270s] Initial padding reaches pin density 1.000 for top
[07/25 13:46:34    270s] InitPadU 0.908 -> 0.950 for top
[07/25 13:46:34    270s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1397.6M
[07/25 13:46:34    270s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1397.6M
[07/25 13:46:34    270s] === lastAutoLevel = 6 
[07/25 13:46:34    270s] OPERPROF: Starting spInitNetWt at level 1, MEM:1397.6M
[07/25 13:46:34    270s] no activity file in design. spp won't run.
[07/25 13:46:34    270s] [spp] 0
[07/25 13:46:34    270s] [adp] 0:1:1:3
[07/25 13:46:34    270s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.170, REAL:0.167, MEM:1456.3M
[07/25 13:46:34    270s] Clock gating cells determined by native netlist tracing.
[07/25 13:46:34    270s] no activity file in design. spp won't run.
[07/25 13:46:34    270s] no activity file in design. spp won't run.
[07/25 13:46:34    270s] Effort level <high> specified for reg2reg path_group
[07/25 13:46:34    270s] OPERPROF: Starting npMain at level 1, MEM:1460.3M
[07/25 13:46:35    270s] OPERPROF:   Starting npPlace at level 2, MEM:1461.3M
[07/25 13:46:35    270s] Iteration  1: Total net bbox = 9.575e-12 (3.81e-12 5.76e-12)
[07/25 13:46:35    270s]               Est.  stn bbox = 1.008e-11 (3.95e-12 6.13e-12)
[07/25 13:46:35    270s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1462.3M
[07/25 13:46:35    270s] Iteration  2: Total net bbox = 9.575e-12 (3.81e-12 5.76e-12)
[07/25 13:46:35    270s]               Est.  stn bbox = 1.008e-11 (3.95e-12 6.13e-12)
[07/25 13:46:35    270s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1462.3M
[07/25 13:46:35    270s] exp_mt_sequential is set from setPlaceMode option to 1
[07/25 13:46:35    270s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[07/25 13:46:35    270s] place_exp_mt_interval set to default 32
[07/25 13:46:35    270s] place_exp_mt_interval_bias (first half) set to default 0.750000
[07/25 13:46:35    270s] Iteration  3: Total net bbox = 4.860e+00 (1.78e+00 3.09e+00)
[07/25 13:46:35    270s]               Est.  stn bbox = 5.611e+00 (2.03e+00 3.58e+00)
[07/25 13:46:35    270s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1463.7M
[07/25 13:46:35    270s] Total number of setup views is 1.
[07/25 13:46:35    270s] Total number of active setup views is 1.
[07/25 13:46:35    270s] Active setup views:
[07/25 13:46:35    270s]     WORST
[07/25 13:46:35    270s] Iteration  4: Total net bbox = 4.593e+03 (2.64e+03 1.95e+03)
[07/25 13:46:35    270s]               Est.  stn bbox = 5.269e+03 (2.99e+03 2.28e+03)
[07/25 13:46:35    270s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1463.7M
[07/25 13:46:35    270s] Iteration  5: Total net bbox = 5.785e+03 (2.89e+03 2.90e+03)
[07/25 13:46:35    270s]               Est.  stn bbox = 6.682e+03 (3.32e+03 3.36e+03)
[07/25 13:46:35    270s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1464.7M
[07/25 13:46:35    270s] OPERPROF:   Finished npPlace at level 2, CPU:0.110, REAL:0.100, MEM:1464.7M
[07/25 13:46:35    270s] OPERPROF: Finished npMain at level 1, CPU:0.110, REAL:1.102, MEM:1464.7M
[07/25 13:46:35    270s] [adp] clock
[07/25 13:46:35    270s] [adp] weight, nr nets, wire length
[07/25 13:46:35    270s] [adp]      0        0  0.000000
[07/25 13:46:35    270s] [adp] data
[07/25 13:46:35    270s] [adp] weight, nr nets, wire length
[07/25 13:46:35    270s] [adp]      0      561  25552.608000
[07/25 13:46:35    270s] [adp] 0.000000|0.000000|0.000000
[07/25 13:46:35    270s] Iteration  6: Total net bbox = 1.205e+04 (6.81e+03 5.23e+03)
[07/25 13:46:35    270s]               Est.  stn bbox = 1.307e+04 (7.32e+03 5.75e+03)
[07/25 13:46:35    270s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1464.7M
[07/25 13:46:35    270s] *** cost = 1.205e+04 (6.81e+03 5.23e+03) (cpu for global=0:00:00.1) real=0:00:01.0***
[07/25 13:46:35    270s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[07/25 13:46:35    270s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1464.7M
[07/25 13:46:35    270s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1464.7M
[07/25 13:46:35    270s] Solver runtime cpu: 0:00:00.1 real: 0:00:00.1
[07/25 13:46:35    270s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
[07/25 13:46:35    270s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/25 13:46:35    270s] Type 'man IMPSP-9025' for more detail.
[07/25 13:46:35    270s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1464.7M
[07/25 13:46:35    270s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1464.7M
[07/25 13:46:35    270s] z: 2, totalTracks: 1
[07/25 13:46:35    270s] z: 4, totalTracks: 1
[07/25 13:46:35    270s] z: 6, totalTracks: 1
[07/25 13:46:35    270s] #spOpts: mergeVia=F 
[07/25 13:46:35    270s] All LLGs are deleted
[07/25 13:46:35    270s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1464.7M
[07/25 13:46:35    270s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1464.7M
[07/25 13:46:35    270s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1464.7M
[07/25 13:46:35    270s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1464.7M
[07/25 13:46:35    270s] Core basic site is tsm3site
[07/25 13:46:35    270s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1464.7M
[07/25 13:46:35    270s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.003, MEM:1480.7M
[07/25 13:46:35    270s] Fast DP-INIT is on for default
[07/25 13:46:35    270s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 13:46:35    270s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.009, MEM:1480.7M
[07/25 13:46:35    270s] OPERPROF:       Starting CMU at level 4, MEM:1480.7M
[07/25 13:46:35    270s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1483.8M
[07/25 13:46:35    270s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:1483.8M
[07/25 13:46:35    270s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1483.8MB).
[07/25 13:46:35    270s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.013, MEM:1483.8M
[07/25 13:46:35    270s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.013, MEM:1483.8M
[07/25 13:46:35    270s] TDRefine: refinePlace mode is spiral
[07/25 13:46:35    270s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8269.1
[07/25 13:46:35    270s] OPERPROF: Starting RefinePlace at level 1, MEM:1483.8M
[07/25 13:46:35    270s] *** Starting refinePlace (0:04:31 mem=1483.8M) ***
[07/25 13:46:35    270s] Total net bbox length = 1.225e+04 (7.013e+03 5.241e+03) (ext = 4.783e+03)
[07/25 13:46:35    270s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/25 13:46:35    270s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1483.8M
[07/25 13:46:35    270s] Starting refinePlace ...
[07/25 13:46:35    270s] ** Cut row section cpu time 0:00:00.0.
[07/25 13:46:35    270s]    Spread Effort: high, standalone mode, useDDP on.
[07/25 13:46:35    270s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1484.8MB) @(0:04:31 - 0:04:31).
[07/25 13:46:35    270s] Move report: preRPlace moves 286 insts, mean move: 10.43 um, max move: 65.60 um 
[07/25 13:46:35    270s] 	Max move on inst (csa_tree_ADD_TC_OP_2_groupi_g2160): (89.70, 78.82) --> (34.32, 89.04)
[07/25 13:46:35    270s] 	Length: 21 sites, height: 1 rows, site name: tsm3site, cell type: ADDFXL
[07/25 13:46:35    270s] wireLenOptFixPriorityInst 0 inst fixed
[07/25 13:46:35    270s] Placement tweakage begins.
[07/25 13:46:35    270s] wire length = 1.754e+04
[07/25 13:46:35    270s] wire length = 1.573e+04
[07/25 13:46:35    270s] Placement tweakage ends.
[07/25 13:46:35    270s] Move report: tweak moves 138 insts, mean move: 12.49 um, max move: 45.42 um 
[07/25 13:46:35    270s] 	Max move on inst (csa_tree_ADD_TC_OP_2_groupi_g2161): (73.92, 129.36) --> (89.10, 99.12)
[07/25 13:46:35    270s] 
[07/25 13:46:35    270s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[07/25 13:46:35    270s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/25 13:46:35    270s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1484.8MB) @(0:04:31 - 0:04:31).
[07/25 13:46:35    270s] Move report: Detail placement moves 286 insts, mean move: 10.85 um, max move: 65.60 um 
[07/25 13:46:35    270s] 	Max move on inst (csa_tree_ADD_TC_OP_2_groupi_g2160): (89.70, 78.82) --> (34.32, 89.04)
[07/25 13:46:35    270s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1484.8MB
[07/25 13:46:35    270s] Statistics of distance of Instance movement in refine placement:
[07/25 13:46:35    270s]   maximum (X+Y) =        65.60 um
[07/25 13:46:35    270s]   inst (csa_tree_ADD_TC_OP_2_groupi_g2160) with max move: (89.7035, 78.8245) -> (34.32, 89.04)
[07/25 13:46:35    270s]   mean    (X+Y) =        10.85 um
[07/25 13:46:35    270s] Summary Report:
[07/25 13:46:35    270s] Instances move: 286 (out of 286 movable)
[07/25 13:46:35    270s] Instances flipped: 0
[07/25 13:46:35    270s] Mean displacement: 10.85 um
[07/25 13:46:35    270s] Max displacement: 65.60 um (Instance: csa_tree_ADD_TC_OP_2_groupi_g2160) (89.7035, 78.8245) -> (34.32, 89.04)
[07/25 13:46:35    270s] 	Length: 21 sites, height: 1 rows, site name: tsm3site, cell type: ADDFXL
[07/25 13:46:35    270s] Total instances moved : 286
[07/25 13:46:35    270s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.018, MEM:1484.8M
[07/25 13:46:35    270s] Total net bbox length = 1.398e+04 (7.134e+03 6.847e+03) (ext = 4.859e+03)
[07/25 13:46:35    270s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1484.8MB
[07/25 13:46:35    270s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1484.8MB) @(0:04:31 - 0:04:31).
[07/25 13:46:35    270s] *** Finished refinePlace (0:04:31 mem=1484.8M) ***
[07/25 13:46:35    270s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8269.1
[07/25 13:46:35    270s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.020, MEM:1484.8M
[07/25 13:46:35    270s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1484.8M
[07/25 13:46:35    270s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1484.8M
[07/25 13:46:35    270s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1484.8M
[07/25 13:46:35    270s] All LLGs are deleted
[07/25 13:46:35    270s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1484.8M
[07/25 13:46:35    270s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1484.8M
[07/25 13:46:35    270s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1480.8M
[07/25 13:46:35    270s] *** End of Placement (cpu=0:00:00.8, real=0:00:02.0, mem=1480.8M) ***
[07/25 13:46:35    270s] z: 2, totalTracks: 1
[07/25 13:46:35    270s] z: 4, totalTracks: 1
[07/25 13:46:35    270s] z: 6, totalTracks: 1
[07/25 13:46:35    270s] #spOpts: mergeVia=F 
[07/25 13:46:35    270s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1480.8M
[07/25 13:46:35    270s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1480.8M
[07/25 13:46:35    270s] Core basic site is tsm3site
[07/25 13:46:35    270s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1480.8M
[07/25 13:46:35    270s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1480.8M
[07/25 13:46:35    271s] Fast DP-INIT is on for default
[07/25 13:46:35    271s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/25 13:46:35    271s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.006, MEM:1480.8M
[07/25 13:46:35    271s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.007, MEM:1480.8M
[07/25 13:46:35    271s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1480.8M
[07/25 13:46:35    271s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1480.8M
[07/25 13:46:35    271s] default core: bins with density > 0.750 = 44.44 % ( 4 / 9 )
[07/25 13:46:35    271s] Density distribution unevenness ratio = 5.568%
[07/25 13:46:35    271s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1480.8M
[07/25 13:46:35    271s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1480.8M
[07/25 13:46:35    271s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1480.8M
[07/25 13:46:35    271s] All LLGs are deleted
[07/25 13:46:35    271s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1480.8M
[07/25 13:46:35    271s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1480.8M
[07/25 13:46:35    271s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1480.8M
[07/25 13:46:35    271s] *** Free Virtual Timing Model ...(mem=1480.8M)
[07/25 13:46:35    271s] Starting IO pin assignment...
[07/25 13:46:35    271s] The design is not routed. Using placement based method for pin assignment.
[07/25 13:46:35    271s] Completed IO pin assignment.
[07/25 13:46:35    271s] **INFO: Enable pre-place timing setting for timing analysis
[07/25 13:46:35    271s] Set Using Default Delay Limit as 101.
[07/25 13:46:35    271s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/25 13:46:35    271s] Set Default Net Delay as 0 ps.
[07/25 13:46:35    271s] Set Default Net Load as 0 pF. 
[07/25 13:46:35    271s] **INFO: Analyzing IO path groups for slack adjustment
[07/25 13:46:35    271s] **INFO: Disable pre-place timing setting for timing analysis
[07/25 13:46:35    271s] Set Using Default Delay Limit as 1000.
[07/25 13:46:35    271s] Set Default Net Delay as 1000 ps.
[07/25 13:46:35    271s] Set Default Net Load as 0.5 pF. 
[07/25 13:46:35    271s] Info: Disable timing driven in postCTS congRepair.
[07/25 13:46:35    271s] 
[07/25 13:46:35    271s] Starting congRepair ...
[07/25 13:46:35    271s] User Input Parameters:
[07/25 13:46:35    271s] - Congestion Driven    : On
[07/25 13:46:35    271s] - Timing Driven        : Off
[07/25 13:46:35    271s] - Area-Violation Based : On
[07/25 13:46:35    271s] - Start Rollback Level : -5
[07/25 13:46:35    271s] - Legalized            : On
[07/25 13:46:35    271s] - Window Based         : Off
[07/25 13:46:35    271s] - eDen incr mode       : Off
[07/25 13:46:35    271s] - Small incr mode      : Off
[07/25 13:46:35    271s] 
[07/25 13:46:35    271s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1471.3M
[07/25 13:46:35    271s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.003, MEM:1471.3M
[07/25 13:46:35    271s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1471.3M
[07/25 13:46:35    271s] Starting Early Global Route congestion estimation: mem = 1471.3M
[07/25 13:46:35    271s] (I)       Started Import and model ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Create place DB ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Import place data ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Read instances and placement ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Read nets ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Create route DB ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       == Non-default Options ==
[07/25 13:46:35    271s] (I)       Maximum routing layer                              : 6
[07/25 13:46:35    271s] (I)       Number of threads                                  : 1
[07/25 13:46:35    271s] (I)       Use non-blocking free Dbs wires                    : false
[07/25 13:46:35    271s] (I)       Method to set GCell size                           : row
[07/25 13:46:35    271s] (I)       Counted 400 PG shapes. We will not process PG shapes layer by layer.
[07/25 13:46:35    271s] (I)       Started Import route data (1T) ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Use row-based GCell size
[07/25 13:46:35    271s] (I)       Use row-based GCell align
[07/25 13:46:35    271s] (I)       GCell unit size   : 10080
[07/25 13:46:35    271s] (I)       GCell multiplier  : 1
[07/25 13:46:35    271s] (I)       GCell row height  : 10080
[07/25 13:46:35    271s] (I)       Actual row height : 10080
[07/25 13:46:35    271s] (I)       GCell align ref   : 17160 16800
[07/25 13:46:35    271s] [NR-eGR] Track table information for default rule: 
[07/25 13:46:35    271s] [NR-eGR] Metal1 has no routable track
[07/25 13:46:35    271s] [NR-eGR] Metal2 has single uniform track structure
[07/25 13:46:35    271s] [NR-eGR] Metal3 has single uniform track structure
[07/25 13:46:35    271s] [NR-eGR] Metal4 has single uniform track structure
[07/25 13:46:35    271s] [NR-eGR] Metal5 has single uniform track structure
[07/25 13:46:35    271s] [NR-eGR] Metal6 has single uniform track structure
[07/25 13:46:35    271s] (I)       ================ Default via ================
[07/25 13:46:35    271s] (I)       +---+------------------+--------------------+
[07/25 13:46:35    271s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut    |
[07/25 13:46:35    271s] (I)       +---+------------------+--------------------+
[07/25 13:46:35    271s] (I)       | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[07/25 13:46:35    271s] (I)       | 2 |    2  via2       |   16  V23_2x1_VH_E |
[07/25 13:46:35    271s] (I)       | 3 |    3  via3       |   23  V34_2x1_HV_E |
[07/25 13:46:35    271s] (I)       | 4 |    4  via4       |   32  V45_1x2_VH_N |
[07/25 13:46:35    271s] (I)       | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[07/25 13:46:35    271s] (I)       +---+------------------+--------------------+
[07/25 13:46:35    271s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Read routing blockages ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Read instance blockages ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Read PG blockages ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] [NR-eGR] Read 572 PG shapes
[07/25 13:46:35    271s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Read boundary cut boxes ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] [NR-eGR] #Routing Blockages  : 0
[07/25 13:46:35    271s] [NR-eGR] #Instance Blockages : 0
[07/25 13:46:35    271s] [NR-eGR] #PG Blockages       : 572
[07/25 13:46:35    271s] [NR-eGR] #Halo Blockages     : 0
[07/25 13:46:35    271s] [NR-eGR] #Boundary Blockages : 0
[07/25 13:46:35    271s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Read blackboxes ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/25 13:46:35    271s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Read prerouted ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/25 13:46:35    271s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Read unlegalized nets ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Read nets ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] [NR-eGR] Read numTotalNets=561  numIgnoredNets=0
[07/25 13:46:35    271s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Set up via pillars ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       early_global_route_priority property id does not exist.
[07/25 13:46:35    271s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Model blockages into capacity
[07/25 13:46:35    271s] (I)       Read Num Blocks=572  Num Prerouted Wires=0  Num CS=0
[07/25 13:46:35    271s] (I)       Started Initialize 3D capacity ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Layer 1 (V) : #blockages 104 : #preroutes 0
[07/25 13:46:35    271s] (I)       Layer 2 (H) : #blockages 104 : #preroutes 0
[07/25 13:46:35    271s] (I)       Layer 3 (V) : #blockages 104 : #preroutes 0
[07/25 13:46:35    271s] (I)       Layer 4 (H) : #blockages 156 : #preroutes 0
[07/25 13:46:35    271s] (I)       Layer 5 (V) : #blockages 104 : #preroutes 0
[07/25 13:46:35    271s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       -- layer congestion ratio --
[07/25 13:46:35    271s] (I)       Layer 1 : 0.100000
[07/25 13:46:35    271s] (I)       Layer 2 : 0.700000
[07/25 13:46:35    271s] (I)       Layer 3 : 0.700000
[07/25 13:46:35    271s] (I)       Layer 4 : 0.700000
[07/25 13:46:35    271s] (I)       Layer 5 : 0.700000
[07/25 13:46:35    271s] (I)       Layer 6 : 0.700000
[07/25 13:46:35    271s] (I)       ----------------------------
[07/25 13:46:35    271s] (I)       Number of ignored nets                =      0
[07/25 13:46:35    271s] (I)       Number of connected nets              =      0
[07/25 13:46:35    271s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[07/25 13:46:35    271s] (I)       Number of clock nets                  =      0.  Ignored: No
[07/25 13:46:35    271s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/25 13:46:35    271s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/25 13:46:35    271s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/25 13:46:35    271s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/25 13:46:35    271s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/25 13:46:35    271s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/25 13:46:35    271s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/25 13:46:35    271s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Read aux data ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Others data preparation ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] **WARN: (IMPPSP-2001):	There are 39 pins inside GCell located around position 23.70 94.08. This can make Early Global Router work slower, please verify if those pins are correctly placed.
[07/25 13:46:35    271s] **WARN: (IMPPSP-2001):	There are 32 pins inside GCell located around position 33.78 119.28. This can make Early Global Router work slower, please verify if those pins are correctly placed.
[07/25 13:46:35    271s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Create route kernel ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Ndr track 0 does not exist
[07/25 13:46:35    271s] (I)       ---------------------Grid Graph Info--------------------
[07/25 13:46:35    271s] (I)       Routing area        : (0, 0) - (300960, 285600)
[07/25 13:46:35    271s] (I)       Core area           : (17160, 16800) - (283800, 268800)
[07/25 13:46:35    271s] (I)       Site width          :  1320  (dbu)
[07/25 13:46:35    271s] (I)       Row height          : 10080  (dbu)
[07/25 13:46:35    271s] (I)       GCell row height    : 10080  (dbu)
[07/25 13:46:35    271s] (I)       GCell width         : 10080  (dbu)
[07/25 13:46:35    271s] (I)       GCell height        : 10080  (dbu)
[07/25 13:46:35    271s] (I)       Grid                :    30    28     6
[07/25 13:46:35    271s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/25 13:46:35    271s] (I)       Vertical capacity   :     0 10080     0 10080     0 10080
[07/25 13:46:35    271s] (I)       Horizontal capacity :     0     0 10080     0 10080     0
[07/25 13:46:35    271s] (I)       Default wire width  :   460   560   560   560   560   880
[07/25 13:46:35    271s] (I)       Default wire space  :   460   560   560   560   560   920
[07/25 13:46:35    271s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[07/25 13:46:35    271s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[07/25 13:46:35    271s] (I)       First track coord   :     0   660   560   660   560  1980
[07/25 13:46:35    271s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[07/25 13:46:35    271s] (I)       Total num of tracks :     0   228   255   228   255   151
[07/25 13:46:35    271s] (I)       Num of masks        :     1     1     1     1     1     1
[07/25 13:46:35    271s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/25 13:46:35    271s] (I)       --------------------------------------------------------
[07/25 13:46:35    271s] 
[07/25 13:46:35    271s] [NR-eGR] ============ Routing rule table ============
[07/25 13:46:35    271s] [NR-eGR] Rule id: 0  Nets: 561 
[07/25 13:46:35    271s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/25 13:46:35    271s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[07/25 13:46:35    271s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/25 13:46:35    271s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/25 13:46:35    271s] [NR-eGR] ========================================
[07/25 13:46:35    271s] [NR-eGR] 
[07/25 13:46:35    271s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[07/25 13:46:35    271s] (I)       blocked tracks on layer2 : = 366 / 6384 (5.73%)
[07/25 13:46:35    271s] (I)       blocked tracks on layer3 : = 130 / 7650 (1.70%)
[07/25 13:46:35    271s] (I)       blocked tracks on layer4 : = 366 / 6384 (5.73%)
[07/25 13:46:35    271s] (I)       blocked tracks on layer5 : = 1420 / 7650 (18.56%)
[07/25 13:46:35    271s] (I)       blocked tracks on layer6 : = 799 / 4228 (18.90%)
[07/25 13:46:35    271s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Reset routing kernel
[07/25 13:46:35    271s] (I)       Started Global Routing ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Initialization ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       totalPins=1441  totalGlobalPin=1323 (91.81%)
[07/25 13:46:35    271s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Net group 1 ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Generate topology ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       total 2D Cap : 29668 = (13779 H, 15889 V)
[07/25 13:46:35    271s] [NR-eGR] Layer group 1: route 561 net(s) in layer range [2, 6]
[07/25 13:46:35    271s] (I)       
[07/25 13:46:35    271s] (I)       ============  Phase 1a Route ============
[07/25 13:46:35    271s] (I)       Started Phase 1a ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Pattern routing (1T) ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/25 13:46:35    271s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Usage: 2817 = (1364 H, 1453 V) = (9.90% H, 9.14% V) = (6.875e+03um H, 7.323e+03um V)
[07/25 13:46:35    271s] (I)       Started Add via demand to 2D ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       
[07/25 13:46:35    271s] (I)       ============  Phase 1b Route ============
[07/25 13:46:35    271s] (I)       Started Phase 1b ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Monotonic routing (1T) ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Usage: 2817 = (1364 H, 1453 V) = (9.90% H, 9.14% V) = (6.875e+03um H, 7.323e+03um V)
[07/25 13:46:35    271s] (I)       Overflow of layer group 1: 0.00% H + 1.12% V. EstWL: 1.419768e+04um
[07/25 13:46:35    271s] (I)       Congestion metric : 0.00%H 1.12%V, 1.12%HV
[07/25 13:46:35    271s] (I)       Congestion threshold : each 60.00, sum 90.00
[07/25 13:46:35    271s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       
[07/25 13:46:35    271s] (I)       ============  Phase 1c Route ============
[07/25 13:46:35    271s] (I)       Started Phase 1c ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Two level routing ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Level2 Grid: 6 x 6
[07/25 13:46:35    271s] (I)       Started Two Level Routing ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Usage: 2817 = (1364 H, 1453 V) = (9.90% H, 9.14% V) = (6.875e+03um H, 7.323e+03um V)
[07/25 13:46:35    271s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       
[07/25 13:46:35    271s] (I)       ============  Phase 1d Route ============
[07/25 13:46:35    271s] (I)       Started Phase 1d ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Detoured routing ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Usage: 2817 = (1364 H, 1453 V) = (9.90% H, 9.14% V) = (6.875e+03um H, 7.323e+03um V)
[07/25 13:46:35    271s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       
[07/25 13:46:35    271s] (I)       ============  Phase 1e Route ============
[07/25 13:46:35    271s] (I)       Started Phase 1e ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Route legalization ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Usage: 2817 = (1364 H, 1453 V) = (9.90% H, 9.14% V) = (6.875e+03um H, 7.323e+03um V)
[07/25 13:46:35    271s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 1.12% V. EstWL: 1.419768e+04um
[07/25 13:46:35    271s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       
[07/25 13:46:35    271s] (I)       ============  Phase 1l Route ============
[07/25 13:46:35    271s] (I)       Started Phase 1l ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Layer assignment (1T) ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Clean cong LA ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[07/25 13:46:35    271s] (I)       Layer  2:       6022      1686        81           0        6185    ( 0.00%) 
[07/25 13:46:35    271s] (I)       Layer  3:       7296      1306         0           0        7308    ( 0.00%) 
[07/25 13:46:35    271s] (I)       Layer  4:       6022       336         0           0        6185    ( 0.00%) 
[07/25 13:46:35    271s] (I)       Layer  5:       6009       107         0         252        7056    ( 3.45%) 
[07/25 13:46:35    271s] (I)       Layer  6:       3294        13         0         412        3711    ( 9.99%) 
[07/25 13:46:35    271s] (I)       Total:         28643      3448        81         664       30445    ( 2.13%) 
[07/25 13:46:35    271s] (I)       
[07/25 13:46:35    271s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/25 13:46:35    271s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[07/25 13:46:35    271s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[07/25 13:46:35    271s] [NR-eGR]       Layer              (1-5)            (6-11)           (12-17)           (18-23)    OverCon 
[07/25 13:46:35    271s] [NR-eGR] -------------------------------------------------------------------------------------------------
[07/25 13:46:35    271s] [NR-eGR]  Metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:46:35    271s] [NR-eGR]  Metal2  (2)         7( 0.86%)         2( 0.25%)         0( 0.00%)         2( 0.25%)   ( 1.36%) 
[07/25 13:46:35    271s] [NR-eGR]  Metal3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:46:35    271s] [NR-eGR]  Metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:46:35    271s] [NR-eGR]  Metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:46:35    271s] [NR-eGR]  Metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/25 13:46:35    271s] [NR-eGR] -------------------------------------------------------------------------------------------------
[07/25 13:46:35    271s] [NR-eGR] Total                7( 0.18%)         2( 0.05%)         0( 0.00%)         2( 0.05%)   ( 0.28%) 
[07/25 13:46:35    271s] [NR-eGR] 
[07/25 13:46:35    271s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Export 3D cong map ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       total 2D Cap : 29747 = (13807 H, 15940 V)
[07/25 13:46:35    271s] (I)       Started Export 2D cong map ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.36% V
[07/25 13:46:35    271s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.93% V
[07/25 13:46:35    271s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1471.3M
[07/25 13:46:35    271s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.008, MEM:1471.3M
[07/25 13:46:35    271s] OPERPROF: Starting HotSpotCal at level 1, MEM:1471.3M
[07/25 13:46:35    271s] [hotspot] +------------+---------------+---------------+
[07/25 13:46:35    271s] [hotspot] |            |   max hotspot | total hotspot |
[07/25 13:46:35    271s] [hotspot] +------------+---------------+---------------+
[07/25 13:46:35    271s] [hotspot] | normalized |          0.00 |          0.00 |
[07/25 13:46:35    271s] [hotspot] +------------+---------------+---------------+
[07/25 13:46:35    271s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/25 13:46:35    271s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/25 13:46:35    271s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1471.3M
[07/25 13:46:35    271s] Skipped repairing congestion.
[07/25 13:46:35    271s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1471.3M
[07/25 13:46:35    271s] Starting Early Global Route wiring: mem = 1471.3M
[07/25 13:46:35    271s] (I)       Started Free existing wires ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       ============= Track Assignment ============
[07/25 13:46:35    271s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Track Assignment (1T) ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[07/25 13:46:35    271s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Run Multi-thread track assignment
[07/25 13:46:35    271s] (I)       Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Export ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] [NR-eGR] Started Export DB wires ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] [NR-eGR] Started Export all nets ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] [NR-eGR] Started Set wire vias ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] [NR-eGR] --------------------------------------------------------------------------
[07/25 13:46:35    271s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 1306
[07/25 13:46:35    271s] [NR-eGR] Metal2  (2V) length: 6.083190e+03um, number of vias: 1646
[07/25 13:46:35    271s] [NR-eGR] Metal3  (3H) length: 6.559410e+03um, number of vias: 189
[07/25 13:46:35    271s] [NR-eGR] Metal4  (4V) length: 1.806055e+03um, number of vias: 40
[07/25 13:46:35    271s] [NR-eGR] Metal5  (5H) length: 5.682600e+02um, number of vias: 4
[07/25 13:46:35    271s] [NR-eGR] Metal6  (6V) length: 8.288000e+01um, number of vias: 0
[07/25 13:46:35    271s] [NR-eGR] Total length: 1.509980e+04um, number of vias: 3185
[07/25 13:46:35    271s] [NR-eGR] --------------------------------------------------------------------------
[07/25 13:46:35    271s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[07/25 13:46:35    271s] [NR-eGR] --------------------------------------------------------------------------
[07/25 13:46:35    271s] (I)       Started Update net boxes ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Update timing ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Started Postprocess design ( Curr Mem: 1471.28 MB )
[07/25 13:46:35    271s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1447.28 MB )
[07/25 13:46:35    271s] Early Global Route wiring runtime: 0.00 seconds, mem = 1447.3M
[07/25 13:46:35    271s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.005, MEM:1447.3M
[07/25 13:46:35    271s] Tdgp not successfully inited but do clear! skip clearing
[07/25 13:46:35    271s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[07/25 13:46:35    271s] *** Finishing placeDesign default flow ***
[07/25 13:46:35    271s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 2, mem = 1447.3M **
[07/25 13:46:35    271s] Tdgp not successfully inited but do clear! skip clearing
[07/25 13:46:35    271s] 
[07/25 13:46:35    271s] *** Summary of all messages that are not suppressed in this session:
[07/25 13:46:35    271s] Severity  ID               Count  Summary                                  
[07/25 13:46:35    271s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[07/25 13:46:35    271s] ERROR     IMPSP-281           43  Physical library for inst '%s' of cell t...
[07/25 13:46:35    271s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/25 13:46:35    271s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[07/25 13:46:35    271s] WARNING   IMPPSP-2001          2  There are %d pins inside GCell located a...
[07/25 13:46:35    271s] *** Message Summary: 6 warning(s), 43 error(s)
[07/25 13:46:35    271s] 
[07/25 13:47:45    276s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/25 13:47:45    276s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix digital_safe_preCTS -outDir timingReports
[07/25 13:47:45    276s] AAE DB initialization (MEM=1449.29 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/25 13:47:45    276s] #optDebug: fT-S <1 1 0 0 0>
[07/25 13:47:45    276s] *** timeDesign #1 [begin] : totSession cpu/real = 0:04:37.0/0:59:53.0 (0.1), mem = 1449.3M
[07/25 13:47:45    276s] Setting timing_disable_library_data_to_data_checks to 'true'.
[07/25 13:47:45    276s] Setting timing_disable_user_data_to_data_checks to 'true'.
[07/25 13:47:45    276s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:47:45    276s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1449.3M
[07/25 13:47:45    276s] All LLGs are deleted
[07/25 13:47:45    276s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1449.3M
[07/25 13:47:45    276s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1449.3M
[07/25 13:47:45    276s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1449.3M
[07/25 13:47:45    276s] Start to check current routing status for nets...
[07/25 13:47:45    276s] All nets are already routed correctly.
[07/25 13:47:45    276s] End to check current routing status for nets (mem=1449.3M)
[07/25 13:47:45    276s] Extraction called for design 'digital_safe' of instances=429 and nets=564 using extraction engine 'preRoute' .
[07/25 13:47:45    276s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/25 13:47:45    276s] Type 'man IMPEXT-3530' for more detail.
[07/25 13:47:45    276s] PreRoute RC Extraction called for design digital_safe.
[07/25 13:47:45    276s] RC Extraction called in multi-corner(1) mode.
[07/25 13:47:45    276s] RCMode: PreRoute
[07/25 13:47:45    276s]       RC Corner Indexes            0   
[07/25 13:47:45    276s] Capacitance Scaling Factor   : 1.00000 
[07/25 13:47:45    276s] Resistance Scaling Factor    : 1.00000 
[07/25 13:47:45    276s] Clock Cap. Scaling Factor    : 1.00000 
[07/25 13:47:45    276s] Clock Res. Scaling Factor    : 1.00000 
[07/25 13:47:45    276s] Shrink Factor                : 1.00000
[07/25 13:47:45    276s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/25 13:47:45    276s] Using capacitance table file ...
[07/25 13:47:45    276s] LayerId::1 widthSet size::4
[07/25 13:47:45    276s] LayerId::2 widthSet size::4
[07/25 13:47:45    276s] LayerId::3 widthSet size::4
[07/25 13:47:45    276s] LayerId::4 widthSet size::4
[07/25 13:47:45    276s] LayerId::5 widthSet size::4
[07/25 13:47:45    276s] LayerId::6 widthSet size::3
[07/25 13:47:45    276s] Updating RC grid for preRoute extraction ...
[07/25 13:47:45    276s] eee: pegSigSF::1.070000
[07/25 13:47:45    276s] Initializing multi-corner capacitance tables ... 
[07/25 13:47:45    276s] Initializing multi-corner resistance tables ...
[07/25 13:47:45    276s] eee: l::1 avDens::0.093412 usedTrk::75.664056 availTrk::810.000000 sigTrk::75.664056
[07/25 13:47:45    276s] eee: l::2 avDens::0.180412 usedTrk::123.992115 availTrk::687.272727 sigTrk::123.992115
[07/25 13:47:45    276s] eee: l::3 avDens::0.163892 usedTrk::132.752580 availTrk::810.000000 sigTrk::132.752580
[07/25 13:47:45    276s] eee: l::4 avDens::0.055124 usedTrk::37.884961 availTrk::687.272727 sigTrk::37.884961
[07/25 13:47:45    276s] eee: l::5 avDens::0.050219 usedTrk::40.677123 availTrk::810.000000 sigTrk::40.677123
[07/25 13:47:45    276s] eee: l::6 avDens::0.063733 usedTrk::29.201141 availTrk::458.181818 sigTrk::29.201141
[07/25 13:47:45    276s] **Info: Trial Route has Max Route Layer 15/6.
[07/25 13:47:45    276s] {RT RC_CORNERS 0 6 6 {5 0} 1}
[07/25 13:47:45    276s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.162730 ; aWlH: 0.000000 ; Pmax: 0.823700 ; wcR: 0.566400 ; newSi: 0.078400 ; pMod: 82 ; 
[07/25 13:47:45    276s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1449.285M)
[07/25 13:47:45    276s] Effort level <high> specified for reg2reg path_group
[07/25 13:47:45    277s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1461.1M
[07/25 13:47:45    277s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1461.1M
[07/25 13:47:45    277s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1461.1M
[07/25 13:47:45    277s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1477.1M
[07/25 13:47:45    277s] Fast DP-INIT is on for default
[07/25 13:47:45    277s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1477.1M
[07/25 13:47:45    277s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.007, MEM:1477.1M
[07/25 13:47:45    277s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1477.1M
[07/25 13:47:45    277s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1477.1M
[07/25 13:47:45    277s] Starting delay calculation for Setup views
[07/25 13:47:45    277s] #################################################################################
[07/25 13:47:45    277s] # Design Stage: PreRoute
[07/25 13:47:45    277s] # Design Name: digital_safe
[07/25 13:47:45    277s] # Design Mode: 90nm
[07/25 13:47:45    277s] # Analysis Mode: MMMC Non-OCV 
[07/25 13:47:45    277s] # Parasitics Mode: No SPEF/RCDB 
[07/25 13:47:45    277s] # Signoff Settings: SI Off 
[07/25 13:47:45    277s] #################################################################################
[07/25 13:47:45    277s] Calculate delays in BcWc mode...
[07/25 13:47:45    277s] Topological Sorting (REAL = 0:00:00.0, MEM = 1475.1M, InitMEM = 1475.1M)
[07/25 13:47:45    277s] Start delay calculation (fullDC) (1 T). (MEM=1475.1)
[07/25 13:47:45    277s] Start AAE Lib Loading. (MEM=1486.61)
[07/25 13:47:45    277s] End AAE Lib Loading. (MEM=1505.69 CPU=0:00:00.0 Real=0:00:00.0)
[07/25 13:47:45    277s] End AAE Lib Interpolated Model. (MEM=1505.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/25 13:47:45    277s] First Iteration Infinite Tw... 
[07/25 13:47:45    277s] Total number of fetched objects 561
[07/25 13:47:45    277s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/25 13:47:45    277s] End delay calculation. (MEM=1558 CPU=0:00:00.0 REAL=0:00:00.0)
[07/25 13:47:45    277s] End delay calculation (fullDC). (MEM=1530.92 CPU=0:00:00.1 REAL=0:00:00.0)
[07/25 13:47:45    277s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1530.9M) ***
[07/25 13:47:45    277s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:04:37 mem=1530.9M)
[07/25 13:47:45    277s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.153   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/25 13:47:45    277s] Density: 82.907%
Routing Overflow: 0.00% H and 0.93% V
------------------------------------------------------------------
Reported timing to dir timingReports
[07/25 13:47:45    277s] Total CPU time: 0.16 sec
[07/25 13:47:45    277s] Total Real time: 0.0 sec
[07/25 13:47:45    277s] Total Memory Usage: 1502.179688 Mbytes
[07/25 13:47:45    277s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.2/0:00:00.7 (0.2), totSession cpu/real = 0:04:37.1/0:59:53.6 (0.1), mem = 1502.2M
[07/25 13:47:45    277s] 
[07/25 13:47:45    277s] =============================================================================================
[07/25 13:47:45    277s]  Final TAT Report for timeDesign #1                                             20.14-s095_1
[07/25 13:47:45    277s] =============================================================================================
[07/25 13:47:45    277s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/25 13:47:45    277s] ---------------------------------------------------------------------------------------------
[07/25 13:47:45    277s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:47:45    277s] [ ExtractRC              ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:47:45    277s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.1    0.5
[07/25 13:47:45    277s] [ FullDelayCalc          ]      1   0:00:00.2  (  23.0 % )     0:00:00.2 /  0:00:00.1    0.5
[07/25 13:47:45    277s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.8 % )     0:00:00.6 /  0:00:00.1    0.1
[07/25 13:47:45    277s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:47:45    277s] [ DrvReport              ]      1   0:00:00.4  (  65.9 % )     0:00:00.4 /  0:00:00.0    0.0
[07/25 13:47:45    277s] [ GenerateReports        ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/25 13:47:45    277s] [ MISC                   ]          0:00:00.0  (   6.9 % )     0:00:00.0 /  0:00:00.1    1.3
[07/25 13:47:45    277s] ---------------------------------------------------------------------------------------------
[07/25 13:47:45    277s]  timeDesign #1 TOTAL                0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.2    0.2
[07/25 13:47:45    277s] ---------------------------------------------------------------------------------------------
[07/25 13:47:45    277s] 
[07/25 13:47:45    277s] Info: pop threads available for lower-level modules during optimization.
[07/25 13:48:05    278s] <CMD> zoomBox -106.45550 -29.65150 225.65350 271.26500
[07/25 13:48:05    278s] <CMD> zoomBox -434.72900 -111.46800 445.84850 686.40350
[07/25 13:48:58    279s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[07/25 13:50:57    279s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[07/25 13:50:57    279s] Innovus terminated by user interrupt.
[07/25 13:50:57    279s] 
[07/25 13:50:57    279s] *** Memory Usage v#1 (Current mem = 1502.227M, initial mem = 284.301M) ***
[07/25 13:50:57    279s] 
[07/25 13:50:57    279s] *** Summary of all messages that are not suppressed in this session:
[07/25 13:50:57    279s] Severity  ID               Count  Summary                                  
[07/25 13:50:57    279s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/25 13:50:57    279s] WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
[07/25 13:50:57    279s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[07/25 13:50:57    279s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[07/25 13:50:57    279s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[07/25 13:50:57    279s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[07/25 13:50:57    279s] ERROR     IMPSYT-16087         2  Specify the name of Delay Corner.        
[07/25 13:50:57    279s] WARNING   IMPVL-159          696  Pin '%s' of cell '%s' is defined in LEF ...
[07/25 13:50:57    279s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[07/25 13:50:57    279s] WARNING   IMPPP-557            6  A single-layer VIARULE GENERATE for turn...
[07/25 13:50:57    279s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[07/25 13:50:57    279s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[07/25 13:50:57    279s] WARNING   IMPSP-5134           5  Setting %s to %0.3f (microns) as a multi...
[07/25 13:50:57    279s] WARNING   IMPSP-5224           6  Option '%s' for command addEndCap is obs...
[07/25 13:50:57    279s] ERROR     IMPSP-281           43  Physical library for inst '%s' of cell t...
[07/25 13:50:57    279s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/25 13:50:57    279s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[07/25 13:50:57    279s] WARNING   IMPSP-5534           9  '%s' and '%s' are using the same endcap ...
[07/25 13:50:57    279s] ERROR     IMPSP-5106           4  AddEndCap cannot place end cap cells at ...
[07/25 13:50:57    279s] WARNING   IMPSP-5119         100  AddEndCap is unable to add %s-cap cell (...
[07/25 13:50:57    279s] ERROR     IMPREPO-102         43  Instance %s of the cell %s has no physic...
[07/25 13:50:57    279s] ERROR     IMPREPO-103          1  There are %d instances (%d cells) with n...
[07/25 13:50:57    279s] WARNING   IMPPSP-2001          2  There are %d pins inside GCell located a...
[07/25 13:50:57    279s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[07/25 13:50:57    279s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[07/25 13:50:57    279s] *** Message Summary: 896 warning(s), 93 error(s)
[07/25 13:50:57    279s] 
[07/25 13:50:57    279s] --- Ending "Innovus" (totcpu=0:04:40, real=1:03:07, mem=1502.2M) ---
