<stg><name>example_axi_stream_pass</name>


<trans_list>

<trans id="61" from="1" to="2">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="2" op_0_bw="2">
<![CDATA[
:2  %DetectState_load = load i2* @DetectState, align 1

]]></node>
<StgValue><ssdm name="DetectState_load"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:3  switch i2 %DetectState_load, label %._crit_edge [
    i2 0, label %1
    i2 1, label %3
    i2 -2, label %5
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="305" op_0_bw="305" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_n_2 = call { i1, i256, i32, i1, i3, i12 } @_ssdm_op_NbRead.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %In_V_data_V, i32* %In_V_keep_V, i1* %In_V_last_V, i3* %In_V_id_V, i12* %In_V_user_V)

]]></node>
<StgValue><ssdm name="empty_n_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="1" op_0_bw="305">
<![CDATA[
:1  %empty_n_5 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n_2, 0

]]></node>
<StgValue><ssdm name="empty_n_5"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="256" op_0_bw="305">
<![CDATA[
:2  %tmp_data_V_2 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n_2, 1

]]></node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="305">
<![CDATA[
:3  %tmp_keep_V_2 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n_2, 2

]]></node>
<StgValue><ssdm name="tmp_keep_V_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="305">
<![CDATA[
:4  %tmp_last_V_2 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n_2, 3

]]></node>
<StgValue><ssdm name="tmp_last_V_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="3" op_0_bw="305">
<![CDATA[
:5  %tmp_id_V_2 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n_2, 4

]]></node>
<StgValue><ssdm name="tmp_id_V_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="12" op_0_bw="305">
<![CDATA[
:6  %tmp_user_V_2 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n_2, 5

]]></node>
<StgValue><ssdm name="tmp_user_V_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %empty_n_5, label %6, label %._crit_edge83

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="empty_n_5" val="1"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 0, i2* @DetectState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="305" op_0_bw="305" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_n_1 = call { i1, i256, i32, i1, i3, i12 } @_ssdm_op_NbRead.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %In_V_data_V, i32* %In_V_keep_V, i1* %In_V_last_V, i3* %In_V_id_V, i12* %In_V_user_V)

]]></node>
<StgValue><ssdm name="empty_n_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="305">
<![CDATA[
:1  %empty_n_4 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n_1, 0

]]></node>
<StgValue><ssdm name="empty_n_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="256" op_0_bw="305">
<![CDATA[
:2  %tmp_data_V = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n_1, 1

]]></node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="305">
<![CDATA[
:3  %tmp_keep_V_1 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n_1, 2

]]></node>
<StgValue><ssdm name="tmp_keep_V_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="305">
<![CDATA[
:4  %tmp_last_V_1 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n_1, 3

]]></node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="3" op_0_bw="305">
<![CDATA[
:5  %tmp_id_V_1 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n_1, 4

]]></node>
<StgValue><ssdm name="tmp_id_V_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="12" op_0_bw="305">
<![CDATA[
:6  %tmp_user_V_1 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n_1, 5

]]></node>
<StgValue><ssdm name="tmp_user_V_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %empty_n_4, label %4, label %._crit_edge82

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="empty_n_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:2  %storemerge = select i1 %tmp_last_V_1, i2 0, i2 -2

]]></node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="empty_n_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  store i2 %storemerge, i2* @DetectState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="305" op_0_bw="305" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_n = call { i1, i256, i32, i1, i3, i12 } @_ssdm_op_NbRead.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %In_V_data_V, i32* %In_V_keep_V, i1* %In_V_last_V, i3* %In_V_id_V, i12* %In_V_user_V)

]]></node>
<StgValue><ssdm name="empty_n"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="305">
<![CDATA[
:1  %empty_n_3 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n, 0

]]></node>
<StgValue><ssdm name="empty_n_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="256" op_0_bw="305">
<![CDATA[
:2  %tmp_data_V_4 = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n, 1

]]></node>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="305">
<![CDATA[
:3  %tmp_keep_V = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n, 2

]]></node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="305">
<![CDATA[
:4  %tmp_last_V = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n, 3

]]></node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="3" op_0_bw="305">
<![CDATA[
:5  %tmp_id_V = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n, 4

]]></node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="12" op_0_bw="305">
<![CDATA[
:6  %tmp_user_V = extractvalue { i1, i256, i32, i1, i3, i12 } %empty_n, 5

]]></node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %empty_n_3, label %2, label %._crit_edge81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="empty_n_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  store i2 1, i2* @DetectState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i256* %Out_V_data_V, i32* %Out_V_keep_V, i1* %Out_V_last_V, i3* %Out_V_id_V, i12* %Out_V_user_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i256* %In_V_data_V, i32* %In_V_keep_V, i1* %In_V_last_V, i3* %In_V_id_V, i12* %In_V_user_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="empty_n_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_last_V_2, label %7, label %._crit_edge84

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="empty_n_5" val="1"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge84

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="empty_n_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
._crit_edge84:0  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %Out_V_data_V, i32* %Out_V_keep_V, i1* %Out_V_last_V, i3* %Out_V_id_V, i12* %Out_V_user_V, i256 %tmp_data_V_2, i32 %tmp_keep_V_2, i1 %tmp_last_V_2, i3 %tmp_id_V_2, i12 %tmp_user_V_2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="empty_n_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge84:1  br label %._crit_edge83

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge83:0  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="empty_n_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %p_Result_3 = call i256 @llvm.part.set.i256.i16(i256 %tmp_data_V, i16 0, i32 176, i32 191)

]]></node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="empty_n_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %p_Result_4 = call i256 @llvm.part.set.i256.i16(i256 %p_Result_3, i16 259, i32 240, i32 255)

]]></node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="empty_n_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %Out_V_data_V, i32* %Out_V_keep_V, i1* %Out_V_last_V, i3* %Out_V_id_V, i12* %Out_V_user_V, i256 %p_Result_4, i32 %tmp_keep_V_1, i1 %tmp_last_V_1, i3 %tmp_id_V_1, i12 %tmp_user_V_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="empty_n_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge82

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge82:0  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="empty_n_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="48" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %p_Result_s = call i256 @llvm.part.set.i256.i48(i256 %tmp_data_V_4, i48 40175252601334, i32 208, i32 255)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="empty_n_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="48" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %p_Result_1 = call i256 @llvm.part.set.i256.i48(i256 %p_Result_s, i48 40175252601330, i32 160, i32 207)

]]></node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="empty_n_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:2  %p_Result_2 = call i256 @llvm.part.set.i256.i32(i256 %p_Result_1, i32 -1062731518, i32 16, i32 47)

]]></node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="empty_n_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %Out_V_data_V, i32* %Out_V_keep_V, i1* %Out_V_last_V, i3* %Out_V_id_V, i12* %Out_V_user_V, i256 %p_Result_2, i32 %tmp_keep_V, i1 %tmp_last_V, i3 %tmp_id_V, i12 %tmp_user_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="empty_n_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge81:0  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0">
<![CDATA[
._crit_edge:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
