// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matrixmul,hls_ip_2015_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=13.333300,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.570000,HLS_SYN_LAT=82,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=1,HLS_SYN_FF=37,HLS_SYN_LUT=77}" *)

module matrixmul (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_address0,
        a_ce0,
        a_q0,
        b_address0,
        b_ce0,
        b_q0,
        res_address0,
        res_ce0,
        res_we0,
        res_d0,
        res_q0
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 5'b1;
parameter    ap_ST_st2_fsm_1 = 5'b10;
parameter    ap_ST_st3_fsm_2 = 5'b100;
parameter    ap_ST_st4_fsm_3 = 5'b1000;
parameter    ap_ST_st5_fsm_4 = 5'b10000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] a_address0;
output   a_ce0;
input  [7:0] a_q0;
output  [3:0] b_address0;
output   b_ce0;
input  [7:0] b_q0;
output  [3:0] res_address0;
output   res_ce0;
output   res_we0;
output  [15:0] res_d0;
input  [15:0] res_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_ce0;
reg b_ce0;
reg[3:0] res_address0;
reg res_ce0;
reg res_we0;
reg[15:0] res_d0;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm = 5'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_21;
wire   [0:0] exitcond_flatten_fu_138_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_55;
wire   [3:0] indvar_flatten_next_fu_144_p2;
reg   [3:0] indvar_flatten_next_reg_319;
wire   [1:0] j_mid2_fu_156_p3;
reg   [1:0] j_mid2_reg_324;
wire   [1:0] i_mid2_fu_170_p3;
reg   [1:0] i_mid2_reg_329;
wire   [5:0] tmp_2_trn6_cast_fu_182_p1;
reg   [5:0] tmp_2_trn6_cast_reg_334;
wire  signed [5:0] p_addr7_cast_fu_204_p1;
reg  signed [5:0] p_addr7_cast_reg_339;
reg   [3:0] res_addr_reg_344;
wire   [1:0] k_1_fu_229_p2;
reg   [1:0] k_1_reg_352;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_79;
wire   [0:0] exitcond_fu_223_p2;
wire   [1:0] j_1_fu_301_p2;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_95;
reg   [3:0] indvar_flatten_reg_93;
reg   [1:0] i_reg_104;
reg   [1:0] j_reg_115;
reg   [1:0] k_reg_126;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_115;
wire   [63:0] tmp_1_fu_218_p1;
wire   [63:0] tmp_2_fu_252_p1;
wire   [63:0] tmp_s_fu_288_p1;
wire  signed [15:0] grp_fu_306_p3;
wire   [0:0] exitcond1_fu_150_p2;
wire   [1:0] i_s_fu_164_p2;
wire   [3:0] tmp_fu_186_p3;
wire   [4:0] p_shl_cast_fu_194_p1;
wire   [4:0] tmp_trn5_cast_fu_178_p1;
wire   [4:0] p_addr7_fu_198_p2;
wire  signed [5:0] p_addr8_fu_208_p2;
wire  signed [31:0] p_addr8_cast_fu_214_p1;
wire   [5:0] tmp_4_trn_cast1_fu_235_p1;
wire  signed [5:0] p_addr1_fu_243_p2;
wire  signed [31:0] p_addr1_cast_fu_248_p1;
wire   [3:0] tmp_4_fu_257_p3;
wire   [4:0] p_shl9_cast_fu_265_p1;
wire   [4:0] tmp_4_trn_cast_fu_239_p1;
wire   [4:0] p_addr3_fu_269_p2;
wire  signed [5:0] p_addr3_cast_fu_275_p1;
wire  signed [5:0] p_addr4_fu_279_p2;
wire  signed [31:0] p_addr4_cast_fu_284_p1;
wire  signed [7:0] grp_fu_306_p0;
wire  signed [7:0] grp_fu_306_p1;
wire   [15:0] grp_fu_306_p2;
reg   [4:0] ap_NS_fsm;


matrixmul_mac_muladd_8s_8s_16ns_16_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
matrixmul_mac_muladd_8s_8s_16ns_16_1_U1(
    .din0( grp_fu_306_p0 ),
    .din1( grp_fu_306_p1 ),
    .din2( grp_fu_306_p2 ),
    .dout( grp_fu_306_p3 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        i_reg_104 <= i_mid2_reg_329;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        i_reg_104 <= ap_const_lv2_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        indvar_flatten_reg_93 <= indvar_flatten_next_reg_319;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        indvar_flatten_reg_93 <= ap_const_lv4_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        j_reg_115 <= j_1_fu_301_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        j_reg_115 <= ap_const_lv2_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        k_reg_126 <= k_1_reg_352;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond_flatten_fu_138_p2 == ap_const_lv1_0))) begin
        k_reg_126 <= ap_const_lv2_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond_flatten_fu_138_p2 == ap_const_lv1_0))) begin
        i_mid2_reg_329 <= i_mid2_fu_170_p3;
        j_mid2_reg_324 <= j_mid2_fu_156_p3;
        p_addr7_cast_reg_339 <= p_addr7_cast_fu_204_p1;
        res_addr_reg_344 <= tmp_1_fu_218_p1;
        tmp_2_trn6_cast_reg_334[1 : 0] <= tmp_2_trn6_cast_fu_182_p1[1 : 0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        indvar_flatten_next_reg_319 <= indvar_flatten_next_fu_144_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        k_1_reg_352 <= k_1_fu_229_p2;
    end
end

/// a_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        a_ce0 = ap_const_logic_1;
    end else begin
        a_ce0 = ap_const_logic_0;
    end
end

/// ap_done assign process. ///
always @ (exitcond_flatten_fu_138_p2 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond_flatten_fu_138_p2 == ap_const_lv1_0))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (exitcond_flatten_fu_138_p2 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond_flatten_fu_138_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_21)
begin
    if (ap_sig_bdd_21) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_55)
begin
    if (ap_sig_bdd_55) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_79)
begin
    if (ap_sig_bdd_79) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_115)
begin
    if (ap_sig_bdd_115) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_95)
begin
    if (ap_sig_bdd_95) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// b_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st3_fsm_2)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        b_ce0 = ap_const_logic_1;
    end else begin
        b_ce0 = ap_const_logic_0;
    end
end

/// res_address0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or res_addr_reg_344 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or tmp_1_fu_218_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        res_address0 = tmp_1_fu_218_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        res_address0 = res_addr_reg_344;
    end else begin
        res_address0 = 'bx;
    end
end

/// res_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        res_ce0 = ap_const_logic_1;
    end else begin
        res_ce0 = ap_const_logic_0;
    end
end

/// res_d0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st4_fsm_3 or grp_fu_306_p3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        res_d0 = grp_fu_306_p3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        res_d0 = ap_const_lv16_0;
    end else begin
        res_d0 = 'bx;
    end
end

/// res_we0 assign process. ///
always @ (exitcond_flatten_fu_138_p2 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond_flatten_fu_138_p2 == ap_const_lv1_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        res_we0 = ap_const_logic_1;
    end else begin
        res_we0 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or exitcond_flatten_fu_138_p2 or exitcond_fu_223_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(exitcond_flatten_fu_138_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if ((ap_const_lv1_0 == exitcond_fu_223_p2)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_address0 = tmp_2_fu_252_p1;

/// ap_sig_bdd_115 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_115 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_21 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_21 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_55 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_55 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_79 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_79 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_95 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_95 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end
assign b_address0 = tmp_s_fu_288_p1;
assign exitcond1_fu_150_p2 = (j_reg_115 == ap_const_lv2_3? 1'b1: 1'b0);
assign exitcond_flatten_fu_138_p2 = (indvar_flatten_reg_93 == ap_const_lv4_9? 1'b1: 1'b0);
assign exitcond_fu_223_p2 = (k_reg_126 == ap_const_lv2_3? 1'b1: 1'b0);
assign grp_fu_306_p0 = b_q0;
assign grp_fu_306_p1 = a_q0;
assign grp_fu_306_p2 = res_q0;
assign i_mid2_fu_170_p3 = ((exitcond1_fu_150_p2[0:0]===1'b1)? i_s_fu_164_p2: i_reg_104);
assign i_s_fu_164_p2 = (i_reg_104 + ap_const_lv2_1);
assign indvar_flatten_next_fu_144_p2 = (indvar_flatten_reg_93 + ap_const_lv4_1);
assign j_1_fu_301_p2 = (j_mid2_reg_324 + ap_const_lv2_1);
assign j_mid2_fu_156_p3 = ((exitcond1_fu_150_p2[0:0]===1'b1)? ap_const_lv2_0: j_reg_115);
assign k_1_fu_229_p2 = (k_reg_126 + ap_const_lv2_1);
assign p_addr1_cast_fu_248_p1 = p_addr1_fu_243_p2;
assign p_addr1_fu_243_p2 = ($signed(p_addr7_cast_reg_339) + $signed(tmp_4_trn_cast1_fu_235_p1));
assign p_addr3_cast_fu_275_p1 = $signed(p_addr3_fu_269_p2);
assign p_addr3_fu_269_p2 = (p_shl9_cast_fu_265_p1 - tmp_4_trn_cast_fu_239_p1);
assign p_addr4_cast_fu_284_p1 = p_addr4_fu_279_p2;
assign p_addr4_fu_279_p2 = ($signed(p_addr3_cast_fu_275_p1) + $signed(tmp_2_trn6_cast_reg_334));
assign p_addr7_cast_fu_204_p1 = $signed(p_addr7_fu_198_p2);
assign p_addr7_fu_198_p2 = (p_shl_cast_fu_194_p1 - tmp_trn5_cast_fu_178_p1);
assign p_addr8_cast_fu_214_p1 = p_addr8_fu_208_p2;
assign p_addr8_fu_208_p2 = ($signed(p_addr7_cast_fu_204_p1) + $signed(tmp_2_trn6_cast_fu_182_p1));
assign p_shl9_cast_fu_265_p1 = tmp_4_fu_257_p3;
assign p_shl_cast_fu_194_p1 = tmp_fu_186_p3;
assign tmp_1_fu_218_p1 = $unsigned(p_addr8_cast_fu_214_p1);
assign tmp_2_fu_252_p1 = $unsigned(p_addr1_cast_fu_248_p1);
assign tmp_2_trn6_cast_fu_182_p1 = j_mid2_fu_156_p3;
assign tmp_4_fu_257_p3 = {{k_reg_126}, {ap_const_lv2_0}};
assign tmp_4_trn_cast1_fu_235_p1 = k_reg_126;
assign tmp_4_trn_cast_fu_239_p1 = k_reg_126;
assign tmp_fu_186_p3 = {{i_mid2_fu_170_p3}, {ap_const_lv2_0}};
assign tmp_s_fu_288_p1 = $unsigned(p_addr4_cast_fu_284_p1);
assign tmp_trn5_cast_fu_178_p1 = i_mid2_fu_170_p3;
always @ (posedge ap_clk)
begin
    tmp_2_trn6_cast_reg_334[5:2] <= 4'b0000;
end



endmodule //matrixmul

