mode:prelay,polo <state 1 only>
vcc: vcc, vcc_min_0p54 {optianal default vcc which is 0.78v>
vccn:1p1v, 1p05v, 1p0v <state 1 only>
vcctx:vcctx_400, vcctx_600, vcctx_650, vcctx_700, vcctx_NA <state 1 only>
vccana:vccana, vccana_0p65v, vccana_max_0p96 <state 1 only> {optianal default vccana which is 0.75v>
1st_supply_swp:vcc, vccana, vccn <state 1 only> 
2nd_supply_swp:vccn, vcctx, vccana, NA <state 1 only> {optional default NA}
3rd_supply_swp:vccn, vccn_vcctx, NA <state 1 only> {optional default NA}
condition:perf, func, hvqk, htol <state 1 only> 
CPU #:??
MEM [G]:??
alter_extraction:Yes, No <state 1 only, yes for the testbench that have alter sweep>
alter_string#:?? <number of string for the alter title in ur testbench>
sim_mode:dc, ac <state 1 only> {optional default ac}
gs/gf_corner: No, Yes <state 1 only> {optional default No}
vcc_vid:No, Yes <state 1 only> {optional default No}
simulator:primesim, finesim {optional default finesim *to be add spectre}
postlay_cross_cornerlist:default, full, custom:<SFG FSG ....>


postlay_cross_cornerlist:default (FSG SFG SSG FFG/FSG SFG SSG FFG FFG_SSG SSG_FFG)
