// Seed: 1885543095
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd97,
    parameter id_4 = 32'd71
) (
    id_1,
    _id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  inout wire id_3;
  input wire _id_2;
  input wire id_1;
  logic ['d0 : id_4] id_5;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_3,
      id_3
  );
  wire [id_2 : -1] id_6;
endmodule
