------------------------------
The input matrices are:
0	1	2	3	4	5	6	7	
8	9	10	11	12	13	14	15	
16	17	18	19	20	21	22	23	
24	25	26	27	28	29	30	31	
32	33	34	35	36	37	38	39	
40	41	42	43	44	45	46	47	
48	49	50	51	52	53	54	55	
56	57	58	59	60	61	62	63	

1	2	3	4	5	6	7	8	
9	10	11	12	13	14	15	16	
17	18	19	20	21	22	23	24	
25	26	27	28	29	30	31	32	
33	34	35	36	37	38	39	40	
41	42	43	44	45	46	47	48	
49	50	51	52	53	54	55	56	
57	58	59	60	61	62	63	64	
------------------------------
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
Current processing piece (a_piece,b_piece):(0,0)
a_pieces max offset is 32,and b_piece max offset is 60.
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
******************************
cycle 0:
a_vec is:0	0	0	0	
b_vec is:1	0	0	0	
current pe val:
0	0	0	0	
0	0	0	0	
0	0	0	0	
0	0	0	0	
******************************
******************************
cycle 1:
a_vec is:1	8	0	0	
b_vec is:9	2	0	0	
current pe val:
9	0	0	0	
8	0	0	0	
0	0	0	0	
0	0	0	0	
******************************
******************************
cycle 2:
a_vec is:2	9	16	0	
b_vec is:17	10	3	0	
current pe val:
43	10	0	0	
89	16	0	0	
16	0	0	0	
0	0	0	0	
******************************
******************************
cycle 3:
a_vec is:3	10	17	24	
b_vec is:25	18	11	4	
current pe val:
118	46	11	0	
259	106	24	0	
169	32	0	0	
24	0	0	0	
******************************
******************************
cycle 4:
a_vec is:4	11	18	25	
b_vec is:33	26	19	12	
current pe val:
250	124	49	12	
534	286	123	32	
475	202	48	0	
249	48	0	0	
******************************
******************************
cycle 5:
a_vec is:5	12	19	26	
b_vec is:41	34	27	20	
current pe val:
455	260	130	52	
930	572	313	140	
950	526	235	64	
691	298	72	0	
******************************
******************************
cycle 6:
a_vec is:6	13	20	27	
b_vec is:49	42	35	28	
current pe val:
749	470	270	136	
1463	980	610	340	
1610	1020	577	268	
1366	766	347	96	
******************************
******************************
cycle 7:
a_vec is:7	14	21	28	
b_vec is:57	50	43	36	
current pe val:
1148	770	485	280	
2149	1526	1030	648	
2471	1700	1090	628	
2290	1468	841	396	
******************************
******************************
cycle 8:
a_vec is:0	15	22	29	
b_vec is:0	58	51	44	
current pe val:
1148	1176	791	500	
3004	2226	1589	1080	
3549	2582	1790	1160	
3479	2420	1570	916	
******************************
******************************
cycle 9:
a_vec is:0	0	23	30	
b_vec is:0	0	59	52	
current pe val:
1148	1176	1204	812	
3004	3096	2303	1652	
4860	3682	2693	1880	
4949	3638	2550	1672	
******************************
******************************
cycle 10:
a_vec is:0	0	0	31	
b_vec is:0	0	0	60	
current pe val:
1148	1176	1204	1232	
3004	3096	3188	2380	
4860	5016	3815	2804	
6716	5138	3797	2680	
******************************
******************************
cycle 11:
a_vec is:0	0	0	0	
b_vec is:0	0	0	0	
current pe val:
1148	1176	1204	1232	
3004	3096	3188	3280	
4860	5016	5172	3948	
6716	6936	5327	3956	
******************************
******************************
cycle 12:
a_vec is:0	0	0	0	
b_vec is:0	0	0	0	
current pe val:
1148	1176	1204	1232	
3004	3096	3188	3280	
4860	5016	5172	5328	
6716	6936	7156	5516	
******************************
******************************
cycle 13:
a_vec is:0	0	0	0	
b_vec is:0	0	0	0	
current pe val:
1148	1176	1204	1232	
3004	3096	3188	3280	
4860	5016	5172	5328	
6716	6936	7156	7376	
******************************
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
Current processing piece (a_piece,b_piece):(0,1)
a_pieces max offset is 32,and b_piece max offset is 64.
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
******************************
cycle 0:
a_vec is:0	0	0	0	
b_vec is:5	0	0	0	
current pe val:
0	0	0	0	
0	0	0	0	
0	0	0	0	
0	0	0	0	
******************************
******************************
cycle 1:
a_vec is:1	8	0	0	
b_vec is:13	6	0	0	
current pe val:
13	0	0	0	
40	0	0	0	
0	0	0	0	
0	0	0	0	
******************************
******************************
cycle 2:
a_vec is:2	9	16	0	
b_vec is:21	14	7	0	
current pe val:
55	14	0	0	
157	48	0	0	
80	0	0	0	
0	0	0	0	
******************************
******************************
cycle 3:
a_vec is:3	10	17	24	
b_vec is:29	22	15	8	
current pe val:
142	58	15	0	
367	174	56	0	
301	96	0	0	
120	0	0	0	
******************************
******************************
cycle 4:
a_vec is:4	11	18	25	
b_vec is:37	30	23	16	
current pe val:
290	148	61	16	
686	394	191	64	
679	334	112	0	
445	144	0	0	
******************************
******************************
cycle 5:
a_vec is:5	12	19	26	
b_vec is:45	38	31	24	
current pe val:
515	300	154	64	
1130	724	421	208	
1230	730	367	128	
991	494	168	0	
******************************
******************************
cycle 6:
a_vec is:6	13	20	27	
b_vec is:53	46	39	32	
current pe val:
833	530	310	160	
1715	1180	762	448	
1970	1300	781	400	
1774	1066	543	192	
******************************
******************************
cycle 7:
a_vec is:7	14	21	28	
b_vec is:61	54	47	40	
current pe val:
1260	854	545	320	
2457	1778	1230	800	
2915	2060	1370	832	
2810	1876	1141	592	
******************************
******************************
cycle 8:
a_vec is:0	15	22	29	
b_vec is:0	62	55	48	
current pe val:
1260	1288	875	560	
3372	2534	1841	1280	
4081	3026	2150	1440	
4115	2940	1978	1216	
******************************
******************************
cycle 9:
a_vec is:0	0	23	30	
b_vec is:0	0	63	56	
current pe val:
1260	1288	1316	896	
3372	3464	2611	1904	
5484	4214	3137	2240	
5705	4274	3070	2080	
******************************
******************************
cycle 10:
a_vec is:0	0	0	31	
b_vec is:0	0	0	64	
current pe val:
1260	1288	1316	1344	
3372	3464	3556	2688	
5484	5640	4347	3248	
7596	5894	4433	3200	
******************************
******************************
cycle 11:
a_vec is:0	0	0	0	
b_vec is:0	0	0	0	
current pe val:
1260	1288	1316	1344	
3372	3464	3556	3648	
5484	5640	5796	4480	
7596	7816	6083	4592	
******************************
******************************
cycle 12:
a_vec is:0	0	0	0	
b_vec is:0	0	0	0	
current pe val:
1260	1288	1316	1344	
3372	3464	3556	3648	
5484	5640	5796	5952	
7596	7816	8036	6272	
******************************
******************************
cycle 13:
a_vec is:0	0	0	0	
b_vec is:0	0	0	0	
current pe val:
1260	1288	1316	1344	
3372	3464	3556	3648	
5484	5640	5796	5952	
7596	7816	8036	8256	
******************************
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
Current processing piece (a_piece,b_piece):(1,0)
a_pieces max offset is 64,and b_piece max offset is 60.
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
******************************
cycle 0:
a_vec is:32	0	0	0	
b_vec is:1	0	0	0	
current pe val:
32	0	0	0	
0	0	0	0	
0	0	0	0	
0	0	0	0	
******************************
******************************
cycle 1:
a_vec is:33	40	0	0	
b_vec is:9	2	0	0	
current pe val:
329	64	0	0	
40	0	0	0	
0	0	0	0	
0	0	0	0	
******************************
******************************
cycle 2:
a_vec is:34	41	48	0	
b_vec is:17	10	3	0	
current pe val:
907	394	96	0	
409	80	0	0	
48	0	0	0	
0	0	0	0	
******************************
******************************
cycle 3:
a_vec is:35	42	49	56	
b_vec is:25	18	11	4	
current pe val:
1782	1006	459	128	
1123	490	120	0	
489	96	0	0	
56	0	0	0	
******************************
******************************
cycle 4:
a_vec is:36	43	50	57	
b_vec is:33	26	19	12	
current pe val:
2970	1916	1105	524	
2198	1246	571	160	
1339	586	144	0	
569	112	0	0	
******************************
******************************
cycle 5:
a_vec is:37	44	51	58	
b_vec is:41	34	27	20	
current pe val:
4487	3140	2050	1204	
3650	2364	1369	652	
2614	1486	683	192	
1555	682	168	0	
******************************
******************************
cycle 6:
a_vec is:38	45	52	59	
b_vec is:49	42	35	28	
current pe val:
6349	4694	3310	2184	
5495	3860	2530	1492	
4330	2812	1633	780	
3030	1726	795	224	
******************************
******************************
cycle 7:
a_vec is:39	46	53	60	
b_vec is:57	50	43	36	
current pe val:
8572	6594	4901	3480	
7749	5750	4070	2696	
6503	4580	3010	1780	
5010	3260	1897	908	
******************************
******************************
cycle 8:
a_vec is:0	47	54	61	
b_vec is:0	58	51	44	
current pe val:
8572	8856	6839	5108	
10428	8050	6005	4280	
9149	6806	4830	3208	
7511	5300	3490	2068	
******************************
******************************
cycle 9:
a_vec is:0	0	55	62	
b_vec is:0	0	59	52	
current pe val:
8572	8856	9140	7084	
10428	10776	8351	6260	
12284	9506	7109	5080	
10549	7862	5590	3720	
******************************
******************************
cycle 10:
a_vec is:0	0	0	63	
b_vec is:0	0	0	60	
current pe val:
8572	8856	9140	9424	
10428	10776	11124	8652	
12284	12696	9863	7412	
14140	10962	8213	5880	
******************************
******************************
cycle 11:
a_vec is:0	0	0	0	
b_vec is:0	0	0	0	
current pe val:
8572	8856	9140	9424	
10428	10776	11124	11472	
12284	12696	13108	10220	
14140	14616	11375	8564	
******************************
******************************
cycle 12:
a_vec is:0	0	0	0	
b_vec is:0	0	0	0	
current pe val:
8572	8856	9140	9424	
10428	10776	11124	11472	
12284	12696	13108	13520	
14140	14616	15092	11788	
******************************
******************************
cycle 13:
a_vec is:0	0	0	0	
b_vec is:0	0	0	0	
current pe val:
8572	8856	9140	9424	
10428	10776	11124	11472	
12284	12696	13108	13520	
14140	14616	15092	15568	
******************************
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
Current processing piece (a_piece,b_piece):(1,1)
a_pieces max offset is 64,and b_piece max offset is 64.
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
******************************
cycle 0:
a_vec is:32	0	0	0	
b_vec is:5	0	0	0	
current pe val:
160	0	0	0	
0	0	0	0	
0	0	0	0	
0	0	0	0	
******************************
******************************
cycle 1:
a_vec is:33	40	0	0	
b_vec is:13	6	0	0	
current pe val:
589	192	0	0	
200	0	0	0	
0	0	0	0	
0	0	0	0	
******************************
******************************
cycle 2:
a_vec is:34	41	48	0	
b_vec is:21	14	7	0	
current pe val:
1303	654	224	0	
733	240	0	0	
240	0	0	0	
0	0	0	0	
******************************
******************************
cycle 3:
a_vec is:35	42	49	56	
b_vec is:29	22	15	8	
current pe val:
2318	1402	719	256	
1615	814	280	0	
877	288	0	0	
280	0	0	0	
******************************
******************************
cycle 4:
a_vec is:36	43	50	57	
b_vec is:37	30	23	16	
current pe val:
3650	2452	1501	784	
2862	1738	895	320	
1927	974	336	0	
1021	336	0	0	
******************************
******************************
cycle 5:
a_vec is:37	44	51	58	
b_vec is:45	38	31	24	
current pe val:
5315	3820	2586	1600	
4490	3028	1861	976	
3406	2074	1071	384	
2239	1134	392	0	
******************************
******************************
cycle 6:
a_vec is:38	45	52	59	
b_vec is:53	46	39	32	
current pe val:
7329	5522	3990	2720	
6515	4700	3194	1984	
5330	3604	2221	1168	
3950	2410	1247	448	
******************************
******************************
cycle 7:
a_vec is:39	46	53	60	
b_vec is:61	54	47	40	
current pe val:
9708	7574	5729	4160	
8953	6770	4910	3360	
7715	5580	3802	2368	
6170	4180	2581	1360	
******************************
******************************
cycle 8:
a_vec is:0	47	54	61	
b_vec is:0	62	55	48	
current pe val:
9708	9992	7819	5936	
11820	9254	7025	5120	
10577	8018	5830	4000	
8915	6460	4410	2752	
******************************
******************************
cycle 9:
a_vec is:0	0	55	62	
b_vec is:0	0	63	56	
current pe val:
9708	9992	10276	8064	
11820	12168	9555	7280	
13932	10934	8321	6080	
12201	9266	6750	4640	
******************************
******************************
cycle 10:
a_vec is:0	0	0	63	
b_vec is:0	0	0	64	
current pe val:
9708	9992	10276	10560	
11820	12168	12516	9856	
13932	14344	11291	8624	
16044	12614	9617	7040	
******************************
******************************
cycle 11:
a_vec is:0	0	0	0	
b_vec is:0	0	0	0	
current pe val:
9708	9992	10276	10560	
11820	12168	12516	12864	
13932	14344	14756	11648	
16044	16520	13027	9968	
******************************
******************************
cycle 12:
a_vec is:0	0	0	0	
b_vec is:0	0	0	0	
current pe val:
9708	9992	10276	10560	
11820	12168	12516	12864	
13932	14344	14756	15168	
16044	16520	16996	13440	
******************************
******************************
cycle 13:
a_vec is:0	0	0	0	
b_vec is:0	0	0	0	
current pe val:
9708	9992	10276	10560	
11820	12168	12516	12864	
13932	14344	14756	15168	
16044	16520	16996	17472	
******************************
------------------------------
The res from CMM function is:
1148	1176	1204	1232	1260	1288	1316	1344	
3004	3096	3188	3280	3372	3464	3556	3648	
4860	5016	5172	5328	5484	5640	5796	5952	
6716	6936	7156	7376	7596	7816	8036	8256	
8572	8856	9140	9424	9708	9992	10276	10560	
10428	10776	11124	11472	11820	12168	12516	12864	
12284	12696	13108	13520	13932	14344	14756	15168	
14140	14616	15092	15568	16044	16520	16996	17472	

The res from sysArray is:
1148	1176	1204	1232	1260	1288	1316	1344	
3004	3096	3188	3280	3372	3464	3556	3648	
4860	5016	5172	5328	5484	5640	5796	5952	
6716	6936	7156	7376	7596	7816	8036	8256	
8572	8856	9140	9424	9708	9992	10276	10560	
10428	10776	11124	11472	11820	12168	12516	12864	
12284	12696	13108	13520	13932	14344	14756	15168	
14140	14616	15092	15568	16044	16520	16996	17472	
------------------------------

TEST PASSED!

Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_systolic_array_top glbl -Oenable_linking_all_libraries -prj systolic_array.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib ieee_proposed=./ieee_proposed -s systolic_array -debug wave 
Multi-threading is on. Using 30 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_complex/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_complex/solution1/sim/verilog/systolic_array_mux_102410_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_mux_102410_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_complex/solution1/sim/verilog/systolic_array_mul_32s_32s_32_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_mul_32s_32s_32_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_complex/solution1/sim/verilog/systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_112_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_112_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_complex/solution1/sim/verilog/systolic_array_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_complex/solution1/sim/verilog/systolic_array_mul_30s_30s_30_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_mul_30s_30s_30_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_complex/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_complex/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_complex/solution1/sim/verilog/systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_complex/solution1/sim/verilog/systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_complex/solution1/sim/verilog/systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_210_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_210_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_complex/solution1/sim/verilog/systolic_array_mux_42_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_mux_42_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_complex/solution1/sim/verilog/systolic_array_pe_array_pe_a_pass_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_pe_array_pe_a_pass_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_complex/solution1/sim/verilog/systolic_array_Loop_1_proc1_Pipeline_sysarray_outer_loop1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_Loop_1_proc1_Pipeline_sysarray_outer_loop1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_complex/solution1/sim/verilog/systolic_array_mul_31ns_31ns_61_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_mul_31ns_31ns_61_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_complex/solution1/sim/verilog/systolic_array_Loop_1_proc1_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_Loop_1_proc1_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_complex/solution1/sim/verilog/systolic_array_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_gmem_m_axi
INFO: [VRFC 10-311] analyzing module systolic_array_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module systolic_array_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module systolic_array_gmem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module systolic_array_gmem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module systolic_array_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module systolic_array_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module systolic_array_gmem_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_complex/solution1/sim/verilog/systolic_array.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_systolic_array_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_complex/solution1/sim/verilog/systolic_array_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_complex/solution1/sim/verilog/systolic_array_Loop_1_proc1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_Loop_1_proc1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_complex/solution1/sim/verilog/systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_117_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_Loop_1_proc1_Pipeline_VITIS_LOOP_117_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_complex/solution1/sim/verilog/systolic_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/sysArray_complex/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.systolic_array_pe_array_pe_a_pas...
Compiling module xil_defaultlib.systolic_array_control_s_axi
Compiling module xil_defaultlib.systolic_array_gmem_m_axi_reg_sl...
Compiling module xil_defaultlib.systolic_array_gmem_m_axi_fifo(D...
Compiling module xil_defaultlib.systolic_array_gmem_m_axi_buffer...
Compiling module xil_defaultlib.systolic_array_gmem_m_axi_fifo(D...
Compiling module xil_defaultlib.systolic_array_gmem_m_axi_fifo(D...
Compiling module xil_defaultlib.systolic_array_gmem_m_axi_fifo(D...
Compiling module xil_defaultlib.systolic_array_gmem_m_axi_write(...
Compiling module xil_defaultlib.systolic_array_gmem_m_axi_buffer...
Compiling module xil_defaultlib.systolic_array_gmem_m_axi_reg_sl...
Compiling module xil_defaultlib.systolic_array_gmem_m_axi_read(N...
Compiling module xil_defaultlib.systolic_array_gmem_m_axi_thrott...
Compiling module xil_defaultlib.systolic_array_gmem_m_axi(NUM_RE...
Compiling module xil_defaultlib.systolic_array_flow_control_loop...
Compiling module xil_defaultlib.systolic_array_Loop_1_proc1_Pipe...
Compiling module xil_defaultlib.systolic_array_Loop_1_proc1_Pipe...
Compiling module xil_defaultlib.systolic_array_Loop_1_proc1_Pipe...
Compiling module xil_defaultlib.systolic_array_Loop_1_proc1_Pipe...
Compiling module xil_defaultlib.systolic_array_mux_102410_32_1_1...
Compiling module xil_defaultlib.systolic_array_mul_32s_32s_32_3_...
Compiling module xil_defaultlib.systolic_array_Loop_1_proc1_Pipe...
Compiling module xil_defaultlib.systolic_array_mux_42_32_1_1(ID=...
Compiling module xil_defaultlib.systolic_array_Loop_1_proc1_Pipe...
Compiling module xil_defaultlib.systolic_array_Loop_1_proc1_Pipe...
Compiling module xil_defaultlib.systolic_array_mul_31ns_31ns_61_...
Compiling module xil_defaultlib.systolic_array_mul_30s_30s_30_3_...
Compiling module xil_defaultlib.systolic_array_Loop_1_proc1
Compiling module xil_defaultlib.systolic_array
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=39)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_systolic_array_top
Compiling module work.glbl
Built simulation snapshot systolic_array

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/handengke/HLS/sysArray_complex/solution1/sim/verilog/xsim.dir/systolic_array/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 28 12:24:30 2022...

****** xsim v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/systolic_array/xsim_script.tcl
# xsim {systolic_array} -view {{systolic_array_dataflow_ana.wcfg}} -tclbatch {systolic_array.tcl} -protoinst {systolic_array.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file systolic_array.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_systolic_array_top/AESL_inst_systolic_array//AESL_inst_systolic_array_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_systolic_array_top/AESL_inst_systolic_array/Loop_1_proc1_U0/Loop_1_proc1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_systolic_array_top/AESL_inst_systolic_array/Loop_1_proc1_U0/grp_Loop_1_proc1_Pipeline_1_fu_16582/grp_Loop_1_proc1_Pipeline_1_fu_16582_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_systolic_array_top/AESL_inst_systolic_array/Loop_1_proc1_U0/grp_Loop_1_proc1_Pipeline_VITIS_LOOP_112_2_fu_16634/grp_Loop_1_proc1_Pipeline_VITIS_LOOP_112_2_fu_16634_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_systolic_array_top/AESL_inst_systolic_array/Loop_1_proc1_U0/grp_Loop_1_proc1_Pipeline_VITIS_LOOP_117_4_fu_18691/grp_Loop_1_proc1_Pipeline_VITIS_LOOP_117_4_fu_18691_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_systolic_array_top/AESL_inst_systolic_array/Loop_1_proc1_U0/grp_Loop_1_proc1_Pipeline_VITIS_LOOP_210_6_fu_22835/grp_Loop_1_proc1_Pipeline_VITIS_LOOP_210_6_fu_22835_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_systolic_array_top/AESL_inst_systolic_array/Loop_1_proc1_U0/grp_Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21_fu_22853/grp_Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_21_fu_22853_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_systolic_array_top/AESL_inst_systolic_array/Loop_1_proc1_U0/grp_Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_fu_16608/grp_Loop_1_proc1_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_fu_16608_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_systolic_array_top/AESL_inst_systolic_array/Loop_1_proc1_U0/grp_Loop_1_proc1_Pipeline_sysarray_outer_loop1_fu_20748/grp_Loop_1_proc1_Pipeline_sysarray_outer_loop1_fu_20748_activity
Time resolution is 1 ps
open_wave_config systolic_array_dataflow_ana.wcfg
source systolic_array.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_systolic_array_top/AESL_inst_systolic_array/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set din_a__din_b__out_r_group [add_wave_group din_a__din_b__out_r(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $din_a__din_b__out_r_group]
## set wdata_group [add_wave_group "Write Channel" -into $din_a__din_b__out_r_group]
## set ctrl_group [add_wave_group "Handshakes" -into $din_a__din_b__out_r_group]
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set din_a__din_b__ra__ca__cb__out_r__return_group [add_wave_group din_a__din_b__ra__ca__cb__out_r__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/interrupt -into $din_a__din_b__ra__ca__cb__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_BRESP -into $din_a__din_b__ra__ca__cb__out_r__return_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_BREADY -into $din_a__din_b__ra__ca__cb__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_BVALID -into $din_a__din_b__ra__ca__cb__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_RRESP -into $din_a__din_b__ra__ca__cb__out_r__return_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_RDATA -into $din_a__din_b__ra__ca__cb__out_r__return_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_RREADY -into $din_a__din_b__ra__ca__cb__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_RVALID -into $din_a__din_b__ra__ca__cb__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_ARREADY -into $din_a__din_b__ra__ca__cb__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_ARVALID -into $din_a__din_b__ra__ca__cb__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_ARADDR -into $din_a__din_b__ra__ca__cb__out_r__return_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_WSTRB -into $din_a__din_b__ra__ca__cb__out_r__return_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_WDATA -into $din_a__din_b__ra__ca__cb__out_r__return_group -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_WREADY -into $din_a__din_b__ra__ca__cb__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_WVALID -into $din_a__din_b__ra__ca__cb__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_AWREADY -into $din_a__din_b__ra__ca__cb__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_AWVALID -into $din_a__din_b__ra__ca__cb__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/s_axi_control_AWADDR -into $din_a__din_b__ra__ca__cb__out_r__return_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_systolic_array_top/AESL_inst_systolic_array/ap_clk -into $clockgroup
## save_wave_config systolic_array.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "107000"
// RTL Simulation : 1 / 1 [n/a] @ "3185000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3202500 ps : File "/home/handengke/HLS/sysArray_complex/solution1/sim/verilog/systolic_array.autotb.v" Line 446
## quit
INFO: [Common 17-206] Exiting xsim at Wed Sep 28 12:24:45 2022...
------------------------------
The input matrices are:
0	1	2	3	4	5	6	7	
8	9	10	11	12	13	14	15	
16	17	18	19	20	21	22	23	
24	25	26	27	28	29	30	31	
32	33	34	35	36	37	38	39	
40	41	42	43	44	45	46	47	
48	49	50	51	52	53	54	55	
56	57	58	59	60	61	62	63	

1	2	3	4	5	6	7	8	
9	10	11	12	13	14	15	16	
17	18	19	20	21	22	23	24	
25	26	27	28	29	30	31	32	
33	34	35	36	37	38	39	40	
41	42	43	44	45	46	47	48	
49	50	51	52	53	54	55	56	
57	58	59	60	61	62	63	64	
------------------------------
------------------------------
The res from CMM function is:
1148	1176	1204	1232	1260	1288	1316	1344	
3004	3096	3188	3280	3372	3464	3556	3648	
4860	5016	5172	5328	5484	5640	5796	5952	
6716	6936	7156	7376	7596	7816	8036	8256	
8572	8856	9140	9424	9708	9992	10276	10560	
10428	10776	11124	11472	11820	12168	12516	12864	
12284	12696	13108	13520	13932	14344	14756	15168	
14140	14616	15092	15568	16044	16520	16996	17472	

The res from sysArray is:
1148	1176	1204	1232	1260	1288	1316	1344	
3004	3096	3188	3280	3372	3464	3556	3648	
4860	5016	5172	5328	5484	5640	5796	5952	
6716	6936	7156	7376	7596	7816	8036	8256	
8572	8856	9140	9424	9708	9992	10276	10560	
10428	10776	11124	11472	11820	12168	12516	12864	
12284	12696	13108	13520	13932	14344	14756	15168	
14140	14616	15092	15568	16044	16520	16996	17472	
------------------------------

TEST PASSED!

