[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Wed Jul 13 10:53:39 2022
[*]
[dumpfile] "/home/jrsharp/home_mnt/code/FPGA/SLURM/test/regression_tests/002_LOAD_STORE/dump.vcd"
[dumpfile_mtime] "Wed Jul 13 10:52:51 2022"
[dumpfile_size] 13476306
[savefile] "/home/jrsharp/home_mnt/code/FPGA/SLURM/test/regression_tests/002_LOAD_STORE/config.gtkw"
[timestart] 145701000
[size] 1920 996
[pos] -1 -1
*-19.194408 147500000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] tb.
[treeopen] tb.cpu0.
[treeopen] tb.cpu0.cpu0.
[treeopen] tb.cpu0.pc0.
[sst_width] 290
[signals_width] 383
[sst_expanded] 1
[sst_vpaned_height] 281
@28
tb.cpu0.cpu0.CLK
tb.cpu0.cpu0.RSTb
@200
-
-
@22
tb.cpu0.cpu0.memory_address[15:0]
tb.cpu0.cpu0.memory_in[15:0]
tb.cpu0.cpu0.memory_out[15:0]
@28
tb.cpu0.cpu0.memory_wr
tb.cpu0.cpu0.memory_valid
tb.cpu0.cpu0.memory_ready
@200
-
@22
tb.cpu0.cpu0.pip0.pc[14:0]
@200
-
@28
tb.cpu0.cpu0.mem0.data_memory_was_requested
tb.cpu0.cpu0.mem0.data_memory_success
@200
-
@22
tb.cpu0.cpu0.mem0.data_memory_address[14:0]
tb.cpu0.cpu0.mem0.data_memory_in[15:0]
tb.cpu0.cpu0.mem0.data_out[15:0]
tb.cpu0.cpu0.mem0.data_memory_data_out[15:0]
@28
tb.cpu0.cpu0.mem0.data_memory_read_req
@22
tb.cpu0.cpu0.mem0.address_stage_1[14:0]
tb.cpu0.cpu0.mem0.address_stage_2[14:0]
@28
tb.cpu0.cpu0.mem0.data_memory_wr_mask[1:0]
tb.cpu0.cpu0.mem0.data_memory_write_req
tb.cpu0.cpu0.mem0.mem_wr
@200
-
@22
tb.cpu0.cpu0.cpu_exec0.load_store_address[15:0]
@200
-
@22
tb.cpu0.cpu0.pip0.state[3:0]
tb.cpu0.cpu0.pip0.pipeline_stage0[15:0]
tb.cpu0.cpu0.pip0.pipeline_stage1[15:0]
tb.cpu0.cpu0.pip0.pipeline_stage2[15:0]
tb.cpu0.cpu0.pip0.pipeline_stage3[15:0]
tb.cpu0.cpu0.pip0.pipeline_stage4[15:0]
tb.cpu0.cpu0.pip0.pc_stage0_r[14:0]
tb.cpu0.cpu0.pip0.pc_stage1_r[14:0]
tb.cpu0.cpu0.pip0.pc_stage2_r[14:0]
tb.cpu0.cpu0.pip0.pc_stage3_r[14:0]
@23
tb.cpu0.cpu0.pip0.pc_stage4[15:0]
@200
-
-
@820
tb.cpu0.pc0.tr0.traceChar_r[7:0]
@22
tb.cpu0.pc0.tr0.traceHex_r[15:0]
tb.cpu0.pc0.tr0.traceVal_r[15:0]
@200
-
-
@22
tb.cpu0.cpu0.port_address[15:0]
tb.cpu0.cpu0.port_in[15:0]
tb.cpu0.cpu0.port_out[15:0]
@28
tb.cpu0.cpu0.port_rd
tb.cpu0.cpu0.port_wr
@200
-
@22
tb.cpu0.pc0.ADDRESS[15:0]
tb.cpu0.pc0.DATA_IN[15:0]
tb.cpu0.pc0.DATA_OUT[15:0]
@28
tb.cpu0.pc0.memRD
tb.cpu0.pc0.memWR
@200
-
@22
tb.cpu0.cpu0.pip0.imm_stage2_r_next[15:0]
tb.cpu0.cpu0.pip0.imm_r[11:0]
tb.cpu0.cpu0.pip0.imm_r_next[11:0]
tb.cpu0.cpu0.reg0.\regFileA[1][15:0]
tb.cpu0.cpu0.reg0.\regFileA[2][15:0]
tb.cpu0.cpu0.reg0.\regFileA[3][15:0]
tb.cpu0.cpu0.reg0.\regFileA[4][15:0]
tb.cpu0.cpu0.reg0.\regFileA[5][15:0]
tb.cpu0.cpu0.reg0.\regFileA[6][15:0]
tb.cpu0.cpu0.reg0.\regFileA[7][15:0]
tb.cpu0.cpu0.reg0.\regFileA[8][15:0]
tb.cpu0.cpu0.reg0.\regFileA[9][15:0]
tb.cpu0.cpu0.reg0.\regFileA[10][15:0]
tb.cpu0.cpu0.reg0.\regFileA[11][15:0]
tb.cpu0.cpu0.reg0.\regFileA[12][15:0]
tb.cpu0.cpu0.reg0.\regFileA[13][15:0]
tb.cpu0.cpu0.reg0.\regFileA[14][15:0]
tb.cpu0.cpu0.reg0.\regFileA[15][15:0]
@200
-
@22
tb.cpu0.cpu0.cpu_exec0.regA[15:0]
tb.cpu0.cpu0.cpu_exec0.regB[15:0]
@200
-
@22
tb.cpu0.cpu0.cpu_exec0.load_store_address[15:0]
@200
-
[pattern_trace] 1
[pattern_trace] 0
