<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:21:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 40960 has been inferred" OldID="for.inc.store.2, for.inc.1.store.3, for.inc.2.store.3, for.inc.3.store.3, for.inc.4.store.8," ID="outseq" BundleName="gmem1" VarName="out" LoopLoc="/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:21:22" LoopName="VITIS_LOOP_21_1" ParentFunc="write_result(float*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (&amp;) [8192][5])" Length="40960" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 131072 has been inferred" OldID="for.inc.load.39, _ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit.load.9, _ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit49.load.7, _ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit94.load.7, _ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit139.load.7, _ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit184.load.7, _ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit229.load.7, _ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit274.load.7, _ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit319.load.7, _ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit364.load.7, _ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit409.load.7, _ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit454.load.7, _ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit499.load.7, _ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit544.load.7, _ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit589.load.7, _ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit634.load.7," ID="inseq" BundleName="gmem0" VarName="in" LoopLoc="/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5:21" LoopName="VITIS_LOOP_5_1" ParentFunc="read_input(float const*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (&amp;) [8192][16])" Length="131072" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5:21" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 131072 x 32bit words has been widened by 16: 8192 x 512bit words" OldID="inseq," ID="wseq" BundleName="gmem0" VarName="in" LoopLoc="/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5:21" LoopName="VITIS_LOOP_5_1" ParentFunc="read_input(float const*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (&amp;) [8192][16])" Length="8192" Direction="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512" resolution="214-353" ID="wseq" BundleName="gmem0" VarName="in" LoopLoc="/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5:21" LoopName="VITIS_LOOP_5_1" ParentFunc="read_input(float const*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (&amp;) [8192][16])"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 8192 and bit width 512 in loop 'VITIS_LOOP_5_1' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:5:21" LoopName="VITIS_LOOP_5_1" Length="8192" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:21:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 40960 and bit width 32 in loop 'VITIS_LOOP_21_1' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:21:22" LoopName="VITIS_LOOP_21_1" Length="40960" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

