HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:ir
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||ir.srr(35);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/35||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG360 ||@W:Removing wire IA_PRDATA, as there is no assignment to it.||ir.srr(116);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/116||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis|| CG133 ||@W:Object PRDATA is declared but not assigned. Either assign a value or remove the declaration.||ir.srr(139);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/139||servo_ctrl.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\hdl\servo_ctrl.v'/linenumber/31
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||ir.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/145||infr_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||ir.srr(146);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/146||infr_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||ir.srr(147);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/147||infr_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| CL159 ||@N: Input CLKA is unused.||ir.srr(148);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/148||infr_tmp_MSS_CCC_0_MSS_CCC.v(36);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/36
Implementation;Synthesis|| CL159 ||@N: Input CLKA_PAD is unused.||ir.srr(149);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/149||infr_tmp_MSS_CCC_0_MSS_CCC.v(37);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/37
Implementation;Synthesis|| CL159 ||@N: Input CLKA_PADP is unused.||ir.srr(150);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/150||infr_tmp_MSS_CCC_0_MSS_CCC.v(38);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/38
Implementation;Synthesis|| CL159 ||@N: Input CLKA_PADN is unused.||ir.srr(151);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/151||infr_tmp_MSS_CCC_0_MSS_CCC.v(39);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/39
Implementation;Synthesis|| CL159 ||@N: Input CLKB is unused.||ir.srr(152);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/152||infr_tmp_MSS_CCC_0_MSS_CCC.v(40);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/40
Implementation;Synthesis|| CL159 ||@N: Input CLKB_PAD is unused.||ir.srr(153);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/153||infr_tmp_MSS_CCC_0_MSS_CCC.v(41);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/41
Implementation;Synthesis|| CL159 ||@N: Input CLKB_PADP is unused.||ir.srr(154);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/154||infr_tmp_MSS_CCC_0_MSS_CCC.v(42);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/42
Implementation;Synthesis|| CL159 ||@N: Input CLKB_PADN is unused.||ir.srr(155);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/155||infr_tmp_MSS_CCC_0_MSS_CCC.v(43);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/43
Implementation;Synthesis|| CL159 ||@N: Input CLKC is unused.||ir.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/156||infr_tmp_MSS_CCC_0_MSS_CCC.v(44);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/44
Implementation;Synthesis|| CL159 ||@N: Input CLKC_PAD is unused.||ir.srr(157);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/157||infr_tmp_MSS_CCC_0_MSS_CCC.v(45);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/45
Implementation;Synthesis|| CL159 ||@N: Input CLKC_PADP is unused.||ir.srr(158);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/158||infr_tmp_MSS_CCC_0_MSS_CCC.v(46);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/46
Implementation;Synthesis|| CL159 ||@N: Input CLKC_PADN is unused.||ir.srr(159);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/159||infr_tmp_MSS_CCC_0_MSS_CCC.v(47);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/47
Implementation;Synthesis|| CL159 ||@N: Input MAINXIN is unused.||ir.srr(160);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/160||infr_tmp_MSS_CCC_0_MSS_CCC.v(48);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/48
Implementation;Synthesis|| CL159 ||@N: Input LPXIN is unused.||ir.srr(161);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/161||infr_tmp_MSS_CCC_0_MSS_CCC.v(49);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/49
Implementation;Synthesis|| CL159 ||@N: Input MAC_CLK is unused.||ir.srr(162);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/162||infr_tmp_MSS_CCC_0_MSS_CCC.v(50);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\work\infr\MSS_CCC_0\infr_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/50
Implementation;Synthesis|| CL159 ||@N: Input IADDR is unused.||ir.srr(163);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/163||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis|| CL159 ||@N: Input PRESETN is unused.||ir.srr(164);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/164||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis|| CL159 ||@N: Input PCLK is unused.||ir.srr(165);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/165||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis|| CL159 ||@N: Input PRDATAS2 is unused.||ir.srr(166);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/166||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/106
Implementation;Synthesis|| CL159 ||@N: Input PRDATAS3 is unused.||ir.srr(167);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/167||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/107
Implementation;Synthesis|| CL159 ||@N: Input PRDATAS4 is unused.||ir.srr(168);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/168||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/108
Implementation;Synthesis|| CL159 ||@N: Input PRDATAS5 is unused.||ir.srr(169);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/169||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/109
Implementation;Synthesis|| CL159 ||@N: Input PRDATAS6 is unused.||ir.srr(170);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/170||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis|| CL159 ||@N: Input PRDATAS7 is unused.||ir.srr(171);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/171||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis|| CL159 ||@N: Input PRDATAS8 is unused.||ir.srr(172);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/172||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis|| CL159 ||@N: Input PRDATAS9 is unused.||ir.srr(173);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/173||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis|| CL159 ||@N: Input PRDATAS10 is unused.||ir.srr(174);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/174||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis|| CL159 ||@N: Input PRDATAS11 is unused.||ir.srr(175);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/175||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis|| CL159 ||@N: Input PRDATAS12 is unused.||ir.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/176||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis|| CL159 ||@N: Input PRDATAS13 is unused.||ir.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/177||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis|| CL159 ||@N: Input PRDATAS14 is unused.||ir.srr(178);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/178||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis|| CL159 ||@N: Input PRDATAS15 is unused.||ir.srr(179);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/179||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis|| CL159 ||@N: Input PREADYS2 is unused.||ir.srr(180);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/180||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/123
Implementation;Synthesis|| CL159 ||@N: Input PREADYS3 is unused.||ir.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/181||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/124
Implementation;Synthesis|| CL159 ||@N: Input PREADYS4 is unused.||ir.srr(182);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/182||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/125
Implementation;Synthesis|| CL159 ||@N: Input PREADYS5 is unused.||ir.srr(183);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/183||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/126
Implementation;Synthesis|| CL159 ||@N: Input PREADYS6 is unused.||ir.srr(184);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/184||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/127
Implementation;Synthesis|| CL159 ||@N: Input PREADYS7 is unused.||ir.srr(185);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/185||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis|| CL159 ||@N: Input PREADYS8 is unused.||ir.srr(186);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/186||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis|| CL159 ||@N: Input PREADYS9 is unused.||ir.srr(187);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/187||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis|| CL159 ||@N: Input PREADYS10 is unused.||ir.srr(188);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/188||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis|| CL159 ||@N: Input PREADYS11 is unused.||ir.srr(189);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/189||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis|| CL159 ||@N: Input PREADYS12 is unused.||ir.srr(190);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/190||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis|| CL159 ||@N: Input PREADYS13 is unused.||ir.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/191||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis|| CL159 ||@N: Input PREADYS14 is unused.||ir.srr(192);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/192||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis|| CL159 ||@N: Input PREADYS15 is unused.||ir.srr(193);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/193||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis|| CL159 ||@N: Input PSLVERRS2 is unused.||ir.srr(194);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/194||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/140
Implementation;Synthesis|| CL159 ||@N: Input PSLVERRS3 is unused.||ir.srr(195);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/195||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/141
Implementation;Synthesis|| CL159 ||@N: Input PSLVERRS4 is unused.||ir.srr(196);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/196||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/142
Implementation;Synthesis|| CL159 ||@N: Input PSLVERRS5 is unused.||ir.srr(197);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/197||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/143
Implementation;Synthesis|| CL159 ||@N: Input PSLVERRS6 is unused.||ir.srr(198);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/198||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/144
Implementation;Synthesis|| CL159 ||@N: Input PSLVERRS7 is unused.||ir.srr(199);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/199||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/145
Implementation;Synthesis|| CL159 ||@N: Input PSLVERRS8 is unused.||ir.srr(200);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/200||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/146
Implementation;Synthesis|| CL159 ||@N: Input PSLVERRS9 is unused.||ir.srr(201);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/201||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/147
Implementation;Synthesis|| CL159 ||@N: Input PSLVERRS10 is unused.||ir.srr(202);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/202||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/148
Implementation;Synthesis|| CL159 ||@N: Input PSLVERRS11 is unused.||ir.srr(203);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/203||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/149
Implementation;Synthesis|| CL159 ||@N: Input PSLVERRS12 is unused.||ir.srr(204);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/204||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/150
Implementation;Synthesis|| CL159 ||@N: Input PSLVERRS13 is unused.||ir.srr(205);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/205||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/151
Implementation;Synthesis|| CL159 ||@N: Input PSLVERRS14 is unused.||ir.srr(206);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/206||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/152
Implementation;Synthesis|| CL159 ||@N: Input PSLVERRS15 is unused.||ir.srr(207);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/207||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/153
Implementation;Synthesis||null||@N: Running in 64-bit mode||ir.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/218||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||ir.srr(239);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/239||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||ir.srr(261);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/261||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||ir.srr(262);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/262||null;null
Implementation;Synthesis|| MO111 ||@N: Tristate driver LPXIN_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||ir.srr(269);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/269||infr_tmp_mss_ccc_0_mss_ccc.v(64);liberoaction://cross_probe/hdl/file/'c:\users\fuhu\desktop\373final\irc\component\work\infr\mss_ccc_0\infr_tmp_mss_ccc_0_mss_ccc.v'/linenumber/64
Implementation;Synthesis|| MO111 ||@N: Tristate driver MAINXIN_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||ir.srr(270);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/270||infr_tmp_mss_ccc_0_mss_ccc.v(63);liberoaction://cross_probe/hdl/file/'c:\users\fuhu\desktop\373final\irc\component\work\infr\mss_ccc_0\infr_tmp_mss_ccc_0_mss_ccc.v'/linenumber/63
Implementation;Synthesis|| MO111 ||@N: Tristate driver RCOSC_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||ir.srr(271);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/271||infr_tmp_mss_ccc_0_mss_ccc.v(62);liberoaction://cross_probe/hdl/file/'c:\users\fuhu\desktop\373final\irc\component\work\infr\mss_ccc_0\infr_tmp_mss_ccc_0_mss_ccc.v'/linenumber/62
Implementation;Synthesis|| BN115 ||@N: Removing instance u_mux_p_to_b3 (in view: COREAPB3_LIB.CoreAPB3_Z1(verilog)) of type view:COREAPB3_LIB.COREAPB3_MUXPTOB3(verilog) because it does not drive other instances.||ir.srr(272);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/272||coreapb3.v(443);liberoaction://cross_probe/hdl/file/'c:\users\fuhu\desktop\373final\irc\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/443
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.sap.||ir.srr(289);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/289||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||ir.srr(314);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/314||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||ir.srr(315);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/315||null;null
Implementation;Synthesis|| MO111 ||@N: Tristate driver LPXIN_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||ir.srr(326);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/326||infr_tmp_mss_ccc_0_mss_ccc.v(64);liberoaction://cross_probe/hdl/file/'c:\users\fuhu\desktop\373final\irc\component\work\infr\mss_ccc_0\infr_tmp_mss_ccc_0_mss_ccc.v'/linenumber/64
Implementation;Synthesis|| MO111 ||@N: Tristate driver MAINXIN_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||ir.srr(327);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/327||infr_tmp_mss_ccc_0_mss_ccc.v(63);liberoaction://cross_probe/hdl/file/'c:\users\fuhu\desktop\373final\irc\component\work\infr\mss_ccc_0\infr_tmp_mss_ccc_0_mss_ccc.v'/linenumber/63
Implementation;Synthesis|| MO111 ||@N: Tristate driver RCOSC_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.infr_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||ir.srr(328);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/328||infr_tmp_mss_ccc_0_mss_ccc.v(62);liberoaction://cross_probe/hdl/file/'c:\users\fuhu\desktop\373final\irc\component\work\infr\mss_ccc_0\infr_tmp_mss_ccc_0_mss_ccc.v'/linenumber/62
Implementation;Synthesis|| MF179 ||@N: Found 32 by 32 bit less-than operator ('<') un1_count_1 (in view: work.servo_ctrl(verilog))||ir.srr(336);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/336||servo_ctrl.v(48);liberoaction://cross_probe/hdl/file/'c:\users\fuhu\desktop\373final\irc\hdl\servo_ctrl.v'/linenumber/48
Implementation;Synthesis|| MF238 ||@N: Found 32-bit incrementor, 'un3_count_1[31:0]'||ir.srr(337);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/337||servo_ctrl.v(47);liberoaction://cross_probe/hdl/file/'c:\users\fuhu\desktop\373final\irc\hdl\servo_ctrl.v'/linenumber/47
Implementation;Synthesis|| MT615 ||@N: Found clock FCLK with period 10.00ns ||ir.srr(415);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/415||null;null
Implementation;Synthesis|| MT615 ||@N: Found clock FAB_CLK with period 10.00ns ||ir.srr(416);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/416||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||ir.srr(433);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/433||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||ir.srr(435);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/435||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||ir.srr(452);liberoaction://cross_probe/hdl/file/'C:\Users\fuhu\Desktop\373final\irc\synthesis\ir.srr'/linenumber/452||null;null
Implementation;Compile;RootName:ir
Implementation;Compile||(null)||Please refer to the log file for details about 293 Warning(s) , 1 Info(s)||ir_compile_log.rpt;liberoaction://open_report/file/ir_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:ir
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||ir_placeroute_log.rpt;liberoaction://open_report/file/ir_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:ir
