{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630240922038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630240922047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 29 18:12:01 2021 " "Processing started: Sun Aug 29 18:12:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630240922047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240922047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus -c bus " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240922047 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630240922371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630240922371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rst RST lcdlab3.v(3) " "Verilog HDL Declaration information at lcdlab3.v(3): object \"rst\" differs only in case from object \"RST\" in the same scope" {  } { { "lcdlab3.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1630240933920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 lcdlab3.v(47) " "Verilog HDL Declaration information at lcdlab3.v(47): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "lcdlab3.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1630240933920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 lcdlab3.v(47) " "Verilog HDL Declaration information at lcdlab3.v(47): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "lcdlab3.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1630240933920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdlab3.v 1 1 " "Found 1 design units, including 1 entities, in source file lcdlab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdlab3 " "Found entity 1: lcdlab3" {  } { { "lcdlab3.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.v 2 2 " "Found 2 design units, including 2 entities, in source file lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933925 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_display_string " "Found entity 2: LCD_display_string" {  } { { "LCD_Display.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_port_slow.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_port_slow.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port_slow " "Found entity 1: slave_port_slow" {  } { { "slave_port_slow.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/slave_port_slow.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_4k_slow.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_4k_slow.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_4k_slow " "Found entity 1: slave_4k_slow" {  } { { "slave_4k_slow.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/slave_4k_slow.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tester.v 1 1 " "Found 1 design units, including 1 entities, in source file tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 tester " "Found entity 1: tester" {  } { { "tester.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file master_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port_tb " "Found entity 1: master_port_tb" {  } { { "master_port_tb.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/master_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_port.v 1 1 " "Found 1 design units, including 1 entities, in source file master_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "master_port.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/master_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_out_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file master_out_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_out_port_tb " "Found entity 1: master_out_port_tb" {  } { { "master_out_port_tb.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/master_out_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_out_port.v 1 1 " "Found 1 design units, including 1 entities, in source file master_out_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_out_port " "Found entity 1: master_out_port" {  } { { "master_out_port.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_module_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file master_module_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_4k_tb " "Found entity 1: master_4k_tb" {  } { { "master_module_tb.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/master_module_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_module.v 1 1 " "Found 1 design units, including 1 entities, in source file master_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_module " "Found entity 1: master_module" {  } { { "master_module.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/master_module.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_in_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file master_in_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_in_port_tb " "Found entity 1: master_in_port_tb" {  } { { "master_in_port_tb.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/master_in_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file master_in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_in_port " "Found entity 1: master_in_port" {  } { { "master_in_port.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_mux_tb " "Found entity 1: Bus_mux_tb" {  } { { "Bus_mux_tb.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/Bus_mux_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_mux " "Found entity 1: Bus_mux" {  } { { "Bus_mux.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/Bus_mux.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_interconnect_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_interconnect_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_interconnect_tb " "Found entity 1: Bus_interconnect_tb" {  } { { "Bus_interconnect_tb.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_interconnect.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_interconnect.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_interconnect " "Found entity 1: Bus_interconnect" {  } { { "Bus_interconnect.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_arbiter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_arbiter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_Arbiter_tb " "Found entity 1: Bus_Arbiter_tb" {  } { { "Bus_Arbiter_tb.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933955 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Bus_Arbiter.v(69) " "Verilog HDL information at Bus_Arbiter.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "Bus_Arbiter.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630240933957 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Bus_Arbiter.v(112) " "Verilog HDL information at Bus_Arbiter.v(112): always construct contains both blocking and non-blocking assignments" {  } { { "Bus_Arbiter.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v" 112 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630240933957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_Arbiter " "Found entity 1: Bus_Arbiter" {  } { { "Bus_Arbiter.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_4k_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_4k_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_4k_tb " "Found entity 1: slave_4k_tb" {  } { { "slave_4k_tb.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/slave_4k_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_4k.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_4k.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_4k " "Found entity 1: slave_4k" {  } { { "slave_4k.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/slave_4k.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_out_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_out_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_out_port_tb " "Found entity 1: slave_out_port_tb" {  } { { "slave_out_port_tb.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/slave_out_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_out_port.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_out_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_out_port " "Found entity 1: slave_out_port" {  } { { "slave_out_port.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_in_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_in_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_in_port_tb " "Found entity 1: slave_in_port_tb" {  } { { "slave_in_port_tb.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/slave_in_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933968 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "slave_in_port.v(60) " "Verilog HDL information at slave_in_port.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "slave_in_port.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630240933969 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "slave_in_port.v(160) " "Verilog HDL information at slave_in_port.v(160): always construct contains both blocking and non-blocking assignments" {  } { { "slave_in_port.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630240933970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_in_port " "Found entity 1: slave_in_port" {  } { { "slave_in_port.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scaledclock.v 1 1 " "Found 1 design units, including 1 entities, in source file scaledclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 scaledclock " "Found entity 1: scaledclock" {  } { { "scaledclock.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/scaledclock.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin27.v 2 2 " "Found 2 design units, including 2 entities, in source file bin27.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "bin27.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/bin27.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933973 ""} { "Info" "ISGN_ENTITY_NAME" "2 bin27 " "Found entity 2: bin27" {  } { { "bin27.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/bin27.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933973 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "slave_port.v(121) " "Verilog HDL information at slave_port.v(121): always construct contains both blocking and non-blocking assignments" {  } { { "slave_port.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/slave_port.v" 121 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630240933975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_port.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "slave_port.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/slave_port.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_port_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slave_port_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port_tb " "Found entity 1: slave_port_tb" {  } { { "slave_port_tb.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/slave_port_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram.v 1 1 " "Found 1 design units, including 1 entities, in source file bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM " "Found entity 1: BRAM" {  } { { "BRAM.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/BRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram_test.v 1 1 " "Found 1 design units, including 1 entities, in source file bram_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM_test " "Found entity 1: BRAM_test" {  } { { "BRAM_test.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/BRAM_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_event1.v 1 1 " "Found 1 design units, including 1 entities, in source file button_event1.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_event1 " "Found entity 1: button_event1" {  } { { "button_event1.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/button_event1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "top_tb.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/top_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_in.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_in " "Found entity 1: LCD_in" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630240933989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240933989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bus_busy Bus_interconnect_tb.v(65) " "Verilog HDL Implicit Net warning at Bus_interconnect_tb.v(65): created implicit net for \"bus_busy\"" {  } { { "Bus_interconnect_tb.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect_tb.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1_split_enabled Bus_Arbiter_tb.v(32) " "Verilog HDL Implicit Net warning at Bus_Arbiter_tb.v(32): created implicit net for \"s1_split_enabled\"" {  } { { "Bus_Arbiter_tb.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter_tb.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2_split_enabled Bus_Arbiter_tb.v(33) " "Verilog HDL Implicit Net warning at Bus_Arbiter_tb.v(33): created implicit net for \"s2_split_enabled\"" {  } { { "Bus_Arbiter_tb.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter_tb.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3_split_enabled Bus_Arbiter_tb.v(34) " "Verilog HDL Implicit Net warning at Bus_Arbiter_tb.v(34): created implicit net for \"s3_split_enabled\"" {  } { { "Bus_Arbiter_tb.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter_tb.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk top.v(122) " "Verilog HDL Implicit Net warning at top.v(122): created implicit net for \"clk\"" {  } { { "top.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/top.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line11 LCD_in.v(20) " "Verilog HDL Implicit Net warning at LCD_in.v(20): created implicit net for \"Line11\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line12 LCD_in.v(21) " "Verilog HDL Implicit Net warning at LCD_in.v(21): created implicit net for \"Line12\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line13 LCD_in.v(22) " "Verilog HDL Implicit Net warning at LCD_in.v(22): created implicit net for \"Line13\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line14 LCD_in.v(23) " "Verilog HDL Implicit Net warning at LCD_in.v(23): created implicit net for \"Line14\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line15 LCD_in.v(24) " "Verilog HDL Implicit Net warning at LCD_in.v(24): created implicit net for \"Line15\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line16 LCD_in.v(25) " "Verilog HDL Implicit Net warning at LCD_in.v(25): created implicit net for \"Line16\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line17 LCD_in.v(26) " "Verilog HDL Implicit Net warning at LCD_in.v(26): created implicit net for \"Line17\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line18 LCD_in.v(27) " "Verilog HDL Implicit Net warning at LCD_in.v(27): created implicit net for \"Line18\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line19 LCD_in.v(28) " "Verilog HDL Implicit Net warning at LCD_in.v(28): created implicit net for \"Line19\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line110 LCD_in.v(29) " "Verilog HDL Implicit Net warning at LCD_in.v(29): created implicit net for \"Line110\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line111 LCD_in.v(30) " "Verilog HDL Implicit Net warning at LCD_in.v(30): created implicit net for \"Line111\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line112 LCD_in.v(31) " "Verilog HDL Implicit Net warning at LCD_in.v(31): created implicit net for \"Line112\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line113 LCD_in.v(32) " "Verilog HDL Implicit Net warning at LCD_in.v(32): created implicit net for \"Line113\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line114 LCD_in.v(33) " "Verilog HDL Implicit Net warning at LCD_in.v(33): created implicit net for \"Line114\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line115 LCD_in.v(34) " "Verilog HDL Implicit Net warning at LCD_in.v(34): created implicit net for \"Line115\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line116 LCD_in.v(35) " "Verilog HDL Implicit Net warning at LCD_in.v(35): created implicit net for \"Line116\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line21 LCD_in.v(37) " "Verilog HDL Implicit Net warning at LCD_in.v(37): created implicit net for \"Line21\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line22 LCD_in.v(38) " "Verilog HDL Implicit Net warning at LCD_in.v(38): created implicit net for \"Line22\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line23 LCD_in.v(39) " "Verilog HDL Implicit Net warning at LCD_in.v(39): created implicit net for \"Line23\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line24 LCD_in.v(40) " "Verilog HDL Implicit Net warning at LCD_in.v(40): created implicit net for \"Line24\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line25 LCD_in.v(41) " "Verilog HDL Implicit Net warning at LCD_in.v(41): created implicit net for \"Line25\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line26 LCD_in.v(42) " "Verilog HDL Implicit Net warning at LCD_in.v(42): created implicit net for \"Line26\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line27 LCD_in.v(43) " "Verilog HDL Implicit Net warning at LCD_in.v(43): created implicit net for \"Line27\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line28 LCD_in.v(44) " "Verilog HDL Implicit Net warning at LCD_in.v(44): created implicit net for \"Line28\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line29 LCD_in.v(45) " "Verilog HDL Implicit Net warning at LCD_in.v(45): created implicit net for \"Line29\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line210 LCD_in.v(46) " "Verilog HDL Implicit Net warning at LCD_in.v(46): created implicit net for \"Line210\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line211 LCD_in.v(47) " "Verilog HDL Implicit Net warning at LCD_in.v(47): created implicit net for \"Line211\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line212 LCD_in.v(48) " "Verilog HDL Implicit Net warning at LCD_in.v(48): created implicit net for \"Line212\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line213 LCD_in.v(49) " "Verilog HDL Implicit Net warning at LCD_in.v(49): created implicit net for \"Line213\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line214 LCD_in.v(50) " "Verilog HDL Implicit Net warning at LCD_in.v(50): created implicit net for \"Line214\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line215 LCD_in.v(51) " "Verilog HDL Implicit Net warning at LCD_in.v(51): created implicit net for \"Line215\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933991 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Line216 LCD_in.v(52) " "Verilog HDL Implicit Net warning at LCD_in.v(52): created implicit net for \"Line216\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240933991 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_in_port master_in_port.v(31) " "Verilog HDL Parameter Declaration warning at master_in_port.v(31): Parameter Declaration in module \"master_in_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "master_in_port.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1630240933995 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_out_port master_out_port.v(53) " "Verilog HDL Parameter Declaration warning at master_out_port.v(53): Parameter Declaration in module \"master_out_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "master_out_port.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1630240933995 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_out_port master_out_port.v(54) " "Verilog HDL Parameter Declaration warning at master_out_port.v(54): Parameter Declaration in module \"master_out_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "master_out_port.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1630240933995 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "button_event1 button_event1.v(33) " "Verilog HDL Parameter Declaration warning at button_event1.v(33): Parameter Declaration in module \"button_event1\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "button_event1.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/button_event1.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1630240933999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD_in " "Elaborating entity \"LCD_in\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630240934035 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(60) " "Verilog HDL assignment warning at LCD_in.v(60): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934061 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(61) " "Verilog HDL assignment warning at LCD_in.v(61): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934061 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(62) " "Verilog HDL assignment warning at LCD_in.v(62): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934061 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(63) " "Verilog HDL assignment warning at LCD_in.v(63): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934061 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(64) " "Verilog HDL assignment warning at LCD_in.v(64): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934061 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(65) " "Verilog HDL assignment warning at LCD_in.v(65): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934061 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(66) " "Verilog HDL assignment warning at LCD_in.v(66): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934061 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(67) " "Verilog HDL assignment warning at LCD_in.v(67): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934061 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(68) " "Verilog HDL assignment warning at LCD_in.v(68): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934062 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(69) " "Verilog HDL assignment warning at LCD_in.v(69): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934062 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(70) " "Verilog HDL assignment warning at LCD_in.v(70): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934062 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(71) " "Verilog HDL assignment warning at LCD_in.v(71): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934062 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(72) " "Verilog HDL assignment warning at LCD_in.v(72): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934062 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(73) " "Verilog HDL assignment warning at LCD_in.v(73): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934062 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(74) " "Verilog HDL assignment warning at LCD_in.v(74): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934062 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(75) " "Verilog HDL assignment warning at LCD_in.v(75): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934062 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(78) " "Verilog HDL assignment warning at LCD_in.v(78): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934062 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(79) " "Verilog HDL assignment warning at LCD_in.v(79): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934062 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(80) " "Verilog HDL assignment warning at LCD_in.v(80): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934062 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(81) " "Verilog HDL assignment warning at LCD_in.v(81): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934062 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(82) " "Verilog HDL assignment warning at LCD_in.v(82): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934062 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(83) " "Verilog HDL assignment warning at LCD_in.v(83): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934062 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(84) " "Verilog HDL assignment warning at LCD_in.v(84): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934062 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(85) " "Verilog HDL assignment warning at LCD_in.v(85): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934063 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(86) " "Verilog HDL assignment warning at LCD_in.v(86): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934063 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(87) " "Verilog HDL assignment warning at LCD_in.v(87): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934063 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(88) " "Verilog HDL assignment warning at LCD_in.v(88): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934063 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(89) " "Verilog HDL assignment warning at LCD_in.v(89): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934063 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(90) " "Verilog HDL assignment warning at LCD_in.v(90): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934063 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(91) " "Verilog HDL assignment warning at LCD_in.v(91): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934063 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(92) " "Verilog HDL assignment warning at LCD_in.v(92): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934063 "|LCD_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LCD_in.v(93) " "Verilog HDL assignment warning at LCD_in.v(93): truncated value with size 8 to match size of target (1)" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630240934063 "|LCD_in"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdlab3 lcdlab3:LCD " "Elaborating entity \"lcdlab3\" for hierarchy \"lcdlab3:LCD\"" {  } { { "LCD_in.v" "LCD" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240934064 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "SW lcdlab3.v(46) " "Verilog HDL warning at lcdlab3.v(46): object SW used but never assigned" {  } { { "lcdlab3.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v" 46 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1630240934066 "|LCD_in|lcdlab3:LCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX0 lcdlab3.v(47) " "Verilog HDL or VHDL warning at lcdlab3.v(47): object \"HEX0\" assigned a value but never read" {  } { { "lcdlab3.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630240934066 "|LCD_in|lcdlab3:LCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX1 lcdlab3.v(47) " "Verilog HDL or VHDL warning at lcdlab3.v(47): object \"HEX1\" assigned a value but never read" {  } { { "lcdlab3.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630240934066 "|LCD_in|lcdlab3:LCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX2 lcdlab3.v(47) " "Verilog HDL or VHDL warning at lcdlab3.v(47): object \"HEX2\" assigned a value but never read" {  } { { "lcdlab3.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630240934066 "|LCD_in|lcdlab3:LCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX3 lcdlab3.v(47) " "Verilog HDL or VHDL warning at lcdlab3.v(47): object \"HEX3\" assigned a value but never read" {  } { { "lcdlab3.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630240934066 "|LCD_in|lcdlab3:LCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX4 lcdlab3.v(47) " "Verilog HDL or VHDL warning at lcdlab3.v(47): object \"HEX4\" assigned a value but never read" {  } { { "lcdlab3.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630240934066 "|LCD_in|lcdlab3:LCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX5 lcdlab3.v(47) " "Verilog HDL or VHDL warning at lcdlab3.v(47): object \"HEX5\" assigned a value but never read" {  } { { "lcdlab3.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630240934066 "|LCD_in|lcdlab3:LCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX6 lcdlab3.v(47) " "Verilog HDL or VHDL warning at lcdlab3.v(47): object \"HEX6\" assigned a value but never read" {  } { { "lcdlab3.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630240934066 "|LCD_in|lcdlab3:LCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX7 lcdlab3.v(47) " "Verilog HDL or VHDL warning at lcdlab3.v(47): object \"HEX7\" assigned a value but never read" {  } { { "lcdlab3.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630240934066 "|LCD_in|lcdlab3:LCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEDR lcdlab3.v(49) " "Verilog HDL or VHDL warning at lcdlab3.v(49): object \"LEDR\" assigned a value but never read" {  } { { "lcdlab3.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630240934067 "|LCD_in|lcdlab3:LCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GPIO_0 lcdlab3.v(50) " "Verilog HDL or VHDL warning at lcdlab3.v(50): object \"GPIO_0\" assigned a value but never read" {  } { { "lcdlab3.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630240934067 "|LCD_in|lcdlab3:LCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GPIO_1 lcdlab3.v(50) " "Verilog HDL or VHDL warning at lcdlab3.v(50): object \"GPIO_1\" assigned a value but never read" {  } { { "lcdlab3.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630240934067 "|LCD_in|lcdlab3:LCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RST lcdlab3.v(57) " "Verilog HDL or VHDL warning at lcdlab3.v(57): object \"RST\" assigned a value but never read" {  } { { "lcdlab3.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630240934067 "|LCD_in|lcdlab3:LCD"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SW\[7..0\] 0 lcdlab3.v(46) " "Net \"SW\[7..0\]\" at lcdlab3.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "lcdlab3.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1630240934067 "|LCD_in|lcdlab3:LCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay lcdlab3:LCD\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"lcdlab3:LCD\|Reset_Delay:r0\"" {  } { { "lcdlab3.v" "r0" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240934068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display lcdlab3:LCD\|LCD_Display:u1 " "Elaborating entity \"LCD_Display\" for hierarchy \"lcdlab3:LCD\|LCD_Display:u1\"" {  } { { "lcdlab3.v" "u1" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240934069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_display_string lcdlab3:LCD\|LCD_Display:u1\|LCD_display_string:u1 " "Elaborating entity \"LCD_display_string\" for hierarchy \"lcdlab3:LCD\|LCD_Display:u1\|LCD_display_string:u1\"" {  } { { "LCD_Display.v" "u1" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240934096 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1630240934687 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "lcdlab3:LCD\|LCD_Display:u1\|DATA_BUS\[0\]~synth " "Node \"lcdlab3:LCD\|LCD_Display:u1\|DATA_BUS\[0\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630240934728 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdlab3:LCD\|LCD_Display:u1\|DATA_BUS\[1\]~synth " "Node \"lcdlab3:LCD\|LCD_Display:u1\|DATA_BUS\[1\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630240934728 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdlab3:LCD\|LCD_Display:u1\|DATA_BUS\[2\]~synth " "Node \"lcdlab3:LCD\|LCD_Display:u1\|DATA_BUS\[2\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630240934728 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdlab3:LCD\|LCD_Display:u1\|DATA_BUS\[3\]~synth " "Node \"lcdlab3:LCD\|LCD_Display:u1\|DATA_BUS\[3\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630240934728 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdlab3:LCD\|LCD_Display:u1\|DATA_BUS\[4\]~synth " "Node \"lcdlab3:LCD\|LCD_Display:u1\|DATA_BUS\[4\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630240934728 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdlab3:LCD\|LCD_Display:u1\|DATA_BUS\[5\]~synth " "Node \"lcdlab3:LCD\|LCD_Display:u1\|DATA_BUS\[5\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630240934728 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdlab3:LCD\|LCD_Display:u1\|DATA_BUS\[6\]~synth " "Node \"lcdlab3:LCD\|LCD_Display:u1\|DATA_BUS\[6\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630240934728 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdlab3:LCD\|LCD_Display:u1\|DATA_BUS\[7\]~synth " "Node \"lcdlab3:LCD\|LCD_Display:u1\|DATA_BUS\[7\]~synth\"" {  } { { "LCD_Display.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630240934728 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630240934728 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630240934728 "|LCD_in|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630240934728 "|LCD_in|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630240934728 "|LCD_in|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630240934728 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630240934826 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1630240935269 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/output_files/bus.map.smsg " "Generated suppressed messages file C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/output_files/bus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240935340 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630240935515 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630240935515 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630240935632 "|LCD_in|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1630240935632 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "121 " "Implemented 121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630240935632 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630240935632 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1630240935632 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630240935632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630240935632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630240935681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 29 18:12:15 2021 " "Processing ended: Sun Aug 29 18:12:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630240935681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630240935681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630240935681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630240935681 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1630240943219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630240943226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 29 18:12:22 2021 " "Processing started: Sun Aug 29 18:12:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630240943226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1630240943226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bus -c bus " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1630240943226 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1630240943903 ""}
{ "Info" "0" "" "Project  = bus" {  } {  } 0 0 "Project  = bus" 0 0 "Fitter" 0 0 1630240943905 ""}
{ "Info" "0" "" "Revision = bus" {  } {  } 0 0 "Revision = bus" 0 0 "Fitter" 0 0 1630240943906 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1630240944030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1630240944030 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bus EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"bus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1630240944040 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1630240944119 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1630240944119 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1630240944939 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1630240945128 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630240946885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630240946885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630240946885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630240946885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630240946885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630240946885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630240946885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630240946885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630240946885 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1630240946885 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630240947048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630240947048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630240947048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630240947048 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630240947048 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1630240947048 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1630240947104 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bus.sdc " "Synopsys Design Constraints File file not found: 'bus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1630240951005 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1630240951022 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1630240951030 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1630240951069 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1630240951107 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630240951193 ""}  } { { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630240951193 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ  " "Automatically promoted node lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630240951193 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ~0 " "Destination node lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ~0" {  } { { "LCD_Display.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v" 142 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630240951193 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1630240951193 ""}  } { { "LCD_Display.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v" 142 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630240951193 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1630240953276 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630240953277 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630240953277 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630240953278 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630240953278 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1630240953279 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1630240953279 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1630240953279 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1630240953284 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1630240953284 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1630240953284 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "button1_sel " "Node \"button1_sel\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button1_sel" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "button1_val " "Node \"button1_val\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button1_val" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "button2_sel " "Node \"button2_sel\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button2_sel" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "button2_val " "Node \"button2_val\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button2_val" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display1_pin\[0\] " "Node \"display1_pin\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display1_pin\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display1_pin\[1\] " "Node \"display1_pin\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display1_pin\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display1_pin\[2\] " "Node \"display1_pin\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display1_pin\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display1_pin\[3\] " "Node \"display1_pin\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display1_pin\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display1_pin\[4\] " "Node \"display1_pin\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display1_pin\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display1_pin\[5\] " "Node \"display1_pin\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display1_pin\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display1_pin\[6\] " "Node \"display1_pin\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display1_pin\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display2_pin\[0\] " "Node \"display2_pin\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display2_pin\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display2_pin\[1\] " "Node \"display2_pin\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display2_pin\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display2_pin\[2\] " "Node \"display2_pin\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display2_pin\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display2_pin\[3\] " "Node \"display2_pin\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display2_pin\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display2_pin\[4\] " "Node \"display2_pin\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display2_pin\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display2_pin\[5\] " "Node \"display2_pin\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display2_pin\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display2_pin\[6\] " "Node \"display2_pin\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display2_pin\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display3_pin\[0\] " "Node \"display3_pin\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display3_pin\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display3_pin\[1\] " "Node \"display3_pin\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display3_pin\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display3_pin\[2\] " "Node \"display3_pin\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display3_pin\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display3_pin\[3\] " "Node \"display3_pin\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display3_pin\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display3_pin\[4\] " "Node \"display3_pin\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display3_pin\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display3_pin\[5\] " "Node \"display3_pin\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display3_pin\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display3_pin\[6\] " "Node \"display3_pin\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display3_pin\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display4_pin\[0\] " "Node \"display4_pin\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display4_pin\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display4_pin\[1\] " "Node \"display4_pin\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display4_pin\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display4_pin\[2\] " "Node \"display4_pin\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display4_pin\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display4_pin\[3\] " "Node \"display4_pin\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display4_pin\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display4_pin\[4\] " "Node \"display4_pin\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display4_pin\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display4_pin\[5\] " "Node \"display4_pin\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display4_pin\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display4_pin\[6\] " "Node \"display4_pin\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display4_pin\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "m1_busy " "Node \"m1_busy\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "m1_busy" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "m2_busy " "Node \"m2_busy\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "m2_busy" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1630240953428 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1630240953428 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630240953530 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1630240954142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1630240960396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630240960729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1630240961242 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1630240968263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630240968263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1630240968831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y37 X10_Y48 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y37 to location X10_Y48" {  } { { "loc" "" { Generic "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y37 to location X10_Y48"} { { 12 { 0 ""} 0 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1630240973943 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1630240973943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1630240975606 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1630240975606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630240975610 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1630240976117 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630240976154 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630240976540 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630240976540 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630240976782 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630240977278 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1630240977679 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1630240977739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1630240977739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1630240977739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1630240977739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1630240977739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1630240977739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1630240977739 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "LCD_in.v" "" { Text "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_in.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1630240977739 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1630240977739 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/output_files/bus.fit.smsg " "Generated suppressed messages file C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/output_files/bus.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1630240978945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 41 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5495 " "Peak virtual memory: 5495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630240980773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 29 18:13:00 2021 " "Processing ended: Sun Aug 29 18:13:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630240980773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630240980773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630240980773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1630240980773 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1630240986861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630240986878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 29 18:13:06 2021 " "Processing started: Sun Aug 29 18:13:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630240986878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1630240986878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bus -c bus " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1630240986878 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1630240988130 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1630240990710 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1630240990841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630240992291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 29 18:13:12 2021 " "Processing ended: Sun Aug 29 18:13:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630240992291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630240992291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630240992291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1630240992291 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1630240993573 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1630240995948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630240996011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 29 18:13:15 2021 " "Processing started: Sun Aug 29 18:13:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630240996011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1630240996011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bus -c bus " "Command: quartus_sta bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1630240996011 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1630240996342 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1630240996542 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1630240996542 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630240996604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630240996604 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bus.sdc " "Synopsys Design Constraints File file not found: 'bus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1630240997087 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1630240997088 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630240997089 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ " "create_clock -period 1.000 -name lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1630240997089 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630240997089 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1630240997093 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630240997094 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1630240997095 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1630240997111 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630240997197 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630240997197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.674 " "Worst-case setup slack is -3.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240997233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240997233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.674            -100.419 clock  " "   -3.674            -100.419 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240997233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.163             -25.651 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ  " "   -1.163             -25.651 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240997233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630240997233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240997243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240997243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ  " "    0.305               0.000 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240997243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 clock  " "    0.408               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240997243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630240997243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.060 " "Worst-case recovery slack is -1.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240997252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240997252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.060             -15.096 clock  " "   -1.060             -15.096 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240997252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.321              -2.471 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ  " "   -0.321              -2.471 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240997252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630240997252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.309 " "Worst-case removal slack is 0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240997312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240997312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ  " "    0.309               0.000 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240997312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 clock  " "    0.819               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240997312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630240997312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240997336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240997336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -56.970 clock  " "   -3.000             -56.970 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240997336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -47.545 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ  " "   -1.285             -47.545 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240997336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630240997336 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1630240997560 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1630240997582 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1630240997881 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630240997915 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630240997923 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630240997923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.314 " "Worst-case setup slack is -3.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240997992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240997992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.314             -87.290 clock  " "   -3.314             -87.290 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240997992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.996             -20.085 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ  " "   -0.996             -20.085 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240997992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630240997992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.284 " "Worst-case hold slack is 0.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240998077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240998077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ  " "    0.284               0.000 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240998077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 clock  " "    0.366               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240998077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630240998077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.866 " "Worst-case recovery slack is -0.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240998100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240998100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.866             -11.440 clock  " "   -0.866             -11.440 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240998100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.186              -1.338 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ  " "   -0.186              -1.338 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240998100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630240998100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.282 " "Worst-case removal slack is 0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240998117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240998117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ  " "    0.282               0.000 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240998117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.756               0.000 clock  " "    0.756               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240998117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630240998117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240998499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240998499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -56.970 clock  " "   -3.000             -56.970 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240998499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -47.545 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ  " "   -1.285             -47.545 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240998499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630240998499 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1630240999073 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1630240999251 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1630240999253 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1630240999253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.297 " "Worst-case setup slack is -1.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240999278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240999278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.297             -26.941 clock  " "   -1.297             -26.941 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240999278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034              -0.206 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ  " "   -0.034              -0.206 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240999278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630240999278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.138 " "Worst-case hold slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240999290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240999290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ  " "    0.138               0.000 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240999290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clock  " "    0.186               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240999290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630240999290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.060 " "Worst-case recovery slack is -0.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240999298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240999298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.060              -0.420 clock  " "   -0.060              -0.420 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240999298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ  " "    0.248               0.000 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240999298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630240999298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.149 " "Worst-case removal slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240999320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240999320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ  " "    0.149               0.000 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240999320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 clock  " "    0.379               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240999320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630240999320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240999328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240999328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -47.840 clock  " "   -3.000             -47.840 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240999328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ  " "   -1.000             -37.000 lcdlab3:LCD\|LCD_Display:u1\|CLK_400HZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1630240999328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1630240999328 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1630241000506 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1630241000507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630241000626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 29 18:13:20 2021 " "Processing ended: Sun Aug 29 18:13:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630241000626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630241000626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630241000626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1630241000626 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1630241005307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630241005315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 29 18:13:25 2021 " "Processing started: Sun Aug 29 18:13:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630241005315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1630241005315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off bus -c bus " "Command: quartus_eda --read_settings_files=off --write_settings_files=off bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1630241005315 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1630241006408 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bus.vo C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/simulation/modelsim/ simulation " "Generated file bus.vo in folder \"C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1630241006536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630241006570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 29 18:13:26 2021 " "Processing ended: Sun Aug 29 18:13:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630241006570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630241006570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630241006570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1630241006570 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 152 s " "Quartus Prime Full Compilation was successful. 0 errors, 152 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1630241007362 ""}
