$date
  Mon Nov  2 17:04:01 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module bench_ou_ex $end
$var reg 1 ! a_s $end
$var reg 1 " b_s $end
$var reg 1 # s_s $end
$scope module dut $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
#20000000
1"
1#
1%
1&
#40000000
1!
0"
1$
0%
#60000000
1"
0#
1%
0&
#80000000
0!
0"
0$
0%
#100000000
1"
1#
1%
1&
