/* SoC level DTS fixup file */

#define CONFIG_NUM_IRQ_PRIO_BITS	ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS

#define CONFIG_SSP0_BASE_ADDRESS                TI_STELLARIS_SPI_40008000_BASE_ADDRESS
#define CONFIG_SSP0_IRQ                         TI_STELLARIS_SPI_40008000_IRQ_0
#define CONFIG_SSP0_IRQ_PRI                     TI_STELLARIS_SPI_40008000_IRQ_0_PRIORITY
#define CONFIG_SSP0_NAME                        TI_STELLARIS_SPI_40008000_LABEL


/* End of SoC Level DTS fixup file */
