{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748179522852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748179522852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 25 10:25:22 2025 " "Processing started: Sun May 25 10:25:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748179522852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748179522852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748179522852 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748179523841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748179523841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-behaviour " "Found design unit 1: UART-behaviour" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748179547369 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748179547369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748179547369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmissor-behaviour " "Found design unit 1: transmissor-behaviour" {  } { { "Vhdl2.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/Vhdl2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748179547369 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmissor " "Found entity 1: transmissor" {  } { { "Vhdl2.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/Vhdl2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748179547369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748179547369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reciever.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reciever.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reciever-behaviour " "Found design unit 1: reciever-behaviour" {  } { { "reciever.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/reciever.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748179547369 ""} { "Info" "ISGN_ENTITY_NAME" "1 reciever " "Found entity 1: reciever" {  } { { "reciever.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/reciever.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748179547369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748179547369 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748179547623 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Test_Transmission_Ok UART.vhd(34) " "VHDL Signal Declaration warning at UART.vhd(34): used explicit default value for signal \"Test_Transmission_Ok\" because signal was never assigned a value" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1748179547671 "|UART"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Test_Word UART.vhd(35) " "VHDL Signal Declaration warning at UART.vhd(35): used explicit default value for signal \"Test_Word\" because signal was never assigned a value" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1748179547685 "|UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmissor transmissor:UART_TX " "Elaborating entity \"transmissor\" for hierarchy \"transmissor:UART_TX\"" {  } { { "UART.vhd" "UART_TX" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748179547816 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[3\] GND " "Pin \"Current_State\[3\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[4\] GND " "Pin \"Current_State\[4\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[5\] GND " "Pin \"Current_State\[5\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[6\] GND " "Pin \"Current_State\[6\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[7\] GND " "Pin \"Current_State\[7\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[8\] GND " "Pin \"Current_State\[8\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[9\] GND " "Pin \"Current_State\[9\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[10\] GND " "Pin \"Current_State\[10\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[11\] GND " "Pin \"Current_State\[11\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[12\] GND " "Pin \"Current_State\[12\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[13\] GND " "Pin \"Current_State\[13\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[14\] GND " "Pin \"Current_State\[14\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[15\] GND " "Pin \"Current_State\[15\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[16\] GND " "Pin \"Current_State\[16\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[17\] GND " "Pin \"Current_State\[17\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[18\] GND " "Pin \"Current_State\[18\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[19\] GND " "Pin \"Current_State\[19\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[20\] GND " "Pin \"Current_State\[20\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[21\] GND " "Pin \"Current_State\[21\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[22\] GND " "Pin \"Current_State\[22\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[23\] GND " "Pin \"Current_State\[23\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[24\] GND " "Pin \"Current_State\[24\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[25\] GND " "Pin \"Current_State\[25\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[26\] GND " "Pin \"Current_State\[26\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[27\] GND " "Pin \"Current_State\[27\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[28\] GND " "Pin \"Current_State\[28\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[29\] GND " "Pin \"Current_State\[29\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[30\] GND " "Pin \"Current_State\[30\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Current_State\[31\] GND " "Pin \"Current_State\[31\]\" is stuck at GND" {  } { { "UART.vhd" "" { Text "C:/intelFPGA_lite/20.1/UART/UART.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748179550279 "|UART|Current_State[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1748179550279 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748179550503 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748179552080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748179552080 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748179553081 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748179553081 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748179553081 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748179553081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748179553137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 25 10:25:53 2025 " "Processing ended: Sun May 25 10:25:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748179553137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748179553137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748179553137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748179553137 ""}
