

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct  7 09:41:36 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       Filter_pipeline_nf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    36.105|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  121057|  121057|  121057|  121057|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                   |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop         |  121056|  121056|      4656|          -|          -|    26|    no    |
        | + Col_Loop        |    4654|    4654|       179|          -|          -|    26|    no    |
        |  ++ Filter1_Loop  |     176|     176|        22|          5|          1|    32|    yes   |
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    382|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     10|     676|   1649|    -|
|Memory           |       10|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    329|    -|
|Register         |        0|      -|    1304|    160|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       10|     10|    1980|   2520|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|      4|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_kbM_U1  |conv_1_fadd_32ns_kbM  |        0|      2|  177|  385|    0|
    |conv_1_fadd_32ns_kbM_U2  |conv_1_fadd_32ns_kbM  |        0|      2|  177|  385|    0|
    |conv_1_fcmp_32ns_mb6_U5  |conv_1_fcmp_32ns_mb6  |        0|      0|   66|  239|    0|
    |conv_1_fmul_32ns_lbW_U3  |conv_1_fmul_32ns_lbW  |        0|      3|  128|  320|    0|
    |conv_1_fmul_32ns_lbW_U4  |conv_1_fmul_32ns_lbW  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     10|  676| 1649|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U           |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_0_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_1_0_U  |conv_1_conv_1_weicud  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_2_0_U  |conv_1_conv_1_weidEe  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_1_0_0_U  |conv_1_conv_1_weieOg  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_1_1_0_U  |conv_1_conv_1_weifYi  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_1_2_0_U  |conv_1_conv_1_weig8j  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_2_0_0_U  |conv_1_conv_1_weihbi  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_2_1_0_U  |conv_1_conv_1_weiibs  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_2_2_0_U  |conv_1_conv_1_weijbC  |        1|  0|   0|    0|    32|   32|     1|         1024|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |       10|  0|   0|    0|   320|  320|    10|        10240|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln26_10_fu_658_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln26_11_fu_668_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln26_1_fu_638_p2   |     +    |      0|  0|  15|           5|           2|
    |add_ln26_2_fu_500_p2   |     +    |      0|  0|  15|           5|           2|
    |add_ln26_3_fu_566_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln26_4_fu_576_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln26_6_fu_608_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln26_7_fu_618_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln26_8_fu_628_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln26_9_fu_648_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln26_fu_556_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln35_1_fu_707_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln35_fu_586_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln8_fu_422_p2      |     +    |      0|  0|  14|          10|           5|
    |c_fu_542_p2            |     +    |      0|  0|  15|           5|           1|
    |f_fu_684_p2            |     +    |      0|  0|  15|           6|           1|
    |r_fu_434_p2            |     +    |      0|  0|  15|           5|           1|
    |sub_ln26_1_fu_494_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_2_fu_530_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_fu_464_p2     |     -    |      0|  0|  13|          11|          11|
    |and_ln34_fu_752_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_536_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln14_fu_678_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln34_1_fu_740_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_734_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_428_p2     |   icmp   |      0|  0|  11|           5|           4|
    |or_ln34_fu_746_p2      |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0            |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 382|         245|         224|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter4       |   9|          2|    1|          2|
    |ap_phi_mux_f_0_phi_fu_351_p4  |   9|          2|    6|         12|
    |c_0_reg_336                   |   9|          2|    5|         10|
    |conv_input_address0           |  33|          6|   10|         60|
    |conv_input_address1           |  27|          5|   10|         50|
    |f_0_reg_347                   |   9|          2|    6|         12|
    |grp_fu_358_p0                 |  21|          4|   32|        128|
    |grp_fu_358_p1                 |  33|          6|   32|        192|
    |grp_fu_363_p0                 |  21|          4|   32|        128|
    |grp_fu_363_p1                 |  33|          6|   32|        192|
    |grp_fu_367_p0                 |  33|          6|   32|        192|
    |grp_fu_374_p0                 |  27|          5|   32|        160|
    |phi_mul_reg_324               |   9|          2|   10|         20|
    |r_0_reg_313                   |   9|          2|    5|         10|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 329|         64|  246|       1178|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln35_1_reg_874               |  16|   0|   16|          0|
    |add_ln8_reg_767                  |  10|   0|   10|          0|
    |ap_CS_fsm                        |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |   1|   0|    1|          0|
    |c_0_reg_336                      |   5|   0|    5|          0|
    |c_reg_805                        |   5|   0|    5|          0|
    |conv_1_bias_load_reg_1014        |  32|   0|   32|          0|
    |conv_1_weights_0_2_0_2_reg_934   |  32|   0|   32|          0|
    |conv_1_weights_1_0_0_2_reg_939   |  32|   0|   32|          0|
    |conv_1_weights_1_1_0_2_reg_944   |  32|   0|   32|          0|
    |conv_1_weights_1_2_0_2_reg_949   |  32|   0|   32|          0|
    |conv_1_weights_2_0_0_2_reg_954   |  32|   0|   32|          0|
    |conv_1_weights_2_1_0_2_reg_959   |  32|   0|   32|          0|
    |conv_1_weights_2_2_0_2_reg_964   |  32|   0|   32|          0|
    |conv_input_addr_1_reg_830        |  10|   0|   10|          0|
    |conv_input_addr_2_reg_845        |  10|   0|   10|          0|
    |conv_input_addr_3_reg_815        |  10|   0|   10|          0|
    |conv_input_addr_4_reg_835        |  10|   0|   10|          0|
    |conv_input_addr_5_reg_850        |  10|   0|   10|          0|
    |conv_input_addr_6_reg_820        |  10|   0|   10|          0|
    |conv_input_addr_7_reg_840        |  10|   0|   10|          0|
    |conv_input_addr_8_reg_855        |  10|   0|   10|          0|
    |conv_input_addr_reg_810          |  10|   0|   10|          0|
    |f_0_reg_347                      |   6|   0|    6|          0|
    |f_reg_864                        |   6|   0|    6|          0|
    |icmp_ln14_reg_860                |   1|   0|    1|          0|
    |phi_mul_reg_324                  |  10|   0|   10|          0|
    |r_0_reg_313                      |   5|   0|    5|          0|
    |r_reg_775                        |   5|   0|    5|          0|
    |reg_396                          |  32|   0|   32|          0|
    |reg_402                          |  32|   0|   32|          0|
    |reg_407                          |  32|   0|   32|          0|
    |reg_412                          |  32|   0|   32|          0|
    |reg_417                          |  32|   0|   32|          0|
    |sub_ln26_1_reg_787               |   9|   0|   11|          2|
    |sub_ln26_2_reg_794               |   9|   0|   11|          2|
    |sub_ln26_reg_780                 |   9|   0|   11|          2|
    |tmp_1_0_1_reg_969                |  32|   0|   32|          0|
    |tmp_1_1_1_reg_979                |  32|   0|   32|          0|
    |tmp_1_1_1_reg_979_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_1_2_reg_984                |  32|   0|   32|          0|
    |tmp_1_1_2_reg_984_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_1_reg_974                  |  32|   0|   32|          0|
    |tmp_1_2_1_reg_994                |  32|   0|   32|          0|
    |tmp_1_2_2_reg_999                |  32|   0|   32|          0|
    |tmp_1_2_reg_989                  |  32|   0|   32|          0|
    |tmp_1_2_reg_989_pp0_iter2_reg    |  32|   0|   32|          0|
    |w_sum_3_1_1_reg_1004             |  32|   0|   32|          0|
    |zext_ln26_9_reg_825              |  10|   0|   16|          6|
    |zext_ln26_reg_869                |   6|   0|   64|         58|
    |add_ln35_1_reg_874               |  64|  32|   16|          0|
    |icmp_ln14_reg_860                |  64|  32|    1|          0|
    |tmp_1_2_1_reg_994                |  64|  32|   32|          0|
    |tmp_1_2_2_reg_999                |  64|  32|   32|          0|
    |zext_ln26_reg_869                |  64|  32|   64|         58|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1304| 160| 1199|        128|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|conv_input_address0  | out |   10|  ap_memory |  conv_input  |     array    |
|conv_input_ce0       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q0        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_input_address1  | out |   10|  ap_memory |  conv_input  |     array    |
|conv_input_ce1       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q1        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_out_address0    | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0          | out |   32|  ap_memory |   conv_out   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 5, D = 22, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 26 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 4 
26 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %conv_input) nounwind, !map !7"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out) nounwind, !map !14"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %1" [conv/conv_1.cpp:8]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.51>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 31 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [conv/conv_1.cpp:8]   --->   Operation 32 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln8 = add i10 %phi_mul, 26" [conv/conv_1.cpp:8]   --->   Operation 33 'add' 'add_ln8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.36ns)   --->   "%icmp_ln8 = icmp eq i5 %r_0, -6" [conv/conv_1.cpp:8]   --->   Operation 34 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [conv/conv_1.cpp:26]   --->   Operation 36 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %4, label %Row_Loop_begin" [conv/conv_1.cpp:8]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 38 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv_1.cpp:9]   --->   Operation 39 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %r_0, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 40 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i10 %tmp_5 to i11" [conv/conv_1.cpp:26]   --->   Operation 41 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r_0, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 42 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i7 %tmp_6 to i11" [conv/conv_1.cpp:26]   --->   Operation 43 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i11 %zext_ln26_1, %zext_ln26_2" [conv/conv_1.cpp:26]   --->   Operation 44 'sub' 'sub_ln26' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %r, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 45 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i10 %tmp_7 to i11" [conv/conv_1.cpp:26]   --->   Operation 46 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 47 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i7 %tmp_8 to i11" [conv/conv_1.cpp:26]   --->   Operation 48 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i11 %zext_ln26_3, %zext_ln26_4" [conv/conv_1.cpp:26]   --->   Operation 49 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %r_0, 2" [conv/conv_1.cpp:26]   --->   Operation 50 'add' 'add_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_2, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 51 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i10 %tmp_9 to i11" [conv/conv_1.cpp:26]   --->   Operation 52 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_2, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 53 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i7 %tmp_10 to i11" [conv/conv_1.cpp:26]   --->   Operation 54 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.73ns)   --->   "%sub_ln26_2 = sub i11 %zext_ln26_5, %zext_ln26_6" [conv/conv_1.cpp:26]   --->   Operation 55 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.76ns)   --->   "br label %2" [conv/conv_1.cpp:11]   --->   Operation 56 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "ret void" [conv/conv_1.cpp:42]   --->   Operation 57 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 58 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %c_0, -6" [conv/conv_1.cpp:11]   --->   Operation 59 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 60 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [conv/conv_1.cpp:26]   --->   Operation 61 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [conv/conv_1.cpp:11]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:12]   --->   Operation 64 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i5 %c_0 to i10" [conv/conv_1.cpp:26]   --->   Operation 65 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i5 %c_0 to i11" [conv/conv_1.cpp:26]   --->   Operation 66 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.63ns)   --->   "%add_ln26 = add i11 %sub_ln26, %zext_ln26_8" [conv/conv_1.cpp:26]   --->   Operation 67 'add' 'add_ln26' <Predicate = (!icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i11 %add_ln26 to i64" [conv/conv_1.cpp:26]   --->   Operation 68 'sext' 'sext_ln26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%conv_input_addr = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26" [conv/conv_1.cpp:26]   --->   Operation 69 'getelementptr' 'conv_input_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.63ns)   --->   "%add_ln26_3 = add i11 %sub_ln26_1, %zext_ln26_8" [conv/conv_1.cpp:26]   --->   Operation 70 'add' 'add_ln26_3' <Predicate = (!icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i11 %add_ln26_3 to i64" [conv/conv_1.cpp:26]   --->   Operation 71 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%conv_input_addr_3 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_1" [conv/conv_1.cpp:26]   --->   Operation 72 'getelementptr' 'conv_input_addr_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.63ns)   --->   "%add_ln26_4 = add i11 %sub_ln26_2, %zext_ln26_8" [conv/conv_1.cpp:26]   --->   Operation 73 'add' 'add_ln26_4' <Predicate = (!icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i11 %add_ln26_4 to i64" [conv/conv_1.cpp:26]   --->   Operation 74 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%conv_input_addr_6 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_2" [conv/conv_1.cpp:26]   --->   Operation 75 'getelementptr' 'conv_input_addr_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.73ns)   --->   "%add_ln35 = add i10 %phi_mul, %zext_ln26_7" [conv/conv_1.cpp:35]   --->   Operation 76 'add' 'add_ln35' <Predicate = (!icmp_ln11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_11 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 77 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i15 %tmp_11 to i16" [conv/conv_1.cpp:26]   --->   Operation 78 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i5 %c to i11" [conv/conv_1.cpp:26]   --->   Operation 79 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.63ns)   --->   "%add_ln26_6 = add i11 %sub_ln26, %zext_ln26_10" [conv/conv_1.cpp:26]   --->   Operation 80 'add' 'add_ln26_6' <Predicate = (!icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i11 %add_ln26_6 to i64" [conv/conv_1.cpp:26]   --->   Operation 81 'sext' 'sext_ln26_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%conv_input_addr_1 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_3" [conv/conv_1.cpp:26]   --->   Operation 82 'getelementptr' 'conv_input_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.63ns)   --->   "%add_ln26_7 = add i11 %sub_ln26_1, %zext_ln26_10" [conv/conv_1.cpp:26]   --->   Operation 83 'add' 'add_ln26_7' <Predicate = (!icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i11 %add_ln26_7 to i64" [conv/conv_1.cpp:26]   --->   Operation 84 'sext' 'sext_ln26_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%conv_input_addr_4 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_4" [conv/conv_1.cpp:26]   --->   Operation 85 'getelementptr' 'conv_input_addr_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.63ns)   --->   "%add_ln26_8 = add i11 %sub_ln26_2, %zext_ln26_10" [conv/conv_1.cpp:26]   --->   Operation 86 'add' 'add_ln26_8' <Predicate = (!icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln26_5 = sext i11 %add_ln26_8 to i64" [conv/conv_1.cpp:26]   --->   Operation 87 'sext' 'sext_ln26_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%conv_input_addr_7 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_5" [conv/conv_1.cpp:26]   --->   Operation 88 'getelementptr' 'conv_input_addr_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i5 %c_0, 2" [conv/conv_1.cpp:26]   --->   Operation 89 'add' 'add_ln26_1' <Predicate = (!icmp_ln11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i5 %add_ln26_1 to i11" [conv/conv_1.cpp:26]   --->   Operation 90 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.63ns)   --->   "%add_ln26_9 = add i11 %sub_ln26, %zext_ln26_11" [conv/conv_1.cpp:26]   --->   Operation 91 'add' 'add_ln26_9' <Predicate = (!icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln26_6 = sext i11 %add_ln26_9 to i64" [conv/conv_1.cpp:26]   --->   Operation 92 'sext' 'sext_ln26_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%conv_input_addr_2 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_6" [conv/conv_1.cpp:26]   --->   Operation 93 'getelementptr' 'conv_input_addr_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.63ns)   --->   "%add_ln26_10 = add i11 %sub_ln26_1, %zext_ln26_11" [conv/conv_1.cpp:26]   --->   Operation 94 'add' 'add_ln26_10' <Predicate = (!icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln26_7 = sext i11 %add_ln26_10 to i64" [conv/conv_1.cpp:26]   --->   Operation 95 'sext' 'sext_ln26_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%conv_input_addr_5 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_7" [conv/conv_1.cpp:26]   --->   Operation 96 'getelementptr' 'conv_input_addr_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.63ns)   --->   "%add_ln26_11 = add i11 %sub_ln26_2, %zext_ln26_11" [conv/conv_1.cpp:26]   --->   Operation 97 'add' 'add_ln26_11' <Predicate = (!icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln26_8 = sext i11 %add_ln26_11 to i64" [conv/conv_1.cpp:26]   --->   Operation 98 'sext' 'sext_ln26_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%conv_input_addr_8 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_8" [conv/conv_1.cpp:26]   --->   Operation 99 'getelementptr' 'conv_input_addr_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.76ns)   --->   "br label %3" [conv/conv_1.cpp:14]   --->   Operation 100 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_1) nounwind" [conv/conv_1.cpp:41]   --->   Operation 101 'specregionend' 'empty_8' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "br label %1" [conv/conv_1.cpp:8]   --->   Operation 102 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %Col_Loop_begin ], [ %f, %Filter1_Loop ]"   --->   Operation 103 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %f_0, -32" [conv/conv_1.cpp:14]   --->   Operation 104 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 105 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.82ns)   --->   "%f = add i6 %f_0, 1" [conv/conv_1.cpp:14]   --->   Operation 106 'add' 'f' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter1_Loop" [conv/conv_1.cpp:14]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %f_0 to i64" [conv/conv_1.cpp:26]   --->   Operation 108 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i6 %f_0 to i16" [conv/conv_1.cpp:35]   --->   Operation 109 'zext' 'zext_ln35' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (1.94ns)   --->   "%add_ln35_1 = add i16 %zext_ln26_9, %zext_ln35" [conv/conv_1.cpp:35]   --->   Operation 110 'add' 'add_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%conv_1_weights_0_0_0_1 = getelementptr [32 x float]* @conv_1_weights_0_0_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 111 'getelementptr' 'conv_1_weights_0_0_0_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 112 [2/2] (3.25ns)   --->   "%conv_1_weights_0_0_0_2 = load float* %conv_1_weights_0_0_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 112 'load' 'conv_1_weights_0_0_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 113 [2/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 113 'load' 'conv_input_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%conv_1_weights_0_1_0_1 = getelementptr [32 x float]* @conv_1_weights_0_1_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 114 'getelementptr' 'conv_1_weights_0_1_0_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 115 [2/2] (3.25ns)   --->   "%conv_1_weights_0_1_0_2 = load float* %conv_1_weights_0_1_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 115 'load' 'conv_1_weights_0_1_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 116 [2/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 116 'load' 'conv_input_load_1' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%conv_1_weights_0_2_0_1 = getelementptr [32 x float]* @conv_1_weights_0_2_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 117 'getelementptr' 'conv_1_weights_0_2_0_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 118 [2/2] (3.25ns)   --->   "%conv_1_weights_0_2_0_2 = load float* %conv_1_weights_0_2_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 118 'load' 'conv_1_weights_0_2_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%conv_1_weights_1_0_0_1 = getelementptr [32 x float]* @conv_1_weights_1_0_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 119 'getelementptr' 'conv_1_weights_1_0_0_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 120 [2/2] (3.25ns)   --->   "%conv_1_weights_1_0_0_2 = load float* %conv_1_weights_1_0_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 120 'load' 'conv_1_weights_1_0_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%conv_1_weights_1_1_0_1 = getelementptr [32 x float]* @conv_1_weights_1_1_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 121 'getelementptr' 'conv_1_weights_1_1_0_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 122 [2/2] (3.25ns)   --->   "%conv_1_weights_1_1_0_2 = load float* %conv_1_weights_1_1_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 122 'load' 'conv_1_weights_1_1_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%conv_1_weights_1_2_0_1 = getelementptr [32 x float]* @conv_1_weights_1_2_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 123 'getelementptr' 'conv_1_weights_1_2_0_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 124 [2/2] (3.25ns)   --->   "%conv_1_weights_1_2_0_2 = load float* %conv_1_weights_1_2_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 124 'load' 'conv_1_weights_1_2_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%conv_1_weights_2_0_0_1 = getelementptr [32 x float]* @conv_1_weights_2_0_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 125 'getelementptr' 'conv_1_weights_2_0_0_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 126 [2/2] (3.25ns)   --->   "%conv_1_weights_2_0_0_2 = load float* %conv_1_weights_2_0_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 126 'load' 'conv_1_weights_2_0_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%conv_1_weights_2_1_0_1 = getelementptr [32 x float]* @conv_1_weights_2_1_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 127 'getelementptr' 'conv_1_weights_2_1_0_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 128 [2/2] (3.25ns)   --->   "%conv_1_weights_2_1_0_2 = load float* %conv_1_weights_2_1_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 128 'load' 'conv_1_weights_2_1_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%conv_1_weights_2_2_0_1 = getelementptr [32 x float]* @conv_1_weights_2_2_0, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 129 'getelementptr' 'conv_1_weights_2_2_0_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 130 [2/2] (3.25ns)   --->   "%conv_1_weights_2_2_0_2 = load float* %conv_1_weights_2_2_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 130 'load' 'conv_1_weights_2_2_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 5 <SV = 4> <Delay = 16.7>
ST_5 : Operation 131 [1/2] (3.25ns)   --->   "%conv_1_weights_0_0_0_2 = load float* %conv_1_weights_0_0_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 131 'load' 'conv_1_weights_0_0_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 132 [1/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 132 'load' 'conv_input_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 133 [2/2] (13.5ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_0_0_2, %conv_input_load" [conv/conv_1.cpp:26]   --->   Operation 133 'fmul' 'tmp_s' <Predicate = (!icmp_ln14)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/2] (3.25ns)   --->   "%conv_1_weights_0_1_0_2 = load float* %conv_1_weights_0_1_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 134 'load' 'conv_1_weights_0_1_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 135 [1/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 135 'load' 'conv_input_load_1' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 136 [2/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_1_weights_0_1_0_2, %conv_input_load_1" [conv/conv_1.cpp:26]   --->   Operation 136 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/2] (3.25ns)   --->   "%conv_1_weights_0_2_0_2 = load float* %conv_1_weights_0_2_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 137 'load' 'conv_1_weights_0_2_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 138 [2/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 138 'load' 'conv_input_load_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 139 [1/2] (3.25ns)   --->   "%conv_1_weights_1_0_0_2 = load float* %conv_1_weights_1_0_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 139 'load' 'conv_1_weights_1_0_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 140 [2/2] (3.25ns)   --->   "%conv_input_load_3 = load float* %conv_input_addr_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 140 'load' 'conv_input_load_3' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_5 : Operation 141 [1/2] (3.25ns)   --->   "%conv_1_weights_1_1_0_2 = load float* %conv_1_weights_1_1_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 141 'load' 'conv_1_weights_1_1_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 142 [1/2] (3.25ns)   --->   "%conv_1_weights_1_2_0_2 = load float* %conv_1_weights_1_2_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 142 'load' 'conv_1_weights_1_2_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 143 [1/2] (3.25ns)   --->   "%conv_1_weights_2_0_0_2 = load float* %conv_1_weights_2_0_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 143 'load' 'conv_1_weights_2_0_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 144 [1/2] (3.25ns)   --->   "%conv_1_weights_2_1_0_2 = load float* %conv_1_weights_2_1_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 144 'load' 'conv_1_weights_2_1_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_5 : Operation 145 [1/2] (3.25ns)   --->   "%conv_1_weights_2_2_0_2 = load float* %conv_1_weights_2_2_0_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 145 'load' 'conv_1_weights_2_2_0_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 6 <SV = 5> <Delay = 36.1>
ST_6 : Operation 146 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_0_0_2, %conv_input_load" [conv/conv_1.cpp:26]   --->   Operation 146 'fmul' 'tmp_s' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [2/2] (23.7ns)   --->   "%w_sum_3 = fadd float %tmp_s, 0.000000e+00" [conv/conv_1.cpp:26]   --->   Operation 147 'fadd' 'w_sum_3' <Predicate = (!icmp_ln14)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_1_weights_0_1_0_2, %conv_input_load_1" [conv/conv_1.cpp:26]   --->   Operation 148 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 149 'load' 'conv_input_load_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 150 [2/2] (13.5ns)   --->   "%tmp_1_0_2 = fmul float %conv_1_weights_0_2_0_2, %conv_input_load_2" [conv/conv_1.cpp:26]   --->   Operation 150 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln14)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/2] (3.25ns)   --->   "%conv_input_load_3 = load float* %conv_input_addr_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 151 'load' 'conv_input_load_3' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 152 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_0_0_2, %conv_input_load_3" [conv/conv_1.cpp:26]   --->   Operation 152 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [2/2] (3.25ns)   --->   "%conv_input_load_4 = load float* %conv_input_addr_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 153 'load' 'conv_input_load_4' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_6 : Operation 154 [2/2] (3.25ns)   --->   "%conv_input_load_5 = load float* %conv_input_addr_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 154 'load' 'conv_input_load_5' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 7 <SV = 6> <Delay = 22.5>
ST_7 : Operation 155 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %tmp_s, 0.000000e+00" [conv/conv_1.cpp:26]   --->   Operation 155 'fadd' 'w_sum_3' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_1_weights_0_2_0_2, %conv_input_load_2" [conv/conv_1.cpp:26]   --->   Operation 156 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_0_0_2, %conv_input_load_3" [conv/conv_1.cpp:26]   --->   Operation 157 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/2] (3.25ns)   --->   "%conv_input_load_4 = load float* %conv_input_addr_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 158 'load' 'conv_input_load_4' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_7 : Operation 159 [2/2] (13.5ns)   --->   "%tmp_1_1_1 = fmul float %conv_1_weights_1_1_0_2, %conv_input_load_4" [conv/conv_1.cpp:26]   --->   Operation 159 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln14)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/2] (3.25ns)   --->   "%conv_input_load_5 = load float* %conv_input_addr_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 160 'load' 'conv_input_load_5' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_7 : Operation 161 [2/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_1_weights_1_2_0_2, %conv_input_load_5" [conv/conv_1.cpp:26]   --->   Operation 161 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [2/2] (3.25ns)   --->   "%conv_input_load_6 = load float* %conv_input_addr_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 162 'load' 'conv_input_load_6' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_7 : Operation 163 [2/2] (3.25ns)   --->   "%conv_input_load_7 = load float* %conv_input_addr_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 163 'load' 'conv_input_load_7' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 8 <SV = 7> <Delay = 23.7>
ST_8 : Operation 164 [2/2] (23.7ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv/conv_1.cpp:26]   --->   Operation 164 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln14)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_1_weights_1_1_0_2, %conv_input_load_4" [conv/conv_1.cpp:26]   --->   Operation 165 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_1_weights_1_2_0_2, %conv_input_load_5" [conv/conv_1.cpp:26]   --->   Operation 166 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/2] (3.25ns)   --->   "%conv_input_load_6 = load float* %conv_input_addr_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 167 'load' 'conv_input_load_6' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_8 : Operation 168 [2/2] (13.5ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_0_0_2, %conv_input_load_6" [conv/conv_1.cpp:26]   --->   Operation 168 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln14)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/2] (3.25ns)   --->   "%conv_input_load_7 = load float* %conv_input_addr_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 169 'load' 'conv_input_load_7' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_8 : Operation 170 [2/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_1_weights_2_1_0_2, %conv_input_load_7" [conv/conv_1.cpp:26]   --->   Operation 170 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [2/2] (3.25ns)   --->   "%conv_input_load_8 = load float* %conv_input_addr_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 171 'load' 'conv_input_load_8' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 9 <SV = 8> <Delay = 22.5>
ST_9 : Operation 172 [1/2] (22.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_3, %tmp_1_0_1" [conv/conv_1.cpp:26]   --->   Operation 172 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_2_0_0_2, %conv_input_load_6" [conv/conv_1.cpp:26]   --->   Operation 173 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [1/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_1_weights_2_1_0_2, %conv_input_load_7" [conv/conv_1.cpp:26]   --->   Operation 174 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/2] (3.25ns)   --->   "%conv_input_load_8 = load float* %conv_input_addr_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 175 'load' 'conv_input_load_8' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_9 : Operation 176 [2/2] (13.5ns)   --->   "%tmp_1_2_2 = fmul float %conv_1_weights_2_2_0_2, %conv_input_load_8" [conv/conv_1.cpp:26]   --->   Operation 176 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln14)> <Delay = 13.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 23.7>
ST_10 : Operation 177 [2/2] (23.7ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv_1.cpp:26]   --->   Operation 177 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln14)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_1_weights_2_2_0_2, %conv_input_load_8" [conv/conv_1.cpp:26]   --->   Operation 178 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 22.5>
ST_11 : Operation 179 [1/2] (22.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv_1.cpp:26]   --->   Operation 179 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 23.7>
ST_12 : Operation 180 [2/2] (23.7ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_2, %tmp_1_1" [conv/conv_1.cpp:26]   --->   Operation 180 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln14)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 22.5>
ST_13 : Operation 181 [1/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3_0_2, %tmp_1_1" [conv/conv_1.cpp:26]   --->   Operation 181 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 23.7>
ST_14 : Operation 182 [2/2] (23.7ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv_1.cpp:26]   --->   Operation 182 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln14)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 22.5>
ST_15 : Operation 183 [1/2] (22.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv_1.cpp:26]   --->   Operation 183 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 23.7>
ST_16 : Operation 184 [2/2] (23.7ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv_1.cpp:26]   --->   Operation 184 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln14)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 22.5>
ST_17 : Operation 185 [1/2] (22.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv_1.cpp:26]   --->   Operation 185 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 23.7>
ST_18 : Operation 186 [2/2] (23.7ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_2, %tmp_1_2" [conv/conv_1.cpp:26]   --->   Operation 186 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln14)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 22.5>
ST_19 : Operation 187 [1/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1_2, %tmp_1_2" [conv/conv_1.cpp:26]   --->   Operation 187 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26" [conv/conv_1.cpp:31]   --->   Operation 188 'getelementptr' 'conv_1_bias_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 189 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv/conv_1.cpp:31]   --->   Operation 189 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 20 <SV = 19> <Delay = 23.7>
ST_20 : Operation 190 [2/2] (23.7ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv/conv_1.cpp:26]   --->   Operation 190 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln14)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 191 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv/conv_1.cpp:31]   --->   Operation 191 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 21 <SV = 20> <Delay = 22.5>
ST_21 : Operation 192 [1/2] (22.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv/conv_1.cpp:26]   --->   Operation 192 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 23.7>
ST_22 : Operation 193 [2/2] (23.7ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv/conv_1.cpp:26]   --->   Operation 193 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln14)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 22.5>
ST_23 : Operation 194 [1/2] (22.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv/conv_1.cpp:26]   --->   Operation 194 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 23.7>
ST_24 : Operation 195 [2/2] (23.7ns)   --->   "%w_sum = fadd float %w_sum_3_2_2, %conv_1_bias_load" [conv/conv_1.cpp:31]   --->   Operation 195 'fadd' 'w_sum' <Predicate = (!icmp_ln14)> <Delay = 23.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 33.5>
ST_25 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 196 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:15]   --->   Operation 197 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:16]   --->   Operation 198 'specpipeline' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i16 %add_ln35_1 to i64" [conv/conv_1.cpp:35]   --->   Operation 199 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 200 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_1" [conv/conv_1.cpp:35]   --->   Operation 200 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 201 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_3_2_2, %conv_1_bias_load" [conv/conv_1.cpp:31]   --->   Operation 201 'fadd' 'w_sum' <Predicate = (!icmp_ln14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 202 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv/conv_1.cpp:34]   --->   Operation 202 'bitcast' 'bitcast_ln34' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 203 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 203 'partselect' 'tmp' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv_1.cpp:34]   --->   Operation 204 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 205 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv/conv_1.cpp:34]   --->   Operation 205 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln14)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 206 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv_1.cpp:34]   --->   Operation 206 'icmp' 'icmp_ln34_1' <Predicate = (!icmp_ln14)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv_1.cpp:34]   --->   Operation 207 'or' 'or_ln34' <Predicate = (!icmp_ln14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 208 [1/1] (6.78ns)   --->   "%tmp_4 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 208 'fcmp' 'tmp_4' <Predicate = (!icmp_ln14)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_4" [conv/conv_1.cpp:34]   --->   Operation 209 'and' 'and_ln34' <Predicate = (!icmp_ln14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 210 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 210 'select' 'w_sum_1' <Predicate = (!icmp_ln14)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 211 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv/conv_1.cpp:35]   --->   Operation 211 'store' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_25 : Operation 212 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_3) nounwind" [conv/conv_1.cpp:39]   --->   Operation 212 'specregionend' 'empty_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 213 [1/1] (0.00ns)   --->   "br label %3" [conv/conv_1.cpp:14]   --->   Operation 213 'br' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 26 <SV = 4> <Delay = 0.00>
ST_26 : Operation 214 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_2) nounwind" [conv/conv_1.cpp:40]   --->   Operation 214 'specregionend' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 215 [1/1] (0.00ns)   --->   "br label %2" [conv/conv_1.cpp:11]   --->   Operation 215 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_1_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_2_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 000000000000000000000000000]
br_ln8                 (br               ) [ 011111111111111111111111111]
r_0                    (phi              ) [ 001000000000000000000000000]
phi_mul                (phi              ) [ 001111111111111111111111111]
add_ln8                (add              ) [ 011111111111111111111111111]
icmp_ln8               (icmp             ) [ 001111111111111111111111111]
empty                  (speclooptripcount) [ 000000000000000000000000000]
r                      (add              ) [ 011111111111111111111111111]
br_ln8                 (br               ) [ 000000000000000000000000000]
specloopname_ln9       (specloopname     ) [ 000000000000000000000000000]
tmp_1                  (specregionbegin  ) [ 000111111111111111111111111]
tmp_5                  (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln26_1            (zext             ) [ 000000000000000000000000000]
tmp_6                  (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln26_2            (zext             ) [ 000000000000000000000000000]
sub_ln26               (sub              ) [ 000111111111111111111111111]
tmp_7                  (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln26_3            (zext             ) [ 000000000000000000000000000]
tmp_8                  (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln26_4            (zext             ) [ 000000000000000000000000000]
sub_ln26_1             (sub              ) [ 000111111111111111111111111]
add_ln26_2             (add              ) [ 000000000000000000000000000]
tmp_9                  (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln26_5            (zext             ) [ 000000000000000000000000000]
tmp_10                 (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln26_6            (zext             ) [ 000000000000000000000000000]
sub_ln26_2             (sub              ) [ 000111111111111111111111111]
br_ln11                (br               ) [ 001111111111111111111111111]
ret_ln42               (ret              ) [ 000000000000000000000000000]
c_0                    (phi              ) [ 000100000000000000000000000]
icmp_ln11              (icmp             ) [ 001111111111111111111111111]
empty_4                (speclooptripcount) [ 000000000000000000000000000]
c                      (add              ) [ 001111111111111111111111111]
br_ln11                (br               ) [ 000000000000000000000000000]
specloopname_ln12      (specloopname     ) [ 000000000000000000000000000]
tmp_2                  (specregionbegin  ) [ 000011111111111111111111111]
zext_ln26_7            (zext             ) [ 000000000000000000000000000]
zext_ln26_8            (zext             ) [ 000000000000000000000000000]
add_ln26               (add              ) [ 000000000000000000000000000]
sext_ln26              (sext             ) [ 000000000000000000000000000]
conv_input_addr        (getelementptr    ) [ 000011111111111111111111110]
add_ln26_3             (add              ) [ 000000000000000000000000000]
sext_ln26_1            (sext             ) [ 000000000000000000000000000]
conv_input_addr_3      (getelementptr    ) [ 000011111111111111111111110]
add_ln26_4             (add              ) [ 000000000000000000000000000]
sext_ln26_2            (sext             ) [ 000000000000000000000000000]
conv_input_addr_6      (getelementptr    ) [ 000011111111111111111111110]
add_ln35               (add              ) [ 000000000000000000000000000]
tmp_11                 (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln26_9            (zext             ) [ 000011111111111111111111110]
zext_ln26_10           (zext             ) [ 000000000000000000000000000]
add_ln26_6             (add              ) [ 000000000000000000000000000]
sext_ln26_3            (sext             ) [ 000000000000000000000000000]
conv_input_addr_1      (getelementptr    ) [ 000011111111111111111111110]
add_ln26_7             (add              ) [ 000000000000000000000000000]
sext_ln26_4            (sext             ) [ 000000000000000000000000000]
conv_input_addr_4      (getelementptr    ) [ 000011111111111111111111110]
add_ln26_8             (add              ) [ 000000000000000000000000000]
sext_ln26_5            (sext             ) [ 000000000000000000000000000]
conv_input_addr_7      (getelementptr    ) [ 000011111111111111111111110]
add_ln26_1             (add              ) [ 000000000000000000000000000]
zext_ln26_11           (zext             ) [ 000000000000000000000000000]
add_ln26_9             (add              ) [ 000000000000000000000000000]
sext_ln26_6            (sext             ) [ 000000000000000000000000000]
conv_input_addr_2      (getelementptr    ) [ 000011111111111111111111110]
add_ln26_10            (add              ) [ 000000000000000000000000000]
sext_ln26_7            (sext             ) [ 000000000000000000000000000]
conv_input_addr_5      (getelementptr    ) [ 000011111111111111111111110]
add_ln26_11            (add              ) [ 000000000000000000000000000]
sext_ln26_8            (sext             ) [ 000000000000000000000000000]
conv_input_addr_8      (getelementptr    ) [ 000011111111111111111111110]
br_ln14                (br               ) [ 001111111111111111111111111]
empty_8                (specregionend    ) [ 000000000000000000000000000]
br_ln8                 (br               ) [ 011111111111111111111111111]
f_0                    (phi              ) [ 000010000000000000000000000]
icmp_ln14              (icmp             ) [ 001111111111111111111111111]
empty_5                (speclooptripcount) [ 000000000000000000000000000]
f                      (add              ) [ 001111111111111111111111111]
br_ln14                (br               ) [ 000000000000000000000000000]
zext_ln26              (zext             ) [ 000011111111111111110000000]
zext_ln35              (zext             ) [ 000000000000000000000000000]
add_ln35_1             (add              ) [ 000011111111111111111111110]
conv_1_weights_0_0_0_1 (getelementptr    ) [ 000001000000000000000000000]
conv_1_weights_0_1_0_1 (getelementptr    ) [ 000001000000000000000000000]
conv_1_weights_0_2_0_1 (getelementptr    ) [ 000001000000000000000000000]
conv_1_weights_1_0_0_1 (getelementptr    ) [ 000001000000000000000000000]
conv_1_weights_1_1_0_1 (getelementptr    ) [ 000001000000000000000000000]
conv_1_weights_1_2_0_1 (getelementptr    ) [ 000001000000000000000000000]
conv_1_weights_2_0_0_1 (getelementptr    ) [ 000001000000000000000000000]
conv_1_weights_2_1_0_1 (getelementptr    ) [ 000001000000000000000000000]
conv_1_weights_2_2_0_1 (getelementptr    ) [ 000001000000000000000000000]
conv_1_weights_0_0_0_2 (load             ) [ 000000100000000000000000000]
conv_input_load        (load             ) [ 000000100000000000000000000]
conv_1_weights_0_1_0_2 (load             ) [ 000000100000000000000000000]
conv_input_load_1      (load             ) [ 000000100000000000000000000]
conv_1_weights_0_2_0_2 (load             ) [ 000000110000000000000000000]
conv_1_weights_1_0_0_2 (load             ) [ 000000110000000000000000000]
conv_1_weights_1_1_0_2 (load             ) [ 000000111000000000000000000]
conv_1_weights_1_2_0_2 (load             ) [ 000000111000000000000000000]
conv_1_weights_2_0_0_2 (load             ) [ 000010111100000000000000000]
conv_1_weights_2_1_0_2 (load             ) [ 000010111100000000000000000]
conv_1_weights_2_2_0_2 (load             ) [ 000011111110000000000000000]
tmp_s                  (fmul             ) [ 000000010000000000000000000]
tmp_1_0_1              (fmul             ) [ 000010011100000000000000000]
conv_input_load_2      (load             ) [ 000000010000000000000000000]
conv_input_load_3      (load             ) [ 000000010000000000000000000]
w_sum_3                (fadd             ) [ 000010001100000000000000000]
tmp_1_0_2              (fmul             ) [ 000011101111000000000000000]
tmp_1_1                (fmul             ) [ 000011111111110000000000000]
conv_input_load_4      (load             ) [ 000000001000000000000000000]
conv_input_load_5      (load             ) [ 000000001000000000000000000]
tmp_1_1_1              (fmul             ) [ 000011111111111100000000000]
tmp_1_1_2              (fmul             ) [ 000011111111111111000000000]
conv_input_load_6      (load             ) [ 000010000100000000000000000]
conv_input_load_7      (load             ) [ 000010000100000000000000000]
w_sum_3_0_1            (fadd             ) [ 000001100011000000000000000]
tmp_1_2                (fmul             ) [ 000011111011111111110000000]
tmp_1_2_1              (fmul             ) [ 000011111011111111111100000]
conv_input_load_8      (load             ) [ 000001000010000000000000000]
tmp_1_2_2              (fmul             ) [ 000011111001111111111111000]
w_sum_3_0_2            (fadd             ) [ 000000011000110000000000000]
w_sum_3_1              (fadd             ) [ 000011000000001100000000000]
w_sum_3_1_1            (fadd             ) [ 000000110000000011000000000]
w_sum_3_1_2            (fadd             ) [ 000010001000000000110000000]
w_sum_3_2              (fadd             ) [ 000001100000000000001100000]
conv_1_bias_addr       (getelementptr    ) [ 000001000000000000001000000]
conv_1_bias_load       (load             ) [ 000011111000000000000111110]
w_sum_3_2_1            (fadd             ) [ 000000011000000000000011000]
w_sum_3_2_2            (fadd             ) [ 000011000000000000000000110]
specloopname_ln15      (specloopname     ) [ 000000000000000000000000000]
tmp_3                  (specregionbegin  ) [ 000000000000000000000000000]
specpipeline_ln16      (specpipeline     ) [ 000000000000000000000000000]
zext_ln35_1            (zext             ) [ 000000000000000000000000000]
conv_out_addr          (getelementptr    ) [ 000000000000000000000000000]
w_sum                  (fadd             ) [ 000000000000000000000000000]
bitcast_ln34           (bitcast          ) [ 000000000000000000000000000]
tmp                    (partselect       ) [ 000000000000000000000000000]
trunc_ln34             (trunc            ) [ 000000000000000000000000000]
icmp_ln34              (icmp             ) [ 000000000000000000000000000]
icmp_ln34_1            (icmp             ) [ 000000000000000000000000000]
or_ln34                (or               ) [ 000000000000000000000000000]
tmp_4                  (fcmp             ) [ 000000000000000000000000000]
and_ln34               (and              ) [ 000000000000000000000000000]
w_sum_1                (select           ) [ 000000000000000000000000000]
store_ln35             (store            ) [ 000000000000000000000000000]
empty_6                (specregionend    ) [ 000000000000000000000000000]
br_ln14                (br               ) [ 001111111111111111111111111]
empty_7                (specregionend    ) [ 000000000000000000000000000]
br_ln11                (br               ) [ 001111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_input"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_0_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_weights_0_1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_weights_0_2_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_1_weights_1_0_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_1_weights_1_1_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_1_weights_1_2_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_1_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_1_weights_2_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_1_weights_2_1_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_1_weights_2_2_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_2_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_1_bias">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="conv_input_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="11" slack="0"/>
<pin id="102" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="conv_input_addr_3_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="11" slack="0"/>
<pin id="109" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_3/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="conv_input_addr_6_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="11" slack="0"/>
<pin id="116" dir="1" index="3" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_6/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="conv_input_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="11" slack="0"/>
<pin id="123" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_1/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="conv_input_addr_4_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="11" slack="0"/>
<pin id="130" dir="1" index="3" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_4/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="conv_input_addr_7_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="11" slack="0"/>
<pin id="137" dir="1" index="3" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_7/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="conv_input_addr_2_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="11" slack="0"/>
<pin id="144" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_2/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="conv_input_addr_5_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="11" slack="0"/>
<pin id="151" dir="1" index="3" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_5/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="conv_input_addr_8_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="11" slack="0"/>
<pin id="158" dir="1" index="3" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_8/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="conv_1_weights_0_0_0_1_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="6" slack="0"/>
<pin id="165" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_0_0_1/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_0_0_2/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="1"/>
<pin id="176" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="1"/>
<pin id="192" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="193" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="0"/>
<pin id="195" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_input_load/4 conv_input_load_1/4 conv_input_load_2/5 conv_input_load_3/5 conv_input_load_4/6 conv_input_load_5/6 conv_input_load_6/7 conv_input_load_7/7 conv_input_load_8/8 "/>
</bind>
</comp>

<comp id="179" class="1004" name="conv_1_weights_0_1_0_1_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="6" slack="0"/>
<pin id="183" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_1_0_1/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_1_0_2/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="conv_1_weights_0_2_0_1_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="6" slack="0"/>
<pin id="200" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_2_0_1/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_2_0_2/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="conv_1_weights_1_0_0_1_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="6" slack="0"/>
<pin id="213" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_1_0_0_1/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_1_0_0_2/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="conv_1_weights_1_1_0_1_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="6" slack="0"/>
<pin id="226" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_1_1_0_1/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_1_1_0_2/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="conv_1_weights_1_2_0_1_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="6" slack="0"/>
<pin id="239" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_1_2_0_1/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_1_2_0_2/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="conv_1_weights_2_0_0_1_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="6" slack="0"/>
<pin id="252" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_2_0_0_1/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_2_0_0_2/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="conv_1_weights_2_1_0_1_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="6" slack="0"/>
<pin id="265" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_2_1_0_1/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_2_1_0_2/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="conv_1_weights_2_2_0_1_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="6" slack="0"/>
<pin id="278" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_2_2_0_1/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_2_2_0_2/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="conv_1_bias_addr_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="6" slack="15"/>
<pin id="291" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/19 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/19 "/>
</bind>
</comp>

<comp id="300" class="1004" name="conv_out_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="16" slack="0"/>
<pin id="304" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/25 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln35_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="15" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/25 "/>
</bind>
</comp>

<comp id="313" class="1005" name="r_0_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="1"/>
<pin id="315" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="r_0_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="5" slack="0"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="324" class="1005" name="phi_mul_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="1"/>
<pin id="326" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="phi_mul_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="10" slack="0"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="336" class="1005" name="c_0_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="1"/>
<pin id="338" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="c_0_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="5" slack="0"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="347" class="1005" name="f_0_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="1"/>
<pin id="349" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="f_0_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="6" slack="0"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/6 w_sum_3_0_1/8 w_sum_3_0_2/10 w_sum_3_1/12 w_sum_3_1_1/14 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="0" index="1" bw="32" slack="4"/>
<pin id="366" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3_1_2/16 w_sum_3_2/18 w_sum_3_2_1/20 w_sum_3_2_2/22 w_sum/24 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/5 tmp_1_0_2/6 tmp_1_1_1/7 tmp_1_2/8 tmp_1_2_2/9 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_0_1/5 tmp_1_1/6 tmp_1_1_2/7 tmp_1_2_1/8 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_4_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/25 "/>
</bind>
</comp>

<comp id="386" class="1005" name="reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_load conv_input_load_2 conv_input_load_4 conv_input_load_6 conv_input_load_8 "/>
</bind>
</comp>

<comp id="391" class="1005" name="reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_load_1 conv_input_load_3 conv_input_load_5 conv_input_load_7 "/>
</bind>
</comp>

<comp id="396" class="1005" name="reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_0_2 "/>
</bind>
</comp>

<comp id="402" class="1005" name="reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 w_sum_3_0_1 "/>
</bind>
</comp>

<comp id="407" class="1005" name="reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_0_2 w_sum_3_1 "/>
</bind>
</comp>

<comp id="412" class="1005" name="reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_1_2 w_sum_3_2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_2_1 w_sum_3_2_2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln8_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="10" slack="0"/>
<pin id="424" dir="0" index="1" bw="6" slack="0"/>
<pin id="425" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln8_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="0"/>
<pin id="430" dir="0" index="1" bw="5" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="r_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_5_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="0"/>
<pin id="442" dir="0" index="1" bw="5" slack="0"/>
<pin id="443" dir="0" index="2" bw="1" slack="0"/>
<pin id="444" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln26_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="10" slack="0"/>
<pin id="450" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_6_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="0"/>
<pin id="454" dir="0" index="1" bw="5" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln26_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="7" slack="0"/>
<pin id="462" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="sub_ln26_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="10" slack="0"/>
<pin id="466" dir="0" index="1" bw="7" slack="0"/>
<pin id="467" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_7_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="10" slack="0"/>
<pin id="472" dir="0" index="1" bw="5" slack="0"/>
<pin id="473" dir="0" index="2" bw="1" slack="0"/>
<pin id="474" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln26_3_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="0"/>
<pin id="480" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_8_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="0"/>
<pin id="484" dir="0" index="1" bw="5" slack="0"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln26_4_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="7" slack="0"/>
<pin id="492" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sub_ln26_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="0"/>
<pin id="496" dir="0" index="1" bw="7" slack="0"/>
<pin id="497" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln26_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="0" index="1" bw="3" slack="0"/>
<pin id="503" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_9_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="10" slack="0"/>
<pin id="508" dir="0" index="1" bw="5" slack="0"/>
<pin id="509" dir="0" index="2" bw="1" slack="0"/>
<pin id="510" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln26_5_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="0"/>
<pin id="516" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_10_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="7" slack="0"/>
<pin id="520" dir="0" index="1" bw="5" slack="0"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln26_6_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="7" slack="0"/>
<pin id="528" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="sub_ln26_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="10" slack="0"/>
<pin id="532" dir="0" index="1" bw="7" slack="0"/>
<pin id="533" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln11_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="0"/>
<pin id="538" dir="0" index="1" bw="5" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="c_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="5" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln26_7_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="5" slack="0"/>
<pin id="550" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln26_8_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="5" slack="0"/>
<pin id="554" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln26_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="11" slack="1"/>
<pin id="558" dir="0" index="1" bw="5" slack="0"/>
<pin id="559" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sext_ln26_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="11" slack="0"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln26_3_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="11" slack="1"/>
<pin id="568" dir="0" index="1" bw="5" slack="0"/>
<pin id="569" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="sext_ln26_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="11" slack="0"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln26_4_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="11" slack="1"/>
<pin id="578" dir="0" index="1" bw="5" slack="0"/>
<pin id="579" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sext_ln26_2_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="11" slack="0"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_2/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="add_ln35_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="10" slack="1"/>
<pin id="588" dir="0" index="1" bw="5" slack="0"/>
<pin id="589" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_11_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="15" slack="0"/>
<pin id="594" dir="0" index="1" bw="10" slack="0"/>
<pin id="595" dir="0" index="2" bw="1" slack="0"/>
<pin id="596" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln26_9_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="15" slack="0"/>
<pin id="602" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln26_10_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="5" slack="0"/>
<pin id="606" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_10/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln26_6_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="11" slack="1"/>
<pin id="610" dir="0" index="1" bw="5" slack="0"/>
<pin id="611" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="sext_ln26_3_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="11" slack="0"/>
<pin id="615" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_3/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="add_ln26_7_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="11" slack="1"/>
<pin id="620" dir="0" index="1" bw="5" slack="0"/>
<pin id="621" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_7/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="sext_ln26_4_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="11" slack="0"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_4/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="add_ln26_8_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="11" slack="1"/>
<pin id="630" dir="0" index="1" bw="5" slack="0"/>
<pin id="631" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_8/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="sext_ln26_5_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="11" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_5/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln26_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="5" slack="0"/>
<pin id="640" dir="0" index="1" bw="3" slack="0"/>
<pin id="641" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln26_11_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="0"/>
<pin id="646" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_11/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="add_ln26_9_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="11" slack="1"/>
<pin id="650" dir="0" index="1" bw="5" slack="0"/>
<pin id="651" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_9/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="sext_ln26_6_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="11" slack="0"/>
<pin id="655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_6/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln26_10_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="11" slack="1"/>
<pin id="660" dir="0" index="1" bw="5" slack="0"/>
<pin id="661" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_10/3 "/>
</bind>
</comp>

<comp id="663" class="1004" name="sext_ln26_7_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="11" slack="0"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_7/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="add_ln26_11_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="11" slack="1"/>
<pin id="670" dir="0" index="1" bw="5" slack="0"/>
<pin id="671" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_11/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="sext_ln26_8_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="11" slack="0"/>
<pin id="675" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_8/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="icmp_ln14_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="6" slack="0"/>
<pin id="680" dir="0" index="1" bw="6" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="f_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="6" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln26_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="6" slack="0"/>
<pin id="692" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="703" class="1004" name="zext_ln35_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="6" slack="0"/>
<pin id="705" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/4 "/>
</bind>
</comp>

<comp id="707" class="1004" name="add_ln35_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="15" slack="1"/>
<pin id="709" dir="0" index="1" bw="6" slack="0"/>
<pin id="710" dir="1" index="2" bw="16" slack="21"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="zext_ln35_1_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="16" slack="21"/>
<pin id="714" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/25 "/>
</bind>
</comp>

<comp id="716" class="1004" name="bitcast_ln34_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/25 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="0"/>
<pin id="723" dir="0" index="2" bw="6" slack="0"/>
<pin id="724" dir="0" index="3" bw="6" slack="0"/>
<pin id="725" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/25 "/>
</bind>
</comp>

<comp id="730" class="1004" name="trunc_ln34_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/25 "/>
</bind>
</comp>

<comp id="734" class="1004" name="icmp_ln34_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="0"/>
<pin id="736" dir="0" index="1" bw="8" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/25 "/>
</bind>
</comp>

<comp id="740" class="1004" name="icmp_ln34_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="23" slack="0"/>
<pin id="742" dir="0" index="1" bw="23" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/25 "/>
</bind>
</comp>

<comp id="746" class="1004" name="or_ln34_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/25 "/>
</bind>
</comp>

<comp id="752" class="1004" name="and_ln34_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/25 "/>
</bind>
</comp>

<comp id="758" class="1004" name="w_sum_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="0" index="2" bw="32" slack="0"/>
<pin id="762" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/25 "/>
</bind>
</comp>

<comp id="767" class="1005" name="add_ln8_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="10" slack="0"/>
<pin id="769" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="775" class="1005" name="r_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="5" slack="0"/>
<pin id="777" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="780" class="1005" name="sub_ln26_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="11" slack="1"/>
<pin id="782" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26 "/>
</bind>
</comp>

<comp id="787" class="1005" name="sub_ln26_1_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="11" slack="1"/>
<pin id="789" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_1 "/>
</bind>
</comp>

<comp id="794" class="1005" name="sub_ln26_2_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="11" slack="1"/>
<pin id="796" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_2 "/>
</bind>
</comp>

<comp id="801" class="1005" name="icmp_ln11_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="1"/>
<pin id="803" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="805" class="1005" name="c_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="5" slack="0"/>
<pin id="807" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="810" class="1005" name="conv_input_addr_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="10" slack="1"/>
<pin id="812" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr "/>
</bind>
</comp>

<comp id="815" class="1005" name="conv_input_addr_3_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="10" slack="2"/>
<pin id="817" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="conv_input_addr_3 "/>
</bind>
</comp>

<comp id="820" class="1005" name="conv_input_addr_6_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="10" slack="4"/>
<pin id="822" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="conv_input_addr_6 "/>
</bind>
</comp>

<comp id="825" class="1005" name="zext_ln26_9_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="16" slack="1"/>
<pin id="827" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26_9 "/>
</bind>
</comp>

<comp id="830" class="1005" name="conv_input_addr_1_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="10" slack="1"/>
<pin id="832" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_1 "/>
</bind>
</comp>

<comp id="835" class="1005" name="conv_input_addr_4_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="10" slack="3"/>
<pin id="837" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="conv_input_addr_4 "/>
</bind>
</comp>

<comp id="840" class="1005" name="conv_input_addr_7_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="10" slack="4"/>
<pin id="842" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="conv_input_addr_7 "/>
</bind>
</comp>

<comp id="845" class="1005" name="conv_input_addr_2_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="10" slack="2"/>
<pin id="847" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="conv_input_addr_2 "/>
</bind>
</comp>

<comp id="850" class="1005" name="conv_input_addr_5_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="10" slack="3"/>
<pin id="852" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="conv_input_addr_5 "/>
</bind>
</comp>

<comp id="855" class="1005" name="conv_input_addr_8_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="10" slack="5"/>
<pin id="857" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="conv_input_addr_8 "/>
</bind>
</comp>

<comp id="860" class="1005" name="icmp_ln14_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="1"/>
<pin id="862" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="864" class="1005" name="f_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="6" slack="0"/>
<pin id="866" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="869" class="1005" name="zext_ln26_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="64" slack="15"/>
<pin id="871" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="874" class="1005" name="add_ln35_1_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="21"/>
<pin id="876" dir="1" index="1" bw="16" slack="21"/>
</pin_list>
<bind>
<opset="add_ln35_1 "/>
</bind>
</comp>

<comp id="879" class="1005" name="conv_1_weights_0_0_0_1_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="5" slack="1"/>
<pin id="881" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_0_0_1 "/>
</bind>
</comp>

<comp id="884" class="1005" name="conv_1_weights_0_1_0_1_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="5" slack="1"/>
<pin id="886" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_1_0_1 "/>
</bind>
</comp>

<comp id="889" class="1005" name="conv_1_weights_0_2_0_1_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="5" slack="1"/>
<pin id="891" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_2_0_1 "/>
</bind>
</comp>

<comp id="894" class="1005" name="conv_1_weights_1_0_0_1_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="5" slack="1"/>
<pin id="896" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_0_0_1 "/>
</bind>
</comp>

<comp id="899" class="1005" name="conv_1_weights_1_1_0_1_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="5" slack="1"/>
<pin id="901" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_1_0_1 "/>
</bind>
</comp>

<comp id="904" class="1005" name="conv_1_weights_1_2_0_1_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="5" slack="1"/>
<pin id="906" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_2_0_1 "/>
</bind>
</comp>

<comp id="909" class="1005" name="conv_1_weights_2_0_0_1_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="5" slack="1"/>
<pin id="911" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_0_0_1 "/>
</bind>
</comp>

<comp id="914" class="1005" name="conv_1_weights_2_1_0_1_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="5" slack="1"/>
<pin id="916" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_1_0_1 "/>
</bind>
</comp>

<comp id="919" class="1005" name="conv_1_weights_2_2_0_1_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="5" slack="1"/>
<pin id="921" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_2_0_1 "/>
</bind>
</comp>

<comp id="924" class="1005" name="conv_1_weights_0_0_0_2_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_0_0_2 "/>
</bind>
</comp>

<comp id="929" class="1005" name="conv_1_weights_0_1_0_2_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="1"/>
<pin id="931" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_1_0_2 "/>
</bind>
</comp>

<comp id="934" class="1005" name="conv_1_weights_0_2_0_2_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="1"/>
<pin id="936" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_2_0_2 "/>
</bind>
</comp>

<comp id="939" class="1005" name="conv_1_weights_1_0_0_2_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="1"/>
<pin id="941" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_0_0_2 "/>
</bind>
</comp>

<comp id="944" class="1005" name="conv_1_weights_1_1_0_2_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="2"/>
<pin id="946" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_1_0_2 "/>
</bind>
</comp>

<comp id="949" class="1005" name="conv_1_weights_1_2_0_2_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="2"/>
<pin id="951" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_1_weights_1_2_0_2 "/>
</bind>
</comp>

<comp id="954" class="1005" name="conv_1_weights_2_0_0_2_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="3"/>
<pin id="956" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_0_0_2 "/>
</bind>
</comp>

<comp id="959" class="1005" name="conv_1_weights_2_1_0_2_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="3"/>
<pin id="961" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_1_0_2 "/>
</bind>
</comp>

<comp id="964" class="1005" name="conv_1_weights_2_2_0_2_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="4"/>
<pin id="966" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv_1_weights_2_2_0_2 "/>
</bind>
</comp>

<comp id="969" class="1005" name="tmp_1_0_1_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="2"/>
<pin id="971" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_0_1 "/>
</bind>
</comp>

<comp id="974" class="1005" name="tmp_1_1_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="5"/>
<pin id="976" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_1_1 "/>
</bind>
</comp>

<comp id="979" class="1005" name="tmp_1_1_1_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="6"/>
<pin id="981" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_1_1_1 "/>
</bind>
</comp>

<comp id="984" class="1005" name="tmp_1_1_2_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="8"/>
<pin id="986" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_1_1_2 "/>
</bind>
</comp>

<comp id="989" class="1005" name="tmp_1_2_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="9"/>
<pin id="991" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_1_2 "/>
</bind>
</comp>

<comp id="994" class="1005" name="tmp_1_2_1_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="11"/>
<pin id="996" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="tmp_1_2_1 "/>
</bind>
</comp>

<comp id="999" class="1005" name="tmp_1_2_2_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="12"/>
<pin id="1001" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="tmp_1_2_2 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="w_sum_3_1_1_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="1"/>
<pin id="1006" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_1_1 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="conv_1_bias_addr_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="5" slack="1"/>
<pin id="1011" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="1014" class="1005" name="conv_1_bias_load_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="4"/>
<pin id="1016" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="60" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="60" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="60" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="60" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="60" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="60" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="60" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="60" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="60" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="60" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="60" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="10" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="60" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="60" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="14" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="60" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="60" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="18" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="60" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="261" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="20" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="60" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="274" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="22" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="60" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="287" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="2" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="60" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="300" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="30" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="328" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="339"><net_src comp="30" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="66" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="362"><net_src comp="74" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="371"><net_src comp="367" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="372"><net_src comp="168" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="174" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="186" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="174" pin="7"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="363" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="74" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="174" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="394"><net_src comp="174" pin="7"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="399"><net_src comp="367" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="405"><net_src comp="358" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="410"><net_src comp="358" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="415"><net_src comp="363" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="420"><net_src comp="363" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="426"><net_src comp="328" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="34" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="317" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="36" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="317" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="42" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="50" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="317" pin="4"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="30" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="451"><net_src comp="440" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="52" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="317" pin="4"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="54" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="463"><net_src comp="452" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="448" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="460" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="50" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="434" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="30" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="481"><net_src comp="470" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="52" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="434" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="54" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="493"><net_src comp="482" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="478" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="490" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="317" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="56" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="511"><net_src comp="50" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="500" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="30" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="517"><net_src comp="506" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="52" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="500" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="54" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="518" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="514" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="526" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="340" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="36" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="340" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="42" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="340" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="340" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="552" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="556" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="570"><net_src comp="552" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="566" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="580"><net_src comp="552" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="576" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="590"><net_src comp="324" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="548" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="597"><net_src comp="62" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="586" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="30" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="603"><net_src comp="592" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="542" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="604" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="608" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="622"><net_src comp="604" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="618" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="632"><net_src comp="604" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="636"><net_src comp="628" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="642"><net_src comp="340" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="56" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="638" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="644" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="656"><net_src comp="648" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="662"><net_src comp="644" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="658" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="672"><net_src comp="644" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="676"><net_src comp="668" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="682"><net_src comp="351" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="68" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="351" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="72" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="351" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="696"><net_src comp="690" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="697"><net_src comp="690" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="698"><net_src comp="690" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="699"><net_src comp="690" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="700"><net_src comp="690" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="701"><net_src comp="690" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="702"><net_src comp="690" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="706"><net_src comp="351" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="711"><net_src comp="703" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="715"><net_src comp="712" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="719"><net_src comp="363" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="726"><net_src comp="88" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="716" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="728"><net_src comp="90" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="729"><net_src comp="92" pin="0"/><net_sink comp="720" pin=3"/></net>

<net id="733"><net_src comp="716" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="720" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="94" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="730" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="96" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="740" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="734" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="746" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="380" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="763"><net_src comp="752" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="363" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="74" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="766"><net_src comp="758" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="770"><net_src comp="422" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="778"><net_src comp="434" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="783"><net_src comp="464" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="786"><net_src comp="780" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="790"><net_src comp="494" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="793"><net_src comp="787" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="797"><net_src comp="530" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="800"><net_src comp="794" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="804"><net_src comp="536" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="542" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="813"><net_src comp="98" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="818"><net_src comp="105" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="823"><net_src comp="112" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="828"><net_src comp="600" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="833"><net_src comp="119" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="838"><net_src comp="126" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="843"><net_src comp="133" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="848"><net_src comp="140" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="853"><net_src comp="147" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="858"><net_src comp="154" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="863"><net_src comp="678" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="867"><net_src comp="684" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="872"><net_src comp="690" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="877"><net_src comp="707" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="882"><net_src comp="161" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="887"><net_src comp="179" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="892"><net_src comp="196" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="897"><net_src comp="209" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="902"><net_src comp="222" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="907"><net_src comp="235" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="912"><net_src comp="248" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="917"><net_src comp="261" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="922"><net_src comp="274" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="927"><net_src comp="168" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="932"><net_src comp="186" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="937"><net_src comp="203" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="942"><net_src comp="216" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="947"><net_src comp="229" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="952"><net_src comp="242" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="957"><net_src comp="255" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="962"><net_src comp="268" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="967"><net_src comp="281" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="972"><net_src comp="374" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="977"><net_src comp="374" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="982"><net_src comp="367" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="987"><net_src comp="374" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="992"><net_src comp="367" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="997"><net_src comp="374" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="1002"><net_src comp="367" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="1007"><net_src comp="358" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1012"><net_src comp="287" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1017"><net_src comp="294" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="363" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {25 }
 - Input state : 
	Port: conv_1 : conv_input | {4 5 6 7 8 9 }
	Port: conv_1 : conv_1_weights_0_0_0 | {4 5 }
	Port: conv_1 : conv_1_weights_0_1_0 | {4 5 }
	Port: conv_1 : conv_1_weights_0_2_0 | {4 5 }
	Port: conv_1 : conv_1_weights_1_0_0 | {4 5 }
	Port: conv_1 : conv_1_weights_1_1_0 | {4 5 }
	Port: conv_1 : conv_1_weights_1_2_0 | {4 5 }
	Port: conv_1 : conv_1_weights_2_0_0 | {4 5 }
	Port: conv_1 : conv_1_weights_2_1_0 | {4 5 }
	Port: conv_1 : conv_1_weights_2_2_0 | {4 5 }
	Port: conv_1 : conv_1_bias | {19 20 }
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
		tmp_5 : 1
		zext_ln26_1 : 2
		tmp_6 : 1
		zext_ln26_2 : 2
		sub_ln26 : 3
		tmp_7 : 2
		zext_ln26_3 : 3
		tmp_8 : 2
		zext_ln26_4 : 3
		sub_ln26_1 : 4
		add_ln26_2 : 1
		tmp_9 : 2
		zext_ln26_5 : 3
		tmp_10 : 2
		zext_ln26_6 : 3
		sub_ln26_2 : 4
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln26_7 : 1
		zext_ln26_8 : 1
		add_ln26 : 2
		sext_ln26 : 3
		conv_input_addr : 4
		add_ln26_3 : 2
		sext_ln26_1 : 3
		conv_input_addr_3 : 4
		add_ln26_4 : 2
		sext_ln26_2 : 3
		conv_input_addr_6 : 4
		add_ln35 : 2
		tmp_11 : 3
		zext_ln26_9 : 4
		zext_ln26_10 : 2
		add_ln26_6 : 3
		sext_ln26_3 : 4
		conv_input_addr_1 : 5
		add_ln26_7 : 3
		sext_ln26_4 : 4
		conv_input_addr_4 : 5
		add_ln26_8 : 3
		sext_ln26_5 : 4
		conv_input_addr_7 : 5
		add_ln26_1 : 1
		zext_ln26_11 : 2
		add_ln26_9 : 3
		sext_ln26_6 : 4
		conv_input_addr_2 : 5
		add_ln26_10 : 3
		sext_ln26_7 : 4
		conv_input_addr_5 : 5
		add_ln26_11 : 3
		sext_ln26_8 : 4
		conv_input_addr_8 : 5
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln26 : 1
		zext_ln35 : 1
		add_ln35_1 : 2
		conv_1_weights_0_0_0_1 : 2
		conv_1_weights_0_0_0_2 : 3
		conv_1_weights_0_1_0_1 : 2
		conv_1_weights_0_1_0_2 : 3
		conv_1_weights_0_2_0_1 : 2
		conv_1_weights_0_2_0_2 : 3
		conv_1_weights_1_0_0_1 : 2
		conv_1_weights_1_0_0_2 : 3
		conv_1_weights_1_1_0_1 : 2
		conv_1_weights_1_1_0_2 : 3
		conv_1_weights_1_2_0_1 : 2
		conv_1_weights_1_2_0_2 : 3
		conv_1_weights_2_0_0_1 : 2
		conv_1_weights_2_0_0_2 : 3
		conv_1_weights_2_1_0_1 : 2
		conv_1_weights_2_1_0_2 : 3
		conv_1_weights_2_2_0_1 : 2
		conv_1_weights_2_2_0_2 : 3
	State 5
		tmp_s : 1
		tmp_1_0_1 : 1
	State 6
		w_sum_3 : 1
		tmp_1_0_2 : 1
		tmp_1_1 : 1
	State 7
		tmp_1_1_1 : 1
		tmp_1_1_2 : 1
	State 8
		tmp_1_2 : 1
		tmp_1_2_1 : 1
	State 9
		tmp_1_2_2 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		conv_1_bias_load : 1
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		conv_out_addr : 1
		bitcast_ln34 : 1
		tmp : 2
		trunc_ln34 : 2
		icmp_ln34 : 3
		icmp_ln34_1 : 3
		or_ln34 : 4
		tmp_4 : 1
		and_ln34 : 4
		w_sum_1 : 4
		store_ln35 : 5
		empty_6 : 1
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_358     |    2    |   177   |   385   |
|          |      grp_fu_363     |    2    |   177   |   385   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_367     |    3    |   128   |   320   |
|          |      grp_fu_374     |    3    |   128   |   320   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |     tmp_4_fu_380    |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |    add_ln8_fu_422   |    0    |    0    |    14   |
|          |       r_fu_434      |    0    |    0    |    15   |
|          |  add_ln26_2_fu_500  |    0    |    0    |    15   |
|          |       c_fu_542      |    0    |    0    |    15   |
|          |   add_ln26_fu_556   |    0    |    0    |    13   |
|          |  add_ln26_3_fu_566  |    0    |    0    |    13   |
|          |  add_ln26_4_fu_576  |    0    |    0    |    13   |
|          |   add_ln35_fu_586   |    0    |    0    |    14   |
|    add   |  add_ln26_6_fu_608  |    0    |    0    |    13   |
|          |  add_ln26_7_fu_618  |    0    |    0    |    13   |
|          |  add_ln26_8_fu_628  |    0    |    0    |    13   |
|          |  add_ln26_1_fu_638  |    0    |    0    |    15   |
|          |  add_ln26_9_fu_648  |    0    |    0    |    13   |
|          |  add_ln26_10_fu_658 |    0    |    0    |    13   |
|          |  add_ln26_11_fu_668 |    0    |    0    |    13   |
|          |       f_fu_684      |    0    |    0    |    15   |
|          |  add_ln35_1_fu_707  |    0    |    0    |    21   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln8_fu_428   |    0    |    0    |    11   |
|          |   icmp_ln11_fu_536  |    0    |    0    |    11   |
|   icmp   |   icmp_ln14_fu_678  |    0    |    0    |    11   |
|          |   icmp_ln34_fu_734  |    0    |    0    |    11   |
|          |  icmp_ln34_1_fu_740 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln26_fu_464   |    0    |    0    |    14   |
|    sub   |  sub_ln26_1_fu_494  |    0    |    0    |    14   |
|          |  sub_ln26_2_fu_530  |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|  select  |    w_sum_1_fu_758   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln34_fu_746   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln34_fu_752   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_5_fu_440    |    0    |    0    |    0    |
|          |     tmp_6_fu_452    |    0    |    0    |    0    |
|          |     tmp_7_fu_470    |    0    |    0    |    0    |
|bitconcatenate|     tmp_8_fu_482    |    0    |    0    |    0    |
|          |     tmp_9_fu_506    |    0    |    0    |    0    |
|          |    tmp_10_fu_518    |    0    |    0    |    0    |
|          |    tmp_11_fu_592    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln26_1_fu_448 |    0    |    0    |    0    |
|          |  zext_ln26_2_fu_460 |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_478 |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_490 |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_514 |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_526 |    0    |    0    |    0    |
|   zext   |  zext_ln26_7_fu_548 |    0    |    0    |    0    |
|          |  zext_ln26_8_fu_552 |    0    |    0    |    0    |
|          |  zext_ln26_9_fu_600 |    0    |    0    |    0    |
|          | zext_ln26_10_fu_604 |    0    |    0    |    0    |
|          | zext_ln26_11_fu_644 |    0    |    0    |    0    |
|          |   zext_ln26_fu_690  |    0    |    0    |    0    |
|          |   zext_ln35_fu_703  |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_712 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln26_fu_561  |    0    |    0    |    0    |
|          |  sext_ln26_1_fu_571 |    0    |    0    |    0    |
|          |  sext_ln26_2_fu_581 |    0    |    0    |    0    |
|          |  sext_ln26_3_fu_613 |    0    |    0    |    0    |
|   sext   |  sext_ln26_4_fu_623 |    0    |    0    |    0    |
|          |  sext_ln26_5_fu_633 |    0    |    0    |    0    |
|          |  sext_ln26_6_fu_653 |    0    |    0    |    0    |
|          |  sext_ln26_7_fu_663 |    0    |    0    |    0    |
|          |  sext_ln26_8_fu_673 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_720     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln34_fu_730  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    10   |   676   |   2030  |
|----------|---------------------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|     conv_1_bias    |    1   |    0   |    0   |
|conv_1_weights_0_0_0|    1   |    0   |    0   |
|conv_1_weights_0_1_0|    1   |    0   |    0   |
|conv_1_weights_0_2_0|    1   |    0   |    0   |
|conv_1_weights_1_0_0|    1   |    0   |    0   |
|conv_1_weights_1_1_0|    1   |    0   |    0   |
|conv_1_weights_1_2_0|    1   |    0   |    0   |
|conv_1_weights_2_0_0|    1   |    0   |    0   |
|conv_1_weights_2_1_0|    1   |    0   |    0   |
|conv_1_weights_2_2_0|    1   |    0   |    0   |
+--------------------+--------+--------+--------+
|        Total       |   10   |    0   |    0   |
+--------------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln35_1_reg_874      |   16   |
|        add_ln8_reg_767       |   10   |
|          c_0_reg_336         |    5   |
|           c_reg_805          |    5   |
|   conv_1_bias_addr_reg_1009  |    5   |
|   conv_1_bias_load_reg_1014  |   32   |
|conv_1_weights_0_0_0_1_reg_879|    5   |
|conv_1_weights_0_0_0_2_reg_924|   32   |
|conv_1_weights_0_1_0_1_reg_884|    5   |
|conv_1_weights_0_1_0_2_reg_929|   32   |
|conv_1_weights_0_2_0_1_reg_889|    5   |
|conv_1_weights_0_2_0_2_reg_934|   32   |
|conv_1_weights_1_0_0_1_reg_894|    5   |
|conv_1_weights_1_0_0_2_reg_939|   32   |
|conv_1_weights_1_1_0_1_reg_899|    5   |
|conv_1_weights_1_1_0_2_reg_944|   32   |
|conv_1_weights_1_2_0_1_reg_904|    5   |
|conv_1_weights_1_2_0_2_reg_949|   32   |
|conv_1_weights_2_0_0_1_reg_909|    5   |
|conv_1_weights_2_0_0_2_reg_954|   32   |
|conv_1_weights_2_1_0_1_reg_914|    5   |
|conv_1_weights_2_1_0_2_reg_959|   32   |
|conv_1_weights_2_2_0_1_reg_919|    5   |
|conv_1_weights_2_2_0_2_reg_964|   32   |
|   conv_input_addr_1_reg_830  |   10   |
|   conv_input_addr_2_reg_845  |   10   |
|   conv_input_addr_3_reg_815  |   10   |
|   conv_input_addr_4_reg_835  |   10   |
|   conv_input_addr_5_reg_850  |   10   |
|   conv_input_addr_6_reg_820  |   10   |
|   conv_input_addr_7_reg_840  |   10   |
|   conv_input_addr_8_reg_855  |   10   |
|    conv_input_addr_reg_810   |   10   |
|          f_0_reg_347         |    6   |
|           f_reg_864          |    6   |
|       icmp_ln11_reg_801      |    1   |
|       icmp_ln14_reg_860      |    1   |
|        phi_mul_reg_324       |   10   |
|          r_0_reg_313         |    5   |
|           r_reg_775          |    5   |
|            reg_386           |   32   |
|            reg_391           |   32   |
|            reg_396           |   32   |
|            reg_402           |   32   |
|            reg_407           |   32   |
|            reg_412           |   32   |
|            reg_417           |   32   |
|      sub_ln26_1_reg_787      |   11   |
|      sub_ln26_2_reg_794      |   11   |
|       sub_ln26_reg_780       |   11   |
|       tmp_1_0_1_reg_969      |   32   |
|       tmp_1_1_1_reg_979      |   32   |
|       tmp_1_1_2_reg_984      |   32   |
|        tmp_1_1_reg_974       |   32   |
|       tmp_1_2_1_reg_994      |   32   |
|       tmp_1_2_2_reg_999      |   32   |
|        tmp_1_2_reg_989       |   32   |
|     w_sum_3_1_1_reg_1004     |   32   |
|      zext_ln26_9_reg_825     |   16   |
|       zext_ln26_reg_869      |   64   |
+------------------------------+--------+
|             Total            |  1123  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_168 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_174 |  p0  |   5  |  10  |   50   ||    27   |
| grp_access_fu_174 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_186 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_203 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_216 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_229 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_242 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_255 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_268 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_281 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_294 |  p0  |   2  |   5  |   10   ||    9    |
|  phi_mul_reg_324  |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_358    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_358    |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_363    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_363    |  p1  |   5  |  32  |   160  ||    27   |
|     grp_fu_367    |  p0  |   6  |  32  |   192  ||    33   |
|     grp_fu_367    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_374    |  p0  |   5  |  32  |   160  ||    27   |
|     grp_fu_374    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1194  || 38.1097 ||   315   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   10   |    -   |   676  |  2030  |
|   Memory  |   10   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   38   |    -   |   315  |
|  Register |    -   |    -   |    -   |  1123  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   10   |   10   |   38   |  1799  |  2345  |
+-----------+--------+--------+--------+--------+--------+
