# This file provides name mapping information for all objects
# on the schematic design.  It provides a mapping for each
# object between its name on the schematic and its name in the netlist.
version 1.0

Cell n_18_mm
   Pin D d
   Pin G g
   Pin S s
   Pin B b
End Cell

Cell p_18_mm
   Pin D d
   Pin G g
   Pin S s
   Pin B b
End Cell

Cell #top#
   Pin OUT out
   Pin IN in
   Pin Vdd vdd
   Pin Vss vss
   Net OUT out
   Net Vss vss
   Net Vdd vdd
   Net IN in
   Inst M2 m2 n_18_mm
   Inst M1 m1 p_18_mm
End Cell

