{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 11:30:44 2019 " "Info: Processing started: Tue Nov 26 11:30:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FIFO_TEST -c FIFO_TEST --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FIFO_TEST -c FIFO_TEST --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "../FIFO_REG/FIFO_TEST.bdf" "" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { { 104 64 232 120 "Clock" "" } { 96 232 416 112 "clock" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../FIFO_REG/FIFO_TEST.bdf" "" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { { 248 112 280 264 "clk" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register FIFO_REG:inst\|Qsize\[3\] register FIFO_REG:inst\|Queue~11 252.4 MHz 3.962 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 252.4 MHz between source register \"FIFO_REG:inst\|Qsize\[3\]\" and destination register \"FIFO_REG:inst\|Queue~11\" (period= 3.962 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.686 ns + Longest register register " "Info: + Longest register to register delay is 3.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FIFO_REG:inst\|Qsize\[3\] 1 REG LCFF_X26_Y5_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y5_N9; Fanout = 6; REG Node = 'FIFO_REG:inst\|Qsize\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIFO_REG:inst|Qsize[3] } "NODE_NAME" } } { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.370 ns) 0.826 ns FIFO_REG:inst\|Control~3 2 COMB LCCOMB_X26_Y5_N12 11 " "Info: 2: + IC(0.456 ns) + CELL(0.370 ns) = 0.826 ns; Loc. = LCCOMB_X26_Y5_N12; Fanout = 11; COMB Node = 'FIFO_REG:inst\|Control~3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { FIFO_REG:inst|Qsize[3] FIFO_REG:inst|Control~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.534 ns) 1.816 ns FIFO_REG:inst\|Queue~34 3 COMB LCCOMB_X26_Y5_N10 4 " "Info: 3: + IC(0.456 ns) + CELL(0.534 ns) = 1.816 ns; Loc. = LCCOMB_X26_Y5_N10; Fanout = 4; COMB Node = 'FIFO_REG:inst\|Queue~34'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { FIFO_REG:inst|Control~3 FIFO_REG:inst|Queue~34 } "NODE_NAME" } } { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.855 ns) 3.686 ns FIFO_REG:inst\|Queue~11 4 REG LCFF_X26_Y6_N13 1 " "Info: 4: + IC(1.015 ns) + CELL(0.855 ns) = 3.686 ns; Loc. = LCFF_X26_Y6_N13; Fanout = 1; REG Node = 'FIFO_REG:inst\|Queue~11'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { FIFO_REG:inst|Queue~34 FIFO_REG:inst|Queue~11 } "NODE_NAME" } } { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.759 ns ( 47.72 % ) " "Info: Total cell delay = 1.759 ns ( 47.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.927 ns ( 52.28 % ) " "Info: Total interconnect delay = 1.927 ns ( 52.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.686 ns" { FIFO_REG:inst|Qsize[3] FIFO_REG:inst|Control~3 FIFO_REG:inst|Queue~34 FIFO_REG:inst|Queue~11 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "3.686 ns" { FIFO_REG:inst|Qsize[3] {} FIFO_REG:inst|Control~3 {} FIFO_REG:inst|Queue~34 {} FIFO_REG:inst|Queue~11 {} } { 0.000ns 0.456ns 0.456ns 1.015ns } { 0.000ns 0.370ns 0.534ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.012 ns - Smallest " "Info: - Smallest clock skew is -0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.750 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns Clock 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'Clock'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "../FIFO_REG/FIFO_TEST.bdf" "" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { { 104 64 232 120 "Clock" "" } { 96 232 416 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns Clock~clkctrl 2 COMB CLKCTRL_G6 28 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 28; COMB Node = 'Clock~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "../FIFO_REG/FIFO_TEST.bdf" "" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { { 104 64 232 120 "Clock" "" } { 96 232 416 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 2.750 ns FIFO_REG:inst\|Queue~11 3 REG LCFF_X26_Y6_N13 1 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X26_Y6_N13; Fanout = 1; REG Node = 'FIFO_REG:inst\|Queue~11'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { Clock~clkctrl FIFO_REG:inst|Queue~11 } "NODE_NAME" } } { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.58 % ) " "Info: Total cell delay = 1.776 ns ( 64.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 35.42 % ) " "Info: Total interconnect delay = 0.974 ns ( 35.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { Clock Clock~clkctrl FIFO_REG:inst|Queue~11 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { Clock {} Clock~combout {} Clock~clkctrl {} FIFO_REG:inst|Queue~11 {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.762 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns Clock 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'Clock'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "../FIFO_REG/FIFO_TEST.bdf" "" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { { 104 64 232 120 "Clock" "" } { 96 232 416 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns Clock~clkctrl 2 COMB CLKCTRL_G6 28 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 28; COMB Node = 'Clock~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "../FIFO_REG/FIFO_TEST.bdf" "" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { { 104 64 232 120 "Clock" "" } { 96 232 416 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.762 ns FIFO_REG:inst\|Qsize\[3\] 3 REG LCFF_X26_Y5_N9 6 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.762 ns; Loc. = LCFF_X26_Y5_N9; Fanout = 6; REG Node = 'FIFO_REG:inst\|Qsize\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { Clock~clkctrl FIFO_REG:inst|Qsize[3] } "NODE_NAME" } } { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.30 % ) " "Info: Total cell delay = 1.776 ns ( 64.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.70 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { Clock Clock~clkctrl FIFO_REG:inst|Qsize[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { Clock {} Clock~combout {} Clock~clkctrl {} FIFO_REG:inst|Qsize[3] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { Clock Clock~clkctrl FIFO_REG:inst|Queue~11 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { Clock {} Clock~combout {} Clock~clkctrl {} FIFO_REG:inst|Queue~11 {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { Clock Clock~clkctrl FIFO_REG:inst|Qsize[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { Clock {} Clock~combout {} Clock~clkctrl {} FIFO_REG:inst|Qsize[3] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.686 ns" { FIFO_REG:inst|Qsize[3] FIFO_REG:inst|Control~3 FIFO_REG:inst|Queue~34 FIFO_REG:inst|Queue~11 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "3.686 ns" { FIFO_REG:inst|Qsize[3] {} FIFO_REG:inst|Control~3 {} FIFO_REG:inst|Queue~34 {} FIFO_REG:inst|Queue~11 {} } { 0.000ns 0.456ns 0.456ns 1.015ns } { 0.000ns 0.370ns 0.534ns 0.855ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { Clock Clock~clkctrl FIFO_REG:inst|Queue~11 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { Clock {} Clock~combout {} Clock~clkctrl {} FIFO_REG:inst|Queue~11 {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { Clock Clock~clkctrl FIFO_REG:inst|Qsize[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { Clock {} Clock~combout {} Clock~clkctrl {} FIFO_REG:inst|Qsize[3] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register scan_led3:inst3\|counter4:inst\|74161:inst\|f74161:sub\|9 scan_led3:inst3\|counter4:inst\|inst3 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"scan_led3:inst3\|counter4:inst\|74161:inst\|f74161:sub\|9\" and destination register \"scan_led3:inst3\|counter4:inst\|inst3\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.243 ns + Longest register register " "Info: + Longest register to register delay is 1.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scan_led3:inst3\|counter4:inst\|74161:inst\|f74161:sub\|9 1 REG LCFF_X26_Y8_N13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N13; Fanout = 10; REG Node = 'scan_led3:inst3\|counter4:inst\|74161:inst\|f74161:sub\|9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_led3:inst3|counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.484 ns) + CELL(0.651 ns) 1.135 ns scan_led3:inst3\|decoder2-3:inst1\|74139:inst\|33~2 2 COMB LCCOMB_X26_Y8_N22 1 " "Info: 2: + IC(0.484 ns) + CELL(0.651 ns) = 1.135 ns; Loc. = LCCOMB_X26_Y8_N22; Fanout = 1; COMB Node = 'scan_led3:inst3\|decoder2-3:inst1\|74139:inst\|33~2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { scan_led3:inst3|counter4:inst|74161:inst|f74161:sub|9 scan_led3:inst3|decoder2-3:inst1|74139:inst|33~2 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.243 ns scan_led3:inst3\|counter4:inst\|inst3 3 REG LCFF_X26_Y8_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.243 ns; Loc. = LCFF_X26_Y8_N23; Fanout = 1; REG Node = 'scan_led3:inst3\|counter4:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { scan_led3:inst3|decoder2-3:inst1|74139:inst|33~2 scan_led3:inst3|counter4:inst|inst3 } "NODE_NAME" } } { "counter4.bdf" "" { Schematic "d:/quartas_workspace/scan_led3/counter4.bdf" { { 392 592 656 472 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 61.06 % ) " "Info: Total cell delay = 0.759 ns ( 61.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.484 ns ( 38.94 % ) " "Info: Total interconnect delay = 0.484 ns ( 38.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { scan_led3:inst3|counter4:inst|74161:inst|f74161:sub|9 scan_led3:inst3|decoder2-3:inst1|74139:inst|33~2 scan_led3:inst3|counter4:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.243 ns" { scan_led3:inst3|counter4:inst|74161:inst|f74161:sub|9 {} scan_led3:inst3|decoder2-3:inst1|74139:inst|33~2 {} scan_led3:inst3|counter4:inst|inst3 {} } { 0.000ns 0.484ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.752 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../FIFO_REG/FIFO_TEST.bdf" "" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { { 248 112 280 264 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../FIFO_REG/FIFO_TEST.bdf" "" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { { 248 112 280 264 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.752 ns scan_led3:inst3\|counter4:inst\|inst3 3 REG LCFF_X26_Y8_N23 1 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.752 ns; Loc. = LCFF_X26_Y8_N23; Fanout = 1; REG Node = 'scan_led3:inst3\|counter4:inst\|inst3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { clk~clkctrl scan_led3:inst3|counter4:inst|inst3 } "NODE_NAME" } } { "counter4.bdf" "" { Schematic "d:/quartas_workspace/scan_led3/counter4.bdf" { { 392 592 656 472 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.17 % ) " "Info: Total cell delay = 1.766 ns ( 64.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.83 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl scan_led3:inst3|counter4:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} scan_led3:inst3|counter4:inst|inst3 {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.752 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../FIFO_REG/FIFO_TEST.bdf" "" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { { 248 112 280 264 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../FIFO_REG/FIFO_TEST.bdf" "" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { { 248 112 280 264 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.752 ns scan_led3:inst3\|counter4:inst\|74161:inst\|f74161:sub\|9 3 REG LCFF_X26_Y8_N13 10 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.752 ns; Loc. = LCFF_X26_Y8_N13; Fanout = 10; REG Node = 'scan_led3:inst3\|counter4:inst\|74161:inst\|f74161:sub\|9'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { clk~clkctrl scan_led3:inst3|counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.17 % ) " "Info: Total cell delay = 1.766 ns ( 64.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.83 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl scan_led3:inst3|counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} scan_led3:inst3|counter4:inst|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl scan_led3:inst3|counter4:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} scan_led3:inst3|counter4:inst|inst3 {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl scan_led3:inst3|counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} scan_led3:inst3|counter4:inst|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/program files/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter4.bdf" "" { Schematic "d:/quartas_workspace/scan_led3/counter4.bdf" { { 392 592 656 472 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { scan_led3:inst3|counter4:inst|74161:inst|f74161:sub|9 scan_led3:inst3|decoder2-3:inst1|74139:inst|33~2 scan_led3:inst3|counter4:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.243 ns" { scan_led3:inst3|counter4:inst|74161:inst|f74161:sub|9 {} scan_led3:inst3|decoder2-3:inst1|74139:inst|33~2 {} scan_led3:inst3|counter4:inst|inst3 {} } { 0.000ns 0.484ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl scan_led3:inst3|counter4:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} scan_led3:inst3|counter4:inst|inst3 {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { clk clk~clkctrl scan_led3:inst3|counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { clk {} clk~combout {} clk~clkctrl {} scan_led3:inst3|counter4:inst|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_led3:inst3|counter4:inst|inst3 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { scan_led3:inst3|counter4:inst|inst3 {} } {  } {  } "" } } { "counter4.bdf" "" { Schematic "d:/quartas_workspace/scan_led3/counter4.bdf" { { 392 592 656 472 "inst3" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "FIFO_REG:inst\|Queue~11 WE Clock 7.909 ns register " "Info: tsu for register \"FIFO_REG:inst\|Queue~11\" (data pin = \"WE\", clock pin = \"Clock\") is 7.909 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.699 ns + Longest pin register " "Info: + Longest pin to register delay is 10.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns WE 1 PIN PIN_70 4 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_70; Fanout = 4; PIN Node = 'WE'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "../FIFO_REG/FIFO_TEST.bdf" "" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { { 120 248 416 136 "WE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.235 ns) + CELL(0.650 ns) 7.839 ns FIFO_REG:inst\|Control~3 2 COMB LCCOMB_X26_Y5_N12 11 " "Info: 2: + IC(6.235 ns) + CELL(0.650 ns) = 7.839 ns; Loc. = LCCOMB_X26_Y5_N12; Fanout = 11; COMB Node = 'FIFO_REG:inst\|Control~3'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.885 ns" { WE FIFO_REG:inst|Control~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.534 ns) 8.829 ns FIFO_REG:inst\|Queue~34 3 COMB LCCOMB_X26_Y5_N10 4 " "Info: 3: + IC(0.456 ns) + CELL(0.534 ns) = 8.829 ns; Loc. = LCCOMB_X26_Y5_N10; Fanout = 4; COMB Node = 'FIFO_REG:inst\|Queue~34'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { FIFO_REG:inst|Control~3 FIFO_REG:inst|Queue~34 } "NODE_NAME" } } { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.855 ns) 10.699 ns FIFO_REG:inst\|Queue~11 4 REG LCFF_X26_Y6_N13 1 " "Info: 4: + IC(1.015 ns) + CELL(0.855 ns) = 10.699 ns; Loc. = LCFF_X26_Y6_N13; Fanout = 1; REG Node = 'FIFO_REG:inst\|Queue~11'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { FIFO_REG:inst|Queue~34 FIFO_REG:inst|Queue~11 } "NODE_NAME" } } { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.993 ns ( 27.97 % ) " "Info: Total cell delay = 2.993 ns ( 27.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.706 ns ( 72.03 % ) " "Info: Total interconnect delay = 7.706 ns ( 72.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.699 ns" { WE FIFO_REG:inst|Control~3 FIFO_REG:inst|Queue~34 FIFO_REG:inst|Queue~11 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.699 ns" { WE {} WE~combout {} FIFO_REG:inst|Control~3 {} FIFO_REG:inst|Queue~34 {} FIFO_REG:inst|Queue~11 {} } { 0.000ns 0.000ns 6.235ns 0.456ns 1.015ns } { 0.000ns 0.954ns 0.650ns 0.534ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.750 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns Clock 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'Clock'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "../FIFO_REG/FIFO_TEST.bdf" "" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { { 104 64 232 120 "Clock" "" } { 96 232 416 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns Clock~clkctrl 2 COMB CLKCTRL_G6 28 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 28; COMB Node = 'Clock~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "../FIFO_REG/FIFO_TEST.bdf" "" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { { 104 64 232 120 "Clock" "" } { 96 232 416 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 2.750 ns FIFO_REG:inst\|Queue~11 3 REG LCFF_X26_Y6_N13 1 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X26_Y6_N13; Fanout = 1; REG Node = 'FIFO_REG:inst\|Queue~11'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { Clock~clkctrl FIFO_REG:inst|Queue~11 } "NODE_NAME" } } { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.58 % ) " "Info: Total cell delay = 1.776 ns ( 64.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 35.42 % ) " "Info: Total interconnect delay = 0.974 ns ( 35.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { Clock Clock~clkctrl FIFO_REG:inst|Queue~11 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { Clock {} Clock~combout {} Clock~clkctrl {} FIFO_REG:inst|Queue~11 {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "10.699 ns" { WE FIFO_REG:inst|Control~3 FIFO_REG:inst|Queue~34 FIFO_REG:inst|Queue~11 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "10.699 ns" { WE {} WE~combout {} FIFO_REG:inst|Control~3 {} FIFO_REG:inst|Queue~34 {} FIFO_REG:inst|Queue~11 {} } { 0.000ns 0.000ns 6.235ns 0.456ns 1.015ns } { 0.000ns 0.954ns 0.650ns 0.534ns 0.855ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { Clock Clock~clkctrl FIFO_REG:inst|Queue~11 } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.750 ns" { Clock {} Clock~combout {} Clock~clkctrl {} FIFO_REG:inst|Queue~11 {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock qb FIFO_REG:inst\|Qsize\[3\] 15.719 ns register " "Info: tco from clock \"Clock\" to destination pin \"qb\" through register \"FIFO_REG:inst\|Qsize\[3\]\" is 15.719 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.762 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns Clock 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'Clock'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "../FIFO_REG/FIFO_TEST.bdf" "" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { { 104 64 232 120 "Clock" "" } { 96 232 416 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns Clock~clkctrl 2 COMB CLKCTRL_G6 28 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 28; COMB Node = 'Clock~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "../FIFO_REG/FIFO_TEST.bdf" "" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { { 104 64 232 120 "Clock" "" } { 96 232 416 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.762 ns FIFO_REG:inst\|Qsize\[3\] 3 REG LCFF_X26_Y5_N9 6 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.762 ns; Loc. = LCFF_X26_Y5_N9; Fanout = 6; REG Node = 'FIFO_REG:inst\|Qsize\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { Clock~clkctrl FIFO_REG:inst|Qsize[3] } "NODE_NAME" } } { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.30 % ) " "Info: Total cell delay = 1.776 ns ( 64.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.70 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { Clock Clock~clkctrl FIFO_REG:inst|Qsize[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { Clock {} Clock~combout {} Clock~clkctrl {} FIFO_REG:inst|Qsize[3] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.653 ns + Longest register pin " "Info: + Longest register to pin delay is 12.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FIFO_REG:inst\|Qsize\[3\] 1 REG LCFF_X26_Y5_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y5_N9; Fanout = 6; REG Node = 'FIFO_REG:inst\|Qsize\[3\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIFO_REG:inst|Qsize[3] } "NODE_NAME" } } { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.651 ns) 1.856 ns scan_led3:inst3\|mux4_3_1:inst2\|dout\[3\]~8 2 COMB LCCOMB_X26_Y8_N30 16 " "Info: 2: + IC(1.205 ns) + CELL(0.651 ns) = 1.856 ns; Loc. = LCCOMB_X26_Y8_N30; Fanout = 16; COMB Node = 'scan_led3:inst3\|mux4_3_1:inst2\|dout\[3\]~8'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { FIFO_REG:inst|Qsize[3] scan_led3:inst3|mux4_3_1:inst2|dout[3]~8 } "NODE_NAME" } } { "../scan_led3/mux4_3_1.vhd" "" { Text "D:/quartas_workspace/scan_led3/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.364 ns) + CELL(0.650 ns) 4.870 ns scan_led3:inst3\|mux7:inst4\|Mux1~1 3 COMB LCCOMB_X13_Y8_N0 1 " "Info: 3: + IC(2.364 ns) + CELL(0.650 ns) = 4.870 ns; Loc. = LCCOMB_X13_Y8_N0; Fanout = 1; COMB Node = 'scan_led3:inst3\|mux7:inst4\|Mux1~1'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.014 ns" { scan_led3:inst3|mux4_3_1:inst2|dout[3]~8 scan_led3:inst3|mux7:inst4|Mux1~1 } "NODE_NAME" } } { "../scan_led3/mux7.vhd" "" { Text "D:/quartas_workspace/scan_led3/mux7.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.651 ns) 6.958 ns scan_led3:inst3\|mux7:inst4\|Mux1~2 4 COMB LCCOMB_X20_Y8_N24 1 " "Info: 4: + IC(1.437 ns) + CELL(0.651 ns) = 6.958 ns; Loc. = LCCOMB_X20_Y8_N24; Fanout = 1; COMB Node = 'scan_led3:inst3\|mux7:inst4\|Mux1~2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { scan_led3:inst3|mux7:inst4|Mux1~1 scan_led3:inst3|mux7:inst4|Mux1~2 } "NODE_NAME" } } { "../scan_led3/mux7.vhd" "" { Text "D:/quartas_workspace/scan_led3/mux7.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.459 ns) + CELL(3.236 ns) 12.653 ns qb 5 PIN PIN_134 0 " "Info: 5: + IC(2.459 ns) + CELL(3.236 ns) = 12.653 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'qb'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "5.695 ns" { scan_led3:inst3|mux7:inst4|Mux1~2 qb } "NODE_NAME" } } { "../FIFO_REG/FIFO_TEST.bdf" "" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { { 304 552 728 320 "qb" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.188 ns ( 41.00 % ) " "Info: Total cell delay = 5.188 ns ( 41.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.465 ns ( 59.00 % ) " "Info: Total interconnect delay = 7.465 ns ( 59.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "12.653 ns" { FIFO_REG:inst|Qsize[3] scan_led3:inst3|mux4_3_1:inst2|dout[3]~8 scan_led3:inst3|mux7:inst4|Mux1~1 scan_led3:inst3|mux7:inst4|Mux1~2 qb } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "12.653 ns" { FIFO_REG:inst|Qsize[3] {} scan_led3:inst3|mux4_3_1:inst2|dout[3]~8 {} scan_led3:inst3|mux7:inst4|Mux1~1 {} scan_led3:inst3|mux7:inst4|Mux1~2 {} qb {} } { 0.000ns 1.205ns 2.364ns 1.437ns 2.459ns } { 0.000ns 0.651ns 0.650ns 0.651ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { Clock Clock~clkctrl FIFO_REG:inst|Qsize[3] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { Clock {} Clock~combout {} Clock~clkctrl {} FIFO_REG:inst|Qsize[3] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "12.653 ns" { FIFO_REG:inst|Qsize[3] scan_led3:inst3|mux4_3_1:inst2|dout[3]~8 scan_led3:inst3|mux7:inst4|Mux1~1 scan_led3:inst3|mux7:inst4|Mux1~2 qb } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "12.653 ns" { FIFO_REG:inst|Qsize[3] {} scan_led3:inst3|mux4_3_1:inst2|dout[3]~8 {} scan_led3:inst3|mux7:inst4|Mux1~1 {} scan_led3:inst3|mux7:inst4|Mux1~2 {} qb {} } { 0.000ns 1.205ns 2.364ns 1.437ns 2.459ns } { 0.000ns 0.651ns 0.650ns 0.651ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "FIFO_REG:inst\|Qsize\[2\] Reset Clock -4.707 ns register " "Info: th for register \"FIFO_REG:inst\|Qsize\[2\]\" (data pin = \"Reset\", clock pin = \"Clock\") is -4.707 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.762 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns Clock 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'Clock'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "../FIFO_REG/FIFO_TEST.bdf" "" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { { 104 64 232 120 "Clock" "" } { 96 232 416 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns Clock~clkctrl 2 COMB CLKCTRL_G6 28 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 28; COMB Node = 'Clock~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "../FIFO_REG/FIFO_TEST.bdf" "" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { { 104 64 232 120 "Clock" "" } { 96 232 416 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.762 ns FIFO_REG:inst\|Qsize\[2\] 3 REG LCFF_X26_Y5_N7 8 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.762 ns; Loc. = LCFF_X26_Y5_N7; Fanout = 8; REG Node = 'FIFO_REG:inst\|Qsize\[2\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { Clock~clkctrl FIFO_REG:inst|Qsize[2] } "NODE_NAME" } } { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.30 % ) " "Info: Total cell delay = 1.776 ns ( 64.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.70 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { Clock Clock~clkctrl FIFO_REG:inst|Qsize[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { Clock {} Clock~combout {} Clock~clkctrl {} FIFO_REG:inst|Qsize[2] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.775 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns Reset 1 PIN PIN_69 16 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_69; Fanout = 16; PIN Node = 'Reset'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "../FIFO_REG/FIFO_TEST.bdf" "" { Schematic "D:/quartas_workspace/FIFO_REG/FIFO_TEST.bdf" { { 72 200 368 88 "Reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.171 ns) + CELL(0.660 ns) 7.775 ns FIFO_REG:inst\|Qsize\[2\] 2 REG LCFF_X26_Y5_N7 8 " "Info: 2: + IC(6.171 ns) + CELL(0.660 ns) = 7.775 ns; Loc. = LCFF_X26_Y5_N7; Fanout = 8; REG Node = 'FIFO_REG:inst\|Qsize\[2\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.831 ns" { Reset FIFO_REG:inst|Qsize[2] } "NODE_NAME" } } { "../FIFO_REG/FIFO_REG.vhd" "" { Text "D:/quartas_workspace/FIFO_REG/FIFO_REG.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.604 ns ( 20.63 % ) " "Info: Total cell delay = 1.604 ns ( 20.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.171 ns ( 79.37 % ) " "Info: Total interconnect delay = 6.171 ns ( 79.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.775 ns" { Reset FIFO_REG:inst|Qsize[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.775 ns" { Reset {} Reset~combout {} FIFO_REG:inst|Qsize[2] {} } { 0.000ns 0.000ns 6.171ns } { 0.000ns 0.944ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { Clock Clock~clkctrl FIFO_REG:inst|Qsize[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { Clock {} Clock~combout {} Clock~clkctrl {} FIFO_REG:inst|Qsize[2] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.775 ns" { Reset FIFO_REG:inst|Qsize[2] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "7.775 ns" { Reset {} Reset~combout {} FIFO_REG:inst|Qsize[2] {} } { 0.000ns 0.000ns 6.171ns } { 0.000ns 0.944ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 11:30:45 2019 " "Info: Processing ended: Tue Nov 26 11:30:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
