$date
	Sun Jan 26 21:54:59 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sc2_test $end
$var wire 1 ! s_out $end
$var wire 1 " c_out $end
$var reg 1 # a_in $end
$var reg 1 $ b_in $end
$var reg 1 % c_in $end
$scope module sc2 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " c $end
$var wire 1 % cin $end
$var wire 1 & s1 $end
$var wire 1 ! s $end
$var wire 1 ' c2 $end
$var wire 1 ( c1 $end
$scope module block1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ( c $end
$var wire 1 ) not_a $end
$var wire 1 * not_b $end
$var wire 1 & s $end
$var wire 1 + w1 $end
$var wire 1 , w2 $end
$upscope $end
$scope module block2 $end
$var wire 1 & a $end
$var wire 1 % b $end
$var wire 1 ' c $end
$var wire 1 - not_a $end
$var wire 1 . not_b $end
$var wire 1 ! s $end
$var wire 1 / w1 $end
$var wire 1 0 w2 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
0/
1.
1-
0,
0+
1*
1)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
0-
1/
1&
0*
1,
1$
#20
0!
1"
0/
1'
0.
1%
#30
1!
1/
0-
0"
1+
1&
0'
1.
1*
0,
0)
0%
0$
1#
#40
0!
1"
0/
1'
0.
1%
#50
1-
0!
0&
0/
0+
0'
1.
1(
0*
0%
1$
#60
