Freek Verbeek , Julien Schmaltz, Towards the formal verification of cache coherency at the architectural level, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.3, p.1-16, June 2012
Ritesh Parikh , Valeria Bertacco, ForEVeR: A complementary formal and runtime verification approach to correct NoC functionality, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.3s, p.1-30, March 2014
An improved fault-tolerant routing algorithm for a Network-on-Chip derived with formal analysis, Science of Computer Programming, v.118 n.C, p.24-39, March 2016
