
*** Running vivado
    with args -log top_controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_controller.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_controller.tcl -notrace
Command: synth_design -top top_controller -part xc7a35ticsg324-1L -directive AreaOptimized_high -control_set_opt_threshold 1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13032
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1252.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_controller' [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sources_1/new/Top_controller.vhd:46]
	Parameter G_A1 bound to: 17'b01101011001111101 
	Parameter G_A2 bound to: 12'b000000000000 
	Parameter G_B0 bound to: 16'b0000110100110010 
	Parameter G_B1 bound to: 16'b0111101110001000 
	Parameter G_B2 bound to: 17'b01111111111111111 
INFO: [Synth 8-3491] module 'controller_delta_adc' declared at 'C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sources_1/new/controller_delta_adc.vhd:36' bound to instance 'Inst_controlador_delta' of component 'controller_delta_adc' [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sources_1/new/Top_controller.vhd:88]
INFO: [Synth 8-638] synthesizing module 'controller_delta_adc' [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sources_1/new/controller_delta_adc.vhd:54]
	Parameter G_A1 bound to: 17'b01101011001111101 
	Parameter G_A2 bound to: 12'b000000000000 
	Parameter G_B0 bound to: 16'b0000110100110010 
	Parameter G_B1 bound to: 16'b0111101110001000 
	Parameter G_B2 bound to: 17'b01111111111111111 
	Parameter INT_DAC bound to: 24 - type: integer 
	Parameter INT_ADC bound to: 12 - type: integer 
	Parameter INT_BE bound to: 4 - type: integer 
	Parameter INT_BE_P bound to: 11 - type: integer 
	Parameter INT_BF bound to: 16 - type: integer 
	Parameter INT_BF_P bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'Bloq_Register' declared at 'C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sources_1/new/Bloq_Register.vhd:36' bound to instance 'Register_ek1' of component 'Bloq_Register' [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sources_1/new/controller_delta_adc.vhd:97]
INFO: [Synth 8-638] synthesizing module 'Bloq_Register' [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sources_1/new/Bloq_Register.vhd:50]
	Parameter INT_BE bound to: 4 - type: integer 
	Parameter INT_BE_P bound to: 11 - type: integer 
	Parameter INT_BF bound to: 16 - type: integer 
	Parameter INT_BF_P bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bloq_Register' (1#1676) [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sources_1/new/Bloq_Register.vhd:50]
	Parameter INT_BE bound to: 11 - type: integer 
	Parameter INT_BE_P bound to: 11 - type: integer 
	Parameter INT_BF bound to: 7 - type: integer 
	Parameter INT_BF_P bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'Bloq_Register' declared at 'C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sources_1/new/Bloq_Register.vhd:36' bound to instance 'Register_ek2' of component 'Bloq_Register' [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sources_1/new/controller_delta_adc.vhd:109]
INFO: [Synth 8-638] synthesizing module 'Bloq_Register__parameterized1' [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sources_1/new/Bloq_Register.vhd:50]
	Parameter INT_BE bound to: 11 - type: integer 
	Parameter INT_BE_P bound to: 11 - type: integer 
	Parameter INT_BF bound to: 7 - type: integer 
	Parameter INT_BF_P bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bloq_Register__parameterized1' (1#1676) [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sources_1/new/Bloq_Register.vhd:50]
	Parameter INT_BE bound to: 18 - type: integer 
	Parameter INT_BE_P bound to: 18 - type: integer 
	Parameter INT_BF bound to: 5 - type: integer 
	Parameter INT_BF_P bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'Bloq_Register' declared at 'C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sources_1/new/Bloq_Register.vhd:36' bound to instance 'Register_uk2' of component 'Bloq_Register' [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sources_1/new/controller_delta_adc.vhd:121]
INFO: [Synth 8-638] synthesizing module 'Bloq_Register__parameterized3' [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sources_1/new/Bloq_Register.vhd:50]
	Parameter INT_BE bound to: 18 - type: integer 
	Parameter INT_BE_P bound to: 18 - type: integer 
	Parameter INT_BF bound to: 5 - type: integer 
	Parameter INT_BF_P bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bloq_Register__parameterized3' (1#1676) [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sources_1/new/Bloq_Register.vhd:50]
	Parameter INT_BE bound to: 14 - type: integer 
	Parameter INT_BE_P bound to: 18 - type: integer 
	Parameter INT_BF bound to: 10 - type: integer 
	Parameter INT_BF_P bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'Bloq_Register' declared at 'C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sources_1/new/Bloq_Register.vhd:36' bound to instance 'Register_uk1' of component 'Bloq_Register' [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sources_1/new/controller_delta_adc.vhd:133]
INFO: [Synth 8-638] synthesizing module 'Bloq_Register__parameterized5' [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sources_1/new/Bloq_Register.vhd:50]
	Parameter INT_BE bound to: 14 - type: integer 
	Parameter INT_BE_P bound to: 18 - type: integer 
	Parameter INT_BF bound to: 10 - type: integer 
	Parameter INT_BF_P bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bloq_Register__parameterized5' (1#1676) [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sources_1/new/Bloq_Register.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'controller_delta_adc' (2#1676) [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sources_1/new/controller_delta_adc.vhd:54]
INFO: [Synth 8-3491] module 'clk_wiz' declared at 'C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.runs/synth_1/.Xil/Vivado-5452-YPSILON/realtime/clk_wiz_stub.vhdl:5' bound to instance 'CLK_5MHz' of component 'clk_wiz' [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sources_1/new/Top_controller.vhd:103]
INFO: [Synth 8-638] synthesizing module 'clk_wiz' [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.runs/synth_1/.Xil/Vivado-5452-YPSILON/realtime/clk_wiz_stub.vhdl:13]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: VERSAL_PRIME - type: string 
INFO: [Synth 8-113] binding component instance 'BUFGCE_inst' to cell 'BUFGCE' [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sources_1/new/Top_controller.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'Top_controller' (3#1676) [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/sources_1/new/Top_controller.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1252.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1252.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1252.637 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1252.637 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'BUFGCE_inst' of type 'BUFGCE' is 'VERSAL_PRIME'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.gen/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc] for cell 'CLK_5MHz'
Finished Parsing XDC File [c:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.gen/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc] for cell 'CLK_5MHz'
Parsing XDC File [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/constrs_1/imports/DCD/Arty-A7-35-Master.xdc]
Finished Parsing XDC File [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/constrs_1/imports/DCD/Arty-A7-35-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.srcs/constrs_1/imports/DCD/Arty-A7-35-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1261.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1261.473 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1261.473 ; gain = 8.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1261.473 ; gain = 8.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK_IN. (constraint file  {c:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.gen/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_IN. (constraint file  {c:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.gen/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for CLK_5MHz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1261.473 ; gain = 8.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1261.473 ; gain = 8.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   29 Bit       Adders := 1     
	   2 Input   28 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 2     
	   3 Input   21 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 4     
	   3 Input   19 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 7     
	               14 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input   24 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 5     
	   2 Input   23 Bit        Muxes := 10    
	   3 Input   23 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 10    
	   3 Input   18 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP Inst_controlador_delta/arg, operation Mode is: A2*(B:0xd67d).
DSP Report: register Inst_controlador_delta/Register_uk1/q_reg is absorbed into DSP Inst_controlador_delta/arg.
DSP Report: operator Inst_controlador_delta/arg is absorbed into DSP Inst_controlador_delta/arg.
DSP Report: Generating DSP Inst_controlador_delta/arg, operation Mode is: A2*(B:0xffff).
DSP Report: register Inst_controlador_delta/Register_ek2/q_reg is absorbed into DSP Inst_controlador_delta/arg.
DSP Report: operator Inst_controlador_delta/arg is absorbed into DSP Inst_controlador_delta/arg.
DSP Report: Generating DSP Inst_controlador_delta/arg, operation Mode is: A2*(B:0x7b88).
DSP Report: register Inst_controlador_delta/Register_ek1/q_reg is absorbed into DSP Inst_controlador_delta/arg.
DSP Report: operator Inst_controlador_delta/arg is absorbed into DSP Inst_controlador_delta/arg.
DSP Report: Generating DSP Inst_controlador_delta/arg, operation Mode is: A*(B:0xd32).
DSP Report: operator Inst_controlador_delta/arg is absorbed into DSP Inst_controlador_delta/arg.
DSP Report: Generating DSP Inst_controlador_delta/arg, operation Mode is: A*(B:0x2a7f).
DSP Report: operator Inst_controlador_delta/arg is absorbed into DSP Inst_controlador_delta/arg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1261.473 ; gain = 8.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Top_controller       | A2*(B:0xd67d) | 23     | 17     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Top_controller       | A2*(B:0xffff) | 18     | 17     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Top_controller       | A2*(B:0x7b88) | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|controller_delta_adc | A*(B:0xd32)   | 20     | 13     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|controller_delta_adc | A*(B:0x2a7f)  | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1261.473 ; gain = 8.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1269.816 ; gain = 17.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1279.074 ; gain = 26.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1279.074 ; gain = 26.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1279.074 ; gain = 26.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1279.074 ; gain = 26.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1279.074 ; gain = 26.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1279.074 ; gain = 26.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1279.074 ; gain = 26.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Top_controller | Inst_controlador_delta/sync_reg3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |clk_wiz_bbox |     1|
|2     |BUFGCE       |     1|
|3     |CARRY4       |    53|
|4     |DSP48E1      |     5|
|7     |LUT1         |    19|
|8     |LUT2         |   195|
|9     |LUT3         |   120|
|10    |LUT4         |    63|
|11    |LUT5         |    64|
|12    |LUT6         |    34|
|13    |SRL16E       |     1|
|14    |FDRE         |    98|
|15    |FDSE         |   144|
|16    |IBUF         |    38|
|17    |OBUF         |    24|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1279.074 ; gain = 26.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1279.074 ; gain = 17.602
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1279.074 ; gain = 26.438
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1279.074 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'BUFGCE_inst' of type 'BUFGCE' is 'VERSAL_PRIME'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1295.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 

Synth Design complete, checksum: 9b75a6c4
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1295.535 ; gain = 42.898
INFO: [Common 17-1381] The checkpoint 'C:/Aitor/UPV-EHU Fisika+IE/MSTER/DCD/Sesion_4/lab4_MagLev_copia2/lab4_MagLev_copia2.runs/synth_1/top_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_controller_utilization_synth.rpt -pb top_controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 21 18:48:28 2024...
