// Seed: 1549917581
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  input id_2;
  output id_1;
  logic id_5;
  assign id_5 = "" == 'b0 | 1 & id_1;
  logic id_6;
endmodule
