# Computer_Architecture_Project1_Single_Cycle_Simulator

This is the implementation of Reduced MIPS R3000 ISA

The work of the simulator is based on the reference
