system_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/system/ip/system_clk_wiz_0_0_1/system_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"incdir="../../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"
system_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_clk_wiz_0_0_1/system_clk_wiz_0_0.v,incdir="$ref_dir/../../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"incdir="../../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"
system_sync_module_0_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_sync_module_0_0_1/sim/system_sync_module_0_0.v,incdir="$ref_dir/../../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"incdir="../../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"
system_lcd_control_module_0_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_lcd_control_module_0_0/sim/system_lcd_control_module_0_0.v,incdir="$ref_dir/../../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"incdir="../../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"
system.v,verilog,xil_defaultlib,../../../bd/system/hdl/system.v,incdir="$ref_dir/../../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"incdir="../../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"
system_data_combine_module_0_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_data_combine_module_0_0_1/sim/system_data_combine_module_0_0.v,incdir="$ref_dir/../../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"incdir="../../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"
system_dist_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_dist_mem_gen_0_0_1/sim/system_dist_mem_gen_0_0.v,incdir="$ref_dir/../../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"incdir="../../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"
system_rom_2_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_rom_2_0/sim/system_rom_2_0.v,incdir="$ref_dir/../../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"incdir="../../../../lcd_test.srcs/sources_1/bd/system/ipshared/9c7f"
glbl.v,Verilog,xil_defaultlib,glbl.v
