Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Aug 13 22:44:35 2024
| Host         : DESKTOP-TENJFGE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file safe_logic_timing_summary_routed.rpt -pb safe_logic_timing_summary_routed.pb -rpx safe_logic_timing_summary_routed.rpx -warn_on_violation
| Design       : safe_logic
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     3           
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_sequential_present_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_sequential_present_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_sequential_present_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   14          inf        0.000                      0                   14           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R_reg/G
                            (positive level-sensitive latch)
  Destination:            R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.909ns  (logic 4.082ns (69.087%)  route 1.827ns (30.913%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          LDCE                         0.000     0.000 r  R_reg/G
    SLICE_X0Y64          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  R_reg/Q
                         net (fo=1, routed)           1.827     2.386    R_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.523     5.909 r  R_OBUF_inst/O
                         net (fo=0)                   0.000     5.909    R
    E18                                                               r  R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y1_reg/G
                            (positive level-sensitive latch)
  Destination:            Y1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.896ns  (logic 4.084ns (69.259%)  route 1.812ns (30.741%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          LDCE                         0.000     0.000 r  Y1_reg/G
    SLICE_X0Y64          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Y1_reg/Q
                         net (fo=1, routed)           1.812     2.371    Y1_OBUF
    F13                  OBUF (Prop_obuf_I_O)         3.525     5.896 r  Y1_OBUF_inst/O
                         net (fo=0)                   0.000     5.896    Y1
    F13                                                               r  Y1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y2_reg/G
                            (positive level-sensitive latch)
  Destination:            Y2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.748ns  (logic 4.082ns (71.021%)  route 1.666ns (28.979%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          LDCE                         0.000     0.000 r  Y2_reg/G
    SLICE_X0Y64          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Y2_reg/Q
                         net (fo=1, routed)           1.666     2.225    Y2_OBUF
    E13                  OBUF (Prop_obuf_I_O)         3.523     5.748 r  Y2_OBUF_inst/O
                         net (fo=0)                   0.000     5.748    Y2
    E13                                                               r  Y2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G_reg/G
                            (positive level-sensitive latch)
  Destination:            G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.610ns  (logic 4.077ns (72.672%)  route 1.533ns (27.328%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          LDCE                         0.000     0.000 r  G_reg/G
    SLICE_X0Y64          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  G_reg/Q
                         net (fo=1, routed)           1.533     2.092    G_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.518     5.610 r  G_OBUF_inst/O
                         net (fo=0)                   0.000     5.610    G
    H15                                                               r  G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FSM_sequential_present_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.157ns  (logic 1.566ns (49.588%)  route 1.592ns (50.412%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  RESET_IBUF_inst/O
                         net (fo=5, routed)           1.592     3.033    RESET_IBUF
    SLICE_X0Y63          LUT6 (Prop_lut6_I4_O)        0.124     3.157 r  FSM_sequential_present_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.157    FSM_sequential_present_state[0]_i_1_n_0
    SLICE_X0Y63          FDCE                                         r  FSM_sequential_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FSM_sequential_present_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.881ns  (logic 1.566ns (54.338%)  route 1.316ns (45.662%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  RESET_IBUF_inst/O
                         net (fo=5, routed)           1.316     2.757    RESET_IBUF
    SLICE_X0Y63          LUT6 (Prop_lut6_I5_O)        0.124     2.881 r  FSM_sequential_present_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.881    FSM_sequential_present_state[1]_i_1_n_0
    SLICE_X0Y63          FDCE                                         r  FSM_sequential_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FSM_sequential_present_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.800ns  (logic 1.442ns (51.482%)  route 1.359ns (48.518%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  RESET_IBUF_inst/O
                         net (fo=5, routed)           1.359     2.800    RESET_IBUF
    SLICE_X0Y63          FDCE                                         f  FSM_sequential_present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FSM_sequential_present_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.800ns  (logic 1.442ns (51.482%)  route 1.359ns (48.518%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  RESET_IBUF_inst/O
                         net (fo=5, routed)           1.359     2.800    RESET_IBUF
    SLICE_X0Y63          FDCE                                         f  FSM_sequential_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FSM_sequential_present_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.800ns  (logic 1.442ns (51.482%)  route 1.359ns (48.518%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  RESET_IBUF_inst/O
                         net (fo=5, routed)           1.359     2.800    RESET_IBUF
    SLICE_X0Y63          FDCE                                         f  FSM_sequential_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K1
                            (input port)
  Destination:            FSM_sequential_present_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.677ns  (logic 1.590ns (59.387%)  route 1.087ns (40.613%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  K1 (IN)
                         net (fo=0)                   0.000     0.000    K1
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  K1_IBUF_inst/O
                         net (fo=3, routed)           1.087     2.553    K1_IBUF
    SLICE_X0Y63          LUT5 (Prop_lut5_I2_O)        0.124     2.677 r  FSM_sequential_present_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.677    FSM_sequential_present_state[2]_i_1_n_0
    SLICE_X0Y63          FDCE                                         r  FSM_sequential_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_present_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.186ns (48.833%)  route 0.195ns (51.167%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  FSM_sequential_present_state_reg[2]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_sequential_present_state_reg[2]/Q
                         net (fo=8, routed)           0.195     0.336    present_state[2]
    SLICE_X0Y63          LUT6 (Prop_lut6_I5_O)        0.045     0.381 r  FSM_sequential_present_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.381    FSM_sequential_present_state[0]_i_1_n_0
    SLICE_X0Y63          FDCE                                         r  FSM_sequential_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            G_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.189ns (49.471%)  route 0.193ns (50.529%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  FSM_sequential_present_state_reg[2]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_present_state_reg[2]/Q
                         net (fo=8, routed)           0.193     0.334    present_state[2]
    SLICE_X0Y64          LUT3 (Prop_lut3_I0_O)        0.048     0.382 r  G_reg_i_1/O
                         net (fo=1, routed)           0.000     0.382    G_reg_i_1_n_0
    SLICE_X0Y64          LDCE                                         r  G_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_present_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_present_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.186ns (44.202%)  route 0.235ns (55.798%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  FSM_sequential_present_state_reg[0]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_present_state_reg[0]/Q
                         net (fo=7, routed)           0.235     0.376    present_state[0]
    SLICE_X0Y63          LUT5 (Prop_lut5_I4_O)        0.045     0.421 r  FSM_sequential_present_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.421    FSM_sequential_present_state[2]_i_1_n_0
    SLICE_X0Y63          FDCE                                         r  FSM_sequential_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_present_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_present_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.186ns (43.254%)  route 0.244ns (56.746%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  FSM_sequential_present_state_reg[0]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_present_state_reg[0]/Q
                         net (fo=7, routed)           0.244     0.385    present_state[0]
    SLICE_X0Y63          LUT6 (Prop_lut6_I1_O)        0.045     0.430 r  FSM_sequential_present_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.430    FSM_sequential_present_state[1]_i_1_n_0
    SLICE_X0Y63          FDCE                                         r  FSM_sequential_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Y2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.186ns (37.277%)  route 0.313ns (62.723%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  FSM_sequential_present_state_reg[2]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_sequential_present_state_reg[2]/Q
                         net (fo=8, routed)           0.194     0.335    present_state[2]
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.045     0.380 r  Y2_reg_i_1/O
                         net (fo=1, routed)           0.119     0.499    Y2_reg_i_1_n_0
    SLICE_X0Y64          LDCE                                         r  Y2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Y1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.190ns (37.392%)  route 0.318ns (62.608%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  FSM_sequential_present_state_reg[2]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_sequential_present_state_reg[2]/Q
                         net (fo=8, routed)           0.194     0.335    present_state[2]
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.049     0.384 r  Y1_reg_i_1/O
                         net (fo=1, routed)           0.124     0.508    Y1_reg_i_1_n_0
    SLICE_X0Y64          LDCE                                         r  Y1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_present_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            R_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.186ns (31.032%)  route 0.413ns (68.968%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE                         0.000     0.000 r  FSM_sequential_present_state_reg[0]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_sequential_present_state_reg[0]/Q
                         net (fo=7, routed)           0.235     0.376    present_state[0]
    SLICE_X0Y63          LUT3 (Prop_lut3_I1_O)        0.045     0.421 r  R_reg_i_1/O
                         net (fo=1, routed)           0.179     0.599    R_reg_i_1_n_0
    SLICE_X0Y64          LDCE                                         r  R_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FSM_sequential_present_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.210ns (27.774%)  route 0.546ns (72.226%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J16                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RESET_IBUF_inst/O
                         net (fo=5, routed)           0.546     0.755    RESET_IBUF
    SLICE_X0Y63          FDCE                                         f  FSM_sequential_present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FSM_sequential_present_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.210ns (27.774%)  route 0.546ns (72.226%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J16                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RESET_IBUF_inst/O
                         net (fo=5, routed)           0.546     0.755    RESET_IBUF
    SLICE_X0Y63          FDCE                                         f  FSM_sequential_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FSM_sequential_present_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.210ns (27.774%)  route 0.546ns (72.226%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J16                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RESET_IBUF_inst/O
                         net (fo=5, routed)           0.546     0.755    RESET_IBUF
    SLICE_X0Y63          FDCE                                         f  FSM_sequential_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





