{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 27, "design__inferred_latch__count": 0, "design__instance__count": 5230, "design__instance__area": 33198.1, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.004346647299826145, "power__switching__total": 0.0059830802492797375, "power__leakage__total": 3.6357974408929294e-08, "power__total": 0.010329763405025005, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2623850377903275, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2674719132995729, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.2608211498380351, "timing__setup__ws__corner:nom_tt_025C_1v80": 17.37242576743336, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.315924, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 17.372425, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 11, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.26851885364140393, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.27324795977084554, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8616998469779562, "timing__setup__ws__corner:nom_ss_100C_1v60": 8.86018394841726, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.8617, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 8.860184, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2594774746289052, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.26472977337349823, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.06305162126427982, "timing__setup__ws__corner:nom_ff_n40C_1v95": 20.585205234168804, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.110967, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 20.585205, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 22, "design__max_fanout_violation__count": 19, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.25909419787438914, "clock__skew__worst_setup": 0.2633317805013523, "timing__hold__ws": 0.05267353369232766, "timing__setup__ws": 8.622919511381951, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.109434, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 8.622919, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 280.875 291.595", "design__core__bbox": "5.52 10.88 275.08 280.16", "design__io": 262, "design__die__area": 81901.7, "design__core__area": 72587.1, "design__instance__count__stdcell": 5230, "design__instance__area__stdcell": 33198.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.457355, "design__instance__utilization__stdcell": 0.457355, "design__instance__count__class:buffer": 247, "design__instance__count__class:inverter": 285, "design__instance__count__class:sequential_cell": 179, "design__instance__count__class:multi_input_combinational_cell": 2790, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 5222, "design__instance__count__class:tap_cell": 1010, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 260, "design__io__hpwl": 16412848, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 102591, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 684, "design__instance__count__class:clock_buffer": 19, "design__instance__count__class:clock_inverter": 13, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 152, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 3, "design__instance__count__class:antenna_cell": 3, "route__net": 4397, "route__net__special": 2, "route__drc_errors__iter:1": 1646, "route__wirelength__iter:1": 109643, "route__drc_errors__iter:2": 930, "route__wirelength__iter:2": 108945, "route__drc_errors__iter:3": 918, "route__wirelength__iter:3": 108874, "route__drc_errors__iter:4": 141, "route__wirelength__iter:4": 108796, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 108787, "route__drc_errors": 0, "route__wirelength": 108787, "route__vias": 27775, "route__vias__singlecut": 27775, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 726.53, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2616128776548625, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2658928430469894, "timing__hold__ws__corner:min_tt_025C_1v80": 0.2684404441380722, "timing__setup__ws__corner:min_tt_025C_1v80": 17.500490441034998, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.312595, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 17.50049, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2668893792620769, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.27108346890082036, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8546926741598582, "timing__setup__ws__corner:min_ss_100C_1v60": 9.022072233554516, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.854693, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 9.022072, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25909419787438914, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2633317805013523, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.06941325488645249, "timing__setup__ws__corner:min_ff_n40C_1v95": 20.651886119092072, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.109434, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 20.651886, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2640805149303352, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2709329781655762, "timing__hold__ws__corner:max_tt_025C_1v80": 0.24814651036354365, "timing__setup__ws__corner:max_tt_025C_1v80": 17.22897073773989, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.318921, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 17.228971, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 22, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.27084210640844064, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2774359431827808, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8707137479698184, "timing__setup__ws__corner:max_ss_100C_1v60": 8.622919511381951, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.870714, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 8.622919, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2610002565725483, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.26769096030852657, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.05267353369232766, "timing__setup__ws__corner:max_ff_n40C_1v95": 20.51031935677229, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.113134, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 20.510319, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79872, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79968, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00127514, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00113112, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000318246, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00113112, "design_powergrid__voltage__worst": 0.00113112, "design_powergrid__voltage__worst__net:VPWR": 1.79872, "design_powergrid__drop__worst": 0.00127514, "design_powergrid__drop__worst__net:VPWR": 0.00127514, "design_powergrid__voltage__worst__net:VGND": 0.00113112, "design_powergrid__drop__worst__net:VGND": 0.00113112, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000325, "ir__drop__worst": 0.00128, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}