vendor_name = ModelSim
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/zero_extender_tb.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/zero_extender.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/testbench.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/sign_extender_tb.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/sign_extender.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/shift_left_2_tb.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/shift_left_2.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/serial_buf.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/register_file_tb.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/register.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/program_counter_tb.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/processor.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/pc.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/mux4_tb.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/mux4.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/mux2_tb.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/mux2.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/load_extender_tb.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/load_extender.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/inst_rom.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/data_memory.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/control_unit_tb.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/control_unit.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/async_memory.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/alu.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/adder_tb.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/adder.v
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/memh/nbhelloworld/nbhelloworld.inst_rom.memh
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/memh/nbhelloworld/nbhelloworld.data_ram0.memh
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/memh/nbhelloworld/nbhelloworld.data_ram1.memh
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/memh/nbhelloworld/nbhelloworld.data_ram2.memh
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/memh/nbhelloworld/nbhelloworld.data_ram3.memh
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/db/altsyncram_3do1.tdf
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/db/coe181.ram3_async_memory_ea4acf6d.hdl.mif
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/db/altsyncram_2do1.tdf
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/db/coe181.ram2_async_memory_ea4acf6d.hdl.mif
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/db/altsyncram_1do1.tdf
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/db/coe181.ram1_async_memory_ea4acf6d.hdl.mif
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/db/altsyncram_0do1.tdf
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/db/coe181.ram0_async_memory_ea4acf6d.hdl.mif
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/db/altsyncram_t6o1.tdf
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/db/coe181.ram3_async_memory_d1e14152.hdl.mif
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/db/altsyncram_u6o1.tdf
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/db/coe181.ram2_async_memory_d1e14152.hdl.mif
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/db/altsyncram_v6o1.tdf
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/db/coe181.ram1_async_memory_d1e14152.hdl.mif
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/db/altsyncram_07o1.tdf
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/db/coe181.ram0_async_memory_d1e14152.hdl.mif
source_file = 1, C:/Mac/Home/Documents/COE181/quartus_codes/lab9_v2/lab9-acebu-cagula/db/altsyncram_6ji1.tdf
design_name = processor
instance = comp, \serial_out[0]~output , serial_out[0]~output, processor, 1
instance = comp, \serial_out[1]~output , serial_out[1]~output, processor, 1
instance = comp, \serial_out[2]~output , serial_out[2]~output, processor, 1
instance = comp, \serial_out[3]~output , serial_out[3]~output, processor, 1
instance = comp, \serial_out[4]~output , serial_out[4]~output, processor, 1
instance = comp, \serial_out[5]~output , serial_out[5]~output, processor, 1
instance = comp, \serial_out[6]~output , serial_out[6]~output, processor, 1
instance = comp, \serial_out[7]~output , serial_out[7]~output, processor, 1
instance = comp, \serial_rden_out~output , serial_rden_out~output, processor, 1
instance = comp, \serial_wren_out~output , serial_wren_out~output, processor, 1
instance = comp, \clk~input , clk~input, processor, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, processor, 1
instance = comp, \reset~input , reset~input, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[10] , register_file|regs_rtl_0_bypass[10], processor, 1
instance = comp, \serial_in[3]~input , serial_in[3]~input, processor, 1
instance = comp, \instruction_memory|rom~8 , instruction_memory|rom~8, processor, 1
instance = comp, \instruction_memory|rom~7 , instruction_memory|rom~7, processor, 1
instance = comp, \instruction_memory|rom~6 , instruction_memory|rom~6, processor, 1
instance = comp, \instruction_memory|rom~9 , instruction_memory|rom~9, processor, 1
instance = comp, \instruction_memory|out[29] , instruction_memory|out[29], processor, 1
instance = comp, \instruction_memory|rom~23 , instruction_memory|rom~23, processor, 1
instance = comp, \instruction_memory|rom~22 , instruction_memory|rom~22, processor, 1
instance = comp, \instruction_memory|rom~24 , instruction_memory|rom~24, processor, 1
instance = comp, \instruction_memory|out[26] , instruction_memory|out[26], processor, 1
instance = comp, \instruction_memory|rom~19 , instruction_memory|rom~19, processor, 1
instance = comp, \instruction_memory|rom~32 , instruction_memory|rom~32, processor, 1
instance = comp, \instruction_memory|out[25] , instruction_memory|out[25], processor, 1
instance = comp, \instruction_memory|rom~25 , instruction_memory|rom~25, processor, 1
instance = comp, \instruction_memory|out[24] , instruction_memory|out[24], processor, 1
instance = comp, \CU|WideOr2~0 , CU|WideOr2~0, processor, 1
instance = comp, \instruction_memory|rom~20 , instruction_memory|rom~20, processor, 1
instance = comp, \instruction_memory|rom~21 , instruction_memory|rom~21, processor, 1
instance = comp, \instruction_memory|out[28] , instruction_memory|out[28], processor, 1
instance = comp, \alu_unit|Equal3~0 , alu_unit|Equal3~0, processor, 1
instance = comp, \CU|Selector0~0 , CU|Selector0~0, processor, 1
instance = comp, \alu_unit|O_out[3]~9 , alu_unit|O_out[3]~9, processor, 1
instance = comp, \CU|Selector12~0 , CU|Selector12~0, processor, 1
instance = comp, \CU|Selector1~0 , CU|Selector1~0, processor, 1
instance = comp, \alu_unit|Equal5~2 , alu_unit|Equal5~2, processor, 1
instance = comp, \alu_unit|O_out[24]~10 , alu_unit|O_out[24]~10, processor, 1
instance = comp, \alu_unit|O_out[22]~16 , alu_unit|O_out[22]~16, processor, 1
instance = comp, \CU|WideOr10~0 , CU|WideOr10~0, processor, 1
instance = comp, \CU|Selector8~1 , CU|Selector8~1, processor, 1
instance = comp, \alu_unit|Equal3~1 , alu_unit|Equal3~1, processor, 1
instance = comp, \alu_unit|Equal2~0 , alu_unit|Equal2~0, processor, 1
instance = comp, \CU|Selector3~0 , CU|Selector3~0, processor, 1
instance = comp, \CU|Selector14~0 , CU|Selector14~0, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[7] , register_file|regs_rtl_1_bypass[7], processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[5] , register_file|regs_rtl_1_bypass[5], processor, 1
instance = comp, \register_file|always0~0 , register_file|always0~0, processor, 1
instance = comp, \write_reg_mux_rt_rd|y[1]~1 , write_reg_mux_rt_rd|y[1]~1, processor, 1
instance = comp, \register_file|always0~1 , register_file|always0~1, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[0] , register_file|regs_rtl_1_bypass[0], processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[4] , register_file|regs_rtl_1_bypass[4], processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[9] , register_file|regs_rtl_1_bypass[9], processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[3] , register_file|regs_rtl_1_bypass[3], processor, 1
instance = comp, \register_file|regs~0 , register_file|regs~0, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[8] , register_file|regs_rtl_1_bypass[8], processor, 1
instance = comp, \register_file|r_data2[0]~1 , register_file|r_data2[0]~1, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[32] , register_file|regs_rtl_1_bypass[32], processor, 1
instance = comp, \register_file|r_data2[21]~14 , register_file|r_data2[21]~14, processor, 1
instance = comp, \alu_unit|O_out[3]~23 , alu_unit|O_out[3]~23, processor, 1
instance = comp, \alu_unit|O_out[28]~113 , alu_unit|O_out[28]~113, processor, 1
instance = comp, \CU|Selector4~0 , CU|Selector4~0, processor, 1
instance = comp, \CU|Selector15~0 , CU|Selector15~0, processor, 1
instance = comp, \alu_unit|Equal5~0 , alu_unit|Equal5~0, processor, 1
instance = comp, \CU|WideOr1~0 , CU|WideOr1~0, processor, 1
instance = comp, \alu_unit|ShiftLeft0~37 , alu_unit|ShiftLeft0~37, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[14] , register_file|regs_rtl_1_bypass[14], processor, 1
instance = comp, \register_file|r_data2[3]~11 , register_file|r_data2[3]~11, processor, 1
instance = comp, \~GND , ~GND, processor, 1
instance = comp, \serial_in[4]~input , serial_in[4]~input, processor, 1
instance = comp, \alu_unit|O_out[4]~148 , alu_unit|O_out[4]~148, processor, 1
instance = comp, \register_file|regs~3 , register_file|regs~3, processor, 1
instance = comp, \CU|ALUShift~0 , CU|ALUShift~0, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[15] , register_file|regs_rtl_0_bypass[15], processor, 1
instance = comp, \serial_in[5]~input , serial_in[5]~input, processor, 1
instance = comp, \alu_unit|O_out[9]~123 , alu_unit|O_out[9]~123, processor, 1
instance = comp, \alu_unit|O_out[3]~124 , alu_unit|O_out[3]~124, processor, 1
instance = comp, \serial_in[7]~input , serial_in[7]~input, processor, 1
instance = comp, \register_file|r_data2[0]~4 , register_file|r_data2[0]~4, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[18] , register_file|regs_rtl_1_bypass[18], processor, 1
instance = comp, \alu_unit|Equal4~1 , alu_unit|Equal4~1, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[20] , register_file|regs_rtl_0_bypass[20], processor, 1
instance = comp, \write_data_mux_pc|y[0]~0 , write_data_mux_pc|y[0]~0, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[21] , register_file|regs_rtl_1_bypass[21], processor, 1
instance = comp, \write_data_mux_pc|y[0]~5 , write_data_mux_pc|y[0]~5, processor, 1
instance = comp, \write_data_mux_pc|y[14]~25 , write_data_mux_pc|y[14]~25, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[23] , register_file|regs_rtl_0_bypass[23], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[24] , register_file|regs_rtl_0_bypass[24], processor, 1
instance = comp, \alu_unit|O_out[3]~1 , alu_unit|O_out[3]~1, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[25] , register_file|regs_rtl_1_bypass[25], processor, 1
instance = comp, \register_file|r_data2[14]~9 , register_file|r_data2[14]~9, processor, 1
instance = comp, \pc|pc_out~18 , pc|pc_out~18, processor, 1
instance = comp, \pc|pc_out[23] , pc|pc_out[23], processor, 1
instance = comp, \alu_unit|O_out[27]~39 , alu_unit|O_out[27]~39, processor, 1
instance = comp, \alu_unit|O_out[27]~38 , alu_unit|O_out[27]~38, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[27]~DUPLICATE , register_file|regs_rtl_1_bypass[27]~DUPLICATE, processor, 1
instance = comp, \register_file|r_data2[16]~23 , register_file|r_data2[16]~23, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[28] , register_file|regs_rtl_0_bypass[28], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[29] , register_file|regs_rtl_0_bypass[29], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[30] , register_file|regs_rtl_0_bypass[30], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[31] , register_file|regs_rtl_0_bypass[31], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[27] , register_file|regs_rtl_0_bypass[27], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[35] , register_file|regs_rtl_0_bypass[35], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[36] , register_file|regs_rtl_0_bypass[36], processor, 1
instance = comp, \alu_unit|O_out[24]~45 , alu_unit|O_out[24]~45, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[37] , register_file|regs_rtl_1_bypass[37], processor, 1
instance = comp, \register_file|r_data2[26]~28 , register_file|r_data2[26]~28, processor, 1
instance = comp, \alu_unit|Equal4~0 , alu_unit|Equal4~0, processor, 1
instance = comp, \alu_unit|O_out[27]~37 , alu_unit|O_out[27]~37, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[38] , register_file|regs_rtl_1_bypass[38], processor, 1
instance = comp, \register_file|r_data2[27]~26 , register_file|r_data2[27]~26, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[39] , register_file|regs_rtl_0_bypass[39], processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[40]~DUPLICATE , register_file|regs_rtl_1_bypass[40]~DUPLICATE, processor, 1
instance = comp, \register_file|r_data2[29]~18 , register_file|r_data2[29]~18, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[41] , register_file|regs_rtl_1_bypass[41], processor, 1
instance = comp, \register_file|r_data2[30]~20 , register_file|r_data2[30]~20, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[42] , register_file|regs_rtl_1_bypass[42], processor, 1
instance = comp, \register_file|r_data2[31]~2 , register_file|r_data2[31]~2, processor, 1
instance = comp, \register_file|regs_rtl_1|auto_generated|ram_block1a0 , register_file|regs_rtl_1|auto_generated|ram_block1a0, processor, 1
instance = comp, \alu_b_mux|y[31]~0 , alu_b_mux|y[31]~0, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[42] , register_file|regs_rtl_0_bypass[42], processor, 1
instance = comp, \register_file|regs_rtl_0|auto_generated|ram_block1a0 , register_file|regs_rtl_0|auto_generated|ram_block1a0, processor, 1
instance = comp, \register_file|r_data1[31]~0 , register_file|r_data1[31]~0, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[41] , register_file|regs_rtl_0_bypass[41], processor, 1
instance = comp, \register_file|r_data1[30]~34 , register_file|r_data1[30]~34, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[40] , register_file|regs_rtl_0_bypass[40], processor, 1
instance = comp, \register_file|r_data1[29]~31 , register_file|r_data1[29]~31, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[39] , register_file|regs_rtl_1_bypass[39], processor, 1
instance = comp, \register_file|r_data2[28]~19 , register_file|r_data2[28]~19, processor, 1
instance = comp, \alu_b_mux|y[28]~22 , alu_b_mux|y[28]~22, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[38] , register_file|regs_rtl_0_bypass[38], processor, 1
instance = comp, \register_file|r_data1[27]~30 , register_file|r_data1[27]~30, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[37] , register_file|regs_rtl_0_bypass[37], processor, 1
instance = comp, \register_file|r_data1[26]~32 , register_file|r_data1[26]~32, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[36]~DUPLICATE , register_file|regs_rtl_1_bypass[36]~DUPLICATE, processor, 1
instance = comp, \register_file|r_data2[25]~25 , register_file|r_data2[25]~25, processor, 1
instance = comp, \alu_b_mux|y[25]~28 , alu_b_mux|y[25]~28, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[35]~DUPLICATE , register_file|regs_rtl_1_bypass[35]~DUPLICATE, processor, 1
instance = comp, \register_file|r_data2[24]~27 , register_file|r_data2[24]~27, processor, 1
instance = comp, \alu_b_mux|y[24]~30 , alu_b_mux|y[24]~30, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[34] , register_file|regs_rtl_1_bypass[34], processor, 1
instance = comp, \register_file|r_data2[23]~15 , register_file|r_data2[23]~15, processor, 1
instance = comp, \alu_b_mux|y[23]~18 , alu_b_mux|y[23]~18, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[33] , register_file|regs_rtl_1_bypass[33], processor, 1
instance = comp, \register_file|r_data2[22]~17 , register_file|r_data2[22]~17, processor, 1
instance = comp, \alu_b_mux|y[22]~20 , alu_b_mux|y[22]~20, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[31] , register_file|regs_rtl_1_bypass[31], processor, 1
instance = comp, \register_file|r_data2[20]~16 , register_file|r_data2[20]~16, processor, 1
instance = comp, \alu_b_mux|y[20]~19 , alu_b_mux|y[20]~19, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[30]~DUPLICATE , register_file|regs_rtl_1_bypass[30]~DUPLICATE, processor, 1
instance = comp, \register_file|r_data2[19]~22 , register_file|r_data2[19]~22, processor, 1
instance = comp, \alu_b_mux|y[19]~25 , alu_b_mux|y[19]~25, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[29] , register_file|regs_rtl_1_bypass[29], processor, 1
instance = comp, \register_file|r_data2[18]~24 , register_file|r_data2[18]~24, processor, 1
instance = comp, \alu_b_mux|y[18]~27 , alu_b_mux|y[18]~27, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[28] , register_file|regs_rtl_1_bypass[28], processor, 1
instance = comp, \register_file|r_data2[17]~21 , register_file|r_data2[17]~21, processor, 1
instance = comp, \alu_b_mux|y[17]~24 , alu_b_mux|y[17]~24, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[26] , register_file|regs_rtl_0_bypass[26], processor, 1
instance = comp, \register_file|r_data1[15]~24 , register_file|r_data1[15]~24, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[26] , register_file|regs_rtl_1_bypass[26], processor, 1
instance = comp, \register_file|r_data2[15]~8 , register_file|r_data2[15]~8, processor, 1
instance = comp, \alu_b_mux|y[15]~6 , alu_b_mux|y[15]~6, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[25] , register_file|regs_rtl_0_bypass[25], processor, 1
instance = comp, \register_file|r_data1[14]~23 , register_file|r_data1[14]~23, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[24]~feeder , register_file|regs_rtl_1_bypass[24]~feeder, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[24] , register_file|regs_rtl_1_bypass[24], processor, 1
instance = comp, \register_file|r_data2[13]~7 , register_file|r_data2[13]~7, processor, 1
instance = comp, \alu_b_mux|y[13]~5 , alu_b_mux|y[13]~5, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[23] , register_file|regs_rtl_1_bypass[23], processor, 1
instance = comp, \register_file|r_data2[12]~44 , register_file|r_data2[12]~44, processor, 1
instance = comp, \alu_a_mux|y[12]~16 , alu_a_mux|y[12]~16, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[22] , register_file|regs_rtl_1_bypass[22], processor, 1
instance = comp, \register_file|r_data2[11]~37 , register_file|r_data2[11]~37, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[22] , register_file|regs_rtl_0_bypass[22], processor, 1
instance = comp, \alu_a_mux|y[11]~19 , alu_a_mux|y[11]~19, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[21] , register_file|regs_rtl_0_bypass[21], processor, 1
instance = comp, \alu_a_mux|y[10]~20 , alu_a_mux|y[10]~20, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[20] , register_file|regs_rtl_1_bypass[20], processor, 1
instance = comp, \register_file|r_data2[9]~46 , register_file|r_data2[9]~46, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[19]~DUPLICATE , register_file|regs_rtl_1_bypass[19]~DUPLICATE, processor, 1
instance = comp, \register_file|r_data2[8]~47 , register_file|r_data2[8]~47, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[19] , register_file|regs_rtl_0_bypass[19], processor, 1
instance = comp, \alu_a_mux|y[8]~14 , alu_a_mux|y[8]~14, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[18] , register_file|regs_rtl_0_bypass[18], processor, 1
instance = comp, \register_file|r_data1[7]~19 , register_file|r_data1[7]~19, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[17] , register_file|regs_rtl_1_bypass[17], processor, 1
instance = comp, \register_file|r_data2[6]~6 , register_file|r_data2[6]~6, processor, 1
instance = comp, \instruction_memory|rom~29 , instruction_memory|rom~29, processor, 1
instance = comp, \instruction_memory|rom~28 , instruction_memory|rom~28, processor, 1
instance = comp, \instruction_memory|rom~30 , instruction_memory|rom~30, processor, 1
instance = comp, \instruction_memory|out[30] , instruction_memory|out[30], processor, 1
instance = comp, \alu_b_mux|y[6]~4 , alu_b_mux|y[6]~4, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[16] , register_file|regs_rtl_1_bypass[16], processor, 1
instance = comp, \register_file|r_data2[5]~3 , register_file|r_data2[5]~3, processor, 1
instance = comp, \alu_b_mux|y[5]~1 , alu_b_mux|y[5]~1, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[15] , register_file|regs_rtl_1_bypass[15], processor, 1
instance = comp, \register_file|r_data2[4]~5 , register_file|r_data2[4]~5, processor, 1
instance = comp, \alu_b_mux|y[4]~3 , alu_b_mux|y[4]~3, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[13] , register_file|regs_rtl_0_bypass[13], processor, 1
instance = comp, \register_file|r_data1[2]~11 , register_file|r_data1[2]~11, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[12] , register_file|regs_rtl_1_bypass[12], processor, 1
instance = comp, \register_file|r_data2[1]~10 , register_file|r_data2[1]~10, processor, 1
instance = comp, \alu_unit|AdderInputB[1]~0 , alu_unit|AdderInputB[1]~0, processor, 1
instance = comp, \alu_a_mux|y[1]~2 , alu_a_mux|y[1]~2, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[11] , register_file|regs_rtl_0_bypass[11], processor, 1
instance = comp, \register_file|r_data1[0]~2 , register_file|r_data1[0]~2, processor, 1
instance = comp, \register_file|r_data1[0]~1 , register_file|r_data1[0]~1, processor, 1
instance = comp, \alu_a_mux|y[0]~3 , alu_a_mux|y[0]~3, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[11] , register_file|regs_rtl_1_bypass[11], processor, 1
instance = comp, \register_file|r_data2[0]~12 , register_file|r_data2[0]~12, processor, 1
instance = comp, \alu_b_mux|y[0]~11 , alu_b_mux|y[0]~11, processor, 1
instance = comp, \alu_unit|_~73 , alu_unit|_~73, processor, 1
instance = comp, \alu_unit|_~93 , alu_unit|_~93, processor, 1
instance = comp, \alu_unit|_~65 , alu_unit|_~65, processor, 1
instance = comp, \alu_unit|_~69 , alu_unit|_~69, processor, 1
instance = comp, \alu_unit|_~77 , alu_unit|_~77, processor, 1
instance = comp, \alu_unit|_~81 , alu_unit|_~81, processor, 1
instance = comp, \alu_unit|_~89 , alu_unit|_~89, processor, 1
instance = comp, \alu_unit|_~85 , alu_unit|_~85, processor, 1
instance = comp, \alu_unit|_~121 , alu_unit|_~121, processor, 1
instance = comp, \alu_unit|_~113 , alu_unit|_~113, processor, 1
instance = comp, \alu_unit|_~125 , alu_unit|_~125, processor, 1
instance = comp, \alu_unit|_~117 , alu_unit|_~117, processor, 1
instance = comp, \alu_unit|_~105 , alu_unit|_~105, processor, 1
instance = comp, \alu_unit|_~97 , alu_unit|_~97, processor, 1
instance = comp, \alu_unit|_~109 , alu_unit|_~109, processor, 1
instance = comp, \alu_unit|_~101 , alu_unit|_~101, processor, 1
instance = comp, \alu_unit|_~57 , alu_unit|_~57, processor, 1
instance = comp, \alu_unit|_~25 , alu_unit|_~25, processor, 1
instance = comp, \alu_unit|_~29 , alu_unit|_~29, processor, 1
instance = comp, \alu_unit|_~33 , alu_unit|_~33, processor, 1
instance = comp, \alu_unit|_~41 , alu_unit|_~41, processor, 1
instance = comp, \alu_unit|_~17 , alu_unit|_~17, processor, 1
instance = comp, \alu_unit|_~13 , alu_unit|_~13, processor, 1
instance = comp, \alu_unit|_~53 , alu_unit|_~53, processor, 1
instance = comp, \alu_unit|_~45 , alu_unit|_~45, processor, 1
instance = comp, \alu_unit|_~21 , alu_unit|_~21, processor, 1
instance = comp, \alu_unit|_~49 , alu_unit|_~49, processor, 1
instance = comp, \alu_unit|_~9 , alu_unit|_~9, processor, 1
instance = comp, \alu_unit|_~5 , alu_unit|_~5, processor, 1
instance = comp, \alu_unit|_~37 , alu_unit|_~37, processor, 1
instance = comp, \alu_unit|_~61 , alu_unit|_~61, processor, 1
instance = comp, \alu_unit|_~1 , alu_unit|_~1, processor, 1
instance = comp, \alu_a_mux|y[31]~0 , alu_a_mux|y[31]~0, processor, 1
instance = comp, \alu_unit|O_out[31]~6 , alu_unit|O_out[31]~6, processor, 1
instance = comp, \alu_unit|O_out[3]~2 , alu_unit|O_out[3]~2, processor, 1
instance = comp, \alu_unit|ShiftLeft0~10 , alu_unit|ShiftLeft0~10, processor, 1
instance = comp, \alu_unit|O_out[31]~3 , alu_unit|O_out[31]~3, processor, 1
instance = comp, \alu_unit|ShiftLeft0~0 , alu_unit|ShiftLeft0~0, processor, 1
instance = comp, \alu_b_mux|y[10]~16 , alu_b_mux|y[10]~16, processor, 1
instance = comp, \alu_b_mux|y[9]~13 , alu_b_mux|y[9]~13, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[22]~DUPLICATE , register_file|regs_rtl_1_bypass[22]~DUPLICATE, processor, 1
instance = comp, \alu_b_mux|y[11]~14 , alu_b_mux|y[11]~14, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[19] , register_file|regs_rtl_1_bypass[19], processor, 1
instance = comp, \alu_b_mux|y[8]~15 , alu_b_mux|y[8]~15, processor, 1
instance = comp, \alu_unit|ShiftLeft0~3 , alu_unit|ShiftLeft0~3, processor, 1
instance = comp, \alu_a_mux|y[2]~4 , alu_a_mux|y[2]~4, processor, 1
instance = comp, \alu_b_mux|y[12]~7 , alu_b_mux|y[12]~7, processor, 1
instance = comp, \alu_unit|ShiftLeft0~1 , alu_unit|ShiftLeft0~1, processor, 1
instance = comp, \alu_b_mux|y[1]~9 , alu_b_mux|y[1]~9, processor, 1
instance = comp, \alu_unit|ShiftLeft0~2 , alu_unit|ShiftLeft0~2, processor, 1
instance = comp, \alu_unit|ShiftLeft0~4 , alu_unit|ShiftLeft0~4, processor, 1
instance = comp, \alu_unit|ShiftLeft0~5 , alu_unit|ShiftLeft0~5, processor, 1
instance = comp, \alu_unit|ShiftLeft0~8 , alu_unit|ShiftLeft0~8, processor, 1
instance = comp, \alu_unit|ShiftLeft0~6 , alu_unit|ShiftLeft0~6, processor, 1
instance = comp, \alu_unit|ShiftLeft0~7 , alu_unit|ShiftLeft0~7, processor, 1
instance = comp, \alu_unit|ShiftLeft0~9 , alu_unit|ShiftLeft0~9, processor, 1
instance = comp, \alu_unit|O_out[31]~4 , alu_unit|O_out[31]~4, processor, 1
instance = comp, \alu_unit|O_out[15]~5 , alu_unit|O_out[15]~5, processor, 1
instance = comp, \alu_unit|O_out[31]~7 , alu_unit|O_out[31]~7, processor, 1
instance = comp, \alu_unit|O_out[31]~8 , alu_unit|O_out[31]~8, processor, 1
instance = comp, \pc|pc_out~12 , pc|pc_out~12, processor, 1
instance = comp, \pc|pc_out[31] , pc|pc_out[31], processor, 1
instance = comp, \pc_adder|Add0~65 , pc_adder|Add0~65, processor, 1
instance = comp, \pc_adder|Add0~113 , pc_adder|Add0~113, processor, 1
instance = comp, \pc_adder|Add0~105 , pc_adder|Add0~105, processor, 1
instance = comp, \pc_adder|Add0~117 , pc_adder|Add0~117, processor, 1
instance = comp, \pc|pc_out~31 , pc|pc_out~31, processor, 1
instance = comp, \pc|pc_out[26] , pc|pc_out[26], processor, 1
instance = comp, \pc_adder|Add0~109 , pc_adder|Add0~109, processor, 1
instance = comp, \pc|pc_out~29 , pc|pc_out~29, processor, 1
instance = comp, \pc|pc_out[27] , pc|pc_out[27], processor, 1
instance = comp, \pc_adder|Add0~81 , pc_adder|Add0~81, processor, 1
instance = comp, \pc_adder|Add0~77 , pc_adder|Add0~77, processor, 1
instance = comp, \pc|pc_out~21 , pc|pc_out~21, processor, 1
instance = comp, \pc|pc_out[29] , pc|pc_out[29], processor, 1
instance = comp, \pc_adder|Add0~85 , pc_adder|Add0~85, processor, 1
instance = comp, \pc|pc_out~23 , pc|pc_out~23, processor, 1
instance = comp, \pc|pc_out[30] , pc|pc_out[30], processor, 1
instance = comp, \pc_adder|Add0~41 , pc_adder|Add0~41, processor, 1
instance = comp, \alu_unit|O_out[5]~158 , alu_unit|O_out[5]~158, processor, 1
instance = comp, \alu_unit|O_out[8]~154 , alu_unit|O_out[8]~154, processor, 1
instance = comp, \alu_unit|ShiftLeft0~24 , alu_unit|ShiftLeft0~24, processor, 1
instance = comp, \alu_unit|ShiftLeft0~23 , alu_unit|ShiftLeft0~23, processor, 1
instance = comp, \alu_unit|ShiftLeft0~25 , alu_unit|ShiftLeft0~25, processor, 1
instance = comp, \alu_unit|O_out[4]~152 , alu_unit|O_out[4]~152, processor, 1
instance = comp, \alu_unit|O_out[10]~153 , alu_unit|O_out[10]~153, processor, 1
instance = comp, \alu_unit|O_out[5]~161 , alu_unit|O_out[5]~161, processor, 1
instance = comp, \alu_unit|O_out[5]~162 , alu_unit|O_out[5]~162, processor, 1
instance = comp, \alu_unit|ShiftRight1~6 , alu_unit|ShiftRight1~6, processor, 1
instance = comp, \alu_unit|ShiftRight1~5 , alu_unit|ShiftRight1~5, processor, 1
instance = comp, \alu_unit|ShiftRight1~4 , alu_unit|ShiftRight1~4, processor, 1
instance = comp, \alu_unit|ShiftRight1~7 , alu_unit|ShiftRight1~7, processor, 1
instance = comp, \register_file|r_data1[2]~4 , register_file|r_data1[2]~4, processor, 1
instance = comp, \register_file|r_data1[3]~3 , register_file|r_data1[3]~3, processor, 1
instance = comp, \alu_unit|ShiftLeft0~11 , alu_unit|ShiftLeft0~11, processor, 1
instance = comp, \alu_unit|ShiftRight0~2 , alu_unit|ShiftRight0~2, processor, 1
instance = comp, \alu_unit|ShiftRight0~3 , alu_unit|ShiftRight0~3, processor, 1
instance = comp, \alu_unit|ShiftRight1~34 , alu_unit|ShiftRight1~34, processor, 1
instance = comp, \alu_unit|ShiftRight1~35 , alu_unit|ShiftRight1~35, processor, 1
instance = comp, \alu_unit|ShiftRight1~33 , alu_unit|ShiftRight1~33, processor, 1
instance = comp, \alu_unit|ShiftRight1~11 , alu_unit|ShiftRight1~11, processor, 1
instance = comp, \alu_unit|O_out[5]~159 , alu_unit|O_out[5]~159, processor, 1
instance = comp, \alu_unit|O_out[5]~160 , alu_unit|O_out[5]~160, processor, 1
instance = comp, \alu_unit|O_out[5]~163 , alu_unit|O_out[5]~163, processor, 1
instance = comp, \alu_unit|O_out[5]~213 , alu_unit|O_out[5]~213, processor, 1
instance = comp, \alu_unit|O_out[6]~171 , alu_unit|O_out[6]~171, processor, 1
instance = comp, \alu_unit|ShiftLeft0~17 , alu_unit|ShiftLeft0~17, processor, 1
instance = comp, \alu_unit|ShiftLeft0~16 , alu_unit|ShiftLeft0~16, processor, 1
instance = comp, \alu_unit|ShiftLeft0~18 , alu_unit|ShiftLeft0~18, processor, 1
instance = comp, \alu_unit|O_out[6]~174 , alu_unit|O_out[6]~174, processor, 1
instance = comp, \alu_unit|O_out[6]~175 , alu_unit|O_out[6]~175, processor, 1
instance = comp, \alu_unit|ShiftRight0~0 , alu_unit|ShiftRight0~0, processor, 1
instance = comp, \alu_unit|ShiftRight1~1 , alu_unit|ShiftRight1~1, processor, 1
instance = comp, \alu_unit|ShiftRight1~0 , alu_unit|ShiftRight1~0, processor, 1
instance = comp, \alu_unit|ShiftRight0~1 , alu_unit|ShiftRight0~1, processor, 1
instance = comp, \alu_unit|ShiftRight1~2 , alu_unit|ShiftRight1~2, processor, 1
instance = comp, \alu_unit|ShiftRight1~3 , alu_unit|ShiftRight1~3, processor, 1
instance = comp, \alu_unit|ShiftRight1~23 , alu_unit|ShiftRight1~23, processor, 1
instance = comp, \alu_unit|ShiftRight1~12 , alu_unit|ShiftRight1~12, processor, 1
instance = comp, \alu_unit|ShiftRight1~22 , alu_unit|ShiftRight1~22, processor, 1
instance = comp, \alu_unit|ShiftRight1~24 , alu_unit|ShiftRight1~24, processor, 1
instance = comp, \alu_unit|O_out[6]~172 , alu_unit|O_out[6]~172, processor, 1
instance = comp, \alu_unit|O_out[6]~173 , alu_unit|O_out[6]~173, processor, 1
instance = comp, \alu_unit|O_out[6]~176 , alu_unit|O_out[6]~176, processor, 1
instance = comp, \alu_unit|O_out[6]~214 , alu_unit|O_out[6]~214, processor, 1
instance = comp, \alu_unit|O_out[7]~164 , alu_unit|O_out[7]~164, processor, 1
instance = comp, \alu_unit|O_out[7]~165 , alu_unit|O_out[7]~165, processor, 1
instance = comp, \alu_unit|O_out[7]~166 , alu_unit|O_out[7]~166, processor, 1
instance = comp, \alu_unit|ShiftRight1~27 , alu_unit|ShiftRight1~27, processor, 1
instance = comp, \alu_unit|ShiftRight1~14 , alu_unit|ShiftRight1~14, processor, 1
instance = comp, \alu_unit|ShiftRight1~26 , alu_unit|ShiftRight1~26, processor, 1
instance = comp, \alu_unit|ShiftRight1~25 , alu_unit|ShiftRight1~25, processor, 1
instance = comp, \alu_unit|O_out[7]~167 , alu_unit|O_out[7]~167, processor, 1
instance = comp, \alu_unit|ShiftRight0~4 , alu_unit|ShiftRight0~4, processor, 1
instance = comp, \alu_unit|ShiftRight1~13 , alu_unit|ShiftRight1~13, processor, 1
instance = comp, \alu_unit|ShiftRight1~9 , alu_unit|ShiftRight1~9, processor, 1
instance = comp, \alu_unit|O_out[7]~168 , alu_unit|O_out[7]~168, processor, 1
instance = comp, \alu_unit|ShiftLeft0~43 , alu_unit|ShiftLeft0~43, processor, 1
instance = comp, \alu_unit|O_out[7]~219 , alu_unit|O_out[7]~219, processor, 1
instance = comp, \alu_unit|O_out[7]~169 , alu_unit|O_out[7]~169, processor, 1
instance = comp, \alu_unit|O_out[7]~170 , alu_unit|O_out[7]~170, processor, 1
instance = comp, \alu_unit|O_out[7]~215 , alu_unit|O_out[7]~215, processor, 1
instance = comp, \alu_unit|O_out[8]~197 , alu_unit|O_out[8]~197, processor, 1
instance = comp, \alu_unit|ShiftLeft0~31 , alu_unit|ShiftLeft0~31, processor, 1
instance = comp, \alu_unit|ShiftLeft0~30 , alu_unit|ShiftLeft0~30, processor, 1
instance = comp, \alu_unit|ShiftLeft0~28 , alu_unit|ShiftLeft0~28, processor, 1
instance = comp, \alu_unit|ShiftLeft0~44 , alu_unit|ShiftLeft0~44, processor, 1
instance = comp, \alu_unit|ShiftRight1~17 , alu_unit|ShiftRight1~17, processor, 1
instance = comp, \alu_unit|ShiftRight1~8 , alu_unit|ShiftRight1~8, processor, 1
instance = comp, \alu_unit|O_out[8]~199 , alu_unit|O_out[8]~199, processor, 1
instance = comp, \alu_unit|ShiftRight1~16 , alu_unit|ShiftRight1~16, processor, 1
instance = comp, \alu_unit|ShiftRight1~28 , alu_unit|ShiftRight1~28, processor, 1
instance = comp, \alu_unit|ShiftRight1~29 , alu_unit|ShiftRight1~29, processor, 1
instance = comp, \alu_unit|ShiftRight1~20 , alu_unit|ShiftRight1~20, processor, 1
instance = comp, \alu_unit|O_out[8]~198 , alu_unit|O_out[8]~198, processor, 1
instance = comp, \alu_unit|O_out[8]~200 , alu_unit|O_out[8]~200, processor, 1
instance = comp, \alu_unit|O_out[8]~201 , alu_unit|O_out[8]~201, processor, 1
instance = comp, \alu_unit|O_out[8]~202 , alu_unit|O_out[8]~202, processor, 1
instance = comp, \alu_unit|O_out[9]~216 , alu_unit|O_out[9]~216, processor, 1
instance = comp, \alu_unit|O_out[10]~191 , alu_unit|O_out[10]~191, processor, 1
instance = comp, \alu_unit|O_out[10]~205 , alu_unit|O_out[10]~205, processor, 1
instance = comp, \alu_unit|ShiftLeft0~14 , alu_unit|ShiftLeft0~14, processor, 1
instance = comp, \alu_unit|ShiftLeft0~46 , alu_unit|ShiftLeft0~46, processor, 1
instance = comp, \alu_unit|O_out[10]~206 , alu_unit|O_out[10]~206, processor, 1
instance = comp, \register_file|r_data1[4]~12 , register_file|r_data1[4]~12, processor, 1
instance = comp, \alu_unit|O_out[25]~46 , alu_unit|O_out[25]~46, processor, 1
instance = comp, \alu_unit|O_out[9]~189 , alu_unit|O_out[9]~189, processor, 1
instance = comp, \alu_unit|ShiftRight0~9 , alu_unit|ShiftRight0~9, processor, 1
instance = comp, \alu_unit|ShiftRight0~14 , alu_unit|ShiftRight0~14, processor, 1
instance = comp, \alu_unit|ShiftRight0~10 , alu_unit|ShiftRight0~10, processor, 1
instance = comp, \alu_unit|O_out[9]~187 , alu_unit|O_out[9]~187, processor, 1
instance = comp, \alu_unit|O_out[9]~186 , alu_unit|O_out[9]~186, processor, 1
instance = comp, \alu_unit|O_out[10]~203 , alu_unit|O_out[10]~203, processor, 1
instance = comp, \alu_unit|O_out[10]~204 , alu_unit|O_out[10]~204, processor, 1
instance = comp, \alu_unit|O_out[10]~207 , alu_unit|O_out[10]~207, processor, 1
instance = comp, \alu_unit|O_out[10]~217 , alu_unit|O_out[10]~217, processor, 1
instance = comp, \alu_unit|O_out[11]~195 , alu_unit|O_out[11]~195, processor, 1
instance = comp, \alu_unit|ShiftRight0~17 , alu_unit|ShiftRight0~17, processor, 1
instance = comp, \alu_unit|O_out[3]~130 , alu_unit|O_out[3]~130, processor, 1
instance = comp, \alu_unit|ShiftRight0~16 , alu_unit|ShiftRight0~16, processor, 1
instance = comp, \alu_unit|ShiftRight0~18 , alu_unit|ShiftRight0~18, processor, 1
instance = comp, \alu_unit|ShiftRight1~38 , alu_unit|ShiftRight1~38, processor, 1
instance = comp, \alu_unit|ShiftRight1~39 , alu_unit|ShiftRight1~39, processor, 1
instance = comp, \alu_unit|ShiftLeft0~50 , alu_unit|ShiftLeft0~50, processor, 1
instance = comp, \alu_unit|Mux52~0 , alu_unit|Mux52~0, processor, 1
instance = comp, \alu_unit|O_out[11]~196 , alu_unit|O_out[11]~196, processor, 1
instance = comp, \alu_unit|O_out[11]~218 , alu_unit|O_out[11]~218, processor, 1
instance = comp, \register_file|r_data2[1]~30 , register_file|r_data2[1]~30, processor, 1
instance = comp, \register_file|r_data2[4]~33 , register_file|r_data2[4]~33, processor, 1
instance = comp, \register_file|r_data2[5]~34 , register_file|r_data2[5]~34, processor, 1
instance = comp, \register_file|r_data2[6]~35 , register_file|r_data2[6]~35, processor, 1
instance = comp, \register_file|r_data2[7]~36 , register_file|r_data2[7]~36, processor, 1
instance = comp, \register_file|r_data2[13]~42 , register_file|r_data2[13]~42, processor, 1
instance = comp, \register_file|r_data2[15]~43 , register_file|r_data2[15]~43, processor, 1
instance = comp, \register_file|r_data2[31]~29 , register_file|r_data2[31]~29, processor, 1
instance = comp, \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 , data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0, processor, 1
instance = comp, \alu_unit|O_out[22]~15 , alu_unit|O_out[22]~15, processor, 1
instance = comp, \alu_unit|O_out[24]~13 , alu_unit|O_out[24]~13, processor, 1
instance = comp, \alu_unit|O_out[22]~11 , alu_unit|O_out[22]~11, processor, 1
instance = comp, \alu_unit|ShiftLeft0~13 , alu_unit|ShiftLeft0~13, processor, 1
instance = comp, \alu_unit|ShiftLeft0~15 , alu_unit|ShiftLeft0~15, processor, 1
instance = comp, \alu_unit|ShiftLeft0~12 , alu_unit|ShiftLeft0~12, processor, 1
instance = comp, \alu_unit|O_out[22]~12 , alu_unit|O_out[22]~12, processor, 1
instance = comp, \alu_unit|O_out[22]~14 , alu_unit|O_out[22]~14, processor, 1
instance = comp, \alu_unit|O_out[22]~17 , alu_unit|O_out[22]~17, processor, 1
instance = comp, \alu_unit|O_out[22]~42 , alu_unit|O_out[22]~42, processor, 1
instance = comp, \alu_unit|O_out[22]~43 , alu_unit|O_out[22]~43, processor, 1
instance = comp, \data_mem|data_seg|mem3~1 , data_mem|data_seg|mem3~1, processor, 1
instance = comp, \alu_unit|O_out[23]~91 , alu_unit|O_out[23]~91, processor, 1
instance = comp, \alu_unit|O_out[23]~89 , alu_unit|O_out[23]~89, processor, 1
instance = comp, \alu_unit|ShiftRight0~13 , alu_unit|ShiftRight0~13, processor, 1
instance = comp, \alu_unit|ShiftRight1~19 , alu_unit|ShiftRight1~19, processor, 1
instance = comp, \alu_unit|O_out[23]~88 , alu_unit|O_out[23]~88, processor, 1
instance = comp, \alu_unit|O_out[23]~90 , alu_unit|O_out[23]~90, processor, 1
instance = comp, \alu_unit|O_out[23]~92 , alu_unit|O_out[23]~92, processor, 1
instance = comp, \alu_unit|ShiftRight1~21 , alu_unit|ShiftRight1~21, processor, 1
instance = comp, \alu_unit|O_out[24]~103 , alu_unit|O_out[24]~103, processor, 1
instance = comp, \alu_unit|ShiftLeft0~27 , alu_unit|ShiftLeft0~27, processor, 1
instance = comp, \alu_unit|ShiftLeft0~29 , alu_unit|ShiftLeft0~29, processor, 1
instance = comp, \alu_unit|ShiftLeft0~47 , alu_unit|ShiftLeft0~47, processor, 1
instance = comp, \alu_unit|ShiftLeft0~48 , alu_unit|ShiftLeft0~48, processor, 1
instance = comp, \alu_unit|Mux47~0 , alu_unit|Mux47~0, processor, 1
instance = comp, \alu_unit|O_out[24]~227 , alu_unit|O_out[24]~227, processor, 1
instance = comp, \alu_unit|ShiftLeft0~33 , alu_unit|ShiftLeft0~33, processor, 1
instance = comp, \alu_unit|ShiftLeft0~26 , alu_unit|ShiftLeft0~26, processor, 1
instance = comp, \alu_unit|O_out[24]~93 , alu_unit|O_out[24]~93, processor, 1
instance = comp, \alu_unit|O_out[24]~94 , alu_unit|O_out[24]~94, processor, 1
instance = comp, \alu_unit|O_out[24]~50 , alu_unit|O_out[24]~50, processor, 1
instance = comp, \alu_unit|O_out[24]~51 , alu_unit|O_out[24]~51, processor, 1
instance = comp, \alu_a_mux|y[24]~9 , alu_a_mux|y[24]~9, processor, 1
instance = comp, \alu_unit|O_out[24]~95 , alu_unit|O_out[24]~95, processor, 1
instance = comp, \alu_unit|O_out[24]~135 , alu_unit|O_out[24]~135, processor, 1
instance = comp, \data_mem|data_seg|mem3~3 , data_mem|data_seg|mem3~3, processor, 1
instance = comp, \data_mem|data_seg|mem3~4 , data_mem|data_seg|mem3~4, processor, 1
instance = comp, \CU|Selector12~1 , CU|Selector12~1, processor, 1
instance = comp, \alu_unit|O_out[28]~33 , alu_unit|O_out[28]~33, processor, 1
instance = comp, \alu_unit|O_out[28]~24 , alu_unit|O_out[28]~24, processor, 1
instance = comp, \alu_a_mux|y[28]~5 , alu_a_mux|y[28]~5, processor, 1
instance = comp, \alu_unit|O_out[28]~31 , alu_unit|O_out[28]~31, processor, 1
instance = comp, \alu_unit|O_out[28]~32 , alu_unit|O_out[28]~32, processor, 1
instance = comp, \alu_unit|ShiftLeft0~32 , alu_unit|ShiftLeft0~32, processor, 1
instance = comp, \alu_unit|O_out[28]~29 , alu_unit|O_out[28]~29, processor, 1
instance = comp, \alu_unit|O_out[28]~28 , alu_unit|O_out[28]~28, processor, 1
instance = comp, \register_file|r_data1[0]~10 , register_file|r_data1[0]~10, processor, 1
instance = comp, \alu_unit|O_out[28]~25 , alu_unit|O_out[28]~25, processor, 1
instance = comp, \alu_unit|O_out[28]~26 , alu_unit|O_out[28]~26, processor, 1
instance = comp, \alu_unit|O_out[28]~27 , alu_unit|O_out[28]~27, processor, 1
instance = comp, \alu_unit|O_out[28]~30 , alu_unit|O_out[28]~30, processor, 1
instance = comp, \alu_unit|O_out[28]~34 , alu_unit|O_out[28]~34, processor, 1
instance = comp, \alu_unit|O_out[28]~35 , alu_unit|O_out[28]~35, processor, 1
instance = comp, \alu_unit|O_out[28]~134 , alu_unit|O_out[28]~134, processor, 1
instance = comp, \data_mem|data_seg|mem3~0 , data_mem|data_seg|mem3~0, processor, 1
instance = comp, \data_mem|data_seg|mem3~5 , data_mem|data_seg|mem3~5, processor, 1
instance = comp, \alu_a_mux|y[25]~7 , alu_a_mux|y[25]~7, processor, 1
instance = comp, \alu_unit|O_out[25]~52 , alu_unit|O_out[25]~52, processor, 1
instance = comp, \alu_unit|ShiftLeft0~21 , alu_unit|ShiftLeft0~21, processor, 1
instance = comp, \alu_unit|ShiftLeft0~36 , alu_unit|ShiftLeft0~36, processor, 1
instance = comp, \alu_unit|ShiftLeft0~20 , alu_unit|ShiftLeft0~20, processor, 1
instance = comp, \alu_unit|ShiftLeft0~19 , alu_unit|ShiftLeft0~19, processor, 1
instance = comp, \alu_unit|ShiftLeft0~35 , alu_unit|ShiftLeft0~35, processor, 1
instance = comp, \alu_unit|ShiftLeft0~22 , alu_unit|ShiftLeft0~22, processor, 1
instance = comp, \alu_unit|O_out[25]~48 , alu_unit|O_out[25]~48, processor, 1
instance = comp, \alu_unit|ShiftRight0~6 , alu_unit|ShiftRight0~6, processor, 1
instance = comp, \alu_unit|ShiftRight0~7 , alu_unit|ShiftRight0~7, processor, 1
instance = comp, \alu_unit|O_out[25]~47 , alu_unit|O_out[25]~47, processor, 1
instance = comp, \alu_unit|O_out[25]~49 , alu_unit|O_out[25]~49, processor, 1
instance = comp, \alu_unit|O_out[25]~53 , alu_unit|O_out[25]~53, processor, 1
instance = comp, \data_mem|Equal2~1 , data_mem|Equal2~1, processor, 1
instance = comp, \data_mem|stack_seg|mem3~0 , data_mem|stack_seg|mem3~0, processor, 1
instance = comp, \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 , data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0, processor, 1
instance = comp, \data_mem|Selector0~0 , data_mem|Selector0~0, processor, 1
instance = comp, \write_data_mux_pc|y[31]~7 , write_data_mux_pc|y[31]~7, processor, 1
instance = comp, \alu_b_mux|y[30]~23 , alu_b_mux|y[30]~23, processor, 1
instance = comp, \alu_a_mux|y[30]~12 , alu_a_mux|y[30]~12, processor, 1
instance = comp, \alu_unit|O_out[30]~111 , alu_unit|O_out[30]~111, processor, 1
instance = comp, \alu_unit|O_out[30]~107 , alu_unit|O_out[30]~107, processor, 1
instance = comp, \alu_unit|O_out[30]~108 , alu_unit|O_out[30]~108, processor, 1
instance = comp, \alu_unit|ShiftLeft0~45 , alu_unit|ShiftLeft0~45, processor, 1
instance = comp, \alu_unit|ShiftLeft0~49 , alu_unit|ShiftLeft0~49, processor, 1
instance = comp, \alu_unit|O_out[30]~109 , alu_unit|O_out[30]~109, processor, 1
instance = comp, \alu_unit|O_out[30]~110 , alu_unit|O_out[30]~110, processor, 1
instance = comp, \alu_unit|O_out[30]~112 , alu_unit|O_out[30]~112, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[27] , register_file|regs_rtl_1_bypass[27], processor, 1
instance = comp, \register_file|r_data2[16]~54 , register_file|r_data2[16]~54, processor, 1
instance = comp, \register_file|r_data2[17]~53 , register_file|r_data2[17]~53, processor, 1
instance = comp, \register_file|r_data2[18]~55 , register_file|r_data2[18]~55, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[30] , register_file|regs_rtl_1_bypass[30], processor, 1
instance = comp, \register_file|r_data2[19]~41 , register_file|r_data2[19]~41, processor, 1
instance = comp, \register_file|r_data2[22]~49 , register_file|r_data2[22]~49, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[36] , register_file|regs_rtl_1_bypass[36], processor, 1
instance = comp, \register_file|r_data2[25]~56 , register_file|r_data2[25]~56, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[38]~DUPLICATE , register_file|regs_rtl_1_bypass[38]~DUPLICATE, processor, 1
instance = comp, \register_file|r_data2[27]~57 , register_file|r_data2[27]~57, processor, 1
instance = comp, \register_file|r_data2[28]~51 , register_file|r_data2[28]~51, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[40] , register_file|regs_rtl_1_bypass[40], processor, 1
instance = comp, \register_file|r_data2[29]~50 , register_file|r_data2[29]~50, processor, 1
instance = comp, \register_file|r_data2[30]~52 , register_file|r_data2[30]~52, processor, 1
instance = comp, \data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 , data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0, processor, 1
instance = comp, \data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 , data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0, processor, 1
instance = comp, \data_mem|Selector1~0 , data_mem|Selector1~0, processor, 1
instance = comp, \write_data_mux_pc|y[30]~55 , write_data_mux_pc|y[30]~55, processor, 1
instance = comp, \alu_b_mux|y[29]~21 , alu_b_mux|y[29]~21, processor, 1
instance = comp, \alu_a_mux|y[29]~8 , alu_a_mux|y[29]~8, processor, 1
instance = comp, \alu_unit|O_out[29]~80 , alu_unit|O_out[29]~80, processor, 1
instance = comp, \alu_unit|O_out[29]~76 , alu_unit|O_out[29]~76, processor, 1
instance = comp, \alu_unit|ShiftLeft0~41 , alu_unit|ShiftLeft0~41, processor, 1
instance = comp, \alu_unit|O_out[29]~77 , alu_unit|O_out[29]~77, processor, 1
instance = comp, \alu_unit|O_out[29]~78 , alu_unit|O_out[29]~78, processor, 1
instance = comp, \alu_unit|O_out[29]~79 , alu_unit|O_out[29]~79, processor, 1
instance = comp, \alu_unit|O_out[29]~81 , alu_unit|O_out[29]~81, processor, 1
instance = comp, \data_mem|Selector2~0 , data_mem|Selector2~0, processor, 1
instance = comp, \write_data_mux_pc|y[29]~53 , write_data_mux_pc|y[29]~53, processor, 1
instance = comp, \register_file|r_data1[28]~29 , register_file|r_data1[28]~29, processor, 1
instance = comp, \pc|pc_out~22 , pc|pc_out~22, processor, 1
instance = comp, \pc|pc_out[28] , pc|pc_out[28], processor, 1
instance = comp, \alu_unit|O_out[28]~36 , alu_unit|O_out[28]~36, processor, 1
instance = comp, \data_mem|Selector3~0 , data_mem|Selector3~0, processor, 1
instance = comp, \write_data_mux_pc|y[28]~54 , write_data_mux_pc|y[28]~54, processor, 1
instance = comp, \alu_b_mux|y[27]~29 , alu_b_mux|y[27]~29, processor, 1
instance = comp, \alu_a_mux|y[27]~6 , alu_a_mux|y[27]~6, processor, 1
instance = comp, \alu_unit|O_out[27]~40 , alu_unit|O_out[27]~40, processor, 1
instance = comp, \alu_unit|ShiftRight0~5 , alu_unit|ShiftRight0~5, processor, 1
instance = comp, \alu_unit|ShiftLeft0~34 , alu_unit|ShiftLeft0~34, processor, 1
instance = comp, \alu_unit|ShiftLeft0~51 , alu_unit|ShiftLeft0~51, processor, 1
instance = comp, \alu_unit|ShiftRight1~10 , alu_unit|ShiftRight1~10, processor, 1
instance = comp, \alu_unit|Mux36~0 , alu_unit|Mux36~0, processor, 1
instance = comp, \alu_unit|O_out[27]~41 , alu_unit|O_out[27]~41, processor, 1
instance = comp, \data_mem|Selector4~0 , data_mem|Selector4~0, processor, 1
instance = comp, \write_data_mux_pc|y[27]~61 , write_data_mux_pc|y[27]~61, processor, 1
instance = comp, \alu_b_mux|y[26]~31 , alu_b_mux|y[26]~31, processor, 1
instance = comp, \alu_unit|O_out[26]~98 , alu_unit|O_out[26]~98, processor, 1
instance = comp, \alu_unit|O_out[26]~97 , alu_unit|O_out[26]~97, processor, 1
instance = comp, \alu_unit|O_out[26]~99 , alu_unit|O_out[26]~99, processor, 1
instance = comp, \alu_a_mux|y[26]~10 , alu_a_mux|y[26]~10, processor, 1
instance = comp, \alu_unit|O_out[26]~100 , alu_unit|O_out[26]~100, processor, 1
instance = comp, \alu_unit|O_out[26]~101 , alu_unit|O_out[26]~101, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[35] , register_file|regs_rtl_1_bypass[35], processor, 1
instance = comp, \register_file|r_data2[24]~58 , register_file|r_data2[24]~58, processor, 1
instance = comp, \register_file|r_data2[26]~59 , register_file|r_data2[26]~59, processor, 1
instance = comp, \data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 , data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0, processor, 1
instance = comp, \data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 , data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0, processor, 1
instance = comp, \data_mem|Selector5~0 , data_mem|Selector5~0, processor, 1
instance = comp, \write_data_mux_pc|y[26]~63 , write_data_mux_pc|y[26]~63, processor, 1
instance = comp, \register_file|r_data1[25]~26 , register_file|r_data1[25]~26, processor, 1
instance = comp, \pc|pc_out~28 , pc|pc_out~28, processor, 1
instance = comp, \pc|pc_out[25] , pc|pc_out[25], processor, 1
instance = comp, \data_mem|Selector6~0 , data_mem|Selector6~0, processor, 1
instance = comp, \write_data_mux_pc|y[25]~60 , write_data_mux_pc|y[25]~60, processor, 1
instance = comp, \register_file|r_data1[24]~25 , register_file|r_data1[24]~25, processor, 1
instance = comp, \pc|pc_out~30 , pc|pc_out~30, processor, 1
instance = comp, \pc|pc_out[24] , pc|pc_out[24], processor, 1
instance = comp, \alu_unit|O_out[24]~96 , alu_unit|O_out[24]~96, processor, 1
instance = comp, \data_mem|Selector7~0 , data_mem|Selector7~0, processor, 1
instance = comp, \write_data_mux_pc|y[24]~62 , write_data_mux_pc|y[24]~62, processor, 1
instance = comp, \register_file|r_data1[16]~33 , register_file|r_data1[16]~33, processor, 1
instance = comp, \register_file|r_data1[13]~35 , register_file|r_data1[13]~35, processor, 1
instance = comp, \pc_adder|Add0~1 , pc_adder|Add0~1, processor, 1
instance = comp, \pc_adder|Add0~5 , pc_adder|Add0~5, processor, 1
instance = comp, \pc_adder|Add0~9 , pc_adder|Add0~9, processor, 1
instance = comp, \pc_adder|Add0~13 , pc_adder|Add0~13, processor, 1
instance = comp, \pc_adder|Add0~17 , pc_adder|Add0~17, processor, 1
instance = comp, \pc_adder|Add0~21 , pc_adder|Add0~21, processor, 1
instance = comp, \pc|pc_out~7 , pc|pc_out~7, processor, 1
instance = comp, \pc|pc_out[7] , pc|pc_out[7], processor, 1
instance = comp, \pc_adder|Add0~37 , pc_adder|Add0~37, processor, 1
instance = comp, \register_file|r_data1[8]~28 , register_file|r_data1[8]~28, processor, 1
instance = comp, \pc|pc_out~11 , pc|pc_out~11, processor, 1
instance = comp, \pc|pc_out[8] , pc|pc_out[8], processor, 1
instance = comp, \pc_adder|Add0~25 , pc_adder|Add0~25, processor, 1
instance = comp, \pc|pc_out~8 , pc|pc_out~8, processor, 1
instance = comp, \pc|pc_out[9] , pc|pc_out[9], processor, 1
instance = comp, \pc_adder|Add0~29 , pc_adder|Add0~29, processor, 1
instance = comp, \register_file|r_data1[10]~22 , register_file|r_data1[10]~22, processor, 1
instance = comp, \pc|pc_out~9 , pc|pc_out~9, processor, 1
instance = comp, \pc|pc_out[10] , pc|pc_out[10], processor, 1
instance = comp, \pc_adder|Add0~33 , pc_adder|Add0~33, processor, 1
instance = comp, \pc_adder|Add0~53 , pc_adder|Add0~53, processor, 1
instance = comp, \pc_adder|Add0~45 , pc_adder|Add0~45, processor, 1
instance = comp, \pc|pc_out~13 , pc|pc_out~13, processor, 1
instance = comp, \pc|pc_out[13] , pc|pc_out[13], processor, 1
instance = comp, \pc_adder|Add0~57 , pc_adder|Add0~57, processor, 1
instance = comp, \pc|pc_out~16 , pc|pc_out~16, processor, 1
instance = comp, \pc|pc_out[14] , pc|pc_out[14], processor, 1
instance = comp, \pc_adder|Add0~49 , pc_adder|Add0~49, processor, 1
instance = comp, \pc|pc_out~14 , pc|pc_out~14, processor, 1
instance = comp, \pc|pc_out[15] , pc|pc_out[15], processor, 1
instance = comp, \pc_adder|Add0~97 , pc_adder|Add0~97, processor, 1
instance = comp, \pc|pc_out~26 , pc|pc_out~26, processor, 1
instance = comp, \pc|pc_out[16] , pc|pc_out[16], processor, 1
instance = comp, \pc_adder|Add0~89 , pc_adder|Add0~89, processor, 1
instance = comp, \pc|pc_out~24 , pc|pc_out~24, processor, 1
instance = comp, \pc|pc_out[17] , pc|pc_out[17], processor, 1
instance = comp, \pc_adder|Add0~101 , pc_adder|Add0~101, processor, 1
instance = comp, \pc|pc_out~27 , pc|pc_out~27, processor, 1
instance = comp, \pc|pc_out[18] , pc|pc_out[18], processor, 1
instance = comp, \pc_adder|Add0~93 , pc_adder|Add0~93, processor, 1
instance = comp, \pc_adder|Add0~69 , pc_adder|Add0~69, processor, 1
instance = comp, \pc|pc_out~19 , pc|pc_out~19, processor, 1
instance = comp, \pc|pc_out[20] , pc|pc_out[20], processor, 1
instance = comp, \pc_adder|Add0~61 , pc_adder|Add0~61, processor, 1
instance = comp, \pc|pc_out~17 , pc|pc_out~17, processor, 1
instance = comp, \pc|pc_out[21] , pc|pc_out[21], processor, 1
instance = comp, \pc_adder|Add0~73 , pc_adder|Add0~73, processor, 1
instance = comp, \alu_unit|O_out[22]~210 , alu_unit|O_out[22]~210, processor, 1
instance = comp, \data_mem|Selector9~0 , data_mem|Selector9~0, processor, 1
instance = comp, \write_data_mux_pc|y[22]~52 , write_data_mux_pc|y[22]~52, processor, 1
instance = comp, \register_file|r_data1[20]~16 , register_file|r_data1[20]~16, processor, 1
instance = comp, \alu_unit|O_out[20]~85 , alu_unit|O_out[20]~85, processor, 1
instance = comp, \alu_unit|ShiftRight1~18 , alu_unit|ShiftRight1~18, processor, 1
instance = comp, \alu_unit|ShiftRight0~12 , alu_unit|ShiftRight0~12, processor, 1
instance = comp, \alu_unit|O_out[20]~82 , alu_unit|O_out[20]~82, processor, 1
instance = comp, \alu_unit|O_out[20]~83 , alu_unit|O_out[20]~83, processor, 1
instance = comp, \alu_unit|ShiftLeft0~42 , alu_unit|ShiftLeft0~42, processor, 1
instance = comp, \alu_unit|O_out[20]~84 , alu_unit|O_out[20]~84, processor, 1
instance = comp, \alu_unit|O_out[20]~86 , alu_unit|O_out[20]~86, processor, 1
instance = comp, \alu_unit|O_out[20]~87 , alu_unit|O_out[20]~87, processor, 1
instance = comp, \register_file|r_data2[3]~32 , register_file|r_data2[3]~32, processor, 1
instance = comp, \register_file|r_data2[14]~45 , register_file|r_data2[14]~45, processor, 1
instance = comp, \register_file|r_data2[20]~40 , register_file|r_data2[20]~40, processor, 1
instance = comp, \register_file|r_data2[21]~39 , register_file|r_data2[21]~39, processor, 1
instance = comp, \register_file|r_data2[23]~48 , register_file|r_data2[23]~48, processor, 1
instance = comp, \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2 , data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2, processor, 1
instance = comp, \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2 , data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2, processor, 1
instance = comp, \data_mem|Selector11~0 , data_mem|Selector11~0, processor, 1
instance = comp, \write_data_mux_pc|y[20]~51 , write_data_mux_pc|y[20]~51, processor, 1
instance = comp, \register_file|r_data1[19]~15 , register_file|r_data1[19]~15, processor, 1
instance = comp, \pc|pc_out~25 , pc|pc_out~25, processor, 1
instance = comp, \pc|pc_out[19] , pc|pc_out[19], processor, 1
instance = comp, \data_mem|Selector12~0 , data_mem|Selector12~0, processor, 1
instance = comp, \write_data_mux_pc|y[19]~57 , write_data_mux_pc|y[19]~57, processor, 1
instance = comp, \register_file|r_data1[18]~14 , register_file|r_data1[18]~14, processor, 1
instance = comp, \alu_unit|O_out[18]~67 , alu_unit|O_out[18]~67, processor, 1
instance = comp, \alu_unit|O_out[18]~65 , alu_unit|O_out[18]~65, processor, 1
instance = comp, \alu_unit|O_out[24]~54 , alu_unit|O_out[24]~54, processor, 1
instance = comp, \alu_unit|O_out[22]~55 , alu_unit|O_out[22]~55, processor, 1
instance = comp, \alu_unit|O_out[18]~63 , alu_unit|O_out[18]~63, processor, 1
instance = comp, \alu_unit|O_out[18]~64 , alu_unit|O_out[18]~64, processor, 1
instance = comp, \alu_unit|ShiftLeft0~39 , alu_unit|ShiftLeft0~39, processor, 1
instance = comp, \alu_unit|O_out[18]~66 , alu_unit|O_out[18]~66, processor, 1
instance = comp, \alu_unit|O_out[18]~68 , alu_unit|O_out[18]~68, processor, 1
instance = comp, \alu_unit|O_out[18]~69 , alu_unit|O_out[18]~69, processor, 1
instance = comp, \data_mem|Selector13~0 , data_mem|Selector13~0, processor, 1
instance = comp, \write_data_mux_pc|y[18]~59 , write_data_mux_pc|y[18]~59, processor, 1
instance = comp, \register_file|r_data1[17]~13 , register_file|r_data1[17]~13, processor, 1
instance = comp, \alu_unit|O_out[17]~60 , alu_unit|O_out[17]~60, processor, 1
instance = comp, \alu_unit|O_out[17]~61 , alu_unit|O_out[17]~61, processor, 1
instance = comp, \alu_unit|ShiftLeft0~38 , alu_unit|ShiftLeft0~38, processor, 1
instance = comp, \alu_unit|O_out[17]~58 , alu_unit|O_out[17]~58, processor, 1
instance = comp, \alu_unit|ShiftRight0~8 , alu_unit|ShiftRight0~8, processor, 1
instance = comp, \alu_unit|O_out[17]~56 , alu_unit|O_out[17]~56, processor, 1
instance = comp, \alu_unit|O_out[17]~57 , alu_unit|O_out[17]~57, processor, 1
instance = comp, \alu_unit|O_out[17]~59 , alu_unit|O_out[17]~59, processor, 1
instance = comp, \alu_unit|O_out[17]~62 , alu_unit|O_out[17]~62, processor, 1
instance = comp, \data_mem|Selector14~0 , data_mem|Selector14~0, processor, 1
instance = comp, \write_data_mux_pc|y[17]~56 , write_data_mux_pc|y[17]~56, processor, 1
instance = comp, \alu_b_mux|y[16]~26 , alu_b_mux|y[16]~26, processor, 1
instance = comp, \alu_a_mux|y[16]~11 , alu_a_mux|y[16]~11, processor, 1
instance = comp, \alu_unit|O_out[16]~104 , alu_unit|O_out[16]~104, processor, 1
instance = comp, \alu_unit|O_out[16]~105 , alu_unit|O_out[16]~105, processor, 1
instance = comp, \alu_unit|O_out[16]~106 , alu_unit|O_out[16]~106, processor, 1
instance = comp, \data_mem|Selector15~0 , data_mem|Selector15~0, processor, 1
instance = comp, \write_data_mux_pc|y[16]~58 , write_data_mux_pc|y[16]~58, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[33] , register_file|regs_rtl_0_bypass[33], processor, 1
instance = comp, \register_file|r_data1[22]~6 , register_file|r_data1[22]~6, processor, 1
instance = comp, \pc|pc_out~20 , pc|pc_out~20, processor, 1
instance = comp, \pc|pc_out[22] , pc|pc_out[22], processor, 1
instance = comp, \alu_unit|O_out[23]~209 , alu_unit|O_out[23]~209, processor, 1
instance = comp, \data_mem|Selector8~0 , data_mem|Selector8~0, processor, 1
instance = comp, \write_data_mux_pc|y[23]~50 , write_data_mux_pc|y[23]~50, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[34] , register_file|regs_rtl_0_bypass[34], processor, 1
instance = comp, \register_file|r_data1[23]~17 , register_file|r_data1[23]~17, processor, 1
instance = comp, \alu_unit|O_out[23]~102 , alu_unit|O_out[23]~102, processor, 1
instance = comp, \data_mem|Equal2~2 , data_mem|Equal2~2, processor, 1
instance = comp, \data_mem|ser|sbyte~0 , data_mem|ser|sbyte~0, processor, 1
instance = comp, \alu_unit|O_out[1]~182 , alu_unit|O_out[1]~182, processor, 1
instance = comp, \alu_unit|O_out[1]~183 , alu_unit|O_out[1]~183, processor, 1
instance = comp, \alu_unit|O_out[0]~146 , alu_unit|O_out[0]~146, processor, 1
instance = comp, \alu_unit|O_out[0]~147 , alu_unit|O_out[0]~147, processor, 1
instance = comp, \alu_unit|O_out~138 , alu_unit|O_out~138, processor, 1
instance = comp, \alu_unit|O_out~139 , alu_unit|O_out~139, processor, 1
instance = comp, \alu_unit|LessThan1~18 , alu_unit|LessThan1~18, processor, 1
instance = comp, \alu_unit|LessThan1~19 , alu_unit|LessThan1~19, processor, 1
instance = comp, \alu_unit|LessThan1~20 , alu_unit|LessThan1~20, processor, 1
instance = comp, \alu_unit|LessThan1~24 , alu_unit|LessThan1~24, processor, 1
instance = comp, \alu_unit|LessThan1~25 , alu_unit|LessThan1~25, processor, 1
instance = comp, \alu_unit|LessThan1~26 , alu_unit|LessThan1~26, processor, 1
instance = comp, \alu_unit|LessThan1~17 , alu_unit|LessThan1~17, processor, 1
instance = comp, \alu_unit|LessThan1~21 , alu_unit|LessThan1~21, processor, 1
instance = comp, \alu_unit|LessThan1~28 , alu_unit|LessThan1~28, processor, 1
instance = comp, \alu_unit|LessThan1~27 , alu_unit|LessThan1~27, processor, 1
instance = comp, \alu_unit|LessThan1~29 , alu_unit|LessThan1~29, processor, 1
instance = comp, \alu_a_mux|y[15]~18 , alu_a_mux|y[15]~18, processor, 1
instance = comp, \alu_unit|LessThan1~7 , alu_unit|LessThan1~7, processor, 1
instance = comp, \alu_unit|LessThan1~2 , alu_unit|LessThan1~2, processor, 1
instance = comp, \alu_unit|LessThan1~5 , alu_unit|LessThan1~5, processor, 1
instance = comp, \alu_unit|LessThan1~4 , alu_unit|LessThan1~4, processor, 1
instance = comp, \alu_unit|LessThan1~1 , alu_unit|LessThan1~1, processor, 1
instance = comp, \alu_unit|LessThan1~3 , alu_unit|LessThan1~3, processor, 1
instance = comp, \alu_unit|LessThan1~0 , alu_unit|LessThan1~0, processor, 1
instance = comp, \alu_unit|LessThan1~6 , alu_unit|LessThan1~6, processor, 1
instance = comp, \alu_unit|LessThan1~12 , alu_unit|LessThan1~12, processor, 1
instance = comp, \alu_unit|LessThan1~11 , alu_unit|LessThan1~11, processor, 1
instance = comp, \alu_unit|LessThan1~13 , alu_unit|LessThan1~13, processor, 1
instance = comp, \alu_a_mux|y[14]~17 , alu_a_mux|y[14]~17, processor, 1
instance = comp, \alu_unit|LessThan1~14 , alu_unit|LessThan1~14, processor, 1
instance = comp, \alu_unit|LessThan1~9 , alu_unit|LessThan1~9, processor, 1
instance = comp, \alu_unit|LessThan1~8 , alu_unit|LessThan1~8, processor, 1
instance = comp, \alu_unit|LessThan1~10 , alu_unit|LessThan1~10, processor, 1
instance = comp, \alu_unit|LessThan1~15 , alu_unit|LessThan1~15, processor, 1
instance = comp, \alu_unit|LessThan1~16 , alu_unit|LessThan1~16, processor, 1
instance = comp, \alu_unit|LessThan1~22 , alu_unit|LessThan1~22, processor, 1
instance = comp, \alu_unit|LessThan1~35 , alu_unit|LessThan1~35, processor, 1
instance = comp, \alu_unit|LessThan1~32 , alu_unit|LessThan1~32, processor, 1
instance = comp, \alu_unit|LessThan1~33 , alu_unit|LessThan1~33, processor, 1
instance = comp, \alu_unit|LessThan1~34 , alu_unit|LessThan1~34, processor, 1
instance = comp, \alu_unit|LessThan1~31 , alu_unit|LessThan1~31, processor, 1
instance = comp, \alu_unit|LessThan1~36 , alu_unit|LessThan1~36, processor, 1
instance = comp, \alu_unit|LessThan1~44 , alu_unit|LessThan1~44, processor, 1
instance = comp, \alu_unit|O_out~143 , alu_unit|O_out~143, processor, 1
instance = comp, \alu_unit|O_out~144 , alu_unit|O_out~144, processor, 1
instance = comp, \alu_unit|O_out~141 , alu_unit|O_out~141, processor, 1
instance = comp, \alu_unit|ShiftRight1~31 , alu_unit|ShiftRight1~31, processor, 1
instance = comp, \alu_unit|ShiftRight1~30 , alu_unit|ShiftRight1~30, processor, 1
instance = comp, \alu_unit|ShiftRight1~32 , alu_unit|ShiftRight1~32, processor, 1
instance = comp, \alu_unit|O_out~142 , alu_unit|O_out~142, processor, 1
instance = comp, \alu_unit|O_out~145 , alu_unit|O_out~145, processor, 1
instance = comp, \alu_unit|LessThan1~37 , alu_unit|LessThan1~37, processor, 1
instance = comp, \alu_unit|LessThan1~41 , alu_unit|LessThan1~41, processor, 1
instance = comp, \alu_unit|LessThan1~42 , alu_unit|LessThan1~42, processor, 1
instance = comp, \alu_unit|LessThan1~39 , alu_unit|LessThan1~39, processor, 1
instance = comp, \alu_unit|LessThan1~38 , alu_unit|LessThan1~38, processor, 1
instance = comp, \alu_unit|LessThan1~40 , alu_unit|LessThan1~40, processor, 1
instance = comp, \alu_unit|LessThan1~43 , alu_unit|LessThan1~43, processor, 1
instance = comp, \alu_unit|O_out[0]~211 , alu_unit|O_out[0]~211, processor, 1
instance = comp, \alu_unit|O_out[3]~118 , alu_unit|O_out[3]~118, processor, 1
instance = comp, \alu_unit|O_out[1]~177 , alu_unit|O_out[1]~177, processor, 1
instance = comp, \alu_unit|O_out[3]~114 , alu_unit|O_out[3]~114, processor, 1
instance = comp, \alu_unit|O_out[3]~115 , alu_unit|O_out[3]~115, processor, 1
instance = comp, \alu_unit|O_out[1]~178 , alu_unit|O_out[1]~178, processor, 1
instance = comp, \alu_unit|O_out[1]~179 , alu_unit|O_out[1]~179, processor, 1
instance = comp, \alu_unit|O_out[3]~117 , alu_unit|O_out[3]~117, processor, 1
instance = comp, \alu_unit|O_out[1]~180 , alu_unit|O_out[1]~180, processor, 1
instance = comp, \alu_unit|O_out[1]~181 , alu_unit|O_out[1]~181, processor, 1
instance = comp, \data_mem|data_seg|mem3~6 , data_mem|data_seg|mem3~6, processor, 1
instance = comp, \data_mem|stack_seg|mem3~1 , data_mem|stack_seg|mem3~1, processor, 1
instance = comp, \alu_unit|O_out[15]~184 , alu_unit|O_out[15]~184, processor, 1
instance = comp, \alu_unit|ShiftRight1~36 , alu_unit|ShiftRight1~36, processor, 1
instance = comp, \alu_unit|ShiftRight1~37 , alu_unit|ShiftRight1~37, processor, 1
instance = comp, \alu_unit|ShiftRight0~15 , alu_unit|ShiftRight0~15, processor, 1
instance = comp, \alu_unit|Mux48~0 , alu_unit|Mux48~0, processor, 1
instance = comp, \alu_unit|O_out[15]~185 , alu_unit|O_out[15]~185, processor, 1
instance = comp, \write_data_mux_pc|y[15]~27 , write_data_mux_pc|y[15]~27, processor, 1
instance = comp, \write_data_mux_pc|y[15]~28 , write_data_mux_pc|y[15]~28, processor, 1
instance = comp, \alu_b_mux|y[14]~8 , alu_b_mux|y[14]~8, processor, 1
instance = comp, \write_data_mux_pc|y[14]~33 , write_data_mux_pc|y[14]~33, processor, 1
instance = comp, \write_data_mux_pc|y[14]~34 , write_data_mux_pc|y[14]~34, processor, 1
instance = comp, \write_data_mux_pc|y[14]~72 , write_data_mux_pc|y[14]~72, processor, 1
instance = comp, \write_data_mux_pc|y[14]~68 , write_data_mux_pc|y[14]~68, processor, 1
instance = comp, \data_mem|Selector17~0 , data_mem|Selector17~0, processor, 1
instance = comp, \write_data_mux_pc|y[14]~35 , write_data_mux_pc|y[14]~35, processor, 1
instance = comp, \alu_a_mux|y[13]~15 , alu_a_mux|y[13]~15, processor, 1
instance = comp, \write_data_mux_pc|y[13]~23 , write_data_mux_pc|y[13]~23, processor, 1
instance = comp, \write_data_mux_pc|y[13]~24 , write_data_mux_pc|y[13]~24, processor, 1
instance = comp, \write_data_mux_pc|y[13]~84 , write_data_mux_pc|y[13]~84, processor, 1
instance = comp, \write_data_mux_pc|y[13]~80 , write_data_mux_pc|y[13]~80, processor, 1
instance = comp, \data_mem|Selector18~0 , data_mem|Selector18~0, processor, 1
instance = comp, \write_data_mux_pc|y[13]~26 , write_data_mux_pc|y[13]~26, processor, 1
instance = comp, \register_file|r_data1[12]~36 , register_file|r_data1[12]~36, processor, 1
instance = comp, \pc|pc_out~15 , pc|pc_out~15, processor, 1
instance = comp, \pc|pc_out[12] , pc|pc_out[12], processor, 1
instance = comp, \write_data_mux_pc|y[12]~29 , write_data_mux_pc|y[12]~29, processor, 1
instance = comp, \write_data_mux_pc|y[12]~30 , write_data_mux_pc|y[12]~30, processor, 1
instance = comp, \write_data_mux_pc|y[12]~31 , write_data_mux_pc|y[12]~31, processor, 1
instance = comp, \write_data_mux_pc|y[12]~76 , write_data_mux_pc|y[12]~76, processor, 1
instance = comp, \data_mem|Selector19~0 , data_mem|Selector19~0, processor, 1
instance = comp, \write_data_mux_pc|y[12]~32 , write_data_mux_pc|y[12]~32, processor, 1
instance = comp, \register_file|r_data1[11]~21 , register_file|r_data1[11]~21, processor, 1
instance = comp, \pc|pc_out~10 , pc|pc_out~10, processor, 1
instance = comp, \pc|pc_out[11] , pc|pc_out[11], processor, 1
instance = comp, \write_data_mux_pc|y[11]~44 , write_data_mux_pc|y[11]~44, processor, 1
instance = comp, \write_data_mux_pc|y[11]~45 , write_data_mux_pc|y[11]~45, processor, 1
instance = comp, \register_file|r_data2[10]~38 , register_file|r_data2[10]~38, processor, 1
instance = comp, \write_data_mux_pc|y[10]~47 , write_data_mux_pc|y[10]~47, processor, 1
instance = comp, \write_data_mux_pc|y[10]~48 , write_data_mux_pc|y[10]~48, processor, 1
instance = comp, \alu_a_mux|y[9]~13 , alu_a_mux|y[9]~13, processor, 1
instance = comp, \alu_unit|O_out[9]~192 , alu_unit|O_out[9]~192, processor, 1
instance = comp, \alu_unit|O_out[9]~193 , alu_unit|O_out[9]~193, processor, 1
instance = comp, \alu_unit|O_out[9]~188 , alu_unit|O_out[9]~188, processor, 1
instance = comp, \alu_unit|O_out[9]~190 , alu_unit|O_out[9]~190, processor, 1
instance = comp, \alu_unit|O_out[9]~194 , alu_unit|O_out[9]~194, processor, 1
instance = comp, \write_data_mux_pc|y[9]~42 , write_data_mux_pc|y[9]~42, processor, 1
instance = comp, \write_data_mux_pc|y[9]~43 , write_data_mux_pc|y[9]~43, processor, 1
instance = comp, \register_file|r_data2[2]~31 , register_file|r_data2[2]~31, processor, 1
instance = comp, \write_data_mux_pc|y[0]~2 , write_data_mux_pc|y[0]~2, processor, 1
instance = comp, \write_data_mux_pc|y[8]~46 , write_data_mux_pc|y[8]~46, processor, 1
instance = comp, \write_data_mux_pc|y[8]~64 , write_data_mux_pc|y[8]~64, processor, 1
instance = comp, \alu_b_mux|y[7]~2 , alu_b_mux|y[7]~2, processor, 1
instance = comp, \write_data_mux_pc|y[7]~92 , write_data_mux_pc|y[7]~92, processor, 1
instance = comp, \write_data_mux_pc|y[7]~16 , write_data_mux_pc|y[7]~16, processor, 1
instance = comp, \write_data_mux_pc|y[7]~4 , write_data_mux_pc|y[7]~4, processor, 1
instance = comp, \write_data_mux_pc|y[7]~15 , write_data_mux_pc|y[7]~15, processor, 1
instance = comp, \write_data_mux_pc|y[7]~17 , write_data_mux_pc|y[7]~17, processor, 1
instance = comp, \alu_unit|O_out[9]~0 , alu_unit|O_out[9]~0, processor, 1
instance = comp, \alu_unit|ShiftLeft0~40 , alu_unit|ShiftLeft0~40, processor, 1
instance = comp, \alu_unit|ShiftRight0~11 , alu_unit|ShiftRight0~11, processor, 1
instance = comp, \alu_unit|ShiftRight1~15 , alu_unit|ShiftRight1~15, processor, 1
instance = comp, \alu_unit|O_out[3]~129 , alu_unit|O_out[3]~129, processor, 1
instance = comp, \alu_unit|O_out[3]~223 , alu_unit|O_out[3]~223, processor, 1
instance = comp, \alu_unit|O_out[3]~131 , alu_unit|O_out[3]~131, processor, 1
instance = comp, \write_data_mux_pc|y[7]~8 , write_data_mux_pc|y[7]~8, processor, 1
instance = comp, \data_mem|Equal2~3 , data_mem|Equal2~3, processor, 1
instance = comp, \write_data_mux_pc|y[2]~11 , write_data_mux_pc|y[2]~11, processor, 1
instance = comp, \write_data_mux_pc|y[5]~96 , write_data_mux_pc|y[5]~96, processor, 1
instance = comp, \write_data_mux_pc|y[5]~13 , write_data_mux_pc|y[5]~13, processor, 1
instance = comp, \write_data_mux_pc|y[5]~14 , write_data_mux_pc|y[5]~14, processor, 1
instance = comp, \alu_a_mux|y[4]~1 , alu_a_mux|y[4]~1, processor, 1
instance = comp, \alu_unit|O_out[4]~149 , alu_unit|O_out[4]~149, processor, 1
instance = comp, \alu_unit|O_out[4]~155 , alu_unit|O_out[4]~155, processor, 1
instance = comp, \alu_unit|O_out[4]~156 , alu_unit|O_out[4]~156, processor, 1
instance = comp, \alu_unit|O_out[4]~150 , alu_unit|O_out[4]~150, processor, 1
instance = comp, \alu_unit|O_out[4]~151 , alu_unit|O_out[4]~151, processor, 1
instance = comp, \alu_unit|O_out[4]~157 , alu_unit|O_out[4]~157, processor, 1
instance = comp, \alu_unit|O_out[4]~212 , alu_unit|O_out[4]~212, processor, 1
instance = comp, \write_data_mux_pc|y[4]~100 , write_data_mux_pc|y[4]~100, processor, 1
instance = comp, \write_data_mux_pc|y[4]~10 , write_data_mux_pc|y[4]~10, processor, 1
instance = comp, \write_data_mux_pc|y[4]~12 , write_data_mux_pc|y[4]~12, processor, 1
instance = comp, \alu_b_mux|y[3]~10 , alu_b_mux|y[3]~10, processor, 1
instance = comp, \alu_unit|O_out[3]~132 , alu_unit|O_out[3]~132, processor, 1
instance = comp, \alu_unit|O_out[3]~133 , alu_unit|O_out[3]~133, processor, 1
instance = comp, \alu_unit|O_out[3]~137 , alu_unit|O_out[3]~137, processor, 1
instance = comp, \serial_in[1]~input , serial_in[1]~input, processor, 1
instance = comp, \pc|pc_out~2 , pc|pc_out~2, processor, 1
instance = comp, \pc|pc_out[0]~1 , pc|pc_out[0]~1, processor, 1
instance = comp, \pc|pc_out[1] , pc|pc_out[1], processor, 1
instance = comp, \write_data_mux_pc|y[1]~21 , write_data_mux_pc|y[1]~21, processor, 1
instance = comp, \write_data_mux_pc|y[1]~20 , write_data_mux_pc|y[1]~20, processor, 1
instance = comp, \write_data_mux_pc|y[1]~22 , write_data_mux_pc|y[1]~22, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[12] , register_file|regs_rtl_0_bypass[12], processor, 1
instance = comp, \register_file|r_data1[1]~9 , register_file|r_data1[1]~9, processor, 1
instance = comp, \alu_unit|O_out[3]~122 , alu_unit|O_out[3]~122, processor, 1
instance = comp, \alu_unit|O_out[3]~125 , alu_unit|O_out[3]~125, processor, 1
instance = comp, \alu_unit|O_out[2]~119 , alu_unit|O_out[2]~119, processor, 1
instance = comp, \alu_unit|O_out[2]~120 , alu_unit|O_out[2]~120, processor, 1
instance = comp, \alu_unit|O_out[2]~116 , alu_unit|O_out[2]~116, processor, 1
instance = comp, \alu_unit|O_out[2]~121 , alu_unit|O_out[2]~121, processor, 1
instance = comp, \alu_unit|O_out[2]~126 , alu_unit|O_out[2]~126, processor, 1
instance = comp, \write_data_mux_pc|y[2]~40 , write_data_mux_pc|y[2]~40, processor, 1
instance = comp, \serial_in[2]~input , serial_in[2]~input, processor, 1
instance = comp, \write_data_mux_pc|y[2]~39 , write_data_mux_pc|y[2]~39, processor, 1
instance = comp, \write_data_mux_pc|y[2]~41 , write_data_mux_pc|y[2]~41, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[13] , register_file|regs_rtl_1_bypass[13], processor, 1
instance = comp, \register_file|r_data2[2]~13 , register_file|r_data2[2]~13, processor, 1
instance = comp, \alu_b_mux|y[2]~12 , alu_b_mux|y[2]~12, processor, 1
instance = comp, \alu_unit|O_out[2]~127 , alu_unit|O_out[2]~127, processor, 1
instance = comp, \alu_unit|O_out[2]~128 , alu_unit|O_out[2]~128, processor, 1
instance = comp, \alu_unit|O_out[2]~136 , alu_unit|O_out[2]~136, processor, 1
instance = comp, \pc|pc_out~0 , pc|pc_out~0, processor, 1
instance = comp, \pc|pc_out[0] , pc|pc_out[0], processor, 1
instance = comp, \alu_unit|LessThan1~30 , alu_unit|LessThan1~30, processor, 1
instance = comp, \alu_unit|LessThan1~23 , alu_unit|LessThan1~23, processor, 1
instance = comp, \alu_unit|O_out~140 , alu_unit|O_out~140, processor, 1
instance = comp, \write_data_mux_pc|y[0]~104 , write_data_mux_pc|y[0]~104, processor, 1
instance = comp, \serial_in[0]~input , serial_in[0]~input, processor, 1
instance = comp, \serial_valid_in~input , serial_valid_in~input, processor, 1
instance = comp, \serial_ready_in~input , serial_ready_in~input, processor, 1
instance = comp, \write_data_mux_pc|y[0]~3 , write_data_mux_pc|y[0]~3, processor, 1
instance = comp, \write_data_mux_pc|y[0]~1 , write_data_mux_pc|y[0]~1, processor, 1
instance = comp, \write_data_mux_pc|y[0]~6 , write_data_mux_pc|y[0]~6, processor, 1
instance = comp, \alu_b_mux|y[21]~17 , alu_b_mux|y[21]~17, processor, 1
instance = comp, \alu_unit|O_out[21]~44 , alu_unit|O_out[21]~44, processor, 1
instance = comp, \alu_unit|O_out[21]~19 , alu_unit|O_out[21]~19, processor, 1
instance = comp, \alu_unit|O_out[21]~18 , alu_unit|O_out[21]~18, processor, 1
instance = comp, \alu_unit|O_out[21]~20 , alu_unit|O_out[21]~20, processor, 1
instance = comp, \alu_unit|O_out[21]~208 , alu_unit|O_out[21]~208, processor, 1
instance = comp, \data_mem|Selector10~0 , data_mem|Selector10~0, processor, 1
instance = comp, \write_data_mux_pc|y[21]~49 , write_data_mux_pc|y[21]~49, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[32] , register_file|regs_rtl_0_bypass[32], processor, 1
instance = comp, \register_file|r_data1[21]~7 , register_file|r_data1[21]~7, processor, 1
instance = comp, \alu_unit|O_out[21]~21 , alu_unit|O_out[21]~21, processor, 1
instance = comp, \alu_unit|O_out[21]~22 , alu_unit|O_out[21]~22, processor, 1
instance = comp, \data_mem|Equal2~0 , data_mem|Equal2~0, processor, 1
instance = comp, \write_data_mux_pc|y[5]~9 , write_data_mux_pc|y[5]~9, processor, 1
instance = comp, \write_data_mux_pc|y[3]~37 , write_data_mux_pc|y[3]~37, processor, 1
instance = comp, \write_data_mux_pc|y[3]~36 , write_data_mux_pc|y[3]~36, processor, 1
instance = comp, \write_data_mux_pc|y[3]~38 , write_data_mux_pc|y[3]~38, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[14] , register_file|regs_rtl_0_bypass[14], processor, 1
instance = comp, \register_file|r_data1[3]~8 , register_file|r_data1[3]~8, processor, 1
instance = comp, \pc|pc_out~4 , pc|pc_out~4, processor, 1
instance = comp, \pc|pc_out[3] , pc|pc_out[3], processor, 1
instance = comp, \pc_mux|Mux28~0 , pc_mux|Mux28~0, processor, 1
instance = comp, \instruction_memory|rom~2 , instruction_memory|rom~2, processor, 1
instance = comp, \instruction_memory|rom~17 , instruction_memory|rom~17, processor, 1
instance = comp, \instruction_memory|rom~0 , instruction_memory|rom~0, processor, 1
instance = comp, \instruction_memory|rom~18 , instruction_memory|rom~18, processor, 1
instance = comp, \instruction_memory|out[5] , instruction_memory|out[5], processor, 1
instance = comp, \CU|ALUShift~1 , CU|ALUShift~1, processor, 1
instance = comp, \alu_unit|O_out[19]~74 , alu_unit|O_out[19]~74, processor, 1
instance = comp, \alu_unit|O_out[19]~73 , alu_unit|O_out[19]~73, processor, 1
instance = comp, \alu_unit|O_out[19]~71 , alu_unit|O_out[19]~71, processor, 1
instance = comp, \alu_unit|O_out[19]~70 , alu_unit|O_out[19]~70, processor, 1
instance = comp, \alu_unit|O_out[19]~72 , alu_unit|O_out[19]~72, processor, 1
instance = comp, \alu_unit|O_out[19]~75 , alu_unit|O_out[19]~75, processor, 1
instance = comp, \data_mem|data_seg|mem3~2 , data_mem|data_seg|mem3~2, processor, 1
instance = comp, \data_mem|data_seg|mem3~7 , data_mem|data_seg|mem3~7, processor, 1
instance = comp, \serial_in[6]~input , serial_in[6]~input, processor, 1
instance = comp, \write_data_mux_pc|y[6]~88 , write_data_mux_pc|y[6]~88, processor, 1
instance = comp, \write_data_mux_pc|y[6]~18 , write_data_mux_pc|y[6]~18, processor, 1
instance = comp, \write_data_mux_pc|y[6]~19 , write_data_mux_pc|y[6]~19, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[17] , register_file|regs_rtl_0_bypass[17], processor, 1
instance = comp, \register_file|r_data1[6]~20 , register_file|r_data1[6]~20, processor, 1
instance = comp, \instruction_memory|out~4 , instruction_memory|out~4, processor, 1
instance = comp, \pc|pc_out[6] , pc|pc_out[6], processor, 1
instance = comp, \pc_mux|Mux25~0 , pc_mux|Mux25~0, processor, 1
instance = comp, \instruction_memory|rom~27 , instruction_memory|rom~27, processor, 1
instance = comp, \instruction_memory|rom~4 , instruction_memory|rom~4, processor, 1
instance = comp, \instruction_memory|out~3 , instruction_memory|out~3, processor, 1
instance = comp, \instruction_memory|out[21] , instruction_memory|out[21], processor, 1
instance = comp, \write_reg_mux_ra|y[2]~0 , write_reg_mux_ra|y[2]~0, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[9] , register_file|regs_rtl_0_bypass[9], processor, 1
instance = comp, \register_file|regs~1 , register_file|regs~1, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[16] , register_file|regs_rtl_0_bypass[16], processor, 1
instance = comp, \register_file|r_data1[5]~18 , register_file|r_data1[5]~18, processor, 1
instance = comp, \pc|pc_out~6 , pc|pc_out~6, processor, 1
instance = comp, \pc|pc_out[5] , pc|pc_out[5], processor, 1
instance = comp, \pc_mux|Mux26~0 , pc_mux|Mux26~0, processor, 1
instance = comp, \instruction_memory|rom~31 , instruction_memory|rom~31, processor, 1
instance = comp, \instruction_memory|out[22] , instruction_memory|out[22], processor, 1
instance = comp, \write_reg_mux_rt_rd|y[3]~0 , write_reg_mux_rt_rd|y[3]~0, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[7] , register_file|regs_rtl_0_bypass[7], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[0] , register_file|regs_rtl_0_bypass[0], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[3] , register_file|regs_rtl_0_bypass[3], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[6] , register_file|regs_rtl_0_bypass[6], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[5] , register_file|regs_rtl_0_bypass[5], processor, 1
instance = comp, \register_file|regs~2 , register_file|regs~2, processor, 1
instance = comp, \register_file|r_data1[4]~5 , register_file|r_data1[4]~5, processor, 1
instance = comp, \pc|pc_out~5 , pc|pc_out~5, processor, 1
instance = comp, \pc|pc_out[4] , pc|pc_out[4], processor, 1
instance = comp, \pc_mux|Mux27~0 , pc_mux|Mux27~0, processor, 1
instance = comp, \instruction_memory|rom~15 , instruction_memory|rom~15, processor, 1
instance = comp, \instruction_memory|rom~16 , instruction_memory|rom~16, processor, 1
instance = comp, \instruction_memory|out~5 , instruction_memory|out~5, processor, 1
instance = comp, \instruction_memory|out[2] , instruction_memory|out[2], processor, 1
instance = comp, \alu_unit|Equal5~1 , alu_unit|Equal5~1, processor, 1
instance = comp, \pc|pc_out~3 , pc|pc_out~3, processor, 1
instance = comp, \pc|pc_out[2] , pc|pc_out[2], processor, 1
instance = comp, \pc_mux|Mux29~0 , pc_mux|Mux29~0, processor, 1
instance = comp, \instruction_memory|rom~14 , instruction_memory|rom~14, processor, 1
instance = comp, \instruction_memory|rom~26 , instruction_memory|rom~26, processor, 1
instance = comp, \instruction_memory|out~0 , instruction_memory|out~0, processor, 1
instance = comp, \instruction_memory|out~2 , instruction_memory|out~2, processor, 1
instance = comp, \instruction_memory|out[15] , instruction_memory|out[15], processor, 1
instance = comp, \register_file|r_data1[9]~27 , register_file|r_data1[9]~27, processor, 1
instance = comp, \instruction_memory|rom~3 , instruction_memory|rom~3, processor, 1
instance = comp, \instruction_memory|rom~5 , instruction_memory|rom~5, processor, 1
instance = comp, \instruction_memory|rom~10 , instruction_memory|rom~10, processor, 1
instance = comp, \instruction_memory|rom~11 , instruction_memory|rom~11, processor, 1
instance = comp, \instruction_memory|rom~12 , instruction_memory|rom~12, processor, 1
instance = comp, \instruction_memory|rom~13 , instruction_memory|rom~13, processor, 1
instance = comp, \instruction_memory|out[27] , instruction_memory|out[27], processor, 1
instance = comp, \CU|Decoder0~0 , CU|Decoder0~0, processor, 1
instance = comp, \CU|Selector8~0 , CU|Selector8~0, processor, 1
instance = comp, \pc_mux|Mux24~0 , pc_mux|Mux24~0, processor, 1
instance = comp, \instruction_memory|rom~1 , instruction_memory|rom~1, processor, 1
instance = comp, \instruction_memory|out~1 , instruction_memory|out~1, processor, 1
instance = comp, \instruction_memory|out[11] , instruction_memory|out[11], processor, 1
instance = comp, \register_file|r_data2[0]~0 , register_file|r_data2[0]~0, processor, 1
instance = comp, \data_mem|ser|sbyte~1 , data_mem|ser|sbyte~1, processor, 1
instance = comp, \data_mem|ser|sbyte[4]~2 , data_mem|ser|sbyte[4]~2, processor, 1
instance = comp, \data_mem|ser|sbyte[0] , data_mem|ser|sbyte[0], processor, 1
instance = comp, \data_mem|ser|sbyte[1] , data_mem|ser|sbyte[1], processor, 1
instance = comp, \data_mem|ser|sbyte[2] , data_mem|ser|sbyte[2], processor, 1
instance = comp, \data_mem|ser|sbyte[3] , data_mem|ser|sbyte[3], processor, 1
instance = comp, \data_mem|ser|sbyte[4] , data_mem|ser|sbyte[4], processor, 1
instance = comp, \data_mem|ser|sbyte[5] , data_mem|ser|sbyte[5], processor, 1
instance = comp, \data_mem|ser|sbyte[6] , data_mem|ser|sbyte[6], processor, 1
instance = comp, \data_mem|ser|sbyte[7] , data_mem|ser|sbyte[7], processor, 1
instance = comp, \data_mem|ser|sbyte~3 , data_mem|ser|sbyte~3, processor, 1
instance = comp, \data_mem|ser|write_en , data_mem|ser|write_en, processor, 1
