
ubuntu-preinstalled/systemd-stdio-bridge:     file format elf32-littlearm


Disassembly of section .init:

00000bb8 <.init>:
 bb8:	push	{r3, lr}
 bbc:	bl	1798 <__printf_chk@plt+0x9e0>
 bc0:	pop	{r3, pc}

Disassembly of section .plt:

00000bc4 <ppoll@plt-0x14>:
 bc4:	push	{lr}		; (str lr, [sp, #-4]!)
 bc8:	ldr	lr, [pc, #4]	; bd4 <ppoll@plt-0x4>
 bcc:	add	lr, pc, lr
 bd0:	ldr	pc, [lr, #8]!
 bd4:	andeq	r1, r1, r4, asr #6

00000bd8 <ppoll@plt>:
 bd8:	add	ip, pc, #0, 12
 bdc:	add	ip, ip, #69632	; 0x11000
 be0:	ldr	pc, [ip, #836]!	; 0x344

00000be4 <sd_listen_fds@plt>:
 be4:	add	ip, pc, #0, 12
 be8:	add	ip, ip, #69632	; 0x11000
 bec:	ldr	pc, [ip, #828]!	; 0x33c

00000bf0 <sd_bus_start@plt>:
 bf0:	add	ip, pc, #0, 12
 bf4:	add	ip, ip, #69632	; 0x11000
 bf8:	ldr	pc, [ip, #820]!	; 0x334

00000bfc <version@plt>:
 bfc:	add	ip, pc, #0, 12
 c00:	add	ip, ip, #69632	; 0x11000
 c04:	ldr	pc, [ip, #812]!	; 0x32c

00000c08 <sd_bus_get_timeout@plt>:
 c08:	add	ip, pc, #0, 12
 c0c:	add	ip, ip, #69632	; 0x11000
 c10:	ldr	pc, [ip, #804]!	; 0x324

00000c14 <sd_is_socket@plt>:
 c14:	add	ip, pc, #0, 12
 c18:	add	ip, ip, #69632	; 0x11000
 c1c:	ldr	pc, [ip, #796]!	; 0x31c

00000c20 <log_open@plt>:
 c20:	add	ip, pc, #0, 12
 c24:	add	ip, ip, #69632	; 0x11000
 c28:	ldr	pc, [ip, #788]!	; 0x314

00000c2c <sd_bus_set_anonymous@plt>:
 c2c:	add	ip, pc, #0, 12
 c30:	add	ip, ip, #69632	; 0x11000
 c34:	ldr	pc, [ip, #780]!	; 0x30c

00000c38 <ask_password_agent_close@plt>:
 c38:	add	ip, pc, #0, 12
 c3c:	add	ip, ip, #69632	; 0x11000
 c40:	ldr	pc, [ip, #772]!	; 0x304

00000c44 <polkit_agent_close@plt>:
 c44:	add	ip, pc, #0, 12
 c48:	add	ip, ip, #69632	; 0x11000
 c4c:	ldr	pc, [ip, #764]!	; 0x2fc

00000c50 <mac_selinux_finish@plt>:
 c50:	add	ip, pc, #0, 12
 c54:	add	ip, ip, #69632	; 0x11000
 c58:	ldr	pc, [ip, #756]!	; 0x2f4

00000c5c <log_set_target@plt>:
 c5c:	add	ip, pc, #0, 12
 c60:	add	ip, ip, #69632	; 0x11000
 c64:	ldr	pc, [ip, #748]!	; 0x2ec

00000c68 <timespec_store@plt>:
 c68:	add	ip, pc, #0, 12
 c6c:	add	ip, ip, #69632	; 0x11000
 c70:	ldr	pc, [ip, #740]!	; 0x2e4

00000c74 <sd_notifyf@plt>:
 c74:	add	ip, pc, #0, 12
 c78:	add	ip, ip, #69632	; 0x11000
 c7c:	ldr	pc, [ip, #732]!	; 0x2dc

00000c80 <sd_bus_set_server@plt>:
 c80:	add	ip, pc, #0, 12
 c84:	add	ip, ip, #69632	; 0x11000
 c88:	ldr	pc, [ip, #724]!	; 0x2d4

00000c8c <log_get_max_level_realm@plt>:
 c8c:	add	ip, pc, #0, 12
 c90:	add	ip, ip, #69632	; 0x11000
 c94:	ldr	pc, [ip, #716]!	; 0x2cc

00000c98 <sd_bus_get_bus_id@plt>:
 c98:	add	ip, pc, #0, 12
 c9c:	add	ip, ip, #69632	; 0x11000
 ca0:	ldr	pc, [ip, #708]!	; 0x2c4

00000ca4 <abort@plt>:
 ca4:	add	ip, pc, #0, 12
 ca8:	add	ip, ip, #69632	; 0x11000
 cac:	ldr	pc, [ip, #700]!	; 0x2bc

00000cb0 <sd_bus_send@plt>:
 cb0:	add	ip, pc, #0, 12
 cb4:	add	ip, ip, #69632	; 0x11000
 cb8:	ldr	pc, [ip, #692]!	; 0x2b4

00000cbc <sd_bus_flush_close_unref@plt>:
 cbc:	add	ip, pc, #0, 12
 cc0:	add	ip, ip, #69632	; 0x11000
 cc4:	ldr	pc, [ip, #684]!	; 0x2ac

00000cc8 <sd_bus_negotiate_fds@plt>:
 cc8:	add	ip, pc, #0, 12
 ccc:	add	ip, ip, #69632	; 0x11000
 cd0:	ldr	pc, [ip, #676]!	; 0x2a4

00000cd4 <__stack_chk_fail@plt>:
 cd4:	add	ip, pc, #0, 12
 cd8:	add	ip, ip, #69632	; 0x11000
 cdc:	ldr	pc, [ip, #668]!	; 0x29c

00000ce0 <getopt_long@plt>:
 ce0:	add	ip, pc, #0, 12
 ce4:	add	ip, ip, #69632	; 0x11000
 ce8:	ldr	pc, [ip, #660]!	; 0x294

00000cec <sd_bus_message_unref@plt>:
 cec:	add	ip, pc, #0, 12
 cf0:	add	ip, ip, #69632	; 0x11000
 cf4:	ldr	pc, [ip, #652]!	; 0x28c

00000cf8 <pager_close@plt>:
 cf8:	add	ip, pc, #0, 12
 cfc:	add	ip, ip, #69632	; 0x11000
 d00:	ldr	pc, [ip, #644]!	; 0x284

00000d04 <sd_bus_get_fd@plt>:
 d04:	add	ip, pc, #0, 12
 d08:	add	ip, ip, #69632	; 0x11000
 d0c:	ldr	pc, [ip, #636]!	; 0x27c

00000d10 <sd_bus_process@plt>:
 d10:	add	ip, pc, #0, 12
 d14:	add	ip, ip, #69632	; 0x11000
 d18:	ldr	pc, [ip, #628]!	; 0x274

00000d1c <now@plt>:
 d1c:	add	ip, pc, #0, 12
 d20:	add	ip, ip, #69632	; 0x11000
 d24:	ldr	pc, [ip, #620]!	; 0x26c

00000d28 <sd_bus_new@plt>:
 d28:	add	ip, pc, #0, 12
 d2c:	add	ip, ip, #69632	; 0x11000
 d30:	ldr	pc, [ip, #612]!	; 0x264

00000d34 <log_parse_environment_realm@plt>:
 d34:	add	ip, pc, #0, 12
 d38:	add	ip, ip, #69632	; 0x11000
 d3c:	ldr	pc, [ip, #604]!	; 0x25c

00000d40 <sd_bus_get_events@plt>:
 d40:	add	ip, pc, #0, 12
 d44:	add	ip, ip, #69632	; 0x11000
 d48:	ldr	pc, [ip, #596]!	; 0x254

00000d4c <__errno_location@plt>:
 d4c:	add	ip, pc, #0, 12
 d50:	add	ip, ip, #69632	; 0x11000
 d54:	ldr	pc, [ip, #588]!	; 0x24c

00000d58 <sd_bus_set_address@plt>:
 d58:	add	ip, pc, #0, 12
 d5c:	add	ip, ip, #69632	; 0x11000
 d60:	ldr	pc, [ip, #580]!	; 0x244

00000d64 <log_assert_failed_realm@plt>:
 d64:	add	ip, pc, #0, 12
 d68:	add	ip, ip, #69632	; 0x11000
 d6c:	ldr	pc, [ip, #572]!	; 0x23c

00000d70 <bus_set_address_system_machine@plt>:
 d70:	add	ip, pc, #0, 12
 d74:	add	ip, ip, #69632	; 0x11000
 d78:	ldr	pc, [ip, #564]!	; 0x234

00000d7c <log_internal_realm@plt>:
 d7c:	add	ip, pc, #0, 12
 d80:	add	ip, ip, #69632	; 0x11000
 d84:	ldr	pc, [ip, #556]!	; 0x22c

00000d88 <__libc_start_main@plt>:
 d88:	add	ip, pc, #0, 12
 d8c:	add	ip, ip, #69632	; 0x11000
 d90:	ldr	pc, [ip, #548]!	; 0x224

00000d94 <__gmon_start__@plt>:
 d94:	add	ip, pc, #0, 12
 d98:	add	ip, ip, #69632	; 0x11000
 d9c:	ldr	pc, [ip, #540]!	; 0x21c

00000da0 <__cxa_finalize@plt>:
 da0:	add	ip, pc, #0, 12
 da4:	add	ip, ip, #69632	; 0x11000
 da8:	ldr	pc, [ip, #532]!	; 0x214

00000dac <sd_bus_set_fd@plt>:
 dac:	add	ip, pc, #0, 12
 db0:	add	ip, ip, #69632	; 0x11000
 db4:	ldr	pc, [ip, #524]!	; 0x20c

00000db8 <__printf_chk@plt>:
 db8:	add	ip, pc, #0, 12
 dbc:	add	ip, ip, #69632	; 0x11000
 dc0:	ldr	pc, [ip, #516]!	; 0x204

Disassembly of section .text:

00000dc4 <.text>:
     dc4:	stmdacs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     dc8:	stmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     dcc:	push	{r1, r3, r4, r5, r6, sl, lr}
     dd0:			; <UNDEFINED> instruction: 0xb09d4ff0
     dd4:			; <UNDEFINED> instruction: 0x460758d3
     dd8:	stmdavs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     ddc:			; <UNDEFINED> instruction: 0xf8df2400
     de0:	ldmdavs	fp, {fp, sp}
     de4:			; <UNDEFINED> instruction: 0xf04f931b
     de8:	ldrbtmi	r0, [lr], #-768	; 0xfffffd00
     dec:	ubfxcc	pc, pc, #17, #21
     df0:	strmi	r2, [sp], -r4
     df4:			; <UNDEFINED> instruction: 0x601758b2
     df8:	stmib	sp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}^
     dfc:	andsvs	r4, r9, r7, lsl #8
     e00:	svc	0x002cf7ff
     e04:			; <UNDEFINED> instruction: 0xf7ff4620
     e08:			; <UNDEFINED> instruction: 0xf7ffef96
     e0c:	adcmi	lr, r7, #10, 30	; 0x28
     e10:	msrhi	(UNDEF: 108), r0
     e14:			; <UNDEFINED> instruction: 0xf0002d00
     e18:			; <UNDEFINED> instruction: 0xf8df8182
     e1c:			; <UNDEFINED> instruction: 0xf8dfb7cc
     e20:			; <UNDEFINED> instruction: 0xf8df97cc
     e24:	ldrbtmi	sl, [fp], #1996	; 0x7cc
     e28:	ldrbtmi	r4, [sl], #1273	; 0x4f9
     e2c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     e30:			; <UNDEFINED> instruction: 0x464a465b
     e34:	ldrtmi	r4, [r8], -r9, lsr #12
     e38:	andhi	pc, r0, sp, asr #17
     e3c:	svc	0x0050f7ff
     e40:	blle	8c8658 <__printf_chk@plt+0x8c78a0>
     e44:			; <UNDEFINED> instruction: 0xf0002c68
     e48:	ldfled	f0, [r2], {20}
     e4c:	suble	r2, r1, pc, lsr ip
     e50:			; <UNDEFINED> instruction: 0xf0402c4d
     e54:			; <UNDEFINED> instruction: 0xf8df811c
     e58:	mulcs	r2, ip, r7
     e5c:			; <UNDEFINED> instruction: 0x1798f8df
     e60:	ldrbtmi	r5, [r9], #-2290	; 0xfffff70e
     e64:			; <UNDEFINED> instruction: 0x3794f8df
     e68:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
     e6c:	andvs	r6, sl, r8, lsl r0
     e70:	ldclcs	7, cr14, [r0], #-880	; 0xfffffc90
     e74:	msrhi	CPSR_f, r0
     e78:	svcvc	0x0080f5b4
     e7c:	tsthi	r7, r0, asr #32	; <UNPREDICTABLE>
     e80:	mrc	7, 5, APSR_nzcv, cr12, cr15, {7}
     e84:			; <UNDEFINED> instruction: 0xf1b84680
     e88:	stcle	15, cr0, [r5, #-0]
     e8c:			; <UNDEFINED> instruction: 0xf7ff2000
     e90:	strmi	lr, [r4], -sl, lsr #29
     e94:	subsle	r2, pc, r0, lsl #16
     e98:			; <UNDEFINED> instruction: 0xf0002801
     e9c:	andcs	r8, r0, r6, ror #1
     ea0:	mrc	7, 7, APSR_nzcv, cr4, cr15, {7}
     ea4:	ldcle	8, cr2, [r5, #-8]
     ea8:	smmlsmi	r4, pc, r8, pc	; <UNPREDICTABLE>
     eac:			; <UNDEFINED> instruction: 0xf8df2116
     eb0:	vorr.i32	q9, #1140850688	; 0x44000000
     eb4:			; <UNDEFINED> instruction: 0xf8df0100
     eb8:	ldrbtmi	r0, [ip], #-1872	; 0xfffff8b0
     ebc:	cmncs	r1, #2046820352	; 0x7a000000
     ec0:	andscc	r4, r8, #120, 8	; 0x78000000
     ec4:	strcs	lr, [r0], #-2509	; 0xfffff633
     ec8:	andcs	r1, r3, r2, asr #25
     ecc:	svc	0x0056f7ff
     ed0:	and	r4, r1, r0, lsl #13
     ed4:	ldmdaeq	r5, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
     ed8:	tstlt	r8, r8, lsl #16
     edc:	mcr	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     ee0:	tstlt	r8, r7, lsl #16
     ee4:	mcr	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     ee8:	svceq	0x0000f1b8
     eec:			; <UNDEFINED> instruction: 0xf7ffdb2b
     ef0:			; <UNDEFINED> instruction: 0xf7ffeea4
     ef4:			; <UNDEFINED> instruction: 0xf7ffeea8
     ef8:			; <UNDEFINED> instruction: 0xf7ffef00
     efc:			; <UNDEFINED> instruction: 0xf8dfeeaa
     f00:	ldmpl	r4!, {r2, r3, r8, r9, sl, ip, sp}^
     f04:			; <UNDEFINED> instruction: 0xf8dfb16c
     f08:	strcc	r3, [r3], #-1800	; 0xfffff8f8
     f0c:	streq	pc, [r3], #-36	; 0xffffffdc
     f10:	adcsmi	r5, r4, #16121856	; 0xf60000
     f14:	ldmib	r4, {r0, r2, r9, ip, lr, pc}^
     f18:	strcc	r0, [r8], #-768	; 0xfffffd00
     f1c:	adcsmi	r4, r4, #152, 14	; 0x2600000
     f20:			; <UNDEFINED> instruction: 0xf8dfd3f9
     f24:	b	13caaec <__printf_chk@plt+0x13c9d34>
     f28:			; <UNDEFINED> instruction: 0xf8df70d8
     f2c:	ldrbtmi	r3, [sl], #-1708	; 0xfffff954
     f30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     f34:	subsmi	r9, sl, fp, lsl fp
     f38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     f3c:	addshi	pc, r3, #64	; 0x40
     f40:	pop	{r0, r2, r3, r4, ip, sp, pc}
     f44:			; <UNDEFINED> instruction: 0xf8df8ff0
     f48:			; <UNDEFINED> instruction: 0xf1c816d0
     f4c:	andcs	r0, r0, r0, lsl #4
     f50:			; <UNDEFINED> instruction: 0xf7ff4479
     f54:	bfi	lr, r0, (invalid: 29:10)
     f58:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     f5c:	mrscs	r2, SP_irq
     f60:			; <UNDEFINED> instruction: 0x4620461a
     f64:	mrc	7, 2, APSR_nzcv, cr6, cr15, {7}
     f68:	vsub.i8	d2, d0, d0
     f6c:			; <UNDEFINED> instruction: 0x270080b4
     f70:			; <UNDEFINED> instruction: 0xf7ffa807
     f74:	mcrne	14, 0, lr, cr5, cr10, {6}
     f78:	rschi	pc, r0, r0, asr #5
     f7c:			; <UNDEFINED> instruction: 0x269cf8df
     f80:			; <UNDEFINED> instruction: 0x369cf8df
     f84:	stmdals	r7, {r1, r3, r4, r5, r6, sl, lr}
     f88:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
     f8c:	bcs	9aff8 <__printf_chk@plt+0x9a240>
     f90:	rschi	pc, r5, r0
     f94:	mcr	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     f98:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
     f9c:	adcshi	pc, r5, r0, asr #5
     fa0:	ldrtmi	r9, [r9], -r7, lsl #16
     fa4:	mrc	7, 4, APSR_nzcv, cr0, cr15, {7}
     fa8:	vmull.p8	<illegal reg q8.5>, d0, d5
     fac:	stmdals	r7, {r2, r3, r4, r6, r7, pc}
     fb0:	mrc	7, 0, APSR_nzcv, cr14, cr15, {7}
     fb4:	vmull.p8	<illegal reg q8.5>, d0, d5
     fb8:			; <UNDEFINED> instruction: 0xf10d80e7
     fbc:	stmdals	r7, {r6, r8, fp}
     fc0:			; <UNDEFINED> instruction: 0xf7ff4649
     fc4:	cdpne	14, 0, cr14, cr5, cr10, {3}
     fc8:	smlabthi	r4, r0, r2, pc	; <UNPREDICTABLE>
     fcc:			; <UNDEFINED> instruction: 0xf7ffa808
     fd0:	cdpne	14, 0, cr14, cr5, cr12, {5}
     fd4:	smlabthi	pc, r0, r2, pc	; <UNPREDICTABLE>
     fd8:	stmdals	r8, {r0, r5, r9, sl, lr}
     fdc:			; <UNDEFINED> instruction: 0xf7ff4642
     fe0:	cdpne	14, 0, cr14, cr4, cr6, {7}
     fe4:			; <UNDEFINED> instruction: 0x81aff2c0
     fe8:			; <UNDEFINED> instruction: 0x0112e9dd
     fec:	muleq	ip, r9, r8
     ff0:	andeq	lr, r3, sp, lsl #17
     ff4:	stmdals	r8, {r0, r8, sp}
     ff8:	mcr	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     ffc:	vmull.p8	<illegal reg q8.5>, d0, d4
    1000:	stmdals	r8, {r2, r3, r5, r7, r8, pc}
    1004:			; <UNDEFINED> instruction: 0xf7ff4639
    1008:	cdpne	14, 0, cr14, cr4, cr0, {3}
    100c:			; <UNDEFINED> instruction: 0x81b9f2c0
    1010:	tstcs	r1, r8, lsl #16
    1014:	mcr	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    1018:	vmull.p8	<illegal reg q8.5>, d0, d4
    101c:	stmdals	r8, {r1, r2, r4, r6, r7, r8, pc}
    1020:	stcl	7, cr15, [r6, #1020]!	; 0x3fc
    1024:	vmull.p8	<illegal reg q8.5>, d0, d4
    1028:			; <UNDEFINED> instruction: 0xf10d81eb
    102c:			; <UNDEFINED> instruction: 0xf10d0824
    1030:	strcs	r0, [r0, -r8, lsr #18]
    1034:	strbmi	r9, [r1], -r7, lsl #16
    1038:			; <UNDEFINED> instruction: 0xf7ff9709
    103c:	cdpne	14, 0, cr14, cr4, cr10, {3}
    1040:	bicshi	pc, r3, r0, asr #5
    1044:	stmdbcs	r0, {r0, r3, r8, fp, ip, pc}
    1048:	rschi	pc, r6, r0
    104c:	andcs	r9, r0, #8, 16	; 0x80000
    1050:	mcr	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1054:	vmull.p8	<illegal reg q8.5>, d0, d4
    1058:			; <UNDEFINED> instruction: 0xf00081f8
    105c:	stmdals	r9, {r5, r6, r7, pc}
    1060:	rscle	r2, r7, r0, lsl #16
    1064:	mcr	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1068:			; <UNDEFINED> instruction: 0xf04fe7e4
    106c:	strbmi	r0, [r4], -r3, lsl #16
    1070:			; <UNDEFINED> instruction: 0xf8dfe774
    1074:			; <UNDEFINED> instruction: 0x200125b0
    1078:	strcc	pc, [ip, #2271]!	; 0x8df
    107c:	strne	pc, [ip, #2271]!	; 0x8df
    1080:	ldrbtmi	r5, [fp], #-2226	; 0xfffff74e
    1084:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
    1088:	mrc	7, 4, APSR_nzcv, cr6, cr15, {7}
    108c:	andcs	lr, r0, r4, lsr #14
    1090:	ldcl	7, cr15, [ip, #1020]!	; 0x3fc
    1094:			; <UNDEFINED> instruction: 0xf77f2802
    1098:			; <UNDEFINED> instruction: 0xf8dfaf1d
    109c:			; <UNDEFINED> instruction: 0x21163594
    10a0:	ldrcs	pc, [r0, #2271]	; 0x8df
    10a4:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    10a8:	streq	pc, [ip, #2271]	; 0x8df
    10ac:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    10b0:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
    10b4:	andls	r9, r1, r0, lsl #6
    10b8:	cmpcs	r3, #805306368	; 0x30000000
    10bc:	strls	r2, [r2], #-3
    10c0:	mrc	7, 2, APSR_nzcv, cr12, cr15, {7}
    10c4:	ldrb	r4, [lr], r0, lsl #13
    10c8:	strcc	pc, [r8, #-2271]!	; 0xfffff721
    10cc:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    10d0:	andcc	pc, r0, sl, asr #17
    10d4:	movwcs	lr, #1706	; 0x6aa
    10d8:	ldrmi	r2, [sl], -r1, lsl #2
    10dc:			; <UNDEFINED> instruction: 0xf7ff4640
    10e0:	stmdacs	r0, {r1, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    10e4:			; <UNDEFINED> instruction: 0x2700bfd4
    10e8:	strb	r2, [r1, -r1, lsl #14]
    10ec:	strbcs	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    10f0:			; <UNDEFINED> instruction: 0xf8df4620
    10f4:	teqcs	r9, #76, 10	; 0x13000000
    10f8:	strbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    10fc:	ldrbtmi	r4, [sp], #-1146	; 0xfffffb86
    1100:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    1104:			; <UNDEFINED> instruction: 0xf7ff9500
    1108:	andcs	lr, r0, lr, lsr #28
    110c:	ldc	7, cr15, [lr, #1020]!	; 0x3fc
    1110:	mrrcle	8, 0, r2, r3, cr2
    1114:	rsclt	r4, sp, #-805306362	; 0xd0000006
    1118:	stmdaeq	r0, {r0, r2, r6, r7, r8, ip, sp, lr, pc}
    111c:			; <UNDEFINED> instruction: 0xf8dfe6dc
    1120:	strtmi	r2, [r8], -r8, lsr #10
    1124:	strmi	pc, [r4, #-2271]!	; 0xfffff721
    1128:			; <UNDEFINED> instruction: 0xf8df233a
    112c:	ldrbtmi	r1, [sl], #-1316	; 0xfffffadc
    1130:	andcc	r4, r3, #124, 8	; 0x7c000000
    1134:	strls	r4, [r0], #-1145	; 0xfffffb87
    1138:	mrc	7, 0, APSR_nzcv, cr4, cr15, {7}
    113c:			; <UNDEFINED> instruction: 0xf7ff2000
    1140:	stmdacs	r2, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}
    1144:			; <UNDEFINED> instruction: 0xf8dfdde6
    1148:	strtmi	r4, [r9], -ip, lsl #10
    114c:	strcs	pc, [r8, #-2271]	; 0xfffff721
    1150:			; <UNDEFINED> instruction: 0xf8df2379
    1154:	ldrbtmi	r0, [ip], #-1288	; 0xfffffaf8
    1158:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    115c:			; <UNDEFINED> instruction: 0xf7ffe6b1
    1160:	strmi	lr, [r5], -r8, lsl #28
    1164:	andcs	lr, r0, r9, lsl r7
    1168:	ldc	7, cr15, [r0, #1020]	; 0x3fc
    116c:	ldclle	8, cr2, [r1, #8]
    1170:	strbtmi	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    1174:			; <UNDEFINED> instruction: 0xf8df4629
    1178:	orrcs	r2, r4, #236, 8	; 0xec000000
    117c:	strbteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1180:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1184:			; <UNDEFINED> instruction: 0xe69c4478
    1188:			; <UNDEFINED> instruction: 0xf7ff2000
    118c:	stmdacs	r2, {r7, r8, sl, fp, sp, lr, pc}
    1190:			; <UNDEFINED> instruction: 0xf8dfddc0
    1194:			; <UNDEFINED> instruction: 0x462944d8
    1198:	ldrbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    119c:			; <UNDEFINED> instruction: 0xf8df2388
    11a0:	ldrbtmi	r0, [ip], #-1236	; 0xfffffb2c
    11a4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    11a8:	strls	r3, [r1], #-536	; 0xfffffde8
    11ac:	strmi	r9, [r2], -r0, lsl #4
    11b0:	andcc	r2, r3, #3
    11b4:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
    11b8:	str	r4, [sp], r0, lsl #13
    11bc:	ldrtmi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    11c0:			; <UNDEFINED> instruction: 0xf8df4629
    11c4:	orrcs	r2, r0, #184, 8	; 0xb8000000
    11c8:	ldrteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    11cc:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    11d0:			; <UNDEFINED> instruction: 0xe6764478
    11d4:			; <UNDEFINED> instruction: 0xf7ff2000
    11d8:	stmdacs	r2, {r1, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    11dc:			; <UNDEFINED> instruction: 0xf8dfdd9a
    11e0:	strtmi	r4, [r9], -r4, lsr #9
    11e4:	strtcs	pc, [r0], #2271	; 0x8df
    11e8:			; <UNDEFINED> instruction: 0xf8df238c
    11ec:	ldrbtmi	r0, [ip], #-1184	; 0xfffffb60
    11f0:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    11f4:	ldrdcs	lr, [r0], -r8
    11f8:	stcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    11fc:	stcle	8, cr2, [r9, #8]
    1200:	strmi	pc, [ip], #2271	; 0x8df
    1204:			; <UNDEFINED> instruction: 0xf8df4629
    1208:	orrscs	r2, r0, #140, 8	; 0x8c000000
    120c:	streq	pc, [r8], #2271	; 0x8df
    1210:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1214:			; <UNDEFINED> instruction: 0xe7c74478
    1218:			; <UNDEFINED> instruction: 0xf47f2c00
    121c:	stmdals	r8, {r0, r1, r3, r8, r9, sl, fp, sp, pc}
    1220:			; <UNDEFINED> instruction: 0xf7ff4641
    1224:	mcrne	13, 0, lr, cr5, cr6, {3}
    1228:	msrhi	(UNDEF: 102), r0
    122c:	stmdbcs	r0, {r0, r3, r8, fp, ip, pc}
    1230:	adchi	pc, r3, r0
    1234:	andcs	r9, r0, #458752	; 0x70000
    1238:	ldc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    123c:	vmull.p8	<illegal reg q8.5>, d0, d4
    1240:			; <UNDEFINED> instruction: 0xf47f81b0
    1244:	stmdals	r7, {r2, r3, r8, r9, sl, fp, sp, pc}
    1248:	ldcl	7, cr15, [ip, #-1020]	; 0xfffffc04
    124c:	beq	3d914 <__printf_chk@plt+0x3cb5c>
    1250:	teqhi	r1, r0, asr #5	; <UNPREDICTABLE>
    1254:			; <UNDEFINED> instruction: 0xf7ff9807
    1258:	mcrne	13, 0, lr, cr5, cr4, {3}
    125c:	smlawthi	r1, r0, r2, pc	; <UNPREDICTABLE>
    1260:	strbmi	r9, [r9], -r7, lsl #16
    1264:	ldcl	7, cr15, [r0], {255}	; 0xff
    1268:	vmull.p8	<illegal reg q8.5>, d0, d4
    126c:	stmdals	r8, {r2, r3, r8, pc}
    1270:	stcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1274:	vmull.p8	<illegal reg q8.5>, d0, d4
    1278:	stmdals	r8, {r3, r4, r5, r6, r7, pc}
    127c:			; <UNDEFINED> instruction: 0xf7ffa90c
    1280:			; <UNDEFINED> instruction: 0xf1b0ecc4
    1284:	vqdmlsl.s<illegal width 8>	q8, d0, d0
    1288:	ldmib	sp, {r0, r1, r3, r5, r6, r8, pc}^
    128c:	ldmib	sp, {r1, r3, r8}^
    1290:	mcrrne	12, 0, fp, fp, cr12
    1294:			; <UNDEFINED> instruction: 0xf1b0bf08
    1298:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}^
    129c:			; <UNDEFINED> instruction: 0xf000bc04
    12a0:	b	2e14d4 <__printf_chk@plt+0x2e071c>
    12a4:			; <UNDEFINED> instruction: 0xf1bc0c0c
    12a8:	strdle	r3, [r5], -pc	; <UNPREDICTABLE>
    12ac:			; <UNDEFINED> instruction: 0xbc04e9dd
    12b0:	svclt	0x0008458c
    12b4:	movwle	r4, #5507	; 0x1583
    12b8:	smlabteq	r4, sp, r9, lr
    12bc:			; <UNDEFINED> instruction: 0xf7ff2001
    12c0:	strmi	lr, [r3], lr, lsr #26
    12c4:	ldmib	sp, {r2, r3, r7, r9, sl, lr}^
    12c8:	strmi	r0, [ip, #260]	; 0x104
    12cc:	strmi	fp, [r3, #3848]	; 0xf08
    12d0:	adchi	pc, r6, r0, lsl #1
    12d4:	andeq	lr, fp, #176, 22	; 0x2c000
    12d8:	movweq	lr, #52065	; 0xcb61
    12dc:			; <UNDEFINED> instruction: 0xf7ffa80e
    12e0:	strmi	lr, [r2], -r4, asr #25
    12e4:	movwcs	sl, #2069	; 0x815
    12e8:	ldrls	r2, [r6, -r3, lsl #2]
    12ec:			; <UNDEFINED> instruction: 0xf8ad9718
    12f0:			; <UNDEFINED> instruction: 0xf0045058
    12f4:	ldrls	r0, [sl, -r1, lsl #10]
    12f8:	streq	pc, [r4], #-4
    12fc:	subsge	pc, r4, sp, asr #17
    1300:	rsbmi	pc, r8, sp, lsr #17
    1304:	ldrls	r2, [r7, -r1, lsl #8]
    1308:	rsbpl	pc, r0, sp, lsr #17
    130c:			; <UNDEFINED> instruction: 0xf7ff9419
    1310:	stmdacs	r0, {r2, r5, r6, sl, fp, sp, lr, pc}
    1314:	mcrge	6, 5, pc, cr3, cr15, {5}	; <UNPREDICTABLE>
    1318:	ldc	7, cr15, [r8, #-1020]	; 0xfffffc04
    131c:	andcs	r4, r0, r3, lsl #12
    1320:			; <UNDEFINED> instruction: 0xf7ff681c
    1324:	stmdacs	r2, {r2, r4, r5, r7, sl, fp, sp, lr, pc}
    1328:	b	fe138524 <__printf_chk@plt+0xfe13776c>
    132c:	bl	fe95eac4 <__printf_chk@plt+0xfe95dd0c>
    1330:	rsclt	r7, sp, #228, 10	; 0x39000000
    1334:	stmdaeq	r0, {r0, r2, r6, r7, r8, ip, sp, lr, pc}
    1338:	stmdacs	r0, {r0, r3, fp, ip, pc}
    133c:	cfstrdge	mvd15, [ip, #252]	; 0xfc
    1340:	ldcl	7, cr15, [r4], {255}	; 0xff
    1344:	andcs	lr, r0, r8, asr #11
    1348:	stc	7, cr15, [r0], #1020	; 0x3fc
    134c:	stcle	8, cr2, [r8], #-8
    1350:	rsclt	r4, sp, #1342177286	; 0x50000006
    1354:	stmdaeq	r0, {r0, r2, r6, r7, r8, ip, sp, lr, pc}
    1358:			; <UNDEFINED> instruction: 0x2000e5be
    135c:	ldc	7, cr15, [r6], {255}	; 0xff
    1360:	ldclle	8, cr2, [r5, #8]!
    1364:	strtmi	r4, [r1], -sp, asr #21
    1368:	orrscs	r4, r8, #13120	; 0x3340
    136c:	ldrbtmi	r4, [sl], #-2253	; 0xfffff733
    1370:	andscc	r4, r8, #2097152000	; 0x7d000000
    1374:	strls	r4, [r1, #-1144]	; 0xfffffb88
    1378:	stccs	7, cr14, [r0, #-96]	; 0xffffffa0
    137c:	mrcge	4, 2, APSR_nzcv, cr10, cr15, {3}
    1380:	andcs	lr, r0, r1, ror #14
    1384:	stc	7, cr15, [r2], {255}	; 0xff
    1388:	stclle	8, cr2, [r1, #8]!
    138c:	strtmi	r4, [r1], -r6, asr #21
    1390:	orrscs	r4, ip, #12672	; 0x3180
    1394:	ldrbtmi	r4, [sl], #-2246	; 0xfffff73a
    1398:	andscc	r4, r8, #2097152000	; 0x7d000000
    139c:	strls	r4, [r1, #-1144]	; 0xfffffb88
    13a0:	bmi	ff13afb8 <__printf_chk@plt+0xff13a200>
    13a4:	stclmi	6, cr4, [r4, #132]	; 0x84
    13a8:	stmiami	r4, {r2, r4, r7, r8, r9, sp}^
    13ac:	ldrbtmi	r4, [sp], #-1146	; 0xfffffb86
    13b0:	ldrbtmi	r3, [r8], #-536	; 0xfffffde8
    13b4:	ldrbt	r9, [r9], r1, lsl #10
    13b8:	movwcs	lr, #18909	; 0x49dd
    13bc:	svclt	0x00043301
    13c0:	svccc	0x00fff1b2
    13c4:	addle	r2, sp, r0, lsl #4
    13c8:	andcs	lr, r0, r8, ror r7
    13cc:	mrrc	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    13d0:	ldcle	8, cr2, [sp, #8]!
    13d4:			; <UNDEFINED> instruction: 0x46214aba
    13d8:	movcs	r4, #11904	; 0x2e80
    13dc:	ldrbtmi	r4, [sl], #-2234	; 0xfffff746
    13e0:	andscc	r4, r8, #2097152000	; 0x7d000000
    13e4:	strls	r4, [r1, #-1144]	; 0xfffffb88
    13e8:	andcs	lr, r0, r0, ror #13
    13ec:	mcrr	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    13f0:	vsub.i8	d2, d0, d2
    13f4:	rsbmi	r8, r5, #229	; 0xe5
    13f8:			; <UNDEFINED> instruction: 0xf1c5b2ed
    13fc:	ldr	r0, [fp, r0, lsl #16]
    1400:			; <UNDEFINED> instruction: 0xf7ff2000
    1404:	stmdacs	r2, {r2, r6, sl, fp, sp, lr, pc}
    1408:	bmi	fec38a98 <__printf_chk@plt+0xfec37ce0>
    140c:	ldcmi	6, cr4, [r0, #132]!	; 0x84
    1410:	ldmmi	r0!, {r2, r5, r7, r8, r9, sp}
    1414:	ldrbtmi	r4, [sp], #-1146	; 0xfffffb86
    1418:	ldrbtmi	r3, [r8], #-536	; 0xfffffde8
    141c:	strb	r9, [r5], r1, lsl #10
    1420:	ldrmi	r2, [r3], -r0, lsl #4
    1424:	stcmi	7, cr14, [ip, #360]!	; 0x168
    1428:	bmi	feb12cb4 <__printf_chk@plt+0xfeb11efc>
    142c:	stmiami	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sp}
    1430:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    1434:	andscc	r4, r8, #120, 8	; 0x78000000
    1438:	andls	r9, r0, #4194304	; 0x400000
    143c:	andcs	r4, r3, r2, lsl #12
    1440:			; <UNDEFINED> instruction: 0xf7ff3203
    1444:	pkhbtmi	lr, r0, ip, lsl #25
    1448:	andcs	lr, r0, r6, ror r7
    144c:	ldc	7, cr15, [lr], {255}	; 0xff
    1450:	ldclle	8, cr2, [r0, #8]
    1454:	strtmi	r4, [r1], -r3, lsr #27
    1458:			; <UNDEFINED> instruction: 0x23b34aa3
    145c:	ldrbtmi	r4, [sp], #-2211	; 0xfffff75d
    1460:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    1464:			; <UNDEFINED> instruction: 0xf7ffe7e7
    1468:	andcs	lr, r0, r6, lsr ip
    146c:	stc	7, cr15, [lr], {255}	; 0xff
    1470:	stclle	8, cr2, [r0, #8]
    1474:			; <UNDEFINED> instruction: 0x46214d9e
    1478:	bicscs	r4, r9, #647168	; 0x9e000
    147c:	ldrbtmi	r4, [sp], #-2206	; 0xfffff762
    1480:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    1484:	ldrdcs	lr, [r0], -r7
    1488:	stc	7, cr15, [r0], {255}	; 0xff
    148c:	ldcle	8, cr2, [r2, #8]!
    1490:			; <UNDEFINED> instruction: 0x46214d9a
    1494:	bicscs	r4, r5, #630784	; 0x9a000
    1498:	ldrbtmi	r4, [sp], #-2202	; 0xfffff766
    149c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    14a0:	andcs	lr, r0, r9, asr #15
    14a4:	bl	ffcbf4a8 <__printf_chk@plt+0xffcbe6f0>
    14a8:	stcle	8, cr2, [pc], {2}
    14ac:	rsclt	r4, sp, #-805306362	; 0xd0000006
    14b0:	stmdaeq	r0, {r0, r2, r6, r7, r8, ip, sp, lr, pc}
    14b4:	andcs	lr, r0, r0, asr #14
    14b8:	bl	ffa3f4bc <__printf_chk@plt+0xffa3e704>
    14bc:	ldcle	8, cr2, [r0], {2}
    14c0:	streq	pc, [r0, #-458]	; 0xfffffe36
    14c4:			; <UNDEFINED> instruction: 0xf1c5b2ed
    14c8:	ldr	r0, [r5, -r0, lsl #16]!
    14cc:	strtmi	r4, [r9], -lr, lsl #21
    14d0:	bicscs	r4, r1, #36352	; 0x8e00
    14d4:	ldrbtmi	r4, [sl], #-2190	; 0xfffff772
    14d8:	andscc	r4, r8, #124, 8	; 0x7c000000
    14dc:	strls	r4, [r1], #-1144	; 0xfffffb88
    14e0:	bmi	fe33b394 <__printf_chk@plt+0xfe33a5dc>
    14e4:	stcmi	6, cr4, [ip], {81}	; 0x51
    14e8:	stmmi	ip, {r0, r2, r3, r6, r7, r8, r9, sp}
    14ec:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    14f0:	ldrbtmi	r3, [r8], #-536	; 0xfffffde8
    14f4:	str	r9, [r0, r1, lsl #8]!
    14f8:	svceq	0x0020f115
    14fc:	streq	pc, [r0], #-453	; 0xfffffe3b
    1500:			; <UNDEFINED> instruction: 0xf105d022
    1504:	blcs	c422d0 <__printf_chk@plt+0xc41518>
    1508:			; <UNDEFINED> instruction: 0xf1a4d821
    150c:	blcs	c42214 <__printf_chk@plt+0xc4145c>
    1510:	ldm	pc, {r0, r2, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    1514:	ldcne	0, cr15, [r9], {3}
    1518:	ldcne	12, cr1, [ip], {28}
    151c:			; <UNDEFINED> instruction: 0x1c1c191c
    1520:	ldcne	12, cr1, [ip], {28}
    1524:	ldcne	12, cr1, [ip], {28}
    1528:	ldcne	12, cr1, [ip], {28}
    152c:	ldcne	12, cr1, [ip], {28}
    1530:	ldcne	12, cr1, [r9], {28}
    1534:	ldcne	12, cr1, [ip], {28}
    1538:	ldmdbne	r9, {r2, r3, r4, sl, fp, ip}
    153c:			; <UNDEFINED> instruction: 0x1c191919
    1540:			; <UNDEFINED> instruction: 0x1c19191c
    1544:	ldmdbne	r9, {r2, r3, r4, r8, fp, ip}
    1548:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    154c:	strdcs	lr, [r0], -r4
    1550:	bl	fe73f554 <__printf_chk@plt+0xfe73e79c>
    1554:	stcle	8, cr2, [lr], {2}
    1558:			; <UNDEFINED> instruction: 0xf1c4b2e4
    155c:	strbt	r0, [fp], r0, lsl #16
    1560:			; <UNDEFINED> instruction: 0xf7ff2000
    1564:	stmdacs	r2, {r2, r4, r7, r8, r9, fp, sp, lr, pc}
    1568:			; <UNDEFINED> instruction: 0xf1cbdc10
    156c:	rsclt	r0, sp, #0, 10
    1570:	stmdaeq	r0, {r0, r2, r6, r7, r8, ip, sp, lr, pc}
    1574:	bmi	1abb0fc <__printf_chk@plt+0x1aba344>
    1578:	stclmi	6, cr4, [sl], #-164	; 0xffffff5c
    157c:	stmdami	sl!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sp}^
    1580:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    1584:	ldrbtmi	r3, [r8], #-536	; 0xfffffde8
    1588:	ldrb	r9, [r6, -r1, lsl #8]
    158c:	ldrbmi	r4, [r9], -r7, ror #20
    1590:	bicscs	r4, sp, #26368	; 0x6700
    1594:	ldrbtmi	r4, [sl], #-2151	; 0xfffff799
    1598:	andscc	r4, r8, #124, 8	; 0x7c000000
    159c:	strls	r4, [r1], #-1144	; 0xfffffb88
    15a0:	andcs	lr, r0, fp, asr #14
    15a4:	bl	1cbf5a8 <__printf_chk@plt+0x1cbe7f0>
    15a8:			; <UNDEFINED> instruction: 0xf77f2802
    15ac:	stclmi	15, cr10, [r2, #-144]!	; 0xffffff70
    15b0:	bmi	1892e3c <__printf_chk@plt+0x1892084>
    15b4:	stmdami	r2!, {r0, r2, r6, r7, r8, r9, sp}^
    15b8:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    15bc:			; <UNDEFINED> instruction: 0xe73a4478
    15c0:	strtmi	r4, [r1], -r0, ror #26
    15c4:			; <UNDEFINED> instruction: 0x23ae4a60
    15c8:	ldrbtmi	r4, [sp], #-2144	; 0xfffff7a0
    15cc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    15d0:	svclt	0x0000e731
    15d4:	andeq	r1, r1, r8, asr #2
    15d8:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    15dc:	andeq	r1, r1, sl, lsr #2
    15e0:	andeq	r0, r0, r0, asr #1
    15e4:	strheq	r0, [r0], -r4
    15e8:	andeq	r0, r1, lr, lsl #31
    15ec:	andeq	r0, r0, r4, lsl ip
    15f0:	ldrdeq	r1, [r1], -r6
    15f4:	strheq	r0, [r0], -ip
    15f8:	muleq	r1, lr, r1
    15fc:	muleq	r1, lr, r1
    1600:	andeq	r0, r0, sl, lsl #23
    1604:	andeq	r0, r0, r8, lsr #27
    1608:	andeq	r0, r0, r8, ror #19
    160c:	andeq	r0, r0, r4, asr #1
    1610:	andeq	r0, r0, r8, asr #1
    1614:	andeq	r0, r1, r6, ror #31
    1618:	andeq	r0, r0, r4, ror #25
    161c:	andeq	r1, r1, r4, lsl #1
    1620:	andeq	r1, r1, r8, ror r0
    1624:	ldrdeq	r0, [r0], -r8
    1628:	andeq	r0, r0, lr, asr r8
    162c:	andeq	r0, r0, r4, lsl #17
    1630:			; <UNDEFINED> instruction: 0x00000bb8
    1634:	strdeq	r0, [r0], -sl
    1638:	andeq	r0, r0, r2, ror r9
    163c:	andeq	r0, r0, ip, lsr #15
    1640:	andeq	r0, r0, r6, ror #22
    1644:	andeq	r0, r0, sl, asr #15
    1648:	andeq	r0, r0, sl, ror r7
    164c:	andeq	r0, r0, r4, lsr fp
    1650:	andeq	r0, r0, r4, lsr #15
    1654:	andeq	r0, r0, sl, lsl r9
    1658:	andeq	r0, r0, ip, lsl #22
    165c:	andeq	r0, r0, lr, asr #14
    1660:	andeq	r0, r0, r4, lsr r9
    1664:	andeq	r0, r0, r2, ror #21
    1668:	andeq	r0, r0, r4, lsr #14
    166c:	andeq	r0, r0, r6, lsr r9
    1670:	andeq	r0, r0, r0, asr #21
    1674:	andeq	r0, r0, r2, lsl #14
    1678:	andeq	r0, r0, r0, asr #17
    167c:	muleq	r0, r6, sl
    1680:	ldrdeq	r0, [r0], -r8
    1684:	andeq	r0, r0, sl, lsl #18
    1688:	andeq	r0, r0, r4, ror sl
    168c:			; <UNDEFINED> instruction: 0x000006b6
    1690:	andeq	r0, r0, r0, ror #16
    1694:	andeq	r0, r0, r2, asr sl
    1698:	muleq	r0, r4, r6
    169c:	strdeq	r0, [r0], -r6
    16a0:			; <UNDEFINED> instruction: 0x000007bc
    16a4:	andeq	r0, r0, r4, lsr r5
    16a8:	andeq	r0, r0, lr, asr #17
    16ac:	andeq	r0, r0, ip, lsl r7
    16b0:	andeq	r0, r0, ip, lsl #10
    16b4:			; <UNDEFINED> instruction: 0x000008b8
    16b8:	andeq	r0, r0, r6, ror #14
    16bc:	strdeq	r0, [r0], -r6
    16c0:	andeq	r0, r0, r6, lsl #17
    16c4:	andeq	r0, r0, ip, ror #14
    16c8:	andeq	r0, r0, r4, asr #9
    16cc:	andeq	r0, r0, r0, asr r8
    16d0:	andeq	r0, r0, r2, asr #13
    16d4:	andeq	r0, r0, lr, lsl #9
    16d8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    16dc:	andeq	r0, r0, r2, lsr r8
    16e0:	andeq	r0, r0, r4, ror r4
    16e4:	andeq	r0, r0, r6, lsr r7
    16e8:	andeq	r0, r0, r4, lsl #16
    16ec:	andeq	r0, r0, r6, asr #8
    16f0:	andeq	r0, r0, r6, ror #14
    16f4:	andeq	r0, r0, r4, ror #15
    16f8:	andeq	r0, r0, r6, lsr #8
    16fc:	andeq	r0, r0, sl, ror #14
    1700:	andeq	r0, r0, r8, asr #15
    1704:	andeq	r0, r0, sl, lsl #8
    1708:	andeq	r0, r0, lr, lsl #15
    170c:	andeq	r0, r0, ip, lsl #14
    1710:	andeq	r0, r0, ip, asr #7
    1714:	andeq	r0, r0, r8, ror r7
    1718:	ldrdeq	r0, [r0], -lr
    171c:			; <UNDEFINED> instruction: 0x000003b6
    1720:	andeq	r0, r0, r4, ror #13
    1724:	andeq	r0, r0, lr, lsr #12
    1728:	andeq	r0, r0, r2, lsr #6
    172c:	andeq	r0, r0, lr, asr #13
    1730:	andeq	r0, r0, ip, ror #12
    1734:	andeq	r0, r0, ip, lsl #6
    1738:	ldrdeq	r0, [r0], -ip
    173c:	andeq	r0, r0, sl, lsr #13
    1740:	andeq	r0, r0, ip, ror #5
    1744:	andeq	r0, r0, lr, lsr #11
    1748:	muleq	r0, r8, r6
    174c:	ldrdeq	r0, [r0], -sl
    1750:	bleq	3d894 <__printf_chk@plt+0x3cadc>
    1754:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1758:	strbtmi	fp, [sl], -r2, lsl #24
    175c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1760:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1764:	ldrmi	sl, [sl], #776	; 0x308
    1768:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    176c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1770:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1774:			; <UNDEFINED> instruction: 0xf85a4b06
    1778:	stmdami	r6, {r0, r1, ip, sp}
    177c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1780:	bl	bf784 <__printf_chk@plt+0xbe9cc>
    1784:	b	fe3bf788 <__printf_chk@plt+0xfe3be9d0>
    1788:	muleq	r1, r0, r7
    178c:	ldrdeq	r0, [r0], -r4
    1790:	andeq	r0, r0, ip, asr #1
    1794:	strheq	r0, [r0], -r8
    1798:	ldr	r3, [pc, #20]	; 17b4 <__printf_chk@plt+0x9fc>
    179c:	ldr	r2, [pc, #20]	; 17b8 <__printf_chk@plt+0xa00>
    17a0:	add	r3, pc, r3
    17a4:	ldr	r2, [r3, r2]
    17a8:	cmp	r2, #0
    17ac:	bxeq	lr
    17b0:	b	d94 <__gmon_start__@plt>
    17b4:	andeq	r0, r1, r0, ror r7
    17b8:	ldrdeq	r0, [r0], -ip
    17bc:	blmi	1d37dc <__printf_chk@plt+0x1d2a24>
    17c0:	bmi	1d29a8 <__printf_chk@plt+0x1d1bf0>
    17c4:	addmi	r4, r3, #2063597568	; 0x7b000000
    17c8:	andle	r4, r3, sl, ror r4
    17cc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    17d0:	ldrmi	fp, [r8, -r3, lsl #2]
    17d4:	svclt	0x00004770
    17d8:	andeq	r0, r1, r4, asr #16
    17dc:	andeq	r0, r1, r0, asr #16
    17e0:	andeq	r0, r1, ip, asr #14
    17e4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    17e8:	stmdbmi	r9, {r3, fp, lr}
    17ec:	bmi	2529d4 <__printf_chk@plt+0x251c1c>
    17f0:	bne	2529dc <__printf_chk@plt+0x251c24>
    17f4:	svceq	0x00cb447a
    17f8:			; <UNDEFINED> instruction: 0x01a1eb03
    17fc:	andle	r1, r3, r9, asr #32
    1800:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1804:	ldrmi	fp, [r8, -r3, lsl #2]
    1808:	svclt	0x00004770
    180c:	andeq	r0, r1, r8, lsl r8
    1810:	andeq	r0, r1, r4, lsl r8
    1814:	andeq	r0, r1, r0, lsr #14
    1818:	andeq	r0, r0, r0, ror #1
    181c:	blmi	2aec44 <__printf_chk@plt+0x2ade8c>
    1820:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1824:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1828:	blmi	26fddc <__printf_chk@plt+0x26f024>
    182c:	ldrdlt	r5, [r3, -r3]!
    1830:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1834:			; <UNDEFINED> instruction: 0xf7ff6818
    1838:			; <UNDEFINED> instruction: 0xf7ffeab4
    183c:	blmi	1c1740 <__printf_chk@plt+0x1c0988>
    1840:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1844:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1848:	andeq	r0, r1, r2, ror #15
    184c:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    1850:	andeq	r0, r0, r4, ror #1
    1854:	andeq	r0, r1, sl, asr #15
    1858:	andeq	r0, r1, r2, asr #15
    185c:	svclt	0x0000e7c4
    1860:	mvnsmi	lr, #737280	; 0xb4000
    1864:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1868:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    186c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1870:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1874:	blne	1d92a70 <__printf_chk@plt+0x1d91cb8>
    1878:	strhle	r1, [sl], -r6
    187c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1880:	svccc	0x0004f855
    1884:	strbmi	r3, [sl], -r1, lsl #8
    1888:	ldrtmi	r4, [r8], -r1, asr #12
    188c:	adcmi	r4, r6, #152, 14	; 0x2600000
    1890:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1894:	svclt	0x000083f8
    1898:	andeq	r0, r1, r2, asr #10
    189c:	andeq	r0, r1, r8, lsr r5
    18a0:	svclt	0x00004770

Disassembly of section .fini:

000018a4 <.fini>:
    18a4:	push	{r3, lr}
    18a8:	pop	{r3, pc}
