

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:1,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
fa24d9d62d9e9d43df0eb292e3b27e2e  /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS > _cuobjdump_complete_output_0mEr4m"
Parsing file _cuobjdump_complete_output_0mEr4m
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x404fc4, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_5WxsfA"
Running: cat _ptx_5WxsfA | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_lRLNqN
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_lRLNqN --output-file  /dev/null 2> _ptx_5WxsfAinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_5WxsfA _ptx2_lRLNqN _ptx_5WxsfAinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(52,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92000 (ipc=184.0) sim_rate=46000 (inst/sec) elapsed = 0:0:00:02 / Tue Apr 16 16:54:33 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(56,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(44,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1267,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1268,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1279,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1280,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1281,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1285,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1285,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1287,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1287,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1287,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1289,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1290,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1290,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1291,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1291,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1291,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1291,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1292,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1293,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1294,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1295,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1297,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1297,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1297,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1299,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1301,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1303,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1303,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1303,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1303,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1304,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1305,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1306,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1306,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1307,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1308,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1309,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1309,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1310,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1310,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1311,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1311,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1315,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1315,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1315,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1316,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1316,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1317,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1317,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1319,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1321,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1322,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1322,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1323,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1323,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1328,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1329,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1330,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1330,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1331,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1332,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1333,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1334,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1334,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1335,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1335,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1335,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1335,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1336,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1336,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1337,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1337,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1338,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1339,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1339,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1339,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1339,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1340,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1341,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1342,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1343,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1344,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1345,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1345,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1345,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1345,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1346,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1347,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1348,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1349,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1351,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1351,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1354,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1355,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1357,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1357,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1357,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1357,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1358,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1358,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1358,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1359,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1359,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1360,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1360,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1361,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1363,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1363,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1364,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1365,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1370,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1370,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1371,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1372,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1372,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1372,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1373,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1374,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1376,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1376,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1377,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1378,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1379,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1379,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1380,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1381,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1382,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1382,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1383,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1384,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(159,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(114,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 459048 (ipc=306.0) sim_rate=153016 (inst/sec) elapsed = 0:0:00:03 / Tue Apr 16 16:54:34 2019
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(122,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1764,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1769,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1770,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1778,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1779,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1788,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1789,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1792,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1793,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1801,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1801,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1802,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1802,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1802,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1803,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1803,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1803,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1807,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1808,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1822,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1822,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1823,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1824,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1829,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1830,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1833,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1834,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1844,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1845,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1847,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1848,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1849,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1852,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1853,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1860,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1861,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1863,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1864,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1864,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1865,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1868,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1869,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1870,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1871,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1871,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1872,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1873,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1875,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1876,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1876,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1876,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1877,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1881,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1882,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1883,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1885,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1886,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1888,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1889,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1895,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1896,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(120,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1898,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1898,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1899,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1899,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1899,0), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1900,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1900,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1900,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1900,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1900,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1901,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1901,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1902,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1902,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1909,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1910,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1912,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1912,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1913,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1914,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1932,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1932,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1933,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1933,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1934,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1934,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1935,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1939,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1940,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1940,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1942,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1944,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1945,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1948,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1949,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1949,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1950,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1952,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1959,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1959,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1960,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1961,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1967,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1967,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1969,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1972,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1973,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1982,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1983,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1985,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1985,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1986,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1987,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1988,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1994,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1997,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 721873 (ipc=360.9) sim_rate=180468 (inst/sec) elapsed = 0:0:00:04 / Tue Apr 16 16:54:35 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2004,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2004,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2005,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2006,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2006,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2007,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2008,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(2009,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2009,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2010,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2015,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2018,0), 5 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(214,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2027,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2034,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2048,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2050,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2056,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2076,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2124,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(226,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2183,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2185,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2196,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2245,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2246,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2247,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2254,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2259,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2299,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2308,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2310,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2313,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2321,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2326,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2326,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2332,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2338,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2341,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2356,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2365,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2367,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2371,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2382,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2386,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2388,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2392,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2396,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2400,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2403,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2403,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2405,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2405,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2411,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2412,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2416,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2419,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2419,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2420,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2420,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2421,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2421,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2437,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2442,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2443,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2446,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2449,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2451,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2453,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2460,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2462,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2463,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2474,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2475,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2475,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2476,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2480,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2485,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2485,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2486,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2486,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 908277 (ipc=363.3) sim_rate=181655 (inst/sec) elapsed = 0:0:00:05 / Tue Apr 16 16:54:36 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2576,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2580,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2593,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2611,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2651,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2656,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2664,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2673,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2683,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5947,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5948
gpu_sim_insn = 917736
gpu_ipc =     154.2932
gpu_tot_sim_cycle = 5948
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     154.2932
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 205
gpu_total_sim_rate=183547

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19521
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0493
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 204
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 398
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 161
	L1D_cache_core[10]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 157
	L1D_cache_core[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 180
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 1100
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1100
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18559
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 4511
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1100
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9061	W0_Idle:18638	W0_Scoreboard:24176	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
GPGPU-Sim: synchronize waiting for inactive GPU simulation
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 263 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5947 
mrq_lat_table:377 	34 	56 	63 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	358 	167 	13 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1584         0      5929         0         0         0         0         0         0         0       954       915      1787      1779         0         0 
dram[1]:      1197         0         0         0         0         0         0         0         0         0       959       916      1797      1766         0      3990 
dram[2]:         0         0         0      3113         0      1632         0         0         0      4325       947       925      1787      1569         0         0 
dram[3]:         0         0         0      5122         0      4724         0         0         0         0       963       938      1800      1774         0         0 
dram[4]:         0      3916         0         0         0      5522         0         0         0         0      1272      2575      1763      1785      3182         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       919       944      1772      1797      5594         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1055    none         125    none      none      none      none      none      none      none         267       270       273       264    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         273       270       268       271    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       268       266       264       250    none      none  
dram[3]:     none      none      none         126    none         126    none      none      none      none         274       284       275       269    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         297       256       264       273       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         264       269       268       272       268    none  
maximum mf latency per bank:
dram[0]:        283         0       251         0         0         0         0         0         0         0       283       287       281       278         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       287       292       305       316         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       288       278       291       275         0         0
dram[3]:          0         0         0       252         0       252         0         0         0         0       277       301       284       308         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       277       286       279       301       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       277       284       296       302       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f9f1751ae40 :  mf: uid= 36955, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5945), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7656 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04662
n_activity=1035 dram_eff=0.3536
bk0: 8a 7750i bk1: 0a 7847i bk2: 2a 7827i bk3: 0a 7848i bk4: 0a 7849i bk5: 0a 7850i bk6: 0a 7852i bk7: 0a 7852i bk8: 0a 7853i bk9: 0a 7853i bk10: 40a 7736i bk11: 44a 7671i bk12: 44a 7739i bk13: 44a 7716i bk14: 0a 7849i bk15: 0a 7850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0349
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7659 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04738
n_activity=889 dram_eff=0.4184
bk0: 4a 7827i bk1: 0a 7847i bk2: 0a 7849i bk3: 0a 7849i bk4: 0a 7850i bk5: 0a 7850i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7854i bk9: 0a 7854i bk10: 40a 7714i bk11: 44a 7672i bk12: 48a 7707i bk13: 44a 7641i bk14: 0a 7850i bk15: 6a 7825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0426697
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7665 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.0456
n_activity=905 dram_eff=0.3956
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7852i bk3: 2a 7829i bk4: 0a 7850i bk5: 2a 7834i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7855i bk9: 2a 7832i bk10: 40a 7740i bk11: 44a 7700i bk12: 44a 7728i bk13: 42a 7704i bk14: 0a 7848i bk15: 0a 7848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0165584
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7671 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04433
n_activity=820 dram_eff=0.4244
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7851i bk3: 2a 7830i bk4: 0a 7851i bk5: 2a 7828i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7853i bk9: 0a 7854i bk10: 40a 7724i bk11: 44a 7628i bk12: 44a 7733i bk13: 40a 7706i bk14: 0a 7847i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0406318
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7648 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.0484
n_activity=979 dram_eff=0.3882
bk0: 0a 7846i bk1: 2a 7827i bk2: 0a 7850i bk3: 0a 7850i bk4: 0a 7851i bk5: 2a 7831i bk6: 0a 7853i bk7: 0a 7854i bk8: 0a 7856i bk9: 0a 7856i bk10: 48a 7668i bk11: 46a 7634i bk12: 44a 7716i bk13: 40a 7654i bk14: 4a 7826i bk15: 0a 7845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0455993
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7672 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04433
n_activity=749 dram_eff=0.4646
bk0: 0a 7847i bk1: 0a 7849i bk2: 0a 7849i bk3: 0a 7850i bk4: 0a 7850i bk5: 0a 7851i bk6: 0a 7851i bk7: 0a 7854i bk8: 0a 7854i bk9: 0a 7854i bk10: 44a 7723i bk11: 44a 7646i bk12: 44a 7714i bk13: 40a 7710i bk14: 2a 7832i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0459814

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0302
	minimum = 6
	maximum = 37
Network latency average = 9.50168
	minimum = 6
	maximum = 37
Slowest packet = 760
Flit latency average = 8.2177
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00742235
	minimum = 0.00588433 (at node 6)
	maximum = 0.0129455 (at node 15)
Accepted packet rate average = 0.00742235
	minimum = 0.00588433 (at node 6)
	maximum = 0.0129455 (at node 15)
Injected flit rate average = 0.0215946
	minimum = 0.00588433 (at node 6)
	maximum = 0.0576664 (at node 15)
Accepted flit rate average= 0.0215946
	minimum = 0.0070612 (at node 19)
	maximum = 0.0443847 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.0302 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Network latency average = 9.50168 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Flit latency average = 8.2177 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Accepted packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Injected flit rate average = 0.0215946 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0576664 (1 samples)
Accepted flit rate average = 0.0215946 (1 samples)
	minimum = 0.0070612 (1 samples)
	maximum = 0.0443847 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 183547 (inst/sec)
gpgpu_simulation_rate = 1189 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5948)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(41,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(26,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(47,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (371,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(372,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (375,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(376,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (378,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,5948)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(379,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (384,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(385,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (385,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(386,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (390,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(391,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (391,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(392,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (393,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(394,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (398,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(399,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (399,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(400,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (400,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,5948)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(401,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (401,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (401,5948), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(402,5948)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(403,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (404,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(405,5948)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(45,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (405,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(406,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (411,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (411,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(412,5948)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(412,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (417,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (417,5948), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(418,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (418,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(419,5948)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(419,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (423,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (423,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(424,5948)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(424,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (432,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (432,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (432,5948), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(433,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(434,5948)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(435,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (437,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(438,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (439,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (439,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (439,5948), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(440,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (440,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (440,5948), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(441,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(441,5948)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(442,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(442,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (443,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(444,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (455,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(456,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (457,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (457,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (457,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (457,5948), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(458,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(458,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(458,5948)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(459,5948)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(459,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (465,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(466,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (467,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (467,5948), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(468,5948)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(469,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (469,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(470,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (472,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (472,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(473,5948)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(473,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (475,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (475,5948), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(476,5948)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(477,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (478,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(479,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (482,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(483,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (483,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(484,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (494,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(495,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (495,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(496,5948)
GPGPU-Sim uArch: cycles simulated: 6448  inst.: 1279435 (ipc=723.4) sim_rate=182776 (inst/sec) elapsed = 0:0:00:07 / Tue Apr 16 16:54:38 2019
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(112,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (539,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (539,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(540,5948)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(540,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (547,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(548,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (555,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(556,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (565,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (565,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(566,5948)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(566,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (568,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (568,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(569,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(570,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (573,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (573,5948), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(574,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (574,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (574,5948), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(575,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(575,5948)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(576,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (577,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(578,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (579,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (579,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (579,5948), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(580,5948)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(580,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(581,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (581,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (581,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(582,5948)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(583,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (585,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (585,5948), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(586,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (586,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (586,5948), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(587,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(587,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (587,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (587,5948), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(588,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(588,5948)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(589,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (589,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (589,5948), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(590,5948)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(591,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (601,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(602,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (606,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(607,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (610,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(611,5948)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(161,0,0) tid=(246,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (729,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(730,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (731,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(732,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (759,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(760,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (762,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(763,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (766,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(767,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (769,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(770,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (773,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(774,5948)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(183,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (779,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(780,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (780,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(781,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (781,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(782,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (782,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(783,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (791,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(792,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (793,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(794,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (795,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(796,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (805,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(806,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (810,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (810,5948), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(811,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (811,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(812,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(812,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (813,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(814,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (817,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(818,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (821,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (821,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (821,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(822,5948)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(822,5948)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(823,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (823,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(824,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (832,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(833,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (837,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (837,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (837,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (837,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (837,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(838,5948)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(838,5948)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(838,5948)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(838,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(839,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (841,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(842,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (845,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(846,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (861,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(862,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (864,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(865,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (875,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (875,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(876,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(877,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (879,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(880,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (880,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(881,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (885,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(886,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (891,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(892,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (894,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(895,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (900,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(901,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (903,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(904,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (905,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(906,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (907,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(908,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (909,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (909,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(910,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(910,5948)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (913,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(914,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (914,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(915,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (917,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (917,5948), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(918,5948)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(919,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (925,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(926,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (928,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(929,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (929,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(930,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (932,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(933,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (937,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(938,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (944,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(945,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (959,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(960,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (967,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(968,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (993,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(994,5948)
GPGPU-Sim uArch: cycles simulated: 6948  inst.: 1644153 (ipc=726.4) sim_rate=205519 (inst/sec) elapsed = 0:0:00:08 / Tue Apr 16 16:54:39 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1000,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1001,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1014,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1015,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1033,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1033,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1033,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1034,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1034,5948)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1034,5948)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(202,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1034,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1034,5948), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1035,5948)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1036,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1040,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1041,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1041,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1042,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1043,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1044,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1044,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1044,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1044,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1044,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1045,5948)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1045,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1045,5948)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1046,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1051,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1051,5948), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1052,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1053,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1055,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1056,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1072,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1073,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1074,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1075,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1077,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1079,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1081,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1081,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1091,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1095,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1095,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1097,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1101,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1101,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1129,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1129,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1140,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1141,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1149,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1156,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1159,5948), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(240,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1169,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1172,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1180,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1181,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1184,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1186,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1187,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1189,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1190,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1194,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1197,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1200,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1201,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1208,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1220,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1222,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1223,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1226,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1228,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1229,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1231,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1234,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1242,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1244,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1248,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1252,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1256,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1261,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1267,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1268,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1271,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1284,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1286,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1293,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1295,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1297,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1297,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1302,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1302,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1305,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1306,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1307,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1309,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1312,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1312,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1314,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1317,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1320,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1327,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1331,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1342,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1348,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1353,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1356,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1358,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1390,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1392,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1400,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1402,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1406,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1413,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1421,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1426,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1447,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1467,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7448  inst.: 1835101 (ipc=611.6) sim_rate=203900 (inst/sec) elapsed = 0:0:00:09 / Tue Apr 16 16:54:40 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2891,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (3833,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4422,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4541,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4667,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5447,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5828,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5893,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5894
gpu_sim_insn = 919016
gpu_ipc =     155.9240
gpu_tot_sim_cycle = 11842
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     155.1049
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 481
gpu_total_sim_rate=204083

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 38798
	L1I_total_cache_misses = 973
	L1I_total_cache_miss_rate = 0.0251
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 317
	L1D_cache_core[1]: Access = 464, Miss = 175, Miss_rate = 0.377, Pending_hits = 193, Reservation_fails = 121
	L1D_cache_core[2]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[3]: Access = 356, Miss = 115, Miss_rate = 0.323, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 342, Miss = 104, Miss_rate = 0.304, Pending_hits = 210, Reservation_fails = 113
	L1D_cache_core[5]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 33
	L1D_cache_core[6]: Access = 310, Miss = 93, Miss_rate = 0.300, Pending_hits = 192, Reservation_fails = 504
	L1D_cache_core[7]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 43
	L1D_cache_core[8]: Access = 272, Miss = 64, Miss_rate = 0.235, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[9]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 252
	L1D_cache_core[10]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[11]: Access = 334, Miss = 100, Miss_rate = 0.299, Pending_hits = 210, Reservation_fails = 32
	L1D_cache_core[12]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 157
	L1D_cache_core[13]: Access = 264, Miss = 62, Miss_rate = 0.235, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[14]: Access = 310, Miss = 87, Miss_rate = 0.281, Pending_hits = 198, Reservation_fails = 256
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1282
	L1D_total_cache_miss_rate = 0.2789
	L1D_total_cache_pending_hits = 3031
	L1D_total_cache_reservation_fails = 1828
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1815
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37825
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 973
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 5239
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1105
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1828
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10520	W0_Idle:38479	W0_Scoreboard:55394	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8840 {8:1105,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 336 {8:42,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 150280 {136:1105,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5712 {136:42,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 206 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11841 
mrq_lat_table:501 	34 	78 	71 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	699 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1337 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	773 	323 	24 	0 	0 	0 	0 	2 	9 	39 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         4         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1584      3710      5929      4126         0         0         0      4788      2625      3585      2425      2929      1787      1779      1825      3110 
dram[1]:      1197         0         0         0      4141      3013         0      2332       918         0      1659       916      1797      1766      2250      3990 
dram[2]:         0      4643      3985      3113         0      2845         0      5429         0      4325       947       925      1787      2466      2138      3807 
dram[3]:      1256      3038      2104      5122         0      4724      2363      3310      4244      4528       963       938      1800      1944      2175      2453 
dram[4]:      3413      3916         0         0         0      5522      2788         0      4835      2913      1272      2575      1763      1785      3182      2578 
dram[5]:      1379      2379      2304      1415      2510      1532      3446      1412      3779      3307       919       944      1772      1797      5594      1884 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1055       126       160       125    none      none      none         125       176       124       399       424       441       420       262       263
dram[1]:          0    none      none      none         126       125    none         201       268    none         423       431       406       422       268       374
dram[2]:     none         126       126       196    none         176    none         126    none         151       417       437       416       426       411       268
dram[3]:        272       126       124       160    none         197       126       124       126       268       431       464       444       401       261       260
dram[4]:        126       197    none      none      none         160       126    none         177       126       698       379       395       403       295       309
dram[5]:        268       147       126       271       124       268       126       268       126       126       425       433       413       431       305       263
maximum mf latency per bank:
dram[0]:        283       252       251       251         0         0         0       251       268       251       283       287       281       278       268       268
dram[1]:          0         0         0         0       252       251         0       277       268         0       287       292       305       316       268       268
dram[2]:          0       252       252       252         0       268         0       252         0       277       288       278       291       279       268       268
dram[3]:        272       252       251       252         0       252       252       251       252       268       277       301       284       308       268       268
dram[4]:        252       252         0         0         0       252       259         0       272       252       277       286       279       301       268       268
dram[5]:        268       251       252       271       252       268       252       268       252       252       277       284       296       302       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15630 n_nop=15381 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02866
n_activity=1583 dram_eff=0.283
bk0: 8a 15527i bk1: 2a 15603i bk2: 4a 15590i bk3: 2a 15603i bk4: 0a 15628i bk5: 0a 15631i bk6: 0a 15633i bk7: 2a 15612i bk8: 4a 15583i bk9: 4a 15594i bk10: 42a 15477i bk11: 46a 15412i bk12: 46a 15511i bk13: 44a 15494i bk14: 6a 15604i bk15: 4a 15608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0227767
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15630 n_nop=15399 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.02738
n_activity=1301 dram_eff=0.329
bk0: 4a 15605i bk1: 0a 15627i bk2: 0a 15629i bk3: 0a 15630i bk4: 2a 15608i bk5: 2a 15609i bk6: 0a 15631i bk7: 6a 15553i bk8: 2a 15613i bk9: 0a 15631i bk10: 42a 15457i bk11: 44a 15449i bk12: 50a 15480i bk13: 46a 15414i bk14: 2a 15612i bk15: 10a 15595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0245681
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15630 n_nop=15388 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.0279
n_activity=1521 dram_eff=0.2867
bk0: 0a 15628i bk1: 2a 15608i bk2: 2a 15609i bk3: 4a 15593i bk4: 0a 15630i bk5: 4a 15580i bk6: 0a 15629i bk7: 2a 15608i bk8: 0a 15633i bk9: 12a 15504i bk10: 40a 15516i bk11: 44a 15478i bk12: 46a 15480i bk13: 46a 15426i bk14: 2a 15609i bk15: 2a 15609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0120282
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15630 n_nop=15381 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02917
n_activity=1534 dram_eff=0.2973
bk0: 2a 15613i bk1: 2a 15606i bk2: 4a 15591i bk3: 4a 15591i bk4: 0a 15629i bk5: 2a 15607i bk6: 2a 15608i bk7: 4a 15595i bk8: 2a 15610i bk9: 2a 15617i bk10: 42a 15474i bk11: 44a 15405i bk12: 46a 15509i bk13: 44a 15429i bk14: 8a 15597i bk15: 10a 15593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0225208
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x8025ac00, atomic=0 1 entries : 0x7f9f162a7880 :  mf: uid= 63702, sid04:w32, part=4, addr=0x8025ac60, load , size=32, unknown  status = IN_PARTITION_DRAM (11839), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15630 n_nop=15369 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03058
n_activity=1474 dram_eff=0.3243
bk0: 2a 15602i bk1: 2a 15604i bk2: 0a 15628i bk3: 0a 15628i bk4: 0a 15632i bk5: 4a 15597i bk6: 4a 15587i bk7: 0a 15633i bk8: 4a 15584i bk9: 2a 15610i bk10: 50a 15417i bk11: 48a 15396i bk12: 44a 15495i bk13: 46a 15421i bk14: 16a 15583i bk15: 6a 15601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0259757
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15630 n_nop=15381 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02905
n_activity=1455 dram_eff=0.312
bk0: 2a 15610i bk1: 6a 15575i bk2: 2a 15606i bk3: 2a 15609i bk4: 4a 15590i bk5: 2a 15613i bk6: 2a 15607i bk7: 2a 15618i bk8: 2a 15611i bk9: 2a 15610i bk10: 46a 15472i bk11: 44a 15422i bk12: 44a 15493i bk13: 42a 15484i bk14: 8a 15551i bk15: 8a 15591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0257198

========= L2 cache stats =========
L2_cache_bank[0]: Access = 139, Miss = 55, Miss_rate = 0.396, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 102, Miss = 52, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 119, Miss = 51, Miss_rate = 0.429, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 105, Miss = 54, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 90, Miss = 45, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 115, Miss = 58, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 106, Miss = 56, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 102, Miss = 55, Miss_rate = 0.539, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 102, Miss = 54, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1348
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4800
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 519
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5966
icnt_total_pkts_simt_to_mem=1534
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.93484
	minimum = 6
	maximum = 32
Network latency average = 8.47274
	minimum = 6
	maximum = 27
Slowest packet = 1411
Flit latency average = 7.25818
	minimum = 6
	maximum = 23
Slowest flit = 3978
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00945092
	minimum = 0.00508992 (at node 8)
	maximum = 0.0184934 (at node 1)
Accepted packet rate average = 0.00945092
	minimum = 0.00508992 (at node 8)
	maximum = 0.0184934 (at node 1)
Injected flit rate average = 0.0253365
	minimum = 0.00508992 (at node 8)
	maximum = 0.0519172 (at node 23)
Accepted flit rate average= 0.0253365
	minimum = 0.00865287 (at node 19)
	maximum = 0.0571768 (at node 1)
Injected packet length average = 2.68085
Accepted packet length average = 2.68085
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.48252 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34.5 (2 samples)
Network latency average = 8.98721 (2 samples)
	minimum = 6 (2 samples)
	maximum = 32 (2 samples)
Flit latency average = 7.73794 (2 samples)
	minimum = 6 (2 samples)
	maximum = 28.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00843663 (2 samples)
	minimum = 0.00548713 (2 samples)
	maximum = 0.0157195 (2 samples)
Accepted packet rate average = 0.00843663 (2 samples)
	minimum = 0.00548713 (2 samples)
	maximum = 0.0157195 (2 samples)
Injected flit rate average = 0.0234655 (2 samples)
	minimum = 0.00548713 (2 samples)
	maximum = 0.0547918 (2 samples)
Accepted flit rate average = 0.0234655 (2 samples)
	minimum = 0.00785703 (2 samples)
	maximum = 0.0507807 (2 samples)
Injected packet size average = 2.78139 (2 samples)
Accepted packet size average = 2.78139 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 204083 (inst/sec)
gpgpu_simulation_rate = 1315 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11842)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11842)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11842)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11842)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11842)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11842)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11842)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11842)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11842)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11842)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11842)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11842)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11842)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11842)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11842)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11842)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11842)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11842)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11842)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11842)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11842)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11842)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11842)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11842)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11842)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11842)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11842)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11842)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11842)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11842)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11842)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11842)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11842)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11842)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11842)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11842)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11842)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11842)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11842)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11842)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11842)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11842)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11842)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11842)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11842)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11842)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11842)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11842)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11842)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11842)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11842)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11842)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11842)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11842)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11842)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11842)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11842)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11842)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11842)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11842)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11842)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11842)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11842)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11842)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11842)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11842)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11842)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11842)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11842)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11842)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11842)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11842)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11842)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11842)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11842)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11842)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11842)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11842)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11842)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11842)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11842)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11842)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11842)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11842)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11842)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11842)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11842)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11842)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11842)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11842)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(78,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(57,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(57,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (372,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (372,11842), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(373,11842)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(373,11842)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (373,11842), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(374,11842)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (376,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (376,11842), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(377,11842)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(377,11842)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (378,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (378,11842), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(379,11842)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(379,11842)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (387,11842), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(388,11842)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (388,11842), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(389,11842)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (389,11842), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(390,11842)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (390,11842), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(391,11842)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (391,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (391,11842), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(392,11842)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(392,11842)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (392,11842), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(393,11842)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (397,11842), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(398,11842)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (399,11842), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(400,11842)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (400,11842), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(401,11842)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (405,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (405,11842), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(406,11842)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (406,11842), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(407,11842)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(407,11842)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (411,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (411,11842), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(412,11842)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(412,11842)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (413,11842), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(414,11842)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (417,11842), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(418,11842)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (425,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (425,11842), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(426,11842)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(426,11842)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(101,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (430,11842), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(431,11842)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (432,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (432,11842), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (432,11842), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(433,11842)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(433,11842)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(434,11842)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (437,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (437,11842), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(438,11842)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(438,11842)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (443,11842), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(444,11842)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (448,11842), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(449,11842)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (449,11842), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(450,11842)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (450,11842), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(451,11842)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (452,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (452,11842), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(453,11842)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(454,11842)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (455,11842), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(456,11842)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (460,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (460,11842), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(461,11842)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (461,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (461,11842), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(462,11842)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(462,11842)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (462,11842), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(463,11842)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(463,11842)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (463,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (463,11842), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(464,11842)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(465,11842)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (465,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (465,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (465,11842), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(466,11842)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(466,11842)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(467,11842)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (468,11842), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(469,11842)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (475,11842), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(476,11842)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (490,11842), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(491,11842)
GPGPU-Sim uArch: cycles simulated: 12342  inst.: 2197460 (ipc=721.4) sim_rate=199769 (inst/sec) elapsed = 0:0:00:11 / Tue Apr 16 16:54:42 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (532,11842), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(533,11842)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (536,11842), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(537,11842)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (540,11842), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(541,11842)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(122,0,0) tid=(212,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (547,11842), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(548,11842)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (552,11842), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(553,11842)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (556,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (556,11842), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(557,11842)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(558,11842)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (559,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (559,11842), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(560,11842)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (560,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (560,11842), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(561,11842)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(561,11842)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (561,11842), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(562,11842)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(562,11842)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (576,11842), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(577,11842)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (577,11842), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(578,11842)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (584,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (584,11842), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (584,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (584,11842), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(585,11842)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(585,11842)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(585,11842)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(586,11842)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (586,11842), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(587,11842)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (587,11842), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(588,11842)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (588,11842), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(589,11842)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (589,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (589,11842), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(590,11842)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (590,11842), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(591,11842)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(591,11842)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (615,11842), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(616,11842)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(116,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (691,11842), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(692,11842)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (699,11842), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(700,11842)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (711,11842), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(712,11842)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (721,11842), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(722,11842)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (730,11842), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(731,11842)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (736,11842), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(737,11842)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (745,11842), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(746,11842)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (748,11842), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(749,11842)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (750,11842), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(751,11842)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (755,11842), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(756,11842)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (761,11842), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(762,11842)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (775,11842), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(776,11842)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (776,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (776,11842), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(777,11842)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(777,11842)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (791,11842), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(792,11842)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (794,11842), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(795,11842)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (795,11842), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(796,11842)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (806,11842), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(807,11842)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (808,11842), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(809,11842)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(127,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (822,11842), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(823,11842)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (823,11842), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(824,11842)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (829,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (829,11842), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(830,11842)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(830,11842)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (835,11842), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(836,11842)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (837,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (837,11842), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(838,11842)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(838,11842)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (847,11842), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(848,11842)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (848,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (848,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (848,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (848,11842), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(849,11842)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(849,11842)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(849,11842)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(849,11842)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (850,11842), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(851,11842)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (865,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (865,11842), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(866,11842)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(866,11842)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (876,11842), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(877,11842)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (877,11842), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(878,11842)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (881,11842), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(882,11842)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (883,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (883,11842), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(884,11842)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(885,11842)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (887,11842), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(888,11842)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (890,11842), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(891,11842)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (902,11842), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(903,11842)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (909,11842), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(910,11842)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (910,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (910,11842), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(911,11842)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(912,11842)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (919,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (919,11842), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(920,11842)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(920,11842)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (928,11842), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(929,11842)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (938,11842), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(939,11842)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (939,11842), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(940,11842)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (943,11842), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(944,11842)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (944,11842), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(945,11842)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (950,11842), 5 CTAs running
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(159,0,0) tid=(228,0,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(951,11842)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (964,11842), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(965,11842)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (966,11842), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(967,11842)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (971,11842), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(972,11842)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (978,11842), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(979,11842)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (984,11842), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(985,11842)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (996,11842), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(997,11842)
GPGPU-Sim uArch: cycles simulated: 12842  inst.: 2541613 (ipc=704.9) sim_rate=211801 (inst/sec) elapsed = 0:0:00:12 / Tue Apr 16 16:54:43 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1000,11842), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1001,11842)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1005,11842), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1006,11842)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1006,11842), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1007,11842)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1012,11842), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1013,11842)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1018,11842), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1019,11842)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1019,11842), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1020,11842)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1028,11842), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1029,11842)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1050,11842), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1051,11842)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1058,11842), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1059,11842)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1060,11842), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1061,11842)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1065,11842), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1066,11842)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1069,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1069,11842), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1070,11842)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1070,11842)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1070,11842), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1071,11842)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(238,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1107,11842), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1108,11842)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1115,11842), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1116,11842)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1139,11842), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1140,11842)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1140,11842), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1141,11842)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1143,11842), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1144,11842)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1146,11842), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1147,11842)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1147,11842), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1148,11842)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1156,11842), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1157,11842)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1157,11842), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1158,11842)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1161,11842), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1162,11842)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1162,11842), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1163,11842)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1176,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1176,11842), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1177,11842)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1177,11842)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1179,11842), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1180,11842)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1191,11842), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1192,11842)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1212,11842), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1213,11842)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1217,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1219,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1219,11842), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1220,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1224,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1230,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1236,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1240,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1245,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1259,11842), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1261,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1266,11842), 4 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(242,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1272,11842), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1278,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1278,11842), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1291,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1294,11842), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1295,11842), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1295,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1299,11842), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1303,11842), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1317,11842), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1343,11842), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1352,11842), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1369,11842), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1373,11842), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1382,11842), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1391,11842), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1392,11842), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1405,11842), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1412,11842), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1432,11842), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1446,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1447,11842), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1450,11842), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1451,11842), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1454,11842), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1469,11842), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1475,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1490,11842), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 13342  inst.: 2743015 (ipc=604.2) sim_rate=211001 (inst/sec) elapsed = 0:0:00:13 / Tue Apr 16 16:54:44 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1517,11842), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1553,11842), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1627,11842), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1660,11842), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1729,11842), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1785,11842), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1791,11842), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2858,11842), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2909,11842), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3007,11842), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3250,11842), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3490,11842), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (3678,11842), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (3741,11842), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3846,11842), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 15842  inst.: 2759037 (ipc=230.6) sim_rate=197074 (inst/sec) elapsed = 0:0:00:14 / Tue Apr 16 16:54:45 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4082,11842), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4227,11842), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4267,11842), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4287,11842), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4483,11842), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4517,11842), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4576,11842), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4675,11842), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4763,11842), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4782,11842), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4923,11842), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4984,11842), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5166,11842), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5481,11842), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5517,11842), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5556,11842), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5600,11842), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5648,11842), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5727,11842), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5805,11842), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5843,11842), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5975,11842), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6129,11842), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (6238,11842), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (6291,11842), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6325,11842), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6385,11842), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (6420,11842), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (6429,11842), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6692,11842), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6885,11842), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6915,11842), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7195,11842), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7357,11842), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (7557,11842), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 7558
gpu_sim_insn = 926846
gpu_ipc =     122.6311
gpu_tot_sim_cycle = 19400
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     142.4535
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 751
gpu_total_sim_rate=197399

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 62297
	L1I_total_cache_misses = 1000
	L1I_total_cache_miss_rate = 0.0161
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 500, Miss = 146, Miss_rate = 0.292, Pending_hits = 312, Reservation_fails = 317
	L1D_cache_core[1]: Access = 834, Miss = 339, Miss_rate = 0.406, Pending_hits = 285, Reservation_fails = 1114
	L1D_cache_core[2]: Access = 624, Miss = 212, Miss_rate = 0.340, Pending_hits = 312, Reservation_fails = 870
	L1D_cache_core[3]: Access = 702, Miss = 259, Miss_rate = 0.369, Pending_hits = 313, Reservation_fails = 506
	L1D_cache_core[4]: Access = 584, Miss = 202, Miss_rate = 0.346, Pending_hits = 315, Reservation_fails = 247
	L1D_cache_core[5]: Access = 594, Miss = 200, Miss_rate = 0.337, Pending_hits = 319, Reservation_fails = 412
	L1D_cache_core[6]: Access = 530, Miss = 171, Miss_rate = 0.323, Pending_hits = 297, Reservation_fails = 504
	L1D_cache_core[7]: Access = 516, Miss = 166, Miss_rate = 0.322, Pending_hits = 296, Reservation_fails = 733
	L1D_cache_core[8]: Access = 562, Miss = 196, Miss_rate = 0.349, Pending_hits = 265, Reservation_fails = 607
	L1D_cache_core[9]: Access = 532, Miss = 190, Miss_rate = 0.357, Pending_hits = 295, Reservation_fails = 1417
	L1D_cache_core[10]: Access = 710, Miss = 286, Miss_rate = 0.403, Pending_hits = 315, Reservation_fails = 630
	L1D_cache_core[11]: Access = 726, Miss = 271, Miss_rate = 0.373, Pending_hits = 300, Reservation_fails = 760
	L1D_cache_core[12]: Access = 502, Miss = 150, Miss_rate = 0.299, Pending_hits = 300, Reservation_fails = 157
	L1D_cache_core[13]: Access = 610, Miss = 208, Miss_rate = 0.341, Pending_hits = 294, Reservation_fails = 385
	L1D_cache_core[14]: Access = 770, Miss = 317, Miss_rate = 0.412, Pending_hits = 304, Reservation_fails = 1112
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3313
	L1D_total_cache_miss_rate = 0.3564
	L1D_total_cache_pending_hits = 4522
	L1D_total_cache_reservation_fails = 9771
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7401
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2370
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61297
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1000
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
150, 150, 150, 150, 150, 150, 150, 150, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 150, 150, 150, 150, 150, 150, 150, 150, 105, 275, 105, 105, 105, 219, 105, 105, 120, 120, 120, 120, 120, 120, 120, 120, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 13216
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2199
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9805
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14703	W0_Idle:84215	W0_Scoreboard:147650	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17592 {8:2199,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 299064 {136:2199,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 37 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 187 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 19399 
mrq_lat_table:1216 	44 	100 	128 	41 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2403 	978 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3429 	9 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1677 	511 	26 	0 	0 	0 	0 	2 	9 	39 	805 	312 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        14         3         0        20        22        25        23         0         5 
dram[2]:         1         0         2         4         1         2         0         2         0         6        20        22        22        22         0         0 
dram[3]:         4         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         4         0         1         1         4         0         1         2         0        22        22        22        23         9         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        24        21         1         4 
maximum service time to same row:
dram[0]:      1584      3710      5929      4126      2276      2838      1391      4788      2625      3585      2425      2929      1787      1779      1825      3110 
dram[1]:      2713      3290      1788      3688      4141      3013      2141      2332       918      3472      1843      2746      1797      1766      2250      3990 
dram[2]:      1038      4643      3985      3113      5371      2845      3154      5429      2669      4325      3316       925      1787      2466      2138      3807 
dram[3]:      1878      3038      2269      5122      2121      4724      2363      3310      4244      4528      2400       938      1800      1999      2175      2453 
dram[4]:      3413      3916      3387      1379       883      5522      2788      1813      4835      2913      1272      4530      1763      1785      3182      2578 
dram[5]:      1379      2379      2304      1415      2510      1532      3446      1657      3779      3307      1631       944      1863      1797      5594      1884 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  6.500000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 15.000000 10.000000 10.000000  3.000000  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  8.000000  4.333333  4.666667  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  3.666667  3.200000  9.500000  6.500000  6.250000 27.000000  4.285714 15.000000 12.000000 
dram[4]: 15.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.750000  4.500000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000  8.666667  8.333333  5.666667  6.333333 
average row locality = 1532/264 = 5.803030
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         6         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         8         5         5         8         6         7         4         1         0         0         0         0 
dram[2]:         3         4         6         6         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         5         6         9         1         0         0         0         0         0 
dram[4]:         8         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         9         8         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 326
min_bank_accesses = 0!
chip skew: 60/45 = 1.33
average mf latency per bank:
dram[0]:        410       149       282       182       124       140       159       183       158       260       555       568       649       630       370       341
dram[1]:        112       125       173       127       179       138       125       197       196       124       509       596       613       604       326       529
dram[2]:        166       160       147       259       176       192       124       327       137       206       535       701       615       632       320       351
dram[3]:        237       142       175       176       243       186       143       204       172       132       558       644       614       545       368       330
dram[4]:        209       186       127       207       184       207       153       135       256       166      2434       520       533       618       470       375
dram[5]:        153       194       173       202       209       140       167       144       154       173       575       655       566       638       413       323
maximum mf latency per bank:
dram[0]:        283       278       277       277       252       265       280       282       268       291       283       288       281       278       268       280
dram[1]:        277       257       268       255       252       252       258       278       281       261       287       292       305       316       268       277
dram[2]:        268       252       280       277       268       277       253       294       276       281       288       289       291       279       268       268
dram[3]:        277       252       281       283       273       277       258       277       282       268       277       301       284       308       268       268
dram[4]:        262       277       261       278       277       286       259       268       282       252       277       286       288       301       282       278
dram[5]:        268       280       288       285       277       268       255       277       252       277       277       284       296       302       277       285

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25606 n_nop=25079 n_act=41 n_pre=25 n_req=259 n_rd=404 n_write=57 bw_util=0.03601
n_activity=3830 dram_eff=0.2407
bk0: 18a 25403i bk1: 14a 25440i bk2: 16a 25413i bk3: 10a 25472i bk4: 12a 25507i bk5: 10a 25498i bk6: 10a 25490i bk7: 10a 25488i bk8: 14a 25465i bk9: 12a 25440i bk10: 46a 25417i bk11: 56a 25234i bk12: 54a 25468i bk13: 48a 25462i bk14: 34a 25503i bk15: 40a 25443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0275717
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25606 n_nop=25086 n_act=40 n_pre=24 n_req=255 n_rd=402 n_write=54 bw_util=0.03562
n_activity=3739 dram_eff=0.2439
bk0: 10a 25504i bk1: 6a 25550i bk2: 10a 25492i bk3: 2a 25578i bk4: 14a 25493i bk5: 10a 25520i bk6: 10a 25521i bk7: 32a 25279i bk8: 20a 25431i bk9: 14a 25485i bk10: 50a 25323i bk11: 50a 25312i bk12: 64a 25372i bk13: 56a 25313i bk14: 26a 25515i bk15: 28a 25474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0269078
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25606 n_nop=25099 n_act=42 n_pre=26 n_req=246 n_rd=386 n_write=53 bw_util=0.03429
n_activity=3762 dram_eff=0.2334
bk0: 8a 25527i bk1: 8a 25542i bk2: 14a 25468i bk3: 16a 25438i bk4: 4a 25555i bk5: 14a 25447i bk6: 6a 25552i bk7: 16a 25407i bk8: 12a 25462i bk9: 32a 25249i bk10: 44a 25435i bk11: 46a 25422i bk12: 56a 25381i bk13: 50a 25390i bk14: 28a 25534i bk15: 32a 25525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.021987
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x80242b00, atomic=0 1 entries : 0x7f9f1092e480 :  mf: uid=104934, sid09:w24, part=3, addr=0x80242b60, load , size=32, unknown  status = IN_PARTITION_DRAM (19397), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25606 n_nop=25099 n_act=47 n_pre=31 n_req=237 n_rd=384 n_write=45 bw_util=0.03351
n_activity=3796 dram_eff=0.226
bk0: 16a 25403i bk1: 8a 25530i bk2: 10a 25478i bk3: 10a 25471i bk4: 6a 25522i bk5: 6a 25521i bk6: 8a 25535i bk7: 12a 25483i bk8: 20a 25397i bk9: 20a 25417i bk10: 50a 25373i bk11: 50a 25290i bk12: 54a 25465i bk13: 60a 25271i bk14: 30a 25521i bk15: 24a 25542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0239788
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25606 n_nop=25041 n_act=50 n_pre=34 n_req=269 n_rd=424 n_write=57 bw_util=0.03757
n_activity=4051 dram_eff=0.2375
bk0: 14a 25482i bk1: 12a 25422i bk2: 4a 25570i bk3: 16a 25455i bk4: 18a 25401i bk5: 20a 25332i bk6: 10a 25518i bk7: 14a 25478i bk8: 12a 25471i bk9: 10a 25513i bk10: 52a 25365i bk11: 52a 25312i bk12: 58a 25318i bk13: 54a 25315i bk14: 40a 25423i bk15: 38a 25452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0257362
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25606 n_nop=25062 n_act=44 n_pre=28 n_req=266 n_rd=412 n_write=60 bw_util=0.03687
n_activity=3757 dram_eff=0.2513
bk0: 12a 25497i bk1: 20a 25373i bk2: 20a 25373i bk3: 14a 25443i bk4: 16a 25386i bk5: 10a 25490i bk6: 10a 25494i bk7: 18a 25395i bk8: 14a 25493i bk9: 10a 25491i bk10: 50a 25383i bk11: 44a 25400i bk12: 52a 25410i bk13: 50a 25398i bk14: 34a 25467i bk15: 38a 25438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0288214

========= L2 cache stats =========
L2_cache_bank[0]: Access = 304, Miss = 102, Miss_rate = 0.336, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 257, Miss = 100, Miss_rate = 0.389, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 279, Miss = 102, Miss_rate = 0.366, Pending_hits = 5, Reservation_fails = 115
L2_cache_bank[3]: Access = 253, Miss = 99, Miss_rate = 0.391, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 210, Miss = 86, Miss_rate = 0.410, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 293, Miss = 107, Miss_rate = 0.365, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 239, Miss = 97, Miss_rate = 0.406, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 230, Miss = 95, Miss_rate = 0.413, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 619, Miss = 104, Miss_rate = 0.168, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 262, Miss = 108, Miss_rate = 0.412, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 254, Miss = 104, Miss_rate = 0.409, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 241, Miss = 102, Miss_rate = 0.423, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 3441
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3505
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 841
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=12507
icnt_total_pkts_simt_to_mem=4608
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.01147
	minimum = 6
	maximum = 32
Network latency average = 7.79527
	minimum = 6
	maximum = 22
Slowest packet = 2907
Flit latency average = 6.70494
	minimum = 6
	maximum = 18
Slowest flit = 10912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.020513
	minimum = 0.0105848 (at node 6)
	maximum = 0.0604657 (at node 23)
Accepted packet rate average = 0.020513
	minimum = 0.0105848 (at node 6)
	maximum = 0.0604657 (at node 23)
Injected flit rate average = 0.0471171
	minimum = 0.0142895 (at node 6)
	maximum = 0.116565 (at node 23)
Accepted flit rate average= 0.0471171
	minimum = 0.022625 (at node 19)
	maximum = 0.106907 (at node 23)
Injected packet length average = 2.29694
Accepted packet length average = 2.29694
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.99217 (3 samples)
	minimum = 6 (3 samples)
	maximum = 33.6667 (3 samples)
Network latency average = 8.5899 (3 samples)
	minimum = 6 (3 samples)
	maximum = 28.6667 (3 samples)
Flit latency average = 7.39361 (3 samples)
	minimum = 6 (3 samples)
	maximum = 25 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0124621 (3 samples)
	minimum = 0.00718635 (3 samples)
	maximum = 0.0306349 (3 samples)
Accepted packet rate average = 0.0124621 (3 samples)
	minimum = 0.00718635 (3 samples)
	maximum = 0.0306349 (3 samples)
Injected flit rate average = 0.0313494 (3 samples)
	minimum = 0.00842125 (3 samples)
	maximum = 0.075383 (3 samples)
Accepted flit rate average = 0.0313494 (3 samples)
	minimum = 0.0127797 (3 samples)
	maximum = 0.0694893 (3 samples)
Injected packet size average = 2.51558 (3 samples)
Accepted packet size average = 2.51558 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 197399 (inst/sec)
gpgpu_simulation_rate = 1385 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,19400)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,19400)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,19400)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,19400)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,19400)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,19400)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,19400)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,19400)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,19400)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,19400)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,19400)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,19400)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,19400)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,19400)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,19400)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,19400)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,19400)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,19400)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,19400)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,19400)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,19400)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,19400)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,19400)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,19400)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,19400)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,19400)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,19400)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,19400)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,19400)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,19400)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,19400)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,19400)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,19400)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,19400)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,19400)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,19400)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,19400)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,19400)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,19400)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,19400)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,19400)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,19400)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,19400)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,19400)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,19400)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,19400)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,19400)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,19400)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,19400)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,19400)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,19400)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,19400)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,19400)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,19400)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,19400)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,19400)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,19400)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,19400)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,19400)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,19400)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,19400)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,19400)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,19400)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,19400)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,19400)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,19400)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,19400)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,19400)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,19400)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,19400)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,19400)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,19400)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,19400)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,19400)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,19400)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,19400)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,19400)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,19400)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,19400)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,19400)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,19400)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,19400)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,19400)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,19400)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,19400)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,19400)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,19400)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,19400)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,19400)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,19400)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(13,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(52,0,0) tid=(228,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(54,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (329,19400), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(330,19400)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (376,19400), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(377,19400)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (379,19400), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(380,19400)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (393,19400), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(394,19400)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (396,19400), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(397,19400)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (399,19400), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(400,19400)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (400,19400), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(401,19400)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (401,19400), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(402,19400)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (404,19400), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(405,19400)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (418,19400), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(419,19400)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (422,19400), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(423,19400)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (424,19400), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(425,19400)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (431,19400), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (431,19400), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(432,19400)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(432,19400)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (444,19400), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(445,19400)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (445,19400), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(446,19400)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(91,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (446,19400), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(447,19400)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (463,19400), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(464,19400)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (467,19400), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(468,19400)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (486,19400), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(487,19400)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (493,19400), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(494,19400)
GPGPU-Sim uArch: cycles simulated: 19900  inst.: 3107735 (ipc=688.3) sim_rate=194233 (inst/sec) elapsed = 0:0:00:16 / Tue Apr 16 16:54:47 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (508,19400), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(509,19400)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (510,19400), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(511,19400)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (512,19400), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(513,19400)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (515,19400), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(516,19400)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (518,19400), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(519,19400)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (525,19400), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(526,19400)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (529,19400), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(530,19400)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (537,19400), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(538,19400)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (539,19400), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(540,19400)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (543,19400), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(544,19400)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (573,19400), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(574,19400)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (664,19400), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(665,19400)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(93,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (674,19400), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(675,19400)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (685,19400), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(686,19400)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (687,19400), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(688,19400)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (693,19400), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(694,19400)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (796,19400), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(797,19400)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (810,19400), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(811,19400)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (840,19400), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(841,19400)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (849,19400), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(850,19400)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (889,19400), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(890,19400)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1046,19400), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1047,19400)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1296,19400), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1297,19400)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1298,19400), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1299,19400)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1541,19400), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1542,19400)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1683,19400), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1684,19400)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1696,19400), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1697,19400)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1998,19400), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1999,19400)
GPGPU-Sim uArch: cycles simulated: 21400  inst.: 3256508 (ipc=246.5) sim_rate=191559 (inst/sec) elapsed = 0:0:00:17 / Tue Apr 16 16:54:48 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(11,0,0) tid=(200,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3053,19400), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3054,19400)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3219,19400), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3220,19400)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (3266,19400), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(3267,19400)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3304,19400), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3305,19400)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3326,19400), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3327,19400)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3386,19400), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3387,19400)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3482,19400), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3483,19400)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (3783,19400), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(3784,19400)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3791,19400), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3792,19400)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3864,19400), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3865,19400)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3892,19400), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3893,19400)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3905,19400), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3906,19400)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3981,19400), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(3982,19400)
GPGPU-Sim uArch: cycles simulated: 23400  inst.: 3306512 (ipc=135.7) sim_rate=183695 (inst/sec) elapsed = 0:0:00:18 / Tue Apr 16 16:54:49 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4085,19400), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4086,19400)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4105,19400), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4106,19400)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4306,19400), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4307,19400)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (4413,19400), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(4414,19400)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4493,19400), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4494,19400)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4638,19400), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4639,19400)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4906,19400), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4907,19400)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4955,19400), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(4956,19400)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5220,19400), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5221,19400)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5351,19400), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5352,19400)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5388,19400), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(5389,19400)
GPGPU-Sim uArch: cycles simulated: 24900  inst.: 3355590 (ipc=107.6) sim_rate=176610 (inst/sec) elapsed = 0:0:00:19 / Tue Apr 16 16:54:50 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5563,19400), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5564,19400)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(137,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5839,19400), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5840,19400)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5857,19400), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5858,19400)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5919,19400), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5920,19400)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5958,19400), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5959,19400)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5983,19400), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5984,19400)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6068,19400), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(6069,19400)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6137,19400), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6138,19400)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (6180,19400), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(6181,19400)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (6258,19400), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(6259,19400)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6329,19400), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6330,19400)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (6437,19400), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(6438,19400)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6661,19400), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6662,19400)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (6706,19400), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6707,19400)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6883,19400), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(6884,19400)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7018,19400), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(7019,19400)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (7103,19400), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(7104,19400)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7129,19400), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7130,19400)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (7251,19400), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(7252,19400)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (7434,19400), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(7435,19400)
GPGPU-Sim uArch: cycles simulated: 26900  inst.: 3434304 (ipc=89.4) sim_rate=171715 (inst/sec) elapsed = 0:0:00:20 / Tue Apr 16 16:54:51 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (7703,19400), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(7704,19400)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7704,19400), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(7705,19400)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7706,19400), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7707,19400)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7742,19400), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7743,19400)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (7769,19400), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(7770,19400)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7805,19400), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(7806,19400)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (7945,19400), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(7946,19400)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(189,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8053,19400), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(8054,19400)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (8256,19400), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(8257,19400)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8262,19400), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(8263,19400)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8393,19400), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8394,19400)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (8679,19400), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(8680,19400)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (8711,19400), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(8712,19400)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8722,19400), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8723,19400)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (8779,19400), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(8780,19400)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (8830,19400), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(8831,19400)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (8833,19400), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(8834,19400)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8876,19400), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8876,19400), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(8877,19400)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(8877,19400)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (8903,19400), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(8904,19400)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8938,19400), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8939,19400)
GPGPU-Sim uArch: cycles simulated: 28400  inst.: 3501760 (ipc=82.0) sim_rate=166750 (inst/sec) elapsed = 0:0:00:21 / Tue Apr 16 16:54:52 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9325,19400), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9326,19400)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9454,19400), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9455,19400)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9465,19400), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(9466,19400)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9469,19400), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(9470,19400)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9996,19400), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9997,19400)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10014,19400), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(10015,19400)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (10027,19400), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(10028,19400)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (10030,19400), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(10031,19400)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (10119,19400), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(10120,19400)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10166,19400), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10167,19400)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (10171,19400), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(10172,19400)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(208,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10290,19400), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10291,19400)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10303,19400), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10304,19400)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (10399,19400), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(10400,19400)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (10496,19400), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(10497,19400)
GPGPU-Sim uArch: cycles simulated: 29900  inst.: 3559212 (ipc=75.8) sim_rate=161782 (inst/sec) elapsed = 0:0:00:22 / Tue Apr 16 16:54:53 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (10623,19400), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(10624,19400)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11092,19400), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11093,19400)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (11524,19400), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(11525,19400)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11647,19400), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(11648,19400)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (11841,19400), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11841,19400), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(11842,19400)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11842,19400)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (11860,19400), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(11861,19400)
GPGPU-Sim uArch: cycles simulated: 31400  inst.: 3595331 (ipc=69.3) sim_rate=156318 (inst/sec) elapsed = 0:0:00:23 / Tue Apr 16 16:54:54 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12122,19400), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(12123,19400)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12524,19400), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(12525,19400)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12587,19400), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(12588,19400)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12941,19400), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(12942,19400)
GPGPU-Sim uArch: cycles simulated: 32900  inst.: 3620648 (ipc=63.5) sim_rate=150860 (inst/sec) elapsed = 0:0:00:24 / Tue Apr 16 16:54:55 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13551,19400), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13552,19400)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13591,19400), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(13592,19400)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13693,19400), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(13694,19400)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (13885,19400), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(13886,19400)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14223,19400), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14224,19400)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14281,19400), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14282,19400)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14389,19400), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(14390,19400)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(195,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (14641,19400), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(14642,19400)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (14815,19400), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(14816,19400)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14892,19400), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(14893,19400)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14997,19400), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(14998,19400)
GPGPU-Sim uArch: cycles simulated: 34400  inst.: 3648362 (ipc=59.0) sim_rate=145934 (inst/sec) elapsed = 0:0:00:25 / Tue Apr 16 16:54:56 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15200,19400), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(15201,19400)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (15464,19400), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(15465,19400)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15936,19400), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(15937,19400)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (15942,19400), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(15943,19400)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (16270,19400), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(16271,19400)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (16460,19400), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(16461,19400)
GPGPU-Sim uArch: cycles simulated: 35900  inst.: 3682398 (ipc=55.7) sim_rate=141630 (inst/sec) elapsed = 0:0:00:26 / Tue Apr 16 16:54:57 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (16686,19400), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(16687,19400)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (17231,19400), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(17232,19400)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17620,19400), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(17621,19400)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17656,19400), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(17657,19400)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17842,19400), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17843,19400)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (18390,19400), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(18391,19400)
GPGPU-Sim uArch: cycles simulated: 37900  inst.: 3716699 (ipc=51.5) sim_rate=137655 (inst/sec) elapsed = 0:0:00:27 / Tue Apr 16 16:54:58 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (18822,19400), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(18823,19400)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (18825,19400), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(18826,19400)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (19053,19400), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(19054,19400)
GPGPU-Sim uArch: cycles simulated: 38900  inst.: 3732547 (ipc=49.7) sim_rate=133305 (inst/sec) elapsed = 0:0:00:28 / Tue Apr 16 16:54:59 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19507,19400), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (19515,19400), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19572,19400), 5 CTAs running
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(183,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (19842,19400), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19877,19400), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (20121,19400), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (20436,19400), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (20721,19400), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (20758,19400), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (20994,19400), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20995,19400), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21241,19400), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 40900  inst.: 3752054 (ipc=46.0) sim_rate=129381 (inst/sec) elapsed = 0:0:00:29 / Tue Apr 16 16:55:00 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (21550,19400), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (21827,19400), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (22576,19400), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (22660,19400), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (22762,19400), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 42400  inst.: 3766116 (ipc=43.6) sim_rate=125537 (inst/sec) elapsed = 0:0:00:30 / Tue Apr 16 16:55:01 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (23049,19400), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (23170,19400), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23456,19400), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23582,19400), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (23730,19400), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23758,19400), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (24026,19400), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (24216,19400), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (24431,19400), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (24754,19400), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 44400  inst.: 3783216 (ipc=40.8) sim_rate=122039 (inst/sec) elapsed = 0:0:00:31 / Tue Apr 16 16:55:02 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (25496,19400), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (25570,19400), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (25974,19400), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (26213,19400), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (26398,19400), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (26844,19400), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 46400  inst.: 3795912 (ipc=38.2) sim_rate=118622 (inst/sec) elapsed = 0:0:00:32 / Tue Apr 16 16:55:03 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27469,19400), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (27904,19400), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (27951,19400), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (27972,19400), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (28020,19400), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (28022,19400), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (28095,19400), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (28563,19400), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (28679,19400), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (28714,19400), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28909,19400), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (29036,19400), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (29085,19400), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (29250,19400), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (29459,19400), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 48900  inst.: 3811160 (ipc=35.5) sim_rate=115489 (inst/sec) elapsed = 0:0:00:33 / Tue Apr 16 16:55:04 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29524,19400), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (29776,19400), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (30636,19400), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (30762,19400), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (30842,19400), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (30889,19400), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (31155,19400), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (31200,19400), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (31592,19400), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (31878,19400), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (31938,19400), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 51400  inst.: 3824369 (ipc=33.1) sim_rate=112481 (inst/sec) elapsed = 0:0:00:34 / Tue Apr 16 16:55:05 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (32084,19400), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (32576,19400), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (33161,19400), 2 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(248,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (33851,19400), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (33896,19400), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (34228,19400), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (34397,19400), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (34874,19400), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (34954,19400), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (34991,19400), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (35366,19400), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35846,19400), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (35956,19400), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 55400  inst.: 3839415 (ipc=29.9) sim_rate=109697 (inst/sec) elapsed = 0:0:00:35 / Tue Apr 16 16:55:06 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (36188,19400), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (36294,19400), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (36486,19400), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (37183,19400), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (37596,19400), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (37662,19400), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (37688,19400), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (38388,19400), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (38414,19400), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (40241,19400), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (40399,19400), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (40516,19400), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (40729,19400), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 60900  inst.: 3849237 (ipc=26.2) sim_rate=106923 (inst/sec) elapsed = 0:0:00:36 / Tue Apr 16 16:55:07 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (42963,19400), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (43853,19400), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (45703,19400), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (47166,19400), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (50318,19400), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 50319
gpu_sim_insn = 1089044
gpu_ipc =      21.6428
gpu_tot_sim_cycle = 69719
gpu_tot_sim_insn = 3852642
gpu_tot_ipc =      55.2596
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1181
gpu_stall_icnt2sh    = 17389
gpu_total_sim_rate=107017

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 152381
	L1I_total_cache_misses = 1000
	L1I_total_cache_miss_rate = 0.0066
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 3040, Miss = 1904, Miss_rate = 0.626, Pending_hits = 513, Reservation_fails = 20891
	L1D_cache_core[1]: Access = 3315, Miss = 1992, Miss_rate = 0.601, Pending_hits = 462, Reservation_fails = 20067
	L1D_cache_core[2]: Access = 4327, Miss = 2859, Miss_rate = 0.661, Pending_hits = 604, Reservation_fails = 32255
	L1D_cache_core[3]: Access = 3368, Miss = 2057, Miss_rate = 0.611, Pending_hits = 554, Reservation_fails = 21877
	L1D_cache_core[4]: Access = 4178, Miss = 2741, Miss_rate = 0.656, Pending_hits = 587, Reservation_fails = 29686
	L1D_cache_core[5]: Access = 3265, Miss = 2076, Miss_rate = 0.636, Pending_hits = 557, Reservation_fails = 22890
	L1D_cache_core[6]: Access = 3595, Miss = 2345, Miss_rate = 0.652, Pending_hits = 530, Reservation_fails = 25079
	L1D_cache_core[7]: Access = 3660, Miss = 2316, Miss_rate = 0.633, Pending_hits = 555, Reservation_fails = 25272
	L1D_cache_core[8]: Access = 4696, Miss = 3280, Miss_rate = 0.698, Pending_hits = 575, Reservation_fails = 39886
	L1D_cache_core[9]: Access = 3853, Miss = 2520, Miss_rate = 0.654, Pending_hits = 540, Reservation_fails = 31287
	L1D_cache_core[10]: Access = 4211, Miss = 2793, Miss_rate = 0.663, Pending_hits = 597, Reservation_fails = 31481
	L1D_cache_core[11]: Access = 3781, Miss = 2521, Miss_rate = 0.667, Pending_hits = 589, Reservation_fails = 27848
	L1D_cache_core[12]: Access = 3478, Miss = 2247, Miss_rate = 0.646, Pending_hits = 489, Reservation_fails = 28752
	L1D_cache_core[13]: Access = 3083, Miss = 1845, Miss_rate = 0.598, Pending_hits = 483, Reservation_fails = 19371
	L1D_cache_core[14]: Access = 3576, Miss = 2245, Miss_rate = 0.628, Pending_hits = 538, Reservation_fails = 23640
	L1D_total_cache_accesses = 55426
	L1D_total_cache_misses = 35741
	L1D_total_cache_miss_rate = 0.6448
	L1D_total_cache_pending_hits = 8173
	L1D_total_cache_reservation_fails = 400282
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 27586
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0174
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18653
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 249397
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27106
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17088
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 150885
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 151381
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1000
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
180, 451, 180, 180, 565, 180, 350, 294, 378, 406, 180, 481, 492, 453, 180, 423, 180, 350, 490, 367, 180, 180, 180, 434, 479, 180, 180, 180, 434, 294, 378, 406, 135, 486, 473, 305, 615, 559, 135, 350, 404, 516, 150, 150, 432, 337, 320, 404, 
gpgpu_n_tot_thrd_icount = 8654528
gpgpu_n_tot_w_icount = 270454
gpgpu_n_stall_shd_mem = 410375
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18653
gpgpu_n_mem_write_global = 17520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 295008
gpgpu_n_store_insn = 19284
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 538734
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 406964
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:650648	W0_Idle:136445	W0_Scoreboard:389115	W1:114493	W2:24924	W3:6230	W4:1483	W5:347	W6:97	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 149224 {8:18653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 700896 {40:17519,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2536808 {136:18653,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 140160 {8:17520,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 57 
maxdqlatency = 0 
maxmflatency = 484 
averagemflatency = 177 
max_icnt2mem_latency = 249 
max_icnt2sh_latency = 69579 
mrq_lat_table:5316 	125 	207 	676 	361 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31862 	4326 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	24016 	10076 	1810 	251 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8469 	7500 	2615 	84 	0 	0 	0 	2 	9 	39 	805 	5760 	10812 	93 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	134 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        12        16        12        24        19        20        24        26        26        20        22        27        24        17        17 
dram[1]:        18        14        20        15        18        10        22        18        18        14        20        22        25        23        17        12 
dram[2]:        21        16        24        18        20        16        24        12        28        24        20        22        22        22        18        17 
dram[3]:        16        26        18        16        18        26        24        14        26        18        20        22        27        20        15        12 
dram[4]:        16        10        16        18        14        16        11        20        25        25        22        22        22        23        10        14 
dram[5]:        12        12        13        20        16        20        26        24        20        16        22        22        24        21        16        14 
maximum service time to same row:
dram[0]:      4544      6069      7729     11862      6884      5996      5169      8150     12532      7499      9206      6295      5875      7100      4080      9195 
dram[1]:      5778      5281      6896      5934      5885      4781      6275     15985     11447      6365     13798     10588      7337      9509     10119      8309 
dram[2]:      5966     11388      4279      8225      7528     10323     15778      5429      6071     10565      9250      9812      6032      5728     10166      9403 
dram[3]:      4975     11739     12998      5122     15745      5842      6648      7407      6574      6213     12124      8194      5140      3052      5588      6794 
dram[4]:      7857      6872      6112      5557      5843      6006      5826      7377      6324      7838     11572     21717      4422      5646      6790      2871 
dram[5]:      3810      5794      6287      8813     10389      5791      6509      8159      9206      5256      7622      9270      3206      3244      9955      5700 
average row accesses per activate:
dram[0]:  6.600000  4.235294  3.571429  2.862069  4.666667  3.480000  3.818182  3.296296  4.000000  3.391304  3.692308  3.000000  4.400000  4.000000  3.333333  2.764706 
dram[1]:  3.750000  4.125000  6.166667  3.809524  3.310345  2.470588  3.423077  2.771429  2.933333  3.296296  3.875000  3.105263  6.166667  5.285714  4.777778  3.285714 
dram[2]:  3.850000  4.857143  3.478261  4.555555  3.000000  3.111111  3.652174  3.269231  4.476191  3.103448  4.833333  4.153846  3.214286  4.800000  6.142857  4.777778 
dram[3]:  3.120000  4.500000  4.047619  3.240000  4.562500  3.826087  3.904762  2.774194  4.000000  3.354839  3.200000  4.384615  5.285714  2.875000  4.090909  2.562500 
dram[4]:  3.894737  2.733333  5.384615  3.666667  3.869565  4.157895  3.560000  5.000000  4.217391  3.760000  3.250000  3.785714  3.066667  3.384615  3.727273  4.500000 
dram[5]:  4.263158  2.733333  3.071429  3.761905  3.761905  3.560000  4.454545  2.838710  3.259259  3.137931  4.428571  5.888889  3.545455  3.909091  4.888889  4.000000 
average row locality = 6722/1840 = 3.653261
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        38        41        46        54        54        56        54        59        57        50        39        53        44        44        40        47 
dram[1]:        44        39        44        48        62        54        57        65        58        61        50        49        37        37        43        46 
dram[2]:        43        39        49        53        49        55        52        56        60        59        46        46        45        47        43        43 
dram[3]:        48        42        53        51        42        56        53        55        62        74        53        47        37        46        45        41 
dram[4]:        43        52        40        56        59        49        58        46        65        63        54        43        46        44        41        36 
dram[5]:        49        53        53        50        49        57        68        57        58        62        51        44        39        43        44        44 
total reads: 4776
bank skew: 74/36 = 2.06
chip skew: 821/776 = 1.06
number of total write accesses:
dram[0]:        28        31        29        29        30        31        30        30        27        28         9        10         0         0         0         0 
dram[1]:        31        27        30        32        34        30        32        32        30        28        12        10         0         0         0         0 
dram[2]:        34        29        31        29        29        29        32        29        34        31        12         8         0         1         0         0 
dram[3]:        30        30        32        30        31        32        29        31        30        30        11        10         0         0         0         0 
dram[4]:        31        30        30        32        30        30        31        29        32        31        11        10         0         0         0         0 
dram[5]:        32        29        33        29        30        32        30        31        30        29        11         9         0         0         0         0 
total reads: 1946
min_bank_accesses = 0!
chip skew: 328/312 = 1.05
average mf latency per bank:
dram[0]:        370       334       426       472       478       538       508       518       609       676      1441      1317      1960      2104      2217      1899
dram[1]:        358       366       423       380       511       467       480       520       572       740      1241      1383      2597      2366      1761      1959
dram[2]:        395       406       445       448       418       440       583       586       653       607      1326      1288      2072      2234      1726      1978
dram[3]:        415       343       422       430       342       427       494       536       575       610      1176      1303      2423      1845      1833      1920
dram[4]:        475       439       454       492       600       455       607       571       703       607     14459      1322      2235      2105      2451      2189
dram[5]:        354       440       451       436       468       397       642       599       679       581      1243      1457      2160      2234      2020      1914
maximum mf latency per bank:
dram[0]:        311       363       321       319       308       398       317       320       350       338       307       308       303       303       328       307
dram[1]:        311       303       324       416       334       318       317       318       325       415       314       317       305       316       307       312
dram[2]:        315       336       369       325       344       382       325       319       337       349       303       344       314       311       323       321
dram[3]:        345       319       301       358       310       343       325       322       315       326       348       335       290       308       294       337
dram[4]:        393       326       461       356       425       362       401       314       484       463       423       333       430       315       379       291
dram[5]:        331       321       322       313       341       319       340       317       319       333       308       367       315       308       288       293

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92026 n_nop=89584 n_act=297 n_pre=281 n_req=1088 n_rd=1552 n_write=312 bw_util=0.04051
n_activity=18890 dram_eff=0.1974
bk0: 76a 91263i bk1: 82a 91023i bk2: 92a 90999i bk3: 108a 90750i bk4: 108a 90941i bk5: 112a 90715i bk6: 108a 90817i bk7: 118a 90675i bk8: 114a 90913i bk9: 100a 90811i bk10: 78a 91404i bk11: 106a 91062i bk12: 88a 91556i bk13: 88a 91500i bk14: 80a 91549i bk15: 94a 91364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0439224
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92026 n_nop=89484 n_act=321 n_pre=305 n_req=1122 n_rd=1588 n_write=328 bw_util=0.04164
n_activity=19664 dram_eff=0.1949
bk0: 88a 91059i bk1: 78a 91186i bk2: 88a 91130i bk3: 96a 90938i bk4: 124a 90652i bk5: 108a 90570i bk6: 114a 90667i bk7: 130a 90440i bk8: 116a 90626i bk9: 122a 90688i bk10: 100a 91192i bk11: 98a 91072i bk12: 74a 91664i bk13: 74a 91591i bk14: 86a 91618i bk15: 92a 91492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0445092
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92026 n_nop=89560 n_act=292 n_pre=276 n_req=1113 n_rd=1570 n_write=328 bw_util=0.04125
n_activity=18637 dram_eff=0.2037
bk0: 86a 90970i bk1: 78a 91097i bk2: 98a 90896i bk3: 106a 90955i bk4: 98a 90844i bk5: 110a 90715i bk6: 104a 90718i bk7: 112a 90723i bk8: 120a 90750i bk9: 118a 90557i bk10: 92a 91318i bk11: 92a 91379i bk12: 90a 91449i bk13: 94a 91514i bk14: 86a 91671i bk15: 86a 91660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0429444
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92026 n_nop=89476 n_act=315 n_pre=299 n_req=1131 n_rd=1610 n_write=326 bw_util=0.04208
n_activity=19667 dram_eff=0.1969
bk0: 96a 90787i bk1: 84a 91094i bk2: 106a 90915i bk3: 102a 90830i bk4: 84a 90992i bk5: 112a 90718i bk6: 106a 90900i bk7: 110a 90682i bk8: 124a 90775i bk9: 148a 90534i bk10: 106a 91064i bk11: 94a 91209i bk12: 74a 91659i bk13: 92a 91387i bk14: 90a 91569i bk15: 82a 91482i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0463347
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92026 n_nop=89530 n_act=297 n_pre=281 n_req=1122 n_rd=1590 n_write=328 bw_util=0.04168
n_activity=19458 dram_eff=0.1971
bk0: 86a 91081i bk1: 104a 90689i bk2: 80a 91216i bk3: 112a 90774i bk4: 118a 90835i bk5: 98a 90903i bk6: 116a 90810i bk7: 92a 91074i bk8: 130a 90755i bk9: 126a 90734i bk10: 108a 91140i bk11: 86a 91282i bk12: 92a 91406i bk13: 88a 91364i bk14: 82a 91545i bk15: 72a 91691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0429335
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=92026 n_nop=89438 n_act=318 n_pre=302 n_req=1146 n_rd=1642 n_write=326 bw_util=0.04277
n_activity=20046 dram_eff=0.1963
bk0: 98a 91023i bk1: 106a 90715i bk2: 106a 90729i bk3: 100a 90855i bk4: 98a 90907i bk5: 114a 90719i bk6: 136a 90735i bk7: 114a 90558i bk8: 116a 90682i bk9: 124a 90715i bk10: 102a 91243i bk11: 88a 91373i bk12: 78a 91561i bk13: 86a 91533i bk14: 88a 91625i bk15: 88a 91566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.045661

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2544, Miss = 372, Miss_rate = 0.146, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 2718, Miss = 404, Miss_rate = 0.149, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 2614, Miss = 395, Miss_rate = 0.151, Pending_hits = 7, Reservation_fails = 115
L2_cache_bank[3]: Access = 2688, Miss = 399, Miss_rate = 0.148, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 2616, Miss = 387, Miss_rate = 0.148, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 2679, Miss = 398, Miss_rate = 0.149, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 2503, Miss = 393, Miss_rate = 0.157, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2543, Miss = 412, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 7304, Miss = 406, Miss_rate = 0.056, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 2614, Miss = 389, Miss_rate = 0.149, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 2734, Miss = 411, Miss_rate = 0.150, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 2691, Miss = 410, Miss_rate = 0.152, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 36248
L2_total_cache_misses = 4776
L2_total_cache_miss_rate = 0.1318
L2_total_cache_pending_hits = 49
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15786
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2851
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=111130
icnt_total_pkts_simt_to_mem=53771
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.2409
	minimum = 6
	maximum = 202
Network latency average = 13.7663
	minimum = 6
	maximum = 201
Slowest packet = 33181
Flit latency average = 12.3173
	minimum = 6
	maximum = 201
Slowest flit = 76535
Fragmentation average = 0.00274332
	minimum = 0
	maximum = 116
Injected packet rate average = 0.0482948
	minimum = 0.0329299 (at node 13)
	maximum = 0.132852 (at node 23)
Accepted packet rate average = 0.0482948
	minimum = 0.0329299 (at node 13)
	maximum = 0.132852 (at node 23)
Injected flit rate average = 0.108777
	minimum = 0.0503587 (at node 13)
	maximum = 0.245255 (at node 23)
Accepted flit rate average= 0.108777
	minimum = 0.0635346 (at node 15)
	maximum = 0.237604 (at node 23)
Injected packet length average = 2.25235
Accepted packet length average = 2.25235
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8044 (4 samples)
	minimum = 6 (4 samples)
	maximum = 75.75 (4 samples)
Network latency average = 9.88399 (4 samples)
	minimum = 6 (4 samples)
	maximum = 71.75 (4 samples)
Flit latency average = 8.62454 (4 samples)
	minimum = 6 (4 samples)
	maximum = 69 (4 samples)
Fragmentation average = 0.000685829 (4 samples)
	minimum = 0 (4 samples)
	maximum = 29 (4 samples)
Injected packet rate average = 0.0214203 (4 samples)
	minimum = 0.0136222 (4 samples)
	maximum = 0.0561893 (4 samples)
Accepted packet rate average = 0.0214203 (4 samples)
	minimum = 0.0136222 (4 samples)
	maximum = 0.0561893 (4 samples)
Injected flit rate average = 0.0507063 (4 samples)
	minimum = 0.0189056 (4 samples)
	maximum = 0.117851 (4 samples)
Accepted flit rate average = 0.0507063 (4 samples)
	minimum = 0.0254684 (4 samples)
	maximum = 0.111518 (4 samples)
Injected packet size average = 2.36721 (4 samples)
Accepted packet size average = 2.36721 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 36 sec (36 sec)
gpgpu_simulation_rate = 107017 (inst/sec)
gpgpu_simulation_rate = 1936 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,69719)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,69719)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,69719)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,69719)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,69719)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,69719)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,69719)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,69719)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,69719)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,69719)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,69719)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,69719)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,69719)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,69719)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,69719)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,69719)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,69719)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,69719)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,69719)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,69719)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,69719)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,69719)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,69719)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,69719)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,69719)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,69719)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,69719)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,69719)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,69719)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,69719)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,69719)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,69719)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,69719)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,69719)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,69719)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,69719)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,69719)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,69719)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,69719)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,69719)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,69719)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,69719)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,69719)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,69719)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,69719)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,69719)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,69719)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,69719)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,69719)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,69719)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,69719)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,69719)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,69719)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,69719)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,69719)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,69719)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,69719)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,69719)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,69719)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,69719)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,69719)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,69719)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,69719)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,69719)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,69719)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,69719)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,69719)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,69719)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,69719)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,69719)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,69719)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,69719)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,69719)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,69719)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,69719)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,69719)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,69719)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,69719)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,69719)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,69719)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,69719)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,69719)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,69719)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,69719)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,69719)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,69719)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,69719)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,69719)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,69719)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,69719)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(12,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(29,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(14,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 70219  inst.: 4155073 (ipc=604.9) sim_rate=109344 (inst/sec) elapsed = 0:0:00:38 / Tue Apr 16 16:55:09 2019
GPGPU-Sim uArch: cycles simulated: 72219  inst.: 4170141 (ipc=127.0) sim_rate=106926 (inst/sec) elapsed = 0:0:00:39 / Tue Apr 16 16:55:10 2019
GPGPU-Sim uArch: cycles simulated: 73719  inst.: 4178366 (ipc=81.4) sim_rate=104459 (inst/sec) elapsed = 0:0:00:40 / Tue Apr 16 16:55:11 2019
GPGPU-Sim uArch: cycles simulated: 75219  inst.: 4187259 (ipc=60.8) sim_rate=102128 (inst/sec) elapsed = 0:0:00:41 / Tue Apr 16 16:55:12 2019
GPGPU-Sim uArch: cycles simulated: 76219  inst.: 4193572 (ipc=52.5) sim_rate=99846 (inst/sec) elapsed = 0:0:00:42 / Tue Apr 16 16:55:13 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(36,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 77719  inst.: 4202424 (ipc=43.7) sim_rate=97730 (inst/sec) elapsed = 0:0:00:43 / Tue Apr 16 16:55:14 2019
GPGPU-Sim uArch: cycles simulated: 79219  inst.: 4211545 (ipc=37.8) sim_rate=95716 (inst/sec) elapsed = 0:0:00:44 / Tue Apr 16 16:55:15 2019
GPGPU-Sim uArch: cycles simulated: 80219  inst.: 4217454 (ipc=34.7) sim_rate=93721 (inst/sec) elapsed = 0:0:00:45 / Tue Apr 16 16:55:16 2019
GPGPU-Sim uArch: cycles simulated: 81719  inst.: 4226538 (ipc=31.2) sim_rate=91881 (inst/sec) elapsed = 0:0:00:46 / Tue Apr 16 16:55:17 2019
GPGPU-Sim uArch: cycles simulated: 83219  inst.: 4235640 (ipc=28.4) sim_rate=90120 (inst/sec) elapsed = 0:0:00:47 / Tue Apr 16 16:55:18 2019
GPGPU-Sim uArch: cycles simulated: 84719  inst.: 4245715 (ipc=26.2) sim_rate=88452 (inst/sec) elapsed = 0:0:00:48 / Tue Apr 16 16:55:19 2019
GPGPU-Sim uArch: cycles simulated: 86219  inst.: 4254612 (ipc=24.4) sim_rate=86828 (inst/sec) elapsed = 0:0:00:49 / Tue Apr 16 16:55:20 2019
GPGPU-Sim uArch: cycles simulated: 87719  inst.: 4263283 (ipc=22.8) sim_rate=85265 (inst/sec) elapsed = 0:0:00:50 / Tue Apr 16 16:55:21 2019
GPGPU-Sim uArch: cycles simulated: 88719  inst.: 4269198 (ipc=21.9) sim_rate=83709 (inst/sec) elapsed = 0:0:00:51 / Tue Apr 16 16:55:22 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19876,69719), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(19877,69719)
GPGPU-Sim uArch: cycles simulated: 89719  inst.: 4276548 (ipc=21.2) sim_rate=82241 (inst/sec) elapsed = 0:0:00:52 / Tue Apr 16 16:55:23 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20448,69719), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(20449,69719)
GPGPU-Sim uArch: cycles simulated: 91219  inst.: 4286028 (ipc=20.2) sim_rate=80868 (inst/sec) elapsed = 0:0:00:53 / Tue Apr 16 16:55:24 2019
GPGPU-Sim uArch: cycles simulated: 92219  inst.: 4291899 (ipc=19.5) sim_rate=79479 (inst/sec) elapsed = 0:0:00:54 / Tue Apr 16 16:55:25 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23313,69719), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23314,69719)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(22,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 93719  inst.: 4302752 (ipc=18.8) sim_rate=78231 (inst/sec) elapsed = 0:0:00:55 / Tue Apr 16 16:55:26 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (24443,69719), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(24444,69719)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24629,69719), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(24630,69719)
GPGPU-Sim uArch: cycles simulated: 95219  inst.: 4314210 (ipc=18.1) sim_rate=77039 (inst/sec) elapsed = 0:0:00:56 / Tue Apr 16 16:55:27 2019
GPGPU-Sim uArch: cycles simulated: 96719  inst.: 4323253 (ipc=17.4) sim_rate=75846 (inst/sec) elapsed = 0:0:00:57 / Tue Apr 16 16:55:28 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27878,69719), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27879,69719)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28131,69719), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(28132,69719)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (28453,69719), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(28454,69719)
GPGPU-Sim uArch: cycles simulated: 98219  inst.: 4335873 (ipc=17.0) sim_rate=74756 (inst/sec) elapsed = 0:0:00:58 / Tue Apr 16 16:55:29 2019
GPGPU-Sim uArch: cycles simulated: 99719  inst.: 4345839 (ipc=16.4) sim_rate=73658 (inst/sec) elapsed = 0:0:00:59 / Tue Apr 16 16:55:30 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (30043,69719), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(30044,69719)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (30682,69719), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(30683,69719)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (31233,69719), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(31234,69719)
GPGPU-Sim uArch: cycles simulated: 101219  inst.: 4359578 (ipc=16.1) sim_rate=72659 (inst/sec) elapsed = 0:0:01:00 / Tue Apr 16 16:55:31 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (32175,69719), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(32176,69719)
GPGPU-Sim uArch: cycles simulated: 102219  inst.: 4369219 (ipc=15.9) sim_rate=71626 (inst/sec) elapsed = 0:0:01:01 / Tue Apr 16 16:55:32 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (33685,69719), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(33686,69719)
GPGPU-Sim uArch: cycles simulated: 103719  inst.: 4381767 (ipc=15.6) sim_rate=70673 (inst/sec) elapsed = 0:0:01:02 / Tue Apr 16 16:55:33 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (34984,69719), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(34985,69719)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(94,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (35410,69719), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(35411,69719)
GPGPU-Sim uArch: cycles simulated: 105219  inst.: 4396007 (ipc=15.3) sim_rate=69777 (inst/sec) elapsed = 0:0:01:03 / Tue Apr 16 16:55:34 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (35687,69719), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(35688,69719)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (36854,69719), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(36855,69719)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36975,69719), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(36976,69719)
GPGPU-Sim uArch: cycles simulated: 106719  inst.: 4411118 (ipc=15.1) sim_rate=68923 (inst/sec) elapsed = 0:0:01:04 / Tue Apr 16 16:55:35 2019
GPGPU-Sim uArch: cycles simulated: 108719  inst.: 4427587 (ipc=14.7) sim_rate=68116 (inst/sec) elapsed = 0:0:01:05 / Tue Apr 16 16:55:36 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (39334,69719), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(39335,69719)
GPGPU-Sim uArch: cycles simulated: 110219  inst.: 4440008 (ipc=14.5) sim_rate=67272 (inst/sec) elapsed = 0:0:01:06 / Tue Apr 16 16:55:37 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (41379,69719), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(41380,69719)
GPGPU-Sim uArch: cycles simulated: 111719  inst.: 4451808 (ipc=14.3) sim_rate=66444 (inst/sec) elapsed = 0:0:01:07 / Tue Apr 16 16:55:38 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (42170,69719), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(42171,69719)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (42608,69719), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(42609,69719)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (43416,69719), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(43417,69719)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (43560,69719), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(43561,69719)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (43561,69719), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(43562,69719)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (43706,69719), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(43707,69719)
GPGPU-Sim uArch: cycles simulated: 113719  inst.: 4474622 (ipc=14.1) sim_rate=65803 (inst/sec) elapsed = 0:0:01:08 / Tue Apr 16 16:55:39 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (44285,69719), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(44286,69719)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (44816,69719), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(44817,69719)
GPGPU-Sim uArch: cycles simulated: 114719  inst.: 4486009 (ipc=14.1) sim_rate=65014 (inst/sec) elapsed = 0:0:01:09 / Tue Apr 16 16:55:40 2019
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(114,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 115719  inst.: 4496403 (ipc=14.0) sim_rate=64234 (inst/sec) elapsed = 0:0:01:10 / Tue Apr 16 16:55:41 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (46211,69719), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(46212,69719)
GPGPU-Sim uArch: cycles simulated: 116719  inst.: 4505723 (ipc=13.9) sim_rate=63460 (inst/sec) elapsed = 0:0:01:11 / Tue Apr 16 16:55:42 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (47016,69719), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(47017,69719)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (47743,69719), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(47744,69719)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (47775,69719), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(47776,69719)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (48117,69719), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(48118,69719)
GPGPU-Sim uArch: cycles simulated: 118219  inst.: 4522171 (ipc=13.8) sim_rate=62807 (inst/sec) elapsed = 0:0:01:12 / Tue Apr 16 16:55:43 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (50224,69719), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(50225,69719)
GPGPU-Sim uArch: cycles simulated: 120219  inst.: 4539944 (ipc=13.6) sim_rate=62191 (inst/sec) elapsed = 0:0:01:13 / Tue Apr 16 16:55:44 2019
GPGPU-Sim uArch: cycles simulated: 121719  inst.: 4551714 (ipc=13.4) sim_rate=61509 (inst/sec) elapsed = 0:0:01:14 / Tue Apr 16 16:55:45 2019
GPGPU-Sim uArch: cycles simulated: 123219  inst.: 4562155 (ipc=13.3) sim_rate=60828 (inst/sec) elapsed = 0:0:01:15 / Tue Apr 16 16:55:46 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (53666,69719), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(53667,69719)
GPGPU-Sim uArch: cycles simulated: 124719  inst.: 4573864 (ipc=13.1) sim_rate=60182 (inst/sec) elapsed = 0:0:01:16 / Tue Apr 16 16:55:47 2019
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(34,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 126219  inst.: 4586973 (ipc=13.0) sim_rate=59571 (inst/sec) elapsed = 0:0:01:17 / Tue Apr 16 16:55:48 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (58229,69719), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(58230,69719)
GPGPU-Sim uArch: cycles simulated: 128219  inst.: 4602147 (ipc=12.8) sim_rate=59001 (inst/sec) elapsed = 0:0:01:18 / Tue Apr 16 16:55:49 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (59012,69719), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(59013,69719)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (59627,69719), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(59628,69719)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (59786,69719), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(59787,69719)
GPGPU-Sim uArch: cycles simulated: 129719  inst.: 4618900 (ipc=12.8) sim_rate=58467 (inst/sec) elapsed = 0:0:01:19 / Tue Apr 16 16:55:50 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (60767,69719), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(60768,69719)
GPGPU-Sim uArch: cycles simulated: 131719  inst.: 4637374 (ipc=12.7) sim_rate=57967 (inst/sec) elapsed = 0:0:01:20 / Tue Apr 16 16:55:51 2019
GPGPU-Sim uArch: cycles simulated: 133219  inst.: 4648119 (ipc=12.5) sim_rate=57384 (inst/sec) elapsed = 0:0:01:21 / Tue Apr 16 16:55:52 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (63638,69719), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(63639,69719)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (65007,69719), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(65008,69719)
GPGPU-Sim uArch: cycles simulated: 135219  inst.: 4666383 (ipc=12.4) sim_rate=56907 (inst/sec) elapsed = 0:0:01:22 / Tue Apr 16 16:55:53 2019
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(64,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 136719  inst.: 4679022 (ipc=12.3) sim_rate=56373 (inst/sec) elapsed = 0:0:01:23 / Tue Apr 16 16:55:54 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (67298,69719), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(67299,69719)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (67523,69719), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(67524,69719)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (67667,69719), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(67668,69719)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (68883,69719), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(68884,69719)
GPGPU-Sim uArch: cycles simulated: 138719  inst.: 4700404 (ipc=12.3) sim_rate=55957 (inst/sec) elapsed = 0:0:01:24 / Tue Apr 16 16:55:55 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (69496,69719), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(69497,69719)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (69964,69719), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(69965,69719)
GPGPU-Sim uArch: cycles simulated: 140219  inst.: 4718608 (ipc=12.3) sim_rate=55513 (inst/sec) elapsed = 0:0:01:25 / Tue Apr 16 16:55:56 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (70813,69719), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(70814,69719)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (71755,69719), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(71756,69719)
GPGPU-Sim uArch: cycles simulated: 142219  inst.: 4737163 (ipc=12.2) sim_rate=55083 (inst/sec) elapsed = 0:0:01:26 / Tue Apr 16 16:55:57 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (72630,69719), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(72631,69719)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (73751,69719), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(73752,69719)
GPGPU-Sim uArch: cycles simulated: 143719  inst.: 4754079 (ipc=12.2) sim_rate=54644 (inst/sec) elapsed = 0:0:01:27 / Tue Apr 16 16:55:58 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (75930,69719), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(75931,69719)
GPGPU-Sim uArch: cycles simulated: 145719  inst.: 4772330 (ipc=12.1) sim_rate=54231 (inst/sec) elapsed = 0:0:01:28 / Tue Apr 16 16:55:59 2019
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(139,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (77391,69719), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(77392,69719)
GPGPU-Sim uArch: cycles simulated: 147219  inst.: 4787383 (ipc=12.1) sim_rate=53790 (inst/sec) elapsed = 0:0:01:29 / Tue Apr 16 16:56:00 2019
GPGPU-Sim uArch: cycles simulated: 148719  inst.: 4801304 (ipc=12.0) sim_rate=53347 (inst/sec) elapsed = 0:0:01:30 / Tue Apr 16 16:56:01 2019
GPGPU-Sim uArch: cycles simulated: 150219  inst.: 4811935 (ipc=11.9) sim_rate=52878 (inst/sec) elapsed = 0:0:01:31 / Tue Apr 16 16:56:02 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (80709,69719), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(80710,69719)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (80911,69719), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(80912,69719)
GPGPU-Sim uArch: cycles simulated: 152219  inst.: 4831401 (ipc=11.9) sim_rate=52515 (inst/sec) elapsed = 0:0:01:32 / Tue Apr 16 16:56:03 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (82969,69719), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(82970,69719)
GPGPU-Sim uArch: cycles simulated: 153719  inst.: 4844742 (ipc=11.8) sim_rate=52094 (inst/sec) elapsed = 0:0:01:33 / Tue Apr 16 16:56:04 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (84586,69719), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(84587,69719)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (84762,69719), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(84763,69719)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (85391,69719), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(85392,69719)
GPGPU-Sim uArch: cycles simulated: 155219  inst.: 4862462 (ipc=11.8) sim_rate=51728 (inst/sec) elapsed = 0:0:01:34 / Tue Apr 16 16:56:05 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (85625,69719), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(85626,69719)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(150,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (86274,69719), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(86275,69719)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (86893,69719), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(86894,69719)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (87114,69719), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(87115,69719)
GPGPU-Sim uArch: cycles simulated: 157219  inst.: 4889030 (ipc=11.8) sim_rate=51463 (inst/sec) elapsed = 0:0:01:35 / Tue Apr 16 16:56:06 2019
GPGPU-Sim uArch: cycles simulated: 158719  inst.: 4902673 (ipc=11.8) sim_rate=51069 (inst/sec) elapsed = 0:0:01:36 / Tue Apr 16 16:56:07 2019
GPGPU-Sim uArch: cycles simulated: 160719  inst.: 4918801 (ipc=11.7) sim_rate=50709 (inst/sec) elapsed = 0:0:01:37 / Tue Apr 16 16:56:08 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (91515,69719), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(91516,69719)
GPGPU-Sim uArch: cycles simulated: 162719  inst.: 4937046 (ipc=11.7) sim_rate=50378 (inst/sec) elapsed = 0:0:01:38 / Tue Apr 16 16:56:09 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (93777,69719), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(93778,69719)
GPGPU-Sim uArch: cycles simulated: 164719  inst.: 4956950 (ipc=11.6) sim_rate=50070 (inst/sec) elapsed = 0:0:01:39 / Tue Apr 16 16:56:10 2019
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(145,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 166219  inst.: 4968539 (ipc=11.6) sim_rate=49685 (inst/sec) elapsed = 0:0:01:40 / Tue Apr 16 16:56:11 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (96935,69719), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(96936,69719)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (98400,69719), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(98401,69719)
GPGPU-Sim uArch: cycles simulated: 168219  inst.: 4988701 (ipc=11.5) sim_rate=49393 (inst/sec) elapsed = 0:0:01:41 / Tue Apr 16 16:56:12 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (99271,69719), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(99272,69719)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (100404,69719), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(100405,69719)
GPGPU-Sim uArch: cycles simulated: 170219  inst.: 5008057 (ipc=11.5) sim_rate=49098 (inst/sec) elapsed = 0:0:01:42 / Tue Apr 16 16:56:13 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (100765,69719), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(100766,69719)
GPGPU-Sim uArch: cycles simulated: 172219  inst.: 5028201 (ipc=11.5) sim_rate=48817 (inst/sec) elapsed = 0:0:01:43 / Tue Apr 16 16:56:14 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (103231,69719), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(103232,69719)
GPGPU-Sim uArch: cycles simulated: 174219  inst.: 5047319 (ipc=11.4) sim_rate=48531 (inst/sec) elapsed = 0:0:01:44 / Tue Apr 16 16:56:15 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (104743,69719), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(104744,69719)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (105303,69719), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(105304,69719)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(93,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (105739,69719), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(105740,69719)
GPGPU-Sim uArch: cycles simulated: 176219  inst.: 5069544 (ipc=11.4) sim_rate=48281 (inst/sec) elapsed = 0:0:01:45 / Tue Apr 16 16:56:16 2019
GPGPU-Sim uArch: cycles simulated: 177719  inst.: 5085633 (ipc=11.4) sim_rate=47977 (inst/sec) elapsed = 0:0:01:46 / Tue Apr 16 16:56:17 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (108099,69719), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(108100,69719)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (108128,69719), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(108129,69719)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (109259,69719), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(109260,69719)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (109393,69719), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(109394,69719)
GPGPU-Sim uArch: cycles simulated: 179719  inst.: 5110882 (ipc=11.4) sim_rate=47765 (inst/sec) elapsed = 0:0:01:47 / Tue Apr 16 16:56:18 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (110789,69719), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(110790,69719)
GPGPU-Sim uArch: cycles simulated: 181719  inst.: 5131127 (ipc=11.4) sim_rate=47510 (inst/sec) elapsed = 0:0:01:48 / Tue Apr 16 16:56:19 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (112293,69719), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(112294,69719)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (112662,69719), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(112663,69719)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (113888,69719), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(113889,69719)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(172,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 183719  inst.: 5153109 (ipc=11.4) sim_rate=47276 (inst/sec) elapsed = 0:0:01:49 / Tue Apr 16 16:56:20 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (114275,69719), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(114276,69719)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (114941,69719), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(114942,69719)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (115347,69719), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(115348,69719)
GPGPU-Sim uArch: cycles simulated: 185719  inst.: 5176106 (ipc=11.4) sim_rate=47055 (inst/sec) elapsed = 0:0:01:50 / Tue Apr 16 16:56:21 2019
GPGPU-Sim uArch: cycles simulated: 187719  inst.: 5195107 (ipc=11.4) sim_rate=46802 (inst/sec) elapsed = 0:0:01:51 / Tue Apr 16 16:56:22 2019
GPGPU-Sim uArch: cycles simulated: 189719  inst.: 5210690 (ipc=11.3) sim_rate=46524 (inst/sec) elapsed = 0:0:01:52 / Tue Apr 16 16:56:23 2019
GPGPU-Sim uArch: cycles simulated: 191719  inst.: 5229091 (ipc=11.3) sim_rate=46275 (inst/sec) elapsed = 0:0:01:53 / Tue Apr 16 16:56:24 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (122066,69719), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(122067,69719)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(174,0,0) tid=(192,0,0)
GPGPU-Sim uArch: cycles simulated: 193719  inst.: 5247671 (ipc=11.3) sim_rate=46032 (inst/sec) elapsed = 0:0:01:54 / Tue Apr 16 16:56:25 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (124026,69719), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(124027,69719)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (125320,69719), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(125321,69719)
GPGPU-Sim uArch: cycles simulated: 195719  inst.: 5270440 (ipc=11.3) sim_rate=45829 (inst/sec) elapsed = 0:0:01:55 / Tue Apr 16 16:56:26 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (126051,69719), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(126052,69719)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (127189,69719), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(127190,69719)
GPGPU-Sim uArch: cycles simulated: 197719  inst.: 5292013 (ipc=11.2) sim_rate=45620 (inst/sec) elapsed = 0:0:01:56 / Tue Apr 16 16:56:27 2019
GPGPU-Sim uArch: cycles simulated: 199219  inst.: 5304872 (ipc=11.2) sim_rate=45340 (inst/sec) elapsed = 0:0:01:57 / Tue Apr 16 16:56:28 2019
GPGPU-Sim uArch: cycles simulated: 201219  inst.: 5324267 (ipc=11.2) sim_rate=45120 (inst/sec) elapsed = 0:0:01:58 / Tue Apr 16 16:56:29 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (131802,69719), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(131803,69719)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(162,0,0) tid=(220,0,0)
GPGPU-Sim uArch: cycles simulated: 203219  inst.: 5344163 (ipc=11.2) sim_rate=44908 (inst/sec) elapsed = 0:0:01:59 / Tue Apr 16 16:56:30 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (135409,69719), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(135410,69719)
GPGPU-Sim uArch: cycles simulated: 205219  inst.: 5366407 (ipc=11.2) sim_rate=44720 (inst/sec) elapsed = 0:0:02:00 / Tue Apr 16 16:56:31 2019
GPGPU-Sim uArch: cycles simulated: 206719  inst.: 5381195 (ipc=11.2) sim_rate=44472 (inst/sec) elapsed = 0:0:02:01 / Tue Apr 16 16:56:32 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (138369,69719), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(138370,69719)
GPGPU-Sim uArch: cycles simulated: 208719  inst.: 5400671 (ipc=11.1) sim_rate=44267 (inst/sec) elapsed = 0:0:02:02 / Tue Apr 16 16:56:33 2019
GPGPU-Sim uArch: cycles simulated: 210719  inst.: 5421356 (ipc=11.1) sim_rate=44076 (inst/sec) elapsed = 0:0:02:03 / Tue Apr 16 16:56:34 2019
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(180,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 212719  inst.: 5438364 (ipc=11.1) sim_rate=43857 (inst/sec) elapsed = 0:0:02:04 / Tue Apr 16 16:56:35 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (143206,69719), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(143207,69719)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (143859,69719), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(143860,69719)
GPGPU-Sim uArch: cycles simulated: 214219  inst.: 5456093 (ipc=11.1) sim_rate=43648 (inst/sec) elapsed = 0:0:02:05 / Tue Apr 16 16:56:36 2019
GPGPU-Sim uArch: cycles simulated: 215219  inst.: 5465660 (ipc=11.1) sim_rate=43378 (inst/sec) elapsed = 0:0:02:06 / Tue Apr 16 16:56:37 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (146055,69719), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(146056,69719)
GPGPU-Sim uArch: cycles simulated: 216219  inst.: 5476397 (ipc=11.1) sim_rate=43121 (inst/sec) elapsed = 0:0:02:07 / Tue Apr 16 16:56:38 2019
GPGPU-Sim uArch: cycles simulated: 217719  inst.: 5490196 (ipc=11.1) sim_rate=42892 (inst/sec) elapsed = 0:0:02:08 / Tue Apr 16 16:56:39 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (148923,69719), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(148924,69719)
GPGPU-Sim uArch: cycles simulated: 219719  inst.: 5512110 (ipc=11.1) sim_rate=42729 (inst/sec) elapsed = 0:0:02:09 / Tue Apr 16 16:56:40 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (150561,69719), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(150562,69719)
GPGPU-Sim uArch: cycles simulated: 221219  inst.: 5529866 (ipc=11.1) sim_rate=42537 (inst/sec) elapsed = 0:0:02:10 / Tue Apr 16 16:56:41 2019
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(183,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 223219  inst.: 5546754 (ipc=11.0) sim_rate=42341 (inst/sec) elapsed = 0:0:02:11 / Tue Apr 16 16:56:42 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (154695,69719), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(154696,69719)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (155299,69719), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(155300,69719)
GPGPU-Sim uArch: cycles simulated: 225219  inst.: 5567955 (ipc=11.0) sim_rate=42181 (inst/sec) elapsed = 0:0:02:12 / Tue Apr 16 16:56:43 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (156659,69719), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(156660,69719)
GPGPU-Sim uArch: cycles simulated: 226719  inst.: 5587996 (ipc=11.1) sim_rate=42015 (inst/sec) elapsed = 0:0:02:13 / Tue Apr 16 16:56:44 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (157174,69719), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(157175,69719)
GPGPU-Sim uArch: cycles simulated: 228719  inst.: 5609688 (ipc=11.1) sim_rate=41863 (inst/sec) elapsed = 0:0:02:14 / Tue Apr 16 16:56:45 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (160867,69719), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(160868,69719)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(193,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (160877,69719), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(160878,69719)
GPGPU-Sim uArch: cycles simulated: 230719  inst.: 5630156 (ipc=11.0) sim_rate=41704 (inst/sec) elapsed = 0:0:02:15 / Tue Apr 16 16:56:46 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (162401,69719), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(162402,69719)
GPGPU-Sim uArch: cycles simulated: 232219  inst.: 5647430 (ipc=11.0) sim_rate=41525 (inst/sec) elapsed = 0:0:02:16 / Tue Apr 16 16:56:47 2019
GPGPU-Sim uArch: cycles simulated: 233719  inst.: 5663298 (ipc=11.0) sim_rate=41337 (inst/sec) elapsed = 0:0:02:17 / Tue Apr 16 16:56:48 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (164540,69719), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(164541,69719)
GPGPU-Sim uArch: cycles simulated: 235719  inst.: 5683712 (ipc=11.0) sim_rate=41186 (inst/sec) elapsed = 0:0:02:18 / Tue Apr 16 16:56:49 2019
GPGPU-Sim uArch: cycles simulated: 237719  inst.: 5701262 (ipc=11.0) sim_rate=41016 (inst/sec) elapsed = 0:0:02:19 / Tue Apr 16 16:56:50 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (169499,69719), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(169500,69719)
GPGPU-Sim uArch: cycles simulated: 239719  inst.: 5718837 (ipc=11.0) sim_rate=40848 (inst/sec) elapsed = 0:0:02:20 / Tue Apr 16 16:56:51 2019
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(115,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 241219  inst.: 5734574 (ipc=11.0) sim_rate=40670 (inst/sec) elapsed = 0:0:02:21 / Tue Apr 16 16:56:52 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (171870,69719), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(171871,69719)
GPGPU-Sim uArch: cycles simulated: 242719  inst.: 5749874 (ipc=11.0) sim_rate=40492 (inst/sec) elapsed = 0:0:02:22 / Tue Apr 16 16:56:53 2019
GPGPU-Sim uArch: cycles simulated: 244219  inst.: 5764080 (ipc=11.0) sim_rate=40308 (inst/sec) elapsed = 0:0:02:23 / Tue Apr 16 16:56:54 2019
GPGPU-Sim uArch: cycles simulated: 246219  inst.: 5781789 (ipc=10.9) sim_rate=40151 (inst/sec) elapsed = 0:0:02:24 / Tue Apr 16 16:56:55 2019
GPGPU-Sim uArch: cycles simulated: 247719  inst.: 5794925 (ipc=10.9) sim_rate=39965 (inst/sec) elapsed = 0:0:02:25 / Tue Apr 16 16:56:56 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (178476,69719), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(178477,69719)
GPGPU-Sim uArch: cycles simulated: 249219  inst.: 5810212 (ipc=10.9) sim_rate=39795 (inst/sec) elapsed = 0:0:02:26 / Tue Apr 16 16:56:57 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (179888,69719), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(179889,69719)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(200,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (180820,69719), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(180821,69719)
GPGPU-Sim uArch: cycles simulated: 250719  inst.: 5827159 (ipc=10.9) sim_rate=39640 (inst/sec) elapsed = 0:0:02:27 / Tue Apr 16 16:56:58 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (182945,69719), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(182946,69719)
GPGPU-Sim uArch: cycles simulated: 252719  inst.: 5849489 (ipc=10.9) sim_rate=39523 (inst/sec) elapsed = 0:0:02:28 / Tue Apr 16 16:56:59 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (183212,69719), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(183213,69719)
GPGPU-Sim uArch: cycles simulated: 254219  inst.: 5867648 (ipc=10.9) sim_rate=39380 (inst/sec) elapsed = 0:0:02:29 / Tue Apr 16 16:57:00 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (185121,69719), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(185122,69719)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (185781,69719), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(185782,69719)
GPGPU-Sim uArch: cycles simulated: 256219  inst.: 5889774 (ipc=10.9) sim_rate=39265 (inst/sec) elapsed = 0:0:02:30 / Tue Apr 16 16:57:01 2019
GPGPU-Sim uArch: cycles simulated: 257719  inst.: 5905752 (ipc=10.9) sim_rate=39110 (inst/sec) elapsed = 0:0:02:31 / Tue Apr 16 16:57:02 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (188006,69719), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(188007,69719)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(206,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 259719  inst.: 5927799 (ipc=10.9) sim_rate=38998 (inst/sec) elapsed = 0:0:02:32 / Tue Apr 16 16:57:03 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (191189,69719), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(191190,69719)
GPGPU-Sim uArch: cycles simulated: 261719  inst.: 5950525 (ipc=10.9) sim_rate=38892 (inst/sec) elapsed = 0:0:02:33 / Tue Apr 16 16:57:04 2019
GPGPU-Sim uArch: cycles simulated: 263219  inst.: 5966717 (ipc=10.9) sim_rate=38744 (inst/sec) elapsed = 0:0:02:34 / Tue Apr 16 16:57:05 2019
GPGPU-Sim uArch: cycles simulated: 265219  inst.: 5984961 (ipc=10.9) sim_rate=38612 (inst/sec) elapsed = 0:0:02:35 / Tue Apr 16 16:57:06 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (196089,69719), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(196090,69719)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (196377,69719), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(196378,69719)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(145,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 267219  inst.: 6008167 (ipc=10.9) sim_rate=38513 (inst/sec) elapsed = 0:0:02:36 / Tue Apr 16 16:57:07 2019
GPGPU-Sim uArch: cycles simulated: 268719  inst.: 6022909 (ipc=10.9) sim_rate=38362 (inst/sec) elapsed = 0:0:02:37 / Tue Apr 16 16:57:08 2019
GPGPU-Sim uArch: cycles simulated: 270719  inst.: 6047243 (ipc=10.9) sim_rate=38273 (inst/sec) elapsed = 0:0:02:38 / Tue Apr 16 16:57:09 2019
GPGPU-Sim uArch: cycles simulated: 272219  inst.: 6061941 (ipc=10.9) sim_rate=38125 (inst/sec) elapsed = 0:0:02:39 / Tue Apr 16 16:57:10 2019
GPGPU-Sim uArch: cycles simulated: 274219  inst.: 6080502 (ipc=10.9) sim_rate=38003 (inst/sec) elapsed = 0:0:02:40 / Tue Apr 16 16:57:11 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (205927,69719), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(205928,69719)
GPGPU-Sim uArch: cycles simulated: 275719  inst.: 6097433 (ipc=10.9) sim_rate=37872 (inst/sec) elapsed = 0:0:02:41 / Tue Apr 16 16:57:12 2019
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(205,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (207474,69719), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(207475,69719)
GPGPU-Sim uArch: cycles simulated: 277719  inst.: 6116694 (ipc=10.9) sim_rate=37757 (inst/sec) elapsed = 0:0:02:42 / Tue Apr 16 16:57:13 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (208176,69719), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(208177,69719)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (208413,69719), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(208414,69719)
GPGPU-Sim uArch: cycles simulated: 279219  inst.: 6138235 (ipc=10.9) sim_rate=37657 (inst/sec) elapsed = 0:0:02:43 / Tue Apr 16 16:57:14 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (209755,69719), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(209756,69719)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (210811,69719), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(210812,69719)
GPGPU-Sim uArch: cycles simulated: 280719  inst.: 6156721 (ipc=10.9) sim_rate=37540 (inst/sec) elapsed = 0:0:02:44 / Tue Apr 16 16:57:15 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (212575,69719), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(212576,69719)
GPGPU-Sim uArch: cycles simulated: 282719  inst.: 6177513 (ipc=10.9) sim_rate=37439 (inst/sec) elapsed = 0:0:02:45 / Tue Apr 16 16:57:16 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (214179,69719), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(214180,69719)
GPGPU-Sim uArch: cycles simulated: 284219  inst.: 6194517 (ipc=10.9) sim_rate=37316 (inst/sec) elapsed = 0:0:02:46 / Tue Apr 16 16:57:17 2019
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(200,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (216098,69719), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(216099,69719)
GPGPU-Sim uArch: cycles simulated: 286219  inst.: 6217335 (ipc=10.9) sim_rate=37229 (inst/sec) elapsed = 0:0:02:47 / Tue Apr 16 16:57:18 2019
GPGPU-Sim uArch: cycles simulated: 287719  inst.: 6230956 (ipc=10.9) sim_rate=37089 (inst/sec) elapsed = 0:0:02:48 / Tue Apr 16 16:57:19 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (219382,69719), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(219383,69719)
GPGPU-Sim uArch: cycles simulated: 289719  inst.: 6253209 (ipc=10.9) sim_rate=37001 (inst/sec) elapsed = 0:0:02:49 / Tue Apr 16 16:57:20 2019
GPGPU-Sim uArch: cycles simulated: 291219  inst.: 6268498 (ipc=10.9) sim_rate=36873 (inst/sec) elapsed = 0:0:02:50 / Tue Apr 16 16:57:21 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (223493,69719), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(223494,69719)
GPGPU-Sim uArch: cycles simulated: 293219  inst.: 6287961 (ipc=10.9) sim_rate=36771 (inst/sec) elapsed = 0:0:02:51 / Tue Apr 16 16:57:22 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(212,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 294719  inst.: 6304251 (ipc=10.9) sim_rate=36652 (inst/sec) elapsed = 0:0:02:52 / Tue Apr 16 16:57:23 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (225681,69719), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(225682,69719)
GPGPU-Sim uArch: cycles simulated: 296719  inst.: 6328238 (ipc=10.9) sim_rate=36579 (inst/sec) elapsed = 0:0:02:53 / Tue Apr 16 16:57:24 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (227831,69719), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(227832,69719)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (228543,69719), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(228544,69719)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (228645,69719), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(228646,69719)
GPGPU-Sim uArch: cycles simulated: 298719  inst.: 6352218 (ipc=10.9) sim_rate=36507 (inst/sec) elapsed = 0:0:02:54 / Tue Apr 16 16:57:25 2019
GPGPU-Sim uArch: cycles simulated: 300219  inst.: 6367991 (ipc=10.9) sim_rate=36388 (inst/sec) elapsed = 0:0:02:55 / Tue Apr 16 16:57:26 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (231634,69719), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(231635,69719)
GPGPU-Sim uArch: cycles simulated: 301719  inst.: 6384492 (ipc=10.9) sim_rate=36275 (inst/sec) elapsed = 0:0:02:56 / Tue Apr 16 16:57:27 2019
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(224,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 303219  inst.: 6401763 (ipc=10.9) sim_rate=36168 (inst/sec) elapsed = 0:0:02:57 / Tue Apr 16 16:57:28 2019
GPGPU-Sim uArch: cycles simulated: 305219  inst.: 6423083 (ipc=10.9) sim_rate=36084 (inst/sec) elapsed = 0:0:02:58 / Tue Apr 16 16:57:29 2019
GPGPU-Sim uArch: cycles simulated: 306719  inst.: 6437486 (ipc=10.9) sim_rate=35963 (inst/sec) elapsed = 0:0:02:59 / Tue Apr 16 16:57:30 2019
GPGPU-Sim uArch: cycles simulated: 308719  inst.: 6455915 (ipc=10.9) sim_rate=35866 (inst/sec) elapsed = 0:0:03:00 / Tue Apr 16 16:57:31 2019
GPGPU-Sim uArch: cycles simulated: 310719  inst.: 6473996 (ipc=10.9) sim_rate=35767 (inst/sec) elapsed = 0:0:03:01 / Tue Apr 16 16:57:32 2019
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(223,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 312719  inst.: 6494572 (ipc=10.9) sim_rate=35684 (inst/sec) elapsed = 0:0:03:02 / Tue Apr 16 16:57:33 2019
GPGPU-Sim uArch: cycles simulated: 314219  inst.: 6509913 (ipc=10.9) sim_rate=35573 (inst/sec) elapsed = 0:0:03:03 / Tue Apr 16 16:57:34 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (245362,69719), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(245363,69719)
GPGPU-Sim uArch: cycles simulated: 315719  inst.: 6527950 (ipc=10.9) sim_rate=35477 (inst/sec) elapsed = 0:0:03:04 / Tue Apr 16 16:57:35 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (246673,69719), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(246674,69719)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (247395,69719), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(247396,69719)
GPGPU-Sim uArch: cycles simulated: 317219  inst.: 6545347 (ipc=10.9) sim_rate=35380 (inst/sec) elapsed = 0:0:03:05 / Tue Apr 16 16:57:36 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (247626,69719), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(247627,69719)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (249172,69719), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(249173,69719)
GPGPU-Sim uArch: cycles simulated: 319219  inst.: 6572109 (ipc=10.9) sim_rate=35333 (inst/sec) elapsed = 0:0:03:06 / Tue Apr 16 16:57:37 2019
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(165,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 321219  inst.: 6594791 (ipc=10.9) sim_rate=35266 (inst/sec) elapsed = 0:0:03:07 / Tue Apr 16 16:57:38 2019
GPGPU-Sim uArch: cycles simulated: 322719  inst.: 6608455 (ipc=10.9) sim_rate=35151 (inst/sec) elapsed = 0:0:03:08 / Tue Apr 16 16:57:39 2019
GPGPU-Sim uArch: cycles simulated: 324219  inst.: 6624890 (ipc=10.9) sim_rate=35052 (inst/sec) elapsed = 0:0:03:09 / Tue Apr 16 16:57:40 2019
GPGPU-Sim uArch: cycles simulated: 325719  inst.: 6640920 (ipc=10.9) sim_rate=34952 (inst/sec) elapsed = 0:0:03:10 / Tue Apr 16 16:57:41 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (256918,69719), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(256919,69719)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (257120,69719), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(257121,69719)
GPGPU-Sim uArch: cycles simulated: 327219  inst.: 6656158 (ipc=10.9) sim_rate=34848 (inst/sec) elapsed = 0:0:03:11 / Tue Apr 16 16:57:42 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (258685,69719), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(258686,69719)
GPGPU-Sim uArch: cycles simulated: 328719  inst.: 6672448 (ipc=10.9) sim_rate=34752 (inst/sec) elapsed = 0:0:03:12 / Tue Apr 16 16:57:43 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(154,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (260290,69719), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(260291,69719)
GPGPU-Sim uArch: cycles simulated: 330719  inst.: 6697099 (ipc=10.9) sim_rate=34699 (inst/sec) elapsed = 0:0:03:13 / Tue Apr 16 16:57:44 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (261611,69719), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(261612,69719)
GPGPU-Sim uArch: cycles simulated: 332219  inst.: 6716041 (ipc=10.9) sim_rate=34618 (inst/sec) elapsed = 0:0:03:14 / Tue Apr 16 16:57:45 2019
GPGPU-Sim uArch: cycles simulated: 334219  inst.: 6738361 (ipc=10.9) sim_rate=34555 (inst/sec) elapsed = 0:0:03:15 / Tue Apr 16 16:57:46 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (266371,69719), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(266372,69719)
GPGPU-Sim uArch: cycles simulated: 336219  inst.: 6759581 (ipc=10.9) sim_rate=34487 (inst/sec) elapsed = 0:0:03:16 / Tue Apr 16 16:57:47 2019
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(235,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (267341,69719), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(267342,69719)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (268144,69719), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(268145,69719)
GPGPU-Sim uArch: cycles simulated: 338219  inst.: 6784147 (ipc=10.9) sim_rate=34437 (inst/sec) elapsed = 0:0:03:17 / Tue Apr 16 16:57:48 2019
GPGPU-Sim uArch: cycles simulated: 339719  inst.: 6802171 (ipc=10.9) sim_rate=34354 (inst/sec) elapsed = 0:0:03:18 / Tue Apr 16 16:57:49 2019
GPGPU-Sim uArch: cycles simulated: 341719  inst.: 6821885 (ipc=10.9) sim_rate=34280 (inst/sec) elapsed = 0:0:03:19 / Tue Apr 16 16:57:50 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (273775,69719), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(273776,69719)
GPGPU-Sim uArch: cycles simulated: 343719  inst.: 6844743 (ipc=10.9) sim_rate=34223 (inst/sec) elapsed = 0:0:03:20 / Tue Apr 16 16:57:51 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (275310,69719), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(275311,69719)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(234,0,0) tid=(134,0,0)
GPGPU-Sim uArch: cycles simulated: 345719  inst.: 6867385 (ipc=10.9) sim_rate=34166 (inst/sec) elapsed = 0:0:03:21 / Tue Apr 16 16:57:52 2019
GPGPU-Sim uArch: cycles simulated: 347719  inst.: 6889039 (ipc=10.9) sim_rate=34104 (inst/sec) elapsed = 0:0:03:22 / Tue Apr 16 16:57:53 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (278274,69719), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(278275,69719)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (279458,69719), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(279459,69719)
GPGPU-Sim uArch: cycles simulated: 349719  inst.: 6912286 (ipc=10.9) sim_rate=34050 (inst/sec) elapsed = 0:0:03:23 / Tue Apr 16 16:57:54 2019
GPGPU-Sim uArch: cycles simulated: 351219  inst.: 6928664 (ipc=10.9) sim_rate=33964 (inst/sec) elapsed = 0:0:03:24 / Tue Apr 16 16:57:55 2019
GPGPU-Sim uArch: cycles simulated: 353219  inst.: 6949293 (ipc=10.9) sim_rate=33898 (inst/sec) elapsed = 0:0:03:25 / Tue Apr 16 16:57:56 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (284358,69719), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(284359,69719)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(230,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (285166,69719), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(285167,69719)
GPGPU-Sim uArch: cycles simulated: 355219  inst.: 6970667 (ipc=10.9) sim_rate=33838 (inst/sec) elapsed = 0:0:03:26 / Tue Apr 16 16:57:57 2019
GPGPU-Sim uArch: cycles simulated: 357219  inst.: 6994976 (ipc=10.9) sim_rate=33792 (inst/sec) elapsed = 0:0:03:27 / Tue Apr 16 16:57:58 2019
GPGPU-Sim uArch: cycles simulated: 359219  inst.: 7010902 (ipc=10.9) sim_rate=33706 (inst/sec) elapsed = 0:0:03:28 / Tue Apr 16 16:57:59 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (290461,69719), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(290462,69719)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (290794,69719), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(290795,69719)
GPGPU-Sim uArch: cycles simulated: 361219  inst.: 7032815 (ipc=10.9) sim_rate=33649 (inst/sec) elapsed = 0:0:03:29 / Tue Apr 16 16:58:00 2019
GPGPU-Sim uArch: cycles simulated: 362719  inst.: 7048755 (ipc=10.9) sim_rate=33565 (inst/sec) elapsed = 0:0:03:30 / Tue Apr 16 16:58:01 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(240,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (294829,69719), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(294830,69719)
GPGPU-Sim uArch: cycles simulated: 364719  inst.: 7071083 (ipc=10.9) sim_rate=33512 (inst/sec) elapsed = 0:0:03:31 / Tue Apr 16 16:58:02 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (295941,69719), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(295942,69719)
GPGPU-Sim uArch: cycles simulated: 366719  inst.: 7093767 (ipc=10.9) sim_rate=33461 (inst/sec) elapsed = 0:0:03:32 / Tue Apr 16 16:58:03 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (297676,69719), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(297677,69719)
GPGPU-Sim uArch: cycles simulated: 368719  inst.: 7115799 (ipc=10.9) sim_rate=33407 (inst/sec) elapsed = 0:0:03:33 / Tue Apr 16 16:58:04 2019
GPGPU-Sim uArch: cycles simulated: 370219  inst.: 7129678 (ipc=10.9) sim_rate=33316 (inst/sec) elapsed = 0:0:03:34 / Tue Apr 16 16:58:05 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (301405,69719), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(301406,69719)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (301516,69719), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(301517,69719)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(238,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (302130,69719), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(302131,69719)
GPGPU-Sim uArch: cycles simulated: 372219  inst.: 7154734 (ipc=10.9) sim_rate=33277 (inst/sec) elapsed = 0:0:03:35 / Tue Apr 16 16:58:06 2019
GPGPU-Sim uArch: cycles simulated: 374219  inst.: 7176763 (ipc=10.9) sim_rate=33225 (inst/sec) elapsed = 0:0:03:36 / Tue Apr 16 16:58:07 2019
GPGPU-Sim uArch: cycles simulated: 375719  inst.: 7191436 (ipc=10.9) sim_rate=33140 (inst/sec) elapsed = 0:0:03:37 / Tue Apr 16 16:58:08 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (307333,69719), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(307334,69719)
GPGPU-Sim uArch: cycles simulated: 377719  inst.: 7212451 (ipc=10.9) sim_rate=33084 (inst/sec) elapsed = 0:0:03:38 / Tue Apr 16 16:58:09 2019
GPGPU-Sim uArch: cycles simulated: 379719  inst.: 7235975 (ipc=10.9) sim_rate=33040 (inst/sec) elapsed = 0:0:03:39 / Tue Apr 16 16:58:10 2019
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(242,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 381719  inst.: 7256066 (ipc=10.9) sim_rate=32982 (inst/sec) elapsed = 0:0:03:40 / Tue Apr 16 16:58:11 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (313097,69719), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(313098,69719)
GPGPU-Sim uArch: cycles simulated: 383719  inst.: 7277276 (ipc=10.9) sim_rate=32928 (inst/sec) elapsed = 0:0:03:41 / Tue Apr 16 16:58:12 2019
GPGPU-Sim uArch: cycles simulated: 385219  inst.: 7293897 (ipc=10.9) sim_rate=32855 (inst/sec) elapsed = 0:0:03:42 / Tue Apr 16 16:58:13 2019
GPGPU-Sim uArch: cycles simulated: 387219  inst.: 7315822 (ipc=10.9) sim_rate=32806 (inst/sec) elapsed = 0:0:03:43 / Tue Apr 16 16:58:14 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (317654,69719), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(317655,69719)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (318656,69719), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 389219  inst.: 7337247 (ipc=10.9) sim_rate=32755 (inst/sec) elapsed = 0:0:03:44 / Tue Apr 16 16:58:15 2019
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(246,0,0) tid=(219,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (321042,69719), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (321226,69719), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 391219  inst.: 7358295 (ipc=10.9) sim_rate=32703 (inst/sec) elapsed = 0:0:03:45 / Tue Apr 16 16:58:16 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (322767,69719), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 393219  inst.: 7378906 (ipc=10.9) sim_rate=32650 (inst/sec) elapsed = 0:0:03:46 / Tue Apr 16 16:58:17 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (323503,69719), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 395219  inst.: 7399599 (ipc=10.9) sim_rate=32597 (inst/sec) elapsed = 0:0:03:47 / Tue Apr 16 16:58:18 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (327107,69719), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 397219  inst.: 7420884 (ipc=10.9) sim_rate=32547 (inst/sec) elapsed = 0:0:03:48 / Tue Apr 16 16:58:19 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(193,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 399219  inst.: 7440458 (ipc=10.9) sim_rate=32491 (inst/sec) elapsed = 0:0:03:49 / Tue Apr 16 16:58:20 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (330789,69719), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (330994,69719), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 401219  inst.: 7459466 (ipc=10.9) sim_rate=32432 (inst/sec) elapsed = 0:0:03:50 / Tue Apr 16 16:58:21 2019
GPGPU-Sim uArch: cycles simulated: 403219  inst.: 7480579 (ipc=10.9) sim_rate=32383 (inst/sec) elapsed = 0:0:03:51 / Tue Apr 16 16:58:22 2019
GPGPU-Sim uArch: cycles simulated: 405219  inst.: 7503035 (ipc=10.9) sim_rate=32340 (inst/sec) elapsed = 0:0:03:52 / Tue Apr 16 16:58:23 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (337585,69719), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 407719  inst.: 7527369 (ipc=10.9) sim_rate=32306 (inst/sec) elapsed = 0:0:03:53 / Tue Apr 16 16:58:24 2019
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(188,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (338283,69719), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 409719  inst.: 7549112 (ipc=10.9) sim_rate=32261 (inst/sec) elapsed = 0:0:03:54 / Tue Apr 16 16:58:25 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (340305,69719), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 411719  inst.: 7574264 (ipc=10.9) sim_rate=32230 (inst/sec) elapsed = 0:0:03:55 / Tue Apr 16 16:58:26 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (342609,69719), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (343675,69719), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 413719  inst.: 7594729 (ipc=10.9) sim_rate=32181 (inst/sec) elapsed = 0:0:03:56 / Tue Apr 16 16:58:27 2019
GPGPU-Sim uArch: cycles simulated: 416219  inst.: 7621383 (ipc=10.9) sim_rate=32157 (inst/sec) elapsed = 0:0:03:57 / Tue Apr 16 16:58:28 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (346543,69719), 5 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(215,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (348139,69719), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 418219  inst.: 7645163 (ipc=10.9) sim_rate=32122 (inst/sec) elapsed = 0:0:03:58 / Tue Apr 16 16:58:29 2019
GPGPU-Sim uArch: cycles simulated: 420219  inst.: 7666409 (ipc=10.9) sim_rate=32077 (inst/sec) elapsed = 0:0:03:59 / Tue Apr 16 16:58:30 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (351876,69719), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (352639,69719), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 422719  inst.: 7693170 (ipc=10.9) sim_rate=32054 (inst/sec) elapsed = 0:0:04:00 / Tue Apr 16 16:58:31 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (353388,69719), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (353469,69719), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 424719  inst.: 7712891 (ipc=10.9) sim_rate=32003 (inst/sec) elapsed = 0:0:04:01 / Tue Apr 16 16:58:32 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(229,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 426719  inst.: 7735177 (ipc=10.9) sim_rate=31963 (inst/sec) elapsed = 0:0:04:02 / Tue Apr 16 16:58:33 2019
GPGPU-Sim uArch: cycles simulated: 429219  inst.: 7767456 (ipc=10.9) sim_rate=31964 (inst/sec) elapsed = 0:0:04:03 / Tue Apr 16 16:58:34 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (359904,69719), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (360871,69719), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 431219  inst.: 7790097 (ipc=10.9) sim_rate=31926 (inst/sec) elapsed = 0:0:04:04 / Tue Apr 16 16:58:35 2019
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(215,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 433719  inst.: 7816723 (ipc=10.9) sim_rate=31904 (inst/sec) elapsed = 0:0:04:05 / Tue Apr 16 16:58:36 2019
GPGPU-Sim uArch: cycles simulated: 435719  inst.: 7835742 (ipc=10.9) sim_rate=31852 (inst/sec) elapsed = 0:0:04:06 / Tue Apr 16 16:58:37 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (367350,69719), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (367778,69719), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 437719  inst.: 7857080 (ipc=10.9) sim_rate=31810 (inst/sec) elapsed = 0:0:04:07 / Tue Apr 16 16:58:38 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (369051,69719), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (369368,69719), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 440219  inst.: 7885709 (ipc=10.9) sim_rate=31797 (inst/sec) elapsed = 0:0:04:08 / Tue Apr 16 16:58:39 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (370644,69719), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (370778,69719), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (371857,69719), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (371987,69719), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (372218,69719), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 442719  inst.: 7911072 (ipc=10.9) sim_rate=31771 (inst/sec) elapsed = 0:0:04:09 / Tue Apr 16 16:58:40 2019
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(217,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (374308,69719), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 444719  inst.: 7931261 (ipc=10.9) sim_rate=31725 (inst/sec) elapsed = 0:0:04:10 / Tue Apr 16 16:58:41 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (375697,69719), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (375857,69719), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (376039,69719), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 447219  inst.: 7958525 (ipc=10.9) sim_rate=31707 (inst/sec) elapsed = 0:0:04:11 / Tue Apr 16 16:58:42 2019
GPGPU-Sim uArch: cycles simulated: 449219  inst.: 7978907 (ipc=10.9) sim_rate=31662 (inst/sec) elapsed = 0:0:04:12 / Tue Apr 16 16:58:43 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (380876,69719), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 451719  inst.: 8003906 (ipc=10.9) sim_rate=31635 (inst/sec) elapsed = 0:0:04:13 / Tue Apr 16 16:58:44 2019
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(248,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 454219  inst.: 8029127 (ipc=10.9) sim_rate=31610 (inst/sec) elapsed = 0:0:04:14 / Tue Apr 16 16:58:45 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (385991,69719), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 456719  inst.: 8053932 (ipc=10.9) sim_rate=31584 (inst/sec) elapsed = 0:0:04:15 / Tue Apr 16 16:58:46 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (388461,69719), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (389038,69719), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 459219  inst.: 8078595 (ipc=10.8) sim_rate=31557 (inst/sec) elapsed = 0:0:04:16 / Tue Apr 16 16:58:47 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (390444,69719), 3 CTAs running
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(221,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 461719  inst.: 8103506 (ipc=10.8) sim_rate=31531 (inst/sec) elapsed = 0:0:04:17 / Tue Apr 16 16:58:48 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (393885,69719), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 464219  inst.: 8130097 (ipc=10.8) sim_rate=31512 (inst/sec) elapsed = 0:0:04:18 / Tue Apr 16 16:58:49 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (394898,69719), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (395227,69719), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (395541,69719), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (395844,69719), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 466719  inst.: 8155252 (ipc=10.8) sim_rate=31487 (inst/sec) elapsed = 0:0:04:19 / Tue Apr 16 16:58:50 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (397749,69719), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (398668,69719), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (399176,69719), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 469219  inst.: 8178975 (ipc=10.8) sim_rate=31457 (inst/sec) elapsed = 0:0:04:20 / Tue Apr 16 16:58:51 2019
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(252,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 471719  inst.: 8200456 (ipc=10.8) sim_rate=31419 (inst/sec) elapsed = 0:0:04:21 / Tue Apr 16 16:58:52 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (403079,69719), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (403935,69719), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (404061,69719), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (404958,69719), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 474719  inst.: 8229495 (ipc=10.8) sim_rate=31410 (inst/sec) elapsed = 0:0:04:22 / Tue Apr 16 16:58:53 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (406665,69719), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (406879,69719), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 477219  inst.: 8251586 (ipc=10.8) sim_rate=31374 (inst/sec) elapsed = 0:0:04:23 / Tue Apr 16 16:58:54 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (407601,69719), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (408679,69719), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (409527,69719), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (409769,69719), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (409780,69719), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (410285,69719), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 480219  inst.: 8277358 (ipc=10.8) sim_rate=31353 (inst/sec) elapsed = 0:0:04:24 / Tue Apr 16 16:58:55 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (411952,69719), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (412034,69719), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (412355,69719), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (412611,69719), 2 CTAs running
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(242,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 483219  inst.: 8299390 (ipc=10.8) sim_rate=31318 (inst/sec) elapsed = 0:0:04:25 / Tue Apr 16 16:58:56 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (414398,69719), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 486719  inst.: 8322444 (ipc=10.7) sim_rate=31287 (inst/sec) elapsed = 0:0:04:26 / Tue Apr 16 16:58:57 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (418106,69719), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (418801,69719), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 490719  inst.: 8347383 (ipc=10.7) sim_rate=31263 (inst/sec) elapsed = 0:0:04:27 / Tue Apr 16 16:58:58 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (424042,69719), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (424609,69719), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 494719  inst.: 8370749 (ipc=10.6) sim_rate=31234 (inst/sec) elapsed = 0:0:04:28 / Tue Apr 16 16:58:59 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (427251,69719), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (427841,69719), 1 CTAs running
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(254,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 498719  inst.: 8393645 (ipc=10.6) sim_rate=31203 (inst/sec) elapsed = 0:0:04:29 / Tue Apr 16 16:59:00 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (429136,69719), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (429415,69719), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (429689,69719), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (430611,69719), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (430640,69719), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (432180,69719), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (433113,69719), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 503219  inst.: 8413625 (ipc=10.5) sim_rate=31161 (inst/sec) elapsed = 0:0:04:30 / Tue Apr 16 16:59:01 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (434010,69719), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (434372,69719), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (434774,69719), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (435792,69719), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (436013,69719), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (436334,69719), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (437230,69719), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (437241,69719), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (437987,69719), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (440441,69719), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 510219  inst.: 8431791 (ipc=10.4) sim_rate=31113 (inst/sec) elapsed = 0:0:04:31 / Tue Apr 16 16:59:02 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (442661,69719), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (449364,69719), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 522219  inst.: 8440723 (ipc=10.1) sim_rate=31032 (inst/sec) elapsed = 0:0:04:32 / Tue Apr 16 16:59:03 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (455019,69719), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 455020
gpu_sim_insn = 4588807
gpu_ipc =      10.0848
gpu_tot_sim_cycle = 524739
gpu_tot_sim_insn = 8441449
gpu_tot_ipc =      16.0869
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10809
gpu_stall_icnt2sh    = 993723
gpu_total_sim_rate=31034

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 487015
	L1I_total_cache_misses = 1000
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 39898, Miss = 34574, Miss_rate = 0.867, Pending_hits = 2251, Reservation_fails = 405516
	L1D_cache_core[1]: Access = 42686, Miss = 37102, Miss_rate = 0.869, Pending_hits = 2207, Reservation_fails = 427068
	L1D_cache_core[2]: Access = 41178, Miss = 35648, Miss_rate = 0.866, Pending_hits = 2353, Reservation_fails = 420085
	L1D_cache_core[3]: Access = 38500, Miss = 33185, Miss_rate = 0.862, Pending_hits = 2206, Reservation_fails = 389037
	L1D_cache_core[4]: Access = 40112, Miss = 34475, Miss_rate = 0.859, Pending_hits = 2223, Reservation_fails = 397524
	L1D_cache_core[5]: Access = 39541, Miss = 34114, Miss_rate = 0.863, Pending_hits = 2271, Reservation_fails = 395835
	L1D_cache_core[6]: Access = 41458, Miss = 36149, Miss_rate = 0.872, Pending_hits = 2288, Reservation_fails = 420659
	L1D_cache_core[7]: Access = 40949, Miss = 35470, Miss_rate = 0.866, Pending_hits = 2315, Reservation_fails = 417338
	L1D_cache_core[8]: Access = 41048, Miss = 35474, Miss_rate = 0.864, Pending_hits = 2323, Reservation_fails = 413232
	L1D_cache_core[9]: Access = 38357, Miss = 32977, Miss_rate = 0.860, Pending_hits = 2152, Reservation_fails = 385630
	L1D_cache_core[10]: Access = 41093, Miss = 35538, Miss_rate = 0.865, Pending_hits = 2243, Reservation_fails = 423554
	L1D_cache_core[11]: Access = 38977, Miss = 33651, Miss_rate = 0.863, Pending_hits = 2264, Reservation_fails = 395732
	L1D_cache_core[12]: Access = 41023, Miss = 35471, Miss_rate = 0.865, Pending_hits = 2143, Reservation_fails = 420736
	L1D_cache_core[13]: Access = 40393, Miss = 34955, Miss_rate = 0.865, Pending_hits = 2196, Reservation_fails = 406598
	L1D_cache_core[14]: Access = 41746, Miss = 36015, Miss_rate = 0.863, Pending_hits = 2327, Reservation_fails = 419986
	L1D_total_cache_accesses = 606959
	L1D_total_cache_misses = 524798
	L1D_total_cache_miss_rate = 0.8646
	L1D_total_cache_pending_hits = 33762
	L1D_total_cache_reservation_fails = 6138530
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 76903
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 273523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3915593
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 76423
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1164
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 251275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2222937
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 486015
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1000
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1228, 1071, 970, 1060, 1602, 1066, 1292, 1174, 1342, 1415, 965, 1479, 1518, 1428, 1161, 1432, 1088, 1387, 1510, 1359, 1038, 1256, 1183, 1448, 1460, 987, 1379, 1200, 1230, 1275, 1185, 1224, 1004, 1282, 1510, 1230, 1269, 1431, 1211, 1336, 875, 968, 593, 862, 998, 937, 903, 1177, 
gpgpu_n_tot_thrd_icount = 28826848
gpgpu_n_tot_w_icount = 900839
gpgpu_n_stall_shd_mem = 6530904
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 273523
gpgpu_n_mem_write_global = 252500
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1017302
gpgpu_n_store_insn = 381792
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 948838
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6527493
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10603859	W0_Idle:1467873	W0_Scoreboard:1305903	W1:248975	W2:110969	W3:67572	W4:42722	W5:30718	W6:27059	W7:23875	W8:21700	W9:20074	W10:18154	W11:17563	W12:16697	W13:15327	W14:12869	W15:11729	W16:10491	W17:8307	W18:6530	W19:6703	W20:5712	W21:5205	W22:4238	W23:3198	W24:2928	W25:2776	W26:2045	W27:1538	W28:813	W29:577	W30:175	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2188184 {8:273523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10111488 {40:252353,72:41,136:106,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37199128 {136:273523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2020000 {8:252500,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 105 
maxdqlatency = 0 
maxmflatency = 484 
averagemflatency = 188 
max_icnt2mem_latency = 249 
max_icnt2sh_latency = 524738 
mrq_lat_table:16897 	1950 	337 	1162 	1851 	113 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	490689 	35349 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	191363 	188294 	138840 	7379 	222 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	56502 	110423 	96510 	10100 	3 	0 	0 	2 	9 	39 	805 	5760 	10812 	29008 	70118 	135941 	6 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1044 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        22        18        14        24        21        24        32        26        26        25        24        27        28        29        31 
dram[1]:        24        32        20        19        18        16        22        30        22        18        20        25        25        23        24        33 
dram[2]:        21        16        30        18        24        27        32        32        28        24        20        22        24        22        25        18 
dram[3]:        16        26        18        16        30        26        32        30        26        22        24        22        27        25        20        22 
dram[4]:        20        31        16        18        18        19        23        20        25        32        22        28        22        23        27        30 
dram[5]:        24        18        14        20        17        20        30        24        23        16        22        29        24        21        28        18 
maximum service time to same row:
dram[0]:     78303     68312     54062     90367     45211     59974     48240     66763     74607     87628     59457    103160    103790     61632    112041    117672 
dram[1]:     75797     93593     24604     65195     76910    128131     84886    105300    108660    143786     95100    144153     67500     79299     76844     96007 
dram[2]:     88476     61000    101947     89850     81572     67299     80916     72198     76662     75440     86887     85051    102602     86924     79364     58447 
dram[3]:     86344     43785     68685     99825     72852     81224     62639     85138     66671     84067     94991    105347    121357    101000    118445    117890 
dram[4]:     80618     89160     71366     97354     76785     66543     48561     57854     49965     80276    106740    107310    113534     98680    107640     61808 
dram[5]:     60497     89940     86280     81543     38912     62023     99048     64891     84143     88240     61150     83936    110777     69580    141991    128682 
average row accesses per activate:
dram[0]:  4.346939  3.253333  3.637681  2.965909  4.890909  3.777778  4.205883  4.426471  3.921053  4.261539  3.136364  3.393443  5.000000  6.074074  6.153846  5.655172 
dram[1]:  4.309091  4.433333  3.565789  3.746032  3.073684  3.506494  3.375000  3.844156  3.295455  3.365854  3.655738  3.773585  4.818182  5.129032  6.923077  5.500000 
dram[2]:  4.000000  3.582090  3.623188  4.203390  4.163934  4.285714  4.073529  4.384615  3.465116  3.241758  3.533333  3.476191  4.275000  5.060606  8.300000  7.000000 
dram[3]:  3.839286  3.982456  3.967213  3.640625  4.627451  4.067797  4.583333  3.830986  3.818182  3.917808  3.943396  4.391304  5.923077  4.571429  5.121212  4.205128 
dram[4]:  4.611111  4.755102  3.402778  3.100000  3.697368  4.596491  4.066667  5.880952  4.242857  4.328125  4.183673  5.843750  4.657143  5.064516  6.068965  7.850000 
dram[5]:  4.296296  3.614286  3.263158  3.641791  3.718310  3.971014  5.714286  4.086957  3.285714  3.250000  4.636364  4.222222  4.555555  5.000000  6.384615  5.090909 
average row locality = 22330/5476 = 4.077794
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       172       185       203       211       219       214       236       240       237       226       185       184       160       163       160       164 
dram[1]:       184       196       203       190       230       219       242       246       234       228       197       182       159       159       179       176 
dram[2]:       188       192       198       194       205       214       225       233       237       235       192       194       169       164       166       166 
dram[3]:       175       179       194       195       189       197       228       218       246       244       195       185       154       160       169       164 
dram[4]:       193       190       196       201       223       210       243       209       240       234       190       172       162       157       176       157 
dram[5]:       191       199       201       201       211       225       227       234       249       252       189       177       164       163       166       168 
total reads: 19017
bank skew: 252/154 = 1.64
chip skew: 3224/3092 = 1.04
number of total write accesses:
dram[0]:        41        59        48        50        50        58        50        61        61        51        22        23         0         1         0         0 
dram[1]:        53        70        68        46        62        51        55        50        56        48        26        18         0         0         1         0 
dram[2]:        48        48        52        54        49        56        52        52        61        60        20        25         2         3         0         2 
dram[3]:        40        48        48        38        47        43        47        54        48        42        14        17         0         0         0         0 
dram[4]:        56        43        49        47        58        52        62        38        57        43        15        15         1         0         0         0 
dram[5]:        41        54        47        43        53        49        53        48        50        60        15        13         0         2         0         0 
total reads: 3313
min_bank_accesses = 0!
chip skew: 604/486 = 1.24
average mf latency per bank:
dram[0]:       2718      2489      2567      2450      2295      2231      2172      2046      2088      2288      6049      6251      9155      9195     11655     11412
dram[1]:       2453      2274      2265      2654      2162      2361      2143      2169      2160      2341      5580      6583      9258      9511     10333     10772
dram[2]:       2554      2521      2405      2424      2327      2205      2205      2116      2156      2147      5904      6010      8780      8931     10970     11030
dram[3]:       2821      2659      2618      2733      2469      2399      2271      2183      2223      2274      6142      6463      9751      9499     11084     11508
dram[4]:       2703      2673      2801      2585      2461      2370      2356      2434      2367      2293     31160      7085     10376      9632     12116     11900
dram[5]:       2696      2505      2608      2672      2347      2284      2227      2196      2147      2072      6534      6861      9261      9413     11372     11168
maximum mf latency per bank:
dram[0]:        360       380       397       436       402       412       454       445       411       400       392       411       352       397       373       416
dram[1]:        396       390       418       416       398       398       405       427       411       415       403       419       384       393       386       407
dram[2]:        399       376       375       405       386       389       443       426       397       391       410       397       392       368       369       396
dram[3]:        404       430       391       388       402       380       394       407       395       387       379       389       374       375       434       388
dram[4]:        420       372       461       389       425       401       439       438       484       463       483       383       430       373       435       393
dram[5]:        381       373       394       417       385       376       404       410       433       397       391       375       386       381       408       401

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=692652 n_nop=683810 n_act=926 n_pre=910 n_req=3734 n_rd=6318 n_write=688 bw_util=0.02023
n_activity=66193 dram_eff=0.2117
bk0: 344a 690304i bk1: 370a 689374i bk2: 406a 689543i bk3: 422a 688974i bk4: 438a 689666i bk5: 428a 689093i bk6: 472a 689088i bk7: 480a 688926i bk8: 474a 688803i bk9: 452a 689229i bk10: 370a 689750i bk11: 368a 689823i bk12: 320a 690968i bk13: 326a 691065i bk14: 320a 691280i bk15: 328a 691211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.021165
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=692652 n_nop=683497 n_act=997 n_pre=981 n_req=3828 n_rd=6448 n_write=729 bw_util=0.02072
n_activity=69183 dram_eff=0.2075
bk0: 368a 690041i bk1: 392a 689623i bk2: 406a 689080i bk3: 380a 689656i bk4: 460a 688648i bk5: 438a 689097i bk6: 484a 688626i bk7: 492a 688855i bk8: 468a 688750i bk9: 456a 688911i bk10: 394a 689775i bk11: 364a 690063i bk12: 318a 690966i bk13: 318a 690965i bk14: 358a 691131i bk15: 352a 691103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0208344
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=692652 n_nop=683774 n_act=928 n_pre=912 n_req=3756 n_rd=6344 n_write=694 bw_util=0.02032
n_activity=65520 dram_eff=0.2148
bk0: 376a 689883i bk1: 384a 689577i bk2: 396a 689462i bk3: 388a 689626i bk4: 410a 689668i bk5: 428a 689265i bk6: 450a 689102i bk7: 466a 689127i bk8: 474a 688594i bk9: 470a 688453i bk10: 384a 689923i bk11: 388a 689765i bk12: 338a 690741i bk13: 328a 690975i bk14: 332a 691331i bk15: 332a 691324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0211491
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=692652 n_nop=684206 n_act=861 n_pre=845 n_req=3578 n_rd=6184 n_write=556 bw_util=0.01946
n_activity=63083 dram_eff=0.2137
bk0: 350a 690005i bk1: 358a 689973i bk2: 388a 689724i bk3: 390a 689754i bk4: 378a 689952i bk5: 394a 689673i bk6: 456a 689499i bk7: 436a 689211i bk8: 492a 689019i bk9: 488a 689138i bk10: 390a 690109i bk11: 370a 690234i bk12: 308a 691217i bk13: 320a 690937i bk14: 338a 691017i bk15: 328a 690989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0180798
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=692652 n_nop=684066 n_act=835 n_pre=819 n_req=3689 n_rd=6306 n_write=626 bw_util=0.02002
n_activity=63095 dram_eff=0.2197
bk0: 386a 689886i bk1: 380a 690121i bk2: 392a 689507i bk3: 402a 689265i bk4: 446a 689191i bk5: 420a 689502i bk6: 486a 688863i bk7: 418a 689926i bk8: 480a 689071i bk9: 468a 689301i bk10: 380a 690247i bk11: 344a 690636i bk12: 324a 690889i bk13: 314a 690951i bk14: 352a 691072i bk15: 314a 691501i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0189374
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=692652 n_nop=683761 n_act=929 n_pre=913 n_req=3745 n_rd=6434 n_write=615 bw_util=0.02035
n_activity=66694 dram_eff=0.2114
bk0: 382a 690105i bk1: 398a 689445i bk2: 402a 689353i bk3: 402a 689515i bk4: 422a 689268i bk5: 450a 689208i bk6: 454a 689577i bk7: 468a 689186i bk8: 498a 688685i bk9: 504a 688473i bk10: 378a 690335i bk11: 354a 690354i bk12: 328a 690914i bk13: 326a 690984i bk14: 332a 691234i bk15: 336a 691103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0181332

========= L2 cache stats =========
L2_cache_bank[0]: Access = 41406, Miss = 1572, Miss_rate = 0.038, Pending_hits = 8, Reservation_fails = 227
L2_cache_bank[1]: Access = 41854, Miss = 1587, Miss_rate = 0.038, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 41457, Miss = 1628, Miss_rate = 0.039, Pending_hits = 9, Reservation_fails = 115
L2_cache_bank[3]: Access = 42278, Miss = 1596, Miss_rate = 0.038, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 41175, Miss = 1580, Miss_rate = 0.038, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 41604, Miss = 1592, Miss_rate = 0.038, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[6]: Access = 41778, Miss = 1550, Miss_rate = 0.037, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 41863, Miss = 1542, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 66217, Miss = 1623, Miss_rate = 0.025, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 41921, Miss = 1530, Miss_rate = 0.036, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 42409, Miss = 1598, Miss_rate = 0.038, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 42136, Miss = 1619, Miss_rate = 0.038, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 526098
L2_total_cache_misses = 19017
L2_total_cache_miss_rate = 0.0361
L2_total_cache_pending_hits = 63
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 257175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16332
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 249782
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.203
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1620460
icnt_total_pkts_simt_to_mem=778957
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.9925
	minimum = 6
	maximum = 150
Network latency average = 17.0798
	minimum = 6
	maximum = 140
Slowest packet = 106660
Flit latency average = 15.9023
	minimum = 6
	maximum = 139
Slowest flit = 244402
Fragmentation average = 0.000556293
	minimum = 0
	maximum = 108
Injected packet rate average = 0.0797442
	minimum = 0.0670256 (at node 9)
	maximum = 0.129473 (at node 23)
Accepted packet rate average = 0.0797442
	minimum = 0.0670256 (at node 9)
	maximum = 0.129473 (at node 23)
Injected flit rate average = 0.181882
	minimum = 0.0991715 (at node 9)
	maximum = 0.315936 (at node 23)
Accepted flit rate average= 0.181882
	minimum = 0.1237 (at node 19)
	maximum = 0.237921 (at node 1)
Injected packet length average = 2.28082
Accepted packet length average = 2.28082
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.242 (5 samples)
	minimum = 6 (5 samples)
	maximum = 90.6 (5 samples)
Network latency average = 11.3231 (5 samples)
	minimum = 6 (5 samples)
	maximum = 85.4 (5 samples)
Flit latency average = 10.0801 (5 samples)
	minimum = 6 (5 samples)
	maximum = 83 (5 samples)
Fragmentation average = 0.000659922 (5 samples)
	minimum = 0 (5 samples)
	maximum = 44.8 (5 samples)
Injected packet rate average = 0.033085 (5 samples)
	minimum = 0.0243029 (5 samples)
	maximum = 0.0708461 (5 samples)
Accepted packet rate average = 0.033085 (5 samples)
	minimum = 0.0243029 (5 samples)
	maximum = 0.0708461 (5 samples)
Injected flit rate average = 0.0769414 (5 samples)
	minimum = 0.0349588 (5 samples)
	maximum = 0.157468 (5 samples)
Accepted flit rate average = 0.0769414 (5 samples)
	minimum = 0.0451148 (5 samples)
	maximum = 0.136799 (5 samples)
Injected packet size average = 2.32556 (5 samples)
Accepted packet size average = 2.32556 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 32 sec (272 sec)
gpgpu_simulation_rate = 31034 (inst/sec)
gpgpu_simulation_rate = 1929 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,524739)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,524739)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,524739)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,524739)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,524739)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,524739)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,524739)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,524739)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,524739)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,524739)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,524739)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,524739)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,524739)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,524739)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,524739)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,524739)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,524739)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,524739)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,524739)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,524739)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,524739)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,524739)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,524739)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,524739)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,524739)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,524739)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,524739)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,524739)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,524739)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,524739)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,524739)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,524739)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,524739)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,524739)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,524739)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,524739)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,524739)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,524739)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,524739)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,524739)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,524739)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,524739)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,524739)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,524739)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,524739)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,524739)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,524739)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,524739)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,524739)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,524739)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,524739)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,524739)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,524739)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,524739)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,524739)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,524739)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,524739)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,524739)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,524739)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,524739)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,524739)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,524739)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,524739)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,524739)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,524739)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,524739)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,524739)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,524739)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,524739)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,524739)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,524739)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,524739)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,524739)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,524739)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,524739)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,524739)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,524739)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,524739)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,524739)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,524739)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,524739)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,524739)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,524739)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,524739)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,524739)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,524739)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,524739)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,524739)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,524739)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,524739)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(14,0,0) tid=(244,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(24,0,0) tid=(212,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(85,0,0) tid=(212,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(27,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 525239  inst.: 8773721 (ipc=664.5) sim_rate=32138 (inst/sec) elapsed = 0:0:04:33 / Tue Apr 16 16:59:04 2019
GPGPU-Sim uArch: cycles simulated: 526239  inst.: 8834104 (ipc=261.8) sim_rate=32241 (inst/sec) elapsed = 0:0:04:34 / Tue Apr 16 16:59:05 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(14,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 527739  inst.: 8849742 (ipc=136.1) sim_rate=32180 (inst/sec) elapsed = 0:0:04:35 / Tue Apr 16 16:59:06 2019
GPGPU-Sim uArch: cycles simulated: 529739  inst.: 8866526 (ipc=85.0) sim_rate=32125 (inst/sec) elapsed = 0:0:04:36 / Tue Apr 16 16:59:07 2019
GPGPU-Sim uArch: cycles simulated: 531239  inst.: 8881203 (ipc=67.7) sim_rate=32062 (inst/sec) elapsed = 0:0:04:37 / Tue Apr 16 16:59:08 2019
GPGPU-Sim uArch: cycles simulated: 533239  inst.: 8900524 (ipc=54.0) sim_rate=32016 (inst/sec) elapsed = 0:0:04:38 / Tue Apr 16 16:59:09 2019
GPGPU-Sim uArch: cycles simulated: 534739  inst.: 8914633 (ipc=47.3) sim_rate=31952 (inst/sec) elapsed = 0:0:04:39 / Tue Apr 16 16:59:10 2019
GPGPU-Sim uArch: cycles simulated: 536739  inst.: 8936846 (ipc=41.3) sim_rate=31917 (inst/sec) elapsed = 0:0:04:40 / Tue Apr 16 16:59:11 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(29,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 538239  inst.: 8951000 (ipc=37.7) sim_rate=31854 (inst/sec) elapsed = 0:0:04:41 / Tue Apr 16 16:59:12 2019
GPGPU-Sim uArch: cycles simulated: 540239  inst.: 8971916 (ipc=34.2) sim_rate=31815 (inst/sec) elapsed = 0:0:04:42 / Tue Apr 16 16:59:13 2019
GPGPU-Sim uArch: cycles simulated: 541739  inst.: 8986197 (ipc=32.0) sim_rate=31753 (inst/sec) elapsed = 0:0:04:43 / Tue Apr 16 16:59:14 2019
GPGPU-Sim uArch: cycles simulated: 543739  inst.: 9004304 (ipc=29.6) sim_rate=31705 (inst/sec) elapsed = 0:0:04:44 / Tue Apr 16 16:59:15 2019
GPGPU-Sim uArch: cycles simulated: 545239  inst.: 9021417 (ipc=28.3) sim_rate=31654 (inst/sec) elapsed = 0:0:04:45 / Tue Apr 16 16:59:16 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(17,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 547239  inst.: 9039680 (ipc=26.6) sim_rate=31607 (inst/sec) elapsed = 0:0:04:46 / Tue Apr 16 16:59:17 2019
GPGPU-Sim uArch: cycles simulated: 548739  inst.: 9053797 (ipc=25.5) sim_rate=31546 (inst/sec) elapsed = 0:0:04:47 / Tue Apr 16 16:59:18 2019
GPGPU-Sim uArch: cycles simulated: 550739  inst.: 9072156 (ipc=24.3) sim_rate=31500 (inst/sec) elapsed = 0:0:04:48 / Tue Apr 16 16:59:19 2019
GPGPU-Sim uArch: cycles simulated: 552239  inst.: 9085383 (ipc=23.4) sim_rate=31437 (inst/sec) elapsed = 0:0:04:49 / Tue Apr 16 16:59:20 2019
GPGPU-Sim uArch: cycles simulated: 554239  inst.: 9105958 (ipc=22.5) sim_rate=31399 (inst/sec) elapsed = 0:0:04:50 / Tue Apr 16 16:59:21 2019
GPGPU-Sim uArch: cycles simulated: 555739  inst.: 9119458 (ipc=21.9) sim_rate=31338 (inst/sec) elapsed = 0:0:04:51 / Tue Apr 16 16:59:22 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(21,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 557739  inst.: 9139573 (ipc=21.2) sim_rate=31299 (inst/sec) elapsed = 0:0:04:52 / Tue Apr 16 16:59:23 2019
GPGPU-Sim uArch: cycles simulated: 559739  inst.: 9156509 (ipc=20.4) sim_rate=31250 (inst/sec) elapsed = 0:0:04:53 / Tue Apr 16 16:59:24 2019
GPGPU-Sim uArch: cycles simulated: 561239  inst.: 9169967 (ipc=20.0) sim_rate=31190 (inst/sec) elapsed = 0:0:04:54 / Tue Apr 16 16:59:25 2019
GPGPU-Sim uArch: cycles simulated: 563239  inst.: 9188776 (ipc=19.4) sim_rate=31148 (inst/sec) elapsed = 0:0:04:55 / Tue Apr 16 16:59:26 2019
GPGPU-Sim uArch: cycles simulated: 564739  inst.: 9201176 (ipc=19.0) sim_rate=31085 (inst/sec) elapsed = 0:0:04:56 / Tue Apr 16 16:59:27 2019
GPGPU-Sim uArch: cycles simulated: 566739  inst.: 9220047 (ipc=18.5) sim_rate=31043 (inst/sec) elapsed = 0:0:04:57 / Tue Apr 16 16:59:28 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(22,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 568239  inst.: 9233376 (ipc=18.2) sim_rate=30984 (inst/sec) elapsed = 0:0:04:58 / Tue Apr 16 16:59:29 2019
GPGPU-Sim uArch: cycles simulated: 569739  inst.: 9245088 (ipc=17.9) sim_rate=30920 (inst/sec) elapsed = 0:0:04:59 / Tue Apr 16 16:59:30 2019
GPGPU-Sim uArch: cycles simulated: 571739  inst.: 9264854 (ipc=17.5) sim_rate=30882 (inst/sec) elapsed = 0:0:05:00 / Tue Apr 16 16:59:31 2019
GPGPU-Sim uArch: cycles simulated: 573239  inst.: 9278827 (ipc=17.3) sim_rate=30826 (inst/sec) elapsed = 0:0:05:01 / Tue Apr 16 16:59:32 2019
GPGPU-Sim uArch: cycles simulated: 574739  inst.: 9295326 (ipc=17.1) sim_rate=30779 (inst/sec) elapsed = 0:0:05:02 / Tue Apr 16 16:59:33 2019
GPGPU-Sim uArch: cycles simulated: 576739  inst.: 9312418 (ipc=16.7) sim_rate=30734 (inst/sec) elapsed = 0:0:05:03 / Tue Apr 16 16:59:34 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(7,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 578239  inst.: 9326755 (ipc=16.5) sim_rate=30680 (inst/sec) elapsed = 0:0:05:04 / Tue Apr 16 16:59:35 2019
GPGPU-Sim uArch: cycles simulated: 579739  inst.: 9340669 (ipc=16.3) sim_rate=30625 (inst/sec) elapsed = 0:0:05:05 / Tue Apr 16 16:59:36 2019
GPGPU-Sim uArch: cycles simulated: 581739  inst.: 9359194 (ipc=16.1) sim_rate=30585 (inst/sec) elapsed = 0:0:05:06 / Tue Apr 16 16:59:37 2019
GPGPU-Sim uArch: cycles simulated: 583239  inst.: 9373810 (ipc=15.9) sim_rate=30533 (inst/sec) elapsed = 0:0:05:07 / Tue Apr 16 16:59:38 2019
GPGPU-Sim uArch: cycles simulated: 585239  inst.: 9392496 (ipc=15.7) sim_rate=30495 (inst/sec) elapsed = 0:0:05:08 / Tue Apr 16 16:59:39 2019
GPGPU-Sim uArch: cycles simulated: 586739  inst.: 9406169 (ipc=15.6) sim_rate=30440 (inst/sec) elapsed = 0:0:05:09 / Tue Apr 16 16:59:40 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(59,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 588739  inst.: 9423956 (ipc=15.4) sim_rate=30399 (inst/sec) elapsed = 0:0:05:10 / Tue Apr 16 16:59:41 2019
GPGPU-Sim uArch: cycles simulated: 590239  inst.: 9437043 (ipc=15.2) sim_rate=30344 (inst/sec) elapsed = 0:0:05:11 / Tue Apr 16 16:59:42 2019
GPGPU-Sim uArch: cycles simulated: 592239  inst.: 9455906 (ipc=15.0) sim_rate=30307 (inst/sec) elapsed = 0:0:05:12 / Tue Apr 16 16:59:43 2019
GPGPU-Sim uArch: cycles simulated: 593739  inst.: 9470440 (ipc=14.9) sim_rate=30256 (inst/sec) elapsed = 0:0:05:13 / Tue Apr 16 16:59:44 2019
GPGPU-Sim uArch: cycles simulated: 595739  inst.: 9488817 (ipc=14.8) sim_rate=30219 (inst/sec) elapsed = 0:0:05:14 / Tue Apr 16 16:59:45 2019
GPGPU-Sim uArch: cycles simulated: 597239  inst.: 9504529 (ipc=14.7) sim_rate=30173 (inst/sec) elapsed = 0:0:05:15 / Tue Apr 16 16:59:46 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(34,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 599239  inst.: 9523575 (ipc=14.5) sim_rate=30137 (inst/sec) elapsed = 0:0:05:16 / Tue Apr 16 16:59:47 2019
GPGPU-Sim uArch: cycles simulated: 600739  inst.: 9538465 (ipc=14.4) sim_rate=30089 (inst/sec) elapsed = 0:0:05:17 / Tue Apr 16 16:59:48 2019
GPGPU-Sim uArch: cycles simulated: 602739  inst.: 9556984 (ipc=14.3) sim_rate=30053 (inst/sec) elapsed = 0:0:05:18 / Tue Apr 16 16:59:49 2019
GPGPU-Sim uArch: cycles simulated: 604739  inst.: 9576290 (ipc=14.2) sim_rate=30019 (inst/sec) elapsed = 0:0:05:19 / Tue Apr 16 16:59:50 2019
GPGPU-Sim uArch: cycles simulated: 606239  inst.: 9590406 (ipc=14.1) sim_rate=29970 (inst/sec) elapsed = 0:0:05:20 / Tue Apr 16 16:59:51 2019
GPGPU-Sim uArch: cycles simulated: 607739  inst.: 9603230 (ipc=14.0) sim_rate=29916 (inst/sec) elapsed = 0:0:05:21 / Tue Apr 16 16:59:52 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(46,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 609739  inst.: 9624784 (ipc=13.9) sim_rate=29890 (inst/sec) elapsed = 0:0:05:22 / Tue Apr 16 16:59:53 2019
GPGPU-Sim uArch: cycles simulated: 611239  inst.: 9637048 (ipc=13.8) sim_rate=29836 (inst/sec) elapsed = 0:0:05:23 / Tue Apr 16 16:59:54 2019
GPGPU-Sim uArch: cycles simulated: 613239  inst.: 9657019 (ipc=13.7) sim_rate=29805 (inst/sec) elapsed = 0:0:05:24 / Tue Apr 16 16:59:55 2019
GPGPU-Sim uArch: cycles simulated: 614739  inst.: 9670466 (ipc=13.7) sim_rate=29755 (inst/sec) elapsed = 0:0:05:25 / Tue Apr 16 16:59:56 2019
GPGPU-Sim uArch: cycles simulated: 616239  inst.: 9685492 (ipc=13.6) sim_rate=29710 (inst/sec) elapsed = 0:0:05:26 / Tue Apr 16 16:59:57 2019
GPGPU-Sim uArch: cycles simulated: 618239  inst.: 9705921 (ipc=13.5) sim_rate=29681 (inst/sec) elapsed = 0:0:05:27 / Tue Apr 16 16:59:58 2019
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(55,0,0) tid=(196,0,0)
GPGPU-Sim uArch: cycles simulated: 619739  inst.: 9718945 (ipc=13.4) sim_rate=29630 (inst/sec) elapsed = 0:0:05:28 / Tue Apr 16 16:59:59 2019
GPGPU-Sim uArch: cycles simulated: 621739  inst.: 9739481 (ipc=13.4) sim_rate=29603 (inst/sec) elapsed = 0:0:05:29 / Tue Apr 16 17:00:00 2019
GPGPU-Sim uArch: cycles simulated: 623239  inst.: 9751957 (ipc=13.3) sim_rate=29551 (inst/sec) elapsed = 0:0:05:30 / Tue Apr 16 17:00:01 2019
GPGPU-Sim uArch: cycles simulated: 625239  inst.: 9770367 (ipc=13.2) sim_rate=29517 (inst/sec) elapsed = 0:0:05:31 / Tue Apr 16 17:00:02 2019
GPGPU-Sim uArch: cycles simulated: 626739  inst.: 9782976 (ipc=13.2) sim_rate=29466 (inst/sec) elapsed = 0:0:05:32 / Tue Apr 16 17:00:03 2019
GPGPU-Sim uArch: cycles simulated: 628739  inst.: 9801634 (ipc=13.1) sim_rate=29434 (inst/sec) elapsed = 0:0:05:33 / Tue Apr 16 17:00:04 2019
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(51,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 630239  inst.: 9814663 (ipc=13.0) sim_rate=29385 (inst/sec) elapsed = 0:0:05:34 / Tue Apr 16 17:00:05 2019
GPGPU-Sim uArch: cycles simulated: 632239  inst.: 9834764 (ipc=13.0) sim_rate=29357 (inst/sec) elapsed = 0:0:05:35 / Tue Apr 16 17:00:06 2019
GPGPU-Sim uArch: cycles simulated: 634239  inst.: 9857143 (ipc=12.9) sim_rate=29336 (inst/sec) elapsed = 0:0:05:36 / Tue Apr 16 17:00:07 2019
GPGPU-Sim uArch: cycles simulated: 635739  inst.: 9870620 (ipc=12.9) sim_rate=29289 (inst/sec) elapsed = 0:0:05:37 / Tue Apr 16 17:00:08 2019
GPGPU-Sim uArch: cycles simulated: 637739  inst.: 9888450 (ipc=12.8) sim_rate=29255 (inst/sec) elapsed = 0:0:05:38 / Tue Apr 16 17:00:09 2019
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(26,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 639739  inst.: 9907992 (ipc=12.8) sim_rate=29227 (inst/sec) elapsed = 0:0:05:39 / Tue Apr 16 17:00:10 2019
GPGPU-Sim uArch: cycles simulated: 641239  inst.: 9922537 (ipc=12.7) sim_rate=29183 (inst/sec) elapsed = 0:0:05:40 / Tue Apr 16 17:00:11 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (117428,524739), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(117429,524739)
GPGPU-Sim uArch: cycles simulated: 643239  inst.: 9942111 (ipc=12.7) sim_rate=29155 (inst/sec) elapsed = 0:0:05:41 / Tue Apr 16 17:00:12 2019
GPGPU-Sim uArch: cycles simulated: 645239  inst.: 9960205 (ipc=12.6) sim_rate=29123 (inst/sec) elapsed = 0:0:05:42 / Tue Apr 16 17:00:13 2019
GPGPU-Sim uArch: cycles simulated: 647239  inst.: 9977770 (ipc=12.5) sim_rate=29089 (inst/sec) elapsed = 0:0:05:43 / Tue Apr 16 17:00:14 2019
GPGPU-Sim uArch: cycles simulated: 648739  inst.: 9990235 (ipc=12.5) sim_rate=29041 (inst/sec) elapsed = 0:0:05:44 / Tue Apr 16 17:00:15 2019
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(63,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 650739  inst.: 10008499 (ipc=12.4) sim_rate=29010 (inst/sec) elapsed = 0:0:05:45 / Tue Apr 16 17:00:16 2019
GPGPU-Sim uArch: cycles simulated: 652739  inst.: 10026785 (ipc=12.4) sim_rate=28979 (inst/sec) elapsed = 0:0:05:46 / Tue Apr 16 17:00:17 2019
GPGPU-Sim uArch: cycles simulated: 654739  inst.: 10043799 (ipc=12.3) sim_rate=28944 (inst/sec) elapsed = 0:0:05:47 / Tue Apr 16 17:00:18 2019
GPGPU-Sim uArch: cycles simulated: 656739  inst.: 10060950 (ipc=12.3) sim_rate=28910 (inst/sec) elapsed = 0:0:05:48 / Tue Apr 16 17:00:19 2019
GPGPU-Sim uArch: cycles simulated: 658739  inst.: 10078335 (ipc=12.2) sim_rate=28877 (inst/sec) elapsed = 0:0:05:49 / Tue Apr 16 17:00:20 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(75,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (135900,524739), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(135901,524739)
GPGPU-Sim uArch: cycles simulated: 660739  inst.: 10098068 (ipc=12.2) sim_rate=28851 (inst/sec) elapsed = 0:0:05:50 / Tue Apr 16 17:00:21 2019
GPGPU-Sim uArch: cycles simulated: 662739  inst.: 10118053 (ipc=12.1) sim_rate=28826 (inst/sec) elapsed = 0:0:05:51 / Tue Apr 16 17:00:22 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (138183,524739), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(138184,524739)
GPGPU-Sim uArch: cycles simulated: 664239  inst.: 10131710 (ipc=12.1) sim_rate=28783 (inst/sec) elapsed = 0:0:05:52 / Tue Apr 16 17:00:23 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (140422,524739), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(140423,524739)
GPGPU-Sim uArch: cycles simulated: 666239  inst.: 10151225 (ipc=12.1) sim_rate=28757 (inst/sec) elapsed = 0:0:05:53 / Tue Apr 16 17:00:24 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (141847,524739), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(141848,524739)
GPGPU-Sim uArch: cycles simulated: 668239  inst.: 10168944 (ipc=12.0) sim_rate=28725 (inst/sec) elapsed = 0:0:05:54 / Tue Apr 16 17:00:25 2019
GPGPU-Sim uArch: cycles simulated: 669739  inst.: 10181148 (ipc=12.0) sim_rate=28679 (inst/sec) elapsed = 0:0:05:55 / Tue Apr 16 17:00:26 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (145033,524739), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(145034,524739)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(28,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (146438,524739), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(146439,524739)
GPGPU-Sim uArch: cycles simulated: 671739  inst.: 10204379 (ipc=12.0) sim_rate=28663 (inst/sec) elapsed = 0:0:05:56 / Tue Apr 16 17:00:27 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (147539,524739), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(147540,524739)
GPGPU-Sim uArch: cycles simulated: 673239  inst.: 10219669 (ipc=12.0) sim_rate=28626 (inst/sec) elapsed = 0:0:05:57 / Tue Apr 16 17:00:28 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (150281,524739), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(150282,524739)
GPGPU-Sim uArch: cycles simulated: 675239  inst.: 10242685 (ipc=12.0) sim_rate=28610 (inst/sec) elapsed = 0:0:05:58 / Tue Apr 16 17:00:29 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (151704,524739), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(151705,524739)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (152111,524739), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(152112,524739)
GPGPU-Sim uArch: cycles simulated: 677239  inst.: 10264828 (ipc=12.0) sim_rate=28592 (inst/sec) elapsed = 0:0:05:59 / Tue Apr 16 17:00:30 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (153339,524739), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(153340,524739)
GPGPU-Sim uArch: cycles simulated: 678739  inst.: 10280165 (ipc=11.9) sim_rate=28556 (inst/sec) elapsed = 0:0:06:00 / Tue Apr 16 17:00:31 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (154586,524739), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(154587,524739)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(27,0,0) tid=(229,0,0)
GPGPU-Sim uArch: cycles simulated: 680739  inst.: 10300755 (ipc=11.9) sim_rate=28533 (inst/sec) elapsed = 0:0:06:01 / Tue Apr 16 17:00:32 2019
GPGPU-Sim uArch: cycles simulated: 682239  inst.: 10319275 (ipc=11.9) sim_rate=28506 (inst/sec) elapsed = 0:0:06:02 / Tue Apr 16 17:00:33 2019
GPGPU-Sim uArch: cycles simulated: 684239  inst.: 10340870 (ipc=11.9) sim_rate=28487 (inst/sec) elapsed = 0:0:06:03 / Tue Apr 16 17:00:34 2019
GPGPU-Sim uArch: cycles simulated: 686239  inst.: 10357309 (ipc=11.9) sim_rate=28454 (inst/sec) elapsed = 0:0:06:04 / Tue Apr 16 17:00:35 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (162925,524739), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(162926,524739)
GPGPU-Sim uArch: cycles simulated: 687739  inst.: 10372283 (ipc=11.8) sim_rate=28417 (inst/sec) elapsed = 0:0:06:05 / Tue Apr 16 17:00:36 2019
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(78,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 689739  inst.: 10393247 (ipc=11.8) sim_rate=28396 (inst/sec) elapsed = 0:0:06:06 / Tue Apr 16 17:00:37 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (166208,524739), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(166209,524739)
GPGPU-Sim uArch: cycles simulated: 691739  inst.: 10413392 (ipc=11.8) sim_rate=28374 (inst/sec) elapsed = 0:0:06:07 / Tue Apr 16 17:00:38 2019
GPGPU-Sim uArch: cycles simulated: 693739  inst.: 10431766 (ipc=11.8) sim_rate=28347 (inst/sec) elapsed = 0:0:06:08 / Tue Apr 16 17:00:39 2019
GPGPU-Sim uArch: cycles simulated: 695239  inst.: 10444262 (ipc=11.7) sim_rate=28304 (inst/sec) elapsed = 0:0:06:09 / Tue Apr 16 17:00:40 2019
GPGPU-Sim uArch: cycles simulated: 697239  inst.: 10464160 (ipc=11.7) sim_rate=28281 (inst/sec) elapsed = 0:0:06:10 / Tue Apr 16 17:00:41 2019
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(103,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 699239  inst.: 10482333 (ipc=11.7) sim_rate=28254 (inst/sec) elapsed = 0:0:06:11 / Tue Apr 16 17:00:42 2019
GPGPU-Sim uArch: cycles simulated: 701239  inst.: 10502283 (ipc=11.7) sim_rate=28231 (inst/sec) elapsed = 0:0:06:12 / Tue Apr 16 17:00:43 2019
GPGPU-Sim uArch: cycles simulated: 703239  inst.: 10520364 (ipc=11.6) sim_rate=28204 (inst/sec) elapsed = 0:0:06:13 / Tue Apr 16 17:00:44 2019
GPGPU-Sim uArch: cycles simulated: 705239  inst.: 10540323 (ipc=11.6) sim_rate=28182 (inst/sec) elapsed = 0:0:06:14 / Tue Apr 16 17:00:45 2019
GPGPU-Sim uArch: cycles simulated: 707239  inst.: 10555754 (ipc=11.6) sim_rate=28148 (inst/sec) elapsed = 0:0:06:15 / Tue Apr 16 17:00:46 2019
GPGPU-Sim uArch: cycles simulated: 709239  inst.: 10574476 (ipc=11.6) sim_rate=28123 (inst/sec) elapsed = 0:0:06:16 / Tue Apr 16 17:00:47 2019
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(41,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 711239  inst.: 10591045 (ipc=11.5) sim_rate=28092 (inst/sec) elapsed = 0:0:06:17 / Tue Apr 16 17:00:48 2019
GPGPU-Sim uArch: cycles simulated: 713239  inst.: 10611797 (ipc=11.5) sim_rate=28073 (inst/sec) elapsed = 0:0:06:18 / Tue Apr 16 17:00:49 2019
GPGPU-Sim uArch: cycles simulated: 715239  inst.: 10629299 (ipc=11.5) sim_rate=28045 (inst/sec) elapsed = 0:0:06:19 / Tue Apr 16 17:00:50 2019
GPGPU-Sim uArch: cycles simulated: 717239  inst.: 10649153 (ipc=11.5) sim_rate=28024 (inst/sec) elapsed = 0:0:06:20 / Tue Apr 16 17:00:51 2019
GPGPU-Sim uArch: cycles simulated: 719239  inst.: 10665980 (ipc=11.4) sim_rate=27994 (inst/sec) elapsed = 0:0:06:21 / Tue Apr 16 17:00:52 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(58,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 721239  inst.: 10685009 (ipc=11.4) sim_rate=27971 (inst/sec) elapsed = 0:0:06:22 / Tue Apr 16 17:00:53 2019
GPGPU-Sim uArch: cycles simulated: 723739  inst.: 10708303 (ipc=11.4) sim_rate=27959 (inst/sec) elapsed = 0:0:06:23 / Tue Apr 16 17:00:54 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (199447,524739), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(199448,524739)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (200482,524739), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(200483,524739)
GPGPU-Sim uArch: cycles simulated: 725739  inst.: 10731382 (ipc=11.4) sim_rate=27946 (inst/sec) elapsed = 0:0:06:24 / Tue Apr 16 17:00:55 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (201056,524739), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(201057,524739)
GPGPU-Sim uArch: cycles simulated: 727739  inst.: 10754337 (ipc=11.4) sim_rate=27933 (inst/sec) elapsed = 0:0:06:25 / Tue Apr 16 17:00:56 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (203088,524739), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(203089,524739)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (203137,524739), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(203138,524739)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(41,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 729239  inst.: 10776122 (ipc=11.4) sim_rate=27917 (inst/sec) elapsed = 0:0:06:26 / Tue Apr 16 17:00:57 2019
GPGPU-Sim uArch: cycles simulated: 731739  inst.: 10800680 (ipc=11.4) sim_rate=27908 (inst/sec) elapsed = 0:0:06:27 / Tue Apr 16 17:00:58 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (207537,524739), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(207538,524739)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (208638,524739), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(208639,524739)
GPGPU-Sim uArch: cycles simulated: 733739  inst.: 10822425 (ipc=11.4) sim_rate=27892 (inst/sec) elapsed = 0:0:06:28 / Tue Apr 16 17:00:59 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (209165,524739), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(209166,524739)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (210273,524739), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(210274,524739)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (210513,524739), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(210514,524739)
GPGPU-Sim uArch: cycles simulated: 735739  inst.: 10850458 (ipc=11.4) sim_rate=27893 (inst/sec) elapsed = 0:0:06:29 / Tue Apr 16 17:01:00 2019
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(113,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 737739  inst.: 10871765 (ipc=11.4) sim_rate=27876 (inst/sec) elapsed = 0:0:06:30 / Tue Apr 16 17:01:01 2019
GPGPU-Sim uArch: cycles simulated: 739739  inst.: 10891349 (ipc=11.4) sim_rate=27855 (inst/sec) elapsed = 0:0:06:31 / Tue Apr 16 17:01:02 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (215534,524739), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(215535,524739)
GPGPU-Sim uArch: cycles simulated: 741739  inst.: 10910732 (ipc=11.4) sim_rate=27833 (inst/sec) elapsed = 0:0:06:32 / Tue Apr 16 17:01:03 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (217517,524739), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(217518,524739)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (218906,524739), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(218907,524739)
GPGPU-Sim uArch: cycles simulated: 743739  inst.: 10939690 (ipc=11.4) sim_rate=27836 (inst/sec) elapsed = 0:0:06:33 / Tue Apr 16 17:01:04 2019
GPGPU-Sim uArch: cycles simulated: 745739  inst.: 10956431 (ipc=11.4) sim_rate=27808 (inst/sec) elapsed = 0:0:06:34 / Tue Apr 16 17:01:05 2019
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(58,0,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 747739  inst.: 10975858 (ipc=11.4) sim_rate=27786 (inst/sec) elapsed = 0:0:06:35 / Tue Apr 16 17:01:06 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (223105,524739), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(223106,524739)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (224016,524739), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(224017,524739)
GPGPU-Sim uArch: cycles simulated: 749739  inst.: 11000316 (ipc=11.4) sim_rate=27778 (inst/sec) elapsed = 0:0:06:36 / Tue Apr 16 17:01:07 2019
GPGPU-Sim uArch: cycles simulated: 751739  inst.: 11019348 (ipc=11.4) sim_rate=27756 (inst/sec) elapsed = 0:0:06:37 / Tue Apr 16 17:01:08 2019
GPGPU-Sim uArch: cycles simulated: 753739  inst.: 11033809 (ipc=11.3) sim_rate=27723 (inst/sec) elapsed = 0:0:06:38 / Tue Apr 16 17:01:09 2019
GPGPU-Sim uArch: cycles simulated: 755739  inst.: 11052065 (ipc=11.3) sim_rate=27699 (inst/sec) elapsed = 0:0:06:39 / Tue Apr 16 17:01:10 2019
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(119,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 757739  inst.: 11069441 (ipc=11.3) sim_rate=27673 (inst/sec) elapsed = 0:0:06:40 / Tue Apr 16 17:01:11 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (234559,524739), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(234560,524739)
GPGPU-Sim uArch: cycles simulated: 759739  inst.: 11088803 (ipc=11.3) sim_rate=27652 (inst/sec) elapsed = 0:0:06:41 / Tue Apr 16 17:01:12 2019
GPGPU-Sim uArch: cycles simulated: 761739  inst.: 11105944 (ipc=11.2) sim_rate=27626 (inst/sec) elapsed = 0:0:06:42 / Tue Apr 16 17:01:13 2019
GPGPU-Sim uArch: cycles simulated: 764239  inst.: 11126061 (ipc=11.2) sim_rate=27608 (inst/sec) elapsed = 0:0:06:43 / Tue Apr 16 17:01:14 2019
GPGPU-Sim uArch: cycles simulated: 766239  inst.: 11142554 (ipc=11.2) sim_rate=27580 (inst/sec) elapsed = 0:0:06:44 / Tue Apr 16 17:01:15 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (241835,524739), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(241836,524739)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(120,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (242725,524739), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(242726,524739)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (243196,524739), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(243197,524739)
GPGPU-Sim uArch: cycles simulated: 768239  inst.: 11164897 (ipc=11.2) sim_rate=27567 (inst/sec) elapsed = 0:0:06:45 / Tue Apr 16 17:01:16 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (244365,524739), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(244366,524739)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (244657,524739), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(244658,524739)
GPGPU-Sim uArch: cycles simulated: 770239  inst.: 11189199 (ipc=11.2) sim_rate=27559 (inst/sec) elapsed = 0:0:06:46 / Tue Apr 16 17:01:17 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (245818,524739), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(245819,524739)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (246445,524739), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(246446,524739)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (246589,524739), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(246590,524739)
GPGPU-Sim uArch: cycles simulated: 772239  inst.: 11215485 (ipc=11.2) sim_rate=27556 (inst/sec) elapsed = 0:0:06:47 / Tue Apr 16 17:01:18 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (247542,524739), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(247543,524739)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (248503,524739), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(248504,524739)
GPGPU-Sim uArch: cycles simulated: 773739  inst.: 11235643 (ipc=11.2) sim_rate=27538 (inst/sec) elapsed = 0:0:06:48 / Tue Apr 16 17:01:19 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (250349,524739), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(250350,524739)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(131,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 775739  inst.: 11255457 (ipc=11.2) sim_rate=27519 (inst/sec) elapsed = 0:0:06:49 / Tue Apr 16 17:01:20 2019
GPGPU-Sim uArch: cycles simulated: 777739  inst.: 11274301 (ipc=11.2) sim_rate=27498 (inst/sec) elapsed = 0:0:06:50 / Tue Apr 16 17:01:21 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (253600,524739), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(253601,524739)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (254556,524739), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(254557,524739)
GPGPU-Sim uArch: cycles simulated: 779739  inst.: 11293517 (ipc=11.2) sim_rate=27478 (inst/sec) elapsed = 0:0:06:51 / Tue Apr 16 17:01:22 2019
GPGPU-Sim uArch: cycles simulated: 781239  inst.: 11308172 (ipc=11.2) sim_rate=27447 (inst/sec) elapsed = 0:0:06:52 / Tue Apr 16 17:01:23 2019
GPGPU-Sim uArch: cycles simulated: 783239  inst.: 11328858 (ipc=11.2) sim_rate=27430 (inst/sec) elapsed = 0:0:06:53 / Tue Apr 16 17:01:24 2019
GPGPU-Sim uArch: cycles simulated: 785239  inst.: 11344055 (ipc=11.1) sim_rate=27401 (inst/sec) elapsed = 0:0:06:54 / Tue Apr 16 17:01:25 2019
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(131,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 787239  inst.: 11361810 (ipc=11.1) sim_rate=27377 (inst/sec) elapsed = 0:0:06:55 / Tue Apr 16 17:01:26 2019
GPGPU-Sim uArch: cycles simulated: 789239  inst.: 11377906 (ipc=11.1) sim_rate=27350 (inst/sec) elapsed = 0:0:06:56 / Tue Apr 16 17:01:27 2019
GPGPU-Sim uArch: cycles simulated: 791239  inst.: 11397408 (ipc=11.1) sim_rate=27331 (inst/sec) elapsed = 0:0:06:57 / Tue Apr 16 17:01:28 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (268456,524739), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(268457,524739)
GPGPU-Sim uArch: cycles simulated: 793239  inst.: 11415498 (ipc=11.1) sim_rate=27309 (inst/sec) elapsed = 0:0:06:58 / Tue Apr 16 17:01:29 2019
GPGPU-Sim uArch: cycles simulated: 795239  inst.: 11433637 (ipc=11.1) sim_rate=27287 (inst/sec) elapsed = 0:0:06:59 / Tue Apr 16 17:01:30 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (270530,524739), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(270531,524739)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(135,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 797239  inst.: 11453702 (ipc=11.1) sim_rate=27270 (inst/sec) elapsed = 0:0:07:00 / Tue Apr 16 17:01:31 2019
GPGPU-Sim uArch: cycles simulated: 798739  inst.: 11467953 (ipc=11.0) sim_rate=27239 (inst/sec) elapsed = 0:0:07:01 / Tue Apr 16 17:01:32 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (275533,524739), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(275534,524739)
GPGPU-Sim uArch: cycles simulated: 800739  inst.: 11485231 (ipc=11.0) sim_rate=27216 (inst/sec) elapsed = 0:0:07:02 / Tue Apr 16 17:01:33 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (277844,524739), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(277845,524739)
GPGPU-Sim uArch: cycles simulated: 802739  inst.: 11505478 (ipc=11.0) sim_rate=27199 (inst/sec) elapsed = 0:0:07:03 / Tue Apr 16 17:01:34 2019
GPGPU-Sim uArch: cycles simulated: 804739  inst.: 11526049 (ipc=11.0) sim_rate=27184 (inst/sec) elapsed = 0:0:07:04 / Tue Apr 16 17:01:35 2019
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(81,0,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (281695,524739), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(281696,524739)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (281866,524739), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(281867,524739)
GPGPU-Sim uArch: cycles simulated: 806739  inst.: 11546566 (ipc=11.0) sim_rate=27168 (inst/sec) elapsed = 0:0:07:05 / Tue Apr 16 17:01:36 2019
GPGPU-Sim uArch: cycles simulated: 808739  inst.: 11564165 (ipc=11.0) sim_rate=27145 (inst/sec) elapsed = 0:0:07:06 / Tue Apr 16 17:01:37 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (284879,524739), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(284880,524739)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (285934,524739), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(285935,524739)
GPGPU-Sim uArch: cycles simulated: 810739  inst.: 11585506 (ipc=11.0) sim_rate=27132 (inst/sec) elapsed = 0:0:07:07 / Tue Apr 16 17:01:38 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (286005,524739), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(286006,524739)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (286827,524739), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(286828,524739)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (287045,524739), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(287046,524739)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (287422,524739), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(287423,524739)
GPGPU-Sim uArch: cycles simulated: 812239  inst.: 11610125 (ipc=11.0) sim_rate=27126 (inst/sec) elapsed = 0:0:07:08 / Tue Apr 16 17:01:39 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (288230,524739), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(288231,524739)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(78,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 814239  inst.: 11634252 (ipc=11.0) sim_rate=27119 (inst/sec) elapsed = 0:0:07:09 / Tue Apr 16 17:01:40 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (290308,524739), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(290309,524739)
GPGPU-Sim uArch: cycles simulated: 815739  inst.: 11651586 (ipc=11.0) sim_rate=27096 (inst/sec) elapsed = 0:0:07:10 / Tue Apr 16 17:01:41 2019
GPGPU-Sim uArch: cycles simulated: 817739  inst.: 11672609 (ipc=11.0) sim_rate=27082 (inst/sec) elapsed = 0:0:07:11 / Tue Apr 16 17:01:42 2019
GPGPU-Sim uArch: cycles simulated: 819739  inst.: 11688049 (ipc=11.0) sim_rate=27055 (inst/sec) elapsed = 0:0:07:12 / Tue Apr 16 17:01:43 2019
GPGPU-Sim uArch: cycles simulated: 821739  inst.: 11705085 (ipc=11.0) sim_rate=27032 (inst/sec) elapsed = 0:0:07:13 / Tue Apr 16 17:01:44 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (297997,524739), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(297998,524739)
GPGPU-Sim uArch: cycles simulated: 823739  inst.: 11724949 (ipc=11.0) sim_rate=27016 (inst/sec) elapsed = 0:0:07:14 / Tue Apr 16 17:01:45 2019
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(148,0,0) tid=(86,0,0)
GPGPU-Sim uArch: cycles simulated: 825739  inst.: 11743872 (ipc=11.0) sim_rate=26997 (inst/sec) elapsed = 0:0:07:15 / Tue Apr 16 17:01:46 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (301966,524739), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(301967,524739)
GPGPU-Sim uArch: cycles simulated: 827739  inst.: 11762523 (ipc=11.0) sim_rate=26978 (inst/sec) elapsed = 0:0:07:16 / Tue Apr 16 17:01:47 2019
GPGPU-Sim uArch: cycles simulated: 829739  inst.: 11778382 (ipc=10.9) sim_rate=26952 (inst/sec) elapsed = 0:0:07:17 / Tue Apr 16 17:01:48 2019
GPGPU-Sim uArch: cycles simulated: 831739  inst.: 11794968 (ipc=10.9) sim_rate=26929 (inst/sec) elapsed = 0:0:07:18 / Tue Apr 16 17:01:49 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (308260,524739), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(308261,524739)
GPGPU-Sim uArch: cycles simulated: 833739  inst.: 11816926 (ipc=10.9) sim_rate=26917 (inst/sec) elapsed = 0:0:07:19 / Tue Apr 16 17:01:50 2019
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(77,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (309609,524739), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(309610,524739)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (310440,524739), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(310441,524739)
GPGPU-Sim uArch: cycles simulated: 835739  inst.: 11835969 (ipc=10.9) sim_rate=26899 (inst/sec) elapsed = 0:0:07:20 / Tue Apr 16 17:01:51 2019
GPGPU-Sim uArch: cycles simulated: 837739  inst.: 11860096 (ipc=10.9) sim_rate=26893 (inst/sec) elapsed = 0:0:07:21 / Tue Apr 16 17:01:52 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (313554,524739), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(313555,524739)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (314208,524739), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(314209,524739)
GPGPU-Sim uArch: cycles simulated: 839739  inst.: 11883375 (ipc=10.9) sim_rate=26885 (inst/sec) elapsed = 0:0:07:22 / Tue Apr 16 17:01:53 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (315712,524739), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(315713,524739)
GPGPU-Sim uArch: cycles simulated: 841739  inst.: 11903027 (ipc=10.9) sim_rate=26869 (inst/sec) elapsed = 0:0:07:23 / Tue Apr 16 17:01:54 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (318287,524739), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(318288,524739)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(156,0,0) tid=(220,0,0)
GPGPU-Sim uArch: cycles simulated: 843239  inst.: 11918507 (ipc=10.9) sim_rate=26843 (inst/sec) elapsed = 0:0:07:24 / Tue Apr 16 17:01:55 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (319302,524739), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(319303,524739)
GPGPU-Sim uArch: cycles simulated: 845239  inst.: 11942122 (ipc=10.9) sim_rate=26836 (inst/sec) elapsed = 0:0:07:25 / Tue Apr 16 17:01:56 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (322288,524739), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(322289,524739)
GPGPU-Sim uArch: cycles simulated: 847239  inst.: 11960578 (ipc=10.9) sim_rate=26817 (inst/sec) elapsed = 0:0:07:26 / Tue Apr 16 17:01:57 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (323247,524739), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(323248,524739)
GPGPU-Sim uArch: cycles simulated: 849239  inst.: 11980283 (ipc=10.9) sim_rate=26801 (inst/sec) elapsed = 0:0:07:27 / Tue Apr 16 17:01:58 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (325803,524739), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(325804,524739)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (325905,524739), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(325906,524739)
GPGPU-Sim uArch: cycles simulated: 851239  inst.: 12002131 (ipc=10.9) sim_rate=26790 (inst/sec) elapsed = 0:0:07:28 / Tue Apr 16 17:01:59 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(152,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 853239  inst.: 12024115 (ipc=10.9) sim_rate=26779 (inst/sec) elapsed = 0:0:07:29 / Tue Apr 16 17:02:00 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (328515,524739), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(328516,524739)
GPGPU-Sim uArch: cycles simulated: 855239  inst.: 12043044 (ipc=10.9) sim_rate=26762 (inst/sec) elapsed = 0:0:07:30 / Tue Apr 16 17:02:01 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (331971,524739), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(331972,524739)
GPGPU-Sim uArch: cycles simulated: 856739  inst.: 12060178 (ipc=10.9) sim_rate=26740 (inst/sec) elapsed = 0:0:07:31 / Tue Apr 16 17:02:02 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (332709,524739), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(332710,524739)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (332734,524739), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(332735,524739)
GPGPU-Sim uArch: cycles simulated: 858739  inst.: 12081082 (ipc=10.9) sim_rate=26728 (inst/sec) elapsed = 0:0:07:32 / Tue Apr 16 17:02:03 2019
GPGPU-Sim uArch: cycles simulated: 860739  inst.: 12099397 (ipc=10.9) sim_rate=26709 (inst/sec) elapsed = 0:0:07:33 / Tue Apr 16 17:02:04 2019
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(153,0,0) tid=(134,0,0)
GPGPU-Sim uArch: cycles simulated: 862739  inst.: 12116282 (ipc=10.9) sim_rate=26687 (inst/sec) elapsed = 0:0:07:34 / Tue Apr 16 17:02:05 2019
GPGPU-Sim uArch: cycles simulated: 864739  inst.: 12132155 (ipc=10.9) sim_rate=26664 (inst/sec) elapsed = 0:0:07:35 / Tue Apr 16 17:02:06 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (340323,524739), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(340324,524739)
GPGPU-Sim uArch: cycles simulated: 866739  inst.: 12149808 (ipc=10.8) sim_rate=26644 (inst/sec) elapsed = 0:0:07:36 / Tue Apr 16 17:02:07 2019
GPGPU-Sim uArch: cycles simulated: 868239  inst.: 12162835 (ipc=10.8) sim_rate=26614 (inst/sec) elapsed = 0:0:07:37 / Tue Apr 16 17:02:08 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (344333,524739), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(344334,524739)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (345069,524739), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(345070,524739)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (345444,524739), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(345445,524739)
GPGPU-Sim uArch: cycles simulated: 870239  inst.: 12183493 (ipc=10.8) sim_rate=26601 (inst/sec) elapsed = 0:0:07:38 / Tue Apr 16 17:02:09 2019
GPGPU-Sim uArch: cycles simulated: 872239  inst.: 12201829 (ipc=10.8) sim_rate=26583 (inst/sec) elapsed = 0:0:07:39 / Tue Apr 16 17:02:10 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(115,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (349004,524739), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(349005,524739)
GPGPU-Sim uArch: cycles simulated: 874239  inst.: 12220144 (ipc=10.8) sim_rate=26565 (inst/sec) elapsed = 0:0:07:40 / Tue Apr 16 17:02:11 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (350080,524739), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(350081,524739)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (350643,524739), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(350644,524739)
GPGPU-Sim uArch: cycles simulated: 875739  inst.: 12238299 (ipc=10.8) sim_rate=26547 (inst/sec) elapsed = 0:0:07:41 / Tue Apr 16 17:02:12 2019
GPGPU-Sim uArch: cycles simulated: 877739  inst.: 12259396 (ipc=10.8) sim_rate=26535 (inst/sec) elapsed = 0:0:07:42 / Tue Apr 16 17:02:13 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (354226,524739), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(354227,524739)
GPGPU-Sim uArch: cycles simulated: 879739  inst.: 12279023 (ipc=10.8) sim_rate=26520 (inst/sec) elapsed = 0:0:07:43 / Tue Apr 16 17:02:14 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (355812,524739), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(355813,524739)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (356902,524739), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(356903,524739)
GPGPU-Sim uArch: cycles simulated: 881739  inst.: 12298697 (ipc=10.8) sim_rate=26505 (inst/sec) elapsed = 0:0:07:44 / Tue Apr 16 17:02:15 2019
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(105,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 883739  inst.: 12318946 (ipc=10.8) sim_rate=26492 (inst/sec) elapsed = 0:0:07:45 / Tue Apr 16 17:02:16 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (359835,524739), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(359836,524739)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (360522,524739), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(360523,524739)
GPGPU-Sim uArch: cycles simulated: 885739  inst.: 12341184 (ipc=10.8) sim_rate=26483 (inst/sec) elapsed = 0:0:07:46 / Tue Apr 16 17:02:17 2019
GPGPU-Sim uArch: cycles simulated: 887239  inst.: 12355414 (ipc=10.8) sim_rate=26456 (inst/sec) elapsed = 0:0:07:47 / Tue Apr 16 17:02:18 2019
GPGPU-Sim uArch: cycles simulated: 889239  inst.: 12377680 (ipc=10.8) sim_rate=26448 (inst/sec) elapsed = 0:0:07:48 / Tue Apr 16 17:02:19 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (365751,524739), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(365752,524739)
GPGPU-Sim uArch: cycles simulated: 891239  inst.: 12393837 (ipc=10.8) sim_rate=26426 (inst/sec) elapsed = 0:0:07:49 / Tue Apr 16 17:02:20 2019
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(176,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 893239  inst.: 12416214 (ipc=10.8) sim_rate=26417 (inst/sec) elapsed = 0:0:07:50 / Tue Apr 16 17:02:21 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (369376,524739), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(369377,524739)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (370236,524739), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(370237,524739)
GPGPU-Sim uArch: cycles simulated: 895239  inst.: 12433212 (ipc=10.8) sim_rate=26397 (inst/sec) elapsed = 0:0:07:51 / Tue Apr 16 17:02:22 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (372139,524739), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(372140,524739)
GPGPU-Sim uArch: cycles simulated: 897239  inst.: 12459037 (ipc=10.8) sim_rate=26396 (inst/sec) elapsed = 0:0:07:52 / Tue Apr 16 17:02:23 2019
GPGPU-Sim uArch: cycles simulated: 898739  inst.: 12470776 (ipc=10.8) sim_rate=26365 (inst/sec) elapsed = 0:0:07:53 / Tue Apr 16 17:02:24 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (375452,524739), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(375453,524739)
GPGPU-Sim uArch: cycles simulated: 900739  inst.: 12489022 (ipc=10.8) sim_rate=26348 (inst/sec) elapsed = 0:0:07:54 / Tue Apr 16 17:02:25 2019
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(173,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (377673,524739), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(377674,524739)
GPGPU-Sim uArch: cycles simulated: 902739  inst.: 12505252 (ipc=10.8) sim_rate=26326 (inst/sec) elapsed = 0:0:07:55 / Tue Apr 16 17:02:26 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (379356,524739), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(379357,524739)
GPGPU-Sim uArch: cycles simulated: 904739  inst.: 12524129 (ipc=10.7) sim_rate=26311 (inst/sec) elapsed = 0:0:07:56 / Tue Apr 16 17:02:27 2019
GPGPU-Sim uArch: cycles simulated: 906739  inst.: 12539346 (ipc=10.7) sim_rate=26287 (inst/sec) elapsed = 0:0:07:57 / Tue Apr 16 17:02:28 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (382844,524739), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(382845,524739)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (383137,524739), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(383138,524739)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (383230,524739), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(383231,524739)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (383665,524739), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(383666,524739)
GPGPU-Sim uArch: cycles simulated: 908739  inst.: 12563411 (ipc=10.7) sim_rate=26283 (inst/sec) elapsed = 0:0:07:58 / Tue Apr 16 17:02:29 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (385926,524739), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(385927,524739)
GPGPU-Sim uArch: cycles simulated: 910739  inst.: 12584123 (ipc=10.7) sim_rate=26271 (inst/sec) elapsed = 0:0:07:59 / Tue Apr 16 17:02:30 2019
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(185,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (386411,524739), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(386412,524739)
GPGPU-Sim uArch: cycles simulated: 912239  inst.: 12600487 (ipc=10.7) sim_rate=26251 (inst/sec) elapsed = 0:0:08:00 / Tue Apr 16 17:02:31 2019
GPGPU-Sim uArch: cycles simulated: 914239  inst.: 12616358 (ipc=10.7) sim_rate=26229 (inst/sec) elapsed = 0:0:08:01 / Tue Apr 16 17:02:32 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (389862,524739), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(389863,524739)
GPGPU-Sim uArch: cycles simulated: 916239  inst.: 12635717 (ipc=10.7) sim_rate=26215 (inst/sec) elapsed = 0:0:08:02 / Tue Apr 16 17:02:33 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (391632,524739), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(391633,524739)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (392212,524739), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(392213,524739)
GPGPU-Sim uArch: cycles simulated: 917739  inst.: 12654324 (ipc=10.7) sim_rate=26199 (inst/sec) elapsed = 0:0:08:03 / Tue Apr 16 17:02:34 2019
GPGPU-Sim uArch: cycles simulated: 919739  inst.: 12671633 (ipc=10.7) sim_rate=26181 (inst/sec) elapsed = 0:0:08:04 / Tue Apr 16 17:02:35 2019
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(126,0,0) tid=(168,0,0)
GPGPU-Sim uArch: cycles simulated: 921739  inst.: 12688404 (ipc=10.7) sim_rate=26161 (inst/sec) elapsed = 0:0:08:05 / Tue Apr 16 17:02:36 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (397053,524739), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(397054,524739)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (397247,524739), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(397248,524739)
GPGPU-Sim uArch: cycles simulated: 923739  inst.: 12708954 (ipc=10.7) sim_rate=26150 (inst/sec) elapsed = 0:0:08:06 / Tue Apr 16 17:02:37 2019
GPGPU-Sim uArch: cycles simulated: 925739  inst.: 12725951 (ipc=10.7) sim_rate=26131 (inst/sec) elapsed = 0:0:08:07 / Tue Apr 16 17:02:38 2019
GPGPU-Sim uArch: cycles simulated: 927739  inst.: 12742095 (ipc=10.7) sim_rate=26110 (inst/sec) elapsed = 0:0:08:08 / Tue Apr 16 17:02:39 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (403177,524739), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(403178,524739)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (404556,524739), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(404557,524739)
GPGPU-Sim uArch: cycles simulated: 929739  inst.: 12759932 (ipc=10.7) sim_rate=26093 (inst/sec) elapsed = 0:0:08:09 / Tue Apr 16 17:02:40 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (405238,524739), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(405239,524739)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(117,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (406731,524739), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(406732,524739)
GPGPU-Sim uArch: cycles simulated: 931739  inst.: 12782077 (ipc=10.7) sim_rate=26085 (inst/sec) elapsed = 0:0:08:10 / Tue Apr 16 17:02:41 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (408037,524739), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(408038,524739)
GPGPU-Sim uArch: cycles simulated: 933739  inst.: 12804281 (ipc=10.7) sim_rate=26077 (inst/sec) elapsed = 0:0:08:11 / Tue Apr 16 17:02:42 2019
GPGPU-Sim uArch: cycles simulated: 935239  inst.: 12816160 (ipc=10.7) sim_rate=26049 (inst/sec) elapsed = 0:0:08:12 / Tue Apr 16 17:02:43 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (412899,524739), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(412900,524739)
GPGPU-Sim uArch: cycles simulated: 937739  inst.: 12834997 (ipc=10.6) sim_rate=26034 (inst/sec) elapsed = 0:0:08:13 / Tue Apr 16 17:02:44 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (413709,524739), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(413710,524739)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (413780,524739), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(413781,524739)
GPGPU-Sim uArch: cycles simulated: 939739  inst.: 12856071 (ipc=10.6) sim_rate=26024 (inst/sec) elapsed = 0:0:08:14 / Tue Apr 16 17:02:45 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (415014,524739), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(415015,524739)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(144,0,0) tid=(121,0,0)
GPGPU-Sim uArch: cycles simulated: 941239  inst.: 12873214 (ipc=10.6) sim_rate=26006 (inst/sec) elapsed = 0:0:08:15 / Tue Apr 16 17:02:46 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (416605,524739), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(416606,524739)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (417112,524739), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(417113,524739)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (417268,524739), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(417269,524739)
GPGPU-Sim uArch: cycles simulated: 943239  inst.: 12895837 (ipc=10.6) sim_rate=25999 (inst/sec) elapsed = 0:0:08:16 / Tue Apr 16 17:02:47 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (418757,524739), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(418758,524739)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (418876,524739), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(418877,524739)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (420099,524739), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(420100,524739)
GPGPU-Sim uArch: cycles simulated: 945239  inst.: 12918688 (ipc=10.6) sim_rate=25993 (inst/sec) elapsed = 0:0:08:17 / Tue Apr 16 17:02:48 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (421094,524739), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(421095,524739)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (421151,524739), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(421152,524739)
GPGPU-Sim uArch: cycles simulated: 947239  inst.: 12941588 (ipc=10.7) sim_rate=25987 (inst/sec) elapsed = 0:0:08:18 / Tue Apr 16 17:02:49 2019
GPGPU-Sim uArch: cycles simulated: 948739  inst.: 12953904 (ipc=10.6) sim_rate=25959 (inst/sec) elapsed = 0:0:08:19 / Tue Apr 16 17:02:50 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (425075,524739), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(425076,524739)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(208,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (425916,524739), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(425917,524739)
GPGPU-Sim uArch: cycles simulated: 950739  inst.: 12971089 (ipc=10.6) sim_rate=25942 (inst/sec) elapsed = 0:0:08:20 / Tue Apr 16 17:02:51 2019
GPGPU-Sim uArch: cycles simulated: 952239  inst.: 12986238 (ipc=10.6) sim_rate=25920 (inst/sec) elapsed = 0:0:08:21 / Tue Apr 16 17:02:52 2019
GPGPU-Sim uArch: cycles simulated: 954239  inst.: 13001657 (ipc=10.6) sim_rate=25899 (inst/sec) elapsed = 0:0:08:22 / Tue Apr 16 17:02:53 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (429881,524739), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(429882,524739)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (431100,524739), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(431101,524739)
GPGPU-Sim uArch: cycles simulated: 956239  inst.: 13019047 (ipc=10.6) sim_rate=25882 (inst/sec) elapsed = 0:0:08:23 / Tue Apr 16 17:02:54 2019
GPGPU-Sim uArch: cycles simulated: 957739  inst.: 13032125 (ipc=10.6) sim_rate=25857 (inst/sec) elapsed = 0:0:08:24 / Tue Apr 16 17:02:55 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (433814,524739), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(433815,524739)
GPGPU-Sim uArch: cycles simulated: 959739  inst.: 13048345 (ipc=10.6) sim_rate=25838 (inst/sec) elapsed = 0:0:08:25 / Tue Apr 16 17:02:56 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (435190,524739), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(435191,524739)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (435701,524739), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(435702,524739)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (436262,524739), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(436263,524739)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(215,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 961739  inst.: 13069528 (ipc=10.6) sim_rate=25829 (inst/sec) elapsed = 0:0:08:26 / Tue Apr 16 17:02:57 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (437785,524739), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(437786,524739)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (438139,524739), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(438140,524739)
GPGPU-Sim uArch: cycles simulated: 963739  inst.: 13088325 (ipc=10.6) sim_rate=25815 (inst/sec) elapsed = 0:0:08:27 / Tue Apr 16 17:02:58 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (440962,524739), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(440963,524739)
GPGPU-Sim uArch: cycles simulated: 965739  inst.: 13105218 (ipc=10.6) sim_rate=25797 (inst/sec) elapsed = 0:0:08:28 / Tue Apr 16 17:02:59 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (441352,524739), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(441353,524739)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (442442,524739), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(442443,524739)
GPGPU-Sim uArch: cycles simulated: 967239  inst.: 13121919 (ipc=10.6) sim_rate=25779 (inst/sec) elapsed = 0:0:08:29 / Tue Apr 16 17:03:00 2019
GPGPU-Sim uArch: cycles simulated: 969239  inst.: 13139027 (ipc=10.6) sim_rate=25762 (inst/sec) elapsed = 0:0:08:30 / Tue Apr 16 17:03:01 2019
GPGPU-Sim uArch: cycles simulated: 970739  inst.: 13152186 (ipc=10.6) sim_rate=25738 (inst/sec) elapsed = 0:0:08:31 / Tue Apr 16 17:03:02 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (446273,524739), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(446274,524739)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(226,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (447330,524739), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(447331,524739)
GPGPU-Sim uArch: cycles simulated: 972739  inst.: 13169956 (ipc=10.6) sim_rate=25722 (inst/sec) elapsed = 0:0:08:32 / Tue Apr 16 17:03:03 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (448577,524739), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(448578,524739)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (449646,524739), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(449647,524739)
GPGPU-Sim uArch: cycles simulated: 974739  inst.: 13190894 (ipc=10.6) sim_rate=25713 (inst/sec) elapsed = 0:0:08:33 / Tue Apr 16 17:03:04 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (450690,524739), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(450691,524739)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (450856,524739), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(450857,524739)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (451517,524739), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(451518,524739)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (451852,524739), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(451853,524739)
GPGPU-Sim uArch: cycles simulated: 976739  inst.: 13214812 (ipc=10.6) sim_rate=25709 (inst/sec) elapsed = 0:0:08:34 / Tue Apr 16 17:03:05 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (452144,524739), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(452145,524739)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (452417,524739), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(452418,524739)
GPGPU-Sim uArch: cycles simulated: 978239  inst.: 13231586 (ipc=10.6) sim_rate=25692 (inst/sec) elapsed = 0:0:08:35 / Tue Apr 16 17:03:06 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (454855,524739), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(454856,524739)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (455329,524739), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(455330,524739)
GPGPU-Sim uArch: cycles simulated: 980239  inst.: 13250854 (ipc=10.6) sim_rate=25679 (inst/sec) elapsed = 0:0:08:36 / Tue Apr 16 17:03:07 2019
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(155,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (456305,524739), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(456306,524739)
GPGPU-Sim uArch: cycles simulated: 982239  inst.: 13268708 (ipc=10.6) sim_rate=25664 (inst/sec) elapsed = 0:0:08:37 / Tue Apr 16 17:03:08 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (458713,524739), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(458714,524739)
GPGPU-Sim uArch: cycles simulated: 983739  inst.: 13284587 (ipc=10.6) sim_rate=25645 (inst/sec) elapsed = 0:0:08:38 / Tue Apr 16 17:03:09 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (459311,524739), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(459312,524739)
GPGPU-Sim uArch: cycles simulated: 985739  inst.: 13302112 (ipc=10.5) sim_rate=25630 (inst/sec) elapsed = 0:0:08:39 / Tue Apr 16 17:03:10 2019
GPGPU-Sim uArch: cycles simulated: 987239  inst.: 13312964 (ipc=10.5) sim_rate=25601 (inst/sec) elapsed = 0:0:08:40 / Tue Apr 16 17:03:11 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (464112,524739), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(464113,524739)
GPGPU-Sim uArch: cycles simulated: 989239  inst.: 13331426 (ipc=10.5) sim_rate=25588 (inst/sec) elapsed = 0:0:08:41 / Tue Apr 16 17:03:12 2019
GPGPU-Sim uArch: cycles simulated: 991239  inst.: 13348510 (ipc=10.5) sim_rate=25571 (inst/sec) elapsed = 0:0:08:42 / Tue Apr 16 17:03:13 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (466545,524739), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(466546,524739)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (466547,524739), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(466548,524739)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(242,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (467851,524739), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(467852,524739)
GPGPU-Sim uArch: cycles simulated: 992739  inst.: 13372360 (ipc=10.5) sim_rate=25568 (inst/sec) elapsed = 0:0:08:43 / Tue Apr 16 17:03:14 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (468400,524739), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(468401,524739)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (468713,524739), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(468714,524739)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (469047,524739), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(469048,524739)
GPGPU-Sim uArch: cycles simulated: 994739  inst.: 13397932 (ipc=10.5) sim_rate=25568 (inst/sec) elapsed = 0:0:08:44 / Tue Apr 16 17:03:15 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (470220,524739), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(470221,524739)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (470886,524739), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(470887,524739)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (471118,524739), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(471119,524739)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (471179,524739), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(471180,524739)
GPGPU-Sim uArch: cycles simulated: 996739  inst.: 13423728 (ipc=10.6) sim_rate=25569 (inst/sec) elapsed = 0:0:08:45 / Tue Apr 16 17:03:16 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (472997,524739), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(472998,524739)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (473039,524739), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(473040,524739)
GPGPU-Sim uArch: cycles simulated: 998739  inst.: 13443514 (ipc=10.6) sim_rate=25558 (inst/sec) elapsed = 0:0:08:46 / Tue Apr 16 17:03:17 2019
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(168,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (474464,524739), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(474465,524739)
GPGPU-Sim uArch: cycles simulated: 1000239  inst.: 13459682 (ipc=10.6) sim_rate=25540 (inst/sec) elapsed = 0:0:08:47 / Tue Apr 16 17:03:18 2019
GPGPU-Sim uArch: cycles simulated: 1002239  inst.: 13474758 (ipc=10.5) sim_rate=25520 (inst/sec) elapsed = 0:0:08:48 / Tue Apr 16 17:03:19 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (477714,524739), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(477715,524739)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (478197,524739), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (478510,524739), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (478610,524739), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 1004239  inst.: 13490388 (ipc=10.5) sim_rate=25501 (inst/sec) elapsed = 0:0:08:49 / Tue Apr 16 17:03:20 2019
GPGPU-Sim uArch: cycles simulated: 1006239  inst.: 13507260 (ipc=10.5) sim_rate=25485 (inst/sec) elapsed = 0:0:08:50 / Tue Apr 16 17:03:21 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (481666,524739), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (482862,524739), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (483425,524739), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 1008239  inst.: 13525931 (ipc=10.5) sim_rate=25472 (inst/sec) elapsed = 0:0:08:51 / Tue Apr 16 17:03:22 2019
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(194,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 1010239  inst.: 13541275 (ipc=10.5) sim_rate=25453 (inst/sec) elapsed = 0:0:08:52 / Tue Apr 16 17:03:23 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (485517,524739), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (485884,524739), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (485887,524739), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (486161,524739), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (487417,524739), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 1012239  inst.: 13563639 (ipc=10.5) sim_rate=25447 (inst/sec) elapsed = 0:0:08:53 / Tue Apr 16 17:03:24 2019
GPGPU-Sim uArch: cycles simulated: 1014239  inst.: 13581886 (ipc=10.5) sim_rate=25434 (inst/sec) elapsed = 0:0:08:54 / Tue Apr 16 17:03:25 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (490562,524739), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (490695,524739), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (491586,524739), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (491873,524739), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (491941,524739), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 1016739  inst.: 13605931 (ipc=10.5) sim_rate=25431 (inst/sec) elapsed = 0:0:08:55 / Tue Apr 16 17:03:26 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (492134,524739), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (492825,524739), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (492972,524739), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (493142,524739), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (493374,524739), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 1018739  inst.: 13625378 (ipc=10.5) sim_rate=25420 (inst/sec) elapsed = 0:0:08:56 / Tue Apr 16 17:03:27 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (494024,524739), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (494082,524739), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (494552,524739), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (494866,524739), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (494898,524739), 4 CTAs running
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(199,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (495448,524739), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (496159,524739), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (496446,524739), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (496452,524739), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 1021239  inst.: 13645963 (ipc=10.5) sim_rate=25411 (inst/sec) elapsed = 0:0:08:57 / Tue Apr 16 17:03:28 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (496653,524739), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (496715,524739), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (496808,524739), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (497140,524739), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 1023739  inst.: 13665274 (ipc=10.5) sim_rate=25400 (inst/sec) elapsed = 0:0:08:58 / Tue Apr 16 17:03:29 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (499137,524739), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (500632,524739), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (501239,524739), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (501344,524739), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (501487,524739), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 1026239  inst.: 13682196 (ipc=10.5) sim_rate=25384 (inst/sec) elapsed = 0:0:08:59 / Tue Apr 16 17:03:30 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (501580,524739), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (501937,524739), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (502320,524739), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (502424,524739), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (502435,524739), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (502864,524739), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (502953,524739), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (503247,524739), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (503528,524739), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (503808,524739), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 1028739  inst.: 13699609 (ipc=10.4) sim_rate=25369 (inst/sec) elapsed = 0:0:09:00 / Tue Apr 16 17:03:31 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (504221,524739), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (504331,524739), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (504643,524739), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (504698,524739), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (505006,524739), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (505031,524739), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (505087,524739), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (505154,524739), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (505307,524739), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (505707,524739), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (505846,524739), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (505864,524739), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (506170,524739), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (506175,524739), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (506315,524739), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (506356,524739), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (506418,524739), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (506556,524739), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (506620,524739), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (506681,524739), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (506691,524739), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (506774,524739), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (507121,524739), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (507282,524739), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (507404,524739), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 1032239  inst.: 13716364 (ipc=10.4) sim_rate=25353 (inst/sec) elapsed = 0:0:09:01 / Tue Apr 16 17:03:32 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (507586,524739), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (507637,524739), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (507952,524739), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (508320,524739), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (508513,524739), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (509389,524739), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (509407,524739), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (509817,524739), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (509908,524739), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (510545,524739), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (510631,524739), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (511659,524739), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (513079,524739), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (513344,524739), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (514693,524739), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (515630,524739), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 515631
gpu_sim_insn = 5283315
gpu_ipc =      10.2463
gpu_tot_sim_cycle = 1040370
gpu_tot_sim_insn = 13724764
gpu_tot_ipc =      13.1922
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 19393
gpu_stall_icnt2sh    = 2483208
gpu_total_sim_rate=25369

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 787622
	L1I_total_cache_misses = 1000
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 77479, Miss = 68446, Miss_rate = 0.883, Pending_hits = 3715, Reservation_fails = 868591
	L1D_cache_core[1]: Access = 80428, Miss = 71166, Miss_rate = 0.885, Pending_hits = 3727, Reservation_fails = 890915
	L1D_cache_core[2]: Access = 78992, Miss = 69856, Miss_rate = 0.884, Pending_hits = 3895, Reservation_fails = 887716
	L1D_cache_core[3]: Access = 76870, Miss = 67839, Miss_rate = 0.883, Pending_hits = 3677, Reservation_fails = 855329
	L1D_cache_core[4]: Access = 77704, Miss = 68378, Miss_rate = 0.880, Pending_hits = 3705, Reservation_fails = 858045
	L1D_cache_core[5]: Access = 77417, Miss = 68207, Miss_rate = 0.881, Pending_hits = 3780, Reservation_fails = 863086
	L1D_cache_core[6]: Access = 79722, Miss = 70573, Miss_rate = 0.885, Pending_hits = 3840, Reservation_fails = 892045
	L1D_cache_core[7]: Access = 78474, Miss = 69291, Miss_rate = 0.883, Pending_hits = 3803, Reservation_fails = 881931
	L1D_cache_core[8]: Access = 79117, Miss = 69856, Miss_rate = 0.883, Pending_hits = 3789, Reservation_fails = 878458
	L1D_cache_core[9]: Access = 76464, Miss = 67299, Miss_rate = 0.880, Pending_hits = 3674, Reservation_fails = 847816
	L1D_cache_core[10]: Access = 78694, Miss = 69459, Miss_rate = 0.883, Pending_hits = 3771, Reservation_fails = 886771
	L1D_cache_core[11]: Access = 76216, Miss = 67303, Miss_rate = 0.883, Pending_hits = 3724, Reservation_fails = 859039
	L1D_cache_core[12]: Access = 77796, Miss = 68637, Miss_rate = 0.882, Pending_hits = 3617, Reservation_fails = 875534
	L1D_cache_core[13]: Access = 78308, Miss = 69076, Miss_rate = 0.882, Pending_hits = 3709, Reservation_fails = 871346
	L1D_cache_core[14]: Access = 80242, Miss = 70771, Miss_rate = 0.882, Pending_hits = 3875, Reservation_fails = 885844
	L1D_total_cache_accesses = 1173923
	L1D_total_cache_misses = 1036157
	L1D_total_cache_miss_rate = 0.8826
	L1D_total_cache_pending_hits = 56301
	L1D_total_cache_reservation_fails = 13102466
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 116705
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 79699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 620903
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9165091
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 116225
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 415254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3937375
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 786622
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1000
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2107, 1905, 1923, 1967, 2482, 1883, 2255, 1951, 2115, 2204, 1950, 2195, 2475, 2060, 1979, 2316, 2046, 2126, 2399, 2080, 1884, 2033, 2074, 2248, 2227, 1720, 2190, 1938, 2136, 1885, 2013, 2024, 1764, 1964, 2277, 1940, 2047, 2107, 2045, 1984, 1451, 1522, 1142, 1505, 1553, 1429, 1469, 1630, 
gpgpu_n_tot_thrd_icount = 46605152
gpgpu_n_tot_w_icount = 1456411
gpgpu_n_stall_shd_mem = 13920212
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 620903
gpgpu_n_mem_write_global = 417125
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1846997
gpgpu_n_store_insn = 680749
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1345703
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13916801
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23832110	W0_Idle:1854897	W0_Scoreboard:2371004	W1:348144	W2:165835	W3:106483	W4:75542	W5:58263	W6:50714	W7:46099	W8:42433	W9:39806	W10:35073	W11:33728	W12:31626	W13:27778	W14:23546	W15:21076	W16:18489	W17:16227	W18:13088	W19:13599	W20:11368	W21:12415	W22:12446	W23:11800	W24:12348	W25:12618	W26:11292	W27:9452	W28:5823	W29:3501	W30:1274	W31:205	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4967224 {8:620903,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16706344 {40:416844,72:88,136:193,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84442808 {136:620903,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3337000 {8:417125,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 234 
maxdqlatency = 0 
maxmflatency = 591 
averagemflatency = 189 
max_icnt2mem_latency = 249 
max_icnt2sh_latency = 1038683 
mrq_lat_table:33080 	4558 	620 	2065 	4383 	324 	99 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	965897 	72122 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	420197 	376433 	230719 	10488 	266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	114908 	252812 	227860 	25309 	29 	0 	0 	2 	9 	39 	805 	5760 	10812 	29008 	70118 	135941 	164631 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2074 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        35        41        24        22        31        29        32        32        32        28        31        24        32        35        32        37 
dram[1]:        24        33        28        35        25        21        22        30        24        26        21        29        32        33        39        39 
dram[2]:        37        48        47        36        24        27        32        32        28        24        20        22        32        32        40        44 
dram[3]:        24        26        32        24        30        28        32        30        26        30        24        24        32        32        32        32 
dram[4]:        32        33        30        21        35        29        31        32        32        34        22        28        33        33        32        33 
dram[5]:        31        26        31        29        31        32        30        30        26        29        22        31        33        33        32        32 
maximum service time to same row:
dram[0]:     88363    103570    119409    109901    153259    101670     95527     86127     98429     96572     65175    103160    124076    129165    114978    124808 
dram[1]:    108116    102931    155948     95710    145744    144651    119048    105300    108660    143786     98017    144153    172721    145971    119594    127732 
dram[2]:     88476     79790    101947     90302    103212    102135    112068     94340     84014    108573     86887     85051    103284    127390    167347    197469 
dram[3]:     94938    107552    148934     99825     79379    118531    134251     92004     68938     84067     94991    105347    177384    142647    123200    117890 
dram[4]:     80618     90075    124752    145441    177759    129062    133118    143397     82518     80276    106740    107310    194549    130650    127410    130299 
dram[5]:     96181    103825    124585    148933    179535    190847    100222     81360     87669     98335     79456     83936    144765    161425    177922    128682 
average row accesses per activate:
dram[0]:  3.742857  3.222857  3.453947  3.382166  4.092437  3.639706  4.529914  4.157895  4.575000  4.471075  3.315385  3.480000  5.238095  6.240741  7.466667  8.390244 
dram[1]:  4.294117  4.603175  3.609589  4.322034  3.201220  3.139241  3.339286  3.684211  3.437126  3.307692  4.072727  4.198020  5.218750  5.566667  7.711111  8.116279 
dram[2]:  3.829787  3.389222  4.193548  4.300813  3.742424  3.961539  4.603448  4.683761  3.518072  3.487342  3.465649  3.472868  5.460318  5.879310  9.542857 10.363636 
dram[3]:  3.570423  3.888060  4.275000  3.968504  4.121739  3.856000  4.558333  4.076336  4.077465  3.761589  3.350365  3.609756  6.092593  5.169231  7.500000  5.745763 
dram[4]:  4.752381  4.533333  3.453333  3.398649  3.652174  4.315790  4.138462  4.823529  4.385827  4.302326  4.009091  5.100000  6.072727  6.460000  8.350000 11.321428 
dram[5]:  4.072581  3.611842  3.167702  3.801527  3.621428  3.795455  5.593750  4.600000  3.824324  3.743750  3.901639  3.303704  5.181818  5.073529  8.891891  7.636364 
average row locality = 45142/10794 = 4.182138
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       392       406       406       416       397       394       444       447       444       441       378       382       323       329       336       344 
dram[1]:       383       411       396       389       415       404       460       465       460       447       386       370       325       327       345       349 
dram[2]:       406       413       400       402       393       409       435       450       461       452       400       384       339       331       334       340 
dram[3]:       381       385       392       394       380       391       448       435       462       462       403       379       320       331       345       339 
dram[4]:       379       374       394       394       402       395       443       417       451       454       389       360       326       321       334       317 
dram[5]:       385       403       392       389       395       405       432       434       464       470       403       389       334       332       329       335 
total reads: 37648
bank skew: 470/317 = 1.48
chip skew: 6349/6150 = 1.03
number of total write accesses:
dram[0]:       132       158       119       115        90       101        86       106       105       100        53        53         7         8         0         0 
dram[1]:       128       169       131       121       110        92       101        95       114       112        62        54         9         7         2         0 
dram[2]:       134       153       120       127       101       106        99        98       123        99        54        64         5        10         0         2 
dram[3]:       126       136       121       110        94        91        99        99       117       106        56        65         9         5         0         0 
dram[4]:       120       102       124       109       102        97        95        75       106       101        52        48         8         2         0         0 
dram[5]:       120       146       118       109       112        96       105        95       102       129        73        57         8        13         0         1 
total reads: 7494
min_bank_accesses = 0!
chip skew: 1307/1141 = 1.15
average mf latency per bank:
dram[0]:       1962      1858      2204      2235      2385      2296      2281      2117      1972      2053      4927      5068      9545      9510     13653     13438
dram[1]:       1959      1777      2162      2274      2258      2365      2131      2163      1923      1958      4668      5226      9285      9463     13149     13243
dram[2]:       1950      1830      2193      2161      2349      2270      2216      2124      1902      2017      4684      4965      9120      9557     13618     13519
dram[3]:       2066      1934      2235      2296      2389      2331      2171      2168      1915      1937      4620      4875      9476      9605     13376     13651
dram[4]:       2228      2197      2375      2340      2560      2410      2528      2409      2222      1956     23482      5462     10545     10242     15158     14630
dram[5]:       2028      1930      2223      2346      2243      2314      2184      2221      1956      1846      4626      4978      9320      9573     13917     13736
maximum mf latency per bank:
dram[0]:        433       443       408       436       411       412       455       514       452       426       431       429       501       479       491       434
dram[1]:        403       425       432       416       398       413       415       446       411       415       403       419       411       421       400       422
dram[2]:        411       412       441       405       400       437       472       472       415       391       421       454       428       403       452       406
dram[3]:        437       430       392       412       402       453       400       436       398       409       388       402       384       463       434       395
dram[4]:        448       452       461       411       425       436       591       490       572       463       503       403       548       480       448       393
dram[5]:        381       428       394       417       426       390       454       450       433       398       472       414       525       493       545       401

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1373284 n_nop=1355352 n_act=1828 n_pre=1812 n_req=7512 n_rd=12558 n_write=1734 bw_util=0.02081
n_activity=130552 dram_eff=0.2189
bk0: 784a 1366854i bk1: 812a 1365386i bk2: 812a 1366282i bk3: 832a 1366077i bk4: 794a 1367272i bk5: 788a 1366730i bk6: 888a 1366905i bk7: 894a 1366135i bk8: 888a 1366785i bk9: 882a 1366771i bk10: 756a 1367429i bk11: 764a 1367465i bk12: 646a 1369833i bk13: 658a 1369952i bk14: 672a 1370615i bk15: 688a 1370743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0243686
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1373284 n_nop=1354964 n_act=1910 n_pre=1894 n_req=7639 n_rd=12664 n_write=1852 bw_util=0.02114
n_activity=133539 dram_eff=0.2174
bk0: 766a 1367458i bk1: 822a 1366736i bk2: 792a 1366348i bk3: 778a 1367017i bk4: 830a 1366182i bk5: 808a 1366277i bk6: 920a 1365690i bk7: 930a 1365986i bk8: 920a 1365612i bk9: 894a 1365448i bk10: 772a 1367726i bk11: 740a 1368003i bk12: 650a 1369774i bk13: 654a 1369859i bk14: 690a 1370446i bk15: 698a 1370627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0237584
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1373284 n_nop=1355149 n_act=1823 n_pre=1807 n_req=7644 n_rd=12698 n_write=1807 bw_util=0.02112
n_activity=131012 dram_eff=0.2214
bk0: 812a 1366512i bk1: 826a 1365701i bk2: 800a 1366977i bk3: 804a 1366838i bk4: 786a 1367127i bk5: 818a 1366560i bk6: 870a 1366794i bk7: 900a 1366499i bk8: 922a 1365449i bk9: 904a 1365830i bk10: 800a 1367422i bk11: 768a 1367316i bk12: 678a 1369792i bk13: 662a 1370006i bk14: 668a 1370733i bk15: 680a 1370952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0245849
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1373284 n_nop=1355486 n_act=1791 n_pre=1775 n_req=7481 n_rd=12494 n_write=1738 bw_util=0.02073
n_activity=129616 dram_eff=0.2196
bk0: 762a 1366781i bk1: 770a 1366825i bk2: 784a 1367029i bk3: 788a 1366931i bk4: 760a 1367575i bk5: 782a 1367203i bk6: 896a 1366827i bk7: 870a 1366612i bk8: 924a 1366042i bk9: 924a 1366018i bk10: 806a 1367186i bk11: 758a 1367500i bk12: 640a 1370007i bk13: 662a 1369765i bk14: 690a 1370457i bk15: 678a 1370385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0217035
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1373284 n_nop=1356188 n_act=1611 n_pre=1595 n_req=7291 n_rd=12300 n_write=1590 bw_util=0.02023
n_activity=121949 dram_eff=0.2278
bk0: 758a 1367805i bk1: 748a 1367914i bk2: 788a 1366353i bk3: 788a 1366622i bk4: 804a 1366931i bk5: 790a 1367251i bk6: 886a 1366382i bk7: 834a 1367405i bk8: 902a 1366398i bk9: 908a 1366462i bk10: 778a 1367803i bk11: 720a 1368664i bk12: 652a 1369844i bk13: 642a 1370004i bk14: 668a 1370528i bk15: 634a 1371217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0243103
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1373284 n_nop=1355239 n_act=1831 n_pre=1815 n_req=7575 n_rd=12582 n_write=1817 bw_util=0.02097
n_activity=131419 dram_eff=0.2191
bk0: 770a 1367304i bk1: 806a 1366142i bk2: 784a 1366188i bk3: 778a 1366792i bk4: 790a 1366537i bk5: 810a 1366859i bk6: 864a 1367165i bk7: 868a 1366972i bk8: 928a 1366055i bk9: 940a 1365281i bk10: 806a 1367288i bk11: 778a 1367216i bk12: 668a 1369588i bk13: 664a 1369492i bk14: 658a 1370705i bk15: 670a 1370683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.02197

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82772, Miss = 3120, Miss_rate = 0.038, Pending_hits = 9, Reservation_fails = 227
L2_cache_bank[1]: Access = 83549, Miss = 3159, Miss_rate = 0.038, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 82538, Miss = 3170, Miss_rate = 0.038, Pending_hits = 10, Reservation_fails = 115
L2_cache_bank[3]: Access = 83711, Miss = 3162, Miss_rate = 0.038, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 82505, Miss = 3168, Miss_rate = 0.038, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 83682, Miss = 3181, Miss_rate = 0.038, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[6]: Access = 82858, Miss = 3131, Miss_rate = 0.038, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 83139, Miss = 3116, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 122142, Miss = 3118, Miss_rate = 0.026, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[9]: Access = 84070, Miss = 3032, Miss_rate = 0.036, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 83177, Miss = 3134, Miss_rate = 0.038, Pending_hits = 7, Reservation_fails = 1
L2_cache_bank[11]: Access = 83960, Miss = 3157, Miss_rate = 0.038, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 1038103
L2_total_cache_misses = 37648
L2_total_cache_miss_rate = 0.0363
L2_total_cache_pending_hits = 72
L2_total_cache_reservation_fails = 344
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 587647
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 412675
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4403
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.222
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=3521985
icnt_total_pkts_simt_to_mem=1455895
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.4411
	minimum = 6
	maximum = 158
Network latency average = 17.2084
	minimum = 6
	maximum = 144
Slowest packet = 1472159
Flit latency average = 16.0768
	minimum = 6
	maximum = 140
Slowest flit = 3400376
Fragmentation average = 0.000243162
	minimum = 0
	maximum = 84
Injected packet rate average = 0.0735532
	minimum = 0.0643929 (at node 12)
	maximum = 0.108459 (at node 23)
Accepted packet rate average = 0.0735532
	minimum = 0.0643929 (at node 12)
	maximum = 0.108459 (at node 23)
Injected flit rate average = 0.185207
	minimum = 0.0854681 (at node 12)
	maximum = 0.327849 (at node 23)
Accepted flit rate average= 0.185207
	minimum = 0.103056 (at node 22)
	maximum = 0.250383 (at node 14)
Injected packet length average = 2.51801
Accepted packet length average = 2.51801
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7752 (6 samples)
	minimum = 6 (6 samples)
	maximum = 101.833 (6 samples)
Network latency average = 12.304 (6 samples)
	minimum = 6 (6 samples)
	maximum = 95.1667 (6 samples)
Flit latency average = 11.0795 (6 samples)
	minimum = 6 (6 samples)
	maximum = 92.5 (6 samples)
Fragmentation average = 0.000590462 (6 samples)
	minimum = 0 (6 samples)
	maximum = 51.3333 (6 samples)
Injected packet rate average = 0.0398297 (6 samples)
	minimum = 0.0309846 (6 samples)
	maximum = 0.077115 (6 samples)
Accepted packet rate average = 0.0398297 (6 samples)
	minimum = 0.0309846 (6 samples)
	maximum = 0.077115 (6 samples)
Injected flit rate average = 0.0949857 (6 samples)
	minimum = 0.043377 (6 samples)
	maximum = 0.185865 (6 samples)
Accepted flit rate average = 0.0949857 (6 samples)
	minimum = 0.0547717 (6 samples)
	maximum = 0.155729 (6 samples)
Injected packet size average = 2.38479 (6 samples)
Accepted packet size average = 2.38479 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 1 sec (541 sec)
gpgpu_simulation_rate = 25369 (inst/sec)
gpgpu_simulation_rate = 1923 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1040370)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1040370)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1040370)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1040370)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1040370)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1040370)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1040370)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1040370)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1040370)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1040370)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1040370)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1040370)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1040370)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1040370)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1040370)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1040370)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1040370)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1040370)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1040370)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1040370)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1040370)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1040370)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1040370)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1040370)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1040370)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1040370)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1040370)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1040370)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1040370)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1040370)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1040370)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1040370)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1040370)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1040370)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1040370)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1040370)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1040370)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1040370)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1040370)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1040370)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1040370)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1040370)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1040370)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1040370)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1040370)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,1040370)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,1040370)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,1040370)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,1040370)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,1040370)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,1040370)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,1040370)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,1040370)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,1040370)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,1040370)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,1040370)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,1040370)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,1040370)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,1040370)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,1040370)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,1040370)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,1040370)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,1040370)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,1040370)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,1040370)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,1040370)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,1040370)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,1040370)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,1040370)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,1040370)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,1040370)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,1040370)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,1040370)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,1040370)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,1040370)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,1040370)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,1040370)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,1040370)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,1040370)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,1040370)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,1040370)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,1040370)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,1040370)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,1040370)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,1040370)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,1040370)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,1040370)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,1040370)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,1040370)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,1040370)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(12,0,0) tid=(161,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(0,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(70,0,0) tid=(193,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(56,0,0) tid=(158,0,0)
GPGPU-Sim uArch: cycles simulated: 1040870  inst.: 14028410 (ipc=607.3) sim_rate=25835 (inst/sec) elapsed = 0:0:09:03 / Tue Apr 16 17:03:34 2019
GPGPU-Sim uArch: cycles simulated: 1042370  inst.: 14046012 (ipc=160.6) sim_rate=25819 (inst/sec) elapsed = 0:0:09:04 / Tue Apr 16 17:03:35 2019
GPGPU-Sim uArch: cycles simulated: 1044370  inst.: 14056583 (ipc=83.0) sim_rate=25791 (inst/sec) elapsed = 0:0:09:05 / Tue Apr 16 17:03:36 2019
GPGPU-Sim uArch: cycles simulated: 1046370  inst.: 14068477 (ipc=57.3) sim_rate=25766 (inst/sec) elapsed = 0:0:09:06 / Tue Apr 16 17:03:37 2019
GPGPU-Sim uArch: cycles simulated: 1047870  inst.: 14078316 (ipc=47.1) sim_rate=25737 (inst/sec) elapsed = 0:0:09:07 / Tue Apr 16 17:03:38 2019
GPGPU-Sim uArch: cycles simulated: 1049370  inst.: 14089364 (ipc=40.5) sim_rate=25710 (inst/sec) elapsed = 0:0:09:08 / Tue Apr 16 17:03:39 2019
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(6,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10770,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(10771,1040370)
GPGPU-Sim uArch: cycles simulated: 1051370  inst.: 14105249 (ipc=34.6) sim_rate=25692 (inst/sec) elapsed = 0:0:09:09 / Tue Apr 16 17:03:40 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11744,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11745,1040370)
GPGPU-Sim uArch: cycles simulated: 1052870  inst.: 14117261 (ipc=31.4) sim_rate=25667 (inst/sec) elapsed = 0:0:09:10 / Tue Apr 16 17:03:41 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12661,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12662,1040370)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13482,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13483,1040370)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13984,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13985,1040370)
GPGPU-Sim uArch: cycles simulated: 1054370  inst.: 14131723 (ipc=29.1) sim_rate=25647 (inst/sec) elapsed = 0:0:09:11 / Tue Apr 16 17:03:42 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14253,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14254,1040370)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (14277,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(14278,1040370)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14472,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14473,1040370)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15630,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15631,1040370)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15916,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15917,1040370)
GPGPU-Sim uArch: cycles simulated: 1056370  inst.: 14152541 (ipc=26.7) sim_rate=25638 (inst/sec) elapsed = 0:0:09:12 / Tue Apr 16 17:03:43 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (16950,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(16951,1040370)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17393,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17394,1040370)
GPGPU-Sim uArch: cycles simulated: 1057870  inst.: 14165499 (ipc=25.2) sim_rate=25615 (inst/sec) elapsed = 0:0:09:13 / Tue Apr 16 17:03:44 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17663,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17664,1040370)
GPGPU-Sim uArch: cycles simulated: 1059370  inst.: 14177569 (ipc=23.8) sim_rate=25591 (inst/sec) elapsed = 0:0:09:14 / Tue Apr 16 17:03:45 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19221,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(19222,1040370)
GPGPU-Sim uArch: cycles simulated: 1060870  inst.: 14189736 (ipc=22.7) sim_rate=25567 (inst/sec) elapsed = 0:0:09:15 / Tue Apr 16 17:03:46 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21106,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(21107,1040370)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(41,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21732,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21733,1040370)
GPGPU-Sim uArch: cycles simulated: 1062870  inst.: 14206141 (ipc=21.4) sim_rate=25550 (inst/sec) elapsed = 0:0:09:16 / Tue Apr 16 17:03:47 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (24103,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(24104,1040370)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (24255,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(24256,1040370)
GPGPU-Sim uArch: cycles simulated: 1064870  inst.: 14224875 (ipc=20.4) sim_rate=25538 (inst/sec) elapsed = 0:0:09:17 / Tue Apr 16 17:03:48 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24895,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(24896,1040370)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (25753,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(25754,1040370)
GPGPU-Sim uArch: cycles simulated: 1066370  inst.: 14240816 (ipc=19.8) sim_rate=25521 (inst/sec) elapsed = 0:0:09:18 / Tue Apr 16 17:03:49 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (26427,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(26428,1040370)
GPGPU-Sim uArch: cycles simulated: 1068370  inst.: 14256971 (ipc=19.0) sim_rate=25504 (inst/sec) elapsed = 0:0:09:19 / Tue Apr 16 17:03:50 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (29289,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(29290,1040370)
GPGPU-Sim uArch: cycles simulated: 1069870  inst.: 14271336 (ipc=18.5) sim_rate=25484 (inst/sec) elapsed = 0:0:09:20 / Tue Apr 16 17:03:51 2019
GPGPU-Sim uArch: cycles simulated: 1071870  inst.: 14289447 (ipc=17.9) sim_rate=25471 (inst/sec) elapsed = 0:0:09:21 / Tue Apr 16 17:03:52 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (32245,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(32246,1040370)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(91,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 1073870  inst.: 14305809 (ipc=17.3) sim_rate=25455 (inst/sec) elapsed = 0:0:09:22 / Tue Apr 16 17:03:53 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (33644,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(33645,1040370)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (33868,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(33869,1040370)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (34239,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(34240,1040370)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (34981,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(34982,1040370)
GPGPU-Sim uArch: cycles simulated: 1075870  inst.: 14328618 (ipc=17.0) sim_rate=25450 (inst/sec) elapsed = 0:0:09:23 / Tue Apr 16 17:03:54 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (37089,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(37090,1040370)
GPGPU-Sim uArch: cycles simulated: 1077870  inst.: 14346672 (ipc=16.6) sim_rate=25437 (inst/sec) elapsed = 0:0:09:24 / Tue Apr 16 17:03:55 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (37836,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(37837,1040370)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (37924,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(37925,1040370)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (38494,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(38495,1040370)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (38544,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(38545,1040370)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38894,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(38895,1040370)
GPGPU-Sim uArch: cycles simulated: 1079870  inst.: 14373930 (ipc=16.4) sim_rate=25440 (inst/sec) elapsed = 0:0:09:25 / Tue Apr 16 17:03:56 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (40150,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(40151,1040370)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (40325,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(40326,1040370)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (40481,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(40482,1040370)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(79,0,0) tid=(108,0,0)
GPGPU-Sim uArch: cycles simulated: 1081370  inst.: 14395132 (ipc=16.4) sim_rate=25433 (inst/sec) elapsed = 0:0:09:26 / Tue Apr 16 17:03:57 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (41484,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(41485,1040370)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (41731,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(41732,1040370)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (42546,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(42547,1040370)
GPGPU-Sim uArch: cycles simulated: 1083370  inst.: 14417985 (ipc=16.1) sim_rate=25428 (inst/sec) elapsed = 0:0:09:27 / Tue Apr 16 17:03:58 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (43509,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(43510,1040370)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (43919,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(43920,1040370)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (44085,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(44086,1040370)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (44097,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(44098,1040370)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (44273,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(44274,1040370)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (44281,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(44282,1040370)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (44925,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(44926,1040370)
GPGPU-Sim uArch: cycles simulated: 1085370  inst.: 14451160 (ipc=16.1) sim_rate=25442 (inst/sec) elapsed = 0:0:09:28 / Tue Apr 16 17:03:59 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (45069,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(45070,1040370)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (45663,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(45664,1040370)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (45701,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(45702,1040370)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (46043,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(46044,1040370)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (46496,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(46497,1040370)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (46552,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(46553,1040370)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(99,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (46969,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(46970,1040370)
GPGPU-Sim uArch: cycles simulated: 1087370  inst.: 14489651 (ipc=16.3) sim_rate=25465 (inst/sec) elapsed = 0:0:09:29 / Tue Apr 16 17:04:00 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (47110,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(47111,1040370)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (47192,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(47193,1040370)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (48397,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(48398,1040370)
GPGPU-Sim uArch: cycles simulated: 1089370  inst.: 14521310 (ipc=16.3) sim_rate=25475 (inst/sec) elapsed = 0:0:09:30 / Tue Apr 16 17:04:01 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (49043,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(49044,1040370)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (49179,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(49180,1040370)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (49199,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(49200,1040370)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (49417,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(49418,1040370)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (49464,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(49465,1040370)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (49472,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(49473,1040370)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (49759,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(49760,1040370)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (50370,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(50371,1040370)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (50614,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(50615,1040370)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (50757,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(50758,1040370)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (50840,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(50841,1040370)
GPGPU-Sim uArch: cycles simulated: 1091370  inst.: 14565240 (ipc=16.5) sim_rate=25508 (inst/sec) elapsed = 0:0:09:31 / Tue Apr 16 17:04:02 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (51132,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(51133,1040370)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (51199,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(51200,1040370)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(158,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (52128,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(52129,1040370)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (52154,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(52155,1040370)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (52275,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(52276,1040370)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (52761,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(52762,1040370)
GPGPU-Sim uArch: cycles simulated: 1093370  inst.: 14606981 (ipc=16.6) sim_rate=25536 (inst/sec) elapsed = 0:0:09:32 / Tue Apr 16 17:04:03 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (53039,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(53040,1040370)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (53087,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(53088,1040370)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (53306,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(53307,1040370)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (53695,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(53696,1040370)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (53833,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(53834,1040370)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (53869,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(53870,1040370)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (54495,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(54496,1040370)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (54530,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(54531,1040370)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (54748,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(54749,1040370)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (54941,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(54942,1040370)
GPGPU-Sim uArch: cycles simulated: 1095370  inst.: 14656700 (ipc=16.9) sim_rate=25578 (inst/sec) elapsed = 0:0:09:33 / Tue Apr 16 17:04:04 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (55011,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(55012,1040370)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (55107,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(55108,1040370)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (55442,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(55443,1040370)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(175,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (55696,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(55697,1040370)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (55797,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(55798,1040370)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (55881,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(55882,1040370)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (56046,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(56047,1040370)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (56070,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(56071,1040370)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (56259,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(56260,1040370)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (56590,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(56591,1040370)
GPGPU-Sim uArch: cycles simulated: 1097370  inst.: 14710397 (ipc=17.3) sim_rate=25627 (inst/sec) elapsed = 0:0:09:34 / Tue Apr 16 17:04:05 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (57281,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(57282,1040370)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (57330,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(57331,1040370)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (57474,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(57475,1040370)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (57550,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(57551,1040370)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (57598,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(57599,1040370)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (57654,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(57655,1040370)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (57677,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(57678,1040370)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (57710,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(57711,1040370)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (57915,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(57916,1040370)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (57989,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(57990,1040370)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (58080,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(58081,1040370)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (58133,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(58134,1040370)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (58196,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(58197,1040370)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (58249,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(58250,1040370)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (58284,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(58285,1040370)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(193,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (58548,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(58549,1040370)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (58588,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(58589,1040370)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (58617,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(58618,1040370)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (58704,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(58705,1040370)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (58736,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(58737,1040370)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (58779,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(58780,1040370)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (58818,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(58819,1040370)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (58859,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(58860,1040370)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (58983,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(58984,1040370)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (58990,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(58991,1040370)
GPGPU-Sim uArch: cycles simulated: 1099370  inst.: 14792657 (ipc=18.1) sim_rate=25726 (inst/sec) elapsed = 0:0:09:35 / Tue Apr 16 17:04:06 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (59034,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(59035,1040370)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (59374,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(59375,1040370)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (59393,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(59394,1040370)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (59402,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(59403,1040370)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (59525,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(59526,1040370)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (59657,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(59658,1040370)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (59660,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(59661,1040370)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (59738,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(59739,1040370)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (59778,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(59779,1040370)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (59840,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(59841,1040370)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (59902,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(59903,1040370)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (60016,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(60017,1040370)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (60021,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(60022,1040370)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (60096,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(60097,1040370)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(208,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (60171,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(60172,1040370)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (60273,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(60274,1040370)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (60457,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(60458,1040370)
GPGPU-Sim uArch: cycles simulated: 1100870  inst.: 14875370 (ipc=19.0) sim_rate=25825 (inst/sec) elapsed = 0:0:09:36 / Tue Apr 16 17:04:07 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (60541,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(60542,1040370)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (60677,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(60678,1040370)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (60730,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(60731,1040370)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (60763,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(60764,1040370)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (60804,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(60805,1040370)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (60851,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(60852,1040370)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (60867,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(60868,1040370)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (60953,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(60954,1040370)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (60993,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(60994,1040370)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (61157,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(61158,1040370)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (61173,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(61174,1040370)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (61258,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(61259,1040370)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (61279,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(61280,1040370)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (61298,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(61299,1040370)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (61303,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(61304,1040370)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (61397,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(61398,1040370)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (61427,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(61428,1040370)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (61471,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(61472,1040370)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (61479,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(61480,1040370)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (61491,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(61492,1040370)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (61545,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(61546,1040370)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (61595,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(61596,1040370)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(246,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (61635,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(61636,1040370)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (61652,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(61653,1040370)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (61728,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(61729,1040370)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (61804,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(61805,1040370)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (61805,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(61806,1040370)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (61822,1040370), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(61823,1040370)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (61849,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(61850,1040370)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (61886,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(61887,1040370)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (61945,1040370), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(61946,1040370)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (62113,1040370), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (62164,1040370), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (62313,1040370), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (62318,1040370), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (62362,1040370), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (62368,1040370), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (62391,1040370), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (62488,1040370), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 1102870  inst.: 15010467 (ipc=20.6) sim_rate=26014 (inst/sec) elapsed = 0:0:09:37 / Tue Apr 16 17:04:08 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (62516,1040370), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (62549,1040370), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (62573,1040370), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (62594,1040370), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (62613,1040370), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (62741,1040370), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (62833,1040370), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (62879,1040370), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (62882,1040370), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (62884,1040370), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (62897,1040370), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (62903,1040370), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (63069,1040370), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (63091,1040370), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (63102,1040370), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (63221,1040370), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (63237,1040370), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (63257,1040370), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (63293,1040370), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (63297,1040370), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (63338,1040370), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (63385,1040370), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (63435,1040370), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (63482,1040370), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (63511,1040370), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (63564,1040370), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (63617,1040370), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (63625,1040370), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (63676,1040370), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (63714,1040370), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (63717,1040370), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (63760,1040370), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (63777,1040370), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (63780,1040370), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (63809,1040370), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (63847,1040370), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (63869,1040370), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (63872,1040370), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (63875,1040370), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (63899,1040370), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (63912,1040370), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (63927,1040370), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (63928,1040370), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (63942,1040370), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (63968,1040370), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (63988,1040370), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (63990,1040370), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (64004,1040370), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (64203,1040370), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (64252,1040370), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (64262,1040370), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (64320,1040370), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (64336,1040370), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (64415,1040370), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (64491,1040370), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (64518,1040370), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (64670,1040370), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (64678,1040370), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (64765,1040370), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (64899,1040370), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (64903,1040370), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (64913,1040370), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (65047,1040370), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (65146,1040370), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (65147,1040370), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (65199,1040370), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (65250,1040370), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (65264,1040370), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (65432,1040370), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (65457,1040370), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 1105870  inst.: 15028832 (ipc=19.9) sim_rate=26001 (inst/sec) elapsed = 0:0:09:38 / Tue Apr 16 17:04:09 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (65528,1040370), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (65632,1040370), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (65670,1040370), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (65892,1040370), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (65924,1040370), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (66374,1040370), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (66486,1040370), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (66500,1040370), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (66623,1040370), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (66668,1040370), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (66889,1040370), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (66945,1040370), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 66946
gpu_sim_insn = 1305125
gpu_ipc =      19.4952
gpu_tot_sim_cycle = 1107316
gpu_tot_sim_insn = 15029889
gpu_tot_ipc =      13.5733
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 19432
gpu_stall_icnt2sh    = 2598555
gpu_total_sim_rate=26003

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 884214
	L1I_total_cache_misses = 1000
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 81381, Miss = 71467, Miss_rate = 0.878, Pending_hits = 3830, Reservation_fails = 926632
	L1D_cache_core[1]: Access = 84431, Miss = 74357, Miss_rate = 0.881, Pending_hits = 3827, Reservation_fails = 951071
	L1D_cache_core[2]: Access = 82902, Miss = 72935, Miss_rate = 0.880, Pending_hits = 4015, Reservation_fails = 944146
	L1D_cache_core[3]: Access = 80840, Miss = 70997, Miss_rate = 0.878, Pending_hits = 3806, Reservation_fails = 913930
	L1D_cache_core[4]: Access = 81763, Miss = 71648, Miss_rate = 0.876, Pending_hits = 3796, Reservation_fails = 918350
	L1D_cache_core[5]: Access = 81330, Miss = 71266, Miss_rate = 0.876, Pending_hits = 3911, Reservation_fails = 920081
	L1D_cache_core[6]: Access = 83542, Miss = 73593, Miss_rate = 0.881, Pending_hits = 3941, Reservation_fails = 949449
	L1D_cache_core[7]: Access = 82331, Miss = 72419, Miss_rate = 0.880, Pending_hits = 3902, Reservation_fails = 939295
	L1D_cache_core[8]: Access = 83093, Miss = 72907, Miss_rate = 0.877, Pending_hits = 3917, Reservation_fails = 935858
	L1D_cache_core[9]: Access = 80228, Miss = 70229, Miss_rate = 0.875, Pending_hits = 3834, Reservation_fails = 904229
	L1D_cache_core[10]: Access = 82360, Miss = 72407, Miss_rate = 0.879, Pending_hits = 3851, Reservation_fails = 945847
	L1D_cache_core[11]: Access = 80101, Miss = 70365, Miss_rate = 0.878, Pending_hits = 3839, Reservation_fails = 916361
	L1D_cache_core[12]: Access = 81861, Miss = 71797, Miss_rate = 0.877, Pending_hits = 3745, Reservation_fails = 932514
	L1D_cache_core[13]: Access = 82176, Miss = 72012, Miss_rate = 0.876, Pending_hits = 3848, Reservation_fails = 927980
	L1D_cache_core[14]: Access = 84265, Miss = 73946, Miss_rate = 0.878, Pending_hits = 3987, Reservation_fails = 943640
	L1D_total_cache_accesses = 1232604
	L1D_total_cache_misses = 1082345
	L1D_total_cache_miss_rate = 0.8781
	L1D_total_cache_pending_hits = 58049
	L1D_total_cache_reservation_fails = 13969383
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 125498
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 89998
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 57921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 663763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9967820
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 125018
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 418582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4001563
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 883214
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1000
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2507, 2280, 2328, 2119, 2692, 2178, 2481, 2089, 2352, 2460, 2377, 2355, 2869, 2314, 2087, 2620, 2180, 2433, 2753, 2416, 2125, 2348, 2382, 2489, 2398, 1968, 2460, 2197, 2305, 2089, 2226, 2283, 1957, 2105, 2448, 2117, 2328, 2237, 2293, 2276, 1605, 1810, 1296, 1722, 1841, 1500, 1680, 1852, 
gpgpu_n_tot_thrd_icount = 51846560
gpgpu_n_tot_w_icount = 1620205
gpgpu_n_stall_shd_mem = 14817748
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 663763
gpgpu_n_mem_write_global = 420922
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1978331
gpgpu_n_store_insn = 692309
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1493125
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14814337
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25380739	W0_Idle:1890160	W0_Scoreboard:2577468	W1:405392	W2:189617	W3:121076	W4:85760	W5:66820	W6:55844	W7:49390	W8:45103	W9:41790	W10:36543	W11:34459	W12:32223	W13:28282	W14:23842	W15:21312	W16:18851	W17:16345	W18:13395	W19:13881	W20:11524	W21:12541	W22:12643	W23:11893	W24:12359	W25:12681	W26:11303	W27:9493	W28:5823	W29:3501	W30:1274	W31:205	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5310104 {8:663763,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16858224 {40:420641,72:88,136:193,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 90271768 {136:663763,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3367376 {8:420922,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 234 
maxdqlatency = 0 
maxmflatency = 591 
averagemflatency = 189 
max_icnt2mem_latency = 249 
max_icnt2sh_latency = 1104159 
mrq_lat_table:38777 	5069 	722 	2313 	5248 	428 	157 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1006121 	78542 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	455801 	386862 	231156 	10675 	266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	124917 	271470 	240919 	26442 	30 	0 	0 	2 	9 	39 	805 	5760 	10812 	29008 	70118 	135941 	165604 	2824 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2207 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        35        41        24        22        31        29        32        32        32        28        31        24        32        35        33        37 
dram[1]:        24        33        28        37        25        21        22        30        24        26        21        29        32        33        39        39 
dram[2]:        37        48        47        36        24        27        32        32        28        24        20        22        32        32        40        44 
dram[3]:        24        26        32        24        30        28        32        30        26        30        24        24        32        32        34        32 
dram[4]:        32        33        30        21        35        29        31        32        32        34        22        28        33        33        32        33 
dram[5]:        31        26        31        29        31        32        30        30        26        29        22        31        33        33        32        32 
maximum service time to same row:
dram[0]:     88363    103570    119409    109901    153259    101670     95527     86127     98429     96572     65175    103160    124076    129165    114978    124808 
dram[1]:    108116    102931    155948     95710    145744    144651    119048    105300    108660    143786     98017    144153    172721    145971    119594    127732 
dram[2]:     88476     79790    101947     90302    103212    102135    112068     94340     84014    108573     86887     85051    103284    127390    167347    197469 
dram[3]:     94938    107552    148934     99825     79379    118531    134251     92004     68938     84067     94991    105347    177384    142647    123200    117890 
dram[4]:     80618     90075    124752    145441    177759    129062    133118    143397     82518     80276    106740    107310    194549    130650    127410    130299 
dram[5]:     96181    103825    124585    148933    179535    190847    100222     81360     87669     98335     79456     83936    144765    161425    177922    128682 
average row accesses per activate:
dram[0]:  3.479769  3.139303  3.289618  3.159575  3.748299  3.564103  4.463768  4.117647  4.056604  4.038710  3.016949  3.130177  4.292929  4.850574  6.796610  7.584906 
dram[1]:  3.789474  4.073171  3.234973  3.947020  3.145161  3.117318  3.341969  3.527472  3.201923  3.244898  3.554839  3.872180  4.297029  4.510417  7.339286  7.961538 
dram[2]:  3.451977  3.252525  3.875000  3.792453  3.781690  3.745223  4.163265  4.426573  3.365000  3.269036  3.146199  3.272727  4.346154  4.758242  8.425532  8.543478 
dram[3]:  3.308571  3.410112  3.810457  3.685897  3.955555  3.625000  4.072848  3.922581  3.777143  3.513369  3.114943  3.190476  4.404040  4.101852  6.212121  5.897059 
dram[4]:  4.535433  4.217054  3.298342  3.198895  3.717105  3.863014  3.949045  4.547619  3.981707  3.968944  3.704225  4.417391  4.298077  4.505263  8.140000  8.813953 
dram[5]:  3.683544  3.441989  3.083770  3.337209  3.466667  3.726667  5.016529  4.170068  3.473404  3.432161  3.487805  3.107955  3.920354  4.190476  8.369565  7.490566 
average row locality = 52756/13682 = 3.855869
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       454       463       473       463       451       447       516       514       516       505       465       461       406       402       401       402 
dram[1]:       434       483       444       451       469       460       531       534       534       511       471       444       410       412       409       414 
dram[2]:       463       475       450       459       434       473       500       519       525       519       469       461       429       409       396       391 
dram[3]:       442       451       447       453       433       453       504       499       523       530       473       453       412       421       410       401 
dram[4]:       436       428       459       453       459       457       510       483       522       515       460       443       422       407       407       379 
dram[5]:       446       463       458       445       454       459       491       505       533       535       480       475       419       413       385       396 
total reads: 44024
bank skew: 535/379 = 1.41
chip skew: 7411/7240 = 1.02
number of total write accesses:
dram[0]:       148       168       129       131       100       109       100       116       129       121        69        68        19        20         0         0 
dram[1]:       142       185       148       145       116        98       114       108       132       125        80        71        24        21         2         0 
dram[2]:       148       169       139       144       103       115       112       114       148       125        69        79        23        24         0         2 
dram[3]:       137       156       136       122       101        98       111       109       138       127        69        83        24        22         0         0 
dram[4]:       140       116       138       126       106       107       110        90       131       124        66        65        25        21         0         0 
dram[5]:       136       160       131       129       118       100       116       108       120       148        92        72        24        27         0         1 
total reads: 8732
min_bank_accesses = 0!
chip skew: 1514/1365 = 1.11
average mf latency per bank:
dram[0]:       1780      1724      1990      2055      2171      2105      2036      1927      1735      1828      4123      4294      7791      7966     12208     12202
dram[1]:       1809      1609      1979      2010      2087      2170      1911      1956      1719      1777      3928      4427      7528      7662     11854     11865
dram[2]:       1795      1668      2000      1954      2219      2059      1990      1902      1699      1782      4065      4243      7314      7944     12256     12515
dram[3]:       1887      1723      2036      2087      2193      2106      1983      1961      1734      1737      4028      4157      7543      7697     11997     12312
dram[4]:       1990      1980      2136      2092      2356      2176      2258      2142      1955      1758     19929      4529      8254      8141     13188     13059
dram[5]:       1821      1757      2003      2100      2048      2133      1983      1981      1748      1670      3960      4184      7535      7898     12631     12371
maximum mf latency per bank:
dram[0]:        433       443       408       436       411       412       563       514       497       426       431       429       501       479       491       434
dram[1]:        403       425       432       416       398       413       415       446       411       415       403       419       411       421       400       422
dram[2]:        411       412       441       405       400       437       472       474       415       391       421       454       428       403       452       406
dram[3]:        437       430       392       412       402       453       400       436       398       409       388       402       384       463       434       395
dram[4]:        448       452       461       411       425       517       591       490       572       463       503       421       548       480       448       393
dram[5]:        381       428       394       417       426       409       454       462       433       398       472       414       525       493       545       401

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1461652 n_nop=1440296 n_act=2297 n_pre=2281 n_req=8766 n_rd=14678 n_write=2100 bw_util=0.02296
n_activity=154779 dram_eff=0.2168
bk0: 908a 1453652i bk1: 926a 1452703i bk2: 946a 1453309i bk3: 926a 1453325i bk4: 902a 1454538i bk5: 894a 1454072i bk6: 1032a 1453962i bk7: 1028a 1453529i bk8: 1032a 1453356i bk9: 1010a 1453681i bk10: 930a 1454079i bk11: 922a 1454118i bk12: 812a 1456609i bk13: 804a 1456790i bk14: 802a 1458204i bk15: 804a 1458463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0298929
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1461652 n_nop=1439849 n_act=2387 n_pre=2371 n_req=8922 n_rd=14822 n_write=2223 bw_util=0.02332
n_activity=158217 dram_eff=0.2155
bk0: 868a 1454716i bk1: 966a 1453590i bk2: 888a 1453399i bk3: 902a 1453877i bk4: 938a 1453610i bk5: 920a 1453638i bk6: 1062a 1452792i bk7: 1068a 1452988i bk8: 1068a 1452333i bk9: 1022a 1452472i bk10: 942a 1454094i bk11: 888a 1454902i bk12: 820a 1456625i bk13: 824a 1456618i bk14: 818a 1458168i bk15: 828a 1458471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0260568
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1461652 n_nop=1440102 n_act=2296 n_pre=2280 n_req=8886 n_rd=14744 n_write=2230 bw_util=0.02323
n_activity=154860 dram_eff=0.2192
bk0: 926a 1453518i bk1: 950a 1452610i bk2: 900a 1453986i bk3: 918a 1453793i bk4: 868a 1454995i bk5: 946a 1453859i bk6: 1000a 1453689i bk7: 1038a 1453350i bk8: 1050a 1451962i bk9: 1038a 1452531i bk10: 938a 1454233i bk11: 922a 1454070i bk12: 858a 1456406i bk13: 818a 1456808i bk14: 792a 1458446i bk15: 782a 1458713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0294407
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1461652 n_nop=1440356 n_act=2300 n_pre=2284 n_req=8738 n_rd=14610 n_write=2102 bw_util=0.02287
n_activity=154685 dram_eff=0.2161
bk0: 884a 1453840i bk1: 902a 1453542i bk2: 894a 1454087i bk3: 906a 1454084i bk4: 866a 1455105i bk5: 906a 1454523i bk6: 1008a 1453872i bk7: 998a 1453843i bk8: 1046a 1452892i bk9: 1060a 1452716i bk10: 946a 1454121i bk11: 906a 1454122i bk12: 824a 1456542i bk13: 842a 1456305i bk14: 820a 1457944i bk15: 802a 1458211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0245038
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1461652 n_nop=1441032 n_act=2073 n_pre=2057 n_req=8605 n_rd=14480 n_write=2010 bw_util=0.02256
n_activity=146169 dram_eff=0.2256
bk0: 872a 1454739i bk1: 856a 1455211i bk2: 918a 1453486i bk3: 906a 1453595i bk4: 918a 1454565i bk5: 914a 1454130i bk6: 1020a 1453377i bk7: 966a 1454228i bk8: 1044a 1452964i bk9: 1030a 1453326i bk10: 920a 1454708i bk11: 886a 1455331i bk12: 844a 1456225i bk13: 814a 1456536i bk14: 814a 1458178i bk15: 758a 1458850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0298224
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1461652 n_nop=1440119 n_act=2329 n_pre=2313 n_req=8839 n_rd=14714 n_write=2177 bw_util=0.02311
n_activity=156601 dram_eff=0.2157
bk0: 892a 1454370i bk1: 926a 1453328i bk2: 916a 1453148i bk3: 890a 1453692i bk4: 908a 1453902i bk5: 918a 1454418i bk6: 982a 1454333i bk7: 1010a 1453962i bk8: 1066a 1452757i bk9: 1070a 1452038i bk10: 960a 1453991i bk11: 950a 1453815i bk12: 838a 1456203i bk13: 826a 1456341i bk14: 770a 1458425i bk15: 792a 1458518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0247863

========= L2 cache stats =========
L2_cache_bank[0]: Access = 86727, Miss = 3682, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 227
L2_cache_bank[1]: Access = 87273, Miss = 3657, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 86456, Miss = 3702, Miss_rate = 0.043, Pending_hits = 10, Reservation_fails = 115
L2_cache_bank[3]: Access = 87514, Miss = 3709, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 86318, Miss = 3666, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 87539, Miss = 3706, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[6]: Access = 86794, Miss = 3644, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 87107, Miss = 3661, Miss_rate = 0.042, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 126375, Miss = 3675, Miss_rate = 0.029, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[9]: Access = 88037, Miss = 3565, Miss_rate = 0.040, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 86857, Miss = 3666, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 1
L2_cache_bank[11]: Access = 87763, Miss = 3691, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 1084760
L2_total_cache_misses = 44024
L2_total_cache_miss_rate = 0.0406
L2_total_cache_pending_hits = 72
L2_total_cache_reservation_fails = 344
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 624303
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 416300
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4575
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.220
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=3740082
icnt_total_pkts_simt_to_mem=1506349
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.9956
	minimum = 6
	maximum = 142
Network latency average = 15.5288
	minimum = 6
	maximum = 100
Slowest packet = 2078456
Flit latency average = 14.7958
	minimum = 6
	maximum = 96
Slowest flit = 5214764
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0516248
	minimum = 0.0442745 (at node 13)
	maximum = 0.0632301 (at node 23)
Accepted packet rate average = 0.0516248
	minimum = 0.0442745 (at node 13)
	maximum = 0.0632301 (at node 23)
Injected flit rate average = 0.148572
	minimum = 0.047964 (at node 13)
	maximum = 0.279449 (at node 22)
Accepted flit rate average= 0.148572
	minimum = 0.0591522 (at node 25)
	maximum = 0.232844 (at node 4)
Injected packet length average = 2.87793
Accepted packet length average = 2.87793
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2352 (7 samples)
	minimum = 6 (7 samples)
	maximum = 107.571 (7 samples)
Network latency average = 12.7647 (7 samples)
	minimum = 6 (7 samples)
	maximum = 95.8571 (7 samples)
Flit latency average = 11.6104 (7 samples)
	minimum = 6 (7 samples)
	maximum = 93 (7 samples)
Fragmentation average = 0.00050611 (7 samples)
	minimum = 0 (7 samples)
	maximum = 44 (7 samples)
Injected packet rate average = 0.0415147 (7 samples)
	minimum = 0.0328831 (7 samples)
	maximum = 0.0751314 (7 samples)
Accepted packet rate average = 0.0415147 (7 samples)
	minimum = 0.0328831 (7 samples)
	maximum = 0.0751314 (7 samples)
Injected flit rate average = 0.102641 (7 samples)
	minimum = 0.0440323 (7 samples)
	maximum = 0.199234 (7 samples)
Accepted flit rate average = 0.102641 (7 samples)
	minimum = 0.0553975 (7 samples)
	maximum = 0.166746 (7 samples)
Injected packet size average = 2.4724 (7 samples)
Accepted packet size average = 2.4724 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 38 sec (578 sec)
gpgpu_simulation_rate = 26003 (inst/sec)
gpgpu_simulation_rate = 1915 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1107316)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1107316)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1107316)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1107316)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1107316)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1107316)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1107316)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1107316)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1107316)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1107316)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1107316)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1107316)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1107316)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1107316)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1107316)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1107316)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1107316)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1107316)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1107316)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1107316)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1107316)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1107316)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1107316)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1107316)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1107316)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1107316)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1107316)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1107316)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1107316)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1107316)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1107316)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1107316)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1107316)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1107316)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1107316)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1107316)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1107316)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1107316)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1107316)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1107316)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1107316)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1107316)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1107316)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1107316)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1107316)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,1107316)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,1107316)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,1107316)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,1107316)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,1107316)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,1107316)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,1107316)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,1107316)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,1107316)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,1107316)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,1107316)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,1107316)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,1107316)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,1107316)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,1107316)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,1107316)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,1107316)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,1107316)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,1107316)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,1107316)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,1107316)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,1107316)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,1107316)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,1107316)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,1107316)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,1107316)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,1107316)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,1107316)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,1107316)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,1107316)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,1107316)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,1107316)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,1107316)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,1107316)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,1107316)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,1107316)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,1107316)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,1107316)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,1107316)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,1107316)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,1107316)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,1107316)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,1107316)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,1107316)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,1107316)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(59,0,0) tid=(42,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(36,0,0) tid=(170,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(67,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (390,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(391,1107316)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (404,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(405,1107316)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (408,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(409,1107316)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (412,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(413,1107316)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (417,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(418,1107316)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (429,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(430,1107316)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(7,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (478,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(479,1107316)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (484,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(485,1107316)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (487,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (487,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(488,1107316)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(488,1107316)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (490,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(491,1107316)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (492,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(493,1107316)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (493,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(494,1107316)
GPGPU-Sim uArch: cycles simulated: 1107816  inst.: 15331265 (ipc=602.8) sim_rate=26478 (inst/sec) elapsed = 0:0:09:39 / Tue Apr 16 17:04:10 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (502,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(503,1107316)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (503,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(504,1107316)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (519,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(520,1107316)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (527,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(528,1107316)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (531,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(532,1107316)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (534,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (534,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(535,1107316)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(535,1107316)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (540,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (540,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(541,1107316)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(541,1107316)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (548,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (548,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(549,1107316)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(549,1107316)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (549,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(550,1107316)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (553,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (553,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(554,1107316)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(554,1107316)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (558,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (558,1107316), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (558,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(559,1107316)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(559,1107316)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(560,1107316)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (561,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (561,1107316), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(562,1107316)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(563,1107316)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (566,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(567,1107316)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (571,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(572,1107316)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (573,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(574,1107316)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (576,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(577,1107316)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (577,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (577,1107316), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(578,1107316)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (578,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(579,1107316)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(579,1107316)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (580,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(581,1107316)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (591,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(592,1107316)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (599,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(600,1107316)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(121,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (638,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(639,1107316)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (681,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(682,1107316)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (682,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(683,1107316)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (685,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(686,1107316)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (693,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(694,1107316)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (710,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(711,1107316)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (795,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(796,1107316)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (797,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(798,1107316)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (800,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(801,1107316)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (801,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(802,1107316)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (805,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(806,1107316)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (807,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(808,1107316)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (809,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(810,1107316)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (819,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(820,1107316)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (823,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(824,1107316)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (830,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(831,1107316)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (835,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(836,1107316)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (852,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(853,1107316)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(138,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (858,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(859,1107316)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (867,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(868,1107316)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (877,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(878,1107316)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (889,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (889,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(890,1107316)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(890,1107316)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (891,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(892,1107316)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (910,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(911,1107316)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (919,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(920,1107316)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (920,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(921,1107316)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (940,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(941,1107316)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (941,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(942,1107316)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (948,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(949,1107316)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (981,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (981,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(982,1107316)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(982,1107316)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (990,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(991,1107316)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (997,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(998,1107316)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1022,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1023,1107316)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1040,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1041,1107316)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1051,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1052,1107316)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1054,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1055,1107316)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1056,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1057,1107316)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1060,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1061,1107316)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1064,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1065,1107316)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1065,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1066,1107316)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1089,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1090,1107316)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1093,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1094,1107316)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1095,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1096,1107316)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(144,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1135,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1136,1107316)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1147,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1148,1107316)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1167,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1168,1107316)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1170,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1171,1107316)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1172,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1173,1107316)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1181,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1182,1107316)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1187,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1188,1107316)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1196,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1196,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1197,1107316)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1197,1107316)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1197,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1198,1107316)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1205,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1206,1107316)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1221,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1222,1107316)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1254,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1254,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1255,1107316)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1255,1107316)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1258,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1259,1107316)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1265,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1266,1107316)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1275,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1276,1107316)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1294,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1295,1107316)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1296,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1297,1107316)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1299,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1300,1107316)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1300,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1301,1107316)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1304,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1305,1107316)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1317,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1318,1107316)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1320,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1321,1107316)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1334,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1335,1107316)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1341,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1341,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1342,1107316)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1342,1107316)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(198,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1350,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1351,1107316)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1365,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1366,1107316)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1396,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1397,1107316)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1397,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1398,1107316)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1403,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1404,1107316)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1408,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1409,1107316)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1418,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1419,1107316)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1424,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1425,1107316)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1428,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1429,1107316)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1443,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1444,1107316)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1444,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1445,1107316)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1472,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1473,1107316)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1480,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1481,1107316)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1494,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1495,1107316)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1495,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1496,1107316)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1496,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1497,1107316)
GPGPU-Sim uArch: cycles simulated: 1108816  inst.: 15753475 (ipc=482.4) sim_rate=27161 (inst/sec) elapsed = 0:0:09:40 / Tue Apr 16 17:04:11 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1513,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1514,1107316)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1526,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1527,1107316)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1541,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1542,1107316)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1543,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1544,1107316)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1549,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1550,1107316)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1551,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1552,1107316)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1552,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1553,1107316)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1553,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1554,1107316)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1555,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1556,1107316)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1559,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1560,1107316)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1571,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1572,1107316)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1572,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1572,1107316), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1573,1107316)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1574,1107316)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(217,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1583,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1584,1107316)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1591,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1592,1107316)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1603,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1604,1107316)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1623,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1624,1107316)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1628,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1629,1107316)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1629,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1630,1107316)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1635,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1636,1107316)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1655,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1656,1107316)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1665,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1666,1107316)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1694,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1695,1107316)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1696,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1697,1107316)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1706,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1707,1107316)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1716,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1717,1107316)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1726,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1727,1107316)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1727,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1728,1107316)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1739,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1740,1107316)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1746,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1747,1107316)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1756,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1757,1107316)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1771,1107316), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1772,1107316)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1773,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1774,1107316)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(249,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1780,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1781,1107316)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1783,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1784,1107316)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1797,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1797,1107316), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1798,1107316)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1799,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1809,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1811,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1812,1107316), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1813,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1818,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1822,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1823,1107316), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1829,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1848,1107316), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1852,1107316), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1853,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1856,1107316), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1860,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1868,1107316), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1868,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1869,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1874,1107316), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1875,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1879,1107316), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1882,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1894,1107316), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1910,1107316), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1912,1107316), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1920,1107316), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1922,1107316), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1927,1107316), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1944,1107316), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1947,1107316), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1950,1107316), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1952,1107316), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1957,1107316), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1960,1107316), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1973,1107316), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1974,1107316), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1974,1107316), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1983,1107316), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1985,1107316), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1996,1107316), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 1109316  inst.: 15943535 (ipc=456.8) sim_rate=27441 (inst/sec) elapsed = 0:0:09:41 / Tue Apr 16 17:04:12 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2000,1107316), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2001,1107316), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2006,1107316), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2008,1107316), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2010,1107316), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2033,1107316), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2045,1107316), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2050,1107316), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2058,1107316), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2081,1107316), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2086,1107316), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2090,1107316), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2103,1107316), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2123,1107316), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2127,1107316), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2133,1107316), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2178,1107316), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2188,1107316), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2243,1107316), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2277,1107316), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2279,1107316), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2298,1107316), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2310,1107316), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2325,1107316), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2328,1107316), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2343,1107316), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2364,1107316), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2416,1107316), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2432,1107316), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2474,1107316), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2479,1107316), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2509,1107316), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2571,1107316), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2574,1107316), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2643,1107316), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2649,1107316), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2716,1107316), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2727,1107316), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2777,1107316), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2814,1107316), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2880,1107316), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2937,1107316), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2959,1107316), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2987,1107316), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3118,1107316), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3142,1107316), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3231,1107316), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3304,1107316), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3479,1107316), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3559,1107316), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 12.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3560
gpu_sim_insn = 922585
gpu_ipc =     259.1531
gpu_tot_sim_cycle = 1110876
gpu_tot_sim_insn = 15952474
gpu_tot_ipc =      14.3603
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 19432
gpu_stall_icnt2sh    = 2598763
gpu_total_sim_rate=27456

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 905432
	L1I_total_cache_misses = 1000
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 81575, Miss = 71562, Miss_rate = 0.877, Pending_hits = 3902, Reservation_fails = 927693
	L1D_cache_core[1]: Access = 84615, Miss = 74421, Miss_rate = 0.880, Pending_hits = 3920, Reservation_fails = 951441
	L1D_cache_core[2]: Access = 83118, Miss = 73004, Miss_rate = 0.878, Pending_hits = 4146, Reservation_fails = 944516
	L1D_cache_core[3]: Access = 81052, Miss = 71079, Miss_rate = 0.877, Pending_hits = 3902, Reservation_fails = 914220
	L1D_cache_core[4]: Access = 81985, Miss = 71744, Miss_rate = 0.875, Pending_hits = 3868, Reservation_fails = 918641
	L1D_cache_core[5]: Access = 81494, Miss = 71320, Miss_rate = 0.875, Pending_hits = 4012, Reservation_fails = 920525
	L1D_cache_core[6]: Access = 83726, Miss = 73669, Miss_rate = 0.880, Pending_hits = 4023, Reservation_fails = 949751
	L1D_cache_core[7]: Access = 82539, Miss = 72499, Miss_rate = 0.878, Pending_hits = 3992, Reservation_fails = 940192
	L1D_cache_core[8]: Access = 83335, Miss = 72981, Miss_rate = 0.876, Pending_hits = 4067, Reservation_fails = 935944
	L1D_cache_core[9]: Access = 80428, Miss = 70295, Miss_rate = 0.874, Pending_hits = 3948, Reservation_fails = 904270
	L1D_cache_core[10]: Access = 82590, Miss = 72479, Miss_rate = 0.878, Pending_hits = 3988, Reservation_fails = 946029
	L1D_cache_core[11]: Access = 80303, Miss = 70442, Miss_rate = 0.877, Pending_hits = 3936, Reservation_fails = 916528
	L1D_cache_core[12]: Access = 82053, Miss = 71869, Miss_rate = 0.876, Pending_hits = 3835, Reservation_fails = 932835
	L1D_cache_core[13]: Access = 82344, Miss = 72076, Miss_rate = 0.875, Pending_hits = 3933, Reservation_fails = 928748
	L1D_cache_core[14]: Access = 84473, Miss = 74021, Miss_rate = 0.876, Pending_hits = 4094, Reservation_fails = 943862
	L1D_total_cache_accesses = 1235630
	L1D_total_cache_misses = 1083461
	L1D_total_cache_miss_rate = 0.8768
	L1D_total_cache_pending_hits = 59566
	L1D_total_cache_reservation_fails = 13975195
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 129804
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 90330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 664800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9972931
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 129324
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 418661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4002264
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 904432
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1000
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2537, 2310, 2358, 2149, 2722, 2208, 2552, 2119, 2427, 2535, 2452, 2430, 2944, 2389, 2162, 2695, 2210, 2463, 2783, 2446, 2240, 2378, 2412, 2519, 2413, 1983, 2582, 2212, 2320, 2104, 2241, 2298, 1972, 2194, 2463, 2132, 2373, 2252, 2308, 2291, 1620, 1825, 1311, 1822, 1856, 1515, 1695, 1930, 
gpgpu_n_tot_thrd_icount = 52984096
gpgpu_n_tot_w_icount = 1655753
gpgpu_n_stall_shd_mem = 14823622
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 664800
gpgpu_n_mem_write_global = 421062
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2044719
gpgpu_n_store_insn = 692467
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1624434
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14820211
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25388358	W0_Idle:1899819	W0_Scoreboard:2611488	W1:409771	W2:190025	W3:121117	W4:85760	W5:66820	W6:55844	W7:49390	W8:45103	W9:41790	W10:36543	W11:34459	W12:32223	W13:28282	W14:23842	W15:21312	W16:18851	W17:16345	W18:13395	W19:13881	W20:11524	W21:12541	W22:12643	W23:11893	W24:12359	W25:12681	W26:11303	W27:9493	W28:5823	W29:3501	W30:1274	W31:205	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5318400 {8:664800,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16863824 {40:420781,72:88,136:193,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 90412800 {136:664800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3368496 {8:421062,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 234 
maxdqlatency = 0 
maxmflatency = 591 
averagemflatency = 189 
max_icnt2mem_latency = 249 
max_icnt2sh_latency = 1109033 
mrq_lat_table:38840 	5071 	727 	2315 	5275 	441 	157 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1007198 	78642 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	456977 	386863 	231156 	10675 	266 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	125645 	271778 	240920 	26442 	30 	0 	0 	2 	9 	39 	805 	5760 	10812 	29008 	70118 	135941 	165604 	2964 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2215 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        35        41        24        22        31        29        32        32        32        28        31        24        32        35        33        37 
dram[1]:        24        33        28        37        25        21        22        30        24        26        21        29        32        33        39        39 
dram[2]:        37        48        47        36        24        27        32        32        28        24        20        22        32        32        40        44 
dram[3]:        24        26        32        24        30        28        32        30        26        30        24        24        32        32        34        32 
dram[4]:        32        33        30        21        35        29        31        32        32        34        22        28        33        33        32        33 
dram[5]:        31        26        31        29        31        32        30        30        26        29        22        31        33        33        32        32 
maximum service time to same row:
dram[0]:     88363    103570    119409    109901    153259    101670     95527     86127     98429     96572     65175    103160    124076    129165    114978    124808 
dram[1]:    108116    102931    155948     95710    145744    144651    119048    105300    108660    143786     98017    144153    172721    145971    119594    127732 
dram[2]:     88476     79790    101947     90302    103212    102135    112068     94340     84014    108573     86887     85051    103284    127390    167347    197469 
dram[3]:     94938    107552    148934     99825     79379    118531    134251     92004     68938     84067     94991    105347    177384    142647    123200    117890 
dram[4]:     80618     90075    124752    145441    177759    129062    133118    143397     82518     80276    106740    107310    194549    130650    127410    130299 
dram[5]:     96181    103825    124585    148933    179535    190847    100222     81360     87669     98335     79456     83936    144765    161425    177922    128682 
average row accesses per activate:
dram[0]:  3.479769  3.139303  3.264865  3.153439  3.748299  3.531646  4.463768  4.117647  4.056604  4.038710  3.033708  3.152941  4.292929  4.850574  6.796610  7.584906 
dram[1]:  3.789474  4.073171  3.240437  3.927632  3.145161  3.117318  3.341969  3.513661  3.201923  3.244898  3.541401  3.881481  4.297029  4.510417  7.228070  7.961538 
dram[2]:  3.451977  3.252525  3.875000  3.775000  3.781690  3.745223  4.141892  4.426573  3.358209  3.269036  3.132948  3.303030  4.346154  4.758242  8.425532  8.543478 
dram[3]:  3.308571  3.410112  3.792208  3.651899  3.955555  3.625000  4.052631  3.922581  3.761364  3.500000  3.113636  3.200000  4.404040  4.101852  6.212121  5.897059 
dram[4]:  4.535433  4.217054  3.291209  3.186813  3.717105  3.863014  3.949045  4.547619  3.981707  3.950617  3.701389  4.469565  4.298077  4.505263  8.000000  8.813953 
dram[5]:  3.683544  3.441989  3.072917  3.329480  3.466667  3.726667  5.000000  4.170068  3.473404  3.420000  3.536585  3.135593  3.920354  4.160378  8.369565  7.490566 
average row locality = 52868/13723 = 3.852510
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       454       463       475       463       451       449       516       514       516       505       471       468       406       402       401       402 
dram[1]:       434       483       444       451       469       460       531       535       534       511       476       453       410       412       410       414 
dram[2]:       463       475       450       459       434       473       501       519       527       519       473       466       429       409       396       391 
dram[3]:       442       451       447       454       433       453       505       499       524       531       479       461       412       421       410       401 
dram[4]:       436       428       459       454       459       457       510       483       522       516       467       449       422       407       408       379 
dram[5]:       446       463       458       445       454       459       494       505       533       536       488       483       419       414       385       396 
total reads: 44124
bank skew: 536/379 = 1.41
chip skew: 7427/7256 = 1.02
number of total write accesses:
dram[0]:       148       168       129       133       100       109       100       116       129       121        69        68        19        20         0         0 
dram[1]:       142       185       149       146       116        98       114       108       132       125        80        71        24        21         2         0 
dram[2]:       148       169       139       145       103       115       112       114       148       125        69        79        23        24         0         2 
dram[3]:       137       156       137       123       101        98       111       109       138       127        69        83        24        22         0         0 
dram[4]:       140       116       140       126       106       107       110        90       131       124        66        65        25        21         0         0 
dram[5]:       136       160       132       131       118       100       116       108       120       148        92        72        24        27         0         1 
total reads: 8744
min_bank_accesses = 0!
chip skew: 1515/1367 = 1.11
average mf latency per bank:
dram[0]:       1782      1725      1985      2048      2171      2099      2036      1927      1736      1828      4088      4249      7803      7980     12215     12206
dram[1]:       1810      1609      1976      2008      2087      2170      1912      1954      1720      1778      3902      4363      7540      7672     11834     11869
dram[2]:       1795      1668      2000      1950      2219      2059      1988      1902      1695      1783      4044      4214      7326      7955     12262     12521
dram[3]:       1889      1723      2034      2081      2193      2106      1981      1961      1732      1735      3992      4106      7556      7708     12007     12321
dram[4]:       1990      1980      2129      2088      2356      2176      2258      2142      1956      1756     19678      4486      8270      8159     13165     13067
dram[5]:       1821      1757      2001      2093      2049      2133      1975      1981      1749      1668      3915      4133      7548      7893     12640     12375
maximum mf latency per bank:
dram[0]:        433       443       408       436       411       412       563       514       497       426       431       429       501       479       491       434
dram[1]:        403       425       432       416       398       413       415       446       411       415       403       419       411       421       400       422
dram[2]:        411       412       441       405       400       437       472       474       415       391       421       454       428       403       452       406
dram[3]:        437       430       392       412       402       453       400       436       398       409       388       402       384       463       434       395
dram[4]:        448       452       461       411       425       517       591       490       572       463       503       421       548       480       448       393
dram[5]:        381       428       394       417       426       409       454       462       433       398       472       414       525       493       545       401

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1466350 n_nop=1444942 n_act=2304 n_pre=2288 n_req=8785 n_rd=14712 n_write=2104 bw_util=0.02294
n_activity=155186 dram_eff=0.2167
bk0: 908a 1458354i bk1: 926a 1457406i bk2: 950a 1457954i bk3: 926a 1457941i bk4: 902a 1459234i bk5: 898a 1458710i bk6: 1032a 1458654i bk7: 1028a 1458224i bk8: 1032a 1458052i bk9: 1010a 1458379i bk10: 942a 1458721i bk11: 936a 1458723i bk12: 812a 1461306i bk13: 804a 1461488i bk14: 802a 1462902i bk15: 804a 1463164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0299622
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1466350 n_nop=1444497 n_act=2394 n_pre=2378 n_req=8940 n_rd=14854 n_write=2227 bw_util=0.0233
n_activity=158546 dram_eff=0.2155
bk0: 868a 1459413i bk1: 966a 1458288i bk2: 888a 1458094i bk3: 902a 1458546i bk4: 938a 1458307i bk5: 920a 1458336i bk6: 1062a 1457491i bk7: 1070a 1457658i bk8: 1068a 1457030i bk9: 1022a 1457171i bk10: 952a 1458702i bk11: 906a 1459461i bk12: 820a 1461318i bk13: 824a 1461315i bk14: 820a 1462837i bk15: 828a 1463168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.026375
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1466350 n_nop=1444764 n_act=2301 n_pre=2285 n_req=8899 n_rd=14768 n_write=2232 bw_util=0.02319
n_activity=155072 dram_eff=0.2193
bk0: 926a 1458217i bk1: 950a 1457309i bk2: 900a 1458686i bk3: 918a 1458454i bk4: 868a 1459692i bk5: 946a 1458557i bk6: 1002a 1458359i bk7: 1038a 1458048i bk8: 1054a 1456625i bk9: 1038a 1457227i bk10: 946a 1458858i bk11: 932a 1458740i bk12: 858a 1461103i bk13: 818a 1461505i bk14: 792a 1463144i bk15: 782a 1463412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0293859
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1466350 n_nop=1444994 n_act=2310 n_pre=2294 n_req=8758 n_rd=14646 n_write=2106 bw_util=0.02285
n_activity=155091 dram_eff=0.216
bk0: 884a 1458540i bk1: 902a 1458242i bk2: 894a 1458746i bk3: 908a 1458658i bk4: 866a 1459802i bk5: 906a 1459222i bk6: 1010a 1458544i bk7: 998a 1458540i bk8: 1048a 1457562i bk9: 1062a 1457384i bk10: 958a 1458731i bk11: 922a 1458695i bk12: 824a 1461234i bk13: 842a 1461001i bk14: 820a 1462642i bk15: 802a 1462911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0247103
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1466350 n_nop=1445682 n_act=2079 n_pre=2063 n_req=8623 n_rd=14512 n_write=2014 bw_util=0.02254
n_activity=146468 dram_eff=0.2257
bk0: 872a 1459439i bk1: 856a 1459911i bk2: 918a 1458112i bk3: 908a 1458262i bk4: 918a 1459259i bk5: 914a 1458825i bk6: 1020a 1458073i bk7: 966a 1458924i bk8: 1044a 1457660i bk9: 1032a 1457998i bk10: 934a 1459318i bk11: 898a 1459962i bk12: 844a 1460923i bk13: 814a 1461237i bk14: 816a 1462850i bk15: 758a 1463548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0298544
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1466350 n_nop=1444757 n_act=2335 n_pre=2319 n_req=8863 n_rd=14756 n_write=2183 bw_util=0.0231
n_activity=156966 dram_eff=0.2158
bk0: 892a 1459070i bk1: 926a 1458030i bk2: 916a 1457787i bk3: 890a 1458296i bk4: 908a 1458597i bk5: 918a 1459115i bk6: 988a 1458991i bk7: 1010a 1458657i bk8: 1066a 1457454i bk9: 1072a 1456707i bk10: 976a 1458644i bk11: 966a 1458411i bk12: 838a 1460901i bk13: 828a 1461010i bk14: 770a 1463122i bk15: 792a 1463218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0248897

========= L2 cache stats =========
L2_cache_bank[0]: Access = 86828, Miss = 3690, Miss_rate = 0.042, Pending_hits = 9, Reservation_fails = 227
L2_cache_bank[1]: Access = 87371, Miss = 3666, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 86554, Miss = 3708, Miss_rate = 0.043, Pending_hits = 10, Reservation_fails = 115
L2_cache_bank[3]: Access = 87596, Miss = 3719, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 86410, Miss = 3673, Miss_rate = 0.043, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 87627, Miss = 3711, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[6]: Access = 86902, Miss = 3652, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 87201, Miss = 3671, Miss_rate = 0.042, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 126483, Miss = 3683, Miss_rate = 0.029, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[9]: Access = 88148, Miss = 3573, Miss_rate = 0.041, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 86972, Miss = 3677, Miss_rate = 0.042, Pending_hits = 7, Reservation_fails = 1
L2_cache_bank[11]: Access = 87845, Miss = 3701, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 1085937
L2_total_cache_misses = 44124
L2_total_cache_miss_rate = 0.0406
L2_total_cache_pending_hits = 72
L2_total_cache_reservation_fails = 344
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 625240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39544
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 416440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4575
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.220
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=3745407
icnt_total_pkts_simt_to_mem=1507666
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.31054
	minimum = 6
	maximum = 32
Network latency average = 8.97918
	minimum = 6
	maximum = 29
Slowest packet = 2169744
Flit latency average = 7.67856
	minimum = 6
	maximum = 25
Slowest flit = 5248789
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0244902
	minimum = 0.0160112 (at node 5)
	maximum = 0.0323034 (at node 25)
Accepted packet rate average = 0.0244902
	minimum = 0.0160112 (at node 5)
	maximum = 0.0323034 (at node 25)
Injected flit rate average = 0.0691011
	minimum = 0.0176966 (at node 5)
	maximum = 0.14691 (at node 25)
Accepted flit rate average= 0.0691011
	minimum = 0.0244382 (at node 18)
	maximum = 0.127528 (at node 0)
Injected packet length average = 2.82158
Accepted packet length average = 2.82158
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4946 (8 samples)
	minimum = 6 (8 samples)
	maximum = 98.125 (8 samples)
Network latency average = 12.2915 (8 samples)
	minimum = 6 (8 samples)
	maximum = 87.5 (8 samples)
Flit latency average = 11.119 (8 samples)
	minimum = 6 (8 samples)
	maximum = 84.5 (8 samples)
Fragmentation average = 0.000442846 (8 samples)
	minimum = 0 (8 samples)
	maximum = 38.5 (8 samples)
Injected packet rate average = 0.0393867 (8 samples)
	minimum = 0.0307742 (8 samples)
	maximum = 0.0697779 (8 samples)
Accepted packet rate average = 0.0393867 (8 samples)
	minimum = 0.0307742 (8 samples)
	maximum = 0.0697779 (8 samples)
Injected flit rate average = 0.0984485 (8 samples)
	minimum = 0.0407403 (8 samples)
	maximum = 0.192693 (8 samples)
Accepted flit rate average = 0.0984485 (8 samples)
	minimum = 0.0515276 (8 samples)
	maximum = 0.161844 (8 samples)
Injected packet size average = 2.49954 (8 samples)
Accepted packet size average = 2.49954 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 41 sec (581 sec)
gpgpu_simulation_rate = 27456 (inst/sec)
gpgpu_simulation_rate = 1912 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 579827.000000 (ms)
Result stored in result.txt
