

================================================================
== Vivado HLS Report for 'compute_blocks'
================================================================
* Date:           Fri May 18 16:31:10 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        hog_svm_fpga
* Solution:       hog_svm_fpga
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.56|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3382|  3382|  3382|  3382|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  3381|  3381|        69|          -|          -|    49|    no    |
        | + Loop 1.1  |    32|    32|        18|          5|          1|     4|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 55
* Pipeline : 1
  Pipeline-0 : II = 5, D = 18, States = { 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_flatten8)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	55  / (exitcond_flatten)
	38  / (!exitcond_flatten)
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	37  / true
55 --> 
	2  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:159]
ST_1 : Operation 57 [1/1] (1.76ns)   --->   "br label %.loopexit" [hog_svm_fpga/xillybus_wrapper.cpp:163]

 <State 2> : 5.88ns
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i6 [ 0, %0 ], [ %indvar_flatten_next7, %.loopexit.loopexit ]"
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%hog_index = phi i32 [ 0, %0 ], [ %hog_index_mid2, %.loopexit.loopexit ]" [hog_svm_fpga/xillybus_wrapper.cpp:165]
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_cast_mid2_v, %.loopexit.loopexit ]" [hog_svm_fpga/xillybus_wrapper.cpp:163]
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%hog_index_1 = phi i32 [ 0, %0 ], [ %tmp_77, %.loopexit.loopexit ]" [hog_svm_fpga/xillybus_wrapper.cpp:183]
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %0 ], [ %j_2, %.loopexit.loopexit ]"
ST_2 : Operation 63 [1/1] (1.42ns)   --->   "%exitcond_flatten8 = icmp eq i6 %indvar_flatten6, -15"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)"
ST_2 : Operation 65 [1/1] (1.82ns)   --->   "%indvar_flatten_next7 = add i6 %indvar_flatten6, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %2, label %.loopexit81.loopexit"
ST_2 : Operation 67 [1/1] (2.55ns)   --->   "%hog_index_3_dup = add i32 252, %hog_index" [hog_svm_fpga/xillybus_wrapper.cpp:183]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %j, -1" [hog_svm_fpga/xillybus_wrapper.cpp:165]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.69ns)   --->   "%hog_index_1_mid2 = select i1 %exitcond, i32 %hog_index_3_dup, i32 %hog_index_1" [hog_svm_fpga/xillybus_wrapper.cpp:165]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.98ns)   --->   "%j_mid2 = select i1 %exitcond, i3 0, i3 %j" [hog_svm_fpga/xillybus_wrapper.cpp:165]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.65ns)   --->   "%i_s = add i3 1, %i" [hog_svm_fpga/xillybus_wrapper.cpp:172]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.98ns)   --->   "%i_cast_mid2_v = select i1 %exitcond, i3 %i_s, i3 %i" [hog_svm_fpga/xillybus_wrapper.cpp:163]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.65ns)   --->   "%i_2_mid1 = add i3 2, %i" [hog_svm_fpga/xillybus_wrapper.cpp:172]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.98ns)   --->   "%p_v1 = select i1 %exitcond, i3 %i_2_mid1, i3 %i_s" [hog_svm_fpga/xillybus_wrapper.cpp:172]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.69ns)   --->   "%hog_index_mid2 = select i1 %exitcond, i32 %hog_index_3_dup, i32 %hog_index" [hog_svm_fpga/xillybus_wrapper.cpp:165]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_34 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %p_v1, i3 %j_mid2)" [hog_svm_fpga/xillybus_wrapper.cpp:172]
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_42 = zext i6 %tmp_34 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:172]
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%cells_mag_sq_V_addr_1 = getelementptr [64 x i64]* %cells_mag_sq_V, i64 0, i64 %tmp_42" [hog_svm_fpga/xillybus_wrapper.cpp:172]
ST_2 : Operation 79 [2/2] (3.25ns)   --->   "%p_Val2_10 = load i64* %cells_mag_sq_V_addr_1, align 8" [hog_svm_fpga/xillybus_wrapper.cpp:172]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "ret void" [hog_svm_fpga/xillybus_wrapper.cpp:192]

 <State 3> : 4.90ns
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_cast_mid2_v, i3 %j_mid2)" [hog_svm_fpga/xillybus_wrapper.cpp:163]
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_38 = zext i6 %tmp to i64" [hog_svm_fpga/xillybus_wrapper.cpp:171]
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%cells_mag_sq_V_addr = getelementptr [64 x i64]* %cells_mag_sq_V, i64 0, i64 %tmp_38" [hog_svm_fpga/xillybus_wrapper.cpp:171]
ST_3 : Operation 84 [2/2] (3.25ns)   --->   "%p_Val2_s = load i64* %cells_mag_sq_V_addr, align 8" [hog_svm_fpga/xillybus_wrapper.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 85 [1/2] (3.25ns)   --->   "%p_Val2_10 = load i64* %cells_mag_sq_V_addr_1, align 8" [hog_svm_fpga/xillybus_wrapper.cpp:172]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 86 [1/1] (1.65ns)   --->   "%j_2 = add i3 1, %j_mid2" [hog_svm_fpga/xillybus_wrapper.cpp:173]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_54 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %p_v1, i3 %j_2)" [hog_svm_fpga/xillybus_wrapper.cpp:172]
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_57 = zext i6 %tmp_54 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:174]
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%cells_mag_sq_V_addr_3 = getelementptr [64 x i64]* %cells_mag_sq_V, i64 0, i64 %tmp_57" [hog_svm_fpga/xillybus_wrapper.cpp:174]
ST_3 : Operation 90 [2/2] (3.25ns)   --->   "%p_Val2_12 = load i64* %cells_mag_sq_V_addr_3, align 8" [hog_svm_fpga/xillybus_wrapper.cpp:174]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

 <State 4> : 6.77ns
ST_4 : Operation 91 [1/2] (3.25ns)   --->   "%p_Val2_s = load i64* %cells_mag_sq_V_addr, align 8" [hog_svm_fpga/xillybus_wrapper.cpp:171]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_46 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_cast_mid2_v, i3 %j_2)" [hog_svm_fpga/xillybus_wrapper.cpp:163]
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_50 = zext i6 %tmp_46 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:173]
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%cells_mag_sq_V_addr_2 = getelementptr [64 x i64]* %cells_mag_sq_V, i64 0, i64 %tmp_50" [hog_svm_fpga/xillybus_wrapper.cpp:173]
ST_4 : Operation 95 [2/2] (3.25ns)   --->   "%p_Val2_11 = load i64* %cells_mag_sq_V_addr_2, align 8" [hog_svm_fpga/xillybus_wrapper.cpp:173]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 96 [1/2] (3.25ns)   --->   "%p_Val2_12 = load i64* %cells_mag_sq_V_addr_3, align 8" [hog_svm_fpga/xillybus_wrapper.cpp:174]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 97 [1/1] (3.52ns)   --->   "%tmp25 = add i64 %p_Val2_s, %p_Val2_12" [hog_svm_fpga/xillybus_wrapper.cpp:174]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 8.56ns
ST_5 : Operation 98 [1/2] (3.25ns)   --->   "%p_Val2_11 = load i64* %cells_mag_sq_V_addr_2, align 8" [hog_svm_fpga/xillybus_wrapper.cpp:173]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp24 = add i64 %p_Val2_10, %p_Val2_11" [hog_svm_fpga/xillybus_wrapper.cpp:174]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%p_Val2_1 = add i64 %tmp25, %tmp24" [hog_svm_fpga/xillybus_wrapper.cpp:174]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%is_neg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_1, i32 63)" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]

 <State 6> : 3.52ns
ST_6 : Operation 102 [1/1] (3.52ns)   --->   "%tmp_31 = sub nsw i64 0, %p_Val2_1" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 5.54ns
ST_7 : Operation 103 [1/1] (2.77ns)   --->   "%tmp_s = icmp eq i64 %p_Val2_1, 0" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (1.48ns)   --->   "%p_Val2_15 = select i1 %is_neg, i64 %tmp_31, i64 %p_Val2_1" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_PartSelect.i64.i64.i32.i32(i64 %p_Val2_15, i32 63, i32 0)" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_7 : Operation 106 [1/1] (4.06ns)   --->   "%tmp_32 = call i64 @llvm.cttz.i64(i64 %p_Result_s, i1 true) nounwind" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%num_zeros = trunc i64 %tmp_32 to i32" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i64 %tmp_32 to i8" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]

 <State 8> : 8.14ns
ST_8 : Operation 109 [1/1] (0.99ns)   --->   "%msb_idx = xor i32 %num_zeros, 63" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_66 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %msb_idx, i32 5, i32 31)" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_8 : Operation 111 [1/1] (2.45ns)   --->   "%icmp = icmp eq i27 %tmp_66, 0" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_4)   --->   "%tmp32_V = trunc i64 %p_Val2_15 to i32" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_8 : Operation 113 [1/1] (2.55ns)   --->   "%tmp_58 = sub nsw i32 31, %msb_idx" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_4)   --->   "%tmp32_V_1 = shl i32 %tmp32_V, %tmp_58" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i32 %msb_idx to i6" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_8 : Operation 116 [1/1] (1.82ns)   --->   "%tmp_79 = add i6 -31, %tmp_73" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_4)   --->   "%tmp_82 = zext i6 %tmp_79 to i64" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_8 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_4)   --->   "%tmp_85 = lshr i64 %p_Val2_15, %tmp_82" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_4)   --->   "%tmp32_V_2 = trunc i64 %tmp_85 to i32" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_8 : Operation 120 [1/1] (4.59ns) (out node of the LUT)   --->   "%tmp32_V_4 = select i1 %icmp, i32 %tmp32_V_1, i32 %tmp32_V_2" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 9> : 6.41ns
ST_9 : Operation 121 [6/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_4 to float" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 10> : 6.41ns
ST_10 : Operation 122 [5/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_4 to float" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 11> : 6.41ns
ST_11 : Operation 123 [4/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_4 to float" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 12> : 6.41ns
ST_12 : Operation 124 [3/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_4 to float" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 13> : 6.41ns
ST_13 : Operation 125 [2/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_4 to float" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 14> : 7.96ns
ST_14 : Operation 126 [1/6] (6.41ns)   --->   "%f_1 = uitofp i32 %tmp32_V_4 to float" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%tmp32_V_10 = bitcast float %f_1 to i32" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_10, i32 23, i32 30)" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_14 : Operation 129 [1/1] (1.55ns)   --->   "%tmp_59 = icmp ne i8 %p_Result_4, -98" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 6.92ns
ST_15 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_23 = sub i8 -98, %tmp_61" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_24 = zext i1 %tmp_59 to i8" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_15 : Operation 132 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Repl2_1_trunc = add i8 %tmp_23, %tmp_24" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_25 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_1_trunc)" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_10, i9 %tmp_25, i32 23, i32 31)" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_60 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_Result_1, i32 1, i32 31)" [hog_svm_fpga/hardware_approximation.cpp:111->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_62 = zext i31 %tmp_60 to i32" [hog_svm_fpga/hardware_approximation.cpp:111->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_15 : Operation 137 [1/1] (2.55ns)   --->   "%p_op = sub i32 1597463007, %tmp_62" [hog_svm_fpga/hardware_approximation.cpp:111->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_71 = bitcast i32 %p_op to float" [hog_svm_fpga/hardware_approximation.cpp:111->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_15 : Operation 139 [1/1] (0.69ns)   --->   "%yn = select i1 %tmp_s, float 0x43E6EB3BE0000000, float %tmp_71" [hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%f = bitcast i32 %p_Result_1 to float" [hog_svm_fpga/hardware_approximation.cpp:114->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_15 : Operation 141 [1/1] (0.69ns)   --->   "%x = select i1 %tmp_s, float 0.000000e+00, float %f" [hog_svm_fpga/hardware_approximation.cpp:114->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 16> : 5.70ns
ST_16 : Operation 142 [4/4] (5.70ns)   --->   "%yn_sq = fmul float %yn, %yn" [hog_svm_fpga/hardware_approximation.cpp:115->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 5.70ns
ST_17 : Operation 143 [3/4] (5.70ns)   --->   "%yn_sq = fmul float %yn, %yn" [hog_svm_fpga/hardware_approximation.cpp:115->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 5.70ns
ST_18 : Operation 144 [2/4] (5.70ns)   --->   "%yn_sq = fmul float %yn, %yn" [hog_svm_fpga/hardware_approximation.cpp:115->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 5.70ns
ST_19 : Operation 145 [1/4] (5.70ns)   --->   "%yn_sq = fmul float %yn, %yn" [hog_svm_fpga/hardware_approximation.cpp:115->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 5.70ns
ST_20 : Operation 146 [4/4] (5.70ns)   --->   "%yn_sq_x = fmul float %yn_sq, %x" [hog_svm_fpga/hardware_approximation.cpp:116->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 5.70ns
ST_21 : Operation 147 [3/4] (5.70ns)   --->   "%yn_sq_x = fmul float %yn_sq, %x" [hog_svm_fpga/hardware_approximation.cpp:116->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 5.70ns
ST_22 : Operation 148 [2/4] (5.70ns)   --->   "%yn_sq_x = fmul float %yn_sq, %x" [hog_svm_fpga/hardware_approximation.cpp:116->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 5.70ns
ST_23 : Operation 149 [1/4] (5.70ns)   --->   "%yn_sq_x = fmul float %yn_sq, %x" [hog_svm_fpga/hardware_approximation.cpp:116->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 7.26ns
ST_24 : Operation 150 [5/5] (7.25ns)   --->   "%tmp_63 = fsub float 3.000000e+00, %yn_sq_x" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 7.26ns
ST_25 : Operation 151 [4/5] (7.25ns)   --->   "%tmp_63 = fsub float 3.000000e+00, %yn_sq_x" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 7.26ns
ST_26 : Operation 152 [3/5] (7.25ns)   --->   "%tmp_63 = fsub float 3.000000e+00, %yn_sq_x" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 7.26ns
ST_27 : Operation 153 [2/5] (7.25ns)   --->   "%tmp_63 = fsub float 3.000000e+00, %yn_sq_x" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 7.26ns
ST_28 : Operation 154 [1/5] (7.25ns)   --->   "%tmp_63 = fsub float 3.000000e+00, %yn_sq_x" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 5.70ns
ST_29 : Operation 155 [4/4] (5.70ns)   --->   "%v_assign = fmul float %yn, %tmp_63" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 30> : 5.70ns
ST_30 : Operation 156 [3/4] (5.70ns)   --->   "%v_assign = fmul float %yn, %tmp_63" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 31> : 5.70ns
ST_31 : Operation 157 [2/4] (5.70ns)   --->   "%v_assign = fmul float %yn, %tmp_63" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 32> : 5.70ns
ST_32 : Operation 158 [1/4] (5.70ns)   --->   "%v_assign = fmul float %yn, %tmp_63" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 33> : 8.33ns
ST_33 : Operation 159 [1/1] (5.54ns)   --->   "%d_assign = fpext float %v_assign to double" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 160 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_33 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_93 = trunc i64 %ireg_V to i63" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_33 : Operation 162 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_33 : Operation 163 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_33 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_101 = trunc i64 %ireg_V to i52" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_33 : Operation 165 [1/1] (2.78ns)   --->   "%tmp_65 = icmp eq i63 %tmp_93, 0" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 34> : 5.72ns
ST_34 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_64 = zext i11 %exp_tmp_V to i12" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_34 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_30 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_101)" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_34 : Operation 168 [1/1] (0.00ns)   --->   "%p_Result_2 = zext i53 %tmp_30 to i54" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_34 : Operation 169 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_2" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 170 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %tmp_64" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 171 [1/1] (1.99ns)   --->   "%tmp_67 = icmp sgt i12 %F2, 16" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 172 [1/1] (1.54ns)   --->   "%tmp_68 = add i12 -16, %F2" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 173 [1/1] (1.54ns)   --->   "%tmp_69 = sub i12 16, %F2" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 174 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %tmp_67, i12 %tmp_68, i12 %tmp_69" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 175 [1/1] (1.99ns)   --->   "%tmp_70 = icmp eq i12 %F2, 16" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_106 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_34 : Operation 177 [1/1] (1.48ns)   --->   "%icmp1 = icmp eq i7 %tmp_106, 0" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 35> : 7.58ns
ST_35 : Operation 178 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_2" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 179 [1/1] (0.00ns)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_35 : Operation 180 [1/1] (1.99ns)   --->   "%tmp_72 = icmp ult i12 %sh_amt, 54" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node tmp_107)   --->   "%tmp_74 = zext i32 %sh_amt_cast to i54" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_35 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node tmp_107)   --->   "%tmp_75 = ashr i54 %man_V_2, %tmp_74" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp2 = xor i1 %tmp_65, true" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp3 = and i1 %tmp_70, %sel_tmp2" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 185 [1/1] (0.97ns)   --->   "%sel_tmp7_demorgan = or i1 %tmp_65, %tmp_70" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = xor i1 %sel_tmp7_demorgan, true" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 187 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %tmp_67, %sel_tmp7" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 188 [1/1] (0.97ns)   --->   "%sel_tmp9 = and i1 %sel_tmp8, %tmp_72" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp = xor i1 %tmp_72, true" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp1 = and i1 %sel_tmp8, %sel_tmp" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp22_demorgan = or i1 %sel_tmp7_demorgan, %tmp_67" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp4 = xor i1 %sel_tmp22_demorgan, true" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 193 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp5 = and i1 %icmp1, %sel_tmp4" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 194 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp5, %sel_tmp1" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%or_cond1 = or i1 %sel_tmp9, %sel_tmp3" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 196 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond2 = or i1 %or_cond, %or_cond1" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node tmp_107)   --->   "%tmp_88 = call i31 @_ssdm_op_PartSelect.i31.i54.i32.i32(i54 %tmp_75, i32 1, i32 31)" [hog_svm_fpga/hardware_approximation.cpp:119->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_35 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node tmp_107)   --->   "%tmp_97 = call i31 @_ssdm_op_PartSelect.i31.i54.i32.i32(i54 %man_V_2, i32 1, i32 31)" [hog_svm_fpga/hardware_approximation.cpp:119->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_35 : Operation 199 [1/1] (4.61ns) (out node of the LUT)   --->   "%tmp_107 = select i1 %sel_tmp9, i31 %tmp_88, i31 %tmp_97" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 36> : 5.15ns
ST_36 : Operation 200 [1/1] (0.00ns)   --->   "%i_cast_mid2 = zext i3 %i_cast_mid2_v to i4" [hog_svm_fpga/xillybus_wrapper.cpp:163]
ST_36 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node tmp_108)   --->   "%tmp_105 = trunc i54 %man_V_2 to i32" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_36 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node tmp_108)   --->   "%tmp_76 = shl i32 %tmp_105, %sh_amt_cast" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node tmp_108)   --->   "%tmp_83 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_76, i32 1, i32 31)" [hog_svm_fpga/hardware_approximation.cpp:119->hog_svm_fpga/xillybus_wrapper.cpp:176]
ST_36 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node tmp_108)   --->   "%tmp_84 = select i1 %isneg, i31 -1, i31 0" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node tmp_108)   --->   "%tmp_86 = select i1 %sel_tmp5, i31 %tmp_83, i31 %tmp_84" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 206 [1/1] (4.42ns) (out node of the LUT)   --->   "%tmp_108 = select i1 %or_cond, i31 %tmp_86, i31 %tmp_107" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 207 [1/1] (0.73ns) (out node of the LUT)   --->   "%tmp_109 = select i1 %or_cond2, i31 %tmp_108, i31 0" [hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 208 [1/1] (2.55ns)   --->   "%tmp_77 = add i32 36, %hog_index_1_mid2" [hog_svm_fpga/xillybus_wrapper.cpp:183]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 209 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i31 %tmp_109 to i63" [hog_svm_fpga/xillybus_wrapper.cpp:178]
ST_36 : Operation 210 [1/1] (1.76ns)   --->   "br label %1" [hog_svm_fpga/xillybus_wrapper.cpp:178]

 <State 37> : 3.25ns
ST_37 : Operation 211 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i3 [ 0, %.loopexit81.loopexit ], [ %indvar_flatten_next, %.reset ]"
ST_37 : Operation 212 [1/1] (0.00ns)   --->   "%hog_index_2 = phi i32 [ %hog_index_1_mid2, %.loopexit81.loopexit ], [ %hog_index_2_mid2, %.reset ]" [hog_svm_fpga/xillybus_wrapper.cpp:165]
ST_37 : Operation 213 [1/1] (0.00ns)   --->   "%jj = phi i2 [ 0, %.loopexit81.loopexit ], [ %tmp_84_mid2_v_v_v, %.reset ]" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_37 : Operation 214 [1/1] (0.00ns)   --->   "%indvars_iv_in = phi i32 [ %hog_index_1_mid2, %.loopexit81.loopexit ], [ %indvars_iv, %.reset ]" [hog_svm_fpga/xillybus_wrapper.cpp:165]
ST_37 : Operation 215 [1/1] (0.00ns)   --->   "%ii = phi i2 [ 0, %.loopexit81.loopexit ], [ %ii_1, %.reset ]"
ST_37 : Operation 216 [1/1] (1.13ns)   --->   "%exitcond_flatten = icmp eq i3 %indvar_flatten, -4"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 217 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"
ST_37 : Operation 218 [1/1] (1.65ns)   --->   "%indvar_flatten_next = add i3 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 219 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.loopexit.loopexit, label %.reset"
ST_37 : Operation 220 [1/1] (1.56ns)   --->   "%jj_1 = add i2 1, %jj" [hog_svm_fpga/xillybus_wrapper.cpp:178]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 221 [1/1] (2.55ns)   --->   "%tmp_82_dup = add i32 18, %hog_index_2" [hog_svm_fpga/xillybus_wrapper.cpp:183]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 222 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %ii, -2" [hog_svm_fpga/xillybus_wrapper.cpp:180]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 223 [1/1] (0.69ns)   --->   "%indvars_iv_in_mid2 = select i1 %exitcond1, i32 %tmp_82_dup, i32 %indvars_iv_in" [hog_svm_fpga/xillybus_wrapper.cpp:180]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 224 [1/1] (0.99ns)   --->   "%ii_mid2 = select i1 %exitcond1, i2 0, i2 %ii" [hog_svm_fpga/xillybus_wrapper.cpp:180]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 225 [1/1] (0.99ns)   --->   "%tmp_84_mid2_v_v_v = select i1 %exitcond1, i2 %jj_1, i2 %jj" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 226 [1/1] (0.69ns)   --->   "%hog_index_2_mid2 = select i1 %exitcond1, i32 %tmp_82_dup, i32 %hog_index_2" [hog_svm_fpga/xillybus_wrapper.cpp:180]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 38> : 8.27ns
ST_38 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_84_mid2_v_v = zext i2 %tmp_84_mid2_v_v_v to i3" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_38 : Operation 228 [1/1] (1.65ns)   --->   "%tmp_84_mid2_v = add i3 %tmp_84_mid2_v_v, %j_mid2" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 229 [1/1] (0.00ns)   --->   "%ii_cast = zext i2 %ii_mid2 to i4" [hog_svm_fpga/xillybus_wrapper.cpp:180]
ST_38 : Operation 230 [1/1] (1.65ns)   --->   "%tmp_78 = add i4 %ii_cast, %i_cast_mid2" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_110 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_78, i3 %tmp_84_mid2_v)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_38 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_117_cast = zext i7 %tmp_110 to i11" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_38 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_111 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i3.i3(i4 %tmp_78, i3 %tmp_84_mid2_v, i3 0)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_38 : Operation 234 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp_111 to i11" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_38 : Operation 235 [1/1] (1.73ns)   --->   "%tmp_112 = add i11 %tmp_117_cast, %p_shl_cast" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_119_cast = zext i11 %tmp_112 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_38 : Operation 237 [1/1] (0.00ns)   --->   "%cells_bin_V_addr = getelementptr [576 x i32]* %cells_bin_V, i64 0, i64 %tmp_119_cast" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_38 : Operation 238 [1/1] (1.63ns)   --->   "%tmp_113 = add i11 1, %tmp_112" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_120_cast = zext i11 %tmp_113 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_38 : Operation 240 [1/1] (0.00ns)   --->   "%cells_bin_V_addr_1 = getelementptr [576 x i32]* %cells_bin_V, i64 0, i64 %tmp_120_cast" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_38 : Operation 241 [2/2] (3.25ns)   --->   "%cells_bin_V_load = load i32* %cells_bin_V_addr, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_38 : Operation 242 [2/2] (3.25ns)   --->   "%cells_bin_V_load_1 = load i32* %cells_bin_V_addr_1, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

 <State 39> : 4.89ns
ST_39 : Operation 243 [1/1] (1.63ns)   --->   "%tmp_114 = add i11 2, %tmp_112" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_121_cast = sext i11 %tmp_114 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_39 : Operation 245 [1/1] (0.00ns)   --->   "%cells_bin_V_addr_2 = getelementptr [576 x i32]* %cells_bin_V, i64 0, i64 %tmp_121_cast" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_39 : Operation 246 [1/1] (1.63ns)   --->   "%tmp_115 = add i11 3, %tmp_112" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_122_cast = sext i11 %tmp_115 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_39 : Operation 248 [1/1] (0.00ns)   --->   "%cells_bin_V_addr_3 = getelementptr [576 x i32]* %cells_bin_V, i64 0, i64 %tmp_122_cast" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_39 : Operation 249 [1/2] (3.25ns)   --->   "%cells_bin_V_load = load i32* %cells_bin_V_addr, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_39 : Operation 250 [1/2] (3.25ns)   --->   "%cells_bin_V_load_1 = load i32* %cells_bin_V_addr_1, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_39 : Operation 251 [2/2] (3.25ns)   --->   "%cells_bin_V_load_2 = load i32* %cells_bin_V_addr_2, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_39 : Operation 252 [2/2] (3.25ns)   --->   "%cells_bin_V_load_3 = load i32* %cells_bin_V_addr_3, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

 <State 40> : 8.51ns
ST_40 : Operation 253 [1/1] (1.63ns)   --->   "%tmp_116 = add i11 4, %tmp_112" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_123_cast = sext i11 %tmp_116 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_40 : Operation 255 [1/1] (0.00ns)   --->   "%cells_bin_V_addr_4 = getelementptr [576 x i32]* %cells_bin_V, i64 0, i64 %tmp_123_cast" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_40 : Operation 256 [1/1] (1.63ns)   --->   "%tmp_117 = add i11 5, %tmp_112" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_124_cast = sext i11 %tmp_117 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_40 : Operation 258 [1/1] (0.00ns)   --->   "%cells_bin_V_addr_5 = getelementptr [576 x i32]* %cells_bin_V, i64 0, i64 %tmp_124_cast" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_40 : Operation 259 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i32 %cells_bin_V_load to i63" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_40 : Operation 260 [1/1] (8.51ns)   --->   "%p_Val2_s_26 = mul i63 %OP2_V_cast, %OP1_V_cast" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_121 = trunc i63 %p_Val2_s_26 to i62" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_40 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i63.i32(i63 %p_Val2_s_26, i32 62)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_40 : Operation 263 [1/1] (0.00ns)   --->   "%OP1_V_1_cast = sext i32 %cells_bin_V_load_1 to i63" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_40 : Operation 264 [1/1] (8.51ns)   --->   "%p_Val2_55_1 = mul i63 %OP2_V_cast, %OP1_V_1_cast" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_132 = trunc i63 %p_Val2_55_1 to i62" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_40 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i63.i32(i63 %p_Val2_55_1, i32 62)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_40 : Operation 267 [1/2] (3.25ns)   --->   "%cells_bin_V_load_2 = load i32* %cells_bin_V_addr_2, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_40 : Operation 268 [1/2] (3.25ns)   --->   "%cells_bin_V_load_3 = load i32* %cells_bin_V_addr_3, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_40 : Operation 269 [2/2] (3.25ns)   --->   "%cells_bin_V_load_4 = load i32* %cells_bin_V_addr_4, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_40 : Operation 270 [2/2] (3.25ns)   --->   "%cells_bin_V_load_5 = load i32* %cells_bin_V_addr_5, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

 <State 41> : 8.51ns
ST_41 : Operation 271 [1/1] (2.55ns)   --->   "%indvars_iv = add i32 9, %indvars_iv_in_mid2" [hog_svm_fpga/xillybus_wrapper.cpp:180]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 272 [1/1] (1.63ns)   --->   "%tmp_118 = add i11 6, %tmp_112" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_125_cast = sext i11 %tmp_118 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_41 : Operation 274 [1/1] (0.00ns)   --->   "%cells_bin_V_addr_6 = getelementptr [576 x i32]* %cells_bin_V, i64 0, i64 %tmp_125_cast" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_41 : Operation 275 [1/1] (1.63ns)   --->   "%tmp_119 = add i11 7, %tmp_112" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_126_cast = sext i11 %tmp_119 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_41 : Operation 277 [1/1] (0.00ns)   --->   "%cells_bin_V_addr_7 = getelementptr [576 x i32]* %cells_bin_V, i64 0, i64 %tmp_126_cast" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_41 : Operation 278 [1/1] (2.78ns)   --->   "%tmp_80 = icmp eq i63 %p_Val2_s_26, 0" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 279 [1/1] (3.46ns)   --->   "%tmp_147_cast = sub i62 0, %tmp_121" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 280 [1/1] (1.34ns)   --->   "%tmp_V_2 = select i1 %tmp_122, i62 %tmp_147_cast, i62 %tmp_121" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 281 [1/1] (2.78ns)   --->   "%tmp_145_1 = icmp eq i63 %p_Val2_55_1, 0" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 282 [1/1] (3.46ns)   --->   "%tmp_147_1_cast = sub i62 0, %tmp_132" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 283 [1/1] (1.34ns)   --->   "%tmp_V_2_1 = select i1 %tmp_133, i62 %tmp_147_1_cast, i62 %tmp_132" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 284 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = sext i32 %cells_bin_V_load_2 to i63" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_41 : Operation 285 [1/1] (8.51ns)   --->   "%p_Val2_55_2 = mul i63 %OP2_V_cast, %OP1_V_2_cast" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_143 = trunc i63 %p_Val2_55_2 to i62" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_41 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i63.i32(i63 %p_Val2_55_2, i32 62)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_41 : Operation 288 [1/1] (0.00ns)   --->   "%OP1_V_3_cast = sext i32 %cells_bin_V_load_3 to i63" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_41 : Operation 289 [1/1] (8.51ns)   --->   "%p_Val2_55_3 = mul i63 %OP2_V_cast, %OP1_V_3_cast" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_154 = trunc i63 %p_Val2_55_3 to i62" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_41 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_155 = call i1 @_ssdm_op_BitSelect.i1.i63.i32(i63 %p_Val2_55_3, i32 62)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_41 : Operation 292 [1/2] (3.25ns)   --->   "%cells_bin_V_load_4 = load i32* %cells_bin_V_addr_4, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_41 : Operation 293 [1/2] (3.25ns)   --->   "%cells_bin_V_load_5 = load i32* %cells_bin_V_addr_5, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_41 : Operation 294 [2/2] (3.25ns)   --->   "%cells_bin_V_load_6 = load i32* %cells_bin_V_addr_6, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_41 : Operation 295 [2/2] (3.25ns)   --->   "%cells_bin_V_load_7 = load i32* %cells_bin_V_addr_7, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_41 : Operation 296 [1/1] (1.56ns)   --->   "%ii_1 = add i2 1, %ii_mid2" [hog_svm_fpga/xillybus_wrapper.cpp:180]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 42> : 8.51ns
ST_42 : Operation 297 [1/1] (1.63ns)   --->   "%tmp_120 = add i11 8, %tmp_112" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_127_cast = sext i11 %tmp_120 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_42 : Operation 299 [1/1] (0.00ns)   --->   "%cells_bin_V_addr_8 = getelementptr [576 x i32]* %cells_bin_V, i64 0, i64 %tmp_127_cast" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_42 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_V_2_cast = zext i62 %tmp_V_2 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_42 : Operation 301 [1/1] (0.00ns)   --->   "%p_Result_7 = call i64 @_ssdm_op_PartSelect.i64.i64.i32.i32(i64 %tmp_V_2_cast, i32 63, i32 0)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_42 : Operation 302 [1/1] (4.06ns)   --->   "%tmp_81 = call i64 @llvm.cttz.i64(i64 %p_Result_7, i1 true) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_123 = trunc i64 %tmp_81 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_42 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_124 = trunc i64 %tmp_81 to i8" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_42 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_V_2_1_cast = zext i62 %tmp_V_2_1 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_42 : Operation 306 [1/1] (0.00ns)   --->   "%p_Result_35_1 = call i64 @_ssdm_op_PartSelect.i64.i64.i32.i32(i64 %tmp_V_2_1_cast, i32 63, i32 0)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_42 : Operation 307 [1/1] (4.06ns)   --->   "%tmp_148_1 = call i64 @llvm.cttz.i64(i64 %p_Result_35_1, i1 true) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_134 = trunc i64 %tmp_148_1 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_42 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_135 = trunc i64 %tmp_148_1 to i8" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_42 : Operation 310 [1/1] (2.78ns)   --->   "%tmp_145_2 = icmp eq i63 %p_Val2_55_2, 0" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 311 [1/1] (3.46ns)   --->   "%tmp_147_2_cast = sub i62 0, %tmp_143" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 312 [1/1] (1.34ns)   --->   "%tmp_V_2_2 = select i1 %tmp_144, i62 %tmp_147_2_cast, i62 %tmp_143" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 313 [1/1] (2.78ns)   --->   "%tmp_145_3 = icmp eq i63 %p_Val2_55_3, 0" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 314 [1/1] (3.46ns)   --->   "%tmp_147_3_cast = sub i62 0, %tmp_154" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 315 [1/1] (1.34ns)   --->   "%tmp_V_2_3 = select i1 %tmp_155, i62 %tmp_147_3_cast, i62 %tmp_154" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 316 [1/1] (0.00ns)   --->   "%OP1_V_4_cast = sext i32 %cells_bin_V_load_4 to i63" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_42 : Operation 317 [1/1] (8.51ns)   --->   "%p_Val2_55_4 = mul i63 %OP2_V_cast, %OP1_V_4_cast" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_165 = trunc i63 %p_Val2_55_4 to i62" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_42 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_166 = call i1 @_ssdm_op_BitSelect.i1.i63.i32(i63 %p_Val2_55_4, i32 62)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_42 : Operation 320 [1/1] (0.00ns)   --->   "%OP1_V_5_cast = sext i32 %cells_bin_V_load_5 to i63" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_42 : Operation 321 [1/1] (8.51ns)   --->   "%p_Val2_55_5 = mul i63 %OP2_V_cast, %OP1_V_5_cast" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_176 = trunc i63 %p_Val2_55_5 to i62" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_42 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_177 = call i1 @_ssdm_op_BitSelect.i1.i63.i32(i63 %p_Val2_55_5, i32 62)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_42 : Operation 324 [1/2] (3.25ns)   --->   "%cells_bin_V_load_6 = load i32* %cells_bin_V_addr_6, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_42 : Operation 325 [1/2] (3.25ns)   --->   "%cells_bin_V_load_7 = load i32* %cells_bin_V_addr_7, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_42 : Operation 326 [2/2] (3.25ns)   --->   "%cells_bin_V_load_8 = load i32* %cells_bin_V_addr_8, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

 <State 43> : 8.51ns
ST_43 : Operation 327 [1/1] (0.99ns)   --->   "%msb_idx_2 = xor i32 %tmp_123, 63" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_125 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %msb_idx_2, i32 5, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_43 : Operation 329 [1/1] (2.45ns)   --->   "%icmp2 = icmp eq i27 %tmp_125, 0" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i)   --->   "%tmp_126 = trunc i62 %tmp_V_2 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_43 : Operation 331 [1/1] (2.55ns)   --->   "%tmp_87 = sub nsw i32 31, %msb_idx_2" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i)   --->   "%tmp32_V_3 = shl i32 %tmp_126, %tmp_87" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_127 = trunc i32 %msb_idx_2 to i6" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_43 : Operation 334 [1/1] (1.82ns)   --->   "%tmp_128 = add i6 -31, %tmp_127" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i)   --->   "%tmp_129 = zext i6 %tmp_128 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_43 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i)   --->   "%tmp_130 = lshr i64 %tmp_V_2_cast, %tmp_129" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i)   --->   "%tmp_131 = trunc i64 %tmp_130 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_43 : Operation 338 [1/1] (4.59ns) (out node of the LUT)   --->   "%p_012_0_i = select i1 %icmp2, i32 %tmp32_V_3, i32 %tmp_131" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 339 [1/1] (0.99ns)   --->   "%msb_idx_2_1 = xor i32 %tmp_134, 63" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_136 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %msb_idx_2_1, i32 5, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_43 : Operation 341 [1/1] (2.45ns)   --->   "%icmp3 = icmp eq i27 %tmp_136, 0" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_1)   --->   "%tmp_137 = trunc i62 %tmp_V_2_1 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_43 : Operation 343 [1/1] (2.55ns)   --->   "%tmp_150_1 = sub nsw i32 31, %msb_idx_2_1" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_1)   --->   "%tmp32_V_13_1 = shl i32 %tmp_137, %tmp_150_1" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_138 = trunc i32 %msb_idx_2_1 to i6" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_43 : Operation 346 [1/1] (1.82ns)   --->   "%tmp_139 = add i6 -31, %tmp_138" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_1)   --->   "%tmp_140 = zext i6 %tmp_139 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_43 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_1)   --->   "%tmp_141 = lshr i64 %tmp_V_2_1_cast, %tmp_140" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_1)   --->   "%tmp_142 = trunc i64 %tmp_141 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_43 : Operation 350 [1/1] (4.59ns) (out node of the LUT)   --->   "%p_012_0_i_1 = select i1 %icmp3, i32 %tmp32_V_13_1, i32 %tmp_142" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_V_2_2_cast = zext i62 %tmp_V_2_2 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_43 : Operation 352 [1/1] (0.00ns)   --->   "%p_Result_35_2 = call i64 @_ssdm_op_PartSelect.i64.i64.i32.i32(i64 %tmp_V_2_2_cast, i32 63, i32 0)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_43 : Operation 353 [1/1] (4.06ns)   --->   "%tmp_148_2 = call i64 @llvm.cttz.i64(i64 %p_Result_35_2, i1 true) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_145 = trunc i64 %tmp_148_2 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_43 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_146 = trunc i64 %tmp_148_2 to i8" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_43 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_V_2_3_cast = zext i62 %tmp_V_2_3 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_43 : Operation 357 [1/1] (0.00ns)   --->   "%p_Result_35_3 = call i64 @_ssdm_op_PartSelect.i64.i64.i32.i32(i64 %tmp_V_2_3_cast, i32 63, i32 0)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_43 : Operation 358 [1/1] (4.06ns)   --->   "%tmp_148_3 = call i64 @llvm.cttz.i64(i64 %p_Result_35_3, i1 true) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_156 = trunc i64 %tmp_148_3 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_43 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_157 = trunc i64 %tmp_148_3 to i8" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_43 : Operation 361 [1/1] (2.78ns)   --->   "%tmp_145_4 = icmp eq i63 %p_Val2_55_4, 0" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 362 [1/1] (3.46ns)   --->   "%tmp_147_4_cast = sub i62 0, %tmp_165" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 363 [1/1] (1.34ns)   --->   "%tmp_V_2_4 = select i1 %tmp_166, i62 %tmp_147_4_cast, i62 %tmp_165" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 364 [1/1] (2.78ns)   --->   "%tmp_145_5 = icmp eq i63 %p_Val2_55_5, 0" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 365 [1/1] (3.46ns)   --->   "%tmp_147_5_cast = sub i62 0, %tmp_176" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 366 [1/1] (1.34ns)   --->   "%tmp_V_2_5 = select i1 %tmp_177, i62 %tmp_147_5_cast, i62 %tmp_176" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 367 [1/1] (0.00ns)   --->   "%OP1_V_6_cast = sext i32 %cells_bin_V_load_6 to i63" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_43 : Operation 368 [1/1] (8.51ns)   --->   "%p_Val2_55_6 = mul i63 %OP2_V_cast, %OP1_V_6_cast" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_187 = trunc i63 %p_Val2_55_6 to i62" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_43 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_188 = call i1 @_ssdm_op_BitSelect.i1.i63.i32(i63 %p_Val2_55_6, i32 62)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_43 : Operation 371 [1/1] (0.00ns)   --->   "%OP1_V_7_cast = sext i32 %cells_bin_V_load_7 to i63" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_43 : Operation 372 [1/1] (8.51ns)   --->   "%p_Val2_55_7 = mul i63 %OP2_V_cast, %OP1_V_7_cast" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_198 = trunc i63 %p_Val2_55_7 to i62" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_43 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_199 = call i1 @_ssdm_op_BitSelect.i1.i63.i32(i63 %p_Val2_55_7, i32 62)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_43 : Operation 375 [1/2] (3.25ns)   --->   "%cells_bin_V_load_8 = load i32* %cells_bin_V_addr_8, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

 <State 44> : 8.51ns
ST_44 : Operation 376 [6/6] (6.41ns)   --->   "%f_9 = uitofp i32 %p_012_0_i to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 377 [6/6] (6.41ns)   --->   "%f_9_1 = uitofp i32 %p_012_0_i_1 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 378 [1/1] (0.99ns)   --->   "%msb_idx_2_2 = xor i32 %tmp_145, 63" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_147 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %msb_idx_2_2, i32 5, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_44 : Operation 380 [1/1] (2.45ns)   --->   "%icmp4 = icmp eq i27 %tmp_147, 0" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_2)   --->   "%tmp_148 = trunc i62 %tmp_V_2_2 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_44 : Operation 382 [1/1] (2.55ns)   --->   "%tmp_150_2 = sub nsw i32 31, %msb_idx_2_2" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_2)   --->   "%tmp32_V_13_2 = shl i32 %tmp_148, %tmp_150_2" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_149 = trunc i32 %msb_idx_2_2 to i6" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_44 : Operation 385 [1/1] (1.82ns)   --->   "%tmp_150 = add i6 -31, %tmp_149" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_2)   --->   "%tmp_151 = zext i6 %tmp_150 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_44 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_2)   --->   "%tmp_152 = lshr i64 %tmp_V_2_2_cast, %tmp_151" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_2)   --->   "%tmp_153 = trunc i64 %tmp_152 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_44 : Operation 389 [1/1] (4.59ns) (out node of the LUT)   --->   "%p_012_0_i_2 = select i1 %icmp4, i32 %tmp32_V_13_2, i32 %tmp_153" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 390 [1/1] (0.99ns)   --->   "%msb_idx_2_3 = xor i32 %tmp_156, 63" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_158 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %msb_idx_2_3, i32 5, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_44 : Operation 392 [1/1] (2.45ns)   --->   "%icmp5 = icmp eq i27 %tmp_158, 0" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_3)   --->   "%tmp_159 = trunc i62 %tmp_V_2_3 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_44 : Operation 394 [1/1] (2.55ns)   --->   "%tmp_150_3 = sub nsw i32 31, %msb_idx_2_3" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_3)   --->   "%tmp32_V_13_3 = shl i32 %tmp_159, %tmp_150_3" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_160 = trunc i32 %msb_idx_2_3 to i6" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_44 : Operation 397 [1/1] (1.82ns)   --->   "%tmp_161 = add i6 -31, %tmp_160" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_3)   --->   "%tmp_162 = zext i6 %tmp_161 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_44 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_3)   --->   "%tmp_163 = lshr i64 %tmp_V_2_3_cast, %tmp_162" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_3)   --->   "%tmp_164 = trunc i64 %tmp_163 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_44 : Operation 401 [1/1] (4.59ns) (out node of the LUT)   --->   "%p_012_0_i_3 = select i1 %icmp5, i32 %tmp32_V_13_3, i32 %tmp_164" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_V_2_4_cast = zext i62 %tmp_V_2_4 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_44 : Operation 403 [1/1] (0.00ns)   --->   "%p_Result_35_4 = call i64 @_ssdm_op_PartSelect.i64.i64.i32.i32(i64 %tmp_V_2_4_cast, i32 63, i32 0)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_44 : Operation 404 [1/1] (4.06ns)   --->   "%tmp_148_4 = call i64 @llvm.cttz.i64(i64 %p_Result_35_4, i1 true) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_167 = trunc i64 %tmp_148_4 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_44 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_168 = trunc i64 %tmp_148_4 to i8" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_44 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_V_2_5_cast = zext i62 %tmp_V_2_5 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_44 : Operation 408 [1/1] (0.00ns)   --->   "%p_Result_35_5 = call i64 @_ssdm_op_PartSelect.i64.i64.i32.i32(i64 %tmp_V_2_5_cast, i32 63, i32 0)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_44 : Operation 409 [1/1] (4.06ns)   --->   "%tmp_148_5 = call i64 @llvm.cttz.i64(i64 %p_Result_35_5, i1 true) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_178 = trunc i64 %tmp_148_5 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_44 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_179 = trunc i64 %tmp_148_5 to i8" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_44 : Operation 412 [1/1] (2.78ns)   --->   "%tmp_145_6 = icmp eq i63 %p_Val2_55_6, 0" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 413 [1/1] (3.46ns)   --->   "%tmp_147_6_cast = sub i62 0, %tmp_187" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 414 [1/1] (1.34ns)   --->   "%tmp_V_2_6 = select i1 %tmp_188, i62 %tmp_147_6_cast, i62 %tmp_187" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 415 [1/1] (2.78ns)   --->   "%tmp_145_7 = icmp eq i63 %p_Val2_55_7, 0" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 416 [1/1] (3.46ns)   --->   "%tmp_147_7_cast = sub i62 0, %tmp_198" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 417 [1/1] (1.34ns)   --->   "%tmp_V_2_7 = select i1 %tmp_199, i62 %tmp_147_7_cast, i62 %tmp_198" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 418 [1/1] (0.00ns)   --->   "%OP1_V_8_cast = sext i32 %cells_bin_V_load_8 to i63" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_44 : Operation 419 [1/1] (8.51ns)   --->   "%p_Val2_55_8 = mul i63 %OP2_V_cast, %OP1_V_8_cast" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_209 = trunc i63 %p_Val2_55_8 to i62" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_44 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_210 = call i1 @_ssdm_op_BitSelect.i1.i63.i32(i63 %p_Val2_55_8, i32 62)" [hog_svm_fpga/xillybus_wrapper.cpp:185]

 <State 45> : 8.14ns
ST_45 : Operation 422 [5/6] (6.41ns)   --->   "%f_9 = uitofp i32 %p_012_0_i to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 423 [5/6] (6.41ns)   --->   "%f_9_1 = uitofp i32 %p_012_0_i_1 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 424 [6/6] (6.41ns)   --->   "%f_9_2 = uitofp i32 %p_012_0_i_2 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 425 [6/6] (6.41ns)   --->   "%f_9_3 = uitofp i32 %p_012_0_i_3 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 426 [1/1] (0.99ns)   --->   "%msb_idx_2_4 = xor i32 %tmp_167, 63" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_169 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %msb_idx_2_4, i32 5, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_45 : Operation 428 [1/1] (2.45ns)   --->   "%icmp6 = icmp eq i27 %tmp_169, 0" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_4)   --->   "%tmp_170 = trunc i62 %tmp_V_2_4 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_45 : Operation 430 [1/1] (2.55ns)   --->   "%tmp_150_4 = sub nsw i32 31, %msb_idx_2_4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_4)   --->   "%tmp32_V_13_4 = shl i32 %tmp_170, %tmp_150_4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_171 = trunc i32 %msb_idx_2_4 to i6" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_45 : Operation 433 [1/1] (1.82ns)   --->   "%tmp_172 = add i6 -31, %tmp_171" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_4)   --->   "%tmp_173 = zext i6 %tmp_172 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_45 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_4)   --->   "%tmp_174 = lshr i64 %tmp_V_2_4_cast, %tmp_173" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_4)   --->   "%tmp_175 = trunc i64 %tmp_174 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_45 : Operation 437 [1/1] (4.59ns) (out node of the LUT)   --->   "%p_012_0_i_4 = select i1 %icmp6, i32 %tmp32_V_13_4, i32 %tmp_175" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 438 [1/1] (0.99ns)   --->   "%msb_idx_2_5 = xor i32 %tmp_178, 63" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_180 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %msb_idx_2_5, i32 5, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_45 : Operation 440 [1/1] (2.45ns)   --->   "%icmp7 = icmp eq i27 %tmp_180, 0" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_5)   --->   "%tmp_181 = trunc i62 %tmp_V_2_5 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_45 : Operation 442 [1/1] (2.55ns)   --->   "%tmp_150_5 = sub nsw i32 31, %msb_idx_2_5" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_5)   --->   "%tmp32_V_13_5 = shl i32 %tmp_181, %tmp_150_5" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_182 = trunc i32 %msb_idx_2_5 to i6" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_45 : Operation 445 [1/1] (1.82ns)   --->   "%tmp_183 = add i6 -31, %tmp_182" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_5)   --->   "%tmp_184 = zext i6 %tmp_183 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_45 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_5)   --->   "%tmp_185 = lshr i64 %tmp_V_2_5_cast, %tmp_184" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_5)   --->   "%tmp_186 = trunc i64 %tmp_185 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_45 : Operation 449 [1/1] (4.59ns) (out node of the LUT)   --->   "%p_012_0_i_5 = select i1 %icmp7, i32 %tmp32_V_13_5, i32 %tmp_186" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_V_2_6_cast = zext i62 %tmp_V_2_6 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_45 : Operation 451 [1/1] (0.00ns)   --->   "%p_Result_35_6 = call i64 @_ssdm_op_PartSelect.i64.i64.i32.i32(i64 %tmp_V_2_6_cast, i32 63, i32 0)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_45 : Operation 452 [1/1] (4.06ns)   --->   "%tmp_148_6 = call i64 @llvm.cttz.i64(i64 %p_Result_35_6, i1 true) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_189 = trunc i64 %tmp_148_6 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_45 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_190 = trunc i64 %tmp_148_6 to i8" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_45 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_V_2_7_cast = zext i62 %tmp_V_2_7 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_45 : Operation 456 [1/1] (0.00ns)   --->   "%p_Result_35_7 = call i64 @_ssdm_op_PartSelect.i64.i64.i32.i32(i64 %tmp_V_2_7_cast, i32 63, i32 0)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_45 : Operation 457 [1/1] (4.06ns)   --->   "%tmp_148_7 = call i64 @llvm.cttz.i64(i64 %p_Result_35_7, i1 true) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_200 = trunc i64 %tmp_148_7 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_45 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_201 = trunc i64 %tmp_148_7 to i8" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_45 : Operation 460 [1/1] (2.78ns)   --->   "%tmp_145_8 = icmp eq i63 %p_Val2_55_8, 0" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 461 [1/1] (3.46ns)   --->   "%tmp_147_8_cast = sub i62 0, %tmp_209" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 462 [1/1] (1.34ns)   --->   "%tmp_V_2_8 = select i1 %tmp_210, i62 %tmp_147_8_cast, i62 %tmp_209" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 46> : 8.14ns
ST_46 : Operation 463 [4/6] (6.41ns)   --->   "%f_9 = uitofp i32 %p_012_0_i to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 464 [4/6] (6.41ns)   --->   "%f_9_1 = uitofp i32 %p_012_0_i_1 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 465 [5/6] (6.41ns)   --->   "%f_9_2 = uitofp i32 %p_012_0_i_2 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 466 [5/6] (6.41ns)   --->   "%f_9_3 = uitofp i32 %p_012_0_i_3 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 467 [6/6] (6.41ns)   --->   "%f_9_4 = uitofp i32 %p_012_0_i_4 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 468 [6/6] (6.41ns)   --->   "%f_9_5 = uitofp i32 %p_012_0_i_5 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 469 [1/1] (0.99ns)   --->   "%msb_idx_2_6 = xor i32 %tmp_189, 63" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_191 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %msb_idx_2_6, i32 5, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_46 : Operation 471 [1/1] (2.45ns)   --->   "%icmp8 = icmp eq i27 %tmp_191, 0" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_6)   --->   "%tmp_192 = trunc i62 %tmp_V_2_6 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_46 : Operation 473 [1/1] (2.55ns)   --->   "%tmp_150_6 = sub nsw i32 31, %msb_idx_2_6" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_6)   --->   "%tmp32_V_13_6 = shl i32 %tmp_192, %tmp_150_6" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_193 = trunc i32 %msb_idx_2_6 to i6" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_46 : Operation 476 [1/1] (1.82ns)   --->   "%tmp_194 = add i6 -31, %tmp_193" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_6)   --->   "%tmp_195 = zext i6 %tmp_194 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_46 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_6)   --->   "%tmp_196 = lshr i64 %tmp_V_2_6_cast, %tmp_195" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_6)   --->   "%tmp_197 = trunc i64 %tmp_196 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_46 : Operation 480 [1/1] (4.59ns) (out node of the LUT)   --->   "%p_012_0_i_6 = select i1 %icmp8, i32 %tmp32_V_13_6, i32 %tmp_197" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 481 [1/1] (0.99ns)   --->   "%msb_idx_2_7 = xor i32 %tmp_200, 63" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_202 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %msb_idx_2_7, i32 5, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_46 : Operation 483 [1/1] (2.45ns)   --->   "%icmp9 = icmp eq i27 %tmp_202, 0" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_7)   --->   "%tmp_203 = trunc i62 %tmp_V_2_7 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_46 : Operation 485 [1/1] (2.55ns)   --->   "%tmp_150_7 = sub nsw i32 31, %msb_idx_2_7" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_7)   --->   "%tmp32_V_13_7 = shl i32 %tmp_203, %tmp_150_7" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_204 = trunc i32 %msb_idx_2_7 to i6" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_46 : Operation 488 [1/1] (1.82ns)   --->   "%tmp_205 = add i6 -31, %tmp_204" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_7)   --->   "%tmp_206 = zext i6 %tmp_205 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_46 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_7)   --->   "%tmp_207 = lshr i64 %tmp_V_2_7_cast, %tmp_206" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_7)   --->   "%tmp_208 = trunc i64 %tmp_207 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_46 : Operation 492 [1/1] (4.59ns) (out node of the LUT)   --->   "%p_012_0_i_7 = select i1 %icmp9, i32 %tmp32_V_13_7, i32 %tmp_208" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_V_2_8_cast = zext i62 %tmp_V_2_8 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_46 : Operation 494 [1/1] (0.00ns)   --->   "%p_Result_35_8 = call i64 @_ssdm_op_PartSelect.i64.i64.i32.i32(i64 %tmp_V_2_8_cast, i32 63, i32 0)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_46 : Operation 495 [1/1] (4.06ns)   --->   "%tmp_148_8 = call i64 @llvm.cttz.i64(i64 %p_Result_35_8, i1 true) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_211 = trunc i64 %tmp_148_8 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_46 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_212 = trunc i64 %tmp_148_8 to i8" [hog_svm_fpga/xillybus_wrapper.cpp:185]

 <State 47> : 8.14ns
ST_47 : Operation 498 [3/6] (6.41ns)   --->   "%f_9 = uitofp i32 %p_012_0_i to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 499 [3/6] (6.41ns)   --->   "%f_9_1 = uitofp i32 %p_012_0_i_1 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 500 [4/6] (6.41ns)   --->   "%f_9_2 = uitofp i32 %p_012_0_i_2 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 501 [4/6] (6.41ns)   --->   "%f_9_3 = uitofp i32 %p_012_0_i_3 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 502 [5/6] (6.41ns)   --->   "%f_9_4 = uitofp i32 %p_012_0_i_4 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 503 [5/6] (6.41ns)   --->   "%f_9_5 = uitofp i32 %p_012_0_i_5 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 504 [6/6] (6.41ns)   --->   "%f_9_6 = uitofp i32 %p_012_0_i_6 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 505 [6/6] (6.41ns)   --->   "%f_9_7 = uitofp i32 %p_012_0_i_7 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 506 [1/1] (0.99ns)   --->   "%msb_idx_2_8 = xor i32 %tmp_211, 63" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_213 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %msb_idx_2_8, i32 5, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_47 : Operation 508 [1/1] (2.45ns)   --->   "%icmp10 = icmp eq i27 %tmp_213, 0" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_8)   --->   "%tmp_214 = trunc i62 %tmp_V_2_8 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_47 : Operation 510 [1/1] (2.55ns)   --->   "%tmp_150_8 = sub nsw i32 31, %msb_idx_2_8" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_8)   --->   "%tmp32_V_13_8 = shl i32 %tmp_214, %tmp_150_8" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_215 = trunc i32 %msb_idx_2_8 to i6" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_47 : Operation 513 [1/1] (1.82ns)   --->   "%tmp_216 = add i6 -31, %tmp_215" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_8)   --->   "%tmp_217 = zext i6 %tmp_216 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_47 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_8)   --->   "%tmp_218 = lshr i64 %tmp_V_2_8_cast, %tmp_217" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node p_012_0_i_8)   --->   "%tmp_219 = trunc i64 %tmp_218 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_47 : Operation 517 [1/1] (4.59ns) (out node of the LUT)   --->   "%p_012_0_i_8 = select i1 %icmp10, i32 %tmp32_V_13_8, i32 %tmp_219" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 48> : 6.41ns
ST_48 : Operation 518 [2/6] (6.41ns)   --->   "%f_9 = uitofp i32 %p_012_0_i to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 519 [2/6] (6.41ns)   --->   "%f_9_1 = uitofp i32 %p_012_0_i_1 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 520 [3/6] (6.41ns)   --->   "%f_9_2 = uitofp i32 %p_012_0_i_2 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 521 [3/6] (6.41ns)   --->   "%f_9_3 = uitofp i32 %p_012_0_i_3 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 522 [4/6] (6.41ns)   --->   "%f_9_4 = uitofp i32 %p_012_0_i_4 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 523 [4/6] (6.41ns)   --->   "%f_9_5 = uitofp i32 %p_012_0_i_5 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 524 [5/6] (6.41ns)   --->   "%f_9_6 = uitofp i32 %p_012_0_i_6 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 525 [5/6] (6.41ns)   --->   "%f_9_7 = uitofp i32 %p_012_0_i_7 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 526 [6/6] (6.41ns)   --->   "%f_9_8 = uitofp i32 %p_012_0_i_8 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 49> : 7.96ns
ST_49 : Operation 527 [1/6] (6.41ns)   --->   "%f_9 = uitofp i32 %p_012_0_i to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 528 [1/1] (0.00ns)   --->   "%tmp32_V_8 = bitcast float %f_9 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_49 : Operation 529 [1/1] (0.00ns)   --->   "%p_Result_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_8, i32 23, i32 30)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_49 : Operation 530 [1/1] (1.55ns)   --->   "%tmp_89 = icmp ne i8 %p_Result_9, -98" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 531 [1/6] (6.41ns)   --->   "%f_9_1 = uitofp i32 %p_012_0_i_1 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 532 [1/1] (0.00ns)   --->   "%tmp32_V_20_1 = bitcast float %f_9_1 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_49 : Operation 533 [1/1] (0.00ns)   --->   "%p_Result_22_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_20_1, i32 23, i32 30)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_49 : Operation 534 [1/1] (1.55ns)   --->   "%tmp_152_1 = icmp ne i8 %p_Result_22_1, -98" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 535 [2/6] (6.41ns)   --->   "%f_9_2 = uitofp i32 %p_012_0_i_2 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 536 [2/6] (6.41ns)   --->   "%f_9_3 = uitofp i32 %p_012_0_i_3 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 537 [3/6] (6.41ns)   --->   "%f_9_4 = uitofp i32 %p_012_0_i_4 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 538 [3/6] (6.41ns)   --->   "%f_9_5 = uitofp i32 %p_012_0_i_5 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 539 [4/6] (6.41ns)   --->   "%f_9_6 = uitofp i32 %p_012_0_i_6 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 540 [4/6] (6.41ns)   --->   "%f_9_7 = uitofp i32 %p_012_0_i_7 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 541 [5/6] (6.41ns)   --->   "%f_9_8 = uitofp i32 %p_012_0_i_8 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 50> : 7.96ns
ST_50 : Operation 542 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_35 = sub i8 -98, %tmp_124" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_36 = zext i1 %tmp_89 to i8" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_50 : Operation 544 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Repl2_7_trunc = add i8 %tmp_36, %tmp_35" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_37 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_122, i8 %p_Repl2_7_trunc)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_50 : Operation 546 [1/1] (0.00ns)   --->   "%p_Result_s_27 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_8, i9 %tmp_37, i32 23, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_50 : Operation 547 [1/1] (0.00ns)   --->   "%f_5 = bitcast i32 %p_Result_s_27 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_50 : Operation 548 [1/1] (0.69ns)   --->   "%p_03_i = select i1 %tmp_80, float 0.000000e+00, float %f_5" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_90 = zext i32 %indvars_iv_in_mid2 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_50 : Operation 550 [1/1] (0.00ns)   --->   "%hog_addr = getelementptr [1764 x float]* %hog, i64 0, i64 %tmp_90" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_50 : Operation 551 [1/1] (3.25ns)   --->   "store float %p_03_i, float* %hog_addr, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_50 : Operation 552 [1/1] (2.55ns)   --->   "%tmp_91 = add nsw i32 1, %indvars_iv_in_mid2" [hog_svm_fpga/xillybus_wrapper.cpp:183]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 553 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_39 = sub i8 -98, %tmp_135" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_40 = zext i1 %tmp_152_1 to i8" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_50 : Operation 555 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Repl2_7_trunc_1 = add i8 %tmp_40, %tmp_39" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_41 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_133, i8 %p_Repl2_7_trunc_1)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_50 : Operation 557 [1/1] (0.00ns)   --->   "%p_Result_37_1 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_20_1, i9 %tmp_41, i32 23, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_50 : Operation 558 [1/1] (0.00ns)   --->   "%f_5_1 = bitcast i32 %p_Result_37_1 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_50 : Operation 559 [1/1] (0.69ns)   --->   "%p_03_i_1 = select i1 %tmp_145_1, float 0.000000e+00, float %f_5_1" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_154_1 = zext i32 %tmp_91 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_50 : Operation 561 [1/1] (0.00ns)   --->   "%hog_addr_1 = getelementptr [1764 x float]* %hog, i64 0, i64 %tmp_154_1" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_50 : Operation 562 [1/1] (3.25ns)   --->   "store float %p_03_i_1, float* %hog_addr_1, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_50 : Operation 563 [1/6] (6.41ns)   --->   "%f_9_2 = uitofp i32 %p_012_0_i_2 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 564 [1/1] (0.00ns)   --->   "%tmp32_V_20_2 = bitcast float %f_9_2 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_50 : Operation 565 [1/1] (0.00ns)   --->   "%p_Result_22_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_20_2, i32 23, i32 30)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_50 : Operation 566 [1/1] (1.55ns)   --->   "%tmp_152_2 = icmp ne i8 %p_Result_22_2, -98" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 567 [1/6] (6.41ns)   --->   "%f_9_3 = uitofp i32 %p_012_0_i_3 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 568 [1/1] (0.00ns)   --->   "%tmp32_V_20_3 = bitcast float %f_9_3 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_50 : Operation 569 [1/1] (0.00ns)   --->   "%p_Result_22_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_20_3, i32 23, i32 30)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_50 : Operation 570 [1/1] (1.55ns)   --->   "%tmp_152_3 = icmp ne i8 %p_Result_22_3, -98" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 571 [2/6] (6.41ns)   --->   "%f_9_4 = uitofp i32 %p_012_0_i_4 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 572 [2/6] (6.41ns)   --->   "%f_9_5 = uitofp i32 %p_012_0_i_5 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 573 [3/6] (6.41ns)   --->   "%f_9_6 = uitofp i32 %p_012_0_i_6 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 574 [3/6] (6.41ns)   --->   "%f_9_7 = uitofp i32 %p_012_0_i_7 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 575 [4/6] (6.41ns)   --->   "%f_9_8 = uitofp i32 %p_012_0_i_8 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 51> : 7.96ns
ST_51 : Operation 576 [1/1] (2.55ns)   --->   "%tmp_155_1 = add nsw i32 2, %indvars_iv_in_mid2" [hog_svm_fpga/xillybus_wrapper.cpp:183]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_43 = sub i8 -98, %tmp_146" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_44 = zext i1 %tmp_152_2 to i8" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_51 : Operation 579 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Repl2_7_trunc_2 = add i8 %tmp_44, %tmp_43" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_45 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_144, i8 %p_Repl2_7_trunc_2)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_51 : Operation 581 [1/1] (0.00ns)   --->   "%p_Result_37_2 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_20_2, i9 %tmp_45, i32 23, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_51 : Operation 582 [1/1] (0.00ns)   --->   "%f_5_2 = bitcast i32 %p_Result_37_2 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_51 : Operation 583 [1/1] (0.69ns)   --->   "%p_03_i_2 = select i1 %tmp_145_2, float 0.000000e+00, float %f_5_2" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_154_2 = zext i32 %tmp_155_1 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_51 : Operation 585 [1/1] (0.00ns)   --->   "%hog_addr_2 = getelementptr [1764 x float]* %hog, i64 0, i64 %tmp_154_2" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_51 : Operation 586 [1/1] (3.25ns)   --->   "store float %p_03_i_2, float* %hog_addr_2, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_51 : Operation 587 [1/1] (2.55ns)   --->   "%tmp_155_2 = add nsw i32 3, %indvars_iv_in_mid2" [hog_svm_fpga/xillybus_wrapper.cpp:183]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 588 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_47 = sub i8 -98, %tmp_157" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_48 = zext i1 %tmp_152_3 to i8" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_51 : Operation 590 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Repl2_7_trunc_3 = add i8 %tmp_48, %tmp_47" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_49 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_155, i8 %p_Repl2_7_trunc_3)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_51 : Operation 592 [1/1] (0.00ns)   --->   "%p_Result_37_3 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_20_3, i9 %tmp_49, i32 23, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_51 : Operation 593 [1/1] (0.00ns)   --->   "%f_5_3 = bitcast i32 %p_Result_37_3 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_51 : Operation 594 [1/1] (0.69ns)   --->   "%p_03_i_3 = select i1 %tmp_145_3, float 0.000000e+00, float %f_5_3" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_154_3 = zext i32 %tmp_155_2 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_51 : Operation 596 [1/1] (0.00ns)   --->   "%hog_addr_3 = getelementptr [1764 x float]* %hog, i64 0, i64 %tmp_154_3" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_51 : Operation 597 [1/1] (3.25ns)   --->   "store float %p_03_i_3, float* %hog_addr_3, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_51 : Operation 598 [1/6] (6.41ns)   --->   "%f_9_4 = uitofp i32 %p_012_0_i_4 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 599 [1/1] (0.00ns)   --->   "%tmp32_V_20_4 = bitcast float %f_9_4 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_51 : Operation 600 [1/1] (0.00ns)   --->   "%p_Result_22_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_20_4, i32 23, i32 30)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_51 : Operation 601 [1/1] (1.55ns)   --->   "%tmp_152_4 = icmp ne i8 %p_Result_22_4, -98" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 602 [1/6] (6.41ns)   --->   "%f_9_5 = uitofp i32 %p_012_0_i_5 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 603 [1/1] (0.00ns)   --->   "%tmp32_V_20_5 = bitcast float %f_9_5 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_51 : Operation 604 [1/1] (0.00ns)   --->   "%p_Result_22_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_20_5, i32 23, i32 30)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_51 : Operation 605 [1/1] (1.55ns)   --->   "%tmp_152_5 = icmp ne i8 %p_Result_22_5, -98" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 606 [2/6] (6.41ns)   --->   "%f_9_6 = uitofp i32 %p_012_0_i_6 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 607 [2/6] (6.41ns)   --->   "%f_9_7 = uitofp i32 %p_012_0_i_7 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 608 [3/6] (6.41ns)   --->   "%f_9_8 = uitofp i32 %p_012_0_i_8 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 52> : 7.96ns
ST_52 : Operation 609 [1/1] (2.55ns)   --->   "%tmp_155_3 = add nsw i32 4, %indvars_iv_in_mid2" [hog_svm_fpga/xillybus_wrapper.cpp:183]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_51 = sub i8 -98, %tmp_168" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_52 = zext i1 %tmp_152_4 to i8" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_52 : Operation 612 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Repl2_7_trunc_4 = add i8 %tmp_52, %tmp_51" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_53 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_166, i8 %p_Repl2_7_trunc_4)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_52 : Operation 614 [1/1] (0.00ns)   --->   "%p_Result_37_4 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_20_4, i9 %tmp_53, i32 23, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_52 : Operation 615 [1/1] (0.00ns)   --->   "%f_5_4 = bitcast i32 %p_Result_37_4 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_52 : Operation 616 [1/1] (0.69ns)   --->   "%p_03_i_4 = select i1 %tmp_145_4, float 0.000000e+00, float %f_5_4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_154_4 = zext i32 %tmp_155_3 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_52 : Operation 618 [1/1] (0.00ns)   --->   "%hog_addr_4 = getelementptr [1764 x float]* %hog, i64 0, i64 %tmp_154_4" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_52 : Operation 619 [1/1] (3.25ns)   --->   "store float %p_03_i_4, float* %hog_addr_4, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_52 : Operation 620 [1/1] (2.55ns)   --->   "%tmp_155_4 = add nsw i32 5, %indvars_iv_in_mid2" [hog_svm_fpga/xillybus_wrapper.cpp:183]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_55 = sub i8 -98, %tmp_179" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_56 = zext i1 %tmp_152_5 to i8" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_52 : Operation 623 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Repl2_7_trunc_5 = add i8 %tmp_56, %tmp_55" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_92 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_177, i8 %p_Repl2_7_trunc_5)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_52 : Operation 625 [1/1] (0.00ns)   --->   "%p_Result_37_5 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_20_5, i9 %tmp_92, i32 23, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_52 : Operation 626 [1/1] (0.00ns)   --->   "%f_5_5 = bitcast i32 %p_Result_37_5 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_52 : Operation 627 [1/1] (0.69ns)   --->   "%p_03_i_5 = select i1 %tmp_145_5, float 0.000000e+00, float %f_5_5" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_154_5 = zext i32 %tmp_155_4 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_52 : Operation 629 [1/1] (0.00ns)   --->   "%hog_addr_5 = getelementptr [1764 x float]* %hog, i64 0, i64 %tmp_154_5" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_52 : Operation 630 [1/1] (3.25ns)   --->   "store float %p_03_i_5, float* %hog_addr_5, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_52 : Operation 631 [1/6] (6.41ns)   --->   "%f_9_6 = uitofp i32 %p_012_0_i_6 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 632 [1/1] (0.00ns)   --->   "%tmp32_V_20_6 = bitcast float %f_9_6 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_52 : Operation 633 [1/1] (0.00ns)   --->   "%p_Result_22_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_20_6, i32 23, i32 30)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_52 : Operation 634 [1/1] (1.55ns)   --->   "%tmp_152_6 = icmp ne i8 %p_Result_22_6, -98" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 635 [1/6] (6.41ns)   --->   "%f_9_7 = uitofp i32 %p_012_0_i_7 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 636 [1/1] (0.00ns)   --->   "%tmp32_V_20_7 = bitcast float %f_9_7 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_52 : Operation 637 [1/1] (0.00ns)   --->   "%p_Result_22_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_20_7, i32 23, i32 30)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_52 : Operation 638 [1/1] (1.55ns)   --->   "%tmp_152_7 = icmp ne i8 %p_Result_22_7, -98" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 639 [2/6] (6.41ns)   --->   "%f_9_8 = uitofp i32 %p_012_0_i_8 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 53> : 7.96ns
ST_53 : Operation 640 [1/1] (2.55ns)   --->   "%tmp_155_5 = add nsw i32 6, %indvars_iv_in_mid2" [hog_svm_fpga/xillybus_wrapper.cpp:183]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 641 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_94 = sub i8 -98, %tmp_190" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_95 = zext i1 %tmp_152_6 to i8" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_53 : Operation 643 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Repl2_7_trunc_6 = add i8 %tmp_95, %tmp_94" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_96 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_188, i8 %p_Repl2_7_trunc_6)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_53 : Operation 645 [1/1] (0.00ns)   --->   "%p_Result_37_6 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_20_6, i9 %tmp_96, i32 23, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_53 : Operation 646 [1/1] (0.00ns)   --->   "%f_5_6 = bitcast i32 %p_Result_37_6 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_53 : Operation 647 [1/1] (0.69ns)   --->   "%p_03_i_6 = select i1 %tmp_145_6, float 0.000000e+00, float %f_5_6" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_154_6 = zext i32 %tmp_155_5 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_53 : Operation 649 [1/1] (0.00ns)   --->   "%hog_addr_6 = getelementptr [1764 x float]* %hog, i64 0, i64 %tmp_154_6" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_53 : Operation 650 [1/1] (3.25ns)   --->   "store float %p_03_i_6, float* %hog_addr_6, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_53 : Operation 651 [1/1] (2.55ns)   --->   "%tmp_155_6 = add nsw i32 7, %indvars_iv_in_mid2" [hog_svm_fpga/xillybus_wrapper.cpp:183]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 652 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_98 = sub i8 -98, %tmp_201" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_99 = zext i1 %tmp_152_7 to i8" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_53 : Operation 654 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Repl2_7_trunc_7 = add i8 %tmp_99, %tmp_98" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_100 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_199, i8 %p_Repl2_7_trunc_7)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_53 : Operation 656 [1/1] (0.00ns)   --->   "%p_Result_37_7 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_20_7, i9 %tmp_100, i32 23, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_53 : Operation 657 [1/1] (0.00ns)   --->   "%f_5_7 = bitcast i32 %p_Result_37_7 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_53 : Operation 658 [1/1] (0.69ns)   --->   "%p_03_i_7 = select i1 %tmp_145_7, float 0.000000e+00, float %f_5_7" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_154_7 = zext i32 %tmp_155_6 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_53 : Operation 660 [1/1] (0.00ns)   --->   "%hog_addr_7 = getelementptr [1764 x float]* %hog, i64 0, i64 %tmp_154_7" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_53 : Operation 661 [1/1] (3.25ns)   --->   "store float %p_03_i_7, float* %hog_addr_7, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_53 : Operation 662 [1/6] (6.41ns)   --->   "%f_9_8 = uitofp i32 %p_012_0_i_8 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 663 [1/1] (0.00ns)   --->   "%tmp32_V_20_8 = bitcast float %f_9_8 to i32" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_53 : Operation 664 [1/1] (0.00ns)   --->   "%p_Result_22_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_20_8, i32 23, i32 30)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_53 : Operation 665 [1/1] (1.55ns)   --->   "%tmp_152_8 = icmp ne i8 %p_Result_22_8, -98" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 54> : 7.62ns
ST_54 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [hog_svm_fpga/xillybus_wrapper.cpp:181]
ST_54 : Operation 667 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:182]
ST_54 : Operation 668 [1/1] (2.55ns)   --->   "%tmp_155_7 = add nsw i32 8, %indvars_iv_in_mid2" [hog_svm_fpga/xillybus_wrapper.cpp:183]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 669 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_102 = sub i8 -98, %tmp_212" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_103 = zext i1 %tmp_152_8 to i8" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_54 : Operation 671 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Repl2_7_trunc_8 = add i8 %tmp_103, %tmp_102" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_104 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_210, i8 %p_Repl2_7_trunc_8)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_54 : Operation 673 [1/1] (0.00ns)   --->   "%p_Result_37_8 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_20_8, i9 %tmp_104, i32 23, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_54 : Operation 674 [1/1] (0.00ns)   --->   "%f_5_8 = bitcast i32 %p_Result_37_8 to float" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_54 : Operation 675 [1/1] (0.69ns)   --->   "%p_03_i_8 = select i1 %tmp_145_8, float 0.000000e+00, float %f_5_8" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_154_8 = zext i32 %tmp_155_7 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_54 : Operation 677 [1/1] (0.00ns)   --->   "%hog_addr_8 = getelementptr [1764 x float]* %hog, i64 0, i64 %tmp_154_8" [hog_svm_fpga/xillybus_wrapper.cpp:185]
ST_54 : Operation 678 [1/1] (3.25ns)   --->   "store float %p_03_i_8, float* %hog_addr_8, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:185]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_54 : Operation 679 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_33)" [hog_svm_fpga/xillybus_wrapper.cpp:187]
ST_54 : Operation 680 [1/1] (0.00ns)   --->   "br label %1" [hog_svm_fpga/xillybus_wrapper.cpp:180]

 <State 55> : 0.00ns
ST_55 : Operation 681 [1/1] (0.00ns)   --->   "br label %.loopexit"


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten6') with incoming values : ('indvar_flatten_next7') [7]  (1.77 ns)

 <State 2>: 5.88ns
The critical path consists of the following:
	'phi' operation ('i', hog_svm_fpga/xillybus_wrapper.cpp:163) with incoming values : ('i_cast_mid2_v', hog_svm_fpga/xillybus_wrapper.cpp:163) [9]  (0 ns)
	'add' operation ('i_2_mid1', hog_svm_fpga/xillybus_wrapper.cpp:172) [24]  (1.65 ns)
	'select' operation ('p_v1', hog_svm_fpga/xillybus_wrapper.cpp:172) [25]  (0.98 ns)
	'getelementptr' operation ('cells_mag_sq_V_addr_1', hog_svm_fpga/xillybus_wrapper.cpp:172) [32]  (0 ns)
	'load' operation ('__Val2__', hog_svm_fpga/xillybus_wrapper.cpp:172) on array 'cells_mag_sq_V' [34]  (3.25 ns)

 <State 3>: 4.9ns
The critical path consists of the following:
	'add' operation ('j', hog_svm_fpga/xillybus_wrapper.cpp:173) [35]  (1.65 ns)
	'getelementptr' operation ('cells_mag_sq_V_addr_3', hog_svm_fpga/xillybus_wrapper.cpp:174) [41]  (0 ns)
	'load' operation ('__Val2__', hog_svm_fpga/xillybus_wrapper.cpp:174) on array 'cells_mag_sq_V' [43]  (3.25 ns)

 <State 4>: 6.77ns
The critical path consists of the following:
	'load' operation ('__Val2__', hog_svm_fpga/xillybus_wrapper.cpp:171) on array 'cells_mag_sq_V' [33]  (3.25 ns)
	'add' operation ('tmp25', hog_svm_fpga/xillybus_wrapper.cpp:174) [45]  (3.52 ns)

 <State 5>: 8.56ns
The critical path consists of the following:
	'load' operation ('__Val2__', hog_svm_fpga/xillybus_wrapper.cpp:173) on array 'cells_mag_sq_V' [42]  (3.25 ns)
	'add' operation ('tmp24', hog_svm_fpga/xillybus_wrapper.cpp:174) [44]  (0 ns)
	'add' operation ('__Val2__', hog_svm_fpga/xillybus_wrapper.cpp:174) [46]  (5.31 ns)

 <State 6>: 3.52ns
The critical path consists of the following:
	'sub' operation ('tmp_31', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176) [49]  (3.52 ns)

 <State 7>: 5.54ns
The critical path consists of the following:
	'select' operation ('__Val2__', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176) [50]  (1.48 ns)
	'cttz' operation ('tmp_32', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176) [52]  (4.06 ns)

 <State 8>: 8.14ns
The critical path consists of the following:
	'xor' operation ('msb_idx', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176) [55]  (0.993 ns)
	'sub' operation ('tmp_58', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176) [59]  (2.55 ns)
	'shl' operation ('tmp32.V', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176) [60]  (0 ns)
	'select' operation ('tmp32.V', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176) [66]  (4.59 ns)

 <State 9>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176) [67]  (6.41 ns)

 <State 10>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176) [67]  (6.41 ns)

 <State 11>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176) [67]  (6.41 ns)

 <State 12>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176) [67]  (6.41 ns)

 <State 13>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176) [67]  (6.41 ns)

 <State 14>: 7.96ns
The critical path consists of the following:
	'uitofp' operation ('f', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176) [67]  (6.41 ns)
	'icmp' operation ('tmp_59', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176) [70]  (1.55 ns)

 <State 15>: 6.92ns
The critical path consists of the following:
	'sub' operation ('tmp_23', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176) [71]  (0 ns)
	'add' operation ('p_Repl2_1_trunc', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176) [73]  (3.67 ns)
	'sub' operation ('p_op', hog_svm_fpga/hardware_approximation.cpp:111->hog_svm_fpga/xillybus_wrapper.cpp:176) [78]  (2.55 ns)
	'select' operation ('yn', hog_svm_fpga/hardware_approximation.cpp:109->hog_svm_fpga/xillybus_wrapper.cpp:176) [80]  (0.698 ns)

 <State 16>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('yn_sq', hog_svm_fpga/hardware_approximation.cpp:115->hog_svm_fpga/xillybus_wrapper.cpp:176) [83]  (5.7 ns)

 <State 17>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('yn_sq', hog_svm_fpga/hardware_approximation.cpp:115->hog_svm_fpga/xillybus_wrapper.cpp:176) [83]  (5.7 ns)

 <State 18>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('yn_sq', hog_svm_fpga/hardware_approximation.cpp:115->hog_svm_fpga/xillybus_wrapper.cpp:176) [83]  (5.7 ns)

 <State 19>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('yn_sq', hog_svm_fpga/hardware_approximation.cpp:115->hog_svm_fpga/xillybus_wrapper.cpp:176) [83]  (5.7 ns)

 <State 20>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('yn_sq_x', hog_svm_fpga/hardware_approximation.cpp:116->hog_svm_fpga/xillybus_wrapper.cpp:176) [84]  (5.7 ns)

 <State 21>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('yn_sq_x', hog_svm_fpga/hardware_approximation.cpp:116->hog_svm_fpga/xillybus_wrapper.cpp:176) [84]  (5.7 ns)

 <State 22>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('yn_sq_x', hog_svm_fpga/hardware_approximation.cpp:116->hog_svm_fpga/xillybus_wrapper.cpp:176) [84]  (5.7 ns)

 <State 23>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('yn_sq_x', hog_svm_fpga/hardware_approximation.cpp:116->hog_svm_fpga/xillybus_wrapper.cpp:176) [84]  (5.7 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_63', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176) [85]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_63', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176) [85]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_63', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176) [85]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_63', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176) [85]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_63', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176) [85]  (7.26 ns)

 <State 29>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176) [86]  (5.7 ns)

 <State 30>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176) [86]  (5.7 ns)

 <State 31>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176) [86]  (5.7 ns)

 <State 32>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176) [86]  (5.7 ns)

 <State 33>: 8.33ns
The critical path consists of the following:
	'fpext' operation ('d', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176) [87]  (5.55 ns)
	'icmp' operation ('tmp_65', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176) [98]  (2.79 ns)

 <State 34>: 5.72ns
The critical path consists of the following:
	'sub' operation ('F2', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176) [99]  (1.55 ns)
	'icmp' operation ('tmp_67', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176) [100]  (1.99 ns)
	'select' operation ('sh_amt', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176) [103]  (0.697 ns)
	'icmp' operation ('icmp1', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176) [109]  (1.49 ns)

 <State 35>: 7.58ns
The critical path consists of the following:
	'icmp' operation ('tmp_72', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176) [107]  (1.99 ns)
	'and' operation ('sel_tmp9', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176) [118]  (0.978 ns)
	'select' operation ('tmp_107', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176) [132]  (4.61 ns)

 <State 36>: 5.15ns
The critical path consists of the following:
	'shl' operation ('tmp_76', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176) [112]  (0 ns)
	'select' operation ('tmp_86', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176) [129]  (0 ns)
	'select' operation ('tmp_108', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176) [133]  (4.42 ns)
	'select' operation ('tmp_109', hog_svm_fpga/hardware_approximation.cpp:117->hog_svm_fpga/xillybus_wrapper.cpp:176) [134]  (0.733 ns)

 <State 37>: 3.25ns
The critical path consists of the following:
	'phi' operation ('hog_index_2', hog_svm_fpga/xillybus_wrapper.cpp:165) with incoming values : ('hog_index_1_mid2', hog_svm_fpga/xillybus_wrapper.cpp:165) ('hog_index_2_mid2', hog_svm_fpga/xillybus_wrapper.cpp:180) [140]  (0 ns)
	'add' operation ('tmp_82_dup', hog_svm_fpga/xillybus_wrapper.cpp:183) [150]  (2.55 ns)
	'select' operation ('indvars_iv_in_mid2', hog_svm_fpga/xillybus_wrapper.cpp:180) [152]  (0.698 ns)

 <State 38>: 8.27ns
The critical path consists of the following:
	'add' operation ('tmp_84_mid2_v', hog_svm_fpga/xillybus_wrapper.cpp:185) [156]  (1.65 ns)
	'add' operation ('tmp_112', hog_svm_fpga/xillybus_wrapper.cpp:185) [167]  (1.73 ns)
	'add' operation ('tmp_113', hog_svm_fpga/xillybus_wrapper.cpp:185) [170]  (1.64 ns)
	'getelementptr' operation ('cells_bin_V_addr_1', hog_svm_fpga/xillybus_wrapper.cpp:185) [172]  (0 ns)
	'load' operation ('cells_bin_V_load_1', hog_svm_fpga/xillybus_wrapper.cpp:185) on array 'cells_bin_V' [234]  (3.25 ns)

 <State 39>: 4.89ns
The critical path consists of the following:
	'add' operation ('tmp_114', hog_svm_fpga/xillybus_wrapper.cpp:185) [173]  (1.64 ns)
	'getelementptr' operation ('cells_bin_V_addr_2', hog_svm_fpga/xillybus_wrapper.cpp:185) [175]  (0 ns)
	'load' operation ('cells_bin_V_load_2', hog_svm_fpga/xillybus_wrapper.cpp:185) on array 'cells_bin_V' [274]  (3.25 ns)

 <State 40>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_s_26', hog_svm_fpga/xillybus_wrapper.cpp:185) [196]  (8.51 ns)

 <State 41>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_55_2', hog_svm_fpga/xillybus_wrapper.cpp:185) [276]  (8.51 ns)

 <State 42>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_55_4', hog_svm_fpga/xillybus_wrapper.cpp:185) [356]  (8.51 ns)

 <State 43>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_55_6', hog_svm_fpga/xillybus_wrapper.cpp:185) [436]  (8.51 ns)

 <State 44>: 8.51ns
The critical path consists of the following:
	'mul' operation ('p_Val2_55_8', hog_svm_fpga/xillybus_wrapper.cpp:185) [516]  (8.51 ns)

 <State 45>: 8.14ns
The critical path consists of the following:
	'xor' operation ('msb_idx_2_4', hog_svm_fpga/xillybus_wrapper.cpp:185) [367]  (0.993 ns)
	'sub' operation ('tmp_150_4', hog_svm_fpga/xillybus_wrapper.cpp:185) [371]  (2.55 ns)
	'shl' operation ('tmp32_V_13_4', hog_svm_fpga/xillybus_wrapper.cpp:185) [372]  (0 ns)
	'select' operation ('p_012_0_i_4', hog_svm_fpga/xillybus_wrapper.cpp:185) [378]  (4.6 ns)

 <State 46>: 8.14ns
The critical path consists of the following:
	'xor' operation ('msb_idx_2_6', hog_svm_fpga/xillybus_wrapper.cpp:185) [447]  (0.993 ns)
	'sub' operation ('tmp_150_6', hog_svm_fpga/xillybus_wrapper.cpp:185) [451]  (2.55 ns)
	'shl' operation ('tmp32_V_13_6', hog_svm_fpga/xillybus_wrapper.cpp:185) [452]  (0 ns)
	'select' operation ('p_012_0_i_6', hog_svm_fpga/xillybus_wrapper.cpp:185) [458]  (4.6 ns)

 <State 47>: 8.14ns
The critical path consists of the following:
	'xor' operation ('msb_idx_2_8', hog_svm_fpga/xillybus_wrapper.cpp:185) [527]  (0.993 ns)
	'sub' operation ('tmp_150_8', hog_svm_fpga/xillybus_wrapper.cpp:185) [531]  (2.55 ns)
	'shl' operation ('tmp32_V_13_8', hog_svm_fpga/xillybus_wrapper.cpp:185) [532]  (0 ns)
	'select' operation ('p_012_0_i_8', hog_svm_fpga/xillybus_wrapper.cpp:185) [538]  (4.6 ns)

 <State 48>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('f_9', hog_svm_fpga/xillybus_wrapper.cpp:185) [219]  (6.41 ns)

 <State 49>: 7.96ns
The critical path consists of the following:
	'uitofp' operation ('f_9', hog_svm_fpga/xillybus_wrapper.cpp:185) [219]  (6.41 ns)
	'icmp' operation ('tmp_89', hog_svm_fpga/xillybus_wrapper.cpp:185) [222]  (1.55 ns)

 <State 50>: 7.96ns
The critical path consists of the following:
	'uitofp' operation ('f_9_2', hog_svm_fpga/xillybus_wrapper.cpp:185) [299]  (6.41 ns)
	'icmp' operation ('tmp_152_2', hog_svm_fpga/xillybus_wrapper.cpp:185) [302]  (1.55 ns)

 <State 51>: 7.96ns
The critical path consists of the following:
	'uitofp' operation ('f_9_4', hog_svm_fpga/xillybus_wrapper.cpp:185) [379]  (6.41 ns)
	'icmp' operation ('tmp_152_4', hog_svm_fpga/xillybus_wrapper.cpp:185) [382]  (1.55 ns)

 <State 52>: 7.96ns
The critical path consists of the following:
	'uitofp' operation ('f_9_6', hog_svm_fpga/xillybus_wrapper.cpp:185) [459]  (6.41 ns)
	'icmp' operation ('tmp_152_6', hog_svm_fpga/xillybus_wrapper.cpp:185) [462]  (1.55 ns)

 <State 53>: 7.96ns
The critical path consists of the following:
	'uitofp' operation ('f_9_8', hog_svm_fpga/xillybus_wrapper.cpp:185) [539]  (6.41 ns)
	'icmp' operation ('tmp_152_8', hog_svm_fpga/xillybus_wrapper.cpp:185) [542]  (1.55 ns)

 <State 54>: 7.62ns
The critical path consists of the following:
	'sub' operation ('tmp_102', hog_svm_fpga/xillybus_wrapper.cpp:185) [543]  (0 ns)
	'add' operation ('p_Repl2_7_trunc_8', hog_svm_fpga/xillybus_wrapper.cpp:185) [545]  (3.67 ns)
	'select' operation ('p_03_i_8', hog_svm_fpga/xillybus_wrapper.cpp:185) [549]  (0.698 ns)
	'store' operation (hog_svm_fpga/xillybus_wrapper.cpp:185) of variable 'p_03_i_8', hog_svm_fpga/xillybus_wrapper.cpp:185 on array 'hog' [552]  (3.25 ns)

 <State 55>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
