
*** Running vivado
    with args -log garage_occupancy_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source garage_occupancy_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source garage_occupancy_top.tcl -notrace
Command: synth_design -top garage_occupancy_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18468 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 410.504 ; gain = 95.781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'garage_occupancy_top' [C:/Users/kjsmith/Downloads/Garage_occupancy_top.v:1]
	Parameter zero bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/kjsmith/Downloads/Debounce.v:16]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/kjsmith/Downloads/Debounce.v:16]
INFO: [Synth 8-6157] synthesizing module 'binary_to_bcd' [R:/ECE/Lab4/Lab4.srcs/sources_1/new/binary_to_bcd.v:23]
INFO: [Synth 8-6157] synthesizing module 'add3' [R:/ECE/Lab4/Lab4.srcs/sources_1/new/add3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add3' (2#1) [R:/ECE/Lab4/Lab4.srcs/sources_1/new/add3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'binary_to_bcd' (3#1) [R:/ECE/Lab4/Lab4.srcs/sources_1/new/binary_to_bcd.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'HUNDREDS' does not match port width (2) of module 'binary_to_bcd' [C:/Users/kjsmith/Downloads/Garage_occupancy_top.v:30]
INFO: [Synth 8-6157] synthesizing module 'mux4to1' [R:/ECE/Lab4/Lab4.srcs/sources_1/new/mux4to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux4to1' (4#1) [R:/ECE/Lab4/Lab4.srcs/sources_1/new/mux4to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'slowclock' [R:/ECE/Lab4/Lab4.srcs/sources_1/new/slowclock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'slowclock' (5#1) [R:/ECE/Lab4/Lab4.srcs/sources_1/new/slowclock.v:23]
INFO: [Synth 8-6157] synthesizing module 'mycounter' [R:/ECE/Lab4/Lab4.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mycounter' (6#1) [R:/ECE/Lab4/Lab4.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder_2to4' [R:/ECE/Lab4/Lab4.srcs/sources_1/new/decoder_2to4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2to4' (7#1) [R:/ECE/Lab4/Lab4.srcs/sources_1/new/decoder_2to4.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_disp' [R:/ECE/Lab4/Lab4.srcs/sources_1/new/seven_seg_disp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_disp' (8#1) [R:/ECE/Lab4/Lab4.srcs/sources_1/new/seven_seg_disp.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kjsmith/Downloads/8_bit_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (9#1) [C:/Users/kjsmith/Downloads/8_bit_counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'FSM' [C:/Users/kjsmith/Downloads/FSM.v:26]
	Parameter S00 bound to: 0 - type: integer 
	Parameter S01 bound to: 1 - type: integer 
	Parameter S10 bound to: 2 - type: integer 
	Parameter FLAG bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/kjsmith/Downloads/FSM.v:71]
INFO: [Synth 8-226] default block is never used [C:/Users/kjsmith/Downloads/FSM.v:142]
INFO: [Synth 8-6155] done synthesizing module 'FSM' (10#1) [C:/Users/kjsmith/Downloads/FSM.v:26]
INFO: [Synth 8-6155] done synthesizing module 'garage_occupancy_top' (11#1) [C:/Users/kjsmith/Downloads/Garage_occupancy_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 465.500 ; gain = 150.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 465.500 ; gain = 150.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 465.500 ; gain = 150.777
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [R:/ECE/Lab4/Lab4.srcs/constrs_1/new/lab4.xdc]
Finished Parsing XDC File [R:/ECE/Lab4/Lab4.srcs/constrs_1/new/lab4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [R:/ECE/Lab4/Lab4.srcs/constrs_1/new/lab4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/garage_occupancy_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/garage_occupancy_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 797.793 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 797.793 ; gain = 483.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 797.793 ; gain = 483.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 797.793 ; gain = 483.070
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "stable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/kjsmith/Downloads/8_bit_counter.v:13]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'FSM'
INFO: [Synth 8-5544] ROM "set_flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     S00 |                               00 |                               00
                     S01 |                               01 |                               01
                     S10 |                               10 |                               10
                    FLAG |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 797.793 ; gain = 483.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mux4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module slowclock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mycounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module decoder_2to4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FSM 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "A/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "A/stable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "B/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "B/stable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "C/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "C/stable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "D/count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "D/stable" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 797.793 ; gain = 483.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 797.793 ; gain = 483.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 822.691 ; gain = 507.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 822.691 ; gain = 507.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 822.691 ; gain = 507.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 822.691 ; gain = 507.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 822.691 ; gain = 507.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 822.691 ; gain = 507.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 822.691 ; gain = 507.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 822.691 ; gain = 507.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |    12|
|4     |LUT2   |    15|
|5     |LUT3   |     6|
|6     |LUT4   |    18|
|7     |LUT5   |     7|
|8     |LUT6   |    22|
|9     |FDRE   |    96|
|10    |IBUF   |     6|
|11    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+------------+-----------+------+
|      |Instance    |Module     |Cells |
+------+------------+-----------+------+
|1     |top         |           |   214|
|2     |  A         |debounce   |    26|
|3     |  B         |debounce_0 |    25|
|4     |  C         |debounce_1 |    26|
|5     |  D         |debounce_2 |    25|
|6     |  enter_fsm |FSM        |     5|
|7     |  exit_fsm  |FSM_3      |     3|
|8     |  u2        |slowclock  |    34|
|9     |  u3        |mycounter  |     8|
|10    |  u6        |counter    |    44|
+------+------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 822.691 ; gain = 507.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 822.691 ; gain = 175.676
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 822.691 ; gain = 507.969
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 822.691 ; gain = 520.980
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'R:/ECE/Lab5/Lab5.runs/synth_1/garage_occupancy_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file garage_occupancy_top_utilization_synth.rpt -pb garage_occupancy_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 822.691 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 18 10:15:16 2019...
