/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* top =  1  *)
(* src = "dut.sv:1.1-27.10" *)
module mem2reg_test2(clk, reset, mode, addr, data);
  (* src = "dut.sv:1.22-1.25" *)
  input clk;
  wire clk;
  (* src = "dut.sv:1.27-1.32" *)
  input reset;
  wire reset;
  (* src = "dut.sv:1.34-1.38" *)
  input mode;
  wire mode;
  (* src = "dut.sv:1.40-1.44" *)
  input [2:0] addr;
  wire [2:0] addr;
  (* src = "dut.sv:1.46-1.50" *)
  output [3:0] data;
  wire [3:0] data;
  wire [3:0] \mem[0] ;
  wire [3:0] \mem[1] ;
  wire [3:0] \mem[2] ;
  wire [3:0] \mem[3] ;
  wire [3:0] \mem[4] ;
  wire [3:0] \mem[5] ;
  wire [3:0] \mem[6] ;
  wire [3:0] \mem[7] ;
  wire [3:0] memrd_mem_DATA;
  assign data = 4'h0;
  assign \mem[0]  = 4'h0;
  assign \mem[1]  = 4'h0;
  assign \mem[2]  = 4'h0;
  assign \mem[3]  = 4'h0;
  assign \mem[4]  = 4'h0;
  assign \mem[5]  = 4'h0;
  assign \mem[6]  = 4'h0;
  assign \mem[7]  = 4'h0;
  assign memrd_mem_DATA = 4'h0;
endmodule
