Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Nov 15 16:17:30 2018
| Host         : DESKTOP-5KRUO71 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 334 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.218        0.000                      0                  596        0.091        0.000                      0                  596        3.000        0.000                       0                   340  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
w_clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.220        0.000                      0                  596        0.178        0.000                      0                  596       12.000        0.000                       0                   336  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
w_clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.218        0.000                      0                  596        0.178        0.000                      0                  596       12.000        0.000                       0                   336  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.218        0.000                      0                  596        0.091        0.000                      0                  596  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.218        0.000                      0                  596        0.091        0.000                      0                  596  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { w_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 score_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.679ns  (logic 11.968ns (48.495%)  route 12.711ns (51.505%))
  Logic Levels:           42  (CARRY4=29 LUT3=4 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y55         FDRE                                         r  score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  score_reg[5]/Q
                         net (fo=185, routed)         0.994     0.549    s/Q[5]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.124     0.673 r  s/num2[0]_i_372/O
                         net (fo=3, routed)           0.660     1.333    s/num2[0]_i_372_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.731 r  s/num2_reg[0]_i_818/CO[3]
                         net (fo=1, routed)           0.000     1.731    s/num2_reg[0]_i_818_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.845 r  s/num2_reg[0]_i_728/CO[3]
                         net (fo=1, routed)           0.000     1.845    s/num2_reg[0]_i_728_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.959 r  s/num2_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000     1.959    s/num2_reg[0]_i_588_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.073 r  s/num2_reg[0]_i_379/CO[3]
                         net (fo=1, routed)           0.000     2.073    s/num2_reg[0]_i_379_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.187 r  s/num2_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.000     2.187    s/num2_reg[0]_i_321_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.301 r  s/num2_reg[0]_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.301    s/num2_reg[0]_i_318_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.415 r  s/num2_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.000     2.415    s/num2_reg[0]_i_315_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.728 r  s/num2_reg[3]_i_38/O[3]
                         net (fo=2, routed)           1.095     3.823    s/num2_reg[3]_i_38_n_4
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.332     4.155 r  s/num2[0]_i_789/O
                         net (fo=2, routed)           0.619     4.774    s/num2[0]_i_789_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     5.555 r  s/num2_reg[0]_i_693/CO[3]
                         net (fo=1, routed)           0.000     5.555    s/num2_reg[0]_i_693_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.672 r  s/num2_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000     5.672    s/num2_reg[0]_i_537_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.911 r  s/num2_reg[0]_i_351/O[2]
                         net (fo=2, routed)           0.988     6.899    s/num2_reg[0]_i_351_n_5
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.330     7.229 r  s/num2[0]_i_338/O
                         net (fo=2, routed)           0.637     7.865    s/num2[0]_i_338_n_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I3_O)        0.331     8.196 r  s/num2[0]_i_342/O
                         net (fo=1, routed)           0.000     8.196    s/num2[0]_i_342_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.572 r  s/num2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000     8.572    s/num2_reg[0]_i_180_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.895 r  s/num2_reg[0]_i_78/O[1]
                         net (fo=8, routed)           0.661     9.557    s/num2_reg[0]_i_78_n_6
    SLICE_X41Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    10.124 r  s/num2_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.124    s/num2_reg[0]_i_76_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.346 r  s/num2_reg[0]_i_32/O[0]
                         net (fo=3, routed)           0.828    11.174    s/num2_reg[0]_i_32_n_7
    SLICE_X40Y65         LUT4 (Prop_lut4_I2_O)        0.299    11.473 r  s/num2[0]_i_74/O
                         net (fo=1, routed)           0.000    11.473    s/num2[0]_i_74_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.023 r  s/num2_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.023    s/num2_reg[0]_i_25_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.251 r  s/num2_reg[0]_i_11/CO[2]
                         net (fo=45, routed)          0.764    13.015    s/num2_reg[0]_i_11_n_1
    SLICE_X38Y67         LUT5 (Prop_lut5_I1_O)        0.313    13.328 r  s/num2[0]_i_4/O
                         net (fo=25, routed)          0.638    13.966    s/num21[1]
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.090 r  s/num2[0]_i_629/O
                         net (fo=2, routed)           0.658    14.748    s/num2[0]_i_629_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.146 r  s/num2_reg[0]_i_835/CO[3]
                         net (fo=1, routed)           0.000    15.146    s/num2_reg[0]_i_835_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.260 r  s/num2_reg[0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    15.260    s/num2_reg[0]_i_753_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.374 r  s/num2_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    15.374    s/num2_reg[0]_i_616_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.488 r  s/num2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    15.488    s/num2_reg[0]_i_396_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.602 r  s/num2_reg[0]_i_245/CO[3]
                         net (fo=1, routed)           0.000    15.602    s/num2_reg[0]_i_245_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.841 r  s/num2_reg[0]_i_461/O[2]
                         net (fo=4, routed)           0.454    16.295    s/num2_reg[0]_i_461_n_5
    SLICE_X33Y66         LUT6 (Prop_lut6_I3_O)        0.302    16.597 r  s/num2[0]_i_275/O
                         net (fo=1, routed)           0.599    17.195    s/num2[0]_i_275_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.580 r  s/num2_reg[0]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.580    s/num2_reg[0]_i_113_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.914 r  s/num2_reg[0]_i_119/O[1]
                         net (fo=3, routed)           0.456    18.371    s/num2_reg[0]_i_119_n_6
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.303    18.674 r  s/num2[0]_i_118/O
                         net (fo=2, routed)           0.474    19.148    s/num2[0]_i_118_n_0
    SLICE_X31Y68         LUT5 (Prop_lut5_I1_O)        0.124    19.272 r  s/num2[0]_i_96/O
                         net (fo=2, routed)           0.516    19.788    s/num2[0]_i_96_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.912 r  s/num2[0]_i_99/O
                         net (fo=1, routed)           0.000    19.912    s/num2[0]_i_99_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    20.164 r  s/num2_reg[0]_i_48/O[0]
                         net (fo=2, routed)           0.489    20.653    s/num2_reg[0]_i_48_n_7
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    21.372 r  s/num2_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.569    21.941    s/num2_reg[0]_i_15_n_6
    SLICE_X31Y64         LUT6 (Prop_lut6_I5_O)        0.303    22.244 r  s/num2[0]_i_6/O
                         net (fo=1, routed)           0.000    22.244    s/num2[0]_i_6_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.645 r  s/num2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.645    s/num2_reg[0]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.867 r  s/num2_reg[3]_i_2/O[0]
                         net (fo=3, routed)           0.612    23.479    s/num2_reg[3]_i_2_n_7
    SLICE_X29Y65         LUT4 (Prop_lut4_I0_O)        0.299    23.778 r  s/num2[1]_i_1/O
                         net (fo=1, routed)           0.000    23.778    s/num2[1]_i_1_n_0
    SLICE_X29Y65         FDRE                                         r  s/num2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.515    23.495    s/clk_out1
    SLICE_X29Y65         FDRE                                         r  s/num2_reg[1]/C
                         clock pessimism              0.559    24.054    
                         clock uncertainty           -0.085    23.970    
    SLICE_X29Y65         FDRE (Setup_fdre_C_D)        0.029    23.999    s/num2_reg[1]
  -------------------------------------------------------------------
                         required time                         23.999    
                         arrival time                         -23.778    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 score_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.660ns  (logic 11.968ns (48.533%)  route 12.692ns (51.467%))
  Logic Levels:           42  (CARRY4=29 LUT3=4 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y55         FDRE                                         r  score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  score_reg[5]/Q
                         net (fo=185, routed)         0.994     0.549    s/Q[5]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.124     0.673 r  s/num2[0]_i_372/O
                         net (fo=3, routed)           0.660     1.333    s/num2[0]_i_372_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.731 r  s/num2_reg[0]_i_818/CO[3]
                         net (fo=1, routed)           0.000     1.731    s/num2_reg[0]_i_818_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.845 r  s/num2_reg[0]_i_728/CO[3]
                         net (fo=1, routed)           0.000     1.845    s/num2_reg[0]_i_728_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.959 r  s/num2_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000     1.959    s/num2_reg[0]_i_588_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.073 r  s/num2_reg[0]_i_379/CO[3]
                         net (fo=1, routed)           0.000     2.073    s/num2_reg[0]_i_379_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.187 r  s/num2_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.000     2.187    s/num2_reg[0]_i_321_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.301 r  s/num2_reg[0]_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.301    s/num2_reg[0]_i_318_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.415 r  s/num2_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.000     2.415    s/num2_reg[0]_i_315_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.728 r  s/num2_reg[3]_i_38/O[3]
                         net (fo=2, routed)           1.095     3.823    s/num2_reg[3]_i_38_n_4
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.332     4.155 r  s/num2[0]_i_789/O
                         net (fo=2, routed)           0.619     4.774    s/num2[0]_i_789_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     5.555 r  s/num2_reg[0]_i_693/CO[3]
                         net (fo=1, routed)           0.000     5.555    s/num2_reg[0]_i_693_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.672 r  s/num2_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000     5.672    s/num2_reg[0]_i_537_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.911 r  s/num2_reg[0]_i_351/O[2]
                         net (fo=2, routed)           0.988     6.899    s/num2_reg[0]_i_351_n_5
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.330     7.229 r  s/num2[0]_i_338/O
                         net (fo=2, routed)           0.637     7.865    s/num2[0]_i_338_n_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I3_O)        0.331     8.196 r  s/num2[0]_i_342/O
                         net (fo=1, routed)           0.000     8.196    s/num2[0]_i_342_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.572 r  s/num2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000     8.572    s/num2_reg[0]_i_180_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.895 r  s/num2_reg[0]_i_78/O[1]
                         net (fo=8, routed)           0.661     9.557    s/num2_reg[0]_i_78_n_6
    SLICE_X41Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    10.124 r  s/num2_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.124    s/num2_reg[0]_i_76_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.346 r  s/num2_reg[0]_i_32/O[0]
                         net (fo=3, routed)           0.828    11.174    s/num2_reg[0]_i_32_n_7
    SLICE_X40Y65         LUT4 (Prop_lut4_I2_O)        0.299    11.473 r  s/num2[0]_i_74/O
                         net (fo=1, routed)           0.000    11.473    s/num2[0]_i_74_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.023 r  s/num2_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.023    s/num2_reg[0]_i_25_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.251 r  s/num2_reg[0]_i_11/CO[2]
                         net (fo=45, routed)          0.764    13.015    s/num2_reg[0]_i_11_n_1
    SLICE_X38Y67         LUT5 (Prop_lut5_I1_O)        0.313    13.328 r  s/num2[0]_i_4/O
                         net (fo=25, routed)          0.638    13.966    s/num21[1]
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.090 r  s/num2[0]_i_629/O
                         net (fo=2, routed)           0.658    14.748    s/num2[0]_i_629_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.146 r  s/num2_reg[0]_i_835/CO[3]
                         net (fo=1, routed)           0.000    15.146    s/num2_reg[0]_i_835_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.260 r  s/num2_reg[0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    15.260    s/num2_reg[0]_i_753_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.374 r  s/num2_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    15.374    s/num2_reg[0]_i_616_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.488 r  s/num2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    15.488    s/num2_reg[0]_i_396_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.602 r  s/num2_reg[0]_i_245/CO[3]
                         net (fo=1, routed)           0.000    15.602    s/num2_reg[0]_i_245_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.841 r  s/num2_reg[0]_i_461/O[2]
                         net (fo=4, routed)           0.454    16.295    s/num2_reg[0]_i_461_n_5
    SLICE_X33Y66         LUT6 (Prop_lut6_I3_O)        0.302    16.597 r  s/num2[0]_i_275/O
                         net (fo=1, routed)           0.599    17.195    s/num2[0]_i_275_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.580 r  s/num2_reg[0]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.580    s/num2_reg[0]_i_113_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.914 r  s/num2_reg[0]_i_119/O[1]
                         net (fo=3, routed)           0.456    18.371    s/num2_reg[0]_i_119_n_6
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.303    18.674 r  s/num2[0]_i_118/O
                         net (fo=2, routed)           0.474    19.148    s/num2[0]_i_118_n_0
    SLICE_X31Y68         LUT5 (Prop_lut5_I1_O)        0.124    19.272 r  s/num2[0]_i_96/O
                         net (fo=2, routed)           0.516    19.788    s/num2[0]_i_96_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.912 r  s/num2[0]_i_99/O
                         net (fo=1, routed)           0.000    19.912    s/num2[0]_i_99_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    20.164 r  s/num2_reg[0]_i_48/O[0]
                         net (fo=2, routed)           0.489    20.653    s/num2_reg[0]_i_48_n_7
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    21.372 r  s/num2_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.569    21.941    s/num2_reg[0]_i_15_n_6
    SLICE_X31Y64         LUT6 (Prop_lut6_I5_O)        0.303    22.244 r  s/num2[0]_i_6/O
                         net (fo=1, routed)           0.000    22.244    s/num2[0]_i_6_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.645 r  s/num2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.645    s/num2_reg[0]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.867 r  s/num2_reg[3]_i_2/O[0]
                         net (fo=3, routed)           0.593    23.460    s/num2_reg[3]_i_2_n_7
    SLICE_X29Y65         LUT4 (Prop_lut4_I3_O)        0.299    23.759 r  s/num2[2]_i_1/O
                         net (fo=1, routed)           0.000    23.759    s/num2[2]_i_1_n_0
    SLICE_X29Y65         FDRE                                         r  s/num2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.515    23.495    s/clk_out1
    SLICE_X29Y65         FDRE                                         r  s/num2_reg[2]/C
                         clock pessimism              0.559    24.054    
                         clock uncertainty           -0.085    23.970    
    SLICE_X29Y65         FDRE (Setup_fdre_C_D)        0.031    24.001    s/num2_reg[2]
  -------------------------------------------------------------------
                         required time                         24.001    
                         arrival time                         -23.759    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 score_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.673ns  (logic 11.962ns (48.482%)  route 12.711ns (51.518%))
  Logic Levels:           42  (CARRY4=29 LUT3=4 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y55         FDRE                                         r  score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  score_reg[5]/Q
                         net (fo=185, routed)         0.994     0.549    s/Q[5]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.124     0.673 r  s/num2[0]_i_372/O
                         net (fo=3, routed)           0.660     1.333    s/num2[0]_i_372_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.731 r  s/num2_reg[0]_i_818/CO[3]
                         net (fo=1, routed)           0.000     1.731    s/num2_reg[0]_i_818_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.845 r  s/num2_reg[0]_i_728/CO[3]
                         net (fo=1, routed)           0.000     1.845    s/num2_reg[0]_i_728_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.959 r  s/num2_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000     1.959    s/num2_reg[0]_i_588_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.073 r  s/num2_reg[0]_i_379/CO[3]
                         net (fo=1, routed)           0.000     2.073    s/num2_reg[0]_i_379_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.187 r  s/num2_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.000     2.187    s/num2_reg[0]_i_321_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.301 r  s/num2_reg[0]_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.301    s/num2_reg[0]_i_318_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.415 r  s/num2_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.000     2.415    s/num2_reg[0]_i_315_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.728 r  s/num2_reg[3]_i_38/O[3]
                         net (fo=2, routed)           1.095     3.823    s/num2_reg[3]_i_38_n_4
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.332     4.155 r  s/num2[0]_i_789/O
                         net (fo=2, routed)           0.619     4.774    s/num2[0]_i_789_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     5.555 r  s/num2_reg[0]_i_693/CO[3]
                         net (fo=1, routed)           0.000     5.555    s/num2_reg[0]_i_693_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.672 r  s/num2_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000     5.672    s/num2_reg[0]_i_537_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.911 r  s/num2_reg[0]_i_351/O[2]
                         net (fo=2, routed)           0.988     6.899    s/num2_reg[0]_i_351_n_5
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.330     7.229 r  s/num2[0]_i_338/O
                         net (fo=2, routed)           0.637     7.865    s/num2[0]_i_338_n_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I3_O)        0.331     8.196 r  s/num2[0]_i_342/O
                         net (fo=1, routed)           0.000     8.196    s/num2[0]_i_342_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.572 r  s/num2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000     8.572    s/num2_reg[0]_i_180_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.895 r  s/num2_reg[0]_i_78/O[1]
                         net (fo=8, routed)           0.661     9.557    s/num2_reg[0]_i_78_n_6
    SLICE_X41Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    10.124 r  s/num2_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.124    s/num2_reg[0]_i_76_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.346 r  s/num2_reg[0]_i_32/O[0]
                         net (fo=3, routed)           0.828    11.174    s/num2_reg[0]_i_32_n_7
    SLICE_X40Y65         LUT4 (Prop_lut4_I2_O)        0.299    11.473 r  s/num2[0]_i_74/O
                         net (fo=1, routed)           0.000    11.473    s/num2[0]_i_74_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.023 r  s/num2_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.023    s/num2_reg[0]_i_25_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.251 r  s/num2_reg[0]_i_11/CO[2]
                         net (fo=45, routed)          0.764    13.015    s/num2_reg[0]_i_11_n_1
    SLICE_X38Y67         LUT5 (Prop_lut5_I1_O)        0.313    13.328 r  s/num2[0]_i_4/O
                         net (fo=25, routed)          0.638    13.966    s/num21[1]
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.090 r  s/num2[0]_i_629/O
                         net (fo=2, routed)           0.658    14.748    s/num2[0]_i_629_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.146 r  s/num2_reg[0]_i_835/CO[3]
                         net (fo=1, routed)           0.000    15.146    s/num2_reg[0]_i_835_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.260 r  s/num2_reg[0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    15.260    s/num2_reg[0]_i_753_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.374 r  s/num2_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    15.374    s/num2_reg[0]_i_616_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.488 r  s/num2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    15.488    s/num2_reg[0]_i_396_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.602 r  s/num2_reg[0]_i_245/CO[3]
                         net (fo=1, routed)           0.000    15.602    s/num2_reg[0]_i_245_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.841 r  s/num2_reg[0]_i_461/O[2]
                         net (fo=4, routed)           0.454    16.295    s/num2_reg[0]_i_461_n_5
    SLICE_X33Y66         LUT6 (Prop_lut6_I3_O)        0.302    16.597 r  s/num2[0]_i_275/O
                         net (fo=1, routed)           0.599    17.195    s/num2[0]_i_275_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.580 r  s/num2_reg[0]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.580    s/num2_reg[0]_i_113_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.914 r  s/num2_reg[0]_i_119/O[1]
                         net (fo=3, routed)           0.456    18.371    s/num2_reg[0]_i_119_n_6
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.303    18.674 r  s/num2[0]_i_118/O
                         net (fo=2, routed)           0.474    19.148    s/num2[0]_i_118_n_0
    SLICE_X31Y68         LUT5 (Prop_lut5_I1_O)        0.124    19.272 r  s/num2[0]_i_96/O
                         net (fo=2, routed)           0.516    19.788    s/num2[0]_i_96_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.912 r  s/num2[0]_i_99/O
                         net (fo=1, routed)           0.000    19.912    s/num2[0]_i_99_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    20.164 r  s/num2_reg[0]_i_48/O[0]
                         net (fo=2, routed)           0.489    20.653    s/num2_reg[0]_i_48_n_7
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    21.372 r  s/num2_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.569    21.941    s/num2_reg[0]_i_15_n_6
    SLICE_X31Y64         LUT6 (Prop_lut6_I5_O)        0.303    22.244 r  s/num2[0]_i_6/O
                         net (fo=1, routed)           0.000    22.244    s/num2[0]_i_6_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.645 r  s/num2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.645    s/num2_reg[0]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.867 r  s/num2_reg[3]_i_2/O[0]
                         net (fo=3, routed)           0.612    23.479    s/num2_reg[3]_i_2_n_7
    SLICE_X29Y65         LUT4 (Prop_lut4_I3_O)        0.293    23.772 r  s/num2[3]_i_1/O
                         net (fo=1, routed)           0.000    23.772    s/num2[3]_i_1_n_0
    SLICE_X29Y65         FDRE                                         r  s/num2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.515    23.495    s/clk_out1
    SLICE_X29Y65         FDRE                                         r  s/num2_reg[3]/C
                         clock pessimism              0.559    24.054    
                         clock uncertainty           -0.085    23.970    
    SLICE_X29Y65         FDRE (Setup_fdre_C_D)        0.075    24.045    s/num2_reg[3]
  -------------------------------------------------------------------
                         required time                         24.045    
                         arrival time                         -23.772    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.930ns  (logic 8.156ns (34.082%)  route 15.774ns (65.918%))
  Logic Levels:           30  (CARRY4=12 LUT3=5 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 23.478 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y54         FDRE                                         r  score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  score_reg[3]/Q
                         net (fo=176, routed)         1.986     1.541    s/Q[3]
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.152     1.693 r  s/num3[0]_i_328/O
                         net (fo=4, routed)           0.682     2.375    s/num3[0]_i_328_n_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.326     2.701 r  s/num5[0]_i_335/O
                         net (fo=1, routed)           0.000     2.701    s/num5[0]_i_335_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.251 r  s/num5_reg[0]_i_256/CO[3]
                         net (fo=1, routed)           0.000     3.251    s/num5_reg[0]_i_256_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.365 r  s/num5_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000     3.365    s/num5_reg[0]_i_178_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.479 r  s/num5_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000     3.479    s/num5_reg[0]_i_85_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  s/num5_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.593    s/num5_reg[0]_i_46_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.927 r  s/num5_reg[0]_i_53/O[1]
                         net (fo=3, routed)           1.278     5.205    s/num5_reg[0]_i_53_n_6
    SLICE_X66Y68         LUT3 (Prop_lut3_I1_O)        0.303     5.508 r  s/num5[0]_i_52/O
                         net (fo=2, routed)           0.445     5.953    s/num5[0]_i_52_n_0
    SLICE_X64Y69         LUT5 (Prop_lut5_I1_O)        0.124     6.077 r  s/num5[3]_i_28/O
                         net (fo=2, routed)           0.719     6.796    s/num5[3]_i_28_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.322 r  s/num5_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.322    s/num5_reg[3]_i_18_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.635 f  s/num5_reg[0]_i_152/O[3]
                         net (fo=15, routed)          1.157     8.792    s/num5_reg[0]_i_152_n_4
    SLICE_X64Y73         LUT3 (Prop_lut3_I0_O)        0.306     9.098 r  s/num5[0]_i_295/O
                         net (fo=1, routed)           0.474     9.572    s/num5[0]_i_295_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.098 r  s/num5_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.000    10.098    s/num5_reg[0]_i_225_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.411 r  s/num5_reg[0]_i_151/O[3]
                         net (fo=2, routed)           0.756    11.167    s/num5_reg[0]_i_151_n_4
    SLICE_X68Y75         LUT3 (Prop_lut3_I0_O)        0.335    11.502 r  s/num5[0]_i_64/O
                         net (fo=2, routed)           0.648    12.151    s/num5[0]_i_64_n_0
    SLICE_X68Y75         LUT4 (Prop_lut4_I0_O)        0.327    12.478 r  s/num5[0]_i_68/O
                         net (fo=1, routed)           0.000    12.478    s/num5[0]_i_68_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.879 r  s/num5_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.879    s/num5_reg[0]_i_24_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.101 r  s/num5_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.617    13.718    s/num5_reg[0]_i_4_n_7
    SLICE_X66Y76         LUT4 (Prop_lut4_I2_O)        0.299    14.017 r  s/num5[0]_i_22/O
                         net (fo=1, routed)           0.000    14.017    s/num5[0]_i_22_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.550 r  s/num5_reg[0]_i_3/CO[3]
                         net (fo=19, routed)          1.045    15.595    s/num5_reg[0]_i_3_n_0
    SLICE_X64Y77         LUT3 (Prop_lut3_I0_O)        0.150    15.745 r  s/num5[3]_i_65/O
                         net (fo=7, routed)           0.487    16.232    s/num5[3]_i_65_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I4_O)        0.326    16.558 r  s/num5[3]_i_77/O
                         net (fo=2, routed)           0.720    17.277    s/num5[3]_i_77_n_0
    SLICE_X68Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.401 r  s/num5[3]_i_67/O
                         net (fo=3, routed)           0.587    17.988    s/num5[3]_i_67_n_0
    SLICE_X67Y76         LUT6 (Prop_lut6_I5_O)        0.124    18.112 r  s/num5[3]_i_48/O
                         net (fo=3, routed)           0.614    18.727    s/num5[3]_i_48_n_0
    SLICE_X67Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  s/num5[3]_i_40/O
                         net (fo=3, routed)           0.737    19.588    s/num5[3]_i_40_n_0
    SLICE_X67Y80         LUT6 (Prop_lut6_I4_O)        0.124    19.712 r  s/num5[3]_i_20/O
                         net (fo=3, routed)           0.678    20.390    s/num5[3]_i_20_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I1_O)        0.124    20.514 r  s/num5[3]_i_13/O
                         net (fo=3, routed)           0.824    21.339    s/num5[3]_i_13_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I1_O)        0.124    21.463 r  s/num5[3]_i_8/O
                         net (fo=3, routed)           0.487    21.950    s/num5[3]_i_8_n_0
    SLICE_X68Y78         LUT6 (Prop_lut6_I1_O)        0.124    22.074 r  s/num5[3]_i_6/O
                         net (fo=3, routed)           0.832    22.906    s/num5[3]_i_6_n_0
    SLICE_X68Y77         LUT6 (Prop_lut6_I0_O)        0.124    23.030 r  s/num5[2]_i_1/O
                         net (fo=1, routed)           0.000    23.030    s/num5[2]_i_1_n_0
    SLICE_X68Y77         FDRE                                         r  s/num5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.498    23.478    s/clk_out1
    SLICE_X68Y77         FDRE                                         r  s/num5_reg[2]/C
                         clock pessimism              0.487    23.965    
                         clock uncertainty           -0.085    23.881    
    SLICE_X68Y77         FDRE (Setup_fdre_C_D)        0.031    23.912    s/num5_reg[2]
  -------------------------------------------------------------------
                         required time                         23.912    
                         arrival time                         -23.030    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num6_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.873ns  (logic 9.170ns (38.412%)  route 14.703ns (61.588%))
  Logic Levels:           33  (CARRY4=13 LUT3=5 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 23.491 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y55         FDRE                                         r  score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  score_reg[7]/Q
                         net (fo=181, routed)         1.851     1.406    score_reg_n_0_[7]
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.150     1.556 r  num6[0]_i_312/O
                         net (fo=2, routed)           0.872     2.428    num6[0]_i_312_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I0_O)        0.332     2.760 r  num6[0]_i_316/O
                         net (fo=1, routed)           0.000     2.760    num6[0]_i_316_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.158 r  num6_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000     3.158    num6_reg[0]_i_227_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.272 r  num6_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     3.272    num6_reg[0]_i_165_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.386 r  num6_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     3.386    num6_reg[0]_i_78_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.720 r  num6_reg[0]_i_45/O[1]
                         net (fo=2, routed)           1.108     4.828    s/score_reg[21]_0[1]
    SLICE_X31Y74         LUT3 (Prop_lut3_I0_O)        0.333     5.161 r  s/num6[0]_i_33/O
                         net (fo=2, routed)           0.593     5.754    s/num6[0]_i_33_n_0
    SLICE_X31Y74         LUT4 (Prop_lut4_I3_O)        0.327     6.081 r  s/num6[0]_i_37/O
                         net (fo=1, routed)           0.000     6.081    s/num6[0]_i_37_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  s/num6_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.009     6.491    s/num6_reg[0]_i_6_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.605 r  s/num6_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.605    s/num6_reg[0]_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.844 r  s/num6_reg[3]_i_8/O[2]
                         net (fo=18, routed)          1.170     8.014    s_n_7
    SLICE_X41Y77         LUT3 (Prop_lut3_I2_O)        0.330     8.344 r  num6[0]_i_339/O
                         net (fo=2, routed)           0.666     9.010    num6[0]_i_339_n_0
    SLICE_X41Y77         LUT4 (Prop_lut4_I3_O)        0.326     9.336 r  num6[0]_i_343/O
                         net (fo=1, routed)           0.000     9.336    num6[0]_i_343_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.886 r  num6_reg[0]_i_266/CO[3]
                         net (fo=1, routed)           0.000     9.886    num6_reg[0]_i_266_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.199 r  num6_reg[0]_i_206/O[3]
                         net (fo=3, routed)           0.690    10.889    num6_reg[0]_i_206_n_4
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.334    11.223 f  num6[0]_i_208/O
                         net (fo=2, routed)           0.594    11.817    num6[0]_i_208_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I1_O)        0.326    12.143 r  num6[0]_i_129/O
                         net (fo=2, routed)           0.648    12.791    num6[0]_i_129_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.915 r  num6[0]_i_133/O
                         net (fo=1, routed)           0.000    12.915    num6[0]_i_133_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.448 r  num6_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.448    num6_reg[0]_i_56_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.565 r  num6_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.565    num6_reg[0]_i_22_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.784 r  num6_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.819    14.603    s/score_reg[31]_rep__1_3[0]
    SLICE_X39Y81         LUT4 (Prop_lut4_I1_O)        0.295    14.898 r  s/num6[0]_i_20/O
                         net (fo=1, routed)           0.000    14.898    s/num6[0]_i_20_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.468 r  s/num6_reg[0]_i_3/CO[2]
                         net (fo=16, routed)          0.708    16.177    s/num6_reg[0]_i_3_n_1
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.307    16.484 r  s/num6[3]_i_10/O
                         net (fo=12, routed)          0.632    17.115    s/num6[3]_i_10_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.320    17.435 r  s/num6[3]_i_71/O
                         net (fo=2, routed)           0.455    17.890    s/num6[3]_i_71_n_0
    SLICE_X39Y84         LUT5 (Prop_lut5_I4_O)        0.326    18.216 r  s/num6[3]_i_61/O
                         net (fo=2, routed)           0.415    18.631    s/num6[3]_i_61_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I3_O)        0.124    18.755 r  s/num6[3]_i_41/O
                         net (fo=3, routed)           0.590    19.345    s/num6[3]_i_41_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.124    19.469 f  s/num6[3]_i_40/O
                         net (fo=3, routed)           0.454    19.923    s/num6[3]_i_40_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.124    20.047 r  s/num6[3]_i_32/O
                         net (fo=4, routed)           0.444    20.491    s/num6[3]_i_32_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I4_O)        0.124    20.615 f  s/num6[3]_i_24/O
                         net (fo=1, routed)           0.622    21.237    s/num6[3]_i_24_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124    21.361 f  s/num6[3]_i_9/O
                         net (fo=3, routed)           0.739    22.100    s/num6[3]_i_9_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.124    22.224 r  s/num6[3]_i_4/O
                         net (fo=3, routed)           0.624    22.848    s/num6[3]_i_4_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I2_O)        0.124    22.972 r  s/num6[2]_i_1/O
                         net (fo=1, routed)           0.000    22.972    s/num6[2]_i_1_n_0
    SLICE_X40Y83         FDRE                                         r  s/num6_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.511    23.491    s/clk_out1
    SLICE_X40Y83         FDRE                                         r  s/num6_reg[2]/C
                         clock pessimism              0.559    24.050    
                         clock uncertainty           -0.085    23.966    
    SLICE_X40Y83         FDRE (Setup_fdre_C_D)        0.031    23.997    s/num6_reg[2]
  -------------------------------------------------------------------
                         required time                         23.997    
                         arrival time                         -22.972    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.770ns  (logic 8.156ns (34.312%)  route 15.614ns (65.688%))
  Logic Levels:           30  (CARRY4=12 LUT3=5 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 23.480 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y54         FDRE                                         r  score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  score_reg[3]/Q
                         net (fo=176, routed)         1.986     1.541    s/Q[3]
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.152     1.693 r  s/num3[0]_i_328/O
                         net (fo=4, routed)           0.682     2.375    s/num3[0]_i_328_n_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.326     2.701 r  s/num5[0]_i_335/O
                         net (fo=1, routed)           0.000     2.701    s/num5[0]_i_335_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.251 r  s/num5_reg[0]_i_256/CO[3]
                         net (fo=1, routed)           0.000     3.251    s/num5_reg[0]_i_256_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.365 r  s/num5_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000     3.365    s/num5_reg[0]_i_178_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.479 r  s/num5_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000     3.479    s/num5_reg[0]_i_85_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  s/num5_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.593    s/num5_reg[0]_i_46_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.927 r  s/num5_reg[0]_i_53/O[1]
                         net (fo=3, routed)           1.278     5.205    s/num5_reg[0]_i_53_n_6
    SLICE_X66Y68         LUT3 (Prop_lut3_I1_O)        0.303     5.508 r  s/num5[0]_i_52/O
                         net (fo=2, routed)           0.445     5.953    s/num5[0]_i_52_n_0
    SLICE_X64Y69         LUT5 (Prop_lut5_I1_O)        0.124     6.077 r  s/num5[3]_i_28/O
                         net (fo=2, routed)           0.719     6.796    s/num5[3]_i_28_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.322 r  s/num5_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.322    s/num5_reg[3]_i_18_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.635 f  s/num5_reg[0]_i_152/O[3]
                         net (fo=15, routed)          1.157     8.792    s/num5_reg[0]_i_152_n_4
    SLICE_X64Y73         LUT3 (Prop_lut3_I0_O)        0.306     9.098 r  s/num5[0]_i_295/O
                         net (fo=1, routed)           0.474     9.572    s/num5[0]_i_295_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.098 r  s/num5_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.000    10.098    s/num5_reg[0]_i_225_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.411 r  s/num5_reg[0]_i_151/O[3]
                         net (fo=2, routed)           0.756    11.167    s/num5_reg[0]_i_151_n_4
    SLICE_X68Y75         LUT3 (Prop_lut3_I0_O)        0.335    11.502 r  s/num5[0]_i_64/O
                         net (fo=2, routed)           0.648    12.151    s/num5[0]_i_64_n_0
    SLICE_X68Y75         LUT4 (Prop_lut4_I0_O)        0.327    12.478 r  s/num5[0]_i_68/O
                         net (fo=1, routed)           0.000    12.478    s/num5[0]_i_68_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.879 r  s/num5_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.879    s/num5_reg[0]_i_24_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.101 r  s/num5_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.617    13.718    s/num5_reg[0]_i_4_n_7
    SLICE_X66Y76         LUT4 (Prop_lut4_I2_O)        0.299    14.017 r  s/num5[0]_i_22/O
                         net (fo=1, routed)           0.000    14.017    s/num5[0]_i_22_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.550 r  s/num5_reg[0]_i_3/CO[3]
                         net (fo=19, routed)          1.045    15.595    s/num5_reg[0]_i_3_n_0
    SLICE_X64Y77         LUT3 (Prop_lut3_I0_O)        0.150    15.745 r  s/num5[3]_i_65/O
                         net (fo=7, routed)           0.487    16.232    s/num5[3]_i_65_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I4_O)        0.326    16.558 r  s/num5[3]_i_77/O
                         net (fo=2, routed)           0.720    17.277    s/num5[3]_i_77_n_0
    SLICE_X68Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.401 r  s/num5[3]_i_67/O
                         net (fo=3, routed)           0.587    17.988    s/num5[3]_i_67_n_0
    SLICE_X67Y76         LUT6 (Prop_lut6_I5_O)        0.124    18.112 r  s/num5[3]_i_48/O
                         net (fo=3, routed)           0.614    18.727    s/num5[3]_i_48_n_0
    SLICE_X67Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  s/num5[3]_i_40/O
                         net (fo=3, routed)           0.737    19.588    s/num5[3]_i_40_n_0
    SLICE_X67Y80         LUT6 (Prop_lut6_I4_O)        0.124    19.712 r  s/num5[3]_i_20/O
                         net (fo=3, routed)           0.678    20.390    s/num5[3]_i_20_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I1_O)        0.124    20.514 r  s/num5[3]_i_13/O
                         net (fo=3, routed)           0.824    21.339    s/num5[3]_i_13_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I1_O)        0.124    21.463 r  s/num5[3]_i_8/O
                         net (fo=3, routed)           0.487    21.950    s/num5[3]_i_8_n_0
    SLICE_X68Y78         LUT6 (Prop_lut6_I1_O)        0.124    22.074 r  s/num5[3]_i_6/O
                         net (fo=3, routed)           0.672    22.746    s/num5[3]_i_6_n_0
    SLICE_X68Y78         LUT6 (Prop_lut6_I4_O)        0.124    22.870 r  s/num5[3]_i_1/O
                         net (fo=1, routed)           0.000    22.870    s/num5[3]_i_1_n_0
    SLICE_X68Y78         FDRE                                         r  s/num5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.500    23.480    s/clk_out1
    SLICE_X68Y78         FDRE                                         r  s/num5_reg[3]/C
                         clock pessimism              0.487    23.967    
                         clock uncertainty           -0.085    23.883    
    SLICE_X68Y78         FDRE (Setup_fdre_C_D)        0.029    23.912    s/num5_reg[3]
  -------------------------------------------------------------------
                         required time                         23.912    
                         arrival time                         -22.870    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.847ns  (logic 9.170ns (38.453%)  route 14.677ns (61.547%))
  Logic Levels:           33  (CARRY4=13 LUT3=5 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 23.491 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y55         FDRE                                         r  score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  score_reg[7]/Q
                         net (fo=181, routed)         1.851     1.406    score_reg_n_0_[7]
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.150     1.556 r  num6[0]_i_312/O
                         net (fo=2, routed)           0.872     2.428    num6[0]_i_312_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I0_O)        0.332     2.760 r  num6[0]_i_316/O
                         net (fo=1, routed)           0.000     2.760    num6[0]_i_316_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.158 r  num6_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000     3.158    num6_reg[0]_i_227_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.272 r  num6_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     3.272    num6_reg[0]_i_165_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.386 r  num6_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     3.386    num6_reg[0]_i_78_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.720 r  num6_reg[0]_i_45/O[1]
                         net (fo=2, routed)           1.108     4.828    s/score_reg[21]_0[1]
    SLICE_X31Y74         LUT3 (Prop_lut3_I0_O)        0.333     5.161 r  s/num6[0]_i_33/O
                         net (fo=2, routed)           0.593     5.754    s/num6[0]_i_33_n_0
    SLICE_X31Y74         LUT4 (Prop_lut4_I3_O)        0.327     6.081 r  s/num6[0]_i_37/O
                         net (fo=1, routed)           0.000     6.081    s/num6[0]_i_37_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  s/num6_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.009     6.491    s/num6_reg[0]_i_6_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.605 r  s/num6_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.605    s/num6_reg[0]_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.844 r  s/num6_reg[3]_i_8/O[2]
                         net (fo=18, routed)          1.170     8.014    s_n_7
    SLICE_X41Y77         LUT3 (Prop_lut3_I2_O)        0.330     8.344 r  num6[0]_i_339/O
                         net (fo=2, routed)           0.666     9.010    num6[0]_i_339_n_0
    SLICE_X41Y77         LUT4 (Prop_lut4_I3_O)        0.326     9.336 r  num6[0]_i_343/O
                         net (fo=1, routed)           0.000     9.336    num6[0]_i_343_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.886 r  num6_reg[0]_i_266/CO[3]
                         net (fo=1, routed)           0.000     9.886    num6_reg[0]_i_266_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.199 r  num6_reg[0]_i_206/O[3]
                         net (fo=3, routed)           0.690    10.889    num6_reg[0]_i_206_n_4
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.334    11.223 f  num6[0]_i_208/O
                         net (fo=2, routed)           0.594    11.817    num6[0]_i_208_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I1_O)        0.326    12.143 r  num6[0]_i_129/O
                         net (fo=2, routed)           0.648    12.791    num6[0]_i_129_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.915 r  num6[0]_i_133/O
                         net (fo=1, routed)           0.000    12.915    num6[0]_i_133_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.448 r  num6_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.448    num6_reg[0]_i_56_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.565 r  num6_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.565    num6_reg[0]_i_22_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.784 r  num6_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.819    14.603    s/score_reg[31]_rep__1_3[0]
    SLICE_X39Y81         LUT4 (Prop_lut4_I1_O)        0.295    14.898 r  s/num6[0]_i_20/O
                         net (fo=1, routed)           0.000    14.898    s/num6[0]_i_20_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.468 r  s/num6_reg[0]_i_3/CO[2]
                         net (fo=16, routed)          0.708    16.177    s/num6_reg[0]_i_3_n_1
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.307    16.484 r  s/num6[3]_i_10/O
                         net (fo=12, routed)          0.632    17.115    s/num6[3]_i_10_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.320    17.435 r  s/num6[3]_i_71/O
                         net (fo=2, routed)           0.455    17.890    s/num6[3]_i_71_n_0
    SLICE_X39Y84         LUT5 (Prop_lut5_I4_O)        0.326    18.216 r  s/num6[3]_i_61/O
                         net (fo=2, routed)           0.415    18.631    s/num6[3]_i_61_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I3_O)        0.124    18.755 r  s/num6[3]_i_41/O
                         net (fo=3, routed)           0.590    19.345    s/num6[3]_i_41_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.124    19.469 f  s/num6[3]_i_40/O
                         net (fo=3, routed)           0.454    19.923    s/num6[3]_i_40_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.124    20.047 r  s/num6[3]_i_32/O
                         net (fo=4, routed)           0.444    20.491    s/num6[3]_i_32_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I4_O)        0.124    20.615 f  s/num6[3]_i_24/O
                         net (fo=1, routed)           0.622    21.237    s/num6[3]_i_24_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124    21.361 f  s/num6[3]_i_9/O
                         net (fo=3, routed)           0.739    22.100    s/num6[3]_i_9_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.124    22.224 r  s/num6[3]_i_4/O
                         net (fo=3, routed)           0.599    22.823    s/num6[3]_i_4_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I3_O)        0.124    22.947 r  s/num6[1]_i_1/O
                         net (fo=1, routed)           0.000    22.947    s/num6[1]_i_1_n_0
    SLICE_X40Y83         FDRE                                         r  s/num6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.511    23.491    s/clk_out1
    SLICE_X40Y83         FDRE                                         r  s/num6_reg[1]/C
                         clock pessimism              0.559    24.050    
                         clock uncertainty           -0.085    23.966    
    SLICE_X40Y83         FDRE (Setup_fdre_C_D)        0.029    23.995    s/num6_reg[1]
  -------------------------------------------------------------------
                         required time                         23.995    
                         arrival time                         -22.947    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.647ns  (logic 8.156ns (34.490%)  route 15.491ns (65.510%))
  Logic Levels:           30  (CARRY4=12 LUT3=5 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 23.478 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y54         FDRE                                         r  score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  score_reg[3]/Q
                         net (fo=176, routed)         1.986     1.541    s/Q[3]
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.152     1.693 r  s/num3[0]_i_328/O
                         net (fo=4, routed)           0.682     2.375    s/num3[0]_i_328_n_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.326     2.701 r  s/num5[0]_i_335/O
                         net (fo=1, routed)           0.000     2.701    s/num5[0]_i_335_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.251 r  s/num5_reg[0]_i_256/CO[3]
                         net (fo=1, routed)           0.000     3.251    s/num5_reg[0]_i_256_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.365 r  s/num5_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000     3.365    s/num5_reg[0]_i_178_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.479 r  s/num5_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000     3.479    s/num5_reg[0]_i_85_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  s/num5_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.593    s/num5_reg[0]_i_46_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.927 r  s/num5_reg[0]_i_53/O[1]
                         net (fo=3, routed)           1.278     5.205    s/num5_reg[0]_i_53_n_6
    SLICE_X66Y68         LUT3 (Prop_lut3_I1_O)        0.303     5.508 r  s/num5[0]_i_52/O
                         net (fo=2, routed)           0.445     5.953    s/num5[0]_i_52_n_0
    SLICE_X64Y69         LUT5 (Prop_lut5_I1_O)        0.124     6.077 r  s/num5[3]_i_28/O
                         net (fo=2, routed)           0.719     6.796    s/num5[3]_i_28_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.322 r  s/num5_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.322    s/num5_reg[3]_i_18_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.635 f  s/num5_reg[0]_i_152/O[3]
                         net (fo=15, routed)          1.157     8.792    s/num5_reg[0]_i_152_n_4
    SLICE_X64Y73         LUT3 (Prop_lut3_I0_O)        0.306     9.098 r  s/num5[0]_i_295/O
                         net (fo=1, routed)           0.474     9.572    s/num5[0]_i_295_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.098 r  s/num5_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.000    10.098    s/num5_reg[0]_i_225_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.411 r  s/num5_reg[0]_i_151/O[3]
                         net (fo=2, routed)           0.756    11.167    s/num5_reg[0]_i_151_n_4
    SLICE_X68Y75         LUT3 (Prop_lut3_I0_O)        0.335    11.502 r  s/num5[0]_i_64/O
                         net (fo=2, routed)           0.648    12.151    s/num5[0]_i_64_n_0
    SLICE_X68Y75         LUT4 (Prop_lut4_I0_O)        0.327    12.478 r  s/num5[0]_i_68/O
                         net (fo=1, routed)           0.000    12.478    s/num5[0]_i_68_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.879 r  s/num5_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.879    s/num5_reg[0]_i_24_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.101 r  s/num5_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.617    13.718    s/num5_reg[0]_i_4_n_7
    SLICE_X66Y76         LUT4 (Prop_lut4_I2_O)        0.299    14.017 r  s/num5[0]_i_22/O
                         net (fo=1, routed)           0.000    14.017    s/num5[0]_i_22_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.550 r  s/num5_reg[0]_i_3/CO[3]
                         net (fo=19, routed)          1.045    15.595    s/num5_reg[0]_i_3_n_0
    SLICE_X64Y77         LUT3 (Prop_lut3_I0_O)        0.150    15.745 r  s/num5[3]_i_65/O
                         net (fo=7, routed)           0.487    16.232    s/num5[3]_i_65_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I4_O)        0.326    16.558 r  s/num5[3]_i_77/O
                         net (fo=2, routed)           0.720    17.277    s/num5[3]_i_77_n_0
    SLICE_X68Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.401 r  s/num5[3]_i_67/O
                         net (fo=3, routed)           0.587    17.988    s/num5[3]_i_67_n_0
    SLICE_X67Y76         LUT6 (Prop_lut6_I5_O)        0.124    18.112 r  s/num5[3]_i_48/O
                         net (fo=3, routed)           0.614    18.727    s/num5[3]_i_48_n_0
    SLICE_X67Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  s/num5[3]_i_40/O
                         net (fo=3, routed)           0.737    19.588    s/num5[3]_i_40_n_0
    SLICE_X67Y80         LUT6 (Prop_lut6_I4_O)        0.124    19.712 r  s/num5[3]_i_20/O
                         net (fo=3, routed)           0.513    20.224    s/num5[3]_i_20_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.124    20.348 r  s/num5[3]_i_16/O
                         net (fo=3, routed)           0.595    20.943    s/num5[3]_i_16_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124    21.067 r  s/num5[3]_i_11/O
                         net (fo=3, routed)           0.826    21.894    s/num5[3]_i_11_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124    22.018 r  s/num5[3]_i_5/O
                         net (fo=3, routed)           0.605    22.623    s/num5[3]_i_5_n_0
    SLICE_X68Y77         LUT6 (Prop_lut6_I4_O)        0.124    22.747 r  s/num5[1]_i_1/O
                         net (fo=1, routed)           0.000    22.747    s/num5[1]_i_1_n_0
    SLICE_X68Y77         FDRE                                         r  s/num5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.498    23.478    s/clk_out1
    SLICE_X68Y77         FDRE                                         r  s/num5_reg[1]/C
                         clock pessimism              0.487    23.965    
                         clock uncertainty           -0.085    23.881    
    SLICE_X68Y77         FDRE (Setup_fdre_C_D)        0.029    23.910    s/num5_reg[1]
  -------------------------------------------------------------------
                         required time                         23.910    
                         arrival time                         -22.747    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.482ns  (logic 8.061ns (34.329%)  route 15.421ns (65.671%))
  Logic Levels:           30  (CARRY4=13 LUT3=4 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 23.469 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y54         FDRE                                         r  score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  score_reg[3]/Q
                         net (fo=176, routed)         1.786     1.341    s/Q[3]
    SLICE_X58Y64         LUT3 (Prop_lut3_I0_O)        0.124     1.465 r  s/num4[0]_i_252/O
                         net (fo=1, routed)           0.709     2.174    s/num4[0]_i_252_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.724 r  s/num4_reg[0]_i_162/CO[3]
                         net (fo=1, routed)           0.000     2.724    s/num4_reg[0]_i_162_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.841 r  s/num4_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     2.841    s/num4_reg[0]_i_79_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.164 r  s/num4_reg[0]_i_42/O[1]
                         net (fo=3, routed)           0.830     3.994    s/num4_reg[0]_i_42_n_6
    SLICE_X59Y67         LUT3 (Prop_lut3_I1_O)        0.306     4.300 r  s/num4[0]_i_75/O
                         net (fo=2, routed)           0.677     4.977    s/num4[0]_i_75_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I1_O)        0.124     5.101 r  s/num4[0]_i_27/O
                         net (fo=2, routed)           0.522     5.623    s/num4[0]_i_27_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.747 r  s/num4[0]_i_31/O
                         net (fo=1, routed)           0.000     5.747    s/num4[0]_i_31_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.297 r  s/num4_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.297    s/num4_reg[0]_i_6_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  s/num4_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.411    s/num4_reg[0]_i_2_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.724 f  s/num4_reg[3]_i_18/O[3]
                         net (fo=17, routed)          1.152     7.875    s/num4_reg[3]_i_18_n_4
    SLICE_X60Y74         LUT3 (Prop_lut3_I0_O)        0.306     8.181 r  s/num4[0]_i_398/O
                         net (fo=1, routed)           0.619     8.800    s/num4[0]_i_398_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.326 r  s/num4_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.009     9.335    s/num4_reg[0]_i_342_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.669 r  s/num4_reg[0]_i_275/O[1]
                         net (fo=3, routed)           0.843    10.512    s/num4_reg[0]_i_275_n_6
    SLICE_X55Y75         LUT3 (Prop_lut3_I0_O)        0.303    10.815 r  s/num4[0]_i_204/O
                         net (fo=1, routed)           0.480    11.295    s/num4[0]_i_204_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.845 r  s/num4_reg[0]_i_129/CO[3]
                         net (fo=1, routed)           0.000    11.845    s/num4_reg[0]_i_129_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.962 r  s/num4_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.962    s/num4_reg[0]_i_53_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.181 r  s/num4_reg[0]_i_18/O[0]
                         net (fo=3, routed)           0.635    12.816    s/num4_reg[0]_i_18_n_7
    SLICE_X57Y77         LUT4 (Prop_lut4_I1_O)        0.295    13.111 r  s/num4[0]_i_51/O
                         net (fo=1, routed)           0.000    13.111    s/num4[0]_i_51_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.661 r  s/num4_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.661    s/num4_reg[0]_i_15_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.932 r  s/num4_reg[0]_i_3/CO[0]
                         net (fo=23, routed)          0.425    14.356    s/num4_reg[0]_i_3_n_3
    SLICE_X56Y80         LUT5 (Prop_lut5_I1_O)        0.373    14.729 r  s/num4[3]_i_92/O
                         net (fo=6, routed)           0.852    15.581    s/num41[17]
    SLICE_X56Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.705 r  s/num4[3]_i_94/O
                         net (fo=3, routed)           0.823    16.528    s/num4[3]_i_94_n_0
    SLICE_X56Y81         LUT6 (Prop_lut6_I0_O)        0.124    16.652 r  s/num4[3]_i_78/O
                         net (fo=3, routed)           0.615    17.267    s/num4[3]_i_78_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I4_O)        0.124    17.391 r  s/num4[3]_i_52/O
                         net (fo=3, routed)           0.593    17.984    s/num4[3]_i_52_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I0_O)        0.124    18.108 r  s/num4[3]_i_40/O
                         net (fo=3, routed)           0.674    18.782    s/num4[3]_i_40_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I0_O)        0.124    18.906 r  s/num4[3]_i_23/O
                         net (fo=3, routed)           0.608    19.514    s/num4[3]_i_23_n_0
    SLICE_X60Y79         LUT6 (Prop_lut6_I0_O)        0.124    19.638 r  s/num4[3]_i_16/O
                         net (fo=3, routed)           0.770    20.408    s/num4[3]_i_16_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I4_O)        0.124    20.532 r  s/num4[3]_i_8/O
                         net (fo=3, routed)           0.965    21.497    s/num4[3]_i_8_n_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I1_O)        0.124    21.621 r  s/num4[3]_i_3/O
                         net (fo=3, routed)           0.836    22.457    s/num4[3]_i_3_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124    22.581 r  s/num4[3]_i_1/O
                         net (fo=1, routed)           0.000    22.581    s/num4[3]_i_1_n_0
    SLICE_X52Y76         FDRE                                         r  s/num4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.489    23.469    s/clk_out1
    SLICE_X52Y76         FDRE                                         r  s/num4_reg[3]/C
                         clock pessimism              0.487    23.956    
                         clock uncertainty           -0.085    23.872    
    SLICE_X52Y76         FDRE (Setup_fdre_C_D)        0.031    23.903    s/num4_reg[3]
  -------------------------------------------------------------------
                         required time                         23.903    
                         arrival time                         -22.581    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num6_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.503ns  (logic 9.170ns (39.016%)  route 14.333ns (60.984%))
  Logic Levels:           33  (CARRY4=13 LUT3=5 LUT4=4 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 23.491 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y55         FDRE                                         r  score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  score_reg[7]/Q
                         net (fo=181, routed)         1.851     1.406    score_reg_n_0_[7]
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.150     1.556 r  num6[0]_i_312/O
                         net (fo=2, routed)           0.872     2.428    num6[0]_i_312_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I0_O)        0.332     2.760 r  num6[0]_i_316/O
                         net (fo=1, routed)           0.000     2.760    num6[0]_i_316_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.158 r  num6_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000     3.158    num6_reg[0]_i_227_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.272 r  num6_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     3.272    num6_reg[0]_i_165_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.386 r  num6_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     3.386    num6_reg[0]_i_78_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.720 r  num6_reg[0]_i_45/O[1]
                         net (fo=2, routed)           1.108     4.828    s/score_reg[21]_0[1]
    SLICE_X31Y74         LUT3 (Prop_lut3_I0_O)        0.333     5.161 r  s/num6[0]_i_33/O
                         net (fo=2, routed)           0.593     5.754    s/num6[0]_i_33_n_0
    SLICE_X31Y74         LUT4 (Prop_lut4_I3_O)        0.327     6.081 r  s/num6[0]_i_37/O
                         net (fo=1, routed)           0.000     6.081    s/num6[0]_i_37_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  s/num6_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.009     6.491    s/num6_reg[0]_i_6_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.605 r  s/num6_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.605    s/num6_reg[0]_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.844 r  s/num6_reg[3]_i_8/O[2]
                         net (fo=18, routed)          1.170     8.014    s_n_7
    SLICE_X41Y77         LUT3 (Prop_lut3_I2_O)        0.330     8.344 r  num6[0]_i_339/O
                         net (fo=2, routed)           0.666     9.010    num6[0]_i_339_n_0
    SLICE_X41Y77         LUT4 (Prop_lut4_I3_O)        0.326     9.336 r  num6[0]_i_343/O
                         net (fo=1, routed)           0.000     9.336    num6[0]_i_343_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.886 r  num6_reg[0]_i_266/CO[3]
                         net (fo=1, routed)           0.000     9.886    num6_reg[0]_i_266_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.199 r  num6_reg[0]_i_206/O[3]
                         net (fo=3, routed)           0.690    10.889    num6_reg[0]_i_206_n_4
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.334    11.223 f  num6[0]_i_208/O
                         net (fo=2, routed)           0.594    11.817    num6[0]_i_208_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I1_O)        0.326    12.143 r  num6[0]_i_129/O
                         net (fo=2, routed)           0.648    12.791    num6[0]_i_129_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.915 r  num6[0]_i_133/O
                         net (fo=1, routed)           0.000    12.915    num6[0]_i_133_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.448 r  num6_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.448    num6_reg[0]_i_56_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.565 r  num6_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.565    num6_reg[0]_i_22_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.784 r  num6_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.819    14.603    s/score_reg[31]_rep__1_3[0]
    SLICE_X39Y81         LUT4 (Prop_lut4_I1_O)        0.295    14.898 r  s/num6[0]_i_20/O
                         net (fo=1, routed)           0.000    14.898    s/num6[0]_i_20_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.468 r  s/num6_reg[0]_i_3/CO[2]
                         net (fo=16, routed)          0.708    16.177    s/num6_reg[0]_i_3_n_1
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.307    16.484 r  s/num6[3]_i_10/O
                         net (fo=12, routed)          0.632    17.115    s/num6[3]_i_10_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.320    17.435 r  s/num6[3]_i_71/O
                         net (fo=2, routed)           0.455    17.890    s/num6[3]_i_71_n_0
    SLICE_X39Y84         LUT5 (Prop_lut5_I4_O)        0.326    18.216 r  s/num6[3]_i_61/O
                         net (fo=2, routed)           0.415    18.631    s/num6[3]_i_61_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I3_O)        0.124    18.755 r  s/num6[3]_i_41/O
                         net (fo=3, routed)           0.590    19.345    s/num6[3]_i_41_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.124    19.469 f  s/num6[3]_i_40/O
                         net (fo=3, routed)           0.454    19.923    s/num6[3]_i_40_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.124    20.047 r  s/num6[3]_i_32/O
                         net (fo=4, routed)           0.444    20.491    s/num6[3]_i_32_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I4_O)        0.124    20.615 r  s/num6[3]_i_24/O
                         net (fo=1, routed)           0.622    21.237    s/num6[3]_i_24_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124    21.361 r  s/num6[3]_i_9/O
                         net (fo=3, routed)           0.579    21.940    s/num6[3]_i_9_n_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I3_O)        0.124    22.064 r  s/num6[3]_i_5/O
                         net (fo=3, routed)           0.415    22.479    s/num6[3]_i_5_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.124    22.603 r  s/num6[3]_i_1/O
                         net (fo=1, routed)           0.000    22.603    s/num6[3]_i_1_n_0
    SLICE_X39Y83         FDRE                                         r  s/num6_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.511    23.491    s/clk_out1
    SLICE_X39Y83         FDRE                                         r  s/num6_reg[3]/C
                         clock pessimism              0.559    24.050    
                         clock uncertainty           -0.085    23.966    
    SLICE_X39Y83         FDRE (Setup_fdre_C_D)        0.029    23.995    s/num6_reg[3]
  -------------------------------------------------------------------
                         required time                         23.995    
                         arrival time                         -22.603    
  -------------------------------------------------------------------
                         slack                                  1.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 s/r_an_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.567    -0.597    s/clk_out1
    SLICE_X14Y80         FDRE                                         r  s/r_an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  s/r_an_reg[1]/Q
                         net (fo=1, routed)           0.099    -0.334    w_an[1]
    SLICE_X13Y81         FDRE                                         r  r_an_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.837    -0.836    CLK
    SLICE_X13Y81         FDRE                                         r  r_an_reg[1]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.070    -0.512    r_an_reg[1]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cnt2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.355ns (71.038%)  route 0.145ns (28.962%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.639    -0.525    CLK
    SLICE_X32Y49         FDRE                                         r  cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cnt2_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.240    cnt2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.080 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.079    cnt2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.025 r  cnt2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.025    cnt2_reg[8]_i_1_n_7
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.843    -0.830    CLK
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[8]/C
                         clock pessimism              0.504    -0.326    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.221    cnt2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 s/r_an_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.740%)  route 0.141ns (46.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.567    -0.597    s/clk_out1
    SLICE_X12Y80         FDRE                                         r  s/r_an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  s/r_an_reg[3]/Q
                         net (fo=1, routed)           0.141    -0.292    w_an[3]
    SLICE_X12Y81         FDRE                                         r  r_an_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.837    -0.836    CLK
    SLICE_X12Y81         FDRE                                         r  r_an_reg[3]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X12Y81         FDRE (Hold_fdre_C_D)         0.085    -0.497    r_an_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cnt2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.366ns (71.661%)  route 0.145ns (28.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.639    -0.525    CLK
    SLICE_X32Y49         FDRE                                         r  cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cnt2_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.240    cnt2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.080 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.079    cnt2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.014 r  cnt2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.014    cnt2_reg[8]_i_1_n_5
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.843    -0.830    CLK
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[10]/C
                         clock pessimism              0.504    -0.326    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.221    cnt2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cnt2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.391ns (72.984%)  route 0.145ns (27.016%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.639    -0.525    CLK
    SLICE_X32Y49         FDRE                                         r  cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cnt2_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.240    cnt2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.080 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.079    cnt2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.011 r  cnt2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.011    cnt2_reg[8]_i_1_n_4
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.843    -0.830    CLK
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[11]/C
                         clock pessimism              0.504    -0.326    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.221    cnt2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cnt2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.391ns (72.984%)  route 0.145ns (27.016%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.639    -0.525    CLK
    SLICE_X32Y49         FDRE                                         r  cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cnt2_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.240    cnt2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.080 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.079    cnt2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.011 r  cnt2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.011    cnt2_reg[8]_i_1_n_6
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.843    -0.830    CLK
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[9]/C
                         clock pessimism              0.504    -0.326    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.221    cnt2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cnt2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.394ns (73.134%)  route 0.145ns (26.866%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.639    -0.525    CLK
    SLICE_X32Y49         FDRE                                         r  cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cnt2_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.240    cnt2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.080 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.079    cnt2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.040    cnt2_reg[8]_i_1_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.014 r  cnt2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.014    cnt2_reg[12]_i_1_n_7
    SLICE_X32Y51         FDRE                                         r  cnt2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.843    -0.830    CLK
    SLICE_X32Y51         FDRE                                         r  cnt2_reg[12]/C
                         clock pessimism              0.504    -0.326    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105    -0.221    cnt2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 s/r_an_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.109%)  route 0.157ns (48.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.567    -0.597    s/clk_out1
    SLICE_X14Y80         FDRE                                         r  s/r_an_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  s/r_an_reg[4]/Q
                         net (fo=1, routed)           0.157    -0.276    w_an[4]
    SLICE_X13Y81         FDRE                                         r  r_an_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.837    -0.836    CLK
    SLICE_X13Y81         FDRE                                         r  r_an_reg[4]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.066    -0.516    r_an_reg[4]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cnt2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.405ns (73.672%)  route 0.145ns (26.328%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.639    -0.525    CLK
    SLICE_X32Y49         FDRE                                         r  cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cnt2_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.240    cnt2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.080 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.079    cnt2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.040    cnt2_reg[8]_i_1_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.025 r  cnt2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.025    cnt2_reg[12]_i_1_n_5
    SLICE_X32Y51         FDRE                                         r  cnt2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.843    -0.830    CLK
    SLICE_X32Y51         FDRE                                         r  cnt2_reg[14]/C
                         clock pessimism              0.504    -0.326    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105    -0.221    cnt2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.237%)  route 0.163ns (43.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.565    -0.599    CLK
    SLICE_X50Y54         FDRE                                         r  vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  vcnt_reg[5]/Q
                         net (fo=25, routed)          0.163    -0.273    vcnt[5]
    SLICE_X50Y54         LUT6 (Prop_lut6_I5_O)        0.045    -0.228 r  vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vcnt[5]_i_1_n_0
    SLICE_X50Y54         FDRE                                         r  vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.835    -0.838    CLK
    SLICE_X50Y54         FDRE                                         r  vcnt_reg[5]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X50Y54         FDRE (Hold_fdre_C_D)         0.121    -0.478    vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         25.000      24.000     SLICE_X45Y51     VGA_HS_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         25.000      24.000     SLICE_X46Y56     VGA_VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X33Y59     b_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X33Y61     b_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X33Y59     b_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X33Y59     b_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X11Y77     pow0/hit_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X75Y82     pow1/hit_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X45Y51     VGA_HS_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X46Y56     VGA_VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y61     b_x_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y77     pow0/hit_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y63     pow2/hit_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X80Y48     pow7/hit_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X80Y48     pow7/hit_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X33Y61     b_x_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y61     b_x_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y59     b_y_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y59     b_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y59     b_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y61     b_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y61     b_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y59     b_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y59     b_x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y59     b_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y59     b_x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y77     pow0/hit_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y77     pow0/hit_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  w_clk
  To Clock:  w_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { w_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 score_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.679ns  (logic 11.968ns (48.495%)  route 12.711ns (51.505%))
  Logic Levels:           42  (CARRY4=29 LUT3=4 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y55         FDRE                                         r  score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  score_reg[5]/Q
                         net (fo=185, routed)         0.994     0.549    s/Q[5]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.124     0.673 r  s/num2[0]_i_372/O
                         net (fo=3, routed)           0.660     1.333    s/num2[0]_i_372_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.731 r  s/num2_reg[0]_i_818/CO[3]
                         net (fo=1, routed)           0.000     1.731    s/num2_reg[0]_i_818_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.845 r  s/num2_reg[0]_i_728/CO[3]
                         net (fo=1, routed)           0.000     1.845    s/num2_reg[0]_i_728_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.959 r  s/num2_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000     1.959    s/num2_reg[0]_i_588_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.073 r  s/num2_reg[0]_i_379/CO[3]
                         net (fo=1, routed)           0.000     2.073    s/num2_reg[0]_i_379_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.187 r  s/num2_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.000     2.187    s/num2_reg[0]_i_321_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.301 r  s/num2_reg[0]_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.301    s/num2_reg[0]_i_318_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.415 r  s/num2_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.000     2.415    s/num2_reg[0]_i_315_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.728 r  s/num2_reg[3]_i_38/O[3]
                         net (fo=2, routed)           1.095     3.823    s/num2_reg[3]_i_38_n_4
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.332     4.155 r  s/num2[0]_i_789/O
                         net (fo=2, routed)           0.619     4.774    s/num2[0]_i_789_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     5.555 r  s/num2_reg[0]_i_693/CO[3]
                         net (fo=1, routed)           0.000     5.555    s/num2_reg[0]_i_693_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.672 r  s/num2_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000     5.672    s/num2_reg[0]_i_537_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.911 r  s/num2_reg[0]_i_351/O[2]
                         net (fo=2, routed)           0.988     6.899    s/num2_reg[0]_i_351_n_5
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.330     7.229 r  s/num2[0]_i_338/O
                         net (fo=2, routed)           0.637     7.865    s/num2[0]_i_338_n_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I3_O)        0.331     8.196 r  s/num2[0]_i_342/O
                         net (fo=1, routed)           0.000     8.196    s/num2[0]_i_342_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.572 r  s/num2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000     8.572    s/num2_reg[0]_i_180_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.895 r  s/num2_reg[0]_i_78/O[1]
                         net (fo=8, routed)           0.661     9.557    s/num2_reg[0]_i_78_n_6
    SLICE_X41Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    10.124 r  s/num2_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.124    s/num2_reg[0]_i_76_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.346 r  s/num2_reg[0]_i_32/O[0]
                         net (fo=3, routed)           0.828    11.174    s/num2_reg[0]_i_32_n_7
    SLICE_X40Y65         LUT4 (Prop_lut4_I2_O)        0.299    11.473 r  s/num2[0]_i_74/O
                         net (fo=1, routed)           0.000    11.473    s/num2[0]_i_74_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.023 r  s/num2_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.023    s/num2_reg[0]_i_25_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.251 r  s/num2_reg[0]_i_11/CO[2]
                         net (fo=45, routed)          0.764    13.015    s/num2_reg[0]_i_11_n_1
    SLICE_X38Y67         LUT5 (Prop_lut5_I1_O)        0.313    13.328 r  s/num2[0]_i_4/O
                         net (fo=25, routed)          0.638    13.966    s/num21[1]
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.090 r  s/num2[0]_i_629/O
                         net (fo=2, routed)           0.658    14.748    s/num2[0]_i_629_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.146 r  s/num2_reg[0]_i_835/CO[3]
                         net (fo=1, routed)           0.000    15.146    s/num2_reg[0]_i_835_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.260 r  s/num2_reg[0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    15.260    s/num2_reg[0]_i_753_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.374 r  s/num2_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    15.374    s/num2_reg[0]_i_616_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.488 r  s/num2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    15.488    s/num2_reg[0]_i_396_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.602 r  s/num2_reg[0]_i_245/CO[3]
                         net (fo=1, routed)           0.000    15.602    s/num2_reg[0]_i_245_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.841 r  s/num2_reg[0]_i_461/O[2]
                         net (fo=4, routed)           0.454    16.295    s/num2_reg[0]_i_461_n_5
    SLICE_X33Y66         LUT6 (Prop_lut6_I3_O)        0.302    16.597 r  s/num2[0]_i_275/O
                         net (fo=1, routed)           0.599    17.195    s/num2[0]_i_275_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.580 r  s/num2_reg[0]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.580    s/num2_reg[0]_i_113_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.914 r  s/num2_reg[0]_i_119/O[1]
                         net (fo=3, routed)           0.456    18.371    s/num2_reg[0]_i_119_n_6
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.303    18.674 r  s/num2[0]_i_118/O
                         net (fo=2, routed)           0.474    19.148    s/num2[0]_i_118_n_0
    SLICE_X31Y68         LUT5 (Prop_lut5_I1_O)        0.124    19.272 r  s/num2[0]_i_96/O
                         net (fo=2, routed)           0.516    19.788    s/num2[0]_i_96_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.912 r  s/num2[0]_i_99/O
                         net (fo=1, routed)           0.000    19.912    s/num2[0]_i_99_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    20.164 r  s/num2_reg[0]_i_48/O[0]
                         net (fo=2, routed)           0.489    20.653    s/num2_reg[0]_i_48_n_7
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    21.372 r  s/num2_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.569    21.941    s/num2_reg[0]_i_15_n_6
    SLICE_X31Y64         LUT6 (Prop_lut6_I5_O)        0.303    22.244 r  s/num2[0]_i_6/O
                         net (fo=1, routed)           0.000    22.244    s/num2[0]_i_6_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.645 r  s/num2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.645    s/num2_reg[0]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.867 r  s/num2_reg[3]_i_2/O[0]
                         net (fo=3, routed)           0.612    23.479    s/num2_reg[3]_i_2_n_7
    SLICE_X29Y65         LUT4 (Prop_lut4_I0_O)        0.299    23.778 r  s/num2[1]_i_1/O
                         net (fo=1, routed)           0.000    23.778    s/num2[1]_i_1_n_0
    SLICE_X29Y65         FDRE                                         r  s/num2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.515    23.495    s/clk_out1
    SLICE_X29Y65         FDRE                                         r  s/num2_reg[1]/C
                         clock pessimism              0.559    24.054    
                         clock uncertainty           -0.087    23.967    
    SLICE_X29Y65         FDRE (Setup_fdre_C_D)        0.029    23.996    s/num2_reg[1]
  -------------------------------------------------------------------
                         required time                         23.996    
                         arrival time                         -23.778    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 score_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.660ns  (logic 11.968ns (48.533%)  route 12.692ns (51.467%))
  Logic Levels:           42  (CARRY4=29 LUT3=4 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y55         FDRE                                         r  score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  score_reg[5]/Q
                         net (fo=185, routed)         0.994     0.549    s/Q[5]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.124     0.673 r  s/num2[0]_i_372/O
                         net (fo=3, routed)           0.660     1.333    s/num2[0]_i_372_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.731 r  s/num2_reg[0]_i_818/CO[3]
                         net (fo=1, routed)           0.000     1.731    s/num2_reg[0]_i_818_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.845 r  s/num2_reg[0]_i_728/CO[3]
                         net (fo=1, routed)           0.000     1.845    s/num2_reg[0]_i_728_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.959 r  s/num2_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000     1.959    s/num2_reg[0]_i_588_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.073 r  s/num2_reg[0]_i_379/CO[3]
                         net (fo=1, routed)           0.000     2.073    s/num2_reg[0]_i_379_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.187 r  s/num2_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.000     2.187    s/num2_reg[0]_i_321_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.301 r  s/num2_reg[0]_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.301    s/num2_reg[0]_i_318_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.415 r  s/num2_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.000     2.415    s/num2_reg[0]_i_315_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.728 r  s/num2_reg[3]_i_38/O[3]
                         net (fo=2, routed)           1.095     3.823    s/num2_reg[3]_i_38_n_4
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.332     4.155 r  s/num2[0]_i_789/O
                         net (fo=2, routed)           0.619     4.774    s/num2[0]_i_789_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     5.555 r  s/num2_reg[0]_i_693/CO[3]
                         net (fo=1, routed)           0.000     5.555    s/num2_reg[0]_i_693_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.672 r  s/num2_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000     5.672    s/num2_reg[0]_i_537_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.911 r  s/num2_reg[0]_i_351/O[2]
                         net (fo=2, routed)           0.988     6.899    s/num2_reg[0]_i_351_n_5
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.330     7.229 r  s/num2[0]_i_338/O
                         net (fo=2, routed)           0.637     7.865    s/num2[0]_i_338_n_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I3_O)        0.331     8.196 r  s/num2[0]_i_342/O
                         net (fo=1, routed)           0.000     8.196    s/num2[0]_i_342_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.572 r  s/num2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000     8.572    s/num2_reg[0]_i_180_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.895 r  s/num2_reg[0]_i_78/O[1]
                         net (fo=8, routed)           0.661     9.557    s/num2_reg[0]_i_78_n_6
    SLICE_X41Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    10.124 r  s/num2_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.124    s/num2_reg[0]_i_76_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.346 r  s/num2_reg[0]_i_32/O[0]
                         net (fo=3, routed)           0.828    11.174    s/num2_reg[0]_i_32_n_7
    SLICE_X40Y65         LUT4 (Prop_lut4_I2_O)        0.299    11.473 r  s/num2[0]_i_74/O
                         net (fo=1, routed)           0.000    11.473    s/num2[0]_i_74_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.023 r  s/num2_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.023    s/num2_reg[0]_i_25_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.251 r  s/num2_reg[0]_i_11/CO[2]
                         net (fo=45, routed)          0.764    13.015    s/num2_reg[0]_i_11_n_1
    SLICE_X38Y67         LUT5 (Prop_lut5_I1_O)        0.313    13.328 r  s/num2[0]_i_4/O
                         net (fo=25, routed)          0.638    13.966    s/num21[1]
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.090 r  s/num2[0]_i_629/O
                         net (fo=2, routed)           0.658    14.748    s/num2[0]_i_629_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.146 r  s/num2_reg[0]_i_835/CO[3]
                         net (fo=1, routed)           0.000    15.146    s/num2_reg[0]_i_835_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.260 r  s/num2_reg[0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    15.260    s/num2_reg[0]_i_753_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.374 r  s/num2_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    15.374    s/num2_reg[0]_i_616_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.488 r  s/num2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    15.488    s/num2_reg[0]_i_396_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.602 r  s/num2_reg[0]_i_245/CO[3]
                         net (fo=1, routed)           0.000    15.602    s/num2_reg[0]_i_245_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.841 r  s/num2_reg[0]_i_461/O[2]
                         net (fo=4, routed)           0.454    16.295    s/num2_reg[0]_i_461_n_5
    SLICE_X33Y66         LUT6 (Prop_lut6_I3_O)        0.302    16.597 r  s/num2[0]_i_275/O
                         net (fo=1, routed)           0.599    17.195    s/num2[0]_i_275_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.580 r  s/num2_reg[0]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.580    s/num2_reg[0]_i_113_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.914 r  s/num2_reg[0]_i_119/O[1]
                         net (fo=3, routed)           0.456    18.371    s/num2_reg[0]_i_119_n_6
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.303    18.674 r  s/num2[0]_i_118/O
                         net (fo=2, routed)           0.474    19.148    s/num2[0]_i_118_n_0
    SLICE_X31Y68         LUT5 (Prop_lut5_I1_O)        0.124    19.272 r  s/num2[0]_i_96/O
                         net (fo=2, routed)           0.516    19.788    s/num2[0]_i_96_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.912 r  s/num2[0]_i_99/O
                         net (fo=1, routed)           0.000    19.912    s/num2[0]_i_99_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    20.164 r  s/num2_reg[0]_i_48/O[0]
                         net (fo=2, routed)           0.489    20.653    s/num2_reg[0]_i_48_n_7
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    21.372 r  s/num2_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.569    21.941    s/num2_reg[0]_i_15_n_6
    SLICE_X31Y64         LUT6 (Prop_lut6_I5_O)        0.303    22.244 r  s/num2[0]_i_6/O
                         net (fo=1, routed)           0.000    22.244    s/num2[0]_i_6_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.645 r  s/num2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.645    s/num2_reg[0]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.867 r  s/num2_reg[3]_i_2/O[0]
                         net (fo=3, routed)           0.593    23.460    s/num2_reg[3]_i_2_n_7
    SLICE_X29Y65         LUT4 (Prop_lut4_I3_O)        0.299    23.759 r  s/num2[2]_i_1/O
                         net (fo=1, routed)           0.000    23.759    s/num2[2]_i_1_n_0
    SLICE_X29Y65         FDRE                                         r  s/num2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.515    23.495    s/clk_out1
    SLICE_X29Y65         FDRE                                         r  s/num2_reg[2]/C
                         clock pessimism              0.559    24.054    
                         clock uncertainty           -0.087    23.967    
    SLICE_X29Y65         FDRE (Setup_fdre_C_D)        0.031    23.998    s/num2_reg[2]
  -------------------------------------------------------------------
                         required time                         23.998    
                         arrival time                         -23.759    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 score_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.673ns  (logic 11.962ns (48.482%)  route 12.711ns (51.518%))
  Logic Levels:           42  (CARRY4=29 LUT3=4 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y55         FDRE                                         r  score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  score_reg[5]/Q
                         net (fo=185, routed)         0.994     0.549    s/Q[5]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.124     0.673 r  s/num2[0]_i_372/O
                         net (fo=3, routed)           0.660     1.333    s/num2[0]_i_372_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.731 r  s/num2_reg[0]_i_818/CO[3]
                         net (fo=1, routed)           0.000     1.731    s/num2_reg[0]_i_818_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.845 r  s/num2_reg[0]_i_728/CO[3]
                         net (fo=1, routed)           0.000     1.845    s/num2_reg[0]_i_728_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.959 r  s/num2_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000     1.959    s/num2_reg[0]_i_588_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.073 r  s/num2_reg[0]_i_379/CO[3]
                         net (fo=1, routed)           0.000     2.073    s/num2_reg[0]_i_379_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.187 r  s/num2_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.000     2.187    s/num2_reg[0]_i_321_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.301 r  s/num2_reg[0]_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.301    s/num2_reg[0]_i_318_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.415 r  s/num2_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.000     2.415    s/num2_reg[0]_i_315_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.728 r  s/num2_reg[3]_i_38/O[3]
                         net (fo=2, routed)           1.095     3.823    s/num2_reg[3]_i_38_n_4
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.332     4.155 r  s/num2[0]_i_789/O
                         net (fo=2, routed)           0.619     4.774    s/num2[0]_i_789_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     5.555 r  s/num2_reg[0]_i_693/CO[3]
                         net (fo=1, routed)           0.000     5.555    s/num2_reg[0]_i_693_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.672 r  s/num2_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000     5.672    s/num2_reg[0]_i_537_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.911 r  s/num2_reg[0]_i_351/O[2]
                         net (fo=2, routed)           0.988     6.899    s/num2_reg[0]_i_351_n_5
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.330     7.229 r  s/num2[0]_i_338/O
                         net (fo=2, routed)           0.637     7.865    s/num2[0]_i_338_n_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I3_O)        0.331     8.196 r  s/num2[0]_i_342/O
                         net (fo=1, routed)           0.000     8.196    s/num2[0]_i_342_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.572 r  s/num2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000     8.572    s/num2_reg[0]_i_180_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.895 r  s/num2_reg[0]_i_78/O[1]
                         net (fo=8, routed)           0.661     9.557    s/num2_reg[0]_i_78_n_6
    SLICE_X41Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    10.124 r  s/num2_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.124    s/num2_reg[0]_i_76_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.346 r  s/num2_reg[0]_i_32/O[0]
                         net (fo=3, routed)           0.828    11.174    s/num2_reg[0]_i_32_n_7
    SLICE_X40Y65         LUT4 (Prop_lut4_I2_O)        0.299    11.473 r  s/num2[0]_i_74/O
                         net (fo=1, routed)           0.000    11.473    s/num2[0]_i_74_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.023 r  s/num2_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.023    s/num2_reg[0]_i_25_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.251 r  s/num2_reg[0]_i_11/CO[2]
                         net (fo=45, routed)          0.764    13.015    s/num2_reg[0]_i_11_n_1
    SLICE_X38Y67         LUT5 (Prop_lut5_I1_O)        0.313    13.328 r  s/num2[0]_i_4/O
                         net (fo=25, routed)          0.638    13.966    s/num21[1]
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.090 r  s/num2[0]_i_629/O
                         net (fo=2, routed)           0.658    14.748    s/num2[0]_i_629_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.146 r  s/num2_reg[0]_i_835/CO[3]
                         net (fo=1, routed)           0.000    15.146    s/num2_reg[0]_i_835_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.260 r  s/num2_reg[0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    15.260    s/num2_reg[0]_i_753_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.374 r  s/num2_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    15.374    s/num2_reg[0]_i_616_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.488 r  s/num2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    15.488    s/num2_reg[0]_i_396_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.602 r  s/num2_reg[0]_i_245/CO[3]
                         net (fo=1, routed)           0.000    15.602    s/num2_reg[0]_i_245_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.841 r  s/num2_reg[0]_i_461/O[2]
                         net (fo=4, routed)           0.454    16.295    s/num2_reg[0]_i_461_n_5
    SLICE_X33Y66         LUT6 (Prop_lut6_I3_O)        0.302    16.597 r  s/num2[0]_i_275/O
                         net (fo=1, routed)           0.599    17.195    s/num2[0]_i_275_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.580 r  s/num2_reg[0]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.580    s/num2_reg[0]_i_113_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.914 r  s/num2_reg[0]_i_119/O[1]
                         net (fo=3, routed)           0.456    18.371    s/num2_reg[0]_i_119_n_6
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.303    18.674 r  s/num2[0]_i_118/O
                         net (fo=2, routed)           0.474    19.148    s/num2[0]_i_118_n_0
    SLICE_X31Y68         LUT5 (Prop_lut5_I1_O)        0.124    19.272 r  s/num2[0]_i_96/O
                         net (fo=2, routed)           0.516    19.788    s/num2[0]_i_96_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.912 r  s/num2[0]_i_99/O
                         net (fo=1, routed)           0.000    19.912    s/num2[0]_i_99_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    20.164 r  s/num2_reg[0]_i_48/O[0]
                         net (fo=2, routed)           0.489    20.653    s/num2_reg[0]_i_48_n_7
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    21.372 r  s/num2_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.569    21.941    s/num2_reg[0]_i_15_n_6
    SLICE_X31Y64         LUT6 (Prop_lut6_I5_O)        0.303    22.244 r  s/num2[0]_i_6/O
                         net (fo=1, routed)           0.000    22.244    s/num2[0]_i_6_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.645 r  s/num2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.645    s/num2_reg[0]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.867 r  s/num2_reg[3]_i_2/O[0]
                         net (fo=3, routed)           0.612    23.479    s/num2_reg[3]_i_2_n_7
    SLICE_X29Y65         LUT4 (Prop_lut4_I3_O)        0.293    23.772 r  s/num2[3]_i_1/O
                         net (fo=1, routed)           0.000    23.772    s/num2[3]_i_1_n_0
    SLICE_X29Y65         FDRE                                         r  s/num2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.515    23.495    s/clk_out1
    SLICE_X29Y65         FDRE                                         r  s/num2_reg[3]/C
                         clock pessimism              0.559    24.054    
                         clock uncertainty           -0.087    23.967    
    SLICE_X29Y65         FDRE (Setup_fdre_C_D)        0.075    24.042    s/num2_reg[3]
  -------------------------------------------------------------------
                         required time                         24.042    
                         arrival time                         -23.772    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.930ns  (logic 8.156ns (34.082%)  route 15.774ns (65.918%))
  Logic Levels:           30  (CARRY4=12 LUT3=5 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 23.478 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y54         FDRE                                         r  score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  score_reg[3]/Q
                         net (fo=176, routed)         1.986     1.541    s/Q[3]
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.152     1.693 r  s/num3[0]_i_328/O
                         net (fo=4, routed)           0.682     2.375    s/num3[0]_i_328_n_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.326     2.701 r  s/num5[0]_i_335/O
                         net (fo=1, routed)           0.000     2.701    s/num5[0]_i_335_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.251 r  s/num5_reg[0]_i_256/CO[3]
                         net (fo=1, routed)           0.000     3.251    s/num5_reg[0]_i_256_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.365 r  s/num5_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000     3.365    s/num5_reg[0]_i_178_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.479 r  s/num5_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000     3.479    s/num5_reg[0]_i_85_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  s/num5_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.593    s/num5_reg[0]_i_46_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.927 r  s/num5_reg[0]_i_53/O[1]
                         net (fo=3, routed)           1.278     5.205    s/num5_reg[0]_i_53_n_6
    SLICE_X66Y68         LUT3 (Prop_lut3_I1_O)        0.303     5.508 r  s/num5[0]_i_52/O
                         net (fo=2, routed)           0.445     5.953    s/num5[0]_i_52_n_0
    SLICE_X64Y69         LUT5 (Prop_lut5_I1_O)        0.124     6.077 r  s/num5[3]_i_28/O
                         net (fo=2, routed)           0.719     6.796    s/num5[3]_i_28_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.322 r  s/num5_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.322    s/num5_reg[3]_i_18_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.635 f  s/num5_reg[0]_i_152/O[3]
                         net (fo=15, routed)          1.157     8.792    s/num5_reg[0]_i_152_n_4
    SLICE_X64Y73         LUT3 (Prop_lut3_I0_O)        0.306     9.098 r  s/num5[0]_i_295/O
                         net (fo=1, routed)           0.474     9.572    s/num5[0]_i_295_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.098 r  s/num5_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.000    10.098    s/num5_reg[0]_i_225_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.411 r  s/num5_reg[0]_i_151/O[3]
                         net (fo=2, routed)           0.756    11.167    s/num5_reg[0]_i_151_n_4
    SLICE_X68Y75         LUT3 (Prop_lut3_I0_O)        0.335    11.502 r  s/num5[0]_i_64/O
                         net (fo=2, routed)           0.648    12.151    s/num5[0]_i_64_n_0
    SLICE_X68Y75         LUT4 (Prop_lut4_I0_O)        0.327    12.478 r  s/num5[0]_i_68/O
                         net (fo=1, routed)           0.000    12.478    s/num5[0]_i_68_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.879 r  s/num5_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.879    s/num5_reg[0]_i_24_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.101 r  s/num5_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.617    13.718    s/num5_reg[0]_i_4_n_7
    SLICE_X66Y76         LUT4 (Prop_lut4_I2_O)        0.299    14.017 r  s/num5[0]_i_22/O
                         net (fo=1, routed)           0.000    14.017    s/num5[0]_i_22_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.550 r  s/num5_reg[0]_i_3/CO[3]
                         net (fo=19, routed)          1.045    15.595    s/num5_reg[0]_i_3_n_0
    SLICE_X64Y77         LUT3 (Prop_lut3_I0_O)        0.150    15.745 r  s/num5[3]_i_65/O
                         net (fo=7, routed)           0.487    16.232    s/num5[3]_i_65_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I4_O)        0.326    16.558 r  s/num5[3]_i_77/O
                         net (fo=2, routed)           0.720    17.277    s/num5[3]_i_77_n_0
    SLICE_X68Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.401 r  s/num5[3]_i_67/O
                         net (fo=3, routed)           0.587    17.988    s/num5[3]_i_67_n_0
    SLICE_X67Y76         LUT6 (Prop_lut6_I5_O)        0.124    18.112 r  s/num5[3]_i_48/O
                         net (fo=3, routed)           0.614    18.727    s/num5[3]_i_48_n_0
    SLICE_X67Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  s/num5[3]_i_40/O
                         net (fo=3, routed)           0.737    19.588    s/num5[3]_i_40_n_0
    SLICE_X67Y80         LUT6 (Prop_lut6_I4_O)        0.124    19.712 r  s/num5[3]_i_20/O
                         net (fo=3, routed)           0.678    20.390    s/num5[3]_i_20_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I1_O)        0.124    20.514 r  s/num5[3]_i_13/O
                         net (fo=3, routed)           0.824    21.339    s/num5[3]_i_13_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I1_O)        0.124    21.463 r  s/num5[3]_i_8/O
                         net (fo=3, routed)           0.487    21.950    s/num5[3]_i_8_n_0
    SLICE_X68Y78         LUT6 (Prop_lut6_I1_O)        0.124    22.074 r  s/num5[3]_i_6/O
                         net (fo=3, routed)           0.832    22.906    s/num5[3]_i_6_n_0
    SLICE_X68Y77         LUT6 (Prop_lut6_I0_O)        0.124    23.030 r  s/num5[2]_i_1/O
                         net (fo=1, routed)           0.000    23.030    s/num5[2]_i_1_n_0
    SLICE_X68Y77         FDRE                                         r  s/num5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.498    23.478    s/clk_out1
    SLICE_X68Y77         FDRE                                         r  s/num5_reg[2]/C
                         clock pessimism              0.487    23.965    
                         clock uncertainty           -0.087    23.878    
    SLICE_X68Y77         FDRE (Setup_fdre_C_D)        0.031    23.909    s/num5_reg[2]
  -------------------------------------------------------------------
                         required time                         23.909    
                         arrival time                         -23.030    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num6_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.873ns  (logic 9.170ns (38.412%)  route 14.703ns (61.588%))
  Logic Levels:           33  (CARRY4=13 LUT3=5 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 23.491 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y55         FDRE                                         r  score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  score_reg[7]/Q
                         net (fo=181, routed)         1.851     1.406    score_reg_n_0_[7]
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.150     1.556 r  num6[0]_i_312/O
                         net (fo=2, routed)           0.872     2.428    num6[0]_i_312_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I0_O)        0.332     2.760 r  num6[0]_i_316/O
                         net (fo=1, routed)           0.000     2.760    num6[0]_i_316_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.158 r  num6_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000     3.158    num6_reg[0]_i_227_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.272 r  num6_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     3.272    num6_reg[0]_i_165_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.386 r  num6_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     3.386    num6_reg[0]_i_78_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.720 r  num6_reg[0]_i_45/O[1]
                         net (fo=2, routed)           1.108     4.828    s/score_reg[21]_0[1]
    SLICE_X31Y74         LUT3 (Prop_lut3_I0_O)        0.333     5.161 r  s/num6[0]_i_33/O
                         net (fo=2, routed)           0.593     5.754    s/num6[0]_i_33_n_0
    SLICE_X31Y74         LUT4 (Prop_lut4_I3_O)        0.327     6.081 r  s/num6[0]_i_37/O
                         net (fo=1, routed)           0.000     6.081    s/num6[0]_i_37_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  s/num6_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.009     6.491    s/num6_reg[0]_i_6_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.605 r  s/num6_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.605    s/num6_reg[0]_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.844 r  s/num6_reg[3]_i_8/O[2]
                         net (fo=18, routed)          1.170     8.014    s_n_7
    SLICE_X41Y77         LUT3 (Prop_lut3_I2_O)        0.330     8.344 r  num6[0]_i_339/O
                         net (fo=2, routed)           0.666     9.010    num6[0]_i_339_n_0
    SLICE_X41Y77         LUT4 (Prop_lut4_I3_O)        0.326     9.336 r  num6[0]_i_343/O
                         net (fo=1, routed)           0.000     9.336    num6[0]_i_343_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.886 r  num6_reg[0]_i_266/CO[3]
                         net (fo=1, routed)           0.000     9.886    num6_reg[0]_i_266_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.199 r  num6_reg[0]_i_206/O[3]
                         net (fo=3, routed)           0.690    10.889    num6_reg[0]_i_206_n_4
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.334    11.223 f  num6[0]_i_208/O
                         net (fo=2, routed)           0.594    11.817    num6[0]_i_208_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I1_O)        0.326    12.143 r  num6[0]_i_129/O
                         net (fo=2, routed)           0.648    12.791    num6[0]_i_129_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.915 r  num6[0]_i_133/O
                         net (fo=1, routed)           0.000    12.915    num6[0]_i_133_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.448 r  num6_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.448    num6_reg[0]_i_56_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.565 r  num6_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.565    num6_reg[0]_i_22_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.784 r  num6_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.819    14.603    s/score_reg[31]_rep__1_3[0]
    SLICE_X39Y81         LUT4 (Prop_lut4_I1_O)        0.295    14.898 r  s/num6[0]_i_20/O
                         net (fo=1, routed)           0.000    14.898    s/num6[0]_i_20_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.468 r  s/num6_reg[0]_i_3/CO[2]
                         net (fo=16, routed)          0.708    16.177    s/num6_reg[0]_i_3_n_1
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.307    16.484 r  s/num6[3]_i_10/O
                         net (fo=12, routed)          0.632    17.115    s/num6[3]_i_10_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.320    17.435 r  s/num6[3]_i_71/O
                         net (fo=2, routed)           0.455    17.890    s/num6[3]_i_71_n_0
    SLICE_X39Y84         LUT5 (Prop_lut5_I4_O)        0.326    18.216 r  s/num6[3]_i_61/O
                         net (fo=2, routed)           0.415    18.631    s/num6[3]_i_61_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I3_O)        0.124    18.755 r  s/num6[3]_i_41/O
                         net (fo=3, routed)           0.590    19.345    s/num6[3]_i_41_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.124    19.469 f  s/num6[3]_i_40/O
                         net (fo=3, routed)           0.454    19.923    s/num6[3]_i_40_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.124    20.047 r  s/num6[3]_i_32/O
                         net (fo=4, routed)           0.444    20.491    s/num6[3]_i_32_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I4_O)        0.124    20.615 f  s/num6[3]_i_24/O
                         net (fo=1, routed)           0.622    21.237    s/num6[3]_i_24_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124    21.361 f  s/num6[3]_i_9/O
                         net (fo=3, routed)           0.739    22.100    s/num6[3]_i_9_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.124    22.224 r  s/num6[3]_i_4/O
                         net (fo=3, routed)           0.624    22.848    s/num6[3]_i_4_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I2_O)        0.124    22.972 r  s/num6[2]_i_1/O
                         net (fo=1, routed)           0.000    22.972    s/num6[2]_i_1_n_0
    SLICE_X40Y83         FDRE                                         r  s/num6_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.511    23.491    s/clk_out1
    SLICE_X40Y83         FDRE                                         r  s/num6_reg[2]/C
                         clock pessimism              0.559    24.050    
                         clock uncertainty           -0.087    23.963    
    SLICE_X40Y83         FDRE (Setup_fdre_C_D)        0.031    23.994    s/num6_reg[2]
  -------------------------------------------------------------------
                         required time                         23.994    
                         arrival time                         -22.972    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.770ns  (logic 8.156ns (34.312%)  route 15.614ns (65.688%))
  Logic Levels:           30  (CARRY4=12 LUT3=5 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 23.480 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y54         FDRE                                         r  score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  score_reg[3]/Q
                         net (fo=176, routed)         1.986     1.541    s/Q[3]
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.152     1.693 r  s/num3[0]_i_328/O
                         net (fo=4, routed)           0.682     2.375    s/num3[0]_i_328_n_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.326     2.701 r  s/num5[0]_i_335/O
                         net (fo=1, routed)           0.000     2.701    s/num5[0]_i_335_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.251 r  s/num5_reg[0]_i_256/CO[3]
                         net (fo=1, routed)           0.000     3.251    s/num5_reg[0]_i_256_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.365 r  s/num5_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000     3.365    s/num5_reg[0]_i_178_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.479 r  s/num5_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000     3.479    s/num5_reg[0]_i_85_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  s/num5_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.593    s/num5_reg[0]_i_46_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.927 r  s/num5_reg[0]_i_53/O[1]
                         net (fo=3, routed)           1.278     5.205    s/num5_reg[0]_i_53_n_6
    SLICE_X66Y68         LUT3 (Prop_lut3_I1_O)        0.303     5.508 r  s/num5[0]_i_52/O
                         net (fo=2, routed)           0.445     5.953    s/num5[0]_i_52_n_0
    SLICE_X64Y69         LUT5 (Prop_lut5_I1_O)        0.124     6.077 r  s/num5[3]_i_28/O
                         net (fo=2, routed)           0.719     6.796    s/num5[3]_i_28_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.322 r  s/num5_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.322    s/num5_reg[3]_i_18_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.635 f  s/num5_reg[0]_i_152/O[3]
                         net (fo=15, routed)          1.157     8.792    s/num5_reg[0]_i_152_n_4
    SLICE_X64Y73         LUT3 (Prop_lut3_I0_O)        0.306     9.098 r  s/num5[0]_i_295/O
                         net (fo=1, routed)           0.474     9.572    s/num5[0]_i_295_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.098 r  s/num5_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.000    10.098    s/num5_reg[0]_i_225_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.411 r  s/num5_reg[0]_i_151/O[3]
                         net (fo=2, routed)           0.756    11.167    s/num5_reg[0]_i_151_n_4
    SLICE_X68Y75         LUT3 (Prop_lut3_I0_O)        0.335    11.502 r  s/num5[0]_i_64/O
                         net (fo=2, routed)           0.648    12.151    s/num5[0]_i_64_n_0
    SLICE_X68Y75         LUT4 (Prop_lut4_I0_O)        0.327    12.478 r  s/num5[0]_i_68/O
                         net (fo=1, routed)           0.000    12.478    s/num5[0]_i_68_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.879 r  s/num5_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.879    s/num5_reg[0]_i_24_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.101 r  s/num5_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.617    13.718    s/num5_reg[0]_i_4_n_7
    SLICE_X66Y76         LUT4 (Prop_lut4_I2_O)        0.299    14.017 r  s/num5[0]_i_22/O
                         net (fo=1, routed)           0.000    14.017    s/num5[0]_i_22_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.550 r  s/num5_reg[0]_i_3/CO[3]
                         net (fo=19, routed)          1.045    15.595    s/num5_reg[0]_i_3_n_0
    SLICE_X64Y77         LUT3 (Prop_lut3_I0_O)        0.150    15.745 r  s/num5[3]_i_65/O
                         net (fo=7, routed)           0.487    16.232    s/num5[3]_i_65_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I4_O)        0.326    16.558 r  s/num5[3]_i_77/O
                         net (fo=2, routed)           0.720    17.277    s/num5[3]_i_77_n_0
    SLICE_X68Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.401 r  s/num5[3]_i_67/O
                         net (fo=3, routed)           0.587    17.988    s/num5[3]_i_67_n_0
    SLICE_X67Y76         LUT6 (Prop_lut6_I5_O)        0.124    18.112 r  s/num5[3]_i_48/O
                         net (fo=3, routed)           0.614    18.727    s/num5[3]_i_48_n_0
    SLICE_X67Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  s/num5[3]_i_40/O
                         net (fo=3, routed)           0.737    19.588    s/num5[3]_i_40_n_0
    SLICE_X67Y80         LUT6 (Prop_lut6_I4_O)        0.124    19.712 r  s/num5[3]_i_20/O
                         net (fo=3, routed)           0.678    20.390    s/num5[3]_i_20_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I1_O)        0.124    20.514 r  s/num5[3]_i_13/O
                         net (fo=3, routed)           0.824    21.339    s/num5[3]_i_13_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I1_O)        0.124    21.463 r  s/num5[3]_i_8/O
                         net (fo=3, routed)           0.487    21.950    s/num5[3]_i_8_n_0
    SLICE_X68Y78         LUT6 (Prop_lut6_I1_O)        0.124    22.074 r  s/num5[3]_i_6/O
                         net (fo=3, routed)           0.672    22.746    s/num5[3]_i_6_n_0
    SLICE_X68Y78         LUT6 (Prop_lut6_I4_O)        0.124    22.870 r  s/num5[3]_i_1/O
                         net (fo=1, routed)           0.000    22.870    s/num5[3]_i_1_n_0
    SLICE_X68Y78         FDRE                                         r  s/num5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.500    23.480    s/clk_out1
    SLICE_X68Y78         FDRE                                         r  s/num5_reg[3]/C
                         clock pessimism              0.487    23.967    
                         clock uncertainty           -0.087    23.880    
    SLICE_X68Y78         FDRE (Setup_fdre_C_D)        0.029    23.909    s/num5_reg[3]
  -------------------------------------------------------------------
                         required time                         23.909    
                         arrival time                         -22.870    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.847ns  (logic 9.170ns (38.453%)  route 14.677ns (61.547%))
  Logic Levels:           33  (CARRY4=13 LUT3=5 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 23.491 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y55         FDRE                                         r  score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  score_reg[7]/Q
                         net (fo=181, routed)         1.851     1.406    score_reg_n_0_[7]
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.150     1.556 r  num6[0]_i_312/O
                         net (fo=2, routed)           0.872     2.428    num6[0]_i_312_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I0_O)        0.332     2.760 r  num6[0]_i_316/O
                         net (fo=1, routed)           0.000     2.760    num6[0]_i_316_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.158 r  num6_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000     3.158    num6_reg[0]_i_227_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.272 r  num6_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     3.272    num6_reg[0]_i_165_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.386 r  num6_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     3.386    num6_reg[0]_i_78_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.720 r  num6_reg[0]_i_45/O[1]
                         net (fo=2, routed)           1.108     4.828    s/score_reg[21]_0[1]
    SLICE_X31Y74         LUT3 (Prop_lut3_I0_O)        0.333     5.161 r  s/num6[0]_i_33/O
                         net (fo=2, routed)           0.593     5.754    s/num6[0]_i_33_n_0
    SLICE_X31Y74         LUT4 (Prop_lut4_I3_O)        0.327     6.081 r  s/num6[0]_i_37/O
                         net (fo=1, routed)           0.000     6.081    s/num6[0]_i_37_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  s/num6_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.009     6.491    s/num6_reg[0]_i_6_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.605 r  s/num6_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.605    s/num6_reg[0]_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.844 r  s/num6_reg[3]_i_8/O[2]
                         net (fo=18, routed)          1.170     8.014    s_n_7
    SLICE_X41Y77         LUT3 (Prop_lut3_I2_O)        0.330     8.344 r  num6[0]_i_339/O
                         net (fo=2, routed)           0.666     9.010    num6[0]_i_339_n_0
    SLICE_X41Y77         LUT4 (Prop_lut4_I3_O)        0.326     9.336 r  num6[0]_i_343/O
                         net (fo=1, routed)           0.000     9.336    num6[0]_i_343_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.886 r  num6_reg[0]_i_266/CO[3]
                         net (fo=1, routed)           0.000     9.886    num6_reg[0]_i_266_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.199 r  num6_reg[0]_i_206/O[3]
                         net (fo=3, routed)           0.690    10.889    num6_reg[0]_i_206_n_4
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.334    11.223 f  num6[0]_i_208/O
                         net (fo=2, routed)           0.594    11.817    num6[0]_i_208_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I1_O)        0.326    12.143 r  num6[0]_i_129/O
                         net (fo=2, routed)           0.648    12.791    num6[0]_i_129_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.915 r  num6[0]_i_133/O
                         net (fo=1, routed)           0.000    12.915    num6[0]_i_133_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.448 r  num6_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.448    num6_reg[0]_i_56_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.565 r  num6_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.565    num6_reg[0]_i_22_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.784 r  num6_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.819    14.603    s/score_reg[31]_rep__1_3[0]
    SLICE_X39Y81         LUT4 (Prop_lut4_I1_O)        0.295    14.898 r  s/num6[0]_i_20/O
                         net (fo=1, routed)           0.000    14.898    s/num6[0]_i_20_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.468 r  s/num6_reg[0]_i_3/CO[2]
                         net (fo=16, routed)          0.708    16.177    s/num6_reg[0]_i_3_n_1
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.307    16.484 r  s/num6[3]_i_10/O
                         net (fo=12, routed)          0.632    17.115    s/num6[3]_i_10_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.320    17.435 r  s/num6[3]_i_71/O
                         net (fo=2, routed)           0.455    17.890    s/num6[3]_i_71_n_0
    SLICE_X39Y84         LUT5 (Prop_lut5_I4_O)        0.326    18.216 r  s/num6[3]_i_61/O
                         net (fo=2, routed)           0.415    18.631    s/num6[3]_i_61_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I3_O)        0.124    18.755 r  s/num6[3]_i_41/O
                         net (fo=3, routed)           0.590    19.345    s/num6[3]_i_41_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.124    19.469 f  s/num6[3]_i_40/O
                         net (fo=3, routed)           0.454    19.923    s/num6[3]_i_40_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.124    20.047 r  s/num6[3]_i_32/O
                         net (fo=4, routed)           0.444    20.491    s/num6[3]_i_32_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I4_O)        0.124    20.615 f  s/num6[3]_i_24/O
                         net (fo=1, routed)           0.622    21.237    s/num6[3]_i_24_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124    21.361 f  s/num6[3]_i_9/O
                         net (fo=3, routed)           0.739    22.100    s/num6[3]_i_9_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.124    22.224 r  s/num6[3]_i_4/O
                         net (fo=3, routed)           0.599    22.823    s/num6[3]_i_4_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I3_O)        0.124    22.947 r  s/num6[1]_i_1/O
                         net (fo=1, routed)           0.000    22.947    s/num6[1]_i_1_n_0
    SLICE_X40Y83         FDRE                                         r  s/num6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.511    23.491    s/clk_out1
    SLICE_X40Y83         FDRE                                         r  s/num6_reg[1]/C
                         clock pessimism              0.559    24.050    
                         clock uncertainty           -0.087    23.963    
    SLICE_X40Y83         FDRE (Setup_fdre_C_D)        0.029    23.992    s/num6_reg[1]
  -------------------------------------------------------------------
                         required time                         23.992    
                         arrival time                         -22.947    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.647ns  (logic 8.156ns (34.490%)  route 15.491ns (65.510%))
  Logic Levels:           30  (CARRY4=12 LUT3=5 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 23.478 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y54         FDRE                                         r  score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  score_reg[3]/Q
                         net (fo=176, routed)         1.986     1.541    s/Q[3]
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.152     1.693 r  s/num3[0]_i_328/O
                         net (fo=4, routed)           0.682     2.375    s/num3[0]_i_328_n_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.326     2.701 r  s/num5[0]_i_335/O
                         net (fo=1, routed)           0.000     2.701    s/num5[0]_i_335_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.251 r  s/num5_reg[0]_i_256/CO[3]
                         net (fo=1, routed)           0.000     3.251    s/num5_reg[0]_i_256_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.365 r  s/num5_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000     3.365    s/num5_reg[0]_i_178_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.479 r  s/num5_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000     3.479    s/num5_reg[0]_i_85_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  s/num5_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.593    s/num5_reg[0]_i_46_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.927 r  s/num5_reg[0]_i_53/O[1]
                         net (fo=3, routed)           1.278     5.205    s/num5_reg[0]_i_53_n_6
    SLICE_X66Y68         LUT3 (Prop_lut3_I1_O)        0.303     5.508 r  s/num5[0]_i_52/O
                         net (fo=2, routed)           0.445     5.953    s/num5[0]_i_52_n_0
    SLICE_X64Y69         LUT5 (Prop_lut5_I1_O)        0.124     6.077 r  s/num5[3]_i_28/O
                         net (fo=2, routed)           0.719     6.796    s/num5[3]_i_28_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.322 r  s/num5_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.322    s/num5_reg[3]_i_18_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.635 f  s/num5_reg[0]_i_152/O[3]
                         net (fo=15, routed)          1.157     8.792    s/num5_reg[0]_i_152_n_4
    SLICE_X64Y73         LUT3 (Prop_lut3_I0_O)        0.306     9.098 r  s/num5[0]_i_295/O
                         net (fo=1, routed)           0.474     9.572    s/num5[0]_i_295_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.098 r  s/num5_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.000    10.098    s/num5_reg[0]_i_225_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.411 r  s/num5_reg[0]_i_151/O[3]
                         net (fo=2, routed)           0.756    11.167    s/num5_reg[0]_i_151_n_4
    SLICE_X68Y75         LUT3 (Prop_lut3_I0_O)        0.335    11.502 r  s/num5[0]_i_64/O
                         net (fo=2, routed)           0.648    12.151    s/num5[0]_i_64_n_0
    SLICE_X68Y75         LUT4 (Prop_lut4_I0_O)        0.327    12.478 r  s/num5[0]_i_68/O
                         net (fo=1, routed)           0.000    12.478    s/num5[0]_i_68_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.879 r  s/num5_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.879    s/num5_reg[0]_i_24_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.101 r  s/num5_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.617    13.718    s/num5_reg[0]_i_4_n_7
    SLICE_X66Y76         LUT4 (Prop_lut4_I2_O)        0.299    14.017 r  s/num5[0]_i_22/O
                         net (fo=1, routed)           0.000    14.017    s/num5[0]_i_22_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.550 r  s/num5_reg[0]_i_3/CO[3]
                         net (fo=19, routed)          1.045    15.595    s/num5_reg[0]_i_3_n_0
    SLICE_X64Y77         LUT3 (Prop_lut3_I0_O)        0.150    15.745 r  s/num5[3]_i_65/O
                         net (fo=7, routed)           0.487    16.232    s/num5[3]_i_65_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I4_O)        0.326    16.558 r  s/num5[3]_i_77/O
                         net (fo=2, routed)           0.720    17.277    s/num5[3]_i_77_n_0
    SLICE_X68Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.401 r  s/num5[3]_i_67/O
                         net (fo=3, routed)           0.587    17.988    s/num5[3]_i_67_n_0
    SLICE_X67Y76         LUT6 (Prop_lut6_I5_O)        0.124    18.112 r  s/num5[3]_i_48/O
                         net (fo=3, routed)           0.614    18.727    s/num5[3]_i_48_n_0
    SLICE_X67Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  s/num5[3]_i_40/O
                         net (fo=3, routed)           0.737    19.588    s/num5[3]_i_40_n_0
    SLICE_X67Y80         LUT6 (Prop_lut6_I4_O)        0.124    19.712 r  s/num5[3]_i_20/O
                         net (fo=3, routed)           0.513    20.224    s/num5[3]_i_20_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.124    20.348 r  s/num5[3]_i_16/O
                         net (fo=3, routed)           0.595    20.943    s/num5[3]_i_16_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124    21.067 r  s/num5[3]_i_11/O
                         net (fo=3, routed)           0.826    21.894    s/num5[3]_i_11_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124    22.018 r  s/num5[3]_i_5/O
                         net (fo=3, routed)           0.605    22.623    s/num5[3]_i_5_n_0
    SLICE_X68Y77         LUT6 (Prop_lut6_I4_O)        0.124    22.747 r  s/num5[1]_i_1/O
                         net (fo=1, routed)           0.000    22.747    s/num5[1]_i_1_n_0
    SLICE_X68Y77         FDRE                                         r  s/num5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.498    23.478    s/clk_out1
    SLICE_X68Y77         FDRE                                         r  s/num5_reg[1]/C
                         clock pessimism              0.487    23.965    
                         clock uncertainty           -0.087    23.878    
    SLICE_X68Y77         FDRE (Setup_fdre_C_D)        0.029    23.907    s/num5_reg[1]
  -------------------------------------------------------------------
                         required time                         23.907    
                         arrival time                         -22.747    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.482ns  (logic 8.061ns (34.329%)  route 15.421ns (65.671%))
  Logic Levels:           30  (CARRY4=13 LUT3=4 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 23.469 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y54         FDRE                                         r  score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  score_reg[3]/Q
                         net (fo=176, routed)         1.786     1.341    s/Q[3]
    SLICE_X58Y64         LUT3 (Prop_lut3_I0_O)        0.124     1.465 r  s/num4[0]_i_252/O
                         net (fo=1, routed)           0.709     2.174    s/num4[0]_i_252_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.724 r  s/num4_reg[0]_i_162/CO[3]
                         net (fo=1, routed)           0.000     2.724    s/num4_reg[0]_i_162_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.841 r  s/num4_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     2.841    s/num4_reg[0]_i_79_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.164 r  s/num4_reg[0]_i_42/O[1]
                         net (fo=3, routed)           0.830     3.994    s/num4_reg[0]_i_42_n_6
    SLICE_X59Y67         LUT3 (Prop_lut3_I1_O)        0.306     4.300 r  s/num4[0]_i_75/O
                         net (fo=2, routed)           0.677     4.977    s/num4[0]_i_75_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I1_O)        0.124     5.101 r  s/num4[0]_i_27/O
                         net (fo=2, routed)           0.522     5.623    s/num4[0]_i_27_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.747 r  s/num4[0]_i_31/O
                         net (fo=1, routed)           0.000     5.747    s/num4[0]_i_31_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.297 r  s/num4_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.297    s/num4_reg[0]_i_6_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  s/num4_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.411    s/num4_reg[0]_i_2_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.724 f  s/num4_reg[3]_i_18/O[3]
                         net (fo=17, routed)          1.152     7.875    s/num4_reg[3]_i_18_n_4
    SLICE_X60Y74         LUT3 (Prop_lut3_I0_O)        0.306     8.181 r  s/num4[0]_i_398/O
                         net (fo=1, routed)           0.619     8.800    s/num4[0]_i_398_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.326 r  s/num4_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.009     9.335    s/num4_reg[0]_i_342_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.669 r  s/num4_reg[0]_i_275/O[1]
                         net (fo=3, routed)           0.843    10.512    s/num4_reg[0]_i_275_n_6
    SLICE_X55Y75         LUT3 (Prop_lut3_I0_O)        0.303    10.815 r  s/num4[0]_i_204/O
                         net (fo=1, routed)           0.480    11.295    s/num4[0]_i_204_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.845 r  s/num4_reg[0]_i_129/CO[3]
                         net (fo=1, routed)           0.000    11.845    s/num4_reg[0]_i_129_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.962 r  s/num4_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.962    s/num4_reg[0]_i_53_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.181 r  s/num4_reg[0]_i_18/O[0]
                         net (fo=3, routed)           0.635    12.816    s/num4_reg[0]_i_18_n_7
    SLICE_X57Y77         LUT4 (Prop_lut4_I1_O)        0.295    13.111 r  s/num4[0]_i_51/O
                         net (fo=1, routed)           0.000    13.111    s/num4[0]_i_51_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.661 r  s/num4_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.661    s/num4_reg[0]_i_15_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.932 r  s/num4_reg[0]_i_3/CO[0]
                         net (fo=23, routed)          0.425    14.356    s/num4_reg[0]_i_3_n_3
    SLICE_X56Y80         LUT5 (Prop_lut5_I1_O)        0.373    14.729 r  s/num4[3]_i_92/O
                         net (fo=6, routed)           0.852    15.581    s/num41[17]
    SLICE_X56Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.705 r  s/num4[3]_i_94/O
                         net (fo=3, routed)           0.823    16.528    s/num4[3]_i_94_n_0
    SLICE_X56Y81         LUT6 (Prop_lut6_I0_O)        0.124    16.652 r  s/num4[3]_i_78/O
                         net (fo=3, routed)           0.615    17.267    s/num4[3]_i_78_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I4_O)        0.124    17.391 r  s/num4[3]_i_52/O
                         net (fo=3, routed)           0.593    17.984    s/num4[3]_i_52_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I0_O)        0.124    18.108 r  s/num4[3]_i_40/O
                         net (fo=3, routed)           0.674    18.782    s/num4[3]_i_40_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I0_O)        0.124    18.906 r  s/num4[3]_i_23/O
                         net (fo=3, routed)           0.608    19.514    s/num4[3]_i_23_n_0
    SLICE_X60Y79         LUT6 (Prop_lut6_I0_O)        0.124    19.638 r  s/num4[3]_i_16/O
                         net (fo=3, routed)           0.770    20.408    s/num4[3]_i_16_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I4_O)        0.124    20.532 r  s/num4[3]_i_8/O
                         net (fo=3, routed)           0.965    21.497    s/num4[3]_i_8_n_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I1_O)        0.124    21.621 r  s/num4[3]_i_3/O
                         net (fo=3, routed)           0.836    22.457    s/num4[3]_i_3_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124    22.581 r  s/num4[3]_i_1/O
                         net (fo=1, routed)           0.000    22.581    s/num4[3]_i_1_n_0
    SLICE_X52Y76         FDRE                                         r  s/num4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.489    23.469    s/clk_out1
    SLICE_X52Y76         FDRE                                         r  s/num4_reg[3]/C
                         clock pessimism              0.487    23.956    
                         clock uncertainty           -0.087    23.869    
    SLICE_X52Y76         FDRE (Setup_fdre_C_D)        0.031    23.900    s/num4_reg[3]
  -------------------------------------------------------------------
                         required time                         23.900    
                         arrival time                         -22.581    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num6_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.503ns  (logic 9.170ns (39.016%)  route 14.333ns (60.984%))
  Logic Levels:           33  (CARRY4=13 LUT3=5 LUT4=4 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 23.491 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y55         FDRE                                         r  score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  score_reg[7]/Q
                         net (fo=181, routed)         1.851     1.406    score_reg_n_0_[7]
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.150     1.556 r  num6[0]_i_312/O
                         net (fo=2, routed)           0.872     2.428    num6[0]_i_312_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I0_O)        0.332     2.760 r  num6[0]_i_316/O
                         net (fo=1, routed)           0.000     2.760    num6[0]_i_316_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.158 r  num6_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000     3.158    num6_reg[0]_i_227_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.272 r  num6_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     3.272    num6_reg[0]_i_165_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.386 r  num6_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     3.386    num6_reg[0]_i_78_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.720 r  num6_reg[0]_i_45/O[1]
                         net (fo=2, routed)           1.108     4.828    s/score_reg[21]_0[1]
    SLICE_X31Y74         LUT3 (Prop_lut3_I0_O)        0.333     5.161 r  s/num6[0]_i_33/O
                         net (fo=2, routed)           0.593     5.754    s/num6[0]_i_33_n_0
    SLICE_X31Y74         LUT4 (Prop_lut4_I3_O)        0.327     6.081 r  s/num6[0]_i_37/O
                         net (fo=1, routed)           0.000     6.081    s/num6[0]_i_37_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  s/num6_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.009     6.491    s/num6_reg[0]_i_6_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.605 r  s/num6_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.605    s/num6_reg[0]_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.844 r  s/num6_reg[3]_i_8/O[2]
                         net (fo=18, routed)          1.170     8.014    s_n_7
    SLICE_X41Y77         LUT3 (Prop_lut3_I2_O)        0.330     8.344 r  num6[0]_i_339/O
                         net (fo=2, routed)           0.666     9.010    num6[0]_i_339_n_0
    SLICE_X41Y77         LUT4 (Prop_lut4_I3_O)        0.326     9.336 r  num6[0]_i_343/O
                         net (fo=1, routed)           0.000     9.336    num6[0]_i_343_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.886 r  num6_reg[0]_i_266/CO[3]
                         net (fo=1, routed)           0.000     9.886    num6_reg[0]_i_266_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.199 r  num6_reg[0]_i_206/O[3]
                         net (fo=3, routed)           0.690    10.889    num6_reg[0]_i_206_n_4
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.334    11.223 f  num6[0]_i_208/O
                         net (fo=2, routed)           0.594    11.817    num6[0]_i_208_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I1_O)        0.326    12.143 r  num6[0]_i_129/O
                         net (fo=2, routed)           0.648    12.791    num6[0]_i_129_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.915 r  num6[0]_i_133/O
                         net (fo=1, routed)           0.000    12.915    num6[0]_i_133_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.448 r  num6_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.448    num6_reg[0]_i_56_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.565 r  num6_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.565    num6_reg[0]_i_22_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.784 r  num6_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.819    14.603    s/score_reg[31]_rep__1_3[0]
    SLICE_X39Y81         LUT4 (Prop_lut4_I1_O)        0.295    14.898 r  s/num6[0]_i_20/O
                         net (fo=1, routed)           0.000    14.898    s/num6[0]_i_20_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.468 r  s/num6_reg[0]_i_3/CO[2]
                         net (fo=16, routed)          0.708    16.177    s/num6_reg[0]_i_3_n_1
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.307    16.484 r  s/num6[3]_i_10/O
                         net (fo=12, routed)          0.632    17.115    s/num6[3]_i_10_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.320    17.435 r  s/num6[3]_i_71/O
                         net (fo=2, routed)           0.455    17.890    s/num6[3]_i_71_n_0
    SLICE_X39Y84         LUT5 (Prop_lut5_I4_O)        0.326    18.216 r  s/num6[3]_i_61/O
                         net (fo=2, routed)           0.415    18.631    s/num6[3]_i_61_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I3_O)        0.124    18.755 r  s/num6[3]_i_41/O
                         net (fo=3, routed)           0.590    19.345    s/num6[3]_i_41_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.124    19.469 f  s/num6[3]_i_40/O
                         net (fo=3, routed)           0.454    19.923    s/num6[3]_i_40_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.124    20.047 r  s/num6[3]_i_32/O
                         net (fo=4, routed)           0.444    20.491    s/num6[3]_i_32_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I4_O)        0.124    20.615 r  s/num6[3]_i_24/O
                         net (fo=1, routed)           0.622    21.237    s/num6[3]_i_24_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124    21.361 r  s/num6[3]_i_9/O
                         net (fo=3, routed)           0.579    21.940    s/num6[3]_i_9_n_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I3_O)        0.124    22.064 r  s/num6[3]_i_5/O
                         net (fo=3, routed)           0.415    22.479    s/num6[3]_i_5_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.124    22.603 r  s/num6[3]_i_1/O
                         net (fo=1, routed)           0.000    22.603    s/num6[3]_i_1_n_0
    SLICE_X39Y83         FDRE                                         r  s/num6_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.511    23.491    s/clk_out1
    SLICE_X39Y83         FDRE                                         r  s/num6_reg[3]/C
                         clock pessimism              0.559    24.050    
                         clock uncertainty           -0.087    23.963    
    SLICE_X39Y83         FDRE (Setup_fdre_C_D)        0.029    23.992    s/num6_reg[3]
  -------------------------------------------------------------------
                         required time                         23.992    
                         arrival time                         -22.603    
  -------------------------------------------------------------------
                         slack                                  1.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 s/r_an_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.567    -0.597    s/clk_out1
    SLICE_X14Y80         FDRE                                         r  s/r_an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  s/r_an_reg[1]/Q
                         net (fo=1, routed)           0.099    -0.334    w_an[1]
    SLICE_X13Y81         FDRE                                         r  r_an_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.837    -0.836    CLK
    SLICE_X13Y81         FDRE                                         r  r_an_reg[1]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.070    -0.512    r_an_reg[1]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cnt2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.355ns (71.038%)  route 0.145ns (28.962%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.639    -0.525    CLK
    SLICE_X32Y49         FDRE                                         r  cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cnt2_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.240    cnt2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.080 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.079    cnt2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.025 r  cnt2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.025    cnt2_reg[8]_i_1_n_7
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.843    -0.830    CLK
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[8]/C
                         clock pessimism              0.504    -0.326    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.221    cnt2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 s/r_an_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.740%)  route 0.141ns (46.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.567    -0.597    s/clk_out1
    SLICE_X12Y80         FDRE                                         r  s/r_an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  s/r_an_reg[3]/Q
                         net (fo=1, routed)           0.141    -0.292    w_an[3]
    SLICE_X12Y81         FDRE                                         r  r_an_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.837    -0.836    CLK
    SLICE_X12Y81         FDRE                                         r  r_an_reg[3]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X12Y81         FDRE (Hold_fdre_C_D)         0.085    -0.497    r_an_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cnt2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.366ns (71.661%)  route 0.145ns (28.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.639    -0.525    CLK
    SLICE_X32Y49         FDRE                                         r  cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cnt2_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.240    cnt2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.080 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.079    cnt2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.014 r  cnt2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.014    cnt2_reg[8]_i_1_n_5
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.843    -0.830    CLK
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[10]/C
                         clock pessimism              0.504    -0.326    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.221    cnt2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cnt2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.391ns (72.984%)  route 0.145ns (27.016%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.639    -0.525    CLK
    SLICE_X32Y49         FDRE                                         r  cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cnt2_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.240    cnt2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.080 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.079    cnt2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.011 r  cnt2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.011    cnt2_reg[8]_i_1_n_4
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.843    -0.830    CLK
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[11]/C
                         clock pessimism              0.504    -0.326    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.221    cnt2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cnt2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.391ns (72.984%)  route 0.145ns (27.016%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.639    -0.525    CLK
    SLICE_X32Y49         FDRE                                         r  cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cnt2_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.240    cnt2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.080 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.079    cnt2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.011 r  cnt2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.011    cnt2_reg[8]_i_1_n_6
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.843    -0.830    CLK
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[9]/C
                         clock pessimism              0.504    -0.326    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.221    cnt2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cnt2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.394ns (73.134%)  route 0.145ns (26.866%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.639    -0.525    CLK
    SLICE_X32Y49         FDRE                                         r  cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cnt2_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.240    cnt2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.080 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.079    cnt2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.040    cnt2_reg[8]_i_1_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.014 r  cnt2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.014    cnt2_reg[12]_i_1_n_7
    SLICE_X32Y51         FDRE                                         r  cnt2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.843    -0.830    CLK
    SLICE_X32Y51         FDRE                                         r  cnt2_reg[12]/C
                         clock pessimism              0.504    -0.326    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105    -0.221    cnt2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 s/r_an_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.109%)  route 0.157ns (48.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.567    -0.597    s/clk_out1
    SLICE_X14Y80         FDRE                                         r  s/r_an_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  s/r_an_reg[4]/Q
                         net (fo=1, routed)           0.157    -0.276    w_an[4]
    SLICE_X13Y81         FDRE                                         r  r_an_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.837    -0.836    CLK
    SLICE_X13Y81         FDRE                                         r  r_an_reg[4]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.066    -0.516    r_an_reg[4]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cnt2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.405ns (73.672%)  route 0.145ns (26.328%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.639    -0.525    CLK
    SLICE_X32Y49         FDRE                                         r  cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cnt2_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.240    cnt2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.080 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.079    cnt2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.040    cnt2_reg[8]_i_1_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.025 r  cnt2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.025    cnt2_reg[12]_i_1_n_5
    SLICE_X32Y51         FDRE                                         r  cnt2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.843    -0.830    CLK
    SLICE_X32Y51         FDRE                                         r  cnt2_reg[14]/C
                         clock pessimism              0.504    -0.326    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105    -0.221    cnt2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.237%)  route 0.163ns (43.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.565    -0.599    CLK
    SLICE_X50Y54         FDRE                                         r  vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  vcnt_reg[5]/Q
                         net (fo=25, routed)          0.163    -0.273    vcnt[5]
    SLICE_X50Y54         LUT6 (Prop_lut6_I5_O)        0.045    -0.228 r  vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vcnt[5]_i_1_n_0
    SLICE_X50Y54         FDRE                                         r  vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.835    -0.838    CLK
    SLICE_X50Y54         FDRE                                         r  vcnt_reg[5]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X50Y54         FDRE (Hold_fdre_C_D)         0.121    -0.478    vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         25.000      24.000     SLICE_X45Y51     VGA_HS_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         25.000      24.000     SLICE_X46Y56     VGA_VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X33Y59     b_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X33Y61     b_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X33Y59     b_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X33Y59     b_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X11Y77     pow0/hit_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X75Y82     pow1/hit_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X45Y51     VGA_HS_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X46Y56     VGA_VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y61     b_x_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y77     pow0/hit_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X13Y63     pow2/hit_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X80Y48     pow7/hit_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X80Y48     pow7/hit_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X33Y61     b_x_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y61     b_x_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y59     b_y_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y59     b_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y59     b_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y61     b_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y61     b_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y59     b_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y59     b_x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y59     b_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y59     b_x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y77     pow0/hit_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X11Y77     pow0/hit_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 score_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.679ns  (logic 11.968ns (48.495%)  route 12.711ns (51.505%))
  Logic Levels:           42  (CARRY4=29 LUT3=4 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y55         FDRE                                         r  score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  score_reg[5]/Q
                         net (fo=185, routed)         0.994     0.549    s/Q[5]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.124     0.673 r  s/num2[0]_i_372/O
                         net (fo=3, routed)           0.660     1.333    s/num2[0]_i_372_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.731 r  s/num2_reg[0]_i_818/CO[3]
                         net (fo=1, routed)           0.000     1.731    s/num2_reg[0]_i_818_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.845 r  s/num2_reg[0]_i_728/CO[3]
                         net (fo=1, routed)           0.000     1.845    s/num2_reg[0]_i_728_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.959 r  s/num2_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000     1.959    s/num2_reg[0]_i_588_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.073 r  s/num2_reg[0]_i_379/CO[3]
                         net (fo=1, routed)           0.000     2.073    s/num2_reg[0]_i_379_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.187 r  s/num2_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.000     2.187    s/num2_reg[0]_i_321_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.301 r  s/num2_reg[0]_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.301    s/num2_reg[0]_i_318_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.415 r  s/num2_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.000     2.415    s/num2_reg[0]_i_315_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.728 r  s/num2_reg[3]_i_38/O[3]
                         net (fo=2, routed)           1.095     3.823    s/num2_reg[3]_i_38_n_4
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.332     4.155 r  s/num2[0]_i_789/O
                         net (fo=2, routed)           0.619     4.774    s/num2[0]_i_789_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     5.555 r  s/num2_reg[0]_i_693/CO[3]
                         net (fo=1, routed)           0.000     5.555    s/num2_reg[0]_i_693_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.672 r  s/num2_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000     5.672    s/num2_reg[0]_i_537_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.911 r  s/num2_reg[0]_i_351/O[2]
                         net (fo=2, routed)           0.988     6.899    s/num2_reg[0]_i_351_n_5
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.330     7.229 r  s/num2[0]_i_338/O
                         net (fo=2, routed)           0.637     7.865    s/num2[0]_i_338_n_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I3_O)        0.331     8.196 r  s/num2[0]_i_342/O
                         net (fo=1, routed)           0.000     8.196    s/num2[0]_i_342_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.572 r  s/num2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000     8.572    s/num2_reg[0]_i_180_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.895 r  s/num2_reg[0]_i_78/O[1]
                         net (fo=8, routed)           0.661     9.557    s/num2_reg[0]_i_78_n_6
    SLICE_X41Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    10.124 r  s/num2_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.124    s/num2_reg[0]_i_76_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.346 r  s/num2_reg[0]_i_32/O[0]
                         net (fo=3, routed)           0.828    11.174    s/num2_reg[0]_i_32_n_7
    SLICE_X40Y65         LUT4 (Prop_lut4_I2_O)        0.299    11.473 r  s/num2[0]_i_74/O
                         net (fo=1, routed)           0.000    11.473    s/num2[0]_i_74_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.023 r  s/num2_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.023    s/num2_reg[0]_i_25_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.251 r  s/num2_reg[0]_i_11/CO[2]
                         net (fo=45, routed)          0.764    13.015    s/num2_reg[0]_i_11_n_1
    SLICE_X38Y67         LUT5 (Prop_lut5_I1_O)        0.313    13.328 r  s/num2[0]_i_4/O
                         net (fo=25, routed)          0.638    13.966    s/num21[1]
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.090 r  s/num2[0]_i_629/O
                         net (fo=2, routed)           0.658    14.748    s/num2[0]_i_629_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.146 r  s/num2_reg[0]_i_835/CO[3]
                         net (fo=1, routed)           0.000    15.146    s/num2_reg[0]_i_835_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.260 r  s/num2_reg[0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    15.260    s/num2_reg[0]_i_753_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.374 r  s/num2_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    15.374    s/num2_reg[0]_i_616_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.488 r  s/num2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    15.488    s/num2_reg[0]_i_396_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.602 r  s/num2_reg[0]_i_245/CO[3]
                         net (fo=1, routed)           0.000    15.602    s/num2_reg[0]_i_245_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.841 r  s/num2_reg[0]_i_461/O[2]
                         net (fo=4, routed)           0.454    16.295    s/num2_reg[0]_i_461_n_5
    SLICE_X33Y66         LUT6 (Prop_lut6_I3_O)        0.302    16.597 r  s/num2[0]_i_275/O
                         net (fo=1, routed)           0.599    17.195    s/num2[0]_i_275_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.580 r  s/num2_reg[0]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.580    s/num2_reg[0]_i_113_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.914 r  s/num2_reg[0]_i_119/O[1]
                         net (fo=3, routed)           0.456    18.371    s/num2_reg[0]_i_119_n_6
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.303    18.674 r  s/num2[0]_i_118/O
                         net (fo=2, routed)           0.474    19.148    s/num2[0]_i_118_n_0
    SLICE_X31Y68         LUT5 (Prop_lut5_I1_O)        0.124    19.272 r  s/num2[0]_i_96/O
                         net (fo=2, routed)           0.516    19.788    s/num2[0]_i_96_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.912 r  s/num2[0]_i_99/O
                         net (fo=1, routed)           0.000    19.912    s/num2[0]_i_99_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    20.164 r  s/num2_reg[0]_i_48/O[0]
                         net (fo=2, routed)           0.489    20.653    s/num2_reg[0]_i_48_n_7
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    21.372 r  s/num2_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.569    21.941    s/num2_reg[0]_i_15_n_6
    SLICE_X31Y64         LUT6 (Prop_lut6_I5_O)        0.303    22.244 r  s/num2[0]_i_6/O
                         net (fo=1, routed)           0.000    22.244    s/num2[0]_i_6_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.645 r  s/num2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.645    s/num2_reg[0]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.867 r  s/num2_reg[3]_i_2/O[0]
                         net (fo=3, routed)           0.612    23.479    s/num2_reg[3]_i_2_n_7
    SLICE_X29Y65         LUT4 (Prop_lut4_I0_O)        0.299    23.778 r  s/num2[1]_i_1/O
                         net (fo=1, routed)           0.000    23.778    s/num2[1]_i_1_n_0
    SLICE_X29Y65         FDRE                                         r  s/num2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.515    23.495    s/clk_out1
    SLICE_X29Y65         FDRE                                         r  s/num2_reg[1]/C
                         clock pessimism              0.559    24.054    
                         clock uncertainty           -0.087    23.967    
    SLICE_X29Y65         FDRE (Setup_fdre_C_D)        0.029    23.996    s/num2_reg[1]
  -------------------------------------------------------------------
                         required time                         23.996    
                         arrival time                         -23.778    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 score_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.660ns  (logic 11.968ns (48.533%)  route 12.692ns (51.467%))
  Logic Levels:           42  (CARRY4=29 LUT3=4 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y55         FDRE                                         r  score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  score_reg[5]/Q
                         net (fo=185, routed)         0.994     0.549    s/Q[5]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.124     0.673 r  s/num2[0]_i_372/O
                         net (fo=3, routed)           0.660     1.333    s/num2[0]_i_372_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.731 r  s/num2_reg[0]_i_818/CO[3]
                         net (fo=1, routed)           0.000     1.731    s/num2_reg[0]_i_818_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.845 r  s/num2_reg[0]_i_728/CO[3]
                         net (fo=1, routed)           0.000     1.845    s/num2_reg[0]_i_728_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.959 r  s/num2_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000     1.959    s/num2_reg[0]_i_588_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.073 r  s/num2_reg[0]_i_379/CO[3]
                         net (fo=1, routed)           0.000     2.073    s/num2_reg[0]_i_379_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.187 r  s/num2_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.000     2.187    s/num2_reg[0]_i_321_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.301 r  s/num2_reg[0]_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.301    s/num2_reg[0]_i_318_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.415 r  s/num2_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.000     2.415    s/num2_reg[0]_i_315_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.728 r  s/num2_reg[3]_i_38/O[3]
                         net (fo=2, routed)           1.095     3.823    s/num2_reg[3]_i_38_n_4
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.332     4.155 r  s/num2[0]_i_789/O
                         net (fo=2, routed)           0.619     4.774    s/num2[0]_i_789_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     5.555 r  s/num2_reg[0]_i_693/CO[3]
                         net (fo=1, routed)           0.000     5.555    s/num2_reg[0]_i_693_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.672 r  s/num2_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000     5.672    s/num2_reg[0]_i_537_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.911 r  s/num2_reg[0]_i_351/O[2]
                         net (fo=2, routed)           0.988     6.899    s/num2_reg[0]_i_351_n_5
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.330     7.229 r  s/num2[0]_i_338/O
                         net (fo=2, routed)           0.637     7.865    s/num2[0]_i_338_n_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I3_O)        0.331     8.196 r  s/num2[0]_i_342/O
                         net (fo=1, routed)           0.000     8.196    s/num2[0]_i_342_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.572 r  s/num2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000     8.572    s/num2_reg[0]_i_180_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.895 r  s/num2_reg[0]_i_78/O[1]
                         net (fo=8, routed)           0.661     9.557    s/num2_reg[0]_i_78_n_6
    SLICE_X41Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    10.124 r  s/num2_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.124    s/num2_reg[0]_i_76_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.346 r  s/num2_reg[0]_i_32/O[0]
                         net (fo=3, routed)           0.828    11.174    s/num2_reg[0]_i_32_n_7
    SLICE_X40Y65         LUT4 (Prop_lut4_I2_O)        0.299    11.473 r  s/num2[0]_i_74/O
                         net (fo=1, routed)           0.000    11.473    s/num2[0]_i_74_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.023 r  s/num2_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.023    s/num2_reg[0]_i_25_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.251 r  s/num2_reg[0]_i_11/CO[2]
                         net (fo=45, routed)          0.764    13.015    s/num2_reg[0]_i_11_n_1
    SLICE_X38Y67         LUT5 (Prop_lut5_I1_O)        0.313    13.328 r  s/num2[0]_i_4/O
                         net (fo=25, routed)          0.638    13.966    s/num21[1]
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.090 r  s/num2[0]_i_629/O
                         net (fo=2, routed)           0.658    14.748    s/num2[0]_i_629_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.146 r  s/num2_reg[0]_i_835/CO[3]
                         net (fo=1, routed)           0.000    15.146    s/num2_reg[0]_i_835_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.260 r  s/num2_reg[0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    15.260    s/num2_reg[0]_i_753_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.374 r  s/num2_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    15.374    s/num2_reg[0]_i_616_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.488 r  s/num2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    15.488    s/num2_reg[0]_i_396_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.602 r  s/num2_reg[0]_i_245/CO[3]
                         net (fo=1, routed)           0.000    15.602    s/num2_reg[0]_i_245_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.841 r  s/num2_reg[0]_i_461/O[2]
                         net (fo=4, routed)           0.454    16.295    s/num2_reg[0]_i_461_n_5
    SLICE_X33Y66         LUT6 (Prop_lut6_I3_O)        0.302    16.597 r  s/num2[0]_i_275/O
                         net (fo=1, routed)           0.599    17.195    s/num2[0]_i_275_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.580 r  s/num2_reg[0]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.580    s/num2_reg[0]_i_113_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.914 r  s/num2_reg[0]_i_119/O[1]
                         net (fo=3, routed)           0.456    18.371    s/num2_reg[0]_i_119_n_6
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.303    18.674 r  s/num2[0]_i_118/O
                         net (fo=2, routed)           0.474    19.148    s/num2[0]_i_118_n_0
    SLICE_X31Y68         LUT5 (Prop_lut5_I1_O)        0.124    19.272 r  s/num2[0]_i_96/O
                         net (fo=2, routed)           0.516    19.788    s/num2[0]_i_96_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.912 r  s/num2[0]_i_99/O
                         net (fo=1, routed)           0.000    19.912    s/num2[0]_i_99_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    20.164 r  s/num2_reg[0]_i_48/O[0]
                         net (fo=2, routed)           0.489    20.653    s/num2_reg[0]_i_48_n_7
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    21.372 r  s/num2_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.569    21.941    s/num2_reg[0]_i_15_n_6
    SLICE_X31Y64         LUT6 (Prop_lut6_I5_O)        0.303    22.244 r  s/num2[0]_i_6/O
                         net (fo=1, routed)           0.000    22.244    s/num2[0]_i_6_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.645 r  s/num2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.645    s/num2_reg[0]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.867 r  s/num2_reg[3]_i_2/O[0]
                         net (fo=3, routed)           0.593    23.460    s/num2_reg[3]_i_2_n_7
    SLICE_X29Y65         LUT4 (Prop_lut4_I3_O)        0.299    23.759 r  s/num2[2]_i_1/O
                         net (fo=1, routed)           0.000    23.759    s/num2[2]_i_1_n_0
    SLICE_X29Y65         FDRE                                         r  s/num2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.515    23.495    s/clk_out1
    SLICE_X29Y65         FDRE                                         r  s/num2_reg[2]/C
                         clock pessimism              0.559    24.054    
                         clock uncertainty           -0.087    23.967    
    SLICE_X29Y65         FDRE (Setup_fdre_C_D)        0.031    23.998    s/num2_reg[2]
  -------------------------------------------------------------------
                         required time                         23.998    
                         arrival time                         -23.759    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 score_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.673ns  (logic 11.962ns (48.482%)  route 12.711ns (51.518%))
  Logic Levels:           42  (CARRY4=29 LUT3=4 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y55         FDRE                                         r  score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  score_reg[5]/Q
                         net (fo=185, routed)         0.994     0.549    s/Q[5]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.124     0.673 r  s/num2[0]_i_372/O
                         net (fo=3, routed)           0.660     1.333    s/num2[0]_i_372_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.731 r  s/num2_reg[0]_i_818/CO[3]
                         net (fo=1, routed)           0.000     1.731    s/num2_reg[0]_i_818_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.845 r  s/num2_reg[0]_i_728/CO[3]
                         net (fo=1, routed)           0.000     1.845    s/num2_reg[0]_i_728_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.959 r  s/num2_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000     1.959    s/num2_reg[0]_i_588_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.073 r  s/num2_reg[0]_i_379/CO[3]
                         net (fo=1, routed)           0.000     2.073    s/num2_reg[0]_i_379_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.187 r  s/num2_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.000     2.187    s/num2_reg[0]_i_321_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.301 r  s/num2_reg[0]_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.301    s/num2_reg[0]_i_318_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.415 r  s/num2_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.000     2.415    s/num2_reg[0]_i_315_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.728 r  s/num2_reg[3]_i_38/O[3]
                         net (fo=2, routed)           1.095     3.823    s/num2_reg[3]_i_38_n_4
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.332     4.155 r  s/num2[0]_i_789/O
                         net (fo=2, routed)           0.619     4.774    s/num2[0]_i_789_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     5.555 r  s/num2_reg[0]_i_693/CO[3]
                         net (fo=1, routed)           0.000     5.555    s/num2_reg[0]_i_693_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.672 r  s/num2_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000     5.672    s/num2_reg[0]_i_537_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.911 r  s/num2_reg[0]_i_351/O[2]
                         net (fo=2, routed)           0.988     6.899    s/num2_reg[0]_i_351_n_5
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.330     7.229 r  s/num2[0]_i_338/O
                         net (fo=2, routed)           0.637     7.865    s/num2[0]_i_338_n_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I3_O)        0.331     8.196 r  s/num2[0]_i_342/O
                         net (fo=1, routed)           0.000     8.196    s/num2[0]_i_342_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.572 r  s/num2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000     8.572    s/num2_reg[0]_i_180_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.895 r  s/num2_reg[0]_i_78/O[1]
                         net (fo=8, routed)           0.661     9.557    s/num2_reg[0]_i_78_n_6
    SLICE_X41Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    10.124 r  s/num2_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.124    s/num2_reg[0]_i_76_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.346 r  s/num2_reg[0]_i_32/O[0]
                         net (fo=3, routed)           0.828    11.174    s/num2_reg[0]_i_32_n_7
    SLICE_X40Y65         LUT4 (Prop_lut4_I2_O)        0.299    11.473 r  s/num2[0]_i_74/O
                         net (fo=1, routed)           0.000    11.473    s/num2[0]_i_74_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.023 r  s/num2_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.023    s/num2_reg[0]_i_25_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.251 r  s/num2_reg[0]_i_11/CO[2]
                         net (fo=45, routed)          0.764    13.015    s/num2_reg[0]_i_11_n_1
    SLICE_X38Y67         LUT5 (Prop_lut5_I1_O)        0.313    13.328 r  s/num2[0]_i_4/O
                         net (fo=25, routed)          0.638    13.966    s/num21[1]
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.090 r  s/num2[0]_i_629/O
                         net (fo=2, routed)           0.658    14.748    s/num2[0]_i_629_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.146 r  s/num2_reg[0]_i_835/CO[3]
                         net (fo=1, routed)           0.000    15.146    s/num2_reg[0]_i_835_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.260 r  s/num2_reg[0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    15.260    s/num2_reg[0]_i_753_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.374 r  s/num2_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    15.374    s/num2_reg[0]_i_616_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.488 r  s/num2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    15.488    s/num2_reg[0]_i_396_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.602 r  s/num2_reg[0]_i_245/CO[3]
                         net (fo=1, routed)           0.000    15.602    s/num2_reg[0]_i_245_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.841 r  s/num2_reg[0]_i_461/O[2]
                         net (fo=4, routed)           0.454    16.295    s/num2_reg[0]_i_461_n_5
    SLICE_X33Y66         LUT6 (Prop_lut6_I3_O)        0.302    16.597 r  s/num2[0]_i_275/O
                         net (fo=1, routed)           0.599    17.195    s/num2[0]_i_275_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.580 r  s/num2_reg[0]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.580    s/num2_reg[0]_i_113_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.914 r  s/num2_reg[0]_i_119/O[1]
                         net (fo=3, routed)           0.456    18.371    s/num2_reg[0]_i_119_n_6
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.303    18.674 r  s/num2[0]_i_118/O
                         net (fo=2, routed)           0.474    19.148    s/num2[0]_i_118_n_0
    SLICE_X31Y68         LUT5 (Prop_lut5_I1_O)        0.124    19.272 r  s/num2[0]_i_96/O
                         net (fo=2, routed)           0.516    19.788    s/num2[0]_i_96_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.912 r  s/num2[0]_i_99/O
                         net (fo=1, routed)           0.000    19.912    s/num2[0]_i_99_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    20.164 r  s/num2_reg[0]_i_48/O[0]
                         net (fo=2, routed)           0.489    20.653    s/num2_reg[0]_i_48_n_7
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    21.372 r  s/num2_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.569    21.941    s/num2_reg[0]_i_15_n_6
    SLICE_X31Y64         LUT6 (Prop_lut6_I5_O)        0.303    22.244 r  s/num2[0]_i_6/O
                         net (fo=1, routed)           0.000    22.244    s/num2[0]_i_6_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.645 r  s/num2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.645    s/num2_reg[0]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.867 r  s/num2_reg[3]_i_2/O[0]
                         net (fo=3, routed)           0.612    23.479    s/num2_reg[3]_i_2_n_7
    SLICE_X29Y65         LUT4 (Prop_lut4_I3_O)        0.293    23.772 r  s/num2[3]_i_1/O
                         net (fo=1, routed)           0.000    23.772    s/num2[3]_i_1_n_0
    SLICE_X29Y65         FDRE                                         r  s/num2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.515    23.495    s/clk_out1
    SLICE_X29Y65         FDRE                                         r  s/num2_reg[3]/C
                         clock pessimism              0.559    24.054    
                         clock uncertainty           -0.087    23.967    
    SLICE_X29Y65         FDRE (Setup_fdre_C_D)        0.075    24.042    s/num2_reg[3]
  -------------------------------------------------------------------
                         required time                         24.042    
                         arrival time                         -23.772    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.930ns  (logic 8.156ns (34.082%)  route 15.774ns (65.918%))
  Logic Levels:           30  (CARRY4=12 LUT3=5 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 23.478 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y54         FDRE                                         r  score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  score_reg[3]/Q
                         net (fo=176, routed)         1.986     1.541    s/Q[3]
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.152     1.693 r  s/num3[0]_i_328/O
                         net (fo=4, routed)           0.682     2.375    s/num3[0]_i_328_n_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.326     2.701 r  s/num5[0]_i_335/O
                         net (fo=1, routed)           0.000     2.701    s/num5[0]_i_335_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.251 r  s/num5_reg[0]_i_256/CO[3]
                         net (fo=1, routed)           0.000     3.251    s/num5_reg[0]_i_256_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.365 r  s/num5_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000     3.365    s/num5_reg[0]_i_178_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.479 r  s/num5_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000     3.479    s/num5_reg[0]_i_85_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  s/num5_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.593    s/num5_reg[0]_i_46_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.927 r  s/num5_reg[0]_i_53/O[1]
                         net (fo=3, routed)           1.278     5.205    s/num5_reg[0]_i_53_n_6
    SLICE_X66Y68         LUT3 (Prop_lut3_I1_O)        0.303     5.508 r  s/num5[0]_i_52/O
                         net (fo=2, routed)           0.445     5.953    s/num5[0]_i_52_n_0
    SLICE_X64Y69         LUT5 (Prop_lut5_I1_O)        0.124     6.077 r  s/num5[3]_i_28/O
                         net (fo=2, routed)           0.719     6.796    s/num5[3]_i_28_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.322 r  s/num5_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.322    s/num5_reg[3]_i_18_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.635 f  s/num5_reg[0]_i_152/O[3]
                         net (fo=15, routed)          1.157     8.792    s/num5_reg[0]_i_152_n_4
    SLICE_X64Y73         LUT3 (Prop_lut3_I0_O)        0.306     9.098 r  s/num5[0]_i_295/O
                         net (fo=1, routed)           0.474     9.572    s/num5[0]_i_295_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.098 r  s/num5_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.000    10.098    s/num5_reg[0]_i_225_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.411 r  s/num5_reg[0]_i_151/O[3]
                         net (fo=2, routed)           0.756    11.167    s/num5_reg[0]_i_151_n_4
    SLICE_X68Y75         LUT3 (Prop_lut3_I0_O)        0.335    11.502 r  s/num5[0]_i_64/O
                         net (fo=2, routed)           0.648    12.151    s/num5[0]_i_64_n_0
    SLICE_X68Y75         LUT4 (Prop_lut4_I0_O)        0.327    12.478 r  s/num5[0]_i_68/O
                         net (fo=1, routed)           0.000    12.478    s/num5[0]_i_68_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.879 r  s/num5_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.879    s/num5_reg[0]_i_24_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.101 r  s/num5_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.617    13.718    s/num5_reg[0]_i_4_n_7
    SLICE_X66Y76         LUT4 (Prop_lut4_I2_O)        0.299    14.017 r  s/num5[0]_i_22/O
                         net (fo=1, routed)           0.000    14.017    s/num5[0]_i_22_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.550 r  s/num5_reg[0]_i_3/CO[3]
                         net (fo=19, routed)          1.045    15.595    s/num5_reg[0]_i_3_n_0
    SLICE_X64Y77         LUT3 (Prop_lut3_I0_O)        0.150    15.745 r  s/num5[3]_i_65/O
                         net (fo=7, routed)           0.487    16.232    s/num5[3]_i_65_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I4_O)        0.326    16.558 r  s/num5[3]_i_77/O
                         net (fo=2, routed)           0.720    17.277    s/num5[3]_i_77_n_0
    SLICE_X68Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.401 r  s/num5[3]_i_67/O
                         net (fo=3, routed)           0.587    17.988    s/num5[3]_i_67_n_0
    SLICE_X67Y76         LUT6 (Prop_lut6_I5_O)        0.124    18.112 r  s/num5[3]_i_48/O
                         net (fo=3, routed)           0.614    18.727    s/num5[3]_i_48_n_0
    SLICE_X67Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  s/num5[3]_i_40/O
                         net (fo=3, routed)           0.737    19.588    s/num5[3]_i_40_n_0
    SLICE_X67Y80         LUT6 (Prop_lut6_I4_O)        0.124    19.712 r  s/num5[3]_i_20/O
                         net (fo=3, routed)           0.678    20.390    s/num5[3]_i_20_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I1_O)        0.124    20.514 r  s/num5[3]_i_13/O
                         net (fo=3, routed)           0.824    21.339    s/num5[3]_i_13_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I1_O)        0.124    21.463 r  s/num5[3]_i_8/O
                         net (fo=3, routed)           0.487    21.950    s/num5[3]_i_8_n_0
    SLICE_X68Y78         LUT6 (Prop_lut6_I1_O)        0.124    22.074 r  s/num5[3]_i_6/O
                         net (fo=3, routed)           0.832    22.906    s/num5[3]_i_6_n_0
    SLICE_X68Y77         LUT6 (Prop_lut6_I0_O)        0.124    23.030 r  s/num5[2]_i_1/O
                         net (fo=1, routed)           0.000    23.030    s/num5[2]_i_1_n_0
    SLICE_X68Y77         FDRE                                         r  s/num5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.498    23.478    s/clk_out1
    SLICE_X68Y77         FDRE                                         r  s/num5_reg[2]/C
                         clock pessimism              0.487    23.965    
                         clock uncertainty           -0.087    23.878    
    SLICE_X68Y77         FDRE (Setup_fdre_C_D)        0.031    23.909    s/num5_reg[2]
  -------------------------------------------------------------------
                         required time                         23.909    
                         arrival time                         -23.030    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num6_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.873ns  (logic 9.170ns (38.412%)  route 14.703ns (61.588%))
  Logic Levels:           33  (CARRY4=13 LUT3=5 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 23.491 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y55         FDRE                                         r  score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  score_reg[7]/Q
                         net (fo=181, routed)         1.851     1.406    score_reg_n_0_[7]
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.150     1.556 r  num6[0]_i_312/O
                         net (fo=2, routed)           0.872     2.428    num6[0]_i_312_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I0_O)        0.332     2.760 r  num6[0]_i_316/O
                         net (fo=1, routed)           0.000     2.760    num6[0]_i_316_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.158 r  num6_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000     3.158    num6_reg[0]_i_227_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.272 r  num6_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     3.272    num6_reg[0]_i_165_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.386 r  num6_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     3.386    num6_reg[0]_i_78_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.720 r  num6_reg[0]_i_45/O[1]
                         net (fo=2, routed)           1.108     4.828    s/score_reg[21]_0[1]
    SLICE_X31Y74         LUT3 (Prop_lut3_I0_O)        0.333     5.161 r  s/num6[0]_i_33/O
                         net (fo=2, routed)           0.593     5.754    s/num6[0]_i_33_n_0
    SLICE_X31Y74         LUT4 (Prop_lut4_I3_O)        0.327     6.081 r  s/num6[0]_i_37/O
                         net (fo=1, routed)           0.000     6.081    s/num6[0]_i_37_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  s/num6_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.009     6.491    s/num6_reg[0]_i_6_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.605 r  s/num6_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.605    s/num6_reg[0]_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.844 r  s/num6_reg[3]_i_8/O[2]
                         net (fo=18, routed)          1.170     8.014    s_n_7
    SLICE_X41Y77         LUT3 (Prop_lut3_I2_O)        0.330     8.344 r  num6[0]_i_339/O
                         net (fo=2, routed)           0.666     9.010    num6[0]_i_339_n_0
    SLICE_X41Y77         LUT4 (Prop_lut4_I3_O)        0.326     9.336 r  num6[0]_i_343/O
                         net (fo=1, routed)           0.000     9.336    num6[0]_i_343_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.886 r  num6_reg[0]_i_266/CO[3]
                         net (fo=1, routed)           0.000     9.886    num6_reg[0]_i_266_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.199 r  num6_reg[0]_i_206/O[3]
                         net (fo=3, routed)           0.690    10.889    num6_reg[0]_i_206_n_4
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.334    11.223 f  num6[0]_i_208/O
                         net (fo=2, routed)           0.594    11.817    num6[0]_i_208_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I1_O)        0.326    12.143 r  num6[0]_i_129/O
                         net (fo=2, routed)           0.648    12.791    num6[0]_i_129_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.915 r  num6[0]_i_133/O
                         net (fo=1, routed)           0.000    12.915    num6[0]_i_133_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.448 r  num6_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.448    num6_reg[0]_i_56_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.565 r  num6_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.565    num6_reg[0]_i_22_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.784 r  num6_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.819    14.603    s/score_reg[31]_rep__1_3[0]
    SLICE_X39Y81         LUT4 (Prop_lut4_I1_O)        0.295    14.898 r  s/num6[0]_i_20/O
                         net (fo=1, routed)           0.000    14.898    s/num6[0]_i_20_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.468 r  s/num6_reg[0]_i_3/CO[2]
                         net (fo=16, routed)          0.708    16.177    s/num6_reg[0]_i_3_n_1
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.307    16.484 r  s/num6[3]_i_10/O
                         net (fo=12, routed)          0.632    17.115    s/num6[3]_i_10_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.320    17.435 r  s/num6[3]_i_71/O
                         net (fo=2, routed)           0.455    17.890    s/num6[3]_i_71_n_0
    SLICE_X39Y84         LUT5 (Prop_lut5_I4_O)        0.326    18.216 r  s/num6[3]_i_61/O
                         net (fo=2, routed)           0.415    18.631    s/num6[3]_i_61_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I3_O)        0.124    18.755 r  s/num6[3]_i_41/O
                         net (fo=3, routed)           0.590    19.345    s/num6[3]_i_41_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.124    19.469 f  s/num6[3]_i_40/O
                         net (fo=3, routed)           0.454    19.923    s/num6[3]_i_40_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.124    20.047 r  s/num6[3]_i_32/O
                         net (fo=4, routed)           0.444    20.491    s/num6[3]_i_32_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I4_O)        0.124    20.615 f  s/num6[3]_i_24/O
                         net (fo=1, routed)           0.622    21.237    s/num6[3]_i_24_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124    21.361 f  s/num6[3]_i_9/O
                         net (fo=3, routed)           0.739    22.100    s/num6[3]_i_9_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.124    22.224 r  s/num6[3]_i_4/O
                         net (fo=3, routed)           0.624    22.848    s/num6[3]_i_4_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I2_O)        0.124    22.972 r  s/num6[2]_i_1/O
                         net (fo=1, routed)           0.000    22.972    s/num6[2]_i_1_n_0
    SLICE_X40Y83         FDRE                                         r  s/num6_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.511    23.491    s/clk_out1
    SLICE_X40Y83         FDRE                                         r  s/num6_reg[2]/C
                         clock pessimism              0.559    24.050    
                         clock uncertainty           -0.087    23.963    
    SLICE_X40Y83         FDRE (Setup_fdre_C_D)        0.031    23.994    s/num6_reg[2]
  -------------------------------------------------------------------
                         required time                         23.994    
                         arrival time                         -22.972    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.770ns  (logic 8.156ns (34.312%)  route 15.614ns (65.688%))
  Logic Levels:           30  (CARRY4=12 LUT3=5 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 23.480 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y54         FDRE                                         r  score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  score_reg[3]/Q
                         net (fo=176, routed)         1.986     1.541    s/Q[3]
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.152     1.693 r  s/num3[0]_i_328/O
                         net (fo=4, routed)           0.682     2.375    s/num3[0]_i_328_n_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.326     2.701 r  s/num5[0]_i_335/O
                         net (fo=1, routed)           0.000     2.701    s/num5[0]_i_335_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.251 r  s/num5_reg[0]_i_256/CO[3]
                         net (fo=1, routed)           0.000     3.251    s/num5_reg[0]_i_256_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.365 r  s/num5_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000     3.365    s/num5_reg[0]_i_178_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.479 r  s/num5_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000     3.479    s/num5_reg[0]_i_85_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  s/num5_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.593    s/num5_reg[0]_i_46_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.927 r  s/num5_reg[0]_i_53/O[1]
                         net (fo=3, routed)           1.278     5.205    s/num5_reg[0]_i_53_n_6
    SLICE_X66Y68         LUT3 (Prop_lut3_I1_O)        0.303     5.508 r  s/num5[0]_i_52/O
                         net (fo=2, routed)           0.445     5.953    s/num5[0]_i_52_n_0
    SLICE_X64Y69         LUT5 (Prop_lut5_I1_O)        0.124     6.077 r  s/num5[3]_i_28/O
                         net (fo=2, routed)           0.719     6.796    s/num5[3]_i_28_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.322 r  s/num5_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.322    s/num5_reg[3]_i_18_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.635 f  s/num5_reg[0]_i_152/O[3]
                         net (fo=15, routed)          1.157     8.792    s/num5_reg[0]_i_152_n_4
    SLICE_X64Y73         LUT3 (Prop_lut3_I0_O)        0.306     9.098 r  s/num5[0]_i_295/O
                         net (fo=1, routed)           0.474     9.572    s/num5[0]_i_295_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.098 r  s/num5_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.000    10.098    s/num5_reg[0]_i_225_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.411 r  s/num5_reg[0]_i_151/O[3]
                         net (fo=2, routed)           0.756    11.167    s/num5_reg[0]_i_151_n_4
    SLICE_X68Y75         LUT3 (Prop_lut3_I0_O)        0.335    11.502 r  s/num5[0]_i_64/O
                         net (fo=2, routed)           0.648    12.151    s/num5[0]_i_64_n_0
    SLICE_X68Y75         LUT4 (Prop_lut4_I0_O)        0.327    12.478 r  s/num5[0]_i_68/O
                         net (fo=1, routed)           0.000    12.478    s/num5[0]_i_68_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.879 r  s/num5_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.879    s/num5_reg[0]_i_24_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.101 r  s/num5_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.617    13.718    s/num5_reg[0]_i_4_n_7
    SLICE_X66Y76         LUT4 (Prop_lut4_I2_O)        0.299    14.017 r  s/num5[0]_i_22/O
                         net (fo=1, routed)           0.000    14.017    s/num5[0]_i_22_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.550 r  s/num5_reg[0]_i_3/CO[3]
                         net (fo=19, routed)          1.045    15.595    s/num5_reg[0]_i_3_n_0
    SLICE_X64Y77         LUT3 (Prop_lut3_I0_O)        0.150    15.745 r  s/num5[3]_i_65/O
                         net (fo=7, routed)           0.487    16.232    s/num5[3]_i_65_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I4_O)        0.326    16.558 r  s/num5[3]_i_77/O
                         net (fo=2, routed)           0.720    17.277    s/num5[3]_i_77_n_0
    SLICE_X68Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.401 r  s/num5[3]_i_67/O
                         net (fo=3, routed)           0.587    17.988    s/num5[3]_i_67_n_0
    SLICE_X67Y76         LUT6 (Prop_lut6_I5_O)        0.124    18.112 r  s/num5[3]_i_48/O
                         net (fo=3, routed)           0.614    18.727    s/num5[3]_i_48_n_0
    SLICE_X67Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  s/num5[3]_i_40/O
                         net (fo=3, routed)           0.737    19.588    s/num5[3]_i_40_n_0
    SLICE_X67Y80         LUT6 (Prop_lut6_I4_O)        0.124    19.712 r  s/num5[3]_i_20/O
                         net (fo=3, routed)           0.678    20.390    s/num5[3]_i_20_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I1_O)        0.124    20.514 r  s/num5[3]_i_13/O
                         net (fo=3, routed)           0.824    21.339    s/num5[3]_i_13_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I1_O)        0.124    21.463 r  s/num5[3]_i_8/O
                         net (fo=3, routed)           0.487    21.950    s/num5[3]_i_8_n_0
    SLICE_X68Y78         LUT6 (Prop_lut6_I1_O)        0.124    22.074 r  s/num5[3]_i_6/O
                         net (fo=3, routed)           0.672    22.746    s/num5[3]_i_6_n_0
    SLICE_X68Y78         LUT6 (Prop_lut6_I4_O)        0.124    22.870 r  s/num5[3]_i_1/O
                         net (fo=1, routed)           0.000    22.870    s/num5[3]_i_1_n_0
    SLICE_X68Y78         FDRE                                         r  s/num5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.500    23.480    s/clk_out1
    SLICE_X68Y78         FDRE                                         r  s/num5_reg[3]/C
                         clock pessimism              0.487    23.967    
                         clock uncertainty           -0.087    23.880    
    SLICE_X68Y78         FDRE (Setup_fdre_C_D)        0.029    23.909    s/num5_reg[3]
  -------------------------------------------------------------------
                         required time                         23.909    
                         arrival time                         -22.870    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.847ns  (logic 9.170ns (38.453%)  route 14.677ns (61.547%))
  Logic Levels:           33  (CARRY4=13 LUT3=5 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 23.491 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y55         FDRE                                         r  score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  score_reg[7]/Q
                         net (fo=181, routed)         1.851     1.406    score_reg_n_0_[7]
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.150     1.556 r  num6[0]_i_312/O
                         net (fo=2, routed)           0.872     2.428    num6[0]_i_312_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I0_O)        0.332     2.760 r  num6[0]_i_316/O
                         net (fo=1, routed)           0.000     2.760    num6[0]_i_316_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.158 r  num6_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000     3.158    num6_reg[0]_i_227_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.272 r  num6_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     3.272    num6_reg[0]_i_165_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.386 r  num6_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     3.386    num6_reg[0]_i_78_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.720 r  num6_reg[0]_i_45/O[1]
                         net (fo=2, routed)           1.108     4.828    s/score_reg[21]_0[1]
    SLICE_X31Y74         LUT3 (Prop_lut3_I0_O)        0.333     5.161 r  s/num6[0]_i_33/O
                         net (fo=2, routed)           0.593     5.754    s/num6[0]_i_33_n_0
    SLICE_X31Y74         LUT4 (Prop_lut4_I3_O)        0.327     6.081 r  s/num6[0]_i_37/O
                         net (fo=1, routed)           0.000     6.081    s/num6[0]_i_37_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  s/num6_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.009     6.491    s/num6_reg[0]_i_6_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.605 r  s/num6_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.605    s/num6_reg[0]_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.844 r  s/num6_reg[3]_i_8/O[2]
                         net (fo=18, routed)          1.170     8.014    s_n_7
    SLICE_X41Y77         LUT3 (Prop_lut3_I2_O)        0.330     8.344 r  num6[0]_i_339/O
                         net (fo=2, routed)           0.666     9.010    num6[0]_i_339_n_0
    SLICE_X41Y77         LUT4 (Prop_lut4_I3_O)        0.326     9.336 r  num6[0]_i_343/O
                         net (fo=1, routed)           0.000     9.336    num6[0]_i_343_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.886 r  num6_reg[0]_i_266/CO[3]
                         net (fo=1, routed)           0.000     9.886    num6_reg[0]_i_266_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.199 r  num6_reg[0]_i_206/O[3]
                         net (fo=3, routed)           0.690    10.889    num6_reg[0]_i_206_n_4
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.334    11.223 f  num6[0]_i_208/O
                         net (fo=2, routed)           0.594    11.817    num6[0]_i_208_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I1_O)        0.326    12.143 r  num6[0]_i_129/O
                         net (fo=2, routed)           0.648    12.791    num6[0]_i_129_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.915 r  num6[0]_i_133/O
                         net (fo=1, routed)           0.000    12.915    num6[0]_i_133_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.448 r  num6_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.448    num6_reg[0]_i_56_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.565 r  num6_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.565    num6_reg[0]_i_22_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.784 r  num6_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.819    14.603    s/score_reg[31]_rep__1_3[0]
    SLICE_X39Y81         LUT4 (Prop_lut4_I1_O)        0.295    14.898 r  s/num6[0]_i_20/O
                         net (fo=1, routed)           0.000    14.898    s/num6[0]_i_20_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.468 r  s/num6_reg[0]_i_3/CO[2]
                         net (fo=16, routed)          0.708    16.177    s/num6_reg[0]_i_3_n_1
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.307    16.484 r  s/num6[3]_i_10/O
                         net (fo=12, routed)          0.632    17.115    s/num6[3]_i_10_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.320    17.435 r  s/num6[3]_i_71/O
                         net (fo=2, routed)           0.455    17.890    s/num6[3]_i_71_n_0
    SLICE_X39Y84         LUT5 (Prop_lut5_I4_O)        0.326    18.216 r  s/num6[3]_i_61/O
                         net (fo=2, routed)           0.415    18.631    s/num6[3]_i_61_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I3_O)        0.124    18.755 r  s/num6[3]_i_41/O
                         net (fo=3, routed)           0.590    19.345    s/num6[3]_i_41_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.124    19.469 f  s/num6[3]_i_40/O
                         net (fo=3, routed)           0.454    19.923    s/num6[3]_i_40_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.124    20.047 r  s/num6[3]_i_32/O
                         net (fo=4, routed)           0.444    20.491    s/num6[3]_i_32_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I4_O)        0.124    20.615 f  s/num6[3]_i_24/O
                         net (fo=1, routed)           0.622    21.237    s/num6[3]_i_24_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124    21.361 f  s/num6[3]_i_9/O
                         net (fo=3, routed)           0.739    22.100    s/num6[3]_i_9_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.124    22.224 r  s/num6[3]_i_4/O
                         net (fo=3, routed)           0.599    22.823    s/num6[3]_i_4_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I3_O)        0.124    22.947 r  s/num6[1]_i_1/O
                         net (fo=1, routed)           0.000    22.947    s/num6[1]_i_1_n_0
    SLICE_X40Y83         FDRE                                         r  s/num6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.511    23.491    s/clk_out1
    SLICE_X40Y83         FDRE                                         r  s/num6_reg[1]/C
                         clock pessimism              0.559    24.050    
                         clock uncertainty           -0.087    23.963    
    SLICE_X40Y83         FDRE (Setup_fdre_C_D)        0.029    23.992    s/num6_reg[1]
  -------------------------------------------------------------------
                         required time                         23.992    
                         arrival time                         -22.947    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.647ns  (logic 8.156ns (34.490%)  route 15.491ns (65.510%))
  Logic Levels:           30  (CARRY4=12 LUT3=5 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 23.478 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y54         FDRE                                         r  score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  score_reg[3]/Q
                         net (fo=176, routed)         1.986     1.541    s/Q[3]
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.152     1.693 r  s/num3[0]_i_328/O
                         net (fo=4, routed)           0.682     2.375    s/num3[0]_i_328_n_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.326     2.701 r  s/num5[0]_i_335/O
                         net (fo=1, routed)           0.000     2.701    s/num5[0]_i_335_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.251 r  s/num5_reg[0]_i_256/CO[3]
                         net (fo=1, routed)           0.000     3.251    s/num5_reg[0]_i_256_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.365 r  s/num5_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000     3.365    s/num5_reg[0]_i_178_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.479 r  s/num5_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000     3.479    s/num5_reg[0]_i_85_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  s/num5_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.593    s/num5_reg[0]_i_46_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.927 r  s/num5_reg[0]_i_53/O[1]
                         net (fo=3, routed)           1.278     5.205    s/num5_reg[0]_i_53_n_6
    SLICE_X66Y68         LUT3 (Prop_lut3_I1_O)        0.303     5.508 r  s/num5[0]_i_52/O
                         net (fo=2, routed)           0.445     5.953    s/num5[0]_i_52_n_0
    SLICE_X64Y69         LUT5 (Prop_lut5_I1_O)        0.124     6.077 r  s/num5[3]_i_28/O
                         net (fo=2, routed)           0.719     6.796    s/num5[3]_i_28_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.322 r  s/num5_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.322    s/num5_reg[3]_i_18_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.635 f  s/num5_reg[0]_i_152/O[3]
                         net (fo=15, routed)          1.157     8.792    s/num5_reg[0]_i_152_n_4
    SLICE_X64Y73         LUT3 (Prop_lut3_I0_O)        0.306     9.098 r  s/num5[0]_i_295/O
                         net (fo=1, routed)           0.474     9.572    s/num5[0]_i_295_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.098 r  s/num5_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.000    10.098    s/num5_reg[0]_i_225_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.411 r  s/num5_reg[0]_i_151/O[3]
                         net (fo=2, routed)           0.756    11.167    s/num5_reg[0]_i_151_n_4
    SLICE_X68Y75         LUT3 (Prop_lut3_I0_O)        0.335    11.502 r  s/num5[0]_i_64/O
                         net (fo=2, routed)           0.648    12.151    s/num5[0]_i_64_n_0
    SLICE_X68Y75         LUT4 (Prop_lut4_I0_O)        0.327    12.478 r  s/num5[0]_i_68/O
                         net (fo=1, routed)           0.000    12.478    s/num5[0]_i_68_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.879 r  s/num5_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.879    s/num5_reg[0]_i_24_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.101 r  s/num5_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.617    13.718    s/num5_reg[0]_i_4_n_7
    SLICE_X66Y76         LUT4 (Prop_lut4_I2_O)        0.299    14.017 r  s/num5[0]_i_22/O
                         net (fo=1, routed)           0.000    14.017    s/num5[0]_i_22_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.550 r  s/num5_reg[0]_i_3/CO[3]
                         net (fo=19, routed)          1.045    15.595    s/num5_reg[0]_i_3_n_0
    SLICE_X64Y77         LUT3 (Prop_lut3_I0_O)        0.150    15.745 r  s/num5[3]_i_65/O
                         net (fo=7, routed)           0.487    16.232    s/num5[3]_i_65_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I4_O)        0.326    16.558 r  s/num5[3]_i_77/O
                         net (fo=2, routed)           0.720    17.277    s/num5[3]_i_77_n_0
    SLICE_X68Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.401 r  s/num5[3]_i_67/O
                         net (fo=3, routed)           0.587    17.988    s/num5[3]_i_67_n_0
    SLICE_X67Y76         LUT6 (Prop_lut6_I5_O)        0.124    18.112 r  s/num5[3]_i_48/O
                         net (fo=3, routed)           0.614    18.727    s/num5[3]_i_48_n_0
    SLICE_X67Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  s/num5[3]_i_40/O
                         net (fo=3, routed)           0.737    19.588    s/num5[3]_i_40_n_0
    SLICE_X67Y80         LUT6 (Prop_lut6_I4_O)        0.124    19.712 r  s/num5[3]_i_20/O
                         net (fo=3, routed)           0.513    20.224    s/num5[3]_i_20_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.124    20.348 r  s/num5[3]_i_16/O
                         net (fo=3, routed)           0.595    20.943    s/num5[3]_i_16_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124    21.067 r  s/num5[3]_i_11/O
                         net (fo=3, routed)           0.826    21.894    s/num5[3]_i_11_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124    22.018 r  s/num5[3]_i_5/O
                         net (fo=3, routed)           0.605    22.623    s/num5[3]_i_5_n_0
    SLICE_X68Y77         LUT6 (Prop_lut6_I4_O)        0.124    22.747 r  s/num5[1]_i_1/O
                         net (fo=1, routed)           0.000    22.747    s/num5[1]_i_1_n_0
    SLICE_X68Y77         FDRE                                         r  s/num5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.498    23.478    s/clk_out1
    SLICE_X68Y77         FDRE                                         r  s/num5_reg[1]/C
                         clock pessimism              0.487    23.965    
                         clock uncertainty           -0.087    23.878    
    SLICE_X68Y77         FDRE (Setup_fdre_C_D)        0.029    23.907    s/num5_reg[1]
  -------------------------------------------------------------------
                         required time                         23.907    
                         arrival time                         -22.747    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.482ns  (logic 8.061ns (34.329%)  route 15.421ns (65.671%))
  Logic Levels:           30  (CARRY4=13 LUT3=4 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 23.469 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y54         FDRE                                         r  score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  score_reg[3]/Q
                         net (fo=176, routed)         1.786     1.341    s/Q[3]
    SLICE_X58Y64         LUT3 (Prop_lut3_I0_O)        0.124     1.465 r  s/num4[0]_i_252/O
                         net (fo=1, routed)           0.709     2.174    s/num4[0]_i_252_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.724 r  s/num4_reg[0]_i_162/CO[3]
                         net (fo=1, routed)           0.000     2.724    s/num4_reg[0]_i_162_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.841 r  s/num4_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     2.841    s/num4_reg[0]_i_79_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.164 r  s/num4_reg[0]_i_42/O[1]
                         net (fo=3, routed)           0.830     3.994    s/num4_reg[0]_i_42_n_6
    SLICE_X59Y67         LUT3 (Prop_lut3_I1_O)        0.306     4.300 r  s/num4[0]_i_75/O
                         net (fo=2, routed)           0.677     4.977    s/num4[0]_i_75_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I1_O)        0.124     5.101 r  s/num4[0]_i_27/O
                         net (fo=2, routed)           0.522     5.623    s/num4[0]_i_27_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.747 r  s/num4[0]_i_31/O
                         net (fo=1, routed)           0.000     5.747    s/num4[0]_i_31_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.297 r  s/num4_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.297    s/num4_reg[0]_i_6_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  s/num4_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.411    s/num4_reg[0]_i_2_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.724 f  s/num4_reg[3]_i_18/O[3]
                         net (fo=17, routed)          1.152     7.875    s/num4_reg[3]_i_18_n_4
    SLICE_X60Y74         LUT3 (Prop_lut3_I0_O)        0.306     8.181 r  s/num4[0]_i_398/O
                         net (fo=1, routed)           0.619     8.800    s/num4[0]_i_398_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.326 r  s/num4_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.009     9.335    s/num4_reg[0]_i_342_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.669 r  s/num4_reg[0]_i_275/O[1]
                         net (fo=3, routed)           0.843    10.512    s/num4_reg[0]_i_275_n_6
    SLICE_X55Y75         LUT3 (Prop_lut3_I0_O)        0.303    10.815 r  s/num4[0]_i_204/O
                         net (fo=1, routed)           0.480    11.295    s/num4[0]_i_204_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.845 r  s/num4_reg[0]_i_129/CO[3]
                         net (fo=1, routed)           0.000    11.845    s/num4_reg[0]_i_129_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.962 r  s/num4_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.962    s/num4_reg[0]_i_53_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.181 r  s/num4_reg[0]_i_18/O[0]
                         net (fo=3, routed)           0.635    12.816    s/num4_reg[0]_i_18_n_7
    SLICE_X57Y77         LUT4 (Prop_lut4_I1_O)        0.295    13.111 r  s/num4[0]_i_51/O
                         net (fo=1, routed)           0.000    13.111    s/num4[0]_i_51_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.661 r  s/num4_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.661    s/num4_reg[0]_i_15_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.932 r  s/num4_reg[0]_i_3/CO[0]
                         net (fo=23, routed)          0.425    14.356    s/num4_reg[0]_i_3_n_3
    SLICE_X56Y80         LUT5 (Prop_lut5_I1_O)        0.373    14.729 r  s/num4[3]_i_92/O
                         net (fo=6, routed)           0.852    15.581    s/num41[17]
    SLICE_X56Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.705 r  s/num4[3]_i_94/O
                         net (fo=3, routed)           0.823    16.528    s/num4[3]_i_94_n_0
    SLICE_X56Y81         LUT6 (Prop_lut6_I0_O)        0.124    16.652 r  s/num4[3]_i_78/O
                         net (fo=3, routed)           0.615    17.267    s/num4[3]_i_78_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I4_O)        0.124    17.391 r  s/num4[3]_i_52/O
                         net (fo=3, routed)           0.593    17.984    s/num4[3]_i_52_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I0_O)        0.124    18.108 r  s/num4[3]_i_40/O
                         net (fo=3, routed)           0.674    18.782    s/num4[3]_i_40_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I0_O)        0.124    18.906 r  s/num4[3]_i_23/O
                         net (fo=3, routed)           0.608    19.514    s/num4[3]_i_23_n_0
    SLICE_X60Y79         LUT6 (Prop_lut6_I0_O)        0.124    19.638 r  s/num4[3]_i_16/O
                         net (fo=3, routed)           0.770    20.408    s/num4[3]_i_16_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I4_O)        0.124    20.532 r  s/num4[3]_i_8/O
                         net (fo=3, routed)           0.965    21.497    s/num4[3]_i_8_n_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I1_O)        0.124    21.621 r  s/num4[3]_i_3/O
                         net (fo=3, routed)           0.836    22.457    s/num4[3]_i_3_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124    22.581 r  s/num4[3]_i_1/O
                         net (fo=1, routed)           0.000    22.581    s/num4[3]_i_1_n_0
    SLICE_X52Y76         FDRE                                         r  s/num4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.489    23.469    s/clk_out1
    SLICE_X52Y76         FDRE                                         r  s/num4_reg[3]/C
                         clock pessimism              0.487    23.956    
                         clock uncertainty           -0.087    23.869    
    SLICE_X52Y76         FDRE (Setup_fdre_C_D)        0.031    23.900    s/num4_reg[3]
  -------------------------------------------------------------------
                         required time                         23.900    
                         arrival time                         -22.581    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num6_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.503ns  (logic 9.170ns (39.016%)  route 14.333ns (60.984%))
  Logic Levels:           33  (CARRY4=13 LUT3=5 LUT4=4 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 23.491 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y55         FDRE                                         r  score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  score_reg[7]/Q
                         net (fo=181, routed)         1.851     1.406    score_reg_n_0_[7]
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.150     1.556 r  num6[0]_i_312/O
                         net (fo=2, routed)           0.872     2.428    num6[0]_i_312_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I0_O)        0.332     2.760 r  num6[0]_i_316/O
                         net (fo=1, routed)           0.000     2.760    num6[0]_i_316_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.158 r  num6_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000     3.158    num6_reg[0]_i_227_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.272 r  num6_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     3.272    num6_reg[0]_i_165_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.386 r  num6_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     3.386    num6_reg[0]_i_78_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.720 r  num6_reg[0]_i_45/O[1]
                         net (fo=2, routed)           1.108     4.828    s/score_reg[21]_0[1]
    SLICE_X31Y74         LUT3 (Prop_lut3_I0_O)        0.333     5.161 r  s/num6[0]_i_33/O
                         net (fo=2, routed)           0.593     5.754    s/num6[0]_i_33_n_0
    SLICE_X31Y74         LUT4 (Prop_lut4_I3_O)        0.327     6.081 r  s/num6[0]_i_37/O
                         net (fo=1, routed)           0.000     6.081    s/num6[0]_i_37_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  s/num6_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.009     6.491    s/num6_reg[0]_i_6_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.605 r  s/num6_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.605    s/num6_reg[0]_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.844 r  s/num6_reg[3]_i_8/O[2]
                         net (fo=18, routed)          1.170     8.014    s_n_7
    SLICE_X41Y77         LUT3 (Prop_lut3_I2_O)        0.330     8.344 r  num6[0]_i_339/O
                         net (fo=2, routed)           0.666     9.010    num6[0]_i_339_n_0
    SLICE_X41Y77         LUT4 (Prop_lut4_I3_O)        0.326     9.336 r  num6[0]_i_343/O
                         net (fo=1, routed)           0.000     9.336    num6[0]_i_343_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.886 r  num6_reg[0]_i_266/CO[3]
                         net (fo=1, routed)           0.000     9.886    num6_reg[0]_i_266_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.199 r  num6_reg[0]_i_206/O[3]
                         net (fo=3, routed)           0.690    10.889    num6_reg[0]_i_206_n_4
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.334    11.223 f  num6[0]_i_208/O
                         net (fo=2, routed)           0.594    11.817    num6[0]_i_208_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I1_O)        0.326    12.143 r  num6[0]_i_129/O
                         net (fo=2, routed)           0.648    12.791    num6[0]_i_129_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.915 r  num6[0]_i_133/O
                         net (fo=1, routed)           0.000    12.915    num6[0]_i_133_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.448 r  num6_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.448    num6_reg[0]_i_56_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.565 r  num6_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.565    num6_reg[0]_i_22_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.784 r  num6_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.819    14.603    s/score_reg[31]_rep__1_3[0]
    SLICE_X39Y81         LUT4 (Prop_lut4_I1_O)        0.295    14.898 r  s/num6[0]_i_20/O
                         net (fo=1, routed)           0.000    14.898    s/num6[0]_i_20_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.468 r  s/num6_reg[0]_i_3/CO[2]
                         net (fo=16, routed)          0.708    16.177    s/num6_reg[0]_i_3_n_1
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.307    16.484 r  s/num6[3]_i_10/O
                         net (fo=12, routed)          0.632    17.115    s/num6[3]_i_10_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.320    17.435 r  s/num6[3]_i_71/O
                         net (fo=2, routed)           0.455    17.890    s/num6[3]_i_71_n_0
    SLICE_X39Y84         LUT5 (Prop_lut5_I4_O)        0.326    18.216 r  s/num6[3]_i_61/O
                         net (fo=2, routed)           0.415    18.631    s/num6[3]_i_61_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I3_O)        0.124    18.755 r  s/num6[3]_i_41/O
                         net (fo=3, routed)           0.590    19.345    s/num6[3]_i_41_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.124    19.469 f  s/num6[3]_i_40/O
                         net (fo=3, routed)           0.454    19.923    s/num6[3]_i_40_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.124    20.047 r  s/num6[3]_i_32/O
                         net (fo=4, routed)           0.444    20.491    s/num6[3]_i_32_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I4_O)        0.124    20.615 r  s/num6[3]_i_24/O
                         net (fo=1, routed)           0.622    21.237    s/num6[3]_i_24_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124    21.361 r  s/num6[3]_i_9/O
                         net (fo=3, routed)           0.579    21.940    s/num6[3]_i_9_n_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I3_O)        0.124    22.064 r  s/num6[3]_i_5/O
                         net (fo=3, routed)           0.415    22.479    s/num6[3]_i_5_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.124    22.603 r  s/num6[3]_i_1/O
                         net (fo=1, routed)           0.000    22.603    s/num6[3]_i_1_n_0
    SLICE_X39Y83         FDRE                                         r  s/num6_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.511    23.491    s/clk_out1
    SLICE_X39Y83         FDRE                                         r  s/num6_reg[3]/C
                         clock pessimism              0.559    24.050    
                         clock uncertainty           -0.087    23.963    
    SLICE_X39Y83         FDRE (Setup_fdre_C_D)        0.029    23.992    s/num6_reg[3]
  -------------------------------------------------------------------
                         required time                         23.992    
                         arrival time                         -22.603    
  -------------------------------------------------------------------
                         slack                                  1.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 s/r_an_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.567    -0.597    s/clk_out1
    SLICE_X14Y80         FDRE                                         r  s/r_an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  s/r_an_reg[1]/Q
                         net (fo=1, routed)           0.099    -0.334    w_an[1]
    SLICE_X13Y81         FDRE                                         r  r_an_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.837    -0.836    CLK
    SLICE_X13Y81         FDRE                                         r  r_an_reg[1]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.087    -0.495    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.070    -0.425    r_an_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cnt2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.355ns (71.038%)  route 0.145ns (28.962%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.639    -0.525    CLK
    SLICE_X32Y49         FDRE                                         r  cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cnt2_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.240    cnt2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.080 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.079    cnt2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.025 r  cnt2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.025    cnt2_reg[8]_i_1_n_7
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.843    -0.830    CLK
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[8]/C
                         clock pessimism              0.504    -0.326    
                         clock uncertainty            0.087    -0.239    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.134    cnt2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 s/r_an_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.740%)  route 0.141ns (46.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.567    -0.597    s/clk_out1
    SLICE_X12Y80         FDRE                                         r  s/r_an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  s/r_an_reg[3]/Q
                         net (fo=1, routed)           0.141    -0.292    w_an[3]
    SLICE_X12Y81         FDRE                                         r  r_an_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.837    -0.836    CLK
    SLICE_X12Y81         FDRE                                         r  r_an_reg[3]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.087    -0.495    
    SLICE_X12Y81         FDRE (Hold_fdre_C_D)         0.085    -0.410    r_an_reg[3]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cnt2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.366ns (71.661%)  route 0.145ns (28.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.639    -0.525    CLK
    SLICE_X32Y49         FDRE                                         r  cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cnt2_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.240    cnt2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.080 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.079    cnt2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.014 r  cnt2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.014    cnt2_reg[8]_i_1_n_5
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.843    -0.830    CLK
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[10]/C
                         clock pessimism              0.504    -0.326    
                         clock uncertainty            0.087    -0.239    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.134    cnt2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cnt2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.391ns (72.984%)  route 0.145ns (27.016%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.639    -0.525    CLK
    SLICE_X32Y49         FDRE                                         r  cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cnt2_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.240    cnt2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.080 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.079    cnt2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.011 r  cnt2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.011    cnt2_reg[8]_i_1_n_4
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.843    -0.830    CLK
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[11]/C
                         clock pessimism              0.504    -0.326    
                         clock uncertainty            0.087    -0.239    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.134    cnt2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cnt2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.391ns (72.984%)  route 0.145ns (27.016%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.639    -0.525    CLK
    SLICE_X32Y49         FDRE                                         r  cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cnt2_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.240    cnt2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.080 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.079    cnt2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.011 r  cnt2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.011    cnt2_reg[8]_i_1_n_6
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.843    -0.830    CLK
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[9]/C
                         clock pessimism              0.504    -0.326    
                         clock uncertainty            0.087    -0.239    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.134    cnt2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cnt2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.394ns (73.134%)  route 0.145ns (26.866%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.639    -0.525    CLK
    SLICE_X32Y49         FDRE                                         r  cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cnt2_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.240    cnt2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.080 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.079    cnt2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.040    cnt2_reg[8]_i_1_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.014 r  cnt2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.014    cnt2_reg[12]_i_1_n_7
    SLICE_X32Y51         FDRE                                         r  cnt2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.843    -0.830    CLK
    SLICE_X32Y51         FDRE                                         r  cnt2_reg[12]/C
                         clock pessimism              0.504    -0.326    
                         clock uncertainty            0.087    -0.239    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105    -0.134    cnt2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 s/r_an_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.109%)  route 0.157ns (48.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.567    -0.597    s/clk_out1
    SLICE_X14Y80         FDRE                                         r  s/r_an_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  s/r_an_reg[4]/Q
                         net (fo=1, routed)           0.157    -0.276    w_an[4]
    SLICE_X13Y81         FDRE                                         r  r_an_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.837    -0.836    CLK
    SLICE_X13Y81         FDRE                                         r  r_an_reg[4]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.087    -0.495    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.066    -0.429    r_an_reg[4]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cnt2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.405ns (73.672%)  route 0.145ns (26.328%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.639    -0.525    CLK
    SLICE_X32Y49         FDRE                                         r  cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cnt2_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.240    cnt2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.080 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.079    cnt2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.040    cnt2_reg[8]_i_1_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.025 r  cnt2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.025    cnt2_reg[12]_i_1_n_5
    SLICE_X32Y51         FDRE                                         r  cnt2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.843    -0.830    CLK
    SLICE_X32Y51         FDRE                                         r  cnt2_reg[14]/C
                         clock pessimism              0.504    -0.326    
                         clock uncertainty            0.087    -0.239    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105    -0.134    cnt2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.237%)  route 0.163ns (43.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.565    -0.599    CLK
    SLICE_X50Y54         FDRE                                         r  vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  vcnt_reg[5]/Q
                         net (fo=25, routed)          0.163    -0.273    vcnt[5]
    SLICE_X50Y54         LUT6 (Prop_lut6_I5_O)        0.045    -0.228 r  vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vcnt[5]_i_1_n_0
    SLICE_X50Y54         FDRE                                         r  vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.835    -0.838    CLK
    SLICE_X50Y54         FDRE                                         r  vcnt_reg[5]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.087    -0.512    
    SLICE_X50Y54         FDRE (Hold_fdre_C_D)         0.121    -0.391    vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 score_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.679ns  (logic 11.968ns (48.495%)  route 12.711ns (51.505%))
  Logic Levels:           42  (CARRY4=29 LUT3=4 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y55         FDRE                                         r  score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  score_reg[5]/Q
                         net (fo=185, routed)         0.994     0.549    s/Q[5]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.124     0.673 r  s/num2[0]_i_372/O
                         net (fo=3, routed)           0.660     1.333    s/num2[0]_i_372_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.731 r  s/num2_reg[0]_i_818/CO[3]
                         net (fo=1, routed)           0.000     1.731    s/num2_reg[0]_i_818_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.845 r  s/num2_reg[0]_i_728/CO[3]
                         net (fo=1, routed)           0.000     1.845    s/num2_reg[0]_i_728_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.959 r  s/num2_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000     1.959    s/num2_reg[0]_i_588_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.073 r  s/num2_reg[0]_i_379/CO[3]
                         net (fo=1, routed)           0.000     2.073    s/num2_reg[0]_i_379_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.187 r  s/num2_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.000     2.187    s/num2_reg[0]_i_321_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.301 r  s/num2_reg[0]_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.301    s/num2_reg[0]_i_318_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.415 r  s/num2_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.000     2.415    s/num2_reg[0]_i_315_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.728 r  s/num2_reg[3]_i_38/O[3]
                         net (fo=2, routed)           1.095     3.823    s/num2_reg[3]_i_38_n_4
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.332     4.155 r  s/num2[0]_i_789/O
                         net (fo=2, routed)           0.619     4.774    s/num2[0]_i_789_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     5.555 r  s/num2_reg[0]_i_693/CO[3]
                         net (fo=1, routed)           0.000     5.555    s/num2_reg[0]_i_693_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.672 r  s/num2_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000     5.672    s/num2_reg[0]_i_537_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.911 r  s/num2_reg[0]_i_351/O[2]
                         net (fo=2, routed)           0.988     6.899    s/num2_reg[0]_i_351_n_5
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.330     7.229 r  s/num2[0]_i_338/O
                         net (fo=2, routed)           0.637     7.865    s/num2[0]_i_338_n_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I3_O)        0.331     8.196 r  s/num2[0]_i_342/O
                         net (fo=1, routed)           0.000     8.196    s/num2[0]_i_342_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.572 r  s/num2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000     8.572    s/num2_reg[0]_i_180_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.895 r  s/num2_reg[0]_i_78/O[1]
                         net (fo=8, routed)           0.661     9.557    s/num2_reg[0]_i_78_n_6
    SLICE_X41Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    10.124 r  s/num2_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.124    s/num2_reg[0]_i_76_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.346 r  s/num2_reg[0]_i_32/O[0]
                         net (fo=3, routed)           0.828    11.174    s/num2_reg[0]_i_32_n_7
    SLICE_X40Y65         LUT4 (Prop_lut4_I2_O)        0.299    11.473 r  s/num2[0]_i_74/O
                         net (fo=1, routed)           0.000    11.473    s/num2[0]_i_74_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.023 r  s/num2_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.023    s/num2_reg[0]_i_25_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.251 r  s/num2_reg[0]_i_11/CO[2]
                         net (fo=45, routed)          0.764    13.015    s/num2_reg[0]_i_11_n_1
    SLICE_X38Y67         LUT5 (Prop_lut5_I1_O)        0.313    13.328 r  s/num2[0]_i_4/O
                         net (fo=25, routed)          0.638    13.966    s/num21[1]
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.090 r  s/num2[0]_i_629/O
                         net (fo=2, routed)           0.658    14.748    s/num2[0]_i_629_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.146 r  s/num2_reg[0]_i_835/CO[3]
                         net (fo=1, routed)           0.000    15.146    s/num2_reg[0]_i_835_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.260 r  s/num2_reg[0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    15.260    s/num2_reg[0]_i_753_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.374 r  s/num2_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    15.374    s/num2_reg[0]_i_616_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.488 r  s/num2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    15.488    s/num2_reg[0]_i_396_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.602 r  s/num2_reg[0]_i_245/CO[3]
                         net (fo=1, routed)           0.000    15.602    s/num2_reg[0]_i_245_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.841 r  s/num2_reg[0]_i_461/O[2]
                         net (fo=4, routed)           0.454    16.295    s/num2_reg[0]_i_461_n_5
    SLICE_X33Y66         LUT6 (Prop_lut6_I3_O)        0.302    16.597 r  s/num2[0]_i_275/O
                         net (fo=1, routed)           0.599    17.195    s/num2[0]_i_275_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.580 r  s/num2_reg[0]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.580    s/num2_reg[0]_i_113_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.914 r  s/num2_reg[0]_i_119/O[1]
                         net (fo=3, routed)           0.456    18.371    s/num2_reg[0]_i_119_n_6
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.303    18.674 r  s/num2[0]_i_118/O
                         net (fo=2, routed)           0.474    19.148    s/num2[0]_i_118_n_0
    SLICE_X31Y68         LUT5 (Prop_lut5_I1_O)        0.124    19.272 r  s/num2[0]_i_96/O
                         net (fo=2, routed)           0.516    19.788    s/num2[0]_i_96_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.912 r  s/num2[0]_i_99/O
                         net (fo=1, routed)           0.000    19.912    s/num2[0]_i_99_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    20.164 r  s/num2_reg[0]_i_48/O[0]
                         net (fo=2, routed)           0.489    20.653    s/num2_reg[0]_i_48_n_7
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    21.372 r  s/num2_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.569    21.941    s/num2_reg[0]_i_15_n_6
    SLICE_X31Y64         LUT6 (Prop_lut6_I5_O)        0.303    22.244 r  s/num2[0]_i_6/O
                         net (fo=1, routed)           0.000    22.244    s/num2[0]_i_6_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.645 r  s/num2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.645    s/num2_reg[0]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.867 r  s/num2_reg[3]_i_2/O[0]
                         net (fo=3, routed)           0.612    23.479    s/num2_reg[3]_i_2_n_7
    SLICE_X29Y65         LUT4 (Prop_lut4_I0_O)        0.299    23.778 r  s/num2[1]_i_1/O
                         net (fo=1, routed)           0.000    23.778    s/num2[1]_i_1_n_0
    SLICE_X29Y65         FDRE                                         r  s/num2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.515    23.495    s/clk_out1
    SLICE_X29Y65         FDRE                                         r  s/num2_reg[1]/C
                         clock pessimism              0.559    24.054    
                         clock uncertainty           -0.087    23.967    
    SLICE_X29Y65         FDRE (Setup_fdre_C_D)        0.029    23.996    s/num2_reg[1]
  -------------------------------------------------------------------
                         required time                         23.996    
                         arrival time                         -23.778    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 score_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.660ns  (logic 11.968ns (48.533%)  route 12.692ns (51.467%))
  Logic Levels:           42  (CARRY4=29 LUT3=4 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y55         FDRE                                         r  score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  score_reg[5]/Q
                         net (fo=185, routed)         0.994     0.549    s/Q[5]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.124     0.673 r  s/num2[0]_i_372/O
                         net (fo=3, routed)           0.660     1.333    s/num2[0]_i_372_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.731 r  s/num2_reg[0]_i_818/CO[3]
                         net (fo=1, routed)           0.000     1.731    s/num2_reg[0]_i_818_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.845 r  s/num2_reg[0]_i_728/CO[3]
                         net (fo=1, routed)           0.000     1.845    s/num2_reg[0]_i_728_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.959 r  s/num2_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000     1.959    s/num2_reg[0]_i_588_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.073 r  s/num2_reg[0]_i_379/CO[3]
                         net (fo=1, routed)           0.000     2.073    s/num2_reg[0]_i_379_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.187 r  s/num2_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.000     2.187    s/num2_reg[0]_i_321_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.301 r  s/num2_reg[0]_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.301    s/num2_reg[0]_i_318_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.415 r  s/num2_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.000     2.415    s/num2_reg[0]_i_315_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.728 r  s/num2_reg[3]_i_38/O[3]
                         net (fo=2, routed)           1.095     3.823    s/num2_reg[3]_i_38_n_4
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.332     4.155 r  s/num2[0]_i_789/O
                         net (fo=2, routed)           0.619     4.774    s/num2[0]_i_789_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     5.555 r  s/num2_reg[0]_i_693/CO[3]
                         net (fo=1, routed)           0.000     5.555    s/num2_reg[0]_i_693_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.672 r  s/num2_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000     5.672    s/num2_reg[0]_i_537_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.911 r  s/num2_reg[0]_i_351/O[2]
                         net (fo=2, routed)           0.988     6.899    s/num2_reg[0]_i_351_n_5
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.330     7.229 r  s/num2[0]_i_338/O
                         net (fo=2, routed)           0.637     7.865    s/num2[0]_i_338_n_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I3_O)        0.331     8.196 r  s/num2[0]_i_342/O
                         net (fo=1, routed)           0.000     8.196    s/num2[0]_i_342_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.572 r  s/num2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000     8.572    s/num2_reg[0]_i_180_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.895 r  s/num2_reg[0]_i_78/O[1]
                         net (fo=8, routed)           0.661     9.557    s/num2_reg[0]_i_78_n_6
    SLICE_X41Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    10.124 r  s/num2_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.124    s/num2_reg[0]_i_76_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.346 r  s/num2_reg[0]_i_32/O[0]
                         net (fo=3, routed)           0.828    11.174    s/num2_reg[0]_i_32_n_7
    SLICE_X40Y65         LUT4 (Prop_lut4_I2_O)        0.299    11.473 r  s/num2[0]_i_74/O
                         net (fo=1, routed)           0.000    11.473    s/num2[0]_i_74_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.023 r  s/num2_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.023    s/num2_reg[0]_i_25_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.251 r  s/num2_reg[0]_i_11/CO[2]
                         net (fo=45, routed)          0.764    13.015    s/num2_reg[0]_i_11_n_1
    SLICE_X38Y67         LUT5 (Prop_lut5_I1_O)        0.313    13.328 r  s/num2[0]_i_4/O
                         net (fo=25, routed)          0.638    13.966    s/num21[1]
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.090 r  s/num2[0]_i_629/O
                         net (fo=2, routed)           0.658    14.748    s/num2[0]_i_629_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.146 r  s/num2_reg[0]_i_835/CO[3]
                         net (fo=1, routed)           0.000    15.146    s/num2_reg[0]_i_835_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.260 r  s/num2_reg[0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    15.260    s/num2_reg[0]_i_753_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.374 r  s/num2_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    15.374    s/num2_reg[0]_i_616_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.488 r  s/num2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    15.488    s/num2_reg[0]_i_396_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.602 r  s/num2_reg[0]_i_245/CO[3]
                         net (fo=1, routed)           0.000    15.602    s/num2_reg[0]_i_245_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.841 r  s/num2_reg[0]_i_461/O[2]
                         net (fo=4, routed)           0.454    16.295    s/num2_reg[0]_i_461_n_5
    SLICE_X33Y66         LUT6 (Prop_lut6_I3_O)        0.302    16.597 r  s/num2[0]_i_275/O
                         net (fo=1, routed)           0.599    17.195    s/num2[0]_i_275_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.580 r  s/num2_reg[0]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.580    s/num2_reg[0]_i_113_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.914 r  s/num2_reg[0]_i_119/O[1]
                         net (fo=3, routed)           0.456    18.371    s/num2_reg[0]_i_119_n_6
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.303    18.674 r  s/num2[0]_i_118/O
                         net (fo=2, routed)           0.474    19.148    s/num2[0]_i_118_n_0
    SLICE_X31Y68         LUT5 (Prop_lut5_I1_O)        0.124    19.272 r  s/num2[0]_i_96/O
                         net (fo=2, routed)           0.516    19.788    s/num2[0]_i_96_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.912 r  s/num2[0]_i_99/O
                         net (fo=1, routed)           0.000    19.912    s/num2[0]_i_99_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    20.164 r  s/num2_reg[0]_i_48/O[0]
                         net (fo=2, routed)           0.489    20.653    s/num2_reg[0]_i_48_n_7
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    21.372 r  s/num2_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.569    21.941    s/num2_reg[0]_i_15_n_6
    SLICE_X31Y64         LUT6 (Prop_lut6_I5_O)        0.303    22.244 r  s/num2[0]_i_6/O
                         net (fo=1, routed)           0.000    22.244    s/num2[0]_i_6_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.645 r  s/num2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.645    s/num2_reg[0]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.867 r  s/num2_reg[3]_i_2/O[0]
                         net (fo=3, routed)           0.593    23.460    s/num2_reg[3]_i_2_n_7
    SLICE_X29Y65         LUT4 (Prop_lut4_I3_O)        0.299    23.759 r  s/num2[2]_i_1/O
                         net (fo=1, routed)           0.000    23.759    s/num2[2]_i_1_n_0
    SLICE_X29Y65         FDRE                                         r  s/num2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.515    23.495    s/clk_out1
    SLICE_X29Y65         FDRE                                         r  s/num2_reg[2]/C
                         clock pessimism              0.559    24.054    
                         clock uncertainty           -0.087    23.967    
    SLICE_X29Y65         FDRE (Setup_fdre_C_D)        0.031    23.998    s/num2_reg[2]
  -------------------------------------------------------------------
                         required time                         23.998    
                         arrival time                         -23.759    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 score_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.673ns  (logic 11.962ns (48.482%)  route 12.711ns (51.518%))
  Logic Levels:           42  (CARRY4=29 LUT3=4 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 23.495 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y55         FDRE                                         r  score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  score_reg[5]/Q
                         net (fo=185, routed)         0.994     0.549    s/Q[5]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.124     0.673 r  s/num2[0]_i_372/O
                         net (fo=3, routed)           0.660     1.333    s/num2[0]_i_372_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.731 r  s/num2_reg[0]_i_818/CO[3]
                         net (fo=1, routed)           0.000     1.731    s/num2_reg[0]_i_818_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.845 r  s/num2_reg[0]_i_728/CO[3]
                         net (fo=1, routed)           0.000     1.845    s/num2_reg[0]_i_728_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.959 r  s/num2_reg[0]_i_588/CO[3]
                         net (fo=1, routed)           0.000     1.959    s/num2_reg[0]_i_588_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.073 r  s/num2_reg[0]_i_379/CO[3]
                         net (fo=1, routed)           0.000     2.073    s/num2_reg[0]_i_379_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.187 r  s/num2_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.000     2.187    s/num2_reg[0]_i_321_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.301 r  s/num2_reg[0]_i_318/CO[3]
                         net (fo=1, routed)           0.000     2.301    s/num2_reg[0]_i_318_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.415 r  s/num2_reg[0]_i_315/CO[3]
                         net (fo=1, routed)           0.000     2.415    s/num2_reg[0]_i_315_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.728 r  s/num2_reg[3]_i_38/O[3]
                         net (fo=2, routed)           1.095     3.823    s/num2_reg[3]_i_38_n_4
    SLICE_X38Y61         LUT3 (Prop_lut3_I1_O)        0.332     4.155 r  s/num2[0]_i_789/O
                         net (fo=2, routed)           0.619     4.774    s/num2[0]_i_789_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     5.555 r  s/num2_reg[0]_i_693/CO[3]
                         net (fo=1, routed)           0.000     5.555    s/num2_reg[0]_i_693_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.672 r  s/num2_reg[0]_i_537/CO[3]
                         net (fo=1, routed)           0.000     5.672    s/num2_reg[0]_i_537_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.911 r  s/num2_reg[0]_i_351/O[2]
                         net (fo=2, routed)           0.988     6.899    s/num2_reg[0]_i_351_n_5
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.330     7.229 r  s/num2[0]_i_338/O
                         net (fo=2, routed)           0.637     7.865    s/num2[0]_i_338_n_0
    SLICE_X42Y69         LUT4 (Prop_lut4_I3_O)        0.331     8.196 r  s/num2[0]_i_342/O
                         net (fo=1, routed)           0.000     8.196    s/num2[0]_i_342_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.572 r  s/num2_reg[0]_i_180/CO[3]
                         net (fo=1, routed)           0.000     8.572    s/num2_reg[0]_i_180_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.895 r  s/num2_reg[0]_i_78/O[1]
                         net (fo=8, routed)           0.661     9.557    s/num2_reg[0]_i_78_n_6
    SLICE_X41Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567    10.124 r  s/num2_reg[0]_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.124    s/num2_reg[0]_i_76_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.346 r  s/num2_reg[0]_i_32/O[0]
                         net (fo=3, routed)           0.828    11.174    s/num2_reg[0]_i_32_n_7
    SLICE_X40Y65         LUT4 (Prop_lut4_I2_O)        0.299    11.473 r  s/num2[0]_i_74/O
                         net (fo=1, routed)           0.000    11.473    s/num2[0]_i_74_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.023 r  s/num2_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.023    s/num2_reg[0]_i_25_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.251 r  s/num2_reg[0]_i_11/CO[2]
                         net (fo=45, routed)          0.764    13.015    s/num2_reg[0]_i_11_n_1
    SLICE_X38Y67         LUT5 (Prop_lut5_I1_O)        0.313    13.328 r  s/num2[0]_i_4/O
                         net (fo=25, routed)          0.638    13.966    s/num21[1]
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.090 r  s/num2[0]_i_629/O
                         net (fo=2, routed)           0.658    14.748    s/num2[0]_i_629_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.146 r  s/num2_reg[0]_i_835/CO[3]
                         net (fo=1, routed)           0.000    15.146    s/num2_reg[0]_i_835_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.260 r  s/num2_reg[0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    15.260    s/num2_reg[0]_i_753_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.374 r  s/num2_reg[0]_i_616/CO[3]
                         net (fo=1, routed)           0.000    15.374    s/num2_reg[0]_i_616_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.488 r  s/num2_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    15.488    s/num2_reg[0]_i_396_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.602 r  s/num2_reg[0]_i_245/CO[3]
                         net (fo=1, routed)           0.000    15.602    s/num2_reg[0]_i_245_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.841 r  s/num2_reg[0]_i_461/O[2]
                         net (fo=4, routed)           0.454    16.295    s/num2_reg[0]_i_461_n_5
    SLICE_X33Y66         LUT6 (Prop_lut6_I3_O)        0.302    16.597 r  s/num2[0]_i_275/O
                         net (fo=1, routed)           0.599    17.195    s/num2[0]_i_275_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.580 r  s/num2_reg[0]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.580    s/num2_reg[0]_i_113_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.914 r  s/num2_reg[0]_i_119/O[1]
                         net (fo=3, routed)           0.456    18.371    s/num2_reg[0]_i_119_n_6
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.303    18.674 r  s/num2[0]_i_118/O
                         net (fo=2, routed)           0.474    19.148    s/num2[0]_i_118_n_0
    SLICE_X31Y68         LUT5 (Prop_lut5_I1_O)        0.124    19.272 r  s/num2[0]_i_96/O
                         net (fo=2, routed)           0.516    19.788    s/num2[0]_i_96_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.912 r  s/num2[0]_i_99/O
                         net (fo=1, routed)           0.000    19.912    s/num2[0]_i_99_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    20.164 r  s/num2_reg[0]_i_48/O[0]
                         net (fo=2, routed)           0.489    20.653    s/num2_reg[0]_i_48_n_7
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.719    21.372 r  s/num2_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.569    21.941    s/num2_reg[0]_i_15_n_6
    SLICE_X31Y64         LUT6 (Prop_lut6_I5_O)        0.303    22.244 r  s/num2[0]_i_6/O
                         net (fo=1, routed)           0.000    22.244    s/num2[0]_i_6_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.645 r  s/num2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.645    s/num2_reg[0]_i_1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.867 r  s/num2_reg[3]_i_2/O[0]
                         net (fo=3, routed)           0.612    23.479    s/num2_reg[3]_i_2_n_7
    SLICE_X29Y65         LUT4 (Prop_lut4_I3_O)        0.293    23.772 r  s/num2[3]_i_1/O
                         net (fo=1, routed)           0.000    23.772    s/num2[3]_i_1_n_0
    SLICE_X29Y65         FDRE                                         r  s/num2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.515    23.495    s/clk_out1
    SLICE_X29Y65         FDRE                                         r  s/num2_reg[3]/C
                         clock pessimism              0.559    24.054    
                         clock uncertainty           -0.087    23.967    
    SLICE_X29Y65         FDRE (Setup_fdre_C_D)        0.075    24.042    s/num2_reg[3]
  -------------------------------------------------------------------
                         required time                         24.042    
                         arrival time                         -23.772    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.930ns  (logic 8.156ns (34.082%)  route 15.774ns (65.918%))
  Logic Levels:           30  (CARRY4=12 LUT3=5 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 23.478 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y54         FDRE                                         r  score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  score_reg[3]/Q
                         net (fo=176, routed)         1.986     1.541    s/Q[3]
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.152     1.693 r  s/num3[0]_i_328/O
                         net (fo=4, routed)           0.682     2.375    s/num3[0]_i_328_n_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.326     2.701 r  s/num5[0]_i_335/O
                         net (fo=1, routed)           0.000     2.701    s/num5[0]_i_335_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.251 r  s/num5_reg[0]_i_256/CO[3]
                         net (fo=1, routed)           0.000     3.251    s/num5_reg[0]_i_256_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.365 r  s/num5_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000     3.365    s/num5_reg[0]_i_178_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.479 r  s/num5_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000     3.479    s/num5_reg[0]_i_85_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  s/num5_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.593    s/num5_reg[0]_i_46_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.927 r  s/num5_reg[0]_i_53/O[1]
                         net (fo=3, routed)           1.278     5.205    s/num5_reg[0]_i_53_n_6
    SLICE_X66Y68         LUT3 (Prop_lut3_I1_O)        0.303     5.508 r  s/num5[0]_i_52/O
                         net (fo=2, routed)           0.445     5.953    s/num5[0]_i_52_n_0
    SLICE_X64Y69         LUT5 (Prop_lut5_I1_O)        0.124     6.077 r  s/num5[3]_i_28/O
                         net (fo=2, routed)           0.719     6.796    s/num5[3]_i_28_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.322 r  s/num5_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.322    s/num5_reg[3]_i_18_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.635 f  s/num5_reg[0]_i_152/O[3]
                         net (fo=15, routed)          1.157     8.792    s/num5_reg[0]_i_152_n_4
    SLICE_X64Y73         LUT3 (Prop_lut3_I0_O)        0.306     9.098 r  s/num5[0]_i_295/O
                         net (fo=1, routed)           0.474     9.572    s/num5[0]_i_295_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.098 r  s/num5_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.000    10.098    s/num5_reg[0]_i_225_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.411 r  s/num5_reg[0]_i_151/O[3]
                         net (fo=2, routed)           0.756    11.167    s/num5_reg[0]_i_151_n_4
    SLICE_X68Y75         LUT3 (Prop_lut3_I0_O)        0.335    11.502 r  s/num5[0]_i_64/O
                         net (fo=2, routed)           0.648    12.151    s/num5[0]_i_64_n_0
    SLICE_X68Y75         LUT4 (Prop_lut4_I0_O)        0.327    12.478 r  s/num5[0]_i_68/O
                         net (fo=1, routed)           0.000    12.478    s/num5[0]_i_68_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.879 r  s/num5_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.879    s/num5_reg[0]_i_24_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.101 r  s/num5_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.617    13.718    s/num5_reg[0]_i_4_n_7
    SLICE_X66Y76         LUT4 (Prop_lut4_I2_O)        0.299    14.017 r  s/num5[0]_i_22/O
                         net (fo=1, routed)           0.000    14.017    s/num5[0]_i_22_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.550 r  s/num5_reg[0]_i_3/CO[3]
                         net (fo=19, routed)          1.045    15.595    s/num5_reg[0]_i_3_n_0
    SLICE_X64Y77         LUT3 (Prop_lut3_I0_O)        0.150    15.745 r  s/num5[3]_i_65/O
                         net (fo=7, routed)           0.487    16.232    s/num5[3]_i_65_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I4_O)        0.326    16.558 r  s/num5[3]_i_77/O
                         net (fo=2, routed)           0.720    17.277    s/num5[3]_i_77_n_0
    SLICE_X68Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.401 r  s/num5[3]_i_67/O
                         net (fo=3, routed)           0.587    17.988    s/num5[3]_i_67_n_0
    SLICE_X67Y76         LUT6 (Prop_lut6_I5_O)        0.124    18.112 r  s/num5[3]_i_48/O
                         net (fo=3, routed)           0.614    18.727    s/num5[3]_i_48_n_0
    SLICE_X67Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  s/num5[3]_i_40/O
                         net (fo=3, routed)           0.737    19.588    s/num5[3]_i_40_n_0
    SLICE_X67Y80         LUT6 (Prop_lut6_I4_O)        0.124    19.712 r  s/num5[3]_i_20/O
                         net (fo=3, routed)           0.678    20.390    s/num5[3]_i_20_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I1_O)        0.124    20.514 r  s/num5[3]_i_13/O
                         net (fo=3, routed)           0.824    21.339    s/num5[3]_i_13_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I1_O)        0.124    21.463 r  s/num5[3]_i_8/O
                         net (fo=3, routed)           0.487    21.950    s/num5[3]_i_8_n_0
    SLICE_X68Y78         LUT6 (Prop_lut6_I1_O)        0.124    22.074 r  s/num5[3]_i_6/O
                         net (fo=3, routed)           0.832    22.906    s/num5[3]_i_6_n_0
    SLICE_X68Y77         LUT6 (Prop_lut6_I0_O)        0.124    23.030 r  s/num5[2]_i_1/O
                         net (fo=1, routed)           0.000    23.030    s/num5[2]_i_1_n_0
    SLICE_X68Y77         FDRE                                         r  s/num5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.498    23.478    s/clk_out1
    SLICE_X68Y77         FDRE                                         r  s/num5_reg[2]/C
                         clock pessimism              0.487    23.965    
                         clock uncertainty           -0.087    23.878    
    SLICE_X68Y77         FDRE (Setup_fdre_C_D)        0.031    23.909    s/num5_reg[2]
  -------------------------------------------------------------------
                         required time                         23.909    
                         arrival time                         -23.030    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num6_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.873ns  (logic 9.170ns (38.412%)  route 14.703ns (61.588%))
  Logic Levels:           33  (CARRY4=13 LUT3=5 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 23.491 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y55         FDRE                                         r  score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  score_reg[7]/Q
                         net (fo=181, routed)         1.851     1.406    score_reg_n_0_[7]
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.150     1.556 r  num6[0]_i_312/O
                         net (fo=2, routed)           0.872     2.428    num6[0]_i_312_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I0_O)        0.332     2.760 r  num6[0]_i_316/O
                         net (fo=1, routed)           0.000     2.760    num6[0]_i_316_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.158 r  num6_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000     3.158    num6_reg[0]_i_227_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.272 r  num6_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     3.272    num6_reg[0]_i_165_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.386 r  num6_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     3.386    num6_reg[0]_i_78_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.720 r  num6_reg[0]_i_45/O[1]
                         net (fo=2, routed)           1.108     4.828    s/score_reg[21]_0[1]
    SLICE_X31Y74         LUT3 (Prop_lut3_I0_O)        0.333     5.161 r  s/num6[0]_i_33/O
                         net (fo=2, routed)           0.593     5.754    s/num6[0]_i_33_n_0
    SLICE_X31Y74         LUT4 (Prop_lut4_I3_O)        0.327     6.081 r  s/num6[0]_i_37/O
                         net (fo=1, routed)           0.000     6.081    s/num6[0]_i_37_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  s/num6_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.009     6.491    s/num6_reg[0]_i_6_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.605 r  s/num6_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.605    s/num6_reg[0]_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.844 r  s/num6_reg[3]_i_8/O[2]
                         net (fo=18, routed)          1.170     8.014    s_n_7
    SLICE_X41Y77         LUT3 (Prop_lut3_I2_O)        0.330     8.344 r  num6[0]_i_339/O
                         net (fo=2, routed)           0.666     9.010    num6[0]_i_339_n_0
    SLICE_X41Y77         LUT4 (Prop_lut4_I3_O)        0.326     9.336 r  num6[0]_i_343/O
                         net (fo=1, routed)           0.000     9.336    num6[0]_i_343_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.886 r  num6_reg[0]_i_266/CO[3]
                         net (fo=1, routed)           0.000     9.886    num6_reg[0]_i_266_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.199 r  num6_reg[0]_i_206/O[3]
                         net (fo=3, routed)           0.690    10.889    num6_reg[0]_i_206_n_4
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.334    11.223 f  num6[0]_i_208/O
                         net (fo=2, routed)           0.594    11.817    num6[0]_i_208_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I1_O)        0.326    12.143 r  num6[0]_i_129/O
                         net (fo=2, routed)           0.648    12.791    num6[0]_i_129_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.915 r  num6[0]_i_133/O
                         net (fo=1, routed)           0.000    12.915    num6[0]_i_133_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.448 r  num6_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.448    num6_reg[0]_i_56_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.565 r  num6_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.565    num6_reg[0]_i_22_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.784 r  num6_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.819    14.603    s/score_reg[31]_rep__1_3[0]
    SLICE_X39Y81         LUT4 (Prop_lut4_I1_O)        0.295    14.898 r  s/num6[0]_i_20/O
                         net (fo=1, routed)           0.000    14.898    s/num6[0]_i_20_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.468 r  s/num6_reg[0]_i_3/CO[2]
                         net (fo=16, routed)          0.708    16.177    s/num6_reg[0]_i_3_n_1
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.307    16.484 r  s/num6[3]_i_10/O
                         net (fo=12, routed)          0.632    17.115    s/num6[3]_i_10_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.320    17.435 r  s/num6[3]_i_71/O
                         net (fo=2, routed)           0.455    17.890    s/num6[3]_i_71_n_0
    SLICE_X39Y84         LUT5 (Prop_lut5_I4_O)        0.326    18.216 r  s/num6[3]_i_61/O
                         net (fo=2, routed)           0.415    18.631    s/num6[3]_i_61_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I3_O)        0.124    18.755 r  s/num6[3]_i_41/O
                         net (fo=3, routed)           0.590    19.345    s/num6[3]_i_41_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.124    19.469 f  s/num6[3]_i_40/O
                         net (fo=3, routed)           0.454    19.923    s/num6[3]_i_40_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.124    20.047 r  s/num6[3]_i_32/O
                         net (fo=4, routed)           0.444    20.491    s/num6[3]_i_32_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I4_O)        0.124    20.615 f  s/num6[3]_i_24/O
                         net (fo=1, routed)           0.622    21.237    s/num6[3]_i_24_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124    21.361 f  s/num6[3]_i_9/O
                         net (fo=3, routed)           0.739    22.100    s/num6[3]_i_9_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.124    22.224 r  s/num6[3]_i_4/O
                         net (fo=3, routed)           0.624    22.848    s/num6[3]_i_4_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I2_O)        0.124    22.972 r  s/num6[2]_i_1/O
                         net (fo=1, routed)           0.000    22.972    s/num6[2]_i_1_n_0
    SLICE_X40Y83         FDRE                                         r  s/num6_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.511    23.491    s/clk_out1
    SLICE_X40Y83         FDRE                                         r  s/num6_reg[2]/C
                         clock pessimism              0.559    24.050    
                         clock uncertainty           -0.087    23.963    
    SLICE_X40Y83         FDRE (Setup_fdre_C_D)        0.031    23.994    s/num6_reg[2]
  -------------------------------------------------------------------
                         required time                         23.994    
                         arrival time                         -22.972    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.770ns  (logic 8.156ns (34.312%)  route 15.614ns (65.688%))
  Logic Levels:           30  (CARRY4=12 LUT3=5 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 23.480 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y54         FDRE                                         r  score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  score_reg[3]/Q
                         net (fo=176, routed)         1.986     1.541    s/Q[3]
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.152     1.693 r  s/num3[0]_i_328/O
                         net (fo=4, routed)           0.682     2.375    s/num3[0]_i_328_n_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.326     2.701 r  s/num5[0]_i_335/O
                         net (fo=1, routed)           0.000     2.701    s/num5[0]_i_335_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.251 r  s/num5_reg[0]_i_256/CO[3]
                         net (fo=1, routed)           0.000     3.251    s/num5_reg[0]_i_256_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.365 r  s/num5_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000     3.365    s/num5_reg[0]_i_178_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.479 r  s/num5_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000     3.479    s/num5_reg[0]_i_85_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  s/num5_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.593    s/num5_reg[0]_i_46_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.927 r  s/num5_reg[0]_i_53/O[1]
                         net (fo=3, routed)           1.278     5.205    s/num5_reg[0]_i_53_n_6
    SLICE_X66Y68         LUT3 (Prop_lut3_I1_O)        0.303     5.508 r  s/num5[0]_i_52/O
                         net (fo=2, routed)           0.445     5.953    s/num5[0]_i_52_n_0
    SLICE_X64Y69         LUT5 (Prop_lut5_I1_O)        0.124     6.077 r  s/num5[3]_i_28/O
                         net (fo=2, routed)           0.719     6.796    s/num5[3]_i_28_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.322 r  s/num5_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.322    s/num5_reg[3]_i_18_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.635 f  s/num5_reg[0]_i_152/O[3]
                         net (fo=15, routed)          1.157     8.792    s/num5_reg[0]_i_152_n_4
    SLICE_X64Y73         LUT3 (Prop_lut3_I0_O)        0.306     9.098 r  s/num5[0]_i_295/O
                         net (fo=1, routed)           0.474     9.572    s/num5[0]_i_295_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.098 r  s/num5_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.000    10.098    s/num5_reg[0]_i_225_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.411 r  s/num5_reg[0]_i_151/O[3]
                         net (fo=2, routed)           0.756    11.167    s/num5_reg[0]_i_151_n_4
    SLICE_X68Y75         LUT3 (Prop_lut3_I0_O)        0.335    11.502 r  s/num5[0]_i_64/O
                         net (fo=2, routed)           0.648    12.151    s/num5[0]_i_64_n_0
    SLICE_X68Y75         LUT4 (Prop_lut4_I0_O)        0.327    12.478 r  s/num5[0]_i_68/O
                         net (fo=1, routed)           0.000    12.478    s/num5[0]_i_68_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.879 r  s/num5_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.879    s/num5_reg[0]_i_24_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.101 r  s/num5_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.617    13.718    s/num5_reg[0]_i_4_n_7
    SLICE_X66Y76         LUT4 (Prop_lut4_I2_O)        0.299    14.017 r  s/num5[0]_i_22/O
                         net (fo=1, routed)           0.000    14.017    s/num5[0]_i_22_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.550 r  s/num5_reg[0]_i_3/CO[3]
                         net (fo=19, routed)          1.045    15.595    s/num5_reg[0]_i_3_n_0
    SLICE_X64Y77         LUT3 (Prop_lut3_I0_O)        0.150    15.745 r  s/num5[3]_i_65/O
                         net (fo=7, routed)           0.487    16.232    s/num5[3]_i_65_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I4_O)        0.326    16.558 r  s/num5[3]_i_77/O
                         net (fo=2, routed)           0.720    17.277    s/num5[3]_i_77_n_0
    SLICE_X68Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.401 r  s/num5[3]_i_67/O
                         net (fo=3, routed)           0.587    17.988    s/num5[3]_i_67_n_0
    SLICE_X67Y76         LUT6 (Prop_lut6_I5_O)        0.124    18.112 r  s/num5[3]_i_48/O
                         net (fo=3, routed)           0.614    18.727    s/num5[3]_i_48_n_0
    SLICE_X67Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  s/num5[3]_i_40/O
                         net (fo=3, routed)           0.737    19.588    s/num5[3]_i_40_n_0
    SLICE_X67Y80         LUT6 (Prop_lut6_I4_O)        0.124    19.712 r  s/num5[3]_i_20/O
                         net (fo=3, routed)           0.678    20.390    s/num5[3]_i_20_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I1_O)        0.124    20.514 r  s/num5[3]_i_13/O
                         net (fo=3, routed)           0.824    21.339    s/num5[3]_i_13_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I1_O)        0.124    21.463 r  s/num5[3]_i_8/O
                         net (fo=3, routed)           0.487    21.950    s/num5[3]_i_8_n_0
    SLICE_X68Y78         LUT6 (Prop_lut6_I1_O)        0.124    22.074 r  s/num5[3]_i_6/O
                         net (fo=3, routed)           0.672    22.746    s/num5[3]_i_6_n_0
    SLICE_X68Y78         LUT6 (Prop_lut6_I4_O)        0.124    22.870 r  s/num5[3]_i_1/O
                         net (fo=1, routed)           0.000    22.870    s/num5[3]_i_1_n_0
    SLICE_X68Y78         FDRE                                         r  s/num5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.500    23.480    s/clk_out1
    SLICE_X68Y78         FDRE                                         r  s/num5_reg[3]/C
                         clock pessimism              0.487    23.967    
                         clock uncertainty           -0.087    23.880    
    SLICE_X68Y78         FDRE (Setup_fdre_C_D)        0.029    23.909    s/num5_reg[3]
  -------------------------------------------------------------------
                         required time                         23.909    
                         arrival time                         -22.870    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num6_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.847ns  (logic 9.170ns (38.453%)  route 14.677ns (61.547%))
  Logic Levels:           33  (CARRY4=13 LUT3=5 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 23.491 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y55         FDRE                                         r  score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  score_reg[7]/Q
                         net (fo=181, routed)         1.851     1.406    score_reg_n_0_[7]
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.150     1.556 r  num6[0]_i_312/O
                         net (fo=2, routed)           0.872     2.428    num6[0]_i_312_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I0_O)        0.332     2.760 r  num6[0]_i_316/O
                         net (fo=1, routed)           0.000     2.760    num6[0]_i_316_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.158 r  num6_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000     3.158    num6_reg[0]_i_227_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.272 r  num6_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     3.272    num6_reg[0]_i_165_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.386 r  num6_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     3.386    num6_reg[0]_i_78_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.720 r  num6_reg[0]_i_45/O[1]
                         net (fo=2, routed)           1.108     4.828    s/score_reg[21]_0[1]
    SLICE_X31Y74         LUT3 (Prop_lut3_I0_O)        0.333     5.161 r  s/num6[0]_i_33/O
                         net (fo=2, routed)           0.593     5.754    s/num6[0]_i_33_n_0
    SLICE_X31Y74         LUT4 (Prop_lut4_I3_O)        0.327     6.081 r  s/num6[0]_i_37/O
                         net (fo=1, routed)           0.000     6.081    s/num6[0]_i_37_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  s/num6_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.009     6.491    s/num6_reg[0]_i_6_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.605 r  s/num6_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.605    s/num6_reg[0]_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.844 r  s/num6_reg[3]_i_8/O[2]
                         net (fo=18, routed)          1.170     8.014    s_n_7
    SLICE_X41Y77         LUT3 (Prop_lut3_I2_O)        0.330     8.344 r  num6[0]_i_339/O
                         net (fo=2, routed)           0.666     9.010    num6[0]_i_339_n_0
    SLICE_X41Y77         LUT4 (Prop_lut4_I3_O)        0.326     9.336 r  num6[0]_i_343/O
                         net (fo=1, routed)           0.000     9.336    num6[0]_i_343_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.886 r  num6_reg[0]_i_266/CO[3]
                         net (fo=1, routed)           0.000     9.886    num6_reg[0]_i_266_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.199 r  num6_reg[0]_i_206/O[3]
                         net (fo=3, routed)           0.690    10.889    num6_reg[0]_i_206_n_4
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.334    11.223 f  num6[0]_i_208/O
                         net (fo=2, routed)           0.594    11.817    num6[0]_i_208_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I1_O)        0.326    12.143 r  num6[0]_i_129/O
                         net (fo=2, routed)           0.648    12.791    num6[0]_i_129_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.915 r  num6[0]_i_133/O
                         net (fo=1, routed)           0.000    12.915    num6[0]_i_133_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.448 r  num6_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.448    num6_reg[0]_i_56_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.565 r  num6_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.565    num6_reg[0]_i_22_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.784 r  num6_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.819    14.603    s/score_reg[31]_rep__1_3[0]
    SLICE_X39Y81         LUT4 (Prop_lut4_I1_O)        0.295    14.898 r  s/num6[0]_i_20/O
                         net (fo=1, routed)           0.000    14.898    s/num6[0]_i_20_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.468 r  s/num6_reg[0]_i_3/CO[2]
                         net (fo=16, routed)          0.708    16.177    s/num6_reg[0]_i_3_n_1
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.307    16.484 r  s/num6[3]_i_10/O
                         net (fo=12, routed)          0.632    17.115    s/num6[3]_i_10_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.320    17.435 r  s/num6[3]_i_71/O
                         net (fo=2, routed)           0.455    17.890    s/num6[3]_i_71_n_0
    SLICE_X39Y84         LUT5 (Prop_lut5_I4_O)        0.326    18.216 r  s/num6[3]_i_61/O
                         net (fo=2, routed)           0.415    18.631    s/num6[3]_i_61_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I3_O)        0.124    18.755 r  s/num6[3]_i_41/O
                         net (fo=3, routed)           0.590    19.345    s/num6[3]_i_41_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.124    19.469 f  s/num6[3]_i_40/O
                         net (fo=3, routed)           0.454    19.923    s/num6[3]_i_40_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.124    20.047 r  s/num6[3]_i_32/O
                         net (fo=4, routed)           0.444    20.491    s/num6[3]_i_32_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I4_O)        0.124    20.615 f  s/num6[3]_i_24/O
                         net (fo=1, routed)           0.622    21.237    s/num6[3]_i_24_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124    21.361 f  s/num6[3]_i_9/O
                         net (fo=3, routed)           0.739    22.100    s/num6[3]_i_9_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.124    22.224 r  s/num6[3]_i_4/O
                         net (fo=3, routed)           0.599    22.823    s/num6[3]_i_4_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I3_O)        0.124    22.947 r  s/num6[1]_i_1/O
                         net (fo=1, routed)           0.000    22.947    s/num6[1]_i_1_n_0
    SLICE_X40Y83         FDRE                                         r  s/num6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.511    23.491    s/clk_out1
    SLICE_X40Y83         FDRE                                         r  s/num6_reg[1]/C
                         clock pessimism              0.559    24.050    
                         clock uncertainty           -0.087    23.963    
    SLICE_X40Y83         FDRE (Setup_fdre_C_D)        0.029    23.992    s/num6_reg[1]
  -------------------------------------------------------------------
                         required time                         23.992    
                         arrival time                         -22.947    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.647ns  (logic 8.156ns (34.490%)  route 15.491ns (65.510%))
  Logic Levels:           30  (CARRY4=12 LUT3=5 LUT4=3 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 23.478 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y54         FDRE                                         r  score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  score_reg[3]/Q
                         net (fo=176, routed)         1.986     1.541    s/Q[3]
    SLICE_X53Y70         LUT3 (Prop_lut3_I1_O)        0.152     1.693 r  s/num3[0]_i_328/O
                         net (fo=4, routed)           0.682     2.375    s/num3[0]_i_328_n_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.326     2.701 r  s/num5[0]_i_335/O
                         net (fo=1, routed)           0.000     2.701    s/num5[0]_i_335_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.251 r  s/num5_reg[0]_i_256/CO[3]
                         net (fo=1, routed)           0.000     3.251    s/num5_reg[0]_i_256_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.365 r  s/num5_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000     3.365    s/num5_reg[0]_i_178_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.479 r  s/num5_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000     3.479    s/num5_reg[0]_i_85_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.593 r  s/num5_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.593    s/num5_reg[0]_i_46_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.927 r  s/num5_reg[0]_i_53/O[1]
                         net (fo=3, routed)           1.278     5.205    s/num5_reg[0]_i_53_n_6
    SLICE_X66Y68         LUT3 (Prop_lut3_I1_O)        0.303     5.508 r  s/num5[0]_i_52/O
                         net (fo=2, routed)           0.445     5.953    s/num5[0]_i_52_n_0
    SLICE_X64Y69         LUT5 (Prop_lut5_I1_O)        0.124     6.077 r  s/num5[3]_i_28/O
                         net (fo=2, routed)           0.719     6.796    s/num5[3]_i_28_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.322 r  s/num5_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.322    s/num5_reg[3]_i_18_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.635 f  s/num5_reg[0]_i_152/O[3]
                         net (fo=15, routed)          1.157     8.792    s/num5_reg[0]_i_152_n_4
    SLICE_X64Y73         LUT3 (Prop_lut3_I0_O)        0.306     9.098 r  s/num5[0]_i_295/O
                         net (fo=1, routed)           0.474     9.572    s/num5[0]_i_295_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.098 r  s/num5_reg[0]_i_225/CO[3]
                         net (fo=1, routed)           0.000    10.098    s/num5_reg[0]_i_225_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.411 r  s/num5_reg[0]_i_151/O[3]
                         net (fo=2, routed)           0.756    11.167    s/num5_reg[0]_i_151_n_4
    SLICE_X68Y75         LUT3 (Prop_lut3_I0_O)        0.335    11.502 r  s/num5[0]_i_64/O
                         net (fo=2, routed)           0.648    12.151    s/num5[0]_i_64_n_0
    SLICE_X68Y75         LUT4 (Prop_lut4_I0_O)        0.327    12.478 r  s/num5[0]_i_68/O
                         net (fo=1, routed)           0.000    12.478    s/num5[0]_i_68_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.879 r  s/num5_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.879    s/num5_reg[0]_i_24_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.101 r  s/num5_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.617    13.718    s/num5_reg[0]_i_4_n_7
    SLICE_X66Y76         LUT4 (Prop_lut4_I2_O)        0.299    14.017 r  s/num5[0]_i_22/O
                         net (fo=1, routed)           0.000    14.017    s/num5[0]_i_22_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.550 r  s/num5_reg[0]_i_3/CO[3]
                         net (fo=19, routed)          1.045    15.595    s/num5_reg[0]_i_3_n_0
    SLICE_X64Y77         LUT3 (Prop_lut3_I0_O)        0.150    15.745 r  s/num5[3]_i_65/O
                         net (fo=7, routed)           0.487    16.232    s/num5[3]_i_65_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I4_O)        0.326    16.558 r  s/num5[3]_i_77/O
                         net (fo=2, routed)           0.720    17.277    s/num5[3]_i_77_n_0
    SLICE_X68Y77         LUT6 (Prop_lut6_I0_O)        0.124    17.401 r  s/num5[3]_i_67/O
                         net (fo=3, routed)           0.587    17.988    s/num5[3]_i_67_n_0
    SLICE_X67Y76         LUT6 (Prop_lut6_I5_O)        0.124    18.112 r  s/num5[3]_i_48/O
                         net (fo=3, routed)           0.614    18.727    s/num5[3]_i_48_n_0
    SLICE_X67Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  s/num5[3]_i_40/O
                         net (fo=3, routed)           0.737    19.588    s/num5[3]_i_40_n_0
    SLICE_X67Y80         LUT6 (Prop_lut6_I4_O)        0.124    19.712 r  s/num5[3]_i_20/O
                         net (fo=3, routed)           0.513    20.224    s/num5[3]_i_20_n_0
    SLICE_X68Y79         LUT6 (Prop_lut6_I3_O)        0.124    20.348 r  s/num5[3]_i_16/O
                         net (fo=3, routed)           0.595    20.943    s/num5[3]_i_16_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124    21.067 r  s/num5[3]_i_11/O
                         net (fo=3, routed)           0.826    21.894    s/num5[3]_i_11_n_0
    SLICE_X69Y78         LUT6 (Prop_lut6_I0_O)        0.124    22.018 r  s/num5[3]_i_5/O
                         net (fo=3, routed)           0.605    22.623    s/num5[3]_i_5_n_0
    SLICE_X68Y77         LUT6 (Prop_lut6_I4_O)        0.124    22.747 r  s/num5[1]_i_1/O
                         net (fo=1, routed)           0.000    22.747    s/num5[1]_i_1_n_0
    SLICE_X68Y77         FDRE                                         r  s/num5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.498    23.478    s/clk_out1
    SLICE_X68Y77         FDRE                                         r  s/num5_reg[1]/C
                         clock pessimism              0.487    23.965    
                         clock uncertainty           -0.087    23.878    
    SLICE_X68Y77         FDRE (Setup_fdre_C_D)        0.029    23.907    s/num5_reg[1]
  -------------------------------------------------------------------
                         required time                         23.907    
                         arrival time                         -22.747    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.482ns  (logic 8.061ns (34.329%)  route 15.421ns (65.671%))
  Logic Levels:           30  (CARRY4=13 LUT3=4 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 23.469 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y54         FDRE                                         r  score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.445 f  score_reg[3]/Q
                         net (fo=176, routed)         1.786     1.341    s/Q[3]
    SLICE_X58Y64         LUT3 (Prop_lut3_I0_O)        0.124     1.465 r  s/num4[0]_i_252/O
                         net (fo=1, routed)           0.709     2.174    s/num4[0]_i_252_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.724 r  s/num4_reg[0]_i_162/CO[3]
                         net (fo=1, routed)           0.000     2.724    s/num4_reg[0]_i_162_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.841 r  s/num4_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     2.841    s/num4_reg[0]_i_79_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.164 r  s/num4_reg[0]_i_42/O[1]
                         net (fo=3, routed)           0.830     3.994    s/num4_reg[0]_i_42_n_6
    SLICE_X59Y67         LUT3 (Prop_lut3_I1_O)        0.306     4.300 r  s/num4[0]_i_75/O
                         net (fo=2, routed)           0.677     4.977    s/num4[0]_i_75_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I1_O)        0.124     5.101 r  s/num4[0]_i_27/O
                         net (fo=2, routed)           0.522     5.623    s/num4[0]_i_27_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.747 r  s/num4[0]_i_31/O
                         net (fo=1, routed)           0.000     5.747    s/num4[0]_i_31_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.297 r  s/num4_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.297    s/num4_reg[0]_i_6_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.411 r  s/num4_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.411    s/num4_reg[0]_i_2_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.724 f  s/num4_reg[3]_i_18/O[3]
                         net (fo=17, routed)          1.152     7.875    s/num4_reg[3]_i_18_n_4
    SLICE_X60Y74         LUT3 (Prop_lut3_I0_O)        0.306     8.181 r  s/num4[0]_i_398/O
                         net (fo=1, routed)           0.619     8.800    s/num4[0]_i_398_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.326 r  s/num4_reg[0]_i_342/CO[3]
                         net (fo=1, routed)           0.009     9.335    s/num4_reg[0]_i_342_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.669 r  s/num4_reg[0]_i_275/O[1]
                         net (fo=3, routed)           0.843    10.512    s/num4_reg[0]_i_275_n_6
    SLICE_X55Y75         LUT3 (Prop_lut3_I0_O)        0.303    10.815 r  s/num4[0]_i_204/O
                         net (fo=1, routed)           0.480    11.295    s/num4[0]_i_204_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.845 r  s/num4_reg[0]_i_129/CO[3]
                         net (fo=1, routed)           0.000    11.845    s/num4_reg[0]_i_129_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.962 r  s/num4_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.962    s/num4_reg[0]_i_53_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.181 r  s/num4_reg[0]_i_18/O[0]
                         net (fo=3, routed)           0.635    12.816    s/num4_reg[0]_i_18_n_7
    SLICE_X57Y77         LUT4 (Prop_lut4_I1_O)        0.295    13.111 r  s/num4[0]_i_51/O
                         net (fo=1, routed)           0.000    13.111    s/num4[0]_i_51_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.661 r  s/num4_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.661    s/num4_reg[0]_i_15_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.932 r  s/num4_reg[0]_i_3/CO[0]
                         net (fo=23, routed)          0.425    14.356    s/num4_reg[0]_i_3_n_3
    SLICE_X56Y80         LUT5 (Prop_lut5_I1_O)        0.373    14.729 r  s/num4[3]_i_92/O
                         net (fo=6, routed)           0.852    15.581    s/num41[17]
    SLICE_X56Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.705 r  s/num4[3]_i_94/O
                         net (fo=3, routed)           0.823    16.528    s/num4[3]_i_94_n_0
    SLICE_X56Y81         LUT6 (Prop_lut6_I0_O)        0.124    16.652 r  s/num4[3]_i_78/O
                         net (fo=3, routed)           0.615    17.267    s/num4[3]_i_78_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I4_O)        0.124    17.391 r  s/num4[3]_i_52/O
                         net (fo=3, routed)           0.593    17.984    s/num4[3]_i_52_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I0_O)        0.124    18.108 r  s/num4[3]_i_40/O
                         net (fo=3, routed)           0.674    18.782    s/num4[3]_i_40_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I0_O)        0.124    18.906 r  s/num4[3]_i_23/O
                         net (fo=3, routed)           0.608    19.514    s/num4[3]_i_23_n_0
    SLICE_X60Y79         LUT6 (Prop_lut6_I0_O)        0.124    19.638 r  s/num4[3]_i_16/O
                         net (fo=3, routed)           0.770    20.408    s/num4[3]_i_16_n_0
    SLICE_X56Y79         LUT6 (Prop_lut6_I4_O)        0.124    20.532 r  s/num4[3]_i_8/O
                         net (fo=3, routed)           0.965    21.497    s/num4[3]_i_8_n_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I1_O)        0.124    21.621 r  s/num4[3]_i_3/O
                         net (fo=3, routed)           0.836    22.457    s/num4[3]_i_3_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I1_O)        0.124    22.581 r  s/num4[3]_i_1/O
                         net (fo=1, routed)           0.000    22.581    s/num4[3]_i_1_n_0
    SLICE_X52Y76         FDRE                                         r  s/num4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.489    23.469    s/clk_out1
    SLICE_X52Y76         FDRE                                         r  s/num4_reg[3]/C
                         clock pessimism              0.487    23.956    
                         clock uncertainty           -0.087    23.869    
    SLICE_X52Y76         FDRE (Setup_fdre_C_D)        0.031    23.900    s/num4_reg[3]
  -------------------------------------------------------------------
                         required time                         23.900    
                         arrival time                         -22.581    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 score_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            s/num6_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.503ns  (logic 9.170ns (39.016%)  route 14.333ns (60.984%))
  Logic Levels:           33  (CARRY4=13 LUT3=5 LUT4=4 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 23.491 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.639    -0.901    CLK
    SLICE_X41Y55         FDRE                                         r  score_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  score_reg[7]/Q
                         net (fo=181, routed)         1.851     1.406    score_reg_n_0_[7]
    SLICE_X32Y71         LUT3 (Prop_lut3_I0_O)        0.150     1.556 r  num6[0]_i_312/O
                         net (fo=2, routed)           0.872     2.428    num6[0]_i_312_n_0
    SLICE_X32Y71         LUT4 (Prop_lut4_I0_O)        0.332     2.760 r  num6[0]_i_316/O
                         net (fo=1, routed)           0.000     2.760    num6[0]_i_316_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.158 r  num6_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000     3.158    num6_reg[0]_i_227_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.272 r  num6_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     3.272    num6_reg[0]_i_165_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.386 r  num6_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     3.386    num6_reg[0]_i_78_n_0
    SLICE_X32Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.720 r  num6_reg[0]_i_45/O[1]
                         net (fo=2, routed)           1.108     4.828    s/score_reg[21]_0[1]
    SLICE_X31Y74         LUT3 (Prop_lut3_I0_O)        0.333     5.161 r  s/num6[0]_i_33/O
                         net (fo=2, routed)           0.593     5.754    s/num6[0]_i_33_n_0
    SLICE_X31Y74         LUT4 (Prop_lut4_I3_O)        0.327     6.081 r  s/num6[0]_i_37/O
                         net (fo=1, routed)           0.000     6.081    s/num6[0]_i_37_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.482 r  s/num6_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.009     6.491    s/num6_reg[0]_i_6_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.605 r  s/num6_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.605    s/num6_reg[0]_i_2_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.844 r  s/num6_reg[3]_i_8/O[2]
                         net (fo=18, routed)          1.170     8.014    s_n_7
    SLICE_X41Y77         LUT3 (Prop_lut3_I2_O)        0.330     8.344 r  num6[0]_i_339/O
                         net (fo=2, routed)           0.666     9.010    num6[0]_i_339_n_0
    SLICE_X41Y77         LUT4 (Prop_lut4_I3_O)        0.326     9.336 r  num6[0]_i_343/O
                         net (fo=1, routed)           0.000     9.336    num6[0]_i_343_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.886 r  num6_reg[0]_i_266/CO[3]
                         net (fo=1, routed)           0.000     9.886    num6_reg[0]_i_266_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.199 r  num6_reg[0]_i_206/O[3]
                         net (fo=3, routed)           0.690    10.889    num6_reg[0]_i_206_n_4
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.334    11.223 f  num6[0]_i_208/O
                         net (fo=2, routed)           0.594    11.817    num6[0]_i_208_n_0
    SLICE_X40Y79         LUT5 (Prop_lut5_I1_O)        0.326    12.143 r  num6[0]_i_129/O
                         net (fo=2, routed)           0.648    12.791    num6[0]_i_129_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I0_O)        0.124    12.915 r  num6[0]_i_133/O
                         net (fo=1, routed)           0.000    12.915    num6[0]_i_133_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.448 r  num6_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.448    num6_reg[0]_i_56_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.565 r  num6_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.565    num6_reg[0]_i_22_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.784 r  num6_reg[0]_i_4/O[0]
                         net (fo=3, routed)           0.819    14.603    s/score_reg[31]_rep__1_3[0]
    SLICE_X39Y81         LUT4 (Prop_lut4_I1_O)        0.295    14.898 r  s/num6[0]_i_20/O
                         net (fo=1, routed)           0.000    14.898    s/num6[0]_i_20_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.468 r  s/num6_reg[0]_i_3/CO[2]
                         net (fo=16, routed)          0.708    16.177    s/num6_reg[0]_i_3_n_1
    SLICE_X39Y86         LUT3 (Prop_lut3_I0_O)        0.307    16.484 r  s/num6[3]_i_10/O
                         net (fo=12, routed)          0.632    17.115    s/num6[3]_i_10_n_0
    SLICE_X39Y85         LUT5 (Prop_lut5_I3_O)        0.320    17.435 r  s/num6[3]_i_71/O
                         net (fo=2, routed)           0.455    17.890    s/num6[3]_i_71_n_0
    SLICE_X39Y84         LUT5 (Prop_lut5_I4_O)        0.326    18.216 r  s/num6[3]_i_61/O
                         net (fo=2, routed)           0.415    18.631    s/num6[3]_i_61_n_0
    SLICE_X39Y84         LUT6 (Prop_lut6_I3_O)        0.124    18.755 r  s/num6[3]_i_41/O
                         net (fo=3, routed)           0.590    19.345    s/num6[3]_i_41_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I1_O)        0.124    19.469 f  s/num6[3]_i_40/O
                         net (fo=3, routed)           0.454    19.923    s/num6[3]_i_40_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I2_O)        0.124    20.047 r  s/num6[3]_i_32/O
                         net (fo=4, routed)           0.444    20.491    s/num6[3]_i_32_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I4_O)        0.124    20.615 r  s/num6[3]_i_24/O
                         net (fo=1, routed)           0.622    21.237    s/num6[3]_i_24_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124    21.361 r  s/num6[3]_i_9/O
                         net (fo=3, routed)           0.579    21.940    s/num6[3]_i_9_n_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I3_O)        0.124    22.064 r  s/num6[3]_i_5/O
                         net (fo=3, routed)           0.415    22.479    s/num6[3]_i_5_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I3_O)        0.124    22.603 r  s/num6[3]_i_1/O
                         net (fo=1, routed)           0.000    22.603    s/num6[3]_i_1_n_0
    SLICE_X39Y83         FDRE                                         r  s/num6_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         1.511    23.491    s/clk_out1
    SLICE_X39Y83         FDRE                                         r  s/num6_reg[3]/C
                         clock pessimism              0.559    24.050    
                         clock uncertainty           -0.087    23.963    
    SLICE_X39Y83         FDRE (Setup_fdre_C_D)        0.029    23.992    s/num6_reg[3]
  -------------------------------------------------------------------
                         required time                         23.992    
                         arrival time                         -22.603    
  -------------------------------------------------------------------
                         slack                                  1.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 s/r_an_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.567    -0.597    s/clk_out1
    SLICE_X14Y80         FDRE                                         r  s/r_an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  s/r_an_reg[1]/Q
                         net (fo=1, routed)           0.099    -0.334    w_an[1]
    SLICE_X13Y81         FDRE                                         r  r_an_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.837    -0.836    CLK
    SLICE_X13Y81         FDRE                                         r  r_an_reg[1]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.087    -0.495    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.070    -0.425    r_an_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cnt2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.355ns (71.038%)  route 0.145ns (28.962%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.639    -0.525    CLK
    SLICE_X32Y49         FDRE                                         r  cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cnt2_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.240    cnt2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.080 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.079    cnt2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.025 r  cnt2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.025    cnt2_reg[8]_i_1_n_7
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.843    -0.830    CLK
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[8]/C
                         clock pessimism              0.504    -0.326    
                         clock uncertainty            0.087    -0.239    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.134    cnt2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 s/r_an_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.740%)  route 0.141ns (46.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.567    -0.597    s/clk_out1
    SLICE_X12Y80         FDRE                                         r  s/r_an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  s/r_an_reg[3]/Q
                         net (fo=1, routed)           0.141    -0.292    w_an[3]
    SLICE_X12Y81         FDRE                                         r  r_an_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.837    -0.836    CLK
    SLICE_X12Y81         FDRE                                         r  r_an_reg[3]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.087    -0.495    
    SLICE_X12Y81         FDRE (Hold_fdre_C_D)         0.085    -0.410    r_an_reg[3]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cnt2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.366ns (71.661%)  route 0.145ns (28.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.639    -0.525    CLK
    SLICE_X32Y49         FDRE                                         r  cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cnt2_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.240    cnt2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.080 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.079    cnt2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.014 r  cnt2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.014    cnt2_reg[8]_i_1_n_5
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.843    -0.830    CLK
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[10]/C
                         clock pessimism              0.504    -0.326    
                         clock uncertainty            0.087    -0.239    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.134    cnt2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cnt2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.391ns (72.984%)  route 0.145ns (27.016%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.639    -0.525    CLK
    SLICE_X32Y49         FDRE                                         r  cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cnt2_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.240    cnt2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.080 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.079    cnt2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.011 r  cnt2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.011    cnt2_reg[8]_i_1_n_4
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.843    -0.830    CLK
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[11]/C
                         clock pessimism              0.504    -0.326    
                         clock uncertainty            0.087    -0.239    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.134    cnt2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cnt2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.391ns (72.984%)  route 0.145ns (27.016%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.639    -0.525    CLK
    SLICE_X32Y49         FDRE                                         r  cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cnt2_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.240    cnt2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.080 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.079    cnt2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.011 r  cnt2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.011    cnt2_reg[8]_i_1_n_6
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.843    -0.830    CLK
    SLICE_X32Y50         FDRE                                         r  cnt2_reg[9]/C
                         clock pessimism              0.504    -0.326    
                         clock uncertainty            0.087    -0.239    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105    -0.134    cnt2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cnt2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.394ns (73.134%)  route 0.145ns (26.866%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.639    -0.525    CLK
    SLICE_X32Y49         FDRE                                         r  cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cnt2_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.240    cnt2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.080 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.079    cnt2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.040    cnt2_reg[8]_i_1_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.014 r  cnt2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.014    cnt2_reg[12]_i_1_n_7
    SLICE_X32Y51         FDRE                                         r  cnt2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.843    -0.830    CLK
    SLICE_X32Y51         FDRE                                         r  cnt2_reg[12]/C
                         clock pessimism              0.504    -0.326    
                         clock uncertainty            0.087    -0.239    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105    -0.134    cnt2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 s/r_an_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_an_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.109%)  route 0.157ns (48.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.567    -0.597    s/clk_out1
    SLICE_X14Y80         FDRE                                         r  s/r_an_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  s/r_an_reg[4]/Q
                         net (fo=1, routed)           0.157    -0.276    w_an[4]
    SLICE_X13Y81         FDRE                                         r  r_an_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.837    -0.836    CLK
    SLICE_X13Y81         FDRE                                         r  r_an_reg[4]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.087    -0.495    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.066    -0.429    r_an_reg[4]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cnt2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.405ns (73.672%)  route 0.145ns (26.328%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.639    -0.525    CLK
    SLICE_X32Y49         FDRE                                         r  cnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cnt2_reg[6]/Q
                         net (fo=3, routed)           0.144    -0.240    cnt2_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.080 r  cnt2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.079    cnt2_reg[4]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.040 r  cnt2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.040    cnt2_reg[8]_i_1_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.025 r  cnt2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.025    cnt2_reg[12]_i_1_n_5
    SLICE_X32Y51         FDRE                                         r  cnt2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.843    -0.830    CLK
    SLICE_X32Y51         FDRE                                         r  cnt2_reg[14]/C
                         clock pessimism              0.504    -0.326    
                         clock uncertainty            0.087    -0.239    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105    -0.134    cnt2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.237%)  route 0.163ns (43.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.565    -0.599    CLK
    SLICE_X50Y54         FDRE                                         r  vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  vcnt_reg[5]/Q
                         net (fo=25, routed)          0.163    -0.273    vcnt[5]
    SLICE_X50Y54         LUT6 (Prop_lut6_I5_O)        0.045    -0.228 r  vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vcnt[5]_i_1_n_0
    SLICE_X50Y54         FDRE                                         r  vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=334, routed)         0.835    -0.838    CLK
    SLICE_X50Y54         FDRE                                         r  vcnt_reg[5]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.087    -0.512    
    SLICE_X50Y54         FDRE (Hold_fdre_C_D)         0.121    -0.391    vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.163    





