// Seed: 705492524
module module_0 (
    output tri  id_0
    , id_4,
    input  tri1 id_1,
    output tri0 id_2
);
  module_2 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1
  );
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    output tri1 id_2,
    output supply1 id_3,
    input wor id_4
);
  initial begin : LABEL_0
    id_1 = 1;
  end
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2
  );
endmodule
module module_2 (
    input tri1 id_0,
    input wand id_1,
    output tri0 id_2,
    output supply0 id_3,
    output tri0 id_4,
    input tri id_5,
    output supply0 id_6,
    input supply0 id_7
);
  assign id_2 = id_1 == id_5;
  assign module_0.id_0 = 0;
endmodule
