# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do game_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Project/Lab6 {C:/intelFPGA_lite/18.1/Project/Lab6/game.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:50 on Dec 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Project/Lab6" C:/intelFPGA_lite/18.1/Project/Lab6/game.v 
# -- Compiling module game
# 
# Top level modules:
# 	game
# End time: 21:46:51 on Dec 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Project/Lab6 {C:/intelFPGA_lite/18.1/Project/Lab6/room.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:51 on Dec 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Project/Lab6" C:/intelFPGA_lite/18.1/Project/Lab6/room.v 
# -- Compiling module room
# 
# Top level modules:
# 	room
# End time: 21:46:51 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Project/Lab6 {C:/intelFPGA_lite/18.1/Project/Lab6/sword.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:51 on Dec 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Project/Lab6" C:/intelFPGA_lite/18.1/Project/Lab6/sword.v 
# -- Compiling module sword
# 
# Top level modules:
# 	sword
# End time: 21:46:51 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Project/Lab6 {C:/intelFPGA_lite/18.1/Project/Lab6/die_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:51 on Dec 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Project/Lab6" C:/intelFPGA_lite/18.1/Project/Lab6/die_tb.v 
# -- Compiling module die_tb
# 
# Top level modules:
# 	die_tb
# End time: 21:46:51 on Dec 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  die_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" die_tb 
# Start time: 21:46:51 on Dec 02,2021
# Loading work.die_tb
# Loading work.game
# Loading work.sword
# Loading work.room
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: admin  Hostname: LAPTOP-980V3KUU  ProcessID: 7920
#           Attempting to use alternate WLF file "./wlftshg4j8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftshg4j8
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Module die_tb at C:/intelFPGA_lite/18.1/Project/Lab6/die_tb.v line 9
# End time: 21:47:21 on Dec 02,2021, Elapsed time: 0:00:30
# Errors: 0, Warnings: 2
