#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x558006b15820 .scope module, "parallel_perceptron_tb" "parallel_perceptron_tb" 2 5;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 64 "din"
    .port_info 3 /INPUT 128 "weight"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /INPUT 10 "bias"
    .port_info 6 /OUTPUT 8 "dout"
    .port_info 7 /OUTPUT 1 "dout_valid"
P_0x558006b572b0 .param/l "ACC_OUT_INT" 0 2 16, +C4<00000000000000000000000000001010>;
P_0x558006b572f0 .param/l "ACC_OUT_WIDTH" 0 2 15, +C4<00000000000000000000000000100000>;
P_0x558006b57330 .param/str "ACTIVATION_TYPE" 0 2 21, "relu";
P_0x558006b57370 .param/l "ACT_IN_INT" 0 2 23, +C4<00000000000000000000000000000100>;
P_0x558006b573b0 .param/l "ACT_IN_WIDTH" 0 2 22, +C4<00000000000000000000000000010000>;
P_0x558006b573f0 .param/l "ACT_OUT_INT" 0 2 25, +C4<00000000000000000000000000000100>;
P_0x558006b57430 .param/l "ACT_OUT_WIDTH" 0 2 24, +C4<00000000000000000000000000001000>;
P_0x558006b57470 .param/l "BIAS_INT" 0 2 19, +C4<00000000000000000000000000000100>;
P_0x558006b574b0 .param/l "BIAS_WIDTH" 0 2 18, +C4<00000000000000000000000000001010>;
P_0x558006b574f0 .param/l "DIN_INT" 0 2 9, +C4<00000000000000000000000000000001>;
P_0x558006b57530 .param/l "DIN_WIDTH" 0 2 8, +C4<00000000000000000000000000001000>;
P_0x558006b57570 .param/str "FILENAME" 0 2 26, "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/activation/sigmoid_hex.mem";
P_0x558006b575b0 .param/l "PARALLEL" 0 2 7, +C4<00000000000000000000000000001000>;
P_0x558006b575f0 .param/l "SUM_IN_INT" 0 2 14, +C4<00000000000000000000000000000010>;
P_0x558006b57630 .param/l "SUM_IN_WIDTH" 0 2 13, +C4<00000000000000000000000000010000>;
P_0x558006b57670 .param/l "WEIGHT_ADDRS" 0 2 10, +C4<00000000000000000000000001000000>;
P_0x558006b576b0 .param/l "WEIGHT_INT" 0 2 12, +C4<00000000000000000000000000000001>;
P_0x558006b576f0 .param/l "WEIGHT_WIDTH" 0 2 11, +C4<00000000000000000000000000010000>;
o0x7f68ea6445b8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x558006b86920_0 .net "bias", 9 0, o0x7f68ea6445b8;  0 drivers
o0x7f68ea644018 .functor BUFZ 1, C4<z>; HiZ drive
v0x558006b86a00_0 .net "clk", 0 0, o0x7f68ea644018;  0 drivers
o0x7f68ea647f18 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x558006b86ac0_0 .net/s "din", 63 0, o0x7f68ea647f18;  0 drivers
o0x7f68ea646688 .functor BUFZ 1, C4<z>; HiZ drive
v0x558006b86b60_0 .net "din_valid", 0 0, o0x7f68ea646688;  0 drivers
v0x558006b86c00_0 .net "dout", 7 0, L_0x558006b9e060;  1 drivers
v0x558006b86cf0_0 .net "dout_valid", 0 0, L_0x558006b9df30;  1 drivers
o0x7f68ea644b88 .functor BUFZ 1, C4<z>; HiZ drive
v0x558006b86d90_0 .net "rst", 0 0, o0x7f68ea644b88;  0 drivers
o0x7f68ea647f48 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x558006b86e30_0 .net/s "weight", 127 0, o0x7f68ea647f48;  0 drivers
S_0x558006b09d90 .scope module, "parallel_perceptron_inst" "parallel_perceptron" 2 61, 3 19 0, S_0x558006b15820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 64 "din"
    .port_info 3 /INPUT 128 "weight"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /INPUT 10 "bias"
    .port_info 6 /OUTPUT 8 "dout"
    .port_info 7 /OUTPUT 1 "dout_valid"
P_0x558006b57740 .param/l "ACC_OUT_INT" 0 3 30, +C4<00000000000000000000000000001010>;
P_0x558006b57780 .param/l "ACC_OUT_WIDTH" 0 3 29, +C4<00000000000000000000000000100000>;
P_0x558006b577c0 .param/str "ACTIVATION_TYPE" 0 3 37, "relu";
P_0x558006b57800 .param/l "ACT_IN_INT" 0 3 39, +C4<00000000000000000000000000000100>;
P_0x558006b57840 .param/l "ACT_IN_WIDTH" 0 3 38, +C4<00000000000000000000000000010000>;
P_0x558006b57880 .param/l "ACT_OUT_INT" 0 3 41, +C4<00000000000000000000000000000100>;
P_0x558006b578c0 .param/l "ACT_OUT_WIDTH" 0 3 40, +C4<00000000000000000000000000001000>;
P_0x558006b57900 .param/l "BIAS_INT" 0 3 34, +C4<00000000000000000000000000000100>;
P_0x558006b57940 .param/l "BIAS_POINT" 1 3 86, +C4<000000000000000000000000000000110>;
P_0x558006b57980 .param/l "BIAS_WIDTH" 0 3 33, +C4<00000000000000000000000000001010>;
P_0x558006b579c0 .param/l "DIN_INT" 0 3 23, +C4<00000000000000000000000000000001>;
P_0x558006b57a00 .param/l "DIN_WIDTH" 0 3 22, +C4<00000000000000000000000000001000>;
P_0x558006b57a40 .param/str "FILENAME" 0 3 42, "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/activation/sigmoid_hex.mem";
P_0x558006b57a80 .param/l "MACC_POINT" 1 3 85, +C4<000000000000000000000000000010110>;
P_0x558006b57ac0 .param/l "PARALLEL" 0 3 21, +C4<00000000000000000000000000001000>;
P_0x558006b57b00 .param/l "SUM_IN_INT" 0 3 28, +C4<00000000000000000000000000000010>;
P_0x558006b57b40 .param/l "SUM_IN_WIDTH" 0 3 27, +C4<00000000000000000000000000010000>;
P_0x558006b57b80 .param/l "WEIGHT_ADDRS" 0 3 24, +C4<00000000000000000000000001000000>;
P_0x558006b57bc0 .param/l "WEIGHT_INT" 0 3 26, +C4<00000000000000000000000000000001>;
P_0x558006b57c00 .param/l "WEIGHT_WIDTH" 0 3 25, +C4<00000000000000000000000000010000>;
L_0x558006b9dbe0 .functor BUFZ 33, v0x558006b85bc0_0, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_0x558006b9dca0 .functor BUFZ 1, v0x558006b85d00_0, C4<0>, C4<0>, C4<0>;
v0x558006b85920_0 .net "act_in", 15 0, L_0x558006b9dd60;  1 drivers
v0x558006b85a00_0 .net "act_valid", 0 0, L_0x558006b9de00;  1 drivers
v0x558006b85ac0_0 .net/s "add_out", 32 0, L_0x558006b9dbe0;  1 drivers
v0x558006b85bc0_0 .var/s "add_out_r", 32 0;
v0x558006b85c60_0 .net "add_out_valid", 0 0, L_0x558006b9dca0;  1 drivers
v0x558006b85d00_0 .var "add_out_valid_r", 0 0;
v0x558006b85da0_0 .net "bias", 9 0, o0x7f68ea6445b8;  alias, 0 drivers
v0x558006b85e90_0 .net/s "bias_align", 31 0, L_0x558006b9da80;  1 drivers
v0x558006b85f60_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b86090_0 .net/s "din", 63 0, o0x7f68ea647f18;  alias, 0 drivers
v0x558006b86130_0 .net "din_valid", 0 0, o0x7f68ea646688;  alias, 0 drivers
v0x558006b861d0_0 .net "dout", 7 0, L_0x558006b9e060;  alias, 1 drivers
v0x558006b862e0_0 .net "dout_valid", 0 0, L_0x558006b9df30;  alias, 1 drivers
v0x558006b863d0_0 .net/s "macc_dout", 31 0, L_0x558006b9d9a0;  1 drivers
v0x558006b864e0_0 .net "macc_dout_valid", 0 0, L_0x558006b9da10;  1 drivers
v0x558006b865d0_0 .net "rst", 0 0, o0x7f68ea644b88;  alias, 0 drivers
v0x558006b866c0_0 .net/s "weight", 127 0, o0x7f68ea647f48;  alias, 0 drivers
S_0x558006b0ded0 .scope module, "act_func_inst" "activation_function" 3 162, 4 8 0, S_0x558006b09d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 8 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x558006b25ed0 .param/str "ACTIVATION_TYPE" 0 4 13, "relu";
P_0x558006b25f10 .param/l "DIN_INT" 0 4 10, +C4<00000000000000000000000000000100>;
P_0x558006b25f50 .param/l "DIN_WIDTH" 0 4 9, +C4<00000000000000000000000000010000>;
P_0x558006b25f90 .param/l "DOUT_INT" 0 4 12, +C4<00000000000000000000000000000100>;
P_0x558006b25fd0 .param/l "DOUT_WIDTH" 0 4 11, +C4<00000000000000000000000000001000>;
P_0x558006b26010 .param/str "FILENAME" 0 4 14, "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/activation/sigmoid_hex.mem";
v0x558006b67480_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b67540_0 .net "din", 15 0, L_0x558006b9dd60;  alias, 1 drivers
v0x558006b675e0_0 .net "din_valid", 0 0, L_0x558006b9de00;  alias, 1 drivers
v0x558006b67680_0 .net "dout", 7 0, L_0x558006b9e060;  alias, 1 drivers
v0x558006b67720_0 .net "dout_valid", 0 0, L_0x558006b9df30;  alias, 1 drivers
S_0x558006b4dee0 .scope generate, "genblk3" "genblk3" 4 39, 4 39 0, S_0x558006b0ded0;
 .timescale -9 -12;
S_0x558006b11740 .scope module, "relu_inst" "relu" 4 45, 5 3 0, S_0x558006b4dee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 8 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x558006b37670 .param/l "DIN_INT" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x558006b376b0 .param/l "DIN_POINT" 1 5 15, +C4<000000000000000000000000000001100>;
P_0x558006b376f0 .param/l "DIN_WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x558006b37730 .param/l "DOUT_INT" 0 5 7, +C4<00000000000000000000000000000100>;
P_0x558006b37770 .param/l "DOUT_POINT" 1 5 16, +C4<000000000000000000000000000000100>;
P_0x558006b377b0 .param/l "DOUT_WIDTH" 0 5 6, +C4<00000000000000000000000000001000>;
L_0x558006b9df30 .functor BUFZ 1, v0x558006b533e0_0, C4<0>, C4<0>, C4<0>;
L_0x558006b9e060 .functor BUFZ 8, v0x558006b53110_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x558006b53480_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b4b1d0_0 .net/s "din", 15 0, L_0x558006b9dd60;  alias, 1 drivers
v0x558006b4cc20_0 .net "din_valid", 0 0, L_0x558006b9de00;  alias, 1 drivers
v0x558006b4ca90_0 .net/s "dout", 7 0, L_0x558006b9e060;  alias, 1 drivers
v0x558006b53110_0 .var/s "dout_r", 7 0;
v0x558006b53340_0 .net "dout_valid", 0 0, L_0x558006b9df30;  alias, 1 drivers
v0x558006b533e0_0 .var "valid_r", 0 0;
S_0x558006b34a70 .scope generate, "genblk3" "genblk3" 5 54, 5 54 0, S_0x558006b11740;
 .timescale -9 -12;
E_0x558006a5dae0 .event posedge, v0x558006b53480_0;
S_0x558006b67830 .scope module, "add_out_casting" "signed_cast" 3 146, 6 20 0, S_0x558006b09d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 33 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 16 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x558006b31660 .param/l "DIN_INT" 0 6 23, +C4<000000000000000000000000000001011>;
P_0x558006b316a0 .param/l "DIN_POINT" 1 6 34, +C4<0000000000000000000000000000010110>;
P_0x558006b316e0 .param/l "DIN_WIDTH" 0 6 22, +C4<000000000000000000000000000100001>;
P_0x558006b31720 .param/l "DOUT_INT" 0 6 25, +C4<00000000000000000000000000000100>;
P_0x558006b31760 .param/l "DOUT_POINT" 1 6 35, +C4<000000000000000000000000000001100>;
P_0x558006b317a0 .param/l "DOUT_WIDTH" 0 6 24, +C4<00000000000000000000000000010000>;
P_0x558006b317e0 .param/l "PARALLEL" 0 6 21, +C4<00000000000000000000000000000001>;
L_0x558006b9de00 .functor BUFZ 1, v0x558006b68d30_0, C4<0>, C4<0>, C4<0>;
v0x558006b684f0_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b685e0_0 .net "din", 32 0, L_0x558006b9dbe0;  alias, 1 drivers
v0x558006b686c0_0 .net "din_valid", 0 0, L_0x558006b9dca0;  alias, 1 drivers
v0x558006b68760_0 .net "dout", 15 0, L_0x558006b9dd60;  alias, 1 drivers
v0x558006b68870_0 .var "dout_frac", 11 0;
v0x558006b689a0_0 .var "dout_int", 3 0;
v0x558006b68a80_0 .net "dout_valid", 0 0, L_0x558006b9de00;  alias, 1 drivers
v0x558006b68b70_0 .var/i "i", 31 0;
v0x558006b68c50_0 .var/i "j", 31 0;
v0x558006b68d30_0 .var "valid_out", 0 0;
S_0x558006b67d70 .scope generate, "genblk1" "genblk1" 6 57, 6 57 0, S_0x558006b67830;
 .timescale -9 -12;
v0x558006b67f40_0 .var "debug", 1 0;
S_0x558006b68040 .scope generate, "genblk3" "genblk3" 6 97, 6 97 0, S_0x558006b67830;
 .timescale -9 -12;
S_0x558006b68230 .scope generate, "genblk5[0]" "genblk5[0]" 6 119, 6 119 0, S_0x558006b67830;
 .timescale -9 -12;
P_0x558006b68430 .param/l "k" 0 6 119, +C4<00>;
L_0x558006b9dd60 .concat [ 12 4 0 0], v0x558006b68870_0, v0x558006b689a0_0;
S_0x558006b68e90 .scope module, "bias_casting" "signed_cast" 3 104, 6 20 0, S_0x558006b09d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 32 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x558006b69010 .param/l "DIN_INT" 0 6 23, +C4<00000000000000000000000000000100>;
P_0x558006b69050 .param/l "DIN_POINT" 1 6 34, +C4<000000000000000000000000000000110>;
P_0x558006b69090 .param/l "DIN_WIDTH" 0 6 22, +C4<00000000000000000000000000001010>;
P_0x558006b690d0 .param/l "DOUT_INT" 0 6 25, +C4<00000000000000000000000000001010>;
P_0x558006b69110 .param/l "DOUT_POINT" 1 6 35, +C4<000000000000000000000000000010110>;
P_0x558006b69150 .param/l "DOUT_WIDTH" 0 6 24, +C4<00000000000000000000000000100000>;
P_0x558006b69190 .param/l "PARALLEL" 0 6 21, +C4<00000000000000000000000000000001>;
L_0x558006b9db70 .functor BUFZ 1, v0x558006b6a440_0, C4<0>, C4<0>, C4<0>;
v0x558006b69c80_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b69d20_0 .net "din", 9 0, o0x7f68ea6445b8;  alias, 0 drivers
L_0x7f68ea5fb2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x558006b69e00_0 .net "din_valid", 0 0, L_0x7f68ea5fb2a0;  1 drivers
v0x558006b69ed0_0 .net "dout", 31 0, L_0x558006b9da80;  alias, 1 drivers
v0x558006b69fb0_0 .var "dout_frac", 21 0;
v0x558006b6a0e0_0 .var "dout_int", 9 0;
v0x558006b6a1c0_0 .net "dout_valid", 0 0, L_0x558006b9db70;  1 drivers
v0x558006b6a280_0 .var/i "i", 31 0;
v0x558006b6a360_0 .var/i "j", 31 0;
v0x558006b6a440_0 .var "valid_out", 0 0;
S_0x558006b69530 .scope generate, "genblk2" "genblk2" 6 57, 6 57 0, S_0x558006b68e90;
 .timescale -9 -12;
S_0x558006b69700 .scope generate, "genblk4" "genblk4" 6 97, 6 97 0, S_0x558006b68e90;
 .timescale -9 -12;
P_0x558006b698f0 .param/l "FRAC_FILL" 1 6 108, +C4<0000000000000000000000000000010000>;
S_0x558006b699c0 .scope generate, "genblk5[0]" "genblk5[0]" 6 119, 6 119 0, S_0x558006b68e90;
 .timescale -9 -12;
P_0x558006b69bc0 .param/l "k" 0 6 119, +C4<00>;
L_0x558006b9da80 .concat [ 22 10 0 0], v0x558006b69fb0_0, v0x558006b6a0e0_0;
S_0x558006b6a5a0 .scope module, "parallel_macc_inst" "parallel_macc" 3 75, 7 15 0, S_0x558006b09d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 64 "din"
    .port_info 3 /INPUT 128 "weight"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 32 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x558006b6a720 .param/l "ACC_IN_INT" 1 7 143, +C4<0000000000000000000000000000000101>;
P_0x558006b6a760 .param/l "ACC_OUT_INT" 0 7 25, +C4<00000000000000000000000000001010>;
P_0x558006b6a7a0 .param/l "ACC_OUT_WIDTH" 0 7 24, +C4<00000000000000000000000000100000>;
P_0x558006b6a7e0 .param/l "DIN_INT" 0 7 18, +C4<00000000000000000000000000000001>;
P_0x558006b6a820 .param/l "DIN_POINT" 1 7 39, +C4<000000000000000000000000000000111>;
P_0x558006b6a860 .param/l "DIN_WIDTH" 0 7 17, +C4<00000000000000000000000000001000>;
P_0x558006b6a8a0 .param/l "MULT_INT" 1 7 43, +C4<00000000000000000000000000000000011>;
P_0x558006b6a8e0 .param/l "MULT_POINT" 1 7 42, +C4<0000000000000000000000000000010110>;
P_0x558006b6a920 .param/l "MULT_WIDTH" 1 7 41, +C4<0000000000000000000000000000011001>;
P_0x558006b6a960 .param/l "PARALLEL" 0 7 16, +C4<00000000000000000000000000001000>;
P_0x558006b6a9a0 .param/l "SUM_IN_INT" 0 7 23, +C4<00000000000000000000000000000010>;
P_0x558006b6a9e0 .param/l "SUM_IN_POINT" 1 7 69, +C4<000000000000000000000000000001110>;
P_0x558006b6aa20 .param/l "SUM_IN_WIDTH" 0 7 22, +C4<00000000000000000000000000010000>;
P_0x558006b6aa60 .param/l "WEIGHT_ADDRS" 0 7 19, +C4<00000000000000000000000001000000>;
P_0x558006b6aaa0 .param/l "WEIGHT_INT" 0 7 21, +C4<00000000000000000000000000000001>;
P_0x558006b6aae0 .param/l "WEIGHT_POINT" 1 7 40, +C4<000000000000000000000000000001111>;
P_0x558006b6ab20 .param/l "WEIGHT_WIDTH" 0 7 20, +C4<00000000000000000000000000010000>;
L_0x558006b8c6e0 .functor BUFZ 1, v0x558006b84910_0, C4<0>, C4<0>, C4<0>;
L_0x558006b9ce80 .functor AND 1, L_0x558006b9ca20, L_0x558006b9cd10, C4<1>, C4<1>;
L_0x558006b9d5c0 .functor AND 1, L_0x558006b9d1b0, L_0x558006b9d480, C4<1>, C4<1>;
L_0x7f68ea5fb060 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x558006b837b0_0 .net/2u *"_s10", 31 0, L_0x7f68ea5fb060;  1 drivers
v0x558006b838b0_0 .net *"_s12", 0 0, L_0x558006b9ca20;  1 drivers
v0x558006b83970_0 .net *"_s14", 31 0, L_0x558006b9cb90;  1 drivers
L_0x7f68ea5fb0a8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558006b83a60_0 .net *"_s17", 24 0, L_0x7f68ea5fb0a8;  1 drivers
L_0x7f68ea5fb0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558006b83b40_0 .net/2u *"_s18", 31 0, L_0x7f68ea5fb0f0;  1 drivers
v0x558006b83c70_0 .net *"_s20", 0 0, L_0x558006b9cd10;  1 drivers
v0x558006b83d30_0 .net *"_s24", 31 0, L_0x558006b9cfe0;  1 drivers
L_0x7f68ea5fb138 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558006b83e10_0 .net *"_s27", 24 0, L_0x7f68ea5fb138;  1 drivers
L_0x7f68ea5fb180 .functor BUFT 1, C4<00000000000000000000000000111110>, C4<0>, C4<0>, C4<0>;
v0x558006b83ef0_0 .net/2u *"_s28", 31 0, L_0x7f68ea5fb180;  1 drivers
v0x558006b83fd0_0 .net *"_s30", 0 0, L_0x558006b9d1b0;  1 drivers
v0x558006b84090_0 .net *"_s32", 31 0, L_0x558006b9d2f0;  1 drivers
L_0x7f68ea5fb1c8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558006b84170_0 .net *"_s35", 24 0, L_0x7f68ea5fb1c8;  1 drivers
L_0x7f68ea5fb210 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x558006b84250_0 .net/2u *"_s36", 31 0, L_0x7f68ea5fb210;  1 drivers
v0x558006b84330_0 .net *"_s38", 0 0, L_0x558006b9d480;  1 drivers
v0x558006b843f0_0 .net *"_s6", 31 0, L_0x558006b8c860;  1 drivers
L_0x7f68ea5fb018 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558006b844d0_0 .net *"_s9", 24 0, L_0x7f68ea5fb018;  1 drivers
v0x558006b845b0_0 .net/s "acc_din", 18 0, v0x558006b84780_0;  1 drivers
v0x558006b84780_0 .var/s "acc_din_r", 18 0;
v0x558006b84840_0 .net "acc_din_valid", 0 0, L_0x558006b8c6e0;  1 drivers
v0x558006b84910_0 .var "acc_din_valid_r", 0 0;
v0x558006b849b0_0 .net "acc_eof", 0 0, L_0x558006b9d5c0;  1 drivers
v0x558006b84a80_0 .net "acc_sof", 0 0, L_0x558006b9ce80;  1 drivers
v0x558006b84b50_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b84bf0_0 .net/s "din", 63 0, o0x7f68ea647f18;  alias, 0 drivers
v0x558006b84cc0_0 .net "din_valid", 0 0, o0x7f68ea646688;  alias, 0 drivers
v0x558006b84d60_0 .net/s "dout", 31 0, L_0x558006b9d9a0;  alias, 1 drivers
v0x558006b84e30_0 .net "dout_valid", 0 0, L_0x558006b9da10;  alias, 1 drivers
v0x558006b84f00_0 .net/s "mult_out", 199 0, L_0x558006b88f10;  1 drivers
v0x558006b84fa0_0 .net "mult_valid", 7 0, L_0x558006b89140;  1 drivers
v0x558006b85040_0 .net "rst", 0 0, o0x7f68ea644b88;  alias, 0 drivers
v0x558006b85110_0 .net "sum_in", 127 0, L_0x558006b8a8b0;  1 drivers
v0x558006b851b0_0 .net "sum_in_valid", 0 0, L_0x558006b8a400;  1 drivers
v0x558006b852a0_0 .net/s "sum_out", 18 0, L_0x558006b8c290;  1 drivers
v0x558006b85550_0 .net "sum_out_valid", 0 0, L_0x558006b8c640;  1 drivers
v0x558006b855f0_0 .net/s "weight", 127 0, o0x7f68ea647f48;  alias, 0 drivers
v0x558006b856c0_0 .var "weight_addr", 6 0;
v0x558006b85760_0 .var "weight_r", 6 0;
L_0x558006b8b100 .part L_0x558006b89140, 0, 1;
L_0x558006b8c860 .concat [ 7 25 0 0], v0x558006b85760_0, L_0x7f68ea5fb018;
L_0x558006b9ca20 .cmp/eq 32, L_0x558006b8c860, L_0x7f68ea5fb060;
L_0x558006b9cb90 .concat [ 7 25 0 0], v0x558006b856c0_0, L_0x7f68ea5fb0a8;
L_0x558006b9cd10 .cmp/eq 32, L_0x558006b9cb90, L_0x7f68ea5fb0f0;
L_0x558006b9cfe0 .concat [ 7 25 0 0], v0x558006b85760_0, L_0x7f68ea5fb138;
L_0x558006b9d1b0 .cmp/eq 32, L_0x558006b9cfe0, L_0x7f68ea5fb180;
L_0x558006b9d2f0 .concat [ 7 25 0 0], v0x558006b856c0_0, L_0x7f68ea5fb1c8;
L_0x558006b9d480 .cmp/eq 32, L_0x558006b9d2f0, L_0x7f68ea5fb210;
S_0x558006b6b460 .scope module, "acc_inst" "acc" 7 150, 8 10 0, S_0x558006b6a5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 19 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /INPUT 1 "din_sof"
    .port_info 5 /INPUT 1 "din_eof"
    .port_info 6 /OUTPUT 32 "dout"
    .port_info 7 /OUTPUT 1 "dout_valid"
P_0x558006b39f10 .param/l "DIN_INT" 0 8 12, +C4<0000000000000000000000000000000101>;
P_0x558006b39f50 .param/l "DIN_POINT" 1 8 26, +C4<00000000000000000000000000000001110>;
P_0x558006b39f90 .param/l "DIN_WIDTH" 0 8 11, +C4<000000000000000000000000000010011>;
P_0x558006b39fd0 .param/l "DOUT_INT" 0 8 14, +C4<00000000000000000000000000001010>;
P_0x558006b3a010 .param/l "DOUT_POINT" 1 8 27, +C4<000000000000000000000000000010110>;
P_0x558006b3a050 .param/l "DOUT_WIDTH" 0 8 13, +C4<00000000000000000000000000100000>;
L_0x558006b9d9a0 .functor BUFZ 32, v0x558006b6c600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558006b9da10 .functor BUFZ 1, v0x558006b6ce10_0, C4<0>, C4<0>, C4<0>;
v0x558006b6be90_0 .var/s "acc_mem", 31 0;
v0x558006b6bf90_0 .var/s "acc_mem_r", 31 0;
v0x558006b6c070_0 .net/s "align_din", 31 0, L_0x558006b9d8b0;  1 drivers
v0x558006b6c160_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b6c200_0 .net/s "din", 18 0, v0x558006b84780_0;  alias, 1 drivers
v0x558006b6c2e0_0 .net "din_eof", 0 0, L_0x558006b9d5c0;  alias, 1 drivers
v0x558006b6c3a0_0 .net "din_sof", 0 0, L_0x558006b9ce80;  alias, 1 drivers
v0x558006b6c460_0 .net "din_valid", 0 0, L_0x558006b8c6e0;  alias, 1 drivers
v0x558006b6c520_0 .net/s "dout", 31 0, L_0x558006b9d9a0;  alias, 1 drivers
v0x558006b6c600_0 .var/s "dout_r", 31 0;
v0x558006b6c6e0_0 .net "dout_valid", 0 0, L_0x558006b9da10;  alias, 1 drivers
v0x558006b6c7a0_0 .var "flag", 1 0;
v0x558006b6c880_0 .var "prev_sign_acc", 0 0;
v0x558006b6c940_0 .var "prev_sign_din", 0 0;
v0x558006b6ca00_0 .var "prev_sof", 0 0;
v0x558006b6cac0_0 .net "rst", 0 0, o0x7f68ea644b88;  alias, 0 drivers
v0x558006b6cb80_0 .var "valid", 0 0;
v0x558006b6cd50_0 .var "valid_r", 0 0;
v0x558006b6ce10_0 .var "valid_rr", 0 0;
S_0x558006b6ba70 .scope generate, "genblk1" "genblk1" 8 34, 8 34 0, S_0x558006b6b460;
 .timescale -9 -12;
v0x558006b6ae90_0 .net/s *"_s0", 31 0, L_0x558006b9d720;  1 drivers
v0x558006b6bcc0_0 .net *"_s4", 23 0, L_0x558006b9d7c0;  1 drivers
L_0x7f68ea5fb258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x558006b6bda0_0 .net *"_s6", 7 0, L_0x7f68ea5fb258;  1 drivers
L_0x558006b9d720 .extend/s 32, v0x558006b84780_0;
L_0x558006b9d7c0 .part L_0x558006b9d720, 0, 24;
L_0x558006b9d8b0 .concat [ 8 24 0 0], L_0x7f68ea5fb258, L_0x558006b9d7c0;
S_0x558006b6cfd0 .scope module, "adder_tree_inst" "adder_tree" 7 96, 9 9 0, S_0x558006b6a5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 128 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 19 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x558006b54690 .param/l "DATA_WIDTH" 0 9 10, +C4<00000000000000000000000000010000>;
P_0x558006b546d0 .param/l "PARALLEL" 0 9 11, +C4<00000000000000000000000000001000>;
v0x558006b74690_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b74750_0 .var "delay_valid", 2 0;
v0x558006b74830_0 .net "din", 127 0, L_0x558006b8a8b0;  alias, 1 drivers
v0x558006b748d0_0 .net "dout", 18 0, L_0x558006b8c290;  alias, 1 drivers
v0x558006b74970_0 .net "in_valid", 0 0, L_0x558006b8a400;  alias, 1 drivers
v0x558006b74a80_0 .net "out_valid", 0 0, L_0x558006b8c640;  alias, 1 drivers
L_0x558006b8c640 .part v0x558006b74750_0, 2, 1;
S_0x558006b6d300 .scope generate, "genblk2" "genblk2" 9 20, 9 20 0, S_0x558006b6cfd0;
 .timescale -9 -12;
P_0x558006b6d4d0 .param/l "NEXT_ITER" 1 9 29, +C4<000000000000000000000000000000100>;
v0x558006b745b0_0 .net "result", 67 0, L_0x558006b8ba30;  1 drivers
S_0x558006b6d5a0 .scope module, "add_pairs_inst" "add_pairs" 9 34, 9 76 0, S_0x558006b6d300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 128 "din"
    .port_info 2 /OUTPUT 68 "dout"
P_0x558006b6d790 .param/l "DATA_WIDTH" 0 9 77, +C4<00000000000000000000000000010000>;
P_0x558006b6d7d0 .param/l "OUT_WIDTH" 1 9 84, +C4<000000000000000000000000000000100>;
P_0x558006b6d810 .param/l "STAGE_N" 0 9 78, +C4<00000000000000000000000000001000>;
v0x558006b70600_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b706c0_0 .net "din", 127 0, L_0x558006b8a8b0;  alias, 1 drivers
v0x558006b707a0_0 .net "dout", 67 0, L_0x558006b8ba30;  alias, 1 drivers
L_0x558006b8b210 .part L_0x558006b8a8b0, 0, 16;
L_0x558006b8b2b0 .part L_0x558006b8a8b0, 16, 16;
L_0x558006b8b3c0 .part L_0x558006b8a8b0, 32, 16;
L_0x558006b8b460 .part L_0x558006b8a8b0, 48, 16;
L_0x558006b8b680 .part L_0x558006b8a8b0, 64, 16;
L_0x558006b8b720 .part L_0x558006b8a8b0, 80, 16;
L_0x558006b8b870 .part L_0x558006b8a8b0, 96, 16;
L_0x558006b8b910 .part L_0x558006b8a8b0, 112, 16;
L_0x558006b8ba30 .concat8 [ 17 17 17 17], v0x558006b6e380_0, v0x558006b6ee10_0, v0x558006b6f8b0_0, v0x558006b70450_0;
S_0x558006b6da50 .scope generate, "genblk1[0]" "genblk1[0]" 9 87, 9 87 0, S_0x558006b6d5a0;
 .timescale -9 -12;
P_0x558006b6dc60 .param/l "i" 0 9 87, +C4<00>;
S_0x558006b6dd40 .scope module, "add_inst" "signed_adder" 9 88, 9 60 0, S_0x558006b6da50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /OUTPUT 17 "dout"
P_0x558006b6df10 .param/l "DATA_WIDTH" 0 9 61, +C4<00000000000000000000000000010000>;
v0x558006b6e010_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b6e0d0_0 .net/s "din1", 15 0, L_0x558006b8b210;  1 drivers
v0x558006b6e1b0_0 .net/s "din2", 15 0, L_0x558006b8b2b0;  1 drivers
v0x558006b6e2a0_0 .net/s "dout", 16 0, v0x558006b6e380_0;  1 drivers
v0x558006b6e380_0 .var "dout_r", 16 0;
S_0x558006b6e530 .scope generate, "genblk1[1]" "genblk1[1]" 9 87, 9 87 0, S_0x558006b6d5a0;
 .timescale -9 -12;
P_0x558006b6e740 .param/l "i" 0 9 87, +C4<01>;
S_0x558006b6e800 .scope module, "add_inst" "signed_adder" 9 88, 9 60 0, S_0x558006b6e530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /OUTPUT 17 "dout"
P_0x558006b6e9d0 .param/l "DATA_WIDTH" 0 9 61, +C4<00000000000000000000000000010000>;
v0x558006b6eaa0_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b6eb60_0 .net/s "din1", 15 0, L_0x558006b8b3c0;  1 drivers
v0x558006b6ec40_0 .net/s "din2", 15 0, L_0x558006b8b460;  1 drivers
v0x558006b6ed30_0 .net/s "dout", 16 0, v0x558006b6ee10_0;  1 drivers
v0x558006b6ee10_0 .var "dout_r", 16 0;
S_0x558006b6efc0 .scope generate, "genblk1[2]" "genblk1[2]" 9 87, 9 87 0, S_0x558006b6d5a0;
 .timescale -9 -12;
P_0x558006b6f1b0 .param/l "i" 0 9 87, +C4<010>;
S_0x558006b6f270 .scope module, "add_inst" "signed_adder" 9 88, 9 60 0, S_0x558006b6efc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /OUTPUT 17 "dout"
P_0x558006b6f440 .param/l "DATA_WIDTH" 0 9 61, +C4<00000000000000000000000000010000>;
v0x558006b6f540_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b6f600_0 .net/s "din1", 15 0, L_0x558006b8b680;  1 drivers
v0x558006b6f6e0_0 .net/s "din2", 15 0, L_0x558006b8b720;  1 drivers
v0x558006b6f7d0_0 .net/s "dout", 16 0, v0x558006b6f8b0_0;  1 drivers
v0x558006b6f8b0_0 .var "dout_r", 16 0;
S_0x558006b6fa60 .scope generate, "genblk1[3]" "genblk1[3]" 9 87, 9 87 0, S_0x558006b6d5a0;
 .timescale -9 -12;
P_0x558006b6fc50 .param/l "i" 0 9 87, +C4<011>;
S_0x558006b6fd30 .scope module, "add_inst" "signed_adder" 9 88, 9 60 0, S_0x558006b6fa60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /OUTPUT 17 "dout"
P_0x558006b6ff00 .param/l "DATA_WIDTH" 0 9 61, +C4<00000000000000000000000000010000>;
v0x558006b6ffd0_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b701a0_0 .net/s "din1", 15 0, L_0x558006b8b870;  1 drivers
v0x558006b70280_0 .net/s "din2", 15 0, L_0x558006b8b910;  1 drivers
v0x558006b70370_0 .net/s "dout", 16 0, v0x558006b70450_0;  1 drivers
v0x558006b70450_0 .var "dout_r", 16 0;
S_0x558006b708e0 .scope module, "adder_tree_inst" "adder_tree" 9 40, 9 9 0, S_0x558006b6d300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 68 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 19 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x558006b54a90 .param/l "DATA_WIDTH" 0 9 10, +C4<000000000000000000000000000010001>;
P_0x558006b54ad0 .param/l "PARALLEL" 0 9 11, +C4<000000000000000000000000000000100>;
v0x558006b73fa0_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b74060_0 .var "delay_valid", 1 0;
v0x558006b74140_0 .net "din", 67 0, L_0x558006b8ba30;  alias, 1 drivers
v0x558006b74230_0 .net "dout", 18 0, L_0x558006b8c290;  alias, 1 drivers
o0x7f68ea645ba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x558006b74340_0 .net "in_valid", 0 0, o0x7f68ea645ba8;  0 drivers
v0x558006b74450_0 .net "out_valid", 0 0, L_0x558006b8c540;  1 drivers
L_0x558006b8c540 .part v0x558006b74060_0, 1, 1;
S_0x558006b70be0 .scope generate, "genblk2" "genblk2" 9 20, 9 20 0, S_0x558006b708e0;
 .timescale -9 -12;
P_0x558006b70db0 .param/l "NEXT_ITER" 1 9 29, +C4<0000000000000000000000000000000010>;
v0x558006b73e70_0 .net "result", 35 0, L_0x558006b8c150;  1 drivers
S_0x558006b70e80 .scope module, "add_pairs_inst" "add_pairs" 9 34, 9 76 0, S_0x558006b70be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 68 "din"
    .port_info 2 /OUTPUT 36 "dout"
P_0x558006b71070 .param/l "DATA_WIDTH" 0 9 77, +C4<000000000000000000000000000010001>;
P_0x558006b710b0 .param/l "OUT_WIDTH" 1 9 84, +C4<0000000000000000000000000000000010>;
P_0x558006b710f0 .param/l "STAGE_N" 0 9 78, +C4<000000000000000000000000000000100>;
v0x558006b728a0_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b72960_0 .net "din", 67 0, L_0x558006b8ba30;  alias, 1 drivers
v0x558006b72a20_0 .net "dout", 35 0, L_0x558006b8c150;  alias, 1 drivers
L_0x558006b8bc60 .part L_0x558006b8ba30, 0, 17;
L_0x558006b8bd00 .part L_0x558006b8ba30, 17, 17;
L_0x558006b8be70 .part L_0x558006b8ba30, 34, 17;
L_0x558006b8bf40 .part L_0x558006b8ba30, 51, 17;
L_0x558006b8c150 .concat8 [ 18 18 0 0], v0x558006b71c60_0, v0x558006b726f0_0;
S_0x558006b71330 .scope generate, "genblk1[0]" "genblk1[0]" 9 87, 9 87 0, S_0x558006b70e80;
 .timescale -9 -12;
P_0x558006b71540 .param/l "i" 0 9 87, +C4<00>;
S_0x558006b71620 .scope module, "add_inst" "signed_adder" 9 88, 9 60 0, S_0x558006b71330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 17 "din1"
    .port_info 2 /INPUT 17 "din2"
    .port_info 3 /OUTPUT 18 "dout"
P_0x558006b717f0 .param/l "DATA_WIDTH" 0 9 61, +C4<000000000000000000000000000010001>;
v0x558006b718f0_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b719b0_0 .net/s "din1", 16 0, L_0x558006b8bc60;  1 drivers
v0x558006b71a90_0 .net/s "din2", 16 0, L_0x558006b8bd00;  1 drivers
v0x558006b71b80_0 .net/s "dout", 17 0, v0x558006b71c60_0;  1 drivers
v0x558006b71c60_0 .var "dout_r", 17 0;
S_0x558006b71e10 .scope generate, "genblk1[1]" "genblk1[1]" 9 87, 9 87 0, S_0x558006b70e80;
 .timescale -9 -12;
P_0x558006b72020 .param/l "i" 0 9 87, +C4<01>;
S_0x558006b720e0 .scope module, "add_inst" "signed_adder" 9 88, 9 60 0, S_0x558006b71e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 17 "din1"
    .port_info 2 /INPUT 17 "din2"
    .port_info 3 /OUTPUT 18 "dout"
P_0x558006b722b0 .param/l "DATA_WIDTH" 0 9 61, +C4<000000000000000000000000000010001>;
v0x558006b72380_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b72440_0 .net/s "din1", 16 0, L_0x558006b8be70;  1 drivers
v0x558006b72520_0 .net/s "din2", 16 0, L_0x558006b8bf40;  1 drivers
v0x558006b72610_0 .net/s "dout", 17 0, v0x558006b726f0_0;  1 drivers
v0x558006b726f0_0 .var "dout_r", 17 0;
S_0x558006b72b70 .scope module, "adder_tree_inst" "adder_tree" 9 40, 9 9 0, S_0x558006b70be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 36 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 19 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x558006b6d1c0 .param/l "DATA_WIDTH" 0 9 10, +C4<0000000000000000000000000000010010>;
P_0x558006b6d200 .param/l "PARALLEL" 0 9 11, +C4<0000000000000000000000000000000010>;
L_0x558006b8c470 .functor BUFZ 1, v0x558006b739a0_0, C4<0>, C4<0>, C4<0>;
v0x558006b738e0_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b739a0_0 .var "delay_valid", 0 0;
v0x558006b73a80_0 .net "din", 35 0, L_0x558006b8c150;  alias, 1 drivers
v0x558006b73b50_0 .net "dout", 18 0, L_0x558006b8c290;  alias, 1 drivers
o0x7f68ea645a28 .functor BUFZ 1, C4<z>; HiZ drive
v0x558006b73c20_0 .net "in_valid", 0 0, o0x7f68ea645a28;  0 drivers
v0x558006b73d10_0 .net "out_valid", 0 0, L_0x558006b8c470;  1 drivers
L_0x558006b8c300 .part L_0x558006b8c150, 0, 18;
L_0x558006b8c3a0 .part L_0x558006b8c150, 18, 18;
S_0x558006b72f00 .scope generate, "genblk1" "genblk1" 9 20, 9 20 0, S_0x558006b72b70;
 .timescale -9 -12;
S_0x558006b730d0 .scope module, "sign_adder_inst" "signed_adder" 9 21, 9 60 0, S_0x558006b72f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 18 "din1"
    .port_info 2 /INPUT 18 "din2"
    .port_info 3 /OUTPUT 19 "dout"
P_0x558006b732c0 .param/l "DATA_WIDTH" 0 9 61, +C4<0000000000000000000000000000010010>;
L_0x558006b8c290 .functor BUFZ 19, v0x558006b73730_0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
v0x558006b733c0_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b73480_0 .net/s "din1", 17 0, L_0x558006b8c300;  1 drivers
v0x558006b73560_0 .net/s "din2", 17 0, L_0x558006b8c3a0;  1 drivers
v0x558006b73650_0 .net/s "dout", 18 0, L_0x558006b8c290;  alias, 1 drivers
v0x558006b73730_0 .var "dout_r", 18 0;
S_0x558006b74be0 .scope module, "mult_cast_inst" "signed_cast" 7 80, 6 20 0, S_0x558006b6a5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 200 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 128 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x558006b74db0 .param/l "DIN_INT" 0 6 23, +C4<00000000000000000000000000000000011>;
P_0x558006b74df0 .param/l "DIN_POINT" 1 6 34, +C4<000000000000000000000000000000010110>;
P_0x558006b74e30 .param/l "DIN_WIDTH" 0 6 22, +C4<0000000000000000000000000000011001>;
P_0x558006b74e70 .param/l "DOUT_INT" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x558006b74eb0 .param/l "DOUT_POINT" 1 6 35, +C4<000000000000000000000000000001110>;
P_0x558006b74ef0 .param/l "DOUT_WIDTH" 0 6 24, +C4<00000000000000000000000000010000>;
P_0x558006b74f30 .param/l "PARALLEL" 0 6 21, +C4<00000000000000000000000000001000>;
L_0x558006b8a400 .functor BUFZ 1, v0x558006b78c30_0, C4<0>, C4<0>, C4<0>;
v0x558006b783d0_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b78490_0 .net "din", 199 0, L_0x558006b88f10;  alias, 1 drivers
v0x558006b78570_0 .net "din_valid", 0 0, L_0x558006b8b100;  1 drivers
v0x558006b78640_0 .net "dout", 127 0, L_0x558006b8a8b0;  alias, 1 drivers
v0x558006b78750_0 .var "dout_frac", 111 0;
v0x558006b78880_0 .var "dout_int", 15 0;
v0x558006b78960_0 .net "dout_valid", 0 0, L_0x558006b8a400;  alias, 1 drivers
v0x558006b78a00_0 .var/i "i", 31 0;
v0x558006b78ac0_0 .var/i "j", 31 0;
v0x558006b78c30_0 .var "valid_out", 0 0;
L_0x558006b895a0 .part v0x558006b78880_0, 0, 2;
L_0x558006b89640 .part v0x558006b78750_0, 0, 14;
L_0x558006b89820 .part v0x558006b78880_0, 2, 2;
L_0x558006b89910 .part v0x558006b78750_0, 14, 14;
L_0x558006b89b40 .part v0x558006b78880_0, 4, 2;
L_0x558006b89be0 .part v0x558006b78750_0, 28, 14;
L_0x558006b89e00 .part v0x558006b78880_0, 6, 2;
L_0x558006b89ea0 .part v0x558006b78750_0, 42, 14;
L_0x558006b8a030 .part v0x558006b78880_0, 8, 2;
L_0x558006b8a0d0 .part v0x558006b78750_0, 56, 14;
L_0x558006b8a2c0 .part v0x558006b78880_0, 10, 2;
L_0x558006b8a360 .part v0x558006b78750_0, 70, 14;
L_0x558006b8a5b0 .part v0x558006b78880_0, 12, 2;
L_0x558006b8a650 .part v0x558006b78750_0, 84, 14;
LS_0x558006b8a8b0_0_0 .concat8 [ 16 16 16 16], L_0x558006b896e0, L_0x558006b89a00, L_0x558006b89cc0, L_0x558006b89f90;
LS_0x558006b8a8b0_0_4 .concat8 [ 16 16 16 16], L_0x558006b8a1d0, L_0x558006b8a470, L_0x558006b8a770, L_0x558006b8af70;
L_0x558006b8a8b0 .concat8 [ 64 64 0 0], LS_0x558006b8a8b0_0_0, LS_0x558006b8a8b0_0_4;
L_0x558006b8ab80 .part v0x558006b78880_0, 14, 2;
L_0x558006b8adc0 .part v0x558006b78750_0, 98, 14;
S_0x558006b753f0 .scope generate, "genblk1" "genblk1" 6 57, 6 57 0, S_0x558006b74be0;
 .timescale -9 -12;
v0x558006b74fd0_0 .var "debug", 15 0;
S_0x558006b75620 .scope generate, "genblk3" "genblk3" 6 97, 6 97 0, S_0x558006b74be0;
 .timescale -9 -12;
S_0x558006b75810 .scope generate, "genblk5[0]" "genblk5[0]" 6 119, 6 119 0, S_0x558006b74be0;
 .timescale -9 -12;
P_0x558006b75a10 .param/l "k" 0 6 119, +C4<00>;
v0x558006b75ad0_0 .net *"_s0", 1 0, L_0x558006b895a0;  1 drivers
v0x558006b75bb0_0 .net *"_s1", 13 0, L_0x558006b89640;  1 drivers
v0x558006b75c90_0 .net *"_s2", 15 0, L_0x558006b896e0;  1 drivers
L_0x558006b896e0 .concat [ 14 2 0 0], L_0x558006b89640, L_0x558006b895a0;
S_0x558006b75d80 .scope generate, "genblk5[1]" "genblk5[1]" 6 119, 6 119 0, S_0x558006b74be0;
 .timescale -9 -12;
P_0x558006b75f70 .param/l "k" 0 6 119, +C4<01>;
v0x558006b76050_0 .net *"_s0", 1 0, L_0x558006b89820;  1 drivers
v0x558006b76130_0 .net *"_s1", 13 0, L_0x558006b89910;  1 drivers
v0x558006b76210_0 .net *"_s2", 15 0, L_0x558006b89a00;  1 drivers
L_0x558006b89a00 .concat [ 14 2 0 0], L_0x558006b89910, L_0x558006b89820;
S_0x558006b76300 .scope generate, "genblk5[2]" "genblk5[2]" 6 119, 6 119 0, S_0x558006b74be0;
 .timescale -9 -12;
P_0x558006b76540 .param/l "k" 0 6 119, +C4<010>;
v0x558006b76620_0 .net *"_s0", 1 0, L_0x558006b89b40;  1 drivers
v0x558006b76700_0 .net *"_s1", 13 0, L_0x558006b89be0;  1 drivers
v0x558006b767e0_0 .net *"_s2", 15 0, L_0x558006b89cc0;  1 drivers
L_0x558006b89cc0 .concat [ 14 2 0 0], L_0x558006b89be0, L_0x558006b89b40;
S_0x558006b768a0 .scope generate, "genblk5[3]" "genblk5[3]" 6 119, 6 119 0, S_0x558006b74be0;
 .timescale -9 -12;
P_0x558006b76a90 .param/l "k" 0 6 119, +C4<011>;
v0x558006b76b70_0 .net *"_s0", 1 0, L_0x558006b89e00;  1 drivers
v0x558006b76c50_0 .net *"_s1", 13 0, L_0x558006b89ea0;  1 drivers
v0x558006b76d30_0 .net *"_s2", 15 0, L_0x558006b89f90;  1 drivers
L_0x558006b89f90 .concat [ 14 2 0 0], L_0x558006b89ea0, L_0x558006b89e00;
S_0x558006b76e20 .scope generate, "genblk5[4]" "genblk5[4]" 6 119, 6 119 0, S_0x558006b74be0;
 .timescale -9 -12;
P_0x558006b77010 .param/l "k" 0 6 119, +C4<0100>;
v0x558006b770f0_0 .net *"_s0", 1 0, L_0x558006b8a030;  1 drivers
v0x558006b771d0_0 .net *"_s1", 13 0, L_0x558006b8a0d0;  1 drivers
v0x558006b772b0_0 .net *"_s2", 15 0, L_0x558006b8a1d0;  1 drivers
L_0x558006b8a1d0 .concat [ 14 2 0 0], L_0x558006b8a0d0, L_0x558006b8a030;
S_0x558006b773a0 .scope generate, "genblk5[5]" "genblk5[5]" 6 119, 6 119 0, S_0x558006b74be0;
 .timescale -9 -12;
P_0x558006b77590 .param/l "k" 0 6 119, +C4<0101>;
v0x558006b77670_0 .net *"_s0", 1 0, L_0x558006b8a2c0;  1 drivers
v0x558006b77750_0 .net *"_s1", 13 0, L_0x558006b8a360;  1 drivers
v0x558006b77830_0 .net *"_s2", 15 0, L_0x558006b8a470;  1 drivers
L_0x558006b8a470 .concat [ 14 2 0 0], L_0x558006b8a360, L_0x558006b8a2c0;
S_0x558006b77920 .scope generate, "genblk5[6]" "genblk5[6]" 6 119, 6 119 0, S_0x558006b74be0;
 .timescale -9 -12;
P_0x558006b764f0 .param/l "k" 0 6 119, +C4<0110>;
v0x558006b77ba0_0 .net *"_s0", 1 0, L_0x558006b8a5b0;  1 drivers
v0x558006b77c80_0 .net *"_s1", 13 0, L_0x558006b8a650;  1 drivers
v0x558006b77d60_0 .net *"_s2", 15 0, L_0x558006b8a770;  1 drivers
L_0x558006b8a770 .concat [ 14 2 0 0], L_0x558006b8a650, L_0x558006b8a5b0;
S_0x558006b77e50 .scope generate, "genblk5[7]" "genblk5[7]" 6 119, 6 119 0, S_0x558006b74be0;
 .timescale -9 -12;
P_0x558006b78040 .param/l "k" 0 6 119, +C4<0111>;
v0x558006b78120_0 .net *"_s0", 1 0, L_0x558006b8ab80;  1 drivers
v0x558006b78200_0 .net *"_s1", 13 0, L_0x558006b8adc0;  1 drivers
v0x558006b782e0_0 .net *"_s2", 15 0, L_0x558006b8af70;  1 drivers
L_0x558006b8af70 .concat [ 14 2 0 0], L_0x558006b8adc0, L_0x558006b8ab80;
S_0x558006b78d90 .scope module, "parallel_mult_inst" "parallel_mult" 7 59, 10 5 0, S_0x558006b6a5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 64 "din1"
    .port_info 2 /INPUT 128 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 200 "dout"
    .port_info 5 /OUTPUT 8 "dout_valid"
P_0x558006b70090 .param/l "DIN1_WIDTH" 0 10 7, +C4<00000000000000000000000000001000>;
P_0x558006b700d0 .param/l "DIN2_WIDTH" 0 10 8, +C4<00000000000000000000000000010000>;
P_0x558006b70110 .param/l "DOUT_WIDTH" 0 10 9, +C4<0000000000000000000000000000011001>;
P_0x558006b70150 .param/l "PARALLEL" 0 10 6, +C4<00000000000000000000000000001000>;
v0x558006b83160_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b83220_0 .net "din1", 63 0, o0x7f68ea647f18;  alias, 0 drivers
v0x558006b83300_0 .net "din2", 127 0, o0x7f68ea647f48;  alias, 0 drivers
v0x558006b833c0_0 .net "din_valid", 0 0, o0x7f68ea646688;  alias, 0 drivers
v0x558006b83570_0 .net "dout", 199 0, L_0x558006b88f10;  alias, 1 drivers
v0x558006b83630_0 .net "dout_valid", 7 0, L_0x558006b89140;  alias, 1 drivers
L_0x558006b87170 .part o0x7f68ea647f18, 0, 8;
L_0x558006b87210 .part o0x7f68ea647f48, 0, 16;
L_0x558006b874b0 .part o0x7f68ea647f18, 8, 8;
L_0x558006b87580 .part o0x7f68ea647f48, 16, 16;
L_0x558006b87850 .part o0x7f68ea647f18, 16, 8;
L_0x558006b87920 .part o0x7f68ea647f48, 32, 16;
L_0x558006b87bd0 .part o0x7f68ea647f18, 24, 8;
L_0x558006b87ca0 .part o0x7f68ea647f48, 48, 16;
L_0x558006b87f90 .part o0x7f68ea647f18, 32, 8;
L_0x558006b88170 .part o0x7f68ea647f48, 64, 16;
L_0x558006b88580 .part o0x7f68ea647f18, 40, 8;
L_0x558006b88650 .part o0x7f68ea647f48, 80, 16;
L_0x558006b88960 .part o0x7f68ea647f18, 48, 8;
L_0x558006b88a30 .part o0x7f68ea647f48, 96, 16;
L_0x558006b88ce0 .part o0x7f68ea647f18, 56, 8;
L_0x558006b88db0 .part o0x7f68ea647f48, 112, 16;
LS_0x558006b88f10_0_0 .concat8 [ 25 25 25 25], v0x558006b7a2a0_0, v0x558006b7b620_0, v0x558006b7ca50_0, v0x558006b7de00_0;
LS_0x558006b88f10_0_4 .concat8 [ 25 25 25 25], v0x558006b7f290_0, v0x558006b80620_0, v0x558006b81a00_0, v0x558006b82de0_0;
L_0x558006b88f10 .concat8 [ 100 100 0 0], LS_0x558006b88f10_0_0, LS_0x558006b88f10_0_4;
LS_0x558006b89140_0_0 .concat8 [ 1 1 1 1], L_0x558006b870d0, L_0x558006b873b0, L_0x558006b87750, L_0x558006b87ad0;
LS_0x558006b89140_0_4 .concat8 [ 1 1 1 1], L_0x558006b87e90, L_0x558006b88480, L_0x558006b88860, L_0x558006b88be0;
L_0x558006b89140 .concat8 [ 4 4 0 0], LS_0x558006b89140_0_0, LS_0x558006b89140_0_4;
S_0x558006b79210 .scope generate, "genblk1[0]" "genblk1[0]" 10 20, 10 20 0, S_0x558006b78d90;
 .timescale -9 -12;
P_0x558006b79420 .param/l "i" 0 10 20, +C4<00>;
S_0x558006b79500 .scope module, "dsp48_mult_inst" "dsp48_mult" 10 25, 10 40 0, S_0x558006b79210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x558006b796d0 .param/l "DIN1_WIDTH" 0 10 41, +C4<00000000000000000000000000001000>;
P_0x558006b79710 .param/l "DIN2_WIDTH" 0 10 42, +C4<00000000000000000000000000010000>;
P_0x558006b79750 .param/l "DOUT_WIDTH" 0 10 43, +C4<00000000000000000000000000011001>;
v0x558006b799c0_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b79a80_0 .net "din1", 7 0, L_0x558006b87170;  1 drivers
v0x558006b79b60_0 .var "din1_reg_0", 7 0;
v0x558006b79c50_0 .var "din1_reg_1", 7 0;
v0x558006b79d30_0 .net "din2", 15 0, L_0x558006b87210;  1 drivers
v0x558006b79e60_0 .var "din2_reg_0", 15 0;
v0x558006b79f40_0 .var "din2_reg_1", 15 0;
v0x558006b7a020_0 .net "din_valid", 0 0, o0x7f68ea646688;  alias, 0 drivers
v0x558006b7a0e0_0 .net "dout", 24 0, v0x558006b7a2a0_0;  1 drivers
v0x558006b7a1c0_0 .var "dout_reg_0", 24 0;
v0x558006b7a2a0_0 .var "dout_reg_1", 24 0;
v0x558006b7a380_0 .net "dout_valid", 0 0, L_0x558006b870d0;  1 drivers
v0x558006b7a440_0 .var "dout_valid_r", 3 0;
L_0x558006b870d0 .part v0x558006b7a440_0, 3, 1;
S_0x558006b7a5e0 .scope generate, "genblk1[1]" "genblk1[1]" 10 20, 10 20 0, S_0x558006b78d90;
 .timescale -9 -12;
P_0x558006b7a7a0 .param/l "i" 0 10 20, +C4<01>;
S_0x558006b7a860 .scope module, "dsp48_mult_inst" "dsp48_mult" 10 25, 10 40 0, S_0x558006b7a5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x558006b7aa30 .param/l "DIN1_WIDTH" 0 10 41, +C4<00000000000000000000000000001000>;
P_0x558006b7aa70 .param/l "DIN2_WIDTH" 0 10 42, +C4<00000000000000000000000000010000>;
P_0x558006b7aab0 .param/l "DOUT_WIDTH" 0 10 43, +C4<00000000000000000000000000011001>;
v0x558006b7ad80_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b7ae40_0 .net "din1", 7 0, L_0x558006b874b0;  1 drivers
v0x558006b7af20_0 .var "din1_reg_0", 7 0;
v0x558006b7b010_0 .var "din1_reg_1", 7 0;
v0x558006b7b0f0_0 .net "din2", 15 0, L_0x558006b87580;  1 drivers
v0x558006b7b220_0 .var "din2_reg_0", 15 0;
v0x558006b7b300_0 .var "din2_reg_1", 15 0;
v0x558006b7b3e0_0 .net "din_valid", 0 0, o0x7f68ea646688;  alias, 0 drivers
v0x558006b7b480_0 .net "dout", 24 0, v0x558006b7b620_0;  1 drivers
v0x558006b7b540_0 .var "dout_reg_0", 24 0;
v0x558006b7b620_0 .var "dout_reg_1", 24 0;
v0x558006b7b700_0 .net "dout_valid", 0 0, L_0x558006b873b0;  1 drivers
v0x558006b7b7c0_0 .var "dout_valid_r", 3 0;
L_0x558006b873b0 .part v0x558006b7b7c0_0, 3, 1;
S_0x558006b7b960 .scope generate, "genblk1[2]" "genblk1[2]" 10 20, 10 20 0, S_0x558006b78d90;
 .timescale -9 -12;
P_0x558006b7bb30 .param/l "i" 0 10 20, +C4<010>;
S_0x558006b7bbf0 .scope module, "dsp48_mult_inst" "dsp48_mult" 10 25, 10 40 0, S_0x558006b7b960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x558006b7bdc0 .param/l "DIN1_WIDTH" 0 10 41, +C4<00000000000000000000000000001000>;
P_0x558006b7be00 .param/l "DIN2_WIDTH" 0 10 42, +C4<00000000000000000000000000010000>;
P_0x558006b7be40 .param/l "DOUT_WIDTH" 0 10 43, +C4<00000000000000000000000000011001>;
v0x558006b7c140_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b7c200_0 .net "din1", 7 0, L_0x558006b87850;  1 drivers
v0x558006b7c2e0_0 .var "din1_reg_0", 7 0;
v0x558006b7c3d0_0 .var "din1_reg_1", 7 0;
v0x558006b7c4b0_0 .net "din2", 15 0, L_0x558006b87920;  1 drivers
v0x558006b7c5e0_0 .var "din2_reg_0", 15 0;
v0x558006b7c6c0_0 .var "din2_reg_1", 15 0;
v0x558006b7c7a0_0 .net "din_valid", 0 0, o0x7f68ea646688;  alias, 0 drivers
v0x558006b7c890_0 .net "dout", 24 0, v0x558006b7ca50_0;  1 drivers
v0x558006b7c970_0 .var "dout_reg_0", 24 0;
v0x558006b7ca50_0 .var "dout_reg_1", 24 0;
v0x558006b7cb30_0 .net "dout_valid", 0 0, L_0x558006b87750;  1 drivers
v0x558006b7cbf0_0 .var "dout_valid_r", 3 0;
L_0x558006b87750 .part v0x558006b7cbf0_0, 3, 1;
S_0x558006b7cdd0 .scope generate, "genblk1[3]" "genblk1[3]" 10 20, 10 20 0, S_0x558006b78d90;
 .timescale -9 -12;
P_0x558006b7cf70 .param/l "i" 0 10 20, +C4<011>;
S_0x558006b7d050 .scope module, "dsp48_mult_inst" "dsp48_mult" 10 25, 10 40 0, S_0x558006b7cdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x558006b7d220 .param/l "DIN1_WIDTH" 0 10 41, +C4<00000000000000000000000000001000>;
P_0x558006b7d260 .param/l "DIN2_WIDTH" 0 10 42, +C4<00000000000000000000000000010000>;
P_0x558006b7d2a0 .param/l "DOUT_WIDTH" 0 10 43, +C4<00000000000000000000000000011001>;
v0x558006b7d540_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b7d600_0 .net "din1", 7 0, L_0x558006b87bd0;  1 drivers
v0x558006b7d6e0_0 .var "din1_reg_0", 7 0;
v0x558006b7d7d0_0 .var "din1_reg_1", 7 0;
v0x558006b7d8b0_0 .net "din2", 15 0, L_0x558006b87ca0;  1 drivers
v0x558006b7d9e0_0 .var "din2_reg_0", 15 0;
v0x558006b7dac0_0 .var "din2_reg_1", 15 0;
v0x558006b7dba0_0 .net "din_valid", 0 0, o0x7f68ea646688;  alias, 0 drivers
v0x558006b7dc40_0 .net "dout", 24 0, v0x558006b7de00_0;  1 drivers
v0x558006b7dd20_0 .var "dout_reg_0", 24 0;
v0x558006b7de00_0 .var "dout_reg_1", 24 0;
v0x558006b7dee0_0 .net "dout_valid", 0 0, L_0x558006b87ad0;  1 drivers
v0x558006b7dfa0_0 .var "dout_valid_r", 3 0;
L_0x558006b87ad0 .part v0x558006b7dfa0_0, 3, 1;
S_0x558006b7e180 .scope generate, "genblk1[4]" "genblk1[4]" 10 20, 10 20 0, S_0x558006b78d90;
 .timescale -9 -12;
P_0x558006b7e370 .param/l "i" 0 10 20, +C4<0100>;
S_0x558006b7e450 .scope module, "dsp48_mult_inst" "dsp48_mult" 10 25, 10 40 0, S_0x558006b7e180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x558006b7e620 .param/l "DIN1_WIDTH" 0 10 41, +C4<00000000000000000000000000001000>;
P_0x558006b7e660 .param/l "DIN2_WIDTH" 0 10 42, +C4<00000000000000000000000000010000>;
P_0x558006b7e6a0 .param/l "DOUT_WIDTH" 0 10 43, +C4<00000000000000000000000000011001>;
v0x558006b7e940_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b7ea00_0 .net "din1", 7 0, L_0x558006b87f90;  1 drivers
v0x558006b7eae0_0 .var "din1_reg_0", 7 0;
v0x558006b7ebd0_0 .var "din1_reg_1", 7 0;
v0x558006b7ecb0_0 .net "din2", 15 0, L_0x558006b88170;  1 drivers
v0x558006b7ede0_0 .var "din2_reg_0", 15 0;
v0x558006b7eec0_0 .var "din2_reg_1", 15 0;
v0x558006b7efa0_0 .net "din_valid", 0 0, o0x7f68ea646688;  alias, 0 drivers
v0x558006b7f040_0 .net "dout", 24 0, v0x558006b7f290_0;  1 drivers
v0x558006b7f1b0_0 .var "dout_reg_0", 24 0;
v0x558006b7f290_0 .var "dout_reg_1", 24 0;
v0x558006b7f370_0 .net "dout_valid", 0 0, L_0x558006b87e90;  1 drivers
v0x558006b7f430_0 .var "dout_valid_r", 3 0;
L_0x558006b87e90 .part v0x558006b7f430_0, 3, 1;
S_0x558006b7f610 .scope generate, "genblk1[5]" "genblk1[5]" 10 20, 10 20 0, S_0x558006b78d90;
 .timescale -9 -12;
P_0x558006b7c840 .param/l "i" 0 10 20, +C4<0101>;
S_0x558006b7f840 .scope module, "dsp48_mult_inst" "dsp48_mult" 10 25, 10 40 0, S_0x558006b7f610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x558006b7fa10 .param/l "DIN1_WIDTH" 0 10 41, +C4<00000000000000000000000000001000>;
P_0x558006b7fa50 .param/l "DIN2_WIDTH" 0 10 42, +C4<00000000000000000000000000010000>;
P_0x558006b7fa90 .param/l "DOUT_WIDTH" 0 10 43, +C4<00000000000000000000000000011001>;
v0x558006b7fd60_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b7fe20_0 .net "din1", 7 0, L_0x558006b88580;  1 drivers
v0x558006b7ff00_0 .var "din1_reg_0", 7 0;
v0x558006b7fff0_0 .var "din1_reg_1", 7 0;
v0x558006b800d0_0 .net "din2", 15 0, L_0x558006b88650;  1 drivers
v0x558006b80200_0 .var "din2_reg_0", 15 0;
v0x558006b802e0_0 .var "din2_reg_1", 15 0;
v0x558006b803c0_0 .net "din_valid", 0 0, o0x7f68ea646688;  alias, 0 drivers
v0x558006b80460_0 .net "dout", 24 0, v0x558006b80620_0;  1 drivers
v0x558006b80540_0 .var "dout_reg_0", 24 0;
v0x558006b80620_0 .var "dout_reg_1", 24 0;
v0x558006b80700_0 .net "dout_valid", 0 0, L_0x558006b88480;  1 drivers
v0x558006b807c0_0 .var "dout_valid_r", 3 0;
L_0x558006b88480 .part v0x558006b807c0_0, 3, 1;
S_0x558006b809a0 .scope generate, "genblk1[6]" "genblk1[6]" 10 20, 10 20 0, S_0x558006b78d90;
 .timescale -9 -12;
P_0x558006b80b40 .param/l "i" 0 10 20, +C4<0110>;
S_0x558006b80c20 .scope module, "dsp48_mult_inst" "dsp48_mult" 10 25, 10 40 0, S_0x558006b809a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x558006b80df0 .param/l "DIN1_WIDTH" 0 10 41, +C4<00000000000000000000000000001000>;
P_0x558006b80e30 .param/l "DIN2_WIDTH" 0 10 42, +C4<00000000000000000000000000010000>;
P_0x558006b80e70 .param/l "DOUT_WIDTH" 0 10 43, +C4<00000000000000000000000000011001>;
v0x558006b81140_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b81200_0 .net "din1", 7 0, L_0x558006b88960;  1 drivers
v0x558006b812e0_0 .var "din1_reg_0", 7 0;
v0x558006b813d0_0 .var "din1_reg_1", 7 0;
v0x558006b814b0_0 .net "din2", 15 0, L_0x558006b88a30;  1 drivers
v0x558006b815e0_0 .var "din2_reg_0", 15 0;
v0x558006b816c0_0 .var "din2_reg_1", 15 0;
v0x558006b817a0_0 .net "din_valid", 0 0, o0x7f68ea646688;  alias, 0 drivers
v0x558006b81840_0 .net "dout", 24 0, v0x558006b81a00_0;  1 drivers
v0x558006b81920_0 .var "dout_reg_0", 24 0;
v0x558006b81a00_0 .var "dout_reg_1", 24 0;
v0x558006b81ae0_0 .net "dout_valid", 0 0, L_0x558006b88860;  1 drivers
v0x558006b81ba0_0 .var "dout_valid_r", 3 0;
L_0x558006b88860 .part v0x558006b81ba0_0, 3, 1;
S_0x558006b81d80 .scope generate, "genblk1[7]" "genblk1[7]" 10 20, 10 20 0, S_0x558006b78d90;
 .timescale -9 -12;
P_0x558006b81f20 .param/l "i" 0 10 20, +C4<0111>;
S_0x558006b82000 .scope module, "dsp48_mult_inst" "dsp48_mult" 10 25, 10 40 0, S_0x558006b81d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x558006b821d0 .param/l "DIN1_WIDTH" 0 10 41, +C4<00000000000000000000000000001000>;
P_0x558006b82210 .param/l "DIN2_WIDTH" 0 10 42, +C4<00000000000000000000000000010000>;
P_0x558006b82250 .param/l "DOUT_WIDTH" 0 10 43, +C4<00000000000000000000000000011001>;
v0x558006b82520_0 .net "clk", 0 0, o0x7f68ea644018;  alias, 0 drivers
v0x558006b825e0_0 .net "din1", 7 0, L_0x558006b88ce0;  1 drivers
v0x558006b826c0_0 .var "din1_reg_0", 7 0;
v0x558006b827b0_0 .var "din1_reg_1", 7 0;
v0x558006b82890_0 .net "din2", 15 0, L_0x558006b88db0;  1 drivers
v0x558006b829c0_0 .var "din2_reg_0", 15 0;
v0x558006b82aa0_0 .var "din2_reg_1", 15 0;
v0x558006b82b80_0 .net "din_valid", 0 0, o0x7f68ea646688;  alias, 0 drivers
v0x558006b82c20_0 .net "dout", 24 0, v0x558006b82de0_0;  1 drivers
v0x558006b82d00_0 .var "dout_reg_0", 24 0;
v0x558006b82de0_0 .var "dout_reg_1", 24 0;
v0x558006b82ec0_0 .net "dout_valid", 0 0, L_0x558006b88be0;  1 drivers
v0x558006b82f80_0 .var "dout_valid_r", 3 0;
L_0x558006b88be0 .part v0x558006b82f80_0, 3, 1;
    .scope S_0x558006b79500;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558006b79b60_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x558006b79500;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558006b79c50_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x558006b79500;
T_2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558006b79e60_0, 0, 16;
    %end;
    .thread T_2;
    .scope S_0x558006b79500;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558006b79f40_0, 0, 16;
    %end;
    .thread T_3;
    .scope S_0x558006b79500;
T_4 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x558006b7a1c0_0, 0, 25;
    %end;
    .thread T_4;
    .scope S_0x558006b79500;
T_5 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x558006b7a2a0_0, 0, 25;
    %end;
    .thread T_5;
    .scope S_0x558006b79500;
T_6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558006b7a440_0, 0, 4;
    %end;
    .thread T_6;
    .scope S_0x558006b79500;
T_7 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b7a440_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7a440_0, 4, 5;
    %load/vec4 v0x558006b7a440_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7a440_0, 4, 5;
    %load/vec4 v0x558006b7a440_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7a440_0, 4, 5;
    %load/vec4 v0x558006b7a020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x558006b79a80_0;
    %assign/vec4 v0x558006b79b60_0, 0;
    %load/vec4 v0x558006b79d30_0;
    %assign/vec4 v0x558006b79e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7a440_0, 4, 5;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7a440_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558006b79b60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558006b79e60_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x558006b79500;
T_8 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b79b60_0;
    %assign/vec4 v0x558006b79c50_0, 0;
    %load/vec4 v0x558006b79e60_0;
    %assign/vec4 v0x558006b79f40_0, 0;
    %load/vec4 v0x558006b79c50_0;
    %pad/s 25;
    %load/vec4 v0x558006b79f40_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x558006b7a1c0_0, 0;
    %load/vec4 v0x558006b7a1c0_0;
    %assign/vec4 v0x558006b7a2a0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x558006b7a860;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558006b7af20_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x558006b7a860;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558006b7b010_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0x558006b7a860;
T_11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558006b7b220_0, 0, 16;
    %end;
    .thread T_11;
    .scope S_0x558006b7a860;
T_12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558006b7b300_0, 0, 16;
    %end;
    .thread T_12;
    .scope S_0x558006b7a860;
T_13 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x558006b7b540_0, 0, 25;
    %end;
    .thread T_13;
    .scope S_0x558006b7a860;
T_14 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x558006b7b620_0, 0, 25;
    %end;
    .thread T_14;
    .scope S_0x558006b7a860;
T_15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558006b7b7c0_0, 0, 4;
    %end;
    .thread T_15;
    .scope S_0x558006b7a860;
T_16 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b7b7c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7b7c0_0, 4, 5;
    %load/vec4 v0x558006b7b7c0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7b7c0_0, 4, 5;
    %load/vec4 v0x558006b7b7c0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7b7c0_0, 4, 5;
    %load/vec4 v0x558006b7b3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x558006b7ae40_0;
    %assign/vec4 v0x558006b7af20_0, 0;
    %load/vec4 v0x558006b7b0f0_0;
    %assign/vec4 v0x558006b7b220_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7b7c0_0, 4, 5;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7b7c0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558006b7af20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558006b7b220_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x558006b7a860;
T_17 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b7af20_0;
    %assign/vec4 v0x558006b7b010_0, 0;
    %load/vec4 v0x558006b7b220_0;
    %assign/vec4 v0x558006b7b300_0, 0;
    %load/vec4 v0x558006b7b010_0;
    %pad/s 25;
    %load/vec4 v0x558006b7b300_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x558006b7b540_0, 0;
    %load/vec4 v0x558006b7b540_0;
    %assign/vec4 v0x558006b7b620_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x558006b7bbf0;
T_18 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558006b7c2e0_0, 0, 8;
    %end;
    .thread T_18;
    .scope S_0x558006b7bbf0;
T_19 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558006b7c3d0_0, 0, 8;
    %end;
    .thread T_19;
    .scope S_0x558006b7bbf0;
T_20 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558006b7c5e0_0, 0, 16;
    %end;
    .thread T_20;
    .scope S_0x558006b7bbf0;
T_21 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558006b7c6c0_0, 0, 16;
    %end;
    .thread T_21;
    .scope S_0x558006b7bbf0;
T_22 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x558006b7c970_0, 0, 25;
    %end;
    .thread T_22;
    .scope S_0x558006b7bbf0;
T_23 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x558006b7ca50_0, 0, 25;
    %end;
    .thread T_23;
    .scope S_0x558006b7bbf0;
T_24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558006b7cbf0_0, 0, 4;
    %end;
    .thread T_24;
    .scope S_0x558006b7bbf0;
T_25 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b7cbf0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7cbf0_0, 4, 5;
    %load/vec4 v0x558006b7cbf0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7cbf0_0, 4, 5;
    %load/vec4 v0x558006b7cbf0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7cbf0_0, 4, 5;
    %load/vec4 v0x558006b7c7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x558006b7c200_0;
    %assign/vec4 v0x558006b7c2e0_0, 0;
    %load/vec4 v0x558006b7c4b0_0;
    %assign/vec4 v0x558006b7c5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7cbf0_0, 4, 5;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7cbf0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558006b7c2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558006b7c5e0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x558006b7bbf0;
T_26 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b7c2e0_0;
    %assign/vec4 v0x558006b7c3d0_0, 0;
    %load/vec4 v0x558006b7c5e0_0;
    %assign/vec4 v0x558006b7c6c0_0, 0;
    %load/vec4 v0x558006b7c3d0_0;
    %pad/s 25;
    %load/vec4 v0x558006b7c6c0_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x558006b7c970_0, 0;
    %load/vec4 v0x558006b7c970_0;
    %assign/vec4 v0x558006b7ca50_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x558006b7d050;
T_27 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558006b7d6e0_0, 0, 8;
    %end;
    .thread T_27;
    .scope S_0x558006b7d050;
T_28 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558006b7d7d0_0, 0, 8;
    %end;
    .thread T_28;
    .scope S_0x558006b7d050;
T_29 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558006b7d9e0_0, 0, 16;
    %end;
    .thread T_29;
    .scope S_0x558006b7d050;
T_30 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558006b7dac0_0, 0, 16;
    %end;
    .thread T_30;
    .scope S_0x558006b7d050;
T_31 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x558006b7dd20_0, 0, 25;
    %end;
    .thread T_31;
    .scope S_0x558006b7d050;
T_32 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x558006b7de00_0, 0, 25;
    %end;
    .thread T_32;
    .scope S_0x558006b7d050;
T_33 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558006b7dfa0_0, 0, 4;
    %end;
    .thread T_33;
    .scope S_0x558006b7d050;
T_34 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b7dfa0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7dfa0_0, 4, 5;
    %load/vec4 v0x558006b7dfa0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7dfa0_0, 4, 5;
    %load/vec4 v0x558006b7dfa0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7dfa0_0, 4, 5;
    %load/vec4 v0x558006b7dba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x558006b7d600_0;
    %assign/vec4 v0x558006b7d6e0_0, 0;
    %load/vec4 v0x558006b7d8b0_0;
    %assign/vec4 v0x558006b7d9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7dfa0_0, 4, 5;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7dfa0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558006b7d6e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558006b7d9e0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x558006b7d050;
T_35 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b7d6e0_0;
    %assign/vec4 v0x558006b7d7d0_0, 0;
    %load/vec4 v0x558006b7d9e0_0;
    %assign/vec4 v0x558006b7dac0_0, 0;
    %load/vec4 v0x558006b7d7d0_0;
    %pad/s 25;
    %load/vec4 v0x558006b7dac0_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x558006b7dd20_0, 0;
    %load/vec4 v0x558006b7dd20_0;
    %assign/vec4 v0x558006b7de00_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0x558006b7e450;
T_36 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558006b7eae0_0, 0, 8;
    %end;
    .thread T_36;
    .scope S_0x558006b7e450;
T_37 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558006b7ebd0_0, 0, 8;
    %end;
    .thread T_37;
    .scope S_0x558006b7e450;
T_38 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558006b7ede0_0, 0, 16;
    %end;
    .thread T_38;
    .scope S_0x558006b7e450;
T_39 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558006b7eec0_0, 0, 16;
    %end;
    .thread T_39;
    .scope S_0x558006b7e450;
T_40 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x558006b7f1b0_0, 0, 25;
    %end;
    .thread T_40;
    .scope S_0x558006b7e450;
T_41 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x558006b7f290_0, 0, 25;
    %end;
    .thread T_41;
    .scope S_0x558006b7e450;
T_42 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558006b7f430_0, 0, 4;
    %end;
    .thread T_42;
    .scope S_0x558006b7e450;
T_43 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b7f430_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7f430_0, 4, 5;
    %load/vec4 v0x558006b7f430_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7f430_0, 4, 5;
    %load/vec4 v0x558006b7f430_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7f430_0, 4, 5;
    %load/vec4 v0x558006b7efa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x558006b7ea00_0;
    %assign/vec4 v0x558006b7eae0_0, 0;
    %load/vec4 v0x558006b7ecb0_0;
    %assign/vec4 v0x558006b7ede0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7f430_0, 4, 5;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b7f430_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558006b7eae0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558006b7ede0_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x558006b7e450;
T_44 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b7eae0_0;
    %assign/vec4 v0x558006b7ebd0_0, 0;
    %load/vec4 v0x558006b7ede0_0;
    %assign/vec4 v0x558006b7eec0_0, 0;
    %load/vec4 v0x558006b7ebd0_0;
    %pad/s 25;
    %load/vec4 v0x558006b7eec0_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x558006b7f1b0_0, 0;
    %load/vec4 v0x558006b7f1b0_0;
    %assign/vec4 v0x558006b7f290_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x558006b7f840;
T_45 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558006b7ff00_0, 0, 8;
    %end;
    .thread T_45;
    .scope S_0x558006b7f840;
T_46 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558006b7fff0_0, 0, 8;
    %end;
    .thread T_46;
    .scope S_0x558006b7f840;
T_47 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558006b80200_0, 0, 16;
    %end;
    .thread T_47;
    .scope S_0x558006b7f840;
T_48 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558006b802e0_0, 0, 16;
    %end;
    .thread T_48;
    .scope S_0x558006b7f840;
T_49 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x558006b80540_0, 0, 25;
    %end;
    .thread T_49;
    .scope S_0x558006b7f840;
T_50 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x558006b80620_0, 0, 25;
    %end;
    .thread T_50;
    .scope S_0x558006b7f840;
T_51 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558006b807c0_0, 0, 4;
    %end;
    .thread T_51;
    .scope S_0x558006b7f840;
T_52 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b807c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b807c0_0, 4, 5;
    %load/vec4 v0x558006b807c0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b807c0_0, 4, 5;
    %load/vec4 v0x558006b807c0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b807c0_0, 4, 5;
    %load/vec4 v0x558006b803c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x558006b7fe20_0;
    %assign/vec4 v0x558006b7ff00_0, 0;
    %load/vec4 v0x558006b800d0_0;
    %assign/vec4 v0x558006b80200_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b807c0_0, 4, 5;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b807c0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558006b7ff00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558006b80200_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x558006b7f840;
T_53 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b7ff00_0;
    %assign/vec4 v0x558006b7fff0_0, 0;
    %load/vec4 v0x558006b80200_0;
    %assign/vec4 v0x558006b802e0_0, 0;
    %load/vec4 v0x558006b7fff0_0;
    %pad/s 25;
    %load/vec4 v0x558006b802e0_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x558006b80540_0, 0;
    %load/vec4 v0x558006b80540_0;
    %assign/vec4 v0x558006b80620_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x558006b80c20;
T_54 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558006b812e0_0, 0, 8;
    %end;
    .thread T_54;
    .scope S_0x558006b80c20;
T_55 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558006b813d0_0, 0, 8;
    %end;
    .thread T_55;
    .scope S_0x558006b80c20;
T_56 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558006b815e0_0, 0, 16;
    %end;
    .thread T_56;
    .scope S_0x558006b80c20;
T_57 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558006b816c0_0, 0, 16;
    %end;
    .thread T_57;
    .scope S_0x558006b80c20;
T_58 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x558006b81920_0, 0, 25;
    %end;
    .thread T_58;
    .scope S_0x558006b80c20;
T_59 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x558006b81a00_0, 0, 25;
    %end;
    .thread T_59;
    .scope S_0x558006b80c20;
T_60 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558006b81ba0_0, 0, 4;
    %end;
    .thread T_60;
    .scope S_0x558006b80c20;
T_61 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b81ba0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b81ba0_0, 4, 5;
    %load/vec4 v0x558006b81ba0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b81ba0_0, 4, 5;
    %load/vec4 v0x558006b81ba0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b81ba0_0, 4, 5;
    %load/vec4 v0x558006b817a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %load/vec4 v0x558006b81200_0;
    %assign/vec4 v0x558006b812e0_0, 0;
    %load/vec4 v0x558006b814b0_0;
    %assign/vec4 v0x558006b815e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b81ba0_0, 4, 5;
    %jmp T_61.1;
T_61.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b81ba0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558006b812e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558006b815e0_0, 0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x558006b80c20;
T_62 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b812e0_0;
    %assign/vec4 v0x558006b813d0_0, 0;
    %load/vec4 v0x558006b815e0_0;
    %assign/vec4 v0x558006b816c0_0, 0;
    %load/vec4 v0x558006b813d0_0;
    %pad/s 25;
    %load/vec4 v0x558006b816c0_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x558006b81920_0, 0;
    %load/vec4 v0x558006b81920_0;
    %assign/vec4 v0x558006b81a00_0, 0;
    %jmp T_62;
    .thread T_62;
    .scope S_0x558006b82000;
T_63 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558006b826c0_0, 0, 8;
    %end;
    .thread T_63;
    .scope S_0x558006b82000;
T_64 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558006b827b0_0, 0, 8;
    %end;
    .thread T_64;
    .scope S_0x558006b82000;
T_65 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558006b829c0_0, 0, 16;
    %end;
    .thread T_65;
    .scope S_0x558006b82000;
T_66 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558006b82aa0_0, 0, 16;
    %end;
    .thread T_66;
    .scope S_0x558006b82000;
T_67 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x558006b82d00_0, 0, 25;
    %end;
    .thread T_67;
    .scope S_0x558006b82000;
T_68 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x558006b82de0_0, 0, 25;
    %end;
    .thread T_68;
    .scope S_0x558006b82000;
T_69 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558006b82f80_0, 0, 4;
    %end;
    .thread T_69;
    .scope S_0x558006b82000;
T_70 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b82f80_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b82f80_0, 4, 5;
    %load/vec4 v0x558006b82f80_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b82f80_0, 4, 5;
    %load/vec4 v0x558006b82f80_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b82f80_0, 4, 5;
    %load/vec4 v0x558006b82b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x558006b825e0_0;
    %assign/vec4 v0x558006b826c0_0, 0;
    %load/vec4 v0x558006b82890_0;
    %assign/vec4 v0x558006b829c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b82f80_0, 4, 5;
    %jmp T_70.1;
T_70.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b82f80_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558006b826c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558006b829c0_0, 0;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x558006b82000;
T_71 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b826c0_0;
    %assign/vec4 v0x558006b827b0_0, 0;
    %load/vec4 v0x558006b829c0_0;
    %assign/vec4 v0x558006b82aa0_0, 0;
    %load/vec4 v0x558006b827b0_0;
    %pad/s 25;
    %load/vec4 v0x558006b82aa0_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x558006b82d00_0, 0;
    %load/vec4 v0x558006b82d00_0;
    %assign/vec4 v0x558006b82de0_0, 0;
    %jmp T_71;
    .thread T_71;
    .scope S_0x558006b753f0;
T_72 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558006b74fd0_0, 0, 16;
    %end;
    .thread T_72;
    .scope S_0x558006b753f0;
T_73 ;
    %wait E_0x558006a5dae0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558006b78a00_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x558006b78a00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x558006b78490_0;
    %load/vec4 v0x558006b78a00_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %part/s 1;
    %inv;
    %load/vec4 v0x558006b78490_0;
    %load/vec4 v0x558006b78a00_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %pad/s 36;
    %subi 1, 0, 36;
    %part/s 2;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %pushi/vec4 1, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x558006b78a00_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x558006b78880_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x558006b78a00_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x558006b74fd0_0, 4, 5;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x558006b78490_0;
    %load/vec4 v0x558006b78a00_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %part/s 1;
    %load/vec4 v0x558006b78490_0;
    %load/vec4 v0x558006b78a00_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %pad/s 36;
    %subi 1, 0, 36;
    %part/s 2;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x558006b78a00_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x558006b78880_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x558006b78a00_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x558006b74fd0_0, 4, 5;
    %jmp T_73.5;
T_73.4 ;
    %load/vec4 v0x558006b78490_0;
    %load/vec4 v0x558006b78a00_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %part/s 1;
    %load/vec4 v0x558006b78490_0;
    %load/vec4 v0x558006b78a00_0;
    %pad/s 36;
    %muli 25, 0, 36;
    %addi 22, 0, 36;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/load 5, 0, 0;
    %load/vec4 v0x558006b78a00_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x558006b78880_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x558006b78a00_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x558006b74fd0_0, 4, 5;
T_73.5 ;
T_73.3 ;
    %load/vec4 v0x558006b78a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558006b78a00_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x558006b75620;
T_74 ;
    %wait E_0x558006a5dae0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558006b78ac0_0, 0, 32;
T_74.0 ;
    %load/vec4 v0x558006b78ac0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_74.1, 5;
    %load/vec4 v0x558006b78490_0;
    %load/vec4 v0x558006b78ac0_0;
    %pad/s 36;
    %muli 25, 0, 36;
    %pushi/vec4 4294967294, 0, 32;
    %concati/vec4 11, 0, 4;
    %sub;
    %pad/s 38;
    %subi 13, 0, 38;
    %part/s 14;
    %ix/load 5, 0, 0;
    %load/vec4 v0x558006b78ac0_0;
    %pad/s 33;
    %muli 14, 0, 33;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x558006b78750_0, 4, 5;
    %load/vec4 v0x558006b78ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558006b78ac0_0, 0, 32;
    %jmp T_74.0;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x558006b74be0;
T_75 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558006b78880_0, 0, 16;
    %end;
    .thread T_75;
    .scope S_0x558006b74be0;
T_76 ;
    %pushi/vec4 0, 0, 112;
    %store/vec4 v0x558006b78750_0, 0, 112;
    %end;
    .thread T_76;
    .scope S_0x558006b74be0;
T_77 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558006b78c30_0, 0, 1;
    %end;
    .thread T_77;
    .scope S_0x558006b74be0;
T_78 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b78570_0;
    %assign/vec4 v0x558006b78c30_0, 0;
    %jmp T_78;
    .thread T_78;
    .scope S_0x558006b6dd40;
T_79 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x558006b6e380_0, 0, 17;
    %end;
    .thread T_79;
    .scope S_0x558006b6dd40;
T_80 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b6e0d0_0;
    %pad/s 17;
    %load/vec4 v0x558006b6e1b0_0;
    %pad/s 17;
    %add;
    %assign/vec4 v0x558006b6e380_0, 0;
    %jmp T_80;
    .thread T_80;
    .scope S_0x558006b6e800;
T_81 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x558006b6ee10_0, 0, 17;
    %end;
    .thread T_81;
    .scope S_0x558006b6e800;
T_82 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b6eb60_0;
    %pad/s 17;
    %load/vec4 v0x558006b6ec40_0;
    %pad/s 17;
    %add;
    %assign/vec4 v0x558006b6ee10_0, 0;
    %jmp T_82;
    .thread T_82;
    .scope S_0x558006b6f270;
T_83 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x558006b6f8b0_0, 0, 17;
    %end;
    .thread T_83;
    .scope S_0x558006b6f270;
T_84 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b6f600_0;
    %pad/s 17;
    %load/vec4 v0x558006b6f6e0_0;
    %pad/s 17;
    %add;
    %assign/vec4 v0x558006b6f8b0_0, 0;
    %jmp T_84;
    .thread T_84;
    .scope S_0x558006b6fd30;
T_85 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x558006b70450_0, 0, 17;
    %end;
    .thread T_85;
    .scope S_0x558006b6fd30;
T_86 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b701a0_0;
    %pad/s 17;
    %load/vec4 v0x558006b70280_0;
    %pad/s 17;
    %add;
    %assign/vec4 v0x558006b70450_0, 0;
    %jmp T_86;
    .thread T_86;
    .scope S_0x558006b71620;
T_87 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x558006b71c60_0, 0, 18;
    %end;
    .thread T_87;
    .scope S_0x558006b71620;
T_88 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b719b0_0;
    %pad/s 18;
    %load/vec4 v0x558006b71a90_0;
    %pad/s 18;
    %add;
    %assign/vec4 v0x558006b71c60_0, 0;
    %jmp T_88;
    .thread T_88;
    .scope S_0x558006b720e0;
T_89 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x558006b726f0_0, 0, 18;
    %end;
    .thread T_89;
    .scope S_0x558006b720e0;
T_90 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b72440_0;
    %pad/s 18;
    %load/vec4 v0x558006b72520_0;
    %pad/s 18;
    %add;
    %assign/vec4 v0x558006b726f0_0, 0;
    %jmp T_90;
    .thread T_90;
    .scope S_0x558006b730d0;
T_91 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x558006b73730_0, 0, 19;
    %end;
    .thread T_91;
    .scope S_0x558006b730d0;
T_92 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b73480_0;
    %pad/s 19;
    %load/vec4 v0x558006b73560_0;
    %pad/s 19;
    %add;
    %assign/vec4 v0x558006b73730_0, 0;
    %jmp T_92;
    .thread T_92;
    .scope S_0x558006b72b70;
T_93 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558006b739a0_0, 0, 1;
    %end;
    .thread T_93;
    .scope S_0x558006b72b70;
T_94 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b739a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x558006b73c20_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x558006b739a0_0, 0;
    %jmp T_94;
    .thread T_94;
    .scope S_0x558006b708e0;
T_95 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558006b74060_0, 0, 2;
    %end;
    .thread T_95;
    .scope S_0x558006b708e0;
T_96 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b74060_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x558006b74340_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 2;
    %assign/vec4 v0x558006b74060_0, 0;
    %jmp T_96;
    .thread T_96;
    .scope S_0x558006b6cfd0;
T_97 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558006b74750_0, 0, 3;
    %end;
    .thread T_97;
    .scope S_0x558006b6cfd0;
T_98 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b74750_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x558006b74970_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 3;
    %assign/vec4 v0x558006b74750_0, 0;
    %jmp T_98;
    .thread T_98;
    .scope S_0x558006b6b460;
T_99 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558006b6be90_0, 0, 32;
    %end;
    .thread T_99;
    .scope S_0x558006b6b460;
T_100 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558006b6cb80_0, 0, 1;
    %end;
    .thread T_100;
    .scope S_0x558006b6b460;
T_101 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558006b6c7a0_0, 0, 2;
    %end;
    .thread T_101;
    .scope S_0x558006b6b460;
T_102 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b6cac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558006b6cb80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558006b6be90_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x558006b6c460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %load/vec4 v0x558006b6c3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.4, 8;
    %load/vec4 v0x558006b6c070_0;
    %assign/vec4 v0x558006b6be90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558006b6cb80_0, 0;
    %jmp T_102.5;
T_102.4 ;
    %load/vec4 v0x558006b6c2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.6, 8;
    %load/vec4 v0x558006b6be90_0;
    %load/vec4 v0x558006b6c070_0;
    %add;
    %assign/vec4 v0x558006b6be90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558006b6cb80_0, 0;
    %jmp T_102.7;
T_102.6 ;
    %load/vec4 v0x558006b6be90_0;
    %load/vec4 v0x558006b6c070_0;
    %add;
    %assign/vec4 v0x558006b6be90_0, 0;
T_102.7 ;
T_102.5 ;
T_102.2 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x558006b6b460;
T_103 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558006b6c880_0, 0, 1;
    %end;
    .thread T_103;
    .scope S_0x558006b6b460;
T_104 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558006b6c940_0, 0, 1;
    %end;
    .thread T_104;
    .scope S_0x558006b6b460;
T_105 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558006b6ca00_0, 0, 1;
    %end;
    .thread T_105;
    .scope S_0x558006b6b460;
T_106 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b6be90_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x558006b6c880_0, 0;
    %load/vec4 v0x558006b6c200_0;
    %parti/s 1, 18, 6;
    %assign/vec4 v0x558006b6c940_0, 0;
    %load/vec4 v0x558006b6c3a0_0;
    %assign/vec4 v0x558006b6ca00_0, 0;
    %jmp T_106;
    .thread T_106;
    .scope S_0x558006b6b460;
T_107 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b6cac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558006b6c7a0_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x558006b6c460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v0x558006b6ca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558006b6c7a0_0, 0;
    %jmp T_107.5;
T_107.4 ;
    %load/vec4 v0x558006b6be90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x558006b6c880_0;
    %inv;
    %load/vec4 v0x558006b6c940_0;
    %inv;
    %and;
    %and;
    %load/vec4 v0x558006b6c7a0_0;
    %or/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b6c7a0_0, 4, 5;
    %jmp T_107.7;
T_107.6 ;
    %load/vec4 v0x558006b6be90_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x558006b6c880_0;
    %load/vec4 v0x558006b6c940_0;
    %and;
    %and;
    %load/vec4 v0x558006b6c7a0_0;
    %or/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.8, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558006b6c7a0_0, 4, 5;
    %jmp T_107.9;
T_107.8 ;
    %load/vec4 v0x558006b6c7a0_0;
    %assign/vec4 v0x558006b6c7a0_0, 0;
T_107.9 ;
T_107.7 ;
T_107.5 ;
T_107.2 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x558006b6b460;
T_108 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558006b6c600_0, 0, 32;
    %end;
    .thread T_108;
    .scope S_0x558006b6b460;
T_109 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558006b6bf90_0, 0, 32;
    %end;
    .thread T_109;
    .scope S_0x558006b6b460;
T_110 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558006b6cd50_0, 0, 1;
    %end;
    .thread T_110;
    .scope S_0x558006b6b460;
T_111 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558006b6ce10_0, 0, 1;
    %end;
    .thread T_111;
    .scope S_0x558006b6b460;
T_112 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b6cb80_0;
    %assign/vec4 v0x558006b6cd50_0, 0;
    %load/vec4 v0x558006b6cd50_0;
    %assign/vec4 v0x558006b6ce10_0, 0;
    %load/vec4 v0x558006b6be90_0;
    %assign/vec4 v0x558006b6bf90_0, 0;
    %load/vec4 v0x558006b6cd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %load/vec4 v0x558006b6c7a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.2, 8;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x558006b6c600_0, 0;
    %jmp T_112.3;
T_112.2 ;
    %load/vec4 v0x558006b6c7a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.4, 8;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x558006b6c600_0, 0;
    %jmp T_112.5;
T_112.4 ;
    %load/vec4 v0x558006b6bf90_0;
    %assign/vec4 v0x558006b6c600_0, 0;
T_112.5 ;
T_112.3 ;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x558006b6c600_0;
    %assign/vec4 v0x558006b6c600_0, 0;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x558006b6a5a0;
T_113 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x558006b856c0_0, 0, 7;
    %end;
    .thread T_113;
    .scope S_0x558006b6a5a0;
T_114 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x558006b85760_0, 0, 7;
    %end;
    .thread T_114;
    .scope S_0x558006b6a5a0;
T_115 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558006b84910_0, 0, 1;
    %end;
    .thread T_115;
    .scope S_0x558006b6a5a0;
T_116 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x558006b84780_0, 0, 19;
    %end;
    .thread T_116;
    .scope S_0x558006b6a5a0;
T_117 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b856c0_0;
    %assign/vec4 v0x558006b85760_0, 0;
    %load/vec4 v0x558006b85550_0;
    %assign/vec4 v0x558006b84910_0, 0;
    %load/vec4 v0x558006b852a0_0;
    %assign/vec4 v0x558006b84780_0, 0;
    %load/vec4 v0x558006b85040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 63, 0, 7;
    %assign/vec4 v0x558006b856c0_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x558006b85550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x558006b856c0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_117.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x558006b856c0_0, 0;
    %jmp T_117.5;
T_117.4 ;
    %load/vec4 v0x558006b856c0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x558006b856c0_0, 0;
T_117.5 ;
    %jmp T_117.3;
T_117.2 ;
    %load/vec4 v0x558006b856c0_0;
    %assign/vec4 v0x558006b856c0_0, 0;
T_117.3 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x558006b69530;
T_118 ;
    %wait E_0x558006a5dae0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558006b6a280_0, 0, 32;
T_118.0 ;
    %load/vec4 v0x558006b6a280_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_118.1, 5;
    %load/vec4 v0x558006b69d20_0;
    %load/vec4 v0x558006b6a280_0;
    %addi 1, 0, 32;
    %muli 10, 0, 32;
    %subi 1, 0, 32;
    %part/s 1;
    %replicate 6;
    %load/vec4 v0x558006b69d20_0;
    %load/vec4 v0x558006b6a280_0;
    %pad/s 33;
    %muli 10, 0, 33;
    %addi 6, 0, 33;
    %part/s 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 5, 0, 0;
    %load/vec4 v0x558006b6a280_0;
    %muli 10, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x558006b6a0e0_0, 4, 5;
    %load/vec4 v0x558006b6a280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558006b6a280_0, 0, 32;
    %jmp T_118.0;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x558006b69700;
T_119 ;
    %wait E_0x558006a5dae0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558006b6a360_0, 0, 32;
T_119.0 ;
    %load/vec4 v0x558006b6a360_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_119.1, 5;
    %load/vec4 v0x558006b69d20_0;
    %load/vec4 v0x558006b6a360_0;
    %pad/s 33;
    %muli 10, 0, 33;
    %pushi/vec4 4294967293, 0, 32;
    %concati/vec4 1, 0, 1;
    %sub;
    %pad/s 35;
    %subi 5, 0, 35;
    %part/s 6;
    %concati/vec4 0, 0, 16;
    %ix/load 5, 0, 0;
    %load/vec4 v0x558006b6a360_0;
    %pad/s 33;
    %muli 22, 0, 33;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x558006b69fb0_0, 4, 5;
    %load/vec4 v0x558006b6a360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558006b6a360_0, 0, 32;
    %jmp T_119.0;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x558006b68e90;
T_120 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x558006b6a0e0_0, 0, 10;
    %end;
    .thread T_120;
    .scope S_0x558006b68e90;
T_121 ;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x558006b69fb0_0, 0, 22;
    %end;
    .thread T_121;
    .scope S_0x558006b68e90;
T_122 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558006b6a440_0, 0, 1;
    %end;
    .thread T_122;
    .scope S_0x558006b68e90;
T_123 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b69e00_0;
    %assign/vec4 v0x558006b6a440_0, 0;
    %jmp T_123;
    .thread T_123;
    .scope S_0x558006b67d70;
T_124 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558006b67f40_0, 0, 2;
    %end;
    .thread T_124;
    .scope S_0x558006b67d70;
T_125 ;
    %wait E_0x558006a5dae0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558006b68b70_0, 0, 32;
T_125.0 ;
    %load/vec4 v0x558006b68b70_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_125.1, 5;
    %load/vec4 v0x558006b685e0_0;
    %load/vec4 v0x558006b68b70_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %muli 33, 0, 33;
    %subi 1, 0, 33;
    %part/s 1;
    %inv;
    %load/vec4 v0x558006b685e0_0;
    %load/vec4 v0x558006b68b70_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %muli 33, 0, 33;
    %subi 1, 0, 33;
    %pad/s 35;
    %subi 7, 0, 35;
    %part/s 8;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.2, 8;
    %pushi/vec4 7, 0, 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0x558006b68b70_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x558006b689a0_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x558006b68b70_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x558006b67f40_0, 4, 5;
    %jmp T_125.3;
T_125.2 ;
    %load/vec4 v0x558006b685e0_0;
    %load/vec4 v0x558006b68b70_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %muli 33, 0, 33;
    %subi 1, 0, 33;
    %part/s 1;
    %load/vec4 v0x558006b685e0_0;
    %load/vec4 v0x558006b68b70_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %muli 33, 0, 33;
    %subi 1, 0, 33;
    %pad/s 35;
    %subi 7, 0, 35;
    %part/s 8;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.4, 8;
    %pushi/vec4 8, 0, 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0x558006b68b70_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x558006b689a0_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x558006b68b70_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x558006b67f40_0, 4, 5;
    %jmp T_125.5;
T_125.4 ;
    %load/vec4 v0x558006b685e0_0;
    %load/vec4 v0x558006b68b70_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %muli 33, 0, 33;
    %subi 1, 0, 33;
    %part/s 1;
    %load/vec4 v0x558006b685e0_0;
    %load/vec4 v0x558006b68b70_0;
    %pad/s 34;
    %muli 33, 0, 34;
    %addi 22, 0, 34;
    %part/s 3;
    %concat/vec4; draw_concat_vec4
    %ix/load 5, 0, 0;
    %load/vec4 v0x558006b68b70_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x558006b689a0_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x558006b68b70_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x558006b67f40_0, 4, 5;
T_125.5 ;
T_125.3 ;
    %load/vec4 v0x558006b68b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558006b68b70_0, 0, 32;
    %jmp T_125.0;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0x558006b68040;
T_126 ;
    %wait E_0x558006a5dae0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558006b68c50_0, 0, 32;
T_126.0 ;
    %load/vec4 v0x558006b68c50_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_126.1, 5;
    %load/vec4 v0x558006b685e0_0;
    %load/vec4 v0x558006b68c50_0;
    %pad/s 34;
    %muli 33, 0, 34;
    %pushi/vec4 4294967290, 0, 32;
    %concati/vec4 3, 0, 2;
    %sub;
    %pad/s 36;
    %subi 11, 0, 36;
    %part/s 12;
    %ix/load 5, 0, 0;
    %load/vec4 v0x558006b68c50_0;
    %pad/s 33;
    %muli 12, 0, 33;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x558006b68870_0, 4, 5;
    %load/vec4 v0x558006b68c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558006b68c50_0, 0, 32;
    %jmp T_126.0;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x558006b67830;
T_127 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558006b689a0_0, 0, 4;
    %end;
    .thread T_127;
    .scope S_0x558006b67830;
T_128 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x558006b68870_0, 0, 12;
    %end;
    .thread T_128;
    .scope S_0x558006b67830;
T_129 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558006b68d30_0, 0, 1;
    %end;
    .thread T_129;
    .scope S_0x558006b67830;
T_130 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b686c0_0;
    %assign/vec4 v0x558006b68d30_0, 0;
    %jmp T_130;
    .thread T_130;
    .scope S_0x558006b34a70;
T_131 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b4cc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558006b533e0_0, 0;
    %load/vec4 v0x558006b4b1d0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558006b53110_0, 0;
    %jmp T_131.3;
T_131.2 ;
    %load/vec4 v0x558006b4b1d0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x558006b53110_0, 0;
T_131.3 ;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0x558006b53110_0;
    %assign/vec4 v0x558006b53110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558006b533e0_0, 0;
T_131.1 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0x558006b11740;
T_132 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558006b53110_0, 0, 8;
    %end;
    .thread T_132;
    .scope S_0x558006b11740;
T_133 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558006b533e0_0, 0, 1;
    %end;
    .thread T_133;
    .scope S_0x558006b09d90;
T_134 ;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x558006b85bc0_0, 0, 33;
    %end;
    .thread T_134;
    .scope S_0x558006b09d90;
T_135 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558006b85d00_0, 0, 1;
    %end;
    .thread T_135;
    .scope S_0x558006b09d90;
T_136 ;
    %wait E_0x558006a5dae0;
    %load/vec4 v0x558006b864e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %load/vec4 v0x558006b85e90_0;
    %pad/s 33;
    %load/vec4 v0x558006b863d0_0;
    %pad/s 33;
    %add;
    %assign/vec4 v0x558006b85bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558006b85d00_0, 0;
    %jmp T_136.1;
T_136.0 ;
    %load/vec4 v0x558006b85ac0_0;
    %assign/vec4 v0x558006b85bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558006b85d00_0, 0;
T_136.1 ;
    %jmp T_136;
    .thread T_136;
    .scope S_0x558006b15820;
T_137 ;
    %vpi_call/w 2 74 "$dumpfile", "traces.vcd" {0 0 0};
    %vpi_call/w 2 75 "$dumpvars" {0 0 0};
    %end;
    .thread T_137;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/parallel_perceptron/parallel_perceptron_tb.v";
    "./parallel_perceptron.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/activation/activation.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/activation/relu/relu.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/signed_cast/signed_cast.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/parallel_macc/parallel_macc.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/accumulator/acc.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/adder_tree/adder_tree.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/parallel_mult/parallel_mult.v";
