# Microchip Physical design constraints file

# Version: 2024.2 2024.2.0.13

# Design Name: TMR_TOP 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS , Package: FCG1152 , Speed grade: -1 

# Date generated: Mon Nov 24 13:07:31 2025 


#
# I/O constraints
#

set_io -port_name CLK_IN -DIRECTION INPUT -pin_name D13 -fixed false
set_io -port_name DISAGREE_LED -DIRECTION OUTPUT -pin_name AP14 -fixed false
set_io -port_name FAULT_LEDS\[0\] -DIRECTION OUTPUT -pin_name K25 -fixed false
set_io -port_name FAULT_LEDS\[1\] -DIRECTION OUTPUT -pin_name AE16 -fixed false
set_io -port_name FAULT_LEDS\[2\] -DIRECTION OUTPUT -pin_name A20 -fixed false
set_io -port_name HEARTBEAT_LED -DIRECTION OUTPUT -pin_name AN17 -fixed false
set_io -port_name LED_PATTERN\[0\] -DIRECTION OUTPUT -pin_name U9 -fixed false
set_io -port_name LED_PATTERN\[1\] -DIRECTION OUTPUT -pin_name V11 -fixed false
set_io -port_name LED_PATTERN\[2\] -DIRECTION OUTPUT -pin_name U11 -fixed false
set_io -port_name LED_PATTERN\[3\] -DIRECTION OUTPUT -pin_name U5 -fixed false
set_io -port_name LED_PATTERN\[4\] -DIRECTION OUTPUT -pin_name V12 -fixed false
set_io -port_name LED_PATTERN\[5\] -DIRECTION OUTPUT -pin_name U6 -fixed false
set_io -port_name LED_PATTERN\[6\] -DIRECTION OUTPUT -pin_name U4 -fixed false
set_io -port_name LED_PATTERN\[7\] -DIRECTION OUTPUT -pin_name W14 -fixed false
set_io -port_name RST_N_IN -DIRECTION INPUT -pin_name U12 -fixed false
set_io -port_name STATUS_LED -DIRECTION OUTPUT -pin_name W13 -fixed false

#
# Core cell constraints
#

set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[19\] -fixed false -x 155 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[30\] -fixed false -x 307 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[1\] -fixed false -x 315 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[21\] -fixed false -x 112 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30\[25\] -fixed false -x 179 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2123_2 -fixed false -x 322 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7_1\[29\] -fixed false -x 191 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/p_APB_0_Read.prdata18 -fixed false -x 37 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_i_retr -fixed false -x 175 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3\[15\] -fixed false -x 143 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel -fixed false -x 146 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[2\] -fixed false -x 71 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_15_RNO -fixed false -x 287 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_0_a4_RNO\[3\] -fixed false -x 155 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[58\] -fixed false -x 301 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram1_\[1\] -fixed false -x 173 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o2_0\[13\] -fixed false -x 35 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[27\] -fixed false -x 155 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt\[5\] -fixed false -x 154 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[23\] -fixed false -x 155 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2\[24\] -fixed false -x 215 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[3\] -fixed false -x 45 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[27\] -fixed false -x 297 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[47\] -fixed false -x 214 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mstatus_sw_wr_sel -fixed false -x 107 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[17\] -fixed false -x 289 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[25\] -fixed false -x 230 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[17\] -fixed false -x 248 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/valid_out -fixed false -x 125 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[14\] -fixed false -x 83 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[40\] -fixed false -x 311 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[22\] -fixed false -x 116 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[4\] -fixed false -x 159 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[16\] -fixed false -x 187 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex\[4\] -fixed false -x 204 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60_2\[0\] -fixed false -x 143 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_33 -fixed false -x 254 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[26\] -fixed false -x 112 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2122.rv32c_dec_mnemonic2122 -fixed false -x 335 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.gen_per_trig_tdata1\[0\].machine_sw_wr_tdata1_mcontrol_execute_wr_en_1 -fixed false -x 107 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv\[1\] -fixed false -x 210 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st\[1\] -fixed false -x 72 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_sn_m4 -fixed false -x 287 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[27\] -fixed false -x 203 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[15\] -fixed false -x 69 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[26\] -fixed false -x 272 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[5\] -fixed false -x 161 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex\[2\] -fixed false -x 237 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[11\] -fixed false -x 83 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_dummy_target -fixed false -x 185 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[5\] -fixed false -x 127 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/fetch_ptr_sel_1\[0\] -fixed false -x 190 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_40 -fixed false -x 334 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[8\] -fixed false -x 274 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[26\] -fixed false -x 282 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[5\] -fixed false -x 212 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54\[3\] -fixed false -x 154 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[13\] -fixed false -x 251 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_o2_0 -fixed false -x 335 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[1\] -fixed false -x 117 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[27\] -fixed false -x 90 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNITIVIU\[6\] -fixed false -x 59 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[14\] -fixed false -x 166 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[31\] -fixed false -x 268 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4912_0 -fixed false -x 323 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[28\] -fixed false -x 239 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[1\] -fixed false -x 76 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/N_9_i -fixed false -x 116 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[20\] -fixed false -x 202 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[21\] -fixed false -x 251 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un6_Tc0_h_En_0_a3 -fixed false -x 83 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[37\] -fixed false -x 65 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[17\] -fixed false -x 293 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7_1\[28\] -fixed false -x 167 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[28\] -fixed false -x 143 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[4\] -fixed false -x 206 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847_3 -fixed false -x 323 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[15\] -fixed false -x 307 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[0\] -fixed false -x 117 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[18\] -fixed false -x 70 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_28_2\[31\] -fixed false -x 167 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[1\].buff_data\[1\]\[9\] -fixed false -x 137 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[14\] -fixed false -x 250 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[16\] -fixed false -x 154 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[5\] -fixed false -x 77 -y 184
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_u_2\[0\] -fixed false -x 287 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[15\] -fixed false -x 215 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[17\] -fixed false -x 202 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3\[6\] -fixed false -x 155 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[23\] -fixed false -x 73 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_rd_ptr_0_0\[0\] -fixed false -x 124 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[21\] -fixed false -x 49 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data\[27\] -fixed false -x 71 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[2\] -fixed false -x 179 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[14\] -fixed false -x 44 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_iv_RNO\[1\] -fixed false -x 286 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr\[0\] -fixed false -x 156 -y 184
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[24\] -fixed false -x 232 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[27\] -fixed false -x 133 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[15\] -fixed false -x 55 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m31 -fixed false -x 322 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[16\] -fixed false -x 224 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[19\] -fixed false -x 272 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[31\] -fixed false -x 231 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[7\] -fixed false -x 209 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[18\] -fixed false -x 142 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex -fixed false -x 226 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_u\[0\] -fixed false -x 321 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[28\] -fixed false -x 25 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[0\] -fixed false -x 191 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[24\] -fixed false -x 294 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3\[11\] -fixed false -x 250 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[6\] -fixed false -x 191 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[4\] -fixed false -x 190 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[25\] -fixed false -x 145 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0\[5\] -fixed false -x 69 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_3_RNITJA462 -fixed false -x 221 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[6\] -fixed false -x 273 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_taken_0_N_4L6 -fixed false -x 159 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[29\] -fixed false -x 54 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[11\] -fixed false -x 307 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[25\] -fixed false -x 197 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[4\] -fixed false -x 32 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[24\] -fixed false -x 290 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_10_RNO -fixed false -x 294 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram1_\[2\] -fixed false -x 136 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_buff_fence_os_1\[0\] -fixed false -x 103 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_14 -fixed false -x 274 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[27\] -fixed false -x 279 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[50\] -fixed false -x 96 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand1_mux_sel_0_a2_0_2\[0\] -fixed false -x 287 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_2 -fixed false -x 251 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851_2 -fixed false -x 306 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_12_RNO -fixed false -x 274 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtvec_sw_rd_sel_1 -fixed false -x 178 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[22\] -fixed false -x 59 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb\[1\] -fixed false -x 93 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0_a2_1\[2\] -fixed false -x 78 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_0 -fixed false -x 335 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex\[0\] -fixed false -x 236 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[12\] -fixed false -x 131 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_3 -fixed false -x 311 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54\[5\] -fixed false -x 201 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[21\] -fixed false -x 295 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[5\] -fixed false -x 125 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_implicit_pseudo_instr_ex -fixed false -x 269 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[19\] -fixed false -x 47 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[0\] -fixed false -x 131 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0_iv_2\[1\] -fixed false -x 275 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_8_3 -fixed false -x 250 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un17_lsu_resp_ready_2_0_0_o3 -fixed false -x 124 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[31\] -fixed false -x 287 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_1 -fixed false -x 263 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[8\] -fixed false -x 58 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[14\] -fixed false -x 279 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[31\] -fixed false -x 141 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[20\] -fixed false -x 239 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[2\] -fixed false -x 214 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[50\] -fixed false -x 319 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[28\] -fixed false -x 43 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[3\] -fixed false -x 104 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_94\[16\] -fixed false -x 131 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_15_RNO_0 -fixed false -x 286 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[22\] -fixed false -x 215 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a0_0_RNIPDUAH -fixed false -x 165 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[17\] -fixed false -x 180 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[14\] -fixed false -x 287 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_7_0 -fixed false -x 183 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[31\] -fixed false -x 71 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a6_0\[0\] -fixed false -x 286 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[30\] -fixed false -x 237 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv\[2\] -fixed false -x 236 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_17 -fixed false -x 239 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[26\] -fixed false -x 12 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div.un11_start_div -fixed false -x 203 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs2_rd_valid_u_1_0 -fixed false -x 264 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[5\] -fixed false -x 78 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig\[8\] -fixed false -x 39 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[9\] -fixed false -x 175 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO\[30\] -fixed false -x 294 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[20\] -fixed false -x 238 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[33\] -fixed false -x 190 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[17\] -fixed false -x 44 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[10\] -fixed false -x 47 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO\[1\] -fixed false -x 235 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[15\] -fixed false -x 267 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid_10_0 -fixed false -x 143 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_o6_1\[1\] -fixed false -x 290 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[14\] -fixed false -x 241 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[17\] -fixed false -x 226 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[56\] -fixed false -x 83 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex\[10\] -fixed false -x 261 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[9\] -fixed false -x 36 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2112_RNIFPQ2J -fixed false -x 310 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[5\] -fixed false -x 305 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[16\] -fixed false -x 134 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[1\] -fixed false -x 146 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[23\] -fixed false -x 50 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[25\] -fixed false -x 197 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_a3_0 -fixed false -x 233 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_error\[0\] -fixed false -x 92 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[12\] -fixed false -x 142 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[59\] -fixed false -x 94 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[4\] -fixed false -x 213 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[28\] -fixed false -x 222 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_inhibit_ex -fixed false -x 189 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[3\] -fixed false -x 268 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[11\] -fixed false -x 226 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic846_9 -fixed false -x 310 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3\[9\] -fixed false -x 126 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a2_5 -fixed false -x 242 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt\[4\] -fixed false -x 151 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[16\] -fixed false -x 107 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[18\] -fixed false -x 213 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNILCMAF5 -fixed false -x 179 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[25\] -fixed false -x 290 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[14\] -fixed false -x 151 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[25\] -fixed false -x 83 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[14\] -fixed false -x 298 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[30\] -fixed false -x 239 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_6\[5\] -fixed false -x 262 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr_1_cZ\[2\] -fixed false -x 131 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_RNO -fixed false -x 263 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[3\] -fixed false -x 44 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_1_1_RNICQ38C3 -fixed false -x 178 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata1_mcontrol_execute/gen_bit_reset.state_val_12_u\[0\] -fixed false -x 131 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_6 -fixed false -x 286 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[20\] -fixed false -x 142 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[42\] -fixed false -x 79 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO\[21\] -fixed false -x 249 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[27\] -fixed false -x 296 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[14\] -fixed false -x 299 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[29\] -fixed false -x 279 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[24\] -fixed false -x 288 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[16\] -fixed false -x 134 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2\[11\] -fixed false -x 129 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/gnt_0_a3_0\[1\] -fixed false -x 72 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]_RNIH6VA25\[7\] -fixed false -x 174 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m5_i_a4_0_3 -fixed false -x 185 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[8\] -fixed false -x 137 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0_a2_3_4 -fixed false -x 193 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[25\] -fixed false -x 176 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[2\] -fixed false -x 190 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[23\] -fixed false -x 57 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[1\] -fixed false -x 95 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic848_2 -fixed false -x 299 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[23\] -fixed false -x 286 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[22\] -fixed false -x 43 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[5\] -fixed false -x 166 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[14\] -fixed false -x 96 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_u_1_0 -fixed false -x 176 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[10\] -fixed false -x 129 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0\[27\] -fixed false -x 191 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_2\[0\] -fixed false -x 156 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv\[11\] -fixed false -x 263 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m\[18\] -fixed false -x 285 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate\[6\] -fixed false -x 335 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[5\] -fixed false -x 155 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[17\] -fixed false -x 153 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[14\] -fixed false -x 95 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[20\] -fixed false -x 268 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[8\] -fixed false -x 39 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[0\] -fixed false -x 168 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[28\] -fixed false -x 106 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg\[0\] -fixed false -x 181 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_27_RNO -fixed false -x 289 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un7_cpu_d_resp_error_rd_3 -fixed false -x 121 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[23\] -fixed false -x 264 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_RNO\[1\] -fixed false -x 229 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr\[10\] -fixed false -x 183 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_o3\[1\] -fixed false -x 311 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[7\] -fixed false -x 272 -y 250
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[10\] -fixed false -x 165 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[13\] -fixed false -x 110 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[12\] -fixed false -x 52 -y 229
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3_2\[2\] -fixed false -x 47 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_N_8_mux_i_N_2L1 -fixed false -x 215 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[14\] -fixed false -x 251 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2\[1\] -fixed false -x 37 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[31\] -fixed false -x 40 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[21\] -fixed false -x 281 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_o3 -fixed false -x 114 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[13\] -fixed false -x 305 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[37\] -fixed false -x 311 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[6\] -fixed false -x 259 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33\[2\] -fixed false -x 165 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_drop\[0\] -fixed false -x 147 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_24_RNO -fixed false -x 267 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[28\] -fixed false -x 258 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_state\[0\]_3\[1\] -fixed false -x 146 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_rd_ptr_0_0\[0\] -fixed false -x 163 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[15\] -fixed false -x 192 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[60\] -fixed false -x 321 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[27\] -fixed false -x 235 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32m_dec_mnemonic -fixed false -x 248 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[23\] -fixed false -x 152 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[6\] -fixed false -x 178 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_11 -fixed false -x 299 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_RNIHMEII -fixed false -x 207 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[11\] -fixed false -x 160 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[19\] -fixed false -x 107 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.N_1590_i -fixed false -x 174 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[10\] -fixed false -x 179 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[8\] -fixed false -x 172 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2112.rv32c_dec_mnemonic2112 -fixed false -x 335 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z\[3\] -fixed false -x 184 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result194_0_a2_1 -fixed false -x 178 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un10_buff_resp_head_compressed -fixed false -x 94 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.per_trigger_debug\[0\] -fixed false -x 166 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[30\] -fixed false -x 75 -y 184
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[6\] -fixed false -x 224 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[56\] -fixed false -x 84 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[21\] -fixed false -x 115 -y 211
set_location -inst_name FUNCTIONAL_OUTPUTS/led_pattern\[1\] -fixed false -x 17 -y 238
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[17\] -fixed false -x 227 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_2 -fixed false -x 249 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[17\] -fixed false -x 267 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op_ex_RNIMV09D2\[0\] -fixed false -x 111 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11\[31\] -fixed false -x 154 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/wfi -fixed false -x 203 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46\[6\] -fixed false -x 214 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_0_RNO -fixed false -x 323 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram1_\[6\] -fixed false -x 125 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_wr_strb\[1\] -fixed false -x 135 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[8\] -fixed false -x 207 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_or\[0\] -fixed false -x 106 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/is_locked_2 -fixed false -x 75 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/toggle_hart_soft_reset -fixed false -x 121 -y 232
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[1\] -fixed false -x 110 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[12\] -fixed false -x 143 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[16\] -fixed false -x 227 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[1\] -fixed false -x 173 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_3\[2\] -fixed false -x 279 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[18\] -fixed false -x 147 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[5\] -fixed false -x 79 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[31\] -fixed false -x 280 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNI3PVIU\[8\] -fixed false -x 40 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex\[2\] -fixed false -x 214 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[9\] -fixed false -x 207 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[25\] -fixed false -x 110 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[26\] -fixed false -x 203 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata1_mcontrol_execute/gen_bit_reset.state_val_RNO\[0\] -fixed false -x 150 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_next_iab_rd_alignment_0_sqmuxa_RNO -fixed false -x 95 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958 -fixed false -x 311 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[27\] -fixed false -x 44 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex -fixed false -x 227 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[11\] -fixed false -x 39 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/stall_retr -fixed false -x 163 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[11\] -fixed false -x 69 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[14\] -fixed false -x 44 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[31\] -fixed false -x 154 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_14_RNO_0 -fixed false -x 289 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[26\] -fixed false -x 270 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[40\] -fixed false -x 187 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_ready_reg_RNO -fixed false -x 161 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_8 -fixed false -x 285 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[1\] -fixed false -x 111 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[6\] -fixed false -x 57 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[39\] -fixed false -x 184 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_strb\[0\] -fixed false -x 128 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[31\] -fixed false -x 135 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2123_2 -fixed false -x 333 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[11\] -fixed false -x 141 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_1\[1\] -fixed false -x 299 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[11\] -fixed false -x 20 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_instr_decoded_iv_1 -fixed false -x 310 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[28\] -fixed false -x 277 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_a4_0 -fixed false -x 171 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[22\] -fixed false -x 163 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_41\[8\] -fixed false -x 188 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[12\] -fixed false -x 120 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/clr_wfi_waiting_0_RNIG2V2L2 -fixed false -x 161 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[20\] -fixed false -x 14 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[11\] -fixed false -x 154 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[22\] -fixed false -x 301 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[0\] -fixed false -x 143 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[16\] -fixed false -x 108 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[2\] -fixed false -x 59 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2121.rv32c_dec_mnemonic2121_1_1 -fixed false -x 305 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[14\] -fixed false -x 167 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_flush -fixed false -x 171 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[9\] -fixed false -x 272 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[10\] -fixed false -x 210 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_3_0_m1_e_1 -fixed false -x 181 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[28\] -fixed false -x 78 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_o8 -fixed false -x 334 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_1\[15\] -fixed false -x 179 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_21_RNO_0 -fixed false -x 262 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[17\] -fixed false -x 263 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv\[4\] -fixed false -x 204 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[59\] -fixed false -x 328 -y 244
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[16\] -fixed false -x 159 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78\[24\] -fixed false -x 130 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNIOPI3E\[16\] -fixed false -x 59 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel -fixed false -x 105 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_implicit_pseudo_instr_ex_2 -fixed false -x 173 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[22\] -fixed false -x 42 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1\[0\] -fixed false -x 111 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[18\] -fixed false -x 137 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[31\] -fixed false -x 238 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[29\] -fixed false -x 296 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[21\] -fixed false -x 225 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0\[30\] -fixed false -x 239 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14\[13\] -fixed false -x 166 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_0_2\[1\] -fixed false -x 298 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4913_3 -fixed false -x 331 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram1_\[0\] -fixed false -x 176 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data\[0\]\[9\] -fixed false -x 143 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[30\] -fixed false -x 183 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.gen_per_trig_tdata1\[0\].machine_sw_wr_tdata2_match_data_wr_en_0 -fixed false -x 104 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[16\] -fixed false -x 58 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNI3D6BJ\[24\] -fixed false -x 155 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[41\] -fixed false -x 307 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[25\] -fixed false -x 307 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[19\] -fixed false -x 143 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0\[12\] -fixed false -x 237 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[24\] -fixed false -x 131 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[12\] -fixed false -x 265 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[20\] -fixed false -x 275 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[18\] -fixed false -x 259 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[29\] -fixed false -x 295 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_0_0\[0\] -fixed false -x 321 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14\[17\] -fixed false -x 165 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851_1 -fixed false -x 310 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[43\] -fixed false -x 297 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[2\] -fixed false -x 267 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[7\] -fixed false -x 208 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1 -fixed false -x 247 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[5\] -fixed false -x 95 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[12\] -fixed false -x 253 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[29\] -fixed false -x 56 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[25\] -fixed false -x 228 -y 244
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid43 -fixed false -x 118 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[24\] -fixed false -x 146 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[7\] -fixed false -x 272 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/wr_en_data_or_0 -fixed false -x 96 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[4\] -fixed false -x 49 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[3\] -fixed false -x 100 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[2\] -fixed false -x 178 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv\[6\] -fixed false -x 326 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_N_3L3_1 -fixed false -x 177 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[13\] -fixed false -x 71 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[17\] -fixed false -x 219 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[30\] -fixed false -x 238 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[4\] -fixed false -x 70 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[46\] -fixed false -x 204 -y 238
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[16\] -fixed false -x 259 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[24\] -fixed false -x 100 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[17\] -fixed false -x 295 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_40_RNI81JAB -fixed false -x 333 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[1\] -fixed false -x 164 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_i_req_ready -fixed false -x 157 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0\[2\] -fixed false -x 215 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[22\] -fixed false -x 167 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[1\] -fixed false -x 312 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_2_2\[1\] -fixed false -x 262 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[7\] -fixed false -x 47 -y 229
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un5_mul_mc_0_a2_RNI4EI7B -fixed false -x 200 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_state\[0\]\[3\] -fixed false -x 146 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIVA8BJ\[31\] -fixed false -x 141 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[13\] -fixed false -x 60 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un9_cpu_d_resp_valid_sig_3 -fixed false -x 142 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr\[1\] -fixed false -x 261 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[31\] -fixed false -x 238 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[13\] -fixed false -x 309 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_rep1 -fixed false -x 272 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_3_RNO -fixed false -x 249 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[11\] -fixed false -x 260 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[18\] -fixed false -x 195 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[4\] -fixed false -x 212 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[5\] -fixed false -x 154 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[11\] -fixed false -x 164 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[5\] -fixed false -x 270 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[15\] -fixed false -x 274 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[20\] -fixed false -x 227 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[15\] -fixed false -x 115 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_8_0_RNO -fixed false -x 240 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_write -fixed false -x 119 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[27\] -fixed false -x 298 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[19\] -fixed false -x 272 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[2\] -fixed false -x 212 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30\[28\] -fixed false -x 141 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[20\] -fixed false -x 222 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[12\] -fixed false -x 263 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[2\] -fixed false -x 48 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_wr_ptr_0\[0\] -fixed false -x 141 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[0\] -fixed false -x 218 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_complete_qual_0_1 -fixed false -x 131 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_RNO -fixed false -x 284 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[28\] -fixed false -x 270 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[4\] -fixed false -x 156 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[14\] -fixed false -x 73 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[35\] -fixed false -x 189 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[7\] -fixed false -x 45 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[47\] -fixed false -x 214 -y 238
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0\[5\] -fixed false -x 195 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46\[3\] -fixed false -x 125 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[13\] -fixed false -x 70 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gpr_wr_data_retr_3_2\[4\] -fixed false -x 163 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_RNI0LJ4G -fixed false -x 177 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[30\] -fixed false -x 104 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[31\] -fixed false -x 239 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_RNO\[1\] -fixed false -x 72 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[16\] -fixed false -x 200 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[25\] -fixed false -x 300 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2 -fixed false -x 243 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un17_trap_val -fixed false -x 227 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[46\] -fixed false -x 73 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[18\] -fixed false -x 118 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m26_1 -fixed false -x 273 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78\[18\] -fixed false -x 215 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5s4 -fixed false -x 226 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[5\] -fixed false -x 191 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[52\] -fixed false -x 325 -y 232
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0\[13\] -fixed false -x 190 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[22\] -fixed false -x 214 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[24\] -fixed false -x 320 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data\[6\] -fixed false -x 145 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[16\] -fixed false -x 304 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[29\] -fixed false -x 36 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m12_1 -fixed false -x 270 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[15\] -fixed false -x 250 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[22\] -fixed false -x 269 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNI3B4BJ\[15\] -fixed false -x 136 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[57\] -fixed false -x 329 -y 232
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_1_0 -fixed false -x 186 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7\[1\] -fixed false -x 163 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[25\] -fixed false -x 129 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[13\] -fixed false -x 280 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_0 -fixed false -x 131 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[9\] -fixed false -x 120 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_mnemonic4934.rv32i_dec_mnemonic4934_1 -fixed false -x 237 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[4\] -fixed false -x 167 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_valid_reg -fixed false -x 184 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[0\] -fixed false -x 222 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0\[2\] -fixed false -x 213 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[4\] -fixed false -x 197 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_21_RNO -fixed false -x 261 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/update_result_reg_RNIIGG6J -fixed false -x 161 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/instr_is_lsu_ldstr_reg_ex -fixed false -x 196 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[30\] -fixed false -x 153 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[17\] -fixed false -x 245 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_o2_0 -fixed false -x 245 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[9\] -fixed false -x 67 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[54\] -fixed false -x 307 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[57\] -fixed false -x 329 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_4 -fixed false -x 308 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/gen_bit_reset.state_val_12_0\[0\] -fixed false -x 209 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[18\] -fixed false -x 237 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_0_a1_0_0 -fixed false -x 178 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[5\] -fixed false -x 262 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[8\] -fixed false -x 130 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[5\] -fixed false -x 135 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[1\] -fixed false -x 25 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un19_cpu_d_resp_rd_data_sig\[3\] -fixed false -x 154 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1__RNIEVQGL\[3\] -fixed false -x 106 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr\[2\] -fixed false -x 203 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[6\] -fixed false -x 54 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17 -fixed false -x 309 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[34\] -fixed false -x 185 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[22\] -fixed false -x 276 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/req_masked\[1\] -fixed false -x 160 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[6\] -fixed false -x 91 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/lsu_req_valid_1 -fixed false -x 156 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_m_1\[4\] -fixed false -x 347 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex\[1\] -fixed false -x 251 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[7\] -fixed false -x 99 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11\[30\] -fixed false -x 155 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mepc_sw_wr_sel_1 -fixed false -x 219 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[12\] -fixed false -x 103 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_wr_strb\[0\] -fixed false -x 138 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul_ack_RNIURHIJ -fixed false -x 163 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[12\] -fixed false -x 215 -y 244
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_req_count_2_1 -fixed false -x 113 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_0_1 -fixed false -x 214 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_c -fixed false -x 137 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[21\] -fixed false -x 285 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate\[31\] -fixed false -x 262 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un3_buff_resp_head_uncompressed_full_0 -fixed false -x 93 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[3\] -fixed false -x 200 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a2_6\[0\] -fixed false -x 320 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_10\[31\] -fixed false -x 190 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m19 -fixed false -x 308 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[13\] -fixed false -x 188 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[13\] -fixed false -x 240 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[31\] -fixed false -x 286 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_2\[3\] -fixed false -x 95 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO_0\[3\] -fixed false -x 256 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[11\] -fixed false -x 39 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[30\] -fixed false -x 237 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60\[4\] -fixed false -x 141 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[8\] -fixed false -x 249 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[17\] -fixed false -x 48 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/emi_resp_head_uncompressed_full_RNI29479 -fixed false -x 94 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[19\] -fixed false -x 142 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[18\] -fixed false -x 46 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0_iv_0\[3\] -fixed false -x 193 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_621_N_6_i_RNO_0 -fixed false -x 232 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[14\] -fixed false -x 153 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[24\] -fixed false -x 59 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig\[23\] -fixed false -x 25 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[28\] -fixed false -x 143 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[13\] -fixed false -x 227 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_o6\[1\] -fixed false -x 297 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1\[30\] -fixed false -x 166 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[34\] -fixed false -x 185 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[16\] -fixed false -x 245 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[3\] -fixed false -x 56 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[20\] -fixed false -x 226 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_lsu_op_ex_1_cZ\[1\] -fixed false -x 206 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[4\] -fixed false -x 143 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[28\] -fixed false -x 290 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0__RNI0I8B6\[1\] -fixed false -x 141 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[22\] -fixed false -x 309 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[11\] -fixed false -x 226 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[14\] -fixed false -x 312 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_m_env_call_retr -fixed false -x 181 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[19\] -fixed false -x 178 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[27\] -fixed false -x 90 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[4\] -fixed false -x 176 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[1\] -fixed false -x 115 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[22\] -fixed false -x 235 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[29\] -fixed false -x 322 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[10\] -fixed false -x 167 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[25\] -fixed false -x 192 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[13\] -fixed false -x 108 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[1\] -fixed false -x 188 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_2\[2\] -fixed false -x 298 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[19\] -fixed false -x 248 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[1\].buff_valid\[1\] -fixed false -x 140 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0\[20\] -fixed false -x 236 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[4\] -fixed false -x 90 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_gpr_ded_reset_reg/wr_en_data_or -fixed false -x 83 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_8_RNO -fixed false -x 246 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[60\] -fixed false -x 329 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[29\] -fixed false -x 237 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0_0_RNIL53VB1 -fixed false -x 226 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[30\] -fixed false -x 166 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[19\] -fixed false -x 275 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un18_lsu_op_str_ex_2 -fixed false -x 177 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_1_RNO_0 -fixed false -x 187 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[20\] -fixed false -x 59 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[25\] -fixed false -x 298 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8\[31\] -fixed false -x 285 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78\[21\] -fixed false -x 224 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr -fixed false -x 161 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_0_2_sx -fixed false -x 209 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78\[23\] -fixed false -x 153 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_2\[1\] -fixed false -x 74 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_4_2_RNIGS5I11 -fixed false -x 238 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[10\] -fixed false -x 203 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_RNO\[0\] -fixed false -x 260 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[8\] -fixed false -x 184 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_1 -fixed false -x 256 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram1_\[3\] -fixed false -x 122 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[27\] -fixed false -x 189 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[13\] -fixed false -x 82 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m22_2_0 -fixed false -x 287 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2_5 -fixed false -x 298 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[11\] -fixed false -x 47 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[22\] -fixed false -x 189 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[18\] -fixed false -x 178 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[10\] -fixed false -x 50 -y 229
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[58\] -fixed false -x 86 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[15\] -fixed false -x 86 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[1\] -fixed false -x 141 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_0_RNISRDG8 -fixed false -x 227 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[17\] -fixed false -x 56 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_cZ\[1\] -fixed false -x 239 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[14\] -fixed false -x 241 -y 244
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[8\] -fixed false -x 129 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3\[5\] -fixed false -x 68 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_resp_complete_1_0 -fixed false -x 93 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[25\] -fixed false -x 14 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[17\] -fixed false -x 179 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[3\] -fixed false -x 124 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[9\] -fixed false -x 223 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[24\] -fixed false -x 294 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr\[9\] -fixed false -x 182 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_wr_ptr\[0\] -fixed false -x 154 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[28\] -fixed false -x 202 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[4\] -fixed false -x 170 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_uncompressed_half_RNIOSTI2 -fixed false -x 91 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[42\] -fixed false -x 186 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14\[24\] -fixed false -x 142 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[1\] -fixed false -x 74 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4916_1_0 -fixed false -x 296 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m9x -fixed false -x 299 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[20\] -fixed false -x 227 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14\[25\] -fixed false -x 167 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[4\] -fixed false -x 143 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_0\[0\] -fixed false -x 287 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[8\] -fixed false -x 235 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[3\] -fixed false -x 141 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[20\] -fixed false -x 117 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[3\] -fixed false -x 103 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[14\] -fixed false -x 151 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2\[0\] -fixed false -x 127 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[13\] -fixed false -x 251 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8\[25\] -fixed false -x 284 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[8\] -fixed false -x 33 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12 -fixed false -x 251 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[38\] -fixed false -x 180 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[20\] -fixed false -x 69 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO\[1\] -fixed false -x 236 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[7\] -fixed false -x 123 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[26\] -fixed false -x 279 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[19\] -fixed false -x 247 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/wfi_waiting_reg6 -fixed false -x 158 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[24\] -fixed false -x 53 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[58\] -fixed false -x 228 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[31\] -fixed false -x 137 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[11\] -fixed false -x 276 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[17\] -fixed false -x 225 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/is_locked -fixed false -x 193 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/next_buff_valid\[1\] -fixed false -x 140 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNI1B6BJ\[23\] -fixed false -x 147 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[8\] -fixed false -x 128 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_wfi_ex -fixed false -x 203 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un7_trap_val -fixed false -x 216 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_fence_i_ex -fixed false -x 262 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[8\] -fixed false -x 155 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_3\[2\] -fixed false -x 94 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr\[0\] -fixed false -x 111 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[62\] -fixed false -x 314 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[13\] -fixed false -x 261 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[20\] -fixed false -x 284 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_1\[19\] -fixed false -x 24 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[21\] -fixed false -x 284 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mie_sw_wr_sel -fixed false -x 177 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[26\] -fixed false -x 87 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[31\] -fixed false -x 219 -y 232
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[3\] -fixed false -x 196 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[24\] -fixed false -x 232 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[13\] -fixed false -x 250 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[9\] -fixed false -x 92 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv\[4\] -fixed false -x 232 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_63\[31\] -fixed false -x 152 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_ptr_0\[0\] -fixed false -x 129 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIV86BJ\[22\] -fixed false -x 113 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_result212_3_i_a2_0_1 -fixed false -x 199 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_resp_ready -fixed false -x 121 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_8\[3\] -fixed false -x 201 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr\[2\] -fixed false -x 184 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_6 -fixed false -x 160 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_reset_reg -fixed false -x 188 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast_x -fixed false -x 238 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[63\] -fixed false -x 91 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[26\] -fixed false -x 231 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[5\] -fixed false -x 227 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[0\] -fixed false -x 73 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].un1_lsu_flush -fixed false -x 148 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[10\] -fixed false -x 43 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_2_1 -fixed false -x 307 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[17\] -fixed false -x 203 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/next_buff_valid\[1\] -fixed false -x 159 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3\[4\] -fixed false -x 189 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_5 -fixed false -x 275 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[27\] -fixed false -x 202 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[18\] -fixed false -x 190 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[6\] -fixed false -x 207 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[0\] -fixed false -x 106 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[30\] -fixed false -x 274 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt\[0\] -fixed false -x 214 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_31_RNO -fixed false -x 202 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[45\] -fixed false -x 211 -y 238
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[48\] -fixed false -x 213 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m\[13\] -fixed false -x 166 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[20\] -fixed false -x 142 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_1_i_m3\[1\] -fixed false -x 239 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[10\] -fixed false -x 186 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_3_0_RNO -fixed false -x 251 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[29\] -fixed false -x 289 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_10 -fixed false -x 167 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_3_0 -fixed false -x 178 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[28\] -fixed false -x 236 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel_2_0 -fixed false -x 147 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[31\] -fixed false -x 94 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1\[8\] -fixed false -x 250 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtval_sw_rd_sel -fixed false -x 217 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stoptime/gen_bit_reset.state_val_12_u\[0\] -fixed false -x 159 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[7\] -fixed false -x 214 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0_RNI182JF\[20\] -fixed false -x 261 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4954_0_0 -fixed false -x 347 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[30\] -fixed false -x 165 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_85_2\[9\] -fixed false -x 200 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr4 -fixed false -x 120 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[15\] -fixed false -x 259 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[2\] -fixed false -x 38 -y 229
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[14\] -fixed false -x 296 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1 -fixed false -x 284 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_0_a3 -fixed false -x 72 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[3\] -fixed false -x 148 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11\[21\] -fixed false -x 178 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[30\] -fixed false -x 275 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_0_iv_RNO\[4\] -fixed false -x 325 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[28\] -fixed false -x 202 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[2\] -fixed false -x 142 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_10\[30\] -fixed false -x 165 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[22\] -fixed false -x 202 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46\[9\] -fixed false -x 189 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/state_val_14\[0\] -fixed false -x 157 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[15\] -fixed false -x 114 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m\[16\] -fixed false -x 167 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_1 -fixed false -x 191 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[11\] -fixed false -x 161 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux\[1\] -fixed false -x 93 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[24\] -fixed false -x 148 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places\[2\] -fixed false -x 187 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[22\] -fixed false -x 268 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0\[2\] -fixed false -x 215 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0\[0\] -fixed false -x 206 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[9\] -fixed false -x 93 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[15\] -fixed false -x 172 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[17\] -fixed false -x 282 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[3\] -fixed false -x 250 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_valid -fixed false -x 101 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[11\] -fixed false -x 81 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[18\] -fixed false -x 302 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[8\] -fixed false -x 212 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[27\] -fixed false -x 278 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex\[2\] -fixed false -x 247 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[14\] -fixed false -x 38 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_28_0_RNO -fixed false -x 287 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[0\] -fixed false -x 77 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op\[1\] -fixed false -x 252 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_cnst_0_a2_0_0\[0\] -fixed false -x 320 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_RNO_1 -fixed false -x 191 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[38\] -fixed false -x 302 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_cZ\[0\] -fixed false -x 237 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[2\] -fixed false -x 221 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[15\] -fixed false -x 157 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[9\] -fixed false -x 222 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[20\] -fixed false -x 203 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_mul_cnt_0_sqmuxa_fast -fixed false -x 157 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m\[2\] -fixed false -x 246 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/wfi_waiting_reg -fixed false -x 161 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[4\] -fixed false -x 60 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_27 -fixed false -x 306 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[31\] -fixed false -x 68 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[25\] -fixed false -x 277 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30\[24\] -fixed false -x 127 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_1\[15\] -fixed false -x 34 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2_fast -fixed false -x 243 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m\[12\] -fixed false -x 166 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[39\] -fixed false -x 67 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[2\] -fixed false -x 43 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[23\] -fixed false -x 71 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[26\] -fixed false -x 196 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[15\] -fixed false -x 124 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[6\] -fixed false -x 224 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[5\] -fixed false -x 24 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand1_mux_sel_1_0_iv\[1\] -fixed false -x 229 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_o2\[0\] -fixed false -x 319 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_2 -fixed false -x 245 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_13_RNO_0 -fixed false -x 243 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[22\] -fixed false -x 303 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4927 -fixed false -x 346 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data\[27\] -fixed false -x 289 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_29_7 -fixed false -x 299 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dpc_debugger_rd_sel -fixed false -x 142 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_o3_0_0 -fixed false -x 130 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/Tc0_l_En -fixed false -x 47 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9_0 -fixed false -x 225 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[22\] -fixed false -x 213 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[29\] -fixed false -x 275 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mepc_sw_rd_sel -fixed false -x 214 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[25\] -fixed false -x 300 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[9\] -fixed false -x 162 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_subsys_cfg_0_a2 -fixed false -x 268 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[20\] -fixed false -x 221 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m5 -fixed false -x 289 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[4\] -fixed false -x 183 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[0\] -fixed false -x 226 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_op_sel_ex\[1\] -fixed false -x 224 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0_0\[4\] -fixed false -x 322 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a2_1_3\[0\] -fixed false -x 318 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count\[1\] -fixed false -x 114 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[7\] -fixed false -x 215 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0_RNI7Q2DF -fixed false -x 221 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[26\] -fixed false -x 202 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[14\] -fixed false -x 108 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[19\] -fixed false -x 114 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0 -fixed false -x 191 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4912_0_0 -fixed false -x 334 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[21\] -fixed false -x 224 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data\[0\]\[2\] -fixed false -x 159 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[5\] -fixed false -x 178 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid36 -fixed false -x 77 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[12\] -fixed false -x 277 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_valid_reg -fixed false -x 181 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_ready_reg -fixed false -x 131 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op_ex\[1\] -fixed false -x 255 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[14\] -fixed false -x 179 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[18\] -fixed false -x 102 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO\[22\] -fixed false -x 245 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_2_2\[0\] -fixed false -x 198 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6\[3\] -fixed false -x 165 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[28\] -fixed false -x 253 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[8\] -fixed false -x 126 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_0 -fixed false -x 158 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[12\] -fixed false -x 203 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_0\[1\] -fixed false -x 239 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[25\] -fixed false -x 150 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[5\] -fixed false -x 181 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO\[3\] -fixed false -x 230 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[2\] -fixed false -x 221 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[26\] -fixed false -x 46 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[51\] -fixed false -x 103 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNIEB3SG\[22\] -fixed false -x 43 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic852_0_0 -fixed false -x 286 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[27\] -fixed false -x 269 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_22 -fixed false -x 304 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].un1_lsu_flush -fixed false -x 154 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[38\] -fixed false -x 65 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2119_1 -fixed false -x 333 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[13\] -fixed false -x 166 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[21\] -fixed false -x 142 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_debug_enter_req_ex -fixed false -x 174 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[26\] -fixed false -x 260 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[3\] -fixed false -x 87 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[3\] -fixed false -x 118 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[17\] -fixed false -x 288 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[30\] -fixed false -x 285 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[20\] -fixed false -x 190 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[7\] -fixed false -x 214 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[5\] -fixed false -x 226 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[10\] -fixed false -x 215 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_trap_ret_ex -fixed false -x 200 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[29\] -fixed false -x 295 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[5\] -fixed false -x 94 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[5\] -fixed false -x 125 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2_rep2 -fixed false -x 239 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[11\] -fixed false -x 166 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[11\] -fixed false -x 141 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[27\] -fixed false -x 41 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[8\] -fixed false -x 169 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_valid_reg -fixed false -x 182 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_wr_strb\[1\] -fixed false -x 158 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shift_op_complete_ex_s_RNIMBGND -fixed false -x 226 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_0\[1\] -fixed false -x 286 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_0_0 -fixed false -x 139 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO_1\[3\] -fixed false -x 260 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_20_RNO -fixed false -x 312 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1\[0\] -fixed false -x 141 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]_RNIVBEUI\[4\] -fixed false -x 121 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[19\] -fixed false -x 240 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78\[22\] -fixed false -x 214 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[16\] -fixed false -x 310 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_36\[9\] -fixed false -x 154 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[30\] -fixed false -x 274 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[16\] -fixed false -x 239 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4928_2 -fixed false -x 333 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3\[14\] -fixed false -x 249 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[60\] -fixed false -x 88 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960_4 -fixed false -x 298 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[30\] -fixed false -x 292 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[29\] -fixed false -x 295 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[23\] -fixed false -x 259 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[2\] -fixed false -x 240 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[11\] -fixed false -x 225 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[24\] -fixed false -x 92 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[14\] -fixed false -x 93 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_2_0 -fixed false -x 152 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/illegal_instr_retr -fixed false -x 183 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[19\] -fixed false -x 250 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[15\] -fixed false -x 113 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[27\] -fixed false -x 236 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_1 -fixed false -x 292 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_a1_0 -fixed false -x 225 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[20\] -fixed false -x 139 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[11\] -fixed false -x 178 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[61\] -fixed false -x 331 -y 244
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[26\] -fixed false -x 201 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[26\] -fixed false -x 154 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[25\] -fixed false -x 55 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[39\] -fixed false -x 308 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_2\[18\] -fixed false -x 213 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel_7 -fixed false -x 130 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m17 -fixed false -x 342 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[26\] -fixed false -x 309 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[16\] -fixed false -x 302 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[21\] -fixed false -x 242 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[62\] -fixed false -x 90 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[3\] -fixed false -x 133 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result191_0_a2_0 -fixed false -x 197 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[22\] -fixed false -x 62 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNILEQ6KE -fixed false -x 176 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[20\] -fixed false -x 142 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[13\] -fixed false -x 208 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[45\] -fixed false -x 306 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[25\] -fixed false -x 213 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[29\] -fixed false -x 268 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[26\] -fixed false -x 53 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[19\] -fixed false -x 293 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[17\] -fixed false -x 83 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_0_sx -fixed false -x 190 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2115 -fixed false -x 298 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[4\] -fixed false -x 68 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4\[0\] -fixed false -x 112 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_mode_exit_i -fixed false -x 159 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i\[7\] -fixed false -x 35 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[8\] -fixed false -x 177 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[7\] -fixed false -x 37 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[10\] -fixed false -x 216 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[21\] -fixed false -x 54 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data\[0\]\[0\] -fixed false -x 177 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_next_iab_rd_alignment_1_sqmuxa_tz -fixed false -x 130 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_8\[7\] -fixed false -x 155 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_2\[16\] -fixed false -x 130 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[19\] -fixed false -x 266 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[10\] -fixed false -x 81 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1\[5\] -fixed false -x 260 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[11\] -fixed false -x 39 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO\[3\] -fixed false -x 235 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[15\] -fixed false -x 67 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2116_9 -fixed false -x 334 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[10\] -fixed false -x 142 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[13\] -fixed false -x 247 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11\[20\] -fixed false -x 154 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_20_RNO_0 -fixed false -x 259 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3_0 -fixed false -x 162 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[4\] -fixed false -x 193 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[14\] -fixed false -x 275 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata1_mcontrol_hit/gen_bit_reset.state_val_12_iv_i\[0\] -fixed false -x 145 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/gnt_0\[1\] -fixed false -x 199 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[22\] -fixed false -x 265 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/Tc0_h_En_RNI3T9K8 -fixed false -x 87 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[6\] -fixed false -x 207 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[24\] -fixed false -x 197 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[14\] -fixed false -x 99 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[24\] -fixed false -x 203 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[29\] -fixed false -x 188 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2132 -fixed false -x 271 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr\[1\] -fixed false -x 202 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[22\] -fixed false -x 265 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[27\] -fixed false -x 107 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_13_RNO -fixed false -x 271 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_sw_enable -fixed false -x 167 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3\[11\] -fixed false -x 130 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[27\] -fixed false -x 41 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg_2 -fixed false -x 121 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8\[20\] -fixed false -x 256 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[12\] -fixed false -x 300 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[0\] -fixed false -x 26 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[31\] -fixed false -x 59 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[6\] -fixed false -x 213 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[10\] -fixed false -x 169 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[1\] -fixed false -x 191 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_40\[8\] -fixed false -x 152 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[30\] -fixed false -x 49 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30\[15\] -fixed false -x 112 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[28\] -fixed false -x 15 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[24\] -fixed false -x 125 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[19\] -fixed false -x 140 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_res_pos_neg_3 -fixed false -x 197 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[7\] -fixed false -x 222 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[25\] -fixed false -x 112 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/next_buff_valid\[0\] -fixed false -x 164 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[14\] -fixed false -x 83 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m13_2_0 -fixed false -x 322 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[12\] -fixed false -x 265 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[5\] -fixed false -x 177 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[17\] -fixed false -x 285 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un11_csr_trigger_wr_hzd_de_6 -fixed false -x 191 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_23_RNO -fixed false -x 257 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].req_buff_resp_state\[1\]\[0\] -fixed false -x 149 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op\[2\] -fixed false -x 261 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[10\] -fixed false -x 105 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[21\] -fixed false -x 252 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[22\] -fixed false -x 283 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un1_ex_retr_pipe_lsu_op_retr -fixed false -x 130 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1\[6\] -fixed false -x 211 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[2\] -fixed false -x 75 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb\[3\] -fixed false -x 95 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places\[4\] -fixed false -x 141 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr\[0\] -fixed false -x 167 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1__RNIM7RGL\[7\] -fixed false -x 38 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_27_0_RNO -fixed false -x 285 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[11\] -fixed false -x 145 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data\[0\]_RNI0SU9G\[2\] -fixed false -x 156 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[2\] -fixed false -x 124 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[27\] -fixed false -x 296 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_2\[31\] -fixed false -x 151 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[29\] -fixed false -x 223 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_2_RNO -fixed false -x 254 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_fence -fixed false -x 278 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[4\] -fixed false -x 67 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_1_RNO_0 -fixed false -x 309 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_emi_req_accepted -fixed false -x 165 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6\[0\] -fixed false -x 112 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_9\[2\] -fixed false -x 178 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[5\] -fixed false -x 118 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[13\] -fixed false -x 117 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[27\] -fixed false -x 230 -y 244
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[9\] -fixed false -x 36 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[1\] -fixed false -x 177 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[28\] -fixed false -x 84 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[30\] -fixed false -x 303 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[6\] -fixed false -x 145 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[29\] -fixed false -x 275 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[2\] -fixed false -x 153 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m3 -fixed false -x 285 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[4\] -fixed false -x 31 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[8\] -fixed false -x 165 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.CO4 -fixed false -x 140 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_req_op_cZ\[1\] -fixed false -x 152 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[1\] -fixed false -x 251 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[6\] -fixed false -x 210 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_8 -fixed false -x 273 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[28\] -fixed false -x 132 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[3\] -fixed false -x 204 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[0\] -fixed false -x 218 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[5\] -fixed false -x 213 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_RNO\[8\] -fixed false -x 311 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_5 -fixed false -x 180 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/valid_out -fixed false -x 128 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[33\] -fixed false -x 54 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z\[3\] -fixed false -x 180 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[1\] -fixed false -x 266 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/un1_interrupt_taken_timer_2 -fixed false -x 178 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_wr_strb\[0\] -fixed false -x 144 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_0 -fixed false -x 211 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[15\] -fixed false -x 295 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[12\] -fixed false -x 70 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_RNITKDUQ3 -fixed false -x 175 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_6 -fixed false -x 189 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[24\] -fixed false -x 287 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_3\[1\] -fixed false -x 158 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[3\] -fixed false -x 43 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[30\] -fixed false -x 113 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_2 -fixed false -x 297 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_22 -fixed false -x 294 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[8\] -fixed false -x 310 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[10\] -fixed false -x 73 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_3 -fixed false -x 133 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39\[30\] -fixed false -x 212 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[6\] -fixed false -x 175 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_RNI53EDB\[0\] -fixed false -x 111 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO\[0\] -fixed false -x 264 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_15 -fixed false -x 303 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[26\] -fixed false -x 153 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[17\] -fixed false -x 289 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_access_mem_error_u_1_0 -fixed false -x 90 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[26\] -fixed false -x 41 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a2_c_s_0_RNIC83HV -fixed false -x 199 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.un83_rv32i_dec_gpr_wr_valid -fixed false -x 261 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[11\] -fixed false -x 225 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.debug_mode6 -fixed false -x 153 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en\[2\] -fixed false -x 95 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[5\] -fixed false -x 130 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[25\] -fixed false -x 178 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_4_RNO -fixed false -x 188 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[25\] -fixed false -x 202 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[3\] -fixed false -x 153 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[22\] -fixed false -x 61 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2\[5\] -fixed false -x 38 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[34\] -fixed false -x 292 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[17\] -fixed false -x 165 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_0\[13\] -fixed false -x 33 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[17\] -fixed false -x 112 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[14\] -fixed false -x 117 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0\[0\] -fixed false -x 190 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[26\] -fixed false -x 231 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[8\] -fixed false -x 120 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[3\] -fixed false -x 139 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb\[0\] -fixed false -x 79 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[6\] -fixed false -x 57 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count\[0\] -fixed false -x 99 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv\[12\] -fixed false -x 260 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[4\] -fixed false -x 164 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_taken_0_N_3L4 -fixed false -x 159 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un4_bcu_op_completing_ex_0_RNIJRJ4D -fixed false -x 201 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_10_0_RNO -fixed false -x 262 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851_4 -fixed false -x 322 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dpc_debugger_rd_sel_1 -fixed false -x 129 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNISUK9P\[29\] -fixed false -x 57 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[26\] -fixed false -x 154 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[17\] -fixed false -x 74 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[31\] -fixed false -x 264 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2_7 -fixed false -x 80 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[17\] -fixed false -x 82 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_28_RNO -fixed false -x 276 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[15\] -fixed false -x 264 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8\[28\] -fixed false -x 287 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[10\] -fixed false -x 165 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[20\] -fixed false -x 273 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[5\] -fixed false -x 88 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[21\] -fixed false -x 274 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[3\] -fixed false -x 101 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[4\] -fixed false -x 137 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_wr_strb\[0\] -fixed false -x 160 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_1 -fixed false -x 157 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[1\].buff_valid\[1\] -fixed false -x 159 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3_1\[30\] -fixed false -x 201 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[21\] -fixed false -x 66 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un5_instr_inhibit_ex_0 -fixed false -x 188 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[29\] -fixed false -x 267 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dpc_debugger_rd_sel_2_0 -fixed false -x 141 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[0\] -fixed false -x 77 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un28_next_quotient_2 -fixed false -x 187 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[7\] -fixed false -x 200 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2115_RNISQ1Q8 -fixed false -x 285 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment15 -fixed false -x 106 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_read -fixed false -x 133 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/wr_en_data_or -fixed false -x 143 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/stage_ready_ex_2_RNIDDF8Q -fixed false -x 209 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[26\] -fixed false -x 252 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[7\] -fixed false -x 161 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0_a2 -fixed false -x 159 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_alu_op_sel_ex7_RNINIAL2 -fixed false -x 231 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[3\] -fixed false -x 139 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_2_0 -fixed false -x 308 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[23\] -fixed false -x 308 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[39\] -fixed false -x 308 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[29\] -fixed false -x 81 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[12\] -fixed false -x 105 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[5\] -fixed false -x 140 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[59\] -fixed false -x 239 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/gnt_0_a3\[1\] -fixed false -x 79 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0 -fixed false -x 201 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].req_buff_resp_state_valid_fast\[1\] -fixed false -x 136 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[23\] -fixed false -x 149 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[4\] -fixed false -x 54 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_bit_reset.state_val\[0\] -fixed false -x 167 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_29_0 -fixed false -x 311 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_15 -fixed false -x 190 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv\[0\] -fixed false -x 195 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul_ack_RNI6I7RD -fixed false -x 158 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[31\] -fixed false -x 57 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_instr_inhibit_ex -fixed false -x 187 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[31\] -fixed false -x 247 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[30\] -fixed false -x 194 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[31\] -fixed false -x 296 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un9_bcu_op_completing_ex_0 -fixed false -x 226 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[17\] -fixed false -x 82 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[30\] -fixed false -x 211 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div.div_finish -fixed false -x 190 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[4\] -fixed false -x 214 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[31\] -fixed false -x 266 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[7\] -fixed false -x 66 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[59\] -fixed false -x 328 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[1\] -fixed false -x 92 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gpr_wr_data_retr_3_2\[2\] -fixed false -x 141 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[26\] -fixed false -x 70 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[20\] -fixed false -x 162 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4950_1 -fixed false -x 269 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[17\] -fixed false -x 311 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_1_0\[9\] -fixed false -x 78 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[1\] -fixed false -x 190 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_0_i_m2_i_m2\[9\] -fixed false -x 74 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[11\] -fixed false -x 19 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8\[22\] -fixed false -x 161 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[8\] -fixed false -x 250 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[14\] -fixed false -x 41 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[2\] -fixed false -x 211 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/dummy_target_i_resp_valid -fixed false -x 168 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3\[6\] -fixed false -x 153 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[18\] -fixed false -x 141 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[10\] -fixed false -x 247 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_1\[1\] -fixed false -x 162 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3\[4\] -fixed false -x 67 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data\[19\] -fixed false -x 70 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[3\] -fixed false -x 136 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[14\] -fixed false -x 242 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[19\] -fixed false -x 203 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[0\] -fixed false -x 224 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_iv\[1\] -fixed false -x 238 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[1\] -fixed false -x 50 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4919_1_0 -fixed false -x 346 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[20\] -fixed false -x 98 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[1\] -fixed false -x 140 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6\[0\] -fixed false -x 273 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[18\] -fixed false -x 271 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop\[0\].buff_valid\[0\] -fixed false -x 120 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1_RNO\[1\] -fixed false -x 237 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[27\] -fixed false -x 278 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv\[1\] -fixed false -x 244 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[21\] -fixed false -x 187 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_0_a3_RNILCH8K -fixed false -x 49 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_2_1\[0\] -fixed false -x 196 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_RNO\[0\] -fixed false -x 272 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[4\] -fixed false -x 157 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[9\] -fixed false -x 80 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[18\] -fixed false -x 137 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[15\] -fixed false -x 275 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[10\] -fixed false -x 200 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[17\] -fixed false -x 267 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2122_4 -fixed false -x 322 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[24\] -fixed false -x 57 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_emi_req_valid -fixed false -x 188 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11\[14\] -fixed false -x 175 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex\[0\] -fixed false -x 243 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11\[15\] -fixed false -x 163 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2\[6\] -fixed false -x 152 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[1\] -fixed false -x 56 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[22\] -fixed false -x 113 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_4_1 -fixed false -x 225 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[1\] -fixed false -x 146 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[9\] -fixed false -x 174 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_16_RNO -fixed false -x 283 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[3\] -fixed false -x 249 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[6\] -fixed false -x 151 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[14\] -fixed false -x 92 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[17\] -fixed false -x 305 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_2_tz_0 -fixed false -x 250 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[8\] -fixed false -x 138 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/wr_en_data -fixed false -x 220 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[13\] -fixed false -x 79 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[7\] -fixed false -x 44 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[30\] -fixed false -x 286 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex\[1\] -fixed false -x 234 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[8\] -fixed false -x 36 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1_1 -fixed false -x 202 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4_1_0_0\[2\] -fixed false -x 284 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[18\] -fixed false -x 299 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[20\] -fixed false -x 141 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_4_0_RNO -fixed false -x 242 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[1\] -fixed false -x 77 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[7\] -fixed false -x 139 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0\[3\] -fixed false -x 55 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[29\] -fixed false -x 237 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3\[19\] -fixed false -x 246 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[23\] -fixed false -x 292 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex -fixed false -x 220 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[23\] -fixed false -x 224 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[8\] -fixed false -x 247 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[13\] -fixed false -x 238 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_8 -fixed false -x 261 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate\[12\] -fixed false -x 259 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[0\] -fixed false -x 116 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_emi_req_valid_1 -fixed false -x 187 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[5\] -fixed false -x 78 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[27\] -fixed false -x 274 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[23\] -fixed false -x 288 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[15\] -fixed false -x 86 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_22 -fixed false -x 189 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[32\] -fixed false -x 291 -y 238
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[9\] -fixed false -x 226 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_1_1 -fixed false -x 163 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_o3\[7\] -fixed false -x 46 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr_0_fast\[0\] -fixed false -x 126 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO\[20\] -fixed false -x 250 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[6\] -fixed false -x 176 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[28\] -fixed false -x 140 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[17\] -fixed false -x 288 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[19\] -fixed false -x 227 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[37\] -fixed false -x 311 -y 238
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2121 -fixed false -x 319 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3\[1\] -fixed false -x 139 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[9\] -fixed false -x 92 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0\[0\] -fixed false -x 150 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_62_RNIBHIIF -fixed false -x 164 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[16\] -fixed false -x 89 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr\[10\] -fixed false -x 261 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0\[5\] -fixed false -x 154 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[11\] -fixed false -x 20 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_gen_apb_byte_shim.apb_st_0_a3 -fixed false -x 81 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_2\[0\] -fixed false -x 129 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[10\] -fixed false -x 202 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[15\] -fixed false -x 297 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[28\] -fixed false -x 235 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[16\] -fixed false -x 195 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_req_op_4 -fixed false -x 117 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[8\] -fixed false -x 156 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[24\] -fixed false -x 124 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[23\] -fixed false -x 223 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0\[0\] -fixed false -x 286 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp\[1\] -fixed false -x 92 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_1\[1\] -fixed false -x 268 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[23\] -fixed false -x 149 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[20\] -fixed false -x 203 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_mux_0 -fixed false -x 157 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[7\] -fixed false -x 153 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[7\] -fixed false -x 35 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_2 -fixed false -x 33 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_is_subsys_hart_soft_reg_0_a2_5_a2 -fixed false -x 153 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[2\] -fixed false -x 44 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[22\] -fixed false -x 164 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIT66BJ\[21\] -fixed false -x 113 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_1\[0\] -fixed false -x 177 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data\[30\] -fixed false -x 69 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv\[1\] -fixed false -x 266 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[29\] -fixed false -x 200 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_1 -fixed false -x 241 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg_RNIL5K7A -fixed false -x 188 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[19\] -fixed false -x 229 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[27\] -fixed false -x 278 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[23\] -fixed false -x 225 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[27\] -fixed false -x 302 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[8\] -fixed false -x 141 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[20\] -fixed false -x 18 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[10\] -fixed false -x 131 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[23\] -fixed false -x 147 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[55\] -fixed false -x 332 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNICB5SG\[30\] -fixed false -x 75 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[22\] -fixed false -x 201 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[8\] -fixed false -x 39 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_1_RNO_0\[7\] -fixed false -x 310 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3\[5\] -fixed false -x 152 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[15\] -fixed false -x 140 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_3\[5\] -fixed false -x 32 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNIH6VIU\[2\] -fixed false -x 58 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[18\] -fixed false -x 284 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3\[9\] -fixed false -x 179 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[17\] -fixed false -x 71 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_0_iv\[4\] -fixed false -x 232 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_type\[3\] -fixed false -x 122 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_state_valid_fast\[0\] -fixed false -x 149 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_1_1_0 -fixed false -x 285 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[10\] -fixed false -x 141 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[8\] -fixed false -x 220 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor39 -fixed false -x 189 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[7\] -fixed false -x 129 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.penable -fixed false -x 74 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[26\] -fixed false -x 284 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[9\] -fixed false -x 43 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[14\] -fixed false -x 276 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2_3 -fixed false -x 271 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11\[26\] -fixed false -x 153 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data\[25\] -fixed false -x 194 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[21\] -fixed false -x 217 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[12\] -fixed false -x 80 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[15\] -fixed false -x 138 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_94_2\[16\] -fixed false -x 128 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[3\] -fixed false -x 31 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[8\] -fixed false -x 72 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[17\] -fixed false -x 226 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[0\] -fixed false -x 193 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[46\] -fixed false -x 96 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[5\] -fixed false -x 178 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_op_ex_pipe_reg\[2\] -fixed false -x 203 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un13_emi_resp_head_compressed -fixed false -x 91 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[3\] -fixed false -x 118 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_8 -fixed false -x 186 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[3\] -fixed false -x 138 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_ex -fixed false -x 207 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[35\] -fixed false -x 62 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_24_RNO -fixed false -x 292 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0 -fixed false -x 210 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2116_0_0_RNI2AUKN -fixed false -x 297 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[0\] -fixed false -x 83 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[10\] -fixed false -x 275 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[23\] -fixed false -x 240 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic848 -fixed false -x 285 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_0_sqmuxa_RNI96MK21 -fixed false -x 262 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[31\] -fixed false -x 196 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[12\] -fixed false -x 204 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78\[19\] -fixed false -x 153 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex\[4\] -fixed false -x 232 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[24\] -fixed false -x 36 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNIRC5RI\[16\] -fixed false -x 66 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[25\] -fixed false -x 277 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_0_0_1 -fixed false -x 223 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic853 -fixed false -x 321 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[22\] -fixed false -x 71 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[28\] -fixed false -x 139 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[25\] -fixed false -x 303 -y 216
set_location -inst_name CFG0_GND_INST -fixed false -x 191 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[9\] -fixed false -x 177 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[9\] -fixed false -x 113 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNIE3VIU\[1\] -fixed false -x 73 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[6\] -fixed false -x 70 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_iv_RNO_0\[0\] -fixed false -x 263 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[15\] -fixed false -x 111 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[18\] -fixed false -x 177 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIBL6BJ\[28\] -fixed false -x 142 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_mtvec_warl_wr_en_0\[0\] -fixed false -x 176 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_24 -fixed false -x 267 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_1\[2\] -fixed false -x 238 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[10\] -fixed false -x 160 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[9\] -fixed false -x 194 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[53\] -fixed false -x 324 -y 232
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val\[2\] -fixed false -x 148 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[6\] -fixed false -x 69 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[7\] -fixed false -x 40 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[9\] -fixed false -x 246 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_20_RNO -fixed false -x 258 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[14\] -fixed false -x 82 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[12\] -fixed false -x 288 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_gpr_ded_reset_reg/gen_bit_reset.state_val\[0\] -fixed false -x 82 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[8\] -fixed false -x 260 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60\[2\] -fixed false -x 210 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0\[24\] -fixed false -x 234 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_0\[2\] -fixed false -x 258 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[25\] -fixed false -x 176 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_8_3_1 -fixed false -x 248 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46\[8\] -fixed false -x 139 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_addr_0_a2\[13\] -fixed false -x 176 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[12\] -fixed false -x 288 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[17\] -fixed false -x 264 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[1\] -fixed false -x 41 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_16 -fixed false -x 179 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[13\] -fixed false -x 268 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mscratch_sw_rd_sel -fixed false -x 224 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[2\] -fixed false -x 210 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[8\] -fixed false -x 159 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[20\] -fixed false -x 143 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[9\] -fixed false -x 170 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[22\] -fixed false -x 274 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_addr_align\[0\]\[0\] -fixed false -x 150 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[17\] -fixed false -x 90 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[24\] -fixed false -x 184 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[21\] -fixed false -x 308 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].un30_req_buff_load_os -fixed false -x 102 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_29_5 -fixed false -x 304 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic850_1 -fixed false -x 297 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[20\] -fixed false -x 107 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data\[29\] -fixed false -x 68 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_12 -fixed false -x 295 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/ifu_expipe_req_branch_excpt_req_valid_0_RNO_0 -fixed false -x 180 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[16\] -fixed false -x 304 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[19\] -fixed false -x 70 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0_\[1\] -fixed false -x 141 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957_1 -fixed false -x 297 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_0_0_m1_e_2 -fixed false -x 176 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_N_4L5 -fixed false -x 189 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gpr_wr_data_retr_3_2\[18\] -fixed false -x 139 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt\[2\] -fixed false -x 152 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[3\] -fixed false -x 162 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[12\] -fixed false -x 141 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_valid_de_2 -fixed false -x 170 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[47\] -fixed false -x 102 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/next_buff_valid\[1\] -fixed false -x 122 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[0\] -fixed false -x 88 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[54\] -fixed false -x 82 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_o3_0_1 -fixed false -x 298 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m\[15\] -fixed false -x 283 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[26\] -fixed false -x 245 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[20\] -fixed false -x 151 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[9\] -fixed false -x 78 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[25\] -fixed false -x 100 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[59\] -fixed false -x 239 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/wr_data -fixed false -x 123 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[23\] -fixed false -x 173 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_valid_0 -fixed false -x 173 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[4\] -fixed false -x 258 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_3_RNO_0 -fixed false -x 248 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_0_2\[0\] -fixed false -x 307 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[23\] -fixed false -x 39 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_0_a2_1\[2\] -fixed false -x 311 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[24\] -fixed false -x 68 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[58\] -fixed false -x 85 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[31\] -fixed false -x 58 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[18\] -fixed false -x 111 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un7_next_res_pos_neg_0 -fixed false -x 248 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30\[18\] -fixed false -x 176 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[2\] -fixed false -x 85 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_taken -fixed false -x 172 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_1\[16\] -fixed false -x 127 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[31\] -fixed false -x 235 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[12\] -fixed false -x 89 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[53\] -fixed false -x 100 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_8_RNIN8B1R -fixed false -x 57 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_21 -fixed false -x 188 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[18\] -fixed false -x 242 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[18\] -fixed false -x 255 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_49\[8\] -fixed false -x 200 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[17\] -fixed false -x 322 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[11\] -fixed false -x 86 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val_RNO_0\[2\] -fixed false -x 152 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[27\] -fixed false -x 234 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[7\] -fixed false -x 213 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[14\] -fixed false -x 251 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un21_gpr_rd_rs2_completing_ex -fixed false -x 248 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m16_1_0 -fixed false -x 304 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_19 -fixed false -x 261 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[1\] -fixed false -x 103 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[29\] -fixed false -x 226 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_ack -fixed false -x 163 -y 232
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_quotient_1 -fixed false -x 177 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO\[2\] -fixed false -x 301 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op\[0\] -fixed false -x 260 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[24\] -fixed false -x 128 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m\[8\] -fixed false -x 249 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[17\] -fixed false -x 85 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[26\] -fixed false -x 199 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[23\] -fixed false -x 147 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2\[0\] -fixed false -x 226 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid41 -fixed false -x 125 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_fence_reg_2 -fixed false -x 123 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[15\] -fixed false -x 66 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[4\] -fixed false -x 259 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_66 -fixed false -x 199 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[23\] -fixed false -x 150 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_12_0\[0\] -fixed false -x 161 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_3_sqmuxa -fixed false -x 249 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_next_dividend_0_sqmuxa -fixed false -x 258 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14\[21\] -fixed false -x 161 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[49\] -fixed false -x 212 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[28\] -fixed false -x 138 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[3\] -fixed false -x 245 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[1\].buff_data\[1\]\[10\] -fixed false -x 135 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_mux_sel_ex\[0\] -fixed false -x 229 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[22\] -fixed false -x 41 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid -fixed false -x 138 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[2\] -fixed false -x 175 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv\[4\] -fixed false -x 193 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[0\] -fixed false -x 115 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[17\] -fixed false -x 71 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[30\] -fixed false -x 269 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[7\] -fixed false -x 77 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid40 -fixed false -x 151 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex\[3\] -fixed false -x 231 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_2 -fixed false -x 296 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val\[0\] -fixed false -x 161 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_sn_m5_0_o3 -fixed false -x 31 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[15\] -fixed false -x 37 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[25\] -fixed false -x 78 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[11\] -fixed false -x 114 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[10\] -fixed false -x 45 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[32\] -fixed false -x 53 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[9\] -fixed false -x 223 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[19\] -fixed false -x 141 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[5\] -fixed false -x 43 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_2_0 -fixed false -x 272 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2\[0\] -fixed false -x 99 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6_2\[0\] -fixed false -x 270 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[1\] -fixed false -x 241 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr\[8\] -fixed false -x 187 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[8\] -fixed false -x 159 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_29_RNO -fixed false -x 313 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[5\] -fixed false -x 225 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_51\[8\] -fixed false -x 199 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr_RNO\[30\] -fixed false -x 185 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a2_1\[0\] -fixed false -x 298 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[43\] -fixed false -x 71 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[21\] -fixed false -x 200 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_25_RNO_0 -fixed false -x 319 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[10\] -fixed false -x 216 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/T_l_En -fixed false -x 24 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[30\] -fixed false -x 155 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[10\] -fixed false -x 65 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un20_emi_req_os_at_flush\[1\] -fixed false -x 109 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv\[0\] -fixed false -x 236 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un21_next_quotient_1 -fixed false -x 189 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m8_e_1 -fixed false -x 311 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[24\] -fixed false -x 146 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m15 -fixed false -x 309 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[12\] -fixed false -x 153 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_36\[8\] -fixed false -x 151 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m15_1_0 -fixed false -x 308 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[28\] -fixed false -x 272 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[43\] -fixed false -x 208 -y 238
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[12\] -fixed false -x 301 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1__RNIK5RGL\[6\] -fixed false -x 56 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pstrb\[2\] -fixed false -x 86 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[2\] -fixed false -x 126 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[12\] -fixed false -x 208 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[24\] -fixed false -x 91 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_illegal_instr_retr -fixed false -x 183 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/apb_d_req_valid_3_1_0 -fixed false -x 142 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_at_flush_Z\[1\] -fixed false -x 109 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast_RNI27CJO -fixed false -x 222 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[9\] -fixed false -x 42 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/addr_shift_bits_valid -fixed false -x 175 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[21\] -fixed false -x 289 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt\[3\] -fixed false -x 155 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[23\] -fixed false -x 284 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_rd_valid -fixed false -x 97 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[55\] -fixed false -x 234 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[24\] -fixed false -x 215 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_3 -fixed false -x 115 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mcause_sw_wr_sel_3 -fixed false -x 129 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[15\] -fixed false -x 296 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[18\] -fixed false -x 164 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_valid_rd_1_0 -fixed false -x 197 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_11 -fixed false -x 154 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_11_0_RNO -fixed false -x 258 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[7\] -fixed false -x 99 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_tz\[1\] -fixed false -x 321 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic849_2 -fixed false -x 319 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[19\] -fixed false -x 252 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[21\] -fixed false -x 138 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[21\] -fixed false -x 268 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[18\] -fixed false -x 287 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2\[23\] -fixed false -x 149 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[22\] -fixed false -x 118 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.dpc_debugger_wr_sel_1 -fixed false -x 128 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[7\] -fixed false -x 208 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[48\] -fixed false -x 316 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3\[13\] -fixed false -x 231 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[21\] -fixed false -x 113 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[3\] -fixed false -x 100 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[22\] -fixed false -x 209 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[6\] -fixed false -x 55 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_mnemonic4933.rv32i_dec_mnemonic4933 -fixed false -x 234 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[6\] -fixed false -x 151 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_1_2 -fixed false -x 173 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNIKF1SG\[16\] -fixed false -x 95 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[23\] -fixed false -x 294 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[0\] -fixed false -x 168 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[27\] -fixed false -x 82 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[29\] -fixed false -x 222 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_s_32_RNO -fixed false -x 201 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_iv_1\[1\] -fixed false -x 93 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[15\] -fixed false -x 211 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[23\] -fixed false -x 149 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr\[1\] -fixed false -x 186 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_type_1\[3\] -fixed false -x 127 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[6\] -fixed false -x 163 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_12_RNO_0 -fixed false -x 272 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[15\] -fixed false -x 135 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_12 -fixed false -x 152 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_places_sel_ex\[0\] -fixed false -x 240 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[27\] -fixed false -x 277 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[11\] -fixed false -x 133 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[15\] -fixed false -x 163 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[10\] -fixed false -x 55 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_26 -fixed false -x 67 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[13\] -fixed false -x 93 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm/gen_bit_reset.state_val_12_u\[0\] -fixed false -x 165 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[28\] -fixed false -x 104 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtvec_sw_rd_sel_1_0 -fixed false -x 175 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex\[0\] -fixed false -x 195 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2\[8\] -fixed false -x 247 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[7\] -fixed false -x 41 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[4\] -fixed false -x 210 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[24\] -fixed false -x 239 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[54\] -fixed false -x 236 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39\[8\] -fixed false -x 138 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_11_sx -fixed false -x 202 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO\[4\] -fixed false -x 319 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_gen_apb_byte_shim.apb_st_0_o4 -fixed false -x 73 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[19\] -fixed false -x 187 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig\[18\] -fixed false -x 54 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_ex\[1\] -fixed false -x 206 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv\[3\] -fixed false -x 197 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_sn_m3 -fixed false -x 117 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m13 -fixed false -x 321 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_next_exu_result_reg_int48 -fixed false -x 163 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_reg\[0\] -fixed false -x 76 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[45\] -fixed false -x 211 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1\[5\] -fixed false -x 332 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[15\] -fixed false -x 241 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2116_5 -fixed false -x 333 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[33\] -fixed false -x 288 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_resp_ready_0 -fixed false -x 126 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[1\] -fixed false -x 76 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18_i_a2_i -fixed false -x 112 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[30\] -fixed false -x 248 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2124_2 -fixed false -x 332 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/dbreakpoint_iv -fixed false -x 265 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_quotient_1 -fixed false -x 236 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[12\] -fixed false -x 300 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[30\] -fixed false -x 119 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid_RNO -fixed false -x 177 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[19\] -fixed false -x 161 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un11_lsu_resp_ready_0 -fixed false -x 139 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[57\] -fixed false -x 85 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_13_3_RNIPS157 -fixed false -x 272 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2\[5\] -fixed false -x 212 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[8\] -fixed false -x 185 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m\[1\] -fixed false -x 180 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.un1_ex_retr_pipe_curr_pc_retr -fixed false -x 237 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_rep2_RNI4H77O -fixed false -x 228 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un22_next_quotient_2 -fixed false -x 235 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2\[26\] -fixed false -x 296 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[9\] -fixed false -x 170 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0\[0\] -fixed false -x 207 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[8\] -fixed false -x 211 -y 244
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un9_gpr_rd_rs2_completing_ex_1 -fixed false -x 209 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_12 -fixed false -x 295 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[24\] -fixed false -x 247 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr\[11\] -fixed false -x 258 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[12\] -fixed false -x 206 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m15_1 -fixed false -x 272 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[7\] -fixed false -x 126 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[44\] -fixed false -x 97 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[6\] -fixed false -x 54 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[14\] -fixed false -x 164 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m5_i_a4_0_6 -fixed false -x 183 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m11_3 -fixed false -x 273 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid_0 -fixed false -x 232 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_8 -fixed false -x 78 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_2_1_0\[2\] -fixed false -x 306 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_stall_csr_1 -fixed false -x 160 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[5\] -fixed false -x 50 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[27\] -fixed false -x 107 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[14\] -fixed false -x 251 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[22\] -fixed false -x 315 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg\[2\] -fixed false -x 189 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[10\] -fixed false -x 130 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[24\] -fixed false -x 155 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[7\] -fixed false -x 44 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.gen_per_trig_tdata1\[0\].machine_sw_wr_tdata1_mcontrol_execute_wr_en_0 -fixed false -x 102 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv\[2\] -fixed false -x 214 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[7\] -fixed false -x 151 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_cnst_i_a2_1\[1\] -fixed false -x 318 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_20 -fixed false -x 246 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[44\] -fixed false -x 210 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[30\] -fixed false -x 234 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[24\] -fixed false -x 148 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[30\] -fixed false -x 57 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[44\] -fixed false -x 306 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[18\] -fixed false -x 259 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_26_4 -fixed false -x 194 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_1_0 -fixed false -x 164 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[3\] -fixed false -x 137 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[33\] -fixed false -x 190 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[12\] -fixed false -x 165 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_implicit_pseudo_instr_de -fixed false -x 177 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[1\] -fixed false -x 188 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[9\] -fixed false -x 170 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/dealloc_resp_buff_11_0 -fixed false -x 147 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gpr_wr_data_retr_3_2\[3\] -fixed false -x 154 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[6\] -fixed false -x 212 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[3\] -fixed false -x 136 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/ifu_expipe_req_branch_excpt_req_valid_0_RNO -fixed false -x 236 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[13\] -fixed false -x 66 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_0_2_1 -fixed false -x 214 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_9 -fixed false -x 302 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[19\] -fixed false -x 222 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[31\] -fixed false -x 248 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[18\] -fixed false -x 238 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un16_buff_resp_head_compressed -fixed false -x 91 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNIMJ3SG\[26\] -fixed false -x 40 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[14\] -fixed false -x 117 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[1\] -fixed false -x 190 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[4\] -fixed false -x 268 -y 250
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[30\] -fixed false -x 269 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[14\] -fixed false -x 163 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14\[20\] -fixed false -x 140 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m19 -fixed false -x 260 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11\[28\] -fixed false -x 152 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_5\[0\] -fixed false -x 188 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_24_RNO_0 -fixed false -x 295 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[28\] -fixed false -x 103 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[3\] -fixed false -x 262 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[8\] -fixed false -x 220 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/gen_ahb_d_decode.un8_cpu_d_req_is_ahblto18_i_a2 -fixed false -x 264 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_2\[1\] -fixed false -x 92 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[1\] -fixed false -x 77 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2\[22\] -fixed false -x 164 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[29\] -fixed false -x 180 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[5\] -fixed false -x 140 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[23\] -fixed false -x 198 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1__RNII3RGL\[5\] -fixed false -x 91 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[19\] -fixed false -x 96 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[19\] -fixed false -x 215 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[40\] -fixed false -x 68 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[20\] -fixed false -x 38 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[31\] -fixed false -x 235 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[48\] -fixed false -x 75 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54\[6\] -fixed false -x 208 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_ld_op_os -fixed false -x 101 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m\[13\] -fixed false -x 271 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2126 -fixed false -x 321 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[17\] -fixed false -x 162 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_12 -fixed false -x 177 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[20\] -fixed false -x 136 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[26\] -fixed false -x 69 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment_4_iv_i_1 -fixed false -x 103 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO\[25\] -fixed false -x 243 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.CO2 -fixed false -x 159 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[1\] -fixed false -x 176 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0_RNO\[0\] -fixed false -x 175 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retr\[3\] -fixed false -x 123 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[10\] -fixed false -x 295 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_23_0_RNO -fixed false -x 286 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2\[1\] -fixed false -x 138 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1\[1\] -fixed false -x 233 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[24\] -fixed false -x 93 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[42\] -fixed false -x 70 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[21\] -fixed false -x 67 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a6\[1\] -fixed false -x 295 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[3\] -fixed false -x 151 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_en_ex -fixed false -x 230 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0_1_0 -fixed false -x 223 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[16\] -fixed false -x 164 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[12\] -fixed false -x 254 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[12\] -fixed false -x 62 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_RNO\[3\] -fixed false -x 89 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un11_T_l_En_1 -fixed false -x 76 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[10\] -fixed false -x 55 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_req_op_cZ\[0\] -fixed false -x 188 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m7_2 -fixed false -x 305 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[21\] -fixed false -x 225 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2\[5\] -fixed false -x 137 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[27\] -fixed false -x 310 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[27\] -fixed false -x 153 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[0\] -fixed false -x 138 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[24\] -fixed false -x 44 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0\[1\] -fixed false -x 178 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_branch_cond_ex\[0\] -fixed false -x 237 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_valid -fixed false -x 166 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_38_RNILULAE -fixed false -x 258 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[32\] -fixed false -x 27 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand1_mux_sel_0_2\[0\] -fixed false -x 283 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[1\] -fixed false -x 189 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[26\] -fixed false -x 236 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_23_RNO -fixed false -x 239 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[30\] -fixed false -x 303 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_9\[3\] -fixed false -x 173 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[23\] -fixed false -x 97 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op\[0\] -fixed false -x 260 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_rep2 -fixed false -x 172 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[29\] -fixed false -x 140 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[28\] -fixed false -x 15 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_3_0_0_a2_1 -fixed false -x 123 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_RNO_0\[1\] -fixed false -x 87 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7\[22\] -fixed false -x 163 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_2_1\[2\] -fixed false -x 276 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[5\] -fixed false -x 191 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[8\] -fixed false -x 37 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0_iv_1\[1\] -fixed false -x 291 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a2 -fixed false -x 237 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[13\] -fixed false -x 261 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_3_0 -fixed false -x 190 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[29\] -fixed false -x 38 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]_RNI7KEUI\[8\] -fixed false -x 120 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911_6_0 -fixed false -x 282 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0\[0\] -fixed false -x 259 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[1\] -fixed false -x 205 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_30_RNO -fixed false -x 288 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un4_bcu_op_completing_ex_0 -fixed false -x 176 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_a2 -fixed false -x 137 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2\[27\] -fixed false -x 296 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[13\] -fixed false -x 250 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[19\] -fixed false -x 136 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_wr_ptr\[0\] -fixed false -x 141 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs2_rd_hzd_1 -fixed false -x 180 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_quotient_2 -fixed false -x 173 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[14\] -fixed false -x 110 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[12\] -fixed false -x 145 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[14\] -fixed false -x 147 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[20\] -fixed false -x 223 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[22\] -fixed false -x 57 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNIJIH9P\[17\] -fixed false -x 79 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_1 -fixed false -x 284 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[10\] -fixed false -x 152 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_1_RNO -fixed false -x 250 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[26\] -fixed false -x 308 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14\[14\] -fixed false -x 162 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[7\] -fixed false -x 140 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14\[15\] -fixed false -x 160 -y 249
set_location -inst_name VOTER_TIME_COUNT/voted_output\[25\] -fixed false -x 18 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utime_sw_rd_sel_3 -fixed false -x 153 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[1\] -fixed false -x 184 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid_10_0_1 -fixed false -x 142 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[20\] -fixed false -x 249 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_4_1 -fixed false -x 257 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[19\] -fixed false -x 224 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux\[3\] -fixed false -x 95 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[11\] -fixed false -x 286 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mie_sw_wr_sel_1 -fixed false -x 174 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.penable_RNO -fixed false -x 80 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[3\] -fixed false -x 135 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[12\] -fixed false -x 134 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[12\] -fixed false -x 114 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_13 -fixed false -x 200 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[5\] -fixed false -x 180 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[41\] -fixed false -x 307 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr\[2\] -fixed false -x 244 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[29\] -fixed false -x 248 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.misa_sw_rd_sel -fixed false -x 177 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/machine_implicit_wr_mcause_excpt_code_wr_data_0\[3\] -fixed false -x 205 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[19\] -fixed false -x 175 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[20\] -fixed false -x 221 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[24\] -fixed false -x 266 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_12_2 -fixed false -x 294 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_3 -fixed false -x 271 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[30\] -fixed false -x 295 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[2\] -fixed false -x 177 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[1\] -fixed false -x 188 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_7 -fixed false -x 192 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[24\] -fixed false -x 211 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[0\] -fixed false -x 170 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[28\] -fixed false -x 137 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[16\] -fixed false -x 168 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment -fixed false -x 97 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_0_a0_0 -fixed false -x 163 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[12\] -fixed false -x 163 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[21\] -fixed false -x 78 -y 184
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[30\] -fixed false -x 284 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0_RNO\[2\] -fixed false -x 309 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2\[10\] -fixed false -x 166 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78\[28\] -fixed false -x 140 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[1\] -fixed false -x 138 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[18\] -fixed false -x 161 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[11\] -fixed false -x 156 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[15\] -fixed false -x 110 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[29\] -fixed false -x 291 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[12\] -fixed false -x 97 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[31\] -fixed false -x 135 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].un1_buff_req_wr_ptr_1 -fixed false -x 126 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[53\] -fixed false -x 324 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959 -fixed false -x 296 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_10 -fixed false -x 176 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30\[29\] -fixed false -x 225 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[0\] -fixed false -x 265 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/req_masked_2\[0\] -fixed false -x 195 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un41_next_quotient_2 -fixed false -x 188 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[7\] -fixed false -x 309 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_a2_3_0 -fixed false -x 164 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/hipri_req_ptr_RNO\[0\] -fixed false -x 202 -y 201
set_location -inst_name I_1/U0_RGB1 -fixed false -x 1744 -y 367
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m20 -fixed false -x 316 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0 -fixed false -x 271 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid_10 -fixed false -x 169 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[12\] -fixed false -x 83 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[16\] -fixed false -x 245 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2\[12\] -fixed false -x 137 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[14\] -fixed false -x 317 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_sn_m2 -fixed false -x 299 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_1\[14\] -fixed false -x 285 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[20\] -fixed false -x 65 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[2\] -fixed false -x 293 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[45\] -fixed false -x 73 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[27\] -fixed false -x 233 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[16\] -fixed false -x 108 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[2\] -fixed false -x 37 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[35\] -fixed false -x 301 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0_RNO_0\[0\] -fixed false -x 174 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1_0 -fixed false -x 200 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[16\] -fixed false -x 132 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[7\] -fixed false -x 272 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_instr_inhibit_ex_4 -fixed false -x 187 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[2\] -fixed false -x 297 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_2\[3\] -fixed false -x 231 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[30\] -fixed false -x 275 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[19\] -fixed false -x 174 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata1_mcontrol_execute/gen_bit_reset.state_val\[0\] -fixed false -x 150 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un6_T_h_En_0_a3 -fixed false -x 57 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtval_sw_rd_sel_1_0 -fixed false -x 222 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_operand1_mux_sel_ex\[2\] -fixed false -x 232 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[6\] -fixed false -x 211 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[3\] -fixed false -x 43 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[3\] -fixed false -x 142 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[27\] -fixed false -x 34 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[29\] -fixed false -x 247 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[55\] -fixed false -x 82 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[19\] -fixed false -x 265 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_s_0 -fixed false -x 213 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[29\] -fixed false -x 198 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[30\] -fixed false -x 276 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_621_N_6_i_RNO_1 -fixed false -x 224 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960_3 -fixed false -x 270 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[2\] -fixed false -x 170 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[52\] -fixed false -x 106 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2117 -fixed false -x 332 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[12\] -fixed false -x 94 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[16\] -fixed false -x 200 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[6\] -fixed false -x 187 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[10\] -fixed false -x 55 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[27\] -fixed false -x 165 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[23\] -fixed false -x 294 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_2\[5\] -fixed false -x 34 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[4\] -fixed false -x 69 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_0_0_0\[0\] -fixed false -x 284 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[19\] -fixed false -x 310 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid47 -fixed false -x 118 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[31\] -fixed false -x 234 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[27\] -fixed false -x 277 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[17\] -fixed false -x 284 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3\[10\] -fixed false -x 167 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata2_sw_rd_sel -fixed false -x 101 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtval_sw_rd_sel_1 -fixed false -x 218 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/lsu_req_valid_4 -fixed false -x 173 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[30\] -fixed false -x 152 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12 -fixed false -x 258 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[6\] -fixed false -x 62 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[10\] -fixed false -x 68 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[28\] -fixed false -x 283 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_21_sx -fixed false -x 199 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIR24BJ\[11\] -fixed false -x 133 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[0\] -fixed false -x 84 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[44\] -fixed false -x 210 -y 238
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex\[0\] -fixed false -x 231 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[50\] -fixed false -x 207 -y 238
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[6\] -fixed false -x 53 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[6\] -fixed false -x 181 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[29\] -fixed false -x 294 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val\[3\] -fixed false -x 207 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs1_rd_hzd_2 -fixed false -x 182 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0\[0\] -fixed false -x 267 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exception_taken_1_RNINDL161 -fixed false -x 161 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_0\[2\] -fixed false -x 281 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m5_i_a4_0_2 -fixed false -x 188 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[21\] -fixed false -x 224 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[27\] -fixed false -x 289 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt\[1\] -fixed false -x 153 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[6\] -fixed false -x 205 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[15\] -fixed false -x 280 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[31\] -fixed false -x 226 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO\[3\] -fixed false -x 258 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78\[17\] -fixed false -x 198 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_iv_RNO\[0\] -fixed false -x 238 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_16 -fixed false -x 269 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr_0_rep1\[0\] -fixed false -x 134 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un10_next_buff_resp_wr_ptr -fixed false -x 116 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[24\] -fixed false -x 272 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[2\] -fixed false -x 210 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[4\] -fixed false -x 124 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m9_e -fixed false -x 293 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[28\] -fixed false -x 75 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr\[6\] -fixed false -x 188 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m\[15\] -fixed false -x 270 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mcause_sw_rd_sel_1 -fixed false -x 166 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[31\] -fixed false -x 45 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2130 -fixed false -x 320 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic1881 -fixed false -x 283 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[30\] -fixed false -x 103 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[8\] -fixed false -x 308 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[10\] -fixed false -x 67 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_instr_inhibit_ex_8 -fixed false -x 184 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[18\] -fixed false -x 68 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[14\] -fixed false -x 133 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[19\] -fixed false -x 64 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de -fixed false -x 126 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic1881_RNIAP736 -fixed false -x 282 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex_RNIVUIOE\[1\] -fixed false -x 235 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[3\] -fixed false -x 262 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_RNO -fixed false -x 188 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m2\[3\] -fixed false -x 212 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un8_req_addr_mux\[0\] -fixed false -x 139 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[22\] -fixed false -x 67 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[31\] -fixed false -x 22 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12_7_1_0 -fixed false -x 249 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[13\] -fixed false -x 251 -y 244
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result196_0_a2 -fixed false -x 177 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2\[19\] -fixed false -x 244 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[3\] -fixed false -x 257 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3\[17\] -fixed false -x 201 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[12\] -fixed false -x 306 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[25\] -fixed false -x 271 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m\[17\] -fixed false -x 283 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[9\] -fixed false -x 246 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956 -fixed false -x 310 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[9\] -fixed false -x 43 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[7\] -fixed false -x 200 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_de -fixed false -x 206 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata1_mcontrol_execute/gen_bit_reset.state_val\[0\] -fixed false -x 90 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[29\] -fixed false -x 36 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[8\] -fixed false -x 135 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[0\] -fixed false -x 125 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[12\] -fixed false -x 100 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_req_flush -fixed false -x 100 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[15\] -fixed false -x 307 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_ready_0 -fixed false -x 129 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[51\] -fixed false -x 78 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr\[1\] -fixed false -x 128 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[15\] -fixed false -x 158 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_0_0 -fixed false -x 178 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[25\] -fixed false -x 174 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fetch_valid_de -fixed false -x 203 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_26_RNO -fixed false -x 335 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[15\] -fixed false -x 150 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[6\] -fixed false -x 150 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[1\] -fixed false -x 205 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata1_mcontrol_hit/wr_en_data_or_1 -fixed false -x 140 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[19\] -fixed false -x 50 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel_2_0 -fixed false -x 125 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[17\] -fixed false -x 281 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_40_RNIUEM36 -fixed false -x 331 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[26\] -fixed false -x 153 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_3\[1\] -fixed false -x 91 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0\[3\] -fixed false -x 207 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_next_iab_rd_alignment_1_sqmuxa -fixed false -x 102 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[18\] -fixed false -x 16 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_alu_op_complete_ex_RNICBHDH -fixed false -x 205 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_0 -fixed false -x 179 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[8\] -fixed false -x 114 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[56\] -fixed false -x 235 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8\[21\] -fixed false -x 282 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg\[3\] -fixed false -x 183 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[15\] -fixed false -x 285 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[48\] -fixed false -x 213 -y 238
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_0_2 -fixed false -x 270 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[23\] -fixed false -x 222 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[45\] -fixed false -x 306 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[18\] -fixed false -x 88 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[25\] -fixed false -x 273 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[7\] -fixed false -x 53 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[26\] -fixed false -x 293 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[23\] -fixed false -x 162 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[12\] -fixed false -x 65 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[11\] -fixed false -x 156 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[15\] -fixed false -x 135 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[9\] -fixed false -x 121 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a2_1_RNO -fixed false -x 212 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960 -fixed false -x 295 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_result212_3_i_a2 -fixed false -x 187 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNISSMDC\[0\] -fixed false -x 222 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[15\] -fixed false -x 164 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[27\] -fixed false -x 239 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel_5 -fixed false -x 151 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i\[0\] -fixed false -x 55 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_5_RNO -fixed false -x 253 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[15\] -fixed false -x 46 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[14\] -fixed false -x 79 -y 184
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr\[3\] -fixed false -x 243 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[17\] -fixed false -x 186 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[41\] -fixed false -x 182 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[18\] -fixed false -x 12 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[21\] -fixed false -x 141 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_i_access_misalign_error_retr -fixed false -x 189 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14\[26\] -fixed false -x 160 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1__RNIG1RGL\[4\] -fixed false -x 43 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[57\] -fixed false -x 238 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_fence_ex -fixed false -x 241 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[2\] -fixed false -x 30 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_2_RNI6ND303 -fixed false -x 210 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[2\] -fixed false -x 198 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_type_1s2 -fixed false -x 117 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_iab_rd_alignment_2 -fixed false -x 105 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[7\] -fixed false -x 250 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_6\[19\] -fixed false -x 286 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[2\] -fixed false -x 57 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a2_1 -fixed false -x 223 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8\[27\] -fixed false -x 282 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[11\] -fixed false -x 263 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[16\] -fixed false -x 125 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[7\] -fixed false -x 205 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[15\] -fixed false -x 219 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[6\] -fixed false -x 187 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0\[2\] -fixed false -x 280 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[24\] -fixed false -x 293 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[28\] -fixed false -x 233 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[36\] -fixed false -x 307 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[18\] -fixed false -x 250 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0\[1\] -fixed false -x 153 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_5 -fixed false -x 74 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic848_3 -fixed false -x 299 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2__RNIIBH9E\[14\] -fixed false -x 79 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[25\] -fixed false -x 118 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_0\[4\] -fixed false -x 259 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[10\] -fixed false -x 167 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[29\] -fixed false -x 139 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[22\] -fixed false -x 99 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[25\] -fixed false -x 230 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[28\] -fixed false -x 284 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3\[3\] -fixed false -x 52 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33\[3\] -fixed false -x 162 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv\[17\] -fixed false -x 283 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[19\] -fixed false -x 51 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNIKH3SG\[25\] -fixed false -x 50 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_2_1\[1\] -fixed false -x 259 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNIED5SG\[31\] -fixed false -x 45 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_6 -fixed false -x 150 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un12_q1 -fixed false -x 214 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[6\] -fixed false -x 33 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[26\] -fixed false -x 243 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[0\] -fixed false -x 161 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[13\] -fixed false -x 60 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[6\] -fixed false -x 52 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_13 -fixed false -x 309 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[9\] -fixed false -x 94 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_9 -fixed false -x 308 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq\[1\].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/gen_bit_no_reset.state_val\[0\] -fixed false -x 160 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4914_2 -fixed false -x 316 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[2\] -fixed false -x 174 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_31_RNO -fixed false -x 198 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[24\] -fixed false -x 106 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places58 -fixed false -x 174 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mcause_sw_rd_sel -fixed false -x 165 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[3\] -fixed false -x 208 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[25\] -fixed false -x 283 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2135 -fixed false -x 309 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[9\] -fixed false -x 187 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[19\] -fixed false -x 270 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[10\] -fixed false -x 36 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error -fixed false -x 150 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[18\] -fixed false -x 45 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35_1\[1\] -fixed false -x 160 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[13\] -fixed false -x 224 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_621_N_6_i_RNO -fixed false -x 204 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[12\] -fixed false -x 207 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30_2\[31\] -fixed false -x 177 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_2\[21\] -fixed false -x 221 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[10\] -fixed false -x 294 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_o6_0\[0\] -fixed false -x 269 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNI0MVIU\[7\] -fixed false -x 42 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[33\] -fixed false -x 288 -y 238
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_alu_op_sel_ex7 -fixed false -x 228 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[1\] -fixed false -x 103 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNI194BJ\[14\] -fixed false -x 108 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[4\] -fixed false -x 223 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_ready_RNIH5MTD1 -fixed false -x 222 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[7\] -fixed false -x 189 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_3_1 -fixed false -x 213 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[14\] -fixed false -x 90 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[5\] -fixed false -x 189 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[6\] -fixed false -x 120 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[27\] -fixed false -x 297 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[31\] -fixed false -x 141 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_c_RNIDFIUS -fixed false -x 143 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_2 -fixed false -x 218 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[18\] -fixed false -x 246 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[4\] -fixed false -x 210 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[25\] -fixed false -x 145 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_3_0_1_0 -fixed false -x 128 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[16\] -fixed false -x 313 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted_3 -fixed false -x 94 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state\[0\] -fixed false -x 148 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[1\] -fixed false -x 209 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[12\] -fixed false -x 275 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_9 -fixed false -x 293 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[30\] -fixed false -x 144 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_emi_req_valid40 -fixed false -x 116 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[22\] -fixed false -x 57 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_a1_1 -fixed false -x 164 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2\[9\] -fixed false -x 124 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[26\] -fixed false -x 175 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val\[0\] -fixed false -x 206 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[10\] -fixed false -x 209 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[2\] -fixed false -x 135 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[5\] -fixed false -x 38 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_23_RNO_0 -fixed false -x 255 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[9\] -fixed false -x 306 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel -fixed false -x 201 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[45\] -fixed false -x 72 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_25_0_RNO -fixed false -x 283 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[9\] -fixed false -x 208 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[2\] -fixed false -x 257 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].req_buff_resp_state_valid_9_fast\[1\] -fixed false -x 136 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_a3_0_RNIJ719M -fixed false -x 211 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[1\] -fixed false -x 189 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_RNO\[1\] -fixed false -x 98 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[6\] -fixed false -x 128 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[10\] -fixed false -x 213 -y 244
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_0_1_0 -fixed false -x 224 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0__RNIF9GH4\[2\] -fixed false -x 176 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[1\] -fixed false -x 72 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_quotient_2 -fixed false -x 183 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[54\] -fixed false -x 334 -y 232
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un3_bcu_op_sel_ex -fixed false -x 234 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[28\] -fixed false -x 55 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_wr_ptr_0\[0\] -fixed false -x 166 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_N_3L3 -fixed false -x 179 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[5\] -fixed false -x 188 -y 217
set_location -inst_name VOTER_TIME_COUNT/voted_output\[27\] -fixed false -x 44 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[28\] -fixed false -x 187 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[16\] -fixed false -x 279 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[37\] -fixed false -x 25 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[6\] -fixed false -x 134 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[11\] -fixed false -x 56 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/un1_irq_ext_enable -fixed false -x 158 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[48\] -fixed false -x 316 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0\[4\] -fixed false -x 211 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[7\] -fixed false -x 124 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_type\[10\] -fixed false -x 126 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_2 -fixed false -x 287 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[21\] -fixed false -x 52 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_57\[6\] -fixed false -x 139 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv\[2\] -fixed false -x 199 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[1\] -fixed false -x 89 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIV64BJ\[13\] -fixed false -x 116 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNIMH1SG\[17\] -fixed false -x 76 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[3\] -fixed false -x 201 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3\[0\] -fixed false -x 128 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[21\] -fixed false -x 294 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[2\] -fixed false -x 174 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]_RNI3GEUI\[6\] -fixed false -x 122 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[5\] -fixed false -x 306 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[20\] -fixed false -x 143 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[13\] -fixed false -x 180 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[1\] -fixed false -x 313 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[50\] -fixed false -x 77 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2114_1_RNIOSLVE -fixed false -x 307 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv_RNO\[1\] -fixed false -x 282 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[28\] -fixed false -x 232 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[7\] -fixed false -x 213 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_o2\[1\] -fixed false -x 255 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[52\] -fixed false -x 206 -y 238
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[11\] -fixed false -x 55 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[12\] -fixed false -x 137 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[27\] -fixed false -x 138 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_0\[0\] -fixed false -x 47 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[8\] -fixed false -x 36 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_3 -fixed false -x 191 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0_1_tz_RNIVRNO8 -fixed false -x 215 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[19\] -fixed false -x 151 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[5\] -fixed false -x 189 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[3\] -fixed false -x 256 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1__RNIO9RGL\[8\] -fixed false -x 42 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_RNO\[9\] -fixed false -x 320 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_req_ready_RNIHU36J1 -fixed false -x 210 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[13\] -fixed false -x 220 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[23\] -fixed false -x 176 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[4\] -fixed false -x 161 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr\[1\] -fixed false -x 110 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7\[2\] -fixed false -x 130 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2114_1_RNIBNNSA -fixed false -x 296 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_mux -fixed false -x 185 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[8\] -fixed false -x 274 -y 250
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[11\] -fixed false -x 193 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.implicit_wr_dpc_pc_en -fixed false -x 173 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv\[14\] -fixed false -x 241 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_RNO\[2\] -fixed false -x 269 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/mnemonic538 -fixed false -x 246 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_0_a2 -fixed false -x 143 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[11\] -fixed false -x 199 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr_4\[0\] -fixed false -x 110 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[22\] -fixed false -x 187 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_37\[9\] -fixed false -x 184 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[20\] -fixed false -x 258 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_2_RNO_0 -fixed false -x 242 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[18\] -fixed false -x 304 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[16\] -fixed false -x 210 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[31\] -fixed false -x 228 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[22\] -fixed false -x 62 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[21\] -fixed false -x 112 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[6\] -fixed false -x 155 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[26\] -fixed false -x 282 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[24\] -fixed false -x 288 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout\[1\] -fixed false -x 74 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[17\] -fixed false -x 259 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr5 -fixed false -x 110 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_N_8_mux_i_N_3L3 -fixed false -x 162 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[19\] -fixed false -x 309 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_8_RNO -fixed false -x 241 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_op_sel_ex -fixed false -x 234 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[29\] -fixed false -x 221 -y 232
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_22_0_RNO -fixed false -x 269 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[1\] -fixed false -x 267 -y 250
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3\[12\] -fixed false -x 136 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[17\] -fixed false -x 56 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[41\] -fixed false -x 68 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_6 -fixed false -x 294 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4952_5 -fixed false -x 344 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0_iv\[0\] -fixed false -x 257 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[20\] -fixed false -x 221 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_a1_1_RNO -fixed false -x 169 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_0_0\[0\] -fixed false -x 169 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[12\] -fixed false -x 175 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[22\] -fixed false -x 182 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0__RNIKBO7E\[1\] -fixed false -x 140 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m\[9\] -fixed false -x 308 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30\[27\] -fixed false -x 164 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_o12_4 -fixed false -x 248 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_6 -fixed false -x 66 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[5\] -fixed false -x 89 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[19\] -fixed false -x 256 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[15\] -fixed false -x 58 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3_0_1\[13\] -fixed false -x 33 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[22\] -fixed false -x 200 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[30\] -fixed false -x 50 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_operand_sel_1_iv\[1\] -fixed false -x 242 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr\[0\] -fixed false -x 126 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[56\] -fixed false -x 326 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[21\] -fixed false -x 220 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[23\] -fixed false -x 305 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_lsu_op_ex_1_cZ\[2\] -fixed false -x 208 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[31\] -fixed false -x 311 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[16\] -fixed false -x 200 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_str_amo_addr_misalign_0 -fixed false -x 133 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[31\] -fixed false -x 197 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_a2_1 -fixed false -x 166 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand0_mux_sel_1_iv\[0\] -fixed false -x 252 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[55\] -fixed false -x 234 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv\[0\] -fixed false -x 250 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[12\] -fixed false -x 241 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m1 -fixed false -x 343 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3 -fixed false -x 160 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[14\] -fixed false -x 151 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_op_ex_pipe_reg\[0\] -fixed false -x 197 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[30\] -fixed false -x 189 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_lsu_op_complete_ex_RNIVQA47 -fixed false -x 224 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[6\] -fixed false -x 61 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[4\] -fixed false -x 137 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[20\] -fixed false -x 220 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[16\] -fixed false -x 136 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[52\] -fixed false -x 79 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[27\] -fixed false -x 229 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_operand1_mux_sel_ex\[1\] -fixed false -x 229 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_i_RNO\[4\] -fixed false -x 173 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_10 -fixed false -x 300 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_3_1 -fixed false -x 247 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[4\] -fixed false -x 140 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[0\] -fixed false -x 157 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex_RNO -fixed false -x 218 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[40\] -fixed false -x 304 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_RNI6REFS -fixed false -x 39 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[18\] -fixed false -x 173 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_a2_1\[7\] -fixed false -x 30 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[20\] -fixed false -x 284 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[28\] -fixed false -x 287 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_3_a2\[1\] -fixed false -x 154 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[9\] -fixed false -x 175 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[14\] -fixed false -x 140 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7_2\[29\] -fixed false -x 186 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[5\] -fixed false -x 183 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_0_1_0 -fixed false -x 123 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[63\] -fixed false -x 90 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_8 -fixed false -x 281 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv\[0\] -fixed false -x 275 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[12\] -fixed false -x 204 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[2\] -fixed false -x 233 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/m_env_call -fixed false -x 246 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[31\] -fixed false -x 239 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_19 -fixed false -x 181 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[2\] -fixed false -x 44 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[21\] -fixed false -x 202 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr\[1\] -fixed false -x 119 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[23\] -fixed false -x 51 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[22\] -fixed false -x 167 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[4\] -fixed false -x 139 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[59\] -fixed false -x 87 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/wr_en_data_or -fixed false -x 172 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[30\] -fixed false -x 232 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[25\] -fixed false -x 174 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[24\] -fixed false -x 127 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[13\] -fixed false -x 263 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand0_mux_sel_ex\[0\] -fixed false -x 252 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[8\] -fixed false -x 42 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO_2 -fixed false -x 212 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[8\] -fixed false -x 249 -y 228
set_location -inst_name VOTER_TIME_COUNT/voted_output\[31\] -fixed false -x 13 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_state_valid_3\[0\] -fixed false -x 135 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[16\] -fixed false -x 234 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m13 -fixed false -x 328 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[30\] -fixed false -x 292 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[21\] -fixed false -x 204 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[31\] -fixed false -x 311 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[16\] -fixed false -x 150 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_ex\[0\] -fixed false -x 207 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[19\] -fixed false -x 70 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[9\] -fixed false -x 65 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3\[7\] -fixed false -x 150 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_2\[15\] -fixed false -x 34 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_26_RNO -fixed false -x 282 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/read_subsys_hart_soft_reg -fixed false -x 149 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_buff_fence_os\[0\] -fixed false -x 100 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNI46K9P\[21\] -fixed false -x 77 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_21 -fixed false -x 241 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1\[5\] -fixed false -x 65 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_7_2\[28\] -fixed false -x 162 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[3\] -fixed false -x 203 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].req_buff_resp_state\[1\]\[3\] -fixed false -x 147 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_44\[8\] -fixed false -x 197 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[21\] -fixed false -x 172 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mepc_sw_rd_sel_3 -fixed false -x 96 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[18\] -fixed false -x 15 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[22\] -fixed false -x 118 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[10\] -fixed false -x 173 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[1\] -fixed false -x 41 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[19\] -fixed false -x 222 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[23\] -fixed false -x 146 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_18_0_RNO -fixed false -x 257 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[17\] -fixed false -x 81 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_i_access_mem_error_retr -fixed false -x 180 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_bit_reset.state_val_12_u\[0\] -fixed false -x 167 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[9\] -fixed false -x 132 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/gen_bit_reset.state_val\[0\] -fixed false -x 209 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready -fixed false -x 221 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[31\] -fixed false -x 266 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[11\] -fixed false -x 164 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[19\] -fixed false -x 119 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_13_sx -fixed false -x 201 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int48 -fixed false -x 192 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[10\] -fixed false -x 176 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_17_RNO -fixed false -x 304 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_empty -fixed false -x 104 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_debug_exit -fixed false -x 244 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3\[7\] -fixed false -x 212 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]2 -fixed false -x 137 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[30\] -fixed false -x 51 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[20\] -fixed false -x 44 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[2\] -fixed false -x 177 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_RNO_0 -fixed false -x 199 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_resp_alloc -fixed false -x 110 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[8\] -fixed false -x 123 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[16\] -fixed false -x 102 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand1_mux_sel_1_0_iv\[0\] -fixed false -x 236 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[24\] -fixed false -x 276 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[3\] -fixed false -x 208 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex\[4\] -fixed false -x 254 -y 193
set_location -inst_name VOTER_TIME_COUNT/voted_output\[28\] -fixed false -x 22 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/debug_csr_req_wr_en_dbgpipe_0_a2_0_a2 -fixed false -x 113 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[1\] -fixed false -x 187 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0\[17\] -fixed false -x 177 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14\[28\] -fixed false -x 139 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_621_N_6_i -fixed false -x 234 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_a2_0\[7\] -fixed false -x 45 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNIGD3SG\[23\] -fixed false -x 39 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate\[3\] -fixed false -x 318 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m4 -fixed false -x 319 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[13\] -fixed false -x 40 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_1 -fixed false -x 296 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[0\] -fixed false -x 220 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[22\] -fixed false -x 283 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/apb_d_req_valid_3 -fixed false -x 136 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIT44BJ\[12\] -fixed false -x 111 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[13\] -fixed false -x 64 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[28\] -fixed false -x 265 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[14\] -fixed false -x 162 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m8_e_2 -fixed false -x 264 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4915_3_0 -fixed false -x 331 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[26\] -fixed false -x 199 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_places_0\[2\] -fixed false -x 241 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2__RNIKDH9E\[15\] -fixed false -x 36 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2123_1 -fixed false -x 319 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[4\] -fixed false -x 204 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm/wr_en_data_or -fixed false -x 138 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_valid_Z -fixed false -x 158 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m25 -fixed false -x 315 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_reset_pending -fixed false -x 127 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1\[2\] -fixed false -x 230 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[13\] -fixed false -x 109 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNI13K9P\[20\] -fixed false -x 44 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[5\] -fixed false -x 195 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[45\] -fixed false -x 293 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[16\] -fixed false -x 271 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[2\] -fixed false -x 180 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un41_trap_val -fixed false -x 224 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_11_RNO -fixed false -x 253 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[20\] -fixed false -x 149 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_valid_3 -fixed false -x 173 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[19\] -fixed false -x 240 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[3\] -fixed false -x 109 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[12\] -fixed false -x 230 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[4\] -fixed false -x 176 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39_1\[2\] -fixed false -x 209 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[26\] -fixed false -x 294 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[10\] -fixed false -x 37 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[1\] -fixed false -x 52 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[2\] -fixed false -x 171 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[12\] -fixed false -x 136 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[32\] -fixed false -x 291 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[3\] -fixed false -x 95 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_24_0_RNO -fixed false -x 279 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_fence_1_i\[0\] -fixed false -x 116 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[13\] -fixed false -x 63 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[31\] -fixed false -x 175 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[7\] -fixed false -x 211 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[19\] -fixed false -x 216 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_e2 -fixed false -x 281 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[25\] -fixed false -x 18 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_16_RNO_0 -fixed false -x 300 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[30\] -fixed false -x 285 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[25\] -fixed false -x 50 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[13\] -fixed false -x 57 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr10_i_a2_i -fixed false -x 166 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_0 -fixed false -x 226 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un21_next_quotient_2 -fixed false -x 186 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_N_8_mux_i_N_4L5 -fixed false -x 194 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[8\] -fixed false -x 48 -y 229
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[26\] -fixed false -x 258 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[2\] -fixed false -x 40 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[19\] -fixed false -x 266 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[10\] -fixed false -x 92 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847 -fixed false -x 320 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel_2 -fixed false -x 151 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[7\] -fixed false -x 221 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2_0 -fixed false -x 229 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_ahb -fixed false -x 178 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[28\] -fixed false -x 233 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[10\] -fixed false -x 157 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_quotient_0_sqmuxa -fixed false -x 199 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNI1I4RI\[16\] -fixed false -x 54 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr\[0\] -fixed false -x 110 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mcause_sw_rd_sel_1_0 -fixed false -x 164 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[40\] -fixed false -x 67 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_0_a4\[3\] -fixed false -x 136 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[0\] -fixed false -x 225 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_0_i_m2_i_m2\[10\] -fixed false -x 80 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[29\] -fixed false -x 58 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1__RNICTQGL\[2\] -fixed false -x 54 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[13\] -fixed false -x 263 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2\[1\] -fixed false -x 101 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_0_2 -fixed false -x 230 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[2\] -fixed false -x 126 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[20\] -fixed false -x 144 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[7\] -fixed false -x 220 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_3_RNO -fixed false -x 247 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_0\[1\] -fixed false -x 109 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[25\] -fixed false -x 210 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_state\[0\]_3\[0\] -fixed false -x 155 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[6\] -fixed false -x 201 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_4 -fixed false -x 260 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex7_0_RNO_0 -fixed false -x 213 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[6\] -fixed false -x 196 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[6\] -fixed false -x 316 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[45\] -fixed false -x 99 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[8\] -fixed false -x 47 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[60\] -fixed false -x 237 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[7\] -fixed false -x 159 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_addr_align\[0\]_3\[0\] -fixed false -x 146 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_34\[8\] -fixed false -x 149 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[7\] -fixed false -x 139 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[15\] -fixed false -x 46 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[13\] -fixed false -x 134 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[3\] -fixed false -x 142 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[17\] -fixed false -x 219 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[31\] -fixed false -x 268 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[20\] -fixed false -x 13 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[26\] -fixed false -x 231 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[28\] -fixed false -x 291 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_fence_i_retr -fixed false -x 176 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[26\] -fixed false -x 16 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[20\] -fixed false -x 161 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_2 -fixed false -x 259 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNIACK9P\[23\] -fixed false -x 41 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNIC93SG\[21\] -fixed false -x 81 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[24\] -fixed false -x 233 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[31\] -fixed false -x 238 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[51\] -fixed false -x 79 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[13\] -fixed false -x 212 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_reset_reg/gen_bit_reset.state_val\[0\] -fixed false -x 120 -y 232
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[17\] -fixed false -x 198 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4951_3 -fixed false -x 339 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[20\] -fixed false -x 48 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[3\] -fixed false -x 136 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[23\] -fixed false -x 42 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[49\] -fixed false -x 318 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[26\] -fixed false -x 151 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78\[25\] -fixed false -x 197 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_cnst_i_a2\[0\] -fixed false -x 317 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr_fast\[0\] -fixed false -x 155 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO_0\[1\] -fixed false -x 268 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[4\] -fixed false -x 61 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_shifter_unit_op_sel_ex7 -fixed false -x 229 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_1_sqmuxa -fixed false -x 264 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[29\] -fixed false -x 232 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error_1_N_4L5 -fixed false -x 148 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30\[26\] -fixed false -x 174 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data\[31\] -fixed false -x 225 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_ex\[3\] -fixed false -x 204 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg\[1\] -fixed false -x 182 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_error_resp.gen_buff_loop\[0\].buff_entry_error_resp_ram0_\[0\] -fixed false -x 84 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast_0 -fixed false -x 200 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv\[5\] -fixed false -x 330 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[31\] -fixed false -x 234 -y 244
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[26\] -fixed false -x 16 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948 -fixed false -x 293 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m12 -fixed false -x 318 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_RNO_0 -fixed false -x 186 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[22\] -fixed false -x 50 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[17\] -fixed false -x 282 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[21\] -fixed false -x 258 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[17\] -fixed false -x 82 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic846 -fixed false -x 284 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[1\] -fixed false -x 43 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[11\] -fixed false -x 67 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m23_2_0 -fixed false -x 285 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[17\] -fixed false -x 84 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6\[22\] -fixed false -x 166 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[46\] -fixed false -x 74 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[3\] -fixed false -x 71 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[1\] -fixed false -x 256 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[8\] -fixed false -x 92 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data\[31\] -fixed false -x 25 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[47\] -fixed false -x 313 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[23\] -fixed false -x 72 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_2\[26\] -fixed false -x 169 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[31\] -fixed false -x 234 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[30\] -fixed false -x 151 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[11\] -fixed false -x 39 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata1_mcontrol_hit/gen_bit_reset.state_val\[0\] -fixed false -x 145 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_0_2 -fixed false -x 215 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[25\] -fixed false -x 236 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux\[0\] -fixed false -x 79 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0 -fixed false -x 222 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[29\] -fixed false -x 251 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic852 -fixed false -x 283 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[0\] -fixed false -x 28 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[19\] -fixed false -x 242 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_irq_reg/gen_bit_reset.state_val\[0\] -fixed false -x 80 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_3_a2_1\[1\] -fixed false -x 151 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[13\] -fixed false -x 41 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm/gen_bit_reset.state_val\[0\] -fixed false -x 165 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3\[16\] -fixed false -x 162 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78\[26\] -fixed false -x 207 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[36\] -fixed false -x 65 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[12\] -fixed false -x 101 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[9\] -fixed false -x 205 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[50\] -fixed false -x 319 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gpr_wr_data_retr_3\[4\] -fixed false -x 169 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[42\] -fixed false -x 69 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_0\[17\] -fixed false -x 329 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11\[16\] -fixed false -x 179 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m19 -fixed false -x 275 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39_2\[2\] -fixed false -x 208 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_fast -fixed false -x 164 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_resp_ready -fixed false -x 124 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[26\] -fixed false -x 195 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_RNO -fixed false -x 220 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2\[14\] -fixed false -x 246 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[20\] -fixed false -x 218 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2_1 -fixed false -x 192 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i -fixed false -x 246 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2\[1\] -fixed false -x 241 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_17_0_RNO -fixed false -x 287 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[4\] -fixed false -x 125 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[25\] -fixed false -x 179 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[7\] -fixed false -x 205 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_6_RNO -fixed false -x 260 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[3\] -fixed false -x 42 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un4_gpr_wr_valid_int_2 -fixed false -x 211 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_91 -fixed false -x 138 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[4\] -fixed false -x 47 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[4\] -fixed false -x 66 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[3\] -fixed false -x 99 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[27\] -fixed false -x 152 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[26\] -fixed false -x 289 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un18_lsu_op_str_ex -fixed false -x 174 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO\[19\] -fixed false -x 247 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[11\] -fixed false -x 246 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_addr_align\[1\] -fixed false -x 140 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_22_0_a2 -fixed false -x 132 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_iv\[0\] -fixed false -x 228 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z\[4\] -fixed false -x 188 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[18\] -fixed false -x 194 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[15\] -fixed false -x 148 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0_int_sn_m7_0 -fixed false -x 193 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_4 -fixed false -x 233 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0_a2_3_5 -fixed false -x 184 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state\[2\] -fixed false -x 149 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_wr_strb\[1\] -fixed false -x 152 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[31\] -fixed false -x 190 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[22\] -fixed false -x 47 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[25\] -fixed false -x 52 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_i_iv -fixed false -x 262 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[42\] -fixed false -x 303 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[28\] -fixed false -x 78 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[24\] -fixed false -x 232 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[12\] -fixed false -x 93 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[18\] -fixed false -x 115 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[19\] -fixed false -x 46 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[29\] -fixed false -x 134 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[5\] -fixed false -x 204 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[11\] -fixed false -x 122 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[27\] -fixed false -x 66 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[23\] -fixed false -x 272 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr_4\[1\] -fixed false -x 108 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_is_hword_high_only_u -fixed false -x 191 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_2\[27\] -fixed false -x 163 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[47\] -fixed false -x 313 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m18_1_0 -fixed false -x 307 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_25_RNO -fixed false -x 318 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[5\] -fixed false -x 119 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_hword_high_only_u_1_0 -fixed false -x 119 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[29\] -fixed false -x 77 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_2_2 -fixed false -x 245 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr\[9\] -fixed false -x 251 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[23\] -fixed false -x 56 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[30\] -fixed false -x 161 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utime_sw_rd_sel_0 -fixed false -x 149 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_0_a2\[2\] -fixed false -x 310 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast -fixed false -x 222 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[26\] -fixed false -x 322 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_is_subsys_hart_soft_reg_0_a2_5_a2_0_4 -fixed false -x 258 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[3\] -fixed false -x 294 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[26\] -fixed false -x 198 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_operand1_mux_sel_ex\[0\] -fixed false -x 236 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/is_locked -fixed false -x 75 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[5\] -fixed false -x 35 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[20\] -fixed false -x 97 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[25\] -fixed false -x 317 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[13\] -fixed false -x 266 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNI9J6BJ\[27\] -fixed false -x 136 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result195_0_a2 -fixed false -x 176 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[26\] -fixed false -x 291 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2125.rv32c_dec_mnemonic2125_3 -fixed false -x 297 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/gnt_0\[0\] -fixed false -x 194 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m24 -fixed false -x 317 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[23\] -fixed false -x 67 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[37\] -fixed false -x 58 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwrite -fixed false -x 72 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_ld_addr_misalign -fixed false -x 137 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gpr_wr_data_retr_3\[3\] -fixed false -x 155 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[19\] -fixed false -x 102 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2\[16\] -fixed false -x 199 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_sel_reg\[4\] -fixed false -x 180 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3\[12\] -fixed false -x 161 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[7\] -fixed false -x 41 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m21 -fixed false -x 284 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m\[9\] -fixed false -x 175 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[21\] -fixed false -x 257 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[15\] -fixed false -x 67 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_trap_ret_ex_2 -fixed false -x 246 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[32\] -fixed false -x 280 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[1\] -fixed false -x 202 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[25\] -fixed false -x 53 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[14\] -fixed false -x 292 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[6\] -fixed false -x 149 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_8 -fixed false -x 330 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[14\] -fixed false -x 94 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78\[29\] -fixed false -x 219 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60\[5\] -fixed false -x 196 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_exce\[0\] -fixed false -x 211 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[52\] -fixed false -x 325 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[29\] -fixed false -x 114 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[11\] -fixed false -x 31 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m35_0 -fixed false -x 255 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv\[0\] -fixed false -x 257 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[25\] -fixed false -x 304 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic849_1 -fixed false -x 316 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNI49N9P\[30\] -fixed false -x 74 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_1_iv_0\[0\] -fixed false -x 274 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[9\] -fixed false -x 76 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m13_e_2 -fixed false -x 318 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[7\] -fixed false -x 45 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/Tc0_l_En_RNI79MO8 -fixed false -x 35 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un5_start_slow_mul_0_a2 -fixed false -x 191 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[28\] -fixed false -x 85 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_9_RNO_0 -fixed false -x 248 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_2 -fixed false -x 307 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[12\] -fixed false -x 291 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_intce\[64\] -fixed false -x 160 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[24\] -fixed false -x 291 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand1_mux_sel_0_4\[0\] -fixed false -x 279 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic849 -fixed false -x 315 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[15\] -fixed false -x 273 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[19\] -fixed false -x 133 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[4\] -fixed false -x 302 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[3\] -fixed false -x 217 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[16\] -fixed false -x 219 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[7\] -fixed false -x 54 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[1\] -fixed false -x 184 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex\[11\] -fixed false -x 258 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_lsu_op_completing_ex -fixed false -x 223 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[25\] -fixed false -x 185 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[17\] -fixed false -x 253 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6\[0\] -fixed false -x 186 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_trig_pipe_reg_ex_retr.ex_retr_pipe_trigger_retr\[0\] -fixed false -x 165 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[15\] -fixed false -x 192 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_a1_0 -fixed false -x 160 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_req_ready_0_a0_0_1 -fixed false -x 186 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_a2_2\[16\] -fixed false -x 29 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[21\] -fixed false -x 80 -y 184
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_places_0\[1\] -fixed false -x 245 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[30\] -fixed false -x 286 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_ptr\[0\] -fixed false -x 129 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_0_RNIDVQI9 -fixed false -x 216 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_0 -fixed false -x 314 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]2 -fixed false -x 110 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[14\] -fixed false -x 290 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[1\] -fixed false -x 185 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[16\] -fixed false -x 239 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_state\[0\]_3\[2\] -fixed false -x 114 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[26\] -fixed false -x 151 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[19\] -fixed false -x 162 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[12\] -fixed false -x 301 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[21\] -fixed false -x 48 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2\[2\] -fixed false -x 233 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO\[4\] -fixed false -x 233 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/next_buff_valid\[0\] -fixed false -x 139 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[57\] -fixed false -x 84 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNIUDQEP\[10\] -fixed false -x 37 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr\[5\] -fixed false -x 246 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[17\] -fixed false -x 85 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[53\] -fixed false -x 209 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[30\] -fixed false -x 151 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].req_buff_resp_drop\[1\] -fixed false -x 153 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[27\] -fixed false -x 104 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_exu_result_mux_sel_ex\[1\] -fixed false -x 266 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_22_RNO -fixed false -x 270 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3\[17\] -fixed false -x 280 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data\[30\] -fixed false -x 144 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[2\] -fixed false -x 271 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[26\] -fixed false -x 150 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[3\] -fixed false -x 255 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_0 -fixed false -x 211 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[29\] -fixed false -x 280 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[16\] -fixed false -x 39 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[20\] -fixed false -x 39 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[15\] -fixed false -x 119 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[22\] -fixed false -x 105 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/N_1222_i -fixed false -x 118 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex\[4\] -fixed false -x 232 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[3\] -fixed false -x 172 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[6\] -fixed false -x 210 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m\[5\] -fixed false -x 149 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[10\] -fixed false -x 254 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[27\] -fixed false -x 218 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_fence_1_0_a2\[2\] -fixed false -x 114 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[8\] -fixed false -x 122 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[15\] -fixed false -x 64 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[29\] -fixed false -x 221 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[21\] -fixed false -x 218 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[30\] -fixed false -x 143 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[7\] -fixed false -x 66 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3\[6\] -fixed false -x 51 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[21\] -fixed false -x 298 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[12\] -fixed false -x 128 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2132_2 -fixed false -x 308 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[21\] -fixed false -x 80 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error_1 -fixed false -x 147 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[15\] -fixed false -x 36 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0\[1\] -fixed false -x 297 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_18 -fixed false -x 256 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[4\] -fixed false -x 173 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr_2_u -fixed false -x 109 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[22\] -fixed false -x 236 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO -fixed false -x 210 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[56\] -fixed false -x 330 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns\[0\] -fixed false -x 79 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_RNI7TNV01 -fixed false -x 40 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2128 -fixed false -x 307 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[7\] -fixed false -x 204 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr\[0\] -fixed false -x 185 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stepie/gen_bit_reset.state_val\[0\] -fixed false -x 163 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[10\] -fixed false -x 38 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[27\] -fixed false -x 94 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_a3_2\[0\] -fixed false -x 53 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2114_1 -fixed false -x 306 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[19\] -fixed false -x 149 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted -fixed false -x 90 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_hword_high_only_u -fixed false -x 108 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv -fixed false -x 185 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[3\] -fixed false -x 66 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m19_0 -fixed false -x 268 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_1_1_RNI6Q8KO -fixed false -x 174 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[12\] -fixed false -x 254 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[20\] -fixed false -x 273 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[30\] -fixed false -x 150 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[43\] -fixed false -x 208 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[10\] -fixed false -x 203 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/branch_req_fence_i -fixed false -x 183 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2116 -fixed false -x 296 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[21\] -fixed false -x 274 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2\[3\] -fixed false -x 245 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO\[17\] -fixed false -x 240 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3\[3\] -fixed false -x 246 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_shift_op_completing_ex -fixed false -x 225 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[18\] -fixed false -x 265 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mie_sw_wr_sel_1_1 -fixed false -x 173 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[19\] -fixed false -x 255 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[12\] -fixed false -x 40 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram1_\[1\] -fixed false -x 132 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6_2_RNO\[0\] -fixed false -x 267 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30\[19\] -fixed false -x 161 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[2\] -fixed false -x 29 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[1\] -fixed false -x 204 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_1_0_0_a2_1 -fixed false -x 157 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11\[29\] -fixed false -x 148 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[2\] -fixed false -x 153 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[21\] -fixed false -x 171 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[29\] -fixed false -x 268 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_26_0_RNO -fixed false -x 286 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_at_flush20 -fixed false -x 119 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[62\] -fixed false -x 226 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[30\] -fixed false -x 154 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[31\] -fixed false -x 192 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0_2\[2\] -fixed false -x 213 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[22\] -fixed false -x 105 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[27\] -fixed false -x 42 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[8\] -fixed false -x 37 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[21\] -fixed false -x 185 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[26\] -fixed false -x 223 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[23\] -fixed false -x 196 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[31\] -fixed false -x 17 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3\[2\] -fixed false -x 245 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_lsu_op_ex_1_cZ\[3\] -fixed false -x 204 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[60\] -fixed false -x 329 -y 244
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[12\] -fixed false -x 105 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[7\] -fixed false -x 123 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[17\] -fixed false -x 198 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46\[2\] -fixed false -x 212 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[22\] -fixed false -x 160 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[27\] -fixed false -x 218 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_2\[20\] -fixed false -x 137 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[2\] -fixed false -x 243 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[5\] -fixed false -x 80 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul_ack -fixed false -x 164 -y 232
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_6 -fixed false -x 316 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_gpr_wr_valid -fixed false -x 282 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[9\] -fixed false -x 151 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[27\] -fixed false -x 266 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result192_0_a2 -fixed false -x 174 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[18\] -fixed false -x 242 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[18\] -fixed false -x 196 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[12\] -fixed false -x 111 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_illegal_instr_ex -fixed false -x 240 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[22\] -fixed false -x 159 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO\[23\] -fixed false -x 267 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[16\] -fixed false -x 233 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exu_csr_op_wr_data14 -fixed false -x 115 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/csr_trigger_wr_hzd_de -fixed false -x 184 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[12\] -fixed false -x 231 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[11\] -fixed false -x 304 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[11\] -fixed false -x 195 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_datas2 -fixed false -x 223 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNIPRK9P\[28\] -fixed false -x 75 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54\[4\] -fixed false -x 135 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count\[1\] -fixed false -x 101 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[0\] -fixed false -x 100 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2\[30\] -fixed false -x 293 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[22\] -fixed false -x 182 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_1\[5\] -fixed false -x 32 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex\[3\] -fixed false -x 197 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.init_wr_dcsr_step_en -fixed false -x 127 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[24\] -fixed false -x 106 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata1_mcontrol_execute/gpr_wr_data_retr_3_2\[20\] -fixed false -x 149 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/next_buff_valid\[0\] -fixed false -x 120 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[9\] -fixed false -x 176 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[7\] -fixed false -x 128 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[8\] -fixed false -x 244 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[21\] -fixed false -x 274 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.awe1 -fixed false -x 115 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a4\[2\] -fixed false -x 258 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_i\[4\] -fixed false -x 137 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[7\] -fixed false -x 209 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[6\] -fixed false -x 231 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[15\] -fixed false -x 245 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[2\] -fixed false -x 271 -y 250
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6\[4\] -fixed false -x 175 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5s4_1 -fixed false -x 222 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[31\] -fixed false -x 279 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[6\] -fixed false -x 36 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[22\] -fixed false -x 227 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m18_2_0 -fixed false -x 289 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[23\] -fixed false -x 58 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_6_0_a2_0_2\[1\] -fixed false -x 236 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30\[30\] -fixed false -x 160 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[26\] -fixed false -x 241 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_sn_m4 -fixed false -x 28 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[34\] -fixed false -x 51 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[30\] -fixed false -x 308 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[48\] -fixed false -x 76 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[6\] -fixed false -x 120 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[21\] -fixed false -x 223 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr_1_cZ\[1\] -fixed false -x 129 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[27\] -fixed false -x 65 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1\[9\] -fixed false -x 240 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[4\] -fixed false -x 134 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[28\] -fixed false -x 136 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[9\] -fixed false -x 173 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_0 -fixed false -x 263 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[63\] -fixed false -x 227 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[22\] -fixed false -x 269 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[13\] -fixed false -x 223 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[8\] -fixed false -x 158 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[4\] -fixed false -x 174 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[28\] -fixed false -x 298 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[10\] -fixed false -x 197 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[18\] -fixed false -x 172 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[27\] -fixed false -x 278 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[18\] -fixed false -x 271 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[21\] -fixed false -x 209 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[23\] -fixed false -x 255 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO\[2\] -fixed false -x 232 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[5\] -fixed false -x 242 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_uncompressed_full -fixed false -x 90 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un3_alu_op_sel_int_2_0_1 -fixed false -x 182 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_23 -fixed false -x 279 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[21\] -fixed false -x 261 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_18_RNO_0 -fixed false -x 282 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[0\] -fixed false -x 217 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[23\] -fixed false -x 46 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[0\] -fixed false -x 188 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m15 -fixed false -x 259 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[1\] -fixed false -x 29 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic853_2 -fixed false -x 314 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[16\] -fixed false -x 171 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[11\] -fixed false -x 286 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[26\] -fixed false -x 269 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un9_next_exu_result_reg_int -fixed false -x 194 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[8\] -fixed false -x 208 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/last_iab_rd_alignment_4_iv_i -fixed false -x 97 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex\[0\] -fixed false -x 232 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[24\] -fixed false -x 45 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[27\] -fixed false -x 193 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_29_0_RNO -fixed false -x 285 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel -fixed false -x 163 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[15\] -fixed false -x 43 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[27\] -fixed false -x 89 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_22_RNO_0 -fixed false -x 269 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[28\] -fixed false -x 135 -y 243
set_location -inst_name I_1 -fixed false -x 1158 -y 162
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[34\] -fixed false -x 298 -y 238
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_5\[5\] -fixed false -x 31 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[21\] -fixed false -x 217 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[4\] -fixed false -x 42 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3 -fixed false -x 48 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[18\] -fixed false -x 64 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[21\] -fixed false -x 212 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[13\] -fixed false -x 278 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[15\] -fixed false -x 53 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].un6_req_buff_load_os -fixed false -x 99 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/trigger_op_addr_valid_de -fixed false -x 193 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[22\] -fixed false -x 225 -y 244
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[52\] -fixed false -x 322 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[29\] -fixed false -x 316 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0_\[2\] -fixed false -x 178 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[8\] -fixed false -x 128 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_valid -fixed false -x 175 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[29\] -fixed false -x 306 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[1\] -fixed false -x 132 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast_sx -fixed false -x 221 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[18\] -fixed false -x 115 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[31\] -fixed false -x 279 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[29\] -fixed false -x 140 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_rep2 -fixed false -x 239 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_0_1 -fixed false -x 163 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[19\] -fixed false -x 160 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2123_1_0_0 -fixed false -x 318 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[18\] -fixed false -x 243 -y 244
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt\[2\] -fixed false -x 210 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_s_31_RNO -fixed false -x 246 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[20\] -fixed false -x 222 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_1_RNO -fixed false -x 186 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m19_4 -fixed false -x 272 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_19_m_3 -fixed false -x 287 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[0\] -fixed false -x 218 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[20\] -fixed false -x 47 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_30_RNO -fixed false -x 281 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[19\] -fixed false -x 265 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/ram_init_soft_debug_reset -fixed false -x 175 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z\[2\] -fixed false -x 186 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr -fixed false -x 163 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m\[14\] -fixed false -x 269 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[5\] -fixed false -x 222 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[3\] -fixed false -x 70 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_exu_result_mux_sel_2\[1\] -fixed false -x 281 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[0\] -fixed false -x 139 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_o2 -fixed false -x 157 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11\[18\] -fixed false -x 171 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un17_lsu_resp_ready -fixed false -x 127 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[10\] -fixed false -x 185 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[16\] -fixed false -x 246 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[56\] -fixed false -x 95 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35_1\[0\] -fixed false -x 158 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr_0\[0\] -fixed false -x 167 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[4\] -fixed false -x 136 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_is_hword_high_only_0_sqmuxa -fixed false -x 182 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[23\] -fixed false -x 200 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv\[2\] -fixed false -x 234 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[8\] -fixed false -x 122 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_valid_mux_1_0_a2 -fixed false -x 150 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[2\] -fixed false -x 190 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[5\] -fixed false -x 191 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2119_2 -fixed false -x 332 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exception_taken_1 -fixed false -x 185 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[5\] -fixed false -x 270 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[28\] -fixed false -x 293 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[23\] -fixed false -x 83 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_op_os -fixed false -x 138 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[5\] -fixed false -x 136 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/sw_csr_wr_valid_qual -fixed false -x 127 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[17\] -fixed false -x 80 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[27\] -fixed false -x 226 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[18\] -fixed false -x 147 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2\[23\] -fixed false -x 254 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m12_0_1 -fixed false -x 263 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mvendorid_sw_rd_sel_0 -fixed false -x 124 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[8\] -fixed false -x 135 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[7\] -fixed false -x 157 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_at_flush_Z\[0\] -fixed false -x 117 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[25\] -fixed false -x 233 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0\[3\] -fixed false -x 179 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[14\] -fixed false -x 206 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[7\] -fixed false -x 227 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[29\] -fixed false -x 75 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0\[1\] -fixed false -x 38 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex\[3\] -fixed false -x 206 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv\[9\] -fixed false -x 307 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[29\] -fixed false -x 47 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[16\] -fixed false -x 137 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un18_next_quotient_2 -fixed false -x 184 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[31\] -fixed false -x 90 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[30\] -fixed false -x 138 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[14\] -fixed false -x 159 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[25\] -fixed false -x 231 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_lsu_op_ex_1_cZ\[0\] -fixed false -x 207 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[21\] -fixed false -x 193 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[13\] -fixed false -x 262 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[47\] -fixed false -x 74 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO\[24\] -fixed false -x 273 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[28\] -fixed false -x 267 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_byte_en\[0\] -fixed false -x 93 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_a8_0_2 -fixed false -x 305 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[21\] -fixed false -x 290 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.N_1589_i -fixed false -x 170 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[24\] -fixed false -x 160 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_exu_result_mux_sel_ex\[0\] -fixed false -x 275 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_next_div_divisor39_inv_1 -fixed false -x 175 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[20\] -fixed false -x 149 -y 226
set_location -inst_name FUNCTIONAL_OUTPUTS/led_pattern\[3\] -fixed false -x 19 -y 184
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[8\] -fixed false -x 66 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[5\] -fixed false -x 154 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_0 -fixed false -x 242 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[24\] -fixed false -x 126 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_operand1_mux_sel_cnst_0\[0\] -fixed false -x 315 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data\[0\]\[8\] -fixed false -x 142 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[5\] -fixed false -x 64 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[24\] -fixed false -x 209 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0_0_RNO\[4\] -fixed false -x 317 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_1_0 -fixed false -x 174 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[9\] -fixed false -x 129 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel -fixed false -x 172 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_a4_0_1 -fixed false -x 164 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_ahb_0_97_i_a4 -fixed false -x 113 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[24\] -fixed false -x 215 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[56\] -fixed false -x 326 -y 232
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data\[22\] -fixed false -x 65 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_10 -fixed false -x 331 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_0 -fixed false -x 247 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[57\] -fixed false -x 92 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m4_e_3 -fixed false -x 320 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[22\] -fixed false -x 49 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/sel_reg\[1\] -fixed false -x 199 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[11\] -fixed false -x 307 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[29\] -fixed false -x 235 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m2\[1\] -fixed false -x 214 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux\[2\] -fixed false -x 86 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_valid_cnst.m16 -fixed false -x 303 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[11\] -fixed false -x 141 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[7\] -fixed false -x 123 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[27\] -fixed false -x 283 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[23\] -fixed false -x 185 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[1\].buff_valid_fast\[1\] -fixed false -x 130 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO\[1\] -fixed false -x 114 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0 -fixed false -x 220 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_2_sqmuxa -fixed false -x 255 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12_5 -fixed false -x 244 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[13\] -fixed false -x 146 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_1\[16\] -fixed false -x 27 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex -fixed false -x 216 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[11\] -fixed false -x 223 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[1\] -fixed false -x 185 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_44 -fixed false -x 296 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[6\] -fixed false -x 198 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[30\] -fixed false -x 194 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[12\] -fixed false -x 112 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_2\[2\] -fixed false -x 257 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[1\] -fixed false -x 201 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[25\] -fixed false -x 195 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46\[4\] -fixed false -x 133 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[14\] -fixed false -x 263 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data\[0\] -fixed false -x 124 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1\[4\] -fixed false -x 63 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[14\] -fixed false -x 202 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_operand1_mux_sel_cnst_0_a2\[0\] -fixed false -x 329 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[6\] -fixed false -x 310 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o3_0\[13\] -fixed false -x 44 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[3\] -fixed false -x 106 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[3\] -fixed false -x 254 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[53\] -fixed false -x 209 -y 238
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_str_amo_addr_misalign -fixed false -x 152 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39_1\[3\] -fixed false -x 140 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[6\] -fixed false -x 134 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[26\] -fixed false -x 159 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[24\] -fixed false -x 290 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[26\] -fixed false -x 298 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_read_gpr_rs1_ex.gen_rs1_lsu_stall.un14_gpr_rs1_stall_lsu -fixed false -x 162 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_0_sqmuxa -fixed false -x 194 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[20\] -fixed false -x 138 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[14\] -fixed false -x 245 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[9\] -fixed false -x 176 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[13\] -fixed false -x 62 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/Tc0_h_En -fixed false -x 80 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[15\] -fixed false -x 105 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex\[6\] -fixed false -x 257 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp\[0\] -fixed false -x 89 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[8\] -fixed false -x 76 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[28\] -fixed false -x 86 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid46_1 -fixed false -x 112 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout\[0\] -fixed false -x 48 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11\[22\] -fixed false -x 149 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[7\] -fixed false -x 53 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[1\] -fixed false -x 28 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[31\] -fixed false -x 21 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[0\] -fixed false -x 178 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m3 -fixed false -x 295 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_resp_access_parity_error_0_sqmuxa -fixed false -x 43 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2129 -fixed false -x 295 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[31\] -fixed false -x 200 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[1\] -fixed false -x 251 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[21\] -fixed false -x 294 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[24\] -fixed false -x 291 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[7\] -fixed false -x 175 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[10\] -fixed false -x 65 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[13\] -fixed false -x 159 -y 234
set_location -inst_name VOTER_TIME_COUNT/voted_output\[29\] -fixed false -x 26 -y 184
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_15 -fixed false -x 262 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_7_RNO -fixed false -x 258 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel_4 -fixed false -x 182 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[5\] -fixed false -x 88 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[22\] -fixed false -x 165 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[28\] -fixed false -x 202 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[9\] -fixed false -x 195 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[11\] -fixed false -x 193 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_0\[2\] -fixed false -x 233 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[26\] -fixed false -x 223 -y 232
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIDN6BJ\[29\] -fixed false -x 134 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[3\] -fixed false -x 257 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2\[0\] -fixed false -x 42 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[0\] -fixed false -x 99 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30\[31\] -fixed false -x 148 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_85\[9\] -fixed false -x 194 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[2\] -fixed false -x 171 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_1\[1\] -fixed false -x 292 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_instr_inhibit_ex_7 -fixed false -x 182 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[8\] -fixed false -x 162 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]_RNI9MEUI\[9\] -fixed false -x 121 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr\[0\] -fixed false -x 246 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[20\] -fixed false -x 138 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[13\] -fixed false -x 62 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[23\] -fixed false -x 293 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_RNO_1\[0\] -fixed false -x 100 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m1 -fixed false -x 283 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_reg\[1\] -fixed false -x 129 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[10\] -fixed false -x 105 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[27\] -fixed false -x 237 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_1\[1\] -fixed false -x 92 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[34\] -fixed false -x 298 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[62\] -fixed false -x 314 -y 229
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[28\] -fixed false -x 311 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[30\] -fixed false -x 55 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0\[4\] -fixed false -x 62 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[18\] -fixed false -x 270 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_2\[1\] -fixed false -x 89 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m23_1_0 -fixed false -x 243 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/wr_data -fixed false -x 167 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[5\] -fixed false -x 92 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[27\] -fixed false -x 226 -y 232
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[8\] -fixed false -x 206 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_sn_m7_e -fixed false -x 42 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a2_c_s_0 -fixed false -x 194 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3_1\[31\] -fixed false -x 196 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[16\] -fixed false -x 43 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[17\] -fixed false -x 172 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[13\] -fixed false -x 108 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_ack_RNO -fixed false -x 162 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_40\[9\] -fixed false -x 191 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[14\] -fixed false -x 241 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[21\] -fixed false -x 308 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st\[5\] -fixed false -x 73 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_2\[23\] -fixed false -x 30 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[7\] -fixed false -x 38 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[57\] -fixed false -x 327 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[6\] -fixed false -x 65 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[5\] -fixed false -x 139 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[0\] -fixed false -x 32 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1\[7\] -fixed false -x 122 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[6\] -fixed false -x 199 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[34\] -fixed false -x 61 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/write_subsys_hart_gpr_ded_reset -fixed false -x 131 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 -fixed false -x 190 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op_ex\[0\] -fixed false -x 263 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1\[5\] -fixed false -x 186 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[13\] -fixed false -x 71 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[14\] -fixed false -x 158 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].req_buff_resp_addr_align\[1\]\[0\] -fixed false -x 146 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_27 -fixed false -x 309 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14\[16\] -fixed false -x 137 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[31\] -fixed false -x 94 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[26\] -fixed false -x 268 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_u -fixed false -x 172 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[22\] -fixed false -x 142 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[27\] -fixed false -x 291 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6\[30\] -fixed false -x 247 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2__RNIC5H9E\[11\] -fixed false -x 38 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[15\] -fixed false -x 64 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[25\] -fixed false -x 306 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[60\] -fixed false -x 92 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[8\] -fixed false -x 230 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[24\] -fixed false -x 48 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[13\] -fixed false -x 271 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[6\] -fixed false -x 123 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNIDFK9P\[24\] -fixed false -x 44 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[27\] -fixed false -x 278 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[11\] -fixed false -x 227 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/no_flush_req_os -fixed false -x 127 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[4\] -fixed false -x 137 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[6\] -fixed false -x 55 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_N_5_i -fixed false -x 174 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_0_a2\[3\] -fixed false -x 149 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[15\] -fixed false -x 160 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[28\] -fixed false -x 132 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2\[21\] -fixed false -x 244 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[14\] -fixed false -x 192 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_state\[0\]\[2\] -fixed false -x 152 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[1\] -fixed false -x 296 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[8\] -fixed false -x 35 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[6\] -fixed false -x 198 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[18\] -fixed false -x 298 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]_RNI4K0UVN\[29\] -fixed false -x 196 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_capture_reg4 -fixed false -x 162 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[14\] -fixed false -x 175 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1\[26\] -fixed false -x 158 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[4\] -fixed false -x 121 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2\[10\] -fixed false -x 210 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_operand_sel_ex\[0\] -fixed false -x 241 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_21_RNO -fixed false -x 313 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[19\] -fixed false -x 281 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2121.rv32c_dec_mnemonic2121_1 -fixed false -x 314 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_places_1_.m9 -fixed false -x 294 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[8\] -fixed false -x 170 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3\[8\] -fixed false -x 244 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv\[2\] -fixed false -x 271 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[27\] -fixed false -x 41 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_RNIM6TL72 -fixed false -x 188 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[49\] -fixed false -x 318 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[25\] -fixed false -x 130 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_1 -fixed false -x 306 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[30\] -fixed false -x 115 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_completing_ex_0_1_tz -fixed false -x 230 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[20\] -fixed false -x 201 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIT88BJ\[30\] -fixed false -x 154 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_0 -fixed false -x 266 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[4\] -fixed false -x 51 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[27\] -fixed false -x 267 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[25\] -fixed false -x 194 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_a4\[5\] -fixed false -x 73 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[6\] -fixed false -x 122 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_addr_align\[0\]\[1\] -fixed false -x 140 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[4\] -fixed false -x 190 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_0_m4 -fixed false -x 185 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_41 -fixed false -x 293 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[33\] -fixed false -x 61 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[10\] -fixed false -x 148 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_7_RNO_0 -fixed false -x 257 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[24\] -fixed false -x 299 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un12_q0_1 -fixed false -x 184 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un2_req_resp_str_req_buff_addr_misalign\[2\] -fixed false -x 140 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[10\] -fixed false -x 196 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30\[17\] -fixed false -x 171 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[17\] -fixed false -x 255 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[11\] -fixed false -x 160 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4914_1_0 -fixed false -x 231 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_14 -fixed false -x 243 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[27\] -fixed false -x 151 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0_\[0\] -fixed false -x 135 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[12\] -fixed false -x 136 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0_\[4\] -fixed false -x 128 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0\[29\] -fixed false -x 231 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4953 -fixed false -x 344 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[31\] -fixed false -x 280 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_buff_fence_os_2\[1\] -fixed false -x 98 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[17\] -fixed false -x 88 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[2\] -fixed false -x 51 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[25\] -fixed false -x 315 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_fence_reg -fixed false -x 123 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[24\] -fixed false -x 290 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[12\] -fixed false -x 147 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNISP3SG\[29\] -fixed false -x 53 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[28\] -fixed false -x 231 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_gpr_wr_mux_sel_ex\[1\] -fixed false -x 238 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_branch_cond_ex_1_RNO_0\[0\] -fixed false -x 263 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un5_start_slow_mul_0_0 -fixed false -x 189 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[61\] -fixed false -x 331 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[23\] -fixed false -x 101 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/wr_en_data_or -fixed false -x 171 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_dbreak_ex -fixed false -x 265 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_3 -fixed false -x 221 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[26\] -fixed false -x 298 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5\[3\] -fixed false -x 221 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[15\] -fixed false -x 125 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[54\] -fixed false -x 100 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[21\] -fixed false -x 69 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[11\] -fixed false -x 63 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr\[7\] -fixed false -x 180 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78\[27\] -fixed false -x 150 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[16\] -fixed false -x 95 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[4\] -fixed false -x 89 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[23\] -fixed false -x 174 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[4\] -fixed false -x 193 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_1\[0\] -fixed false -x 294 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[30\] -fixed false -x 238 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_1_1 -fixed false -x 171 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_wr_op_ex\[0\] -fixed false -x 260 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1\[27\] -fixed false -x 180 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[50\] -fixed false -x 207 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m\[11\] -fixed false -x 245 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utime_sw_rd_sel -fixed false -x 148 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[10\] -fixed false -x 130 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_early\[1\] -fixed false -x 74 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[29\] -fixed false -x 180 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[13\] -fixed false -x 116 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[30\] -fixed false -x 285 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m7 -fixed false -x 306 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957 -fixed false -x 306 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_3_a2\[2\] -fixed false -x 148 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[3\] -fixed false -x 97 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[16\] -fixed false -x 137 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[5\] -fixed false -x 174 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[15\] -fixed false -x 307 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[25\] -fixed false -x 166 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/fence_i_hold_2 -fixed false -x 124 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m7_1 -fixed false -x 305 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO\[2\] -fixed false -x 323 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_48\[9\] -fixed false -x 195 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1\[31\] -fixed false -x 183 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[27\] -fixed false -x 200 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[10\] -fixed false -x 247 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_12_RNO -fixed false -x 262 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_valid_2 -fixed false -x 158 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[29\] -fixed false -x 40 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_17_RNO_0 -fixed false -x 303 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_5 -fixed false -x 189 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[4\] -fixed false -x 182 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/hipri_req_ptr\[0\] -fixed false -x 202 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a6_0_3\[0\] -fixed false -x 293 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[1\] -fixed false -x 37 -y 229
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_13_0_RNO -fixed false -x 256 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[9\] -fixed false -x 30 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3\[8\] -fixed false -x 135 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[2\] -fixed false -x 62 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_5_RNO -fixed false -x 255 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m19_1 -fixed false -x 257 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[5\] -fixed false -x 166 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex\[3\] -fixed false -x 239 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8\[29\] -fixed false -x 232 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[7\] -fixed false -x 52 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[9\] -fixed false -x 121 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_9_RNO -fixed false -x 245 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr\[7\] -fixed false -x 259 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[25\] -fixed false -x 323 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[2\] -fixed false -x 211 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[9\] -fixed false -x 174 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[22\] -fixed false -x 144 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[26\] -fixed false -x 274 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_emi_req_os_at_flush\[1\] -fixed false -x 115 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1\[1\] -fixed false -x 52 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[25\] -fixed false -x 194 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[12\] -fixed false -x 257 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[27\] -fixed false -x 283 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[16\] -fixed false -x 273 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[23\] -fixed false -x 323 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val_RNO\[2\] -fixed false -x 148 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid46 -fixed false -x 111 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[21\] -fixed false -x 221 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel_1 -fixed false -x 127 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_valid\[0\] -fixed false -x 139 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[40\] -fixed false -x 187 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[9\] -fixed false -x 269 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[36\] -fixed false -x 303 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_1\[7\] -fixed false -x 30 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[10\] -fixed false -x 125 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[22\] -fixed false -x 159 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[19\] -fixed false -x 222 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_0 -fixed false -x 241 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[1\] -fixed false -x 174 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_dummy_target -fixed false -x 179 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2\[24\] -fixed false -x 288 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_addr_align\[0\]_3\[1\] -fixed false -x 145 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2123_1_0 -fixed false -x 317 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2124_1 -fixed false -x 330 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex7_0 -fixed false -x 208 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0\[13\] -fixed false -x 77 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_places_sel_ex\[1\] -fixed false -x 245 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_wr_strb\[1\] -fixed false -x 130 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0_valid_u -fixed false -x 184 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[0\] -fixed false -x 253 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[24\] -fixed false -x 291 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_debug_enter_req_retr -fixed false -x 177 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[0\] -fixed false -x 59 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4928 -fixed false -x 330 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[25\] -fixed false -x 21 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr\[1\] -fixed false -x 108 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_alu_op_complete_ex -fixed false -x 188 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0__RNIMDO7E\[2\] -fixed false -x 136 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[9\] -fixed false -x 138 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[9\] -fixed false -x 170 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_0\[0\] -fixed false -x 282 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[27\] -fixed false -x 184 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_x2 -fixed false -x 245 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel_3 -fixed false -x 187 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[17\] -fixed false -x 114 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_req_valid_0_a2_4 -fixed false -x 159 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[54\] -fixed false -x 334 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[20\] -fixed false -x 136 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z\[4\] -fixed false -x 188 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[26\] -fixed false -x 54 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[15\] -fixed false -x 109 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[12\] -fixed false -x 112 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[23\] -fixed false -x 217 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[5\] -fixed false -x 173 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1 -fixed false -x 198 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[32\] -fixed false -x 181 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[22\] -fixed false -x 265 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[24\] -fixed false -x 216 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un2_exception_taken -fixed false -x 166 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[6\] -fixed false -x 273 -y 250
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[4\] -fixed false -x 156 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[11\] -fixed false -x 218 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[26\] -fixed false -x 12 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[16\] -fixed false -x 236 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_ifu_expipe_resp_next_vaddr -fixed false -x 116 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[30\] -fixed false -x 233 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[8\] -fixed false -x 86 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5 -fixed false -x 208 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[29\] -fixed false -x 114 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[25\] -fixed false -x 238 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_emi_req_os_at_flush\[0\] -fixed false -x 111 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54\[2\] -fixed false -x 206 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[14\] -fixed false -x 41 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4951 -fixed false -x 343 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_rd -fixed false -x 123 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_41\[9\] -fixed false -x 183 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[5\] -fixed false -x 172 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[0\] -fixed false -x 218 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[25\] -fixed false -x 118 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[30\] -fixed false -x 104 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_RNO -fixed false -x 195 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[19\] -fixed false -x 155 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[25\] -fixed false -x 225 -y 232
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_11_RNO -fixed false -x 244 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[25\] -fixed false -x 303 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig\[10\] -fixed false -x 76 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5\[1\] -fixed false -x 291 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_19_RNO_0 -fixed false -x 307 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[11\] -fixed false -x 155 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[26\] -fixed false -x 269 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[14\] -fixed false -x 136 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[9\] -fixed false -x 205 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places\[1\] -fixed false -x 185 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7\[31\] -fixed false -x 239 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/interrupt_could_commit -fixed false -x 168 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[28\] -fixed false -x 260 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[23\] -fixed false -x 293 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_rd_byte_en\[0\] -fixed false -x 91 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_14 -fixed false -x 64 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[7\] -fixed false -x 76 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[1\] -fixed false -x 88 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_alu_op_complete_ex_1 -fixed false -x 187 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[28\] -fixed false -x 284 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_6_0_a2_0\[1\] -fixed false -x 233 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[26\] -fixed false -x 240 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[30\] -fixed false -x 58 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[13\] -fixed false -x 54 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[9\] -fixed false -x 179 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_alu_op_sel_u_1\[0\] -fixed false -x 280 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[27\] -fixed false -x 282 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/dealloc_resp_buff_10 -fixed false -x 126 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_m_0\[4\] -fixed false -x 328 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_compressed -fixed false -x 87 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[23\] -fixed false -x 170 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_ex_RNIR12TH -fixed false -x 219 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[6\] -fixed false -x 179 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5s2 -fixed false -x 220 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[28\] -fixed false -x 98 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m_1_0\[6\] -fixed false -x 268 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[60\] -fixed false -x 237 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95\[30\] -fixed false -x 157 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex\[9\] -fixed false -x 251 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[17\] -fixed false -x 53 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO\[0\] -fixed false -x 118 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_32\[0\] -fixed false -x 135 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[12\] -fixed false -x 242 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[15\] -fixed false -x 285 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[22\] -fixed false -x 302 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[2\] -fixed false -x 135 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[10\] -fixed false -x 157 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[6\] -fixed false -x 317 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[26\] -fixed false -x 100 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[13\] -fixed false -x 266 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[19\] -fixed false -x 256 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[12\] -fixed false -x 114 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[32\] -fixed false -x 60 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4_0\[1\] -fixed false -x 117 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[5\] -fixed false -x 35 -y 184
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4954 -fixed false -x 342 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[28\] -fixed false -x 230 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[3\] -fixed false -x 96 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[14\] -fixed false -x 110 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[48\] -fixed false -x 104 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNIJLK9P\[26\] -fixed false -x 46 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data\[23\] -fixed false -x 29 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[29\] -fixed false -x 306 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_mode -fixed false -x 159 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[11\] -fixed false -x 121 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0__RNII9O7E\[0\] -fixed false -x 134 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[5\] -fixed false -x 201 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[54\] -fixed false -x 236 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_18 -fixed false -x 294 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[17\] -fixed false -x 322 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2131 -fixed false -x 316 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[14\] -fixed false -x 160 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78_1\[19\] -fixed false -x 148 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[4\] -fixed false -x 268 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_63\[0\] -fixed false -x 125 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39_2\[3\] -fixed false -x 121 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count\[1\] -fixed false -x 114 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30\[20\] -fixed false -x 135 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[12\] -fixed false -x 231 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[6\] -fixed false -x 40 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[4\] -fixed false -x 63 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_rd_1 -fixed false -x 130 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNI7NQEP\[13\] -fixed false -x 51 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[11\] -fixed false -x 147 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_mtie/gen_bit_no_reset.state_val\[0\] -fixed false -x 160 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[11\] -fixed false -x 156 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[27\] -fixed false -x 54 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[14\] -fixed false -x 40 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4920_1 -fixed false -x 332 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[21\] -fixed false -x 262 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNIGIK9P\[25\] -fixed false -x 71 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_2_0_o2_0_o3\[15\] -fixed false -x 29 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2\[31\] -fixed false -x 281 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m28 -fixed false -x 288 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mip_rd_data_0\[3\] -fixed false -x 164 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[17\] -fixed false -x 178 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[9\] -fixed false -x 173 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[28\] -fixed false -x 280 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[30\] -fixed false -x 308 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_shifter_unit_op_sel_ex_cZ\[1\] -fixed false -x 208 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_32\[31\] -fixed false -x 147 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_2_0 -fixed false -x 126 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[5\] -fixed false -x 135 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_error_resp.gen_buff_loop\[0\].buff_entry_error_resp_ram3__RNO\[0\] -fixed false -x 114 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4926_3 -fixed false -x 329 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[2\] -fixed false -x 120 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[20\] -fixed false -x 267 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30\[22\] -fixed false -x 167 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex\[4\] -fixed false -x 193 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2121.rv32c_dec_mnemonic2121 -fixed false -x 330 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[22\] -fixed false -x 65 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54\[8\] -fixed false -x 135 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[43\] -fixed false -x 305 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[5\] -fixed false -x 213 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[10\] -fixed false -x 223 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[23\] -fixed false -x 146 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[16\] -fixed false -x 310 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[32\] -fixed false -x 299 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[23\] -fixed false -x 152 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[15\] -fixed false -x 244 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[2\] -fixed false -x 43 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[1\] -fixed false -x 204 -y 244
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[12\] -fixed false -x 68 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[13\] -fixed false -x 271 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_3 -fixed false -x 164 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[17\] -fixed false -x 227 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[19\] -fixed false -x 196 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14\[29\] -fixed false -x 182 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1_RNO\[2\] -fixed false -x 229 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[31\] -fixed false -x 21 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/alloc_req_buff_1 -fixed false -x 151 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[15\] -fixed false -x 219 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0\[14\] -fixed false -x 171 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[0\] -fixed false -x 46 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[1\].buff_data\[1\]\[8\] -fixed false -x 136 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[23\] -fixed false -x 172 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[1\] -fixed false -x 313 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[3\] -fixed false -x 144 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[28\] -fixed false -x 85 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[6\] -fixed false -x 244 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwrite_RNO -fixed false -x 72 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_o4_0\[0\] -fixed false -x 327 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[7\] -fixed false -x 214 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]_RNIT9EUI\[3\] -fixed false -x 110 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_op_sel_ex\[0\] -fixed false -x 223 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[26\] -fixed false -x 228 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[28\] -fixed false -x 292 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[18\] -fixed false -x 205 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[0\] -fixed false -x 143 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[2\] -fixed false -x 212 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[16\] -fixed false -x 115 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[20\] -fixed false -x 119 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[6\] -fixed false -x 53 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[9\] -fixed false -x 173 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[16\] -fixed false -x 171 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNI4KQEP\[12\] -fixed false -x 82 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14\[18\] -fixed false -x 159 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[2\] -fixed false -x 169 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[17\] -fixed false -x 216 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_pready_net -fixed false -x 83 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr -fixed false -x 173 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[25\] -fixed false -x 208 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[31\] -fixed false -x 20 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[2\] -fixed false -x 61 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_0 -fixed false -x 172 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[12\] -fixed false -x 88 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_7_3 -fixed false -x 243 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[11\] -fixed false -x 168 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[9\] -fixed false -x 122 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_26_5 -fixed false -x 193 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_mux_sel_RNIATT8E\[0\] -fixed false -x 237 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[19\] -fixed false -x 293 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_30 -fixed false -x 28 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_mux_result34 -fixed false -x 247 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_s\[2\] -fixed false -x 48 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[58\] -fixed false -x 228 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_2_1\[3\] -fixed false -x 235 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1__RNIARQGL\[1\] -fixed false -x 72 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex6 -fixed false -x 227 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result192_0_a2_0 -fixed false -x 172 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_RNIVRDSA2 -fixed false -x 161 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[14\] -fixed false -x 206 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[3\] -fixed false -x 66 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].req_buff_resp_fault\[1\]\[2\] -fixed false -x 143 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[24\] -fixed false -x 155 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[26\] -fixed false -x 293 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_op_sel_iv\[0\] -fixed false -x 256 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[16\] -fixed false -x 123 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[35\] -fixed false -x 63 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[16\] -fixed false -x 135 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[0\] -fixed false -x 258 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_61\[0\] -fixed false -x 124 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val\[4\] -fixed false -x 212 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[18\] -fixed false -x 119 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5\[0\] -fixed false -x 281 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_iv\[3\] -fixed false -x 88 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_rd_byte_en\[2\] -fixed false -x 90 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_RNO\[0\] -fixed false -x 99 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[51\] -fixed false -x 205 -y 238
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/hipri_req_ptr_RNO\[0\] -fixed false -x 156 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1\[3\] -fixed false -x 50 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[2\] -fixed false -x 170 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[9\] -fixed false -x 162 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[6\] -fixed false -x 320 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv\[1\] -fixed false -x 234 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel -fixed false -x 135 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_trap_ret_retr -fixed false -x 166 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[13\] -fixed false -x 303 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_1\[1\] -fixed false -x 239 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[13\] -fixed false -x 110 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[4\] -fixed false -x 64 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[12\] -fixed false -x 83 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[14\] -fixed false -x 156 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[14\] -fixed false -x 197 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[21\] -fixed false -x 318 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[29\] -fixed false -x 243 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32m_dec_mnemonic_1 -fixed false -x 281 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[19\] -fixed false -x 284 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0\[6\] -fixed false -x 328 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.dcsr_debugger_wr_sel_0 -fixed false -x 136 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_RNIRGJQ8 -fixed false -x 159 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_req_resp_state_1 -fixed false -x 153 -y 192
set_location -inst_name FUNCTIONAL_OUTPUTS/led_pattern\[7\] -fixed false -x 17 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z\[1\] -fixed false -x 185 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[30\] -fixed false -x 193 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[24\] -fixed false -x 271 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_complete_ex -fixed false -x 219 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[16\] -fixed false -x 311 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[29\] -fixed false -x 109 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNIQN3SG\[28\] -fixed false -x 78 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[1\] -fixed false -x 199 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv\[2\] -fixed false -x 237 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[3\] -fixed false -x 183 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[20\] -fixed false -x 321 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[13\] -fixed false -x 310 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[4\] -fixed false -x 187 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[28\] -fixed false -x 253 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[16\] -fixed false -x 44 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[21\] -fixed false -x 150 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/alu_op_sel_RNII7C8E\[2\] -fixed false -x 200 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_4 -fixed false -x 274 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[12\] -fixed false -x 87 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[8\] -fixed false -x 113 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_wr_op_ex\[1\] -fixed false -x 252 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[5\] -fixed false -x 87 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[18\] -fixed false -x 238 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[31\] -fixed false -x 141 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2124.rv32c_dec_mnemonic2124_1 -fixed false -x 329 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/sel_early\[0\] -fixed false -x 167 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[30\] -fixed false -x 218 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[6\] -fixed false -x 207 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_2\[30\] -fixed false -x 156 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[16\] -fixed false -x 305 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_wr_ptr\[0\] -fixed false -x 166 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_error_resp.gen_buff_loop\[0\].buff_entry_error_resp_ram3_\[0\] -fixed false -x 94 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un12_lsu_resp_ready_0 -fixed false -x 120 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[18\] -fixed false -x 257 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_ex -fixed false -x 197 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2120_0_0 -fixed false -x 329 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[6\] -fixed false -x 202 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO\[18\] -fixed false -x 251 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex\[7\] -fixed false -x 259 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[11\] -fixed false -x 193 -y 208
set_location -inst_name VOTER_TIME_COUNT/voted_output\[26\] -fixed false -x 19 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[19\] -fixed false -x 119 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33\[5\] -fixed false -x 148 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3\[24\] -fixed false -x 207 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[11\] -fixed false -x 53 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[30\] -fixed false -x 51 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr\[1\] -fixed false -x 116 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mepc_sw_rd_sel_7 -fixed false -x 215 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[44\] -fixed false -x 72 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNISD5RI\[16\] -fixed false -x 61 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[8\] -fixed false -x 169 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[24\] -fixed false -x 213 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[1\] -fixed false -x 127 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[59\] -fixed false -x 309 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[2\] -fixed false -x 173 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[13\] -fixed false -x 185 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un20_next_quotient_1 -fixed false -x 183 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr\[5\] -fixed false -x 191 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m10 -fixed false -x 292 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[0\] -fixed false -x 220 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_excpt_i_access_fault -fixed false -x 225 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[29\] -fixed false -x 232 -y 244
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[5\] -fixed false -x 214 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_operand1_mux_sel\[1\] -fixed false -x 261 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data\[15\] -fixed false -x 27 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_shifter_unit_op_sel_ex_cZ\[0\] -fixed false -x 207 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911_5_0 -fixed false -x 280 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[18\] -fixed false -x 134 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2\[4\] -fixed false -x 206 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[29\] -fixed false -x 290 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[63\] -fixed false -x 227 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[25\] -fixed false -x 166 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_2\[1\] -fixed false -x 261 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[20\] -fixed false -x 116 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[0\] -fixed false -x 49 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_5\[0\] -fixed false -x 252 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[26\] -fixed false -x 44 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtvec_sw_rd_sel -fixed false -x 170 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[25\] -fixed false -x 26 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[28\] -fixed false -x 197 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3 -fixed false -x 175 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[7\] -fixed false -x 250 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0_int_sn_m3 -fixed false -x 203 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val\[1\] -fixed false -x 211 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_fault\[0\]\[0\] -fixed false -x 139 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_2_0_RNO -fixed false -x 248 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[0\] -fixed false -x 49 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_0_a2_0\[3\] -fixed false -x 147 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2125_5_1 -fixed false -x 305 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_6 -fixed false -x 304 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_resp_valid38_1 -fixed false -x 147 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[18\] -fixed false -x 119 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[3\] -fixed false -x 95 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st\[0\] -fixed false -x 79 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[24\] -fixed false -x 294 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a0_0 -fixed false -x 156 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[21\] -fixed false -x 138 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNIPOH9P\[19\] -fixed false -x 102 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[17\] -fixed false -x 186 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[28\] -fixed false -x 56 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_o12_3 -fixed false -x 244 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[18\] -fixed false -x 271 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[15\] -fixed false -x 46 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[0\] -fixed false -x 111 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[20\] -fixed false -x 62 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_1\[3\] -fixed false -x 184 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_shifter_unit_op_sel_ex7_1 -fixed false -x 220 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z\[2\] -fixed false -x 187 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[14\] -fixed false -x 96 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_18 -fixed false -x 292 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[5\] -fixed false -x 205 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[22\] -fixed false -x 308 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[3\] -fixed false -x 219 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[5\] -fixed false -x 115 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[54\] -fixed false -x 81 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_7_RNO -fixed false -x 256 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[17\] -fixed false -x 314 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_en_retr -fixed false -x 165 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_rd_byte_en_iv_0\[3\] -fixed false -x 87 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places57 -fixed false -x 171 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[13\] -fixed false -x 232 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6\[9\] -fixed false -x 161 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30\[21\] -fixed false -x 220 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[28\] -fixed false -x 309 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIP04BJ\[10\] -fixed false -x 129 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[15\] -fixed false -x 147 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1__RNIQBRGL\[9\] -fixed false -x 93 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[8\] -fixed false -x 196 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3\[21\] -fixed false -x 242 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[18\] -fixed false -x 112 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0_iv_1\[0\] -fixed false -x 256 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO_3 -fixed false -x 209 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_0_a2_0 -fixed false -x 76 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0\[4\] -fixed false -x 151 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_emi_req_valid46_1 -fixed false -x 89 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_2\[24\] -fixed false -x 134 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[23\] -fixed false -x 169 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/start_slow_mul -fixed false -x 183 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[37\] -fixed false -x 304 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_branch_cond_ex\[1\] -fixed false -x 239 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[25\] -fixed false -x 51 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[24\] -fixed false -x 294 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[11\] -fixed false -x 86 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[39\] -fixed false -x 184 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[13\] -fixed false -x 319 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr_1\[1\] -fixed false -x 256 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_data_valid_ex_2 -fixed false -x 183 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_operand0_mux_sel_0\[0\] -fixed false -x 328 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_15_0_RNO -fixed false -x 274 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_shift_op_complete_ex -fixed false -x 206 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[14\] -fixed false -x 296 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[31\] -fixed false -x 320 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[31\] -fixed false -x 188 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[10\] -fixed false -x 231 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_o12_4 -fixed false -x 255 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m11_1_0 -fixed false -x 345 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[28\] -fixed false -x 134 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/req_masked_0_0\[1\] -fixed false -x 165 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/clr_wfi_waiting_0 -fixed false -x 165 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[35\] -fixed false -x 63 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[18\] -fixed false -x 255 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[20\] -fixed false -x 142 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op_completing_ex_0 -fixed false -x 219 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[14\] -fixed false -x 297 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[9\] -fixed false -x 159 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[23\] -fixed false -x 323 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_error_resp -fixed false -x 86 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[30\] -fixed false -x 198 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_8 -fixed false -x 56 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_access_mem_error_u -fixed false -x 94 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a3_1_1 -fixed false -x 282 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[51\] -fixed false -x 320 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNIMOK9P\[27\] -fixed false -x 41 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[0\] -fixed false -x 224 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[25\] -fixed false -x 273 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_exu_result_mux_sel_cnst_i_a2\[0\] -fixed false -x 288 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_0\[2\] -fixed false -x 306 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[18\] -fixed false -x 169 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[14\] -fixed false -x 254 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex\[1\] -fixed false -x 196 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/instr_is_lsu_ldstr_ex_0 -fixed false -x 172 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0\[20\] -fixed false -x 255 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4953_1 -fixed false -x 341 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[28\] -fixed false -x 265 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[0\] -fixed false -x 49 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result196_0_a2_0 -fixed false -x 186 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[18\] -fixed false -x 96 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[6\] -fixed false -x 62 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[23\] -fixed false -x 72 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[18\] -fixed false -x 243 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[36\] -fixed false -x 307 -y 238
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[21\] -fixed false -x 262 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gpr_wr_data_retr_3\[2\] -fixed false -x 137 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.N_1591_i -fixed false -x 134 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_6 -fixed false -x 257 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[20\] -fixed false -x 223 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[25\] -fixed false -x 150 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_2 -fixed false -x 122 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_ex_0_RNIRVD52 -fixed false -x 215 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[21\] -fixed false -x 182 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[19\] -fixed false -x 133 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[28\] -fixed false -x 231 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_resp_valid_sig_0 -fixed false -x 139 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[22\] -fixed false -x 64 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[13\] -fixed false -x 222 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_26_RNO_0 -fixed false -x 279 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/emi_resp_head_uncompressed_full -fixed false -x 87 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNIK9VIU\[3\] -fixed false -x 105 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[10\] -fixed false -x 51 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand1_mux_sel_ex\[1\] -fixed false -x 244 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[58\] -fixed false -x 299 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14\[22\] -fixed false -x 157 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_1_iv_0\[2\] -fixed false -x 266 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[15\] -fixed false -x 297 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[18\] -fixed false -x 168 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[10\] -fixed false -x 203 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[4\] -fixed false -x 60 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_1_RNO\[7\] -fixed false -x 305 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2\[25\] -fixed false -x 280 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2\[15\] -fixed false -x 135 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[8\] -fixed false -x 52 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[11\] -fixed false -x 38 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[20\] -fixed false -x 159 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mstatus_sw_rd_sel -fixed false -x 159 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2__RNIG9H9E\[13\] -fixed false -x 52 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0\[11\] -fixed false -x 29 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_RNO -fixed false -x 259 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m21_1 -fixed false -x 277 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[21\] -fixed false -x 49 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv_1\[7\] -fixed false -x 304 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[26\] -fixed false -x 204 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[14\] -fixed false -x 140 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retr\[0\] -fixed false -x 122 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_o3 -fixed false -x 108 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.misa_sw_rd_sel_8 -fixed false -x 161 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[4\] -fixed false -x 136 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[1\] -fixed false -x 185 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[3\] -fixed false -x 30 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_rd_op -fixed false -x 268 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[0\] -fixed false -x 206 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[8\] -fixed false -x 207 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_2_0_0 -fixed false -x 125 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_rep1 -fixed false -x 188 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/wfi_retr_0_a4_i_o2 -fixed false -x 170 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a2_1\[0\] -fixed false -x 315 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[0\] -fixed false -x 123 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_44\[9\] -fixed false -x 195 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_12_0_RNO -fixed false -x 264 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_at_flush_0_sqmuxa -fixed false -x 116 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851_0_0 -fixed false -x 303 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3\[27\] -fixed false -x 230 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data\[0\]\[10\] -fixed false -x 134 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2118 -fixed false -x 291 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_3 -fixed false -x 304 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[24\] -fixed false -x 280 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_16 -fixed false -x 191 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3\[1\] -fixed false -x 184 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[8\] -fixed false -x 273 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[9\] -fixed false -x 74 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_2\[1\] -fixed false -x 255 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[23\] -fixed false -x 285 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un6_Tc0_h_En_0_a3_2 -fixed false -x 75 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[26\] -fixed false -x 154 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[29\] -fixed false -x 289 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/alloc_str_req_buff_addr_misalign_u -fixed false -x 88 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[20\] -fixed false -x 158 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3\[16\] -fixed false -x 198 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[47\] -fixed false -x 75 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2_8 -fixed false -x 202 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2125_5 -fixed false -x 313 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv\[13\] -fixed false -x 242 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[16\] -fixed false -x 97 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_fast -fixed false -x 227 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/alu_op_sel_RNI1PO7K\[4\] -fixed false -x 184 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[6\] -fixed false -x 316 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[17\] -fixed false -x 86 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_15_RNO -fixed false -x 260 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[31\] -fixed false -x 305 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[11\] -fixed false -x 150 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[30\] -fixed false -x 49 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places\[0\] -fixed false -x 183 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[19\] -fixed false -x 142 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[11\] -fixed false -x 149 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNIDTQEP\[15\] -fixed false -x 42 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_0_0_0\[2\] -fixed false -x 75 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[13\] -fixed false -x 280 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_2_RNO_0 -fixed false -x 243 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_3_8 -fixed false -x 284 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[22\] -fixed false -x 269 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[2\] -fixed false -x 242 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un11_csr_trigger_wr_hzd_de_8 -fixed false -x 184 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].req_buff_resp_state_valid_9\[1\] -fixed false -x 132 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[43\] -fixed false -x 305 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[28\] -fixed false -x 286 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[29\] -fixed false -x 200 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_4_RNO -fixed false -x 252 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a1_RNI3JSAA1 -fixed false -x 162 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result193_0_a2 -fixed false -x 172 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1 -fixed false -x 191 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[12\] -fixed false -x 290 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata1_mcontrol_execute/gpr_wr_data_retr_3\[20\] -fixed false -x 153 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_ready_sig -fixed false -x 196 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_10\[9\] -fixed false -x 158 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[13\] -fixed false -x 73 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[5\] -fixed false -x 185 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_5 -fixed false -x 303 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[13\] -fixed false -x 319 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_ahb -fixed false -x 181 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a2_0\[2\] -fixed false -x 256 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_13_RNO -fixed false -x 242 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[5\] -fixed false -x 270 -y 250
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2_rep1 -fixed false -x 269 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[7\] -fixed false -x 172 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1\[4\] -fixed false -x 232 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2\[11\] -fixed false -x 217 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[46\] -fixed false -x 305 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_i_access_misalign_error_ex -fixed false -x 187 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0_\[5\] -fixed false -x 138 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[7\] -fixed false -x 215 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[16\] -fixed false -x 47 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4\[1\] -fixed false -x 304 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_30\[23\] -fixed false -x 171 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[61\] -fixed false -x 93 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gpr_wr_data_retr_3\[18\] -fixed false -x 138 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[21\] -fixed false -x 106 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[2\] -fixed false -x 52 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_3_RNO -fixed false -x 327 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_0\[2\] -fixed false -x 80 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[5\] -fixed false -x 76 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[7\] -fixed false -x 304 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[12\] -fixed false -x 81 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[36\] -fixed false -x 183 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE_1 -fixed false -x 198 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[6\] -fixed false -x 38 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[14\] -fixed false -x 290 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[13\] -fixed false -x 106 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[5\] -fixed false -x 92 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[19\] -fixed false -x 192 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[24\] -fixed false -x 147 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[8\] -fixed false -x 75 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/machine_implicit_wr_mcause_excpt_code_wr_data_1\[4\] -fixed false -x 208 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[17\] -fixed false -x 311 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match\[1\] -fixed false -x 196 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv\[3\] -fixed false -x 316 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[3\] -fixed false -x 109 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic1725 -fixed false -x 279 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[15\] -fixed false -x 280 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[27\] -fixed false -x 230 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[18\] -fixed false -x 46 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_0_RNO_0 -fixed false -x 314 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[6\] -fixed false -x 309 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[3\] -fixed false -x 261 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3\[13\] -fixed false -x 158 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[5\] -fixed false -x 198 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex\[3\] -fixed false -x 228 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un1_next_iab_rd_alignment_0_sqmuxa -fixed false -x 107 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[23\] -fixed false -x 225 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[22\] -fixed false -x 133 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[13\] -fixed false -x 167 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[13\] -fixed false -x 56 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_wr_sel_6\[4\] -fixed false -x 254 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[2\] -fixed false -x 59 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[12\] -fixed false -x 169 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr\[0\] -fixed false -x 196 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[23\] -fixed false -x 152 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[28\] -fixed false -x 101 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[2\] -fixed false -x 166 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[16\] -fixed false -x 197 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[6\] -fixed false -x 195 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[24\] -fixed false -x 289 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[3\] -fixed false -x 134 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[10\] -fixed false -x 163 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[30\] -fixed false -x 246 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0_\[1\] -fixed false -x 175 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[9\] -fixed false -x 127 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[23\] -fixed false -x 145 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_25 -fixed false -x 291 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[18\] -fixed false -x 36 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[0\] -fixed false -x 224 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[61\] -fixed false -x 89 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[24\] -fixed false -x 53 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_a4_s -fixed false -x 173 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[4\] -fixed false -x 47 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6\[29\] -fixed false -x 297 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv\[0\] -fixed false -x 205 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_ready_reg -fixed false -x 132 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[27\] -fixed false -x 276 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2114_1_0_0 -fixed false -x 303 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2123 -fixed false -x 315 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_1 -fixed false -x 270 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_34\[9\] -fixed false -x 145 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[24\] -fixed false -x 306 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[13\] -fixed false -x 264 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[22\] -fixed false -x 315 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[29\] -fixed false -x 82 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]_RNI5IEUI\[7\] -fixed false -x 122 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[10\] -fixed false -x 211 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_14 -fixed false -x 312 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[28\] -fixed false -x 271 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[12\] -fixed false -x 123 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO_0\[0\] -fixed false -x 228 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_mode_exit -fixed false -x 167 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[40\] -fixed false -x 126 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1\[6\] -fixed false -x 49 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[17\] -fixed false -x 118 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.m12 -fixed false -x 326 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[17\] -fixed false -x 196 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[44\] -fixed false -x 71 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]_RNISTU94N\[28\] -fixed false -x 200 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[24\] -fixed false -x 275 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/gen_bit_no_reset.state_val\[0\] -fixed false -x 157 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_18_RNO -fixed false -x 279 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_implicit_pseudo_instr_de_RNI4VBTJ -fixed false -x 230 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[13\] -fixed false -x 236 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[9\] -fixed false -x 94 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv_RNO\[0\] -fixed false -x 256 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_0 -fixed false -x 156 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4927_2 -fixed false -x 341 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[29\] -fixed false -x 233 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_valid_rd_1 -fixed false -x 131 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr_fast\[0\] -fixed false -x 121 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_7 -fixed false -x 237 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[20\] -fixed false -x 201 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_774_fast -fixed false -x 177 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[16\] -fixed false -x 132 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_exu_result_mux_sel_2\[0\] -fixed false -x 278 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2\[20\] -fixed false -x 253 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNI5TFHD\[16\] -fixed false -x 50 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr -fixed false -x 109 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[5\] -fixed false -x 33 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[30\] -fixed false -x 299 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[5\] -fixed false -x 134 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[9\] -fixed false -x 122 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_9 -fixed false -x 57 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[4\] -fixed false -x 300 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_4 -fixed false -x 243 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr_1_cZ\[3\] -fixed false -x 123 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_14_0_RNO -fixed false -x 253 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2 -fixed false -x 172 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_iv_0_RNIRHNRD -fixed false -x 216 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[15\] -fixed false -x 138 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[4\] -fixed false -x 190 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[26\] -fixed false -x 294 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_req_ready_s_s -fixed false -x 203 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[0\] -fixed false -x 86 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[5\] -fixed false -x 130 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[24\] -fixed false -x 306 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[8\] -fixed false -x 171 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_iv_RNO_0\[1\] -fixed false -x 277 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[7\] -fixed false -x 222 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_RNI20OQ8 -fixed false -x 163 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr_0\[0\] -fixed false -x 141 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[27\] -fixed false -x 266 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0\[3\] -fixed false -x 155 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11\[23\] -fixed false -x 172 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[1\] -fixed false -x 74 -y 207
set_location -inst_name FUNCTIONAL_OUTPUTS/led_pattern\[6\] -fixed false -x 15 -y 184
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4913 -fixed false -x 330 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[29\] -fixed false -x 266 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[9\] -fixed false -x 123 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949 -fixed false -x 302 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[22\] -fixed false -x 116 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[12\] -fixed false -x 211 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[11\] -fixed false -x 21 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[5\] -fixed false -x 86 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11\[27\] -fixed false -x 146 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[64\] -fixed false -x 188 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0__RNID7GH4\[1\] -fixed false -x 175 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_sn_m7_0_o3 -fixed false -x 41 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[28\] -fixed false -x 265 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[8\] -fixed false -x 184 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[23\] -fixed false -x 272 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[5\] -fixed false -x 76 -y 184
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4914_1 -fixed false -x 326 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4960_7 -fixed false -x 291 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[2\] -fixed false -x 176 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[49\] -fixed false -x 107 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_5 -fixed false -x 242 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_2 -fixed false -x 170 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata2_sw_rd_sel_7 -fixed false -x 98 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_22_RNO -fixed false -x 273 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[6\] -fixed false -x 34 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0\[9\] -fixed false -x 28 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[25\] -fixed false -x 282 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11\[19\] -fixed false -x 157 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7\[7\] -fixed false -x 167 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[0\] -fixed false -x 116 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[30\] -fixed false -x 153 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[42\] -fixed false -x 302 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[19\] -fixed false -x 133 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[14\] -fixed false -x 198 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[15\] -fixed false -x 275 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[0\] -fixed false -x 46 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[0\] -fixed false -x 45 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[51\] -fixed false -x 317 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_valid_0 -fixed false -x 124 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[13\] -fixed false -x 250 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[16\] -fixed false -x 198 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE_0 -fixed false -x 202 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[26\] -fixed false -x 88 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[24\] -fixed false -x 194 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[0\] -fixed false -x 87 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[23\] -fixed false -x 56 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stopcount/gen_bit_reset.state_val\[0\] -fixed false -x 162 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_valid_rd -fixed false -x 129 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[11\] -fixed false -x 91 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[29\] -fixed false -x 221 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[22\] -fixed false -x 207 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_N_2L1 -fixed false -x 193 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[23\] -fixed false -x 144 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2\[13\] -fixed false -x 229 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/ahb_st_RNO\[0\] -fixed false -x 201 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[3\] -fixed false -x 229 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8\[24\] -fixed false -x 282 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_0\[0\] -fixed false -x 276 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[7\] -fixed false -x 122 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[23\] -fixed false -x 54 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[22\] -fixed false -x 251 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[11\] -fixed false -x 39 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[23\] -fixed false -x 177 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_update_result_reg -fixed false -x 176 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_18 -fixed false -x 63 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_hword_high_only_req\[0\] -fixed false -x 113 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m15 -fixed false -x 307 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3_0\[8\] -fixed false -x 27 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[2\] -fixed false -x 88 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNI6SVIU\[9\] -fixed false -x 87 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_7_0_RNO -fixed false -x 215 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[20\] -fixed false -x 249 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[2\] -fixed false -x 158 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stopcount/gen_bit_reset.state_val_12_u\[0\] -fixed false -x 162 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[27\] -fixed false -x 283 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[28\] -fixed false -x 229 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNIGFH9P\[16\] -fixed false -x 86 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[23\] -fixed false -x 68 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[29\] -fixed false -x 53 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_lsu_op_ex\[2\] -fixed false -x 208 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.un291_rv32i_dec_sw_csr_wr_op -fixed false -x 263 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[2\] -fixed false -x 180 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[7\] -fixed false -x 66 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m_1\[6\] -fixed false -x 267 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[26\] -fixed false -x 196 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[4\] -fixed false -x 166 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[17\] -fixed false -x 220 -y 244
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[14\] -fixed false -x 54 -y 229
set_location -inst_name FUNCTIONAL_OUTPUTS/led_pattern\[4\] -fixed false -x 23 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr\[1\] -fixed false -x 113 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_3_RNILLVFV1 -fixed false -x 205 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2 -fixed false -x 267 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_mnemonic2125.rv32c_dec_mnemonic2125_2_0 -fixed false -x 331 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_s\[6\] -fixed false -x 55 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[24\] -fixed false -x 59 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_capture_reg -fixed false -x 160 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_1\[2\] -fixed false -x 280 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[7\] -fixed false -x 121 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[55\] -fixed false -x 97 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_is_subsys_hart_soft_reg_0_a2_5_a2_0 -fixed false -x 256 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[10\] -fixed false -x 148 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[19\] -fixed false -x 216 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[26\] -fixed false -x 105 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[17\] -fixed false -x 248 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[8\] -fixed false -x 249 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[13\] -fixed false -x 212 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/alloc_ld_req_buff_addr_misalign_iv -fixed false -x 86 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_78\[20\] -fixed false -x 133 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a3\[0\] -fixed false -x 278 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[25\] -fixed false -x 199 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2119_1 -fixed false -x 328 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[4\] -fixed false -x 166 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[26\] -fixed false -x 228 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_38 -fixed false -x 230 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[6\] -fixed false -x 171 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_3_1 -fixed false -x 227 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/ifu_expipe_req_branch_excpt_req_fenci -fixed false -x 191 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0_0\[1\] -fixed false -x 142 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[20\] -fixed false -x 14 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_RNICVJ872 -fixed false -x 164 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33\[6\] -fixed false -x 171 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[6\] -fixed false -x 148 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_alu_result212_3_i_0 -fixed false -x 183 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/gen_bit_reset.state_val_838 -fixed false -x 185 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/utime_rd_data\[12\] -fixed false -x 110 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[14\] -fixed false -x 134 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[25\] -fixed false -x 282 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_i_access_mem_error_ex -fixed false -x 190 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_instr_decoded_3 -fixed false -x 240 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_1 -fixed false -x 171 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[29\] -fixed false -x 220 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[10\] -fixed false -x 223 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[19\] -fixed false -x 111 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[5\] -fixed false -x 135 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0\[3\] -fixed false -x 215 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[10\] -fixed false -x 133 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[10\] -fixed false -x 114 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[14\] -fixed false -x 206 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[31\] -fixed false -x 199 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_sw_csr_rd_op_cnst_1 -fixed false -x 340 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_valid_iv_0 -fixed false -x 181 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_operand0_mux_sel_0_.m13_e -fixed false -x 313 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].req_buff_resp_state\[1\]\[1\] -fixed false -x 150 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNI7F4BJ\[17\] -fixed false -x 118 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[11\] -fixed false -x 246 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_15 -fixed false -x 185 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[24\] -fixed false -x 63 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2119 -fixed false -x 327 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_29 -fixed false -x 244 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/debug_sysbus_resp_rd_data\[2\] -fixed false -x 42 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNI7H6BJ\[26\] -fixed false -x 153 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr\[0\] -fixed false -x 112 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[0\] -fixed false -x 42 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_sel_iv -fixed false -x 234 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[13\] -fixed false -x 170 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[61\] -fixed false -x 232 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un29_next_quotient_2 -fixed false -x 165 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[4\] -fixed false -x 167 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO_0\[1\] -fixed false -x 311 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[21\] -fixed false -x 225 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[24\] -fixed false -x 293 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[17\] -fixed false -x 185 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[1\] -fixed false -x 140 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un7_cpu_d_resp_error_rd_3_1 -fixed false -x 121 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNIIF3SG\[24\] -fixed false -x 45 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ\[2\] -fixed false -x 185 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6\[23\] -fixed false -x 160 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid39 -fixed false -x 144 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_3 -fixed false -x 302 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[23\] -fixed false -x 152 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[17\] -fixed false -x 168 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.trigger_debug_enter_pending -fixed false -x 178 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr\[4\] -fixed false -x 201 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[9\] -fixed false -x 37 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1_valid_u -fixed false -x 182 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[7\] -fixed false -x 170 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_alu_op_sel_ex_2\[3\] -fixed false -x 228 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_4_RNO_0 -fixed false -x 191 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[7\] -fixed false -x 215 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[0\] -fixed false -x 85 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[4\] -fixed false -x 182 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4950_0 -fixed false -x 274 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[7\] -fixed false -x 189 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[8\] -fixed false -x 46 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[11\] -fixed false -x 37 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4955 -fixed false -x 345 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_addr_align\[0\] -fixed false -x 135 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4927_RNIDNHIF -fixed false -x 252 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[26\] -fixed false -x 145 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.awe2 -fixed false -x 109 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_reset_reg/gen_bit_reset.state_val_1\[0\] -fixed false -x 120 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4956_5 -fixed false -x 301 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31_1\[16\] -fixed false -x 133 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[1\] -fixed false -x 138 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/branch_req_no_fence_i -fixed false -x 127 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[24\] -fixed false -x 206 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv\[1\] -fixed false -x 236 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[12\] -fixed false -x 100 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_6_RNO -fixed false -x 261 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_14_RNO -fixed false -x 296 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[3\] -fixed false -x 180 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata1_mcontrol_hit/gen_bit_reset.state_val_RNO\[0\] -fixed false -x 146 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[25\] -fixed false -x 205 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0_\[2\] -fixed false -x 140 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]_RNI1EEUI\[5\] -fixed false -x 127 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[2\] -fixed false -x 159 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[9\] -fixed false -x 61 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2\[28\] -fixed false -x 290 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[17\] -fixed false -x 198 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[39\] -fixed false -x 303 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2__RNIA3H9E\[10\] -fixed false -x 36 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4_0\[0\] -fixed false -x 118 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_3_RNISVK7I -fixed false -x 279 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4952_1 -fixed false -x 338 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_28_RNO_0 -fixed false -x 278 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq\[0\].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/gen_bit_no_reset.state_val\[0\] -fixed false -x 158 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_op_sel_1_0_.m6 -fixed false -x 269 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[1\] -fixed false -x 267 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/start_div -fixed false -x 180 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[5\] -fixed false -x 219 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_850 -fixed false -x 98 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[25\] -fixed false -x 307 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4914 -fixed false -x 325 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_valid\[0\] -fixed false -x 164 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg_Z\[0\] -fixed false -x 190 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[19\] -fixed false -x 249 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2122 -fixed false -x 314 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv -fixed false -x 226 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4955_0 -fixed false -x 335 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[16\] -fixed false -x 154 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match\[0\] -fixed false -x 192 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[29\] -fixed false -x 292 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[1\] -fixed false -x 184 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[8\] -fixed false -x 158 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[28\] -fixed false -x 311 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[27\] -fixed false -x 234 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[9\] -fixed false -x 208 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[36\] -fixed false -x 64 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_30_0_RNO -fixed false -x 286 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[6\] -fixed false -x 244 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[22\] -fixed false -x 41 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_10_RNO -fixed false -x 250 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[21\] -fixed false -x 104 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stepie/gen_bit_reset.state_val_12_u\[0\] -fixed false -x 163 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_13 -fixed false -x 201 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_1\[4\] -fixed false -x 182 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m22_1_0 -fixed false -x 280 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[25\] -fixed false -x 14 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_o5\[1\] -fixed false -x 332 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[18\] -fixed false -x 255 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[0\] -fixed false -x 109 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_tz\[5\] -fixed false -x 254 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[31\] -fixed false -x 98 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs1_rd_sel_0_iv_0_tz\[3\] -fixed false -x 265 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs1_rd_hzd_1 -fixed false -x 181 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[22\] -fixed false -x 265 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_0_a2_1 -fixed false -x 179 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex\[0\] -fixed false -x 192 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847_12 -fixed false -x 301 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_2 -fixed false -x 155 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[3\] -fixed false -x 168 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO\[26\] -fixed false -x 267 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0\[6\] -fixed false -x 48 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[26\] -fixed false -x 323 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2\[17\] -fixed false -x 195 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[30\] -fixed false -x 267 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[21\] -fixed false -x 69 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[29\] -fixed false -x 203 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[21\] -fixed false -x 277 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_3 -fixed false -x 208 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[19\] -fixed false -x 98 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_iv_RNO_0\[1\] -fixed false -x 313 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2\[29\] -fixed false -x 279 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3\[23\] -fixed false -x 150 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[17\] -fixed false -x 153 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[5\] -fixed false -x 56 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[11\] -fixed false -x 81 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[16\] -fixed false -x 313 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[55\] -fixed false -x 333 -y 232
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[31\] -fixed false -x 229 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[23\] -fixed false -x 161 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m17_3_1 -fixed false -x 340 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[26\] -fixed false -x 40 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_2_0_o2_0\[15\] -fixed false -x 28 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[10\] -fixed false -x 196 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIBJ4BJ\[19\] -fixed false -x 111 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2 -fixed false -x 182 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[47\] -fixed false -x 314 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3\[14\] -fixed false -x 159 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/cause_excpt_code_excpt_m5\[2\] -fixed false -x 204 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_1_1_0 -fixed false -x 167 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_capture_reg4 -fixed false -x 156 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[9\] -fixed false -x 49 -y 229
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_19_RNO -fixed false -x 287 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_5 -fixed false -x 283 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[44\] -fixed false -x 300 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[18\] -fixed false -x 298 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m5_i_a4_0_4 -fixed false -x 186 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2122_1 -fixed false -x 313 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_shifter_unit_op_sel_ex_1_cZ\[1\] -fixed false -x 224 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[3\] -fixed false -x 261 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_1 -fixed false -x 26 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv\[16\] -fixed false -x 248 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[18\] -fixed false -x 12 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[16\] -fixed false -x 279 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o3_0\[5\] -fixed false -x 27 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr\[4\] -fixed false -x 241 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[3\] -fixed false -x 217 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[0\] -fixed false -x 206 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[2\] -fixed false -x 152 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[21\] -fixed false -x 217 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_req_op_cZ\[2\] -fixed false -x 113 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[46\] -fixed false -x 322 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m\[4\] -fixed false -x 181 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8\[23\] -fixed false -x 254 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un8_emi_resp_head_compressed -fixed false -x 85 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns\[2\] -fixed false -x 75 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0_\[0\] -fixed false -x 179 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_error_resp.gen_buff_loop\[0\].buff_entry_error_resp_ram2_\[0\] -fixed false -x 85 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_2 -fixed false -x 210 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_fence_i_retr_2 -fixed false -x 176 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_a0 -fixed false -x 156 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_1 -fixed false -x 218 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_req_fenci_proceed -fixed false -x 128 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[6\] -fixed false -x 206 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_2_RNO -fixed false -x 248 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_6_RNO_0 -fixed false -x 263 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[15\] -fixed false -x 273 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[1\] -fixed false -x 133 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un17_next_quotient_1 -fixed false -x 170 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[16\] -fixed false -x 281 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[7\] -fixed false -x 123 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO\[2\] -fixed false -x 314 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m\[12\] -fixed false -x 266 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[6\] -fixed false -x 123 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/req_flush -fixed false -x 129 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[15\] -fixed false -x 274 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[23\] -fixed false -x 226 -y 244
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[10\] -fixed false -x 195 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_o4\[1\] -fixed false -x 77 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60\[0\] -fixed false -x 132 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m\[6\] -fixed false -x 147 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[18\] -fixed false -x 278 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNI5D4BJ\[16\] -fixed false -x 132 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[3\] -fixed false -x 241 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2119_1_RNI643R9 -fixed false -x 305 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[7\] -fixed false -x 84 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[13\] -fixed false -x 167 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[0\] -fixed false -x 226 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z\[1\] -fixed false -x 191 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv\[7\] -fixed false -x 303 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957_7 -fixed false -x 290 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_capture_reg -fixed false -x 164 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2__RNIE7H9E\[12\] -fixed false -x 81 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/i_access_mem_error_retr -fixed false -x 180 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[12\] -fixed false -x 175 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un13_instr_is_lsu_ldstr_ex -fixed false -x 171 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[23\] -fixed false -x 291 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[18\] -fixed false -x 259 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_valid_int -fixed false -x 193 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[21\] -fixed false -x 81 -y 184
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[24\] -fixed false -x 192 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv_RNO\[0\] -fixed false -x 280 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1\[24\] -fixed false -x 157 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st\[4\] -fixed false -x 81 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_2\[6\] -fixed false -x 327 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_o3\[5\] -fixed false -x 26 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO\[29\] -fixed false -x 248 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[12\] -fixed false -x 134 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[11\] -fixed false -x 82 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[10\] -fixed false -x 58 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[18\] -fixed false -x 45 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[25\] -fixed false -x 102 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_0_a2_3_a2_0\[1\] -fixed false -x 255 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[38\] -fixed false -x 302 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[15\] -fixed false -x 86 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_0_x -fixed false -x 218 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[28\] -fixed false -x 19 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_16_0_RNO -fixed false -x 252 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un5_lsu_emi_req_rd_byte_en -fixed false -x 87 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[1\] -fixed false -x 171 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[26\] -fixed false -x 308 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[23\] -fixed false -x 196 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[15\] -fixed false -x 39 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_rd_ptr\[0\] -fixed false -x 124 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[18\] -fixed false -x 109 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/gnt_0\[1\] -fixed false -x 77 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_60\[3\] -fixed false -x 146 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[21\] -fixed false -x 318 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[33\] -fixed false -x 26 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[3\] -fixed false -x 99 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[15\] -fixed false -x 296 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[8\] -fixed false -x 72 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[18\] -fixed false -x 176 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[27\] -fixed false -x 220 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[50\] -fixed false -x 321 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[22\] -fixed false -x 58 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_flush_RNI3HMBC -fixed false -x 229 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_19_RNO -fixed false -x 308 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[9\] -fixed false -x 173 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_meie/gen_bit_no_reset.state_val\[0\] -fixed false -x 157 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[24\] -fixed false -x 52 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ\[1\] -fixed false -x 184 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0_\[6\] -fixed false -x 126 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m26 -fixed false -x 281 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic847_2 -fixed false -x 313 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[19\] -fixed false -x 278 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[19\] -fixed false -x 299 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[4\] -fixed false -x 69 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/mnemonic536 -fixed false -x 235 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[24\] -fixed false -x 290 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[16\] -fixed false -x 223 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[37\] -fixed false -x 191 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[9\] -fixed false -x 115 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_1_0_0_a2_2 -fixed false -x 169 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[23\] -fixed false -x 256 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[12\] -fixed false -x 96 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[14\] -fixed false -x 278 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_1 -fixed false -x 77 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[19\] -fixed false -x 68 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv\[4\] -fixed false -x 238 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[1\].buff_data\[1\]\[3\] -fixed false -x 163 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[28\] -fixed false -x 278 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2122_0_0 -fixed false -x 290 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[21\] -fixed false -x 169 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a1 -fixed false -x 160 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2121_0 -fixed false -x 328 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[31\] -fixed false -x 117 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_ready_sig_1_0 -fixed false -x 143 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_0_0_1 -fixed false -x 122 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[5\] -fixed false -x 218 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_1_RNO -fixed false -x 205 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[29\] -fixed false -x 291 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_30_RNO_0 -fixed false -x 277 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m\[3\] -fixed false -x 243 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[19\] -fixed false -x 258 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_instr_inhibit_ex_3 -fixed false -x 195 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un2_cpu_d_resp_valid_rd_1 -fixed false -x 120 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[10\] -fixed false -x 194 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[2\] -fixed false -x 124 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[3\] -fixed false -x 110 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_sel_iv_RNO -fixed false -x 270 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_1 -fixed false -x 187 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[10\] -fixed false -x 131 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[52\] -fixed false -x 206 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_o12 -fixed false -x 240 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[4\] -fixed false -x 43 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted_1_0 -fixed false -x 85 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_2\[25\] -fixed false -x 184 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[22\] -fixed false -x 226 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_a4_0_2 -fixed false -x 179 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retrce\[0\] -fixed false -x 125 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_28\[31\] -fixed false -x 157 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2_RNI3DBJQ -fixed false -x 304 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un12_q1_1 -fixed false -x 206 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2\[3\] -fixed false -x 313 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[5\] -fixed false -x 183 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a2_1\[13\] -fixed false -x 26 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[24\] -fixed false -x 271 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mscratch_rd_data\[5\] -fixed false -x 154 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[28\] -fixed false -x 278 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_6 -fixed false -x 241 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex\[8\] -fixed false -x 249 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_10 -fixed false -x 41 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[24\] -fixed false -x 51 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a2_4\[0\] -fixed false -x 293 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[24\] -fixed false -x 155 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[14\] -fixed false -x 297 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[7\] -fixed false -x 75 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[12\] -fixed false -x 145 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0\[0\] -fixed false -x 182 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv\[3\] -fixed false -x 231 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex\[5\] -fixed false -x 246 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[16\] -fixed false -x 95 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[22\] -fixed false -x 301 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state\[3\] -fixed false -x 146 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_48\[8\] -fixed false -x 193 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[19\] -fixed false -x 63 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO_0\[1\] -fixed false -x 212 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[21\] -fixed false -x 286 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[13\] -fixed false -x 101 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[24\] -fixed false -x 52 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[14\] -fixed false -x 216 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick -fixed false -x 37 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[11\] -fixed false -x 51 -y 229
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_3_1 -fixed false -x 201 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[23\] -fixed false -x 161 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[63\] -fixed false -x 94 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[30\] -fixed false -x 72 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_3 -fixed false -x 243 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/req_masked\[0\] -fixed false -x 198 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/subsys_cfg_d_resp_ready_0 -fixed false -x 133 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[7\] -fixed false -x 151 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[2\] -fixed false -x 249 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[21\] -fixed false -x 217 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[27\] -fixed false -x 192 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[12\] -fixed false -x 97 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[21\] -fixed false -x 49 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[29\] -fixed false -x 232 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].req_buff_resp_state\[1\]\[2\] -fixed false -x 144 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2 -fixed false -x 253 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[9\] -fixed false -x 273 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_19_0_RNO -fixed false -x 265 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a2_1\[2\] -fixed false -x 254 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8\[26\] -fixed false -x 286 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[6\] -fixed false -x 71 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_uncompressed_half -fixed false -x 84 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un2_next_stage_state_de -fixed false -x 206 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[42\] -fixed false -x 186 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[22\] -fixed false -x 144 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[15\] -fixed false -x 37 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_RNIN6TL72 -fixed false -x 172 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[30\] -fixed false -x 218 -y 232
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel\[5\] -fixed false -x 146 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram1_\[2\] -fixed false -x 174 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[0\] -fixed false -x 266 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m\[14\] -fixed false -x 158 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[8\] -fixed false -x 62 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_0_0 -fixed false -x 121 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_13_3 -fixed false -x 265 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_s_0_RNI83A4R -fixed false -x 208 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3\[16\] -fixed false -x 25 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int_RNO\[64\] -fixed false -x 166 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4957_3 -fixed false -x 302 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1 -fixed false -x 303 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_dbreak_retr -fixed false -x 185 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_complete_qual_0_1_RNI515QB -fixed false -x 96 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_ready -fixed false -x 108 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2115_4 -fixed false -x 292 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[31\] -fixed false -x 289 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[16\] -fixed false -x 113 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_1_RNO -fixed false -x 222 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[21\] -fixed false -x 137 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[3\] -fixed false -x 118 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[6\] -fixed false -x 46 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a0_1 -fixed false -x 217 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[9\] -fixed false -x 36 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[9\] -fixed false -x 37 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[12\] -fixed false -x 237 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0 -fixed false -x 184 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[9\] -fixed false -x 220 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_51\[9\] -fixed false -x 193 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div.un17_start_div_0_a2 -fixed false -x 170 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_11_RNO_0 -fixed false -x 242 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.step_debug_enter_pending -fixed false -x 169 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a2\[1\] -fixed false -x 292 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[8\] -fixed false -x 122 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un17_trap_val_0 -fixed false -x 218 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7\[8\] -fixed false -x 170 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt\[0\] -fixed false -x 150 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_2\[1\] -fixed false -x 291 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_2 -fixed false -x 293 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[3\] -fixed false -x 202 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[14\] -fixed false -x 275 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.dpc_debugger_wr_sel -fixed false -x 134 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_state_valid_3_fast\[0\] -fixed false -x 149 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[5\] -fixed false -x 181 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[7\] -fixed false -x 170 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr\[0\] -fixed false -x 111 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[15\] -fixed false -x 148 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_fast_x_RNIL507D -fixed false -x 231 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO_0 -fixed false -x 205 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[5\] -fixed false -x 24 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[31\] -fixed false -x 278 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[15\] -fixed false -x 205 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retr\[2\] -fixed false -x 131 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[15\] -fixed false -x 301 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO\[27\] -fixed false -x 241 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_3 -fixed false -x 186 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un5_req_count -fixed false -x 112 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[25\] -fixed false -x 102 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_0 -fixed false -x 160 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_10 -fixed false -x 289 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[23\] -fixed false -x 57 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mvendorid_sw_rd_sel -fixed false -x 121 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[16\] -fixed false -x 302 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[1\] -fixed false -x 314 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_4_0_a2 -fixed false -x 162 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[20\] -fixed false -x 223 -y 244
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[22\] -fixed false -x 272 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[27\] -fixed false -x 40 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0_0_1 -fixed false -x 217 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[18\] -fixed false -x 97 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]_RNIR7EUI\[2\] -fixed false -x 120 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_0 -fixed false -x 219 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[24\] -fixed false -x 216 -y 232
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[8\] -fixed false -x 163 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[15\] -fixed false -x 136 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[7\] -fixed false -x 249 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_1_0\[10\] -fixed false -x 73 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_8_1 -fixed false -x 327 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[27\] -fixed false -x 292 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st\[3\] -fixed false -x 89 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_RNO\[0\] -fixed false -x 112 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_29 -fixed false -x 279 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shift_op_complete_ex_s -fixed false -x 205 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_4_2 -fixed false -x 220 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un1_alu_op_sel_int -fixed false -x 181 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.req_complete_reg -fixed false -x 78 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[49\] -fixed false -x 77 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[9\] -fixed false -x 198 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[8\] -fixed false -x 51 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0 -fixed false -x 81 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[28\] -fixed false -x 187 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_sn_m2 -fixed false -x 136 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[0\] -fixed false -x 59 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[38\] -fixed false -x 66 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid48 -fixed false -x 112 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[21\] -fixed false -x 241 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[21\] -fixed false -x 66 -y 223
set_location -inst_name FUNCTIONAL_OUTPUTS/led_pattern\[5\] -fixed false -x 31 -y 184
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[7\] -fixed false -x 205 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[36\] -fixed false -x 183 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex\[1\] -fixed false -x 200 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[18\] -fixed false -x 22 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div.un5_div_result -fixed false -x 195 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[31\] -fixed false -x 232 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[62\] -fixed false -x 226 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_3_0_m1_e -fixed false -x 180 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[25\] -fixed false -x 231 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[11\] -fixed false -x 148 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/un2_is_locked_1 -fixed false -x 82 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_fault\[0\]\[2\] -fixed false -x 140 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[4\] -fixed false -x 192 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[0\] -fixed false -x 217 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un174_shifter_result_1_1.N_1588_i -fixed false -x 133 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_wfi_retr -fixed false -x 162 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[19\] -fixed false -x 266 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un9_cpu_d_resp_valid_sig_0 -fixed false -x 134 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0_0 -fixed false -x 222 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_req_count_2_1_i -fixed false -x 123 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2131_RNIA00TC -fixed false -x 302 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[20\] -fixed false -x 116 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_s_0_RNI0L7VP -fixed false -x 207 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_3_6 -fixed false -x 270 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[4\] -fixed false -x 50 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4_0\[0\] -fixed false -x 301 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[0\] -fixed false -x 110 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_op_ex_pipe_reg\[3\] -fixed false -x 196 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[12\] -fixed false -x 63 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[21\] -fixed false -x 115 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[2\] -fixed false -x 142 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[10\] -fixed false -x 265 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[24\] -fixed false -x 280 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_ready_sig_0 -fixed false -x 193 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[39\] -fixed false -x 66 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[3\] -fixed false -x 264 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[4\] -fixed false -x 90 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_rd_ptr\[0\] -fixed false -x 163 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[40\] -fixed false -x 304 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNIR46BJ\[20\] -fixed false -x 139 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram1_\[0\] -fixed false -x 134 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2\[23\] -fixed false -x 292 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[7\] -fixed false -x 34 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[37\] -fixed false -x 191 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram1_\[4\] -fixed false -x 120 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_exu_mux_result27_1 -fixed false -x 233 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[20\] -fixed false -x 201 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a2_0_0\[0\] -fixed false -x 324 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_25_RNO -fixed false -x 295 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_de_0 -fixed false -x 206 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_5_0_m3_i_a3_1 -fixed false -x 168 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_5\[0\] -fixed false -x 170 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_a2_1 -fixed false -x 205 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[29\] -fixed false -x 40 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[7\] -fixed false -x 75 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0\[4\] -fixed false -x 212 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un11_csr_trigger_wr_hzd_de_5 -fixed false -x 190 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[20\] -fixed false -x 132 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[9\] -fixed false -x 94 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[2\] -fixed false -x 133 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1\[1\] -fixed false -x 183 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_27_RNO_0 -fixed false -x 273 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2 -fixed false -x 111 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_ready_reg_RNO -fixed false -x 131 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[13\] -fixed false -x 157 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[15\] -fixed false -x 297 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2\[21\] -fixed false -x 252 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[10\] -fixed false -x 126 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4\[2\] -fixed false -x 290 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[9\] -fixed false -x 116 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14\[19\] -fixed false -x 156 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[22\] -fixed false -x 287 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_2_iv\[15\] -fixed false -x 244 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/set_wfi_waiting -fixed false -x 162 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a12_3_0 -fixed false -x 242 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[24\] -fixed false -x 296 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[19\] -fixed false -x 68 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[19\] -fixed false -x 51 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[21\] -fixed false -x 316 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[18\] -fixed false -x 283 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[2\] -fixed false -x 51 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[27\] -fixed false -x 138 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[31\] -fixed false -x 98 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_lsu_op_retr\[1\] -fixed false -x 129 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2125_4 -fixed false -x 288 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[2\] -fixed false -x 134 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_17 -fixed false -x 195 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[12\] -fixed false -x 133 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_o5_0\[1\] -fixed false -x 289 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.un83_rv32i_dec_gpr_wr_valid_m_0_0 -fixed false -x 302 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[5\] -fixed false -x 181 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[28\] -fixed false -x 222 -y 232
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[18\] -fixed false -x 287 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[26\] -fixed false -x 258 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[15\] -fixed false -x 108 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[22\] -fixed false -x 301 -y 207
set_location -inst_name VOTER_TIME_COUNT/voted_output\[30\] -fixed false -x 58 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_places_1_.m8_e -fixed false -x 289 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[9\] -fixed false -x 225 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[18\] -fixed false -x 15 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[3\] -fixed false -x 248 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[8\] -fixed false -x 121 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[27\] -fixed false -x 55 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr9_i_a2_i -fixed false -x 128 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNIQFVIU\[5\] -fixed false -x 85 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_1 -fixed false -x 247 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_0_iv\[0\] -fixed false -x 229 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_37\[8\] -fixed false -x 145 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_iv_0\[10\] -fixed false -x 302 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[10\] -fixed false -x 179 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0_int_sn_m7 -fixed false -x 201 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[14\] -fixed false -x 202 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[2\] -fixed false -x 179 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18_i_a2_i_a2 -fixed false -x 110 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_error_resp_1.ramout_2\[0\] -fixed false -x 88 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[27\] -fixed false -x 133 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic851 -fixed false -x 300 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[7\] -fixed false -x 64 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4949_25 -fixed false -x 253 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_18_RNO -fixed false -x 281 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[5\] -fixed false -x 216 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[0\] -fixed false -x 266 -y 250
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[5\] -fixed false -x 214 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[17\] -fixed false -x 260 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[23\] -fixed false -x 173 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[29\] -fixed false -x 220 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[9\] -fixed false -x 173 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[4\] -fixed false -x 269 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[27\] -fixed false -x 152 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_0_sqmuxa -fixed false -x 262 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/ifu_expipe_req_branch_excpt_req_valid_0 -fixed false -x 180 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2\[8\] -fixed false -x 134 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[12\] -fixed false -x 68 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[9\] -fixed false -x 90 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[21\] -fixed false -x 150 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.awe0 -fixed false -x 119 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[4\] -fixed false -x 165 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[38\] -fixed false -x 60 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[25\] -fixed false -x 144 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un20_emi_req_os_at_flush\[0\] -fixed false -x 117 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_a4\[1\] -fixed false -x 254 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.psel -fixed false -x 77 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_37 -fixed false -x 326 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ\[0\] -fixed false -x 180 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_ex_0 -fixed false -x 209 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[24\] -fixed false -x 93 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[4\] -fixed false -x 247 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count\[0\] -fixed false -x 112 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[8\] -fixed false -x 184 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m0s2 -fixed false -x 217 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0_\[3\] -fixed false -x 127 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[29\] -fixed false -x 228 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[6\] -fixed false -x 124 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[14\] -fixed false -x 42 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[13\] -fixed false -x 52 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_3_0 -fixed false -x 124 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[12\] -fixed false -x 278 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[2\] -fixed false -x 179 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[15\] -fixed false -x 64 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[41\] -fixed false -x 79 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNIAQQEP\[14\] -fixed false -x 78 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE -fixed false -x 196 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/no_flush_req_os_RNIB01M6 -fixed false -x 113 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_RNO\[5\] -fixed false -x 334 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[42\] -fixed false -x 303 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[25\] -fixed false -x 121 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m4_0_1 -fixed false -x 339 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[22\] -fixed false -x 203 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0 -fixed false -x 161 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_lm_0\[2\] -fixed false -x 152 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[20\] -fixed false -x 226 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr\[0\] -fixed false -x 141 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[28\] -fixed false -x 290 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[0\] -fixed false -x 59 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[27\] -fixed false -x 60 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_4 -fixed false -x 145 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[22\] -fixed false -x 194 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_12 -fixed false -x 197 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[11\] -fixed false -x 47 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[17\] -fixed false -x 76 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4917_3 -fixed false -x 317 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[9\] -fixed false -x 60 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0\[18\] -fixed false -x 182 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex\[0\] -fixed false -x 205 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNINCVIU\[4\] -fixed false -x 41 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un6_lsu_op_complete_ex -fixed false -x 111 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_next_buff_resp_wr_ptr_1_sqmuxa -fixed false -x 119 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un12_q0 -fixed false -x 185 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[14\] -fixed false -x 102 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[26\] -fixed false -x 270 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[1\] -fixed false -x 191 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_29_RNO_0 -fixed false -x 312 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr\[4\] -fixed false -x 189 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[31\] -fixed false -x 137 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[15\] -fixed false -x 169 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[28\] -fixed false -x 102 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[7\] -fixed false -x 109 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0_a6_0_0\[0\] -fixed false -x 229 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2125_2 -fixed false -x 325 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[13\] -fixed false -x 229 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[53\] -fixed false -x 81 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[10\] -fixed false -x 169 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[9\] -fixed false -x 220 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_lsu_op_0_o4\[0\] -fixed false -x 253 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14\[23\] -fixed false -x 158 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mstatus_sw_rd_sel_1 -fixed false -x 158 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[9\] -fixed false -x 84 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_1_1_0 -fixed false -x 170 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[5\] -fixed false -x 186 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exu_res_req_retr -fixed false -x 274 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[1\] -fixed false -x 293 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un8_req_addr_mux_0\[18\] -fixed false -x 150 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[14\] -fixed false -x 84 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_data_valid_ex_2_1 -fixed false -x 180 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[6\] -fixed false -x 50 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_core_reset_1 -fixed false -x 230 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[1\].buff_data\[1\]\[2\] -fixed false -x 156 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2_6 -fixed false -x 240 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[30\] -fixed false -x 72 -y 184
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel_2 -fixed false -x 144 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[26\] -fixed false -x 290 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[2\] -fixed false -x 40 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_axb_31_1 -fixed false -x 299 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[41\] -fixed false -x 69 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[6\] -fixed false -x 181 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[11\] -fixed false -x 241 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[53\] -fixed false -x 328 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[38\] -fixed false -x 302 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14\[27\] -fixed false -x 157 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_27_RNI5A9UA -fixed false -x 253 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_fast_RNIP9UPN -fixed false -x 251 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_1\[3\] -fixed false -x 91 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[2\] -fixed false -x 149 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[17\] -fixed false -x 183 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33\[4\] -fixed false -x 196 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[12\] -fixed false -x 253 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3\[15\] -fixed false -x 277 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[10\] -fixed false -x 295 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[2\] -fixed false -x 214 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_24 -fixed false -x 302 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0\[64\] -fixed false -x 192 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNI4TGHD\[16\] -fixed false -x 49 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_sw_csr_rd_op_cnst -fixed false -x 337 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_wr_byte_en_1\[3\] -fixed false -x 86 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[2\] -fixed false -x 143 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_operand0_mux_sel_ex\[0\] -fixed false -x 228 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m\[7\] -fixed false -x 146 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_msie/gen_bit_no_reset.state_val\[0\] -fixed false -x 167 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_stall_lsu -fixed false -x 165 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val\[2\] -fixed false -x 215 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[18\] -fixed false -x 289 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[1\] -fixed false -x 85 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[13\] -fixed false -x 219 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2\[22\] -fixed false -x 193 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[10\] -fixed false -x 265 -y 250
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_3_0_a2 -fixed false -x 73 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[27\] -fixed false -x 147 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ\[3\] -fixed false -x 190 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_gpr_rs2_rd_valid_u -fixed false -x 265 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[32\] -fixed false -x 181 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_1_RNO -fixed false -x 273 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2137_1_2_a2 -fixed false -x 294 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[49\] -fixed false -x 323 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[6\] -fixed false -x 111 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[3\] -fixed false -x 156 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[8\] -fixed false -x 46 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911_2 -fixed false -x 336 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_0\[11\] -fixed false -x 253 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_43\[9\] -fixed false -x 182 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_op\[1\] -fixed false -x 252 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[51\] -fixed false -x 205 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_1_14 -fixed false -x 195 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[0\] -fixed false -x 275 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[9\] -fixed false -x 160 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_15 -fixed false -x 289 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2_4 -fixed false -x 290 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[31\] -fixed false -x 219 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[18\] -fixed false -x 263 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_0 -fixed false -x 187 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[25\] -fixed false -x 288 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[27\] -fixed false -x 202 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a2 -fixed false -x 253 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[4\] -fixed false -x 216 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_req_ready_0_a0_0 -fixed false -x 197 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg -fixed false -x 121 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[23\] -fixed false -x 298 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_bcu_op_sel_iv_1_0 -fixed false -x 301 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[15\] -fixed false -x 42 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[15\] -fixed false -x 98 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_state\[0\]_3\[3\] -fixed false -x 110 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep2 -fixed false -x 254 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[11\] -fixed false -x 247 -y 244
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[29\] -fixed false -x 139 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[20\] -fixed false -x 230 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_2_sx_0 -fixed false -x 204 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[2\] -fixed false -x 214 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[61\] -fixed false -x 88 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[26\] -fixed false -x 95 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_or\[0\] -fixed false -x 189 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_0_RNII7U7M -fixed false -x 225 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns\[4\] -fixed false -x 81 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/operand0_mux_sel_1_iv_RNO\[0\] -fixed false -x 262 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result194_0_a2 -fixed false -x 171 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[10\] -fixed false -x 218 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_1\[10\] -fixed false -x 50 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[13\] -fixed false -x 87 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a2_1\[1\] -fixed false -x 301 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_1 -fixed false -x 217 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO_0\[0\] -fixed false -x 277 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[0\] -fixed false -x 188 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[18\] -fixed false -x 302 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[8\] -fixed false -x 38 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/alu_op_sel_1_iv\[1\] -fixed false -x 238 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_0_1 -fixed false -x 120 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[24\] -fixed false -x 144 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[31\] -fixed false -x 229 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un3_mtvec_warl_wr_en_3\[0\] -fixed false -x 168 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[19\] -fixed false -x 55 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2112_2 -fixed false -x 289 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[8\] -fixed false -x 187 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[13\] -fixed false -x 53 -y 229
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_exu_result_mux_sel_0_a4_0_1\[1\] -fixed false -x 278 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[13\] -fixed false -x 253 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig\[9\] -fixed false -x 37 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[41\] -fixed false -x 182 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[23\] -fixed false -x 264 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46\[7\] -fixed false -x 149 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[31\] -fixed false -x 41 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv\[3\] -fixed false -x 206 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_penable_0_sqmuxa_0 -fixed false -x 82 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[7\] -fixed false -x 147 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[2\] -fixed false -x 85 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[10\] -fixed false -x 43 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[12\] -fixed false -x 241 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[13\] -fixed false -x 296 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0\[12\] -fixed false -x 71 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[35\] -fixed false -x 189 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_RNO -fixed false -x 196 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[15\] -fixed false -x 46 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[18\] -fixed false -x 254 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[15\] -fixed false -x 55 -y 229
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[8\] -fixed false -x 125 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[28\] -fixed false -x 43 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_12_sx -fixed false -x 198 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m3_1 -fixed false -x 324 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop\[1\].buff_valid\[1\] -fixed false -x 122 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[29\] -fixed false -x 267 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_m5_i_2 -fixed false -x 188 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4913_2 -fixed false -x 312 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[22\] -fixed false -x 244 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_9_RNO -fixed false -x 269 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0\[1\] -fixed false -x 252 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs2_rd_hzd_2 -fixed false -x 189 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[6\] -fixed false -x 182 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_3_0 -fixed false -x 204 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[23\] -fixed false -x 222 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[3\] -fixed false -x 180 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid34 -fixed false -x 75 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_0\[14\] -fixed false -x 75 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_2_RNO -fixed false -x 240 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/dbreak_retr -fixed false -x 190 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[1\] -fixed false -x 84 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[6\] -fixed false -x 209 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[10\] -fixed false -x 65 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/wr_en_data_or -fixed false -x 97 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.step_debug_enter_pending6 -fixed false -x 168 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[10\] -fixed false -x 240 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_49\[9\] -fixed false -x 192 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[13\] -fixed false -x 134 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNI7CN9P\[31\] -fixed false -x 40 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[6\] -fixed false -x 49 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_o3_0\[3\] -fixed false -x 85 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[12\] -fixed false -x 111 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[20\] -fixed false -x 135 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[6\] -fixed false -x 197 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr\[3\] -fixed false -x 198 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[17\] -fixed false -x 182 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2\[6\] -fixed false -x 36 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[62\] -fixed false -x 95 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[17\] -fixed false -x 45 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[11\] -fixed false -x 50 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[11\] -fixed false -x 38 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_22 -fixed false -x 181 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[27\] -fixed false -x 310 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/res_pos_neg -fixed false -x 215 -y 238
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[29\] -fixed false -x 218 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[13\] -fixed false -x 217 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[21\] -fixed false -x 60 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/is_locked_2 -fixed false -x 193 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_fence_op_os -fixed false -x 97 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[30\] -fixed false -x 140 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_43\[8\] -fixed false -x 181 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_8\[11\] -fixed false -x 157 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[4\] -fixed false -x 66 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_4 -fixed false -x 244 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_8_RNO_0 -fixed false -x 240 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_a2_0_7 -fixed false -x 181 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[4\] -fixed false -x 68 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs1_rd_hzd_0 -fixed false -x 183 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[7\] -fixed false -x 110 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[27\] -fixed false -x 145 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[25\] -fixed false -x 277 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[23\] -fixed false -x 197 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_21 -fixed false -x 329 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_0 -fixed false -x 278 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4915_1_3 -fixed false -x 324 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[7\] -fixed false -x 254 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[11\] -fixed false -x 203 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3\[5\] -fixed false -x 136 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[53\] -fixed false -x 80 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_11 -fixed false -x 194 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[2\] -fixed false -x 40 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[17\] -fixed false -x 181 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[16\] -fixed false -x 309 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[7\] -fixed false -x 129 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_3_7 -fixed false -x 264 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[29\] -fixed false -x 216 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[25\] -fixed false -x 55 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[22\] -fixed false -x 236 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_1\[0\] -fixed false -x 295 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[48\] -fixed false -x 315 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[50\] -fixed false -x 78 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel_2_0 -fixed false -x 132 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[28\] -fixed false -x 230 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_rep1_rep1_RNI3H77O -fixed false -x 271 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33\[9\] -fixed false -x 146 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[19\] -fixed false -x 96 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_o17 -fixed false -x 288 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[6\] -fixed false -x 271 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2_1 -fixed false -x 248 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[11\] -fixed false -x 300 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[18\] -fixed false -x 228 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[26\] -fixed false -x 291 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_0\[4\] -fixed false -x 325 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_m17 -fixed false -x 288 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[61\] -fixed false -x 232 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[52\] -fixed false -x 80 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54\[9\] -fixed false -x 192 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[21\] -fixed false -x 290 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_27_RNO -fixed false -x 272 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0\[1\] -fixed false -x 277 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[1\].buff_data\[1\]\[0\] -fixed false -x 169 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2115_3 -fixed false -x 288 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[21\] -fixed false -x 277 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[2\] -fixed false -x 49 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3\[10\] -fixed false -x 145 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val\[1\] -fixed false -x 191 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2124 -fixed false -x 326 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[9\] -fixed false -x 269 -y 250
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[56\] -fixed false -x 235 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un13_lsu_op_str_ex -fixed false -x 170 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[31\] -fixed false -x 281 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_cZ\[1\] -fixed false -x 161 -y 195
set_location -inst_name FUNCTIONAL_OUTPUTS/led_pattern\[0\] -fixed false -x 17 -y 184
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0_RNIBOBSD -fixed false -x 192 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe_0_RNO_1 -fixed false -x 162 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_17_RNO -fixed false -x 263 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[23\] -fixed false -x 238 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[3\] -fixed false -x 45 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count\[0\] -fixed false -x 118 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[13\] -fixed false -x 117 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNI79K9P\[22\] -fixed false -x 46 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[20\] -fixed false -x 226 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3\[22\] -fixed false -x 192 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[6\] -fixed false -x 38 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].req_buff_resp_addr_align\[1\]\[1\] -fixed false -x 145 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_req_op_cZ\[3\] -fixed false -x 109 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[13\] -fixed false -x 93 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].req_buff_resp_state_valid\[1\] -fixed false -x 132 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[58\] -fixed false -x 301 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0\[13\] -fixed false -x 74 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/soft_reset_taken_retr -fixed false -x 170 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_14_RNO -fixed false -x 247 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[30\] -fixed false -x 275 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/hipri_req_ptr\[0\] -fixed false -x 156 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[7\] -fixed false -x 64 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig\[26\] -fixed false -x 73 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z\[0\] -fixed false -x 210 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/fence_i_hold -fixed false -x 124 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9 -fixed false -x 217 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[12\] -fixed false -x 228 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[9\] -fixed false -x 300 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[12\] -fixed false -x 73 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_access_misalign_error -fixed false -x 134 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_shifter_unit_op_sel_0_.m9_e -fixed false -x 291 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_20_0_RNO -fixed false -x 276 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un16_gpr_rd_rs1_completing_ex_1 -fixed false -x 204 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[31\] -fixed false -x 106 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_iv\[10\] -fixed false -x 301 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[31\] -fixed false -x 289 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[5\] -fixed false -x 242 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32c_dec_mnemonic2122_2 -fixed false -x 325 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[4\] -fixed false -x 204 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gpr_wr_data_retr_3_2\[7\] -fixed false -x 204 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[4\] -fixed false -x 206 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[30\] -fixed false -x 298 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[19\] -fixed false -x 281 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex\[1\] -fixed false -x 238 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_63_1\[16\] -fixed false -x 121 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[25\] -fixed false -x 304 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[29\] -fixed false -x 116 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[20\] -fixed false -x 219 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[16\] -fixed false -x 89 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[19\] -fixed false -x 195 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[23\] -fixed false -x 101 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/ahb_d_req_wr_data_i_i_a2\[2\] -fixed false -x 82 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_next_div_divisor -fixed false -x 202 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places57_RNIJG8 -fixed false -x 169 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[17\] -fixed false -x 112 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[1\] -fixed false -x 52 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNINQ8KA -fixed false -x 56 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[46\] -fixed false -x 204 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce_0\[25\] -fixed false -x 169 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_valid_cZ -fixed false -x 168 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[35\] -fixed false -x 308 -y 238
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_5 -fixed false -x 268 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[8\] -fixed false -x 182 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[13\] -fixed false -x 305 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[12\] -fixed false -x 132 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[8\] -fixed false -x 61 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNI1HQEP\[11\] -fixed false -x 45 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_39\[9\] -fixed false -x 182 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_1\[21\] -fixed false -x 180 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_0_a1 -fixed false -x 169 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv\[1\] -fixed false -x 200 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[5\] -fixed false -x 213 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1\[1\] -fixed false -x 115 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex\[2\] -fixed false -x 236 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[24\] -fixed false -x 60 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[60\] -fixed false -x 87 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[28\] -fixed false -x 143 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data\[28\] -fixed false -x 62 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[25\] -fixed false -x 276 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[6\] -fixed false -x 204 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/ahb_st\[0\] -fixed false -x 201 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[3\] -fixed false -x 163 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_operand1_mux_sel_ex\[0\] -fixed false -x 250 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[26\] -fixed false -x 47 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[19\] -fixed false -x 114 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33\[8\] -fixed false -x 146 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2130_1 -fixed false -x 300 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[49\] -fixed false -x 212 -y 238
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_1_iv_RNO\[1\] -fixed false -x 276 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_29_RNO -fixed false -x 275 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[6\] -fixed false -x 146 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mscratch_sw_rd_sel_1 -fixed false -x 227 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[16\] -fixed false -x 96 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[11\] -fixed false -x 223 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic850 -fixed false -x 278 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[29\] -fixed false -x 297 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[9\] -fixed false -x 197 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr\[11\] -fixed false -x 181 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ex_retr_pipe_lsu_op_retr_1_cZ\[0\] -fixed false -x 122 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[15\] -fixed false -x 244 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8\[30\] -fixed false -x 273 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_branch_cond_1\[0\] -fixed false -x 253 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[3\] -fixed false -x 186 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[58\] -fixed false -x 93 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[29\] -fixed false -x 228 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[20\] -fixed false -x 196 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15_1\[25\] -fixed false -x 181 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[14\] -fixed false -x 317 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[23\] -fixed false -x 320 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un8_req_addr_mux\[1\] -fixed false -x 140 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[13\] -fixed false -x 237 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m4 -fixed false -x 338 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_0\[4\] -fixed false -x 207 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[55\] -fixed false -x 83 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96_RNO\[4\] -fixed false -x 134 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[27\] -fixed false -x 42 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[20\] -fixed false -x 117 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[16\] -fixed false -x 45 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_o3_RNI5UGHD\[16\] -fixed false -x 48 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[38\] -fixed false -x 180 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[3\] -fixed false -x 177 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.trigger_debug_enter_pending6 -fixed false -x 194 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_wr_mux_sel_0\[0\] -fixed false -x 266 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1_RNIF80EI\[0\] -fixed false -x 109 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_1_iv_RNO\[1\] -fixed false -x 264 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[8\] -fixed false -x 38 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[31\] -fixed false -x 20 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3_0_0\[2\] -fixed false -x 39 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_cZ\[0\] -fixed false -x 180 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[27\] -fixed false -x 34 -y 184
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[14\] -fixed false -x 251 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/lsu_flush_RNIEIA5L -fixed false -x 212 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[14\] -fixed false -x 194 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_gpr_rs2_rd_data_valid_3 -fixed false -x 184 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1_\[5\] -fixed false -x 73 -y 184
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_hword_high_only_req\[1\] -fixed false -x 119 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[12\] -fixed false -x 133 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_valid_fast\[0\] -fixed false -x 131 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[4\] -fixed false -x 63 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_10_RNO_0 -fixed false -x 240 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data\[0\]\[3\] -fixed false -x 162 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4911 -fixed false -x 277 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[12\] -fixed false -x 278 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux\[18\] -fixed false -x 137 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[10\] -fixed false -x 215 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[28\] -fixed false -x 228 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[17\] -fixed false -x 282 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un23_rtc_tick_11 -fixed false -x 36 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNI5F6BJ\[25\] -fixed false -x 144 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_RNITJNU82 -fixed false -x 163 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mtvec_rd_data\[30\] -fixed false -x 281 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[0\] -fixed false -x 108 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[25\] -fixed false -x 72 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_29_1_0 -fixed false -x 277 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_0 -fixed false -x 273 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_req_is_apb_0_a2_0_21 -fixed false -x 183 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[1\] -fixed false -x 180 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[20\] -fixed false -x 285 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_1\[26\] -fixed false -x 12 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_5_RNO_0 -fixed false -x 252 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_0_a1_RNIDFE1M -fixed false -x 178 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count_0_0_a2\[2\] -fixed false -x 38 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st\[2\] -fixed false -x 75 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_1_0 -fixed false -x 254 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[19\] -fixed false -x 132 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[3\] -fixed false -x 43 -y 229
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[29\] -fixed false -x 107 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[20\] -fixed false -x 178 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_subsys_hart_soft_reset_reg/gen_bit_reset.state_val_RNIS2437\[0\] -fixed false -x 121 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[20\] -fixed false -x 216 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[20\] -fixed false -x 133 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[14\] -fixed false -x 157 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[14\] -fixed false -x 147 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[36\] -fixed false -x 63 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[25\] -fixed false -x 172 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[20\] -fixed false -x 219 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[20\] -fixed false -x 23 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_req_op_2 -fixed false -x 108 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[1\] -fixed false -x 145 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[27\] -fixed false -x 136 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[19\] -fixed false -x 107 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[10\] -fixed false -x 37 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_stall_exu_1 -fixed false -x 159 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_i_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0__RNIB5GH4\[0\] -fixed false -x 179 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/dealloc_resp_buff_0 -fixed false -x 145 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_1_RNIOMAM83 -fixed false -x 169 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[10\] -fixed false -x 211 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[24\] -fixed false -x 120 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_instruction_1\[0\] -fixed false -x 324 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/machine_implicit_wr_mcause_excpt_code_wr_data_0\[1\] -fixed false -x 219 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[62\] -fixed false -x 89 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m17_1_1 -fixed false -x 337 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel_7 -fixed false -x 96 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[23\] -fixed false -x 285 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr\[1\] -fixed false -x 164 -y 184
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/alloc_resp_qual -fixed false -x 108 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/soft_reset_pending -fixed false -x 175 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_12 -fixed false -x 288 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[28\] -fixed false -x 277 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/debug_mode_enter_req -fixed false -x 174 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[59\] -fixed false -x 86 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr\[6\] -fixed false -x 245 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[26\] -fixed false -x 260 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2\[31\] -fixed false -x 199 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[28\] -fixed false -x 186 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un3_alu_op_sel_int_2_0 -fixed false -x 169 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0__RNIB0VIU\[0\] -fixed false -x 58 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6\[12\] -fixed false -x 105 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig\[15\] -fixed false -x 31 -y 210
set_location -inst_name FUNCTIONAL_OUTPUTS/led_pattern\[2\] -fixed false -x 12 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_54\[7\] -fixed false -x 144 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[46\] -fixed false -x 322 -y 235
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[9\] -fixed false -x 225 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_31\[4\] -fixed false -x 132 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[6\] -fixed false -x 145 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[25\] -fixed false -x 288 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4916_1 -fixed false -x 288 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/mnemonic537 -fixed false -x 234 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[14\] -fixed false -x 205 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[22\] -fixed false -x 230 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[4\] -fixed false -x 199 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/gnt_0\[0\] -fixed false -x 76 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_22 -fixed false -x 61 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mscratch_sw_wr_sel -fixed false -x 216 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[6\] -fixed false -x 317 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[27\] -fixed false -x 305 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[30\] -fixed false -x 244 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[6\] -fixed false -x 71 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram1_\[25\] -fixed false -x 51 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[15\] -fixed false -x 52 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3_0_d -fixed false -x 157 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[3\] -fixed false -x 240 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[5\] -fixed false -x 188 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[21\] -fixed false -x 106 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[27\] -fixed false -x 302 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[10\] -fixed false -x 215 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_3_34 -fixed false -x 70 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[0\] -fixed false -x 207 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_complete_qual_0_1_RNIJLD86 -fixed false -x 117 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_3\[18\] -fixed false -x 276 -y 234
set_location -inst_name VOTER_TIME_COUNT/voted_output\[24\] -fixed false -x 50 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_2\[2\] -fixed false -x 48 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[26\] -fixed false -x 193 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[10\] -fixed false -x 133 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[0\] -fixed false -x 48 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/fence_0_5 -fixed false -x 247 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[29\] -fixed false -x 195 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/force_debug_nop_de -fixed false -x 172 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2120 -fixed false -x 325 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_i_a3_0_0\[7\] -fixed false -x 26 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex_cZ\[4\] -fixed false -x 181 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47\[2\] -fixed false -x 205 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_14\[31\] -fixed false -x 159 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram0__RNIULO7E\[6\] -fixed false -x 125 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2__RNIMLH9P\[18\] -fixed false -x 44 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_next_vaddr\[18\] -fixed false -x 234 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[9\] -fixed false -x 88 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_bcu_op_sel.m11_2_0 -fixed false -x 336 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[9\] -fixed false -x 132 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[11\] -fixed false -x 146 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_6\[8\] -fixed false -x 121 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error_1_N_5L8 -fixed false -x 145 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_47_1\[4\] -fixed false -x 132 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2116_0_0 -fixed false -x 290 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[41\] -fixed false -x 288 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[35\] -fixed false -x 308 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_access_mem_error_1_N_2L1 -fixed false -x 144 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[8\] -fixed false -x 143 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[9\] -fixed false -x 209 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_2\[5\] -fixed false -x 144 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid37_0 -fixed false -x 150 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNIQL1SG\[19\] -fixed false -x 98 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[17\] -fixed false -x 114 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_m2_i_c -fixed false -x 177 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_62\[0\] -fixed false -x 120 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4958_6 -fixed false -x 265 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26\[15\] -fixed false -x 221 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram1__RNIGFPVH\[1\] -fixed false -x 132 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[3\] -fixed false -x 132 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[43\] -fixed false -x 70 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/lsu_op_ex_pipe_reg\[1\] -fixed false -x 201 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_complete_qual_0_1_RNILSN48 -fixed false -x 111 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_19_m_4 -fixed false -x 300 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[15\] -fixed false -x 156 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[1\].u_tdata2_match_data/gen_bit_reset.state_val\[8\] -fixed false -x 91 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid32 -fixed false -x 73 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[11\] -fixed false -x 140 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_1_2_1_RNIVA1JI -fixed false -x 168 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_6_0_m3_i_a3 -fixed false -x 168 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[9\] -fixed false -x 171 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/lsu_req_valid_3 -fixed false -x 96 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_9_0_RNO -fixed false -x 243 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[7\] -fixed false -x 139 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[16\] -fixed false -x 87 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[16\] -fixed false -x 224 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.un3_apb_int_sel_0_a2_0 -fixed false -x 158 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_1\[4\] -fixed false -x 126 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[16\] -fixed false -x 45 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3\[7\] -fixed false -x 63 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/iab_resp_complete_0 -fixed false -x 122 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[26\] -fixed false -x 192 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_26_1\[9\] -fixed false -x 198 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_22_0\[1\] -fixed false -x 211 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/mstatus_rd_data\[3\] -fixed false -x 154 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[12\] -fixed false -x 39 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[51\] -fixed false -x 320 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[13\] -fixed false -x 264 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_2_a0_0 -fixed false -x 195 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_16_RNO -fixed false -x 301 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_2 -fixed false -x 156 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[26\] -fixed false -x 105 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_7\[12\] -fixed false -x 296 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor\[3\] -fixed false -x 264 -y 250
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[0\].buff_data\[0\]\[4\] -fixed false -x 171 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram1__RNI8PQGL\[0\] -fixed false -x 59 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_complete_ex_a0_2 -fixed false -x 219 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[12\] -fixed false -x 84 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[13\] -fixed false -x 189 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO_2 -fixed false -x 301 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/wr_en_data -fixed false -x 223 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[11\] -fixed false -x 141 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[11\] -fixed false -x 221 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_1_iv_RNO\[0\] -fixed false -x 228 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_retr_i_0_a2_2 -fixed false -x 165 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_i_0_a2_0_1\[16\] -fixed false -x 24 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[2\] -fixed false -x 132 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[18\] -fixed false -x 259 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex\[1\] -fixed false -x 231 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[24\] -fixed false -x 203 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid33 -fixed false -x 72 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[16\] -fixed false -x 302 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_RNO\[1\] -fixed false -x 114 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[7\] -fixed false -x 49 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul_ack_RNI6I7RD_0 -fixed false -x 156 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[28\] -fixed false -x 284 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/raddr_mux_loop_l1.un10_req_wr_data_mux\[15\] -fixed false -x 101 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[11\] -fixed false -x 236 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNIOJ1SG\[18\] -fixed false -x 46 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_valid_6_i_0_o3_1 -fixed false -x 236 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex\[1\] -fixed false -x 210 -y 187
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr\[3\] -fixed false -x 190 -y 199
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_3 -fixed false -x 120 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[4\] -fixed false -x 61 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex\[2\] -fixed false -x 199 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[1\].req_buff_resp_fault\[1\]\[0\] -fixed false -x 133 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr\[24\] -fixed false -x 148 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[11\] -fixed false -x 145 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_2\[17\] -fixed false -x 306 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_iv_1_RNO_1 -fixed false -x 300 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[15\] -fixed false -x 181 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram2_\[14\] -fixed false -x 82 -y 184
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[14\] -fixed false -x 168 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_mux_1 -fixed false -x 161 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0_2\[25\] -fixed false -x 300 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[43\] -fixed false -x 77 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_3 -fixed false -x 274 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_a2_1_1\[0\] -fixed false -x 192 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_exu_result_mux_sel_ex\[2\] -fixed false -x 271 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stoptime/gen_bit_reset.state_val\[0\] -fixed false -x 159 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2_0\[25\] -fixed false -x 170 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[15\] -fixed false -x 194 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_5\[11\] -fixed false -x 164 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_3\[1\] -fixed false -x 179 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_2_0\[15\] -fixed false -x 132 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_wr_op_ex_RNIN019D2\[1\] -fixed false -x 119 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[11\] -fixed false -x 133 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/gen_buff_loop\[0\].buff_data.MIV_RV32_A.MIV_RV32_CORE_A_0.u_ipcore_0.u_subsys_interconnect_0.u_d_trx_os_buffer.gen_buff_loop\[0\].buff_data_ram1_\[5\] -fixed false -x 133 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_resp_rd_data_sig\[31\] -fixed false -x 24 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_2_f0\[1\] -fixed false -x 164 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr_0_fast\[0\] -fixed false -x 155 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_0_4 -fixed false -x 158 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[13\] -fixed false -x 56 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_1_RNO\[4\] -fixed false -x 228 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_33\[7\] -fixed false -x 145 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/un1_irq_stall_lsu_req -fixed false -x 158 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[11\] -fixed false -x 225 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr\[11\] -fixed false -x 223 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state\[1\] -fixed false -x 155 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1\[10\] -fixed false -x 62 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[16\] -fixed false -x 266 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[12\] -fixed false -x 62 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]2 -fixed false -x 128 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out_6\[39\] -fixed false -x 98 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/step_debug_enter_taken -fixed false -x 169 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/lsu_req_valid -fixed false -x 168 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_state_valid\[0\] -fixed false -x 135 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv -fixed false -x 272 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2125_1 -fixed false -x 300 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/gen_ahb_d_decode.un8_cpu_d_req_is_ahblto18_i_a2_RNIIS0QT -fixed false -x 139 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_resp_valid38 -fixed false -x 154 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2\[30\] -fixed false -x 228 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11\[17\] -fixed false -x 156 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[19\] -fixed false -x 107 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[25\] -fixed false -x 21 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_s\[5\] -fixed false -x 56 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2112 -fixed false -x 289 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val\[29\] -fixed false -x 89 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val\[21\] -fixed false -x 256 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_ahb.u_subsys_ahb_0/u_ahb_req_arb/sel_reg\[0\] -fixed false -x 194 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_a0 -fixed false -x 216 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/req_addr_mux_0_0\[30\] -fixed false -x 189 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_wr_ptr_0\[0\] -fixed false -x 153 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/wr_en_data -fixed false -x 103 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[31\] -fixed false -x 84 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNIA73SG\[20\] -fixed false -x 38 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex7_0_RNO -fixed false -x 216 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[11\] -fixed false -x 243 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[3\] -fixed false -x 189 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_2 -fixed false -x 241 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int\[25\] -fixed false -x 225 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]_RNIUF96NP\[31\] -fixed false -x 199 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[4\] -fixed false -x 206 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[33\] -fixed false -x 297 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int\[13\] -fixed false -x 146 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[30\] -fixed false -x 231 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[4\] -fixed false -x 183 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/N_230_i -fixed false -x 135 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[29\] -fixed false -x 275 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_gpr_wr_valid_1 -fixed false -x 276 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[28\] -fixed false -x 228 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[15\] -fixed false -x 270 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[28\] -fixed false -x 79 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_valid_iv_RNO -fixed false -x 275 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_0\[16\] -fixed false -x 46 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/bcu_op_completing_ex_3_0_RNO -fixed false -x 218 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[26\] -fixed false -x 235 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[11\] -fixed false -x 217 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_13_m\[16\] -fixed false -x 264 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend\[29\] -fixed false -x 297 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1\[2\] -fixed false -x 186 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_2\[26\] -fixed false -x 61 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[28\] -fixed false -x 224 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[28\] -fixed false -x 156 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_places_2\[3\] -fixed false -x 132 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[4\] -fixed false -x 199 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_8_m\[10\] -fixed false -x 144 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_immediate_ex\[20\] -fixed false -x 249 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m27 -fixed false -x 279 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[6\] -fixed false -x 69 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]\[8\] -fixed false -x 129 -y 208
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_a17_3_0 -fixed false -x 257 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_taken_0 -fixed false -x 157 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_2_iv\[8\] -fixed false -x 300 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg\[22\] -fixed false -x 42 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_lsu_op_cnst_0_a2_0\[0\] -fixed false -x 323 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8_2\[1\] -fixed false -x 81 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un4_buff_resp_head_data_resp_0\[10\] -fixed false -x 48 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_4\[0\] -fixed false -x 193 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[26\] -fixed false -x 95 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp.gen_buff_loop\[0\].buff_entry_data_resp_ram0_\[14\] -fixed false -x 83 -y 184
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2125 -fixed false -x 312 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[25\] -fixed false -x 169 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[34\] -fixed false -x 62 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_d_req_accepted_1 -fixed false -x 85 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st_ns_i_o3_1_0\[3\] -fixed false -x 92 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[8\] -fixed false -x 196 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_0_iv_tz\[0\] -fixed false -x 312 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient\[30\] -fixed false -x 238 -y 241
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex\[11\] -fixed false -x 207 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[15\] -fixed false -x 105 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic846_0_0 -fixed false -x 274 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_3\[17\] -fixed false -x 144 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[26\] -fixed false -x 251 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val\[22\] -fixed false -x 301 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/set_wfi_waiting_1 -fixed false -x 158 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_1\[2\] -fixed false -x 38 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[11\] -fixed false -x 177 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_6_0_RNO -fixed false -x 244 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/shifter_unit_places_0\[0\] -fixed false -x 240 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val\[8\] -fixed false -x 182 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_psel_int -fixed false -x 36 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_3 -fixed false -x 276 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_0\[22\] -fixed false -x 242 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed\[8\] -fixed false -x 48 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un3_rs2_rd_hzd_3 -fixed false -x 182 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_2_0 -fixed false -x 183 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/i_access_misalign_error_retr -fixed false -x 189 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1\[7\] -fixed false -x 128 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel_10 -fixed false -x 226 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32m.rv32m_dec_mnemonic853_1 -fixed false -x 312 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_cZ\[1\] -fixed false -x 144 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_debug.set_step_debug_enter_pending_0 -fixed false -x 168 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[29\] -fixed false -x 297 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/dpc_rd_data\[9\] -fixed false -x 186 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtime_count_out\[29\] -fixed false -x 57 -y 220
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/paddr\[7\] -fixed false -x 200 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[14\] -fixed false -x 132 -y 183
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0_RNO\[28\] -fixed false -x 265 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex\[1\] -fixed false -x 228 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_1_RNO_0 -fixed false -x 217 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[30\] -fixed false -x 266 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[6\] -fixed false -x 199 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[14\] -fixed false -x 276 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNO\[3\] -fixed false -x 168 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1\[11\] -fixed false -x 144 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_1\[29\] -fixed false -x 217 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m6_2_1 -fixed false -x 300 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[44\] -fixed false -x 300 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_4_0 -fixed false -x 240 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotientce\[26\] -fixed false -x 180 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_state\[0\]\[0\] -fixed false -x 148 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_valid_3_0_1_0_1 -fixed false -x 121 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_17\[20\] -fixed false -x 321 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11\[24\] -fixed false -x 144 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_0_sqmuxa_2 -fixed false -x 82 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_3_1\[31\] -fixed false -x 60 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_11\[25\] -fixed false -x 144 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_shifter_unit_places_2_0_.m7 -fixed false -x 276 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2119_3 -fixed false -x 324 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data\[26\] -fixed false -x 32 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_63_RNI6E744 -fixed false -x 160 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata_7_2\[16\] -fixed false -x 47 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un20_emi_req_os_at_flush_RNO\[1\] -fixed false -x 118 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_46\[5\] -fixed false -x 180 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr\[21\] -fixed false -x 268 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/immediate_0\[28\] -fixed false -x 272 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/un1_req_complete_reg11_3_0 -fixed false -x 78 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv\[16\] -fixed false -x 156 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[30\] -fixed false -x 113 -y 226
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_shifter_operand_3\[16\] -fixed false -x 194 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/dividend\[9\] -fixed false -x 274 -y 247
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_shifter_unit_operand_sel_ex\[1\] -fixed false -x 242 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[22\] -fixed false -x 193 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/exception_taken_a1_RNINIILT1 -fixed false -x 167 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs2_rd_valid.m6 -fixed false -x 266 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_1_0\[11\] -fixed false -x 132 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/de_ex_pipe_shifter_unit_op_sel_ex_1_cZ\[0\] -fixed false -x 223 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_2\[0\] -fixed false -x 171 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_hword_high_only_req\[2\] -fixed false -x 108 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un4_exception_taken_1_RNIBMT3D -fixed false -x 181 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data\[16\] -fixed false -x 192 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram2_\[30\] -fixed false -x 74 -y 184
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_status_mpie_wr_en -fixed false -x 165 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/rtc_count\[4\] -fixed false -x 44 -y 229
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val\[17\] -fixed false -x 253 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[7\] -fixed false -x 122 -y 211
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/tdata2_rd_data\[7\] -fixed false -x 108 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_bcu_op_sel_ex_RNO -fixed false -x 235 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0__RNIOL3SG\[27\] -fixed false -x 40 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/req_buffer_reg_sel_4\[5\] -fixed false -x 253 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5\[55\] -fixed false -x 333 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/buff_ready_reg -fixed false -x 161 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2\[19\] -fixed false -x 276 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1\[0\].u_tdata2_match_data/gen_bit_reset.state_val_33\[29\] -fixed false -x 107 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_div_divisor_5_1\[61\] -fixed false -x 311 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_5_0_RNO -fixed false -x 249 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32c_dec_immediate_1_iv_2_RNO\[6\] -fixed false -x 324 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_21_0_RNO -fixed false -x 277 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/mtimecmp\[49\] -fixed false -x 76 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_28_RNO -fixed false -x 251 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_error_resp.gen_buff_loop\[0\].buff_entry_error_resp_ram1_\[0\] -fixed false -x 91 -y 196
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_35\[4\] -fixed false -x 204 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[13\] -fixed false -x 61 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_16 -fixed false -x 299 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_2\[7\] -fixed false -x 120 -y 240
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[10\] -fixed false -x 192 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr\[8\] -fixed false -x 249 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_5\[22\] -fixed false -x 192 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_rd_op_ex -fixed false -x 250 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[19\] -fixed false -x 264 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/un7_next_iab_rd_alignment -fixed false -x 120 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/utimeh_rd_data\[30\] -fixed false -x 240 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg\[23\] -fixed false -x 60 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_15\[7\] -fixed false -x 168 -y 249
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_addr_req\[0\]\[28\] -fixed false -x 142 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.ramout_1\[8\] -fixed false -x 39 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.un1_instruction_15_1 -fixed false -x 252 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/apb_prdata_net\[20\] -fixed false -x 23 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_37_0\[2\] -fixed false -x 171 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_4\[57\] -fixed false -x 238 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/gen_req_buff_loop\[0\].req_buff_resp_state\[0\]\[1\] -fixed false -x 155 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]\[9\] -fixed false -x 121 -y 214
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un15_next_res_pos_neg_28 -fixed false -x 252 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_timer_enable -fixed false -x 160 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/stage_ready_ex_2 -fixed false -x 211 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_resp_ready_1 -fixed false -x 216 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_ready_reg_RNO -fixed false -x 132 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/req_resp_state_valid -fixed false -x 138 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/exu_op_abort_ex -fixed false -x 168 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/prdata\[14\] -fixed false -x 40 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_1_i_m4_i_m3\[0\] -fixed false -x 230 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4\[1\] -fixed false -x 113 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un2_instr_inhibit_ex -fixed false -x 186 -y 192
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un7_buff_resp_head_data_resp\[4\] -fixed false -x 48 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_24\[29\] -fixed false -x 295 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/cpu_d_req_is_apb_0_0_0_a2_2 -fixed false -x 252 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_i_trx_os_buffer/gen_buff_loop\[1\].buff_data\[1\]\[4\] -fixed false -x 172 -y 205
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/pwdata_8\[18\] -fixed false -x 112 -y 222
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0\[27\] -fixed false -x 229 -y 234
set_location -inst_name VOTER_EXT_RESETN/voted_output -fixed false -x 13 -y 217
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_emi_req_valid48_RNICJ0OA -fixed false -x 84 -y 201
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_resp_rd_data_0_0_a3_0\[10\] -fixed false -x 72 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_op_wr_data_1_cZ\[29\] -fixed false -x 240 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_95_1_0\[13\] -fixed false -x 216 -y 255
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr\[10\] -fixed false -x 188 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_sel_1_iv_RNO\[0\] -fixed false -x 235 -y 189
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/lsu_align_result_96\[9\] -fixed false -x 168 -y 252
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_data_resp_1.gen_buff_loop\[0\].buff_entry_data_resp_1_ram0_\[18\] -fixed false -x 36 -y 190
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un24_lsu_emi_req_rd_byte_en -fixed false -x 84 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand1\[2\] -fixed false -x 260 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un5_mul_mc_0_a2 -fixed false -x 183 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/un1_cpu_i_resp_rd_data\[24\] -fixed false -x 36 -y 198
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_error_resp_1.ramout_2_1\[0\] -fixed false -x 91 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp\[3\] -fixed false -x 290 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_m_env_call_ex -fixed false -x 246 -y 202
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr_0_rep1 -fixed false -x 134 -y 193
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/debug_csr_op_rd_data_2\[29\] -fixed false -x 245 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[1\].buff_entry_addr_req\[1\]_RNI9H4BJ\[18\] -fixed false -x 109 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.pwdata\[20\] -fixed false -x 116 -y 223
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32c.rv32c_dec_mnemonic2130_2 -fixed false -x 312 -y 186
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_operand0\[10\] -fixed false -x 175 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2_i_m3\[16\] -fixed false -x 273 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_2/RAM64x12_PHYS_0 -fixed false -x 216 -y 224
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_0/RAM64x12_PHYS_0 -fixed false -x 192 -y 224
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_1/RAM64x12_PHYS_0 -fixed false -x 240 -y 224
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_0/RAM64x12_PHYS_0 -fixed false -x 180 -y 224
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/gen_buff_loop\[0\].buff_data_gen_buff_loop\[0\].buff_data_0_0/RAM64x12_PHYS_0 -fixed false -x 144 -y 197
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_mem_xf_0_1/RAM64x12_PHYS_0 -fixed false -x 204 -y 224
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_xf_1_mem_xf_1_0_2/RAM64x12_PHYS_0 -fixed false -x 228 -y 224
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1 -fixed false -x 255 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0 -fixed false -x 242 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0 -fixed false -x 252 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14\[0\] -fixed false -x 88 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0 -fixed false -x 193 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy -fixed false -x 264 -y 246
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14\[1\] -fixed false -x 87 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0 -fixed false -x 264 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514 -fixed false -x 144 -y 234
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE -fixed false -x 27 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0 -fixed false -x 206 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC\[1\] -fixed false -x 204 -y 243
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0 -fixed false -x 27 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0 -fixed false -x 288 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0 -fixed false -x 206 -y 225
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA\[0\] -fixed false -x 240 -y 237
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy -fixed false -x 39 -y 228
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]_RNISAUNO\[2\] -fixed false -x 123 -y 207
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux\[3\] -fixed false -x 237 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux\[8\] -fixed false -x 174 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[0\].buff_entry_error_resp.ramout_3_1_0_wmux\[0\] -fixed false -x 84 -y 195
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux\[7\] -fixed false -x 234 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux\[6\] -fixed false -x 171 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux\[9\] -fixed false -x 231 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux\[21\] -fixed false -x 282 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux\[28\] -fixed false -x 303 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux\[2\] -fixed false -x 171 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux\[19\] -fixed false -x 294 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux\[2\] -fixed false -x 36 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux\[11\] -fixed false -x 219 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux\[18\] -fixed false -x 274 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux\[22\] -fixed false -x 272 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux\[12\] -fixed false -x 270 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux\[29\] -fixed false -x 284 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux\[5\] -fixed false -x 168 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux\[30\] -fixed false -x 300 -y 210
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux\[7\] -fixed false -x 24 -y 204
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_i_m3_1_0_wmux\[31\] -fixed false -x 282 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_mp_pmux_32_1_0_wmux -fixed false -x 300 -y 231
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux\[23\] -fixed false -x 279 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux\[24\] -fixed false -x 280 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux\[26\] -fixed false -x 291 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux\[20\] -fixed false -x 216 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux\[13\] -fixed false -x 268 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux\[14\] -fixed false -x 276 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux\[27\] -fixed false -x 278 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux\[16\] -fixed false -x 266 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux\[4\] -fixed false -x 168 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux\[25\] -fixed false -x 276 -y 213
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux\[10\] -fixed false -x 228 -y 219
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux\[17\] -fixed false -x 264 -y 216
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m3_1_0_wmux\[15\] -fixed false -x 288 -y 219
set_location -inst_name I_1/U0_IOBA -fixed false -x 1746 -y 5
set_location -inst_name I_1/U0_RGB1_RGB0 -fixed false -x 578 -y 258
set_location -inst_name I_1/U0_RGB1_RGB1 -fixed false -x 578 -y 231
set_location -inst_name I_1/U0_RGB1_RGB2 -fixed false -x 578 -y 204
set_location -inst_name I_1/U0_RGB1_RGB3 -fixed false -x 578 -y 177
set_location -inst_name I_1/U0_GB0 -fixed false -x 1170 -y 163
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_0 -fixed false -x 39 -y 230
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un1_rtc_count_cry_0_cy_CC_1 -fixed false -x 48 -y 230
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0 -fixed false -x 27 -y 218
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1 -fixed false -x 36 -y 218
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2 -fixed false -x 48 -y 218
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3 -fixed false -x 60 -y 218
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4 -fixed false -x 72 -y 218
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_5 -fixed false -x 84 -y 218
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_0 -fixed false -x 27 -y 221
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_1 -fixed false -x 36 -y 221
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_2 -fixed false -x 48 -y 221
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_3 -fixed false -x 60 -y 221
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_4 -fixed false -x 72 -y 221
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNISNTIE_CC_5 -fixed false -x 84 -y 221
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0 -fixed false -x 252 -y 221
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1 -fixed false -x 264 -y 221
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2 -fixed false -x 276 -y 221
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14\[0\]_CC_0 -fixed false -x 88 -y 212
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14\[0\]_CC_1 -fixed false -x 96 -y 212
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14\[1\]_CC_0 -fixed false -x 87 -y 209
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_tdata1_2.trigger_match_RNO_14\[1\]_CC_1 -fixed false -x 96 -y 209
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_0 -fixed false -x 193 -y 236
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_1 -fixed false -x 204 -y 236
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_int_cry_0_CC_2 -fixed false -x 216 -y 236
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA\[0\]_CC_0 -fixed false -x 240 -y 239
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA\[0\]_CC_1 -fixed false -x 252 -y 239
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_operand_pc_RNIH5VBA\[0\]_CC_2 -fixed false -x 264 -y 239
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/mul_div_cnt_s_1514_CC_0 -fixed false -x 144 -y 236
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_0 -fixed false -x 264 -y 248
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_1 -fixed false -x 276 -y 248
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/next_dividend_cry_0_0_cy_CC_2 -fixed false -x 288 -y 248
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC\[1\]_CC_0 -fixed false -x 204 -y 245
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC\[1\]_CC_1 -fixed false -x 216 -y 245
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/quotient_RNIUUMDC\[1\]_CC_2 -fixed false -x 228 -y 245
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_0 -fixed false -x 206 -y 227
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_1 -fixed false -x 216 -y 227
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un120_exu_alu_result_cry_0_CC_2 -fixed false -x 228 -y 227
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_0 -fixed false -x 206 -y 230
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_1 -fixed false -x 216 -y 230
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un128_exu_alu_result_cry_0_CC_2 -fixed false -x 228 -y 230
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_0 -fixed false -x 255 -y 230
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un152_exu_alu_result_1_I_1_CC_1 -fixed false -x 264 -y 230
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_0 -fixed false -x 288 -y 227
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_1 -fixed false -x 300 -y 227
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un16_next_div_divisor_1_cry_0_CC_2 -fixed false -x 312 -y 227
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_0 -fixed false -x 264 -y 245
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_1 -fixed false -x 276 -y 245
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_2 -fixed false -x 288 -y 245
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_3 -fixed false -x 300 -y 245
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_4 -fixed false -x 312 -y 245
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un1_dividend_cry_0_CC_5 -fixed false -x 324 -y 245
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_0 -fixed false -x 242 -y 236
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_1 -fixed false -x 252 -y 236
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/un6_exu_alu_result_cry_0_CC_2 -fixed false -x 264 -y 236
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]_RNISAUNO\[2\]_CC_0 -fixed false -x 123 -y 209
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]_RNISAUNO\[2\]_CC_1 -fixed false -x 132 -y 209
set_location -inst_name MIV_RV32_A/MIV_RV32_CORE_A_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop\[2\].buff_entry_addr_req\[2\]_RNISAUNO\[2\]_CC_2 -fixed false -x 144 -y 209
