$date
	Sun Aug 24 21:20:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_four_bit_vector_gates $end
$var wire 1 ! out_xor $end
$var wire 1 " out_or $end
$var wire 1 # out_and $end
$var reg 1 $ expected_and $end
$var reg 1 % expected_or $end
$var reg 1 & expected_xor $end
$var reg 4 ' in [3:0] $end
$var integer 32 ( i [31:0] $end
$var integer 32 ) num_tests_passed [31:0] $end
$var integer 32 * ones_count [31:0] $end
$var integer 32 + total_tests [31:0] $end
$scope module dut $end
$var wire 4 , in [3:0] $end
$var wire 1 # out_and $end
$var wire 1 " out_or $end
$var wire 1 ! out_xor $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
0&
0%
0$
0#
0"
0!
$end
#10000
1"
1!
1&
b1 *
1%
b1 '
b1 ,
b1 (
b1 +
b1 )
#20000
b10 '
b10 ,
b10 (
b10 +
b10 )
#30000
0!
0&
b10 *
b11 '
b11 ,
b11 (
b11 +
b11 )
#40000
1!
1&
b1 *
b100 '
b100 ,
b100 (
b100 +
b100 )
#50000
0!
0&
b10 *
b101 '
b101 ,
b101 (
b101 +
b101 )
#60000
b110 '
b110 ,
b110 (
b110 +
b110 )
#70000
1!
1&
b11 *
b111 '
b111 ,
b111 (
b111 +
b111 )
#80000
0#
1!
b1 *
b1000 '
b1000 ,
b1000 (
b1000 +
b1000 )
#90000
0!
0&
b10 *
b1001 '
b1001 ,
b1001 (
b1001 +
b1001 )
#100000
b1010 '
b1010 ,
b1010 (
b1010 +
b1010 )
#110000
1!
1&
b11 *
b1011 '
b1011 ,
b1011 (
b1011 +
b1011 )
#120000
0#
0!
0&
b10 *
b1100 '
b1100 ,
b1100 (
b1100 +
b1100 )
#130000
1!
1&
b11 *
b1101 '
b1101 ,
b1101 (
b1101 +
b1101 )
#140000
b1110 '
b1110 ,
b1110 (
b1110 +
b1110 )
#150000
1#
0!
0&
b100 *
1$
b1111 '
b1111 ,
b1111 (
b1111 +
b1111 )
#160000
0"
0#
0!
b0 '
b0 ,
b10000 (
b10000 +
b10000 )
#170000
1#
1"
0!
b1111 '
b1111 ,
#180000
0#
1!
b1 '
b1 ,
#190000
0!
b11 '
b11 ,
#200000
1!
b111 '
b111 ,
#210000
1!
b1 '
b1 ,
b0 (
#220000
b10 '
b10 ,
b1 (
#230000
1!
b100 '
b100 ,
b10 (
#240000
1!
b1000 '
b1000 ,
b11 (
#250000
0"
0!
b0 '
b0 ,
b100 (
#260000
1"
1!
b1000 '
b1000 ,
#270000
0!
b1100 '
b1100 ,
#280000
1!
b1110 '
b1110 ,
#290000
1#
0!
b1111 '
b1111 ,
#300000
