

================================================================
== Vivado HLS Report for 'write_back_output_re'
================================================================
* Date:           Thu Jul 29 20:17:52 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Yolo_demo
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |                              |                   |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module      | min | max | min | max |   Type  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |grp_outputpixel2buf_fu_367    |outputpixel2buf    |    ?|    ?|    ?|    ?|   none  |
        |grp_mmcpy_outputpixel_fu_463  |mmcpy_outputpixel  |    1|  264|    1|  264|   none  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -| 0 ~ 16 |    no    |
        | + Loop 1.1  |    ?|    ?|  3 ~ 266 |          -|          -| 2 ~ 27 |    no    |
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      3|       -|      -|
|Expression       |        -|      -|       0|    323|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      7|     971|   1653|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    740|
|Register         |        -|      -|     534|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|     10|    1505|   2716|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      4|       1|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------+---------+-------+-----+------+
    |           Instance           |       Module      | BRAM_18K| DSP48E|  FF |  LUT |
    +------------------------------+-------------------+---------+-------+-----+------+
    |grp_mmcpy_outputpixel_fu_463  |mmcpy_outputpixel  |        0|      0|  180|   477|
    |grp_outputpixel2buf_fu_367    |outputpixel2buf    |        0|      7|  791|  1176|
    +------------------------------+-------------------+---------+-------+-----+------+
    |Total                         |                   |        0|      7|  971|  1653|
    +------------------------------+-------------------+---------+-------+-----+------+

    * DSP48: 
    +----------------------------+----------------------+--------------+
    |          Instance          |        Module        |  Expression  |
    +----------------------------+----------------------+--------------+
    |YOLO2_FPGA_mac_mueRU_U1076  |YOLO2_FPGA_mac_mueRU  | i0 + i1 * i2 |
    |YOLO2_FPGA_mac_mueSV_U1077  |YOLO2_FPGA_mac_mueSV  | i0 + i1 * i2 |
    |YOLO2_FPGA_mul_mueQU_U1075  |YOLO2_FPGA_mul_mueQU  |    i0 * i1   |
    +----------------------------+----------------------+--------------+

    * Memory: 
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |output_tmp00_U  |write_back_outputeMU  |        1|  0|   0|   169|   32|     1|         5408|
    |output_tmp01_U  |write_back_outputeMU  |        1|  0|   0|   169|   32|     1|         5408|
    |output_tmp10_U  |write_back_outputeMU  |        1|  0|   0|   169|   32|     1|         5408|
    |output_tmp11_U  |write_back_outputeMU  |        1|  0|   0|   169|   32|     1|         5408|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                      |        4|  0|   0|   676|  128|     4|        21632|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |OutputOffset1_sum1_1_fu_752_p2   |     +    |      0|  0|  36|          29|          29|
    |OutputOffset1_sum_1_fu_747_p2    |     +    |      0|  0|  36|          29|          29|
    |OutputOffset2_sum_1_fu_787_p2    |     +    |      0|  0|  19|          14|          14|
    |mLoop2_V_fu_580_p2               |     +    |      0|  0|  15|           6|           6|
    |r_V_3_fu_569_p2                  |     +    |      0|  0|  35|          28|          28|
    |tm_1_fu_687_p2                   |     +    |      0|  0|  15|           5|           1|
    |tr_1_fu_698_p2                   |     +    |      0|  0|  15|           5|           1|
    |TC_MINe26_fu_615_p2              |   icmp   |      0|  0|  18|          32|           5|
    |TM_MINaboveTmdiv2_fu_574_p2      |   icmp   |      0|  0|  11|           6|           5|
    |exitcond1_fu_682_p2              |   icmp   |      0|  0|  11|           5|           5|
    |exitcond_fu_693_p2               |   icmp   |      0|  0|  11|           5|           5|
    |grp_fu_487_p2                    |   icmp   |      0|  0|  11|           5|           1|
    |tmp_5_fu_707_p2                  |   icmp   |      0|  0|  11|           5|           5|
    |tmp_8_fu_544_p2                  |   icmp   |      0|  0|  11|           6|           4|
    |ap_block_state6_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |OutputOffset3_fu_663_p3          |  select  |      0|  0|   9|           1|           9|
    |OutputOffset_fu_652_p3           |  select  |      0|  0|  18|           1|          18|
    |TM_MIN_g_V_fu_549_p3             |  select  |      0|  0|   6|           1|           4|
    |mLoop1_V_fu_586_p3               |  select  |      0|  0|   6|           1|           6|
    |mLoop2_V_1_fu_594_p3             |  select  |      0|  0|   6|           1|           6|
    |mLoop_1_fu_637_p3                |  select  |      0|  0|   5|           1|           5|
    |rLoop_cast4_cast_fu_644_p3       |  select  |      0|  0|   4|           1|           4|
    |tmp_2_cast3_cast_fu_674_p3       |  select  |      0|  0|   4|           1|           4|
    |tmp_fu_629_p3                    |  select  |      0|  0|   8|           1|           4|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 323|         190|         199|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |OutputOffset1_sum1_reg_322                        |   9|          2|   29|         58|
    |OutputOffset1_sum_reg_312                         |   9|          2|   29|         58|
    |OutputOffset2_sum_reg_344                         |   9|          2|   14|         28|
    |ap_NS_fsm                                         |  38|          7|    1|          7|
    |ap_phi_mux_pingpong_2_phi_fu_359_p4               |  15|          3|    1|          3|
    |grp_mmcpy_outputpixel_fu_463_enable               |  15|          3|    1|          3|
    |grp_mmcpy_outputpixel_fu_463_output_tmp1_q0       |  15|          3|   32|         96|
    |grp_mmcpy_outputpixel_fu_463_output_tmp_q0        |  15|          3|   32|         96|
    |grp_mmcpy_outputpixel_fu_463_outputoffsetarray_0  |  15|          3|   32|         96|
    |grp_mmcpy_outputpixel_fu_463_outputoffsetarray_1  |  15|          3|   32|         96|
    |grp_mmcpy_outputpixel_fu_463_tm_V_6               |  15|          3|    6|         18|
    |grp_outputpixel2buf_fu_367_outputoffsetarray_0    |  15|          3|   32|         96|
    |grp_outputpixel2buf_fu_367_outputoffsetarray_1    |  15|          3|   32|         96|
    |grp_outputpixel2buf_fu_367_tm_next_0_V_read       |  15|          3|    6|         18|
    |m_axi_Output1_AWVALID                             |   9|          2|    1|          2|
    |m_axi_Output1_BREADY                              |   9|          2|    1|          2|
    |m_axi_Output1_WVALID                              |   9|          2|    1|          2|
    |m_axi_Output_r_AWVALID                            |   9|          2|    1|          2|
    |m_axi_Output_r_BREADY                             |   9|          2|    1|          2|
    |m_axi_Output_r_WVALID                             |   9|          2|    1|          2|
    |output_buffer_0_ce0                               |   9|          2|    1|          2|
    |output_buffer_10_ce0                              |   9|          2|    1|          2|
    |output_buffer_11_ce0                              |   9|          2|    1|          2|
    |output_buffer_12_ce0                              |   9|          2|    1|          2|
    |output_buffer_13_ce0                              |   9|          2|    1|          2|
    |output_buffer_14_ce0                              |   9|          2|    1|          2|
    |output_buffer_15_ce0                              |   9|          2|    1|          2|
    |output_buffer_16_ce0                              |   9|          2|    1|          2|
    |output_buffer_17_ce0                              |   9|          2|    1|          2|
    |output_buffer_18_ce0                              |   9|          2|    1|          2|
    |output_buffer_19_ce0                              |   9|          2|    1|          2|
    |output_buffer_1_ce0                               |   9|          2|    1|          2|
    |output_buffer_20_ce0                              |   9|          2|    1|          2|
    |output_buffer_21_ce0                              |   9|          2|    1|          2|
    |output_buffer_22_ce0                              |   9|          2|    1|          2|
    |output_buffer_23_ce0                              |   9|          2|    1|          2|
    |output_buffer_24_ce0                              |   9|          2|    1|          2|
    |output_buffer_25_ce0                              |   9|          2|    1|          2|
    |output_buffer_26_ce0                              |   9|          2|    1|          2|
    |output_buffer_27_ce0                              |   9|          2|    1|          2|
    |output_buffer_28_ce0                              |   9|          2|    1|          2|
    |output_buffer_29_ce0                              |   9|          2|    1|          2|
    |output_buffer_2_ce0                               |   9|          2|    1|          2|
    |output_buffer_30_ce0                              |   9|          2|    1|          2|
    |output_buffer_31_ce0                              |   9|          2|    1|          2|
    |output_buffer_3_ce0                               |   9|          2|    1|          2|
    |output_buffer_4_ce0                               |   9|          2|    1|          2|
    |output_buffer_5_ce0                               |   9|          2|    1|          2|
    |output_buffer_6_ce0                               |   9|          2|    1|          2|
    |output_buffer_7_ce0                               |   9|          2|    1|          2|
    |output_buffer_8_ce0                               |   9|          2|    1|          2|
    |output_buffer_9_ce0                               |   9|          2|    1|          2|
    |output_tmp00_address0                             |  15|          3|    8|         24|
    |output_tmp00_ce0                                  |  15|          3|    1|          3|
    |output_tmp00_we0                                  |   9|          2|    1|          2|
    |output_tmp01_address0                             |  15|          3|    8|         24|
    |output_tmp01_ce0                                  |  15|          3|    1|          3|
    |output_tmp01_we0                                  |   9|          2|    1|          2|
    |output_tmp10_address0                             |  15|          3|    8|         24|
    |output_tmp10_ce0                                  |  15|          3|    1|          3|
    |output_tmp10_we0                                  |   9|          2|    1|          2|
    |output_tmp11_address0                             |  15|          3|    8|         24|
    |output_tmp11_ce0                                  |  15|          3|    1|          3|
    |output_tmp11_we0                                  |   9|          2|    1|          2|
    |pingpong_fu_194                                   |   9|          2|    1|          2|
    |tm_reg_300                                        |   9|          2|    5|         10|
    |tr_reg_332                                        |   9|          2|    5|         10|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 740|        157|  368|        983|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |OutputOffset1_sum1_reg_322                 |  29|   0|   29|          0|
    |OutputOffset1_sum_reg_312                  |  29|   0|   29|          0|
    |OutputOffset2_sum_reg_344                  |  14|   0|   14|          0|
    |OutputOffset3_cast_reg_1001                |   9|   0|   14|          5|
    |OutputOffset_cast_reg_995                  |  18|   0|   29|         11|
    |Output_w_9b_V_reg_921                      |   9|   0|    9|          0|
    |TC_MINe26_reg_969                          |   1|   0|    1|          0|
    |TM_MIN_6b_V_reg_915                        |   6|   0|    6|          0|
    |ap_CS_fsm                                  |   6|   0|    6|          0|
    |c_9b_V_reg_932                             |   9|   0|    9|          0|
    |grp_mmcpy_outputpixel_fu_463_ap_start_reg  |   1|   0|    1|          0|
    |grp_outputpixel2buf_fu_367_ap_start_reg    |   1|   0|    1|          0|
    |mLoop1_V_reg_947                           |   5|   0|    5|          0|
    |mLoop2_V_1_reg_954                         |   6|   0|    6|          0|
    |mLoop_1_reg_985                            |   5|   0|    5|          0|
    |mLoop_reg_959                              |   4|   0|    4|          0|
    |outputoffsetarray1_0_1_reg_1065            |  32|   0|   32|          0|
    |outputoffsetarray1_0_fu_214                |  32|   0|   32|          0|
    |outputoffsetarray1_1_1_reg_1071            |  32|   0|   32|          0|
    |outputoffsetarray1_1_fu_218                |  32|   0|   32|          0|
    |outputoffsetarray_0_1_fu_206               |  32|   0|   32|          0|
    |outputoffsetarray_0_2_reg_1053             |  32|   0|   32|          0|
    |outputoffsetarray_1_1_fu_210               |  32|   0|   32|          0|
    |outputoffsetarray_1_2_reg_1059             |  32|   0|   32|          0|
    |pingpong_fu_194                            |   1|   0|    1|          0|
    |pingpong_load_reg_1027                     |   1|   0|    1|          0|
    |rLoop_cast4_cast_reg_990                   |   4|   0|    5|          1|
    |r_9b_V_reg_927                             |   9|   0|    9|          0|
    |r_V_3_reg_942                              |  28|   0|   28|          0|
    |r_V_reg_937                                |  28|   0|   28|          0|
    |tm_1_reg_1014                              |   5|   0|    5|          0|
    |tm_next1_0_V_1_fu_202                      |   6|   0|    6|          0|
    |tm_next1_0_V_1_load_reg_1047               |   6|   0|    6|          0|
    |tm_next_0_V_1_fu_198                       |   6|   0|    6|          0|
    |tm_next_0_V_1_load_reg_1041                |   6|   0|    6|          0|
    |tm_reg_300                                 |   5|   0|    5|          0|
    |tmp_2_cast3_cast_reg_1006                  |   3|   0|    5|          2|
    |tmp_5_reg_1031                             |   1|   0|    1|          0|
    |tmp_6_reg_1082                             |   1|   0|    1|          0|
    |tmp_9_reg_1077                             |   1|   0|    1|          0|
    |tmp_reg_979                                |   3|   0|    8|          5|
    |tr_1_reg_1022                              |   5|   0|    5|          0|
    |tr_reg_332                                 |   5|   0|    5|          0|
    |wb_start_flag_fu_190                       |   1|   0|    1|          0|
    |wb_start_flag_load_reg_1036                |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 534|   0|  558|         24|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | write_back_output_re | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | write_back_output_re | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | write_back_output_re | return value |
|ap_done                    | out |    1| ap_ctrl_hs | write_back_output_re | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | write_back_output_re | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | write_back_output_re | return value |
|output_buffer_0_address0   | out |   10|  ap_memory |    output_buffer_0   |     array    |
|output_buffer_0_ce0        | out |    1|  ap_memory |    output_buffer_0   |     array    |
|output_buffer_0_q0         |  in |   32|  ap_memory |    output_buffer_0   |     array    |
|output_buffer_1_address0   | out |   10|  ap_memory |    output_buffer_1   |     array    |
|output_buffer_1_ce0        | out |    1|  ap_memory |    output_buffer_1   |     array    |
|output_buffer_1_q0         |  in |   32|  ap_memory |    output_buffer_1   |     array    |
|output_buffer_2_address0   | out |   10|  ap_memory |    output_buffer_2   |     array    |
|output_buffer_2_ce0        | out |    1|  ap_memory |    output_buffer_2   |     array    |
|output_buffer_2_q0         |  in |   32|  ap_memory |    output_buffer_2   |     array    |
|output_buffer_3_address0   | out |   10|  ap_memory |    output_buffer_3   |     array    |
|output_buffer_3_ce0        | out |    1|  ap_memory |    output_buffer_3   |     array    |
|output_buffer_3_q0         |  in |   32|  ap_memory |    output_buffer_3   |     array    |
|output_buffer_4_address0   | out |   10|  ap_memory |    output_buffer_4   |     array    |
|output_buffer_4_ce0        | out |    1|  ap_memory |    output_buffer_4   |     array    |
|output_buffer_4_q0         |  in |   32|  ap_memory |    output_buffer_4   |     array    |
|output_buffer_5_address0   | out |   10|  ap_memory |    output_buffer_5   |     array    |
|output_buffer_5_ce0        | out |    1|  ap_memory |    output_buffer_5   |     array    |
|output_buffer_5_q0         |  in |   32|  ap_memory |    output_buffer_5   |     array    |
|output_buffer_6_address0   | out |   10|  ap_memory |    output_buffer_6   |     array    |
|output_buffer_6_ce0        | out |    1|  ap_memory |    output_buffer_6   |     array    |
|output_buffer_6_q0         |  in |   32|  ap_memory |    output_buffer_6   |     array    |
|output_buffer_7_address0   | out |   10|  ap_memory |    output_buffer_7   |     array    |
|output_buffer_7_ce0        | out |    1|  ap_memory |    output_buffer_7   |     array    |
|output_buffer_7_q0         |  in |   32|  ap_memory |    output_buffer_7   |     array    |
|output_buffer_8_address0   | out |   10|  ap_memory |    output_buffer_8   |     array    |
|output_buffer_8_ce0        | out |    1|  ap_memory |    output_buffer_8   |     array    |
|output_buffer_8_q0         |  in |   32|  ap_memory |    output_buffer_8   |     array    |
|output_buffer_9_address0   | out |   10|  ap_memory |    output_buffer_9   |     array    |
|output_buffer_9_ce0        | out |    1|  ap_memory |    output_buffer_9   |     array    |
|output_buffer_9_q0         |  in |   32|  ap_memory |    output_buffer_9   |     array    |
|output_buffer_10_address0  | out |   10|  ap_memory |   output_buffer_10   |     array    |
|output_buffer_10_ce0       | out |    1|  ap_memory |   output_buffer_10   |     array    |
|output_buffer_10_q0        |  in |   32|  ap_memory |   output_buffer_10   |     array    |
|output_buffer_11_address0  | out |   10|  ap_memory |   output_buffer_11   |     array    |
|output_buffer_11_ce0       | out |    1|  ap_memory |   output_buffer_11   |     array    |
|output_buffer_11_q0        |  in |   32|  ap_memory |   output_buffer_11   |     array    |
|output_buffer_12_address0  | out |   10|  ap_memory |   output_buffer_12   |     array    |
|output_buffer_12_ce0       | out |    1|  ap_memory |   output_buffer_12   |     array    |
|output_buffer_12_q0        |  in |   32|  ap_memory |   output_buffer_12   |     array    |
|output_buffer_13_address0  | out |   10|  ap_memory |   output_buffer_13   |     array    |
|output_buffer_13_ce0       | out |    1|  ap_memory |   output_buffer_13   |     array    |
|output_buffer_13_q0        |  in |   32|  ap_memory |   output_buffer_13   |     array    |
|output_buffer_14_address0  | out |   10|  ap_memory |   output_buffer_14   |     array    |
|output_buffer_14_ce0       | out |    1|  ap_memory |   output_buffer_14   |     array    |
|output_buffer_14_q0        |  in |   32|  ap_memory |   output_buffer_14   |     array    |
|output_buffer_15_address0  | out |   10|  ap_memory |   output_buffer_15   |     array    |
|output_buffer_15_ce0       | out |    1|  ap_memory |   output_buffer_15   |     array    |
|output_buffer_15_q0        |  in |   32|  ap_memory |   output_buffer_15   |     array    |
|output_buffer_16_address0  | out |   10|  ap_memory |   output_buffer_16   |     array    |
|output_buffer_16_ce0       | out |    1|  ap_memory |   output_buffer_16   |     array    |
|output_buffer_16_q0        |  in |   32|  ap_memory |   output_buffer_16   |     array    |
|output_buffer_17_address0  | out |   10|  ap_memory |   output_buffer_17   |     array    |
|output_buffer_17_ce0       | out |    1|  ap_memory |   output_buffer_17   |     array    |
|output_buffer_17_q0        |  in |   32|  ap_memory |   output_buffer_17   |     array    |
|output_buffer_18_address0  | out |   10|  ap_memory |   output_buffer_18   |     array    |
|output_buffer_18_ce0       | out |    1|  ap_memory |   output_buffer_18   |     array    |
|output_buffer_18_q0        |  in |   32|  ap_memory |   output_buffer_18   |     array    |
|output_buffer_19_address0  | out |   10|  ap_memory |   output_buffer_19   |     array    |
|output_buffer_19_ce0       | out |    1|  ap_memory |   output_buffer_19   |     array    |
|output_buffer_19_q0        |  in |   32|  ap_memory |   output_buffer_19   |     array    |
|output_buffer_20_address0  | out |   10|  ap_memory |   output_buffer_20   |     array    |
|output_buffer_20_ce0       | out |    1|  ap_memory |   output_buffer_20   |     array    |
|output_buffer_20_q0        |  in |   32|  ap_memory |   output_buffer_20   |     array    |
|output_buffer_21_address0  | out |   10|  ap_memory |   output_buffer_21   |     array    |
|output_buffer_21_ce0       | out |    1|  ap_memory |   output_buffer_21   |     array    |
|output_buffer_21_q0        |  in |   32|  ap_memory |   output_buffer_21   |     array    |
|output_buffer_22_address0  | out |   10|  ap_memory |   output_buffer_22   |     array    |
|output_buffer_22_ce0       | out |    1|  ap_memory |   output_buffer_22   |     array    |
|output_buffer_22_q0        |  in |   32|  ap_memory |   output_buffer_22   |     array    |
|output_buffer_23_address0  | out |   10|  ap_memory |   output_buffer_23   |     array    |
|output_buffer_23_ce0       | out |    1|  ap_memory |   output_buffer_23   |     array    |
|output_buffer_23_q0        |  in |   32|  ap_memory |   output_buffer_23   |     array    |
|output_buffer_24_address0  | out |   10|  ap_memory |   output_buffer_24   |     array    |
|output_buffer_24_ce0       | out |    1|  ap_memory |   output_buffer_24   |     array    |
|output_buffer_24_q0        |  in |   32|  ap_memory |   output_buffer_24   |     array    |
|output_buffer_25_address0  | out |   10|  ap_memory |   output_buffer_25   |     array    |
|output_buffer_25_ce0       | out |    1|  ap_memory |   output_buffer_25   |     array    |
|output_buffer_25_q0        |  in |   32|  ap_memory |   output_buffer_25   |     array    |
|output_buffer_26_address0  | out |   10|  ap_memory |   output_buffer_26   |     array    |
|output_buffer_26_ce0       | out |    1|  ap_memory |   output_buffer_26   |     array    |
|output_buffer_26_q0        |  in |   32|  ap_memory |   output_buffer_26   |     array    |
|output_buffer_27_address0  | out |   10|  ap_memory |   output_buffer_27   |     array    |
|output_buffer_27_ce0       | out |    1|  ap_memory |   output_buffer_27   |     array    |
|output_buffer_27_q0        |  in |   32|  ap_memory |   output_buffer_27   |     array    |
|output_buffer_28_address0  | out |   10|  ap_memory |   output_buffer_28   |     array    |
|output_buffer_28_ce0       | out |    1|  ap_memory |   output_buffer_28   |     array    |
|output_buffer_28_q0        |  in |   32|  ap_memory |   output_buffer_28   |     array    |
|output_buffer_29_address0  | out |   10|  ap_memory |   output_buffer_29   |     array    |
|output_buffer_29_ce0       | out |    1|  ap_memory |   output_buffer_29   |     array    |
|output_buffer_29_q0        |  in |   32|  ap_memory |   output_buffer_29   |     array    |
|output_buffer_30_address0  | out |   10|  ap_memory |   output_buffer_30   |     array    |
|output_buffer_30_ce0       | out |    1|  ap_memory |   output_buffer_30   |     array    |
|output_buffer_30_q0        |  in |   32|  ap_memory |   output_buffer_30   |     array    |
|output_buffer_31_address0  | out |   10|  ap_memory |   output_buffer_31   |     array    |
|output_buffer_31_ce0       | out |    1|  ap_memory |   output_buffer_31   |     array    |
|output_buffer_31_q0        |  in |   32|  ap_memory |   output_buffer_31   |     array    |
|m_axi_Output_r_AWVALID     | out |    1|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_AWREADY     |  in |    1|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_AWADDR      | out |   32|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_AWID        | out |    1|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_AWLEN       | out |   32|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_AWSIZE      | out |    3|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_AWBURST     | out |    2|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_AWLOCK      | out |    2|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_AWCACHE     | out |    4|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_AWPROT      | out |    3|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_AWQOS       | out |    4|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_AWREGION    | out |    4|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_AWUSER      | out |    1|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_WVALID      | out |    1|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_WREADY      |  in |    1|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_WDATA       | out |   32|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_WSTRB       | out |    4|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_WLAST       | out |    1|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_WID         | out |    1|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_WUSER       | out |    1|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_ARVALID     | out |    1|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_ARREADY     |  in |    1|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_ARADDR      | out |   32|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_ARID        | out |    1|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_ARLEN       | out |   32|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_ARSIZE      | out |    3|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_ARBURST     | out |    2|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_ARLOCK      | out |    2|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_ARCACHE     | out |    4|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_ARPROT      | out |    3|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_ARQOS       | out |    4|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_ARREGION    | out |    4|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_ARUSER      | out |    1|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_RVALID      |  in |    1|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_RREADY      | out |    1|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_RDATA       |  in |   32|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_RLAST       |  in |    1|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_RID         |  in |    1|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_RUSER       |  in |    1|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_RRESP       |  in |    2|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_BVALID      |  in |    1|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_BREADY      | out |    1|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_BRESP       |  in |    2|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_BID         |  in |    1|    m_axi   |       Output_r       |    pointer   |
|m_axi_Output_r_BUSER       |  in |    1|    m_axi   |       Output_r       |    pointer   |
|Output_offset              |  in |   30|   ap_none  |     Output_offset    |    scalar    |
|m_axi_Output1_AWVALID      | out |    1|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_AWREADY      |  in |    1|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_AWADDR       | out |   32|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_AWID         | out |    1|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_AWLEN        | out |   32|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_AWSIZE       | out |    3|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_AWBURST      | out |    2|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_AWLOCK       | out |    2|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_AWCACHE      | out |    4|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_AWPROT       | out |    3|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_AWQOS        | out |    4|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_AWREGION     | out |    4|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_AWUSER       | out |    1|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_WVALID       | out |    1|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_WREADY       |  in |    1|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_WDATA        | out |   32|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_WSTRB        | out |    4|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_WLAST        | out |    1|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_WID          | out |    1|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_WUSER        | out |    1|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_ARVALID      | out |    1|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_ARREADY      |  in |    1|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_ARADDR       | out |   32|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_ARID         | out |    1|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_ARLEN        | out |   32|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_ARSIZE       | out |    3|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_ARBURST      | out |    2|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_ARLOCK       | out |    2|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_ARCACHE      | out |    4|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_ARPROT       | out |    3|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_ARQOS        | out |    4|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_ARREGION     | out |    4|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_ARUSER       | out |    1|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_RVALID       |  in |    1|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_RREADY       | out |    1|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_RDATA        |  in |   32|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_RLAST        |  in |    1|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_RID          |  in |    1|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_RUSER        |  in |    1|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_RRESP        |  in |    2|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_BVALID       |  in |    1|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_BREADY       | out |    1|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_BRESP        |  in |    2|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_BID          |  in |    1|    m_axi   |        Output1       |    pointer   |
|m_axi_Output1_BUSER        |  in |    1|    m_axi   |        Output1       |    pointer   |
|Output1_offset             |  in |   30|   ap_none  |    Output1_offset    |    scalar    |
|r                          |  in |   32|   ap_none  |           r          |    scalar    |
|c                          |  in |   32|   ap_none  |           c          |    scalar    |
|m                          |  in |   32|   ap_none  |           m          |    scalar    |
|Output_w                   |  in |   32|   ap_none  |       Output_w       |    scalar    |
|TM_MIN                     |  in |   32|   ap_none  |        TM_MIN        |    scalar    |
|TC_MIN                     |  in |   32|   ap_none  |        TC_MIN        |    scalar    |
|OHxOW                      |  in |   18|   ap_none  |         OHxOW        |    scalar    |
|write_flag                 |  in |    1|   ap_none  |      write_flag      |    scalar    |
|IsNL                       |  in |    1|   ap_none  |         IsNL         |    scalar    |
|InterSubOutput             |  in |    8|   ap_none  |    InterSubOutput    |    scalar    |
|LayerType                  |  in |   32|   ap_none  |       LayerType      |    scalar    |
+---------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (write_flag_read)
	4  / (!write_flag_read)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (write_flag_read & !exitcond1)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%LayerType_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LayerType)"   --->   Operation 7 'read' 'LayerType_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%InterSubOutput_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %InterSubOutput)"   --->   Operation 8 'read' 'InterSubOutput_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%IsNL_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %IsNL)"   --->   Operation 9 'read' 'IsNL_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%write_flag_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %write_flag)"   --->   Operation 10 'read' 'write_flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%OHxOW_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %OHxOW)"   --->   Operation 11 'read' 'OHxOW_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%TC_MIN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TC_MIN)"   --->   Operation 12 'read' 'TC_MIN_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%TM_MIN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TM_MIN)"   --->   Operation 13 'read' 'TM_MIN_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%Output_w_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Output_w)"   --->   Operation 14 'read' 'Output_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%m_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %m)"   --->   Operation 15 'read' 'm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c)"   --->   Operation 16 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %r)"   --->   Operation 17 'read' 'r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%Output1_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %Output1_offset)"   --->   Operation 18 'read' 'Output1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%Output_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %Output_offset)"   --->   Operation 19 'read' 'Output_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Output1, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str19, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 1, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Output_r, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 1, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %write_flag_read, label %._crit_edge_ifconv, label %.loopexit" [cnn.cpp:800]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%wb_start_flag = alloca i1"   --->   Operation 23 'alloca' 'wb_start_flag' <Predicate = (write_flag_read)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pingpong = alloca i1"   --->   Operation 24 'alloca' 'pingpong' <Predicate = (write_flag_read)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tm_next_0_V_1 = alloca i6"   --->   Operation 25 'alloca' 'tm_next_0_V_1' <Predicate = (write_flag_read)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tm_next1_0_V_1 = alloca i6"   --->   Operation 26 'alloca' 'tm_next1_0_V_1' <Predicate = (write_flag_read)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%outputoffsetarray_0_1 = alloca i32"   --->   Operation 27 'alloca' 'outputoffsetarray_0_1' <Predicate = (write_flag_read)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%outputoffsetarray_1_1 = alloca i32"   --->   Operation 28 'alloca' 'outputoffsetarray_1_1' <Predicate = (write_flag_read)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%outputoffsetarray1_0 = alloca i32"   --->   Operation 29 'alloca' 'outputoffsetarray1_0' <Predicate = (write_flag_read)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%outputoffsetarray1_1 = alloca i32"   --->   Operation 30 'alloca' 'outputoffsetarray1_1' <Predicate = (write_flag_read)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%TM_MIN_6b_V = trunc i32 %TM_MIN_read to i6" [cnn.cpp:807]   --->   Operation 31 'trunc' 'TM_MIN_6b_V' <Predicate = (write_flag_read)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%Output_w_9b_V = trunc i32 %Output_w_read to i9" [cnn.cpp:809]   --->   Operation 32 'trunc' 'Output_w_9b_V' <Predicate = (write_flag_read)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%m_10b_V = trunc i32 %m_read to i10" [cnn.cpp:810]   --->   Operation 33 'trunc' 'm_10b_V' <Predicate = (write_flag_read)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%r_9b_V = trunc i32 %r_read to i9" [cnn.cpp:811]   --->   Operation 34 'trunc' 'r_9b_V' <Predicate = (write_flag_read)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%c_9b_V = trunc i32 %c_read to i9" [cnn.cpp:812]   --->   Operation 35 'trunc' 'c_9b_V' <Predicate = (write_flag_read)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%lhs_V = zext i10 %m_10b_V to i28" [cnn.cpp:826]   --->   Operation 36 'zext' 'lhs_V' <Predicate = (write_flag_read)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%rhs_V = zext i18 %OHxOW_read to i28" [cnn.cpp:826]   --->   Operation 37 'zext' 'rhs_V' <Predicate = (write_flag_read)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (6.38ns)   --->   "%r_V = mul i28 %rhs_V, %lhs_V" [cnn.cpp:826]   --->   Operation 38 'mul' 'r_V' <Predicate = (write_flag_read)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "store i1 true, i1* %pingpong"   --->   Operation 39 'store' <Predicate = (write_flag_read)> <Delay = 1.76>
ST_1 : Operation 40 [1/1] (1.76ns)   --->   "store i1 true, i1* %wb_start_flag"   --->   Operation 40 'store' <Predicate = (write_flag_read)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.81>
ST_2 : Operation 41 [1/1] (1.42ns)   --->   "%tmp_8 = icmp eq i6 %TM_MIN_6b_V, 9" [cnn.cpp:821]   --->   Operation 41 'icmp' 'tmp_8' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.18ns)   --->   "%TM_MIN_g_V = select i1 %tmp_8, i6 12, i6 %TM_MIN_6b_V" [cnn.cpp:821]   --->   Operation 42 'select' 'TM_MIN_g_V' <Predicate = true> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i6 %TM_MIN_g_V to i5" [cnn.cpp:821]   --->   Operation 43 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i9 %r_9b_V to i18" [cnn.cpp:826]   --->   Operation 44 'zext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i9 %Output_w_9b_V to i18" [cnn.cpp:826]   --->   Operation 45 'zext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.36ns)   --->   "%r_V_1 = mul i18 %rhs_V_1, %lhs_V_1" [cnn.cpp:826]   --->   Operation 46 'mul' 'r_V_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%rhs_V_2_cast = zext i18 %r_V_1 to i28" [cnn.cpp:826]   --->   Operation 47 'zext' 'rhs_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (3.02ns)   --->   "%r_V_2 = add i28 %r_V, %rhs_V_2_cast" [cnn.cpp:826]   --->   Operation 48 'add' 'r_V_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%rhs_V_3_cast = zext i9 %c_9b_V to i28" [cnn.cpp:826]   --->   Operation 49 'zext' 'rhs_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.43ns)   --->   "%r_V_3 = add i28 %r_V_2, %rhs_V_3_cast" [cnn.cpp:826]   --->   Operation 50 'add' 'r_V_3' <Predicate = true> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.42ns)   --->   "%TM_MINaboveTmdiv2 = icmp ugt i6 %TM_MIN_g_V, 16" [cnn.cpp:828]   --->   Operation 51 'icmp' 'TM_MINaboveTmdiv2' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.82ns)   --->   "%mLoop2_V = add i6 -16, %TM_MIN_g_V" [cnn.cpp:835]   --->   Operation 52 'add' 'mLoop2_V' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.21ns)   --->   "%mLoop1_V = select i1 %TM_MINaboveTmdiv2, i5 -16, i5 %tmp_10" [cnn.cpp:831]   --->   Operation 53 'select' 'mLoop1_V' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.18ns)   --->   "%mLoop2_V_1 = select i1 %TM_MINaboveTmdiv2, i6 %mLoop2_V, i6 0" [cnn.cpp:831]   --->   Operation 54 'select' 'mLoop2_V_1' <Predicate = true> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%mLoop = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %mLoop1_V, i32 1, i32 4)" [cnn.cpp:863]   --->   Operation 55 'partselect' 'mLoop' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.38>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%OutputOffset1_sum_3_s = zext i28 %r_V_3 to i29" [cnn.cpp:876]   --->   Operation 56 'zext' 'OutputOffset1_sum_3_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.47ns)   --->   "%TC_MINe26 = icmp eq i32 %TC_MIN_read, 26" [cnn.cpp:829]   --->   Operation 57 'icmp' 'TC_MINe26' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%lhs_V_4_cast = zext i5 %mLoop1_V to i23" [cnn.cpp:844]   --->   Operation 58 'zext' 'lhs_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%rhs_V_4_cast = zext i18 %OHxOW_read to i23" [cnn.cpp:844]   --->   Operation 59 'zext' 'rhs_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (3.36ns)   --->   "%r_V_4 = mul i23 %rhs_V_4_cast, %lhs_V_4_cast" [cnn.cpp:844]   --->   Operation 60 'mul' 'r_V_4' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_cast = zext i23 %r_V_4 to i29" [cnn.cpp:844]   --->   Operation 61 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (3.02ns)   --->   "%OutputOffset1_sum1_3 = add i29 %OutputOffset1_sum_3_s, %tmp_cast" [cnn.cpp:844]   --->   Operation 62 'add' 'OutputOffset1_sum1_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%mLoop_3 = zext i4 %mLoop to i5" [cnn.cpp:863]   --->   Operation 63 'zext' 'mLoop_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.24ns)   --->   "%tmp = select i1 %TC_MINe26, i8 13, i8 -87" [cnn.cpp:829]   --->   Operation 64 'select' 'tmp' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.21ns)   --->   "%mLoop_1 = select i1 %TC_MINe26, i5 %mLoop1_V, i5 %mLoop_3" [cnn.cpp:829]   --->   Operation 65 'select' 'mLoop_1' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.02ns)   --->   "%rLoop_cast4_cast = select i1 %TC_MINe26, i5 -6, i5 1" [cnn.cpp:829]   --->   Operation 66 'select' 'rLoop_cast4_cast' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.75ns)   --->   "%OutputOffset = select i1 %TC_MINe26, i18 %OHxOW_read, i18 338" [cnn.cpp:829]   --->   Operation 67 'select' 'OutputOffset' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%OutputOffset_cast = zext i18 %OutputOffset to i29" [cnn.cpp:829]   --->   Operation 68 'zext' 'OutputOffset_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.96ns)   --->   "%OutputOffset3 = select i1 %TC_MINe26, i9 %Output_w_9b_V, i9 0" [cnn.cpp:829]   --->   Operation 69 'select' 'OutputOffset3' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%OutputOffset3_cast = zext i9 %OutputOffset3 to i14" [cnn.cpp:829]   --->   Operation 70 'zext' 'OutputOffset3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.02ns)   --->   "%tmp_2_cast3_cast = select i1 %TC_MINe26, i5 -5, i5 2" [cnn.cpp:877]   --->   Operation 71 'select' 'tmp_2_cast3_cast' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.76ns)   --->   "br label %.preheader336" [cnn.cpp:876]   --->   Operation 72 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tm = phi i5 [ 0, %._crit_edge_ifconv ], [ %tm_1, %5 ]"   --->   Operation 73 'phi' 'tm' <Predicate = (write_flag_read)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%OutputOffset1_sum = phi i29 [ %OutputOffset1_sum_3_s, %._crit_edge_ifconv ], [ %OutputOffset1_sum_1, %5 ]"   --->   Operation 74 'phi' 'OutputOffset1_sum' <Predicate = (write_flag_read)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%OutputOffset1_sum1 = phi i29 [ %OutputOffset1_sum1_3, %._crit_edge_ifconv ], [ %OutputOffset1_sum1_1, %5 ]"   --->   Operation 75 'phi' 'OutputOffset1_sum1' <Predicate = (write_flag_read)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 16, i64 0)"   --->   Operation 76 'speclooptripcount' 'empty' <Predicate = (write_flag_read)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.36ns)   --->   "%exitcond1 = icmp eq i5 %tm, %mLoop_1" [cnn.cpp:876]   --->   Operation 77 'icmp' 'exitcond1' <Predicate = (write_flag_read)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.78ns)   --->   "%tm_1 = add i5 %tm, 1" [cnn.cpp:876]   --->   Operation 78 'add' 'tm_1' <Predicate = (write_flag_read)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader" [cnn.cpp:876]   --->   Operation 79 'br' <Predicate = (write_flag_read)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.76ns)   --->   "br label %.preheader"   --->   Operation 80 'br' <Predicate = (write_flag_read & !exitcond1)> <Delay = 1.76>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 81 'br' <Predicate = (write_flag_read & exitcond1)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "ret void" [cnn.cpp:894]   --->   Operation 82 'ret' <Predicate = (!write_flag_read) | (exitcond1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.90>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tr = phi i5 [ %tr_1, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 83 'phi' 'tr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%OutputOffset2_sum = phi i14 [ %OutputOffset2_sum_1, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 84 'phi' 'OutputOffset2_sum' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 27, i64 0)"   --->   Operation 85 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %tr, %tmp_2_cast3_cast" [cnn.cpp:877]   --->   Operation 86 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (1.78ns)   --->   "%tr_1 = add i5 %tr, 1" [cnn.cpp:877]   --->   Operation 87 'add' 'tr_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %1" [cnn.cpp:877]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%pingpong_load = load i1* %pingpong" [cnn.cpp:879]   --->   Operation 89 'load' 'pingpong_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (1.36ns)   --->   "%tmp_5 = icmp ne i5 %tr, %rLoop_cast4_cast" [cnn.cpp:881]   --->   Operation 90 'icmp' 'tmp_5' <Predicate = (!exitcond)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%wb_start_flag_load = load i1* %wb_start_flag" [cnn.cpp:881]   --->   Operation 91 'load' 'wb_start_flag_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tm_next_0_V_1_load = load i6* %tm_next_0_V_1" [cnn.cpp:881]   --->   Operation 92 'load' 'tm_next_0_V_1_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tm_next1_0_V_1_load = load i6* %tm_next1_0_V_1" [cnn.cpp:883]   --->   Operation 93 'load' 'tm_next1_0_V_1_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%outputoffsetarray_0_2 = load i32* %outputoffsetarray_0_1" [cnn.cpp:881]   --->   Operation 94 'load' 'outputoffsetarray_0_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%outputoffsetarray_1_2 = load i32* %outputoffsetarray_1_1" [cnn.cpp:881]   --->   Operation 95 'load' 'outputoffsetarray_1_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%outputoffsetarray1_0_1 = load i32* %outputoffsetarray1_0" [cnn.cpp:883]   --->   Operation 96 'load' 'outputoffsetarray1_0_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%outputoffsetarray1_1_1 = load i32* %outputoffsetarray1_1" [cnn.cpp:883]   --->   Operation 97 'load' 'outputoffsetarray1_1_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %pingpong_load, label %2, label %3" [cnn.cpp:879]   --->   Operation 98 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 99 [2/2] (3.53ns)   --->   "%call_ret = call fastcc { i6, i32, i32 } @outputpixel2buf([676 x i32]* %output_buffer_0, [676 x i32]* %output_buffer_1, [676 x i32]* %output_buffer_2, [676 x i32]* %output_buffer_3, [676 x i32]* %output_buffer_4, [676 x i32]* %output_buffer_5, [676 x i32]* %output_buffer_6, [676 x i32]* %output_buffer_7, [676 x i32]* %output_buffer_8, [676 x i32]* %output_buffer_9, [676 x i32]* %output_buffer_10, [676 x i32]* %output_buffer_11, [676 x i32]* %output_buffer_12, [676 x i32]* %output_buffer_13, [676 x i32]* %output_buffer_14, [676 x i32]* %output_buffer_15, [676 x i32]* %output_buffer_16, [676 x i32]* %output_buffer_17, [676 x i32]* %output_buffer_18, [676 x i32]* %output_buffer_19, [676 x i32]* %output_buffer_20, [676 x i32]* %output_buffer_21, [676 x i32]* %output_buffer_22, [676 x i32]* %output_buffer_23, [676 x i32]* %output_buffer_24, [676 x i32]* %output_buffer_25, [676 x i32]* %output_buffer_26, [676 x i32]* %output_buffer_27, [676 x i32]* %output_buffer_28, [676 x i32]* %output_buffer_29, [676 x i32]* %output_buffer_30, [676 x i32]* %output_buffer_31, [169 x i32]* @output_tmp10, [169 x i32]* @output_tmp11, i1 %IsNL_read, i8 %InterSubOutput_read, i32 %LayerType_read, i1 %TC_MINe26, i32 %TC_MIN_read, i5 %tm, i5 %tr, i1 %wb_start_flag_load, i32 %outputoffsetarray1_0_1, i32 %outputoffsetarray1_1_1, i29 %OutputOffset1_sum, i29 %OutputOffset1_sum1, i14 %OutputOffset2_sum, i6 %tm_next1_0_V_1_load, i1 %tmp_5)" [cnn.cpp:887]   --->   Operation 99 'call' 'call_ret' <Predicate = (!exitcond & !pingpong_load)> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 100 [1/1] (1.36ns)   --->   "%tmp_9 = icmp ne i5 %tr, 0" [cnn.cpp:889]   --->   Operation 100 'icmp' 'tmp_9' <Predicate = (!exitcond & !pingpong_load)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [2/2] (1.76ns)   --->   "call fastcc void @mmcpy_outputpixel(i32* %Output_r, i30 %Output_offset_read, i32* %Output1, i30 %Output1_offset_read, [169 x i32]* nocapture @output_tmp00, [169 x i32]* nocapture @output_tmp01, i6 %tm_next_0_V_1_load, i5 %mLoop1_V, i6 %mLoop2_V_1, i32 %outputoffsetarray_0_2, i32 %outputoffsetarray_1_2, i8 %tmp, i8 %tmp, i1 %tmp_9)" [cnn.cpp:889]   --->   Operation 101 'call' <Predicate = (!exitcond & !pingpong_load)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 102 [2/2] (3.53ns)   --->   "%call_ret2 = call fastcc { i6, i32, i32 } @outputpixel2buf([676 x i32]* %output_buffer_0, [676 x i32]* %output_buffer_1, [676 x i32]* %output_buffer_2, [676 x i32]* %output_buffer_3, [676 x i32]* %output_buffer_4, [676 x i32]* %output_buffer_5, [676 x i32]* %output_buffer_6, [676 x i32]* %output_buffer_7, [676 x i32]* %output_buffer_8, [676 x i32]* %output_buffer_9, [676 x i32]* %output_buffer_10, [676 x i32]* %output_buffer_11, [676 x i32]* %output_buffer_12, [676 x i32]* %output_buffer_13, [676 x i32]* %output_buffer_14, [676 x i32]* %output_buffer_15, [676 x i32]* %output_buffer_16, [676 x i32]* %output_buffer_17, [676 x i32]* %output_buffer_18, [676 x i32]* %output_buffer_19, [676 x i32]* %output_buffer_20, [676 x i32]* %output_buffer_21, [676 x i32]* %output_buffer_22, [676 x i32]* %output_buffer_23, [676 x i32]* %output_buffer_24, [676 x i32]* %output_buffer_25, [676 x i32]* %output_buffer_26, [676 x i32]* %output_buffer_27, [676 x i32]* %output_buffer_28, [676 x i32]* %output_buffer_29, [676 x i32]* %output_buffer_30, [676 x i32]* %output_buffer_31, [169 x i32]* @output_tmp00, [169 x i32]* @output_tmp01, i1 %IsNL_read, i8 %InterSubOutput_read, i32 %LayerType_read, i1 %TC_MINe26, i32 %TC_MIN_read, i5 %tm, i5 %tr, i1 %wb_start_flag_load, i32 %outputoffsetarray_0_2, i32 %outputoffsetarray_1_2, i29 %OutputOffset1_sum, i29 %OutputOffset1_sum1, i14 %OutputOffset2_sum, i6 %tm_next_0_V_1_load, i1 %tmp_5)" [cnn.cpp:881]   --->   Operation 102 'call' 'call_ret2' <Predicate = (!exitcond & pingpong_load)> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 103 [1/1] (1.36ns)   --->   "%tmp_6 = icmp ne i5 %tr, 0" [cnn.cpp:883]   --->   Operation 103 'icmp' 'tmp_6' <Predicate = (!exitcond & pingpong_load)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [2/2] (1.76ns)   --->   "call fastcc void @mmcpy_outputpixel(i32* %Output_r, i30 %Output_offset_read, i32* %Output1, i30 %Output1_offset_read, [169 x i32]* nocapture @output_tmp10, [169 x i32]* nocapture @output_tmp11, i6 %tm_next1_0_V_1_load, i5 %mLoop1_V, i6 %mLoop2_V_1, i32 %outputoffsetarray1_0_1, i32 %outputoffsetarray1_1_1, i8 %tmp, i8 %tmp, i1 %tmp_6)" [cnn.cpp:883]   --->   Operation 104 'call' <Predicate = (!exitcond & pingpong_load)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 105 [1/1] (2.46ns)   --->   "%OutputOffset1_sum_1 = add i29 %OutputOffset_cast, %OutputOffset1_sum" [cnn.cpp:876]   --->   Operation 105 'add' 'OutputOffset1_sum_1' <Predicate = (exitcond)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (2.46ns)   --->   "%OutputOffset1_sum1_1 = add i29 %OutputOffset_cast, %OutputOffset1_sum1" [cnn.cpp:876]   --->   Operation 106 'add' 'OutputOffset1_sum1_1' <Predicate = (exitcond)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "br label %.preheader336" [cnn.cpp:876]   --->   Operation 107 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.53>
ST_6 : Operation 108 [1/2] (0.00ns)   --->   "%call_ret = call fastcc { i6, i32, i32 } @outputpixel2buf([676 x i32]* %output_buffer_0, [676 x i32]* %output_buffer_1, [676 x i32]* %output_buffer_2, [676 x i32]* %output_buffer_3, [676 x i32]* %output_buffer_4, [676 x i32]* %output_buffer_5, [676 x i32]* %output_buffer_6, [676 x i32]* %output_buffer_7, [676 x i32]* %output_buffer_8, [676 x i32]* %output_buffer_9, [676 x i32]* %output_buffer_10, [676 x i32]* %output_buffer_11, [676 x i32]* %output_buffer_12, [676 x i32]* %output_buffer_13, [676 x i32]* %output_buffer_14, [676 x i32]* %output_buffer_15, [676 x i32]* %output_buffer_16, [676 x i32]* %output_buffer_17, [676 x i32]* %output_buffer_18, [676 x i32]* %output_buffer_19, [676 x i32]* %output_buffer_20, [676 x i32]* %output_buffer_21, [676 x i32]* %output_buffer_22, [676 x i32]* %output_buffer_23, [676 x i32]* %output_buffer_24, [676 x i32]* %output_buffer_25, [676 x i32]* %output_buffer_26, [676 x i32]* %output_buffer_27, [676 x i32]* %output_buffer_28, [676 x i32]* %output_buffer_29, [676 x i32]* %output_buffer_30, [676 x i32]* %output_buffer_31, [169 x i32]* @output_tmp10, [169 x i32]* @output_tmp11, i1 %IsNL_read, i8 %InterSubOutput_read, i32 %LayerType_read, i1 %TC_MINe26, i32 %TC_MIN_read, i5 %tm, i5 %tr, i1 %wb_start_flag_load, i32 %outputoffsetarray1_0_1, i32 %outputoffsetarray1_1_1, i29 %OutputOffset1_sum, i29 %OutputOffset1_sum1, i14 %OutputOffset2_sum, i6 %tm_next1_0_V_1_load, i1 %tmp_5)" [cnn.cpp:887]   --->   Operation 108 'call' 'call_ret' <Predicate = (!pingpong_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%tm_next1_0_V = extractvalue { i6, i32, i32 } %call_ret, 0" [cnn.cpp:887]   --->   Operation 109 'extractvalue' 'tm_next1_0_V' <Predicate = (!pingpong_load)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%outputoffsetarray1_0_2 = extractvalue { i6, i32, i32 } %call_ret, 1" [cnn.cpp:887]   --->   Operation 110 'extractvalue' 'outputoffsetarray1_0_2' <Predicate = (!pingpong_load)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%outputoffsetarray1_1_2 = extractvalue { i6, i32, i32 } %call_ret, 2" [cnn.cpp:887]   --->   Operation 111 'extractvalue' 'outputoffsetarray1_1_2' <Predicate = (!pingpong_load)> <Delay = 0.00>
ST_6 : Operation 112 [1/2] (0.00ns)   --->   "call fastcc void @mmcpy_outputpixel(i32* %Output_r, i30 %Output_offset_read, i32* %Output1, i30 %Output1_offset_read, [169 x i32]* nocapture @output_tmp00, [169 x i32]* nocapture @output_tmp01, i6 %tm_next_0_V_1_load, i5 %mLoop1_V, i6 %mLoop2_V_1, i32 %outputoffsetarray_0_2, i32 %outputoffsetarray_1_2, i8 %tmp, i8 %tmp, i1 %tmp_9)" [cnn.cpp:889]   --->   Operation 112 'call' <Predicate = (!pingpong_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "store i32 %outputoffsetarray1_1_2, i32* %outputoffsetarray1_1" [cnn.cpp:887]   --->   Operation 113 'store' <Predicate = (!pingpong_load)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "store i32 %outputoffsetarray1_0_2, i32* %outputoffsetarray1_0" [cnn.cpp:887]   --->   Operation 114 'store' <Predicate = (!pingpong_load)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "store i6 %tm_next1_0_V, i6* %tm_next1_0_V_1" [cnn.cpp:887]   --->   Operation 115 'store' <Predicate = (!pingpong_load)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 116 'br' <Predicate = (!pingpong_load)> <Delay = 1.76>
ST_6 : Operation 117 [1/2] (0.00ns)   --->   "%call_ret2 = call fastcc { i6, i32, i32 } @outputpixel2buf([676 x i32]* %output_buffer_0, [676 x i32]* %output_buffer_1, [676 x i32]* %output_buffer_2, [676 x i32]* %output_buffer_3, [676 x i32]* %output_buffer_4, [676 x i32]* %output_buffer_5, [676 x i32]* %output_buffer_6, [676 x i32]* %output_buffer_7, [676 x i32]* %output_buffer_8, [676 x i32]* %output_buffer_9, [676 x i32]* %output_buffer_10, [676 x i32]* %output_buffer_11, [676 x i32]* %output_buffer_12, [676 x i32]* %output_buffer_13, [676 x i32]* %output_buffer_14, [676 x i32]* %output_buffer_15, [676 x i32]* %output_buffer_16, [676 x i32]* %output_buffer_17, [676 x i32]* %output_buffer_18, [676 x i32]* %output_buffer_19, [676 x i32]* %output_buffer_20, [676 x i32]* %output_buffer_21, [676 x i32]* %output_buffer_22, [676 x i32]* %output_buffer_23, [676 x i32]* %output_buffer_24, [676 x i32]* %output_buffer_25, [676 x i32]* %output_buffer_26, [676 x i32]* %output_buffer_27, [676 x i32]* %output_buffer_28, [676 x i32]* %output_buffer_29, [676 x i32]* %output_buffer_30, [676 x i32]* %output_buffer_31, [169 x i32]* @output_tmp00, [169 x i32]* @output_tmp01, i1 %IsNL_read, i8 %InterSubOutput_read, i32 %LayerType_read, i1 %TC_MINe26, i32 %TC_MIN_read, i5 %tm, i5 %tr, i1 %wb_start_flag_load, i32 %outputoffsetarray_0_2, i32 %outputoffsetarray_1_2, i29 %OutputOffset1_sum, i29 %OutputOffset1_sum1, i14 %OutputOffset2_sum, i6 %tm_next_0_V_1_load, i1 %tmp_5)" [cnn.cpp:881]   --->   Operation 117 'call' 'call_ret2' <Predicate = (pingpong_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tm_next_0_V = extractvalue { i6, i32, i32 } %call_ret2, 0" [cnn.cpp:881]   --->   Operation 118 'extractvalue' 'tm_next_0_V' <Predicate = (pingpong_load)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%outputoffsetarray_0 = extractvalue { i6, i32, i32 } %call_ret2, 1" [cnn.cpp:881]   --->   Operation 119 'extractvalue' 'outputoffsetarray_0' <Predicate = (pingpong_load)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%outputoffsetarray_1 = extractvalue { i6, i32, i32 } %call_ret2, 2" [cnn.cpp:881]   --->   Operation 120 'extractvalue' 'outputoffsetarray_1' <Predicate = (pingpong_load)> <Delay = 0.00>
ST_6 : Operation 121 [1/2] (0.00ns)   --->   "call fastcc void @mmcpy_outputpixel(i32* %Output_r, i30 %Output_offset_read, i32* %Output1, i30 %Output1_offset_read, [169 x i32]* nocapture @output_tmp10, [169 x i32]* nocapture @output_tmp11, i6 %tm_next1_0_V_1_load, i5 %mLoop1_V, i6 %mLoop2_V_1, i32 %outputoffsetarray1_0_1, i32 %outputoffsetarray1_1_1, i8 %tmp, i8 %tmp, i1 %tmp_6)" [cnn.cpp:883]   --->   Operation 121 'call' <Predicate = (pingpong_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "store i32 %outputoffsetarray_1, i32* %outputoffsetarray_1_1" [cnn.cpp:881]   --->   Operation 122 'store' <Predicate = (pingpong_load)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "store i32 %outputoffsetarray_0, i32* %outputoffsetarray_0_1" [cnn.cpp:881]   --->   Operation 123 'store' <Predicate = (pingpong_load)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "store i6 %tm_next_0_V, i6* %tm_next_0_V_1" [cnn.cpp:881]   --->   Operation 124 'store' <Predicate = (pingpong_load)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (1.76ns)   --->   "br label %4" [cnn.cpp:885]   --->   Operation 125 'br' <Predicate = (pingpong_load)> <Delay = 1.76>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%pingpong_2 = phi i1 [ false, %2 ], [ true, %3 ]"   --->   Operation 126 'phi' 'pingpong_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (1.81ns)   --->   "%OutputOffset2_sum_1 = add i14 %OutputOffset3_cast, %OutputOffset2_sum" [cnn.cpp:877]   --->   Operation 127 'add' 'OutputOffset2_sum_1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (1.76ns)   --->   "store i1 %pingpong_2, i1* %pingpong"   --->   Operation 128 'store' <Predicate = true> <Delay = 1.76>
ST_6 : Operation 129 [1/1] (1.76ns)   --->   "store i1 false, i1* %wb_start_flag"   --->   Operation 129 'store' <Predicate = true> <Delay = 1.76>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "br label %.preheader" [cnn.cpp:877]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_buffer_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buffer_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ Output_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Output1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ Output1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Output_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ TM_MIN]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ TC_MIN]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ OHxOW]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ write_flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ IsNL]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ InterSubOutput]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LayerType]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tm_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ output_tmp00]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_tmp01]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_tmp10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_tmp11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
LayerType_read         (read             ) [ 0011111]
InterSubOutput_read    (read             ) [ 0011111]
IsNL_read              (read             ) [ 0011111]
write_flag_read        (read             ) [ 0111111]
OHxOW_read             (read             ) [ 0011000]
TC_MIN_read            (read             ) [ 0011111]
TM_MIN_read            (read             ) [ 0000000]
Output_w_read          (read             ) [ 0000000]
m_read                 (read             ) [ 0000000]
c_read                 (read             ) [ 0000000]
r_read                 (read             ) [ 0000000]
Output1_offset_read    (read             ) [ 0011111]
Output_offset_read     (read             ) [ 0011111]
StgValue_20            (specinterface    ) [ 0000000]
StgValue_21            (specinterface    ) [ 0000000]
StgValue_22            (br               ) [ 0000000]
wb_start_flag          (alloca           ) [ 0111111]
pingpong               (alloca           ) [ 0111111]
tm_next_0_V_1          (alloca           ) [ 0011111]
tm_next1_0_V_1         (alloca           ) [ 0011111]
outputoffsetarray_0_1  (alloca           ) [ 0011111]
outputoffsetarray_1_1  (alloca           ) [ 0011111]
outputoffsetarray1_0   (alloca           ) [ 0011111]
outputoffsetarray1_1   (alloca           ) [ 0011111]
TM_MIN_6b_V            (trunc            ) [ 0010000]
Output_w_9b_V          (trunc            ) [ 0011000]
m_10b_V                (trunc            ) [ 0000000]
r_9b_V                 (trunc            ) [ 0010000]
c_9b_V                 (trunc            ) [ 0010000]
lhs_V                  (zext             ) [ 0000000]
rhs_V                  (zext             ) [ 0000000]
r_V                    (mul              ) [ 0010000]
StgValue_39            (store            ) [ 0000000]
StgValue_40            (store            ) [ 0000000]
tmp_8                  (icmp             ) [ 0000000]
TM_MIN_g_V             (select           ) [ 0000000]
tmp_10                 (trunc            ) [ 0000000]
lhs_V_1                (zext             ) [ 0000000]
rhs_V_1                (zext             ) [ 0000000]
r_V_1                  (mul              ) [ 0000000]
rhs_V_2_cast           (zext             ) [ 0000000]
r_V_2                  (add              ) [ 0000000]
rhs_V_3_cast           (zext             ) [ 0000000]
r_V_3                  (add              ) [ 0001000]
TM_MINaboveTmdiv2      (icmp             ) [ 0000000]
mLoop2_V               (add              ) [ 0000000]
mLoop1_V               (select           ) [ 0001111]
mLoop2_V_1             (select           ) [ 0001111]
mLoop                  (partselect       ) [ 0001000]
OutputOffset1_sum_3_s  (zext             ) [ 0001111]
TC_MINe26              (icmp             ) [ 0000111]
lhs_V_4_cast           (zext             ) [ 0000000]
rhs_V_4_cast           (zext             ) [ 0000000]
r_V_4                  (mul              ) [ 0000000]
tmp_cast               (zext             ) [ 0000000]
OutputOffset1_sum1_3   (add              ) [ 0001111]
mLoop_3                (zext             ) [ 0000000]
tmp                    (select           ) [ 0000111]
mLoop_1                (select           ) [ 0000111]
rLoop_cast4_cast       (select           ) [ 0000111]
OutputOffset           (select           ) [ 0000000]
OutputOffset_cast      (zext             ) [ 0000111]
OutputOffset3          (select           ) [ 0000000]
OutputOffset3_cast     (zext             ) [ 0000111]
tmp_2_cast3_cast       (select           ) [ 0000111]
StgValue_72            (br               ) [ 0001111]
tm                     (phi              ) [ 0000111]
OutputOffset1_sum      (phi              ) [ 0000111]
OutputOffset1_sum1     (phi              ) [ 0000111]
empty                  (speclooptripcount) [ 0000000]
exitcond1              (icmp             ) [ 0000111]
tm_1                   (add              ) [ 0001111]
StgValue_79            (br               ) [ 0000000]
StgValue_80            (br               ) [ 0000111]
StgValue_81            (br               ) [ 0000000]
StgValue_82            (ret              ) [ 0000000]
tr                     (phi              ) [ 0000011]
OutputOffset2_sum      (phi              ) [ 0000011]
empty_17               (speclooptripcount) [ 0000000]
exitcond               (icmp             ) [ 0000111]
tr_1                   (add              ) [ 0000111]
StgValue_88            (br               ) [ 0000000]
pingpong_load          (load             ) [ 0000111]
tmp_5                  (icmp             ) [ 0000001]
wb_start_flag_load     (load             ) [ 0000001]
tm_next_0_V_1_load     (load             ) [ 0000001]
tm_next1_0_V_1_load    (load             ) [ 0000001]
outputoffsetarray_0_2  (load             ) [ 0000001]
outputoffsetarray_1_2  (load             ) [ 0000001]
outputoffsetarray1_0_1 (load             ) [ 0000001]
outputoffsetarray1_1_1 (load             ) [ 0000001]
StgValue_98            (br               ) [ 0000000]
tmp_9                  (icmp             ) [ 0000001]
tmp_6                  (icmp             ) [ 0000001]
OutputOffset1_sum_1    (add              ) [ 0001111]
OutputOffset1_sum1_1   (add              ) [ 0001111]
StgValue_107           (br               ) [ 0001111]
call_ret               (call             ) [ 0000000]
tm_next1_0_V           (extractvalue     ) [ 0000000]
outputoffsetarray1_0_2 (extractvalue     ) [ 0000000]
outputoffsetarray1_1_2 (extractvalue     ) [ 0000000]
StgValue_112           (call             ) [ 0000000]
StgValue_113           (store            ) [ 0000000]
StgValue_114           (store            ) [ 0000000]
StgValue_115           (store            ) [ 0000000]
StgValue_116           (br               ) [ 0000000]
call_ret2              (call             ) [ 0000000]
tm_next_0_V            (extractvalue     ) [ 0000000]
outputoffsetarray_0    (extractvalue     ) [ 0000000]
outputoffsetarray_1    (extractvalue     ) [ 0000000]
StgValue_121           (call             ) [ 0000000]
StgValue_122           (store            ) [ 0000000]
StgValue_123           (store            ) [ 0000000]
StgValue_124           (store            ) [ 0000000]
StgValue_125           (br               ) [ 0000000]
pingpong_2             (phi              ) [ 0000000]
OutputOffset2_sum_1    (add              ) [ 0000111]
StgValue_128           (store            ) [ 0000000]
StgValue_129           (store            ) [ 0000000]
StgValue_130           (br               ) [ 0000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_buffer_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_buffer_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_buffer_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_buffer_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_buffer_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_buffer_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_buffer_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_buffer_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_buffer_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_buffer_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_buffer_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_buffer_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_buffer_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_buffer_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="output_buffer_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="output_buffer_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_buffer_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="output_buffer_17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="output_buffer_18">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="output_buffer_19">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="output_buffer_20">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_buffer_21">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_buffer_22">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="output_buffer_23">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="output_buffer_24">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="output_buffer_25">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_25"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="output_buffer_26">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_26"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="output_buffer_27">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_27"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="output_buffer_28">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_28"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="output_buffer_29">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_29"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="output_buffer_30">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_30"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="output_buffer_31">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_31"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="Output_r">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output_r"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="Output_offset">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output_offset"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="Output1">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="Output1_offset">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output1_offset"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="r">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="c">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="m">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="Output_w">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output_w"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="TM_MIN">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TM_MIN"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="TC_MIN">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TC_MIN"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="OHxOW">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OHxOW"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="write_flag">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_flag"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="IsNL">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IsNL"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="InterSubOutput">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InterSubOutput"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="LayerType">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LayerType"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="tm_V">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tm_V"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="output_tmp00">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_tmp00"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="output_tmp01">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_tmp01"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="output_tmp10">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_tmp10"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="output_tmp11">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_tmp11"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputpixel2buf"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmcpy_outputpixel"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1004" name="wb_start_flag_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wb_start_flag/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="pingpong_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pingpong/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tm_next_0_V_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tm_next_0_V_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tm_next1_0_V_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tm_next1_0_V_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="outputoffsetarray_0_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outputoffsetarray_0_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="outputoffsetarray_1_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outputoffsetarray_1_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="outputoffsetarray1_0_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outputoffsetarray1_0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="outputoffsetarray1_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outputoffsetarray1_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="LayerType_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LayerType_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="InterSubOutput_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="InterSubOutput_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="IsNL_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="IsNL_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="write_flag_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="write_flag_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="OHxOW_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="18" slack="0"/>
<pin id="248" dir="0" index="1" bw="18" slack="0"/>
<pin id="249" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="OHxOW_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="TC_MIN_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TC_MIN_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="TM_MIN_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TM_MIN_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="Output_w_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Output_w_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="m_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="c_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="r_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_read/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="Output1_offset_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="30" slack="0"/>
<pin id="290" dir="0" index="1" bw="30" slack="0"/>
<pin id="291" dir="1" index="2" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Output1_offset_read/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="Output_offset_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="30" slack="0"/>
<pin id="296" dir="0" index="1" bw="30" slack="0"/>
<pin id="297" dir="1" index="2" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Output_offset_read/1 "/>
</bind>
</comp>

<comp id="300" class="1005" name="tm_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="1"/>
<pin id="302" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tm (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="tm_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="5" slack="0"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tm/4 "/>
</bind>
</comp>

<comp id="312" class="1005" name="OutputOffset1_sum_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="29" slack="1"/>
<pin id="314" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="OutputOffset1_sum (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="OutputOffset1_sum_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="28" slack="1"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="29" slack="1"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="OutputOffset1_sum/4 "/>
</bind>
</comp>

<comp id="322" class="1005" name="OutputOffset1_sum1_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="29" slack="1"/>
<pin id="324" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="OutputOffset1_sum1 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="OutputOffset1_sum1_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="29" slack="1"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="29" slack="1"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="OutputOffset1_sum1/4 "/>
</bind>
</comp>

<comp id="332" class="1005" name="tr_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="1"/>
<pin id="334" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tr (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="tr_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="1" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tr/5 "/>
</bind>
</comp>

<comp id="344" class="1005" name="OutputOffset2_sum_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="14" slack="1"/>
<pin id="346" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="OutputOffset2_sum (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="OutputOffset2_sum_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="14" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="1" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="OutputOffset2_sum/5 "/>
</bind>
</comp>

<comp id="356" class="1005" name="pingpong_2_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="358" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="pingpong_2 (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="pingpong_2_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pingpong_2/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_outputpixel2buf_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="70" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="0" index="2" bw="32" slack="0"/>
<pin id="371" dir="0" index="3" bw="32" slack="0"/>
<pin id="372" dir="0" index="4" bw="32" slack="0"/>
<pin id="373" dir="0" index="5" bw="32" slack="0"/>
<pin id="374" dir="0" index="6" bw="32" slack="0"/>
<pin id="375" dir="0" index="7" bw="32" slack="0"/>
<pin id="376" dir="0" index="8" bw="32" slack="0"/>
<pin id="377" dir="0" index="9" bw="32" slack="0"/>
<pin id="378" dir="0" index="10" bw="32" slack="0"/>
<pin id="379" dir="0" index="11" bw="32" slack="0"/>
<pin id="380" dir="0" index="12" bw="32" slack="0"/>
<pin id="381" dir="0" index="13" bw="32" slack="0"/>
<pin id="382" dir="0" index="14" bw="32" slack="0"/>
<pin id="383" dir="0" index="15" bw="32" slack="0"/>
<pin id="384" dir="0" index="16" bw="32" slack="0"/>
<pin id="385" dir="0" index="17" bw="32" slack="0"/>
<pin id="386" dir="0" index="18" bw="32" slack="0"/>
<pin id="387" dir="0" index="19" bw="32" slack="0"/>
<pin id="388" dir="0" index="20" bw="32" slack="0"/>
<pin id="389" dir="0" index="21" bw="32" slack="0"/>
<pin id="390" dir="0" index="22" bw="32" slack="0"/>
<pin id="391" dir="0" index="23" bw="32" slack="0"/>
<pin id="392" dir="0" index="24" bw="32" slack="0"/>
<pin id="393" dir="0" index="25" bw="32" slack="0"/>
<pin id="394" dir="0" index="26" bw="32" slack="0"/>
<pin id="395" dir="0" index="27" bw="32" slack="0"/>
<pin id="396" dir="0" index="28" bw="32" slack="0"/>
<pin id="397" dir="0" index="29" bw="32" slack="0"/>
<pin id="398" dir="0" index="30" bw="32" slack="0"/>
<pin id="399" dir="0" index="31" bw="32" slack="0"/>
<pin id="400" dir="0" index="32" bw="32" slack="0"/>
<pin id="401" dir="0" index="33" bw="32" slack="0"/>
<pin id="402" dir="0" index="34" bw="32" slack="0"/>
<pin id="403" dir="0" index="35" bw="1" slack="4"/>
<pin id="404" dir="0" index="36" bw="8" slack="4"/>
<pin id="405" dir="0" index="37" bw="32" slack="4"/>
<pin id="406" dir="0" index="38" bw="1" slack="2"/>
<pin id="407" dir="0" index="39" bw="32" slack="4"/>
<pin id="408" dir="0" index="40" bw="5" slack="1"/>
<pin id="409" dir="0" index="41" bw="5" slack="0"/>
<pin id="410" dir="0" index="42" bw="1" slack="0"/>
<pin id="411" dir="0" index="43" bw="32" slack="0"/>
<pin id="412" dir="0" index="44" bw="32" slack="0"/>
<pin id="413" dir="0" index="45" bw="29" slack="1"/>
<pin id="414" dir="0" index="46" bw="29" slack="1"/>
<pin id="415" dir="0" index="47" bw="14" slack="0"/>
<pin id="416" dir="0" index="48" bw="6" slack="0"/>
<pin id="417" dir="0" index="49" bw="1" slack="0"/>
<pin id="418" dir="0" index="50" bw="6" slack="0"/>
<pin id="419" dir="1" index="51" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/5 call_ret2/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="grp_mmcpy_outputpixel_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="0" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="0" index="2" bw="30" slack="4"/>
<pin id="467" dir="0" index="3" bw="32" slack="0"/>
<pin id="468" dir="0" index="4" bw="30" slack="4"/>
<pin id="469" dir="0" index="5" bw="32" slack="0"/>
<pin id="470" dir="0" index="6" bw="32" slack="0"/>
<pin id="471" dir="0" index="7" bw="6" slack="0"/>
<pin id="472" dir="0" index="8" bw="5" slack="3"/>
<pin id="473" dir="0" index="9" bw="6" slack="3"/>
<pin id="474" dir="0" index="10" bw="32" slack="0"/>
<pin id="475" dir="0" index="11" bw="32" slack="0"/>
<pin id="476" dir="0" index="12" bw="8" slack="2"/>
<pin id="477" dir="0" index="13" bw="8" slack="2"/>
<pin id="478" dir="0" index="14" bw="1" slack="0"/>
<pin id="479" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_101/5 StgValue_104/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="grp_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="5" slack="0"/>
<pin id="489" dir="0" index="1" bw="5" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/5 tmp_6/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="70" slack="0"/>
<pin id="496" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tm_next1_0_V/6 tm_next_0_V/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="70" slack="0"/>
<pin id="500" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outputoffsetarray1_0_2/6 outputoffsetarray_0/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="grp_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="70" slack="0"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outputoffsetarray1_1_2/6 outputoffsetarray_1/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="TM_MIN_6b_V_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="TM_MIN_6b_V/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="Output_w_9b_V_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Output_w_9b_V/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="m_10b_V_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m_10b_V/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="r_9b_V_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="r_9b_V/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="c_9b_V_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="c_9b_V/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="lhs_V_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="10" slack="0"/>
<pin id="528" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="rhs_V_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="18" slack="0"/>
<pin id="532" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="StgValue_39_store_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_39/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="StgValue_40_store_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_8_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="6" slack="1"/>
<pin id="546" dir="0" index="1" bw="6" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="TM_MIN_g_V_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="6" slack="0"/>
<pin id="552" dir="0" index="2" bw="6" slack="1"/>
<pin id="553" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="TM_MIN_g_V/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_10_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="6" slack="0"/>
<pin id="558" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="lhs_V_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="9" slack="1"/>
<pin id="562" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="rhs_V_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="9" slack="1"/>
<pin id="565" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="rhs_V_3_cast_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="9" slack="1"/>
<pin id="568" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_3_cast/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="r_V_3_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="28" slack="0"/>
<pin id="571" dir="0" index="1" bw="9" slack="0"/>
<pin id="572" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_3/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="TM_MINaboveTmdiv2_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="6" slack="0"/>
<pin id="576" dir="0" index="1" bw="6" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="TM_MINaboveTmdiv2/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="mLoop2_V_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="0"/>
<pin id="582" dir="0" index="1" bw="6" slack="0"/>
<pin id="583" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mLoop2_V/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="mLoop1_V_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="5" slack="0"/>
<pin id="589" dir="0" index="2" bw="5" slack="0"/>
<pin id="590" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mLoop1_V/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="mLoop2_V_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="6" slack="0"/>
<pin id="597" dir="0" index="2" bw="6" slack="0"/>
<pin id="598" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mLoop2_V_1/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="mLoop_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="4" slack="0"/>
<pin id="604" dir="0" index="1" bw="5" slack="0"/>
<pin id="605" dir="0" index="2" bw="1" slack="0"/>
<pin id="606" dir="0" index="3" bw="4" slack="0"/>
<pin id="607" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mLoop/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="OutputOffset1_sum_3_s_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="28" slack="1"/>
<pin id="614" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OutputOffset1_sum_3_s/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="TC_MINe26_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="2"/>
<pin id="617" dir="0" index="1" bw="32" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="TC_MINe26/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="lhs_V_4_cast_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="5" slack="1"/>
<pin id="622" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_4_cast/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="rhs_V_4_cast_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="18" slack="2"/>
<pin id="625" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_4_cast/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="mLoop_3_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="4" slack="1"/>
<pin id="628" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mLoop_3/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="8" slack="0"/>
<pin id="632" dir="0" index="2" bw="8" slack="0"/>
<pin id="633" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="mLoop_1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="5" slack="1"/>
<pin id="640" dir="0" index="2" bw="5" slack="0"/>
<pin id="641" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mLoop_1/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="rLoop_cast4_cast_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="5" slack="0"/>
<pin id="647" dir="0" index="2" bw="5" slack="0"/>
<pin id="648" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rLoop_cast4_cast/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="OutputOffset_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="18" slack="2"/>
<pin id="655" dir="0" index="2" bw="18" slack="0"/>
<pin id="656" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="OutputOffset/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="OutputOffset_cast_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="18" slack="0"/>
<pin id="661" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OutputOffset_cast/3 "/>
</bind>
</comp>

<comp id="663" class="1004" name="OutputOffset3_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="9" slack="2"/>
<pin id="666" dir="0" index="2" bw="9" slack="0"/>
<pin id="667" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="OutputOffset3/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="OutputOffset3_cast_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="9" slack="0"/>
<pin id="672" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OutputOffset3_cast/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_2_cast3_cast_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="5" slack="0"/>
<pin id="677" dir="0" index="2" bw="5" slack="0"/>
<pin id="678" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_cast3_cast/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="exitcond1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="5" slack="0"/>
<pin id="684" dir="0" index="1" bw="5" slack="1"/>
<pin id="685" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tm_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="5" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tm_1/4 "/>
</bind>
</comp>

<comp id="693" class="1004" name="exitcond_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="5" slack="0"/>
<pin id="695" dir="0" index="1" bw="5" slack="2"/>
<pin id="696" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tr_1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="5" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tr_1/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="pingpong_load_load_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="4"/>
<pin id="706" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pingpong_load/5 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_5_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="5" slack="0"/>
<pin id="709" dir="0" index="1" bw="5" slack="2"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="713" class="1004" name="wb_start_flag_load_load_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="4"/>
<pin id="715" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wb_start_flag_load/5 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tm_next_0_V_1_load_load_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="6" slack="4"/>
<pin id="719" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tm_next_0_V_1_load/5 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tm_next1_0_V_1_load_load_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="6" slack="4"/>
<pin id="724" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tm_next1_0_V_1_load/5 "/>
</bind>
</comp>

<comp id="727" class="1004" name="outputoffsetarray_0_2_load_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="4"/>
<pin id="729" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outputoffsetarray_0_2/5 "/>
</bind>
</comp>

<comp id="732" class="1004" name="outputoffsetarray_1_2_load_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="4"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outputoffsetarray_1_2/5 "/>
</bind>
</comp>

<comp id="737" class="1004" name="outputoffsetarray1_0_1_load_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="4"/>
<pin id="739" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outputoffsetarray1_0_1/5 "/>
</bind>
</comp>

<comp id="742" class="1004" name="outputoffsetarray1_1_1_load_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="4"/>
<pin id="744" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outputoffsetarray1_1_1/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="OutputOffset1_sum_1_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="18" slack="2"/>
<pin id="749" dir="0" index="1" bw="29" slack="1"/>
<pin id="750" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="OutputOffset1_sum_1/5 "/>
</bind>
</comp>

<comp id="752" class="1004" name="OutputOffset1_sum1_1_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="18" slack="2"/>
<pin id="754" dir="0" index="1" bw="29" slack="1"/>
<pin id="755" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="OutputOffset1_sum1_1/5 "/>
</bind>
</comp>

<comp id="757" class="1004" name="StgValue_113_store_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="0" index="1" bw="32" slack="5"/>
<pin id="760" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_113/6 "/>
</bind>
</comp>

<comp id="762" class="1004" name="StgValue_114_store_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="0"/>
<pin id="764" dir="0" index="1" bw="32" slack="5"/>
<pin id="765" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_114/6 "/>
</bind>
</comp>

<comp id="767" class="1004" name="StgValue_115_store_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="6" slack="0"/>
<pin id="769" dir="0" index="1" bw="6" slack="5"/>
<pin id="770" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_115/6 "/>
</bind>
</comp>

<comp id="772" class="1004" name="StgValue_122_store_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="0" index="1" bw="32" slack="5"/>
<pin id="775" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_122/6 "/>
</bind>
</comp>

<comp id="777" class="1004" name="StgValue_123_store_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="5"/>
<pin id="780" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_123/6 "/>
</bind>
</comp>

<comp id="782" class="1004" name="StgValue_124_store_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="6" slack="0"/>
<pin id="784" dir="0" index="1" bw="6" slack="5"/>
<pin id="785" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_124/6 "/>
</bind>
</comp>

<comp id="787" class="1004" name="OutputOffset2_sum_1_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="9" slack="3"/>
<pin id="789" dir="0" index="1" bw="14" slack="1"/>
<pin id="790" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="OutputOffset2_sum_1/6 "/>
</bind>
</comp>

<comp id="792" class="1004" name="StgValue_128_store_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="1" slack="5"/>
<pin id="795" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_128/6 "/>
</bind>
</comp>

<comp id="797" class="1004" name="StgValue_129_store_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="5"/>
<pin id="800" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/6 "/>
</bind>
</comp>

<comp id="802" class="1007" name="r_V_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="18" slack="0"/>
<pin id="804" dir="0" index="1" bw="10" slack="0"/>
<pin id="805" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="808" class="1007" name="grp_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="9" slack="0"/>
<pin id="810" dir="0" index="1" bw="9" slack="0"/>
<pin id="811" dir="0" index="2" bw="28" slack="2147483647"/>
<pin id="812" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_1/2 rhs_V_2_cast/2 r_V_2/2 "/>
</bind>
</comp>

<comp id="816" class="1007" name="grp_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="18" slack="0"/>
<pin id="818" dir="0" index="1" bw="5" slack="0"/>
<pin id="819" dir="0" index="2" bw="28" slack="0"/>
<pin id="820" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_4/3 tmp_cast/3 OutputOffset1_sum1_3/3 "/>
</bind>
</comp>

<comp id="824" class="1005" name="LayerType_read_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="4"/>
<pin id="826" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="LayerType_read "/>
</bind>
</comp>

<comp id="829" class="1005" name="InterSubOutput_read_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="4"/>
<pin id="831" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="InterSubOutput_read "/>
</bind>
</comp>

<comp id="834" class="1005" name="IsNL_read_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="4"/>
<pin id="836" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="IsNL_read "/>
</bind>
</comp>

<comp id="839" class="1005" name="write_flag_read_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="3"/>
<pin id="841" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="write_flag_read "/>
</bind>
</comp>

<comp id="843" class="1005" name="OHxOW_read_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="18" slack="2"/>
<pin id="845" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="OHxOW_read "/>
</bind>
</comp>

<comp id="849" class="1005" name="TC_MIN_read_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="2"/>
<pin id="851" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="TC_MIN_read "/>
</bind>
</comp>

<comp id="855" class="1005" name="Output1_offset_read_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="30" slack="4"/>
<pin id="857" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="Output1_offset_read "/>
</bind>
</comp>

<comp id="860" class="1005" name="Output_offset_read_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="30" slack="4"/>
<pin id="862" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="Output_offset_read "/>
</bind>
</comp>

<comp id="865" class="1005" name="wb_start_flag_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="wb_start_flag "/>
</bind>
</comp>

<comp id="872" class="1005" name="pingpong_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="0"/>
<pin id="874" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="pingpong "/>
</bind>
</comp>

<comp id="879" class="1005" name="tm_next_0_V_1_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="6" slack="4"/>
<pin id="881" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="tm_next_0_V_1 "/>
</bind>
</comp>

<comp id="885" class="1005" name="tm_next1_0_V_1_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="6" slack="4"/>
<pin id="887" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="tm_next1_0_V_1 "/>
</bind>
</comp>

<comp id="891" class="1005" name="outputoffsetarray_0_1_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="4"/>
<pin id="893" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="outputoffsetarray_0_1 "/>
</bind>
</comp>

<comp id="897" class="1005" name="outputoffsetarray_1_1_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="4"/>
<pin id="899" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="outputoffsetarray_1_1 "/>
</bind>
</comp>

<comp id="903" class="1005" name="outputoffsetarray1_0_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="4"/>
<pin id="905" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="outputoffsetarray1_0 "/>
</bind>
</comp>

<comp id="909" class="1005" name="outputoffsetarray1_1_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="4"/>
<pin id="911" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="outputoffsetarray1_1 "/>
</bind>
</comp>

<comp id="915" class="1005" name="TM_MIN_6b_V_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="6" slack="1"/>
<pin id="917" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="TM_MIN_6b_V "/>
</bind>
</comp>

<comp id="921" class="1005" name="Output_w_9b_V_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="9" slack="1"/>
<pin id="923" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="Output_w_9b_V "/>
</bind>
</comp>

<comp id="927" class="1005" name="r_9b_V_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="9" slack="1"/>
<pin id="929" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_9b_V "/>
</bind>
</comp>

<comp id="932" class="1005" name="c_9b_V_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="9" slack="1"/>
<pin id="934" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="c_9b_V "/>
</bind>
</comp>

<comp id="937" class="1005" name="r_V_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="28" slack="1"/>
<pin id="939" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="942" class="1005" name="r_V_3_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="28" slack="1"/>
<pin id="944" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3 "/>
</bind>
</comp>

<comp id="947" class="1005" name="mLoop1_V_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="5" slack="1"/>
<pin id="949" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mLoop1_V "/>
</bind>
</comp>

<comp id="954" class="1005" name="mLoop2_V_1_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="6" slack="3"/>
<pin id="956" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="mLoop2_V_1 "/>
</bind>
</comp>

<comp id="959" class="1005" name="mLoop_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="4" slack="1"/>
<pin id="961" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="mLoop "/>
</bind>
</comp>

<comp id="964" class="1005" name="OutputOffset1_sum_3_s_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="29" slack="1"/>
<pin id="966" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="OutputOffset1_sum_3_s "/>
</bind>
</comp>

<comp id="969" class="1005" name="TC_MINe26_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="2"/>
<pin id="971" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="TC_MINe26 "/>
</bind>
</comp>

<comp id="974" class="1005" name="OutputOffset1_sum1_3_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="29" slack="1"/>
<pin id="976" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="OutputOffset1_sum1_3 "/>
</bind>
</comp>

<comp id="979" class="1005" name="tmp_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="8" slack="2"/>
<pin id="981" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="985" class="1005" name="mLoop_1_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="5" slack="1"/>
<pin id="987" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="mLoop_1 "/>
</bind>
</comp>

<comp id="990" class="1005" name="rLoop_cast4_cast_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="5" slack="2"/>
<pin id="992" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="rLoop_cast4_cast "/>
</bind>
</comp>

<comp id="995" class="1005" name="OutputOffset_cast_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="29" slack="2"/>
<pin id="997" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="OutputOffset_cast "/>
</bind>
</comp>

<comp id="1001" class="1005" name="OutputOffset3_cast_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="14" slack="3"/>
<pin id="1003" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="OutputOffset3_cast "/>
</bind>
</comp>

<comp id="1006" class="1005" name="tmp_2_cast3_cast_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="5" slack="2"/>
<pin id="1008" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2_cast3_cast "/>
</bind>
</comp>

<comp id="1014" class="1005" name="tm_1_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="5" slack="0"/>
<pin id="1016" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tm_1 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="tr_1_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="5" slack="0"/>
<pin id="1024" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tr_1 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="pingpong_load_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="1"/>
<pin id="1029" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="pingpong_load "/>
</bind>
</comp>

<comp id="1031" class="1005" name="tmp_5_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="1"/>
<pin id="1033" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="wb_start_flag_load_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="1"/>
<pin id="1038" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="wb_start_flag_load "/>
</bind>
</comp>

<comp id="1041" class="1005" name="tm_next_0_V_1_load_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="6" slack="1"/>
<pin id="1043" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tm_next_0_V_1_load "/>
</bind>
</comp>

<comp id="1047" class="1005" name="tm_next1_0_V_1_load_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="6" slack="1"/>
<pin id="1049" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tm_next1_0_V_1_load "/>
</bind>
</comp>

<comp id="1053" class="1005" name="outputoffsetarray_0_2_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="1"/>
<pin id="1055" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outputoffsetarray_0_2 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="outputoffsetarray_1_2_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="1"/>
<pin id="1061" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outputoffsetarray_1_2 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="outputoffsetarray1_0_1_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="1"/>
<pin id="1067" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outputoffsetarray1_0_1 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="outputoffsetarray1_1_1_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="1"/>
<pin id="1073" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outputoffsetarray1_1_1 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="tmp_9_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="1"/>
<pin id="1079" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="tmp_6_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="1"/>
<pin id="1084" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="OutputOffset1_sum_1_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="29" slack="1"/>
<pin id="1089" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="OutputOffset1_sum_1 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="OutputOffset1_sum1_1_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="29" slack="1"/>
<pin id="1094" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="OutputOffset1_sum1_1 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="OutputOffset2_sum_1_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="14" slack="1"/>
<pin id="1099" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="OutputOffset2_sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="193"><net_src comp="128" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="128" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="128" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="128" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="128" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="128" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="128" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="128" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="104" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="92" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="106" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="90" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="108" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="88" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="108" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="86" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="110" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="84" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="104" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="82" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="104" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="80" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="104" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="78" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="104" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="76" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="104" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="74" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="104" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="72" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="112" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="70" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="112" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="66" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="170" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="304" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="321"><net_src comp="315" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="331"><net_src comp="325" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="335"><net_src comp="170" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="343"><net_src comp="336" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="347"><net_src comp="178" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="355"><net_src comp="348" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="365"><net_src comp="188" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="134" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="420"><net_src comp="184" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="421"><net_src comp="0" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="422"><net_src comp="2" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="423"><net_src comp="4" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="424"><net_src comp="6" pin="0"/><net_sink comp="367" pin=4"/></net>

<net id="425"><net_src comp="8" pin="0"/><net_sink comp="367" pin=5"/></net>

<net id="426"><net_src comp="10" pin="0"/><net_sink comp="367" pin=6"/></net>

<net id="427"><net_src comp="12" pin="0"/><net_sink comp="367" pin=7"/></net>

<net id="428"><net_src comp="14" pin="0"/><net_sink comp="367" pin=8"/></net>

<net id="429"><net_src comp="16" pin="0"/><net_sink comp="367" pin=9"/></net>

<net id="430"><net_src comp="18" pin="0"/><net_sink comp="367" pin=10"/></net>

<net id="431"><net_src comp="20" pin="0"/><net_sink comp="367" pin=11"/></net>

<net id="432"><net_src comp="22" pin="0"/><net_sink comp="367" pin=12"/></net>

<net id="433"><net_src comp="24" pin="0"/><net_sink comp="367" pin=13"/></net>

<net id="434"><net_src comp="26" pin="0"/><net_sink comp="367" pin=14"/></net>

<net id="435"><net_src comp="28" pin="0"/><net_sink comp="367" pin=15"/></net>

<net id="436"><net_src comp="30" pin="0"/><net_sink comp="367" pin=16"/></net>

<net id="437"><net_src comp="32" pin="0"/><net_sink comp="367" pin=17"/></net>

<net id="438"><net_src comp="34" pin="0"/><net_sink comp="367" pin=18"/></net>

<net id="439"><net_src comp="36" pin="0"/><net_sink comp="367" pin=19"/></net>

<net id="440"><net_src comp="38" pin="0"/><net_sink comp="367" pin=20"/></net>

<net id="441"><net_src comp="40" pin="0"/><net_sink comp="367" pin=21"/></net>

<net id="442"><net_src comp="42" pin="0"/><net_sink comp="367" pin=22"/></net>

<net id="443"><net_src comp="44" pin="0"/><net_sink comp="367" pin=23"/></net>

<net id="444"><net_src comp="46" pin="0"/><net_sink comp="367" pin=24"/></net>

<net id="445"><net_src comp="48" pin="0"/><net_sink comp="367" pin=25"/></net>

<net id="446"><net_src comp="50" pin="0"/><net_sink comp="367" pin=26"/></net>

<net id="447"><net_src comp="52" pin="0"/><net_sink comp="367" pin=27"/></net>

<net id="448"><net_src comp="54" pin="0"/><net_sink comp="367" pin=28"/></net>

<net id="449"><net_src comp="56" pin="0"/><net_sink comp="367" pin=29"/></net>

<net id="450"><net_src comp="58" pin="0"/><net_sink comp="367" pin=30"/></net>

<net id="451"><net_src comp="60" pin="0"/><net_sink comp="367" pin=31"/></net>

<net id="452"><net_src comp="62" pin="0"/><net_sink comp="367" pin=32"/></net>

<net id="453"><net_src comp="100" pin="0"/><net_sink comp="367" pin=33"/></net>

<net id="454"><net_src comp="102" pin="0"/><net_sink comp="367" pin=34"/></net>

<net id="455"><net_src comp="300" pin="1"/><net_sink comp="367" pin=40"/></net>

<net id="456"><net_src comp="336" pin="4"/><net_sink comp="367" pin=41"/></net>

<net id="457"><net_src comp="312" pin="1"/><net_sink comp="367" pin=45"/></net>

<net id="458"><net_src comp="322" pin="1"/><net_sink comp="367" pin=46"/></net>

<net id="459"><net_src comp="348" pin="4"/><net_sink comp="367" pin=47"/></net>

<net id="460"><net_src comp="94" pin="0"/><net_sink comp="367" pin=50"/></net>

<net id="461"><net_src comp="96" pin="0"/><net_sink comp="367" pin=33"/></net>

<net id="462"><net_src comp="98" pin="0"/><net_sink comp="367" pin=34"/></net>

<net id="480"><net_src comp="186" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="481"><net_src comp="64" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="482"><net_src comp="68" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="483"><net_src comp="96" pin="0"/><net_sink comp="463" pin=5"/></net>

<net id="484"><net_src comp="98" pin="0"/><net_sink comp="463" pin=6"/></net>

<net id="485"><net_src comp="100" pin="0"/><net_sink comp="463" pin=5"/></net>

<net id="486"><net_src comp="102" pin="0"/><net_sink comp="463" pin=6"/></net>

<net id="491"><net_src comp="336" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="170" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="493"><net_src comp="487" pin="2"/><net_sink comp="463" pin=14"/></net>

<net id="497"><net_src comp="367" pin="51"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="367" pin="51"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="367" pin="51"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="258" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="264" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="270" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="282" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="276" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="514" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="246" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="134" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="134" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="136" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="544" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="138" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="549" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="573"><net_src comp="566" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="549" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="140" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="142" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="549" pin="3"/><net_sink comp="580" pin=1"/></net>

<net id="591"><net_src comp="574" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="144" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="556" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="599"><net_src comp="574" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="580" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="146" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="608"><net_src comp="148" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="586" pin="3"/><net_sink comp="602" pin=1"/></net>

<net id="610"><net_src comp="128" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="611"><net_src comp="150" pin="0"/><net_sink comp="602" pin=3"/></net>

<net id="619"><net_src comp="152" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="634"><net_src comp="615" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="154" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="156" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="642"><net_src comp="615" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="626" pin="1"/><net_sink comp="637" pin=2"/></net>

<net id="649"><net_src comp="615" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="158" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="160" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="657"><net_src comp="615" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="162" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="662"><net_src comp="652" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="668"><net_src comp="615" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="164" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="673"><net_src comp="663" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="679"><net_src comp="615" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="166" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="168" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="686"><net_src comp="304" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="691"><net_src comp="304" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="160" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="336" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="702"><net_src comp="336" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="160" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="711"><net_src comp="336" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="707" pin="2"/><net_sink comp="367" pin=49"/></net>

<net id="716"><net_src comp="713" pin="1"/><net_sink comp="367" pin=42"/></net>

<net id="720"><net_src comp="717" pin="1"/><net_sink comp="463" pin=7"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="367" pin=48"/></net>

<net id="725"><net_src comp="722" pin="1"/><net_sink comp="367" pin=48"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="463" pin=7"/></net>

<net id="730"><net_src comp="727" pin="1"/><net_sink comp="463" pin=10"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="367" pin=43"/></net>

<net id="735"><net_src comp="732" pin="1"/><net_sink comp="463" pin=11"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="367" pin=44"/></net>

<net id="740"><net_src comp="737" pin="1"/><net_sink comp="367" pin=43"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="463" pin=10"/></net>

<net id="745"><net_src comp="742" pin="1"/><net_sink comp="367" pin=44"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="463" pin=11"/></net>

<net id="751"><net_src comp="312" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="756"><net_src comp="322" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="761"><net_src comp="502" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="766"><net_src comp="498" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="771"><net_src comp="494" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="776"><net_src comp="502" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="781"><net_src comp="498" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="786"><net_src comp="494" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="791"><net_src comp="344" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="796"><net_src comp="359" pin="4"/><net_sink comp="792" pin=0"/></net>

<net id="801"><net_src comp="188" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="806"><net_src comp="530" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="526" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="813"><net_src comp="563" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="560" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="808" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="821"><net_src comp="623" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="620" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="823"><net_src comp="612" pin="1"/><net_sink comp="816" pin=2"/></net>

<net id="827"><net_src comp="222" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="367" pin=37"/></net>

<net id="832"><net_src comp="228" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="367" pin=36"/></net>

<net id="837"><net_src comp="234" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="367" pin=35"/></net>

<net id="842"><net_src comp="240" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="846"><net_src comp="246" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="852"><net_src comp="252" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="367" pin=39"/></net>

<net id="858"><net_src comp="288" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="463" pin=4"/></net>

<net id="863"><net_src comp="294" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="868"><net_src comp="190" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="871"><net_src comp="865" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="875"><net_src comp="194" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="878"><net_src comp="872" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="882"><net_src comp="198" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="888"><net_src comp="202" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="894"><net_src comp="206" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="900"><net_src comp="210" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="906"><net_src comp="214" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="912"><net_src comp="218" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="914"><net_src comp="909" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="918"><net_src comp="506" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="924"><net_src comp="510" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="930"><net_src comp="518" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="935"><net_src comp="522" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="940"><net_src comp="802" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="945"><net_src comp="569" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="950"><net_src comp="586" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="953"><net_src comp="947" pin="1"/><net_sink comp="463" pin=8"/></net>

<net id="957"><net_src comp="594" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="463" pin=9"/></net>

<net id="962"><net_src comp="602" pin="4"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="967"><net_src comp="612" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="972"><net_src comp="615" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="367" pin=38"/></net>

<net id="977"><net_src comp="816" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="982"><net_src comp="629" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="463" pin=12"/></net>

<net id="984"><net_src comp="979" pin="1"/><net_sink comp="463" pin=13"/></net>

<net id="988"><net_src comp="637" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="993"><net_src comp="644" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="998"><net_src comp="659" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1000"><net_src comp="995" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1004"><net_src comp="670" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1009"><net_src comp="674" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="1017"><net_src comp="687" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1025"><net_src comp="698" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1030"><net_src comp="704" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1034"><net_src comp="707" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="367" pin=49"/></net>

<net id="1039"><net_src comp="713" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="367" pin=42"/></net>

<net id="1044"><net_src comp="717" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="463" pin=7"/></net>

<net id="1046"><net_src comp="1041" pin="1"/><net_sink comp="367" pin=48"/></net>

<net id="1050"><net_src comp="722" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="367" pin=48"/></net>

<net id="1052"><net_src comp="1047" pin="1"/><net_sink comp="463" pin=7"/></net>

<net id="1056"><net_src comp="727" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="463" pin=10"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="367" pin=43"/></net>

<net id="1062"><net_src comp="732" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="463" pin=11"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="367" pin=44"/></net>

<net id="1068"><net_src comp="737" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="367" pin=43"/></net>

<net id="1070"><net_src comp="1065" pin="1"/><net_sink comp="463" pin=10"/></net>

<net id="1074"><net_src comp="742" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="367" pin=44"/></net>

<net id="1076"><net_src comp="1071" pin="1"/><net_sink comp="463" pin=11"/></net>

<net id="1080"><net_src comp="487" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="463" pin=14"/></net>

<net id="1085"><net_src comp="487" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="463" pin=14"/></net>

<net id="1090"><net_src comp="747" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="1095"><net_src comp="752" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1100"><net_src comp="787" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="348" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_buffer_0 | {}
	Port: output_buffer_1 | {}
	Port: output_buffer_2 | {}
	Port: output_buffer_3 | {}
	Port: output_buffer_4 | {}
	Port: output_buffer_5 | {}
	Port: output_buffer_6 | {}
	Port: output_buffer_7 | {}
	Port: output_buffer_8 | {}
	Port: output_buffer_9 | {}
	Port: output_buffer_10 | {}
	Port: output_buffer_11 | {}
	Port: output_buffer_12 | {}
	Port: output_buffer_13 | {}
	Port: output_buffer_14 | {}
	Port: output_buffer_15 | {}
	Port: output_buffer_16 | {}
	Port: output_buffer_17 | {}
	Port: output_buffer_18 | {}
	Port: output_buffer_19 | {}
	Port: output_buffer_20 | {}
	Port: output_buffer_21 | {}
	Port: output_buffer_22 | {}
	Port: output_buffer_23 | {}
	Port: output_buffer_24 | {}
	Port: output_buffer_25 | {}
	Port: output_buffer_26 | {}
	Port: output_buffer_27 | {}
	Port: output_buffer_28 | {}
	Port: output_buffer_29 | {}
	Port: output_buffer_30 | {}
	Port: output_buffer_31 | {}
	Port: Output_r | {5 6 }
	Port: Output1 | {5 6 }
	Port: tm_V | {5 6 }
	Port: output_tmp00 | {5 6 }
	Port: output_tmp01 | {5 6 }
	Port: output_tmp10 | {5 6 }
	Port: output_tmp11 | {5 6 }
 - Input state : 
	Port: write_back_output_re : output_buffer_0 | {5 6 }
	Port: write_back_output_re : output_buffer_1 | {5 6 }
	Port: write_back_output_re : output_buffer_2 | {5 6 }
	Port: write_back_output_re : output_buffer_3 | {5 6 }
	Port: write_back_output_re : output_buffer_4 | {5 6 }
	Port: write_back_output_re : output_buffer_5 | {5 6 }
	Port: write_back_output_re : output_buffer_6 | {5 6 }
	Port: write_back_output_re : output_buffer_7 | {5 6 }
	Port: write_back_output_re : output_buffer_8 | {5 6 }
	Port: write_back_output_re : output_buffer_9 | {5 6 }
	Port: write_back_output_re : output_buffer_10 | {5 6 }
	Port: write_back_output_re : output_buffer_11 | {5 6 }
	Port: write_back_output_re : output_buffer_12 | {5 6 }
	Port: write_back_output_re : output_buffer_13 | {5 6 }
	Port: write_back_output_re : output_buffer_14 | {5 6 }
	Port: write_back_output_re : output_buffer_15 | {5 6 }
	Port: write_back_output_re : output_buffer_16 | {5 6 }
	Port: write_back_output_re : output_buffer_17 | {5 6 }
	Port: write_back_output_re : output_buffer_18 | {5 6 }
	Port: write_back_output_re : output_buffer_19 | {5 6 }
	Port: write_back_output_re : output_buffer_20 | {5 6 }
	Port: write_back_output_re : output_buffer_21 | {5 6 }
	Port: write_back_output_re : output_buffer_22 | {5 6 }
	Port: write_back_output_re : output_buffer_23 | {5 6 }
	Port: write_back_output_re : output_buffer_24 | {5 6 }
	Port: write_back_output_re : output_buffer_25 | {5 6 }
	Port: write_back_output_re : output_buffer_26 | {5 6 }
	Port: write_back_output_re : output_buffer_27 | {5 6 }
	Port: write_back_output_re : output_buffer_28 | {5 6 }
	Port: write_back_output_re : output_buffer_29 | {5 6 }
	Port: write_back_output_re : output_buffer_30 | {5 6 }
	Port: write_back_output_re : output_buffer_31 | {5 6 }
	Port: write_back_output_re : Output_r | {}
	Port: write_back_output_re : Output_offset | {1 }
	Port: write_back_output_re : Output1 | {}
	Port: write_back_output_re : Output1_offset | {1 }
	Port: write_back_output_re : r | {1 }
	Port: write_back_output_re : c | {1 }
	Port: write_back_output_re : m | {1 }
	Port: write_back_output_re : Output_w | {1 }
	Port: write_back_output_re : TM_MIN | {1 }
	Port: write_back_output_re : TC_MIN | {1 }
	Port: write_back_output_re : OHxOW | {1 }
	Port: write_back_output_re : write_flag | {1 }
	Port: write_back_output_re : IsNL | {1 }
	Port: write_back_output_re : InterSubOutput | {1 }
	Port: write_back_output_re : LayerType | {1 }
	Port: write_back_output_re : tm_V | {5 6 }
	Port: write_back_output_re : output_tmp00 | {5 6 }
	Port: write_back_output_re : output_tmp01 | {5 6 }
	Port: write_back_output_re : output_tmp10 | {5 6 }
	Port: write_back_output_re : output_tmp11 | {5 6 }
  - Chain level:
	State 1
		lhs_V : 1
		r_V : 2
		StgValue_39 : 1
		StgValue_40 : 1
	State 2
		TM_MIN_g_V : 1
		tmp_10 : 2
		r_V_1 : 1
		rhs_V_2_cast : 2
		r_V_2 : 3
		r_V_3 : 4
		TM_MINaboveTmdiv2 : 2
		mLoop2_V : 2
		mLoop1_V : 3
		mLoop2_V_1 : 3
		mLoop : 4
	State 3
		r_V_4 : 1
		tmp_cast : 2
		OutputOffset1_sum1_3 : 3
		tmp : 1
		mLoop_1 : 1
		rLoop_cast4_cast : 1
		OutputOffset : 1
		OutputOffset_cast : 2
		OutputOffset3 : 1
		OutputOffset3_cast : 2
		tmp_2_cast3_cast : 1
	State 4
		exitcond1 : 1
		tm_1 : 1
		StgValue_79 : 2
	State 5
		exitcond : 1
		tr_1 : 1
		StgValue_88 : 2
		tmp_5 : 1
		StgValue_98 : 1
		call_ret : 2
		tmp_9 : 1
		StgValue_101 : 2
		call_ret2 : 2
		tmp_6 : 1
		StgValue_104 : 2
	State 6
		tm_next1_0_V : 1
		outputoffsetarray1_0_2 : 1
		outputoffsetarray1_1_2 : 1
		StgValue_113 : 2
		StgValue_114 : 2
		StgValue_115 : 2
		tm_next_0_V : 1
		outputoffsetarray_0 : 1
		outputoffsetarray_1 : 1
		StgValue_122 : 2
		StgValue_123 : 2
		StgValue_124 : 2
		pingpong_2 : 1
		StgValue_128 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   |    grp_outputpixel2buf_fu_367   |    7    |  61.915 |   1607  |   1106  |
|          |   grp_mmcpy_outputpixel_fu_463  |    0    |  24.766 |   354   |   260   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           r_V_3_fu_569          |    0    |    0    |    0    |    35   |
|          |         mLoop2_V_fu_580         |    0    |    0    |    0    |    15   |
|          |           tm_1_fu_687           |    0    |    0    |    0    |    15   |
|    add   |           tr_1_fu_698           |    0    |    0    |    0    |    15   |
|          |    OutputOffset1_sum_1_fu_747   |    0    |    0    |    0    |    36   |
|          |   OutputOffset1_sum1_1_fu_752   |    0    |    0    |    0    |    36   |
|          |    OutputOffset2_sum_1_fu_787   |    0    |    0    |    0    |    19   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            grp_fu_487           |    0    |    0    |    0    |    11   |
|          |           tmp_8_fu_544          |    0    |    0    |    0    |    11   |
|          |     TM_MINaboveTmdiv2_fu_574    |    0    |    0    |    0    |    11   |
|   icmp   |         TC_MINe26_fu_615        |    0    |    0    |    0    |    18   |
|          |         exitcond1_fu_682        |    0    |    0    |    0    |    11   |
|          |         exitcond_fu_693         |    0    |    0    |    0    |    11   |
|          |           tmp_5_fu_707          |    0    |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        TM_MIN_g_V_fu_549        |    0    |    0    |    0    |    6    |
|          |         mLoop1_V_fu_586         |    0    |    0    |    0    |    5    |
|          |        mLoop2_V_1_fu_594        |    0    |    0    |    0    |    6    |
|          |            tmp_fu_629           |    0    |    0    |    0    |    8    |
|  select  |          mLoop_1_fu_637         |    0    |    0    |    0    |    5    |
|          |     rLoop_cast4_cast_fu_644     |    0    |    0    |    0    |    5    |
|          |       OutputOffset_fu_652       |    0    |    0    |    0    |    18   |
|          |       OutputOffset3_fu_663      |    0    |    0    |    0    |    9    |
|          |     tmp_2_cast3_cast_fu_674     |    0    |    0    |    0    |    5    |
|----------|---------------------------------|---------|---------|---------|---------|
|  muladd  |            grp_fu_808           |    1    |    0    |    0    |    0    |
|          |            grp_fu_816           |    1    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|    mul   |            r_V_fu_802           |    1    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |    LayerType_read_read_fu_222   |    0    |    0    |    0    |    0    |
|          | InterSubOutput_read_read_fu_228 |    0    |    0    |    0    |    0    |
|          |      IsNL_read_read_fu_234      |    0    |    0    |    0    |    0    |
|          |   write_flag_read_read_fu_240   |    0    |    0    |    0    |    0    |
|          |      OHxOW_read_read_fu_246     |    0    |    0    |    0    |    0    |
|          |     TC_MIN_read_read_fu_252     |    0    |    0    |    0    |    0    |
|   read   |     TM_MIN_read_read_fu_258     |    0    |    0    |    0    |    0    |
|          |    Output_w_read_read_fu_264    |    0    |    0    |    0    |    0    |
|          |        m_read_read_fu_270       |    0    |    0    |    0    |    0    |
|          |        c_read_read_fu_276       |    0    |    0    |    0    |    0    |
|          |        r_read_read_fu_282       |    0    |    0    |    0    |    0    |
|          | Output1_offset_read_read_fu_288 |    0    |    0    |    0    |    0    |
|          |  Output_offset_read_read_fu_294 |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            grp_fu_494           |    0    |    0    |    0    |    0    |
|extractvalue|            grp_fu_498           |    0    |    0    |    0    |    0    |
|          |            grp_fu_502           |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        TM_MIN_6b_V_fu_506       |    0    |    0    |    0    |    0    |
|          |       Output_w_9b_V_fu_510      |    0    |    0    |    0    |    0    |
|   trunc  |          m_10b_V_fu_514         |    0    |    0    |    0    |    0    |
|          |          r_9b_V_fu_518          |    0    |    0    |    0    |    0    |
|          |          c_9b_V_fu_522          |    0    |    0    |    0    |    0    |
|          |          tmp_10_fu_556          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           lhs_V_fu_526          |    0    |    0    |    0    |    0    |
|          |           rhs_V_fu_530          |    0    |    0    |    0    |    0    |
|          |          lhs_V_1_fu_560         |    0    |    0    |    0    |    0    |
|          |          rhs_V_1_fu_563         |    0    |    0    |    0    |    0    |
|          |       rhs_V_3_cast_fu_566       |    0    |    0    |    0    |    0    |
|   zext   |   OutputOffset1_sum_3_s_fu_612  |    0    |    0    |    0    |    0    |
|          |       lhs_V_4_cast_fu_620       |    0    |    0    |    0    |    0    |
|          |       rhs_V_4_cast_fu_623       |    0    |    0    |    0    |    0    |
|          |          mLoop_3_fu_626         |    0    |    0    |    0    |    0    |
|          |     OutputOffset_cast_fu_659    |    0    |    0    |    0    |    0    |
|          |    OutputOffset3_cast_fu_670    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|partselect|           mLoop_fu_602          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    10   |  86.681 |   1961  |   1688  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|  InterSubOutput_read_reg_829  |    8   |
|       IsNL_read_reg_834       |    1   |
|     LayerType_read_reg_824    |   32   |
|       OHxOW_read_reg_843      |   18   |
|  Output1_offset_read_reg_855  |   30   |
| OutputOffset1_sum1_1_reg_1092 |   29   |
|  OutputOffset1_sum1_3_reg_974 |   29   |
|   OutputOffset1_sum1_reg_322  |   29   |
|  OutputOffset1_sum_1_reg_1087 |   29   |
| OutputOffset1_sum_3_s_reg_964 |   29   |
|   OutputOffset1_sum_reg_312   |   29   |
|  OutputOffset2_sum_1_reg_1097 |   14   |
|   OutputOffset2_sum_reg_344   |   14   |
|  OutputOffset3_cast_reg_1001  |   14   |
|   OutputOffset_cast_reg_995   |   29   |
|   Output_offset_read_reg_860  |   30   |
|     Output_w_9b_V_reg_921     |    9   |
|      TC_MIN_read_reg_849      |   32   |
|       TC_MINe26_reg_969       |    1   |
|      TM_MIN_6b_V_reg_915      |    6   |
|         c_9b_V_reg_932        |    9   |
|        mLoop1_V_reg_947       |    5   |
|       mLoop2_V_1_reg_954      |    6   |
|        mLoop_1_reg_985        |    5   |
|         mLoop_reg_959         |    4   |
|outputoffsetarray1_0_1_reg_1065|   32   |
|  outputoffsetarray1_0_reg_903 |   32   |
|outputoffsetarray1_1_1_reg_1071|   32   |
|  outputoffsetarray1_1_reg_909 |   32   |
| outputoffsetarray_0_1_reg_891 |   32   |
| outputoffsetarray_0_2_reg_1053|   32   |
| outputoffsetarray_1_1_reg_897 |   32   |
| outputoffsetarray_1_2_reg_1059|   32   |
|       pingpong_2_reg_356      |    1   |
|     pingpong_load_reg_1027    |    1   |
|        pingpong_reg_872       |    1   |
|    rLoop_cast4_cast_reg_990   |    5   |
|         r_9b_V_reg_927        |    9   |
|         r_V_3_reg_942         |   28   |
|          r_V_reg_937          |   28   |
|         tm_1_reg_1014         |    5   |
|  tm_next1_0_V_1_load_reg_1047 |    6   |
|     tm_next1_0_V_1_reg_885    |    6   |
|  tm_next_0_V_1_load_reg_1041  |    6   |
|     tm_next_0_V_1_reg_879     |    6   |
|           tm_reg_300          |    5   |
|   tmp_2_cast3_cast_reg_1006   |    5   |
|         tmp_5_reg_1031        |    1   |
|         tmp_6_reg_1082        |    1   |
|         tmp_9_reg_1077        |    1   |
|          tmp_reg_979          |    8   |
|         tr_1_reg_1022         |    5   |
|           tr_reg_332          |    5   |
|  wb_start_flag_load_reg_1036  |    1   |
|     wb_start_flag_reg_865     |    1   |
|    write_flag_read_reg_839    |    1   |
+-------------------------------+--------+
|             Total             |   833  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|          tm_reg_300          |  p0  |   2  |   5  |   10   ||    9    |
|          tr_reg_332          |  p0  |   2  |   5  |   10   ||    9    |
|   OutputOffset2_sum_reg_344  |  p0  |   2  |  14  |   28   ||    9    |
|  grp_outputpixel2buf_fu_367  |  p33 |   2  |  32  |   64   ||    9    |
|  grp_outputpixel2buf_fu_367  |  p34 |   2  |  32  |   64   ||    9    |
|  grp_outputpixel2buf_fu_367  |  p42 |   2  |   1  |    2   ||    9    |
|  grp_outputpixel2buf_fu_367  |  p43 |   4  |  32  |   128  ||    21   |
|  grp_outputpixel2buf_fu_367  |  p44 |   4  |  32  |   128  ||    21   |
|  grp_outputpixel2buf_fu_367  |  p48 |   4  |   6  |   24   ||    21   |
|  grp_outputpixel2buf_fu_367  |  p49 |   2  |   1  |    2   ||    9    |
| grp_mmcpy_outputpixel_fu_463 |  p5  |   2  |  32  |   64   ||    9    |
| grp_mmcpy_outputpixel_fu_463 |  p6  |   2  |  32  |   64   ||    9    |
| grp_mmcpy_outputpixel_fu_463 |  p7  |   4  |   6  |   24   ||    21   |
| grp_mmcpy_outputpixel_fu_463 |  p10 |   4  |  32  |   128  ||    21   |
| grp_mmcpy_outputpixel_fu_463 |  p11 |   4  |  32  |   128  ||    21   |
| grp_mmcpy_outputpixel_fu_463 |  p14 |   3  |   1  |    3   ||    15   |
|          grp_fu_808          |  p0  |   2  |   9  |   18   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   889  || 30.6677 ||   231   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |   86   |  1961  |  1688  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   30   |    -   |   231  |
|  Register |    -   |    -   |   833  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   117  |  2794  |  1919  |
+-----------+--------+--------+--------+--------+
