$date
  Fri Nov  4 16:34:45 2016
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 16 ! address[15:0] $end
$var reg 16 " data_in[15:0] $end
$var reg 16 # data_out[15:0] $end
$var reg 1 $ write_enable $end
$var reg 1 % clock $end
$var reg 1 & read_enable $end
$scope module dut $end
$var reg 16 ' address[15:0] $end
$var reg 16 ( data_in[15:0] $end
$var reg 16 ) data_out[15:0] $end
$var reg 1 * write_enable $end
$var reg 1 + read_enable $end
$var reg 1 , clock $end
$comment memory_block is not handled $end
$upscope $end
$enddefinitions $end
#0
b0000000000000010 !
b0000000000000000 "
b0000000000000000 #
0$
1%
1&
b0000000000000010 '
b0000000000000000 (
b0000000000000000 )
0*
1+
1,
#5000000
0%
0,
#10000000
b0000000000001000 "
1%
0&
b0000000000001000 (
0+
1,
#15000000
1$
0%
1*
0,
#20000000
1%
1,
#25000000
0%
0,
#30000000
b0000000000000001 !
b0000000000000010 "
1%
b0000000000000001 '
b0000000000000010 (
1,
#35000000
0%
0,
#40000000
b0000000000000010 !
b0000000000001000 "
b0000000000001000 #
0$
1%
1&
b0000000000000010 '
b0000000000001000 (
b0000000000001000 )
0*
1+
1,
#45000000
b0000000000000001 !
b0000000000000000 "
0%
b0000000000000001 '
b0000000000000000 (
0,
#50000000
b0000000000000010 #
1%
b0000000000000010 )
1,
#55000000
0%
0,
#60000000
b0000000100000000 !
b0010000000000000 "
1$
1%
0&
b0000000100000000 '
b0010000000000000 (
1*
0+
1,
#65000000
0%
0,
#70000000
b0000000000000000 "
0$
1&
b0000000000000000 (
0*
1+
#75000000
b0010000000000000 #
1%
b0010000000000000 )
1,
#80000000
