0.6
2019.1
May 24 2019
15:06:07
C:/Users/86139/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/86139/project_1/project_1.srcs/sim_1/new/cpu_sim.v,1623926491,verilog,,,,cpu_sim,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/86139/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,1623820875,verilog,,C:/Users/86139/project_1/project_1.srcs/sources_1/new/ALU.v,,dist_mem_gen_0,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/86139/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v,1623820929,verilog,,C:/Users/86139/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,,dist_mem_gen_1,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/86139/project_1/project_1.srcs/sources_1/new/ALU.v,1623821050,verilog,,C:/Users/86139/project_1/project_1.srcs/sources_1/new/CPU.v,,ALU,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/86139/project_1/project_1.srcs/sources_1/new/CPU.v,1623931873,verilog,,C:/Users/86139/project_1/project_1.srcs/sources_1/new/RF.v,,CPU,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/86139/project_1/project_1.srcs/sources_1/new/RF.v,1622685868,verilog,,C:/Users/86139/project_1/project_1.srcs/sim_1/new/cpu_sim.v,,RF,,,../../../../project_1.srcs/sources_1/ip/clk_wiz_0,,,,,
