// Seed: 1585985277
module module_0 #(
    parameter id_6 = 32'd13,
    parameter id_7 = 32'd98
) ();
  tri0 id_2;
  wire id_3;
  tri1 id_4 = id_4 && id_2;
  tri0 id_5 = id_2;
  defparam id_6.id_7 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign #1 id_1 = 1;
  module_0 modCall_1 ();
  assign id_5 = 1;
  tri1 id_6;
  wire id_7;
  supply0 id_8;
  always @(posedge ~id_3 or posedge 1'h0)
    for (id_2 = id_1; id_8; id_6 = 1) begin : LABEL_0
      if (id_4 < 1) id_2 <= id_4;
    end
endmodule
