// Seed: 2080217369
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  logic id_3;
  reg   id_4;
  logic id_5;
  always @(posedge id_2) id_4 <= 1;
  assign id_2 = id_3;
  assign id_1[1] = 1;
endmodule
