

================================================================
== Vivado HLS Report for 'poly_Sq_tobytes'
================================================================
* Date:           Sun Aug 23 21:46:42 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru01
* Solution:       enc
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.327|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2194|  2194|  2194|  2194|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2175|  2175|        25|          -|          -|    87|    no    |
        | + Loop 1.1  |    16|    16|         2|          -|          -|     8|    no    |
        |- Loop 2     |     8|     8|         2|          -|          -|     4|    no    |
        |- Loop 3     |     4|     4|         1|          -|          -|     4|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     420|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     447|
|Register         |        -|      -|     135|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|     135|     867|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+-------------------+---------+---+----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+---+----+------+-----+------+-------------+
    |t_U    |poly_Sq_tobytes_t  |        1|  0|   0|     8|   16|     1|          128|
    +-------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                   |        1|  0|   0|     8|   16|     1|          128|
    +-------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |j_3_fu_604_p2         |     +    |      0|  0|  13|           4|           1|
    |j_4_fu_1080_p2        |     +    |      0|  0|  13|           4|           1|
    |next_mul_fu_568_p2    |     +    |      0|  0|  18|          11|           4|
    |tmp_104_fu_1006_p2    |     +    |      0|  0|  18|           4|          11|
    |tmp_113_fu_1028_p2    |     +    |      0|  0|  18|           4|          11|
    |tmp_117_fu_610_p2     |     +    |      0|  0|  17|          10|          10|
    |tmp_46_fu_1045_p2     |     +    |      0|  0|  12|           3|           1|
    |tmp_52_fu_664_p2      |     +    |      0|  0|  18|           1|          11|
    |tmp_56_fu_695_p2      |     +    |      0|  0|  18|           2|          11|
    |tmp_61_fu_732_p2      |     +    |      0|  0|  18|           2|          11|
    |tmp_64_fu_761_p2      |     +    |      0|  0|  18|           3|          11|
    |tmp_66_fu_580_p2      |     +    |      0|  0|  15|           7|           1|
    |tmp_68_fu_772_p2      |     +    |      0|  0|  18|           3|          11|
    |tmp_75_fu_809_p2      |     +    |      0|  0|  18|           3|          11|
    |tmp_82_fu_831_p2      |     +    |      0|  0|  18|           3|          11|
    |tmp_86_fu_888_p2      |     +    |      0|  0|  18|           4|          11|
    |tmp_93_fu_927_p2      |     +    |      0|  0|  18|           4|          11|
    |tmp_97_fu_949_p2      |     +    |      0|  0|  18|           4|          11|
    |exitcond1_fu_1039_p2  |   icmp   |      0|  0|   9|           3|           4|
    |exitcond2_fu_598_p2   |   icmp   |      0|  0|  11|           4|           5|
    |exitcond3_fu_574_p2   |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_fu_1069_p2   |   icmp   |      0|  0|  11|           4|           5|
    |tmp_109_fu_864_p2     |    or    |      0|  0|   4|           4|           4|
    |tmp_120_fu_1198_p2    |    or    |      0|  0|   8|           8|           8|
    |tmp_125_fu_982_p2     |    or    |      0|  0|   6|           6|           6|
    |tmp_130_fu_1098_p2    |    or    |      0|  0|   7|           7|           7|
    |tmp_136_fu_1152_p2    |    or    |      0|  0|   5|           5|           5|
    |tmp_51_fu_657_p2      |    or    |      0|  0|   8|           8|           8|
    |tmp_63_fu_755_p2      |    or    |      0|  0|   8|           8|           8|
    |tmp_78_fu_718_p2      |    or    |      0|  0|   5|           5|           5|
    |tmp_89_fu_1124_p2     |    or    |      0|  0|   8|           8|           8|
    |tmp_92_fu_921_p2      |    or    |      0|  0|   8|           8|           8|
    |tmp_95_fu_795_p2      |    or    |      0|  0|   7|           7|           7|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 420|         168|         245|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |a_coeffs_address0  |  15|          3|   10|         30|
    |ap_NS_fsm          |  93|         19|    1|         19|
    |i_reg_460          |   9|          2|    7|         14|
    |j_1_reg_495        |   9|          2|    3|          6|
    |j_2_reg_507        |   9|          2|    4|          8|
    |j_reg_483          |   9|          2|    4|          8|
    |phi_mul_reg_471    |   9|          2|   11|         22|
    |r_address0         |  50|         11|   11|        121|
    |r_address1         |  50|         11|   11|        121|
    |r_d0               |  50|         11|    8|         88|
    |r_d1               |  50|         11|    8|         88|
    |t_address0         |  41|          8|    3|         24|
    |t_address1         |  38|          7|    3|         21|
    |t_d0               |  15|          3|   16|         48|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 447|         94|  100|        618|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  18|   0|   18|          0|
    |i_reg_460          |   7|   0|    7|          0|
    |j_1_reg_495        |   3|   0|    3|          0|
    |j_2_reg_507        |   4|   0|    4|          0|
    |j_3_reg_1273       |   4|   0|    4|          0|
    |j_reg_483          |   4|   0|    4|          0|
    |next_mul_reg_1252  |  11|   0|   11|          0|
    |phi_mul_reg_471    |  11|   0|   11|          0|
    |tmp_100_reg_1303   |   4|   0|    4|          0|
    |tmp_123_reg_1313   |   6|   0|    6|          0|
    |tmp_132_reg_1339   |   1|   0|    1|          0|
    |tmp_133_reg_1344   |   3|   0|    3|          0|
    |tmp_137_reg_1349   |   3|   0|    3|          0|
    |tmp_138_reg_1354   |   3|   0|    3|          0|
    |tmp_20_reg_1293    |   8|   0|    8|          0|
    |tmp_29_reg_1308    |   8|   0|    8|          0|
    |tmp_46_reg_1321    |   3|   0|    3|          0|
    |tmp_55_reg_1283    |   8|   0|    8|          0|
    |tmp_66_reg_1260    |   7|   0|    7|          0|
    |tmp_70_reg_1288    |   5|   0|    5|          0|
    |tmp_88_reg_1298    |   7|   0|    7|          0|
    |tmp_reg_1265       |   7|   0|   10|          3|
    +-------------------+----+----+-----+-----------+
    |Total              | 135|   0|  138|          3|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_start           |  in |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_done            | out |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_idle            | out |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_ready           | out |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|r_address0         | out |   11|  ap_memory |        r        |     array    |
|r_ce0              | out |    1|  ap_memory |        r        |     array    |
|r_we0              | out |    1|  ap_memory |        r        |     array    |
|r_d0               | out |    8|  ap_memory |        r        |     array    |
|r_address1         | out |   11|  ap_memory |        r        |     array    |
|r_ce1              | out |    1|  ap_memory |        r        |     array    |
|r_we1              | out |    1|  ap_memory |        r        |     array    |
|r_d1               | out |    8|  ap_memory |        r        |     array    |
|a_coeffs_address0  | out |   10|  ap_memory |     a_coeffs    |     array    |
|a_coeffs_ce0       | out |    1|  ap_memory |     a_coeffs    |     array    |
|a_coeffs_q0        |  in |   16|  ap_memory |     a_coeffs    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

