// Seed: 1878474011
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2,
    output tri id_3,
    output supply1 id_4,
    input tri id_5,
    input supply0 id_6,
    output uwire id_7,
    input tri0 id_8,
    input tri0 id_9
    , id_11
);
  assign id_7 = id_0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1
);
  assign id_1 = id_0;
  not (id_1, id_0);
  assign id_1 = 1;
  wire id_3;
  module_0(
      id_0, id_0, id_0, id_1, id_1, id_0, id_0, id_1, id_0, id_0
  );
endmodule
module module_2 (
    output wand  id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  wand  id_3,
    input  tri1  id_4,
    input  tri0  id_5
);
  supply1 id_7;
  module_0(
      id_3, id_5, id_7, id_0, id_7, id_3, id_1, id_0, id_2, id_5
  );
  assign id_0 = id_4;
  assign id_7 = id_5;
  uwire id_8 = id_5;
endmodule
