Analysis & Synthesis report for new_job
Tue Jan 01 02:04:59 2013
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |new_job|current_state
  9. Source assignments for lpm_add_sub:Add4|addcore:adder
 10. Source assignments for lpm_add_sub:Add4|addcore:adder|addcore:adder[0]
 11. Source assignments for lpm_add_sub:Add5|addcore:adder[0]
 12. Source assignments for lpm_add_sub:Add2|addcore:adder
 13. Source assignments for lpm_add_sub:Add2|addcore:adder|addcore:adder[0]
 14. Source assignments for lpm_add_sub:Add8|addcore:adder
 15. Source assignments for lpm_add_sub:Add8|addcore:adder|addcore:adder[0]
 16. Source assignments for lpm_add_sub:Add10|addcore:adder
 17. Source assignments for lpm_add_sub:Add10|addcore:adder|addcore:adder[0]
 18. Source assignments for lpm_add_sub:Add6|addcore:adder
 19. Source assignments for lpm_add_sub:Add6|addcore:adder|addcore:adder[0]
 20. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add4
 21. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add5
 22. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add2
 23. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add8
 24. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add10
 25. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add6
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Jan 01 02:04:59 2013    ;
; Quartus II Version          ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name               ; new_job                                  ;
; Top-level Entity Name       ; new_job                                  ;
; Family                      ; MAX7000S                                 ;
; Total macrocells            ; 99                                       ;
; Total pins                  ; 37                                       ;
+-----------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7128SLC84-15 ;               ;
; Top-level entity name                                                      ; new_job         ; new_job       ;
; Family name                                                                ; MAX7000S        ; Cyclone IV GX ;
; Use Generated Physical Constraints File                                    ; Off             ;               ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off             ; Off           ;
; Preserve fewer node names                                                  ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off             ; Off           ;
; Verilog Version                                                            ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                               ; VHDL_1993       ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto            ; Auto          ;
; Safe State Machine                                                         ; Off             ; Off           ;
; Extract Verilog State Machines                                             ; On              ; On            ;
; Extract VHDL State Machines                                                ; On              ; On            ;
; Ignore Verilog initial constructs                                          ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On              ; On            ;
; Parallel Synthesis                                                         ; On              ; On            ;
; NOT Gate Push-Back                                                         ; On              ; On            ;
; Power-Up Don't Care                                                        ; On              ; On            ;
; Remove Duplicate Registers                                                 ; On              ; On            ;
; Ignore CARRY Buffers                                                       ; Off             ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off             ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto            ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off             ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off             ; Off           ;
; Optimization Technique                                                     ; Speed           ; Speed         ;
; Allow XOR Gate Usage                                                       ; On              ; On            ;
; Auto Logic Cell Insertion                                                  ; On              ; On            ;
; Parallel Expander Chain Length                                             ; 4               ; 4             ;
; Auto Parallel Expanders                                                    ; On              ; On            ;
; Auto Open-Drain Pins                                                       ; On              ; On            ;
; Auto Resource Sharing                                                      ; Off             ; Off           ;
; Maximum Fan-in Per Macrocell                                               ; 100             ; 100           ;
; Use LogicLock Constraints during Resource Balancing                        ; On              ; On            ;
; Ignore translate_off and synthesis_off directives                          ; Off             ; Off           ;
; Show Parameter Settings Tables in Synthesis Report                         ; On              ; On            ;
; HDL message level                                                          ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000            ; 5000          ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100             ; 100           ;
; Block Design Naming                                                        ; Auto            ; Auto          ;
; Synthesis Effort                                                           ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On              ; On            ;
; Analysis & Synthesis Message Level                                         ; Medium          ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto            ; Auto          ;
+----------------------------------------------------------------------------+-----------------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                     ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                 ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------+
; new_job.v                        ; yes             ; User Verilog HDL File  ; C:/Users/Administrator/Desktop/work4/new_job.v               ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction           ; c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf ;
; addcore.tdf                      ; yes             ; Megafunction           ; c:/altera/91/quartus/libraries/megafunctions/addcore.tdf     ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction           ; c:/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf ;
; altshift.tdf                     ; yes             ; Megafunction           ; c:/altera/91/quartus/libraries/megafunctions/altshift.tdf    ;
; look_add.tdf                     ; yes             ; Megafunction           ; c:/altera/91/quartus/libraries/megafunctions/look_add.tdf    ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------+


+--------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary      ;
+----------------------+---------------------------+
; Resource             ; Usage                     ;
+----------------------+---------------------------+
; Logic cells          ; 99                        ;
; Total registers      ; 28                        ;
; I/O pins             ; 37                        ;
; Shareable expanders  ; 48                        ;
; Parallel expanders   ; 17                        ;
; Maximum fan-out node ; current_state.state_bit_1 ;
; Maximum fan-out      ; 52                        ;
; Total fan-out        ; 918                       ;
; Average fan-out      ; 4.99                      ;
+----------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                        ;
+------------------------------------+------------+------+--------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node         ; Macrocells ; Pins ; Full Hierarchy Name                                                ; Library Name ;
+------------------------------------+------------+------+--------------------------------------------------------------------+--------------+
; |new_job                           ; 99         ; 37   ; |new_job                                                           ; work         ;
;    |lpm_add_sub:Add10|             ; 11         ; 0    ; |new_job|lpm_add_sub:Add10                                         ; work         ;
;       |addcore:adder|              ; 11         ; 0    ; |new_job|lpm_add_sub:Add10|addcore:adder                           ; work         ;
;          |a_csnbuffer:result_node| ; 4          ; 0    ; |new_job|lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node   ; work         ;
;          |addcore:adder[0]|        ; 7          ; 0    ; |new_job|lpm_add_sub:Add10|addcore:adder|addcore:adder[0]          ; work         ;
;    |lpm_add_sub:Add2|              ; 11         ; 0    ; |new_job|lpm_add_sub:Add2                                          ; work         ;
;       |addcore:adder|              ; 11         ; 0    ; |new_job|lpm_add_sub:Add2|addcore:adder                            ; work         ;
;          |a_csnbuffer:result_node| ; 6          ; 0    ; |new_job|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node    ; work         ;
;          |addcore:adder[0]|        ; 5          ; 0    ; |new_job|lpm_add_sub:Add2|addcore:adder|addcore:adder[0]           ; work         ;
;    |lpm_add_sub:Add4|              ; 5          ; 0    ; |new_job|lpm_add_sub:Add4                                          ; work         ;
;       |addcore:adder|              ; 5          ; 0    ; |new_job|lpm_add_sub:Add4|addcore:adder                            ; work         ;
;          |a_csnbuffer:result_node| ; 3          ; 0    ; |new_job|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node    ; work         ;
;          |addcore:adder[0]|        ; 2          ; 0    ; |new_job|lpm_add_sub:Add4|addcore:adder|addcore:adder[0]           ; work         ;
;    |lpm_add_sub:Add5|              ; 3          ; 0    ; |new_job|lpm_add_sub:Add5                                          ; work         ;
;       |addcore:adder[0]|           ; 3          ; 0    ; |new_job|lpm_add_sub:Add5|addcore:adder[0]                         ; work         ;
;          |a_csnbuffer:result_node| ; 3          ; 0    ; |new_job|lpm_add_sub:Add5|addcore:adder[0]|a_csnbuffer:result_node ; work         ;
+------------------------------------+------------+------+--------------------------------------------------------------------+--------------+


Encoding Type:  Minimal Bits
+--------------------------------------------------------------------------------+
; State Machine - |new_job|current_state                                         ;
+------------------------+---------------------------+---------------------------+
; Name                   ; current_state.state_bit_1 ; current_state.state_bit_0 ;
+------------------------+---------------------------+---------------------------+
; current_state.SPACE    ; 0                         ; 0                         ;
; current_state.SETTING  ; 0                         ; 1                         ;
; current_state.CLEARING ; 1                         ; 0                         ;
; current_state.WORKING  ; 1                         ; 1                         ;
+------------------------+---------------------------+---------------------------+


+-------------------------------------------------------+
; Source assignments for lpm_add_sub:Add4|addcore:adder ;
+---------------------------+-------+------+------------+
; Assignment                ; Value ; From ; To         ;
+---------------------------+-------+------+------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -          ;
+---------------------------+-------+------+------------+


+------------------------------------------------------------------------+
; Source assignments for lpm_add_sub:Add4|addcore:adder|addcore:adder[0] ;
+---------------------------+-------+------+-----------------------------+
; Assignment                ; Value ; From ; To                          ;
+---------------------------+-------+------+-----------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                           ;
+---------------------------+-------+------+-----------------------------+


+----------------------------------------------------------+
; Source assignments for lpm_add_sub:Add5|addcore:adder[0] ;
+---------------------------+-------+------+---------------+
; Assignment                ; Value ; From ; To            ;
+---------------------------+-------+------+---------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -             ;
+---------------------------+-------+------+---------------+


+-------------------------------------------------------+
; Source assignments for lpm_add_sub:Add2|addcore:adder ;
+---------------------------+-------+------+------------+
; Assignment                ; Value ; From ; To         ;
+---------------------------+-------+------+------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -          ;
+---------------------------+-------+------+------------+


+------------------------------------------------------------------------+
; Source assignments for lpm_add_sub:Add2|addcore:adder|addcore:adder[0] ;
+---------------------------+-------+------+-----------------------------+
; Assignment                ; Value ; From ; To                          ;
+---------------------------+-------+------+-----------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                           ;
+---------------------------+-------+------+-----------------------------+


+-------------------------------------------------------+
; Source assignments for lpm_add_sub:Add8|addcore:adder ;
+---------------------------+-------+------+------------+
; Assignment                ; Value ; From ; To         ;
+---------------------------+-------+------+------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -          ;
+---------------------------+-------+------+------------+


+------------------------------------------------------------------------+
; Source assignments for lpm_add_sub:Add8|addcore:adder|addcore:adder[0] ;
+---------------------------+-------+------+-----------------------------+
; Assignment                ; Value ; From ; To                          ;
+---------------------------+-------+------+-----------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                           ;
+---------------------------+-------+------+-----------------------------+


+--------------------------------------------------------+
; Source assignments for lpm_add_sub:Add10|addcore:adder ;
+---------------------------+-------+------+-------------+
; Assignment                ; Value ; From ; To          ;
+---------------------------+-------+------+-------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -           ;
+---------------------------+-------+------+-------------+


+-------------------------------------------------------------------------+
; Source assignments for lpm_add_sub:Add10|addcore:adder|addcore:adder[0] ;
+---------------------------+-------+------+------------------------------+
; Assignment                ; Value ; From ; To                           ;
+---------------------------+-------+------+------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                            ;
+---------------------------+-------+------+------------------------------+


+-------------------------------------------------------+
; Source assignments for lpm_add_sub:Add6|addcore:adder ;
+---------------------------+-------+------+------------+
; Assignment                ; Value ; From ; To         ;
+---------------------------+-------+------+------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -          ;
+---------------------------+-------+------+------------+


+------------------------------------------------------------------------+
; Source assignments for lpm_add_sub:Add6|addcore:adder|addcore:adder[0] ;
+---------------------------+-------+------+-----------------------------+
; Assignment                ; Value ; From ; To                          ;
+---------------------------+-------+------+-----------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                           ;
+---------------------------+-------+------+-----------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add4 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 5           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_4kh ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add5 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 8           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_1dh ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add2 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 6           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_5kh ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add8 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 4           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_3kh ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add10 ;
+------------------------+-------------+-----------------------------+
; Parameter Name         ; Value       ; Type                        ;
+------------------------+-------------+-----------------------------+
; LPM_WIDTH              ; 7           ; Untyped                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                     ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                     ;
; LPM_PIPELINE           ; 0           ; Untyped                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                     ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH          ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                     ;
; USE_WYS                ; OFF         ; Untyped                     ;
; STYLE                  ; FAST        ; Untyped                     ;
; CBXI_PARAMETER         ; add_sub_qnh ; Untyped                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE              ;
+------------------------+-------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add6 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 4           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_3kh ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Tue Jan 01 02:04:55 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off new_job -c new_job
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file new_job.v
    Info: Found entity 1: new_job
Info: Elaborating entity "new_job" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at new_job.v(37): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at new_job.v(100): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at new_job.v(102): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at new_job.v(115): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at new_job.v(117): truncated value with size 32 to match size of target (4)
Info (10264): Verilog HDL Case Statement information at new_job.v(80): all case item expressions in this case statement are onehot
Warning (10034): Output port "padding" at new_job.v(11) has no driver
Info: Inferred 6 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add4"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add5"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add2"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add8"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add10"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Add6"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add4"
Info: Instantiated megafunction "lpm_add_sub:Add4" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "5"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add4|addcore:adder", which is child of megafunction instantiation "lpm_add_sub:Add4"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add4|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "lpm_add_sub:Add4"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "lpm_add_sub:Add4"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add4|addcore:adder|addcore:adder[0]", which is child of megafunction instantiation "lpm_add_sub:Add4"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|a_csnbuffer:oflow_node", which is child of megafunction instantiation "lpm_add_sub:Add4"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add4|addcore:adder|addcore:adder[0]|a_csnbuffer:result_node", which is child of megafunction instantiation "lpm_add_sub:Add4"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add4|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub:Add4"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add4|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub:Add4"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add5"
Info: Instantiated megafunction "lpm_add_sub:Add5" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add5|addcore:adder[0]", which is child of megafunction instantiation "lpm_add_sub:Add5"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add5|look_add:look_ahead_unit", which is child of megafunction instantiation "lpm_add_sub:Add5"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add5|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub:Add5"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add2"
Info: Instantiated megafunction "lpm_add_sub:Add2" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "6"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add2|addcore:adder", which is child of megafunction instantiation "lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add2|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add2|addcore:adder|addcore:adder[0]", which is child of megafunction instantiation "lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add2|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add8"
Info: Instantiated megafunction "lpm_add_sub:Add8" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add8|addcore:adder", which is child of megafunction instantiation "lpm_add_sub:Add8"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add8|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "lpm_add_sub:Add8"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add8|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "lpm_add_sub:Add8"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add8|addcore:adder|addcore:adder[0]", which is child of megafunction instantiation "lpm_add_sub:Add8"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add8|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub:Add8"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add10"
Info: Instantiated megafunction "lpm_add_sub:Add10" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "7"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add10|addcore:adder", which is child of megafunction instantiation "lpm_add_sub:Add10"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add10|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "lpm_add_sub:Add10"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add10|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "lpm_add_sub:Add10"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add10|addcore:adder|addcore:adder[0]", which is child of megafunction instantiation "lpm_add_sub:Add10"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add10|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub:Add10"
Info: Ignored 15 buffer(s)
    Info: Ignored 15 SOFT buffer(s)
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "padding[0]" is stuck at GND
    Warning (13410): Pin "padding[1]" is stuck at GND
Info: Implemented 184 device resources after synthesis - the final resource count might be different
    Info: Implemented 16 input pins
    Info: Implemented 21 output pins
    Info: Implemented 99 macrocells
    Info: Implemented 48 shareable expanders
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Tue Jan 01 02:04:59 2013
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


