{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650104825160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650104825160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 13:27:04 2022 " "Processing started: Sat Apr 16 13:27:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650104825160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650104825160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab02_task2 -c lab02_task2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab02_task2 -c lab02_task2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650104825161 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650104825539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650104825540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab02_task2.sv 2 1 " "Found 2 design units, including 1 entities, in source file lab02_task2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rooms (SystemVerilog) " "Found design unit 1: rooms (SystemVerilog)" {  } { { "rooms.sv" "" { Text "D:/ABC/ABC/lab02/task2/rooms.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650104834366 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab02_task2 " "Found entity 1: lab02_task2" {  } { { "lab02_task2.sv" "" { Text "D:/ABC/ABC/lab02/task2/lab02_task2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650104834366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650104834366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "room.sv 1 1 " "Found 1 design units, including 1 entities, in source file room.sv" { { "Info" "ISGN_ENTITY_NAME" "1 room_state_machine " "Found entity 1: room_state_machine" {  } { { "room.sv" "" { Text "D:/ABC/ABC/lab02/task2/room.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650104834367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650104834367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sword.sv 2 1 " "Found 2 design units, including 1 entities, in source file sword.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sword_states (SystemVerilog) " "Found design unit 1: sword_states (SystemVerilog)" {  } { { "sword_states.sv" "" { Text "D:/ABC/ABC/lab02/task2/sword_states.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650104834369 ""} { "Info" "ISGN_ENTITY_NAME" "1 sword_state_machine " "Found entity 1: sword_state_machine" {  } { { "sword.sv" "" { Text "D:/ABC/ABC/lab02/task2/sword.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650104834369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650104834369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gold.sv 2 1 " "Found 2 design units, including 1 entities, in source file gold.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gold_states (SystemVerilog) " "Found design unit 1: gold_states (SystemVerilog)" {  } { { "gold_states.sv" "" { Text "D:/ABC/ABC/lab02/task2/gold_states.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650104834371 ""} { "Info" "ISGN_ENTITY_NAME" "1 gold_state_machine " "Found entity 1: gold_state_machine" {  } { { "gold.sv" "" { Text "D:/ABC/ABC/lab02/task2/gold.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650104834371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650104834371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shield.sv 2 1 " "Found 2 design units, including 1 entities, in source file shield.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shield_states (SystemVerilog) " "Found design unit 1: shield_states (SystemVerilog)" {  } { { "shield_states.sv" "" { Text "D:/ABC/ABC/lab02/task2/shield_states.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650104834372 ""} { "Info" "ISGN_ENTITY_NAME" "1 shield_state_machine " "Found entity 1: shield_state_machine" {  } { { "shield.sv" "" { Text "D:/ABC/ABC/lab02/task2/shield.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650104834372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650104834372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amulet.sv 2 1 " "Found 2 design units, including 1 entities, in source file amulet.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 amulet_states (SystemVerilog) " "Found design unit 1: amulet_states (SystemVerilog)" {  } { { "amulet_states.sv" "" { Text "D:/ABC/ABC/lab02/task2/amulet_states.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650104834374 ""} { "Info" "ISGN_ENTITY_NAME" "1 amulet_state_machine " "Found entity 1: amulet_state_machine" {  } { { "amulet.sv" "" { Text "D:/ABC/ABC/lab02/task2/amulet.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650104834374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650104834374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rooms.sv 0 0 " "Found 0 design units, including 0 entities, in source file rooms.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650104834375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sword_states.sv 0 0 " "Found 0 design units, including 0 entities, in source file sword_states.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650104834375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gold_states.sv 0 0 " "Found 0 design units, including 0 entities, in source file gold_states.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650104834376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amulet_states.sv 0 0 " "Found 0 design units, including 0 entities, in source file amulet_states.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650104834377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shield_states.sv 0 0 " "Found 0 design units, including 0 entities, in source file shield_states.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650104834378 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "testbench.sv(39) " "Verilog HDL warning at testbench.sv(39): extended using \"x\" or \"z\"" {  } { { "testbench.sv" "" { Text "D:/ABC/ABC/lab02/task2/testbench.sv" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1650104834378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "D:/ABC/ABC/lab02/task2/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650104834379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650104834379 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab02_task2 " "Elaborating entity \"lab02_task2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650104834409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "room_state_machine room_state_machine:r " "Elaborating entity \"room_state_machine\" for hierarchy \"room_state_machine:r\"" {  } { { "lab02_task2.sv" "r" { Text "D:/ABC/ABC/lab02/task2/lab02_task2.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650104834410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sword_state_machine sword_state_machine:sw " "Elaborating entity \"sword_state_machine\" for hierarchy \"sword_state_machine:sw\"" {  } { { "lab02_task2.sv" "sw" { Text "D:/ABC/ABC/lab02/task2/lab02_task2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650104834412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gold_state_machine gold_state_machine:g " "Elaborating entity \"gold_state_machine\" for hierarchy \"gold_state_machine:g\"" {  } { { "lab02_task2.sv" "g" { Text "D:/ABC/ABC/lab02/task2/lab02_task2.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650104834412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shield_state_machine shield_state_machine:sh " "Elaborating entity \"shield_state_machine\" for hierarchy \"shield_state_machine:sh\"" {  } { { "lab02_task2.sv" "sh" { Text "D:/ABC/ABC/lab02/task2/lab02_task2.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650104834414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amulet_state_machine amulet_state_machine:a " "Elaborating entity \"amulet_state_machine\" for hierarchy \"amulet_state_machine:a\"" {  } { { "lab02_task2.sv" "a" { Text "D:/ABC/ABC/lab02/task2/lab02_task2.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650104834415 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650104834906 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650104835092 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650104835199 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650104835199 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650104835224 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650104835224 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650104835224 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650104835224 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ABC/ABC/lab02/task2/output_files/lab02_task2.map.smsg " "Generated suppressed messages file D:/ABC/ABC/lab02/task2/output_files/lab02_task2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650104835238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650104835247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 13:27:15 2022 " "Processing ended: Sat Apr 16 13:27:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650104835247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650104835247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650104835247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650104835247 ""}
