{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.5944",
   "Default View_TopLeft":"3837,-187",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0
#  -string -flagsOSRD
preplace port port-id_Reset -pg 1 -lvl 0 -x -610 -y 680 -defaultsOSRD
preplace port port-id_clk100mhz_in -pg 1 -lvl 0 -x -610 -y 480 -defaultsOSRD
preplace port port-id_RX_UART_IN -pg 1 -lvl 0 -x -610 -y -240 -defaultsOSRD
preplace port port-id_TX_UART_OUT -pg 1 -lvl 13 -x 7240 -y -230 -defaultsOSRD
preplace port port-id_ioe -pg 1 -lvl 13 -x 7240 -y 1100 -defaultsOSRD
preplace port port-id_h_sync -pg 1 -lvl 13 -x 7240 -y 1120 -defaultsOSRD
preplace port port-id_v_sync -pg 1 -lvl 13 -x 7240 -y 1140 -defaultsOSRD
preplace port port-id_fault_reset -pg 1 -lvl 0 -x -610 -y 500 -defaultsOSRD
preplace port port-id_led00 -pg 1 -lvl 13 -x 7240 -y 1760 -defaultsOSRD
preplace port port-id_led01 -pg 1 -lvl 13 -x 7240 -y 1780 -defaultsOSRD
preplace port port-id_led02 -pg 1 -lvl 13 -x 7240 -y 1800 -defaultsOSRD
preplace port port-id_led03 -pg 1 -lvl 13 -x 7240 -y 1820 -defaultsOSRD
preplace port port-id_btn00 -pg 1 -lvl 0 -x -610 -y 2170 -defaultsOSRD
preplace port port-id_btn01 -pg 1 -lvl 0 -x -610 -y 2210 -defaultsOSRD
preplace port port-id_btn02 -pg 1 -lvl 0 -x -610 -y 2190 -defaultsOSRD
preplace port port-id_btn03 -pg 1 -lvl 0 -x -610 -y 2230 -defaultsOSRD
preplace portBus r -pg 1 -lvl 13 -x 7240 -y 1040 -defaultsOSRD
preplace portBus g -pg 1 -lvl 13 -x 7240 -y 1060 -defaultsOSRD
preplace portBus b -pg 1 -lvl 13 -x 7240 -y 1080 -defaultsOSRD
preplace portBus rgb0 -pg 1 -lvl 13 -x 7240 -y 2160 -defaultsOSRD
preplace portBus rgb1 -pg 1 -lvl 13 -x 7240 -y 2180 -defaultsOSRD
preplace portBus rgb2 -pg 1 -lvl 13 -x 7240 -y 2200 -defaultsOSRD
preplace portBus rgb3 -pg 1 -lvl 13 -x 7240 -y 2220 -defaultsOSRD
preplace inst Pipelining_Controller_0 -pg 1 -lvl 2 -x 590 -y 560 -defaultsOSRD
preplace inst ProgramCounter_0 -pg 1 -lvl 2 -x 590 -y 1100 -defaultsOSRD
preplace inst CU_Decoder_0 -pg 1 -lvl 3 -x 1120 -y 730 -defaultsOSRD
preplace inst Decoder_0 -pg 1 -lvl 3 -x 1120 -y 440 -defaultsOSRD
preplace inst RegFile_0 -pg 1 -lvl 4 -x 1770 -y 570 -defaultsOSRD
preplace inst Pipelining_Forwarder_0 -pg 1 -lvl 5 -x 2270 -y 520 -defaultsOSRD
preplace inst Pipelining_Execution_0 -pg 1 -lvl 6 -x 2970 -y 700 -defaultsOSRD
preplace inst CU_RAMAddressControl_0 -pg 1 -lvl 7 -x 3670 -y 1370 -defaultsOSRD
preplace inst ALU_0 -pg 1 -lvl 9 -x 5280 -y 710 -defaultsOSRD
preplace inst CU_ImmediateManipula_0 -pg 1 -lvl 9 -x 5280 -y 440 -defaultsOSRD
preplace inst CU_JumpDestinationSe_0 -pg 1 -lvl 7 -x 3670 -y 1190 -defaultsOSRD
preplace inst CU_JumpController_0 -pg 1 -lvl 9 -x 5280 -y 1140 -defaultsOSRD
preplace inst CU_WriteSelector_0 -pg 1 -lvl 11 -x 6320 -y 600 -defaultsOSRD
preplace inst Pipelining_WriteBack_0 -pg 1 -lvl 12 -x 6750 -y 780 -defaultsOSRD
preplace inst ALU_FLAG_PACKER_0 -pg 1 -lvl 10 -x 5840 -y 720 -defaultsOSRD
preplace inst clockcontroller_0 -pg 1 -lvl 1 -x -110 -y 530 -defaultsOSRD
preplace inst mmu_0 -pg 1 -lvl 9 -x 5280 -y 1560 -defaultsOSRD
preplace inst mmio_0 -pg 1 -lvl 10 -x 5840 -y 1990 -defaultsOSRD
preplace inst vram_bram -pg 1 -lvl 10 -x 5840 -y 1530 -defaultsOSRD
preplace inst Debugger_0 -pg 1 -lvl 8 -x 4470 -y -400 -defaultsOSRD
preplace inst RX_UART_0 -pg 1 -lvl 7 -x 3670 -y -380 -defaultsOSRD
preplace inst TX_UART_0 -pg 1 -lvl 10 -x 5840 -y -220 -defaultsOSRD
preplace inst VGA_CPU_Bridge_0 -pg 1 -lvl 7 -x 3670 -y 1970 -defaultsOSRD
preplace inst GPU_0 -pg 1 -lvl 9 -x 5280 -y 1950 -defaultsOSRD
preplace inst VGA_Controller_0 -pg 1 -lvl 11 -x 6320 -y 1110 -defaultsOSRD
preplace netloc ALU_0_ALU_OUT 1 7 4 4210 840 N 840 5480 600 6050
preplace netloc ALU_0_BIGGER_ZERO_FLAG 1 9 1 N 720
preplace netloc ALU_0_CARRY_FLAG 1 9 1 N 660
preplace netloc ALU_0_NOT_ZERO_FLAG 1 9 1 N 780
preplace netloc ALU_0_OVERFLOW_FLAG 1 9 1 N 740
preplace netloc ALU_0_RHO_FLAG 1 9 1 N 760
preplace netloc ALU_0_SMALLER_ZERO_FLAG 1 9 1 N 700
preplace netloc ALU_0_ZERO_FLAG 1 9 1 N 680
preplace netloc ALU_FLAG_PACKER_0_ALU_FLAGS 1 4 8 2040J 370 N 370 3320 340 4070J 340 N 340 N 340 6060 720 6510
preplace netloc CU_Decoder_0_Is_ALU_OP 1 3 3 N 830 N 830 2510
preplace netloc CU_Decoder_0_Is_GPU_OP 1 3 3 N 870 N 870 2490
preplace netloc CU_Decoder_0_Is_RAM_OP 1 3 3 N 850 N 850 2500
preplace netloc CU_Decoder_0_JMP 1 3 5 N 750 N 750 2740 -660 N -660 NJ
preplace netloc CU_Decoder_0_JMP_Conditional 1 3 3 1300 720 N 720 2490
preplace netloc CU_Decoder_0_JMP_DestinationSource 1 3 3 N 810 N 810 2490
preplace netloc CU_Decoder_0_JMP_Relative 1 3 3 N 790 N 790 2490
preplace netloc CU_Decoder_0_RAM_Address_Src 1 3 3 1570 700 2030 680 N
preplace netloc CU_Decoder_0_RAM_Read 1 3 3 1310 730 N 730 2720
preplace netloc CU_Decoder_0_RAM_Write 1 3 3 1290 740 N 740 2560
preplace netloc CU_Decoder_0_RF_WHB 1 3 3 1330 760 N 760 2710
preplace netloc CU_Decoder_0_RF_WLB 1 3 3 1320 770 N 770 2730
preplace netloc CU_Decoder_0_Write_Data_Sel 1 3 3 1580 710 2020 660 N
preplace netloc CU_ImmediateManipula_0_ManipulatedImmidiate 1 9 2 N 440 6120
preplace netloc CU_JumpController_0_PC_Load 1 1 9 360 1200 820 1010 N 1010 N 1010 N 1010 N 1010 N 1010 N 1010 5480
preplace netloc CU_JumpController_0_PC_Next 1 1 9 350 1210 840 1020 N 1020 N 1020 N 1020 N 1020 4160 1020 N 1020 5490
preplace netloc CU_JumpDestinationSe_0_JMP_Address 1 7 2 N 1190 4920
preplace netloc CU_RAMAddressControl_0_RAM_Address 1 7 2 N 1370 N
preplace netloc CU_WriteSelector_0_Write_Data 1 4 8 2050 1030 N 1030 3440 550 N 550 N 550 N 550 6080 710 6530
preplace netloc Debugger_0_cc_debug_mock_clk 1 0 9 -300 950 N 950 N 950 N 950 N 950 2650 960 N 960 N 960 4730
preplace netloc Debugger_0_cc_debug_reset 1 0 9 -280 310 N 310 N 310 N 310 1950 330 N 330 3300 320 N 320 4720
preplace netloc Debugger_0_debug_enable 1 0 9 -280 640 330 920 840 930 N 930 N 930 2570 1040 3450 1030 N 1030 4930
preplace netloc Debugger_0_mmu_debug_addr 1 8 1 4820 -360n
preplace netloc Debugger_0_mmu_debug_bank 1 8 1 4760 -320n
preplace netloc Debugger_0_mmu_debug_din 1 8 1 4770 -340n
preplace netloc Debugger_0_mmu_debug_override_en 1 0 9 -290 650 320 940 820 960 N 960 N 960 2620 980 N 980 N 980 4840
preplace netloc Debugger_0_mmu_debug_sync_clk100mhz 1 8 1 4870 -400n
preplace netloc Debugger_0_mmu_debug_we 1 8 1 4740 -300n
preplace netloc Debugger_0_tx_data 1 8 2 N -500 5520
preplace netloc Debugger_0_tx_data_valid 1 8 2 N -480 5510
preplace netloc Decoder_0_Immediate 1 3 3 1560J 420 NJ 420 2550
preplace netloc Decoder_0_JMP_Condition 1 3 3 1550J 390 NJ 390 2540
preplace netloc Decoder_0_Register1 1 3 5 1510J 290 NJ 290 2530 280 3250 -140 NJ
preplace netloc Decoder_0_Register2 1 3 5 1540J 300 NJ 300 2540 290 3260 -120 NJ
preplace netloc Decoder_0_WriteBackRegister 1 3 3 1530J 400 NJ 400 2560
preplace netloc GPU_0_VRAM_Addr 1 8 2 5090 2060 5480
preplace netloc GPU_0_VRAM_CLK 1 8 2 5080 2070 5490
preplace netloc GPU_0_VRAM_Dout 1 8 2 5070 2080 5470
preplace netloc GPU_0_VRAM_WE 1 8 2 5060 2090 5510
preplace netloc InstrLoad_CLK_1 1 1 11 310 340 NJ 340 1580J 410 N 410 2690 430 3360 860 N 860 4830 860 NJ 860 6100 750 6550
preplace netloc Net 1 1 9 60 270 N 270 N 270 N 270 2510 260 3230 -860 3940 -920 N -920 5530
preplace netloc Pipelining_Controller_0_InstructionForwardConfiguration 1 2 6 850 940 N 940 2010J 250 2490 -740 3170 -760 NJ
preplace netloc Pipelining_Controller_0_InstructionToExecute 1 2 6 950J 260 N 260 NJ 260 2500 -730 3240 -740 NJ
preplace netloc Pipelining_Controller_0_Stalled 1 1 7 350 450 850 -780 N -780 N -780 N -780 N -780 N
preplace netloc Pipelining_Execution_0_IS_ALU_OP_out 1 6 6 N 840 4150 850 N 850 5530 840 N 840 N
preplace netloc Pipelining_Execution_0_Immediate_out 1 6 3 3300 500 3960 500 5030
preplace netloc Pipelining_Execution_0_Is_GPU_OP_out 1 6 2 3390 -310 3980
preplace netloc Pipelining_Execution_0_Is_RAM_OP_out 1 6 2 3330 -300 3970J
preplace netloc Pipelining_Execution_0_JMP_Condition_out 1 6 3 N 820 4040 830 4810
preplace netloc Pipelining_Execution_0_JMP_Conditional_out 1 6 3 N 760 4080 810 4880
preplace netloc Pipelining_Execution_0_JMP_DestinationSelect_out 1 6 2 3400 -600 N
preplace netloc Pipelining_Execution_0_JMP_Relative_out 1 6 3 N 780 4090 820 4860
preplace netloc Pipelining_Execution_0_JMP_out 1 6 6 N 740 N 740 4910 870 N 870 6130 860 N
preplace netloc Pipelining_Execution_0_Operand1_out 1 6 5 3260 360 4060J 360 4890 880 N 880 6090
preplace netloc Pipelining_Execution_0_Operand2_out 1 6 3 3220 540 4140 540 4920
preplace netloc Pipelining_Execution_0_RAM_BankID_out 1 6 3 3460 610 4130J 610 4780
preplace netloc Pipelining_Execution_0_RAM_Read_out 1 6 3 3430 590 4050J 590 4800
preplace netloc Pipelining_Execution_0_RAM_Src_out 1 6 2 3410 -450 4050
preplace netloc Pipelining_Execution_0_RAM_Write_out 1 6 3 3450 600 4110J 600 4790
preplace netloc Pipelining_Execution_0_WHB_out 1 6 6 3370 520 3990 520 5090 530 5510 490 N 490 6540
preplace netloc Pipelining_Execution_0_WLB_out 1 6 6 3380 530 4010 530 5080 540 5530 500 N 500 6520
preplace netloc Pipelining_Execution_0_WriteAddress_out 1 6 6 3320 560 4000 560 N 560 N 560 6020 740 N
preplace netloc Pipelining_Execution_0_WriteDataSel_out 1 6 5 3420 570 4020 570 N 570 N 570 6070
preplace netloc Pipelining_Forwarder_0_ForwardedOperand1 1 5 3 2760 -720 N -720 NJ
preplace netloc Pipelining_Forwarder_0_ForwardedOperand2 1 5 3 2770 -700 N -700 NJ
preplace netloc Pipelining_WriteBack_0_Flags_out 1 3 10 1610 970 N 970 N 970 N 970 N 970 N 970 N 970 N 970 N 970 6950
preplace netloc Pipelining_WriteBack_0_Is_ALU_OP_out 1 3 10 1560 1060 NJ 1060 N 1060 3470 1050 4100J 920 N 920 N 920 N 920 N 920 6920
preplace netloc Pipelining_WriteBack_0_JMP_out 1 1 12 360 980 N 980 N 980 N 980 2520 990 N 990 N 990 4850 980 N 980 N 980 N 980 6930
preplace netloc Pipelining_WriteBack_0_RF_WE_out 1 3 10 1590 1050 NJ 1050 N 1050 3460 1040 4030J 930 N 930 N 930 N 930 N 930 6940
preplace netloc Pipelining_WriteBack_0_WriteAddress_out 1 3 10 1610 380 NJ 380 N 380 3380 350 4120J 350 N 350 N 350 N 350 N 350 6920
preplace netloc Pipelining_WriteBack_0_WriteData_out 1 3 10 1600 990 NJ 990 2500 1000 3340 580 4180J 580 N 580 N 580 6040 700 6510 640 6930
preplace netloc ProgramCounter_0_Dout 1 2 7 N 1100 N 1100 N 1100 N 1100 3480 1060 4170J 1060 4720
preplace netloc RX_UART_0_data_output 1 7 1 3860 -840n
preplace netloc RX_UART_0_data_valid 1 7 1 3870 -820n
preplace netloc RX_UART_IN_1 1 0 7 NJ -240 70 280 NJ 280 NJ 280 NJ 280 2520 270 3240
preplace netloc RegFile_0_BankID 1 4 4 1930 620 2700 320 3290 20 NJ
preplace netloc RegFile_0_Reg1_data 1 4 4 1990J 310 2550 300 3270 -20 NJ
preplace netloc RegFile_0_Reg2_data 1 4 4 2000J 320 2570 310 3280 0 NJ
preplace netloc Reset_1 1 0 12 NJ 680 300 320 NJ 320 NJ 320 1930 340 2750 440 3350 1000 N 1000 4900 990 N 990 6120 730 6560
preplace netloc TX_UART_0_send_valid 1 7 4 4220 120 N 120 N 120 6020
preplace netloc TX_UART_0_tx_output 1 10 3 N -230 N -230 N
preplace netloc VGA_CPU_Bridge_0_Arg1_out 1 7 2 N 1980 N
preplace netloc VGA_CPU_Bridge_0_Arg2_out 1 7 2 N 2000 N
preplace netloc VGA_CPU_Bridge_0_GPU_Command_out 1 7 2 N 1960 N
preplace netloc VGA_CPU_Bridge_0_IsGPU_OP_out 1 7 2 N 1940 N
preplace netloc VGA_Controller_0_VRAM_Addr 1 8 4 5020 2310 N 2310 N 2310 6550
preplace netloc VGA_Controller_0_VRAM_Clk 1 8 4 4890 2320 N 2320 N 2320 6510
preplace netloc VGA_Controller_0_b 1 11 2 N 1080 N
preplace netloc VGA_Controller_0_g 1 11 2 N 1060 N
preplace netloc VGA_Controller_0_h_sync 1 11 2 N 1120 N
preplace netloc VGA_Controller_0_ioe 1 11 2 N 1100 N
preplace netloc VGA_Controller_0_r 1 11 2 N 1040 N
preplace netloc VGA_Controller_0_v_sync 1 11 2 N 1140 N
preplace netloc btn00_1 1 0 10 NJ 2170 NJ 2170 NJ 2170 NJ 2170 NJ 2170 NJ 2170 NJ 2170 NJ 2170 N 2170 5620
preplace netloc btn01_1 1 0 10 NJ 2210 NJ 2210 NJ 2210 NJ 2210 NJ 2210 NJ 2210 NJ 2210 NJ 2210 N 2210 5630
preplace netloc btn02_1 1 0 10 NJ 2190 NJ 2190 NJ 2190 NJ 2190 NJ 2190 NJ 2190 NJ 2190 NJ 2190 N 2190 5640
preplace netloc btn03_1 1 0 10 NJ 2230 NJ 2230 NJ 2230 NJ 2230 NJ 2230 NJ 2230 NJ 2230 NJ 2230 N 2230 5650
preplace netloc clk100mhz_in_1 1 0 1 NJ 480
preplace netloc clockcontroller_0_ck_stable 1 1 8 60 930 830 1000 N 1000 N 1000 2490 1290 N 1290 N 1290 4730
preplace netloc clockcontroller_0_vga_clk 1 1 10 70J 330 NJ 330 NJ 330 1940J 350 NJ 350 3310J 330 NJ 330 N 330 NJ 330 6110
preplace netloc fault_reset_1 1 0 1 NJ 500
preplace netloc mmio_0_dout 1 8 3 4770 2330 N 2330 6100
preplace netloc mmio_0_led00 1 10 3 N 1760 NJ 1760 NJ
preplace netloc mmio_0_led01 1 10 3 N 1780 NJ 1780 NJ
preplace netloc mmio_0_led02 1 10 3 N 1800 NJ 1800 NJ
preplace netloc mmio_0_led03 1 10 3 N 1820 NJ 1820 NJ
preplace netloc mmio_0_rgb0 1 10 3 N 2160 NJ 2160 NJ
preplace netloc mmio_0_rgb1 1 10 3 N 2180 NJ 2180 NJ
preplace netloc mmio_0_rgb2 1 10 3 N 2200 NJ 2200 NJ
preplace netloc mmio_0_rgb3 1 10 3 N 2220 NJ 2220 NJ
preplace netloc mmio_0_rho 1 8 3 5030 2300 NJ 2300 6020
preplace netloc mmu_0_debug_dout 1 7 3 4200 890 N 890 5500
preplace netloc mmu_0_gram_dout 1 9 2 5510J 590 6030
preplace netloc mmu_0_iram_dout 1 1 9 340 1220 860 1110 N 1110 N 1110 N 1110 N 1110 4190 1180 4750 1260 5480
preplace netloc mmu_0_mmio_mem_addr 1 9 1 5500 1700n
preplace netloc mmu_0_mmio_mem_ck 1 9 1 5560 1660n
preplace netloc mmu_0_mmio_mem_din 1 9 1 5480 1720n
preplace netloc mmu_0_mmio_mem_we 1 9 1 5530 1680n
preplace netloc mmu_0_vga_dout 1 9 2 5520 1120 N
preplace netloc mmu_0_vrama_mem_addr 1 9 1 5530 1440n
preplace netloc mmu_0_vrama_mem_ck 1 9 1 5540 1460n
preplace netloc mmu_0_vrama_mem_din 1 9 1 5550 1480n
preplace netloc mmu_0_vrama_mem_we 1 9 1 5560 1520n
preplace netloc mmu_0_vramb_mem_addr 1 9 1 5570 1560n
preplace netloc mmu_0_vramb_mem_ck 1 9 1 5590 1580n
preplace netloc mmu_0_vramb_mem_din 1 9 1 5600 1600n
preplace netloc mmu_0_vramb_mem_we 1 9 1 N 1640
preplace netloc vram_bram_douta 1 8 2 5050 2100 5580
preplace netloc vram_bram_doutb 1 8 2 5040 2110 5610
levelinfo -pg 1 -610 -110 590 1120 1770 2270 2970 3670 4470 5280 5840 6320 6750 7240
pagesize -pg 1 -db -bbox -sgen -750 -1310 7400 2400
"
}
{
   "da_clkrst_cnt":"7"
}
