Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun  7 15:17:57 2025
| Host         : korchamHoyoun24 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_FlagGame_timing_summary_routed.rpt -pb top_FlagGame_timing_summary_routed.pb -rpx top_FlagGame_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FlagGame
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (165)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1010)
5. checking no_input_delay (13)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (165)
--------------------------
 There are 77 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: u_OV7670_SCCB_core/U_tick_gen_/tick_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/pclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1010)
---------------------------------------------------
 There are 1010 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.397        0.000                      0                  597        0.121        0.000                      0                  597        4.500        0.000                       0                   366  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.397        0.000                      0                  597        0.121        0.000                      0                  597        4.500        0.000                       0                   366  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_D_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.008ns  (logic 3.785ns (47.264%)  route 4.223ns (52.736%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.601     5.122    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.994 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.059    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.484 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2/DOBDO[0]
                         net (fo=2, routed)           1.430     9.914    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2_n_67
    SLICE_X41Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.038 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_23/O
                         net (fo=1, routed)           0.896    10.934    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[1]
    SLICE_X48Y36         LUT6 (Prop_lut6_I2_O)        0.124    11.058 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_16/O
                         net (fo=1, routed)           0.490    11.548    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_16_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.672 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.635    12.307    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X46Y38         LUT4 (Prop_lut4_I1_O)        0.116    12.423 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.707    13.130    u_game/u_color_find/target0_D_count
    SLICE_X45Y34         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.442    14.783    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X45Y34         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[0]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X45Y34         FDCE (Setup_fdce_C_CE)      -0.409    14.527    u_game/u_color_find/target0_D_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -13.130    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_D_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.008ns  (logic 3.785ns (47.264%)  route 4.223ns (52.736%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.601     5.122    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.994 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.059    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.484 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2/DOBDO[0]
                         net (fo=2, routed)           1.430     9.914    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2_n_67
    SLICE_X41Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.038 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_23/O
                         net (fo=1, routed)           0.896    10.934    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[1]
    SLICE_X48Y36         LUT6 (Prop_lut6_I2_O)        0.124    11.058 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_16/O
                         net (fo=1, routed)           0.490    11.548    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_16_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.672 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.635    12.307    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X46Y38         LUT4 (Prop_lut4_I1_O)        0.116    12.423 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.707    13.130    u_game/u_color_find/target0_D_count
    SLICE_X45Y34         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.442    14.783    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X45Y34         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[1]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X45Y34         FDCE (Setup_fdce_C_CE)      -0.409    14.527    u_game/u_color_find/target0_D_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -13.130    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_D_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.008ns  (logic 3.785ns (47.264%)  route 4.223ns (52.736%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.601     5.122    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.994 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.059    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.484 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2/DOBDO[0]
                         net (fo=2, routed)           1.430     9.914    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2_n_67
    SLICE_X41Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.038 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_23/O
                         net (fo=1, routed)           0.896    10.934    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[1]
    SLICE_X48Y36         LUT6 (Prop_lut6_I2_O)        0.124    11.058 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_16/O
                         net (fo=1, routed)           0.490    11.548    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_16_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.672 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.635    12.307    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X46Y38         LUT4 (Prop_lut4_I1_O)        0.116    12.423 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.707    13.130    u_game/u_color_find/target0_D_count
    SLICE_X45Y34         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.442    14.783    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X45Y34         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[2]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X45Y34         FDCE (Setup_fdce_C_CE)      -0.409    14.527    u_game/u_color_find/target0_D_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -13.130    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_D_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.008ns  (logic 3.785ns (47.264%)  route 4.223ns (52.736%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.601     5.122    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.994 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.059    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.484 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2/DOBDO[0]
                         net (fo=2, routed)           1.430     9.914    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2_n_67
    SLICE_X41Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.038 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_23/O
                         net (fo=1, routed)           0.896    10.934    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[1]
    SLICE_X48Y36         LUT6 (Prop_lut6_I2_O)        0.124    11.058 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_16/O
                         net (fo=1, routed)           0.490    11.548    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_16_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.672 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.635    12.307    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X46Y38         LUT4 (Prop_lut4_I1_O)        0.116    12.423 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.707    13.130    u_game/u_color_find/target0_D_count
    SLICE_X45Y34         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.442    14.783    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X45Y34         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[3]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X45Y34         FDCE (Setup_fdce_C_CE)      -0.409    14.527    u_game/u_color_find/target0_D_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -13.130    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_D_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.008ns  (logic 3.785ns (47.265%)  route 4.223ns (52.735%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.601     5.122    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.994 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.059    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.484 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2/DOBDO[0]
                         net (fo=2, routed)           1.430     9.914    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2_n_67
    SLICE_X41Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.038 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_23/O
                         net (fo=1, routed)           0.896    10.934    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[1]
    SLICE_X48Y36         LUT6 (Prop_lut6_I2_O)        0.124    11.058 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_16/O
                         net (fo=1, routed)           0.490    11.548    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_16_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.672 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.635    12.307    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X46Y38         LUT4 (Prop_lut4_I1_O)        0.116    12.423 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.707    13.130    u_game/u_color_find/target0_D_count
    SLICE_X45Y35         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.443    14.784    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X45Y35         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[4]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X45Y35         FDCE (Setup_fdce_C_CE)      -0.409    14.528    u_game/u_color_find/target0_D_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -13.130    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_D_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.008ns  (logic 3.785ns (47.265%)  route 4.223ns (52.735%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.601     5.122    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.994 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.059    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.484 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2/DOBDO[0]
                         net (fo=2, routed)           1.430     9.914    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2_n_67
    SLICE_X41Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.038 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_23/O
                         net (fo=1, routed)           0.896    10.934    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[1]
    SLICE_X48Y36         LUT6 (Prop_lut6_I2_O)        0.124    11.058 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_16/O
                         net (fo=1, routed)           0.490    11.548    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_16_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.672 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.635    12.307    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X46Y38         LUT4 (Prop_lut4_I1_O)        0.116    12.423 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.707    13.130    u_game/u_color_find/target0_D_count
    SLICE_X45Y35         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.443    14.784    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X45Y35         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[5]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X45Y35         FDCE (Setup_fdce_C_CE)      -0.409    14.528    u_game/u_color_find/target0_D_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -13.130    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_D_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.008ns  (logic 3.785ns (47.265%)  route 4.223ns (52.735%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.601     5.122    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.994 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.059    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.484 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2/DOBDO[0]
                         net (fo=2, routed)           1.430     9.914    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2_n_67
    SLICE_X41Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.038 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_23/O
                         net (fo=1, routed)           0.896    10.934    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[1]
    SLICE_X48Y36         LUT6 (Prop_lut6_I2_O)        0.124    11.058 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_16/O
                         net (fo=1, routed)           0.490    11.548    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_16_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.672 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.635    12.307    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X46Y38         LUT4 (Prop_lut4_I1_O)        0.116    12.423 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.707    13.130    u_game/u_color_find/target0_D_count
    SLICE_X45Y35         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.443    14.784    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X45Y35         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[6]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X45Y35         FDCE (Setup_fdce_C_CE)      -0.409    14.528    u_game/u_color_find/target0_D_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -13.130    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_D_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.008ns  (logic 3.785ns (47.265%)  route 4.223ns (52.735%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.601     5.122    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.994 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.059    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.484 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2/DOBDO[0]
                         net (fo=2, routed)           1.430     9.914    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2_n_67
    SLICE_X41Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.038 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_23/O
                         net (fo=1, routed)           0.896    10.934    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[1]
    SLICE_X48Y36         LUT6 (Prop_lut6_I2_O)        0.124    11.058 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_16/O
                         net (fo=1, routed)           0.490    11.548    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_16_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.672 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.635    12.307    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X46Y38         LUT4 (Prop_lut4_I1_O)        0.116    12.423 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.707    13.130    u_game/u_color_find/target0_D_count
    SLICE_X45Y35         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.443    14.784    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X45Y35         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[7]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X45Y35         FDCE (Setup_fdce_C_CE)      -0.409    14.528    u_game/u_color_find/target0_D_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -13.130    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_D_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.867ns  (logic 3.785ns (48.112%)  route 4.082ns (51.888%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.601     5.122    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.994 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.059    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.484 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2/DOBDO[0]
                         net (fo=2, routed)           1.430     9.914    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2_n_67
    SLICE_X41Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.038 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_23/O
                         net (fo=1, routed)           0.896    10.934    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[1]
    SLICE_X48Y36         LUT6 (Prop_lut6_I2_O)        0.124    11.058 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_16/O
                         net (fo=1, routed)           0.490    11.548    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_16_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.672 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.635    12.307    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X46Y38         LUT4 (Prop_lut4_I1_O)        0.116    12.423 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.566    12.989    u_game/u_color_find/target0_D_count
    SLICE_X45Y36         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.443    14.784    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X45Y36         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[10]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X45Y36         FDCE (Setup_fdce_C_CE)      -0.409    14.528    u_game/u_color_find/target0_D_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.989    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_D_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.867ns  (logic 3.785ns (48.112%)  route 4.082ns (51.888%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.601     5.122    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.994 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.059    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.484 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2/DOBDO[0]
                         net (fo=2, routed)           1.430     9.914    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2_n_67
    SLICE_X41Y35         LUT5 (Prop_lut5_I1_O)        0.124    10.038 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_23/O
                         net (fo=1, routed)           0.896    10.934    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[1]
    SLICE_X48Y36         LUT6 (Prop_lut6_I2_O)        0.124    11.058 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_16/O
                         net (fo=1, routed)           0.490    11.548    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_16_n_0
    SLICE_X48Y38         LUT6 (Prop_lut6_I5_O)        0.124    11.672 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.635    12.307    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X46Y38         LUT4 (Prop_lut4_I1_O)        0.116    12.423 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.566    12.989    u_game/u_color_find/target0_D_count
    SLICE_X45Y36         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.443    14.784    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X45Y36         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[11]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X45Y36         FDCE (Setup_fdce_C_CE)      -0.409    14.528    u_game/u_color_find/target0_D_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.989    
  -------------------------------------------------------------------
                         slack                                  1.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_game/u_Flag_cmd/selected_cmd_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_Flag_cmd/flag_cmd_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.561     1.444    u_game/u_Flag_cmd/clk_IBUF_BUFG
    SLICE_X33Y11         FDCE                                         r  u_game/u_Flag_cmd/selected_cmd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  u_game/u_Flag_cmd/selected_cmd_reg[3]/Q
                         net (fo=1, routed)           0.056     1.641    u_game/u_Flag_cmd/selected_cmd[3]
    SLICE_X33Y11         FDCE                                         r  u_game/u_Flag_cmd/flag_cmd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.830     1.957    u_game/u_Flag_cmd/clk_IBUF_BUFG
    SLICE_X33Y11         FDCE                                         r  u_game/u_Flag_cmd/flag_cmd_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X33Y11         FDCE (Hold_fdce_C_D)         0.076     1.520    u_game/u_Flag_cmd/flag_cmd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/w_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/z_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.560     1.443    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X33Y12         FDCE                                         r  u_game/u_xorshift128/w_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  u_game/u_xorshift128/w_reg[16]/Q
                         net (fo=2, routed)           0.067     1.651    u_game/u_xorshift128/w_reg_n_0_[16]
    SLICE_X33Y12         FDPE                                         r  u_game/u_xorshift128/z_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.828     1.955    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X33Y12         FDPE                                         r  u_game/u_xorshift128/z_reg[16]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X33Y12         FDPE (Hold_fdpe_C_D)         0.075     1.518    u_game/u_xorshift128/z_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/w_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/z_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.560     1.443    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X33Y12         FDPE                                         r  u_game/u_xorshift128/w_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDPE (Prop_fdpe_C_Q)         0.141     1.584 r  u_game/u_xorshift128/w_reg[5]/Q
                         net (fo=3, routed)           0.079     1.663    u_game/u_xorshift128/w_reg_n_0_[5]
    SLICE_X33Y12         FDCE                                         r  u_game/u_xorshift128/z_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.828     1.955    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X33Y12         FDCE                                         r  u_game/u_xorshift128/z_reg[5]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X33Y12         FDCE (Hold_fdce_C_D)         0.071     1.514    u_game/u_xorshift128/z_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.560     1.443    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X35Y10         FDCE                                         r  u_game/u_xorshift128/x_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  u_game/u_xorshift128/x_reg[19]/Q
                         net (fo=4, routed)           0.099     1.683    u_game/u_xorshift128/x[19]
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.045     1.728 r  u_game/u_xorshift128/w[19]_i_1/O
                         net (fo=1, routed)           0.000     1.728    u_game/u_xorshift128/w0[19]
    SLICE_X34Y10         FDPE                                         r  u_game/u_xorshift128/w_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.829     1.956    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X34Y10         FDPE                                         r  u_game/u_xorshift128/w_reg[19]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X34Y10         FDPE (Hold_fdpe_C_D)         0.120     1.576    u_game/u_xorshift128/w_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.561     1.444    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X31Y10         FDCE                                         r  u_game/u_xorshift128/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  u_game/u_xorshift128/x_reg[1]/Q
                         net (fo=3, routed)           0.099     1.684    u_game/u_xorshift128/x[1]
    SLICE_X30Y10         LUT4 (Prop_lut4_I3_O)        0.045     1.729 r  u_game/u_xorshift128/w[1]_i_1/O
                         net (fo=1, routed)           0.000     1.729    u_game/u_xorshift128/w0[1]
    SLICE_X30Y10         FDPE                                         r  u_game/u_xorshift128/w_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.830     1.957    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X30Y10         FDPE                                         r  u_game/u_xorshift128/w_reg[1]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X30Y10         FDPE (Hold_fdpe_C_D)         0.120     1.577    u_game/u_xorshift128/w_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[22]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.561     1.444    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X35Y9          FDCE                                         r  u_game/u_xorshift128/x_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  u_game/u_xorshift128/x_reg[22]/Q
                         net (fo=2, routed)           0.099     1.684    u_game/u_xorshift128/x[22]
    SLICE_X34Y9          LUT5 (Prop_lut5_I4_O)        0.045     1.729 r  u_game/u_xorshift128/w[22]_i_1/O
                         net (fo=1, routed)           0.000     1.729    u_game/u_xorshift128/w0[22]
    SLICE_X34Y9          FDPE                                         r  u_game/u_xorshift128/w_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.830     1.957    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X34Y9          FDPE                                         r  u_game/u_xorshift128/w_reg[22]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X34Y9          FDPE (Hold_fdpe_C_D)         0.120     1.577    u_game/u_xorshift128/w_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/rnd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_Flag_cmd/selected_cmd_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.475%)  route 0.074ns (28.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.561     1.444    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X32Y11         FDRE                                         r  u_game/u_xorshift128/rnd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  u_game/u_xorshift128/rnd_reg[2]/Q
                         net (fo=3, routed)           0.074     1.659    u_game/u_xorshift128/rnd_reg_n_0_[2]
    SLICE_X33Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.704 r  u_game/u_xorshift128/selected_cmd[3]_i_1/O
                         net (fo=1, routed)           0.000     1.704    u_game/u_Flag_cmd/D[3]
    SLICE_X33Y11         FDCE                                         r  u_game/u_Flag_cmd/selected_cmd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.830     1.957    u_game/u_Flag_cmd/clk_IBUF_BUFG
    SLICE_X33Y11         FDCE                                         r  u_game/u_Flag_cmd/selected_cmd_reg[3]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X33Y11         FDCE (Hold_fdce_C_D)         0.092     1.549    u_game/u_Flag_cmd/selected_cmd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/z_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/y_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.560     1.443    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X33Y12         FDPE                                         r  u_game/u_xorshift128/z_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDPE (Prop_fdpe_C_Q)         0.128     1.571 r  u_game/u_xorshift128/z_reg[16]/Q
                         net (fo=1, routed)           0.059     1.630    u_game/u_xorshift128/z[16]
    SLICE_X32Y12         FDPE                                         r  u_game/u_xorshift128/y_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.828     1.955    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X32Y12         FDPE                                         r  u_game/u_xorshift128/y_reg[16]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X32Y12         FDPE (Hold_fdpe_C_D)         0.016     1.472    u_game/u_xorshift128/y_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/z_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/y_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.560     1.443    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X33Y12         FDCE                                         r  u_game/u_xorshift128/z_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDCE (Prop_fdce_C_Q)         0.128     1.571 r  u_game/u_xorshift128/z_reg[5]/Q
                         net (fo=1, routed)           0.062     1.633    u_game/u_xorshift128/z[5]
    SLICE_X32Y12         FDPE                                         r  u_game/u_xorshift128/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.828     1.955    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X32Y12         FDPE                                         r  u_game/u_xorshift128/y_reg[5]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X32Y12         FDPE (Hold_fdpe_C_D)         0.019     1.475    u_game/u_xorshift128/y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.358%)  route 0.112ns (37.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.562     1.445    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X33Y9          FDPE                                         r  u_game/u_xorshift128/x_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  u_game/u_xorshift128/x_reg[25]/Q
                         net (fo=2, routed)           0.112     1.698    u_game/u_xorshift128/x[25]
    SLICE_X30Y9          LUT5 (Prop_lut5_I0_O)        0.045     1.743 r  u_game/u_xorshift128/w[17]_i_1/O
                         net (fo=1, routed)           0.000     1.743    u_game/u_xorshift128/w0[17]
    SLICE_X30Y9          FDPE                                         r  u_game/u_xorshift128/w_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.831     1.958    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X30Y9          FDPE                                         r  u_game/u_xorshift128/w_reg[17]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X30Y9          FDPE (Hold_fdpe_C_D)         0.120     1.581    u_game/u_xorshift128/w_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y16  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y15  u_OV7670_VGA_Display/U_Frame_Buffer/u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y24  u_fndController/U_Clk_Div_1Khz/div_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y24  u_fndController/U_Clk_Div_1Khz/div_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y24  u_fndController/U_Clk_Div_1Khz/div_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y24  u_fndController/U_Clk_Div_1Khz/div_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y45  u_OV7670_SCCB_core/U_tick_gen_/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y46  u_OV7670_SCCB_core/U_tick_gen_/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y46  u_OV7670_SCCB_core/U_tick_gen_/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y46  u_OV7670_SCCB_core/U_tick_gen_/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y46  u_OV7670_SCCB_core/U_tick_gen_/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y33  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_mux_sel__14/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y33  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_mux_sel__46/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y118  u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y118  u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y118  u_OV7670_VGA_Display/U_OV7670_Clk_Gen/pclk_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y21  u_fndController/U_Clk_Div_1Khz/div_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y21  u_fndController/U_Clk_Div_1Khz/div_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y21  u_fndController/U_Clk_Div_1Khz/div_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y21  u_fndController/U_Clk_Div_1Khz/div_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y21  u_fndController/U_Clk_Div_1Khz/div_counter_reg[4]/C



