<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PlTbUtils: PlTbUtils</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="image1.jpeg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PlTbUtils
   &#160;<span id="projectnumber">1.3</span>
   </div>
   <div id="projectbrief">PlTbUtils is a collection of functions, procedures and components for easily creating stimuli and checking response in automatic self-checking testbenches.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('index.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="PageDoc"><div class="header">
  <div class="headertitle">
<div class="title">PlTbUtils </div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><p><a class="anchor" id="md_README"></a> <em>Author: Per Larsson, pela.opencores@gmail.com</em></p>
<p>PlTbUtils makes it easy to create automatic, self-checking simulation testbenches, and to locate bugs during a simulation. It is a collection of functions, procedures and testbench components that simplifies creation of stimuli and checking results of a device under test.</p>
<h2><a class="anchor" id="autotoc_md55"></a>
Features</h2>
<ul>
<li>Simulation status printed in transcript windows as well as in waveform window (error count, checks count, number and name of current test, etc).</li>
<li>Check procedures which output meaningful information when a check fails.</li>
<li>Clear SUCCESS/FAIL message at end of simulation.</li>
<li>Easy to locate point in time of bugs, by studying increments of the error counter in the waveform window.</li>
<li>User-defined information messages in the waveform window about what is currently going on.</li>
<li>Transcript outputs prepared for parsing by scripts, e.g. in regression tests.</li>
<li>Configurable status messages for use in continuous integration environments, e.g. TeamCity.</li>
<li>Reduces amount of code in tests, which makes them faster to write and easier to read.</li>
<li>Tests can easily be included or skipped in a test run.</li>
<li>Supports VHDL-93 and later.</li>
<li>Supports most popular VHDL simulators, including ModelSim and ISim.</li>
</ul>
<p>It is intended that PlTbUtils will constantly expand by adding more and more functions, procedures and testbench components. Comments, feedback and suggestions are welcome to <a href="#" onclick="location.href='mai'+'lto:'+'pel'+'a.'+'ope'+'nc'+'ore'+'s@'+'gma'+'il'+'.co'+'m?'+'sub'+'je'+'ct='+'Pl'+'TbU'+'ti'+'ls'; return false;">pela.opencores@gmail.com</a>.</p>
<p>Project web page: <a href="http://opencores.org/project,pltbutils">http://opencores.org/project,pltbutils</a></p>
<p>Subversion repository URL: <a href="http://opencores.org/ocsvn/pltbutils/pltbutils/trunk">http://opencores.org/ocsvn/pltbutils/pltbutils/trunk</a></p>
<p>Subversion export command: <code>svn export <a href="http://opencores.org/ocsvn/pltbutils/pltbutils/trunk">http://opencores.org/ocsvn/pltbutils/pltbutils/trunk</a> pltbutils</code></p>
<p>Github repository URL: <a href="https://github.com/Sturla22/pltbutils">https://github.com/Sturla22/pltbutils</a></p>
<p>Hosted Doxygen documentation: <a href="https://sturla22.github.io/pltbutils/">https://sturla22.github.io/pltbutils/</a></p>
<h2><a class="anchor" id="autotoc_md56"></a>
Revision History</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadRight"><b>Rev.</b>   </th><th class="markdownTableHeadCenter"><b>Date</b>   </th><th class="markdownTableHeadCenter"><b>Author</b>   </th><th class="markdownTableHeadLeft"><b>Description</b>    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyRight">0.1   </td><td class="markdownTableBodyCenter">09/02/2013   </td><td class="markdownTableBodyCenter">Per Larsson   </td><td class="markdownTableBodyLeft">First draft    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyRight">0.2   </td><td class="markdownTableBodyCenter">11/10/2013   </td><td class="markdownTableBodyCenter">Per Larsson   </td><td class="markdownTableBodyLeft">Added sections Acknowledgements and Language. Added reference section on waitsig().<br  />
Updated reference section on print() and <a class="el" href="classpltbutils__clkgen.html" title="Creates a clock for use in a testbench.">pltbutils_clkgen</a>.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyRight">0.3   </td><td class="markdownTableBodyCenter">01/05/2013   </td><td class="markdownTableBodyCenter">Per Larsson   </td><td class="markdownTableBodyLeft">Added sections User Configuration, Configuring Simulation Halt, Configuring Messages for Integration Environments.<br  />
In reference section added starttest, endtest, removed testname. Updated figures and feature bullets.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyRight">0.4   </td><td class="markdownTableBodyCenter">01/09/2013   </td><td class="markdownTableBodyCenter">Per Larsson   </td><td class="markdownTableBodyLeft">Updates for alpha0006: Text modified in numerous places to reflect that PlTbUtils is now using the variable pltbv and<br  />
the signal pltbs for control and status, instead of the previous shared variable and global signals.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyRight">0.5   </td><td class="markdownTableBodyCenter">13/01/2014   </td><td class="markdownTableBodyCenter">Per Larsson   </td><td class="markdownTableBodyLeft">Updates for alpha0007: added example testbench where the testcase process is instantiated in the <br  />
 testbench top (<a class="el" href="classtb__example1.html" title="This is an example which demonstrates how PlTbUtils can be used.">tb_example1</a>).<br  />
The old example where the testcase process is located in a VHDL component of its own, is now called example_tb2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyRight">0.6   </td><td class="markdownTableBodyCenter">02/02/2015   </td><td class="markdownTableBodyCenter">Per Larsson   </td><td class="markdownTableBodyLeft">Updates for beta0002: added description of to_ascending(), to_descending(), hxstr(), functions and procedures in <a class="el" href="txt__util_8vhd.html">txt_util.vhd</a>.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyRight">0.7   </td><td class="markdownTableBodyCenter">23/11/2015   </td><td class="markdownTableBodyCenter">Per Larsson   </td><td class="markdownTableBodyLeft">Updates for beta0003: added to VHDL versions and simulators to feature list.<br  />
Added check() for boolean and for time with tolerance. In section User Configuration, added info on <a class="el" href="pltbutils__files_8lst.html">pltbutils_files.lst</a>    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyRight">0.8   </td><td class="markdownTableBodyCenter">03/01/2016   </td><td class="markdownTableBodyCenter">Per Larsson   </td><td class="markdownTableBodyLeft">Updates for beta0004: updated feature list, added Skipping tests, updated figures.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyRight">1.0   </td><td class="markdownTableBodyCenter">26/01/2016   </td><td class="markdownTableBodyCenter">Per Larsson   </td><td class="markdownTableBodyLeft">Updates for pltbutils v1.0: minor corrections.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyRight">1.1   </td><td class="markdownTableBodyCenter">14/08/2018   </td><td class="markdownTableBodyCenter">Per Larsson   </td><td class="markdownTableBodyLeft">Corrected handling of skipped tests.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyRight"></td><td class="markdownTableBodyCenter">15/08/2018   </td><td class="markdownTableBodyCenter">Per Larsson   </td><td class="markdownTableBodyLeft">Added XSim to list of supported simulators.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyRight">1.2   </td><td class="markdownTableBodyCenter">12/04/2020   </td><td class="markdownTableBodyCenter">Per Larsson   </td><td class="markdownTableBodyLeft">Added check_binfile(), check_txtfile(), check_datfile(), and other new functions and procedures.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyRight">1.3   </td><td class="markdownTableBodyCenter">12/05/2020   </td><td class="markdownTableBodyCenter">Per Larsson   </td><td class="markdownTableBodyLeft">Updated private procedure to make check_datfile() get correct functionality with XSim.   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md57"></a>
Acknowledgements</h2>
<p>PlTbUtils contains the file <a class="el" href="txt__util_8vhd.html">txt_util.vhd</a> by Stefan Doll and James F. Frenzel.</p>
<p>Thanks to Stefan Eriksson for suggestions and feedback.</p>
<h2><a class="anchor" id="autotoc_md58"></a>
Language</h2>
<p>PlTbUtils complies with VHDL-1993 and later, so it works with most VHDL simulators.</p>
<p>It is possible to configure the way a simulation stops, by taking advantage of the VHDL-2008 keywords stop and finish. If your simulator supports stop and/or finish, see Configuring Simulation Halt on page 19.</p>
<h2><a class="anchor" id="autotoc_md59"></a>
A quick look</h2>
<p><img src="image3.png" alt="" class="inline" title="image3"/></p>
<p>During a simulation, the waveform window shows current test number, test name, user-defined info, accumulated number of checks and errors. When the error counter increments, a bug has been found in that point in time.</p>
<p><img src="image4.png" alt="" class="inline" title="image4"/></p>
<p>The transcript window clearly shows points in time where the simulation starts, ends, and where errors are detected. The simulation stops with a clear SUCCESS/FAIL message, specifically formatted for parsing by scripts.</p>
<p><img src="image5.png" alt="" class="inline" title="image"/></p>
<p>The testcase code is compact and to the point, which results in less code to write, and makes the code easier to read, as in the following example.</p>
<div class="fragment"><div class="line"><span class="comment">-- NOTE: The purpose of the following code is to demonstrate some of the</span></div>
<div class="line"><span class="comment">-- features in PlTbUtils, not to do a thorough verification.</span></div>
<div class="line"> </div>
<div class="line">p_tc1 : <span class="keywordflow">process</span></div>
<div class="line">    <span class="keywordflow">variable</span> <span class="vhdlchar">pltbv</span> <span class="vhdlchar">:</span> <span class="vhdlchar">pltbv_t</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">C_PLTBV_INIT</span>;</div>
<div class="line"><span class="vhdlkeyword">begin</span></div>
<div class="line">    <span class="vhdlchar">startsim</span><span class="vhdlchar">(</span><span class="keyword">&quot;tc1&quot;</span><span class="vhdlchar">,</span> <span class="keyword">&quot;&quot;</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbv</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbs</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">rst</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line">    <span class="vhdlchar">carry_in</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line">    <span class="vhdlchar">x</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">y</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"> </div>
<div class="line">    <span class="vhdlchar">starttest</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">,</span> <span class="keyword">&quot;Reset test&quot;</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbv</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbs</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">waitclks</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">,</span> <span class="vhdlchar">clk</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbv</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbs</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">check</span><span class="vhdlchar">(</span><span class="keyword">&quot;Sum during reset&quot;</span><span class="vhdlchar">,</span> <span class="vhdlchar">sum</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbv</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbs</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">check</span><span class="vhdlchar">(</span><span class="keyword">&quot;Carry out during reset&quot;</span><span class="vhdlchar">,</span> <span class="vhdlchar">carry_out</span><span class="vhdlchar">,</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbv</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbs</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">rst</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line">    <span class="vhdlchar">endtest</span><span class="vhdlchar">(</span><span class="vhdlchar">pltbv</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbs</span><span class="vhdlchar">)</span>;</div>
<div class="line"> </div>
<div class="line">    <span class="vhdlchar">starttest</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">,</span> <span class="keyword">&quot;Simple sum test&quot;</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbv</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbs</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">carry_in</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line">    <span class="vhdlchar">x</span> <span class="vhdlchar">&lt;=</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">y</span> <span class="vhdlchar">&lt;=</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">waitclks</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">,</span> <span class="vhdlchar">clk</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbv</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbs</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">check</span><span class="vhdlchar">(</span><span class="keyword">&quot;Sum&quot;</span><span class="vhdlchar">,</span> <span class="vhdlchar">sum</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbv</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbs</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">check</span><span class="vhdlchar">(</span><span class="keyword">&quot;Carry out&quot;</span><span class="vhdlchar">,</span> <span class="vhdlchar">carry_out</span><span class="vhdlchar">,</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbv</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbs</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">endtest</span><span class="vhdlchar">(</span><span class="vhdlchar">pltbv</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbs</span><span class="vhdlchar">)</span>;</div>
<div class="line"> </div>
<div class="line">    <span class="vhdlchar">starttest</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span><span class="vhdlchar">,</span> <span class="keyword">&quot;Simple carry in test&quot;</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbv</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbs</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">print</span><span class="vhdlchar">(</span><span class="vhdlchar">G_DISABLE_BUGS</span><span class="vhdlchar">=</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbv</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbs</span><span class="vhdlchar">,</span> <span class="keyword">&quot;Bug here somewhere&quot;</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">carry_in</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line">    <span class="vhdlchar">x</span> <span class="vhdlchar">&lt;=</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">y</span> <span class="vhdlchar">&lt;=</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">waitclks</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">,</span> <span class="vhdlchar">clk</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbv</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbs</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">check</span><span class="vhdlchar">(</span><span class="keyword">&quot;Sum&quot;</span><span class="vhdlchar">,</span> <span class="vhdlchar">sum</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbv</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbs</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">check</span><span class="vhdlchar">(</span><span class="keyword">&quot;Carry out&quot;</span><span class="vhdlchar">,</span> <span class="vhdlchar">carry_out</span><span class="vhdlchar">,</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbv</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbs</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">print</span><span class="vhdlchar">(</span><span class="vhdlchar">G_DISABLE_BUGS</span><span class="vhdlchar">=</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbv</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbs</span><span class="vhdlchar">,</span> <span class="keyword">&quot;&quot;</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">endtest</span><span class="vhdlchar">(</span><span class="vhdlchar">pltbv</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbs</span><span class="vhdlchar">)</span>;</div>
<div class="line"> </div>
<div class="line">    <span class="vhdlchar">starttest</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">4</span><span class="vhdlchar">,</span> <span class="keyword">&quot;Simple carry out test&quot;</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbv</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbs</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">carry_in</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line">    <span class="vhdlchar">x</span> <span class="vhdlchar">&lt;=</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar">G_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">y</span> <span class="vhdlchar">&lt;=</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">,</span> <span class="vhdlchar">x</span><span class="vhdlchar">&#39;</span><span class="vhdlkeyword">length</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">waitclks</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">,</span> <span class="vhdlchar">clk</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbv</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbs</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">check</span><span class="vhdlchar">(</span><span class="keyword">&quot;Sum&quot;</span><span class="vhdlchar">,</span> <span class="vhdlchar">sum</span><span class="vhdlchar">,</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbv</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbs</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">check</span><span class="vhdlchar">(</span><span class="keyword">&quot;Carry out&quot;</span><span class="vhdlchar">,</span> <span class="vhdlchar">carry_out</span><span class="vhdlchar">,</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbv</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbs</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="vhdlchar">endtest</span><span class="vhdlchar">(</span><span class="vhdlchar">pltbv</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbs</span><span class="vhdlchar">)</span>;</div>
<div class="line"> </div>
<div class="line">    <span class="vhdlchar">endsim</span><span class="vhdlchar">(</span><span class="vhdlchar">pltbv</span><span class="vhdlchar">,</span> <span class="vhdlchar">pltbs</span><span class="vhdlchar">,</span> <span class="vhdlchar">true</span><span class="vhdlchar">)</span>;</div>
<div class="line">    <span class="keywordflow">wait</span>;</div>
<div class="line"><span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">p_tc1</span>;</div>
</div><!-- fragment --><h2><a class="anchor" id="autotoc_md60"></a>
PlTbUtils files</h2>
<p>The PlTbUtils files are located in src/vhdl/ .</p>
<p>The files needed to be compiled are listed in compile order in <a class="el" href="pltbutils__files_8lst.html">pltbutils_files.lst</a> .</p>
<p>See example testbenches using PlTbUtils in examples/vhdl/ .</p>
<p>This code can be simulated from sim/modelsim_tb_example1/run/ and sim/modelsim_tb_example2/run/ .</p>
<p>Template code is available in templates/vhdl/ .</p>
<h2><a class="anchor" id="autotoc_md61"></a>
See also</h2>
<ul>
<li><a class="el" href="md_doc_tutorial.html">Tutorial</a></li>
<li><a class="el" href="md_doc_reference.html">Reference</a> </li>
</ul>
</div></div><!-- PageDoc -->
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
