#!/bin/bash

iverilog -g2001 -osimv -s signed_adder_bench /home/debjitjdv/Work/GoldMine/RunTime/goldmine.out/signed_adder/signed_adder_bench.v /home/debjitjdv/Work/NYU/LLM-Verilog-Synthesis/evaluation/all_results_codegen_6B_ft_n3/advanced1/examples-code-gen-16B-tmp_0.3/example0.v 