# Efinix Ti60 F225 — Church Machine Hardware Reference

**v1.0 — 2026-04-29**
**CONFIDENTIAL**

## Board specifications

Board identity facts (device part number, FPGA family, LED count, USB bridge, BRAM size, synthesis toolchain) are documented canonically at **[docs/HARDWARE.md § 1. Board Identity](HARDWARE.md#1-board-identity)**. In brief: Efinix Titanium EFT90A, 3 user LEDs (GPIOR_P_07/08/09), FT4232H USB bridge (4 interfaces), Efinity 2026.1 toolchain.

---

## Toolchain installation

### 1. Efinity IDE (required for synthesis and programming)

Efinity IDE is the official Efinix toolchain; it cannot be replaced by yosys/nextpnr for
production synthesis on EFT90A silicon.

1. Download from <https://www.efinixinc.com/efinity-ide>
2. Extract the tarball side-by-side with any existing version (Linux example):
   ```bash
   # Peek inside to confirm the top-level directory structure
   tar -tjf /mnt/shared/MyFiles/Downloads/efinity-2026.1.132-linux-x64.tar.bz2 | head -5
   # Expected output:
   #   efinity/2026.1/
   #   efinity/2026.1/lib/
   #   ...
   # The tarball has TWO levels (efinity/ then 2026.1/) before the actual content,
   # so --strip-components=2 is required.

   # Extract into ~/efinity/2026.1/ alongside any existing 2025.x install
   mkdir -p ~/efinity/2026.1
   tar -xjf /mnt/shared/MyFiles/Downloads/efinity-2026.1.132-linux-x64.tar.bz2 \
       --strip-components=2 \
       -C ~/efinity/2026.1/
   ```
   Result: `~/efinity/2025.2/` and `~/efinity/2026.1/` coexist independently.
   > **Chromebook Penguin mount path:** ChromeOS shared files appear at
   > `/mnt/shared/MyFiles/Downloads/` inside Penguin (not `/mnt/chromeos/`
   > and not `~/Downloads/`). Enable sharing via **Files app → Linux files**
   > or ChromeOS Settings → Linux → Share files.
3. Register a licence — a 30-day evaluation licence is available at no cost
4. Activate the version you want by sourcing its `setup.sh`:
   ```bash
   source ~/efinity/2026.1/bin/setup.sh   # use 2026.1
   # source ~/efinity/2025.2/bin/setup.sh   # fallback to 2025.2 if needed
   ```
5. Verify:
   ```bash
   efx_map --version    # should print  2026.1.132
   efx_pnr --version    # confirm P&R tool also shows 2026.1
   ```

#### ChromeOS / Crostini / Penguin (Linux container on Chromebook)

> **Known issue — GUI not supported on Chromebook Penguin (Debian container):**
> The Efinity GUI splash screen crashes immediately even with the xcb workaround
> below. This affects Efinity 2025.2 (confirmed) and may persist in 2026.1.
> **Use headless CLI tools only** (`efx_map`, `efx_pnr`, `efx_pgm`) — synthesis
> and programming work correctly without the GUI.
>
> **Separate known issue — EFX_PNR SIGSEGV with 2025.2 patch:**
> Applying patch `2025.2.288.4.15` on top of base `2025.2.288.2.10` causes
> EFX_PNR to crash with `Unsupported value for family=` + SIGSEGV on every
> P&R run. Upgrade to **Efinity v2026.1 full release** — do not layer patches
> on the 2025.2 base. See the Troubleshooting table below.

If you want to try the GUI anyway (may work on some Crostini configurations
with v2026.1), launch with X11 platform forced and software rendering:

```bash
QT_QPA_PLATFORM=xcb LIBGL_ALWAYS_SOFTWARE=1 /home/$USER/efinity/2026.1/bin/efinity &
```

Create a permanent launcher so you never have to remember the flags:

```bash
cat > ~/efinity.sh << 'EOF'
#!/bin/bash
QT_QPA_PLATFORM=xcb LIBGL_ALWAYS_SOFTWARE=1 /home/$USER/efinity/2026.1/bin/efinity "$@"
EOF
chmod +x ~/efinity.sh
```

Then run `~/efinity.sh` to open it. The serial port blocking the FPGA Connect
button is Efinity's built-in serial terminal — close it (Tools menu) before
switching back to the Church Machine IDE.

### 2. openFPGALoader (for CLI flashing)

```bash
# Ubuntu / Debian
sudo apt install openfpgaloader

# Arch Linux
sudo pacman -S openfpgaloader

# From source
git clone https://github.com/trabucayre/openFPGALoader
cd openFPGALoader && cmake . && make && sudo make install
```

### 3. Serial console tools

```bash
# Ubuntu / Debian
sudo apt install picocom minicom

# Arch Linux
sudo pacman -S picocom
```

Add your user to the `dialout` group so you can access `/dev/ttyUSB0` without `sudo`:

```bash
sudo usermod -aG dialout $USER
# log out and back in for this to take effect
```

---

## RTL generation

Generate `build/church_ti60_f225.il` (Amaranth RTLIL) and
`build/church_ti60_f225.v` (plain Verilog for Efinity) in one step:

```bash
python3 -m hardware.gen_rtlil build --ti60
```

Expected output:
```
Generated: build/church_ti60_f225.il
  File size: 2,071,590 bytes
  Lines: 73,326
  Verilog: build/church_ti60_f225.v
  Fixed 1 \$macc cell(s) → behavioural Verilog
```

The generator pipeline is:
1. **Amaranth → RTLIL** via `amaranth.back.rtlil.convert`
2. **Yosys** `proc; flatten; alumacc; clean; write_verilog -noattr` — lowers
   Amaranth primitives and merges adder trees
3. **`$macc` post-processor** (`hardware/gen_rtlil.py:_fix_macc_cells`) —
   Yosys's `alumacc` pass folds constant-coefficient multiplies into `\$macc`
   cells that `write_verilog` cannot emit as plain operators and that Efinity
   rejects.  The post-processor detects these cells (B_WIDTH=0, leading
   constant in A) and replaces each with a behavioural `assign` statement
   (`Y_signal = A_signal * constant`), which Efinity synthesises using its
   built-in multiplier primitives.

The output Verilog contains **zero `\$macc` instantiations** and imports
cleanly into Efinity 2026.1.

Quick module-load check:
```bash
python3 -c "from hardware.ti60_f225 import ChurchTi60F225; print('OK')"
```

---

## Build and flash

The full 9-step build sequence (including `patch_sapphire_init.py`, INIT_0 verification, Place & Route, and flash commands) is documented in **[hardware/soc_combined/BUILD_SOC_CM.md](../hardware/soc_combined/BUILD_SOC_CM.md)**. A short-form checklist is at **[docs/HARDWARE.md § 5. Firmware Build Steps](HARDWARE.md#5-firmware-build-steps)**.

Note: All Efinity synthesis commands must run on your local machine — the Efinity IDE is not available in Replit.

---

## UART serial console

USB port assignments and baud rates for the FT4232H interfaces are documented canonically at **[docs/HARDWARE.md § 2. USB Port Map](HARDWARE.md#2-usb-port-map)**. In summary: connect to `/dev/ttyUSB2` at 57,600 baud for the Sapphire SoC UART (CALLHOME output).

---

## Boot sequence

The Ti60 F225 boot sequence (Phase A synthesis, Phase B DMEM load, Phase C boot ROM execution) is documented in detail in **[docs/StartupCM.md](StartupCM.md)**. LED meanings at each boot step are at **[docs/HARDWARE.md § 3. LED Pin Assignments](HARDWARE.md#3-led-pin-assignments)**.

---

## MMIO register map

All IO devices are mapped at `0x40000000` (address bit 30 set, bit 31 clear).
The MMIO register selector is `addr[5:2]` (4-bit word index within the MMIO range).

| Sel | Address | Name | Dir | Boot NS slot | CRC seal |
|:----|:--------|:-----|:----|:-------------|:---------|
| 0 | `0x40000000` | `LED[0]` | R/W | 7 | `0x366A` |
| 1 | `0x40000004` | `LED[1]` | R/W | 7 | — |
| 2 | `0x40000008` | `LED[2]` | R/W | 7 | — |
| 3 | `0x4000000C` | `LED[3]` | R/W | 7 | — |
| 4 | `0x40000010` | `LED[4]` | R/W | 7 | — |
| 5 | `0x40000014` | `UART_TX` | W | 8 | `0x43A4` |
| 6 | `0x40000018` | `UART_STATUS` | R | 8 | — |
| 7 | `0x4000001C` | `UART_RX` | R | 8 | — |
| 8–9 | — | *(reserved)* | — | — | — |
| 10 | `0x40000028` | `BTN` | R | 9 | `0x0F00` |
| 11 | `0x4000002C` | `TIMER.TICKS_LO` | R | 10 | `0xEBC6` |
| 12 | `0x40000030` | `TIMER.TICKS_HI` | R | 10 | — |
| 13 | `0x40000034` | `TIMER.TOD_EPOCH` | R/W | 10 | — |
| 14 | `0x40000038` | `TIMER.ALARM_CMP` | R/W | 10 | — |
| 15 | `0x4000003C` | `TIMER.ALARM_CTL` | R/W | 10 | — |

CRC seals shown are the NS entry `word2_w3` values (CRC-16/CCITT over GT[24:0] + location + word2).

---

## IO devices

### LED (Boot NS Slot 7)

**Identity:**

| Property | Value |
|:---------|:------|
| MMIO base | `0x40000000` |
| Words | 5 (offsets 0–4, one per LED channel) |
| GT type | `GT_TYPE_INFORM` |
| Permissions | `R W` |
| `b_flag` | 1 |
| GT word 0 | `0x86800007` |
| CRC seal | `0x366A` |

**Register map:**

| Offset | Address | Name | Bits | Ti60 F225 pin | Active |
|:-------|:--------|:-----|:-----|:--------------|:-------|
| 0 | `0x40000000` | `LED[0]` | `[2:0]={B,G,R}` | `led0` | HIGH |
| 1 | `0x40000004` | `LED[1]` | `[2:0]={B,G,R}` | `led1` | HIGH |
| 2 | `0x40000008` | `LED[2]` | `[2:0]={B,G,R}` | `led2` | HIGH |
| 3 | `0x4000000C` | `LED[3]` | `[2:0]={B,G,R}` | `led3` | HIGH |
| 4 | `0x40000010` | `LED[4]` | `[2:0]={B,G,R}` | *(no pin)* | — |

Only bit 0 (R) drives a physical pin. The Ti60 F225 has **3 physical LEDs** (offsets 0–2, pins GPIOR_P_07/08/09); offsets 3 and 4 are register-only placeholders with no physical pin. Bits `[31:3]` ignored on write, read as zero.

**Usage:**
```
DWRITE DR_src, [CR_led + N]   ; N = 0..2 (physical LEDs), DR_src[0] = R (1 = LED on)
DREAD  DR_dst, [CR_led + N]   ; read back register value
```

**Pre-boot LED meanings (hardware status display):** See **[docs/HARDWARE.md § 3. LED Pin Assignments](HARDWARE.md#3-led-pin-assignments)** for the authoritative step-by-step guide. In summary:

| LED | GPIO pin | Pre-boot meaning |
|:----|:---------|:-----------------|
| led0 | GPIOR_P_07 | ON when Sapphire SoC is out of reset |
| led1 | GPIOR_P_08 | ON within ~1 ms when CM boot ROM completes (sticky) |
| led2 | GPIOR_P_09 | ON ~3 s after power-on when CM banner is sent; also ON on fault |

Post-boot: software controls all three physical LEDs via DWRITE to offsets 0–2.

---

### UART (Boot NS Slot 8)

**Identity:**

| Property | Value |
|:---------|:------|
| MMIO base | `0x40000014` |
| Words | 3 (offsets 0–2) |
| GT type | `GT_TYPE_INFORM` |
| Permissions | `R W` |
| `b_flag` | 1 |
| GT word 0 | `0x86800008` |
| CRC seal | `0x43A4` |
| Physical bridge | FTDI FT4232H interface 2, 57,600 baud — see [docs/HARDWARE.md § 2](HARDWARE.md#2-usb-port-map) |

**Register map:**

| Offset | Address | Name | Dir | Meaning |
|:-------|:--------|:-----|:----|:--------|
| 0 | `0x40000014` | `TX` | W | Byte to transmit (`[7:0]`); send when idle |
| 1 | `0x40000018` | `STATUS` | R | `[0]` = TX ready (`1`=idle, `0`=busy); `[31:1]`=0 |
| 2 | `0x4000001C` | `RX` | R | Received byte (`[7:0]`); `0x00` = empty |

**Usage:**
```
; Poll until ready, then send byte 'A'
uart_wait:
  DREAD  DR1, [CR_uart + 1]
  ANDI   DR1, DR1, #1
  BEQ    uart_wait
  MOVI   DR1, #0x41           ; 'A'
  DWRITE DR1, [CR_uart + 0]

; Receive byte
  DREAD  DR1, [CR_uart + 2]
```

The MMIO TX path shares the physical UART with the debug FSM (banner/halt/step/fault
messages). The debug FSM takes priority; MMIO TX sends when the debug FSM is not busy.

**Attenuation:**

| Attenuated GT | Perms | Use case |
|:--------------|:------|:---------|
| TX-only | `W` | Send-only thread (no status poll or RX) |
| RX+STATUS | `R` | Receive-only thread |
| Full | `R W` | Full UART access |

---

### BTN (Boot NS Slot 9)

**Identity:**

| Property | Value |
|:---------|:------|
| MMIO base | `0x40000028` |
| Words | 1 (offset 0 only) |
| GT type | `GT_TYPE_INFORM` |
| Permissions | `R` |
| `b_flag` | 1 |
| GT word 0 | `0x82800009` |
| CRC seal | `0x0F00` |
| Physical button | USER_PB (active-LOW, external pull-up) |

**Register map:**

| Offset | Address | Name | Dir | Meaning |
|:-------|:--------|:-----|:----|:--------|
| 0 | `0x40000028` | `BTN` | R | `[0]` = pressed (`1`=pressed); `[31:1]`=0 |

The hardware normalises the active-LOW signal so bit 0 is always `1` when the button
is held down, regardless of the physical polarity. The debouncer is a 3-stage
synchroniser; the register reflects the debounced level (not a pulse).

**Edge-detect pattern:**
```
btn_poll:
  DREAD DR1, [CR_btn + 0]          ; current state
  ; compare DR1[0] with saved DR2[0]
  ; rising edge (press)  = DR1[0]==1 and DR2[0]==0
  ; falling edge (release) = DR1[0]==0 and DR2[0]==1
  ; save DR1 → DR2 for next iteration
```

DWRITE against this GT faults with `PERMISSION` — no W permission is granted.

---

### TIMER (Boot NS Slot 10)

**Identity:**

| Property | Value |
|:---------|:------|
| MMIO base | `0x4000002C` |
| Words | 5 (offsets 0–4) |
| GT type | `GT_TYPE_INFORM` |
| Permissions | `R W` |
| `b_flag` | 1 |
| GT word 0 | `0x8680000A` |
| CRC seal | `0xEBC6` |
| Clock rate | 50 MHz (20 ns tick) |
| 32-bit TICKS_LO wrap | ~85.9 s |

**Register map:**

| Offset | Address | Name | Dir | Meaning |
|:-------|:--------|:-----|:----|:--------|
| 0 | `0x4000002C` | `TICKS_LO` | R | Low 32 bits of 64-bit free-running tick counter |
| 1 | `0x40000030` | `TICKS_HI` | R | High 32 bits of 64-bit tick counter |
| 2 | `0x40000034` | `TOD_EPOCH` | R/W | Unix time in seconds (set by boot or IDE) |
| 3 | `0x40000038` | `ALARM_CMP` | R/W | Alarm compare value (matched against `TICKS_LO`) |
| 4 | `0x4000003C` | `ALARM_CTL` | R/W | `[0]`=armed, `[1]`=fired (write 1 to bit 1 to clear) |

**Current time formula:**
```
current_unix = TOD_EPOCH + (TICKS_LO_now - TICKS_LO_at_boot) / 50_000_000
```

**Elapsed-time pattern:**
```
DREAD DR1, [CR_timer + 0]   ; TICKS_LO start
DREAD DR2, [CR_timer + 1]   ; TICKS_HI start
; ... work ...
DREAD DR3, [CR_timer + 0]   ; TICKS_LO end
DREAD DR4, [CR_timer + 1]   ; TICKS_HI end
; elapsed = DR3 - DR1 (32-bit, handles wrap)
```

**Alarm pattern:**
```
DREAD  DR1, [CR_timer + 0]      ; read current TICKS_LO
ADDI   DR1, DR1, #delay_ticks   ; target = now + delay
DWRITE DR1, [CR_timer + 3]      ; set ALARM_CMP
MOVI   DR2, #0x01
DWRITE DR2, [CR_timer + 4]      ; arm
alarm_poll:
  DREAD  DR2, [CR_timer + 4]
  ANDI   DR2, DR2, #0x02         ; test fired bit
  BEQ    alarm_poll
MOVI   DR3, #0x02
DWRITE DR3, [CR_timer + 4]      ; clear fired flag
```

---

## Additional IO port options

The Ti60 F225 Development Kit exposes the following GPIO banks for expansion:

| Bank | Standard | Notes |
|:-----|:---------|:------|
| Bank 3 | LVCMOS33 | Used for UART, LEDs, button; additional pins available |
| J5 / J6 expansion headers | LVCMOS33 | Free GPIO; assign in Efinity constraint file |
| JTAG header | — | On-board JTAG for Efinity Programmer |

To assign an expansion GPIO:
1. Add an `IO_LOC` and `IO_PORT` entry to your Efinity `.pdc` pin constraints file
2. Add the corresponding `Signal` to `ChurchTi60F225` and connect it in `elaborate()`
3. Re-synthesise, place-and-route, regenerate bitstream, and reflash

Available peripheral candidates for future integration:
- SPI flash (on-board, shared with bitstream; careful with CE timing)
- I2C sensors via expansion header
- HDMI differential pairs (available on Ti60 silicon; not currently routed in the design)
- Additional UART channels via Bank 3 free pins

---

## Troubleshooting

| Symptom | Likely cause | Fix |
|:--------|:-------------|:----|
| RTL generation fails | Import error in `hardware/` | Run module-load check (see above) |
| Synthesis timing fails at 50 MHz | Long combinational path | Lower target to 25 MHz or pipeline critical paths |
| `openFPGALoader` device not found | USB not enumerated | `lsusb | grep -i efinix`; check cable and driver |
| UART outputs nothing | TX/RX swapped, or wrong baud | Verify `uart_tx`/`uart_rx` pins in constraint file; confirm 115200 |
| LEDs don't respond post-boot | DWRITE offset wrong | Confirm offset 0–3 for Ti60; offset 4 has no physical pin |
| Button read always 0 | Debounce sync | Hold button down; the register is level (not pulse) |
| EFX_PNR crashes: `Unsupported value for family=` + SIGSEGV | Patch `2025.2.288.4.15` applied over base `2025.2.288.2.10` — incompatible combination | Upgrade to Efinity v2026.1 full release. Do **not** layer a `2025.2` patch on a `2025.2` base — they are not compatible. Synthesis (`efx_map`) succeeds but PNR hard-crashes at launch. |
| Efinity GUI splash crashes immediately on Chromebook Penguin | Qt/X11 not supported in the Penguin Debian container | Use headless CLI only: `efx_map` (synthesis), `efx_pnr` (place & route), `efx_pgm` (programming). The GUI is not supported on Penguin — this is confirmed by Efinix. `LIBGL_ALWAYS_SOFTWARE=1` works in Crostini but not Penguin. |
---
*Confidential — Kenneth Hamer-Hodges — April 2026*
