// Seed: 1872965121
`define pp_6 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  input id_5;
  inout id_4;
  input id_3;
  output id_2;
  inout id_1;
  logic id_6;
  logic id_7;
  always @(1) id_4 = id_6 << 1;
  genvar id_8;
  assign id_2[1] = 1'b0;
endmodule
