//! ARM Generic Interrupt Controller (GIC).

use arm_gic_driver::v2::{Ack, Gic, IntId, SGITarget, TargetList, TrapOp, VirtAddr};
use axplat::irq::{HandlerTable, IpiTarget, IrqHandler};
use kspin::SpinNoIrq;
use lazyinit::LazyInit;

/// The maximum number of IRQs.
const MAX_IRQ_COUNT: usize = 1024;

static GIC: LazyInit<SpinNoIrq<Gic>> = LazyInit::new();

static TRAP_OP: LazyInit<TrapOp> = LazyInit::new();

static IRQ_HANDLER_TABLE: HandlerTable<MAX_IRQ_COUNT> = HandlerTable::new();

/// Enables or disables the given IRQ.
pub fn set_enable(irq_num: usize, enabled: bool) {
    trace!("GIC set enable: {} {}", irq_num, enabled);
    let intid = unsafe { IntId::raw(irq_num as u32) };
    GIC.lock().set_irq_enable(intid, enabled);
}

/// Registers an IRQ handler for the given IRQ.
///
/// It also enables the IRQ if the registration succeeds. It returns `false`
/// if the registration failed.
pub fn register_handler(irq_num: usize, handler: IrqHandler) -> bool {
    if IRQ_HANDLER_TABLE.register_handler(irq_num, handler) {
        trace!("register handler IRQ {}", irq_num);
        set_enable(irq_num, true);
        return true;
    }
    false
}

/// Unregisters the IRQ handler for the given IRQ.
///
/// It also disables the IRQ if the unregistration succeeds. It returns the
/// existing handler if it is registered, `None` otherwise.
pub fn unregister_handler(irq_num: usize) -> Option<IrqHandler> {
    trace!("unregister handler IRQ {}", irq_num);
    set_enable(irq_num, false);
    IRQ_HANDLER_TABLE.unregister_handler(irq_num)
}

/// Handles the IRQ.
///
/// It is called by the common interrupt handler. It should look up in the
/// IRQ handler table and calls the corresponding handler. If necessary, it
/// also acknowledges the interrupt controller after handling.
pub fn handle_irq(_unused: usize) {
    let ack = TRAP_OP.ack();
    if ack.is_special() {
        return;
    }

    trace!("Handling IRQ: {ack:?}");

    let irq_num = match ack {
        Ack::Other(intid) => intid,
        Ack::SGI { intid, cpu_id: _ } => intid,
    };

    if !IRQ_HANDLER_TABLE.handle(irq_num.to_u32() as _) {
        warn!("Unhandled IRQ {:?}", irq_num);
    }

    if !ack.is_special() {
        TRAP_OP.eoi(ack);
        if TRAP_OP.eoi_mode_ns() {
            TRAP_OP.dir(ack);
        }
    }
}

/// Initializes GIC
pub fn init_gic(gicd_base: axplat::mem::VirtAddr, gicc_base: axplat::mem::VirtAddr) {
    info!("Initialize GICv2...");
    let gicd_base = VirtAddr::new(gicd_base.into());
    let gicc_base = VirtAddr::new(gicc_base.into());

    let mut gic = unsafe { Gic::new(gicd_base, gicc_base, None) };
    gic.init();

    GIC.init_once(SpinNoIrq::new(gic));
    let cpu = GIC.lock().cpu_interface();
    TRAP_OP.init_once(cpu.trap_operations());
}

/// Initializes GICC (for all CPUs).
///
/// It must be called after [`init_gic`].
pub fn init_gicc() {
    debug!("Initialize GIC CPU Interface...");
    let mut cpu = GIC.lock().cpu_interface();
    cpu.init_current_cpu();
    cpu.set_eoi_mode_ns(false);
}

/// Sends an inter-processor interrupt (IPI) to the specified target CPU or all CPUs.
pub fn send_ipi(irq_num: usize, target: IpiTarget) {
    match target {
        IpiTarget::Current { cpu_id: _ } => {
            GIC.lock()
                .send_sgi(IntId::sgi(irq_num as u32), SGITarget::Current);
        }
        IpiTarget::Other { cpu_id } => {
            let target_list = TargetList::new(&mut [cpu_id].into_iter());
            GIC.lock().send_sgi(
                IntId::sgi(irq_num as u32),
                SGITarget::TargetList(target_list),
            );
        }
        IpiTarget::AllExceptCurrent {
            cpu_id: _,
            cpu_num: _,
        } => {
            GIC.lock()
                .send_sgi(IntId::sgi(irq_num as u32), SGITarget::AllOther);
        }
    }
}

/// Default implementation of [`axplat::irq::IrqIf`] using the GIC.
#[macro_export]
macro_rules! irq_if_impl {
    ($name:ident) => {
        struct $name;

        #[impl_plat_interface]
        impl axplat::irq::IrqIf for $name {
            /// Enables or disables the given IRQ.
            fn set_enable(irq: usize, enabled: bool) {
                $crate::gic::set_enable(irq, enabled);
            }

            /// Registers an IRQ handler for the given IRQ.
            ///
            /// It also enables the IRQ if the registration succeeds. It returns `false`
            /// if the registration failed.
            fn register(irq: usize, handler: axplat::irq::IrqHandler) -> bool {
                $crate::gic::register_handler(irq, handler)
            }

            /// Unregisters the IRQ handler for the given IRQ.
            ///
            /// It also disables the IRQ if the unregistration succeeds. It returns the
            /// existing handler if it is registered, `None` otherwise.
            fn unregister(irq: usize) -> Option<axplat::irq::IrqHandler> {
                $crate::gic::unregister_handler(irq)
            }

            /// Handles the IRQ.
            ///
            /// It is called by the common interrupt handler. It should look up in the
            /// IRQ handler table and calls the corresponding handler. If necessary, it
            /// also acknowledges the interrupt controller after handling.
            fn handle(irq: usize) {
                $crate::gic::handle_irq(irq)
            }

            /// Sends an inter-processor interrupt (IPI) to the specified target CPU or all CPUs.
            fn send_ipi(irq_num: usize, target: axplat::irq::IpiTarget) {
                $crate::gic::send_ipi(irq_num, target);
            }
        }
    };
}
