ARM S0176
"DMBdWW Rfe DpAddrdR PosRR PodRW Wse"
Cycle=Rfe DpAddrdR PosRR PodRW Wse DMBdWW
Relax=[Wse,DMBdWW,Rfe]
Safe=PosRR PodRW DpAddrdR
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Ws
Orig=DMBdWW Rfe DpAddrdR PosRR PodRW Wse
{
%x0=x; %y0=y;
%y1=y; %z1=z; %x1=x;
}
 P0           | P1              ;
 MOV R0,#2    | LDR R0,[%y1]    ;
 STR R0,[%x0] | EOR R1,R0,R0    ;
 DMB          | LDR R2,[R1,%z1] ;
 MOV R1,#1    | LDR R3,[%z1]    ;
 STR R1,[%y0] | MOV R4,#1       ;
              | STR R4,[%x1]    ;
exists
(x=2 /\ 1:R0=1)
