// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_operator_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        this_p_read,
        p_read3,
        p_read14,
        p_read25,
        b_p_read,
        b_num_address0,
        b_num_ce0,
        b_num_q0,
        b_num_address1,
        b_num_ce1,
        b_num_q1,
        b_num_offset,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        grp_fu_12725_p_din0,
        grp_fu_12725_p_din1,
        grp_fu_12725_p_opcode,
        grp_fu_12725_p_dout0,
        grp_fu_12725_p_ce,
        grp_fu_4235_p_din0,
        grp_fu_4235_p_din1,
        grp_fu_4235_p_opcode,
        grp_fu_4235_p_dout0,
        grp_fu_4235_p_ce
);

parameter    ap_ST_fsm_state1 = 20'd1;
parameter    ap_ST_fsm_state2 = 20'd2;
parameter    ap_ST_fsm_state3 = 20'd4;
parameter    ap_ST_fsm_state4 = 20'd8;
parameter    ap_ST_fsm_state5 = 20'd16;
parameter    ap_ST_fsm_state6 = 20'd32;
parameter    ap_ST_fsm_state7 = 20'd64;
parameter    ap_ST_fsm_state8 = 20'd128;
parameter    ap_ST_fsm_state9 = 20'd256;
parameter    ap_ST_fsm_state10 = 20'd512;
parameter    ap_ST_fsm_state11 = 20'd1024;
parameter    ap_ST_fsm_state12 = 20'd2048;
parameter    ap_ST_fsm_state13 = 20'd4096;
parameter    ap_ST_fsm_state14 = 20'd8192;
parameter    ap_ST_fsm_state15 = 20'd16384;
parameter    ap_ST_fsm_state16 = 20'd32768;
parameter    ap_ST_fsm_state17 = 20'd65536;
parameter    ap_ST_fsm_state18 = 20'd131072;
parameter    ap_ST_fsm_state19 = 20'd262144;
parameter    ap_ST_fsm_state20 = 20'd524288;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] this_p_read;
input  [31:0] p_read3;
input  [31:0] p_read14;
input  [31:0] p_read25;
input  [31:0] b_p_read;
output  [12:0] b_num_address0;
output   b_num_ce0;
input  [31:0] b_num_q0;
output  [12:0] b_num_address1;
output   b_num_ce1;
input  [31:0] b_num_q1;
input  [11:0] b_num_offset;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] grp_fu_12725_p_din0;
output  [31:0] grp_fu_12725_p_din1;
output  [1:0] grp_fu_12725_p_opcode;
input  [31:0] grp_fu_12725_p_dout0;
output   grp_fu_12725_p_ce;
output  [31:0] grp_fu_4235_p_din0;
output  [31:0] grp_fu_4235_p_din1;
output  [4:0] grp_fu_4235_p_opcode;
input  [0:0] grp_fu_4235_p_dout0;
output   grp_fu_4235_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[12:0] b_num_address0;
reg b_num_ce0;
reg[12:0] b_num_address1;
reg b_num_ce1;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_233;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state7;
reg   [12:0] b_num_addr_reg_537;
reg   [12:0] b_num_addr_1_reg_543;
reg   [12:0] b_num_addr_2_reg_549;
wire   [0:0] icmp_ln61_fu_289_p2;
reg   [0:0] icmp_ln61_reg_555;
wire   [0:0] and_ln61_fu_330_p2;
reg   [0:0] and_ln61_reg_559;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln61_9_fu_336_p2;
reg   [0:0] icmp_ln61_9_reg_563;
wire   [0:0] icmp_ln61_10_fu_359_p2;
reg   [0:0] icmp_ln61_10_reg_567;
wire   [0:0] icmp_ln61_11_fu_365_p2;
reg   [0:0] icmp_ln61_11_reg_572;
wire   [0:0] and_ln61_2_fu_375_p2;
reg   [0:0] and_ln61_2_reg_577;
wire    ap_CS_fsm_state4;
wire   [1:0] trunc_ln138_fu_385_p1;
reg   [1:0] trunc_ln138_reg_581;
wire   [0:0] icmp_ln141_fu_389_p2;
reg   [0:0] icmp_ln141_reg_588;
wire   [0:0] icmp_ln144_fu_395_p2;
reg   [0:0] icmp_ln144_reg_592;
wire   [0:0] tmp_95_fu_401_p3;
reg   [0:0] tmp_95_reg_596;
wire    ap_CS_fsm_state6;
wire   [1:0] sub_ln117_fu_425_p2;
reg   [1:0] sub_ln117_reg_620;
reg   [31:0] b_num_load_7_reg_625;
reg   [0:0] tmp_96_reg_630;
reg   [31:0] b_num_load_9_reg_634;
wire    ap_CS_fsm_state8;
wire   [31:0] select_ln117_fu_441_p3;
wire    ap_CS_fsm_state11;
wire   [31:0] tmp_87_fu_453_p5;
reg   [31:0] b_num_load_4_reg_654;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
reg   [31:0] b_num_load_reg_669;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    grp_p_sum_2_fu_209_ap_start;
wire    grp_p_sum_2_fu_209_ap_done;
wire    grp_p_sum_2_fu_209_ap_idle;
wire    grp_p_sum_2_fu_209_ap_ready;
wire   [12:0] grp_p_sum_2_fu_209_b_num_address0;
wire    grp_p_sum_2_fu_209_b_num_ce0;
wire   [31:0] grp_p_sum_2_fu_209_ap_return_0;
wire   [31:0] grp_p_sum_2_fu_209_ap_return_1;
wire   [31:0] grp_p_sum_2_fu_209_ap_return_2;
wire   [31:0] grp_p_sum_2_fu_209_ap_return_3;
wire   [31:0] grp_p_sum_2_fu_209_grp_fu_221_p_din0;
wire   [31:0] grp_p_sum_2_fu_209_grp_fu_221_p_din1;
wire   [1:0] grp_p_sum_2_fu_209_grp_fu_221_p_opcode;
wire    grp_p_sum_2_fu_209_grp_fu_221_p_ce;
wire   [31:0] grp_p_sum_2_fu_209_grp_fu_226_p_din0;
wire   [31:0] grp_p_sum_2_fu_209_grp_fu_226_p_din1;
wire   [4:0] grp_p_sum_2_fu_209_grp_fu_226_p_opcode;
wire    grp_p_sum_2_fu_209_grp_fu_226_p_ce;
reg   [31:0] agg_result_num16_0_i_reg_130;
reg   [31:0] ap_phi_mux_agg_result_1_0_phi_fu_143_p12;
reg   [31:0] agg_result_1_0_reg_140;
wire    ap_CS_fsm_state14;
reg   [31:0] ap_phi_mux_agg_result_112_0_phi_fu_160_p12;
reg   [31:0] agg_result_112_0_reg_157;
reg   [31:0] ap_phi_mux_agg_result_12_0_phi_fu_178_p12;
reg   [31:0] agg_result_12_0_reg_175;
reg   [31:0] ap_phi_mux_agg_result_01_0_phi_fu_195_p12;
reg   [31:0] agg_result_01_0_reg_192;
reg    grp_p_sum_2_fu_209_ap_start_reg;
wire    ap_CS_fsm_state5;
wire   [63:0] zext_ln133_1_fu_262_p1;
wire   [63:0] zext_ln133_2_fu_273_p1;
wire   [63:0] zext_ln133_3_fu_284_p1;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state18;
reg   [31:0] grp_fu_221_p0;
reg   [31:0] grp_fu_221_p1;
reg   [31:0] grp_fu_226_p0;
reg   [31:0] grp_fu_226_p1;
wire   [10:0] trunc_ln133_fu_244_p1;
wire   [12:0] tmp_119_cast_fu_248_p3;
wire   [12:0] zext_ln133_fu_240_p1;
wire   [12:0] sub_ln133_fu_256_p2;
wire   [12:0] add_ln133_fu_267_p2;
wire   [12:0] add_ln133_1_fu_278_p2;
wire   [31:0] bitcast_ln61_fu_295_p1;
wire   [7:0] tmp_fu_298_p4;
wire   [22:0] trunc_ln61_fu_308_p1;
wire   [0:0] icmp_ln61_8_fu_318_p2;
wire   [0:0] icmp_ln61_7_fu_312_p2;
wire   [0:0] or_ln61_fu_324_p2;
wire   [31:0] bitcast_ln61_1_fu_341_p1;
wire   [7:0] tmp_84_fu_345_p4;
wire   [22:0] trunc_ln61_1_fu_355_p1;
wire   [0:0] or_ln61_1_fu_371_p2;
wire   [31:0] diff_p_fu_381_p2;
wire   [0:0] trunc_ln117_fu_438_p1;
wire   [1:0] tmp_87_fu_453_p4;
reg    grp_fu_221_ce;
reg    grp_fu_226_ce;
reg   [4:0] grp_fu_226_opcode;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [19:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'd1;
#0 grp_p_sum_2_fu_209_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

main_p_sum_2 grp_p_sum_2_fu_209(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_2_fu_209_ap_start),
    .ap_done(grp_p_sum_2_fu_209_ap_done),
    .ap_idle(grp_p_sum_2_fu_209_ap_idle),
    .ap_ready(grp_p_sum_2_fu_209_ap_ready),
    .p_read13(this_p_read),
    .p_read4(p_read3),
    .p_read25(p_read14),
    .p_read3(p_read25),
    .b_num_address0(grp_p_sum_2_fu_209_b_num_address0),
    .b_num_ce0(grp_p_sum_2_fu_209_b_num_ce0),
    .b_num_q0(b_num_q0),
    .b_num_offset(b_num_offset),
    .diff_p(trunc_ln138_reg_581),
    .ap_return_0(grp_p_sum_2_fu_209_ap_return_0),
    .ap_return_1(grp_p_sum_2_fu_209_ap_return_1),
    .ap_return_2(grp_p_sum_2_fu_209_ap_return_2),
    .ap_return_3(grp_p_sum_2_fu_209_ap_return_3),
    .grp_fu_221_p_din0(grp_p_sum_2_fu_209_grp_fu_221_p_din0),
    .grp_fu_221_p_din1(grp_p_sum_2_fu_209_grp_fu_221_p_din1),
    .grp_fu_221_p_opcode(grp_p_sum_2_fu_209_grp_fu_221_p_opcode),
    .grp_fu_221_p_dout0(grp_fu_12725_p_dout0),
    .grp_fu_221_p_ce(grp_p_sum_2_fu_209_grp_fu_221_p_ce),
    .grp_fu_226_p_din0(grp_p_sum_2_fu_209_grp_fu_226_p_din0),
    .grp_fu_226_p_din1(grp_p_sum_2_fu_209_grp_fu_226_p_din1),
    .grp_fu_226_p_opcode(grp_p_sum_2_fu_209_grp_fu_226_p_opcode),
    .grp_fu_226_p_dout0(grp_fu_4235_p_dout0),
    .grp_fu_226_p_ce(grp_p_sum_2_fu_209_grp_fu_226_p_ce)
);

main_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U1031(
    .din0(p_read3),
    .din1(p_read14),
    .din2(p_read25),
    .din3(tmp_87_fu_453_p4),
    .dout(tmp_87_fu_453_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_return_0_preg <= ap_phi_mux_agg_result_01_0_phi_fu_195_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_return_1_preg <= ap_phi_mux_agg_result_1_0_phi_fu_143_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_return_2_preg <= ap_phi_mux_agg_result_112_0_phi_fu_160_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_return_3_preg <= ap_phi_mux_agg_result_12_0_phi_fu_178_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_2_fu_209_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_p_sum_2_fu_209_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_2_fu_209_ap_ready == 1'b1)) begin
            grp_p_sum_2_fu_209_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd1 == and_ln61_2_fu_375_p2) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln61_9_reg_563 == 1'd1)) | ((1'b1 == ap_CS_fsm_state4) & (((icmp_ln141_fu_389_p2 == 1'd1) & (icmp_ln61_9_reg_563 == 1'd0)) | ((icmp_ln141_fu_389_p2 == 1'd1) & (1'd0 == and_ln61_2_fu_375_p2)))))) begin
        agg_result_01_0_reg_192 <= this_p_read;
    end else if (((grp_p_sum_2_fu_209_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        agg_result_01_0_reg_192 <= grp_p_sum_2_fu_209_ap_return_0;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17) | ((1'b1 == ap_CS_fsm_state14) & (((((tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (1'd0 == and_ln61_reg_559) & (1'd0 == and_ln61_2_reg_577)) | ((tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (1'd0 == and_ln61_reg_559) & (icmp_ln61_9_reg_563 == 1'd0))) | ((icmp_ln61_reg_555 == 1'd0) & (tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (1'd0 == and_ln61_2_reg_577))) | ((icmp_ln61_reg_555 == 1'd0) & (tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (icmp_ln61_9_reg_563 == 1'd0)))))) begin
        agg_result_01_0_reg_192 <= b_p_read;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd1 == and_ln61_2_fu_375_p2) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln61_9_reg_563 == 1'd1)) | ((1'b1 == ap_CS_fsm_state4) & (((icmp_ln141_fu_389_p2 == 1'd1) & (icmp_ln61_9_reg_563 == 1'd0)) | ((icmp_ln141_fu_389_p2 == 1'd1) & (1'd0 == and_ln61_2_fu_375_p2)))))) begin
        agg_result_112_0_reg_157 <= p_read14;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        agg_result_112_0_reg_157 <= b_num_q1;
    end else if (((grp_p_sum_2_fu_209_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        agg_result_112_0_reg_157 <= grp_p_sum_2_fu_209_ap_return_2;
    end else if (((1'b1 == ap_CS_fsm_state14) & (((((tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (1'd0 == and_ln61_reg_559) & (1'd0 == and_ln61_2_reg_577)) | ((tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (1'd0 == and_ln61_reg_559) & (icmp_ln61_9_reg_563 == 1'd0))) | ((icmp_ln61_reg_555 == 1'd0) & (tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (1'd0 == and_ln61_2_reg_577))) | ((icmp_ln61_reg_555 == 1'd0) & (tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (icmp_ln61_9_reg_563 == 1'd0))))) begin
        agg_result_112_0_reg_157 <= agg_result_num16_0_i_reg_130;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        agg_result_112_0_reg_157 <= b_num_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd1 == and_ln61_2_fu_375_p2) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln61_9_reg_563 == 1'd1)) | ((1'b1 == ap_CS_fsm_state4) & (((icmp_ln141_fu_389_p2 == 1'd1) & (icmp_ln61_9_reg_563 == 1'd0)) | ((icmp_ln141_fu_389_p2 == 1'd1) & (1'd0 == and_ln61_2_fu_375_p2)))))) begin
        agg_result_12_0_reg_175 <= p_read25;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        agg_result_12_0_reg_175 <= b_num_q0;
    end else if (((grp_p_sum_2_fu_209_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        agg_result_12_0_reg_175 <= grp_p_sum_2_fu_209_ap_return_3;
    end else if (((1'b1 == ap_CS_fsm_state14) & (((((tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (1'd0 == and_ln61_reg_559) & (1'd0 == and_ln61_2_reg_577)) | ((tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (1'd0 == and_ln61_reg_559) & (icmp_ln61_9_reg_563 == 1'd0))) | ((icmp_ln61_reg_555 == 1'd0) & (tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (1'd0 == and_ln61_2_reg_577))) | ((icmp_ln61_reg_555 == 1'd0) & (tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (icmp_ln61_9_reg_563 == 1'd0))))) begin
        agg_result_12_0_reg_175 <= grp_fu_12725_p_dout0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        agg_result_12_0_reg_175 <= b_num_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd1 == and_ln61_2_fu_375_p2) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln61_9_reg_563 == 1'd1)) | ((1'b1 == ap_CS_fsm_state4) & (((icmp_ln141_fu_389_p2 == 1'd1) & (icmp_ln61_9_reg_563 == 1'd0)) | ((icmp_ln141_fu_389_p2 == 1'd1) & (1'd0 == and_ln61_2_fu_375_p2)))))) begin
        agg_result_1_0_reg_140 <= p_read3;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        agg_result_1_0_reg_140 <= b_num_load_reg_669;
    end else if (((grp_p_sum_2_fu_209_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        agg_result_1_0_reg_140 <= grp_p_sum_2_fu_209_ap_return_1;
    end else if (((1'b1 == ap_CS_fsm_state14) & (((((tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (1'd0 == and_ln61_reg_559) & (1'd0 == and_ln61_2_reg_577)) | ((tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (1'd0 == and_ln61_reg_559) & (icmp_ln61_9_reg_563 == 1'd0))) | ((icmp_ln61_reg_555 == 1'd0) & (tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (1'd0 == and_ln61_2_reg_577))) | ((icmp_ln61_reg_555 == 1'd0) & (tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (icmp_ln61_9_reg_563 == 1'd0))))) begin
        agg_result_1_0_reg_140 <= b_num_load_7_reg_625;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        agg_result_1_0_reg_140 <= b_num_load_4_reg_654;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_96_reg_630 == 1'd1))) begin
        agg_result_num16_0_i_reg_130 <= reg_233;
    end else if (((1'b1 == ap_CS_fsm_state11) & (tmp_96_reg_630 == 1'd0))) begin
        agg_result_num16_0_i_reg_130 <= grp_fu_12725_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln61_9_reg_563 == 1'd1))) begin
        and_ln61_2_reg_577 <= and_ln61_2_fu_375_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln61_reg_555 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        and_ln61_reg_559 <= and_ln61_fu_330_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        b_num_addr_1_reg_543 <= zext_ln133_2_fu_273_p1;
        b_num_addr_2_reg_549 <= zext_ln133_3_fu_284_p1;
        b_num_addr_reg_537 <= zext_ln133_1_fu_262_p1;
        icmp_ln61_reg_555 <= icmp_ln61_fu_289_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        b_num_load_4_reg_654 <= b_num_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        b_num_load_7_reg_625 <= b_num_q1;
        sub_ln117_reg_620 <= sub_ln117_fu_425_p2;
        tmp_96_reg_630 <= sub_ln117_fu_425_p2[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        b_num_load_9_reg_634 <= b_num_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        b_num_load_reg_669 <= b_num_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((1'd0 == and_ln61_2_fu_375_p2) | (icmp_ln61_9_reg_563 == 1'd0)))) begin
        icmp_ln141_reg_588 <= icmp_ln141_fu_389_p2;
        trunc_ln138_reg_581 <= trunc_ln138_fu_385_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (((icmp_ln141_fu_389_p2 == 1'd0) & (icmp_ln61_9_reg_563 == 1'd0)) | ((icmp_ln141_fu_389_p2 == 1'd0) & (1'd0 == and_ln61_2_fu_375_p2))))) begin
        icmp_ln144_reg_592 <= icmp_ln144_fu_395_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        icmp_ln61_10_reg_567 <= icmp_ln61_10_fu_359_p2;
        icmp_ln61_11_reg_572 <= icmp_ln61_11_fu_365_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ((icmp_ln61_reg_555 == 1'd0) | (1'd0 == and_ln61_fu_330_p2)))) begin
        icmp_ln61_9_reg_563 <= icmp_ln61_9_fu_336_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_233 <= b_num_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (((icmp_ln144_fu_395_p2 == 1'd0) & (icmp_ln141_fu_389_p2 == 1'd0) & (icmp_ln61_9_reg_563 == 1'd0)) | ((icmp_ln144_fu_395_p2 == 1'd0) & (icmp_ln141_fu_389_p2 == 1'd0) & (1'd0 == and_ln61_2_fu_375_p2))))) begin
        tmp_95_reg_596 <= diff_p_fu_381_p2[32'd31];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_p_sum_2_fu_209_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (((((tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (1'd0 == and_ln61_reg_559) & (1'd0 == and_ln61_2_reg_577)) | ((tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (1'd0 == and_ln61_reg_559) & (icmp_ln61_9_reg_563 == 1'd0))) | ((icmp_ln61_reg_555 == 1'd0) & (tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (1'd0 == and_ln61_2_reg_577))) | ((icmp_ln61_reg_555 == 1'd0) & (tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (icmp_ln61_9_reg_563 == 1'd0))))) begin
        ap_phi_mux_agg_result_01_0_phi_fu_195_p12 = b_p_read;
    end else begin
        ap_phi_mux_agg_result_01_0_phi_fu_195_p12 = agg_result_01_0_reg_192;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (((((tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (1'd0 == and_ln61_reg_559) & (1'd0 == and_ln61_2_reg_577)) | ((tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (1'd0 == and_ln61_reg_559) & (icmp_ln61_9_reg_563 == 1'd0))) | ((icmp_ln61_reg_555 == 1'd0) & (tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (1'd0 == and_ln61_2_reg_577))) | ((icmp_ln61_reg_555 == 1'd0) & (tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (icmp_ln61_9_reg_563 == 1'd0))))) begin
        ap_phi_mux_agg_result_112_0_phi_fu_160_p12 = agg_result_num16_0_i_reg_130;
    end else begin
        ap_phi_mux_agg_result_112_0_phi_fu_160_p12 = agg_result_112_0_reg_157;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (((((tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (1'd0 == and_ln61_reg_559) & (1'd0 == and_ln61_2_reg_577)) | ((tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (1'd0 == and_ln61_reg_559) & (icmp_ln61_9_reg_563 == 1'd0))) | ((icmp_ln61_reg_555 == 1'd0) & (tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (1'd0 == and_ln61_2_reg_577))) | ((icmp_ln61_reg_555 == 1'd0) & (tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (icmp_ln61_9_reg_563 == 1'd0))))) begin
        ap_phi_mux_agg_result_12_0_phi_fu_178_p12 = grp_fu_12725_p_dout0;
    end else begin
        ap_phi_mux_agg_result_12_0_phi_fu_178_p12 = agg_result_12_0_reg_175;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (((((tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (1'd0 == and_ln61_reg_559) & (1'd0 == and_ln61_2_reg_577)) | ((tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (1'd0 == and_ln61_reg_559) & (icmp_ln61_9_reg_563 == 1'd0))) | ((icmp_ln61_reg_555 == 1'd0) & (tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (1'd0 == and_ln61_2_reg_577))) | ((icmp_ln61_reg_555 == 1'd0) & (tmp_95_reg_596 == 1'd1) & (icmp_ln144_reg_592 == 1'd0) & (icmp_ln141_reg_588 == 1'd0) & (icmp_ln61_9_reg_563 == 1'd0))))) begin
        ap_phi_mux_agg_result_1_0_phi_fu_143_p12 = b_num_load_7_reg_625;
    end else begin
        ap_phi_mux_agg_result_1_0_phi_fu_143_p12 = agg_result_1_0_reg_140;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_return_0 = ap_phi_mux_agg_result_01_0_phi_fu_195_p12;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_return_1 = ap_phi_mux_agg_result_1_0_phi_fu_143_p12;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_return_2 = ap_phi_mux_agg_result_112_0_phi_fu_160_p12;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_return_3 = ap_phi_mux_agg_result_12_0_phi_fu_178_p12;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        b_num_address0 = b_num_addr_2_reg_549;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state4))) begin
        b_num_address0 = b_num_addr_1_reg_543;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state15))) begin
        b_num_address0 = b_num_addr_reg_537;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        b_num_address0 = grp_p_sum_2_fu_209_b_num_address0;
    end else begin
        b_num_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        b_num_address1 = b_num_addr_1_reg_543;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state16))) begin
        b_num_address1 = b_num_addr_2_reg_549;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state4))) begin
        b_num_address1 = b_num_addr_reg_537;
    end else begin
        b_num_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state4))) begin
        b_num_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        b_num_ce0 = grp_p_sum_2_fu_209_b_num_ce0;
    end else begin
        b_num_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state4))) begin
        b_num_ce1 = 1'b1;
    end else begin
        b_num_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_221_ce = grp_p_sum_2_fu_209_grp_fu_221_p_ce;
    end else begin
        grp_fu_221_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_221_p0 = grp_p_sum_2_fu_209_grp_fu_221_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_221_p0 = b_num_load_9_reg_634;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_221_p0 = reg_233;
    end else begin
        grp_fu_221_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_221_p1 = grp_p_sum_2_fu_209_grp_fu_221_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_221_p1 = tmp_87_fu_453_p5;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_221_p1 = select_ln117_fu_441_p3;
    end else begin
        grp_fu_221_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_226_ce = grp_p_sum_2_fu_209_grp_fu_226_p_ce;
    end else begin
        grp_fu_226_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_226_opcode = grp_p_sum_2_fu_209_grp_fu_226_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln61_fu_289_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_226_opcode = 5'd1;
    end else begin
        grp_fu_226_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_226_p0 = grp_p_sum_2_fu_209_grp_fu_226_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_226_p0 = b_num_q0;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_226_p0 = p_read3;
    end else begin
        grp_fu_226_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_226_p1 = grp_p_sum_2_fu_209_grp_fu_226_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_226_p1 = 32'd0;
    end else begin
        grp_fu_226_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (((icmp_ln61_reg_555 == 1'd0) & (icmp_ln61_9_fu_336_p2 == 1'd0)) | ((1'd0 == and_ln61_fu_330_p2) & (icmp_ln61_9_fu_336_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((1'b1 == ap_CS_fsm_state2) & (((icmp_ln61_reg_555 == 1'd0) & (icmp_ln61_9_fu_336_p2 == 1'd1)) | ((1'd0 == and_ln61_fu_330_p2) & (icmp_ln61_9_fu_336_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (((tmp_95_fu_401_p3 == 1'd1) & (icmp_ln144_fu_395_p2 == 1'd0) & (icmp_ln141_fu_389_p2 == 1'd0) & (icmp_ln61_9_reg_563 == 1'd0)) | ((tmp_95_fu_401_p3 == 1'd1) & (icmp_ln144_fu_395_p2 == 1'd0) & (icmp_ln141_fu_389_p2 == 1'd0) & (1'd0 == and_ln61_2_fu_375_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((1'b1 == ap_CS_fsm_state4) & (((tmp_95_fu_401_p3 == 1'd0) & (icmp_ln144_fu_395_p2 == 1'd0) & (icmp_ln141_fu_389_p2 == 1'd0) & (icmp_ln61_9_reg_563 == 1'd0)) | ((tmp_95_fu_401_p3 == 1'd0) & (icmp_ln144_fu_395_p2 == 1'd0) & (icmp_ln141_fu_389_p2 == 1'd0) & (1'd0 == and_ln61_2_fu_375_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((1'b1 == ap_CS_fsm_state4) & (((icmp_ln144_fu_395_p2 == 1'd1) & (icmp_ln141_fu_389_p2 == 1'd0) & (icmp_ln61_9_reg_563 == 1'd0)) | ((icmp_ln144_fu_395_p2 == 1'd1) & (icmp_ln141_fu_389_p2 == 1'd0) & (1'd0 == and_ln61_2_fu_375_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_p_sum_2_fu_209_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (tmp_96_reg_630 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln133_1_fu_278_p2 = (sub_ln133_fu_256_p2 + 13'd2);

assign add_ln133_fu_267_p2 = (sub_ln133_fu_256_p2 + 13'd1);

assign and_ln61_2_fu_375_p2 = (or_ln61_1_fu_371_p2 & grp_fu_4235_p_dout0);

assign and_ln61_fu_330_p2 = (or_ln61_fu_324_p2 & grp_fu_4235_p_dout0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign bitcast_ln61_1_fu_341_p1 = b_num_q0;

assign bitcast_ln61_fu_295_p1 = p_read3;

assign diff_p_fu_381_p2 = (this_p_read - b_p_read);

assign grp_fu_12725_p_ce = grp_fu_221_ce;

assign grp_fu_12725_p_din0 = grp_fu_221_p0;

assign grp_fu_12725_p_din1 = grp_fu_221_p1;

assign grp_fu_12725_p_opcode = 2'd0;

assign grp_fu_4235_p_ce = grp_fu_226_ce;

assign grp_fu_4235_p_din0 = grp_fu_226_p0;

assign grp_fu_4235_p_din1 = grp_fu_226_p1;

assign grp_fu_4235_p_opcode = grp_fu_226_opcode;

assign grp_p_sum_2_fu_209_ap_start = grp_p_sum_2_fu_209_ap_start_reg;

assign icmp_ln141_fu_389_p2 = (($signed(diff_p_fu_381_p2) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign icmp_ln144_fu_395_p2 = (($signed(diff_p_fu_381_p2) < $signed(32'd4294967294)) ? 1'b1 : 1'b0);

assign icmp_ln61_10_fu_359_p2 = ((tmp_84_fu_345_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln61_11_fu_365_p2 = ((trunc_ln61_1_fu_355_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln61_7_fu_312_p2 = ((tmp_fu_298_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln61_8_fu_318_p2 = ((trunc_ln61_fu_308_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln61_9_fu_336_p2 = ((b_p_read == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_289_p2 = ((this_p_read == 32'd0) ? 1'b1 : 1'b0);

assign or_ln61_1_fu_371_p2 = (icmp_ln61_11_reg_572 | icmp_ln61_10_reg_567);

assign or_ln61_fu_324_p2 = (icmp_ln61_8_fu_318_p2 | icmp_ln61_7_fu_312_p2);

assign select_ln117_fu_441_p3 = ((trunc_ln117_fu_438_p1[0:0] == 1'b1) ? p_read3 : p_read14);

assign sub_ln117_fu_425_p2 = (2'd0 - trunc_ln138_reg_581);

assign sub_ln133_fu_256_p2 = (tmp_119_cast_fu_248_p3 - zext_ln133_fu_240_p1);

assign tmp_119_cast_fu_248_p3 = {{trunc_ln133_fu_244_p1}, {2'd0}};

assign tmp_84_fu_345_p4 = {{bitcast_ln61_1_fu_341_p1[30:23]}};

assign tmp_87_fu_453_p4 = (trunc_ln138_reg_581 ^ 2'd2);

assign tmp_95_fu_401_p3 = diff_p_fu_381_p2[32'd31];

assign tmp_fu_298_p4 = {{bitcast_ln61_fu_295_p1[30:23]}};

assign trunc_ln117_fu_438_p1 = sub_ln117_reg_620[0:0];

assign trunc_ln133_fu_244_p1 = b_num_offset[10:0];

assign trunc_ln138_fu_385_p1 = diff_p_fu_381_p2[1:0];

assign trunc_ln61_1_fu_355_p1 = bitcast_ln61_1_fu_341_p1[22:0];

assign trunc_ln61_fu_308_p1 = bitcast_ln61_fu_295_p1[22:0];

assign zext_ln133_1_fu_262_p1 = sub_ln133_fu_256_p2;

assign zext_ln133_2_fu_273_p1 = add_ln133_fu_267_p2;

assign zext_ln133_3_fu_284_p1 = add_ln133_1_fu_278_p2;

assign zext_ln133_fu_240_p1 = b_num_offset;

endmodule //main_operator_3
