# Tiny Tapeout project information
project:
  title:        "8-bit Unsigned Divider"
  author:       "MODALAVALASA TARUN"
  discord:      ""  # Optional
  description:  "An 8-bit unsigned divider that calculates quotient and remainder"
  language:     "Verilog"
  clock_hz:     0       # Leave as 0 unless you're using a specific clock rate
  tiles:        "1x1"

  top_module:   "tt_um_unsigned_divider"

  source_files:
    - "project.v"

pinout:
  # Inputs
  ui[0]: "Dividend bit 0"
  ui[1]: "Dividend bit 1"
  ui[2]: "Dividend bit 2"
  ui[3]: "Dividend bit 3"
  ui[4]: "Dividend bit 4"
  ui[5]: "Dividend bit 5"
  ui[6]: "Dividend bit 6"
  ui[7]: "Dividend bit 7"

  # Outputs (example: quotient in upper nibble, remainder in lower nibble)
  uo[0]: "Remainder bit 0"
  uo[1]: "Remainder bit 1"
  uo[2]: "Remainder bit 2"
  uo[3]: "Remainder bit 3"
  uo[4]: "Quotient bit 0"
  uo[5]: "Quotient bit 1"
  uo[6]: "Quotient bit 2"
  uo[7]: "Quotient bit 3"

  # Bidirectional pins
  uio[0]: "Divisor bit 0"
  uio[1]: "Divisor bit 1"
  uio[2]: "Divisor bit 2"
  uio[3]: "Divisor bit 3"
  uio[4]: "Divisor bit 4"
  uio[5]: "Divisor bit 5"
  uio[6]: "Divisor bit 6"
  uio[7]: "Divisor bit 7"

# Do not change!
yaml_version: 6
