(export (version D)
  (design
    (source /home/nick/git-projects/fpga-gb-framebuffer/pcb/fpga-gb-framebuffer.sch)
    (date "Wed 16 Jan 2019 22:31:50 GMT")
    (tool "Eeschema 5.0.1")
    (sheet (number 1) (name /) (tstamps /)
      (title_block
        (title)
        (company)
        (rev)
        (date)
        (source fpga-gb-framebuffer.sch)
        (comment (number 1) (value ""))
        (comment (number 2) (value ""))
        (comment (number 3) (value ""))
        (comment (number 4) (value "")))))
  (components
    (comp (ref GB_LCD1)
      (value Conn_02x09_Counter_Clockwise)
      (footprint library:PinHeader_2x09_P2.54mm_Vertical)
      (datasheet ~)
      (libsource (lib Connector_Generic) (part Conn_02x09_Odd_Even) (description "Generic connector, double row, 02x09, odd/even pin numbering scheme (row 1 odd numbers, row 2 even numbers), script generated (kicad-library-utils/schlib/autogen/connector/)"))
      (sheetpath (names /) (tstamps /))
      (tstamp 5C3B8763))
    (comp (ref R1)
      (value 510)
      (footprint library:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal)
      (datasheet ~)
      (fields
        (field (name Spice_Model) 510)
        (field (name Spice_Netlist_Enabled) Y)
        (field (name Spice_Primitive) R))
      (libsource (lib Device) (part R) (description Resistor))
      (sheetpath (names /) (tstamps /))
      (tstamp 5C3B8886))
    (comp (ref R2)
      (value 1k)
      (footprint library:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal)
      (datasheet ~)
      (fields
        (field (name Spice_Model) 1k)
        (field (name Spice_Netlist_Enabled) Y)
        (field (name Spice_Primitive) R))
      (libsource (lib Device) (part R) (description Resistor))
      (sheetpath (names /) (tstamps /))
      (tstamp 5C3B8B39))
    (comp (ref R5)
      (value 510)
      (footprint library:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal)
      (datasheet ~)
      (fields
        (field (name Spice_Model) 510)
        (field (name Spice_Netlist_Enabled) Y)
        (field (name Spice_Primitive) R))
      (libsource (lib Device) (part R) (description Resistor))
      (sheetpath (names /) (tstamps /))
      (tstamp 5C3B9719))
    (comp (ref R6)
      (value 1k)
      (footprint library:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal)
      (datasheet ~)
      (fields
        (field (name Spice_Model) 1k)
        (field (name Spice_Netlist_Enabled) Y)
        (field (name Spice_Primitive) R))
      (libsource (lib Device) (part R) (description Resistor))
      (sheetpath (names /) (tstamps /))
      (tstamp 5C3B9722))
    (comp (ref R3)
      (value 510)
      (footprint library:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal)
      (datasheet ~)
      (fields
        (field (name Spice_Model) 510)
        (field (name Spice_Netlist_Enabled) Y)
        (field (name Spice_Primitive) R))
      (libsource (lib Device) (part R) (description Resistor))
      (sheetpath (names /) (tstamps /))
      (tstamp 5C3B9C9F))
    (comp (ref R4)
      (value 1k)
      (footprint library:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal)
      (datasheet ~)
      (fields
        (field (name Spice_Model) 1k)
        (field (name Spice_Netlist_Enabled) Y)
        (field (name Spice_Primitive) R))
      (libsource (lib Device) (part R) (description Resistor))
      (sheetpath (names /) (tstamps /))
      (tstamp 5C3B9CA8))
    (comp (ref TinyFPGA_BX1)
      (value FPGA)
      (footprint pcb:TinyFPGA_BX)
      (datasheet ~)
      (libsource (lib TinyFPGA_BX) (part TinyFPGA_BX) (description "Generic connector, double row, 02x14, counter clockwise pin numbering scheme (similar to DIP packge numbering), script generated (kicad-library-utils/schlib/autogen/connector/)"))
      (sheetpath (names /) (tstamps /))
      (tstamp 5C3BA172))
    (comp (ref VGA1)
      (value VGA)
      (footprint library:DSUB-15-HD_Female_Vertical_P2.29x1.98mm_MountingHoles)
      (datasheet ~)
      (libsource (lib Connector) (part DB15_Female_HighDensity) (description "15-pin female D-SUB connector, High density (3 columns), Triple Row, Generic, VGA-connector"))
      (sheetpath (names /) (tstamps /))
      (tstamp 5C3BA5BF))
    (comp (ref R7)
      (value 510)
      (footprint library:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal)
      (datasheet ~)
      (fields
        (field (name Spice_Model) 510)
        (field (name Spice_Netlist_Enabled) Y)
        (field (name Spice_Primitive) R))
      (libsource (lib Device) (part R) (description Resistor))
      (sheetpath (names /) (tstamps /))
      (tstamp 5C3BAA88))
    (comp (ref R8)
      (value 1k)
      (footprint library:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal)
      (datasheet ~)
      (fields
        (field (name Spice_Model) 1k)
        (field (name Spice_Netlist_Enabled) Y)
        (field (name Spice_Primitive) R))
      (libsource (lib Device) (part R) (description Resistor))
      (sheetpath (names /) (tstamps /))
      (tstamp 5C3BAA91))
    (comp (ref R10)
      (value 470)
      (footprint library:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal)
      (datasheet ~)
      (libsource (lib Device) (part R) (description Resistor))
      (sheetpath (names /) (tstamps /))
      (tstamp 5C3C361C))
    (comp (ref R9)
      (value 1k)
      (footprint library:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal)
      (datasheet ~)
      (libsource (lib Device) (part R) (description Resistor))
      (sheetpath (names /) (tstamps /))
      (tstamp 5C3C3676))
    (comp (ref R11)
      (value 10k)
      (footprint library:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal)
      (datasheet ~)
      (libsource (lib Device) (part R) (description Resistor))
      (sheetpath (names /) (tstamps /))
      (tstamp 5C3C36DD))
    (comp (ref R13)
      (value 470)
      (footprint library:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal)
      (datasheet ~)
      (libsource (lib Device) (part R) (description Resistor))
      (sheetpath (names /) (tstamps /))
      (tstamp 5C3C4EDB))
    (comp (ref R12)
      (value 1k)
      (footprint library:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal)
      (datasheet ~)
      (libsource (lib Device) (part R) (description Resistor))
      (sheetpath (names /) (tstamps /))
      (tstamp 5C3C4EE1))
    (comp (ref R14)
      (value 10k)
      (footprint library:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal)
      (datasheet ~)
      (libsource (lib Device) (part R) (description Resistor))
      (sheetpath (names /) (tstamps /))
      (tstamp 5C3C4EE7))
    (comp (ref R16)
      (value 470)
      (footprint library:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal)
      (datasheet ~)
      (libsource (lib Device) (part R) (description Resistor))
      (sheetpath (names /) (tstamps /))
      (tstamp 5C3C5070))
    (comp (ref R15)
      (value 1k)
      (footprint library:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal)
      (datasheet ~)
      (libsource (lib Device) (part R) (description Resistor))
      (sheetpath (names /) (tstamps /))
      (tstamp 5C3C5076))
    (comp (ref R17)
      (value 10k)
      (footprint library:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal)
      (datasheet ~)
      (libsource (lib Device) (part R) (description Resistor))
      (sheetpath (names /) (tstamps /))
      (tstamp 5C3C507C)))
  (libparts
    (libpart (lib Connector) (part DB15_Female_HighDensity)
      (description "15-pin female D-SUB connector, High density (3 columns), Triple Row, Generic, VGA-connector")
      (docs " ~")
      (footprints
        (fp DSUB*Female*))
      (fields
        (field (name Reference) J)
        (field (name Value) DB15_Female_HighDensity))
      (pins
        (pin (num 1) (name ~) (type passive))
        (pin (num 2) (name ~) (type passive))
        (pin (num 3) (name ~) (type passive))
        (pin (num 4) (name ~) (type passive))
        (pin (num 5) (name ~) (type passive))
        (pin (num 6) (name ~) (type passive))
        (pin (num 7) (name ~) (type passive))
        (pin (num 8) (name ~) (type passive))
        (pin (num 9) (name ~) (type passive))
        (pin (num 10) (name ~) (type passive))
        (pin (num 11) (name ~) (type passive))
        (pin (num 12) (name ~) (type passive))
        (pin (num 13) (name ~) (type passive))
        (pin (num 14) (name ~) (type passive))
        (pin (num 15) (name ~) (type passive))))
    (libpart (lib Connector_Generic) (part Conn_02x09_Odd_Even)
      (description "Generic connector, double row, 02x09, odd/even pin numbering scheme (row 1 odd numbers, row 2 even numbers), script generated (kicad-library-utils/schlib/autogen/connector/)")
      (docs ~)
      (footprints
        (fp Connector*:*_2x??_*))
      (fields
        (field (name Reference) J)
        (field (name Value) Conn_02x09_Odd_Even))
      (pins
        (pin (num 1) (name Pin_1) (type passive))
        (pin (num 2) (name Pin_2) (type passive))
        (pin (num 3) (name Pin_3) (type passive))
        (pin (num 4) (name Pin_4) (type passive))
        (pin (num 5) (name Pin_5) (type passive))
        (pin (num 6) (name Pin_6) (type passive))
        (pin (num 7) (name Pin_7) (type passive))
        (pin (num 8) (name Pin_8) (type passive))
        (pin (num 9) (name Pin_9) (type passive))
        (pin (num 10) (name Pin_10) (type passive))
        (pin (num 11) (name Pin_11) (type passive))
        (pin (num 12) (name Pin_12) (type passive))
        (pin (num 13) (name Pin_13) (type passive))
        (pin (num 14) (name Pin_14) (type passive))
        (pin (num 15) (name Pin_15) (type passive))
        (pin (num 16) (name Pin_16) (type passive))
        (pin (num 17) (name Pin_17) (type passive))
        (pin (num 18) (name Pin_18) (type passive))))
    (libpart (lib Device) (part R)
      (description Resistor)
      (docs ~)
      (footprints
        (fp R_*))
      (fields
        (field (name Reference) R)
        (field (name Value) R))
      (pins
        (pin (num 1) (name ~) (type passive))
        (pin (num 2) (name ~) (type passive))))
    (libpart (lib TinyFPGA_BX) (part TinyFPGA_BX)
      (description "Generic connector, double row, 02x14, counter clockwise pin numbering scheme (similar to DIP packge numbering), script generated (kicad-library-utils/schlib/autogen/connector/)")
      (docs ~)
      (footprints
        (fp TinyFPGA_BX))
      (fields
        (field (name Reference) J)
        (field (name Value) TinyFPGA_BX))
      (pins
        (pin (num 1) (name GND) (type passive))
        (pin (num 2) (name 1) (type passive))
        (pin (num 3) (name 2) (type passive))
        (pin (num 4) (name 3) (type passive))
        (pin (num 5) (name 4) (type passive))
        (pin (num 6) (name 5) (type passive))
        (pin (num 7) (name 6) (type passive))
        (pin (num 8) (name 7) (type passive))
        (pin (num 9) (name 8) (type passive))
        (pin (num 10) (name 9) (type passive))
        (pin (num 11) (name 10) (type passive))
        (pin (num 12) (name 11) (type passive))
        (pin (num 13) (name 12) (type passive))
        (pin (num 14) (name 13) (type passive))
        (pin (num 15) (name 14) (type passive))
        (pin (num 16) (name 15) (type passive))
        (pin (num 17) (name 16) (type passive))
        (pin (num 18) (name 17) (type passive))
        (pin (num 19) (name 18) (type passive))
        (pin (num 20) (name 19) (type passive))
        (pin (num 21) (name 20) (type passive))
        (pin (num 22) (name 21) (type passive))
        (pin (num 23) (name 22) (type passive))
        (pin (num 24) (name 23) (type passive))
        (pin (num 25) (name 24) (type passive))
        (pin (num 26) (name 3.3v) (type passive))
        (pin (num 27) (name GND) (type passive))
        (pin (num 28) (name VIN) (type passive)))))
  (libraries
    (library (logical Connector)
      (uri /usr/share/kicad/library/Connector.lib))
    (library (logical Connector_Generic)
      (uri /usr/share/kicad/library/Connector_Generic.lib))
    (library (logical Device)
      (uri /usr/share/kicad/library/Device.lib))
    (library (logical TinyFPGA_BX)
      (uri /home/nick/git-projects/fpga-gb-framebuffer/pcb/TinyFPGA_BX.lib)))
  (nets
    (net (code 1) (name IN_DATA_0)
      (node (ref TinyFPGA_BX1) (pin 6))
      (node (ref R1) (pin 2))
      (node (ref R2) (pin 1)))
    (net (code 2) (name GB_GND)
      (node (ref R14) (pin 2))
      (node (ref R17) (pin 2))
      (node (ref R11) (pin 2))
      (node (ref GB_LCD1) (pin 1))
      (node (ref TinyFPGA_BX1) (pin 1))
      (node (ref R4) (pin 2))
      (node (ref VGA1) (pin 10))
      (node (ref R2) (pin 2))
      (node (ref R6) (pin 2))
      (node (ref VGA1) (pin 5))
      (node (ref VGA1) (pin 6))
      (node (ref VGA1) (pin 7))
      (node (ref VGA1) (pin 8))
      (node (ref R8) (pin 2)))
    (net (code 3) (name "Net-(VGA1-Pad9)")
      (node (ref VGA1) (pin 9)))
    (net (code 4) (name GB_VSYNC)
      (node (ref GB_LCD1) (pin 13))
      (node (ref R7) (pin 1)))
    (net (code 5) (name "Net-(VGA1-Pad4)")
      (node (ref VGA1) (pin 4)))
    (net (code 6) (name IN_PIXEL_CLK)
      (node (ref R5) (pin 2))
      (node (ref R6) (pin 1))
      (node (ref TinyFPGA_BX1) (pin 11)))
    (net (code 7) (name GB_HSYNC)
      (node (ref GB_LCD1) (pin 4)))
    (net (code 8) (name "Net-(GB_LCD1-Pad10)")
      (node (ref GB_LCD1) (pin 10)))
    (net (code 9) (name "Net-(GB_LCD1-Pad11)")
      (node (ref GB_LCD1) (pin 11)))
    (net (code 10) (name "Net-(GB_LCD1-Pad12)")
      (node (ref GB_LCD1) (pin 12)))
    (net (code 11) (name GB_VCC)
      (node (ref GB_LCD1) (pin 14)))
    (net (code 12) (name "Net-(GB_LCD1-Pad15)")
      (node (ref GB_LCD1) (pin 15)))
    (net (code 13) (name "Net-(GB_LCD1-Pad16)")
      (node (ref GB_LCD1) (pin 16)))
    (net (code 14) (name "Net-(GB_LCD1-Pad17)")
      (node (ref GB_LCD1) (pin 17)))
    (net (code 15) (name "Net-(GB_LCD1-Pad18)")
      (node (ref GB_LCD1) (pin 18)))
    (net (code 16) (name "Net-(GB_LCD1-Pad2)")
      (node (ref GB_LCD1) (pin 2)))
    (net (code 17) (name "Net-(GB_LCD1-Pad3)")
      (node (ref GB_LCD1) (pin 3)))
    (net (code 18) (name IN_DATA_1)
      (node (ref R4) (pin 1))
      (node (ref TinyFPGA_BX1) (pin 8))
      (node (ref R3) (pin 2)))
    (net (code 19) (name GB_DATA_0)
      (node (ref R1) (pin 1))
      (node (ref GB_LCD1) (pin 5)))
    (net (code 20) (name GB_DATA_1)
      (node (ref R3) (pin 1))
      (node (ref GB_LCD1) (pin 6)))
    (net (code 21) (name GB_PIXEL_CLK)
      (node (ref R5) (pin 1))
      (node (ref GB_LCD1) (pin 7)))
    (net (code 22) (name "Net-(GB_LCD1-Pad8)")
      (node (ref GB_LCD1) (pin 8)))
    (net (code 23) (name "Net-(GB_LCD1-Pad9)")
      (node (ref GB_LCD1) (pin 9)))
    (net (code 24) (name "Net-(TinyFPGA_BX1-Pad9)")
      (node (ref TinyFPGA_BX1) (pin 9)))
    (net (code 25) (name OUT_R_1)
      (node (ref TinyFPGA_BX1) (pin 24))
      (node (ref R10) (pin 1)))
    (net (code 26) (name OUT_R_0)
      (node (ref TinyFPGA_BX1) (pin 25))
      (node (ref R9) (pin 1)))
    (net (code 27) (name "Net-(TinyFPGA_BX1-Pad26)")
      (node (ref TinyFPGA_BX1) (pin 26)))
    (net (code 28) (name "Net-(TinyFPGA_BX1-Pad27)")
      (node (ref TinyFPGA_BX1) (pin 27)))
    (net (code 29) (name "Net-(TinyFPGA_BX1-Pad28)")
      (node (ref TinyFPGA_BX1) (pin 28)))
    (net (code 30) (name "Net-(TinyFPGA_BX1-Pad3)")
      (node (ref TinyFPGA_BX1) (pin 3)))
    (net (code 31) (name "Net-(TinyFPGA_BX1-Pad4)")
      (node (ref TinyFPGA_BX1) (pin 4)))
    (net (code 32) (name "Net-(TinyFPGA_BX1-Pad5)")
      (node (ref TinyFPGA_BX1) (pin 5)))
    (net (code 33) (name "Net-(TinyFPGA_BX1-Pad7)")
      (node (ref TinyFPGA_BX1) (pin 7)))
    (net (code 34) (name "Net-(TinyFPGA_BX1-Pad23)")
      (node (ref TinyFPGA_BX1) (pin 23)))
    (net (code 35) (name VGA_R)
      (node (ref R10) (pin 2))
      (node (ref R9) (pin 2))
      (node (ref VGA1) (pin 1))
      (node (ref R11) (pin 1)))
    (net (code 36) (name "Net-(VGA1-Pad11)")
      (node (ref VGA1) (pin 11)))
    (net (code 37) (name "Net-(VGA1-Pad12)")
      (node (ref VGA1) (pin 12)))
    (net (code 38) (name "Net-(VGA1-Pad15)")
      (node (ref VGA1) (pin 15)))
    (net (code 39) (name VGA_G)
      (node (ref R14) (pin 1))
      (node (ref R12) (pin 2))
      (node (ref R13) (pin 2))
      (node (ref VGA1) (pin 2)))
    (net (code 40) (name VGA_B)
      (node (ref VGA1) (pin 3))
      (node (ref R17) (pin 1))
      (node (ref R16) (pin 2))
      (node (ref R15) (pin 2)))
    (net (code 41) (name "Net-(TinyFPGA_BX1-Pad13)")
      (node (ref TinyFPGA_BX1) (pin 13)))
    (net (code 42) (name "Net-(TinyFPGA_BX1-Pad10)")
      (node (ref TinyFPGA_BX1) (pin 10)))
    (net (code 43) (name "Net-(TinyFPGA_BX1-Pad12)")
      (node (ref TinyFPGA_BX1) (pin 12)))
    (net (code 44) (name IN_VSYNC)
      (node (ref R7) (pin 2))
      (node (ref R8) (pin 1))
      (node (ref TinyFPGA_BX1) (pin 14)))
    (net (code 45) (name VGA_VSYNC)
      (node (ref TinyFPGA_BX1) (pin 15))
      (node (ref VGA1) (pin 14)))
    (net (code 46) (name VGA_HSYNC)
      (node (ref TinyFPGA_BX1) (pin 16))
      (node (ref VGA1) (pin 13)))
    (net (code 47) (name "Net-(TinyFPGA_BX1-Pad17)")
      (node (ref TinyFPGA_BX1) (pin 17)))
    (net (code 48) (name OUT_B_1)
      (node (ref TinyFPGA_BX1) (pin 18))
      (node (ref R16) (pin 1)))
    (net (code 49) (name OUT_B_0)
      (node (ref R15) (pin 1))
      (node (ref TinyFPGA_BX1) (pin 19)))
    (net (code 50) (name "Net-(TinyFPGA_BX1-Pad2)")
      (node (ref TinyFPGA_BX1) (pin 2)))
    (net (code 51) (name "Net-(TinyFPGA_BX1-Pad20)")
      (node (ref TinyFPGA_BX1) (pin 20)))
    (net (code 52) (name OUT_G_1)
      (node (ref R13) (pin 1))
      (node (ref TinyFPGA_BX1) (pin 21)))
    (net (code 53) (name OUT_G_0)
      (node (ref TinyFPGA_BX1) (pin 22))
      (node (ref R12) (pin 1)))))