INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/VGAdriver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGAdriver
INFO: [VRFC 10-2458] undeclared symbol video_on, assumed default net type wire [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/VGAdriver.v:116]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
