// Seed: 1138201697
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    output logic id_3,
    input id_4,
    input id_5,
    input id_6,
    input logic id_7
);
  logic id_8;
endmodule
module module_1 (
    input logic id_0,
    output id_1,
    input id_2,
    output id_3,
    input id_4,
    output id_5,
    input id_6,
    input id_7,
    input id_8,
    input logic id_9,
    output id_10,
    output id_11,
    input logic id_12,
    input id_13,
    input logic id_14
);
  logic   id_15;
  integer id_16;
  always @(posedge 1'b0) begin
    if (1) begin
      id_10 <= 1;
      if (1) id_11 <= id_2;
      else begin
        id_10 = SystemTFIdentifier;
      end
    end
    id_11 = 1'b0;
    if (SystemTFIdentifier(id_12)) id_16 <= {1, 1};
    else begin
      if (id_8) id_16 <= id_6;
      else if (1)
        if (id_16 == id_16) id_16 = 1;
        else begin
          id_5 <= (1);
        end
      else id_5 <= id_8;
    end
  end
  assign id_11 = 1;
  logic id_17;
  type_32(
      1, id_8, 1, 1, 1'h0, 1
  );
  logic id_18, id_19, id_20;
  logic id_21;
  logic id_22;
  assign id_15 = id_20;
  assign id_20 = id_14 ? id_19 : 1;
  assign id_10 = 'd0 && 1'b0;
  logic id_23 = 1;
  assign id_20 = id_23;
  logic id_24;
  logic id_25;
endmodule
