=====================  add2n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.010911 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  add2y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.009458 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  add4n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.186401 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  add4y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.168607 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.17 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  add6n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 6.91789 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
REALIZABLE
Synthesis time: 6.92 sec (Real time) / 5.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  add6y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 5.18626 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
REALIZABLE
Synthesis time: 5.34 sec (Real time) / 4.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  add8n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 149.529 sec CPU time.
[LOG] Overall execution time: 149 sec real time.
REALIZABLE
Synthesis time: 149.72 sec (Real time) / 133.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  add8y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 133.29 sec CPU time.
[LOG] Overall execution time: 134 sec real time.
REALIZABLE
Synthesis time: 133.46 sec (Real time) / 116.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  add10n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 3543.64 sec CPU time.
[LOG] Overall execution time: 3548 sec real time.
REALIZABLE
Synthesis time: 3548.65 sec (Real time) / 3219.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  add10y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 3100.73 sec CPU time.
[LOG] Overall execution time: 3105 sec real time.
REALIZABLE
Synthesis time: 3104.96 sec (Real time) / 2779.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  add12n.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9176.32 sec (User CPU time)
Timeout: 1
=====================  add12y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 2887.38 sec (User CPU time)
Timeout: 1
=====================  add14n.aag =====================
=====================  add14y.aag =====================
=====================  add16n.aag =====================
=====================  add16y.aag =====================
=====================  add18n.aag =====================
=====================  add18y.aag =====================
=====================  add20n.aag =====================
=====================  add20y.aag =====================
=====================  cnt2n.aag =====================
[LOG] Found two equal clause sets: R2 and R3
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.006741 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt2y.aag =====================
[LOG] Found two equal clause sets: R2 and R3
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.00375 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt3n.aag =====================
[LOG] Found two equal clause sets: R4 and R5
[LOG] Nr of iterations: 8
[LOG] Overall execution time: 0.016682 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt3y.aag =====================
[LOG] Found two equal clause sets: R4 and R5
[LOG] Nr of iterations: 8
[LOG] Overall execution time: 0.008662 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt4n.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 16
[LOG] Overall execution time: 0.044063 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt4y.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 16
[LOG] Overall execution time: 0.021978 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt5n.aag =====================
[LOG] Found two equal clause sets: R16 and R17
[LOG] Nr of iterations: 32
[LOG] Overall execution time: 0.127908 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt5y.aag =====================
[LOG] Found two equal clause sets: R16 and R17
[LOG] Nr of iterations: 32
[LOG] Overall execution time: 0.061735 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.06 sec (Real time) / 0.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt6n.aag =====================
[LOG] Found two equal clause sets: R32 and R33
[LOG] Nr of iterations: 64
[LOG] Overall execution time: 0.361584 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.36 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt6y.aag =====================
[LOG] Found two equal clause sets: R32 and R33
[LOG] Nr of iterations: 64
[LOG] Overall execution time: 0.21186 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt7n.aag =====================
[LOG] Found two equal clause sets: R64 and R65
[LOG] Nr of iterations: 128
[LOG] Overall execution time: 1.03784 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 1.04 sec (Real time) / 0.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt7y.aag =====================
[LOG] Found two equal clause sets: R64 and R65
[LOG] Nr of iterations: 128
[LOG] Overall execution time: 0.599416 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.60 sec (Real time) / 0.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt8n.aag =====================
[LOG] Found two equal clause sets: R128 and R129
[LOG] Nr of iterations: 256
[LOG] Overall execution time: 4.67385 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
REALIZABLE
Synthesis time: 4.69 sec (Real time) / 4.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt8y.aag =====================
[LOG] Found two equal clause sets: R128 and R129
[LOG] Nr of iterations: 256
[LOG] Overall execution time: 3.13991 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
REALIZABLE
Synthesis time: 3.15 sec (Real time) / 3.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt9n.aag =====================
[LOG] Found two equal clause sets: R256 and R257
[LOG] Nr of iterations: 512
[LOG] Overall execution time: 32.7802 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
REALIZABLE
Synthesis time: 32.92 sec (Real time) / 32.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt9y.aag =====================
[LOG] Found two equal clause sets: R256 and R257
[LOG] Nr of iterations: 512
[LOG] Overall execution time: 41.5775 sec CPU time.
[LOG] Overall execution time: 42 sec real time.
REALIZABLE
Synthesis time: 41.69 sec (Real time) / 40.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt10n.aag =====================
[LOG] Found two equal clause sets: R512 and R513
[LOG] Nr of iterations: 1024
[LOG] Overall execution time: 356.841 sec CPU time.
[LOG] Overall execution time: 357 sec real time.
REALIZABLE
Synthesis time: 357.61 sec (Real time) / 322.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt10y.aag =====================
[LOG] Found two equal clause sets: R512 and R513
[LOG] Nr of iterations: 1024
[LOG] Overall execution time: 357.396 sec CPU time.
[LOG] Overall execution time: 358 sec real time.
REALIZABLE
Synthesis time: 358.59 sec (Real time) / 345.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt11n.aag =====================
*** internal error in 'lglib.c': out of memory reallocating 347100 to 694200 bytes
Synthesis time: 1315.93 sec (Real time) / 1111.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 0)
=====================  cnt11y.aag =====================
[LOG] Found two equal clause sets: R1024 and R1025
[LOG] Nr of iterations: 2048
[LOG] Overall execution time: 4553.27 sec CPU time.
[LOG] Overall execution time: 4562 sec real time.
REALIZABLE
Synthesis time: 4562.48 sec (Real time) / 4331.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  cnt15n.aag =====================
*** internal error in 'lglib.c': out of memory reallocating 694272 to 1388544 bytes
Synthesis time: 2323.53 sec (Real time) / 1987.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 0)
=====================  cnt15y.aag =====================
Synthesis time: 10000.32 sec (Real time) / 9870.92 sec (User CPU time)
Timeout: 1
=====================  cnt20n.aag =====================
Synthesis time: 10000.21 sec (Real time) / 9868.71 sec (User CPU time)
Timeout: 1
=====================  cnt20y.aag =====================
Synthesis time: 10000.58 sec (Real time) / 9361.08 sec (User CPU time)
Timeout: 1
=====================  cnt25n.aag =====================
=====================  cnt25y.aag =====================
=====================  cnt30n.aag =====================
=====================  cnt30y.aag =====================
=====================  mv2n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.00594 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mv2y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.004192 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs2n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.005696 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs2y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.003412 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mv4n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.019115 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mv4y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.011735 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs4n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.01214 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs4y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.007227 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mv8n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.043871 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mv8y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.028441 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs8n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.025964 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.33 sec (Real time) / 0.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs8y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.015785 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mv12n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.075751 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mv12y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.048979 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs12n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.043301 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs12y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.027141 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mv16n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.121885 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mv16y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.076248 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs16n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.06289 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.28 sec (Real time) / 0.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs16y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.041627 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs18n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.07173 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs18y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.048103 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mv20n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.137874 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mv20y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.107174 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs20n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.084387 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.08 sec (Real time) / 0.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs20y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.057352 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs22n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.098612 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.10 sec (Real time) / 0.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs22y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.066691 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.06 sec (Real time) / 0.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs24n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.110911 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.11 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs24y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.074923 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs28n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.139336 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mvs28y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 4
[LOG] Overall execution time: 0.097503 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.10 sec (Real time) / 0.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mult2.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 2
[LOG] Overall execution time: 0.007081 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mult4.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 2
[LOG] Overall execution time: 0.198976 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.20 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mult5.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 2
[LOG] Overall execution time: 1.32024 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 1.32 sec (Real time) / 1.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mult6.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 2
[LOG] Overall execution time: 9.06318 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
REALIZABLE
Synthesis time: 9.08 sec (Real time) / 8.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mult7.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 2
[LOG] Overall execution time: 55.2664 sec CPU time.
[LOG] Overall execution time: 56 sec real time.
REALIZABLE
Synthesis time: 55.37 sec (Real time) / 52.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mult8.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 2
[LOG] Overall execution time: 311.929 sec CPU time.
[LOG] Overall execution time: 312 sec real time.
REALIZABLE
Synthesis time: 312.50 sec (Real time) / 300.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mult9.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 2
[LOG] Overall execution time: 1770.86 sec CPU time.
[LOG] Overall execution time: 1774 sec real time.
REALIZABLE
Synthesis time: 1774.23 sec (Real time) / 1691.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mult10.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 2
[LOG] Overall execution time: 9573.54 sec CPU time.
[LOG] Overall execution time: 9591 sec real time.
REALIZABLE
Synthesis time: 9590.15 sec (Real time) / 9339.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  mult11.aag =====================
Synthesis time: 9999.99 sec (Real time) / 9303.68 sec (User CPU time)
Timeout: 1
=====================  mult12.aag =====================
=====================  mult13.aag =====================
=====================  mult14.aag =====================
=====================  mult15.aag =====================
=====================  mult16.aag =====================
=====================  bs8n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.017862 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  bs8y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.016327 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  bs16n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.044217 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  bs16y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.042095 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  bs32n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.108591 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  bs32y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.102563 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  bs64n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.259881 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.26 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  bs64y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.250232 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.25 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  bs128n.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.628228 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.63 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  bs128y.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 3
[LOG] Overall execution time: 0.614236 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.61 sec (Real time) / 0.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  stay2n.aag =====================
[LOG] Found two equal clause sets: R3 and R4
[LOG] Nr of iterations: 5
[LOG] Overall execution time: 0.014076 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  stay2y.aag =====================
[LOG] Found two equal clause sets: R4 and R5
[LOG] Nr of iterations: 6
[LOG] Overall execution time: 0.010477 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  stay4n.aag =====================
[LOG] Found two equal clause sets: R15 and R16
[LOG] Nr of iterations: 17
[LOG] Overall execution time: 0.13608 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  stay4y.aag =====================
[LOG] Found two equal clause sets: R15 and R16
[LOG] Nr of iterations: 17
[LOG] Overall execution time: 0.10965 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.11 sec (Real time) / 0.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  stay6n.aag =====================
[LOG] Found two equal clause sets: R63 and R64
[LOG] Nr of iterations: 65
[LOG] Overall execution time: 1.38131 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
REALIZABLE
Synthesis time: 1.38 sec (Real time) / 1.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  stay6y.aag =====================
[LOG] Found two equal clause sets: R63 and R64
[LOG] Nr of iterations: 65
[LOG] Overall execution time: 1.7026 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 1.71 sec (Real time) / 1.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  stay8n.aag =====================
[LOG] Found two equal clause sets: R255 and R256
[LOG] Nr of iterations: 257
[LOG] Overall execution time: 29.5484 sec CPU time.
[LOG] Overall execution time: 30 sec real time.
REALIZABLE
Synthesis time: 29.61 sec (Real time) / 27.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  stay8y.aag =====================
[LOG] Found two equal clause sets: R255 and R256
[LOG] Nr of iterations: 257
[LOG] Overall execution time: 24.6051 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
REALIZABLE
Synthesis time: 24.86 sec (Real time) / 22.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  stay10n.aag =====================
[LOG] Found two equal clause sets: R255 and R256
[LOG] Nr of iterations: 257
[LOG] Overall execution time: 35.4017 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
REALIZABLE
Synthesis time: 35.48 sec (Real time) / 33.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  stay10y.aag =====================
[LOG] Found two equal clause sets: R255 and R256
[LOG] Nr of iterations: 257
[LOG] Overall execution time: 30.644 sec CPU time.
[LOG] Overall execution time: 31 sec real time.
REALIZABLE
Synthesis time: 30.71 sec (Real time) / 28.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  stay12n.aag =====================
*** internal error in 'lglib.c': out of memory reallocating 239704 to 479408 bytes
Synthesis time: 3363.50 sec (Real time) / 2883.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 0)
=====================  stay12y.aag =====================
*** internal error in 'lglib.c': out of memory reallocating 124388 to 248776 bytes
Synthesis time: 2135.79 sec (Real time) / 1741.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 0)
=====================  stay14n.aag =====================
*** internal error in 'lglib.c': out of memory reallocating 1048576 to 2097152 bytes
Synthesis time: 3530.07 sec (Real time) / 3053.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 0)
=====================  stay14y.aag =====================
*** internal error in 'lglib.c': out of memory reallocating 2097152 to 4194304 bytes
Synthesis time: 837.86 sec (Real time) / 661.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 0)
=====================  stay18n.aag =====================
=====================  stay18y.aag =====================
=====================  stay20n.aag =====================
=====================  stay20y.aag =====================
=====================  stay22n.aag =====================
=====================  stay22y.aag =====================
=====================  stay24n.aag =====================
=====================  stay24y.aag =====================
=====================  genbuf1c3y.aag =====================
[LOG] Found two equal clause sets: R17 and R18
[LOG] Nr of iterations: 46
[LOG] Overall execution time: 14.7406 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
REALIZABLE
Synthesis time: 14.78 sec (Real time) / 12.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  genbuf2c3y.aag =====================
[LOG] Found two equal clause sets: R47 and R48
[LOG] Nr of iterations: 97
[LOG] Overall execution time: 641.864 sec CPU time.
[LOG] Overall execution time: 643 sec real time.
REALIZABLE
Synthesis time: 643.46 sec (Real time) / 606.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  genbuf3c3y.aag =====================
*** internal error in 'lglib.c': out of memory reallocating 7946660 to 15893320 bytes
Synthesis time: 7420.66 sec (Real time) / 7231.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 0)
=====================  genbuf4c3y.aag =====================
Synthesis time: 10000.43 sec (Real time) / 9754.91 sec (User CPU time)
Timeout: 1
=====================  genbuf5c3y.aag =====================
Synthesis time: 10000.17 sec (Real time) / 9594.79 sec (User CPU time)
Timeout: 1
=====================  genbuf6c3y.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9326.12 sec (User CPU time)
Timeout: 1
=====================  genbuf7c3y.aag =====================
=====================  genbuf8c3y.aag =====================
=====================  genbuf9c3y.aag =====================
=====================  genbuf10c3y.aag =====================
=====================  genbuf11c3y.aag =====================
=====================  genbuf12c3y.aag =====================
=====================  genbuf13c3y.aag =====================
=====================  genbuf14c3y.aag =====================
=====================  genbuf15c3y.aag =====================
=====================  genbuf16c3y.aag =====================
=====================  genbuf1b4y.aag =====================
[LOG] Found two equal clause sets: R17 and R18
[LOG] Nr of iterations: 83
[LOG] Overall execution time: 52.6151 sec CPU time.
[LOG] Overall execution time: 53 sec real time.
REALIZABLE
Synthesis time: 52.74 sec (Real time) / 46.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  genbuf2b4y.aag =====================
[LOG] Found two equal clause sets: R66 and R67
[LOG] Nr of iterations: 153
[LOG] Overall execution time: 3233.44 sec CPU time.
[LOG] Overall execution time: 3242 sec real time.
REALIZABLE
Synthesis time: 3243.96 sec (Real time) / 3126.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  genbuf3b4y.aag =====================
*** internal error in 'lglib.c': out of memory reallocating 9465560 to 18931120 bytes
Synthesis time: 9071.82 sec (Real time) / 8774.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 0)
=====================  genbuf4b4y.aag =====================
Synthesis time: 10000.23 sec (Real time) / 9739.74 sec (User CPU time)
Timeout: 1
=====================  genbuf5b4y.aag =====================
Synthesis time: 10000.13 sec (Real time) / 9471.40 sec (User CPU time)
Timeout: 1
=====================  genbuf6b4y.aag =====================
=====================  genbuf7b4y.aag =====================
=====================  genbuf8b4y.aag =====================
=====================  genbuf9b4y.aag =====================
=====================  genbuf10b4y.aag =====================
=====================  genbuf11b4y.aag =====================
=====================  genbuf12b4y.aag =====================
=====================  genbuf13b4y.aag =====================
=====================  genbuf14b4y.aag =====================
=====================  genbuf15b4y.aag =====================
=====================  genbuf16b4y.aag =====================
=====================  genbuf1f4y.aag =====================
[LOG] Found two equal clause sets: R28 and R29
[LOG] Nr of iterations: 78
[LOG] Overall execution time: 56.8114 sec CPU time.
[LOG] Overall execution time: 57 sec real time.
REALIZABLE
Synthesis time: 57.03 sec (Real time) / 50.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  genbuf2f4y.aag =====================
[LOG] Found two equal clause sets: R49 and R50
[LOG] Nr of iterations: 120
[LOG] Overall execution time: 1130.47 sec CPU time.
[LOG] Overall execution time: 1133 sec real time.
REALIZABLE
Synthesis time: 1133.44 sec (Real time) / 1076.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  genbuf3f4y.aag =====================
Synthesis time: 10000.38 sec (Real time) / 9754.53 sec (User CPU time)
Timeout: 1
=====================  genbuf4f4y.aag =====================
Synthesis time: 10000.20 sec (Real time) / 9669.18 sec (User CPU time)
Timeout: 1
=====================  genbuf5f5y.aag =====================
=====================  genbuf6f6y.aag =====================
=====================  genbuf7f7y.aag =====================
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Found two equal clause sets: R28 and R29
[LOG] Nr of iterations: 91
[LOG] Overall execution time: 776.602 sec CPU time.
[LOG] Overall execution time: 779 sec real time.
REALIZABLE
Synthesis time: 778.68 sec (Real time) / 728.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  amba3c5y.aag =====================
Synthesis time: 10000.41 sec (Real time) / 9667.83 sec (User CPU time)
Timeout: 1
=====================  amba4c7y.aag =====================
Synthesis time: 10000.25 sec (Real time) / 9409.20 sec (User CPU time)
Timeout: 1
=====================  amba5c5y.aag =====================
=====================  amba6c5y.aag =====================
=====================  amba7c5y.aag =====================
=====================  amba8c7y.aag =====================
=====================  amba9c5y.aag =====================
=====================  amba10c5y.aag =====================
=====================  amba2b9y.aag =====================
[LOG] Found two equal clause sets: R49 and R50
[LOG] Nr of iterations: 88
[LOG] Overall execution time: 2049.01 sec CPU time.
[LOG] Overall execution time: 2055 sec real time.
REALIZABLE
Synthesis time: 2055.08 sec (Real time) / 1962.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  amba3b5y.aag =====================
Synthesis time: 10000.42 sec (Real time) / 9655.81 sec (User CPU time)
Timeout: 1
=====================  amba4b9y.aag =====================
Synthesis time: 10000.16 sec (Real time) / 9275.97 sec (User CPU time)
Timeout: 1
=====================  amba5b5y.aag =====================
=====================  amba6b5y.aag =====================
=====================  amba7b5y.aag =====================
=====================  amba8b6y.aag =====================
=====================  amba9b5y.aag =====================
=====================  amba10b5y.aag =====================
=====================  amba2f9y.aag =====================
[LOG] Found two equal clause sets: R48 and R49
[LOG] Nr of iterations: 94
[LOG] Overall execution time: 1472.67 sec CPU time.
[LOG] Overall execution time: 1476 sec real time.
REALIZABLE
Synthesis time: 1476.90 sec (Real time) / 1393.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  amba3f9y.aag =====================
Synthesis time: 10000.27 sec (Real time) / 9519.49 sec (User CPU time)
Timeout: 1
=====================  amba4f25y.aag =====================
Synthesis time: 10000.16 sec (Real time) / 9303.60 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
=====================  amba6f21y.aag =====================
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
=====================  demo-v1_2_UNREAL.aag =====================


[LOG] Overall execution time: 0.020461 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  demo-v1_5_UNREAL.aag =====================


[LOG] Overall execution time: 0.055164 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  demo-v2_2_UNREAL.aag =====================


[LOG] Overall execution time: 0.019612 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  demo-v2_5_UNREAL.aag =====================


[LOG] Overall execution time: 0.05461 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
UNREALIZABLE
Synthesis time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  demo-v3_2_REAL.aag =====================
[LOG] Found two equal clause sets: R4 and R5
[LOG] Nr of iterations: 8
[LOG] Overall execution time: 0.198972 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.20 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v3_5_REAL.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 13
[LOG] Overall execution time: 0.778514 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.78 sec (Real time) / 0.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v4_2_UNREAL.aag =====================


[LOG] Overall execution time: 0.306337 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.30 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  demo-v4_5_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 11
[LOG] Overall execution time: 1.55334 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 1.55 sec (Real time) / 1.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v5_2_REAL.aag =====================
[LOG] Found two equal clause sets: R4 and R5
[LOG] Nr of iterations: 8
[LOG] Overall execution time: 0.299906 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.30 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v5_5_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 12
[LOG] Overall execution time: 1.03398 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 1.03 sec (Real time) / 0.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v6_2_UNREAL.aag =====================


[LOG] Overall execution time: 0.198682 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.20 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  demo-v6_5_REAL.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 13
[LOG] Overall execution time: 3.05181 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
REALIZABLE
Synthesis time: 3.06 sec (Real time) / 2.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v7_2_REAL.aag =====================
[LOG] Found two equal clause sets: R4 and R5
[LOG] Nr of iterations: 8
[LOG] Overall execution time: 0.266963 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v7_5_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 12
[LOG] Overall execution time: 0.914036 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.91 sec (Real time) / 0.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v8_2_REAL.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 6
[LOG] Overall execution time: 0.014417 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v8_5_REAL.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 9
[LOG] Overall execution time: 0.033104 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v9_2_REAL.aag =====================
[LOG] Found two equal clause sets: R6 and R7
[LOG] Nr of iterations: 12
[LOG] Overall execution time: 0.185176 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.18 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v9_5_REAL.aag =====================
[LOG] Found two equal clause sets: R9 and R10
[LOG] Nr of iterations: 18
[LOG] Overall execution time: 0.761297 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.76 sec (Real time) / 0.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v10_2_REAL.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 5
[LOG] Overall execution time: 0.107931 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v10_5_REAL.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 8
[LOG] Overall execution time: 0.335312 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.33 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v11_2_UNREAL.aag =====================


[LOG] Overall execution time: 0.04952 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  demo-v11_5_UNREAL.aag =====================


[LOG] Overall execution time: 0.153438 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  demo-v12_2_REAL.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 6
[LOG] Overall execution time: 0.052924 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v12_5_REAL.aag =====================
[LOG] Found two equal clause sets: R1 and R2
[LOG] Nr of iterations: 9
[LOG] Overall execution time: 0.146003 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v13_2_REAL.aag =====================
[LOG] Found two equal clause sets: R2 and R3
[LOG] Nr of iterations: 6
[LOG] Overall execution time: 0.015454 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v13_5_REAL.aag =====================
[LOG] Found two equal clause sets: R2 and R3
[LOG] Nr of iterations: 9
[LOG] Overall execution time: 0.037209 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v14_2_REAL.aag =====================
[LOG] Found two equal clause sets: R4 and R5
[LOG] Nr of iterations: 7
[LOG] Overall execution time: 0.081638 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.08 sec (Real time) / 0.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v14_5_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 15
[LOG] Overall execution time: 0.394178 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.39 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v15_2_REAL.aag =====================
[LOG] Found two equal clause sets: R6 and R7
[LOG] Nr of iterations: 10
[LOG] Overall execution time: 0.178705 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v15_5_REAL.aag =====================
[LOG] Found two equal clause sets: R10 and R11
[LOG] Nr of iterations: 16
[LOG] Overall execution time: 0.703337 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.70 sec (Real time) / 0.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v16_2_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 12
[LOG] Overall execution time: 0.689524 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.69 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v16_5_REAL.aag =====================
[LOG] Found two equal clause sets: R11 and R12
[LOG] Nr of iterations: 18
[LOG] Overall execution time: 2.56846 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
REALIZABLE
Synthesis time: 2.57 sec (Real time) / 2.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v17_2_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 12
[LOG] Overall execution time: 0.340597 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.34 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v17_5_REAL.aag =====================
[LOG] Found two equal clause sets: R9 and R10
[LOG] Nr of iterations: 16
[LOG] Overall execution time: 0.984498 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.98 sec (Real time) / 0.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v18_2_UNREAL.aag =====================


[LOG] Overall execution time: 0.407619 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
UNREALIZABLE
Synthesis time: 0.41 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  demo-v18_5_REAL.aag =====================
[LOG] Found two equal clause sets: R25 and R26
[LOG] Nr of iterations: 41
[LOG] Overall execution time: 10.4942 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
REALIZABLE
Synthesis time: 10.51 sec (Real time) / 8.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v19_2_REAL.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 13
[LOG] Overall execution time: 0.270519 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.27 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v19_5_REAL.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 13
[LOG] Overall execution time: 0.465443 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.46 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v20_2_REAL.aag =====================
[LOG] Found two equal clause sets: R2 and R3
[LOG] Nr of iterations: 5
[LOG] Overall execution time: 0.31026 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v20_5_REAL.aag =====================
[LOG] Found two equal clause sets: R2 and R3
[LOG] Nr of iterations: 8
[LOG] Overall execution time: 0.957988 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.96 sec (Real time) / 0.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v21_2_REAL.aag =====================
[LOG] Found two equal clause sets: R4 and R5
[LOG] Nr of iterations: 10
[LOG] Overall execution time: 1.14378 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 1.14 sec (Real time) / 1.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v21_5_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 15
[LOG] Overall execution time: 4.80593 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
REALIZABLE
Synthesis time: 4.81 sec (Real time) / 4.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v22_2_REAL.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 13
[LOG] Overall execution time: 3.15252 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
REALIZABLE
Synthesis time: 3.16 sec (Real time) / 2.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v22_5_REAL.aag =====================
[LOG] Found two equal clause sets: R14 and R15
[LOG] Nr of iterations: 22
[LOG] Overall execution time: 22.4173 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
REALIZABLE
Synthesis time: 22.46 sec (Real time) / 20.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v23_2_REAL.aag =====================
[LOG] Found two equal clause sets: R4 and R5
[LOG] Nr of iterations: 8
[LOG] Overall execution time: 0.127051 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v23_5_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 11
[LOG] Overall execution time: 0.315852 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v24_2_REAL.aag =====================
[LOG] Found two equal clause sets: R6 and R7
[LOG] Nr of iterations: 10
[LOG] Overall execution time: 1.8186 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
REALIZABLE
Synthesis time: 1.82 sec (Real time) / 1.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v24_5_REAL.aag =====================
[LOG] Found two equal clause sets: R18 and R19
[LOG] Nr of iterations: 21
[LOG] Overall execution time: 12.251 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
REALIZABLE
Synthesis time: 12.27 sec (Real time) / 11.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  demo-v25_2_UNREAL.aag =====================


[LOG] Overall execution time: 0.472147 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
UNREALIZABLE
Synthesis time: 0.47 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  demo-v25_5_UNREAL.aag =====================


[LOG] Overall execution time: 2.4755 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
UNREALIZABLE
Synthesis time: 2.48 sec (Real time) / 2.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  factory_assembly_3x3_1_1errors.aag =====================


[LOG] Overall execution time: 0.107015 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.10 sec (Real time) / 0.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Found two equal clause sets: R14 and R15
[LOG] Nr of iterations: 32
[LOG] Overall execution time: 196.752 sec CPU time.
[LOG] Overall execution time: 197 sec real time.
REALIZABLE
Synthesis time: 197.17 sec (Real time) / 188.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  factory_assembly_5x3_1_0errors.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9720.52 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_5x3_1_4errors.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9644.38 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_5x3_1_5errors.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9678.48 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_5x4_1_0errors.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9692.05 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_5x5_2_0errors.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9684.04 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_5x5_2_1errors.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9696.28 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_5x5_2_10errors.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9693.83 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_5x5_2_11errors.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9691.03 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_5x6_2_0errors.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9704.49 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_7x3_1_0errors.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9684.38 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_7x5_2_0errors.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9720.08 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_7x5_2_10errors.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9681.90 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_7x5_2_11errors.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9713.01 sec (User CPU time)
Timeout: 1
=====================  gb_s2_r2_1_UNREAL.aag =====================
Synthesis time: 10000.51 sec (Real time) / 9925.03 sec (User CPU time)
Timeout: 1
=====================  gb_s2_r2_2_REAL.aag =====================
Synthesis time: 10000.32 sec (Real time) / 9916.18 sec (User CPU time)
Timeout: 1
=====================  gb_s2_r2_3_REAL.aag =====================
Synthesis time: 10000.31 sec (Real time) / 9916.68 sec (User CPU time)
Timeout: 1
=====================  gb_s2_r2_4_REAL.aag =====================
Synthesis time: 10000.19 sec (Real time) / 9931.36 sec (User CPU time)
Timeout: 1
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Found two equal clause sets: R5 and R6
[LOG] Nr of iterations: 10
[LOG] Overall execution time: 1.94452 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
REALIZABLE
Synthesis time: 1.95 sec (Real time) / 1.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Found two equal clause sets: R5 and R6
[LOG] Nr of iterations: 11
[LOG] Overall execution time: 5.97283 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
REALIZABLE
Synthesis time: 5.98 sec (Real time) / 5.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  load_full_2_2_REAL.aag =====================
[LOG] Found two equal clause sets: R5 and R6
[LOG] Nr of iterations: 9
[LOG] Overall execution time: 3.16317 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
REALIZABLE
Synthesis time: 3.17 sec (Real time) / 2.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  load_full_2_5_UNREAL.aag =====================


[LOG] Overall execution time: 8.10299 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
UNREALIZABLE
Synthesis time: 8.12 sec (Real time) / 7.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  load_full_3_2_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 14
[LOG] Overall execution time: 24.2302 sec CPU time.
[LOG] Overall execution time: 24 sec real time.
REALIZABLE
Synthesis time: 24.27 sec (Real time) / 22.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Found two equal clause sets: R4 and R5
[LOG] Nr of iterations: 8
[LOG] Overall execution time: 0.272286 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.27 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Found two equal clause sets: R5 and R6
[LOG] Nr of iterations: 10
[LOG] Overall execution time: 0.565461 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.56 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Found two equal clause sets: R5 and R6
[LOG] Nr of iterations: 9
[LOG] Overall execution time: 44.6282 sec CPU time.
[LOG] Overall execution time: 44 sec real time.
REALIZABLE
Synthesis time: 44.71 sec (Real time) / 42.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 11
[LOG] Overall execution time: 126.331 sec CPU time.
[LOG] Overall execution time: 127 sec real time.
REALIZABLE
Synthesis time: 126.56 sec (Real time) / 118.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Found two equal clause sets: R5 and R6
[LOG] Nr of iterations: 11
[LOG] Overall execution time: 1.51644 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 1.52 sec (Real time) / 1.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Found two equal clause sets: R6 and R7
[LOG] Nr of iterations: 12
[LOG] Overall execution time: 2.7629 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
REALIZABLE
Synthesis time: 2.77 sec (Real time) / 2.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 13
[LOG] Overall execution time: 0.786041 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.79 sec (Real time) / 0.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Found two equal clause sets: R6 and R7
[LOG] Nr of iterations: 11
[LOG] Overall execution time: 1.56608 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
REALIZABLE
Synthesis time: 1.57 sec (Real time) / 1.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 14
[LOG] Overall execution time: 3.25411 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
REALIZABLE
Synthesis time: 3.26 sec (Real time) / 2.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Found two equal clause sets: R9 and R10
[LOG] Nr of iterations: 17
[LOG] Overall execution time: 51.9882 sec CPU time.
[LOG] Overall execution time: 52 sec real time.
REALIZABLE
Synthesis time: 52.08 sec (Real time) / 46.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Found two equal clause sets: R9 and R10
[LOG] Nr of iterations: 16
[LOG] Overall execution time: 6.73521 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
REALIZABLE
Synthesis time: 6.75 sec (Real time) / 5.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Found two equal clause sets: R9 and R10
[LOG] Nr of iterations: 14
[LOG] Overall execution time: 0.317313 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.32 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Found two equal clause sets: R6 and R7
[LOG] Nr of iterations: 11
[LOG] Overall execution time: 0.36801 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.37 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 15
[LOG] Overall execution time: 5.85549 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
REALIZABLE
Synthesis time: 5.87 sec (Real time) / 5.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Found two equal clause sets: R6 and R7
[LOG] Nr of iterations: 10
[LOG] Overall execution time: 0.580053 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.58 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Found two equal clause sets: R6 and R7
[LOG] Nr of iterations: 11
[LOG] Overall execution time: 1.08718 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 1.09 sec (Real time) / 0.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 12
[LOG] Overall execution time: 0.623935 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.62 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_15_2_UNREAL.aag =====================


[LOG] Overall execution time: 1.83739 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
UNREALIZABLE
Synthesis time: 1.84 sec (Real time) / 1.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Found two equal clause sets: R6 and R7
[LOG] Nr of iterations: 11
[LOG] Overall execution time: 1.67838 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 1.68 sec (Real time) / 1.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 13
[LOG] Overall execution time: 8.87597 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
REALIZABLE
Synthesis time: 8.89 sec (Real time) / 7.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Found two equal clause sets: R10 and R11
[LOG] Nr of iterations: 17
[LOG] Overall execution time: 4.88145 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
REALIZABLE
Synthesis time: 4.89 sec (Real time) / 4.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 16
[LOG] Overall execution time: 4.59949 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
REALIZABLE
Synthesis time: 4.61 sec (Real time) / 3.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 14
[LOG] Overall execution time: 4.99515 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
REALIZABLE
Synthesis time: 5.00 sec (Real time) / 4.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Found two equal clause sets: R5 and R6
[LOG] Nr of iterations: 8
[LOG] Overall execution time: 1.15293 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 1.15 sec (Real time) / 0.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Found two equal clause sets: R6 and R7
[LOG] Nr of iterations: 12
[LOG] Overall execution time: 0.558353 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.56 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Found two equal clause sets: R16 and R17
[LOG] Nr of iterations: 38
[LOG] Overall execution time: 83.5253 sec CPU time.
[LOG] Overall execution time: 84 sec real time.
REALIZABLE
Synthesis time: 83.68 sec (Real time) / 69.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Found two equal clause sets: R5 and R6
[LOG] Nr of iterations: 10
[LOG] Overall execution time: 0.302242 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.30 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Found two equal clause sets: R4 and R5
[LOG] Nr of iterations: 9
[LOG] Overall execution time: 0.197815 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Found two equal clause sets: R5 and R6
[LOG] Nr of iterations: 9
[LOG] Overall execution time: 0.181366 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Found two equal clause sets: R9 and R10
[LOG] Nr of iterations: 12
[LOG] Overall execution time: 0.472746 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.47 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Found two equal clause sets: R9 and R10
[LOG] Nr of iterations: 13
[LOG] Overall execution time: 0.730967 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.73 sec (Real time) / 0.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Found two equal clause sets: R7 and R8
[LOG] Nr of iterations: 15
[LOG] Overall execution time: 0.760814 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.76 sec (Real time) / 0.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Found two equal clause sets: R13 and R14
[LOG] Nr of iterations: 27
[LOG] Overall execution time: 17.8106 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
REALIZABLE
Synthesis time: 17.84 sec (Real time) / 14.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Found two equal clause sets: R10 and R11
[LOG] Nr of iterations: 18
[LOG] Overall execution time: 1.07104 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 1.07 sec (Real time) / 0.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Found two equal clause sets: R36 and R37
[LOG] Nr of iterations: 52
[LOG] Overall execution time: 74.1951 sec CPU time.
[LOG] Overall execution time: 74 sec real time.
REALIZABLE
Synthesis time: 74.34 sec (Real time) / 60.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Found two equal clause sets: R19 and R20
[LOG] Nr of iterations: 32
[LOG] Overall execution time: 193.398 sec CPU time.
[LOG] Overall execution time: 194 sec real time.
REALIZABLE
Synthesis time: 193.76 sec (Real time) / 162.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Found two equal clause sets: R18 and R19
[LOG] Nr of iterations: 26
[LOG] Overall execution time: 10.2236 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
REALIZABLE
Synthesis time: 10.24 sec (Real time) / 8.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Found two equal clause sets: R12 and R13
[LOG] Nr of iterations: 18
[LOG] Overall execution time: 0.918169 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.92 sec (Real time) / 0.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Found two equal clause sets: R6 and R7
[LOG] Nr of iterations: 15
[LOG] Overall execution time: 2.02877 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
REALIZABLE
Synthesis time: 2.03 sec (Real time) / 1.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Found two equal clause sets: R11 and R12
[LOG] Nr of iterations: 21
[LOG] Overall execution time: 33.7927 sec CPU time.
[LOG] Overall execution time: 34 sec real time.
REALIZABLE
Synthesis time: 33.85 sec (Real time) / 29.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 12
[LOG] Overall execution time: 20.0994 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
REALIZABLE
Synthesis time: 20.14 sec (Real time) / 18.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Found two equal clause sets: R10 and R11
[LOG] Nr of iterations: 34
[LOG] Overall execution time: 1267.55 sec CPU time.
[LOG] Overall execution time: 1270 sec real time.
REALIZABLE
Synthesis time: 1270.08 sec (Real time) / 1247.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  moving_obstacle_8x8_1glitches.aag =====================


[LOG] Overall execution time: 163.404 sec CPU time.
[LOG] Overall execution time: 164 sec real time.
UNREALIZABLE
Synthesis time: 163.73 sec (Real time) / 158.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  moving_obstacle_16x16_3glitches.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9534.84 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_16x16_4glitches.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9598.51 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_24x24_7glitches.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9418.62 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_24x24_8glitches.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9492.84 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_32x32_11glitches.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9386.32 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_32x32_12glitches.aag =====================
Synthesis time: 10000.13 sec (Real time) / 8914.59 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_48x48_19glitches.aag =====================
Synthesis time: 10000.14 sec (Real time) / 9206.41 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_48x48_20glitches.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9409.66 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_64x64_27glitches.aag =====================
Synthesis time: 10000.18 sec (Real time) / 9085.66 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_64x64_28glitches.aag =====================
Synthesis time: 10004.20 sec (Real time) / 9310.16 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_96x96_43glitches.aag =====================
Synthesis time: 10002.09 sec (Real time) / 9531.89 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_96x96_44glitches.aag =====================
Synthesis time: 10002.82 sec (Real time) / 9364.76 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_128x128_59glitches.aag =====================
Synthesis time: 10002.28 sec (Real time) / 9023.32 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_128x128_60glitches.aag =====================
Synthesis time: 10000.19 sec (Real time) / 9062.42 sec (User CPU time)
Timeout: 1
=====================  driver_a5y.aag =====================


[LOG] Overall execution time: 0.775153 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.78 sec (Real time) / 0.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  driver_a6y.aag =====================


[LOG] Overall execution time: 1.0186 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
UNREALIZABLE
Synthesis time: 1.02 sec (Real time) / 0.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  driver_a7y.aag =====================


[LOG] Overall execution time: 1.27893 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
UNREALIZABLE
Synthesis time: 1.28 sec (Real time) / 1.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  driver_a8y.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 16
[LOG] Overall execution time: 3.79561 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
REALIZABLE
Synthesis time: 3.80 sec (Real time) / 3.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  driver_b5y.aag =====================


[LOG] Overall execution time: 0.783376 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.78 sec (Real time) / 0.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  driver_b6y.aag =====================


[LOG] Overall execution time: 0.90133 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
UNREALIZABLE
Synthesis time: 0.90 sec (Real time) / 0.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  driver_b7y.aag =====================


[LOG] Overall execution time: 1.15177 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
UNREALIZABLE
Synthesis time: 1.15 sec (Real time) / 1.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  driver_b8y.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 16
[LOG] Overall execution time: 3.52839 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
REALIZABLE
Synthesis time: 3.53 sec (Real time) / 2.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  driver_c5y.aag =====================


[LOG] Overall execution time: 0.290574 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.29 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  driver_c6y.aag =====================


[LOG] Overall execution time: 0.296064 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
UNREALIZABLE
Synthesis time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  driver_c7y.aag =====================


[LOG] Overall execution time: 0.35295 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.35 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  driver_c8y.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 16
[LOG] Overall execution time: 0.990582 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
REALIZABLE
Synthesis time: 0.99 sec (Real time) / 0.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
=====================  driver_d5y.aag =====================


[LOG] Overall execution time: 0.188173 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  driver_d6y.aag =====================


[LOG] Overall execution time: 0.228374 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
UNREALIZABLE
Synthesis time: 0.23 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  driver_d7y.aag =====================


[LOG] Overall execution time: 0.263851 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
UNREALIZABLE
Synthesis time: 0.26 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (unrealizable)
=====================  driver_d8y.aag =====================
[LOG] Found two equal clause sets: R8 and R9
[LOG] Nr of iterations: 16
[LOG] Overall execution time: 0.742743 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
REALIZABLE
Synthesis time: 0.74 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
