// Seed: 3853015873
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  logic id_5;
  assign id_1 = id_5;
  tri0 id_6;
  tri1 id_7 = -1'h0;
  assign id_6 = id_3 + -1;
  assign id_1[-1] = (1'h0);
  assign id_7 = -1'd0;
  wire id_8;
  assign id_6 = -1;
  assign id_5 = 1 ? 1 : 1;
  reg id_9;
  always_latch @(posedge -1'b0 or posedge 1) begin : LABEL_0
    id_9 = id_1;
    id_5 <= -1'b0;
  end
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd97,
    parameter id_5 = 32'd16
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1
  );
  output supply0 id_4;
  inout wire _id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  assign id_4 = -1;
  buf primCall (id_1, id_2);
  assign id_2[id_5-:id_3] = -1;
  logic [id_5 : 1  *  1] id_6 = -1;
endmodule
