/*
s0
0 -> i0=o0
1 -> i0=o1
*/
mux_bidir_1to2(s0, i0, o0, o1)
{
pin:
    ns
chip:
    neg : not
    tg0 : tg
    tg1 : tg
chipview:
    neg(s0, ns)
    tg0(i0, o0, ns, s0)
    tg1(i0, o1, s0, ns)
}

/*
s0
00 -> i0=o0
01 -> i0=o1
10 -> i0=o2
11 -> i0=o3
*/
mux_bidir_1to2(s0, s1, i0, o0, o1, o2, o3)
{
pin:
    ns0
    ns1
    e0,ne0
    e1,ne1
    e2,ne2
    e3,ne3
chip:
    neg0 : not
    neg1 : not
    and0: and_2out
    and1: and_2out
    and2: and_2out
    and3: and_2out
    tg0 : tg
    tg1 : tg
    tg2 : tg
    tg3 : tg
chipview:
    neg(s0, ns0)
    neg(s1, ns1)
    and0(ns0, ns1, e0, ne0)
    and1( s0, ns1, e1, ne1)
    and2(ns0,  s1, e2, ne2)
    and3( s0,  s1, e3, ne3)
    tg0(i0, o0, e0, ne0)
    tg1(i0, o1, e1, ne1)
    tg2(i0, o2, e2, ne2)
    tg3(i0, o3, e3, ne3)
}