

================================================================
== Vitis HLS Report for 'Loop_FRAMES_CP_OUTER_proc1'
================================================================
* Date:           Fri Dec 13 11:12:51 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.804 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   446466|   446466|  4.465 ms|  4.465 ms|  446466|  446466|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- FRAMES_CP_OUTER_FRAMES_CP_INNER  |   446464|   446464|         2|          1|          1|  446464|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.80>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 5 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 6 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %frames, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame1_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame1_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame2_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame2_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame3_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame3_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame4_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame4_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame5_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %frame5_a_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %r"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %c"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body210.i.i.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i19 %indvar_flatten" [optical_flow.cpp:451]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.71ns)   --->   "%icmp_ln451 = icmp_eq  i19 %indvar_flatten_load, i19 446464" [optical_flow.cpp:451]   --->   Operation 24 'icmp' 'icmp_ln451' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.80ns)   --->   "%add_ln451_1 = add i19 %indvar_flatten_load, i19 1" [optical_flow.cpp:451]   --->   Operation 25 'add' 'add_ln451_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln451 = br i1 %icmp_ln451, void %for.inc259.i.i.i, void %Loop_FRAMES_CP_OUTER_proc1.exit" [optical_flow.cpp:451]   --->   Operation 26 'br' 'br_ln451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%c_load = load i11 %c" [optical_flow.cpp:453]   --->   Operation 27 'load' 'c_load' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%r_load = load i9 %r" [optical_flow.cpp:451]   --->   Operation 28 'load' 'r_load' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.71ns)   --->   "%add_ln451 = add i9 %r_load, i9 1" [optical_flow.cpp:451]   --->   Operation 29 'add' 'add_ln451' <Predicate = (!icmp_ln451)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.61ns)   --->   "%icmp_ln453 = icmp_eq  i11 %c_load, i11 1024" [optical_flow.cpp:453]   --->   Operation 30 'icmp' 'icmp_ln453' <Predicate = (!icmp_ln451)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.30ns)   --->   "%select_ln451 = select i1 %icmp_ln453, i11 0, i11 %c_load" [optical_flow.cpp:451]   --->   Operation 31 'select' 'select_ln451' <Predicate = (!icmp_ln451)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.30ns)   --->   "%select_ln451_1 = select i1 %icmp_ln453, i9 %add_ln451, i9 %r_load" [optical_flow.cpp:451]   --->   Operation 32 'select' 'select_ln451_1' <Predicate = (!icmp_ln451)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %select_ln451_1, i10 0" [optical_flow.cpp:458]   --->   Operation 33 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln458 = zext i11 %select_ln451" [optical_flow.cpp:458]   --->   Operation 34 'zext' 'zext_ln458' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.80ns)   --->   "%add_ln458 = add i19 %tmp, i19 %zext_ln458" [optical_flow.cpp:458]   --->   Operation 35 'add' 'add_ln458' <Predicate = (!icmp_ln451)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln458_1 = zext i19 %add_ln458" [optical_flow.cpp:458]   --->   Operation 36 'zext' 'zext_ln458_1' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%frames_addr = getelementptr i64 %frames, i64 0, i64 %zext_ln458_1" [optical_flow.cpp:458]   --->   Operation 37 'getelementptr' 'frames_addr' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.98ns)   --->   "%p_Val2_s = load i19 %frames_addr" [optical_flow.cpp:458]   --->   Operation 38 'load' 'p_Val2_s' <Predicate = (!icmp_ln451)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 446464> <RAM>
ST_1 : Operation 39 [1/1] (0.73ns)   --->   "%add_ln453 = add i11 %select_ln451, i11 1" [optical_flow.cpp:453]   --->   Operation 39 'add' 'add_ln453' <Predicate = (!icmp_ln451)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln453 = store i19 %add_ln451_1, i19 %indvar_flatten" [optical_flow.cpp:453]   --->   Operation 40 'store' 'store_ln453' <Predicate = (!icmp_ln451)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln453 = store i9 %select_ln451_1, i9 %r" [optical_flow.cpp:453]   --->   Operation 41 'store' 'store_ln453' <Predicate = (!icmp_ln451)> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln453 = store i11 %add_ln453, i11 %c" [optical_flow.cpp:453]   --->   Operation 42 'store' 'store_ln453' <Predicate = (!icmp_ln451)> <Delay = 0.38>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln451)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.17>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @FRAMES_CP_OUTER_FRAMES_CP_INNER_str"   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 446464, i64 446464, i64 446464"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln455 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [optical_flow.cpp:455]   --->   Operation 45 'specpipeline' 'specpipeline_ln455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln453 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [optical_flow.cpp:453]   --->   Operation 46 'specloopname' 'specloopname_ln453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (2.98ns)   --->   "%p_Val2_s = load i19 %frames_addr" [optical_flow.cpp:458]   --->   Operation 47 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 446464> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%r_V = trunc i64 %p_Val2_s"   --->   Operation 48 'trunc' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln841 = zext i8 %r_V"   --->   Operation 49 'zext' 'zext_ln841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.19ns)   --->   "%write_ln460 = write void @_ssdm_op_Write.ap_fifo.volatile.i17P0A, i17 %frame1_a_V, i17 %zext_ln841" [optical_flow.cpp:460]   --->   Operation 50 'write' 'write_ln460' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 1024> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%r_V_205 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_s, i32 8, i32 15"   --->   Operation 51 'partselect' 'r_V_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln841_1 = zext i8 %r_V_205"   --->   Operation 52 'zext' 'zext_ln841_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.19ns)   --->   "%write_ln461 = write void @_ssdm_op_Write.ap_fifo.volatile.i17P0A, i17 %frame2_a_V, i17 %zext_ln841_1" [optical_flow.cpp:461]   --->   Operation 53 'write' 'write_ln461' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 1024> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%r_V_206 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_s, i32 16, i32 23"   --->   Operation 54 'partselect' 'r_V_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln841_2 = zext i8 %r_V_206"   --->   Operation 55 'zext' 'zext_ln841_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.19ns)   --->   "%write_ln462 = write void @_ssdm_op_Write.ap_fifo.volatile.i17P0A, i17 %frame3_a_V, i17 %zext_ln841_2" [optical_flow.cpp:462]   --->   Operation 56 'write' 'write_ln462' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 1024> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%r_V_207 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_s, i32 24, i32 31"   --->   Operation 57 'partselect' 'r_V_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln841_3 = zext i8 %r_V_207"   --->   Operation 58 'zext' 'zext_ln841_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.19ns)   --->   "%write_ln464 = write void @_ssdm_op_Write.ap_fifo.volatile.i17P0A, i17 %frame4_a_V, i17 %zext_ln841_3" [optical_flow.cpp:464]   --->   Operation 59 'write' 'write_ln464' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 1024> <FIFO>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%r_V_208 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 39"   --->   Operation 60 'partselect' 'r_V_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln841_4 = zext i8 %r_V_208"   --->   Operation 61 'zext' 'zext_ln841_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.19ns)   --->   "%write_ln465 = write void @_ssdm_op_Write.ap_fifo.volatile.i17P0A, i17 %frame5_a_V, i17 %zext_ln841_4" [optical_flow.cpp:465]   --->   Operation 62 'write' 'write_ln465' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 1024> <FIFO>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln453 = br void %for.body210.i.i.i" [optical_flow.cpp:453]   --->   Operation 63 'br' 'br_ln453' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ frames]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ frame1_a_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame2_a_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame3_a_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame4_a_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame5_a_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                   (alloca           ) [ 010]
r                   (alloca           ) [ 010]
indvar_flatten      (alloca           ) [ 010]
specinterface_ln0   (specinterface    ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
indvar_flatten_load (load             ) [ 000]
icmp_ln451          (icmp             ) [ 010]
add_ln451_1         (add              ) [ 000]
br_ln451            (br               ) [ 000]
c_load              (load             ) [ 000]
r_load              (load             ) [ 000]
add_ln451           (add              ) [ 000]
icmp_ln453          (icmp             ) [ 000]
select_ln451        (select           ) [ 000]
select_ln451_1      (select           ) [ 000]
tmp                 (bitconcatenate   ) [ 000]
zext_ln458          (zext             ) [ 000]
add_ln458           (add              ) [ 000]
zext_ln458_1        (zext             ) [ 000]
frames_addr         (getelementptr    ) [ 011]
add_ln453           (add              ) [ 000]
store_ln453         (store            ) [ 000]
store_ln453         (store            ) [ 000]
store_ln453         (store            ) [ 000]
specloopname_ln0    (specloopname     ) [ 000]
empty               (speclooptripcount) [ 000]
specpipeline_ln455  (specpipeline     ) [ 000]
specloopname_ln453  (specloopname     ) [ 000]
p_Val2_s            (load             ) [ 000]
r_V                 (trunc            ) [ 000]
zext_ln841          (zext             ) [ 000]
write_ln460         (write            ) [ 000]
r_V_205             (partselect       ) [ 000]
zext_ln841_1        (zext             ) [ 000]
write_ln461         (write            ) [ 000]
r_V_206             (partselect       ) [ 000]
zext_ln841_2        (zext             ) [ 000]
write_ln462         (write            ) [ 000]
r_V_207             (partselect       ) [ 000]
zext_ln841_3        (zext             ) [ 000]
write_ln464         (write            ) [ 000]
r_V_208             (partselect       ) [ 000]
zext_ln841_4        (zext             ) [ 000]
write_ln465         (write            ) [ 000]
br_ln453            (br               ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="frames">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frames"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="frame1_a_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame1_a_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame2_a_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame2_a_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="frame3_a_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame3_a_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="frame4_a_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame4_a_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="frame5_a_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame5_a_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAMES_CP_OUTER_FRAMES_CP_INNER_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i17P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="c_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="r_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln460_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="17" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln460/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="write_ln461_write_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="17" slack="0"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln461/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln462_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="17" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln462/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="write_ln464_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="17" slack="0"/>
<pin id="116" dir="0" index="2" bw="8" slack="0"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln464/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln465_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="17" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln465/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="frames_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="19" slack="0"/>
<pin id="131" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frames_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="19" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln0_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="19" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="9" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln0_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="11" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="indvar_flatten_load_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="19" slack="0"/>
<pin id="157" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln451_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="19" slack="0"/>
<pin id="160" dir="0" index="1" bw="18" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln451/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln451_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="19" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln451_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="c_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="r_load_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="9" slack="0"/>
<pin id="175" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln451_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="9" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln451/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln453_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="0"/>
<pin id="184" dir="0" index="1" bw="11" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln453/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="select_ln451_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="11" slack="0"/>
<pin id="192" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln451/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="select_ln451_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="9" slack="0"/>
<pin id="199" dir="0" index="2" bw="9" slack="0"/>
<pin id="200" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln451_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="19" slack="0"/>
<pin id="206" dir="0" index="1" bw="9" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln458_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="11" slack="0"/>
<pin id="214" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln458/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln458_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="19" slack="0"/>
<pin id="218" dir="0" index="1" bw="11" slack="0"/>
<pin id="219" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln458/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln458_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="19" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln458_1/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln453_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="11" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln453/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln453_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="19" slack="0"/>
<pin id="235" dir="0" index="1" bw="19" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln453/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln453_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="0"/>
<pin id="240" dir="0" index="1" bw="9" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln453/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln453_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="0"/>
<pin id="245" dir="0" index="1" bw="11" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln453/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="r_V_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="0"/>
<pin id="250" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln841_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln841/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="r_V_205_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="64" slack="0"/>
<pin id="260" dir="0" index="2" bw="5" slack="0"/>
<pin id="261" dir="0" index="3" bw="5" slack="0"/>
<pin id="262" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_205/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln841_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln841_1/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="r_V_206_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="0" index="2" bw="6" slack="0"/>
<pin id="276" dir="0" index="3" bw="6" slack="0"/>
<pin id="277" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_206/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln841_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln841_2/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="r_V_207_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="64" slack="0"/>
<pin id="290" dir="0" index="2" bw="6" slack="0"/>
<pin id="291" dir="0" index="3" bw="6" slack="0"/>
<pin id="292" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_207/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln841_3_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln841_3/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="r_V_208_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="0"/>
<pin id="305" dir="0" index="2" bw="7" slack="0"/>
<pin id="306" dir="0" index="3" bw="7" slack="0"/>
<pin id="307" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_208/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln841_4_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln841_4/2 "/>
</bind>
</comp>

<comp id="317" class="1005" name="c_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="0"/>
<pin id="319" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="324" class="1005" name="r_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="0"/>
<pin id="326" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="331" class="1005" name="indvar_flatten_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="19" slack="0"/>
<pin id="333" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="341" class="1005" name="frames_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="19" slack="1"/>
<pin id="343" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="frames_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="60" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="60" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="60" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="60" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="155" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="155" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="180"><net_src comp="173" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="36" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="170" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="170" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="201"><net_src comp="182" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="176" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="173" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="196" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="188" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="204" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="212" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="231"><net_src comp="188" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="164" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="196" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="227" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="134" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="263"><net_src comp="62" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="134" pin="3"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="64" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="66" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="270"><net_src comp="257" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="278"><net_src comp="62" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="134" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="68" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="70" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="285"><net_src comp="272" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="293"><net_src comp="62" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="134" pin="3"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="72" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="74" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="300"><net_src comp="287" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="308"><net_src comp="62" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="134" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="76" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="78" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="315"><net_src comp="302" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="320"><net_src comp="80" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="327"><net_src comp="84" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="334"><net_src comp="88" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="344"><net_src comp="127" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="134" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: frame1_a_V | {2 }
	Port: frame2_a_V | {2 }
	Port: frame3_a_V | {2 }
	Port: frame4_a_V | {2 }
	Port: frame5_a_V | {2 }
 - Input state : 
	Port: Loop_FRAMES_CP_OUTER_proc1 : frames | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln451 : 2
		add_ln451_1 : 2
		br_ln451 : 3
		c_load : 1
		r_load : 1
		add_ln451 : 2
		icmp_ln453 : 2
		select_ln451 : 3
		select_ln451_1 : 3
		tmp : 4
		zext_ln458 : 4
		add_ln458 : 5
		zext_ln458_1 : 6
		frames_addr : 7
		p_Val2_s : 8
		add_ln453 : 4
		store_ln453 : 3
		store_ln453 : 4
		store_ln453 : 5
	State 2
		r_V : 1
		zext_ln841 : 2
		write_ln460 : 3
		r_V_205 : 1
		zext_ln841_1 : 2
		write_ln461 : 3
		r_V_206 : 1
		zext_ln841_2 : 2
		write_ln462 : 3
		r_V_207 : 1
		zext_ln841_3 : 2
		write_ln464 : 3
		r_V_208 : 1
		zext_ln841_4 : 2
		write_ln465 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |    add_ln451_1_fu_164    |    0    |    26   |
|    add   |     add_ln451_fu_176     |    0    |    16   |
|          |     add_ln458_fu_216     |    0    |    26   |
|          |     add_ln453_fu_227     |    0    |    18   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln451_fu_158    |    0    |    14   |
|          |     icmp_ln453_fu_182    |    0    |    11   |
|----------|--------------------------|---------|---------|
|  select  |    select_ln451_fu_188   |    0    |    11   |
|          |   select_ln451_1_fu_196  |    0    |    9    |
|----------|--------------------------|---------|---------|
|          |  write_ln460_write_fu_92 |    0    |    0    |
|          |  write_ln461_write_fu_99 |    0    |    0    |
|   write  | write_ln462_write_fu_106 |    0    |    0    |
|          | write_ln464_write_fu_113 |    0    |    0    |
|          | write_ln465_write_fu_120 |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|        tmp_fu_204        |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln458_fu_212    |    0    |    0    |
|          |    zext_ln458_1_fu_222   |    0    |    0    |
|          |     zext_ln841_fu_252    |    0    |    0    |
|   zext   |    zext_ln841_1_fu_267   |    0    |    0    |
|          |    zext_ln841_2_fu_282   |    0    |    0    |
|          |    zext_ln841_3_fu_297   |    0    |    0    |
|          |    zext_ln841_4_fu_312   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |        r_V_fu_248        |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      r_V_205_fu_257      |    0    |    0    |
|partselect|      r_V_206_fu_272      |    0    |    0    |
|          |      r_V_207_fu_287      |    0    |    0    |
|          |      r_V_208_fu_302      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   131   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       c_reg_317      |   11   |
|  frames_addr_reg_341 |   19   |
|indvar_flatten_reg_331|   19   |
|       r_reg_324      |    9   |
+----------------------+--------+
|         Total        |   58   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_134 |  p0  |   2  |  19  |   38   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   38   ||  0.387  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   131  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   58   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   58   |   140  |
+-----------+--------+--------+--------+
