

================================================================
== Vivado HLS Report for 'hls_xfft2real'
================================================================
* Date:           Thu Jul  7 15:03:33 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        be_vhls_prj
* Solution:       IPXACTExport
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      4.81|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+-----+-----+----------+
    |   Latency   |  Interval | Pipeline |
    |  min |  max | min | max |   Type   |
    +------+------+-----+-----+----------+
    |  1036|  1037|  525|  525| dataflow |
    +------+------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: descramble_buf_0_M_real_V [1/1] 0.00ns
codeRepl:4  %descramble_buf_0_M_real_V = alloca [256 x i16], align 2

ST_1: descramble_buf_1_M_real_V [1/1] 0.00ns
codeRepl:5  %descramble_buf_1_M_real_V = alloca [256 x i16], align 2

ST_1: descramble_buf_0_M_imag_V [1/1] 0.00ns
codeRepl:6  %descramble_buf_0_M_imag_V = alloca [256 x i16], align 2

ST_1: descramble_buf_1_M_imag_V [1/1] 0.00ns
codeRepl:7  %descramble_buf_1_M_imag_V = alloca [256 x i16], align 2

ST_1: stg_9 [2/2] 2.71ns
codeRepl:11  call fastcc void @hls_xfft2real_Loop_realfft_be_buffer_proc([256 x i16]* %descramble_buf_0_M_imag_V, [256 x i16]* %descramble_buf_1_M_imag_V, i32* %din_V_data, i1* %din_V_last_V, [256 x i16]* %descramble_buf_0_M_real_V, [256 x i16]* %descramble_buf_1_M_real_V)


 <State 2>: 0.00ns
ST_2: stg_10 [1/2] 0.00ns
codeRepl:11  call fastcc void @hls_xfft2real_Loop_realfft_be_buffer_proc([256 x i16]* %descramble_buf_0_M_imag_V, [256 x i16]* %descramble_buf_1_M_imag_V, i32* %din_V_data, i1* %din_V_last_V, [256 x i16]* %descramble_buf_0_M_real_V, [256 x i16]* %descramble_buf_1_M_real_V)


 <State 3>: 0.00ns
ST_3: stg_11 [2/2] 0.00ns
codeRepl:12  call fastcc void @hls_xfft2real_Loop_realfft_be_descramble_pro(i32* %dout_V, [256 x i16]* %descramble_buf_0_M_imag_V, [256 x i16]* %descramble_buf_1_M_imag_V, [256 x i16]* %descramble_buf_0_M_real_V, [256 x i16]* %descramble_buf_1_M_real_V)


 <State 4>: 1.57ns
ST_4: stg_12 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_4: stg_13 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %dout_V), !map !7

ST_4: stg_14 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %din_V_data), !map !14

ST_4: stg_15 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %din_V_last_V), !map !21

ST_4: stg_16 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @hls_xfft2real_str) nounwind

ST_4: stg_17 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i32* %dout_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: stg_18 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i32* %din_V_data, i1* %din_V_last_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_4: stg_19 [1/2] 1.57ns
codeRepl:12  call fastcc void @hls_xfft2real_Loop_realfft_be_descramble_pro(i32* %dout_V, [256 x i16]* %descramble_buf_0_M_imag_V, [256 x i16]* %descramble_buf_1_M_imag_V, [256 x i16]* %descramble_buf_0_M_real_V, [256 x i16]* %descramble_buf_1_M_real_V)

ST_4: stg_20 [1/1] 0.00ns
codeRepl:13  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
