{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 16 03:26:12 2015 " "Info: Processing started: Mon Mar 16 03:26:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU16 -c ALU16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU16 -c ALU16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SEL\[2\] F\[15\] 24.516 ns Longest " "Info: Longest tpd from source pin \"SEL\[2\]\" to destination pin \"F\[15\]\" is 24.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns SEL\[2\] 1 PIN PIN_H12 33 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_H12; Fanout = 33; PIN Node = 'SEL\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL[2] } "NODE_NAME" } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.868 ns) + CELL(0.416 ns) 7.124 ns ALU4:ALU_0\|ADD4:SUBTRACT\|carryOut\[1\]~0 2 COMB LCCOMB_X29_Y35_N24 2 " "Info: 2: + IC(5.868 ns) + CELL(0.416 ns) = 7.124 ns; Loc. = LCCOMB_X29_Y35_N24; Fanout = 2; COMB Node = 'ALU4:ALU_0\|ADD4:SUBTRACT\|carryOut\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.284 ns" { SEL[2] ALU4:ALU_0|ADD4:SUBTRACT|carryOut[1]~0 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.275 ns) 7.667 ns ALU4:ALU_0\|ADD4:SUBTRACT\|carryOut\[2\]~1 3 COMB LCCOMB_X29_Y35_N10 2 " "Info: 3: + IC(0.268 ns) + CELL(0.275 ns) = 7.667 ns; Loc. = LCCOMB_X29_Y35_N10; Fanout = 2; COMB Node = 'ALU4:ALU_0\|ADD4:SUBTRACT\|carryOut\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { ALU4:ALU_0|ADD4:SUBTRACT|carryOut[1]~0 ALU4:ALU_0|ADD4:SUBTRACT|carryOut[2]~1 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.438 ns) 8.382 ns ALU4:ALU_0\|ADD4:SUBTRACT\|carryOut\[3\]~2 4 COMB LCCOMB_X29_Y35_N20 2 " "Info: 4: + IC(0.277 ns) + CELL(0.438 ns) = 8.382 ns; Loc. = LCCOMB_X29_Y35_N20; Fanout = 2; COMB Node = 'ALU4:ALU_0\|ADD4:SUBTRACT\|carryOut\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { ALU4:ALU_0|ADD4:SUBTRACT|carryOut[2]~1 ALU4:ALU_0|ADD4:SUBTRACT|carryOut[3]~2 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.438 ns) 9.099 ns ALU4:ALU_0\|ADD4:SUBTRACT\|COUT~0 5 COMB LCCOMB_X29_Y35_N30 2 " "Info: 5: + IC(0.279 ns) + CELL(0.438 ns) = 9.099 ns; Loc. = LCCOMB_X29_Y35_N30; Fanout = 2; COMB Node = 'ALU4:ALU_0\|ADD4:SUBTRACT\|COUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { ALU4:ALU_0|ADD4:SUBTRACT|carryOut[3]~2 ALU4:ALU_0|ADD4:SUBTRACT|COUT~0 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 9.504 ns ALU4:ALU_1\|ADD4:SUBTRACT\|carryOut\[1\]~0 6 COMB LCCOMB_X29_Y35_N8 2 " "Info: 6: + IC(0.255 ns) + CELL(0.150 ns) = 9.504 ns; Loc. = LCCOMB_X29_Y35_N8; Fanout = 2; COMB Node = 'ALU4:ALU_1\|ADD4:SUBTRACT\|carryOut\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { ALU4:ALU_0|ADD4:SUBTRACT|COUT~0 ALU4:ALU_1|ADD4:SUBTRACT|carryOut[1]~0 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.150 ns) 10.827 ns ALU4:ALU_1\|ADD4:SUBTRACT\|carryOut\[2\]~1 7 COMB LCCOMB_X20_Y35_N16 2 " "Info: 7: + IC(1.173 ns) + CELL(0.150 ns) = 10.827 ns; Loc. = LCCOMB_X20_Y35_N16; Fanout = 2; COMB Node = 'ALU4:ALU_1\|ADD4:SUBTRACT\|carryOut\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { ALU4:ALU_1|ADD4:SUBTRACT|carryOut[1]~0 ALU4:ALU_1|ADD4:SUBTRACT|carryOut[2]~1 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 11.359 ns ALU4:ALU_1\|ADD4:SUBTRACT\|carryOut\[3\]~2 8 COMB LCCOMB_X20_Y35_N18 2 " "Info: 8: + IC(0.257 ns) + CELL(0.275 ns) = 11.359 ns; Loc. = LCCOMB_X20_Y35_N18; Fanout = 2; COMB Node = 'ALU4:ALU_1\|ADD4:SUBTRACT\|carryOut\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { ALU4:ALU_1|ADD4:SUBTRACT|carryOut[2]~1 ALU4:ALU_1|ADD4:SUBTRACT|carryOut[3]~2 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 11.757 ns ALU4:ALU_1\|ADD4:SUBTRACT\|COUT~0 9 COMB LCCOMB_X20_Y35_N12 2 " "Info: 9: + IC(0.248 ns) + CELL(0.150 ns) = 11.757 ns; Loc. = LCCOMB_X20_Y35_N12; Fanout = 2; COMB Node = 'ALU4:ALU_1\|ADD4:SUBTRACT\|COUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { ALU4:ALU_1|ADD4:SUBTRACT|carryOut[3]~2 ALU4:ALU_1|ADD4:SUBTRACT|COUT~0 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.438 ns) 12.469 ns ALU4:ALU_2\|ADD4:SUBTRACT\|carryOut\[1\]~0 10 COMB LCCOMB_X20_Y35_N14 2 " "Info: 10: + IC(0.274 ns) + CELL(0.438 ns) = 12.469 ns; Loc. = LCCOMB_X20_Y35_N14; Fanout = 2; COMB Node = 'ALU4:ALU_2\|ADD4:SUBTRACT\|carryOut\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { ALU4:ALU_1|ADD4:SUBTRACT|COUT~0 ALU4:ALU_2|ADD4:SUBTRACT|carryOut[1]~0 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 13.000 ns ALU4:ALU_2\|ADD4:SUBTRACT\|carryOut\[2\]~1 11 COMB LCCOMB_X20_Y35_N24 2 " "Info: 11: + IC(0.256 ns) + CELL(0.275 ns) = 13.000 ns; Loc. = LCCOMB_X20_Y35_N24; Fanout = 2; COMB Node = 'ALU4:ALU_2\|ADD4:SUBTRACT\|carryOut\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { ALU4:ALU_2|ADD4:SUBTRACT|carryOut[1]~0 ALU4:ALU_2|ADD4:SUBTRACT|carryOut[2]~1 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.438 ns) 14.144 ns ALU4:ALU_2\|ADD4:SUBTRACT\|carryOut\[3\]~2 12 COMB LCCOMB_X24_Y35_N8 2 " "Info: 12: + IC(0.706 ns) + CELL(0.438 ns) = 14.144 ns; Loc. = LCCOMB_X24_Y35_N8; Fanout = 2; COMB Node = 'ALU4:ALU_2\|ADD4:SUBTRACT\|carryOut\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { ALU4:ALU_2|ADD4:SUBTRACT|carryOut[2]~1 ALU4:ALU_2|ADD4:SUBTRACT|carryOut[3]~2 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 14.816 ns ALU4:ALU_2\|ADD4:SUBTRACT\|COUT~0 13 COMB LCCOMB_X24_Y35_N2 2 " "Info: 13: + IC(0.252 ns) + CELL(0.420 ns) = 14.816 ns; Loc. = LCCOMB_X24_Y35_N2; Fanout = 2; COMB Node = 'ALU4:ALU_2\|ADD4:SUBTRACT\|COUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { ALU4:ALU_2|ADD4:SUBTRACT|carryOut[3]~2 ALU4:ALU_2|ADD4:SUBTRACT|COUT~0 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.420 ns) 16.179 ns ALU4:ALU_3\|ADD4:SUBTRACT\|carryOut\[1\]~0 14 COMB LCCOMB_X32_Y35_N16 2 " "Info: 14: + IC(0.943 ns) + CELL(0.420 ns) = 16.179 ns; Loc. = LCCOMB_X32_Y35_N16; Fanout = 2; COMB Node = 'ALU4:ALU_3\|ADD4:SUBTRACT\|carryOut\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { ALU4:ALU_2|ADD4:SUBTRACT|COUT~0 ALU4:ALU_3|ADD4:SUBTRACT|carryOut[1]~0 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.438 ns) 16.892 ns ALU4:ALU_3\|ADD4:SUBTRACT\|carryOut\[2\]~1 15 COMB LCCOMB_X32_Y35_N26 2 " "Info: 15: + IC(0.275 ns) + CELL(0.438 ns) = 16.892 ns; Loc. = LCCOMB_X32_Y35_N26; Fanout = 2; COMB Node = 'ALU4:ALU_3\|ADD4:SUBTRACT\|carryOut\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.713 ns" { ALU4:ALU_3|ADD4:SUBTRACT|carryOut[1]~0 ALU4:ALU_3|ADD4:SUBTRACT|carryOut[2]~1 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.420 ns) 17.569 ns ALU4:ALU_3\|ADD4:SUBTRACT\|carryOut\[3\]~2 16 COMB LCCOMB_X32_Y35_N12 4 " "Info: 16: + IC(0.257 ns) + CELL(0.420 ns) = 17.569 ns; Loc. = LCCOMB_X32_Y35_N12; Fanout = 4; COMB Node = 'ALU4:ALU_3\|ADD4:SUBTRACT\|carryOut\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { ALU4:ALU_3|ADD4:SUBTRACT|carryOut[2]~1 ALU4:ALU_3|ADD4:SUBTRACT|carryOut[3]~2 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 17.987 ns ALU4:ALU_3\|MUX_4x4to1:selectOutput\|output\[3\]~6 17 COMB LCCOMB_X32_Y35_N20 1 " "Info: 17: + IC(0.268 ns) + CELL(0.150 ns) = 17.987 ns; Loc. = LCCOMB_X32_Y35_N20; Fanout = 1; COMB Node = 'ALU4:ALU_3\|MUX_4x4to1:selectOutput\|output\[3\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { ALU4:ALU_3|ADD4:SUBTRACT|carryOut[3]~2 ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~6 } "NODE_NAME" } } { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 18.522 ns ALU4:ALU_3\|MUX_4x4to1:selectOutput\|output\[3\]~7 18 COMB LCCOMB_X32_Y35_N30 2 " "Info: 18: + IC(0.260 ns) + CELL(0.275 ns) = 18.522 ns; Loc. = LCCOMB_X32_Y35_N30; Fanout = 2; COMB Node = 'ALU4:ALU_3\|MUX_4x4to1:selectOutput\|output\[3\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~6 ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~7 } "NODE_NAME" } } { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.196 ns) + CELL(2.798 ns) 24.516 ns F\[15\] 19 PIN PIN_AF13 0 " "Info: 19: + IC(3.196 ns) + CELL(2.798 ns) = 24.516 ns; Loc. = PIN_AF13; Fanout = 0; PIN Node = 'F\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.994 ns" { ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~7 F[15] } "NODE_NAME" } } { "ALU16.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU16.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.204 ns ( 37.54 % ) " "Info: Total cell delay = 9.204 ns ( 37.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.312 ns ( 62.46 % ) " "Info: Total interconnect delay = 15.312 ns ( 62.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.516 ns" { SEL[2] ALU4:ALU_0|ADD4:SUBTRACT|carryOut[1]~0 ALU4:ALU_0|ADD4:SUBTRACT|carryOut[2]~1 ALU4:ALU_0|ADD4:SUBTRACT|carryOut[3]~2 ALU4:ALU_0|ADD4:SUBTRACT|COUT~0 ALU4:ALU_1|ADD4:SUBTRACT|carryOut[1]~0 ALU4:ALU_1|ADD4:SUBTRACT|carryOut[2]~1 ALU4:ALU_1|ADD4:SUBTRACT|carryOut[3]~2 ALU4:ALU_1|ADD4:SUBTRACT|COUT~0 ALU4:ALU_2|ADD4:SUBTRACT|carryOut[1]~0 ALU4:ALU_2|ADD4:SUBTRACT|carryOut[2]~1 ALU4:ALU_2|ADD4:SUBTRACT|carryOut[3]~2 ALU4:ALU_2|ADD4:SUBTRACT|COUT~0 ALU4:ALU_3|ADD4:SUBTRACT|carryOut[1]~0 ALU4:ALU_3|ADD4:SUBTRACT|carryOut[2]~1 ALU4:ALU_3|ADD4:SUBTRACT|carryOut[3]~2 ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~6 ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~7 F[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "24.516 ns" { SEL[2] {} SEL[2]~combout {} ALU4:ALU_0|ADD4:SUBTRACT|carryOut[1]~0 {} ALU4:ALU_0|ADD4:SUBTRACT|carryOut[2]~1 {} ALU4:ALU_0|ADD4:SUBTRACT|carryOut[3]~2 {} ALU4:ALU_0|ADD4:SUBTRACT|COUT~0 {} ALU4:ALU_1|ADD4:SUBTRACT|carryOut[1]~0 {} ALU4:ALU_1|ADD4:SUBTRACT|carryOut[2]~1 {} ALU4:ALU_1|ADD4:SUBTRACT|carryOut[3]~2 {} ALU4:ALU_1|ADD4:SUBTRACT|COUT~0 {} ALU4:ALU_2|ADD4:SUBTRACT|carryOut[1]~0 {} ALU4:ALU_2|ADD4:SUBTRACT|carryOut[2]~1 {} ALU4:ALU_2|ADD4:SUBTRACT|carryOut[3]~2 {} ALU4:ALU_2|ADD4:SUBTRACT|COUT~0 {} ALU4:ALU_3|ADD4:SUBTRACT|carryOut[1]~0 {} ALU4:ALU_3|ADD4:SUBTRACT|carryOut[2]~1 {} ALU4:ALU_3|ADD4:SUBTRACT|carryOut[3]~2 {} ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~6 {} ALU4:ALU_3|MUX_4x4to1:selectOutput|output[3]~7 {} F[15] {} } { 0.000ns 0.000ns 5.868ns 0.268ns 0.277ns 0.279ns 0.255ns 1.173ns 0.257ns 0.248ns 0.274ns 0.256ns 0.706ns 0.252ns 0.943ns 0.275ns 0.257ns 0.268ns 0.260ns 3.196ns } { 0.000ns 0.840ns 0.416ns 0.275ns 0.438ns 0.438ns 0.150ns 0.150ns 0.275ns 0.150ns 0.438ns 0.275ns 0.438ns 0.420ns 0.420ns 0.438ns 0.420ns 0.150ns 0.275ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 16 03:26:16 2015 " "Info: Processing ended: Mon Mar 16 03:26:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
