project:
  title:        "Ultra‑Compact 3‑Channel Router"
  author:       "Laya"
  discord:      ""
  description:  "Tiny‑Tapeout compatible 3‑port packet router with parity checking and 4‑deep FIFO"
  language:     "Verilog"
  clock_hz:     50000000
  tiles:        "1x1"
  top_module:   "tt_um_example"
  source_files:
    - "project.v"
pinout:
  ui[0]: "PKT_VALID"
  ui[1]: "DATA[1]"
  ui[2]: "DATA[2]"
  ui[3]: "DATA[3]"
  ui[4]: "DATA[4]"
  ui[5]: "DATA[5]"
  ui[6]: "DATA[6]"
  ui[7]: "DATA[7]"
  uo[0]: "BUSY"
  uo[1]: "ERROR"
  uo[2]: "CH0_VALID"
  uo[3]: "CH1_VALID"
  uo[4]: "CH2_VALID"
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""
  uio[0]: "CH0_READ_EN"
  uio[1]: "CH1_READ_EN"
  uio[2]: "CH2_READ_EN"
  uio[3]: ""
  uio[4]: "CH0_DATA[4]"
  uio[5]: "CH0_DATA[5]"
  uio[6]: "CH0_DATA[6]"
  uio[7]: "CH0_DATA[7]"
yaml_version: 6
