\hypertarget{structLPC__USART__T}{}\section{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T Struct Reference}
\label{structLPC__USART__T}\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}


U\+S\+A\+RT register block structure.  




{\ttfamily \#include $<$uart\+\_\+17xx\+\_\+40xx.\+h$>$}



Collaboration diagram for L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T\+:
% FIG 0
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint32\_t \hyperlink{structLPC__USART__T_a01d439a681b9a7a486ad75c91a2f91c8}{FCR}\\
\>\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I} uint32\_t \hyperlink{structLPC__USART__T_a470cdb18abc446a9768f404314c4a556}{IIR}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I} uint32\_t \hyperlink{structLPC__USART__T_a1e5a80261f84a375eda3b575bea8074a}{FIFOLVL}\\
\>\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structLPC__USART__T_a799433e27ab7a1b61ba215ff1766a3e0}{SYNCCTRL}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structLPC__USART__T_ac2e91646e820b1527747154d82778e48}{DLL}\\
\>\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I} uint32\_t \hyperlink{structLPC__USART__T_a39191d418ae7de55f62202f25fd29083}{RBR}\\
\>\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint32\_t \hyperlink{structLPC__USART__T_ae93392fb8e6c40f5b340ec0cf145ee1b}{THR}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structLPC__USART__T_a3e9b4b467fbbf43e57e261fd826e5e97}{DLM}\\
\>\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint32\_t \hyperlink{structLPC__USART__T_a832413236bebfb6e6495c1055b9a85ae}{IER}\\
\}; \\

\end{tabbing}\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__USART__T_a443bb067899c7f269dc903a26522f44b}{A\+CR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__USART__T_ae35ac03aeeafd5a54f2c2c675b6dca4f}{F\+DR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__USART__T_aedc3d854bf59c2f0999a8ae22e3e7bb4}{H\+D\+EN}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__USART__T_a85c78774fcee5d86f82a4bd497db2b00}{I\+CR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__USART__T_aee4d95152fdd5222436368295e4307c2}{L\+CR}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structLPC__USART__T_a71f711aab2dc24f42d183abd449ce829}{L\+SR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__USART__T_a3fca7faf2cc9ec38e5a8566538cadf48}{M\+CR}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structLPC__USART__T_ac4372e0a659dc1f4b5503a8825ed1971}{M\+SR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__USART__T_abd99c522dd0ccec4b7c7b1c08cc3c1fb}{O\+SR}
\item 
uint32\+\_\+t \hyperlink{structLPC__USART__T_af3789f39fe00cc53f3055507eb9eb52c}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}3\mbox{]}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structLPC__USART__T_a56453758b5fec0a80c808f746e3db741}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}1\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__USART__T_adfc2810503e8eb5f4d9bc4622500295e}{R\+S485\+A\+D\+R\+M\+A\+T\+CH}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__USART__T_a6a7e49f50f49efbe8e11befcf6e7d6b4}{R\+S485\+C\+T\+RL}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__USART__T_a6e9fc8109a269820386a36c81dc943ab}{R\+S485\+D\+LY}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__USART__T_aa8ad1461441995d0b618ff7f5b0e42be}{S\+C\+I\+C\+T\+RL}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__USART__T_a28417e4b3d19fcbb6c6ef116376ed58b}{S\+CR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__USART__T_afa3989925f4b5c3edd74531748ccccb2}{T\+E\+R1}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__USART__T_afc422e0333356dc62b23d404bfdbd1de}{T\+E\+R2}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
U\+S\+A\+RT register block structure. 

Definition at line 49 of file uart\+\_\+17xx\+\_\+40xx.\+h.



\subsection{Member Data Documentation}
\subsubsection[{\texorpdfstring{"@10}{@10}}]{\setlength{\rightskip}{0pt plus 5cm}union \{ ... \} }\hypertarget{structLPC__USART__T_ac0cf78c9ab208ce0d9d50044a3acc880}{}\label{structLPC__USART__T_ac0cf78c9ab208ce0d9d50044a3acc880}
\subsubsection[{\texorpdfstring{"@12}{@12}}]{\setlength{\rightskip}{0pt plus 5cm}union \{ ... \} }\hypertarget{structLPC__USART__T_acc75f0787768dcc1b66c96058f85da62}{}\label{structLPC__USART__T_acc75f0787768dcc1b66c96058f85da62}
\subsubsection[{\texorpdfstring{"@6}{@6}}]{\setlength{\rightskip}{0pt plus 5cm}union \{ ... \} }\hypertarget{structLPC__USART__T_add0ae85b6ee1d205dde773d1e1881af6}{}\label{structLPC__USART__T_add0ae85b6ee1d205dde773d1e1881af6}
$<$ U\+S\+A\+R\+Tn Structure \subsubsection[{\texorpdfstring{"@8}{@8}}]{\setlength{\rightskip}{0pt plus 5cm}union \{ ... \} }\hypertarget{structLPC__USART__T_acc78b55e1184fbc55889f95cd70d8105}{}\label{structLPC__USART__T_acc78b55e1184fbc55889f95cd70d8105}
\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!A\+CR@{A\+CR}}
\index{A\+CR@{A\+CR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{A\+CR}{ACR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+A\+CR}\hypertarget{structLPC__USART__T_a443bb067899c7f269dc903a26522f44b}{}\label{structLPC__USART__T_a443bb067899c7f269dc903a26522f44b}
Auto-\/baud Control Register. Contains controls for the auto-\/baud feature. 

Definition at line 72 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!D\+LL@{D\+LL}}
\index{D\+LL@{D\+LL}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+LL}{DLL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+D\+LL}\hypertarget{structLPC__USART__T_ac2e91646e820b1527747154d82778e48}{}\label{structLPC__USART__T_ac2e91646e820b1527747154d82778e48}
Divisor Latch L\+SB. Least significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider (D\+L\+AB = 1). 

Definition at line 52 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!D\+LM@{D\+LM}}
\index{D\+LM@{D\+LM}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+LM}{DLM}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+D\+LM}\hypertarget{structLPC__USART__T_a3e9b4b467fbbf43e57e261fd826e5e97}{}\label{structLPC__USART__T_a3e9b4b467fbbf43e57e261fd826e5e97}
Divisor Latch M\+SB. Most significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider (D\+L\+AB = 1). 

Definition at line 59 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!F\+CR@{F\+CR}}
\index{F\+CR@{F\+CR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{F\+CR}{FCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+F\+CR}\hypertarget{structLPC__USART__T_a01d439a681b9a7a486ad75c91a2f91c8}{}\label{structLPC__USART__T_a01d439a681b9a7a486ad75c91a2f91c8}
F\+I\+FO Control Register. Controls U\+A\+RT F\+I\+FO usage and modes. 

Definition at line 63 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!F\+DR@{F\+DR}}
\index{F\+DR@{F\+DR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{F\+DR}{FDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+F\+DR}\hypertarget{structLPC__USART__T_ae35ac03aeeafd5a54f2c2c675b6dca4f}{}\label{structLPC__USART__T_ae35ac03aeeafd5a54f2c2c675b6dca4f}
Fractional Divider Register. Generates a clock input for the baud rate divider. 

Definition at line 74 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!F\+I\+F\+O\+L\+VL@{F\+I\+F\+O\+L\+VL}}
\index{F\+I\+F\+O\+L\+VL@{F\+I\+F\+O\+L\+VL}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{F\+I\+F\+O\+L\+VL}{FIFOLVL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+F\+I\+F\+O\+L\+VL}\hypertarget{structLPC__USART__T_a1e5a80261f84a375eda3b575bea8074a}{}\label{structLPC__USART__T_a1e5a80261f84a375eda3b575bea8074a}
F\+I\+FO Level register. Provides the current fill levels of the transmit and receive F\+I\+F\+Os. 

Definition at line 88 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!H\+D\+EN@{H\+D\+EN}}
\index{H\+D\+EN@{H\+D\+EN}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{H\+D\+EN}{HDEN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+H\+D\+EN}\hypertarget{structLPC__USART__T_aedc3d854bf59c2f0999a8ae22e3e7bb4}{}\label{structLPC__USART__T_aedc3d854bf59c2f0999a8ae22e3e7bb4}
Half-\/duplex enable Register-\/ only on some U\+A\+R\+Ts 

Definition at line 78 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!I\+CR@{I\+CR}}
\index{I\+CR@{I\+CR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+CR}{ICR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+I\+CR}\hypertarget{structLPC__USART__T_a85c78774fcee5d86f82a4bd497db2b00}{}\label{structLPC__USART__T_a85c78774fcee5d86f82a4bd497db2b00}
Ir\+DA control register (not all U\+A\+R\+TS) 

Definition at line 73 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+ER}{IER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+I\+ER}\hypertarget{structLPC__USART__T_a832413236bebfb6e6495c1055b9a85ae}{}\label{structLPC__USART__T_a832413236bebfb6e6495c1055b9a85ae}
Interrupt Enable Register. Contains individual interrupt enable bits for the 7 potential U\+A\+RT interrupts (D\+L\+AB = 0). 

Definition at line 58 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!I\+IR@{I\+IR}}
\index{I\+IR@{I\+IR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+IR}{IIR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+I\+IR}\hypertarget{structLPC__USART__T_a470cdb18abc446a9768f404314c4a556}{}\label{structLPC__USART__T_a470cdb18abc446a9768f404314c4a556}
Interrupt ID Register. Identifies which interrupt(s) are pending. 

Definition at line 64 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!L\+CR@{L\+CR}}
\index{L\+CR@{L\+CR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{L\+CR}{LCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+L\+CR}\hypertarget{structLPC__USART__T_aee4d95152fdd5222436368295e4307c2}{}\label{structLPC__USART__T_aee4d95152fdd5222436368295e4307c2}
Line Control Register. Contains controls for frame formatting and break generation. 

Definition at line 67 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!L\+SR@{L\+SR}}
\index{L\+SR@{L\+SR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{L\+SR}{LSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+L\+SR}\hypertarget{structLPC__USART__T_a71f711aab2dc24f42d183abd449ce829}{}\label{structLPC__USART__T_a71f711aab2dc24f42d183abd449ce829}
Line Status Register. Contains flags for transmit and receive status, including line errors. 

Definition at line 69 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!M\+CR@{M\+CR}}
\index{M\+CR@{M\+CR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{M\+CR}{MCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+M\+CR}\hypertarget{structLPC__USART__T_a3fca7faf2cc9ec38e5a8566538cadf48}{}\label{structLPC__USART__T_a3fca7faf2cc9ec38e5a8566538cadf48}
Modem Control Register. Only present on U\+S\+A\+RT ports with full modem support. 

Definition at line 68 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!M\+SR@{M\+SR}}
\index{M\+SR@{M\+SR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{M\+SR}{MSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+M\+SR}\hypertarget{structLPC__USART__T_ac4372e0a659dc1f4b5503a8825ed1971}{}\label{structLPC__USART__T_ac4372e0a659dc1f4b5503a8825ed1971}
Modem Status Register. Only present on U\+S\+A\+RT ports with full modem support. 

Definition at line 70 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!O\+SR@{O\+SR}}
\index{O\+SR@{O\+SR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{O\+SR}{OSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+O\+SR}\hypertarget{structLPC__USART__T_abd99c522dd0ccec4b7c7b1c08cc3c1fb}{}\label{structLPC__USART__T_abd99c522dd0ccec4b7c7b1c08cc3c1fb}
Oversampling Register. Controls the degree of oversampling during each bit time. Only on some U\+A\+R\+TS. 

Definition at line 75 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!R\+BR@{R\+BR}}
\index{R\+BR@{R\+BR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+BR}{RBR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+R\+BR}\hypertarget{structLPC__USART__T_a39191d418ae7de55f62202f25fd29083}{}\label{structLPC__USART__T_a39191d418ae7de55f62202f25fd29083}
Receiver Buffer Register. Contains the next received character to be read (D\+L\+AB = 0). 

Definition at line 54 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}3\mbox{]}}\hypertarget{structLPC__USART__T_af3789f39fe00cc53f3055507eb9eb52c}{}\label{structLPC__USART__T_af3789f39fe00cc53f3055507eb9eb52c}


Definition at line 77 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}1\mbox{]}}\hypertarget{structLPC__USART__T_a56453758b5fec0a80c808f746e3db741}{}\label{structLPC__USART__T_a56453758b5fec0a80c808f746e3db741}


Definition at line 79 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!R\+S485\+A\+D\+R\+M\+A\+T\+CH@{R\+S485\+A\+D\+R\+M\+A\+T\+CH}}
\index{R\+S485\+A\+D\+R\+M\+A\+T\+CH@{R\+S485\+A\+D\+R\+M\+A\+T\+CH}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+S485\+A\+D\+R\+M\+A\+T\+CH}{RS485ADRMATCH}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+R\+S485\+A\+D\+R\+M\+A\+T\+CH}\hypertarget{structLPC__USART__T_adfc2810503e8eb5f4d9bc4622500295e}{}\label{structLPC__USART__T_adfc2810503e8eb5f4d9bc4622500295e}
R\+S-\/485/\+E\+I\+A-\/485 address match. Contains the address match value for R\+S-\/485/\+E\+I\+A-\/485 mode. 

Definition at line 83 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!R\+S485\+C\+T\+RL@{R\+S485\+C\+T\+RL}}
\index{R\+S485\+C\+T\+RL@{R\+S485\+C\+T\+RL}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+S485\+C\+T\+RL}{RS485CTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+R\+S485\+C\+T\+RL}\hypertarget{structLPC__USART__T_a6a7e49f50f49efbe8e11befcf6e7d6b4}{}\label{structLPC__USART__T_a6a7e49f50f49efbe8e11befcf6e7d6b4}
R\+S-\/485/\+E\+I\+A-\/485 Control. Contains controls to configure various aspects of R\+S-\/485/\+E\+I\+A-\/485 modes. 

Definition at line 82 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!R\+S485\+D\+LY@{R\+S485\+D\+LY}}
\index{R\+S485\+D\+LY@{R\+S485\+D\+LY}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+S485\+D\+LY}{RS485DLY}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+R\+S485\+D\+LY}\hypertarget{structLPC__USART__T_a6e9fc8109a269820386a36c81dc943ab}{}\label{structLPC__USART__T_a6e9fc8109a269820386a36c81dc943ab}
R\+S-\/485/\+E\+I\+A-\/485 direction control delay. 

Definition at line 84 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!S\+C\+I\+C\+T\+RL@{S\+C\+I\+C\+T\+RL}}
\index{S\+C\+I\+C\+T\+RL@{S\+C\+I\+C\+T\+RL}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+C\+I\+C\+T\+RL}{SCICTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+S\+C\+I\+C\+T\+RL}\hypertarget{structLPC__USART__T_aa8ad1461441995d0b618ff7f5b0e42be}{}\label{structLPC__USART__T_aa8ad1461441995d0b618ff7f5b0e42be}
Smart card interface control register-\/ only on some U\+A\+R\+Ts 

Definition at line 80 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!S\+CR@{S\+CR}}
\index{S\+CR@{S\+CR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+CR}{SCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+S\+CR}\hypertarget{structLPC__USART__T_a28417e4b3d19fcbb6c6ef116376ed58b}{}\label{structLPC__USART__T_a28417e4b3d19fcbb6c6ef116376ed58b}
Scratch Pad Register. Eight-\/bit temporary storage for software. 

Definition at line 71 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!S\+Y\+N\+C\+C\+T\+RL@{S\+Y\+N\+C\+C\+T\+RL}}
\index{S\+Y\+N\+C\+C\+T\+RL@{S\+Y\+N\+C\+C\+T\+RL}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+Y\+N\+C\+C\+T\+RL}{SYNCCTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+S\+Y\+N\+C\+C\+T\+RL}\hypertarget{structLPC__USART__T_a799433e27ab7a1b61ba215ff1766a3e0}{}\label{structLPC__USART__T_a799433e27ab7a1b61ba215ff1766a3e0}
Synchronous mode control register. Only on U\+S\+A\+R\+Ts. 

Definition at line 87 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!T\+E\+R1@{T\+E\+R1}}
\index{T\+E\+R1@{T\+E\+R1}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{T\+E\+R1}{TER1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+T\+E\+R1}\hypertarget{structLPC__USART__T_afa3989925f4b5c3edd74531748ccccb2}{}\label{structLPC__USART__T_afa3989925f4b5c3edd74531748ccccb2}
Transmit Enable Register. Turns off U\+S\+A\+RT transmitter for use with software flow control. 

Definition at line 76 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!T\+E\+R2@{T\+E\+R2}}
\index{T\+E\+R2@{T\+E\+R2}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{T\+E\+R2}{TER2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+T\+E\+R2}\hypertarget{structLPC__USART__T_afc422e0333356dc62b23d404bfdbd1de}{}\label{structLPC__USART__T_afc422e0333356dc62b23d404bfdbd1de}
Transmit Enable Register. Only on L\+P\+C177\+X\+\_\+8X U\+A\+R\+T4 and L\+P\+C18\+X\+X/43\+XX U\+S\+A\+R\+T0/2/3. 

Definition at line 91 of file uart\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}!T\+HR@{T\+HR}}
\index{T\+HR@{T\+HR}!L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T@{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}}
\subsubsection[{\texorpdfstring{T\+HR}{THR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+\+T\+::\+T\+HR}\hypertarget{structLPC__USART__T_ae93392fb8e6c40f5b340ec0cf145ee1b}{}\label{structLPC__USART__T_ae93392fb8e6c40f5b340ec0cf145ee1b}
Transmit Holding Register. The next character to be transmitted is written here (D\+L\+AB = 0). 

Definition at line 53 of file uart\+\_\+17xx\+\_\+40xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{uart__17xx__40xx_8h}{uart\+\_\+17xx\+\_\+40xx.\+h}\end{DoxyCompactItemize}
