{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742125305260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742125305260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 16 19:41:45 2025 " "Processing started: Sun Mar 16 19:41:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742125305260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742125305260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742125305260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1742125305515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125305544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125305544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_temp.v 1 1 " "Found 1 design units, including 1 entities, in source file top_temp.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_temp " "Found entity 1: top_temp" {  } { { "top_temp.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/top_temp.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125305545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125305545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125305547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125305547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spo.v 1 1 " "Found 1 design units, including 1 entities, in source file spo.v" { { "Info" "ISGN_ENTITY_NAME" "1 spo " "Found entity 1: spo" {  } { { "spo.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/spo.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125305548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125305548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max30102_init_table.v 1 1 " "Found 1 design units, including 1 entities, in source file max30102_init_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 max30102_init_table " "Found entity 1: max30102_init_table" {  } { { "max30102_init_table.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/max30102_init_table.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125305549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125305549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max30102_init.v 1 1 " "Found 1 design units, including 1 entities, in source file max30102_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 max30102_Init " "Found entity 1: max30102_Init" {  } { { "MAX30102_Init.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/MAX30102_Init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125305550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125305550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "key_filter.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/key_filter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125305551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125305551 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 Integer_temp.v(66) " "Verilog HDL Expression warning at Integer_temp.v(66): truncated literal to match 18 bits" {  } { { "Integer_temp.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/Integer_temp.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1742125305552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integer_temp.v 1 1 " "Found 1 design units, including 1 entities, in source file integer_temp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Integer_temp " "Found entity 1: Integer_temp" {  } { { "Integer_temp.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/Integer_temp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125305552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125305552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_init_dev.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_init_dev.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Init_Dev " "Found entity 1: I2C_Init_Dev" {  } { { "I2C_Init_Dev.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/I2C_Init_Dev.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125305554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125305554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ack ACK i2c_control.v(35) " "Verilog HDL Declaration information at i2c_control.v(35): object \"ack\" differs only in case from object \"ACK\" in the same scope" {  } { { "i2c_control.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/i2c_control.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1742125305556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_control.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_control " "Found entity 1: i2c_control" {  } { { "i2c_control.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/i2c_control.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125305556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125305556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_bit_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_bit_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_bit_shift " "Found entity 1: i2c_bit_shift" {  } { { "i2c_bit_shift.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/i2c_bit_shift.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125305558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125305558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file debug_uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug_uart_tx " "Found entity 1: debug_uart_tx" {  } { { "debug_uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/debug_uart_tx.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125305559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125305559 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "max30102_controller.v " "Can't analyze file -- file max30102_controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1742125305561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mq2_module.v 1 1 " "Found 1 design units, including 1 entities, in source file mq2_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 mq2_module " "Found entity 1: mq2_module" {  } { { "mq2_module.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/mq2_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125305562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125305562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_ctrl " "Found entity 1: alarm_ctrl" {  } { { "alarm_ctrl.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/alarm_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125305563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125305563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125305565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125305565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rst_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 rst_module " "Found entity 1: rst_module" {  } { { "rst_module.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/rst_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125305566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125305566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht11_module.v 1 1 " "Found 1 design units, including 1 entities, in source file dht11_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 dht11_module " "Found entity 1: dht11_module" {  } { { "dht11_module.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/dht11_module.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125305568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125305568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led top_temp.v(104) " "Verilog HDL Implicit Net warning at top_temp.v(104): created implicit net for \"led\"" {  } { { "top_temp.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/top_temp.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742125305568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp_value main.v(44) " "Verilog HDL Implicit Net warning at main.v(44): created implicit net for \"temp_value\"" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742125305568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "humi_value main.v(45) " "Verilog HDL Implicit Net warning at main.v(45): created implicit net for \"humi_value\"" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742125305568 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1742125306162 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "max30102_device_id main.v(22) " "Verilog HDL warning at main.v(22): object max30102_device_id used but never assigned" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 22 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1742125306163 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "max30102_device_id 0 main.v(22) " "Net \"max30102_device_id\" at main.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1742125306164 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_module rst_module:rst_inst " "Elaborating entity \"rst_module\" for hierarchy \"rst_module:rst_inst\"" {  } { { "main.v" "rst_inst" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125306185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dht11_module dht11_module:dht11_inst " "Elaborating entity \"dht11_module\" for hierarchy \"dht11_module:dht11_inst\"" {  } { { "main.v" "dht11_inst" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125306186 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dht11_in dht11_module.v(41) " "Verilog HDL or VHDL warning at dht11_module.v(41): object \"dht11_in\" assigned a value but never read" {  } { { "dht11_module.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/dht11_module.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1742125306189 "|main|dht11_module:dht11_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_ctrl alarm_ctrl:alarm_inst " "Elaborating entity \"alarm_ctrl\" for hierarchy \"alarm_ctrl:alarm_inst\"" {  } { { "main.v" "alarm_inst" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125306190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spo spo:spo_inst " "Elaborating entity \"spo\" for hierarchy \"spo:spo_inst\"" {  } { { "main.v" "spo_inst" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125306191 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 spo.v(47) " "Verilog HDL assignment warning at spo.v(47): truncated value with size 32 to match size of target (8)" {  } { { "spo.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/spo.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1742125306192 "|main|spo:spo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Integer_temp spo:spo_inst\|Integer_temp:u_Integer_spo " "Elaborating entity \"Integer_temp\" for hierarchy \"spo:spo_inst\|Integer_temp:u_Integer_spo\"" {  } { { "spo.v" "u_Integer_spo" { Text "E:/Code/FPGA_project/other/fish_tank/spo.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125306192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_temp top_temp:u_top_temp " "Elaborating entity \"top_temp\" for hierarchy \"top_temp:u_top_temp\"" {  } { { "main.v" "u_top_temp" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125306194 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 8 top_temp.v(85) " "Verilog HDL assignment warning at top_temp.v(85): truncated value with size 36 to match size of target (8)" {  } { { "top_temp.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/top_temp.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1742125306195 "|main|top_temp:u_top_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 top_temp.v(89) " "Verilog HDL assignment warning at top_temp.v(89): truncated value with size 10 to match size of target (8)" {  } { { "top_temp.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/top_temp.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1742125306195 "|main|top_temp:u_top_temp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max30102_Init top_temp:u_top_temp\|max30102_Init:u_max30102_Init " "Elaborating entity \"max30102_Init\" for hierarchy \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\"" {  } { { "top_temp.v" "u_max30102_Init" { Text "E:/Code/FPGA_project/other/fish_tank/top_temp.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125306196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Init_Dev top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev " "Elaborating entity \"I2C_Init_Dev\" for hierarchy \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\"" {  } { { "MAX30102_Init.v" "u_I2C_Init_Dev" { Text "E:/Code/FPGA_project/other/fish_tank/MAX30102_Init.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125306197 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_full I2C_Init_Dev.v(49) " "Verilog HDL or VHDL warning at I2C_Init_Dev.v(49): object \"fifo_full\" assigned a value but never read" {  } { { "I2C_Init_Dev.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/I2C_Init_Dev.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1742125306198 "|main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_ready I2C_Init_Dev.v(50) " "Verilog HDL or VHDL warning at I2C_Init_Dev.v(50): object \"read_ready\" assigned a value but never read" {  } { { "I2C_Init_Dev.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/I2C_Init_Dev.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1742125306198 "|main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max30102_init_table top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table " "Elaborating entity \"max30102_init_table\" for hierarchy \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\"" {  } { { "I2C_Init_Dev.v" "u_max30102_init_table" { Text "E:/Code/FPGA_project/other/fish_tank/I2C_Init_Dev.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125306198 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[255..10\] 0 max30102_init_table.v(16) " "Net \"rom\[255..10\]\" at max30102_init_table.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "max30102_init_table.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/max30102_init_table.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1742125306199 "|main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|max30102_init_table:u_max30102_init_table"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_control top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control " "Elaborating entity \"i2c_control\" for hierarchy \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\"" {  } { { "I2C_Init_Dev.v" "i2c_control" { Text "E:/Code/FPGA_project/other/fish_tank/I2C_Init_Dev.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125306200 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led i2c_control.v(31) " "Output port \"led\" at i2c_control.v(31) has no driver" {  } { { "i2c_control.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/i2c_control.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1742125306202 "|main|top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_bit_shift top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\|i2c_bit_shift:i2c_bit_shift " "Elaborating entity \"i2c_bit_shift\" for hierarchy \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\|i2c_bit_shift:i2c_bit_shift\"" {  } { { "i2c_control.v" "i2c_bit_shift" { Text "E:/Code/FPGA_project/other/fish_tank/i2c_control.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125306202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug_uart_tx debug_uart_tx:u_debug_uart_tx " "Elaborating entity \"debug_uart_tx\" for hierarchy \"debug_uart_tx:u_debug_uart_tx\"" {  } { { "main.v" "u_debug_uart_tx" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125306204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx debug_uart_tx:u_debug_uart_tx\|uart_tx:u_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"debug_uart_tx:u_debug_uart_tx\|uart_tx:u_uart_tx\"" {  } { { "debug_uart_tx.v" "u_uart_tx" { Text "E:/Code/FPGA_project/other/fish_tank/debug_uart_tx.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125306205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l124 " "Found entity 1: altsyncram_l124" {  } { { "db/altsyncram_l124.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/db/altsyncram_l124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125306868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125306868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125306977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125306977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125307031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125307031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/db/cntr_hgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125307161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125307161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125307202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125307202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125307310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125307310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125307424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125307424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125307529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125307529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125307569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125307569 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742125307620 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|Mux10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|Mux10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742125308501 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742125308501 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742125308501 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742125308501 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742125308501 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742125308501 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE main.main0.rtl.mif " "Parameter INIT_FILE set to main.main0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1742125308501 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742125308501 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1742125308501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|altsyncram:Mux10_rtl_0 " "Elaborated megafunction instantiation \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|altsyncram:Mux10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742125308522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|altsyncram:Mux10_rtl_0 " "Instantiated megafunction \"top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|max30102_init_table:u_max30102_init_table\|altsyncram:Mux10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125308522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125308522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125308522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125308522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125308522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125308522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE main.main0.rtl.mif " "Parameter \"INIT_FILE\" = \"main.main0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742125308522 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1742125308522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vuu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vuu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vuu " "Found entity 1: altsyncram_vuu" {  } { { "db/altsyncram_vuu.tdf" "" { Text "E:/Code/FPGA_project/other/fish_tank/db/altsyncram_vuu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742125308566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742125308566 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1742125308948 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/uart_tx.v" 121 -1 0 } } { "i2c_bit_shift.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/i2c_bit_shift.v" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1742125309027 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1742125309027 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state\[3\] GND " "Pin \"state\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742125309248 "|main|state[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "device_id_out\[0\] GND " "Pin \"device_id_out\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742125309248 "|main|device_id_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "device_id_out\[1\] GND " "Pin \"device_id_out\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742125309248 "|main|device_id_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "device_id_out\[2\] GND " "Pin \"device_id_out\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742125309248 "|main|device_id_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "device_id_out\[3\] GND " "Pin \"device_id_out\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742125309248 "|main|device_id_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "device_id_out\[4\] GND " "Pin \"device_id_out\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742125309248 "|main|device_id_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "device_id_out\[5\] GND " "Pin \"device_id_out\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742125309248 "|main|device_id_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "device_id_out\[6\] GND " "Pin \"device_id_out\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742125309248 "|main|device_id_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "device_id_out\[7\] GND " "Pin \"device_id_out\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742125309248 "|main|device_id_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spo2_data\[7\] GND " "Pin \"spo2_data\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742125309248 "|main|spo2_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spo2_data\[15\] GND " "Pin \"spo2_data\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742125309248 "|main|spo2_data[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1742125309248 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742125309375 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1742125309814 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1742125309838 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1742125309838 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1742125309871 "|main|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1742125309871 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742125309960 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Code/FPGA_project/other/fish_tank/output_files/main.map.smsg " "Generated suppressed messages file E:/Code/FPGA_project/other/fish_tank/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1742125310166 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 1 26 0 0 25 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 1 of its 26 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 25 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1742125310450 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1742125310472 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742125310472 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_in " "No output dependent on input pin \"key_in\"" {  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742125310671 "|main|key_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1742125310671 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1903 " "Implemented 1903 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1742125310671 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1742125310671 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1742125310671 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1836 " "Implemented 1836 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1742125310671 ""} { "Info" "ICUT_CUT_TM_RAMS" "23 " "Implemented 23 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1742125310671 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1742125310671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742125310701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 16 19:41:50 2025 " "Processing ended: Sun Mar 16 19:41:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742125310701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742125310701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742125310701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742125310701 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742125311820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742125311820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 16 19:41:51 2025 " "Processing started: Sun Mar 16 19:41:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742125311820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1742125311820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1742125311821 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1742125311863 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1742125311863 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1742125311863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1742125311981 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1742125311997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742125312032 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742125312033 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742125312033 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1742125312146 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1742125312276 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1742125312276 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1742125312276 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1742125312276 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 4286 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1742125312280 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 4288 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1742125312280 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 4290 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1742125312280 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 4292 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1742125312280 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 4294 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1742125312280 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1742125312280 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1742125312281 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1742125312284 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 39 " "No exact pin location assignment(s) for 32 pins of 39 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[0\] " "Pin state\[0\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { state[0] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 7 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[1\] " "Pin state\[1\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { state[1] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 7 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[2\] " "Pin state\[2\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { state[2] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 7 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[3\] " "Pin state\[3\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { state[3] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 7 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "device_id_out\[0\] " "Pin device_id_out\[0\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { device_id_out[0] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 10 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { device_id_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "device_id_out\[1\] " "Pin device_id_out\[1\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { device_id_out[1] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 10 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { device_id_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "device_id_out\[2\] " "Pin device_id_out\[2\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { device_id_out[2] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 10 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { device_id_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "device_id_out\[3\] " "Pin device_id_out\[3\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { device_id_out[3] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 10 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { device_id_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "device_id_out\[4\] " "Pin device_id_out\[4\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { device_id_out[4] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 10 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { device_id_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "device_id_out\[5\] " "Pin device_id_out\[5\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { device_id_out[5] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 10 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { device_id_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "device_id_out\[6\] " "Pin device_id_out\[6\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { device_id_out[6] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 10 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { device_id_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "device_id_out\[7\] " "Pin device_id_out\[7\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { device_id_out[7] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 10 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { device_id_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spo2_data\[0\] " "Pin spo2_data\[0\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { spo2_data[0] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 11 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { spo2_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spo2_data\[1\] " "Pin spo2_data\[1\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { spo2_data[1] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 11 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { spo2_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spo2_data\[2\] " "Pin spo2_data\[2\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { spo2_data[2] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 11 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { spo2_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spo2_data\[3\] " "Pin spo2_data\[3\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { spo2_data[3] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 11 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { spo2_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spo2_data\[4\] " "Pin spo2_data\[4\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { spo2_data[4] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 11 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { spo2_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spo2_data\[5\] " "Pin spo2_data\[5\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { spo2_data[5] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 11 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { spo2_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spo2_data\[6\] " "Pin spo2_data\[6\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { spo2_data[6] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 11 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { spo2_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spo2_data\[7\] " "Pin spo2_data\[7\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { spo2_data[7] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 11 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { spo2_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spo2_data\[8\] " "Pin spo2_data\[8\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { spo2_data[8] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 11 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { spo2_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spo2_data\[9\] " "Pin spo2_data\[9\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { spo2_data[9] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 11 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { spo2_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spo2_data\[10\] " "Pin spo2_data\[10\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { spo2_data[10] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 11 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { spo2_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spo2_data\[11\] " "Pin spo2_data\[11\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { spo2_data[11] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 11 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { spo2_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spo2_data\[12\] " "Pin spo2_data\[12\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { spo2_data[12] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 11 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { spo2_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spo2_data\[13\] " "Pin spo2_data\[13\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { spo2_data[13] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 11 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { spo2_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spo2_data\[14\] " "Pin spo2_data\[14\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { spo2_data[14] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 11 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { spo2_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spo2_data\[15\] " "Pin spo2_data\[15\] not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { spo2_data[15] } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 11 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { spo2_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "spo2_data_valid " "Pin spo2_data_valid not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { spo2_data_valid } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 12 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { spo2_data_valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_in " "Pin key_in not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { key_in } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 13 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "uart_tx " "Pin uart_tx not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { uart_tx } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 16 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_tx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "intr " "Pin intr not assigned to an exact location on the device" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { intr } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 14 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { intr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1742125312638 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1742125312638 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1742125312904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1742125312904 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1742125312904 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1742125312904 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1742125312913 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1742125312917 "|main|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dht11_module:dht11_inst\|clk_us " "Node: dht11_module:dht11_inst\|clk_us was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1742125312917 "|main|dht11_module:dht11_inst|clk_us"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1742125312924 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1742125312924 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1742125312924 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1742125312924 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1742125312924 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1742125312924 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1742125312924 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1742125312924 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1742125313003 ""}  } { { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 2 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 4273 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742125313003 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1742125313003 ""}  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 2159 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742125313003 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dht11_module:dht11_inst\|clk_us  " "Automatically promoted node dht11_module:dht11_inst\|clk_us " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1742125313003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dht11_module:dht11_inst\|clk_us~0 " "Destination node dht11_module:dht11_inst\|clk_us~0" {  } { { "dht11_module.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/dht11_module.v" 35 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dht11_module:dht11_inst|clk_us~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 1200 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1742125313003 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1742125313003 ""}  } { { "dht11_module.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/dht11_module.v" 35 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dht11_module:dht11_inst|clk_us } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 795 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742125313003 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_module:rst_inst\|rst_n  " "Automatically promoted node rst_module:rst_inst\|rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1742125313003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\|i2c_bit_shift:i2c_bit_shift\|i2c_sclk " "Destination node top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\|i2c_bit_shift:i2c_bit_shift\|i2c_sclk" {  } { { "i2c_bit_shift.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/i2c_bit_shift.v" 38 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 250 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1742125313003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarm_ctrl:alarm_inst\|wave_out " "Destination node alarm_ctrl:alarm_inst\|wave_out" {  } { { "alarm_ctrl.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/alarm_ctrl.v" 8 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_ctrl:alarm_inst|wave_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 750 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1742125313003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarm_ctrl:alarm_inst\|mq2_state " "Destination node alarm_ctrl:alarm_inst\|mq2_state" {  } { { "alarm_ctrl.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/alarm_ctrl.v" 18 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_ctrl:alarm_inst|mq2_state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 748 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1742125313003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarm_ctrl:alarm_inst\|wave_counter\[4\]~10 " "Destination node alarm_ctrl:alarm_inst\|wave_counter\[4\]~10" {  } { { "alarm_ctrl.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/alarm_ctrl.v" 22 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_ctrl:alarm_inst|wave_counter[4]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 1049 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1742125313003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarm_ctrl:alarm_inst\|alarm_condition~0 " "Destination node alarm_ctrl:alarm_inst\|alarm_condition~0" {  } { { "alarm_ctrl.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/alarm_ctrl.v" 19 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_ctrl:alarm_inst|alarm_condition~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 1205 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1742125313003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarm_ctrl:alarm_inst\|wave_counter\[4\]~13 " "Destination node alarm_ctrl:alarm_inst\|wave_counter\[4\]~13" {  } { { "alarm_ctrl.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/alarm_ctrl.v" 22 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_ctrl:alarm_inst|wave_counter[4]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 1208 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1742125313003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\|cnt\[2\] " "Destination node top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\|cnt\[2\]" {  } { { "i2c_control.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/i2c_control.v" 104 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|cnt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 331 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1742125313003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\|cnt\[3\] " "Destination node top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\|cnt\[3\]" {  } { { "i2c_control.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/i2c_control.v" 104 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|cnt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 330 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1742125313003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\|cnt\[1\] " "Destination node top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\|cnt\[1\]" {  } { { "i2c_control.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/i2c_control.v" 104 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 332 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1742125313003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\|cnt\[0\] " "Destination node top_temp:u_top_temp\|max30102_Init:u_max30102_Init\|I2C_Init_Dev:u_I2C_Init_Dev\|i2c_control:i2c_control\|cnt\[0\]" {  } { { "i2c_control.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/i2c_control.v" 104 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_temp:u_top_temp|max30102_Init:u_max30102_Init|I2C_Init_Dev:u_I2C_Init_Dev|i2c_control:i2c_control|cnt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 333 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1742125313003 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1742125313003 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1742125313003 ""}  } { { "rst_module.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/rst_module.v" 4 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_module:rst_inst|rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 853 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742125313003 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1742125313004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 3607 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1742125313004 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 2688 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1742125313004 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1742125313004 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/software/work_software/direct_coding/quartusii13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 3143 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742125313004 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1742125313345 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1742125313348 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1742125313348 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742125313350 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742125313353 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1742125313355 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1742125313355 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1742125313357 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1742125313665 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "6 EC " "Packed 6 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1742125313667 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1742125313667 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 2 30 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 2 input, 30 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1742125313674 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1742125313674 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1742125313674 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1742125313675 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1742125313675 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 24 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1742125313675 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 1 26 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1742125313675 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 2 23 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1742125313675 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1742125313675 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 1 25 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1742125313675 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1742125313675 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1742125313675 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1742125313675 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742125313759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1742125314231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742125314490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1742125314500 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1742125314966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742125314967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1742125315349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1742125315934 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1742125315934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742125316082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1742125316082 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1742125316082 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1742125316082 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1742125316123 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742125316175 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742125316387 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742125316440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742125316708 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742125317141 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 Cyclone IV E " "3 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dht11_data 3.3-V LVCMOS T14 " "Pin dht11_data uses I/O standard 3.3-V LVCMOS at T14" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { dht11_data } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dht11_data" } } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 4 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dht11_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1742125317561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS E1 " "Pin clk uses I/O standard 3.3-V LVCMOS at E1" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 2 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1742125317561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mq2_data 2.5 V R16 " "Pin mq2_data uses I/O standard 2.5 V at R16" {  } { { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/pin_planner.ppl" { mq2_data } } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mq2_data" } } } } { "main.v" "" { Text "E:/Code/FPGA_project/other/fish_tank/main.v" 3 0 0 } } { "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/work_software/direct_coding/quartusii13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mq2_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Code/FPGA_project/other/fish_tank/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1742125317561 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1742125317561 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Code/FPGA_project/other/fish_tank/output_files/main.fit.smsg " "Generated suppressed messages file E:/Code/FPGA_project/other/fish_tank/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1742125317696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5565 " "Peak virtual memory: 5565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742125318208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 16 19:41:58 2025 " "Processing ended: Sun Mar 16 19:41:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742125318208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742125318208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742125318208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1742125318208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1742125319218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742125319218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 16 19:41:59 2025 " "Processing started: Sun Mar 16 19:41:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742125319218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1742125319218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1742125319218 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1742125319708 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1742125319730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742125319909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 16 19:41:59 2025 " "Processing ended: Sun Mar 16 19:41:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742125319909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742125319909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742125319909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1742125319909 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1742125320491 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1742125321018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742125321018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 16 19:42:00 2025 " "Processing started: Sun Mar 16 19:42:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742125321018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742125321018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742125321018 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1742125321062 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1742125321195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1742125321196 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1742125321233 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1742125321233 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1742125321497 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1742125321497 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1742125321497 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1742125321497 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1742125321506 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1742125321510 "|main|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dht11_module:dht11_inst\|clk_us " "Node: dht11_module:dht11_inst\|clk_us was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1742125321510 "|main|dht11_module:dht11_inst|clk_us"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1742125321582 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1742125321582 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1742125321582 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1742125321583 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1742125321589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.247 " "Worst-case setup slack is 42.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125321608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125321608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.247               0.000 altera_reserved_tck  " "   42.247               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125321608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742125321608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125321618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125321618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125321618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742125321618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.309 " "Worst-case recovery slack is 48.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125321620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125321620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.309               0.000 altera_reserved_tck  " "   48.309               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125321620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742125321620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.344 " "Worst-case removal slack is 1.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125321631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125321631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.344               0.000 altera_reserved_tck  " "    1.344               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125321631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742125321631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.384 " "Worst-case minimum pulse width slack is 49.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125321632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125321632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.384               0.000 altera_reserved_tck  " "   49.384               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125321632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742125321632 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1742125321693 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1742125321714 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1742125322028 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1742125322171 "|main|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dht11_module:dht11_inst\|clk_us " "Node: dht11_module:dht11_inst\|clk_us was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1742125322171 "|main|dht11_module:dht11_inst|clk_us"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1742125322175 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1742125322175 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1742125322175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.771 " "Worst-case setup slack is 42.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.771               0.000 altera_reserved_tck  " "   42.771               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742125322188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742125322192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.589 " "Worst-case recovery slack is 48.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.589               0.000 altera_reserved_tck  " "   48.589               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742125322200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.242 " "Worst-case removal slack is 1.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.242               0.000 altera_reserved_tck  " "    1.242               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742125322203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.229 " "Worst-case minimum pulse width slack is 49.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.229               0.000 altera_reserved_tck  " "   49.229               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742125322210 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1742125322267 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1742125322443 "|main|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dht11_module:dht11_inst\|clk_us " "Node: dht11_module:dht11_inst\|clk_us was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1742125322443 "|main|dht11_module:dht11_inst|clk_us"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1742125322446 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1742125322446 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1742125322446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.873 " "Worst-case setup slack is 46.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.873               0.000 altera_reserved_tck  " "   46.873               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742125322450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.161 " "Worst-case hold slack is 0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 altera_reserved_tck  " "    0.161               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742125322459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.579 " "Worst-case recovery slack is 49.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.579               0.000 altera_reserved_tck  " "   49.579               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742125322464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.567 " "Worst-case removal slack is 0.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 altera_reserved_tck  " "    0.567               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742125322473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.276 " "Worst-case minimum pulse width slack is 49.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.276               0.000 altera_reserved_tck  " "   49.276               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742125322476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742125322476 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1742125322805 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1742125322805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742125322893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 16 19:42:02 2025 " "Processing ended: Sun Mar 16 19:42:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742125322893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742125322893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742125322893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742125322893 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742125323956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742125323956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 16 19:42:03 2025 " "Processing started: Sun Mar 16 19:42:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742125323956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742125323956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742125323956 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_8_1200mv_85c_slow.vo E:/Code/FPGA_project/other/fish_tank/simulation/modelsim/ simulation " "Generated file main_8_1200mv_85c_slow.vo in folder \"E:/Code/FPGA_project/other/fish_tank/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1742125324482 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_8_1200mv_0c_slow.vo E:/Code/FPGA_project/other/fish_tank/simulation/modelsim/ simulation " "Generated file main_8_1200mv_0c_slow.vo in folder \"E:/Code/FPGA_project/other/fish_tank/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1742125324621 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_min_1200mv_0c_fast.vo E:/Code/FPGA_project/other/fish_tank/simulation/modelsim/ simulation " "Generated file main_min_1200mv_0c_fast.vo in folder \"E:/Code/FPGA_project/other/fish_tank/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1742125324749 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main.vo E:/Code/FPGA_project/other/fish_tank/simulation/modelsim/ simulation " "Generated file main.vo in folder \"E:/Code/FPGA_project/other/fish_tank/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1742125324879 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_8_1200mv_85c_v_slow.sdo E:/Code/FPGA_project/other/fish_tank/simulation/modelsim/ simulation " "Generated file main_8_1200mv_85c_v_slow.sdo in folder \"E:/Code/FPGA_project/other/fish_tank/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1742125325038 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_8_1200mv_0c_v_slow.sdo E:/Code/FPGA_project/other/fish_tank/simulation/modelsim/ simulation " "Generated file main_8_1200mv_0c_v_slow.sdo in folder \"E:/Code/FPGA_project/other/fish_tank/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1742125325194 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_min_1200mv_0c_v_fast.sdo E:/Code/FPGA_project/other/fish_tank/simulation/modelsim/ simulation " "Generated file main_min_1200mv_0c_v_fast.sdo in folder \"E:/Code/FPGA_project/other/fish_tank/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1742125325361 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_v.sdo E:/Code/FPGA_project/other/fish_tank/simulation/modelsim/ simulation " "Generated file main_v.sdo in folder \"E:/Code/FPGA_project/other/fish_tank/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1742125325519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742125325641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 16 19:42:05 2025 " "Processing ended: Sun Mar 16 19:42:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742125325641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742125325641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742125325641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742125325641 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus II Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742125326243 ""}
