-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity harris_filterSingle is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    GxxStream_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    GxxStream_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    GxxStream_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    GxxStream_empty_n : IN STD_LOGIC;
    GxxStream_read : OUT STD_LOGIC;
    SxxStream_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    SxxStream_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    SxxStream_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    SxxStream_full_n : IN STD_LOGIC;
    SxxStream_write : OUT STD_LOGIC );
end;


architecture behav of harris_filterSingle is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv768_lc_1 : STD_LOGIC_VECTOR (767 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv12_880 : STD_LOGIC_VECTOR (11 downto 0) := "100010000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_2FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011111111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011111";
    constant ap_const_lv32_1E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_15F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011111";
    constant ap_const_lv32_160 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_19F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011111";
    constant ap_const_lv32_1A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_3C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111000000";
    constant ap_const_lv32_3DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111011111";
    constant ap_const_lv32_3E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111100000";
    constant ap_const_lv32_3FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111111111";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv32_21F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000011111";
    constant ap_const_lv32_220 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000100000";
    constant ap_const_lv32_23F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000111111";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";
    constant ap_const_lv32_25F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001011111";
    constant ap_const_lv32_260 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001100000";
    constant ap_const_lv32_27F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001111111";
    constant ap_const_lv32_280 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010000000";
    constant ap_const_lv32_29F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010011111";
    constant ap_const_lv32_2A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010100000";
    constant ap_const_lv32_2BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010111111";
    constant ap_const_lv32_5C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010111000000";
    constant ap_const_lv32_5DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010111011111";
    constant ap_const_lv32_2C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011000000";
    constant ap_const_lv32_2DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011011111";
    constant ap_const_lv32_5E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010111100000";
    constant ap_const_lv32_5FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010111111111";
    constant ap_const_lv32_2E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011100000";
    constant ap_const_lv32_500 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010100000000";
    constant ap_const_lv32_300 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln241_reg_1934 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln241_reg_1934_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln244_reg_1976 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_62_reg_1986 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op69_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal select_ln234_3_reg_1972 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln234_3_reg_1972_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln241_fu_394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal GxxStream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal SxxStream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln241_reg_1934_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln242_fu_412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln242_reg_1938 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln234_fu_418_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln234_reg_1943 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln234_reg_1943_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln234_reg_1943_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln234_reg_1943_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln234_reg_1943_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln234_reg_1943_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln234_reg_1943_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln234_reg_1943_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln234_reg_1943_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln234_reg_1943_pp0_iter9_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_fu_442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1950 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp48_fu_458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp48_reg_1955 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln241_fu_464_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln241_reg_1960 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln242_fu_472_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln242_reg_1967 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln234_3_fu_483_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln234_3_reg_1972_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln234_3_reg_1972_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln234_3_reg_1972_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln234_3_reg_1972_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln234_3_reg_1972_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln234_3_reg_1972_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln234_3_reg_1972_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln234_3_reg_1972_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln244_fu_492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln244_reg_1976_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln244_reg_1976_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln244_reg_1976_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln244_reg_1976_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln244_reg_1976_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln244_reg_1976_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln244_reg_1976_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln244_reg_1976_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_62_fu_507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rowBuffer_addr_reg_1990 : STD_LOGIC_VECTOR (3 downto 0);
    signal rowBuffer_addr_reg_1990_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal obj_var_fu_521_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_62_i_reg_2036 : STD_LOGIC_VECTOR (511 downto 0);
    signal input_fu_605_p10 : STD_LOGIC_VECTOR (767 downto 0);
    signal tmp_135_i_reg_2046 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_145_i_reg_2051 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_155_i_reg_2056 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_155_i_reg_2056_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal res_fu_1000_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_reg_2061 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_reg_2061_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal res_91_fu_1012_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_91_reg_2067 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_91_reg_2067_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal res_92_fu_1024_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_92_reg_2073 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_93_fu_1036_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_93_reg_2079 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_93_reg_2079_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal res_94_fu_1048_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_94_reg_2086 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_95_fu_1060_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_95_reg_2093 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_96_fu_1072_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_96_reg_2100 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_97_fu_1084_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_97_reg_2107 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_51_fu_1096_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_51_reg_2113 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_37_fu_1111_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_37_reg_2118 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_30_fu_1116_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_30_reg_2123 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_42_fu_1124_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_42_reg_2129 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_44_fu_1133_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_44_reg_2135 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_46_fu_1142_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_46_reg_2141 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_48_fu_1151_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_48_reg_2147 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_52_fu_1160_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_52_reg_2153 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_38_fu_1169_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_38_reg_2159 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_39_fu_1174_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_39_reg_2165 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_40_fu_1178_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_40_reg_2171 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_110_fu_1187_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_110_reg_2177 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln91_6_reg_2182 : STD_LOGIC_VECTOR (25 downto 0);
    signal res_114_fu_1207_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_114_reg_2187 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln91_7_reg_2192 : STD_LOGIC_VECTOR (25 downto 0);
    signal res_118_fu_1227_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_118_reg_2197 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln91_8_reg_2202 : STD_LOGIC_VECTOR (25 downto 0);
    signal res_122_fu_1247_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_122_reg_2207 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln91_9_reg_2212 : STD_LOGIC_VECTOR (25 downto 0);
    signal res_126_fu_1267_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_126_reg_2217 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln91_1_reg_2222 : STD_LOGIC_VECTOR (25 downto 0);
    signal res_98_fu_1287_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_98_reg_2227 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln_reg_2232 : STD_LOGIC_VECTOR (25 downto 0);
    signal res_102_fu_1307_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_102_reg_2237 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln91_s_reg_2242 : STD_LOGIC_VECTOR (25 downto 0);
    signal res_106_fu_1327_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_106_reg_2247 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln91_5_reg_2252 : STD_LOGIC_VECTOR (25 downto 0);
    signal res_111_fu_1345_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_111_reg_2257 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln92_6_reg_2262 : STD_LOGIC_VECTOR (19 downto 0);
    signal res_115_fu_1363_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_115_reg_2267 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln92_7_reg_2272 : STD_LOGIC_VECTOR (19 downto 0);
    signal res_119_fu_1381_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_119_reg_2277 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln92_8_reg_2282 : STD_LOGIC_VECTOR (19 downto 0);
    signal res_123_fu_1399_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_123_reg_2287 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln92_9_reg_2292 : STD_LOGIC_VECTOR (19 downto 0);
    signal res_127_fu_1417_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_127_reg_2297 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln92_1_reg_2302 : STD_LOGIC_VECTOR (19 downto 0);
    signal res_99_fu_1435_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_99_reg_2307 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln6_reg_2312 : STD_LOGIC_VECTOR (19 downto 0);
    signal res_103_fu_1453_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_103_reg_2317 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln92_s_reg_2322 : STD_LOGIC_VECTOR (19 downto 0);
    signal res_107_fu_1471_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_107_reg_2327 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln92_5_reg_2332 : STD_LOGIC_VECTOR (19 downto 0);
    signal res_112_fu_1489_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_112_reg_2337 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln93_6_reg_2342 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_116_fu_1507_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_116_reg_2347 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln93_7_reg_2352 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_120_fu_1525_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_120_reg_2357 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln93_8_reg_2362 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_124_fu_1543_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_124_reg_2367 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln93_9_reg_2372 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_128_fu_1561_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_128_reg_2377 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln93_1_reg_2382 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_100_fu_1579_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_100_reg_2387 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln7_reg_2392 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_104_fu_1597_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_104_reg_2397 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln93_s_reg_2402 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_108_fu_1615_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_108_reg_2407 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln93_5_reg_2412 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln292_s_reg_2417 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln292_1_reg_2422 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln292_2_reg_2427 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln292_3_reg_2432 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln292_4_reg_2437 : STD_LOGIC_VECTOR (23 downto 0);
    signal res_S_var_7_fu_1759_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal res_S_var_7_reg_2442 : STD_LOGIC_VECTOR (23 downto 0);
    signal res_S_var_9_fu_1782_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal res_S_var_9_reg_2447 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln287_fu_1800_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln287_reg_2452 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln289_fu_1808_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln289_reg_2457 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln289_9_fu_1814_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln289_9_reg_2462 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln289_10_fu_1820_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln289_10_reg_2467 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln289_11_fu_1826_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln289_11_reg_2472 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln289_12_fu_1832_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln289_12_reg_2477 : STD_LOGIC_VECTOR (23 downto 0);
    signal rowBuffer_ce0 : STD_LOGIC;
    signal rowBuffer_we0 : STD_LOGIC;
    signal rowBuffer_d0 : STD_LOGIC_VECTOR (767 downto 0);
    signal rowBuffer_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal rowBuffer_ce1 : STD_LOGIC;
    signal rowBuffer_q1 : STD_LOGIC_VECTOR (767 downto 0);
    signal ap_phi_reg_pp0_iter0_obj_var_13_reg_277 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_obj_var_13_reg_277 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_obj_var_13_reg_277 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_obj_var_13_reg_277 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_obj_var_12_reg_288 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_obj_var_12_reg_288 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_obj_var_12_reg_288 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_obj_var_12_reg_288 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_obj_sroa_6_0_i_reg_299 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_obj_sroa_6_0_i_reg_299 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_obj_sroa_6_0_i_reg_299 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_obj_sroa_6_0_i_reg_299 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_obj_sroa_9_0_i_reg_310 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_obj_sroa_9_0_i_reg_310 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_obj_sroa_9_0_i_reg_310 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_obj_sroa_9_0_i_reg_310 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_obj_sroa_12_0_i_reg_321 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_obj_sroa_12_0_i_reg_321 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_obj_sroa_12_0_i_reg_321 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_obj_sroa_12_0_i_reg_321 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_obj_sroa_15_0_i_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_obj_sroa_15_0_i_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_obj_sroa_15_0_i_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_obj_sroa_15_0_i_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_obj_sroa_18_0_i_reg_343 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_obj_sroa_18_0_i_reg_343 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_obj_sroa_18_0_i_reg_343 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_obj_sroa_18_0_i_reg_343 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_obj_sroa_21_0_i_reg_354 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_obj_sroa_21_0_i_reg_354 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_obj_sroa_21_0_i_reg_354 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_obj_sroa_21_0_i_reg_354 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_input_3_reg_365 : STD_LOGIC_VECTOR (767 downto 0);
    signal ap_phi_reg_pp0_iter1_input_3_reg_365 : STD_LOGIC_VECTOR (767 downto 0);
    signal ap_phi_reg_pp0_iter2_input_3_reg_365 : STD_LOGIC_VECTOR (767 downto 0);
    signal ap_phi_reg_pp0_iter3_input_3_reg_365 : STD_LOGIC_VECTOR (767 downto 0);
    signal ap_phi_reg_pp0_iter4_input_3_reg_365 : STD_LOGIC_VECTOR (767 downto 0);
    signal trunc_ln244_cast_i_fu_488_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_228 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal i_fu_232 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten_fu_236 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln241_fu_400_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (11 downto 0);
    signal windowBuffer_fu_240 : STD_LOGIC_VECTOR (1535 downto 0);
    signal windowBuffer_5_fu_978_p7 : STD_LOGIC_VECTOR (1535 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal add_ln241_3_fu_426_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_432_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_26_fu_448_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_61_fu_502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_i_fu_924_p4 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_64_i_fu_934_p4 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_65_i_fu_944_p4 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_66_i_fu_954_p4 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln55_3_fu_974_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_68_i_fu_964_p4 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_137_i_fu_704_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_157_i_fu_904_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln109_fu_994_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_147_i_fu_804_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln55_fu_630_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_149_i_fu_824_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln109_32_fu_1006_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_139_i_fu_724_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_130_i_fu_634_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_150_i_fu_834_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln109_34_fu_1018_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_140_i_fu_734_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_131_i_fu_644_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_151_i_fu_844_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln109_36_fu_1030_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_141_i_fu_744_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_132_i_fu_654_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_152_i_fu_854_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln109_38_fu_1042_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_142_i_fu_754_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_133_i_fu_664_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_153_i_fu_864_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln109_40_fu_1054_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_143_i_fu_764_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_134_i_fu_674_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_154_i_fu_874_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln109_42_fu_1066_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_144_i_fu_774_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_136_i_fu_694_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_156_i_fu_894_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln109_44_fu_1078_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_146_i_fu_794_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_148_i_fu_814_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_158_i_fu_914_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_50_fu_1090_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_138_i_fu_714_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_36_fu_1107_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_41_fu_1120_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_43_fu_1129_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_45_fu_1138_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_47_fu_1147_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_49_fu_1156_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_fu_1165_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln90_17_fu_1182_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln90_18_fu_1202_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln90_19_fu_1222_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln90_20_fu_1242_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln90_21_fu_1262_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln90_fu_1282_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln90_15_fu_1302_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln90_16_fu_1322_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln91_17_fu_1342_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln91_18_fu_1360_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln91_19_fu_1378_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln91_20_fu_1396_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln91_21_fu_1414_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln91_fu_1432_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln91_15_fu_1450_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln91_16_fu_1468_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln92_17_fu_1486_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln92_18_fu_1504_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln92_19_fu_1522_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln92_20_fu_1540_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln92_21_fu_1558_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln92_fu_1576_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln92_15_fu_1594_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln92_16_fu_1612_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln93_17_fu_1630_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln93_18_fu_1638_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln93_19_fu_1646_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln93_20_fu_1654_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln93_21_fu_1662_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_113_fu_1633_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_117_fu_1641_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_121_fu_1649_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_125_fu_1657_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_129_fu_1665_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln93_fu_1720_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln93_15_fu_1728_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln93_16_fu_1736_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_101_fu_1723_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmp96_i_fu_1744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_S_var_fu_1749_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal res_105_fu_1731_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln287_fu_1777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_S_var_8_fu_1767_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal res_109_fu_1739_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln8_fu_1790_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln174_19_fu_1844_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_1847_p3 : STD_LOGIC_VECTOR (55 downto 0);
    signal sext_ln174_20_fu_1854_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_22_fu_1858_p3 : STD_LOGIC_VECTOR (87 downto 0);
    signal sext_ln174_21_fu_1865_p1 : STD_LOGIC_VECTOR (95 downto 0);
    signal tmp_23_fu_1869_p3 : STD_LOGIC_VECTOR (119 downto 0);
    signal sext_ln174_22_fu_1876_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_24_fu_1880_p3 : STD_LOGIC_VECTOR (151 downto 0);
    signal sext_ln174_23_fu_1887_p1 : STD_LOGIC_VECTOR (159 downto 0);
    signal sext_ln174_fu_1841_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln233_fu_1838_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_fu_1891_p5 : STD_LOGIC_VECTOR (247 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_492 : BOOLEAN;
    signal ap_condition_496 : BOOLEAN;
    signal ap_condition_82 : BOOLEAN;
    signal ap_condition_488 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component harris_sobel_rowBuffer_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (767 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (767 downto 0) );
    end component;


    component harris_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    rowBuffer_U : component harris_sobel_rowBuffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 768,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => rowBuffer_addr_reg_1990_pp0_iter2_reg,
        ce0 => rowBuffer_ce0,
        we0 => rowBuffer_we0,
        d0 => rowBuffer_d0,
        address1 => rowBuffer_address1,
        ce1 => rowBuffer_ce1,
        q1 => rowBuffer_q1);

    flow_control_loop_pipe_U : component harris_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_input_3_reg_365_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_492)) then
                if (((icmp_ln241_reg_1934 = ap_const_lv1_0) and (icmp_ln244_fu_492_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter2_input_3_reg_365 <= ap_const_lv768_lc_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_input_3_reg_365 <= ap_phi_reg_pp0_iter1_input_3_reg_365;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_obj_sroa_12_0_i_reg_321_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_492)) then
                if ((ap_const_boolean_1 = ap_condition_496)) then 
                    ap_phi_reg_pp0_iter2_obj_sroa_12_0_i_reg_321 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_obj_sroa_12_0_i_reg_321 <= ap_phi_reg_pp0_iter1_obj_sroa_12_0_i_reg_321;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_obj_sroa_15_0_i_reg_332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_492)) then
                if ((ap_const_boolean_1 = ap_condition_496)) then 
                    ap_phi_reg_pp0_iter2_obj_sroa_15_0_i_reg_332 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_obj_sroa_15_0_i_reg_332 <= ap_phi_reg_pp0_iter1_obj_sroa_15_0_i_reg_332;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_obj_sroa_18_0_i_reg_343_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_492)) then
                if ((ap_const_boolean_1 = ap_condition_496)) then 
                    ap_phi_reg_pp0_iter2_obj_sroa_18_0_i_reg_343 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_obj_sroa_18_0_i_reg_343 <= ap_phi_reg_pp0_iter1_obj_sroa_18_0_i_reg_343;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_obj_sroa_21_0_i_reg_354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_492)) then
                if ((ap_const_boolean_1 = ap_condition_496)) then 
                    ap_phi_reg_pp0_iter2_obj_sroa_21_0_i_reg_354 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_obj_sroa_21_0_i_reg_354 <= ap_phi_reg_pp0_iter1_obj_sroa_21_0_i_reg_354;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_obj_sroa_6_0_i_reg_299_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_492)) then
                if ((ap_const_boolean_1 = ap_condition_496)) then 
                    ap_phi_reg_pp0_iter2_obj_sroa_6_0_i_reg_299 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_obj_sroa_6_0_i_reg_299 <= ap_phi_reg_pp0_iter1_obj_sroa_6_0_i_reg_299;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_obj_sroa_9_0_i_reg_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_492)) then
                if ((ap_const_boolean_1 = ap_condition_496)) then 
                    ap_phi_reg_pp0_iter2_obj_sroa_9_0_i_reg_310 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_obj_sroa_9_0_i_reg_310 <= ap_phi_reg_pp0_iter1_obj_sroa_9_0_i_reg_310;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_obj_var_12_reg_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_492)) then
                if ((ap_const_boolean_1 = ap_condition_496)) then 
                    ap_phi_reg_pp0_iter2_obj_var_12_reg_288 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_obj_var_12_reg_288 <= ap_phi_reg_pp0_iter1_obj_var_12_reg_288;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_obj_var_13_reg_277_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_492)) then
                if ((ap_const_boolean_1 = ap_condition_496)) then 
                    ap_phi_reg_pp0_iter2_obj_var_13_reg_277 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_obj_var_13_reg_277 <= ap_phi_reg_pp0_iter1_obj_var_13_reg_277;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_obj_sroa_12_0_i_reg_321_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_82)) then 
                    ap_phi_reg_pp0_iter3_obj_sroa_12_0_i_reg_321 <= GxxStream_dout(159 downto 128);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_obj_sroa_12_0_i_reg_321 <= ap_phi_reg_pp0_iter2_obj_sroa_12_0_i_reg_321;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_obj_sroa_15_0_i_reg_332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_82)) then 
                    ap_phi_reg_pp0_iter3_obj_sroa_15_0_i_reg_332 <= GxxStream_dout(191 downto 160);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_obj_sroa_15_0_i_reg_332 <= ap_phi_reg_pp0_iter2_obj_sroa_15_0_i_reg_332;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_obj_sroa_18_0_i_reg_343_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_82)) then 
                    ap_phi_reg_pp0_iter3_obj_sroa_18_0_i_reg_343 <= GxxStream_dout(223 downto 192);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_obj_sroa_18_0_i_reg_343 <= ap_phi_reg_pp0_iter2_obj_sroa_18_0_i_reg_343;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_obj_sroa_21_0_i_reg_354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_82)) then 
                    ap_phi_reg_pp0_iter3_obj_sroa_21_0_i_reg_354 <= GxxStream_dout(255 downto 224);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_obj_sroa_21_0_i_reg_354 <= ap_phi_reg_pp0_iter2_obj_sroa_21_0_i_reg_354;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_obj_sroa_6_0_i_reg_299_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_82)) then 
                    ap_phi_reg_pp0_iter3_obj_sroa_6_0_i_reg_299 <= GxxStream_dout(95 downto 64);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_obj_sroa_6_0_i_reg_299 <= ap_phi_reg_pp0_iter2_obj_sroa_6_0_i_reg_299;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_obj_sroa_9_0_i_reg_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_82)) then 
                    ap_phi_reg_pp0_iter3_obj_sroa_9_0_i_reg_310 <= GxxStream_dout(127 downto 96);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_obj_sroa_9_0_i_reg_310 <= ap_phi_reg_pp0_iter2_obj_sroa_9_0_i_reg_310;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_obj_var_12_reg_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_82)) then 
                    ap_phi_reg_pp0_iter3_obj_var_12_reg_288 <= GxxStream_dout(63 downto 32);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_obj_var_12_reg_288 <= ap_phi_reg_pp0_iter2_obj_var_12_reg_288;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_obj_var_13_reg_277_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_82)) then 
                    ap_phi_reg_pp0_iter3_obj_var_13_reg_277 <= obj_var_fu_521_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_obj_var_13_reg_277 <= ap_phi_reg_pp0_iter2_obj_var_13_reg_277;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_input_3_reg_365_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln244_reg_1976_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln241_reg_1934_pp0_iter2_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter4_input_3_reg_365 <= input_fu_605_p10;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_input_3_reg_365 <= ap_phi_reg_pp0_iter3_input_3_reg_365;
                end if;
            end if; 
        end if;
    end process;

    i_fu_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1))) then 
                    i_fu_232 <= ap_const_lv8_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    i_fu_232 <= select_ln241_reg_1960;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_488)) then
                if ((icmp_ln241_fu_394_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_236 <= add_ln241_fu_400_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_236 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1))) then 
                    j_fu_228 <= ap_const_lv5_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    j_fu_228 <= add_ln242_reg_1967;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln234_3_reg_1972_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln113_30_reg_2123 <= add_ln113_30_fu_1116_p2;
                add_ln113_37_reg_2118 <= add_ln113_37_fu_1111_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln234_3_reg_1972_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln113_38_reg_2159 <= add_ln113_38_fu_1169_p2;
                add_ln113_39_reg_2165 <= add_ln113_39_fu_1174_p2;
                add_ln113_40_reg_2171 <= add_ln113_40_fu_1178_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln244_reg_1976_pp0_iter4_reg = ap_const_lv1_0) and (select_ln234_3_reg_1972_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln113_42_reg_2129 <= add_ln113_42_fu_1124_p2;
                add_ln113_44_reg_2135 <= add_ln113_44_fu_1133_p2;
                add_ln113_46_reg_2141 <= add_ln113_46_fu_1142_p2;
                add_ln113_48_reg_2147 <= add_ln113_48_fu_1151_p2;
                add_ln113_52_reg_2153 <= add_ln113_52_fu_1160_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln244_reg_1976_pp0_iter3_reg = ap_const_lv1_0) and (select_ln234_3_reg_1972_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln113_51_reg_2113 <= add_ln113_51_fu_1096_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln241_fu_394_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln242_reg_1967 <= add_ln242_fu_472_p2;
                icmp48_reg_1955 <= icmp48_fu_458_p2;
                icmp_ln242_reg_1938 <= icmp_ln242_fu_412_p2;
                icmp_reg_1950 <= icmp_fu_442_p2;
                select_ln234_reg_1943 <= select_ln234_fu_418_p3;
                select_ln241_reg_1960 <= select_ln241_fu_464_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln241_reg_1934_pp0_iter2_reg <= icmp_ln241_reg_1934_pp0_iter1_reg;
                icmp_ln244_reg_1976_pp0_iter2_reg <= icmp_ln244_reg_1976;
                icmp_ln244_reg_1976_pp0_iter3_reg <= icmp_ln244_reg_1976_pp0_iter2_reg;
                icmp_ln244_reg_1976_pp0_iter4_reg <= icmp_ln244_reg_1976_pp0_iter3_reg;
                icmp_ln244_reg_1976_pp0_iter5_reg <= icmp_ln244_reg_1976_pp0_iter4_reg;
                icmp_ln244_reg_1976_pp0_iter6_reg <= icmp_ln244_reg_1976_pp0_iter5_reg;
                icmp_ln244_reg_1976_pp0_iter7_reg <= icmp_ln244_reg_1976_pp0_iter6_reg;
                icmp_ln244_reg_1976_pp0_iter8_reg <= icmp_ln244_reg_1976_pp0_iter7_reg;
                icmp_ln244_reg_1976_pp0_iter9_reg <= icmp_ln244_reg_1976_pp0_iter8_reg;
                res_91_reg_2067_pp0_iter5_reg <= res_91_reg_2067;
                res_93_reg_2079_pp0_iter5_reg <= res_93_reg_2079;
                res_reg_2061_pp0_iter5_reg <= res_reg_2061;
                rowBuffer_addr_reg_1990_pp0_iter2_reg <= rowBuffer_addr_reg_1990;
                select_ln234_3_reg_1972_pp0_iter10_reg <= select_ln234_3_reg_1972_pp0_iter9_reg;
                select_ln234_3_reg_1972_pp0_iter2_reg <= select_ln234_3_reg_1972;
                select_ln234_3_reg_1972_pp0_iter3_reg <= select_ln234_3_reg_1972_pp0_iter2_reg;
                select_ln234_3_reg_1972_pp0_iter4_reg <= select_ln234_3_reg_1972_pp0_iter3_reg;
                select_ln234_3_reg_1972_pp0_iter5_reg <= select_ln234_3_reg_1972_pp0_iter4_reg;
                select_ln234_3_reg_1972_pp0_iter6_reg <= select_ln234_3_reg_1972_pp0_iter5_reg;
                select_ln234_3_reg_1972_pp0_iter7_reg <= select_ln234_3_reg_1972_pp0_iter6_reg;
                select_ln234_3_reg_1972_pp0_iter8_reg <= select_ln234_3_reg_1972_pp0_iter7_reg;
                select_ln234_3_reg_1972_pp0_iter9_reg <= select_ln234_3_reg_1972_pp0_iter8_reg;
                select_ln234_reg_1943_pp0_iter2_reg <= select_ln234_reg_1943_pp0_iter1_reg;
                select_ln234_reg_1943_pp0_iter3_reg <= select_ln234_reg_1943_pp0_iter2_reg;
                select_ln234_reg_1943_pp0_iter4_reg <= select_ln234_reg_1943_pp0_iter3_reg;
                select_ln234_reg_1943_pp0_iter5_reg <= select_ln234_reg_1943_pp0_iter4_reg;
                select_ln234_reg_1943_pp0_iter6_reg <= select_ln234_reg_1943_pp0_iter5_reg;
                select_ln234_reg_1943_pp0_iter7_reg <= select_ln234_reg_1943_pp0_iter6_reg;
                select_ln234_reg_1943_pp0_iter8_reg <= select_ln234_reg_1943_pp0_iter7_reg;
                select_ln234_reg_1943_pp0_iter9_reg <= select_ln234_reg_1943_pp0_iter8_reg;
                tmp_155_i_reg_2056_pp0_iter5_reg <= tmp_155_i_reg_2056;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln241_reg_1934 <= icmp_ln241_fu_394_p2;
                icmp_ln241_reg_1934_pp0_iter1_reg <= icmp_ln241_reg_1934;
                select_ln234_reg_1943_pp0_iter1_reg <= select_ln234_reg_1943;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_input_3_reg_365 <= ap_phi_reg_pp0_iter0_input_3_reg_365;
                ap_phi_reg_pp0_iter1_obj_sroa_12_0_i_reg_321 <= ap_phi_reg_pp0_iter0_obj_sroa_12_0_i_reg_321;
                ap_phi_reg_pp0_iter1_obj_sroa_15_0_i_reg_332 <= ap_phi_reg_pp0_iter0_obj_sroa_15_0_i_reg_332;
                ap_phi_reg_pp0_iter1_obj_sroa_18_0_i_reg_343 <= ap_phi_reg_pp0_iter0_obj_sroa_18_0_i_reg_343;
                ap_phi_reg_pp0_iter1_obj_sroa_21_0_i_reg_354 <= ap_phi_reg_pp0_iter0_obj_sroa_21_0_i_reg_354;
                ap_phi_reg_pp0_iter1_obj_sroa_6_0_i_reg_299 <= ap_phi_reg_pp0_iter0_obj_sroa_6_0_i_reg_299;
                ap_phi_reg_pp0_iter1_obj_sroa_9_0_i_reg_310 <= ap_phi_reg_pp0_iter0_obj_sroa_9_0_i_reg_310;
                ap_phi_reg_pp0_iter1_obj_var_12_reg_288 <= ap_phi_reg_pp0_iter0_obj_var_12_reg_288;
                ap_phi_reg_pp0_iter1_obj_var_13_reg_277 <= ap_phi_reg_pp0_iter0_obj_var_13_reg_277;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_input_3_reg_365 <= ap_phi_reg_pp0_iter2_input_3_reg_365;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln244_fu_492_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                empty_62_reg_1986 <= empty_62_fu_507_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln241_reg_1934 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln244_reg_1976 <= icmp_ln244_fu_492_p2;
                select_ln234_3_reg_1972 <= select_ln234_3_fu_483_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln234_3_reg_1972_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                res_100_reg_2387 <= res_100_fu_1579_p2;
                res_104_reg_2397 <= res_104_fu_1597_p2;
                res_108_reg_2407 <= res_108_fu_1615_p2;
                trunc_ln7_reg_2392 <= res_100_fu_1579_p2(31 downto 24);
                trunc_ln93_5_reg_2412 <= res_108_fu_1615_p2(31 downto 24);
                trunc_ln93_s_reg_2402 <= res_104_fu_1597_p2(31 downto 24);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln234_3_reg_1972_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                res_102_reg_2237 <= res_102_fu_1307_p2;
                res_106_reg_2247 <= res_106_fu_1327_p2;
                res_98_reg_2227 <= res_98_fu_1287_p2;
                trunc_ln91_5_reg_2252 <= res_106_fu_1327_p2(31 downto 6);
                trunc_ln91_s_reg_2242 <= res_102_fu_1307_p2(31 downto 6);
                trunc_ln_reg_2232 <= res_98_fu_1287_p2(31 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln234_3_reg_1972_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                res_103_reg_2317 <= res_103_fu_1453_p2;
                res_107_reg_2327 <= res_107_fu_1471_p2;
                res_99_reg_2307 <= res_99_fu_1435_p2;
                trunc_ln6_reg_2312 <= res_99_fu_1435_p2(31 downto 12);
                trunc_ln92_5_reg_2332 <= res_107_fu_1471_p2(31 downto 12);
                trunc_ln92_s_reg_2322 <= res_103_fu_1453_p2(31 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln244_reg_1976_pp0_iter5_reg = ap_const_lv1_0) and (select_ln234_3_reg_1972_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                res_110_reg_2177 <= res_110_fu_1187_p2;
                res_114_reg_2187 <= res_114_fu_1207_p2;
                res_118_reg_2197 <= res_118_fu_1227_p2;
                res_122_reg_2207 <= res_122_fu_1247_p2;
                res_126_reg_2217 <= res_126_fu_1267_p2;
                trunc_ln91_1_reg_2222 <= res_126_fu_1267_p2(31 downto 6);
                trunc_ln91_6_reg_2182 <= res_110_fu_1187_p2(31 downto 6);
                trunc_ln91_7_reg_2192 <= res_114_fu_1207_p2(31 downto 6);
                trunc_ln91_8_reg_2202 <= res_118_fu_1227_p2(31 downto 6);
                trunc_ln91_9_reg_2212 <= res_122_fu_1247_p2(31 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln244_reg_1976_pp0_iter6_reg = ap_const_lv1_0) and (select_ln234_3_reg_1972_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                res_111_reg_2257 <= res_111_fu_1345_p2;
                res_115_reg_2267 <= res_115_fu_1363_p2;
                res_119_reg_2277 <= res_119_fu_1381_p2;
                res_123_reg_2287 <= res_123_fu_1399_p2;
                res_127_reg_2297 <= res_127_fu_1417_p2;
                trunc_ln92_1_reg_2302 <= res_127_fu_1417_p2(31 downto 12);
                trunc_ln92_6_reg_2262 <= res_111_fu_1345_p2(31 downto 12);
                trunc_ln92_7_reg_2272 <= res_115_fu_1363_p2(31 downto 12);
                trunc_ln92_8_reg_2282 <= res_119_fu_1381_p2(31 downto 12);
                trunc_ln92_9_reg_2292 <= res_123_fu_1399_p2(31 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln244_reg_1976_pp0_iter7_reg = ap_const_lv1_0) and (select_ln234_3_reg_1972_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                res_112_reg_2337 <= res_112_fu_1489_p2;
                res_116_reg_2347 <= res_116_fu_1507_p2;
                res_120_reg_2357 <= res_120_fu_1525_p2;
                res_124_reg_2367 <= res_124_fu_1543_p2;
                res_128_reg_2377 <= res_128_fu_1561_p2;
                trunc_ln93_1_reg_2382 <= res_128_fu_1561_p2(31 downto 24);
                trunc_ln93_6_reg_2342 <= res_112_fu_1489_p2(31 downto 24);
                trunc_ln93_7_reg_2352 <= res_116_fu_1507_p2(31 downto 24);
                trunc_ln93_8_reg_2362 <= res_120_fu_1525_p2(31 downto 24);
                trunc_ln93_9_reg_2372 <= res_124_fu_1543_p2(31 downto 24);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln234_3_reg_1972_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                res_91_reg_2067 <= res_91_fu_1012_p2;
                res_92_reg_2073 <= res_92_fu_1024_p2;
                res_93_reg_2079 <= res_93_fu_1036_p2;
                res_94_reg_2086 <= res_94_fu_1048_p2;
                res_95_reg_2093 <= res_95_fu_1060_p2;
                res_96_reg_2100 <= res_96_fu_1072_p2;
                res_97_reg_2107 <= res_97_fu_1084_p2;
                res_reg_2061 <= res_fu_1000_p2;
                tmp_135_i_reg_2046 <= windowBuffer_fu_240(479 downto 448);
                tmp_145_i_reg_2051 <= windowBuffer_fu_240(991 downto 960);
                tmp_155_i_reg_2056 <= windowBuffer_fu_240(1503 downto 1472);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln234_3_reg_1972_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                res_S_var_7_reg_2442 <= res_S_var_7_fu_1759_p3;
                res_S_var_9_reg_2447 <= res_S_var_9_fu_1782_p3;
                select_ln287_reg_2452 <= select_ln287_fu_1800_p3;
                select_ln289_10_reg_2467 <= select_ln289_10_fu_1820_p3;
                select_ln289_11_reg_2472 <= select_ln289_11_fu_1826_p3;
                select_ln289_12_reg_2477 <= select_ln289_12_fu_1832_p3;
                select_ln289_9_reg_2462 <= select_ln289_9_fu_1814_p3;
                select_ln289_reg_2457 <= select_ln289_fu_1808_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln241_reg_1934 = ap_const_lv1_0) and (icmp_ln244_fu_492_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                rowBuffer_addr_reg_1990 <= trunc_ln244_cast_i_fu_488_p1(4 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln244_reg_1976 = ap_const_lv1_0) and (icmp_ln241_reg_1934_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_62_i_reg_2036 <= rowBuffer_q1(767 downto 256);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln244_reg_1976_pp0_iter8_reg = ap_const_lv1_0) and (select_ln234_3_reg_1972_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trunc_ln292_1_reg_2422 <= res_117_fu_1641_p2(31 downto 8);
                trunc_ln292_2_reg_2427 <= res_121_fu_1649_p2(31 downto 8);
                trunc_ln292_3_reg_2432 <= res_125_fu_1657_p2(31 downto 8);
                trunc_ln292_4_reg_2437 <= res_129_fu_1665_p2(31 downto 8);
                trunc_ln292_s_reg_2417 <= res_113_fu_1633_p2(31 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (select_ln234_3_reg_1972_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                windowBuffer_fu_240 <= windowBuffer_5_fu_978_p7;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;

    GxxStream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, GxxStream_empty_n, ap_predicate_op69_read_state3, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op69_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            GxxStream_blk_n <= GxxStream_empty_n;
        else 
            GxxStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    GxxStream_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op69_read_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op69_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            GxxStream_read <= ap_const_logic_1;
        else 
            GxxStream_read <= ap_const_logic_0;
        end if; 
    end process;


    SxxStream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter11, SxxStream_full_n, select_ln234_3_reg_1972_pp0_iter10_reg, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (select_ln234_3_reg_1972_pp0_iter10_reg = ap_const_lv1_0))) then 
            SxxStream_blk_n <= SxxStream_full_n;
        else 
            SxxStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;

        SxxStream_din <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_25_fu_1891_p5),256));


    SxxStream_write_assign_proc : process(ap_enable_reg_pp0_iter11, select_ln234_3_reg_1972_pp0_iter10_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln234_3_reg_1972_pp0_iter10_reg = ap_const_lv1_0))) then 
            SxxStream_write <= ap_const_logic_1;
        else 
            SxxStream_write <= ap_const_logic_0;
        end if; 
    end process;

    add_ln109_32_fu_1006_p2 <= std_logic_vector(unsigned(trunc_ln55_fu_630_p1) + unsigned(tmp_149_i_fu_824_p4));
    add_ln109_34_fu_1018_p2 <= std_logic_vector(unsigned(tmp_130_i_fu_634_p4) + unsigned(tmp_150_i_fu_834_p4));
    add_ln109_36_fu_1030_p2 <= std_logic_vector(unsigned(tmp_131_i_fu_644_p4) + unsigned(tmp_151_i_fu_844_p4));
    add_ln109_38_fu_1042_p2 <= std_logic_vector(unsigned(tmp_132_i_fu_654_p4) + unsigned(tmp_152_i_fu_854_p4));
    add_ln109_40_fu_1054_p2 <= std_logic_vector(unsigned(tmp_133_i_fu_664_p4) + unsigned(tmp_153_i_fu_864_p4));
    add_ln109_42_fu_1066_p2 <= std_logic_vector(unsigned(tmp_134_i_fu_674_p4) + unsigned(tmp_154_i_fu_874_p4));
    add_ln109_44_fu_1078_p2 <= std_logic_vector(unsigned(tmp_136_i_fu_694_p4) + unsigned(tmp_156_i_fu_894_p4));
    add_ln109_fu_994_p2 <= std_logic_vector(unsigned(tmp_137_i_fu_704_p4) + unsigned(tmp_157_i_fu_904_p4));
    add_ln113_30_fu_1116_p2 <= std_logic_vector(unsigned(res_92_reg_2073) + unsigned(res_91_reg_2067));
    add_ln113_36_fu_1107_p2 <= std_logic_vector(unsigned(tmp_145_i_reg_2051) + unsigned(res_reg_2061));
    add_ln113_37_fu_1111_p2 <= std_logic_vector(unsigned(add_ln113_36_fu_1107_p2) + unsigned(tmp_135_i_reg_2046));
    add_ln113_38_fu_1169_p2 <= std_logic_vector(unsigned(add_ln113_37_reg_2118) + unsigned(add_ln113_fu_1165_p2));
    add_ln113_39_fu_1174_p2 <= std_logic_vector(unsigned(res_reg_2061_pp0_iter5_reg) + unsigned(add_ln113_30_reg_2123));
    add_ln113_40_fu_1178_p2 <= std_logic_vector(unsigned(res_93_reg_2079_pp0_iter5_reg) + unsigned(add_ln113_30_reg_2123));
    add_ln113_41_fu_1120_p2 <= std_logic_vector(unsigned(res_92_reg_2073) + unsigned(res_94_reg_2086));
    add_ln113_42_fu_1124_p2 <= std_logic_vector(unsigned(add_ln113_41_fu_1120_p2) + unsigned(res_93_reg_2079));
    add_ln113_43_fu_1129_p2 <= std_logic_vector(unsigned(res_93_reg_2079) + unsigned(res_95_reg_2093));
    add_ln113_44_fu_1133_p2 <= std_logic_vector(unsigned(add_ln113_43_fu_1129_p2) + unsigned(res_94_reg_2086));
    add_ln113_45_fu_1138_p2 <= std_logic_vector(unsigned(res_94_reg_2086) + unsigned(res_96_reg_2100));
    add_ln113_46_fu_1142_p2 <= std_logic_vector(unsigned(add_ln113_45_fu_1138_p2) + unsigned(res_95_reg_2093));
    add_ln113_47_fu_1147_p2 <= std_logic_vector(unsigned(res_95_reg_2093) + unsigned(res_97_reg_2107));
    add_ln113_48_fu_1151_p2 <= std_logic_vector(unsigned(add_ln113_47_fu_1147_p2) + unsigned(res_96_reg_2100));
    add_ln113_49_fu_1156_p2 <= std_logic_vector(unsigned(res_96_reg_2100) + unsigned(res_97_reg_2107));
    add_ln113_50_fu_1090_p2 <= std_logic_vector(unsigned(tmp_148_i_fu_814_p4) + unsigned(tmp_158_i_fu_914_p4));
    add_ln113_51_fu_1096_p2 <= std_logic_vector(unsigned(add_ln113_50_fu_1090_p2) + unsigned(tmp_138_i_fu_714_p4));
    add_ln113_52_fu_1160_p2 <= std_logic_vector(unsigned(add_ln113_51_reg_2113) + unsigned(add_ln113_49_fu_1156_p2));
    add_ln113_fu_1165_p2 <= std_logic_vector(unsigned(res_91_reg_2067_pp0_iter5_reg) + unsigned(tmp_155_i_reg_2056_pp0_iter5_reg));
    add_ln241_3_fu_426_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv8_1));
    add_ln241_fu_400_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv12_1));
    add_ln242_fu_472_p2 <= std_logic_vector(unsigned(select_ln234_fu_418_p3) + unsigned(ap_const_lv5_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter11, ap_done_reg, GxxStream_empty_n, ap_predicate_op69_read_state3, SxxStream_full_n, select_ln234_3_reg_1972_pp0_iter10_reg, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op69_read_state3 = ap_const_boolean_1) and (ap_const_logic_0 = GxxStream_empty_n) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_0 = SxxStream_full_n) and (select_ln234_3_reg_1972_pp0_iter10_reg = ap_const_lv1_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter11, ap_done_reg, GxxStream_empty_n, ap_predicate_op69_read_state3, SxxStream_full_n, select_ln234_3_reg_1972_pp0_iter10_reg, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op69_read_state3 = ap_const_boolean_1) and (ap_const_logic_0 = GxxStream_empty_n) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_0 = SxxStream_full_n) and (select_ln234_3_reg_1972_pp0_iter10_reg = ap_const_lv1_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter11, ap_done_reg, GxxStream_empty_n, ap_predicate_op69_read_state3, SxxStream_full_n, select_ln234_3_reg_1972_pp0_iter10_reg, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op69_read_state3 = ap_const_boolean_1) and (ap_const_logic_0 = GxxStream_empty_n) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_0 = SxxStream_full_n) and (select_ln234_3_reg_1972_pp0_iter10_reg = ap_const_lv1_0)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state12_pp0_stage0_iter11_assign_proc : process(SxxStream_full_n, select_ln234_3_reg_1972_pp0_iter10_reg)
    begin
                ap_block_state12_pp0_stage0_iter11 <= ((ap_const_logic_0 = SxxStream_full_n) and (select_ln234_3_reg_1972_pp0_iter10_reg = ap_const_lv1_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter2_assign_proc : process(GxxStream_empty_n, ap_predicate_op69_read_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((ap_predicate_op69_read_state3 = ap_const_boolean_1) and (ap_const_logic_0 = GxxStream_empty_n));
    end process;

        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_488_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_488 <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_492_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_492 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_496_assign_proc : process(icmp_ln241_reg_1934, icmp_ln244_fu_492_p2, empty_62_fu_507_p2)
    begin
                ap_condition_496 <= ((icmp_ln241_reg_1934 = ap_const_lv1_0) and (empty_62_fu_507_p2 = ap_const_lv1_1) and (icmp_ln244_fu_492_p2 = ap_const_lv1_0));
    end process;


    ap_condition_82_assign_proc : process(icmp_ln241_reg_1934_pp0_iter1_reg, icmp_ln244_reg_1976, empty_62_reg_1986)
    begin
                ap_condition_82 <= ((empty_62_reg_1986 = ap_const_lv1_0) and (icmp_ln244_reg_1976 = ap_const_lv1_0) and (icmp_ln241_reg_1934_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln241_fu_394_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln241_fu_394_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter10_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_phi_reg_pp0_iter0_input_3_reg_365 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_obj_sroa_12_0_i_reg_321 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_obj_sroa_15_0_i_reg_332 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_obj_sroa_18_0_i_reg_343 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_obj_sroa_21_0_i_reg_354 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_obj_sroa_6_0_i_reg_299 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_obj_sroa_9_0_i_reg_310 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_obj_var_12_reg_288 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_obj_var_13_reg_277 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op69_read_state3_assign_proc : process(icmp_ln241_reg_1934_pp0_iter1_reg, icmp_ln244_reg_1976, empty_62_reg_1986)
    begin
                ap_predicate_op69_read_state3 <= ((empty_62_reg_1986 = ap_const_lv1_0) and (icmp_ln244_reg_1976 = ap_const_lv1_0) and (icmp_ln241_reg_1934_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, select_ln241_reg_1960, ap_loop_init, i_fu_232, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1))) then 
                ap_sig_allocacmp_i_load <= ap_const_lv8_0;
            elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                ap_sig_allocacmp_i_load <= select_ln241_reg_1960;
            else 
                ap_sig_allocacmp_i_load <= i_fu_232;
            end if;
        else 
            ap_sig_allocacmp_i_load <= i_fu_232;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_236, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_236;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, add_ln242_reg_1967, j_fu_228, ap_loop_init, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if (((ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1))) then 
                ap_sig_allocacmp_j_load <= ap_const_lv5_0;
            elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                ap_sig_allocacmp_j_load <= add_ln242_reg_1967;
            else 
                ap_sig_allocacmp_j_load <= j_fu_228;
            end if;
        else 
            ap_sig_allocacmp_j_load <= j_fu_228;
        end if; 
    end process;

    cmp96_i_fu_1744_p2 <= "1" when (select_ln234_reg_1943_pp0_iter9_reg = ap_const_lv5_0) else "0";
    empty_61_fu_502_p2 <= "1" when (select_ln241_reg_1960 = ap_const_lv8_0) else "0";
    empty_62_fu_507_p2 <= (empty_fu_497_p2 or empty_61_fu_502_p2);
    empty_fu_497_p2 <= "1" when (select_ln241_reg_1960 = ap_const_lv8_7F) else "0";
    icmp48_fu_458_p2 <= "1" when (tmp_26_fu_448_p4 = ap_const_lv7_0) else "0";
    icmp_fu_442_p2 <= "1" when (tmp_fu_432_p4 = ap_const_lv7_0) else "0";
    icmp_ln241_fu_394_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv12_880) else "0";
    icmp_ln242_fu_412_p2 <= "1" when (ap_sig_allocacmp_j_load = ap_const_lv5_11) else "0";
    icmp_ln244_fu_492_p2 <= "1" when (select_ln234_reg_1943 = ap_const_lv5_10) else "0";
    input_fu_605_p10 <= ((((((((ap_phi_reg_pp0_iter3_obj_sroa_21_0_i_reg_354 & ap_phi_reg_pp0_iter3_obj_sroa_18_0_i_reg_343) & ap_phi_reg_pp0_iter3_obj_sroa_15_0_i_reg_332) & ap_phi_reg_pp0_iter3_obj_sroa_12_0_i_reg_321) & ap_phi_reg_pp0_iter3_obj_sroa_9_0_i_reg_310) & ap_phi_reg_pp0_iter3_obj_sroa_6_0_i_reg_299) & ap_phi_reg_pp0_iter3_obj_var_12_reg_288) & ap_phi_reg_pp0_iter3_obj_var_13_reg_277) & tmp_62_i_reg_2036);
    obj_var_fu_521_p1 <= GxxStream_dout(32 - 1 downto 0);
    or_ln287_fu_1777_p2 <= (icmp_ln244_reg_1976_pp0_iter9_reg or cmp96_i_fu_1744_p2);
    res_100_fu_1579_p2 <= std_logic_vector(unsigned(res_99_reg_2307) + unsigned(sext_ln92_fu_1576_p1));
    res_101_fu_1723_p2 <= std_logic_vector(unsigned(res_100_reg_2387) + unsigned(sext_ln93_fu_1720_p1));
    res_102_fu_1307_p2 <= std_logic_vector(unsigned(shl_ln90_15_fu_1302_p2) - unsigned(add_ln113_39_reg_2165));
    res_103_fu_1453_p2 <= std_logic_vector(unsigned(res_102_reg_2237) + unsigned(sext_ln91_15_fu_1450_p1));
    res_104_fu_1597_p2 <= std_logic_vector(unsigned(res_103_reg_2317) + unsigned(sext_ln92_15_fu_1594_p1));
    res_105_fu_1731_p2 <= std_logic_vector(unsigned(res_104_reg_2397) + unsigned(sext_ln93_15_fu_1728_p1));
    res_106_fu_1327_p2 <= std_logic_vector(unsigned(shl_ln90_16_fu_1322_p2) - unsigned(add_ln113_40_reg_2171));
    res_107_fu_1471_p2 <= std_logic_vector(unsigned(res_106_reg_2247) + unsigned(sext_ln91_16_fu_1468_p1));
    res_108_fu_1615_p2 <= std_logic_vector(unsigned(res_107_reg_2327) + unsigned(sext_ln92_16_fu_1612_p1));
    res_109_fu_1739_p2 <= std_logic_vector(unsigned(res_108_reg_2407) + unsigned(sext_ln93_16_fu_1736_p1));
    res_110_fu_1187_p2 <= std_logic_vector(unsigned(shl_ln90_17_fu_1182_p2) - unsigned(add_ln113_42_reg_2129));
    res_111_fu_1345_p2 <= std_logic_vector(unsigned(res_110_reg_2177) + unsigned(sext_ln91_17_fu_1342_p1));
    res_112_fu_1489_p2 <= std_logic_vector(unsigned(res_111_reg_2257) + unsigned(sext_ln92_17_fu_1486_p1));
    res_113_fu_1633_p2 <= std_logic_vector(unsigned(res_112_reg_2337) + unsigned(sext_ln93_17_fu_1630_p1));
    res_114_fu_1207_p2 <= std_logic_vector(unsigned(shl_ln90_18_fu_1202_p2) - unsigned(add_ln113_44_reg_2135));
    res_115_fu_1363_p2 <= std_logic_vector(unsigned(res_114_reg_2187) + unsigned(sext_ln91_18_fu_1360_p1));
    res_116_fu_1507_p2 <= std_logic_vector(unsigned(res_115_reg_2267) + unsigned(sext_ln92_18_fu_1504_p1));
    res_117_fu_1641_p2 <= std_logic_vector(unsigned(res_116_reg_2347) + unsigned(sext_ln93_18_fu_1638_p1));
    res_118_fu_1227_p2 <= std_logic_vector(unsigned(shl_ln90_19_fu_1222_p2) - unsigned(add_ln113_46_reg_2141));
    res_119_fu_1381_p2 <= std_logic_vector(unsigned(res_118_reg_2197) + unsigned(sext_ln91_19_fu_1378_p1));
    res_120_fu_1525_p2 <= std_logic_vector(unsigned(res_119_reg_2277) + unsigned(sext_ln92_19_fu_1522_p1));
    res_121_fu_1649_p2 <= std_logic_vector(unsigned(res_120_reg_2357) + unsigned(sext_ln93_19_fu_1646_p1));
    res_122_fu_1247_p2 <= std_logic_vector(unsigned(shl_ln90_20_fu_1242_p2) - unsigned(add_ln113_48_reg_2147));
    res_123_fu_1399_p2 <= std_logic_vector(unsigned(res_122_reg_2207) + unsigned(sext_ln91_20_fu_1396_p1));
    res_124_fu_1543_p2 <= std_logic_vector(unsigned(res_123_reg_2287) + unsigned(sext_ln92_20_fu_1540_p1));
    res_125_fu_1657_p2 <= std_logic_vector(unsigned(res_124_reg_2367) + unsigned(sext_ln93_20_fu_1654_p1));
    res_126_fu_1267_p2 <= std_logic_vector(unsigned(shl_ln90_21_fu_1262_p2) - unsigned(add_ln113_52_reg_2153));
    res_127_fu_1417_p2 <= std_logic_vector(unsigned(res_126_reg_2217) + unsigned(sext_ln91_21_fu_1414_p1));
    res_128_fu_1561_p2 <= std_logic_vector(unsigned(res_127_reg_2297) + unsigned(sext_ln92_21_fu_1558_p1));
    res_129_fu_1665_p2 <= std_logic_vector(unsigned(res_128_reg_2377) + unsigned(sext_ln93_21_fu_1662_p1));
    res_91_fu_1012_p2 <= std_logic_vector(unsigned(add_ln109_32_fu_1006_p2) + unsigned(tmp_139_i_fu_724_p4));
    res_92_fu_1024_p2 <= std_logic_vector(unsigned(add_ln109_34_fu_1018_p2) + unsigned(tmp_140_i_fu_734_p4));
    res_93_fu_1036_p2 <= std_logic_vector(unsigned(add_ln109_36_fu_1030_p2) + unsigned(tmp_141_i_fu_744_p4));
    res_94_fu_1048_p2 <= std_logic_vector(unsigned(add_ln109_38_fu_1042_p2) + unsigned(tmp_142_i_fu_754_p4));
    res_95_fu_1060_p2 <= std_logic_vector(unsigned(add_ln109_40_fu_1054_p2) + unsigned(tmp_143_i_fu_764_p4));
    res_96_fu_1072_p2 <= std_logic_vector(unsigned(add_ln109_42_fu_1066_p2) + unsigned(tmp_144_i_fu_774_p4));
    res_97_fu_1084_p2 <= std_logic_vector(unsigned(add_ln109_44_fu_1078_p2) + unsigned(tmp_146_i_fu_794_p4));
    res_98_fu_1287_p2 <= std_logic_vector(unsigned(shl_ln90_fu_1282_p2) - unsigned(add_ln113_38_reg_2159));
    res_99_fu_1435_p2 <= std_logic_vector(unsigned(res_98_reg_2227) + unsigned(sext_ln91_fu_1432_p1));
    res_S_var_7_fu_1759_p3 <= 
        ap_const_lv24_0 when (cmp96_i_fu_1744_p2(0) = '1') else 
        res_S_var_fu_1749_p4;
    res_S_var_8_fu_1767_p4 <= res_105_fu_1731_p2(31 downto 8);
    res_S_var_9_fu_1782_p3 <= 
        ap_const_lv24_0 when (or_ln287_fu_1777_p2(0) = '1') else 
        res_S_var_8_fu_1767_p4;
    res_S_var_fu_1749_p4 <= res_101_fu_1723_p2(31 downto 8);
    res_fu_1000_p2 <= std_logic_vector(unsigned(add_ln109_fu_994_p2) + unsigned(tmp_147_i_fu_804_p4));
    rowBuffer_address1 <= trunc_ln244_cast_i_fu_488_p1(4 - 1 downto 0);

    rowBuffer_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rowBuffer_ce0 <= ap_const_logic_1;
        else 
            rowBuffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rowBuffer_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rowBuffer_ce1 <= ap_const_logic_1;
        else 
            rowBuffer_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    rowBuffer_d0 <= ((((((((ap_phi_reg_pp0_iter3_obj_sroa_21_0_i_reg_354 & ap_phi_reg_pp0_iter3_obj_sroa_18_0_i_reg_343) & ap_phi_reg_pp0_iter3_obj_sroa_15_0_i_reg_332) & ap_phi_reg_pp0_iter3_obj_sroa_12_0_i_reg_321) & ap_phi_reg_pp0_iter3_obj_sroa_9_0_i_reg_310) & ap_phi_reg_pp0_iter3_obj_sroa_6_0_i_reg_299) & ap_phi_reg_pp0_iter3_obj_var_12_reg_288) & ap_phi_reg_pp0_iter3_obj_var_13_reg_277) & tmp_62_i_reg_2036);

    rowBuffer_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, icmp_ln241_reg_1934_pp0_iter2_reg, icmp_ln244_reg_1976_pp0_iter2_reg)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln244_reg_1976_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln241_reg_1934_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rowBuffer_we0 <= ap_const_logic_1;
        else 
            rowBuffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln234_3_fu_483_p3 <= 
        icmp_reg_1950 when (icmp_ln242_reg_1938(0) = '1') else 
        icmp48_reg_1955;
    select_ln234_fu_418_p3 <= 
        ap_const_lv5_0 when (icmp_ln242_fu_412_p2(0) = '1') else 
        ap_sig_allocacmp_j_load;
    select_ln241_fu_464_p3 <= 
        add_ln241_3_fu_426_p2 when (icmp_ln242_fu_412_p2(0) = '1') else 
        ap_sig_allocacmp_i_load;
    select_ln287_fu_1800_p3 <= 
        ap_const_lv24_0 when (or_ln287_fu_1777_p2(0) = '1') else 
        trunc_ln8_fu_1790_p4;
    select_ln289_10_fu_1820_p3 <= 
        ap_const_lv24_0 when (icmp_ln244_reg_1976_pp0_iter9_reg(0) = '1') else 
        trunc_ln292_2_reg_2427;
    select_ln289_11_fu_1826_p3 <= 
        ap_const_lv24_0 when (icmp_ln244_reg_1976_pp0_iter9_reg(0) = '1') else 
        trunc_ln292_3_reg_2432;
    select_ln289_12_fu_1832_p3 <= 
        ap_const_lv24_0 when (icmp_ln244_reg_1976_pp0_iter9_reg(0) = '1') else 
        trunc_ln292_4_reg_2437;
    select_ln289_9_fu_1814_p3 <= 
        ap_const_lv24_0 when (icmp_ln244_reg_1976_pp0_iter9_reg(0) = '1') else 
        trunc_ln292_1_reg_2422;
    select_ln289_fu_1808_p3 <= 
        ap_const_lv24_0 when (icmp_ln244_reg_1976_pp0_iter9_reg(0) = '1') else 
        trunc_ln292_s_reg_2417;
        sext_ln174_19_fu_1844_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln287_reg_2452),32));

        sext_ln174_20_fu_1854_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_1847_p3),64));

        sext_ln174_21_fu_1865_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_22_fu_1858_p3),96));

        sext_ln174_22_fu_1876_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_23_fu_1869_p3),128));

        sext_ln174_23_fu_1887_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_24_fu_1880_p3),160));

        sext_ln174_fu_1841_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_S_var_9_reg_2447),32));

        sext_ln233_fu_1838_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_S_var_7_reg_2442),32));

        sext_ln91_15_fu_1450_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln91_s_reg_2242),32));

        sext_ln91_16_fu_1468_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln91_5_reg_2252),32));

        sext_ln91_17_fu_1342_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln91_6_reg_2182),32));

        sext_ln91_18_fu_1360_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln91_7_reg_2192),32));

        sext_ln91_19_fu_1378_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln91_8_reg_2202),32));

        sext_ln91_20_fu_1396_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln91_9_reg_2212),32));

        sext_ln91_21_fu_1414_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln91_1_reg_2222),32));

        sext_ln91_fu_1432_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_2232),32));

        sext_ln92_15_fu_1594_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln92_s_reg_2322),32));

        sext_ln92_16_fu_1612_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln92_5_reg_2332),32));

        sext_ln92_17_fu_1486_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln92_6_reg_2262),32));

        sext_ln92_18_fu_1504_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln92_7_reg_2272),32));

        sext_ln92_19_fu_1522_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln92_8_reg_2282),32));

        sext_ln92_20_fu_1540_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln92_9_reg_2292),32));

        sext_ln92_21_fu_1558_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln92_1_reg_2302),32));

        sext_ln92_fu_1576_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln6_reg_2312),32));

        sext_ln93_15_fu_1728_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln93_s_reg_2402),32));

        sext_ln93_16_fu_1736_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln93_5_reg_2412),32));

        sext_ln93_17_fu_1630_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln93_6_reg_2342),32));

        sext_ln93_18_fu_1638_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln93_7_reg_2352),32));

        sext_ln93_19_fu_1646_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln93_8_reg_2362),32));

        sext_ln93_20_fu_1654_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln93_9_reg_2372),32));

        sext_ln93_21_fu_1662_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln93_1_reg_2382),32));

        sext_ln93_fu_1720_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln7_reg_2392),32));

    shl_ln90_15_fu_1302_p2 <= std_logic_vector(shift_left(unsigned(add_ln113_39_reg_2165),to_integer(unsigned('0' & ap_const_lv32_3(31-1 downto 0)))));
    shl_ln90_16_fu_1322_p2 <= std_logic_vector(shift_left(unsigned(add_ln113_40_reg_2171),to_integer(unsigned('0' & ap_const_lv32_3(31-1 downto 0)))));
    shl_ln90_17_fu_1182_p2 <= std_logic_vector(shift_left(unsigned(add_ln113_42_reg_2129),to_integer(unsigned('0' & ap_const_lv32_3(31-1 downto 0)))));
    shl_ln90_18_fu_1202_p2 <= std_logic_vector(shift_left(unsigned(add_ln113_44_reg_2135),to_integer(unsigned('0' & ap_const_lv32_3(31-1 downto 0)))));
    shl_ln90_19_fu_1222_p2 <= std_logic_vector(shift_left(unsigned(add_ln113_46_reg_2141),to_integer(unsigned('0' & ap_const_lv32_3(31-1 downto 0)))));
    shl_ln90_20_fu_1242_p2 <= std_logic_vector(shift_left(unsigned(add_ln113_48_reg_2147),to_integer(unsigned('0' & ap_const_lv32_3(31-1 downto 0)))));
    shl_ln90_21_fu_1262_p2 <= std_logic_vector(shift_left(unsigned(add_ln113_52_reg_2153),to_integer(unsigned('0' & ap_const_lv32_3(31-1 downto 0)))));
    shl_ln90_fu_1282_p2 <= std_logic_vector(shift_left(unsigned(add_ln113_38_reg_2159),to_integer(unsigned('0' & ap_const_lv32_3(31-1 downto 0)))));
    tmp_130_i_fu_634_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(63 downto 32);
    tmp_131_i_fu_644_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(95 downto 64);
    tmp_132_i_fu_654_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(127 downto 96);
    tmp_133_i_fu_664_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(159 downto 128);
    tmp_134_i_fu_674_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(191 downto 160);
    tmp_136_i_fu_694_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(223 downto 192);
    tmp_137_i_fu_704_p4 <= windowBuffer_fu_240(511 downto 480);
    tmp_138_i_fu_714_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(255 downto 224);
    tmp_139_i_fu_724_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(287 downto 256);
    tmp_140_i_fu_734_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(319 downto 288);
    tmp_141_i_fu_744_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(351 downto 320);
    tmp_142_i_fu_754_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(383 downto 352);
    tmp_143_i_fu_764_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(415 downto 384);
    tmp_144_i_fu_774_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(447 downto 416);
    tmp_146_i_fu_794_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(479 downto 448);
    tmp_147_i_fu_804_p4 <= windowBuffer_fu_240(1023 downto 992);
    tmp_148_i_fu_814_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(511 downto 480);
    tmp_149_i_fu_824_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(543 downto 512);
    tmp_150_i_fu_834_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(575 downto 544);
    tmp_151_i_fu_844_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(607 downto 576);
    tmp_152_i_fu_854_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(639 downto 608);
    tmp_153_i_fu_864_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(671 downto 640);
    tmp_154_i_fu_874_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(703 downto 672);
    tmp_156_i_fu_894_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(735 downto 704);
    tmp_157_i_fu_904_p4 <= windowBuffer_fu_240(1535 downto 1504);
    tmp_158_i_fu_914_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(767 downto 736);
    tmp_22_fu_1858_p3 <= (select_ln289_9_reg_2462 & sext_ln174_20_fu_1854_p1);
    tmp_23_fu_1869_p3 <= (select_ln289_10_reg_2467 & sext_ln174_21_fu_1865_p1);
    tmp_24_fu_1880_p3 <= (select_ln289_11_reg_2472 & sext_ln174_22_fu_1876_p1);
    tmp_25_fu_1891_p5 <= (((select_ln289_12_reg_2477 & sext_ln174_23_fu_1887_p1) & sext_ln174_fu_1841_p1) & sext_ln233_fu_1838_p1);
    tmp_26_fu_448_p4 <= ap_sig_allocacmp_i_load(7 downto 1);
    tmp_63_i_fu_924_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(767 downto 512);
    tmp_64_i_fu_934_p4 <= windowBuffer_fu_240(1535 downto 1280);
    tmp_65_i_fu_944_p4 <= ap_phi_reg_pp0_iter4_input_3_reg_365(511 downto 256);
    tmp_66_i_fu_954_p4 <= windowBuffer_fu_240(1023 downto 768);
    tmp_68_i_fu_964_p4 <= windowBuffer_fu_240(511 downto 256);
    tmp_fu_432_p4 <= add_ln241_3_fu_426_p2(7 downto 1);
    tmp_s_fu_1847_p3 <= (select_ln289_reg_2457 & sext_ln174_19_fu_1844_p1);
    trunc_ln244_cast_i_fu_488_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln234_reg_1943),64));
    trunc_ln55_3_fu_974_p1 <= ap_phi_reg_pp0_iter4_input_3_reg_365(256 - 1 downto 0);
    trunc_ln55_fu_630_p1 <= ap_phi_reg_pp0_iter4_input_3_reg_365(32 - 1 downto 0);
    trunc_ln8_fu_1790_p4 <= res_109_fu_1739_p2(31 downto 8);
    windowBuffer_5_fu_978_p7 <= (((((tmp_63_i_fu_924_p4 & tmp_64_i_fu_934_p4) & tmp_65_i_fu_944_p4) & tmp_66_i_fu_954_p4) & trunc_ln55_3_fu_974_p1) & tmp_68_i_fu_964_p4);
end behav;
