[100%] Testing the TCP connection...
Test project /home/cs144/cs144/sponge/build
        Start   1: t_wrapping_ints_cmp
  1/159 Test   #1: t_wrapping_ints_cmp ..............   Passed    0.00 sec
        Start   2: t_wrapping_ints_unwrap
  2/159 Test   #2: t_wrapping_ints_unwrap ...........   Passed    0.00 sec
        Start   3: t_wrapping_ints_wrap
  3/159 Test   #3: t_wrapping_ints_wrap .............   Passed    0.00 sec
        Start   4: t_recv_connect
  4/159 Test   #4: t_recv_connect ...................   Passed    0.00 sec
        Start   5: t_recv_transmit
  5/159 Test   #5: t_recv_transmit ..................   Passed    0.07 sec
        Start   6: t_recv_window
  6/159 Test   #6: t_recv_window ....................   Passed    0.00 sec
        Start   7: t_recv_reorder
  7/159 Test   #7: t_recv_reorder ...................   Passed    0.00 sec
        Start   8: t_recv_close
  8/159 Test   #8: t_recv_close .....................   Passed    0.00 sec
        Start   9: t_send_connect
  9/159 Test   #9: t_send_connect ...................   Passed    0.00 sec
        Start  10: t_send_transmit
 10/159 Test  #10: t_send_transmit ..................   Passed    0.05 sec
        Start  11: t_send_retx
 11/159 Test  #11: t_send_retx ......................   Passed    0.00 sec
        Start  12: t_send_window
 12/159 Test  #12: t_send_window ....................   Passed    0.02 sec
        Start  13: t_send_ack
 13/159 Test  #13: t_send_ack .......................   Passed    0.00 sec
        Start  14: t_send_close
 14/159 Test  #14: t_send_close .....................   Passed    0.00 sec
        Start  15: t_strm_reassem_single
 15/159 Test  #15: t_strm_reassem_single ............   Passed    0.00 sec
        Start  16: t_strm_reassem_seq
 16/159 Test  #16: t_strm_reassem_seq ...............   Passed    0.00 sec
        Start  17: t_strm_reassem_dup
 17/159 Test  #17: t_strm_reassem_dup ...............   Passed    0.01 sec
        Start  18: t_strm_reassem_holes
 18/159 Test  #18: t_strm_reassem_holes .............   Passed    0.00 sec
        Start  19: t_strm_reassem_many
 19/159 Test  #19: t_strm_reassem_many ..............   Passed    0.16 sec
        Start  20: t_strm_reassem_overlapping
 20/159 Test  #20: t_strm_reassem_overlapping .......   Passed    0.00 sec
        Start  21: t_strm_reassem_win
 21/159 Test  #21: t_strm_reassem_win ...............   Passed    0.19 sec
        Start  22: t_strm_reassem_cap
 22/159 Test  #22: t_strm_reassem_cap ...............   Passed    0.12 sec
        Start  23: t_byte_stream_construction
 23/159 Test  #23: t_byte_stream_construction .......   Passed    0.00 sec
        Start  24: t_byte_stream_one_write
 24/159 Test  #24: t_byte_stream_one_write ..........   Passed    0.00 sec
        Start  25: t_byte_stream_two_writes
 25/159 Test  #25: t_byte_stream_two_writes .........   Passed    0.00 sec
        Start  26: t_byte_stream_capacity
 26/159 Test  #26: t_byte_stream_capacity ...........   Passed    0.70 sec
        Start  27: t_byte_stream_many_writes
 27/159 Test  #27: t_byte_stream_many_writes ........   Passed    0.01 sec
        Start  28: t_webget
 28/159 Test  #28: t_webget .........................   Passed    6.29 sec
        Start  31: t_tcp_parser
 29/159 Test  #31: t_tcp_parser .....................   Passed    0.01 sec
        Start  32: t_ipv4_parser
 30/159 Test  #32: t_ipv4_parser ....................   Passed    0.01 sec
        Start  33: t_active_close
 31/159 Test  #33: t_active_close ...................   Passed    0.00 sec
        Start  34: t_passive_close
 32/159 Test  #34: t_passive_close ..................   Passed    0.00 sec
        Start  36: t_ack_rst
 33/159 Test  #36: t_ack_rst ........................   Passed    0.01 sec
        Start  38: t_ack_rst_win
 34/159 Test  #38: t_ack_rst_win ....................   Passed    0.00 sec
        Start  40: t_connect
 35/159 Test  #40: t_connect ........................   Passed    0.00 sec
        Start  42: t_listen
 36/159 Test  #42: t_listen .........................   Passed    0.00 sec
        Start  43: t_winsize
 37/159 Test  #43: t_winsize ........................   Passed    0.06 sec
        Start  45: t_retx
 38/159 Test  #45: t_retx ...........................   Passed    0.02 sec
        Start  46: t_retx_win
 39/159 Test  #46: t_retx_win .......................   Passed    0.01 sec
        Start  47: t_loopback
 40/159 Test  #47: t_loopback .......................   Passed    0.35 sec
        Start  48: t_loopback_win
 41/159 Test  #48: t_loopback_win ...................   Passed    0.16 sec
        Start  49: t_reorder
 42/159 Test  #49: t_reorder ........................   Passed    0.32 sec
        Start  50: t_address_dt
 43/159 Test  #50: t_address_dt .....................   Passed    5.05 sec
        Start  51: t_parser_dt
 44/159 Test  #51: t_parser_dt ......................   Passed    0.01 sec
        Start  52: t_socket_dt
 45/159 Test  #52: t_socket_dt ......................   Passed    0.01 sec
        Start  53: t_udp_client_send
 46/159 Test  #53: t_udp_client_send ................   Passed    0.26 sec
        Start  54: t_udp_server_send
 47/159 Test  #54: t_udp_server_send ................   Passed    0.26 sec
        Start  55: t_udp_client_recv
 48/159 Test  #55: t_udp_client_recv ................   Passed    0.26 sec
        Start  56: t_udp_server_recv
 49/159 Test  #56: t_udp_server_recv ................   Passed    0.25 sec
        Start  57: t_udp_client_dupl
 50/159 Test  #57: t_udp_client_dupl ................   Passed    0.25 sec
        Start  58: t_udp_server_dupl
 51/159 Test  #58: t_udp_server_dupl ................   Passed    0.26 sec
        Start  59: t_ucS_1M_32k
 52/159 Test  #59: t_ucS_1M_32k .....................   Passed    0.44 sec
        Start  60: t_ucS_128K_8K
 53/159 Test  #60: t_ucS_128K_8K ....................   Passed    0.29 sec
        Start  61: t_ucS_16_1
 54/159 Test  #61: t_ucS_16_1 .......................   Passed    0.26 sec
        Start  62: t_ucS_32K_d
 55/159 Test  #62: t_ucS_32K_d ......................   Passed    0.26 sec
        Start  63: t_ucR_1M_32k
 56/159 Test  #63: t_ucR_1M_32k .....................   Passed    0.44 sec
        Start  64: t_ucR_128K_8K
 57/159 Test  #64: t_ucR_128K_8K ....................   Passed    0.28 sec
        Start  65: t_ucR_16_1
 58/159 Test  #65: t_ucR_16_1 .......................   Passed    0.27 sec
        Start  66: t_ucR_32K_d
 59/159 Test  #66: t_ucR_32K_d ......................   Passed    0.26 sec
        Start  67: t_ucD_1M_32k
 60/159 Test  #67: t_ucD_1M_32k .....................   Passed    0.66 sec
        Start  68: t_ucD_128K_8K
 61/159 Test  #68: t_ucD_128K_8K ....................   Passed    0.36 sec
        Start  69: t_ucD_16_1
 62/159 Test  #69: t_ucD_16_1 .......................   Passed    0.28 sec
        Start  70: t_ucD_32K_d
 63/159 Test  #70: t_ucD_32K_d ......................   Passed    0.28 sec
        Start  71: t_usS_1M_32k
 64/159 Test  #71: t_usS_1M_32k .....................   Passed    0.46 sec
        Start  72: t_usS_128K_8K
 65/159 Test  #72: t_usS_128K_8K ....................   Passed    0.27 sec
        Start  73: t_usS_16_1
 66/159 Test  #73: t_usS_16_1 .......................   Passed    0.26 sec
        Start  74: t_usS_32K_d
 67/159 Test  #74: t_usS_32K_d ......................   Passed    0.26 sec
        Start  75: t_usR_1M_32k
 68/159 Test  #75: t_usR_1M_32k .....................   Passed    0.47 sec
        Start  76: t_usR_128K_8K
 69/159 Test  #76: t_usR_128K_8K ....................   Passed    0.28 sec
        Start  77: t_usR_16_1
 70/159 Test  #77: t_usR_16_1 .......................   Passed    0.25 sec
        Start  78: t_usR_32K_d
 71/159 Test  #78: t_usR_32K_d ......................   Passed    0.27 sec
        Start  79: t_usD_1M_32k
 72/159 Test  #79: t_usD_1M_32k .....................   Passed    0.62 sec
        Start  80: t_usD_128K_8K
 73/159 Test  #80: t_usD_128K_8K ....................   Passed    0.33 sec
        Start  81: t_usD_16_1
 74/159 Test  #81: t_usD_16_1 .......................   Passed    0.29 sec
        Start  82: t_usD_32K_d
 75/159 Test  #82: t_usD_32K_d ......................   Passed    0.28 sec
        Start  83: t_ucS_128K_8K_l
 76/159 Test  #83: t_ucS_128K_8K_l ..................   Passed    0.32 sec
        Start  84: t_ucS_128K_8K_L
 77/159 Test  #84: t_ucS_128K_8K_L ..................   Passed    0.44 sec
        Start  85: t_ucS_128K_8K_lL
 78/159 Test  #85: t_ucS_128K_8K_lL .................   Passed    0.55 sec
        Start  86: t_ucR_128K_8K_l
 79/159 Test  #86: t_ucR_128K_8K_l ..................   Passed    0.54 sec
        Start  87: t_ucR_128K_8K_L
 80/159 Test  #87: t_ucR_128K_8K_L ..................   Passed    0.30 sec
        Start  88: t_ucR_128K_8K_lL
 81/159 Test  #88: t_ucR_128K_8K_lL .................   Passed    0.77 sec
        Start  89: t_ucD_128K_8K_l
 82/159 Test  #89: t_ucD_128K_8K_l ..................   Passed    0.52 sec
        Start  90: t_ucD_128K_8K_L
 83/159 Test  #90: t_ucD_128K_8K_L ..................   Passed    0.45 sec
        Start  91: t_ucD_128K_8K_lL
 84/159 Test  #91: t_ucD_128K_8K_lL .................   Passed    0.61 sec
        Start  92: t_usS_128K_8K_l
 85/159 Test  #92: t_usS_128K_8K_l ..................   Passed    0.30 sec
        Start  93: t_usS_128K_8K_L
 86/159 Test  #93: t_usS_128K_8K_L ..................   Passed    0.51 sec
        Start  94: t_usS_128K_8K_lL
 87/159 Test  #94: t_usS_128K_8K_lL .................   Passed    0.48 sec
        Start  95: t_usR_128K_8K_l
 88/159 Test  #95: t_usR_128K_8K_l ..................   Passed    0.44 sec
        Start  96: t_usR_128K_8K_L
 89/159 Test  #96: t_usR_128K_8K_L ..................   Passed    0.31 sec
        Start  97: t_usR_128K_8K_lL
 90/159 Test  #97: t_usR_128K_8K_lL .................   Passed    0.90 sec
        Start  98: t_usD_128K_8K_l
 91/159 Test  #98: t_usD_128K_8K_l ..................   Passed    0.50 sec
        Start  99: t_usD_128K_8K_L
 92/159 Test  #99: t_usD_128K_8K_L ..................   Passed    0.54 sec
        Start 100: t_usD_128K_8K_lL
 93/159 Test #100: t_usD_128K_8K_lL .................   Passed    0.65 sec
        Start 101: t_ipv4_client_send
 94/159 Test #101: t_ipv4_client_send ...............   Passed    0.26 sec
        Start 102: t_ipv4_server_send
 95/159 Test #102: t_ipv4_server_send ...............   Passed    0.26 sec
        Start 103: t_ipv4_client_recv
 96/159 Test #103: t_ipv4_client_recv ...............   Passed    0.29 sec
        Start 104: t_ipv4_server_recv
 97/159 Test #104: t_ipv4_server_recv ...............   Passed    0.26 sec
        Start 105: t_ipv4_client_dupl
 98/159 Test #105: t_ipv4_client_dupl ...............   Passed    0.26 sec
        Start 106: t_ipv4_server_dupl
 99/159 Test #106: t_ipv4_server_dupl ...............   Passed    0.26 sec
        Start 107: t_icS_1M_32k
100/159 Test #107: t_icS_1M_32k .....................   Passed    0.71 sec
        Start 108: t_icS_128K_8K
101/159 Test #108: t_icS_128K_8K ....................   Passed    0.35 sec
        Start 109: t_icS_16_1
102/159 Test #109: t_icS_16_1 .......................   Passed    0.27 sec
        Start 110: t_icS_32K_d
103/159 Test #110: t_icS_32K_d ......................   Passed    0.29 sec
        Start 111: t_icR_1M_32k
104/159 Test #111: t_icR_1M_32k .....................   Passed    0.70 sec
        Start 112: t_icR_128K_8K
105/159 Test #112: t_icR_128K_8K ....................   Passed    0.34 sec
        Start 113: t_icR_16_1
106/159 Test #113: t_icR_16_1 .......................   Passed    0.27 sec
        Start 114: t_icR_32K_d
107/159 Test #114: t_icR_32K_d ......................   Passed    0.26 sec
        Start 115: t_icD_1M_32k
108/159 Test #115: t_icD_1M_32k .....................   Passed    1.19 sec
        Start 116: t_icD_128K_8K
109/159 Test #116: t_icD_128K_8K ....................   Passed    0.47 sec
        Start 117: t_icD_16_1
110/159 Test #117: t_icD_16_1 .......................   Passed    0.29 sec
        Start 118: t_icD_32K_d
111/159 Test #118: t_icD_32K_d ......................   Passed    0.29 sec
        Start 119: t_isS_1M_32k
112/159 Test #119: t_isS_1M_32k .....................   Passed    0.73 sec
        Start 120: t_isS_128K_8K
113/159 Test #120: t_isS_128K_8K ....................   Passed    0.34 sec
        Start 121: t_isS_16_1
114/159 Test #121: t_isS_16_1 .......................   Passed    0.27 sec
        Start 122: t_isS_32K_d
115/159 Test #122: t_isS_32K_d ......................   Passed    0.28 sec
        Start 123: t_isR_1M_32k
116/159 Test #123: t_isR_1M_32k .....................   Passed    0.69 sec
        Start 124: t_isR_128K_8K
117/159 Test #124: t_isR_128K_8K ....................   Passed    0.37 sec
        Start 125: t_isR_16_1
118/159 Test #125: t_isR_16_1 .......................   Passed    0.27 sec
        Start 126: t_isR_32K_d
119/159 Test #126: t_isR_32K_d ......................   Passed    0.28 sec
        Start 127: t_isD_1M_32k
120/159 Test #127: t_isD_1M_32k .....................   Passed    1.12 sec
        Start 128: t_isD_128K_8K
121/159 Test #128: t_isD_128K_8K ....................   Passed    0.48 sec
        Start 129: t_isD_16_1
122/159 Test #129: t_isD_16_1 .......................   Passed    0.29 sec
        Start 130: t_isD_32K_d
123/159 Test #130: t_isD_32K_d ......................   Passed    0.29 sec
        Start 131: t_icS_128K_8K_l
124/159 Test #131: t_icS_128K_8K_l ..................   Passed    0.35 sec
        Start 132: t_icS_128K_8K_L
125/159 Test #132: t_icS_128K_8K_L ..................   Passed    0.49 sec
        Start 133: t_icS_128K_8K_lL
126/159 Test #133: t_icS_128K_8K_lL .................   Passed    0.48 sec
        Start 134: t_icR_128K_8K_l
127/159 Test #134: t_icR_128K_8K_l ..................   Passed    0.52 sec
        Start 135: t_icR_128K_8K_L
128/159 Test #135: t_icR_128K_8K_L ..................   Passed    0.33 sec
        Start 136: t_icR_128K_8K_lL
129/159 Test #136: t_icR_128K_8K_lL .................   Passed    0.77 sec
        Start 137: t_icD_128K_8K_l
130/159 Test #137: t_icD_128K_8K_l ..................   Passed    0.52 sec
        Start 138: t_icD_128K_8K_L
131/159 Test #138: t_icD_128K_8K_L ..................   Passed    0.57 sec
        Start 139: t_icD_128K_8K_lL
132/159 Test #139: t_icD_128K_8K_lL .................   Passed    0.76 sec
        Start 140: t_isS_128K_8K_l
133/159 Test #140: t_isS_128K_8K_l ..................   Passed    0.34 sec
        Start 141: t_isS_128K_8K_L
134/159 Test #141: t_isS_128K_8K_L ..................   Passed    0.52 sec
        Start 142: t_isS_128K_8K_lL
135/159 Test #142: t_isS_128K_8K_lL .................   Passed    0.49 sec
        Start 143: t_isR_128K_8K_l
136/159 Test #143: t_isR_128K_8K_l ..................   Passed    0.57 sec
        Start 144: t_isR_128K_8K_L
137/159 Test #144: t_isR_128K_8K_L ..................   Passed    0.32 sec
        Start 145: t_isR_128K_8K_lL
138/159 Test #145: t_isR_128K_8K_lL .................   Passed    0.62 sec
        Start 146: t_isD_128K_8K_l
139/159 Test #146: t_isD_128K_8K_l ..................   Passed    0.55 sec
        Start 147: t_isD_128K_8K_L
140/159 Test #147: t_isD_128K_8K_L ..................   Passed    0.58 sec
        Start 148: t_isD_128K_8K_lL
141/159 Test #148: t_isD_128K_8K_lL .................   Passed    0.55 sec
        Start 149: t_icnS_128K_8K_l
142/159 Test #149: t_icnS_128K_8K_l .................   Passed    0.18 sec
        Start 150: t_icnS_128K_8K_L
143/159 Test #150: t_icnS_128K_8K_L .................   Passed    0.40 sec
        Start 151: t_icnS_128K_8K_lL
144/159 Test #151: t_icnS_128K_8K_lL ................   Passed    0.27 sec
        Start 152: t_icnR_128K_8K_l
145/159 Test #152: t_icnR_128K_8K_l .................   Passed    0.92 sec
        Start 153: t_icnR_128K_8K_L
146/159 Test #153: t_icnR_128K_8K_L .................   Passed    0.35 sec
        Start 154: t_icnR_128K_8K_lL
147/159 Test #154: t_icnR_128K_8K_lL ................   Passed    1.02 sec
        Start 155: t_icnD_128K_8K_l
148/159 Test #155: t_icnD_128K_8K_l .................   Passed    0.74 sec
        Start 156: t_icnD_128K_8K_L
149/159 Test #156: t_icnD_128K_8K_L .................   Passed    0.38 sec
        Start 157: t_icnD_128K_8K_lL
150/159 Test #157: t_icnD_128K_8K_lL ................   Passed    0.52 sec
        Start 158: t_isnS_128K_8K_l
151/159 Test #158: t_isnS_128K_8K_l .................   Passed    0.17 sec
        Start 159: t_isnS_128K_8K_L
152/159 Test #159: t_isnS_128K_8K_L .................   Passed    0.30 sec
        Start 160: t_isnS_128K_8K_lL
153/159 Test #160: t_isnS_128K_8K_lL ................   Passed    0.49 sec
        Start 161: t_isnR_128K_8K_l
154/159 Test #161: t_isnR_128K_8K_l .................   Passed    0.63 sec
        Start 162: t_isnR_128K_8K_L
155/159 Test #162: t_isnR_128K_8K_L .................   Passed    0.31 sec
        Start 163: t_isnR_128K_8K_lL
156/159 Test #163: t_isnR_128K_8K_lL ................   Passed    0.64 sec
        Start 164: t_isnD_128K_8K_l
157/159 Test #164: t_isnD_128K_8K_l .................   Passed    0.35 sec
        Start 165: t_isnD_128K_8K_L
158/159 Test #165: t_isnD_128K_8K_L .................   Passed    0.34 sec
        Start 166: t_isnD_128K_8K_lL
159/159 Test #166: t_isnD_128K_8K_lL ................   Passed    0.53 sec

100% tests passed, 0 tests failed out of 159

Total Test time (real) =  62.83 sec
[100%] Built target check_lab4
