Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Jun 15 20:43:05 2018
| Host         : LAPTOP-ARTRU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pong_control_sets_placed.rpt
| Design       : pong
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      3 |            1 |
|      4 |            1 |
|     11 |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              17 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+--------------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal      |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+--------------------------+--------------------------+------------------+----------------+
|  clock/eqOp    |                          |                          |                1 |              1 |
|  clock/CLK     |                          | vga/VS0                  |                1 |              1 |
|  clock/CLK     |                          | vga/HS0                  |                1 |              1 |
|  clk_IBUF_BUFG |                          | clock/clk_int[2]_i_2_n_0 |                1 |              3 |
|  clock/CLK     |                          | vga/set_red0             |                1 |              4 |
|  clock/CLK     |                          | vga/hcounter[10]_i_1_n_0 |                3 |             11 |
|  clock/CLK     | vga/vcounter[10]_i_2_n_0 | vga/vcounter[10]_i_1_n_0 |                4 |             11 |
+----------------+--------------------------+--------------------------+------------------+----------------+


