// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _minver_hwa_HH_
#define _minver_hwa_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "aesl_mux_load_4_4_x_s.h"
#include "minver_hwa_fsub_3bkb.h"
#include "minver_hwa_fmul_3cud.h"
#include "minver_hwa_fdiv_3dEe.h"
#include "minver_hwa_fpext_eOg.h"
#include "minver_hwa_fcmp_3fYi.h"
#include "minver_hwa_dcmp_6g8j.h"
#include "minver_hwa_work.h"

namespace ap_rtl {

struct minver_hwa : public sc_module {
    // Port declarations 35
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > a_2_Addr_A;
    sc_out< sc_logic > a_2_EN_A;
    sc_out< sc_lv<4> > a_2_WEN_A;
    sc_out< sc_lv<32> > a_2_Din_A;
    sc_in< sc_lv<32> > a_2_Dout_A;
    sc_out< sc_logic > a_2_Clk_A;
    sc_out< sc_logic > a_2_Rst_A;
    sc_out< sc_lv<32> > a_3_Addr_A;
    sc_out< sc_logic > a_3_EN_A;
    sc_out< sc_lv<4> > a_3_WEN_A;
    sc_out< sc_lv<32> > a_3_Din_A;
    sc_in< sc_lv<32> > a_3_Dout_A;
    sc_out< sc_logic > a_3_Clk_A;
    sc_out< sc_logic > a_3_Rst_A;
    sc_out< sc_lv<32> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<64> > ap_var_for_const3;
    sc_signal< sc_lv<5> > ap_var_for_const2;
    sc_signal< sc_lv<5> > ap_var_for_const4;


    // Module declarations
    minver_hwa(sc_module_name name);
    SC_HAS_PROCESS(minver_hwa);

    ~minver_hwa();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    minver_hwa_work* work_U;
    aesl_mux_load_4_4_x_s* grp_aesl_mux_load_4_4_x_s_fu_539;
    minver_hwa_fsub_3bkb<1,5,32,32,32>* minver_hwa_fsub_3bkb_U4;
    minver_hwa_fmul_3cud<1,4,32,32,32>* minver_hwa_fmul_3cud_U5;
    minver_hwa_fdiv_3dEe<1,16,32,32,32>* minver_hwa_fdiv_3dEe_U6;
    minver_hwa_fpext_eOg<1,1,32,64>* minver_hwa_fpext_eOg_U7;
    minver_hwa_fcmp_3fYi<1,1,32,32,1>* minver_hwa_fcmp_3fYi_U8;
    minver_hwa_fcmp_3fYi<1,1,32,32,1>* minver_hwa_fcmp_3fYi_U9;
    minver_hwa_dcmp_6g8j<1,1,64,64,1>* minver_hwa_dcmp_6g8j_U10;
    sc_signal< sc_lv<97> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > wmax_reg_448;
    sc_signal< sc_lv<32> > r_1_reg_460;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_r_1_reg_460;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_r_1_reg_460;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_r_1_reg_460;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_r_1_reg_460;
    sc_signal< sc_lv<5> > j_reg_470;
    sc_signal< sc_lv<5> > i_2_reg_481;
    sc_signal< sc_lv<5> > j_2_reg_528;
    sc_signal< sc_lv<32> > grp_aesl_mux_load_4_4_x_s_fu_539_ap_return;
    sc_signal< sc_lv<32> > reg_603;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > exitcond6_reg_1427;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond6_reg_1427;
    sc_signal< sc_lv<1> > ap_CS_fsm_state11;
    sc_signal< sc_lv<5> > work_q0;
    sc_signal< sc_lv<5> > reg_609;
    sc_signal< sc_lv<1> > ap_CS_fsm_state15;
    sc_signal< sc_lv<5> > work_q1;
    sc_signal< sc_lv<1> > ap_CS_fsm_state95;
    sc_signal< sc_lv<3> > grp_fu_593_p4;
    sc_signal< sc_lv<3> > reg_616;
    sc_signal< sc_lv<1> > ap_CS_fsm_state16;
    sc_signal< sc_lv<1> > ap_CS_fsm_state24;
    sc_signal< sc_lv<32> > reg_620;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp1_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<1> > exitcond5_reg_1521;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<1> > exitcond4_reg_1577;
    sc_signal< sc_lv<1> > ap_CS_fsm_state46;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp3_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<1> > exitcond_reg_1833;
    sc_signal< sc_lv<32> > reg_631;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp1_stage4;
    sc_signal< sc_lv<1> > ap_CS_fsm_state50;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp3_stage4;
    sc_signal< sc_lv<5> > i_1_fu_646_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_2_fu_662_p3;
    sc_signal< sc_lv<1> > tmp_2_reg_1400;
    sc_signal< sc_lv<1> > ap_CS_fsm_state3;
    sc_signal< sc_lv<5> > k_fu_670_p2;
    sc_signal< sc_lv<5> > k_reg_1404;
    sc_signal< sc_lv<32> > i_5_cast_fu_676_p1;
    sc_signal< sc_lv<32> > i_5_cast_reg_1409;
    sc_signal< sc_lv<64> > tmp_3_fu_680_p1;
    sc_signal< sc_lv<64> > tmp_3_reg_1415;
    sc_signal< sc_lv<7> > tmp_3_cast_fu_684_p1;
    sc_signal< sc_lv<7> > tmp_3_cast_reg_1420;
    sc_signal< sc_lv<1> > exitcond6_fu_688_p2;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond6_reg_1427;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_exitcond6_reg_1427;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_exitcond6_reg_1427;
    sc_signal< sc_lv<32> > i_6_fu_694_p2;
    sc_signal< sc_lv<32> > i_6_reg_1431;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > w_4_fu_768_p3;
    sc_signal< sc_lv<32> > w_4_reg_1436;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_w_4_reg_1436;
    sc_signal< sc_lv<1> > tmp_46_fu_853_p2;
    sc_signal< sc_lv<1> > tmp_46_reg_1443;
    sc_signal< sc_lv<32> > wmax_1_fu_859_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > r_load_reg_1454;
    sc_signal< sc_lv<1> > ap_CS_fsm_state10;
    sc_signal< sc_lv<30> > arrayNo_cast_reg_1460;
    sc_signal< sc_lv<2> > tmp_9_fu_888_p1;
    sc_signal< sc_lv<2> > tmp_9_reg_1465;
    sc_signal< sc_lv<32> > api_fu_945_p3;
    sc_signal< sc_lv<32> > api_reg_1471;
    sc_signal< sc_lv<1> > ap_CS_fsm_state12;
    sc_signal< sc_lv<64> > tmp_5_fu_572_p1;
    sc_signal< sc_lv<64> > tmp_5_reg_1476;
    sc_signal< sc_lv<1> > ap_CS_fsm_state13;
    sc_signal< sc_lv<7> > tmp_29_cast_fu_964_p1;
    sc_signal< sc_lv<7> > tmp_29_cast_reg_1482;
    sc_signal< sc_lv<1> > ap_CS_fsm_state14;
    sc_signal< sc_lv<1> > tmp_1_fu_1009_p2;
    sc_signal< sc_lv<1> > tmp_31_fu_1003_p2;
    sc_signal< sc_lv<9> > work_addr_3_reg_1494;
    sc_signal< sc_lv<9> > work_addr_4_reg_1500;
    sc_signal< sc_lv<2> > tmp_54_fu_1013_p1;
    sc_signal< sc_lv<2> > tmp_54_reg_1506;
    sc_signal< sc_lv<7> > tmp_52_cast_fu_1025_p1;
    sc_signal< sc_lv<7> > tmp_52_cast_reg_1511;
    sc_signal< sc_lv<30> > arrayNo2_cast_cast_fu_1029_p1;
    sc_signal< sc_lv<30> > arrayNo2_cast_cast_reg_1516;
    sc_signal< sc_lv<1> > exitcond5_fu_1033_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_lv<5> > j_3_fu_1039_p2;
    sc_signal< sc_lv<5> > j_3_reg_1525;
    sc_signal< sc_lv<7> > tmp_10_cast_fu_1045_p1;
    sc_signal< sc_lv<7> > tmp_10_cast_reg_1530;
    sc_signal< sc_lv<7> > tmp_61_fu_1061_p2;
    sc_signal< sc_lv<7> > tmp_61_reg_1537;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp1_stage5;
    sc_signal< sc_lv<2> > tmp_63_fu_1072_p1;
    sc_signal< sc_lv<2> > tmp_63_reg_1542;
    sc_signal< sc_lv<7> > tmp_71_cast_fu_1084_p1;
    sc_signal< sc_lv<7> > tmp_71_cast_reg_1547;
    sc_signal< sc_lv<6> > a_0_addr_5_reg_1552;
    sc_signal< sc_lv<6> > a_1_addr_5_reg_1557;
    sc_signal< sc_lv<6> > a_2_addr_5_reg_1562;
    sc_signal< sc_lv<6> > a_3_addr_5_reg_1567;
    sc_signal< sc_lv<30> > arrayNo3_cast_cast1_fu_1101_p1;
    sc_signal< sc_lv<30> > arrayNo3_cast_cast1_reg_1572;
    sc_signal< sc_lv<1> > exitcond4_fu_1105_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_lv<5> > i_8_fu_1111_p2;
    sc_signal< sc_lv<5> > i_8_reg_1581;
    sc_signal< sc_lv<7> > tmp_11_cast_fu_1117_p1;
    sc_signal< sc_lv<7> > tmp_11_cast_reg_1586;
    sc_signal< sc_lv<7> > tmp_66_fu_1121_p2;
    sc_signal< sc_lv<7> > tmp_66_reg_1592;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage1;
    sc_signal< sc_lv<5> > i_9_fu_1138_p2;
    sc_signal< sc_lv<5> > i_9_reg_1600;
    sc_signal< sc_lv<1> > ap_CS_fsm_state44;
    sc_signal< sc_lv<1> > tmp_14_fu_1144_p2;
    sc_signal< sc_lv<1> > tmp_14_reg_1605;
    sc_signal< sc_lv<1> > exitcond3_fu_1132_p2;
    sc_signal< sc_lv<3> > arrayNo5_fu_1150_p4;
    sc_signal< sc_lv<3> > arrayNo5_reg_1609;
    sc_signal< sc_lv<1> > ap_CS_fsm_state45;
    sc_signal< sc_lv<2> > tmp_68_fu_1160_p1;
    sc_signal< sc_lv<2> > tmp_68_reg_1613;
    sc_signal< sc_lv<30> > arrayNo5_cast_cast1_fu_1165_p1;
    sc_signal< sc_lv<30> > arrayNo5_cast_cast1_reg_1619;
    sc_signal< sc_lv<7> > tmp_77_cast_fu_1177_p1;
    sc_signal< sc_lv<7> > tmp_77_cast_reg_1624;
    sc_signal< sc_lv<1> > ap_CS_fsm_state47;
    sc_signal< sc_lv<6> > a_0_addr_6_reg_1629;
    sc_signal< sc_lv<6> > a_1_addr_6_reg_1634;
    sc_signal< sc_lv<6> > a_2_addr_6_reg_1639;
    sc_signal< sc_lv<6> > a_3_addr_6_reg_1644;
    sc_signal< sc_lv<32> > w_2_to_int_fu_1194_p1;
    sc_signal< sc_lv<32> > w_2_to_int_reg_1649;
    sc_signal< sc_lv<1> > tmp_59_fu_1230_p2;
    sc_signal< sc_lv<1> > tmp_59_reg_1654;
    sc_signal< sc_lv<5> > j_5_fu_1242_p2;
    sc_signal< sc_lv<5> > j_5_reg_1661;
    sc_signal< sc_lv<1> > ap_CS_fsm_state48;
    sc_signal< sc_lv<1> > tmp_19_fu_1248_p2;
    sc_signal< sc_lv<1> > tmp_19_reg_1666;
    sc_signal< sc_lv<1> > exitcond2_fu_1236_p2;
    sc_signal< sc_lv<32> > tmp_17_fu_1259_p1;
    sc_signal< sc_lv<7> > tmp_20_cast_fu_1264_p1;
    sc_signal< sc_lv<7> > tmp_20_cast_reg_1675;
    sc_signal< sc_lv<1> > ap_CS_fsm_state49;
    sc_signal< sc_lv<7> > tmp_72_fu_1269_p2;
    sc_signal< sc_lv<7> > tmp_72_reg_1681;
    sc_signal< sc_lv<1> > ap_CS_fsm_state51;
    sc_signal< sc_lv<32> > tmp_74_reg_1686;
    sc_signal< sc_lv<1> > ap_CS_fsm_state52;
    sc_signal< sc_lv<32> > grp_fu_558_p2;
    sc_signal< sc_lv<32> > tmp_21_reg_1691;
    sc_signal< sc_lv<1> > ap_CS_fsm_state54;
    sc_signal< sc_lv<6> > a_0_addr_7_reg_1696;
    sc_signal< sc_lv<1> > ap_CS_fsm_state59;
    sc_signal< sc_lv<6> > a_1_addr_7_reg_1701;
    sc_signal< sc_lv<6> > a_2_addr_7_reg_1706;
    sc_signal< sc_lv<6> > a_3_addr_7_reg_1711;
    sc_signal< sc_lv<32> > grp_fu_554_p2;
    sc_signal< sc_lv<32> > tmp_22_reg_1716;
    sc_signal< sc_lv<32> > grp_fu_562_p2;
    sc_signal< sc_lv<32> > tmp_18_reg_1724;
    sc_signal< sc_lv<1> > ap_CS_fsm_state75;
    sc_signal< sc_lv<32> > tmp_13_reg_1732;
    sc_signal< sc_lv<1> > ap_CS_fsm_state91;
    sc_signal< sc_lv<5> > i_7_fu_1286_p2;
    sc_signal< sc_lv<5> > i_7_reg_1743;
    sc_signal< sc_lv<1> > ap_CS_fsm_state93;
    sc_signal< sc_lv<7> > tmp_cast_fu_1297_p1;
    sc_signal< sc_lv<7> > tmp_cast_reg_1748;
    sc_signal< sc_lv<1> > exitcond1_fu_1280_p2;
    sc_signal< sc_lv<9> > work_addr_1_reg_1754;
    sc_signal< sc_lv<9> > work_addr_2_reg_1763;
    sc_signal< sc_lv<1> > tmp_8_fu_1301_p2;
    sc_signal< sc_lv<5> > work_load_1_reg_1769;
    sc_signal< sc_lv<1> > ap_CS_fsm_state96;
    sc_signal< sc_lv<7> > tmp_7_cast14_cast_fu_1312_p1;
    sc_signal< sc_lv<7> > tmp_7_cast14_cast_reg_1774;
    sc_signal< sc_lv<1> > ap_CS_fsm_state97;
    sc_signal< sc_lv<3> > tmp_47_fu_1316_p4;
    sc_signal< sc_lv<3> > tmp_47_reg_1779;
    sc_signal< sc_lv<30> > tmp_48_fu_1326_p1;
    sc_signal< sc_lv<30> > tmp_48_reg_1783;
    sc_signal< sc_lv<2> > tmp_49_fu_1330_p1;
    sc_signal< sc_lv<2> > tmp_49_reg_1788;
    sc_signal< sc_lv<6> > a_0_addr_reg_1793;
    sc_signal< sc_lv<6> > a_0_addr_1_reg_1798;
    sc_signal< sc_lv<6> > a_1_addr_reg_1803;
    sc_signal< sc_lv<6> > a_1_addr_1_reg_1808;
    sc_signal< sc_lv<6> > a_2_addr_reg_1813;
    sc_signal< sc_lv<6> > a_2_addr_1_reg_1818;
    sc_signal< sc_lv<6> > a_3_addr_reg_1823;
    sc_signal< sc_lv<6> > a_3_addr_1_reg_1828;
    sc_signal< sc_lv<1> > exitcond_fu_1373_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_lv<5> > j_4_fu_1379_p2;
    sc_signal< sc_lv<5> > j_4_reg_1837;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp2_stage16;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp3_stage5;
    sc_signal< sc_lv<9> > work_address0;
    sc_signal< sc_logic > work_ce0;
    sc_signal< sc_logic > work_we0;
    sc_signal< sc_lv<5> > work_d0;
    sc_signal< sc_lv<9> > work_address1;
    sc_signal< sc_logic > work_ce1;
    sc_signal< sc_logic > work_we1;
    sc_signal< sc_lv<5> > work_d1;
    sc_signal< sc_logic > grp_aesl_mux_load_4_4_x_s_fu_539_ap_start;
    sc_signal< sc_logic > grp_aesl_mux_load_4_4_x_s_fu_539_ap_done;
    sc_signal< sc_logic > grp_aesl_mux_load_4_4_x_s_fu_539_ap_idle;
    sc_signal< sc_logic > grp_aesl_mux_load_4_4_x_s_fu_539_ap_ready;
    sc_signal< sc_lv<32> > grp_aesl_mux_load_4_4_x_s_fu_539_empty_9_Addr_A;
    sc_signal< sc_logic > grp_aesl_mux_load_4_4_x_s_fu_539_empty_9_EN_A;
    sc_signal< sc_lv<4> > grp_aesl_mux_load_4_4_x_s_fu_539_empty_9_WEN_A;
    sc_signal< sc_lv<32> > grp_aesl_mux_load_4_4_x_s_fu_539_empty_9_Din_A;
    sc_signal< sc_lv<32> > grp_aesl_mux_load_4_4_x_s_fu_539_empty_10_Addr_A;
    sc_signal< sc_logic > grp_aesl_mux_load_4_4_x_s_fu_539_empty_10_EN_A;
    sc_signal< sc_lv<4> > grp_aesl_mux_load_4_4_x_s_fu_539_empty_10_WEN_A;
    sc_signal< sc_lv<32> > grp_aesl_mux_load_4_4_x_s_fu_539_empty_10_Din_A;
    sc_signal< sc_lv<32> > grp_aesl_mux_load_4_4_x_s_fu_539_empty_11_Addr_A;
    sc_signal< sc_logic > grp_aesl_mux_load_4_4_x_s_fu_539_empty_11_EN_A;
    sc_signal< sc_lv<4> > grp_aesl_mux_load_4_4_x_s_fu_539_empty_11_WEN_A;
    sc_signal< sc_lv<32> > grp_aesl_mux_load_4_4_x_s_fu_539_empty_11_Din_A;
    sc_signal< sc_lv<32> > grp_aesl_mux_load_4_4_x_s_fu_539_empty_12_Addr_A;
    sc_signal< sc_logic > grp_aesl_mux_load_4_4_x_s_fu_539_empty_12_EN_A;
    sc_signal< sc_lv<4> > grp_aesl_mux_load_4_4_x_s_fu_539_empty_12_WEN_A;
    sc_signal< sc_lv<32> > grp_aesl_mux_load_4_4_x_s_fu_539_empty_12_Din_A;
    sc_signal< sc_lv<30> > grp_aesl_mux_load_4_4_x_s_fu_539_empty_13;
    sc_signal< sc_lv<2> > grp_aesl_mux_load_4_4_x_s_fu_539_empty_14;
    sc_signal< sc_lv<7> > grp_aesl_mux_load_4_4_x_s_fu_539_empty;
    sc_signal< sc_lv<5> > i_reg_424;
    sc_signal< sc_lv<1> > exitcond7_fu_640_p2;
    sc_signal< sc_lv<5> > i_5_reg_436;
    sc_signal< sc_lv<1> > ap_CS_fsm_state92;
    sc_signal< sc_lv<32> > wmax_phi_fu_452_p4;
    sc_signal< sc_lv<32> > r_1_phi_fu_463_p4;
    sc_signal< sc_lv<5> > j_phi_fu_474_p4;
    sc_signal< sc_lv<5> > i_2_phi_fu_485_p4;
    sc_signal< sc_lv<5> > i_3_reg_492;
    sc_signal< sc_lv<1> > ap_CS_fsm_state76;
    sc_signal< sc_lv<1> > ap_CS_fsm_state43;
    sc_signal< sc_lv<5> > j_1_reg_504;
    sc_signal< sc_lv<1> > ap_CS_fsm_state60;
    sc_signal< sc_lv<5> > i_4_reg_516;
    sc_signal< sc_lv<5> > j_2_phi_fu_532_p4;
    sc_signal< sc_logic > ap_reg_grp_aesl_mux_load_4_4_x_s_fu_539_ap_start;
    sc_signal< sc_lv<97> > ap_NS_fsm;
    sc_signal< sc_lv<1> > ap_NS_fsm_state10;
    sc_signal< sc_lv<1> > ap_NS_fsm_state45;
    sc_signal< sc_lv<1> > ap_NS_fsm_state49;
    sc_signal< sc_lv<1> > ap_NS_fsm_state51;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp1_stage1;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp1_stage3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp3_stage1;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp3_stage3;
    sc_signal< sc_lv<2> > tmp_32_fu_700_p1;
    sc_signal< sc_lv<64> > tmp_fu_652_p1;
    sc_signal< sc_lv<64> > tmp_4_fu_953_p1;
    sc_signal< sc_lv<64> > tmp_65_cast_fu_1053_p1;
    sc_signal< sc_lv<64> > tmp_66_cast_fu_1065_p1;
    sc_signal< sc_lv<64> > tmp_72_cast_fu_1093_p1;
    sc_signal< sc_lv<64> > tmp_73_cast_fu_1125_p1;
    sc_signal< sc_lv<64> > tmp_78_cast_fu_1186_p1;
    sc_signal< sc_lv<64> > tmp_79_cast_fu_1273_p1;
    sc_signal< sc_lv<64> > tmp_s_fu_1292_p1;
    sc_signal< sc_lv<64> > tmp_7_fu_1307_p1;
    sc_signal< sc_lv<64> > tmp_63_cast_fu_1351_p1;
    sc_signal< sc_lv<64> > tmp_64_cast_fu_1365_p1;
    sc_signal< sc_lv<32> > r_fu_126;
    sc_signal< sc_lv<32> > r_2_fu_865_p3;
    sc_signal< sc_lv<1> > ap_CS_fsm_state94;
    sc_signal< sc_lv<32> > a_2_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_3_Addr_A_orig;
    sc_signal< sc_lv<1> > ap_CS_fsm_state55;
    sc_signal< sc_lv<32> > grp_fu_562_p0;
    sc_signal< sc_lv<32> > grp_fu_575_p0;
    sc_signal< sc_lv<32> > n_assign_1_to_int_fu_716_p1;
    sc_signal< sc_lv<8> > tmp_33_fu_720_p4;
    sc_signal< sc_lv<23> > tmp_34_fu_730_p1;
    sc_signal< sc_lv<1> > notrhs_fu_740_p2;
    sc_signal< sc_lv<1> > notlhs_fu_734_p2;
    sc_signal< sc_lv<1> > tmp_35_fu_746_p2;
    sc_signal< sc_lv<1> > grp_fu_575_p2;
    sc_signal< sc_lv<32> > f_neg_i_fu_758_p2;
    sc_signal< sc_lv<1> > tmp_37_fu_752_p2;
    sc_signal< sc_lv<32> > f_1_fu_764_p1;
    sc_signal< sc_lv<32> > w_4_to_int_fu_776_p1;
    sc_signal< sc_lv<32> > wmax_to_int_fu_793_p1;
    sc_signal< sc_lv<8> > tmp_38_fu_779_p4;
    sc_signal< sc_lv<23> > tmp_39_fu_789_p1;
    sc_signal< sc_lv<1> > notrhs3_fu_817_p2;
    sc_signal< sc_lv<1> > notlhs3_fu_811_p2;
    sc_signal< sc_lv<8> > tmp_40_fu_797_p4;
    sc_signal< sc_lv<23> > tmp_41_fu_807_p1;
    sc_signal< sc_lv<1> > notrhs4_fu_835_p2;
    sc_signal< sc_lv<1> > notlhs4_fu_829_p2;
    sc_signal< sc_lv<1> > tmp_42_fu_823_p2;
    sc_signal< sc_lv<1> > tmp_43_fu_841_p2;
    sc_signal< sc_lv<1> > tmp_44_fu_847_p2;
    sc_signal< sc_lv<1> > tmp_45_fu_580_p2;
    sc_signal< sc_lv<32> > pivot_to_int_fu_893_p1;
    sc_signal< sc_lv<8> > tmp_6_fu_897_p4;
    sc_signal< sc_lv<23> > tmp_11_fu_907_p1;
    sc_signal< sc_lv<1> > notrhs1_fu_917_p2;
    sc_signal< sc_lv<1> > notlhs1_fu_911_p2;
    sc_signal< sc_lv<1> > tmp_15_fu_923_p2;
    sc_signal< sc_lv<32> > f_neg_i1_fu_935_p2;
    sc_signal< sc_lv<1> > tmp_23_fu_929_p2;
    sc_signal< sc_lv<32> > f_fu_941_p1;
    sc_signal< sc_lv<6> > tmp_10_fu_957_p3;
    sc_signal< sc_lv<64> > tmp_5_to_int_fu_968_p1;
    sc_signal< sc_lv<11> > tmp_25_fu_971_p4;
    sc_signal< sc_lv<52> > tmp_27_fu_981_p1;
    sc_signal< sc_lv<1> > notrhs2_fu_991_p2;
    sc_signal< sc_lv<1> > notlhs2_fu_985_p2;
    sc_signal< sc_lv<1> > tmp_29_fu_997_p2;
    sc_signal< sc_lv<1> > tmp_30_fu_585_p2;
    sc_signal< sc_lv<6> > tmp_51_fu_1017_p3;
    sc_signal< sc_lv<7> > tmp_60_fu_1049_p2;
    sc_signal< sc_lv<6> > tmp_64_fu_1076_p3;
    sc_signal< sc_lv<7> > tmp_65_fu_1088_p2;
    sc_signal< sc_lv<6> > tmp_69_fu_1170_p3;
    sc_signal< sc_lv<7> > tmp_70_fu_1181_p2;
    sc_signal< sc_lv<8> > tmp_55_fu_1198_p4;
    sc_signal< sc_lv<23> > tmp_71_fu_1208_p1;
    sc_signal< sc_lv<1> > notrhs5_fu_1218_p2;
    sc_signal< sc_lv<1> > notlhs5_fu_1212_p2;
    sc_signal< sc_lv<1> > tmp_57_fu_1224_p2;
    sc_signal< sc_lv<32> > tmp_18_neg_fu_1254_p2;
    sc_signal< sc_lv<6> > tmp_50_fu_1334_p3;
    sc_signal< sc_lv<7> > tmp_62_cast13_cast_fu_1342_p1;
    sc_signal< sc_lv<7> > tmp_52_fu_1346_p2;
    sc_signal< sc_lv<7> > tmp_53_fu_1359_p2;
    sc_signal< sc_lv<5> > grp_fu_575_opcode;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<97> ap_ST_fsm_state1;
    static const sc_lv<97> ap_ST_fsm_state2;
    static const sc_lv<97> ap_ST_fsm_state3;
    static const sc_lv<97> ap_ST_fsm_pp0_stage0;
    static const sc_lv<97> ap_ST_fsm_state10;
    static const sc_lv<97> ap_ST_fsm_state11;
    static const sc_lv<97> ap_ST_fsm_state12;
    static const sc_lv<97> ap_ST_fsm_state13;
    static const sc_lv<97> ap_ST_fsm_state14;
    static const sc_lv<97> ap_ST_fsm_state15;
    static const sc_lv<97> ap_ST_fsm_state16;
    static const sc_lv<97> ap_ST_fsm_pp1_stage0;
    static const sc_lv<97> ap_ST_fsm_pp1_stage1;
    static const sc_lv<97> ap_ST_fsm_pp1_stage2;
    static const sc_lv<97> ap_ST_fsm_pp1_stage3;
    static const sc_lv<97> ap_ST_fsm_pp1_stage4;
    static const sc_lv<97> ap_ST_fsm_pp1_stage5;
    static const sc_lv<97> ap_ST_fsm_state24;
    static const sc_lv<97> ap_ST_fsm_pp2_stage0;
    static const sc_lv<97> ap_ST_fsm_pp2_stage1;
    static const sc_lv<97> ap_ST_fsm_pp2_stage2;
    static const sc_lv<97> ap_ST_fsm_pp2_stage3;
    static const sc_lv<97> ap_ST_fsm_pp2_stage4;
    static const sc_lv<97> ap_ST_fsm_pp2_stage5;
    static const sc_lv<97> ap_ST_fsm_pp2_stage6;
    static const sc_lv<97> ap_ST_fsm_pp2_stage7;
    static const sc_lv<97> ap_ST_fsm_pp2_stage8;
    static const sc_lv<97> ap_ST_fsm_pp2_stage9;
    static const sc_lv<97> ap_ST_fsm_pp2_stage10;
    static const sc_lv<97> ap_ST_fsm_pp2_stage11;
    static const sc_lv<97> ap_ST_fsm_pp2_stage12;
    static const sc_lv<97> ap_ST_fsm_pp2_stage13;
    static const sc_lv<97> ap_ST_fsm_pp2_stage14;
    static const sc_lv<97> ap_ST_fsm_pp2_stage15;
    static const sc_lv<97> ap_ST_fsm_pp2_stage16;
    static const sc_lv<97> ap_ST_fsm_state43;
    static const sc_lv<97> ap_ST_fsm_state44;
    static const sc_lv<97> ap_ST_fsm_state45;
    static const sc_lv<97> ap_ST_fsm_state46;
    static const sc_lv<97> ap_ST_fsm_state47;
    static const sc_lv<97> ap_ST_fsm_state48;
    static const sc_lv<97> ap_ST_fsm_state49;
    static const sc_lv<97> ap_ST_fsm_state50;
    static const sc_lv<97> ap_ST_fsm_state51;
    static const sc_lv<97> ap_ST_fsm_state52;
    static const sc_lv<97> ap_ST_fsm_state53;
    static const sc_lv<97> ap_ST_fsm_state54;
    static const sc_lv<97> ap_ST_fsm_state55;
    static const sc_lv<97> ap_ST_fsm_state56;
    static const sc_lv<97> ap_ST_fsm_state57;
    static const sc_lv<97> ap_ST_fsm_state58;
    static const sc_lv<97> ap_ST_fsm_state59;
    static const sc_lv<97> ap_ST_fsm_state60;
    static const sc_lv<97> ap_ST_fsm_state61;
    static const sc_lv<97> ap_ST_fsm_state62;
    static const sc_lv<97> ap_ST_fsm_state63;
    static const sc_lv<97> ap_ST_fsm_state64;
    static const sc_lv<97> ap_ST_fsm_state65;
    static const sc_lv<97> ap_ST_fsm_state66;
    static const sc_lv<97> ap_ST_fsm_state67;
    static const sc_lv<97> ap_ST_fsm_state68;
    static const sc_lv<97> ap_ST_fsm_state69;
    static const sc_lv<97> ap_ST_fsm_state70;
    static const sc_lv<97> ap_ST_fsm_state71;
    static const sc_lv<97> ap_ST_fsm_state72;
    static const sc_lv<97> ap_ST_fsm_state73;
    static const sc_lv<97> ap_ST_fsm_state74;
    static const sc_lv<97> ap_ST_fsm_state75;
    static const sc_lv<97> ap_ST_fsm_state76;
    static const sc_lv<97> ap_ST_fsm_state77;
    static const sc_lv<97> ap_ST_fsm_state78;
    static const sc_lv<97> ap_ST_fsm_state79;
    static const sc_lv<97> ap_ST_fsm_state80;
    static const sc_lv<97> ap_ST_fsm_state81;
    static const sc_lv<97> ap_ST_fsm_state82;
    static const sc_lv<97> ap_ST_fsm_state83;
    static const sc_lv<97> ap_ST_fsm_state84;
    static const sc_lv<97> ap_ST_fsm_state85;
    static const sc_lv<97> ap_ST_fsm_state86;
    static const sc_lv<97> ap_ST_fsm_state87;
    static const sc_lv<97> ap_ST_fsm_state88;
    static const sc_lv<97> ap_ST_fsm_state89;
    static const sc_lv<97> ap_ST_fsm_state90;
    static const sc_lv<97> ap_ST_fsm_state91;
    static const sc_lv<97> ap_ST_fsm_state92;
    static const sc_lv<97> ap_ST_fsm_state93;
    static const sc_lv<97> ap_ST_fsm_state94;
    static const sc_lv<97> ap_ST_fsm_state95;
    static const sc_lv<97> ap_ST_fsm_state96;
    static const sc_lv<97> ap_ST_fsm_state97;
    static const sc_lv<97> ap_ST_fsm_pp3_stage0;
    static const sc_lv<97> ap_ST_fsm_pp3_stage1;
    static const sc_lv<97> ap_ST_fsm_pp3_stage2;
    static const sc_lv<97> ap_ST_fsm_pp3_stage3;
    static const sc_lv<97> ap_ST_fsm_pp3_stage4;
    static const sc_lv<97> ap_ST_fsm_pp3_stage5;
    static const sc_lv<97> ap_ST_fsm_state105;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_57;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_5C;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_5E;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_43;
    static const sc_lv<32> ap_const_lv32_53;
    static const sc_lv<32> ap_const_lv32_55;
    static const sc_lv<32> ap_const_lv32_58;
    static const sc_lv<32> ap_const_lv32_59;
    static const sc_lv<32> ap_const_lv32_5A;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_54;
    static const sc_lv<32> ap_const_lv32_44;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_5B;
    static const sc_lv<32> ap_const_lv32_5D;
    static const sc_lv<32> ap_const_lv32_56;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<30> ap_const_lv30_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<30> ap_const_lv30_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<30> ap_const_lv30_0;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_3F800000;
    static const sc_lv<64> ap_const_lv64_3EB0C6F7A0B5ED8D;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<32> ap_const_lv32_80000000;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_5;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const4();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_a_2_Addr_A();
    void thread_a_2_Addr_A_orig();
    void thread_a_2_Clk_A();
    void thread_a_2_Din_A();
    void thread_a_2_EN_A();
    void thread_a_2_Rst_A();
    void thread_a_2_WEN_A();
    void thread_a_3_Addr_A();
    void thread_a_3_Addr_A_orig();
    void thread_a_3_Clk_A();
    void thread_a_3_Din_A();
    void thread_a_3_EN_A();
    void thread_a_3_Rst_A();
    void thread_a_3_WEN_A();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_pp1_stage2();
    void thread_ap_CS_fsm_pp1_stage3();
    void thread_ap_CS_fsm_pp1_stage4();
    void thread_ap_CS_fsm_pp1_stage5();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp2_stage1();
    void thread_ap_CS_fsm_pp2_stage16();
    void thread_ap_CS_fsm_pp2_stage2();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp3_stage1();
    void thread_ap_CS_fsm_pp3_stage2();
    void thread_ap_CS_fsm_pp3_stage3();
    void thread_ap_CS_fsm_pp3_stage4();
    void thread_ap_CS_fsm_pp3_stage5();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state54();
    void thread_ap_CS_fsm_state55();
    void thread_ap_CS_fsm_state59();
    void thread_ap_CS_fsm_state60();
    void thread_ap_CS_fsm_state75();
    void thread_ap_CS_fsm_state76();
    void thread_ap_CS_fsm_state91();
    void thread_ap_CS_fsm_state92();
    void thread_ap_CS_fsm_state93();
    void thread_ap_CS_fsm_state94();
    void thread_ap_CS_fsm_state95();
    void thread_ap_CS_fsm_state96();
    void thread_ap_CS_fsm_state97();
    void thread_ap_NS_fsm_state10();
    void thread_ap_NS_fsm_state45();
    void thread_ap_NS_fsm_state49();
    void thread_ap_NS_fsm_state51();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_api_fu_945_p3();
    void thread_arrayNo2_cast_cast_fu_1029_p1();
    void thread_arrayNo3_cast_cast1_fu_1101_p1();
    void thread_arrayNo5_cast_cast1_fu_1165_p1();
    void thread_arrayNo5_fu_1150_p4();
    void thread_exitcond1_fu_1280_p2();
    void thread_exitcond2_fu_1236_p2();
    void thread_exitcond3_fu_1132_p2();
    void thread_exitcond4_fu_1105_p2();
    void thread_exitcond5_fu_1033_p2();
    void thread_exitcond6_fu_688_p2();
    void thread_exitcond7_fu_640_p2();
    void thread_exitcond_fu_1373_p2();
    void thread_f_1_fu_764_p1();
    void thread_f_fu_941_p1();
    void thread_f_neg_i1_fu_935_p2();
    void thread_f_neg_i_fu_758_p2();
    void thread_grp_aesl_mux_load_4_4_x_s_fu_539_ap_start();
    void thread_grp_aesl_mux_load_4_4_x_s_fu_539_empty();
    void thread_grp_aesl_mux_load_4_4_x_s_fu_539_empty_13();
    void thread_grp_aesl_mux_load_4_4_x_s_fu_539_empty_14();
    void thread_grp_fu_562_p0();
    void thread_grp_fu_575_opcode();
    void thread_grp_fu_575_p0();
    void thread_grp_fu_593_p4();
    void thread_i_1_fu_646_p2();
    void thread_i_2_phi_fu_485_p4();
    void thread_i_5_cast_fu_676_p1();
    void thread_i_6_fu_694_p2();
    void thread_i_7_fu_1286_p2();
    void thread_i_8_fu_1111_p2();
    void thread_i_9_fu_1138_p2();
    void thread_j_2_phi_fu_532_p4();
    void thread_j_3_fu_1039_p2();
    void thread_j_4_fu_1379_p2();
    void thread_j_5_fu_1242_p2();
    void thread_j_phi_fu_474_p4();
    void thread_k_fu_670_p2();
    void thread_n_assign_1_to_int_fu_716_p1();
    void thread_notlhs1_fu_911_p2();
    void thread_notlhs2_fu_985_p2();
    void thread_notlhs3_fu_811_p2();
    void thread_notlhs4_fu_829_p2();
    void thread_notlhs5_fu_1212_p2();
    void thread_notlhs_fu_734_p2();
    void thread_notrhs1_fu_917_p2();
    void thread_notrhs2_fu_991_p2();
    void thread_notrhs3_fu_817_p2();
    void thread_notrhs4_fu_835_p2();
    void thread_notrhs5_fu_1218_p2();
    void thread_notrhs_fu_740_p2();
    void thread_pivot_to_int_fu_893_p1();
    void thread_r_1_phi_fu_463_p4();
    void thread_r_2_fu_865_p3();
    void thread_tmp_10_cast_fu_1045_p1();
    void thread_tmp_10_fu_957_p3();
    void thread_tmp_11_cast_fu_1117_p1();
    void thread_tmp_11_fu_907_p1();
    void thread_tmp_14_fu_1144_p2();
    void thread_tmp_15_fu_923_p2();
    void thread_tmp_17_fu_1259_p1();
    void thread_tmp_18_neg_fu_1254_p2();
    void thread_tmp_19_fu_1248_p2();
    void thread_tmp_1_fu_1009_p2();
    void thread_tmp_20_cast_fu_1264_p1();
    void thread_tmp_23_fu_929_p2();
    void thread_tmp_25_fu_971_p4();
    void thread_tmp_27_fu_981_p1();
    void thread_tmp_29_cast_fu_964_p1();
    void thread_tmp_29_fu_997_p2();
    void thread_tmp_2_fu_662_p3();
    void thread_tmp_31_fu_1003_p2();
    void thread_tmp_32_fu_700_p1();
    void thread_tmp_33_fu_720_p4();
    void thread_tmp_34_fu_730_p1();
    void thread_tmp_35_fu_746_p2();
    void thread_tmp_37_fu_752_p2();
    void thread_tmp_38_fu_779_p4();
    void thread_tmp_39_fu_789_p1();
    void thread_tmp_3_cast_fu_684_p1();
    void thread_tmp_3_fu_680_p1();
    void thread_tmp_40_fu_797_p4();
    void thread_tmp_41_fu_807_p1();
    void thread_tmp_42_fu_823_p2();
    void thread_tmp_43_fu_841_p2();
    void thread_tmp_44_fu_847_p2();
    void thread_tmp_46_fu_853_p2();
    void thread_tmp_47_fu_1316_p4();
    void thread_tmp_48_fu_1326_p1();
    void thread_tmp_49_fu_1330_p1();
    void thread_tmp_4_fu_953_p1();
    void thread_tmp_50_fu_1334_p3();
    void thread_tmp_51_fu_1017_p3();
    void thread_tmp_52_cast_fu_1025_p1();
    void thread_tmp_52_fu_1346_p2();
    void thread_tmp_53_fu_1359_p2();
    void thread_tmp_54_fu_1013_p1();
    void thread_tmp_55_fu_1198_p4();
    void thread_tmp_57_fu_1224_p2();
    void thread_tmp_59_fu_1230_p2();
    void thread_tmp_5_to_int_fu_968_p1();
    void thread_tmp_60_fu_1049_p2();
    void thread_tmp_61_fu_1061_p2();
    void thread_tmp_62_cast13_cast_fu_1342_p1();
    void thread_tmp_63_cast_fu_1351_p1();
    void thread_tmp_63_fu_1072_p1();
    void thread_tmp_64_cast_fu_1365_p1();
    void thread_tmp_64_fu_1076_p3();
    void thread_tmp_65_cast_fu_1053_p1();
    void thread_tmp_65_fu_1088_p2();
    void thread_tmp_66_cast_fu_1065_p1();
    void thread_tmp_66_fu_1121_p2();
    void thread_tmp_68_fu_1160_p1();
    void thread_tmp_69_fu_1170_p3();
    void thread_tmp_6_fu_897_p4();
    void thread_tmp_70_fu_1181_p2();
    void thread_tmp_71_cast_fu_1084_p1();
    void thread_tmp_71_fu_1208_p1();
    void thread_tmp_72_cast_fu_1093_p1();
    void thread_tmp_72_fu_1269_p2();
    void thread_tmp_73_cast_fu_1125_p1();
    void thread_tmp_77_cast_fu_1177_p1();
    void thread_tmp_78_cast_fu_1186_p1();
    void thread_tmp_79_cast_fu_1273_p1();
    void thread_tmp_7_cast14_cast_fu_1312_p1();
    void thread_tmp_7_fu_1307_p1();
    void thread_tmp_8_fu_1301_p2();
    void thread_tmp_9_fu_888_p1();
    void thread_tmp_cast_fu_1297_p1();
    void thread_tmp_fu_652_p1();
    void thread_tmp_s_fu_1292_p1();
    void thread_w_2_to_int_fu_1194_p1();
    void thread_w_4_fu_768_p3();
    void thread_w_4_to_int_fu_776_p1();
    void thread_wmax_1_fu_859_p3();
    void thread_wmax_phi_fu_452_p4();
    void thread_wmax_to_int_fu_793_p1();
    void thread_work_address0();
    void thread_work_address1();
    void thread_work_ce0();
    void thread_work_ce1();
    void thread_work_d0();
    void thread_work_d1();
    void thread_work_we0();
    void thread_work_we1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
