Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\Studying\University\Master_Program\New_session\DMA_SDRAM_DE1-master\Hardware\soc_system.qsys --block-symbol-file --output-directory=E:\Studying\University\Master_Program\New_session\DMA_SDRAM_DE1-master\Hardware\soc_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Hardware/soc_system.qsys
Progress: Reading input file
Progress: Adding Switch [altera_avalon_pio 16.1]
Progress: Parameterizing module Switch
Progress: Adding VLC_0 [VLC_01 1.0]
Progress: Parameterizing module VLC_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding dma_0 [altera_avalon_dma 16.1]
Progress: Parameterizing module dma_0
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding pll [altera_pll 16.1]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.Switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dma_0: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.pll: Able to implement PLL with user settings
Info: soc_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: soc_system.dma_0: Interrupt sender dma_0.irq is not connected to an interrupt receiver
Warning: soc_system.hps_0: hps_0.f2h_sdram0_data must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\Studying\University\Master_Program\New_session\DMA_SDRAM_DE1-master\Hardware\soc_system.qsys --synthesis=VERILOG --output-directory=E:\Studying\University\Master_Program\New_session\DMA_SDRAM_DE1-master\Hardware\soc_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Hardware/soc_system.qsys
Progress: Reading input file
Progress: Adding Switch [altera_avalon_pio 16.1]
Progress: Parameterizing module Switch
Progress: Adding VLC_0 [VLC_01 1.0]
Progress: Parameterizing module VLC_0
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding dma_0 [altera_avalon_dma 16.1]
Progress: Parameterizing module dma_0
Progress: Adding hps_0 [altera_hps 16.1]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart
Progress: Adding pll [altera_pll 16.1]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.Switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dma_0: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.pll: Able to implement PLL with user settings
Info: soc_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: soc_system.dma_0: Interrupt sender dma_0.irq is not connected to an interrupt receiver
Warning: soc_system.hps_0: hps_0.f2h_sdram0_data must be connected to an Avalon-MM master
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter.src and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter.src and cmd_mux_001.sink1
Info: Inserting clock-crossing logic between VLC_0_avalon_master_read_to_sdram_s1_cmd_width_adapter.src and cmd_mux_001.sink2
Info: Inserting clock-crossing logic between VLC_0_avalon_master_write_to_sdram_s1_cmd_width_adapter.src and cmd_mux_001.sink3
Info: Inserting clock-crossing logic between sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter.src and rsp_mux.sink1
Info: Inserting clock-crossing logic between sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter.src and rsp_mux_001.sink1
Info: Inserting clock-crossing logic between sdram_s1_to_VLC_0_avalon_master_read_rsp_width_adapter.src and rsp_mux_002.sink1
Info: Inserting clock-crossing logic between sdram_s1_to_VLC_0_avalon_master_write_rsp_width_adapter.src and rsp_mux_003.sink1
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: Interconnect is inserted between master dma_0.read_master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Info: Interconnect is inserted between master dma_0.read_master and slave hps_0.f2h_axi_slave because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: Switch: Starting RTL generation for module 'soc_system_Switch'
Info: Switch:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_Switch --dir=C:/Users/HP/AppData/Local/Temp/alt7425_7762312641196432194.dir/0002_Switch_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/HP/AppData/Local/Temp/alt7425_7762312641196432194.dir/0002_Switch_gen//soc_system_Switch_component_configuration.pl  --do_build_sim=0  ]
Info: Switch: Done RTL generation for module 'soc_system_Switch'
Info: Switch: "soc_system" instantiated altera_avalon_pio "Switch"
Info: VLC_0: "soc_system" instantiated VLC_01 "VLC_0"
Info: dma_0: softresetEnable = 1
Info: dma_0: Starting RTL generation for module 'soc_system_dma_0'
Info: dma_0:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=soc_system_dma_0 --dir=C:/Users/HP/AppData/Local/Temp/alt7425_7762312641196432194.dir/0004_dma_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/HP/AppData/Local/Temp/alt7425_7762312641196432194.dir/0004_dma_0_gen//soc_system_dma_0_component_configuration.pl  --do_build_sim=0  ]
Info: dma_0: # 2017.09.16 15:55:54 (*)   soc_system_dma_0: allowing these transactions: word, hw, byte_access
Info: dma_0: Done RTL generation for module 'soc_system_dma_0'
Info: dma_0: "soc_system" instantiated altera_avalon_dma "dma_0"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/HP/AppData/Local/Temp/alt7425_7762312641196432194.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/HP/AppData/Local/Temp/alt7425_7762312641196432194.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: pll: "soc_system" instantiated altera_pll "pll"
Info: sdram: Starting RTL generation for module 'soc_system_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_system_sdram --dir=C:/Users/HP/AppData/Local/Temp/alt7425_7762312641196432194.dir/0007_sdram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/HP/AppData/Local/Temp/alt7425_7762312641196432194.dir/0007_sdram_gen//soc_system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'soc_system_sdram'
Info: sdram: "soc_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: mm_interconnect_2: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: VLC_0_avalon_master_read_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "VLC_0_avalon_master_read_translator"
Info: VLC_0_avalon_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "VLC_0_avalon_slave_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: VLC_0_avalon_master_read_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "VLC_0_avalon_master_read_agent"
Info: VLC_0_avalon_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "VLC_0_avalon_slave_agent"
Info: VLC_0_avalon_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "VLC_0_avalon_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: Reusing file E:/Studying/University/Master_Program/New_session/DMA_SDRAM_DE1-master/Hardware/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: VLC_0_avalon_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "VLC_0_avalon_slave_burst_adapter"
Info: Reusing file E:/Studying/University/Master_Program/New_session/DMA_SDRAM_DE1-master/Hardware/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file E:/Studying/University/Master_Program/New_session/DMA_SDRAM_DE1-master/Hardware/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_004"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file E:/Studying/University/Master_Program/New_session/DMA_SDRAM_DE1-master/Hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file E:/Studying/University/Master_Program/New_session/DMA_SDRAM_DE1-master/Hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/Studying/University/Master_Program/New_session/DMA_SDRAM_DE1-master/Hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file E:/Studying/University/Master_Program/New_session/DMA_SDRAM_DE1-master/Hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_004"
Info: Reusing file E:/Studying/University/Master_Program/New_session/DMA_SDRAM_DE1-master/Hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: hps_0_h2f_axi_master_wr_to_VLC_0_avalon_slave_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "hps_0_h2f_axi_master_wr_to_VLC_0_avalon_slave_cmd_width_adapter"
Info: Reusing file E:/Studying/University/Master_Program/New_session/DMA_SDRAM_DE1-master/Hardware/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file E:/Studying/University/Master_Program/New_session/DMA_SDRAM_DE1-master/Hardware/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file E:/Studying/University/Master_Program/New_session/DMA_SDRAM_DE1-master/Hardware/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file E:/Studying/University/Master_Program/New_session/DMA_SDRAM_DE1-master/Hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/Studying/University/Master_Program/New_session/DMA_SDRAM_DE1-master/Hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_2" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: Reusing file E:/Studying/University/Master_Program/New_session/DMA_SDRAM_DE1-master/Hardware/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file E:/Studying/University/Master_Program/New_session/DMA_SDRAM_DE1-master/Hardware/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file E:/Studying/University/Master_Program/New_session/DMA_SDRAM_DE1-master/Hardware/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file E:/Studying/University/Master_Program/New_session/DMA_SDRAM_DE1-master/Hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/Studying/University/Master_Program/New_session/DMA_SDRAM_DE1-master/Hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 63 modules, 126 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
