#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Oct 18 22:58:19 2016
# Process ID: 8107
# Current directory: /home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.runs/synth_1
# Command line: vivado -log fir_shifter_top.vds -mode batch -messageDb vivado.pb -notrace -source fir_shifter_top.tcl
# Log file: /home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.runs/synth_1/fir_shifter_top.vds
# Journal file: /home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source fir_shifter_top.tcl -notrace
Command: synth_design -top fir_shifter_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8110 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1019.953 ; gain = 129.078 ; free physical = 169 ; free virtual = 10723
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_shifter_top' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/fir_shifter_top.v:23]
	Parameter nbtap bound to: 8 - type: integer 
	Parameter dsize bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mac_element' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:23]
	Parameter dsize bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mac_element' (1#1) [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'cascout' does not match port width (32) of module 'mac_element' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/fir_shifter_top.v:50]
WARNING: [Synth 8-689] width (16) of port connection 'cascin' does not match port width (32) of module 'mac_element' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/fir_shifter_top.v:52]
WARNING: [Synth 8-689] width (16) of port connection 'cascout' does not match port width (32) of module 'mac_element' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/fir_shifter_top.v:52]
WARNING: [Synth 8-689] width (16) of port connection 'cascin' does not match port width (32) of module 'mac_element' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/fir_shifter_top.v:52]
WARNING: [Synth 8-689] width (16) of port connection 'cascout' does not match port width (32) of module 'mac_element' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/fir_shifter_top.v:52]
WARNING: [Synth 8-689] width (16) of port connection 'cascin' does not match port width (32) of module 'mac_element' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/fir_shifter_top.v:52]
WARNING: [Synth 8-689] width (16) of port connection 'cascout' does not match port width (32) of module 'mac_element' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/fir_shifter_top.v:52]
WARNING: [Synth 8-689] width (16) of port connection 'cascin' does not match port width (32) of module 'mac_element' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/fir_shifter_top.v:52]
WARNING: [Synth 8-689] width (16) of port connection 'cascout' does not match port width (32) of module 'mac_element' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/fir_shifter_top.v:52]
WARNING: [Synth 8-689] width (16) of port connection 'cascin' does not match port width (32) of module 'mac_element' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/fir_shifter_top.v:52]
WARNING: [Synth 8-689] width (16) of port connection 'cascout' does not match port width (32) of module 'mac_element' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/fir_shifter_top.v:52]
WARNING: [Synth 8-689] width (16) of port connection 'cascin' does not match port width (32) of module 'mac_element' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/fir_shifter_top.v:52]
WARNING: [Synth 8-689] width (16) of port connection 'cascout' does not match port width (32) of module 'mac_element' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/fir_shifter_top.v:52]
WARNING: [Synth 8-689] width (16) of port connection 'cascin' does not match port width (32) of module 'mac_element' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/fir_shifter_top.v:52]
WARNING: [Synth 8-689] width (16) of port connection 'cascout' does not match port width (32) of module 'mac_element' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/fir_shifter_top.v:52]
INFO: [Synth 8-256] done synthesizing module 'fir_shifter_top' (2#1) [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/fir_shifter_top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1060.398 ; gain = 169.523 ; free physical = 131 ; free virtual = 10683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1060.398 ; gain = 169.523 ; free physical = 131 ; free virtual = 10683
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1068.398 ; gain = 177.523 ; free physical = 131 ; free virtual = 10683
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1076.402 ; gain = 185.527 ; free physical = 135 ; free virtual = 10676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mac_element 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1157.727 ; gain = 266.852 ; free physical = 141 ; free virtual = 10589
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'genblk1[4].fte_inst/coeff_reg[15:0]' into 'genblk1[3].fte_inst/coeff_reg[15:0]' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:36]
INFO: [Synth 8-4471] merging register 'genblk1[5].fte_inst/coeff_reg[15:0]' into 'genblk1[2].fte_inst/coeff_reg[15:0]' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:36]
INFO: [Synth 8-4471] merging register 'genblk1[6].fte_inst/coeff_reg[15:0]' into 'genblk1[1].fte_inst/coeff_reg[15:0]' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:36]
INFO: [Synth 8-4471] merging register 'genblk1[7].fte_inst/coeff_reg[15:0]' into 'genblk1[0].fte_inst0/coeff_reg[15:0]' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:36]
INFO: [Synth 8-4471] merging register 'genblk1[0].fte_inst0/data_reg[15:0]' into 'genblk1[0].fte_inst0/data_reg[15:0]' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:37]
INFO: [Synth 8-4471] merging register 'genblk1[1].fte_inst/data_reg[15:0]' into 'genblk1[1].fte_inst/data_reg[15:0]' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:37]
INFO: [Synth 8-4471] merging register 'genblk1[2].fte_inst/data_reg[15:0]' into 'genblk1[2].fte_inst/data_reg[15:0]' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:37]
INFO: [Synth 8-4471] merging register 'genblk1[3].fte_inst/data_reg[15:0]' into 'genblk1[3].fte_inst/data_reg[15:0]' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:37]
INFO: [Synth 8-4471] merging register 'genblk1[4].fte_inst/data_reg[15:0]' into 'genblk1[4].fte_inst/data_reg[15:0]' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:37]
INFO: [Synth 8-4471] merging register 'genblk1[5].fte_inst/data_reg[15:0]' into 'genblk1[5].fte_inst/data_reg[15:0]' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:37]
INFO: [Synth 8-4471] merging register 'genblk1[6].fte_inst/data_reg[15:0]' into 'genblk1[6].fte_inst/data_reg[15:0]' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:37]
INFO: [Synth 8-4471] merging register 'genblk1[7].fte_inst/data_reg[15:0]' into 'genblk1[7].fte_inst/data_reg[15:0]' [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[7].fte_inst/cascout_reg' and it is trimmed from '32' to '16' bits. [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[6].fte_inst/cascout_reg' and it is trimmed from '32' to '16' bits. [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[5].fte_inst/cascout_reg' and it is trimmed from '32' to '16' bits. [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[4].fte_inst/cascout_reg' and it is trimmed from '32' to '16' bits. [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[3].fte_inst/cascout_reg' and it is trimmed from '32' to '16' bits. [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[2].fte_inst/cascout_reg' and it is trimmed from '32' to '16' bits. [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[1].fte_inst/cascout_reg' and it is trimmed from '32' to '16' bits. [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[0].fte_inst0/cascout_reg' and it is trimmed from '32' to '16' bits. [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[0].fte_inst0/product_reg' and it is trimmed from '32' to '16' bits. [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[1].fte_inst/product_reg' and it is trimmed from '32' to '16' bits. [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[2].fte_inst/product_reg' and it is trimmed from '32' to '16' bits. [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[3].fte_inst/product_reg' and it is trimmed from '32' to '16' bits. [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[4].fte_inst/product_reg' and it is trimmed from '32' to '16' bits. [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[5].fte_inst/product_reg' and it is trimmed from '32' to '16' bits. [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[6].fte_inst/product_reg' and it is trimmed from '32' to '16' bits. [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[7].fte_inst/product_reg' and it is trimmed from '32' to '16' bits. [/home/aqzhang/Vivado_Projs/fir_attempt/fir_attempt.srcs/sources_1/new/mac_element.v:39]
DSP Report: Generating DSP genblk1[0].fte_inst0/cascout_reg, operation Mode is: (A2*(B:0x7)')'.
DSP Report: register genblk1[0].fte_inst0/coeff_reg is absorbed into DSP genblk1[0].fte_inst0/cascout_reg.
DSP Report: register genblk1[0].fte_inst0/data_reg is absorbed into DSP genblk1[0].fte_inst0/cascout_reg.
DSP Report: register genblk1[0].fte_inst0/cascout_reg is absorbed into DSP genblk1[0].fte_inst0/cascout_reg.
DSP Report: register genblk1[0].fte_inst0/product_reg is absorbed into DSP genblk1[0].fte_inst0/cascout_reg.
DSP Report: operator genblk1[0].fte_inst0/cascout0 is absorbed into DSP genblk1[0].fte_inst0/cascout_reg.
DSP Report: operator genblk1[0].fte_inst0/product0 is absorbed into DSP genblk1[0].fte_inst0/cascout_reg.
DSP Report: Generating DSP genblk1[1].fte_inst/cascout_reg, operation Mode is: (PCIN+(ACIN''*(B:0xe)')')'.
DSP Report: register genblk1[1].fte_inst/coeff_reg is absorbed into DSP genblk1[1].fte_inst/cascout_reg.
DSP Report: register genblk1[0].fte_inst0/datatwo_reg is absorbed into DSP genblk1[1].fte_inst/cascout_reg.
DSP Report: register genblk1[1].fte_inst/data_reg is absorbed into DSP genblk1[1].fte_inst/cascout_reg.
DSP Report: register genblk1[1].fte_inst/cascout_reg is absorbed into DSP genblk1[1].fte_inst/cascout_reg.
DSP Report: register genblk1[1].fte_inst/product_reg is absorbed into DSP genblk1[1].fte_inst/cascout_reg.
DSP Report: operator genblk1[1].fte_inst/cascout0 is absorbed into DSP genblk1[1].fte_inst/cascout_reg.
DSP Report: operator genblk1[1].fte_inst/product0 is absorbed into DSP genblk1[1].fte_inst/cascout_reg.
DSP Report: Generating DSP genblk1[2].fte_inst/cascout_reg, operation Mode is: (PCIN+(ACIN''*(B:0x3ff76)')')'.
DSP Report: register genblk1[2].fte_inst/coeff_reg is absorbed into DSP genblk1[2].fte_inst/cascout_reg.
DSP Report: register genblk1[1].fte_inst/datatwo_reg is absorbed into DSP genblk1[2].fte_inst/cascout_reg.
DSP Report: register genblk1[2].fte_inst/data_reg is absorbed into DSP genblk1[2].fte_inst/cascout_reg.
DSP Report: register genblk1[2].fte_inst/cascout_reg is absorbed into DSP genblk1[2].fte_inst/cascout_reg.
DSP Report: register genblk1[2].fte_inst/product_reg is absorbed into DSP genblk1[2].fte_inst/cascout_reg.
DSP Report: operator genblk1[2].fte_inst/cascout0 is absorbed into DSP genblk1[2].fte_inst/cascout_reg.
DSP Report: operator genblk1[2].fte_inst/product0 is absorbed into DSP genblk1[2].fte_inst/cascout_reg.
DSP Report: Generating DSP genblk1[3].fte_inst/cascout_reg, operation Mode is: (PCIN+(ACIN''*(B:0x81)')')'.
DSP Report: register genblk1[3].fte_inst/coeff_reg is absorbed into DSP genblk1[3].fte_inst/cascout_reg.
DSP Report: register genblk1[2].fte_inst/datatwo_reg is absorbed into DSP genblk1[3].fte_inst/cascout_reg.
DSP Report: register genblk1[3].fte_inst/data_reg is absorbed into DSP genblk1[3].fte_inst/cascout_reg.
DSP Report: register genblk1[3].fte_inst/cascout_reg is absorbed into DSP genblk1[3].fte_inst/cascout_reg.
DSP Report: register genblk1[3].fte_inst/product_reg is absorbed into DSP genblk1[3].fte_inst/cascout_reg.
DSP Report: operator genblk1[3].fte_inst/cascout0 is absorbed into DSP genblk1[3].fte_inst/cascout_reg.
DSP Report: operator genblk1[3].fte_inst/product0 is absorbed into DSP genblk1[3].fte_inst/cascout_reg.
DSP Report: Generating DSP genblk1[4].fte_inst/cascout_reg, operation Mode is: (PCIN+(ACIN''*(B:0x81)')')'.
DSP Report: register genblk1[3].fte_inst/coeff_reg is absorbed into DSP genblk1[4].fte_inst/cascout_reg.
DSP Report: register genblk1[3].fte_inst/datatwo_reg is absorbed into DSP genblk1[4].fte_inst/cascout_reg.
DSP Report: register genblk1[4].fte_inst/data_reg is absorbed into DSP genblk1[4].fte_inst/cascout_reg.
DSP Report: register genblk1[4].fte_inst/cascout_reg is absorbed into DSP genblk1[4].fte_inst/cascout_reg.
DSP Report: register genblk1[4].fte_inst/product_reg is absorbed into DSP genblk1[4].fte_inst/cascout_reg.
DSP Report: operator genblk1[4].fte_inst/cascout0 is absorbed into DSP genblk1[4].fte_inst/cascout_reg.
DSP Report: operator genblk1[4].fte_inst/product0 is absorbed into DSP genblk1[4].fte_inst/cascout_reg.
DSP Report: Generating DSP genblk1[5].fte_inst/cascout_reg, operation Mode is: (PCIN+(ACIN''*(B:0x3ff76)')')'.
DSP Report: register genblk1[2].fte_inst/coeff_reg is absorbed into DSP genblk1[5].fte_inst/cascout_reg.
DSP Report: register genblk1[4].fte_inst/datatwo_reg is absorbed into DSP genblk1[5].fte_inst/cascout_reg.
DSP Report: register genblk1[5].fte_inst/data_reg is absorbed into DSP genblk1[5].fte_inst/cascout_reg.
DSP Report: register genblk1[5].fte_inst/cascout_reg is absorbed into DSP genblk1[5].fte_inst/cascout_reg.
DSP Report: register genblk1[5].fte_inst/product_reg is absorbed into DSP genblk1[5].fte_inst/cascout_reg.
DSP Report: operator genblk1[5].fte_inst/cascout0 is absorbed into DSP genblk1[5].fte_inst/cascout_reg.
DSP Report: operator genblk1[5].fte_inst/product0 is absorbed into DSP genblk1[5].fte_inst/cascout_reg.
DSP Report: Generating DSP genblk1[6].fte_inst/cascout_reg, operation Mode is: (PCIN+(ACIN''*(B:0xe)')')'.
DSP Report: register genblk1[1].fte_inst/coeff_reg is absorbed into DSP genblk1[6].fte_inst/cascout_reg.
DSP Report: register genblk1[5].fte_inst/datatwo_reg is absorbed into DSP genblk1[6].fte_inst/cascout_reg.
DSP Report: register genblk1[6].fte_inst/data_reg is absorbed into DSP genblk1[6].fte_inst/cascout_reg.
DSP Report: register genblk1[6].fte_inst/cascout_reg is absorbed into DSP genblk1[6].fte_inst/cascout_reg.
DSP Report: register genblk1[6].fte_inst/product_reg is absorbed into DSP genblk1[6].fte_inst/cascout_reg.
DSP Report: operator genblk1[6].fte_inst/cascout0 is absorbed into DSP genblk1[6].fte_inst/cascout_reg.
DSP Report: operator genblk1[6].fte_inst/product0 is absorbed into DSP genblk1[6].fte_inst/cascout_reg.
DSP Report: Generating DSP genblk1[7].fte_inst/cascout_reg, operation Mode is: (PCIN+(ACIN''*(B:0x7)')')'.
DSP Report: register genblk1[0].fte_inst0/coeff_reg is absorbed into DSP genblk1[7].fte_inst/cascout_reg.
DSP Report: register genblk1[6].fte_inst/datatwo_reg is absorbed into DSP genblk1[7].fte_inst/cascout_reg.
DSP Report: register genblk1[7].fte_inst/data_reg is absorbed into DSP genblk1[7].fte_inst/cascout_reg.
DSP Report: register genblk1[7].fte_inst/cascout_reg is absorbed into DSP genblk1[7].fte_inst/cascout_reg.
DSP Report: register genblk1[7].fte_inst/product_reg is absorbed into DSP genblk1[7].fte_inst/cascout_reg.
DSP Report: operator genblk1[7].fte_inst/cascout0 is absorbed into DSP genblk1[7].fte_inst/cascout_reg.
DSP Report: operator genblk1[7].fte_inst/product0 is absorbed into DSP genblk1[7].fte_inst/cascout_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1165.730 ; gain = 274.855 ; free physical = 140 ; free virtual = 10584
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1165.730 ; gain = 274.855 ; free physical = 140 ; free virtual = 10584

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mac_element | (A2*(B:0x7)')'                 | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|mac_element | (PCIN+(ACIN''*(B:0xe)')')'     | 16     | 16     | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|mac_element | (PCIN+(ACIN''*(B:0x3ff76)')')' | 16     | 16     | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|mac_element | (PCIN+(ACIN''*(B:0x81)')')'    | 16     | 16     | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|mac_element | (PCIN+(ACIN''*(B:0x81)')')'    | 16     | 16     | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|mac_element | (PCIN+(ACIN''*(B:0x3ff76)')')' | 16     | 16     | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|mac_element | (PCIN+(ACIN''*(B:0xe)')')'     | 16     | 16     | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|mac_element | (PCIN+(ACIN''*(B:0x7)')')'     | 16     | 16     | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+------------+--------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1165.730 ; gain = 274.855 ; free physical = 139 ; free virtual = 10584
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1165.730 ; gain = 274.855 ; free physical = 139 ; free virtual = 10584

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1165.730 ; gain = 274.855 ; free physical = 139 ; free virtual = 10584
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.738 ; gain = 282.863 ; free physical = 132 ; free virtual = 10576
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.738 ; gain = 282.863 ; free physical = 132 ; free virtual = 10576

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.738 ; gain = 282.863 ; free physical = 132 ; free virtual = 10576
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.738 ; gain = 282.863 ; free physical = 132 ; free virtual = 10576
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.738 ; gain = 282.863 ; free physical = 132 ; free virtual = 10576
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.738 ; gain = 282.863 ; free physical = 132 ; free virtual = 10576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.738 ; gain = 282.863 ; free physical = 132 ; free virtual = 10576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.738 ; gain = 282.863 ; free physical = 132 ; free virtual = 10576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.738 ; gain = 282.863 ; free physical = 132 ; free virtual = 10576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |DSP48E1 |     8|
|3     |IBUF    |    17|
|4     |OBUF    |    32|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------+--------------+------+
|      |Instance                 |Module        |Cells |
+------+-------------------------+--------------+------+
|1     |top                      |              |    58|
|2     |  \genblk1[0].fte_inst0  |mac_element   |     1|
|3     |  \genblk1[1].fte_inst   |mac_element_0 |     1|
|4     |  \genblk1[2].fte_inst   |mac_element_1 |     1|
|5     |  \genblk1[3].fte_inst   |mac_element_2 |     1|
|6     |  \genblk1[4].fte_inst   |mac_element_3 |     1|
|7     |  \genblk1[5].fte_inst   |mac_element_4 |     1|
|8     |  \genblk1[6].fte_inst   |mac_element_5 |     1|
|9     |  \genblk1[7].fte_inst   |mac_element_6 |     1|
+------+-------------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.738 ; gain = 282.863 ; free physical = 132 ; free virtual = 10576
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1173.738 ; gain = 195.781 ; free physical = 132 ; free virtual = 10576
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.746 ; gain = 282.871 ; free physical = 132 ; free virtual = 10576
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1252.738 ; gain = 287.363 ; free physical = 157 ; free virtual = 10497
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1284.758 ; gain = 0.000 ; free physical = 156 ; free virtual = 10496
INFO: [Common 17-206] Exiting Vivado at Tue Oct 18 22:58:32 2016...
