
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP1-Lite <build 132640>)
| Date         : Thu Aug 15 07:34:29 2024
| Design       : TOP
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                                                         
********************************************************************************************************************************************************************************************************************************************************
                                                                           Clock   Non-clock                                                                                                                                                            
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources                                                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared               381           0  {sys_clk}                                                                                                                                                 
 pclk                     4.000        {0 2}          Declared               111           5  {u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]}                                     
 pclk_div2                8.000        {0 4}          Declared               219           0  {u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]}                                     
 hdmi_tx_pix_clk          6.734        {0 3.367}      Declared             19373           1  {u_pll_hdmi/u_pll_e3/goppll/CLKOUT0}                                                                                                                      
 clk_50M                  20.000       {0 10}         Declared                 0           0  {}                                                                                                                                                        
 clk_5M                   104.170      {0 52.085}     Declared                 0           0  {}                                                                                                                                                        
 clk_12M                  81.380       {0 40.69}      Declared                22           4  {u_pll/u_pll_e3/goppll/CLKOUT0}                                                                                                                           
 clock_i2c                10000.000    {0 5000}       Declared               100           4  {ES7243E_reg_config/clock_i2c/opit_0/Q ES7243E_reg_config2/clock_i2c/opit_0/Q ES8156_reg_config/clock_i2c/opit_0/Q ES8156_reg_config2/clock_i2c/opit_0/Q} 
 es1_dsclk                651.040      {0 325.52}     Declared                18           0  {es1_dsclk}                                                                                                                                               
 dac2_es1_dsclk           651.040      {0 325.52}     Declared                18           0  {dac2_es1_dsclk}                                                                                                                                          
 es0_dsclk                651.040      {0 325.52}     Declared               124           0  {es0_dsclk}                                                                                                                                               
 adc2_es0_dsclk           651.040      {0 325.52}     Declared                 0           0  {adc2_es0_dsclk}                                                                                                                                          
 DebugCore_JCLK           50.000       {0 25}         Declared              2203           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER}                                                                                                           
 DebugCore_CAPTURE        100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}                                                                                                              
========================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 group_1                       asynchronous               pclk                                      
 group_2                       asynchronous               pclk_div2                                 
 group_3                       asynchronous               sys_clk                                   
 sys_clk                       asynchronous               sys_clk                                   
 hdmi_tx_pix_clk               asynchronous               hdmi_tx_pix_clk                           
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     142.086 MHz         20.000          7.038         12.962
 pclk                       250.000 MHz     256.148 MHz          4.000          3.904          0.096
 pclk_div2                  125.000 MHz     167.673 MHz          8.000          5.964          2.036
 hdmi_tx_pix_clk            148.500 MHz     102.501 MHz          6.734          9.756         -3.022
 clk_12M                     12.288 MHz     341.997 MHz         81.380          2.924         78.456
 clock_i2c                    0.100 MHz     173.040 MHz      10000.000          5.779       9994.221
 es1_dsclk                    1.536 MHz     272.331 MHz        651.040          3.672        323.684
 dac2_es1_dsclk               1.536 MHz     343.643 MHz        651.040          2.910        324.065
 es0_dsclk                    1.536 MHz     201.005 MHz        651.040          4.975        646.065
 DebugCore_JCLK              20.000 MHz      67.944 MHz         50.000         14.718         35.282
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     12.962       0.000              0           1359
 pclk                   pclk                         0.096       0.000              0            959
 pclk_div2              pclk_div2                    2.036       0.000              0           1145
 hdmi_tx_pix_clk        hdmi_tx_pix_clk             -3.022   -3911.672           3836          56111
 clk_12M                clk_12M                     78.456       0.000              0             67
 clock_i2c              clock_i2c                 9994.221       0.000              0            467
 clk_12M                clock_i2c                   -5.618    -500.183             96             96
 es0_dsclk              es1_dsclk                  324.432       0.000              0             32
 es1_dsclk              es1_dsclk                  323.684       0.000              0             48
 dac2_es1_dsclk         dac2_es1_dsclk             324.065       0.000              0             48
 es0_dsclk              dac2_es1_dsclk             323.902       0.000              0             16
 es0_dsclk              es0_dsclk                  646.065       0.000              0            365
 DebugCore_JCLK         DebugCore_JCLK              23.676       0.000              0           6902
 DebugCore_CAPTURE      DebugCore_JCLK              19.274       0.000              0            160
 DebugCore_JCLK         DebugCore_CAPTURE           47.531       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.255       0.000              0           1359
 pclk                   pclk                         0.344       0.000              0            959
 pclk_div2              pclk_div2                    0.194       0.000              0           1145
 hdmi_tx_pix_clk        hdmi_tx_pix_clk             -0.103      -0.105              2          56111
 clk_12M                clk_12M                      0.342       0.000              0             67
 clock_i2c              clock_i2c                    0.140       0.000              0            467
 clk_12M                clock_i2c                    3.551       0.000              0             96
 es0_dsclk              es1_dsclk                  324.670       0.000              0             32
 es1_dsclk              es1_dsclk                    0.364       0.000              0             48
 dac2_es1_dsclk         dac2_es1_dsclk               0.366       0.000              0             48
 es0_dsclk              dac2_es1_dsclk             325.349       0.000              0             16
 es0_dsclk              es0_dsclk                    0.242       0.000              0            365
 DebugCore_JCLK         DebugCore_JCLK               0.312       0.000              0           6902
 DebugCore_CAPTURE      DebugCore_JCLK              24.467       0.000              0            160
 DebugCore_JCLK         DebugCore_CAPTURE            0.322       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.383       0.000              0            269
 pclk                   pclk                         0.433       0.000              0            101
 pclk_div2              pclk_div2                    3.974       0.000              0            212
 hdmi_tx_pix_clk        hdmi_tx_pix_clk             -3.095   -4367.250           2398          14740
 clock_i2c              es1_dsclk                   11.285       0.000              0             18
 clock_i2c              dac2_es1_dsclk              11.127       0.000              0             18
 clock_i2c              es0_dsclk                   22.525       0.000              0             73
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.610       0.000              0            269
 pclk                   pclk                         0.671       0.000              0            101
 pclk_div2              pclk_div2                    1.943       0.000              0            212
 hdmi_tx_pix_clk        hdmi_tx_pix_clk              0.947       0.000              0          14740
 clock_i2c              es1_dsclk                   -4.847      -9.694              2             18
 clock_i2c              dac2_es1_dsclk              -4.338      -8.676              2             18
 clock_i2c              es0_dsclk                   -4.487    -301.156             73             73
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            380
 pclk                                                1.102       0.000              0            105
 pclk_div2                                           3.102       0.000              0            214
 hdmi_tx_pix_clk                                     1.467       0.000              0          19373
 clk_12M                                            40.070       0.000              0             22
 clock_i2c                                        4999.102       0.000              0            100
 es1_dsclk                                         324.900       0.000              0             18
 dac2_es1_dsclk                                    324.900       0.000              0             18
 es0_dsclk                                         324.622       0.000              0            124
 DebugCore_JCLK                                     24.102       0.000              0           2203
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.959       0.000              0           1359
 pclk                   pclk                         1.190       0.000              0            959
 pclk_div2              pclk_div2                    3.633       0.000              0           1145
 hdmi_tx_pix_clk        hdmi_tx_pix_clk             -0.283      -7.054             82          56111
 clk_12M                clk_12M                     79.277       0.000              0             67
 clock_i2c              clock_i2c                 9995.844       0.000              0            467
 clk_12M                clock_i2c                   -3.598    -315.012             96             96
 es0_dsclk              es1_dsclk                  324.961       0.000              0             32
 es1_dsclk              es1_dsclk                  324.192       0.000              0             48
 dac2_es1_dsclk         dac2_es1_dsclk             324.515       0.000              0             48
 es0_dsclk              dac2_es1_dsclk             324.611       0.000              0             16
 es0_dsclk              es0_dsclk                  647.515       0.000              0            365
 DebugCore_JCLK         DebugCore_JCLK              24.077       0.000              0           6902
 DebugCore_CAPTURE      DebugCore_JCLK              20.821       0.000              0            160
 DebugCore_JCLK         DebugCore_CAPTURE           48.424       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.197       0.000              0           1359
 pclk                   pclk                         0.259       0.000              0            959
 pclk_div2              pclk_div2                    0.168       0.000              0           1145
 hdmi_tx_pix_clk        hdmi_tx_pix_clk             -0.071      -0.071              1          56111
 clk_12M                clk_12M                      0.268       0.000              0             67
 clock_i2c              clock_i2c                    0.123       0.000              0            467
 clk_12M                clock_i2c                    2.324       0.000              0             96
 es0_dsclk              es1_dsclk                  324.822       0.000              0             32
 es1_dsclk              es1_dsclk                    0.287       0.000              0             48
 dac2_es1_dsclk         dac2_es1_dsclk               0.287       0.000              0             48
 es0_dsclk              dac2_es1_dsclk             325.295       0.000              0             16
 es0_dsclk              es0_dsclk                    0.183       0.000              0            365
 DebugCore_JCLK         DebugCore_JCLK               0.250       0.000              0           6902
 DebugCore_CAPTURE      DebugCore_JCLK              24.969       0.000              0            160
 DebugCore_JCLK         DebugCore_CAPTURE            0.344       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     18.120       0.000              0            269
 pclk                   pclk                         1.423       0.000              0            101
 pclk_div2              pclk_div2                    5.041       0.000              0            212
 hdmi_tx_pix_clk        hdmi_tx_pix_clk             -0.356     -73.170            436          14740
 clock_i2c              es1_dsclk                   10.068       0.000              0             18
 clock_i2c              dac2_es1_dsclk               9.954       0.000              0             18
 clock_i2c              es0_dsclk                   21.506       0.000              0             73
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.459       0.000              0            269
 pclk                   pclk                         0.498       0.000              0            101
 pclk_div2              pclk_div2                    1.433       0.000              0            212
 hdmi_tx_pix_clk        hdmi_tx_pix_clk              0.661       0.000              0          14740
 clock_i2c              es1_dsclk                   -2.932      -5.864              2             18
 clock_i2c              dac2_es1_dsclk              -2.612      -5.224              2             18
 clock_i2c              es0_dsclk                   -2.664    -176.534             73             73
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0            380
 pclk                                                1.282       0.000              0            105
 pclk_div2                                           3.282       0.000              0            214
 hdmi_tx_pix_clk                                     1.847       0.000              0          19373
 clk_12M                                            40.194       0.000              0             22
 clock_i2c                                        4999.282       0.000              0            100
 es1_dsclk                                         325.024       0.000              0             18
 dac2_es1_dsclk                                    325.024       0.000              0             18
 es0_dsclk                                         324.802       0.000              0            124
 DebugCore_JCLK                                     24.282       0.000              0           2203
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_key_1/u_btn_deb/cnt[1][14]/opit_0_A2Q21/CLK
Endpoint    : u_key_1/u_btn_deb/cnt[1][18]/opit_0_A2Q21/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       5.427         ntclkbufg_0      
 CLMA_226_216/CLK                                                          r       u_key_1/u_btn_deb/cnt[1][14]/opit_0_A2Q21/CLK

 CLMA_226_216/Q0                   tco                   0.289       5.716 r       u_key_1/u_btn_deb/cnt[1][14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.402       6.118         u_key_1/u_btn_deb/cnt[1] [13]
 CLMS_226_213/Y0                   td                    0.493       6.611 f       u_key_1/u_btn_deb/N158_11/gateop_perm/Z
                                   net (fanout=1)        0.444       7.055         u_key_1/u_btn_deb/_N38979
 CLMS_222_197/Y3                   td                    0.468       7.523 r       u_key_1/u_btn_deb/N158_19/gateop_perm/Z
                                   net (fanout=2)        1.764       9.287         u_key_1/u_btn_deb/N158
 CLMA_130_184/Y1                   td                    0.316       9.603 f       u_key_1/u_btn_deb/cnt[1][19:0]_or/gateop_perm/Z
                                   net (fanout=3)        1.801      11.404         u_key_1/u_btn_deb/cnt[1][19:0]_or
 CLMA_226_204/RSCO                 td                    0.147      11.551 f       u_key_1/u_btn_deb/cnt[1][4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.551         ntR1834          
 CLMA_226_208/RSCO                 td                    0.147      11.698 f       u_key_1/u_btn_deb/cnt[1][8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.698         ntR1833          
 CLMA_226_212/RSCO                 td                    0.147      11.845 f       u_key_1/u_btn_deb/cnt[1][12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.845         ntR1832          
 CLMA_226_216/RSCO                 td                    0.147      11.992 f       u_key_1/u_btn_deb/cnt[1][16]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000      11.992         ntR1831          
 CLMA_226_220/RSCI                                                         f       u_key_1/u_btn_deb/cnt[1][18]/opit_0_A2Q21/RS

 Data arrival time                                                  11.992         Logic Levels: 7  
                                                                                   Logic: 2.154ns(32.810%), Route: 4.411ns(67.190%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      23.564         _N69             
 USCM_84_108/CLK_USCM              td                    0.000      23.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531      25.095         ntclkbufg_0      
 CLMA_226_220/CLK                                                          r       u_key_1/u_btn_deb/cnt[1][18]/opit_0_A2Q21/CLK
 clock pessimism                                         0.303      25.398                          
 clock uncertainty                                      -0.050      25.348                          

 Setup time                                             -0.394      24.954                          

 Data required time                                                 24.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.954                          
 Data arrival time                                                  11.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.962                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_1/u_btn_deb/cnt[1][14]/opit_0_A2Q21/CLK
Endpoint    : u_key_1/u_btn_deb/cnt[1][14]/opit_0_A2Q21/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       5.427         ntclkbufg_0      
 CLMA_226_216/CLK                                                          r       u_key_1/u_btn_deb/cnt[1][14]/opit_0_A2Q21/CLK

 CLMA_226_216/Q0                   tco                   0.289       5.716 r       u_key_1/u_btn_deb/cnt[1][14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.402       6.118         u_key_1/u_btn_deb/cnt[1] [13]
 CLMS_226_213/Y0                   td                    0.493       6.611 f       u_key_1/u_btn_deb/N158_11/gateop_perm/Z
                                   net (fanout=1)        0.444       7.055         u_key_1/u_btn_deb/_N38979
 CLMS_222_197/Y3                   td                    0.468       7.523 r       u_key_1/u_btn_deb/N158_19/gateop_perm/Z
                                   net (fanout=2)        1.764       9.287         u_key_1/u_btn_deb/N158
 CLMA_130_184/Y1                   td                    0.316       9.603 f       u_key_1/u_btn_deb/cnt[1][19:0]_or/gateop_perm/Z
                                   net (fanout=3)        1.801      11.404         u_key_1/u_btn_deb/cnt[1][19:0]_or
 CLMA_226_204/RSCO                 td                    0.147      11.551 f       u_key_1/u_btn_deb/cnt[1][4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.551         ntR1834          
 CLMA_226_208/RSCO                 td                    0.147      11.698 f       u_key_1/u_btn_deb/cnt[1][8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.698         ntR1833          
 CLMA_226_212/RSCO                 td                    0.147      11.845 f       u_key_1/u_btn_deb/cnt[1][12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.845         ntR1832          
 CLMA_226_216/RSCI                                                         f       u_key_1/u_btn_deb/cnt[1][14]/opit_0_A2Q21/RS

 Data arrival time                                                  11.845         Logic Levels: 6  
                                                                                   Logic: 2.007ns(31.271%), Route: 4.411ns(68.729%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      23.564         _N69             
 USCM_84_108/CLK_USCM              td                    0.000      23.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531      25.095         ntclkbufg_0      
 CLMA_226_216/CLK                                                          r       u_key_1/u_btn_deb/cnt[1][14]/opit_0_A2Q21/CLK
 clock pessimism                                         0.332      25.427                          
 clock uncertainty                                      -0.050      25.377                          

 Setup time                                             -0.394      24.983                          

 Data required time                                                 24.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.983                          
 Data arrival time                                                  11.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_1/u_btn_deb/cnt[1][14]/opit_0_A2Q21/CLK
Endpoint    : u_key_1/u_btn_deb/cnt[1][16]/opit_0_A2Q21/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       5.427         ntclkbufg_0      
 CLMA_226_216/CLK                                                          r       u_key_1/u_btn_deb/cnt[1][14]/opit_0_A2Q21/CLK

 CLMA_226_216/Q0                   tco                   0.289       5.716 r       u_key_1/u_btn_deb/cnt[1][14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.402       6.118         u_key_1/u_btn_deb/cnt[1] [13]
 CLMS_226_213/Y0                   td                    0.493       6.611 f       u_key_1/u_btn_deb/N158_11/gateop_perm/Z
                                   net (fanout=1)        0.444       7.055         u_key_1/u_btn_deb/_N38979
 CLMS_222_197/Y3                   td                    0.468       7.523 r       u_key_1/u_btn_deb/N158_19/gateop_perm/Z
                                   net (fanout=2)        1.764       9.287         u_key_1/u_btn_deb/N158
 CLMA_130_184/Y1                   td                    0.316       9.603 f       u_key_1/u_btn_deb/cnt[1][19:0]_or/gateop_perm/Z
                                   net (fanout=3)        1.801      11.404         u_key_1/u_btn_deb/cnt[1][19:0]_or
 CLMA_226_204/RSCO                 td                    0.147      11.551 f       u_key_1/u_btn_deb/cnt[1][4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.551         ntR1834          
 CLMA_226_208/RSCO                 td                    0.147      11.698 f       u_key_1/u_btn_deb/cnt[1][8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.698         ntR1833          
 CLMA_226_212/RSCO                 td                    0.147      11.845 f       u_key_1/u_btn_deb/cnt[1][12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.845         ntR1832          
 CLMA_226_216/RSCI                                                         f       u_key_1/u_btn_deb/cnt[1][16]/opit_0_A2Q21/RS

 Data arrival time                                                  11.845         Logic Levels: 6  
                                                                                   Logic: 2.007ns(31.271%), Route: 4.411ns(68.729%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      23.564         _N69             
 USCM_84_108/CLK_USCM              td                    0.000      23.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531      25.095         ntclkbufg_0      
 CLMA_226_216/CLK                                                          r       u_key_1/u_btn_deb/cnt[1][16]/opit_0_A2Q21/CLK
 clock pessimism                                         0.332      25.427                          
 clock uncertainty                                      -0.050      25.377                          

 Setup time                                             -0.394      24.983                          

 Data required time                                                 24.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.983                          
 Data arrival time                                                  11.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d[1]/opit_0_inv/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d[2]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.652       5.216         ntclkbufg_0      
 CLMA_30_341/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d[1]/opit_0_inv/CLK

 CLMA_30_341/Q2                    tco                   0.224       5.440 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d[1]/opit_0_inv/Q
                                   net (fanout=1)        0.084       5.524         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d [1]
 CLMA_30_341/CD                                                            f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d[2]/opit_0_inv/D

 Data arrival time                                                   5.524         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.708       5.550         ntclkbufg_0      
 CLMA_30_341/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d[2]/opit_0_inv/CLK
 clock pessimism                                        -0.334       5.216                          
 clock uncertainty                                       0.000       5.216                          

 Hold time                                               0.053       5.269                          

 Data required time                                                  5.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.269                          
 Data arrival time                                                   5.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_refclk_buttonrstn_debounce/rstn_inner_d[1]/opit_0_inv/CLK
Endpoint    : u_pcie/u_refclk_buttonrstn_debounce/rstn_inner_d[2]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.652       5.216         ntclkbufg_0      
 CLMA_22_344/CLK                                                           r       u_pcie/u_refclk_buttonrstn_debounce/rstn_inner_d[1]/opit_0_inv/CLK

 CLMA_22_344/Q2                    tco                   0.224       5.440 f       u_pcie/u_refclk_buttonrstn_debounce/rstn_inner_d[1]/opit_0_inv/Q
                                   net (fanout=1)        0.084       5.524         u_pcie/u_refclk_buttonrstn_debounce/rstn_inner_d [1]
 CLMA_22_344/CD                                                            f       u_pcie/u_refclk_buttonrstn_debounce/rstn_inner_d[2]/opit_0_inv/D

 Data arrival time                                                   5.524         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.708       5.550         ntclkbufg_0      
 CLMA_22_344/CLK                                                           r       u_pcie/u_refclk_buttonrstn_debounce/rstn_inner_d[2]/opit_0_inv/CLK
 clock pessimism                                        -0.334       5.216                          
 clock uncertainty                                       0.000       5.216                          

 Hold time                                               0.053       5.269                          

 Data required time                                                  5.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.269                          
 Data arrival time                                                   5.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_1/u_btn_deb/btn_deb_fix[1]/opit_0_inv/CLK
Endpoint    : u_key_1/key_on[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.531       5.095         ntclkbufg_0      
 CLMA_130_184/CLK                                                          r       u_key_1/u_btn_deb/btn_deb_fix[1]/opit_0_inv/CLK

 CLMA_130_184/Q0                   tco                   0.222       5.317 f       u_key_1/u_btn_deb/btn_deb_fix[1]/opit_0_inv/Q
                                   net (fanout=2)        0.085       5.402         u_key_1/btn_deb [1]
 CLMS_130_185/B4                                                           f       u_key_1/key_on[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.402         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.585       5.427         ntclkbufg_0      
 CLMS_130_185/CLK                                                          r       u_key_1/key_on[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Hold time                                              -0.035       5.089                          

 Data required time                                                  5.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.089                          
 Data arrival time                                                   5.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/MEM_CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[12]
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.223
  Launch Clock Delay      :  3.307
  Clock Pessimism Removal :  0.048

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        1.599       1.599         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       1.599 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.708       3.307         ntclkbufg_1      
 PCIE_122_192/MEM_CLK                                                      r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/MEM_CLK

 PCIE_122_192/P_HDRQ_ADDRB[7]      tco                   0.546       3.853 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/P_HDRQ_ADDRB[7]
                                   net (fanout=4)        3.174       7.027         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_addrb [7]
 DRM_26_356/ADB0[12]                                                       f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[12]

 Data arrival time                                                   7.027         Logic Levels: 0  
                                                                                   Logic: 0.546ns(14.677%), Route: 3.174ns(85.323%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       4.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        1.571       5.571         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       5.571 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.652       7.223         ntclkbufg_1      
 DRM_26_356/CLKB[0]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.048       7.271                          
 clock uncertainty                                      -0.050       7.221                          

 Setup time                                             -0.098       7.123                          

 Data required time                                                  7.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.123                          
 Data arrival time                                                   7.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.096                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/MEM_CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.223
  Launch Clock Delay      :  3.307
  Clock Pessimism Removal :  0.048

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        1.599       1.599         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       1.599 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.708       3.307         ntclkbufg_1      
 PCIE_122_192/MEM_CLK                                                      r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/MEM_CLK

 PCIE_122_192/P_HDRQ_ENA           tco                   0.540       3.847 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/P_HDRQ_ENA
                                   net (fanout=4)        3.184       7.031         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_ena [0]
 DRM_26_356/WEA[0]                                                         f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   7.031         Logic Levels: 0  
                                                                                   Logic: 0.540ns(14.501%), Route: 3.184ns(85.499%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       4.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        1.571       5.571         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       5.571 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.652       7.223         ntclkbufg_1      
 DRM_26_356/CLKA[0]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.048       7.271                          
 clock uncertainty                                      -0.050       7.221                          

 Setup time                                             -0.013       7.208                          

 Data required time                                                  7.208                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.208                          
 Data arrival time                                                   7.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.177                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/MEM_CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[14]
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.223
  Launch Clock Delay      :  3.307
  Clock Pessimism Removal :  0.048

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        1.599       1.599         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       1.599 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.708       3.307         ntclkbufg_1      
 PCIE_122_192/MEM_CLK                                                      r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/MEM_CLK

 PCIE_122_192/P_HDRQ_DATAIN[14]    tco                   0.555       3.862 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/P_HDRQ_DATAIN[14]
                                   net (fanout=3)        3.133       6.995         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_datain [14]
 DRM_82_356/DA0[14]                                                        f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[14]

 Data arrival time                                                   6.995         Logic Levels: 0  
                                                                                   Logic: 0.555ns(15.049%), Route: 3.133ns(84.951%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       4.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        1.571       5.571         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       5.571 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.652       7.223         ntclkbufg_1      
 DRM_82_356/CLKA[0]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.048       7.271                          
 clock uncertainty                                      -0.050       7.221                          

 Setup time                                              0.026       7.247                          

 Data required time                                                  7.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.247                          
 Data arrival time                                                   6.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[51]/opit_0_inv/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[15]
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.307
  Launch Clock Delay      :  3.223
  Clock Pessimism Removal :  -0.048

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        1.571       1.571         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       1.571 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.652       3.223         ntclkbufg_1      
 CLMA_78_280/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[51]/opit_0_inv/CLK

 CLMA_78_280/Q3                    tco                   0.221       3.444 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[51]/opit_0_inv/Q
                                   net (fanout=1)        0.315       3.759         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r [51]
 DRM_82_272/DA0[15]                                                        f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[15]

 Data arrival time                                                   3.759         Logic Levels: 0  
                                                                                   Logic: 0.221ns(41.231%), Route: 0.315ns(58.769%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        1.599       1.599         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       1.599 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.708       3.307         ntclkbufg_1      
 DRM_82_272/CLKA[0]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.048       3.259                          
 clock uncertainty                                       0.000       3.259                          

 Hold time                                               0.156       3.415                          

 Data required time                                                  3.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.415                          
 Data arrival time                                                   3.759                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[48]/opit_0_inv/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[12]
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.307
  Launch Clock Delay      :  3.223
  Clock Pessimism Removal :  -0.048

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        1.571       1.571         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       1.571 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.652       3.223         ntclkbufg_1      
 CLMA_78_280/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[48]/opit_0_inv/CLK

 CLMA_78_280/Q1                    tco                   0.224       3.447 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[48]/opit_0_inv/Q
                                   net (fanout=1)        0.317       3.764         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r [48]
 DRM_82_272/DA0[12]                                                        f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[12]

 Data arrival time                                                   3.764         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.405%), Route: 0.317ns(58.595%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        1.599       1.599         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       1.599 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.708       3.307         ntclkbufg_1      
 DRM_82_272/CLKA[0]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.048       3.259                          
 clock uncertainty                                       0.000       3.259                          

 Hold time                                               0.156       3.415                          

 Data required time                                                  3.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.415                          
 Data arrival time                                                   3.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[46]/opit_0_inv/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[10]
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.307
  Launch Clock Delay      :  3.223
  Clock Pessimism Removal :  -0.048

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        1.571       1.571         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       1.571 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.652       3.223         ntclkbufg_1      
 CLMS_78_281/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[46]/opit_0_inv/CLK

 CLMS_78_281/Q3                    tco                   0.221       3.444 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[46]/opit_0_inv/Q
                                   net (fanout=1)        0.329       3.773         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r [46]
 DRM_82_272/DA0[10]                                                        f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[10]

 Data arrival time                                                   3.773         Logic Levels: 0  
                                                                                   Logic: 0.221ns(40.182%), Route: 0.329ns(59.818%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        1.599       1.599         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       1.599 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.708       3.307         ntclkbufg_1      
 DRM_82_272/CLKA[0]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.048       3.259                          
 clock uncertainty                                       0.000       3.259                          

 Hold time                                               0.156       3.415                          

 Data required time                                                  3.415                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.415                          
 Data arrival time                                                   3.773                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.358                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/det_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.223
  Launch Clock Delay      :  3.307
  Clock Pessimism Removal :  0.048

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        1.599       1.599         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.708       3.307         ntclkbufg_2      
 PCIE_122_192/PCLK_DIV2                                                    r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2

 PCIE_122_192/MAC_PHY_TXDETECTRX_LOOPBACK[0]
                                   tco                   1.471       4.778 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/MAC_PHY_TXDETECTRX_LOOPBACK[0]
                                   net (fanout=5)        2.241       7.019         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/mac_phy_txdetectrx_loopback [0]
 CLMS_66_329/Y0                    td                    0.285       7.304 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N126/gateop_perm/Z
                                   net (fanout=1)        0.419       7.723         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N126
 CLMS_62_337/Y3                    td                    0.468       8.191 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N467/gateop_perm/Z
                                   net (fanout=4)        0.377       8.568         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N467
 CLMA_66_336/CE                                                            f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/det_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.568         Logic Levels: 2  
                                                                                   Logic: 2.224ns(42.273%), Route: 3.037ns(57.727%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       8.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        1.571       9.571         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       9.571 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.652      11.223         ntclkbufg_2      
 CLMA_66_336/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/det_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.048      11.271                          
 clock uncertainty                                      -0.050      11.221                          

 Setup time                                             -0.617      10.604                          

 Data required time                                                 10.604                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.604                          
 Data arrival time                                                   8.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.036                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/det_cnt[1]/opit_0_inv_L5Q_perm/CE
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.223
  Launch Clock Delay      :  3.307
  Clock Pessimism Removal :  0.048

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        1.599       1.599         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.708       3.307         ntclkbufg_2      
 PCIE_122_192/PCLK_DIV2                                                    r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2

 PCIE_122_192/MAC_PHY_TXDETECTRX_LOOPBACK[0]
                                   tco                   1.471       4.778 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/MAC_PHY_TXDETECTRX_LOOPBACK[0]
                                   net (fanout=5)        2.241       7.019         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/mac_phy_txdetectrx_loopback [0]
 CLMS_66_329/Y0                    td                    0.285       7.304 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N126/gateop_perm/Z
                                   net (fanout=1)        0.419       7.723         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N126
 CLMS_62_337/Y3                    td                    0.468       8.191 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N467/gateop_perm/Z
                                   net (fanout=4)        0.377       8.568         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N467
 CLMA_66_336/CE                                                            f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/det_cnt[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.568         Logic Levels: 2  
                                                                                   Logic: 2.224ns(42.273%), Route: 3.037ns(57.727%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       8.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        1.571       9.571         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       9.571 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.652      11.223         ntclkbufg_2      
 CLMA_66_336/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/det_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.048      11.271                          
 clock uncertainty                                      -0.050      11.221                          

 Setup time                                             -0.617      10.604                          

 Data required time                                                 10.604                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.604                          
 Data arrival time                                                   8.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.036                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/det_cnt[2]/opit_0_inv_L5Q_perm/CE
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.223
  Launch Clock Delay      :  3.307
  Clock Pessimism Removal :  0.048

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        1.599       1.599         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.708       3.307         ntclkbufg_2      
 PCIE_122_192/PCLK_DIV2                                                    r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2

 PCIE_122_192/MAC_PHY_TXDETECTRX_LOOPBACK[0]
                                   tco                   1.471       4.778 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/MAC_PHY_TXDETECTRX_LOOPBACK[0]
                                   net (fanout=5)        2.241       7.019         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/mac_phy_txdetectrx_loopback [0]
 CLMS_66_329/Y0                    td                    0.285       7.304 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N126/gateop_perm/Z
                                   net (fanout=1)        0.419       7.723         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N126
 CLMS_62_337/Y3                    td                    0.468       8.191 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N467/gateop_perm/Z
                                   net (fanout=4)        0.377       8.568         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N467
 CLMA_66_336/CE                                                            f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/det_cnt[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.568         Logic Levels: 2  
                                                                                   Logic: 2.224ns(42.273%), Route: 3.037ns(57.727%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       8.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        1.571       9.571         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       9.571 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.652      11.223         ntclkbufg_2      
 CLMA_66_336/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/det_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.048      11.271                          
 clock uncertainty                                      -0.050      11.221                          

 Setup time                                             -0.617      10.604                          

 Data required time                                                 10.604                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.604                          
 Data arrival time                                                   8.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.036                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[27]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TDATA_0[27]
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.307
  Launch Clock Delay      :  3.223
  Clock Pessimism Removal :  -0.048

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        1.571       1.571         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       1.571 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.652       3.223         ntclkbufg_2      
 CLMA_90_329/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[27]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_90_329/Q1                    tco                   0.224       3.447 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[27]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.342       3.789         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_0 [27]
 HSST_88_340/TDATA_0[27]                                                   f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TDATA_0[27]

 Data arrival time                                                   3.789         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.576%), Route: 0.342ns(60.424%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        1.599       1.599         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.708       3.307         ntclkbufg_2      
 HSST_88_340/TX0_CLK_FR_CORE                                               r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TX0_CLK_FR_CORE
 clock pessimism                                        -0.048       3.259                          
 clock uncertainty                                       0.000       3.259                          

 Hold time                                               0.336       3.595                          

 Data required time                                                  3.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.595                          
 Data arrival time                                                   3.789                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.194                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[25]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TDATA_0[25]
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.307
  Launch Clock Delay      :  3.223
  Clock Pessimism Removal :  -0.048

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        1.571       1.571         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       1.571 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.652       3.223         ntclkbufg_2      
 CLMA_90_333/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[25]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_90_333/Q1                    tco                   0.224       3.447 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[25]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.345       3.792         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_0 [25]
 HSST_88_340/TDATA_0[25]                                                   f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TDATA_0[25]

 Data arrival time                                                   3.792         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.367%), Route: 0.345ns(60.633%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        1.599       1.599         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.708       3.307         ntclkbufg_2      
 HSST_88_340/TX0_CLK_FR_CORE                                               r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TX0_CLK_FR_CORE
 clock pessimism                                        -0.048       3.259                          
 clock uncertainty                                       0.000       3.259                          

 Hold time                                               0.336       3.595                          

 Data required time                                                  3.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.595                          
 Data arrival time                                                   3.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[26]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TDATA_0[26]
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.307
  Launch Clock Delay      :  3.223
  Clock Pessimism Removal :  -0.048

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        1.571       1.571         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       1.571 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.652       3.223         ntclkbufg_2      
 CLMA_90_329/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[26]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_90_329/Q0                    tco                   0.222       3.445 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[26]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.367       3.812         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_0 [26]
 HSST_88_340/TDATA_0[26]                                                   f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TDATA_0[26]

 Data arrival time                                                   3.812         Logic Levels: 0  
                                                                                   Logic: 0.222ns(37.691%), Route: 0.367ns(62.309%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        1.599       1.599         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.708       3.307         ntclkbufg_2      
 HSST_88_340/TX0_CLK_FR_CORE                                               r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TX0_CLK_FR_CORE
 clock pessimism                                        -0.048       3.259                          
 clock uncertainty                                       0.000       3.259                          

 Hold time                                               0.336       3.595                          

 Data required time                                                  3.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.595                          
 Data arrival time                                                   3.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[4]/opit_0/CLK
Endpoint    : U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[50]/opit_0_A2Q21/Cin
Path Group  : hdmi_tx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       1.599         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       1.599 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.585       3.184         ntclkbufg_3      
 CLMA_162_196/CLK                                                          r       U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[4]/opit_0/CLK

 CLMA_162_196/Q2                   tco                   0.290       3.474 r       U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[4]/opit_0/Q
                                   net (fanout=42)       0.429       3.903         U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg [4]
 CLMS_166_201/Y2                   td                    0.494       4.397 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[20]_3/gateop_perm/Z
                                   net (fanout=1)        1.436       5.833         U_MFCC_VQ/u_MFCC_DCT/_N39634
 CLMS_198_133/Y2                   td                    0.322       6.155 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[20]_4/gateop_perm/Z
                                   net (fanout=1)        0.120       6.275         U_MFCC_VQ/u_MFCC_DCT/_N39635
 CLMS_198_133/Y1                   td                    0.304       6.579 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[20]_36/gateop_perm/Z
                                   net (fanout=3)        0.270       6.849         U_MFCC_VQ/u_MFCC_DCT/_N39652
 CLMS_202_133/Y6CD                 td                    0.452       7.301 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[20]_45_muxf6_perm/Z
                                   net (fanout=4)        0.676       7.977         U_MFCC_VQ/u_MFCC_DCT/MFCC_IN [20]
 CLMA_194_157/Y1                   td                    0.288       8.265 r       U_MFCC_VQ/u_MFCC_DCT/N209_20/gateop_perm/Z
                                   net (fanout=1)        0.403       8.668         U_MFCC_VQ/u_MFCC_DCT/_N40169
 CLMA_194_153/Y2                   td                    0.210       8.878 r       U_MFCC_VQ/u_MFCC_DCT/N209_39/gateop_perm/Z
                                   net (fanout=1)        0.636       9.514         U_MFCC_VQ/u_MFCC_DCT/_N40188
 CLMA_210_136/Y0                   td                    0.285       9.799 r       U_MFCC_VQ/u_MFCC_DCT/N113/gateop_perm/Z
                                   net (fanout=7)        0.423      10.222         U_MFCC_VQ/u_MFCC_DCT/MFCC_IN_1 [0]
                                   td                    0.288      10.510 f       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.510         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [2]
 CLMS_218_141/COUT                 td                    0.058      10.568 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.568         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [4]
                                   td                    0.058      10.626 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.626         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [6]
 CLMS_218_145/COUT                 td                    0.058      10.684 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.684         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [8]
                                   td                    0.058      10.742 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.742         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [10]
 CLMS_218_149/COUT                 td                    0.058      10.800 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.800         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [12]
                                   td                    0.058      10.858 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.858         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [14]
 CLMS_218_153/COUT                 td                    0.058      10.916 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.916         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [16]
                                   td                    0.058      10.974 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.974         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [18]
 CLMS_218_157/COUT                 td                    0.058      11.032 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.032         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [20]
                                   td                    0.058      11.090 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.090         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [22]
 CLMS_218_161/Y3                   td                    0.501      11.591 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_23/gateop_A2/Y1
                                   net (fanout=2)        0.590      12.181         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14 [24]
 CLMS_218_173/COUT                 td                    0.348      12.529 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[46]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.529         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [36]
                                   td                    0.058      12.587 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[48]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.587         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [38]
                                                                           r       U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[50]/opit_0_A2Q21/Cin

 Data arrival time                                                  12.587         Logic Levels: 14 
                                                                                   Logic: 4.420ns(47.006%), Route: 4.983ns(52.994%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 PLL_158_303/CLK_OUT0                                    0.000       6.734 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       8.305         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.305 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.531       9.836         ntclkbufg_3      
 CLMS_218_177/CLK                                                          r       U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[50]/opit_0_A2Q21/CLK
 clock pessimism                                         0.046       9.882                          
 clock uncertainty                                      -0.150       9.732                          

 Setup time                                             -0.167       9.565                          

 Data required time                                                  9.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.565                          
 Data arrival time                                                  12.587                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.022                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[4]/opit_0/CLK
Endpoint    : U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[50]/opit_0_A2Q21/Cin
Path Group  : hdmi_tx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       1.599         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       1.599 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.585       3.184         ntclkbufg_3      
 CLMA_162_196/CLK                                                          r       U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[4]/opit_0/CLK

 CLMA_162_196/Q2                   tco                   0.290       3.474 r       U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[4]/opit_0/Q
                                   net (fanout=42)       0.429       3.903         U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg [4]
 CLMS_166_201/Y2                   td                    0.494       4.397 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[20]_3/gateop_perm/Z
                                   net (fanout=1)        1.436       5.833         U_MFCC_VQ/u_MFCC_DCT/_N39634
 CLMS_198_133/Y2                   td                    0.322       6.155 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[20]_4/gateop_perm/Z
                                   net (fanout=1)        0.120       6.275         U_MFCC_VQ/u_MFCC_DCT/_N39635
 CLMS_198_133/Y1                   td                    0.304       6.579 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[20]_36/gateop_perm/Z
                                   net (fanout=3)        0.270       6.849         U_MFCC_VQ/u_MFCC_DCT/_N39652
 CLMS_202_133/Y6CD                 td                    0.452       7.301 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[20]_45_muxf6_perm/Z
                                   net (fanout=4)        0.676       7.977         U_MFCC_VQ/u_MFCC_DCT/MFCC_IN [20]
 CLMA_194_157/Y1                   td                    0.288       8.265 r       U_MFCC_VQ/u_MFCC_DCT/N209_20/gateop_perm/Z
                                   net (fanout=1)        0.403       8.668         U_MFCC_VQ/u_MFCC_DCT/_N40169
 CLMA_194_153/Y2                   td                    0.210       8.878 r       U_MFCC_VQ/u_MFCC_DCT/N209_39/gateop_perm/Z
                                   net (fanout=1)        0.636       9.514         U_MFCC_VQ/u_MFCC_DCT/_N40188
 CLMA_210_136/Y0                   td                    0.285       9.799 r       U_MFCC_VQ/u_MFCC_DCT/N113/gateop_perm/Z
                                   net (fanout=7)        0.411      10.210         U_MFCC_VQ/u_MFCC_DCT/MFCC_IN_1 [0]
                                   td                    0.288      10.498 f       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.498         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13457
 CLMS_214_141/COUT                 td                    0.058      10.556 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.556         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13459
                                   td                    0.058      10.614 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.614         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13461
 CLMS_214_145/COUT                 td                    0.058      10.672 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.672         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13463
                                   td                    0.058      10.730 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.730         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13465
 CLMS_214_149/COUT                 td                    0.058      10.788 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.788         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13467
                                   td                    0.058      10.846 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.846         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13469
 CLMS_214_153/COUT                 td                    0.058      10.904 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.904         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13471
                                   td                    0.058      10.962 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.962         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13473
 CLMS_214_157/Y3                   td                    0.501      11.463 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_19/gateop_A2/Y1
                                   net (fanout=2)        0.595      12.058         U_MFCC_VQ/u_MFCC_DCT/LOG10/N7 [20]
 CLMS_214_169/COUT                 td                    0.348      12.406 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[42]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.406         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13487
                                   td                    0.058      12.464 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[44]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.464         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13489
 CLMS_214_173/COUT                 td                    0.058      12.522 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[46]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.522         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13491
                                   td                    0.058      12.580 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[48]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.580         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13493
                                                                           r       U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[50]/opit_0_A2Q21/Cin

 Data arrival time                                                  12.580         Logic Levels: 14 
                                                                                   Logic: 4.420ns(47.041%), Route: 4.976ns(52.959%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 PLL_158_303/CLK_OUT0                                    0.000       6.734 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       8.305         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.305 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.531       9.836         ntclkbufg_3      
 CLMS_214_177/CLK                                                          r       U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[50]/opit_0_A2Q21/CLK
 clock pessimism                                         0.046       9.882                          
 clock uncertainty                                      -0.150       9.732                          

 Setup time                                             -0.167       9.565                          

 Data required time                                                  9.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.565                          
 Data arrival time                                                  12.580                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.015                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[4]/opit_0/CLK
Endpoint    : U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[48]/opit_0_A2Q21/Cin
Path Group  : hdmi_tx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       1.599         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       1.599 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.585       3.184         ntclkbufg_3      
 CLMA_162_196/CLK                                                          r       U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[4]/opit_0/CLK

 CLMA_162_196/Q2                   tco                   0.290       3.474 r       U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[4]/opit_0/Q
                                   net (fanout=42)       0.429       3.903         U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg [4]
 CLMS_166_201/Y2                   td                    0.494       4.397 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[20]_3/gateop_perm/Z
                                   net (fanout=1)        1.436       5.833         U_MFCC_VQ/u_MFCC_DCT/_N39634
 CLMS_198_133/Y2                   td                    0.322       6.155 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[20]_4/gateop_perm/Z
                                   net (fanout=1)        0.120       6.275         U_MFCC_VQ/u_MFCC_DCT/_N39635
 CLMS_198_133/Y1                   td                    0.304       6.579 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[20]_36/gateop_perm/Z
                                   net (fanout=3)        0.270       6.849         U_MFCC_VQ/u_MFCC_DCT/_N39652
 CLMS_202_133/Y6CD                 td                    0.452       7.301 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[20]_45_muxf6_perm/Z
                                   net (fanout=4)        0.676       7.977         U_MFCC_VQ/u_MFCC_DCT/MFCC_IN [20]
 CLMA_194_157/Y1                   td                    0.288       8.265 r       U_MFCC_VQ/u_MFCC_DCT/N209_20/gateop_perm/Z
                                   net (fanout=1)        0.403       8.668         U_MFCC_VQ/u_MFCC_DCT/_N40169
 CLMA_194_153/Y2                   td                    0.210       8.878 r       U_MFCC_VQ/u_MFCC_DCT/N209_39/gateop_perm/Z
                                   net (fanout=1)        0.636       9.514         U_MFCC_VQ/u_MFCC_DCT/_N40188
 CLMA_210_136/Y0                   td                    0.285       9.799 r       U_MFCC_VQ/u_MFCC_DCT/N113/gateop_perm/Z
                                   net (fanout=7)        0.423      10.222         U_MFCC_VQ/u_MFCC_DCT/MFCC_IN_1 [0]
                                   td                    0.288      10.510 f       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.510         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [2]
 CLMS_218_141/COUT                 td                    0.058      10.568 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.568         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [4]
                                   td                    0.058      10.626 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.626         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [6]
 CLMS_218_145/COUT                 td                    0.058      10.684 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.684         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [8]
                                   td                    0.058      10.742 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.742         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [10]
 CLMS_218_149/COUT                 td                    0.058      10.800 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.800         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [12]
                                   td                    0.058      10.858 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.858         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [14]
 CLMS_218_153/COUT                 td                    0.058      10.916 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.916         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [16]
                                   td                    0.058      10.974 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.974         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [18]
 CLMS_218_157/COUT                 td                    0.058      11.032 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.032         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [20]
                                   td                    0.058      11.090 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.090         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [22]
 CLMS_218_161/Y3                   td                    0.501      11.591 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_23/gateop_A2/Y1
                                   net (fanout=2)        0.590      12.181         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14 [24]
 CLMS_218_173/COUT                 td                    0.348      12.529 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[46]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.529         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [36]
 CLMS_218_177/CIN                                                          r       U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[48]/opit_0_A2Q21/Cin

 Data arrival time                                                  12.529         Logic Levels: 14 
                                                                                   Logic: 4.362ns(46.677%), Route: 4.983ns(53.323%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 PLL_158_303/CLK_OUT0                                    0.000       6.734 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       8.305         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.305 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.531       9.836         ntclkbufg_3      
 CLMS_218_177/CLK                                                          r       U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[48]/opit_0_A2Q21/CLK
 clock pessimism                                         0.046       9.882                          
 clock uncertainty                                      -0.150       9.732                          

 Setup time                                             -0.170       9.562                          

 Data required time                                                  9.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.562                          
 Data arrival time                                                  12.529                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.967                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[14]/opit_0_L5Q_perm/CLK
Endpoint    : U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_14/ram16x1d/WD
Path Group  : hdmi_tx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.307
  Launch Clock Delay      :  3.223
  Clock Pessimism Removal :  -0.055

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       1.571         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       1.571 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.652       3.223         ntclkbufg_3      
 CLMA_254_340/CLK                                                          r       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[14]/opit_0_L5Q_perm/CLK

 CLMA_254_340/Q0                   tco                   0.222       3.445 f       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[14]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       3.529         U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [14]
 CLMS_254_341/BD                                                           f       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_14/ram16x1d/WD

 Data arrival time                                                   3.529         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       1.599         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       1.599 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.708       3.307         ntclkbufg_3      
 CLMS_254_341/CLK                                                          r       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_14/ram16x1d/WCLK
 clock pessimism                                        -0.055       3.252                          
 clock uncertainty                                       0.000       3.252                          

 Hold time                                               0.380       3.632                          

 Data required time                                                  3.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.632                          
 Data arrival time                                                   3.529                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.103                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[19]/opit_0_L5Q_perm/CLK
Endpoint    : U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_19/ram16x1d/WD
Path Group  : hdmi_tx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.307
  Launch Clock Delay      :  3.223
  Clock Pessimism Removal :  -0.055

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       1.571         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       1.571 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.652       3.223         ntclkbufg_3      
 CLMA_270_320/CLK                                                          r       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[19]/opit_0_L5Q_perm/CLK

 CLMA_270_320/Q0                   tco                   0.222       3.445 f       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[19]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.185       3.630         U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [19]
 CLMS_270_321/AD                                                           f       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_19/ram16x1d/WD

 Data arrival time                                                   3.630         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.545%), Route: 0.185ns(45.455%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       1.599         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       1.599 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.708       3.307         ntclkbufg_3      
 CLMS_270_321/CLK                                                          r       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_19/ram16x1d/WCLK
 clock pessimism                                        -0.055       3.252                          
 clock uncertainty                                       0.000       3.252                          

 Hold time                                               0.380       3.632                          

 Data required time                                                  3.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.632                          
 Data arrival time                                                   3.630                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.002                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[13]/opit_0_L5Q_perm/CLK
Endpoint    : U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_13/ram16x1d/WD
Path Group  : hdmi_tx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.307
  Launch Clock Delay      :  3.223
  Clock Pessimism Removal :  -0.055

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       1.571         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       1.571 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.652       3.223         ntclkbufg_3      
 CLMA_254_340/CLK                                                          r       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[13]/opit_0_L5Q_perm/CLK

 CLMA_254_340/Q1                   tco                   0.224       3.447 f       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.185       3.632         U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [13]
 CLMS_254_341/AD                                                           f       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_13/ram16x1d/WD

 Data arrival time                                                   3.632         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.768%), Route: 0.185ns(45.232%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       1.599         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       1.599 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.708       3.307         ntclkbufg_3      
 CLMS_254_341/CLK                                                          r       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_13/ram16x1d/WCLK
 clock pessimism                                        -0.055       3.252                          
 clock uncertainty                                       0.000       3.252                          

 Hold time                                               0.380       3.632                          

 Data required time                                                  3.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.632                          
 Data arrival time                                                   3.632                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.000                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[18]/opit_0_A2Q21/CLK
Endpoint    : rstn_1ms[0]/opit_0_L5Q_perm/L4
Path Group  : clk_12M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.633
  Launch Clock Delay      :  2.702
  Clock Pessimism Removal :  0.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       1.078 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       1.624       2.702         ntclkbufg_6      
 CLMA_74_52/CLK                                                            r       rstn_1ms[18]/opit_0_A2Q21/CLK

 CLMA_74_52/Q1                     tco                   0.289       2.991 f       rstn_1ms[18]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.443       3.434         rstn_1ms[18]     
 CLMS_74_33/Y3                     td                    0.468       3.902 r       N204_15/gateop_perm/Z
                                   net (fanout=1)        0.120       4.022         _N38641          
 CLMS_74_33/Y1                     td                    0.288       4.310 r       N204_18/gateop_perm/Z
                                   net (fanout=5)        0.400       4.710         _N38644          
 CLMS_74_37/Y2                     td                    0.210       4.920 r       ES7243E_reg_config/N14/gateop_perm/Z
                                   net (fanout=67)       0.410       5.330         ES7243E_reg_config/N14_rnmt
 CLMS_74_33/A4                                                             r       rstn_1ms[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.330         Logic Levels: 3  
                                                                                   Logic: 1.255ns(47.755%), Route: 1.373ns(52.245%)
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                            81.380      81.380 r                        
 PLL_158_179/CLK_OUT0                                    0.000      81.380 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      82.439         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000      82.439 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       1.574      84.013         ntclkbufg_6      
 CLMS_74_33/CLK                                                            r       rstn_1ms[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.044      84.057                          
 clock uncertainty                                      -0.150      83.907                          

 Setup time                                             -0.121      83.786                          

 Data required time                                                 83.786                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 83.786                          
 Data arrival time                                                   5.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        78.456                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config/clock_i2c/opit_0/CE
Path Group  : clk_12M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.604
  Launch Clock Delay      :  2.696
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       1.078 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       1.618       2.696         ntclkbufg_6      
 CLMS_50_41/CLK                                                            r       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_50_41/Q2                     tco                   0.290       2.986 r       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.267       3.253         ES7243E_reg_config/clock_cnt [2]
 CLMS_50_45/Y3                     td                    0.465       3.718 f       ES7243E_reg_config/N6_mux2_3/gateop_perm/Z
                                   net (fanout=6)        0.444       4.162         ES7243E_reg_config/N6_inv
 CLMA_58_40/CE                                                             f       ES7243E_reg_config/clock_i2c/opit_0/CE

 Data arrival time                                                   4.162         Logic Levels: 1  
                                                                                   Logic: 0.755ns(51.501%), Route: 0.711ns(48.499%)
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                            81.380      81.380 r                        
 PLL_158_179/CLK_OUT0                                    0.000      81.380 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      82.439         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000      82.439 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       1.545      83.984         ntclkbufg_6      
 CLMA_58_40/CLK                                                            r       ES7243E_reg_config/clock_i2c/opit_0/CLK
 clock pessimism                                         0.037      84.021                          
 clock uncertainty                                      -0.150      83.871                          

 Setup time                                             -0.617      83.254                          

 Data required time                                                 83.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 83.254                          
 Data arrival time                                                   4.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        79.092                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_reg_config/clock_i2c/opit_0/CE
Path Group  : clk_12M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.604
  Launch Clock Delay      :  2.696
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       1.078 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       1.618       2.696         ntclkbufg_6      
 CLMS_50_41/CLK                                                            r       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_50_41/Q2                     tco                   0.290       2.986 r       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.267       3.253         ES7243E_reg_config/clock_cnt [2]
 CLMS_50_45/Y3                     td                    0.465       3.718 f       ES7243E_reg_config/N6_mux2_3/gateop_perm/Z
                                   net (fanout=6)        0.444       4.162         ES7243E_reg_config/N6_inv
 CLMA_58_40/CE                                                             f       ES8156_reg_config/clock_i2c/opit_0/CE

 Data arrival time                                                   4.162         Logic Levels: 1  
                                                                                   Logic: 0.755ns(51.501%), Route: 0.711ns(48.499%)
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                            81.380      81.380 r                        
 PLL_158_179/CLK_OUT0                                    0.000      81.380 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059      82.439         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000      82.439 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       1.545      83.984         ntclkbufg_6      
 CLMA_58_40/CLK                                                            r       ES8156_reg_config/clock_i2c/opit_0/CLK
 clock pessimism                                         0.037      84.021                          
 clock uncertainty                                      -0.150      83.871                          

 Setup time                                             -0.617      83.254                          

 Data required time                                                 83.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 83.254                          
 Data arrival time                                                   4.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        79.092                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : clk_12M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.696
  Launch Clock Delay      :  2.622
  Clock Pessimism Removal :  -0.074

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       1.059 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       1.563       2.622         ntclkbufg_6      
 CLMS_50_41/CLK                                                            r       ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_50_41/Q3                     tco                   0.221       2.843 f       ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087       2.930         ES7243E_reg_config/clock_cnt [1]
 CLMS_50_41/D4                                                             f       ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.930         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       1.078 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       1.618       2.696         ntclkbufg_6      
 CLMS_50_41/CLK                                                            r       ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.074       2.622                          
 clock uncertainty                                       0.000       2.622                          

 Hold time                                              -0.034       2.588                          

 Data required time                                                  2.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.588                          
 Data arrival time                                                   2.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config2/clock_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config2/clock_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : clk_12M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.704
  Launch Clock Delay      :  2.630
  Clock Pessimism Removal :  -0.074

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       1.059 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       1.571       2.630         ntclkbufg_6      
 CLMS_70_29/CLK                                                            r       ES7243E_reg_config2/clock_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_70_29/Q1                     tco                   0.224       2.854 f       ES7243E_reg_config2/clock_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.086       2.940         ES7243E_reg_config2/clock_cnt [1]
 CLMS_70_29/C4                                                             f       ES7243E_reg_config2/clock_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.940         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       1.078 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       1.626       2.704         ntclkbufg_6      
 CLMS_70_29/CLK                                                            r       ES7243E_reg_config2/clock_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.074       2.630                          
 clock uncertainty                                       0.000       2.630                          

 Hold time                                              -0.034       2.596                          

 Data required time                                                  2.596                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.596                          
 Data arrival time                                                   2.940                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config2/clock_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config2/clock_cnt[3]/opit_0_L5Q_perm/L0
Path Group  : clk_12M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.704
  Launch Clock Delay      :  2.630
  Clock Pessimism Removal :  -0.074

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       1.059 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       1.571       2.630         ntclkbufg_6      
 CLMS_70_29/CLK                                                            r       ES7243E_reg_config2/clock_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_70_29/Q2                     tco                   0.224       2.854 f       ES7243E_reg_config2/clock_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.086       2.940         ES7243E_reg_config2/clock_cnt [2]
 CLMS_70_29/D0                                                             f       ES7243E_reg_config2/clock_cnt[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   2.940         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       1.078 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       1.626       2.704         ntclkbufg_6      
 CLMS_70_29/CLK                                                            r       ES7243E_reg_config2/clock_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.074       2.630                          
 clock uncertainty                                       0.000       2.630                          

 Hold time                                              -0.079       2.551                          

 Data required time                                                  2.551                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.551                          
 Data arrival time                                                   2.940                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config2/reg_data/iGopDrm/CLKA
Endpoint    : ES7243E_reg_config2/u_i2c_com/reg_sdat/opit_0_L5Q_perm/L4
Path Group  : clock_i2c
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.439
  Launch Clock Delay      :  0.632
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMS_66_29/Q0                                           0.000       0.000 r       ES7243E_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.632       0.632         ES7243E_reg_config2/clock_i2c
 DRM_54_24/CLKA[1]                                                         r       ES7243E_reg_config2/reg_data/iGopDrm/CLKA

 DRM_54_24/QA1[6]                  tco                   2.351       2.983 f       ES7243E_reg_config2/reg_data/iGopDrm/DOA[6]
                                   net (fanout=1)        0.466       3.449         ES7243E_reg_config2/i2c_data [6]
 CLMS_50_37/Y0                     td                    0.320       3.769 r       ES7243E_reg_config2/u_i2c_com/N251_19/gateop_perm/Z
                                   net (fanout=1)        0.444       4.213         ES7243E_reg_config2/u_i2c_com/_N15632
 CLMS_50_29/Y6AB                   td                    0.262       4.475 r       ES7243E_reg_config2/u_i2c_com/N251_26_muxf6/F
                                   net (fanout=1)        0.524       4.999         ES7243E_reg_config2/u_i2c_com/_N15639
 CLMA_58_21/Y1                     td                    0.468       5.467 r       ES7243E_reg_config2/u_i2c_com/N251_28/gateop_perm/Z
                                   net (fanout=1)        0.581       6.048         ES7243E_reg_config2/u_i2c_com/N251
 CLMA_70_20/B4                                                             r       ES7243E_reg_config2/u_i2c_com/reg_sdat/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.048         Logic Levels: 3  
                                                                                   Logic: 3.401ns(62.795%), Route: 2.015ns(37.205%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                       10000.000   10000.000 r                        
 CLMS_66_29/Q0                                           0.000   10000.000 r       ES7243E_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.439   10000.439         ES7243E_reg_config2/clock_i2c
 CLMA_70_20/CLK                                                            r       ES7243E_reg_config2/u_i2c_com/reg_sdat/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000   10000.439                          
 clock uncertainty                                      -0.050   10000.389                          

 Setup time                                             -0.120   10000.269                          

 Data required time                                              10000.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                              10000.269                          
 Data arrival time                                                   6.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                      9994.221                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/reg_data/iGopDrm/CLKA
Endpoint    : ES7243E_reg_config/u_i2c_com/reg_sdat/opit_0_L5Q_perm/L0
Path Group  : clock_i2c
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.425
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMA_58_40/Q1                                           0.000       0.000 r       ES7243E_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.425       0.425         ES7243E_reg_config/clock_i2c
 DRM_54_24/CLKA[0]                                                         r       ES7243E_reg_config/reg_data/iGopDrm/CLKA

 DRM_54_24/QA0[2]                  tco                   2.331       2.756 r       ES7243E_reg_config/reg_data/iGopDrm/DOA[2]
                                   net (fanout=1)        0.581       3.337         ES7243E_reg_config/i2c_data [2]
 CLMS_46_33/Y1                     td                    0.468       3.805 r       ES7243E_reg_config/u_i2c_com/N251_23/gateop_perm/Z
                                   net (fanout=1)        0.411       4.216         ES7243E_reg_config/u_i2c_com/_N21399
 CLMS_50_33/Y6AB                   td                    0.196       4.412 r       ES7243E_reg_config/u_i2c_com/N251_26_muxf6/F
                                   net (fanout=1)        0.409       4.821         ES7243E_reg_config/u_i2c_com/_N21402
 CLMA_50_24/Y0                     td                    0.341       5.162 f       ES7243E_reg_config/u_i2c_com/N251_28/gateop_perm/Z
                                   net (fanout=1)        0.901       6.063         ES7243E_reg_config/u_i2c_com/N251
 CLMS_78_37/D0                                                             f       ES7243E_reg_config/u_i2c_com/reg_sdat/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.063         Logic Levels: 3  
                                                                                   Logic: 3.336ns(59.170%), Route: 2.302ns(40.830%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                       10000.000   10000.000 r                        
 CLMA_58_40/Q1                                           0.000   10000.000 r       ES7243E_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.568   10000.568         ES7243E_reg_config/clock_i2c
 CLMS_78_37/CLK                                                            r       ES7243E_reg_config/u_i2c_com/reg_sdat/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000   10000.568                          
 clock uncertainty                                      -0.050   10000.518                          

 Setup time                                             -0.192   10000.326                          

 Data required time                                              10000.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                              10000.326                          
 Data arrival time                                                   6.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                      9994.263                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/reg_index[0]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config/config_step_reg[0]/opit_0/CE
Path Group  : clock_i2c
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.650  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.326
  Launch Clock Delay      :  0.976
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMA_58_40/Q1                                           0.000       0.000 r       ES7243E_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.976       0.976         ES7243E_reg_config/clock_i2c
 CLMA_74_32/CLK                                                            r       ES7243E_reg_config/reg_index[0]/opit_0_L5Q_perm/CLK

 CLMA_74_32/Q0                     tco                   0.289       1.265 r       ES7243E_reg_config/reg_index[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.432       1.697         ES7243E_reg_config/reg_index [0]
 CLMA_58_32/Y3                     td                    0.287       1.984 r       ES7243E_reg_config/N20_mux2_3/gateop_perm/Z
                                   net (fanout=1)        0.122       2.106         ES7243E_reg_config/_N685
 CLMA_58_32/Y2                     td                    0.487       2.593 r       ES7243E_reg_config/N20_mux5/gateop_perm/Z
                                   net (fanout=5)        0.311       2.904         ES7243E_reg_config/N20
 CLMA_58_25/Y0                     td                    0.196       3.100 f       ES7243E_reg_config/N259/gateop_perm/Z
                                   net (fanout=3)        0.686       3.786         ES7243E_reg_config/N259
 CLMA_66_36/CE                                                             f       ES7243E_reg_config/config_step_reg[0]/opit_0/CE

 Data arrival time                                                   3.786         Logic Levels: 3  
                                                                                   Logic: 1.259ns(44.804%), Route: 1.551ns(55.196%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                       10000.000   10000.000 r                        
 CLMA_58_40/Q1                                           0.000   10000.000 r       ES7243E_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.326   10000.326         ES7243E_reg_config/clock_i2c
 CLMA_66_36/CLK                                                            r       ES7243E_reg_config/config_step_reg[0]/opit_0/CLK
 clock pessimism                                         0.000   10000.326                          
 clock uncertainty                                      -0.050   10000.276                          

 Setup time                                             -0.617    9999.659                          

 Data required time                                               9999.659                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9999.659                          
 Data arrival time                                                   3.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                      9995.873                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config2/reg_index[0]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config2/reg_data/iGopDrm/ADDRA[4]
Path Group  : clock_i2c
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.632
  Launch Clock Delay      :  0.216
  Clock Pessimism Removal :  -0.027

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMS_66_29/Q0                                           0.000       0.000 r       ES7243E_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.216       0.216         ES7243E_reg_config2/clock_i2c
 CLMS_66_33/CLK                                                            r       ES7243E_reg_config2/reg_index[0]/opit_0_L5Q_perm/CLK

 CLMS_66_33/Q0                     tco                   0.222       0.438 f       ES7243E_reg_config2/reg_index[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.517       0.955         ES7243E_reg_config2/reg_index [0]
 DRM_54_24/ADA1[4]                                                         f       ES7243E_reg_config2/reg_data/iGopDrm/ADDRA[4]

 Data arrival time                                                   0.955         Logic Levels: 0  
                                                                                   Logic: 0.222ns(30.041%), Route: 0.517ns(69.959%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMS_66_29/Q0                                           0.000       0.000 r       ES7243E_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.632       0.632         ES7243E_reg_config2/clock_i2c
 DRM_54_24/CLKA[1]                                                         r       ES7243E_reg_config2/reg_data/iGopDrm/CLKA
 clock pessimism                                        -0.027       0.605                          
 clock uncertainty                                       0.000       0.605                          

 Hold time                                               0.210       0.815                          

 Data required time                                                  0.815                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.815                          
 Data arrival time                                                   0.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.140                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config2/reg_index[4]/opit_0_A2Q21/CLK
Endpoint    : ES7243E_reg_config2/reg_data/iGopDrm/ADDRA[8]
Path Group  : clock_i2c
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.632
  Launch Clock Delay      :  0.444
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMS_66_29/Q0                                           0.000       0.000 r       ES7243E_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.444       0.444         ES7243E_reg_config2/clock_i2c
 CLMA_58_29/CLK                                                            r       ES7243E_reg_config2/reg_index[4]/opit_0_A2Q21/CLK

 CLMA_58_29/Q3                     tco                   0.221       0.665 f       ES7243E_reg_config2/reg_index[4]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.334       0.999         ES7243E_reg_config2/reg_index [4]
 DRM_54_24/ADA1[8]                                                         f       ES7243E_reg_config2/reg_data/iGopDrm/ADDRA[8]

 Data arrival time                                                   0.999         Logic Levels: 0  
                                                                                   Logic: 0.221ns(39.820%), Route: 0.334ns(60.180%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMS_66_29/Q0                                           0.000       0.000 r       ES7243E_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.632       0.632         ES7243E_reg_config2/clock_i2c
 DRM_54_24/CLKA[1]                                                         r       ES7243E_reg_config2/reg_data/iGopDrm/CLKA
 clock pessimism                                         0.000       0.632                          
 clock uncertainty                                       0.000       0.632                          

 Hold time                                               0.210       0.842                          

 Data required time                                                  0.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.842                          
 Data arrival time                                                   0.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.157                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config2/reg_index[2]/opit_0_A2Q21/CLK
Endpoint    : ES7243E_reg_config2/reg_data/iGopDrm/ADDRA[6]
Path Group  : clock_i2c
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.188  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.632
  Launch Clock Delay      :  0.444
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMS_66_29/Q0                                           0.000       0.000 r       ES7243E_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.444       0.444         ES7243E_reg_config2/clock_i2c
 CLMA_58_29/CLK                                                            r       ES7243E_reg_config2/reg_index[2]/opit_0_A2Q21/CLK

 CLMA_58_29/Q1                     tco                   0.224       0.668 f       ES7243E_reg_config2/reg_index[2]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.340       1.008         ES7243E_reg_config2/reg_index [2]
 DRM_54_24/ADA1[6]                                                         f       ES7243E_reg_config2/reg_data/iGopDrm/ADDRA[6]

 Data arrival time                                                   1.008         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.716%), Route: 0.340ns(60.284%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMS_66_29/Q0                                           0.000       0.000 r       ES7243E_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.632       0.632         ES7243E_reg_config2/clock_i2c
 DRM_54_24/CLKA[1]                                                         r       ES7243E_reg_config2/reg_data/iGopDrm/CLKA
 clock pessimism                                         0.000       0.632                          
 clock uncertainty                                       0.000       0.632                          

 Hold time                                               0.210       0.842                          

 Data required time                                                  0.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.842                          
 Data arrival time                                                   1.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.166                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_A2Q21/CLK
Endpoint    : ES8156_reg_config2/reg_data_doreg[2]/opit_0_L5Q_perm/CE
Path Group  : clock_i2c
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.355  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.341
  Launch Clock Delay      :  2.696
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                        1419999.620
                                                               1419999.620 r                        
 PLL_158_179/CLK_OUT0                                    0.000 1419999.620 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078 1420000.698         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000 1420000.698 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       1.618 1420002.316         ntclkbufg_6      
 CLMA_74_48/CLK                                                            r       rstn_1ms[14]/opit_0_A2Q21/CLK

 CLMA_74_48/Q0                     tco                   0.289 1420002.605 r       rstn_1ms[14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.499 1420003.104         rstn_1ms[13]     
 CLMS_66_41/Y3                     td                    0.468 1420003.572 r       N204_11/gateop_perm/Z
                                   net (fanout=3)        0.402 1420003.974         _N38637          
 CLMA_62_36/Y2                     td                    0.322 1420004.296 r       N204_19/gateop_perm/Z
                                   net (fanout=3)        0.404 1420004.700         rstn_out         
 CLMS_62_41/Y2                     td                    0.341 1420005.041 f       ES8156_reg_config2/N270_3/gateop_perm/Z
                                   net (fanout=14)       0.251 1420005.292         ES8156_reg_config2/N270
 CLMA_66_44/CE                                                             f       ES8156_reg_config2/reg_data_doreg[2]/opit_0_L5Q_perm/CE

 Data arrival time                                             1420005.292         Logic Levels: 3  
                                                                                   Logic: 1.420ns(47.715%), Route: 1.556ns(52.285%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1420000.000
                                                               1420000.000 r                        
 CLMS_66_29/Q1                                           0.000 1420000.000 r       ES8156_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.341 1420000.341         ES8156_reg_config2/clock_i2c
 CLMA_66_44/CLK                                                            r       ES8156_reg_config2/reg_data_doreg[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000 1420000.341                          
 clock uncertainty                                      -0.050 1420000.291                          

 Setup time                                             -0.617 1419999.674                          

 Data required time                                            1419999.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1419999.674                          
 Data arrival time                                             1420005.292                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.618                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_A2Q21/CLK
Endpoint    : ES8156_reg_config2/reg_data_doreg[3]/opit_0_L5Q_perm/CE
Path Group  : clock_i2c
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.355  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.341
  Launch Clock Delay      :  2.696
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                        1419999.620
                                                               1419999.620 r                        
 PLL_158_179/CLK_OUT0                                    0.000 1419999.620 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078 1420000.698         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000 1420000.698 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       1.618 1420002.316         ntclkbufg_6      
 CLMA_74_48/CLK                                                            r       rstn_1ms[14]/opit_0_A2Q21/CLK

 CLMA_74_48/Q0                     tco                   0.289 1420002.605 r       rstn_1ms[14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.499 1420003.104         rstn_1ms[13]     
 CLMS_66_41/Y3                     td                    0.468 1420003.572 r       N204_11/gateop_perm/Z
                                   net (fanout=3)        0.402 1420003.974         _N38637          
 CLMA_62_36/Y2                     td                    0.322 1420004.296 r       N204_19/gateop_perm/Z
                                   net (fanout=3)        0.404 1420004.700         rstn_out         
 CLMS_62_41/Y2                     td                    0.341 1420005.041 f       ES8156_reg_config2/N270_3/gateop_perm/Z
                                   net (fanout=14)       0.251 1420005.292         ES8156_reg_config2/N270
 CLMA_66_44/CE                                                             f       ES8156_reg_config2/reg_data_doreg[3]/opit_0_L5Q_perm/CE

 Data arrival time                                             1420005.292         Logic Levels: 3  
                                                                                   Logic: 1.420ns(47.715%), Route: 1.556ns(52.285%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1420000.000
                                                               1420000.000 r                        
 CLMS_66_29/Q1                                           0.000 1420000.000 r       ES8156_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.341 1420000.341         ES8156_reg_config2/clock_i2c
 CLMA_66_44/CLK                                                            r       ES8156_reg_config2/reg_data_doreg[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000 1420000.341                          
 clock uncertainty                                      -0.050 1420000.291                          

 Setup time                                             -0.617 1419999.674                          

 Data required time                                            1419999.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1419999.674                          
 Data arrival time                                             1420005.292                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.618                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_A2Q21/CLK
Endpoint    : ES8156_reg_config2/reg_data_doreg[4]/opit_0_L5Q_perm/CE
Path Group  : clock_i2c
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.355  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.341
  Launch Clock Delay      :  2.696
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                        1419999.620
                                                               1419999.620 r                        
 PLL_158_179/CLK_OUT0                                    0.000 1419999.620 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078 1420000.698         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000 1420000.698 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       1.618 1420002.316         ntclkbufg_6      
 CLMA_74_48/CLK                                                            r       rstn_1ms[14]/opit_0_A2Q21/CLK

 CLMA_74_48/Q0                     tco                   0.289 1420002.605 r       rstn_1ms[14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.499 1420003.104         rstn_1ms[13]     
 CLMS_66_41/Y3                     td                    0.468 1420003.572 r       N204_11/gateop_perm/Z
                                   net (fanout=3)        0.402 1420003.974         _N38637          
 CLMA_62_36/Y2                     td                    0.322 1420004.296 r       N204_19/gateop_perm/Z
                                   net (fanout=3)        0.404 1420004.700         rstn_out         
 CLMS_62_41/Y2                     td                    0.341 1420005.041 f       ES8156_reg_config2/N270_3/gateop_perm/Z
                                   net (fanout=14)       0.251 1420005.292         ES8156_reg_config2/N270
 CLMS_66_45/CE                                                             f       ES8156_reg_config2/reg_data_doreg[4]/opit_0_L5Q_perm/CE

 Data arrival time                                             1420005.292         Logic Levels: 3  
                                                                                   Logic: 1.420ns(47.715%), Route: 1.556ns(52.285%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1420000.000
                                                               1420000.000 r                        
 CLMS_66_29/Q1                                           0.000 1420000.000 r       ES8156_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.341 1420000.341         ES8156_reg_config2/clock_i2c
 CLMS_66_45/CLK                                                            r       ES8156_reg_config2/reg_data_doreg[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000 1420000.341                          
 clock uncertainty                                      -0.050 1420000.291                          

 Setup time                                             -0.617 1419999.674                          

 Data required time                                            1419999.674                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1419999.674                          
 Data arrival time                                             1420005.292                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.618                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[2]/opit_0_A2Q21/CLK
Endpoint    : ES7243E_reg_config2/reg_data/iGopDrm/CEA
Path Group  : clock_i2c
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.996  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.632
  Launch Clock Delay      :  2.628
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                        1170000.260
                                                               1170000.260 r                        
 PLL_158_179/CLK_OUT0                                    0.000 1170000.260 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059 1170001.319         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000 1170001.319 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       1.569 1170002.888         ntclkbufg_6      
 CLMA_74_36/CLK                                                            r       rstn_1ms[2]/opit_0_A2Q21/CLK

 CLMA_74_36/Q1                     tco                   0.224 1170003.112 f       rstn_1ms[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.217 1170003.329         rstn_1ms[2]      
 CLMS_74_33/Y1                     td                    0.163 1170003.492 r       N204_18/gateop_perm/Z
                                   net (fanout=5)        0.350 1170003.842         _N38644          
 CLMA_58_32/Y1                     td                    0.156 1170003.998 f       ES7243E_reg_config2/N318_3/gateop_perm/Z
                                   net (fanout=1)        0.225 1170004.223         ES7243E_reg_config2/N318
 DRM_54_24/CEA[1]                                                          f       ES7243E_reg_config2/reg_data/iGopDrm/CEA

 Data arrival time                                             1170004.223         Logic Levels: 2  
                                                                                   Logic: 0.543ns(40.674%), Route: 0.792ns(59.326%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1170000.000
                                                               1170000.000 r                        
 CLMS_66_29/Q0                                           0.000 1170000.000 r       ES7243E_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.632 1170000.632         ES7243E_reg_config2/clock_i2c
 DRM_54_24/CLKA[1]                                                         r       ES7243E_reg_config2/reg_data/iGopDrm/CLKA
 clock pessimism                                         0.000 1170000.632                          
 clock uncertainty                                       0.050 1170000.682                          

 Hold time                                              -0.010 1170000.672                          

 Data required time                                            1170000.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1170000.672                          
 Data arrival time                                             1170004.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.551                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[2]/opit_0_A2Q21/CLK
Endpoint    : ES8156_reg_config/reg_index[1]/opit_0_L5Q_perm/RS
Path Group  : clock_i2c
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.862  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.766
  Launch Clock Delay      :  2.628
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                        1170000.260
                                                               1170000.260 r                        
 PLL_158_179/CLK_OUT0                                    0.000 1170000.260 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059 1170001.319         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000 1170001.319 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       1.569 1170002.888         ntclkbufg_6      
 CLMA_74_36/CLK                                                            r       rstn_1ms[2]/opit_0_A2Q21/CLK

 CLMA_74_36/Q1                     tco                   0.224 1170003.112 f       rstn_1ms[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.217 1170003.329         rstn_1ms[2]      
 CLMS_74_33/Y1                     td                    0.156 1170003.485 f       N204_18/gateop_perm/Z
                                   net (fanout=5)        0.318 1170003.803         _N38644          
 CLMS_74_37/Y2                     td                    0.155 1170003.958 f       ES7243E_reg_config/N14/gateop_perm/Z
                                   net (fanout=67)       0.188 1170004.146         ES7243E_reg_config/N14_rnmt
 CLMS_74_37/RS                                                             f       ES8156_reg_config/reg_index[1]/opit_0_L5Q_perm/RS

 Data arrival time                                             1170004.146         Logic Levels: 2  
                                                                                   Logic: 0.535ns(42.528%), Route: 0.723ns(57.472%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1170000.000
                                                               1170000.000 r                        
 CLMA_58_40/Q0                                           0.000 1170000.000 r       ES8156_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.766 1170000.766         ES8156_reg_config/clock_i2c
 CLMS_74_37/CLK                                                            r       ES8156_reg_config/reg_index[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000 1170000.766                          
 clock uncertainty                                       0.050 1170000.816                          

 Hold time                                              -0.266 1170000.550                          

 Data required time                                            1170000.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1170000.550                          
 Data arrival time                                             1170004.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.596                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[2]/opit_0_A2Q21/CLK
Endpoint    : ES8156_reg_config/reg_index[4]/opit_0_L5Q_perm/RS
Path Group  : clock_i2c
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.862  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.766
  Launch Clock Delay      :  2.628
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                        1170000.260
                                                               1170000.260 r                        
 PLL_158_179/CLK_OUT0                                    0.000 1170000.260 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059 1170001.319         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000 1170001.319 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       1.569 1170002.888         ntclkbufg_6      
 CLMA_74_36/CLK                                                            r       rstn_1ms[2]/opit_0_A2Q21/CLK

 CLMA_74_36/Q1                     tco                   0.224 1170003.112 f       rstn_1ms[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.217 1170003.329         rstn_1ms[2]      
 CLMS_74_33/Y1                     td                    0.156 1170003.485 f       N204_18/gateop_perm/Z
                                   net (fanout=5)        0.318 1170003.803         _N38644          
 CLMS_74_37/Y2                     td                    0.155 1170003.958 f       ES7243E_reg_config/N14/gateop_perm/Z
                                   net (fanout=67)       0.188 1170004.146         ES7243E_reg_config/N14_rnmt
 CLMS_74_37/RS                                                             f       ES8156_reg_config/reg_index[4]/opit_0_L5Q_perm/RS

 Data arrival time                                             1170004.146         Logic Levels: 2  
                                                                                   Logic: 0.535ns(42.528%), Route: 0.723ns(57.472%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1170000.000
                                                               1170000.000 r                        
 CLMA_58_40/Q0                                           0.000 1170000.000 r       ES8156_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.766 1170000.766         ES8156_reg_config/clock_i2c
 CLMS_74_37/CLK                                                            r       ES8156_reg_config/reg_index[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000 1170000.766                          
 clock uncertainty                                       0.050 1170000.816                          

 Hold time                                              -0.266 1170000.550                          

 Data required time                                            1170000.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1170000.550                          
 Data arrival time                                             1170004.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.596                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/rdata[7]/opit_0/CLK
Endpoint    : ES8156_i2s_tx/sr[7]/opit_0_inv_L5Q_perm/L1
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.771
  Launch Clock Delay      :  5.562
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.624       5.562         ntclkbufg_5      
 CLMS_74_69/CLK                                                            r       i2s_loop/rdata[7]/opit_0/CLK

 CLMS_74_69/Q0                     tco                   0.289       5.851 r       i2s_loop/rdata[7]/opit_0/Q
                                   net (fanout=2)        0.786       6.637         rdata[7]         
 CLMA_90_60/D1                                                             r       ES8156_i2s_tx/sr[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.637         Logic Levels: 0  
                                                                                   Logic: 0.289ns(26.884%), Route: 0.786ns(73.116%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.142     326.733 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.733         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     326.815 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.924     329.739         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     329.739 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.552     331.291         ntclkbufg_7      
 CLMA_90_60/CLK                                                            f       ES8156_i2s_tx/sr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000     331.291                          
 clock uncertainty                                      -0.050     331.241                          

 Setup time                                             -0.172     331.069                          

 Data required time                                                331.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                331.069                          
 Data arrival time                                                   6.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.432                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/rdata[5]/opit_0/CLK
Endpoint    : ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/L2
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.200  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.771
  Launch Clock Delay      :  5.571
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.633       5.571         ntclkbufg_5      
 CLMS_78_69/CLK                                                            r       i2s_loop/rdata[5]/opit_0/CLK

 CLMS_78_69/Y0                     tco                   0.375       5.946 r       i2s_loop/rdata[5]/opit_0/Q
                                   net (fanout=2)        0.499       6.445         rdata[5]         
 CLMA_90_60/C2                                                             r       ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.445         Logic Levels: 0  
                                                                                   Logic: 0.375ns(42.906%), Route: 0.499ns(57.094%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.142     326.733 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.733         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     326.815 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.924     329.739         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     329.739 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.552     331.291         ntclkbufg_7      
 CLMA_90_60/CLK                                                            f       ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000     331.291                          
 clock uncertainty                                      -0.050     331.241                          

 Setup time                                             -0.351     330.890                          

 Data required time                                                330.890                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.890                          
 Data arrival time                                                   6.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.445                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/rdata[0]/opit_0/CLK
Endpoint    : ES8156_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/L0
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.214  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.785
  Launch Clock Delay      :  5.571
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.633       5.571         ntclkbufg_5      
 CLMS_78_69/CLK                                                            r       i2s_loop/rdata[0]/opit_0/CLK

 CLMS_78_69/Q2                     tco                   0.290       5.861 r       i2s_loop/rdata[0]/opit_0/Q
                                   net (fanout=2)        0.784       6.645         rdata[0]         
 CLMA_66_48/A0                                                             r       ES8156_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.645         Logic Levels: 0  
                                                                                   Logic: 0.290ns(27.002%), Route: 0.784ns(72.998%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.142     326.733 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.733         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     326.815 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.924     329.739         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     329.739 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.566     331.305         ntclkbufg_7      
 CLMA_66_48/CLK                                                            f       ES8156_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000     331.305                          
 clock uncertainty                                      -0.050     331.255                          

 Setup time                                             -0.155     331.100                          

 Data required time                                                331.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                331.100                          
 Data arrival time                                                   6.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.455                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/ldata[8]/opit_0/CLK
Endpoint    : ES8156_i2s_tx/sr[8]/opit_0_inv_L5Q_perm/L1
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  5.248
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 Y11                                                     0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078     651.118         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047     652.165 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     652.165         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048     652.213 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486     654.699         _N103            
 USCM_84_111/CLK_USCM              td                    0.000     654.699 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.589     656.288         ntclkbufg_5      
 CLMA_78_60/CLK                                                            r       i2s_loop/ldata[8]/opit_0/CLK

 CLMA_78_60/Q3                     tco                   0.221     656.509 f       i2s_loop/ldata[8]/opit_0/Q
                                   net (fanout=1)        0.084     656.593         ldata[8]         
 CLMS_78_61/C1                                                             f       ES8156_i2s_tx/sr[8]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                 656.593         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.367     326.958 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.958         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127     327.085 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218     330.303         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     330.303 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.670     331.973         ntclkbufg_7      
 CLMS_78_61/CLK                                                            f       ES8156_i2s_tx/sr[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000     331.973                          
 clock uncertainty                                       0.050     332.023                          

 Hold time                                              -0.100     331.923                          

 Data required time                                                331.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                331.923                          
 Data arrival time                                                 656.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.670                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/ldata[6]/opit_0/CLK
Endpoint    : ES8156_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/L0
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  5.248
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 Y11                                                     0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078     651.118         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047     652.165 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     652.165         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048     652.213 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486     654.699         _N103            
 USCM_84_111/CLK_USCM              td                    0.000     654.699 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.589     656.288         ntclkbufg_5      
 CLMA_78_60/CLK                                                            r       i2s_loop/ldata[6]/opit_0/CLK

 CLMA_78_60/Y0                     tco                   0.284     656.572 f       i2s_loop/ldata[6]/opit_0/Q
                                   net (fanout=1)        0.084     656.656         ldata[6]         
 CLMS_78_61/A0                                                             f       ES8156_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 656.656         Logic Levels: 0  
                                                                                   Logic: 0.284ns(77.174%), Route: 0.084ns(22.826%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.367     326.958 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.958         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127     327.085 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218     330.303         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     330.303 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.670     331.973         ntclkbufg_7      
 CLMS_78_61/CLK                                                            f       ES8156_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000     331.973                          
 clock uncertainty                                       0.050     332.023                          

 Hold time                                              -0.074     331.949                          

 Data required time                                                331.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                331.949                          
 Data arrival time                                                 656.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.707                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/ldata[9]/opit_0/CLK
Endpoint    : ES8156_i2s_tx/sr[9]/opit_0_inv_L5Q_perm/L4
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.214  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  5.239
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 Y11                                                     0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078     651.118         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047     652.165 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     652.165         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048     652.213 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486     654.699         _N103            
 USCM_84_111/CLK_USCM              td                    0.000     654.699 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.580     656.279         ntclkbufg_5      
 CLMS_74_61/CLK                                                            r       i2s_loop/ldata[9]/opit_0/CLK

 CLMS_74_61/Q0                     tco                   0.222     656.501 f       i2s_loop/ldata[9]/opit_0/Q
                                   net (fanout=1)        0.216     656.717         ldata[9]         
 CLMS_78_61/D4                                                             f       ES8156_i2s_tx/sr[9]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                 656.717         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.685%), Route: 0.216ns(49.315%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.367     326.958 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.958         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127     327.085 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218     330.303         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     330.303 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.670     331.973         ntclkbufg_7      
 CLMS_78_61/CLK                                                            f       ES8156_i2s_tx/sr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000     331.973                          
 clock uncertainty                                       0.050     332.023                          

 Hold time                                              -0.014     332.009                          

 Data required time                                                332.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                332.009                          
 Data arrival time                                                 656.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.708                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK
Endpoint    : ES8156_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/L3
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.771
  Launch Clock Delay      :  6.214
  Clock Pessimism Removal :  0.424

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.254       1.325 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.172       4.623         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000       4.623 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.591       6.214         ntclkbufg_7      
 CLMS_62_41/CLK                                                            r       ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK

 CLMS_62_41/Q1                     tco                   0.289       6.503 f       ES8156_i2s_tx/ws_d[1]/opit_0_inv/Q
                                   net (fanout=16)       1.105       7.608         ES8156_i2s_tx/ws_d [1]
 CLMA_94_60/A3                                                             f       ES8156_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   7.608         Logic Levels: 0  
                                                                                   Logic: 0.289ns(20.732%), Route: 1.105ns(79.268%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.142     326.733 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.733         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     326.815 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.924     329.739         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     329.739 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.552     331.291         ntclkbufg_7      
 CLMA_94_60/CLK                                                            f       ES8156_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.424     331.715                          
 clock uncertainty                                      -0.050     331.665                          

 Setup time                                             -0.373     331.292                          

 Data required time                                                331.292                          
----------------------------------------------------------------------------------------------------
 Data required time                                                331.292                          
 Data arrival time                                                   7.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       323.684                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK
Endpoint    : ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/L3
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.771
  Launch Clock Delay      :  6.214
  Clock Pessimism Removal :  0.424

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.254       1.325 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.172       4.623         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000       4.623 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.591       6.214         ntclkbufg_7      
 CLMS_62_41/CLK                                                            r       ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK

 CLMS_62_41/Q1                     tco                   0.289       6.503 f       ES8156_i2s_tx/ws_d[1]/opit_0_inv/Q
                                   net (fanout=16)       0.957       7.460         ES8156_i2s_tx/ws_d [1]
 CLMA_90_60/C3                                                             f       ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   7.460         Logic Levels: 0  
                                                                                   Logic: 0.289ns(23.194%), Route: 0.957ns(76.806%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.142     326.733 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.733         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     326.815 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.924     329.739         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     329.739 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.552     331.291         ntclkbufg_7      
 CLMA_90_60/CLK                                                            f       ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.424     331.715                          
 clock uncertainty                                      -0.050     331.665                          

 Setup time                                             -0.373     331.292                          

 Data required time                                                331.292                          
----------------------------------------------------------------------------------------------------
 Data required time                                                331.292                          
 Data arrival time                                                   7.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       323.832                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK
Endpoint    : ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/L3
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.771
  Launch Clock Delay      :  6.214
  Clock Pessimism Removal :  0.424

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.254       1.325 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.172       4.623         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000       4.623 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.591       6.214         ntclkbufg_7      
 CLMS_62_41/CLK                                                            r       ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK

 CLMS_62_41/Q1                     tco                   0.289       6.503 f       ES8156_i2s_tx/ws_d[1]/opit_0_inv/Q
                                   net (fanout=16)       0.949       7.452         ES8156_i2s_tx/ws_d [1]
 CLMA_90_60/B3                                                             f       ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   7.452         Logic Levels: 0  
                                                                                   Logic: 0.289ns(23.344%), Route: 0.949ns(76.656%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.142     326.733 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.733         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     326.815 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.924     329.739         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     329.739 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.552     331.291         ntclkbufg_7      
 CLMA_90_60/CLK                                                            f       ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.424     331.715                          
 clock uncertainty                                      -0.050     331.665                          

 Setup time                                             -0.346     331.319                          

 Data required time                                                331.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                331.319                          
 Data arrival time                                                   7.452                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       323.867                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[10]/opit_0_inv_L5Q_perm/L0
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  5.829
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.142     326.733 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.733         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     326.815 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.924     329.739         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     329.739 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.610     331.349         ntclkbufg_7      
 CLMS_78_61/CLK                                                            f       ES8156_i2s_tx/sr[9]/opit_0_inv_L5Q_perm/CLK

 CLMS_78_61/Q3                     tco                   0.221     331.570 f       ES8156_i2s_tx/sr[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084     331.654         ES8156_i2s_tx/sr [9]
 CLMS_78_61/B0                                                             f       ES8156_i2s_tx/sr[10]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 331.654         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.367     326.958 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.958         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127     327.085 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218     330.303         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     330.303 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.670     331.973         ntclkbufg_7      
 CLMS_78_61/CLK                                                            f       ES8156_i2s_tx/sr[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.623     331.350                          
 clock uncertainty                                       0.000     331.350                          

 Hold time                                              -0.060     331.290                          

 Data required time                                                331.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                331.290                          
 Data arrival time                                                 331.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/L0
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.393
  Launch Clock Delay      :  5.771
  Clock Pessimism Removal :  -0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.142     326.733 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.733         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     326.815 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.924     329.739         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     329.739 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.552     331.291         ntclkbufg_7      
 CLMA_90_60/CLK                                                            f       ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_60/Q1                     tco                   0.224     331.515 f       ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084     331.599         ES8156_i2s_tx/sr [4]
 CLMA_90_60/C0                                                             f       ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 331.599         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.367     326.958 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.958         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127     327.085 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218     330.303         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     330.303 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.610     331.913         ntclkbufg_7      
 CLMA_90_60/CLK                                                            f       ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.622     331.291                          
 clock uncertainty                                       0.000     331.291                          

 Hold time                                              -0.073     331.218                          

 Data required time                                                331.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                331.218                          
 Data arrival time                                                 331.599                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.381                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[13]/opit_0_inv_L5Q_perm/L1
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.436
  Launch Clock Delay      :  5.812
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.142     326.733 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.733         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     326.815 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.924     329.739         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     329.739 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.593     331.332         ntclkbufg_7      
 CLMA_78_48/CLK                                                            f       ES8156_i2s_tx/sr[12]/opit_0_inv_L5Q_perm/CLK

 CLMA_78_48/Q1                     tco                   0.224     331.556 f       ES8156_i2s_tx/sr[12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084     331.640         ES8156_i2s_tx/sr [12]
 CLMA_78_48/D1                                                             f       ES8156_i2s_tx/sr[13]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                 331.640         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.367     326.958 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.958         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127     327.085 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218     330.303         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     330.303 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.653     331.956         ntclkbufg_7      
 CLMA_78_48/CLK                                                            f       ES8156_i2s_tx/sr[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.623     331.333                          
 clock uncertainty                                       0.000     331.333                          

 Hold time                                              -0.085     331.248                          

 Data required time                                                331.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                331.248                          
 Data arrival time                                                 331.640                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.392                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_dac2_i2s_tx/ws_d[0]/opit_0_inv/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[13]/opit_0_inv_L5Q_perm/L3
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.321
  Launch Clock Delay      :  5.644
  Clock Pessimism Removal :  0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 U9                                                      0.000       0.000 r       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047       0.047         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    1.254       1.301 r       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.126       1.427 r       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.599       4.026         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000       4.026 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.618       5.644         ntclkbufg_8      
 CLMS_74_49/CLK                                                            r       ES8156_dac2_i2s_tx/ws_d[0]/opit_0_inv/CLK

 CLMS_74_49/Q1                     tco                   0.291       5.935 r       ES8156_dac2_i2s_tx/ws_d[0]/opit_0_inv/Q
                                   net (fanout=17)       0.789       6.724         ES8156_dac2_i2s_tx/ws_d [0]
 CLMA_78_28/B3                                                             r       ES8156_dac2_i2s_tx/sr[13]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.724         Logic Levels: 0  
                                                                                   Logic: 0.291ns(26.944%), Route: 0.789ns(73.056%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    1.142     326.709 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.709         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.082     326.791 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.440     329.231         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     329.231 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.610     330.841         ntclkbufg_8      
 CLMA_78_28/CLK                                                            f       ES8156_dac2_i2s_tx/sr[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.335     331.176                          
 clock uncertainty                                      -0.050     331.126                          

 Setup time                                             -0.337     330.789                          

 Data required time                                                330.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.789                          
 Data arrival time                                                   6.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.065                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_dac2_i2s_tx/ws_d[1]/opit_0_inv/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[14]/opit_0_inv_L5Q_perm/L3
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.321
  Launch Clock Delay      :  5.644
  Clock Pessimism Removal :  0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 U9                                                      0.000       0.000 r       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047       0.047         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    1.254       1.301 r       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.126       1.427 r       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.599       4.026         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000       4.026 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.618       5.644         ntclkbufg_8      
 CLMS_74_49/CLK                                                            r       ES8156_dac2_i2s_tx/ws_d[1]/opit_0_inv/CLK

 CLMS_74_49/Q0                     tco                   0.287       5.931 f       ES8156_dac2_i2s_tx/ws_d[1]/opit_0_inv/Q
                                   net (fanout=16)       0.605       6.536         ES8156_dac2_i2s_tx/ws_d [1]
 CLMA_78_28/C3                                                             f       ES8156_dac2_i2s_tx/sr[14]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.536         Logic Levels: 0  
                                                                                   Logic: 0.287ns(32.175%), Route: 0.605ns(67.825%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    1.142     326.709 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.709         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.082     326.791 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.440     329.231         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     329.231 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.610     330.841         ntclkbufg_8      
 CLMA_78_28/CLK                                                            f       ES8156_dac2_i2s_tx/sr[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.335     331.176                          
 clock uncertainty                                      -0.050     331.126                          

 Setup time                                             -0.373     330.753                          

 Data required time                                                330.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.753                          
 Data arrival time                                                   6.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.217                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_dac2_i2s_tx/ws_d[0]/opit_0_inv/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[8]/opit_0_inv_L5Q_perm/L3
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.303
  Launch Clock Delay      :  5.644
  Clock Pessimism Removal :  0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 U9                                                      0.000       0.000 r       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047       0.047         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    1.254       1.301 r       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.126       1.427 r       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.599       4.026         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000       4.026 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.618       5.644         ntclkbufg_8      
 CLMS_74_49/CLK                                                            r       ES8156_dac2_i2s_tx/ws_d[0]/opit_0_inv/CLK

 CLMS_74_49/Q1                     tco                   0.289       5.933 f       ES8156_dac2_i2s_tx/ws_d[0]/opit_0_inv/Q
                                   net (fanout=17)       0.565       6.498         ES8156_dac2_i2s_tx/ws_d [0]
 CLMS_70_61/C3                                                             f       ES8156_dac2_i2s_tx/sr[8]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.498         Logic Levels: 0  
                                                                                   Logic: 0.289ns(33.841%), Route: 0.565ns(66.159%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    1.142     326.709 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.709         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.082     326.791 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.440     329.231         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     329.231 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.592     330.823         ntclkbufg_8      
 CLMS_70_61/CLK                                                            f       ES8156_dac2_i2s_tx/sr[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.335     331.158                          
 clock uncertainty                                      -0.050     331.108                          

 Setup time                                             -0.373     330.735                          

 Data required time                                                330.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.735                          
 Data arrival time                                                   6.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.237                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_dac2_i2s_tx/sr[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/L0
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.872
  Launch Clock Delay      :  5.321
  Clock Pessimism Removal :  -0.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    1.142     326.709 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.709         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.082     326.791 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.440     329.231         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     329.231 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.610     330.841         ntclkbufg_8      
 CLMA_78_28/CLK                                                            f       ES8156_dac2_i2s_tx/sr[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_78_28/Q2                     tco                   0.224     331.065 f       ES8156_dac2_i2s_tx/sr[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084     331.149         ES8156_dac2_i2s_tx/sr [14]
 CLMA_78_28/D0                                                             f       ES8156_dac2_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 331.149         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    1.367     326.934 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.934         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.127     327.061 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.661     329.722         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     329.722 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.670     331.392         ntclkbufg_8      
 CLMA_78_28/CLK                                                            f       ES8156_dac2_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.550     330.842                          
 clock uncertainty                                       0.000     330.842                          

 Hold time                                              -0.059     330.783                          

 Data required time                                                330.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.783                          
 Data arrival time                                                 331.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.366                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_dac2_i2s_tx/sr[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[9]/opit_0_inv_L5Q_perm/L0
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.853
  Launch Clock Delay      :  5.303
  Clock Pessimism Removal :  -0.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    1.142     326.709 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.709         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.082     326.791 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.440     329.231         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     329.231 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.592     330.823         ntclkbufg_8      
 CLMS_70_61/CLK                                                            f       ES8156_dac2_i2s_tx/sr[8]/opit_0_inv_L5Q_perm/CLK

 CLMS_70_61/Q2                     tco                   0.224     331.047 f       ES8156_dac2_i2s_tx/sr[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084     331.131         ES8156_dac2_i2s_tx/sr [8]
 CLMS_70_61/D0                                                             f       ES8156_dac2_i2s_tx/sr[9]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 331.131         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    1.367     326.934 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.934         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.127     327.061 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.661     329.722         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     329.722 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.651     331.373         ntclkbufg_8      
 CLMS_70_61/CLK                                                            f       ES8156_dac2_i2s_tx/sr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.550     330.823                          
 clock uncertainty                                       0.000     330.823                          

 Hold time                                              -0.059     330.764                          

 Data required time                                                330.764                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.764                          
 Data arrival time                                                 331.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.367                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_dac2_i2s_tx/sr[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[14]/opit_0_inv_L5Q_perm/L0
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.872
  Launch Clock Delay      :  5.321
  Clock Pessimism Removal :  -0.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    1.142     326.709 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.709         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.082     326.791 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.440     329.231         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     329.231 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.610     330.841         ntclkbufg_8      
 CLMA_78_28/CLK                                                            f       ES8156_dac2_i2s_tx/sr[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_78_28/Q1                     tco                   0.224     331.065 f       ES8156_dac2_i2s_tx/sr[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084     331.149         ES8156_dac2_i2s_tx/sr [13]
 CLMA_78_28/C0                                                             f       ES8156_dac2_i2s_tx/sr[14]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 331.149         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    1.367     326.934 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.934         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.127     327.061 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.661     329.722         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     329.722 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.670     331.392         ntclkbufg_8      
 CLMA_78_28/CLK                                                            f       ES8156_dac2_i2s_tx/sr[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.550     330.842                          
 clock uncertainty                                       0.000     330.842                          

 Hold time                                              -0.073     330.769                          

 Data required time                                                330.769                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.769                          
 Data arrival time                                                 331.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[0]/opit_0_inv/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/L4
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.298
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.585       5.523         ntclkbufg_5      
 CLMA_90_37/CLK                                                            r       ES7243_i2s_rx/data[0]/opit_0_inv/CLK

 CLMA_90_37/Q1                     tco                   0.291       5.814 r       ES7243_i2s_rx/data[0]/opit_0_inv/Q
                                   net (fanout=3)        0.972       6.786         rx_data[0]       
 CLMS_70_57/D4                                                             r       ES8156_dac2_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.786         Logic Levels: 0  
                                                                                   Logic: 0.291ns(23.040%), Route: 0.972ns(76.960%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    1.142     326.709 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.709         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.082     326.791 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.440     329.231         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     329.231 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.587     330.818         ntclkbufg_8      
 CLMS_70_57/CLK                                                            f       ES8156_dac2_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000     330.818                          
 clock uncertainty                                      -0.050     330.768                          

 Setup time                                             -0.080     330.688                          

 Data required time                                                330.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.688                          
 Data arrival time                                                   6.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       323.902                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[12]/opit_0_inv/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[12]/opit_0_inv_L5Q_perm/L1
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.321
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.585       5.523         ntclkbufg_5      
 CLMA_90_37/CLK                                                            r       ES7243_i2s_rx/data[12]/opit_0_inv/CLK

 CLMA_90_37/Q2                     tco                   0.290       5.813 r       ES7243_i2s_rx/data[12]/opit_0_inv/Q
                                   net (fanout=3)        0.619       6.432         rx_data[12]      
 CLMA_78_28/A1                                                             r       ES8156_dac2_i2s_tx/sr[12]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.432         Logic Levels: 0  
                                                                                   Logic: 0.290ns(31.903%), Route: 0.619ns(68.097%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    1.142     326.709 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.709         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.082     326.791 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.440     329.231         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     329.231 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.610     330.841         ntclkbufg_8      
 CLMA_78_28/CLK                                                            f       ES8156_dac2_i2s_tx/sr[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000     330.841                          
 clock uncertainty                                      -0.050     330.791                          

 Setup time                                             -0.191     330.600                          

 Data required time                                                330.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.600                          
 Data arrival time                                                   6.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.168                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[7]/opit_0_inv/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[7]/opit_0_inv_L5Q_perm/L4
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.274  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.303
  Launch Clock Delay      :  5.577
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.639       5.577         ntclkbufg_5      
 CLMS_78_57/CLK                                                            r       ES7243_i2s_rx/data[7]/opit_0_inv/CLK

 CLMS_78_57/Y2                     tco                   0.375       5.952 r       ES7243_i2s_rx/data[7]/opit_0_inv/Q
                                   net (fanout=3)        0.549       6.501         rx_data[7]       
 CLMS_70_61/B4                                                             r       ES8156_dac2_i2s_tx/sr[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.501         Logic Levels: 0  
                                                                                   Logic: 0.375ns(40.584%), Route: 0.549ns(59.416%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    1.142     326.709 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.709         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.082     326.791 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.440     329.231         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     329.231 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.592     330.823         ntclkbufg_8      
 CLMS_70_61/CLK                                                            f       ES8156_dac2_i2s_tx/sr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000     330.823                          
 clock uncertainty                                      -0.050     330.773                          

 Setup time                                             -0.080     330.693                          

 Data required time                                                330.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.693                          
 Data arrival time                                                   6.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.192                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[3]/opit_0_inv/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/L0
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.618  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.860
  Launch Clock Delay      :  5.242
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 Y11                                                     0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078     651.118         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047     652.165 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     652.165         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048     652.213 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486     654.699         _N103            
 USCM_84_111/CLK_USCM              td                    0.000     654.699 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.583     656.282         ntclkbufg_5      
 CLMS_78_57/CLK                                                            r       ES7243_i2s_rx/data[3]/opit_0_inv/CLK

 CLMS_78_57/Q0                     tco                   0.226     656.508 r       ES7243_i2s_rx/data[3]/opit_0_inv/Q
                                   net (fanout=3)        0.219     656.727         rx_data[3]       
 CLMS_78_53/B0                                                             r       ES8156_dac2_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 656.727         Logic Levels: 0  
                                                                                   Logic: 0.226ns(50.787%), Route: 0.219ns(49.213%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    1.367     326.934 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.934         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.127     327.061 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.661     329.722         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     329.722 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.658     331.380         ntclkbufg_8      
 CLMS_78_53/CLK                                                            f       ES8156_dac2_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000     331.380                          
 clock uncertainty                                       0.050     331.430                          

 Hold time                                              -0.052     331.378                          

 Data required time                                                331.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                                331.378                          
 Data arrival time                                                 656.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       325.349                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[2]/opit_0_inv/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[2]/opit_0_inv_L5Q_perm/L0
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.635  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.860
  Launch Clock Delay      :  5.225
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 Y11                                                     0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078     651.118         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047     652.165 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     652.165         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048     652.213 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486     654.699         _N103            
 USCM_84_111/CLK_USCM              td                    0.000     654.699 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.566     656.265         ntclkbufg_5      
 CLMA_78_44/CLK                                                            r       ES7243_i2s_rx/data[2]/opit_0_inv/CLK

 CLMA_78_44/Q0                     tco                   0.222     656.487 f       ES7243_i2s_rx/data[2]/opit_0_inv/Q
                                   net (fanout=3)        0.239     656.726         rx_data[2]       
 CLMS_78_53/A0                                                             f       ES8156_dac2_i2s_tx/sr[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 656.726         Logic Levels: 0  
                                                                                   Logic: 0.222ns(48.156%), Route: 0.239ns(51.844%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    1.367     326.934 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.934         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.127     327.061 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.661     329.722         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     329.722 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.658     331.380         ntclkbufg_8      
 CLMS_78_53/CLK                                                            f       ES8156_dac2_i2s_tx/sr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000     331.380                          
 clock uncertainty                                       0.050     331.430                          

 Hold time                                              -0.074     331.356                          

 Data required time                                                331.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                331.356                          
 Data arrival time                                                 656.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       325.370                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[15]/opit_0_inv/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/L1
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.647  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.872
  Launch Clock Delay      :  5.225
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 Y11                                                     0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078     651.118         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047     652.165 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     652.165         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048     652.213 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486     654.699         _N103            
 USCM_84_111/CLK_USCM              td                    0.000     654.699 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.566     656.265         ntclkbufg_5      
 CLMA_78_44/CLK                                                            r       ES7243_i2s_rx/data[15]/opit_0_inv/CLK

 CLMA_78_44/Q3                     tco                   0.226     656.491 r       ES7243_i2s_rx/data[15]/opit_0_inv/Q
                                   net (fanout=3)        0.349     656.840         rx_data[15]      
 CLMA_78_28/D1                                                             r       ES8156_dac2_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                 656.840         Logic Levels: 0  
                                                                                   Logic: 0.226ns(39.304%), Route: 0.349ns(60.696%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    1.367     326.934 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.934         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.127     327.061 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.661     329.722         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     329.722 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.670     331.392         ntclkbufg_8      
 CLMA_78_28/CLK                                                            f       ES8156_dac2_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000     331.392                          
 clock uncertainty                                       0.050     331.442                          

 Hold time                                              -0.070     331.372                          

 Data required time                                                331.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                331.372                          
 Data arrival time                                                 656.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       325.468                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/r_vld/opit_0_inv_L5Q_perm/CLK
Endpoint    : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : es0_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.242
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.585       5.523         ntclkbufg_5      
 CLMA_90_36/CLK                                                            r       ES7243_i2s_rx/r_vld/opit_0_inv_L5Q_perm/CLK

 CLMA_90_36/Q2                     tco                   0.290       5.813 r       ES7243_i2s_rx/r_vld/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       1.293       7.106         rx_r_vld         
                                   td                    0.288       7.394 f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.394         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/_N9843
 CLMS_74_77/COUT                   td                    0.058       7.452 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.452         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/_N9845
                                   td                    0.058       7.510 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.510         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/_N9847
 CLMS_74_81/COUT                   td                    0.058       7.568 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.568         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/_N9849
 CLMS_74_85/Y1                     td                    0.498       8.066 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.556       8.622         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N2 [9]
 CLMA_78_76/Y3                     td                    0.210       8.832 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N3[9]/gateop_perm/Z
                                   net (fanout=3)        0.702       9.534         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wwptr [9]
 CLMS_78_89/Y1                     td                    0.685      10.219 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.122      10.341         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167
 CLMS_78_89/C4                                                             r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.341         Logic Levels: 5  
                                                                                   Logic: 2.145ns(44.521%), Route: 2.673ns(55.479%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 Y11                                                     0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078     651.118         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047     652.165 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     652.165         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048     652.213 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486     654.699         _N103            
 USCM_84_111/CLK_USCM              td                    0.000     654.699 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.583     656.282         ntclkbufg_5      
 CLMS_78_89/CLK                                                            r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.297     656.579                          
 clock uncertainty                                      -0.050     656.529                          

 Setup time                                             -0.123     656.406                          

 Data required time                                                656.406                          
----------------------------------------------------------------------------------------------------
 Data required time                                                656.406                          
 Data arrival time                                                  10.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       646.065                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/r_vld/opit_0_inv_L5Q_perm/CLK
Endpoint    : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_A2Q21/Cin
Path Group  : es0_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.242
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.585       5.523         ntclkbufg_5      
 CLMA_90_36/CLK                                                            r       ES7243_i2s_rx/r_vld/opit_0_inv_L5Q_perm/CLK

 CLMA_90_36/Q2                     tco                   0.290       5.813 r       ES7243_i2s_rx/r_vld/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       1.293       7.106         rx_r_vld         
                                   td                    0.288       7.394 f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.394         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/_N9843
 CLMS_74_77/COUT                   td                    0.058       7.452 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.452         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/_N9845
                                   td                    0.058       7.510 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.510         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/_N9847
 CLMS_74_81/COUT                   td                    0.058       7.568 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.568         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/_N9849
 CLMS_74_85/Y1                     td                    0.498       8.066 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.556       8.622         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N2 [9]
 CLMA_78_76/Y3                     td                    0.210       8.832 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N3[9]/gateop_perm/Z
                                   net (fanout=3)        0.457       9.289         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wwptr [9]
                                   td                    0.458       9.747 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.747         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.co [10]
                                                                           r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_A2Q21/Cin

 Data arrival time                                                   9.747         Logic Levels: 4  
                                                                                   Logic: 1.918ns(45.407%), Route: 2.306ns(54.593%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 Y11                                                     0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078     651.118         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047     652.165 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     652.165         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048     652.213 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486     654.699         _N103            
 USCM_84_111/CLK_USCM              td                    0.000     654.699 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.583     656.282         ntclkbufg_5      
 CLMA_78_88/CLK                                                            r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297     656.579                          
 clock uncertainty                                      -0.050     656.529                          

 Setup time                                             -0.167     656.362                          

 Data required time                                                656.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                656.362                          
 Data arrival time                                                   9.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       646.615                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/r_vld/opit_0_inv_L5Q_perm/CLK
Endpoint    : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_A2Q21/Cin
Path Group  : es0_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.242
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.585       5.523         ntclkbufg_5      
 CLMA_90_36/CLK                                                            r       ES7243_i2s_rx/r_vld/opit_0_inv_L5Q_perm/CLK

 CLMA_90_36/Q2                     tco                   0.290       5.813 r       ES7243_i2s_rx/r_vld/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       1.293       7.106         rx_r_vld         
                                   td                    0.288       7.394 f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.394         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/_N9843
 CLMS_74_77/COUT                   td                    0.058       7.452 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.452         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/_N9845
 CLMS_74_81/Y0                     td                    0.269       7.721 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.265       7.986         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N2 [4]
 CLMS_70_81/Y1                     td                    0.212       8.198 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N3[4]/gateop_perm/Z
                                   net (fanout=3)        0.833       9.031         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wwptr [4]
                                   td                    0.477       9.508 f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wr_water_level[5]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.508         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.co [6]
 CLMA_78_84/COUT                   td                    0.058       9.566 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       9.566         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.co [8]
 CLMA_78_88/CIN                                                            r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_A2Q21/Cin

 Data arrival time                                                   9.566         Logic Levels: 4  
                                                                                   Logic: 1.652ns(40.861%), Route: 2.391ns(59.139%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 Y11                                                     0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078     651.118         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047     652.165 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     652.165         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048     652.213 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486     654.699         _N103            
 USCM_84_111/CLK_USCM              td                    0.000     654.699 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.583     656.282         ntclkbufg_5      
 CLMA_78_88/CLK                                                            r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_A2Q21/CLK
 clock pessimism                                         0.297     656.579                          
 clock uncertainty                                      -0.050     656.529                          

 Setup time                                             -0.170     656.359                          

 Data required time                                                656.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                656.359                          
 Data arrival time                                                   9.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       646.793                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[5]
Path Group  : es0_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.575
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047       1.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048       1.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.557       5.216         ntclkbufg_5      
 CLMS_74_77/CLK                                                            r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMS_74_77/Q2                     tco                   0.224       5.440 f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=6)        0.241       5.681         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/wr_addr [2]
 DRM_82_68/ADA0[5]                                                         f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[5]

 Data arrival time                                                   5.681         Logic Levels: 0  
                                                                                   Logic: 0.224ns(48.172%), Route: 0.241ns(51.828%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.637       5.575         ntclkbufg_5      
 DRM_82_68/CLKA[0]                                                         r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.297       5.278                          
 clock uncertainty                                       0.000       5.278                          

 Hold time                                               0.161       5.439                          

 Data required time                                                  5.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.439                          
 Data arrival time                                                   5.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/rdata[6]/opit_0/CLK
Endpoint    : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]
Path Group  : es0_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.575
  Launch Clock Delay      :  5.237
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047       1.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048       1.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.578       5.237         ntclkbufg_5      
 CLMS_78_69/CLK                                                            r       i2s_loop/rdata[6]/opit_0/CLK

 CLMS_78_69/Y2                     tco                   0.284       5.521 f       i2s_loop/rdata[6]/opit_0/Q
                                   net (fanout=2)        0.216       5.737         rdata[6]         
 DRM_82_68/DA0[6]                                                          f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]

 Data arrival time                                                   5.737         Logic Levels: 0  
                                                                                   Logic: 0.284ns(56.800%), Route: 0.216ns(43.200%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.637       5.575         ntclkbufg_5      
 DRM_82_68/CLKA[0]                                                         r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.297       5.278                          
 clock uncertainty                                       0.000       5.278                          

 Hold time                                               0.156       5.434                          

 Data required time                                                  5.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.434                          
 Data arrival time                                                   5.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.303                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/sr[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES7243_i2s_rx/data[7]/opit_0_inv/D
Path Group  : es0_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.577
  Launch Clock Delay      :  5.233
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047       1.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048       1.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       3.659 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.574       5.233         ntclkbufg_5      
 CLMA_74_56/CLK                                                            r       ES7243_i2s_rx/sr[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_74_56/Q2                     tco                   0.224       5.457 f       ES7243_i2s_rx/sr[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.213       5.670         ES7243_i2s_rx/sr [7]
 CLMS_78_57/CD                                                             f       ES7243_i2s_rx/data[7]/opit_0_inv/D

 Data arrival time                                                   5.670         Logic Levels: 0  
                                                                                   Logic: 0.224ns(51.259%), Route: 0.213ns(48.741%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.639       5.577         ntclkbufg_5      
 CLMS_78_57/CLK                                                            r       ES7243_i2s_rx/data[7]/opit_0_inv/CLK
 clock pessimism                                        -0.297       5.280                          
 clock uncertainty                                       0.000       5.280                          

 Hold time                                               0.053       5.333                          

 Data required time                                                  5.333                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.333                          
 Data arrival time                                                   5.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.024
  Launch Clock Delay      :  5.337
  Clock Pessimism Removal :  0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.752       3.752         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.752 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.585       5.337         ntclkbufg_4      
 CLMA_66_224/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_66_224/Q0                    tco                   0.289       5.626 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.643       6.269         u_CORES/u_jtag_hub/data_ctrl
 CLMA_58_233/B2                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.269         Logic Levels: 0  
                                                                                   Logic: 0.289ns(31.009%), Route: 0.643ns(68.991%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.472      28.472         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      28.472 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.552      30.024         ntclkbufg_4      
 CLMA_58_233/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.300      30.324                          
 clock uncertainty                                      -0.050      30.274                          

 Setup time                                             -0.329      29.945                          

 Data required time                                                 29.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.945                          
 Data arrival time                                                   6.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.676                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.024
  Launch Clock Delay      :  5.337
  Clock Pessimism Removal :  0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.752       3.752         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.752 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.585       5.337         ntclkbufg_4      
 CLMA_66_224/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_66_224/Q0                    tco                   0.289       5.626 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.643       6.269         u_CORES/u_jtag_hub/data_ctrl
 CLMA_58_233/A4                                                            r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.269         Logic Levels: 0  
                                                                                   Logic: 0.289ns(31.009%), Route: 0.643ns(68.991%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.472      28.472         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      28.472 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.552      30.024         ntclkbufg_4      
 CLMA_58_233/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.300      30.324                          
 clock uncertainty                                      -0.050      30.274                          

 Setup time                                             -0.082      30.192                          

 Data required time                                                 30.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.192                          
 Data arrival time                                                   6.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.923                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.024
  Launch Clock Delay      :  5.337
  Clock Pessimism Removal :  0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.752       3.752         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.752 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.585       5.337         ntclkbufg_4      
 CLMA_66_224/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_66_224/Q0                    tco                   0.289       5.626 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.556       6.182         u_CORES/u_jtag_hub/data_ctrl
 CLMA_58_228/D0                                                            r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.182         Logic Levels: 0  
                                                                                   Logic: 0.289ns(34.201%), Route: 0.556ns(65.799%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.472      28.472         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      28.472 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.552      30.024         ntclkbufg_4      
 CLMA_58_228/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.300      30.324                          
 clock uncertainty                                      -0.050      30.274                          

 Setup time                                             -0.157      30.117                          

 Data required time                                                 30.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.117                          
 Data arrival time                                                   6.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.935                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[378]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[377]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.337
  Launch Clock Delay      :  4.845
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.314       3.314         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.314 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.531       4.845         ntclkbufg_4      
 CLMS_46_97/CLK                                                            r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[378]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_97/Q3                     tco                   0.221       5.066 f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[378]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.152         u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg_buf [378]
 CLMA_46_96/D4                                                             f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[377]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.152         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.752       3.752         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.752 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.585       5.337         ntclkbufg_4      
 CLMA_46_96/CLK                                                            r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[377]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       4.874                          
 clock uncertainty                                       0.000       4.874                          

 Hold time                                              -0.034       4.840                          

 Data required time                                                  4.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.840                          
 Data arrival time                                                   5.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[232]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[231]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.337
  Launch Clock Delay      :  4.845
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.314       3.314         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.314 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.531       4.845         ntclkbufg_4      
 CLMA_246_184/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[232]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_184/Q3                   tco                   0.221       5.066 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[232]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.152         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [232]
 CLMS_246_185/D4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[231]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.152         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.752       3.752         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.752 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.585       5.337         ntclkbufg_4      
 CLMS_246_185/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[231]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       4.874                          
 clock uncertainty                                       0.000       4.874                          

 Hold time                                              -0.034       4.840                          

 Data required time                                                  4.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.840                          
 Data arrival time                                                   5.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[623]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[622]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.460
  Launch Clock Delay      :  4.966
  Clock Pessimism Removal :  -0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.314       3.314         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.314 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.652       4.966         ntclkbufg_4      
 CLMA_182_320/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[623]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_320/Q3                   tco                   0.221       5.187 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[623]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.273         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [623]
 CLMA_182_321/D4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[622]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.273         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.752       3.752         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.752 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.708       5.460         ntclkbufg_4      
 CLMA_182_321/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[622]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.465       4.995                          
 clock uncertainty                                       0.000       4.995                          

 Hold time                                              -0.034       4.961                          

 Data required time                                                  4.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.961                          
 Data arrival time                                                   5.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.845
  Launch Clock Delay      :  4.943
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       4.943      29.943         u_CORES/capt_o   
 CLMA_58_232/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_58_232/Q0                    tco                   0.289      30.232 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.654      30.886         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_46_232/Y2                    td                    0.478      31.364 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N163_1/gateop_perm/Z
                                   net (fanout=1)        0.122      31.486         u_CORES/u_debug_core_0/_N14546
 CLMA_46_232/Y0                    td                    0.210      31.696 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=14)       0.600      32.296         u_CORES/u_debug_core_0/_N14604
 CLMA_58_224/Y3                    td                    0.468      32.764 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N163/gateop_perm/Z
                                   net (fanout=2)        0.919      33.683         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N163
 CLMA_118_228/Y2                   td                    0.478      34.161 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N1525_inv/gateop_perm/Z
                                   net (fanout=2)        0.263      34.424         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N1525
 CLMS_118_233/CECO                 td                    0.184      34.608 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      34.608         ntR2273          
 CLMS_118_237/CECO                 td                    0.184      34.792 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      34.792         ntR2272          
 CLMS_118_241/CECI                                                         r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  34.792         Logic Levels: 6  
                                                                                   Logic: 2.291ns(47.247%), Route: 2.558ns(52.753%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.314      53.314         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      53.314 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.531      54.845         ntclkbufg_4      
 CLMS_118_241/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.845                          
 clock uncertainty                                      -0.050      54.795                          

 Setup time                                             -0.729      54.066                          

 Data required time                                                 54.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.066                          
 Data arrival time                                                  34.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.845
  Launch Clock Delay      :  4.943
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       4.943      29.943         u_CORES/capt_o   
 CLMA_58_232/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_58_232/Q0                    tco                   0.289      30.232 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.654      30.886         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_46_232/Y2                    td                    0.478      31.364 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N163_1/gateop_perm/Z
                                   net (fanout=1)        0.122      31.486         u_CORES/u_debug_core_0/_N14546
 CLMA_46_232/Y0                    td                    0.210      31.696 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=14)       0.600      32.296         u_CORES/u_debug_core_0/_N14604
 CLMA_58_224/Y3                    td                    0.468      32.764 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N163/gateop_perm/Z
                                   net (fanout=2)        0.919      33.683         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N163
 CLMA_118_228/Y2                   td                    0.478      34.161 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N1525_inv/gateop_perm/Z
                                   net (fanout=2)        0.263      34.424         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N1525
 CLMS_118_233/CECO                 td                    0.184      34.608 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      34.608         ntR2273          
 CLMS_118_237/CECO                 td                    0.184      34.792 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      34.792         ntR2272          
 CLMS_118_241/CECI                                                         r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ/CE

 Data arrival time                                                  34.792         Logic Levels: 6  
                                                                                   Logic: 2.291ns(47.247%), Route: 2.558ns(52.753%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.314      53.314         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      53.314 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.531      54.845         ntclkbufg_4      
 CLMS_118_241/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.000      54.845                          
 clock uncertainty                                      -0.050      54.795                          

 Setup time                                             -0.729      54.066                          

 Data required time                                                 54.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.066                          
 Data arrival time                                                  34.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.098  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.845
  Launch Clock Delay      :  4.943
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       4.943      29.943         u_CORES/capt_o   
 CLMA_58_232/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_58_232/Q0                    tco                   0.289      30.232 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.654      30.886         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_46_232/Y2                    td                    0.478      31.364 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N163_1/gateop_perm/Z
                                   net (fanout=1)        0.122      31.486         u_CORES/u_debug_core_0/_N14546
 CLMA_46_232/Y0                    td                    0.210      31.696 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=14)       0.600      32.296         u_CORES/u_debug_core_0/_N14604
 CLMA_58_224/Y3                    td                    0.468      32.764 r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N163/gateop_perm/Z
                                   net (fanout=2)        0.919      33.683         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N163
 CLMA_118_228/Y2                   td                    0.492      34.175 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N1525_inv/gateop_perm/Z
                                   net (fanout=2)        0.248      34.423         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N1525
 CLMS_118_233/CECO                 td                    0.170      34.593 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      34.593         ntR2273          
 CLMS_118_237/CECI                                                         f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  34.593         Logic Levels: 5  
                                                                                   Logic: 2.107ns(45.312%), Route: 2.543ns(54.688%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.314      53.314         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      53.314 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.531      54.845         ntclkbufg_4      
 CLMS_118_237/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      54.845                          
 clock uncertainty                                      -0.050      54.795                          

 Setup time                                             -0.747      54.048                          

 Data required time                                                 54.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.048                          
 Data arrival time                                                  34.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.337
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       4.211      29.211         u_CORES/capt_o   
 CLMA_58_232/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_58_232/Q3                    tco                   0.221      29.432 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=9)        0.398      29.830         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [2]
 CLMS_46_229/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  29.830         Logic Levels: 0  
                                                                                   Logic: 0.221ns(35.703%), Route: 0.398ns(64.297%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.752       3.752         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.752 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.585       5.337         ntclkbufg_4      
 CLMS_46_229/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.337                          
 clock uncertainty                                       0.050       5.387                          

 Hold time                                              -0.024       5.363                          

 Data required time                                                  5.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.363                          
 Data arrival time                                                  29.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.467                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.337
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       4.211      29.211         u_CORES/capt_o   
 CLMA_58_232/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_58_232/Q2                    tco                   0.224      29.435 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.403      29.838         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_46_229/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  29.838         Logic Levels: 0  
                                                                                   Logic: 0.224ns(35.726%), Route: 0.403ns(64.274%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.752       3.752         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.752 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.585       5.337         ntclkbufg_4      
 CLMS_46_229/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.337                          
 clock uncertainty                                       0.050       5.387                          

 Hold time                                              -0.024       5.363                          

 Data required time                                                  5.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.363                          
 Data arrival time                                                  29.838                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.475                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.929  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.337
  Launch Clock Delay      :  4.408
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       4.408      29.408         u_CORES/capt_o   
 CLMS_50_233/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_50_233/Q0                    tco                   0.222      29.630 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.216      29.846         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMS_50_237/B0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  29.846         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.685%), Route: 0.216ns(49.315%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.752       3.752         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       3.752 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.585       5.337         ntclkbufg_4      
 CLMS_50_237/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.337                          
 clock uncertainty                                       0.050       5.387                          

 Hold time                                              -0.080       5.307                          

 Data required time                                                  5.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.307                          
 Data arrival time                                                  29.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.539                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.211
  Launch Clock Delay      :  5.450
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.840      78.840         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      78.840 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.610      80.450         ntclkbufg_4      
 CLMA_58_228/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_228/Q3                    tco                   0.319      80.769 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.782      81.551         u_CORES/id_o [3] 
 CLMA_58_232/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                  81.551         Logic Levels: 0  
                                                                                   Logic: 0.319ns(28.974%), Route: 0.782ns(71.026%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       4.211     129.211         u_CORES/capt_o   
 CLMA_58_232/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.211                          
 clock uncertainty                                      -0.050     129.161                          

 Setup time                                             -0.079     129.082                          

 Data required time                                                129.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.082                          
 Data arrival time                                                  81.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.531                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.211
  Launch Clock Delay      :  5.450
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.840      78.840         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      78.840 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.610      80.450         ntclkbufg_4      
 CLMA_58_228/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_228/Q0                    tco                   0.318      80.768 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.769      81.537         u_CORES/id_o [0] 
 CLMA_58_232/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                  81.537         Logic Levels: 0  
                                                                                   Logic: 0.318ns(29.255%), Route: 0.769ns(70.745%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       4.211     129.211         u_CORES/capt_o   
 CLMA_58_232/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.211                          
 clock uncertainty                                      -0.050     129.161                          

 Setup time                                             -0.079     129.082                          

 Data required time                                                129.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.082                          
 Data arrival time                                                  81.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.545                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.408
  Launch Clock Delay      :  5.450
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.840      78.840         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      78.840 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.610      80.450         ntclkbufg_4      
 CLMA_58_228/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_228/Q1                    tco                   0.319      80.769 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.886      81.655         u_CORES/id_o [4] 
 CLMS_50_233/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                  81.655         Logic Levels: 0  
                                                                                   Logic: 0.319ns(26.473%), Route: 0.886ns(73.527%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       4.408     129.408         u_CORES/capt_o   
 CLMS_50_233/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.408                          
 clock uncertainty                                      -0.050     129.358                          

 Setup time                                             -0.079     129.279                          

 Data required time                                                129.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.279                          
 Data arrival time                                                  81.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.149  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.173
  Launch Clock Delay      :  5.024
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.472     128.472         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000     128.472 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.552     130.024         ntclkbufg_4      
 CLMA_58_233/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q0                    tco                   0.222     130.246 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.275     130.521         u_CORES/id_o [2] 
 CLMS_50_233/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 130.521         Logic Levels: 0  
                                                                                   Logic: 0.222ns(44.668%), Route: 0.275ns(55.332%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       5.173     130.173         u_CORES/capt_o   
 CLMS_50_233/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.173                          
 clock uncertainty                                       0.050     130.223                          

 Hold time                                              -0.024     130.199                          

 Data required time                                                130.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.199                          
 Data arrival time                                                 130.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.322                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.149  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.173
  Launch Clock Delay      :  5.024
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.472     128.472         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000     128.472 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.552     130.024         ntclkbufg_4      
 CLMA_58_228/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_228/Q0                    tco                   0.249     130.273 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.368     130.641         u_CORES/id_o [0] 
 CLMA_50_232/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 130.641         Logic Levels: 0  
                                                                                   Logic: 0.249ns(40.357%), Route: 0.368ns(59.643%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       5.173     130.173         u_CORES/capt_o   
 CLMA_50_232/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.173                          
 clock uncertainty                                       0.050     130.223                          

 Hold time                                              -0.014     130.209                          

 Data required time                                                130.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.209                          
 Data arrival time                                                 130.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.432                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.149  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.173
  Launch Clock Delay      :  5.024
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.472     128.472         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000     128.472 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.552     130.024         ntclkbufg_4      
 CLMA_58_228/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_228/Q3                    tco                   0.221     130.245 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.399     130.644         u_CORES/id_o [3] 
 CLMS_50_233/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 130.644         Logic Levels: 0  
                                                                                   Logic: 0.221ns(35.645%), Route: 0.399ns(64.355%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       5.173     130.173         u_CORES/capt_o   
 CLMS_50_233/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.173                          
 clock uncertainty                                       0.050     130.223                          

 Hold time                                              -0.024     130.199                          

 Data required time                                                130.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.199                          
 Data arrival time                                                 130.644                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.445                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_LANE_SYNC/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.708       5.550         ntclkbufg_0      
 CLMA_30_341/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK

 CLMA_30_341/Q0                    tco                   0.289       5.839 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=133)      0.459       6.298         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rst_n_sync
 CLMS_22_337/Y0                    td                    0.294       6.592 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0/gateop_perm/Z
                                   net (fanout=32)       0.872       7.464         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0
 CLMS_42_329/RS                                                            f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_LANE_SYNC/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.464         Logic Levels: 1  
                                                                                   Logic: 0.583ns(30.460%), Route: 1.331ns(69.540%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      23.564         _N69             
 USCM_84_108/CLK_USCM              td                    0.000      23.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.652      25.216         ntclkbufg_0      
 CLMS_42_329/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_LANE_SYNC/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.298      25.514                          
 clock uncertainty                                      -0.050      25.464                          

 Recovery time                                          -0.617      24.847                          

 Data required time                                                 24.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.847                          
 Data arrival time                                                   7.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_LANE_RST/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.708       5.550         ntclkbufg_0      
 CLMA_30_341/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK

 CLMA_30_341/Q0                    tco                   0.289       5.839 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=133)      0.459       6.298         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rst_n_sync
 CLMS_22_337/Y0                    td                    0.294       6.592 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0/gateop_perm/Z
                                   net (fanout=32)       0.872       7.464         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0
 CLMS_42_329/RS                                                            f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_LANE_RST/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.464         Logic Levels: 1  
                                                                                   Logic: 0.583ns(30.460%), Route: 1.331ns(69.540%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      23.564         _N69             
 USCM_84_108/CLK_USCM              td                    0.000      23.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.652      25.216         ntclkbufg_0      
 CLMS_42_329/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_LANE_RST/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.298      25.514                          
 clock uncertainty                                      -0.050      25.464                          

 Recovery time                                          -0.617      24.847                          

 Data required time                                                 24.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.847                          
 Data arrival time                                                   7.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_TX_RATE[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.708       5.550         ntclkbufg_0      
 CLMA_30_341/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK

 CLMA_30_341/Q0                    tco                   0.289       5.839 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=133)      0.459       6.298         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rst_n_sync
 CLMS_22_337/Y0                    td                    0.294       6.592 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0/gateop_perm/Z
                                   net (fanout=32)       0.872       7.464         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0
 CLMS_42_329/RS                                                            f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_TX_RATE[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.464         Logic Levels: 1  
                                                                                   Logic: 0.583ns(30.460%), Route: 1.331ns(69.540%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      23.564         _N69             
 USCM_84_108/CLK_USCM              td                    0.000      23.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.652      25.216         ntclkbufg_0      
 CLMS_42_329/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_TX_RATE[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.298      25.514                          
 clock uncertainty                                      -0.050      25.464                          

 Recovery time                                          -0.617      24.847                          

 Data required time                                                 24.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.847                          
 Data arrival time                                                   7.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_refclk_buttonrstn_debounce/rs2/opit_0_inv/CLK
Endpoint    : u_pcie/u_refclk_buttonrstn_debounce/cnt_rst[6]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.652       5.216         ntclkbufg_0      
 CLMS_22_337/CLK                                                           r       u_pcie/u_refclk_buttonrstn_debounce/rs2/opit_0_inv/CLK

 CLMS_22_337/Q0                    tco                   0.222       5.438 f       u_pcie/u_refclk_buttonrstn_debounce/rs2/opit_0_inv/Q
                                   net (fanout=8)        0.312       5.750         u_pcie/u_refclk_buttonrstn_debounce/rstn_inner
 CLMS_22_341/RSCO                  td                    0.105       5.855 r       u_pcie/u_refclk_buttonrstn_debounce/cnt_rst[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.855         ntR2037          
 CLMS_22_345/RSCI                                                          r       u_pcie/u_refclk_buttonrstn_debounce/cnt_rst[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.855         Logic Levels: 1  
                                                                                   Logic: 0.327ns(51.174%), Route: 0.312ns(48.826%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.708       5.550         ntclkbufg_0      
 CLMS_22_345/CLK                                                           r       u_pcie/u_refclk_buttonrstn_debounce/cnt_rst[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.305       5.245                          
 clock uncertainty                                       0.000       5.245                          

 Removal time                                            0.000       5.245                          

 Data required time                                                  5.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.245                          
 Data arrival time                                                   5.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.610                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_refclk_buttonrstn_debounce/rs2/opit_0_inv/CLK
Endpoint    : u_pcie/u_refclk_buttonrstn_debounce/cnt_rst[8]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.652       5.216         ntclkbufg_0      
 CLMS_22_337/CLK                                                           r       u_pcie/u_refclk_buttonrstn_debounce/rs2/opit_0_inv/CLK

 CLMS_22_337/Q0                    tco                   0.222       5.438 f       u_pcie/u_refclk_buttonrstn_debounce/rs2/opit_0_inv/Q
                                   net (fanout=8)        0.312       5.750         u_pcie/u_refclk_buttonrstn_debounce/rstn_inner
 CLMS_22_341/RSCO                  td                    0.105       5.855 r       u_pcie/u_refclk_buttonrstn_debounce/cnt_rst[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.855         ntR2037          
 CLMS_22_345/RSCI                                                          r       u_pcie/u_refclk_buttonrstn_debounce/cnt_rst[8]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.855         Logic Levels: 1  
                                                                                   Logic: 0.327ns(51.174%), Route: 0.312ns(48.826%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.708       5.550         ntclkbufg_0      
 CLMS_22_345/CLK                                                           r       u_pcie/u_refclk_buttonrstn_debounce/cnt_rst[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.305       5.245                          
 clock uncertainty                                       0.000       5.245                          

 Removal time                                            0.000       5.245                          

 Data required time                                                  5.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.245                          
 Data arrival time                                                   5.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.610                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_refclk_perstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rs1/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.652       5.216         ntclkbufg_0      
 CLMS_34_349/CLK                                                           r       u_pcie/u_refclk_perstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK

 CLMS_34_349/Q1                    tco                   0.224       5.440 f       u_pcie/u_refclk_perstn_debounce/rstn_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.305       5.745         u_pcie/sync_perst_n
 CLMA_30_348/RS                                                            f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rs1/opit_0_inv/RS

 Data arrival time                                                   5.745         Logic Levels: 0  
                                                                                   Logic: 0.224ns(42.344%), Route: 0.305ns(57.656%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.708       5.550         ntclkbufg_0      
 CLMA_30_348/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rs1/opit_0_inv/CLK
 clock pessimism                                        -0.298       5.252                          
 clock uncertainty                                       0.000       5.252                          

 Removal time                                           -0.220       5.032                          

 Data required time                                                  5.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.032                          
 Data arrival time                                                   5.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.713                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.223
  Launch Clock Delay      :  3.307
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        1.599       1.599         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       1.599 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.708       3.307         ntclkbufg_1      
 CLMA_30_345/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/CLK

 CLMA_30_345/Q0                    tco                   0.287       3.594 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=32)       3.119       6.713         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/s_mem_rst_n
 DRM_234_356/RSTA[0]                                                       f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.713         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.426%), Route: 3.119ns(91.574%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       4.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        1.571       5.571         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       5.571 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.652       7.223         ntclkbufg_1      
 DRM_234_356/CLKA[0]                                                       r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.028       7.251                          
 clock uncertainty                                      -0.050       7.201                          

 Recovery time                                          -0.055       7.146                          

 Data required time                                                  7.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.146                          
 Data arrival time                                                   6.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.433                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.223
  Launch Clock Delay      :  3.307
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        1.599       1.599         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       1.599 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.708       3.307         ntclkbufg_1      
 CLMA_30_345/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/CLK

 CLMA_30_345/Q0                    tco                   0.287       3.594 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=32)       3.119       6.713         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/s_mem_rst_n
 DRM_234_356/RSTB[0]                                                       f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   6.713         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.426%), Route: 3.119ns(91.574%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       4.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        1.571       5.571         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       5.571 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.652       7.223         ntclkbufg_1      
 DRM_234_356/CLKB[0]                                                       r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.028       7.251                          
 clock uncertainty                                      -0.050       7.201                          

 Recovery time                                          -0.042       7.159                          

 Data required time                                                  7.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.159                          
 Data arrival time                                                   6.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.446                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.223
  Launch Clock Delay      :  3.307
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        1.599       1.599         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       1.599 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.708       3.307         ntclkbufg_1      
 CLMA_30_345/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/CLK

 CLMA_30_345/Q0                    tco                   0.287       3.594 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=32)       2.925       6.519         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/s_mem_rst_n
 DRM_234_316/RSTA[0]                                                       f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.519         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.935%), Route: 2.925ns(91.065%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       4.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        1.571       5.571         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       5.571 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.652       7.223         ntclkbufg_1      
 DRM_234_316/CLKA[0]                                                       r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.028       7.251                          
 clock uncertainty                                      -0.050       7.201                          

 Recovery time                                          -0.055       7.146                          

 Data required time                                                  7.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.146                          
 Data arrival time                                                   6.519                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.627                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.307
  Launch Clock Delay      :  3.223
  Clock Pessimism Removal :  -0.048

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        1.571       1.571         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       1.571 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.652       3.223         ntclkbufg_1      
 CLMA_30_345/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/CLK

 CLMA_30_345/Q0                    tco                   0.222       3.445 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=32)       0.497       3.942         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/s_mem_rst_n
 DRM_26_356/RSTB[0]                                                        f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.942         Logic Levels: 0  
                                                                                   Logic: 0.222ns(30.876%), Route: 0.497ns(69.124%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        1.599       1.599         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       1.599 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.708       3.307         ntclkbufg_1      
 DRM_26_356/CLKB[0]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.048       3.259                          
 clock uncertainty                                       0.000       3.259                          

 Removal time                                            0.012       3.271                          

 Data required time                                                  3.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.271                          
 Data arrival time                                                   3.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.671                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.307
  Launch Clock Delay      :  3.223
  Clock Pessimism Removal :  -0.048

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        1.571       1.571         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       1.571 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.652       3.223         ntclkbufg_1      
 CLMA_30_345/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/CLK

 CLMA_30_345/Q0                    tco                   0.222       3.445 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=32)       0.497       3.942         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/s_mem_rst_n
 DRM_26_356/RSTA[0]                                                        f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   3.942         Logic Levels: 0  
                                                                                   Logic: 0.222ns(30.876%), Route: 0.497ns(69.124%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        1.599       1.599         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       1.599 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.708       3.307         ntclkbufg_1      
 DRM_26_356/CLKA[0]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.048       3.259                          
 clock uncertainty                                       0.000       3.259                          

 Removal time                                            0.000       3.259                          

 Data required time                                                  3.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.259                          
 Data arrival time                                                   3.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.683                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem/opit_0_inv/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[36]/opit_0_inv/RS
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.307
  Launch Clock Delay      :  3.223
  Clock Pessimism Removal :  -0.048

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        1.571       1.571         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       1.571 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.652       3.223         ntclkbufg_1      
 CLMS_70_305/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem/opit_0_inv/CLK

 CLMS_70_305/Q0                    tco                   0.222       3.445 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem/opit_0_inv/Q
                                   net (fanout=61)       0.336       3.781         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem
 CLMA_62_304/RS                                                            f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[36]/opit_0_inv/RS

 Data arrival time                                                   3.781         Logic Levels: 0  
                                                                                   Logic: 0.222ns(39.785%), Route: 0.336ns(60.215%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        1.599       1.599         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       1.599 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.708       3.307         ntclkbufg_1      
 CLMA_62_304/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[36]/opit_0_inv/CLK
 clock pessimism                                        -0.048       3.259                          
 clock uncertainty                                       0.000       3.259                          

 Removal time                                           -0.220       3.039                          

 Data required time                                                  3.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.039                          
 Data arrival time                                                   3.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.742                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[15]/opit_0_inv_MUX4TO1Q/RS
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.223
  Launch Clock Delay      :  3.307
  Clock Pessimism Removal :  0.048

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        1.599       1.599         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.708       3.307         ntclkbufg_2      
 PCIE_122_192/PCLK_DIV2                                                    r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2

 PCIE_122_192/PHY_RST_N            tco                   1.216       4.523 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PHY_RST_N
                                   net (fanout=127)      2.107       6.630         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/phy_rst_n
 CLMA_70_340/RS                                                            f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[15]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   6.630         Logic Levels: 0  
                                                                                   Logic: 1.216ns(36.593%), Route: 2.107ns(63.407%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       8.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        1.571       9.571         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       9.571 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.652      11.223         ntclkbufg_2      
 CLMA_70_340/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[15]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.048      11.271                          
 clock uncertainty                                      -0.050      11.221                          

 Recovery time                                          -0.617      10.604                          

 Data required time                                                 10.604                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.604                          
 Data arrival time                                                   6.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.974                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/genblk4.rdata_proc_1/phy_mac_rxdata[12]/opit_0_inv_L5Q_perm/RS
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.223
  Launch Clock Delay      :  3.307
  Clock Pessimism Removal :  0.048

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        1.599       1.599         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.708       3.307         ntclkbufg_2      
 PCIE_122_192/PCLK_DIV2                                                    r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2

 PCIE_122_192/PHY_RST_N            tco                   1.216       4.523 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PHY_RST_N
                                   net (fanout=127)      2.107       6.630         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/phy_rst_n
 CLMA_70_340/RS                                                            f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/genblk4.rdata_proc_1/phy_mac_rxdata[12]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.630         Logic Levels: 0  
                                                                                   Logic: 1.216ns(36.593%), Route: 2.107ns(63.407%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       8.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        1.571       9.571         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       9.571 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.652      11.223         ntclkbufg_2      
 CLMA_70_340/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/genblk4.rdata_proc_1/phy_mac_rxdata[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.048      11.271                          
 clock uncertainty                                      -0.050      11.221                          

 Recovery time                                          -0.617      10.604                          

 Data required time                                                 10.604                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.604                          
 Data arrival time                                                   6.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.974                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/genblk4.rdata_proc_1/phy_mac_rxdata[14]/opit_0_inv_L5Q_perm/RS
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.223
  Launch Clock Delay      :  3.307
  Clock Pessimism Removal :  0.048

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        1.599       1.599         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.708       3.307         ntclkbufg_2      
 PCIE_122_192/PCLK_DIV2                                                    r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2

 PCIE_122_192/PHY_RST_N            tco                   1.216       4.523 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PHY_RST_N
                                   net (fanout=127)      2.107       6.630         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/phy_rst_n
 CLMA_70_340/RS                                                            f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/genblk4.rdata_proc_1/phy_mac_rxdata[14]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.630         Logic Levels: 0  
                                                                                   Logic: 1.216ns(36.593%), Route: 2.107ns(63.407%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       8.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        1.571       9.571         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       9.571 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.652      11.223         ntclkbufg_2      
 CLMA_70_340/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/genblk4.rdata_proc_1/phy_mac_rxdata[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.048      11.271                          
 clock uncertainty                                      -0.050      11.221                          

 Recovery time                                          -0.617      10.604                          

 Data required time                                                 10.604                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.604                          
 Data arrival time                                                   6.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.974                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/iGopDrm_inv/RSTA
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.223
  Clock Pessimism Removal :  -0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        1.571       1.571         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       1.571 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.652       3.223         ntclkbufg_2      
 PCIE_122_192/PCLK_DIV2                                                    r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2

 PCIE_122_192/CORE_RST_N           tco                   0.885       4.108 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/CORE_RST_N
                                   net (fanout=24)       0.969       5.077         u_pcie/core_rst_n
 DRM_82_212/RSTA[1]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/iGopDrm_inv/RSTA

 Data arrival time                                                   5.077         Logic Levels: 0  
                                                                                   Logic: 0.885ns(47.735%), Route: 0.969ns(52.265%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        1.599       1.599         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.585       3.184         ntclkbufg_2      
 DRM_82_212/CLKA[1]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/iGopDrm_inv/CLKA
 clock pessimism                                        -0.028       3.156                          
 clock uncertainty                                       0.000       3.156                          

 Removal time                                           -0.022       3.134                          

 Data required time                                                  3.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.134                          
 Data arrival time                                                   5.077                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.943                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/iGopDrm_inv/RSTB
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.223
  Clock Pessimism Removal :  -0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        1.571       1.571         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       1.571 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.652       3.223         ntclkbufg_2      
 PCIE_122_192/PCLK_DIV2                                                    r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2

 PCIE_122_192/CORE_RST_N           tco                   0.885       4.108 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/CORE_RST_N
                                   net (fanout=24)       1.022       5.130         u_pcie/core_rst_n
 DRM_82_212/RSTB[1]                                                        f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/iGopDrm_inv/RSTB

 Data arrival time                                                   5.130         Logic Levels: 0  
                                                                                   Logic: 0.885ns(46.408%), Route: 1.022ns(53.592%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        1.599       1.599         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.585       3.184         ntclkbufg_2      
 DRM_82_212/CLKB[1]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/iGopDrm_inv/CLKB
 clock pessimism                                        -0.028       3.156                          
 clock uncertainty                                       0.000       3.156                          

 Removal time                                            0.022       3.178                          

 Data required time                                                  3.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.178                          
 Data arrival time                                                   5.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.952                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[25]/opit_0_inv_MUX4TO1Q/RS
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.307
  Launch Clock Delay      :  3.223
  Clock Pessimism Removal :  -0.048

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        1.571       1.571         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       1.571 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.652       3.223         ntclkbufg_2      
 PCIE_122_192/PCLK_DIV2                                                    r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2

 PCIE_122_192/PHY_RST_N            tco                   0.847       4.070 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PHY_RST_N
                                   net (fanout=127)      1.051       5.121         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/phy_rst_n
 CLMA_90_329/RSCO                  td                    0.115       5.236 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/genblk4.rdata_proc_1/phy_mac_rxdata[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.236         ntR2011          
 CLMA_90_333/RSCI                                                          f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[25]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   5.236         Logic Levels: 1  
                                                                                   Logic: 0.962ns(47.789%), Route: 1.051ns(52.211%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        1.599       1.599         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       1.599 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.708       3.307         ntclkbufg_2      
 CLMA_90_333/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[25]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.048       3.259                          
 clock uncertainty                                       0.000       3.259                          

 Removal time                                            0.000       3.259                          

 Data required time                                                  3.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.259                          
 Data arrival time                                                   5.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.977                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/PA_judge[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : U_MFCC_VQ/VQ_identifys1/VQ/distance_16/distance6/distance_DATA[7]/opit_0/RS
Path Group  : hdmi_tx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.307
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       1.599         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       1.599 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.708       3.307         ntclkbufg_3      
 CLMA_134_316/CLK                                                          r       U_MFCC_VQ/PA_judge[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_316/Q2                   tco                   0.290       3.597 r       U_MFCC_VQ/PA_judge[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.265       3.862         U_MFCC_VQ/PA_judge [1]
                                   td                    0.479       4.341 f       U_MFCC_VQ/N212.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.341         U_MFCC_VQ/N212.co [2]
 CLMA_134_320/COUT                 td                    0.058       4.399 r       U_MFCC_VQ/N212.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.399         U_MFCC_VQ/N212.co [6]
                                   td                    0.058       4.457 r       U_MFCC_VQ/N212.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.457         U_MFCC_VQ/N212.co [10]
 CLMA_134_324/COUT                 td                    0.058       4.515 r       U_MFCC_VQ/N212.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.515         U_MFCC_VQ/N212.co [14]
                                   td                    0.058       4.573 r       U_MFCC_VQ/N212.lt_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.573         U_MFCC_VQ/N212.co [18]
 CLMA_134_328/COUT                 td                    0.058       4.631 r       U_MFCC_VQ/N212.lt_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.631         U_MFCC_VQ/N212.co [22]
 CLMA_134_332/Y0                   td                    0.147       4.778 f       U_MFCC_VQ/N212.lt_12/gateop_perm/Y
                                   net (fanout=7)        1.246       6.024         _N0              
 CLMS_158_265/Y2                   td                    0.286       6.310 r       U_MFCC_VQ/N65_9/gateop/F
                                   net (fanout=1)        0.122       6.432         U_MFCC_VQ/_N15481
 CLMS_158_265/Y1                   td                    0.316       6.748 f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=6)        0.576       7.324         U_MFCC_VQ/fsm_n [1]
 CLMA_154_245/Y2                   td                    0.492       7.816 f       U_MFCC_VQ/VQ_identifys_start_1/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=2)        1.117       8.933         U_MFCC_VQ/N319   
 CLMA_146_184/Y2                   td                    0.196       9.129 f       U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0/gateop_perm/Z
                                   net (fanout=1642)     3.063      12.192         U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0
 CLMA_302_44/RS                                                            f       U_MFCC_VQ/VQ_identifys1/VQ/distance_16/distance6/distance_DATA[7]/opit_0/RS

 Data arrival time                                                  12.192         Logic Levels: 8  
                                                                                   Logic: 2.496ns(28.092%), Route: 6.389ns(71.908%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 PLL_158_303/CLK_OUT0                                    0.000       6.734 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       8.305         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.305 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.531       9.836         ntclkbufg_3      
 CLMA_302_44/CLK                                                           r       U_MFCC_VQ/VQ_identifys1/VQ/distance_16/distance6/distance_DATA[7]/opit_0/CLK
 clock pessimism                                         0.028       9.864                          
 clock uncertainty                                      -0.150       9.714                          

 Recovery time                                          -0.617       9.097                          

 Data required time                                                  9.097                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.097                          
 Data arrival time                                                  12.192                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.095                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/PA_judge[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : U_MFCC_VQ/VQ_identifys1/VQ/distance_16/distance6/distance_DATA[14]/opit_0/RS
Path Group  : hdmi_tx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.307
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       1.599         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       1.599 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.708       3.307         ntclkbufg_3      
 CLMA_134_316/CLK                                                          r       U_MFCC_VQ/PA_judge[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_316/Q2                   tco                   0.290       3.597 r       U_MFCC_VQ/PA_judge[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.265       3.862         U_MFCC_VQ/PA_judge [1]
                                   td                    0.479       4.341 f       U_MFCC_VQ/N212.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.341         U_MFCC_VQ/N212.co [2]
 CLMA_134_320/COUT                 td                    0.058       4.399 r       U_MFCC_VQ/N212.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.399         U_MFCC_VQ/N212.co [6]
                                   td                    0.058       4.457 r       U_MFCC_VQ/N212.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.457         U_MFCC_VQ/N212.co [10]
 CLMA_134_324/COUT                 td                    0.058       4.515 r       U_MFCC_VQ/N212.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.515         U_MFCC_VQ/N212.co [14]
                                   td                    0.058       4.573 r       U_MFCC_VQ/N212.lt_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.573         U_MFCC_VQ/N212.co [18]
 CLMA_134_328/COUT                 td                    0.058       4.631 r       U_MFCC_VQ/N212.lt_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.631         U_MFCC_VQ/N212.co [22]
 CLMA_134_332/Y0                   td                    0.147       4.778 f       U_MFCC_VQ/N212.lt_12/gateop_perm/Y
                                   net (fanout=7)        1.246       6.024         _N0              
 CLMS_158_265/Y2                   td                    0.286       6.310 r       U_MFCC_VQ/N65_9/gateop/F
                                   net (fanout=1)        0.122       6.432         U_MFCC_VQ/_N15481
 CLMS_158_265/Y1                   td                    0.316       6.748 f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=6)        0.576       7.324         U_MFCC_VQ/fsm_n [1]
 CLMA_154_245/Y2                   td                    0.492       7.816 f       U_MFCC_VQ/VQ_identifys_start_1/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=2)        1.117       8.933         U_MFCC_VQ/N319   
 CLMA_146_184/Y2                   td                    0.196       9.129 f       U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0/gateop_perm/Z
                                   net (fanout=1642)     3.063      12.192         U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0
 CLMA_302_44/RS                                                            f       U_MFCC_VQ/VQ_identifys1/VQ/distance_16/distance6/distance_DATA[14]/opit_0/RS

 Data arrival time                                                  12.192         Logic Levels: 8  
                                                                                   Logic: 2.496ns(28.092%), Route: 6.389ns(71.908%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 PLL_158_303/CLK_OUT0                                    0.000       6.734 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       8.305         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.305 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.531       9.836         ntclkbufg_3      
 CLMA_302_44/CLK                                                           r       U_MFCC_VQ/VQ_identifys1/VQ/distance_16/distance6/distance_DATA[14]/opit_0/CLK
 clock pessimism                                         0.028       9.864                          
 clock uncertainty                                      -0.150       9.714                          

 Recovery time                                          -0.617       9.097                          

 Data required time                                                  9.097                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.097                          
 Data arrival time                                                  12.192                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.095                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/PA_judge[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : U_MFCC_VQ/VQ_identifys1/VQ/distance_16/distance5/SUM[12]/opit_0_A2Q21/RS
Path Group  : hdmi_tx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.307
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       1.599         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       1.599 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.708       3.307         ntclkbufg_3      
 CLMA_134_316/CLK                                                          r       U_MFCC_VQ/PA_judge[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_316/Q2                   tco                   0.290       3.597 r       U_MFCC_VQ/PA_judge[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.265       3.862         U_MFCC_VQ/PA_judge [1]
                                   td                    0.479       4.341 f       U_MFCC_VQ/N212.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.341         U_MFCC_VQ/N212.co [2]
 CLMA_134_320/COUT                 td                    0.058       4.399 r       U_MFCC_VQ/N212.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.399         U_MFCC_VQ/N212.co [6]
                                   td                    0.058       4.457 r       U_MFCC_VQ/N212.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.457         U_MFCC_VQ/N212.co [10]
 CLMA_134_324/COUT                 td                    0.058       4.515 r       U_MFCC_VQ/N212.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.515         U_MFCC_VQ/N212.co [14]
                                   td                    0.058       4.573 r       U_MFCC_VQ/N212.lt_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.573         U_MFCC_VQ/N212.co [18]
 CLMA_134_328/COUT                 td                    0.058       4.631 r       U_MFCC_VQ/N212.lt_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.631         U_MFCC_VQ/N212.co [22]
 CLMA_134_332/Y0                   td                    0.147       4.778 f       U_MFCC_VQ/N212.lt_12/gateop_perm/Y
                                   net (fanout=7)        1.246       6.024         _N0              
 CLMS_158_265/Y2                   td                    0.286       6.310 r       U_MFCC_VQ/N65_9/gateop/F
                                   net (fanout=1)        0.122       6.432         U_MFCC_VQ/_N15481
 CLMS_158_265/Y1                   td                    0.316       6.748 f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=6)        0.576       7.324         U_MFCC_VQ/fsm_n [1]
 CLMA_154_245/Y2                   td                    0.492       7.816 f       U_MFCC_VQ/VQ_identifys_start_1/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=2)        1.117       8.933         U_MFCC_VQ/N319   
 CLMA_146_184/Y2                   td                    0.196       9.129 f       U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0/gateop_perm/Z
                                   net (fanout=1642)     3.002      12.131         U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0
 CLMS_298_45/RS                                                            f       U_MFCC_VQ/VQ_identifys1/VQ/distance_16/distance5/SUM[12]/opit_0_A2Q21/RS

 Data arrival time                                                  12.131         Logic Levels: 8  
                                                                                   Logic: 2.496ns(28.286%), Route: 6.328ns(71.714%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 PLL_158_303/CLK_OUT0                                    0.000       6.734 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       8.305         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.305 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.531       9.836         ntclkbufg_3      
 CLMS_298_45/CLK                                                           r       U_MFCC_VQ/VQ_identifys1/VQ/distance_16/distance5/SUM[12]/opit_0_A2Q21/CLK
 clock pessimism                                         0.028       9.864                          
 clock uncertainty                                      -0.150       9.714                          

 Recovery time                                          -0.617       9.097                          

 Data required time                                                  9.097                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.097                          
 Data arrival time                                                  12.131                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.034                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][136]/opit_0_inv_L5Q_perm/RS
Path Group  : hdmi_tx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  -0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       1.571         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       1.571 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.531       3.102         ntclkbufg_3      
 CLMA_174_148/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_174_148/Q2                   tco                   0.228       3.330 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=4126)     0.658       3.988         u_CORES/u_debug_core_0/resetn
 CLMS_158_169/RSCO                 td                    0.115       4.103 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single[189]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.103         ntR1782          
 CLMS_158_209/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[0][136]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.103         Logic Levels: 1  
                                                                                   Logic: 0.343ns(34.266%), Route: 0.658ns(65.734%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       1.599         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       1.599 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.585       3.184         ntclkbufg_3      
 CLMS_158_209/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][136]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.028       3.156                          
 clock uncertainty                                       0.000       3.156                          

 Removal time                                            0.000       3.156                          

 Data required time                                                  3.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.156                          
 Data arrival time                                                   4.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.947                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][241]/opit_0_inv_L5Q_perm/RS
Path Group  : hdmi_tx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  -0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       1.571         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       1.571 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.531       3.102         ntclkbufg_3      
 CLMA_174_148/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_174_148/Q2                   tco                   0.228       3.330 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=4126)     0.658       3.988         u_CORES/u_debug_core_0/resetn
 CLMS_158_169/RSCO                 td                    0.115       4.103 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single[189]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.103         ntR1782          
 CLMS_158_209/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[0][241]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.103         Logic Levels: 1  
                                                                                   Logic: 0.343ns(34.266%), Route: 0.658ns(65.734%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       1.599         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       1.599 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.585       3.184         ntclkbufg_3      
 CLMS_158_209/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][241]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.028       3.156                          
 clock uncertainty                                       0.000       3.156                          

 Removal time                                            0.000       3.156                          

 Data required time                                                  3.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.156                          
 Data arrival time                                                   4.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.947                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][303]/opit_0_inv_L5Q_perm/RS
Path Group  : hdmi_tx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.184
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  -0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       1.571         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       1.571 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.531       3.102         ntclkbufg_3      
 CLMA_174_148/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_174_148/Q2                   tco                   0.228       3.330 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=4126)     0.658       3.988         u_CORES/u_debug_core_0/resetn
 CLMS_158_169/RSCO                 td                    0.115       4.103 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single[189]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.103         ntR1782          
 CLMS_158_209/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[3][303]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.103         Logic Levels: 1  
                                                                                   Logic: 0.343ns(34.266%), Route: 0.658ns(65.734%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       1.599         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       1.599 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.585       3.184         ntclkbufg_3      
 CLMS_158_209/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][303]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.028       3.156                          
 clock uncertainty                                       0.000       3.156                          

 Removal time                                            0.000       3.156                          

 Data required time                                                  3.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.156                          
 Data arrival time                                                   4.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.947                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/RS
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.771
  Launch Clock Delay      :  0.632
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1930000.000
                                                               1930000.000 r                        
 CLMA_58_40/Q0                                           0.000 1930000.000 r       ES8156_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.632 1930000.632         ES8156_reg_config/clock_i2c
 CLMS_70_33/CLK                                                            r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMS_70_33/Q0                     tco                   0.287 1930000.919 f       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=24)       0.980 1930001.899         es8156_init      
 CLMA_94_60/RS                                                             f       ES8156_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                             1930001.899         Logic Levels: 0  
                                                                                   Logic: 0.287ns(22.652%), Route: 0.980ns(77.348%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                     1930008.080
                                                               1930008.080 f                        
 W6                                                      0.000 1930008.080 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071 1930008.151         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.142 1930009.293 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1930009.293         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082 1930009.375 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.924 1930012.299         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000 1930012.299 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.552 1930013.851         ntclkbufg_7      
 CLMA_94_60/CLK                                                            f       ES8156_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000 1930013.851                          
 clock uncertainty                                      -0.050 1930013.801                          

 Recovery time                                          -0.617 1930013.184                          

 Data required time                                            1930013.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1930013.184                          
 Data arrival time                                             1930001.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.285                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/RS
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.771
  Launch Clock Delay      :  0.632
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1930000.000
                                                               1930000.000 r                        
 CLMA_58_40/Q0                                           0.000 1930000.000 r       ES8156_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.632 1930000.632         ES8156_reg_config/clock_i2c
 CLMS_70_33/CLK                                                            r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMS_70_33/Q0                     tco                   0.287 1930000.919 f       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=24)       0.972 1930001.891         es8156_init      
 CLMA_90_60/RS                                                             f       ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                             1930001.891         Logic Levels: 0  
                                                                                   Logic: 0.287ns(22.796%), Route: 0.972ns(77.204%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                     1930008.080
                                                               1930008.080 f                        
 W6                                                      0.000 1930008.080 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071 1930008.151         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.142 1930009.293 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1930009.293         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082 1930009.375 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.924 1930012.299         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000 1930012.299 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.552 1930013.851         ntclkbufg_7      
 CLMA_90_60/CLK                                                            f       ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000 1930013.851                          
 clock uncertainty                                      -0.050 1930013.801                          

 Recovery time                                          -0.617 1930013.184                          

 Data required time                                            1930013.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1930013.184                          
 Data arrival time                                             1930001.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.293                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/RS
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.771
  Launch Clock Delay      :  0.632
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1930000.000
                                                               1930000.000 r                        
 CLMA_58_40/Q0                                           0.000 1930000.000 r       ES8156_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.632 1930000.632         ES8156_reg_config/clock_i2c
 CLMS_70_33/CLK                                                            r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMS_70_33/Q0                     tco                   0.287 1930000.919 f       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=24)       0.972 1930001.891         es8156_init      
 CLMA_90_60/RS                                                             f       ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                             1930001.891         Logic Levels: 0  
                                                                                   Logic: 0.287ns(22.796%), Route: 0.972ns(77.204%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                     1930008.080
                                                               1930008.080 f                        
 W6                                                      0.000 1930008.080 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071 1930008.151         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.142 1930009.293 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1930009.293         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082 1930009.375 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.924 1930012.299         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000 1930012.299 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.552 1930013.851         ntclkbufg_7      
 CLMA_90_60/CLK                                                            f       ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000 1930013.851                          
 clock uncertainty                                      -0.050 1930013.801                          

 Recovery time                                          -0.617 1930013.184                          

 Data required time                                            1930013.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1930013.184                          
 Data arrival time                                             1930001.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.293                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/ws_d[0]/opit_0_inv/RS
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    5.691  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.214
  Launch Clock Delay      :  0.523
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMA_58_40/Q0                                           0.000       0.000 r       ES8156_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.523       0.523         ES8156_reg_config/clock_i2c
 CLMS_70_33/CLK                                                            r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMS_70_33/Q0                     tco                   0.222       0.745 f       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=24)       0.452       1.197         es8156_init      
 CLMS_62_41/RS                                                             f       ES8156_i2s_tx/ws_d[0]/opit_0_inv/RS

 Data arrival time                                                   1.197         Logic Levels: 0  
                                                                                   Logic: 0.222ns(32.938%), Route: 0.452ns(67.062%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.254       1.325 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.172       4.623         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000       4.623 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.591       6.214         ntclkbufg_7      
 CLMS_62_41/CLK                                                            r       ES8156_i2s_tx/ws_d[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       6.214                          
 clock uncertainty                                       0.050       6.264                          

 Removal time                                           -0.220       6.044                          

 Data required time                                                  6.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.044                          
 Data arrival time                                                   1.197                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.847                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/ws_d[1]/opit_0_inv/RS
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    5.691  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.214
  Launch Clock Delay      :  0.523
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMA_58_40/Q0                                           0.000       0.000 r       ES8156_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.523       0.523         ES8156_reg_config/clock_i2c
 CLMS_70_33/CLK                                                            r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMS_70_33/Q0                     tco                   0.222       0.745 f       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=24)       0.452       1.197         es8156_init      
 CLMS_62_41/RS                                                             f       ES8156_i2s_tx/ws_d[1]/opit_0_inv/RS

 Data arrival time                                                   1.197         Logic Levels: 0  
                                                                                   Logic: 0.222ns(32.938%), Route: 0.452ns(67.062%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.254       1.325 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.172       4.623         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000       4.623 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.591       6.214         ntclkbufg_7      
 CLMS_62_41/CLK                                                            r       ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       6.214                          
 clock uncertainty                                       0.050       6.264                          

 Removal time                                           -0.220       6.044                          

 Data required time                                                  6.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.044                          
 Data arrival time                                                   1.197                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.847                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/RS
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    5.885  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.408
  Launch Clock Delay      :  0.523
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                       70000.000   70000.000 r                        
 CLMA_58_40/Q0                                           0.000   70000.000 r       ES8156_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.523   70000.523         ES8156_reg_config/clock_i2c
 CLMS_70_33/CLK                                                            r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMS_70_33/Q0                     tco                   0.226   70000.749 r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=24)       0.458   70001.207         es8156_init      
 CLMA_66_48/RS                                                             r       ES8156_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                               70001.207         Logic Levels: 0  
                                                                                   Logic: 0.226ns(33.041%), Route: 0.458ns(66.959%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                      69986.800   69986.800 f                        
 W6                                                      0.000   69986.800 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071   69986.871         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.367   69988.238 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   69988.238         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127   69988.365 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.218   69991.583         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000   69991.583 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.625   69993.208         ntclkbufg_7      
 CLMA_66_48/CLK                                                            f       ES8156_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000   69993.208                          
 clock uncertainty                                       0.050   69993.258                          

 Removal time                                           -0.226   69993.032                          

 Data required time                                              69993.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                              69993.032                          
 Data arrival time                                               70001.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.175                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[11]/opit_0_inv_L5Q_perm/RS
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.604  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.289
  Launch Clock Delay      :  0.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1930000.000
                                                               1930000.000 r                        
 CLMS_66_29/Q1                                           0.000 1930000.000 r       ES8156_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.685 1930000.685         ES8156_reg_config2/clock_i2c
 CLMA_78_40/CLK                                                            r       ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMA_78_40/Q2                     tco                   0.289 1930000.974 f       ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=19)       0.601 1930001.575         es8156_init2     
 CLMS_66_57/RS                                                             f       ES8156_dac2_i2s_tx/sr[11]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                             1930001.575         Logic Levels: 0  
                                                                                   Logic: 0.289ns(32.472%), Route: 0.601ns(67.528%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                    1930008.080
                                                               1930008.080 f                        
 U9                                                      0.000 1930008.080 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047 1930008.127         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    1.142 1930009.269 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1930009.269         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.082 1930009.351 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.440 1930011.791         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000 1930011.791 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.578 1930013.369         ntclkbufg_8      
 CLMS_66_57/CLK                                                            f       ES8156_dac2_i2s_tx/sr[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000 1930013.369                          
 clock uncertainty                                      -0.050 1930013.319                          

 Recovery time                                          -0.617 1930012.702                          

 Data required time                                            1930012.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1930012.702                          
 Data arrival time                                             1930001.575                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.127                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/RS
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.613  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.298
  Launch Clock Delay      :  0.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1930000.000
                                                               1930000.000 r                        
 CLMS_66_29/Q1                                           0.000 1930000.000 r       ES8156_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.685 1930000.685         ES8156_reg_config2/clock_i2c
 CLMA_78_40/CLK                                                            r       ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMA_78_40/Q2                     tco                   0.289 1930000.974 f       ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=19)       0.585 1930001.559         es8156_init2     
 CLMS_70_57/RS                                                             f       ES8156_dac2_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                             1930001.559         Logic Levels: 0  
                                                                                   Logic: 0.289ns(33.066%), Route: 0.585ns(66.934%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                    1930008.080
                                                               1930008.080 f                        
 U9                                                      0.000 1930008.080 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047 1930008.127         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    1.142 1930009.269 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1930009.269         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.082 1930009.351 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.440 1930011.791         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000 1930011.791 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.587 1930013.378         ntclkbufg_8      
 CLMS_70_57/CLK                                                            f       ES8156_dac2_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000 1930013.378                          
 clock uncertainty                                      -0.050 1930013.328                          

 Recovery time                                          -0.617 1930012.711                          

 Data required time                                            1930012.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1930012.711                          
 Data arrival time                                             1930001.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.152                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/RS
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.601  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.286
  Launch Clock Delay      :  0.685
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1930000.000
                                                               1930000.000 r                        
 CLMS_66_29/Q1                                           0.000 1930000.000 r       ES8156_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.685 1930000.685         ES8156_reg_config2/clock_i2c
 CLMA_78_40/CLK                                                            r       ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMA_78_40/Q2                     tco                   0.289 1930000.974 f       ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=19)       0.533 1930001.507         es8156_init2     
 CLMA_70_48/RS                                                             f       ES8156_dac2_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                             1930001.507         Logic Levels: 0  
                                                                                   Logic: 0.289ns(35.158%), Route: 0.533ns(64.842%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                    1930008.080
                                                               1930008.080 f                        
 U9                                                      0.000 1930008.080 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047 1930008.127         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    1.142 1930009.269 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1930009.269         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.082 1930009.351 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.440 1930011.791         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000 1930011.791 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.575 1930013.366         ntclkbufg_8      
 CLMA_70_48/CLK                                                            f       ES8156_dac2_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000 1930013.366                          
 clock uncertainty                                      -0.050 1930013.316                          

 Recovery time                                          -0.617 1930012.699                          

 Data required time                                            1930012.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1930012.699                          
 Data arrival time                                             1930001.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.192                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_dac2_i2s_tx/ws_d[0]/opit_0_inv/RS
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    5.088  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.644
  Launch Clock Delay      :  0.556
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMS_66_29/Q1                                           0.000       0.000 r       ES8156_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.556       0.556         ES8156_reg_config2/clock_i2c
 CLMA_78_40/CLK                                                            r       ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMA_78_40/Q2                     tco                   0.224       0.780 f       ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=19)       0.356       1.136         es8156_init2     
 CLMS_74_49/RS                                                             f       ES8156_dac2_i2s_tx/ws_d[0]/opit_0_inv/RS

 Data arrival time                                                   1.136         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.621%), Route: 0.356ns(61.379%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 U9                                                      0.000       0.000 r       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047       0.047         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    1.254       1.301 r       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.126       1.427 r       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.599       4.026         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000       4.026 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.618       5.644         ntclkbufg_8      
 CLMS_74_49/CLK                                                            r       ES8156_dac2_i2s_tx/ws_d[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.644                          
 clock uncertainty                                       0.050       5.694                          

 Removal time                                           -0.220       5.474                          

 Data required time                                                  5.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.474                          
 Data arrival time                                                   1.136                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.338                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_dac2_i2s_tx/ws_d[1]/opit_0_inv/RS
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    5.088  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.644
  Launch Clock Delay      :  0.556
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMS_66_29/Q1                                           0.000       0.000 r       ES8156_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.556       0.556         ES8156_reg_config2/clock_i2c
 CLMA_78_40/CLK                                                            r       ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMA_78_40/Q2                     tco                   0.224       0.780 f       ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=19)       0.356       1.136         es8156_init2     
 CLMS_74_49/RS                                                             f       ES8156_dac2_i2s_tx/ws_d[1]/opit_0_inv/RS

 Data arrival time                                                   1.136         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.621%), Route: 0.356ns(61.379%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 U9                                                      0.000       0.000 r       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047       0.047         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    1.254       1.301 r       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.126       1.427 r       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.599       4.026         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000       4.026 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.618       5.644         ntclkbufg_8      
 CLMS_74_49/CLK                                                            r       ES8156_dac2_i2s_tx/ws_d[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.644                          
 clock uncertainty                                       0.050       5.694                          

 Removal time                                           -0.220       5.474                          

 Data required time                                                  5.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.474                          
 Data arrival time                                                   1.136                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.338                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/RS
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    5.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.853
  Launch Clock Delay      :  0.556
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                       70000.000   70000.000 r                        
 CLMS_66_29/Q1                                           0.000   70000.000 r       ES8156_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.556   70000.556         ES8156_reg_config2/clock_i2c
 CLMA_78_40/CLK                                                            r       ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMA_78_40/Q2                     tco                   0.228   70000.784 r       ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=19)       0.472   70001.256         es8156_init2     
 CLMS_70_57/RSCO                   td                    0.115   70001.371 f       ES8156_dac2_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000   70001.371         ntR785           
 CLMS_70_61/RSCI                                                           f       ES8156_dac2_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                               70001.371         Logic Levels: 1  
                                                                                   Logic: 0.343ns(42.086%), Route: 0.472ns(57.914%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                     69986.800   69986.800 f                        
 U9                                                      0.000   69986.800 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047   69986.847         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    1.367   69988.214 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   69988.214         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.127   69988.341 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.661   69991.002         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000   69991.002 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.651   69992.653         ntclkbufg_8      
 CLMS_70_61/CLK                                                            f       ES8156_dac2_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000   69992.653                          
 clock uncertainty                                       0.050   69992.703                          

 Removal time                                            0.000   69992.703                          

 Data required time                                              69992.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                              69992.703                          
 Data arrival time                                               70001.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.668                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : i2s_loop/ldata[3]/opit_0/RS
Path Group  : es0_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.558  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  0.632
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      2110000.000
                                                               2110000.000 r                        
 CLMA_58_40/Q0                                           0.000 2110000.000 r       ES8156_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.632 2110000.632         ES8156_reg_config/clock_i2c
 CLMS_70_33/CLK                                                            r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMS_70_33/Q0                     tco                   0.289 2110000.921 r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=24)       0.472 2110001.393         es8156_init      
 CLMS_70_45/Y3                     td                    0.315 2110001.708 f       i2s_loop/N0/gateop_perm/Z
                                   net (fanout=29)       0.930 2110002.638         i2s_loop/N0      
 CLMA_90_68/RS                                                             f       i2s_loop/ldata[3]/opit_0/RS

 Data arrival time                                             2110002.638         Logic Levels: 1  
                                                                                   Logic: 0.604ns(30.110%), Route: 1.402ns(69.890%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                      2110020.640
                                                               2110020.640 r                        
 Y11                                                     0.000 2110020.640 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078 2110020.718         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047 2110021.765 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000 2110021.765         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048 2110021.813 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486 2110024.299         _N103            
 USCM_84_111/CLK_USCM              td                    0.000 2110024.299 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.531 2110025.830         ntclkbufg_5      
 CLMA_90_68/CLK                                                            r       i2s_loop/ldata[3]/opit_0/CLK
 clock pessimism                                         0.000 2110025.830                          
 clock uncertainty                                      -0.050 2110025.780                          

 Recovery time                                          -0.617 2110025.163                          

 Data required time                                            2110025.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                            2110025.163                          
 Data arrival time                                             2110002.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.525                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : i2s_loop/rdata[0]/opit_0/RS
Path Group  : es0_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.605  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.237
  Launch Clock Delay      :  0.632
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      2110000.000
                                                               2110000.000 r                        
 CLMA_58_40/Q0                                           0.000 2110000.000 r       ES8156_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.632 2110000.632         ES8156_reg_config/clock_i2c
 CLMS_70_33/CLK                                                            r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMS_70_33/Q0                     tco                   0.289 2110000.921 r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=24)       0.472 2110001.393         es8156_init      
 CLMS_70_45/Y3                     td                    0.315 2110001.708 f       i2s_loop/N0/gateop_perm/Z
                                   net (fanout=29)       0.725 2110002.433         i2s_loop/N0      
 CLMS_78_69/RS                                                             f       i2s_loop/rdata[0]/opit_0/RS

 Data arrival time                                             2110002.433         Logic Levels: 1  
                                                                                   Logic: 0.604ns(33.537%), Route: 1.197ns(66.463%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                      2110020.640
                                                               2110020.640 r                        
 Y11                                                     0.000 2110020.640 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078 2110020.718         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047 2110021.765 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000 2110021.765         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048 2110021.813 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486 2110024.299         _N103            
 USCM_84_111/CLK_USCM              td                    0.000 2110024.299 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.578 2110025.877         ntclkbufg_5      
 CLMS_78_69/CLK                                                            r       i2s_loop/rdata[0]/opit_0/CLK
 clock pessimism                                         0.000 2110025.877                          
 clock uncertainty                                      -0.050 2110025.827                          

 Recovery time                                          -0.617 2110025.210                          

 Data required time                                            2110025.210                          
----------------------------------------------------------------------------------------------------
 Data required time                                            2110025.210                          
 Data arrival time                                             2110002.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.777                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : i2s_loop/rdata[2]/opit_0/RS
Path Group  : es0_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.605  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.237
  Launch Clock Delay      :  0.632
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      2110000.000
                                                               2110000.000 r                        
 CLMA_58_40/Q0                                           0.000 2110000.000 r       ES8156_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.632 2110000.632         ES8156_reg_config/clock_i2c
 CLMS_70_33/CLK                                                            r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMS_70_33/Q0                     tco                   0.289 2110000.921 r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=24)       0.472 2110001.393         es8156_init      
 CLMS_70_45/Y3                     td                    0.315 2110001.708 f       i2s_loop/N0/gateop_perm/Z
                                   net (fanout=29)       0.725 2110002.433         i2s_loop/N0      
 CLMS_78_69/RS                                                             f       i2s_loop/rdata[2]/opit_0/RS

 Data arrival time                                             2110002.433         Logic Levels: 1  
                                                                                   Logic: 0.604ns(33.537%), Route: 1.197ns(66.463%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                      2110020.640
                                                               2110020.640 r                        
 Y11                                                     0.000 2110020.640 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078 2110020.718         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047 2110021.765 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000 2110021.765         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048 2110021.813 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486 2110024.299         _N103            
 USCM_84_111/CLK_USCM              td                    0.000 2110024.299 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.578 2110025.877         ntclkbufg_5      
 CLMS_78_69/CLK                                                            r       i2s_loop/rdata[2]/opit_0/CLK
 clock pessimism                                         0.000 2110025.877                          
 clock uncertainty                                      -0.050 2110025.827                          

 Recovery time                                          -0.617 2110025.210                          

 Data required time                                            2110025.210                          
----------------------------------------------------------------------------------------------------
 Data required time                                            2110025.210                          
 Data arrival time                                             2110002.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.777                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES7243_i2s_rx/data[5]/opit_0_inv/RS
Path Group  : es0_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    5.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.568
  Launch Clock Delay      :  0.337
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMA_58_40/Q1                                           0.000       0.000 r       ES7243E_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.337       0.337         ES7243E_reg_config/clock_i2c
 CLMS_74_41/CLK                                                            r       ES7243E_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMS_74_41/Q0                     tco                   0.222       0.559 f       ES7243E_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=43)       0.352       0.911         es7243_init      
 CLMS_74_57/RS                                                             f       ES7243_i2s_rx/data[5]/opit_0_inv/RS

 Data arrival time                                                   0.911         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.676%), Route: 0.352ns(61.324%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.630       5.568         ntclkbufg_5      
 CLMS_74_57/CLK                                                            r       ES7243_i2s_rx/data[5]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.568                          
 clock uncertainty                                       0.050       5.618                          

 Removal time                                           -0.220       5.398                          

 Data required time                                                  5.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.398                          
 Data arrival time                                                   0.911                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.487                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES7243_i2s_rx/data[8]/opit_0_inv/RS
Path Group  : es0_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    5.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.568
  Launch Clock Delay      :  0.337
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMA_58_40/Q1                                           0.000       0.000 r       ES7243E_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.337       0.337         ES7243E_reg_config/clock_i2c
 CLMS_74_41/CLK                                                            r       ES7243E_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMS_74_41/Q0                     tco                   0.222       0.559 f       ES7243E_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=43)       0.352       0.911         es7243_init      
 CLMS_74_57/RS                                                             f       ES7243_i2s_rx/data[8]/opit_0_inv/RS

 Data arrival time                                                   0.911         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.676%), Route: 0.352ns(61.324%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.630       5.568         ntclkbufg_5      
 CLMS_74_57/CLK                                                            r       ES7243_i2s_rx/data[8]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.568                          
 clock uncertainty                                       0.050       5.618                          

 Removal time                                           -0.220       5.398                          

 Data required time                                                  5.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.398                          
 Data arrival time                                                   0.911                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.487                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES7243_i2s_rx/data[9]/opit_0_inv/RS
Path Group  : es0_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    5.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.568
  Launch Clock Delay      :  0.337
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMA_58_40/Q1                                           0.000       0.000 r       ES7243E_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.337       0.337         ES7243E_reg_config/clock_i2c
 CLMS_74_41/CLK                                                            r       ES7243E_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMS_74_41/Q0                     tco                   0.222       0.559 f       ES7243E_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=43)       0.352       0.911         es7243_init      
 CLMS_74_57/RS                                                             f       ES7243_i2s_rx/data[9]/opit_0_inv/RS

 Data arrival time                                                   0.911         Logic Levels: 0  
                                                                                   Logic: 0.222ns(38.676%), Route: 0.352ns(61.324%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       3.938 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.630       5.568         ntclkbufg_5      
 CLMS_74_57/CLK                                                            r       ES7243_i2s_rx/data[9]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.568                          
 clock uncertainty                                       0.050       5.618                          

 Removal time                                           -0.220       5.398                          

 Data required time                                                  5.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.398                          
 Data arrival time                                                   0.911                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.487                          
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : hdmi_tx_pix_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P20                                                     0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.367       1.441 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.441         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.075       1.516 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.439       3.955         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       3.955 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.882       5.837         ntclkbufg_0      
 PLL_158_303/CLK_OUT0              td                    0.104       5.941 f       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.598       7.539         nt_hdmi_tx_pix_clk
 USCM_84_154/CLK_USCM              td                    0.000       7.539 f       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.782       9.321         ntR4958          
 IOL_327_201/DO                    td                    0.139       9.460 f       hdmi_tx_pix_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.460         hdmi_tx_pix_clk_obuf/ntO
 IOBS_LR_328_200/PAD               td                    3.903      13.363 f       hdmi_tx_pix_clk_obuf/opit_0/O
                                   net (fanout=1)        0.104      13.467         hdmi_tx_pix_clk  
 M22                                                                       f       hdmi_tx_pix_clk (port)

 Data arrival time                                                  13.467         Logic Levels: 7  
                                                                                   Logic: 5.588ns(41.494%), Route: 7.879ns(58.506%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : es1_mclk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P20                                                     0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.367       1.441 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.441         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.075       1.516 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.439       3.955         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       3.955 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.764       5.719         ntclkbufg_0      
 PLL_158_179/CLK_OUT0              td                    0.104       5.823 f       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       6.901         nt_es1_mclk      
 USCM_84_118/CLK_USCM              td                    0.000       6.901 f       USCMROUTE_1/CLKOUT
                                   net (fanout=4)        1.827       8.728         ntR4959          
 IOL_39_5/DO                       td                    0.139       8.867 f       es1_mclk_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.867         es1_mclk_obuf/ntO
 IOBS_TB_36_0/PAD                  td                    3.853      12.720 f       es1_mclk_obuf/opit_0/O
                                   net (fanout=1)        0.053      12.773         es1_mclk         
 Y6                                                                        f       es1_mclk (port)  

 Data arrival time                                                  12.773         Logic Levels: 7  
                                                                                   Logic: 5.538ns(43.357%), Route: 7.235ns(56.643%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : adc2_es0_mclk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P20                                                     0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.367       1.441 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.441         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.075       1.516 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.439       3.955         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       3.955 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.764       5.719         ntclkbufg_0      
 PLL_158_179/CLK_OUT0              td                    0.104       5.823 f       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       6.901         nt_es1_mclk      
 USCM_84_118/CLK_USCM              td                    0.000       6.901 f       USCMROUTE_1/CLKOUT
                                   net (fanout=4)        1.779       8.680         ntR4959          
 IOL_155_6/DO                      td                    0.139       8.819 f       adc2_es0_mclk_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.819         adc2_es0_mclk_obuf/ntO
 IOBD_153_0/PAD                    td                    3.853      12.672 f       adc2_es0_mclk_obuf/opit_0/O
                                   net (fanout=1)        0.063      12.735         adc2_es0_mclk    
 W12                                                                       f       adc2_es0_mclk (port)

 Data arrival time                                                  12.735         Logic Levels: 7  
                                                                                   Logic: 5.538ns(43.486%), Route: 7.197ns(56.514%)
====================================================================================================

====================================================================================================

Startpoint  : key_on[6] (port)
Endpoint    : u_key_1/u_btn_deb/btn_deb_fix[6]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H20                                                     0.000       0.000 r       key_on[6] (port) 
                                   net (fanout=1)        0.079       0.079         key_on[6]        
 IOBS_LR_328_260/DIN               td                    1.047       1.126 r       key_on_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       1.126         key_on_ibuf[6]/ntD
 IOL_327_261/RX_DATA_DD            td                    0.082       1.208 r       key_on_ibuf[6]/opit_1/OUT
                                   net (fanout=3)        0.695       1.903         nt_key_on[6]     
 CLMA_314_296/M0                                                           r       u_key_1/u_btn_deb/btn_deb_fix[6]/opit_0_inv/D

 Data arrival time                                                   1.903         Logic Levels: 2  
                                                                                   Logic: 1.129ns(59.327%), Route: 0.774ns(40.673%)
====================================================================================================

====================================================================================================

Startpoint  : key_on[5] (port)
Endpoint    : u_key_1/u_btn_deb/btn_in_reg[5]/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J19                                                     0.000       0.000 r       key_on[5] (port) 
                                   net (fanout=1)        0.079       0.079         key_on[5]        
 IOBS_LR_328_261/DIN               td                    1.047       1.126 r       key_on_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       1.126         key_on_ibuf[5]/ntD
 IOL_327_262/RX_DATA_DD            td                    0.082       1.208 r       key_on_ibuf[5]/opit_1/OUT
                                   net (fanout=3)        0.707       1.915         nt_key_on[5]     
 CLMA_310_288/M3                                                           r       u_key_1/u_btn_deb/btn_in_reg[5]/opit_0/D

 Data arrival time                                                   1.915         Logic Levels: 2  
                                                                                   Logic: 1.129ns(58.956%), Route: 0.786ns(41.044%)
====================================================================================================

====================================================================================================

Startpoint  : key_on[6] (port)
Endpoint    : u_key_1/u_btn_deb/btn_in_reg[6]/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H20                                                     0.000       0.000 r       key_on[6] (port) 
                                   net (fanout=1)        0.079       0.079         key_on[6]        
 IOBS_LR_328_260/DIN               td                    1.047       1.126 r       key_on_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       1.126         key_on_ibuf[6]/ntD
 IOL_327_261/RX_DATA_DD            td                    0.082       1.208 r       key_on_ibuf[6]/opit_1/OUT
                                   net (fanout=3)        0.707       1.915         nt_key_on[6]     
 CLMS_310_297/M2                                                           r       u_key_1/u_btn_deb/btn_in_reg[6]/opit_0/D

 Data arrival time                                                   1.915         Logic Levels: 2  
                                                                                   Logic: 1.129ns(58.956%), Route: 0.786ns(41.044%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_130_185/CLK        u_key_1/btn_deb_1d[1]/opit_0/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_130_185/CLK        u_key_1/btn_deb_1d[1]/opit_0/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_274_261/CLK        u_key_1/btn_deb_1d[4]/opit_0/CLK
====================================================================================================

{pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.102       2.000           0.898           High Pulse Width  DRM_82_356/CLKA[0]      u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 1.102       2.000           0.898           Low Pulse Width   DRM_82_356/CLKA[0]      u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 1.102       2.000           0.898           High Pulse Width  DRM_82_356/CLKB[0]      u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
====================================================================================================

{pclk_div2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.102       4.000           0.898           High Pulse Width  DRM_82_212/CLKA[1]      u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/iGopDrm_inv/CLKA
 3.102       4.000           0.898           Low Pulse Width   DRM_82_212/CLKA[1]      u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/iGopDrm_inv/CLKA
 3.102       4.000           0.898           High Pulse Width  DRM_82_212/CLKB[1]      u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/iGopDrm_inv/CLKB
====================================================================================================

{hdmi_tx_pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.467       3.367           1.900           High Pulse Width  CLMS_266_341/CLK        U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 1.467       3.367           1.900           Low Pulse Width   CLMS_266_341/CLK        U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 1.467       3.367           1.900           High Pulse Width  CLMS_266_349/CLK        U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d/WCLK
====================================================================================================

{clk_12M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 40.070      40.690          0.620           High Pulse Width  CLMS_50_41/CLK          ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/CLK
 40.070      40.690          0.620           Low Pulse Width   CLMS_50_41/CLK          ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/CLK
 40.070      40.690          0.620           High Pulse Width  CLMS_50_41/CLK          ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{clock_i2c} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4999.102    5000.000        0.898           Low Pulse Width   DRM_54_24/CLKA[0]       ES7243E_reg_config/reg_data/iGopDrm/CLKA
 4999.102    5000.000        0.898           High Pulse Width  DRM_54_24/CLKA[0]       ES7243E_reg_config/reg_data/iGopDrm/CLKA
 4999.102    5000.000        0.898           Low Pulse Width   DRM_54_24/CLKA[1]       ES7243E_reg_config2/reg_data/iGopDrm/CLKA
====================================================================================================

{es1_dsclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 324.900     325.520         0.620           High Pulse Width  CLMS_78_45/CLK          ES8156_i2s_tx/sr[1]/opit_0_inv_L5Q_perm/CLK
 324.900     325.520         0.620           Low Pulse Width   CLMS_78_45/CLK          ES8156_i2s_tx/sr[1]/opit_0_inv_L5Q_perm/CLK
 324.900     325.520         0.620           High Pulse Width  CLMS_78_45/CLK          ES8156_i2s_tx/sr[2]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{dac2_es1_dsclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 324.900     325.520         0.620           High Pulse Width  CLMS_70_57/CLK          ES8156_dac2_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/CLK
 324.900     325.520         0.620           Low Pulse Width   CLMS_70_57/CLK          ES8156_dac2_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/CLK
 324.900     325.520         0.620           High Pulse Width  CLMS_78_53/CLK          ES8156_dac2_i2s_tx/sr[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{es0_dsclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 324.622     325.520         0.898           Low Pulse Width   DRM_82_68/CLKA[0]       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 324.622     325.520         0.898           High Pulse Width  DRM_82_68/CLKA[0]       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 324.622     325.520         0.898           Low Pulse Width   DRM_82_44/CLKA[0]       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_142_316/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_142_316/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_54_272/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width  CLMS_50_233/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_50_233/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_50_233/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_key_1/u_btn_deb/cnt[1][14]/opit_0_A2Q21/CLK
Endpoint    : u_key_1/u_btn_deb/cnt[1][18]/opit_0_A2Q21/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       3.367         ntclkbufg_0      
 CLMA_226_216/CLK                                                          r       u_key_1/u_btn_deb/cnt[1][14]/opit_0_A2Q21/CLK

 CLMA_226_216/Q0                   tco                   0.221       3.588 f       u_key_1/u_btn_deb/cnt[1][14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.255       3.843         u_key_1/u_btn_deb/cnt[1] [13]
 CLMS_226_213/Y0                   td                    0.380       4.223 f       u_key_1/u_btn_deb/N158_11/gateop_perm/Z
                                   net (fanout=1)        0.308       4.531         u_key_1/u_btn_deb/_N38979
 CLMS_222_197/Y3                   td                    0.360       4.891 f       u_key_1/u_btn_deb/N158_19/gateop_perm/Z
                                   net (fanout=2)        1.229       6.120         u_key_1/u_btn_deb/N158
 CLMA_130_184/Y1                   td                    0.244       6.364 f       u_key_1/u_btn_deb/cnt[1][19:0]_or/gateop_perm/Z
                                   net (fanout=3)        1.258       7.622         u_key_1/u_btn_deb/cnt[1][19:0]_or
 CLMA_226_204/RSCO                 td                    0.113       7.735 f       u_key_1/u_btn_deb/cnt[1][4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.735         ntR1834          
 CLMA_226_208/RSCO                 td                    0.113       7.848 f       u_key_1/u_btn_deb/cnt[1][8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.848         ntR1833          
 CLMA_226_212/RSCO                 td                    0.113       7.961 f       u_key_1/u_btn_deb/cnt[1][12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.961         ntR1832          
 CLMA_226_216/RSCO                 td                    0.113       8.074 f       u_key_1/u_btn_deb/cnt[1][16]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.074         ntR1831          
 CLMA_226_220/RSCI                                                         f       u_key_1/u_btn_deb/cnt[1][18]/opit_0_A2Q21/RS

 Data arrival time                                                   8.074         Logic Levels: 7  
                                                                                   Logic: 1.657ns(35.203%), Route: 3.050ns(64.797%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      22.270         _N69             
 USCM_84_108/CLK_USCM              td                    0.000      22.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895      23.165         ntclkbufg_0      
 CLMA_226_220/CLK                                                          r       u_key_1/u_btn_deb/cnt[1][18]/opit_0_A2Q21/CLK
 clock pessimism                                         0.187      23.352                          
 clock uncertainty                                      -0.050      23.302                          

 Setup time                                             -0.269      23.033                          

 Data required time                                                 23.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.033                          
 Data arrival time                                                   8.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.959                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_1/u_btn_deb/cnt[1][14]/opit_0_A2Q21/CLK
Endpoint    : u_key_1/u_btn_deb/cnt[1][16]/opit_0_A2Q21/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       3.367         ntclkbufg_0      
 CLMA_226_216/CLK                                                          r       u_key_1/u_btn_deb/cnt[1][14]/opit_0_A2Q21/CLK

 CLMA_226_216/Q0                   tco                   0.221       3.588 f       u_key_1/u_btn_deb/cnt[1][14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.255       3.843         u_key_1/u_btn_deb/cnt[1] [13]
 CLMS_226_213/Y0                   td                    0.380       4.223 f       u_key_1/u_btn_deb/N158_11/gateop_perm/Z
                                   net (fanout=1)        0.308       4.531         u_key_1/u_btn_deb/_N38979
 CLMS_222_197/Y3                   td                    0.360       4.891 f       u_key_1/u_btn_deb/N158_19/gateop_perm/Z
                                   net (fanout=2)        1.229       6.120         u_key_1/u_btn_deb/N158
 CLMA_130_184/Y1                   td                    0.244       6.364 f       u_key_1/u_btn_deb/cnt[1][19:0]_or/gateop_perm/Z
                                   net (fanout=3)        1.258       7.622         u_key_1/u_btn_deb/cnt[1][19:0]_or
 CLMA_226_204/RSCO                 td                    0.113       7.735 f       u_key_1/u_btn_deb/cnt[1][4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.735         ntR1834          
 CLMA_226_208/RSCO                 td                    0.113       7.848 f       u_key_1/u_btn_deb/cnt[1][8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.848         ntR1833          
 CLMA_226_212/RSCO                 td                    0.113       7.961 f       u_key_1/u_btn_deb/cnt[1][12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.961         ntR1832          
 CLMA_226_216/RSCI                                                         f       u_key_1/u_btn_deb/cnt[1][16]/opit_0_A2Q21/RS

 Data arrival time                                                   7.961         Logic Levels: 6  
                                                                                   Logic: 1.544ns(33.609%), Route: 3.050ns(66.391%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      22.270         _N69             
 USCM_84_108/CLK_USCM              td                    0.000      22.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895      23.165         ntclkbufg_0      
 CLMA_226_216/CLK                                                          r       u_key_1/u_btn_deb/cnt[1][16]/opit_0_A2Q21/CLK
 clock pessimism                                         0.201      23.366                          
 clock uncertainty                                      -0.050      23.316                          

 Setup time                                             -0.269      23.047                          

 Data required time                                                 23.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.047                          
 Data arrival time                                                   7.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.086                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_1/u_btn_deb/cnt[1][14]/opit_0_A2Q21/CLK
Endpoint    : u_key_1/u_btn_deb/cnt[1][14]/opit_0_A2Q21/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       3.367         ntclkbufg_0      
 CLMA_226_216/CLK                                                          r       u_key_1/u_btn_deb/cnt[1][14]/opit_0_A2Q21/CLK

 CLMA_226_216/Q0                   tco                   0.221       3.588 f       u_key_1/u_btn_deb/cnt[1][14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.255       3.843         u_key_1/u_btn_deb/cnt[1] [13]
 CLMS_226_213/Y0                   td                    0.380       4.223 f       u_key_1/u_btn_deb/N158_11/gateop_perm/Z
                                   net (fanout=1)        0.308       4.531         u_key_1/u_btn_deb/_N38979
 CLMS_222_197/Y3                   td                    0.360       4.891 f       u_key_1/u_btn_deb/N158_19/gateop_perm/Z
                                   net (fanout=2)        1.229       6.120         u_key_1/u_btn_deb/N158
 CLMA_130_184/Y1                   td                    0.244       6.364 f       u_key_1/u_btn_deb/cnt[1][19:0]_or/gateop_perm/Z
                                   net (fanout=3)        1.258       7.622         u_key_1/u_btn_deb/cnt[1][19:0]_or
 CLMA_226_204/RSCO                 td                    0.113       7.735 f       u_key_1/u_btn_deb/cnt[1][4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.735         ntR1834          
 CLMA_226_208/RSCO                 td                    0.113       7.848 f       u_key_1/u_btn_deb/cnt[1][8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.848         ntR1833          
 CLMA_226_212/RSCO                 td                    0.113       7.961 f       u_key_1/u_btn_deb/cnt[1][12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.961         ntR1832          
 CLMA_226_216/RSCI                                                         f       u_key_1/u_btn_deb/cnt[1][14]/opit_0_A2Q21/RS

 Data arrival time                                                   7.961         Logic Levels: 6  
                                                                                   Logic: 1.544ns(33.609%), Route: 3.050ns(66.391%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      22.270         _N69             
 USCM_84_108/CLK_USCM              td                    0.000      22.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895      23.165         ntclkbufg_0      
 CLMA_226_216/CLK                                                          r       u_key_1/u_btn_deb/cnt[1][14]/opit_0_A2Q21/CLK
 clock pessimism                                         0.202      23.367                          
 clock uncertainty                                      -0.050      23.317                          

 Setup time                                             -0.269      23.048                          

 Data required time                                                 23.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.048                          
 Data arrival time                                                   7.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.087                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d[1]/opit_0_inv/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d[2]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.005       3.275         ntclkbufg_0      
 CLMA_30_341/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d[1]/opit_0_inv/CLK

 CLMA_30_341/Q2                    tco                   0.180       3.455 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d[1]/opit_0_inv/Q
                                   net (fanout=1)        0.058       3.513         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d [1]
 CLMA_30_341/CD                                                            f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d[2]/opit_0_inv/D

 Data arrival time                                                   3.513         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.037       3.479         ntclkbufg_0      
 CLMA_30_341/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d[2]/opit_0_inv/CLK
 clock pessimism                                        -0.203       3.276                          
 clock uncertainty                                       0.000       3.276                          

 Hold time                                               0.040       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   3.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_refclk_buttonrstn_debounce/rstn_inner_d[1]/opit_0_inv/CLK
Endpoint    : u_pcie/u_refclk_buttonrstn_debounce/rstn_inner_d[2]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.005       3.275         ntclkbufg_0      
 CLMA_22_344/CLK                                                           r       u_pcie/u_refclk_buttonrstn_debounce/rstn_inner_d[1]/opit_0_inv/CLK

 CLMA_22_344/Q2                    tco                   0.180       3.455 f       u_pcie/u_refclk_buttonrstn_debounce/rstn_inner_d[1]/opit_0_inv/Q
                                   net (fanout=1)        0.058       3.513         u_pcie/u_refclk_buttonrstn_debounce/rstn_inner_d [1]
 CLMA_22_344/CD                                                            f       u_pcie/u_refclk_buttonrstn_debounce/rstn_inner_d[2]/opit_0_inv/D

 Data arrival time                                                   3.513         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.037       3.479         ntclkbufg_0      
 CLMA_22_344/CLK                                                           r       u_pcie/u_refclk_buttonrstn_debounce/rstn_inner_d[2]/opit_0_inv/CLK
 clock pessimism                                        -0.203       3.276                          
 clock uncertainty                                       0.000       3.276                          

 Hold time                                               0.040       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   3.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_1/u_btn_deb/btn_deb_fix[1]/opit_0_inv/CLK
Endpoint    : u_key_1/key_on[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.895       3.165         ntclkbufg_0      
 CLMA_130_184/CLK                                                          r       u_key_1/u_btn_deb/btn_deb_fix[1]/opit_0_inv/CLK

 CLMA_130_184/Q0                   tco                   0.179       3.344 f       u_key_1/u_btn_deb/btn_deb_fix[1]/opit_0_inv/Q
                                   net (fanout=2)        0.059       3.403         u_key_1/btn_deb [1]
 CLMS_130_185/B4                                                           f       u_key_1/key_on[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.403         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      0.925       3.367         ntclkbufg_0      
 CLMS_130_185/CLK                                                          r       u_key_1/key_on[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Hold time                                              -0.029       3.151                          

 Data required time                                                  3.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.151                          
 Data arrival time                                                   3.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/MEM_CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[12]
Path Group  : pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.920
  Launch Clock Delay      :  1.969
  Clock Pessimism Removal :  0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        0.932       0.932         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       0.932 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.037       1.969         ntclkbufg_1      
 PCIE_122_192/MEM_CLK                                                      r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/MEM_CLK

 PCIE_122_192/P_HDRQ_ADDRB[7]      tco                   0.421       2.390 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/P_HDRQ_ADDRB[7]
                                   net (fanout=4)        2.246       4.636         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_addrb [7]
 DRM_26_356/ADB0[12]                                                       f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/ADB0[12]

 Data arrival time                                                   4.636         Logic Levels: 0  
                                                                                   Logic: 0.421ns(15.786%), Route: 2.246ns(84.214%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       4.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        0.915       4.915         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       4.915 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.005       5.920         ntclkbufg_1      
 DRM_26_356/CLKB[0]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.030       5.950                          
 clock uncertainty                                      -0.050       5.900                          

 Setup time                                             -0.074       5.826                          

 Data required time                                                  5.826                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.826                          
 Data arrival time                                                   4.636                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.190                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/MEM_CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]
Path Group  : pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.920
  Launch Clock Delay      :  1.969
  Clock Pessimism Removal :  0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        0.932       0.932         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       0.932 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.037       1.969         ntclkbufg_1      
 PCIE_122_192/MEM_CLK                                                      r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/MEM_CLK

 PCIE_122_192/P_HDRQ_ENA           tco                   0.416       2.385 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/P_HDRQ_ENA
                                   net (fanout=4)        2.260       4.645         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_ena [0]
 DRM_26_356/WEA[0]                                                         f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/WEA[0]

 Data arrival time                                                   4.645         Logic Levels: 0  
                                                                                   Logic: 0.416ns(15.546%), Route: 2.260ns(84.454%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       4.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        0.915       4.915         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       4.915 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.005       5.920         ntclkbufg_1      
 DRM_26_356/CLKA[0]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.030       5.950                          
 clock uncertainty                                      -0.050       5.900                          

 Setup time                                             -0.009       5.891                          

 Data required time                                                  5.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.891                          
 Data arrival time                                                   4.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.246                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/MEM_CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[14]
Path Group  : pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.920
  Launch Clock Delay      :  1.969
  Clock Pessimism Removal :  0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        0.932       0.932         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       0.932 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.037       1.969         ntclkbufg_1      
 PCIE_122_192/MEM_CLK                                                      r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/MEM_CLK

 PCIE_122_192/P_HDRQ_DATAIN[14]    tco                   0.429       2.398 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/P_HDRQ_DATAIN[14]
                                   net (fanout=3)        2.172       4.570         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_datain [14]
 DRM_82_356/DA0[14]                                                        f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[14]

 Data arrival time                                                   4.570         Logic Levels: 0  
                                                                                   Logic: 0.429ns(16.494%), Route: 2.172ns(83.506%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       4.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        0.915       4.915         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       4.915 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.005       5.920         ntclkbufg_1      
 DRM_82_356/CLKA[0]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.030       5.950                          
 clock uncertainty                                      -0.050       5.900                          

 Setup time                                              0.021       5.921                          

 Data required time                                                  5.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.921                          
 Data arrival time                                                   4.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.351                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[51]/opit_0_inv/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[15]
Path Group  : pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.969
  Launch Clock Delay      :  1.920
  Clock Pessimism Removal :  -0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        0.915       0.915         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       0.915 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.005       1.920         ntclkbufg_1      
 CLMA_78_280/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[51]/opit_0_inv/CLK

 CLMA_78_280/Q3                    tco                   0.182       2.102 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[51]/opit_0_inv/Q
                                   net (fanout=1)        0.198       2.300         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r [51]
 DRM_82_272/DA0[15]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[15]

 Data arrival time                                                   2.300         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.895%), Route: 0.198ns(52.105%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        0.932       0.932         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       0.932 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.037       1.969         ntclkbufg_1      
 DRM_82_272/CLKA[0]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.030       1.939                          
 clock uncertainty                                       0.000       1.939                          

 Hold time                                               0.102       2.041                          

 Data required time                                                  2.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.041                          
 Data arrival time                                                   2.300                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[46]/opit_0_inv/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[10]
Path Group  : pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.969
  Launch Clock Delay      :  1.920
  Clock Pessimism Removal :  -0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        0.915       0.915         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       0.915 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.005       1.920         ntclkbufg_1      
 CLMS_78_281/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[46]/opit_0_inv/CLK

 CLMS_78_281/Q3                    tco                   0.182       2.102 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[46]/opit_0_inv/Q
                                   net (fanout=1)        0.199       2.301         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r [46]
 DRM_82_272/DA0[10]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[10]

 Data arrival time                                                   2.301         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.769%), Route: 0.199ns(52.231%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        0.932       0.932         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       0.932 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.037       1.969         ntclkbufg_1      
 DRM_82_272/CLKA[0]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.030       1.939                          
 clock uncertainty                                       0.000       1.939                          

 Hold time                                               0.102       2.041                          

 Data required time                                                  2.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.041                          
 Data arrival time                                                   2.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[48]/opit_0_inv/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[12]
Path Group  : pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.969
  Launch Clock Delay      :  1.920
  Clock Pessimism Removal :  -0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        0.915       0.915         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       0.915 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.005       1.920         ntclkbufg_1      
 CLMA_78_280/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[48]/opit_0_inv/CLK

 CLMA_78_280/Q1                    tco                   0.180       2.100 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[48]/opit_0_inv/Q
                                   net (fanout=1)        0.223       2.323         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r [48]
 DRM_82_272/DA0[12]                                                        f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[12]

 Data arrival time                                                   2.323         Logic Levels: 0  
                                                                                   Logic: 0.180ns(44.665%), Route: 0.223ns(55.335%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        0.932       0.932         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       0.932 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.037       1.969         ntclkbufg_1      
 DRM_82_272/CLKA[0]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.030       1.939                          
 clock uncertainty                                       0.000       1.939                          

 Hold time                                               0.119       2.058                          

 Data required time                                                  2.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.058                          
 Data arrival time                                                   2.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/det_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : pclk_div2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.920
  Launch Clock Delay      :  1.969
  Clock Pessimism Removal :  0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        0.932       0.932         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.037       1.969         ntclkbufg_2      
 PCIE_122_192/PCLK_DIV2                                                    r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2

 PCIE_122_192/MAC_PHY_TXDETECTRX_LOOPBACK[0]
                                   tco                   1.136       3.105 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/MAC_PHY_TXDETECTRX_LOOPBACK[0]
                                   net (fanout=5)        1.573       4.678         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/mac_phy_txdetectrx_loopback [0]
 CLMS_66_329/Y0                    td                    0.226       4.904 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N126/gateop_perm/Z
                                   net (fanout=1)        0.273       5.177         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N126
 CLMS_62_337/Y3                    td                    0.360       5.537 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N467/gateop_perm/Z
                                   net (fanout=4)        0.254       5.791         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N467
 CLMA_66_336/CE                                                            f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/det_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.791         Logic Levels: 2  
                                                                                   Logic: 1.722ns(45.055%), Route: 2.100ns(54.945%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       8.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        0.915       8.915         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       8.915 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.005       9.920         ntclkbufg_2      
 CLMA_66_336/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/det_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.030       9.950                          
 clock uncertainty                                      -0.050       9.900                          

 Setup time                                             -0.476       9.424                          

 Data required time                                                  9.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.424                          
 Data arrival time                                                   5.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.633                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/det_cnt[1]/opit_0_inv_L5Q_perm/CE
Path Group  : pclk_div2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.920
  Launch Clock Delay      :  1.969
  Clock Pessimism Removal :  0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        0.932       0.932         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.037       1.969         ntclkbufg_2      
 PCIE_122_192/PCLK_DIV2                                                    r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2

 PCIE_122_192/MAC_PHY_TXDETECTRX_LOOPBACK[0]
                                   tco                   1.136       3.105 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/MAC_PHY_TXDETECTRX_LOOPBACK[0]
                                   net (fanout=5)        1.573       4.678         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/mac_phy_txdetectrx_loopback [0]
 CLMS_66_329/Y0                    td                    0.226       4.904 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N126/gateop_perm/Z
                                   net (fanout=1)        0.273       5.177         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N126
 CLMS_62_337/Y3                    td                    0.360       5.537 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N467/gateop_perm/Z
                                   net (fanout=4)        0.254       5.791         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N467
 CLMA_66_336/CE                                                            f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/det_cnt[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.791         Logic Levels: 2  
                                                                                   Logic: 1.722ns(45.055%), Route: 2.100ns(54.945%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       8.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        0.915       8.915         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       8.915 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.005       9.920         ntclkbufg_2      
 CLMA_66_336/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/det_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.030       9.950                          
 clock uncertainty                                      -0.050       9.900                          

 Setup time                                             -0.476       9.424                          

 Data required time                                                  9.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.424                          
 Data arrival time                                                   5.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.633                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/det_cnt[2]/opit_0_inv_L5Q_perm/CE
Path Group  : pclk_div2
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.920
  Launch Clock Delay      :  1.969
  Clock Pessimism Removal :  0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        0.932       0.932         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.037       1.969         ntclkbufg_2      
 PCIE_122_192/PCLK_DIV2                                                    r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2

 PCIE_122_192/MAC_PHY_TXDETECTRX_LOOPBACK[0]
                                   tco                   1.136       3.105 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/MAC_PHY_TXDETECTRX_LOOPBACK[0]
                                   net (fanout=5)        1.573       4.678         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/mac_phy_txdetectrx_loopback [0]
 CLMS_66_329/Y0                    td                    0.226       4.904 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N126/gateop_perm/Z
                                   net (fanout=1)        0.273       5.177         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N126
 CLMS_62_337/Y3                    td                    0.360       5.537 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N467/gateop_perm/Z
                                   net (fanout=4)        0.254       5.791         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N467
 CLMA_66_336/CE                                                            f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/det_cnt[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.791         Logic Levels: 2  
                                                                                   Logic: 1.722ns(45.055%), Route: 2.100ns(54.945%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       8.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        0.915       8.915         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       8.915 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.005       9.920         ntclkbufg_2      
 CLMA_66_336/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/det_cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.030       9.950                          
 clock uncertainty                                      -0.050       9.900                          

 Setup time                                             -0.476       9.424                          

 Data required time                                                  9.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.424                          
 Data arrival time                                                   5.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.633                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[27]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TDATA_0[27]
Path Group  : pclk_div2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.969
  Launch Clock Delay      :  1.920
  Clock Pessimism Removal :  -0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        0.915       0.915         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       0.915 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.005       1.920         ntclkbufg_2      
 CLMA_90_329/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[27]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_90_329/Q1                    tco                   0.184       2.104 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[27]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.218       2.322         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_0 [27]
 HSST_88_340/TDATA_0[27]                                                   r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TDATA_0[27]

 Data arrival time                                                   2.322         Logic Levels: 0  
                                                                                   Logic: 0.184ns(45.771%), Route: 0.218ns(54.229%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        0.932       0.932         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.037       1.969         ntclkbufg_2      
 HSST_88_340/TX0_CLK_FR_CORE                                               r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TX0_CLK_FR_CORE
 clock pessimism                                        -0.030       1.939                          
 clock uncertainty                                       0.000       1.939                          

 Hold time                                               0.215       2.154                          

 Data required time                                                  2.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.154                          
 Data arrival time                                                   2.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[25]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TDATA_0[25]
Path Group  : pclk_div2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.969
  Launch Clock Delay      :  1.920
  Clock Pessimism Removal :  -0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        0.915       0.915         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       0.915 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.005       1.920         ntclkbufg_2      
 CLMA_90_333/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[25]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_90_333/Q1                    tco                   0.184       2.104 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[25]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.220       2.324         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_0 [25]
 HSST_88_340/TDATA_0[25]                                                   r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TDATA_0[25]

 Data arrival time                                                   2.324         Logic Levels: 0  
                                                                                   Logic: 0.184ns(45.545%), Route: 0.220ns(54.455%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        0.932       0.932         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.037       1.969         ntclkbufg_2      
 HSST_88_340/TX0_CLK_FR_CORE                                               r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TX0_CLK_FR_CORE
 clock pessimism                                        -0.030       1.939                          
 clock uncertainty                                       0.000       1.939                          

 Hold time                                               0.215       2.154                          

 Data required time                                                  2.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.154                          
 Data arrival time                                                   2.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.170                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[26]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TDATA_0[26]
Path Group  : pclk_div2
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.969
  Launch Clock Delay      :  1.920
  Clock Pessimism Removal :  -0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        0.915       0.915         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       0.915 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.005       1.920         ntclkbufg_2      
 CLMA_90_329/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[26]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_90_329/Q0                    tco                   0.182       2.102 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[26]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.239       2.341         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_0 [26]
 HSST_88_340/TDATA_0[26]                                                   r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TDATA_0[26]

 Data arrival time                                                   2.341         Logic Levels: 0  
                                                                                   Logic: 0.182ns(43.230%), Route: 0.239ns(56.770%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        0.932       0.932         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.037       1.969         ntclkbufg_2      
 HSST_88_340/TX0_CLK_FR_CORE                                               r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TX0_CLK_FR_CORE
 clock pessimism                                        -0.030       1.939                          
 clock uncertainty                                       0.000       1.939                          

 Hold time                                               0.215       2.154                          

 Data required time                                                  2.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.154                          
 Data arrival time                                                   2.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.187                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[4]/opit_0/CLK
Endpoint    : U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[50]/opit_0_A2Q21/Cin
Path Group  : hdmi_tx_pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.932         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       0.932 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         0.925       1.857         ntclkbufg_3      
 CLMA_162_196/CLK                                                          r       U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[4]/opit_0/CLK

 CLMA_162_196/Q2                   tco                   0.223       2.080 f       U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[4]/opit_0/Q
                                   net (fanout=42)       0.274       2.354         U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg [4]
 CLMS_166_201/Y2                   td                    0.381       2.735 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[20]_3/gateop_perm/Z
                                   net (fanout=1)        1.007       3.742         U_MFCC_VQ/u_MFCC_DCT/_N39634
 CLMS_198_133/Y2                   td                    0.264       4.006 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[20]_4/gateop_perm/Z
                                   net (fanout=1)        0.069       4.075         U_MFCC_VQ/u_MFCC_DCT/_N39635
 CLMS_198_133/Y1                   td                    0.244       4.319 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[20]_36/gateop_perm/Z
                                   net (fanout=3)        0.173       4.492         U_MFCC_VQ/u_MFCC_DCT/_N39652
 CLMS_202_133/Y6CD                 td                    0.356       4.848 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[20]_45_muxf6_perm/Z
                                   net (fanout=4)        0.434       5.282         U_MFCC_VQ/u_MFCC_DCT/MFCC_IN [20]
 CLMA_194_157/Y1                   td                    0.224       5.506 f       U_MFCC_VQ/u_MFCC_DCT/N209_20/gateop_perm/Z
                                   net (fanout=1)        0.256       5.762         U_MFCC_VQ/u_MFCC_DCT/_N40169
 CLMA_194_153/Y2                   td                    0.150       5.912 f       U_MFCC_VQ/u_MFCC_DCT/N209_39/gateop_perm/Z
                                   net (fanout=1)        0.444       6.356         U_MFCC_VQ/u_MFCC_DCT/_N40188
 CLMA_210_136/Y0                   td                    0.226       6.582 f       U_MFCC_VQ/u_MFCC_DCT/N113/gateop_perm/Z
                                   net (fanout=7)        0.276       6.858         U_MFCC_VQ/u_MFCC_DCT/MFCC_IN_1 [0]
                                   td                    0.222       7.080 f       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.080         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [2]
 CLMS_218_141/COUT                 td                    0.044       7.124 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.124         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [4]
                                   td                    0.044       7.168 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.168         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [6]
 CLMS_218_145/COUT                 td                    0.044       7.212 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.212         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [8]
                                   td                    0.044       7.256 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.256         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [10]
 CLMS_218_149/COUT                 td                    0.044       7.300 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.300         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [12]
                                   td                    0.044       7.344 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.344         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [14]
 CLMS_218_153/COUT                 td                    0.044       7.388 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.388         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [16]
                                   td                    0.044       7.432 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.432         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [18]
 CLMS_218_157/Y3                   td                    0.387       7.819 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_19/gateop_A2/Y1
                                   net (fanout=2)        0.358       8.177         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14 [20]
 CLMS_218_169/COUT                 td                    0.268       8.445 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[42]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.445         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [32]
                                   td                    0.044       8.489 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[44]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.489         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [34]
 CLMS_218_173/COUT                 td                    0.044       8.533 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[46]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.533         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [36]
                                   td                    0.044       8.577 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[48]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.577         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [38]
                                                                           r       U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[50]/opit_0_A2Q21/Cin

 Data arrival time                                                   8.577         Logic Levels: 14 
                                                                                   Logic: 3.429ns(51.027%), Route: 3.291ns(48.973%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 PLL_158_303/CLK_OUT0                                    0.000       6.734 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       7.649         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       7.649 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         0.895       8.544         ntclkbufg_3      
 CLMS_218_177/CLK                                                          r       U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[50]/opit_0_A2Q21/CLK
 clock pessimism                                         0.028       8.572                          
 clock uncertainty                                      -0.150       8.422                          

 Setup time                                             -0.128       8.294                          

 Data required time                                                  8.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.294                          
 Data arrival time                                                   8.577                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.283                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[4]/opit_0/CLK
Endpoint    : U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[50]/opit_0_A2Q21/Cin
Path Group  : hdmi_tx_pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.932         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       0.932 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         0.925       1.857         ntclkbufg_3      
 CLMA_162_196/CLK                                                          r       U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[4]/opit_0/CLK

 CLMA_162_196/Q2                   tco                   0.223       2.080 f       U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[4]/opit_0/Q
                                   net (fanout=42)       0.274       2.354         U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg [4]
 CLMS_166_201/Y2                   td                    0.381       2.735 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[20]_3/gateop_perm/Z
                                   net (fanout=1)        1.007       3.742         U_MFCC_VQ/u_MFCC_DCT/_N39634
 CLMS_198_133/Y2                   td                    0.264       4.006 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[20]_4/gateop_perm/Z
                                   net (fanout=1)        0.069       4.075         U_MFCC_VQ/u_MFCC_DCT/_N39635
 CLMS_198_133/Y1                   td                    0.244       4.319 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[20]_36/gateop_perm/Z
                                   net (fanout=3)        0.173       4.492         U_MFCC_VQ/u_MFCC_DCT/_N39652
 CLMS_202_133/Y6CD                 td                    0.356       4.848 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[20]_45_muxf6_perm/Z
                                   net (fanout=4)        0.434       5.282         U_MFCC_VQ/u_MFCC_DCT/MFCC_IN [20]
 CLMA_194_157/Y1                   td                    0.224       5.506 f       U_MFCC_VQ/u_MFCC_DCT/N209_20/gateop_perm/Z
                                   net (fanout=1)        0.256       5.762         U_MFCC_VQ/u_MFCC_DCT/_N40169
 CLMA_194_153/Y2                   td                    0.150       5.912 f       U_MFCC_VQ/u_MFCC_DCT/N209_39/gateop_perm/Z
                                   net (fanout=1)        0.444       6.356         U_MFCC_VQ/u_MFCC_DCT/_N40188
 CLMA_210_136/Y0                   td                    0.226       6.582 f       U_MFCC_VQ/u_MFCC_DCT/N113/gateop_perm/Z
                                   net (fanout=7)        0.262       6.844         U_MFCC_VQ/u_MFCC_DCT/MFCC_IN_1 [0]
                                   td                    0.222       7.066 f       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.066         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13457
 CLMS_214_141/COUT                 td                    0.044       7.110 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.110         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13459
                                   td                    0.044       7.154 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.154         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13461
 CLMS_214_145/COUT                 td                    0.044       7.198 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.198         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13463
                                   td                    0.044       7.242 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.242         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13465
 CLMS_214_149/COUT                 td                    0.044       7.286 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.286         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13467
                                   td                    0.044       7.330 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.330         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13469
 CLMS_214_153/COUT                 td                    0.044       7.374 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.374         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13471
                                   td                    0.044       7.418 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.418         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13473
 CLMS_214_157/Y3                   td                    0.387       7.805 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_19/gateop_A2/Y1
                                   net (fanout=2)        0.361       8.166         U_MFCC_VQ/u_MFCC_DCT/LOG10/N7 [20]
 CLMS_214_169/COUT                 td                    0.268       8.434 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[42]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.434         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13487
                                   td                    0.044       8.478 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[44]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.478         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13489
 CLMS_214_173/COUT                 td                    0.044       8.522 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[46]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.522         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13491
                                   td                    0.044       8.566 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[48]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.566         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13493
                                                                           r       U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[50]/opit_0_A2Q21/Cin

 Data arrival time                                                   8.566         Logic Levels: 14 
                                                                                   Logic: 3.429ns(51.110%), Route: 3.280ns(48.890%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 PLL_158_303/CLK_OUT0                                    0.000       6.734 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       7.649         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       7.649 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         0.895       8.544         ntclkbufg_3      
 CLMS_214_177/CLK                                                          r       U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[50]/opit_0_A2Q21/CLK
 clock pessimism                                         0.028       8.572                          
 clock uncertainty                                      -0.150       8.422                          

 Setup time                                             -0.128       8.294                          

 Data required time                                                  8.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.294                          
 Data arrival time                                                   8.566                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.272                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[4]/opit_0/CLK
Endpoint    : U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[48]/opit_0_A2Q21/Cin
Path Group  : hdmi_tx_pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.857
  Clock Pessimism Removal :  0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.932         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       0.932 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         0.925       1.857         ntclkbufg_3      
 CLMA_162_196/CLK                                                          r       U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[4]/opit_0/CLK

 CLMA_162_196/Q2                   tco                   0.223       2.080 f       U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[4]/opit_0/Q
                                   net (fanout=42)       0.274       2.354         U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg [4]
 CLMS_166_201/Y2                   td                    0.381       2.735 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[20]_3/gateop_perm/Z
                                   net (fanout=1)        1.007       3.742         U_MFCC_VQ/u_MFCC_DCT/_N39634
 CLMS_198_133/Y2                   td                    0.264       4.006 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[20]_4/gateop_perm/Z
                                   net (fanout=1)        0.069       4.075         U_MFCC_VQ/u_MFCC_DCT/_N39635
 CLMS_198_133/Y1                   td                    0.244       4.319 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[20]_36/gateop_perm/Z
                                   net (fanout=3)        0.173       4.492         U_MFCC_VQ/u_MFCC_DCT/_N39652
 CLMS_202_133/Y6CD                 td                    0.356       4.848 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[20]_45_muxf6_perm/Z
                                   net (fanout=4)        0.434       5.282         U_MFCC_VQ/u_MFCC_DCT/MFCC_IN [20]
 CLMA_194_157/Y1                   td                    0.224       5.506 f       U_MFCC_VQ/u_MFCC_DCT/N209_20/gateop_perm/Z
                                   net (fanout=1)        0.256       5.762         U_MFCC_VQ/u_MFCC_DCT/_N40169
 CLMA_194_153/Y2                   td                    0.150       5.912 f       U_MFCC_VQ/u_MFCC_DCT/N209_39/gateop_perm/Z
                                   net (fanout=1)        0.444       6.356         U_MFCC_VQ/u_MFCC_DCT/_N40188
 CLMA_210_136/Y0                   td                    0.226       6.582 f       U_MFCC_VQ/u_MFCC_DCT/N113/gateop_perm/Z
                                   net (fanout=7)        0.276       6.858         U_MFCC_VQ/u_MFCC_DCT/MFCC_IN_1 [0]
                                   td                    0.222       7.080 f       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.080         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [2]
 CLMS_218_141/COUT                 td                    0.044       7.124 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.124         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [4]
                                   td                    0.044       7.168 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.168         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [6]
 CLMS_218_145/COUT                 td                    0.044       7.212 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.212         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [8]
                                   td                    0.044       7.256 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.256         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [10]
 CLMS_218_149/COUT                 td                    0.044       7.300 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.300         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [12]
                                   td                    0.044       7.344 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.344         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [14]
 CLMS_218_153/COUT                 td                    0.044       7.388 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.388         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [16]
                                   td                    0.044       7.432 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.432         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [18]
 CLMS_218_157/Y3                   td                    0.387       7.819 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_19/gateop_A2/Y1
                                   net (fanout=2)        0.358       8.177         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14 [20]
 CLMS_218_169/COUT                 td                    0.268       8.445 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[42]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.445         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [32]
                                   td                    0.044       8.489 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[44]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.489         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [34]
 CLMS_218_173/COUT                 td                    0.044       8.533 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[46]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       8.533         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [36]
 CLMS_218_177/CIN                                                          r       U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[48]/opit_0_A2Q21/Cin

 Data arrival time                                                   8.533         Logic Levels: 14 
                                                                                   Logic: 3.385ns(50.704%), Route: 3.291ns(49.296%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 PLL_158_303/CLK_OUT0                                    0.000       6.734 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       7.649         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       7.649 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         0.895       8.544         ntclkbufg_3      
 CLMS_218_177/CLK                                                          r       U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[48]/opit_0_A2Q21/CLK
 clock pessimism                                         0.028       8.572                          
 clock uncertainty                                      -0.150       8.422                          

 Setup time                                             -0.132       8.290                          

 Data required time                                                  8.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.290                          
 Data arrival time                                                   8.533                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.243                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[14]/opit_0_L5Q_perm/CLK
Endpoint    : U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_14/ram16x1d/WD
Path Group  : hdmi_tx_pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.969
  Launch Clock Delay      :  1.920
  Clock Pessimism Removal :  -0.034

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       0.915         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       0.915 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.005       1.920         ntclkbufg_3      
 CLMA_254_340/CLK                                                          r       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[14]/opit_0_L5Q_perm/CLK

 CLMA_254_340/Q0                   tco                   0.179       2.099 f       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[14]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       2.157         U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [14]
 CLMS_254_341/BD                                                           f       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_14/ram16x1d/WD

 Data arrival time                                                   2.157         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.932         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       0.932 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.037       1.969         ntclkbufg_3      
 CLMS_254_341/CLK                                                          r       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_14/ram16x1d/WCLK
 clock pessimism                                        -0.034       1.935                          
 clock uncertainty                                       0.000       1.935                          

 Hold time                                               0.293       2.228                          

 Data required time                                                  2.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.228                          
 Data arrival time                                                   2.157                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.071                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[19]/opit_0_L5Q_perm/CLK
Endpoint    : U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_19/ram16x1d/WD
Path Group  : hdmi_tx_pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.969
  Launch Clock Delay      :  1.920
  Clock Pessimism Removal :  -0.034

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       0.915         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       0.915 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.005       1.920         ntclkbufg_3      
 CLMA_270_320/CLK                                                          r       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[19]/opit_0_L5Q_perm/CLK

 CLMA_270_320/Q0                   tco                   0.179       2.099 f       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_re_in[19]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.130       2.229         U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_re_in [19]
 CLMS_270_321/AD                                                           f       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_19/ram16x1d/WD

 Data arrival time                                                   2.229         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.929%), Route: 0.130ns(42.071%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.932         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       0.932 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.037       1.969         ntclkbufg_3      
 CLMS_270_321/CLK                                                          r       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_re_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_19/ram16x1d/WCLK
 clock pessimism                                        -0.034       1.935                          
 clock uncertainty                                       0.000       1.935                          

 Hold time                                               0.293       2.228                          

 Data required time                                                  2.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.228                          
 Data arrival time                                                   2.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.001                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[13]/opit_0_L5Q_perm/CLK
Endpoint    : U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_13/ram16x1d/WD
Path Group  : hdmi_tx_pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.969
  Launch Clock Delay      :  1.920
  Clock Pessimism Removal :  -0.034

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       0.915         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       0.915 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.005       1.920         ntclkbufg_3      
 CLMA_254_340/CLK                                                          r       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[13]/opit_0_L5Q_perm/CLK

 CLMA_254_340/Q1                   tco                   0.180       2.100 f       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.130       2.230         U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [13]
 CLMS_254_341/AD                                                           f       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_13/ram16x1d/WD

 Data arrival time                                                   2.230         Logic Levels: 0  
                                                                                   Logic: 0.180ns(58.065%), Route: 0.130ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.932         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       0.932 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.037       1.969         ntclkbufg_3      
 CLMS_254_341/CLK                                                          r       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_13/ram16x1d/WCLK
 clock pessimism                                        -0.034       1.935                          
 clock uncertainty                                       0.000       1.935                          

 Hold time                                               0.293       2.228                          

 Data required time                                                  2.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.228                          
 Data arrival time                                                   2.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.002                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[18]/opit_0_A2Q21/CLK
Endpoint    : rstn_1ms[0]/opit_0_L5Q_perm/L4
Path Group  : clk_12M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.533
  Launch Clock Delay      :  1.571
  Clock Pessimism Removal :  0.026

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       0.614 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       0.957       1.571         ntclkbufg_6      
 CLMA_74_52/CLK                                                            r       rstn_1ms[18]/opit_0_A2Q21/CLK

 CLMA_74_52/Q1                     tco                   0.223       1.794 f       rstn_1ms[18]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.306       2.100         rstn_1ms[18]     
 CLMS_74_33/Y3                     td                    0.360       2.460 r       N204_15/gateop_perm/Z
                                   net (fanout=1)        0.072       2.532         _N38641          
 CLMS_74_33/Y1                     td                    0.224       2.756 f       N204_18/gateop_perm/Z
                                   net (fanout=5)        0.255       3.011         _N38644          
 CLMS_74_37/Y2                     td                    0.162       3.173 r       ES7243E_reg_config/N14/gateop_perm/Z
                                   net (fanout=67)       0.246       3.419         ES7243E_reg_config/N14_rnmt
 CLMS_74_33/A4                                                             r       rstn_1ms[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.419         Logic Levels: 3  
                                                                                   Logic: 0.969ns(52.435%), Route: 0.879ns(47.565%)
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                            81.380      81.380 r                        
 PLL_158_179/CLK_OUT0                                    0.000      81.380 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      81.983         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000      81.983 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       0.930      82.913         ntclkbufg_6      
 CLMS_74_33/CLK                                                            r       rstn_1ms[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.026      82.939                          
 clock uncertainty                                      -0.150      82.789                          

 Setup time                                             -0.093      82.696                          

 Data required time                                                 82.696                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 82.696                          
 Data arrival time                                                   3.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        79.277                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config/clock_i2c/opit_0/CE
Path Group  : clk_12M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.510
  Launch Clock Delay      :  1.566
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       0.614 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       0.952       1.566         ntclkbufg_6      
 CLMS_50_41/CLK                                                            r       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_50_41/Q2                     tco                   0.223       1.789 f       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.172       1.961         ES7243E_reg_config/clock_cnt [2]
 CLMS_50_45/Y3                     td                    0.358       2.319 f       ES7243E_reg_config/N6_mux2_3/gateop_perm/Z
                                   net (fanout=6)        0.297       2.616         ES7243E_reg_config/N6_inv
 CLMA_58_40/CE                                                             f       ES7243E_reg_config/clock_i2c/opit_0/CE

 Data arrival time                                                   2.616         Logic Levels: 1  
                                                                                   Logic: 0.581ns(55.333%), Route: 0.469ns(44.667%)
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                            81.380      81.380 r                        
 PLL_158_179/CLK_OUT0                                    0.000      81.380 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      81.983         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000      81.983 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       0.907      82.890         ntclkbufg_6      
 CLMA_58_40/CLK                                                            r       ES7243E_reg_config/clock_i2c/opit_0/CLK
 clock pessimism                                         0.022      82.912                          
 clock uncertainty                                      -0.150      82.762                          

 Setup time                                             -0.476      82.286                          

 Data required time                                                 82.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 82.286                          
 Data arrival time                                                   2.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        79.670                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_reg_config/clock_i2c/opit_0/CE
Path Group  : clk_12M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.510
  Launch Clock Delay      :  1.566
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       0.614 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       0.952       1.566         ntclkbufg_6      
 CLMS_50_41/CLK                                                            r       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_50_41/Q2                     tco                   0.223       1.789 f       ES7243E_reg_config/clock_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.172       1.961         ES7243E_reg_config/clock_cnt [2]
 CLMS_50_45/Y3                     td                    0.358       2.319 f       ES7243E_reg_config/N6_mux2_3/gateop_perm/Z
                                   net (fanout=6)        0.297       2.616         ES7243E_reg_config/N6_inv
 CLMA_58_40/CE                                                             f       ES8156_reg_config/clock_i2c/opit_0/CE

 Data arrival time                                                   2.616         Logic Levels: 1  
                                                                                   Logic: 0.581ns(55.333%), Route: 0.469ns(44.667%)
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                            81.380      81.380 r                        
 PLL_158_179/CLK_OUT0                                    0.000      81.380 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603      81.983         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000      81.983 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       0.907      82.890         ntclkbufg_6      
 CLMA_58_40/CLK                                                            r       ES8156_reg_config/clock_i2c/opit_0/CLK
 clock pessimism                                         0.022      82.912                          
 clock uncertainty                                      -0.150      82.762                          

 Setup time                                             -0.476      82.286                          

 Data required time                                                 82.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 82.286                          
 Data arrival time                                                   2.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        79.670                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config2/clock_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config2/clock_cnt[2]/opit_0_L5Q_perm/L4
Path Group  : clk_12M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.572
  Launch Clock Delay      :  1.530
  Clock Pessimism Removal :  -0.041

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       0.603 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       0.927       1.530         ntclkbufg_6      
 CLMS_70_29/CLK                                                            r       ES7243E_reg_config2/clock_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_70_29/Q1                     tco                   0.180       1.710 f       ES7243E_reg_config2/clock_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.061       1.771         ES7243E_reg_config2/clock_cnt [1]
 CLMS_70_29/C4                                                             f       ES7243E_reg_config2/clock_cnt[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.771         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       0.614 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       0.958       1.572         ntclkbufg_6      
 CLMS_70_29/CLK                                                            r       ES7243E_reg_config2/clock_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.041       1.531                          
 clock uncertainty                                       0.000       1.531                          

 Hold time                                              -0.028       1.503                          

 Data required time                                                  1.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.503                          
 Data arrival time                                                   1.771                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : clk_12M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.566
  Launch Clock Delay      :  1.525
  Clock Pessimism Removal :  -0.041

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       0.603 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       0.922       1.525         ntclkbufg_6      
 CLMS_50_41/CLK                                                            r       ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_50_41/Q3                     tco                   0.178       1.703 f       ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.063       1.766         ES7243E_reg_config/clock_cnt [1]
 CLMS_50_41/D4                                                             f       ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.766         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.859%), Route: 0.063ns(26.141%)
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       0.614 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       0.952       1.566         ntclkbufg_6      
 CLMS_50_41/CLK                                                            r       ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.041       1.525                          
 clock uncertainty                                       0.000       1.525                          

 Hold time                                              -0.028       1.497                          

 Data required time                                                  1.497                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.497                          
 Data arrival time                                                   1.766                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config2/clock_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config2/clock_cnt[3]/opit_0_L5Q_perm/L0
Path Group  : clk_12M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.572
  Launch Clock Delay      :  1.530
  Clock Pessimism Removal :  -0.041

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       0.603 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       0.927       1.530         ntclkbufg_6      
 CLMS_70_29/CLK                                                            r       ES7243E_reg_config2/clock_cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_70_29/Q2                     tco                   0.180       1.710 f       ES7243E_reg_config2/clock_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.059       1.769         ES7243E_reg_config2/clock_cnt [2]
 CLMS_70_29/D0                                                             f       ES7243E_reg_config2/clock_cnt[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   1.769         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
 PLL_158_179/CLK_OUT0                                    0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000       0.614 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       0.958       1.572         ntclkbufg_6      
 CLMS_70_29/CLK                                                            r       ES7243E_reg_config2/clock_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.041       1.531                          
 clock uncertainty                                       0.000       1.531                          

 Hold time                                              -0.065       1.466                          

 Data required time                                                  1.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.466                          
 Data arrival time                                                   1.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.303                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/reg_data/iGopDrm/CLKA
Endpoint    : ES7243E_reg_config/u_i2c_com/reg_sdat/opit_0_L5Q_perm/L0
Path Group  : clock_i2c
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.102  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.357
  Launch Clock Delay      :  0.255
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMA_58_40/Q1                                           0.000       0.000 r       ES7243E_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.255       0.255         ES7243E_reg_config/clock_i2c
 DRM_54_24/CLKA[0]                                                         r       ES7243E_reg_config/reg_data/iGopDrm/CLKA

 DRM_54_24/QA0[2]                  tco                   1.815       2.070 f       ES7243E_reg_config/reg_data/iGopDrm/DOA[2]
                                   net (fanout=1)        0.337       2.407         ES7243E_reg_config/i2c_data [2]
 CLMS_46_33/Y1                     td                    0.360       2.767 f       ES7243E_reg_config/u_i2c_com/N251_23/gateop_perm/Z
                                   net (fanout=1)        0.262       3.029         ES7243E_reg_config/u_i2c_com/_N21399
 CLMS_50_33/Y6AB                   td                    0.139       3.168 f       ES7243E_reg_config/u_i2c_com/N251_26_muxf6/F
                                   net (fanout=1)        0.266       3.434         ES7243E_reg_config/u_i2c_com/_N21402
 CLMA_50_24/Y0                     td                    0.264       3.698 f       ES7243E_reg_config/u_i2c_com/N251_28/gateop_perm/Z
                                   net (fanout=1)        0.617       4.315         ES7243E_reg_config/u_i2c_com/N251
 CLMS_78_37/D0                                                             f       ES7243E_reg_config/u_i2c_com/reg_sdat/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.315         Logic Levels: 3  
                                                                                   Logic: 2.578ns(63.498%), Route: 1.482ns(36.502%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                       10000.000   10000.000 r                        
 CLMA_58_40/Q1                                           0.000   10000.000 r       ES7243E_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.357   10000.357         ES7243E_reg_config/clock_i2c
 CLMS_78_37/CLK                                                            r       ES7243E_reg_config/u_i2c_com/reg_sdat/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000   10000.357                          
 clock uncertainty                                      -0.050   10000.307                          

 Setup time                                             -0.148   10000.159                          

 Data required time                                              10000.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                              10000.159                          
 Data arrival time                                                   4.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                      9995.844                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config2/reg_data/iGopDrm/CLKA
Endpoint    : ES7243E_reg_config2/u_i2c_com/reg_sdat/opit_0_L5Q_perm/L4
Path Group  : clock_i2c
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.274
  Launch Clock Delay      :  0.383
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMS_66_29/Q0                                           0.000       0.000 r       ES7243E_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.383       0.383         ES7243E_reg_config2/clock_i2c
 DRM_54_24/CLKA[1]                                                         r       ES7243E_reg_config2/reg_data/iGopDrm/CLKA

 DRM_54_24/QA1[6]                  tco                   1.815       2.198 f       ES7243E_reg_config2/reg_data/iGopDrm/DOA[6]
                                   net (fanout=1)        0.295       2.493         ES7243E_reg_config2/i2c_data [6]
 CLMS_50_37/Y0                     td                    0.264       2.757 f       ES7243E_reg_config2/u_i2c_com/N251_19/gateop_perm/Z
                                   net (fanout=1)        0.271       3.028         ES7243E_reg_config2/u_i2c_com/_N15632
 CLMS_50_29/Y6AB                   td                    0.202       3.230 r       ES7243E_reg_config2/u_i2c_com/N251_26_muxf6/F
                                   net (fanout=1)        0.321       3.551         ES7243E_reg_config2/u_i2c_com/_N15639
 CLMA_58_21/Y1                     td                    0.360       3.911 r       ES7243E_reg_config2/u_i2c_com/N251_28/gateop_perm/Z
                                   net (fanout=1)        0.348       4.259         ES7243E_reg_config2/u_i2c_com/N251
 CLMA_70_20/B4                                                             r       ES7243E_reg_config2/u_i2c_com/reg_sdat/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.259         Logic Levels: 3  
                                                                                   Logic: 2.641ns(68.137%), Route: 1.235ns(31.863%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                       10000.000   10000.000 r                        
 CLMS_66_29/Q0                                           0.000   10000.000 r       ES7243E_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.274   10000.274         ES7243E_reg_config2/clock_i2c
 CLMA_70_20/CLK                                                            r       ES7243E_reg_config2/u_i2c_com/reg_sdat/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000   10000.274                          
 clock uncertainty                                      -0.050   10000.224                          

 Setup time                                             -0.092   10000.132                          

 Data required time                                              10000.132                          
----------------------------------------------------------------------------------------------------
 Data required time                                              10000.132                          
 Data arrival time                                                   4.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                      9995.873                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/reg_index[0]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config/config_step_reg[0]/opit_0/CE
Path Group  : clock_i2c
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.384  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.203
  Launch Clock Delay      :  0.587
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMA_58_40/Q1                                           0.000       0.000 r       ES7243E_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.587       0.587         ES7243E_reg_config/clock_i2c
 CLMA_74_32/CLK                                                            r       ES7243E_reg_config/reg_index[0]/opit_0_L5Q_perm/CLK

 CLMA_74_32/Q0                     tco                   0.221       0.808 f       ES7243E_reg_config/reg_index[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.293       1.101         ES7243E_reg_config/reg_index [0]
 CLMA_58_32/Y3                     td                    0.221       1.322 r       ES7243E_reg_config/N20_mux2_3/gateop_perm/Z
                                   net (fanout=1)        0.074       1.396         ES7243E_reg_config/_N685
 CLMA_58_32/Y2                     td                    0.376       1.772 r       ES7243E_reg_config/N20_mux5/gateop_perm/Z
                                   net (fanout=5)        0.190       1.962         ES7243E_reg_config/N20
 CLMA_58_25/Y0                     td                    0.150       2.112 f       ES7243E_reg_config/N259/gateop_perm/Z
                                   net (fanout=3)        0.460       2.572         ES7243E_reg_config/N259
 CLMA_66_36/CE                                                             f       ES7243E_reg_config/config_step_reg[0]/opit_0/CE

 Data arrival time                                                   2.572         Logic Levels: 3  
                                                                                   Logic: 0.968ns(48.766%), Route: 1.017ns(51.234%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                       10000.000   10000.000 r                        
 CLMA_58_40/Q1                                           0.000   10000.000 r       ES7243E_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.203   10000.203         ES7243E_reg_config/clock_i2c
 CLMA_66_36/CLK                                                            r       ES7243E_reg_config/config_step_reg[0]/opit_0/CLK
 clock pessimism                                         0.000   10000.203                          
 clock uncertainty                                      -0.050   10000.153                          

 Setup time                                             -0.476    9999.677                          

 Data required time                                               9999.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9999.677                          
 Data arrival time                                                   2.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                      9997.105                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config2/reg_index[0]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config2/reg_data/iGopDrm/ADDRA[4]
Path Group  : clock_i2c
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.236  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.383
  Launch Clock Delay      :  0.135
  Clock Pessimism Removal :  -0.012

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMS_66_29/Q0                                           0.000       0.000 r       ES7243E_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.135       0.135         ES7243E_reg_config2/clock_i2c
 CLMS_66_33/CLK                                                            r       ES7243E_reg_config2/reg_index[0]/opit_0_L5Q_perm/CLK

 CLMS_66_33/Q0                     tco                   0.182       0.317 r       ES7243E_reg_config2/reg_index[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.343       0.660         ES7243E_reg_config2/reg_index [0]
 DRM_54_24/ADA1[4]                                                         r       ES7243E_reg_config2/reg_data/iGopDrm/ADDRA[4]

 Data arrival time                                                   0.660         Logic Levels: 0  
                                                                                   Logic: 0.182ns(34.667%), Route: 0.343ns(65.333%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMS_66_29/Q0                                           0.000       0.000 r       ES7243E_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.383       0.383         ES7243E_reg_config2/clock_i2c
 DRM_54_24/CLKA[1]                                                         r       ES7243E_reg_config2/reg_data/iGopDrm/CLKA
 clock pessimism                                        -0.012       0.371                          
 clock uncertainty                                       0.000       0.371                          

 Hold time                                               0.166       0.537                          

 Data required time                                                  0.537                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.537                          
 Data arrival time                                                   0.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.123                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config2/reg_index[4]/opit_0_A2Q21/CLK
Endpoint    : ES7243E_reg_config2/reg_data/iGopDrm/ADDRA[8]
Path Group  : clock_i2c
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.383
  Launch Clock Delay      :  0.280
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMS_66_29/Q0                                           0.000       0.000 r       ES7243E_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.280       0.280         ES7243E_reg_config2/clock_i2c
 CLMA_58_29/CLK                                                            r       ES7243E_reg_config2/reg_index[4]/opit_0_A2Q21/CLK

 CLMA_58_29/Q3                     tco                   0.182       0.462 r       ES7243E_reg_config2/reg_index[4]/opit_0_A2Q21/Q1
                                   net (fanout=4)        0.219       0.681         ES7243E_reg_config2/reg_index [4]
 DRM_54_24/ADA1[8]                                                         r       ES7243E_reg_config2/reg_data/iGopDrm/ADDRA[8]

 Data arrival time                                                   0.681         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.387%), Route: 0.219ns(54.613%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMS_66_29/Q0                                           0.000       0.000 r       ES7243E_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.383       0.383         ES7243E_reg_config2/clock_i2c
 DRM_54_24/CLKA[1]                                                         r       ES7243E_reg_config2/reg_data/iGopDrm/CLKA
 clock pessimism                                         0.000       0.383                          
 clock uncertainty                                       0.000       0.383                          

 Hold time                                               0.166       0.549                          

 Data required time                                                  0.549                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.549                          
 Data arrival time                                                   0.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.132                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config2/reg_index[2]/opit_0_A2Q21/CLK
Endpoint    : ES7243E_reg_config2/reg_data/iGopDrm/ADDRA[6]
Path Group  : clock_i2c
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.383
  Launch Clock Delay      :  0.280
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMS_66_29/Q0                                           0.000       0.000 r       ES7243E_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.280       0.280         ES7243E_reg_config2/clock_i2c
 CLMA_58_29/CLK                                                            r       ES7243E_reg_config2/reg_index[2]/opit_0_A2Q21/CLK

 CLMA_58_29/Q1                     tco                   0.184       0.464 r       ES7243E_reg_config2/reg_index[2]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.223       0.687         ES7243E_reg_config2/reg_index [2]
 DRM_54_24/ADA1[6]                                                         r       ES7243E_reg_config2/reg_data/iGopDrm/ADDRA[6]

 Data arrival time                                                   0.687         Logic Levels: 0  
                                                                                   Logic: 0.184ns(45.209%), Route: 0.223ns(54.791%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMS_66_29/Q0                                           0.000       0.000 r       ES7243E_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.383       0.383         ES7243E_reg_config2/clock_i2c
 DRM_54_24/CLKA[1]                                                         r       ES7243E_reg_config2/reg_data/iGopDrm/CLKA
 clock pessimism                                         0.000       0.383                          
 clock uncertainty                                       0.000       0.383                          

 Hold time                                               0.166       0.549                          

 Data required time                                                  0.549                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.549                          
 Data arrival time                                                   0.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.138                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_A2Q21/CLK
Endpoint    : ES8156_reg_config2/reg_data_doreg[2]/opit_0_L5Q_perm/CE
Path Group  : clock_i2c
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.352  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.214
  Launch Clock Delay      :  1.566
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                        1419999.620
                                                               1419999.620 r                        
 PLL_158_179/CLK_OUT0                                    0.000 1419999.620 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614 1420000.234         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000 1420000.234 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       0.952 1420001.186         ntclkbufg_6      
 CLMA_74_48/CLK                                                            r       rstn_1ms[14]/opit_0_A2Q21/CLK

 CLMA_74_48/Q0                     tco                   0.223 1420001.409 r       rstn_1ms[14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.305 1420001.714         rstn_1ms[13]     
 CLMS_66_41/Y3                     td                    0.360 1420002.074 f       N204_11/gateop_perm/Z
                                   net (fanout=3)        0.257 1420002.331         _N38637          
 CLMA_62_36/Y2                     td                    0.264 1420002.595 f       N204_19/gateop_perm/Z
                                   net (fanout=3)        0.257 1420002.852         rstn_out         
 CLMS_62_41/Y2                     td                    0.264 1420003.116 f       ES8156_reg_config2/N270_3/gateop_perm/Z
                                   net (fanout=14)       0.170 1420003.286         ES8156_reg_config2/N270
 CLMA_66_44/CE                                                             f       ES8156_reg_config2/reg_data_doreg[2]/opit_0_L5Q_perm/CE

 Data arrival time                                             1420003.286         Logic Levels: 3  
                                                                                   Logic: 1.111ns(52.905%), Route: 0.989ns(47.095%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1420000.000
                                                               1420000.000 r                        
 CLMS_66_29/Q1                                           0.000 1420000.000 r       ES8156_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.214 1420000.214         ES8156_reg_config2/clock_i2c
 CLMA_66_44/CLK                                                            r       ES8156_reg_config2/reg_data_doreg[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000 1420000.214                          
 clock uncertainty                                      -0.050 1420000.164                          

 Setup time                                             -0.476 1419999.688                          

 Data required time                                            1419999.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1419999.688                          
 Data arrival time                                             1420003.286                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.598                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_A2Q21/CLK
Endpoint    : ES8156_reg_config2/reg_data_doreg[3]/opit_0_L5Q_perm/CE
Path Group  : clock_i2c
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.352  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.214
  Launch Clock Delay      :  1.566
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                        1419999.620
                                                               1419999.620 r                        
 PLL_158_179/CLK_OUT0                                    0.000 1419999.620 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614 1420000.234         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000 1420000.234 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       0.952 1420001.186         ntclkbufg_6      
 CLMA_74_48/CLK                                                            r       rstn_1ms[14]/opit_0_A2Q21/CLK

 CLMA_74_48/Q0                     tco                   0.223 1420001.409 r       rstn_1ms[14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.305 1420001.714         rstn_1ms[13]     
 CLMS_66_41/Y3                     td                    0.360 1420002.074 f       N204_11/gateop_perm/Z
                                   net (fanout=3)        0.257 1420002.331         _N38637          
 CLMA_62_36/Y2                     td                    0.264 1420002.595 f       N204_19/gateop_perm/Z
                                   net (fanout=3)        0.257 1420002.852         rstn_out         
 CLMS_62_41/Y2                     td                    0.264 1420003.116 f       ES8156_reg_config2/N270_3/gateop_perm/Z
                                   net (fanout=14)       0.170 1420003.286         ES8156_reg_config2/N270
 CLMA_66_44/CE                                                             f       ES8156_reg_config2/reg_data_doreg[3]/opit_0_L5Q_perm/CE

 Data arrival time                                             1420003.286         Logic Levels: 3  
                                                                                   Logic: 1.111ns(52.905%), Route: 0.989ns(47.095%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1420000.000
                                                               1420000.000 r                        
 CLMS_66_29/Q1                                           0.000 1420000.000 r       ES8156_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.214 1420000.214         ES8156_reg_config2/clock_i2c
 CLMA_66_44/CLK                                                            r       ES8156_reg_config2/reg_data_doreg[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000 1420000.214                          
 clock uncertainty                                      -0.050 1420000.164                          

 Setup time                                             -0.476 1419999.688                          

 Data required time                                            1419999.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1419999.688                          
 Data arrival time                                             1420003.286                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.598                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_A2Q21/CLK
Endpoint    : ES8156_reg_config2/reg_data_doreg[4]/opit_0_L5Q_perm/CE
Path Group  : clock_i2c
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.352  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.214
  Launch Clock Delay      :  1.566
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                        1419999.620
                                                               1419999.620 r                        
 PLL_158_179/CLK_OUT0                                    0.000 1419999.620 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614 1420000.234         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000 1420000.234 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       0.952 1420001.186         ntclkbufg_6      
 CLMA_74_48/CLK                                                            r       rstn_1ms[14]/opit_0_A2Q21/CLK

 CLMA_74_48/Q0                     tco                   0.223 1420001.409 r       rstn_1ms[14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.305 1420001.714         rstn_1ms[13]     
 CLMS_66_41/Y3                     td                    0.360 1420002.074 f       N204_11/gateop_perm/Z
                                   net (fanout=3)        0.257 1420002.331         _N38637          
 CLMA_62_36/Y2                     td                    0.264 1420002.595 f       N204_19/gateop_perm/Z
                                   net (fanout=3)        0.257 1420002.852         rstn_out         
 CLMS_62_41/Y2                     td                    0.264 1420003.116 f       ES8156_reg_config2/N270_3/gateop_perm/Z
                                   net (fanout=14)       0.170 1420003.286         ES8156_reg_config2/N270
 CLMS_66_45/CE                                                             f       ES8156_reg_config2/reg_data_doreg[4]/opit_0_L5Q_perm/CE

 Data arrival time                                             1420003.286         Logic Levels: 3  
                                                                                   Logic: 1.111ns(52.905%), Route: 0.989ns(47.095%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1420000.000
                                                               1420000.000 r                        
 CLMS_66_29/Q1                                           0.000 1420000.000 r       ES8156_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.214 1420000.214         ES8156_reg_config2/clock_i2c
 CLMS_66_45/CLK                                                            r       ES8156_reg_config2/reg_data_doreg[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000 1420000.214                          
 clock uncertainty                                      -0.050 1420000.164                          

 Setup time                                             -0.476 1419999.688                          

 Data required time                                            1419999.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1419999.688                          
 Data arrival time                                             1420003.286                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.598                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[2]/opit_0_A2Q21/CLK
Endpoint    : ES7243E_reg_config2/reg_data/iGopDrm/CEA
Path Group  : clock_i2c
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.146  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.383
  Launch Clock Delay      :  1.529
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                        1170000.260
                                                               1170000.260 r                        
 PLL_158_179/CLK_OUT0                                    0.000 1170000.260 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603 1170000.863         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000 1170000.863 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       0.926 1170001.789         ntclkbufg_6      
 CLMA_74_36/CLK                                                            r       rstn_1ms[2]/opit_0_A2Q21/CLK

 CLMA_74_36/Q1                     tco                   0.184 1170001.973 r       rstn_1ms[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.141 1170002.114         rstn_1ms[2]      
 CLMS_74_33/Y1                     td                    0.131 1170002.245 r       N204_18/gateop_perm/Z
                                   net (fanout=5)        0.219 1170002.464         _N38644          
 CLMA_58_32/Y1                     td                    0.126 1170002.590 f       ES7243E_reg_config2/N318_3/gateop_perm/Z
                                   net (fanout=1)        0.159 1170002.749         ES7243E_reg_config2/N318
 DRM_54_24/CEA[1]                                                          f       ES7243E_reg_config2/reg_data/iGopDrm/CEA

 Data arrival time                                             1170002.749         Logic Levels: 2  
                                                                                   Logic: 0.441ns(45.938%), Route: 0.519ns(54.062%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1170000.000
                                                               1170000.000 r                        
 CLMS_66_29/Q0                                           0.000 1170000.000 r       ES7243E_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.383 1170000.383         ES7243E_reg_config2/clock_i2c
 DRM_54_24/CLKA[1]                                                         r       ES7243E_reg_config2/reg_data/iGopDrm/CLKA
 clock pessimism                                         0.000 1170000.383                          
 clock uncertainty                                       0.050 1170000.433                          

 Hold time                                              -0.008 1170000.425                          

 Data required time                                            1170000.425                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1170000.425                          
 Data arrival time                                             1170002.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.324                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[2]/opit_0_A2Q21/CLK
Endpoint    : ES8156_reg_config/reg_index[1]/opit_0_L5Q_perm/RS
Path Group  : clock_i2c
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.461
  Launch Clock Delay      :  1.529
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                        1170000.260
                                                               1170000.260 r                        
 PLL_158_179/CLK_OUT0                                    0.000 1170000.260 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603 1170000.863         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000 1170000.863 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       0.926 1170001.789         ntclkbufg_6      
 CLMA_74_36/CLK                                                            r       rstn_1ms[2]/opit_0_A2Q21/CLK

 CLMA_74_36/Q1                     tco                   0.184 1170001.973 r       rstn_1ms[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.141 1170002.114         rstn_1ms[2]      
 CLMS_74_33/Y1                     td                    0.131 1170002.245 r       N204_18/gateop_perm/Z
                                   net (fanout=5)        0.199 1170002.444         _N38644          
 CLMS_74_37/Y2                     td                    0.130 1170002.574 r       ES7243E_reg_config/N14/gateop_perm/Z
                                   net (fanout=67)       0.128 1170002.702         ES7243E_reg_config/N14_rnmt
 CLMS_74_37/RS                                                             r       ES8156_reg_config/reg_index[1]/opit_0_L5Q_perm/RS

 Data arrival time                                             1170002.702         Logic Levels: 2  
                                                                                   Logic: 0.445ns(48.740%), Route: 0.468ns(51.260%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1170000.000
                                                               1170000.000 r                        
 CLMA_58_40/Q0                                           0.000 1170000.000 r       ES8156_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.461 1170000.461         ES8156_reg_config/clock_i2c
 CLMS_74_37/CLK                                                            r       ES8156_reg_config/reg_index[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000 1170000.461                          
 clock uncertainty                                       0.050 1170000.511                          

 Hold time                                              -0.146 1170000.365                          

 Data required time                                            1170000.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1170000.365                          
 Data arrival time                                             1170002.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.337                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[2]/opit_0_A2Q21/CLK
Endpoint    : ES8156_reg_config/reg_index[4]/opit_0_L5Q_perm/RS
Path Group  : clock_i2c
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.461
  Launch Clock Delay      :  1.529
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                        1170000.260
                                                               1170000.260 r                        
 PLL_158_179/CLK_OUT0                                    0.000 1170000.260 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603 1170000.863         nt_es1_mclk      
 USCM_84_113/CLK_USCM              td                    0.000 1170000.863 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=22)       0.926 1170001.789         ntclkbufg_6      
 CLMA_74_36/CLK                                                            r       rstn_1ms[2]/opit_0_A2Q21/CLK

 CLMA_74_36/Q1                     tco                   0.184 1170001.973 r       rstn_1ms[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.141 1170002.114         rstn_1ms[2]      
 CLMS_74_33/Y1                     td                    0.131 1170002.245 r       N204_18/gateop_perm/Z
                                   net (fanout=5)        0.199 1170002.444         _N38644          
 CLMS_74_37/Y2                     td                    0.130 1170002.574 r       ES7243E_reg_config/N14/gateop_perm/Z
                                   net (fanout=67)       0.128 1170002.702         ES7243E_reg_config/N14_rnmt
 CLMS_74_37/RS                                                             r       ES8156_reg_config/reg_index[4]/opit_0_L5Q_perm/RS

 Data arrival time                                             1170002.702         Logic Levels: 2  
                                                                                   Logic: 0.445ns(48.740%), Route: 0.468ns(51.260%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1170000.000
                                                               1170000.000 r                        
 CLMA_58_40/Q0                                           0.000 1170000.000 r       ES8156_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.461 1170000.461         ES8156_reg_config/clock_i2c
 CLMS_74_37/CLK                                                            r       ES8156_reg_config/reg_index[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000 1170000.461                          
 clock uncertainty                                       0.050 1170000.511                          

 Hold time                                              -0.146 1170000.365                          

 Data required time                                            1170000.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1170000.365                          
 Data arrival time                                             1170002.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.337                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/rdata[5]/opit_0/CLK
Endpoint    : ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/L2
Path Group  : es1_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.375  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.791
  Launch Clock Delay      :  3.416
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.964       3.416         ntclkbufg_5      
 CLMS_78_69/CLK                                                            r       i2s_loop/rdata[5]/opit_0/CLK

 CLMS_78_69/Y0                     tco                   0.283       3.699 f       i2s_loop/rdata[5]/opit_0/Q
                                   net (fanout=2)        0.315       4.014         rdata[5]         
 CLMA_90_60/C2                                                             f       ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   4.014         Logic Levels: 0  
                                                                                   Logic: 0.283ns(47.324%), Route: 0.315ns(52.676%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784     326.375 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.375         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     326.441 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.952     328.393         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     328.393 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.918     329.311         ntclkbufg_7      
 CLMA_90_60/CLK                                                            f       ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000     329.311                          
 clock uncertainty                                      -0.050     329.261                          

 Setup time                                             -0.286     328.975                          

 Data required time                                                328.975                          
----------------------------------------------------------------------------------------------------
 Data required time                                                328.975                          
 Data arrival time                                                   4.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.961                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/rdata[7]/opit_0/CLK
Endpoint    : ES8156_i2s_tx/sr[7]/opit_0_inv_L5Q_perm/L1
Path Group  : es1_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.382  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.791
  Launch Clock Delay      :  3.409
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.957       3.409         ntclkbufg_5      
 CLMS_74_69/CLK                                                            r       i2s_loop/rdata[7]/opit_0/CLK

 CLMS_74_69/Q0                     tco                   0.221       3.630 f       i2s_loop/rdata[7]/opit_0/Q
                                   net (fanout=2)        0.508       4.138         rdata[7]         
 CLMA_90_60/D1                                                             f       ES8156_i2s_tx/sr[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.138         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.316%), Route: 0.508ns(69.684%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784     326.375 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.375         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     326.441 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.952     328.393         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     328.393 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.918     329.311         ntclkbufg_7      
 CLMA_90_60/CLK                                                            f       ES8156_i2s_tx/sr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000     329.311                          
 clock uncertainty                                      -0.050     329.261                          

 Setup time                                             -0.149     329.112                          

 Data required time                                                329.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                                329.112                          
 Data arrival time                                                   4.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.974                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/rdata[0]/opit_0/CLK
Endpoint    : ES8156_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/L0
Path Group  : es1_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.802
  Launch Clock Delay      :  3.416
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.964       3.416         ntclkbufg_5      
 CLMS_78_69/CLK                                                            r       i2s_loop/rdata[0]/opit_0/CLK

 CLMS_78_69/Q2                     tco                   0.223       3.639 f       i2s_loop/rdata[0]/opit_0/Q
                                   net (fanout=2)        0.518       4.157         rdata[0]         
 CLMA_66_48/A0                                                             f       ES8156_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.157         Logic Levels: 0  
                                                                                   Logic: 0.223ns(30.094%), Route: 0.518ns(69.906%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784     326.375 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.375         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     326.441 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.952     328.393         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     328.393 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.929     329.322         ntclkbufg_7      
 CLMA_66_48/CLK                                                            f       ES8156_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000     329.322                          
 clock uncertainty                                      -0.050     329.272                          

 Setup time                                             -0.134     329.138                          

 Data required time                                                329.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                329.138                          
 Data arrival time                                                   4.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.981                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/ldata[8]/opit_0/CLK
Endpoint    : ES8156_i2s_tx/sr[8]/opit_0_inv_L5Q_perm/L1
Path Group  : es1_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.960  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.181
  Launch Clock Delay      :  3.221
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 Y11                                                     0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078     651.118         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735     651.853 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     651.853         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038     651.891 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428     653.319         _N103            
 USCM_84_111/CLK_USCM              td                    0.000     653.319 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.942     654.261         ntclkbufg_5      
 CLMA_78_60/CLK                                                            r       i2s_loop/ldata[8]/opit_0/CLK

 CLMA_78_60/Q3                     tco                   0.182     654.443 r       i2s_loop/ldata[8]/opit_0/Q
                                   net (fanout=1)        0.061     654.504         ldata[8]         
 CLMS_78_61/C1                                                             r       ES8156_i2s_tx/sr[8]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                 654.504         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.897%), Route: 0.061ns(25.103%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.918     326.509 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.509         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097     326.606 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.097     328.703         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     328.703 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.998     329.701         ntclkbufg_7      
 CLMS_78_61/CLK                                                            f       ES8156_i2s_tx/sr[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000     329.701                          
 clock uncertainty                                       0.050     329.751                          

 Hold time                                              -0.069     329.682                          

 Data required time                                                329.682                          
----------------------------------------------------------------------------------------------------
 Data required time                                                329.682                          
 Data arrival time                                                 654.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.822                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/ldata[9]/opit_0/CLK
Endpoint    : ES8156_i2s_tx/sr[9]/opit_0_inv_L5Q_perm/L4
Path Group  : es1_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.967  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.181
  Launch Clock Delay      :  3.214
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 Y11                                                     0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078     651.118         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735     651.853 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     651.853         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038     651.891 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428     653.319         _N103            
 USCM_84_111/CLK_USCM              td                    0.000     653.319 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.935     654.254         ntclkbufg_5      
 CLMS_74_61/CLK                                                            r       i2s_loop/ldata[9]/opit_0/CLK

 CLMS_74_61/Q0                     tco                   0.182     654.436 r       i2s_loop/ldata[9]/opit_0/Q
                                   net (fanout=1)        0.140     654.576         ldata[9]         
 CLMS_78_61/D4                                                             r       ES8156_i2s_tx/sr[9]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                 654.576         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.522%), Route: 0.140ns(43.478%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.918     326.509 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.509         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097     326.606 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.097     328.703         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     328.703 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.998     329.701         ntclkbufg_7      
 CLMS_78_61/CLK                                                            f       ES8156_i2s_tx/sr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000     329.701                          
 clock uncertainty                                       0.050     329.751                          

 Hold time                                              -0.012     329.739                          

 Data required time                                                329.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                329.739                          
 Data arrival time                                                 654.576                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.837                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/ldata[6]/opit_0/CLK
Endpoint    : ES8156_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/L0
Path Group  : es1_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.960  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.181
  Launch Clock Delay      :  3.221
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 Y11                                                     0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078     651.118         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735     651.853 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     651.853         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038     651.891 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428     653.319         _N103            
 USCM_84_111/CLK_USCM              td                    0.000     653.319 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.942     654.261         ntclkbufg_5      
 CLMA_78_60/CLK                                                            r       i2s_loop/ldata[6]/opit_0/CLK

 CLMA_78_60/Y0                     tco                   0.228     654.489 f       i2s_loop/ldata[6]/opit_0/Q
                                   net (fanout=1)        0.058     654.547         ldata[6]         
 CLMS_78_61/A0                                                             f       ES8156_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 654.547         Logic Levels: 0  
                                                                                   Logic: 0.228ns(79.720%), Route: 0.058ns(20.280%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.918     326.509 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.509         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097     326.606 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.097     328.703         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     328.703 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.998     329.701         ntclkbufg_7      
 CLMS_78_61/CLK                                                            f       ES8156_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000     329.701                          
 clock uncertainty                                       0.050     329.751                          

 Hold time                                              -0.061     329.690                          

 Data required time                                                329.690                          
----------------------------------------------------------------------------------------------------
 Data required time                                                329.690                          
 Data arrival time                                                 654.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.857                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK
Endpoint    : ES8156_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/L3
Path Group  : es1_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.791
  Launch Clock Delay      :  3.868
  Clock Pessimism Removal :  0.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.861       0.932 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.911       2.939         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000       2.939 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.929       3.868         ntclkbufg_7      
 CLMS_62_41/CLK                                                            r       ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK

 CLMS_62_41/Q1                     tco                   0.223       4.091 f       ES8156_i2s_tx/ws_d[1]/opit_0_inv/Q
                                   net (fanout=16)       0.766       4.857         ES8156_i2s_tx/ws_d [1]
 CLMA_94_60/A3                                                             f       ES8156_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   4.857         Logic Levels: 0  
                                                                                   Logic: 0.223ns(22.548%), Route: 0.766ns(77.452%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784     326.375 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.375         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     326.441 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.952     328.393         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     328.393 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.918     329.311         ntclkbufg_7      
 CLMA_94_60/CLK                                                            f       ES8156_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.076     329.387                          
 clock uncertainty                                      -0.050     329.337                          

 Setup time                                             -0.288     329.049                          

 Data required time                                                329.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                329.049                          
 Data arrival time                                                   4.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.192                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK
Endpoint    : ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/L3
Path Group  : es1_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.791
  Launch Clock Delay      :  3.868
  Clock Pessimism Removal :  0.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.861       0.932 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.911       2.939         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000       2.939 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.929       3.868         ntclkbufg_7      
 CLMS_62_41/CLK                                                            r       ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK

 CLMS_62_41/Q1                     tco                   0.223       4.091 f       ES8156_i2s_tx/ws_d[1]/opit_0_inv/Q
                                   net (fanout=16)       0.664       4.755         ES8156_i2s_tx/ws_d [1]
 CLMA_90_60/C3                                                             f       ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   4.755         Logic Levels: 0  
                                                                                   Logic: 0.223ns(25.141%), Route: 0.664ns(74.859%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784     326.375 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.375         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     326.441 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.952     328.393         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     328.393 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.918     329.311         ntclkbufg_7      
 CLMA_90_60/CLK                                                            f       ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.076     329.387                          
 clock uncertainty                                      -0.050     329.337                          

 Setup time                                             -0.288     329.049                          

 Data required time                                                329.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                329.049                          
 Data arrival time                                                   4.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.294                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK
Endpoint    : ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/L3
Path Group  : es1_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.791
  Launch Clock Delay      :  3.868
  Clock Pessimism Removal :  0.076

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.861       0.932 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.911       2.939         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000       2.939 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.929       3.868         ntclkbufg_7      
 CLMS_62_41/CLK                                                            r       ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK

 CLMS_62_41/Q1                     tco                   0.223       4.091 f       ES8156_i2s_tx/ws_d[1]/opit_0_inv/Q
                                   net (fanout=16)       0.651       4.742         ES8156_i2s_tx/ws_d [1]
 CLMA_90_60/B3                                                             f       ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   4.742         Logic Levels: 0  
                                                                                   Logic: 0.223ns(25.515%), Route: 0.651ns(74.485%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784     326.375 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.375         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     326.441 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.952     328.393         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     328.393 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.918     329.311         ntclkbufg_7      
 CLMA_90_60/CLK                                                            f       ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.076     329.387                          
 clock uncertainty                                      -0.050     329.337                          

 Setup time                                             -0.267     329.070                          

 Data required time                                                329.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                329.070                          
 Data arrival time                                                   4.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.328                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[10]/opit_0_inv_L5Q_perm/L0
Path Group  : es1_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.181
  Launch Clock Delay      :  3.838
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784     326.375 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.375         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     326.441 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.952     328.393         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     328.393 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.965     329.358         ntclkbufg_7      
 CLMS_78_61/CLK                                                            f       ES8156_i2s_tx/sr[9]/opit_0_inv_L5Q_perm/CLK

 CLMS_78_61/Q3                     tco                   0.178     329.536 f       ES8156_i2s_tx/sr[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.060     329.596         ES8156_i2s_tx/sr [9]
 CLMS_78_61/B0                                                             f       ES8156_i2s_tx/sr[10]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 329.596         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.790%), Route: 0.060ns(25.210%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.918     326.509 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.509         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097     326.606 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.097     328.703         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     328.703 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.998     329.701         ntclkbufg_7      
 CLMS_78_61/CLK                                                            f       ES8156_i2s_tx/sr[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.343     329.358                          
 clock uncertainty                                       0.000     329.358                          

 Hold time                                              -0.049     329.309                          

 Data required time                                                329.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                329.309                          
 Data arrival time                                                 329.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/L0
Path Group  : es1_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.133
  Launch Clock Delay      :  3.791
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784     326.375 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.375         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     326.441 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.952     328.393         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     328.393 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.918     329.311         ntclkbufg_7      
 CLMA_90_60/CLK                                                            f       ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_60/Q1                     tco                   0.180     329.491 f       ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058     329.549         ES8156_i2s_tx/sr [4]
 CLMA_90_60/C0                                                             f       ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 329.549         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.918     326.509 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.509         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097     326.606 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.097     328.703         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     328.703 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.950     329.653         ntclkbufg_7      
 CLMA_90_60/CLK                                                            f       ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.342     329.311                          
 clock uncertainty                                       0.000     329.311                          

 Hold time                                              -0.060     329.251                          

 Data required time                                                329.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                329.251                          
 Data arrival time                                                 329.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.298                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[13]/opit_0_inv_L5Q_perm/L1
Path Group  : es1_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.168
  Launch Clock Delay      :  3.825
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784     326.375 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.375         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     326.441 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.952     328.393         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     328.393 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.952     329.345         ntclkbufg_7      
 CLMA_78_48/CLK                                                            f       ES8156_i2s_tx/sr[12]/opit_0_inv_L5Q_perm/CLK

 CLMA_78_48/Q1                     tco                   0.180     329.525 f       ES8156_i2s_tx/sr[12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058     329.583         ES8156_i2s_tx/sr [12]
 CLMA_78_48/D1                                                             f       ES8156_i2s_tx/sr[13]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                 329.583         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 W6                                                      0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     325.591         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.918     326.509 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.509         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097     326.606 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.097     328.703         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000     328.703 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.985     329.688         ntclkbufg_7      
 CLMA_78_48/CLK                                                            f       ES8156_i2s_tx/sr[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.343     329.345                          
 clock uncertainty                                       0.000     329.345                          

 Hold time                                              -0.070     329.275                          

 Data required time                                                329.275                          
----------------------------------------------------------------------------------------------------
 Data required time                                                329.275                          
 Data arrival time                                                 329.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_dac2_i2s_tx/ws_d[0]/opit_0_inv/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[13]/opit_0_inv_L5Q_perm/L3
Path Group  : dac2_es1_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.456
  Launch Clock Delay      :  3.505
  Clock Pessimism Removal :  0.072

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 U9                                                      0.000       0.000 r       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047       0.047         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    0.861       0.908 r       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.908         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.096       1.004 r       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.549       2.553         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000       2.553 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.952       3.505         ntclkbufg_8      
 CLMS_74_49/CLK                                                            r       ES8156_dac2_i2s_tx/ws_d[0]/opit_0_inv/CLK

 CLMS_74_49/Q1                     tco                   0.223       3.728 f       ES8156_dac2_i2s_tx/ws_d[0]/opit_0_inv/Q
                                   net (fanout=17)       0.488       4.216         ES8156_dac2_i2s_tx/ws_d [0]
 CLMA_78_28/B3                                                             f       ES8156_dac2_i2s_tx/sr[13]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   4.216         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.364%), Route: 0.488ns(68.636%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    0.784     326.351 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.351         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.066     326.417 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.594     328.011         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     328.011 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.965     328.976         ntclkbufg_8      
 CLMA_78_28/CLK                                                            f       ES8156_dac2_i2s_tx/sr[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.072     329.048                          
 clock uncertainty                                      -0.050     328.998                          

 Setup time                                             -0.267     328.731                          

 Data required time                                                328.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                                328.731                          
 Data arrival time                                                   4.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.515                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_dac2_i2s_tx/ws_d[1]/opit_0_inv/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[14]/opit_0_inv_L5Q_perm/L3
Path Group  : dac2_es1_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.456
  Launch Clock Delay      :  3.505
  Clock Pessimism Removal :  0.072

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 U9                                                      0.000       0.000 r       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047       0.047         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    0.861       0.908 r       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.908         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.096       1.004 r       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.549       2.553         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000       2.553 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.952       3.505         ntclkbufg_8      
 CLMS_74_49/CLK                                                            r       ES8156_dac2_i2s_tx/ws_d[1]/opit_0_inv/CLK

 CLMS_74_49/Q0                     tco                   0.221       3.726 f       ES8156_dac2_i2s_tx/ws_d[1]/opit_0_inv/Q
                                   net (fanout=16)       0.415       4.141         ES8156_dac2_i2s_tx/ws_d [1]
 CLMA_78_28/C3                                                             f       ES8156_dac2_i2s_tx/sr[14]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   4.141         Logic Levels: 0  
                                                                                   Logic: 0.221ns(34.748%), Route: 0.415ns(65.252%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    0.784     326.351 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.351         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.066     326.417 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.594     328.011         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     328.011 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.965     328.976         ntclkbufg_8      
 CLMA_78_28/CLK                                                            f       ES8156_dac2_i2s_tx/sr[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.072     329.048                          
 clock uncertainty                                      -0.050     328.998                          

 Setup time                                             -0.288     328.710                          

 Data required time                                                328.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                328.710                          
 Data arrival time                                                   4.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.569                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_dac2_i2s_tx/ws_d[0]/opit_0_inv/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/L3
Path Group  : dac2_es1_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.456
  Launch Clock Delay      :  3.505
  Clock Pessimism Removal :  0.072

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 U9                                                      0.000       0.000 r       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047       0.047         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    0.861       0.908 r       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.908         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.096       1.004 r       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.549       2.553         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000       2.553 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.952       3.505         ntclkbufg_8      
 CLMS_74_49/CLK                                                            r       ES8156_dac2_i2s_tx/ws_d[0]/opit_0_inv/CLK

 CLMS_74_49/Q1                     tco                   0.223       3.728 f       ES8156_dac2_i2s_tx/ws_d[0]/opit_0_inv/Q
                                   net (fanout=17)       0.416       4.144         ES8156_dac2_i2s_tx/ws_d [0]
 CLMA_78_28/D3                                                             f       ES8156_dac2_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   4.144         Logic Levels: 0  
                                                                                   Logic: 0.223ns(34.898%), Route: 0.416ns(65.102%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    0.784     326.351 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.351         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.066     326.417 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.594     328.011         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     328.011 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.965     328.976         ntclkbufg_8      
 CLMA_78_28/CLK                                                            f       ES8156_dac2_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.072     329.048                          
 clock uncertainty                                      -0.050     328.998                          

 Setup time                                             -0.267     328.731                          

 Data required time                                                328.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                                328.731                          
 Data arrival time                                                   4.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.587                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_dac2_i2s_tx/sr[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[9]/opit_0_inv_L5Q_perm/L0
Path Group  : dac2_es1_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.748
  Launch Clock Delay      :  3.441
  Clock Pessimism Removal :  -0.307

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    0.784     326.351 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.351         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.066     326.417 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.594     328.011         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     328.011 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.950     328.961         ntclkbufg_8      
 CLMS_70_61/CLK                                                            f       ES8156_dac2_i2s_tx/sr[8]/opit_0_inv_L5Q_perm/CLK

 CLMS_70_61/Q2                     tco                   0.180     329.141 f       ES8156_dac2_i2s_tx/sr[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058     329.199         ES8156_dac2_i2s_tx/sr [8]
 CLMS_70_61/D0                                                             f       ES8156_dac2_i2s_tx/sr[9]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 329.199         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    0.918     326.485 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.485         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.097     326.582 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.703     328.285         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     328.285 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.983     329.268         ntclkbufg_8      
 CLMS_70_61/CLK                                                            f       ES8156_dac2_i2s_tx/sr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.307     328.961                          
 clock uncertainty                                       0.000     328.961                          

 Hold time                                              -0.049     328.912                          

 Data required time                                                328.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                328.912                          
 Data arrival time                                                 329.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_dac2_i2s_tx/sr[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/L0
Path Group  : dac2_es1_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.763
  Launch Clock Delay      :  3.456
  Clock Pessimism Removal :  -0.307

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    0.784     326.351 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.351         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.066     326.417 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.594     328.011         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     328.011 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.965     328.976         ntclkbufg_8      
 CLMA_78_28/CLK                                                            f       ES8156_dac2_i2s_tx/sr[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_78_28/Q2                     tco                   0.180     329.156 f       ES8156_dac2_i2s_tx/sr[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058     329.214         ES8156_dac2_i2s_tx/sr [14]
 CLMA_78_28/D0                                                             f       ES8156_dac2_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 329.214         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    0.918     326.485 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.485         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.097     326.582 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.703     328.285         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     328.285 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.998     329.283         ntclkbufg_8      
 CLMA_78_28/CLK                                                            f       ES8156_dac2_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.307     328.976                          
 clock uncertainty                                       0.000     328.976                          

 Hold time                                              -0.049     328.927                          

 Data required time                                                328.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                328.927                          
 Data arrival time                                                 329.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_dac2_i2s_tx/sr[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[14]/opit_0_inv_L5Q_perm/L0
Path Group  : dac2_es1_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.763
  Launch Clock Delay      :  3.456
  Clock Pessimism Removal :  -0.307

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    0.784     326.351 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.351         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.066     326.417 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.594     328.011         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     328.011 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.965     328.976         ntclkbufg_8      
 CLMA_78_28/CLK                                                            f       ES8156_dac2_i2s_tx/sr[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_78_28/Q1                     tco                   0.180     329.156 f       ES8156_dac2_i2s_tx/sr[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058     329.214         ES8156_dac2_i2s_tx/sr [13]
 CLMA_78_28/C0                                                             f       ES8156_dac2_i2s_tx/sr[14]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 329.214         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    0.918     326.485 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.485         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.097     326.582 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.703     328.285         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     328.285 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.998     329.283         ntclkbufg_8      
 CLMA_78_28/CLK                                                            f       ES8156_dac2_i2s_tx/sr[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.307     328.976                          
 clock uncertainty                                       0.000     328.976                          

 Hold time                                              -0.060     328.916                          

 Data required time                                                328.916                          
----------------------------------------------------------------------------------------------------
 Data required time                                                328.916                          
 Data arrival time                                                 329.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.298                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[0]/opit_0_inv/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/L4
Path Group  : dac2_es1_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.437
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.925       3.377         ntclkbufg_5      
 CLMA_90_37/CLK                                                            r       ES7243_i2s_rx/data[0]/opit_0_inv/CLK

 CLMA_90_37/Q1                     tco                   0.223       3.600 f       ES7243_i2s_rx/data[0]/opit_0_inv/Q
                                   net (fanout=3)        0.639       4.239         rx_data[0]       
 CLMS_70_57/D4                                                             f       ES8156_dac2_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.239         Logic Levels: 0  
                                                                                   Logic: 0.223ns(25.870%), Route: 0.639ns(74.130%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    0.784     326.351 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.351         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.066     326.417 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.594     328.011         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     328.011 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.946     328.957         ntclkbufg_8      
 CLMS_70_57/CLK                                                            f       ES8156_dac2_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000     328.957                          
 clock uncertainty                                      -0.050     328.907                          

 Setup time                                             -0.057     328.850                          

 Data required time                                                328.850                          
----------------------------------------------------------------------------------------------------
 Data required time                                                328.850                          
 Data arrival time                                                   4.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.611                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[6]/opit_0_inv/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/L1
Path Group  : dac2_es1_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.441
  Launch Clock Delay      :  3.421
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.969       3.421         ntclkbufg_5      
 CLMS_78_57/CLK                                                            r       ES7243_i2s_rx/data[6]/opit_0_inv/CLK

 CLMS_78_57/Y0                     tco                   0.283       3.704 f       ES7243_i2s_rx/data[6]/opit_0_inv/Q
                                   net (fanout=3)        0.271       3.975         rx_data[6]       
 CLMS_70_61/A1                                                             f       ES8156_dac2_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.975         Logic Levels: 0  
                                                                                   Logic: 0.283ns(51.083%), Route: 0.271ns(48.917%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    0.784     326.351 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.351         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.066     326.417 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.594     328.011         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     328.011 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.950     328.961         ntclkbufg_8      
 CLMS_70_61/CLK                                                            f       ES8156_dac2_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000     328.961                          
 clock uncertainty                                      -0.050     328.911                          

 Setup time                                             -0.171     328.740                          

 Data required time                                                328.740                          
----------------------------------------------------------------------------------------------------
 Data required time                                                328.740                          
 Data arrival time                                                   3.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.765                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[12]/opit_0_inv/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[12]/opit_0_inv_L5Q_perm/L1
Path Group  : dac2_es1_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.456
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.925       3.377         ntclkbufg_5      
 CLMA_90_37/CLK                                                            r       ES7243_i2s_rx/data[12]/opit_0_inv/CLK

 CLMA_90_37/Q2                     tco                   0.223       3.600 f       ES7243_i2s_rx/data[12]/opit_0_inv/Q
                                   net (fanout=3)        0.389       3.989         rx_data[12]      
 CLMA_78_28/A1                                                             f       ES8156_dac2_i2s_tx/sr[12]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.989         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.438%), Route: 0.389ns(63.562%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    0.784     326.351 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.351         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.066     326.417 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.594     328.011         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     328.011 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.965     328.976         ntclkbufg_8      
 CLMA_78_28/CLK                                                            f       ES8156_dac2_i2s_tx/sr[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000     328.976                          
 clock uncertainty                                      -0.050     328.926                          

 Setup time                                             -0.171     328.755                          

 Data required time                                                328.755                          
----------------------------------------------------------------------------------------------------
 Data required time                                                328.755                          
 Data arrival time                                                   3.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.766                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[3]/opit_0_inv/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/L0
Path Group  : dac2_es1_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.538  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.755
  Launch Clock Delay      :  3.217
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 Y11                                                     0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078     651.118         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735     651.853 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     651.853         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038     651.891 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428     653.319         _N103            
 USCM_84_111/CLK_USCM              td                    0.000     653.319 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.938     654.257         ntclkbufg_5      
 CLMS_78_57/CLK                                                            r       ES7243_i2s_rx/data[3]/opit_0_inv/CLK

 CLMS_78_57/Q0                     tco                   0.182     654.439 r       ES7243_i2s_rx/data[3]/opit_0_inv/Q
                                   net (fanout=3)        0.138     654.577         rx_data[3]       
 CLMS_78_53/B0                                                             r       ES8156_dac2_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 654.577         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    0.918     326.485 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.485         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.097     326.582 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.703     328.285         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     328.285 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.990     329.275         ntclkbufg_8      
 CLMS_78_53/CLK                                                            f       ES8156_dac2_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000     329.275                          
 clock uncertainty                                       0.050     329.325                          

 Hold time                                              -0.043     329.282                          

 Data required time                                                329.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                329.282                          
 Data arrival time                                                 654.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       325.295                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[2]/opit_0_inv/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[2]/opit_0_inv_L5Q_perm/L0
Path Group  : dac2_es1_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.551  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.755
  Launch Clock Delay      :  3.204
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 Y11                                                     0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078     651.118         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735     651.853 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     651.853         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038     651.891 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428     653.319         _N103            
 USCM_84_111/CLK_USCM              td                    0.000     653.319 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.925     654.244         ntclkbufg_5      
 CLMA_78_44/CLK                                                            r       ES7243_i2s_rx/data[2]/opit_0_inv/CLK

 CLMA_78_44/Q0                     tco                   0.182     654.426 r       ES7243_i2s_rx/data[2]/opit_0_inv/Q
                                   net (fanout=3)        0.164     654.590         rx_data[2]       
 CLMS_78_53/A0                                                             r       ES8156_dac2_i2s_tx/sr[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 654.590         Logic Levels: 0  
                                                                                   Logic: 0.182ns(52.601%), Route: 0.164ns(47.399%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    0.918     326.485 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.485         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.097     326.582 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.703     328.285         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     328.285 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.990     329.275         ntclkbufg_8      
 CLMS_78_53/CLK                                                            f       ES8156_dac2_i2s_tx/sr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000     329.275                          
 clock uncertainty                                       0.050     329.325                          

 Hold time                                              -0.051     329.274                          

 Data required time                                                329.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                329.274                          
 Data arrival time                                                 654.590                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       325.316                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[15]/opit_0_inv/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/L1
Path Group  : dac2_es1_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.559  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.763
  Launch Clock Delay      :  3.204
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 Y11                                                     0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078     651.118         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735     651.853 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     651.853         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038     651.891 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428     653.319         _N103            
 USCM_84_111/CLK_USCM              td                    0.000     653.319 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.925     654.244         ntclkbufg_5      
 CLMA_78_44/CLK                                                            r       ES7243_i2s_rx/data[15]/opit_0_inv/CLK

 CLMA_78_44/Q3                     tco                   0.182     654.426 r       ES7243_i2s_rx/data[15]/opit_0_inv/Q
                                   net (fanout=3)        0.220     654.646         rx_data[15]      
 CLMA_78_28/D1                                                             r       ES8156_dac2_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                 654.646         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.274%), Route: 0.220ns(54.726%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 U9                                                      0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047     325.567         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    0.918     326.485 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     326.485         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.097     326.582 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.703     328.285         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000     328.285 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.998     329.283         ntclkbufg_8      
 CLMA_78_28/CLK                                                            f       ES8156_dac2_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000     329.283                          
 clock uncertainty                                       0.050     329.333                          

 Hold time                                              -0.058     329.275                          

 Data required time                                                329.275                          
----------------------------------------------------------------------------------------------------
 Data required time                                                329.275                          
 Data arrival time                                                 654.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       325.371                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/r_vld/opit_0_inv_L5Q_perm/CLK
Endpoint    : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : es0_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.217
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.925       3.377         ntclkbufg_5      
 CLMA_90_36/CLK                                                            r       ES7243_i2s_rx/r_vld/opit_0_inv_L5Q_perm/CLK

 CLMA_90_36/Q2                     tco                   0.223       3.600 f       ES7243_i2s_rx/r_vld/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.885       4.485         rx_r_vld         
                                   td                    0.222       4.707 f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.707         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/_N9843
 CLMS_74_77/COUT                   td                    0.044       4.751 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.751         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/_N9845
                                   td                    0.044       4.795 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.795         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/_N9847
 CLMS_74_81/COUT                   td                    0.044       4.839 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.839         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/_N9849
 CLMS_74_85/Y1                     td                    0.366       5.205 f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.365       5.570         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N2 [9]
 CLMA_78_76/Y3                     td                    0.151       5.721 f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N3[9]/gateop_perm/Z
                                   net (fanout=3)        0.459       6.180         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wwptr [9]
 CLMS_78_89/Y1                     td                    0.528       6.708 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.074       6.782         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167
 CLMS_78_89/C4                                                             r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.782         Logic Levels: 5  
                                                                                   Logic: 1.622ns(47.636%), Route: 1.783ns(52.364%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 Y11                                                     0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078     651.118         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735     651.853 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     651.853         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038     651.891 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428     653.319         _N103            
 USCM_84_111/CLK_USCM              td                    0.000     653.319 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.938     654.257         ntclkbufg_5      
 CLMS_78_89/CLK                                                            r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.184     654.441                          
 clock uncertainty                                      -0.050     654.391                          

 Setup time                                             -0.094     654.297                          

 Data required time                                                654.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                654.297                          
 Data arrival time                                                   6.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       647.515                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/r_vld/opit_0_inv_L5Q_perm/CLK
Endpoint    : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_A2Q21/Cin
Path Group  : es0_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.217
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.925       3.377         ntclkbufg_5      
 CLMA_90_36/CLK                                                            r       ES7243_i2s_rx/r_vld/opit_0_inv_L5Q_perm/CLK

 CLMA_90_36/Q2                     tco                   0.223       3.600 f       ES7243_i2s_rx/r_vld/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.885       4.485         rx_r_vld         
                                   td                    0.222       4.707 f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.707         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/_N9843
 CLMS_74_77/COUT                   td                    0.044       4.751 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.751         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/_N9845
                                   td                    0.044       4.795 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.795         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/_N9847
 CLMS_74_81/COUT                   td                    0.044       4.839 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.839         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/_N9849
 CLMS_74_85/Y1                     td                    0.366       5.205 f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.365       5.570         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N2 [9]
 CLMA_78_76/Y3                     td                    0.162       5.732 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N3[9]/gateop_perm/Z
                                   net (fanout=3)        0.279       6.011         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wwptr [9]
                                   td                    0.353       6.364 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.364         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.co [10]
                                                                           r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_A2Q21/Cin

 Data arrival time                                                   6.364         Logic Levels: 4  
                                                                                   Logic: 1.458ns(48.812%), Route: 1.529ns(51.188%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 Y11                                                     0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078     651.118         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735     651.853 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     651.853         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038     651.891 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428     653.319         _N103            
 USCM_84_111/CLK_USCM              td                    0.000     653.319 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.938     654.257         ntclkbufg_5      
 CLMA_78_88/CLK                                                            r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_A2Q21/CLK
 clock pessimism                                         0.184     654.441                          
 clock uncertainty                                      -0.050     654.391                          

 Setup time                                             -0.128     654.263                          

 Data required time                                                654.263                          
----------------------------------------------------------------------------------------------------
 Data required time                                                654.263                          
 Data arrival time                                                   6.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       647.899                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/r_vld/opit_0_inv_L5Q_perm/CLK
Endpoint    : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_A2Q21/Cin
Path Group  : es0_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.217
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.925       3.377         ntclkbufg_5      
 CLMA_90_36/CLK                                                            r       ES7243_i2s_rx/r_vld/opit_0_inv_L5Q_perm/CLK

 CLMA_90_36/Q2                     tco                   0.223       3.600 f       ES7243_i2s_rx/r_vld/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.885       4.485         rx_r_vld         
                                   td                    0.222       4.707 f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.707         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/_N9843
 CLMS_74_77/COUT                   td                    0.044       4.751 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.751         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/_N9845
                                   td                    0.044       4.795 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.795         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/_N9847
 CLMS_74_81/Y3                     td                    0.387       5.182 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.159       5.341         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N2 [7]
 CLMS_70_81/Y0                     td                    0.150       5.491 f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=3)        0.357       5.848         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_78_84/COUT                   td                    0.391       6.239 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       6.239         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.co [8]
 CLMA_78_88/CIN                                                            r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_A2Q21/Cin

 Data arrival time                                                   6.239         Logic Levels: 4  
                                                                                   Logic: 1.461ns(51.048%), Route: 1.401ns(48.952%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 Y11                                                     0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078     651.118         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735     651.853 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     651.853         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038     651.891 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428     653.319         _N103            
 USCM_84_111/CLK_USCM              td                    0.000     653.319 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.938     654.257         ntclkbufg_5      
 CLMA_78_88/CLK                                                            r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_A2Q21/CLK
 clock pessimism                                         0.184     654.441                          
 clock uncertainty                                      -0.050     654.391                          

 Setup time                                             -0.132     654.259                          

 Data required time                                                654.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                654.259                          
 Data arrival time                                                   6.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       648.020                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[5]
Path Group  : es0_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.420
  Launch Clock Delay      :  3.197
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735       0.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038       0.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.918       3.197         ntclkbufg_5      
 CLMS_74_77/CLK                                                            r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMS_74_77/Q2                     tco                   0.183       3.380 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=6)        0.166       3.546         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/wr_addr [2]
 DRM_82_68/ADA0[5]                                                         r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[5]

 Data arrival time                                                   3.546         Logic Levels: 0  
                                                                                   Logic: 0.183ns(52.436%), Route: 0.166ns(47.564%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.968       3.420         ntclkbufg_5      
 DRM_82_68/CLKA[0]                                                         r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.236                          
 clock uncertainty                                       0.000       3.236                          

 Hold time                                               0.127       3.363                          

 Data required time                                                  3.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.363                          
 Data arrival time                                                   3.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.183                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/rdata[6]/opit_0/CLK
Endpoint    : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]
Path Group  : es0_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.420
  Launch Clock Delay      :  3.213
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735       0.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038       0.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.934       3.213         ntclkbufg_5      
 CLMS_78_69/CLK                                                            r       i2s_loop/rdata[6]/opit_0/CLK

 CLMS_78_69/Y2                     tco                   0.228       3.441 f       i2s_loop/rdata[6]/opit_0/Q
                                   net (fanout=2)        0.151       3.592         rdata[6]         
 DRM_82_68/DA0[6]                                                          f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]

 Data arrival time                                                   3.592         Logic Levels: 0  
                                                                                   Logic: 0.228ns(60.158%), Route: 0.151ns(39.842%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.968       3.420         ntclkbufg_5      
 DRM_82_68/CLKA[0]                                                         r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.236                          
 clock uncertainty                                       0.000       3.236                          

 Hold time                                               0.119       3.355                          

 Data required time                                                  3.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.355                          
 Data arrival time                                                   3.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[6]
Path Group  : es0_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.420
  Launch Clock Delay      :  3.197
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735       0.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038       0.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       2.279 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.918       3.197         ntclkbufg_5      
 CLMS_74_77/CLK                                                            r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMS_74_77/Q3                     tco                   0.182       3.379 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.232       3.611         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/wr_addr [3]
 DRM_82_68/ADA0[6]                                                         r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[6]

 Data arrival time                                                   3.611         Logic Levels: 0  
                                                                                   Logic: 0.182ns(43.961%), Route: 0.232ns(56.039%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.968       3.420         ntclkbufg_5      
 DRM_82_68/CLKA[0]                                                         r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.236                          
 clock uncertainty                                       0.000       3.236                          

 Hold time                                               0.127       3.363                          

 Data required time                                                  3.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.363                          
 Data arrival time                                                   3.611                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.283
  Launch Clock Delay      :  3.213
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.288       2.288         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.288 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     0.925       3.213         ntclkbufg_4      
 CLMA_66_224/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_66_224/Q0                    tco                   0.221       3.434 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.390       3.824         u_CORES/u_jtag_hub/data_ctrl
 CLMA_58_233/B2                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.824         Logic Levels: 0  
                                                                                   Logic: 0.221ns(36.170%), Route: 0.390ns(63.830%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.365      27.365         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      27.365 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     0.918      28.283         ntclkbufg_4      
 CLMA_58_233/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.216                          
 clock uncertainty                                      -0.050      28.166                          

 Setup time                                             -0.265      27.901                          

 Data required time                                                 27.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.901                          
 Data arrival time                                                   3.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.077                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.283
  Launch Clock Delay      :  3.213
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.288       2.288         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.288 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     0.925       3.213         ntclkbufg_4      
 CLMA_66_224/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_66_224/Q0                    tco                   0.221       3.434 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.360       3.794         u_CORES/u_jtag_hub/data_ctrl
 CLMA_58_228/D0                                                            f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.794         Logic Levels: 0  
                                                                                   Logic: 0.221ns(38.038%), Route: 0.360ns(61.962%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.365      27.365         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      27.365 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     0.918      28.283         ntclkbufg_4      
 CLMA_58_228/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.216                          
 clock uncertainty                                      -0.050      28.166                          

 Setup time                                             -0.127      28.039                          

 Data required time                                                 28.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.039                          
 Data arrival time                                                   3.794                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.283
  Launch Clock Delay      :  3.213
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.288       2.288         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.288 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     0.925       3.213         ntclkbufg_4      
 CLMA_66_224/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_66_224/Q0                    tco                   0.223       3.436 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.390       3.826         u_CORES/u_jtag_hub/data_ctrl
 CLMA_58_233/A4                                                            r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.826         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.378%), Route: 0.390ns(63.622%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.365      27.365         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      27.365 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     0.918      28.283         ntclkbufg_4      
 CLMA_58_233/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.216                          
 clock uncertainty                                      -0.050      28.166                          

 Setup time                                             -0.062      28.104                          

 Data required time                                                 28.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.104                          
 Data arrival time                                                   3.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.278                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[378]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[377]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.213
  Launch Clock Delay      :  2.972
  Clock Pessimism Removal :  -0.226

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.077       2.077         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.077 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     0.895       2.972         ntclkbufg_4      
 CLMS_46_97/CLK                                                            r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[378]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_97/Q3                     tco                   0.178       3.150 f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[378]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.209         u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg_buf [378]
 CLMA_46_96/D4                                                             f       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[377]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.209         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.288       2.288         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.288 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     0.925       3.213         ntclkbufg_4      
 CLMA_46_96/CLK                                                            r       u_CORES/u_debug_core_0/G_M_2.u2_trig_unit/conf_reg[377]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.226       2.987                          
 clock uncertainty                                       0.000       2.987                          

 Hold time                                              -0.028       2.959                          

 Data required time                                                  2.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.959                          
 Data arrival time                                                   3.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[232]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[231]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.213
  Launch Clock Delay      :  2.972
  Clock Pessimism Removal :  -0.226

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.077       2.077         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.077 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     0.895       2.972         ntclkbufg_4      
 CLMA_246_184/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[232]/opit_0_inv_L5Q_perm/CLK

 CLMA_246_184/Q3                   tco                   0.178       3.150 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[232]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.209         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [232]
 CLMS_246_185/D4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[231]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.209         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.288       2.288         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.288 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     0.925       3.213         ntclkbufg_4      
 CLMS_246_185/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[231]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.226       2.987                          
 clock uncertainty                                       0.000       2.987                          

 Hold time                                              -0.028       2.959                          

 Data required time                                                  2.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.959                          
 Data arrival time                                                   3.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[623]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[622]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.325
  Launch Clock Delay      :  3.082
  Clock Pessimism Removal :  -0.228

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.077       2.077         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.077 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.005       3.082         ntclkbufg_4      
 CLMA_182_320/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[623]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_320/Q3                   tco                   0.178       3.260 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[623]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.319         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [623]
 CLMA_182_321/D4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[622]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.319         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.288       2.288         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.288 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     1.037       3.325         ntclkbufg_4      
 CLMA_182_321/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[622]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.228       3.097                          
 clock uncertainty                                       0.000       3.097                          

 Hold time                                              -0.028       3.069                          

 Data required time                                                  3.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.069                          
 Data arrival time                                                   3.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.157  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.972
  Launch Clock Delay      :  3.129
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.129      28.129         u_CORES/capt_o   
 CLMA_58_232/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_58_232/Q0                    tco                   0.221      28.350 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.414      28.764         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_46_232/Y2                    td                    0.379      29.143 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N163_1/gateop_perm/Z
                                   net (fanout=1)        0.068      29.211         u_CORES/u_debug_core_0/_N14546
 CLMA_46_232/Y0                    td                    0.150      29.361 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=14)       0.396      29.757         u_CORES/u_debug_core_0/_N14604
 CLMA_58_224/Y3                    td                    0.360      30.117 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N163/gateop_perm/Z
                                   net (fanout=2)        0.601      30.718         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N163
 CLMA_118_228/Y2                   td                    0.379      31.097 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N1525_inv/gateop_perm/Z
                                   net (fanout=2)        0.164      31.261         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N1525
 CLMS_118_233/CECO                 td                    0.132      31.393 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      31.393         ntR2273          
 CLMS_118_237/CECO                 td                    0.132      31.525 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      31.525         ntR2272          
 CLMS_118_241/CECI                                                         f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  31.525         Logic Levels: 6  
                                                                                   Logic: 1.753ns(51.620%), Route: 1.643ns(48.380%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.077      52.077         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      52.077 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     0.895      52.972         ntclkbufg_4      
 CLMS_118_241/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.972                          
 clock uncertainty                                      -0.050      52.922                          

 Setup time                                             -0.576      52.346                          

 Data required time                                                 52.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.346                          
 Data arrival time                                                  31.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.821                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.157  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.972
  Launch Clock Delay      :  3.129
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.129      28.129         u_CORES/capt_o   
 CLMA_58_232/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_58_232/Q0                    tco                   0.221      28.350 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.414      28.764         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_46_232/Y2                    td                    0.379      29.143 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N163_1/gateop_perm/Z
                                   net (fanout=1)        0.068      29.211         u_CORES/u_debug_core_0/_N14546
 CLMA_46_232/Y0                    td                    0.150      29.361 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=14)       0.396      29.757         u_CORES/u_debug_core_0/_N14604
 CLMA_58_224/Y3                    td                    0.360      30.117 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N163/gateop_perm/Z
                                   net (fanout=2)        0.601      30.718         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N163
 CLMA_118_228/Y2                   td                    0.379      31.097 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N1525_inv/gateop_perm/Z
                                   net (fanout=2)        0.164      31.261         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N1525
 CLMS_118_233/CECO                 td                    0.132      31.393 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      31.393         ntR2273          
 CLMS_118_237/CECO                 td                    0.132      31.525 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      31.525         ntR2272          
 CLMS_118_241/CECI                                                         f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ/CE

 Data arrival time                                                  31.525         Logic Levels: 6  
                                                                                   Logic: 1.753ns(51.620%), Route: 1.643ns(48.380%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.077      52.077         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      52.077 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     0.895      52.972         ntclkbufg_4      
 CLMS_118_241/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.000      52.972                          
 clock uncertainty                                      -0.050      52.922                          

 Setup time                                             -0.576      52.346                          

 Data required time                                                 52.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.346                          
 Data arrival time                                                  31.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.821                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.157  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.972
  Launch Clock Delay      :  3.129
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.129      28.129         u_CORES/capt_o   
 CLMA_58_232/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_58_232/Q0                    tco                   0.221      28.350 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.414      28.764         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_46_232/Y2                    td                    0.379      29.143 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N163_1/gateop_perm/Z
                                   net (fanout=1)        0.068      29.211         u_CORES/u_debug_core_0/_N14546
 CLMA_46_232/Y0                    td                    0.150      29.361 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=14)       0.396      29.757         u_CORES/u_debug_core_0/_N14604
 CLMA_58_224/Y3                    td                    0.360      30.117 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N163/gateop_perm/Z
                                   net (fanout=2)        0.601      30.718         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N163
 CLMA_118_228/Y2                   td                    0.379      31.097 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N1525_inv/gateop_perm/Z
                                   net (fanout=2)        0.164      31.261         u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/N1525
 CLMS_118_233/CECO                 td                    0.132      31.393 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      31.393         ntR2273          
 CLMS_118_237/CECI                                                         f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  31.393         Logic Levels: 5  
                                                                                   Logic: 1.621ns(49.663%), Route: 1.643ns(50.337%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.077      52.077         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      52.077 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     0.895      52.972         ntclkbufg_4      
 CLMS_118_237/CLK                                                          r       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      52.972                          
 clock uncertainty                                      -0.050      52.922                          

 Setup time                                             -0.576      52.346                          

 Data required time                                                 52.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.346                          
 Data arrival time                                                  31.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.953                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.433  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.213
  Launch Clock Delay      :  2.780
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.780      27.780         u_CORES/capt_o   
 CLMA_58_232/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_58_232/Q3                    tco                   0.182      27.962 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=9)        0.259      28.221         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_o [2]
 CLMS_46_229/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  28.221         Logic Levels: 0  
                                                                                   Logic: 0.182ns(41.270%), Route: 0.259ns(58.730%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.288       2.288         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.288 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     0.925       3.213         ntclkbufg_4      
 CLMS_46_229/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.213                          
 clock uncertainty                                       0.050       3.263                          

 Hold time                                              -0.011       3.252                          

 Data required time                                                  3.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.252                          
 Data arrival time                                                  28.221                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.969                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.433  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.213
  Launch Clock Delay      :  2.780
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.780      27.780         u_CORES/capt_o   
 CLMA_58_232/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_58_232/Q2                    tco                   0.183      27.963 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.262      28.225         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMS_46_229/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  28.225         Logic Levels: 0  
                                                                                   Logic: 0.183ns(41.124%), Route: 0.262ns(58.876%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.288       2.288         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.288 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     0.925       3.213         ntclkbufg_4      
 CLMS_46_229/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.213                          
 clock uncertainty                                       0.050       3.263                          

 Hold time                                              -0.011       3.252                          

 Data required time                                                  3.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.252                          
 Data arrival time                                                  28.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.973                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.213
  Launch Clock Delay      :  2.910
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.910      27.910         u_CORES/capt_o   
 CLMS_50_233/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_50_233/Q0                    tco                   0.182      28.092 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.139      28.231         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMS_50_237/B0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.231         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.288       2.288         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000       2.288 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     0.925       3.213         ntclkbufg_4      
 CLMS_50_237/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.213                          
 clock uncertainty                                       0.050       3.263                          

 Hold time                                              -0.069       3.194                          

 Data required time                                                  3.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.194                          
 Data arrival time                                                  28.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.037                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.722  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.780
  Launch Clock Delay      :  3.502
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.552      77.552         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      77.552 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     0.950      78.502         ntclkbufg_4      
 CLMA_58_228/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_228/Q3                    tco                   0.220      78.722 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.516      79.238         u_CORES/id_o [3] 
 CLMA_58_232/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                  79.238         Logic Levels: 0  
                                                                                   Logic: 0.220ns(29.891%), Route: 0.516ns(70.109%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.780     127.780         u_CORES/capt_o   
 CLMA_58_232/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.780                          
 clock uncertainty                                      -0.050     127.730                          

 Setup time                                             -0.068     127.662                          

 Data required time                                                127.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.662                          
 Data arrival time                                                  79.238                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.424                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.722  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.780
  Launch Clock Delay      :  3.502
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.552      77.552         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      77.552 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     0.950      78.502         ntclkbufg_4      
 CLMA_58_228/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_228/Q0                    tco                   0.221      78.723 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.506      79.229         u_CORES/id_o [0] 
 CLMA_58_232/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                  79.229         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.399%), Route: 0.506ns(69.601%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.780     127.780         u_CORES/capt_o   
 CLMA_58_232/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.780                          
 clock uncertainty                                      -0.050     127.730                          

 Setup time                                             -0.068     127.662                          

 Data required time                                                127.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.662                          
 Data arrival time                                                  79.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.433                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.722  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.780
  Launch Clock Delay      :  3.502
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.552      77.552         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000      77.552 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     0.950      78.502         ntclkbufg_4      
 CLMA_58_233/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q1                    tco                   0.223      78.725 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.069      78.794         u_CORES/conf_sel [0]
 CLMA_58_232/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.794         Logic Levels: 0  
                                                                                   Logic: 0.223ns(76.370%), Route: 0.069ns(23.630%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.780     127.780         u_CORES/capt_o   
 CLMA_58_232/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.780                          
 clock uncertainty                                      -0.050     127.730                          

 Setup time                                             -0.476     127.254                          

 Data required time                                                127.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.254                          
 Data arrival time                                                  78.794                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.460                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.283
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.365     127.365         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000     127.365 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     0.918     128.283         ntclkbufg_4      
 CLMA_58_233/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_233/Q0                    tco                   0.179     128.462 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.187     128.649         u_CORES/id_o [2] 
 CLMS_50_233/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 128.649         Logic Levels: 0  
                                                                                   Logic: 0.179ns(48.907%), Route: 0.187ns(51.093%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.275     128.275         u_CORES/capt_o   
 CLMS_50_233/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.275                          
 clock uncertainty                                       0.050     128.325                          

 Hold time                                              -0.020     128.305                          

 Data required time                                                128.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.305                          
 Data arrival time                                                 128.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.283
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.365     127.365         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000     127.365 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     0.918     128.283         ntclkbufg_4      
 CLMA_58_228/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_228/Q0                    tco                   0.200     128.483 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.233     128.716         u_CORES/id_o [0] 
 CLMA_50_232/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 128.716         Logic Levels: 0  
                                                                                   Logic: 0.200ns(46.189%), Route: 0.233ns(53.811%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.275     128.275         u_CORES/capt_o   
 CLMA_50_232/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.275                          
 clock uncertainty                                       0.050     128.325                          

 Hold time                                              -0.011     128.314                          

 Data required time                                                128.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.314                          
 Data arrival time                                                 128.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.402                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.283
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.365     127.365         u_CORES/drck_o   
 USCM_84_114/CLK_USCM              td                    0.000     127.365 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=2203)     0.918     128.283         ntclkbufg_4      
 CLMA_58_228/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_228/Q3                    tco                   0.178     128.461 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.274     128.735         u_CORES/id_o [3] 
 CLMS_50_233/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 128.735         Logic Levels: 0  
                                                                                   Logic: 0.178ns(39.381%), Route: 0.274ns(60.619%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       3.275     128.275         u_CORES/capt_o   
 CLMS_50_233/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.275                          
 clock uncertainty                                       0.050     128.325                          

 Hold time                                              -0.020     128.305                          

 Data required time                                                128.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.305                          
 Data arrival time                                                 128.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.430                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_LANE_SYNC/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.037       3.479         ntclkbufg_0      
 CLMA_30_341/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK

 CLMA_30_341/Q0                    tco                   0.221       3.700 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=133)      0.293       3.993         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rst_n_sync
 CLMS_22_337/Y0                    td                    0.226       4.219 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0/gateop_perm/Z
                                   net (fanout=32)       0.595       4.814         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0
 CLMS_42_329/RS                                                            f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_LANE_SYNC/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.814         Logic Levels: 1  
                                                                                   Logic: 0.447ns(33.483%), Route: 0.888ns(66.517%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      22.270         _N69             
 USCM_84_108/CLK_USCM              td                    0.000      22.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.005      23.275         ntclkbufg_0      
 CLMS_42_329/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_LANE_SYNC/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.185      23.460                          
 clock uncertainty                                      -0.050      23.410                          

 Recovery time                                          -0.476      22.934                          

 Data required time                                                 22.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.934                          
 Data arrival time                                                   4.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.120                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_LANE_RST/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.037       3.479         ntclkbufg_0      
 CLMA_30_341/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK

 CLMA_30_341/Q0                    tco                   0.221       3.700 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=133)      0.293       3.993         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rst_n_sync
 CLMS_22_337/Y0                    td                    0.226       4.219 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0/gateop_perm/Z
                                   net (fanout=32)       0.595       4.814         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0
 CLMS_42_329/RS                                                            f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_LANE_RST/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.814         Logic Levels: 1  
                                                                                   Logic: 0.447ns(33.483%), Route: 0.888ns(66.517%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      22.270         _N69             
 USCM_84_108/CLK_USCM              td                    0.000      22.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.005      23.275         ntclkbufg_0      
 CLMS_42_329/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_LANE_RST/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.185      23.460                          
 clock uncertainty                                      -0.050      23.410                          

 Recovery time                                          -0.476      22.934                          

 Data required time                                                 22.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.934                          
 Data arrival time                                                   4.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.120                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_TX_RATE[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.037       3.479         ntclkbufg_0      
 CLMA_30_341/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/CLK

 CLMA_30_341/Q0                    tco                   0.221       3.700 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/opit_0_inv_L5Q_perm/Q
                                   net (fanout=133)      0.293       3.993         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rst_n_sync
 CLMS_22_337/Y0                    td                    0.226       4.219 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0/gateop_perm/Z
                                   net (fanout=32)       0.595       4.814         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0
 CLMS_42_329/RS                                                            f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_TX_RATE[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.814         Logic Levels: 1  
                                                                                   Logic: 0.447ns(33.483%), Route: 0.888ns(66.517%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      22.270         _N69             
 USCM_84_108/CLK_USCM              td                    0.000      22.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.005      23.275         ntclkbufg_0      
 CLMS_42_329/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PMA_TX_RATE[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.185      23.460                          
 clock uncertainty                                      -0.050      23.410                          

 Recovery time                                          -0.476      22.934                          

 Data required time                                                 22.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.934                          
 Data arrival time                                                   4.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.120                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_refclk_buttonrstn_debounce/rs2/opit_0_inv/CLK
Endpoint    : u_pcie/u_refclk_buttonrstn_debounce/cnt_rst[6]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.005       3.275         ntclkbufg_0      
 CLMS_22_337/CLK                                                           r       u_pcie/u_refclk_buttonrstn_debounce/rs2/opit_0_inv/CLK

 CLMS_22_337/Q0                    tco                   0.182       3.457 r       u_pcie/u_refclk_buttonrstn_debounce/rs2/opit_0_inv/Q
                                   net (fanout=8)        0.200       3.657         u_pcie/u_refclk_buttonrstn_debounce/rstn_inner
 CLMS_22_341/RSCO                  td                    0.092       3.749 f       u_pcie/u_refclk_buttonrstn_debounce/cnt_rst[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.749         ntR2037          
 CLMS_22_345/RSCI                                                          f       u_pcie/u_refclk_buttonrstn_debounce/cnt_rst[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.749         Logic Levels: 1  
                                                                                   Logic: 0.274ns(57.806%), Route: 0.200ns(42.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.037       3.479         ntclkbufg_0      
 CLMS_22_345/CLK                                                           r       u_pcie/u_refclk_buttonrstn_debounce/cnt_rst[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.189       3.290                          
 clock uncertainty                                       0.000       3.290                          

 Removal time                                            0.000       3.290                          

 Data required time                                                  3.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.290                          
 Data arrival time                                                   3.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.459                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_refclk_buttonrstn_debounce/rs2/opit_0_inv/CLK
Endpoint    : u_pcie/u_refclk_buttonrstn_debounce/cnt_rst[8]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.005       3.275         ntclkbufg_0      
 CLMS_22_337/CLK                                                           r       u_pcie/u_refclk_buttonrstn_debounce/rs2/opit_0_inv/CLK

 CLMS_22_337/Q0                    tco                   0.182       3.457 r       u_pcie/u_refclk_buttonrstn_debounce/rs2/opit_0_inv/Q
                                   net (fanout=8)        0.200       3.657         u_pcie/u_refclk_buttonrstn_debounce/rstn_inner
 CLMS_22_341/RSCO                  td                    0.092       3.749 f       u_pcie/u_refclk_buttonrstn_debounce/cnt_rst[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.749         ntR2037          
 CLMS_22_345/RSCI                                                          f       u_pcie/u_refclk_buttonrstn_debounce/cnt_rst[8]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.749         Logic Levels: 1  
                                                                                   Logic: 0.274ns(57.806%), Route: 0.200ns(42.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.037       3.479         ntclkbufg_0      
 CLMS_22_345/CLK                                                           r       u_pcie/u_refclk_buttonrstn_debounce/cnt_rst[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.189       3.290                          
 clock uncertainty                                       0.000       3.290                          

 Removal time                                            0.000       3.290                          

 Data required time                                                  3.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.290                          
 Data arrival time                                                   3.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.459                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rs2/opit_0_inv/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst[6]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.005       3.275         ntclkbufg_0      
 CLMA_30_348/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rs2/opit_0_inv/CLK

 CLMA_30_348/Q1                    tco                   0.184       3.459 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rs2/opit_0_inv/Q
                                   net (fanout=8)        0.281       3.740         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner
 CLMA_30_332/RSCO                  td                    0.092       3.832 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.832         ntR2033          
 CLMA_30_336/RSCI                                                          f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.832         Logic Levels: 1  
                                                                                   Logic: 0.276ns(49.551%), Route: 0.281ns(50.449%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.037       3.479         ntclkbufg_0      
 CLMA_30_336/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/cnt_rst[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.189       3.290                          
 clock uncertainty                                       0.000       3.290                          

 Removal time                                            0.000       3.290                          

 Data required time                                                  3.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.290                          
 Data arrival time                                                   3.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.920
  Launch Clock Delay      :  1.969
  Clock Pessimism Removal :  0.017

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        0.932       0.932         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       0.932 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.037       1.969         ntclkbufg_1      
 CLMA_30_345/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/CLK

 CLMA_30_345/Q0                    tco                   0.221       2.190 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=32)       2.232       4.422         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/s_mem_rst_n
 DRM_234_356/RSTA[0]                                                       f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.422         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.009%), Route: 2.232ns(90.991%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       4.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        0.915       4.915         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       4.915 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.005       5.920         ntclkbufg_1      
 DRM_234_356/CLKA[0]                                                       r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.017       5.937                          
 clock uncertainty                                      -0.050       5.887                          

 Recovery time                                          -0.042       5.845                          

 Data required time                                                  5.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.845                          
 Data arrival time                                                   4.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.920
  Launch Clock Delay      :  1.969
  Clock Pessimism Removal :  0.017

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        0.932       0.932         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       0.932 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.037       1.969         ntclkbufg_1      
 CLMA_30_345/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/CLK

 CLMA_30_345/Q0                    tco                   0.221       2.190 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=32)       2.232       4.422         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/s_mem_rst_n
 DRM_234_356/RSTB[0]                                                       f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   4.422         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.009%), Route: 2.232ns(90.991%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       4.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        0.915       4.915         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       4.915 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.005       5.920         ntclkbufg_1      
 DRM_234_356/CLKB[0]                                                       r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.017       5.937                          
 clock uncertainty                                      -0.050       5.887                          

 Recovery time                                          -0.031       5.856                          

 Data required time                                                  5.856                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.856                          
 Data arrival time                                                   4.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.434                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.920
  Launch Clock Delay      :  1.969
  Clock Pessimism Removal :  0.017

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        0.932       0.932         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       0.932 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.037       1.969         ntclkbufg_1      
 CLMA_30_345/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/CLK

 CLMA_30_345/Q0                    tco                   0.221       2.190 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=32)       2.077       4.267         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/s_mem_rst_n
 DRM_234_316/RSTA[0]                                                       f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.267         Logic Levels: 0  
                                                                                   Logic: 0.221ns(9.617%), Route: 2.077ns(90.383%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       4.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        0.915       4.915         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       4.915 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.005       5.920         ntclkbufg_1      
 DRM_234_316/CLKA[0]                                                       r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.017       5.937                          
 clock uncertainty                                      -0.050       5.887                          

 Recovery time                                          -0.042       5.845                          

 Data required time                                                  5.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.845                          
 Data arrival time                                                   4.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.578                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.969
  Launch Clock Delay      :  1.920
  Clock Pessimism Removal :  -0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        0.915       0.915         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       0.915 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.005       1.920         ntclkbufg_1      
 CLMA_30_345/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/CLK

 CLMA_30_345/Q0                    tco                   0.182       2.102 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=32)       0.313       2.415         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/s_mem_rst_n
 DRM_26_356/RSTA[0]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   2.415         Logic Levels: 0  
                                                                                   Logic: 0.182ns(36.768%), Route: 0.313ns(63.232%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        0.932       0.932         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       0.932 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.037       1.969         ntclkbufg_1      
 DRM_26_356/CLKA[0]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.030       1.939                          
 clock uncertainty                                       0.000       1.939                          

 Removal time                                           -0.022       1.917                          

 Data required time                                                  1.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.917                          
 Data arrival time                                                   2.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.498                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.969
  Launch Clock Delay      :  1.920
  Clock Pessimism Removal :  -0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        0.915       0.915         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       0.915 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.005       1.920         ntclkbufg_1      
 CLMA_30_345/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/CLK

 CLMA_30_345/Q0                    tco                   0.179       2.099 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=32)       0.357       2.456         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/s_mem_rst_n
 DRM_26_356/RSTB[0]                                                        f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   2.456         Logic Levels: 0  
                                                                                   Logic: 0.179ns(33.396%), Route: 0.357ns(66.604%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        0.932       0.932         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       0.932 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.037       1.969         ntclkbufg_1      
 DRM_26_356/CLKB[0]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.030       1.939                          
 clock uncertainty                                       0.000       1.939                          

 Removal time                                            0.008       1.947                          

 Data required time                                                  1.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.947                          
 Data arrival time                                                   2.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/CLK
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.969
  Launch Clock Delay      :  1.920
  Clock Pessimism Removal :  -0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        0.915       0.915         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       0.915 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.005       1.920         ntclkbufg_1      
 CLMA_30_345/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/CLK

 CLMA_30_345/Q0                    tco                   0.182       2.102 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/opit_0/Q
                                   net (fanout=32)       0.368       2.470         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/s_mem_rst_n
 DRM_54_336/RSTA[0]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   2.470         Logic Levels: 0  
                                                                                   Logic: 0.182ns(33.091%), Route: 0.368ns(66.909%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 HSST_88_340/RCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RCLK2FABRIC[0]
                                   net (fanout=1)        0.932       0.932         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
 USCM_84_110/CLK_USCM              td                    0.000       0.932 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=111)      1.037       1.969         ntclkbufg_1      
 DRM_54_336/CLKA[0]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.030       1.939                          
 clock uncertainty                                       0.000       1.939                          

 Removal time                                           -0.022       1.917                          

 Data required time                                                  1.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.917                          
 Data arrival time                                                   2.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.553                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[15]/opit_0_inv_MUX4TO1Q/RS
Path Group  : pclk_div2
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.920
  Launch Clock Delay      :  1.969
  Clock Pessimism Removal :  0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        0.932       0.932         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.037       1.969         ntclkbufg_2      
 PCIE_122_192/PCLK_DIV2                                                    r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2

 PCIE_122_192/PHY_RST_N            tco                   0.939       2.908 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PHY_RST_N
                                   net (fanout=127)      1.475       4.383         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/phy_rst_n
 CLMA_70_340/RS                                                            f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[15]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.383         Logic Levels: 0  
                                                                                   Logic: 0.939ns(38.898%), Route: 1.475ns(61.102%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       8.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        0.915       8.915         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       8.915 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.005       9.920         ntclkbufg_2      
 CLMA_70_340/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[15]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.030       9.950                          
 clock uncertainty                                      -0.050       9.900                          

 Recovery time                                          -0.476       9.424                          

 Data required time                                                  9.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.424                          
 Data arrival time                                                   4.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.041                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/genblk4.rdata_proc_1/phy_mac_rxdata[12]/opit_0_inv_L5Q_perm/RS
Path Group  : pclk_div2
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.920
  Launch Clock Delay      :  1.969
  Clock Pessimism Removal :  0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        0.932       0.932         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.037       1.969         ntclkbufg_2      
 PCIE_122_192/PCLK_DIV2                                                    r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2

 PCIE_122_192/PHY_RST_N            tco                   0.939       2.908 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PHY_RST_N
                                   net (fanout=127)      1.475       4.383         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/phy_rst_n
 CLMA_70_340/RS                                                            f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/genblk4.rdata_proc_1/phy_mac_rxdata[12]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.383         Logic Levels: 0  
                                                                                   Logic: 0.939ns(38.898%), Route: 1.475ns(61.102%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       8.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        0.915       8.915         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       8.915 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.005       9.920         ntclkbufg_2      
 CLMA_70_340/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/genblk4.rdata_proc_1/phy_mac_rxdata[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.030       9.950                          
 clock uncertainty                                      -0.050       9.900                          

 Recovery time                                          -0.476       9.424                          

 Data required time                                                  9.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.424                          
 Data arrival time                                                   4.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.041                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/genblk4.rdata_proc_1/phy_mac_rxdata[14]/opit_0_inv_L5Q_perm/RS
Path Group  : pclk_div2
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.920
  Launch Clock Delay      :  1.969
  Clock Pessimism Removal :  0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        0.932       0.932         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.037       1.969         ntclkbufg_2      
 PCIE_122_192/PCLK_DIV2                                                    r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2

 PCIE_122_192/PHY_RST_N            tco                   0.939       2.908 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PHY_RST_N
                                   net (fanout=127)      1.475       4.383         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/phy_rst_n
 CLMA_70_340/RS                                                            f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/genblk4.rdata_proc_1/phy_mac_rxdata[14]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.383         Logic Levels: 0  
                                                                                   Logic: 0.939ns(38.898%), Route: 1.475ns(61.102%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       8.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        0.915       8.915         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       8.915 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.005       9.920         ntclkbufg_2      
 CLMA_70_340/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/genblk4.rdata_proc_1/phy_mac_rxdata[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.030       9.950                          
 clock uncertainty                                      -0.050       9.900                          

 Recovery time                                          -0.476       9.424                          

 Data required time                                                  9.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.424                          
 Data arrival time                                                   4.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.041                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/iGopDrm_inv/RSTA
Path Group  : pclk_div2
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.857
  Launch Clock Delay      :  1.920
  Clock Pessimism Removal :  -0.017

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        0.915       0.915         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       0.915 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.005       1.920         ntclkbufg_2      
 PCIE_122_192/PCLK_DIV2                                                    r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2

 PCIE_122_192/CORE_RST_N           tco                   0.711       2.631 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/CORE_RST_N
                                   net (fanout=24)       0.624       3.255         u_pcie/core_rst_n
 DRM_82_212/RSTA[1]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/iGopDrm_inv/RSTA

 Data arrival time                                                   3.255         Logic Levels: 0  
                                                                                   Logic: 0.711ns(53.258%), Route: 0.624ns(46.742%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        0.932       0.932         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      0.925       1.857         ntclkbufg_2      
 DRM_82_212/CLKA[1]                                                        r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/iGopDrm_inv/CLKA
 clock pessimism                                        -0.017       1.840                          
 clock uncertainty                                       0.000       1.840                          

 Removal time                                           -0.018       1.822                          

 Data required time                                                  1.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.822                          
 Data arrival time                                                   3.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.433                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[21]/opit_0_inv_MUX4TO1Q/RS
Path Group  : pclk_div2
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.969
  Launch Clock Delay      :  1.920
  Clock Pessimism Removal :  -0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        0.915       0.915         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       0.915 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.005       1.920         ntclkbufg_2      
 PCIE_122_192/PCLK_DIV2                                                    r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2

 PCIE_122_192/PHY_RST_N            tco                   0.681       2.601 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PHY_RST_N
                                   net (fanout=127)      0.687       3.288         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/phy_rst_n
 CLMS_98_325/RSCO                  td                    0.092       3.380 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/genblk4.rdata_proc_1/phy_mac_rxdata[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.380         ntR2010          
 CLMS_98_329/RSCI                                                          f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[21]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   3.380         Logic Levels: 1  
                                                                                   Logic: 0.773ns(52.945%), Route: 0.687ns(47.055%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        0.932       0.932         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.037       1.969         ntclkbufg_2      
 CLMS_98_329/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[21]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.030       1.939                          
 clock uncertainty                                       0.000       1.939                          

 Removal time                                            0.000       1.939                          

 Data required time                                                  1.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.939                          
 Data arrival time                                                   3.380                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.441                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[38]/opit_0_inv_MUX4TO1Q/RS
Path Group  : pclk_div2
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.969
  Launch Clock Delay      :  1.920
  Clock Pessimism Removal :  -0.030

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        0.915       0.915         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       0.915 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.005       1.920         ntclkbufg_2      
 PCIE_122_192/PCLK_DIV2                                                    r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PCLK_DIV2

 PCIE_122_192/PHY_RST_N            tco                   0.681       2.601 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop/PHY_RST_N
                                   net (fanout=127)      0.687       3.288         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/phy_rst_n
 CLMS_98_325/RSCO                  td                    0.092       3.380 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/genblk4.rdata_proc_1/phy_mac_rxdata[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.380         ntR2010          
 CLMS_98_329/RSCI                                                          f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[38]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   3.380         Logic Levels: 1  
                                                                                   Logic: 0.773ns(52.945%), Route: 0.687ns(47.055%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
 HSST_88_340/TCLK2FABRIC[0]                              0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TCLK2FABRIC[0]
                                   net (fanout=1)        0.932       0.932         u_pcie/pclk_div2 
 USCM_84_109/CLK_USCM              td                    0.000       0.932 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=219)      1.037       1.969         ntclkbufg_2      
 CLMS_98_329/CLK                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_0[38]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.030       1.939                          
 clock uncertainty                                       0.000       1.939                          

 Removal time                                            0.000       1.939                          

 Data required time                                                  1.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.939                          
 Data arrival time                                                   3.380                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.441                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/PA_judge[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : U_MFCC_VQ/VQ_identifys1/VQ/distance_16/distance6/distance_DATA[7]/opit_0/RS
Path Group  : hdmi_tx_pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.969
  Clock Pessimism Removal :  0.017

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.932         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       0.932 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.037       1.969         ntclkbufg_3      
 CLMS_130_321/CLK                                                          r       U_MFCC_VQ/PA_judge[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_130_321/Q2                   tco                   0.223       2.192 f       U_MFCC_VQ/PA_judge[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.171       2.363         U_MFCC_VQ/PA_judge [3]
                                   td                    0.368       2.731 f       U_MFCC_VQ/N212.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.731         U_MFCC_VQ/N212.co [2]
 CLMA_134_320/COUT                 td                    0.044       2.775 r       U_MFCC_VQ/N212.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.775         U_MFCC_VQ/N212.co [6]
                                   td                    0.044       2.819 r       U_MFCC_VQ/N212.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.819         U_MFCC_VQ/N212.co [10]
 CLMA_134_324/COUT                 td                    0.044       2.863 r       U_MFCC_VQ/N212.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.863         U_MFCC_VQ/N212.co [14]
                                   td                    0.044       2.907 r       U_MFCC_VQ/N212.lt_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.907         U_MFCC_VQ/N212.co [18]
 CLMA_134_328/COUT                 td                    0.044       2.951 r       U_MFCC_VQ/N212.lt_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.951         U_MFCC_VQ/N212.co [22]
 CLMA_134_332/Y0                   td                    0.113       3.064 f       U_MFCC_VQ/N212.lt_12/gateop_perm/Y
                                   net (fanout=7)        0.874       3.938         _N0              
 CLMS_158_265/Y2                   td                    0.227       4.165 f       U_MFCC_VQ/N65_9/gateop/F
                                   net (fanout=1)        0.071       4.236         U_MFCC_VQ/_N15481
 CLMS_158_265/Y1                   td                    0.244       4.480 f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=6)        0.397       4.877         U_MFCC_VQ/fsm_n [1]
 CLMA_154_245/Y2                   td                    0.379       5.256 f       U_MFCC_VQ/VQ_identifys_start_1/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=2)        0.766       6.022         U_MFCC_VQ/N319   
 CLMA_146_184/Y2                   td                    0.150       6.172 f       U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0/gateop_perm/Z
                                   net (fanout=1642)     2.119       8.291         U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0
 CLMA_302_44/RS                                                            f       U_MFCC_VQ/VQ_identifys1/VQ/distance_16/distance6/distance_DATA[7]/opit_0/RS

 Data arrival time                                                   8.291         Logic Levels: 8  
                                                                                   Logic: 1.924ns(30.433%), Route: 4.398ns(69.567%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 PLL_158_303/CLK_OUT0                                    0.000       6.734 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       7.649         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       7.649 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         0.895       8.544         ntclkbufg_3      
 CLMA_302_44/CLK                                                           r       U_MFCC_VQ/VQ_identifys1/VQ/distance_16/distance6/distance_DATA[7]/opit_0/CLK
 clock pessimism                                         0.017       8.561                          
 clock uncertainty                                      -0.150       8.411                          

 Recovery time                                          -0.476       7.935                          

 Data required time                                                  7.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.935                          
 Data arrival time                                                   8.291                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.356                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/PA_judge[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : U_MFCC_VQ/VQ_identifys1/VQ/distance_16/distance6/distance_DATA[14]/opit_0/RS
Path Group  : hdmi_tx_pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.969
  Clock Pessimism Removal :  0.017

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.932         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       0.932 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.037       1.969         ntclkbufg_3      
 CLMS_130_321/CLK                                                          r       U_MFCC_VQ/PA_judge[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_130_321/Q2                   tco                   0.223       2.192 f       U_MFCC_VQ/PA_judge[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.171       2.363         U_MFCC_VQ/PA_judge [3]
                                   td                    0.368       2.731 f       U_MFCC_VQ/N212.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.731         U_MFCC_VQ/N212.co [2]
 CLMA_134_320/COUT                 td                    0.044       2.775 r       U_MFCC_VQ/N212.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.775         U_MFCC_VQ/N212.co [6]
                                   td                    0.044       2.819 r       U_MFCC_VQ/N212.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.819         U_MFCC_VQ/N212.co [10]
 CLMA_134_324/COUT                 td                    0.044       2.863 r       U_MFCC_VQ/N212.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.863         U_MFCC_VQ/N212.co [14]
                                   td                    0.044       2.907 r       U_MFCC_VQ/N212.lt_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.907         U_MFCC_VQ/N212.co [18]
 CLMA_134_328/COUT                 td                    0.044       2.951 r       U_MFCC_VQ/N212.lt_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.951         U_MFCC_VQ/N212.co [22]
 CLMA_134_332/Y0                   td                    0.113       3.064 f       U_MFCC_VQ/N212.lt_12/gateop_perm/Y
                                   net (fanout=7)        0.874       3.938         _N0              
 CLMS_158_265/Y2                   td                    0.227       4.165 f       U_MFCC_VQ/N65_9/gateop/F
                                   net (fanout=1)        0.071       4.236         U_MFCC_VQ/_N15481
 CLMS_158_265/Y1                   td                    0.244       4.480 f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=6)        0.397       4.877         U_MFCC_VQ/fsm_n [1]
 CLMA_154_245/Y2                   td                    0.379       5.256 f       U_MFCC_VQ/VQ_identifys_start_1/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=2)        0.766       6.022         U_MFCC_VQ/N319   
 CLMA_146_184/Y2                   td                    0.150       6.172 f       U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0/gateop_perm/Z
                                   net (fanout=1642)     2.119       8.291         U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0
 CLMA_302_44/RS                                                            f       U_MFCC_VQ/VQ_identifys1/VQ/distance_16/distance6/distance_DATA[14]/opit_0/RS

 Data arrival time                                                   8.291         Logic Levels: 8  
                                                                                   Logic: 1.924ns(30.433%), Route: 4.398ns(69.567%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 PLL_158_303/CLK_OUT0                                    0.000       6.734 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       7.649         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       7.649 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         0.895       8.544         ntclkbufg_3      
 CLMA_302_44/CLK                                                           r       U_MFCC_VQ/VQ_identifys1/VQ/distance_16/distance6/distance_DATA[14]/opit_0/CLK
 clock pessimism                                         0.017       8.561                          
 clock uncertainty                                      -0.150       8.411                          

 Recovery time                                          -0.476       7.935                          

 Data required time                                                  7.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.935                          
 Data arrival time                                                   8.291                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.356                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/PA_judge[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : U_MFCC_VQ/VQ_identifys1/VQ/distance_16/distance7/square[2]/opit_0_A2Q21/RS
Path Group  : hdmi_tx_pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.810
  Launch Clock Delay      :  1.969
  Clock Pessimism Removal :  0.017

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.932         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       0.932 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         1.037       1.969         ntclkbufg_3      
 CLMS_130_321/CLK                                                          r       U_MFCC_VQ/PA_judge[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_130_321/Q2                   tco                   0.223       2.192 f       U_MFCC_VQ/PA_judge[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.171       2.363         U_MFCC_VQ/PA_judge [3]
                                   td                    0.368       2.731 f       U_MFCC_VQ/N212.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.731         U_MFCC_VQ/N212.co [2]
 CLMA_134_320/COUT                 td                    0.044       2.775 r       U_MFCC_VQ/N212.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.775         U_MFCC_VQ/N212.co [6]
                                   td                    0.044       2.819 r       U_MFCC_VQ/N212.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.819         U_MFCC_VQ/N212.co [10]
 CLMA_134_324/COUT                 td                    0.044       2.863 r       U_MFCC_VQ/N212.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.863         U_MFCC_VQ/N212.co [14]
                                   td                    0.044       2.907 r       U_MFCC_VQ/N212.lt_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.907         U_MFCC_VQ/N212.co [18]
 CLMA_134_328/COUT                 td                    0.044       2.951 r       U_MFCC_VQ/N212.lt_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.951         U_MFCC_VQ/N212.co [22]
 CLMA_134_332/Y0                   td                    0.113       3.064 f       U_MFCC_VQ/N212.lt_12/gateop_perm/Y
                                   net (fanout=7)        0.874       3.938         _N0              
 CLMS_158_265/Y2                   td                    0.227       4.165 f       U_MFCC_VQ/N65_9/gateop/F
                                   net (fanout=1)        0.071       4.236         U_MFCC_VQ/_N15481
 CLMS_158_265/Y1                   td                    0.244       4.480 f       u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=6)        0.397       4.877         U_MFCC_VQ/fsm_n [1]
 CLMA_154_245/Y2                   td                    0.379       5.256 f       U_MFCC_VQ/VQ_identifys_start_1/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=2)        0.766       6.022         U_MFCC_VQ/N319   
 CLMA_146_184/Y2                   td                    0.150       6.172 f       U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0/gateop_perm/Z
                                   net (fanout=1642)     2.091       8.263         U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0
 CLMA_274_24/RS                                                            f       U_MFCC_VQ/VQ_identifys1/VQ/distance_16/distance7/square[2]/opit_0_A2Q21/RS

 Data arrival time                                                   8.263         Logic Levels: 8  
                                                                                   Logic: 1.924ns(30.569%), Route: 4.370ns(69.431%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 PLL_158_303/CLK_OUT0                                    0.000       6.734 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       7.649         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       7.649 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         0.895       8.544         ntclkbufg_3      
 CLMA_274_24/CLK                                                           r       U_MFCC_VQ/VQ_identifys1/VQ/distance_16/distance7/square[2]/opit_0_A2Q21/CLK
 clock pessimism                                         0.017       8.561                          
 clock uncertainty                                      -0.150       8.411                          

 Recovery time                                          -0.476       7.935                          

 Data required time                                                  7.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.935                          
 Data arrival time                                                   8.263                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][136]/opit_0_inv_L5Q_perm/RS
Path Group  : hdmi_tx_pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.857
  Launch Clock Delay      :  1.810
  Clock Pessimism Removal :  -0.017

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       0.915         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       0.915 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         0.895       1.810         ntclkbufg_3      
 CLMA_174_148/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_174_148/Q2                   tco                   0.183       1.993 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=4126)     0.416       2.409         u_CORES/u_debug_core_0/resetn
 CLMS_158_169/RSCO                 td                    0.092       2.501 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single[189]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.501         ntR1782          
 CLMS_158_209/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[0][136]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.501         Logic Levels: 1  
                                                                                   Logic: 0.275ns(39.797%), Route: 0.416ns(60.203%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.932         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       0.932 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         0.925       1.857         ntclkbufg_3      
 CLMS_158_209/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][136]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.017       1.840                          
 clock uncertainty                                       0.000       1.840                          

 Removal time                                            0.000       1.840                          

 Data required time                                                  1.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.840                          
 Data arrival time                                                   2.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.661                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][241]/opit_0_inv_L5Q_perm/RS
Path Group  : hdmi_tx_pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.857
  Launch Clock Delay      :  1.810
  Clock Pessimism Removal :  -0.017

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       0.915         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       0.915 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         0.895       1.810         ntclkbufg_3      
 CLMA_174_148/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_174_148/Q2                   tco                   0.183       1.993 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=4126)     0.416       2.409         u_CORES/u_debug_core_0/resetn
 CLMS_158_169/RSCO                 td                    0.092       2.501 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single[189]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.501         ntR1782          
 CLMS_158_209/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[0][241]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.501         Logic Levels: 1  
                                                                                   Logic: 0.275ns(39.797%), Route: 0.416ns(60.203%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.932         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       0.932 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         0.925       1.857         ntclkbufg_3      
 CLMS_158_209/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][241]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.017       1.840                          
 clock uncertainty                                       0.000       1.840                          

 Removal time                                            0.000       1.840                          

 Data required time                                                  1.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.840                          
 Data arrival time                                                   2.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.661                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][303]/opit_0_inv_L5Q_perm/RS
Path Group  : hdmi_tx_pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.857
  Launch Clock Delay      :  1.810
  Clock Pessimism Removal :  -0.017

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       0.915         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       0.915 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         0.895       1.810         ntclkbufg_3      
 CLMA_174_148/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_174_148/Q2                   tco                   0.183       1.993 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=4126)     0.416       2.409         u_CORES/u_debug_core_0/resetn
 CLMS_158_169/RSCO                 td                    0.092       2.501 f       u_CORES/u_debug_core_0/G_M_1.u1_trig_unit/match_single[189]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.501         ntR1782          
 CLMS_158_209/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[3][303]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.501         Logic Levels: 1  
                                                                                   Logic: 0.275ns(39.797%), Route: 0.416ns(60.203%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       0.932         nt_hdmi_tx_pix_clk
 USCM_84_112/CLK_USCM              td                    0.000       0.932 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=19373)
                                                         0.925       1.857         ntclkbufg_3      
 CLMS_158_209/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][303]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.017       1.840                          
 clock uncertainty                                       0.000       1.840                          

 Removal time                                            0.000       1.840                          

 Data required time                                                  1.840                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.840                          
 Data arrival time                                                   2.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.661                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/RS
Path Group  : es1_dsclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.405  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.791
  Launch Clock Delay      :  0.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1930000.000
                                                               1930000.000 r                        
 CLMA_58_40/Q0                                           0.000 1930000.000 r       ES8156_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.386 1930000.386         ES8156_reg_config/clock_i2c
 CLMS_70_33/CLK                                                            r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMS_70_33/Q0                     tco                   0.221 1930000.607 f       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=24)       0.670 1930001.277         es8156_init      
 CLMA_94_60/RS                                                             f       ES8156_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                             1930001.277         Logic Levels: 0  
                                                                                   Logic: 0.221ns(24.804%), Route: 0.670ns(75.196%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                     1930008.080
                                                               1930008.080 f                        
 W6                                                      0.000 1930008.080 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071 1930008.151         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784 1930008.935 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1930008.935         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066 1930009.001 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.952 1930010.953         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000 1930010.953 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.918 1930011.871         ntclkbufg_7      
 CLMA_94_60/CLK                                                            f       ES8156_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000 1930011.871                          
 clock uncertainty                                      -0.050 1930011.821                          

 Recovery time                                          -0.476 1930011.345                          

 Data required time                                            1930011.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1930011.345                          
 Data arrival time                                             1930001.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.068                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/RS
Path Group  : es1_dsclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.405  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.791
  Launch Clock Delay      :  0.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1930000.000
                                                               1930000.000 r                        
 CLMA_58_40/Q0                                           0.000 1930000.000 r       ES8156_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.386 1930000.386         ES8156_reg_config/clock_i2c
 CLMS_70_33/CLK                                                            r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMS_70_33/Q0                     tco                   0.221 1930000.607 f       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=24)       0.670 1930001.277         es8156_init      
 CLMA_90_60/RS                                                             f       ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                             1930001.277         Logic Levels: 0  
                                                                                   Logic: 0.221ns(24.804%), Route: 0.670ns(75.196%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                     1930008.080
                                                               1930008.080 f                        
 W6                                                      0.000 1930008.080 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071 1930008.151         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784 1930008.935 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1930008.935         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066 1930009.001 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.952 1930010.953         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000 1930010.953 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.918 1930011.871         ntclkbufg_7      
 CLMA_90_60/CLK                                                            f       ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000 1930011.871                          
 clock uncertainty                                      -0.050 1930011.821                          

 Recovery time                                          -0.476 1930011.345                          

 Data required time                                            1930011.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1930011.345                          
 Data arrival time                                             1930001.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.068                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/RS
Path Group  : es1_dsclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.405  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.791
  Launch Clock Delay      :  0.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1930000.000
                                                               1930000.000 r                        
 CLMA_58_40/Q0                                           0.000 1930000.000 r       ES8156_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.386 1930000.386         ES8156_reg_config/clock_i2c
 CLMS_70_33/CLK                                                            r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMS_70_33/Q0                     tco                   0.221 1930000.607 f       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=24)       0.670 1930001.277         es8156_init      
 CLMA_90_60/RS                                                             f       ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                             1930001.277         Logic Levels: 0  
                                                                                   Logic: 0.221ns(24.804%), Route: 0.670ns(75.196%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                     1930008.080
                                                               1930008.080 f                        
 W6                                                      0.000 1930008.080 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071 1930008.151         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784 1930008.935 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1930008.935         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066 1930009.001 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.952 1930010.953         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000 1930010.953 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.918 1930011.871         ntclkbufg_7      
 CLMA_90_60/CLK                                                            f       ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000 1930011.871                          
 clock uncertainty                                      -0.050 1930011.821                          

 Recovery time                                          -0.476 1930011.345                          

 Data required time                                            1930011.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1930011.345                          
 Data arrival time                                             1930001.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.068                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/ws_d[0]/opit_0_inv/RS
Path Group  : es1_dsclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.533  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.868
  Launch Clock Delay      :  0.335
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMA_58_40/Q0                                           0.000       0.000 r       ES8156_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.335       0.335         ES8156_reg_config/clock_i2c
 CLMS_70_33/CLK                                                            r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMS_70_33/Q0                     tco                   0.182       0.517 r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=24)       0.282       0.799         es8156_init      
 CLMS_62_41/RS                                                             r       ES8156_i2s_tx/ws_d[0]/opit_0_inv/RS

 Data arrival time                                                   0.799         Logic Levels: 0  
                                                                                   Logic: 0.182ns(39.224%), Route: 0.282ns(60.776%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.861       0.932 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.911       2.939         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000       2.939 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.929       3.868         ntclkbufg_7      
 CLMS_62_41/CLK                                                            r       ES8156_i2s_tx/ws_d[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.868                          
 clock uncertainty                                       0.050       3.918                          

 Removal time                                           -0.187       3.731                          

 Data required time                                                  3.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.731                          
 Data arrival time                                                   0.799                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.932                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/ws_d[1]/opit_0_inv/RS
Path Group  : es1_dsclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.533  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.868
  Launch Clock Delay      :  0.335
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMA_58_40/Q0                                           0.000       0.000 r       ES8156_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.335       0.335         ES8156_reg_config/clock_i2c
 CLMS_70_33/CLK                                                            r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMS_70_33/Q0                     tco                   0.182       0.517 r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=24)       0.282       0.799         es8156_init      
 CLMS_62_41/RS                                                             r       ES8156_i2s_tx/ws_d[1]/opit_0_inv/RS

 Data arrival time                                                   0.799         Logic Levels: 0  
                                                                                   Logic: 0.182ns(39.224%), Route: 0.282ns(60.776%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.861       0.932 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.911       2.939         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000       2.939 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.929       3.868         ntclkbufg_7      
 CLMS_62_41/CLK                                                            r       ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.868                          
 clock uncertainty                                       0.050       3.918                          

 Removal time                                           -0.187       3.731                          

 Data required time                                                  3.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.731                          
 Data arrival time                                                   0.799                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.932                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/RS
Path Group  : es1_dsclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.810  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.145
  Launch Clock Delay      :  0.335
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                       70000.000   70000.000 r                        
 CLMA_58_40/Q0                                           0.000   70000.000 r       ES8156_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.335   70000.335         ES8156_reg_config/clock_i2c
 CLMS_70_33/CLK                                                            r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMS_70_33/Q0                     tco                   0.182   70000.517 r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=24)       0.290   70000.807         es8156_init      
 CLMA_66_48/RS                                                             r       ES8156_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                               70000.807         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.559%), Route: 0.290ns(61.441%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                      69986.800   69986.800 f                        
 W6                                                      0.000   69986.800 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071   69986.871         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.918   69987.789 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   69987.789         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097   69987.886 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.097   69989.983         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000   69989.983 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.962   69990.945         ntclkbufg_7      
 CLMA_66_48/CLK                                                            f       ES8156_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000   69990.945                          
 clock uncertainty                                       0.050   69990.995                          

 Removal time                                           -0.187   69990.808                          

 Data required time                                              69990.808                          
----------------------------------------------------------------------------------------------------
 Data required time                                              69990.808                          
 Data arrival time                                               70000.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.999                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[11]/opit_0_inv_L5Q_perm/RS
Path Group  : dac2_es1_dsclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  0.403
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1930000.000
                                                               1930000.000 r                        
 CLMS_66_29/Q1                                           0.000 1930000.000 r       ES8156_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.403 1930000.403         ES8156_reg_config2/clock_i2c
 CLMA_78_40/CLK                                                            r       ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMA_78_40/Q2                     tco                   0.223 1930000.626 f       ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=19)       0.403 1930001.029         es8156_init2     
 CLMS_66_57/RS                                                             f       ES8156_dac2_i2s_tx/sr[11]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                             1930001.029         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.623%), Route: 0.403ns(64.377%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                    1930008.080
                                                               1930008.080 f                        
 U9                                                      0.000 1930008.080 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047 1930008.127         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    0.784 1930008.911 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1930008.911         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.066 1930008.977 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.594 1930010.571         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000 1930010.571 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.938 1930011.509         ntclkbufg_8      
 CLMS_66_57/CLK                                                            f       ES8156_dac2_i2s_tx/sr[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000 1930011.509                          
 clock uncertainty                                      -0.050 1930011.459                          

 Recovery time                                          -0.476 1930010.983                          

 Data required time                                            1930010.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1930010.983                          
 Data arrival time                                             1930001.029                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.954                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/RS
Path Group  : dac2_es1_dsclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.437
  Launch Clock Delay      :  0.403
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1930000.000
                                                               1930000.000 r                        
 CLMS_66_29/Q1                                           0.000 1930000.000 r       ES8156_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.403 1930000.403         ES8156_reg_config2/clock_i2c
 CLMA_78_40/CLK                                                            r       ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMA_78_40/Q2                     tco                   0.223 1930000.626 f       ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=19)       0.399 1930001.025         es8156_init2     
 CLMS_70_57/RS                                                             f       ES8156_dac2_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                             1930001.025         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.852%), Route: 0.399ns(64.148%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                    1930008.080
                                                               1930008.080 f                        
 U9                                                      0.000 1930008.080 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047 1930008.127         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    0.784 1930008.911 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1930008.911         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.066 1930008.977 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.594 1930010.571         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000 1930010.571 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.946 1930011.517         ntclkbufg_8      
 CLMS_70_57/CLK                                                            f       ES8156_dac2_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000 1930011.517                          
 clock uncertainty                                      -0.050 1930011.467                          

 Recovery time                                          -0.476 1930010.991                          

 Data required time                                            1930010.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1930010.991                          
 Data arrival time                                             1930001.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.966                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/RS
Path Group  : dac2_es1_dsclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.428
  Launch Clock Delay      :  0.403
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1930000.000
                                                               1930000.000 r                        
 CLMS_66_29/Q1                                           0.000 1930000.000 r       ES8156_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.403 1930000.403         ES8156_reg_config2/clock_i2c
 CLMA_78_40/CLK                                                            r       ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMA_78_40/Q2                     tco                   0.223 1930000.626 f       ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=19)       0.350 1930000.976         es8156_init2     
 CLMA_70_48/RS                                                             f       ES8156_dac2_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                             1930000.976         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.918%), Route: 0.350ns(61.082%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                    1930008.080
                                                               1930008.080 f                        
 U9                                                      0.000 1930008.080 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047 1930008.127         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    0.784 1930008.911 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000 1930008.911         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.066 1930008.977 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.594 1930010.571         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000 1930010.571 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.937 1930011.508         ntclkbufg_8      
 CLMA_70_48/CLK                                                            f       ES8156_dac2_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000 1930011.508                          
 clock uncertainty                                      -0.050 1930011.458                          

 Recovery time                                          -0.476 1930010.982                          

 Data required time                                            1930010.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1930010.982                          
 Data arrival time                                             1930000.976                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.006                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_dac2_i2s_tx/ws_d[0]/opit_0_inv/RS
Path Group  : dac2_es1_dsclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.505
  Launch Clock Delay      :  0.339
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMS_66_29/Q1                                           0.000       0.000 r       ES8156_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.339       0.339         ES8156_reg_config2/clock_i2c
 CLMA_78_40/CLK                                                            r       ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMA_78_40/Q2                     tco                   0.180       0.519 f       ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=19)       0.243       0.762         es8156_init2     
 CLMS_74_49/RS                                                             f       ES8156_dac2_i2s_tx/ws_d[0]/opit_0_inv/RS

 Data arrival time                                                   0.762         Logic Levels: 0  
                                                                                   Logic: 0.180ns(42.553%), Route: 0.243ns(57.447%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 U9                                                      0.000       0.000 r       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047       0.047         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    0.861       0.908 r       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.908         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.096       1.004 r       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.549       2.553         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000       2.553 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.952       3.505         ntclkbufg_8      
 CLMS_74_49/CLK                                                            r       ES8156_dac2_i2s_tx/ws_d[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.505                          
 clock uncertainty                                       0.050       3.555                          

 Removal time                                           -0.181       3.374                          

 Data required time                                                  3.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.374                          
 Data arrival time                                                   0.762                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.612                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_dac2_i2s_tx/ws_d[1]/opit_0_inv/RS
Path Group  : dac2_es1_dsclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.505
  Launch Clock Delay      :  0.339
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMS_66_29/Q1                                           0.000       0.000 r       ES8156_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.339       0.339         ES8156_reg_config2/clock_i2c
 CLMA_78_40/CLK                                                            r       ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMA_78_40/Q2                     tco                   0.180       0.519 f       ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=19)       0.243       0.762         es8156_init2     
 CLMS_74_49/RS                                                             f       ES8156_dac2_i2s_tx/ws_d[1]/opit_0_inv/RS

 Data arrival time                                                   0.762         Logic Levels: 0  
                                                                                   Logic: 0.180ns(42.553%), Route: 0.243ns(57.447%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 U9                                                      0.000       0.000 r       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047       0.047         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    0.861       0.908 r       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.908         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.096       1.004 r       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.549       2.553         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000       2.553 r       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.952       3.505         ntclkbufg_8      
 CLMS_74_49/CLK                                                            r       ES8156_dac2_i2s_tx/ws_d[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.505                          
 clock uncertainty                                       0.050       3.555                          

 Removal time                                           -0.181       3.374                          

 Data required time                                                  3.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.374                          
 Data arrival time                                                   0.762                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.612                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES8156_dac2_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/RS
Path Group  : dac2_es1_dsclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.409  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.748
  Launch Clock Delay      :  0.339
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                       70000.000   70000.000 r                        
 CLMS_66_29/Q1                                           0.000   70000.000 r       ES8156_reg_config2/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.339   70000.339         ES8156_reg_config2/clock_i2c
 CLMA_78_40/CLK                                                            r       ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMA_78_40/Q2                     tco                   0.183   70000.522 r       ES8156_reg_config2/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=19)       0.301   70000.823         es8156_init2     
 CLMS_70_57/RSCO                   td                    0.092   70000.915 f       ES8156_dac2_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000   70000.915         ntR785           
 CLMS_70_61/RSCI                                                           f       ES8156_dac2_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                               70000.915         Logic Levels: 1  
                                                                                   Logic: 0.275ns(47.743%), Route: 0.301ns(52.257%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                     69986.800   69986.800 f                        
 U9                                                      0.000   69986.800 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.047   69986.847         dac2_es1_dsclk   
 IOBD_93_0/DIN                     td                    0.918   69987.765 f       dac2_es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   69987.765         dac2_es1_dsclk_ibuf/ntD
 IOL_95_6/RX_DATA_DD               td                    0.097   69987.862 f       dac2_es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.703   69989.565         nt_dac2_es1_dsclk
 USCM_84_116/CLK_USCM              td                    0.000   69989.565 f       clkbufg_11/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.983   69990.548         ntclkbufg_8      
 CLMS_70_61/CLK                                                            f       ES8156_dac2_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000   69990.548                          
 clock uncertainty                                       0.050   69990.598                          

 Removal time                                            0.000   69990.598                          

 Data required time                                              69990.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                              69990.598                          
 Data arrival time                                               70000.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.317                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : i2s_loop/ldata[3]/opit_0/RS
Path Group  : es0_dsclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    2.788  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  0.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      2110000.000
                                                               2110000.000 r                        
 CLMA_58_40/Q0                                           0.000 2110000.000 r       ES8156_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.386 2110000.386         ES8156_reg_config/clock_i2c
 CLMS_70_33/CLK                                                            r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMS_70_33/Q0                     tco                   0.221 2110000.607 f       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=24)       0.297 2110000.904         es8156_init      
 CLMS_70_45/Y3                     td                    0.243 2110001.147 f       i2s_loop/N0/gateop_perm/Z
                                   net (fanout=29)       0.635 2110001.782         i2s_loop/N0      
 CLMA_90_68/RS                                                             f       i2s_loop/ldata[3]/opit_0/RS

 Data arrival time                                             2110001.782         Logic Levels: 1  
                                                                                   Logic: 0.464ns(33.238%), Route: 0.932ns(66.762%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                      2110020.640
                                                               2110020.640 r                        
 Y11                                                     0.000 2110020.640 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078 2110020.718         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735 2110021.453 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000 2110021.453         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038 2110021.491 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428 2110022.919         _N103            
 USCM_84_111/CLK_USCM              td                    0.000 2110022.919 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.895 2110023.814         ntclkbufg_5      
 CLMA_90_68/CLK                                                            r       i2s_loop/ldata[3]/opit_0/CLK
 clock pessimism                                         0.000 2110023.814                          
 clock uncertainty                                      -0.050 2110023.764                          

 Recovery time                                          -0.476 2110023.288                          

 Data required time                                            2110023.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                            2110023.288                          
 Data arrival time                                             2110001.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.506                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : i2s_loop/rdata[0]/opit_0/RS
Path Group  : es0_dsclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    2.827  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.213
  Launch Clock Delay      :  0.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      2110000.000
                                                               2110000.000 r                        
 CLMA_58_40/Q0                                           0.000 2110000.000 r       ES8156_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.386 2110000.386         ES8156_reg_config/clock_i2c
 CLMS_70_33/CLK                                                            r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMS_70_33/Q0                     tco                   0.221 2110000.607 f       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=24)       0.297 2110000.904         es8156_init      
 CLMS_70_45/Y3                     td                    0.243 2110001.147 f       i2s_loop/N0/gateop_perm/Z
                                   net (fanout=29)       0.487 2110001.634         i2s_loop/N0      
 CLMS_78_69/RS                                                             f       i2s_loop/rdata[0]/opit_0/RS

 Data arrival time                                             2110001.634         Logic Levels: 1  
                                                                                   Logic: 0.464ns(37.179%), Route: 0.784ns(62.821%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                      2110020.640
                                                               2110020.640 r                        
 Y11                                                     0.000 2110020.640 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078 2110020.718         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735 2110021.453 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000 2110021.453         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038 2110021.491 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428 2110022.919         _N103            
 USCM_84_111/CLK_USCM              td                    0.000 2110022.919 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.934 2110023.853         ntclkbufg_5      
 CLMS_78_69/CLK                                                            r       i2s_loop/rdata[0]/opit_0/CLK
 clock pessimism                                         0.000 2110023.853                          
 clock uncertainty                                      -0.050 2110023.803                          

 Recovery time                                          -0.476 2110023.327                          

 Data required time                                            2110023.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                            2110023.327                          
 Data arrival time                                             2110001.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.693                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : i2s_loop/rdata[2]/opit_0/RS
Path Group  : es0_dsclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    2.827  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.213
  Launch Clock Delay      :  0.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      2110000.000
                                                               2110000.000 r                        
 CLMA_58_40/Q0                                           0.000 2110000.000 r       ES8156_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=33)       0.386 2110000.386         ES8156_reg_config/clock_i2c
 CLMS_70_33/CLK                                                            r       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMS_70_33/Q0                     tco                   0.221 2110000.607 f       ES8156_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=24)       0.297 2110000.904         es8156_init      
 CLMS_70_45/Y3                     td                    0.243 2110001.147 f       i2s_loop/N0/gateop_perm/Z
                                   net (fanout=29)       0.487 2110001.634         i2s_loop/N0      
 CLMS_78_69/RS                                                             f       i2s_loop/rdata[2]/opit_0/RS

 Data arrival time                                             2110001.634         Logic Levels: 1  
                                                                                   Logic: 0.464ns(37.179%), Route: 0.784ns(62.821%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                      2110020.640
                                                               2110020.640 r                        
 Y11                                                     0.000 2110020.640 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078 2110020.718         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735 2110021.453 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000 2110021.453         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038 2110021.491 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428 2110022.919         _N103            
 USCM_84_111/CLK_USCM              td                    0.000 2110022.919 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.934 2110023.853         ntclkbufg_5      
 CLMS_78_69/CLK                                                            r       i2s_loop/rdata[2]/opit_0/CLK
 clock pessimism                                         0.000 2110023.853                          
 clock uncertainty                                      -0.050 2110023.803                          

 Recovery time                                          -0.476 2110023.327                          

 Data required time                                            2110023.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                            2110023.327                          
 Data arrival time                                             2110001.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.693                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES7243_i2s_rx/data[5]/opit_0_inv/RS
Path Group  : es0_dsclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.413
  Launch Clock Delay      :  0.212
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMA_58_40/Q1                                           0.000       0.000 r       ES7243E_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.212       0.212         ES7243E_reg_config/clock_i2c
 CLMS_74_41/CLK                                                            r       ES7243E_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMS_74_41/Q0                     tco                   0.182       0.394 r       ES7243E_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=43)       0.218       0.612         es7243_init      
 CLMS_74_57/RS                                                             r       ES7243_i2s_rx/data[5]/opit_0_inv/RS

 Data arrival time                                                   0.612         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.500%), Route: 0.218ns(54.500%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.961       3.413         ntclkbufg_5      
 CLMS_74_57/CLK                                                            r       ES7243_i2s_rx/data[5]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.413                          
 clock uncertainty                                       0.050       3.463                          

 Removal time                                           -0.187       3.276                          

 Data required time                                                  3.276                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.276                          
 Data arrival time                                                   0.612                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.664                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES7243_i2s_rx/data[8]/opit_0_inv/RS
Path Group  : es0_dsclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.413
  Launch Clock Delay      :  0.212
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMA_58_40/Q1                                           0.000       0.000 r       ES7243E_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.212       0.212         ES7243E_reg_config/clock_i2c
 CLMS_74_41/CLK                                                            r       ES7243E_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMS_74_41/Q0                     tco                   0.182       0.394 r       ES7243E_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=43)       0.218       0.612         es7243_init      
 CLMS_74_57/RS                                                             r       ES7243_i2s_rx/data[8]/opit_0_inv/RS

 Data arrival time                                                   0.612         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.500%), Route: 0.218ns(54.500%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.961       3.413         ntclkbufg_5      
 CLMS_74_57/CLK                                                            r       ES7243_i2s_rx/data[8]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.413                          
 clock uncertainty                                       0.050       3.463                          

 Removal time                                           -0.187       3.276                          

 Data required time                                                  3.276                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.276                          
 Data arrival time                                                   0.612                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.664                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK
Endpoint    : ES7243_i2s_rx/data[9]/opit_0_inv/RS
Path Group  : es0_dsclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.413
  Launch Clock Delay      :  0.212
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
 CLMA_58_40/Q1                                           0.000       0.000 r       ES7243E_reg_config/clock_i2c/opit_0/Q
                                   net (fanout=19)       0.212       0.212         ES7243E_reg_config/clock_i2c
 CLMS_74_41/CLK                                                            r       ES7243E_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/CLK

 CLMS_74_41/Q0                     tco                   0.182       0.394 r       ES7243E_reg_config/reg_conf_done_reg/opit_0_L5Q_perm/Q
                                   net (fanout=43)       0.218       0.612         es7243_init      
 CLMS_74_57/RS                                                             r       ES7243_i2s_rx/data[9]/opit_0_inv/RS

 Data arrival time                                                   0.612         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.500%), Route: 0.218ns(54.500%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N103            
 USCM_84_111/CLK_USCM              td                    0.000       2.452 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.961       3.413         ntclkbufg_5      
 CLMS_74_57/CLK                                                            r       ES7243_i2s_rx/data[9]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.413                          
 clock uncertainty                                       0.050       3.463                          

 Removal time                                           -0.187       3.276                          

 Data required time                                                  3.276                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.276                          
 Data arrival time                                                   0.612                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.664                          
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : hdmi_tx_pix_clk (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P20                                                     0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.918       0.992 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.992         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.057       1.049 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.434       2.483         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       2.483 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.148       3.631         ntclkbufg_0      
 PLL_158_303/CLK_OUT0              td                    0.081       3.712 f       u_pll_hdmi/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.922       4.634         nt_hdmi_tx_pix_clk
 USCM_84_154/CLK_USCM              td                    0.000       4.634 f       USCMROUTE_0/CLKOUT
                                   net (fanout=1)        1.068       5.702         ntR4958          
 IOL_327_201/DO                    td                    0.106       5.808 f       hdmi_tx_pix_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.808         hdmi_tx_pix_clk_obuf/ntO
 IOBS_LR_328_200/PAD               td                    3.150       8.958 f       hdmi_tx_pix_clk_obuf/opit_0/O
                                   net (fanout=1)        0.104       9.062         hdmi_tx_pix_clk  
 M22                                                                       f       hdmi_tx_pix_clk (port)

 Data arrival time                                                   9.062         Logic Levels: 7  
                                                                                   Logic: 4.312ns(47.583%), Route: 4.750ns(52.417%)
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : es1_sdout (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                          0.000       0.000 f                        
 W6                                                      0.000       0.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.918       0.989 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.989         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097       1.086 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.097       3.183         nt_es1_dsclk     
 USCM_84_115/CLK_USCM              td                    0.000       3.183 f       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.981       4.164         ntclkbufg_7      
 CLMS_78_45/CLK                                                            f       ES8156_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/CLK

 CLMS_78_45/Q2                     tco                   0.223       4.387 f       ES8156_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.909       5.296         nt_es1_sdout     
 IOL_35_5/DO                       td                    0.106       5.402 f       es1_sdout_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.402         es1_sdout_obuf/ntO
 IOBS_TB_32_0/PAD                  td                    3.238       8.640 f       es1_sdout_obuf/opit_0/O
                                   net (fanout=1)        0.093       8.733         es1_sdout        
 AB5                                                                       f       es1_sdout (port) 

 Data arrival time                                                   8.733         Logic Levels: 2  
                                                                                   Logic: 3.567ns(78.070%), Route: 1.002ns(21.930%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : es1_mclk (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P20                                                     0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.918       0.992 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.992         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.057       1.049 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.434       2.483         _N69             
 USCM_84_108/CLK_USCM              td                    0.000       2.483 f       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=383)      1.045       3.528         ntclkbufg_0      
 PLL_158_179/CLK_OUT0              td                    0.081       3.609 f       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.608       4.217         nt_es1_mclk      
 USCM_84_118/CLK_USCM              td                    0.000       4.217 f       USCMROUTE_1/CLKOUT
                                   net (fanout=4)        1.105       5.322         ntR4959          
 IOL_39_5/DO                       td                    0.106       5.428 f       es1_mclk_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.428         es1_mclk_obuf/ntO
 IOBS_TB_36_0/PAD                  td                    3.238       8.666 f       es1_mclk_obuf/opit_0/O
                                   net (fanout=1)        0.053       8.719         es1_mclk         
 Y6                                                                        f       es1_mclk (port)  

 Data arrival time                                                   8.719         Logic Levels: 7  
                                                                                   Logic: 4.400ns(50.465%), Route: 4.319ns(49.535%)
====================================================================================================

====================================================================================================

Startpoint  : key_on[6] (port)
Endpoint    : u_key_1/u_btn_deb/btn_deb_fix[6]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H20                                                     0.000       0.000 r       key_on[6] (port) 
                                   net (fanout=1)        0.079       0.079         key_on[6]        
 IOBS_LR_328_260/DIN               td                    0.735       0.814 r       key_on_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       0.814         key_on_ibuf[6]/ntD
 IOL_327_261/RX_DATA_DD            td                    0.066       0.880 r       key_on_ibuf[6]/opit_1/OUT
                                   net (fanout=3)        0.430       1.310         nt_key_on[6]     
 CLMA_314_296/M0                                                           r       u_key_1/u_btn_deb/btn_deb_fix[6]/opit_0_inv/D

 Data arrival time                                                   1.310         Logic Levels: 2  
                                                                                   Logic: 0.801ns(61.145%), Route: 0.509ns(38.855%)
====================================================================================================

====================================================================================================

Startpoint  : key_on[6] (port)
Endpoint    : u_key_1/u_btn_deb/btn_in_reg[6]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H20                                                     0.000       0.000 r       key_on[6] (port) 
                                   net (fanout=1)        0.079       0.079         key_on[6]        
 IOBS_LR_328_260/DIN               td                    0.735       0.814 r       key_on_ibuf[6]/opit_0/O
                                   net (fanout=1)        0.000       0.814         key_on_ibuf[6]/ntD
 IOL_327_261/RX_DATA_DD            td                    0.066       0.880 r       key_on_ibuf[6]/opit_1/OUT
                                   net (fanout=3)        0.430       1.310         nt_key_on[6]     
 CLMS_310_297/M2                                                           r       u_key_1/u_btn_deb/btn_in_reg[6]/opit_0/D

 Data arrival time                                                   1.310         Logic Levels: 2  
                                                                                   Logic: 0.801ns(61.145%), Route: 0.509ns(38.855%)
====================================================================================================

====================================================================================================

Startpoint  : key_on[5] (port)
Endpoint    : u_key_1/u_btn_deb/btn_in_reg[5]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J19                                                     0.000       0.000 r       key_on[5] (port) 
                                   net (fanout=1)        0.079       0.079         key_on[5]        
 IOBS_LR_328_261/DIN               td                    0.735       0.814 r       key_on_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.814         key_on_ibuf[5]/ntD
 IOL_327_262/RX_DATA_DD            td                    0.066       0.880 r       key_on_ibuf[5]/opit_1/OUT
                                   net (fanout=3)        0.432       1.312         nt_key_on[5]     
 CLMA_310_288/M3                                                           r       u_key_1/u_btn_deb/btn_in_reg[5]/opit_0/D

 Data arrival time                                                   1.312         Logic Levels: 2  
                                                                                   Logic: 0.801ns(61.052%), Route: 0.511ns(38.948%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_130_185/CLK        u_key_1/btn_deb_1d[1]/opit_0/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_130_185/CLK        u_key_1/btn_deb_1d[1]/opit_0/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_274_261/CLK        u_key_1/btn_deb_1d[4]/opit_0/CLK
====================================================================================================

{pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.282       2.000           0.718           High Pulse Width  DRM_82_356/CLKA[0]      u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 1.282       2.000           0.718           Low Pulse Width   DRM_82_356/CLKA[0]      u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 1.282       2.000           0.718           High Pulse Width  DRM_82_356/CLKB[0]      u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
====================================================================================================

{pclk_div2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.282       4.000           0.718           High Pulse Width  DRM_82_212/CLKA[1]      u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/iGopDrm_inv/CLKA
 3.282       4.000           0.718           Low Pulse Width   DRM_82_212/CLKA[1]      u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/iGopDrm_inv/CLKA
 3.282       4.000           0.718           High Pulse Width  DRM_82_212/CLKB[1]      u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/iGopDrm_inv/CLKB
====================================================================================================

{hdmi_tx_pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.847       3.367           1.520           High Pulse Width  CLMS_266_341/CLK        U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 1.847       3.367           1.520           Low Pulse Width   CLMS_266_341/CLK        U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 1.847       3.367           1.520           High Pulse Width  CLMS_266_349/CLK        U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d/WCLK
====================================================================================================

{clk_12M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 40.194      40.690          0.496           High Pulse Width  CLMS_50_41/CLK          ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/CLK
 40.194      40.690          0.496           Low Pulse Width   CLMS_50_41/CLK          ES7243E_reg_config/clock_cnt[0]/opit_0_L5Q_perm/CLK
 40.194      40.690          0.496           High Pulse Width  CLMS_50_41/CLK          ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{clock_i2c} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4999.282    5000.000        0.718           Low Pulse Width   DRM_54_24/CLKA[0]       ES7243E_reg_config/reg_data/iGopDrm/CLKA
 4999.282    5000.000        0.718           High Pulse Width  DRM_54_24/CLKA[0]       ES7243E_reg_config/reg_data/iGopDrm/CLKA
 4999.282    5000.000        0.718           Low Pulse Width   DRM_54_24/CLKA[1]       ES7243E_reg_config2/reg_data/iGopDrm/CLKA
====================================================================================================

{es1_dsclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 325.024     325.520         0.496           High Pulse Width  CLMS_78_45/CLK          ES8156_i2s_tx/sr[1]/opit_0_inv_L5Q_perm/CLK
 325.024     325.520         0.496           Low Pulse Width   CLMS_78_45/CLK          ES8156_i2s_tx/sr[1]/opit_0_inv_L5Q_perm/CLK
 325.024     325.520         0.496           High Pulse Width  CLMS_78_45/CLK          ES8156_i2s_tx/sr[2]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{dac2_es1_dsclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 325.024     325.520         0.496           High Pulse Width  CLMS_70_57/CLK          ES8156_dac2_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/CLK
 325.024     325.520         0.496           Low Pulse Width   CLMS_70_57/CLK          ES8156_dac2_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/CLK
 325.024     325.520         0.496           High Pulse Width  CLMS_78_53/CLK          ES8156_dac2_i2s_tx/sr[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{es0_dsclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 324.802     325.520         0.718           Low Pulse Width   DRM_82_68/CLKA[0]       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 324.802     325.520         0.718           High Pulse Width  DRM_82_68/CLKA[0]       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 324.802     325.520         0.718           Low Pulse Width   DRM_82_44/CLKA[0]       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_142_316/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_142_316/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_54_272/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           High Pulse Width  CLMS_50_233/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_50_233/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_50_233/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------+
| Type       | File Name                                            
+--------------------------------------------------------------------+
| Input      | D:/PDS_FPGA/Audio_test/place_route/TOP_pnr.adf       
| Output     | D:/PDS_FPGA/Audio_test/report_timing/TOP_rtp.adf     
|            | D:/PDS_FPGA/Audio_test/report_timing/TOP.rtr         
|            | D:/PDS_FPGA/Audio_test/report_timing/rtr.db          
+--------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,861 MB
Total CPU time to report_timing completion : 0h:0m:32s
Process Total CPU time to report_timing completion : 0h:0m:37s
Total real time to report_timing completion : 0h:0m:37s
