   1               		.file	"xmem.c"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__tmp_reg__ = 0
   6               	__zero_reg__ = 1
   7               		.text
   8               	.Ltext0:
   9               		.cfi_sections	.debug_frame
  10               		.file 0 "/home/files/osdev/platform/avr" "xmem/xmem.c"
  12               	_xmem_deselect:
  13               	.LVL0:
  14               	.LFB10:
  15               		.file 1 "xmem/xmem.c"
   1:xmem/xmem.c   **** /**
   2:xmem/xmem.c   ****  * @file    xmem.c
   3:xmem/xmem.c   ****  * @author  Tim Gabrikowski, Anton Tchekov
   4:xmem/xmem.c   ****  * @version 0.1
   5:xmem/xmem.c   ****  * @date    01.05.2023
   6:xmem/xmem.c   ****  */
   7:xmem/xmem.c   **** 
   8:xmem/xmem.c   **** #include <xmem.h>
   9:xmem/xmem.c   **** #include <spi.h>
  10:xmem/xmem.c   **** #include <logger.h>
  11:xmem/xmem.c   **** #include <avr/io.h>
  12:xmem/xmem.c   **** #include <avr/pgmspace.h>
  13:xmem/xmem.c   **** #include <stdlib.h>
  14:xmem/xmem.c   **** 
  15:xmem/xmem.c   **** #define XMEM_CS_DIR            DDRB
  16:xmem/xmem.c   **** #define XMEM_CS_OUT            PORTB
  17:xmem/xmem.c   **** #define XMEM_CS_0             0
  18:xmem/xmem.c   **** #define XMEM_CS_1             1
  19:xmem/xmem.c   **** #define XMEM_CS_2             2
  20:xmem/xmem.c   **** 
  21:xmem/xmem.c   **** #define BANK_COUNT            3
  22:xmem/xmem.c   **** #define BANK_SIZE_POT        17
  23:xmem/xmem.c   **** #define BANK_SIZE              0x20000UL
  24:xmem/xmem.c   **** #define OUTPUT_INTERVAL        0x2000UL
  25:xmem/xmem.c   **** #define DUMMY                  0xFF
  26:xmem/xmem.c   **** #define SEED                 42
  27:xmem/xmem.c   **** 
  28:xmem/xmem.c   **** /** Write block command */
  29:xmem/xmem.c   **** #define SRAM_COMMAND_WRITE    2
  30:xmem/xmem.c   **** 
  31:xmem/xmem.c   **** /** Read block command */
  32:xmem/xmem.c   **** #define SRAM_COMMAND_READ     3
  33:xmem/xmem.c   **** 
  34:xmem/xmem.c   **** /* --- PRIVATE --- */
  35:xmem/xmem.c   **** static void _xmem_select(u8 bank)
  36:xmem/xmem.c   **** {
  37:xmem/xmem.c   **** 	XMEM_CS_OUT &= ~(1 << bank);
  38:xmem/xmem.c   **** }
  39:xmem/xmem.c   **** 
  40:xmem/xmem.c   **** static void _configure_cs(void)
  41:xmem/xmem.c   **** {
  42:xmem/xmem.c   **** 	/* Chip select pins output */
  43:xmem/xmem.c   **** 	XMEM_CS_DIR |= (1 << XMEM_CS_0) | (1 << XMEM_CS_1) | (1 << XMEM_CS_2);
  44:xmem/xmem.c   **** }
  45:xmem/xmem.c   **** 
  46:xmem/xmem.c   **** static inline void _xmem_deselect_all(void)
  47:xmem/xmem.c   **** {
  48:xmem/xmem.c   **** 	XMEM_CS_OUT |= (1 << XMEM_CS_0) | (1 << XMEM_CS_1) | (1 << XMEM_CS_2);
  49:xmem/xmem.c   **** }
  50:xmem/xmem.c   **** 
  51:xmem/xmem.c   **** static inline void _xmem_deselect(u8 bank)
  52:xmem/xmem.c   **** {
  16               		.loc 1 52 1 view -0
  17               		.cfi_startproc
  18               	/* prologue: function */
  19               	/* frame size = 0 */
  20               	/* stack size = 0 */
  21               	.L__stack_usage = 0
  53:xmem/xmem.c   **** 	XMEM_CS_OUT |= (1 << bank);
  22               		.loc 1 53 2 view .LVU1
  23 0000 95B1      		in r25,0x5
  24               		.loc 1 53 20 is_stmt 0 view .LVU2
  25 0002 21E0      		ldi r18,lo8(1)
  26 0004 30E0      		ldi r19,0
  27 0006 00C0      		rjmp 2f
  28               		1:
  29 0008 220F      		lsl r18
  30               		2:
  31 000a 8A95      		dec r24
  32 000c 02F4      		brpl 1b
  33               		.loc 1 53 14 view .LVU3
  34 000e 922B      		or r25,r18
  35 0010 95B9      		out 0x5,r25
  36               	/* epilogue start */
  54:xmem/xmem.c   **** }
  37               		.loc 1 54 1 view .LVU4
  38 0012 0895      		ret
  39               		.cfi_endproc
  40               	.LFE10:
  43               	_xmem_overlap:
  44               	.LVL1:
  45               	.LFB18:
  55:xmem/xmem.c   **** 
  56:xmem/xmem.c   **** static void _xmem_start(u8 bank, u8 command, u32 addr)
  57:xmem/xmem.c   **** {
  58:xmem/xmem.c   **** 	_xmem_select(bank);
  59:xmem/xmem.c   **** 	spi_xchg(command);
  60:xmem/xmem.c   **** 	spi_xchg(addr >> 16);
  61:xmem/xmem.c   **** 	spi_xchg(addr >> 8);
  62:xmem/xmem.c   **** 	spi_xchg(addr);
  63:xmem/xmem.c   **** }
  64:xmem/xmem.c   **** 
  65:xmem/xmem.c   **** static void _memtest(void)
  66:xmem/xmem.c   **** {
  67:xmem/xmem.c   **** 	u8 bank, w, v;
  68:xmem/xmem.c   **** 	u32 i;
  69:xmem/xmem.c   **** 
  70:xmem/xmem.c   **** 	/* Run checkerboard memory test */
  71:xmem/xmem.c   **** 	log_boot_P(PSTR("Starting complete memory test"));
  72:xmem/xmem.c   **** 
  73:xmem/xmem.c   **** 	spi_fast();
  74:xmem/xmem.c   **** 	for(bank = 0; bank < BANK_COUNT; ++bank)
  75:xmem/xmem.c   **** 	{
  76:xmem/xmem.c   **** 		log_boot_P(PSTR("Testing memory bank [%02d]"), bank + 1);
  77:xmem/xmem.c   **** 
  78:xmem/xmem.c   **** 		/* Write */
  79:xmem/xmem.c   **** 		log_boot_P(PSTR("Writing pattern"));
  80:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_WRITE, 0);
  81:xmem/xmem.c   **** 		/* srand(SEED); */
  82:xmem/xmem.c   **** 		v = 0xAA;
  83:xmem/xmem.c   **** 		for(i = 0; ; ++i)
  84:xmem/xmem.c   **** 		{
  85:xmem/xmem.c   **** 			v = ~v; /* rand(); */
  86:xmem/xmem.c   **** 			if(i % OUTPUT_INTERVAL == 0)
  87:xmem/xmem.c   **** 			{
  88:xmem/xmem.c   **** 				log_boot_P(PSTR("0x%06lX"), i);
  89:xmem/xmem.c   **** 			}
  90:xmem/xmem.c   **** 
  91:xmem/xmem.c   **** 			if(i >= BANK_SIZE)
  92:xmem/xmem.c   **** 			{
  93:xmem/xmem.c   **** 				break;
  94:xmem/xmem.c   **** 			}
  95:xmem/xmem.c   **** 
  96:xmem/xmem.c   **** 			spi_xchg(v);
  97:xmem/xmem.c   **** 		}
  98:xmem/xmem.c   **** 
  99:xmem/xmem.c   **** 		_xmem_deselect(bank);
 100:xmem/xmem.c   **** 
 101:xmem/xmem.c   **** 		/* Read */
 102:xmem/xmem.c   **** 		log_boot_P(PSTR("Verifying pattern"));
 103:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_READ, 0);
 104:xmem/xmem.c   **** 		/* srand(SEED); */
 105:xmem/xmem.c   **** 		v = 0xAA;
 106:xmem/xmem.c   **** 		for(i = 0; ; ++i)
 107:xmem/xmem.c   **** 		{
 108:xmem/xmem.c   **** 			v = ~v; /* rand(); */
 109:xmem/xmem.c   **** 			if(i % OUTPUT_INTERVAL == 0)
 110:xmem/xmem.c   **** 			{
 111:xmem/xmem.c   **** 				log_boot_P(PSTR("0x%06lX"), i);
 112:xmem/xmem.c   **** 			}
 113:xmem/xmem.c   **** 
 114:xmem/xmem.c   **** 			if(i >= BANK_SIZE)
 115:xmem/xmem.c   **** 			{
 116:xmem/xmem.c   **** 				break;
 117:xmem/xmem.c   **** 			}
 118:xmem/xmem.c   **** 
 119:xmem/xmem.c   **** 			w = spi_xchg(DUMMY);
 120:xmem/xmem.c   **** 			if(w != v)
 121:xmem/xmem.c   **** 			{
 122:xmem/xmem.c   **** 				_xmem_deselect(bank);
 123:xmem/xmem.c   **** 				panic(PSTR(
 124:xmem/xmem.c   **** 					"Memory test failed at address 0x%06lX "
 125:xmem/xmem.c   **** 					"[0x%02X != 0x%02X]"),
 126:xmem/xmem.c   **** 					i, w, v);
 127:xmem/xmem.c   **** 			}
 128:xmem/xmem.c   **** 		}
 129:xmem/xmem.c   **** 
 130:xmem/xmem.c   **** 		_xmem_deselect(bank);
 131:xmem/xmem.c   **** 	}
 132:xmem/xmem.c   **** }
 133:xmem/xmem.c   **** 
 134:xmem/xmem.c   **** static void _xmem_read(u8 bank, u16 addr, void *data, u16 size)
 135:xmem/xmem.c   **** {
 136:xmem/xmem.c   **** 	u16 i;
 137:xmem/xmem.c   **** 	u8 *data8 = data;
 138:xmem/xmem.c   **** 	_xmem_start(bank, SRAM_COMMAND_READ, addr);
 139:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 140:xmem/xmem.c   **** 	{
 141:xmem/xmem.c   **** 		data8[i] = spi_xchg(DUMMY);
 142:xmem/xmem.c   **** 	}
 143:xmem/xmem.c   **** 
 144:xmem/xmem.c   **** 	_xmem_deselect(bank);
 145:xmem/xmem.c   **** }
 146:xmem/xmem.c   **** 
 147:xmem/xmem.c   **** static void _xmem_write(u8 bank, u16 addr, const void *data, u16 size)
 148:xmem/xmem.c   **** {
 149:xmem/xmem.c   **** 	u16 i;
 150:xmem/xmem.c   **** 	const u8 *data8 = data;
 151:xmem/xmem.c   **** 	_xmem_start(bank, SRAM_COMMAND_WRITE, addr);
 152:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 153:xmem/xmem.c   **** 	{
 154:xmem/xmem.c   **** 		spi_xchg(data8[i]);
 155:xmem/xmem.c   **** 	}
 156:xmem/xmem.c   **** 
 157:xmem/xmem.c   **** 	_xmem_deselect(bank);
 158:xmem/xmem.c   **** }
 159:xmem/xmem.c   **** 
 160:xmem/xmem.c   **** static void _xmem_set(u8 bank, u16 addr, u8 value, u16 size)
 161:xmem/xmem.c   **** {
 162:xmem/xmem.c   **** 	u16 i;
 163:xmem/xmem.c   **** 	_xmem_start(bank, SRAM_COMMAND_WRITE, addr);
 164:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 165:xmem/xmem.c   **** 	{
 166:xmem/xmem.c   **** 		spi_xchg(value);
 167:xmem/xmem.c   **** 	}
 168:xmem/xmem.c   **** 
 169:xmem/xmem.c   **** 	_xmem_deselect(bank);
 170:xmem/xmem.c   **** }
 171:xmem/xmem.c   **** 
 172:xmem/xmem.c   **** static u8 _addr_to_bank(u32 addr)
 173:xmem/xmem.c   **** {
 174:xmem/xmem.c   **** 	return addr >> BANK_SIZE_POT;
 175:xmem/xmem.c   **** }
 176:xmem/xmem.c   **** 
 177:xmem/xmem.c   **** static u32 _addr_bank_offset(u32 addr)
 178:xmem/xmem.c   **** {
 179:xmem/xmem.c   **** 	return addr & (BANK_SIZE - 1);
 180:xmem/xmem.c   **** }
 181:xmem/xmem.c   **** 
 182:xmem/xmem.c   **** typedef struct
 183:xmem/xmem.c   **** {
 184:xmem/xmem.c   **** 	u8 BankFirst, BankSecond;
 185:xmem/xmem.c   **** 	u16 AddrFirst, SizeFirst, SizeSecond;
 186:xmem/xmem.c   **** } AddrHelper;
 187:xmem/xmem.c   **** 
 188:xmem/xmem.c   **** static void _xmem_overlap(u32 addr, u16 size, AddrHelper *h)
 189:xmem/xmem.c   **** {
  46               		.loc 1 189 1 is_stmt 1 view -0
  47               		.cfi_startproc
  48               		.loc 1 189 1 is_stmt 0 view .LVU6
  49 0014 CF92      		push r12
  50               		.cfi_def_cfa_offset 3
  51               		.cfi_offset 12, -2
  52 0016 DF92      		push r13
  53               		.cfi_def_cfa_offset 4
  54               		.cfi_offset 13, -3
  55 0018 EF92      		push r14
  56               		.cfi_def_cfa_offset 5
  57               		.cfi_offset 14, -4
  58 001a FF92      		push r15
  59               		.cfi_def_cfa_offset 6
  60               		.cfi_offset 15, -5
  61 001c 0F93      		push r16
  62               		.cfi_def_cfa_offset 7
  63               		.cfi_offset 16, -6
  64 001e 1F93      		push r17
  65               		.cfi_def_cfa_offset 8
  66               		.cfi_offset 17, -7
  67               	/* prologue: function */
  68               	/* frame size = 0 */
  69               	/* stack size = 6 */
  70               	.L__stack_usage = 6
  71 0020 6B01      		movw r12,r22
  72 0022 7C01      		movw r14,r24
  73 0024 BA01      		movw r22,r20
  74               	.LVL2:
  75               		.loc 1 189 1 view .LVU7
  76 0026 F901      		movw r30,r18
 190:xmem/xmem.c   **** 	u32 addr_end;
  77               		.loc 1 190 2 is_stmt 1 view .LVU8
 191:xmem/xmem.c   **** 
 192:xmem/xmem.c   **** 	h->AddrFirst = _addr_bank_offset(addr);
  78               		.loc 1 192 2 view .LVU9
  79               	.LVL3:
  80               	.LBB10:
  81               	.LBI10:
 177:xmem/xmem.c   **** {
  82               		.loc 1 177 12 view .LVU10
  83               	.LBB11:
 179:xmem/xmem.c   **** }
  84               		.loc 1 179 2 view .LVU11
 179:xmem/xmem.c   **** }
  85               		.loc 1 179 14 is_stmt 0 view .LVU12
  86 0028 D701      		movw r26,r14
  87 002a C601      		movw r24,r12
  88 002c A170      		andi r26,1
  89 002e BB27      		clr r27
  90               	.LBE11:
  91               	.LBE10:
  92               		.loc 1 192 15 view .LVU13
  93 0030 9383      		std Z+3,r25
  94 0032 8283      		std Z+2,r24
 193:xmem/xmem.c   **** 	addr_end = addr + size - 1;
  95               		.loc 1 193 2 is_stmt 1 view .LVU14
  96               		.loc 1 193 18 is_stmt 0 view .LVU15
  97 0034 CA01      		movw r24,r20
  98 0036 A0E0      		ldi r26,0
  99 0038 B0E0      		ldi r27,0
 100               		.loc 1 193 11 view .LVU16
 101 003a 0197      		sbiw r24,1
 102 003c A109      		sbc r26,__zero_reg__
 103 003e B109      		sbc r27,__zero_reg__
 104 0040 8C0D      		add r24,r12
 105 0042 9D1D      		adc r25,r13
 106 0044 AE1D      		adc r26,r14
 107 0046 BF1D      		adc r27,r15
 108               	.LVL4:
 194:xmem/xmem.c   **** 
 195:xmem/xmem.c   **** 	h->BankFirst = _addr_to_bank(addr);
 109               		.loc 1 195 2 is_stmt 1 view .LVU17
 110               	.LBB12:
 111               	.LBI12:
 172:xmem/xmem.c   **** {
 112               		.loc 1 172 11 view .LVU18
 113               	.LBB13:
 174:xmem/xmem.c   **** }
 114               		.loc 1 174 2 view .LVU19
 174:xmem/xmem.c   **** }
 115               		.loc 1 174 14 is_stmt 0 view .LVU20
 116 0048 21E1      		ldi r18,17
 117               		1:
 118 004a F694      		lsr r15
 119 004c E794      		ror r14
 120 004e D794      		ror r13
 121 0050 C794      		ror r12
 122 0052 2A95      		dec r18
 123 0054 01F4      		brne 1b
 124               	.LVL5:
 174:xmem/xmem.c   **** }
 125               		.loc 1 174 14 view .LVU21
 126               	.LBE13:
 127               	.LBE12:
 128               		.loc 1 195 15 view .LVU22
 129 0056 C082      		st Z,r12
 196:xmem/xmem.c   **** 	h->BankSecond = _addr_to_bank(addr_end);
 130               		.loc 1 196 2 is_stmt 1 view .LVU23
 131               	.LVL6:
 132               	.LBB14:
 133               	.LBI14:
 172:xmem/xmem.c   **** {
 134               		.loc 1 172 11 view .LVU24
 135               	.LBB15:
 174:xmem/xmem.c   **** }
 136               		.loc 1 174 2 view .LVU25
 174:xmem/xmem.c   **** }
 137               		.loc 1 174 14 is_stmt 0 view .LVU26
 138 0058 8C01      		movw r16,r24
 139 005a 9D01      		movw r18,r26
 140 005c 41E1      		ldi r20,17
 141               		1:
 142 005e 3695      		lsr r19
 143 0060 2795      		ror r18
 144 0062 1795      		ror r17
 145 0064 0795      		ror r16
 146 0066 4A95      		dec r20
 147 0068 01F4      		brne 1b
 148               	.LVL7:
 174:xmem/xmem.c   **** }
 149               		.loc 1 174 14 view .LVU27
 150               	.LBE15:
 151               	.LBE14:
 152               		.loc 1 196 16 view .LVU28
 153 006a 0183      		std Z+1,r16
 197:xmem/xmem.c   **** 	if(h->BankFirst == h->BankSecond)
 154               		.loc 1 197 2 is_stmt 1 view .LVU29
 155               		.loc 1 197 4 is_stmt 0 view .LVU30
 156 006c 0C15      		cp r16,r12
 157 006e 01F0      		breq .L3
 198:xmem/xmem.c   **** 	{
 199:xmem/xmem.c   **** 		h->SizeFirst = size;
 200:xmem/xmem.c   **** 	}
 201:xmem/xmem.c   **** 	else
 202:xmem/xmem.c   **** 	{
 203:xmem/xmem.c   **** 		h->SizeSecond = _addr_bank_offset(addr_end);
 158               		.loc 1 203 3 is_stmt 1 view .LVU31
 159               	.LVL8:
 160               	.LBB16:
 161               	.LBI16:
 177:xmem/xmem.c   **** {
 162               		.loc 1 177 12 view .LVU32
 163               	.LBB17:
 179:xmem/xmem.c   **** }
 164               		.loc 1 179 2 view .LVU33
 179:xmem/xmem.c   **** }
 165               		.loc 1 179 14 is_stmt 0 view .LVU34
 166 0070 A170      		andi r26,1
 167 0072 BB27      		clr r27
 168               	.LVL9:
 179:xmem/xmem.c   **** }
 169               		.loc 1 179 14 view .LVU35
 170               	.LBE17:
 171               	.LBE16:
 172               		.loc 1 203 17 view .LVU36
 173 0074 9783      		std Z+7,r25
 174 0076 8683      		std Z+6,r24
 204:xmem/xmem.c   **** 		h->SizeFirst = size - h->SizeSecond;
 175               		.loc 1 204 3 is_stmt 1 view .LVU37
 176               		.loc 1 204 23 is_stmt 0 view .LVU38
 177 0078 681B      		sub r22,r24
 178 007a 790B      		sbc r23,r25
 179               	.LVL10:
 180               	.L3:
 199:xmem/xmem.c   **** 	}
 181               		.loc 1 199 16 view .LVU39
 182 007c 7583      		std Z+5,r23
 183 007e 6483      		std Z+4,r22
 184               	/* epilogue start */
 205:xmem/xmem.c   **** 	}
 206:xmem/xmem.c   **** }
 185               		.loc 1 206 1 view .LVU40
 186 0080 1F91      		pop r17
 187 0082 0F91      		pop r16
 188 0084 FF90      		pop r15
 189 0086 EF90      		pop r14
 190 0088 DF90      		pop r13
 191 008a CF90      		pop r12
 192 008c 0895      		ret
 193               		.cfi_endproc
 194               	.LFE18:
 197               	_xmem_start:
 198               	.LVL11:
 199               	.LFB11:
  57:xmem/xmem.c   **** 	_xmem_select(bank);
 200               		.loc 1 57 1 is_stmt 1 view -0
 201               		.cfi_startproc
  57:xmem/xmem.c   **** 	_xmem_select(bank);
 202               		.loc 1 57 1 is_stmt 0 view .LVU42
 203 008e CF93      		push r28
 204               		.cfi_def_cfa_offset 3
 205               		.cfi_offset 28, -2
 206 0090 DF93      		push r29
 207               		.cfi_def_cfa_offset 4
 208               		.cfi_offset 29, -3
 209               	/* prologue: function */
 210               	/* frame size = 0 */
 211               	/* stack size = 2 */
 212               	.L__stack_usage = 2
 213 0092 E901      		movw r28,r18
  58:xmem/xmem.c   **** 	spi_xchg(command);
 214               		.loc 1 58 2 is_stmt 1 view .LVU43
 215               	.LVL12:
 216               	.LBB20:
 217               	.LBI20:
  35:xmem/xmem.c   **** {
 218               		.loc 1 35 13 view .LVU44
 219               	.LBB21:
  37:xmem/xmem.c   **** }
 220               		.loc 1 37 2 view .LVU45
 221 0094 95B1      		in r25,0x5
  37:xmem/xmem.c   **** }
 222               		.loc 1 37 21 is_stmt 0 view .LVU46
 223 0096 41E0      		ldi r20,lo8(1)
 224 0098 50E0      		ldi r21,0
 225 009a 00C0      		rjmp 2f
 226               		1:
 227 009c 440F      		lsl r20
 228               		2:
 229 009e 8A95      		dec r24
 230 00a0 02F4      		brpl 1b
  37:xmem/xmem.c   **** }
 231               		.loc 1 37 14 view .LVU47
 232 00a2 4095      		com r20
 233 00a4 4923      		and r20,r25
 234 00a6 45B9      		out 0x5,r20
 235               	.LVL13:
  37:xmem/xmem.c   **** }
 236               		.loc 1 37 14 view .LVU48
 237               	.LBE21:
 238               	.LBE20:
  59:xmem/xmem.c   **** 	spi_xchg(addr >> 16);
 239               		.loc 1 59 2 is_stmt 1 view .LVU49
 240 00a8 862F      		mov r24,r22
 241               	.LVL14:
  59:xmem/xmem.c   **** 	spi_xchg(addr >> 16);
 242               		.loc 1 59 2 is_stmt 0 view .LVU50
 243 00aa 0E94 0000 		call spi_xchg
 244               	.LVL15:
  60:xmem/xmem.c   **** 	spi_xchg(addr >> 8);
 245               		.loc 1 60 2 is_stmt 1 view .LVU51
 246 00ae 80E0      		ldi r24,0
 247 00b0 0E94 0000 		call spi_xchg
 248               	.LVL16:
  61:xmem/xmem.c   **** 	spi_xchg(addr);
 249               		.loc 1 61 2 view .LVU52
 250 00b4 8D2F      		mov r24,r29
 251 00b6 0E94 0000 		call spi_xchg
 252               	.LVL17:
  62:xmem/xmem.c   **** }
 253               		.loc 1 62 2 view .LVU53
 254 00ba 8C2F      		mov r24,r28
 255               	/* epilogue start */
  63:xmem/xmem.c   **** 
 256               		.loc 1 63 1 is_stmt 0 view .LVU54
 257 00bc DF91      		pop r29
 258 00be CF91      		pop r28
  62:xmem/xmem.c   **** }
 259               		.loc 1 62 2 view .LVU55
 260 00c0 0C94 0000 		jmp spi_xchg
 261               	.LVL18:
 262               		.cfi_endproc
 263               	.LFE11:
 266               	_xmem_read:
 267               	.LVL19:
 268               	.LFB13:
 135:xmem/xmem.c   **** 	u16 i;
 269               		.loc 1 135 1 is_stmt 1 view -0
 270               		.cfi_startproc
 135:xmem/xmem.c   **** 	u16 i;
 271               		.loc 1 135 1 is_stmt 0 view .LVU57
 272 00c4 DF92      		push r13
 273               		.cfi_def_cfa_offset 3
 274               		.cfi_offset 13, -2
 275 00c6 EF92      		push r14
 276               		.cfi_def_cfa_offset 4
 277               		.cfi_offset 14, -3
 278 00c8 FF92      		push r15
 279               		.cfi_def_cfa_offset 5
 280               		.cfi_offset 15, -4
 281 00ca 0F93      		push r16
 282               		.cfi_def_cfa_offset 6
 283               		.cfi_offset 16, -5
 284 00cc 1F93      		push r17
 285               		.cfi_def_cfa_offset 7
 286               		.cfi_offset 17, -6
 287 00ce CF93      		push r28
 288               		.cfi_def_cfa_offset 8
 289               		.cfi_offset 28, -7
 290 00d0 DF93      		push r29
 291               		.cfi_def_cfa_offset 9
 292               		.cfi_offset 29, -8
 293               	/* prologue: function */
 294               	/* frame size = 0 */
 295               	/* stack size = 7 */
 296               	.L__stack_usage = 7
 297 00d2 F82E      		mov r15,r24
 298 00d4 D42E      		mov r13,r20
 299 00d6 E52E      		mov r14,r21
 300 00d8 8901      		movw r16,r18
 136:xmem/xmem.c   **** 	u8 *data8 = data;
 301               		.loc 1 136 2 is_stmt 1 view .LVU58
 137:xmem/xmem.c   **** 	_xmem_start(bank, SRAM_COMMAND_READ, addr);
 302               		.loc 1 137 2 view .LVU59
 303               	.LVL20:
 138:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 304               		.loc 1 138 2 view .LVU60
 305 00da 9B01      		movw r18,r22
 306               	.LVL21:
 138:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 307               		.loc 1 138 2 is_stmt 0 view .LVU61
 308 00dc 40E0      		ldi r20,0
 309 00de 50E0      		ldi r21,0
 310               	.LVL22:
 138:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 311               		.loc 1 138 2 view .LVU62
 312 00e0 63E0      		ldi r22,lo8(3)
 313               	.LVL23:
 138:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 314               		.loc 1 138 2 view .LVU63
 315 00e2 0E94 0000 		call _xmem_start
 316               	.LVL24:
 139:xmem/xmem.c   **** 	{
 317               		.loc 1 139 2 is_stmt 1 view .LVU64
 139:xmem/xmem.c   **** 	{
 318               		.loc 1 139 2 is_stmt 0 view .LVU65
 319 00e6 CD2D      		mov r28,r13
 320 00e8 DE2D      		mov r29,r14
 321 00ea 0C0F      		add r16,r28
 322 00ec 1D1F      		adc r17,r29
 323               	.LVL25:
 324               	.L6:
 139:xmem/xmem.c   **** 	{
 325               		.loc 1 139 15 is_stmt 1 discriminator 1 view .LVU66
 326 00ee C017      		cp r28,r16
 327 00f0 D107      		cpc r29,r17
 328 00f2 01F4      		brne .L7
 144:xmem/xmem.c   **** }
 329               		.loc 1 144 2 view .LVU67
 330 00f4 8F2D      		mov r24,r15
 331               	/* epilogue start */
 145:xmem/xmem.c   **** 
 332               		.loc 1 145 1 is_stmt 0 view .LVU68
 333 00f6 DF91      		pop r29
 334 00f8 CF91      		pop r28
 335               	.LVL26:
 145:xmem/xmem.c   **** 
 336               		.loc 1 145 1 view .LVU69
 337 00fa 1F91      		pop r17
 338 00fc 0F91      		pop r16
 339 00fe FF90      		pop r15
 340               	.LVL27:
 145:xmem/xmem.c   **** 
 341               		.loc 1 145 1 view .LVU70
 342 0100 EF90      		pop r14
 343 0102 DF90      		pop r13
 144:xmem/xmem.c   **** }
 344               		.loc 1 144 2 view .LVU71
 345 0104 0C94 0000 		jmp _xmem_deselect
 346               	.LVL28:
 347               	.L7:
 141:xmem/xmem.c   **** 	}
 348               		.loc 1 141 3 is_stmt 1 discriminator 3 view .LVU72
 141:xmem/xmem.c   **** 	}
 349               		.loc 1 141 14 is_stmt 0 discriminator 3 view .LVU73
 350 0108 8FEF      		ldi r24,lo8(-1)
 351 010a 0E94 0000 		call spi_xchg
 352               	.LVL29:
 141:xmem/xmem.c   **** 	}
 353               		.loc 1 141 12 discriminator 3 view .LVU74
 354 010e 8993      		st Y+,r24
 355               	.LVL30:
 139:xmem/xmem.c   **** 	{
 356               		.loc 1 139 23 is_stmt 1 discriminator 3 view .LVU75
 139:xmem/xmem.c   **** 	{
 357               		.loc 1 139 23 is_stmt 0 discriminator 3 view .LVU76
 358 0110 00C0      		rjmp .L6
 359               		.cfi_endproc
 360               	.LFE13:
 363               	_xmem_write:
 364               	.LVL31:
 365               	.LFB14:
 148:xmem/xmem.c   **** 	u16 i;
 366               		.loc 1 148 1 is_stmt 1 view -0
 367               		.cfi_startproc
 148:xmem/xmem.c   **** 	u16 i;
 368               		.loc 1 148 1 is_stmt 0 view .LVU78
 369 0112 DF92      		push r13
 370               		.cfi_def_cfa_offset 3
 371               		.cfi_offset 13, -2
 372 0114 EF92      		push r14
 373               		.cfi_def_cfa_offset 4
 374               		.cfi_offset 14, -3
 375 0116 FF92      		push r15
 376               		.cfi_def_cfa_offset 5
 377               		.cfi_offset 15, -4
 378 0118 0F93      		push r16
 379               		.cfi_def_cfa_offset 6
 380               		.cfi_offset 16, -5
 381 011a 1F93      		push r17
 382               		.cfi_def_cfa_offset 7
 383               		.cfi_offset 17, -6
 384 011c CF93      		push r28
 385               		.cfi_def_cfa_offset 8
 386               		.cfi_offset 28, -7
 387 011e DF93      		push r29
 388               		.cfi_def_cfa_offset 9
 389               		.cfi_offset 29, -8
 390               	/* prologue: function */
 391               	/* frame size = 0 */
 392               	/* stack size = 7 */
 393               	.L__stack_usage = 7
 394 0120 F82E      		mov r15,r24
 395 0122 D42E      		mov r13,r20
 396 0124 E52E      		mov r14,r21
 397 0126 8901      		movw r16,r18
 149:xmem/xmem.c   **** 	const u8 *data8 = data;
 398               		.loc 1 149 2 is_stmt 1 view .LVU79
 150:xmem/xmem.c   **** 	_xmem_start(bank, SRAM_COMMAND_WRITE, addr);
 399               		.loc 1 150 2 view .LVU80
 400               	.LVL32:
 151:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 401               		.loc 1 151 2 view .LVU81
 402 0128 9B01      		movw r18,r22
 403               	.LVL33:
 151:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 404               		.loc 1 151 2 is_stmt 0 view .LVU82
 405 012a 40E0      		ldi r20,0
 406 012c 50E0      		ldi r21,0
 407               	.LVL34:
 151:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 408               		.loc 1 151 2 view .LVU83
 409 012e 62E0      		ldi r22,lo8(2)
 410               	.LVL35:
 151:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 411               		.loc 1 151 2 view .LVU84
 412 0130 0E94 0000 		call _xmem_start
 413               	.LVL36:
 152:xmem/xmem.c   **** 	{
 414               		.loc 1 152 2 is_stmt 1 view .LVU85
 152:xmem/xmem.c   **** 	{
 415               		.loc 1 152 2 is_stmt 0 view .LVU86
 416 0134 CD2D      		mov r28,r13
 417 0136 DE2D      		mov r29,r14
 418 0138 0C0F      		add r16,r28
 419 013a 1D1F      		adc r17,r29
 420               	.LVL37:
 421               	.L9:
 152:xmem/xmem.c   **** 	{
 422               		.loc 1 152 15 is_stmt 1 discriminator 1 view .LVU87
 423 013c C017      		cp r28,r16
 424 013e D107      		cpc r29,r17
 425 0140 01F4      		brne .L10
 157:xmem/xmem.c   **** }
 426               		.loc 1 157 2 view .LVU88
 427 0142 8F2D      		mov r24,r15
 428               	/* epilogue start */
 158:xmem/xmem.c   **** 
 429               		.loc 1 158 1 is_stmt 0 view .LVU89
 430 0144 DF91      		pop r29
 431 0146 CF91      		pop r28
 432               	.LVL38:
 158:xmem/xmem.c   **** 
 433               		.loc 1 158 1 view .LVU90
 434 0148 1F91      		pop r17
 435 014a 0F91      		pop r16
 436 014c FF90      		pop r15
 437               	.LVL39:
 158:xmem/xmem.c   **** 
 438               		.loc 1 158 1 view .LVU91
 439 014e EF90      		pop r14
 440 0150 DF90      		pop r13
 157:xmem/xmem.c   **** }
 441               		.loc 1 157 2 view .LVU92
 442 0152 0C94 0000 		jmp _xmem_deselect
 443               	.LVL40:
 444               	.L10:
 154:xmem/xmem.c   **** 	}
 445               		.loc 1 154 3 is_stmt 1 discriminator 3 view .LVU93
 446 0156 8991      		ld r24,Y+
 447               	.LVL41:
 154:xmem/xmem.c   **** 	}
 448               		.loc 1 154 3 is_stmt 0 discriminator 3 view .LVU94
 449 0158 0E94 0000 		call spi_xchg
 450               	.LVL42:
 152:xmem/xmem.c   **** 	{
 451               		.loc 1 152 23 is_stmt 1 discriminator 3 view .LVU95
 152:xmem/xmem.c   **** 	{
 452               		.loc 1 152 23 is_stmt 0 discriminator 3 view .LVU96
 453 015c 00C0      		rjmp .L9
 454               		.cfi_endproc
 455               	.LFE14:
 457               	.global	xmem_init
 459               	xmem_init:
 460               	.LFB19:
 207:xmem/xmem.c   **** 
 208:xmem/xmem.c   **** /* --- PUBLIC --- */
 209:xmem/xmem.c   **** void xmem_init(void)
 210:xmem/xmem.c   **** {
 461               		.loc 1 210 1 is_stmt 1 view -0
 462               		.cfi_startproc
 463 015e 3F92      		push r3
 464               		.cfi_def_cfa_offset 3
 465               		.cfi_offset 3, -2
 466 0160 4F92      		push r4
 467               		.cfi_def_cfa_offset 4
 468               		.cfi_offset 4, -3
 469 0162 5F92      		push r5
 470               		.cfi_def_cfa_offset 5
 471               		.cfi_offset 5, -4
 472 0164 6F92      		push r6
 473               		.cfi_def_cfa_offset 6
 474               		.cfi_offset 6, -5
 475 0166 7F92      		push r7
 476               		.cfi_def_cfa_offset 7
 477               		.cfi_offset 7, -6
 478 0168 8F92      		push r8
 479               		.cfi_def_cfa_offset 8
 480               		.cfi_offset 8, -7
 481 016a 9F92      		push r9
 482               		.cfi_def_cfa_offset 9
 483               		.cfi_offset 9, -8
 484 016c AF92      		push r10
 485               		.cfi_def_cfa_offset 10
 486               		.cfi_offset 10, -9
 487 016e BF92      		push r11
 488               		.cfi_def_cfa_offset 11
 489               		.cfi_offset 11, -10
 490 0170 CF92      		push r12
 491               		.cfi_def_cfa_offset 12
 492               		.cfi_offset 12, -11
 493 0172 DF92      		push r13
 494               		.cfi_def_cfa_offset 13
 495               		.cfi_offset 13, -12
 496 0174 EF92      		push r14
 497               		.cfi_def_cfa_offset 14
 498               		.cfi_offset 14, -13
 499 0176 FF92      		push r15
 500               		.cfi_def_cfa_offset 15
 501               		.cfi_offset 15, -14
 502 0178 0F93      		push r16
 503               		.cfi_def_cfa_offset 16
 504               		.cfi_offset 16, -15
 505 017a 1F93      		push r17
 506               		.cfi_def_cfa_offset 17
 507               		.cfi_offset 17, -16
 508 017c CF93      		push r28
 509               		.cfi_def_cfa_offset 18
 510               		.cfi_offset 28, -17
 511 017e DF93      		push r29
 512               		.cfi_def_cfa_offset 19
 513               		.cfi_offset 29, -18
 514               	/* prologue: function */
 515               	/* frame size = 0 */
 516               	/* stack size = 17 */
 517               	.L__stack_usage = 17
 211:xmem/xmem.c   **** 	/* Initialize XMEM */
 212:xmem/xmem.c   **** 	_configure_cs();
 518               		.loc 1 212 2 view .LVU98
 519               	.LBB36:
 520               	.LBI36:
  40:xmem/xmem.c   **** {
 521               		.loc 1 40 13 view .LVU99
 522               	.LBB37:
  43:xmem/xmem.c   **** }
 523               		.loc 1 43 2 view .LVU100
 524 0180 84B1      		in r24,0x4
  43:xmem/xmem.c   **** }
 525               		.loc 1 43 14 is_stmt 0 view .LVU101
 526 0182 8760      		ori r24,lo8(7)
 527 0184 84B9      		out 0x4,r24
 528               	.LBE37:
 529               	.LBE36:
 213:xmem/xmem.c   **** 	_xmem_deselect_all();
 530               		.loc 1 213 2 is_stmt 1 view .LVU102
 531               	.LBB38:
 532               	.LBI38:
  46:xmem/xmem.c   **** {
 533               		.loc 1 46 20 view .LVU103
 534               	.LBB39:
  48:xmem/xmem.c   **** }
 535               		.loc 1 48 2 view .LVU104
 536 0186 85B1      		in r24,0x5
  48:xmem/xmem.c   **** }
 537               		.loc 1 48 14 is_stmt 0 view .LVU105
 538 0188 8760      		ori r24,lo8(7)
 539 018a 85B9      		out 0x5,r24
 540               	.LBE39:
 541               	.LBE38:
 214:xmem/xmem.c   **** 	log_boot_P(PSTR("External memory driver initialized"));
 542               		.loc 1 214 2 is_stmt 1 view .LVU106
 543               	.LBB40:
 544               		.loc 1 214 13 view .LVU107
 545               		.loc 1 214 13 view .LVU108
 546               	.LBE40:
 547               		.loc 1 214 2 is_stmt 0 view .LVU109
 548 018c 80E0      		ldi r24,lo8(__c.7)
 549 018e 90E0      		ldi r25,hi8(__c.7)
 550 0190 9F93      		push r25
 551               		.cfi_def_cfa_offset 20
 552 0192 8F93      		push r24
 553               		.cfi_def_cfa_offset 21
 554 0194 0E94 0000 		call log_boot_P
 215:xmem/xmem.c   **** 	_memtest();
 555               		.loc 1 215 2 is_stmt 1 view .LVU110
 556               	.LBB41:
 557               	.LBI41:
  65:xmem/xmem.c   **** {
 558               		.loc 1 65 13 view .LVU111
 559               	.LBB42:
  67:xmem/xmem.c   **** 	u32 i;
 560               		.loc 1 67 2 view .LVU112
  68:xmem/xmem.c   **** 
 561               		.loc 1 68 2 view .LVU113
  71:xmem/xmem.c   **** 
 562               		.loc 1 71 2 view .LVU114
 563               	.LBE42:
  71:xmem/xmem.c   **** 
 564               		.loc 1 71 13 view .LVU115
  71:xmem/xmem.c   **** 
 565               		.loc 1 71 13 view .LVU116
 566               	.LBB43:
  71:xmem/xmem.c   **** 
 567               		.loc 1 71 2 is_stmt 0 view .LVU117
 568 0198 80E0      		ldi r24,lo8(__c.6)
 569 019a 90E0      		ldi r25,hi8(__c.6)
 570 019c 9F93      		push r25
 571               		.cfi_def_cfa_offset 22
 572 019e 8F93      		push r24
 573               		.cfi_def_cfa_offset 23
 574 01a0 0E94 0000 		call log_boot_P
  73:xmem/xmem.c   **** 	for(bank = 0; bank < BANK_COUNT; ++bank)
 575               		.loc 1 73 2 is_stmt 1 view .LVU118
 576 01a4 0E94 0000 		call spi_fast
  74:xmem/xmem.c   **** 	{
 577               		.loc 1 74 2 view .LVU119
  74:xmem/xmem.c   **** 	{
 578               		.loc 1 74 21 view .LVU120
  73:xmem/xmem.c   **** 	for(bank = 0; bank < BANK_COUNT; ++bank)
 579               		.loc 1 73 2 is_stmt 0 view .LVU121
 580 01a8 0F90      		pop __tmp_reg__
 581 01aa 0F90      		pop __tmp_reg__
 582 01ac 0F90      		pop __tmp_reg__
 583 01ae 0F90      		pop __tmp_reg__
 584               		.cfi_def_cfa_offset 19
 585 01b0 C1E0      		ldi r28,lo8(1)
 586 01b2 D0E0      		ldi r29,0
  88:xmem/xmem.c   **** 			}
 587               		.loc 1 88 5 view .LVU122
 588 01b4 20E0      		ldi r18,lo8(__c.3)
 589 01b6 C22E      		mov r12,r18
 590 01b8 20E0      		ldi r18,hi8(__c.3)
 591 01ba D22E      		mov r13,r18
 102:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_READ, 0);
 592               		.loc 1 102 3 view .LVU123
 593 01bc 30E0      		ldi r19,lo8(__c.2)
 594 01be 632E      		mov r6,r19
 595 01c0 30E0      		ldi r19,hi8(__c.2)
 596 01c2 732E      		mov r7,r19
 111:xmem/xmem.c   **** 			}
 597               		.loc 1 111 5 view .LVU124
 598 01c4 00E0      		ldi r16,lo8(__c.1)
 599 01c6 10E0      		ldi r17,hi8(__c.1)
 123:xmem/xmem.c   **** 					"Memory test failed at address 0x%06lX "
 600               		.loc 1 123 5 view .LVU125
 601 01c8 40E0      		ldi r20,lo8(__c.0)
 602 01ca E42E      		mov r14,r20
 603 01cc 40E0      		ldi r20,hi8(__c.0)
 604 01ce F42E      		mov r15,r20
 605               	.L19:
 606 01d0 5C2E      		mov r5,r28
 607 01d2 5A94      		dec r5
  76:xmem/xmem.c   **** 
 608               		.loc 1 76 3 is_stmt 1 view .LVU126
 609               	.LBE43:
  76:xmem/xmem.c   **** 
 610               		.loc 1 76 14 view .LVU127
  76:xmem/xmem.c   **** 
 611               		.loc 1 76 14 view .LVU128
 612               	.LBB44:
  76:xmem/xmem.c   **** 
 613               		.loc 1 76 3 is_stmt 0 view .LVU129
 614 01d4 DF93      		push r29
 615               		.cfi_def_cfa_offset 20
 616 01d6 CF93      		push r28
 617               		.cfi_def_cfa_offset 21
 618 01d8 80E0      		ldi r24,lo8(__c.5)
 619 01da 90E0      		ldi r25,hi8(__c.5)
 620 01dc 9F93      		push r25
 621               		.cfi_def_cfa_offset 22
 622 01de 8F93      		push r24
 623               		.cfi_def_cfa_offset 23
 624 01e0 0E94 0000 		call log_boot_P
  79:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_WRITE, 0);
 625               		.loc 1 79 3 is_stmt 1 view .LVU130
 626               	.LBE44:
  79:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_WRITE, 0);
 627               		.loc 1 79 14 view .LVU131
  79:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_WRITE, 0);
 628               		.loc 1 79 14 view .LVU132
 629               	.LBB45:
  79:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_WRITE, 0);
 630               		.loc 1 79 3 is_stmt 0 view .LVU133
 631 01e4 80E0      		ldi r24,lo8(__c.4)
 632 01e6 90E0      		ldi r25,hi8(__c.4)
 633 01e8 9F93      		push r25
 634               		.cfi_def_cfa_offset 24
 635 01ea 8F93      		push r24
 636               		.cfi_def_cfa_offset 25
 637 01ec 0E94 0000 		call log_boot_P
  80:xmem/xmem.c   **** 		/* srand(SEED); */
 638               		.loc 1 80 3 is_stmt 1 view .LVU134
 639 01f0 20E0      		ldi r18,0
 640 01f2 30E0      		ldi r19,0
 641 01f4 A901      		movw r20,r18
 642 01f6 62E0      		ldi r22,lo8(2)
 643 01f8 852D      		mov r24,r5
 644 01fa 0E94 0000 		call _xmem_start
  82:xmem/xmem.c   **** 		for(i = 0; ; ++i)
 645               		.loc 1 82 3 view .LVU135
  83:xmem/xmem.c   **** 		{
 646               		.loc 1 83 3 view .LVU136
  80:xmem/xmem.c   **** 		/* srand(SEED); */
 647               		.loc 1 80 3 is_stmt 0 view .LVU137
 648 01fe 0F90      		pop __tmp_reg__
 649 0200 0F90      		pop __tmp_reg__
 650 0202 0F90      		pop __tmp_reg__
 651 0204 0F90      		pop __tmp_reg__
 652 0206 0F90      		pop __tmp_reg__
 653 0208 0F90      		pop __tmp_reg__
 654               		.cfi_def_cfa_offset 19
  83:xmem/xmem.c   **** 		{
 655               		.loc 1 83 9 view .LVU138
 656 020a 812C      		mov r8,__zero_reg__
 657 020c 912C      		mov r9,__zero_reg__
 658 020e 5401      		movw r10,r8
  82:xmem/xmem.c   **** 		for(i = 0; ; ++i)
 659               		.loc 1 82 5 view .LVU139
 660 0210 9AEA      		ldi r25,lo8(-86)
 661 0212 492E      		mov r4,r25
 662               	.L14:
  85:xmem/xmem.c   **** 			if(i % OUTPUT_INTERVAL == 0)
 663               		.loc 1 85 4 is_stmt 1 view .LVU140
  85:xmem/xmem.c   **** 			if(i % OUTPUT_INTERVAL == 0)
 664               		.loc 1 85 6 is_stmt 0 view .LVU141
 665 0214 4094      		com r4
  86:xmem/xmem.c   **** 			{
 666               		.loc 1 86 4 is_stmt 1 view .LVU142
  86:xmem/xmem.c   **** 			{
 667               		.loc 1 86 9 is_stmt 0 view .LVU143
 668 0216 D501      		movw r26,r10
 669 0218 C401      		movw r24,r8
 670 021a 9F71      		andi r25,31
 671 021c AA27      		clr r26
 672 021e BB27      		clr r27
  86:xmem/xmem.c   **** 			{
 673               		.loc 1 86 6 view .LVU144
 674 0220 892B      		or r24,r25
 675 0222 8A2B      		or r24,r26
 676 0224 8B2B      		or r24,r27
 677 0226 01F4      		brne .L12
  88:xmem/xmem.c   **** 			}
 678               		.loc 1 88 5 is_stmt 1 view .LVU145
 679               	.LBE45:
  88:xmem/xmem.c   **** 			}
 680               		.loc 1 88 16 view .LVU146
  88:xmem/xmem.c   **** 			}
 681               		.loc 1 88 16 view .LVU147
 682               	.LBB46:
  88:xmem/xmem.c   **** 			}
 683               		.loc 1 88 5 is_stmt 0 view .LVU148
 684 0228 BF92      		push r11
 685               		.cfi_def_cfa_offset 20
 686 022a AF92      		push r10
 687               		.cfi_def_cfa_offset 21
 688 022c 9F92      		push r9
 689               		.cfi_def_cfa_offset 22
 690 022e 8F92      		push r8
 691               		.cfi_def_cfa_offset 23
 692 0230 DF92      		push r13
 693               		.cfi_def_cfa_offset 24
 694 0232 CF92      		push r12
 695               		.cfi_def_cfa_offset 25
 696 0234 0E94 0000 		call log_boot_P
 697 0238 0F90      		pop __tmp_reg__
 698 023a 0F90      		pop __tmp_reg__
 699 023c 0F90      		pop __tmp_reg__
 700 023e 0F90      		pop __tmp_reg__
 701 0240 0F90      		pop __tmp_reg__
 702 0242 0F90      		pop __tmp_reg__
 703               		.cfi_def_cfa_offset 19
 704               	.L12:
  91:xmem/xmem.c   **** 			{
 705               		.loc 1 91 4 is_stmt 1 view .LVU149
  91:xmem/xmem.c   **** 			{
 706               		.loc 1 91 6 is_stmt 0 view .LVU150
 707 0244 8114      		cp r8,__zero_reg__
 708 0246 9104      		cpc r9,__zero_reg__
 709 0248 82E0      		ldi r24,2
 710 024a A806      		cpc r10,r24
 711 024c B104      		cpc r11,__zero_reg__
 712 024e 01F0      		breq .L13
  96:xmem/xmem.c   **** 		}
 713               		.loc 1 96 4 is_stmt 1 view .LVU151
 714 0250 842D      		mov r24,r4
 715 0252 0E94 0000 		call spi_xchg
  83:xmem/xmem.c   **** 		{
 716               		.loc 1 83 16 view .LVU152
 717 0256 9FEF      		ldi r25,-1
 718 0258 891A      		sub r8,r25
 719 025a 990A      		sbc r9,r25
 720 025c A90A      		sbc r10,r25
 721 025e B90A      		sbc r11,r25
  83:xmem/xmem.c   **** 		{
 722               		.loc 1 83 3 view .LVU153
  85:xmem/xmem.c   **** 			if(i % OUTPUT_INTERVAL == 0)
 723               		.loc 1 85 6 is_stmt 0 view .LVU154
 724 0260 00C0      		rjmp .L14
 725               	.L13:
  99:xmem/xmem.c   **** 
 726               		.loc 1 99 3 is_stmt 1 view .LVU155
 727 0262 852D      		mov r24,r5
 728 0264 0E94 0000 		call _xmem_deselect
 102:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_READ, 0);
 729               		.loc 1 102 3 view .LVU156
 730               	.LBE46:
 102:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_READ, 0);
 731               		.loc 1 102 14 view .LVU157
 102:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_READ, 0);
 732               		.loc 1 102 14 view .LVU158
 733               	.LBB47:
 102:xmem/xmem.c   **** 		_xmem_start(bank, SRAM_COMMAND_READ, 0);
 734               		.loc 1 102 3 is_stmt 0 view .LVU159
 735 0268 7F92      		push r7
 736               		.cfi_def_cfa_offset 20
 737 026a 6F92      		push r6
 738               		.cfi_def_cfa_offset 21
 739 026c 0E94 0000 		call log_boot_P
 103:xmem/xmem.c   **** 		/* srand(SEED); */
 740               		.loc 1 103 3 is_stmt 1 view .LVU160
 741 0270 20E0      		ldi r18,0
 742 0272 30E0      		ldi r19,0
 743 0274 A901      		movw r20,r18
 744 0276 63E0      		ldi r22,lo8(3)
 745 0278 852D      		mov r24,r5
 746 027a 0E94 0000 		call _xmem_start
 105:xmem/xmem.c   **** 		for(i = 0; ; ++i)
 747               		.loc 1 105 3 view .LVU161
 106:xmem/xmem.c   **** 		{
 748               		.loc 1 106 3 view .LVU162
 103:xmem/xmem.c   **** 		/* srand(SEED); */
 749               		.loc 1 103 3 is_stmt 0 view .LVU163
 750 027e 0F90      		pop __tmp_reg__
 751 0280 0F90      		pop __tmp_reg__
 752               		.cfi_def_cfa_offset 19
 106:xmem/xmem.c   **** 		{
 753               		.loc 1 106 9 view .LVU164
 754 0282 812C      		mov r8,__zero_reg__
 755 0284 912C      		mov r9,__zero_reg__
 756 0286 5401      		movw r10,r8
 105:xmem/xmem.c   **** 		for(i = 0; ; ++i)
 757               		.loc 1 105 5 view .LVU165
 758 0288 8AEA      		ldi r24,lo8(-86)
 759 028a 482E      		mov r4,r24
 760               	.L18:
 108:xmem/xmem.c   **** 			if(i % OUTPUT_INTERVAL == 0)
 761               		.loc 1 108 4 is_stmt 1 view .LVU166
 108:xmem/xmem.c   **** 			if(i % OUTPUT_INTERVAL == 0)
 762               		.loc 1 108 6 is_stmt 0 view .LVU167
 763 028c 4094      		com r4
 109:xmem/xmem.c   **** 			{
 764               		.loc 1 109 4 is_stmt 1 view .LVU168
 109:xmem/xmem.c   **** 			{
 765               		.loc 1 109 9 is_stmt 0 view .LVU169
 766 028e D501      		movw r26,r10
 767 0290 C401      		movw r24,r8
 768 0292 9F71      		andi r25,31
 769 0294 AA27      		clr r26
 770 0296 BB27      		clr r27
 109:xmem/xmem.c   **** 			{
 771               		.loc 1 109 6 view .LVU170
 772 0298 892B      		or r24,r25
 773 029a 8A2B      		or r24,r26
 774 029c 8B2B      		or r24,r27
 775 029e 01F4      		brne .L15
 111:xmem/xmem.c   **** 			}
 776               		.loc 1 111 5 is_stmt 1 view .LVU171
 777               	.LBE47:
 111:xmem/xmem.c   **** 			}
 778               		.loc 1 111 16 view .LVU172
 111:xmem/xmem.c   **** 			}
 779               		.loc 1 111 16 view .LVU173
 780               	.LBB48:
 111:xmem/xmem.c   **** 			}
 781               		.loc 1 111 5 is_stmt 0 view .LVU174
 782 02a0 BF92      		push r11
 783               		.cfi_def_cfa_offset 20
 784 02a2 AF92      		push r10
 785               		.cfi_def_cfa_offset 21
 786 02a4 9F92      		push r9
 787               		.cfi_def_cfa_offset 22
 788 02a6 8F92      		push r8
 789               		.cfi_def_cfa_offset 23
 790 02a8 1F93      		push r17
 791               		.cfi_def_cfa_offset 24
 792 02aa 0F93      		push r16
 793               		.cfi_def_cfa_offset 25
 794 02ac 0E94 0000 		call log_boot_P
 795 02b0 0F90      		pop __tmp_reg__
 796 02b2 0F90      		pop __tmp_reg__
 797 02b4 0F90      		pop __tmp_reg__
 798 02b6 0F90      		pop __tmp_reg__
 799 02b8 0F90      		pop __tmp_reg__
 800 02ba 0F90      		pop __tmp_reg__
 801               		.cfi_def_cfa_offset 19
 802               	.L15:
 114:xmem/xmem.c   **** 			{
 803               		.loc 1 114 4 is_stmt 1 view .LVU175
 114:xmem/xmem.c   **** 			{
 804               		.loc 1 114 6 is_stmt 0 view .LVU176
 805 02bc 8114      		cp r8,__zero_reg__
 806 02be 9104      		cpc r9,__zero_reg__
 807 02c0 22E0      		ldi r18,2
 808 02c2 A206      		cpc r10,r18
 809 02c4 B104      		cpc r11,__zero_reg__
 810 02c6 01F0      		breq .L16
 119:xmem/xmem.c   **** 			if(w != v)
 811               		.loc 1 119 4 is_stmt 1 view .LVU177
 119:xmem/xmem.c   **** 			if(w != v)
 812               		.loc 1 119 8 is_stmt 0 view .LVU178
 813 02c8 8FEF      		ldi r24,lo8(-1)
 814 02ca 0E94 0000 		call spi_xchg
 815 02ce 382E      		mov r3,r24
 120:xmem/xmem.c   **** 			{
 816               		.loc 1 120 4 is_stmt 1 view .LVU179
 120:xmem/xmem.c   **** 			{
 817               		.loc 1 120 6 is_stmt 0 view .LVU180
 818 02d0 4816      		cp r4,r24
 819 02d2 01F0      		breq .L17
 122:xmem/xmem.c   **** 				panic(PSTR(
 820               		.loc 1 122 5 is_stmt 1 view .LVU181
 821 02d4 852D      		mov r24,r5
 822 02d6 0E94 0000 		call _xmem_deselect
 123:xmem/xmem.c   **** 					"Memory test failed at address 0x%06lX "
 823               		.loc 1 123 5 view .LVU182
 824               	.LBE48:
 123:xmem/xmem.c   **** 					"Memory test failed at address 0x%06lX "
 825               		.loc 1 123 11 view .LVU183
 123:xmem/xmem.c   **** 					"Memory test failed at address 0x%06lX "
 826               		.loc 1 123 11 view .LVU184
 827               	.LBB49:
 123:xmem/xmem.c   **** 					"Memory test failed at address 0x%06lX "
 828               		.loc 1 123 5 is_stmt 0 view .LVU185
 829 02da 1F92      		push __zero_reg__
 830               		.cfi_def_cfa_offset 20
 831 02dc 4F92      		push r4
 832               		.cfi_def_cfa_offset 21
 833 02de 1F92      		push __zero_reg__
 834               		.cfi_def_cfa_offset 22
 835 02e0 3F92      		push r3
 836               		.cfi_def_cfa_offset 23
 837 02e2 BF92      		push r11
 838               		.cfi_def_cfa_offset 24
 839 02e4 AF92      		push r10
 840               		.cfi_def_cfa_offset 25
 841 02e6 9F92      		push r9
 842               		.cfi_def_cfa_offset 26
 843 02e8 8F92      		push r8
 844               		.cfi_def_cfa_offset 27
 845 02ea FF92      		push r15
 846               		.cfi_def_cfa_offset 28
 847 02ec EF92      		push r14
 848               		.cfi_def_cfa_offset 29
 849 02ee 0E94 0000 		call panic
 850 02f2 8DB7      		in r24,__SP_L__
 851 02f4 9EB7      		in r25,__SP_H__
 852 02f6 0A96      		adiw r24,10
 853 02f8 0FB6      		in __tmp_reg__,__SREG__
 854 02fa F894      		cli
 855 02fc 9EBF      		out __SP_H__,r25
 856 02fe 0FBE      		out __SREG__,__tmp_reg__
 857 0300 8DBF      		out __SP_L__,r24
 858               		.cfi_def_cfa_offset 19
 859               	.L17:
 106:xmem/xmem.c   **** 		{
 860               		.loc 1 106 16 is_stmt 1 view .LVU186
 861 0302 9FEF      		ldi r25,-1
 862 0304 891A      		sub r8,r25
 863 0306 990A      		sbc r9,r25
 864 0308 A90A      		sbc r10,r25
 865 030a B90A      		sbc r11,r25
 106:xmem/xmem.c   **** 		{
 866               		.loc 1 106 3 view .LVU187
 108:xmem/xmem.c   **** 			if(i % OUTPUT_INTERVAL == 0)
 867               		.loc 1 108 6 is_stmt 0 view .LVU188
 868 030c 00C0      		rjmp .L18
 869               	.L16:
 130:xmem/xmem.c   **** 	}
 870               		.loc 1 130 3 is_stmt 1 view .LVU189
 871 030e 852D      		mov r24,r5
 872 0310 0E94 0000 		call _xmem_deselect
  74:xmem/xmem.c   **** 	{
 873               		.loc 1 74 35 view .LVU190
  74:xmem/xmem.c   **** 	{
 874               		.loc 1 74 21 view .LVU191
 875 0314 2196      		adiw r28,1
 876 0316 C430      		cpi r28,4
 877 0318 D105      		cpc r29,__zero_reg__
 878 031a 01F0      		breq .+2
 879 031c 00C0      		rjmp .L19
 880               	/* epilogue start */
 881               	.LBE49:
 882               	.LBE41:
 216:xmem/xmem.c   **** }
 883               		.loc 1 216 1 is_stmt 0 view .LVU192
 884 031e DF91      		pop r29
 885 0320 CF91      		pop r28
 886 0322 1F91      		pop r17
 887 0324 0F91      		pop r16
 888 0326 FF90      		pop r15
 889 0328 EF90      		pop r14
 890 032a DF90      		pop r13
 891 032c CF90      		pop r12
 892 032e BF90      		pop r11
 893 0330 AF90      		pop r10
 894 0332 9F90      		pop r9
 895 0334 8F90      		pop r8
 896 0336 7F90      		pop r7
 897 0338 6F90      		pop r6
 898 033a 5F90      		pop r5
 899 033c 4F90      		pop r4
 900 033e 3F90      		pop r3
 901 0340 0895      		ret
 902               		.cfi_endproc
 903               	.LFE19:
 905               	.global	xmem_read
 907               	xmem_read:
 908               	.LVL43:
 909               	.LFB20:
 217:xmem/xmem.c   **** 
 218:xmem/xmem.c   **** void xmem_read(u32 addr, void *data, u16 size)
 219:xmem/xmem.c   **** {
 910               		.loc 1 219 1 is_stmt 1 view -0
 911               		.cfi_startproc
 912               		.loc 1 219 1 is_stmt 0 view .LVU194
 913 0342 DF92      		push r13
 914               		.cfi_def_cfa_offset 3
 915               		.cfi_offset 13, -2
 916 0344 EF92      		push r14
 917               		.cfi_def_cfa_offset 4
 918               		.cfi_offset 14, -3
 919 0346 FF92      		push r15
 920               		.cfi_def_cfa_offset 5
 921               		.cfi_offset 15, -4
 922 0348 0F93      		push r16
 923               		.cfi_def_cfa_offset 6
 924               		.cfi_offset 16, -5
 925 034a 1F93      		push r17
 926               		.cfi_def_cfa_offset 7
 927               		.cfi_offset 17, -6
 928 034c CF93      		push r28
 929               		.cfi_def_cfa_offset 8
 930               		.cfi_offset 28, -7
 931 034e DF93      		push r29
 932               		.cfi_def_cfa_offset 9
 933               		.cfi_offset 29, -8
 934 0350 CDB7      		in r28,__SP_L__
 935 0352 DEB7      		in r29,__SP_H__
 936               		.cfi_def_cfa_register 28
 937 0354 2897      		sbiw r28,8
 938               		.cfi_def_cfa_offset 17
 939 0356 0FB6      		in __tmp_reg__,__SREG__
 940 0358 F894      		cli
 941 035a DEBF      		out __SP_H__,r29
 942 035c 0FBE      		out __SREG__,__tmp_reg__
 943 035e CDBF      		out __SP_L__,r28
 944               	/* prologue: function */
 945               	/* frame size = 8 */
 946               	/* stack size = 15 */
 947               	.L__stack_usage = 15
 948 0360 8A01      		movw r16,r20
 949 0362 A901      		movw r20,r18
 950               	.LVL44:
 220:xmem/xmem.c   **** 	AddrHelper h;
 951               		.loc 1 220 2 is_stmt 1 view .LVU195
 221:xmem/xmem.c   **** 	_xmem_overlap(addr, size, &h);
 952               		.loc 1 221 2 view .LVU196
 953 0364 9E01      		movw r18,r28
 954               	.LVL45:
 955               		.loc 1 221 2 is_stmt 0 view .LVU197
 956 0366 2F5F      		subi r18,-1
 957 0368 3F4F      		sbci r19,-1
 958 036a 0E94 0000 		call _xmem_overlap
 959               	.LVL46:
 222:xmem/xmem.c   **** 	_xmem_read(h.BankFirst, h.AddrFirst, data, h.SizeFirst);
 960               		.loc 1 222 2 is_stmt 1 view .LVU198
 961 036e ED80      		ldd r14,Y+5
 962 0370 FE80      		ldd r15,Y+6
 963 0372 D980      		ldd r13,Y+1
 964 0374 6B81      		ldd r22,Y+3
 965 0376 7C81      		ldd r23,Y+4
 966 0378 9701      		movw r18,r14
 967 037a A801      		movw r20,r16
 968 037c 8D2D      		mov r24,r13
 969 037e 0E94 0000 		call _xmem_read
 970               	.LVL47:
 223:xmem/xmem.c   **** 	if(h.BankSecond != h.BankFirst)
 971               		.loc 1 223 2 view .LVU199
 972               		.loc 1 223 6 is_stmt 0 view .LVU200
 973 0382 8A81      		ldd r24,Y+2
 974               		.loc 1 223 4 view .LVU201
 975 0384 D816      		cp r13,r24
 976 0386 01F0      		breq .L21
 224:xmem/xmem.c   **** 	{
 225:xmem/xmem.c   **** 		_xmem_read(h.BankSecond, 0, (u8 *)data + h.SizeFirst, h.SizeSecond);
 977               		.loc 1 225 3 is_stmt 1 view .LVU202
 978 0388 2F81      		ldd r18,Y+7
 979 038a 3885      		ldd r19,Y+8
 980 038c A801      		movw r20,r16
 981 038e 4E0D      		add r20,r14
 982 0390 5F1D      		adc r21,r15
 983 0392 60E0      		ldi r22,0
 984 0394 70E0      		ldi r23,0
 985               	/* epilogue start */
 226:xmem/xmem.c   **** 	}
 227:xmem/xmem.c   **** }
 986               		.loc 1 227 1 is_stmt 0 view .LVU203
 987 0396 2896      		adiw r28,8
 988 0398 0FB6      		in __tmp_reg__,__SREG__
 989 039a F894      		cli
 990 039c DEBF      		out __SP_H__,r29
 991 039e 0FBE      		out __SREG__,__tmp_reg__
 992 03a0 CDBF      		out __SP_L__,r28
 993 03a2 DF91      		pop r29
 994 03a4 CF91      		pop r28
 995 03a6 1F91      		pop r17
 996 03a8 0F91      		pop r16
 997               	.LVL48:
 998               		.loc 1 227 1 view .LVU204
 999 03aa FF90      		pop r15
 1000 03ac EF90      		pop r14
 1001 03ae DF90      		pop r13
 225:xmem/xmem.c   **** 	}
 1002               		.loc 1 225 3 view .LVU205
 1003 03b0 0C94 0000 		jmp _xmem_read
 1004               	.LVL49:
 1005               	.L21:
 1006               	/* epilogue start */
 1007               		.loc 1 227 1 view .LVU206
 1008 03b4 2896      		adiw r28,8
 1009 03b6 0FB6      		in __tmp_reg__,__SREG__
 1010 03b8 F894      		cli
 1011 03ba DEBF      		out __SP_H__,r29
 1012 03bc 0FBE      		out __SREG__,__tmp_reg__
 1013 03be CDBF      		out __SP_L__,r28
 1014 03c0 DF91      		pop r29
 1015 03c2 CF91      		pop r28
 1016 03c4 1F91      		pop r17
 1017 03c6 0F91      		pop r16
 1018               	.LVL50:
 1019               		.loc 1 227 1 view .LVU207
 1020 03c8 FF90      		pop r15
 1021 03ca EF90      		pop r14
 1022 03cc DF90      		pop r13
 1023 03ce 0895      		ret
 1024               		.cfi_endproc
 1025               	.LFE20:
 1027               	.global	xmem_write
 1029               	xmem_write:
 1030               	.LVL51:
 1031               	.LFB21:
 228:xmem/xmem.c   **** 
 229:xmem/xmem.c   **** void xmem_write(u32 addr, const void *data, u16 size)
 230:xmem/xmem.c   **** {
 1032               		.loc 1 230 1 is_stmt 1 view -0
 1033               		.cfi_startproc
 1034               		.loc 1 230 1 is_stmt 0 view .LVU209
 1035 03d0 DF92      		push r13
 1036               		.cfi_def_cfa_offset 3
 1037               		.cfi_offset 13, -2
 1038 03d2 EF92      		push r14
 1039               		.cfi_def_cfa_offset 4
 1040               		.cfi_offset 14, -3
 1041 03d4 FF92      		push r15
 1042               		.cfi_def_cfa_offset 5
 1043               		.cfi_offset 15, -4
 1044 03d6 0F93      		push r16
 1045               		.cfi_def_cfa_offset 6
 1046               		.cfi_offset 16, -5
 1047 03d8 1F93      		push r17
 1048               		.cfi_def_cfa_offset 7
 1049               		.cfi_offset 17, -6
 1050 03da CF93      		push r28
 1051               		.cfi_def_cfa_offset 8
 1052               		.cfi_offset 28, -7
 1053 03dc DF93      		push r29
 1054               		.cfi_def_cfa_offset 9
 1055               		.cfi_offset 29, -8
 1056 03de CDB7      		in r28,__SP_L__
 1057 03e0 DEB7      		in r29,__SP_H__
 1058               		.cfi_def_cfa_register 28
 1059 03e2 2897      		sbiw r28,8
 1060               		.cfi_def_cfa_offset 17
 1061 03e4 0FB6      		in __tmp_reg__,__SREG__
 1062 03e6 F894      		cli
 1063 03e8 DEBF      		out __SP_H__,r29
 1064 03ea 0FBE      		out __SREG__,__tmp_reg__
 1065 03ec CDBF      		out __SP_L__,r28
 1066               	/* prologue: function */
 1067               	/* frame size = 8 */
 1068               	/* stack size = 15 */
 1069               	.L__stack_usage = 15
 1070 03ee 8A01      		movw r16,r20
 1071 03f0 A901      		movw r20,r18
 1072               	.LVL52:
 231:xmem/xmem.c   **** 	AddrHelper h;
 1073               		.loc 1 231 2 is_stmt 1 view .LVU210
 232:xmem/xmem.c   **** 	_xmem_overlap(addr, size, &h);
 1074               		.loc 1 232 2 view .LVU211
 1075 03f2 9E01      		movw r18,r28
 1076               	.LVL53:
 1077               		.loc 1 232 2 is_stmt 0 view .LVU212
 1078 03f4 2F5F      		subi r18,-1
 1079 03f6 3F4F      		sbci r19,-1
 1080 03f8 0E94 0000 		call _xmem_overlap
 1081               	.LVL54:
 233:xmem/xmem.c   **** 	_xmem_write(h.BankFirst, h.AddrFirst, data, h.SizeFirst);
 1082               		.loc 1 233 2 is_stmt 1 view .LVU213
 1083 03fc ED80      		ldd r14,Y+5
 1084 03fe FE80      		ldd r15,Y+6
 1085 0400 D980      		ldd r13,Y+1
 1086 0402 6B81      		ldd r22,Y+3
 1087 0404 7C81      		ldd r23,Y+4
 1088 0406 9701      		movw r18,r14
 1089 0408 A801      		movw r20,r16
 1090 040a 8D2D      		mov r24,r13
 1091 040c 0E94 0000 		call _xmem_write
 1092               	.LVL55:
 234:xmem/xmem.c   **** 	if(h.BankSecond != h.BankFirst)
 1093               		.loc 1 234 2 view .LVU214
 1094               		.loc 1 234 6 is_stmt 0 view .LVU215
 1095 0410 8A81      		ldd r24,Y+2
 1096               		.loc 1 234 4 view .LVU216
 1097 0412 D816      		cp r13,r24
 1098 0414 01F0      		breq .L23
 235:xmem/xmem.c   **** 	{
 236:xmem/xmem.c   **** 		_xmem_write(h.BankSecond, 0, (const u8 *)data + h.SizeFirst,
 1099               		.loc 1 236 3 is_stmt 1 view .LVU217
 1100 0416 2F81      		ldd r18,Y+7
 1101 0418 3885      		ldd r19,Y+8
 1102 041a A801      		movw r20,r16
 1103 041c 4E0D      		add r20,r14
 1104 041e 5F1D      		adc r21,r15
 1105 0420 60E0      		ldi r22,0
 1106 0422 70E0      		ldi r23,0
 1107               	/* epilogue start */
 237:xmem/xmem.c   **** 			h.SizeSecond);
 238:xmem/xmem.c   **** 	}
 239:xmem/xmem.c   **** }
 1108               		.loc 1 239 1 is_stmt 0 view .LVU218
 1109 0424 2896      		adiw r28,8
 1110 0426 0FB6      		in __tmp_reg__,__SREG__
 1111 0428 F894      		cli
 1112 042a DEBF      		out __SP_H__,r29
 1113 042c 0FBE      		out __SREG__,__tmp_reg__
 1114 042e CDBF      		out __SP_L__,r28
 1115 0430 DF91      		pop r29
 1116 0432 CF91      		pop r28
 1117 0434 1F91      		pop r17
 1118 0436 0F91      		pop r16
 1119               	.LVL56:
 1120               		.loc 1 239 1 view .LVU219
 1121 0438 FF90      		pop r15
 1122 043a EF90      		pop r14
 1123 043c DF90      		pop r13
 236:xmem/xmem.c   **** 			h.SizeSecond);
 1124               		.loc 1 236 3 view .LVU220
 1125 043e 0C94 0000 		jmp _xmem_write
 1126               	.LVL57:
 1127               	.L23:
 1128               	/* epilogue start */
 1129               		.loc 1 239 1 view .LVU221
 1130 0442 2896      		adiw r28,8
 1131 0444 0FB6      		in __tmp_reg__,__SREG__
 1132 0446 F894      		cli
 1133 0448 DEBF      		out __SP_H__,r29
 1134 044a 0FBE      		out __SREG__,__tmp_reg__
 1135 044c CDBF      		out __SP_L__,r28
 1136 044e DF91      		pop r29
 1137 0450 CF91      		pop r28
 1138 0452 1F91      		pop r17
 1139 0454 0F91      		pop r16
 1140               	.LVL58:
 1141               		.loc 1 239 1 view .LVU222
 1142 0456 FF90      		pop r15
 1143 0458 EF90      		pop r14
 1144 045a DF90      		pop r13
 1145 045c 0895      		ret
 1146               		.cfi_endproc
 1147               	.LFE21:
 1149               	.global	xmem_set
 1151               	xmem_set:
 1152               	.LVL59:
 1153               	.LFB22:
 240:xmem/xmem.c   **** 
 241:xmem/xmem.c   **** void xmem_set(u32 addr, u8 value, u16 size)
 242:xmem/xmem.c   **** {
 1154               		.loc 1 242 1 is_stmt 1 view -0
 1155               		.cfi_startproc
 1156               		.loc 1 242 1 is_stmt 0 view .LVU224
 1157 045e AF92      		push r10
 1158               		.cfi_def_cfa_offset 3
 1159               		.cfi_offset 10, -2
 1160 0460 BF92      		push r11
 1161               		.cfi_def_cfa_offset 4
 1162               		.cfi_offset 11, -3
 1163 0462 CF92      		push r12
 1164               		.cfi_def_cfa_offset 5
 1165               		.cfi_offset 12, -4
 1166 0464 DF92      		push r13
 1167               		.cfi_def_cfa_offset 6
 1168               		.cfi_offset 13, -5
 1169 0466 EF92      		push r14
 1170               		.cfi_def_cfa_offset 7
 1171               		.cfi_offset 14, -6
 1172 0468 FF92      		push r15
 1173               		.cfi_def_cfa_offset 8
 1174               		.cfi_offset 15, -7
 1175 046a 0F93      		push r16
 1176               		.cfi_def_cfa_offset 9
 1177               		.cfi_offset 16, -8
 1178 046c 1F93      		push r17
 1179               		.cfi_def_cfa_offset 10
 1180               		.cfi_offset 17, -9
 1181 046e CF93      		push r28
 1182               		.cfi_def_cfa_offset 11
 1183               		.cfi_offset 28, -10
 1184 0470 DF93      		push r29
 1185               		.cfi_def_cfa_offset 12
 1186               		.cfi_offset 29, -11
 1187 0472 CDB7      		in r28,__SP_L__
 1188 0474 DEB7      		in r29,__SP_H__
 1189               		.cfi_def_cfa_register 28
 1190 0476 2897      		sbiw r28,8
 1191               		.cfi_def_cfa_offset 20
 1192 0478 0FB6      		in __tmp_reg__,__SREG__
 1193 047a F894      		cli
 1194 047c DEBF      		out __SP_H__,r29
 1195 047e 0FBE      		out __SREG__,__tmp_reg__
 1196 0480 CDBF      		out __SP_L__,r28
 1197               	/* prologue: function */
 1198               	/* frame size = 8 */
 1199               	/* stack size = 18 */
 1200               	.L__stack_usage = 18
 1201 0482 142F      		mov r17,r20
 1202 0484 A901      		movw r20,r18
 1203               	.LVL60:
 243:xmem/xmem.c   **** 	AddrHelper h;
 1204               		.loc 1 243 2 is_stmt 1 view .LVU225
 244:xmem/xmem.c   **** 	_xmem_overlap(addr, size, &h);
 1205               		.loc 1 244 2 view .LVU226
 1206 0486 9E01      		movw r18,r28
 1207               	.LVL61:
 1208               		.loc 1 244 2 is_stmt 0 view .LVU227
 1209 0488 2F5F      		subi r18,-1
 1210 048a 3F4F      		sbci r19,-1
 1211 048c 0E94 0000 		call _xmem_overlap
 1212               	.LVL62:
 245:xmem/xmem.c   **** 	_xmem_set(h.BankFirst, h.AddrFirst, value, h.SizeFirst);
 1213               		.loc 1 245 2 is_stmt 1 view .LVU228
 1214 0490 AD80      		ldd r10,Y+5
 1215 0492 BE80      		ldd r11,Y+6
 1216 0494 F980      		ldd r15,Y+1
 1217               	.LVL63:
 1218               	.LBB54:
 1219               	.LBI54:
 160:xmem/xmem.c   **** {
 1220               		.loc 1 160 13 view .LVU229
 1221               	.LBB55:
 162:xmem/xmem.c   **** 	_xmem_start(bank, SRAM_COMMAND_WRITE, addr);
 1222               		.loc 1 162 2 view .LVU230
 163:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 1223               		.loc 1 163 2 view .LVU231
 1224 0496 2B81      		ldd r18,Y+3
 1225 0498 3C81      		ldd r19,Y+4
 1226 049a 40E0      		ldi r20,0
 1227 049c 50E0      		ldi r21,0
 1228 049e 62E0      		ldi r22,lo8(2)
 1229 04a0 8F2D      		mov r24,r15
 1230 04a2 0E94 0000 		call _xmem_start
 1231               	.LVL64:
 164:xmem/xmem.c   **** 	{
 1232               		.loc 1 164 2 view .LVU232
 164:xmem/xmem.c   **** 	{
 1233               		.loc 1 164 8 is_stmt 0 view .LVU233
 1234 04a6 C12C      		mov r12,__zero_reg__
 1235 04a8 D12C      		mov r13,__zero_reg__
 1236               	.LVL65:
 1237               	.L26:
 164:xmem/xmem.c   **** 	{
 1238               		.loc 1 164 15 is_stmt 1 view .LVU234
 1239 04aa AC14      		cp r10,r12
 1240 04ac BD04      		cpc r11,r13
 1241 04ae 01F4      		brne .L27
 169:xmem/xmem.c   **** }
 1242               		.loc 1 169 2 view .LVU235
 1243 04b0 8F2D      		mov r24,r15
 1244 04b2 0E94 0000 		call _xmem_deselect
 1245               	.LVL66:
 169:xmem/xmem.c   **** }
 1246               		.loc 1 169 2 is_stmt 0 view .LVU236
 1247               	.LBE55:
 1248               	.LBE54:
 246:xmem/xmem.c   **** 	if(h.BankSecond != h.BankFirst)
 1249               		.loc 1 246 2 is_stmt 1 view .LVU237
 1250               		.loc 1 246 6 is_stmt 0 view .LVU238
 1251 04b6 0A81      		ldd r16,Y+2
 1252               		.loc 1 246 4 view .LVU239
 1253 04b8 F016      		cp r15,r16
 1254 04ba 01F0      		breq .L25
 247:xmem/xmem.c   **** 	{
 248:xmem/xmem.c   **** 		_xmem_set(h.BankSecond, 0, value, h.SizeSecond);
 1255               		.loc 1 248 3 is_stmt 1 view .LVU240
 1256 04bc CF80      		ldd r12,Y+7
 1257 04be D884      		ldd r13,Y+8
 1258               	.LVL67:
 1259               	.LBB57:
 1260               	.LBI57:
 160:xmem/xmem.c   **** {
 1261               		.loc 1 160 13 view .LVU241
 1262               	.LBB58:
 162:xmem/xmem.c   **** 	_xmem_start(bank, SRAM_COMMAND_WRITE, addr);
 1263               		.loc 1 162 2 view .LVU242
 163:xmem/xmem.c   **** 	for(i = 0; i < size; ++i)
 1264               		.loc 1 163 2 view .LVU243
 1265 04c0 20E0      		ldi r18,0
 1266 04c2 30E0      		ldi r19,0
 1267 04c4 A901      		movw r20,r18
 1268 04c6 62E0      		ldi r22,lo8(2)
 1269 04c8 802F      		mov r24,r16
 1270 04ca 0E94 0000 		call _xmem_start
 1271               	.LVL68:
 164:xmem/xmem.c   **** 	{
 1272               		.loc 1 164 2 view .LVU244
 164:xmem/xmem.c   **** 	{
 1273               		.loc 1 164 8 is_stmt 0 view .LVU245
 1274 04ce E12C      		mov r14,__zero_reg__
 1275 04d0 F12C      		mov r15,__zero_reg__
 1276               	.LVL69:
 1277               	.L29:
 164:xmem/xmem.c   **** 	{
 1278               		.loc 1 164 15 is_stmt 1 view .LVU246
 1279 04d2 CE14      		cp r12,r14
 1280 04d4 DF04      		cpc r13,r15
 1281 04d6 01F4      		brne .L30
 169:xmem/xmem.c   **** }
 1282               		.loc 1 169 2 view .LVU247
 1283 04d8 802F      		mov r24,r16
 1284               	/* epilogue start */
 1285               	.LBE58:
 1286               	.LBE57:
 249:xmem/xmem.c   **** 	}
 250:xmem/xmem.c   **** }
 1287               		.loc 1 250 1 is_stmt 0 view .LVU248
 1288 04da 2896      		adiw r28,8
 1289 04dc 0FB6      		in __tmp_reg__,__SREG__
 1290 04de F894      		cli
 1291 04e0 DEBF      		out __SP_H__,r29
 1292 04e2 0FBE      		out __SREG__,__tmp_reg__
 1293 04e4 CDBF      		out __SP_L__,r28
 1294 04e6 DF91      		pop r29
 1295 04e8 CF91      		pop r28
 1296 04ea 1F91      		pop r17
 1297               	.LVL70:
 1298               		.loc 1 250 1 view .LVU249
 1299 04ec 0F91      		pop r16
 1300               	.LVL71:
 1301               		.loc 1 250 1 view .LVU250
 1302 04ee FF90      		pop r15
 1303 04f0 EF90      		pop r14
 1304               	.LVL72:
 1305               		.loc 1 250 1 view .LVU251
 1306 04f2 DF90      		pop r13
 1307 04f4 CF90      		pop r12
 1308               	.LVL73:
 1309               		.loc 1 250 1 view .LVU252
 1310 04f6 BF90      		pop r11
 1311 04f8 AF90      		pop r10
 1312               	.LBB61:
 1313               	.LBB59:
 169:xmem/xmem.c   **** }
 1314               		.loc 1 169 2 view .LVU253
 1315 04fa 0C94 0000 		jmp _xmem_deselect
 1316               	.LVL74:
 1317               	.L27:
 169:xmem/xmem.c   **** }
 1318               		.loc 1 169 2 view .LVU254
 1319               	.LBE59:
 1320               	.LBE61:
 1321               	.LBB62:
 1322               	.LBB56:
 166:xmem/xmem.c   **** 	}
 1323               		.loc 1 166 3 is_stmt 1 view .LVU255
 1324 04fe 812F      		mov r24,r17
 1325 0500 0E94 0000 		call spi_xchg
 1326               	.LVL75:
 164:xmem/xmem.c   **** 	{
 1327               		.loc 1 164 23 view .LVU256
 1328 0504 8FEF      		ldi r24,-1
 1329 0506 C81A      		sub r12,r24
 1330 0508 D80A      		sbc r13,r24
 1331               	.LVL76:
 164:xmem/xmem.c   **** 	{
 1332               		.loc 1 164 23 is_stmt 0 view .LVU257
 1333 050a 00C0      		rjmp .L26
 1334               	.LVL77:
 1335               	.L30:
 164:xmem/xmem.c   **** 	{
 1336               		.loc 1 164 23 view .LVU258
 1337               	.LBE56:
 1338               	.LBE62:
 1339               	.LBB63:
 1340               	.LBB60:
 166:xmem/xmem.c   **** 	}
 1341               		.loc 1 166 3 is_stmt 1 view .LVU259
 1342 050c 812F      		mov r24,r17
 1343 050e 0E94 0000 		call spi_xchg
 1344               	.LVL78:
 164:xmem/xmem.c   **** 	{
 1345               		.loc 1 164 23 view .LVU260
 1346 0512 8FEF      		ldi r24,-1
 1347 0514 E81A      		sub r14,r24
 1348 0516 F80A      		sbc r15,r24
 1349               	.LVL79:
 164:xmem/xmem.c   **** 	{
 1350               		.loc 1 164 23 is_stmt 0 view .LVU261
 1351 0518 00C0      		rjmp .L29
 1352               	.LVL80:
 1353               	.L25:
 1354               	/* epilogue start */
 164:xmem/xmem.c   **** 	{
 1355               		.loc 1 164 23 view .LVU262
 1356               	.LBE60:
 1357               	.LBE63:
 1358               		.loc 1 250 1 view .LVU263
 1359 051a 2896      		adiw r28,8
 1360 051c 0FB6      		in __tmp_reg__,__SREG__
 1361 051e F894      		cli
 1362 0520 DEBF      		out __SP_H__,r29
 1363 0522 0FBE      		out __SREG__,__tmp_reg__
 1364 0524 CDBF      		out __SP_L__,r28
 1365 0526 DF91      		pop r29
 1366 0528 CF91      		pop r28
 1367 052a 1F91      		pop r17
 1368               	.LVL81:
 1369               		.loc 1 250 1 view .LVU264
 1370 052c 0F91      		pop r16
 1371 052e FF90      		pop r15
 1372 0530 EF90      		pop r14
 1373 0532 DF90      		pop r13
 1374 0534 CF90      		pop r12
 1375 0536 BF90      		pop r11
 1376 0538 AF90      		pop r10
 1377 053a 0895      		ret
 1378               		.cfi_endproc
 1379               	.LFE22:
 1381               		.section	.progmem.data,"a",@progbits
 1384               	__c.0:
 1385 0000 4D65 6D6F 		.string	"Memory test failed at address 0x%06lX [0x%02X != 0x%02X]"
 1385      7279 2074 
 1385      6573 7420 
 1385      6661 696C 
 1385      6564 2061 
 1388               	__c.1:
 1389 0039 3078 2530 		.string	"0x%06lX"
 1389      366C 5800 
 1392               	__c.2:
 1393 0041 5665 7269 		.string	"Verifying pattern"
 1393      6679 696E 
 1393      6720 7061 
 1393      7474 6572 
 1393      6E00 
 1396               	__c.3:
 1397 0053 3078 2530 		.string	"0x%06lX"
 1397      366C 5800 
 1400               	__c.4:
 1401 005b 5772 6974 		.string	"Writing pattern"
 1401      696E 6720 
 1401      7061 7474 
 1401      6572 6E00 
 1404               	__c.5:
 1405 006b 5465 7374 		.string	"Testing memory bank [%02d]"
 1405      696E 6720 
 1405      6D65 6D6F 
 1405      7279 2062 
 1405      616E 6B20 
 1408               	__c.6:
 1409 0086 5374 6172 		.string	"Starting complete memory test"
 1409      7469 6E67 
 1409      2063 6F6D 
 1409      706C 6574 
 1409      6520 6D65 
 1412               	__c.7:
 1413 00a4 4578 7465 		.string	"External memory driver initialized"
 1413      726E 616C 
 1413      206D 656D 
 1413      6F72 7920 
 1413      6472 6976 
 1414               		.text
 1415               	.Letext0:
 1416               		.file 2 "/usr/lib/gcc/avr/12.2.0/include/stdint-gcc.h"
 1417               		.file 3 "../../types/types.h"
 1418               		.file 4 "logger/logger.h"
 1419               		.file 5 "spi/spi.h"
DEFINED SYMBOLS
                            *ABS*:00000000 xmem.c
     /tmp/ccac6Or2.s:2      *ABS*:0000003e __SP_H__
     /tmp/ccac6Or2.s:3      *ABS*:0000003d __SP_L__
     /tmp/ccac6Or2.s:4      *ABS*:0000003f __SREG__
     /tmp/ccac6Or2.s:5      *ABS*:00000000 __tmp_reg__
     /tmp/ccac6Or2.s:6      *ABS*:00000001 __zero_reg__
     /tmp/ccac6Or2.s:12     .text:00000000 _xmem_deselect
     /tmp/ccac6Or2.s:16     .text:00000000 .Loc.0
     /tmp/ccac6Or2.s:17     .text:00000000 L0
     /tmp/ccac6Or2.s:22     .text:00000000 .Loc.1
     /tmp/ccac6Or2.s:24     .text:00000002 .Loc.2
     /tmp/ccac6Or2.s:33     .text:0000000e .Loc.3
     /tmp/ccac6Or2.s:37     .text:00000012 .Loc.4
     /tmp/ccac6Or2.s:39     .text:00000014 L0
     /tmp/ccac6Or2.s:43     .text:00000014 _xmem_overlap
     /tmp/ccac6Or2.s:46     .text:00000014 .Loc.5
     /tmp/ccac6Or2.s:47     .text:00000014 L0
     /tmp/ccac6Or2.s:48     .text:00000014 .Loc.6
     /tmp/ccac6Or2.s:75     .text:00000026 .Loc.7
     /tmp/ccac6Or2.s:77     .text:00000028 .Loc.8
     /tmp/ccac6Or2.s:78     .text:00000028 .Loc.9
     /tmp/ccac6Or2.s:82     .text:00000028 .Loc.10
     /tmp/ccac6Or2.s:84     .text:00000028 .Loc.11
     /tmp/ccac6Or2.s:85     .text:00000028 .Loc.12
     /tmp/ccac6Or2.s:92     .text:00000030 .Loc.13
     /tmp/ccac6Or2.s:95     .text:00000034 .Loc.14
     /tmp/ccac6Or2.s:96     .text:00000034 .Loc.15
     /tmp/ccac6Or2.s:100    .text:0000003a .Loc.16
     /tmp/ccac6Or2.s:109    .text:00000048 .Loc.17
     /tmp/ccac6Or2.s:112    .text:00000048 .Loc.18
     /tmp/ccac6Or2.s:114    .text:00000048 .Loc.19
     /tmp/ccac6Or2.s:115    .text:00000048 .Loc.20
     /tmp/ccac6Or2.s:125    .text:00000056 .Loc.21
     /tmp/ccac6Or2.s:128    .text:00000056 .Loc.22
     /tmp/ccac6Or2.s:130    .text:00000058 .Loc.23
     /tmp/ccac6Or2.s:134    .text:00000058 .Loc.24
     /tmp/ccac6Or2.s:136    .text:00000058 .Loc.25
     /tmp/ccac6Or2.s:137    .text:00000058 .Loc.26
     /tmp/ccac6Or2.s:149    .text:0000006a .Loc.27
     /tmp/ccac6Or2.s:152    .text:0000006a .Loc.28
     /tmp/ccac6Or2.s:154    .text:0000006c .Loc.29
     /tmp/ccac6Or2.s:155    .text:0000006c .Loc.30
     /tmp/ccac6Or2.s:158    .text:00000070 .Loc.31
     /tmp/ccac6Or2.s:162    .text:00000070 .Loc.32
     /tmp/ccac6Or2.s:164    .text:00000070 .Loc.33
     /tmp/ccac6Or2.s:165    .text:00000070 .Loc.34
     /tmp/ccac6Or2.s:169    .text:00000074 .Loc.35
     /tmp/ccac6Or2.s:172    .text:00000074 .Loc.36
     /tmp/ccac6Or2.s:175    .text:00000078 .Loc.37
     /tmp/ccac6Or2.s:176    .text:00000078 .Loc.38
     /tmp/ccac6Or2.s:181    .text:0000007c .Loc.39
     /tmp/ccac6Or2.s:185    .text:00000080 .Loc.40
     /tmp/ccac6Or2.s:193    .text:0000008e L0
     /tmp/ccac6Or2.s:197    .text:0000008e _xmem_start
     /tmp/ccac6Or2.s:200    .text:0000008e .Loc.41
     /tmp/ccac6Or2.s:201    .text:0000008e L0
     /tmp/ccac6Or2.s:202    .text:0000008e .Loc.42
     /tmp/ccac6Or2.s:214    .text:00000094 .Loc.43
     /tmp/ccac6Or2.s:218    .text:00000094 .Loc.44
     /tmp/ccac6Or2.s:220    .text:00000094 .Loc.45
     /tmp/ccac6Or2.s:222    .text:00000096 .Loc.46
     /tmp/ccac6Or2.s:231    .text:000000a2 .Loc.47
     /tmp/ccac6Or2.s:236    .text:000000a8 .Loc.48
     /tmp/ccac6Or2.s:239    .text:000000a8 .Loc.49
     /tmp/ccac6Or2.s:242    .text:000000aa .Loc.50
     /tmp/ccac6Or2.s:245    .text:000000ae .Loc.51
     /tmp/ccac6Or2.s:249    .text:000000b4 .Loc.52
     /tmp/ccac6Or2.s:253    .text:000000ba .Loc.53
     /tmp/ccac6Or2.s:256    .text:000000bc .Loc.54
     /tmp/ccac6Or2.s:259    .text:000000c0 .Loc.55
     /tmp/ccac6Or2.s:262    .text:000000c4 L0
     /tmp/ccac6Or2.s:266    .text:000000c4 _xmem_read
     /tmp/ccac6Or2.s:269    .text:000000c4 .Loc.56
     /tmp/ccac6Or2.s:270    .text:000000c4 L0
     /tmp/ccac6Or2.s:271    .text:000000c4 .Loc.57
     /tmp/ccac6Or2.s:301    .text:000000da .Loc.58
     /tmp/ccac6Or2.s:302    .text:000000da .Loc.59
     /tmp/ccac6Or2.s:304    .text:000000da .Loc.60
     /tmp/ccac6Or2.s:307    .text:000000dc .Loc.61
     /tmp/ccac6Or2.s:311    .text:000000e0 .Loc.62
     /tmp/ccac6Or2.s:314    .text:000000e2 .Loc.63
     /tmp/ccac6Or2.s:317    .text:000000e6 .Loc.64
     /tmp/ccac6Or2.s:318    .text:000000e6 .Loc.65
     /tmp/ccac6Or2.s:325    .text:000000ee .Loc.66
     /tmp/ccac6Or2.s:329    .text:000000f4 .Loc.67
     /tmp/ccac6Or2.s:332    .text:000000f6 .Loc.68
     /tmp/ccac6Or2.s:336    .text:000000fa .Loc.69
     /tmp/ccac6Or2.s:341    .text:00000100 .Loc.70
     /tmp/ccac6Or2.s:344    .text:00000104 .Loc.71
     /tmp/ccac6Or2.s:348    .text:00000108 .Loc.72
     /tmp/ccac6Or2.s:349    .text:00000108 .Loc.73
     /tmp/ccac6Or2.s:353    .text:0000010e .Loc.74
     /tmp/ccac6Or2.s:356    .text:00000110 .Loc.75
     /tmp/ccac6Or2.s:357    .text:00000110 .Loc.76
     /tmp/ccac6Or2.s:359    .text:00000112 L0
     /tmp/ccac6Or2.s:363    .text:00000112 _xmem_write
     /tmp/ccac6Or2.s:366    .text:00000112 .Loc.77
     /tmp/ccac6Or2.s:367    .text:00000112 L0
     /tmp/ccac6Or2.s:368    .text:00000112 .Loc.78
     /tmp/ccac6Or2.s:398    .text:00000128 .Loc.79
     /tmp/ccac6Or2.s:399    .text:00000128 .Loc.80
     /tmp/ccac6Or2.s:401    .text:00000128 .Loc.81
     /tmp/ccac6Or2.s:404    .text:0000012a .Loc.82
     /tmp/ccac6Or2.s:408    .text:0000012e .Loc.83
     /tmp/ccac6Or2.s:411    .text:00000130 .Loc.84
     /tmp/ccac6Or2.s:414    .text:00000134 .Loc.85
     /tmp/ccac6Or2.s:415    .text:00000134 .Loc.86
     /tmp/ccac6Or2.s:422    .text:0000013c .Loc.87
     /tmp/ccac6Or2.s:426    .text:00000142 .Loc.88
     /tmp/ccac6Or2.s:429    .text:00000144 .Loc.89
     /tmp/ccac6Or2.s:433    .text:00000148 .Loc.90
     /tmp/ccac6Or2.s:438    .text:0000014e .Loc.91
     /tmp/ccac6Or2.s:441    .text:00000152 .Loc.92
     /tmp/ccac6Or2.s:445    .text:00000156 .Loc.93
     /tmp/ccac6Or2.s:448    .text:00000158 .Loc.94
     /tmp/ccac6Or2.s:451    .text:0000015c .Loc.95
     /tmp/ccac6Or2.s:452    .text:0000015c .Loc.96
     /tmp/ccac6Or2.s:454    .text:0000015e L0
     /tmp/ccac6Or2.s:459    .text:0000015e xmem_init
     /tmp/ccac6Or2.s:461    .text:0000015e .Loc.97
     /tmp/ccac6Or2.s:462    .text:0000015e L0
     /tmp/ccac6Or2.s:518    .text:00000180 .Loc.98
     /tmp/ccac6Or2.s:521    .text:00000180 .Loc.99
     /tmp/ccac6Or2.s:523    .text:00000180 .Loc.100
     /tmp/ccac6Or2.s:525    .text:00000182 .Loc.101
     /tmp/ccac6Or2.s:530    .text:00000186 .Loc.102
     /tmp/ccac6Or2.s:533    .text:00000186 .Loc.103
     /tmp/ccac6Or2.s:535    .text:00000186 .Loc.104
     /tmp/ccac6Or2.s:537    .text:00000188 .Loc.105
     /tmp/ccac6Or2.s:542    .text:0000018c .Loc.106
     /tmp/ccac6Or2.s:544    .text:0000018c .Loc.107
     /tmp/ccac6Or2.s:545    .text:0000018c .Loc.108
     /tmp/ccac6Or2.s:547    .text:0000018c .Loc.109
     /tmp/ccac6Or2.s:1412   .progmem.data:000000a4 __c.7
     /tmp/ccac6Or2.s:555    .text:00000198 .Loc.110
     /tmp/ccac6Or2.s:558    .text:00000198 .Loc.111
     /tmp/ccac6Or2.s:560    .text:00000198 .Loc.112
     /tmp/ccac6Or2.s:561    .text:00000198 .Loc.113
     /tmp/ccac6Or2.s:562    .text:00000198 .Loc.114
     /tmp/ccac6Or2.s:564    .text:00000198 .Loc.115
     /tmp/ccac6Or2.s:565    .text:00000198 .Loc.116
     /tmp/ccac6Or2.s:567    .text:00000198 .Loc.117
     /tmp/ccac6Or2.s:1408   .progmem.data:00000086 __c.6
     /tmp/ccac6Or2.s:575    .text:000001a4 .Loc.118
     /tmp/ccac6Or2.s:577    .text:000001a8 .Loc.119
     /tmp/ccac6Or2.s:578    .text:000001a8 .Loc.120
     /tmp/ccac6Or2.s:579    .text:000001a8 .Loc.121
     /tmp/ccac6Or2.s:587    .text:000001b4 .Loc.122
     /tmp/ccac6Or2.s:1396   .progmem.data:00000053 __c.3
     /tmp/ccac6Or2.s:592    .text:000001bc .Loc.123
     /tmp/ccac6Or2.s:1392   .progmem.data:00000041 __c.2
     /tmp/ccac6Or2.s:597    .text:000001c4 .Loc.124
     /tmp/ccac6Or2.s:1388   .progmem.data:00000039 __c.1
     /tmp/ccac6Or2.s:600    .text:000001c8 .Loc.125
     /tmp/ccac6Or2.s:1384   .progmem.data:00000000 __c.0
     /tmp/ccac6Or2.s:608    .text:000001d4 .Loc.126
     /tmp/ccac6Or2.s:610    .text:000001d4 .Loc.127
     /tmp/ccac6Or2.s:611    .text:000001d4 .Loc.128
     /tmp/ccac6Or2.s:613    .text:000001d4 .Loc.129
     /tmp/ccac6Or2.s:1404   .progmem.data:0000006b __c.5
     /tmp/ccac6Or2.s:625    .text:000001e4 .Loc.130
     /tmp/ccac6Or2.s:627    .text:000001e4 .Loc.131
     /tmp/ccac6Or2.s:628    .text:000001e4 .Loc.132
     /tmp/ccac6Or2.s:630    .text:000001e4 .Loc.133
     /tmp/ccac6Or2.s:1400   .progmem.data:0000005b __c.4
     /tmp/ccac6Or2.s:638    .text:000001f0 .Loc.134
     /tmp/ccac6Or2.s:645    .text:000001fe .Loc.135
     /tmp/ccac6Or2.s:646    .text:000001fe .Loc.136
     /tmp/ccac6Or2.s:647    .text:000001fe .Loc.137
     /tmp/ccac6Or2.s:655    .text:0000020a .Loc.138
     /tmp/ccac6Or2.s:659    .text:00000210 .Loc.139
     /tmp/ccac6Or2.s:663    .text:00000214 .Loc.140
     /tmp/ccac6Or2.s:664    .text:00000214 .Loc.141
     /tmp/ccac6Or2.s:666    .text:00000216 .Loc.142
     /tmp/ccac6Or2.s:667    .text:00000216 .Loc.143
     /tmp/ccac6Or2.s:673    .text:00000220 .Loc.144
     /tmp/ccac6Or2.s:678    .text:00000228 .Loc.145
     /tmp/ccac6Or2.s:680    .text:00000228 .Loc.146
     /tmp/ccac6Or2.s:681    .text:00000228 .Loc.147
     /tmp/ccac6Or2.s:683    .text:00000228 .Loc.148
     /tmp/ccac6Or2.s:705    .text:00000244 .Loc.149
     /tmp/ccac6Or2.s:706    .text:00000244 .Loc.150
     /tmp/ccac6Or2.s:713    .text:00000250 .Loc.151
     /tmp/ccac6Or2.s:716    .text:00000256 .Loc.152
     /tmp/ccac6Or2.s:722    .text:00000260 .Loc.153
     /tmp/ccac6Or2.s:723    .text:00000260 .Loc.154
     /tmp/ccac6Or2.s:726    .text:00000262 .Loc.155
     /tmp/ccac6Or2.s:729    .text:00000268 .Loc.156
     /tmp/ccac6Or2.s:731    .text:00000268 .Loc.157
     /tmp/ccac6Or2.s:732    .text:00000268 .Loc.158
     /tmp/ccac6Or2.s:734    .text:00000268 .Loc.159
     /tmp/ccac6Or2.s:740    .text:00000270 .Loc.160
     /tmp/ccac6Or2.s:747    .text:0000027e .Loc.161
     /tmp/ccac6Or2.s:748    .text:0000027e .Loc.162
     /tmp/ccac6Or2.s:749    .text:0000027e .Loc.163
     /tmp/ccac6Or2.s:753    .text:00000282 .Loc.164
     /tmp/ccac6Or2.s:757    .text:00000288 .Loc.165
     /tmp/ccac6Or2.s:761    .text:0000028c .Loc.166
     /tmp/ccac6Or2.s:762    .text:0000028c .Loc.167
     /tmp/ccac6Or2.s:764    .text:0000028e .Loc.168
     /tmp/ccac6Or2.s:765    .text:0000028e .Loc.169
     /tmp/ccac6Or2.s:771    .text:00000298 .Loc.170
     /tmp/ccac6Or2.s:776    .text:000002a0 .Loc.171
     /tmp/ccac6Or2.s:778    .text:000002a0 .Loc.172
     /tmp/ccac6Or2.s:779    .text:000002a0 .Loc.173
     /tmp/ccac6Or2.s:781    .text:000002a0 .Loc.174
     /tmp/ccac6Or2.s:803    .text:000002bc .Loc.175
     /tmp/ccac6Or2.s:804    .text:000002bc .Loc.176
     /tmp/ccac6Or2.s:811    .text:000002c8 .Loc.177
     /tmp/ccac6Or2.s:812    .text:000002c8 .Loc.178
     /tmp/ccac6Or2.s:816    .text:000002d0 .Loc.179
     /tmp/ccac6Or2.s:817    .text:000002d0 .Loc.180
     /tmp/ccac6Or2.s:820    .text:000002d4 .Loc.181
     /tmp/ccac6Or2.s:823    .text:000002da .Loc.182
     /tmp/ccac6Or2.s:825    .text:000002da .Loc.183
     /tmp/ccac6Or2.s:826    .text:000002da .Loc.184
     /tmp/ccac6Or2.s:828    .text:000002da .Loc.185
     /tmp/ccac6Or2.s:860    .text:00000302 .Loc.186
     /tmp/ccac6Or2.s:866    .text:0000030c .Loc.187
     /tmp/ccac6Or2.s:867    .text:0000030c .Loc.188
     /tmp/ccac6Or2.s:870    .text:0000030e .Loc.189
     /tmp/ccac6Or2.s:873    .text:00000314 .Loc.190
     /tmp/ccac6Or2.s:874    .text:00000314 .Loc.191
     /tmp/ccac6Or2.s:878    .text:0000031c L0
     /tmp/ccac6Or2.s:883    .text:0000031e .Loc.192
     /tmp/ccac6Or2.s:902    .text:00000342 L0
     /tmp/ccac6Or2.s:907    .text:00000342 xmem_read
     /tmp/ccac6Or2.s:910    .text:00000342 .Loc.193
     /tmp/ccac6Or2.s:911    .text:00000342 L0
     /tmp/ccac6Or2.s:912    .text:00000342 .Loc.194
     /tmp/ccac6Or2.s:951    .text:00000364 .Loc.195
     /tmp/ccac6Or2.s:952    .text:00000364 .Loc.196
     /tmp/ccac6Or2.s:955    .text:00000366 .Loc.197
     /tmp/ccac6Or2.s:960    .text:0000036e .Loc.198
     /tmp/ccac6Or2.s:971    .text:00000382 .Loc.199
     /tmp/ccac6Or2.s:972    .text:00000382 .Loc.200
     /tmp/ccac6Or2.s:974    .text:00000384 .Loc.201
     /tmp/ccac6Or2.s:977    .text:00000388 .Loc.202
     /tmp/ccac6Or2.s:986    .text:00000396 .Loc.203
     /tmp/ccac6Or2.s:998    .text:000003aa .Loc.204
     /tmp/ccac6Or2.s:1002   .text:000003b0 .Loc.205
     /tmp/ccac6Or2.s:1007   .text:000003b4 .Loc.206
     /tmp/ccac6Or2.s:1019   .text:000003c8 .Loc.207
     /tmp/ccac6Or2.s:1024   .text:000003d0 L0
     /tmp/ccac6Or2.s:1029   .text:000003d0 xmem_write
     /tmp/ccac6Or2.s:1032   .text:000003d0 .Loc.208
     /tmp/ccac6Or2.s:1033   .text:000003d0 L0
     /tmp/ccac6Or2.s:1034   .text:000003d0 .Loc.209
     /tmp/ccac6Or2.s:1073   .text:000003f2 .Loc.210
     /tmp/ccac6Or2.s:1074   .text:000003f2 .Loc.211
     /tmp/ccac6Or2.s:1077   .text:000003f4 .Loc.212
     /tmp/ccac6Or2.s:1082   .text:000003fc .Loc.213
     /tmp/ccac6Or2.s:1093   .text:00000410 .Loc.214
     /tmp/ccac6Or2.s:1094   .text:00000410 .Loc.215
     /tmp/ccac6Or2.s:1096   .text:00000412 .Loc.216
     /tmp/ccac6Or2.s:1099   .text:00000416 .Loc.217
     /tmp/ccac6Or2.s:1108   .text:00000424 .Loc.218
     /tmp/ccac6Or2.s:1120   .text:00000438 .Loc.219
     /tmp/ccac6Or2.s:1124   .text:0000043e .Loc.220
     /tmp/ccac6Or2.s:1129   .text:00000442 .Loc.221
     /tmp/ccac6Or2.s:1141   .text:00000456 .Loc.222
     /tmp/ccac6Or2.s:1146   .text:0000045e L0
     /tmp/ccac6Or2.s:1151   .text:0000045e xmem_set
     /tmp/ccac6Or2.s:1154   .text:0000045e .Loc.223
     /tmp/ccac6Or2.s:1155   .text:0000045e L0
     /tmp/ccac6Or2.s:1156   .text:0000045e .Loc.224
     /tmp/ccac6Or2.s:1204   .text:00000486 .Loc.225
     /tmp/ccac6Or2.s:1205   .text:00000486 .Loc.226
     /tmp/ccac6Or2.s:1208   .text:00000488 .Loc.227
     /tmp/ccac6Or2.s:1213   .text:00000490 .Loc.228
     /tmp/ccac6Or2.s:1220   .text:00000496 .Loc.229
     /tmp/ccac6Or2.s:1222   .text:00000496 .Loc.230
     /tmp/ccac6Or2.s:1223   .text:00000496 .Loc.231
     /tmp/ccac6Or2.s:1232   .text:000004a6 .Loc.232
     /tmp/ccac6Or2.s:1233   .text:000004a6 .Loc.233
     /tmp/ccac6Or2.s:1238   .text:000004aa .Loc.234
     /tmp/ccac6Or2.s:1242   .text:000004b0 .Loc.235
     /tmp/ccac6Or2.s:1246   .text:000004b6 .Loc.236
     /tmp/ccac6Or2.s:1249   .text:000004b6 .Loc.237
     /tmp/ccac6Or2.s:1250   .text:000004b6 .Loc.238
     /tmp/ccac6Or2.s:1252   .text:000004b8 .Loc.239
     /tmp/ccac6Or2.s:1255   .text:000004bc .Loc.240
     /tmp/ccac6Or2.s:1261   .text:000004c0 .Loc.241
     /tmp/ccac6Or2.s:1263   .text:000004c0 .Loc.242
     /tmp/ccac6Or2.s:1264   .text:000004c0 .Loc.243
     /tmp/ccac6Or2.s:1272   .text:000004ce .Loc.244
     /tmp/ccac6Or2.s:1273   .text:000004ce .Loc.245
     /tmp/ccac6Or2.s:1278   .text:000004d2 .Loc.246
     /tmp/ccac6Or2.s:1282   .text:000004d8 .Loc.247
     /tmp/ccac6Or2.s:1287   .text:000004da .Loc.248
     /tmp/ccac6Or2.s:1298   .text:000004ec .Loc.249
     /tmp/ccac6Or2.s:1301   .text:000004ee .Loc.250
     /tmp/ccac6Or2.s:1305   .text:000004f2 .Loc.251
     /tmp/ccac6Or2.s:1309   .text:000004f6 .Loc.252
     /tmp/ccac6Or2.s:1314   .text:000004fa .Loc.253
     /tmp/ccac6Or2.s:1318   .text:000004fe .Loc.254
     /tmp/ccac6Or2.s:1323   .text:000004fe .Loc.255
     /tmp/ccac6Or2.s:1327   .text:00000504 .Loc.256
     /tmp/ccac6Or2.s:1332   .text:0000050a .Loc.257
     /tmp/ccac6Or2.s:1336   .text:0000050c .Loc.258
     /tmp/ccac6Or2.s:1341   .text:0000050c .Loc.259
     /tmp/ccac6Or2.s:1345   .text:00000512 .Loc.260
     /tmp/ccac6Or2.s:1350   .text:00000518 .Loc.261
     /tmp/ccac6Or2.s:1355   .text:0000051a .Loc.262
     /tmp/ccac6Or2.s:1358   .text:0000051a .Loc.263
     /tmp/ccac6Or2.s:1369   .text:0000052c .Loc.264
     /tmp/ccac6Or2.s:1378   .text:0000053c L0
     /tmp/ccac6Or2.s:1420   .text:0000053c L0
                     .debug_frame:00000000 L0
     /tmp/ccac6Or2.s:30     .text:0000000a .L21
     /tmp/ccac6Or2.s:28     .text:00000008 .L11
     /tmp/ccac6Or2.s:117    .text:0000004a .L12
     /tmp/ccac6Or2.s:141    .text:0000005e .L13
     /tmp/ccac6Or2.s:180    .text:0000007c .L3
     /tmp/ccac6Or2.s:228    .text:0000009e .L22
     /tmp/ccac6Or2.s:226    .text:0000009c .L14
     /tmp/ccac6Or2.s:347    .text:00000108 .L7
     /tmp/ccac6Or2.s:324    .text:000000ee .L6
     /tmp/ccac6Or2.s:444    .text:00000156 .L10
     /tmp/ccac6Or2.s:421    .text:0000013c .L9
     /tmp/ccac6Or2.s:704    .text:00000244 .L12
     /tmp/ccac6Or2.s:725    .text:00000262 .L13
     /tmp/ccac6Or2.s:662    .text:00000214 .L14
     /tmp/ccac6Or2.s:802    .text:000002bc .L15
     /tmp/ccac6Or2.s:869    .text:0000030e .L16
     /tmp/ccac6Or2.s:859    .text:00000302 .L17
     /tmp/ccac6Or2.s:760    .text:0000028c .L18
     /tmp/ccac6Or2.s:605    .text:000001d0 .L19
     /tmp/ccac6Or2.s:1005   .text:000003b4 .L21
     /tmp/ccac6Or2.s:1127   .text:00000442 .L23
     /tmp/ccac6Or2.s:1317   .text:000004fe .L27
     /tmp/ccac6Or2.s:1353   .text:0000051a .L25
     /tmp/ccac6Or2.s:1335   .text:0000050c .L30
     /tmp/ccac6Or2.s:1237   .text:000004aa .L26
     /tmp/ccac6Or2.s:1277   .text:000004d2 .L29
     /tmp/ccac6Or2.s:2730   .debug_abbrev:00000000 .Ldebug_abbrev0
     /tmp/ccac6Or2.s:8      .text:00000000 .Ltext0
     /tmp/ccac6Or2.s:1415   .text:0000053c .Letext0
     /tmp/ccac6Or2.s:4937   .debug_line:00000000 .Ldebug_line0
     /tmp/ccac6Or2.s:1153   .text:0000045e .LFB22
     /tmp/ccac6Or2.s:1379   .text:0000053c .LFE22
     /tmp/ccac6Or2.s:3530   .debug_loclists:00000010 .LLST31
     /tmp/ccac6Or2.s:3525   .debug_loclists:0000000c .LVUS31
     /tmp/ccac6Or2.s:3567   .debug_loclists:00000037 .LLST32
     /tmp/ccac6Or2.s:3556   .debug_loclists:0000002d .LVUS32
     /tmp/ccac6Or2.s:3607   .debug_loclists:00000067 .LLST33
     /tmp/ccac6Or2.s:3600   .debug_loclists:00000061 .LVUS33
     /tmp/ccac6Or2.s:1219   .text:00000496 .LBI54
     /tmp/ccac6Or2.s:4916   .debug_rnglists:00000035 .LLRL34
     /tmp/ccac6Or2.s:3642   .debug_loclists:0000008e .LLST35
     /tmp/ccac6Or2.s:3637   .debug_loclists:0000008a .LVUS35
     /tmp/ccac6Or2.s:3669   .debug_loclists:000000ab .LLST36
     /tmp/ccac6Or2.s:3664   .debug_loclists:000000a7 .LVUS36
     /tmp/ccac6Or2.s:3684   .debug_loclists:000000bc .LLST37
     /tmp/ccac6Or2.s:3681   .debug_loclists:000000ba .LVUS37
     /tmp/ccac6Or2.s:3697   .debug_loclists:000000c9 .LLST38
     /tmp/ccac6Or2.s:3692   .debug_loclists:000000c5 .LVUS38
     /tmp/ccac6Or2.s:3716   .debug_loclists:000000de .LLST39
     /tmp/ccac6Or2.s:3709   .debug_loclists:000000d8 .LVUS39
     /tmp/ccac6Or2.s:1231   .text:000004a6 .LVL64
     /tmp/ccac6Or2.s:1245   .text:000004b6 .LVL66
     /tmp/ccac6Or2.s:1326   .text:00000504 .LVL75
     /tmp/ccac6Or2.s:1260   .text:000004c0 .LBI57
     /tmp/ccac6Or2.s:4924   .debug_rnglists:00000040 .LLRL40
     /tmp/ccac6Or2.s:3749   .debug_loclists:00000103 .LLST41
     /tmp/ccac6Or2.s:3744   .debug_loclists:000000ff .LVUS41
     /tmp/ccac6Or2.s:3778   .debug_loclists:00000122 .LLST42
     /tmp/ccac6Or2.s:3771   .debug_loclists:0000011c .LVUS42
     /tmp/ccac6Or2.s:3803   .debug_loclists:0000013f .LLST43
     /tmp/ccac6Or2.s:3798   .debug_loclists:0000013b .LVUS43
     /tmp/ccac6Or2.s:3824   .debug_loclists:00000156 .LLST44
     /tmp/ccac6Or2.s:3817   .debug_loclists:00000150 .LVUS44
     /tmp/ccac6Or2.s:3848   .debug_loclists:00000172 .LLST45
     /tmp/ccac6Or2.s:3841   .debug_loclists:0000016c .LVUS45
     /tmp/ccac6Or2.s:1271   .text:000004ce .LVL68
     /tmp/ccac6Or2.s:1316   .text:000004fe .LVL74
     /tmp/ccac6Or2.s:1344   .text:00000512 .LVL78
     /tmp/ccac6Or2.s:1212   .text:00000490 .LVL62
     /tmp/ccac6Or2.s:1031   .text:000003d0 .LFB21
     /tmp/ccac6Or2.s:1147   .text:0000045e .LFE21
     /tmp/ccac6Or2.s:3881   .debug_loclists:00000197 .LLST28
     /tmp/ccac6Or2.s:3876   .debug_loclists:00000193 .LVUS28
     /tmp/ccac6Or2.s:3918   .debug_loclists:000001be .LLST29
     /tmp/ccac6Or2.s:3907   .debug_loclists:000001b4 .LVUS29
     /tmp/ccac6Or2.s:3973   .debug_loclists:000001fd .LLST30
     /tmp/ccac6Or2.s:3966   .debug_loclists:000001f7 .LVUS30
     /tmp/ccac6Or2.s:1081   .text:000003fc .LVL54
     /tmp/ccac6Or2.s:1092   .text:00000410 .LVL55
     /tmp/ccac6Or2.s:1126   .text:00000442 .LVL57
     /tmp/ccac6Or2.s:909    .text:00000342 .LFB20
     /tmp/ccac6Or2.s:1025   .text:000003d0 .LFE20
     /tmp/ccac6Or2.s:4008   .debug_loclists:00000224 .LLST25
     /tmp/ccac6Or2.s:4003   .debug_loclists:00000220 .LVUS25
     /tmp/ccac6Or2.s:4045   .debug_loclists:0000024b .LLST26
     /tmp/ccac6Or2.s:4034   .debug_loclists:00000241 .LVUS26
     /tmp/ccac6Or2.s:4100   .debug_loclists:0000028a .LLST27
     /tmp/ccac6Or2.s:4093   .debug_loclists:00000284 .LVUS27
     /tmp/ccac6Or2.s:959    .text:0000036e .LVL46
     /tmp/ccac6Or2.s:970    .text:00000382 .LVL47
     /tmp/ccac6Or2.s:1004   .text:000003b4 .LVL49
     /tmp/ccac6Or2.s:460    .text:0000015e .LFB19
     /tmp/ccac6Or2.s:903    .text:00000342 .LFE19
     /tmp/ccac6Or2.s:543    .text:0000018c .LBB40
     /tmp/ccac6Or2.s:546    .text:0000018c .LBE40
     /tmp/ccac6Or2.s:520    .text:00000180 .LBI36
     /tmp/ccac6Or2.s:519    .text:00000180 .LBB36
     /tmp/ccac6Or2.s:529    .text:00000186 .LBE36
     /tmp/ccac6Or2.s:532    .text:00000186 .LBI38
     /tmp/ccac6Or2.s:531    .text:00000186 .LBB38
     /tmp/ccac6Or2.s:541    .text:0000018c .LBE38
     /tmp/ccac6Or2.s:557    .text:00000198 .LBI41
     /tmp/ccac6Or2.s:556    .text:00000198 .LBB41
     /tmp/ccac6Or2.s:882    .text:0000031e .LBE41
     /tmp/ccac6Or2.s:4890   .debug_rnglists:0000000c .LLRL24
     /tmp/ccac6Or2.s:45     .text:00000014 .LFB18
     /tmp/ccac6Or2.s:194    .text:0000008e .LFE18
     /tmp/ccac6Or2.s:4135   .debug_loclists:000002b1 .LLST0
     /tmp/ccac6Or2.s:4130   .debug_loclists:000002ad .LVUS0
     /tmp/ccac6Or2.s:4168   .debug_loclists:000002d1 .LLST1
     /tmp/ccac6Or2.s:4161   .debug_loclists:000002cb .LVUS1
     /tmp/ccac6Or2.s:4203   .debug_loclists:000002f3 .LLST2
     /tmp/ccac6Or2.s:4198   .debug_loclists:000002ef .LVUS2
     /tmp/ccac6Or2.s:4228   .debug_loclists:0000030b .LLST3
     /tmp/ccac6Or2.s:4225   .debug_loclists:00000309 .LVUS3
     /tmp/ccac6Or2.s:81     .text:00000028 .LBI10
     /tmp/ccac6Or2.s:80     .text:00000028 .LBB10
     /tmp/ccac6Or2.s:91     .text:00000030 .LBE10
     /tmp/ccac6Or2.s:4249   .debug_loclists:0000031e .LLST4
     /tmp/ccac6Or2.s:4246   .debug_loclists:0000031c .LVUS4
     /tmp/ccac6Or2.s:111    .text:00000048 .LBI12
     /tmp/ccac6Or2.s:110    .text:00000048 .LBB12
     /tmp/ccac6Or2.s:127    .text:00000056 .LBE12
     /tmp/ccac6Or2.s:4270   .debug_loclists:00000331 .LLST5
     /tmp/ccac6Or2.s:4267   .debug_loclists:0000032f .LVUS5
     /tmp/ccac6Or2.s:133    .text:00000058 .LBI14
     /tmp/ccac6Or2.s:132    .text:00000058 .LBB14
     /tmp/ccac6Or2.s:151    .text:0000006a .LBE14
     /tmp/ccac6Or2.s:4291   .debug_loclists:00000344 .LLST6
     /tmp/ccac6Or2.s:4288   .debug_loclists:00000342 .LVUS6
     /tmp/ccac6Or2.s:161    .text:00000070 .LBI16
     /tmp/ccac6Or2.s:160    .text:00000070 .LBB16
     /tmp/ccac6Or2.s:171    .text:00000074 .LBE16
     /tmp/ccac6Or2.s:4312   .debug_loclists:00000357 .LLST7
     /tmp/ccac6Or2.s:4309   .debug_loclists:00000355 .LVUS7
     /tmp/ccac6Or2.s:365    .text:00000112 .LFB14
     /tmp/ccac6Or2.s:455    .text:0000015e .LFE14
     /tmp/ccac6Or2.s:4341   .debug_loclists:00000372 .LLST18
     /tmp/ccac6Or2.s:4330   .debug_loclists:00000368 .LVUS18
     /tmp/ccac6Or2.s:4378   .debug_loclists:0000039f .LLST19
     /tmp/ccac6Or2.s:4371   .debug_loclists:00000399 .LVUS19
     /tmp/ccac6Or2.s:4413   .debug_loclists:000003c6 .LLST20
     /tmp/ccac6Or2.s:4408   .debug_loclists:000003c2 .LVUS20
     /tmp/ccac6Or2.s:4440   .debug_loclists:000003e3 .LLST21
     /tmp/ccac6Or2.s:4433   .debug_loclists:000003dd .LVUS21
     /tmp/ccac6Or2.s:4481   .debug_loclists:00000410 .LLST22
     /tmp/ccac6Or2.s:4470   .debug_loclists:00000406 .LVUS22
     /tmp/ccac6Or2.s:4539   .debug_loclists:00000452 .LLST23
     /tmp/ccac6Or2.s:4534   .debug_loclists:0000044e .LVUS23
     /tmp/ccac6Or2.s:413    .text:00000134 .LVL36
     /tmp/ccac6Or2.s:443    .text:00000156 .LVL40
     /tmp/ccac6Or2.s:450    .text:0000015c .LVL42
     /tmp/ccac6Or2.s:268    .text:000000c4 .LFB13
     /tmp/ccac6Or2.s:360    .text:00000112 .LFE13
     /tmp/ccac6Or2.s:4570   .debug_loclists:00000473 .LLST12
     /tmp/ccac6Or2.s:4559   .debug_loclists:00000469 .LVUS12
     /tmp/ccac6Or2.s:4607   .debug_loclists:000004a0 .LLST13
     /tmp/ccac6Or2.s:4600   .debug_loclists:0000049a .LVUS13
     /tmp/ccac6Or2.s:4642   .debug_loclists:000004c7 .LLST14
     /tmp/ccac6Or2.s:4637   .debug_loclists:000004c3 .LVUS14
     /tmp/ccac6Or2.s:4669   .debug_loclists:000004e4 .LLST15
     /tmp/ccac6Or2.s:4662   .debug_loclists:000004de .LVUS15
     /tmp/ccac6Or2.s:4710   .debug_loclists:00000511 .LLST16
     /tmp/ccac6Or2.s:4699   .debug_loclists:00000507 .LVUS16
     /tmp/ccac6Or2.s:4768   .debug_loclists:00000553 .LLST17
     /tmp/ccac6Or2.s:4763   .debug_loclists:0000054f .LVUS17
     /tmp/ccac6Or2.s:316    .text:000000e6 .LVL24
     /tmp/ccac6Or2.s:346    .text:00000108 .LVL28
     /tmp/ccac6Or2.s:352    .text:0000010e .LVL29
     /tmp/ccac6Or2.s:199    .text:0000008e .LFB11
     /tmp/ccac6Or2.s:263    .text:000000c4 .LFE11
     /tmp/ccac6Or2.s:4793   .debug_loclists:0000056e .LLST8
     /tmp/ccac6Or2.s:4788   .debug_loclists:0000056a .LVUS8
     /tmp/ccac6Or2.s:4813   .debug_loclists:00000584 .LLST9
     /tmp/ccac6Or2.s:4808   .debug_loclists:00000580 .LVUS9
     /tmp/ccac6Or2.s:4833   .debug_loclists:0000059a .LLST10
     /tmp/ccac6Or2.s:4828   .debug_loclists:00000596 .LVUS10
     /tmp/ccac6Or2.s:217    .text:00000094 .LBI20
     /tmp/ccac6Or2.s:216    .text:00000094 .LBB20
     /tmp/ccac6Or2.s:238    .text:000000a8 .LBE20
     /tmp/ccac6Or2.s:4862   .debug_loclists:000005b9 .LLST11
     /tmp/ccac6Or2.s:4859   .debug_loclists:000005b7 .LVUS11
     /tmp/ccac6Or2.s:244    .text:000000ae .LVL15
     /tmp/ccac6Or2.s:248    .text:000000b4 .LVL16
     /tmp/ccac6Or2.s:252    .text:000000ba .LVL17
     /tmp/ccac6Or2.s:261    .text:000000c4 .LVL18
     /tmp/ccac6Or2.s:14     .text:00000000 .LFB10
     /tmp/ccac6Or2.s:40     .text:00000014 .LFE10
     /tmp/ccac6Or2.s:1421   .debug_info:00000000 .Ldebug_info0

UNDEFINED SYMBOLS
spi_xchg
log_boot_P
spi_fast
panic
