# AxE Project Analysis - SystemVerilog Hardware Modules

## ğŸ“‹ Chunk Information
- **Category**: 06_systemverilog_modules
- **Description**: SystemVerilog Hardware Modules
- **Files included**: 35
- **Generated**: 2025-07-11 12:49:12

## ğŸ¯ AI Analysis Focus

- **System Integration**: SoC composition and configuration
- **Interface Design**: Module interconnection strategies
- **Configuration Management**: Parameter and setting organization
- **Testing Strategy**: System-level verification approach

## ğŸ“ Files in This Chunk

- `rtl/axi_arbiter/axi_arbiter.sv`
- `rtl/axi_demux/axi_demux.sv`
- `rtl/axi_detector/axi_detector.sv`
- `rtl/axi_mux/axi_mux.sv`
- `rtl/axi_offset/axi_offset.sv`
- `rtl/axi_offset/vivado_wrapper.sv`
- `rtl/bridge/bridge_master.sv`
- `rtl/bridge/bridge_slave_missing.sv`
- `rtl/bridge/bridge_slave_none_missing.sv`
- `rtl/bridge/bridge_slave.sv`
- `rtl/bridge/flit_buffer_missing.sv`
- `rtl/bridge/flit_buffer_none_missing.sv`
- `rtl/bridge/flit_buffer.sv`
- `rtl/buffer/ring_buffer.sv`
- `rtl/clk_gater/clk_gater.sv`
- `rtl/control/control.sv`
- `rtl/controller_axi.sv`
- `rtl/debugger/debugger.sv`
- `rtl/interfaces/if_axi_light.sv`
- `rtl/interfaces/if_connect.sv`
- `rtl/memory/bram_controller.sv`
- `rtl/memory/bram.sv`
- `rtl/memory_controller_priority_input_soc.sv`
- `rtl/memory_controller_priority_input.sv`
- `rtl/memory/memory_mem_packer.sv`
- `rtl/node_clk_gating.sv`
- `rtl/pico/picorv32_if_wrapper.sv`
- `rtl/PiXo/DTCL_AFPM.sv`
- `rtl/PiXo/LB_AFPM.sv`
- `rtl/PiXo/picorv32_if_wrapper.sv`
- `rtl/res_n_syn/res_n_syn.sv`
- `rtl/self_awareness/self_awareness.sv`
- `rtl/uart/uart_clk.sv`
- `rtl/uart/uart.sv`
- `rtl/uart/uart_tx.sv`

---


## ğŸ“„ FILE: `rtl/axi_arbiter/axi_arbiter.sv`


---


## ğŸ“„ FILE: `rtl/axi_demux/axi_demux.sv`


---


## ğŸ“„ FILE: `rtl/axi_detector/axi_detector.sv`


---


## ğŸ“„ FILE: `rtl/axi_mux/axi_mux.sv`


---


## ğŸ“„ FILE: `rtl/axi_offset/axi_offset.sv`


---


## ğŸ“„ FILE: `rtl/axi_offset/vivado_wrapper.sv`


---


## ğŸ“„ FILE: `rtl/bridge/bridge_master.sv`


---


## ğŸ“„ FILE: `rtl/bridge/bridge_slave_missing.sv`


---


## ğŸ“„ FILE: `rtl/bridge/bridge_slave_none_missing.sv`


---


## ğŸ“„ FILE: `rtl/bridge/bridge_slave.sv`


---


## ğŸ“„ FILE: `rtl/bridge/flit_buffer_missing.sv`


---


## ğŸ“„ FILE: `rtl/bridge/flit_buffer_none_missing.sv`


---


## ğŸ“„ FILE: `rtl/bridge/flit_buffer.sv`


---


## ğŸ“„ FILE: `rtl/buffer/ring_buffer.sv`


---


## ğŸ“„ FILE: `rtl/clk_gater/clk_gater.sv`


---


## ğŸ“„ FILE: `rtl/control/control.sv`


---


## ğŸ“„ FILE: `rtl/controller_axi.sv`


---


## ğŸ“„ FILE: `rtl/debugger/debugger.sv`


---


## ğŸ“„ FILE: `rtl/interfaces/if_axi_light.sv`


---


## ğŸ“„ FILE: `rtl/interfaces/if_connect.sv`


---


## ğŸ“„ FILE: `rtl/memory/bram_controller.sv`


---


## ğŸ“„ FILE: `rtl/memory/bram.sv`


---


## ğŸ“„ FILE: `rtl/memory_controller_priority_input_soc.sv`


---


## ğŸ“„ FILE: `rtl/memory_controller_priority_input.sv`


---


## ğŸ“„ FILE: `rtl/memory/memory_mem_packer.sv`


---


## ğŸ“„ FILE: `rtl/node_clk_gating.sv`


---


## ğŸ“„ FILE: `rtl/pico/picorv32_if_wrapper.sv`


---


## ğŸ“„ FILE: `rtl/PiXo/DTCL_AFPM.sv`


---


## ğŸ“„ FILE: `rtl/PiXo/LB_AFPM.sv`


---


## ğŸ“„ FILE: `rtl/PiXo/picorv32_if_wrapper.sv`


---


## ğŸ“„ FILE: `rtl/res_n_syn/res_n_syn.sv`


---


## ğŸ“„ FILE: `rtl/self_awareness/self_awareness.sv`


---


## ğŸ“„ FILE: `rtl/uart/uart_clk.sv`


---


## ğŸ“„ FILE: `rtl/uart/uart.sv`


---


## ğŸ“„ FILE: `rtl/uart/uart_tx.sv`


---

