// Seed: 1309300314
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  wire id_7;
  assign id_4 = 1;
  module_2();
  wire id_8;
  wire id_9 = id_1;
  tri0 id_10 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4, id_5;
  module_0(
      id_4, id_4, id_5, id_4
  );
endmodule
module module_2 ();
  always_latch @(negedge id_1) id_1 <= id_1;
endmodule
