#Build: Synplify Pro G-2012.09M-SP1 , Build 013R, Feb 15 2013
#install: C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1
#OS: Windows 7 6.1
#Hostname: EECS373-03

#Implementation: synthesis

$ Start of Compile
#Sat Nov 23 21:15:13 2013

Synopsys Verilog Compiler, version comp201209rcp1, Build 245R, built Feb 20 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v"
@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\vlog\scemi_pipes.svh"
@I::"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\vlog\hypermods.v"
@I::"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Clock_gen.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\fifo_256x8_smartfusion.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\mss_tshell.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\gc_MSS.v"
@I::"C:\Users\mttschlt\UMKarts\gc\hdl\receive.v"
@I::"C:\Users\mttschlt\UMKarts\gc\hdl\query.v"
@I::"C:\Users\mttschlt\UMKarts\gc\hdl\clockdivider.v"
@I::"C:\Users\mttschlt\UMKarts\gc\hdl\IR_LED.v"
@I::"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v"
@I::"C:\Users\mttschlt\UMKarts\gc\hdl\LED_PULSE.v"
@I::"C:\Users\mttschlt\UMKarts\gc\hdl\IR_RECV.v"
@I::"C:\Users\mttschlt\UMKarts\gc\hdl\motor.v"
@I::"C:\Users\mttschlt\UMKarts\gc\hdl\motorWrapper.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3_iaddr_reg.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v"
@I::"C:\Users\mttschlt\UMKarts\gc\component\work\gc\gc.v"
@W: CG775 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":13:0:13:7|Found Component CoreAPB3 in library COREAPB3_LIB
Verilog syntax check successful!
Selecting top level module gc
@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":3:7:3:12|Synthesizing module APB_IR

@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[31] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[30] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[29] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[28] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[27] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[26] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[25] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[24] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[23] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[22] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[21] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[20] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[19] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[18] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[17] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[16] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[15] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[14] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[13] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[12] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[11] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[10] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Register bit PRDATA[9] is always 0, optimizing ...
@W: CL279 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":38:1:38:6|Pruning register bits 31 to 9 of PRDATA[31:0] 

@W: CG775 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":13:0:13:7|Found Component CoreAPB3 in library COREAPB3_LIB
@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v":13:0:13:5|Synthesizing module CAPB3l

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":13:0:13:7|Synthesizing module CoreAPB3

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b001100
	UPR_NIBBLE_POSN=4'b0010
	CAPB3I1I=32'b00000000000000000000000000000000
	CAPB3l1I=32'b00000000000000000000000000000001
	CAPB3OOl=32'b00000000000000000000000000000010
	CAPB3IOl=32'b00000000000000000000000000000011
	CAPB3lOl=32'b00000000000000000000000000000100
	CAPB3OIl=32'b00000000000000000000000000000101
	CAPB3IIl=32'b00000000000000000000000000000110
	CAPB3lIl=32'b00000000000000000000000000000111
	CAPB3Oll=32'b00000000000000000000000000001000
	CAPB3Ill=32'b00000000000000000000000000001001
	CAPB3lll=32'b00000000000000000000000000001010
	CAPB3O0l=32'b00000000000000000000000000001011
	CAPB3I0l=32'b00000000000000000000000000001100
	CAPB3l0l=32'b00000000000000000000000000001101
	CAPB3O1l=32'b00000000000000000000000000001110
	CAPB3I1l=32'b00000000000000000000000000001111
	CAPB3l1l=32'b00000000000000000000000000010000
	CAPB3OO0=32'b00000000000000000000000000010001
	CAPB3IO0=16'b0000000000000001
	CAPB3lO0=16'b0000000000000010
	CAPB3OI0=16'b0000000000000100
	CAPB3II0=16'b0000000000001000
	CAPB3lI0=16'b0000000000000000
	CAPB3Ol0=16'b0000000000000000
	CAPB3Il0=16'b0000000000000000
	CAPB3ll0=16'b0000000000000000
	CAPB3O00=16'b0000000000000000
	CAPB3I00=16'b0000000000000000
	CAPB3l00=16'b0000000000000000
	CAPB3O10=16'b0000000000000000
	CAPB3I10=16'b0000000000000000
	CAPB3l10=16'b0000000000000000
	CAPB3OO1=16'b0000000000000000
	CAPB3IO1=16'b0000000000000000
	CAPB3lO1=16'b0000000000000000
	CAPB3OI1=16'b0000000000000000
   Generated name = CoreAPB3_Z1

@W: CG360 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":1477:0:1477:8|No assignment to wire CAPB3lIOI

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Clock_gen.v":30:0:30:25|Synthesizing module gc_CoreUARTapb_0_Clock_gen

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = gc_CoreUARTapb_0_Clock_gen_0s

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v":14:0:14:24|Synthesizing module gc_CoreUARTapb_0_Tx_async

	TX_FIFO=32'b00000000000000000000000000000000
	CUARTlIll=32'b00000000000000000000000000000000
	CUARTOlll=32'b00000000000000000000000000000001
	CUARTIlll=32'b00000000000000000000000000000010
	CUARTllll=32'b00000000000000000000000000000011
	CUARTO0ll=32'b00000000000000000000000000000100
	CUARTI0ll=32'b00000000000000000000000000000101
	CUARTl0ll=32'b00000000000000000000000000000110
   Generated name = gc_CoreUARTapb_0_Tx_async_0s_0s_1s_2s_3s_4s_5s_6s

@N: CG179 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v":794:0:794:8|Removing redundant assignment
@W: CL190 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v":253:0:253:5|Optimizing register bit CUARTlO0l to a constant 1
@W: CL169 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v":253:0:253:5|Pruning register CUARTlO0l 

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v":14:0:14:24|Synthesizing module gc_CoreUARTapb_0_Rx_async

	RX_FIFO=32'b00000000000000000000000000000000
	CUARTllIl=32'b00000000000000000000000000000000
	CUARTO0Il=32'b00000000000000000000000000000001
	CUARTI0Il=32'b00000000000000000000000000000010
   Generated name = gc_CoreUARTapb_0_Rx_async_0s_0s_1s_2s

@N: CG179 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v":654:0:654:7|Removing redundant assignment
@N: CL177 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v":1414:0:1414:5|Sharing sequential element CUARTl0l.
@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":14:0:14:24|Synthesizing module gc_CoreUARTapb_0_COREUART

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000001111
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = gc_CoreUARTapb_0_COREUART_0s_0s_0s_15s_0s

@N: CG179 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":1209:0:1209:7|Removing redundant assignment
@W: CG360 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":234:0:234:7|No assignment to wire CUARTl0I

@W: CG360 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":242:0:242:7|No assignment to wire CUARTO1I

@W: CG360 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":272:0:272:7|No assignment to wire CUARTlOl

@W: CG360 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":275:0:275:7|No assignment to wire CUARTOIl

@W: CG360 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":287:0:287:7|No assignment to wire CUARTIll

@W: CG360 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":290:0:290:7|No assignment to wire CUARTlll

@W: CG133 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":320:0:320:7|No assignment to CUARTOI0
@W: CL169 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":1143:0:1143:5|Pruning register CUARTI00 

@W: CL169 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":1062:0:1062:5|Pruning register CUARTII0 

@W: CL169 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":1062:0:1062:5|Pruning register CUARTlI0 

@W: CL169 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":1013:0:1013:5|Pruning register CUARTl1I[7:0] 

@W: CL169 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":895:0:895:5|Pruning register CUARTOl0[1:0] 

@W: CL169 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":851:0:851:5|Pruning register CUARTIO0 

@W: CL169 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":851:0:851:5|Pruning register CUARTOO0 

@W: CL169 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":807:0:807:5|Pruning register CUARTI1l 

@W: CL169 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":807:0:807:5|Pruning register CUARTO1l 

@W: CL169 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":356:0:356:5|Pruning register CUARTlIl 

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":14:0:14:27|Synthesizing module gc_CoreUARTapb_0_CoreUARTapb

	FAMILY=32'b00000000000000000000000000010010
	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = gc_CoreUARTapb_0_CoreUARTapb_18s_0s_0s_1s_0s_0s_0s_0s_0s_0s

@N: CG179 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":700:0:700:8|Removing redundant assignment
@N: CG179 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":776:0:776:8|Removing redundant assignment
@W: CG133 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":270:0:270:8|No assignment to CUARTl0OI
@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":2668:7:2668:14|Synthesizing module OUTBUF_A

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":2663:7:2663:13|Synthesizing module INBUF_A

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\mss_tshell.v":1:7:1:13|Synthesizing module MSS_APB

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":151:7:151:13|Synthesizing module MSS_CCC

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":2620:7:2620:11|Synthesizing module RCOSC

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":1141:7:1141:9|Synthesizing module GND

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":1868:7:1868:9|Synthesizing module VCC

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":5:7:5:34|Synthesizing module gc_MSS_tmp_MSS_CCC_0_MSS_CCC

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":23:7:23:15|Synthesizing module INBUF_MSS

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":67:7:67:15|Synthesizing module BIBUF_MSS

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":51:7:51:17|Synthesizing module TRIBUFF_MSS

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":37:7:37:16|Synthesizing module OUTBUF_MSS

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":145:7:145:12|Synthesizing module MSSINT

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\gc_MSS.v":9:7:9:12|Synthesizing module gc_MSS

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\hdl\receive.v":1:7:1:16|Synthesizing module gc_receive

@W: CL265 :"C:\Users\mttschlt\UMKarts\gc\hdl\receive.v":19:0:19:5|Pruning bit 63 of next_response_5[63:0] -- not in use ...

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\hdl\receive.v":64:7:64:21|Synthesizing module gc_response_apb

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\hdl\query.v":1:7:1:14|Synthesizing module gc_state

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\hdl\clockdivider.v":3:7:3:13|Synthesizing module clk_div

	period=32'b00000000000000000100111000100000
	half=32'b00000000000000000010011100010000
   Generated name = clk_div_20000_10000

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\hdl\IR_LED.v":3:7:3:12|Synthesizing module IR_LED

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":1913:7:1913:11|Synthesizing module XNOR3

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":909:7:909:12|Synthesizing module DFN1C0

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":2:7:2:10|Synthesizing module AND2

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":79:7:79:9|Synthesizing module AO1

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":1931:7:1931:10|Synthesizing module XOR2

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":1908:7:1908:11|Synthesizing module XNOR2

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":957:7:957:14|Synthesizing module DFN1E1C0

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":1954:7:1954:10|Synthesizing module BUFF

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":17:7:17:10|Synthesizing module AND3

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":1289:7:1289:9|Synthesizing module INV

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":1936:7:1936:10|Synthesizing module XOR3

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":2092:8:2092:13|Synthesizing module RAM4K9

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":1353:7:1353:11|Synthesizing module NAND2

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":7:7:7:11|Synthesizing module AND2A

@N: CG364 :"C:\Microsemi\Libero_v11.0\Synopsys\synplify_G201209MSP1\lib\proasic\smartfusion.v":981:7:981:12|Synthesizing module DFN1P0

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":5:7:5:14|Synthesizing module IR_QUEUE

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":481:9:481:15|Pruning instance AND2_25 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":465:9:465:14|Pruning instance XOR2_0 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":400:8:400:13|Pruning instance AO1_13 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":394:9:394:14|Pruning instance AND2_0 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":362:9:362:15|Pruning instance XOR2_29 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":350:9:350:15|Pruning instance AND2_27 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":344:8:344:12|Pruning instance AO1_9 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":338:9:338:15|Pruning instance XOR2_32 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":296:9:296:15|Pruning instance AND2_13 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":295:9:295:15|Pruning instance AND2_16 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":265:9:265:15|Pruning instance AND2_23 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":234:9:234:15|Pruning instance AND2_26 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":218:9:218:14|Pruning instance AND2_3 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":189:9:189:15|Pruning instance AND2_31 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":186:9:186:15|Pruning instance AND2_24 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":170:9:170:14|Pruning instance AND2_6 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":144:9:144:15|Pruning instance AND2_12 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":139:9:139:15|Pruning instance AND2_10 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":102:9:102:15|Pruning instance XOR2_19 -- not in use ...

@W: CL168 :"C:\Users\mttschlt\UMKarts\gc\smartgen\IR_QUEUE\IR_QUEUE.v":94:9:94:15|Pruning instance AND2_11 -- not in use ...

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\hdl\clockdivider.v":3:7:3:13|Synthesizing module clk_div

	period=32'b00000000000000000000011011111010
	half=32'b00000000000000000000001101111101
   Generated name = clk_div_1786_893

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\hdl\LED_PULSE.v":2:7:2:15|Synthesizing module LED_PULSE

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\hdl\IR_RECV.v":2:7:2:14|Synthesizing module LED_RECV

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\hdl\motor.v":1:7:1:11|Synthesizing module motor

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\hdl\motorWrapper.v":2:7:2:18|Synthesizing module motorWrapper

@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\hdl\query.v":55:7:55:16|Synthesizing module send_query

@N: CG179 :"C:\Users\mttschlt\UMKarts\gc\hdl\query.v":92:11:92:15|Removing redundant assignment
@W: CG360 :"C:\Users\mttschlt\UMKarts\gc\hdl\query.v":69:5:69:7|No assignment to wire clk

@W: CL169 :"C:\Users\mttschlt\UMKarts\gc\hdl\query.v":87:0:87:5|Pruning register data_cl 

@N: CL177 :"C:\Users\mttschlt\UMKarts\gc\hdl\query.v":98:5:114:49|Sharing sequential element data.
@N: CG364 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\gc.v":9:7:9:8|Synthesizing module gc

@W: CL246 :"C:\Users\mttschlt\UMKarts\gc\hdl\query.v":55:76:55:86|Input port bits 23 to 16 of wavebird_id[23:0] are unused

@W: CL157 :"C:\Users\mttschlt\UMKarts\gc\hdl\motorWrapper.v":36:13:36:15|*Output TPS has undriven bits -- simulation mismatch possible.
@W: CL246 :"C:\Users\mttschlt\UMKarts\gc\hdl\motor.v":20:12:20:19|Input port bits 7 to 5 of bus_addr[7:0] are unused

@W: CL246 :"C:\Users\mttschlt\UMKarts\gc\hdl\motor.v":20:12:20:19|Input port bits 1 to 0 of bus_addr[7:0] are unused

@N: CL201 :"C:\Users\mttschlt\UMKarts\gc\hdl\IR_LED.v":57:1:57:6|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 12 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
@W: CL246 :"C:\Users\mttschlt\UMKarts\gc\hdl\query.v":1:50:1:60|Input port bits 15 to 0 of wavebird_id[23:0] are unused

@W: CL246 :"C:\Users\mttschlt\UMKarts\gc\hdl\receive.v":74:13:74:17|Input port bits 31 to 4 of PADDR[31:0] are unused

@W: CL246 :"C:\Users\mttschlt\UMKarts\gc\hdl\receive.v":74:13:74:17|Input port bits 1 to 0 of PADDR[31:0] are unused

@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\hdl\receive.v":68:6:68:12|Input PRESERN is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\hdl\receive.v":75:18:75:23|Input PWDATA is unused
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\receive.v":19:0:19:5|Register bit next_response_count[6] is always 0, optimizing ...
@W: CL189 :"C:\Users\mttschlt\UMKarts\gc\hdl\receive.v":19:0:19:5|Register bit next_response_count[7] is always 0, optimizing ...
@W: CL279 :"C:\Users\mttschlt\UMKarts\gc\hdl\receive.v":19:0:19:5|Pruning register bits 7 to 6 of next_response_count[7:0] 

@W: CL157 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":62:7:62:18|*Output RCOSC_CLKOUT has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":63:7:63:20|*Output MAINXIN_CLKOUT has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":64:7:64:18|*Output LPXIN_CLKOUT has undriven bits -- simulation mismatch possible.
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":36:7:36:10|Input CLKA is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":37:7:37:14|Input CLKA_PAD is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":38:7:38:15|Input CLKA_PADP is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":39:7:39:15|Input CLKA_PADN is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":40:7:40:10|Input CLKB is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":41:7:41:14|Input CLKB_PAD is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":42:7:42:15|Input CLKB_PADP is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":43:7:43:15|Input CLKB_PADN is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":44:7:44:10|Input CLKC is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":45:7:45:14|Input CLKC_PAD is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":46:7:46:15|Input CLKC_PADP is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":47:7:47:15|Input CLKC_PADN is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":48:7:48:13|Input MAINXIN is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":49:7:49:11|Input LPXIN is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc_MSS\MSS_CCC_0\gc_MSS_tmp_MSS_CCC_0_MSS_CCC.v":50:7:50:13|Input MAC_CLK is unused
@W: CL246 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":113:0:113:4|Input port bits 1 to 0 of PADDR[4:0] are unused

@A: CL153 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":270:0:270:8|*Unassigned bits of CUARTl0OI[2:0] are referenced and tied to 0 -- simulation mismatch possible.
@W: CL156 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":234:0:234:7|*Input CUARTl0I[7:0] to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.
@W: CL156 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":272:0:272:7|*Input CUARTlOl to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.
@W: CL156 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":287:0:287:7|*Input CUARTIll to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.
@N: CL201 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v":723:0:723:5|Trying to extract state machine for register CUARTOl0
Extracted state machine for register CUARTOl0
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v":253:0:253:5|Trying to extract state machine for register CUARTO1ll
Extracted state machine for register CUARTO1ll
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v":76:0:76:7|Input CUARTl0I is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v":79:0:79:7|Input CUARTOO1 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v":82:0:82:7|Input CUARTIO1 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\work\gc\CoreUARTapb_0\rtl\vlog\core_obfuscated\Clock_gen.v":70:0:70:16|Input BAUD_VAL_FRACTION is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":378:0:378:4|Input IADDR is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":380:0:380:6|Input PRESETN is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":382:0:382:3|Input PCLK is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":524:0:524:7|Input PRDATAS4 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":531:0:531:7|Input PRDATAS5 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":538:0:538:7|Input PRDATAS6 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":545:0:545:7|Input PRDATAS7 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":552:0:552:7|Input PRDATAS8 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":559:0:559:7|Input PRDATAS9 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":566:0:566:8|Input PRDATAS10 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":573:0:573:8|Input PRDATAS11 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":580:0:580:8|Input PRDATAS12 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":587:0:587:8|Input PRDATAS13 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":594:0:594:8|Input PRDATAS14 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":601:0:601:8|Input PRDATAS15 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":618:0:618:7|Input PREADYS4 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":620:0:620:7|Input PREADYS5 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":622:0:622:7|Input PREADYS6 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":624:0:624:7|Input PREADYS7 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":626:0:626:7|Input PREADYS8 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":628:0:628:7|Input PREADYS9 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":630:0:630:8|Input PREADYS10 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":632:0:632:8|Input PREADYS11 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":634:0:634:8|Input PREADYS12 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":636:0:636:8|Input PREADYS13 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":638:0:638:8|Input PREADYS14 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":640:0:640:8|Input PREADYS15 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":652:0:652:8|Input PSLVERRS4 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":654:0:654:8|Input PSLVERRS5 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":656:0:656:8|Input PSLVERRS6 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":658:0:658:8|Input PSLVERRS7 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":660:0:660:8|Input PSLVERRS8 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":662:0:662:8|Input PSLVERRS9 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":664:0:664:9|Input PSLVERRS10 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":666:0:666:9|Input PSLVERRS11 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":668:0:668:9|Input PSLVERRS12 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":670:0:670:9|Input PSLVERRS13 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":672:0:672:9|Input PSLVERRS14 is unused
@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core_obfuscated\coreapb3.v":674:0:674:9|Input PSLVERRS15 is unused
@W: CL246 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":12:19:12:24|Input port bits 31 to 8 of PWDATA[31:0] are unused

@W: CL159 :"C:\Users\mttschlt\UMKarts\gc\hdl\APB_IR.v":11:14:11:18|Input PADDR is unused
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 23 21:15:14 2013

###########################################################]
Premap Report

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 904R, Built Feb 15 2013 10:53:22
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09M-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@L: C:\Users\mttschlt\UMKarts\gc\synthesis\gc_scck.rpt 
Printing clock  summary report in "C:\Users\mttschlt\UMKarts\gc\synthesis\gc_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 95MB peak: 96MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 95MB peak: 96MB)

Finished Pre Mapping Phase.@N: BN225 |Writing default property annotation file C:\Users\mttschlt\UMKarts\gc\synthesis\gc.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 42MB peak: 107MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 23 21:15:16 2013

###########################################################]
Map & Optimize Report

Synopsys Microsemi Technology Mapper, Version mapact, Build 904R, Built Feb 15 2013 10:53:22
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09M-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 104MB)

@W: MO111 :"c:\users\mttschlt\umkarts\gc\component\work\gc_mss\mss_ccc_0\gc_mss_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module gc_MSS_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"c:\users\mttschlt\umkarts\gc\component\work\gc_mss\mss_ccc_0\gc_mss_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module gc_MSS_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"c:\users\mttschlt\umkarts\gc\component\work\gc_mss\mss_ccc_0\gc_mss_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module gc_MSS_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"c:\users\mttschlt\umkarts\gc\hdl\motorwrapper.v":36:13:36:15|Tristate driver TPS_1 on net TPS_1 has its enable tied to GND (module motorWrapper) 
@W: MO111 :"c:\users\mttschlt\umkarts\gc\hdl\motorwrapper.v":36:13:36:15|Tristate driver TPS_2 on net TPS_2 has its enable tied to GND (module motorWrapper) 
@W: MO111 :"c:\users\mttschlt\umkarts\gc\hdl\motorwrapper.v":36:13:36:15|Tristate driver TPS_3 on net TPS_3 has its enable tied to GND (module motorWrapper) 
@W: MO111 :"c:\users\mttschlt\umkarts\gc\hdl\motorwrapper.v":36:13:36:15|Tristate driver TPS_4 on net TPS_4 has its enable tied to GND (module motorWrapper) 
@W: MO111 :"c:\users\mttschlt\umkarts\gc\hdl\motorwrapper.v":36:13:36:15|Tristate driver TPS_5 on net TPS_5 has its enable tied to GND (module motorWrapper) 

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"c:\users\mttschlt\umkarts\gc\component\work\gc_mss\mss_ccc_0\gc_mss_tmp_mss_ccc_0_mss_ccc.v":81:40:81:47|Net send_query_0.clk100mhz appears to be an unidentified clock source. Assuming default frequency. 
@W: BN522 |Property syn_clock_priority is not supported for this target technology

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)

@N:"c:\users\mttschlt\umkarts\gc\component\work\gc\coreuartapb_0\rtl\vlog\core_obfuscated\clock_gen.v":962:0:962:5|Found counter in view:work.gc_CoreUARTapb_0_Clock_gen_0s(verilog) inst genblk1\.genblk2\.CUARTO0[12:0]
@N:"c:\users\mttschlt\umkarts\gc\component\work\gc\coreuartapb_0\rtl\vlog\core_obfuscated\clock_gen.v":1039:0:1039:5|Found counter in view:work.gc_CoreUARTapb_0_Clock_gen_0s(verilog) inst CUARTO1[3:0]
@N:"c:\users\mttschlt\umkarts\gc\component\work\gc\coreuartapb_0\rtl\vlog\core_obfuscated\tx_async.v":550:0:550:5|Found counter in view:work.gc_CoreUARTapb_0_Tx_async_0s_0s_1s_2s_3s_4s_5s_6s(verilog) inst CUARTOO0l[3:0]
Encoding state machine CUARTO1ll[5:0] (view:work.gc_CoreUARTapb_0_Tx_async_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
@N:"c:\users\mttschlt\umkarts\gc\component\work\gc\coreuartapb_0\rtl\vlog\core_obfuscated\rx_async.v":967:0:967:5|Found counter in view:work.gc_CoreUARTapb_0_Rx_async_0s_0s_1s_2s(verilog) inst CUARTOOIl[3:0]
@N:"c:\users\mttschlt\umkarts\gc\component\work\gc\coreuartapb_0\rtl\vlog\core_obfuscated\rx_async.v":422:0:422:5|Found counter in view:work.gc_CoreUARTapb_0_Rx_async_0s_0s_1s_2s(verilog) inst CUARTl0Ol[3:0]
Encoding state machine CUARTOl0[2:0] (view:work.gc_CoreUARTapb_0_Rx_async_0s_0s_1s_2s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:"c:\users\mttschlt\umkarts\gc\hdl\receive.v":19:0:19:5|Found counter in view:work.gc_receive(verilog) inst next_response_count[5:0]
@N:"c:\users\mttschlt\umkarts\gc\hdl\query.v":13:0:13:5|Found counter in view:work.gc_state(verilog) inst last_response[31:0]
@N:"c:\users\mttschlt\umkarts\gc\hdl\ir_led.v":57:1:57:6|Found counter in view:work.IR_LED(verilog) inst size[7:0]
Encoding state machine state[11:0] (view:work.IR_LED(verilog))
original code -> new code
   0000 -> 000000000000
   0001 -> 000000000011
   0010 -> 000000000101
   0011 -> 000000001001
   0100 -> 000000010001
   0101 -> 000000100001
   0110 -> 000001000001
   0111 -> 000010000001
   1000 -> 000100000001
   1001 -> 001000000001
   1010 -> 010000000001
   1011 -> 100000000001
@N:"c:\users\mttschlt\umkarts\gc\hdl\clockdivider.v":13:1:13:6|Found counter in view:work.clk_div_20000_10000(verilog) inst counter[31:0]
@N:"c:\users\mttschlt\umkarts\gc\hdl\clockdivider.v":13:1:13:6|Found counter in view:work.clk_div_1786_893(verilog) inst counter[31:0]
@N:"c:\users\mttschlt\umkarts\gc\hdl\ir_recv.v":52:2:52:7|Found counter in view:work.LED_RECV(verilog) inst COUNTER[31:0]
@N:"c:\users\mttschlt\umkarts\gc\hdl\ir_recv.v":60:2:60:7|Found counter in view:work.LED_RECV(verilog) inst SIZE[3:0]
@N:"c:\users\mttschlt\umkarts\gc\hdl\motor.v":208:0:208:5|Found counter in view:work.motor(verilog) inst counterReg[31:0]
@N:"c:\users\mttschlt\umkarts\gc\hdl\query.v":87:0:87:5|Found counter in view:work.send_query(verilog) inst count[12:0]
@N: MF238 :"c:\users\mttschlt\umkarts\gc\hdl\query.v":93:13:93:24|Found 7-bit incrementor, 'un3_c_count_1[6:0]'

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 115MB peak: 115MB)

@N: BN362 :"c:\users\mttschlt\umkarts\gc\hdl\motor.v":75:0:75:5|Removing sequential instance motorWrapper_0.motor_0.fabint of view:PrimLib.dff(prim) in hierarchy view:work.gc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\mttschlt\umkarts\gc\hdl\motor.v":208:0:208:5|Removing sequential instance motorWrapper_0.motor_0.timer_interrupt of view:PrimLib.dff(prim) in hierarchy view:work.gc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\mttschlt\umkarts\gc\hdl\motor.v":267:0:267:5|Removing sequential instance motorWrapper_0.motor_0.capture_interrupt of view:PrimLib.dffr(prim) in hierarchy view:work.gc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\mttschlt\umkarts\gc\component\work\gc\coreuartapb_0\rtl\vlog\core_obfuscated\rx_async.v":1414:0:1414:5|Removing sequential instance CoreUARTapb_0.CUARTOOlI.CUARTIl1.CUARTllI of view:PrimLib.dffs(prim) in hierarchy view:work.gc(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\mttschlt\umkarts\gc\component\work\gc\coreuartapb_0\rtl\vlog\core_obfuscated\rx_async.v":1414:0:1414:5|Removing sequential instance CoreUARTapb_0.CUARTOOlI.CUARTIl1.CUARTl1l_1 of view:PrimLib.dffr(prim) in hierarchy view:work.gc(verilog) because there are no references to its outputs 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 116MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 113MB peak: 117MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 117MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 117MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 113MB peak: 117MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 112MB peak: 117MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                       Fanout, notes                   
-------------------------------------------------------------------------------------------------
gc_MSS_0.MSS_CCC_0.I_MSSCCC / GLA                                772                             
gc_MSS_0.MSS_ADLIB_INST / M2FRESETn                              275 : 115 asynchronous set/reset
gc_MSS_0.MSS_ADLIB_INST / MSSPADDR[2]                            71                              
gc_MSS_0.MSS_ADLIB_INST / MSSPADDR[3]                            103                             
gc_MSS_0.MSS_ADLIB_INST / MSSPADDR[4]                            138                             
gc_state_0.controller_init / Q                                   74                              
IR_QUEUE_0.DFN1C0_WRITE_RESET_P / Q                              30 : 30 asynchronous set/reset  
IR_QUEUE_0.DFN1C0_READ_RESET_P / Q                               39 : 39 asynchronous set/reset  
motorWrapper_0.motor_0.reset_capture_sync / Q                    34 : 33 asynchronous set/reset  
motorWrapper_0.motor_0.capture_status_async8_i_a2 / Y            33 : 33 asynchronous set/reset  
LED_RECV_0.COUNTER7_0_o3 / Y                                     32                              
LED_PULSE_0.pulse.un1_reset_i_i_o2 / Y                           32                              
IR_LED_0.div.un1_reset_i_i_o3 / Y                                32                              
gc_receive_0.response_0_sqmuxa_0_a4 / Y                          47                              
gc_receive_0.wavebird_id_1_sqmuxa_0_a4 / Y                       25                              
CoreUARTapb_0.CUARTOOlI.CUARTI10.genblk1.genblk2.CUARTI0 / Q     27                              
gc_receive_0.count14_0_o2 / Y                                    67                              
motorWrapper_0.motor_0.un1_fabint9_i_a2 / Y                      33                              
motorWrapper_0.motor_0.compareReg_1_sqmuxa_0_a2 / Y              32                              
motorWrapper_0.motor_0.overflowReset_0_sqmuxa_0_a2 / Y           33                              
CoreAPB3_0.CAPB3O0OI[1] / Y                                      34                              
CoreAPB3_0.CAPB3O0OI[0] / Y                                      33                              
motorWrapper_0.motor_0.controlReg_1_sqmuxa_0_a2 / Y              32                              
motorWrapper_0.motor_0.directionReg_1_sqmuxa_0_a2 / Y            32                              
motorWrapper_0.motor_0.counterReglde_0 / Y                       32                              
motorWrapper_0.motor_0.capture_status_async4 / Y                 32                              
motorWrapper_0.motor_0.un1_nreset_1_i_0_0 / Y                    32                              
motorWrapper_0.motor_0.captureSyncReg_1_sqmuxa / Y               33                              
gc_state_0.last_response_n2_i_0_o3 / Y                           32                              
=================================================================================================

@N: FP130 |Promoting Net gc_MSS_0_M2F_RESET_N on CLKINT  I_325 
@N: FP130 |Promoting Net CoreAPB3_0_APBmslave0_PADDR[4] on CLKINT  I_326 
@N: FP130 |Promoting Net IR_LED_0_DIVCLK on CLKINT  IR_LED_0.div.clkOut_inferred_clock 

Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 124MB)


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 124MB)

Replicating Combinational Instance gc_state_0.last_response_n2_i_0_o3, fanout 32 segments 2
Replicating Combinational Instance motorWrapper_0.motor_0.captureSyncReg_1_sqmuxa, fanout 33 segments 2
Replicating Combinational Instance motorWrapper_0.motor_0.un1_nreset_1_i_0_0, fanout 32 segments 2
Replicating Combinational Instance motorWrapper_0.motor_0.capture_status_async4, fanout 32 segments 2
Replicating Combinational Instance motorWrapper_0.motor_0.counterReglde_0, fanout 32 segments 2
Replicating Combinational Instance motorWrapper_0.motor_0.directionReg_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance motorWrapper_0.motor_0.controlReg_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance CoreAPB3_0.CAPB3O0OI[0], fanout 33 segments 2
Replicating Combinational Instance CoreAPB3_0.CAPB3O0OI[1], fanout 34 segments 2
Replicating Combinational Instance motorWrapper_0.motor_0.overflowReset_0_sqmuxa_0_a2, fanout 33 segments 2
Replicating Combinational Instance motorWrapper_0.motor_0.compareReg_1_sqmuxa_0_a2, fanout 32 segments 2
Replicating Combinational Instance motorWrapper_0.motor_0.un1_fabint9_i_a2, fanout 33 segments 2
Replicating Combinational Instance gc_receive_0.count14_0_o2, fanout 67 segments 3
Buffering CAPTURE_SWITCH_c, fanout 36 segments 2
Replicating Sequential Instance CoreUARTapb_0.CUARTOOlI.CUARTI10.genblk1.genblk2.CUARTI0, fanout 27 segments 2
Replicating Combinational Instance gc_receive_0.wavebird_id_1_sqmuxa_0_a4, fanout 25 segments 2
Replicating Combinational Instance gc_receive_0.response_0_sqmuxa_0_a4, fanout 47 segments 2
Replicating Combinational Instance IR_LED_0.div.un1_reset_i_i_o3, fanout 32 segments 2
Replicating Combinational Instance LED_PULSE_0.pulse.un1_reset_i_i_o2, fanout 32 segments 2
Replicating Combinational Instance LED_RECV_0.COUNTER7_0_o3, fanout 32 segments 2
Replicating Combinational Instance motorWrapper_0.motor_0.capture_status_async8_i_a2, fanout 33 segments 2
Replicating Sequential Instance motorWrapper_0.motor_0.reset_capture_sync, fanout 34 segments 2
Replicating Sequential Instance IR_QUEUE_0.DFN1C0_READ_RESET_P, fanout 39 segments 2
Replicating Sequential Instance IR_QUEUE_0.DFN1C0_WRITE_RESET_P, fanout 30 segments 2
Replicating Sequential Instance gc_state_0.controller_init, fanout 75 segments 4
Buffering CoreAPB3_0_APBmslave0_PADDR[3], fanout 103 segments 5
Buffering CoreAPB3_0_APBmslave0_PADDR[2], fanout 71 segments 3

Added 8 Buffers
Added 27 Cells via replication
	Added 7 Sequential Cells via replication
	Added 20 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 122MB peak: 124MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 33 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 849 clock pin(s) of sequential element(s)
0 instances converted, 849 sequential instances remain driven by gated/generated clocks

========================================= Non-Gated/Non-Generated Clocks ==========================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                            
-------------------------------------------------------------------------------------------------------------------
@K:CKID0003       CAPTURE_SWITCH      port                   33         motorWrapper_0.motor_0.capture_status_async
===================================================================================================================
============================================================================================================== Gated/Generated Clocks ==============================================================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       gc_MSS_0.MSS_CCC_0.I_MSSCCC     MSS_CCC                777        send_query_0.wavebird_id_sent     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       IR_LED_0.div.clkOut             DFN1                   72         IR_LED_0.state[11]                No generated or derived clock directive on output of sequential instance                                                      
====================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\Users\mttschlt\UMKarts\gc\synthesis\gc.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 120MB peak: 124MB)

Writing EDIF Netlist and constraint files
G-2012.09M-SP1 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 122MB peak: 124MB)

@W: MT246 :"c:\users\mttschlt\umkarts\gc\component\work\gc_mss\gc_mss.v":592:7:592:18|Blackbox MSSINT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\mttschlt\umkarts\gc\component\work\gc_mss\gc_mss.v":509:0:509:11|Blackbox TRIBUFF_MSS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock gc|CAPTURE_SWITCH with period 10.00ns. Please declare a user-defined clock on object "p:CAPTURE_SWITCH"

@W: MT420 |Found inferred clock clk_div_20000_10000|clkOut_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:IR_LED_0.div.clkOut"



##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 23 21:15:19 2013
#


Top view:               gc
Library name:           smartfusion
Operating conditions:   COMWC-1 ( T = 70.0, V = 1.42, P = 1.48, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -18.517

                                              Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                                Frequency     Frequency     Period        Period        Slack       Type         Group              
--------------------------------------------------------------------------------------------------------------------------------------------------
clk_div_20000_10000|clkOut_inferred_clock     100.0 MHz     92.7 MHz      10.000        10.783        -0.783      inferred     Inferred_clkgroup_0
gc|CAPTURE_SWITCH                             100.0 MHz     238.2 MHz     10.000        4.199         5.801       inferred     Inferred_clkgroup_1
System                                        100.0 MHz     35.1 MHz      10.000        28.517        -18.517     system       system_clkgroup    
==================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     System                                     |  10.000      -18.517  |  No paths    -      |  No paths    -      |  No paths    -    
System                                     clk_div_20000_10000|clkOut_inferred_clock  |  10.000      3.312    |  No paths    -      |  No paths    -      |  No paths    -    
System                                     gc|CAPTURE_SWITCH                          |  10.000      5.261    |  No paths    -      |  No paths    -      |  No paths    -    
clk_div_20000_10000|clkOut_inferred_clock  System                                     |  10.000      3.247    |  No paths    -      |  No paths    -      |  No paths    -    
clk_div_20000_10000|clkOut_inferred_clock  clk_div_20000_10000|clkOut_inferred_clock  |  10.000      -0.783   |  No paths    -      |  No paths    -      |  No paths    -    
gc|CAPTURE_SWITCH                          System                                     |  10.000      5.586    |  No paths    -      |  No paths    -      |  No paths    -    
gc|CAPTURE_SWITCH                          gc|CAPTURE_SWITCH                          |  10.000      5.801    |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk_div_20000_10000|clkOut_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                                  Arrival           
Instance                             Reference                                     Type       Pin     Net                      Time        Slack 
                                     Clock                                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------
IR_QUEUE_0.DFN1C0_MEM_RADDR\[1\]     clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     Q       MEM_RADDR\[1\]           0.627       -0.783
IR_QUEUE_0.DFN1P0_EMPTY              clk_div_20000_10000|clkOut_inferred_clock     DFN1P0     Q       EMPTY_OUT_PRE_INV0_0     0.627       -0.417
IR_LED_0.state[1]                    clk_div_20000_10000|clkOut_inferred_clock     DFN1       Q       IR_LED_0_IR_READY        0.627       -0.193
IR_QUEUE_0.DFN1C0_MEM_RADDR\[0\]     clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     Q       MEM_RADDR\[0\]           0.627       -0.022
IR_QUEUE_0.DFN1C0_MEM_RADDR\[2\]     clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     Q       MEM_RADDR\[2\]           0.627       0.591 
IR_QUEUE_0.DFN1C0_MEM_RADDR\[3\]     clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     Q       MEM_RADDR\[3\]           0.627       0.616 
IR_QUEUE_0.DFN1C0_MEM_RADDR\[4\]     clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     Q       MEM_RADDR\[4\]           0.627       1.823 
IR_QUEUE_0.DFN1C0_MEM_RADDR\[5\]     clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     Q       MEM_RADDR\[5\]           0.627       1.848 
IR_QUEUE_0.DFN1C0_WGRYSYNC\[4\]      clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     Q       WGRYSYNC\[4\]            0.627       2.311 
IR_LED_0.size[0]                     clk_div_20000_10000|clkOut_inferred_clock     DFN1E0     Q       size[0]                  0.494       2.462 
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                                               Required           
Instance                             Reference                                     Type       Pin     Net                   Time         Slack 
                                     Clock                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------
IR_QUEUE_0.DFN1P0_EMPTY              clk_div_20000_10000|clkOut_inferred_clock     DFN1P0     D       EMPTYINT              9.512        -0.783
IR_QUEUE_0.DFN1C0_RGRY\[5\]          clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     D       XOR2_39_Y             9.542        0.130 
IR_QUEUE_0.DFN1C0_RGRY\[4\]          clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     D       XOR2_36_Y             9.542        0.511 
IR_QUEUE_0.DFN1C0_RGRY\[6\]          clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     D       XOR2_31_Y             9.542        0.551 
IR_QUEUE_0.DFN1C0_RGRY\[3\]          clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     D       XOR2_24_Y             9.542        0.885 
IR_QUEUE_0.DFN1C0_MEM_RADDR\[5\]     clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     D       RBINNXTSHIFT\[5\]     9.542        1.200 
IR_QUEUE_0.DFN1C0_MEM_RADDR\[6\]     clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     D       RBINNXTSHIFT\[6\]     9.542        1.240 
IR_QUEUE_0.DFN1C0_RGRY\[2\]          clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     D       XOR2_23_Y             9.542        1.564 
IR_QUEUE_0.DFN1C0_MEM_RADDR\[4\]     clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     D       RBINNXTSHIFT\[4\]     9.542        1.956 
IR_QUEUE_0.DFN1C0_RGRY\[1\]          clk_div_20000_10000|clkOut_inferred_clock     DFN1C0     D       XOR2_11_Y             9.542        2.375 
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.512

    - Propagation time:                      10.295
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.783

    Number of logic level(s):                8
    Starting point:                          IR_QUEUE_0.DFN1C0_MEM_RADDR\[1\] / Q
    Ending point:                            IR_QUEUE_0.DFN1P0_EMPTY / D
    The start point is clocked by            clk_div_20000_10000|clkOut_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clk_div_20000_10000|clkOut_inferred_clock [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
IR_QUEUE_0.DFN1C0_MEM_RADDR\[1\]     DFN1C0     Q        Out     0.627     0.627       -         
MEM_RADDR\[1\]                       Net        -        -       1.007     -           4         
IR_QUEUE_0.XOR2_2                    XOR2       A        In      -         1.634       -         
IR_QUEUE_0.XOR2_2                    XOR2       Y        Out     0.415     2.050       -         
XOR2_2_Y                             Net        -        -       0.274     -           1         
IR_QUEUE_0.XOR2_2_RNIOVDD            NOR3C      C        In      -         2.323       -         
IR_QUEUE_0.XOR2_2_RNIOVDD            NOR3C      Y        Out     0.566     2.890       -         
G_24_1                               Net        -        -       0.274     -           1         
IR_QUEUE_0.AND2_17_RNIVV121          AO1        A        In      -         3.163       -         
IR_QUEUE_0.AND2_17_RNIVV121          AO1        Y        Out     0.442     3.606       -         
AO1_5_Y                              Net        -        -       1.007     -           4         
IR_QUEUE_0.XOR2_1_RNI1UQL1           AO1        B        In      -         4.613       -         
IR_QUEUE_0.XOR2_1_RNI1UQL1           AO1        Y        Out     0.482     5.095       -         
AO1_15_Y                             Net        -        -       0.686     -           3         
IR_QUEUE_0.XOR2_20_RNI97UR1          XOR2       B        In      -         5.781       -         
IR_QUEUE_0.XOR2_20_RNI97UR1          XOR2       Y        Out     0.797     6.578       -         
RBINNXTSHIFT\[4\]                    Net        -        -       1.007     -           4         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_5        XOR2       B        In      -         7.585       -         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_5        XOR2       Y        Out     0.797     8.383       -         
N_1_7                                Net        -        -       0.274     -           1         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_0        NOR3A      C        In      -         8.656       -         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_0        NOR3A      Y        Out     0.546     9.202       -         
G_4_3                                Net        -        -       0.274     -           1         
IR_QUEUE_0.DFN1P0_EMPTY_RNO          NOR3A      A        In      -         9.475       -         
IR_QUEUE_0.DFN1P0_EMPTY_RNO          NOR3A      Y        Out     0.546     10.021      -         
EMPTYINT                             Net        -        -       0.274     -           1         
IR_QUEUE_0.DFN1P0_EMPTY              DFN1P0     D        In      -         10.295      -         
=================================================================================================
Total path delay (propagation time + setup) of 10.783 is 5.707(52.9%) logic and 5.076(47.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.512

    - Propagation time:                      10.191
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.679

    Number of logic level(s):                8
    Starting point:                          IR_QUEUE_0.DFN1C0_MEM_RADDR\[1\] / Q
    Ending point:                            IR_QUEUE_0.DFN1P0_EMPTY / D
    The start point is clocked by            clk_div_20000_10000|clkOut_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clk_div_20000_10000|clkOut_inferred_clock [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
IR_QUEUE_0.DFN1C0_MEM_RADDR\[1\]     DFN1C0     Q        Out     0.627     0.627       -         
MEM_RADDR\[1\]                       Net        -        -       1.007     -           4         
IR_QUEUE_0.XOR2_2                    XOR2       A        In      -         1.634       -         
IR_QUEUE_0.XOR2_2                    XOR2       Y        Out     0.415     2.050       -         
XOR2_2_Y                             Net        -        -       0.274     -           1         
IR_QUEUE_0.XOR2_2_RNIOVDD            NOR3C      C        In      -         2.323       -         
IR_QUEUE_0.XOR2_2_RNIOVDD            NOR3C      Y        Out     0.566     2.890       -         
G_24_1                               Net        -        -       0.274     -           1         
IR_QUEUE_0.AND2_17_RNIVV121          AO1        A        In      -         3.163       -         
IR_QUEUE_0.AND2_17_RNIVV121          AO1        Y        Out     0.442     3.606       -         
AO1_5_Y                              Net        -        -       1.007     -           4         
IR_QUEUE_0.XOR2_1_RNI1UQL1           AO1        B        In      -         4.613       -         
IR_QUEUE_0.XOR2_1_RNI1UQL1           AO1        Y        Out     0.482     5.095       -         
AO1_15_Y                             Net        -        -       0.686     -           3         
IR_QUEUE_0.AO1_4_RNIRJT52            AO1        A        In      -         5.781       -         
IR_QUEUE_0.AO1_4_RNIRJT52            AO1        Y        Out     0.442     6.223       -         
AO1_12_Y                             Net        -        -       0.274     -           1         
IR_QUEUE_0.XOR2_28_RNIBT0C2          XOR2       B        In      -         6.497       -         
IR_QUEUE_0.XOR2_28_RNIBT0C2          XOR2       Y        Out     0.797     7.294       -         
RBINNXTSHIFT\[6\]                    Net        -        -       1.007     -           4         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_2        XOR2       B        In      -         8.301       -         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_2        XOR2       Y        Out     0.797     9.098       -         
N_1_2                                Net        -        -       0.274     -           1         
IR_QUEUE_0.DFN1P0_EMPTY_RNO          NOR3A      C        In      -         9.372       -         
IR_QUEUE_0.DFN1P0_EMPTY_RNO          NOR3A      Y        Out     0.546     9.918       -         
EMPTYINT                             Net        -        -       0.274     -           1         
IR_QUEUE_0.DFN1P0_EMPTY              DFN1P0     D        In      -         10.191      -         
=================================================================================================
Total path delay (propagation time + setup) of 10.679 is 5.603(52.5%) logic and 5.076(47.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.512

    - Propagation time:                      9.992
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.479

    Number of logic level(s):                8
    Starting point:                          IR_QUEUE_0.DFN1C0_MEM_RADDR\[1\] / Q
    Ending point:                            IR_QUEUE_0.DFN1P0_EMPTY / D
    The start point is clocked by            clk_div_20000_10000|clkOut_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clk_div_20000_10000|clkOut_inferred_clock [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
IR_QUEUE_0.DFN1C0_MEM_RADDR\[1\]     DFN1C0     Q        Out     0.627     0.627       -         
MEM_RADDR\[1\]                       Net        -        -       1.007     -           4         
IR_QUEUE_0.XOR2_2                    XOR2       A        In      -         1.634       -         
IR_QUEUE_0.XOR2_2                    XOR2       Y        Out     0.415     2.050       -         
XOR2_2_Y                             Net        -        -       0.274     -           1         
IR_QUEUE_0.XOR2_2_RNIOVDD            NOR3C      C        In      -         2.323       -         
IR_QUEUE_0.XOR2_2_RNIOVDD            NOR3C      Y        Out     0.566     2.890       -         
G_24_1                               Net        -        -       0.274     -           1         
IR_QUEUE_0.AND2_17_RNIVV121          AO1        A        In      -         3.163       -         
IR_QUEUE_0.AND2_17_RNIVV121          AO1        Y        Out     0.442     3.606       -         
AO1_5_Y                              Net        -        -       1.007     -           4         
IR_QUEUE_0.XOR2_1_RNI1UQL1           AO1        B        In      -         4.613       -         
IR_QUEUE_0.XOR2_1_RNI1UQL1           AO1        Y        Out     0.482     5.095       -         
AO1_15_Y                             Net        -        -       0.686     -           3         
IR_QUEUE_0.AND2_1_RNICR6Q1           AO1        B        In      -         5.781       -         
IR_QUEUE_0.AND2_1_RNICR6Q1           AO1        Y        Out     0.482     6.263       -         
AO1_3_Y                              Net        -        -       0.274     -           1         
IR_QUEUE_0.XOR2_18_RNIR3A02          XOR2       B        In      -         6.537       -         
IR_QUEUE_0.XOR2_18_RNIR3A02          XOR2       Y        Out     0.797     7.334       -         
RBINNXTSHIFT\[5\]                    Net        -        -       1.007     -           4         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_1        XOR2       B        In      -         8.341       -         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_1        XOR2       Y        Out     0.797     9.138       -         
N_1_3                                Net        -        -       0.274     -           1         
IR_QUEUE_0.DFN1P0_EMPTY_RNO          NOR3A      B        In      -         9.412       -         
IR_QUEUE_0.DFN1P0_EMPTY_RNO          NOR3A      Y        Out     0.306     9.718       -         
EMPTYINT                             Net        -        -       0.274     -           1         
IR_QUEUE_0.DFN1P0_EMPTY              DFN1P0     D        In      -         9.992       -         
=================================================================================================
Total path delay (propagation time + setup) of 10.480 is 5.404(51.6%) logic and 5.076(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.512

    - Propagation time:                      9.930
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.418

    Number of logic level(s):                7
    Starting point:                          IR_QUEUE_0.DFN1P0_EMPTY / Q
    Ending point:                            IR_QUEUE_0.DFN1P0_EMPTY / D
    The start point is clocked by            clk_div_20000_10000|clkOut_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clk_div_20000_10000|clkOut_inferred_clock [rising] on pin CLK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
IR_QUEUE_0.DFN1P0_EMPTY           DFN1P0     Q        Out     0.627     0.627       -         
EMPTY_OUT_PRE_INV0_0              Net        -        -       1.007     -           4         
IR_QUEUE_0.NAND2_1                NAND2      A        In      -         1.634       -         
IR_QUEUE_0.NAND2_1                NAND2      Y        Out     0.438     2.072       -         
NAND2_1_Y                         Net        -        -       0.686     -           3         
IR_QUEUE_0.AND2_17_RNIVV121       AO1        B        In      -         2.758       -         
IR_QUEUE_0.AND2_17_RNIVV121       AO1        Y        Out     0.482     3.240       -         
AO1_5_Y                           Net        -        -       1.007     -           4         
IR_QUEUE_0.XOR2_1_RNI1UQL1        AO1        B        In      -         4.247       -         
IR_QUEUE_0.XOR2_1_RNI1UQL1        AO1        Y        Out     0.482     4.730       -         
AO1_15_Y                          Net        -        -       0.686     -           3         
IR_QUEUE_0.XOR2_20_RNI97UR1       XOR2       B        In      -         5.416       -         
IR_QUEUE_0.XOR2_20_RNI97UR1       XOR2       Y        Out     0.797     6.213       -         
RBINNXTSHIFT\[4\]                 Net        -        -       1.007     -           4         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_5     XOR2       B        In      -         7.220       -         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_5     XOR2       Y        Out     0.797     8.017       -         
N_1_7                             Net        -        -       0.274     -           1         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_0     NOR3A      C        In      -         8.291       -         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_0     NOR3A      Y        Out     0.546     8.837       -         
G_4_3                             Net        -        -       0.274     -           1         
IR_QUEUE_0.DFN1P0_EMPTY_RNO       NOR3A      A        In      -         9.110       -         
IR_QUEUE_0.DFN1P0_EMPTY_RNO       NOR3A      Y        Out     0.546     9.656       -         
EMPTYINT                          Net        -        -       0.274     -           1         
IR_QUEUE_0.DFN1P0_EMPTY           DFN1P0     D        In      -         9.930       -         
==============================================================================================
Total path delay (propagation time + setup) of 10.418 is 5.202(49.9%) logic and 5.215(50.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.512

    - Propagation time:                      9.826
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.314

    Number of logic level(s):                7
    Starting point:                          IR_QUEUE_0.DFN1P0_EMPTY / Q
    Ending point:                            IR_QUEUE_0.DFN1P0_EMPTY / D
    The start point is clocked by            clk_div_20000_10000|clkOut_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clk_div_20000_10000|clkOut_inferred_clock [rising] on pin CLK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                              Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
IR_QUEUE_0.DFN1P0_EMPTY           DFN1P0     Q        Out     0.627     0.627       -         
EMPTY_OUT_PRE_INV0_0              Net        -        -       1.007     -           4         
IR_QUEUE_0.NAND2_1                NAND2      A        In      -         1.634       -         
IR_QUEUE_0.NAND2_1                NAND2      Y        Out     0.438     2.072       -         
NAND2_1_Y                         Net        -        -       0.686     -           3         
IR_QUEUE_0.AND2_17_RNIVV121       AO1        B        In      -         2.758       -         
IR_QUEUE_0.AND2_17_RNIVV121       AO1        Y        Out     0.482     3.240       -         
AO1_5_Y                           Net        -        -       1.007     -           4         
IR_QUEUE_0.XOR2_1_RNI1UQL1        AO1        B        In      -         4.247       -         
IR_QUEUE_0.XOR2_1_RNI1UQL1        AO1        Y        Out     0.482     4.730       -         
AO1_15_Y                          Net        -        -       0.686     -           3         
IR_QUEUE_0.AO1_4_RNIRJT52         AO1        A        In      -         5.416       -         
IR_QUEUE_0.AO1_4_RNIRJT52         AO1        Y        Out     0.442     5.858       -         
AO1_12_Y                          Net        -        -       0.274     -           1         
IR_QUEUE_0.XOR2_28_RNIBT0C2       XOR2       B        In      -         6.132       -         
IR_QUEUE_0.XOR2_28_RNIBT0C2       XOR2       Y        Out     0.797     6.929       -         
RBINNXTSHIFT\[6\]                 Net        -        -       1.007     -           4         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_2     XOR2       B        In      -         7.936       -         
IR_QUEUE_0.DFN1P0_EMPTY_RNO_2     XOR2       Y        Out     0.797     8.733       -         
N_1_2                             Net        -        -       0.274     -           1         
IR_QUEUE_0.DFN1P0_EMPTY_RNO       NOR3A      C        In      -         9.007       -         
IR_QUEUE_0.DFN1P0_EMPTY_RNO       NOR3A      Y        Out     0.546     9.552       -         
EMPTYINT                          Net        -        -       0.274     -           1         
IR_QUEUE_0.DFN1P0_EMPTY           DFN1P0     D        In      -         9.826       -         
==============================================================================================
Total path delay (propagation time + setup) of 10.314 is 5.099(49.4%) logic and 5.215(50.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: gc|CAPTURE_SWITCH
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                            Arrival          
Instance                                        Reference             Type         Pin     Net                      Time        Slack
                                                Clock                                                                                
-------------------------------------------------------------------------------------------------------------------------------------
motorWrapper_0.motor_0.capture_status_async     gc|CAPTURE_SWITCH     DFN1C0       Q       capture_status_async     0.627       5.585
motorWrapper_0.motor_0.captureAsyncReg[4]       gc|CAPTURE_SWITCH     DFN1E1C0     Q       captureAsyncReg[4]       0.627       6.293
motorWrapper_0.motor_0.captureAsyncReg[13]      gc|CAPTURE_SWITCH     DFN1E1C0     Q       captureAsyncReg[13]      0.627       6.293
motorWrapper_0.motor_0.captureAsyncReg[14]      gc|CAPTURE_SWITCH     DFN1E1C0     Q       captureAsyncReg[14]      0.627       6.293
motorWrapper_0.motor_0.captureAsyncReg[15]      gc|CAPTURE_SWITCH     DFN1E1C0     Q       captureAsyncReg[15]      0.627       6.293
motorWrapper_0.motor_0.captureAsyncReg[16]      gc|CAPTURE_SWITCH     DFN1E1C0     Q       captureAsyncReg[16]      0.627       6.293
motorWrapper_0.motor_0.captureAsyncReg[17]      gc|CAPTURE_SWITCH     DFN1E1C0     Q       captureAsyncReg[17]      0.627       6.293
motorWrapper_0.motor_0.captureAsyncReg[18]      gc|CAPTURE_SWITCH     DFN1E1C0     Q       captureAsyncReg[18]      0.627       6.293
motorWrapper_0.motor_0.captureAsyncReg[19]      gc|CAPTURE_SWITCH     DFN1E1C0     Q       captureAsyncReg[19]      0.627       6.293
motorWrapper_0.motor_0.captureAsyncReg[20]      gc|CAPTURE_SWITCH     DFN1E1C0     Q       captureAsyncReg[20]      0.627       6.293
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                              Starting                                                               Required          
Instance                                      Reference             Type         Pin     Net                         Time         Slack
                                              Clock                                                                                    
---------------------------------------------------------------------------------------------------------------------------------------
motorWrapper_0.motor_0.bus_read_data[3]       gc|CAPTURE_SWITCH     DFN1E1       D       bus_read_data_15[3]         9.512        5.585
motorWrapper_0.motor_0.captureAsyncReg[0]     gc|CAPTURE_SWITCH     DFN1E1C0     E       capture_status_async4_0     9.630        5.801
motorWrapper_0.motor_0.captureAsyncReg[1]     gc|CAPTURE_SWITCH     DFN1E1C0     E       capture_status_async4_0     9.630        5.801
motorWrapper_0.motor_0.captureAsyncReg[2]     gc|CAPTURE_SWITCH     DFN1E1C0     E       capture_status_async4_0     9.630        5.801
motorWrapper_0.motor_0.captureAsyncReg[3]     gc|CAPTURE_SWITCH     DFN1E1C0     E       capture_status_async4_0     9.630        5.801
motorWrapper_0.motor_0.captureAsyncReg[4]     gc|CAPTURE_SWITCH     DFN1E1C0     E       capture_status_async4_0     9.630        5.801
motorWrapper_0.motor_0.captureAsyncReg[5]     gc|CAPTURE_SWITCH     DFN1E1C0     E       capture_status_async4_0     9.630        5.801
motorWrapper_0.motor_0.captureAsyncReg[6]     gc|CAPTURE_SWITCH     DFN1E1C0     E       capture_status_async4_0     9.630        5.801
motorWrapper_0.motor_0.captureAsyncReg[7]     gc|CAPTURE_SWITCH     DFN1E1C0     E       capture_status_async4_0     9.630        5.801
motorWrapper_0.motor_0.captureAsyncReg[8]     gc|CAPTURE_SWITCH     DFN1E1C0     E       capture_status_async4_0     9.630        5.801
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.512

    - Propagation time:                      3.926
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.586

    Number of logic level(s):                3
    Starting point:                          motorWrapper_0.motor_0.capture_status_async / Q
    Ending point:                            motorWrapper_0.motor_0.bus_read_data[3] / D
    The start point is clocked by            gc|CAPTURE_SWITCH [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
motorWrapper_0.motor_0.capture_status_async       DFN1C0     Q        Out     0.627     0.627       -         
capture_status_async                              Net        -        -       1.007     -           4         
motorWrapper_0.motor_0.bus_read_data_RNO_2[3]     MX2        B        In      -         1.634       -         
motorWrapper_0.motor_0.bus_read_data_RNO_2[3]     MX2        Y        Out     0.486     2.121       -         
N_228                                             Net        -        -       0.274     -           1         
motorWrapper_0.motor_0.bus_read_data_RNO_0[3]     MX2        A        In      -         2.394       -         
motorWrapper_0.motor_0.bus_read_data_RNO_0[3]     MX2        Y        Out     0.492     2.887       -         
N_292                                             Net        -        -       0.274     -           1         
motorWrapper_0.motor_0.bus_read_data_RNO[3]       MX2        A        In      -         3.160       -         
motorWrapper_0.motor_0.bus_read_data_RNO[3]       MX2        Y        Out     0.492     3.653       -         
bus_read_data_15[3]                               Net        -        -       0.274     -           1         
motorWrapper_0.motor_0.bus_read_data[3]           DFN1E1     D        In      -         3.926       -         
==============================================================================================================
Total path delay (propagation time + setup) of 4.414 is 2.586(58.6%) logic and 1.828(41.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                           Arrival            
Instance                                 Reference     Type       Pin     Net               Time        Slack  
                                         Clock                                                                 
---------------------------------------------------------------------------------------------------------------
motorWrapper_0.motor_0.counterReg[0]     System        DFN1E1     Q       counterReg[0]     0.494       -18.517
motorWrapper_0.motor_0.counterReg[1]     System        DFN1E1     Q       counterReg[1]     0.494       -18.398
LED_RECV_0.COUNTER[0]                    System        DFN1       Q       COUNTER[0]        0.494       -17.585
motorWrapper_0.motor_0.counterReg[2]     System        DFN1E1     Q       counterReg[2]     0.494       -17.561
LED_RECV_0.COUNTER[1]                    System        DFN1       Q       COUNTER[1]        0.494       -17.240
motorWrapper_0.motor_0.counterReg[3]     System        DFN1E1     Q       counterReg[3]     0.494       -16.682
LED_RECV_0.COUNTER[2]                    System        DFN1       Q       COUNTER[2]        0.494       -16.403
motorWrapper_0.motor_0.counterReg[4]     System        DFN1E1     Q       counterReg[4]     0.494       -15.804
IR_LED_0.div.counter[0]                  System        DFN1       Q       counter[0]        0.494       -15.715
LED_RECV_0.COUNTER[3]                    System        DFN1       Q       COUNTER[3]        0.494       -15.525
===============================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                             Required            
Instance                                  Reference     Type       Pin     Net                 Time         Slack  
                                          Clock                                                                    
-------------------------------------------------------------------------------------------------------------------
motorWrapper_0.motor_0.counterReg[31]     System        DFN1E1     D       counterReg_n31      9.512        -18.517
motorWrapper_0.motor_0.counterReg[30]     System        DFN1E1     D       counterReg_n30      9.512        -17.694
LED_RECV_0.COUNTER[31]                    System        DFN1       D       COUNTER_RNO[31]     9.512        -17.585
motorWrapper_0.motor_0.counterReg[29]     System        DFN1E1     D       counterReg_n29      9.512        -16.815
LED_RECV_0.COUNTER[30]                    System        DFN1       D       COUNTER_RNO[30]     9.512        -16.761
LED_RECV_0.COUNTER[29]                    System        DFN1       D       COUNTER_n29         9.512        -15.883
motorWrapper_0.motor_0.counterReg[26]     System        DFN1E1     D       counterReg_n26      9.512        -15.825
motorWrapper_0.motor_0.counterReg[27]     System        DFN1E1     D       counterReg_n27      9.512        -15.825
motorWrapper_0.motor_0.counterReg[28]     System        DFN1E1     D       N_1198              9.512        -15.770
LED_RECV_0.COUNTER[28]                    System        DFN1       D       N_58                9.512        -15.739
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.512

    - Propagation time:                      28.029
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -18.517

    Number of logic level(s):                29
    Starting point:                          motorWrapper_0.motor_0.counterReg[0] / Q
    Ending point:                            motorWrapper_0.motor_0.counterReg[31] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
motorWrapper_0.motor_0.counterReg[0]               DFN1E1     Q        Out     0.494     0.494       -         
counterReg[0]                                      Net        -        -       1.395     -           8         
motorWrapper_0.motor_0.counterReg_RNI7JTQ[1]       OR2B       B        In      -         1.889       -         
motorWrapper_0.motor_0.counterReg_RNI7JTQ[1]       OR2B       Y        Out     0.439     2.328       -         
N_1149                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNICEC81[2]      OR2A       B        In      -         2.656       -         
motorWrapper_0.motor_0.counterReg_RNICEC81[2]      OR2A       Y        Out     0.550     3.206       -         
N_98                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIIARL1[3]      OR2A       B        In      -         3.535       -         
motorWrapper_0.motor_0.counterReg_RNIIARL1[3]      OR2A       Y        Out     0.550     4.085       -         
N_99                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIP7A32[4]      OR2A       B        In      -         4.413       -         
motorWrapper_0.motor_0.counterReg_RNIP7A32[4]      OR2A       Y        Out     0.550     4.963       -         
N_100                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI16PG2[5]      OR2A       B        In      -         5.291       -         
motorWrapper_0.motor_0.counterReg_RNI16PG2[5]      OR2A       Y        Out     0.550     5.841       -         
N_101                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIA58U2[6]      OR2A       B        In      -         6.170       -         
motorWrapper_0.motor_0.counterReg_RNIA58U2[6]      OR2A       Y        Out     0.550     6.720       -         
N_102                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIK5NB3[7]      OR2A       B        In      -         7.048       -         
motorWrapper_0.motor_0.counterReg_RNIK5NB3[7]      OR2A       Y        Out     0.550     7.598       -         
N_103                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIV66P3[8]      OR2A       B        In      -         7.926       -         
motorWrapper_0.motor_0.counterReg_RNIV66P3[8]      OR2A       Y        Out     0.550     8.477       -         
N_104                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIB9L64[9]      OR2A       B        In      -         8.805       -         
motorWrapper_0.motor_0.counterReg_RNIB9L64[9]      OR2A       Y        Out     0.550     9.355       -         
N_105                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIVRSI4[10]     OR2A       B        In      -         9.683       -         
motorWrapper_0.motor_0.counterReg_RNIVRSI4[10]     OR2A       Y        Out     0.550     10.233      -         
N_106                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIKF4V4[11]     OR2A       B        In      -         10.562      -         
motorWrapper_0.motor_0.counterReg_RNIKF4V4[11]     OR2A       Y        Out     0.550     11.112      -         
N_1145                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIA4CB5[12]     OR2A       B        In      -         11.440      -         
motorWrapper_0.motor_0.counterReg_RNIA4CB5[12]     OR2A       Y        Out     0.550     11.990      -         
N_1146                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI1QJN5[13]     OR2A       B        In      -         12.319      -         
motorWrapper_0.motor_0.counterReg_RNI1QJN5[13]     OR2A       Y        Out     0.550     12.869      -         
N_1147                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIPGR36[14]     OR2A       B        In      -         13.197      -         
motorWrapper_0.motor_0.counterReg_RNIPGR36[14]     OR2A       Y        Out     0.550     13.747      -         
N_1148                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNII83G6[15]     OR2A       B        In      -         14.075      -         
motorWrapper_0.motor_0.counterReg_RNII83G6[15]     OR2A       Y        Out     0.550     14.625      -         
N_1150                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIC1BS6[16]     OR2A       B        In      -         14.954      -         
motorWrapper_0.motor_0.counterReg_RNIC1BS6[16]     OR2A       Y        Out     0.550     15.504      -         
N_112                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI7RI87[17]     OR2A       B        In      -         15.832      -         
motorWrapper_0.motor_0.counterReg_RNI7RI87[17]     OR2A       Y        Out     0.550     16.382      -         
N_88                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI3MQK7[18]     OR2A       B        In      -         16.711      -         
motorWrapper_0.motor_0.counterReg_RNI3MQK7[18]     OR2A       Y        Out     0.550     17.261      -         
N_89_0                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI0I218[19]     OR2A       B        In      -         17.589      -         
motorWrapper_0.motor_0.counterReg_RNI0I218[19]     OR2A       Y        Out     0.550     18.139      -         
N_90                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIL6BD8[20]     OR2A       B        In      -         18.467      -         
motorWrapper_0.motor_0.counterReg_RNIL6BD8[20]     OR2A       Y        Out     0.550     19.017      -         
N_91                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIBSJP8[21]     OR2A       B        In      -         19.346      -         
motorWrapper_0.motor_0.counterReg_RNIBSJP8[21]     OR2A       Y        Out     0.550     19.896      -         
N_92                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI2JS59[22]     OR2A       B        In      -         20.224      -         
motorWrapper_0.motor_0.counterReg_RNI2JS59[22]     OR2A       Y        Out     0.550     20.774      -         
N_93                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIQA5I9[23]     OR2A       B        In      -         21.102      -         
motorWrapper_0.motor_0.counterReg_RNIQA5I9[23]     OR2A       Y        Out     0.550     21.653      -         
N_96                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIJ3EU9[24]     OR2A       B        In      -         21.981      -         
motorWrapper_0.motor_0.counterReg_RNIJ3EU9[24]     OR2A       Y        Out     0.550     22.531      -         
N_94                                               Net        -        -       1.007     -           4         
motorWrapper_0.motor_0.counterReg_RNI4K83B[27]     OR3A       B        In      -         23.538      -         
motorWrapper_0.motor_0.counterReg_RNI4K83B[27]     OR3A       Y        Out     0.608     24.146      -         
N_123                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI1HHFB[28]     OR2A       B        In      -         24.474      -         
motorWrapper_0.motor_0.counterReg_RNI1HHFB[28]     OR2A       Y        Out     0.550     25.024      -         
N_124                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIVEQRB[29]     OR2A       B        In      -         25.353      -         
motorWrapper_0.motor_0.counterReg_RNIVEQRB[29]     OR2A       Y        Out     0.550     25.903      -         
N_125                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNO_0[31]        OR2A       B        In      -         26.231      -         
motorWrapper_0.motor_0.counterReg_RNO_0[31]        OR2A       Y        Out     0.550     26.781      -         
N_126                                              Net        -        -       0.274     -           1         
motorWrapper_0.motor_0.counterReg_RNO[31]          XA1C       A        In      -         27.055      -         
motorWrapper_0.motor_0.counterReg_RNO[31]          XA1C       Y        Out     0.701     27.756      -         
counterReg_n31                                     Net        -        -       0.274     -           1         
motorWrapper_0.motor_0.counterReg[31]              DFN1E1     D        In      -         28.029      -         
===============================================================================================================
Total path delay (propagation time + setup) of 28.517 is 17.033(59.7%) logic and 11.485(40.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.512

    - Propagation time:                      27.910
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -18.398

    Number of logic level(s):                29
    Starting point:                          motorWrapper_0.motor_0.counterReg[1] / Q
    Ending point:                            motorWrapper_0.motor_0.counterReg[31] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
motorWrapper_0.motor_0.counterReg[1]               DFN1E1     Q        Out     0.494     0.494       -         
counterReg[1]                                      Net        -        -       1.299     -           7         
motorWrapper_0.motor_0.counterReg_RNI7JTQ[1]       OR2B       A        In      -         1.793       -         
motorWrapper_0.motor_0.counterReg_RNI7JTQ[1]       OR2B       Y        Out     0.415     2.208       -         
N_1149                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNICEC81[2]      OR2A       B        In      -         2.536       -         
motorWrapper_0.motor_0.counterReg_RNICEC81[2]      OR2A       Y        Out     0.550     3.086       -         
N_98                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIIARL1[3]      OR2A       B        In      -         3.415       -         
motorWrapper_0.motor_0.counterReg_RNIIARL1[3]      OR2A       Y        Out     0.550     3.965       -         
N_99                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIP7A32[4]      OR2A       B        In      -         4.293       -         
motorWrapper_0.motor_0.counterReg_RNIP7A32[4]      OR2A       Y        Out     0.550     4.843       -         
N_100                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI16PG2[5]      OR2A       B        In      -         5.172       -         
motorWrapper_0.motor_0.counterReg_RNI16PG2[5]      OR2A       Y        Out     0.550     5.722       -         
N_101                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIA58U2[6]      OR2A       B        In      -         6.050       -         
motorWrapper_0.motor_0.counterReg_RNIA58U2[6]      OR2A       Y        Out     0.550     6.600       -         
N_102                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIK5NB3[7]      OR2A       B        In      -         6.928       -         
motorWrapper_0.motor_0.counterReg_RNIK5NB3[7]      OR2A       Y        Out     0.550     7.478       -         
N_103                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIV66P3[8]      OR2A       B        In      -         7.807       -         
motorWrapper_0.motor_0.counterReg_RNIV66P3[8]      OR2A       Y        Out     0.550     8.357       -         
N_104                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIB9L64[9]      OR2A       B        In      -         8.685       -         
motorWrapper_0.motor_0.counterReg_RNIB9L64[9]      OR2A       Y        Out     0.550     9.235       -         
N_105                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIVRSI4[10]     OR2A       B        In      -         9.563       -         
motorWrapper_0.motor_0.counterReg_RNIVRSI4[10]     OR2A       Y        Out     0.550     10.114      -         
N_106                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIKF4V4[11]     OR2A       B        In      -         10.442      -         
motorWrapper_0.motor_0.counterReg_RNIKF4V4[11]     OR2A       Y        Out     0.550     10.992      -         
N_1145                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIA4CB5[12]     OR2A       B        In      -         11.320      -         
motorWrapper_0.motor_0.counterReg_RNIA4CB5[12]     OR2A       Y        Out     0.550     11.870      -         
N_1146                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI1QJN5[13]     OR2A       B        In      -         12.199      -         
motorWrapper_0.motor_0.counterReg_RNI1QJN5[13]     OR2A       Y        Out     0.550     12.749      -         
N_1147                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIPGR36[14]     OR2A       B        In      -         13.077      -         
motorWrapper_0.motor_0.counterReg_RNIPGR36[14]     OR2A       Y        Out     0.550     13.627      -         
N_1148                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNII83G6[15]     OR2A       B        In      -         13.956      -         
motorWrapper_0.motor_0.counterReg_RNII83G6[15]     OR2A       Y        Out     0.550     14.506      -         
N_1150                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIC1BS6[16]     OR2A       B        In      -         14.834      -         
motorWrapper_0.motor_0.counterReg_RNIC1BS6[16]     OR2A       Y        Out     0.550     15.384      -         
N_112                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI7RI87[17]     OR2A       B        In      -         15.712      -         
motorWrapper_0.motor_0.counterReg_RNI7RI87[17]     OR2A       Y        Out     0.550     16.262      -         
N_88                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI3MQK7[18]     OR2A       B        In      -         16.591      -         
motorWrapper_0.motor_0.counterReg_RNI3MQK7[18]     OR2A       Y        Out     0.550     17.141      -         
N_89_0                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI0I218[19]     OR2A       B        In      -         17.469      -         
motorWrapper_0.motor_0.counterReg_RNI0I218[19]     OR2A       Y        Out     0.550     18.019      -         
N_90                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIL6BD8[20]     OR2A       B        In      -         18.348      -         
motorWrapper_0.motor_0.counterReg_RNIL6BD8[20]     OR2A       Y        Out     0.550     18.898      -         
N_91                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIBSJP8[21]     OR2A       B        In      -         19.226      -         
motorWrapper_0.motor_0.counterReg_RNIBSJP8[21]     OR2A       Y        Out     0.550     19.776      -         
N_92                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI2JS59[22]     OR2A       B        In      -         20.104      -         
motorWrapper_0.motor_0.counterReg_RNI2JS59[22]     OR2A       Y        Out     0.550     20.654      -         
N_93                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIQA5I9[23]     OR2A       B        In      -         20.983      -         
motorWrapper_0.motor_0.counterReg_RNIQA5I9[23]     OR2A       Y        Out     0.550     21.533      -         
N_96                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIJ3EU9[24]     OR2A       B        In      -         21.861      -         
motorWrapper_0.motor_0.counterReg_RNIJ3EU9[24]     OR2A       Y        Out     0.550     22.411      -         
N_94                                               Net        -        -       1.007     -           4         
motorWrapper_0.motor_0.counterReg_RNI4K83B[27]     OR3A       B        In      -         23.418      -         
motorWrapper_0.motor_0.counterReg_RNI4K83B[27]     OR3A       Y        Out     0.608     24.026      -         
N_123                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI1HHFB[28]     OR2A       B        In      -         24.355      -         
motorWrapper_0.motor_0.counterReg_RNI1HHFB[28]     OR2A       Y        Out     0.550     24.905      -         
N_124                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIVEQRB[29]     OR2A       B        In      -         25.233      -         
motorWrapper_0.motor_0.counterReg_RNIVEQRB[29]     OR2A       Y        Out     0.550     25.783      -         
N_125                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNO_0[31]        OR2A       B        In      -         26.111      -         
motorWrapper_0.motor_0.counterReg_RNO_0[31]        OR2A       Y        Out     0.550     26.661      -         
N_126                                              Net        -        -       0.274     -           1         
motorWrapper_0.motor_0.counterReg_RNO[31]          XA1C       A        In      -         26.935      -         
motorWrapper_0.motor_0.counterReg_RNO[31]          XA1C       Y        Out     0.701     27.636      -         
counterReg_n31                                     Net        -        -       0.274     -           1         
motorWrapper_0.motor_0.counterReg[31]              DFN1E1     D        In      -         27.910      -         
===============================================================================================================
Total path delay (propagation time + setup) of 28.398 is 17.009(59.9%) logic and 11.389(40.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.512

    - Propagation time:                      27.206
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -17.694

    Number of logic level(s):                28
    Starting point:                          motorWrapper_0.motor_0.counterReg[0] / Q
    Ending point:                            motorWrapper_0.motor_0.counterReg[30] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
motorWrapper_0.motor_0.counterReg[0]               DFN1E1     Q        Out     0.494     0.494       -         
counterReg[0]                                      Net        -        -       1.395     -           8         
motorWrapper_0.motor_0.counterReg_RNI7JTQ[1]       OR2B       B        In      -         1.889       -         
motorWrapper_0.motor_0.counterReg_RNI7JTQ[1]       OR2B       Y        Out     0.439     2.328       -         
N_1149                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNICEC81[2]      OR2A       B        In      -         2.656       -         
motorWrapper_0.motor_0.counterReg_RNICEC81[2]      OR2A       Y        Out     0.550     3.206       -         
N_98                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIIARL1[3]      OR2A       B        In      -         3.535       -         
motorWrapper_0.motor_0.counterReg_RNIIARL1[3]      OR2A       Y        Out     0.550     4.085       -         
N_99                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIP7A32[4]      OR2A       B        In      -         4.413       -         
motorWrapper_0.motor_0.counterReg_RNIP7A32[4]      OR2A       Y        Out     0.550     4.963       -         
N_100                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI16PG2[5]      OR2A       B        In      -         5.291       -         
motorWrapper_0.motor_0.counterReg_RNI16PG2[5]      OR2A       Y        Out     0.550     5.841       -         
N_101                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIA58U2[6]      OR2A       B        In      -         6.170       -         
motorWrapper_0.motor_0.counterReg_RNIA58U2[6]      OR2A       Y        Out     0.550     6.720       -         
N_102                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIK5NB3[7]      OR2A       B        In      -         7.048       -         
motorWrapper_0.motor_0.counterReg_RNIK5NB3[7]      OR2A       Y        Out     0.550     7.598       -         
N_103                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIV66P3[8]      OR2A       B        In      -         7.926       -         
motorWrapper_0.motor_0.counterReg_RNIV66P3[8]      OR2A       Y        Out     0.550     8.477       -         
N_104                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIB9L64[9]      OR2A       B        In      -         8.805       -         
motorWrapper_0.motor_0.counterReg_RNIB9L64[9]      OR2A       Y        Out     0.550     9.355       -         
N_105                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIVRSI4[10]     OR2A       B        In      -         9.683       -         
motorWrapper_0.motor_0.counterReg_RNIVRSI4[10]     OR2A       Y        Out     0.550     10.233      -         
N_106                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIKF4V4[11]     OR2A       B        In      -         10.562      -         
motorWrapper_0.motor_0.counterReg_RNIKF4V4[11]     OR2A       Y        Out     0.550     11.112      -         
N_1145                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIA4CB5[12]     OR2A       B        In      -         11.440      -         
motorWrapper_0.motor_0.counterReg_RNIA4CB5[12]     OR2A       Y        Out     0.550     11.990      -         
N_1146                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI1QJN5[13]     OR2A       B        In      -         12.319      -         
motorWrapper_0.motor_0.counterReg_RNI1QJN5[13]     OR2A       Y        Out     0.550     12.869      -         
N_1147                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIPGR36[14]     OR2A       B        In      -         13.197      -         
motorWrapper_0.motor_0.counterReg_RNIPGR36[14]     OR2A       Y        Out     0.550     13.747      -         
N_1148                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNII83G6[15]     OR2A       B        In      -         14.075      -         
motorWrapper_0.motor_0.counterReg_RNII83G6[15]     OR2A       Y        Out     0.550     14.625      -         
N_1150                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIC1BS6[16]     OR2A       B        In      -         14.954      -         
motorWrapper_0.motor_0.counterReg_RNIC1BS6[16]     OR2A       Y        Out     0.550     15.504      -         
N_112                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI7RI87[17]     OR2A       B        In      -         15.832      -         
motorWrapper_0.motor_0.counterReg_RNI7RI87[17]     OR2A       Y        Out     0.550     16.382      -         
N_88                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI3MQK7[18]     OR2A       B        In      -         16.711      -         
motorWrapper_0.motor_0.counterReg_RNI3MQK7[18]     OR2A       Y        Out     0.550     17.261      -         
N_89_0                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI0I218[19]     OR2A       B        In      -         17.589      -         
motorWrapper_0.motor_0.counterReg_RNI0I218[19]     OR2A       Y        Out     0.550     18.139      -         
N_90                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIL6BD8[20]     OR2A       B        In      -         18.467      -         
motorWrapper_0.motor_0.counterReg_RNIL6BD8[20]     OR2A       Y        Out     0.550     19.017      -         
N_91                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIBSJP8[21]     OR2A       B        In      -         19.346      -         
motorWrapper_0.motor_0.counterReg_RNIBSJP8[21]     OR2A       Y        Out     0.550     19.896      -         
N_92                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI2JS59[22]     OR2A       B        In      -         20.224      -         
motorWrapper_0.motor_0.counterReg_RNI2JS59[22]     OR2A       Y        Out     0.550     20.774      -         
N_93                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIQA5I9[23]     OR2A       B        In      -         21.102      -         
motorWrapper_0.motor_0.counterReg_RNIQA5I9[23]     OR2A       Y        Out     0.550     21.653      -         
N_96                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIJ3EU9[24]     OR2A       B        In      -         21.981      -         
motorWrapper_0.motor_0.counterReg_RNIJ3EU9[24]     OR2A       Y        Out     0.550     22.531      -         
N_94                                               Net        -        -       1.007     -           4         
motorWrapper_0.motor_0.counterReg_RNI4K83B[27]     OR3A       B        In      -         23.538      -         
motorWrapper_0.motor_0.counterReg_RNI4K83B[27]     OR3A       Y        Out     0.608     24.146      -         
N_123                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI1HHFB[28]     OR2A       B        In      -         24.474      -         
motorWrapper_0.motor_0.counterReg_RNI1HHFB[28]     OR2A       Y        Out     0.550     25.024      -         
N_124                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIVEQRB[29]     OR2A       B        In      -         25.353      -         
motorWrapper_0.motor_0.counterReg_RNIVEQRB[29]     OR2A       Y        Out     0.550     25.903      -         
N_125                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNO[30]          XA1C       A        In      -         26.231      -         
motorWrapper_0.motor_0.counterReg_RNO[30]          XA1C       Y        Out     0.701     26.932      -         
counterReg_n30                                     Net        -        -       0.274     -           1         
motorWrapper_0.motor_0.counterReg[30]              DFN1E1     D        In      -         27.206      -         
===============================================================================================================
Total path delay (propagation time + setup) of 27.694 is 16.482(59.5%) logic and 11.211(40.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.512

    - Propagation time:                      27.097
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -17.585

    Number of logic level(s):                27
    Starting point:                          LED_RECV_0.COUNTER[0] / Q
    Ending point:                            LED_RECV_0.COUNTER[31] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                                Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
LED_RECV_0.COUNTER[0]               DFN1     Q        Out     0.494     0.494       -         
COUNTER[0]                          Net      -        -       1.007     -           4         
LED_RECV_0.COUNTER_RNIJHS9[1]       OR2B     B        In      -         1.501       -         
LED_RECV_0.COUNTER_RNIJHS9[1]       OR2B     Y        Out     0.439     1.940       -         
N_60                                Net      -        -       0.328     -           2         
LED_RECV_0.COUNTER_RNIURQE[2]       OR2A     B        In      -         2.269       -         
LED_RECV_0.COUNTER_RNIURQE[2]       OR2A     Y        Out     0.550     2.819       -         
N_61                                Net      -        -       0.328     -           2         
LED_RECV_0.COUNTER_RNIA7PJ[3]       OR2A     B        In      -         3.147       -         
LED_RECV_0.COUNTER_RNIA7PJ[3]       OR2A     Y        Out     0.550     3.697       -         
N_62                                Net      -        -       0.328     -           2         
LED_RECV_0.COUNTER_RNINJNO[4]       OR2A     B        In      -         4.025       -         
LED_RECV_0.COUNTER_RNINJNO[4]       OR2A     Y        Out     0.550     4.575       -         
N_63                                Net      -        -       0.686     -           3         
LED_RECV_0.COUNTER_RNIKFK21[6]      OR3B     C        In      -         5.262       -         
LED_RECV_0.COUNTER_RNIKFK21[6]      OR3B     Y        Out     0.639     5.901       -         
N_65                                Net      -        -       0.686     -           3         
LED_RECV_0.COUNTER_RNI4VI71[7]      OR2A     B        In      -         6.587       -         
LED_RECV_0.COUNTER_RNI4VI71[7]      OR2A     Y        Out     0.550     7.137       -         
N_66                                Net      -        -       0.328     -           2         
LED_RECV_0.COUNTER_RNILFHC1[8]      OR2A     B        In      -         7.465       -         
LED_RECV_0.COUNTER_RNILFHC1[8]      OR2A     Y        Out     0.550     8.015       -         
N_67                                Net      -        -       0.328     -           2         
LED_RECV_0.COUNTER_RNI71GH1[9]      OR2A     B        In      -         8.344       -         
LED_RECV_0.COUNTER_RNI71GH1[9]      OR2A     Y        Out     0.550     8.894       -         
N_68                                Net      -        -       0.328     -           2         
LED_RECV_0.COUNTER_RNI19MK1[10]     OR2A     B        In      -         9.222       -         
LED_RECV_0.COUNTER_RNI19MK1[10]     OR2A     Y        Out     0.550     9.772       -         
N_69                                Net      -        -       0.328     -           2         
LED_RECV_0.COUNTER_RNISHSN1[11]     OR2A     B        In      -         10.101      -         
LED_RECV_0.COUNTER_RNISHSN1[11]     OR2A     Y        Out     0.550     10.651      -         
N_70                                Net      -        -       0.328     -           2         
LED_RECV_0.COUNTER_RNIOR2R1[12]     OR2A     B        In      -         10.979      -         
LED_RECV_0.COUNTER_RNIOR2R1[12]     OR2A     Y        Out     0.550     11.529      -         
N_71                                Net      -        -       0.328     -           2         
LED_RECV_0.COUNTER_RNIL69U1[13]     OR2A     B        In      -         11.857      -         
LED_RECV_0.COUNTER_RNIL69U1[13]     OR2A     Y        Out     0.550     12.408      -         
N_72                                Net      -        -       0.328     -           2         
LED_RECV_0.COUNTER_RNIJIF12[14]     OR2A     B        In      -         12.736      -         
LED_RECV_0.COUNTER_RNIJIF12[14]     OR2A     Y        Out     0.550     13.286      -         
N_73                                Net      -        -       0.328     -           2         
LED_RECV_0.COUNTER_RNIIVL42[15]     OR2A     B        In      -         13.614      -         
LED_RECV_0.COUNTER_RNIIVL42[15]     OR2A     Y        Out     0.550     14.164      -         
N_74                                Net      -        -       0.328     -           2         
LED_RECV_0.COUNTER_RNIIDS72[16]     OR2A     B        In      -         14.493      -         
LED_RECV_0.COUNTER_RNIIDS72[16]     OR2A     Y        Out     0.550     15.043      -         
N_96                                Net      -        -       0.328     -           2         
LED_RECV_0.COUNTER_RNIJS2B2[17]     OR2A     B        In      -         15.371      -         
LED_RECV_0.COUNTER_RNIJS2B2[17]     OR2A     Y        Out     0.550     15.921      -         
N_76                                Net      -        -       0.328     -           2         
LED_RECV_0.COUNTER_RNILC9E2[18]     OR2A     B        In      -         16.249      -         
LED_RECV_0.COUNTER_RNILC9E2[18]     OR2A     Y        Out     0.550     16.799      -         
N_77                                Net      -        -       0.328     -           2         
LED_RECV_0.COUNTER_RNIOTFH2[19]     OR2A     B        In      -         17.128      -         
LED_RECV_0.COUNTER_RNIOTFH2[19]     OR2A     Y        Out     0.550     17.678      -         
N_78                                Net      -        -       0.328     -           2         
LED_RECV_0.COUNTER_RNIJ7NK2[20]     OR2A     B        In      -         18.006      -         
LED_RECV_0.COUNTER_RNIJ7NK2[20]     OR2A     Y        Out     0.550     18.556      -         
N_79                                Net      -        -       0.328     -           2         
LED_RECV_0.COUNTER_RNIFIUN2[21]     OR2A     B        In      -         18.885      -         
LED_RECV_0.COUNTER_RNIFIUN2[21]     OR2A     Y        Out     0.550     19.435      -         
N_80                                Net      -        -       0.686     -           3         
LED_RECV_0.COUNTER_RNIDV5R2[23]     OR2A     B        In      -         20.121      -         
LED_RECV_0.COUNTER_RNIDV5R2[23]     OR2A     Y        Out     0.550     20.671      -         
N_251_1                             Net      -        -       0.274     -           1         
LED_RECV_0.COUNTER_RNIABDU2[22]     OR2A     B        In      -         20.945      -         
LED_RECV_0.COUNTER_RNIABDU2[22]     OR2A     Y        Out     0.550     21.495      -         
N_251                               Net      -        -       1.007     -           4         
LED_RECV_0.COUNTER_RNIAO383[26]     OR2      A        In      -         22.502      -         
LED_RECV_0.COUNTER_RNIAO383[26]     OR2      Y        Out     0.432     22.934      -         
N_94                                Net      -        -       0.686     -           3         
LED_RECV_0.COUNTER_RNIFRIE3[28]     OR3B     C        In      -         23.620      -         
LED_RECV_0.COUNTER_RNIFRIE3[28]     OR3B     Y        Out     0.639     24.259      -         
N_87                                Net      -        -       0.328     -           2         
LED_RECV_0.COUNTER_RNIJEQH3[29]     OR2A     B        In      -         24.587      -         
LED_RECV_0.COUNTER_RNIJEQH3[29]     OR2A     Y        Out     0.550     25.137      -         
N_95                                Net      -        -       0.328     -           2         
LED_RECV_0.COUNTER_RNO_0[31]        OR2A     B        In      -         25.466      -         
LED_RECV_0.COUNTER_RNO_0[31]        OR2A     Y        Out     0.550     26.016      -         
N_98                                Net      -        -       0.274     -           1         
LED_RECV_0.COUNTER_RNO[31]          XA1C     B        In      -         26.289      -         
LED_RECV_0.COUNTER_RNO[31]          XA1C     Y        Out     0.534     26.823      -         
COUNTER_RNO[31]                     Net      -        -       0.274     -           1         
LED_RECV_0.COUNTER[31]              DFN1     D        In      -         27.097      -         
==============================================================================================
Total path delay (propagation time + setup) of 27.585 is 15.767(57.2%) logic and 11.818(42.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.488
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.512

    - Propagation time:                      27.086
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -17.574

    Number of logic level(s):                28
    Starting point:                          motorWrapper_0.motor_0.counterReg[1] / Q
    Ending point:                            motorWrapper_0.motor_0.counterReg[30] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            System [rising] on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                               Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
motorWrapper_0.motor_0.counterReg[1]               DFN1E1     Q        Out     0.494     0.494       -         
counterReg[1]                                      Net        -        -       1.299     -           7         
motorWrapper_0.motor_0.counterReg_RNI7JTQ[1]       OR2B       A        In      -         1.793       -         
motorWrapper_0.motor_0.counterReg_RNI7JTQ[1]       OR2B       Y        Out     0.415     2.208       -         
N_1149                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNICEC81[2]      OR2A       B        In      -         2.536       -         
motorWrapper_0.motor_0.counterReg_RNICEC81[2]      OR2A       Y        Out     0.550     3.086       -         
N_98                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIIARL1[3]      OR2A       B        In      -         3.415       -         
motorWrapper_0.motor_0.counterReg_RNIIARL1[3]      OR2A       Y        Out     0.550     3.965       -         
N_99                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIP7A32[4]      OR2A       B        In      -         4.293       -         
motorWrapper_0.motor_0.counterReg_RNIP7A32[4]      OR2A       Y        Out     0.550     4.843       -         
N_100                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI16PG2[5]      OR2A       B        In      -         5.172       -         
motorWrapper_0.motor_0.counterReg_RNI16PG2[5]      OR2A       Y        Out     0.550     5.722       -         
N_101                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIA58U2[6]      OR2A       B        In      -         6.050       -         
motorWrapper_0.motor_0.counterReg_RNIA58U2[6]      OR2A       Y        Out     0.550     6.600       -         
N_102                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIK5NB3[7]      OR2A       B        In      -         6.928       -         
motorWrapper_0.motor_0.counterReg_RNIK5NB3[7]      OR2A       Y        Out     0.550     7.478       -         
N_103                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIV66P3[8]      OR2A       B        In      -         7.807       -         
motorWrapper_0.motor_0.counterReg_RNIV66P3[8]      OR2A       Y        Out     0.550     8.357       -         
N_104                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIB9L64[9]      OR2A       B        In      -         8.685       -         
motorWrapper_0.motor_0.counterReg_RNIB9L64[9]      OR2A       Y        Out     0.550     9.235       -         
N_105                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIVRSI4[10]     OR2A       B        In      -         9.563       -         
motorWrapper_0.motor_0.counterReg_RNIVRSI4[10]     OR2A       Y        Out     0.550     10.114      -         
N_106                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIKF4V4[11]     OR2A       B        In      -         10.442      -         
motorWrapper_0.motor_0.counterReg_RNIKF4V4[11]     OR2A       Y        Out     0.550     10.992      -         
N_1145                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIA4CB5[12]     OR2A       B        In      -         11.320      -         
motorWrapper_0.motor_0.counterReg_RNIA4CB5[12]     OR2A       Y        Out     0.550     11.870      -         
N_1146                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI1QJN5[13]     OR2A       B        In      -         12.199      -         
motorWrapper_0.motor_0.counterReg_RNI1QJN5[13]     OR2A       Y        Out     0.550     12.749      -         
N_1147                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIPGR36[14]     OR2A       B        In      -         13.077      -         
motorWrapper_0.motor_0.counterReg_RNIPGR36[14]     OR2A       Y        Out     0.550     13.627      -         
N_1148                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNII83G6[15]     OR2A       B        In      -         13.956      -         
motorWrapper_0.motor_0.counterReg_RNII83G6[15]     OR2A       Y        Out     0.550     14.506      -         
N_1150                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIC1BS6[16]     OR2A       B        In      -         14.834      -         
motorWrapper_0.motor_0.counterReg_RNIC1BS6[16]     OR2A       Y        Out     0.550     15.384      -         
N_112                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI7RI87[17]     OR2A       B        In      -         15.712      -         
motorWrapper_0.motor_0.counterReg_RNI7RI87[17]     OR2A       Y        Out     0.550     16.262      -         
N_88                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI3MQK7[18]     OR2A       B        In      -         16.591      -         
motorWrapper_0.motor_0.counterReg_RNI3MQK7[18]     OR2A       Y        Out     0.550     17.141      -         
N_89_0                                             Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI0I218[19]     OR2A       B        In      -         17.469      -         
motorWrapper_0.motor_0.counterReg_RNI0I218[19]     OR2A       Y        Out     0.550     18.019      -         
N_90                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIL6BD8[20]     OR2A       B        In      -         18.348      -         
motorWrapper_0.motor_0.counterReg_RNIL6BD8[20]     OR2A       Y        Out     0.550     18.898      -         
N_91                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIBSJP8[21]     OR2A       B        In      -         19.226      -         
motorWrapper_0.motor_0.counterReg_RNIBSJP8[21]     OR2A       Y        Out     0.550     19.776      -         
N_92                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI2JS59[22]     OR2A       B        In      -         20.104      -         
motorWrapper_0.motor_0.counterReg_RNI2JS59[22]     OR2A       Y        Out     0.550     20.654      -         
N_93                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIQA5I9[23]     OR2A       B        In      -         20.983      -         
motorWrapper_0.motor_0.counterReg_RNIQA5I9[23]     OR2A       Y        Out     0.550     21.533      -         
N_96                                               Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIJ3EU9[24]     OR2A       B        In      -         21.861      -         
motorWrapper_0.motor_0.counterReg_RNIJ3EU9[24]     OR2A       Y        Out     0.550     22.411      -         
N_94                                               Net        -        -       1.007     -           4         
motorWrapper_0.motor_0.counterReg_RNI4K83B[27]     OR3A       B        In      -         23.418      -         
motorWrapper_0.motor_0.counterReg_RNI4K83B[27]     OR3A       Y        Out     0.608     24.026      -         
N_123                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNI1HHFB[28]     OR2A       B        In      -         24.355      -         
motorWrapper_0.motor_0.counterReg_RNI1HHFB[28]     OR2A       Y        Out     0.550     24.905      -         
N_124                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNIVEQRB[29]     OR2A       B        In      -         25.233      -         
motorWrapper_0.motor_0.counterReg_RNIVEQRB[29]     OR2A       Y        Out     0.550     25.783      -         
N_125                                              Net        -        -       0.328     -           2         
motorWrapper_0.motor_0.counterReg_RNO[30]          XA1C       A        In      -         26.111      -         
motorWrapper_0.motor_0.counterReg_RNO[30]          XA1C       Y        Out     0.701     26.812      -         
counterReg_n30                                     Net        -        -       0.274     -           1         
motorWrapper_0.motor_0.counterReg[30]              DFN1E1     D        In      -         27.086      -         
===============================================================================================================
Total path delay (propagation time + setup) of 27.574 is 16.459(59.7%) logic and 11.115(40.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A2F200M3F_FBGA484_-1
Report for cell gc.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    21      1.0       21.0
             AND2A     1      1.0        1.0
              AND3     6      1.0        6.0
               AO1    75      1.0       75.0
              AO1A     5      1.0        5.0
              AO1B     5      1.0        5.0
              AO1C     4      1.0        4.0
              AO1D     4      1.0        4.0
              AOI1     9      1.0        9.0
             AOI1B     4      1.0        4.0
              AOI5     2      1.0        2.0
               AX1     4      1.0        4.0
              AX1A     4      1.0        4.0
              AX1B     2      1.0        2.0
              AX1C     1      1.0        1.0
              AX1D     4      1.0        4.0
              AX1E     1      1.0        1.0
              AXO1     1      1.0        1.0
              AXO6     1      1.0        1.0
             AXOI1     1      1.0        1.0
             AXOI7     1      1.0        1.0
              BUFF    10      1.0       10.0
            CLKINT     3      0.0        0.0
               GND    23      0.0        0.0
               INV     4      1.0        4.0
              MIN3     1      1.0        1.0
            MSSINT     3      0.0        0.0
           MSS_APB     1      0.0        0.0
           MSS_CCC     1      0.0        0.0
               MX2   431      1.0      431.0
              MX2A    27      1.0       27.0
              MX2B     1      1.0        1.0
             NAND2     2      1.0        2.0
              NOR2    74      1.0       74.0
             NOR2A   155      1.0      155.0
             NOR2B   322      1.0      322.0
              NOR3    13      1.0       13.0
             NOR3A    48      1.0       48.0
             NOR3B    33      1.0       33.0
             NOR3C    61      1.0       61.0
               OA1     4      1.0        4.0
              OA1A     7      1.0        7.0
              OA1B     7      1.0        7.0
              OA1C    23      1.0       23.0
               OR2    46      1.0       46.0
              OR2A   118      1.0      118.0
              OR2B    27      1.0       27.0
               OR3    47      1.0       47.0
              OR3A    17      1.0       17.0
              OR3B    20      1.0       20.0
              OR3C     6      1.0        6.0
             RCOSC     1      0.0        0.0
               VCC    23      0.0        0.0
               XA1     4      1.0        4.0
              XA1A     7      1.0        7.0
              XA1B    47      1.0       47.0
              XA1C   104      1.0      104.0
             XNOR2    20      1.0       20.0
             XNOR3    13      1.0       13.0
               XO1    17      1.0       17.0
              XO1A     1      1.0        1.0
              XOR2   125      1.0      125.0
              XOR3     8      1.0        8.0


              DFN1   412      1.0      412.0
            DFN1C0    97      1.0       97.0
            DFN1E0    87      1.0       87.0
          DFN1E0C0    16      1.0       16.0
          DFN1E0C1    33      1.0       33.0
          DFN1E0P0     1      1.0        1.0
            DFN1E1   126      1.0      126.0
          DFN1E1C0   103      1.0      103.0
          DFN1E1P0     1      1.0        1.0
            DFN1P0     4      1.0        4.0
            RAM4K9     1      0.0        0.0
                   -----          ----------
             TOTAL  2942              2886.0


  IO Cell usage:
              cell count
             BIBUF     1
         BIBUF_MSS     2
             INBUF     4
           INBUF_A     1
         INBUF_MSS     4
            OUTBUF     7
          OUTBUF_A     1
        OUTBUF_MSS     2
       TRIBUFF_MSS     1
                   -----
             TOTAL    23


Core Cells         : 2886 of 4608 (63%)
IO Cells           : 23

  RAM/ROM Usage Summary
Block Rams : 1 of 8 (12%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 43MB peak: 124MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Sat Nov 23 21:15:20 2013

###########################################################]
