# //  Questa Sim-64
# //  Version 2023.4 linux_x86_64 Oct  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 22:05:48 on Sep 18,2025
# vcom -reportprogress 300 ../src/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VCOMPONENTS
# -- Loading package VITAL_Primitives
# -- Loading package VPACKAGE
# -- Compiling entity reg_bank
# -- Compiling architecture Structure of reg_bank
# End time: 22:05:48 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 22:05:52 on Sep 18,2025
# vcom -reportprogress 300 ../tb/tb_reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg_bank
# -- Compiling architecture sim of tb_reg_bank
# -- Loading package VITAL_Timing
# -- Loading package VCOMPONENTS
# -- Loading package VITAL_Primitives
# -- Loading package VPACKAGE
# -- Loading entity reg_bank
# End time: 22:05:52 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc=lprn" -t ns work.tb_reg_bank 
# Start time: 22:05:54 on Sep 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading vital2000.vital_timing(body)
# Loading simprim.vcomponents
# Loading vital2000.vital_primitives(body)
# Loading simprim.vpackage(body)
# ** Warning: (vsim-3479) Time unit 'ps' is less than the simulator resolution (1ns).
#    Time: 0 ns  Iteration: 0  Root: /
# Loading work.tb_reg_bank(sim)#1
# Loading work.reg_bank(structure)#1
# Loading simprim.x_inv(x_inv_v)#1
# Loading simprim.x_buf(x_buf_v)#96
# Loading simprim.x_inv(x_inv_v)#2
# Loading simprim.x_sff(x_sff_v)#38
# Loading simprim.x_lut4(x_lut4_v)#44
# Loading simprim.x_lut4(x_lut4_v)#2
# Loading simprim.x_lut4(x_lut4_v)#3
# Loading simprim.x_obuf(x_obuf_v)#1
# Loading simprim.x_obuf(x_obuf_v)#2
# Loading simprim.x_obuf(x_obuf_v)#3
# Loading simprim.x_obuf(x_obuf_v)#4
# Loading simprim.x_obuf(x_obuf_v)#5
# Loading simprim.x_obuf(x_obuf_v)#6
# Loading simprim.x_obuf(x_obuf_v)#7
# Loading simprim.x_obuf(x_obuf_v)#8
# Loading simprim.x_bufgmux(x_bufgmux_v)#1
# Loading simprim.x_inv(x_inv_v)#3
# Loading simprim.x_mux2(x_mux2_v)#1
# Loading simprim.x_mux2(x_mux2_v)#2
# Loading simprim.x_mux2(x_mux2_v)#3
# Loading simprim.x_mux2(x_mux2_v)#4
# Loading simprim.x_mux2(x_mux2_v)#5
# Loading simprim.x_mux2(x_mux2_v)#6
# Loading simprim.x_mux2(x_mux2_v)#7
# Loading simprim.x_lut4(x_lut4_v)#4
# Loading simprim.x_lut4(x_lut4_v)#5
# Loading simprim.x_ff(x_ff_v)#1
# Loading simprim.x_lut4(x_lut4_v)#6
# Loading simprim.x_lut4(x_lut4_v)#48
# Loading simprim.x_lut4(x_lut4_v)#8
# Loading simprim.x_lut4(x_lut4_v)#9
# Loading simprim.x_lut4(x_lut4_v)#10
# Loading simprim.x_lut4(x_lut4_v)#11
# Loading simprim.x_ff(x_ff_v)#2
# Loading simprim.x_lut4(x_lut4_v)#12
# Loading simprim.x_lut4(x_lut4_v)#47
# Loading simprim.x_lut4(x_lut4_v)#14
# Loading simprim.x_lut4(x_lut4_v)#16
# Loading simprim.x_lut4(x_lut4_v)#17
# Loading simprim.x_sff(x_sff_v)#35
# Loading simprim.x_sff(x_sff_v)#39
# Loading simprim.x_lut4(x_lut4_v)#18
# Loading simprim.x_lut4(x_lut4_v)#70
# Loading simprim.x_lut4(x_lut4_v)#20
# Loading simprim.x_lut4(x_lut4_v)#21
# Loading simprim.x_lut4(x_lut4_v)#22
# Loading simprim.x_lut4(x_lut4_v)#23
# Loading simprim.x_lut4(x_lut4_v)#24
# Loading simprim.x_lut4(x_lut4_v)#25
# Loading simprim.x_lut4(x_lut4_v)#26
# Loading simprim.x_lut4(x_lut4_v)#27
# Loading simprim.x_lut4(x_lut4_v)#28
# Loading simprim.x_lut4(x_lut4_v)#30
# Loading simprim.x_lut4(x_lut4_v)#31
# Loading simprim.x_lut4(x_lut4_v)#32
# Loading simprim.x_lut4(x_lut4_v)#68
# Loading simprim.x_lut4(x_lut4_v)#34
# Loading simprim.x_lut4(x_lut4_v)#35
# Loading simprim.x_lut4(x_lut4_v)#36
# Loading simprim.x_lut4(x_lut4_v)#37
# Loading simprim.x_lut4(x_lut4_v)#38
# Loading simprim.x_lut4(x_lut4_v)#45
# Loading simprim.x_lut4(x_lut4_v)#40
# Loading simprim.x_lut4(x_lut4_v)#41
# Loading simprim.x_lut4(x_lut4_v)#42
# Loading simprim.x_ff(x_ff_v)#3
# Loading simprim.x_lut4(x_lut4_v)#43
# Loading simprim.x_lut4(x_lut4_v)#46
# Loading simprim.x_lut4(x_lut4_v)#49
# Loading simprim.x_ff(x_ff_v)#4
# Loading simprim.x_lut4(x_lut4_v)#50
# Loading simprim.x_lut4(x_lut4_v)#51
# Loading simprim.x_lut4(x_lut4_v)#62
# Loading simprim.x_ff(x_ff_v)#5
# Loading simprim.x_lut4(x_lut4_v)#53
# Loading simprim.x_lut4(x_lut4_v)#54
# Loading simprim.x_lut4(x_lut4_v)#55
# Loading simprim.x_lut4(x_lut4_v)#56
# Loading simprim.x_lut4(x_lut4_v)#57
# Loading simprim.x_lut4(x_lut4_v)#58
# Loading simprim.x_ff(x_ff_v)#6
# Loading simprim.x_lut4(x_lut4_v)#59
# Loading simprim.x_lut4(x_lut4_v)#60
# Loading simprim.x_lut4(x_lut4_v)#61
# Loading simprim.x_ff(x_ff_v)#7
# Loading simprim.x_lut4(x_lut4_v)#63
# Loading simprim.x_lut4(x_lut4_v)#64
# Loading simprim.x_ff(x_ff_v)#8
# Loading simprim.x_lut4(x_lut4_v)#65
# Loading simprim.x_lut4(x_lut4_v)#66
# Loading simprim.x_lut4(x_lut4_v)#67
# Loading simprim.x_lut4(x_lut4_v)#69
# Loading simprim.x_lut4(x_lut4_v)#71
# Loading simprim.x_ff(x_ff_v)#9
# Loading simprim.x_sff(x_sff_v)#36
# Loading simprim.x_lut4(x_lut4_v)#72
# Loading simprim.x_zero(x_zero_v)#1
# Loading simprim.x_one(x_one_v)#1
# Loading simprim.x_roc(x_roc_v)#1
# Loading simprim.x_toc(x_toc_v)#1
# ** Error: erro no endereco 1, possivel sobrescricao
#    Time: 400 ns  Iteration: 0  Instance: /tb_reg_bank
# ** Error: erro no endereco 6
#    Time: 540 ns  Iteration: 0  Instance: /tb_reg_bank
# ** Note: fim
#    Time: 640 ns  Iteration: 0  Instance: /tb_reg_bank
# Break key hit
# Simulation stop requested.
# End time: 22:06:42 on Sep 18,2025, Elapsed time: 0:00:48
# Errors: 2, Warnings: 2
