$date
	Sat Nov 12 21:46:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q1a $end
$var wire 4 ! Y [3:0] $end
$var wire 1 " V $end
$var reg 16 # A [15:0] $end
$scope module e1 $end
$var wire 16 $ A [15:0] $end
$var reg 1 " V $end
$var reg 4 % Y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111 %
b1010101010101010 $
b1010101010101010 #
1"
b1111 !
$end
#10
b1110 !
b1110 %
b101010101010101 #
b101010101010101 $
#20
b1101 !
b1101 %
b10101010101010 #
b10101010101010 $
#30
b1100 !
b1100 %
b1010101010101 #
b1010101010101 $
#40
b1011 !
b1011 %
b101010101010 #
b101010101010 $
#50
b1010 !
b1010 %
b10101010101 #
b10101010101 $
#60
b1001 !
b1001 %
b1010101010 #
b1010101010 $
#70
b1000 !
b1000 %
b101010101 #
b101010101 $
#80
b111 !
b111 %
b10101010 #
b10101010 $
#90
b110 !
b110 %
b1010101 #
b1010101 $
#100
b101 !
b101 %
b101010 #
b101010 $
#110
b100 !
b100 %
b10101 #
b10101 $
#120
b10 !
b10 %
b1010 #
b1010 $
#130
b101 #
b101 $
#140
b1 !
b1 %
b10 #
b10 $
#150
b1 #
b1 $
#160
