
BuRockets_f411ceu6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000107ec  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000920  08010990  08010990  00020990  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080112b0  080112b0  000301f4  2**0
                  CONTENTS
  4 .ARM          00000008  080112b0  080112b0  000212b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080112b8  080112b8  000301f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080112b8  080112b8  000212b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080112bc  080112bc  000212bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  080112c0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000670  200001f4  080114b4  000301f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000864  080114b4  00030864  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bfbf  00000000  00000000  00030224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046fe  00000000  00000000  0004c1e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015d0  00000000  00000000  000508e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001448  00000000  00000000  00051eb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ee9c  00000000  00000000  00053300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002559b  00000000  00000000  0007219c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0557  00000000  00000000  00097737  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00137c8e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000071a0  00000000  00000000  00137ce0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f4 	.word	0x200001f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08010974 	.word	0x08010974

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	08010974 	.word	0x08010974

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_ldivmod>:
 8000cb8:	b97b      	cbnz	r3, 8000cda <__aeabi_ldivmod+0x22>
 8000cba:	b972      	cbnz	r2, 8000cda <__aeabi_ldivmod+0x22>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bfbe      	ittt	lt
 8000cc0:	2000      	movlt	r0, #0
 8000cc2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000cc6:	e006      	blt.n	8000cd6 <__aeabi_ldivmod+0x1e>
 8000cc8:	bf08      	it	eq
 8000cca:	2800      	cmpeq	r0, #0
 8000ccc:	bf1c      	itt	ne
 8000cce:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000cd2:	f04f 30ff 	movne.w	r0, #4294967295
 8000cd6:	f000 b9f5 	b.w	80010c4 <__aeabi_idiv0>
 8000cda:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cde:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	db09      	blt.n	8000cfa <__aeabi_ldivmod+0x42>
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	db1a      	blt.n	8000d20 <__aeabi_ldivmod+0x68>
 8000cea:	f000 f883 	bl	8000df4 <__udivmoddi4>
 8000cee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf6:	b004      	add	sp, #16
 8000cf8:	4770      	bx	lr
 8000cfa:	4240      	negs	r0, r0
 8000cfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	db1b      	blt.n	8000d3c <__aeabi_ldivmod+0x84>
 8000d04:	f000 f876 	bl	8000df4 <__udivmoddi4>
 8000d08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d10:	b004      	add	sp, #16
 8000d12:	4240      	negs	r0, r0
 8000d14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d18:	4252      	negs	r2, r2
 8000d1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d1e:	4770      	bx	lr
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	f000 f865 	bl	8000df4 <__udivmoddi4>
 8000d2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d32:	b004      	add	sp, #16
 8000d34:	4240      	negs	r0, r0
 8000d36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d3a:	4770      	bx	lr
 8000d3c:	4252      	negs	r2, r2
 8000d3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d42:	f000 f857 	bl	8000df4 <__udivmoddi4>
 8000d46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d4e:	b004      	add	sp, #16
 8000d50:	4252      	negs	r2, r2
 8000d52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_uldivmod>:
 8000d58:	b953      	cbnz	r3, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5a:	b94a      	cbnz	r2, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5c:	2900      	cmp	r1, #0
 8000d5e:	bf08      	it	eq
 8000d60:	2800      	cmpeq	r0, #0
 8000d62:	bf1c      	itt	ne
 8000d64:	f04f 31ff 	movne.w	r1, #4294967295
 8000d68:	f04f 30ff 	movne.w	r0, #4294967295
 8000d6c:	f000 b9aa 	b.w	80010c4 <__aeabi_idiv0>
 8000d70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d78:	f000 f83c 	bl	8000df4 <__udivmoddi4>
 8000d7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d84:	b004      	add	sp, #16
 8000d86:	4770      	bx	lr

08000d88 <__aeabi_d2lz>:
 8000d88:	b538      	push	{r3, r4, r5, lr}
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	4604      	mov	r4, r0
 8000d90:	460d      	mov	r5, r1
 8000d92:	f7ff febb 	bl	8000b0c <__aeabi_dcmplt>
 8000d96:	b928      	cbnz	r0, 8000da4 <__aeabi_d2lz+0x1c>
 8000d98:	4620      	mov	r0, r4
 8000d9a:	4629      	mov	r1, r5
 8000d9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000da0:	f000 b80a 	b.w	8000db8 <__aeabi_d2ulz>
 8000da4:	4620      	mov	r0, r4
 8000da6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000daa:	f000 f805 	bl	8000db8 <__aeabi_d2ulz>
 8000dae:	4240      	negs	r0, r0
 8000db0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db4:	bd38      	pop	{r3, r4, r5, pc}
 8000db6:	bf00      	nop

08000db8 <__aeabi_d2ulz>:
 8000db8:	b5d0      	push	{r4, r6, r7, lr}
 8000dba:	4b0c      	ldr	r3, [pc, #48]	; (8000dec <__aeabi_d2ulz+0x34>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	4606      	mov	r6, r0
 8000dc0:	460f      	mov	r7, r1
 8000dc2:	f7ff fc31 	bl	8000628 <__aeabi_dmul>
 8000dc6:	f7ff ff07 	bl	8000bd8 <__aeabi_d2uiz>
 8000dca:	4604      	mov	r4, r0
 8000dcc:	f7ff fbb2 	bl	8000534 <__aeabi_ui2d>
 8000dd0:	4b07      	ldr	r3, [pc, #28]	; (8000df0 <__aeabi_d2ulz+0x38>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	f7ff fc28 	bl	8000628 <__aeabi_dmul>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	460b      	mov	r3, r1
 8000ddc:	4630      	mov	r0, r6
 8000dde:	4639      	mov	r1, r7
 8000de0:	f7ff fa6a 	bl	80002b8 <__aeabi_dsub>
 8000de4:	f7ff fef8 	bl	8000bd8 <__aeabi_d2uiz>
 8000de8:	4621      	mov	r1, r4
 8000dea:	bdd0      	pop	{r4, r6, r7, pc}
 8000dec:	3df00000 	.word	0x3df00000
 8000df0:	41f00000 	.word	0x41f00000

08000df4 <__udivmoddi4>:
 8000df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000df8:	9d08      	ldr	r5, [sp, #32]
 8000dfa:	4604      	mov	r4, r0
 8000dfc:	468e      	mov	lr, r1
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d14d      	bne.n	8000e9e <__udivmoddi4+0xaa>
 8000e02:	428a      	cmp	r2, r1
 8000e04:	4694      	mov	ip, r2
 8000e06:	d969      	bls.n	8000edc <__udivmoddi4+0xe8>
 8000e08:	fab2 f282 	clz	r2, r2
 8000e0c:	b152      	cbz	r2, 8000e24 <__udivmoddi4+0x30>
 8000e0e:	fa01 f302 	lsl.w	r3, r1, r2
 8000e12:	f1c2 0120 	rsb	r1, r2, #32
 8000e16:	fa20 f101 	lsr.w	r1, r0, r1
 8000e1a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e1e:	ea41 0e03 	orr.w	lr, r1, r3
 8000e22:	4094      	lsls	r4, r2
 8000e24:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e28:	0c21      	lsrs	r1, r4, #16
 8000e2a:	fbbe f6f8 	udiv	r6, lr, r8
 8000e2e:	fa1f f78c 	uxth.w	r7, ip
 8000e32:	fb08 e316 	mls	r3, r8, r6, lr
 8000e36:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000e3a:	fb06 f107 	mul.w	r1, r6, r7
 8000e3e:	4299      	cmp	r1, r3
 8000e40:	d90a      	bls.n	8000e58 <__udivmoddi4+0x64>
 8000e42:	eb1c 0303 	adds.w	r3, ip, r3
 8000e46:	f106 30ff 	add.w	r0, r6, #4294967295
 8000e4a:	f080 811f 	bcs.w	800108c <__udivmoddi4+0x298>
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	f240 811c 	bls.w	800108c <__udivmoddi4+0x298>
 8000e54:	3e02      	subs	r6, #2
 8000e56:	4463      	add	r3, ip
 8000e58:	1a5b      	subs	r3, r3, r1
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e60:	fb08 3310 	mls	r3, r8, r0, r3
 8000e64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e68:	fb00 f707 	mul.w	r7, r0, r7
 8000e6c:	42a7      	cmp	r7, r4
 8000e6e:	d90a      	bls.n	8000e86 <__udivmoddi4+0x92>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e78:	f080 810a 	bcs.w	8001090 <__udivmoddi4+0x29c>
 8000e7c:	42a7      	cmp	r7, r4
 8000e7e:	f240 8107 	bls.w	8001090 <__udivmoddi4+0x29c>
 8000e82:	4464      	add	r4, ip
 8000e84:	3802      	subs	r0, #2
 8000e86:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e8a:	1be4      	subs	r4, r4, r7
 8000e8c:	2600      	movs	r6, #0
 8000e8e:	b11d      	cbz	r5, 8000e98 <__udivmoddi4+0xa4>
 8000e90:	40d4      	lsrs	r4, r2
 8000e92:	2300      	movs	r3, #0
 8000e94:	e9c5 4300 	strd	r4, r3, [r5]
 8000e98:	4631      	mov	r1, r6
 8000e9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9e:	428b      	cmp	r3, r1
 8000ea0:	d909      	bls.n	8000eb6 <__udivmoddi4+0xc2>
 8000ea2:	2d00      	cmp	r5, #0
 8000ea4:	f000 80ef 	beq.w	8001086 <__udivmoddi4+0x292>
 8000ea8:	2600      	movs	r6, #0
 8000eaa:	e9c5 0100 	strd	r0, r1, [r5]
 8000eae:	4630      	mov	r0, r6
 8000eb0:	4631      	mov	r1, r6
 8000eb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb6:	fab3 f683 	clz	r6, r3
 8000eba:	2e00      	cmp	r6, #0
 8000ebc:	d14a      	bne.n	8000f54 <__udivmoddi4+0x160>
 8000ebe:	428b      	cmp	r3, r1
 8000ec0:	d302      	bcc.n	8000ec8 <__udivmoddi4+0xd4>
 8000ec2:	4282      	cmp	r2, r0
 8000ec4:	f200 80f9 	bhi.w	80010ba <__udivmoddi4+0x2c6>
 8000ec8:	1a84      	subs	r4, r0, r2
 8000eca:	eb61 0303 	sbc.w	r3, r1, r3
 8000ece:	2001      	movs	r0, #1
 8000ed0:	469e      	mov	lr, r3
 8000ed2:	2d00      	cmp	r5, #0
 8000ed4:	d0e0      	beq.n	8000e98 <__udivmoddi4+0xa4>
 8000ed6:	e9c5 4e00 	strd	r4, lr, [r5]
 8000eda:	e7dd      	b.n	8000e98 <__udivmoddi4+0xa4>
 8000edc:	b902      	cbnz	r2, 8000ee0 <__udivmoddi4+0xec>
 8000ede:	deff      	udf	#255	; 0xff
 8000ee0:	fab2 f282 	clz	r2, r2
 8000ee4:	2a00      	cmp	r2, #0
 8000ee6:	f040 8092 	bne.w	800100e <__udivmoddi4+0x21a>
 8000eea:	eba1 010c 	sub.w	r1, r1, ip
 8000eee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef2:	fa1f fe8c 	uxth.w	lr, ip
 8000ef6:	2601      	movs	r6, #1
 8000ef8:	0c20      	lsrs	r0, r4, #16
 8000efa:	fbb1 f3f7 	udiv	r3, r1, r7
 8000efe:	fb07 1113 	mls	r1, r7, r3, r1
 8000f02:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f06:	fb0e f003 	mul.w	r0, lr, r3
 8000f0a:	4288      	cmp	r0, r1
 8000f0c:	d908      	bls.n	8000f20 <__udivmoddi4+0x12c>
 8000f0e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f12:	f103 38ff 	add.w	r8, r3, #4294967295
 8000f16:	d202      	bcs.n	8000f1e <__udivmoddi4+0x12a>
 8000f18:	4288      	cmp	r0, r1
 8000f1a:	f200 80cb 	bhi.w	80010b4 <__udivmoddi4+0x2c0>
 8000f1e:	4643      	mov	r3, r8
 8000f20:	1a09      	subs	r1, r1, r0
 8000f22:	b2a4      	uxth	r4, r4
 8000f24:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f28:	fb07 1110 	mls	r1, r7, r0, r1
 8000f2c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000f30:	fb0e fe00 	mul.w	lr, lr, r0
 8000f34:	45a6      	cmp	lr, r4
 8000f36:	d908      	bls.n	8000f4a <__udivmoddi4+0x156>
 8000f38:	eb1c 0404 	adds.w	r4, ip, r4
 8000f3c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f40:	d202      	bcs.n	8000f48 <__udivmoddi4+0x154>
 8000f42:	45a6      	cmp	lr, r4
 8000f44:	f200 80bb 	bhi.w	80010be <__udivmoddi4+0x2ca>
 8000f48:	4608      	mov	r0, r1
 8000f4a:	eba4 040e 	sub.w	r4, r4, lr
 8000f4e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f52:	e79c      	b.n	8000e8e <__udivmoddi4+0x9a>
 8000f54:	f1c6 0720 	rsb	r7, r6, #32
 8000f58:	40b3      	lsls	r3, r6
 8000f5a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f5e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f62:	fa20 f407 	lsr.w	r4, r0, r7
 8000f66:	fa01 f306 	lsl.w	r3, r1, r6
 8000f6a:	431c      	orrs	r4, r3
 8000f6c:	40f9      	lsrs	r1, r7
 8000f6e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f72:	fa00 f306 	lsl.w	r3, r0, r6
 8000f76:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f7a:	0c20      	lsrs	r0, r4, #16
 8000f7c:	fa1f fe8c 	uxth.w	lr, ip
 8000f80:	fb09 1118 	mls	r1, r9, r8, r1
 8000f84:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f88:	fb08 f00e 	mul.w	r0, r8, lr
 8000f8c:	4288      	cmp	r0, r1
 8000f8e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f92:	d90b      	bls.n	8000fac <__udivmoddi4+0x1b8>
 8000f94:	eb1c 0101 	adds.w	r1, ip, r1
 8000f98:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f9c:	f080 8088 	bcs.w	80010b0 <__udivmoddi4+0x2bc>
 8000fa0:	4288      	cmp	r0, r1
 8000fa2:	f240 8085 	bls.w	80010b0 <__udivmoddi4+0x2bc>
 8000fa6:	f1a8 0802 	sub.w	r8, r8, #2
 8000faa:	4461      	add	r1, ip
 8000fac:	1a09      	subs	r1, r1, r0
 8000fae:	b2a4      	uxth	r4, r4
 8000fb0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000fb4:	fb09 1110 	mls	r1, r9, r0, r1
 8000fb8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000fbc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000fc0:	458e      	cmp	lr, r1
 8000fc2:	d908      	bls.n	8000fd6 <__udivmoddi4+0x1e2>
 8000fc4:	eb1c 0101 	adds.w	r1, ip, r1
 8000fc8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000fcc:	d26c      	bcs.n	80010a8 <__udivmoddi4+0x2b4>
 8000fce:	458e      	cmp	lr, r1
 8000fd0:	d96a      	bls.n	80010a8 <__udivmoddi4+0x2b4>
 8000fd2:	3802      	subs	r0, #2
 8000fd4:	4461      	add	r1, ip
 8000fd6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000fda:	fba0 9402 	umull	r9, r4, r0, r2
 8000fde:	eba1 010e 	sub.w	r1, r1, lr
 8000fe2:	42a1      	cmp	r1, r4
 8000fe4:	46c8      	mov	r8, r9
 8000fe6:	46a6      	mov	lr, r4
 8000fe8:	d356      	bcc.n	8001098 <__udivmoddi4+0x2a4>
 8000fea:	d053      	beq.n	8001094 <__udivmoddi4+0x2a0>
 8000fec:	b15d      	cbz	r5, 8001006 <__udivmoddi4+0x212>
 8000fee:	ebb3 0208 	subs.w	r2, r3, r8
 8000ff2:	eb61 010e 	sbc.w	r1, r1, lr
 8000ff6:	fa01 f707 	lsl.w	r7, r1, r7
 8000ffa:	fa22 f306 	lsr.w	r3, r2, r6
 8000ffe:	40f1      	lsrs	r1, r6
 8001000:	431f      	orrs	r7, r3
 8001002:	e9c5 7100 	strd	r7, r1, [r5]
 8001006:	2600      	movs	r6, #0
 8001008:	4631      	mov	r1, r6
 800100a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800100e:	f1c2 0320 	rsb	r3, r2, #32
 8001012:	40d8      	lsrs	r0, r3
 8001014:	fa0c fc02 	lsl.w	ip, ip, r2
 8001018:	fa21 f303 	lsr.w	r3, r1, r3
 800101c:	4091      	lsls	r1, r2
 800101e:	4301      	orrs	r1, r0
 8001020:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001024:	fa1f fe8c 	uxth.w	lr, ip
 8001028:	fbb3 f0f7 	udiv	r0, r3, r7
 800102c:	fb07 3610 	mls	r6, r7, r0, r3
 8001030:	0c0b      	lsrs	r3, r1, #16
 8001032:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001036:	fb00 f60e 	mul.w	r6, r0, lr
 800103a:	429e      	cmp	r6, r3
 800103c:	fa04 f402 	lsl.w	r4, r4, r2
 8001040:	d908      	bls.n	8001054 <__udivmoddi4+0x260>
 8001042:	eb1c 0303 	adds.w	r3, ip, r3
 8001046:	f100 38ff 	add.w	r8, r0, #4294967295
 800104a:	d22f      	bcs.n	80010ac <__udivmoddi4+0x2b8>
 800104c:	429e      	cmp	r6, r3
 800104e:	d92d      	bls.n	80010ac <__udivmoddi4+0x2b8>
 8001050:	3802      	subs	r0, #2
 8001052:	4463      	add	r3, ip
 8001054:	1b9b      	subs	r3, r3, r6
 8001056:	b289      	uxth	r1, r1
 8001058:	fbb3 f6f7 	udiv	r6, r3, r7
 800105c:	fb07 3316 	mls	r3, r7, r6, r3
 8001060:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001064:	fb06 f30e 	mul.w	r3, r6, lr
 8001068:	428b      	cmp	r3, r1
 800106a:	d908      	bls.n	800107e <__udivmoddi4+0x28a>
 800106c:	eb1c 0101 	adds.w	r1, ip, r1
 8001070:	f106 38ff 	add.w	r8, r6, #4294967295
 8001074:	d216      	bcs.n	80010a4 <__udivmoddi4+0x2b0>
 8001076:	428b      	cmp	r3, r1
 8001078:	d914      	bls.n	80010a4 <__udivmoddi4+0x2b0>
 800107a:	3e02      	subs	r6, #2
 800107c:	4461      	add	r1, ip
 800107e:	1ac9      	subs	r1, r1, r3
 8001080:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001084:	e738      	b.n	8000ef8 <__udivmoddi4+0x104>
 8001086:	462e      	mov	r6, r5
 8001088:	4628      	mov	r0, r5
 800108a:	e705      	b.n	8000e98 <__udivmoddi4+0xa4>
 800108c:	4606      	mov	r6, r0
 800108e:	e6e3      	b.n	8000e58 <__udivmoddi4+0x64>
 8001090:	4618      	mov	r0, r3
 8001092:	e6f8      	b.n	8000e86 <__udivmoddi4+0x92>
 8001094:	454b      	cmp	r3, r9
 8001096:	d2a9      	bcs.n	8000fec <__udivmoddi4+0x1f8>
 8001098:	ebb9 0802 	subs.w	r8, r9, r2
 800109c:	eb64 0e0c 	sbc.w	lr, r4, ip
 80010a0:	3801      	subs	r0, #1
 80010a2:	e7a3      	b.n	8000fec <__udivmoddi4+0x1f8>
 80010a4:	4646      	mov	r6, r8
 80010a6:	e7ea      	b.n	800107e <__udivmoddi4+0x28a>
 80010a8:	4620      	mov	r0, r4
 80010aa:	e794      	b.n	8000fd6 <__udivmoddi4+0x1e2>
 80010ac:	4640      	mov	r0, r8
 80010ae:	e7d1      	b.n	8001054 <__udivmoddi4+0x260>
 80010b0:	46d0      	mov	r8, sl
 80010b2:	e77b      	b.n	8000fac <__udivmoddi4+0x1b8>
 80010b4:	3b02      	subs	r3, #2
 80010b6:	4461      	add	r1, ip
 80010b8:	e732      	b.n	8000f20 <__udivmoddi4+0x12c>
 80010ba:	4630      	mov	r0, r6
 80010bc:	e709      	b.n	8000ed2 <__udivmoddi4+0xde>
 80010be:	4464      	add	r4, ip
 80010c0:	3802      	subs	r0, #2
 80010c2:	e742      	b.n	8000f4a <__udivmoddi4+0x156>

080010c4 <__aeabi_idiv0>:
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop

080010c8 <wait_for_gpio_state_timeout>:
#define SDA_PORT    GPIOB

#include "main.h"

static uint8_t wait_for_gpio_state_timeout(GPIO_TypeDef *port, uint16_t pin, GPIO_PinState state, uint32_t timeout)
 {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b086      	sub	sp, #24
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	60f8      	str	r0, [r7, #12]
 80010d0:	607b      	str	r3, [r7, #4]
 80010d2:	460b      	mov	r3, r1
 80010d4:	817b      	strh	r3, [r7, #10]
 80010d6:	4613      	mov	r3, r2
 80010d8:	727b      	strb	r3, [r7, #9]
    uint32_t Tickstart = HAL_GetTick();
 80010da:	f003 fc51 	bl	8004980 <HAL_GetTick>
 80010de:	6138      	str	r0, [r7, #16]
    uint8_t ret = 1;
 80010e0:	2301      	movs	r3, #1
 80010e2:	75fb      	strb	r3, [r7, #23]

    for(;(state != HAL_GPIO_ReadPin(port, pin)) && (1 == ret);) // Wait until flag is set
 80010e4:	e011      	b.n	800110a <wait_for_gpio_state_timeout+0x42>
    {
        if(timeout != HAL_MAX_DELAY) // Check for the timeout
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010ec:	d00c      	beq.n	8001108 <wait_for_gpio_state_timeout+0x40>
        {
            if((timeout == 0U) || ((HAL_GetTick() - Tickstart) > timeout)) ret = 0;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d007      	beq.n	8001104 <wait_for_gpio_state_timeout+0x3c>
 80010f4:	f003 fc44 	bl	8004980 <HAL_GetTick>
 80010f8:	4602      	mov	r2, r0
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	429a      	cmp	r2, r3
 8001102:	d201      	bcs.n	8001108 <wait_for_gpio_state_timeout+0x40>
 8001104:	2300      	movs	r3, #0
 8001106:	75fb      	strb	r3, [r7, #23]
        }

        asm("nop");
 8001108:	bf00      	nop
    for(;(state != HAL_GPIO_ReadPin(port, pin)) && (1 == ret);) // Wait until flag is set
 800110a:	897b      	ldrh	r3, [r7, #10]
 800110c:	4619      	mov	r1, r3
 800110e:	68f8      	ldr	r0, [r7, #12]
 8001110:	f005 faa0 	bl	8006654 <HAL_GPIO_ReadPin>
 8001114:	4603      	mov	r3, r0
 8001116:	461a      	mov	r2, r3
 8001118:	7a7b      	ldrb	r3, [r7, #9]
 800111a:	4293      	cmp	r3, r2
 800111c:	d002      	beq.n	8001124 <wait_for_gpio_state_timeout+0x5c>
 800111e:	7dfb      	ldrb	r3, [r7, #23]
 8001120:	2b01      	cmp	r3, #1
 8001122:	d0e0      	beq.n	80010e6 <wait_for_gpio_state_timeout+0x1e>
    }
    return ret;
 8001124:	7dfb      	ldrb	r3, [r7, #23]
}
 8001126:	4618      	mov	r0, r3
 8001128:	3718      	adds	r7, #24
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
	...

08001130 <I2C_ClearBusyFlagErratum>:


static void I2C_ClearBusyFlagErratum(I2C_HandleTypeDef *hi2c, uint32_t timeout)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b088      	sub	sp, #32
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_SET);
 800113a:	2201      	movs	r2, #1
 800113c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001140:	4852      	ldr	r0, [pc, #328]	; (800128c <I2C_ClearBusyFlagErratum+0x15c>)
 8001142:	f005 faad 	bl	80066a0 <HAL_GPIO_WritePin>
	// 2.13.7 I2C analog filter may provide wrong value, locking BUSY. STM32F10xx8 STM32F10xxB Errata sheet

    GPIO_InitTypeDef GPIO_InitStructure = {0};
 8001146:	f107 030c 	add.w	r3, r7, #12
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
 800114e:	605a      	str	r2, [r3, #4]
 8001150:	609a      	str	r2, [r3, #8]
 8001152:	60da      	str	r2, [r3, #12]
 8001154:	611a      	str	r2, [r3, #16]

    // 1. Clear PE bit.
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_PE);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f022 0201 	bic.w	r2, r2, #1
 8001164:	601a      	str	r2, [r3, #0]

    //  2. Configure the SCL and SDA I/Os as General Purpose Output Open-Drain, High level (Write 1 to GPIOx_ODR).
    HAL_I2C_DeInit(hi2c);
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f005 fcb0 	bl	8006acc <HAL_I2C_DeInit>

    GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_OD;
 800116c:	2311      	movs	r3, #17
 800116e:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull = GPIO_NOPULL;
 8001170:	2300      	movs	r3, #0
 8001172:	617b      	str	r3, [r7, #20]

    GPIO_InitStructure.Pin = SCL_PIN;
 8001174:	2340      	movs	r3, #64	; 0x40
 8001176:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(SCL_PORT, &GPIO_InitStructure);
 8001178:	f107 030c 	add.w	r3, r7, #12
 800117c:	4619      	mov	r1, r3
 800117e:	4844      	ldr	r0, [pc, #272]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 8001180:	f004 fecc 	bl	8005f1c <HAL_GPIO_Init>

    GPIO_InitStructure.Pin = SDA_PIN;
 8001184:	2380      	movs	r3, #128	; 0x80
 8001186:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(SDA_PORT, &GPIO_InitStructure);
 8001188:	f107 030c 	add.w	r3, r7, #12
 800118c:	4619      	mov	r1, r3
 800118e:	4840      	ldr	r0, [pc, #256]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 8001190:	f004 fec4 	bl	8005f1c <HAL_GPIO_Init>

    // 3. Check SCL and SDA High level in GPIOx_IDR.
    HAL_GPIO_WritePin(SDA_PORT, SDA_PIN, GPIO_PIN_SET);
 8001194:	2201      	movs	r2, #1
 8001196:	2180      	movs	r1, #128	; 0x80
 8001198:	483d      	ldr	r0, [pc, #244]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 800119a:	f005 fa81 	bl	80066a0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SCL_PORT, SCL_PIN, GPIO_PIN_SET);
 800119e:	2201      	movs	r2, #1
 80011a0:	2140      	movs	r1, #64	; 0x40
 80011a2:	483b      	ldr	r0, [pc, #236]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011a4:	f005 fa7c 	bl	80066a0 <HAL_GPIO_WritePin>

    wait_for_gpio_state_timeout(SCL_PORT, SCL_PIN, GPIO_PIN_SET, timeout);
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	2201      	movs	r2, #1
 80011ac:	2140      	movs	r1, #64	; 0x40
 80011ae:	4838      	ldr	r0, [pc, #224]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011b0:	f7ff ff8a 	bl	80010c8 <wait_for_gpio_state_timeout>
    wait_for_gpio_state_timeout(SDA_PORT, SDA_PIN, GPIO_PIN_SET, timeout);
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	2201      	movs	r2, #1
 80011b8:	2180      	movs	r1, #128	; 0x80
 80011ba:	4835      	ldr	r0, [pc, #212]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011bc:	f7ff ff84 	bl	80010c8 <wait_for_gpio_state_timeout>

    // 4. Configure the SDA I/O as General Purpose Output Open-Drain, Low level (Write 0 to GPIOx_ODR).
    HAL_GPIO_WritePin(SDA_PORT, SDA_PIN, GPIO_PIN_RESET);
 80011c0:	2200      	movs	r2, #0
 80011c2:	2180      	movs	r1, #128	; 0x80
 80011c4:	4832      	ldr	r0, [pc, #200]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011c6:	f005 fa6b 	bl	80066a0 <HAL_GPIO_WritePin>

    // 5. Check SDA Low level in GPIOx_IDR.
    wait_for_gpio_state_timeout(SDA_PORT, SDA_PIN, GPIO_PIN_RESET, timeout);
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	2200      	movs	r2, #0
 80011ce:	2180      	movs	r1, #128	; 0x80
 80011d0:	482f      	ldr	r0, [pc, #188]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011d2:	f7ff ff79 	bl	80010c8 <wait_for_gpio_state_timeout>

    // 6. Configure the SCL I/O as General Purpose Output Open-Drain, Low level (Write 0 to GPIOx_ODR).
    HAL_GPIO_WritePin(SCL_PORT, SCL_PIN, GPIO_PIN_RESET);
 80011d6:	2200      	movs	r2, #0
 80011d8:	2140      	movs	r1, #64	; 0x40
 80011da:	482d      	ldr	r0, [pc, #180]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011dc:	f005 fa60 	bl	80066a0 <HAL_GPIO_WritePin>

    // 7. Check SCL Low level in GPIOx_IDR.
    wait_for_gpio_state_timeout(SCL_PORT, SCL_PIN, GPIO_PIN_RESET, timeout);
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	2200      	movs	r2, #0
 80011e4:	2140      	movs	r1, #64	; 0x40
 80011e6:	482a      	ldr	r0, [pc, #168]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011e8:	f7ff ff6e 	bl	80010c8 <wait_for_gpio_state_timeout>

    // 8. Configure the SCL I/O as General Purpose Output Open-Drain, High level (Write 1 to GPIOx_ODR).
    HAL_GPIO_WritePin(SCL_PORT, SCL_PIN, GPIO_PIN_SET);
 80011ec:	2201      	movs	r2, #1
 80011ee:	2140      	movs	r1, #64	; 0x40
 80011f0:	4827      	ldr	r0, [pc, #156]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011f2:	f005 fa55 	bl	80066a0 <HAL_GPIO_WritePin>

    // 9. Check SCL High level in GPIOx_IDR.
    wait_for_gpio_state_timeout(SCL_PORT, SCL_PIN, GPIO_PIN_SET, timeout);
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	2201      	movs	r2, #1
 80011fa:	2140      	movs	r1, #64	; 0x40
 80011fc:	4824      	ldr	r0, [pc, #144]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 80011fe:	f7ff ff63 	bl	80010c8 <wait_for_gpio_state_timeout>

    // 10. Configure the SDA I/O as General Purpose Output Open-Drain , High level (Write 1 to GPIOx_ODR).
    HAL_GPIO_WritePin(SDA_PORT, SDA_PIN, GPIO_PIN_SET);
 8001202:	2201      	movs	r2, #1
 8001204:	2180      	movs	r1, #128	; 0x80
 8001206:	4822      	ldr	r0, [pc, #136]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 8001208:	f005 fa4a 	bl	80066a0 <HAL_GPIO_WritePin>

    // 11. Check SDA High level in GPIOx_IDR.
    wait_for_gpio_state_timeout(SDA_PORT, SDA_PIN, GPIO_PIN_SET, timeout);
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	2201      	movs	r2, #1
 8001210:	2180      	movs	r1, #128	; 0x80
 8001212:	481f      	ldr	r0, [pc, #124]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 8001214:	f7ff ff58 	bl	80010c8 <wait_for_gpio_state_timeout>

    // 12. Configure the SCL and SDA I/Os as Alternate function Open-Drain.
    GPIO_InitStructure.Mode = GPIO_MODE_AF_OD;
 8001218:	2312      	movs	r3, #18
 800121a:	613b      	str	r3, [r7, #16]
    //GPIO_InitStructure.Alternate = GPIO_AF4_I2C2; // F4

    GPIO_InitStructure.Pin = SCL_PIN;
 800121c:	2340      	movs	r3, #64	; 0x40
 800121e:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(SCL_PORT, &GPIO_InitStructure);
 8001220:	f107 030c 	add.w	r3, r7, #12
 8001224:	4619      	mov	r1, r3
 8001226:	481a      	ldr	r0, [pc, #104]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 8001228:	f004 fe78 	bl	8005f1c <HAL_GPIO_Init>

    GPIO_InitStructure.Pin = SDA_PIN;
 800122c:	2380      	movs	r3, #128	; 0x80
 800122e:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(SDA_PORT, &GPIO_InitStructure);
 8001230:	f107 030c 	add.w	r3, r7, #12
 8001234:	4619      	mov	r1, r3
 8001236:	4816      	ldr	r0, [pc, #88]	; (8001290 <I2C_ClearBusyFlagErratum+0x160>)
 8001238:	f004 fe70 	bl	8005f1c <HAL_GPIO_Init>

    // 13. Set SWRST bit in I2Cx_CR1 register.
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800124a:	601a      	str	r2, [r3, #0]
    asm("nop");
 800124c:	bf00      	nop

    /* 14. Clear SWRST bit in I2Cx_CR1 register. */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800125c:	601a      	str	r2, [r3, #0]
    asm("nop");
 800125e:	bf00      	nop

    /* 15. Enable the I2C peripheral by setting the PE bit in I2Cx_CR1 register */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_PE);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f042 0201 	orr.w	r2, r2, #1
 800126e:	601a      	str	r2, [r3, #0]
    asm("nop");
 8001270:	bf00      	nop

    // Call initialization function.
    HAL_I2C_Init(hi2c);
 8001272:	6878      	ldr	r0, [r7, #4]
 8001274:	f005 fa5e 	bl	8006734 <HAL_I2C_Init>
    HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 8001278:	2200      	movs	r2, #0
 800127a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800127e:	4803      	ldr	r0, [pc, #12]	; (800128c <I2C_ClearBusyFlagErratum+0x15c>)
 8001280:	f005 fa0e 	bl	80066a0 <HAL_GPIO_WritePin>
}
 8001284:	bf00      	nop
 8001286:	3720      	adds	r7, #32
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40020800 	.word	0x40020800
 8001290:	40020400 	.word	0x40020400
 8001294:	00000000 	.word	0x00000000

08001298 <MPU_get_accel>:
		}
	}

}

void MPU_get_accel(float* destination) {//    
 8001298:	b590      	push	{r4, r7, lr}
 800129a:	b08b      	sub	sp, #44	; 0x2c
 800129c:	af04      	add	r7, sp, #16
 800129e:	6078      	str	r0, [r7, #4]

	uint8_t rawData[6];
	uint32_t status= HAL_I2C_Mem_Read(&hi2c1, MPU9250_ADDRESS_R, MPU9250_ACCEL_XOUT_H, 1, rawData, 6, 100);
 80012a0:	2364      	movs	r3, #100	; 0x64
 80012a2:	9302      	str	r3, [sp, #8]
 80012a4:	2306      	movs	r3, #6
 80012a6:	9301      	str	r3, [sp, #4]
 80012a8:	f107 030c 	add.w	r3, r7, #12
 80012ac:	9300      	str	r3, [sp, #0]
 80012ae:	2301      	movs	r3, #1
 80012b0:	223b      	movs	r2, #59	; 0x3b
 80012b2:	21d1      	movs	r1, #209	; 0xd1
 80012b4:	483e      	ldr	r0, [pc, #248]	; (80013b0 <MPU_get_accel+0x118>)
 80012b6:	f005 fd5b 	bl	8006d70 <HAL_I2C_Mem_Read>
 80012ba:	4603      	mov	r3, r0
 80012bc:	617b      	str	r3, [r7, #20]
	if (status != HAL_OK)
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d004      	beq.n	80012ce <MPU_get_accel+0x36>
	{
		I2C_ClearBusyFlagErratum(&hi2c1, 1000);
 80012c4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80012c8:	4839      	ldr	r0, [pc, #228]	; (80013b0 <MPU_get_accel+0x118>)
 80012ca:	f7ff ff31 	bl	8001130 <I2C_ClearBusyFlagErratum>
	}
	destination[0] = ((float)(int16_t)(((int16_t)rawData[0] << 8) | rawData[1]) / 16384 * (9.8)); // Turn the MSB and LSB into a signed 16-bit value
 80012ce:	7b3b      	ldrb	r3, [r7, #12]
 80012d0:	021b      	lsls	r3, r3, #8
 80012d2:	b21a      	sxth	r2, r3
 80012d4:	7b7b      	ldrb	r3, [r7, #13]
 80012d6:	b21b      	sxth	r3, r3
 80012d8:	4313      	orrs	r3, r2
 80012da:	b21b      	sxth	r3, r3
 80012dc:	ee07 3a90 	vmov	s15, r3
 80012e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012e4:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80013b4 <MPU_get_accel+0x11c>
 80012e8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80012ec:	ee16 0a90 	vmov	r0, s13
 80012f0:	f7ff f942 	bl	8000578 <__aeabi_f2d>
 80012f4:	a32c      	add	r3, pc, #176	; (adr r3, 80013a8 <MPU_get_accel+0x110>)
 80012f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012fa:	f7ff f995 	bl	8000628 <__aeabi_dmul>
 80012fe:	4602      	mov	r2, r0
 8001300:	460b      	mov	r3, r1
 8001302:	4610      	mov	r0, r2
 8001304:	4619      	mov	r1, r3
 8001306:	f7ff fc87 	bl	8000c18 <__aeabi_d2f>
 800130a:	4602      	mov	r2, r0
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	601a      	str	r2, [r3, #0]
	destination[1] = ((float)(int16_t)(((int16_t)rawData[2] << 8) | rawData[3]) / 16384 * (9.8));
 8001310:	7bbb      	ldrb	r3, [r7, #14]
 8001312:	021b      	lsls	r3, r3, #8
 8001314:	b21a      	sxth	r2, r3
 8001316:	7bfb      	ldrb	r3, [r7, #15]
 8001318:	b21b      	sxth	r3, r3
 800131a:	4313      	orrs	r3, r2
 800131c:	b21b      	sxth	r3, r3
 800131e:	ee07 3a90 	vmov	s15, r3
 8001322:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001326:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80013b4 <MPU_get_accel+0x11c>
 800132a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800132e:	ee16 0a90 	vmov	r0, s13
 8001332:	f7ff f921 	bl	8000578 <__aeabi_f2d>
 8001336:	a31c      	add	r3, pc, #112	; (adr r3, 80013a8 <MPU_get_accel+0x110>)
 8001338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800133c:	f7ff f974 	bl	8000628 <__aeabi_dmul>
 8001340:	4602      	mov	r2, r0
 8001342:	460b      	mov	r3, r1
 8001344:	4610      	mov	r0, r2
 8001346:	4619      	mov	r1, r3
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	1d1c      	adds	r4, r3, #4
 800134c:	f7ff fc64 	bl	8000c18 <__aeabi_d2f>
 8001350:	4603      	mov	r3, r0
 8001352:	6023      	str	r3, [r4, #0]
	destination[2] = ((float)(int16_t)(((int16_t)rawData[4] << 8) | rawData[5]) / 16384 * (9.8));
 8001354:	7c3b      	ldrb	r3, [r7, #16]
 8001356:	021b      	lsls	r3, r3, #8
 8001358:	b21a      	sxth	r2, r3
 800135a:	7c7b      	ldrb	r3, [r7, #17]
 800135c:	b21b      	sxth	r3, r3
 800135e:	4313      	orrs	r3, r2
 8001360:	b21b      	sxth	r3, r3
 8001362:	ee07 3a90 	vmov	s15, r3
 8001366:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800136a:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80013b4 <MPU_get_accel+0x11c>
 800136e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001372:	ee16 0a90 	vmov	r0, s13
 8001376:	f7ff f8ff 	bl	8000578 <__aeabi_f2d>
 800137a:	a30b      	add	r3, pc, #44	; (adr r3, 80013a8 <MPU_get_accel+0x110>)
 800137c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001380:	f7ff f952 	bl	8000628 <__aeabi_dmul>
 8001384:	4602      	mov	r2, r0
 8001386:	460b      	mov	r3, r1
 8001388:	4610      	mov	r0, r2
 800138a:	4619      	mov	r1, r3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	f103 0408 	add.w	r4, r3, #8
 8001392:	f7ff fc41 	bl	8000c18 <__aeabi_d2f>
 8001396:	4603      	mov	r3, r0
 8001398:	6023      	str	r3, [r4, #0]

}
 800139a:	bf00      	nop
 800139c:	371c      	adds	r7, #28
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd90      	pop	{r4, r7, pc}
 80013a2:	bf00      	nop
 80013a4:	f3af 8000 	nop.w
 80013a8:	9999999a 	.word	0x9999999a
 80013ac:	40239999 	.word	0x40239999
 80013b0:	20000258 	.word	0x20000258
 80013b4:	46800000 	.word	0x46800000

080013b8 <MPU_get_gyro>:

void MPU_get_gyro(float * destination) {
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b08a      	sub	sp, #40	; 0x28
 80013bc:	af04      	add	r7, sp, #16
 80013be:	6078      	str	r0, [r7, #4]

	uint8_t rawData[6]; // x/y/z gyro register data stored here
	uint32_t status = HAL_I2C_Mem_Read(&hi2c1, MPU9250_ADDRESS_R, MPU9250_GYRO_XOUT_H, 1, rawData, 6, 100); // Read the six raw data registers sequentially into data array
 80013c0:	2364      	movs	r3, #100	; 0x64
 80013c2:	9302      	str	r3, [sp, #8]
 80013c4:	2306      	movs	r3, #6
 80013c6:	9301      	str	r3, [sp, #4]
 80013c8:	f107 030c 	add.w	r3, r7, #12
 80013cc:	9300      	str	r3, [sp, #0]
 80013ce:	2301      	movs	r3, #1
 80013d0:	2243      	movs	r2, #67	; 0x43
 80013d2:	21d1      	movs	r1, #209	; 0xd1
 80013d4:	4824      	ldr	r0, [pc, #144]	; (8001468 <MPU_get_gyro+0xb0>)
 80013d6:	f005 fccb 	bl	8006d70 <HAL_I2C_Mem_Read>
 80013da:	4603      	mov	r3, r0
 80013dc:	617b      	str	r3, [r7, #20]
	if (status != HAL_OK)
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d004      	beq.n	80013ee <MPU_get_gyro+0x36>
	{
		I2C_ClearBusyFlagErratum(&hi2c1, 1000);
 80013e4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80013e8:	481f      	ldr	r0, [pc, #124]	; (8001468 <MPU_get_gyro+0xb0>)
 80013ea:	f7ff fea1 	bl	8001130 <I2C_ClearBusyFlagErratum>
	}
	destination[0] = (float)(int16_t)(((int16_t)rawData[0] << 8) | rawData[1]) / 131; // Turn the MSB and LSB into a signed 16-bit value
 80013ee:	7b3b      	ldrb	r3, [r7, #12]
 80013f0:	021b      	lsls	r3, r3, #8
 80013f2:	b21a      	sxth	r2, r3
 80013f4:	7b7b      	ldrb	r3, [r7, #13]
 80013f6:	b21b      	sxth	r3, r3
 80013f8:	4313      	orrs	r3, r2
 80013fa:	b21b      	sxth	r3, r3
 80013fc:	ee07 3a90 	vmov	s15, r3
 8001400:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001404:	eddf 6a19 	vldr	s13, [pc, #100]	; 800146c <MPU_get_gyro+0xb4>
 8001408:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	edc3 7a00 	vstr	s15, [r3]
	destination[1] = (float)(int16_t)(((int16_t)rawData[2] << 8) | rawData[3]) / 131;
 8001412:	7bbb      	ldrb	r3, [r7, #14]
 8001414:	021b      	lsls	r3, r3, #8
 8001416:	b21a      	sxth	r2, r3
 8001418:	7bfb      	ldrb	r3, [r7, #15]
 800141a:	b21b      	sxth	r3, r3
 800141c:	4313      	orrs	r3, r2
 800141e:	b21b      	sxth	r3, r3
 8001420:	ee07 3a90 	vmov	s15, r3
 8001424:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	3304      	adds	r3, #4
 800142c:	eddf 6a0f 	vldr	s13, [pc, #60]	; 800146c <MPU_get_gyro+0xb4>
 8001430:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001434:	edc3 7a00 	vstr	s15, [r3]
	destination[2] = (float)(int16_t)(((int16_t)rawData[4] << 8) | rawData[5]) / 131;
 8001438:	7c3b      	ldrb	r3, [r7, #16]
 800143a:	021b      	lsls	r3, r3, #8
 800143c:	b21a      	sxth	r2, r3
 800143e:	7c7b      	ldrb	r3, [r7, #17]
 8001440:	b21b      	sxth	r3, r3
 8001442:	4313      	orrs	r3, r2
 8001444:	b21b      	sxth	r3, r3
 8001446:	ee07 3a90 	vmov	s15, r3
 800144a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	3308      	adds	r3, #8
 8001452:	eddf 6a06 	vldr	s13, [pc, #24]	; 800146c <MPU_get_gyro+0xb4>
 8001456:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800145a:	edc3 7a00 	vstr	s15, [r3]
}
 800145e:	bf00      	nop
 8001460:	3718      	adds	r7, #24
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20000258 	.word	0x20000258
 800146c:	43030000 	.word	0x43030000

08001470 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001476:	463b      	mov	r3, r7
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]
 800147c:	605a      	str	r2, [r3, #4]
 800147e:	609a      	str	r2, [r3, #8]
 8001480:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001482:	4b21      	ldr	r3, [pc, #132]	; (8001508 <MX_ADC1_Init+0x98>)
 8001484:	4a21      	ldr	r2, [pc, #132]	; (800150c <MX_ADC1_Init+0x9c>)
 8001486:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001488:	4b1f      	ldr	r3, [pc, #124]	; (8001508 <MX_ADC1_Init+0x98>)
 800148a:	2200      	movs	r2, #0
 800148c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800148e:	4b1e      	ldr	r3, [pc, #120]	; (8001508 <MX_ADC1_Init+0x98>)
 8001490:	2200      	movs	r2, #0
 8001492:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001494:	4b1c      	ldr	r3, [pc, #112]	; (8001508 <MX_ADC1_Init+0x98>)
 8001496:	2200      	movs	r2, #0
 8001498:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800149a:	4b1b      	ldr	r3, [pc, #108]	; (8001508 <MX_ADC1_Init+0x98>)
 800149c:	2201      	movs	r2, #1
 800149e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014a0:	4b19      	ldr	r3, [pc, #100]	; (8001508 <MX_ADC1_Init+0x98>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014a8:	4b17      	ldr	r3, [pc, #92]	; (8001508 <MX_ADC1_Init+0x98>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014ae:	4b16      	ldr	r3, [pc, #88]	; (8001508 <MX_ADC1_Init+0x98>)
 80014b0:	4a17      	ldr	r2, [pc, #92]	; (8001510 <MX_ADC1_Init+0xa0>)
 80014b2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014b4:	4b14      	ldr	r3, [pc, #80]	; (8001508 <MX_ADC1_Init+0x98>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80014ba:	4b13      	ldr	r3, [pc, #76]	; (8001508 <MX_ADC1_Init+0x98>)
 80014bc:	2201      	movs	r2, #1
 80014be:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80014c0:	4b11      	ldr	r3, [pc, #68]	; (8001508 <MX_ADC1_Init+0x98>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014c8:	4b0f      	ldr	r3, [pc, #60]	; (8001508 <MX_ADC1_Init+0x98>)
 80014ca:	2201      	movs	r2, #1
 80014cc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014ce:	480e      	ldr	r0, [pc, #56]	; (8001508 <MX_ADC1_Init+0x98>)
 80014d0:	f003 fa86 	bl	80049e0 <HAL_ADC_Init>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80014da:	f001 fc47 	bl	8002d6c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80014de:	2311      	movs	r3, #17
 80014e0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80014e2:	2301      	movs	r3, #1
 80014e4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80014e6:	2301      	movs	r3, #1
 80014e8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014ea:	463b      	mov	r3, r7
 80014ec:	4619      	mov	r1, r3
 80014ee:	4806      	ldr	r0, [pc, #24]	; (8001508 <MX_ADC1_Init+0x98>)
 80014f0:	f003 fcba 	bl	8004e68 <HAL_ADC_ConfigChannel>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80014fa:	f001 fc37 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014fe:	bf00      	nop
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	20000210 	.word	0x20000210
 800150c:	40012000 	.word	0x40012000
 8001510:	0f000001 	.word	0x0f000001

08001514 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001514:	b480      	push	{r7}
 8001516:	b085      	sub	sp, #20
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a0b      	ldr	r2, [pc, #44]	; (8001550 <HAL_ADC_MspInit+0x3c>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d10d      	bne.n	8001542 <HAL_ADC_MspInit+0x2e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001526:	2300      	movs	r3, #0
 8001528:	60fb      	str	r3, [r7, #12]
 800152a:	4b0a      	ldr	r3, [pc, #40]	; (8001554 <HAL_ADC_MspInit+0x40>)
 800152c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800152e:	4a09      	ldr	r2, [pc, #36]	; (8001554 <HAL_ADC_MspInit+0x40>)
 8001530:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001534:	6453      	str	r3, [r2, #68]	; 0x44
 8001536:	4b07      	ldr	r3, [pc, #28]	; (8001554 <HAL_ADC_MspInit+0x40>)
 8001538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800153a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800153e:	60fb      	str	r3, [r7, #12]
 8001540:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001542:	bf00      	nop
 8001544:	3714      	adds	r7, #20
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	40012000 	.word	0x40012000
 8001554:	40023800 	.word	0x40023800

08001558 <pascal_to_metrs>:

#define BMP280_RESET_VALUE     0xB6

#define standart_pressure      98910

float pascal_to_metrs(float pressure, float start_pressure){
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001562:	edc7 0a00 	vstr	s1, [r7]
	return  log(start_pressure/pressure) * 8.3144 * 288.16 / (9.806 * 0.0289);
 8001566:	ed97 7a00 	vldr	s14, [r7]
 800156a:	edd7 7a01 	vldr	s15, [r7, #4]
 800156e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001572:	ee16 0a90 	vmov	r0, s13
 8001576:	f7fe ffff 	bl	8000578 <__aeabi_f2d>
 800157a:	4602      	mov	r2, r0
 800157c:	460b      	mov	r3, r1
 800157e:	ec43 2b10 	vmov	d0, r2, r3
 8001582:	f00e fca9 	bl	800fed8 <log>
 8001586:	ec51 0b10 	vmov	r0, r1, d0
 800158a:	a313      	add	r3, pc, #76	; (adr r3, 80015d8 <pascal_to_metrs+0x80>)
 800158c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001590:	f7ff f84a 	bl	8000628 <__aeabi_dmul>
 8001594:	4602      	mov	r2, r0
 8001596:	460b      	mov	r3, r1
 8001598:	4610      	mov	r0, r2
 800159a:	4619      	mov	r1, r3
 800159c:	a310      	add	r3, pc, #64	; (adr r3, 80015e0 <pascal_to_metrs+0x88>)
 800159e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a2:	f7ff f841 	bl	8000628 <__aeabi_dmul>
 80015a6:	4602      	mov	r2, r0
 80015a8:	460b      	mov	r3, r1
 80015aa:	4610      	mov	r0, r2
 80015ac:	4619      	mov	r1, r3
 80015ae:	a30e      	add	r3, pc, #56	; (adr r3, 80015e8 <pascal_to_metrs+0x90>)
 80015b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015b4:	f7ff f962 	bl	800087c <__aeabi_ddiv>
 80015b8:	4602      	mov	r2, r0
 80015ba:	460b      	mov	r3, r1
 80015bc:	4610      	mov	r0, r2
 80015be:	4619      	mov	r1, r3
 80015c0:	f7ff fb2a 	bl	8000c18 <__aeabi_d2f>
 80015c4:	4603      	mov	r3, r0
 80015c6:	ee07 3a90 	vmov	s15, r3
}
 80015ca:	eeb0 0a67 	vmov.f32	s0, s15
 80015ce:	3708      	adds	r7, #8
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	f3af 8000 	nop.w
 80015d8:	096bb98c 	.word	0x096bb98c
 80015dc:	4020a0f9 	.word	0x4020a0f9
 80015e0:	5c28f5c3 	.word	0x5c28f5c3
 80015e4:	4072028f 	.word	0x4072028f
 80015e8:	1239be67 	.word	0x1239be67
 80015ec:	3fd2231e 	.word	0x3fd2231e

080015f0 <bmp280_init_default_params>:

void bmp280_init_default_params(bmp280_params_t *params) {
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
	params->mode = BMP280_MODE_NORMAL;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2203      	movs	r2, #3
 80015fc:	701a      	strb	r2, [r3, #0]
	params->filter = BMP280_FILTER_OFF;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2200      	movs	r2, #0
 8001602:	705a      	strb	r2, [r3, #1]
	params->oversampling_pressure = BMP280_STANDARD;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2203      	movs	r2, #3
 8001608:	709a      	strb	r2, [r3, #2]
	params->oversampling_temperature = BMP280_STANDARD;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2203      	movs	r2, #3
 800160e:	70da      	strb	r2, [r3, #3]
	params->oversampling_humidity = BMP280_STANDARD;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2203      	movs	r2, #3
 8001614:	711a      	strb	r2, [r3, #4]
	params->standby = BMP280_STANDBY_250;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2203      	movs	r2, #3
 800161a:	715a      	strb	r2, [r3, #5]
}
 800161c:	bf00      	nop
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr

08001628 <read_register16>:

static bool read_register16(BMP280_HandleTypedef *dev, uint8_t addr, uint16_t *value) {
 8001628:	b580      	push	{r7, lr}
 800162a:	b08a      	sub	sp, #40	; 0x28
 800162c:	af04      	add	r7, sp, #16
 800162e:	60f8      	str	r0, [r7, #12]
 8001630:	460b      	mov	r3, r1
 8001632:	607a      	str	r2, [r7, #4]
 8001634:	72fb      	strb	r3, [r7, #11]
	uint16_t tx_buff;
	uint8_t rx_buff[2];
	tx_buff = (dev->addr << 1);
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	82fb      	strh	r3, [r7, #22]

	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, rx_buff, 2, 5000)
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001642:	7afb      	ldrb	r3, [r7, #11]
 8001644:	b29a      	uxth	r2, r3
 8001646:	8af9      	ldrh	r1, [r7, #22]
 8001648:	f241 3388 	movw	r3, #5000	; 0x1388
 800164c:	9302      	str	r3, [sp, #8]
 800164e:	2302      	movs	r3, #2
 8001650:	9301      	str	r3, [sp, #4]
 8001652:	f107 0314 	add.w	r3, r7, #20
 8001656:	9300      	str	r3, [sp, #0]
 8001658:	2301      	movs	r3, #1
 800165a:	f005 fb89 	bl	8006d70 <HAL_I2C_Mem_Read>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d10b      	bne.n	800167c <read_register16+0x54>
			== HAL_OK) {
		*value = (uint16_t) ((rx_buff[1] << 8) | rx_buff[0]);
 8001664:	7d7b      	ldrb	r3, [r7, #21]
 8001666:	021b      	lsls	r3, r3, #8
 8001668:	b21a      	sxth	r2, r3
 800166a:	7d3b      	ldrb	r3, [r7, #20]
 800166c:	b21b      	sxth	r3, r3
 800166e:	4313      	orrs	r3, r2
 8001670:	b21b      	sxth	r3, r3
 8001672:	b29a      	uxth	r2, r3
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	801a      	strh	r2, [r3, #0]
		return true;
 8001678:	2301      	movs	r3, #1
 800167a:	e000      	b.n	800167e <read_register16+0x56>
	} else
		return false;
 800167c:	2300      	movs	r3, #0

}
 800167e:	4618      	mov	r0, r3
 8001680:	3718      	adds	r7, #24
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}

08001686 <read_data>:

static inline int read_data(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t *value,
		uint8_t len) {
 8001686:	b590      	push	{r4, r7, lr}
 8001688:	b08b      	sub	sp, #44	; 0x2c
 800168a:	af04      	add	r7, sp, #16
 800168c:	60f8      	str	r0, [r7, #12]
 800168e:	607a      	str	r2, [r7, #4]
 8001690:	461a      	mov	r2, r3
 8001692:	460b      	mov	r3, r1
 8001694:	72fb      	strb	r3, [r7, #11]
 8001696:	4613      	mov	r3, r2
 8001698:	72bb      	strb	r3, [r7, #10]
	uint16_t tx_buff;
	tx_buff = (dev->addr << 1);
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800169e:	005b      	lsls	r3, r3, #1
 80016a0:	82fb      	strh	r3, [r7, #22]
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK)
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80016a6:	7afb      	ldrb	r3, [r7, #11]
 80016a8:	b29a      	uxth	r2, r3
 80016aa:	7abb      	ldrb	r3, [r7, #10]
 80016ac:	b29b      	uxth	r3, r3
 80016ae:	8af9      	ldrh	r1, [r7, #22]
 80016b0:	f241 3488 	movw	r4, #5000	; 0x1388
 80016b4:	9402      	str	r4, [sp, #8]
 80016b6:	9301      	str	r3, [sp, #4]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	9300      	str	r3, [sp, #0]
 80016bc:	2301      	movs	r3, #1
 80016be:	f005 fb57 	bl	8006d70 <HAL_I2C_Mem_Read>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d101      	bne.n	80016cc <read_data+0x46>
		return 0;
 80016c8:	2300      	movs	r3, #0
 80016ca:	e000      	b.n	80016ce <read_data+0x48>
	else
		return 1;
 80016cc:	2301      	movs	r3, #1

}
 80016ce:	4618      	mov	r0, r3
 80016d0:	371c      	adds	r7, #28
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd90      	pop	{r4, r7, pc}

080016d6 <read_calibration_data>:

static bool read_calibration_data(BMP280_HandleTypedef *dev) {
 80016d6:	b580      	push	{r7, lr}
 80016d8:	b082      	sub	sp, #8
 80016da:	af00      	add	r7, sp, #0
 80016dc:	6078      	str	r0, [r7, #4]

	if (read_register16(dev, 0x88, &dev->dig_T1)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	461a      	mov	r2, r3
 80016e2:	2188      	movs	r1, #136	; 0x88
 80016e4:	6878      	ldr	r0, [r7, #4]
 80016e6:	f7ff ff9f 	bl	8001628 <read_register16>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d06f      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8a, (uint16_t *) &dev->dig_T2)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	3302      	adds	r3, #2
 80016f4:	461a      	mov	r2, r3
 80016f6:	218a      	movs	r1, #138	; 0x8a
 80016f8:	6878      	ldr	r0, [r7, #4]
 80016fa:	f7ff ff95 	bl	8001628 <read_register16>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d065      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8c, (uint16_t *) &dev->dig_T3)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	3304      	adds	r3, #4
 8001708:	461a      	mov	r2, r3
 800170a:	218c      	movs	r1, #140	; 0x8c
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f7ff ff8b 	bl	8001628 <read_register16>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d05b      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8e, &dev->dig_P1)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	3306      	adds	r3, #6
 800171c:	461a      	mov	r2, r3
 800171e:	218e      	movs	r1, #142	; 0x8e
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f7ff ff81 	bl	8001628 <read_register16>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d051      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x90, (uint16_t *) &dev->dig_P2)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	3308      	adds	r3, #8
 8001730:	461a      	mov	r2, r3
 8001732:	2190      	movs	r1, #144	; 0x90
 8001734:	6878      	ldr	r0, [r7, #4]
 8001736:	f7ff ff77 	bl	8001628 <read_register16>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d047      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x92, (uint16_t *) &dev->dig_P3)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	330a      	adds	r3, #10
 8001744:	461a      	mov	r2, r3
 8001746:	2192      	movs	r1, #146	; 0x92
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f7ff ff6d 	bl	8001628 <read_register16>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d03d      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x94, (uint16_t *) &dev->dig_P4)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	330c      	adds	r3, #12
 8001758:	461a      	mov	r2, r3
 800175a:	2194      	movs	r1, #148	; 0x94
 800175c:	6878      	ldr	r0, [r7, #4]
 800175e:	f7ff ff63 	bl	8001628 <read_register16>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d033      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x96, (uint16_t *) &dev->dig_P5)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	330e      	adds	r3, #14
 800176c:	461a      	mov	r2, r3
 800176e:	2196      	movs	r1, #150	; 0x96
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f7ff ff59 	bl	8001628 <read_register16>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d029      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x98, (uint16_t *) &dev->dig_P6)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	3310      	adds	r3, #16
 8001780:	461a      	mov	r2, r3
 8001782:	2198      	movs	r1, #152	; 0x98
 8001784:	6878      	ldr	r0, [r7, #4]
 8001786:	f7ff ff4f 	bl	8001628 <read_register16>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d01f      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9a, (uint16_t *) &dev->dig_P7)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	3312      	adds	r3, #18
 8001794:	461a      	mov	r2, r3
 8001796:	219a      	movs	r1, #154	; 0x9a
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f7ff ff45 	bl	8001628 <read_register16>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d015      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9c, (uint16_t *) &dev->dig_P8)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	3314      	adds	r3, #20
 80017a8:	461a      	mov	r2, r3
 80017aa:	219c      	movs	r1, #156	; 0x9c
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f7ff ff3b 	bl	8001628 <read_register16>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d00b      	beq.n	80017d0 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9e,
					(uint16_t *) &dev->dig_P9)) {
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	3316      	adds	r3, #22
			&& read_register16(dev, 0x9e,
 80017bc:	461a      	mov	r2, r3
 80017be:	219e      	movs	r1, #158	; 0x9e
 80017c0:	6878      	ldr	r0, [r7, #4]
 80017c2:	f7ff ff31 	bl	8001628 <read_register16>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <read_calibration_data+0xfa>

		return true;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e000      	b.n	80017d2 <read_calibration_data+0xfc>
	}

	return false;
 80017d0:	2300      	movs	r3, #0
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <read_hum_calibration_data>:

static bool read_hum_calibration_data(BMP280_HandleTypedef *dev) {
 80017da:	b580      	push	{r7, lr}
 80017dc:	b084      	sub	sp, #16
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
	uint16_t h4, h5;

	if (!read_data(dev, 0xa1, &dev->dig_H1, 1)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f103 0218 	add.w	r2, r3, #24
 80017e8:	2301      	movs	r3, #1
 80017ea:	21a1      	movs	r1, #161	; 0xa1
 80017ec:	6878      	ldr	r0, [r7, #4]
 80017ee:	f7ff ff4a 	bl	8001686 <read_data>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d14b      	bne.n	8001890 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe1, (uint16_t *) &dev->dig_H2)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	331a      	adds	r3, #26
 80017fc:	461a      	mov	r2, r3
 80017fe:	21e1      	movs	r1, #225	; 0xe1
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f7ff ff11 	bl	8001628 <read_register16>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d041      	beq.n	8001890 <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe3, &dev->dig_H3, 1)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	f103 021c 	add.w	r2, r3, #28
 8001812:	2301      	movs	r3, #1
 8001814:	21e3      	movs	r1, #227	; 0xe3
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	f7ff ff35 	bl	8001686 <read_data>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d136      	bne.n	8001890 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe4, &h4)
 8001822:	f107 030e 	add.w	r3, r7, #14
 8001826:	461a      	mov	r2, r3
 8001828:	21e4      	movs	r1, #228	; 0xe4
 800182a:	6878      	ldr	r0, [r7, #4]
 800182c:	f7ff fefc 	bl	8001628 <read_register16>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d02c      	beq.n	8001890 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe5, &h5)
 8001836:	f107 030c 	add.w	r3, r7, #12
 800183a:	461a      	mov	r2, r3
 800183c:	21e5      	movs	r1, #229	; 0xe5
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	f7ff fef2 	bl	8001628 <read_register16>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d022      	beq.n	8001890 <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe7, (uint8_t *) &dev->dig_H6, 1)) {
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	f103 0222 	add.w	r2, r3, #34	; 0x22
 8001850:	2301      	movs	r3, #1
 8001852:	21e7      	movs	r1, #231	; 0xe7
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f7ff ff16 	bl	8001686 <read_data>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d117      	bne.n	8001890 <read_hum_calibration_data+0xb6>
		dev->dig_H4 = (h4 & 0x00ff) << 4 | (h4 & 0x0f00) >> 8;
 8001860:	89fb      	ldrh	r3, [r7, #14]
 8001862:	011b      	lsls	r3, r3, #4
 8001864:	b21b      	sxth	r3, r3
 8001866:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
 800186a:	b21a      	sxth	r2, r3
 800186c:	89fb      	ldrh	r3, [r7, #14]
 800186e:	121b      	asrs	r3, r3, #8
 8001870:	b21b      	sxth	r3, r3
 8001872:	f003 030f 	and.w	r3, r3, #15
 8001876:	b21b      	sxth	r3, r3
 8001878:	4313      	orrs	r3, r2
 800187a:	b21a      	sxth	r2, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	83da      	strh	r2, [r3, #30]
		dev->dig_H5 = h5 >> 4;
 8001880:	89bb      	ldrh	r3, [r7, #12]
 8001882:	091b      	lsrs	r3, r3, #4
 8001884:	b29b      	uxth	r3, r3
 8001886:	b21a      	sxth	r2, r3
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	841a      	strh	r2, [r3, #32]

		return true;
 800188c:	2301      	movs	r3, #1
 800188e:	e000      	b.n	8001892 <read_hum_calibration_data+0xb8>
	}

	return false;
 8001890:	2300      	movs	r3, #0
}
 8001892:	4618      	mov	r0, r3
 8001894:	3710      	adds	r7, #16
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}

0800189a <write_register8>:

static int write_register8(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t value) {
 800189a:	b580      	push	{r7, lr}
 800189c:	b088      	sub	sp, #32
 800189e:	af04      	add	r7, sp, #16
 80018a0:	6078      	str	r0, [r7, #4]
 80018a2:	460b      	mov	r3, r1
 80018a4:	70fb      	strb	r3, [r7, #3]
 80018a6:	4613      	mov	r3, r2
 80018a8:	70bb      	strb	r3, [r7, #2]
	uint16_t tx_buff;

	tx_buff = (dev->addr << 1);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80018ae:	005b      	lsls	r3, r3, #1
 80018b0:	81fb      	strh	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(dev->i2c, tx_buff, addr, 1, &value, 1, 10000) == HAL_OK)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80018b6:	78fb      	ldrb	r3, [r7, #3]
 80018b8:	b29a      	uxth	r2, r3
 80018ba:	89f9      	ldrh	r1, [r7, #14]
 80018bc:	f242 7310 	movw	r3, #10000	; 0x2710
 80018c0:	9302      	str	r3, [sp, #8]
 80018c2:	2301      	movs	r3, #1
 80018c4:	9301      	str	r3, [sp, #4]
 80018c6:	1cbb      	adds	r3, r7, #2
 80018c8:	9300      	str	r3, [sp, #0]
 80018ca:	2301      	movs	r3, #1
 80018cc:	f005 f94a 	bl	8006b64 <HAL_I2C_Mem_Write>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d101      	bne.n	80018da <write_register8+0x40>
		return false;
 80018d6:	2300      	movs	r3, #0
 80018d8:	e000      	b.n	80018dc <write_register8+0x42>
	else
		return true;
 80018da:	2301      	movs	r3, #1
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3710      	adds	r7, #16
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <bmp280_init>:

bool bmp280_init(BMP280_HandleTypedef *dev, bmp280_params_t *params) {
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b084      	sub	sp, #16
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	6039      	str	r1, [r7, #0]

	if (dev->addr != BMP280_I2C_ADDRESS_0
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80018f2:	2b76      	cmp	r3, #118	; 0x76
 80018f4:	d005      	beq.n	8001902 <bmp280_init+0x1e>
			&& dev->addr != BMP280_I2C_ADDRESS_1) {
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80018fa:	2b77      	cmp	r3, #119	; 0x77
 80018fc:	d001      	beq.n	8001902 <bmp280_init+0x1e>

		return false;
 80018fe:	2300      	movs	r3, #0
 8001900:	e099      	b.n	8001a36 <bmp280_init+0x152>
	}

	if (read_data(dev, BMP280_REG_ID, &dev->id, 1)) {
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001908:	2301      	movs	r3, #1
 800190a:	21d0      	movs	r1, #208	; 0xd0
 800190c:	6878      	ldr	r0, [r7, #4]
 800190e:	f7ff feba 	bl	8001686 <read_data>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <bmp280_init+0x38>
		return false;
 8001918:	2300      	movs	r3, #0
 800191a:	e08c      	b.n	8001a36 <bmp280_init+0x152>
	}

	if (dev->id != BMP280_CHIP_ID && dev->id != BME280_CHIP_ID) {
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001922:	2b58      	cmp	r3, #88	; 0x58
 8001924:	d006      	beq.n	8001934 <bmp280_init+0x50>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800192c:	2b60      	cmp	r3, #96	; 0x60
 800192e:	d001      	beq.n	8001934 <bmp280_init+0x50>

		return false;
 8001930:	2300      	movs	r3, #0
 8001932:	e080      	b.n	8001a36 <bmp280_init+0x152>
	}

	// Soft reset.
	if (write_register8(dev, BMP280_REG_RESET, BMP280_RESET_VALUE)) {
 8001934:	22b6      	movs	r2, #182	; 0xb6
 8001936:	21e0      	movs	r1, #224	; 0xe0
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f7ff ffae 	bl	800189a <write_register8>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <bmp280_init+0x64>
		return false;
 8001944:	2300      	movs	r3, #0
 8001946:	e076      	b.n	8001a36 <bmp280_init+0x152>
	}

	// Wait until finished copying over the NVP data.
	while (1) {
		uint8_t status;
		if (!read_data(dev, BMP280_REG_STATUS, &status, 1)
 8001948:	f107 020c 	add.w	r2, r7, #12
 800194c:	2301      	movs	r3, #1
 800194e:	21f3      	movs	r1, #243	; 0xf3
 8001950:	6878      	ldr	r0, [r7, #4]
 8001952:	f7ff fe98 	bl	8001686 <read_data>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d1f5      	bne.n	8001948 <bmp280_init+0x64>
				&& (status & 1) == 0)
 800195c:	7b3b      	ldrb	r3, [r7, #12]
 800195e:	f003 0301 	and.w	r3, r3, #1
 8001962:	2b00      	cmp	r3, #0
 8001964:	d1f0      	bne.n	8001948 <bmp280_init+0x64>
			break;
	}

	if (!read_calibration_data(dev)) {
 8001966:	6878      	ldr	r0, [r7, #4]
 8001968:	f7ff feb5 	bl	80016d6 <read_calibration_data>
 800196c:	4603      	mov	r3, r0
 800196e:	f083 0301 	eor.w	r3, r3, #1
 8001972:	b2db      	uxtb	r3, r3
 8001974:	2b00      	cmp	r3, #0
 8001976:	d100      	bne.n	800197a <bmp280_init+0x96>
 8001978:	e001      	b.n	800197e <bmp280_init+0x9a>
		return false;
 800197a:	2300      	movs	r3, #0
 800197c:	e05b      	b.n	8001a36 <bmp280_init+0x152>
	}

	if (dev->id == BME280_CHIP_ID && !read_hum_calibration_data(dev)) {
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001984:	2b60      	cmp	r3, #96	; 0x60
 8001986:	d10a      	bne.n	800199e <bmp280_init+0xba>
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f7ff ff26 	bl	80017da <read_hum_calibration_data>
 800198e:	4603      	mov	r3, r0
 8001990:	f083 0301 	eor.w	r3, r3, #1
 8001994:	b2db      	uxtb	r3, r3
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <bmp280_init+0xba>
		return false;
 800199a:	2300      	movs	r3, #0
 800199c:	e04b      	b.n	8001a36 <bmp280_init+0x152>
	}

	uint8_t config = (params->standby << 5) | (params->filter << 2);
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	795b      	ldrb	r3, [r3, #5]
 80019a2:	015b      	lsls	r3, r3, #5
 80019a4:	b25a      	sxtb	r2, r3
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	785b      	ldrb	r3, [r3, #1]
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	b25b      	sxtb	r3, r3
 80019ae:	4313      	orrs	r3, r2
 80019b0:	b25b      	sxtb	r3, r3
 80019b2:	73fb      	strb	r3, [r7, #15]
	if (write_register8(dev, BMP280_REG_CONFIG, config)) {
 80019b4:	7bfb      	ldrb	r3, [r7, #15]
 80019b6:	461a      	mov	r2, r3
 80019b8:	21f5      	movs	r1, #245	; 0xf5
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f7ff ff6d 	bl	800189a <write_register8>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <bmp280_init+0xe6>
		return false;
 80019c6:	2300      	movs	r3, #0
 80019c8:	e035      	b.n	8001a36 <bmp280_init+0x152>
	}

	if (params->mode == BMP280_MODE_FORCED) {
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d102      	bne.n	80019d8 <bmp280_init+0xf4>
		params->mode = BMP280_MODE_SLEEP;  // initial mode for forced is sleep
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	2200      	movs	r2, #0
 80019d6:	701a      	strb	r2, [r3, #0]
	}

	uint8_t ctrl = (params->oversampling_temperature << 5)
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	78db      	ldrb	r3, [r3, #3]
 80019dc:	015b      	lsls	r3, r3, #5
			| (params->oversampling_pressure << 2) | (params->mode);
 80019de:	b25a      	sxtb	r2, r3
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	789b      	ldrb	r3, [r3, #2]
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	b25b      	sxtb	r3, r3
 80019e8:	4313      	orrs	r3, r2
 80019ea:	b25a      	sxtb	r2, r3
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	b25b      	sxtb	r3, r3
 80019f2:	4313      	orrs	r3, r2
 80019f4:	b25b      	sxtb	r3, r3
	uint8_t ctrl = (params->oversampling_temperature << 5)
 80019f6:	73bb      	strb	r3, [r7, #14]

	if (dev->id == BME280_CHIP_ID) {
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80019fe:	2b60      	cmp	r3, #96	; 0x60
 8001a00:	d10d      	bne.n	8001a1e <bmp280_init+0x13a>
		// Write crtl hum reg first, only active after write to BMP280_REG_CTRL.
		uint8_t ctrl_hum = params->oversampling_humidity;
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	791b      	ldrb	r3, [r3, #4]
 8001a06:	737b      	strb	r3, [r7, #13]
		if (write_register8(dev, BMP280_REG_CTRL_HUM, ctrl_hum)) {
 8001a08:	7b7b      	ldrb	r3, [r7, #13]
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	21f2      	movs	r1, #242	; 0xf2
 8001a0e:	6878      	ldr	r0, [r7, #4]
 8001a10:	f7ff ff43 	bl	800189a <write_register8>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d001      	beq.n	8001a1e <bmp280_init+0x13a>
			return false;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	e00b      	b.n	8001a36 <bmp280_init+0x152>
		}
	}

	if (write_register8(dev, BMP280_REG_CTRL, ctrl)) {
 8001a1e:	7bbb      	ldrb	r3, [r7, #14]
 8001a20:	461a      	mov	r2, r3
 8001a22:	21f4      	movs	r1, #244	; 0xf4
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f7ff ff38 	bl	800189a <write_register8>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d001      	beq.n	8001a34 <bmp280_init+0x150>
		return false;
 8001a30:	2300      	movs	r3, #0
 8001a32:	e000      	b.n	8001a36 <bmp280_init+0x152>
	}

	return true;
 8001a34:	2301      	movs	r3, #1
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3710      	adds	r7, #16
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <compensate_temperature>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in degrees Celsius.
 */
static inline int32_t compensate_temperature(BMP280_HandleTypedef *dev, int32_t adc_temp,
		int32_t *fine_temp) {
 8001a3e:	b480      	push	{r7}
 8001a40:	b087      	sub	sp, #28
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	60f8      	str	r0, [r7, #12]
 8001a46:	60b9      	str	r1, [r7, #8]
 8001a48:	607a      	str	r2, [r7, #4]
	int32_t var1, var2;

	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	10da      	asrs	r2, r3, #3
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	881b      	ldrh	r3, [r3, #0]
 8001a52:	005b      	lsls	r3, r3, #1
 8001a54:	1ad3      	subs	r3, r2, r3
			* (int32_t) dev->dig_T2) >> 11;
 8001a56:	68fa      	ldr	r2, [r7, #12]
 8001a58:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8001a5c:	fb02 f303 	mul.w	r3, r2, r3
	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 8001a60:	12db      	asrs	r3, r3, #11
 8001a62:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	111b      	asrs	r3, r3, #4
 8001a68:	68fa      	ldr	r2, [r7, #12]
 8001a6a:	8812      	ldrh	r2, [r2, #0]
 8001a6c:	1a9b      	subs	r3, r3, r2
			* ((adc_temp >> 4) - (int32_t) dev->dig_T1)) >> 12)
 8001a6e:	68ba      	ldr	r2, [r7, #8]
 8001a70:	1112      	asrs	r2, r2, #4
 8001a72:	68f9      	ldr	r1, [r7, #12]
 8001a74:	8809      	ldrh	r1, [r1, #0]
 8001a76:	1a52      	subs	r2, r2, r1
 8001a78:	fb02 f303 	mul.w	r3, r2, r3
 8001a7c:	131b      	asrs	r3, r3, #12
			* (int32_t) dev->dig_T3) >> 14;
 8001a7e:	68fa      	ldr	r2, [r7, #12]
 8001a80:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8001a84:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 8001a88:	139b      	asrs	r3, r3, #14
 8001a8a:	613b      	str	r3, [r7, #16]

	*fine_temp = var1 + var2;
 8001a8c:	697a      	ldr	r2, [r7, #20]
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	441a      	add	r2, r3
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	601a      	str	r2, [r3, #0]
	return (*fine_temp * 5 + 128) >> 8;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	4413      	add	r3, r2
 8001aa0:	3380      	adds	r3, #128	; 0x80
 8001aa2:	121b      	asrs	r3, r3, #8
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	371c      	adds	r7, #28
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <compensate_pressure>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_pressure(BMP280_HandleTypedef *dev, int32_t adc_press,
		int32_t fine_temp) {
 8001ab0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ab4:	b0cc      	sub	sp, #304	; 0x130
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
 8001abc:	f8c7 1110 	str.w	r1, [r7, #272]	; 0x110
 8001ac0:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
	int64_t var1, var2, p;

	var1 = (int64_t) fine_temp - 128000;
 8001ac4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001ac8:	17da      	asrs	r2, r3, #31
 8001aca:	461c      	mov	r4, r3
 8001acc:	4615      	mov	r5, r2
 8001ace:	f5b4 3afa 	subs.w	sl, r4, #128000	; 0x1f400
 8001ad2:	f145 3bff 	adc.w	fp, r5, #4294967295
 8001ad6:	e9c7 ab4a 	strd	sl, fp, [r7, #296]	; 0x128
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 8001ada:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8001ade:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001ae2:	fb03 f102 	mul.w	r1, r3, r2
 8001ae6:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8001aea:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001aee:	fb02 f303 	mul.w	r3, r2, r3
 8001af2:	18ca      	adds	r2, r1, r3
 8001af4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001af8:	fba3 8903 	umull	r8, r9, r3, r3
 8001afc:	eb02 0309 	add.w	r3, r2, r9
 8001b00:	4699      	mov	r9, r3
 8001b02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001b06:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001b0a:	b21b      	sxth	r3, r3
 8001b0c:	17da      	asrs	r2, r3, #31
 8001b0e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001b12:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001b16:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	fb03 f209 	mul.w	r2, r3, r9
 8001b20:	460b      	mov	r3, r1
 8001b22:	fb08 f303 	mul.w	r3, r8, r3
 8001b26:	4413      	add	r3, r2
 8001b28:	4602      	mov	r2, r0
 8001b2a:	fba8 1202 	umull	r1, r2, r8, r2
 8001b2e:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001b32:	460a      	mov	r2, r1
 8001b34:	f8c7 20c0 	str.w	r2, [r7, #192]	; 0xc0
 8001b38:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8001b3c:	4413      	add	r3, r2
 8001b3e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001b42:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 8001b46:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
 8001b4a:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var2 = var2 + ((var1 * (int64_t) dev->dig_P5) << 17);
 8001b4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001b52:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001b56:	b21b      	sxth	r3, r3
 8001b58:	17da      	asrs	r2, r3, #31
 8001b5a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001b5e:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8001b62:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001b66:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	; 0xb0
 8001b6a:	462a      	mov	r2, r5
 8001b6c:	fb02 f203 	mul.w	r2, r2, r3
 8001b70:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001b74:	4621      	mov	r1, r4
 8001b76:	fb01 f303 	mul.w	r3, r1, r3
 8001b7a:	441a      	add	r2, r3
 8001b7c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001b80:	4621      	mov	r1, r4
 8001b82:	fba3 1301 	umull	r1, r3, r3, r1
 8001b86:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001b90:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001b94:	18d3      	adds	r3, r2, r3
 8001b96:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001b9a:	f04f 0000 	mov.w	r0, #0
 8001b9e:	f04f 0100 	mov.w	r1, #0
 8001ba2:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 8001ba6:	462b      	mov	r3, r5
 8001ba8:	0459      	lsls	r1, r3, #17
 8001baa:	4623      	mov	r3, r4
 8001bac:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001bb0:	4623      	mov	r3, r4
 8001bb2:	0458      	lsls	r0, r3, #17
 8001bb4:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001bb8:	1814      	adds	r4, r2, r0
 8001bba:	643c      	str	r4, [r7, #64]	; 0x40
 8001bbc:	414b      	adcs	r3, r1
 8001bbe:	647b      	str	r3, [r7, #68]	; 0x44
 8001bc0:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8001bc4:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 8001bc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001bcc:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001bd0:	b21b      	sxth	r3, r3
 8001bd2:	17da      	asrs	r2, r3, #31
 8001bd4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001bd8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8001bdc:	f04f 0000 	mov.w	r0, #0
 8001be0:	f04f 0100 	mov.w	r1, #0
 8001be4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001be8:	00d9      	lsls	r1, r3, #3
 8001bea:	2000      	movs	r0, #0
 8001bec:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001bf0:	1814      	adds	r4, r2, r0
 8001bf2:	63bc      	str	r4, [r7, #56]	; 0x38
 8001bf4:	414b      	adcs	r3, r1
 8001bf6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001bf8:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8001bfc:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8001c00:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8001c04:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001c08:	fb03 f102 	mul.w	r1, r3, r2
 8001c0c:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8001c10:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001c14:	fb02 f303 	mul.w	r3, r2, r3
 8001c18:	18ca      	adds	r2, r1, r3
 8001c1a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001c1e:	fba3 1303 	umull	r1, r3, r3, r3
 8001c22:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001c26:	460b      	mov	r3, r1
 8001c28:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8001c2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001c30:	18d3      	adds	r3, r2, r3
 8001c32:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001c36:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001c3a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001c3e:	b21b      	sxth	r3, r3
 8001c40:	17da      	asrs	r2, r3, #31
 8001c42:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001c46:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001c4a:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 8001c4e:	462b      	mov	r3, r5
 8001c50:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8001c54:	4642      	mov	r2, r8
 8001c56:	fb02 f203 	mul.w	r2, r2, r3
 8001c5a:	464b      	mov	r3, r9
 8001c5c:	4621      	mov	r1, r4
 8001c5e:	fb01 f303 	mul.w	r3, r1, r3
 8001c62:	4413      	add	r3, r2
 8001c64:	4622      	mov	r2, r4
 8001c66:	4641      	mov	r1, r8
 8001c68:	fba2 1201 	umull	r1, r2, r2, r1
 8001c6c:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8001c70:	460a      	mov	r2, r1
 8001c72:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 8001c76:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8001c7a:	4413      	add	r3, r2
 8001c7c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8001c80:	f04f 0000 	mov.w	r0, #0
 8001c84:	f04f 0100 	mov.w	r1, #0
 8001c88:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	; 0xf0
 8001c8c:	4623      	mov	r3, r4
 8001c8e:	0a18      	lsrs	r0, r3, #8
 8001c90:	462b      	mov	r3, r5
 8001c92:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001c96:	462b      	mov	r3, r5
 8001c98:	1219      	asrs	r1, r3, #8
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 8001c9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001c9e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001ca2:	b21b      	sxth	r3, r3
 8001ca4:	17da      	asrs	r2, r3, #31
 8001ca6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001caa:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001cae:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001cb2:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	; 0x98
 8001cb6:	464a      	mov	r2, r9
 8001cb8:	fb02 f203 	mul.w	r2, r2, r3
 8001cbc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001cc0:	4644      	mov	r4, r8
 8001cc2:	fb04 f303 	mul.w	r3, r4, r3
 8001cc6:	441a      	add	r2, r3
 8001cc8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001ccc:	4644      	mov	r4, r8
 8001cce:	fba3 4304 	umull	r4, r3, r3, r4
 8001cd2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8001cd6:	4623      	mov	r3, r4
 8001cd8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001cdc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001ce0:	18d3      	adds	r3, r2, r3
 8001ce2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8001ce6:	f04f 0200 	mov.w	r2, #0
 8001cea:	f04f 0300 	mov.w	r3, #0
 8001cee:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8001cf2:	464c      	mov	r4, r9
 8001cf4:	0323      	lsls	r3, r4, #12
 8001cf6:	4644      	mov	r4, r8
 8001cf8:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001cfc:	4644      	mov	r4, r8
 8001cfe:	0322      	lsls	r2, r4, #12
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8001d00:	1884      	adds	r4, r0, r2
 8001d02:	633c      	str	r4, [r7, #48]	; 0x30
 8001d04:	eb41 0303 	adc.w	r3, r1, r3
 8001d08:	637b      	str	r3, [r7, #52]	; 0x34
 8001d0a:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8001d0e:	e9c7 344a 	strd	r3, r4, [r7, #296]	; 0x128
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) dev->dig_P1) >> 33;
 8001d12:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8001d16:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 8001d1a:	f8c7 1094 	str.w	r1, [r7, #148]	; 0x94
 8001d1e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8001d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001d26:	88db      	ldrh	r3, [r3, #6]
 8001d28:	b29b      	uxth	r3, r3
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001d30:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001d34:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001d38:	462b      	mov	r3, r5
 8001d3a:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8001d3e:	4642      	mov	r2, r8
 8001d40:	fb02 f203 	mul.w	r2, r2, r3
 8001d44:	464b      	mov	r3, r9
 8001d46:	4621      	mov	r1, r4
 8001d48:	fb01 f303 	mul.w	r3, r1, r3
 8001d4c:	4413      	add	r3, r2
 8001d4e:	4622      	mov	r2, r4
 8001d50:	4641      	mov	r1, r8
 8001d52:	fba2 1201 	umull	r1, r2, r2, r1
 8001d56:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 8001d5a:	460a      	mov	r2, r1
 8001d5c:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 8001d60:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8001d64:	4413      	add	r3, r2
 8001d66:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001d6a:	f04f 0200 	mov.w	r2, #0
 8001d6e:	f04f 0300 	mov.w	r3, #0
 8001d72:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 8001d76:	4629      	mov	r1, r5
 8001d78:	104a      	asrs	r2, r1, #1
 8001d7a:	4629      	mov	r1, r5
 8001d7c:	17cb      	asrs	r3, r1, #31
 8001d7e:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128

	if (var1 == 0) {
 8001d82:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8001d86:	4313      	orrs	r3, r2
 8001d88:	d101      	bne.n	8001d8e <compensate_pressure+0x2de>
		return 0;  // avoid exception caused by division by zero
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	e148      	b.n	8002020 <compensate_pressure+0x570>
	}

	p = 1048576 - adc_press;
 8001d8e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001d92:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8001d96:	17da      	asrs	r2, r3, #31
 8001d98:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d9a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001d9c:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8001da0:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	p = (((p << 31) - var2) * 3125) / var1;
 8001da4:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001da8:	105b      	asrs	r3, r3, #1
 8001daa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001dae:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001db2:	07db      	lsls	r3, r3, #31
 8001db4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001db8:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001dbc:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 8001dc0:	4621      	mov	r1, r4
 8001dc2:	1a89      	subs	r1, r1, r2
 8001dc4:	67b9      	str	r1, [r7, #120]	; 0x78
 8001dc6:	4629      	mov	r1, r5
 8001dc8:	eb61 0303 	sbc.w	r3, r1, r3
 8001dcc:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001dce:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001dd2:	4622      	mov	r2, r4
 8001dd4:	462b      	mov	r3, r5
 8001dd6:	1891      	adds	r1, r2, r2
 8001dd8:	6239      	str	r1, [r7, #32]
 8001dda:	415b      	adcs	r3, r3
 8001ddc:	627b      	str	r3, [r7, #36]	; 0x24
 8001dde:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001de2:	4621      	mov	r1, r4
 8001de4:	1851      	adds	r1, r2, r1
 8001de6:	61b9      	str	r1, [r7, #24]
 8001de8:	4629      	mov	r1, r5
 8001dea:	414b      	adcs	r3, r1
 8001dec:	61fb      	str	r3, [r7, #28]
 8001dee:	f04f 0200 	mov.w	r2, #0
 8001df2:	f04f 0300 	mov.w	r3, #0
 8001df6:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001dfa:	4649      	mov	r1, r9
 8001dfc:	018b      	lsls	r3, r1, #6
 8001dfe:	4641      	mov	r1, r8
 8001e00:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001e04:	4641      	mov	r1, r8
 8001e06:	018a      	lsls	r2, r1, #6
 8001e08:	4641      	mov	r1, r8
 8001e0a:	1889      	adds	r1, r1, r2
 8001e0c:	6139      	str	r1, [r7, #16]
 8001e0e:	4649      	mov	r1, r9
 8001e10:	eb43 0101 	adc.w	r1, r3, r1
 8001e14:	6179      	str	r1, [r7, #20]
 8001e16:	f04f 0200 	mov.w	r2, #0
 8001e1a:	f04f 0300 	mov.w	r3, #0
 8001e1e:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001e22:	4649      	mov	r1, r9
 8001e24:	008b      	lsls	r3, r1, #2
 8001e26:	4641      	mov	r1, r8
 8001e28:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001e2c:	4641      	mov	r1, r8
 8001e2e:	008a      	lsls	r2, r1, #2
 8001e30:	4610      	mov	r0, r2
 8001e32:	4619      	mov	r1, r3
 8001e34:	4603      	mov	r3, r0
 8001e36:	4622      	mov	r2, r4
 8001e38:	189b      	adds	r3, r3, r2
 8001e3a:	60bb      	str	r3, [r7, #8]
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	462a      	mov	r2, r5
 8001e40:	eb42 0303 	adc.w	r3, r2, r3
 8001e44:	60fb      	str	r3, [r7, #12]
 8001e46:	f04f 0200 	mov.w	r2, #0
 8001e4a:	f04f 0300 	mov.w	r3, #0
 8001e4e:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001e52:	4649      	mov	r1, r9
 8001e54:	008b      	lsls	r3, r1, #2
 8001e56:	4641      	mov	r1, r8
 8001e58:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001e5c:	4641      	mov	r1, r8
 8001e5e:	008a      	lsls	r2, r1, #2
 8001e60:	4610      	mov	r0, r2
 8001e62:	4619      	mov	r1, r3
 8001e64:	4603      	mov	r3, r0
 8001e66:	4622      	mov	r2, r4
 8001e68:	189b      	adds	r3, r3, r2
 8001e6a:	673b      	str	r3, [r7, #112]	; 0x70
 8001e6c:	462b      	mov	r3, r5
 8001e6e:	460a      	mov	r2, r1
 8001e70:	eb42 0303 	adc.w	r3, r2, r3
 8001e74:	677b      	str	r3, [r7, #116]	; 0x74
 8001e76:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8001e7a:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8001e7e:	f7fe ff1b 	bl	8000cb8 <__aeabi_ldivmod>
 8001e82:	4602      	mov	r2, r0
 8001e84:	460b      	mov	r3, r1
 8001e86:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
	var1 = ((int64_t) dev->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 8001e8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001e8e:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001e92:	b21b      	sxth	r3, r3
 8001e94:	17da      	asrs	r2, r3, #31
 8001e96:	66bb      	str	r3, [r7, #104]	; 0x68
 8001e98:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001e9a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001e9e:	f04f 0000 	mov.w	r0, #0
 8001ea2:	f04f 0100 	mov.w	r1, #0
 8001ea6:	0b50      	lsrs	r0, r2, #13
 8001ea8:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001eac:	1359      	asrs	r1, r3, #13
 8001eae:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 8001eb2:	462b      	mov	r3, r5
 8001eb4:	fb00 f203 	mul.w	r2, r0, r3
 8001eb8:	4623      	mov	r3, r4
 8001eba:	fb03 f301 	mul.w	r3, r3, r1
 8001ebe:	4413      	add	r3, r2
 8001ec0:	4622      	mov	r2, r4
 8001ec2:	fba2 1200 	umull	r1, r2, r2, r0
 8001ec6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8001eca:	460a      	mov	r2, r1
 8001ecc:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 8001ed0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8001ed4:	4413      	add	r3, r2
 8001ed6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8001eda:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001ede:	f04f 0000 	mov.w	r0, #0
 8001ee2:	f04f 0100 	mov.w	r1, #0
 8001ee6:	0b50      	lsrs	r0, r2, #13
 8001ee8:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001eec:	1359      	asrs	r1, r3, #13
 8001eee:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8001ef2:	462b      	mov	r3, r5
 8001ef4:	fb00 f203 	mul.w	r2, r0, r3
 8001ef8:	4623      	mov	r3, r4
 8001efa:	fb03 f301 	mul.w	r3, r3, r1
 8001efe:	4413      	add	r3, r2
 8001f00:	4622      	mov	r2, r4
 8001f02:	fba2 1200 	umull	r1, r2, r2, r0
 8001f06:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8001f0a:	460a      	mov	r2, r1
 8001f0c:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 8001f10:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8001f14:	4413      	add	r3, r2
 8001f16:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8001f1a:	f04f 0200 	mov.w	r2, #0
 8001f1e:	f04f 0300 	mov.w	r3, #0
 8001f22:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 8001f26:	4621      	mov	r1, r4
 8001f28:	0e4a      	lsrs	r2, r1, #25
 8001f2a:	4629      	mov	r1, r5
 8001f2c:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001f30:	4629      	mov	r1, r5
 8001f32:	164b      	asrs	r3, r1, #25
 8001f34:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
	var2 = ((int64_t) dev->dig_P8 * p) >> 19;
 8001f38:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001f3c:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001f40:	b21b      	sxth	r3, r3
 8001f42:	17da      	asrs	r2, r3, #31
 8001f44:	663b      	str	r3, [r7, #96]	; 0x60
 8001f46:	667a      	str	r2, [r7, #100]	; 0x64
 8001f48:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001f4c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001f50:	462a      	mov	r2, r5
 8001f52:	fb02 f203 	mul.w	r2, r2, r3
 8001f56:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8001f5a:	4621      	mov	r1, r4
 8001f5c:	fb01 f303 	mul.w	r3, r1, r3
 8001f60:	4413      	add	r3, r2
 8001f62:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001f66:	4621      	mov	r1, r4
 8001f68:	fba2 1201 	umull	r1, r2, r2, r1
 8001f6c:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8001f70:	460a      	mov	r2, r1
 8001f72:	f8c7 20c8 	str.w	r2, [r7, #200]	; 0xc8
 8001f76:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8001f7a:	4413      	add	r3, r2
 8001f7c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001f80:	f04f 0200 	mov.w	r2, #0
 8001f84:	f04f 0300 	mov.w	r3, #0
 8001f88:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	; 0xc8
 8001f8c:	4621      	mov	r1, r4
 8001f8e:	0cca      	lsrs	r2, r1, #19
 8001f90:	4629      	mov	r1, r5
 8001f92:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001f96:	4629      	mov	r1, r5
 8001f98:	14cb      	asrs	r3, r1, #19
 8001f9a:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120

	p = ((p + var1 + var2) >> 8) + ((int64_t) dev->dig_P7 << 4);
 8001f9e:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	; 0x118
 8001fa2:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8001fa6:	1884      	adds	r4, r0, r2
 8001fa8:	65bc      	str	r4, [r7, #88]	; 0x58
 8001faa:	eb41 0303 	adc.w	r3, r1, r3
 8001fae:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001fb0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001fb4:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8001fb8:	4621      	mov	r1, r4
 8001fba:	1889      	adds	r1, r1, r2
 8001fbc:	6539      	str	r1, [r7, #80]	; 0x50
 8001fbe:	4629      	mov	r1, r5
 8001fc0:	eb43 0101 	adc.w	r1, r3, r1
 8001fc4:	6579      	str	r1, [r7, #84]	; 0x54
 8001fc6:	f04f 0000 	mov.w	r0, #0
 8001fca:	f04f 0100 	mov.w	r1, #0
 8001fce:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8001fd2:	4623      	mov	r3, r4
 8001fd4:	0a18      	lsrs	r0, r3, #8
 8001fd6:	462b      	mov	r3, r5
 8001fd8:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001fdc:	462b      	mov	r3, r5
 8001fde:	1219      	asrs	r1, r3, #8
 8001fe0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001fe4:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001fe8:	b21b      	sxth	r3, r3
 8001fea:	17da      	asrs	r2, r3, #31
 8001fec:	64bb      	str	r3, [r7, #72]	; 0x48
 8001fee:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001ff0:	f04f 0200 	mov.w	r2, #0
 8001ff4:	f04f 0300 	mov.w	r3, #0
 8001ff8:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	; 0x48
 8001ffc:	464c      	mov	r4, r9
 8001ffe:	0123      	lsls	r3, r4, #4
 8002000:	4644      	mov	r4, r8
 8002002:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8002006:	4644      	mov	r4, r8
 8002008:	0122      	lsls	r2, r4, #4
 800200a:	1884      	adds	r4, r0, r2
 800200c:	603c      	str	r4, [r7, #0]
 800200e:	eb41 0303 	adc.w	r3, r1, r3
 8002012:	607b      	str	r3, [r7, #4]
 8002014:	e9d7 3400 	ldrd	r3, r4, [r7]
 8002018:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	return p;
 800201c:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
}
 8002020:	4618      	mov	r0, r3
 8002022:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8002026:	46bd      	mov	sp, r7
 8002028:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800202c <compensate_humidity>:
 * Compensation algorithm is taken from BME280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_humidity(BMP280_HandleTypedef *dev, int32_t adc_hum,
		int32_t fine_temp) {
 800202c:	b480      	push	{r7}
 800202e:	b087      	sub	sp, #28
 8002030:	af00      	add	r7, sp, #0
 8002032:	60f8      	str	r0, [r7, #12]
 8002034:	60b9      	str	r1, [r7, #8]
 8002036:	607a      	str	r2, [r7, #4]
	int32_t v_x1_u32r;

	v_x1_u32r = fine_temp - (int32_t) 76800;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 800203e:	617b      	str	r3, [r7, #20]
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	039a      	lsls	r2, r3, #14
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800204a:	051b      	lsls	r3, r3, #20
 800204c:	1ad2      	subs	r2, r2, r3
			- ((int32_t) dev->dig_H5 * v_x1_u32r)) + (int32_t) 16384) >> 15)
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002054:	4619      	mov	r1, r3
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	fb01 f303 	mul.w	r3, r1, r3
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8002062:	13db      	asrs	r3, r3, #15
			* (((((((v_x1_u32r * (int32_t) dev->dig_H6) >> 10)
 8002064:	68fa      	ldr	r2, [r7, #12]
 8002066:	f992 2022 	ldrsb.w	r2, [r2, #34]	; 0x22
 800206a:	4611      	mov	r1, r2
 800206c:	697a      	ldr	r2, [r7, #20]
 800206e:	fb01 f202 	mul.w	r2, r1, r2
 8002072:	1292      	asrs	r2, r2, #10
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8002074:	68f9      	ldr	r1, [r7, #12]
 8002076:	7f09      	ldrb	r1, [r1, #28]
 8002078:	4608      	mov	r0, r1
 800207a:	6979      	ldr	r1, [r7, #20]
 800207c:	fb00 f101 	mul.w	r1, r0, r1
 8002080:	12c9      	asrs	r1, r1, #11
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 8002082:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8002086:	fb01 f202 	mul.w	r2, r1, r2
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 800208a:	1292      	asrs	r2, r2, #10
 800208c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
					* (int32_t) dev->dig_H2 + 8192) >> 14);
 8002090:	68f9      	ldr	r1, [r7, #12]
 8002092:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 8002096:	fb01 f202 	mul.w	r2, r1, r2
 800209a:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 800209e:	1392      	asrs	r2, r2, #14
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 80020a0:	fb02 f303 	mul.w	r3, r2, r3
 80020a4:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	13db      	asrs	r3, r3, #15
 80020aa:	697a      	ldr	r2, [r7, #20]
 80020ac:	13d2      	asrs	r2, r2, #15
 80020ae:	fb02 f303 	mul.w	r3, r2, r3
 80020b2:	11db      	asrs	r3, r3, #7
					* (int32_t) dev->dig_H1) >> 4);
 80020b4:	68fa      	ldr	r2, [r7, #12]
 80020b6:	7e12      	ldrb	r2, [r2, #24]
 80020b8:	fb02 f303 	mul.w	r3, r2, r3
 80020bc:	111b      	asrs	r3, r3, #4
	v_x1_u32r = v_x1_u32r
 80020be:	697a      	ldr	r2, [r7, #20]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r < 0 ? 0 : v_x1_u32r;
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80020ca:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r;
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 80020d2:	bfa8      	it	ge
 80020d4:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 80020d8:	617b      	str	r3, [r7, #20]
	return v_x1_u32r >> 12;
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	131b      	asrs	r3, r3, #12
}
 80020de:	4618      	mov	r0, r3
 80020e0:	371c      	adds	r7, #28
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr

080020ea <bmp280_read_fixed>:

bool bmp280_read_fixed(BMP280_HandleTypedef *dev, int32_t *temperature, uint32_t *pressure,
		uint32_t *humidity) {
 80020ea:	b580      	push	{r7, lr}
 80020ec:	b08c      	sub	sp, #48	; 0x30
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	60f8      	str	r0, [r7, #12]
 80020f2:	60b9      	str	r1, [r7, #8]
 80020f4:	607a      	str	r2, [r7, #4]
 80020f6:	603b      	str	r3, [r7, #0]
	int32_t adc_pressure;
	int32_t adc_temp;
	uint8_t data[8];

	// Only the BME280 supports reading the humidity.
	if (dev->id != BME280_CHIP_ID) {
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80020fe:	2b60      	cmp	r3, #96	; 0x60
 8002100:	d007      	beq.n	8002112 <bmp280_read_fixed+0x28>
		if (humidity)
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d002      	beq.n	800210e <bmp280_read_fixed+0x24>
			*humidity = 0;
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	2200      	movs	r2, #0
 800210c:	601a      	str	r2, [r3, #0]
		humidity = NULL;
 800210e:	2300      	movs	r3, #0
 8002110:	603b      	str	r3, [r7, #0]
	}

	// Need to read in one sequence to ensure they match.
	size_t size = humidity ? 8 : 6;
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d001      	beq.n	800211c <bmp280_read_fixed+0x32>
 8002118:	2308      	movs	r3, #8
 800211a:	e000      	b.n	800211e <bmp280_read_fixed+0x34>
 800211c:	2306      	movs	r3, #6
 800211e:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (read_data(dev, 0xf7, data, size)) {
 8002120:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002122:	b2db      	uxtb	r3, r3
 8002124:	f107 0218 	add.w	r2, r7, #24
 8002128:	21f7      	movs	r1, #247	; 0xf7
 800212a:	68f8      	ldr	r0, [r7, #12]
 800212c:	f7ff faab 	bl	8001686 <read_data>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <bmp280_read_fixed+0x50>
		return false;
 8002136:	2300      	movs	r3, #0
 8002138:	e038      	b.n	80021ac <bmp280_read_fixed+0xc2>
	}

	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 800213a:	7e3b      	ldrb	r3, [r7, #24]
 800213c:	031a      	lsls	r2, r3, #12
 800213e:	7e7b      	ldrb	r3, [r7, #25]
 8002140:	011b      	lsls	r3, r3, #4
 8002142:	4313      	orrs	r3, r2
 8002144:	7eba      	ldrb	r2, [r7, #26]
 8002146:	0912      	lsrs	r2, r2, #4
 8002148:	b2d2      	uxtb	r2, r2
 800214a:	4313      	orrs	r3, r2
 800214c:	62bb      	str	r3, [r7, #40]	; 0x28
	adc_temp = data[3] << 12 | data[4] << 4 | data[5] >> 4;
 800214e:	7efb      	ldrb	r3, [r7, #27]
 8002150:	031a      	lsls	r2, r3, #12
 8002152:	7f3b      	ldrb	r3, [r7, #28]
 8002154:	011b      	lsls	r3, r3, #4
 8002156:	4313      	orrs	r3, r2
 8002158:	7f7a      	ldrb	r2, [r7, #29]
 800215a:	0912      	lsrs	r2, r2, #4
 800215c:	b2d2      	uxtb	r2, r2
 800215e:	4313      	orrs	r3, r2
 8002160:	627b      	str	r3, [r7, #36]	; 0x24

	int32_t fine_temp;
	*temperature = compensate_temperature(dev, adc_temp, &fine_temp);
 8002162:	f107 0314 	add.w	r3, r7, #20
 8002166:	461a      	mov	r2, r3
 8002168:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800216a:	68f8      	ldr	r0, [r7, #12]
 800216c:	f7ff fc67 	bl	8001a3e <compensate_temperature>
 8002170:	4602      	mov	r2, r0
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	601a      	str	r2, [r3, #0]
	*pressure = compensate_pressure(dev, adc_pressure, fine_temp);
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	461a      	mov	r2, r3
 800217a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800217c:	68f8      	ldr	r0, [r7, #12]
 800217e:	f7ff fc97 	bl	8001ab0 <compensate_pressure>
 8002182:	4602      	mov	r2, r0
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	601a      	str	r2, [r3, #0]

	if (humidity) {
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d00d      	beq.n	80021aa <bmp280_read_fixed+0xc0>
		int32_t adc_humidity = data[6] << 8 | data[7];
 800218e:	7fbb      	ldrb	r3, [r7, #30]
 8002190:	021b      	lsls	r3, r3, #8
 8002192:	7ffa      	ldrb	r2, [r7, #31]
 8002194:	4313      	orrs	r3, r2
 8002196:	623b      	str	r3, [r7, #32]
		*humidity = compensate_humidity(dev, adc_humidity, fine_temp);
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	461a      	mov	r2, r3
 800219c:	6a39      	ldr	r1, [r7, #32]
 800219e:	68f8      	ldr	r0, [r7, #12]
 80021a0:	f7ff ff44 	bl	800202c <compensate_humidity>
 80021a4:	4602      	mov	r2, r0
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	601a      	str	r2, [r3, #0]
	}

	return true;
 80021aa:	2301      	movs	r3, #1
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3730      	adds	r7, #48	; 0x30
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <bmp280_read_float>:

bool bmp280_read_float(BMP280_HandleTypedef *dev, float *temperature, float *pressure,
		float *humidity) {
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b088      	sub	sp, #32
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	607a      	str	r2, [r7, #4]
 80021c0:	603b      	str	r3, [r7, #0]
	int32_t fixed_temperature;
	uint32_t fixed_pressure;
	uint32_t fixed_humidity;
	if (bmp280_read_fixed(dev, &fixed_temperature, &fixed_pressure,
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d002      	beq.n	80021ce <bmp280_read_float+0x1a>
 80021c8:	f107 0314 	add.w	r3, r7, #20
 80021cc:	e000      	b.n	80021d0 <bmp280_read_float+0x1c>
 80021ce:	2300      	movs	r3, #0
 80021d0:	f107 0218 	add.w	r2, r7, #24
 80021d4:	f107 011c 	add.w	r1, r7, #28
 80021d8:	68f8      	ldr	r0, [r7, #12]
 80021da:	f7ff ff86 	bl	80020ea <bmp280_read_fixed>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d028      	beq.n	8002236 <bmp280_read_float+0x82>
			humidity ? &fixed_humidity : NULL)) {
		*temperature = (float) fixed_temperature / 100;
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	ee07 3a90 	vmov	s15, r3
 80021ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021ee:	eddf 6a14 	vldr	s13, [pc, #80]	; 8002240 <bmp280_read_float+0x8c>
 80021f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	edc3 7a00 	vstr	s15, [r3]
		*pressure = (float) fixed_pressure / 256;
 80021fc:	69bb      	ldr	r3, [r7, #24]
 80021fe:	ee07 3a90 	vmov	s15, r3
 8002202:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002206:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8002244 <bmp280_read_float+0x90>
 800220a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	edc3 7a00 	vstr	s15, [r3]
		if (humidity)
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d00b      	beq.n	8002232 <bmp280_read_float+0x7e>
			*humidity = (float) fixed_humidity / 1024;
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	ee07 3a90 	vmov	s15, r3
 8002220:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002224:	eddf 6a08 	vldr	s13, [pc, #32]	; 8002248 <bmp280_read_float+0x94>
 8002228:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	edc3 7a00 	vstr	s15, [r3]
		return true;
 8002232:	2301      	movs	r3, #1
 8002234:	e000      	b.n	8002238 <bmp280_read_float+0x84>
	}

	return false;
 8002236:	2300      	movs	r3, #0
}
 8002238:	4618      	mov	r0, r3
 800223a:	3720      	adds	r7, #32
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	42c80000 	.word	0x42c80000
 8002244:	43800000 	.word	0x43800000
 8002248:	44800000 	.word	0x44800000

0800224c <Hz_to_ms>:
	}

	return (uint8_t)value; //  long  uint8_t
}

uint16_t Hz_to_ms(uint16_t frequency){
 800224c:	b480      	push	{r7}
 800224e:	b085      	sub	sp, #20
 8002250:	af00      	add	r7, sp, #0
 8002252:	4603      	mov	r3, r0
 8002254:	80fb      	strh	r3, [r7, #6]
	uint16_t ms = 1000/frequency;
 8002256:	88fb      	ldrh	r3, [r7, #6]
 8002258:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800225c:	fb92 f3f3 	sdiv	r3, r2, r3
 8002260:	81fb      	strh	r3, [r7, #14]
	return ms;
 8002262:	89fb      	ldrh	r3, [r7, #14]
}
 8002264:	4618      	mov	r0, r3
 8002266:	3714      	adds	r7, #20
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <receive_data>:

void receive_data(char* rx_buffer, struct Rocket* rocket, struct Radio* radio){
 8002270:	b580      	push	{r7, lr}
 8002272:	b0b8      	sub	sp, #224	; 0xe0
 8002274:	af00      	add	r7, sp, #0
 8002276:	60f8      	str	r0, [r7, #12]
 8002278:	60b9      	str	r1, [r7, #8]
 800227a:	607a      	str	r2, [r7, #4]
	char *token = strtok(rx_buffer, ":");
 800227c:	4998      	ldr	r1, [pc, #608]	; (80024e0 <receive_data+0x270>)
 800227e:	68f8      	ldr	r0, [r7, #12]
 8002280:	f00a fdce 	bl	800ce20 <strtok>
 8002284:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
	if (token != NULL) {
 8002288:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800228c:	2b00      	cmp	r3, #0
 800228e:	f000 8123 	beq.w	80024d8 <receive_data+0x268>
		char *var_name = token;
 8002292:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002296:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
		token = strtok(NULL, ":");
 800229a:	4991      	ldr	r1, [pc, #580]	; (80024e0 <receive_data+0x270>)
 800229c:	2000      	movs	r0, #0
 800229e:	f00a fdbf 	bl	800ce20 <strtok>
 80022a2:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
		if (token != NULL) {
 80022a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	f000 80b5 	beq.w	800241a <receive_data+0x1aa>
			float value = atof(token); //    float
 80022b0:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 80022b4:	f009 f862 	bl	800b37c <atof>
 80022b8:	ec53 2b10 	vmov	r2, r3, d0
 80022bc:	4610      	mov	r0, r2
 80022be:	4619      	mov	r1, r3
 80022c0:	f7fe fcaa 	bl	8000c18 <__aeabi_d2f>
 80022c4:	4603      	mov	r3, r0
 80022c6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0

			//   
			if (strcmp(var_name, "delta_apogee") == 0) {
 80022ca:	4986      	ldr	r1, [pc, #536]	; (80024e4 <receive_data+0x274>)
 80022cc:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 80022d0:	f7fd ff86 	bl	80001e0 <strcmp>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d122      	bne.n	8002320 <receive_data+0xb0>
				rocket->delta_apogee = value;
 80022da:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 80022de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022e2:	edc7 7a00 	vstr	s15, [r7]
 80022e6:	783b      	ldrb	r3, [r7, #0]
 80022e8:	b2da      	uxtb	r2, r3
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	751a      	strb	r2, [r3, #20]
				WriteToFlash(rocket);
 80022ee:	68b8      	ldr	r0, [r7, #8]
 80022f0:	f000 f95e 	bl	80025b0 <WriteToFlash>
				char buf[30];
				snprintf(buf,sizeof(buf),"delta_apogee = %u\n", rocket->delta_apogee);
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	7d1b      	ldrb	r3, [r3, #20]
 80022f8:	f107 00b0 	add.w	r0, r7, #176	; 0xb0
 80022fc:	4a7a      	ldr	r2, [pc, #488]	; (80024e8 <receive_data+0x278>)
 80022fe:	211e      	movs	r1, #30
 8002300:	f009 fef2 	bl	800c0e8 <sniprintf>
				HAL_UART_Transmit(&huart1, (uint8_t*)buf,strlen(buf) , 200);
 8002304:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8002308:	4618      	mov	r0, r3
 800230a:	f7fd ff73 	bl	80001f4 <strlen>
 800230e:	4603      	mov	r3, r0
 8002310:	b29a      	uxth	r2, r3
 8002312:	f107 01b0 	add.w	r1, r7, #176	; 0xb0
 8002316:	23c8      	movs	r3, #200	; 0xc8
 8002318:	4874      	ldr	r0, [pc, #464]	; (80024ec <receive_data+0x27c>)
 800231a:	f007 ff8b 	bl	800a234 <HAL_UART_Transmit>
				snprintf(buf,sizeof(buf),"starting_height = %u\n", rocket->starting_height);
				HAL_UART_Transmit(&huart1, (uint8_t*)buf,strlen(buf) , 200);
			}
		}
	}
}
 800231e:	e0db      	b.n	80024d8 <receive_data+0x268>
			} else if (strcmp(var_name, "delta_activate") == 0) {
 8002320:	4973      	ldr	r1, [pc, #460]	; (80024f0 <receive_data+0x280>)
 8002322:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 8002326:	f7fd ff5b 	bl	80001e0 <strcmp>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d122      	bne.n	8002376 <receive_data+0x106>
				rocket->delta_activate = value;
 8002330:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8002334:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002338:	edc7 7a00 	vstr	s15, [r7]
 800233c:	783b      	ldrb	r3, [r7, #0]
 800233e:	b2da      	uxtb	r2, r3
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	755a      	strb	r2, [r3, #21]
				WriteToFlash(rocket);
 8002344:	68b8      	ldr	r0, [r7, #8]
 8002346:	f000 f933 	bl	80025b0 <WriteToFlash>
				snprintf(buf,sizeof(buf),"delta_activate = %u\n", rocket->delta_activate);
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	7d5b      	ldrb	r3, [r3, #21]
 800234e:	f107 0090 	add.w	r0, r7, #144	; 0x90
 8002352:	4a68      	ldr	r2, [pc, #416]	; (80024f4 <receive_data+0x284>)
 8002354:	211e      	movs	r1, #30
 8002356:	f009 fec7 	bl	800c0e8 <sniprintf>
				HAL_UART_Transmit(&huart1, (uint8_t*)buf,strlen(buf) , 200);
 800235a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800235e:	4618      	mov	r0, r3
 8002360:	f7fd ff48 	bl	80001f4 <strlen>
 8002364:	4603      	mov	r3, r0
 8002366:	b29a      	uxth	r2, r3
 8002368:	f107 0190 	add.w	r1, r7, #144	; 0x90
 800236c:	23c8      	movs	r3, #200	; 0xc8
 800236e:	485f      	ldr	r0, [pc, #380]	; (80024ec <receive_data+0x27c>)
 8002370:	f007 ff60 	bl	800a234 <HAL_UART_Transmit>
}
 8002374:	e0b0      	b.n	80024d8 <receive_data+0x268>
			} else if (strcmp(var_name, "starting_height") == 0) {
 8002376:	4960      	ldr	r1, [pc, #384]	; (80024f8 <receive_data+0x288>)
 8002378:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 800237c:	f7fd ff30 	bl	80001e0 <strcmp>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d122      	bne.n	80023cc <receive_data+0x15c>
				rocket->starting_height = value;
 8002386:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 800238a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800238e:	edc7 7a00 	vstr	s15, [r7]
 8002392:	783b      	ldrb	r3, [r7, #0]
 8002394:	b2da      	uxtb	r2, r3
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	759a      	strb	r2, [r3, #22]
				WriteToFlash(rocket);
 800239a:	68b8      	ldr	r0, [r7, #8]
 800239c:	f000 f908 	bl	80025b0 <WriteToFlash>
				snprintf(buf,sizeof(buf),"starting_height = %u\n", rocket->starting_height);
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	7d9b      	ldrb	r3, [r3, #22]
 80023a4:	f107 0070 	add.w	r0, r7, #112	; 0x70
 80023a8:	4a54      	ldr	r2, [pc, #336]	; (80024fc <receive_data+0x28c>)
 80023aa:	211e      	movs	r1, #30
 80023ac:	f009 fe9c 	bl	800c0e8 <sniprintf>
				HAL_UART_Transmit(&huart1, (uint8_t*)buf,strlen(buf) , 200);
 80023b0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80023b4:	4618      	mov	r0, r3
 80023b6:	f7fd ff1d 	bl	80001f4 <strlen>
 80023ba:	4603      	mov	r3, r0
 80023bc:	b29a      	uxth	r2, r3
 80023be:	f107 0170 	add.w	r1, r7, #112	; 0x70
 80023c2:	23c8      	movs	r3, #200	; 0xc8
 80023c4:	4849      	ldr	r0, [pc, #292]	; (80024ec <receive_data+0x27c>)
 80023c6:	f007 ff35 	bl	800a234 <HAL_UART_Transmit>
}
 80023ca:	e085      	b.n	80024d8 <receive_data+0x268>
			} else if (strcmp(var_name, "TRANSMIT_IS_OK") == 0) {
 80023cc:	494c      	ldr	r1, [pc, #304]	; (8002500 <receive_data+0x290>)
 80023ce:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 80023d2:	f7fd ff05 	bl	80001e0 <strcmp>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d10c      	bne.n	80023f6 <receive_data+0x186>
				radio->TRANSMIT_IS_OK = value;
 80023dc:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 80023e0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80023e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023e8:	bf14      	ite	ne
 80023ea:	2301      	movne	r3, #1
 80023ec:	2300      	moveq	r3, #0
 80023ee:	b2da      	uxtb	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	701a      	strb	r2, [r3, #0]
}
 80023f4:	e070      	b.n	80024d8 <receive_data+0x268>
			else if (strcmp(var_name, "frequency_data_transmission") == 0) {
 80023f6:	4943      	ldr	r1, [pc, #268]	; (8002504 <receive_data+0x294>)
 80023f8:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 80023fc:	f7fd fef0 	bl	80001e0 <strcmp>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d168      	bne.n	80024d8 <receive_data+0x268>
				radio->frequency_data_transmission = value;
 8002406:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 800240a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800240e:	ee17 3a90 	vmov	r3, s15
 8002412:	b29a      	uxth	r2, r3
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	805a      	strh	r2, [r3, #2]
}
 8002418:	e05e      	b.n	80024d8 <receive_data+0x268>
			char *command = strtok(rx_buffer, ";");
 800241a:	493b      	ldr	r1, [pc, #236]	; (8002508 <receive_data+0x298>)
 800241c:	68f8      	ldr	r0, [r7, #12]
 800241e:	f00a fcff 	bl	800ce20 <strtok>
 8002422:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
			if (strcmp(command, "get_delta_apogee") == 0){
 8002426:	4939      	ldr	r1, [pc, #228]	; (800250c <receive_data+0x29c>)
 8002428:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 800242c:	f7fd fed8 	bl	80001e0 <strcmp>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d115      	bne.n	8002462 <receive_data+0x1f2>
				snprintf(buf,sizeof(buf),"delta_apogee = %u\n", rocket->delta_apogee);
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	7d1b      	ldrb	r3, [r3, #20]
 800243a:	f107 0050 	add.w	r0, r7, #80	; 0x50
 800243e:	4a2a      	ldr	r2, [pc, #168]	; (80024e8 <receive_data+0x278>)
 8002440:	211e      	movs	r1, #30
 8002442:	f009 fe51 	bl	800c0e8 <sniprintf>
				HAL_UART_Transmit(&huart1, (uint8_t*)buf,strlen(buf) , 200);
 8002446:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800244a:	4618      	mov	r0, r3
 800244c:	f7fd fed2 	bl	80001f4 <strlen>
 8002450:	4603      	mov	r3, r0
 8002452:	b29a      	uxth	r2, r3
 8002454:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8002458:	23c8      	movs	r3, #200	; 0xc8
 800245a:	4824      	ldr	r0, [pc, #144]	; (80024ec <receive_data+0x27c>)
 800245c:	f007 feea 	bl	800a234 <HAL_UART_Transmit>
}
 8002460:	e03a      	b.n	80024d8 <receive_data+0x268>
			else if (strcmp(command, "get_delta_activate") == 0){
 8002462:	492b      	ldr	r1, [pc, #172]	; (8002510 <receive_data+0x2a0>)
 8002464:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 8002468:	f7fd feba 	bl	80001e0 <strcmp>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d115      	bne.n	800249e <receive_data+0x22e>
				snprintf(buf,sizeof(buf),"delta_activate = %u\n", rocket->delta_activate);
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	7d5b      	ldrb	r3, [r3, #21]
 8002476:	f107 0030 	add.w	r0, r7, #48	; 0x30
 800247a:	4a1e      	ldr	r2, [pc, #120]	; (80024f4 <receive_data+0x284>)
 800247c:	211e      	movs	r1, #30
 800247e:	f009 fe33 	bl	800c0e8 <sniprintf>
				HAL_UART_Transmit(&huart1, (uint8_t*)buf,strlen(buf) , 200);
 8002482:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002486:	4618      	mov	r0, r3
 8002488:	f7fd feb4 	bl	80001f4 <strlen>
 800248c:	4603      	mov	r3, r0
 800248e:	b29a      	uxth	r2, r3
 8002490:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8002494:	23c8      	movs	r3, #200	; 0xc8
 8002496:	4815      	ldr	r0, [pc, #84]	; (80024ec <receive_data+0x27c>)
 8002498:	f007 fecc 	bl	800a234 <HAL_UART_Transmit>
}
 800249c:	e01c      	b.n	80024d8 <receive_data+0x268>
			else if (strcmp(command, "get_starting_height") == 0){
 800249e:	491d      	ldr	r1, [pc, #116]	; (8002514 <receive_data+0x2a4>)
 80024a0:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 80024a4:	f7fd fe9c 	bl	80001e0 <strcmp>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d114      	bne.n	80024d8 <receive_data+0x268>
				snprintf(buf,sizeof(buf),"starting_height = %u\n", rocket->starting_height);
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	7d9b      	ldrb	r3, [r3, #22]
 80024b2:	f107 0010 	add.w	r0, r7, #16
 80024b6:	4a11      	ldr	r2, [pc, #68]	; (80024fc <receive_data+0x28c>)
 80024b8:	211e      	movs	r1, #30
 80024ba:	f009 fe15 	bl	800c0e8 <sniprintf>
				HAL_UART_Transmit(&huart1, (uint8_t*)buf,strlen(buf) , 200);
 80024be:	f107 0310 	add.w	r3, r7, #16
 80024c2:	4618      	mov	r0, r3
 80024c4:	f7fd fe96 	bl	80001f4 <strlen>
 80024c8:	4603      	mov	r3, r0
 80024ca:	b29a      	uxth	r2, r3
 80024cc:	f107 0110 	add.w	r1, r7, #16
 80024d0:	23c8      	movs	r3, #200	; 0xc8
 80024d2:	4806      	ldr	r0, [pc, #24]	; (80024ec <receive_data+0x27c>)
 80024d4:	f007 feae 	bl	800a234 <HAL_UART_Transmit>
}
 80024d8:	bf00      	nop
 80024da:	37e0      	adds	r7, #224	; 0xe0
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	08010990 	.word	0x08010990
 80024e4:	08010994 	.word	0x08010994
 80024e8:	080109a4 	.word	0x080109a4
 80024ec:	200006b0 	.word	0x200006b0
 80024f0:	080109b8 	.word	0x080109b8
 80024f4:	080109c8 	.word	0x080109c8
 80024f8:	080109e0 	.word	0x080109e0
 80024fc:	080109f0 	.word	0x080109f0
 8002500:	08010a08 	.word	0x08010a08
 8002504:	08010a18 	.word	0x08010a18
 8002508:	08010a34 	.word	0x08010a34
 800250c:	08010a38 	.word	0x08010a38
 8002510:	08010a4c 	.word	0x08010a4c
 8002514:	08010a60 	.word	0x08010a60

08002518 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	460b      	mov	r3, r1
 8002522:	807b      	strh	r3, [r7, #2]

	receive_data(rx_buffer, &rocket, &radio);
 8002524:	4a06      	ldr	r2, [pc, #24]	; (8002540 <HAL_UARTEx_RxEventCallback+0x28>)
 8002526:	4907      	ldr	r1, [pc, #28]	; (8002544 <HAL_UARTEx_RxEventCallback+0x2c>)
 8002528:	4807      	ldr	r0, [pc, #28]	; (8002548 <HAL_UARTEx_RxEventCallback+0x30>)
 800252a:	f7ff fea1 	bl	8002270 <receive_data>
	//    
	HAL_UARTEx_ReceiveToIdle_IT(&huart1, (uint8_t *)&rx_buffer, 100);
 800252e:	2264      	movs	r2, #100	; 0x64
 8002530:	4905      	ldr	r1, [pc, #20]	; (8002548 <HAL_UARTEx_RxEventCallback+0x30>)
 8002532:	4806      	ldr	r0, [pc, #24]	; (800254c <HAL_UARTEx_RxEventCallback+0x34>)
 8002534:	f007 ff10 	bl	800a358 <HAL_UARTEx_ReceiveToIdle_IT>

}
 8002538:	bf00      	nop
 800253a:	3708      	adds	r7, #8
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}
 8002540:	20000338 	.word	0x20000338
 8002544:	200002ac 	.word	0x200002ac
 8002548:	20000558 	.word	0x20000558
 800254c:	200006b0 	.word	0x200006b0

08002550 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002550:	b480      	push	{r7}
 8002552:	b083      	sub	sp, #12
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3){
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a05      	ldr	r2, [pc, #20]	; (8002574 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d102      	bne.n	8002568 <HAL_TIM_PeriodElapsedCallback+0x18>
		PID_WORK = true;
 8002562:	4b05      	ldr	r3, [pc, #20]	; (8002578 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002564:	2201      	movs	r2, #1
 8002566:	701a      	strb	r2, [r3, #0]

		//get_PID_out(&pid, &angle, &angle_velocity, set_data);
	}

}
 8002568:	bf00      	nop
 800256a:	370c      	adds	r7, #12
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr
 8002574:	40000400 	.word	0x40000400
 8002578:	200005c8 	.word	0x200005c8

0800257c <CheckFlashData>:
#include "flash.h"


//       Flash
int CheckFlashData() {
 800257c:	b480      	push	{r7}
 800257e:	b085      	sub	sp, #20
 8002580:	af00      	add	r7, sp, #0
    uint32_t address = FLASH_USER_START_ADDR;
 8002582:	4b0a      	ldr	r3, [pc, #40]	; (80025ac <CheckFlashData+0x30>)
 8002584:	60fb      	str	r3, [r7, #12]

    //       
    uint32_t checksum = *(uint32_t*)address; // ,    -   
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	60bb      	str	r3, [r7, #8]
    uint32_t calculated_checksum = MAGIC_CHECKSUM_NUMBER; //      
 800258c:	2310      	movs	r3, #16
 800258e:	607b      	str	r3, [r7, #4]
    }*/
    //calculated_checksum += rocket.delta_apogee;
    //calculated_checksum += rocket.delta_activate;
    //calculated_checksum += rocket.starting_height;

    return (checksum == calculated_checksum); //  true,   
 8002590:	68ba      	ldr	r2, [r7, #8]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	429a      	cmp	r2, r3
 8002596:	bf0c      	ite	eq
 8002598:	2301      	moveq	r3, #1
 800259a:	2300      	movne	r3, #0
 800259c:	b2db      	uxtb	r3, r3
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3714      	adds	r7, #20
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	08060000 	.word	0x08060000

080025b0 <WriteToFlash>:

//     Flash
HAL_StatusTypeDef WriteToFlash(struct Rocket *rocket) {
 80025b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025b4:	b08c      	sub	sp, #48	; 0x30
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	60f8      	str	r0, [r7, #12]

    HAL_FLASH_Unlock(); //  Flash
 80025ba:	f003 f949 	bl	8005850 <HAL_FLASH_Unlock>

    uint32_t address = FLASH_USER_START_ADDR;
 80025be:	4b3e      	ldr	r3, [pc, #248]	; (80026b8 <WriteToFlash+0x108>)
 80025c0:	62fb      	str	r3, [r7, #44]	; 0x2c

    //    
    FLASH_EraseInitTypeDef FlashErase;                     //     
	uint32_t pageError = 0;                                //         
 80025c2:	2300      	movs	r3, #0
 80025c4:	613b      	str	r3, [r7, #16]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025c6:	b672      	cpsid	i
}
 80025c8:	bf00      	nop

	__disable_irq();                                       //  
	//HAL_FLASH_Unlock();
	FlashErase.TypeErase = FLASH_TYPEERASE_SECTORS;          //  
 80025ca:	2300      	movs	r3, #0
 80025cc:	617b      	str	r3, [r7, #20]
	FlashErase.NbSectors = 1;         //   ,    
 80025ce:	2301      	movs	r3, #1
 80025d0:	623b      	str	r3, [r7, #32]
	FlashErase.Sector = FLASH_SECTOR_7;
 80025d2:	2307      	movs	r3, #7
 80025d4:	61fb      	str	r3, [r7, #28]
	FlashErase.VoltageRange = VOLTAGE_RANGE_3;
 80025d6:	2302      	movs	r3, #2
 80025d8:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_FLASHEx_Erase(&FlashErase, &pageError) != HAL_OK)   //   
 80025da:	f107 0210 	add.w	r2, r7, #16
 80025de:	f107 0314 	add.w	r3, r7, #20
 80025e2:	4611      	mov	r1, r2
 80025e4:	4618      	mov	r0, r3
 80025e6:	f003 fb11 	bl	8005c0c <HAL_FLASHEx_Erase>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d003      	beq.n	80025f8 <WriteToFlash+0x48>
	{
		HAL_FLASH_Lock();                                  //    ,      
 80025f0:	f003 f950 	bl	8005894 <HAL_FLASH_Lock>
		return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e059      	b.n	80026ac <WriteToFlash+0xfc>
	}

    //    Flash


    uint32_t checksum = MAGIC_CHECKSUM_NUMBER; //   
 80025f8:	2310      	movs	r3, #16
 80025fa:	62bb      	str	r3, [r7, #40]	; 0x28
    //checksum += rocket->delta_activate;
    //checksum += rocket->starting_height;


    //       Flash
    if (HAL_FLASH_Program(TYPEPROGRAM_WORD, address, checksum) != HAL_OK) {
 80025fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025fe:	2200      	movs	r2, #0
 8002600:	603b      	str	r3, [r7, #0]
 8002602:	607a      	str	r2, [r7, #4]
 8002604:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002608:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800260a:	2002      	movs	r0, #2
 800260c:	f003 f8ba 	bl	8005784 <HAL_FLASH_Program>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d003      	beq.n	800261e <WriteToFlash+0x6e>
        HAL_FLASH_Lock();
 8002616:	f003 f93d 	bl	8005894 <HAL_FLASH_Lock>
        return HAL_ERROR; //  
 800261a:	2301      	movs	r3, #1
 800261c:	e046      	b.n	80026ac <WriteToFlash+0xfc>
    }

    address += sizeof(uint32_t);
 800261e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002620:	3304      	adds	r3, #4
 8002622:	62fb      	str	r3, [r7, #44]	; 0x2c

    //    Flash*((uint32_t*)&value)
    if (HAL_FLASH_Program(TYPEPROGRAM_WORD, address, rocket->delta_apogee) != HAL_OK) {
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	7d1b      	ldrb	r3, [r3, #20]
 8002628:	b2db      	uxtb	r3, r3
 800262a:	2200      	movs	r2, #0
 800262c:	469a      	mov	sl, r3
 800262e:	4693      	mov	fp, r2
 8002630:	4652      	mov	r2, sl
 8002632:	465b      	mov	r3, fp
 8002634:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002636:	2002      	movs	r0, #2
 8002638:	f003 f8a4 	bl	8005784 <HAL_FLASH_Program>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d003      	beq.n	800264a <WriteToFlash+0x9a>
        HAL_FLASH_Lock();
 8002642:	f003 f927 	bl	8005894 <HAL_FLASH_Lock>
        return HAL_ERROR; //  
 8002646:	2301      	movs	r3, #1
 8002648:	e030      	b.n	80026ac <WriteToFlash+0xfc>
    }

    address += sizeof(uint32_t);
 800264a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800264c:	3304      	adds	r3, #4
 800264e:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (HAL_FLASH_Program(TYPEPROGRAM_WORD, address, rocket->delta_activate) != HAL_OK) {
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	7d5b      	ldrb	r3, [r3, #21]
 8002654:	b2db      	uxtb	r3, r3
 8002656:	2200      	movs	r2, #0
 8002658:	4698      	mov	r8, r3
 800265a:	4691      	mov	r9, r2
 800265c:	4642      	mov	r2, r8
 800265e:	464b      	mov	r3, r9
 8002660:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002662:	2002      	movs	r0, #2
 8002664:	f003 f88e 	bl	8005784 <HAL_FLASH_Program>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d003      	beq.n	8002676 <WriteToFlash+0xc6>
        HAL_FLASH_Lock();
 800266e:	f003 f911 	bl	8005894 <HAL_FLASH_Lock>
        return HAL_ERROR; //  
 8002672:	2301      	movs	r3, #1
 8002674:	e01a      	b.n	80026ac <WriteToFlash+0xfc>
    }

    address += sizeof(uint32_t);
 8002676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002678:	3304      	adds	r3, #4
 800267a:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (HAL_FLASH_Program(TYPEPROGRAM_WORD, address, rocket->starting_height) != HAL_OK) {
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	7d9b      	ldrb	r3, [r3, #22]
 8002680:	b2db      	uxtb	r3, r3
 8002682:	2200      	movs	r2, #0
 8002684:	461c      	mov	r4, r3
 8002686:	4615      	mov	r5, r2
 8002688:	4622      	mov	r2, r4
 800268a:	462b      	mov	r3, r5
 800268c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800268e:	2002      	movs	r0, #2
 8002690:	f003 f878 	bl	8005784 <HAL_FLASH_Program>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d003      	beq.n	80026a2 <WriteToFlash+0xf2>
            HAL_FLASH_Lock();
 800269a:	f003 f8fb 	bl	8005894 <HAL_FLASH_Lock>
            return HAL_ERROR; //  
 800269e:	2301      	movs	r3, #1
 80026a0:	e004      	b.n	80026ac <WriteToFlash+0xfc>
    }


    HAL_FLASH_Lock(); //  Flash
 80026a2:	f003 f8f7 	bl	8005894 <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 80026a6:	b662      	cpsie	i
}
 80026a8:	bf00      	nop
    __enable_irq();                                        //   
    return HAL_OK; // 
 80026aa:	2300      	movs	r3, #0
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3730      	adds	r7, #48	; 0x30
 80026b0:	46bd      	mov	sp, r7
 80026b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80026b6:	bf00      	nop
 80026b8:	08060000 	.word	0x08060000

080026bc <ReadFromFlash>:

//     Flash
void ReadFromFlash(struct Rocket *rocket) {
 80026bc:	b480      	push	{r7}
 80026be:	b085      	sub	sp, #20
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
    uint32_t address = FLASH_USER_START_ADDR + 4; //   
 80026c4:	4b12      	ldr	r3, [pc, #72]	; (8002710 <ReadFromFlash+0x54>)
 80026c6:	60fb      	str	r3, [r7, #12]

    if (address % 4 != 0) {
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	f003 0303 	and.w	r3, r3, #3
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d118      	bne.n	8002704 <ReadFromFlash+0x48>
            //  :   
            return;
        }

    rocket->delta_apogee = *(__IO uint32_t*)address; //   
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	b2da      	uxtb	r2, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	751a      	strb	r2, [r3, #20]
    address += 4;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	3304      	adds	r3, #4
 80026e0:	60fb      	str	r3, [r7, #12]

    rocket->delta_activate = *(__IO uint32_t*)address; //   
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	b2da      	uxtb	r2, r3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	755a      	strb	r2, [r3, #21]
    address += 4;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	3304      	adds	r3, #4
 80026f0:	60fb      	str	r3, [r7, #12]

    rocket->starting_height = *(__IO uint32_t*)address; //   
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	b2da      	uxtb	r2, r3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	759a      	strb	r2, [r3, #22]
    address += 4;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	3304      	adds	r3, #4
 8002700:	60fb      	str	r3, [r7, #12]
 8002702:	e000      	b.n	8002706 <ReadFromFlash+0x4a>
            return;
 8002704:	bf00      	nop

    //return HAL_OK; // 
}
 8002706:	3714      	adds	r7, #20
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr
 8002710:	08060004 	.word	0x08060004

08002714 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b088      	sub	sp, #32
 8002718:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800271a:	f107 030c 	add.w	r3, r7, #12
 800271e:	2200      	movs	r2, #0
 8002720:	601a      	str	r2, [r3, #0]
 8002722:	605a      	str	r2, [r3, #4]
 8002724:	609a      	str	r2, [r3, #8]
 8002726:	60da      	str	r2, [r3, #12]
 8002728:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800272a:	2300      	movs	r3, #0
 800272c:	60bb      	str	r3, [r7, #8]
 800272e:	4b2b      	ldr	r3, [pc, #172]	; (80027dc <MX_GPIO_Init+0xc8>)
 8002730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002732:	4a2a      	ldr	r2, [pc, #168]	; (80027dc <MX_GPIO_Init+0xc8>)
 8002734:	f043 0304 	orr.w	r3, r3, #4
 8002738:	6313      	str	r3, [r2, #48]	; 0x30
 800273a:	4b28      	ldr	r3, [pc, #160]	; (80027dc <MX_GPIO_Init+0xc8>)
 800273c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273e:	f003 0304 	and.w	r3, r3, #4
 8002742:	60bb      	str	r3, [r7, #8]
 8002744:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002746:	2300      	movs	r3, #0
 8002748:	607b      	str	r3, [r7, #4]
 800274a:	4b24      	ldr	r3, [pc, #144]	; (80027dc <MX_GPIO_Init+0xc8>)
 800274c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274e:	4a23      	ldr	r2, [pc, #140]	; (80027dc <MX_GPIO_Init+0xc8>)
 8002750:	f043 0301 	orr.w	r3, r3, #1
 8002754:	6313      	str	r3, [r2, #48]	; 0x30
 8002756:	4b21      	ldr	r3, [pc, #132]	; (80027dc <MX_GPIO_Init+0xc8>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275a:	f003 0301 	and.w	r3, r3, #1
 800275e:	607b      	str	r3, [r7, #4]
 8002760:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002762:	2300      	movs	r3, #0
 8002764:	603b      	str	r3, [r7, #0]
 8002766:	4b1d      	ldr	r3, [pc, #116]	; (80027dc <MX_GPIO_Init+0xc8>)
 8002768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276a:	4a1c      	ldr	r2, [pc, #112]	; (80027dc <MX_GPIO_Init+0xc8>)
 800276c:	f043 0302 	orr.w	r3, r3, #2
 8002770:	6313      	str	r3, [r2, #48]	; 0x30
 8002772:	4b1a      	ldr	r3, [pc, #104]	; (80027dc <MX_GPIO_Init+0xc8>)
 8002774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002776:	f003 0302 	and.w	r3, r3, #2
 800277a:	603b      	str	r3, [r7, #0]
 800277c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 800277e:	2200      	movs	r2, #0
 8002780:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002784:	4816      	ldr	r0, [pc, #88]	; (80027e0 <MX_GPIO_Init+0xcc>)
 8002786:	f003 ff8b 	bl	80066a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = led_Pin;
 800278a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800278e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002790:	2301      	movs	r3, #1
 8002792:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002794:	2300      	movs	r3, #0
 8002796:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002798:	2300      	movs	r3, #0
 800279a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 800279c:	f107 030c 	add.w	r3, r7, #12
 80027a0:	4619      	mov	r1, r3
 80027a2:	480f      	ldr	r0, [pc, #60]	; (80027e0 <MX_GPIO_Init+0xcc>)
 80027a4:	f003 fbba 	bl	8005f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = btn_Pin;
 80027a8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80027ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80027ae:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80027b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027b4:	2301      	movs	r3, #1
 80027b6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(btn_GPIO_Port, &GPIO_InitStruct);
 80027b8:	f107 030c 	add.w	r3, r7, #12
 80027bc:	4619      	mov	r1, r3
 80027be:	4808      	ldr	r0, [pc, #32]	; (80027e0 <MX_GPIO_Init+0xcc>)
 80027c0:	f003 fbac 	bl	8005f1c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80027c4:	2200      	movs	r2, #0
 80027c6:	2100      	movs	r1, #0
 80027c8:	2028      	movs	r0, #40	; 0x28
 80027ca:	f002 fee1 	bl	8005590 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80027ce:	2028      	movs	r0, #40	; 0x28
 80027d0:	f002 ff0a 	bl	80055e8 <HAL_NVIC_EnableIRQ>

}
 80027d4:	bf00      	nop
 80027d6:	3720      	adds	r7, #32
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	40023800 	.word	0x40023800
 80027e0:	40020800 	.word	0x40020800

080027e4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80027e8:	4b12      	ldr	r3, [pc, #72]	; (8002834 <MX_I2C1_Init+0x50>)
 80027ea:	4a13      	ldr	r2, [pc, #76]	; (8002838 <MX_I2C1_Init+0x54>)
 80027ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80027ee:	4b11      	ldr	r3, [pc, #68]	; (8002834 <MX_I2C1_Init+0x50>)
 80027f0:	4a12      	ldr	r2, [pc, #72]	; (800283c <MX_I2C1_Init+0x58>)
 80027f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80027f4:	4b0f      	ldr	r3, [pc, #60]	; (8002834 <MX_I2C1_Init+0x50>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80027fa:	4b0e      	ldr	r3, [pc, #56]	; (8002834 <MX_I2C1_Init+0x50>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002800:	4b0c      	ldr	r3, [pc, #48]	; (8002834 <MX_I2C1_Init+0x50>)
 8002802:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002806:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002808:	4b0a      	ldr	r3, [pc, #40]	; (8002834 <MX_I2C1_Init+0x50>)
 800280a:	2200      	movs	r2, #0
 800280c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800280e:	4b09      	ldr	r3, [pc, #36]	; (8002834 <MX_I2C1_Init+0x50>)
 8002810:	2200      	movs	r2, #0
 8002812:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002814:	4b07      	ldr	r3, [pc, #28]	; (8002834 <MX_I2C1_Init+0x50>)
 8002816:	2200      	movs	r2, #0
 8002818:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800281a:	4b06      	ldr	r3, [pc, #24]	; (8002834 <MX_I2C1_Init+0x50>)
 800281c:	2200      	movs	r2, #0
 800281e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002820:	4804      	ldr	r0, [pc, #16]	; (8002834 <MX_I2C1_Init+0x50>)
 8002822:	f003 ff87 	bl	8006734 <HAL_I2C_Init>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d001      	beq.n	8002830 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800282c:	f000 fa9e 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002830:	bf00      	nop
 8002832:	bd80      	pop	{r7, pc}
 8002834:	20000258 	.word	0x20000258
 8002838:	40005400 	.word	0x40005400
 800283c:	000186a0 	.word	0x000186a0

08002840 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b08a      	sub	sp, #40	; 0x28
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002848:	f107 0314 	add.w	r3, r7, #20
 800284c:	2200      	movs	r2, #0
 800284e:	601a      	str	r2, [r3, #0]
 8002850:	605a      	str	r2, [r3, #4]
 8002852:	609a      	str	r2, [r3, #8]
 8002854:	60da      	str	r2, [r3, #12]
 8002856:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a20      	ldr	r2, [pc, #128]	; (80028e0 <HAL_I2C_MspInit+0xa0>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d139      	bne.n	80028d6 <HAL_I2C_MspInit+0x96>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */
	__HAL_RCC_I2C1_CLK_ENABLE();
 8002862:	2300      	movs	r3, #0
 8002864:	613b      	str	r3, [r7, #16]
 8002866:	4b1f      	ldr	r3, [pc, #124]	; (80028e4 <HAL_I2C_MspInit+0xa4>)
 8002868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800286a:	4a1e      	ldr	r2, [pc, #120]	; (80028e4 <HAL_I2C_MspInit+0xa4>)
 800286c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002870:	6413      	str	r3, [r2, #64]	; 0x40
 8002872:	4b1c      	ldr	r3, [pc, #112]	; (80028e4 <HAL_I2C_MspInit+0xa4>)
 8002874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002876:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800287a:	613b      	str	r3, [r7, #16]
 800287c:	693b      	ldr	r3, [r7, #16]
  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800287e:	2300      	movs	r3, #0
 8002880:	60fb      	str	r3, [r7, #12]
 8002882:	4b18      	ldr	r3, [pc, #96]	; (80028e4 <HAL_I2C_MspInit+0xa4>)
 8002884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002886:	4a17      	ldr	r2, [pc, #92]	; (80028e4 <HAL_I2C_MspInit+0xa4>)
 8002888:	f043 0302 	orr.w	r3, r3, #2
 800288c:	6313      	str	r3, [r2, #48]	; 0x30
 800288e:	4b15      	ldr	r3, [pc, #84]	; (80028e4 <HAL_I2C_MspInit+0xa4>)
 8002890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002892:	f003 0302 	and.w	r3, r3, #2
 8002896:	60fb      	str	r3, [r7, #12]
 8002898:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800289a:	23c0      	movs	r3, #192	; 0xc0
 800289c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800289e:	2312      	movs	r3, #18
 80028a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a2:	2300      	movs	r3, #0
 80028a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028a6:	2303      	movs	r3, #3
 80028a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80028aa:	2304      	movs	r3, #4
 80028ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028ae:	f107 0314 	add.w	r3, r7, #20
 80028b2:	4619      	mov	r1, r3
 80028b4:	480c      	ldr	r0, [pc, #48]	; (80028e8 <HAL_I2C_MspInit+0xa8>)
 80028b6:	f003 fb31 	bl	8005f1c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80028ba:	2300      	movs	r3, #0
 80028bc:	60bb      	str	r3, [r7, #8]
 80028be:	4b09      	ldr	r3, [pc, #36]	; (80028e4 <HAL_I2C_MspInit+0xa4>)
 80028c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c2:	4a08      	ldr	r2, [pc, #32]	; (80028e4 <HAL_I2C_MspInit+0xa4>)
 80028c4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80028c8:	6413      	str	r3, [r2, #64]	; 0x40
 80028ca:	4b06      	ldr	r3, [pc, #24]	; (80028e4 <HAL_I2C_MspInit+0xa4>)
 80028cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028d2:	60bb      	str	r3, [r7, #8]
 80028d4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80028d6:	bf00      	nop
 80028d8:	3728      	adds	r7, #40	; 0x28
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	40005400 	.word	0x40005400
 80028e4:	40023800 	.word	0x40023800
 80028e8:	40020400 	.word	0x40020400

080028ec <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a0a      	ldr	r2, [pc, #40]	; (8002924 <HAL_I2C_MspDeInit+0x38>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d10d      	bne.n	800291a <HAL_I2C_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80028fe:	4b0a      	ldr	r3, [pc, #40]	; (8002928 <HAL_I2C_MspDeInit+0x3c>)
 8002900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002902:	4a09      	ldr	r2, [pc, #36]	; (8002928 <HAL_I2C_MspDeInit+0x3c>)
 8002904:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002908:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 800290a:	2140      	movs	r1, #64	; 0x40
 800290c:	4807      	ldr	r0, [pc, #28]	; (800292c <HAL_I2C_MspDeInit+0x40>)
 800290e:	f003 fd9f 	bl	8006450 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8002912:	2180      	movs	r1, #128	; 0x80
 8002914:	4805      	ldr	r0, [pc, #20]	; (800292c <HAL_I2C_MspDeInit+0x40>)
 8002916:	f003 fd9b 	bl	8006450 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 800291a:	bf00      	nop
 800291c:	3708      	adds	r7, #8
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	40005400 	.word	0x40005400
 8002928:	40023800 	.word	0x40023800
 800292c:	40020400 	.word	0x40020400

08002930 <start_blink_led>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void start_blink_led(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, uint16_t time){
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
 8002938:	460b      	mov	r3, r1
 800293a:	807b      	strh	r3, [r7, #2]
 800293c:	4613      	mov	r3, r2
 800293e:	803b      	strh	r3, [r7, #0]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8002940:	887b      	ldrh	r3, [r7, #2]
 8002942:	2201      	movs	r2, #1
 8002944:	4619      	mov	r1, r3
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f003 feaa 	bl	80066a0 <HAL_GPIO_WritePin>
	HAL_Delay(time);
 800294c:	883b      	ldrh	r3, [r7, #0]
 800294e:	4618      	mov	r0, r3
 8002950:	f002 f822 	bl	8004998 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8002954:	887b      	ldrh	r3, [r7, #2]
 8002956:	2200      	movs	r2, #0
 8002958:	4619      	mov	r1, r3
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f003 fea0 	bl	80066a0 <HAL_GPIO_WritePin>

}
 8002960:	bf00      	nop
 8002962:	3708      	adds	r7, #8
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}

08002968 <tick_to_sec>:

float tick_to_sec(uint32_t tick){
 8002968:	b480      	push	{r7}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
	return tick/(float)1000;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	ee07 3a90 	vmov	s15, r3
 8002976:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800297a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8002994 <tick_to_sec+0x2c>
 800297e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002982:	eef0 7a66 	vmov.f32	s15, s13
}
 8002986:	eeb0 0a67 	vmov.f32	s0, s15
 800298a:	370c      	adds	r7, #12
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr
 8002994:	447a0000 	.word	0x447a0000

08002998 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002998:	b590      	push	{r4, r7, lr}
 800299a:	b087      	sub	sp, #28
 800299c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800299e:	f001 ff89 	bl	80048b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80029a2:	f000 f969 	bl	8002c78 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  __HAL_RCC_I2C1_CLK_ENABLE();
 80029a6:	2300      	movs	r3, #0
 80029a8:	603b      	str	r3, [r7, #0]
 80029aa:	4b95      	ldr	r3, [pc, #596]	; (8002c00 <main+0x268>)
 80029ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ae:	4a94      	ldr	r2, [pc, #592]	; (8002c00 <main+0x268>)
 80029b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80029b4:	6413      	str	r3, [r2, #64]	; 0x40
 80029b6:	4b92      	ldr	r3, [pc, #584]	; (8002c00 <main+0x268>)
 80029b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029be:	603b      	str	r3, [r7, #0]
 80029c0:	683b      	ldr	r3, [r7, #0]
    HAL_Delay(100);
 80029c2:	2064      	movs	r0, #100	; 0x64
 80029c4:	f001 ffe8 	bl	8004998 <HAL_Delay>
    __HAL_RCC_I2C1_FORCE_RESET();
 80029c8:	4b8d      	ldr	r3, [pc, #564]	; (8002c00 <main+0x268>)
 80029ca:	6a1b      	ldr	r3, [r3, #32]
 80029cc:	4a8c      	ldr	r2, [pc, #560]	; (8002c00 <main+0x268>)
 80029ce:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80029d2:	6213      	str	r3, [r2, #32]
    HAL_Delay(100);
 80029d4:	2064      	movs	r0, #100	; 0x64
 80029d6:	f001 ffdf 	bl	8004998 <HAL_Delay>
    __HAL_RCC_I2C1_RELEASE_RESET();
 80029da:	4b89      	ldr	r3, [pc, #548]	; (8002c00 <main+0x268>)
 80029dc:	6a1b      	ldr	r3, [r3, #32]
 80029de:	4a88      	ldr	r2, [pc, #544]	; (8002c00 <main+0x268>)
 80029e0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80029e4:	6213      	str	r3, [r2, #32]
    HAL_Delay(100);
 80029e6:	2064      	movs	r0, #100	; 0x64
 80029e8:	f001 ffd6 	bl	8004998 <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80029ec:	f7ff fe92 	bl	8002714 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80029f0:	f000 fd46 	bl	8003480 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80029f4:	f7fe fd3c 	bl	8001470 <MX_ADC1_Init>
  MX_I2C1_Init();
 80029f8:	f7ff fef4 	bl	80027e4 <MX_I2C1_Init>
  MX_TIM1_Init();
 80029fc:	f000 fb0c 	bl	8003018 <MX_TIM1_Init>
  MX_TIM3_Init();
 8002a00:	f000 fc40 	bl	8003284 <MX_TIM3_Init>
  MX_TIM2_Init();
 8002a04:	f000 fba8 	bl	8003158 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_IT(&huart1, (uint8_t *)&rx_buffer, 100);
 8002a08:	2264      	movs	r2, #100	; 0x64
 8002a0a:	497e      	ldr	r1, [pc, #504]	; (8002c04 <main+0x26c>)
 8002a0c:	487e      	ldr	r0, [pc, #504]	; (8002c08 <main+0x270>)
 8002a0e:	f007 fca3 	bl	800a358 <HAL_UARTEx_ReceiveToIdle_IT>

    //HAL_ADCEx_Calibration_Start(&hadc1);

    HAL_ADC_Start(&hadc1);
 8002a12:	487e      	ldr	r0, [pc, #504]	; (8002c0c <main+0x274>)
 8002a14:	f002 f942 	bl	8004c9c <HAL_ADC_Start>

    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002a18:	2100      	movs	r1, #0
 8002a1a:	487d      	ldr	r0, [pc, #500]	; (8002c10 <main+0x278>)
 8002a1c:	f005 ff0e 	bl	800883c <HAL_TIM_PWM_Start>

    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8002a20:	2104      	movs	r1, #4
 8002a22:	487c      	ldr	r0, [pc, #496]	; (8002c14 <main+0x27c>)
 8002a24:	f005 ff0a 	bl	800883c <HAL_TIM_PWM_Start>

    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002a28:	2108      	movs	r1, #8
 8002a2a:	487a      	ldr	r0, [pc, #488]	; (8002c14 <main+0x27c>)
 8002a2c:	f005 ff06 	bl	800883c <HAL_TIM_PWM_Start>

    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002a30:	210c      	movs	r1, #12
 8002a32:	4878      	ldr	r0, [pc, #480]	; (8002c14 <main+0x27c>)
 8002a34:	f005 ff02 	bl	800883c <HAL_TIM_PWM_Start>

    HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_SET);
 8002a38:	2201      	movs	r2, #1
 8002a3a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a3e:	4876      	ldr	r0, [pc, #472]	; (8002c18 <main+0x280>)
 8002a40:	f003 fe2e 	bl	80066a0 <HAL_GPIO_WritePin>

    atmosphere_init(&atmosphere);
 8002a44:	4875      	ldr	r0, [pc, #468]	; (8002c1c <main+0x284>)
 8002a46:	f001 fe47 	bl	80046d8 <atmosphere_init>

    rocket_init(&rocket, "1A", &altitude, &atmosphere, &accelerate, &angle, &angle_velocity);
 8002a4a:	4b75      	ldr	r3, [pc, #468]	; (8002c20 <main+0x288>)
 8002a4c:	9302      	str	r3, [sp, #8]
 8002a4e:	4b75      	ldr	r3, [pc, #468]	; (8002c24 <main+0x28c>)
 8002a50:	9301      	str	r3, [sp, #4]
 8002a52:	4b75      	ldr	r3, [pc, #468]	; (8002c28 <main+0x290>)
 8002a54:	9300      	str	r3, [sp, #0]
 8002a56:	4b71      	ldr	r3, [pc, #452]	; (8002c1c <main+0x284>)
 8002a58:	4a74      	ldr	r2, [pc, #464]	; (8002c2c <main+0x294>)
 8002a5a:	4975      	ldr	r1, [pc, #468]	; (8002c30 <main+0x298>)
 8002a5c:	4875      	ldr	r0, [pc, #468]	; (8002c34 <main+0x29c>)
 8002a5e:	f001 fdfe 	bl	800465e <rocket_init>

    if (CheckFlashData()) {
 8002a62:	f7ff fd8b 	bl	800257c <CheckFlashData>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d003      	beq.n	8002a74 <main+0xdc>
  	  ReadFromFlash(&rocket); //    Flash,   
 8002a6c:	4871      	ldr	r0, [pc, #452]	; (8002c34 <main+0x29c>)
 8002a6e:	f7ff fe25 	bl	80026bc <ReadFromFlash>
 8002a72:	e002      	b.n	8002a7a <main+0xe2>
    }
    else {
  	  delta_init(&rocket);
 8002a74:	486f      	ldr	r0, [pc, #444]	; (8002c34 <main+0x29c>)
 8002a76:	f001 fee0 	bl	800483a <delta_init>
    }

    angle_init(&angle);
 8002a7a:	486a      	ldr	r0, [pc, #424]	; (8002c24 <main+0x28c>)
 8002a7c:	f000 fd7a 	bl	8003574 <angle_init>

    angle_velocity_init(&angle_velocity);
 8002a80:	4867      	ldr	r0, [pc, #412]	; (8002c20 <main+0x288>)
 8002a82:	f000 fd8d 	bl	80035a0 <angle_velocity_init>

    PID_init(&pid);
 8002a86:	486c      	ldr	r0, [pc, #432]	; (8002c38 <main+0x2a0>)
 8002a88:	f000 ffdf 	bl	8003a4a <PID_init>

    set_PID_coefficients(&pid, Kp, Ki, Kd);
 8002a8c:	4b6b      	ldr	r3, [pc, #428]	; (8002c3c <main+0x2a4>)
 8002a8e:	edd3 7a00 	vldr	s15, [r3]
 8002a92:	4b6b      	ldr	r3, [pc, #428]	; (8002c40 <main+0x2a8>)
 8002a94:	ed93 7a00 	vldr	s14, [r3]
 8002a98:	4b6a      	ldr	r3, [pc, #424]	; (8002c44 <main+0x2ac>)
 8002a9a:	edd3 6a00 	vldr	s13, [r3]
 8002a9e:	eeb0 1a66 	vmov.f32	s2, s13
 8002aa2:	eef0 0a47 	vmov.f32	s1, s14
 8002aa6:	eeb0 0a67 	vmov.f32	s0, s15
 8002aaa:	4863      	ldr	r0, [pc, #396]	; (8002c38 <main+0x2a0>)
 8002aac:	f001 f829 	bl	8003b02 <set_PID_coefficients>

    altitude_init(&rocket);
 8002ab0:	4860      	ldr	r0, [pc, #384]	; (8002c34 <main+0x29c>)
 8002ab2:	f001 fa9f 	bl	8003ff4 <altitude_init>

    rescue_system_init(TIM1);
 8002ab6:	4864      	ldr	r0, [pc, #400]	; (8002c48 <main+0x2b0>)
 8002ab8:	f001 fdc2 	bl	8004640 <rescue_system_init>

    initGMedian(&gmedian_alt);
 8002abc:	4863      	ldr	r0, [pc, #396]	; (8002c4c <main+0x2b4>)
 8002abe:	f000 fee7 	bl	8003890 <initGMedian>

    for(int i = 0; i < 3; i++){
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	607b      	str	r3, [r7, #4]
 8002ac6:	e016      	b.n	8002af6 <main+0x15e>
  	  initGMedian(&(gmedian_a[i]));
 8002ac8:	687a      	ldr	r2, [r7, #4]
 8002aca:	4613      	mov	r3, r2
 8002acc:	005b      	lsls	r3, r3, #1
 8002ace:	4413      	add	r3, r2
 8002ad0:	011b      	lsls	r3, r3, #4
 8002ad2:	4a5f      	ldr	r2, [pc, #380]	; (8002c50 <main+0x2b8>)
 8002ad4:	4413      	add	r3, r2
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f000 feda 	bl	8003890 <initGMedian>
  	  initGMedian(&(gmedian_g[i]));
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	4613      	mov	r3, r2
 8002ae0:	005b      	lsls	r3, r3, #1
 8002ae2:	4413      	add	r3, r2
 8002ae4:	011b      	lsls	r3, r3, #4
 8002ae6:	4a5b      	ldr	r2, [pc, #364]	; (8002c54 <main+0x2bc>)
 8002ae8:	4413      	add	r3, r2
 8002aea:	4618      	mov	r0, r3
 8002aec:	f000 fed0 	bl	8003890 <initGMedian>
    for(int i = 0; i < 3; i++){
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	3301      	adds	r3, #1
 8002af4:	607b      	str	r3, [r7, #4]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2b02      	cmp	r3, #2
 8002afa:	dde5      	ble.n	8002ac8 <main+0x130>
    }

    radio_init(&radio);
 8002afc:	4856      	ldr	r0, [pc, #344]	; (8002c58 <main+0x2c0>)
 8002afe:	f001 fcb7 	bl	8004470 <radio_init>

    HAL_TIM_Base_Start_IT(&htim3);
 8002b02:	4856      	ldr	r0, [pc, #344]	; (8002c5c <main+0x2c4>)
 8002b04:	f005 fd38 	bl	8008578 <HAL_TIM_Base_Start_IT>

    HAL_Delay(500);
 8002b08:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002b0c:	f001 ff44 	bl	8004998 <HAL_Delay>
    HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 8002b10:	2200      	movs	r2, #0
 8002b12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b16:	4840      	ldr	r0, [pc, #256]	; (8002c18 <main+0x280>)
 8002b18:	f003 fdc2 	bl	80066a0 <HAL_GPIO_WritePin>
    HAL_Delay(200);
 8002b1c:	20c8      	movs	r0, #200	; 0xc8
 8002b1e:	f001 ff3b 	bl	8004998 <HAL_Delay>
    start_blink_led(led_GPIO_Port, led_Pin, 200);
 8002b22:	22c8      	movs	r2, #200	; 0xc8
 8002b24:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b28:	483b      	ldr	r0, [pc, #236]	; (8002c18 <main+0x280>)
 8002b2a:	f7ff ff01 	bl	8002930 <start_blink_led>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  get_inertia_measurement(&accelerate, &gyro);
 8002b2e:	494c      	ldr	r1, [pc, #304]	; (8002c60 <main+0x2c8>)
 8002b30:	483d      	ldr	r0, [pc, #244]	; (8002c28 <main+0x290>)
 8002b32:	f001 fb9a 	bl	800426a <get_inertia_measurement>

	  filtered_inertia_measurement(&accelerate, &gyro,gmedian_a,gmedian_g);
 8002b36:	4b47      	ldr	r3, [pc, #284]	; (8002c54 <main+0x2bc>)
 8002b38:	4a45      	ldr	r2, [pc, #276]	; (8002c50 <main+0x2b8>)
 8002b3a:	4949      	ldr	r1, [pc, #292]	; (8002c60 <main+0x2c8>)
 8002b3c:	483a      	ldr	r0, [pc, #232]	; (8002c28 <main+0x290>)
 8002b3e:	f001 fba5 	bl	800428c <filtered_inertia_measurement>

	  get_inertia_measurement_mod(&accelerate, &gyro);
 8002b42:	4947      	ldr	r1, [pc, #284]	; (8002c60 <main+0x2c8>)
 8002b44:	4838      	ldr	r0, [pc, #224]	; (8002c28 <main+0x290>)
 8002b46:	f001 fc47 	bl	80043d8 <get_inertia_measurement_mod>

	  angle_calculate(&angle, &accelerate);
 8002b4a:	4937      	ldr	r1, [pc, #220]	; (8002c28 <main+0x290>)
 8002b4c:	4835      	ldr	r0, [pc, #212]	; (8002c24 <main+0x28c>)
 8002b4e:	f000 fd53 	bl	80035f8 <angle_calculate>

	  angle_velocity_calculate(&angle_velocity, &gyro);
 8002b52:	4943      	ldr	r1, [pc, #268]	; (8002c60 <main+0x2c8>)
 8002b54:	4832      	ldr	r0, [pc, #200]	; (8002c20 <main+0x288>)
 8002b56:	f000 fe49 	bl	80037ec <angle_velocity_calculate>

	  get_altitude_measurement(&rocket);
 8002b5a:	4836      	ldr	r0, [pc, #216]	; (8002c34 <main+0x29c>)
 8002b5c:	f001 fad8 	bl	8004110 <get_altitude_measurement>

	  filtered_altitude_measurement(&rocket, &gmedian_alt);
 8002b60:	493a      	ldr	r1, [pc, #232]	; (8002c4c <main+0x2b4>)
 8002b62:	4834      	ldr	r0, [pc, #208]	; (8002c34 <main+0x29c>)
 8002b64:	f001 fafe 	bl	8004164 <filtered_altitude_measurement>

	  if(flag_irq && (HAL_GetTick() - time_irq) > btn_time)
 8002b68:	4b3e      	ldr	r3, [pc, #248]	; (8002c64 <main+0x2cc>)
 8002b6a:	781b      	ldrb	r3, [r3, #0]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d00a      	beq.n	8002b86 <main+0x1ee>
 8002b70:	f001 ff06 	bl	8004980 <HAL_GetTick>
 8002b74:	4602      	mov	r2, r0
 8002b76:	4b3c      	ldr	r3, [pc, #240]	; (8002c68 <main+0x2d0>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	1ad3      	subs	r3, r2, r3
 8002b7c:	2bc8      	cmp	r3, #200	; 0xc8
 8002b7e:	d902      	bls.n	8002b86 <main+0x1ee>
		  {
		  turn_servo(90);
 8002b80:	205a      	movs	r0, #90	; 0x5a
 8002b82:	f001 fd2d 	bl	80045e0 <turn_servo>
		  }

	  fly_control(&rocket);
 8002b86:	482b      	ldr	r0, [pc, #172]	; (8002c34 <main+0x29c>)
 8002b88:	f001 fdc8 	bl	800471c <fly_control>

	  if(rocket.activate_point){
		 //turn_servo(90);
	  }
	  rocket.time = tick_to_sec(HAL_GetTick());
 8002b8c:	f001 fef8 	bl	8004980 <HAL_GetTick>
 8002b90:	4603      	mov	r3, r0
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7ff fee8 	bl	8002968 <tick_to_sec>
 8002b98:	eef0 7a40 	vmov.f32	s15, s0
 8002b9c:	4b25      	ldr	r3, [pc, #148]	; (8002c34 <main+0x29c>)
 8002b9e:	edc3 7a07 	vstr	s15, [r3, #28]
	  rocket.battery_voltage = get_mcu_voltage();
 8002ba2:	f001 fc39 	bl	8004418 <get_mcu_voltage>
 8002ba6:	eef0 7a40 	vmov.f32	s15, s0
 8002baa:	4b22      	ldr	r3, [pc, #136]	; (8002c34 <main+0x29c>)
 8002bac:	edc3 7a06 	vstr	s15, [r3, #24]

	  if(PID_WORK == true){
 8002bb0:	4b2e      	ldr	r3, [pc, #184]	; (8002c6c <main+0x2d4>)
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d00b      	beq.n	8002bd0 <main+0x238>
		  get_PID_out(&pid, &angle, &angle_velocity, set_data);
 8002bb8:	4b2d      	ldr	r3, [pc, #180]	; (8002c70 <main+0x2d8>)
 8002bba:	4a19      	ldr	r2, [pc, #100]	; (8002c20 <main+0x288>)
 8002bbc:	4919      	ldr	r1, [pc, #100]	; (8002c24 <main+0x28c>)
 8002bbe:	481e      	ldr	r0, [pc, #120]	; (8002c38 <main+0x2a0>)
 8002bc0:	f001 f838 	bl	8003c34 <get_PID_out>
		  set_pwm(&pid);
 8002bc4:	481c      	ldr	r0, [pc, #112]	; (8002c38 <main+0x2a0>)
 8002bc6:	f001 f9d8 	bl	8003f7a <set_pwm>
		  PID_WORK = false;
 8002bca:	4b28      	ldr	r3, [pc, #160]	; (8002c6c <main+0x2d4>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	701a      	strb	r2, [r3, #0]
	  }

	  if(HAL_GetTick() - time > Hz_to_ms(radio.frequency_data_transmission)){
 8002bd0:	f001 fed6 	bl	8004980 <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	4b27      	ldr	r3, [pc, #156]	; (8002c74 <main+0x2dc>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	1ad4      	subs	r4, r2, r3
 8002bdc:	4b1e      	ldr	r3, [pc, #120]	; (8002c58 <main+0x2c0>)
 8002bde:	885b      	ldrh	r3, [r3, #2]
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7ff fb33 	bl	800224c <Hz_to_ms>
 8002be6:	4603      	mov	r3, r0
 8002be8:	429c      	cmp	r4, r3
 8002bea:	d9a0      	bls.n	8002b2e <main+0x196>
		  time = HAL_GetTick();
 8002bec:	f001 fec8 	bl	8004980 <HAL_GetTick>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	4a20      	ldr	r2, [pc, #128]	; (8002c74 <main+0x2dc>)
 8002bf4:	6013      	str	r3, [r2, #0]

		  transmit_data(&rocket, &radio);
 8002bf6:	4918      	ldr	r1, [pc, #96]	; (8002c58 <main+0x2c0>)
 8002bf8:	480e      	ldr	r0, [pc, #56]	; (8002c34 <main+0x29c>)
 8002bfa:	f001 fc49 	bl	8004490 <transmit_data>
	  get_inertia_measurement(&accelerate, &gyro);
 8002bfe:	e796      	b.n	8002b2e <main+0x196>
 8002c00:	40023800 	.word	0x40023800
 8002c04:	20000558 	.word	0x20000558
 8002c08:	200006b0 	.word	0x200006b0
 8002c0c:	20000210 	.word	0x20000210
 8002c10:	200005d8 	.word	0x200005d8
 8002c14:	20000620 	.word	0x20000620
 8002c18:	40020800 	.word	0x40020800
 8002c1c:	200002dc 	.word	0x200002dc
 8002c20:	200004a4 	.word	0x200004a4
 8002c24:	2000048c 	.word	0x2000048c
 8002c28:	20000300 	.word	0x20000300
 8002c2c:	200002f4 	.word	0x200002f4
 8002c30:	08010a74 	.word	0x08010a74
 8002c34:	200002ac 	.word	0x200002ac
 8002c38:	200004bc 	.word	0x200004bc
 8002c3c:	20000000 	.word	0x20000000
 8002c40:	20000004 	.word	0x20000004
 8002c44:	20000554 	.word	0x20000554
 8002c48:	40010000 	.word	0x40010000
 8002c4c:	2000045c 	.word	0x2000045c
 8002c50:	2000033c 	.word	0x2000033c
 8002c54:	200003cc 	.word	0x200003cc
 8002c58:	20000338 	.word	0x20000338
 8002c5c:	20000668 	.word	0x20000668
 8002c60:	2000031c 	.word	0x2000031c
 8002c64:	200005bc 	.word	0x200005bc
 8002c68:	200005c0 	.word	0x200005c0
 8002c6c:	200005c8 	.word	0x200005c8
 8002c70:	200005cc 	.word	0x200005cc
 8002c74:	200005c4 	.word	0x200005c4

08002c78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b094      	sub	sp, #80	; 0x50
 8002c7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c7e:	f107 0320 	add.w	r3, r7, #32
 8002c82:	2230      	movs	r2, #48	; 0x30
 8002c84:	2100      	movs	r1, #0
 8002c86:	4618      	mov	r0, r3
 8002c88:	f008 fba6 	bl	800b3d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c8c:	f107 030c 	add.w	r3, r7, #12
 8002c90:	2200      	movs	r2, #0
 8002c92:	601a      	str	r2, [r3, #0]
 8002c94:	605a      	str	r2, [r3, #4]
 8002c96:	609a      	str	r2, [r3, #8]
 8002c98:	60da      	str	r2, [r3, #12]
 8002c9a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	60bb      	str	r3, [r7, #8]
 8002ca0:	4b22      	ldr	r3, [pc, #136]	; (8002d2c <SystemClock_Config+0xb4>)
 8002ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca4:	4a21      	ldr	r2, [pc, #132]	; (8002d2c <SystemClock_Config+0xb4>)
 8002ca6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002caa:	6413      	str	r3, [r2, #64]	; 0x40
 8002cac:	4b1f      	ldr	r3, [pc, #124]	; (8002d2c <SystemClock_Config+0xb4>)
 8002cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cb4:	60bb      	str	r3, [r7, #8]
 8002cb6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002cb8:	2300      	movs	r3, #0
 8002cba:	607b      	str	r3, [r7, #4]
 8002cbc:	4b1c      	ldr	r3, [pc, #112]	; (8002d30 <SystemClock_Config+0xb8>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a1b      	ldr	r2, [pc, #108]	; (8002d30 <SystemClock_Config+0xb8>)
 8002cc2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002cc6:	6013      	str	r3, [r2, #0]
 8002cc8:	4b19      	ldr	r3, [pc, #100]	; (8002d30 <SystemClock_Config+0xb8>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002cd0:	607b      	str	r3, [r7, #4]
 8002cd2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002cd4:	2302      	movs	r3, #2
 8002cd6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002cdc:	2310      	movs	r3, #16
 8002cde:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ce4:	f107 0320 	add.w	r3, r7, #32
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f004 fdcf 	bl	800788c <HAL_RCC_OscConfig>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d001      	beq.n	8002cf8 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8002cf4:	f000 f83a 	bl	8002d6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002cf8:	230f      	movs	r3, #15
 8002cfa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d00:	2300      	movs	r3, #0
 8002d02:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002d04:	2300      	movs	r3, #0
 8002d06:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002d0c:	f107 030c 	add.w	r3, r7, #12
 8002d10:	2100      	movs	r1, #0
 8002d12:	4618      	mov	r0, r3
 8002d14:	f005 f8e2 	bl	8007edc <HAL_RCC_ClockConfig>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d001      	beq.n	8002d22 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8002d1e:	f000 f825 	bl	8002d6c <Error_Handler>
  }
}
 8002d22:	bf00      	nop
 8002d24:	3750      	adds	r7, #80	; 0x50
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	40023800 	.word	0x40023800
 8002d30:	40007000 	.word	0x40007000

08002d34 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == btn_Pin){
 8002d3e:	88fb      	ldrh	r3, [r7, #6]
 8002d40:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d44:	d10a      	bne.n	8002d5c <HAL_GPIO_EXTI_Callback+0x28>
  	  HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);  //       
 8002d46:	2028      	movs	r0, #40	; 0x28
 8002d48:	f002 fc66 	bl	8005618 <HAL_NVIC_DisableIRQ>
  	  flag_irq = 1;							// 
 8002d4c:	4b05      	ldr	r3, [pc, #20]	; (8002d64 <HAL_GPIO_EXTI_Callback+0x30>)
 8002d4e:	2201      	movs	r2, #1
 8002d50:	701a      	strb	r2, [r3, #0]
  	  time_irq = HAL_GetTick();				//  
 8002d52:	f001 fe15 	bl	8004980 <HAL_GetTick>
 8002d56:	4603      	mov	r3, r0
 8002d58:	4a03      	ldr	r2, [pc, #12]	; (8002d68 <HAL_GPIO_EXTI_Callback+0x34>)
 8002d5a:	6013      	str	r3, [r2, #0]
    }
}
 8002d5c:	bf00      	nop
 8002d5e:	3708      	adds	r7, #8
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	200005bc 	.word	0x200005bc
 8002d68:	200005c0 	.word	0x200005c0

08002d6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002d70:	b672      	cpsid	i
}
 8002d72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d74:	e7fe      	b.n	8002d74 <Error_Handler+0x8>

08002d76 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8002d76:	b480      	push	{r7}
 8002d78:	b083      	sub	sp, #12
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
 8002d7e:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8002d80:	bf00      	nop
 8002d82:	370c      	adds	r7, #12
 8002d84:	46bd      	mov	sp, r7
 8002d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8a:	4770      	bx	lr

08002d8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d92:	2300      	movs	r3, #0
 8002d94:	607b      	str	r3, [r7, #4]
 8002d96:	4b10      	ldr	r3, [pc, #64]	; (8002dd8 <HAL_MspInit+0x4c>)
 8002d98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d9a:	4a0f      	ldr	r2, [pc, #60]	; (8002dd8 <HAL_MspInit+0x4c>)
 8002d9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002da0:	6453      	str	r3, [r2, #68]	; 0x44
 8002da2:	4b0d      	ldr	r3, [pc, #52]	; (8002dd8 <HAL_MspInit+0x4c>)
 8002da4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002daa:	607b      	str	r3, [r7, #4]
 8002dac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dae:	2300      	movs	r3, #0
 8002db0:	603b      	str	r3, [r7, #0]
 8002db2:	4b09      	ldr	r3, [pc, #36]	; (8002dd8 <HAL_MspInit+0x4c>)
 8002db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db6:	4a08      	ldr	r2, [pc, #32]	; (8002dd8 <HAL_MspInit+0x4c>)
 8002db8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dbc:	6413      	str	r3, [r2, #64]	; 0x40
 8002dbe:	4b06      	ldr	r3, [pc, #24]	; (8002dd8 <HAL_MspInit+0x4c>)
 8002dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dc6:	603b      	str	r3, [r7, #0]
 8002dc8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dca:	bf00      	nop
 8002dcc:	370c      	adds	r7, #12
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr
 8002dd6:	bf00      	nop
 8002dd8:	40023800 	.word	0x40023800

08002ddc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002de0:	e7fe      	b.n	8002de0 <NMI_Handler+0x4>

08002de2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002de2:	b480      	push	{r7}
 8002de4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002de6:	e7fe      	b.n	8002de6 <HardFault_Handler+0x4>

08002de8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002dec:	e7fe      	b.n	8002dec <MemManage_Handler+0x4>

08002dee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002dee:	b480      	push	{r7}
 8002df0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002df2:	e7fe      	b.n	8002df2 <BusFault_Handler+0x4>

08002df4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002df8:	e7fe      	b.n	8002df8 <UsageFault_Handler+0x4>

08002dfa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002dfa:	b480      	push	{r7}
 8002dfc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002dfe:	bf00      	nop
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr

08002e08 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e0c:	bf00      	nop
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr

08002e16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e16:	b480      	push	{r7}
 8002e18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e1a:	bf00      	nop
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e28:	f001 fd96 	bl	8004958 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e2c:	bf00      	nop
 8002e2e:	bd80      	pop	{r7, pc}

08002e30 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002e34:	4802      	ldr	r0, [pc, #8]	; (8002e40 <TIM3_IRQHandler+0x10>)
 8002e36:	f005 fe2d 	bl	8008a94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002e3a:	bf00      	nop
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	20000668 	.word	0x20000668

08002e44 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002e48:	4802      	ldr	r0, [pc, #8]	; (8002e54 <USART1_IRQHandler+0x10>)
 8002e4a:	f007 faeb 	bl	800a424 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002e4e:	bf00      	nop
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	200006b0 	.word	0x200006b0

08002e58 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(btn_Pin);
 8002e5c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002e60:	f003 fc50 	bl	8006704 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002e64:	bf00      	nop
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	af00      	add	r7, sp, #0
  return 1;
 8002e6c:	2301      	movs	r3, #1
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr

08002e78 <_kill>:

int _kill(int pid, int sig)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002e82:	f008 fa7f 	bl	800b384 <__errno>
 8002e86:	4603      	mov	r3, r0
 8002e88:	2216      	movs	r2, #22
 8002e8a:	601a      	str	r2, [r3, #0]
  return -1;
 8002e8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3708      	adds	r7, #8
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}

08002e98 <_exit>:

void _exit (int status)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b082      	sub	sp, #8
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002ea0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ea4:	6878      	ldr	r0, [r7, #4]
 8002ea6:	f7ff ffe7 	bl	8002e78 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002eaa:	e7fe      	b.n	8002eaa <_exit+0x12>

08002eac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b086      	sub	sp, #24
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002eb8:	2300      	movs	r3, #0
 8002eba:	617b      	str	r3, [r7, #20]
 8002ebc:	e00a      	b.n	8002ed4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002ebe:	f3af 8000 	nop.w
 8002ec2:	4601      	mov	r1, r0
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	1c5a      	adds	r2, r3, #1
 8002ec8:	60ba      	str	r2, [r7, #8]
 8002eca:	b2ca      	uxtb	r2, r1
 8002ecc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	3301      	adds	r3, #1
 8002ed2:	617b      	str	r3, [r7, #20]
 8002ed4:	697a      	ldr	r2, [r7, #20]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	dbf0      	blt.n	8002ebe <_read+0x12>
  }

  return len;
 8002edc:	687b      	ldr	r3, [r7, #4]
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3718      	adds	r7, #24
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}

08002ee6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002ee6:	b580      	push	{r7, lr}
 8002ee8:	b086      	sub	sp, #24
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	60f8      	str	r0, [r7, #12]
 8002eee:	60b9      	str	r1, [r7, #8]
 8002ef0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	617b      	str	r3, [r7, #20]
 8002ef6:	e009      	b.n	8002f0c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	1c5a      	adds	r2, r3, #1
 8002efc:	60ba      	str	r2, [r7, #8]
 8002efe:	781b      	ldrb	r3, [r3, #0]
 8002f00:	4618      	mov	r0, r3
 8002f02:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	3301      	adds	r3, #1
 8002f0a:	617b      	str	r3, [r7, #20]
 8002f0c:	697a      	ldr	r2, [r7, #20]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	429a      	cmp	r2, r3
 8002f12:	dbf1      	blt.n	8002ef8 <_write+0x12>
  }
  return len;
 8002f14:	687b      	ldr	r3, [r7, #4]
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3718      	adds	r7, #24
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}

08002f1e <_close>:

int _close(int file)
{
 8002f1e:	b480      	push	{r7}
 8002f20:	b083      	sub	sp, #12
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002f26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	370c      	adds	r7, #12
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr

08002f36 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f36:	b480      	push	{r7}
 8002f38:	b083      	sub	sp, #12
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	6078      	str	r0, [r7, #4]
 8002f3e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f46:	605a      	str	r2, [r3, #4]
  return 0;
 8002f48:	2300      	movs	r3, #0
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	370c      	adds	r7, #12
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr

08002f56 <_isatty>:

int _isatty(int file)
{
 8002f56:	b480      	push	{r7}
 8002f58:	b083      	sub	sp, #12
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002f5e:	2301      	movs	r3, #1
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	370c      	adds	r7, #12
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr

08002f6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b085      	sub	sp, #20
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	60f8      	str	r0, [r7, #12]
 8002f74:	60b9      	str	r1, [r7, #8]
 8002f76:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002f78:	2300      	movs	r3, #0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3714      	adds	r7, #20
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
	...

08002f88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b086      	sub	sp, #24
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f90:	4a14      	ldr	r2, [pc, #80]	; (8002fe4 <_sbrk+0x5c>)
 8002f92:	4b15      	ldr	r3, [pc, #84]	; (8002fe8 <_sbrk+0x60>)
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f9c:	4b13      	ldr	r3, [pc, #76]	; (8002fec <_sbrk+0x64>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d102      	bne.n	8002faa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002fa4:	4b11      	ldr	r3, [pc, #68]	; (8002fec <_sbrk+0x64>)
 8002fa6:	4a12      	ldr	r2, [pc, #72]	; (8002ff0 <_sbrk+0x68>)
 8002fa8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002faa:	4b10      	ldr	r3, [pc, #64]	; (8002fec <_sbrk+0x64>)
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4413      	add	r3, r2
 8002fb2:	693a      	ldr	r2, [r7, #16]
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d207      	bcs.n	8002fc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002fb8:	f008 f9e4 	bl	800b384 <__errno>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	220c      	movs	r2, #12
 8002fc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002fc2:	f04f 33ff 	mov.w	r3, #4294967295
 8002fc6:	e009      	b.n	8002fdc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002fc8:	4b08      	ldr	r3, [pc, #32]	; (8002fec <_sbrk+0x64>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002fce:	4b07      	ldr	r3, [pc, #28]	; (8002fec <_sbrk+0x64>)
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	4413      	add	r3, r2
 8002fd6:	4a05      	ldr	r2, [pc, #20]	; (8002fec <_sbrk+0x64>)
 8002fd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002fda:	68fb      	ldr	r3, [r7, #12]
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3718      	adds	r7, #24
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	20020000 	.word	0x20020000
 8002fe8:	00000400 	.word	0x00000400
 8002fec:	200005d4 	.word	0x200005d4
 8002ff0:	20000868 	.word	0x20000868

08002ff4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ff8:	4b06      	ldr	r3, [pc, #24]	; (8003014 <SystemInit+0x20>)
 8002ffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ffe:	4a05      	ldr	r2, [pc, #20]	; (8003014 <SystemInit+0x20>)
 8003000:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003004:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003008:	bf00      	nop
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr
 8003012:	bf00      	nop
 8003014:	e000ed00 	.word	0xe000ed00

08003018 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b096      	sub	sp, #88	; 0x58
 800301c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800301e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003022:	2200      	movs	r2, #0
 8003024:	601a      	str	r2, [r3, #0]
 8003026:	605a      	str	r2, [r3, #4]
 8003028:	609a      	str	r2, [r3, #8]
 800302a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800302c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003030:	2200      	movs	r2, #0
 8003032:	601a      	str	r2, [r3, #0]
 8003034:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003036:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800303a:	2200      	movs	r2, #0
 800303c:	601a      	str	r2, [r3, #0]
 800303e:	605a      	str	r2, [r3, #4]
 8003040:	609a      	str	r2, [r3, #8]
 8003042:	60da      	str	r2, [r3, #12]
 8003044:	611a      	str	r2, [r3, #16]
 8003046:	615a      	str	r2, [r3, #20]
 8003048:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800304a:	1d3b      	adds	r3, r7, #4
 800304c:	2220      	movs	r2, #32
 800304e:	2100      	movs	r1, #0
 8003050:	4618      	mov	r0, r3
 8003052:	f008 f9c1 	bl	800b3d8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003056:	4b3e      	ldr	r3, [pc, #248]	; (8003150 <MX_TIM1_Init+0x138>)
 8003058:	4a3e      	ldr	r2, [pc, #248]	; (8003154 <MX_TIM1_Init+0x13c>)
 800305a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15;
 800305c:	4b3c      	ldr	r3, [pc, #240]	; (8003150 <MX_TIM1_Init+0x138>)
 800305e:	220f      	movs	r2, #15
 8003060:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003062:	4b3b      	ldr	r3, [pc, #236]	; (8003150 <MX_TIM1_Init+0x138>)
 8003064:	2200      	movs	r2, #0
 8003066:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 8003068:	4b39      	ldr	r3, [pc, #228]	; (8003150 <MX_TIM1_Init+0x138>)
 800306a:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800306e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003070:	4b37      	ldr	r3, [pc, #220]	; (8003150 <MX_TIM1_Init+0x138>)
 8003072:	2200      	movs	r2, #0
 8003074:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003076:	4b36      	ldr	r3, [pc, #216]	; (8003150 <MX_TIM1_Init+0x138>)
 8003078:	2200      	movs	r2, #0
 800307a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800307c:	4b34      	ldr	r3, [pc, #208]	; (8003150 <MX_TIM1_Init+0x138>)
 800307e:	2280      	movs	r2, #128	; 0x80
 8003080:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003082:	4833      	ldr	r0, [pc, #204]	; (8003150 <MX_TIM1_Init+0x138>)
 8003084:	f005 f9b2 	bl	80083ec <HAL_TIM_Base_Init>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d001      	beq.n	8003092 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800308e:	f7ff fe6d 	bl	8002d6c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003092:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003096:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003098:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800309c:	4619      	mov	r1, r3
 800309e:	482c      	ldr	r0, [pc, #176]	; (8003150 <MX_TIM1_Init+0x138>)
 80030a0:	f005 ffa6 	bl	8008ff0 <HAL_TIM_ConfigClockSource>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d001      	beq.n	80030ae <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80030aa:	f7ff fe5f 	bl	8002d6c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80030ae:	4828      	ldr	r0, [pc, #160]	; (8003150 <MX_TIM1_Init+0x138>)
 80030b0:	f005 faf4 	bl	800869c <HAL_TIM_PWM_Init>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d001      	beq.n	80030be <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80030ba:	f7ff fe57 	bl	8002d6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030be:	2300      	movs	r3, #0
 80030c0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030c2:	2300      	movs	r3, #0
 80030c4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80030c6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80030ca:	4619      	mov	r1, r3
 80030cc:	4820      	ldr	r0, [pc, #128]	; (8003150 <MX_TIM1_Init+0x138>)
 80030ce:	f006 fe63 	bl	8009d98 <HAL_TIMEx_MasterConfigSynchronization>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d001      	beq.n	80030dc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80030d8:	f7ff fe48 	bl	8002d6c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80030dc:	2360      	movs	r3, #96	; 0x60
 80030de:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80030e0:	2300      	movs	r3, #0
 80030e2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80030e4:	2300      	movs	r3, #0
 80030e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80030e8:	2300      	movs	r3, #0
 80030ea:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80030ec:	2300      	movs	r3, #0
 80030ee:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80030f0:	2300      	movs	r3, #0
 80030f2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80030f4:	2300      	movs	r3, #0
 80030f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80030f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030fc:	2200      	movs	r2, #0
 80030fe:	4619      	mov	r1, r3
 8003100:	4813      	ldr	r0, [pc, #76]	; (8003150 <MX_TIM1_Init+0x138>)
 8003102:	f005 fdcf 	bl	8008ca4 <HAL_TIM_PWM_ConfigChannel>
 8003106:	4603      	mov	r3, r0
 8003108:	2b00      	cmp	r3, #0
 800310a:	d001      	beq.n	8003110 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800310c:	f7ff fe2e 	bl	8002d6c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003110:	2300      	movs	r3, #0
 8003112:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003114:	2300      	movs	r3, #0
 8003116:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003118:	2300      	movs	r3, #0
 800311a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800311c:	2300      	movs	r3, #0
 800311e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003120:	2300      	movs	r3, #0
 8003122:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003124:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003128:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800312a:	2300      	movs	r3, #0
 800312c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800312e:	1d3b      	adds	r3, r7, #4
 8003130:	4619      	mov	r1, r3
 8003132:	4807      	ldr	r0, [pc, #28]	; (8003150 <MX_TIM1_Init+0x138>)
 8003134:	f006 feee 	bl	8009f14 <HAL_TIMEx_ConfigBreakDeadTime>
 8003138:	4603      	mov	r3, r0
 800313a:	2b00      	cmp	r3, #0
 800313c:	d001      	beq.n	8003142 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 800313e:	f7ff fe15 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003142:	4803      	ldr	r0, [pc, #12]	; (8003150 <MX_TIM1_Init+0x138>)
 8003144:	f000 f93e 	bl	80033c4 <HAL_TIM_MspPostInit>

}
 8003148:	bf00      	nop
 800314a:	3758      	adds	r7, #88	; 0x58
 800314c:	46bd      	mov	sp, r7
 800314e:	bd80      	pop	{r7, pc}
 8003150:	200005d8 	.word	0x200005d8
 8003154:	40010000 	.word	0x40010000

08003158 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b08e      	sub	sp, #56	; 0x38
 800315c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800315e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003162:	2200      	movs	r2, #0
 8003164:	601a      	str	r2, [r3, #0]
 8003166:	605a      	str	r2, [r3, #4]
 8003168:	609a      	str	r2, [r3, #8]
 800316a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800316c:	f107 0320 	add.w	r3, r7, #32
 8003170:	2200      	movs	r2, #0
 8003172:	601a      	str	r2, [r3, #0]
 8003174:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003176:	1d3b      	adds	r3, r7, #4
 8003178:	2200      	movs	r2, #0
 800317a:	601a      	str	r2, [r3, #0]
 800317c:	605a      	str	r2, [r3, #4]
 800317e:	609a      	str	r2, [r3, #8]
 8003180:	60da      	str	r2, [r3, #12]
 8003182:	611a      	str	r2, [r3, #16]
 8003184:	615a      	str	r2, [r3, #20]
 8003186:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003188:	4b3d      	ldr	r3, [pc, #244]	; (8003280 <MX_TIM2_Init+0x128>)
 800318a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800318e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 8003190:	4b3b      	ldr	r3, [pc, #236]	; (8003280 <MX_TIM2_Init+0x128>)
 8003192:	220f      	movs	r2, #15
 8003194:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003196:	4b3a      	ldr	r3, [pc, #232]	; (8003280 <MX_TIM2_Init+0x128>)
 8003198:	2200      	movs	r2, #0
 800319a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 800319c:	4b38      	ldr	r3, [pc, #224]	; (8003280 <MX_TIM2_Init+0x128>)
 800319e:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80031a2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031a4:	4b36      	ldr	r3, [pc, #216]	; (8003280 <MX_TIM2_Init+0x128>)
 80031a6:	2200      	movs	r2, #0
 80031a8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80031aa:	4b35      	ldr	r3, [pc, #212]	; (8003280 <MX_TIM2_Init+0x128>)
 80031ac:	2280      	movs	r2, #128	; 0x80
 80031ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80031b0:	4833      	ldr	r0, [pc, #204]	; (8003280 <MX_TIM2_Init+0x128>)
 80031b2:	f005 f91b 	bl	80083ec <HAL_TIM_Base_Init>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d001      	beq.n	80031c0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80031bc:	f7ff fdd6 	bl	8002d6c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031c4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80031c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80031ca:	4619      	mov	r1, r3
 80031cc:	482c      	ldr	r0, [pc, #176]	; (8003280 <MX_TIM2_Init+0x128>)
 80031ce:	f005 ff0f 	bl	8008ff0 <HAL_TIM_ConfigClockSource>
 80031d2:	4603      	mov	r3, r0
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d001      	beq.n	80031dc <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80031d8:	f7ff fdc8 	bl	8002d6c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80031dc:	4828      	ldr	r0, [pc, #160]	; (8003280 <MX_TIM2_Init+0x128>)
 80031de:	f005 fa5d 	bl	800869c <HAL_TIM_PWM_Init>
 80031e2:	4603      	mov	r3, r0
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d001      	beq.n	80031ec <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80031e8:	f7ff fdc0 	bl	8002d6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031ec:	2300      	movs	r3, #0
 80031ee:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031f0:	2300      	movs	r3, #0
 80031f2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80031f4:	f107 0320 	add.w	r3, r7, #32
 80031f8:	4619      	mov	r1, r3
 80031fa:	4821      	ldr	r0, [pc, #132]	; (8003280 <MX_TIM2_Init+0x128>)
 80031fc:	f006 fdcc 	bl	8009d98 <HAL_TIMEx_MasterConfigSynchronization>
 8003200:	4603      	mov	r3, r0
 8003202:	2b00      	cmp	r3, #0
 8003204:	d001      	beq.n	800320a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8003206:	f7ff fdb1 	bl	8002d6c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800320a:	2360      	movs	r3, #96	; 0x60
 800320c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800320e:	2300      	movs	r3, #0
 8003210:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003212:	2300      	movs	r3, #0
 8003214:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003216:	2300      	movs	r3, #0
 8003218:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800321a:	1d3b      	adds	r3, r7, #4
 800321c:	2200      	movs	r2, #0
 800321e:	4619      	mov	r1, r3
 8003220:	4817      	ldr	r0, [pc, #92]	; (8003280 <MX_TIM2_Init+0x128>)
 8003222:	f005 fd3f 	bl	8008ca4 <HAL_TIM_PWM_ConfigChannel>
 8003226:	4603      	mov	r3, r0
 8003228:	2b00      	cmp	r3, #0
 800322a:	d001      	beq.n	8003230 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800322c:	f7ff fd9e 	bl	8002d6c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003230:	1d3b      	adds	r3, r7, #4
 8003232:	2204      	movs	r2, #4
 8003234:	4619      	mov	r1, r3
 8003236:	4812      	ldr	r0, [pc, #72]	; (8003280 <MX_TIM2_Init+0x128>)
 8003238:	f005 fd34 	bl	8008ca4 <HAL_TIM_PWM_ConfigChannel>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d001      	beq.n	8003246 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8003242:	f7ff fd93 	bl	8002d6c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003246:	1d3b      	adds	r3, r7, #4
 8003248:	2208      	movs	r2, #8
 800324a:	4619      	mov	r1, r3
 800324c:	480c      	ldr	r0, [pc, #48]	; (8003280 <MX_TIM2_Init+0x128>)
 800324e:	f005 fd29 	bl	8008ca4 <HAL_TIM_PWM_ConfigChannel>
 8003252:	4603      	mov	r3, r0
 8003254:	2b00      	cmp	r3, #0
 8003256:	d001      	beq.n	800325c <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8003258:	f7ff fd88 	bl	8002d6c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800325c:	1d3b      	adds	r3, r7, #4
 800325e:	220c      	movs	r2, #12
 8003260:	4619      	mov	r1, r3
 8003262:	4807      	ldr	r0, [pc, #28]	; (8003280 <MX_TIM2_Init+0x128>)
 8003264:	f005 fd1e 	bl	8008ca4 <HAL_TIM_PWM_ConfigChannel>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 800326e:	f7ff fd7d 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003272:	4803      	ldr	r0, [pc, #12]	; (8003280 <MX_TIM2_Init+0x128>)
 8003274:	f000 f8a6 	bl	80033c4 <HAL_TIM_MspPostInit>

}
 8003278:	bf00      	nop
 800327a:	3738      	adds	r7, #56	; 0x38
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}
 8003280:	20000620 	.word	0x20000620

08003284 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b086      	sub	sp, #24
 8003288:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800328a:	f107 0308 	add.w	r3, r7, #8
 800328e:	2200      	movs	r2, #0
 8003290:	601a      	str	r2, [r3, #0]
 8003292:	605a      	str	r2, [r3, #4]
 8003294:	609a      	str	r2, [r3, #8]
 8003296:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003298:	463b      	mov	r3, r7
 800329a:	2200      	movs	r2, #0
 800329c:	601a      	str	r2, [r3, #0]
 800329e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80032a0:	4b1d      	ldr	r3, [pc, #116]	; (8003318 <MX_TIM3_Init+0x94>)
 80032a2:	4a1e      	ldr	r2, [pc, #120]	; (800331c <MX_TIM3_Init+0x98>)
 80032a4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 80032a6:	4b1c      	ldr	r3, [pc, #112]	; (8003318 <MX_TIM3_Init+0x94>)
 80032a8:	220f      	movs	r2, #15
 80032aa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032ac:	4b1a      	ldr	r3, [pc, #104]	; (8003318 <MX_TIM3_Init+0x94>)
 80032ae:	2200      	movs	r2, #0
 80032b0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 80032b2:	4b19      	ldr	r3, [pc, #100]	; (8003318 <MX_TIM3_Init+0x94>)
 80032b4:	f242 720f 	movw	r2, #9999	; 0x270f
 80032b8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032ba:	4b17      	ldr	r3, [pc, #92]	; (8003318 <MX_TIM3_Init+0x94>)
 80032bc:	2200      	movs	r2, #0
 80032be:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80032c0:	4b15      	ldr	r3, [pc, #84]	; (8003318 <MX_TIM3_Init+0x94>)
 80032c2:	2280      	movs	r2, #128	; 0x80
 80032c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80032c6:	4814      	ldr	r0, [pc, #80]	; (8003318 <MX_TIM3_Init+0x94>)
 80032c8:	f005 f890 	bl	80083ec <HAL_TIM_Base_Init>
 80032cc:	4603      	mov	r3, r0
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d001      	beq.n	80032d6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80032d2:	f7ff fd4b 	bl	8002d6c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032da:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80032dc:	f107 0308 	add.w	r3, r7, #8
 80032e0:	4619      	mov	r1, r3
 80032e2:	480d      	ldr	r0, [pc, #52]	; (8003318 <MX_TIM3_Init+0x94>)
 80032e4:	f005 fe84 	bl	8008ff0 <HAL_TIM_ConfigClockSource>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d001      	beq.n	80032f2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80032ee:	f7ff fd3d 	bl	8002d6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032f2:	2300      	movs	r3, #0
 80032f4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032f6:	2300      	movs	r3, #0
 80032f8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80032fa:	463b      	mov	r3, r7
 80032fc:	4619      	mov	r1, r3
 80032fe:	4806      	ldr	r0, [pc, #24]	; (8003318 <MX_TIM3_Init+0x94>)
 8003300:	f006 fd4a 	bl	8009d98 <HAL_TIMEx_MasterConfigSynchronization>
 8003304:	4603      	mov	r3, r0
 8003306:	2b00      	cmp	r3, #0
 8003308:	d001      	beq.n	800330e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800330a:	f7ff fd2f 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800330e:	bf00      	nop
 8003310:	3718      	adds	r7, #24
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	20000668 	.word	0x20000668
 800331c:	40000400 	.word	0x40000400

08003320 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b086      	sub	sp, #24
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a22      	ldr	r2, [pc, #136]	; (80033b8 <HAL_TIM_Base_MspInit+0x98>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d10e      	bne.n	8003350 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003332:	2300      	movs	r3, #0
 8003334:	617b      	str	r3, [r7, #20]
 8003336:	4b21      	ldr	r3, [pc, #132]	; (80033bc <HAL_TIM_Base_MspInit+0x9c>)
 8003338:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800333a:	4a20      	ldr	r2, [pc, #128]	; (80033bc <HAL_TIM_Base_MspInit+0x9c>)
 800333c:	f043 0301 	orr.w	r3, r3, #1
 8003340:	6453      	str	r3, [r2, #68]	; 0x44
 8003342:	4b1e      	ldr	r3, [pc, #120]	; (80033bc <HAL_TIM_Base_MspInit+0x9c>)
 8003344:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003346:	f003 0301 	and.w	r3, r3, #1
 800334a:	617b      	str	r3, [r7, #20]
 800334c:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800334e:	e02e      	b.n	80033ae <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM2)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003358:	d10e      	bne.n	8003378 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800335a:	2300      	movs	r3, #0
 800335c:	613b      	str	r3, [r7, #16]
 800335e:	4b17      	ldr	r3, [pc, #92]	; (80033bc <HAL_TIM_Base_MspInit+0x9c>)
 8003360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003362:	4a16      	ldr	r2, [pc, #88]	; (80033bc <HAL_TIM_Base_MspInit+0x9c>)
 8003364:	f043 0301 	orr.w	r3, r3, #1
 8003368:	6413      	str	r3, [r2, #64]	; 0x40
 800336a:	4b14      	ldr	r3, [pc, #80]	; (80033bc <HAL_TIM_Base_MspInit+0x9c>)
 800336c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336e:	f003 0301 	and.w	r3, r3, #1
 8003372:	613b      	str	r3, [r7, #16]
 8003374:	693b      	ldr	r3, [r7, #16]
}
 8003376:	e01a      	b.n	80033ae <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM3)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a10      	ldr	r2, [pc, #64]	; (80033c0 <HAL_TIM_Base_MspInit+0xa0>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d115      	bne.n	80033ae <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003382:	2300      	movs	r3, #0
 8003384:	60fb      	str	r3, [r7, #12]
 8003386:	4b0d      	ldr	r3, [pc, #52]	; (80033bc <HAL_TIM_Base_MspInit+0x9c>)
 8003388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800338a:	4a0c      	ldr	r2, [pc, #48]	; (80033bc <HAL_TIM_Base_MspInit+0x9c>)
 800338c:	f043 0302 	orr.w	r3, r3, #2
 8003390:	6413      	str	r3, [r2, #64]	; 0x40
 8003392:	4b0a      	ldr	r3, [pc, #40]	; (80033bc <HAL_TIM_Base_MspInit+0x9c>)
 8003394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003396:	f003 0302 	and.w	r3, r3, #2
 800339a:	60fb      	str	r3, [r7, #12]
 800339c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800339e:	2200      	movs	r2, #0
 80033a0:	2100      	movs	r1, #0
 80033a2:	201d      	movs	r0, #29
 80033a4:	f002 f8f4 	bl	8005590 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80033a8:	201d      	movs	r0, #29
 80033aa:	f002 f91d 	bl	80055e8 <HAL_NVIC_EnableIRQ>
}
 80033ae:	bf00      	nop
 80033b0:	3718      	adds	r7, #24
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop
 80033b8:	40010000 	.word	0x40010000
 80033bc:	40023800 	.word	0x40023800
 80033c0:	40000400 	.word	0x40000400

080033c4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b08a      	sub	sp, #40	; 0x28
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033cc:	f107 0314 	add.w	r3, r7, #20
 80033d0:	2200      	movs	r2, #0
 80033d2:	601a      	str	r2, [r3, #0]
 80033d4:	605a      	str	r2, [r3, #4]
 80033d6:	609a      	str	r2, [r3, #8]
 80033d8:	60da      	str	r2, [r3, #12]
 80033da:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a24      	ldr	r2, [pc, #144]	; (8003474 <HAL_TIM_MspPostInit+0xb0>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d11f      	bne.n	8003426 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033e6:	2300      	movs	r3, #0
 80033e8:	613b      	str	r3, [r7, #16]
 80033ea:	4b23      	ldr	r3, [pc, #140]	; (8003478 <HAL_TIM_MspPostInit+0xb4>)
 80033ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ee:	4a22      	ldr	r2, [pc, #136]	; (8003478 <HAL_TIM_MspPostInit+0xb4>)
 80033f0:	f043 0301 	orr.w	r3, r3, #1
 80033f4:	6313      	str	r3, [r2, #48]	; 0x30
 80033f6:	4b20      	ldr	r3, [pc, #128]	; (8003478 <HAL_TIM_MspPostInit+0xb4>)
 80033f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033fa:	f003 0301 	and.w	r3, r3, #1
 80033fe:	613b      	str	r3, [r7, #16]
 8003400:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003402:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003406:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003408:	2302      	movs	r3, #2
 800340a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800340c:	2300      	movs	r3, #0
 800340e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003410:	2300      	movs	r3, #0
 8003412:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003414:	2301      	movs	r3, #1
 8003416:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003418:	f107 0314 	add.w	r3, r7, #20
 800341c:	4619      	mov	r1, r3
 800341e:	4817      	ldr	r0, [pc, #92]	; (800347c <HAL_TIM_MspPostInit+0xb8>)
 8003420:	f002 fd7c 	bl	8005f1c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003424:	e022      	b.n	800346c <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM2)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800342e:	d11d      	bne.n	800346c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003430:	2300      	movs	r3, #0
 8003432:	60fb      	str	r3, [r7, #12]
 8003434:	4b10      	ldr	r3, [pc, #64]	; (8003478 <HAL_TIM_MspPostInit+0xb4>)
 8003436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003438:	4a0f      	ldr	r2, [pc, #60]	; (8003478 <HAL_TIM_MspPostInit+0xb4>)
 800343a:	f043 0301 	orr.w	r3, r3, #1
 800343e:	6313      	str	r3, [r2, #48]	; 0x30
 8003440:	4b0d      	ldr	r3, [pc, #52]	; (8003478 <HAL_TIM_MspPostInit+0xb4>)
 8003442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003444:	f003 0301 	and.w	r3, r3, #1
 8003448:	60fb      	str	r3, [r7, #12]
 800344a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800344c:	230f      	movs	r3, #15
 800344e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003450:	2302      	movs	r3, #2
 8003452:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003454:	2300      	movs	r3, #0
 8003456:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003458:	2300      	movs	r3, #0
 800345a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800345c:	2301      	movs	r3, #1
 800345e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003460:	f107 0314 	add.w	r3, r7, #20
 8003464:	4619      	mov	r1, r3
 8003466:	4805      	ldr	r0, [pc, #20]	; (800347c <HAL_TIM_MspPostInit+0xb8>)
 8003468:	f002 fd58 	bl	8005f1c <HAL_GPIO_Init>
}
 800346c:	bf00      	nop
 800346e:	3728      	adds	r7, #40	; 0x28
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}
 8003474:	40010000 	.word	0x40010000
 8003478:	40023800 	.word	0x40023800
 800347c:	40020000 	.word	0x40020000

08003480 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003484:	4b11      	ldr	r3, [pc, #68]	; (80034cc <MX_USART1_UART_Init+0x4c>)
 8003486:	4a12      	ldr	r2, [pc, #72]	; (80034d0 <MX_USART1_UART_Init+0x50>)
 8003488:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800348a:	4b10      	ldr	r3, [pc, #64]	; (80034cc <MX_USART1_UART_Init+0x4c>)
 800348c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003490:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003492:	4b0e      	ldr	r3, [pc, #56]	; (80034cc <MX_USART1_UART_Init+0x4c>)
 8003494:	2200      	movs	r2, #0
 8003496:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003498:	4b0c      	ldr	r3, [pc, #48]	; (80034cc <MX_USART1_UART_Init+0x4c>)
 800349a:	2200      	movs	r2, #0
 800349c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800349e:	4b0b      	ldr	r3, [pc, #44]	; (80034cc <MX_USART1_UART_Init+0x4c>)
 80034a0:	2200      	movs	r2, #0
 80034a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80034a4:	4b09      	ldr	r3, [pc, #36]	; (80034cc <MX_USART1_UART_Init+0x4c>)
 80034a6:	220c      	movs	r2, #12
 80034a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034aa:	4b08      	ldr	r3, [pc, #32]	; (80034cc <MX_USART1_UART_Init+0x4c>)
 80034ac:	2200      	movs	r2, #0
 80034ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80034b0:	4b06      	ldr	r3, [pc, #24]	; (80034cc <MX_USART1_UART_Init+0x4c>)
 80034b2:	2200      	movs	r2, #0
 80034b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80034b6:	4805      	ldr	r0, [pc, #20]	; (80034cc <MX_USART1_UART_Init+0x4c>)
 80034b8:	f006 fe06 	bl	800a0c8 <HAL_UART_Init>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d001      	beq.n	80034c6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80034c2:	f7ff fc53 	bl	8002d6c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80034c6:	bf00      	nop
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	200006b0 	.word	0x200006b0
 80034d0:	40011000 	.word	0x40011000

080034d4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b08a      	sub	sp, #40	; 0x28
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034dc:	f107 0314 	add.w	r3, r7, #20
 80034e0:	2200      	movs	r2, #0
 80034e2:	601a      	str	r2, [r3, #0]
 80034e4:	605a      	str	r2, [r3, #4]
 80034e6:	609a      	str	r2, [r3, #8]
 80034e8:	60da      	str	r2, [r3, #12]
 80034ea:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a1d      	ldr	r2, [pc, #116]	; (8003568 <HAL_UART_MspInit+0x94>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d134      	bne.n	8003560 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80034f6:	2300      	movs	r3, #0
 80034f8:	613b      	str	r3, [r7, #16]
 80034fa:	4b1c      	ldr	r3, [pc, #112]	; (800356c <HAL_UART_MspInit+0x98>)
 80034fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034fe:	4a1b      	ldr	r2, [pc, #108]	; (800356c <HAL_UART_MspInit+0x98>)
 8003500:	f043 0310 	orr.w	r3, r3, #16
 8003504:	6453      	str	r3, [r2, #68]	; 0x44
 8003506:	4b19      	ldr	r3, [pc, #100]	; (800356c <HAL_UART_MspInit+0x98>)
 8003508:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800350a:	f003 0310 	and.w	r3, r3, #16
 800350e:	613b      	str	r3, [r7, #16]
 8003510:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003512:	2300      	movs	r3, #0
 8003514:	60fb      	str	r3, [r7, #12]
 8003516:	4b15      	ldr	r3, [pc, #84]	; (800356c <HAL_UART_MspInit+0x98>)
 8003518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351a:	4a14      	ldr	r2, [pc, #80]	; (800356c <HAL_UART_MspInit+0x98>)
 800351c:	f043 0301 	orr.w	r3, r3, #1
 8003520:	6313      	str	r3, [r2, #48]	; 0x30
 8003522:	4b12      	ldr	r3, [pc, #72]	; (800356c <HAL_UART_MspInit+0x98>)
 8003524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003526:	f003 0301 	and.w	r3, r3, #1
 800352a:	60fb      	str	r3, [r7, #12]
 800352c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800352e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003532:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003534:	2302      	movs	r3, #2
 8003536:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003538:	2300      	movs	r3, #0
 800353a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800353c:	2303      	movs	r3, #3
 800353e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003540:	2307      	movs	r3, #7
 8003542:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003544:	f107 0314 	add.w	r3, r7, #20
 8003548:	4619      	mov	r1, r3
 800354a:	4809      	ldr	r0, [pc, #36]	; (8003570 <HAL_UART_MspInit+0x9c>)
 800354c:	f002 fce6 	bl	8005f1c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003550:	2200      	movs	r2, #0
 8003552:	2100      	movs	r1, #0
 8003554:	2025      	movs	r0, #37	; 0x25
 8003556:	f002 f81b 	bl	8005590 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800355a:	2025      	movs	r0, #37	; 0x25
 800355c:	f002 f844 	bl	80055e8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003560:	bf00      	nop
 8003562:	3728      	adds	r7, #40	; 0x28
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}
 8003568:	40011000 	.word	0x40011000
 800356c:	40023800 	.word	0x40023800
 8003570:	40020000 	.word	0x40020000

08003574 <angle_init>:
#include "math/angle.h"
#include <stdint.h>
#include <stdio.h>
#include <math.h>

void angle_init(struct Angle* angle){
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
	angle->pitch = 0;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f04f 0200 	mov.w	r2, #0
 8003582:	601a      	str	r2, [r3, #0]
	angle->roll = 0;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	f04f 0200 	mov.w	r2, #0
 800358a:	605a      	str	r2, [r3, #4]
	angle->yaw = 0;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f04f 0200 	mov.w	r2, #0
 8003592:	609a      	str	r2, [r3, #8]
}
 8003594:	bf00      	nop
 8003596:	370c      	adds	r7, #12
 8003598:	46bd      	mov	sp, r7
 800359a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359e:	4770      	bx	lr

080035a0 <angle_velocity_init>:

void angle_velocity_init(struct Angle_velocity* angle_velocity){
 80035a0:	b480      	push	{r7}
 80035a2:	b085      	sub	sp, #20
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
	angle_velocity->d_pitch = 0;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f04f 0200 	mov.w	r2, #0
 80035ae:	601a      	str	r2, [r3, #0]
	angle_velocity->d_roll = 0;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f04f 0200 	mov.w	r2, #0
 80035b6:	605a      	str	r2, [r3, #4]
	angle_velocity->d_yaw = 0;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	f04f 0200 	mov.w	r2, #0
 80035be:	609a      	str	r2, [r3, #8]
	for(int i = 0; i < dimension_in; i++){
 80035c0:	2300      	movs	r3, #0
 80035c2:	60fb      	str	r3, [r7, #12]
 80035c4:	e00b      	b.n	80035de <angle_velocity_init+0x3e>
		angle_velocity->d_angle[i] = 0;
 80035c6:	687a      	ldr	r2, [r7, #4]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	3302      	adds	r3, #2
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	4413      	add	r3, r2
 80035d0:	3304      	adds	r3, #4
 80035d2:	f04f 0200 	mov.w	r2, #0
 80035d6:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < dimension_in; i++){
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	3301      	adds	r3, #1
 80035dc:	60fb      	str	r3, [r7, #12]
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	ddf0      	ble.n	80035c6 <angle_velocity_init+0x26>
	}
}
 80035e4:	bf00      	nop
 80035e6:	bf00      	nop
 80035e8:	3714      	adds	r7, #20
 80035ea:	46bd      	mov	sp, r7
 80035ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f0:	4770      	bx	lr
 80035f2:	0000      	movs	r0, r0
 80035f4:	0000      	movs	r0, r0
	...

080035f8 <angle_calculate>:

void angle_calculate(struct Angle* angle, struct Accelerate* accelerate){
 80035f8:	b5b0      	push	{r4, r5, r7, lr}
 80035fa:	b086      	sub	sp, #24
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
 8003600:	6039      	str	r1, [r7, #0]

	float Bx = accelerate->destination_a_f[0];
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	617b      	str	r3, [r7, #20]
	float By = accelerate->destination_a_f[1];
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	691b      	ldr	r3, [r3, #16]
 800360c:	613b      	str	r3, [r7, #16]
	float Bz = accelerate->destination_a_f[2];
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	695b      	ldr	r3, [r3, #20]
 8003612:	60fb      	str	r3, [r7, #12]

	angle->pitch = atan2(-Bx, sqrt(By * By + Bz * Bz)) / M_PI * 180;
 8003614:	edd7 7a05 	vldr	s15, [r7, #20]
 8003618:	eef1 7a67 	vneg.f32	s15, s15
 800361c:	ee17 3a90 	vmov	r3, s15
 8003620:	4618      	mov	r0, r3
 8003622:	f7fc ffa9 	bl	8000578 <__aeabi_f2d>
 8003626:	4604      	mov	r4, r0
 8003628:	460d      	mov	r5, r1
 800362a:	edd7 7a04 	vldr	s15, [r7, #16]
 800362e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8003632:	edd7 7a03 	vldr	s15, [r7, #12]
 8003636:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800363a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800363e:	ee17 0a90 	vmov	r0, s15
 8003642:	f7fc ff99 	bl	8000578 <__aeabi_f2d>
 8003646:	4602      	mov	r2, r0
 8003648:	460b      	mov	r3, r1
 800364a:	ec43 2b10 	vmov	d0, r2, r3
 800364e:	f00c fc81 	bl	800ff54 <sqrt>
 8003652:	eeb0 7a40 	vmov.f32	s14, s0
 8003656:	eef0 7a60 	vmov.f32	s15, s1
 800365a:	eeb0 1a47 	vmov.f32	s2, s14
 800365e:	eef0 1a67 	vmov.f32	s3, s15
 8003662:	ec45 4b10 	vmov	d0, r4, r5
 8003666:	f00c fc35 	bl	800fed4 <atan2>
 800366a:	ec51 0b10 	vmov	r0, r1, d0
 800366e:	a35c      	add	r3, pc, #368	; (adr r3, 80037e0 <angle_calculate+0x1e8>)
 8003670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003674:	f7fd f902 	bl	800087c <__aeabi_ddiv>
 8003678:	4602      	mov	r2, r0
 800367a:	460b      	mov	r3, r1
 800367c:	4610      	mov	r0, r2
 800367e:	4619      	mov	r1, r3
 8003680:	f04f 0200 	mov.w	r2, #0
 8003684:	4b58      	ldr	r3, [pc, #352]	; (80037e8 <angle_calculate+0x1f0>)
 8003686:	f7fc ffcf 	bl	8000628 <__aeabi_dmul>
 800368a:	4602      	mov	r2, r0
 800368c:	460b      	mov	r3, r1
 800368e:	4610      	mov	r0, r2
 8003690:	4619      	mov	r1, r3
 8003692:	f7fd fac1 	bl	8000c18 <__aeabi_d2f>
 8003696:	4602      	mov	r2, r0
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	601a      	str	r2, [r3, #0]
	angle->roll = atan2(By, Bz) / M_PI * 180;
 800369c:	6938      	ldr	r0, [r7, #16]
 800369e:	f7fc ff6b 	bl	8000578 <__aeabi_f2d>
 80036a2:	4604      	mov	r4, r0
 80036a4:	460d      	mov	r5, r1
 80036a6:	68f8      	ldr	r0, [r7, #12]
 80036a8:	f7fc ff66 	bl	8000578 <__aeabi_f2d>
 80036ac:	4602      	mov	r2, r0
 80036ae:	460b      	mov	r3, r1
 80036b0:	ec43 2b11 	vmov	d1, r2, r3
 80036b4:	ec45 4b10 	vmov	d0, r4, r5
 80036b8:	f00c fc0c 	bl	800fed4 <atan2>
 80036bc:	ec51 0b10 	vmov	r0, r1, d0
 80036c0:	a347      	add	r3, pc, #284	; (adr r3, 80037e0 <angle_calculate+0x1e8>)
 80036c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036c6:	f7fd f8d9 	bl	800087c <__aeabi_ddiv>
 80036ca:	4602      	mov	r2, r0
 80036cc:	460b      	mov	r3, r1
 80036ce:	4610      	mov	r0, r2
 80036d0:	4619      	mov	r1, r3
 80036d2:	f04f 0200 	mov.w	r2, #0
 80036d6:	4b44      	ldr	r3, [pc, #272]	; (80037e8 <angle_calculate+0x1f0>)
 80036d8:	f7fc ffa6 	bl	8000628 <__aeabi_dmul>
 80036dc:	4602      	mov	r2, r0
 80036de:	460b      	mov	r3, r1
 80036e0:	4610      	mov	r0, r2
 80036e2:	4619      	mov	r1, r3
 80036e4:	f7fd fa98 	bl	8000c18 <__aeabi_d2f>
 80036e8:	4602      	mov	r2, r0
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	605a      	str	r2, [r3, #4]
	angle->yaw = 0;// 
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f04f 0200 	mov.w	r2, #0
 80036f4:	609a      	str	r2, [r3, #8]

	angle->angle[0] = atan2(-Bx, sqrt(By * By + Bz * Bz)) / M_PI * 180;
 80036f6:	edd7 7a05 	vldr	s15, [r7, #20]
 80036fa:	eef1 7a67 	vneg.f32	s15, s15
 80036fe:	ee17 3a90 	vmov	r3, s15
 8003702:	4618      	mov	r0, r3
 8003704:	f7fc ff38 	bl	8000578 <__aeabi_f2d>
 8003708:	4604      	mov	r4, r0
 800370a:	460d      	mov	r5, r1
 800370c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003710:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8003714:	edd7 7a03 	vldr	s15, [r7, #12]
 8003718:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800371c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003720:	ee17 0a90 	vmov	r0, s15
 8003724:	f7fc ff28 	bl	8000578 <__aeabi_f2d>
 8003728:	4602      	mov	r2, r0
 800372a:	460b      	mov	r3, r1
 800372c:	ec43 2b10 	vmov	d0, r2, r3
 8003730:	f00c fc10 	bl	800ff54 <sqrt>
 8003734:	eeb0 7a40 	vmov.f32	s14, s0
 8003738:	eef0 7a60 	vmov.f32	s15, s1
 800373c:	eeb0 1a47 	vmov.f32	s2, s14
 8003740:	eef0 1a67 	vmov.f32	s3, s15
 8003744:	ec45 4b10 	vmov	d0, r4, r5
 8003748:	f00c fbc4 	bl	800fed4 <atan2>
 800374c:	ec51 0b10 	vmov	r0, r1, d0
 8003750:	a323      	add	r3, pc, #140	; (adr r3, 80037e0 <angle_calculate+0x1e8>)
 8003752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003756:	f7fd f891 	bl	800087c <__aeabi_ddiv>
 800375a:	4602      	mov	r2, r0
 800375c:	460b      	mov	r3, r1
 800375e:	4610      	mov	r0, r2
 8003760:	4619      	mov	r1, r3
 8003762:	f04f 0200 	mov.w	r2, #0
 8003766:	4b20      	ldr	r3, [pc, #128]	; (80037e8 <angle_calculate+0x1f0>)
 8003768:	f7fc ff5e 	bl	8000628 <__aeabi_dmul>
 800376c:	4602      	mov	r2, r0
 800376e:	460b      	mov	r3, r1
 8003770:	4610      	mov	r0, r2
 8003772:	4619      	mov	r1, r3
 8003774:	f7fd fa50 	bl	8000c18 <__aeabi_d2f>
 8003778:	4602      	mov	r2, r0
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	60da      	str	r2, [r3, #12]
	angle->angle[1] = atan2(By, Bz) / M_PI * 180;
 800377e:	6938      	ldr	r0, [r7, #16]
 8003780:	f7fc fefa 	bl	8000578 <__aeabi_f2d>
 8003784:	4604      	mov	r4, r0
 8003786:	460d      	mov	r5, r1
 8003788:	68f8      	ldr	r0, [r7, #12]
 800378a:	f7fc fef5 	bl	8000578 <__aeabi_f2d>
 800378e:	4602      	mov	r2, r0
 8003790:	460b      	mov	r3, r1
 8003792:	ec43 2b11 	vmov	d1, r2, r3
 8003796:	ec45 4b10 	vmov	d0, r4, r5
 800379a:	f00c fb9b 	bl	800fed4 <atan2>
 800379e:	ec51 0b10 	vmov	r0, r1, d0
 80037a2:	a30f      	add	r3, pc, #60	; (adr r3, 80037e0 <angle_calculate+0x1e8>)
 80037a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a8:	f7fd f868 	bl	800087c <__aeabi_ddiv>
 80037ac:	4602      	mov	r2, r0
 80037ae:	460b      	mov	r3, r1
 80037b0:	4610      	mov	r0, r2
 80037b2:	4619      	mov	r1, r3
 80037b4:	f04f 0200 	mov.w	r2, #0
 80037b8:	4b0b      	ldr	r3, [pc, #44]	; (80037e8 <angle_calculate+0x1f0>)
 80037ba:	f7fc ff35 	bl	8000628 <__aeabi_dmul>
 80037be:	4602      	mov	r2, r0
 80037c0:	460b      	mov	r3, r1
 80037c2:	4610      	mov	r0, r2
 80037c4:	4619      	mov	r1, r3
 80037c6:	f7fd fa27 	bl	8000c18 <__aeabi_d2f>
 80037ca:	4602      	mov	r2, r0
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	611a      	str	r2, [r3, #16]
	angle->angle[2] = 0;// 
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	f04f 0200 	mov.w	r2, #0
 80037d6:	615a      	str	r2, [r3, #20]
}
 80037d8:	bf00      	nop
 80037da:	3718      	adds	r7, #24
 80037dc:	46bd      	mov	sp, r7
 80037de:	bdb0      	pop	{r4, r5, r7, pc}
 80037e0:	54442d18 	.word	0x54442d18
 80037e4:	400921fb 	.word	0x400921fb
 80037e8:	40668000 	.word	0x40668000

080037ec <angle_velocity_calculate>:


void angle_velocity_calculate(struct Angle_velocity* angle_velocity, struct Gyro* gyro){
 80037ec:	b480      	push	{r7}
 80037ee:	b085      	sub	sp, #20
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	6039      	str	r1, [r7, #0]

	angle_velocity->d_pitch = gyro->destination_g_f[0];
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	68da      	ldr	r2, [r3, #12]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	601a      	str	r2, [r3, #0]
	angle_velocity->d_roll = gyro->destination_g_f[1];
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	691a      	ldr	r2, [r3, #16]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	605a      	str	r2, [r3, #4]
	angle_velocity->d_yaw = gyro->destination_g_f[2];
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	695a      	ldr	r2, [r3, #20]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	609a      	str	r2, [r3, #8]

	for(int i = 0; i < 3; i++){
 800380e:	2300      	movs	r3, #0
 8003810:	60fb      	str	r3, [r7, #12]
 8003812:	e010      	b.n	8003836 <angle_velocity_calculate+0x4a>
		angle_velocity->d_angle[i] = gyro->destination_g_f[i];
 8003814:	683a      	ldr	r2, [r7, #0]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	3302      	adds	r3, #2
 800381a:	009b      	lsls	r3, r3, #2
 800381c:	4413      	add	r3, r2
 800381e:	3304      	adds	r3, #4
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	6879      	ldr	r1, [r7, #4]
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	3302      	adds	r3, #2
 8003828:	009b      	lsls	r3, r3, #2
 800382a:	440b      	add	r3, r1
 800382c:	3304      	adds	r3, #4
 800382e:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < 3; i++){
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	3301      	adds	r3, #1
 8003834:	60fb      	str	r3, [r7, #12]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2b02      	cmp	r3, #2
 800383a:	ddeb      	ble.n	8003814 <angle_velocity_calculate+0x28>
	}
}
 800383c:	bf00      	nop
 800383e:	bf00      	nop
 8003840:	3714      	adds	r7, #20
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr

0800384a <average_filter>:

float k_gyro = 0.09;															//       

float k_alt = 0.09;																//       

float average_filter(float newVal, float filVal, float k){
 800384a:	b480      	push	{r7}
 800384c:	b085      	sub	sp, #20
 800384e:	af00      	add	r7, sp, #0
 8003850:	ed87 0a03 	vstr	s0, [r7, #12]
 8003854:	edc7 0a02 	vstr	s1, [r7, #8]
 8003858:	ed87 1a01 	vstr	s2, [r7, #4]
	filVal += (newVal - filVal)*k;
 800385c:	ed97 7a03 	vldr	s14, [r7, #12]
 8003860:	edd7 7a02 	vldr	s15, [r7, #8]
 8003864:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003868:	edd7 7a01 	vldr	s15, [r7, #4]
 800386c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003870:	ed97 7a02 	vldr	s14, [r7, #8]
 8003874:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003878:	edc7 7a02 	vstr	s15, [r7, #8]
	return filVal;
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	ee07 3a90 	vmov	s15, r3
}
 8003882:	eeb0 0a67 	vmov.f32	s0, s15
 8003886:	3714      	adds	r7, #20
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr

08003890 <initGMedian>:


void initGMedian(struct GMedian* gmedian) {
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
    gmedian->count = 0;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2200      	movs	r2, #0
 800389c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    gmedian->destination_f_m = 0;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	f04f 0200 	mov.w	r2, #0
 80038a6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80038a8:	bf00      	nop
 80038aa:	370c      	adds	r7, #12
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr

080038b4 <filtered>:

TYPE filtered(struct GMedian* gmedian, TYPE newVal) {
 80038b4:	b480      	push	{r7}
 80038b6:	b087      	sub	sp, #28
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
 80038bc:	ed87 0a00 	vstr	s0, [r7]
    gmedian->buffer[gmedian->count] = newVal;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80038c6:	687a      	ldr	r2, [r7, #4]
 80038c8:	009b      	lsls	r3, r3, #2
 80038ca:	4413      	add	r3, r2
 80038cc:	683a      	ldr	r2, [r7, #0]
 80038ce:	601a      	str	r2, [r3, #0]

    if ((gmedian->count < MAX_SIZE - 1) && (gmedian->buffer[gmedian->count] > gmedian->buffer[gmedian->count + 1])) {
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80038d6:	2b08      	cmp	r3, #8
 80038d8:	d84b      	bhi.n	8003972 <filtered+0xbe>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80038e0:	687a      	ldr	r2, [r7, #4]
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	4413      	add	r3, r2
 80038e6:	ed93 7a00 	vldr	s14, [r3]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80038f0:	3301      	adds	r3, #1
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	009b      	lsls	r3, r3, #2
 80038f6:	4413      	add	r3, r2
 80038f8:	edd3 7a00 	vldr	s15, [r3]
 80038fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003900:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003904:	dd35      	ble.n	8003972 <filtered+0xbe>
        for (int i = gmedian->count; i < MAX_SIZE - 1; i++) {
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800390c:	617b      	str	r3, [r7, #20]
 800390e:	e02c      	b.n	800396a <filtered+0xb6>
            if (gmedian->buffer[i] > gmedian->buffer[i + 1]) {
 8003910:	687a      	ldr	r2, [r7, #4]
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	4413      	add	r3, r2
 8003918:	ed93 7a00 	vldr	s14, [r3]
 800391c:	697b      	ldr	r3, [r7, #20]
 800391e:	3301      	adds	r3, #1
 8003920:	687a      	ldr	r2, [r7, #4]
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	4413      	add	r3, r2
 8003926:	edd3 7a00 	vldr	s15, [r3]
 800392a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800392e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003932:	dd17      	ble.n	8003964 <filtered+0xb0>
                TYPE buff = gmedian->buffer[i];
 8003934:	687a      	ldr	r2, [r7, #4]
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	009b      	lsls	r3, r3, #2
 800393a:	4413      	add	r3, r2
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	60fb      	str	r3, [r7, #12]
                gmedian->buffer[i] = gmedian->buffer[i + 1];
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	3301      	adds	r3, #1
 8003944:	687a      	ldr	r2, [r7, #4]
 8003946:	009b      	lsls	r3, r3, #2
 8003948:	4413      	add	r3, r2
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	6879      	ldr	r1, [r7, #4]
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	440b      	add	r3, r1
 8003954:	601a      	str	r2, [r3, #0]
                gmedian->buffer[i + 1] = buff;
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	3301      	adds	r3, #1
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	009b      	lsls	r3, r3, #2
 800395e:	4413      	add	r3, r2
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	601a      	str	r2, [r3, #0]
        for (int i = gmedian->count; i < MAX_SIZE - 1; i++) {
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	3301      	adds	r3, #1
 8003968:	617b      	str	r3, [r7, #20]
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	2b08      	cmp	r3, #8
 800396e:	ddcf      	ble.n	8003910 <filtered+0x5c>
 8003970:	e04f      	b.n	8003a12 <filtered+0x15e>
            }
        }
    } else {
        if ((gmedian->count > 0) && (gmedian->buffer[gmedian->count - 1] > gmedian->buffer[gmedian->count])) {
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003978:	2b00      	cmp	r3, #0
 800397a:	d04a      	beq.n	8003a12 <filtered+0x15e>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003982:	3b01      	subs	r3, #1
 8003984:	687a      	ldr	r2, [r7, #4]
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	4413      	add	r3, r2
 800398a:	ed93 7a00 	vldr	s14, [r3]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003994:	687a      	ldr	r2, [r7, #4]
 8003996:	009b      	lsls	r3, r3, #2
 8003998:	4413      	add	r3, r2
 800399a:	edd3 7a00 	vldr	s15, [r3]
 800399e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80039a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039a6:	dd34      	ble.n	8003a12 <filtered+0x15e>
            for (int i = gmedian->count; i > 0; i--) {
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80039ae:	613b      	str	r3, [r7, #16]
 80039b0:	e02c      	b.n	8003a0c <filtered+0x158>
                if (gmedian->buffer[i] < gmedian->buffer[i - 1]) {
 80039b2:	687a      	ldr	r2, [r7, #4]
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	4413      	add	r3, r2
 80039ba:	ed93 7a00 	vldr	s14, [r3]
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	3b01      	subs	r3, #1
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	4413      	add	r3, r2
 80039c8:	edd3 7a00 	vldr	s15, [r3]
 80039cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80039d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039d4:	d517      	bpl.n	8003a06 <filtered+0x152>
                    TYPE buff = gmedian->buffer[i];
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	4413      	add	r3, r2
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	60bb      	str	r3, [r7, #8]
                    gmedian->buffer[i] = gmedian->buffer[i - 1];
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	3b01      	subs	r3, #1
 80039e6:	687a      	ldr	r2, [r7, #4]
 80039e8:	009b      	lsls	r3, r3, #2
 80039ea:	4413      	add	r3, r2
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	6879      	ldr	r1, [r7, #4]
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	440b      	add	r3, r1
 80039f6:	601a      	str	r2, [r3, #0]
                    gmedian->buffer[i - 1] = buff;
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	3b01      	subs	r3, #1
 80039fc:	687a      	ldr	r2, [r7, #4]
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	4413      	add	r3, r2
 8003a02:	68ba      	ldr	r2, [r7, #8]
 8003a04:	601a      	str	r2, [r3, #0]
            for (int i = gmedian->count; i > 0; i--) {
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	3b01      	subs	r3, #1
 8003a0a:	613b      	str	r3, [r7, #16]
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	dccf      	bgt.n	80039b2 <filtered+0xfe>
                }
            }
        }
    }

    if (++gmedian->count >= MAX_SIZE) {
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a18:	3301      	adds	r3, #1
 8003a1a:	b2da      	uxtb	r2, r3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a28:	2b09      	cmp	r3, #9
 8003a2a:	d903      	bls.n	8003a34 <filtered+0x180>
        gmedian->count = 0;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    }

    return gmedian->buffer[MAX_SIZE / 2];
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	695b      	ldr	r3, [r3, #20]
 8003a38:	ee07 3a90 	vmov	s15, r3
}
 8003a3c:	eeb0 0a67 	vmov.f32	s0, s15
 8003a40:	371c      	adds	r7, #28
 8003a42:	46bd      	mov	sp, r7
 8003a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a48:	4770      	bx	lr

08003a4a <PID_init>:
#include "math/pid.h"


void PID_init(struct PID* pid){
 8003a4a:	b480      	push	{r7}
 8003a4c:	b087      	sub	sp, #28
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < dimension_in; i++){
 8003a52:	2300      	movs	r3, #0
 8003a54:	617b      	str	r3, [r7, #20]
 8003a56:	e02b      	b.n	8003ab0 <PID_init+0x66>
		for(int j = 0; j < dimension_out; j++){
 8003a58:	2300      	movs	r3, #0
 8003a5a:	613b      	str	r3, [r7, #16]
 8003a5c:	e022      	b.n	8003aa4 <PID_init+0x5a>
			pid->kp[i][j] = 0;
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	0059      	lsls	r1, r3, #1
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	440b      	add	r3, r1
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	4413      	add	r3, r2
 8003a6c:	f04f 0200 	mov.w	r2, #0
 8003a70:	601a      	str	r2, [r3, #0]
			pid->ki[i][j] = 0;
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	0059      	lsls	r1, r3, #1
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	440b      	add	r3, r1
 8003a7c:	3308      	adds	r3, #8
 8003a7e:	009b      	lsls	r3, r3, #2
 8003a80:	4413      	add	r3, r2
 8003a82:	f04f 0200 	mov.w	r2, #0
 8003a86:	601a      	str	r2, [r3, #0]
			pid->kd[i][j] = 0;
 8003a88:	687a      	ldr	r2, [r7, #4]
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	0059      	lsls	r1, r3, #1
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	440b      	add	r3, r1
 8003a92:	3310      	adds	r3, #16
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	4413      	add	r3, r2
 8003a98:	f04f 0200 	mov.w	r2, #0
 8003a9c:	601a      	str	r2, [r3, #0]
		for(int j = 0; j < dimension_out; j++){
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	3301      	adds	r3, #1
 8003aa2:	613b      	str	r3, [r7, #16]
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	2b03      	cmp	r3, #3
 8003aa8:	ddd9      	ble.n	8003a5e <PID_init+0x14>
	for(int i = 0; i < dimension_in; i++){
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	3301      	adds	r3, #1
 8003aae:	617b      	str	r3, [r7, #20]
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	ddd0      	ble.n	8003a58 <PID_init+0xe>
		}
	}
	for(int j = 0; j < dimension_out; j++){
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	60fb      	str	r3, [r7, #12]
 8003aba:	e018      	b.n	8003aee <PID_init+0xa4>
		pid->prev_data[j] = 0;
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	331a      	adds	r3, #26
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	4413      	add	r3, r2
 8003ac6:	f04f 0200 	mov.w	r2, #0
 8003aca:	601a      	str	r2, [r3, #0]
		pid->error[j] = 0;
 8003acc:	687a      	ldr	r2, [r7, #4]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	331c      	adds	r3, #28
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	4413      	add	r3, r2
 8003ad6:	f04f 0200 	mov.w	r2, #0
 8003ada:	601a      	str	r2, [r3, #0]
		pid->out[j] = 0;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	68fa      	ldr	r2, [r7, #12]
 8003ae0:	3248      	adds	r2, #72	; 0x48
 8003ae2:	2100      	movs	r1, #0
 8003ae4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(int j = 0; j < dimension_out; j++){
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	3301      	adds	r3, #1
 8003aec:	60fb      	str	r3, [r7, #12]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2b03      	cmp	r3, #3
 8003af2:	dde3      	ble.n	8003abc <PID_init+0x72>
	}
}
 8003af4:	bf00      	nop
 8003af6:	bf00      	nop
 8003af8:	371c      	adds	r7, #28
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr

08003b02 <set_PID_coefficients>:
/*
 *  set_PID_coefficients       
 *  ,   
 *              
 */
void set_PID_coefficients(struct PID* pid,float Kp, float Ki, float Kd){
 8003b02:	b480      	push	{r7}
 8003b04:	b087      	sub	sp, #28
 8003b06:	af00      	add	r7, sp, #0
 8003b08:	60f8      	str	r0, [r7, #12]
 8003b0a:	ed87 0a02 	vstr	s0, [r7, #8]
 8003b0e:	edc7 0a01 	vstr	s1, [r7, #4]
 8003b12:	ed87 1a00 	vstr	s2, [r7]

	for(int i = 0; i < dimension_out; i++){
 8003b16:	2300      	movs	r3, #0
 8003b18:	617b      	str	r3, [r7, #20]
 8003b1a:	e080      	b.n	8003c1e <set_PID_coefficients+0x11c>
			for(int j = 0; j < dimension_in; j++){
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	613b      	str	r3, [r7, #16]
 8003b20:	e077      	b.n	8003c12 <set_PID_coefficients+0x110>
				if((i + j) % 2 != 0){
 8003b22:	697a      	ldr	r2, [r7, #20]
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	4413      	add	r3, r2
 8003b28:	f003 0301 	and.w	r3, r3, #1
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d020      	beq.n	8003b72 <set_PID_coefficients+0x70>
					pid->kp[i][j] = 0;
 8003b30:	68fa      	ldr	r2, [r7, #12]
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	0059      	lsls	r1, r3, #1
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	440b      	add	r3, r1
 8003b3a:	009b      	lsls	r3, r3, #2
 8003b3c:	4413      	add	r3, r2
 8003b3e:	f04f 0200 	mov.w	r2, #0
 8003b42:	601a      	str	r2, [r3, #0]
					pid->ki[i][j] = 0;
 8003b44:	68fa      	ldr	r2, [r7, #12]
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	0059      	lsls	r1, r3, #1
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	440b      	add	r3, r1
 8003b4e:	3308      	adds	r3, #8
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	4413      	add	r3, r2
 8003b54:	f04f 0200 	mov.w	r2, #0
 8003b58:	601a      	str	r2, [r3, #0]
					pid->kd[i][j] = 0;
 8003b5a:	68fa      	ldr	r2, [r7, #12]
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	0059      	lsls	r1, r3, #1
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	440b      	add	r3, r1
 8003b64:	3310      	adds	r3, #16
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	4413      	add	r3, r2
 8003b6a:	f04f 0200 	mov.w	r2, #0
 8003b6e:	601a      	str	r2, [r3, #0]
 8003b70:	e04c      	b.n	8003c0c <set_PID_coefficients+0x10a>
				} else {
					if(i == 0 || i == 1){
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d002      	beq.n	8003b7e <set_PID_coefficients+0x7c>
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d11d      	bne.n	8003bba <set_PID_coefficients+0xb8>
						pid->kp[i][j] = Kp;
 8003b7e:	68fa      	ldr	r2, [r7, #12]
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	0059      	lsls	r1, r3, #1
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	440b      	add	r3, r1
 8003b88:	009b      	lsls	r3, r3, #2
 8003b8a:	4413      	add	r3, r2
 8003b8c:	68ba      	ldr	r2, [r7, #8]
 8003b8e:	601a      	str	r2, [r3, #0]
						pid->ki[i][j] = Ki;
 8003b90:	68fa      	ldr	r2, [r7, #12]
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	0059      	lsls	r1, r3, #1
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	440b      	add	r3, r1
 8003b9a:	3308      	adds	r3, #8
 8003b9c:	009b      	lsls	r3, r3, #2
 8003b9e:	4413      	add	r3, r2
 8003ba0:	687a      	ldr	r2, [r7, #4]
 8003ba2:	601a      	str	r2, [r3, #0]
						pid->kd[i][j] = Kd;
 8003ba4:	68fa      	ldr	r2, [r7, #12]
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	0059      	lsls	r1, r3, #1
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	440b      	add	r3, r1
 8003bae:	3310      	adds	r3, #16
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	4413      	add	r3, r2
 8003bb4:	683a      	ldr	r2, [r7, #0]
 8003bb6:	601a      	str	r2, [r3, #0]
 8003bb8:	e028      	b.n	8003c0c <set_PID_coefficients+0x10a>
					} else {
						pid->kp[i][j] = -Kp;
 8003bba:	edd7 7a02 	vldr	s15, [r7, #8]
 8003bbe:	eef1 7a67 	vneg.f32	s15, s15
 8003bc2:	68fa      	ldr	r2, [r7, #12]
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	0059      	lsls	r1, r3, #1
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	440b      	add	r3, r1
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	4413      	add	r3, r2
 8003bd0:	edc3 7a00 	vstr	s15, [r3]
						pid->ki[i][j] = -Ki;
 8003bd4:	edd7 7a01 	vldr	s15, [r7, #4]
 8003bd8:	eef1 7a67 	vneg.f32	s15, s15
 8003bdc:	68fa      	ldr	r2, [r7, #12]
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	0059      	lsls	r1, r3, #1
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	440b      	add	r3, r1
 8003be6:	3308      	adds	r3, #8
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	4413      	add	r3, r2
 8003bec:	edc3 7a00 	vstr	s15, [r3]
						pid->kd[i][j] = -Kd;
 8003bf0:	edd7 7a00 	vldr	s15, [r7]
 8003bf4:	eef1 7a67 	vneg.f32	s15, s15
 8003bf8:	68fa      	ldr	r2, [r7, #12]
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	0059      	lsls	r1, r3, #1
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	440b      	add	r3, r1
 8003c02:	3310      	adds	r3, #16
 8003c04:	009b      	lsls	r3, r3, #2
 8003c06:	4413      	add	r3, r2
 8003c08:	edc3 7a00 	vstr	s15, [r3]
			for(int j = 0; j < dimension_in; j++){
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	3301      	adds	r3, #1
 8003c10:	613b      	str	r3, [r7, #16]
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	dd84      	ble.n	8003b22 <set_PID_coefficients+0x20>
	for(int i = 0; i < dimension_out; i++){
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	3301      	adds	r3, #1
 8003c1c:	617b      	str	r3, [r7, #20]
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	2b03      	cmp	r3, #3
 8003c22:	f77f af7b 	ble.w	8003b1c <set_PID_coefficients+0x1a>
					}
				}
			}
		}
}
 8003c26:	bf00      	nop
 8003c28:	bf00      	nop
 8003c2a:	371c      	adds	r7, #28
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr

08003c34 <get_PID_out>:


void get_PID_out(struct PID* pid, struct Angle* angle, struct Angle_velocity* angle_velocity, float set_data[dimension_in]){
 8003c34:	b480      	push	{r7}
 8003c36:	b095      	sub	sp, #84	; 0x54
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	60f8      	str	r0, [r7, #12]
 8003c3c:	60b9      	str	r1, [r7, #8]
 8003c3e:	607a      	str	r2, [r7, #4]
 8003c40:	603b      	str	r3, [r7, #0]

	int16_t protect_out[dimension_out] = {0,};
 8003c42:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003c46:	2200      	movs	r2, #0
 8003c48:	601a      	str	r2, [r3, #0]
 8003c4a:	605a      	str	r2, [r3, #4]

	int16_t P[dimension_in] = {0,};
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	633b      	str	r3, [r7, #48]	; 0x30

	int16_t I[dimension_in] = {0,};
 8003c50:	2300      	movs	r3, #0
 8003c52:	62fb      	str	r3, [r7, #44]	; 0x2c

	int16_t D[dimension_in] = {0,};
 8003c54:	2300      	movs	r3, #0
 8003c56:	62bb      	str	r3, [r7, #40]	; 0x28

	int16_t P_out[dimension_out] = {0,};
 8003c58:	f107 0320 	add.w	r3, r7, #32
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	601a      	str	r2, [r3, #0]
 8003c60:	605a      	str	r2, [r3, #4]

	int16_t I_out[dimension_out] = {0,};
 8003c62:	f107 0318 	add.w	r3, r7, #24
 8003c66:	2200      	movs	r2, #0
 8003c68:	601a      	str	r2, [r3, #0]
 8003c6a:	605a      	str	r2, [r3, #4]

	int16_t D_out[dimension_out] = {0,};
 8003c6c:	f107 0310 	add.w	r3, r7, #16
 8003c70:	2200      	movs	r2, #0
 8003c72:	601a      	str	r2, [r3, #0]
 8003c74:	605a      	str	r2, [r3, #4]

	for(int i = 0;i < dimension_in; i++){
 8003c76:	2300      	movs	r3, #0
 8003c78:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c7a:	e00e      	b.n	8003c9a <get_PID_out+0x66>
		pid->prev_error[i] = pid->error[i];
 8003c7c:	68fa      	ldr	r2, [r7, #12]
 8003c7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c80:	331c      	adds	r3, #28
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	4413      	add	r3, r2
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	68f9      	ldr	r1, [r7, #12]
 8003c8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c8c:	331e      	adds	r3, #30
 8003c8e:	009b      	lsls	r3, r3, #2
 8003c90:	440b      	add	r3, r1
 8003c92:	601a      	str	r2, [r3, #0]
	for(int i = 0;i < dimension_in; i++){
 8003c94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c96:	3301      	adds	r3, #1
 8003c98:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	dded      	ble.n	8003c7c <get_PID_out+0x48>
	}

	for(int i = 0;i < dimension_in; i++){
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	64bb      	str	r3, [r7, #72]	; 0x48
 8003ca4:	e019      	b.n	8003cda <get_PID_out+0xa6>
		pid->error[i] = set_data[i] - angle->angle[i];
 8003ca6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ca8:	009b      	lsls	r3, r3, #2
 8003caa:	683a      	ldr	r2, [r7, #0]
 8003cac:	4413      	add	r3, r2
 8003cae:	ed93 7a00 	vldr	s14, [r3]
 8003cb2:	68ba      	ldr	r2, [r7, #8]
 8003cb4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003cb6:	3302      	adds	r3, #2
 8003cb8:	009b      	lsls	r3, r3, #2
 8003cba:	4413      	add	r3, r2
 8003cbc:	3304      	adds	r3, #4
 8003cbe:	edd3 7a00 	vldr	s15, [r3]
 8003cc2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003cc6:	68fa      	ldr	r2, [r7, #12]
 8003cc8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003cca:	331c      	adds	r3, #28
 8003ccc:	009b      	lsls	r3, r3, #2
 8003cce:	4413      	add	r3, r2
 8003cd0:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0;i < dimension_in; i++){
 8003cd4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003cd6:	3301      	adds	r3, #1
 8003cd8:	64bb      	str	r3, [r7, #72]	; 0x48
 8003cda:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003cdc:	2b01      	cmp	r3, #1
 8003cde:	dde2      	ble.n	8003ca6 <get_PID_out+0x72>
	}

	for(int i = 0; i < dimension_in; i++){
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	647b      	str	r3, [r7, #68]	; 0x44
 8003ce4:	e05a      	b.n	8003d9c <get_PID_out+0x168>
		P[i] = pid->error[i];
 8003ce6:	68fa      	ldr	r2, [r7, #12]
 8003ce8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003cea:	331c      	adds	r3, #28
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	4413      	add	r3, r2
 8003cf0:	edd3 7a00 	vldr	s15, [r3]
 8003cf4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003cf8:	ee17 3a90 	vmov	r3, s15
 8003cfc:	b21a      	sxth	r2, r3
 8003cfe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d00:	005b      	lsls	r3, r3, #1
 8003d02:	3350      	adds	r3, #80	; 0x50
 8003d04:	443b      	add	r3, r7
 8003d06:	f823 2c20 	strh.w	r2, [r3, #-32]
		I[i] = I[i] + (pid->error[i] + pid->prev_error[i])/2;
 8003d0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d0c:	005b      	lsls	r3, r3, #1
 8003d0e:	3350      	adds	r3, #80	; 0x50
 8003d10:	443b      	add	r3, r7
 8003d12:	f933 3c24 	ldrsh.w	r3, [r3, #-36]
 8003d16:	ee07 3a90 	vmov	s15, r3
 8003d1a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003d1e:	68fa      	ldr	r2, [r7, #12]
 8003d20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d22:	331c      	adds	r3, #28
 8003d24:	009b      	lsls	r3, r3, #2
 8003d26:	4413      	add	r3, r2
 8003d28:	edd3 6a00 	vldr	s13, [r3]
 8003d2c:	68fa      	ldr	r2, [r7, #12]
 8003d2e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d30:	331e      	adds	r3, #30
 8003d32:	009b      	lsls	r3, r3, #2
 8003d34:	4413      	add	r3, r2
 8003d36:	edd3 7a00 	vldr	s15, [r3]
 8003d3a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003d3e:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8003d42:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8003d46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d4a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003d4e:	ee17 3a90 	vmov	r3, s15
 8003d52:	b21a      	sxth	r2, r3
 8003d54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d56:	005b      	lsls	r3, r3, #1
 8003d58:	3350      	adds	r3, #80	; 0x50
 8003d5a:	443b      	add	r3, r7
 8003d5c:	f823 2c24 	strh.w	r2, [r3, #-36]
		D[i] = pid->error[i] - pid->prev_error[i];
 8003d60:	68fa      	ldr	r2, [r7, #12]
 8003d62:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d64:	331c      	adds	r3, #28
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	4413      	add	r3, r2
 8003d6a:	ed93 7a00 	vldr	s14, [r3]
 8003d6e:	68fa      	ldr	r2, [r7, #12]
 8003d70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d72:	331e      	adds	r3, #30
 8003d74:	009b      	lsls	r3, r3, #2
 8003d76:	4413      	add	r3, r2
 8003d78:	edd3 7a00 	vldr	s15, [r3]
 8003d7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d80:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003d84:	ee17 3a90 	vmov	r3, s15
 8003d88:	b21a      	sxth	r2, r3
 8003d8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d8c:	005b      	lsls	r3, r3, #1
 8003d8e:	3350      	adds	r3, #80	; 0x50
 8003d90:	443b      	add	r3, r7
 8003d92:	f823 2c28 	strh.w	r2, [r3, #-40]
	for(int i = 0; i < dimension_in; i++){
 8003d96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d98:	3301      	adds	r3, #1
 8003d9a:	647b      	str	r3, [r7, #68]	; 0x44
 8003d9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	dda1      	ble.n	8003ce6 <get_PID_out+0xb2>
	}

	for(int i = 0; i < dimension_out; i++){
 8003da2:	2300      	movs	r3, #0
 8003da4:	643b      	str	r3, [r7, #64]	; 0x40
 8003da6:	e0dd      	b.n	8003f64 <get_PID_out+0x330>
		for(int j = 0; j < dimension_in; j++){
 8003da8:	2300      	movs	r3, #0
 8003daa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003dac:	e088      	b.n	8003ec0 <get_PID_out+0x28c>
			P_out[i] += pid->kp[i][j] * P[i];
 8003dae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003db0:	005b      	lsls	r3, r3, #1
 8003db2:	3350      	adds	r3, #80	; 0x50
 8003db4:	443b      	add	r3, r7
 8003db6:	f933 3c30 	ldrsh.w	r3, [r3, #-48]
 8003dba:	ee07 3a90 	vmov	s15, r3
 8003dbe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003dc2:	68fa      	ldr	r2, [r7, #12]
 8003dc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dc6:	0059      	lsls	r1, r3, #1
 8003dc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003dca:	440b      	add	r3, r1
 8003dcc:	009b      	lsls	r3, r3, #2
 8003dce:	4413      	add	r3, r2
 8003dd0:	edd3 6a00 	vldr	s13, [r3]
 8003dd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dd6:	005b      	lsls	r3, r3, #1
 8003dd8:	3350      	adds	r3, #80	; 0x50
 8003dda:	443b      	add	r3, r7
 8003ddc:	f933 3c20 	ldrsh.w	r3, [r3, #-32]
 8003de0:	ee07 3a90 	vmov	s15, r3
 8003de4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003de8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003dec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003df0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003df4:	ee17 3a90 	vmov	r3, s15
 8003df8:	b21a      	sxth	r2, r3
 8003dfa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dfc:	005b      	lsls	r3, r3, #1
 8003dfe:	3350      	adds	r3, #80	; 0x50
 8003e00:	443b      	add	r3, r7
 8003e02:	f823 2c30 	strh.w	r2, [r3, #-48]

			I_out[i] += pid->ki[i][j] * I[i];
 8003e06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e08:	005b      	lsls	r3, r3, #1
 8003e0a:	3350      	adds	r3, #80	; 0x50
 8003e0c:	443b      	add	r3, r7
 8003e0e:	f933 3c38 	ldrsh.w	r3, [r3, #-56]
 8003e12:	ee07 3a90 	vmov	s15, r3
 8003e16:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e1a:	68fa      	ldr	r2, [r7, #12]
 8003e1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e1e:	0059      	lsls	r1, r3, #1
 8003e20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e22:	440b      	add	r3, r1
 8003e24:	3308      	adds	r3, #8
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	4413      	add	r3, r2
 8003e2a:	edd3 6a00 	vldr	s13, [r3]
 8003e2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e30:	005b      	lsls	r3, r3, #1
 8003e32:	3350      	adds	r3, #80	; 0x50
 8003e34:	443b      	add	r3, r7
 8003e36:	f933 3c24 	ldrsh.w	r3, [r3, #-36]
 8003e3a:	ee07 3a90 	vmov	s15, r3
 8003e3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e4a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e4e:	ee17 3a90 	vmov	r3, s15
 8003e52:	b21a      	sxth	r2, r3
 8003e54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e56:	005b      	lsls	r3, r3, #1
 8003e58:	3350      	adds	r3, #80	; 0x50
 8003e5a:	443b      	add	r3, r7
 8003e5c:	f823 2c38 	strh.w	r2, [r3, #-56]

			D_out[i] += pid->kd[i][j] * D[i];
 8003e60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e62:	005b      	lsls	r3, r3, #1
 8003e64:	3350      	adds	r3, #80	; 0x50
 8003e66:	443b      	add	r3, r7
 8003e68:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8003e6c:	ee07 3a90 	vmov	s15, r3
 8003e70:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e74:	68fa      	ldr	r2, [r7, #12]
 8003e76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e78:	0059      	lsls	r1, r3, #1
 8003e7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e7c:	440b      	add	r3, r1
 8003e7e:	3310      	adds	r3, #16
 8003e80:	009b      	lsls	r3, r3, #2
 8003e82:	4413      	add	r3, r2
 8003e84:	edd3 6a00 	vldr	s13, [r3]
 8003e88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e8a:	005b      	lsls	r3, r3, #1
 8003e8c:	3350      	adds	r3, #80	; 0x50
 8003e8e:	443b      	add	r3, r7
 8003e90:	f933 3c28 	ldrsh.w	r3, [r3, #-40]
 8003e94:	ee07 3a90 	vmov	s15, r3
 8003e98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ea0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ea4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ea8:	ee17 3a90 	vmov	r3, s15
 8003eac:	b21a      	sxth	r2, r3
 8003eae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003eb0:	005b      	lsls	r3, r3, #1
 8003eb2:	3350      	adds	r3, #80	; 0x50
 8003eb4:	443b      	add	r3, r7
 8003eb6:	f823 2c40 	strh.w	r2, [r3, #-64]
		for(int j = 0; j < dimension_in; j++){
 8003eba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ebc:	3301      	adds	r3, #1
 8003ebe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ec0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	f77f af73 	ble.w	8003dae <get_PID_out+0x17a>
		}

		protect_out[i] = P_out[i] + I_out[i] + D_out[i];
 8003ec8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003eca:	005b      	lsls	r3, r3, #1
 8003ecc:	3350      	adds	r3, #80	; 0x50
 8003ece:	443b      	add	r3, r7
 8003ed0:	f933 3c30 	ldrsh.w	r3, [r3, #-48]
 8003ed4:	b29a      	uxth	r2, r3
 8003ed6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ed8:	005b      	lsls	r3, r3, #1
 8003eda:	3350      	adds	r3, #80	; 0x50
 8003edc:	443b      	add	r3, r7
 8003ede:	f933 3c38 	ldrsh.w	r3, [r3, #-56]
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	4413      	add	r3, r2
 8003ee6:	b29a      	uxth	r2, r3
 8003ee8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003eea:	005b      	lsls	r3, r3, #1
 8003eec:	3350      	adds	r3, #80	; 0x50
 8003eee:	443b      	add	r3, r7
 8003ef0:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8003ef4:	b29b      	uxth	r3, r3
 8003ef6:	4413      	add	r3, r2
 8003ef8:	b29b      	uxth	r3, r3
 8003efa:	b21a      	sxth	r2, r3
 8003efc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003efe:	005b      	lsls	r3, r3, #1
 8003f00:	3350      	adds	r3, #80	; 0x50
 8003f02:	443b      	add	r3, r7
 8003f04:	f823 2c1c 	strh.w	r2, [r3, #-28]

		if(protect_out[i] > MAX_ANGLE){
 8003f08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f0a:	005b      	lsls	r3, r3, #1
 8003f0c:	3350      	adds	r3, #80	; 0x50
 8003f0e:	443b      	add	r3, r7
 8003f10:	f933 3c1c 	ldrsh.w	r3, [r3, #-28]
 8003f14:	2b5a      	cmp	r3, #90	; 0x5a
 8003f16:	dd06      	ble.n	8003f26 <get_PID_out+0x2f2>
			pid->out[i] = MAX_ANGLE;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003f1c:	3248      	adds	r2, #72	; 0x48
 8003f1e:	215a      	movs	r1, #90	; 0x5a
 8003f20:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8003f24:	e01b      	b.n	8003f5e <get_PID_out+0x32a>
		}
		else if (protect_out[i] < MIN_ANGLE){
 8003f26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f28:	005b      	lsls	r3, r3, #1
 8003f2a:	3350      	adds	r3, #80	; 0x50
 8003f2c:	443b      	add	r3, r7
 8003f2e:	f933 3c1c 	ldrsh.w	r3, [r3, #-28]
 8003f32:	f113 0f5a 	cmn.w	r3, #90	; 0x5a
 8003f36:	da07      	bge.n	8003f48 <get_PID_out+0x314>
			pid->out[i] = MIN_ANGLE;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003f3c:	3248      	adds	r2, #72	; 0x48
 8003f3e:	f64f 71a6 	movw	r1, #65446	; 0xffa6
 8003f42:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8003f46:	e00a      	b.n	8003f5e <get_PID_out+0x32a>
		}
		else {
			pid->out[i] = protect_out[i];
 8003f48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f4a:	005b      	lsls	r3, r3, #1
 8003f4c:	3350      	adds	r3, #80	; 0x50
 8003f4e:	443b      	add	r3, r7
 8003f50:	f933 1c1c 	ldrsh.w	r1, [r3, #-28]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003f58:	3248      	adds	r2, #72	; 0x48
 8003f5a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(int i = 0; i < dimension_out; i++){
 8003f5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f60:	3301      	adds	r3, #1
 8003f62:	643b      	str	r3, [r7, #64]	; 0x40
 8003f64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f66:	2b03      	cmp	r3, #3
 8003f68:	f77f af1e 	ble.w	8003da8 <get_PID_out+0x174>
		}
	}
}
 8003f6c:	bf00      	nop
 8003f6e:	bf00      	nop
 8003f70:	3754      	adds	r7, #84	; 0x54
 8003f72:	46bd      	mov	sp, r7
 8003f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f78:	4770      	bx	lr

08003f7a <set_pwm>:

void set_pwm(struct PID* pid){
 8003f7a:	b580      	push	{r7, lr}
 8003f7c:	b082      	sub	sp, #8
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	6078      	str	r0, [r7, #4]
	TIM2->CCR1 = degrees_to_pulse(pid->out[1]);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	; 0x92
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f000 fafd 	bl	8004588 <degrees_to_pulse>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	461a      	mov	r2, r3
 8003f92:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003f96:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCR2 = degrees_to_pulse(-pid->out[0]);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	f9b3 3090 	ldrsh.w	r3, [r3, #144]	; 0x90
 8003f9e:	b29b      	uxth	r3, r3
 8003fa0:	425b      	negs	r3, r3
 8003fa2:	b29b      	uxth	r3, r3
 8003fa4:	b21b      	sxth	r3, r3
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f000 faee 	bl	8004588 <degrees_to_pulse>
 8003fac:	4603      	mov	r3, r0
 8003fae:	461a      	mov	r2, r3
 8003fb0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003fb4:	639a      	str	r2, [r3, #56]	; 0x38
	TIM2->CCR3 = degrees_to_pulse(pid->out[3]);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	f9b3 3096 	ldrsh.w	r3, [r3, #150]	; 0x96
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f000 fae3 	bl	8004588 <degrees_to_pulse>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003fca:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM2->CCR4 = degrees_to_pulse(-pid->out[2]);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	f9b3 3094 	ldrsh.w	r3, [r3, #148]	; 0x94
 8003fd2:	b29b      	uxth	r3, r3
 8003fd4:	425b      	negs	r3, r3
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	b21b      	sxth	r3, r3
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f000 fad4 	bl	8004588 <degrees_to_pulse>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003fe8:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003fea:	bf00      	nop
 8003fec:	3708      	adds	r7, #8
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}
	...

08003ff4 <altitude_init>:
uint8_t Data[256];


BMP280_HandleTypedef bmp280;

void altitude_init(struct Rocket* rocket){
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b084      	sub	sp, #16
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]

	if (rocket->altitude == NULL) {
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d06d      	beq.n	80040e0 <altitude_init+0xec>
		//  :   
		return;
	}

	rocket->altitude->altitude = 0;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	68db      	ldr	r3, [r3, #12]
 8004008:	f04f 0200 	mov.w	r2, #0
 800400c:	601a      	str	r2, [r3, #0]

	rocket->altitude->altitude_f = 0;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	f04f 0200 	mov.w	r2, #0
 8004016:	605a      	str	r2, [r3, #4]

	rocket->altitude->max_altitude = 0;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	68db      	ldr	r3, [r3, #12]
 800401c:	f04f 0200 	mov.w	r2, #0
 8004020:	609a      	str	r2, [r3, #8]

	bmp280_init_default_params(&bmp280.params);
 8004022:	4831      	ldr	r0, [pc, #196]	; (80040e8 <altitude_init+0xf4>)
 8004024:	f7fd fae4 	bl	80015f0 <bmp280_init_default_params>
	bmp280.addr = BMP280_I2C_ADDRESS_0;
 8004028:	4b30      	ldr	r3, [pc, #192]	; (80040ec <altitude_init+0xf8>)
 800402a:	2276      	movs	r2, #118	; 0x76
 800402c:	849a      	strh	r2, [r3, #36]	; 0x24
	bmp280.i2c = &hi2c1;
 800402e:	4b2f      	ldr	r3, [pc, #188]	; (80040ec <altitude_init+0xf8>)
 8004030:	4a2f      	ldr	r2, [pc, #188]	; (80040f0 <altitude_init+0xfc>)
 8004032:	629a      	str	r2, [r3, #40]	; 0x28

	while (!bmp280_init(&bmp280, &bmp280.params)) {
 8004034:	e013      	b.n	800405e <altitude_init+0x6a>
		size = sprintf((char *)Data, "BMP280 initialization failed\n");
 8004036:	492f      	ldr	r1, [pc, #188]	; (80040f4 <altitude_init+0x100>)
 8004038:	482f      	ldr	r0, [pc, #188]	; (80040f8 <altitude_init+0x104>)
 800403a:	f008 f889 	bl	800c150 <siprintf>
 800403e:	4603      	mov	r3, r0
 8004040:	b29a      	uxth	r2, r3
 8004042:	4b2e      	ldr	r3, [pc, #184]	; (80040fc <altitude_init+0x108>)
 8004044:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, Data, size, 1000);
 8004046:	4b2d      	ldr	r3, [pc, #180]	; (80040fc <altitude_init+0x108>)
 8004048:	881a      	ldrh	r2, [r3, #0]
 800404a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800404e:	492a      	ldr	r1, [pc, #168]	; (80040f8 <altitude_init+0x104>)
 8004050:	482b      	ldr	r0, [pc, #172]	; (8004100 <altitude_init+0x10c>)
 8004052:	f006 f8ef 	bl	800a234 <HAL_UART_Transmit>
		HAL_Delay(2000);
 8004056:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800405a:	f000 fc9d 	bl	8004998 <HAL_Delay>
	while (!bmp280_init(&bmp280, &bmp280.params)) {
 800405e:	4922      	ldr	r1, [pc, #136]	; (80040e8 <altitude_init+0xf4>)
 8004060:	4822      	ldr	r0, [pc, #136]	; (80040ec <altitude_init+0xf8>)
 8004062:	f7fd fc3f 	bl	80018e4 <bmp280_init>
 8004066:	4603      	mov	r3, r0
 8004068:	f083 0301 	eor.w	r3, r3, #1
 800406c:	b2db      	uxtb	r3, r3
 800406e:	2b00      	cmp	r3, #0
 8004070:	d1e1      	bne.n	8004036 <altitude_init+0x42>
	}
	bool bme280p = bmp280.id == BME280_CHIP_ID;
 8004072:	4b1e      	ldr	r3, [pc, #120]	; (80040ec <altitude_init+0xf8>)
 8004074:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004078:	2b60      	cmp	r3, #96	; 0x60
 800407a:	bf0c      	ite	eq
 800407c:	2301      	moveq	r3, #1
 800407e:	2300      	movne	r3, #0
 8004080:	72fb      	strb	r3, [r7, #11]
	size = sprintf((char *)Data, "BMP280: found %s\n", bme280p ? "BME280" : "BMP280");
 8004082:	7afb      	ldrb	r3, [r7, #11]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d001      	beq.n	800408c <altitude_init+0x98>
 8004088:	4b1e      	ldr	r3, [pc, #120]	; (8004104 <altitude_init+0x110>)
 800408a:	e000      	b.n	800408e <altitude_init+0x9a>
 800408c:	4b1e      	ldr	r3, [pc, #120]	; (8004108 <altitude_init+0x114>)
 800408e:	461a      	mov	r2, r3
 8004090:	491e      	ldr	r1, [pc, #120]	; (800410c <altitude_init+0x118>)
 8004092:	4819      	ldr	r0, [pc, #100]	; (80040f8 <altitude_init+0x104>)
 8004094:	f008 f85c 	bl	800c150 <siprintf>
 8004098:	4603      	mov	r3, r0
 800409a:	b29a      	uxth	r2, r3
 800409c:	4b17      	ldr	r3, [pc, #92]	; (80040fc <altitude_init+0x108>)
 800409e:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, Data, size, 1000);
 80040a0:	4b16      	ldr	r3, [pc, #88]	; (80040fc <altitude_init+0x108>)
 80040a2:	881a      	ldrh	r2, [r3, #0]
 80040a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80040a8:	4913      	ldr	r1, [pc, #76]	; (80040f8 <altitude_init+0x104>)
 80040aa:	4815      	ldr	r0, [pc, #84]	; (8004100 <altitude_init+0x10c>)
 80040ac:	f006 f8c2 	bl	800a234 <HAL_UART_Transmit>
	for(int i = 0; i < 100; i++){
 80040b0:	2300      	movs	r3, #0
 80040b2:	60fb      	str	r3, [r7, #12]
 80040b4:	e010      	b.n	80040d8 <altitude_init+0xe4>
		bmp280_read_float(&bmp280, &(rocket->atmosphere->start_temperature), &(rocket->atmosphere->start_pressure), &(rocket->atmosphere->start_humidity));
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ba:	f103 0110 	add.w	r1, r3, #16
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c2:	f103 020c 	add.w	r2, r3, #12
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ca:	3314      	adds	r3, #20
 80040cc:	4807      	ldr	r0, [pc, #28]	; (80040ec <altitude_init+0xf8>)
 80040ce:	f7fe f871 	bl	80021b4 <bmp280_read_float>
	for(int i = 0; i < 100; i++){
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	3301      	adds	r3, #1
 80040d6:	60fb      	str	r3, [r7, #12]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2b63      	cmp	r3, #99	; 0x63
 80040dc:	ddeb      	ble.n	80040b6 <altitude_init+0xc2>
 80040de:	e000      	b.n	80040e2 <altitude_init+0xee>
		return;
 80040e0:	bf00      	nop
	}

}
 80040e2:	3710      	adds	r7, #16
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}
 80040e8:	20000824 	.word	0x20000824
 80040ec:	200007f8 	.word	0x200007f8
 80040f0:	20000258 	.word	0x20000258
 80040f4:	08010a78 	.word	0x08010a78
 80040f8:	200006f8 	.word	0x200006f8
 80040fc:	200006f4 	.word	0x200006f4
 8004100:	200006b0 	.word	0x200006b0
 8004104:	08010a98 	.word	0x08010a98
 8004108:	08010aa0 	.word	0x08010aa0
 800410c:	08010aa8 	.word	0x08010aa8

08004110 <get_altitude_measurement>:



void get_altitude_measurement(struct Rocket* rocket){
 8004110:	b590      	push	{r4, r7, lr}
 8004112:	b083      	sub	sp, #12
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
	  bmp280_read_float(&bmp280, &(rocket->atmosphere->temperature), &(rocket->atmosphere->pressure), &(rocket->atmosphere->humidity));
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800411c:	1d19      	adds	r1, r3, #4
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004122:	461a      	mov	r2, r3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004128:	3308      	adds	r3, #8
 800412a:	480d      	ldr	r0, [pc, #52]	; (8004160 <get_altitude_measurement+0x50>)
 800412c:	f7fe f842 	bl	80021b4 <bmp280_read_float>
	  rocket->altitude->altitude = pascal_to_metrs(rocket->atmosphere->pressure,rocket->atmosphere->start_pressure);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004134:	edd3 7a00 	vldr	s15, [r3]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800413c:	ed93 7a03 	vldr	s14, [r3, #12]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	68dc      	ldr	r4, [r3, #12]
 8004144:	eef0 0a47 	vmov.f32	s1, s14
 8004148:	eeb0 0a67 	vmov.f32	s0, s15
 800414c:	f7fd fa04 	bl	8001558 <pascal_to_metrs>
 8004150:	eef0 7a40 	vmov.f32	s15, s0
 8004154:	edc4 7a00 	vstr	s15, [r4]
	  //rocket->altitude->altitude_f = average_filter(rocket->altitude->altitude, rocket->altitude->altitude_f, k_alt);
}
 8004158:	bf00      	nop
 800415a:	370c      	adds	r7, #12
 800415c:	46bd      	mov	sp, r7
 800415e:	bd90      	pop	{r4, r7, pc}
 8004160:	200007f8 	.word	0x200007f8

08004164 <filtered_altitude_measurement>:

void filtered_altitude_measurement(struct Rocket* rocket, struct GMedian* gmedian_alt){
 8004164:	b590      	push	{r4, r7, lr}
 8004166:	b083      	sub	sp, #12
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	6039      	str	r1, [r7, #0]
	gmedian_alt->destination_f_m = filtered(gmedian_alt, rocket->altitude->altitude);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	edd3 7a00 	vldr	s15, [r3]
 8004176:	eeb0 0a67 	vmov.f32	s0, s15
 800417a:	6838      	ldr	r0, [r7, #0]
 800417c:	f7ff fb9a 	bl	80038b4 <filtered>
 8004180:	eef0 7a40 	vmov.f32	s15, s0
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	rocket->altitude->altitude_f = average_filter(gmedian_alt->destination_f_m,rocket->altitude->altitude_f, k_alt);
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	68db      	ldr	r3, [r3, #12]
 8004194:	ed93 7a01 	vldr	s14, [r3, #4]
 8004198:	4b0a      	ldr	r3, [pc, #40]	; (80041c4 <filtered_altitude_measurement+0x60>)
 800419a:	edd3 6a00 	vldr	s13, [r3]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	68dc      	ldr	r4, [r3, #12]
 80041a2:	eeb0 1a66 	vmov.f32	s2, s13
 80041a6:	eef0 0a47 	vmov.f32	s1, s14
 80041aa:	eeb0 0a67 	vmov.f32	s0, s15
 80041ae:	f7ff fb4c 	bl	800384a <average_filter>
 80041b2:	eef0 7a40 	vmov.f32	s15, s0
 80041b6:	edc4 7a01 	vstr	s15, [r4, #4]

	//rocket->altitude->altitude_f = average_filter(rocket->altitude->altitude, rocket->altitude->altitude_f, k_alt);

}
 80041ba:	bf00      	nop
 80041bc:	370c      	adds	r7, #12
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd90      	pop	{r4, r7, pc}
 80041c2:	bf00      	nop
 80041c4:	20000014 	.word	0x20000014

080041c8 <pow2>:
//int16_t destination_m[3] = { 0, };
//float acceleration = 0;



float pow2(float a){
 80041c8:	b480      	push	{r7}
 80041ca:	b083      	sub	sp, #12
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	ed87 0a01 	vstr	s0, [r7, #4]
	return a*a;
 80041d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80041d6:	ee67 7aa7 	vmul.f32	s15, s15, s15
}
 80041da:	eeb0 0a67 	vmov.f32	s0, s15
 80041de:	370c      	adds	r7, #12
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr

080041e8 <acceleration_modulus>:
		gyro->destination_g_f[i] = 0;
	}
	gyro->gyro_mod = 0;
}

float acceleration_modulus(float* destination_a){
 80041e8:	b580      	push	{r7, lr}
 80041ea:	ed2d 8b02 	vpush	{d8}
 80041ee:	b082      	sub	sp, #8
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
	return sqrt(pow2(destination_a[0]) + pow2(destination_a[1]) + pow2(destination_a[2]));
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	edd3 7a00 	vldr	s15, [r3]
 80041fa:	eeb0 0a67 	vmov.f32	s0, s15
 80041fe:	f7ff ffe3 	bl	80041c8 <pow2>
 8004202:	eeb0 8a40 	vmov.f32	s16, s0
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	3304      	adds	r3, #4
 800420a:	edd3 7a00 	vldr	s15, [r3]
 800420e:	eeb0 0a67 	vmov.f32	s0, s15
 8004212:	f7ff ffd9 	bl	80041c8 <pow2>
 8004216:	eef0 7a40 	vmov.f32	s15, s0
 800421a:	ee38 8a27 	vadd.f32	s16, s16, s15
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	3308      	adds	r3, #8
 8004222:	edd3 7a00 	vldr	s15, [r3]
 8004226:	eeb0 0a67 	vmov.f32	s0, s15
 800422a:	f7ff ffcd 	bl	80041c8 <pow2>
 800422e:	eef0 7a40 	vmov.f32	s15, s0
 8004232:	ee78 7a27 	vadd.f32	s15, s16, s15
 8004236:	ee17 0a90 	vmov	r0, s15
 800423a:	f7fc f99d 	bl	8000578 <__aeabi_f2d>
 800423e:	4602      	mov	r2, r0
 8004240:	460b      	mov	r3, r1
 8004242:	ec43 2b10 	vmov	d0, r2, r3
 8004246:	f00b fe85 	bl	800ff54 <sqrt>
 800424a:	ec53 2b10 	vmov	r2, r3, d0
 800424e:	4610      	mov	r0, r2
 8004250:	4619      	mov	r1, r3
 8004252:	f7fc fce1 	bl	8000c18 <__aeabi_d2f>
 8004256:	4603      	mov	r3, r0
 8004258:	ee07 3a90 	vmov	s15, r3

}
 800425c:	eeb0 0a67 	vmov.f32	s0, s15
 8004260:	3708      	adds	r7, #8
 8004262:	46bd      	mov	sp, r7
 8004264:	ecbd 8b02 	vpop	{d8}
 8004268:	bd80      	pop	{r7, pc}

0800426a <get_inertia_measurement>:
	//accelerate_init(accelerate);
	//gyro_init(gyro);
	MPU_init();
}

void get_inertia_measurement(struct Accelerate* accelerate, struct Gyro* gyro){
 800426a:	b580      	push	{r7, lr}
 800426c:	b082      	sub	sp, #8
 800426e:	af00      	add	r7, sp, #0
 8004270:	6078      	str	r0, [r7, #4]
 8004272:	6039      	str	r1, [r7, #0]
	MPU_get_accel(accelerate->destination_a);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	4618      	mov	r0, r3
 8004278:	f7fd f80e 	bl	8001298 <MPU_get_accel>
	MPU_get_gyro(gyro->destination_g);
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	4618      	mov	r0, r3
 8004280:	f7fd f89a 	bl	80013b8 <MPU_get_gyro>
		rocket->gyro->destination_g_f[i] = average_filter(rocket->gyro->destination_g[i],rocket->gyro->destination_g_f[i], k_gyro);

	}*/// ,   for
	//destination_a_f_m[0] = filtered(&gmedian, rocket->accelerate->destination_a_f[0]);
	//rocket->accelerate->destination_a[i]
}
 8004284:	bf00      	nop
 8004286:	3708      	adds	r7, #8
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}

0800428c <filtered_inertia_measurement>:

void filtered_inertia_measurement(struct Accelerate* accelerate, struct Gyro* gyro, struct GMedian* gmedian_a, struct GMedian* gmedian_g){
 800428c:	b590      	push	{r4, r7, lr}
 800428e:	b087      	sub	sp, #28
 8004290:	af00      	add	r7, sp, #0
 8004292:	60f8      	str	r0, [r7, #12]
 8004294:	60b9      	str	r1, [r7, #8]
 8004296:	607a      	str	r2, [r7, #4]
 8004298:	603b      	str	r3, [r7, #0]

	for(int i = 0; i < 3; i++){
 800429a:	2300      	movs	r3, #0
 800429c:	617b      	str	r3, [r7, #20]
 800429e:	e08e      	b.n	80043be <filtered_inertia_measurement+0x132>
			gmedian_a[i].destination_f_m = filtered(&(gmedian_a[i]), accelerate->destination_a[i]);
 80042a0:	697a      	ldr	r2, [r7, #20]
 80042a2:	4613      	mov	r3, r2
 80042a4:	005b      	lsls	r3, r3, #1
 80042a6:	4413      	add	r3, r2
 80042a8:	011b      	lsls	r3, r3, #4
 80042aa:	461a      	mov	r2, r3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	1899      	adds	r1, r3, r2
 80042b0:	68fa      	ldr	r2, [r7, #12]
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	009b      	lsls	r3, r3, #2
 80042b6:	4413      	add	r3, r2
 80042b8:	edd3 7a00 	vldr	s15, [r3]
 80042bc:	697a      	ldr	r2, [r7, #20]
 80042be:	4613      	mov	r3, r2
 80042c0:	005b      	lsls	r3, r3, #1
 80042c2:	4413      	add	r3, r2
 80042c4:	011b      	lsls	r3, r3, #4
 80042c6:	461a      	mov	r2, r3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	189c      	adds	r4, r3, r2
 80042cc:	eeb0 0a67 	vmov.f32	s0, s15
 80042d0:	4608      	mov	r0, r1
 80042d2:	f7ff faef 	bl	80038b4 <filtered>
 80042d6:	eef0 7a40 	vmov.f32	s15, s0
 80042da:	edc4 7a0b 	vstr	s15, [r4, #44]	; 0x2c
			accelerate->destination_a_f[i] = average_filter(gmedian_a[i].destination_f_m, accelerate->destination_a_f[i], k_accel);
 80042de:	697a      	ldr	r2, [r7, #20]
 80042e0:	4613      	mov	r3, r2
 80042e2:	005b      	lsls	r3, r3, #1
 80042e4:	4413      	add	r3, r2
 80042e6:	011b      	lsls	r3, r3, #4
 80042e8:	461a      	mov	r2, r3
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4413      	add	r3, r2
 80042ee:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80042f2:	68fa      	ldr	r2, [r7, #12]
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	3302      	adds	r3, #2
 80042f8:	009b      	lsls	r3, r3, #2
 80042fa:	4413      	add	r3, r2
 80042fc:	3304      	adds	r3, #4
 80042fe:	ed93 7a00 	vldr	s14, [r3]
 8004302:	4b33      	ldr	r3, [pc, #204]	; (80043d0 <filtered_inertia_measurement+0x144>)
 8004304:	edd3 6a00 	vldr	s13, [r3]
 8004308:	eeb0 1a66 	vmov.f32	s2, s13
 800430c:	eef0 0a47 	vmov.f32	s1, s14
 8004310:	eeb0 0a67 	vmov.f32	s0, s15
 8004314:	f7ff fa99 	bl	800384a <average_filter>
 8004318:	eef0 7a40 	vmov.f32	s15, s0
 800431c:	68fa      	ldr	r2, [r7, #12]
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	3302      	adds	r3, #2
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	4413      	add	r3, r2
 8004326:	3304      	adds	r3, #4
 8004328:	edc3 7a00 	vstr	s15, [r3]

			gmedian_g[i].destination_f_m = filtered(&(gmedian_g[i]), gyro->destination_g[i]);
 800432c:	697a      	ldr	r2, [r7, #20]
 800432e:	4613      	mov	r3, r2
 8004330:	005b      	lsls	r3, r3, #1
 8004332:	4413      	add	r3, r2
 8004334:	011b      	lsls	r3, r3, #4
 8004336:	461a      	mov	r2, r3
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	1899      	adds	r1, r3, r2
 800433c:	68ba      	ldr	r2, [r7, #8]
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	4413      	add	r3, r2
 8004344:	edd3 7a00 	vldr	s15, [r3]
 8004348:	697a      	ldr	r2, [r7, #20]
 800434a:	4613      	mov	r3, r2
 800434c:	005b      	lsls	r3, r3, #1
 800434e:	4413      	add	r3, r2
 8004350:	011b      	lsls	r3, r3, #4
 8004352:	461a      	mov	r2, r3
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	189c      	adds	r4, r3, r2
 8004358:	eeb0 0a67 	vmov.f32	s0, s15
 800435c:	4608      	mov	r0, r1
 800435e:	f7ff faa9 	bl	80038b4 <filtered>
 8004362:	eef0 7a40 	vmov.f32	s15, s0
 8004366:	edc4 7a0b 	vstr	s15, [r4, #44]	; 0x2c
			gyro->destination_g_f[i] = average_filter(gmedian_g[i].destination_f_m, gyro->destination_g_f[i], k_gyro);
 800436a:	697a      	ldr	r2, [r7, #20]
 800436c:	4613      	mov	r3, r2
 800436e:	005b      	lsls	r3, r3, #1
 8004370:	4413      	add	r3, r2
 8004372:	011b      	lsls	r3, r3, #4
 8004374:	461a      	mov	r2, r3
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	4413      	add	r3, r2
 800437a:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800437e:	68ba      	ldr	r2, [r7, #8]
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	3302      	adds	r3, #2
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	4413      	add	r3, r2
 8004388:	3304      	adds	r3, #4
 800438a:	ed93 7a00 	vldr	s14, [r3]
 800438e:	4b11      	ldr	r3, [pc, #68]	; (80043d4 <filtered_inertia_measurement+0x148>)
 8004390:	edd3 6a00 	vldr	s13, [r3]
 8004394:	eeb0 1a66 	vmov.f32	s2, s13
 8004398:	eef0 0a47 	vmov.f32	s1, s14
 800439c:	eeb0 0a67 	vmov.f32	s0, s15
 80043a0:	f7ff fa53 	bl	800384a <average_filter>
 80043a4:	eef0 7a40 	vmov.f32	s15, s0
 80043a8:	68ba      	ldr	r2, [r7, #8]
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	3302      	adds	r3, #2
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	4413      	add	r3, r2
 80043b2:	3304      	adds	r3, #4
 80043b4:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < 3; i++){
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	3301      	adds	r3, #1
 80043bc:	617b      	str	r3, [r7, #20]
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	2b02      	cmp	r3, #2
 80043c2:	f77f af6d 	ble.w	80042a0 <filtered_inertia_measurement+0x14>
		}
}
 80043c6:	bf00      	nop
 80043c8:	bf00      	nop
 80043ca:	371c      	adds	r7, #28
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd90      	pop	{r4, r7, pc}
 80043d0:	2000000c 	.word	0x2000000c
 80043d4:	20000010 	.word	0x20000010

080043d8 <get_inertia_measurement_mod>:

void get_inertia_measurement_mod(struct Accelerate* accelerate, struct Gyro* gyro){
 80043d8:	b580      	push	{r7, lr}
 80043da:	b082      	sub	sp, #8
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
 80043e0:	6039      	str	r1, [r7, #0]
	accelerate->accel_mod = acceleration_modulus(accelerate->destination_a_f);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	330c      	adds	r3, #12
 80043e6:	4618      	mov	r0, r3
 80043e8:	f7ff fefe 	bl	80041e8 <acceleration_modulus>
 80043ec:	eef0 7a40 	vmov.f32	s15, s0
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	edc3 7a06 	vstr	s15, [r3, #24]
	gyro->gyro_mod = acceleration_modulus(gyro->destination_g_f);
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	330c      	adds	r3, #12
 80043fa:	4618      	mov	r0, r3
 80043fc:	f7ff fef4 	bl	80041e8 <acceleration_modulus>
 8004400:	eef0 7a40 	vmov.f32	s15, s0
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	edc3 7a06 	vstr	s15, [r3, #24]
}
 800440a:	bf00      	nop
 800440c:	3708      	adds	r7, #8
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}
 8004412:	0000      	movs	r0, r0
 8004414:	0000      	movs	r0, r0
	...

08004418 <get_mcu_voltage>:
#include "system/power.h"

uint16_t adcData = 0;


float get_mcu_voltage(){
 8004418:	b580      	push	{r7, lr}
 800441a:	af00      	add	r7, sp, #0
	//HAL_ADC_PollForConversion(&hadc1, 100); //   
	adcData = HAL_ADC_GetValue(&hadc1); //      adc
 800441c:	4812      	ldr	r0, [pc, #72]	; (8004468 <get_mcu_voltage+0x50>)
 800441e:	f000 fd15 	bl	8004e4c <HAL_ADC_GetValue>
 8004422:	4603      	mov	r3, r0
 8004424:	b29a      	uxth	r2, r3
 8004426:	4b11      	ldr	r3, [pc, #68]	; (800446c <get_mcu_voltage+0x54>)
 8004428:	801a      	strh	r2, [r3, #0]
	return ADC_MAX * ADC_REFERENCE_VOLTAGE / adcData;
 800442a:	4b10      	ldr	r3, [pc, #64]	; (800446c <get_mcu_voltage+0x54>)
 800442c:	881b      	ldrh	r3, [r3, #0]
 800442e:	4618      	mov	r0, r3
 8004430:	f7fc f890 	bl	8000554 <__aeabi_i2d>
 8004434:	4602      	mov	r2, r0
 8004436:	460b      	mov	r3, r1
 8004438:	a109      	add	r1, pc, #36	; (adr r1, 8004460 <get_mcu_voltage+0x48>)
 800443a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800443e:	f7fc fa1d 	bl	800087c <__aeabi_ddiv>
 8004442:	4602      	mov	r2, r0
 8004444:	460b      	mov	r3, r1
 8004446:	4610      	mov	r0, r2
 8004448:	4619      	mov	r1, r3
 800444a:	f7fc fbe5 	bl	8000c18 <__aeabi_d2f>
 800444e:	4603      	mov	r3, r0
 8004450:	ee07 3a90 	vmov	s15, r3
}
 8004454:	eeb0 0a67 	vmov.f32	s0, s15
 8004458:	bd80      	pop	{r7, pc}
 800445a:	bf00      	nop
 800445c:	f3af 8000 	nop.w
 8004460:	00000000 	.word	0x00000000
 8004464:	40b33200 	.word	0x40b33200
 8004468:	20000210 	.word	0x20000210
 800446c:	2000082c 	.word	0x2000082c

08004470 <radio_init>:
#include "system/radio.h"


void radio_init(struct Radio* radio){
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
	radio->TRANSMIT_IS_OK = false;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2200      	movs	r2, #0
 800447c:	701a      	strb	r2, [r3, #0]
	radio->frequency_data_transmission = 1;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2201      	movs	r2, #1
 8004482:	805a      	strh	r2, [r3, #2]
}
 8004484:	bf00      	nop
 8004486:	370c      	adds	r7, #12
 8004488:	46bd      	mov	sp, r7
 800448a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448e:	4770      	bx	lr

08004490 <transmit_data>:

void set_data_transmit_frequency(TIM_HandleTypeDef *htim, struct Radio* radio){
	htim->Instance->ARR = 8*powf(10,6) / radio->frequency_data_transmission/ htim->Instance->PSC;
}

void transmit_data(struct Rocket* rocket, struct Radio* radio){
 8004490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004494:	b0ad      	sub	sp, #180	; 0xb4
 8004496:	af0c      	add	r7, sp, #48	; 0x30
 8004498:	6178      	str	r0, [r7, #20]
 800449a:	6139      	str	r1, [r7, #16]
	char buf[100];

	snprintf(buf, sizeof(buf), "%s %f %f %f %f %d %d %d %d;\n", rocket->teamId, rocket->time, rocket->battery_voltage, rocket->altitude->altitude_f, rocket->accel_mod, rocket->start_point, rocket->apogee_point, rocket->activate_point, rocket->landing_point);
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	60fb      	str	r3, [r7, #12]
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	69db      	ldr	r3, [r3, #28]
 80044a4:	4618      	mov	r0, r3
 80044a6:	f7fc f867 	bl	8000578 <__aeabi_f2d>
 80044aa:	4604      	mov	r4, r0
 80044ac:	460d      	mov	r5, r1
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	4618      	mov	r0, r3
 80044b4:	f7fc f860 	bl	8000578 <__aeabi_f2d>
 80044b8:	4680      	mov	r8, r0
 80044ba:	4689      	mov	r9, r1
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	4618      	mov	r0, r3
 80044c4:	f7fc f858 	bl	8000578 <__aeabi_f2d>
 80044c8:	4682      	mov	sl, r0
 80044ca:	468b      	mov	fp, r1
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	6a1b      	ldr	r3, [r3, #32]
 80044d0:	4618      	mov	r0, r3
 80044d2:	f7fc f851 	bl	8000578 <__aeabi_f2d>
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	7c1b      	ldrb	r3, [r3, #16]
 80044da:	461a      	mov	r2, r3
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	7c5b      	ldrb	r3, [r3, #17]
 80044e0:	60bb      	str	r3, [r7, #8]
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	7c9b      	ldrb	r3, [r3, #18]
 80044e6:	607b      	str	r3, [r7, #4]
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	7cdb      	ldrb	r3, [r3, #19]
 80044ec:	f107 061c 	add.w	r6, r7, #28
 80044f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	930a      	str	r3, [sp, #40]	; 0x28
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	9309      	str	r3, [sp, #36]	; 0x24
 80044fa:	9208      	str	r2, [sp, #32]
 80044fc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004500:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8004504:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8004508:	e9cd 4500 	strd	r4, r5, [sp]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	4a0d      	ldr	r2, [pc, #52]	; (8004544 <transmit_data+0xb4>)
 8004510:	2164      	movs	r1, #100	; 0x64
 8004512:	4630      	mov	r0, r6
 8004514:	f007 fde8 	bl	800c0e8 <sniprintf>

	//sprintf(buf, "$%f %f %f %f;", rocket->atmosphere.pressure, rocket->accelerate->destination_a[0], rocket->accelerate->destination_a[1], rocket->accelerate->destination_a[2]);
	if(radio->TRANSMIT_IS_OK == true){
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	781b      	ldrb	r3, [r3, #0]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d00c      	beq.n	800453a <transmit_data+0xaa>
		HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), 100);
 8004520:	f107 031c 	add.w	r3, r7, #28
 8004524:	4618      	mov	r0, r3
 8004526:	f7fb fe65 	bl	80001f4 <strlen>
 800452a:	4603      	mov	r3, r0
 800452c:	b29a      	uxth	r2, r3
 800452e:	f107 011c 	add.w	r1, r7, #28
 8004532:	2364      	movs	r3, #100	; 0x64
 8004534:	4804      	ldr	r0, [pc, #16]	; (8004548 <transmit_data+0xb8>)
 8004536:	f005 fe7d 	bl	800a234 <HAL_UART_Transmit>
	}
}
 800453a:	bf00      	nop
 800453c:	3784      	adds	r7, #132	; 0x84
 800453e:	46bd      	mov	sp, r7
 8004540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004544:	08010abc 	.word	0x08010abc
 8004548:	200006b0 	.word	0x200006b0

0800454c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800454c:	b480      	push	{r7}
 800454e:	b083      	sub	sp, #12
 8004550:	af00      	add	r7, sp, #0
 8004552:	4603      	mov	r3, r0
 8004554:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800455a:	2b00      	cmp	r3, #0
 800455c:	db0c      	blt.n	8004578 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800455e:	79fb      	ldrb	r3, [r7, #7]
 8004560:	f003 021f 	and.w	r2, r3, #31
 8004564:	4907      	ldr	r1, [pc, #28]	; (8004584 <__NVIC_ClearPendingIRQ+0x38>)
 8004566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800456a:	095b      	lsrs	r3, r3, #5
 800456c:	2001      	movs	r0, #1
 800456e:	fa00 f202 	lsl.w	r2, r0, r2
 8004572:	3360      	adds	r3, #96	; 0x60
 8004574:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004578:	bf00      	nop
 800457a:	370c      	adds	r7, #12
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr
 8004584:	e000e100 	.word	0xe000e100

08004588 <degrees_to_pulse>:
#include "system/rescue.h"

uint16_t degrees_to_pulse(int16_t degrees){
 8004588:	b580      	push	{r7, lr}
 800458a:	b082      	sub	sp, #8
 800458c:	af00      	add	r7, sp, #0
 800458e:	4603      	mov	r3, r0
 8004590:	80fb      	strh	r3, [r7, #6]
  return 11.1*degrees + 1500;
 8004592:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004596:	4618      	mov	r0, r3
 8004598:	f7fb ffdc 	bl	8000554 <__aeabi_i2d>
 800459c:	a30c      	add	r3, pc, #48	; (adr r3, 80045d0 <degrees_to_pulse+0x48>)
 800459e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045a2:	f7fc f841 	bl	8000628 <__aeabi_dmul>
 80045a6:	4602      	mov	r2, r0
 80045a8:	460b      	mov	r3, r1
 80045aa:	4610      	mov	r0, r2
 80045ac:	4619      	mov	r1, r3
 80045ae:	a30a      	add	r3, pc, #40	; (adr r3, 80045d8 <degrees_to_pulse+0x50>)
 80045b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b4:	f7fb fe82 	bl	80002bc <__adddf3>
 80045b8:	4602      	mov	r2, r0
 80045ba:	460b      	mov	r3, r1
 80045bc:	4610      	mov	r0, r2
 80045be:	4619      	mov	r1, r3
 80045c0:	f7fc fb0a 	bl	8000bd8 <__aeabi_d2uiz>
 80045c4:	4603      	mov	r3, r0
 80045c6:	b29b      	uxth	r3, r3
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	3708      	adds	r7, #8
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}
 80045d0:	33333333 	.word	0x33333333
 80045d4:	40263333 	.word	0x40263333
 80045d8:	00000000 	.word	0x00000000
 80045dc:	40977000 	.word	0x40977000

080045e0 <turn_servo>:

void turn_servo(int16_t degrees){
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b082      	sub	sp, #8
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	4603      	mov	r3, r0
 80045e8:	80fb      	strh	r3, [r7, #6]
	__HAL_GPIO_EXTI_CLEAR_IT(btn_Pin);  //   EXTI_PR
 80045ea:	4b12      	ldr	r3, [pc, #72]	; (8004634 <turn_servo+0x54>)
 80045ec:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80045f0:	615a      	str	r2, [r3, #20]
	NVIC_ClearPendingIRQ(EXTI15_10_IRQn); //   NVIC_ICPRx
 80045f2:	2028      	movs	r0, #40	; 0x28
 80045f4:	f7ff ffaa 	bl	800454c <__NVIC_ClearPendingIRQ>

	TIM1->CCR1 = degrees_to_pulse(degrees);
 80045f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80045fc:	4618      	mov	r0, r3
 80045fe:	f7ff ffc3 	bl	8004588 <degrees_to_pulse>
 8004602:	4603      	mov	r3, r0
 8004604:	461a      	mov	r2, r3
 8004606:	4b0c      	ldr	r3, [pc, #48]	; (8004638 <turn_servo+0x58>)
 8004608:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(500);
 800460a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800460e:	f000 f9c3 	bl	8004998 <HAL_Delay>
	TIM1->CCR1 = degrees_to_pulse(0);
 8004612:	2000      	movs	r0, #0
 8004614:	f7ff ffb8 	bl	8004588 <degrees_to_pulse>
 8004618:	4603      	mov	r3, r0
 800461a:	461a      	mov	r2, r3
 800461c:	4b06      	ldr	r3, [pc, #24]	; (8004638 <turn_servo+0x58>)
 800461e:	635a      	str	r2, [r3, #52]	; 0x34

	//HAL_UART_Transmit(&huart1, (uint8_t*)"servo is turn\n", sizeof("servo is turn\n"), 200);

	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);   //   
 8004620:	2028      	movs	r0, #40	; 0x28
 8004622:	f000 ffe1 	bl	80055e8 <HAL_NVIC_EnableIRQ>

	flag_irq = 0;
 8004626:	4b05      	ldr	r3, [pc, #20]	; (800463c <turn_servo+0x5c>)
 8004628:	2200      	movs	r2, #0
 800462a:	701a      	strb	r2, [r3, #0]
}
 800462c:	bf00      	nop
 800462e:	3708      	adds	r7, #8
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}
 8004634:	40013c00 	.word	0x40013c00
 8004638:	40010000 	.word	0x40010000
 800463c:	200005bc 	.word	0x200005bc

08004640 <rescue_system_init>:

void rescue_system_init(TIM_TypeDef* TIM){
 8004640:	b580      	push	{r7, lr}
 8004642:	b082      	sub	sp, #8
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
	TIM->CCR2 = degrees_to_pulse(0);
 8004648:	2000      	movs	r0, #0
 800464a:	f7ff ff9d 	bl	8004588 <degrees_to_pulse>
 800464e:	4603      	mov	r3, r0
 8004650:	461a      	mov	r2, r3
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	639a      	str	r2, [r3, #56]	; 0x38
}
 8004656:	bf00      	nop
 8004658:	3708      	adds	r7, #8
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}

0800465e <rocket_init>:
#include <stdio.h>
#include <string.h>
#include "system/rocket.h"
#include "MPU9250.h"

void rocket_init(struct Rocket *rocket, const char *teamId, struct Altitude* altitude, struct Atmosphere_param* atmosphere,struct Accelerate* accelerate, struct Angle* angle, struct Angle_velocity* angle_velocity) {
 800465e:	b580      	push	{r7, lr}
 8004660:	b084      	sub	sp, #16
 8004662:	af00      	add	r7, sp, #0
 8004664:	60f8      	str	r0, [r7, #12]
 8004666:	60b9      	str	r1, [r7, #8]
 8004668:	607a      	str	r2, [r7, #4]
 800466a:	603b      	str	r3, [r7, #0]

	strncpy(rocket->teamId, teamId, sizeof(rocket->teamId) - 1);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2209      	movs	r2, #9
 8004670:	68b9      	ldr	r1, [r7, #8]
 8004672:	4618      	mov	r0, r3
 8004674:	f007 fd8c 	bl	800c190 <strncpy>
	rocket->teamId[sizeof(rocket->teamId) - 1] = '\0'; //  -
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2200      	movs	r2, #0
 800467c:	725a      	strb	r2, [r3, #9]

	/*rocket->altitude = 0;

	rocket->max_altitude = 0;*/

	rocket->altitude = altitude;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	687a      	ldr	r2, [r7, #4]
 8004682:	60da      	str	r2, [r3, #12]

	//rocket->accelerate = accelerate;

	//rocket->gyro = gyro;

	rocket->angle = angle;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	69fa      	ldr	r2, [r7, #28]
 8004688:	629a      	str	r2, [r3, #40]	; 0x28

	rocket->angle_velocity = angle_velocity;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6a3a      	ldr	r2, [r7, #32]
 800468e:	62da      	str	r2, [r3, #44]	; 0x2c

	rocket->accel_mod = accelerate->accel_mod;
 8004690:	69bb      	ldr	r3, [r7, #24]
 8004692:	699a      	ldr	r2, [r3, #24]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	621a      	str	r2, [r3, #32]

    rocket->start_point = 0;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2200      	movs	r2, #0
 800469c:	741a      	strb	r2, [r3, #16]
    rocket->apogee_point = 0;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2200      	movs	r2, #0
 80046a2:	745a      	strb	r2, [r3, #17]
    rocket->activate_point = 0;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2200      	movs	r2, #0
 80046a8:	749a      	strb	r2, [r3, #18]
    rocket->landing_point = 0;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2200      	movs	r2, #0
 80046ae:	74da      	strb	r2, [r3, #19]

    //rocket->delta_apogee = 1;
    //rocket->delta_activate = 1;
    //rocket->starting_height = 3;

    rocket->battery_voltage = 0;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	f04f 0200 	mov.w	r2, #0
 80046b6:	619a      	str	r2, [r3, #24]

    rocket->time = HAL_GetTick();
 80046b8:	f000 f962 	bl	8004980 <HAL_GetTick>
 80046bc:	ee07 0a90 	vmov	s15, r0
 80046c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	edc3 7a07 	vstr	s15, [r3, #28]

    rocket->atmosphere = atmosphere;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	683a      	ldr	r2, [r7, #0]
 80046ce:	625a      	str	r2, [r3, #36]	; 0x24

}
 80046d0:	bf00      	nop
 80046d2:	3710      	adds	r7, #16
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}

080046d8 <atmosphere_init>:

void atmosphere_init(struct Atmosphere_param* atmosphere){
 80046d8:	b480      	push	{r7}
 80046da:	b083      	sub	sp, #12
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
	atmosphere->pressure = 0;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	f04f 0200 	mov.w	r2, #0
 80046e6:	601a      	str	r2, [r3, #0]
	atmosphere->temperature = 0;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	f04f 0200 	mov.w	r2, #0
 80046ee:	605a      	str	r2, [r3, #4]
	atmosphere->humidity = 0;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	f04f 0200 	mov.w	r2, #0
 80046f6:	609a      	str	r2, [r3, #8]

	atmosphere->start_pressure = 0;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	f04f 0200 	mov.w	r2, #0
 80046fe:	60da      	str	r2, [r3, #12]
	atmosphere->start_temperature = 0;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	f04f 0200 	mov.w	r2, #0
 8004706:	611a      	str	r2, [r3, #16]
	atmosphere->start_humidity = 0;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	f04f 0200 	mov.w	r2, #0
 800470e:	615a      	str	r2, [r3, #20]
}
 8004710:	bf00      	nop
 8004712:	370c      	adds	r7, #12
 8004714:	46bd      	mov	sp, r7
 8004716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471a:	4770      	bx	lr

0800471c <fly_control>:

void fly_control(struct Rocket* rocket){
 800471c:	b5b0      	push	{r4, r5, r7, lr}
 800471e:	b082      	sub	sp, #8
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
	if (rocket->altitude->altitude > rocket->starting_height)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	68db      	ldr	r3, [r3, #12]
 8004728:	ed93 7a00 	vldr	s14, [r3]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	7d9b      	ldrb	r3, [r3, #22]
 8004730:	ee07 3a90 	vmov	s15, r3
 8004734:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004738:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800473c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004740:	dd02      	ble.n	8004748 <fly_control+0x2c>
	{
	  rocket->start_point = 1;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2201      	movs	r2, #1
 8004746:	741a      	strb	r2, [r3, #16]
	}

	rocket->altitude->max_altitude= fmax( rocket->altitude->max_altitude, rocket->altitude->altitude );
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	68db      	ldr	r3, [r3, #12]
 800474c:	689b      	ldr	r3, [r3, #8]
 800474e:	4618      	mov	r0, r3
 8004750:	f7fb ff12 	bl	8000578 <__aeabi_f2d>
 8004754:	4604      	mov	r4, r0
 8004756:	460d      	mov	r5, r1
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4618      	mov	r0, r3
 8004760:	f7fb ff0a 	bl	8000578 <__aeabi_f2d>
 8004764:	4602      	mov	r2, r0
 8004766:	460b      	mov	r3, r1
 8004768:	ec43 2b11 	vmov	d1, r2, r3
 800476c:	ec45 4b10 	vmov	d0, r4, r5
 8004770:	f00b fb5e 	bl	800fe30 <fmax>
 8004774:	ec51 0b10 	vmov	r0, r1, d0
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	68dc      	ldr	r4, [r3, #12]
 800477c:	f7fc fa4c 	bl	8000c18 <__aeabi_d2f>
 8004780:	4603      	mov	r3, r0
 8004782:	60a3      	str	r3, [r4, #8]

	if ((rocket->altitude->max_altitude - rocket->altitude->altitude) > rocket->delta_apogee && rocket->start_point == 1)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	ed93 7a02 	vldr	s14, [r3, #8]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	68db      	ldr	r3, [r3, #12]
 8004790:	edd3 7a00 	vldr	s15, [r3]
 8004794:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	7d1b      	ldrb	r3, [r3, #20]
 800479c:	ee07 3a90 	vmov	s15, r3
 80047a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80047a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80047a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047ac:	dd06      	ble.n	80047bc <fly_control+0xa0>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	7c1b      	ldrb	r3, [r3, #16]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d002      	beq.n	80047bc <fly_control+0xa0>
	{
	  rocket->apogee_point = 1;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2201      	movs	r2, #1
 80047ba:	745a      	strb	r2, [r3, #17]
	}

	if ((rocket->altitude->max_altitude - rocket->altitude->altitude) > rocket->delta_activate && rocket->apogee_point == 1)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	68db      	ldr	r3, [r3, #12]
 80047c0:	ed93 7a02 	vldr	s14, [r3, #8]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	68db      	ldr	r3, [r3, #12]
 80047c8:	edd3 7a00 	vldr	s15, [r3]
 80047cc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	7d5b      	ldrb	r3, [r3, #21]
 80047d4:	ee07 3a90 	vmov	s15, r3
 80047d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80047dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80047e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047e4:	dd06      	ble.n	80047f4 <fly_control+0xd8>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	7c5b      	ldrb	r3, [r3, #17]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d002      	beq.n	80047f4 <fly_control+0xd8>
	{
	  rocket->activate_point = 1;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2201      	movs	r2, #1
 80047f2:	749a      	strb	r2, [r3, #18]
	}

	if(rocket->start_point == 1 && rocket->apogee_point == 1 && rocket->activate_point == 1 && rocket->altitude->altitude < rocket->starting_height)//  
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	7c1b      	ldrb	r3, [r3, #16]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d01a      	beq.n	8004832 <fly_control+0x116>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	7c5b      	ldrb	r3, [r3, #17]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d016      	beq.n	8004832 <fly_control+0x116>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	7c9b      	ldrb	r3, [r3, #18]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d012      	beq.n	8004832 <fly_control+0x116>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	68db      	ldr	r3, [r3, #12]
 8004810:	ed93 7a00 	vldr	s14, [r3]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	7d9b      	ldrb	r3, [r3, #22]
 8004818:	ee07 3a90 	vmov	s15, r3
 800481c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004820:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004824:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004828:	d400      	bmi.n	800482c <fly_control+0x110>
	{
	  rocket->landing_point = 1;
	}
}
 800482a:	e002      	b.n	8004832 <fly_control+0x116>
	  rocket->landing_point = 1;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2201      	movs	r2, #1
 8004830:	74da      	strb	r2, [r3, #19]
}
 8004832:	bf00      	nop
 8004834:	3708      	adds	r7, #8
 8004836:	46bd      	mov	sp, r7
 8004838:	bdb0      	pop	{r4, r5, r7, pc}

0800483a <delta_init>:

void delta_init(struct Rocket* rocket){
 800483a:	b480      	push	{r7}
 800483c:	b083      	sub	sp, #12
 800483e:	af00      	add	r7, sp, #0
 8004840:	6078      	str	r0, [r7, #4]
	rocket->delta_apogee = 1;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2201      	movs	r2, #1
 8004846:	751a      	strb	r2, [r3, #20]
	rocket->delta_activate = 1;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	755a      	strb	r2, [r3, #21]
	rocket->starting_height = 2;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2202      	movs	r2, #2
 8004852:	759a      	strb	r2, [r3, #22]
}
 8004854:	bf00      	nop
 8004856:	370c      	adds	r7, #12
 8004858:	46bd      	mov	sp, r7
 800485a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485e:	4770      	bx	lr

08004860 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004860:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004898 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004864:	480d      	ldr	r0, [pc, #52]	; (800489c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004866:	490e      	ldr	r1, [pc, #56]	; (80048a0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004868:	4a0e      	ldr	r2, [pc, #56]	; (80048a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800486a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800486c:	e002      	b.n	8004874 <LoopCopyDataInit>

0800486e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800486e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004870:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004872:	3304      	adds	r3, #4

08004874 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004874:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004876:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004878:	d3f9      	bcc.n	800486e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800487a:	4a0b      	ldr	r2, [pc, #44]	; (80048a8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800487c:	4c0b      	ldr	r4, [pc, #44]	; (80048ac <LoopFillZerobss+0x26>)
  movs r3, #0
 800487e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004880:	e001      	b.n	8004886 <LoopFillZerobss>

08004882 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004882:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004884:	3204      	adds	r2, #4

08004886 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004886:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004888:	d3fb      	bcc.n	8004882 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800488a:	f7fe fbb3 	bl	8002ff4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800488e:	f006 fd7f 	bl	800b390 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004892:	f7fe f881 	bl	8002998 <main>
  bx  lr    
 8004896:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004898:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800489c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80048a0:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 80048a4:	080112c0 	.word	0x080112c0
  ldr r2, =_sbss
 80048a8:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 80048ac:	20000864 	.word	0x20000864

080048b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80048b0:	e7fe      	b.n	80048b0 <ADC_IRQHandler>
	...

080048b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80048b8:	4b0e      	ldr	r3, [pc, #56]	; (80048f4 <HAL_Init+0x40>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a0d      	ldr	r2, [pc, #52]	; (80048f4 <HAL_Init+0x40>)
 80048be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80048c2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80048c4:	4b0b      	ldr	r3, [pc, #44]	; (80048f4 <HAL_Init+0x40>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a0a      	ldr	r2, [pc, #40]	; (80048f4 <HAL_Init+0x40>)
 80048ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80048ce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80048d0:	4b08      	ldr	r3, [pc, #32]	; (80048f4 <HAL_Init+0x40>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a07      	ldr	r2, [pc, #28]	; (80048f4 <HAL_Init+0x40>)
 80048d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80048dc:	2003      	movs	r0, #3
 80048de:	f000 fe37 	bl	8005550 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80048e2:	200f      	movs	r0, #15
 80048e4:	f000 f808 	bl	80048f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80048e8:	f7fe fa50 	bl	8002d8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80048ec:	2300      	movs	r3, #0
}
 80048ee:	4618      	mov	r0, r3
 80048f0:	bd80      	pop	{r7, pc}
 80048f2:	bf00      	nop
 80048f4:	40023c00 	.word	0x40023c00

080048f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b082      	sub	sp, #8
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004900:	4b12      	ldr	r3, [pc, #72]	; (800494c <HAL_InitTick+0x54>)
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	4b12      	ldr	r3, [pc, #72]	; (8004950 <HAL_InitTick+0x58>)
 8004906:	781b      	ldrb	r3, [r3, #0]
 8004908:	4619      	mov	r1, r3
 800490a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800490e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004912:	fbb2 f3f3 	udiv	r3, r2, r3
 8004916:	4618      	mov	r0, r3
 8004918:	f000 fe96 	bl	8005648 <HAL_SYSTICK_Config>
 800491c:	4603      	mov	r3, r0
 800491e:	2b00      	cmp	r3, #0
 8004920:	d001      	beq.n	8004926 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e00e      	b.n	8004944 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2b0f      	cmp	r3, #15
 800492a:	d80a      	bhi.n	8004942 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800492c:	2200      	movs	r2, #0
 800492e:	6879      	ldr	r1, [r7, #4]
 8004930:	f04f 30ff 	mov.w	r0, #4294967295
 8004934:	f000 fe2c 	bl	8005590 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004938:	4a06      	ldr	r2, [pc, #24]	; (8004954 <HAL_InitTick+0x5c>)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800493e:	2300      	movs	r3, #0
 8004940:	e000      	b.n	8004944 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
}
 8004944:	4618      	mov	r0, r3
 8004946:	3708      	adds	r7, #8
 8004948:	46bd      	mov	sp, r7
 800494a:	bd80      	pop	{r7, pc}
 800494c:	20000008 	.word	0x20000008
 8004950:	2000001c 	.word	0x2000001c
 8004954:	20000018 	.word	0x20000018

08004958 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004958:	b480      	push	{r7}
 800495a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800495c:	4b06      	ldr	r3, [pc, #24]	; (8004978 <HAL_IncTick+0x20>)
 800495e:	781b      	ldrb	r3, [r3, #0]
 8004960:	461a      	mov	r2, r3
 8004962:	4b06      	ldr	r3, [pc, #24]	; (800497c <HAL_IncTick+0x24>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4413      	add	r3, r2
 8004968:	4a04      	ldr	r2, [pc, #16]	; (800497c <HAL_IncTick+0x24>)
 800496a:	6013      	str	r3, [r2, #0]
}
 800496c:	bf00      	nop
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	2000001c 	.word	0x2000001c
 800497c:	20000830 	.word	0x20000830

08004980 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004980:	b480      	push	{r7}
 8004982:	af00      	add	r7, sp, #0
  return uwTick;
 8004984:	4b03      	ldr	r3, [pc, #12]	; (8004994 <HAL_GetTick+0x14>)
 8004986:	681b      	ldr	r3, [r3, #0]
}
 8004988:	4618      	mov	r0, r3
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr
 8004992:	bf00      	nop
 8004994:	20000830 	.word	0x20000830

08004998 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80049a0:	f7ff ffee 	bl	8004980 <HAL_GetTick>
 80049a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049b0:	d005      	beq.n	80049be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80049b2:	4b0a      	ldr	r3, [pc, #40]	; (80049dc <HAL_Delay+0x44>)
 80049b4:	781b      	ldrb	r3, [r3, #0]
 80049b6:	461a      	mov	r2, r3
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	4413      	add	r3, r2
 80049bc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80049be:	bf00      	nop
 80049c0:	f7ff ffde 	bl	8004980 <HAL_GetTick>
 80049c4:	4602      	mov	r2, r0
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	68fa      	ldr	r2, [r7, #12]
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d8f7      	bhi.n	80049c0 <HAL_Delay+0x28>
  {
  }
}
 80049d0:	bf00      	nop
 80049d2:	bf00      	nop
 80049d4:	3710      	adds	r7, #16
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}
 80049da:	bf00      	nop
 80049dc:	2000001c 	.word	0x2000001c

080049e0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b084      	sub	sp, #16
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80049e8:	2300      	movs	r3, #0
 80049ea:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d101      	bne.n	80049f6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	e14e      	b.n	8004c94 <HAL_ADC_Init+0x2b4>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a90      	ldr	r2, [pc, #576]	; (8004c3c <HAL_ADC_Init+0x25c>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d004      	beq.n	8004a0a <HAL_ADC_Init+0x2a>
 8004a00:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8004a04:	488e      	ldr	r0, [pc, #568]	; (8004c40 <HAL_ADC_Init+0x260>)
 8004a06:	f7fe f9b6 	bl	8002d76 <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d013      	beq.n	8004a3a <HAL_ADC_Init+0x5a>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a1a:	d00e      	beq.n	8004a3a <HAL_ADC_Init+0x5a>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004a24:	d009      	beq.n	8004a3a <HAL_ADC_Init+0x5a>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004a2e:	d004      	beq.n	8004a3a <HAL_ADC_Init+0x5a>
 8004a30:	f240 1143 	movw	r1, #323	; 0x143
 8004a34:	4882      	ldr	r0, [pc, #520]	; (8004c40 <HAL_ADC_Init+0x260>)
 8004a36:	f7fe f99e 	bl	8002d76 <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d013      	beq.n	8004a6a <HAL_ADC_Init+0x8a>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a4a:	d00e      	beq.n	8004a6a <HAL_ADC_Init+0x8a>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	689b      	ldr	r3, [r3, #8]
 8004a50:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004a54:	d009      	beq.n	8004a6a <HAL_ADC_Init+0x8a>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	689b      	ldr	r3, [r3, #8]
 8004a5a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004a5e:	d004      	beq.n	8004a6a <HAL_ADC_Init+0x8a>
 8004a60:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8004a64:	4876      	ldr	r0, [pc, #472]	; (8004c40 <HAL_ADC_Init+0x260>)
 8004a66:	f7fe f986 	bl	8002d76 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ScanConvMode));
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	691b      	ldr	r3, [r3, #16]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d008      	beq.n	8004a84 <HAL_ADC_Init+0xa4>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	691b      	ldr	r3, [r3, #16]
 8004a76:	2b01      	cmp	r3, #1
 8004a78:	d004      	beq.n	8004a84 <HAL_ADC_Init+0xa4>
 8004a7a:	f240 1145 	movw	r1, #325	; 0x145
 8004a7e:	4870      	ldr	r0, [pc, #448]	; (8004c40 <HAL_ADC_Init+0x260>)
 8004a80:	f7fe f979 	bl	8002d76 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	7e1b      	ldrb	r3, [r3, #24]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d008      	beq.n	8004a9e <HAL_ADC_Init+0xbe>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	7e1b      	ldrb	r3, [r3, #24]
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d004      	beq.n	8004a9e <HAL_ADC_Init+0xbe>
 8004a94:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8004a98:	4869      	ldr	r0, [pc, #420]	; (8004c40 <HAL_ADC_Init+0x260>)
 8004a9a:	f7fe f96c 	bl	8002d76 <assert_failed>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d054      	beq.n	8004b50 <HAL_ADC_Init+0x170>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aaa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004aae:	d04f      	beq.n	8004b50 <HAL_ADC_Init+0x170>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ab4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004ab8:	d04a      	beq.n	8004b50 <HAL_ADC_Init+0x170>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004abe:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004ac2:	d045      	beq.n	8004b50 <HAL_ADC_Init+0x170>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ac8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004acc:	d040      	beq.n	8004b50 <HAL_ADC_Init+0x170>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ad2:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8004ad6:	d03b      	beq.n	8004b50 <HAL_ADC_Init+0x170>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004adc:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8004ae0:	d036      	beq.n	8004b50 <HAL_ADC_Init+0x170>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ae6:	f1b3 6fe0 	cmp.w	r3, #117440512	; 0x7000000
 8004aea:	d031      	beq.n	8004b50 <HAL_ADC_Init+0x170>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004af0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004af4:	d02c      	beq.n	8004b50 <HAL_ADC_Init+0x170>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004afa:	f1b3 6f10 	cmp.w	r3, #150994944	; 0x9000000
 8004afe:	d027      	beq.n	8004b50 <HAL_ADC_Init+0x170>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b04:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8004b08:	d022      	beq.n	8004b50 <HAL_ADC_Init+0x170>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b0e:	f1b3 6f30 	cmp.w	r3, #184549376	; 0xb000000
 8004b12:	d01d      	beq.n	8004b50 <HAL_ADC_Init+0x170>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b18:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8004b1c:	d018      	beq.n	8004b50 <HAL_ADC_Init+0x170>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b22:	f1b3 6f50 	cmp.w	r3, #218103808	; 0xd000000
 8004b26:	d013      	beq.n	8004b50 <HAL_ADC_Init+0x170>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b2c:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8004b30:	d00e      	beq.n	8004b50 <HAL_ADC_Init+0x170>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b36:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8004b3a:	d009      	beq.n	8004b50 <HAL_ADC_Init+0x170>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b40:	4a40      	ldr	r2, [pc, #256]	; (8004c44 <HAL_ADC_Init+0x264>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d004      	beq.n	8004b50 <HAL_ADC_Init+0x170>
 8004b46:	f240 1147 	movw	r1, #327	; 0x147
 8004b4a:	483d      	ldr	r0, [pc, #244]	; (8004c40 <HAL_ADC_Init+0x260>)
 8004b4c:	f7fe f913 	bl	8002d76 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d009      	beq.n	8004b6c <HAL_ADC_Init+0x18c>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b60:	d004      	beq.n	8004b6c <HAL_ADC_Init+0x18c>
 8004b62:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8004b66:	4836      	ldr	r0, [pc, #216]	; (8004c40 <HAL_ADC_Init+0x260>)
 8004b68:	f7fe f905 	bl	8002d76 <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	69db      	ldr	r3, [r3, #28]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d003      	beq.n	8004b7c <HAL_ADC_Init+0x19c>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	69db      	ldr	r3, [r3, #28]
 8004b78:	2b10      	cmp	r3, #16
 8004b7a:	d904      	bls.n	8004b86 <HAL_ADC_Init+0x1a6>
 8004b7c:	f240 1149 	movw	r1, #329	; 0x149
 8004b80:	482f      	ldr	r0, [pc, #188]	; (8004c40 <HAL_ADC_Init+0x260>)
 8004b82:	f7fe f8f8 	bl	8002d76 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d009      	beq.n	8004ba4 <HAL_ADC_Init+0x1c4>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d004      	beq.n	8004ba4 <HAL_ADC_Init+0x1c4>
 8004b9a:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 8004b9e:	4828      	ldr	r0, [pc, #160]	; (8004c40 <HAL_ADC_Init+0x260>)
 8004ba0:	f7fe f8e9 	bl	8002d76 <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	695b      	ldr	r3, [r3, #20]
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d00c      	beq.n	8004bc6 <HAL_ADC_Init+0x1e6>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	695b      	ldr	r3, [r3, #20]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d008      	beq.n	8004bc6 <HAL_ADC_Init+0x1e6>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	695b      	ldr	r3, [r3, #20]
 8004bb8:	2b02      	cmp	r3, #2
 8004bba:	d004      	beq.n	8004bc6 <HAL_ADC_Init+0x1e6>
 8004bbc:	f240 114b 	movw	r1, #331	; 0x14b
 8004bc0:	481f      	ldr	r0, [pc, #124]	; (8004c40 <HAL_ADC_Init+0x260>)
 8004bc2:	f7fe f8d8 	bl	8002d76 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d009      	beq.n	8004be4 <HAL_ADC_Init+0x204>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004bd6:	2b01      	cmp	r3, #1
 8004bd8:	d004      	beq.n	8004be4 <HAL_ADC_Init+0x204>
 8004bda:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8004bde:	4818      	ldr	r0, [pc, #96]	; (8004c40 <HAL_ADC_Init+0x260>)
 8004be0:	f7fe f8c9 	bl	8002d76 <assert_failed>
  
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004be8:	4a16      	ldr	r2, [pc, #88]	; (8004c44 <HAL_ADC_Init+0x264>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d017      	beq.n	8004c1e <HAL_ADC_Init+0x23e>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d013      	beq.n	8004c1e <HAL_ADC_Init+0x23e>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bfa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004bfe:	d00e      	beq.n	8004c1e <HAL_ADC_Init+0x23e>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004c08:	d009      	beq.n	8004c1e <HAL_ADC_Init+0x23e>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c0e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004c12:	d004      	beq.n	8004c1e <HAL_ADC_Init+0x23e>
 8004c14:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8004c18:	4809      	ldr	r0, [pc, #36]	; (8004c40 <HAL_ADC_Init+0x260>)
 8004c1a:	f7fe f8ac 	bl	8002d76 <assert_failed>
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d110      	bne.n	8004c48 <HAL_ADC_Init+0x268>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f7fc fc74 	bl	8001514 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2200      	movs	r2, #0
 8004c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004c3a:	e005      	b.n	8004c48 <HAL_ADC_Init+0x268>
 8004c3c:	40012000 	.word	0x40012000
 8004c40:	08010adc 	.word	0x08010adc
 8004c44:	0f000001 	.word	0x0f000001
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4c:	f003 0310 	and.w	r3, r3, #16
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d118      	bne.n	8004c86 <HAL_ADC_Init+0x2a6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c58:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004c5c:	f023 0302 	bic.w	r3, r3, #2
 8004c60:	f043 0202 	orr.w	r2, r3, #2
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	f000 fa73 	bl	8005154 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c78:	f023 0303 	bic.w	r3, r3, #3
 8004c7c:	f043 0201 	orr.w	r2, r3, #1
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	641a      	str	r2, [r3, #64]	; 0x40
 8004c84:	e001      	b.n	8004c8a <HAL_ADC_Init+0x2aa>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004c92:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c94:	4618      	mov	r0, r3
 8004c96:	3710      	adds	r7, #16
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}

08004c9c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b084      	sub	sp, #16
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	60bb      	str	r3, [r7, #8]
  ADC_Common_TypeDef *tmpADC_Common;
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	7e1b      	ldrb	r3, [r3, #24]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d008      	beq.n	8004cc2 <HAL_ADC_Start+0x26>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	7e1b      	ldrb	r3, [r3, #24]
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d004      	beq.n	8004cc2 <HAL_ADC_Start+0x26>
 8004cb8:	f240 21d2 	movw	r1, #722	; 0x2d2
 8004cbc:	485e      	ldr	r0, [pc, #376]	; (8004e38 <HAL_ADC_Start+0x19c>)
 8004cbe:	f7fe f85a 	bl	8002d76 <assert_failed>
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d013      	beq.n	8004cf2 <HAL_ADC_Start+0x56>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004cd2:	d00e      	beq.n	8004cf2 <HAL_ADC_Start+0x56>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cd8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004cdc:	d009      	beq.n	8004cf2 <HAL_ADC_Start+0x56>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ce2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004ce6:	d004      	beq.n	8004cf2 <HAL_ADC_Start+0x56>
 8004ce8:	f240 21d3 	movw	r1, #723	; 0x2d3
 8004cec:	4852      	ldr	r0, [pc, #328]	; (8004e38 <HAL_ADC_Start+0x19c>)
 8004cee:	f7fe f842 	bl	8002d76 <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d101      	bne.n	8004d00 <HAL_ADC_Start+0x64>
 8004cfc:	2302      	movs	r3, #2
 8004cfe:	e097      	b.n	8004e30 <HAL_ADC_Start+0x194>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	f003 0301 	and.w	r3, r3, #1
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d018      	beq.n	8004d48 <HAL_ADC_Start+0xac>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	689a      	ldr	r2, [r3, #8]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f042 0201 	orr.w	r2, r2, #1
 8004d24:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004d26:	4b45      	ldr	r3, [pc, #276]	; (8004e3c <HAL_ADC_Start+0x1a0>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a45      	ldr	r2, [pc, #276]	; (8004e40 <HAL_ADC_Start+0x1a4>)
 8004d2c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d30:	0c9a      	lsrs	r2, r3, #18
 8004d32:	4613      	mov	r3, r2
 8004d34:	005b      	lsls	r3, r3, #1
 8004d36:	4413      	add	r3, r2
 8004d38:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004d3a:	e002      	b.n	8004d42 <HAL_ADC_Start+0xa6>
    {
      counter--;
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	3b01      	subs	r3, #1
 8004d40:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004d42:	68bb      	ldr	r3, [r7, #8]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d1f9      	bne.n	8004d3c <HAL_ADC_Start+0xa0>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	f003 0301 	and.w	r3, r3, #1
 8004d52:	2b01      	cmp	r3, #1
 8004d54:	d15f      	bne.n	8004e16 <HAL_ADC_Start+0x17a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d5a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004d5e:	f023 0301 	bic.w	r3, r3, #1
 8004d62:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d007      	beq.n	8004d88 <HAL_ADC_Start+0xec>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d7c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004d80:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d94:	d106      	bne.n	8004da4 <HAL_ADC_Start+0x108>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d9a:	f023 0206 	bic.w	r2, r3, #6
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	645a      	str	r2, [r3, #68]	; 0x44
 8004da2:	e002      	b.n	8004daa <HAL_ADC_Start+0x10e>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2200      	movs	r2, #0
 8004da8:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2200      	movs	r2, #0
 8004dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004db2:	4b24      	ldr	r3, [pc, #144]	; (8004e44 <HAL_ADC_Start+0x1a8>)
 8004db4:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004dbe:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	f003 031f 	and.w	r3, r3, #31
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d10f      	bne.n	8004dec <HAL_ADC_Start+0x150>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d129      	bne.n	8004e2e <HAL_ADC_Start+0x192>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	689a      	ldr	r2, [r3, #8]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004de8:	609a      	str	r2, [r3, #8]
 8004dea:	e020      	b.n	8004e2e <HAL_ADC_Start+0x192>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a15      	ldr	r2, [pc, #84]	; (8004e48 <HAL_ADC_Start+0x1ac>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d11b      	bne.n	8004e2e <HAL_ADC_Start+0x192>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	689b      	ldr	r3, [r3, #8]
 8004dfc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d114      	bne.n	8004e2e <HAL_ADC_Start+0x192>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	689a      	ldr	r2, [r3, #8]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004e12:	609a      	str	r2, [r3, #8]
 8004e14:	e00b      	b.n	8004e2e <HAL_ADC_Start+0x192>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e1a:	f043 0210 	orr.w	r2, r3, #16
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e26:	f043 0201 	orr.w	r2, r3, #1
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004e2e:	2300      	movs	r3, #0
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3710      	adds	r7, #16
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}
 8004e38:	08010adc 	.word	0x08010adc
 8004e3c:	20000008 	.word	0x20000008
 8004e40:	431bde83 	.word	0x431bde83
 8004e44:	40012300 	.word	0x40012300
 8004e48:	40012000 	.word	0x40012000

08004e4c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8004e4c:	b480      	push	{r7}
 8004e4e:	b083      	sub	sp, #12
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	370c      	adds	r7, #12
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e64:	4770      	bx	lr
	...

08004e68 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004e72:	2300      	movs	r3, #0
 8004e74:	60bb      	str	r3, [r7, #8]
  ADC_Common_TypeDef *tmpADC_Common;
  
  /* Check the parameters */
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	2b12      	cmp	r3, #18
 8004e7c:	d909      	bls.n	8004e92 <HAL_ADC_ConfigChannel+0x2a>
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a72      	ldr	r2, [pc, #456]	; (800504c <HAL_ADC_ConfigChannel+0x1e4>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d004      	beq.n	8004e92 <HAL_ADC_ConfigChannel+0x2a>
 8004e88:	f240 618b 	movw	r1, #1675	; 0x68b
 8004e8c:	4870      	ldr	r0, [pc, #448]	; (8005050 <HAL_ADC_ConfigChannel+0x1e8>)
 8004e8e:	f7fd ff72 	bl	8002d76 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d003      	beq.n	8004ea2 <HAL_ADC_ConfigChannel+0x3a>
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	2b10      	cmp	r3, #16
 8004ea0:	d904      	bls.n	8004eac <HAL_ADC_ConfigChannel+0x44>
 8004ea2:	f240 618c 	movw	r1, #1676	; 0x68c
 8004ea6:	486a      	ldr	r0, [pc, #424]	; (8005050 <HAL_ADC_ConfigChannel+0x1e8>)
 8004ea8:	f7fd ff65 	bl	8002d76 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d020      	beq.n	8004ef6 <HAL_ADC_ConfigChannel+0x8e>
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d01c      	beq.n	8004ef6 <HAL_ADC_ConfigChannel+0x8e>
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	689b      	ldr	r3, [r3, #8]
 8004ec0:	2b02      	cmp	r3, #2
 8004ec2:	d018      	beq.n	8004ef6 <HAL_ADC_ConfigChannel+0x8e>
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	2b03      	cmp	r3, #3
 8004eca:	d014      	beq.n	8004ef6 <HAL_ADC_ConfigChannel+0x8e>
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	2b04      	cmp	r3, #4
 8004ed2:	d010      	beq.n	8004ef6 <HAL_ADC_ConfigChannel+0x8e>
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	2b05      	cmp	r3, #5
 8004eda:	d00c      	beq.n	8004ef6 <HAL_ADC_ConfigChannel+0x8e>
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	2b06      	cmp	r3, #6
 8004ee2:	d008      	beq.n	8004ef6 <HAL_ADC_ConfigChannel+0x8e>
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	2b07      	cmp	r3, #7
 8004eea:	d004      	beq.n	8004ef6 <HAL_ADC_ConfigChannel+0x8e>
 8004eec:	f240 618d 	movw	r1, #1677	; 0x68d
 8004ef0:	4857      	ldr	r0, [pc, #348]	; (8005050 <HAL_ADC_ConfigChannel+0x1e8>)
 8004ef2:	f7fd ff40 	bl	8002d76 <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d101      	bne.n	8004f04 <HAL_ADC_ConfigChannel+0x9c>
 8004f00:	2302      	movs	r3, #2
 8004f02:	e118      	b.n	8005136 <HAL_ADC_ConfigChannel+0x2ce>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	2b09      	cmp	r3, #9
 8004f12:	d925      	bls.n	8004f60 <HAL_ADC_ConfigChannel+0xf8>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	68d9      	ldr	r1, [r3, #12]
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	461a      	mov	r2, r3
 8004f22:	4613      	mov	r3, r2
 8004f24:	005b      	lsls	r3, r3, #1
 8004f26:	4413      	add	r3, r2
 8004f28:	3b1e      	subs	r3, #30
 8004f2a:	2207      	movs	r2, #7
 8004f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f30:	43da      	mvns	r2, r3
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	400a      	ands	r2, r1
 8004f38:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	68d9      	ldr	r1, [r3, #12]
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	689a      	ldr	r2, [r3, #8]
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	b29b      	uxth	r3, r3
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	005b      	lsls	r3, r3, #1
 8004f50:	4403      	add	r3, r0
 8004f52:	3b1e      	subs	r3, #30
 8004f54:	409a      	lsls	r2, r3
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	430a      	orrs	r2, r1
 8004f5c:	60da      	str	r2, [r3, #12]
 8004f5e:	e022      	b.n	8004fa6 <HAL_ADC_ConfigChannel+0x13e>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	6919      	ldr	r1, [r3, #16]
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	b29b      	uxth	r3, r3
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	4613      	mov	r3, r2
 8004f70:	005b      	lsls	r3, r3, #1
 8004f72:	4413      	add	r3, r2
 8004f74:	2207      	movs	r2, #7
 8004f76:	fa02 f303 	lsl.w	r3, r2, r3
 8004f7a:	43da      	mvns	r2, r3
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	400a      	ands	r2, r1
 8004f82:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	6919      	ldr	r1, [r3, #16]
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	689a      	ldr	r2, [r3, #8]
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	b29b      	uxth	r3, r3
 8004f94:	4618      	mov	r0, r3
 8004f96:	4603      	mov	r3, r0
 8004f98:	005b      	lsls	r3, r3, #1
 8004f9a:	4403      	add	r3, r0
 8004f9c:	409a      	lsls	r2, r3
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	430a      	orrs	r2, r1
 8004fa4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	2b06      	cmp	r3, #6
 8004fac:	d824      	bhi.n	8004ff8 <HAL_ADC_ConfigChannel+0x190>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	685a      	ldr	r2, [r3, #4]
 8004fb8:	4613      	mov	r3, r2
 8004fba:	009b      	lsls	r3, r3, #2
 8004fbc:	4413      	add	r3, r2
 8004fbe:	3b05      	subs	r3, #5
 8004fc0:	221f      	movs	r2, #31
 8004fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fc6:	43da      	mvns	r2, r3
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	400a      	ands	r2, r1
 8004fce:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	b29b      	uxth	r3, r3
 8004fdc:	4618      	mov	r0, r3
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	685a      	ldr	r2, [r3, #4]
 8004fe2:	4613      	mov	r3, r2
 8004fe4:	009b      	lsls	r3, r3, #2
 8004fe6:	4413      	add	r3, r2
 8004fe8:	3b05      	subs	r3, #5
 8004fea:	fa00 f203 	lsl.w	r2, r0, r3
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	430a      	orrs	r2, r1
 8004ff4:	635a      	str	r2, [r3, #52]	; 0x34
 8004ff6:	e051      	b.n	800509c <HAL_ADC_ConfigChannel+0x234>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	2b0c      	cmp	r3, #12
 8004ffe:	d829      	bhi.n	8005054 <HAL_ADC_ConfigChannel+0x1ec>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	685a      	ldr	r2, [r3, #4]
 800500a:	4613      	mov	r3, r2
 800500c:	009b      	lsls	r3, r3, #2
 800500e:	4413      	add	r3, r2
 8005010:	3b23      	subs	r3, #35	; 0x23
 8005012:	221f      	movs	r2, #31
 8005014:	fa02 f303 	lsl.w	r3, r2, r3
 8005018:	43da      	mvns	r2, r3
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	400a      	ands	r2, r1
 8005020:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	b29b      	uxth	r3, r3
 800502e:	4618      	mov	r0, r3
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	685a      	ldr	r2, [r3, #4]
 8005034:	4613      	mov	r3, r2
 8005036:	009b      	lsls	r3, r3, #2
 8005038:	4413      	add	r3, r2
 800503a:	3b23      	subs	r3, #35	; 0x23
 800503c:	fa00 f203 	lsl.w	r2, r0, r3
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	430a      	orrs	r2, r1
 8005046:	631a      	str	r2, [r3, #48]	; 0x30
 8005048:	e028      	b.n	800509c <HAL_ADC_ConfigChannel+0x234>
 800504a:	bf00      	nop
 800504c:	10000012 	.word	0x10000012
 8005050:	08010adc 	.word	0x08010adc
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	685a      	ldr	r2, [r3, #4]
 800505e:	4613      	mov	r3, r2
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	4413      	add	r3, r2
 8005064:	3b41      	subs	r3, #65	; 0x41
 8005066:	221f      	movs	r2, #31
 8005068:	fa02 f303 	lsl.w	r3, r2, r3
 800506c:	43da      	mvns	r2, r3
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	400a      	ands	r2, r1
 8005074:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	b29b      	uxth	r3, r3
 8005082:	4618      	mov	r0, r3
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	685a      	ldr	r2, [r3, #4]
 8005088:	4613      	mov	r3, r2
 800508a:	009b      	lsls	r3, r3, #2
 800508c:	4413      	add	r3, r2
 800508e:	3b41      	subs	r3, #65	; 0x41
 8005090:	fa00 f203 	lsl.w	r2, r0, r3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	430a      	orrs	r2, r1
 800509a:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800509c:	4b28      	ldr	r3, [pc, #160]	; (8005140 <HAL_ADC_ConfigChannel+0x2d8>)
 800509e:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a27      	ldr	r2, [pc, #156]	; (8005144 <HAL_ADC_ConfigChannel+0x2dc>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d10f      	bne.n	80050ca <HAL_ADC_ConfigChannel+0x262>
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	2b12      	cmp	r3, #18
 80050b0:	d10b      	bne.n	80050ca <HAL_ADC_ConfigChannel+0x262>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a1d      	ldr	r2, [pc, #116]	; (8005144 <HAL_ADC_ConfigChannel+0x2dc>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d12b      	bne.n	800512c <HAL_ADC_ConfigChannel+0x2c4>
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a1b      	ldr	r2, [pc, #108]	; (8005148 <HAL_ADC_ConfigChannel+0x2e0>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d003      	beq.n	80050e6 <HAL_ADC_ConfigChannel+0x27e>
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	2b11      	cmp	r3, #17
 80050e4:	d122      	bne.n	800512c <HAL_ADC_ConfigChannel+0x2c4>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a11      	ldr	r2, [pc, #68]	; (8005148 <HAL_ADC_ConfigChannel+0x2e0>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d111      	bne.n	800512c <HAL_ADC_ConfigChannel+0x2c4>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005108:	4b10      	ldr	r3, [pc, #64]	; (800514c <HAL_ADC_ConfigChannel+0x2e4>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a10      	ldr	r2, [pc, #64]	; (8005150 <HAL_ADC_ConfigChannel+0x2e8>)
 800510e:	fba2 2303 	umull	r2, r3, r2, r3
 8005112:	0c9a      	lsrs	r2, r3, #18
 8005114:	4613      	mov	r3, r2
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	4413      	add	r3, r2
 800511a:	005b      	lsls	r3, r3, #1
 800511c:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800511e:	e002      	b.n	8005126 <HAL_ADC_ConfigChannel+0x2be>
      {
        counter--;
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	3b01      	subs	r3, #1
 8005124:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d1f9      	bne.n	8005120 <HAL_ADC_ConfigChannel+0x2b8>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2200      	movs	r2, #0
 8005130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005134:	2300      	movs	r3, #0
}
 8005136:	4618      	mov	r0, r3
 8005138:	3710      	adds	r7, #16
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}
 800513e:	bf00      	nop
 8005140:	40012300 	.word	0x40012300
 8005144:	40012000 	.word	0x40012000
 8005148:	10000012 	.word	0x10000012
 800514c:	20000008 	.word	0x20000008
 8005150:	431bde83 	.word	0x431bde83

08005154 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b084      	sub	sp, #16
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800515c:	4b7f      	ldr	r3, [pc, #508]	; (800535c <ADC_Init+0x208>)
 800515e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	685a      	ldr	r2, [r3, #4]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	431a      	orrs	r2, r3
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	685a      	ldr	r2, [r3, #4]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005188:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	6859      	ldr	r1, [r3, #4]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	691b      	ldr	r3, [r3, #16]
 8005194:	021a      	lsls	r2, r3, #8
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	430a      	orrs	r2, r1
 800519c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	685a      	ldr	r2, [r3, #4]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80051ac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	6859      	ldr	r1, [r3, #4]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	689a      	ldr	r2, [r3, #8]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	430a      	orrs	r2, r1
 80051be:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	689a      	ldr	r2, [r3, #8]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80051ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	6899      	ldr	r1, [r3, #8]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	68da      	ldr	r2, [r3, #12]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	430a      	orrs	r2, r1
 80051e0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051e6:	4a5e      	ldr	r2, [pc, #376]	; (8005360 <ADC_Init+0x20c>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d022      	beq.n	8005232 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	689a      	ldr	r2, [r3, #8]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80051fa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	6899      	ldr	r1, [r3, #8]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	430a      	orrs	r2, r1
 800520c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	689a      	ldr	r2, [r3, #8]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800521c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	6899      	ldr	r1, [r3, #8]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	430a      	orrs	r2, r1
 800522e:	609a      	str	r2, [r3, #8]
 8005230:	e00f      	b.n	8005252 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	689a      	ldr	r2, [r3, #8]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005240:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	689a      	ldr	r2, [r3, #8]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005250:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	689a      	ldr	r2, [r3, #8]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f022 0202 	bic.w	r2, r2, #2
 8005260:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	6899      	ldr	r1, [r3, #8]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	7e1b      	ldrb	r3, [r3, #24]
 800526c:	005a      	lsls	r2, r3, #1
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	430a      	orrs	r2, r1
 8005274:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	f893 3020 	ldrb.w	r3, [r3, #32]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d028      	beq.n	80052d2 <ADC_Init+0x17e>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005284:	2b00      	cmp	r3, #0
 8005286:	d003      	beq.n	8005290 <ADC_Init+0x13c>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800528c:	2b08      	cmp	r3, #8
 800528e:	d904      	bls.n	800529a <ADC_Init+0x146>
 8005290:	f44f 61f5 	mov.w	r1, #1960	; 0x7a8
 8005294:	4833      	ldr	r0, [pc, #204]	; (8005364 <ADC_Init+0x210>)
 8005296:	f7fd fd6e 	bl	8002d76 <assert_failed>
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	685a      	ldr	r2, [r3, #4]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80052a8:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	685a      	ldr	r2, [r3, #4]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80052b8:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	6859      	ldr	r1, [r3, #4]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c4:	3b01      	subs	r3, #1
 80052c6:	035a      	lsls	r2, r3, #13
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	430a      	orrs	r2, r1
 80052ce:	605a      	str	r2, [r3, #4]
 80052d0:	e007      	b.n	80052e2 <ADC_Init+0x18e>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	685a      	ldr	r2, [r3, #4]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80052e0:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80052f0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	69db      	ldr	r3, [r3, #28]
 80052fc:	3b01      	subs	r3, #1
 80052fe:	051a      	lsls	r2, r3, #20
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	430a      	orrs	r2, r1
 8005306:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	689a      	ldr	r2, [r3, #8]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005316:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	6899      	ldr	r1, [r3, #8]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005324:	025a      	lsls	r2, r3, #9
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	430a      	orrs	r2, r1
 800532c:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	689a      	ldr	r2, [r3, #8]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800533c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	6899      	ldr	r1, [r3, #8]
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	695b      	ldr	r3, [r3, #20]
 8005348:	029a      	lsls	r2, r3, #10
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	430a      	orrs	r2, r1
 8005350:	609a      	str	r2, [r3, #8]
}
 8005352:	bf00      	nop
 8005354:	3710      	adds	r7, #16
 8005356:	46bd      	mov	sp, r7
 8005358:	bd80      	pop	{r7, pc}
 800535a:	bf00      	nop
 800535c:	40012300 	.word	0x40012300
 8005360:	0f000001 	.word	0x0f000001
 8005364:	08010adc 	.word	0x08010adc

08005368 <__NVIC_SetPriorityGrouping>:
{
 8005368:	b480      	push	{r7}
 800536a:	b085      	sub	sp, #20
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	f003 0307 	and.w	r3, r3, #7
 8005376:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005378:	4b0c      	ldr	r3, [pc, #48]	; (80053ac <__NVIC_SetPriorityGrouping+0x44>)
 800537a:	68db      	ldr	r3, [r3, #12]
 800537c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800537e:	68ba      	ldr	r2, [r7, #8]
 8005380:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005384:	4013      	ands	r3, r2
 8005386:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005390:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005394:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005398:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800539a:	4a04      	ldr	r2, [pc, #16]	; (80053ac <__NVIC_SetPriorityGrouping+0x44>)
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	60d3      	str	r3, [r2, #12]
}
 80053a0:	bf00      	nop
 80053a2:	3714      	adds	r7, #20
 80053a4:	46bd      	mov	sp, r7
 80053a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053aa:	4770      	bx	lr
 80053ac:	e000ed00 	.word	0xe000ed00

080053b0 <__NVIC_GetPriorityGrouping>:
{
 80053b0:	b480      	push	{r7}
 80053b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80053b4:	4b04      	ldr	r3, [pc, #16]	; (80053c8 <__NVIC_GetPriorityGrouping+0x18>)
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	0a1b      	lsrs	r3, r3, #8
 80053ba:	f003 0307 	and.w	r3, r3, #7
}
 80053be:	4618      	mov	r0, r3
 80053c0:	46bd      	mov	sp, r7
 80053c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c6:	4770      	bx	lr
 80053c8:	e000ed00 	.word	0xe000ed00

080053cc <__NVIC_EnableIRQ>:
{
 80053cc:	b480      	push	{r7}
 80053ce:	b083      	sub	sp, #12
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	4603      	mov	r3, r0
 80053d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80053d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	db0b      	blt.n	80053f6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80053de:	79fb      	ldrb	r3, [r7, #7]
 80053e0:	f003 021f 	and.w	r2, r3, #31
 80053e4:	4907      	ldr	r1, [pc, #28]	; (8005404 <__NVIC_EnableIRQ+0x38>)
 80053e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053ea:	095b      	lsrs	r3, r3, #5
 80053ec:	2001      	movs	r0, #1
 80053ee:	fa00 f202 	lsl.w	r2, r0, r2
 80053f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80053f6:	bf00      	nop
 80053f8:	370c      	adds	r7, #12
 80053fa:	46bd      	mov	sp, r7
 80053fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005400:	4770      	bx	lr
 8005402:	bf00      	nop
 8005404:	e000e100 	.word	0xe000e100

08005408 <__NVIC_DisableIRQ>:
{
 8005408:	b480      	push	{r7}
 800540a:	b083      	sub	sp, #12
 800540c:	af00      	add	r7, sp, #0
 800540e:	4603      	mov	r3, r0
 8005410:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005416:	2b00      	cmp	r3, #0
 8005418:	db12      	blt.n	8005440 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800541a:	79fb      	ldrb	r3, [r7, #7]
 800541c:	f003 021f 	and.w	r2, r3, #31
 8005420:	490a      	ldr	r1, [pc, #40]	; (800544c <__NVIC_DisableIRQ+0x44>)
 8005422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005426:	095b      	lsrs	r3, r3, #5
 8005428:	2001      	movs	r0, #1
 800542a:	fa00 f202 	lsl.w	r2, r0, r2
 800542e:	3320      	adds	r3, #32
 8005430:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005434:	f3bf 8f4f 	dsb	sy
}
 8005438:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800543a:	f3bf 8f6f 	isb	sy
}
 800543e:	bf00      	nop
}
 8005440:	bf00      	nop
 8005442:	370c      	adds	r7, #12
 8005444:	46bd      	mov	sp, r7
 8005446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544a:	4770      	bx	lr
 800544c:	e000e100 	.word	0xe000e100

08005450 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005450:	b480      	push	{r7}
 8005452:	b083      	sub	sp, #12
 8005454:	af00      	add	r7, sp, #0
 8005456:	4603      	mov	r3, r0
 8005458:	6039      	str	r1, [r7, #0]
 800545a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800545c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005460:	2b00      	cmp	r3, #0
 8005462:	db0a      	blt.n	800547a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	b2da      	uxtb	r2, r3
 8005468:	490c      	ldr	r1, [pc, #48]	; (800549c <__NVIC_SetPriority+0x4c>)
 800546a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800546e:	0112      	lsls	r2, r2, #4
 8005470:	b2d2      	uxtb	r2, r2
 8005472:	440b      	add	r3, r1
 8005474:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005478:	e00a      	b.n	8005490 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	b2da      	uxtb	r2, r3
 800547e:	4908      	ldr	r1, [pc, #32]	; (80054a0 <__NVIC_SetPriority+0x50>)
 8005480:	79fb      	ldrb	r3, [r7, #7]
 8005482:	f003 030f 	and.w	r3, r3, #15
 8005486:	3b04      	subs	r3, #4
 8005488:	0112      	lsls	r2, r2, #4
 800548a:	b2d2      	uxtb	r2, r2
 800548c:	440b      	add	r3, r1
 800548e:	761a      	strb	r2, [r3, #24]
}
 8005490:	bf00      	nop
 8005492:	370c      	adds	r7, #12
 8005494:	46bd      	mov	sp, r7
 8005496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549a:	4770      	bx	lr
 800549c:	e000e100 	.word	0xe000e100
 80054a0:	e000ed00 	.word	0xe000ed00

080054a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b089      	sub	sp, #36	; 0x24
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	60f8      	str	r0, [r7, #12]
 80054ac:	60b9      	str	r1, [r7, #8]
 80054ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	f003 0307 	and.w	r3, r3, #7
 80054b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80054b8:	69fb      	ldr	r3, [r7, #28]
 80054ba:	f1c3 0307 	rsb	r3, r3, #7
 80054be:	2b04      	cmp	r3, #4
 80054c0:	bf28      	it	cs
 80054c2:	2304      	movcs	r3, #4
 80054c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80054c6:	69fb      	ldr	r3, [r7, #28]
 80054c8:	3304      	adds	r3, #4
 80054ca:	2b06      	cmp	r3, #6
 80054cc:	d902      	bls.n	80054d4 <NVIC_EncodePriority+0x30>
 80054ce:	69fb      	ldr	r3, [r7, #28]
 80054d0:	3b03      	subs	r3, #3
 80054d2:	e000      	b.n	80054d6 <NVIC_EncodePriority+0x32>
 80054d4:	2300      	movs	r3, #0
 80054d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80054d8:	f04f 32ff 	mov.w	r2, #4294967295
 80054dc:	69bb      	ldr	r3, [r7, #24]
 80054de:	fa02 f303 	lsl.w	r3, r2, r3
 80054e2:	43da      	mvns	r2, r3
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	401a      	ands	r2, r3
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80054ec:	f04f 31ff 	mov.w	r1, #4294967295
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	fa01 f303 	lsl.w	r3, r1, r3
 80054f6:	43d9      	mvns	r1, r3
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80054fc:	4313      	orrs	r3, r2
         );
}
 80054fe:	4618      	mov	r0, r3
 8005500:	3724      	adds	r7, #36	; 0x24
 8005502:	46bd      	mov	sp, r7
 8005504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005508:	4770      	bx	lr
	...

0800550c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b082      	sub	sp, #8
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	3b01      	subs	r3, #1
 8005518:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800551c:	d301      	bcc.n	8005522 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800551e:	2301      	movs	r3, #1
 8005520:	e00f      	b.n	8005542 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005522:	4a0a      	ldr	r2, [pc, #40]	; (800554c <SysTick_Config+0x40>)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	3b01      	subs	r3, #1
 8005528:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800552a:	210f      	movs	r1, #15
 800552c:	f04f 30ff 	mov.w	r0, #4294967295
 8005530:	f7ff ff8e 	bl	8005450 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005534:	4b05      	ldr	r3, [pc, #20]	; (800554c <SysTick_Config+0x40>)
 8005536:	2200      	movs	r2, #0
 8005538:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800553a:	4b04      	ldr	r3, [pc, #16]	; (800554c <SysTick_Config+0x40>)
 800553c:	2207      	movs	r2, #7
 800553e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005540:	2300      	movs	r3, #0
}
 8005542:	4618      	mov	r0, r3
 8005544:	3708      	adds	r7, #8
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}
 800554a:	bf00      	nop
 800554c:	e000e010 	.word	0xe000e010

08005550 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b082      	sub	sp, #8
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2b07      	cmp	r3, #7
 800555c:	d00f      	beq.n	800557e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2b06      	cmp	r3, #6
 8005562:	d00c      	beq.n	800557e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2b05      	cmp	r3, #5
 8005568:	d009      	beq.n	800557e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2b04      	cmp	r3, #4
 800556e:	d006      	beq.n	800557e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2b03      	cmp	r3, #3
 8005574:	d003      	beq.n	800557e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005576:	2190      	movs	r1, #144	; 0x90
 8005578:	4804      	ldr	r0, [pc, #16]	; (800558c <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800557a:	f7fd fbfc 	bl	8002d76 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f7ff fef2 	bl	8005368 <__NVIC_SetPriorityGrouping>
}
 8005584:	bf00      	nop
 8005586:	3708      	adds	r7, #8
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}
 800558c:	08010b14 	.word	0x08010b14

08005590 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005590:	b580      	push	{r7, lr}
 8005592:	b086      	sub	sp, #24
 8005594:	af00      	add	r7, sp, #0
 8005596:	4603      	mov	r3, r0
 8005598:	60b9      	str	r1, [r7, #8]
 800559a:	607a      	str	r2, [r7, #4]
 800559c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800559e:	2300      	movs	r3, #0
 80055a0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2b0f      	cmp	r3, #15
 80055a6:	d903      	bls.n	80055b0 <HAL_NVIC_SetPriority+0x20>
 80055a8:	21a8      	movs	r1, #168	; 0xa8
 80055aa:	480e      	ldr	r0, [pc, #56]	; (80055e4 <HAL_NVIC_SetPriority+0x54>)
 80055ac:	f7fd fbe3 	bl	8002d76 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	2b0f      	cmp	r3, #15
 80055b4:	d903      	bls.n	80055be <HAL_NVIC_SetPriority+0x2e>
 80055b6:	21a9      	movs	r1, #169	; 0xa9
 80055b8:	480a      	ldr	r0, [pc, #40]	; (80055e4 <HAL_NVIC_SetPriority+0x54>)
 80055ba:	f7fd fbdc 	bl	8002d76 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80055be:	f7ff fef7 	bl	80053b0 <__NVIC_GetPriorityGrouping>
 80055c2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80055c4:	687a      	ldr	r2, [r7, #4]
 80055c6:	68b9      	ldr	r1, [r7, #8]
 80055c8:	6978      	ldr	r0, [r7, #20]
 80055ca:	f7ff ff6b 	bl	80054a4 <NVIC_EncodePriority>
 80055ce:	4602      	mov	r2, r0
 80055d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055d4:	4611      	mov	r1, r2
 80055d6:	4618      	mov	r0, r3
 80055d8:	f7ff ff3a 	bl	8005450 <__NVIC_SetPriority>
}
 80055dc:	bf00      	nop
 80055de:	3718      	adds	r7, #24
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}
 80055e4:	08010b14 	.word	0x08010b14

080055e8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b082      	sub	sp, #8
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	4603      	mov	r3, r0
 80055f0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80055f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	da03      	bge.n	8005602 <HAL_NVIC_EnableIRQ+0x1a>
 80055fa:	21bc      	movs	r1, #188	; 0xbc
 80055fc:	4805      	ldr	r0, [pc, #20]	; (8005614 <HAL_NVIC_EnableIRQ+0x2c>)
 80055fe:	f7fd fbba 	bl	8002d76 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005606:	4618      	mov	r0, r3
 8005608:	f7ff fee0 	bl	80053cc <__NVIC_EnableIRQ>
}
 800560c:	bf00      	nop
 800560e:	3708      	adds	r7, #8
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}
 8005614:	08010b14 	.word	0x08010b14

08005618 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b082      	sub	sp, #8
 800561c:	af00      	add	r7, sp, #0
 800561e:	4603      	mov	r3, r0
 8005620:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8005622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005626:	2b00      	cmp	r3, #0
 8005628:	da03      	bge.n	8005632 <HAL_NVIC_DisableIRQ+0x1a>
 800562a:	21cc      	movs	r1, #204	; 0xcc
 800562c:	4805      	ldr	r0, [pc, #20]	; (8005644 <HAL_NVIC_DisableIRQ+0x2c>)
 800562e:	f7fd fba2 	bl	8002d76 <assert_failed>
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005636:	4618      	mov	r0, r3
 8005638:	f7ff fee6 	bl	8005408 <__NVIC_DisableIRQ>
}
 800563c:	bf00      	nop
 800563e:	3708      	adds	r7, #8
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}
 8005644:	08010b14 	.word	0x08010b14

08005648 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b082      	sub	sp, #8
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f7ff ff5b 	bl	800550c <SysTick_Config>
 8005656:	4603      	mov	r3, r0
}
 8005658:	4618      	mov	r0, r3
 800565a:	3708      	adds	r7, #8
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}

08005660 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b084      	sub	sp, #16
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800566c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800566e:	f7ff f987 	bl	8004980 <HAL_GetTick>
 8005672:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800567a:	b2db      	uxtb	r3, r3
 800567c:	2b02      	cmp	r3, #2
 800567e:	d008      	beq.n	8005692 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2280      	movs	r2, #128	; 0x80
 8005684:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	e052      	b.n	8005738 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	681a      	ldr	r2, [r3, #0]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f022 0216 	bic.w	r2, r2, #22
 80056a0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	695a      	ldr	r2, [r3, #20]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80056b0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d103      	bne.n	80056c2 <HAL_DMA_Abort+0x62>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d007      	beq.n	80056d2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f022 0208 	bic.w	r2, r2, #8
 80056d0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f022 0201 	bic.w	r2, r2, #1
 80056e0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80056e2:	e013      	b.n	800570c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80056e4:	f7ff f94c 	bl	8004980 <HAL_GetTick>
 80056e8:	4602      	mov	r2, r0
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	1ad3      	subs	r3, r2, r3
 80056ee:	2b05      	cmp	r3, #5
 80056f0:	d90c      	bls.n	800570c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2220      	movs	r2, #32
 80056f6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2203      	movs	r2, #3
 80056fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2200      	movs	r2, #0
 8005704:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005708:	2303      	movs	r3, #3
 800570a:	e015      	b.n	8005738 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f003 0301 	and.w	r3, r3, #1
 8005716:	2b00      	cmp	r3, #0
 8005718:	d1e4      	bne.n	80056e4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800571e:	223f      	movs	r2, #63	; 0x3f
 8005720:	409a      	lsls	r2, r3
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2201      	movs	r2, #1
 800572a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2200      	movs	r2, #0
 8005732:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005736:	2300      	movs	r3, #0
}
 8005738:	4618      	mov	r0, r3
 800573a:	3710      	adds	r7, #16
 800573c:	46bd      	mov	sp, r7
 800573e:	bd80      	pop	{r7, pc}

08005740 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005740:	b480      	push	{r7}
 8005742:	b083      	sub	sp, #12
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800574e:	b2db      	uxtb	r3, r3
 8005750:	2b02      	cmp	r3, #2
 8005752:	d004      	beq.n	800575e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2280      	movs	r2, #128	; 0x80
 8005758:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e00c      	b.n	8005778 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2205      	movs	r2, #5
 8005762:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	681a      	ldr	r2, [r3, #0]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f022 0201 	bic.w	r2, r2, #1
 8005774:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005776:	2300      	movs	r3, #0
}
 8005778:	4618      	mov	r0, r3
 800577a:	370c      	adds	r7, #12
 800577c:	46bd      	mov	sp, r7
 800577e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005782:	4770      	bx	lr

08005784 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b086      	sub	sp, #24
 8005788:	af00      	add	r7, sp, #0
 800578a:	60f8      	str	r0, [r7, #12]
 800578c:	60b9      	str	r1, [r7, #8]
 800578e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005796:	4b2b      	ldr	r3, [pc, #172]	; (8005844 <HAL_FLASH_Program+0xc0>)
 8005798:	7e1b      	ldrb	r3, [r3, #24]
 800579a:	2b01      	cmp	r3, #1
 800579c:	d101      	bne.n	80057a2 <HAL_FLASH_Program+0x1e>
 800579e:	2302      	movs	r3, #2
 80057a0:	e04b      	b.n	800583a <HAL_FLASH_Program+0xb6>
 80057a2:	4b28      	ldr	r3, [pc, #160]	; (8005844 <HAL_FLASH_Program+0xc0>)
 80057a4:	2201      	movs	r2, #1
 80057a6:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d00c      	beq.n	80057c8 <HAL_FLASH_Program+0x44>
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d009      	beq.n	80057c8 <HAL_FLASH_Program+0x44>
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2b02      	cmp	r3, #2
 80057b8:	d006      	beq.n	80057c8 <HAL_FLASH_Program+0x44>
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2b03      	cmp	r3, #3
 80057be:	d003      	beq.n	80057c8 <HAL_FLASH_Program+0x44>
 80057c0:	21a2      	movs	r1, #162	; 0xa2
 80057c2:	4821      	ldr	r0, [pc, #132]	; (8005848 <HAL_FLASH_Program+0xc4>)
 80057c4:	f7fd fad7 	bl	8002d76 <assert_failed>
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80057c8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80057cc:	f000 f872 	bl	80058b4 <FLASH_WaitForLastOperation>
 80057d0:	4603      	mov	r3, r0
 80057d2:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80057d4:	7dfb      	ldrb	r3, [r7, #23]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d12b      	bne.n	8005832 <HAL_FLASH_Program+0xae>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d105      	bne.n	80057ec <HAL_FLASH_Program+0x68>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80057e0:	783b      	ldrb	r3, [r7, #0]
 80057e2:	4619      	mov	r1, r3
 80057e4:	68b8      	ldr	r0, [r7, #8]
 80057e6:	f000 f96f 	bl	8005ac8 <FLASH_Program_Byte>
 80057ea:	e016      	b.n	800581a <HAL_FLASH_Program+0x96>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	d105      	bne.n	80057fe <HAL_FLASH_Program+0x7a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80057f2:	883b      	ldrh	r3, [r7, #0]
 80057f4:	4619      	mov	r1, r3
 80057f6:	68b8      	ldr	r0, [r7, #8]
 80057f8:	f000 f928 	bl	8005a4c <FLASH_Program_HalfWord>
 80057fc:	e00d      	b.n	800581a <HAL_FLASH_Program+0x96>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2b02      	cmp	r3, #2
 8005802:	d105      	bne.n	8005810 <HAL_FLASH_Program+0x8c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	4619      	mov	r1, r3
 8005808:	68b8      	ldr	r0, [r7, #8]
 800580a:	f000 f8e1 	bl	80059d0 <FLASH_Program_Word>
 800580e:	e004      	b.n	800581a <HAL_FLASH_Program+0x96>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8005810:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005814:	68b8      	ldr	r0, [r7, #8]
 8005816:	f000 f88d 	bl	8005934 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800581a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800581e:	f000 f849 	bl	80058b4 <FLASH_WaitForLastOperation>
 8005822:	4603      	mov	r3, r0
 8005824:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8005826:	4b09      	ldr	r3, [pc, #36]	; (800584c <HAL_FLASH_Program+0xc8>)
 8005828:	691b      	ldr	r3, [r3, #16]
 800582a:	4a08      	ldr	r2, [pc, #32]	; (800584c <HAL_FLASH_Program+0xc8>)
 800582c:	f023 0301 	bic.w	r3, r3, #1
 8005830:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005832:	4b04      	ldr	r3, [pc, #16]	; (8005844 <HAL_FLASH_Program+0xc0>)
 8005834:	2200      	movs	r2, #0
 8005836:	761a      	strb	r2, [r3, #24]
  
  return status;
 8005838:	7dfb      	ldrb	r3, [r7, #23]
}
 800583a:	4618      	mov	r0, r3
 800583c:	3718      	adds	r7, #24
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}
 8005842:	bf00      	nop
 8005844:	20000834 	.word	0x20000834
 8005848:	08010b50 	.word	0x08010b50
 800584c:	40023c00 	.word	0x40023c00

08005850 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005850:	b480      	push	{r7}
 8005852:	b083      	sub	sp, #12
 8005854:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005856:	2300      	movs	r3, #0
 8005858:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800585a:	4b0b      	ldr	r3, [pc, #44]	; (8005888 <HAL_FLASH_Unlock+0x38>)
 800585c:	691b      	ldr	r3, [r3, #16]
 800585e:	2b00      	cmp	r3, #0
 8005860:	da0b      	bge.n	800587a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005862:	4b09      	ldr	r3, [pc, #36]	; (8005888 <HAL_FLASH_Unlock+0x38>)
 8005864:	4a09      	ldr	r2, [pc, #36]	; (800588c <HAL_FLASH_Unlock+0x3c>)
 8005866:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005868:	4b07      	ldr	r3, [pc, #28]	; (8005888 <HAL_FLASH_Unlock+0x38>)
 800586a:	4a09      	ldr	r2, [pc, #36]	; (8005890 <HAL_FLASH_Unlock+0x40>)
 800586c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800586e:	4b06      	ldr	r3, [pc, #24]	; (8005888 <HAL_FLASH_Unlock+0x38>)
 8005870:	691b      	ldr	r3, [r3, #16]
 8005872:	2b00      	cmp	r3, #0
 8005874:	da01      	bge.n	800587a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800587a:	79fb      	ldrb	r3, [r7, #7]
}
 800587c:	4618      	mov	r0, r3
 800587e:	370c      	adds	r7, #12
 8005880:	46bd      	mov	sp, r7
 8005882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005886:	4770      	bx	lr
 8005888:	40023c00 	.word	0x40023c00
 800588c:	45670123 	.word	0x45670123
 8005890:	cdef89ab 	.word	0xcdef89ab

08005894 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005894:	b480      	push	{r7}
 8005896:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8005898:	4b05      	ldr	r3, [pc, #20]	; (80058b0 <HAL_FLASH_Lock+0x1c>)
 800589a:	691b      	ldr	r3, [r3, #16]
 800589c:	4a04      	ldr	r2, [pc, #16]	; (80058b0 <HAL_FLASH_Lock+0x1c>)
 800589e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80058a2:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80058a4:	2300      	movs	r3, #0
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	46bd      	mov	sp, r7
 80058aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ae:	4770      	bx	lr
 80058b0:	40023c00 	.word	0x40023c00

080058b4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b084      	sub	sp, #16
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80058bc:	2300      	movs	r3, #0
 80058be:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80058c0:	4b1a      	ldr	r3, [pc, #104]	; (800592c <FLASH_WaitForLastOperation+0x78>)
 80058c2:	2200      	movs	r2, #0
 80058c4:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80058c6:	f7ff f85b 	bl	8004980 <HAL_GetTick>
 80058ca:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80058cc:	e010      	b.n	80058f0 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058d4:	d00c      	beq.n	80058f0 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d007      	beq.n	80058ec <FLASH_WaitForLastOperation+0x38>
 80058dc:	f7ff f850 	bl	8004980 <HAL_GetTick>
 80058e0:	4602      	mov	r2, r0
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	1ad3      	subs	r3, r2, r3
 80058e6:	687a      	ldr	r2, [r7, #4]
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d201      	bcs.n	80058f0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80058ec:	2303      	movs	r3, #3
 80058ee:	e019      	b.n	8005924 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80058f0:	4b0f      	ldr	r3, [pc, #60]	; (8005930 <FLASH_WaitForLastOperation+0x7c>)
 80058f2:	68db      	ldr	r3, [r3, #12]
 80058f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d1e8      	bne.n	80058ce <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80058fc:	4b0c      	ldr	r3, [pc, #48]	; (8005930 <FLASH_WaitForLastOperation+0x7c>)
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	f003 0301 	and.w	r3, r3, #1
 8005904:	2b00      	cmp	r3, #0
 8005906:	d002      	beq.n	800590e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005908:	4b09      	ldr	r3, [pc, #36]	; (8005930 <FLASH_WaitForLastOperation+0x7c>)
 800590a:	2201      	movs	r2, #1
 800590c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800590e:	4b08      	ldr	r3, [pc, #32]	; (8005930 <FLASH_WaitForLastOperation+0x7c>)
 8005910:	68db      	ldr	r3, [r3, #12]
 8005912:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8005916:	2b00      	cmp	r3, #0
 8005918:	d003      	beq.n	8005922 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800591a:	f000 f911 	bl	8005b40 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e000      	b.n	8005924 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8005922:	2300      	movs	r3, #0
  
}  
 8005924:	4618      	mov	r0, r3
 8005926:	3710      	adds	r7, #16
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}
 800592c:	20000834 	.word	0x20000834
 8005930:	40023c00 	.word	0x40023c00

08005934 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b084      	sub	sp, #16
 8005938:	af00      	add	r7, sp, #0
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005946:	d303      	bcc.n	8005950 <FLASH_Program_DoubleWord+0x1c>
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	4a1c      	ldr	r2, [pc, #112]	; (80059bc <FLASH_Program_DoubleWord+0x88>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d90c      	bls.n	800596a <FLASH_Program_DoubleWord+0x36>
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	4a1b      	ldr	r2, [pc, #108]	; (80059c0 <FLASH_Program_DoubleWord+0x8c>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d903      	bls.n	8005960 <FLASH_Program_DoubleWord+0x2c>
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	4a1a      	ldr	r2, [pc, #104]	; (80059c4 <FLASH_Program_DoubleWord+0x90>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d904      	bls.n	800596a <FLASH_Program_DoubleWord+0x36>
 8005960:	f240 2165 	movw	r1, #613	; 0x265
 8005964:	4818      	ldr	r0, [pc, #96]	; (80059c8 <FLASH_Program_DoubleWord+0x94>)
 8005966:	f7fd fa06 	bl	8002d76 <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800596a:	4b18      	ldr	r3, [pc, #96]	; (80059cc <FLASH_Program_DoubleWord+0x98>)
 800596c:	691b      	ldr	r3, [r3, #16]
 800596e:	4a17      	ldr	r2, [pc, #92]	; (80059cc <FLASH_Program_DoubleWord+0x98>)
 8005970:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005974:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8005976:	4b15      	ldr	r3, [pc, #84]	; (80059cc <FLASH_Program_DoubleWord+0x98>)
 8005978:	691b      	ldr	r3, [r3, #16]
 800597a:	4a14      	ldr	r2, [pc, #80]	; (80059cc <FLASH_Program_DoubleWord+0x98>)
 800597c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8005980:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005982:	4b12      	ldr	r3, [pc, #72]	; (80059cc <FLASH_Program_DoubleWord+0x98>)
 8005984:	691b      	ldr	r3, [r3, #16]
 8005986:	4a11      	ldr	r2, [pc, #68]	; (80059cc <FLASH_Program_DoubleWord+0x98>)
 8005988:	f043 0301 	orr.w	r3, r3, #1
 800598c:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	683a      	ldr	r2, [r7, #0]
 8005992:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8005994:	f3bf 8f6f 	isb	sy
}
 8005998:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800599a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800599e:	f04f 0200 	mov.w	r2, #0
 80059a2:	f04f 0300 	mov.w	r3, #0
 80059a6:	000a      	movs	r2, r1
 80059a8:	2300      	movs	r3, #0
 80059aa:	68f9      	ldr	r1, [r7, #12]
 80059ac:	3104      	adds	r1, #4
 80059ae:	4613      	mov	r3, r2
 80059b0:	600b      	str	r3, [r1, #0]
}
 80059b2:	bf00      	nop
 80059b4:	3710      	adds	r7, #16
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}
 80059ba:	bf00      	nop
 80059bc:	0807ffff 	.word	0x0807ffff
 80059c0:	1fff77ff 	.word	0x1fff77ff
 80059c4:	1fff7a0f 	.word	0x1fff7a0f
 80059c8:	08010b50 	.word	0x08010b50
 80059cc:	40023c00 	.word	0x40023c00

080059d0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b082      	sub	sp, #8
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
 80059d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80059e0:	d303      	bcc.n	80059ea <FLASH_Program_Word+0x1a>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	4a14      	ldr	r2, [pc, #80]	; (8005a38 <FLASH_Program_Word+0x68>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d90c      	bls.n	8005a04 <FLASH_Program_Word+0x34>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	4a13      	ldr	r2, [pc, #76]	; (8005a3c <FLASH_Program_Word+0x6c>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d903      	bls.n	80059fa <FLASH_Program_Word+0x2a>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4a12      	ldr	r2, [pc, #72]	; (8005a40 <FLASH_Program_Word+0x70>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d904      	bls.n	8005a04 <FLASH_Program_Word+0x34>
 80059fa:	f240 2187 	movw	r1, #647	; 0x287
 80059fe:	4811      	ldr	r0, [pc, #68]	; (8005a44 <FLASH_Program_Word+0x74>)
 8005a00:	f7fd f9b9 	bl	8002d76 <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005a04:	4b10      	ldr	r3, [pc, #64]	; (8005a48 <FLASH_Program_Word+0x78>)
 8005a06:	691b      	ldr	r3, [r3, #16]
 8005a08:	4a0f      	ldr	r2, [pc, #60]	; (8005a48 <FLASH_Program_Word+0x78>)
 8005a0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a0e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8005a10:	4b0d      	ldr	r3, [pc, #52]	; (8005a48 <FLASH_Program_Word+0x78>)
 8005a12:	691b      	ldr	r3, [r3, #16]
 8005a14:	4a0c      	ldr	r2, [pc, #48]	; (8005a48 <FLASH_Program_Word+0x78>)
 8005a16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005a1a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005a1c:	4b0a      	ldr	r3, [pc, #40]	; (8005a48 <FLASH_Program_Word+0x78>)
 8005a1e:	691b      	ldr	r3, [r3, #16]
 8005a20:	4a09      	ldr	r2, [pc, #36]	; (8005a48 <FLASH_Program_Word+0x78>)
 8005a22:	f043 0301 	orr.w	r3, r3, #1
 8005a26:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	683a      	ldr	r2, [r7, #0]
 8005a2c:	601a      	str	r2, [r3, #0]
}
 8005a2e:	bf00      	nop
 8005a30:	3708      	adds	r7, #8
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}
 8005a36:	bf00      	nop
 8005a38:	0807ffff 	.word	0x0807ffff
 8005a3c:	1fff77ff 	.word	0x1fff77ff
 8005a40:	1fff7a0f 	.word	0x1fff7a0f
 8005a44:	08010b50 	.word	0x08010b50
 8005a48:	40023c00 	.word	0x40023c00

08005a4c <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b082      	sub	sp, #8
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
 8005a54:	460b      	mov	r3, r1
 8005a56:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005a5e:	d303      	bcc.n	8005a68 <FLASH_Program_HalfWord+0x1c>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	4a14      	ldr	r2, [pc, #80]	; (8005ab4 <FLASH_Program_HalfWord+0x68>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d90c      	bls.n	8005a82 <FLASH_Program_HalfWord+0x36>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	4a13      	ldr	r2, [pc, #76]	; (8005ab8 <FLASH_Program_HalfWord+0x6c>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d903      	bls.n	8005a78 <FLASH_Program_HalfWord+0x2c>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	4a12      	ldr	r2, [pc, #72]	; (8005abc <FLASH_Program_HalfWord+0x70>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d904      	bls.n	8005a82 <FLASH_Program_HalfWord+0x36>
 8005a78:	f44f 7128 	mov.w	r1, #672	; 0x2a0
 8005a7c:	4810      	ldr	r0, [pc, #64]	; (8005ac0 <FLASH_Program_HalfWord+0x74>)
 8005a7e:	f7fd f97a 	bl	8002d76 <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005a82:	4b10      	ldr	r3, [pc, #64]	; (8005ac4 <FLASH_Program_HalfWord+0x78>)
 8005a84:	691b      	ldr	r3, [r3, #16]
 8005a86:	4a0f      	ldr	r2, [pc, #60]	; (8005ac4 <FLASH_Program_HalfWord+0x78>)
 8005a88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a8c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8005a8e:	4b0d      	ldr	r3, [pc, #52]	; (8005ac4 <FLASH_Program_HalfWord+0x78>)
 8005a90:	691b      	ldr	r3, [r3, #16]
 8005a92:	4a0c      	ldr	r2, [pc, #48]	; (8005ac4 <FLASH_Program_HalfWord+0x78>)
 8005a94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a98:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005a9a:	4b0a      	ldr	r3, [pc, #40]	; (8005ac4 <FLASH_Program_HalfWord+0x78>)
 8005a9c:	691b      	ldr	r3, [r3, #16]
 8005a9e:	4a09      	ldr	r2, [pc, #36]	; (8005ac4 <FLASH_Program_HalfWord+0x78>)
 8005aa0:	f043 0301 	orr.w	r3, r3, #1
 8005aa4:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	887a      	ldrh	r2, [r7, #2]
 8005aaa:	801a      	strh	r2, [r3, #0]
}
 8005aac:	bf00      	nop
 8005aae:	3708      	adds	r7, #8
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}
 8005ab4:	0807ffff 	.word	0x0807ffff
 8005ab8:	1fff77ff 	.word	0x1fff77ff
 8005abc:	1fff7a0f 	.word	0x1fff7a0f
 8005ac0:	08010b50 	.word	0x08010b50
 8005ac4:	40023c00 	.word	0x40023c00

08005ac8 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b082      	sub	sp, #8
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
 8005ad0:	460b      	mov	r3, r1
 8005ad2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005ada:	d303      	bcc.n	8005ae4 <FLASH_Program_Byte+0x1c>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	4a13      	ldr	r2, [pc, #76]	; (8005b2c <FLASH_Program_Byte+0x64>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d90c      	bls.n	8005afe <FLASH_Program_Byte+0x36>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	4a12      	ldr	r2, [pc, #72]	; (8005b30 <FLASH_Program_Byte+0x68>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d903      	bls.n	8005af4 <FLASH_Program_Byte+0x2c>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	4a11      	ldr	r2, [pc, #68]	; (8005b34 <FLASH_Program_Byte+0x6c>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d904      	bls.n	8005afe <FLASH_Program_Byte+0x36>
 8005af4:	f240 21b9 	movw	r1, #697	; 0x2b9
 8005af8:	480f      	ldr	r0, [pc, #60]	; (8005b38 <FLASH_Program_Byte+0x70>)
 8005afa:	f7fd f93c 	bl	8002d76 <assert_failed>
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005afe:	4b0f      	ldr	r3, [pc, #60]	; (8005b3c <FLASH_Program_Byte+0x74>)
 8005b00:	691b      	ldr	r3, [r3, #16]
 8005b02:	4a0e      	ldr	r2, [pc, #56]	; (8005b3c <FLASH_Program_Byte+0x74>)
 8005b04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b08:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8005b0a:	4b0c      	ldr	r3, [pc, #48]	; (8005b3c <FLASH_Program_Byte+0x74>)
 8005b0c:	4a0b      	ldr	r2, [pc, #44]	; (8005b3c <FLASH_Program_Byte+0x74>)
 8005b0e:	691b      	ldr	r3, [r3, #16]
 8005b10:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005b12:	4b0a      	ldr	r3, [pc, #40]	; (8005b3c <FLASH_Program_Byte+0x74>)
 8005b14:	691b      	ldr	r3, [r3, #16]
 8005b16:	4a09      	ldr	r2, [pc, #36]	; (8005b3c <FLASH_Program_Byte+0x74>)
 8005b18:	f043 0301 	orr.w	r3, r3, #1
 8005b1c:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	78fa      	ldrb	r2, [r7, #3]
 8005b22:	701a      	strb	r2, [r3, #0]
}
 8005b24:	bf00      	nop
 8005b26:	3708      	adds	r7, #8
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}
 8005b2c:	0807ffff 	.word	0x0807ffff
 8005b30:	1fff77ff 	.word	0x1fff77ff
 8005b34:	1fff7a0f 	.word	0x1fff7a0f
 8005b38:	08010b50 	.word	0x08010b50
 8005b3c:	40023c00 	.word	0x40023c00

08005b40 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8005b40:	b480      	push	{r7}
 8005b42:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8005b44:	4b2f      	ldr	r3, [pc, #188]	; (8005c04 <FLASH_SetErrorCode+0xc4>)
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	f003 0310 	and.w	r3, r3, #16
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d008      	beq.n	8005b62 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005b50:	4b2d      	ldr	r3, [pc, #180]	; (8005c08 <FLASH_SetErrorCode+0xc8>)
 8005b52:	69db      	ldr	r3, [r3, #28]
 8005b54:	f043 0310 	orr.w	r3, r3, #16
 8005b58:	4a2b      	ldr	r2, [pc, #172]	; (8005c08 <FLASH_SetErrorCode+0xc8>)
 8005b5a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8005b5c:	4b29      	ldr	r3, [pc, #164]	; (8005c04 <FLASH_SetErrorCode+0xc4>)
 8005b5e:	2210      	movs	r2, #16
 8005b60:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8005b62:	4b28      	ldr	r3, [pc, #160]	; (8005c04 <FLASH_SetErrorCode+0xc4>)
 8005b64:	68db      	ldr	r3, [r3, #12]
 8005b66:	f003 0320 	and.w	r3, r3, #32
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d008      	beq.n	8005b80 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8005b6e:	4b26      	ldr	r3, [pc, #152]	; (8005c08 <FLASH_SetErrorCode+0xc8>)
 8005b70:	69db      	ldr	r3, [r3, #28]
 8005b72:	f043 0308 	orr.w	r3, r3, #8
 8005b76:	4a24      	ldr	r2, [pc, #144]	; (8005c08 <FLASH_SetErrorCode+0xc8>)
 8005b78:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8005b7a:	4b22      	ldr	r3, [pc, #136]	; (8005c04 <FLASH_SetErrorCode+0xc4>)
 8005b7c:	2220      	movs	r2, #32
 8005b7e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8005b80:	4b20      	ldr	r3, [pc, #128]	; (8005c04 <FLASH_SetErrorCode+0xc4>)
 8005b82:	68db      	ldr	r3, [r3, #12]
 8005b84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d008      	beq.n	8005b9e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8005b8c:	4b1e      	ldr	r3, [pc, #120]	; (8005c08 <FLASH_SetErrorCode+0xc8>)
 8005b8e:	69db      	ldr	r3, [r3, #28]
 8005b90:	f043 0304 	orr.w	r3, r3, #4
 8005b94:	4a1c      	ldr	r2, [pc, #112]	; (8005c08 <FLASH_SetErrorCode+0xc8>)
 8005b96:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8005b98:	4b1a      	ldr	r3, [pc, #104]	; (8005c04 <FLASH_SetErrorCode+0xc4>)
 8005b9a:	2240      	movs	r2, #64	; 0x40
 8005b9c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8005b9e:	4b19      	ldr	r3, [pc, #100]	; (8005c04 <FLASH_SetErrorCode+0xc4>)
 8005ba0:	68db      	ldr	r3, [r3, #12]
 8005ba2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d008      	beq.n	8005bbc <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8005baa:	4b17      	ldr	r3, [pc, #92]	; (8005c08 <FLASH_SetErrorCode+0xc8>)
 8005bac:	69db      	ldr	r3, [r3, #28]
 8005bae:	f043 0302 	orr.w	r3, r3, #2
 8005bb2:	4a15      	ldr	r2, [pc, #84]	; (8005c08 <FLASH_SetErrorCode+0xc8>)
 8005bb4:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8005bb6:	4b13      	ldr	r3, [pc, #76]	; (8005c04 <FLASH_SetErrorCode+0xc4>)
 8005bb8:	2280      	movs	r2, #128	; 0x80
 8005bba:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8005bbc:	4b11      	ldr	r3, [pc, #68]	; (8005c04 <FLASH_SetErrorCode+0xc4>)
 8005bbe:	68db      	ldr	r3, [r3, #12]
 8005bc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d009      	beq.n	8005bdc <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8005bc8:	4b0f      	ldr	r3, [pc, #60]	; (8005c08 <FLASH_SetErrorCode+0xc8>)
 8005bca:	69db      	ldr	r3, [r3, #28]
 8005bcc:	f043 0301 	orr.w	r3, r3, #1
 8005bd0:	4a0d      	ldr	r2, [pc, #52]	; (8005c08 <FLASH_SetErrorCode+0xc8>)
 8005bd2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8005bd4:	4b0b      	ldr	r3, [pc, #44]	; (8005c04 <FLASH_SetErrorCode+0xc4>)
 8005bd6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005bda:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8005bdc:	4b09      	ldr	r3, [pc, #36]	; (8005c04 <FLASH_SetErrorCode+0xc4>)
 8005bde:	68db      	ldr	r3, [r3, #12]
 8005be0:	f003 0302 	and.w	r3, r3, #2
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d008      	beq.n	8005bfa <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8005be8:	4b07      	ldr	r3, [pc, #28]	; (8005c08 <FLASH_SetErrorCode+0xc8>)
 8005bea:	69db      	ldr	r3, [r3, #28]
 8005bec:	f043 0320 	orr.w	r3, r3, #32
 8005bf0:	4a05      	ldr	r2, [pc, #20]	; (8005c08 <FLASH_SetErrorCode+0xc8>)
 8005bf2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8005bf4:	4b03      	ldr	r3, [pc, #12]	; (8005c04 <FLASH_SetErrorCode+0xc4>)
 8005bf6:	2202      	movs	r2, #2
 8005bf8:	60da      	str	r2, [r3, #12]
  }
}
 8005bfa:	bf00      	nop
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c02:	4770      	bx	lr
 8005c04:	40023c00 	.word	0x40023c00
 8005c08:	20000834 	.word	0x20000834

08005c0c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b084      	sub	sp, #16
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
 8005c14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005c1e:	4b40      	ldr	r3, [pc, #256]	; (8005d20 <HAL_FLASHEx_Erase+0x114>)
 8005c20:	7e1b      	ldrb	r3, [r3, #24]
 8005c22:	2b01      	cmp	r3, #1
 8005c24:	d101      	bne.n	8005c2a <HAL_FLASHEx_Erase+0x1e>
 8005c26:	2302      	movs	r3, #2
 8005c28:	e076      	b.n	8005d18 <HAL_FLASHEx_Erase+0x10c>
 8005c2a:	4b3d      	ldr	r3, [pc, #244]	; (8005d20 <HAL_FLASHEx_Erase+0x114>)
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d007      	beq.n	8005c48 <HAL_FLASHEx_Erase+0x3c>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	2b01      	cmp	r3, #1
 8005c3e:	d003      	beq.n	8005c48 <HAL_FLASHEx_Erase+0x3c>
 8005c40:	21a9      	movs	r1, #169	; 0xa9
 8005c42:	4838      	ldr	r0, [pc, #224]	; (8005d24 <HAL_FLASHEx_Erase+0x118>)
 8005c44:	f7fd f897 	bl	8002d76 <assert_failed>

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005c48:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005c4c:	f7ff fe32 	bl	80058b4 <FLASH_WaitForLastOperation>
 8005c50:	4603      	mov	r3, r0
 8005c52:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005c54:	7bfb      	ldrb	r3, [r7, #15]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d15a      	bne.n	8005d10 <HAL_FLASHEx_Erase+0x104>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	f04f 32ff 	mov.w	r2, #4294967295
 8005c60:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d115      	bne.n	8005c96 <HAL_FLASHEx_Erase+0x8a>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	691b      	ldr	r3, [r3, #16]
 8005c6e:	b2da      	uxtb	r2, r3
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	4619      	mov	r1, r3
 8005c76:	4610      	mov	r0, r2
 8005c78:	f000 f858 	bl	8005d2c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005c7c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005c80:	f7ff fe18 	bl	80058b4 <FLASH_WaitForLastOperation>
 8005c84:	4603      	mov	r3, r0
 8005c86:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8005c88:	4b27      	ldr	r3, [pc, #156]	; (8005d28 <HAL_FLASHEx_Erase+0x11c>)
 8005c8a:	691b      	ldr	r3, [r3, #16]
 8005c8c:	4a26      	ldr	r2, [pc, #152]	; (8005d28 <HAL_FLASHEx_Erase+0x11c>)
 8005c8e:	f023 0304 	bic.w	r3, r3, #4
 8005c92:	6113      	str	r3, [r2, #16]
 8005c94:	e03a      	b.n	8005d0c <HAL_FLASHEx_Erase+0x100>
    }
    else
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	68da      	ldr	r2, [r3, #12]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	689b      	ldr	r3, [r3, #8]
 8005c9e:	4413      	add	r3, r2
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d006      	beq.n	8005cb2 <HAL_FLASHEx_Erase+0xa6>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	68da      	ldr	r2, [r3, #12]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	689b      	ldr	r3, [r3, #8]
 8005cac:	4413      	add	r3, r2
 8005cae:	2b08      	cmp	r3, #8
 8005cb0:	d903      	bls.n	8005cba <HAL_FLASHEx_Erase+0xae>
 8005cb2:	21c1      	movs	r1, #193	; 0xc1
 8005cb4:	481b      	ldr	r0, [pc, #108]	; (8005d24 <HAL_FLASHEx_Erase+0x118>)
 8005cb6:	f7fd f85e 	bl	8002d76 <assert_failed>

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	689b      	ldr	r3, [r3, #8]
 8005cbe:	60bb      	str	r3, [r7, #8]
 8005cc0:	e01c      	b.n	8005cfc <HAL_FLASHEx_Erase+0xf0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	691b      	ldr	r3, [r3, #16]
 8005cc6:	b2db      	uxtb	r3, r3
 8005cc8:	4619      	mov	r1, r3
 8005cca:	68b8      	ldr	r0, [r7, #8]
 8005ccc:	f000 f86a 	bl	8005da4 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005cd0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005cd4:	f7ff fdee 	bl	80058b4 <FLASH_WaitForLastOperation>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8005cdc:	4b12      	ldr	r3, [pc, #72]	; (8005d28 <HAL_FLASHEx_Erase+0x11c>)
 8005cde:	691b      	ldr	r3, [r3, #16]
 8005ce0:	4a11      	ldr	r2, [pc, #68]	; (8005d28 <HAL_FLASHEx_Erase+0x11c>)
 8005ce2:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8005ce6:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8005ce8:	7bfb      	ldrb	r3, [r7, #15]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d003      	beq.n	8005cf6 <HAL_FLASHEx_Erase+0xea>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	68ba      	ldr	r2, [r7, #8]
 8005cf2:	601a      	str	r2, [r3, #0]
          break;
 8005cf4:	e00a      	b.n	8005d0c <HAL_FLASHEx_Erase+0x100>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	3301      	adds	r3, #1
 8005cfa:	60bb      	str	r3, [r7, #8]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	68da      	ldr	r2, [r3, #12]
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	4413      	add	r3, r2
 8005d06:	68ba      	ldr	r2, [r7, #8]
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	d3da      	bcc.n	8005cc2 <HAL_FLASHEx_Erase+0xb6>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8005d0c:	f000 f8c0 	bl	8005e90 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005d10:	4b03      	ldr	r3, [pc, #12]	; (8005d20 <HAL_FLASHEx_Erase+0x114>)
 8005d12:	2200      	movs	r2, #0
 8005d14:	761a      	strb	r2, [r3, #24]

  return status;
 8005d16:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3710      	adds	r7, #16
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}
 8005d20:	20000834 	.word	0x20000834
 8005d24:	08010b8c 	.word	0x08010b8c
 8005d28:	40023c00 	.word	0x40023c00

08005d2c <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b082      	sub	sp, #8
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	4603      	mov	r3, r0
 8005d34:	6039      	str	r1, [r7, #0]
 8005d36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 8005d38:	79fb      	ldrb	r3, [r7, #7]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d00d      	beq.n	8005d5a <FLASH_MassErase+0x2e>
 8005d3e:	79fb      	ldrb	r3, [r7, #7]
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	d00a      	beq.n	8005d5a <FLASH_MassErase+0x2e>
 8005d44:	79fb      	ldrb	r3, [r7, #7]
 8005d46:	2b02      	cmp	r3, #2
 8005d48:	d007      	beq.n	8005d5a <FLASH_MassErase+0x2e>
 8005d4a:	79fb      	ldrb	r3, [r7, #7]
 8005d4c:	2b03      	cmp	r3, #3
 8005d4e:	d004      	beq.n	8005d5a <FLASH_MassErase+0x2e>
 8005d50:	f240 31ba 	movw	r1, #954	; 0x3ba
 8005d54:	4811      	ldr	r0, [pc, #68]	; (8005d9c <FLASH_MassErase+0x70>)
 8005d56:	f7fd f80e 	bl	8002d76 <assert_failed>
  assert_param(IS_FLASH_BANK(Banks));
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	d004      	beq.n	8005d6a <FLASH_MassErase+0x3e>
 8005d60:	f240 31bb 	movw	r1, #955	; 0x3bb
 8005d64:	480d      	ldr	r0, [pc, #52]	; (8005d9c <FLASH_MassErase+0x70>)
 8005d66:	f7fd f806 	bl	8002d76 <assert_failed>

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005d6a:	4b0d      	ldr	r3, [pc, #52]	; (8005da0 <FLASH_MassErase+0x74>)
 8005d6c:	691b      	ldr	r3, [r3, #16]
 8005d6e:	4a0c      	ldr	r2, [pc, #48]	; (8005da0 <FLASH_MassErase+0x74>)
 8005d70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d74:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8005d76:	4b0a      	ldr	r3, [pc, #40]	; (8005da0 <FLASH_MassErase+0x74>)
 8005d78:	691b      	ldr	r3, [r3, #16]
 8005d7a:	4a09      	ldr	r2, [pc, #36]	; (8005da0 <FLASH_MassErase+0x74>)
 8005d7c:	f043 0304 	orr.w	r3, r3, #4
 8005d80:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8005d82:	4b07      	ldr	r3, [pc, #28]	; (8005da0 <FLASH_MassErase+0x74>)
 8005d84:	691a      	ldr	r2, [r3, #16]
 8005d86:	79fb      	ldrb	r3, [r7, #7]
 8005d88:	021b      	lsls	r3, r3, #8
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	4a04      	ldr	r2, [pc, #16]	; (8005da0 <FLASH_MassErase+0x74>)
 8005d8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d92:	6113      	str	r3, [r2, #16]
}
 8005d94:	bf00      	nop
 8005d96:	3708      	adds	r7, #8
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}
 8005d9c:	08010b8c 	.word	0x08010b8c
 8005da0:	40023c00 	.word	0x40023c00

08005da4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b084      	sub	sp, #16
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
 8005dac:	460b      	mov	r3, r1
 8005dae:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8005db0:	2300      	movs	r3, #0
 8005db2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d019      	beq.n	8005dee <FLASH_Erase_Sector+0x4a>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	d016      	beq.n	8005dee <FLASH_Erase_Sector+0x4a>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2b02      	cmp	r3, #2
 8005dc4:	d013      	beq.n	8005dee <FLASH_Erase_Sector+0x4a>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2b03      	cmp	r3, #3
 8005dca:	d010      	beq.n	8005dee <FLASH_Erase_Sector+0x4a>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2b04      	cmp	r3, #4
 8005dd0:	d00d      	beq.n	8005dee <FLASH_Erase_Sector+0x4a>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2b05      	cmp	r3, #5
 8005dd6:	d00a      	beq.n	8005dee <FLASH_Erase_Sector+0x4a>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2b06      	cmp	r3, #6
 8005ddc:	d007      	beq.n	8005dee <FLASH_Erase_Sector+0x4a>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2b07      	cmp	r3, #7
 8005de2:	d004      	beq.n	8005dee <FLASH_Erase_Sector+0x4a>
 8005de4:	f240 31d9 	movw	r1, #985	; 0x3d9
 8005de8:	4827      	ldr	r0, [pc, #156]	; (8005e88 <FLASH_Erase_Sector+0xe4>)
 8005dea:	f7fc ffc4 	bl	8002d76 <assert_failed>
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 8005dee:	78fb      	ldrb	r3, [r7, #3]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d00d      	beq.n	8005e10 <FLASH_Erase_Sector+0x6c>
 8005df4:	78fb      	ldrb	r3, [r7, #3]
 8005df6:	2b01      	cmp	r3, #1
 8005df8:	d00a      	beq.n	8005e10 <FLASH_Erase_Sector+0x6c>
 8005dfa:	78fb      	ldrb	r3, [r7, #3]
 8005dfc:	2b02      	cmp	r3, #2
 8005dfe:	d007      	beq.n	8005e10 <FLASH_Erase_Sector+0x6c>
 8005e00:	78fb      	ldrb	r3, [r7, #3]
 8005e02:	2b03      	cmp	r3, #3
 8005e04:	d004      	beq.n	8005e10 <FLASH_Erase_Sector+0x6c>
 8005e06:	f240 31da 	movw	r1, #986	; 0x3da
 8005e0a:	481f      	ldr	r0, [pc, #124]	; (8005e88 <FLASH_Erase_Sector+0xe4>)
 8005e0c:	f7fc ffb3 	bl	8002d76 <assert_failed>

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8005e10:	78fb      	ldrb	r3, [r7, #3]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d102      	bne.n	8005e1c <FLASH_Erase_Sector+0x78>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8005e16:	2300      	movs	r3, #0
 8005e18:	60fb      	str	r3, [r7, #12]
 8005e1a:	e010      	b.n	8005e3e <FLASH_Erase_Sector+0x9a>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8005e1c:	78fb      	ldrb	r3, [r7, #3]
 8005e1e:	2b01      	cmp	r3, #1
 8005e20:	d103      	bne.n	8005e2a <FLASH_Erase_Sector+0x86>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8005e22:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005e26:	60fb      	str	r3, [r7, #12]
 8005e28:	e009      	b.n	8005e3e <FLASH_Erase_Sector+0x9a>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8005e2a:	78fb      	ldrb	r3, [r7, #3]
 8005e2c:	2b02      	cmp	r3, #2
 8005e2e:	d103      	bne.n	8005e38 <FLASH_Erase_Sector+0x94>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8005e30:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005e34:	60fb      	str	r3, [r7, #12]
 8005e36:	e002      	b.n	8005e3e <FLASH_Erase_Sector+0x9a>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8005e38:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005e3c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005e3e:	4b13      	ldr	r3, [pc, #76]	; (8005e8c <FLASH_Erase_Sector+0xe8>)
 8005e40:	691b      	ldr	r3, [r3, #16]
 8005e42:	4a12      	ldr	r2, [pc, #72]	; (8005e8c <FLASH_Erase_Sector+0xe8>)
 8005e44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e48:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8005e4a:	4b10      	ldr	r3, [pc, #64]	; (8005e8c <FLASH_Erase_Sector+0xe8>)
 8005e4c:	691a      	ldr	r2, [r3, #16]
 8005e4e:	490f      	ldr	r1, [pc, #60]	; (8005e8c <FLASH_Erase_Sector+0xe8>)
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	4313      	orrs	r3, r2
 8005e54:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8005e56:	4b0d      	ldr	r3, [pc, #52]	; (8005e8c <FLASH_Erase_Sector+0xe8>)
 8005e58:	691b      	ldr	r3, [r3, #16]
 8005e5a:	4a0c      	ldr	r2, [pc, #48]	; (8005e8c <FLASH_Erase_Sector+0xe8>)
 8005e5c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8005e60:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8005e62:	4b0a      	ldr	r3, [pc, #40]	; (8005e8c <FLASH_Erase_Sector+0xe8>)
 8005e64:	691a      	ldr	r2, [r3, #16]
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	00db      	lsls	r3, r3, #3
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	4a07      	ldr	r2, [pc, #28]	; (8005e8c <FLASH_Erase_Sector+0xe8>)
 8005e6e:	f043 0302 	orr.w	r3, r3, #2
 8005e72:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8005e74:	4b05      	ldr	r3, [pc, #20]	; (8005e8c <FLASH_Erase_Sector+0xe8>)
 8005e76:	691b      	ldr	r3, [r3, #16]
 8005e78:	4a04      	ldr	r2, [pc, #16]	; (8005e8c <FLASH_Erase_Sector+0xe8>)
 8005e7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e7e:	6113      	str	r3, [r2, #16]
}
 8005e80:	bf00      	nop
 8005e82:	3710      	adds	r7, #16
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}
 8005e88:	08010b8c 	.word	0x08010b8c
 8005e8c:	40023c00 	.word	0x40023c00

08005e90 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8005e90:	b480      	push	{r7}
 8005e92:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8005e94:	4b20      	ldr	r3, [pc, #128]	; (8005f18 <FLASH_FlushCaches+0x88>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d017      	beq.n	8005ed0 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8005ea0:	4b1d      	ldr	r3, [pc, #116]	; (8005f18 <FLASH_FlushCaches+0x88>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	4a1c      	ldr	r2, [pc, #112]	; (8005f18 <FLASH_FlushCaches+0x88>)
 8005ea6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005eaa:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8005eac:	4b1a      	ldr	r3, [pc, #104]	; (8005f18 <FLASH_FlushCaches+0x88>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a19      	ldr	r2, [pc, #100]	; (8005f18 <FLASH_FlushCaches+0x88>)
 8005eb2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005eb6:	6013      	str	r3, [r2, #0]
 8005eb8:	4b17      	ldr	r3, [pc, #92]	; (8005f18 <FLASH_FlushCaches+0x88>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a16      	ldr	r2, [pc, #88]	; (8005f18 <FLASH_FlushCaches+0x88>)
 8005ebe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ec2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005ec4:	4b14      	ldr	r3, [pc, #80]	; (8005f18 <FLASH_FlushCaches+0x88>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a13      	ldr	r2, [pc, #76]	; (8005f18 <FLASH_FlushCaches+0x88>)
 8005eca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005ece:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8005ed0:	4b11      	ldr	r3, [pc, #68]	; (8005f18 <FLASH_FlushCaches+0x88>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d017      	beq.n	8005f0c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8005edc:	4b0e      	ldr	r3, [pc, #56]	; (8005f18 <FLASH_FlushCaches+0x88>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4a0d      	ldr	r2, [pc, #52]	; (8005f18 <FLASH_FlushCaches+0x88>)
 8005ee2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ee6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8005ee8:	4b0b      	ldr	r3, [pc, #44]	; (8005f18 <FLASH_FlushCaches+0x88>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a0a      	ldr	r2, [pc, #40]	; (8005f18 <FLASH_FlushCaches+0x88>)
 8005eee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005ef2:	6013      	str	r3, [r2, #0]
 8005ef4:	4b08      	ldr	r3, [pc, #32]	; (8005f18 <FLASH_FlushCaches+0x88>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a07      	ldr	r2, [pc, #28]	; (8005f18 <FLASH_FlushCaches+0x88>)
 8005efa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005efe:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8005f00:	4b05      	ldr	r3, [pc, #20]	; (8005f18 <FLASH_FlushCaches+0x88>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a04      	ldr	r2, [pc, #16]	; (8005f18 <FLASH_FlushCaches+0x88>)
 8005f06:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005f0a:	6013      	str	r3, [r2, #0]
  }
}
 8005f0c:	bf00      	nop
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f14:	4770      	bx	lr
 8005f16:	bf00      	nop
 8005f18:	40023c00 	.word	0x40023c00

08005f1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b088      	sub	sp, #32
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
 8005f24:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005f26:	2300      	movs	r3, #0
 8005f28:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4a33      	ldr	r2, [pc, #204]	; (8006004 <HAL_GPIO_Init+0xe8>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d017      	beq.n	8005f6a <HAL_GPIO_Init+0x4e>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	4a32      	ldr	r2, [pc, #200]	; (8006008 <HAL_GPIO_Init+0xec>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d013      	beq.n	8005f6a <HAL_GPIO_Init+0x4e>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	4a31      	ldr	r2, [pc, #196]	; (800600c <HAL_GPIO_Init+0xf0>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d00f      	beq.n	8005f6a <HAL_GPIO_Init+0x4e>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	4a30      	ldr	r2, [pc, #192]	; (8006010 <HAL_GPIO_Init+0xf4>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d00b      	beq.n	8005f6a <HAL_GPIO_Init+0x4e>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	4a2f      	ldr	r2, [pc, #188]	; (8006014 <HAL_GPIO_Init+0xf8>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d007      	beq.n	8005f6a <HAL_GPIO_Init+0x4e>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	4a2e      	ldr	r2, [pc, #184]	; (8006018 <HAL_GPIO_Init+0xfc>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d003      	beq.n	8005f6a <HAL_GPIO_Init+0x4e>
 8005f62:	21ac      	movs	r1, #172	; 0xac
 8005f64:	482d      	ldr	r0, [pc, #180]	; (800601c <HAL_GPIO_Init+0x100>)
 8005f66:	f7fc ff06 	bl	8002d76 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	b29b      	uxth	r3, r3
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d005      	beq.n	8005f80 <HAL_GPIO_Init+0x64>
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	0c1b      	lsrs	r3, r3, #16
 8005f7a:	041b      	lsls	r3, r3, #16
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d003      	beq.n	8005f88 <HAL_GPIO_Init+0x6c>
 8005f80:	21ad      	movs	r1, #173	; 0xad
 8005f82:	4826      	ldr	r0, [pc, #152]	; (800601c <HAL_GPIO_Init+0x100>)
 8005f84:	f7fc fef7 	bl	8002d76 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d035      	beq.n	8005ffc <HAL_GPIO_Init+0xe0>
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d031      	beq.n	8005ffc <HAL_GPIO_Init+0xe0>
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	2b11      	cmp	r3, #17
 8005f9e:	d02d      	beq.n	8005ffc <HAL_GPIO_Init+0xe0>
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	685b      	ldr	r3, [r3, #4]
 8005fa4:	2b02      	cmp	r3, #2
 8005fa6:	d029      	beq.n	8005ffc <HAL_GPIO_Init+0xe0>
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	2b12      	cmp	r3, #18
 8005fae:	d025      	beq.n	8005ffc <HAL_GPIO_Init+0xe0>
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 8005fb8:	d020      	beq.n	8005ffc <HAL_GPIO_Init+0xe0>
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8005fc2:	d01b      	beq.n	8005ffc <HAL_GPIO_Init+0xe0>
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 8005fcc:	d016      	beq.n	8005ffc <HAL_GPIO_Init+0xe0>
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 8005fd6:	d011      	beq.n	8005ffc <HAL_GPIO_Init+0xe0>
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 8005fe0:	d00c      	beq.n	8005ffc <HAL_GPIO_Init+0xe0>
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 8005fea:	d007      	beq.n	8005ffc <HAL_GPIO_Init+0xe0>
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	2b03      	cmp	r3, #3
 8005ff2:	d003      	beq.n	8005ffc <HAL_GPIO_Init+0xe0>
 8005ff4:	21ae      	movs	r1, #174	; 0xae
 8005ff6:	4809      	ldr	r0, [pc, #36]	; (800601c <HAL_GPIO_Init+0x100>)
 8005ff8:	f7fc febd 	bl	8002d76 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	61fb      	str	r3, [r7, #28]
 8006000:	e20c      	b.n	800641c <HAL_GPIO_Init+0x500>
 8006002:	bf00      	nop
 8006004:	40020000 	.word	0x40020000
 8006008:	40020400 	.word	0x40020400
 800600c:	40020800 	.word	0x40020800
 8006010:	40020c00 	.word	0x40020c00
 8006014:	40021000 	.word	0x40021000
 8006018:	40021c00 	.word	0x40021c00
 800601c:	08010bcc 	.word	0x08010bcc
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006020:	2201      	movs	r2, #1
 8006022:	69fb      	ldr	r3, [r7, #28]
 8006024:	fa02 f303 	lsl.w	r3, r2, r3
 8006028:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	697a      	ldr	r2, [r7, #20]
 8006030:	4013      	ands	r3, r2
 8006032:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006034:	693a      	ldr	r2, [r7, #16]
 8006036:	697b      	ldr	r3, [r7, #20]
 8006038:	429a      	cmp	r2, r3
 800603a:	f040 81ec 	bne.w	8006416 <HAL_GPIO_Init+0x4fa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	f003 0303 	and.w	r3, r3, #3
 8006046:	2b01      	cmp	r3, #1
 8006048:	d005      	beq.n	8006056 <HAL_GPIO_Init+0x13a>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006052:	2b02      	cmp	r3, #2
 8006054:	d144      	bne.n	80060e0 <HAL_GPIO_Init+0x1c4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	68db      	ldr	r3, [r3, #12]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d00f      	beq.n	800607e <HAL_GPIO_Init+0x162>
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	2b01      	cmp	r3, #1
 8006064:	d00b      	beq.n	800607e <HAL_GPIO_Init+0x162>
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	68db      	ldr	r3, [r3, #12]
 800606a:	2b02      	cmp	r3, #2
 800606c:	d007      	beq.n	800607e <HAL_GPIO_Init+0x162>
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	68db      	ldr	r3, [r3, #12]
 8006072:	2b03      	cmp	r3, #3
 8006074:	d003      	beq.n	800607e <HAL_GPIO_Init+0x162>
 8006076:	21c0      	movs	r1, #192	; 0xc0
 8006078:	4884      	ldr	r0, [pc, #528]	; (800628c <HAL_GPIO_Init+0x370>)
 800607a:	f7fc fe7c 	bl	8002d76 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006084:	69fb      	ldr	r3, [r7, #28]
 8006086:	005b      	lsls	r3, r3, #1
 8006088:	2203      	movs	r2, #3
 800608a:	fa02 f303 	lsl.w	r3, r2, r3
 800608e:	43db      	mvns	r3, r3
 8006090:	69ba      	ldr	r2, [r7, #24]
 8006092:	4013      	ands	r3, r2
 8006094:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	68da      	ldr	r2, [r3, #12]
 800609a:	69fb      	ldr	r3, [r7, #28]
 800609c:	005b      	lsls	r3, r3, #1
 800609e:	fa02 f303 	lsl.w	r3, r2, r3
 80060a2:	69ba      	ldr	r2, [r7, #24]
 80060a4:	4313      	orrs	r3, r2
 80060a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	69ba      	ldr	r2, [r7, #24]
 80060ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80060b4:	2201      	movs	r2, #1
 80060b6:	69fb      	ldr	r3, [r7, #28]
 80060b8:	fa02 f303 	lsl.w	r3, r2, r3
 80060bc:	43db      	mvns	r3, r3
 80060be:	69ba      	ldr	r2, [r7, #24]
 80060c0:	4013      	ands	r3, r2
 80060c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	091b      	lsrs	r3, r3, #4
 80060ca:	f003 0201 	and.w	r2, r3, #1
 80060ce:	69fb      	ldr	r3, [r7, #28]
 80060d0:	fa02 f303 	lsl.w	r3, r2, r3
 80060d4:	69ba      	ldr	r2, [r7, #24]
 80060d6:	4313      	orrs	r3, r2
 80060d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	69ba      	ldr	r2, [r7, #24]
 80060de:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	f003 0303 	and.w	r3, r3, #3
 80060e8:	2b03      	cmp	r3, #3
 80060ea:	d027      	beq.n	800613c <HAL_GPIO_Init+0x220>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	689b      	ldr	r3, [r3, #8]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d00b      	beq.n	800610c <HAL_GPIO_Init+0x1f0>
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	689b      	ldr	r3, [r3, #8]
 80060f8:	2b01      	cmp	r3, #1
 80060fa:	d007      	beq.n	800610c <HAL_GPIO_Init+0x1f0>
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	2b02      	cmp	r3, #2
 8006102:	d003      	beq.n	800610c <HAL_GPIO_Init+0x1f0>
 8006104:	21d1      	movs	r1, #209	; 0xd1
 8006106:	4861      	ldr	r0, [pc, #388]	; (800628c <HAL_GPIO_Init+0x370>)
 8006108:	f7fc fe35 	bl	8002d76 <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	68db      	ldr	r3, [r3, #12]
 8006110:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006112:	69fb      	ldr	r3, [r7, #28]
 8006114:	005b      	lsls	r3, r3, #1
 8006116:	2203      	movs	r2, #3
 8006118:	fa02 f303 	lsl.w	r3, r2, r3
 800611c:	43db      	mvns	r3, r3
 800611e:	69ba      	ldr	r2, [r7, #24]
 8006120:	4013      	ands	r3, r2
 8006122:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	689a      	ldr	r2, [r3, #8]
 8006128:	69fb      	ldr	r3, [r7, #28]
 800612a:	005b      	lsls	r3, r3, #1
 800612c:	fa02 f303 	lsl.w	r3, r2, r3
 8006130:	69ba      	ldr	r2, [r7, #24]
 8006132:	4313      	orrs	r3, r2
 8006134:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	69ba      	ldr	r2, [r7, #24]
 800613a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	685b      	ldr	r3, [r3, #4]
 8006140:	f003 0303 	and.w	r3, r3, #3
 8006144:	2b02      	cmp	r3, #2
 8006146:	f040 80a3 	bne.w	8006290 <HAL_GPIO_Init+0x374>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	691b      	ldr	r3, [r3, #16]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d077      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	691b      	ldr	r3, [r3, #16]
 8006156:	2b09      	cmp	r3, #9
 8006158:	d073      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	691b      	ldr	r3, [r3, #16]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d06f      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	691b      	ldr	r3, [r3, #16]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d06b      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	691b      	ldr	r3, [r3, #16]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d067      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	691b      	ldr	r3, [r3, #16]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d063      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	691b      	ldr	r3, [r3, #16]
 800617e:	2b01      	cmp	r3, #1
 8006180:	d05f      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	691b      	ldr	r3, [r3, #16]
 8006186:	2b01      	cmp	r3, #1
 8006188:	d05b      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	691b      	ldr	r3, [r3, #16]
 800618e:	2b02      	cmp	r3, #2
 8006190:	d057      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	691b      	ldr	r3, [r3, #16]
 8006196:	2b02      	cmp	r3, #2
 8006198:	d053      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	691b      	ldr	r3, [r3, #16]
 800619e:	2b02      	cmp	r3, #2
 80061a0:	d04f      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	691b      	ldr	r3, [r3, #16]
 80061a6:	2b04      	cmp	r3, #4
 80061a8:	d04b      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	691b      	ldr	r3, [r3, #16]
 80061ae:	2b04      	cmp	r3, #4
 80061b0:	d047      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	691b      	ldr	r3, [r3, #16]
 80061b6:	2b04      	cmp	r3, #4
 80061b8:	d043      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	691b      	ldr	r3, [r3, #16]
 80061be:	2b05      	cmp	r3, #5
 80061c0:	d03f      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	2b05      	cmp	r3, #5
 80061c8:	d03b      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	691b      	ldr	r3, [r3, #16]
 80061ce:	2b05      	cmp	r3, #5
 80061d0:	d037      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	691b      	ldr	r3, [r3, #16]
 80061d6:	2b06      	cmp	r3, #6
 80061d8:	d033      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	691b      	ldr	r3, [r3, #16]
 80061de:	2b06      	cmp	r3, #6
 80061e0:	d02f      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	691b      	ldr	r3, [r3, #16]
 80061e6:	2b05      	cmp	r3, #5
 80061e8:	d02b      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	691b      	ldr	r3, [r3, #16]
 80061ee:	2b06      	cmp	r3, #6
 80061f0:	d027      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	691b      	ldr	r3, [r3, #16]
 80061f6:	2b07      	cmp	r3, #7
 80061f8:	d023      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	691b      	ldr	r3, [r3, #16]
 80061fe:	2b07      	cmp	r3, #7
 8006200:	d01f      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	691b      	ldr	r3, [r3, #16]
 8006206:	2b07      	cmp	r3, #7
 8006208:	d01b      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	691b      	ldr	r3, [r3, #16]
 800620e:	2b08      	cmp	r3, #8
 8006210:	d017      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	691b      	ldr	r3, [r3, #16]
 8006216:	2b0a      	cmp	r3, #10
 8006218:	d013      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	691b      	ldr	r3, [r3, #16]
 800621e:	2b09      	cmp	r3, #9
 8006220:	d00f      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	691b      	ldr	r3, [r3, #16]
 8006226:	2b09      	cmp	r3, #9
 8006228:	d00b      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	691b      	ldr	r3, [r3, #16]
 800622e:	2b0c      	cmp	r3, #12
 8006230:	d007      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	691b      	ldr	r3, [r3, #16]
 8006236:	2b0f      	cmp	r3, #15
 8006238:	d003      	beq.n	8006242 <HAL_GPIO_Init+0x326>
 800623a:	21de      	movs	r1, #222	; 0xde
 800623c:	4813      	ldr	r0, [pc, #76]	; (800628c <HAL_GPIO_Init+0x370>)
 800623e:	f7fc fd9a 	bl	8002d76 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006242:	69fb      	ldr	r3, [r7, #28]
 8006244:	08da      	lsrs	r2, r3, #3
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	3208      	adds	r2, #8
 800624a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800624e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006250:	69fb      	ldr	r3, [r7, #28]
 8006252:	f003 0307 	and.w	r3, r3, #7
 8006256:	009b      	lsls	r3, r3, #2
 8006258:	220f      	movs	r2, #15
 800625a:	fa02 f303 	lsl.w	r3, r2, r3
 800625e:	43db      	mvns	r3, r3
 8006260:	69ba      	ldr	r2, [r7, #24]
 8006262:	4013      	ands	r3, r2
 8006264:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	691a      	ldr	r2, [r3, #16]
 800626a:	69fb      	ldr	r3, [r7, #28]
 800626c:	f003 0307 	and.w	r3, r3, #7
 8006270:	009b      	lsls	r3, r3, #2
 8006272:	fa02 f303 	lsl.w	r3, r2, r3
 8006276:	69ba      	ldr	r2, [r7, #24]
 8006278:	4313      	orrs	r3, r2
 800627a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800627c:	69fb      	ldr	r3, [r7, #28]
 800627e:	08da      	lsrs	r2, r3, #3
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	3208      	adds	r2, #8
 8006284:	69b9      	ldr	r1, [r7, #24]
 8006286:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800628a:	e001      	b.n	8006290 <HAL_GPIO_Init+0x374>
 800628c:	08010bcc 	.word	0x08010bcc
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006296:	69fb      	ldr	r3, [r7, #28]
 8006298:	005b      	lsls	r3, r3, #1
 800629a:	2203      	movs	r2, #3
 800629c:	fa02 f303 	lsl.w	r3, r2, r3
 80062a0:	43db      	mvns	r3, r3
 80062a2:	69ba      	ldr	r2, [r7, #24]
 80062a4:	4013      	ands	r3, r2
 80062a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	f003 0203 	and.w	r2, r3, #3
 80062b0:	69fb      	ldr	r3, [r7, #28]
 80062b2:	005b      	lsls	r3, r3, #1
 80062b4:	fa02 f303 	lsl.w	r3, r2, r3
 80062b8:	69ba      	ldr	r2, [r7, #24]
 80062ba:	4313      	orrs	r3, r2
 80062bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	69ba      	ldr	r2, [r7, #24]
 80062c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	685b      	ldr	r3, [r3, #4]
 80062c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	f000 80a2 	beq.w	8006416 <HAL_GPIO_Init+0x4fa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80062d2:	2300      	movs	r3, #0
 80062d4:	60fb      	str	r3, [r7, #12]
 80062d6:	4b56      	ldr	r3, [pc, #344]	; (8006430 <HAL_GPIO_Init+0x514>)
 80062d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062da:	4a55      	ldr	r2, [pc, #340]	; (8006430 <HAL_GPIO_Init+0x514>)
 80062dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80062e0:	6453      	str	r3, [r2, #68]	; 0x44
 80062e2:	4b53      	ldr	r3, [pc, #332]	; (8006430 <HAL_GPIO_Init+0x514>)
 80062e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80062ea:	60fb      	str	r3, [r7, #12]
 80062ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80062ee:	4a51      	ldr	r2, [pc, #324]	; (8006434 <HAL_GPIO_Init+0x518>)
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	089b      	lsrs	r3, r3, #2
 80062f4:	3302      	adds	r3, #2
 80062f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80062fc:	69fb      	ldr	r3, [r7, #28]
 80062fe:	f003 0303 	and.w	r3, r3, #3
 8006302:	009b      	lsls	r3, r3, #2
 8006304:	220f      	movs	r2, #15
 8006306:	fa02 f303 	lsl.w	r3, r2, r3
 800630a:	43db      	mvns	r3, r3
 800630c:	69ba      	ldr	r2, [r7, #24]
 800630e:	4013      	ands	r3, r2
 8006310:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	4a48      	ldr	r2, [pc, #288]	; (8006438 <HAL_GPIO_Init+0x51c>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d019      	beq.n	800634e <HAL_GPIO_Init+0x432>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	4a47      	ldr	r2, [pc, #284]	; (800643c <HAL_GPIO_Init+0x520>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d013      	beq.n	800634a <HAL_GPIO_Init+0x42e>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	4a46      	ldr	r2, [pc, #280]	; (8006440 <HAL_GPIO_Init+0x524>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d00d      	beq.n	8006346 <HAL_GPIO_Init+0x42a>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	4a45      	ldr	r2, [pc, #276]	; (8006444 <HAL_GPIO_Init+0x528>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d007      	beq.n	8006342 <HAL_GPIO_Init+0x426>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	4a44      	ldr	r2, [pc, #272]	; (8006448 <HAL_GPIO_Init+0x52c>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d101      	bne.n	800633e <HAL_GPIO_Init+0x422>
 800633a:	2304      	movs	r3, #4
 800633c:	e008      	b.n	8006350 <HAL_GPIO_Init+0x434>
 800633e:	2307      	movs	r3, #7
 8006340:	e006      	b.n	8006350 <HAL_GPIO_Init+0x434>
 8006342:	2303      	movs	r3, #3
 8006344:	e004      	b.n	8006350 <HAL_GPIO_Init+0x434>
 8006346:	2302      	movs	r3, #2
 8006348:	e002      	b.n	8006350 <HAL_GPIO_Init+0x434>
 800634a:	2301      	movs	r3, #1
 800634c:	e000      	b.n	8006350 <HAL_GPIO_Init+0x434>
 800634e:	2300      	movs	r3, #0
 8006350:	69fa      	ldr	r2, [r7, #28]
 8006352:	f002 0203 	and.w	r2, r2, #3
 8006356:	0092      	lsls	r2, r2, #2
 8006358:	4093      	lsls	r3, r2
 800635a:	69ba      	ldr	r2, [r7, #24]
 800635c:	4313      	orrs	r3, r2
 800635e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006360:	4934      	ldr	r1, [pc, #208]	; (8006434 <HAL_GPIO_Init+0x518>)
 8006362:	69fb      	ldr	r3, [r7, #28]
 8006364:	089b      	lsrs	r3, r3, #2
 8006366:	3302      	adds	r3, #2
 8006368:	69ba      	ldr	r2, [r7, #24]
 800636a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800636e:	4b37      	ldr	r3, [pc, #220]	; (800644c <HAL_GPIO_Init+0x530>)
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006374:	693b      	ldr	r3, [r7, #16]
 8006376:	43db      	mvns	r3, r3
 8006378:	69ba      	ldr	r2, [r7, #24]
 800637a:	4013      	ands	r3, r2
 800637c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006386:	2b00      	cmp	r3, #0
 8006388:	d003      	beq.n	8006392 <HAL_GPIO_Init+0x476>
        {
          temp |= iocurrent;
 800638a:	69ba      	ldr	r2, [r7, #24]
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	4313      	orrs	r3, r2
 8006390:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006392:	4a2e      	ldr	r2, [pc, #184]	; (800644c <HAL_GPIO_Init+0x530>)
 8006394:	69bb      	ldr	r3, [r7, #24]
 8006396:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006398:	4b2c      	ldr	r3, [pc, #176]	; (800644c <HAL_GPIO_Init+0x530>)
 800639a:	68db      	ldr	r3, [r3, #12]
 800639c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	43db      	mvns	r3, r3
 80063a2:	69ba      	ldr	r2, [r7, #24]
 80063a4:	4013      	ands	r3, r2
 80063a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d003      	beq.n	80063bc <HAL_GPIO_Init+0x4a0>
        {
          temp |= iocurrent;
 80063b4:	69ba      	ldr	r2, [r7, #24]
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	4313      	orrs	r3, r2
 80063ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80063bc:	4a23      	ldr	r2, [pc, #140]	; (800644c <HAL_GPIO_Init+0x530>)
 80063be:	69bb      	ldr	r3, [r7, #24]
 80063c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80063c2:	4b22      	ldr	r3, [pc, #136]	; (800644c <HAL_GPIO_Init+0x530>)
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	43db      	mvns	r3, r3
 80063cc:	69ba      	ldr	r2, [r7, #24]
 80063ce:	4013      	ands	r3, r2
 80063d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	685b      	ldr	r3, [r3, #4]
 80063d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d003      	beq.n	80063e6 <HAL_GPIO_Init+0x4ca>
        {
          temp |= iocurrent;
 80063de:	69ba      	ldr	r2, [r7, #24]
 80063e0:	693b      	ldr	r3, [r7, #16]
 80063e2:	4313      	orrs	r3, r2
 80063e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80063e6:	4a19      	ldr	r2, [pc, #100]	; (800644c <HAL_GPIO_Init+0x530>)
 80063e8:	69bb      	ldr	r3, [r7, #24]
 80063ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80063ec:	4b17      	ldr	r3, [pc, #92]	; (800644c <HAL_GPIO_Init+0x530>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	43db      	mvns	r3, r3
 80063f6:	69ba      	ldr	r2, [r7, #24]
 80063f8:	4013      	ands	r3, r2
 80063fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	685b      	ldr	r3, [r3, #4]
 8006400:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006404:	2b00      	cmp	r3, #0
 8006406:	d003      	beq.n	8006410 <HAL_GPIO_Init+0x4f4>
        {
          temp |= iocurrent;
 8006408:	69ba      	ldr	r2, [r7, #24]
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	4313      	orrs	r3, r2
 800640e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006410:	4a0e      	ldr	r2, [pc, #56]	; (800644c <HAL_GPIO_Init+0x530>)
 8006412:	69bb      	ldr	r3, [r7, #24]
 8006414:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006416:	69fb      	ldr	r3, [r7, #28]
 8006418:	3301      	adds	r3, #1
 800641a:	61fb      	str	r3, [r7, #28]
 800641c:	69fb      	ldr	r3, [r7, #28]
 800641e:	2b0f      	cmp	r3, #15
 8006420:	f67f adfe 	bls.w	8006020 <HAL_GPIO_Init+0x104>
      }
    }
  }
}
 8006424:	bf00      	nop
 8006426:	bf00      	nop
 8006428:	3720      	adds	r7, #32
 800642a:	46bd      	mov	sp, r7
 800642c:	bd80      	pop	{r7, pc}
 800642e:	bf00      	nop
 8006430:	40023800 	.word	0x40023800
 8006434:	40013800 	.word	0x40013800
 8006438:	40020000 	.word	0x40020000
 800643c:	40020400 	.word	0x40020400
 8006440:	40020800 	.word	0x40020800
 8006444:	40020c00 	.word	0x40020c00
 8006448:	40021000 	.word	0x40021000
 800644c:	40013c00 	.word	0x40013c00

08006450 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b086      	sub	sp, #24
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
 8006458:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800645a:	2300      	movs	r3, #0
 800645c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800645e:	2300      	movs	r3, #0
 8006460:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8006462:	2300      	movs	r3, #0
 8006464:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	4a71      	ldr	r2, [pc, #452]	; (8006630 <HAL_GPIO_DeInit+0x1e0>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d018      	beq.n	80064a0 <HAL_GPIO_DeInit+0x50>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	4a70      	ldr	r2, [pc, #448]	; (8006634 <HAL_GPIO_DeInit+0x1e4>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d014      	beq.n	80064a0 <HAL_GPIO_DeInit+0x50>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	4a6f      	ldr	r2, [pc, #444]	; (8006638 <HAL_GPIO_DeInit+0x1e8>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d010      	beq.n	80064a0 <HAL_GPIO_DeInit+0x50>
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	4a6e      	ldr	r2, [pc, #440]	; (800663c <HAL_GPIO_DeInit+0x1ec>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d00c      	beq.n	80064a0 <HAL_GPIO_DeInit+0x50>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	4a6d      	ldr	r2, [pc, #436]	; (8006640 <HAL_GPIO_DeInit+0x1f0>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d008      	beq.n	80064a0 <HAL_GPIO_DeInit+0x50>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	4a6c      	ldr	r2, [pc, #432]	; (8006644 <HAL_GPIO_DeInit+0x1f4>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d004      	beq.n	80064a0 <HAL_GPIO_DeInit+0x50>
 8006496:	f44f 7197 	mov.w	r1, #302	; 0x12e
 800649a:	486b      	ldr	r0, [pc, #428]	; (8006648 <HAL_GPIO_DeInit+0x1f8>)
 800649c:	f7fc fc6b 	bl	8002d76 <assert_failed>
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80064a0:	2300      	movs	r3, #0
 80064a2:	617b      	str	r3, [r7, #20]
 80064a4:	e0bb      	b.n	800661e <HAL_GPIO_DeInit+0x1ce>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80064a6:	2201      	movs	r2, #1
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	fa02 f303 	lsl.w	r3, r2, r3
 80064ae:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80064b0:	683a      	ldr	r2, [r7, #0]
 80064b2:	693b      	ldr	r3, [r7, #16]
 80064b4:	4013      	ands	r3, r2
 80064b6:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80064b8:	68fa      	ldr	r2, [r7, #12]
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	429a      	cmp	r2, r3
 80064be:	f040 80ab 	bne.w	8006618 <HAL_GPIO_DeInit+0x1c8>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80064c2:	4a62      	ldr	r2, [pc, #392]	; (800664c <HAL_GPIO_DeInit+0x1fc>)
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	089b      	lsrs	r3, r3, #2
 80064c8:	3302      	adds	r3, #2
 80064ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064ce:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	f003 0303 	and.w	r3, r3, #3
 80064d6:	009b      	lsls	r3, r3, #2
 80064d8:	220f      	movs	r2, #15
 80064da:	fa02 f303 	lsl.w	r3, r2, r3
 80064de:	68ba      	ldr	r2, [r7, #8]
 80064e0:	4013      	ands	r3, r2
 80064e2:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	4a52      	ldr	r2, [pc, #328]	; (8006630 <HAL_GPIO_DeInit+0x1e0>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d019      	beq.n	8006520 <HAL_GPIO_DeInit+0xd0>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	4a51      	ldr	r2, [pc, #324]	; (8006634 <HAL_GPIO_DeInit+0x1e4>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d013      	beq.n	800651c <HAL_GPIO_DeInit+0xcc>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	4a50      	ldr	r2, [pc, #320]	; (8006638 <HAL_GPIO_DeInit+0x1e8>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d00d      	beq.n	8006518 <HAL_GPIO_DeInit+0xc8>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	4a4f      	ldr	r2, [pc, #316]	; (800663c <HAL_GPIO_DeInit+0x1ec>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d007      	beq.n	8006514 <HAL_GPIO_DeInit+0xc4>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	4a4e      	ldr	r2, [pc, #312]	; (8006640 <HAL_GPIO_DeInit+0x1f0>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d101      	bne.n	8006510 <HAL_GPIO_DeInit+0xc0>
 800650c:	2304      	movs	r3, #4
 800650e:	e008      	b.n	8006522 <HAL_GPIO_DeInit+0xd2>
 8006510:	2307      	movs	r3, #7
 8006512:	e006      	b.n	8006522 <HAL_GPIO_DeInit+0xd2>
 8006514:	2303      	movs	r3, #3
 8006516:	e004      	b.n	8006522 <HAL_GPIO_DeInit+0xd2>
 8006518:	2302      	movs	r3, #2
 800651a:	e002      	b.n	8006522 <HAL_GPIO_DeInit+0xd2>
 800651c:	2301      	movs	r3, #1
 800651e:	e000      	b.n	8006522 <HAL_GPIO_DeInit+0xd2>
 8006520:	2300      	movs	r3, #0
 8006522:	697a      	ldr	r2, [r7, #20]
 8006524:	f002 0203 	and.w	r2, r2, #3
 8006528:	0092      	lsls	r2, r2, #2
 800652a:	4093      	lsls	r3, r2
 800652c:	68ba      	ldr	r2, [r7, #8]
 800652e:	429a      	cmp	r2, r3
 8006530:	d132      	bne.n	8006598 <HAL_GPIO_DeInit+0x148>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006532:	4b47      	ldr	r3, [pc, #284]	; (8006650 <HAL_GPIO_DeInit+0x200>)
 8006534:	681a      	ldr	r2, [r3, #0]
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	43db      	mvns	r3, r3
 800653a:	4945      	ldr	r1, [pc, #276]	; (8006650 <HAL_GPIO_DeInit+0x200>)
 800653c:	4013      	ands	r3, r2
 800653e:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8006540:	4b43      	ldr	r3, [pc, #268]	; (8006650 <HAL_GPIO_DeInit+0x200>)
 8006542:	685a      	ldr	r2, [r3, #4]
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	43db      	mvns	r3, r3
 8006548:	4941      	ldr	r1, [pc, #260]	; (8006650 <HAL_GPIO_DeInit+0x200>)
 800654a:	4013      	ands	r3, r2
 800654c:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800654e:	4b40      	ldr	r3, [pc, #256]	; (8006650 <HAL_GPIO_DeInit+0x200>)
 8006550:	68da      	ldr	r2, [r3, #12]
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	43db      	mvns	r3, r3
 8006556:	493e      	ldr	r1, [pc, #248]	; (8006650 <HAL_GPIO_DeInit+0x200>)
 8006558:	4013      	ands	r3, r2
 800655a:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800655c:	4b3c      	ldr	r3, [pc, #240]	; (8006650 <HAL_GPIO_DeInit+0x200>)
 800655e:	689a      	ldr	r2, [r3, #8]
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	43db      	mvns	r3, r3
 8006564:	493a      	ldr	r1, [pc, #232]	; (8006650 <HAL_GPIO_DeInit+0x200>)
 8006566:	4013      	ands	r3, r2
 8006568:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	f003 0303 	and.w	r3, r3, #3
 8006570:	009b      	lsls	r3, r3, #2
 8006572:	220f      	movs	r2, #15
 8006574:	fa02 f303 	lsl.w	r3, r2, r3
 8006578:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800657a:	4a34      	ldr	r2, [pc, #208]	; (800664c <HAL_GPIO_DeInit+0x1fc>)
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	089b      	lsrs	r3, r3, #2
 8006580:	3302      	adds	r3, #2
 8006582:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	43da      	mvns	r2, r3
 800658a:	4830      	ldr	r0, [pc, #192]	; (800664c <HAL_GPIO_DeInit+0x1fc>)
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	089b      	lsrs	r3, r3, #2
 8006590:	400a      	ands	r2, r1
 8006592:	3302      	adds	r3, #2
 8006594:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	005b      	lsls	r3, r3, #1
 80065a0:	2103      	movs	r1, #3
 80065a2:	fa01 f303 	lsl.w	r3, r1, r3
 80065a6:	43db      	mvns	r3, r3
 80065a8:	401a      	ands	r2, r3
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80065ae:	697b      	ldr	r3, [r7, #20]
 80065b0:	08da      	lsrs	r2, r3, #3
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	3208      	adds	r2, #8
 80065b6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	f003 0307 	and.w	r3, r3, #7
 80065c0:	009b      	lsls	r3, r3, #2
 80065c2:	220f      	movs	r2, #15
 80065c4:	fa02 f303 	lsl.w	r3, r2, r3
 80065c8:	43db      	mvns	r3, r3
 80065ca:	697a      	ldr	r2, [r7, #20]
 80065cc:	08d2      	lsrs	r2, r2, #3
 80065ce:	4019      	ands	r1, r3
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	3208      	adds	r2, #8
 80065d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	68da      	ldr	r2, [r3, #12]
 80065dc:	697b      	ldr	r3, [r7, #20]
 80065de:	005b      	lsls	r3, r3, #1
 80065e0:	2103      	movs	r1, #3
 80065e2:	fa01 f303 	lsl.w	r3, r1, r3
 80065e6:	43db      	mvns	r3, r3
 80065e8:	401a      	ands	r2, r3
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	685a      	ldr	r2, [r3, #4]
 80065f2:	2101      	movs	r1, #1
 80065f4:	697b      	ldr	r3, [r7, #20]
 80065f6:	fa01 f303 	lsl.w	r3, r1, r3
 80065fa:	43db      	mvns	r3, r3
 80065fc:	401a      	ands	r2, r3
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	689a      	ldr	r2, [r3, #8]
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	005b      	lsls	r3, r3, #1
 800660a:	2103      	movs	r1, #3
 800660c:	fa01 f303 	lsl.w	r3, r1, r3
 8006610:	43db      	mvns	r3, r3
 8006612:	401a      	ands	r2, r3
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	3301      	adds	r3, #1
 800661c:	617b      	str	r3, [r7, #20]
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	2b0f      	cmp	r3, #15
 8006622:	f67f af40 	bls.w	80064a6 <HAL_GPIO_DeInit+0x56>
    }
  }
}
 8006626:	bf00      	nop
 8006628:	bf00      	nop
 800662a:	3718      	adds	r7, #24
 800662c:	46bd      	mov	sp, r7
 800662e:	bd80      	pop	{r7, pc}
 8006630:	40020000 	.word	0x40020000
 8006634:	40020400 	.word	0x40020400
 8006638:	40020800 	.word	0x40020800
 800663c:	40020c00 	.word	0x40020c00
 8006640:	40021000 	.word	0x40021000
 8006644:	40021c00 	.word	0x40021c00
 8006648:	08010bcc 	.word	0x08010bcc
 800664c:	40013800 	.word	0x40013800
 8006650:	40013c00 	.word	0x40013c00

08006654 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b084      	sub	sp, #16
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
 800665c:	460b      	mov	r3, r1
 800665e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8006660:	887b      	ldrh	r3, [r7, #2]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d004      	beq.n	8006670 <HAL_GPIO_ReadPin+0x1c>
 8006666:	887b      	ldrh	r3, [r7, #2]
 8006668:	0c1b      	lsrs	r3, r3, #16
 800666a:	041b      	lsls	r3, r3, #16
 800666c:	2b00      	cmp	r3, #0
 800666e:	d004      	beq.n	800667a <HAL_GPIO_ReadPin+0x26>
 8006670:	f44f 71be 	mov.w	r1, #380	; 0x17c
 8006674:	4809      	ldr	r0, [pc, #36]	; (800669c <HAL_GPIO_ReadPin+0x48>)
 8006676:	f7fc fb7e 	bl	8002d76 <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	691a      	ldr	r2, [r3, #16]
 800667e:	887b      	ldrh	r3, [r7, #2]
 8006680:	4013      	ands	r3, r2
 8006682:	2b00      	cmp	r3, #0
 8006684:	d002      	beq.n	800668c <HAL_GPIO_ReadPin+0x38>
  {
    bitstatus = GPIO_PIN_SET;
 8006686:	2301      	movs	r3, #1
 8006688:	73fb      	strb	r3, [r7, #15]
 800668a:	e001      	b.n	8006690 <HAL_GPIO_ReadPin+0x3c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800668c:	2300      	movs	r3, #0
 800668e:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006690:	7bfb      	ldrb	r3, [r7, #15]
}
 8006692:	4618      	mov	r0, r3
 8006694:	3710      	adds	r7, #16
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}
 800669a:	bf00      	nop
 800669c:	08010bcc 	.word	0x08010bcc

080066a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b082      	sub	sp, #8
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	460b      	mov	r3, r1
 80066aa:	807b      	strh	r3, [r7, #2]
 80066ac:	4613      	mov	r3, r2
 80066ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80066b0:	887b      	ldrh	r3, [r7, #2]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d004      	beq.n	80066c0 <HAL_GPIO_WritePin+0x20>
 80066b6:	887b      	ldrh	r3, [r7, #2]
 80066b8:	0c1b      	lsrs	r3, r3, #16
 80066ba:	041b      	lsls	r3, r3, #16
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d004      	beq.n	80066ca <HAL_GPIO_WritePin+0x2a>
 80066c0:	f240 119d 	movw	r1, #413	; 0x19d
 80066c4:	480e      	ldr	r0, [pc, #56]	; (8006700 <HAL_GPIO_WritePin+0x60>)
 80066c6:	f7fc fb56 	bl	8002d76 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80066ca:	787b      	ldrb	r3, [r7, #1]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d007      	beq.n	80066e0 <HAL_GPIO_WritePin+0x40>
 80066d0:	787b      	ldrb	r3, [r7, #1]
 80066d2:	2b01      	cmp	r3, #1
 80066d4:	d004      	beq.n	80066e0 <HAL_GPIO_WritePin+0x40>
 80066d6:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 80066da:	4809      	ldr	r0, [pc, #36]	; (8006700 <HAL_GPIO_WritePin+0x60>)
 80066dc:	f7fc fb4b 	bl	8002d76 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 80066e0:	787b      	ldrb	r3, [r7, #1]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d003      	beq.n	80066ee <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80066e6:	887a      	ldrh	r2, [r7, #2]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80066ec:	e003      	b.n	80066f6 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80066ee:	887b      	ldrh	r3, [r7, #2]
 80066f0:	041a      	lsls	r2, r3, #16
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	619a      	str	r2, [r3, #24]
}
 80066f6:	bf00      	nop
 80066f8:	3708      	adds	r7, #8
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bd80      	pop	{r7, pc}
 80066fe:	bf00      	nop
 8006700:	08010bcc 	.word	0x08010bcc

08006704 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b082      	sub	sp, #8
 8006708:	af00      	add	r7, sp, #0
 800670a:	4603      	mov	r3, r0
 800670c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800670e:	4b08      	ldr	r3, [pc, #32]	; (8006730 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006710:	695a      	ldr	r2, [r3, #20]
 8006712:	88fb      	ldrh	r3, [r7, #6]
 8006714:	4013      	ands	r3, r2
 8006716:	2b00      	cmp	r3, #0
 8006718:	d006      	beq.n	8006728 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800671a:	4a05      	ldr	r2, [pc, #20]	; (8006730 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800671c:	88fb      	ldrh	r3, [r7, #6]
 800671e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006720:	88fb      	ldrh	r3, [r7, #6]
 8006722:	4618      	mov	r0, r3
 8006724:	f7fc fb06 	bl	8002d34 <HAL_GPIO_EXTI_Callback>
  }
}
 8006728:	bf00      	nop
 800672a:	3708      	adds	r7, #8
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}
 8006730:	40013c00 	.word	0x40013c00

08006734 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b084      	sub	sp, #16
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d101      	bne.n	8006746 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006742:	2301      	movs	r3, #1
 8006744:	e1bd      	b.n	8006ac2 <HAL_I2C_Init+0x38e>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a93      	ldr	r2, [pc, #588]	; (8006998 <HAL_I2C_Init+0x264>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d00e      	beq.n	800676e <HAL_I2C_Init+0x3a>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a91      	ldr	r2, [pc, #580]	; (800699c <HAL_I2C_Init+0x268>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d009      	beq.n	800676e <HAL_I2C_Init+0x3a>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4a90      	ldr	r2, [pc, #576]	; (80069a0 <HAL_I2C_Init+0x26c>)
 8006760:	4293      	cmp	r3, r2
 8006762:	d004      	beq.n	800676e <HAL_I2C_Init+0x3a>
 8006764:	f44f 71df 	mov.w	r1, #446	; 0x1be
 8006768:	488e      	ldr	r0, [pc, #568]	; (80069a4 <HAL_I2C_Init+0x270>)
 800676a:	f7fc fb04 	bl	8002d76 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	685b      	ldr	r3, [r3, #4]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d004      	beq.n	8006780 <HAL_I2C_Init+0x4c>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	4a8b      	ldr	r2, [pc, #556]	; (80069a8 <HAL_I2C_Init+0x274>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d904      	bls.n	800678a <HAL_I2C_Init+0x56>
 8006780:	f240 11bf 	movw	r1, #447	; 0x1bf
 8006784:	4887      	ldr	r0, [pc, #540]	; (80069a4 <HAL_I2C_Init+0x270>)
 8006786:	f7fc faf6 	bl	8002d76 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	689b      	ldr	r3, [r3, #8]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d009      	beq.n	80067a6 <HAL_I2C_Init+0x72>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800679a:	d004      	beq.n	80067a6 <HAL_I2C_Init+0x72>
 800679c:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 80067a0:	4880      	ldr	r0, [pc, #512]	; (80069a4 <HAL_I2C_Init+0x270>)
 80067a2:	f7fc fae8 	bl	8002d76 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	68db      	ldr	r3, [r3, #12]
 80067aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80067ae:	f023 0303 	bic.w	r3, r3, #3
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d004      	beq.n	80067c0 <HAL_I2C_Init+0x8c>
 80067b6:	f240 11c1 	movw	r1, #449	; 0x1c1
 80067ba:	487a      	ldr	r0, [pc, #488]	; (80069a4 <HAL_I2C_Init+0x270>)
 80067bc:	f7fc fadb 	bl	8002d76 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	691b      	ldr	r3, [r3, #16]
 80067c4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80067c8:	d009      	beq.n	80067de <HAL_I2C_Init+0xaa>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	691b      	ldr	r3, [r3, #16]
 80067ce:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80067d2:	d004      	beq.n	80067de <HAL_I2C_Init+0xaa>
 80067d4:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 80067d8:	4872      	ldr	r0, [pc, #456]	; (80069a4 <HAL_I2C_Init+0x270>)
 80067da:	f7fc facc 	bl	8002d76 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	695b      	ldr	r3, [r3, #20]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d008      	beq.n	80067f8 <HAL_I2C_Init+0xc4>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	695b      	ldr	r3, [r3, #20]
 80067ea:	2b01      	cmp	r3, #1
 80067ec:	d004      	beq.n	80067f8 <HAL_I2C_Init+0xc4>
 80067ee:	f240 11c3 	movw	r1, #451	; 0x1c3
 80067f2:	486c      	ldr	r0, [pc, #432]	; (80069a4 <HAL_I2C_Init+0x270>)
 80067f4:	f7fc fabf 	bl	8002d76 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	699b      	ldr	r3, [r3, #24]
 80067fc:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8006800:	2b00      	cmp	r3, #0
 8006802:	d004      	beq.n	800680e <HAL_I2C_Init+0xda>
 8006804:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8006808:	4866      	ldr	r0, [pc, #408]	; (80069a4 <HAL_I2C_Init+0x270>)
 800680a:	f7fc fab4 	bl	8002d76 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	69db      	ldr	r3, [r3, #28]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d008      	beq.n	8006828 <HAL_I2C_Init+0xf4>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	69db      	ldr	r3, [r3, #28]
 800681a:	2b40      	cmp	r3, #64	; 0x40
 800681c:	d004      	beq.n	8006828 <HAL_I2C_Init+0xf4>
 800681e:	f240 11c5 	movw	r1, #453	; 0x1c5
 8006822:	4860      	ldr	r0, [pc, #384]	; (80069a4 <HAL_I2C_Init+0x270>)
 8006824:	f7fc faa7 	bl	8002d76 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6a1b      	ldr	r3, [r3, #32]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d008      	beq.n	8006842 <HAL_I2C_Init+0x10e>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6a1b      	ldr	r3, [r3, #32]
 8006834:	2b80      	cmp	r3, #128	; 0x80
 8006836:	d004      	beq.n	8006842 <HAL_I2C_Init+0x10e>
 8006838:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 800683c:	4859      	ldr	r0, [pc, #356]	; (80069a4 <HAL_I2C_Init+0x270>)
 800683e:	f7fc fa9a 	bl	8002d76 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006848:	b2db      	uxtb	r3, r3
 800684a:	2b00      	cmp	r3, #0
 800684c:	d106      	bne.n	800685c <HAL_I2C_Init+0x128>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2200      	movs	r2, #0
 8006852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f7fb fff2 	bl	8002840 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2224      	movs	r2, #36	; 0x24
 8006860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	681a      	ldr	r2, [r3, #0]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f022 0201 	bic.w	r2, r2, #1
 8006872:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	681a      	ldr	r2, [r3, #0]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006882:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	681a      	ldr	r2, [r3, #0]
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006892:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006894:	f001 fd82 	bl	800839c <HAL_RCC_GetPCLK1Freq>
 8006898:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	4a43      	ldr	r2, [pc, #268]	; (80069ac <HAL_I2C_Init+0x278>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d807      	bhi.n	80068b4 <HAL_I2C_Init+0x180>
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	4a42      	ldr	r2, [pc, #264]	; (80069b0 <HAL_I2C_Init+0x27c>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	bf94      	ite	ls
 80068ac:	2301      	movls	r3, #1
 80068ae:	2300      	movhi	r3, #0
 80068b0:	b2db      	uxtb	r3, r3
 80068b2:	e006      	b.n	80068c2 <HAL_I2C_Init+0x18e>
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	4a3f      	ldr	r2, [pc, #252]	; (80069b4 <HAL_I2C_Init+0x280>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	bf94      	ite	ls
 80068bc:	2301      	movls	r3, #1
 80068be:	2300      	movhi	r3, #0
 80068c0:	b2db      	uxtb	r3, r3
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d001      	beq.n	80068ca <HAL_I2C_Init+0x196>
  {
    return HAL_ERROR;
 80068c6:	2301      	movs	r3, #1
 80068c8:	e0fb      	b.n	8006ac2 <HAL_I2C_Init+0x38e>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	4a3a      	ldr	r2, [pc, #232]	; (80069b8 <HAL_I2C_Init+0x284>)
 80068ce:	fba2 2303 	umull	r2, r3, r2, r3
 80068d2:	0c9b      	lsrs	r3, r3, #18
 80068d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	68ba      	ldr	r2, [r7, #8]
 80068e6:	430a      	orrs	r2, r1
 80068e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	6a1b      	ldr	r3, [r3, #32]
 80068f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	685b      	ldr	r3, [r3, #4]
 80068f8:	4a2c      	ldr	r2, [pc, #176]	; (80069ac <HAL_I2C_Init+0x278>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d802      	bhi.n	8006904 <HAL_I2C_Init+0x1d0>
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	3301      	adds	r3, #1
 8006902:	e009      	b.n	8006918 <HAL_I2C_Init+0x1e4>
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800690a:	fb02 f303 	mul.w	r3, r2, r3
 800690e:	4a2b      	ldr	r2, [pc, #172]	; (80069bc <HAL_I2C_Init+0x288>)
 8006910:	fba2 2303 	umull	r2, r3, r2, r3
 8006914:	099b      	lsrs	r3, r3, #6
 8006916:	3301      	adds	r3, #1
 8006918:	687a      	ldr	r2, [r7, #4]
 800691a:	6812      	ldr	r2, [r2, #0]
 800691c:	430b      	orrs	r3, r1
 800691e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	69db      	ldr	r3, [r3, #28]
 8006926:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800692a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	491e      	ldr	r1, [pc, #120]	; (80069ac <HAL_I2C_Init+0x278>)
 8006934:	428b      	cmp	r3, r1
 8006936:	d819      	bhi.n	800696c <HAL_I2C_Init+0x238>
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	1e59      	subs	r1, r3, #1
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	685b      	ldr	r3, [r3, #4]
 8006940:	005b      	lsls	r3, r3, #1
 8006942:	fbb1 f3f3 	udiv	r3, r1, r3
 8006946:	1c59      	adds	r1, r3, #1
 8006948:	f640 73fc 	movw	r3, #4092	; 0xffc
 800694c:	400b      	ands	r3, r1
 800694e:	2b00      	cmp	r3, #0
 8006950:	d00a      	beq.n	8006968 <HAL_I2C_Init+0x234>
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	1e59      	subs	r1, r3, #1
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	005b      	lsls	r3, r3, #1
 800695c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006960:	3301      	adds	r3, #1
 8006962:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006966:	e065      	b.n	8006a34 <HAL_I2C_Init+0x300>
 8006968:	2304      	movs	r3, #4
 800696a:	e063      	b.n	8006a34 <HAL_I2C_Init+0x300>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	689b      	ldr	r3, [r3, #8]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d125      	bne.n	80069c0 <HAL_I2C_Init+0x28c>
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	1e58      	subs	r0, r3, #1
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6859      	ldr	r1, [r3, #4]
 800697c:	460b      	mov	r3, r1
 800697e:	005b      	lsls	r3, r3, #1
 8006980:	440b      	add	r3, r1
 8006982:	fbb0 f3f3 	udiv	r3, r0, r3
 8006986:	3301      	adds	r3, #1
 8006988:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800698c:	2b00      	cmp	r3, #0
 800698e:	bf0c      	ite	eq
 8006990:	2301      	moveq	r3, #1
 8006992:	2300      	movne	r3, #0
 8006994:	b2db      	uxtb	r3, r3
 8006996:	e026      	b.n	80069e6 <HAL_I2C_Init+0x2b2>
 8006998:	40005400 	.word	0x40005400
 800699c:	40005800 	.word	0x40005800
 80069a0:	40005c00 	.word	0x40005c00
 80069a4:	08010c08 	.word	0x08010c08
 80069a8:	00061a80 	.word	0x00061a80
 80069ac:	000186a0 	.word	0x000186a0
 80069b0:	001e847f 	.word	0x001e847f
 80069b4:	003d08ff 	.word	0x003d08ff
 80069b8:	431bde83 	.word	0x431bde83
 80069bc:	10624dd3 	.word	0x10624dd3
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	1e58      	subs	r0, r3, #1
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6859      	ldr	r1, [r3, #4]
 80069c8:	460b      	mov	r3, r1
 80069ca:	009b      	lsls	r3, r3, #2
 80069cc:	440b      	add	r3, r1
 80069ce:	0099      	lsls	r1, r3, #2
 80069d0:	440b      	add	r3, r1
 80069d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80069d6:	3301      	adds	r3, #1
 80069d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069dc:	2b00      	cmp	r3, #0
 80069de:	bf0c      	ite	eq
 80069e0:	2301      	moveq	r3, #1
 80069e2:	2300      	movne	r3, #0
 80069e4:	b2db      	uxtb	r3, r3
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d001      	beq.n	80069ee <HAL_I2C_Init+0x2ba>
 80069ea:	2301      	movs	r3, #1
 80069ec:	e022      	b.n	8006a34 <HAL_I2C_Init+0x300>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	689b      	ldr	r3, [r3, #8]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d10e      	bne.n	8006a14 <HAL_I2C_Init+0x2e0>
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	1e58      	subs	r0, r3, #1
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6859      	ldr	r1, [r3, #4]
 80069fe:	460b      	mov	r3, r1
 8006a00:	005b      	lsls	r3, r3, #1
 8006a02:	440b      	add	r3, r1
 8006a04:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a08:	3301      	adds	r3, #1
 8006a0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a12:	e00f      	b.n	8006a34 <HAL_I2C_Init+0x300>
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	1e58      	subs	r0, r3, #1
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6859      	ldr	r1, [r3, #4]
 8006a1c:	460b      	mov	r3, r1
 8006a1e:	009b      	lsls	r3, r3, #2
 8006a20:	440b      	add	r3, r1
 8006a22:	0099      	lsls	r1, r3, #2
 8006a24:	440b      	add	r3, r1
 8006a26:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a2a:	3301      	adds	r3, #1
 8006a2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a30:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006a34:	6879      	ldr	r1, [r7, #4]
 8006a36:	6809      	ldr	r1, [r1, #0]
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	69da      	ldr	r2, [r3, #28]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6a1b      	ldr	r3, [r3, #32]
 8006a4e:	431a      	orrs	r2, r3
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	430a      	orrs	r2, r1
 8006a56:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	689b      	ldr	r3, [r3, #8]
 8006a5e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006a62:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006a66:	687a      	ldr	r2, [r7, #4]
 8006a68:	6911      	ldr	r1, [r2, #16]
 8006a6a:	687a      	ldr	r2, [r7, #4]
 8006a6c:	68d2      	ldr	r2, [r2, #12]
 8006a6e:	4311      	orrs	r1, r2
 8006a70:	687a      	ldr	r2, [r7, #4]
 8006a72:	6812      	ldr	r2, [r2, #0]
 8006a74:	430b      	orrs	r3, r1
 8006a76:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	68db      	ldr	r3, [r3, #12]
 8006a7e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	695a      	ldr	r2, [r3, #20]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	699b      	ldr	r3, [r3, #24]
 8006a8a:	431a      	orrs	r2, r3
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	430a      	orrs	r2, r1
 8006a92:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	681a      	ldr	r2, [r3, #0]
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f042 0201 	orr.w	r2, r2, #1
 8006aa2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2220      	movs	r2, #32
 8006aae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2200      	movs	r2, #0
 8006abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006ac0:	2300      	movs	r3, #0
}
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	3710      	adds	r7, #16
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	bd80      	pop	{r7, pc}
 8006aca:	bf00      	nop

08006acc <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b082      	sub	sp, #8
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d101      	bne.n	8006ade <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8006ada:	2301      	movs	r3, #1
 8006adc:	e035      	b.n	8006b4a <HAL_I2C_DeInit+0x7e>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a1c      	ldr	r2, [pc, #112]	; (8006b54 <HAL_I2C_DeInit+0x88>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d00e      	beq.n	8006b06 <HAL_I2C_DeInit+0x3a>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4a1a      	ldr	r2, [pc, #104]	; (8006b58 <HAL_I2C_DeInit+0x8c>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d009      	beq.n	8006b06 <HAL_I2C_DeInit+0x3a>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a19      	ldr	r2, [pc, #100]	; (8006b5c <HAL_I2C_DeInit+0x90>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d004      	beq.n	8006b06 <HAL_I2C_DeInit+0x3a>
 8006afc:	f240 212e 	movw	r1, #558	; 0x22e
 8006b00:	4817      	ldr	r0, [pc, #92]	; (8006b60 <HAL_I2C_DeInit+0x94>)
 8006b02:	f7fc f938 	bl	8002d76 <assert_failed>

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2224      	movs	r2, #36	; 0x24
 8006b0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	681a      	ldr	r2, [r3, #0]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f022 0201 	bic.w	r2, r2, #1
 8006b1c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	f7fb fee4 	bl	80028ec <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2200      	movs	r2, #0
 8006b28:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2200      	movs	r2, #0
 8006b36:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2200      	movs	r2, #0
 8006b44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b48:	2300      	movs	r3, #0
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3708      	adds	r7, #8
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}
 8006b52:	bf00      	nop
 8006b54:	40005400 	.word	0x40005400
 8006b58:	40005800 	.word	0x40005800
 8006b5c:	40005c00 	.word	0x40005c00
 8006b60:	08010c08 	.word	0x08010c08

08006b64 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b088      	sub	sp, #32
 8006b68:	af02      	add	r7, sp, #8
 8006b6a:	60f8      	str	r0, [r7, #12]
 8006b6c:	4608      	mov	r0, r1
 8006b6e:	4611      	mov	r1, r2
 8006b70:	461a      	mov	r2, r3
 8006b72:	4603      	mov	r3, r0
 8006b74:	817b      	strh	r3, [r7, #10]
 8006b76:	460b      	mov	r3, r1
 8006b78:	813b      	strh	r3, [r7, #8]
 8006b7a:	4613      	mov	r3, r2
 8006b7c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006b7e:	f7fd feff 	bl	8004980 <HAL_GetTick>
 8006b82:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8006b84:	88fb      	ldrh	r3, [r7, #6]
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	d007      	beq.n	8006b9a <HAL_I2C_Mem_Write+0x36>
 8006b8a:	88fb      	ldrh	r3, [r7, #6]
 8006b8c:	2b10      	cmp	r3, #16
 8006b8e:	d004      	beq.n	8006b9a <HAL_I2C_Mem_Write+0x36>
 8006b90:	f640 11b9 	movw	r1, #2489	; 0x9b9
 8006b94:	4873      	ldr	r0, [pc, #460]	; (8006d64 <HAL_I2C_Mem_Write+0x200>)
 8006b96:	f7fc f8ee 	bl	8002d76 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ba0:	b2db      	uxtb	r3, r3
 8006ba2:	2b20      	cmp	r3, #32
 8006ba4:	f040 80d9 	bne.w	8006d5a <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	9300      	str	r3, [sp, #0]
 8006bac:	2319      	movs	r3, #25
 8006bae:	2201      	movs	r2, #1
 8006bb0:	496d      	ldr	r1, [pc, #436]	; (8006d68 <HAL_I2C_Mem_Write+0x204>)
 8006bb2:	68f8      	ldr	r0, [r7, #12]
 8006bb4:	f000 fc8c 	bl	80074d0 <I2C_WaitOnFlagUntilTimeout>
 8006bb8:	4603      	mov	r3, r0
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d001      	beq.n	8006bc2 <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 8006bbe:	2302      	movs	r3, #2
 8006bc0:	e0cc      	b.n	8006d5c <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bc8:	2b01      	cmp	r3, #1
 8006bca:	d101      	bne.n	8006bd0 <HAL_I2C_Mem_Write+0x6c>
 8006bcc:	2302      	movs	r3, #2
 8006bce:	e0c5      	b.n	8006d5c <HAL_I2C_Mem_Write+0x1f8>
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f003 0301 	and.w	r3, r3, #1
 8006be2:	2b01      	cmp	r3, #1
 8006be4:	d007      	beq.n	8006bf6 <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	681a      	ldr	r2, [r3, #0]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f042 0201 	orr.w	r2, r2, #1
 8006bf4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	681a      	ldr	r2, [r3, #0]
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006c04:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	2221      	movs	r2, #33	; 0x21
 8006c0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	2240      	movs	r2, #64	; 0x40
 8006c12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	6a3a      	ldr	r2, [r7, #32]
 8006c20:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006c26:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c2c:	b29a      	uxth	r2, r3
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	4a4d      	ldr	r2, [pc, #308]	; (8006d6c <HAL_I2C_Mem_Write+0x208>)
 8006c36:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006c38:	88f8      	ldrh	r0, [r7, #6]
 8006c3a:	893a      	ldrh	r2, [r7, #8]
 8006c3c:	8979      	ldrh	r1, [r7, #10]
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	9301      	str	r3, [sp, #4]
 8006c42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c44:	9300      	str	r3, [sp, #0]
 8006c46:	4603      	mov	r3, r0
 8006c48:	68f8      	ldr	r0, [r7, #12]
 8006c4a:	f000 fac3 	bl	80071d4 <I2C_RequestMemoryWrite>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d052      	beq.n	8006cfa <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 8006c54:	2301      	movs	r3, #1
 8006c56:	e081      	b.n	8006d5c <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c58:	697a      	ldr	r2, [r7, #20]
 8006c5a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006c5c:	68f8      	ldr	r0, [r7, #12]
 8006c5e:	f000 fd0d 	bl	800767c <I2C_WaitOnTXEFlagUntilTimeout>
 8006c62:	4603      	mov	r3, r0
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d00d      	beq.n	8006c84 <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c6c:	2b04      	cmp	r3, #4
 8006c6e:	d107      	bne.n	8006c80 <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c7e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006c80:	2301      	movs	r3, #1
 8006c82:	e06b      	b.n	8006d5c <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c88:	781a      	ldrb	r2, [r3, #0]
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c94:	1c5a      	adds	r2, r3, #1
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c9e:	3b01      	subs	r3, #1
 8006ca0:	b29a      	uxth	r2, r3
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006caa:	b29b      	uxth	r3, r3
 8006cac:	3b01      	subs	r3, #1
 8006cae:	b29a      	uxth	r2, r3
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	695b      	ldr	r3, [r3, #20]
 8006cba:	f003 0304 	and.w	r3, r3, #4
 8006cbe:	2b04      	cmp	r3, #4
 8006cc0:	d11b      	bne.n	8006cfa <HAL_I2C_Mem_Write+0x196>
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d017      	beq.n	8006cfa <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cce:	781a      	ldrb	r2, [r3, #0]
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cda:	1c5a      	adds	r2, r3, #1
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ce4:	3b01      	subs	r3, #1
 8006ce6:	b29a      	uxth	r2, r3
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cf0:	b29b      	uxth	r3, r3
 8006cf2:	3b01      	subs	r3, #1
 8006cf4:	b29a      	uxth	r2, r3
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d1aa      	bne.n	8006c58 <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d02:	697a      	ldr	r2, [r7, #20]
 8006d04:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006d06:	68f8      	ldr	r0, [r7, #12]
 8006d08:	f000 fcf9 	bl	80076fe <I2C_WaitOnBTFFlagUntilTimeout>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d00d      	beq.n	8006d2e <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d16:	2b04      	cmp	r3, #4
 8006d18:	d107      	bne.n	8006d2a <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	681a      	ldr	r2, [r3, #0]
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d28:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	e016      	b.n	8006d5c <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	681a      	ldr	r2, [r3, #0]
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d3c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	2220      	movs	r2, #32
 8006d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2200      	movs	r2, #0
 8006d52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006d56:	2300      	movs	r3, #0
 8006d58:	e000      	b.n	8006d5c <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 8006d5a:	2302      	movs	r3, #2
  }
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	3718      	adds	r7, #24
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}
 8006d64:	08010c08 	.word	0x08010c08
 8006d68:	00100002 	.word	0x00100002
 8006d6c:	ffff0000 	.word	0xffff0000

08006d70 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b08c      	sub	sp, #48	; 0x30
 8006d74:	af02      	add	r7, sp, #8
 8006d76:	60f8      	str	r0, [r7, #12]
 8006d78:	4608      	mov	r0, r1
 8006d7a:	4611      	mov	r1, r2
 8006d7c:	461a      	mov	r2, r3
 8006d7e:	4603      	mov	r3, r0
 8006d80:	817b      	strh	r3, [r7, #10]
 8006d82:	460b      	mov	r3, r1
 8006d84:	813b      	strh	r3, [r7, #8]
 8006d86:	4613      	mov	r3, r2
 8006d88:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006d8a:	f7fd fdf9 	bl	8004980 <HAL_GetTick>
 8006d8e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8006d90:	88fb      	ldrh	r3, [r7, #6]
 8006d92:	2b01      	cmp	r3, #1
 8006d94:	d007      	beq.n	8006da6 <HAL_I2C_Mem_Read+0x36>
 8006d96:	88fb      	ldrh	r3, [r7, #6]
 8006d98:	2b10      	cmp	r3, #16
 8006d9a:	d004      	beq.n	8006da6 <HAL_I2C_Mem_Read+0x36>
 8006d9c:	f640 2134 	movw	r1, #2612	; 0xa34
 8006da0:	4881      	ldr	r0, [pc, #516]	; (8006fa8 <HAL_I2C_Mem_Read+0x238>)
 8006da2:	f7fb ffe8 	bl	8002d76 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006dac:	b2db      	uxtb	r3, r3
 8006dae:	2b20      	cmp	r3, #32
 8006db0:	f040 8209 	bne.w	80071c6 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006db6:	9300      	str	r3, [sp, #0]
 8006db8:	2319      	movs	r3, #25
 8006dba:	2201      	movs	r2, #1
 8006dbc:	497b      	ldr	r1, [pc, #492]	; (8006fac <HAL_I2C_Mem_Read+0x23c>)
 8006dbe:	68f8      	ldr	r0, [r7, #12]
 8006dc0:	f000 fb86 	bl	80074d0 <I2C_WaitOnFlagUntilTimeout>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d001      	beq.n	8006dce <HAL_I2C_Mem_Read+0x5e>
    {
      return HAL_BUSY;
 8006dca:	2302      	movs	r3, #2
 8006dcc:	e1fc      	b.n	80071c8 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006dd4:	2b01      	cmp	r3, #1
 8006dd6:	d101      	bne.n	8006ddc <HAL_I2C_Mem_Read+0x6c>
 8006dd8:	2302      	movs	r3, #2
 8006dda:	e1f5      	b.n	80071c8 <HAL_I2C_Mem_Read+0x458>
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	2201      	movs	r2, #1
 8006de0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f003 0301 	and.w	r3, r3, #1
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	d007      	beq.n	8006e02 <HAL_I2C_Mem_Read+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	681a      	ldr	r2, [r3, #0]
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f042 0201 	orr.w	r2, r2, #1
 8006e00:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	681a      	ldr	r2, [r3, #0]
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006e10:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	2222      	movs	r2, #34	; 0x22
 8006e16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	2240      	movs	r2, #64	; 0x40
 8006e1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	2200      	movs	r2, #0
 8006e26:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e2c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006e32:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e38:	b29a      	uxth	r2, r3
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	4a5b      	ldr	r2, [pc, #364]	; (8006fb0 <HAL_I2C_Mem_Read+0x240>)
 8006e42:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006e44:	88f8      	ldrh	r0, [r7, #6]
 8006e46:	893a      	ldrh	r2, [r7, #8]
 8006e48:	8979      	ldrh	r1, [r7, #10]
 8006e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e4c:	9301      	str	r3, [sp, #4]
 8006e4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e50:	9300      	str	r3, [sp, #0]
 8006e52:	4603      	mov	r3, r0
 8006e54:	68f8      	ldr	r0, [r7, #12]
 8006e56:	f000 fa53 	bl	8007300 <I2C_RequestMemoryRead>
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d001      	beq.n	8006e64 <HAL_I2C_Mem_Read+0xf4>
    {
      return HAL_ERROR;
 8006e60:	2301      	movs	r3, #1
 8006e62:	e1b1      	b.n	80071c8 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d113      	bne.n	8006e94 <HAL_I2C_Mem_Read+0x124>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	623b      	str	r3, [r7, #32]
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	695b      	ldr	r3, [r3, #20]
 8006e76:	623b      	str	r3, [r7, #32]
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	699b      	ldr	r3, [r3, #24]
 8006e7e:	623b      	str	r3, [r7, #32]
 8006e80:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	681a      	ldr	r2, [r3, #0]
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e90:	601a      	str	r2, [r3, #0]
 8006e92:	e185      	b.n	80071a0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	d11b      	bne.n	8006ed4 <HAL_I2C_Mem_Read+0x164>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	681a      	ldr	r2, [r3, #0]
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006eaa:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006eac:	2300      	movs	r3, #0
 8006eae:	61fb      	str	r3, [r7, #28]
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	695b      	ldr	r3, [r3, #20]
 8006eb6:	61fb      	str	r3, [r7, #28]
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	699b      	ldr	r3, [r3, #24]
 8006ebe:	61fb      	str	r3, [r7, #28]
 8006ec0:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	681a      	ldr	r2, [r3, #0]
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ed0:	601a      	str	r2, [r3, #0]
 8006ed2:	e165      	b.n	80071a0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ed8:	2b02      	cmp	r3, #2
 8006eda:	d11b      	bne.n	8006f14 <HAL_I2C_Mem_Read+0x1a4>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	681a      	ldr	r2, [r3, #0]
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006eea:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	681a      	ldr	r2, [r3, #0]
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006efa:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006efc:	2300      	movs	r3, #0
 8006efe:	61bb      	str	r3, [r7, #24]
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	695b      	ldr	r3, [r3, #20]
 8006f06:	61bb      	str	r3, [r7, #24]
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	699b      	ldr	r3, [r3, #24]
 8006f0e:	61bb      	str	r3, [r7, #24]
 8006f10:	69bb      	ldr	r3, [r7, #24]
 8006f12:	e145      	b.n	80071a0 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f14:	2300      	movs	r3, #0
 8006f16:	617b      	str	r3, [r7, #20]
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	695b      	ldr	r3, [r3, #20]
 8006f1e:	617b      	str	r3, [r7, #20]
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	699b      	ldr	r3, [r3, #24]
 8006f26:	617b      	str	r3, [r7, #20]
 8006f28:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006f2a:	e139      	b.n	80071a0 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f30:	2b03      	cmp	r3, #3
 8006f32:	f200 80f2 	bhi.w	800711a <HAL_I2C_Mem_Read+0x3aa>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f3a:	2b01      	cmp	r3, #1
 8006f3c:	d123      	bne.n	8006f86 <HAL_I2C_Mem_Read+0x216>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f40:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006f42:	68f8      	ldr	r0, [r7, #12]
 8006f44:	f000 fc1c 	bl	8007780 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006f48:	4603      	mov	r3, r0
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d001      	beq.n	8006f52 <HAL_I2C_Mem_Read+0x1e2>
          {
            return HAL_ERROR;
 8006f4e:	2301      	movs	r3, #1
 8006f50:	e13a      	b.n	80071c8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	691a      	ldr	r2, [r3, #16]
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f5c:	b2d2      	uxtb	r2, r2
 8006f5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f64:	1c5a      	adds	r2, r3, #1
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f6e:	3b01      	subs	r3, #1
 8006f70:	b29a      	uxth	r2, r3
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f7a:	b29b      	uxth	r3, r3
 8006f7c:	3b01      	subs	r3, #1
 8006f7e:	b29a      	uxth	r2, r3
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006f84:	e10c      	b.n	80071a0 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f8a:	2b02      	cmp	r3, #2
 8006f8c:	d14f      	bne.n	800702e <HAL_I2C_Mem_Read+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f90:	9300      	str	r3, [sp, #0]
 8006f92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f94:	2200      	movs	r2, #0
 8006f96:	4907      	ldr	r1, [pc, #28]	; (8006fb4 <HAL_I2C_Mem_Read+0x244>)
 8006f98:	68f8      	ldr	r0, [r7, #12]
 8006f9a:	f000 fa99 	bl	80074d0 <I2C_WaitOnFlagUntilTimeout>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d009      	beq.n	8006fb8 <HAL_I2C_Mem_Read+0x248>
          {
            return HAL_ERROR;
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	e10f      	b.n	80071c8 <HAL_I2C_Mem_Read+0x458>
 8006fa8:	08010c08 	.word	0x08010c08
 8006fac:	00100002 	.word	0x00100002
 8006fb0:	ffff0000 	.word	0xffff0000
 8006fb4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	681a      	ldr	r2, [r3, #0]
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006fc6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	691a      	ldr	r2, [r3, #16]
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fd2:	b2d2      	uxtb	r2, r2
 8006fd4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fda:	1c5a      	adds	r2, r3, #1
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fe4:	3b01      	subs	r3, #1
 8006fe6:	b29a      	uxth	r2, r3
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ff0:	b29b      	uxth	r3, r3
 8006ff2:	3b01      	subs	r3, #1
 8006ff4:	b29a      	uxth	r2, r3
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	691a      	ldr	r2, [r3, #16]
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007004:	b2d2      	uxtb	r2, r2
 8007006:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800700c:	1c5a      	adds	r2, r3, #1
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007016:	3b01      	subs	r3, #1
 8007018:	b29a      	uxth	r2, r3
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007022:	b29b      	uxth	r3, r3
 8007024:	3b01      	subs	r3, #1
 8007026:	b29a      	uxth	r2, r3
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800702c:	e0b8      	b.n	80071a0 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800702e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007030:	9300      	str	r3, [sp, #0]
 8007032:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007034:	2200      	movs	r2, #0
 8007036:	4966      	ldr	r1, [pc, #408]	; (80071d0 <HAL_I2C_Mem_Read+0x460>)
 8007038:	68f8      	ldr	r0, [r7, #12]
 800703a:	f000 fa49 	bl	80074d0 <I2C_WaitOnFlagUntilTimeout>
 800703e:	4603      	mov	r3, r0
 8007040:	2b00      	cmp	r3, #0
 8007042:	d001      	beq.n	8007048 <HAL_I2C_Mem_Read+0x2d8>
          {
            return HAL_ERROR;
 8007044:	2301      	movs	r3, #1
 8007046:	e0bf      	b.n	80071c8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	681a      	ldr	r2, [r3, #0]
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007056:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	691a      	ldr	r2, [r3, #16]
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007062:	b2d2      	uxtb	r2, r2
 8007064:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800706a:	1c5a      	adds	r2, r3, #1
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007074:	3b01      	subs	r3, #1
 8007076:	b29a      	uxth	r2, r3
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007080:	b29b      	uxth	r3, r3
 8007082:	3b01      	subs	r3, #1
 8007084:	b29a      	uxth	r2, r3
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800708a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800708c:	9300      	str	r3, [sp, #0]
 800708e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007090:	2200      	movs	r2, #0
 8007092:	494f      	ldr	r1, [pc, #316]	; (80071d0 <HAL_I2C_Mem_Read+0x460>)
 8007094:	68f8      	ldr	r0, [r7, #12]
 8007096:	f000 fa1b 	bl	80074d0 <I2C_WaitOnFlagUntilTimeout>
 800709a:	4603      	mov	r3, r0
 800709c:	2b00      	cmp	r3, #0
 800709e:	d001      	beq.n	80070a4 <HAL_I2C_Mem_Read+0x334>
          {
            return HAL_ERROR;
 80070a0:	2301      	movs	r3, #1
 80070a2:	e091      	b.n	80071c8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	681a      	ldr	r2, [r3, #0]
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	691a      	ldr	r2, [r3, #16]
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070be:	b2d2      	uxtb	r2, r2
 80070c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070c6:	1c5a      	adds	r2, r3, #1
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070d0:	3b01      	subs	r3, #1
 80070d2:	b29a      	uxth	r2, r3
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070dc:	b29b      	uxth	r3, r3
 80070de:	3b01      	subs	r3, #1
 80070e0:	b29a      	uxth	r2, r3
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	691a      	ldr	r2, [r3, #16]
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070f0:	b2d2      	uxtb	r2, r2
 80070f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070f8:	1c5a      	adds	r2, r3, #1
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007102:	3b01      	subs	r3, #1
 8007104:	b29a      	uxth	r2, r3
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800710e:	b29b      	uxth	r3, r3
 8007110:	3b01      	subs	r3, #1
 8007112:	b29a      	uxth	r2, r3
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007118:	e042      	b.n	80071a0 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800711a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800711c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800711e:	68f8      	ldr	r0, [r7, #12]
 8007120:	f000 fb2e 	bl	8007780 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007124:	4603      	mov	r3, r0
 8007126:	2b00      	cmp	r3, #0
 8007128:	d001      	beq.n	800712e <HAL_I2C_Mem_Read+0x3be>
        {
          return HAL_ERROR;
 800712a:	2301      	movs	r3, #1
 800712c:	e04c      	b.n	80071c8 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	691a      	ldr	r2, [r3, #16]
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007138:	b2d2      	uxtb	r2, r2
 800713a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007140:	1c5a      	adds	r2, r3, #1
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800714a:	3b01      	subs	r3, #1
 800714c:	b29a      	uxth	r2, r3
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007156:	b29b      	uxth	r3, r3
 8007158:	3b01      	subs	r3, #1
 800715a:	b29a      	uxth	r2, r3
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	695b      	ldr	r3, [r3, #20]
 8007166:	f003 0304 	and.w	r3, r3, #4
 800716a:	2b04      	cmp	r3, #4
 800716c:	d118      	bne.n	80071a0 <HAL_I2C_Mem_Read+0x430>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	691a      	ldr	r2, [r3, #16]
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007178:	b2d2      	uxtb	r2, r2
 800717a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007180:	1c5a      	adds	r2, r3, #1
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800718a:	3b01      	subs	r3, #1
 800718c:	b29a      	uxth	r2, r3
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007196:	b29b      	uxth	r3, r3
 8007198:	3b01      	subs	r3, #1
 800719a:	b29a      	uxth	r2, r3
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	f47f aec1 	bne.w	8006f2c <HAL_I2C_Mem_Read+0x1bc>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	2220      	movs	r2, #32
 80071ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	2200      	movs	r2, #0
 80071b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2200      	movs	r2, #0
 80071be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80071c2:	2300      	movs	r3, #0
 80071c4:	e000      	b.n	80071c8 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80071c6:	2302      	movs	r3, #2
  }
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	3728      	adds	r7, #40	; 0x28
 80071cc:	46bd      	mov	sp, r7
 80071ce:	bd80      	pop	{r7, pc}
 80071d0:	00010004 	.word	0x00010004

080071d4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b088      	sub	sp, #32
 80071d8:	af02      	add	r7, sp, #8
 80071da:	60f8      	str	r0, [r7, #12]
 80071dc:	4608      	mov	r0, r1
 80071de:	4611      	mov	r1, r2
 80071e0:	461a      	mov	r2, r3
 80071e2:	4603      	mov	r3, r0
 80071e4:	817b      	strh	r3, [r7, #10]
 80071e6:	460b      	mov	r3, r1
 80071e8:	813b      	strh	r3, [r7, #8]
 80071ea:	4613      	mov	r3, r2
 80071ec:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	681a      	ldr	r2, [r3, #0]
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80071fc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80071fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007200:	9300      	str	r3, [sp, #0]
 8007202:	6a3b      	ldr	r3, [r7, #32]
 8007204:	2200      	movs	r2, #0
 8007206:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800720a:	68f8      	ldr	r0, [r7, #12]
 800720c:	f000 f960 	bl	80074d0 <I2C_WaitOnFlagUntilTimeout>
 8007210:	4603      	mov	r3, r0
 8007212:	2b00      	cmp	r3, #0
 8007214:	d00d      	beq.n	8007232 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007220:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007224:	d103      	bne.n	800722e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	f44f 7200 	mov.w	r2, #512	; 0x200
 800722c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800722e:	2303      	movs	r3, #3
 8007230:	e05f      	b.n	80072f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007232:	897b      	ldrh	r3, [r7, #10]
 8007234:	b2db      	uxtb	r3, r3
 8007236:	461a      	mov	r2, r3
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007240:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007244:	6a3a      	ldr	r2, [r7, #32]
 8007246:	492d      	ldr	r1, [pc, #180]	; (80072fc <I2C_RequestMemoryWrite+0x128>)
 8007248:	68f8      	ldr	r0, [r7, #12]
 800724a:	f000 f998 	bl	800757e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800724e:	4603      	mov	r3, r0
 8007250:	2b00      	cmp	r3, #0
 8007252:	d001      	beq.n	8007258 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007254:	2301      	movs	r3, #1
 8007256:	e04c      	b.n	80072f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007258:	2300      	movs	r3, #0
 800725a:	617b      	str	r3, [r7, #20]
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	695b      	ldr	r3, [r3, #20]
 8007262:	617b      	str	r3, [r7, #20]
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	699b      	ldr	r3, [r3, #24]
 800726a:	617b      	str	r3, [r7, #20]
 800726c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800726e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007270:	6a39      	ldr	r1, [r7, #32]
 8007272:	68f8      	ldr	r0, [r7, #12]
 8007274:	f000 fa02 	bl	800767c <I2C_WaitOnTXEFlagUntilTimeout>
 8007278:	4603      	mov	r3, r0
 800727a:	2b00      	cmp	r3, #0
 800727c:	d00d      	beq.n	800729a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007282:	2b04      	cmp	r3, #4
 8007284:	d107      	bne.n	8007296 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	681a      	ldr	r2, [r3, #0]
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007294:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007296:	2301      	movs	r3, #1
 8007298:	e02b      	b.n	80072f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800729a:	88fb      	ldrh	r3, [r7, #6]
 800729c:	2b01      	cmp	r3, #1
 800729e:	d105      	bne.n	80072ac <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80072a0:	893b      	ldrh	r3, [r7, #8]
 80072a2:	b2da      	uxtb	r2, r3
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	611a      	str	r2, [r3, #16]
 80072aa:	e021      	b.n	80072f0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80072ac:	893b      	ldrh	r3, [r7, #8]
 80072ae:	0a1b      	lsrs	r3, r3, #8
 80072b0:	b29b      	uxth	r3, r3
 80072b2:	b2da      	uxtb	r2, r3
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80072ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072bc:	6a39      	ldr	r1, [r7, #32]
 80072be:	68f8      	ldr	r0, [r7, #12]
 80072c0:	f000 f9dc 	bl	800767c <I2C_WaitOnTXEFlagUntilTimeout>
 80072c4:	4603      	mov	r3, r0
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d00d      	beq.n	80072e6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072ce:	2b04      	cmp	r3, #4
 80072d0:	d107      	bne.n	80072e2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	681a      	ldr	r2, [r3, #0]
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072e0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80072e2:	2301      	movs	r3, #1
 80072e4:	e005      	b.n	80072f2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80072e6:	893b      	ldrh	r3, [r7, #8]
 80072e8:	b2da      	uxtb	r2, r3
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80072f0:	2300      	movs	r3, #0
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	3718      	adds	r7, #24
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}
 80072fa:	bf00      	nop
 80072fc:	00010002 	.word	0x00010002

08007300 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b088      	sub	sp, #32
 8007304:	af02      	add	r7, sp, #8
 8007306:	60f8      	str	r0, [r7, #12]
 8007308:	4608      	mov	r0, r1
 800730a:	4611      	mov	r1, r2
 800730c:	461a      	mov	r2, r3
 800730e:	4603      	mov	r3, r0
 8007310:	817b      	strh	r3, [r7, #10]
 8007312:	460b      	mov	r3, r1
 8007314:	813b      	strh	r3, [r7, #8]
 8007316:	4613      	mov	r3, r2
 8007318:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	681a      	ldr	r2, [r3, #0]
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007328:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	681a      	ldr	r2, [r3, #0]
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007338:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800733a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800733c:	9300      	str	r3, [sp, #0]
 800733e:	6a3b      	ldr	r3, [r7, #32]
 8007340:	2200      	movs	r2, #0
 8007342:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007346:	68f8      	ldr	r0, [r7, #12]
 8007348:	f000 f8c2 	bl	80074d0 <I2C_WaitOnFlagUntilTimeout>
 800734c:	4603      	mov	r3, r0
 800734e:	2b00      	cmp	r3, #0
 8007350:	d00d      	beq.n	800736e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800735c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007360:	d103      	bne.n	800736a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007368:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800736a:	2303      	movs	r3, #3
 800736c:	e0aa      	b.n	80074c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800736e:	897b      	ldrh	r3, [r7, #10]
 8007370:	b2db      	uxtb	r3, r3
 8007372:	461a      	mov	r2, r3
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800737c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800737e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007380:	6a3a      	ldr	r2, [r7, #32]
 8007382:	4952      	ldr	r1, [pc, #328]	; (80074cc <I2C_RequestMemoryRead+0x1cc>)
 8007384:	68f8      	ldr	r0, [r7, #12]
 8007386:	f000 f8fa 	bl	800757e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800738a:	4603      	mov	r3, r0
 800738c:	2b00      	cmp	r3, #0
 800738e:	d001      	beq.n	8007394 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007390:	2301      	movs	r3, #1
 8007392:	e097      	b.n	80074c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007394:	2300      	movs	r3, #0
 8007396:	617b      	str	r3, [r7, #20]
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	695b      	ldr	r3, [r3, #20]
 800739e:	617b      	str	r3, [r7, #20]
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	699b      	ldr	r3, [r3, #24]
 80073a6:	617b      	str	r3, [r7, #20]
 80073a8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80073aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073ac:	6a39      	ldr	r1, [r7, #32]
 80073ae:	68f8      	ldr	r0, [r7, #12]
 80073b0:	f000 f964 	bl	800767c <I2C_WaitOnTXEFlagUntilTimeout>
 80073b4:	4603      	mov	r3, r0
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d00d      	beq.n	80073d6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073be:	2b04      	cmp	r3, #4
 80073c0:	d107      	bne.n	80073d2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	681a      	ldr	r2, [r3, #0]
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073d0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80073d2:	2301      	movs	r3, #1
 80073d4:	e076      	b.n	80074c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80073d6:	88fb      	ldrh	r3, [r7, #6]
 80073d8:	2b01      	cmp	r3, #1
 80073da:	d105      	bne.n	80073e8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80073dc:	893b      	ldrh	r3, [r7, #8]
 80073de:	b2da      	uxtb	r2, r3
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	611a      	str	r2, [r3, #16]
 80073e6:	e021      	b.n	800742c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80073e8:	893b      	ldrh	r3, [r7, #8]
 80073ea:	0a1b      	lsrs	r3, r3, #8
 80073ec:	b29b      	uxth	r3, r3
 80073ee:	b2da      	uxtb	r2, r3
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80073f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073f8:	6a39      	ldr	r1, [r7, #32]
 80073fa:	68f8      	ldr	r0, [r7, #12]
 80073fc:	f000 f93e 	bl	800767c <I2C_WaitOnTXEFlagUntilTimeout>
 8007400:	4603      	mov	r3, r0
 8007402:	2b00      	cmp	r3, #0
 8007404:	d00d      	beq.n	8007422 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800740a:	2b04      	cmp	r3, #4
 800740c:	d107      	bne.n	800741e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	681a      	ldr	r2, [r3, #0]
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800741c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800741e:	2301      	movs	r3, #1
 8007420:	e050      	b.n	80074c4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007422:	893b      	ldrh	r3, [r7, #8]
 8007424:	b2da      	uxtb	r2, r3
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800742c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800742e:	6a39      	ldr	r1, [r7, #32]
 8007430:	68f8      	ldr	r0, [r7, #12]
 8007432:	f000 f923 	bl	800767c <I2C_WaitOnTXEFlagUntilTimeout>
 8007436:	4603      	mov	r3, r0
 8007438:	2b00      	cmp	r3, #0
 800743a:	d00d      	beq.n	8007458 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007440:	2b04      	cmp	r3, #4
 8007442:	d107      	bne.n	8007454 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	681a      	ldr	r2, [r3, #0]
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007452:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007454:	2301      	movs	r3, #1
 8007456:	e035      	b.n	80074c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	681a      	ldr	r2, [r3, #0]
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007466:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800746a:	9300      	str	r3, [sp, #0]
 800746c:	6a3b      	ldr	r3, [r7, #32]
 800746e:	2200      	movs	r2, #0
 8007470:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007474:	68f8      	ldr	r0, [r7, #12]
 8007476:	f000 f82b 	bl	80074d0 <I2C_WaitOnFlagUntilTimeout>
 800747a:	4603      	mov	r3, r0
 800747c:	2b00      	cmp	r3, #0
 800747e:	d00d      	beq.n	800749c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800748a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800748e:	d103      	bne.n	8007498 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007496:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007498:	2303      	movs	r3, #3
 800749a:	e013      	b.n	80074c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800749c:	897b      	ldrh	r3, [r7, #10]
 800749e:	b2db      	uxtb	r3, r3
 80074a0:	f043 0301 	orr.w	r3, r3, #1
 80074a4:	b2da      	uxtb	r2, r3
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80074ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074ae:	6a3a      	ldr	r2, [r7, #32]
 80074b0:	4906      	ldr	r1, [pc, #24]	; (80074cc <I2C_RequestMemoryRead+0x1cc>)
 80074b2:	68f8      	ldr	r0, [r7, #12]
 80074b4:	f000 f863 	bl	800757e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80074b8:	4603      	mov	r3, r0
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d001      	beq.n	80074c2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80074be:	2301      	movs	r3, #1
 80074c0:	e000      	b.n	80074c4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80074c2:	2300      	movs	r3, #0
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	3718      	adds	r7, #24
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bd80      	pop	{r7, pc}
 80074cc:	00010002 	.word	0x00010002

080074d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b084      	sub	sp, #16
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	60f8      	str	r0, [r7, #12]
 80074d8:	60b9      	str	r1, [r7, #8]
 80074da:	603b      	str	r3, [r7, #0]
 80074dc:	4613      	mov	r3, r2
 80074de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80074e0:	e025      	b.n	800752e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074e8:	d021      	beq.n	800752e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074ea:	f7fd fa49 	bl	8004980 <HAL_GetTick>
 80074ee:	4602      	mov	r2, r0
 80074f0:	69bb      	ldr	r3, [r7, #24]
 80074f2:	1ad3      	subs	r3, r2, r3
 80074f4:	683a      	ldr	r2, [r7, #0]
 80074f6:	429a      	cmp	r2, r3
 80074f8:	d302      	bcc.n	8007500 <I2C_WaitOnFlagUntilTimeout+0x30>
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d116      	bne.n	800752e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	2200      	movs	r2, #0
 8007504:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	2220      	movs	r2, #32
 800750a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	2200      	movs	r2, #0
 8007512:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800751a:	f043 0220 	orr.w	r2, r3, #32
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	2200      	movs	r2, #0
 8007526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800752a:	2301      	movs	r3, #1
 800752c:	e023      	b.n	8007576 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	0c1b      	lsrs	r3, r3, #16
 8007532:	b2db      	uxtb	r3, r3
 8007534:	2b01      	cmp	r3, #1
 8007536:	d10d      	bne.n	8007554 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	695b      	ldr	r3, [r3, #20]
 800753e:	43da      	mvns	r2, r3
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	4013      	ands	r3, r2
 8007544:	b29b      	uxth	r3, r3
 8007546:	2b00      	cmp	r3, #0
 8007548:	bf0c      	ite	eq
 800754a:	2301      	moveq	r3, #1
 800754c:	2300      	movne	r3, #0
 800754e:	b2db      	uxtb	r3, r3
 8007550:	461a      	mov	r2, r3
 8007552:	e00c      	b.n	800756e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	699b      	ldr	r3, [r3, #24]
 800755a:	43da      	mvns	r2, r3
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	4013      	ands	r3, r2
 8007560:	b29b      	uxth	r3, r3
 8007562:	2b00      	cmp	r3, #0
 8007564:	bf0c      	ite	eq
 8007566:	2301      	moveq	r3, #1
 8007568:	2300      	movne	r3, #0
 800756a:	b2db      	uxtb	r3, r3
 800756c:	461a      	mov	r2, r3
 800756e:	79fb      	ldrb	r3, [r7, #7]
 8007570:	429a      	cmp	r2, r3
 8007572:	d0b6      	beq.n	80074e2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007574:	2300      	movs	r3, #0
}
 8007576:	4618      	mov	r0, r3
 8007578:	3710      	adds	r7, #16
 800757a:	46bd      	mov	sp, r7
 800757c:	bd80      	pop	{r7, pc}

0800757e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800757e:	b580      	push	{r7, lr}
 8007580:	b084      	sub	sp, #16
 8007582:	af00      	add	r7, sp, #0
 8007584:	60f8      	str	r0, [r7, #12]
 8007586:	60b9      	str	r1, [r7, #8]
 8007588:	607a      	str	r2, [r7, #4]
 800758a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800758c:	e051      	b.n	8007632 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	695b      	ldr	r3, [r3, #20]
 8007594:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007598:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800759c:	d123      	bne.n	80075e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	681a      	ldr	r2, [r3, #0]
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80075ac:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80075b6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	2200      	movs	r2, #0
 80075bc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	2220      	movs	r2, #32
 80075c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2200      	movs	r2, #0
 80075ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075d2:	f043 0204 	orr.w	r2, r3, #4
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	2200      	movs	r2, #0
 80075de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80075e2:	2301      	movs	r3, #1
 80075e4:	e046      	b.n	8007674 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075ec:	d021      	beq.n	8007632 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075ee:	f7fd f9c7 	bl	8004980 <HAL_GetTick>
 80075f2:	4602      	mov	r2, r0
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	1ad3      	subs	r3, r2, r3
 80075f8:	687a      	ldr	r2, [r7, #4]
 80075fa:	429a      	cmp	r2, r3
 80075fc:	d302      	bcc.n	8007604 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d116      	bne.n	8007632 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	2200      	movs	r2, #0
 8007608:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	2220      	movs	r2, #32
 800760e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	2200      	movs	r2, #0
 8007616:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800761e:	f043 0220 	orr.w	r2, r3, #32
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	2200      	movs	r2, #0
 800762a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800762e:	2301      	movs	r3, #1
 8007630:	e020      	b.n	8007674 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	0c1b      	lsrs	r3, r3, #16
 8007636:	b2db      	uxtb	r3, r3
 8007638:	2b01      	cmp	r3, #1
 800763a:	d10c      	bne.n	8007656 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	695b      	ldr	r3, [r3, #20]
 8007642:	43da      	mvns	r2, r3
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	4013      	ands	r3, r2
 8007648:	b29b      	uxth	r3, r3
 800764a:	2b00      	cmp	r3, #0
 800764c:	bf14      	ite	ne
 800764e:	2301      	movne	r3, #1
 8007650:	2300      	moveq	r3, #0
 8007652:	b2db      	uxtb	r3, r3
 8007654:	e00b      	b.n	800766e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	699b      	ldr	r3, [r3, #24]
 800765c:	43da      	mvns	r2, r3
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	4013      	ands	r3, r2
 8007662:	b29b      	uxth	r3, r3
 8007664:	2b00      	cmp	r3, #0
 8007666:	bf14      	ite	ne
 8007668:	2301      	movne	r3, #1
 800766a:	2300      	moveq	r3, #0
 800766c:	b2db      	uxtb	r3, r3
 800766e:	2b00      	cmp	r3, #0
 8007670:	d18d      	bne.n	800758e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007672:	2300      	movs	r3, #0
}
 8007674:	4618      	mov	r0, r3
 8007676:	3710      	adds	r7, #16
 8007678:	46bd      	mov	sp, r7
 800767a:	bd80      	pop	{r7, pc}

0800767c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b084      	sub	sp, #16
 8007680:	af00      	add	r7, sp, #0
 8007682:	60f8      	str	r0, [r7, #12]
 8007684:	60b9      	str	r1, [r7, #8]
 8007686:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007688:	e02d      	b.n	80076e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800768a:	68f8      	ldr	r0, [r7, #12]
 800768c:	f000 f8ce 	bl	800782c <I2C_IsAcknowledgeFailed>
 8007690:	4603      	mov	r3, r0
 8007692:	2b00      	cmp	r3, #0
 8007694:	d001      	beq.n	800769a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007696:	2301      	movs	r3, #1
 8007698:	e02d      	b.n	80076f6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076a0:	d021      	beq.n	80076e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076a2:	f7fd f96d 	bl	8004980 <HAL_GetTick>
 80076a6:	4602      	mov	r2, r0
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	1ad3      	subs	r3, r2, r3
 80076ac:	68ba      	ldr	r2, [r7, #8]
 80076ae:	429a      	cmp	r2, r3
 80076b0:	d302      	bcc.n	80076b8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d116      	bne.n	80076e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	2200      	movs	r2, #0
 80076bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	2220      	movs	r2, #32
 80076c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2200      	movs	r2, #0
 80076ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076d2:	f043 0220 	orr.w	r2, r3, #32
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	2200      	movs	r2, #0
 80076de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80076e2:	2301      	movs	r3, #1
 80076e4:	e007      	b.n	80076f6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	695b      	ldr	r3, [r3, #20]
 80076ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076f0:	2b80      	cmp	r3, #128	; 0x80
 80076f2:	d1ca      	bne.n	800768a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80076f4:	2300      	movs	r3, #0
}
 80076f6:	4618      	mov	r0, r3
 80076f8:	3710      	adds	r7, #16
 80076fa:	46bd      	mov	sp, r7
 80076fc:	bd80      	pop	{r7, pc}

080076fe <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80076fe:	b580      	push	{r7, lr}
 8007700:	b084      	sub	sp, #16
 8007702:	af00      	add	r7, sp, #0
 8007704:	60f8      	str	r0, [r7, #12]
 8007706:	60b9      	str	r1, [r7, #8]
 8007708:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800770a:	e02d      	b.n	8007768 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800770c:	68f8      	ldr	r0, [r7, #12]
 800770e:	f000 f88d 	bl	800782c <I2C_IsAcknowledgeFailed>
 8007712:	4603      	mov	r3, r0
 8007714:	2b00      	cmp	r3, #0
 8007716:	d001      	beq.n	800771c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007718:	2301      	movs	r3, #1
 800771a:	e02d      	b.n	8007778 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007722:	d021      	beq.n	8007768 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007724:	f7fd f92c 	bl	8004980 <HAL_GetTick>
 8007728:	4602      	mov	r2, r0
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	1ad3      	subs	r3, r2, r3
 800772e:	68ba      	ldr	r2, [r7, #8]
 8007730:	429a      	cmp	r2, r3
 8007732:	d302      	bcc.n	800773a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d116      	bne.n	8007768 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	2200      	movs	r2, #0
 800773e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	2220      	movs	r2, #32
 8007744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	2200      	movs	r2, #0
 800774c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007754:	f043 0220 	orr.w	r2, r3, #32
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	2200      	movs	r2, #0
 8007760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007764:	2301      	movs	r3, #1
 8007766:	e007      	b.n	8007778 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	695b      	ldr	r3, [r3, #20]
 800776e:	f003 0304 	and.w	r3, r3, #4
 8007772:	2b04      	cmp	r3, #4
 8007774:	d1ca      	bne.n	800770c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007776:	2300      	movs	r3, #0
}
 8007778:	4618      	mov	r0, r3
 800777a:	3710      	adds	r7, #16
 800777c:	46bd      	mov	sp, r7
 800777e:	bd80      	pop	{r7, pc}

08007780 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b084      	sub	sp, #16
 8007784:	af00      	add	r7, sp, #0
 8007786:	60f8      	str	r0, [r7, #12]
 8007788:	60b9      	str	r1, [r7, #8]
 800778a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800778c:	e042      	b.n	8007814 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	695b      	ldr	r3, [r3, #20]
 8007794:	f003 0310 	and.w	r3, r3, #16
 8007798:	2b10      	cmp	r3, #16
 800779a:	d119      	bne.n	80077d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f06f 0210 	mvn.w	r2, #16
 80077a4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2200      	movs	r2, #0
 80077aa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	2220      	movs	r2, #32
 80077b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	2200      	movs	r2, #0
 80077b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	2200      	movs	r2, #0
 80077c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80077cc:	2301      	movs	r3, #1
 80077ce:	e029      	b.n	8007824 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077d0:	f7fd f8d6 	bl	8004980 <HAL_GetTick>
 80077d4:	4602      	mov	r2, r0
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	1ad3      	subs	r3, r2, r3
 80077da:	68ba      	ldr	r2, [r7, #8]
 80077dc:	429a      	cmp	r2, r3
 80077de:	d302      	bcc.n	80077e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d116      	bne.n	8007814 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2200      	movs	r2, #0
 80077ea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	2220      	movs	r2, #32
 80077f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	2200      	movs	r2, #0
 80077f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007800:	f043 0220 	orr.w	r2, r3, #32
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	2200      	movs	r2, #0
 800780c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007810:	2301      	movs	r3, #1
 8007812:	e007      	b.n	8007824 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	695b      	ldr	r3, [r3, #20]
 800781a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800781e:	2b40      	cmp	r3, #64	; 0x40
 8007820:	d1b5      	bne.n	800778e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007822:	2300      	movs	r3, #0
}
 8007824:	4618      	mov	r0, r3
 8007826:	3710      	adds	r7, #16
 8007828:	46bd      	mov	sp, r7
 800782a:	bd80      	pop	{r7, pc}

0800782c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800782c:	b480      	push	{r7}
 800782e:	b083      	sub	sp, #12
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	695b      	ldr	r3, [r3, #20]
 800783a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800783e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007842:	d11b      	bne.n	800787c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800784c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2200      	movs	r2, #0
 8007852:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2220      	movs	r2, #32
 8007858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2200      	movs	r2, #0
 8007860:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007868:	f043 0204 	orr.w	r2, r3, #4
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2200      	movs	r2, #0
 8007874:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007878:	2301      	movs	r3, #1
 800787a:	e000      	b.n	800787e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800787c:	2300      	movs	r3, #0
}
 800787e:	4618      	mov	r0, r3
 8007880:	370c      	adds	r7, #12
 8007882:	46bd      	mov	sp, r7
 8007884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007888:	4770      	bx	lr
	...

0800788c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b086      	sub	sp, #24
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d101      	bne.n	800789e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800789a:	2301      	movs	r3, #1
 800789c:	e314      	b.n	8007ec8 <HAL_RCC_OscConfig+0x63c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	2b0f      	cmp	r3, #15
 80078a4:	d903      	bls.n	80078ae <HAL_RCC_OscConfig+0x22>
 80078a6:	21e6      	movs	r1, #230	; 0xe6
 80078a8:	4897      	ldr	r0, [pc, #604]	; (8007b08 <HAL_RCC_OscConfig+0x27c>)
 80078aa:	f7fb fa64 	bl	8002d76 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f003 0301 	and.w	r3, r3, #1
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	f000 8088 	beq.w	80079cc <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	685b      	ldr	r3, [r3, #4]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d00d      	beq.n	80078e0 <HAL_RCC_OscConfig+0x54>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	685b      	ldr	r3, [r3, #4]
 80078c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078cc:	d008      	beq.n	80078e0 <HAL_RCC_OscConfig+0x54>
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	685b      	ldr	r3, [r3, #4]
 80078d2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80078d6:	d003      	beq.n	80078e0 <HAL_RCC_OscConfig+0x54>
 80078d8:	21eb      	movs	r1, #235	; 0xeb
 80078da:	488b      	ldr	r0, [pc, #556]	; (8007b08 <HAL_RCC_OscConfig+0x27c>)
 80078dc:	f7fb fa4b 	bl	8002d76 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80078e0:	4b8a      	ldr	r3, [pc, #552]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 80078e2:	689b      	ldr	r3, [r3, #8]
 80078e4:	f003 030c 	and.w	r3, r3, #12
 80078e8:	2b04      	cmp	r3, #4
 80078ea:	d00c      	beq.n	8007906 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80078ec:	4b87      	ldr	r3, [pc, #540]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 80078ee:	689b      	ldr	r3, [r3, #8]
 80078f0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80078f4:	2b08      	cmp	r3, #8
 80078f6:	d112      	bne.n	800791e <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80078f8:	4b84      	ldr	r3, [pc, #528]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 80078fa:	685b      	ldr	r3, [r3, #4]
 80078fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007900:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007904:	d10b      	bne.n	800791e <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007906:	4b81      	ldr	r3, [pc, #516]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800790e:	2b00      	cmp	r3, #0
 8007910:	d05b      	beq.n	80079ca <HAL_RCC_OscConfig+0x13e>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	685b      	ldr	r3, [r3, #4]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d157      	bne.n	80079ca <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 800791a:	2301      	movs	r3, #1
 800791c:	e2d4      	b.n	8007ec8 <HAL_RCC_OscConfig+0x63c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	685b      	ldr	r3, [r3, #4]
 8007922:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007926:	d106      	bne.n	8007936 <HAL_RCC_OscConfig+0xaa>
 8007928:	4b78      	ldr	r3, [pc, #480]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	4a77      	ldr	r2, [pc, #476]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 800792e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007932:	6013      	str	r3, [r2, #0]
 8007934:	e01d      	b.n	8007972 <HAL_RCC_OscConfig+0xe6>
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800793e:	d10c      	bne.n	800795a <HAL_RCC_OscConfig+0xce>
 8007940:	4b72      	ldr	r3, [pc, #456]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	4a71      	ldr	r2, [pc, #452]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 8007946:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800794a:	6013      	str	r3, [r2, #0]
 800794c:	4b6f      	ldr	r3, [pc, #444]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	4a6e      	ldr	r2, [pc, #440]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 8007952:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007956:	6013      	str	r3, [r2, #0]
 8007958:	e00b      	b.n	8007972 <HAL_RCC_OscConfig+0xe6>
 800795a:	4b6c      	ldr	r3, [pc, #432]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4a6b      	ldr	r2, [pc, #428]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 8007960:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007964:	6013      	str	r3, [r2, #0]
 8007966:	4b69      	ldr	r3, [pc, #420]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	4a68      	ldr	r2, [pc, #416]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 800796c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007970:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	685b      	ldr	r3, [r3, #4]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d013      	beq.n	80079a2 <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800797a:	f7fd f801 	bl	8004980 <HAL_GetTick>
 800797e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007980:	e008      	b.n	8007994 <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007982:	f7fc fffd 	bl	8004980 <HAL_GetTick>
 8007986:	4602      	mov	r2, r0
 8007988:	693b      	ldr	r3, [r7, #16]
 800798a:	1ad3      	subs	r3, r2, r3
 800798c:	2b64      	cmp	r3, #100	; 0x64
 800798e:	d901      	bls.n	8007994 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8007990:	2303      	movs	r3, #3
 8007992:	e299      	b.n	8007ec8 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007994:	4b5d      	ldr	r3, [pc, #372]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800799c:	2b00      	cmp	r3, #0
 800799e:	d0f0      	beq.n	8007982 <HAL_RCC_OscConfig+0xf6>
 80079a0:	e014      	b.n	80079cc <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80079a2:	f7fc ffed 	bl	8004980 <HAL_GetTick>
 80079a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80079a8:	e008      	b.n	80079bc <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80079aa:	f7fc ffe9 	bl	8004980 <HAL_GetTick>
 80079ae:	4602      	mov	r2, r0
 80079b0:	693b      	ldr	r3, [r7, #16]
 80079b2:	1ad3      	subs	r3, r2, r3
 80079b4:	2b64      	cmp	r3, #100	; 0x64
 80079b6:	d901      	bls.n	80079bc <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 80079b8:	2303      	movs	r3, #3
 80079ba:	e285      	b.n	8007ec8 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80079bc:	4b53      	ldr	r3, [pc, #332]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d1f0      	bne.n	80079aa <HAL_RCC_OscConfig+0x11e>
 80079c8:	e000      	b.n	80079cc <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80079ca:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f003 0302 	and.w	r3, r3, #2
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d079      	beq.n	8007acc <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	68db      	ldr	r3, [r3, #12]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d008      	beq.n	80079f2 <HAL_RCC_OscConfig+0x166>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	68db      	ldr	r3, [r3, #12]
 80079e4:	2b01      	cmp	r3, #1
 80079e6:	d004      	beq.n	80079f2 <HAL_RCC_OscConfig+0x166>
 80079e8:	f240 111d 	movw	r1, #285	; 0x11d
 80079ec:	4846      	ldr	r0, [pc, #280]	; (8007b08 <HAL_RCC_OscConfig+0x27c>)
 80079ee:	f7fb f9c2 	bl	8002d76 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	691b      	ldr	r3, [r3, #16]
 80079f6:	2b1f      	cmp	r3, #31
 80079f8:	d904      	bls.n	8007a04 <HAL_RCC_OscConfig+0x178>
 80079fa:	f44f 718f 	mov.w	r1, #286	; 0x11e
 80079fe:	4842      	ldr	r0, [pc, #264]	; (8007b08 <HAL_RCC_OscConfig+0x27c>)
 8007a00:	f7fb f9b9 	bl	8002d76 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007a04:	4b41      	ldr	r3, [pc, #260]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 8007a06:	689b      	ldr	r3, [r3, #8]
 8007a08:	f003 030c 	and.w	r3, r3, #12
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d00b      	beq.n	8007a28 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007a10:	4b3e      	ldr	r3, [pc, #248]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 8007a12:	689b      	ldr	r3, [r3, #8]
 8007a14:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007a18:	2b08      	cmp	r3, #8
 8007a1a:	d11c      	bne.n	8007a56 <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007a1c:	4b3b      	ldr	r3, [pc, #236]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 8007a1e:	685b      	ldr	r3, [r3, #4]
 8007a20:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d116      	bne.n	8007a56 <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007a28:	4b38      	ldr	r3, [pc, #224]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f003 0302 	and.w	r3, r3, #2
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d005      	beq.n	8007a40 <HAL_RCC_OscConfig+0x1b4>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	68db      	ldr	r3, [r3, #12]
 8007a38:	2b01      	cmp	r3, #1
 8007a3a:	d001      	beq.n	8007a40 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	e243      	b.n	8007ec8 <HAL_RCC_OscConfig+0x63c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a40:	4b32      	ldr	r3, [pc, #200]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	691b      	ldr	r3, [r3, #16]
 8007a4c:	00db      	lsls	r3, r3, #3
 8007a4e:	492f      	ldr	r1, [pc, #188]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 8007a50:	4313      	orrs	r3, r2
 8007a52:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007a54:	e03a      	b.n	8007acc <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	68db      	ldr	r3, [r3, #12]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d020      	beq.n	8007aa0 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007a5e:	4b2c      	ldr	r3, [pc, #176]	; (8007b10 <HAL_RCC_OscConfig+0x284>)
 8007a60:	2201      	movs	r2, #1
 8007a62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a64:	f7fc ff8c 	bl	8004980 <HAL_GetTick>
 8007a68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a6a:	e008      	b.n	8007a7e <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007a6c:	f7fc ff88 	bl	8004980 <HAL_GetTick>
 8007a70:	4602      	mov	r2, r0
 8007a72:	693b      	ldr	r3, [r7, #16]
 8007a74:	1ad3      	subs	r3, r2, r3
 8007a76:	2b02      	cmp	r3, #2
 8007a78:	d901      	bls.n	8007a7e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8007a7a:	2303      	movs	r3, #3
 8007a7c:	e224      	b.n	8007ec8 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a7e:	4b23      	ldr	r3, [pc, #140]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f003 0302 	and.w	r3, r3, #2
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d0f0      	beq.n	8007a6c <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a8a:	4b20      	ldr	r3, [pc, #128]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	691b      	ldr	r3, [r3, #16]
 8007a96:	00db      	lsls	r3, r3, #3
 8007a98:	491c      	ldr	r1, [pc, #112]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	600b      	str	r3, [r1, #0]
 8007a9e:	e015      	b.n	8007acc <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007aa0:	4b1b      	ldr	r3, [pc, #108]	; (8007b10 <HAL_RCC_OscConfig+0x284>)
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007aa6:	f7fc ff6b 	bl	8004980 <HAL_GetTick>
 8007aaa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007aac:	e008      	b.n	8007ac0 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007aae:	f7fc ff67 	bl	8004980 <HAL_GetTick>
 8007ab2:	4602      	mov	r2, r0
 8007ab4:	693b      	ldr	r3, [r7, #16]
 8007ab6:	1ad3      	subs	r3, r2, r3
 8007ab8:	2b02      	cmp	r3, #2
 8007aba:	d901      	bls.n	8007ac0 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 8007abc:	2303      	movs	r3, #3
 8007abe:	e203      	b.n	8007ec8 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007ac0:	4b12      	ldr	r3, [pc, #72]	; (8007b0c <HAL_RCC_OscConfig+0x280>)
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f003 0302 	and.w	r3, r3, #2
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d1f0      	bne.n	8007aae <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f003 0308 	and.w	r3, r3, #8
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d045      	beq.n	8007b64 <HAL_RCC_OscConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	695b      	ldr	r3, [r3, #20]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d008      	beq.n	8007af2 <HAL_RCC_OscConfig+0x266>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	695b      	ldr	r3, [r3, #20]
 8007ae4:	2b01      	cmp	r3, #1
 8007ae6:	d004      	beq.n	8007af2 <HAL_RCC_OscConfig+0x266>
 8007ae8:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8007aec:	4806      	ldr	r0, [pc, #24]	; (8007b08 <HAL_RCC_OscConfig+0x27c>)
 8007aee:	f7fb f942 	bl	8002d76 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	695b      	ldr	r3, [r3, #20]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d01e      	beq.n	8007b38 <HAL_RCC_OscConfig+0x2ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007afa:	4b06      	ldr	r3, [pc, #24]	; (8007b14 <HAL_RCC_OscConfig+0x288>)
 8007afc:	2201      	movs	r2, #1
 8007afe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b00:	f7fc ff3e 	bl	8004980 <HAL_GetTick>
 8007b04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007b06:	e010      	b.n	8007b2a <HAL_RCC_OscConfig+0x29e>
 8007b08:	08010c40 	.word	0x08010c40
 8007b0c:	40023800 	.word	0x40023800
 8007b10:	42470000 	.word	0x42470000
 8007b14:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007b18:	f7fc ff32 	bl	8004980 <HAL_GetTick>
 8007b1c:	4602      	mov	r2, r0
 8007b1e:	693b      	ldr	r3, [r7, #16]
 8007b20:	1ad3      	subs	r3, r2, r3
 8007b22:	2b02      	cmp	r3, #2
 8007b24:	d901      	bls.n	8007b2a <HAL_RCC_OscConfig+0x29e>
        {
          return HAL_TIMEOUT;
 8007b26:	2303      	movs	r3, #3
 8007b28:	e1ce      	b.n	8007ec8 <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007b2a:	4b5e      	ldr	r3, [pc, #376]	; (8007ca4 <HAL_RCC_OscConfig+0x418>)
 8007b2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b2e:	f003 0302 	and.w	r3, r3, #2
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d0f0      	beq.n	8007b18 <HAL_RCC_OscConfig+0x28c>
 8007b36:	e015      	b.n	8007b64 <HAL_RCC_OscConfig+0x2d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007b38:	4b5b      	ldr	r3, [pc, #364]	; (8007ca8 <HAL_RCC_OscConfig+0x41c>)
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007b3e:	f7fc ff1f 	bl	8004980 <HAL_GetTick>
 8007b42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007b44:	e008      	b.n	8007b58 <HAL_RCC_OscConfig+0x2cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007b46:	f7fc ff1b 	bl	8004980 <HAL_GetTick>
 8007b4a:	4602      	mov	r2, r0
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	1ad3      	subs	r3, r2, r3
 8007b50:	2b02      	cmp	r3, #2
 8007b52:	d901      	bls.n	8007b58 <HAL_RCC_OscConfig+0x2cc>
        {
          return HAL_TIMEOUT;
 8007b54:	2303      	movs	r3, #3
 8007b56:	e1b7      	b.n	8007ec8 <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007b58:	4b52      	ldr	r3, [pc, #328]	; (8007ca4 <HAL_RCC_OscConfig+0x418>)
 8007b5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b5c:	f003 0302 	and.w	r3, r3, #2
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d1f0      	bne.n	8007b46 <HAL_RCC_OscConfig+0x2ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f003 0304 	and.w	r3, r3, #4
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	f000 80b0 	beq.w	8007cd2 <HAL_RCC_OscConfig+0x446>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007b72:	2300      	movs	r3, #0
 8007b74:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	689b      	ldr	r3, [r3, #8]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d00c      	beq.n	8007b98 <HAL_RCC_OscConfig+0x30c>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	689b      	ldr	r3, [r3, #8]
 8007b82:	2b01      	cmp	r3, #1
 8007b84:	d008      	beq.n	8007b98 <HAL_RCC_OscConfig+0x30c>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	689b      	ldr	r3, [r3, #8]
 8007b8a:	2b05      	cmp	r3, #5
 8007b8c:	d004      	beq.n	8007b98 <HAL_RCC_OscConfig+0x30c>
 8007b8e:	f44f 71c5 	mov.w	r1, #394	; 0x18a
 8007b92:	4846      	ldr	r0, [pc, #280]	; (8007cac <HAL_RCC_OscConfig+0x420>)
 8007b94:	f7fb f8ef 	bl	8002d76 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007b98:	4b42      	ldr	r3, [pc, #264]	; (8007ca4 <HAL_RCC_OscConfig+0x418>)
 8007b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d10f      	bne.n	8007bc4 <HAL_RCC_OscConfig+0x338>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	60bb      	str	r3, [r7, #8]
 8007ba8:	4b3e      	ldr	r3, [pc, #248]	; (8007ca4 <HAL_RCC_OscConfig+0x418>)
 8007baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bac:	4a3d      	ldr	r2, [pc, #244]	; (8007ca4 <HAL_RCC_OscConfig+0x418>)
 8007bae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007bb2:	6413      	str	r3, [r2, #64]	; 0x40
 8007bb4:	4b3b      	ldr	r3, [pc, #236]	; (8007ca4 <HAL_RCC_OscConfig+0x418>)
 8007bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007bbc:	60bb      	str	r3, [r7, #8]
 8007bbe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007bc4:	4b3a      	ldr	r3, [pc, #232]	; (8007cb0 <HAL_RCC_OscConfig+0x424>)
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d118      	bne.n	8007c02 <HAL_RCC_OscConfig+0x376>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007bd0:	4b37      	ldr	r3, [pc, #220]	; (8007cb0 <HAL_RCC_OscConfig+0x424>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4a36      	ldr	r2, [pc, #216]	; (8007cb0 <HAL_RCC_OscConfig+0x424>)
 8007bd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007bda:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007bdc:	f7fc fed0 	bl	8004980 <HAL_GetTick>
 8007be0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007be2:	e008      	b.n	8007bf6 <HAL_RCC_OscConfig+0x36a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007be4:	f7fc fecc 	bl	8004980 <HAL_GetTick>
 8007be8:	4602      	mov	r2, r0
 8007bea:	693b      	ldr	r3, [r7, #16]
 8007bec:	1ad3      	subs	r3, r2, r3
 8007bee:	2b02      	cmp	r3, #2
 8007bf0:	d901      	bls.n	8007bf6 <HAL_RCC_OscConfig+0x36a>
        {
          return HAL_TIMEOUT;
 8007bf2:	2303      	movs	r3, #3
 8007bf4:	e168      	b.n	8007ec8 <HAL_RCC_OscConfig+0x63c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007bf6:	4b2e      	ldr	r3, [pc, #184]	; (8007cb0 <HAL_RCC_OscConfig+0x424>)
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d0f0      	beq.n	8007be4 <HAL_RCC_OscConfig+0x358>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	689b      	ldr	r3, [r3, #8]
 8007c06:	2b01      	cmp	r3, #1
 8007c08:	d106      	bne.n	8007c18 <HAL_RCC_OscConfig+0x38c>
 8007c0a:	4b26      	ldr	r3, [pc, #152]	; (8007ca4 <HAL_RCC_OscConfig+0x418>)
 8007c0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c0e:	4a25      	ldr	r2, [pc, #148]	; (8007ca4 <HAL_RCC_OscConfig+0x418>)
 8007c10:	f043 0301 	orr.w	r3, r3, #1
 8007c14:	6713      	str	r3, [r2, #112]	; 0x70
 8007c16:	e01c      	b.n	8007c52 <HAL_RCC_OscConfig+0x3c6>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	689b      	ldr	r3, [r3, #8]
 8007c1c:	2b05      	cmp	r3, #5
 8007c1e:	d10c      	bne.n	8007c3a <HAL_RCC_OscConfig+0x3ae>
 8007c20:	4b20      	ldr	r3, [pc, #128]	; (8007ca4 <HAL_RCC_OscConfig+0x418>)
 8007c22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c24:	4a1f      	ldr	r2, [pc, #124]	; (8007ca4 <HAL_RCC_OscConfig+0x418>)
 8007c26:	f043 0304 	orr.w	r3, r3, #4
 8007c2a:	6713      	str	r3, [r2, #112]	; 0x70
 8007c2c:	4b1d      	ldr	r3, [pc, #116]	; (8007ca4 <HAL_RCC_OscConfig+0x418>)
 8007c2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c30:	4a1c      	ldr	r2, [pc, #112]	; (8007ca4 <HAL_RCC_OscConfig+0x418>)
 8007c32:	f043 0301 	orr.w	r3, r3, #1
 8007c36:	6713      	str	r3, [r2, #112]	; 0x70
 8007c38:	e00b      	b.n	8007c52 <HAL_RCC_OscConfig+0x3c6>
 8007c3a:	4b1a      	ldr	r3, [pc, #104]	; (8007ca4 <HAL_RCC_OscConfig+0x418>)
 8007c3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c3e:	4a19      	ldr	r2, [pc, #100]	; (8007ca4 <HAL_RCC_OscConfig+0x418>)
 8007c40:	f023 0301 	bic.w	r3, r3, #1
 8007c44:	6713      	str	r3, [r2, #112]	; 0x70
 8007c46:	4b17      	ldr	r3, [pc, #92]	; (8007ca4 <HAL_RCC_OscConfig+0x418>)
 8007c48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c4a:	4a16      	ldr	r2, [pc, #88]	; (8007ca4 <HAL_RCC_OscConfig+0x418>)
 8007c4c:	f023 0304 	bic.w	r3, r3, #4
 8007c50:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d015      	beq.n	8007c86 <HAL_RCC_OscConfig+0x3fa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c5a:	f7fc fe91 	bl	8004980 <HAL_GetTick>
 8007c5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c60:	e00a      	b.n	8007c78 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007c62:	f7fc fe8d 	bl	8004980 <HAL_GetTick>
 8007c66:	4602      	mov	r2, r0
 8007c68:	693b      	ldr	r3, [r7, #16]
 8007c6a:	1ad3      	subs	r3, r2, r3
 8007c6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c70:	4293      	cmp	r3, r2
 8007c72:	d901      	bls.n	8007c78 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8007c74:	2303      	movs	r3, #3
 8007c76:	e127      	b.n	8007ec8 <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c78:	4b0a      	ldr	r3, [pc, #40]	; (8007ca4 <HAL_RCC_OscConfig+0x418>)
 8007c7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c7c:	f003 0302 	and.w	r3, r3, #2
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d0ee      	beq.n	8007c62 <HAL_RCC_OscConfig+0x3d6>
 8007c84:	e01c      	b.n	8007cc0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007c86:	f7fc fe7b 	bl	8004980 <HAL_GetTick>
 8007c8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007c8c:	e012      	b.n	8007cb4 <HAL_RCC_OscConfig+0x428>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007c8e:	f7fc fe77 	bl	8004980 <HAL_GetTick>
 8007c92:	4602      	mov	r2, r0
 8007c94:	693b      	ldr	r3, [r7, #16]
 8007c96:	1ad3      	subs	r3, r2, r3
 8007c98:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d909      	bls.n	8007cb4 <HAL_RCC_OscConfig+0x428>
        {
          return HAL_TIMEOUT;
 8007ca0:	2303      	movs	r3, #3
 8007ca2:	e111      	b.n	8007ec8 <HAL_RCC_OscConfig+0x63c>
 8007ca4:	40023800 	.word	0x40023800
 8007ca8:	42470e80 	.word	0x42470e80
 8007cac:	08010c40 	.word	0x08010c40
 8007cb0:	40007000 	.word	0x40007000
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007cb4:	4b86      	ldr	r3, [pc, #536]	; (8007ed0 <HAL_RCC_OscConfig+0x644>)
 8007cb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cb8:	f003 0302 	and.w	r3, r3, #2
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d1e6      	bne.n	8007c8e <HAL_RCC_OscConfig+0x402>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007cc0:	7dfb      	ldrb	r3, [r7, #23]
 8007cc2:	2b01      	cmp	r3, #1
 8007cc4:	d105      	bne.n	8007cd2 <HAL_RCC_OscConfig+0x446>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007cc6:	4b82      	ldr	r3, [pc, #520]	; (8007ed0 <HAL_RCC_OscConfig+0x644>)
 8007cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cca:	4a81      	ldr	r2, [pc, #516]	; (8007ed0 <HAL_RCC_OscConfig+0x644>)
 8007ccc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007cd0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	699b      	ldr	r3, [r3, #24]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d00c      	beq.n	8007cf4 <HAL_RCC_OscConfig+0x468>
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	699b      	ldr	r3, [r3, #24]
 8007cde:	2b01      	cmp	r3, #1
 8007ce0:	d008      	beq.n	8007cf4 <HAL_RCC_OscConfig+0x468>
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	699b      	ldr	r3, [r3, #24]
 8007ce6:	2b02      	cmp	r3, #2
 8007ce8:	d004      	beq.n	8007cf4 <HAL_RCC_OscConfig+0x468>
 8007cea:	f240 11cd 	movw	r1, #461	; 0x1cd
 8007cee:	4879      	ldr	r0, [pc, #484]	; (8007ed4 <HAL_RCC_OscConfig+0x648>)
 8007cf0:	f7fb f841 	bl	8002d76 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	699b      	ldr	r3, [r3, #24]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	f000 80e4 	beq.w	8007ec6 <HAL_RCC_OscConfig+0x63a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007cfe:	4b74      	ldr	r3, [pc, #464]	; (8007ed0 <HAL_RCC_OscConfig+0x644>)
 8007d00:	689b      	ldr	r3, [r3, #8]
 8007d02:	f003 030c 	and.w	r3, r3, #12
 8007d06:	2b08      	cmp	r3, #8
 8007d08:	f000 80a5 	beq.w	8007e56 <HAL_RCC_OscConfig+0x5ca>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	699b      	ldr	r3, [r3, #24]
 8007d10:	2b02      	cmp	r3, #2
 8007d12:	f040 8089 	bne.w	8007e28 <HAL_RCC_OscConfig+0x59c>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	69db      	ldr	r3, [r3, #28]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d009      	beq.n	8007d32 <HAL_RCC_OscConfig+0x4a6>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	69db      	ldr	r3, [r3, #28]
 8007d22:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007d26:	d004      	beq.n	8007d32 <HAL_RCC_OscConfig+0x4a6>
 8007d28:	f44f 71eb 	mov.w	r1, #470	; 0x1d6
 8007d2c:	4869      	ldr	r0, [pc, #420]	; (8007ed4 <HAL_RCC_OscConfig+0x648>)
 8007d2e:	f7fb f822 	bl	8002d76 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6a1b      	ldr	r3, [r3, #32]
 8007d36:	2b3f      	cmp	r3, #63	; 0x3f
 8007d38:	d904      	bls.n	8007d44 <HAL_RCC_OscConfig+0x4b8>
 8007d3a:	f240 11d7 	movw	r1, #471	; 0x1d7
 8007d3e:	4865      	ldr	r0, [pc, #404]	; (8007ed4 <HAL_RCC_OscConfig+0x648>)
 8007d40:	f7fb f819 	bl	8002d76 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d48:	2b31      	cmp	r3, #49	; 0x31
 8007d4a:	d904      	bls.n	8007d56 <HAL_RCC_OscConfig+0x4ca>
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d50:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8007d54:	d904      	bls.n	8007d60 <HAL_RCC_OscConfig+0x4d4>
 8007d56:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 8007d5a:	485e      	ldr	r0, [pc, #376]	; (8007ed4 <HAL_RCC_OscConfig+0x648>)
 8007d5c:	f7fb f80b 	bl	8002d76 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d64:	2b02      	cmp	r3, #2
 8007d66:	d010      	beq.n	8007d8a <HAL_RCC_OscConfig+0x4fe>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d6c:	2b04      	cmp	r3, #4
 8007d6e:	d00c      	beq.n	8007d8a <HAL_RCC_OscConfig+0x4fe>
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d74:	2b06      	cmp	r3, #6
 8007d76:	d008      	beq.n	8007d8a <HAL_RCC_OscConfig+0x4fe>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d7c:	2b08      	cmp	r3, #8
 8007d7e:	d004      	beq.n	8007d8a <HAL_RCC_OscConfig+0x4fe>
 8007d80:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007d84:	4853      	ldr	r0, [pc, #332]	; (8007ed4 <HAL_RCC_OscConfig+0x648>)
 8007d86:	f7fa fff6 	bl	8002d76 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d8e:	2b01      	cmp	r3, #1
 8007d90:	d903      	bls.n	8007d9a <HAL_RCC_OscConfig+0x50e>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d96:	2b0f      	cmp	r3, #15
 8007d98:	d904      	bls.n	8007da4 <HAL_RCC_OscConfig+0x518>
 8007d9a:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8007d9e:	484d      	ldr	r0, [pc, #308]	; (8007ed4 <HAL_RCC_OscConfig+0x648>)
 8007da0:	f7fa ffe9 	bl	8002d76 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007da4:	4b4c      	ldr	r3, [pc, #304]	; (8007ed8 <HAL_RCC_OscConfig+0x64c>)
 8007da6:	2200      	movs	r2, #0
 8007da8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007daa:	f7fc fde9 	bl	8004980 <HAL_GetTick>
 8007dae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007db0:	e008      	b.n	8007dc4 <HAL_RCC_OscConfig+0x538>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007db2:	f7fc fde5 	bl	8004980 <HAL_GetTick>
 8007db6:	4602      	mov	r2, r0
 8007db8:	693b      	ldr	r3, [r7, #16]
 8007dba:	1ad3      	subs	r3, r2, r3
 8007dbc:	2b02      	cmp	r3, #2
 8007dbe:	d901      	bls.n	8007dc4 <HAL_RCC_OscConfig+0x538>
          {
            return HAL_TIMEOUT;
 8007dc0:	2303      	movs	r3, #3
 8007dc2:	e081      	b.n	8007ec8 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007dc4:	4b42      	ldr	r3, [pc, #264]	; (8007ed0 <HAL_RCC_OscConfig+0x644>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d1f0      	bne.n	8007db2 <HAL_RCC_OscConfig+0x526>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	69da      	ldr	r2, [r3, #28]
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6a1b      	ldr	r3, [r3, #32]
 8007dd8:	431a      	orrs	r2, r3
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dde:	019b      	lsls	r3, r3, #6
 8007de0:	431a      	orrs	r2, r3
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007de6:	085b      	lsrs	r3, r3, #1
 8007de8:	3b01      	subs	r3, #1
 8007dea:	041b      	lsls	r3, r3, #16
 8007dec:	431a      	orrs	r2, r3
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007df2:	061b      	lsls	r3, r3, #24
 8007df4:	4936      	ldr	r1, [pc, #216]	; (8007ed0 <HAL_RCC_OscConfig+0x644>)
 8007df6:	4313      	orrs	r3, r2
 8007df8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007dfa:	4b37      	ldr	r3, [pc, #220]	; (8007ed8 <HAL_RCC_OscConfig+0x64c>)
 8007dfc:	2201      	movs	r2, #1
 8007dfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e00:	f7fc fdbe 	bl	8004980 <HAL_GetTick>
 8007e04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007e06:	e008      	b.n	8007e1a <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007e08:	f7fc fdba 	bl	8004980 <HAL_GetTick>
 8007e0c:	4602      	mov	r2, r0
 8007e0e:	693b      	ldr	r3, [r7, #16]
 8007e10:	1ad3      	subs	r3, r2, r3
 8007e12:	2b02      	cmp	r3, #2
 8007e14:	d901      	bls.n	8007e1a <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 8007e16:	2303      	movs	r3, #3
 8007e18:	e056      	b.n	8007ec8 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007e1a:	4b2d      	ldr	r3, [pc, #180]	; (8007ed0 <HAL_RCC_OscConfig+0x644>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d0f0      	beq.n	8007e08 <HAL_RCC_OscConfig+0x57c>
 8007e26:	e04e      	b.n	8007ec6 <HAL_RCC_OscConfig+0x63a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e28:	4b2b      	ldr	r3, [pc, #172]	; (8007ed8 <HAL_RCC_OscConfig+0x64c>)
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e2e:	f7fc fda7 	bl	8004980 <HAL_GetTick>
 8007e32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e34:	e008      	b.n	8007e48 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007e36:	f7fc fda3 	bl	8004980 <HAL_GetTick>
 8007e3a:	4602      	mov	r2, r0
 8007e3c:	693b      	ldr	r3, [r7, #16]
 8007e3e:	1ad3      	subs	r3, r2, r3
 8007e40:	2b02      	cmp	r3, #2
 8007e42:	d901      	bls.n	8007e48 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8007e44:	2303      	movs	r3, #3
 8007e46:	e03f      	b.n	8007ec8 <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e48:	4b21      	ldr	r3, [pc, #132]	; (8007ed0 <HAL_RCC_OscConfig+0x644>)
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d1f0      	bne.n	8007e36 <HAL_RCC_OscConfig+0x5aa>
 8007e54:	e037      	b.n	8007ec6 <HAL_RCC_OscConfig+0x63a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	699b      	ldr	r3, [r3, #24]
 8007e5a:	2b01      	cmp	r3, #1
 8007e5c:	d101      	bne.n	8007e62 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8007e5e:	2301      	movs	r3, #1
 8007e60:	e032      	b.n	8007ec8 <HAL_RCC_OscConfig+0x63c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007e62:	4b1b      	ldr	r3, [pc, #108]	; (8007ed0 <HAL_RCC_OscConfig+0x644>)
 8007e64:	685b      	ldr	r3, [r3, #4]
 8007e66:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	699b      	ldr	r3, [r3, #24]
 8007e6c:	2b01      	cmp	r3, #1
 8007e6e:	d028      	beq.n	8007ec2 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007e7a:	429a      	cmp	r2, r3
 8007e7c:	d121      	bne.n	8007ec2 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007e88:	429a      	cmp	r2, r3
 8007e8a:	d11a      	bne.n	8007ec2 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007e8c:	68fa      	ldr	r2, [r7, #12]
 8007e8e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007e92:	4013      	ands	r3, r2
 8007e94:	687a      	ldr	r2, [r7, #4]
 8007e96:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007e98:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d111      	bne.n	8007ec2 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ea8:	085b      	lsrs	r3, r3, #1
 8007eaa:	3b01      	subs	r3, #1
 8007eac:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007eae:	429a      	cmp	r2, r3
 8007eb0:	d107      	bne.n	8007ec2 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ebc:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007ebe:	429a      	cmp	r2, r3
 8007ec0:	d001      	beq.n	8007ec6 <HAL_RCC_OscConfig+0x63a>
#endif
        {
          return HAL_ERROR;
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	e000      	b.n	8007ec8 <HAL_RCC_OscConfig+0x63c>
        }
      }
    }
  }
  return HAL_OK;
 8007ec6:	2300      	movs	r3, #0
}
 8007ec8:	4618      	mov	r0, r3
 8007eca:	3718      	adds	r7, #24
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	bd80      	pop	{r7, pc}
 8007ed0:	40023800 	.word	0x40023800
 8007ed4:	08010c40 	.word	0x08010c40
 8007ed8:	42470060 	.word	0x42470060

08007edc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b084      	sub	sp, #16
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
 8007ee4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d101      	bne.n	8007ef0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007eec:	2301      	movs	r3, #1
 8007eee:	e174      	b.n	80081da <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d003      	beq.n	8007f00 <HAL_RCC_ClockConfig+0x24>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	2b0f      	cmp	r3, #15
 8007efe:	d904      	bls.n	8007f0a <HAL_RCC_ClockConfig+0x2e>
 8007f00:	f240 215a 	movw	r1, #602	; 0x25a
 8007f04:	487b      	ldr	r0, [pc, #492]	; (80080f4 <HAL_RCC_ClockConfig+0x218>)
 8007f06:	f7fa ff36 	bl	8002d76 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d019      	beq.n	8007f44 <HAL_RCC_ClockConfig+0x68>
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	2b01      	cmp	r3, #1
 8007f14:	d016      	beq.n	8007f44 <HAL_RCC_ClockConfig+0x68>
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	2b02      	cmp	r3, #2
 8007f1a:	d013      	beq.n	8007f44 <HAL_RCC_ClockConfig+0x68>
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	2b03      	cmp	r3, #3
 8007f20:	d010      	beq.n	8007f44 <HAL_RCC_ClockConfig+0x68>
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	2b04      	cmp	r3, #4
 8007f26:	d00d      	beq.n	8007f44 <HAL_RCC_ClockConfig+0x68>
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	2b05      	cmp	r3, #5
 8007f2c:	d00a      	beq.n	8007f44 <HAL_RCC_ClockConfig+0x68>
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	2b06      	cmp	r3, #6
 8007f32:	d007      	beq.n	8007f44 <HAL_RCC_ClockConfig+0x68>
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	2b07      	cmp	r3, #7
 8007f38:	d004      	beq.n	8007f44 <HAL_RCC_ClockConfig+0x68>
 8007f3a:	f240 215b 	movw	r1, #603	; 0x25b
 8007f3e:	486d      	ldr	r0, [pc, #436]	; (80080f4 <HAL_RCC_ClockConfig+0x218>)
 8007f40:	f7fa ff19 	bl	8002d76 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007f44:	4b6c      	ldr	r3, [pc, #432]	; (80080f8 <HAL_RCC_ClockConfig+0x21c>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f003 0307 	and.w	r3, r3, #7
 8007f4c:	683a      	ldr	r2, [r7, #0]
 8007f4e:	429a      	cmp	r2, r3
 8007f50:	d90c      	bls.n	8007f6c <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f52:	4b69      	ldr	r3, [pc, #420]	; (80080f8 <HAL_RCC_ClockConfig+0x21c>)
 8007f54:	683a      	ldr	r2, [r7, #0]
 8007f56:	b2d2      	uxtb	r2, r2
 8007f58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f5a:	4b67      	ldr	r3, [pc, #412]	; (80080f8 <HAL_RCC_ClockConfig+0x21c>)
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f003 0307 	and.w	r3, r3, #7
 8007f62:	683a      	ldr	r2, [r7, #0]
 8007f64:	429a      	cmp	r2, r3
 8007f66:	d001      	beq.n	8007f6c <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 8007f68:	2301      	movs	r3, #1
 8007f6a:	e136      	b.n	80081da <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f003 0302 	and.w	r3, r3, #2
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d049      	beq.n	800800c <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f003 0304 	and.w	r3, r3, #4
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d005      	beq.n	8007f90 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007f84:	4b5d      	ldr	r3, [pc, #372]	; (80080fc <HAL_RCC_ClockConfig+0x220>)
 8007f86:	689b      	ldr	r3, [r3, #8]
 8007f88:	4a5c      	ldr	r2, [pc, #368]	; (80080fc <HAL_RCC_ClockConfig+0x220>)
 8007f8a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007f8e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f003 0308 	and.w	r3, r3, #8
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d005      	beq.n	8007fa8 <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007f9c:	4b57      	ldr	r3, [pc, #348]	; (80080fc <HAL_RCC_ClockConfig+0x220>)
 8007f9e:	689b      	ldr	r3, [r3, #8]
 8007fa0:	4a56      	ldr	r2, [pc, #344]	; (80080fc <HAL_RCC_ClockConfig+0x220>)
 8007fa2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007fa6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	689b      	ldr	r3, [r3, #8]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d024      	beq.n	8007ffa <HAL_RCC_ClockConfig+0x11e>
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	689b      	ldr	r3, [r3, #8]
 8007fb4:	2b80      	cmp	r3, #128	; 0x80
 8007fb6:	d020      	beq.n	8007ffa <HAL_RCC_ClockConfig+0x11e>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	689b      	ldr	r3, [r3, #8]
 8007fbc:	2b90      	cmp	r3, #144	; 0x90
 8007fbe:	d01c      	beq.n	8007ffa <HAL_RCC_ClockConfig+0x11e>
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	689b      	ldr	r3, [r3, #8]
 8007fc4:	2ba0      	cmp	r3, #160	; 0xa0
 8007fc6:	d018      	beq.n	8007ffa <HAL_RCC_ClockConfig+0x11e>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	689b      	ldr	r3, [r3, #8]
 8007fcc:	2bb0      	cmp	r3, #176	; 0xb0
 8007fce:	d014      	beq.n	8007ffa <HAL_RCC_ClockConfig+0x11e>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	689b      	ldr	r3, [r3, #8]
 8007fd4:	2bc0      	cmp	r3, #192	; 0xc0
 8007fd6:	d010      	beq.n	8007ffa <HAL_RCC_ClockConfig+0x11e>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	689b      	ldr	r3, [r3, #8]
 8007fdc:	2bd0      	cmp	r3, #208	; 0xd0
 8007fde:	d00c      	beq.n	8007ffa <HAL_RCC_ClockConfig+0x11e>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	689b      	ldr	r3, [r3, #8]
 8007fe4:	2be0      	cmp	r3, #224	; 0xe0
 8007fe6:	d008      	beq.n	8007ffa <HAL_RCC_ClockConfig+0x11e>
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	689b      	ldr	r3, [r3, #8]
 8007fec:	2bf0      	cmp	r3, #240	; 0xf0
 8007fee:	d004      	beq.n	8007ffa <HAL_RCC_ClockConfig+0x11e>
 8007ff0:	f240 217e 	movw	r1, #638	; 0x27e
 8007ff4:	483f      	ldr	r0, [pc, #252]	; (80080f4 <HAL_RCC_ClockConfig+0x218>)
 8007ff6:	f7fa febe 	bl	8002d76 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007ffa:	4b40      	ldr	r3, [pc, #256]	; (80080fc <HAL_RCC_ClockConfig+0x220>)
 8007ffc:	689b      	ldr	r3, [r3, #8]
 8007ffe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	689b      	ldr	r3, [r3, #8]
 8008006:	493d      	ldr	r1, [pc, #244]	; (80080fc <HAL_RCC_ClockConfig+0x220>)
 8008008:	4313      	orrs	r3, r2
 800800a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f003 0301 	and.w	r3, r3, #1
 8008014:	2b00      	cmp	r3, #0
 8008016:	d059      	beq.n	80080cc <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	685b      	ldr	r3, [r3, #4]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d010      	beq.n	8008042 <HAL_RCC_ClockConfig+0x166>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	685b      	ldr	r3, [r3, #4]
 8008024:	2b01      	cmp	r3, #1
 8008026:	d00c      	beq.n	8008042 <HAL_RCC_ClockConfig+0x166>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	685b      	ldr	r3, [r3, #4]
 800802c:	2b02      	cmp	r3, #2
 800802e:	d008      	beq.n	8008042 <HAL_RCC_ClockConfig+0x166>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	685b      	ldr	r3, [r3, #4]
 8008034:	2b03      	cmp	r3, #3
 8008036:	d004      	beq.n	8008042 <HAL_RCC_ClockConfig+0x166>
 8008038:	f240 2185 	movw	r1, #645	; 0x285
 800803c:	482d      	ldr	r0, [pc, #180]	; (80080f4 <HAL_RCC_ClockConfig+0x218>)
 800803e:	f7fa fe9a 	bl	8002d76 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	685b      	ldr	r3, [r3, #4]
 8008046:	2b01      	cmp	r3, #1
 8008048:	d107      	bne.n	800805a <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800804a:	4b2c      	ldr	r3, [pc, #176]	; (80080fc <HAL_RCC_ClockConfig+0x220>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008052:	2b00      	cmp	r3, #0
 8008054:	d119      	bne.n	800808a <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8008056:	2301      	movs	r3, #1
 8008058:	e0bf      	b.n	80081da <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	685b      	ldr	r3, [r3, #4]
 800805e:	2b02      	cmp	r3, #2
 8008060:	d003      	beq.n	800806a <HAL_RCC_ClockConfig+0x18e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008066:	2b03      	cmp	r3, #3
 8008068:	d107      	bne.n	800807a <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800806a:	4b24      	ldr	r3, [pc, #144]	; (80080fc <HAL_RCC_ClockConfig+0x220>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008072:	2b00      	cmp	r3, #0
 8008074:	d109      	bne.n	800808a <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8008076:	2301      	movs	r3, #1
 8008078:	e0af      	b.n	80081da <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800807a:	4b20      	ldr	r3, [pc, #128]	; (80080fc <HAL_RCC_ClockConfig+0x220>)
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f003 0302 	and.w	r3, r3, #2
 8008082:	2b00      	cmp	r3, #0
 8008084:	d101      	bne.n	800808a <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8008086:	2301      	movs	r3, #1
 8008088:	e0a7      	b.n	80081da <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800808a:	4b1c      	ldr	r3, [pc, #112]	; (80080fc <HAL_RCC_ClockConfig+0x220>)
 800808c:	689b      	ldr	r3, [r3, #8]
 800808e:	f023 0203 	bic.w	r2, r3, #3
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	685b      	ldr	r3, [r3, #4]
 8008096:	4919      	ldr	r1, [pc, #100]	; (80080fc <HAL_RCC_ClockConfig+0x220>)
 8008098:	4313      	orrs	r3, r2
 800809a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800809c:	f7fc fc70 	bl	8004980 <HAL_GetTick>
 80080a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080a2:	e00a      	b.n	80080ba <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80080a4:	f7fc fc6c 	bl	8004980 <HAL_GetTick>
 80080a8:	4602      	mov	r2, r0
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	1ad3      	subs	r3, r2, r3
 80080ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d901      	bls.n	80080ba <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80080b6:	2303      	movs	r3, #3
 80080b8:	e08f      	b.n	80081da <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080ba:	4b10      	ldr	r3, [pc, #64]	; (80080fc <HAL_RCC_ClockConfig+0x220>)
 80080bc:	689b      	ldr	r3, [r3, #8]
 80080be:	f003 020c 	and.w	r2, r3, #12
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	685b      	ldr	r3, [r3, #4]
 80080c6:	009b      	lsls	r3, r3, #2
 80080c8:	429a      	cmp	r2, r3
 80080ca:	d1eb      	bne.n	80080a4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80080cc:	4b0a      	ldr	r3, [pc, #40]	; (80080f8 <HAL_RCC_ClockConfig+0x21c>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f003 0307 	and.w	r3, r3, #7
 80080d4:	683a      	ldr	r2, [r7, #0]
 80080d6:	429a      	cmp	r2, r3
 80080d8:	d212      	bcs.n	8008100 <HAL_RCC_ClockConfig+0x224>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80080da:	4b07      	ldr	r3, [pc, #28]	; (80080f8 <HAL_RCC_ClockConfig+0x21c>)
 80080dc:	683a      	ldr	r2, [r7, #0]
 80080de:	b2d2      	uxtb	r2, r2
 80080e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80080e2:	4b05      	ldr	r3, [pc, #20]	; (80080f8 <HAL_RCC_ClockConfig+0x21c>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f003 0307 	and.w	r3, r3, #7
 80080ea:	683a      	ldr	r2, [r7, #0]
 80080ec:	429a      	cmp	r2, r3
 80080ee:	d007      	beq.n	8008100 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 80080f0:	2301      	movs	r3, #1
 80080f2:	e072      	b.n	80081da <HAL_RCC_ClockConfig+0x2fe>
 80080f4:	08010c40 	.word	0x08010c40
 80080f8:	40023c00 	.word	0x40023c00
 80080fc:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f003 0304 	and.w	r3, r3, #4
 8008108:	2b00      	cmp	r3, #0
 800810a:	d025      	beq.n	8008158 <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	68db      	ldr	r3, [r3, #12]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d018      	beq.n	8008146 <HAL_RCC_ClockConfig+0x26a>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	68db      	ldr	r3, [r3, #12]
 8008118:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800811c:	d013      	beq.n	8008146 <HAL_RCC_ClockConfig+0x26a>
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	68db      	ldr	r3, [r3, #12]
 8008122:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008126:	d00e      	beq.n	8008146 <HAL_RCC_ClockConfig+0x26a>
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	68db      	ldr	r3, [r3, #12]
 800812c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8008130:	d009      	beq.n	8008146 <HAL_RCC_ClockConfig+0x26a>
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	68db      	ldr	r3, [r3, #12]
 8008136:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 800813a:	d004      	beq.n	8008146 <HAL_RCC_ClockConfig+0x26a>
 800813c:	f240 21c3 	movw	r1, #707	; 0x2c3
 8008140:	4828      	ldr	r0, [pc, #160]	; (80081e4 <HAL_RCC_ClockConfig+0x308>)
 8008142:	f7fa fe18 	bl	8002d76 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008146:	4b28      	ldr	r3, [pc, #160]	; (80081e8 <HAL_RCC_ClockConfig+0x30c>)
 8008148:	689b      	ldr	r3, [r3, #8]
 800814a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	68db      	ldr	r3, [r3, #12]
 8008152:	4925      	ldr	r1, [pc, #148]	; (80081e8 <HAL_RCC_ClockConfig+0x30c>)
 8008154:	4313      	orrs	r3, r2
 8008156:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f003 0308 	and.w	r3, r3, #8
 8008160:	2b00      	cmp	r3, #0
 8008162:	d026      	beq.n	80081b2 <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	691b      	ldr	r3, [r3, #16]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d018      	beq.n	800819e <HAL_RCC_ClockConfig+0x2c2>
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	691b      	ldr	r3, [r3, #16]
 8008170:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008174:	d013      	beq.n	800819e <HAL_RCC_ClockConfig+0x2c2>
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	691b      	ldr	r3, [r3, #16]
 800817a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800817e:	d00e      	beq.n	800819e <HAL_RCC_ClockConfig+0x2c2>
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	691b      	ldr	r3, [r3, #16]
 8008184:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8008188:	d009      	beq.n	800819e <HAL_RCC_ClockConfig+0x2c2>
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	691b      	ldr	r3, [r3, #16]
 800818e:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8008192:	d004      	beq.n	800819e <HAL_RCC_ClockConfig+0x2c2>
 8008194:	f240 21ca 	movw	r1, #714	; 0x2ca
 8008198:	4812      	ldr	r0, [pc, #72]	; (80081e4 <HAL_RCC_ClockConfig+0x308>)
 800819a:	f7fa fdec 	bl	8002d76 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800819e:	4b12      	ldr	r3, [pc, #72]	; (80081e8 <HAL_RCC_ClockConfig+0x30c>)
 80081a0:	689b      	ldr	r3, [r3, #8]
 80081a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	691b      	ldr	r3, [r3, #16]
 80081aa:	00db      	lsls	r3, r3, #3
 80081ac:	490e      	ldr	r1, [pc, #56]	; (80081e8 <HAL_RCC_ClockConfig+0x30c>)
 80081ae:	4313      	orrs	r3, r2
 80081b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80081b2:	f000 f821 	bl	80081f8 <HAL_RCC_GetSysClockFreq>
 80081b6:	4602      	mov	r2, r0
 80081b8:	4b0b      	ldr	r3, [pc, #44]	; (80081e8 <HAL_RCC_ClockConfig+0x30c>)
 80081ba:	689b      	ldr	r3, [r3, #8]
 80081bc:	091b      	lsrs	r3, r3, #4
 80081be:	f003 030f 	and.w	r3, r3, #15
 80081c2:	490a      	ldr	r1, [pc, #40]	; (80081ec <HAL_RCC_ClockConfig+0x310>)
 80081c4:	5ccb      	ldrb	r3, [r1, r3]
 80081c6:	fa22 f303 	lsr.w	r3, r2, r3
 80081ca:	4a09      	ldr	r2, [pc, #36]	; (80081f0 <HAL_RCC_ClockConfig+0x314>)
 80081cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80081ce:	4b09      	ldr	r3, [pc, #36]	; (80081f4 <HAL_RCC_ClockConfig+0x318>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4618      	mov	r0, r3
 80081d4:	f7fc fb90 	bl	80048f8 <HAL_InitTick>

  return HAL_OK;
 80081d8:	2300      	movs	r3, #0
}
 80081da:	4618      	mov	r0, r3
 80081dc:	3710      	adds	r7, #16
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}
 80081e2:	bf00      	nop
 80081e4:	08010c40 	.word	0x08010c40
 80081e8:	40023800 	.word	0x40023800
 80081ec:	08010d28 	.word	0x08010d28
 80081f0:	20000008 	.word	0x20000008
 80081f4:	20000018 	.word	0x20000018

080081f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80081f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80081fc:	b090      	sub	sp, #64	; 0x40
 80081fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008200:	2300      	movs	r3, #0
 8008202:	637b      	str	r3, [r7, #52]	; 0x34
 8008204:	2300      	movs	r3, #0
 8008206:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008208:	2300      	movs	r3, #0
 800820a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800820c:	2300      	movs	r3, #0
 800820e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008210:	4b59      	ldr	r3, [pc, #356]	; (8008378 <HAL_RCC_GetSysClockFreq+0x180>)
 8008212:	689b      	ldr	r3, [r3, #8]
 8008214:	f003 030c 	and.w	r3, r3, #12
 8008218:	2b08      	cmp	r3, #8
 800821a:	d00d      	beq.n	8008238 <HAL_RCC_GetSysClockFreq+0x40>
 800821c:	2b08      	cmp	r3, #8
 800821e:	f200 80a1 	bhi.w	8008364 <HAL_RCC_GetSysClockFreq+0x16c>
 8008222:	2b00      	cmp	r3, #0
 8008224:	d002      	beq.n	800822c <HAL_RCC_GetSysClockFreq+0x34>
 8008226:	2b04      	cmp	r3, #4
 8008228:	d003      	beq.n	8008232 <HAL_RCC_GetSysClockFreq+0x3a>
 800822a:	e09b      	b.n	8008364 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800822c:	4b53      	ldr	r3, [pc, #332]	; (800837c <HAL_RCC_GetSysClockFreq+0x184>)
 800822e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8008230:	e09b      	b.n	800836a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008232:	4b53      	ldr	r3, [pc, #332]	; (8008380 <HAL_RCC_GetSysClockFreq+0x188>)
 8008234:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008236:	e098      	b.n	800836a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008238:	4b4f      	ldr	r3, [pc, #316]	; (8008378 <HAL_RCC_GetSysClockFreq+0x180>)
 800823a:	685b      	ldr	r3, [r3, #4]
 800823c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008240:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008242:	4b4d      	ldr	r3, [pc, #308]	; (8008378 <HAL_RCC_GetSysClockFreq+0x180>)
 8008244:	685b      	ldr	r3, [r3, #4]
 8008246:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800824a:	2b00      	cmp	r3, #0
 800824c:	d028      	beq.n	80082a0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800824e:	4b4a      	ldr	r3, [pc, #296]	; (8008378 <HAL_RCC_GetSysClockFreq+0x180>)
 8008250:	685b      	ldr	r3, [r3, #4]
 8008252:	099b      	lsrs	r3, r3, #6
 8008254:	2200      	movs	r2, #0
 8008256:	623b      	str	r3, [r7, #32]
 8008258:	627a      	str	r2, [r7, #36]	; 0x24
 800825a:	6a3b      	ldr	r3, [r7, #32]
 800825c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008260:	2100      	movs	r1, #0
 8008262:	4b47      	ldr	r3, [pc, #284]	; (8008380 <HAL_RCC_GetSysClockFreq+0x188>)
 8008264:	fb03 f201 	mul.w	r2, r3, r1
 8008268:	2300      	movs	r3, #0
 800826a:	fb00 f303 	mul.w	r3, r0, r3
 800826e:	4413      	add	r3, r2
 8008270:	4a43      	ldr	r2, [pc, #268]	; (8008380 <HAL_RCC_GetSysClockFreq+0x188>)
 8008272:	fba0 1202 	umull	r1, r2, r0, r2
 8008276:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008278:	460a      	mov	r2, r1
 800827a:	62ba      	str	r2, [r7, #40]	; 0x28
 800827c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800827e:	4413      	add	r3, r2
 8008280:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008282:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008284:	2200      	movs	r2, #0
 8008286:	61bb      	str	r3, [r7, #24]
 8008288:	61fa      	str	r2, [r7, #28]
 800828a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800828e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8008292:	f7f8 fd61 	bl	8000d58 <__aeabi_uldivmod>
 8008296:	4602      	mov	r2, r0
 8008298:	460b      	mov	r3, r1
 800829a:	4613      	mov	r3, r2
 800829c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800829e:	e053      	b.n	8008348 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80082a0:	4b35      	ldr	r3, [pc, #212]	; (8008378 <HAL_RCC_GetSysClockFreq+0x180>)
 80082a2:	685b      	ldr	r3, [r3, #4]
 80082a4:	099b      	lsrs	r3, r3, #6
 80082a6:	2200      	movs	r2, #0
 80082a8:	613b      	str	r3, [r7, #16]
 80082aa:	617a      	str	r2, [r7, #20]
 80082ac:	693b      	ldr	r3, [r7, #16]
 80082ae:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80082b2:	f04f 0b00 	mov.w	fp, #0
 80082b6:	4652      	mov	r2, sl
 80082b8:	465b      	mov	r3, fp
 80082ba:	f04f 0000 	mov.w	r0, #0
 80082be:	f04f 0100 	mov.w	r1, #0
 80082c2:	0159      	lsls	r1, r3, #5
 80082c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80082c8:	0150      	lsls	r0, r2, #5
 80082ca:	4602      	mov	r2, r0
 80082cc:	460b      	mov	r3, r1
 80082ce:	ebb2 080a 	subs.w	r8, r2, sl
 80082d2:	eb63 090b 	sbc.w	r9, r3, fp
 80082d6:	f04f 0200 	mov.w	r2, #0
 80082da:	f04f 0300 	mov.w	r3, #0
 80082de:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80082e2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80082e6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80082ea:	ebb2 0408 	subs.w	r4, r2, r8
 80082ee:	eb63 0509 	sbc.w	r5, r3, r9
 80082f2:	f04f 0200 	mov.w	r2, #0
 80082f6:	f04f 0300 	mov.w	r3, #0
 80082fa:	00eb      	lsls	r3, r5, #3
 80082fc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008300:	00e2      	lsls	r2, r4, #3
 8008302:	4614      	mov	r4, r2
 8008304:	461d      	mov	r5, r3
 8008306:	eb14 030a 	adds.w	r3, r4, sl
 800830a:	603b      	str	r3, [r7, #0]
 800830c:	eb45 030b 	adc.w	r3, r5, fp
 8008310:	607b      	str	r3, [r7, #4]
 8008312:	f04f 0200 	mov.w	r2, #0
 8008316:	f04f 0300 	mov.w	r3, #0
 800831a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800831e:	4629      	mov	r1, r5
 8008320:	028b      	lsls	r3, r1, #10
 8008322:	4621      	mov	r1, r4
 8008324:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008328:	4621      	mov	r1, r4
 800832a:	028a      	lsls	r2, r1, #10
 800832c:	4610      	mov	r0, r2
 800832e:	4619      	mov	r1, r3
 8008330:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008332:	2200      	movs	r2, #0
 8008334:	60bb      	str	r3, [r7, #8]
 8008336:	60fa      	str	r2, [r7, #12]
 8008338:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800833c:	f7f8 fd0c 	bl	8000d58 <__aeabi_uldivmod>
 8008340:	4602      	mov	r2, r0
 8008342:	460b      	mov	r3, r1
 8008344:	4613      	mov	r3, r2
 8008346:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008348:	4b0b      	ldr	r3, [pc, #44]	; (8008378 <HAL_RCC_GetSysClockFreq+0x180>)
 800834a:	685b      	ldr	r3, [r3, #4]
 800834c:	0c1b      	lsrs	r3, r3, #16
 800834e:	f003 0303 	and.w	r3, r3, #3
 8008352:	3301      	adds	r3, #1
 8008354:	005b      	lsls	r3, r3, #1
 8008356:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8008358:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800835a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800835c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008360:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008362:	e002      	b.n	800836a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008364:	4b05      	ldr	r3, [pc, #20]	; (800837c <HAL_RCC_GetSysClockFreq+0x184>)
 8008366:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8008368:	bf00      	nop
    }
  }
  return sysclockfreq;
 800836a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800836c:	4618      	mov	r0, r3
 800836e:	3740      	adds	r7, #64	; 0x40
 8008370:	46bd      	mov	sp, r7
 8008372:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008376:	bf00      	nop
 8008378:	40023800 	.word	0x40023800
 800837c:	00f42400 	.word	0x00f42400
 8008380:	017d7840 	.word	0x017d7840

08008384 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008384:	b480      	push	{r7}
 8008386:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008388:	4b03      	ldr	r3, [pc, #12]	; (8008398 <HAL_RCC_GetHCLKFreq+0x14>)
 800838a:	681b      	ldr	r3, [r3, #0]
}
 800838c:	4618      	mov	r0, r3
 800838e:	46bd      	mov	sp, r7
 8008390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008394:	4770      	bx	lr
 8008396:	bf00      	nop
 8008398:	20000008 	.word	0x20000008

0800839c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80083a0:	f7ff fff0 	bl	8008384 <HAL_RCC_GetHCLKFreq>
 80083a4:	4602      	mov	r2, r0
 80083a6:	4b05      	ldr	r3, [pc, #20]	; (80083bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80083a8:	689b      	ldr	r3, [r3, #8]
 80083aa:	0a9b      	lsrs	r3, r3, #10
 80083ac:	f003 0307 	and.w	r3, r3, #7
 80083b0:	4903      	ldr	r1, [pc, #12]	; (80083c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80083b2:	5ccb      	ldrb	r3, [r1, r3]
 80083b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80083b8:	4618      	mov	r0, r3
 80083ba:	bd80      	pop	{r7, pc}
 80083bc:	40023800 	.word	0x40023800
 80083c0:	08010d38 	.word	0x08010d38

080083c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80083c8:	f7ff ffdc 	bl	8008384 <HAL_RCC_GetHCLKFreq>
 80083cc:	4602      	mov	r2, r0
 80083ce:	4b05      	ldr	r3, [pc, #20]	; (80083e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80083d0:	689b      	ldr	r3, [r3, #8]
 80083d2:	0b5b      	lsrs	r3, r3, #13
 80083d4:	f003 0307 	and.w	r3, r3, #7
 80083d8:	4903      	ldr	r1, [pc, #12]	; (80083e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80083da:	5ccb      	ldrb	r3, [r1, r3]
 80083dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	bd80      	pop	{r7, pc}
 80083e4:	40023800 	.word	0x40023800
 80083e8:	08010d38 	.word	0x08010d38

080083ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b082      	sub	sp, #8
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d101      	bne.n	80083fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80083fa:	2301      	movs	r3, #1
 80083fc:	e0a7      	b.n	800854e <HAL_TIM_Base_Init+0x162>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	4a55      	ldr	r2, [pc, #340]	; (8008558 <HAL_TIM_Base_Init+0x16c>)
 8008404:	4293      	cmp	r3, r2
 8008406:	d027      	beq.n	8008458 <HAL_TIM_Base_Init+0x6c>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008410:	d022      	beq.n	8008458 <HAL_TIM_Base_Init+0x6c>
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	4a51      	ldr	r2, [pc, #324]	; (800855c <HAL_TIM_Base_Init+0x170>)
 8008418:	4293      	cmp	r3, r2
 800841a:	d01d      	beq.n	8008458 <HAL_TIM_Base_Init+0x6c>
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	4a4f      	ldr	r2, [pc, #316]	; (8008560 <HAL_TIM_Base_Init+0x174>)
 8008422:	4293      	cmp	r3, r2
 8008424:	d018      	beq.n	8008458 <HAL_TIM_Base_Init+0x6c>
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	4a4e      	ldr	r2, [pc, #312]	; (8008564 <HAL_TIM_Base_Init+0x178>)
 800842c:	4293      	cmp	r3, r2
 800842e:	d013      	beq.n	8008458 <HAL_TIM_Base_Init+0x6c>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	4a4c      	ldr	r2, [pc, #304]	; (8008568 <HAL_TIM_Base_Init+0x17c>)
 8008436:	4293      	cmp	r3, r2
 8008438:	d00e      	beq.n	8008458 <HAL_TIM_Base_Init+0x6c>
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	4a4b      	ldr	r2, [pc, #300]	; (800856c <HAL_TIM_Base_Init+0x180>)
 8008440:	4293      	cmp	r3, r2
 8008442:	d009      	beq.n	8008458 <HAL_TIM_Base_Init+0x6c>
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	4a49      	ldr	r2, [pc, #292]	; (8008570 <HAL_TIM_Base_Init+0x184>)
 800844a:	4293      	cmp	r3, r2
 800844c:	d004      	beq.n	8008458 <HAL_TIM_Base_Init+0x6c>
 800844e:	f240 1113 	movw	r1, #275	; 0x113
 8008452:	4848      	ldr	r0, [pc, #288]	; (8008574 <HAL_TIM_Base_Init+0x188>)
 8008454:	f7fa fc8f 	bl	8002d76 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	689b      	ldr	r3, [r3, #8]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d014      	beq.n	800848a <HAL_TIM_Base_Init+0x9e>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	689b      	ldr	r3, [r3, #8]
 8008464:	2b10      	cmp	r3, #16
 8008466:	d010      	beq.n	800848a <HAL_TIM_Base_Init+0x9e>
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	689b      	ldr	r3, [r3, #8]
 800846c:	2b20      	cmp	r3, #32
 800846e:	d00c      	beq.n	800848a <HAL_TIM_Base_Init+0x9e>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	689b      	ldr	r3, [r3, #8]
 8008474:	2b40      	cmp	r3, #64	; 0x40
 8008476:	d008      	beq.n	800848a <HAL_TIM_Base_Init+0x9e>
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	689b      	ldr	r3, [r3, #8]
 800847c:	2b60      	cmp	r3, #96	; 0x60
 800847e:	d004      	beq.n	800848a <HAL_TIM_Base_Init+0x9e>
 8008480:	f44f 718a 	mov.w	r1, #276	; 0x114
 8008484:	483b      	ldr	r0, [pc, #236]	; (8008574 <HAL_TIM_Base_Init+0x188>)
 8008486:	f7fa fc76 	bl	8002d76 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	691b      	ldr	r3, [r3, #16]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d00e      	beq.n	80084b0 <HAL_TIM_Base_Init+0xc4>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	691b      	ldr	r3, [r3, #16]
 8008496:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800849a:	d009      	beq.n	80084b0 <HAL_TIM_Base_Init+0xc4>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	691b      	ldr	r3, [r3, #16]
 80084a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80084a4:	d004      	beq.n	80084b0 <HAL_TIM_Base_Init+0xc4>
 80084a6:	f240 1115 	movw	r1, #277	; 0x115
 80084aa:	4832      	ldr	r0, [pc, #200]	; (8008574 <HAL_TIM_Base_Init+0x188>)
 80084ac:	f7fa fc63 	bl	8002d76 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	699b      	ldr	r3, [r3, #24]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d008      	beq.n	80084ca <HAL_TIM_Base_Init+0xde>
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	699b      	ldr	r3, [r3, #24]
 80084bc:	2b80      	cmp	r3, #128	; 0x80
 80084be:	d004      	beq.n	80084ca <HAL_TIM_Base_Init+0xde>
 80084c0:	f44f 718b 	mov.w	r1, #278	; 0x116
 80084c4:	482b      	ldr	r0, [pc, #172]	; (8008574 <HAL_TIM_Base_Init+0x188>)
 80084c6:	f7fa fc56 	bl	8002d76 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084d0:	b2db      	uxtb	r3, r3
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d106      	bne.n	80084e4 <HAL_TIM_Base_Init+0xf8>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2200      	movs	r2, #0
 80084da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f7fa ff1e 	bl	8003320 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2202      	movs	r2, #2
 80084e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681a      	ldr	r2, [r3, #0]
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	3304      	adds	r3, #4
 80084f4:	4619      	mov	r1, r3
 80084f6:	4610      	mov	r0, r2
 80084f8:	f001 f8b2 	bl	8009660 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2201      	movs	r2, #1
 8008500:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2201      	movs	r2, #1
 8008508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2201      	movs	r2, #1
 8008510:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2201      	movs	r2, #1
 8008518:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2201      	movs	r2, #1
 8008520:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2201      	movs	r2, #1
 8008528:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2201      	movs	r2, #1
 8008530:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2201      	movs	r2, #1
 8008538:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2201      	movs	r2, #1
 8008540:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2201      	movs	r2, #1
 8008548:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800854c:	2300      	movs	r3, #0
}
 800854e:	4618      	mov	r0, r3
 8008550:	3708      	adds	r7, #8
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}
 8008556:	bf00      	nop
 8008558:	40010000 	.word	0x40010000
 800855c:	40000400 	.word	0x40000400
 8008560:	40000800 	.word	0x40000800
 8008564:	40000c00 	.word	0x40000c00
 8008568:	40014000 	.word	0x40014000
 800856c:	40014400 	.word	0x40014400
 8008570:	40014800 	.word	0x40014800
 8008574:	08010c78 	.word	0x08010c78

08008578 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b084      	sub	sp, #16
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	4a3d      	ldr	r2, [pc, #244]	; (800867c <HAL_TIM_Base_Start_IT+0x104>)
 8008586:	4293      	cmp	r3, r2
 8008588:	d027      	beq.n	80085da <HAL_TIM_Base_Start_IT+0x62>
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008592:	d022      	beq.n	80085da <HAL_TIM_Base_Start_IT+0x62>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4a39      	ldr	r2, [pc, #228]	; (8008680 <HAL_TIM_Base_Start_IT+0x108>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d01d      	beq.n	80085da <HAL_TIM_Base_Start_IT+0x62>
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	4a38      	ldr	r2, [pc, #224]	; (8008684 <HAL_TIM_Base_Start_IT+0x10c>)
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d018      	beq.n	80085da <HAL_TIM_Base_Start_IT+0x62>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a36      	ldr	r2, [pc, #216]	; (8008688 <HAL_TIM_Base_Start_IT+0x110>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d013      	beq.n	80085da <HAL_TIM_Base_Start_IT+0x62>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	4a35      	ldr	r2, [pc, #212]	; (800868c <HAL_TIM_Base_Start_IT+0x114>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d00e      	beq.n	80085da <HAL_TIM_Base_Start_IT+0x62>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4a33      	ldr	r2, [pc, #204]	; (8008690 <HAL_TIM_Base_Start_IT+0x118>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d009      	beq.n	80085da <HAL_TIM_Base_Start_IT+0x62>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4a32      	ldr	r2, [pc, #200]	; (8008694 <HAL_TIM_Base_Start_IT+0x11c>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d004      	beq.n	80085da <HAL_TIM_Base_Start_IT+0x62>
 80085d0:	f240 11cf 	movw	r1, #463	; 0x1cf
 80085d4:	4830      	ldr	r0, [pc, #192]	; (8008698 <HAL_TIM_Base_Start_IT+0x120>)
 80085d6:	f7fa fbce 	bl	8002d76 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085e0:	b2db      	uxtb	r3, r3
 80085e2:	2b01      	cmp	r3, #1
 80085e4:	d001      	beq.n	80085ea <HAL_TIM_Base_Start_IT+0x72>
  {
    return HAL_ERROR;
 80085e6:	2301      	movs	r3, #1
 80085e8:	e044      	b.n	8008674 <HAL_TIM_Base_Start_IT+0xfc>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2202      	movs	r2, #2
 80085ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	68da      	ldr	r2, [r3, #12]
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f042 0201 	orr.w	r2, r2, #1
 8008600:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4a1d      	ldr	r2, [pc, #116]	; (800867c <HAL_TIM_Base_Start_IT+0x104>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d018      	beq.n	800863e <HAL_TIM_Base_Start_IT+0xc6>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008614:	d013      	beq.n	800863e <HAL_TIM_Base_Start_IT+0xc6>
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	4a19      	ldr	r2, [pc, #100]	; (8008680 <HAL_TIM_Base_Start_IT+0x108>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d00e      	beq.n	800863e <HAL_TIM_Base_Start_IT+0xc6>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4a17      	ldr	r2, [pc, #92]	; (8008684 <HAL_TIM_Base_Start_IT+0x10c>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d009      	beq.n	800863e <HAL_TIM_Base_Start_IT+0xc6>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	4a16      	ldr	r2, [pc, #88]	; (8008688 <HAL_TIM_Base_Start_IT+0x110>)
 8008630:	4293      	cmp	r3, r2
 8008632:	d004      	beq.n	800863e <HAL_TIM_Base_Start_IT+0xc6>
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	4a14      	ldr	r2, [pc, #80]	; (800868c <HAL_TIM_Base_Start_IT+0x114>)
 800863a:	4293      	cmp	r3, r2
 800863c:	d111      	bne.n	8008662 <HAL_TIM_Base_Start_IT+0xea>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	689b      	ldr	r3, [r3, #8]
 8008644:	f003 0307 	and.w	r3, r3, #7
 8008648:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	2b06      	cmp	r3, #6
 800864e:	d010      	beq.n	8008672 <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	681a      	ldr	r2, [r3, #0]
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f042 0201 	orr.w	r2, r2, #1
 800865e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008660:	e007      	b.n	8008672 <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	681a      	ldr	r2, [r3, #0]
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	f042 0201 	orr.w	r2, r2, #1
 8008670:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008672:	2300      	movs	r3, #0
}
 8008674:	4618      	mov	r0, r3
 8008676:	3710      	adds	r7, #16
 8008678:	46bd      	mov	sp, r7
 800867a:	bd80      	pop	{r7, pc}
 800867c:	40010000 	.word	0x40010000
 8008680:	40000400 	.word	0x40000400
 8008684:	40000800 	.word	0x40000800
 8008688:	40000c00 	.word	0x40000c00
 800868c:	40014000 	.word	0x40014000
 8008690:	40014400 	.word	0x40014400
 8008694:	40014800 	.word	0x40014800
 8008698:	08010c78 	.word	0x08010c78

0800869c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b082      	sub	sp, #8
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d101      	bne.n	80086ae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80086aa:	2301      	movs	r3, #1
 80086ac:	e0a7      	b.n	80087fe <HAL_TIM_PWM_Init+0x162>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	4a55      	ldr	r2, [pc, #340]	; (8008808 <HAL_TIM_PWM_Init+0x16c>)
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d027      	beq.n	8008708 <HAL_TIM_PWM_Init+0x6c>
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086c0:	d022      	beq.n	8008708 <HAL_TIM_PWM_Init+0x6c>
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	4a51      	ldr	r2, [pc, #324]	; (800880c <HAL_TIM_PWM_Init+0x170>)
 80086c8:	4293      	cmp	r3, r2
 80086ca:	d01d      	beq.n	8008708 <HAL_TIM_PWM_Init+0x6c>
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	4a4f      	ldr	r2, [pc, #316]	; (8008810 <HAL_TIM_PWM_Init+0x174>)
 80086d2:	4293      	cmp	r3, r2
 80086d4:	d018      	beq.n	8008708 <HAL_TIM_PWM_Init+0x6c>
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	4a4e      	ldr	r2, [pc, #312]	; (8008814 <HAL_TIM_PWM_Init+0x178>)
 80086dc:	4293      	cmp	r3, r2
 80086de:	d013      	beq.n	8008708 <HAL_TIM_PWM_Init+0x6c>
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4a4c      	ldr	r2, [pc, #304]	; (8008818 <HAL_TIM_PWM_Init+0x17c>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d00e      	beq.n	8008708 <HAL_TIM_PWM_Init+0x6c>
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	4a4b      	ldr	r2, [pc, #300]	; (800881c <HAL_TIM_PWM_Init+0x180>)
 80086f0:	4293      	cmp	r3, r2
 80086f2:	d009      	beq.n	8008708 <HAL_TIM_PWM_Init+0x6c>
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	4a49      	ldr	r2, [pc, #292]	; (8008820 <HAL_TIM_PWM_Init+0x184>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d004      	beq.n	8008708 <HAL_TIM_PWM_Init+0x6c>
 80086fe:	f240 5129 	movw	r1, #1321	; 0x529
 8008702:	4848      	ldr	r0, [pc, #288]	; (8008824 <HAL_TIM_PWM_Init+0x188>)
 8008704:	f7fa fb37 	bl	8002d76 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	689b      	ldr	r3, [r3, #8]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d014      	beq.n	800873a <HAL_TIM_PWM_Init+0x9e>
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	689b      	ldr	r3, [r3, #8]
 8008714:	2b10      	cmp	r3, #16
 8008716:	d010      	beq.n	800873a <HAL_TIM_PWM_Init+0x9e>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	689b      	ldr	r3, [r3, #8]
 800871c:	2b20      	cmp	r3, #32
 800871e:	d00c      	beq.n	800873a <HAL_TIM_PWM_Init+0x9e>
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	689b      	ldr	r3, [r3, #8]
 8008724:	2b40      	cmp	r3, #64	; 0x40
 8008726:	d008      	beq.n	800873a <HAL_TIM_PWM_Init+0x9e>
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	689b      	ldr	r3, [r3, #8]
 800872c:	2b60      	cmp	r3, #96	; 0x60
 800872e:	d004      	beq.n	800873a <HAL_TIM_PWM_Init+0x9e>
 8008730:	f240 512a 	movw	r1, #1322	; 0x52a
 8008734:	483b      	ldr	r0, [pc, #236]	; (8008824 <HAL_TIM_PWM_Init+0x188>)
 8008736:	f7fa fb1e 	bl	8002d76 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	691b      	ldr	r3, [r3, #16]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d00e      	beq.n	8008760 <HAL_TIM_PWM_Init+0xc4>
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	691b      	ldr	r3, [r3, #16]
 8008746:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800874a:	d009      	beq.n	8008760 <HAL_TIM_PWM_Init+0xc4>
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	691b      	ldr	r3, [r3, #16]
 8008750:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008754:	d004      	beq.n	8008760 <HAL_TIM_PWM_Init+0xc4>
 8008756:	f240 512b 	movw	r1, #1323	; 0x52b
 800875a:	4832      	ldr	r0, [pc, #200]	; (8008824 <HAL_TIM_PWM_Init+0x188>)
 800875c:	f7fa fb0b 	bl	8002d76 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	699b      	ldr	r3, [r3, #24]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d008      	beq.n	800877a <HAL_TIM_PWM_Init+0xde>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	699b      	ldr	r3, [r3, #24]
 800876c:	2b80      	cmp	r3, #128	; 0x80
 800876e:	d004      	beq.n	800877a <HAL_TIM_PWM_Init+0xde>
 8008770:	f240 512c 	movw	r1, #1324	; 0x52c
 8008774:	482b      	ldr	r0, [pc, #172]	; (8008824 <HAL_TIM_PWM_Init+0x188>)
 8008776:	f7fa fafe 	bl	8002d76 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008780:	b2db      	uxtb	r3, r3
 8008782:	2b00      	cmp	r3, #0
 8008784:	d106      	bne.n	8008794 <HAL_TIM_PWM_Init+0xf8>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2200      	movs	r2, #0
 800878a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800878e:	6878      	ldr	r0, [r7, #4]
 8008790:	f000 f84a 	bl	8008828 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2202      	movs	r2, #2
 8008798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681a      	ldr	r2, [r3, #0]
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	3304      	adds	r3, #4
 80087a4:	4619      	mov	r1, r3
 80087a6:	4610      	mov	r0, r2
 80087a8:	f000 ff5a 	bl	8009660 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2201      	movs	r2, #1
 80087b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2201      	movs	r2, #1
 80087b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2201      	movs	r2, #1
 80087c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2201      	movs	r2, #1
 80087c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2201      	movs	r2, #1
 80087d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2201      	movs	r2, #1
 80087d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2201      	movs	r2, #1
 80087e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2201      	movs	r2, #1
 80087e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2201      	movs	r2, #1
 80087f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2201      	movs	r2, #1
 80087f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80087fc:	2300      	movs	r3, #0
}
 80087fe:	4618      	mov	r0, r3
 8008800:	3708      	adds	r7, #8
 8008802:	46bd      	mov	sp, r7
 8008804:	bd80      	pop	{r7, pc}
 8008806:	bf00      	nop
 8008808:	40010000 	.word	0x40010000
 800880c:	40000400 	.word	0x40000400
 8008810:	40000800 	.word	0x40000800
 8008814:	40000c00 	.word	0x40000c00
 8008818:	40014000 	.word	0x40014000
 800881c:	40014400 	.word	0x40014400
 8008820:	40014800 	.word	0x40014800
 8008824:	08010c78 	.word	0x08010c78

08008828 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008828:	b480      	push	{r7}
 800882a:	b083      	sub	sp, #12
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008830:	bf00      	nop
 8008832:	370c      	adds	r7, #12
 8008834:	46bd      	mov	sp, r7
 8008836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883a:	4770      	bx	lr

0800883c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b084      	sub	sp, #16
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
 8008844:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	4a8a      	ldr	r2, [pc, #552]	; (8008a74 <HAL_TIM_PWM_Start+0x238>)
 800884c:	4293      	cmp	r3, r2
 800884e:	d10b      	bne.n	8008868 <HAL_TIM_PWM_Start+0x2c>
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d06c      	beq.n	8008930 <HAL_TIM_PWM_Start+0xf4>
 8008856:	683b      	ldr	r3, [r7, #0]
 8008858:	2b04      	cmp	r3, #4
 800885a:	d069      	beq.n	8008930 <HAL_TIM_PWM_Start+0xf4>
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	2b08      	cmp	r3, #8
 8008860:	d066      	beq.n	8008930 <HAL_TIM_PWM_Start+0xf4>
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	2b0c      	cmp	r3, #12
 8008866:	d063      	beq.n	8008930 <HAL_TIM_PWM_Start+0xf4>
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008870:	d10b      	bne.n	800888a <HAL_TIM_PWM_Start+0x4e>
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d05b      	beq.n	8008930 <HAL_TIM_PWM_Start+0xf4>
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	2b04      	cmp	r3, #4
 800887c:	d058      	beq.n	8008930 <HAL_TIM_PWM_Start+0xf4>
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	2b08      	cmp	r3, #8
 8008882:	d055      	beq.n	8008930 <HAL_TIM_PWM_Start+0xf4>
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	2b0c      	cmp	r3, #12
 8008888:	d052      	beq.n	8008930 <HAL_TIM_PWM_Start+0xf4>
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	4a7a      	ldr	r2, [pc, #488]	; (8008a78 <HAL_TIM_PWM_Start+0x23c>)
 8008890:	4293      	cmp	r3, r2
 8008892:	d10b      	bne.n	80088ac <HAL_TIM_PWM_Start+0x70>
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d04a      	beq.n	8008930 <HAL_TIM_PWM_Start+0xf4>
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	2b04      	cmp	r3, #4
 800889e:	d047      	beq.n	8008930 <HAL_TIM_PWM_Start+0xf4>
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	2b08      	cmp	r3, #8
 80088a4:	d044      	beq.n	8008930 <HAL_TIM_PWM_Start+0xf4>
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	2b0c      	cmp	r3, #12
 80088aa:	d041      	beq.n	8008930 <HAL_TIM_PWM_Start+0xf4>
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	4a72      	ldr	r2, [pc, #456]	; (8008a7c <HAL_TIM_PWM_Start+0x240>)
 80088b2:	4293      	cmp	r3, r2
 80088b4:	d10b      	bne.n	80088ce <HAL_TIM_PWM_Start+0x92>
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d039      	beq.n	8008930 <HAL_TIM_PWM_Start+0xf4>
 80088bc:	683b      	ldr	r3, [r7, #0]
 80088be:	2b04      	cmp	r3, #4
 80088c0:	d036      	beq.n	8008930 <HAL_TIM_PWM_Start+0xf4>
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	2b08      	cmp	r3, #8
 80088c6:	d033      	beq.n	8008930 <HAL_TIM_PWM_Start+0xf4>
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	2b0c      	cmp	r3, #12
 80088cc:	d030      	beq.n	8008930 <HAL_TIM_PWM_Start+0xf4>
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	4a6b      	ldr	r2, [pc, #428]	; (8008a80 <HAL_TIM_PWM_Start+0x244>)
 80088d4:	4293      	cmp	r3, r2
 80088d6:	d10b      	bne.n	80088f0 <HAL_TIM_PWM_Start+0xb4>
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d028      	beq.n	8008930 <HAL_TIM_PWM_Start+0xf4>
 80088de:	683b      	ldr	r3, [r7, #0]
 80088e0:	2b04      	cmp	r3, #4
 80088e2:	d025      	beq.n	8008930 <HAL_TIM_PWM_Start+0xf4>
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	2b08      	cmp	r3, #8
 80088e8:	d022      	beq.n	8008930 <HAL_TIM_PWM_Start+0xf4>
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	2b0c      	cmp	r3, #12
 80088ee:	d01f      	beq.n	8008930 <HAL_TIM_PWM_Start+0xf4>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	4a63      	ldr	r2, [pc, #396]	; (8008a84 <HAL_TIM_PWM_Start+0x248>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	d105      	bne.n	8008906 <HAL_TIM_PWM_Start+0xca>
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d017      	beq.n	8008930 <HAL_TIM_PWM_Start+0xf4>
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	2b04      	cmp	r3, #4
 8008904:	d014      	beq.n	8008930 <HAL_TIM_PWM_Start+0xf4>
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4a5f      	ldr	r2, [pc, #380]	; (8008a88 <HAL_TIM_PWM_Start+0x24c>)
 800890c:	4293      	cmp	r3, r2
 800890e:	d102      	bne.n	8008916 <HAL_TIM_PWM_Start+0xda>
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	2b00      	cmp	r3, #0
 8008914:	d00c      	beq.n	8008930 <HAL_TIM_PWM_Start+0xf4>
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	4a5c      	ldr	r2, [pc, #368]	; (8008a8c <HAL_TIM_PWM_Start+0x250>)
 800891c:	4293      	cmp	r3, r2
 800891e:	d102      	bne.n	8008926 <HAL_TIM_PWM_Start+0xea>
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d004      	beq.n	8008930 <HAL_TIM_PWM_Start+0xf4>
 8008926:	f240 51af 	movw	r1, #1455	; 0x5af
 800892a:	4859      	ldr	r0, [pc, #356]	; (8008a90 <HAL_TIM_PWM_Start+0x254>)
 800892c:	f7fa fa23 	bl	8002d76 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008930:	683b      	ldr	r3, [r7, #0]
 8008932:	2b00      	cmp	r3, #0
 8008934:	d109      	bne.n	800894a <HAL_TIM_PWM_Start+0x10e>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800893c:	b2db      	uxtb	r3, r3
 800893e:	2b01      	cmp	r3, #1
 8008940:	bf14      	ite	ne
 8008942:	2301      	movne	r3, #1
 8008944:	2300      	moveq	r3, #0
 8008946:	b2db      	uxtb	r3, r3
 8008948:	e022      	b.n	8008990 <HAL_TIM_PWM_Start+0x154>
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	2b04      	cmp	r3, #4
 800894e:	d109      	bne.n	8008964 <HAL_TIM_PWM_Start+0x128>
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008956:	b2db      	uxtb	r3, r3
 8008958:	2b01      	cmp	r3, #1
 800895a:	bf14      	ite	ne
 800895c:	2301      	movne	r3, #1
 800895e:	2300      	moveq	r3, #0
 8008960:	b2db      	uxtb	r3, r3
 8008962:	e015      	b.n	8008990 <HAL_TIM_PWM_Start+0x154>
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	2b08      	cmp	r3, #8
 8008968:	d109      	bne.n	800897e <HAL_TIM_PWM_Start+0x142>
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008970:	b2db      	uxtb	r3, r3
 8008972:	2b01      	cmp	r3, #1
 8008974:	bf14      	ite	ne
 8008976:	2301      	movne	r3, #1
 8008978:	2300      	moveq	r3, #0
 800897a:	b2db      	uxtb	r3, r3
 800897c:	e008      	b.n	8008990 <HAL_TIM_PWM_Start+0x154>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008984:	b2db      	uxtb	r3, r3
 8008986:	2b01      	cmp	r3, #1
 8008988:	bf14      	ite	ne
 800898a:	2301      	movne	r3, #1
 800898c:	2300      	moveq	r3, #0
 800898e:	b2db      	uxtb	r3, r3
 8008990:	2b00      	cmp	r3, #0
 8008992:	d001      	beq.n	8008998 <HAL_TIM_PWM_Start+0x15c>
  {
    return HAL_ERROR;
 8008994:	2301      	movs	r3, #1
 8008996:	e068      	b.n	8008a6a <HAL_TIM_PWM_Start+0x22e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d104      	bne.n	80089a8 <HAL_TIM_PWM_Start+0x16c>
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	2202      	movs	r2, #2
 80089a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80089a6:	e013      	b.n	80089d0 <HAL_TIM_PWM_Start+0x194>
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	2b04      	cmp	r3, #4
 80089ac:	d104      	bne.n	80089b8 <HAL_TIM_PWM_Start+0x17c>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	2202      	movs	r2, #2
 80089b2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80089b6:	e00b      	b.n	80089d0 <HAL_TIM_PWM_Start+0x194>
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	2b08      	cmp	r3, #8
 80089bc:	d104      	bne.n	80089c8 <HAL_TIM_PWM_Start+0x18c>
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	2202      	movs	r2, #2
 80089c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80089c6:	e003      	b.n	80089d0 <HAL_TIM_PWM_Start+0x194>
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2202      	movs	r2, #2
 80089cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	2201      	movs	r2, #1
 80089d6:	6839      	ldr	r1, [r7, #0]
 80089d8:	4618      	mov	r0, r3
 80089da:	f001 f971 	bl	8009cc0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	4a24      	ldr	r2, [pc, #144]	; (8008a74 <HAL_TIM_PWM_Start+0x238>)
 80089e4:	4293      	cmp	r3, r2
 80089e6:	d107      	bne.n	80089f8 <HAL_TIM_PWM_Start+0x1bc>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80089f6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	4a1d      	ldr	r2, [pc, #116]	; (8008a74 <HAL_TIM_PWM_Start+0x238>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d018      	beq.n	8008a34 <HAL_TIM_PWM_Start+0x1f8>
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a0a:	d013      	beq.n	8008a34 <HAL_TIM_PWM_Start+0x1f8>
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4a19      	ldr	r2, [pc, #100]	; (8008a78 <HAL_TIM_PWM_Start+0x23c>)
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d00e      	beq.n	8008a34 <HAL_TIM_PWM_Start+0x1f8>
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	4a18      	ldr	r2, [pc, #96]	; (8008a7c <HAL_TIM_PWM_Start+0x240>)
 8008a1c:	4293      	cmp	r3, r2
 8008a1e:	d009      	beq.n	8008a34 <HAL_TIM_PWM_Start+0x1f8>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	4a16      	ldr	r2, [pc, #88]	; (8008a80 <HAL_TIM_PWM_Start+0x244>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d004      	beq.n	8008a34 <HAL_TIM_PWM_Start+0x1f8>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	4a15      	ldr	r2, [pc, #84]	; (8008a84 <HAL_TIM_PWM_Start+0x248>)
 8008a30:	4293      	cmp	r3, r2
 8008a32:	d111      	bne.n	8008a58 <HAL_TIM_PWM_Start+0x21c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	689b      	ldr	r3, [r3, #8]
 8008a3a:	f003 0307 	and.w	r3, r3, #7
 8008a3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	2b06      	cmp	r3, #6
 8008a44:	d010      	beq.n	8008a68 <HAL_TIM_PWM_Start+0x22c>
    {
      __HAL_TIM_ENABLE(htim);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	681a      	ldr	r2, [r3, #0]
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f042 0201 	orr.w	r2, r2, #1
 8008a54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a56:	e007      	b.n	8008a68 <HAL_TIM_PWM_Start+0x22c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	681a      	ldr	r2, [r3, #0]
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f042 0201 	orr.w	r2, r2, #1
 8008a66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008a68:	2300      	movs	r3, #0
}
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	3710      	adds	r7, #16
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	bd80      	pop	{r7, pc}
 8008a72:	bf00      	nop
 8008a74:	40010000 	.word	0x40010000
 8008a78:	40000400 	.word	0x40000400
 8008a7c:	40000800 	.word	0x40000800
 8008a80:	40000c00 	.word	0x40000c00
 8008a84:	40014000 	.word	0x40014000
 8008a88:	40014400 	.word	0x40014400
 8008a8c:	40014800 	.word	0x40014800
 8008a90:	08010c78 	.word	0x08010c78

08008a94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b082      	sub	sp, #8
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	691b      	ldr	r3, [r3, #16]
 8008aa2:	f003 0302 	and.w	r3, r3, #2
 8008aa6:	2b02      	cmp	r3, #2
 8008aa8:	d122      	bne.n	8008af0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	68db      	ldr	r3, [r3, #12]
 8008ab0:	f003 0302 	and.w	r3, r3, #2
 8008ab4:	2b02      	cmp	r3, #2
 8008ab6:	d11b      	bne.n	8008af0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f06f 0202 	mvn.w	r2, #2
 8008ac0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2201      	movs	r2, #1
 8008ac6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	699b      	ldr	r3, [r3, #24]
 8008ace:	f003 0303 	and.w	r3, r3, #3
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d003      	beq.n	8008ade <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008ad6:	6878      	ldr	r0, [r7, #4]
 8008ad8:	f000 fda4 	bl	8009624 <HAL_TIM_IC_CaptureCallback>
 8008adc:	e005      	b.n	8008aea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ade:	6878      	ldr	r0, [r7, #4]
 8008ae0:	f000 fd96 	bl	8009610 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ae4:	6878      	ldr	r0, [r7, #4]
 8008ae6:	f000 fda7 	bl	8009638 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	2200      	movs	r2, #0
 8008aee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	691b      	ldr	r3, [r3, #16]
 8008af6:	f003 0304 	and.w	r3, r3, #4
 8008afa:	2b04      	cmp	r3, #4
 8008afc:	d122      	bne.n	8008b44 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	68db      	ldr	r3, [r3, #12]
 8008b04:	f003 0304 	and.w	r3, r3, #4
 8008b08:	2b04      	cmp	r3, #4
 8008b0a:	d11b      	bne.n	8008b44 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f06f 0204 	mvn.w	r2, #4
 8008b14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2202      	movs	r2, #2
 8008b1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	699b      	ldr	r3, [r3, #24]
 8008b22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d003      	beq.n	8008b32 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b2a:	6878      	ldr	r0, [r7, #4]
 8008b2c:	f000 fd7a 	bl	8009624 <HAL_TIM_IC_CaptureCallback>
 8008b30:	e005      	b.n	8008b3e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b32:	6878      	ldr	r0, [r7, #4]
 8008b34:	f000 fd6c 	bl	8009610 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b38:	6878      	ldr	r0, [r7, #4]
 8008b3a:	f000 fd7d 	bl	8009638 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2200      	movs	r2, #0
 8008b42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	691b      	ldr	r3, [r3, #16]
 8008b4a:	f003 0308 	and.w	r3, r3, #8
 8008b4e:	2b08      	cmp	r3, #8
 8008b50:	d122      	bne.n	8008b98 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	68db      	ldr	r3, [r3, #12]
 8008b58:	f003 0308 	and.w	r3, r3, #8
 8008b5c:	2b08      	cmp	r3, #8
 8008b5e:	d11b      	bne.n	8008b98 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f06f 0208 	mvn.w	r2, #8
 8008b68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2204      	movs	r2, #4
 8008b6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	69db      	ldr	r3, [r3, #28]
 8008b76:	f003 0303 	and.w	r3, r3, #3
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d003      	beq.n	8008b86 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b7e:	6878      	ldr	r0, [r7, #4]
 8008b80:	f000 fd50 	bl	8009624 <HAL_TIM_IC_CaptureCallback>
 8008b84:	e005      	b.n	8008b92 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f000 fd42 	bl	8009610 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b8c:	6878      	ldr	r0, [r7, #4]
 8008b8e:	f000 fd53 	bl	8009638 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2200      	movs	r2, #0
 8008b96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	691b      	ldr	r3, [r3, #16]
 8008b9e:	f003 0310 	and.w	r3, r3, #16
 8008ba2:	2b10      	cmp	r3, #16
 8008ba4:	d122      	bne.n	8008bec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	68db      	ldr	r3, [r3, #12]
 8008bac:	f003 0310 	and.w	r3, r3, #16
 8008bb0:	2b10      	cmp	r3, #16
 8008bb2:	d11b      	bne.n	8008bec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f06f 0210 	mvn.w	r2, #16
 8008bbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2208      	movs	r2, #8
 8008bc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	69db      	ldr	r3, [r3, #28]
 8008bca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d003      	beq.n	8008bda <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f000 fd26 	bl	8009624 <HAL_TIM_IC_CaptureCallback>
 8008bd8:	e005      	b.n	8008be6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	f000 fd18 	bl	8009610 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008be0:	6878      	ldr	r0, [r7, #4]
 8008be2:	f000 fd29 	bl	8009638 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	2200      	movs	r2, #0
 8008bea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	691b      	ldr	r3, [r3, #16]
 8008bf2:	f003 0301 	and.w	r3, r3, #1
 8008bf6:	2b01      	cmp	r3, #1
 8008bf8:	d10e      	bne.n	8008c18 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	68db      	ldr	r3, [r3, #12]
 8008c00:	f003 0301 	and.w	r3, r3, #1
 8008c04:	2b01      	cmp	r3, #1
 8008c06:	d107      	bne.n	8008c18 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f06f 0201 	mvn.w	r2, #1
 8008c10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008c12:	6878      	ldr	r0, [r7, #4]
 8008c14:	f7f9 fc9c 	bl	8002550 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	691b      	ldr	r3, [r3, #16]
 8008c1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c22:	2b80      	cmp	r3, #128	; 0x80
 8008c24:	d10e      	bne.n	8008c44 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	68db      	ldr	r3, [r3, #12]
 8008c2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c30:	2b80      	cmp	r3, #128	; 0x80
 8008c32:	d107      	bne.n	8008c44 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008c3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	f001 fa38 	bl	800a0b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	691b      	ldr	r3, [r3, #16]
 8008c4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c4e:	2b40      	cmp	r3, #64	; 0x40
 8008c50:	d10e      	bne.n	8008c70 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	68db      	ldr	r3, [r3, #12]
 8008c58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c5c:	2b40      	cmp	r3, #64	; 0x40
 8008c5e:	d107      	bne.n	8008c70 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008c68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f000 fcee 	bl	800964c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	691b      	ldr	r3, [r3, #16]
 8008c76:	f003 0320 	and.w	r3, r3, #32
 8008c7a:	2b20      	cmp	r3, #32
 8008c7c:	d10e      	bne.n	8008c9c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	68db      	ldr	r3, [r3, #12]
 8008c84:	f003 0320 	and.w	r3, r3, #32
 8008c88:	2b20      	cmp	r3, #32
 8008c8a:	d107      	bne.n	8008c9c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f06f 0220 	mvn.w	r2, #32
 8008c94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f001 fa02 	bl	800a0a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008c9c:	bf00      	nop
 8008c9e:	3708      	adds	r7, #8
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	bd80      	pop	{r7, pc}

08008ca4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b086      	sub	sp, #24
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	60f8      	str	r0, [r7, #12]
 8008cac:	60b9      	str	r1, [r7, #8]
 8008cae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d010      	beq.n	8008cdc <HAL_TIM_PWM_ConfigChannel+0x38>
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2b04      	cmp	r3, #4
 8008cbe:	d00d      	beq.n	8008cdc <HAL_TIM_PWM_ConfigChannel+0x38>
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2b08      	cmp	r3, #8
 8008cc4:	d00a      	beq.n	8008cdc <HAL_TIM_PWM_ConfigChannel+0x38>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2b0c      	cmp	r3, #12
 8008cca:	d007      	beq.n	8008cdc <HAL_TIM_PWM_ConfigChannel+0x38>
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2b3c      	cmp	r3, #60	; 0x3c
 8008cd0:	d004      	beq.n	8008cdc <HAL_TIM_PWM_ConfigChannel+0x38>
 8008cd2:	f241 0177 	movw	r1, #4215	; 0x1077
 8008cd6:	4893      	ldr	r0, [pc, #588]	; (8008f24 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8008cd8:	f7fa f84d 	bl	8002d76 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	2b60      	cmp	r3, #96	; 0x60
 8008ce2:	d008      	beq.n	8008cf6 <HAL_TIM_PWM_ConfigChannel+0x52>
 8008ce4:	68bb      	ldr	r3, [r7, #8]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	2b70      	cmp	r3, #112	; 0x70
 8008cea:	d004      	beq.n	8008cf6 <HAL_TIM_PWM_ConfigChannel+0x52>
 8008cec:	f241 0178 	movw	r1, #4216	; 0x1078
 8008cf0:	488c      	ldr	r0, [pc, #560]	; (8008f24 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8008cf2:	f7fa f840 	bl	8002d76 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8008cf6:	68bb      	ldr	r3, [r7, #8]
 8008cf8:	689b      	ldr	r3, [r3, #8]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d008      	beq.n	8008d10 <HAL_TIM_PWM_ConfigChannel+0x6c>
 8008cfe:	68bb      	ldr	r3, [r7, #8]
 8008d00:	689b      	ldr	r3, [r3, #8]
 8008d02:	2b02      	cmp	r3, #2
 8008d04:	d004      	beq.n	8008d10 <HAL_TIM_PWM_ConfigChannel+0x6c>
 8008d06:	f241 0179 	movw	r1, #4217	; 0x1079
 8008d0a:	4886      	ldr	r0, [pc, #536]	; (8008f24 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8008d0c:	f7fa f833 	bl	8002d76 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8008d10:	68bb      	ldr	r3, [r7, #8]
 8008d12:	691b      	ldr	r3, [r3, #16]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d008      	beq.n	8008d2a <HAL_TIM_PWM_ConfigChannel+0x86>
 8008d18:	68bb      	ldr	r3, [r7, #8]
 8008d1a:	691b      	ldr	r3, [r3, #16]
 8008d1c:	2b04      	cmp	r3, #4
 8008d1e:	d004      	beq.n	8008d2a <HAL_TIM_PWM_ConfigChannel+0x86>
 8008d20:	f241 017a 	movw	r1, #4218	; 0x107a
 8008d24:	487f      	ldr	r0, [pc, #508]	; (8008f24 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8008d26:	f7fa f826 	bl	8002d76 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d30:	2b01      	cmp	r3, #1
 8008d32:	d101      	bne.n	8008d38 <HAL_TIM_PWM_ConfigChannel+0x94>
 8008d34:	2302      	movs	r3, #2
 8008d36:	e14c      	b.n	8008fd2 <HAL_TIM_PWM_ConfigChannel+0x32e>
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	2201      	movs	r2, #1
 8008d3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2b0c      	cmp	r3, #12
 8008d44:	f200 813d 	bhi.w	8008fc2 <HAL_TIM_PWM_ConfigChannel+0x31e>
 8008d48:	a201      	add	r2, pc, #4	; (adr r2, 8008d50 <HAL_TIM_PWM_ConfigChannel+0xac>)
 8008d4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d4e:	bf00      	nop
 8008d50:	08008d85 	.word	0x08008d85
 8008d54:	08008fc3 	.word	0x08008fc3
 8008d58:	08008fc3 	.word	0x08008fc3
 8008d5c:	08008fc3 	.word	0x08008fc3
 8008d60:	08008e1f 	.word	0x08008e1f
 8008d64:	08008fc3 	.word	0x08008fc3
 8008d68:	08008fc3 	.word	0x08008fc3
 8008d6c:	08008fc3 	.word	0x08008fc3
 8008d70:	08008ea7 	.word	0x08008ea7
 8008d74:	08008fc3 	.word	0x08008fc3
 8008d78:	08008fc3 	.word	0x08008fc3
 8008d7c:	08008fc3 	.word	0x08008fc3
 8008d80:	08008f45 	.word	0x08008f45
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	4a67      	ldr	r2, [pc, #412]	; (8008f28 <HAL_TIM_PWM_ConfigChannel+0x284>)
 8008d8a:	4293      	cmp	r3, r2
 8008d8c:	d027      	beq.n	8008dde <HAL_TIM_PWM_ConfigChannel+0x13a>
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d96:	d022      	beq.n	8008dde <HAL_TIM_PWM_ConfigChannel+0x13a>
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	4a63      	ldr	r2, [pc, #396]	; (8008f2c <HAL_TIM_PWM_ConfigChannel+0x288>)
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	d01d      	beq.n	8008dde <HAL_TIM_PWM_ConfigChannel+0x13a>
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	4a62      	ldr	r2, [pc, #392]	; (8008f30 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 8008da8:	4293      	cmp	r3, r2
 8008daa:	d018      	beq.n	8008dde <HAL_TIM_PWM_ConfigChannel+0x13a>
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	4a60      	ldr	r2, [pc, #384]	; (8008f34 <HAL_TIM_PWM_ConfigChannel+0x290>)
 8008db2:	4293      	cmp	r3, r2
 8008db4:	d013      	beq.n	8008dde <HAL_TIM_PWM_ConfigChannel+0x13a>
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	4a5f      	ldr	r2, [pc, #380]	; (8008f38 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8008dbc:	4293      	cmp	r3, r2
 8008dbe:	d00e      	beq.n	8008dde <HAL_TIM_PWM_ConfigChannel+0x13a>
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	4a5d      	ldr	r2, [pc, #372]	; (8008f3c <HAL_TIM_PWM_ConfigChannel+0x298>)
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	d009      	beq.n	8008dde <HAL_TIM_PWM_ConfigChannel+0x13a>
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	4a5c      	ldr	r2, [pc, #368]	; (8008f40 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 8008dd0:	4293      	cmp	r3, r2
 8008dd2:	d004      	beq.n	8008dde <HAL_TIM_PWM_ConfigChannel+0x13a>
 8008dd4:	f241 0184 	movw	r1, #4228	; 0x1084
 8008dd8:	4852      	ldr	r0, [pc, #328]	; (8008f24 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8008dda:	f7f9 ffcc 	bl	8002d76 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	68b9      	ldr	r1, [r7, #8]
 8008de4:	4618      	mov	r0, r3
 8008de6:	f000 fcbb 	bl	8009760 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	699a      	ldr	r2, [r3, #24]
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	f042 0208 	orr.w	r2, r2, #8
 8008df8:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	699a      	ldr	r2, [r3, #24]
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f022 0204 	bic.w	r2, r2, #4
 8008e08:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	6999      	ldr	r1, [r3, #24]
 8008e10:	68bb      	ldr	r3, [r7, #8]
 8008e12:	691a      	ldr	r2, [r3, #16]
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	430a      	orrs	r2, r1
 8008e1a:	619a      	str	r2, [r3, #24]
      break;
 8008e1c:	e0d4      	b.n	8008fc8 <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	4a41      	ldr	r2, [pc, #260]	; (8008f28 <HAL_TIM_PWM_ConfigChannel+0x284>)
 8008e24:	4293      	cmp	r3, r2
 8008e26:	d01d      	beq.n	8008e64 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e30:	d018      	beq.n	8008e64 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	4a3d      	ldr	r2, [pc, #244]	; (8008f2c <HAL_TIM_PWM_ConfigChannel+0x288>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d013      	beq.n	8008e64 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	4a3b      	ldr	r2, [pc, #236]	; (8008f30 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d00e      	beq.n	8008e64 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	4a3a      	ldr	r2, [pc, #232]	; (8008f34 <HAL_TIM_PWM_ConfigChannel+0x290>)
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d009      	beq.n	8008e64 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	4a38      	ldr	r2, [pc, #224]	; (8008f38 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d004      	beq.n	8008e64 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8008e5a:	f241 0195 	movw	r1, #4245	; 0x1095
 8008e5e:	4831      	ldr	r0, [pc, #196]	; (8008f24 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8008e60:	f7f9 ff89 	bl	8002d76 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	68b9      	ldr	r1, [r7, #8]
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	f000 fd08 	bl	8009880 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	699a      	ldr	r2, [r3, #24]
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008e7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	699a      	ldr	r2, [r3, #24]
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008e8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	6999      	ldr	r1, [r3, #24]
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	691b      	ldr	r3, [r3, #16]
 8008e9a:	021a      	lsls	r2, r3, #8
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	430a      	orrs	r2, r1
 8008ea2:	619a      	str	r2, [r3, #24]
      break;
 8008ea4:	e090      	b.n	8008fc8 <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	4a1f      	ldr	r2, [pc, #124]	; (8008f28 <HAL_TIM_PWM_ConfigChannel+0x284>)
 8008eac:	4293      	cmp	r3, r2
 8008eae:	d018      	beq.n	8008ee2 <HAL_TIM_PWM_ConfigChannel+0x23e>
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008eb8:	d013      	beq.n	8008ee2 <HAL_TIM_PWM_ConfigChannel+0x23e>
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	4a1b      	ldr	r2, [pc, #108]	; (8008f2c <HAL_TIM_PWM_ConfigChannel+0x288>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d00e      	beq.n	8008ee2 <HAL_TIM_PWM_ConfigChannel+0x23e>
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	4a19      	ldr	r2, [pc, #100]	; (8008f30 <HAL_TIM_PWM_ConfigChannel+0x28c>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d009      	beq.n	8008ee2 <HAL_TIM_PWM_ConfigChannel+0x23e>
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	4a18      	ldr	r2, [pc, #96]	; (8008f34 <HAL_TIM_PWM_ConfigChannel+0x290>)
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	d004      	beq.n	8008ee2 <HAL_TIM_PWM_ConfigChannel+0x23e>
 8008ed8:	f241 01a6 	movw	r1, #4262	; 0x10a6
 8008edc:	4811      	ldr	r0, [pc, #68]	; (8008f24 <HAL_TIM_PWM_ConfigChannel+0x280>)
 8008ede:	f7f9 ff4a 	bl	8002d76 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	68b9      	ldr	r1, [r7, #8]
 8008ee8:	4618      	mov	r0, r3
 8008eea:	f000 fd5d 	bl	80099a8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	69da      	ldr	r2, [r3, #28]
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	f042 0208 	orr.w	r2, r2, #8
 8008efc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	69da      	ldr	r2, [r3, #28]
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	f022 0204 	bic.w	r2, r2, #4
 8008f0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	69d9      	ldr	r1, [r3, #28]
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	691a      	ldr	r2, [r3, #16]
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	430a      	orrs	r2, r1
 8008f1e:	61da      	str	r2, [r3, #28]
      break;
 8008f20:	e052      	b.n	8008fc8 <HAL_TIM_PWM_ConfigChannel+0x324>
 8008f22:	bf00      	nop
 8008f24:	08010c78 	.word	0x08010c78
 8008f28:	40010000 	.word	0x40010000
 8008f2c:	40000400 	.word	0x40000400
 8008f30:	40000800 	.word	0x40000800
 8008f34:	40000c00 	.word	0x40000c00
 8008f38:	40014000 	.word	0x40014000
 8008f3c:	40014400 	.word	0x40014400
 8008f40:	40014800 	.word	0x40014800
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	4a24      	ldr	r2, [pc, #144]	; (8008fdc <HAL_TIM_PWM_ConfigChannel+0x338>)
 8008f4a:	4293      	cmp	r3, r2
 8008f4c:	d018      	beq.n	8008f80 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f56:	d013      	beq.n	8008f80 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	4a20      	ldr	r2, [pc, #128]	; (8008fe0 <HAL_TIM_PWM_ConfigChannel+0x33c>)
 8008f5e:	4293      	cmp	r3, r2
 8008f60:	d00e      	beq.n	8008f80 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	4a1f      	ldr	r2, [pc, #124]	; (8008fe4 <HAL_TIM_PWM_ConfigChannel+0x340>)
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d009      	beq.n	8008f80 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	4a1d      	ldr	r2, [pc, #116]	; (8008fe8 <HAL_TIM_PWM_ConfigChannel+0x344>)
 8008f72:	4293      	cmp	r3, r2
 8008f74:	d004      	beq.n	8008f80 <HAL_TIM_PWM_ConfigChannel+0x2dc>
 8008f76:	f241 01b7 	movw	r1, #4279	; 0x10b7
 8008f7a:	481c      	ldr	r0, [pc, #112]	; (8008fec <HAL_TIM_PWM_ConfigChannel+0x348>)
 8008f7c:	f7f9 fefb 	bl	8002d76 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	68b9      	ldr	r1, [r7, #8]
 8008f86:	4618      	mov	r0, r3
 8008f88:	f000 fda2 	bl	8009ad0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	69da      	ldr	r2, [r3, #28]
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008f9a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	69da      	ldr	r2, [r3, #28]
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008faa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	69d9      	ldr	r1, [r3, #28]
 8008fb2:	68bb      	ldr	r3, [r7, #8]
 8008fb4:	691b      	ldr	r3, [r3, #16]
 8008fb6:	021a      	lsls	r2, r3, #8
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	430a      	orrs	r2, r1
 8008fbe:	61da      	str	r2, [r3, #28]
      break;
 8008fc0:	e002      	b.n	8008fc8 <HAL_TIM_PWM_ConfigChannel+0x324>
    }

    default:
      status = HAL_ERROR;
 8008fc2:	2301      	movs	r3, #1
 8008fc4:	75fb      	strb	r3, [r7, #23]
      break;
 8008fc6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	2200      	movs	r2, #0
 8008fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008fd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	3718      	adds	r7, #24
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	bd80      	pop	{r7, pc}
 8008fda:	bf00      	nop
 8008fdc:	40010000 	.word	0x40010000
 8008fe0:	40000400 	.word	0x40000400
 8008fe4:	40000800 	.word	0x40000800
 8008fe8:	40000c00 	.word	0x40000c00
 8008fec:	08010c78 	.word	0x08010c78

08008ff0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b084      	sub	sp, #16
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
 8008ff8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009004:	2b01      	cmp	r3, #1
 8009006:	d101      	bne.n	800900c <HAL_TIM_ConfigClockSource+0x1c>
 8009008:	2302      	movs	r3, #2
 800900a:	e2f0      	b.n	80095ee <HAL_TIM_ConfigClockSource+0x5fe>
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2201      	movs	r2, #1
 8009010:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2202      	movs	r2, #2
 8009018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009024:	d029      	beq.n	800907a <HAL_TIM_ConfigClockSource+0x8a>
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	2b70      	cmp	r3, #112	; 0x70
 800902c:	d025      	beq.n	800907a <HAL_TIM_ConfigClockSource+0x8a>
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009036:	d020      	beq.n	800907a <HAL_TIM_ConfigClockSource+0x8a>
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	2b40      	cmp	r3, #64	; 0x40
 800903e:	d01c      	beq.n	800907a <HAL_TIM_ConfigClockSource+0x8a>
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	2b50      	cmp	r3, #80	; 0x50
 8009046:	d018      	beq.n	800907a <HAL_TIM_ConfigClockSource+0x8a>
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	2b60      	cmp	r3, #96	; 0x60
 800904e:	d014      	beq.n	800907a <HAL_TIM_ConfigClockSource+0x8a>
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d010      	beq.n	800907a <HAL_TIM_ConfigClockSource+0x8a>
 8009058:	683b      	ldr	r3, [r7, #0]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	2b10      	cmp	r3, #16
 800905e:	d00c      	beq.n	800907a <HAL_TIM_ConfigClockSource+0x8a>
 8009060:	683b      	ldr	r3, [r7, #0]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	2b20      	cmp	r3, #32
 8009066:	d008      	beq.n	800907a <HAL_TIM_ConfigClockSource+0x8a>
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	2b30      	cmp	r3, #48	; 0x30
 800906e:	d004      	beq.n	800907a <HAL_TIM_ConfigClockSource+0x8a>
 8009070:	f241 41b7 	movw	r1, #5303	; 0x14b7
 8009074:	487c      	ldr	r0, [pc, #496]	; (8009268 <HAL_TIM_ConfigClockSource+0x278>)
 8009076:	f7f9 fe7e 	bl	8002d76 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	689b      	ldr	r3, [r3, #8]
 8009080:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009082:	68bb      	ldr	r3, [r7, #8]
 8009084:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009088:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800908a:	68bb      	ldr	r3, [r7, #8]
 800908c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009090:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	68ba      	ldr	r2, [r7, #8]
 8009098:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800909a:	683b      	ldr	r3, [r7, #0]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80090a2:	f000 80f1 	beq.w	8009288 <HAL_TIM_ConfigClockSource+0x298>
 80090a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80090aa:	f200 8293 	bhi.w	80095d4 <HAL_TIM_ConfigClockSource+0x5e4>
 80090ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80090b2:	d02d      	beq.n	8009110 <HAL_TIM_ConfigClockSource+0x120>
 80090b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80090b8:	f200 828c 	bhi.w	80095d4 <HAL_TIM_ConfigClockSource+0x5e4>
 80090bc:	2b70      	cmp	r3, #112	; 0x70
 80090be:	d05d      	beq.n	800917c <HAL_TIM_ConfigClockSource+0x18c>
 80090c0:	2b70      	cmp	r3, #112	; 0x70
 80090c2:	f200 8287 	bhi.w	80095d4 <HAL_TIM_ConfigClockSource+0x5e4>
 80090c6:	2b60      	cmp	r3, #96	; 0x60
 80090c8:	f000 81a0 	beq.w	800940c <HAL_TIM_ConfigClockSource+0x41c>
 80090cc:	2b60      	cmp	r3, #96	; 0x60
 80090ce:	f200 8281 	bhi.w	80095d4 <HAL_TIM_ConfigClockSource+0x5e4>
 80090d2:	2b50      	cmp	r3, #80	; 0x50
 80090d4:	f000 8144 	beq.w	8009360 <HAL_TIM_ConfigClockSource+0x370>
 80090d8:	2b50      	cmp	r3, #80	; 0x50
 80090da:	f200 827b 	bhi.w	80095d4 <HAL_TIM_ConfigClockSource+0x5e4>
 80090de:	2b40      	cmp	r3, #64	; 0x40
 80090e0:	f000 81f6 	beq.w	80094d0 <HAL_TIM_ConfigClockSource+0x4e0>
 80090e4:	2b40      	cmp	r3, #64	; 0x40
 80090e6:	f200 8275 	bhi.w	80095d4 <HAL_TIM_ConfigClockSource+0x5e4>
 80090ea:	2b30      	cmp	r3, #48	; 0x30
 80090ec:	f000 8246 	beq.w	800957c <HAL_TIM_ConfigClockSource+0x58c>
 80090f0:	2b30      	cmp	r3, #48	; 0x30
 80090f2:	f200 826f 	bhi.w	80095d4 <HAL_TIM_ConfigClockSource+0x5e4>
 80090f6:	2b20      	cmp	r3, #32
 80090f8:	f000 8240 	beq.w	800957c <HAL_TIM_ConfigClockSource+0x58c>
 80090fc:	2b20      	cmp	r3, #32
 80090fe:	f200 8269 	bhi.w	80095d4 <HAL_TIM_ConfigClockSource+0x5e4>
 8009102:	2b00      	cmp	r3, #0
 8009104:	f000 823a 	beq.w	800957c <HAL_TIM_ConfigClockSource+0x58c>
 8009108:	2b10      	cmp	r3, #16
 800910a:	f000 8237 	beq.w	800957c <HAL_TIM_ConfigClockSource+0x58c>
 800910e:	e261      	b.n	80095d4 <HAL_TIM_ConfigClockSource+0x5e4>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	4a55      	ldr	r2, [pc, #340]	; (800926c <HAL_TIM_ConfigClockSource+0x27c>)
 8009116:	4293      	cmp	r3, r2
 8009118:	f000 825f 	beq.w	80095da <HAL_TIM_ConfigClockSource+0x5ea>
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009124:	f000 8259 	beq.w	80095da <HAL_TIM_ConfigClockSource+0x5ea>
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	4a50      	ldr	r2, [pc, #320]	; (8009270 <HAL_TIM_ConfigClockSource+0x280>)
 800912e:	4293      	cmp	r3, r2
 8009130:	f000 8253 	beq.w	80095da <HAL_TIM_ConfigClockSource+0x5ea>
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	4a4e      	ldr	r2, [pc, #312]	; (8009274 <HAL_TIM_ConfigClockSource+0x284>)
 800913a:	4293      	cmp	r3, r2
 800913c:	f000 824d 	beq.w	80095da <HAL_TIM_ConfigClockSource+0x5ea>
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	4a4c      	ldr	r2, [pc, #304]	; (8009278 <HAL_TIM_ConfigClockSource+0x288>)
 8009146:	4293      	cmp	r3, r2
 8009148:	f000 8247 	beq.w	80095da <HAL_TIM_ConfigClockSource+0x5ea>
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	4a4a      	ldr	r2, [pc, #296]	; (800927c <HAL_TIM_ConfigClockSource+0x28c>)
 8009152:	4293      	cmp	r3, r2
 8009154:	f000 8241 	beq.w	80095da <HAL_TIM_ConfigClockSource+0x5ea>
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	4a48      	ldr	r2, [pc, #288]	; (8009280 <HAL_TIM_ConfigClockSource+0x290>)
 800915e:	4293      	cmp	r3, r2
 8009160:	f000 823b 	beq.w	80095da <HAL_TIM_ConfigClockSource+0x5ea>
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	4a46      	ldr	r2, [pc, #280]	; (8009284 <HAL_TIM_ConfigClockSource+0x294>)
 800916a:	4293      	cmp	r3, r2
 800916c:	f000 8235 	beq.w	80095da <HAL_TIM_ConfigClockSource+0x5ea>
 8009170:	f241 41c3 	movw	r1, #5315	; 0x14c3
 8009174:	483c      	ldr	r0, [pc, #240]	; (8009268 <HAL_TIM_ConfigClockSource+0x278>)
 8009176:	f7f9 fdfe 	bl	8002d76 <assert_failed>
      break;
 800917a:	e22e      	b.n	80095da <HAL_TIM_ConfigClockSource+0x5ea>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	4a3a      	ldr	r2, [pc, #232]	; (800926c <HAL_TIM_ConfigClockSource+0x27c>)
 8009182:	4293      	cmp	r3, r2
 8009184:	d01d      	beq.n	80091c2 <HAL_TIM_ConfigClockSource+0x1d2>
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800918e:	d018      	beq.n	80091c2 <HAL_TIM_ConfigClockSource+0x1d2>
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	4a36      	ldr	r2, [pc, #216]	; (8009270 <HAL_TIM_ConfigClockSource+0x280>)
 8009196:	4293      	cmp	r3, r2
 8009198:	d013      	beq.n	80091c2 <HAL_TIM_ConfigClockSource+0x1d2>
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	4a35      	ldr	r2, [pc, #212]	; (8009274 <HAL_TIM_ConfigClockSource+0x284>)
 80091a0:	4293      	cmp	r3, r2
 80091a2:	d00e      	beq.n	80091c2 <HAL_TIM_ConfigClockSource+0x1d2>
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	4a33      	ldr	r2, [pc, #204]	; (8009278 <HAL_TIM_ConfigClockSource+0x288>)
 80091aa:	4293      	cmp	r3, r2
 80091ac:	d009      	beq.n	80091c2 <HAL_TIM_ConfigClockSource+0x1d2>
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	4a32      	ldr	r2, [pc, #200]	; (800927c <HAL_TIM_ConfigClockSource+0x28c>)
 80091b4:	4293      	cmp	r3, r2
 80091b6:	d004      	beq.n	80091c2 <HAL_TIM_ConfigClockSource+0x1d2>
 80091b8:	f241 41ca 	movw	r1, #5322	; 0x14ca
 80091bc:	482a      	ldr	r0, [pc, #168]	; (8009268 <HAL_TIM_ConfigClockSource+0x278>)
 80091be:	f7f9 fdda 	bl	8002d76 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	689b      	ldr	r3, [r3, #8]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d013      	beq.n	80091f2 <HAL_TIM_ConfigClockSource+0x202>
 80091ca:	683b      	ldr	r3, [r7, #0]
 80091cc:	689b      	ldr	r3, [r3, #8]
 80091ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80091d2:	d00e      	beq.n	80091f2 <HAL_TIM_ConfigClockSource+0x202>
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	689b      	ldr	r3, [r3, #8]
 80091d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80091dc:	d009      	beq.n	80091f2 <HAL_TIM_ConfigClockSource+0x202>
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	689b      	ldr	r3, [r3, #8]
 80091e2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80091e6:	d004      	beq.n	80091f2 <HAL_TIM_ConfigClockSource+0x202>
 80091e8:	f241 41cd 	movw	r1, #5325	; 0x14cd
 80091ec:	481e      	ldr	r0, [pc, #120]	; (8009268 <HAL_TIM_ConfigClockSource+0x278>)
 80091ee:	f7f9 fdc2 	bl	8002d76 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	685b      	ldr	r3, [r3, #4]
 80091f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80091fa:	d014      	beq.n	8009226 <HAL_TIM_ConfigClockSource+0x236>
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	685b      	ldr	r3, [r3, #4]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d010      	beq.n	8009226 <HAL_TIM_ConfigClockSource+0x236>
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	685b      	ldr	r3, [r3, #4]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d00c      	beq.n	8009226 <HAL_TIM_ConfigClockSource+0x236>
 800920c:	683b      	ldr	r3, [r7, #0]
 800920e:	685b      	ldr	r3, [r3, #4]
 8009210:	2b02      	cmp	r3, #2
 8009212:	d008      	beq.n	8009226 <HAL_TIM_ConfigClockSource+0x236>
 8009214:	683b      	ldr	r3, [r7, #0]
 8009216:	685b      	ldr	r3, [r3, #4]
 8009218:	2b0a      	cmp	r3, #10
 800921a:	d004      	beq.n	8009226 <HAL_TIM_ConfigClockSource+0x236>
 800921c:	f241 41ce 	movw	r1, #5326	; 0x14ce
 8009220:	4811      	ldr	r0, [pc, #68]	; (8009268 <HAL_TIM_ConfigClockSource+0x278>)
 8009222:	f7f9 fda8 	bl	8002d76 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	68db      	ldr	r3, [r3, #12]
 800922a:	2b0f      	cmp	r3, #15
 800922c:	d904      	bls.n	8009238 <HAL_TIM_ConfigClockSource+0x248>
 800922e:	f241 41cf 	movw	r1, #5327	; 0x14cf
 8009232:	480d      	ldr	r0, [pc, #52]	; (8009268 <HAL_TIM_ConfigClockSource+0x278>)
 8009234:	f7f9 fd9f 	bl	8002d76 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	6818      	ldr	r0, [r3, #0]
 800923c:	683b      	ldr	r3, [r7, #0]
 800923e:	6899      	ldr	r1, [r3, #8]
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	685a      	ldr	r2, [r3, #4]
 8009244:	683b      	ldr	r3, [r7, #0]
 8009246:	68db      	ldr	r3, [r3, #12]
 8009248:	f000 fd1a 	bl	8009c80 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	689b      	ldr	r3, [r3, #8]
 8009252:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800925a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	68ba      	ldr	r2, [r7, #8]
 8009262:	609a      	str	r2, [r3, #8]
      break;
 8009264:	e1ba      	b.n	80095dc <HAL_TIM_ConfigClockSource+0x5ec>
 8009266:	bf00      	nop
 8009268:	08010c78 	.word	0x08010c78
 800926c:	40010000 	.word	0x40010000
 8009270:	40000400 	.word	0x40000400
 8009274:	40000800 	.word	0x40000800
 8009278:	40000c00 	.word	0x40000c00
 800927c:	40014000 	.word	0x40014000
 8009280:	40014400 	.word	0x40014400
 8009284:	40014800 	.word	0x40014800
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	4a8a      	ldr	r2, [pc, #552]	; (80094b8 <HAL_TIM_ConfigClockSource+0x4c8>)
 800928e:	4293      	cmp	r3, r2
 8009290:	d018      	beq.n	80092c4 <HAL_TIM_ConfigClockSource+0x2d4>
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800929a:	d013      	beq.n	80092c4 <HAL_TIM_ConfigClockSource+0x2d4>
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	4a86      	ldr	r2, [pc, #536]	; (80094bc <HAL_TIM_ConfigClockSource+0x4cc>)
 80092a2:	4293      	cmp	r3, r2
 80092a4:	d00e      	beq.n	80092c4 <HAL_TIM_ConfigClockSource+0x2d4>
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	4a85      	ldr	r2, [pc, #532]	; (80094c0 <HAL_TIM_ConfigClockSource+0x4d0>)
 80092ac:	4293      	cmp	r3, r2
 80092ae:	d009      	beq.n	80092c4 <HAL_TIM_ConfigClockSource+0x2d4>
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	4a83      	ldr	r2, [pc, #524]	; (80094c4 <HAL_TIM_ConfigClockSource+0x4d4>)
 80092b6:	4293      	cmp	r3, r2
 80092b8:	d004      	beq.n	80092c4 <HAL_TIM_ConfigClockSource+0x2d4>
 80092ba:	f241 41e2 	movw	r1, #5346	; 0x14e2
 80092be:	4882      	ldr	r0, [pc, #520]	; (80094c8 <HAL_TIM_ConfigClockSource+0x4d8>)
 80092c0:	f7f9 fd59 	bl	8002d76 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	689b      	ldr	r3, [r3, #8]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d013      	beq.n	80092f4 <HAL_TIM_ConfigClockSource+0x304>
 80092cc:	683b      	ldr	r3, [r7, #0]
 80092ce:	689b      	ldr	r3, [r3, #8]
 80092d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80092d4:	d00e      	beq.n	80092f4 <HAL_TIM_ConfigClockSource+0x304>
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	689b      	ldr	r3, [r3, #8]
 80092da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80092de:	d009      	beq.n	80092f4 <HAL_TIM_ConfigClockSource+0x304>
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	689b      	ldr	r3, [r3, #8]
 80092e4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80092e8:	d004      	beq.n	80092f4 <HAL_TIM_ConfigClockSource+0x304>
 80092ea:	f241 41e5 	movw	r1, #5349	; 0x14e5
 80092ee:	4876      	ldr	r0, [pc, #472]	; (80094c8 <HAL_TIM_ConfigClockSource+0x4d8>)
 80092f0:	f7f9 fd41 	bl	8002d76 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	685b      	ldr	r3, [r3, #4]
 80092f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80092fc:	d014      	beq.n	8009328 <HAL_TIM_ConfigClockSource+0x338>
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	685b      	ldr	r3, [r3, #4]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d010      	beq.n	8009328 <HAL_TIM_ConfigClockSource+0x338>
 8009306:	683b      	ldr	r3, [r7, #0]
 8009308:	685b      	ldr	r3, [r3, #4]
 800930a:	2b00      	cmp	r3, #0
 800930c:	d00c      	beq.n	8009328 <HAL_TIM_ConfigClockSource+0x338>
 800930e:	683b      	ldr	r3, [r7, #0]
 8009310:	685b      	ldr	r3, [r3, #4]
 8009312:	2b02      	cmp	r3, #2
 8009314:	d008      	beq.n	8009328 <HAL_TIM_ConfigClockSource+0x338>
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	685b      	ldr	r3, [r3, #4]
 800931a:	2b0a      	cmp	r3, #10
 800931c:	d004      	beq.n	8009328 <HAL_TIM_ConfigClockSource+0x338>
 800931e:	f241 41e6 	movw	r1, #5350	; 0x14e6
 8009322:	4869      	ldr	r0, [pc, #420]	; (80094c8 <HAL_TIM_ConfigClockSource+0x4d8>)
 8009324:	f7f9 fd27 	bl	8002d76 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	68db      	ldr	r3, [r3, #12]
 800932c:	2b0f      	cmp	r3, #15
 800932e:	d904      	bls.n	800933a <HAL_TIM_ConfigClockSource+0x34a>
 8009330:	f241 41e7 	movw	r1, #5351	; 0x14e7
 8009334:	4864      	ldr	r0, [pc, #400]	; (80094c8 <HAL_TIM_ConfigClockSource+0x4d8>)
 8009336:	f7f9 fd1e 	bl	8002d76 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	6818      	ldr	r0, [r3, #0]
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	6899      	ldr	r1, [r3, #8]
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	685a      	ldr	r2, [r3, #4]
 8009346:	683b      	ldr	r3, [r7, #0]
 8009348:	68db      	ldr	r3, [r3, #12]
 800934a:	f000 fc99 	bl	8009c80 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	689a      	ldr	r2, [r3, #8]
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800935c:	609a      	str	r2, [r3, #8]
      break;
 800935e:	e13d      	b.n	80095dc <HAL_TIM_ConfigClockSource+0x5ec>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	4a54      	ldr	r2, [pc, #336]	; (80094b8 <HAL_TIM_ConfigClockSource+0x4c8>)
 8009366:	4293      	cmp	r3, r2
 8009368:	d01d      	beq.n	80093a6 <HAL_TIM_ConfigClockSource+0x3b6>
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009372:	d018      	beq.n	80093a6 <HAL_TIM_ConfigClockSource+0x3b6>
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	4a50      	ldr	r2, [pc, #320]	; (80094bc <HAL_TIM_ConfigClockSource+0x4cc>)
 800937a:	4293      	cmp	r3, r2
 800937c:	d013      	beq.n	80093a6 <HAL_TIM_ConfigClockSource+0x3b6>
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	4a4f      	ldr	r2, [pc, #316]	; (80094c0 <HAL_TIM_ConfigClockSource+0x4d0>)
 8009384:	4293      	cmp	r3, r2
 8009386:	d00e      	beq.n	80093a6 <HAL_TIM_ConfigClockSource+0x3b6>
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	4a4d      	ldr	r2, [pc, #308]	; (80094c4 <HAL_TIM_ConfigClockSource+0x4d4>)
 800938e:	4293      	cmp	r3, r2
 8009390:	d009      	beq.n	80093a6 <HAL_TIM_ConfigClockSource+0x3b6>
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	4a4d      	ldr	r2, [pc, #308]	; (80094cc <HAL_TIM_ConfigClockSource+0x4dc>)
 8009398:	4293      	cmp	r3, r2
 800939a:	d004      	beq.n	80093a6 <HAL_TIM_ConfigClockSource+0x3b6>
 800939c:	f241 41f6 	movw	r1, #5366	; 0x14f6
 80093a0:	4849      	ldr	r0, [pc, #292]	; (80094c8 <HAL_TIM_ConfigClockSource+0x4d8>)
 80093a2:	f7f9 fce8 	bl	8002d76 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	685b      	ldr	r3, [r3, #4]
 80093aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80093ae:	d014      	beq.n	80093da <HAL_TIM_ConfigClockSource+0x3ea>
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	685b      	ldr	r3, [r3, #4]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d010      	beq.n	80093da <HAL_TIM_ConfigClockSource+0x3ea>
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	685b      	ldr	r3, [r3, #4]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d00c      	beq.n	80093da <HAL_TIM_ConfigClockSource+0x3ea>
 80093c0:	683b      	ldr	r3, [r7, #0]
 80093c2:	685b      	ldr	r3, [r3, #4]
 80093c4:	2b02      	cmp	r3, #2
 80093c6:	d008      	beq.n	80093da <HAL_TIM_ConfigClockSource+0x3ea>
 80093c8:	683b      	ldr	r3, [r7, #0]
 80093ca:	685b      	ldr	r3, [r3, #4]
 80093cc:	2b0a      	cmp	r3, #10
 80093ce:	d004      	beq.n	80093da <HAL_TIM_ConfigClockSource+0x3ea>
 80093d0:	f241 41f9 	movw	r1, #5369	; 0x14f9
 80093d4:	483c      	ldr	r0, [pc, #240]	; (80094c8 <HAL_TIM_ConfigClockSource+0x4d8>)
 80093d6:	f7f9 fcce 	bl	8002d76 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	68db      	ldr	r3, [r3, #12]
 80093de:	2b0f      	cmp	r3, #15
 80093e0:	d904      	bls.n	80093ec <HAL_TIM_ConfigClockSource+0x3fc>
 80093e2:	f241 41fa 	movw	r1, #5370	; 0x14fa
 80093e6:	4838      	ldr	r0, [pc, #224]	; (80094c8 <HAL_TIM_ConfigClockSource+0x4d8>)
 80093e8:	f7f9 fcc5 	bl	8002d76 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	6818      	ldr	r0, [r3, #0]
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	6859      	ldr	r1, [r3, #4]
 80093f4:	683b      	ldr	r3, [r7, #0]
 80093f6:	68db      	ldr	r3, [r3, #12]
 80093f8:	461a      	mov	r2, r3
 80093fa:	f000 fbc7 	bl	8009b8c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	2150      	movs	r1, #80	; 0x50
 8009404:	4618      	mov	r0, r3
 8009406:	f000 fc20 	bl	8009c4a <TIM_ITRx_SetConfig>
      break;
 800940a:	e0e7      	b.n	80095dc <HAL_TIM_ConfigClockSource+0x5ec>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	4a29      	ldr	r2, [pc, #164]	; (80094b8 <HAL_TIM_ConfigClockSource+0x4c8>)
 8009412:	4293      	cmp	r3, r2
 8009414:	d01d      	beq.n	8009452 <HAL_TIM_ConfigClockSource+0x462>
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800941e:	d018      	beq.n	8009452 <HAL_TIM_ConfigClockSource+0x462>
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	4a25      	ldr	r2, [pc, #148]	; (80094bc <HAL_TIM_ConfigClockSource+0x4cc>)
 8009426:	4293      	cmp	r3, r2
 8009428:	d013      	beq.n	8009452 <HAL_TIM_ConfigClockSource+0x462>
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	4a24      	ldr	r2, [pc, #144]	; (80094c0 <HAL_TIM_ConfigClockSource+0x4d0>)
 8009430:	4293      	cmp	r3, r2
 8009432:	d00e      	beq.n	8009452 <HAL_TIM_ConfigClockSource+0x462>
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	4a22      	ldr	r2, [pc, #136]	; (80094c4 <HAL_TIM_ConfigClockSource+0x4d4>)
 800943a:	4293      	cmp	r3, r2
 800943c:	d009      	beq.n	8009452 <HAL_TIM_ConfigClockSource+0x462>
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	4a22      	ldr	r2, [pc, #136]	; (80094cc <HAL_TIM_ConfigClockSource+0x4dc>)
 8009444:	4293      	cmp	r3, r2
 8009446:	d004      	beq.n	8009452 <HAL_TIM_ConfigClockSource+0x462>
 8009448:	f241 5106 	movw	r1, #5382	; 0x1506
 800944c:	481e      	ldr	r0, [pc, #120]	; (80094c8 <HAL_TIM_ConfigClockSource+0x4d8>)
 800944e:	f7f9 fc92 	bl	8002d76 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	685b      	ldr	r3, [r3, #4]
 8009456:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800945a:	d014      	beq.n	8009486 <HAL_TIM_ConfigClockSource+0x496>
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	685b      	ldr	r3, [r3, #4]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d010      	beq.n	8009486 <HAL_TIM_ConfigClockSource+0x496>
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	685b      	ldr	r3, [r3, #4]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d00c      	beq.n	8009486 <HAL_TIM_ConfigClockSource+0x496>
 800946c:	683b      	ldr	r3, [r7, #0]
 800946e:	685b      	ldr	r3, [r3, #4]
 8009470:	2b02      	cmp	r3, #2
 8009472:	d008      	beq.n	8009486 <HAL_TIM_ConfigClockSource+0x496>
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	685b      	ldr	r3, [r3, #4]
 8009478:	2b0a      	cmp	r3, #10
 800947a:	d004      	beq.n	8009486 <HAL_TIM_ConfigClockSource+0x496>
 800947c:	f241 5109 	movw	r1, #5385	; 0x1509
 8009480:	4811      	ldr	r0, [pc, #68]	; (80094c8 <HAL_TIM_ConfigClockSource+0x4d8>)
 8009482:	f7f9 fc78 	bl	8002d76 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8009486:	683b      	ldr	r3, [r7, #0]
 8009488:	68db      	ldr	r3, [r3, #12]
 800948a:	2b0f      	cmp	r3, #15
 800948c:	d904      	bls.n	8009498 <HAL_TIM_ConfigClockSource+0x4a8>
 800948e:	f241 510a 	movw	r1, #5386	; 0x150a
 8009492:	480d      	ldr	r0, [pc, #52]	; (80094c8 <HAL_TIM_ConfigClockSource+0x4d8>)
 8009494:	f7f9 fc6f 	bl	8002d76 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	6818      	ldr	r0, [r3, #0]
 800949c:	683b      	ldr	r3, [r7, #0]
 800949e:	6859      	ldr	r1, [r3, #4]
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	68db      	ldr	r3, [r3, #12]
 80094a4:	461a      	mov	r2, r3
 80094a6:	f000 fba0 	bl	8009bea <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	2160      	movs	r1, #96	; 0x60
 80094b0:	4618      	mov	r0, r3
 80094b2:	f000 fbca 	bl	8009c4a <TIM_ITRx_SetConfig>
      break;
 80094b6:	e091      	b.n	80095dc <HAL_TIM_ConfigClockSource+0x5ec>
 80094b8:	40010000 	.word	0x40010000
 80094bc:	40000400 	.word	0x40000400
 80094c0:	40000800 	.word	0x40000800
 80094c4:	40000c00 	.word	0x40000c00
 80094c8:	08010c78 	.word	0x08010c78
 80094cc:	40014000 	.word	0x40014000
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	4a48      	ldr	r2, [pc, #288]	; (80095f8 <HAL_TIM_ConfigClockSource+0x608>)
 80094d6:	4293      	cmp	r3, r2
 80094d8:	d01d      	beq.n	8009516 <HAL_TIM_ConfigClockSource+0x526>
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80094e2:	d018      	beq.n	8009516 <HAL_TIM_ConfigClockSource+0x526>
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	4a44      	ldr	r2, [pc, #272]	; (80095fc <HAL_TIM_ConfigClockSource+0x60c>)
 80094ea:	4293      	cmp	r3, r2
 80094ec:	d013      	beq.n	8009516 <HAL_TIM_ConfigClockSource+0x526>
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	4a43      	ldr	r2, [pc, #268]	; (8009600 <HAL_TIM_ConfigClockSource+0x610>)
 80094f4:	4293      	cmp	r3, r2
 80094f6:	d00e      	beq.n	8009516 <HAL_TIM_ConfigClockSource+0x526>
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	4a41      	ldr	r2, [pc, #260]	; (8009604 <HAL_TIM_ConfigClockSource+0x614>)
 80094fe:	4293      	cmp	r3, r2
 8009500:	d009      	beq.n	8009516 <HAL_TIM_ConfigClockSource+0x526>
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	4a40      	ldr	r2, [pc, #256]	; (8009608 <HAL_TIM_ConfigClockSource+0x618>)
 8009508:	4293      	cmp	r3, r2
 800950a:	d004      	beq.n	8009516 <HAL_TIM_ConfigClockSource+0x526>
 800950c:	f241 5116 	movw	r1, #5398	; 0x1516
 8009510:	483e      	ldr	r0, [pc, #248]	; (800960c <HAL_TIM_ConfigClockSource+0x61c>)
 8009512:	f7f9 fc30 	bl	8002d76 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	685b      	ldr	r3, [r3, #4]
 800951a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800951e:	d014      	beq.n	800954a <HAL_TIM_ConfigClockSource+0x55a>
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	685b      	ldr	r3, [r3, #4]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d010      	beq.n	800954a <HAL_TIM_ConfigClockSource+0x55a>
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	685b      	ldr	r3, [r3, #4]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d00c      	beq.n	800954a <HAL_TIM_ConfigClockSource+0x55a>
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	685b      	ldr	r3, [r3, #4]
 8009534:	2b02      	cmp	r3, #2
 8009536:	d008      	beq.n	800954a <HAL_TIM_ConfigClockSource+0x55a>
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	685b      	ldr	r3, [r3, #4]
 800953c:	2b0a      	cmp	r3, #10
 800953e:	d004      	beq.n	800954a <HAL_TIM_ConfigClockSource+0x55a>
 8009540:	f241 5119 	movw	r1, #5401	; 0x1519
 8009544:	4831      	ldr	r0, [pc, #196]	; (800960c <HAL_TIM_ConfigClockSource+0x61c>)
 8009546:	f7f9 fc16 	bl	8002d76 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	68db      	ldr	r3, [r3, #12]
 800954e:	2b0f      	cmp	r3, #15
 8009550:	d904      	bls.n	800955c <HAL_TIM_ConfigClockSource+0x56c>
 8009552:	f241 511a 	movw	r1, #5402	; 0x151a
 8009556:	482d      	ldr	r0, [pc, #180]	; (800960c <HAL_TIM_ConfigClockSource+0x61c>)
 8009558:	f7f9 fc0d 	bl	8002d76 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	6818      	ldr	r0, [r3, #0]
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	6859      	ldr	r1, [r3, #4]
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	68db      	ldr	r3, [r3, #12]
 8009568:	461a      	mov	r2, r3
 800956a:	f000 fb0f 	bl	8009b8c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	2140      	movs	r1, #64	; 0x40
 8009574:	4618      	mov	r0, r3
 8009576:	f000 fb68 	bl	8009c4a <TIM_ITRx_SetConfig>
      break;
 800957a:	e02f      	b.n	80095dc <HAL_TIM_ConfigClockSource+0x5ec>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	4a1d      	ldr	r2, [pc, #116]	; (80095f8 <HAL_TIM_ConfigClockSource+0x608>)
 8009582:	4293      	cmp	r3, r2
 8009584:	d01d      	beq.n	80095c2 <HAL_TIM_ConfigClockSource+0x5d2>
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800958e:	d018      	beq.n	80095c2 <HAL_TIM_ConfigClockSource+0x5d2>
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	4a19      	ldr	r2, [pc, #100]	; (80095fc <HAL_TIM_ConfigClockSource+0x60c>)
 8009596:	4293      	cmp	r3, r2
 8009598:	d013      	beq.n	80095c2 <HAL_TIM_ConfigClockSource+0x5d2>
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	4a18      	ldr	r2, [pc, #96]	; (8009600 <HAL_TIM_ConfigClockSource+0x610>)
 80095a0:	4293      	cmp	r3, r2
 80095a2:	d00e      	beq.n	80095c2 <HAL_TIM_ConfigClockSource+0x5d2>
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	4a16      	ldr	r2, [pc, #88]	; (8009604 <HAL_TIM_ConfigClockSource+0x614>)
 80095aa:	4293      	cmp	r3, r2
 80095ac:	d009      	beq.n	80095c2 <HAL_TIM_ConfigClockSource+0x5d2>
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	4a15      	ldr	r2, [pc, #84]	; (8009608 <HAL_TIM_ConfigClockSource+0x618>)
 80095b4:	4293      	cmp	r3, r2
 80095b6:	d004      	beq.n	80095c2 <HAL_TIM_ConfigClockSource+0x5d2>
 80095b8:	f241 5129 	movw	r1, #5417	; 0x1529
 80095bc:	4813      	ldr	r0, [pc, #76]	; (800960c <HAL_TIM_ConfigClockSource+0x61c>)
 80095be:	f7f9 fbda 	bl	8002d76 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681a      	ldr	r2, [r3, #0]
 80095c6:	683b      	ldr	r3, [r7, #0]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	4619      	mov	r1, r3
 80095cc:	4610      	mov	r0, r2
 80095ce:	f000 fb3c 	bl	8009c4a <TIM_ITRx_SetConfig>
      break;
 80095d2:	e003      	b.n	80095dc <HAL_TIM_ConfigClockSource+0x5ec>
    }

    default:
      status = HAL_ERROR;
 80095d4:	2301      	movs	r3, #1
 80095d6:	73fb      	strb	r3, [r7, #15]
      break;
 80095d8:	e000      	b.n	80095dc <HAL_TIM_ConfigClockSource+0x5ec>
      break;
 80095da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	2201      	movs	r2, #1
 80095e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	2200      	movs	r2, #0
 80095e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80095ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80095ee:	4618      	mov	r0, r3
 80095f0:	3710      	adds	r7, #16
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bd80      	pop	{r7, pc}
 80095f6:	bf00      	nop
 80095f8:	40010000 	.word	0x40010000
 80095fc:	40000400 	.word	0x40000400
 8009600:	40000800 	.word	0x40000800
 8009604:	40000c00 	.word	0x40000c00
 8009608:	40014000 	.word	0x40014000
 800960c:	08010c78 	.word	0x08010c78

08009610 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009610:	b480      	push	{r7}
 8009612:	b083      	sub	sp, #12
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009618:	bf00      	nop
 800961a:	370c      	adds	r7, #12
 800961c:	46bd      	mov	sp, r7
 800961e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009622:	4770      	bx	lr

08009624 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009624:	b480      	push	{r7}
 8009626:	b083      	sub	sp, #12
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800962c:	bf00      	nop
 800962e:	370c      	adds	r7, #12
 8009630:	46bd      	mov	sp, r7
 8009632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009636:	4770      	bx	lr

08009638 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009638:	b480      	push	{r7}
 800963a:	b083      	sub	sp, #12
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009640:	bf00      	nop
 8009642:	370c      	adds	r7, #12
 8009644:	46bd      	mov	sp, r7
 8009646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964a:	4770      	bx	lr

0800964c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800964c:	b480      	push	{r7}
 800964e:	b083      	sub	sp, #12
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009654:	bf00      	nop
 8009656:	370c      	adds	r7, #12
 8009658:	46bd      	mov	sp, r7
 800965a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965e:	4770      	bx	lr

08009660 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009660:	b480      	push	{r7}
 8009662:	b085      	sub	sp, #20
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
 8009668:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	4a34      	ldr	r2, [pc, #208]	; (8009744 <TIM_Base_SetConfig+0xe4>)
 8009674:	4293      	cmp	r3, r2
 8009676:	d00f      	beq.n	8009698 <TIM_Base_SetConfig+0x38>
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800967e:	d00b      	beq.n	8009698 <TIM_Base_SetConfig+0x38>
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	4a31      	ldr	r2, [pc, #196]	; (8009748 <TIM_Base_SetConfig+0xe8>)
 8009684:	4293      	cmp	r3, r2
 8009686:	d007      	beq.n	8009698 <TIM_Base_SetConfig+0x38>
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	4a30      	ldr	r2, [pc, #192]	; (800974c <TIM_Base_SetConfig+0xec>)
 800968c:	4293      	cmp	r3, r2
 800968e:	d003      	beq.n	8009698 <TIM_Base_SetConfig+0x38>
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	4a2f      	ldr	r2, [pc, #188]	; (8009750 <TIM_Base_SetConfig+0xf0>)
 8009694:	4293      	cmp	r3, r2
 8009696:	d108      	bne.n	80096aa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800969e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	685b      	ldr	r3, [r3, #4]
 80096a4:	68fa      	ldr	r2, [r7, #12]
 80096a6:	4313      	orrs	r3, r2
 80096a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	4a25      	ldr	r2, [pc, #148]	; (8009744 <TIM_Base_SetConfig+0xe4>)
 80096ae:	4293      	cmp	r3, r2
 80096b0:	d01b      	beq.n	80096ea <TIM_Base_SetConfig+0x8a>
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80096b8:	d017      	beq.n	80096ea <TIM_Base_SetConfig+0x8a>
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	4a22      	ldr	r2, [pc, #136]	; (8009748 <TIM_Base_SetConfig+0xe8>)
 80096be:	4293      	cmp	r3, r2
 80096c0:	d013      	beq.n	80096ea <TIM_Base_SetConfig+0x8a>
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	4a21      	ldr	r2, [pc, #132]	; (800974c <TIM_Base_SetConfig+0xec>)
 80096c6:	4293      	cmp	r3, r2
 80096c8:	d00f      	beq.n	80096ea <TIM_Base_SetConfig+0x8a>
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	4a20      	ldr	r2, [pc, #128]	; (8009750 <TIM_Base_SetConfig+0xf0>)
 80096ce:	4293      	cmp	r3, r2
 80096d0:	d00b      	beq.n	80096ea <TIM_Base_SetConfig+0x8a>
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	4a1f      	ldr	r2, [pc, #124]	; (8009754 <TIM_Base_SetConfig+0xf4>)
 80096d6:	4293      	cmp	r3, r2
 80096d8:	d007      	beq.n	80096ea <TIM_Base_SetConfig+0x8a>
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	4a1e      	ldr	r2, [pc, #120]	; (8009758 <TIM_Base_SetConfig+0xf8>)
 80096de:	4293      	cmp	r3, r2
 80096e0:	d003      	beq.n	80096ea <TIM_Base_SetConfig+0x8a>
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	4a1d      	ldr	r2, [pc, #116]	; (800975c <TIM_Base_SetConfig+0xfc>)
 80096e6:	4293      	cmp	r3, r2
 80096e8:	d108      	bne.n	80096fc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80096f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	68db      	ldr	r3, [r3, #12]
 80096f6:	68fa      	ldr	r2, [r7, #12]
 80096f8:	4313      	orrs	r3, r2
 80096fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009702:	683b      	ldr	r3, [r7, #0]
 8009704:	695b      	ldr	r3, [r3, #20]
 8009706:	4313      	orrs	r3, r2
 8009708:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	68fa      	ldr	r2, [r7, #12]
 800970e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009710:	683b      	ldr	r3, [r7, #0]
 8009712:	689a      	ldr	r2, [r3, #8]
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009718:	683b      	ldr	r3, [r7, #0]
 800971a:	681a      	ldr	r2, [r3, #0]
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	4a08      	ldr	r2, [pc, #32]	; (8009744 <TIM_Base_SetConfig+0xe4>)
 8009724:	4293      	cmp	r3, r2
 8009726:	d103      	bne.n	8009730 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	691a      	ldr	r2, [r3, #16]
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2201      	movs	r2, #1
 8009734:	615a      	str	r2, [r3, #20]
}
 8009736:	bf00      	nop
 8009738:	3714      	adds	r7, #20
 800973a:	46bd      	mov	sp, r7
 800973c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009740:	4770      	bx	lr
 8009742:	bf00      	nop
 8009744:	40010000 	.word	0x40010000
 8009748:	40000400 	.word	0x40000400
 800974c:	40000800 	.word	0x40000800
 8009750:	40000c00 	.word	0x40000c00
 8009754:	40014000 	.word	0x40014000
 8009758:	40014400 	.word	0x40014400
 800975c:	40014800 	.word	0x40014800

08009760 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009760:	b580      	push	{r7, lr}
 8009762:	b086      	sub	sp, #24
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]
 8009768:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	6a1b      	ldr	r3, [r3, #32]
 800976e:	f023 0201 	bic.w	r2, r3, #1
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	6a1b      	ldr	r3, [r3, #32]
 800977a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	685b      	ldr	r3, [r3, #4]
 8009780:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	699b      	ldr	r3, [r3, #24]
 8009786:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800978e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	f023 0303 	bic.w	r3, r3, #3
 8009796:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	68fa      	ldr	r2, [r7, #12]
 800979e:	4313      	orrs	r3, r2
 80097a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80097a2:	697b      	ldr	r3, [r7, #20]
 80097a4:	f023 0302 	bic.w	r3, r3, #2
 80097a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80097aa:	683b      	ldr	r3, [r7, #0]
 80097ac:	689b      	ldr	r3, [r3, #8]
 80097ae:	697a      	ldr	r2, [r7, #20]
 80097b0:	4313      	orrs	r3, r2
 80097b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	4a30      	ldr	r2, [pc, #192]	; (8009878 <TIM_OC1_SetConfig+0x118>)
 80097b8:	4293      	cmp	r3, r2
 80097ba:	d119      	bne.n	80097f0 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	68db      	ldr	r3, [r3, #12]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d008      	beq.n	80097d6 <TIM_OC1_SetConfig+0x76>
 80097c4:	683b      	ldr	r3, [r7, #0]
 80097c6:	68db      	ldr	r3, [r3, #12]
 80097c8:	2b08      	cmp	r3, #8
 80097ca:	d004      	beq.n	80097d6 <TIM_OC1_SetConfig+0x76>
 80097cc:	f641 21c7 	movw	r1, #6855	; 0x1ac7
 80097d0:	482a      	ldr	r0, [pc, #168]	; (800987c <TIM_OC1_SetConfig+0x11c>)
 80097d2:	f7f9 fad0 	bl	8002d76 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80097d6:	697b      	ldr	r3, [r7, #20]
 80097d8:	f023 0308 	bic.w	r3, r3, #8
 80097dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	68db      	ldr	r3, [r3, #12]
 80097e2:	697a      	ldr	r2, [r7, #20]
 80097e4:	4313      	orrs	r3, r2
 80097e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80097e8:	697b      	ldr	r3, [r7, #20]
 80097ea:	f023 0304 	bic.w	r3, r3, #4
 80097ee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	4a21      	ldr	r2, [pc, #132]	; (8009878 <TIM_OC1_SetConfig+0x118>)
 80097f4:	4293      	cmp	r3, r2
 80097f6:	d12d      	bne.n	8009854 <TIM_OC1_SetConfig+0xf4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	699b      	ldr	r3, [r3, #24]
 80097fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009800:	d008      	beq.n	8009814 <TIM_OC1_SetConfig+0xb4>
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	699b      	ldr	r3, [r3, #24]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d004      	beq.n	8009814 <TIM_OC1_SetConfig+0xb4>
 800980a:	f641 21d4 	movw	r1, #6868	; 0x1ad4
 800980e:	481b      	ldr	r0, [pc, #108]	; (800987c <TIM_OC1_SetConfig+0x11c>)
 8009810:	f7f9 fab1 	bl	8002d76 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	695b      	ldr	r3, [r3, #20]
 8009818:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800981c:	d008      	beq.n	8009830 <TIM_OC1_SetConfig+0xd0>
 800981e:	683b      	ldr	r3, [r7, #0]
 8009820:	695b      	ldr	r3, [r3, #20]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d004      	beq.n	8009830 <TIM_OC1_SetConfig+0xd0>
 8009826:	f641 21d5 	movw	r1, #6869	; 0x1ad5
 800982a:	4814      	ldr	r0, [pc, #80]	; (800987c <TIM_OC1_SetConfig+0x11c>)
 800982c:	f7f9 faa3 	bl	8002d76 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009830:	693b      	ldr	r3, [r7, #16]
 8009832:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009836:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009838:	693b      	ldr	r3, [r7, #16]
 800983a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800983e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	695b      	ldr	r3, [r3, #20]
 8009844:	693a      	ldr	r2, [r7, #16]
 8009846:	4313      	orrs	r3, r2
 8009848:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	699b      	ldr	r3, [r3, #24]
 800984e:	693a      	ldr	r2, [r7, #16]
 8009850:	4313      	orrs	r3, r2
 8009852:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	693a      	ldr	r2, [r7, #16]
 8009858:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	68fa      	ldr	r2, [r7, #12]
 800985e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009860:	683b      	ldr	r3, [r7, #0]
 8009862:	685a      	ldr	r2, [r3, #4]
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	697a      	ldr	r2, [r7, #20]
 800986c:	621a      	str	r2, [r3, #32]
}
 800986e:	bf00      	nop
 8009870:	3718      	adds	r7, #24
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}
 8009876:	bf00      	nop
 8009878:	40010000 	.word	0x40010000
 800987c:	08010c78 	.word	0x08010c78

08009880 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b086      	sub	sp, #24
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
 8009888:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	6a1b      	ldr	r3, [r3, #32]
 800988e:	f023 0210 	bic.w	r2, r3, #16
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	6a1b      	ldr	r3, [r3, #32]
 800989a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	685b      	ldr	r3, [r3, #4]
 80098a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	699b      	ldr	r3, [r3, #24]
 80098a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80098ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80098b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	021b      	lsls	r3, r3, #8
 80098be:	68fa      	ldr	r2, [r7, #12]
 80098c0:	4313      	orrs	r3, r2
 80098c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80098c4:	697b      	ldr	r3, [r7, #20]
 80098c6:	f023 0320 	bic.w	r3, r3, #32
 80098ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	689b      	ldr	r3, [r3, #8]
 80098d0:	011b      	lsls	r3, r3, #4
 80098d2:	697a      	ldr	r2, [r7, #20]
 80098d4:	4313      	orrs	r3, r2
 80098d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	4a31      	ldr	r2, [pc, #196]	; (80099a0 <TIM_OC2_SetConfig+0x120>)
 80098dc:	4293      	cmp	r3, r2
 80098de:	d11a      	bne.n	8009916 <TIM_OC2_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80098e0:	683b      	ldr	r3, [r7, #0]
 80098e2:	68db      	ldr	r3, [r3, #12]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d008      	beq.n	80098fa <TIM_OC2_SetConfig+0x7a>
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	68db      	ldr	r3, [r3, #12]
 80098ec:	2b08      	cmp	r3, #8
 80098ee:	d004      	beq.n	80098fa <TIM_OC2_SetConfig+0x7a>
 80098f0:	f641 3112 	movw	r1, #6930	; 0x1b12
 80098f4:	482b      	ldr	r0, [pc, #172]	; (80099a4 <TIM_OC2_SetConfig+0x124>)
 80098f6:	f7f9 fa3e 	bl	8002d76 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80098fa:	697b      	ldr	r3, [r7, #20]
 80098fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009900:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	68db      	ldr	r3, [r3, #12]
 8009906:	011b      	lsls	r3, r3, #4
 8009908:	697a      	ldr	r2, [r7, #20]
 800990a:	4313      	orrs	r3, r2
 800990c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800990e:	697b      	ldr	r3, [r7, #20]
 8009910:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009914:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	4a21      	ldr	r2, [pc, #132]	; (80099a0 <TIM_OC2_SetConfig+0x120>)
 800991a:	4293      	cmp	r3, r2
 800991c:	d12f      	bne.n	800997e <TIM_OC2_SetConfig+0xfe>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800991e:	683b      	ldr	r3, [r7, #0]
 8009920:	699b      	ldr	r3, [r3, #24]
 8009922:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009926:	d008      	beq.n	800993a <TIM_OC2_SetConfig+0xba>
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	699b      	ldr	r3, [r3, #24]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d004      	beq.n	800993a <TIM_OC2_SetConfig+0xba>
 8009930:	f44f 51d9 	mov.w	r1, #6944	; 0x1b20
 8009934:	481b      	ldr	r0, [pc, #108]	; (80099a4 <TIM_OC2_SetConfig+0x124>)
 8009936:	f7f9 fa1e 	bl	8002d76 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800993a:	683b      	ldr	r3, [r7, #0]
 800993c:	695b      	ldr	r3, [r3, #20]
 800993e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009942:	d008      	beq.n	8009956 <TIM_OC2_SetConfig+0xd6>
 8009944:	683b      	ldr	r3, [r7, #0]
 8009946:	695b      	ldr	r3, [r3, #20]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d004      	beq.n	8009956 <TIM_OC2_SetConfig+0xd6>
 800994c:	f641 3121 	movw	r1, #6945	; 0x1b21
 8009950:	4814      	ldr	r0, [pc, #80]	; (80099a4 <TIM_OC2_SetConfig+0x124>)
 8009952:	f7f9 fa10 	bl	8002d76 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009956:	693b      	ldr	r3, [r7, #16]
 8009958:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800995c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800995e:	693b      	ldr	r3, [r7, #16]
 8009960:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009964:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009966:	683b      	ldr	r3, [r7, #0]
 8009968:	695b      	ldr	r3, [r3, #20]
 800996a:	009b      	lsls	r3, r3, #2
 800996c:	693a      	ldr	r2, [r7, #16]
 800996e:	4313      	orrs	r3, r2
 8009970:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	699b      	ldr	r3, [r3, #24]
 8009976:	009b      	lsls	r3, r3, #2
 8009978:	693a      	ldr	r2, [r7, #16]
 800997a:	4313      	orrs	r3, r2
 800997c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	693a      	ldr	r2, [r7, #16]
 8009982:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	68fa      	ldr	r2, [r7, #12]
 8009988:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800998a:	683b      	ldr	r3, [r7, #0]
 800998c:	685a      	ldr	r2, [r3, #4]
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	697a      	ldr	r2, [r7, #20]
 8009996:	621a      	str	r2, [r3, #32]
}
 8009998:	bf00      	nop
 800999a:	3718      	adds	r7, #24
 800999c:	46bd      	mov	sp, r7
 800999e:	bd80      	pop	{r7, pc}
 80099a0:	40010000 	.word	0x40010000
 80099a4:	08010c78 	.word	0x08010c78

080099a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b086      	sub	sp, #24
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
 80099b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	6a1b      	ldr	r3, [r3, #32]
 80099b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6a1b      	ldr	r3, [r3, #32]
 80099c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	685b      	ldr	r3, [r3, #4]
 80099c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	69db      	ldr	r3, [r3, #28]
 80099ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80099d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	f023 0303 	bic.w	r3, r3, #3
 80099de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	68fa      	ldr	r2, [r7, #12]
 80099e6:	4313      	orrs	r3, r2
 80099e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80099f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	689b      	ldr	r3, [r3, #8]
 80099f6:	021b      	lsls	r3, r3, #8
 80099f8:	697a      	ldr	r2, [r7, #20]
 80099fa:	4313      	orrs	r3, r2
 80099fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	4a31      	ldr	r2, [pc, #196]	; (8009ac8 <TIM_OC3_SetConfig+0x120>)
 8009a02:	4293      	cmp	r3, r2
 8009a04:	d11a      	bne.n	8009a3c <TIM_OC3_SetConfig+0x94>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	68db      	ldr	r3, [r3, #12]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d008      	beq.n	8009a20 <TIM_OC3_SetConfig+0x78>
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	68db      	ldr	r3, [r3, #12]
 8009a12:	2b08      	cmp	r3, #8
 8009a14:	d004      	beq.n	8009a20 <TIM_OC3_SetConfig+0x78>
 8009a16:	f641 315d 	movw	r1, #7005	; 0x1b5d
 8009a1a:	482c      	ldr	r0, [pc, #176]	; (8009acc <TIM_OC3_SetConfig+0x124>)
 8009a1c:	f7f9 f9ab 	bl	8002d76 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009a20:	697b      	ldr	r3, [r7, #20]
 8009a22:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009a26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	68db      	ldr	r3, [r3, #12]
 8009a2c:	021b      	lsls	r3, r3, #8
 8009a2e:	697a      	ldr	r2, [r7, #20]
 8009a30:	4313      	orrs	r3, r2
 8009a32:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009a34:	697b      	ldr	r3, [r7, #20]
 8009a36:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009a3a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	4a22      	ldr	r2, [pc, #136]	; (8009ac8 <TIM_OC3_SetConfig+0x120>)
 8009a40:	4293      	cmp	r3, r2
 8009a42:	d12f      	bne.n	8009aa4 <TIM_OC3_SetConfig+0xfc>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	699b      	ldr	r3, [r3, #24]
 8009a48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009a4c:	d008      	beq.n	8009a60 <TIM_OC3_SetConfig+0xb8>
 8009a4e:	683b      	ldr	r3, [r7, #0]
 8009a50:	699b      	ldr	r3, [r3, #24]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d004      	beq.n	8009a60 <TIM_OC3_SetConfig+0xb8>
 8009a56:	f641 316a 	movw	r1, #7018	; 0x1b6a
 8009a5a:	481c      	ldr	r0, [pc, #112]	; (8009acc <TIM_OC3_SetConfig+0x124>)
 8009a5c:	f7f9 f98b 	bl	8002d76 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8009a60:	683b      	ldr	r3, [r7, #0]
 8009a62:	695b      	ldr	r3, [r3, #20]
 8009a64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009a68:	d008      	beq.n	8009a7c <TIM_OC3_SetConfig+0xd4>
 8009a6a:	683b      	ldr	r3, [r7, #0]
 8009a6c:	695b      	ldr	r3, [r3, #20]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d004      	beq.n	8009a7c <TIM_OC3_SetConfig+0xd4>
 8009a72:	f641 316b 	movw	r1, #7019	; 0x1b6b
 8009a76:	4815      	ldr	r0, [pc, #84]	; (8009acc <TIM_OC3_SetConfig+0x124>)
 8009a78:	f7f9 f97d 	bl	8002d76 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009a7c:	693b      	ldr	r3, [r7, #16]
 8009a7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009a82:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009a84:	693b      	ldr	r3, [r7, #16]
 8009a86:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009a8a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009a8c:	683b      	ldr	r3, [r7, #0]
 8009a8e:	695b      	ldr	r3, [r3, #20]
 8009a90:	011b      	lsls	r3, r3, #4
 8009a92:	693a      	ldr	r2, [r7, #16]
 8009a94:	4313      	orrs	r3, r2
 8009a96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009a98:	683b      	ldr	r3, [r7, #0]
 8009a9a:	699b      	ldr	r3, [r3, #24]
 8009a9c:	011b      	lsls	r3, r3, #4
 8009a9e:	693a      	ldr	r2, [r7, #16]
 8009aa0:	4313      	orrs	r3, r2
 8009aa2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	693a      	ldr	r2, [r7, #16]
 8009aa8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	68fa      	ldr	r2, [r7, #12]
 8009aae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	685a      	ldr	r2, [r3, #4]
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	697a      	ldr	r2, [r7, #20]
 8009abc:	621a      	str	r2, [r3, #32]
}
 8009abe:	bf00      	nop
 8009ac0:	3718      	adds	r7, #24
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	bd80      	pop	{r7, pc}
 8009ac6:	bf00      	nop
 8009ac8:	40010000 	.word	0x40010000
 8009acc:	08010c78 	.word	0x08010c78

08009ad0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009ad0:	b580      	push	{r7, lr}
 8009ad2:	b086      	sub	sp, #24
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	6078      	str	r0, [r7, #4]
 8009ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	6a1b      	ldr	r3, [r3, #32]
 8009ade:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	6a1b      	ldr	r3, [r3, #32]
 8009aea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	685b      	ldr	r3, [r3, #4]
 8009af0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	69db      	ldr	r3, [r3, #28]
 8009af6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009afe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009b08:	683b      	ldr	r3, [r7, #0]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	021b      	lsls	r3, r3, #8
 8009b0e:	68fa      	ldr	r2, [r7, #12]
 8009b10:	4313      	orrs	r3, r2
 8009b12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009b14:	693b      	ldr	r3, [r7, #16]
 8009b16:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009b1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	689b      	ldr	r3, [r3, #8]
 8009b20:	031b      	lsls	r3, r3, #12
 8009b22:	693a      	ldr	r2, [r7, #16]
 8009b24:	4313      	orrs	r3, r2
 8009b26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	4a16      	ldr	r2, [pc, #88]	; (8009b84 <TIM_OC4_SetConfig+0xb4>)
 8009b2c:	4293      	cmp	r3, r2
 8009b2e:	d117      	bne.n	8009b60 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	695b      	ldr	r3, [r3, #20]
 8009b34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009b38:	d008      	beq.n	8009b4c <TIM_OC4_SetConfig+0x7c>
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	695b      	ldr	r3, [r3, #20]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d004      	beq.n	8009b4c <TIM_OC4_SetConfig+0x7c>
 8009b42:	f641 31a9 	movw	r1, #7081	; 0x1ba9
 8009b46:	4810      	ldr	r0, [pc, #64]	; (8009b88 <TIM_OC4_SetConfig+0xb8>)
 8009b48:	f7f9 f915 	bl	8002d76 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009b4c:	697b      	ldr	r3, [r7, #20]
 8009b4e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009b52:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	695b      	ldr	r3, [r3, #20]
 8009b58:	019b      	lsls	r3, r3, #6
 8009b5a:	697a      	ldr	r2, [r7, #20]
 8009b5c:	4313      	orrs	r3, r2
 8009b5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	697a      	ldr	r2, [r7, #20]
 8009b64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	68fa      	ldr	r2, [r7, #12]
 8009b6a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009b6c:	683b      	ldr	r3, [r7, #0]
 8009b6e:	685a      	ldr	r2, [r3, #4]
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	693a      	ldr	r2, [r7, #16]
 8009b78:	621a      	str	r2, [r3, #32]
}
 8009b7a:	bf00      	nop
 8009b7c:	3718      	adds	r7, #24
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	bd80      	pop	{r7, pc}
 8009b82:	bf00      	nop
 8009b84:	40010000 	.word	0x40010000
 8009b88:	08010c78 	.word	0x08010c78

08009b8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009b8c:	b480      	push	{r7}
 8009b8e:	b087      	sub	sp, #28
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	60f8      	str	r0, [r7, #12]
 8009b94:	60b9      	str	r1, [r7, #8]
 8009b96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	6a1b      	ldr	r3, [r3, #32]
 8009b9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	6a1b      	ldr	r3, [r3, #32]
 8009ba2:	f023 0201 	bic.w	r2, r3, #1
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	699b      	ldr	r3, [r3, #24]
 8009bae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009bb0:	693b      	ldr	r3, [r7, #16]
 8009bb2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009bb6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	011b      	lsls	r3, r3, #4
 8009bbc:	693a      	ldr	r2, [r7, #16]
 8009bbe:	4313      	orrs	r3, r2
 8009bc0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009bc2:	697b      	ldr	r3, [r7, #20]
 8009bc4:	f023 030a 	bic.w	r3, r3, #10
 8009bc8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009bca:	697a      	ldr	r2, [r7, #20]
 8009bcc:	68bb      	ldr	r3, [r7, #8]
 8009bce:	4313      	orrs	r3, r2
 8009bd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	693a      	ldr	r2, [r7, #16]
 8009bd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	697a      	ldr	r2, [r7, #20]
 8009bdc:	621a      	str	r2, [r3, #32]
}
 8009bde:	bf00      	nop
 8009be0:	371c      	adds	r7, #28
 8009be2:	46bd      	mov	sp, r7
 8009be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be8:	4770      	bx	lr

08009bea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009bea:	b480      	push	{r7}
 8009bec:	b087      	sub	sp, #28
 8009bee:	af00      	add	r7, sp, #0
 8009bf0:	60f8      	str	r0, [r7, #12]
 8009bf2:	60b9      	str	r1, [r7, #8]
 8009bf4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	6a1b      	ldr	r3, [r3, #32]
 8009bfa:	f023 0210 	bic.w	r2, r3, #16
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	699b      	ldr	r3, [r3, #24]
 8009c06:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	6a1b      	ldr	r3, [r3, #32]
 8009c0c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009c0e:	697b      	ldr	r3, [r7, #20]
 8009c10:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009c14:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	031b      	lsls	r3, r3, #12
 8009c1a:	697a      	ldr	r2, [r7, #20]
 8009c1c:	4313      	orrs	r3, r2
 8009c1e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009c20:	693b      	ldr	r3, [r7, #16]
 8009c22:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009c26:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009c28:	68bb      	ldr	r3, [r7, #8]
 8009c2a:	011b      	lsls	r3, r3, #4
 8009c2c:	693a      	ldr	r2, [r7, #16]
 8009c2e:	4313      	orrs	r3, r2
 8009c30:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	697a      	ldr	r2, [r7, #20]
 8009c36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	693a      	ldr	r2, [r7, #16]
 8009c3c:	621a      	str	r2, [r3, #32]
}
 8009c3e:	bf00      	nop
 8009c40:	371c      	adds	r7, #28
 8009c42:	46bd      	mov	sp, r7
 8009c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c48:	4770      	bx	lr

08009c4a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009c4a:	b480      	push	{r7}
 8009c4c:	b085      	sub	sp, #20
 8009c4e:	af00      	add	r7, sp, #0
 8009c50:	6078      	str	r0, [r7, #4]
 8009c52:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	689b      	ldr	r3, [r3, #8]
 8009c58:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c60:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009c62:	683a      	ldr	r2, [r7, #0]
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	4313      	orrs	r3, r2
 8009c68:	f043 0307 	orr.w	r3, r3, #7
 8009c6c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	68fa      	ldr	r2, [r7, #12]
 8009c72:	609a      	str	r2, [r3, #8]
}
 8009c74:	bf00      	nop
 8009c76:	3714      	adds	r7, #20
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7e:	4770      	bx	lr

08009c80 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009c80:	b480      	push	{r7}
 8009c82:	b087      	sub	sp, #28
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	60f8      	str	r0, [r7, #12]
 8009c88:	60b9      	str	r1, [r7, #8]
 8009c8a:	607a      	str	r2, [r7, #4]
 8009c8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	689b      	ldr	r3, [r3, #8]
 8009c92:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009c94:	697b      	ldr	r3, [r7, #20]
 8009c96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009c9a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009c9c:	683b      	ldr	r3, [r7, #0]
 8009c9e:	021a      	lsls	r2, r3, #8
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	431a      	orrs	r2, r3
 8009ca4:	68bb      	ldr	r3, [r7, #8]
 8009ca6:	4313      	orrs	r3, r2
 8009ca8:	697a      	ldr	r2, [r7, #20]
 8009caa:	4313      	orrs	r3, r2
 8009cac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	697a      	ldr	r2, [r7, #20]
 8009cb2:	609a      	str	r2, [r3, #8]
}
 8009cb4:	bf00      	nop
 8009cb6:	371c      	adds	r7, #28
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cbe:	4770      	bx	lr

08009cc0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b086      	sub	sp, #24
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	60f8      	str	r0, [r7, #12]
 8009cc8:	60b9      	str	r1, [r7, #8]
 8009cca:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	4a2a      	ldr	r2, [pc, #168]	; (8009d78 <TIM_CCxChannelCmd+0xb8>)
 8009cd0:	4293      	cmp	r3, r2
 8009cd2:	d020      	beq.n	8009d16 <TIM_CCxChannelCmd+0x56>
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009cda:	d01c      	beq.n	8009d16 <TIM_CCxChannelCmd+0x56>
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	4a27      	ldr	r2, [pc, #156]	; (8009d7c <TIM_CCxChannelCmd+0xbc>)
 8009ce0:	4293      	cmp	r3, r2
 8009ce2:	d018      	beq.n	8009d16 <TIM_CCxChannelCmd+0x56>
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	4a26      	ldr	r2, [pc, #152]	; (8009d80 <TIM_CCxChannelCmd+0xc0>)
 8009ce8:	4293      	cmp	r3, r2
 8009cea:	d014      	beq.n	8009d16 <TIM_CCxChannelCmd+0x56>
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	4a25      	ldr	r2, [pc, #148]	; (8009d84 <TIM_CCxChannelCmd+0xc4>)
 8009cf0:	4293      	cmp	r3, r2
 8009cf2:	d010      	beq.n	8009d16 <TIM_CCxChannelCmd+0x56>
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	4a24      	ldr	r2, [pc, #144]	; (8009d88 <TIM_CCxChannelCmd+0xc8>)
 8009cf8:	4293      	cmp	r3, r2
 8009cfa:	d00c      	beq.n	8009d16 <TIM_CCxChannelCmd+0x56>
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	4a23      	ldr	r2, [pc, #140]	; (8009d8c <TIM_CCxChannelCmd+0xcc>)
 8009d00:	4293      	cmp	r3, r2
 8009d02:	d008      	beq.n	8009d16 <TIM_CCxChannelCmd+0x56>
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	4a22      	ldr	r2, [pc, #136]	; (8009d90 <TIM_CCxChannelCmd+0xd0>)
 8009d08:	4293      	cmp	r3, r2
 8009d0a:	d004      	beq.n	8009d16 <TIM_CCxChannelCmd+0x56>
 8009d0c:	f641 5194 	movw	r1, #7572	; 0x1d94
 8009d10:	4820      	ldr	r0, [pc, #128]	; (8009d94 <TIM_CCxChannelCmd+0xd4>)
 8009d12:	f7f9 f830 	bl	8002d76 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 8009d16:	68bb      	ldr	r3, [r7, #8]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d010      	beq.n	8009d3e <TIM_CCxChannelCmd+0x7e>
 8009d1c:	68bb      	ldr	r3, [r7, #8]
 8009d1e:	2b04      	cmp	r3, #4
 8009d20:	d00d      	beq.n	8009d3e <TIM_CCxChannelCmd+0x7e>
 8009d22:	68bb      	ldr	r3, [r7, #8]
 8009d24:	2b08      	cmp	r3, #8
 8009d26:	d00a      	beq.n	8009d3e <TIM_CCxChannelCmd+0x7e>
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	2b0c      	cmp	r3, #12
 8009d2c:	d007      	beq.n	8009d3e <TIM_CCxChannelCmd+0x7e>
 8009d2e:	68bb      	ldr	r3, [r7, #8]
 8009d30:	2b3c      	cmp	r3, #60	; 0x3c
 8009d32:	d004      	beq.n	8009d3e <TIM_CCxChannelCmd+0x7e>
 8009d34:	f641 5195 	movw	r1, #7573	; 0x1d95
 8009d38:	4816      	ldr	r0, [pc, #88]	; (8009d94 <TIM_CCxChannelCmd+0xd4>)
 8009d3a:	f7f9 f81c 	bl	8002d76 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009d3e:	68bb      	ldr	r3, [r7, #8]
 8009d40:	f003 031f 	and.w	r3, r3, #31
 8009d44:	2201      	movs	r2, #1
 8009d46:	fa02 f303 	lsl.w	r3, r2, r3
 8009d4a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	6a1a      	ldr	r2, [r3, #32]
 8009d50:	697b      	ldr	r3, [r7, #20]
 8009d52:	43db      	mvns	r3, r3
 8009d54:	401a      	ands	r2, r3
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	6a1a      	ldr	r2, [r3, #32]
 8009d5e:	68bb      	ldr	r3, [r7, #8]
 8009d60:	f003 031f 	and.w	r3, r3, #31
 8009d64:	6879      	ldr	r1, [r7, #4]
 8009d66:	fa01 f303 	lsl.w	r3, r1, r3
 8009d6a:	431a      	orrs	r2, r3
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	621a      	str	r2, [r3, #32]
}
 8009d70:	bf00      	nop
 8009d72:	3718      	adds	r7, #24
 8009d74:	46bd      	mov	sp, r7
 8009d76:	bd80      	pop	{r7, pc}
 8009d78:	40010000 	.word	0x40010000
 8009d7c:	40000400 	.word	0x40000400
 8009d80:	40000800 	.word	0x40000800
 8009d84:	40000c00 	.word	0x40000c00
 8009d88:	40014000 	.word	0x40014000
 8009d8c:	40014400 	.word	0x40014400
 8009d90:	40014800 	.word	0x40014800
 8009d94:	08010c78 	.word	0x08010c78

08009d98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b084      	sub	sp, #16
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
 8009da0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	4a55      	ldr	r2, [pc, #340]	; (8009efc <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 8009da8:	4293      	cmp	r3, r2
 8009daa:	d018      	beq.n	8009dde <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009db4:	d013      	beq.n	8009dde <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	4a51      	ldr	r2, [pc, #324]	; (8009f00 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8009dbc:	4293      	cmp	r3, r2
 8009dbe:	d00e      	beq.n	8009dde <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	4a4f      	ldr	r2, [pc, #316]	; (8009f04 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8009dc6:	4293      	cmp	r3, r2
 8009dc8:	d009      	beq.n	8009dde <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	4a4e      	ldr	r2, [pc, #312]	; (8009f08 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8009dd0:	4293      	cmp	r3, r2
 8009dd2:	d004      	beq.n	8009dde <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8009dd4:	f240 71b1 	movw	r1, #1969	; 0x7b1
 8009dd8:	484c      	ldr	r0, [pc, #304]	; (8009f0c <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8009dda:	f7f8 ffcc 	bl	8002d76 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8009dde:	683b      	ldr	r3, [r7, #0]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d020      	beq.n	8009e28 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8009de6:	683b      	ldr	r3, [r7, #0]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	2b10      	cmp	r3, #16
 8009dec:	d01c      	beq.n	8009e28 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8009dee:	683b      	ldr	r3, [r7, #0]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	2b20      	cmp	r3, #32
 8009df4:	d018      	beq.n	8009e28 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8009df6:	683b      	ldr	r3, [r7, #0]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	2b30      	cmp	r3, #48	; 0x30
 8009dfc:	d014      	beq.n	8009e28 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8009dfe:	683b      	ldr	r3, [r7, #0]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	2b40      	cmp	r3, #64	; 0x40
 8009e04:	d010      	beq.n	8009e28 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8009e06:	683b      	ldr	r3, [r7, #0]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	2b50      	cmp	r3, #80	; 0x50
 8009e0c:	d00c      	beq.n	8009e28 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8009e0e:	683b      	ldr	r3, [r7, #0]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	2b60      	cmp	r3, #96	; 0x60
 8009e14:	d008      	beq.n	8009e28 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	2b70      	cmp	r3, #112	; 0x70
 8009e1c:	d004      	beq.n	8009e28 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8009e1e:	f240 71b2 	movw	r1, #1970	; 0x7b2
 8009e22:	483a      	ldr	r0, [pc, #232]	; (8009f0c <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8009e24:	f7f8 ffa7 	bl	8002d76 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8009e28:	683b      	ldr	r3, [r7, #0]
 8009e2a:	685b      	ldr	r3, [r3, #4]
 8009e2c:	2b80      	cmp	r3, #128	; 0x80
 8009e2e:	d008      	beq.n	8009e42 <HAL_TIMEx_MasterConfigSynchronization+0xaa>
 8009e30:	683b      	ldr	r3, [r7, #0]
 8009e32:	685b      	ldr	r3, [r3, #4]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d004      	beq.n	8009e42 <HAL_TIMEx_MasterConfigSynchronization+0xaa>
 8009e38:	f240 71b3 	movw	r1, #1971	; 0x7b3
 8009e3c:	4833      	ldr	r0, [pc, #204]	; (8009f0c <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8009e3e:	f7f8 ff9a 	bl	8002d76 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e48:	2b01      	cmp	r3, #1
 8009e4a:	d101      	bne.n	8009e50 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009e4c:	2302      	movs	r3, #2
 8009e4e:	e050      	b.n	8009ef2 <HAL_TIMEx_MasterConfigSynchronization+0x15a>
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	2201      	movs	r2, #1
 8009e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	2202      	movs	r2, #2
 8009e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	685b      	ldr	r3, [r3, #4]
 8009e66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	689b      	ldr	r3, [r3, #8]
 8009e6e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e76:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009e78:	683b      	ldr	r3, [r7, #0]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	68fa      	ldr	r2, [r7, #12]
 8009e7e:	4313      	orrs	r3, r2
 8009e80:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	68fa      	ldr	r2, [r7, #12]
 8009e88:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	4a1b      	ldr	r2, [pc, #108]	; (8009efc <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 8009e90:	4293      	cmp	r3, r2
 8009e92:	d018      	beq.n	8009ec6 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e9c:	d013      	beq.n	8009ec6 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	4a17      	ldr	r2, [pc, #92]	; (8009f00 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8009ea4:	4293      	cmp	r3, r2
 8009ea6:	d00e      	beq.n	8009ec6 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	4a15      	ldr	r2, [pc, #84]	; (8009f04 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8009eae:	4293      	cmp	r3, r2
 8009eb0:	d009      	beq.n	8009ec6 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	4a14      	ldr	r2, [pc, #80]	; (8009f08 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8009eb8:	4293      	cmp	r3, r2
 8009eba:	d004      	beq.n	8009ec6 <HAL_TIMEx_MasterConfigSynchronization+0x12e>
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	4a13      	ldr	r2, [pc, #76]	; (8009f10 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 8009ec2:	4293      	cmp	r3, r2
 8009ec4:	d10c      	bne.n	8009ee0 <HAL_TIMEx_MasterConfigSynchronization+0x148>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009ec6:	68bb      	ldr	r3, [r7, #8]
 8009ec8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009ecc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	685b      	ldr	r3, [r3, #4]
 8009ed2:	68ba      	ldr	r2, [r7, #8]
 8009ed4:	4313      	orrs	r3, r2
 8009ed6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	68ba      	ldr	r2, [r7, #8]
 8009ede:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	2201      	movs	r2, #1
 8009ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	2200      	movs	r2, #0
 8009eec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009ef0:	2300      	movs	r3, #0
}
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	3710      	adds	r7, #16
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	bd80      	pop	{r7, pc}
 8009efa:	bf00      	nop
 8009efc:	40010000 	.word	0x40010000
 8009f00:	40000400 	.word	0x40000400
 8009f04:	40000800 	.word	0x40000800
 8009f08:	40000c00 	.word	0x40000c00
 8009f0c:	08010cb0 	.word	0x08010cb0
 8009f10:	40014000 	.word	0x40014000

08009f14 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b084      	sub	sp, #16
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
 8009f1c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009f1e:	2300      	movs	r3, #0
 8009f20:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	4a5c      	ldr	r2, [pc, #368]	; (800a098 <HAL_TIMEx_ConfigBreakDeadTime+0x184>)
 8009f28:	4293      	cmp	r3, r2
 8009f2a:	d004      	beq.n	8009f36 <HAL_TIMEx_ConfigBreakDeadTime+0x22>
 8009f2c:	f240 71ee 	movw	r1, #2030	; 0x7ee
 8009f30:	485a      	ldr	r0, [pc, #360]	; (800a09c <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8009f32:	f7f8 ff20 	bl	8002d76 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009f3e:	d008      	beq.n	8009f52 <HAL_TIMEx_ConfigBreakDeadTime+0x3e>
 8009f40:	683b      	ldr	r3, [r7, #0]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d004      	beq.n	8009f52 <HAL_TIMEx_ConfigBreakDeadTime+0x3e>
 8009f48:	f240 71ef 	movw	r1, #2031	; 0x7ef
 8009f4c:	4853      	ldr	r0, [pc, #332]	; (800a09c <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8009f4e:	f7f8 ff12 	bl	8002d76 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 8009f52:	683b      	ldr	r3, [r7, #0]
 8009f54:	685b      	ldr	r3, [r3, #4]
 8009f56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f5a:	d008      	beq.n	8009f6e <HAL_TIMEx_ConfigBreakDeadTime+0x5a>
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	685b      	ldr	r3, [r3, #4]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d004      	beq.n	8009f6e <HAL_TIMEx_ConfigBreakDeadTime+0x5a>
 8009f64:	f44f 61fe 	mov.w	r1, #2032	; 0x7f0
 8009f68:	484c      	ldr	r0, [pc, #304]	; (800a09c <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8009f6a:	f7f8 ff04 	bl	8002d76 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	689b      	ldr	r3, [r3, #8]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d013      	beq.n	8009f9e <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 8009f76:	683b      	ldr	r3, [r7, #0]
 8009f78:	689b      	ldr	r3, [r3, #8]
 8009f7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009f7e:	d00e      	beq.n	8009f9e <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 8009f80:	683b      	ldr	r3, [r7, #0]
 8009f82:	689b      	ldr	r3, [r3, #8]
 8009f84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f88:	d009      	beq.n	8009f9e <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 8009f8a:	683b      	ldr	r3, [r7, #0]
 8009f8c:	689b      	ldr	r3, [r3, #8]
 8009f8e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009f92:	d004      	beq.n	8009f9e <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 8009f94:	f240 71f1 	movw	r1, #2033	; 0x7f1
 8009f98:	4840      	ldr	r0, [pc, #256]	; (800a09c <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8009f9a:	f7f8 feec 	bl	8002d76 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 8009f9e:	683b      	ldr	r3, [r7, #0]
 8009fa0:	68db      	ldr	r3, [r3, #12]
 8009fa2:	2bff      	cmp	r3, #255	; 0xff
 8009fa4:	d904      	bls.n	8009fb0 <HAL_TIMEx_ConfigBreakDeadTime+0x9c>
 8009fa6:	f240 71f2 	movw	r1, #2034	; 0x7f2
 8009faa:	483c      	ldr	r0, [pc, #240]	; (800a09c <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8009fac:	f7f8 fee3 	bl	8002d76 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	691b      	ldr	r3, [r3, #16]
 8009fb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009fb8:	d008      	beq.n	8009fcc <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	691b      	ldr	r3, [r3, #16]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d004      	beq.n	8009fcc <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8009fc2:	f240 71f3 	movw	r1, #2035	; 0x7f3
 8009fc6:	4835      	ldr	r0, [pc, #212]	; (800a09c <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8009fc8:	f7f8 fed5 	bl	8002d76 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	695b      	ldr	r3, [r3, #20]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d009      	beq.n	8009fe8 <HAL_TIMEx_ConfigBreakDeadTime+0xd4>
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	695b      	ldr	r3, [r3, #20]
 8009fd8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009fdc:	d004      	beq.n	8009fe8 <HAL_TIMEx_ConfigBreakDeadTime+0xd4>
 8009fde:	f240 71f4 	movw	r1, #2036	; 0x7f4
 8009fe2:	482e      	ldr	r0, [pc, #184]	; (800a09c <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 8009fe4:	f7f8 fec7 	bl	8002d76 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 8009fe8:	683b      	ldr	r3, [r7, #0]
 8009fea:	69db      	ldr	r3, [r3, #28]
 8009fec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009ff0:	d008      	beq.n	800a004 <HAL_TIMEx_ConfigBreakDeadTime+0xf0>
 8009ff2:	683b      	ldr	r3, [r7, #0]
 8009ff4:	69db      	ldr	r3, [r3, #28]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d004      	beq.n	800a004 <HAL_TIMEx_ConfigBreakDeadTime+0xf0>
 8009ffa:	f240 71f5 	movw	r1, #2037	; 0x7f5
 8009ffe:	4827      	ldr	r0, [pc, #156]	; (800a09c <HAL_TIMEx_ConfigBreakDeadTime+0x188>)
 800a000:	f7f8 feb9 	bl	8002d76 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a00a:	2b01      	cmp	r3, #1
 800a00c:	d101      	bne.n	800a012 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
 800a00e:	2302      	movs	r3, #2
 800a010:	e03d      	b.n	800a08e <HAL_TIMEx_ConfigBreakDeadTime+0x17a>
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	2201      	movs	r2, #1
 800a016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a020:	683b      	ldr	r3, [r7, #0]
 800a022:	68db      	ldr	r3, [r3, #12]
 800a024:	4313      	orrs	r3, r2
 800a026:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a02e:	683b      	ldr	r3, [r7, #0]
 800a030:	689b      	ldr	r3, [r3, #8]
 800a032:	4313      	orrs	r3, r2
 800a034:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a03c:	683b      	ldr	r3, [r7, #0]
 800a03e:	685b      	ldr	r3, [r3, #4]
 800a040:	4313      	orrs	r3, r2
 800a042:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a04a:	683b      	ldr	r3, [r7, #0]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	4313      	orrs	r3, r2
 800a050:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	691b      	ldr	r3, [r3, #16]
 800a05c:	4313      	orrs	r3, r2
 800a05e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a066:	683b      	ldr	r3, [r7, #0]
 800a068:	695b      	ldr	r3, [r3, #20]
 800a06a:	4313      	orrs	r3, r2
 800a06c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a074:	683b      	ldr	r3, [r7, #0]
 800a076:	69db      	ldr	r3, [r3, #28]
 800a078:	4313      	orrs	r3, r2
 800a07a:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	68fa      	ldr	r2, [r7, #12]
 800a082:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2200      	movs	r2, #0
 800a088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a08c:	2300      	movs	r3, #0
}
 800a08e:	4618      	mov	r0, r3
 800a090:	3710      	adds	r7, #16
 800a092:	46bd      	mov	sp, r7
 800a094:	bd80      	pop	{r7, pc}
 800a096:	bf00      	nop
 800a098:	40010000 	.word	0x40010000
 800a09c:	08010cb0 	.word	0x08010cb0

0800a0a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a0a0:	b480      	push	{r7}
 800a0a2:	b083      	sub	sp, #12
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a0a8:	bf00      	nop
 800a0aa:	370c      	adds	r7, #12
 800a0ac:	46bd      	mov	sp, r7
 800a0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b2:	4770      	bx	lr

0800a0b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a0b4:	b480      	push	{r7}
 800a0b6:	b083      	sub	sp, #12
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a0bc:	bf00      	nop
 800a0be:	370c      	adds	r7, #12
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c6:	4770      	bx	lr

0800a0c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b082      	sub	sp, #8
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d101      	bne.n	800a0da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a0d6:	2301      	movs	r3, #1
 800a0d8:	e0a0      	b.n	800a21c <HAL_UART_Init+0x154>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	699b      	ldr	r3, [r3, #24]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d02c      	beq.n	800a13c <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	4a4f      	ldr	r2, [pc, #316]	; (800a224 <HAL_UART_Init+0x15c>)
 800a0e8:	4293      	cmp	r3, r2
 800a0ea:	d00e      	beq.n	800a10a <HAL_UART_Init+0x42>
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	4a4d      	ldr	r2, [pc, #308]	; (800a228 <HAL_UART_Init+0x160>)
 800a0f2:	4293      	cmp	r3, r2
 800a0f4:	d009      	beq.n	800a10a <HAL_UART_Init+0x42>
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	4a4c      	ldr	r2, [pc, #304]	; (800a22c <HAL_UART_Init+0x164>)
 800a0fc:	4293      	cmp	r3, r2
 800a0fe:	d004      	beq.n	800a10a <HAL_UART_Init+0x42>
 800a100:	f240 1173 	movw	r1, #371	; 0x173
 800a104:	484a      	ldr	r0, [pc, #296]	; (800a230 <HAL_UART_Init+0x168>)
 800a106:	f7f8 fe36 	bl	8002d76 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	699b      	ldr	r3, [r3, #24]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d028      	beq.n	800a164 <HAL_UART_Init+0x9c>
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	699b      	ldr	r3, [r3, #24]
 800a116:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a11a:	d023      	beq.n	800a164 <HAL_UART_Init+0x9c>
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	699b      	ldr	r3, [r3, #24]
 800a120:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a124:	d01e      	beq.n	800a164 <HAL_UART_Init+0x9c>
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	699b      	ldr	r3, [r3, #24]
 800a12a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a12e:	d019      	beq.n	800a164 <HAL_UART_Init+0x9c>
 800a130:	f44f 71ba 	mov.w	r1, #372	; 0x174
 800a134:	483e      	ldr	r0, [pc, #248]	; (800a230 <HAL_UART_Init+0x168>)
 800a136:	f7f8 fe1e 	bl	8002d76 <assert_failed>
 800a13a:	e013      	b.n	800a164 <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	4a38      	ldr	r2, [pc, #224]	; (800a224 <HAL_UART_Init+0x15c>)
 800a142:	4293      	cmp	r3, r2
 800a144:	d00e      	beq.n	800a164 <HAL_UART_Init+0x9c>
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	4a37      	ldr	r2, [pc, #220]	; (800a228 <HAL_UART_Init+0x160>)
 800a14c:	4293      	cmp	r3, r2
 800a14e:	d009      	beq.n	800a164 <HAL_UART_Init+0x9c>
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	4a35      	ldr	r2, [pc, #212]	; (800a22c <HAL_UART_Init+0x164>)
 800a156:	4293      	cmp	r3, r2
 800a158:	d004      	beq.n	800a164 <HAL_UART_Init+0x9c>
 800a15a:	f44f 71bc 	mov.w	r1, #376	; 0x178
 800a15e:	4834      	ldr	r0, [pc, #208]	; (800a230 <HAL_UART_Init+0x168>)
 800a160:	f7f8 fe09 	bl	8002d76 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	689b      	ldr	r3, [r3, #8]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d009      	beq.n	800a180 <HAL_UART_Init+0xb8>
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	689b      	ldr	r3, [r3, #8]
 800a170:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a174:	d004      	beq.n	800a180 <HAL_UART_Init+0xb8>
 800a176:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 800a17a:	482d      	ldr	r0, [pc, #180]	; (800a230 <HAL_UART_Init+0x168>)
 800a17c:	f7f8 fdfb 	bl	8002d76 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	69db      	ldr	r3, [r3, #28]
 800a184:	2b00      	cmp	r3, #0
 800a186:	d009      	beq.n	800a19c <HAL_UART_Init+0xd4>
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	69db      	ldr	r3, [r3, #28]
 800a18c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a190:	d004      	beq.n	800a19c <HAL_UART_Init+0xd4>
 800a192:	f240 117b 	movw	r1, #379	; 0x17b
 800a196:	4826      	ldr	r0, [pc, #152]	; (800a230 <HAL_UART_Init+0x168>)
 800a198:	f7f8 fded 	bl	8002d76 <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a1a2:	b2db      	uxtb	r3, r3
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d106      	bne.n	800a1b6 <HAL_UART_Init+0xee>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a1b0:	6878      	ldr	r0, [r7, #4]
 800a1b2:	f7f9 f98f 	bl	80034d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	2224      	movs	r2, #36	; 0x24
 800a1ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	68da      	ldr	r2, [r3, #12]
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a1cc:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a1ce:	6878      	ldr	r0, [r7, #4]
 800a1d0:	f000 fe1a 	bl	800ae08 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	691a      	ldr	r2, [r3, #16]
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a1e2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	695a      	ldr	r2, [r3, #20]
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a1f2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	68da      	ldr	r2, [r3, #12]
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a202:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	2200      	movs	r2, #0
 800a208:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	2220      	movs	r2, #32
 800a20e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	2220      	movs	r2, #32
 800a216:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a21a:	2300      	movs	r3, #0
}
 800a21c:	4618      	mov	r0, r3
 800a21e:	3708      	adds	r7, #8
 800a220:	46bd      	mov	sp, r7
 800a222:	bd80      	pop	{r7, pc}
 800a224:	40011000 	.word	0x40011000
 800a228:	40004400 	.word	0x40004400
 800a22c:	40011400 	.word	0x40011400
 800a230:	08010cec 	.word	0x08010cec

0800a234 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a234:	b580      	push	{r7, lr}
 800a236:	b08a      	sub	sp, #40	; 0x28
 800a238:	af02      	add	r7, sp, #8
 800a23a:	60f8      	str	r0, [r7, #12]
 800a23c:	60b9      	str	r1, [r7, #8]
 800a23e:	603b      	str	r3, [r7, #0]
 800a240:	4613      	mov	r3, r2
 800a242:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a244:	2300      	movs	r3, #0
 800a246:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a24e:	b2db      	uxtb	r3, r3
 800a250:	2b20      	cmp	r3, #32
 800a252:	d17c      	bne.n	800a34e <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a254:	68bb      	ldr	r3, [r7, #8]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d002      	beq.n	800a260 <HAL_UART_Transmit+0x2c>
 800a25a:	88fb      	ldrh	r3, [r7, #6]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d101      	bne.n	800a264 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a260:	2301      	movs	r3, #1
 800a262:	e075      	b.n	800a350 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a26a:	2b01      	cmp	r3, #1
 800a26c:	d101      	bne.n	800a272 <HAL_UART_Transmit+0x3e>
 800a26e:	2302      	movs	r3, #2
 800a270:	e06e      	b.n	800a350 <HAL_UART_Transmit+0x11c>
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	2201      	movs	r2, #1
 800a276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	2200      	movs	r2, #0
 800a27e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	2221      	movs	r2, #33	; 0x21
 800a284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a288:	f7fa fb7a 	bl	8004980 <HAL_GetTick>
 800a28c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	88fa      	ldrh	r2, [r7, #6]
 800a292:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	88fa      	ldrh	r2, [r7, #6]
 800a298:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	689b      	ldr	r3, [r3, #8]
 800a29e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a2a2:	d108      	bne.n	800a2b6 <HAL_UART_Transmit+0x82>
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	691b      	ldr	r3, [r3, #16]
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d104      	bne.n	800a2b6 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a2b0:	68bb      	ldr	r3, [r7, #8]
 800a2b2:	61bb      	str	r3, [r7, #24]
 800a2b4:	e003      	b.n	800a2be <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800a2b6:	68bb      	ldr	r3, [r7, #8]
 800a2b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800a2c6:	e02a      	b.n	800a31e <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a2c8:	683b      	ldr	r3, [r7, #0]
 800a2ca:	9300      	str	r3, [sp, #0]
 800a2cc:	697b      	ldr	r3, [r7, #20]
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	2180      	movs	r1, #128	; 0x80
 800a2d2:	68f8      	ldr	r0, [r7, #12]
 800a2d4:	f000 fb52 	bl	800a97c <UART_WaitOnFlagUntilTimeout>
 800a2d8:	4603      	mov	r3, r0
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d001      	beq.n	800a2e2 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800a2de:	2303      	movs	r3, #3
 800a2e0:	e036      	b.n	800a350 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800a2e2:	69fb      	ldr	r3, [r7, #28]
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d10b      	bne.n	800a300 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a2e8:	69bb      	ldr	r3, [r7, #24]
 800a2ea:	881b      	ldrh	r3, [r3, #0]
 800a2ec:	461a      	mov	r2, r3
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a2f6:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a2f8:	69bb      	ldr	r3, [r7, #24]
 800a2fa:	3302      	adds	r3, #2
 800a2fc:	61bb      	str	r3, [r7, #24]
 800a2fe:	e007      	b.n	800a310 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a300:	69fb      	ldr	r3, [r7, #28]
 800a302:	781a      	ldrb	r2, [r3, #0]
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a30a:	69fb      	ldr	r3, [r7, #28]
 800a30c:	3301      	adds	r3, #1
 800a30e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a314:	b29b      	uxth	r3, r3
 800a316:	3b01      	subs	r3, #1
 800a318:	b29a      	uxth	r2, r3
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a322:	b29b      	uxth	r3, r3
 800a324:	2b00      	cmp	r3, #0
 800a326:	d1cf      	bne.n	800a2c8 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a328:	683b      	ldr	r3, [r7, #0]
 800a32a:	9300      	str	r3, [sp, #0]
 800a32c:	697b      	ldr	r3, [r7, #20]
 800a32e:	2200      	movs	r2, #0
 800a330:	2140      	movs	r1, #64	; 0x40
 800a332:	68f8      	ldr	r0, [r7, #12]
 800a334:	f000 fb22 	bl	800a97c <UART_WaitOnFlagUntilTimeout>
 800a338:	4603      	mov	r3, r0
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d001      	beq.n	800a342 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800a33e:	2303      	movs	r3, #3
 800a340:	e006      	b.n	800a350 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	2220      	movs	r2, #32
 800a346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800a34a:	2300      	movs	r3, #0
 800a34c:	e000      	b.n	800a350 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800a34e:	2302      	movs	r3, #2
  }
}
 800a350:	4618      	mov	r0, r3
 800a352:	3720      	adds	r7, #32
 800a354:	46bd      	mov	sp, r7
 800a356:	bd80      	pop	{r7, pc}

0800a358 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b08c      	sub	sp, #48	; 0x30
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	60f8      	str	r0, [r7, #12]
 800a360:	60b9      	str	r1, [r7, #8]
 800a362:	4613      	mov	r3, r2
 800a364:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a36c:	b2db      	uxtb	r3, r3
 800a36e:	2b20      	cmp	r3, #32
 800a370:	d152      	bne.n	800a418 <HAL_UARTEx_ReceiveToIdle_IT+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 800a372:	68bb      	ldr	r3, [r7, #8]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d002      	beq.n	800a37e <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 800a378:	88fb      	ldrh	r3, [r7, #6]
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d101      	bne.n	800a382 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 800a37e:	2301      	movs	r3, #1
 800a380:	e04b      	b.n	800a41a <HAL_UARTEx_ReceiveToIdle_IT+0xc2>
    }

    __HAL_LOCK(huart);
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a388:	2b01      	cmp	r3, #1
 800a38a:	d101      	bne.n	800a390 <HAL_UARTEx_ReceiveToIdle_IT+0x38>
 800a38c:	2302      	movs	r3, #2
 800a38e:	e044      	b.n	800a41a <HAL_UARTEx_ReceiveToIdle_IT+0xc2>
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	2201      	movs	r2, #1
 800a394:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	2201      	movs	r2, #1
 800a39c:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_IT(huart, pData, Size);
 800a39e:	88fb      	ldrh	r3, [r7, #6]
 800a3a0:	461a      	mov	r2, r3
 800a3a2:	68b9      	ldr	r1, [r7, #8]
 800a3a4:	68f8      	ldr	r0, [r7, #12]
 800a3a6:	f000 fb57 	bl	800aa58 <UART_Start_Receive_IT>
 800a3aa:	4603      	mov	r3, r0
 800a3ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800a3b0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d12c      	bne.n	800a412 <HAL_UARTEx_ReceiveToIdle_IT+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3bc:	2b01      	cmp	r3, #1
 800a3be:	d125      	bne.n	800a40c <HAL_UARTEx_ReceiveToIdle_IT+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	613b      	str	r3, [r7, #16]
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	613b      	str	r3, [r7, #16]
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	685b      	ldr	r3, [r3, #4]
 800a3d2:	613b      	str	r3, [r7, #16]
 800a3d4:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	330c      	adds	r3, #12
 800a3dc:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3de:	69bb      	ldr	r3, [r7, #24]
 800a3e0:	e853 3f00 	ldrex	r3, [r3]
 800a3e4:	617b      	str	r3, [r7, #20]
   return(result);
 800a3e6:	697b      	ldr	r3, [r7, #20]
 800a3e8:	f043 0310 	orr.w	r3, r3, #16
 800a3ec:	62bb      	str	r3, [r7, #40]	; 0x28
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	330c      	adds	r3, #12
 800a3f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a3f6:	627a      	str	r2, [r7, #36]	; 0x24
 800a3f8:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3fa:	6a39      	ldr	r1, [r7, #32]
 800a3fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a3fe:	e841 2300 	strex	r3, r2, [r1]
 800a402:	61fb      	str	r3, [r7, #28]
   return(result);
 800a404:	69fb      	ldr	r3, [r7, #28]
 800a406:	2b00      	cmp	r3, #0
 800a408:	d1e5      	bne.n	800a3d6 <HAL_UARTEx_ReceiveToIdle_IT+0x7e>
 800a40a:	e002      	b.n	800a412 <HAL_UARTEx_ReceiveToIdle_IT+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800a40c:	2301      	movs	r3, #1
 800a40e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 800a412:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a416:	e000      	b.n	800a41a <HAL_UARTEx_ReceiveToIdle_IT+0xc2>
  }
  else
  {
    return HAL_BUSY;
 800a418:	2302      	movs	r3, #2
  }
}
 800a41a:	4618      	mov	r0, r3
 800a41c:	3730      	adds	r7, #48	; 0x30
 800a41e:	46bd      	mov	sp, r7
 800a420:	bd80      	pop	{r7, pc}
	...

0800a424 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a424:	b580      	push	{r7, lr}
 800a426:	b0ba      	sub	sp, #232	; 0xe8
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	68db      	ldr	r3, [r3, #12]
 800a43c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	695b      	ldr	r3, [r3, #20]
 800a446:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800a44a:	2300      	movs	r3, #0
 800a44c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800a450:	2300      	movs	r3, #0
 800a452:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a456:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a45a:	f003 030f 	and.w	r3, r3, #15
 800a45e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800a462:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a466:	2b00      	cmp	r3, #0
 800a468:	d10f      	bne.n	800a48a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a46a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a46e:	f003 0320 	and.w	r3, r3, #32
 800a472:	2b00      	cmp	r3, #0
 800a474:	d009      	beq.n	800a48a <HAL_UART_IRQHandler+0x66>
 800a476:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a47a:	f003 0320 	and.w	r3, r3, #32
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d003      	beq.n	800a48a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a482:	6878      	ldr	r0, [r7, #4]
 800a484:	f000 fc05 	bl	800ac92 <UART_Receive_IT>
      return;
 800a488:	e256      	b.n	800a938 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a48a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a48e:	2b00      	cmp	r3, #0
 800a490:	f000 80de 	beq.w	800a650 <HAL_UART_IRQHandler+0x22c>
 800a494:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a498:	f003 0301 	and.w	r3, r3, #1
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d106      	bne.n	800a4ae <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a4a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a4a4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	f000 80d1 	beq.w	800a650 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a4ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a4b2:	f003 0301 	and.w	r3, r3, #1
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d00b      	beq.n	800a4d2 <HAL_UART_IRQHandler+0xae>
 800a4ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a4be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d005      	beq.n	800a4d2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4ca:	f043 0201 	orr.w	r2, r3, #1
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a4d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a4d6:	f003 0304 	and.w	r3, r3, #4
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d00b      	beq.n	800a4f6 <HAL_UART_IRQHandler+0xd2>
 800a4de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a4e2:	f003 0301 	and.w	r3, r3, #1
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d005      	beq.n	800a4f6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4ee:	f043 0202 	orr.w	r2, r3, #2
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a4f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a4fa:	f003 0302 	and.w	r3, r3, #2
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d00b      	beq.n	800a51a <HAL_UART_IRQHandler+0xf6>
 800a502:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a506:	f003 0301 	and.w	r3, r3, #1
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d005      	beq.n	800a51a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a512:	f043 0204 	orr.w	r2, r3, #4
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a51a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a51e:	f003 0308 	and.w	r3, r3, #8
 800a522:	2b00      	cmp	r3, #0
 800a524:	d011      	beq.n	800a54a <HAL_UART_IRQHandler+0x126>
 800a526:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a52a:	f003 0320 	and.w	r3, r3, #32
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d105      	bne.n	800a53e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a532:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a536:	f003 0301 	and.w	r3, r3, #1
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d005      	beq.n	800a54a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a542:	f043 0208 	orr.w	r2, r3, #8
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a54e:	2b00      	cmp	r3, #0
 800a550:	f000 81ed 	beq.w	800a92e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a554:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a558:	f003 0320 	and.w	r3, r3, #32
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d008      	beq.n	800a572 <HAL_UART_IRQHandler+0x14e>
 800a560:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a564:	f003 0320 	and.w	r3, r3, #32
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d002      	beq.n	800a572 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a56c:	6878      	ldr	r0, [r7, #4]
 800a56e:	f000 fb90 	bl	800ac92 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	695b      	ldr	r3, [r3, #20]
 800a578:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a57c:	2b40      	cmp	r3, #64	; 0x40
 800a57e:	bf0c      	ite	eq
 800a580:	2301      	moveq	r3, #1
 800a582:	2300      	movne	r3, #0
 800a584:	b2db      	uxtb	r3, r3
 800a586:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a58e:	f003 0308 	and.w	r3, r3, #8
 800a592:	2b00      	cmp	r3, #0
 800a594:	d103      	bne.n	800a59e <HAL_UART_IRQHandler+0x17a>
 800a596:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d04f      	beq.n	800a63e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a59e:	6878      	ldr	r0, [r7, #4]
 800a5a0:	f000 fa98 	bl	800aad4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	695b      	ldr	r3, [r3, #20]
 800a5aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5ae:	2b40      	cmp	r3, #64	; 0x40
 800a5b0:	d141      	bne.n	800a636 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	3314      	adds	r3, #20
 800a5b8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a5c0:	e853 3f00 	ldrex	r3, [r3]
 800a5c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a5c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a5cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a5d0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	3314      	adds	r3, #20
 800a5da:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a5de:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a5e2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5e6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a5ea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a5ee:	e841 2300 	strex	r3, r2, [r1]
 800a5f2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a5f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d1d9      	bne.n	800a5b2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a602:	2b00      	cmp	r3, #0
 800a604:	d013      	beq.n	800a62e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a60a:	4a7d      	ldr	r2, [pc, #500]	; (800a800 <HAL_UART_IRQHandler+0x3dc>)
 800a60c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a612:	4618      	mov	r0, r3
 800a614:	f7fb f894 	bl	8005740 <HAL_DMA_Abort_IT>
 800a618:	4603      	mov	r3, r0
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d016      	beq.n	800a64c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a622:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a624:	687a      	ldr	r2, [r7, #4]
 800a626:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a628:	4610      	mov	r0, r2
 800a62a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a62c:	e00e      	b.n	800a64c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a62e:	6878      	ldr	r0, [r7, #4]
 800a630:	f000 f99a 	bl	800a968 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a634:	e00a      	b.n	800a64c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a636:	6878      	ldr	r0, [r7, #4]
 800a638:	f000 f996 	bl	800a968 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a63c:	e006      	b.n	800a64c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a63e:	6878      	ldr	r0, [r7, #4]
 800a640:	f000 f992 	bl	800a968 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2200      	movs	r2, #0
 800a648:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800a64a:	e170      	b.n	800a92e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a64c:	bf00      	nop
    return;
 800a64e:	e16e      	b.n	800a92e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a654:	2b01      	cmp	r3, #1
 800a656:	f040 814a 	bne.w	800a8ee <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a65a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a65e:	f003 0310 	and.w	r3, r3, #16
 800a662:	2b00      	cmp	r3, #0
 800a664:	f000 8143 	beq.w	800a8ee <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a668:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a66c:	f003 0310 	and.w	r3, r3, #16
 800a670:	2b00      	cmp	r3, #0
 800a672:	f000 813c 	beq.w	800a8ee <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a676:	2300      	movs	r3, #0
 800a678:	60bb      	str	r3, [r7, #8]
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	60bb      	str	r3, [r7, #8]
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	685b      	ldr	r3, [r3, #4]
 800a688:	60bb      	str	r3, [r7, #8]
 800a68a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	695b      	ldr	r3, [r3, #20]
 800a692:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a696:	2b40      	cmp	r3, #64	; 0x40
 800a698:	f040 80b4 	bne.w	800a804 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	685b      	ldr	r3, [r3, #4]
 800a6a4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a6a8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	f000 8140 	beq.w	800a932 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a6b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a6ba:	429a      	cmp	r2, r3
 800a6bc:	f080 8139 	bcs.w	800a932 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a6c6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6cc:	69db      	ldr	r3, [r3, #28]
 800a6ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a6d2:	f000 8088 	beq.w	800a7e6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	330c      	adds	r3, #12
 800a6dc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a6e4:	e853 3f00 	ldrex	r3, [r3]
 800a6e8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a6ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a6f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a6f4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	330c      	adds	r3, #12
 800a6fe:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800a702:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a706:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a70a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a70e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a712:	e841 2300 	strex	r3, r2, [r1]
 800a716:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a71a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d1d9      	bne.n	800a6d6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	3314      	adds	r3, #20
 800a728:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a72a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a72c:	e853 3f00 	ldrex	r3, [r3]
 800a730:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a732:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a734:	f023 0301 	bic.w	r3, r3, #1
 800a738:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	3314      	adds	r3, #20
 800a742:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a746:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a74a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a74c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a74e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a752:	e841 2300 	strex	r3, r2, [r1]
 800a756:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a758:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d1e1      	bne.n	800a722 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	3314      	adds	r3, #20
 800a764:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a766:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a768:	e853 3f00 	ldrex	r3, [r3]
 800a76c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a76e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a770:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a774:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	3314      	adds	r3, #20
 800a77e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a782:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a784:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a786:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a788:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a78a:	e841 2300 	strex	r3, r2, [r1]
 800a78e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a790:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a792:	2b00      	cmp	r3, #0
 800a794:	d1e3      	bne.n	800a75e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	2220      	movs	r2, #32
 800a79a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	330c      	adds	r3, #12
 800a7aa:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a7ae:	e853 3f00 	ldrex	r3, [r3]
 800a7b2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a7b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a7b6:	f023 0310 	bic.w	r3, r3, #16
 800a7ba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	330c      	adds	r3, #12
 800a7c4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800a7c8:	65ba      	str	r2, [r7, #88]	; 0x58
 800a7ca:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7cc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a7ce:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a7d0:	e841 2300 	strex	r3, r2, [r1]
 800a7d4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a7d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d1e3      	bne.n	800a7a4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	f7fa ff3d 	bl	8005660 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a7ee:	b29b      	uxth	r3, r3
 800a7f0:	1ad3      	subs	r3, r2, r3
 800a7f2:	b29b      	uxth	r3, r3
 800a7f4:	4619      	mov	r1, r3
 800a7f6:	6878      	ldr	r0, [r7, #4]
 800a7f8:	f7f7 fe8e 	bl	8002518 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a7fc:	e099      	b.n	800a932 <HAL_UART_IRQHandler+0x50e>
 800a7fe:	bf00      	nop
 800a800:	0800ab9b 	.word	0x0800ab9b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a80c:	b29b      	uxth	r3, r3
 800a80e:	1ad3      	subs	r3, r2, r3
 800a810:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a818:	b29b      	uxth	r3, r3
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	f000 808b 	beq.w	800a936 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800a820:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a824:	2b00      	cmp	r3, #0
 800a826:	f000 8086 	beq.w	800a936 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	330c      	adds	r3, #12
 800a830:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a832:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a834:	e853 3f00 	ldrex	r3, [r3]
 800a838:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a83a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a83c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a840:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	330c      	adds	r3, #12
 800a84a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a84e:	647a      	str	r2, [r7, #68]	; 0x44
 800a850:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a852:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a854:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a856:	e841 2300 	strex	r3, r2, [r1]
 800a85a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a85c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d1e3      	bne.n	800a82a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	3314      	adds	r3, #20
 800a868:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a86a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a86c:	e853 3f00 	ldrex	r3, [r3]
 800a870:	623b      	str	r3, [r7, #32]
   return(result);
 800a872:	6a3b      	ldr	r3, [r7, #32]
 800a874:	f023 0301 	bic.w	r3, r3, #1
 800a878:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	3314      	adds	r3, #20
 800a882:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a886:	633a      	str	r2, [r7, #48]	; 0x30
 800a888:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a88a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a88c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a88e:	e841 2300 	strex	r3, r2, [r1]
 800a892:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a896:	2b00      	cmp	r3, #0
 800a898:	d1e3      	bne.n	800a862 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2220      	movs	r2, #32
 800a89e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	330c      	adds	r3, #12
 800a8ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8b0:	693b      	ldr	r3, [r7, #16]
 800a8b2:	e853 3f00 	ldrex	r3, [r3]
 800a8b6:	60fb      	str	r3, [r7, #12]
   return(result);
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	f023 0310 	bic.w	r3, r3, #16
 800a8be:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	330c      	adds	r3, #12
 800a8c8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a8cc:	61fa      	str	r2, [r7, #28]
 800a8ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8d0:	69b9      	ldr	r1, [r7, #24]
 800a8d2:	69fa      	ldr	r2, [r7, #28]
 800a8d4:	e841 2300 	strex	r3, r2, [r1]
 800a8d8:	617b      	str	r3, [r7, #20]
   return(result);
 800a8da:	697b      	ldr	r3, [r7, #20]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d1e3      	bne.n	800a8a8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a8e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a8e4:	4619      	mov	r1, r3
 800a8e6:	6878      	ldr	r0, [r7, #4]
 800a8e8:	f7f7 fe16 	bl	8002518 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a8ec:	e023      	b.n	800a936 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a8ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a8f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d009      	beq.n	800a90e <HAL_UART_IRQHandler+0x4ea>
 800a8fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a8fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a902:	2b00      	cmp	r3, #0
 800a904:	d003      	beq.n	800a90e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800a906:	6878      	ldr	r0, [r7, #4]
 800a908:	f000 f95b 	bl	800abc2 <UART_Transmit_IT>
    return;
 800a90c:	e014      	b.n	800a938 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a90e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a912:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a916:	2b00      	cmp	r3, #0
 800a918:	d00e      	beq.n	800a938 <HAL_UART_IRQHandler+0x514>
 800a91a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a91e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a922:	2b00      	cmp	r3, #0
 800a924:	d008      	beq.n	800a938 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800a926:	6878      	ldr	r0, [r7, #4]
 800a928:	f000 f99b 	bl	800ac62 <UART_EndTransmit_IT>
    return;
 800a92c:	e004      	b.n	800a938 <HAL_UART_IRQHandler+0x514>
    return;
 800a92e:	bf00      	nop
 800a930:	e002      	b.n	800a938 <HAL_UART_IRQHandler+0x514>
      return;
 800a932:	bf00      	nop
 800a934:	e000      	b.n	800a938 <HAL_UART_IRQHandler+0x514>
      return;
 800a936:	bf00      	nop
  }
}
 800a938:	37e8      	adds	r7, #232	; 0xe8
 800a93a:	46bd      	mov	sp, r7
 800a93c:	bd80      	pop	{r7, pc}
 800a93e:	bf00      	nop

0800a940 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a940:	b480      	push	{r7}
 800a942:	b083      	sub	sp, #12
 800a944:	af00      	add	r7, sp, #0
 800a946:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a948:	bf00      	nop
 800a94a:	370c      	adds	r7, #12
 800a94c:	46bd      	mov	sp, r7
 800a94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a952:	4770      	bx	lr

0800a954 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a954:	b480      	push	{r7}
 800a956:	b083      	sub	sp, #12
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a95c:	bf00      	nop
 800a95e:	370c      	adds	r7, #12
 800a960:	46bd      	mov	sp, r7
 800a962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a966:	4770      	bx	lr

0800a968 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a968:	b480      	push	{r7}
 800a96a:	b083      	sub	sp, #12
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a970:	bf00      	nop
 800a972:	370c      	adds	r7, #12
 800a974:	46bd      	mov	sp, r7
 800a976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97a:	4770      	bx	lr

0800a97c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a97c:	b580      	push	{r7, lr}
 800a97e:	b090      	sub	sp, #64	; 0x40
 800a980:	af00      	add	r7, sp, #0
 800a982:	60f8      	str	r0, [r7, #12]
 800a984:	60b9      	str	r1, [r7, #8]
 800a986:	603b      	str	r3, [r7, #0]
 800a988:	4613      	mov	r3, r2
 800a98a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a98c:	e050      	b.n	800aa30 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a98e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a990:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a994:	d04c      	beq.n	800aa30 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a996:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d007      	beq.n	800a9ac <UART_WaitOnFlagUntilTimeout+0x30>
 800a99c:	f7f9 fff0 	bl	8004980 <HAL_GetTick>
 800a9a0:	4602      	mov	r2, r0
 800a9a2:	683b      	ldr	r3, [r7, #0]
 800a9a4:	1ad3      	subs	r3, r2, r3
 800a9a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a9a8:	429a      	cmp	r2, r3
 800a9aa:	d241      	bcs.n	800aa30 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	330c      	adds	r3, #12
 800a9b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9b6:	e853 3f00 	ldrex	r3, [r3]
 800a9ba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a9bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9be:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a9c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	330c      	adds	r3, #12
 800a9ca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a9cc:	637a      	str	r2, [r7, #52]	; 0x34
 800a9ce:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9d0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a9d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a9d4:	e841 2300 	strex	r3, r2, [r1]
 800a9d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a9da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d1e5      	bne.n	800a9ac <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	3314      	adds	r3, #20
 800a9e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9e8:	697b      	ldr	r3, [r7, #20]
 800a9ea:	e853 3f00 	ldrex	r3, [r3]
 800a9ee:	613b      	str	r3, [r7, #16]
   return(result);
 800a9f0:	693b      	ldr	r3, [r7, #16]
 800a9f2:	f023 0301 	bic.w	r3, r3, #1
 800a9f6:	63bb      	str	r3, [r7, #56]	; 0x38
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	3314      	adds	r3, #20
 800a9fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aa00:	623a      	str	r2, [r7, #32]
 800aa02:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa04:	69f9      	ldr	r1, [r7, #28]
 800aa06:	6a3a      	ldr	r2, [r7, #32]
 800aa08:	e841 2300 	strex	r3, r2, [r1]
 800aa0c:	61bb      	str	r3, [r7, #24]
   return(result);
 800aa0e:	69bb      	ldr	r3, [r7, #24]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d1e5      	bne.n	800a9e0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	2220      	movs	r2, #32
 800aa18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	2220      	movs	r2, #32
 800aa20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	2200      	movs	r2, #0
 800aa28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800aa2c:	2303      	movs	r3, #3
 800aa2e:	e00f      	b.n	800aa50 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	681a      	ldr	r2, [r3, #0]
 800aa36:	68bb      	ldr	r3, [r7, #8]
 800aa38:	4013      	ands	r3, r2
 800aa3a:	68ba      	ldr	r2, [r7, #8]
 800aa3c:	429a      	cmp	r2, r3
 800aa3e:	bf0c      	ite	eq
 800aa40:	2301      	moveq	r3, #1
 800aa42:	2300      	movne	r3, #0
 800aa44:	b2db      	uxtb	r3, r3
 800aa46:	461a      	mov	r2, r3
 800aa48:	79fb      	ldrb	r3, [r7, #7]
 800aa4a:	429a      	cmp	r2, r3
 800aa4c:	d09f      	beq.n	800a98e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800aa4e:	2300      	movs	r3, #0
}
 800aa50:	4618      	mov	r0, r3
 800aa52:	3740      	adds	r7, #64	; 0x40
 800aa54:	46bd      	mov	sp, r7
 800aa56:	bd80      	pop	{r7, pc}

0800aa58 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aa58:	b480      	push	{r7}
 800aa5a:	b085      	sub	sp, #20
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	60f8      	str	r0, [r7, #12]
 800aa60:	60b9      	str	r1, [r7, #8]
 800aa62:	4613      	mov	r3, r2
 800aa64:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	68ba      	ldr	r2, [r7, #8]
 800aa6a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	88fa      	ldrh	r2, [r7, #6]
 800aa70:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	88fa      	ldrh	r2, [r7, #6]
 800aa76:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	2222      	movs	r2, #34	; 0x22
 800aa82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	2200      	movs	r2, #0
 800aa8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	691b      	ldr	r3, [r3, #16]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d007      	beq.n	800aaa6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	68da      	ldr	r2, [r3, #12]
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800aaa4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	695a      	ldr	r2, [r3, #20]
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	f042 0201 	orr.w	r2, r2, #1
 800aab4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	68da      	ldr	r2, [r3, #12]
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	f042 0220 	orr.w	r2, r2, #32
 800aac4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800aac6:	2300      	movs	r3, #0
}
 800aac8:	4618      	mov	r0, r3
 800aaca:	3714      	adds	r7, #20
 800aacc:	46bd      	mov	sp, r7
 800aace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad2:	4770      	bx	lr

0800aad4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aad4:	b480      	push	{r7}
 800aad6:	b095      	sub	sp, #84	; 0x54
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	330c      	adds	r3, #12
 800aae2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aae4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aae6:	e853 3f00 	ldrex	r3, [r3]
 800aaea:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800aaec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaee:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800aaf2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	330c      	adds	r3, #12
 800aafa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800aafc:	643a      	str	r2, [r7, #64]	; 0x40
 800aafe:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab00:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ab02:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ab04:	e841 2300 	strex	r3, r2, [r1]
 800ab08:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ab0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d1e5      	bne.n	800aadc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	3314      	adds	r3, #20
 800ab16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab18:	6a3b      	ldr	r3, [r7, #32]
 800ab1a:	e853 3f00 	ldrex	r3, [r3]
 800ab1e:	61fb      	str	r3, [r7, #28]
   return(result);
 800ab20:	69fb      	ldr	r3, [r7, #28]
 800ab22:	f023 0301 	bic.w	r3, r3, #1
 800ab26:	64bb      	str	r3, [r7, #72]	; 0x48
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	3314      	adds	r3, #20
 800ab2e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ab30:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ab32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab34:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ab36:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ab38:	e841 2300 	strex	r3, r2, [r1]
 800ab3c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ab3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d1e5      	bne.n	800ab10 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab48:	2b01      	cmp	r3, #1
 800ab4a:	d119      	bne.n	800ab80 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	330c      	adds	r3, #12
 800ab52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	e853 3f00 	ldrex	r3, [r3]
 800ab5a:	60bb      	str	r3, [r7, #8]
   return(result);
 800ab5c:	68bb      	ldr	r3, [r7, #8]
 800ab5e:	f023 0310 	bic.w	r3, r3, #16
 800ab62:	647b      	str	r3, [r7, #68]	; 0x44
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	330c      	adds	r3, #12
 800ab6a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ab6c:	61ba      	str	r2, [r7, #24]
 800ab6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab70:	6979      	ldr	r1, [r7, #20]
 800ab72:	69ba      	ldr	r2, [r7, #24]
 800ab74:	e841 2300 	strex	r3, r2, [r1]
 800ab78:	613b      	str	r3, [r7, #16]
   return(result);
 800ab7a:	693b      	ldr	r3, [r7, #16]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d1e5      	bne.n	800ab4c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	2220      	movs	r2, #32
 800ab84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800ab8e:	bf00      	nop
 800ab90:	3754      	adds	r7, #84	; 0x54
 800ab92:	46bd      	mov	sp, r7
 800ab94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab98:	4770      	bx	lr

0800ab9a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ab9a:	b580      	push	{r7, lr}
 800ab9c:	b084      	sub	sp, #16
 800ab9e:	af00      	add	r7, sp, #0
 800aba0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aba6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	2200      	movs	r2, #0
 800abac:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	2200      	movs	r2, #0
 800abb2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800abb4:	68f8      	ldr	r0, [r7, #12]
 800abb6:	f7ff fed7 	bl	800a968 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800abba:	bf00      	nop
 800abbc:	3710      	adds	r7, #16
 800abbe:	46bd      	mov	sp, r7
 800abc0:	bd80      	pop	{r7, pc}

0800abc2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800abc2:	b480      	push	{r7}
 800abc4:	b085      	sub	sp, #20
 800abc6:	af00      	add	r7, sp, #0
 800abc8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800abd0:	b2db      	uxtb	r3, r3
 800abd2:	2b21      	cmp	r3, #33	; 0x21
 800abd4:	d13e      	bne.n	800ac54 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	689b      	ldr	r3, [r3, #8]
 800abda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800abde:	d114      	bne.n	800ac0a <UART_Transmit_IT+0x48>
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	691b      	ldr	r3, [r3, #16]
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d110      	bne.n	800ac0a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	6a1b      	ldr	r3, [r3, #32]
 800abec:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	881b      	ldrh	r3, [r3, #0]
 800abf2:	461a      	mov	r2, r3
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800abfc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	6a1b      	ldr	r3, [r3, #32]
 800ac02:	1c9a      	adds	r2, r3, #2
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	621a      	str	r2, [r3, #32]
 800ac08:	e008      	b.n	800ac1c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	6a1b      	ldr	r3, [r3, #32]
 800ac0e:	1c59      	adds	r1, r3, #1
 800ac10:	687a      	ldr	r2, [r7, #4]
 800ac12:	6211      	str	r1, [r2, #32]
 800ac14:	781a      	ldrb	r2, [r3, #0]
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ac20:	b29b      	uxth	r3, r3
 800ac22:	3b01      	subs	r3, #1
 800ac24:	b29b      	uxth	r3, r3
 800ac26:	687a      	ldr	r2, [r7, #4]
 800ac28:	4619      	mov	r1, r3
 800ac2a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d10f      	bne.n	800ac50 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	68da      	ldr	r2, [r3, #12]
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ac3e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	68da      	ldr	r2, [r3, #12]
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ac4e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800ac50:	2300      	movs	r3, #0
 800ac52:	e000      	b.n	800ac56 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800ac54:	2302      	movs	r3, #2
  }
}
 800ac56:	4618      	mov	r0, r3
 800ac58:	3714      	adds	r7, #20
 800ac5a:	46bd      	mov	sp, r7
 800ac5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac60:	4770      	bx	lr

0800ac62 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ac62:	b580      	push	{r7, lr}
 800ac64:	b082      	sub	sp, #8
 800ac66:	af00      	add	r7, sp, #0
 800ac68:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	68da      	ldr	r2, [r3, #12]
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ac78:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	2220      	movs	r2, #32
 800ac7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ac82:	6878      	ldr	r0, [r7, #4]
 800ac84:	f7ff fe5c 	bl	800a940 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800ac88:	2300      	movs	r3, #0
}
 800ac8a:	4618      	mov	r0, r3
 800ac8c:	3708      	adds	r7, #8
 800ac8e:	46bd      	mov	sp, r7
 800ac90:	bd80      	pop	{r7, pc}

0800ac92 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ac92:	b580      	push	{r7, lr}
 800ac94:	b08c      	sub	sp, #48	; 0x30
 800ac96:	af00      	add	r7, sp, #0
 800ac98:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800aca0:	b2db      	uxtb	r3, r3
 800aca2:	2b22      	cmp	r3, #34	; 0x22
 800aca4:	f040 80ab 	bne.w	800adfe <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	689b      	ldr	r3, [r3, #8]
 800acac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800acb0:	d117      	bne.n	800ace2 <UART_Receive_IT+0x50>
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	691b      	ldr	r3, [r3, #16]
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d113      	bne.n	800ace2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800acba:	2300      	movs	r3, #0
 800acbc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acc2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	685b      	ldr	r3, [r3, #4]
 800acca:	b29b      	uxth	r3, r3
 800accc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800acd0:	b29a      	uxth	r2, r3
 800acd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acd4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acda:	1c9a      	adds	r2, r3, #2
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	629a      	str	r2, [r3, #40]	; 0x28
 800ace0:	e026      	b.n	800ad30 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ace6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800ace8:	2300      	movs	r3, #0
 800acea:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	689b      	ldr	r3, [r3, #8]
 800acf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800acf4:	d007      	beq.n	800ad06 <UART_Receive_IT+0x74>
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	689b      	ldr	r3, [r3, #8]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d10a      	bne.n	800ad14 <UART_Receive_IT+0x82>
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	691b      	ldr	r3, [r3, #16]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d106      	bne.n	800ad14 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	685b      	ldr	r3, [r3, #4]
 800ad0c:	b2da      	uxtb	r2, r3
 800ad0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad10:	701a      	strb	r2, [r3, #0]
 800ad12:	e008      	b.n	800ad26 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	685b      	ldr	r3, [r3, #4]
 800ad1a:	b2db      	uxtb	r3, r3
 800ad1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad20:	b2da      	uxtb	r2, r3
 800ad22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad24:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad2a:	1c5a      	adds	r2, r3, #1
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ad34:	b29b      	uxth	r3, r3
 800ad36:	3b01      	subs	r3, #1
 800ad38:	b29b      	uxth	r3, r3
 800ad3a:	687a      	ldr	r2, [r7, #4]
 800ad3c:	4619      	mov	r1, r3
 800ad3e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d15a      	bne.n	800adfa <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	68da      	ldr	r2, [r3, #12]
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	f022 0220 	bic.w	r2, r2, #32
 800ad52:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	68da      	ldr	r2, [r3, #12]
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ad62:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	695a      	ldr	r2, [r3, #20]
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	f022 0201 	bic.w	r2, r2, #1
 800ad72:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	2220      	movs	r2, #32
 800ad78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad80:	2b01      	cmp	r3, #1
 800ad82:	d135      	bne.n	800adf0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	2200      	movs	r2, #0
 800ad88:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	330c      	adds	r3, #12
 800ad90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad92:	697b      	ldr	r3, [r7, #20]
 800ad94:	e853 3f00 	ldrex	r3, [r3]
 800ad98:	613b      	str	r3, [r7, #16]
   return(result);
 800ad9a:	693b      	ldr	r3, [r7, #16]
 800ad9c:	f023 0310 	bic.w	r3, r3, #16
 800ada0:	627b      	str	r3, [r7, #36]	; 0x24
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	330c      	adds	r3, #12
 800ada8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800adaa:	623a      	str	r2, [r7, #32]
 800adac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adae:	69f9      	ldr	r1, [r7, #28]
 800adb0:	6a3a      	ldr	r2, [r7, #32]
 800adb2:	e841 2300 	strex	r3, r2, [r1]
 800adb6:	61bb      	str	r3, [r7, #24]
   return(result);
 800adb8:	69bb      	ldr	r3, [r7, #24]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d1e5      	bne.n	800ad8a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	f003 0310 	and.w	r3, r3, #16
 800adc8:	2b10      	cmp	r3, #16
 800adca:	d10a      	bne.n	800ade2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800adcc:	2300      	movs	r3, #0
 800adce:	60fb      	str	r3, [r7, #12]
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	60fb      	str	r3, [r7, #12]
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	685b      	ldr	r3, [r3, #4]
 800adde:	60fb      	str	r3, [r7, #12]
 800ade0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800ade6:	4619      	mov	r1, r3
 800ade8:	6878      	ldr	r0, [r7, #4]
 800adea:	f7f7 fb95 	bl	8002518 <HAL_UARTEx_RxEventCallback>
 800adee:	e002      	b.n	800adf6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800adf0:	6878      	ldr	r0, [r7, #4]
 800adf2:	f7ff fdaf 	bl	800a954 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800adf6:	2300      	movs	r3, #0
 800adf8:	e002      	b.n	800ae00 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800adfa:	2300      	movs	r3, #0
 800adfc:	e000      	b.n	800ae00 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800adfe:	2302      	movs	r3, #2
  }
}
 800ae00:	4618      	mov	r0, r3
 800ae02:	3730      	adds	r7, #48	; 0x30
 800ae04:	46bd      	mov	sp, r7
 800ae06:	bd80      	pop	{r7, pc}

0800ae08 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ae08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ae0c:	b0c0      	sub	sp, #256	; 0x100
 800ae0e:	af00      	add	r7, sp, #0
 800ae10:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800ae14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae18:	685a      	ldr	r2, [r3, #4]
 800ae1a:	4bcf      	ldr	r3, [pc, #828]	; (800b158 <UART_SetConfig+0x350>)
 800ae1c:	429a      	cmp	r2, r3
 800ae1e:	d904      	bls.n	800ae2a <UART_SetConfig+0x22>
 800ae20:	f640 6161 	movw	r1, #3681	; 0xe61
 800ae24:	48cd      	ldr	r0, [pc, #820]	; (800b15c <UART_SetConfig+0x354>)
 800ae26:	f7f7 ffa6 	bl	8002d76 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800ae2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae2e:	68db      	ldr	r3, [r3, #12]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d00a      	beq.n	800ae4a <UART_SetConfig+0x42>
 800ae34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae38:	68db      	ldr	r3, [r3, #12]
 800ae3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ae3e:	d004      	beq.n	800ae4a <UART_SetConfig+0x42>
 800ae40:	f640 6162 	movw	r1, #3682	; 0xe62
 800ae44:	48c5      	ldr	r0, [pc, #788]	; (800b15c <UART_SetConfig+0x354>)
 800ae46:	f7f7 ff96 	bl	8002d76 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800ae4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae4e:	691b      	ldr	r3, [r3, #16]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d010      	beq.n	800ae76 <UART_SetConfig+0x6e>
 800ae54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae58:	691b      	ldr	r3, [r3, #16]
 800ae5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ae5e:	d00a      	beq.n	800ae76 <UART_SetConfig+0x6e>
 800ae60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae64:	691b      	ldr	r3, [r3, #16]
 800ae66:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800ae6a:	d004      	beq.n	800ae76 <UART_SetConfig+0x6e>
 800ae6c:	f640 6163 	movw	r1, #3683	; 0xe63
 800ae70:	48ba      	ldr	r0, [pc, #744]	; (800b15c <UART_SetConfig+0x354>)
 800ae72:	f7f7 ff80 	bl	8002d76 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800ae76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae7a:	695a      	ldr	r2, [r3, #20]
 800ae7c:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 800ae80:	4013      	ands	r3, r2
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d104      	bne.n	800ae90 <UART_SetConfig+0x88>
 800ae86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae8a:	695b      	ldr	r3, [r3, #20]
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d104      	bne.n	800ae9a <UART_SetConfig+0x92>
 800ae90:	f640 6164 	movw	r1, #3684	; 0xe64
 800ae94:	48b1      	ldr	r0, [pc, #708]	; (800b15c <UART_SetConfig+0x354>)
 800ae96:	f7f7 ff6e 	bl	8002d76 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ae9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	691b      	ldr	r3, [r3, #16]
 800aea2:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800aea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aeaa:	68d9      	ldr	r1, [r3, #12]
 800aeac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aeb0:	681a      	ldr	r2, [r3, #0]
 800aeb2:	ea40 0301 	orr.w	r3, r0, r1
 800aeb6:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800aeb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aebc:	689a      	ldr	r2, [r3, #8]
 800aebe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aec2:	691b      	ldr	r3, [r3, #16]
 800aec4:	431a      	orrs	r2, r3
 800aec6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aeca:	695b      	ldr	r3, [r3, #20]
 800aecc:	431a      	orrs	r2, r3
 800aece:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aed2:	69db      	ldr	r3, [r3, #28]
 800aed4:	4313      	orrs	r3, r2
 800aed6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800aeda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	68db      	ldr	r3, [r3, #12]
 800aee2:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800aee6:	f021 010c 	bic.w	r1, r1, #12
 800aeea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aeee:	681a      	ldr	r2, [r3, #0]
 800aef0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800aef4:	430b      	orrs	r3, r1
 800aef6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800aef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	695b      	ldr	r3, [r3, #20]
 800af00:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800af04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af08:	6999      	ldr	r1, [r3, #24]
 800af0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af0e:	681a      	ldr	r2, [r3, #0]
 800af10:	ea40 0301 	orr.w	r3, r0, r1
 800af14:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800af16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af1a:	681a      	ldr	r2, [r3, #0]
 800af1c:	4b90      	ldr	r3, [pc, #576]	; (800b160 <UART_SetConfig+0x358>)
 800af1e:	429a      	cmp	r2, r3
 800af20:	d005      	beq.n	800af2e <UART_SetConfig+0x126>
 800af22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af26:	681a      	ldr	r2, [r3, #0]
 800af28:	4b8e      	ldr	r3, [pc, #568]	; (800b164 <UART_SetConfig+0x35c>)
 800af2a:	429a      	cmp	r2, r3
 800af2c:	d104      	bne.n	800af38 <UART_SetConfig+0x130>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800af2e:	f7fd fa49 	bl	80083c4 <HAL_RCC_GetPCLK2Freq>
 800af32:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800af36:	e003      	b.n	800af40 <UART_SetConfig+0x138>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800af38:	f7fd fa30 	bl	800839c <HAL_RCC_GetPCLK1Freq>
 800af3c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800af40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af44:	69db      	ldr	r3, [r3, #28]
 800af46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800af4a:	f040 810f 	bne.w	800b16c <UART_SetConfig+0x364>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800af4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800af52:	2200      	movs	r2, #0
 800af54:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800af58:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800af5c:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800af60:	4622      	mov	r2, r4
 800af62:	462b      	mov	r3, r5
 800af64:	1891      	adds	r1, r2, r2
 800af66:	65b9      	str	r1, [r7, #88]	; 0x58
 800af68:	415b      	adcs	r3, r3
 800af6a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800af6c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800af70:	4621      	mov	r1, r4
 800af72:	eb12 0801 	adds.w	r8, r2, r1
 800af76:	4629      	mov	r1, r5
 800af78:	eb43 0901 	adc.w	r9, r3, r1
 800af7c:	f04f 0200 	mov.w	r2, #0
 800af80:	f04f 0300 	mov.w	r3, #0
 800af84:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800af88:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800af8c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800af90:	4690      	mov	r8, r2
 800af92:	4699      	mov	r9, r3
 800af94:	4623      	mov	r3, r4
 800af96:	eb18 0303 	adds.w	r3, r8, r3
 800af9a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800af9e:	462b      	mov	r3, r5
 800afa0:	eb49 0303 	adc.w	r3, r9, r3
 800afa4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800afa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800afac:	685b      	ldr	r3, [r3, #4]
 800afae:	2200      	movs	r2, #0
 800afb0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800afb4:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800afb8:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800afbc:	460b      	mov	r3, r1
 800afbe:	18db      	adds	r3, r3, r3
 800afc0:	653b      	str	r3, [r7, #80]	; 0x50
 800afc2:	4613      	mov	r3, r2
 800afc4:	eb42 0303 	adc.w	r3, r2, r3
 800afc8:	657b      	str	r3, [r7, #84]	; 0x54
 800afca:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800afce:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800afd2:	f7f5 fec1 	bl	8000d58 <__aeabi_uldivmod>
 800afd6:	4602      	mov	r2, r0
 800afd8:	460b      	mov	r3, r1
 800afda:	4b63      	ldr	r3, [pc, #396]	; (800b168 <UART_SetConfig+0x360>)
 800afdc:	fba3 2302 	umull	r2, r3, r3, r2
 800afe0:	095b      	lsrs	r3, r3, #5
 800afe2:	011c      	lsls	r4, r3, #4
 800afe4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800afe8:	2200      	movs	r2, #0
 800afea:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800afee:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800aff2:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800aff6:	4642      	mov	r2, r8
 800aff8:	464b      	mov	r3, r9
 800affa:	1891      	adds	r1, r2, r2
 800affc:	64b9      	str	r1, [r7, #72]	; 0x48
 800affe:	415b      	adcs	r3, r3
 800b000:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b002:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b006:	4641      	mov	r1, r8
 800b008:	eb12 0a01 	adds.w	sl, r2, r1
 800b00c:	4649      	mov	r1, r9
 800b00e:	eb43 0b01 	adc.w	fp, r3, r1
 800b012:	f04f 0200 	mov.w	r2, #0
 800b016:	f04f 0300 	mov.w	r3, #0
 800b01a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b01e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b022:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b026:	4692      	mov	sl, r2
 800b028:	469b      	mov	fp, r3
 800b02a:	4643      	mov	r3, r8
 800b02c:	eb1a 0303 	adds.w	r3, sl, r3
 800b030:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b034:	464b      	mov	r3, r9
 800b036:	eb4b 0303 	adc.w	r3, fp, r3
 800b03a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b03e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b042:	685b      	ldr	r3, [r3, #4]
 800b044:	2200      	movs	r2, #0
 800b046:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b04a:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800b04e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b052:	460b      	mov	r3, r1
 800b054:	18db      	adds	r3, r3, r3
 800b056:	643b      	str	r3, [r7, #64]	; 0x40
 800b058:	4613      	mov	r3, r2
 800b05a:	eb42 0303 	adc.w	r3, r2, r3
 800b05e:	647b      	str	r3, [r7, #68]	; 0x44
 800b060:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b064:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800b068:	f7f5 fe76 	bl	8000d58 <__aeabi_uldivmod>
 800b06c:	4602      	mov	r2, r0
 800b06e:	460b      	mov	r3, r1
 800b070:	4611      	mov	r1, r2
 800b072:	4b3d      	ldr	r3, [pc, #244]	; (800b168 <UART_SetConfig+0x360>)
 800b074:	fba3 2301 	umull	r2, r3, r3, r1
 800b078:	095b      	lsrs	r3, r3, #5
 800b07a:	2264      	movs	r2, #100	; 0x64
 800b07c:	fb02 f303 	mul.w	r3, r2, r3
 800b080:	1acb      	subs	r3, r1, r3
 800b082:	00db      	lsls	r3, r3, #3
 800b084:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800b088:	4b37      	ldr	r3, [pc, #220]	; (800b168 <UART_SetConfig+0x360>)
 800b08a:	fba3 2302 	umull	r2, r3, r3, r2
 800b08e:	095b      	lsrs	r3, r3, #5
 800b090:	005b      	lsls	r3, r3, #1
 800b092:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b096:	441c      	add	r4, r3
 800b098:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b09c:	2200      	movs	r2, #0
 800b09e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b0a2:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800b0a6:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800b0aa:	4642      	mov	r2, r8
 800b0ac:	464b      	mov	r3, r9
 800b0ae:	1891      	adds	r1, r2, r2
 800b0b0:	63b9      	str	r1, [r7, #56]	; 0x38
 800b0b2:	415b      	adcs	r3, r3
 800b0b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b0b6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b0ba:	4641      	mov	r1, r8
 800b0bc:	1851      	adds	r1, r2, r1
 800b0be:	6339      	str	r1, [r7, #48]	; 0x30
 800b0c0:	4649      	mov	r1, r9
 800b0c2:	414b      	adcs	r3, r1
 800b0c4:	637b      	str	r3, [r7, #52]	; 0x34
 800b0c6:	f04f 0200 	mov.w	r2, #0
 800b0ca:	f04f 0300 	mov.w	r3, #0
 800b0ce:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800b0d2:	4659      	mov	r1, fp
 800b0d4:	00cb      	lsls	r3, r1, #3
 800b0d6:	4651      	mov	r1, sl
 800b0d8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b0dc:	4651      	mov	r1, sl
 800b0de:	00ca      	lsls	r2, r1, #3
 800b0e0:	4610      	mov	r0, r2
 800b0e2:	4619      	mov	r1, r3
 800b0e4:	4603      	mov	r3, r0
 800b0e6:	4642      	mov	r2, r8
 800b0e8:	189b      	adds	r3, r3, r2
 800b0ea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b0ee:	464b      	mov	r3, r9
 800b0f0:	460a      	mov	r2, r1
 800b0f2:	eb42 0303 	adc.w	r3, r2, r3
 800b0f6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b0fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b0fe:	685b      	ldr	r3, [r3, #4]
 800b100:	2200      	movs	r2, #0
 800b102:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b106:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800b10a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b10e:	460b      	mov	r3, r1
 800b110:	18db      	adds	r3, r3, r3
 800b112:	62bb      	str	r3, [r7, #40]	; 0x28
 800b114:	4613      	mov	r3, r2
 800b116:	eb42 0303 	adc.w	r3, r2, r3
 800b11a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b11c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b120:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b124:	f7f5 fe18 	bl	8000d58 <__aeabi_uldivmod>
 800b128:	4602      	mov	r2, r0
 800b12a:	460b      	mov	r3, r1
 800b12c:	4b0e      	ldr	r3, [pc, #56]	; (800b168 <UART_SetConfig+0x360>)
 800b12e:	fba3 1302 	umull	r1, r3, r3, r2
 800b132:	095b      	lsrs	r3, r3, #5
 800b134:	2164      	movs	r1, #100	; 0x64
 800b136:	fb01 f303 	mul.w	r3, r1, r3
 800b13a:	1ad3      	subs	r3, r2, r3
 800b13c:	00db      	lsls	r3, r3, #3
 800b13e:	3332      	adds	r3, #50	; 0x32
 800b140:	4a09      	ldr	r2, [pc, #36]	; (800b168 <UART_SetConfig+0x360>)
 800b142:	fba2 2303 	umull	r2, r3, r2, r3
 800b146:	095b      	lsrs	r3, r3, #5
 800b148:	f003 0207 	and.w	r2, r3, #7
 800b14c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	4422      	add	r2, r4
 800b154:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b156:	e108      	b.n	800b36a <UART_SetConfig+0x562>
 800b158:	00a037a0 	.word	0x00a037a0
 800b15c:	08010cec 	.word	0x08010cec
 800b160:	40011000 	.word	0x40011000
 800b164:	40011400 	.word	0x40011400
 800b168:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b16c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b170:	2200      	movs	r2, #0
 800b172:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b176:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b17a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800b17e:	4642      	mov	r2, r8
 800b180:	464b      	mov	r3, r9
 800b182:	1891      	adds	r1, r2, r2
 800b184:	6239      	str	r1, [r7, #32]
 800b186:	415b      	adcs	r3, r3
 800b188:	627b      	str	r3, [r7, #36]	; 0x24
 800b18a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b18e:	4641      	mov	r1, r8
 800b190:	1854      	adds	r4, r2, r1
 800b192:	4649      	mov	r1, r9
 800b194:	eb43 0501 	adc.w	r5, r3, r1
 800b198:	f04f 0200 	mov.w	r2, #0
 800b19c:	f04f 0300 	mov.w	r3, #0
 800b1a0:	00eb      	lsls	r3, r5, #3
 800b1a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b1a6:	00e2      	lsls	r2, r4, #3
 800b1a8:	4614      	mov	r4, r2
 800b1aa:	461d      	mov	r5, r3
 800b1ac:	4643      	mov	r3, r8
 800b1ae:	18e3      	adds	r3, r4, r3
 800b1b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b1b4:	464b      	mov	r3, r9
 800b1b6:	eb45 0303 	adc.w	r3, r5, r3
 800b1ba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b1be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b1c2:	685b      	ldr	r3, [r3, #4]
 800b1c4:	2200      	movs	r2, #0
 800b1c6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b1ca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b1ce:	f04f 0200 	mov.w	r2, #0
 800b1d2:	f04f 0300 	mov.w	r3, #0
 800b1d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800b1da:	4629      	mov	r1, r5
 800b1dc:	008b      	lsls	r3, r1, #2
 800b1de:	4621      	mov	r1, r4
 800b1e0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b1e4:	4621      	mov	r1, r4
 800b1e6:	008a      	lsls	r2, r1, #2
 800b1e8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800b1ec:	f7f5 fdb4 	bl	8000d58 <__aeabi_uldivmod>
 800b1f0:	4602      	mov	r2, r0
 800b1f2:	460b      	mov	r3, r1
 800b1f4:	4b60      	ldr	r3, [pc, #384]	; (800b378 <UART_SetConfig+0x570>)
 800b1f6:	fba3 2302 	umull	r2, r3, r3, r2
 800b1fa:	095b      	lsrs	r3, r3, #5
 800b1fc:	011c      	lsls	r4, r3, #4
 800b1fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b202:	2200      	movs	r2, #0
 800b204:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b208:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b20c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800b210:	4642      	mov	r2, r8
 800b212:	464b      	mov	r3, r9
 800b214:	1891      	adds	r1, r2, r2
 800b216:	61b9      	str	r1, [r7, #24]
 800b218:	415b      	adcs	r3, r3
 800b21a:	61fb      	str	r3, [r7, #28]
 800b21c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b220:	4641      	mov	r1, r8
 800b222:	1851      	adds	r1, r2, r1
 800b224:	6139      	str	r1, [r7, #16]
 800b226:	4649      	mov	r1, r9
 800b228:	414b      	adcs	r3, r1
 800b22a:	617b      	str	r3, [r7, #20]
 800b22c:	f04f 0200 	mov.w	r2, #0
 800b230:	f04f 0300 	mov.w	r3, #0
 800b234:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b238:	4659      	mov	r1, fp
 800b23a:	00cb      	lsls	r3, r1, #3
 800b23c:	4651      	mov	r1, sl
 800b23e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b242:	4651      	mov	r1, sl
 800b244:	00ca      	lsls	r2, r1, #3
 800b246:	4610      	mov	r0, r2
 800b248:	4619      	mov	r1, r3
 800b24a:	4603      	mov	r3, r0
 800b24c:	4642      	mov	r2, r8
 800b24e:	189b      	adds	r3, r3, r2
 800b250:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b254:	464b      	mov	r3, r9
 800b256:	460a      	mov	r2, r1
 800b258:	eb42 0303 	adc.w	r3, r2, r3
 800b25c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b264:	685b      	ldr	r3, [r3, #4]
 800b266:	2200      	movs	r2, #0
 800b268:	67bb      	str	r3, [r7, #120]	; 0x78
 800b26a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b26c:	f04f 0200 	mov.w	r2, #0
 800b270:	f04f 0300 	mov.w	r3, #0
 800b274:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800b278:	4649      	mov	r1, r9
 800b27a:	008b      	lsls	r3, r1, #2
 800b27c:	4641      	mov	r1, r8
 800b27e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b282:	4641      	mov	r1, r8
 800b284:	008a      	lsls	r2, r1, #2
 800b286:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800b28a:	f7f5 fd65 	bl	8000d58 <__aeabi_uldivmod>
 800b28e:	4602      	mov	r2, r0
 800b290:	460b      	mov	r3, r1
 800b292:	4b39      	ldr	r3, [pc, #228]	; (800b378 <UART_SetConfig+0x570>)
 800b294:	fba3 1302 	umull	r1, r3, r3, r2
 800b298:	095b      	lsrs	r3, r3, #5
 800b29a:	2164      	movs	r1, #100	; 0x64
 800b29c:	fb01 f303 	mul.w	r3, r1, r3
 800b2a0:	1ad3      	subs	r3, r2, r3
 800b2a2:	011b      	lsls	r3, r3, #4
 800b2a4:	3332      	adds	r3, #50	; 0x32
 800b2a6:	4a34      	ldr	r2, [pc, #208]	; (800b378 <UART_SetConfig+0x570>)
 800b2a8:	fba2 2303 	umull	r2, r3, r2, r3
 800b2ac:	095b      	lsrs	r3, r3, #5
 800b2ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b2b2:	441c      	add	r4, r3
 800b2b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	673b      	str	r3, [r7, #112]	; 0x70
 800b2bc:	677a      	str	r2, [r7, #116]	; 0x74
 800b2be:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800b2c2:	4642      	mov	r2, r8
 800b2c4:	464b      	mov	r3, r9
 800b2c6:	1891      	adds	r1, r2, r2
 800b2c8:	60b9      	str	r1, [r7, #8]
 800b2ca:	415b      	adcs	r3, r3
 800b2cc:	60fb      	str	r3, [r7, #12]
 800b2ce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b2d2:	4641      	mov	r1, r8
 800b2d4:	1851      	adds	r1, r2, r1
 800b2d6:	6039      	str	r1, [r7, #0]
 800b2d8:	4649      	mov	r1, r9
 800b2da:	414b      	adcs	r3, r1
 800b2dc:	607b      	str	r3, [r7, #4]
 800b2de:	f04f 0200 	mov.w	r2, #0
 800b2e2:	f04f 0300 	mov.w	r3, #0
 800b2e6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b2ea:	4659      	mov	r1, fp
 800b2ec:	00cb      	lsls	r3, r1, #3
 800b2ee:	4651      	mov	r1, sl
 800b2f0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b2f4:	4651      	mov	r1, sl
 800b2f6:	00ca      	lsls	r2, r1, #3
 800b2f8:	4610      	mov	r0, r2
 800b2fa:	4619      	mov	r1, r3
 800b2fc:	4603      	mov	r3, r0
 800b2fe:	4642      	mov	r2, r8
 800b300:	189b      	adds	r3, r3, r2
 800b302:	66bb      	str	r3, [r7, #104]	; 0x68
 800b304:	464b      	mov	r3, r9
 800b306:	460a      	mov	r2, r1
 800b308:	eb42 0303 	adc.w	r3, r2, r3
 800b30c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b30e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b312:	685b      	ldr	r3, [r3, #4]
 800b314:	2200      	movs	r2, #0
 800b316:	663b      	str	r3, [r7, #96]	; 0x60
 800b318:	667a      	str	r2, [r7, #100]	; 0x64
 800b31a:	f04f 0200 	mov.w	r2, #0
 800b31e:	f04f 0300 	mov.w	r3, #0
 800b322:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800b326:	4649      	mov	r1, r9
 800b328:	008b      	lsls	r3, r1, #2
 800b32a:	4641      	mov	r1, r8
 800b32c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b330:	4641      	mov	r1, r8
 800b332:	008a      	lsls	r2, r1, #2
 800b334:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800b338:	f7f5 fd0e 	bl	8000d58 <__aeabi_uldivmod>
 800b33c:	4602      	mov	r2, r0
 800b33e:	460b      	mov	r3, r1
 800b340:	4b0d      	ldr	r3, [pc, #52]	; (800b378 <UART_SetConfig+0x570>)
 800b342:	fba3 1302 	umull	r1, r3, r3, r2
 800b346:	095b      	lsrs	r3, r3, #5
 800b348:	2164      	movs	r1, #100	; 0x64
 800b34a:	fb01 f303 	mul.w	r3, r1, r3
 800b34e:	1ad3      	subs	r3, r2, r3
 800b350:	011b      	lsls	r3, r3, #4
 800b352:	3332      	adds	r3, #50	; 0x32
 800b354:	4a08      	ldr	r2, [pc, #32]	; (800b378 <UART_SetConfig+0x570>)
 800b356:	fba2 2303 	umull	r2, r3, r2, r3
 800b35a:	095b      	lsrs	r3, r3, #5
 800b35c:	f003 020f 	and.w	r2, r3, #15
 800b360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	4422      	add	r2, r4
 800b368:	609a      	str	r2, [r3, #8]
}
 800b36a:	bf00      	nop
 800b36c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800b370:	46bd      	mov	sp, r7
 800b372:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b376:	bf00      	nop
 800b378:	51eb851f 	.word	0x51eb851f

0800b37c <atof>:
 800b37c:	2100      	movs	r1, #0
 800b37e:	f001 bd43 	b.w	800ce08 <strtod>
	...

0800b384 <__errno>:
 800b384:	4b01      	ldr	r3, [pc, #4]	; (800b38c <__errno+0x8>)
 800b386:	6818      	ldr	r0, [r3, #0]
 800b388:	4770      	bx	lr
 800b38a:	bf00      	nop
 800b38c:	20000020 	.word	0x20000020

0800b390 <__libc_init_array>:
 800b390:	b570      	push	{r4, r5, r6, lr}
 800b392:	4d0d      	ldr	r5, [pc, #52]	; (800b3c8 <__libc_init_array+0x38>)
 800b394:	4c0d      	ldr	r4, [pc, #52]	; (800b3cc <__libc_init_array+0x3c>)
 800b396:	1b64      	subs	r4, r4, r5
 800b398:	10a4      	asrs	r4, r4, #2
 800b39a:	2600      	movs	r6, #0
 800b39c:	42a6      	cmp	r6, r4
 800b39e:	d109      	bne.n	800b3b4 <__libc_init_array+0x24>
 800b3a0:	4d0b      	ldr	r5, [pc, #44]	; (800b3d0 <__libc_init_array+0x40>)
 800b3a2:	4c0c      	ldr	r4, [pc, #48]	; (800b3d4 <__libc_init_array+0x44>)
 800b3a4:	f005 fae6 	bl	8010974 <_init>
 800b3a8:	1b64      	subs	r4, r4, r5
 800b3aa:	10a4      	asrs	r4, r4, #2
 800b3ac:	2600      	movs	r6, #0
 800b3ae:	42a6      	cmp	r6, r4
 800b3b0:	d105      	bne.n	800b3be <__libc_init_array+0x2e>
 800b3b2:	bd70      	pop	{r4, r5, r6, pc}
 800b3b4:	f855 3b04 	ldr.w	r3, [r5], #4
 800b3b8:	4798      	blx	r3
 800b3ba:	3601      	adds	r6, #1
 800b3bc:	e7ee      	b.n	800b39c <__libc_init_array+0xc>
 800b3be:	f855 3b04 	ldr.w	r3, [r5], #4
 800b3c2:	4798      	blx	r3
 800b3c4:	3601      	adds	r6, #1
 800b3c6:	e7f2      	b.n	800b3ae <__libc_init_array+0x1e>
 800b3c8:	080112b8 	.word	0x080112b8
 800b3cc:	080112b8 	.word	0x080112b8
 800b3d0:	080112b8 	.word	0x080112b8
 800b3d4:	080112bc 	.word	0x080112bc

0800b3d8 <memset>:
 800b3d8:	4402      	add	r2, r0
 800b3da:	4603      	mov	r3, r0
 800b3dc:	4293      	cmp	r3, r2
 800b3de:	d100      	bne.n	800b3e2 <memset+0xa>
 800b3e0:	4770      	bx	lr
 800b3e2:	f803 1b01 	strb.w	r1, [r3], #1
 800b3e6:	e7f9      	b.n	800b3dc <memset+0x4>

0800b3e8 <__cvt>:
 800b3e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b3ec:	ec55 4b10 	vmov	r4, r5, d0
 800b3f0:	2d00      	cmp	r5, #0
 800b3f2:	460e      	mov	r6, r1
 800b3f4:	4619      	mov	r1, r3
 800b3f6:	462b      	mov	r3, r5
 800b3f8:	bfbb      	ittet	lt
 800b3fa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b3fe:	461d      	movlt	r5, r3
 800b400:	2300      	movge	r3, #0
 800b402:	232d      	movlt	r3, #45	; 0x2d
 800b404:	700b      	strb	r3, [r1, #0]
 800b406:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b408:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b40c:	4691      	mov	r9, r2
 800b40e:	f023 0820 	bic.w	r8, r3, #32
 800b412:	bfbc      	itt	lt
 800b414:	4622      	movlt	r2, r4
 800b416:	4614      	movlt	r4, r2
 800b418:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b41c:	d005      	beq.n	800b42a <__cvt+0x42>
 800b41e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b422:	d100      	bne.n	800b426 <__cvt+0x3e>
 800b424:	3601      	adds	r6, #1
 800b426:	2102      	movs	r1, #2
 800b428:	e000      	b.n	800b42c <__cvt+0x44>
 800b42a:	2103      	movs	r1, #3
 800b42c:	ab03      	add	r3, sp, #12
 800b42e:	9301      	str	r3, [sp, #4]
 800b430:	ab02      	add	r3, sp, #8
 800b432:	9300      	str	r3, [sp, #0]
 800b434:	ec45 4b10 	vmov	d0, r4, r5
 800b438:	4653      	mov	r3, sl
 800b43a:	4632      	mov	r2, r6
 800b43c:	f001 fe7c 	bl	800d138 <_dtoa_r>
 800b440:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b444:	4607      	mov	r7, r0
 800b446:	d102      	bne.n	800b44e <__cvt+0x66>
 800b448:	f019 0f01 	tst.w	r9, #1
 800b44c:	d022      	beq.n	800b494 <__cvt+0xac>
 800b44e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b452:	eb07 0906 	add.w	r9, r7, r6
 800b456:	d110      	bne.n	800b47a <__cvt+0x92>
 800b458:	783b      	ldrb	r3, [r7, #0]
 800b45a:	2b30      	cmp	r3, #48	; 0x30
 800b45c:	d10a      	bne.n	800b474 <__cvt+0x8c>
 800b45e:	2200      	movs	r2, #0
 800b460:	2300      	movs	r3, #0
 800b462:	4620      	mov	r0, r4
 800b464:	4629      	mov	r1, r5
 800b466:	f7f5 fb47 	bl	8000af8 <__aeabi_dcmpeq>
 800b46a:	b918      	cbnz	r0, 800b474 <__cvt+0x8c>
 800b46c:	f1c6 0601 	rsb	r6, r6, #1
 800b470:	f8ca 6000 	str.w	r6, [sl]
 800b474:	f8da 3000 	ldr.w	r3, [sl]
 800b478:	4499      	add	r9, r3
 800b47a:	2200      	movs	r2, #0
 800b47c:	2300      	movs	r3, #0
 800b47e:	4620      	mov	r0, r4
 800b480:	4629      	mov	r1, r5
 800b482:	f7f5 fb39 	bl	8000af8 <__aeabi_dcmpeq>
 800b486:	b108      	cbz	r0, 800b48c <__cvt+0xa4>
 800b488:	f8cd 900c 	str.w	r9, [sp, #12]
 800b48c:	2230      	movs	r2, #48	; 0x30
 800b48e:	9b03      	ldr	r3, [sp, #12]
 800b490:	454b      	cmp	r3, r9
 800b492:	d307      	bcc.n	800b4a4 <__cvt+0xbc>
 800b494:	9b03      	ldr	r3, [sp, #12]
 800b496:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b498:	1bdb      	subs	r3, r3, r7
 800b49a:	4638      	mov	r0, r7
 800b49c:	6013      	str	r3, [r2, #0]
 800b49e:	b004      	add	sp, #16
 800b4a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4a4:	1c59      	adds	r1, r3, #1
 800b4a6:	9103      	str	r1, [sp, #12]
 800b4a8:	701a      	strb	r2, [r3, #0]
 800b4aa:	e7f0      	b.n	800b48e <__cvt+0xa6>

0800b4ac <__exponent>:
 800b4ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b4ae:	4603      	mov	r3, r0
 800b4b0:	2900      	cmp	r1, #0
 800b4b2:	bfb8      	it	lt
 800b4b4:	4249      	neglt	r1, r1
 800b4b6:	f803 2b02 	strb.w	r2, [r3], #2
 800b4ba:	bfb4      	ite	lt
 800b4bc:	222d      	movlt	r2, #45	; 0x2d
 800b4be:	222b      	movge	r2, #43	; 0x2b
 800b4c0:	2909      	cmp	r1, #9
 800b4c2:	7042      	strb	r2, [r0, #1]
 800b4c4:	dd2a      	ble.n	800b51c <__exponent+0x70>
 800b4c6:	f10d 0407 	add.w	r4, sp, #7
 800b4ca:	46a4      	mov	ip, r4
 800b4cc:	270a      	movs	r7, #10
 800b4ce:	46a6      	mov	lr, r4
 800b4d0:	460a      	mov	r2, r1
 800b4d2:	fb91 f6f7 	sdiv	r6, r1, r7
 800b4d6:	fb07 1516 	mls	r5, r7, r6, r1
 800b4da:	3530      	adds	r5, #48	; 0x30
 800b4dc:	2a63      	cmp	r2, #99	; 0x63
 800b4de:	f104 34ff 	add.w	r4, r4, #4294967295
 800b4e2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b4e6:	4631      	mov	r1, r6
 800b4e8:	dcf1      	bgt.n	800b4ce <__exponent+0x22>
 800b4ea:	3130      	adds	r1, #48	; 0x30
 800b4ec:	f1ae 0502 	sub.w	r5, lr, #2
 800b4f0:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b4f4:	1c44      	adds	r4, r0, #1
 800b4f6:	4629      	mov	r1, r5
 800b4f8:	4561      	cmp	r1, ip
 800b4fa:	d30a      	bcc.n	800b512 <__exponent+0x66>
 800b4fc:	f10d 0209 	add.w	r2, sp, #9
 800b500:	eba2 020e 	sub.w	r2, r2, lr
 800b504:	4565      	cmp	r5, ip
 800b506:	bf88      	it	hi
 800b508:	2200      	movhi	r2, #0
 800b50a:	4413      	add	r3, r2
 800b50c:	1a18      	subs	r0, r3, r0
 800b50e:	b003      	add	sp, #12
 800b510:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b512:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b516:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b51a:	e7ed      	b.n	800b4f8 <__exponent+0x4c>
 800b51c:	2330      	movs	r3, #48	; 0x30
 800b51e:	3130      	adds	r1, #48	; 0x30
 800b520:	7083      	strb	r3, [r0, #2]
 800b522:	70c1      	strb	r1, [r0, #3]
 800b524:	1d03      	adds	r3, r0, #4
 800b526:	e7f1      	b.n	800b50c <__exponent+0x60>

0800b528 <_printf_float>:
 800b528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b52c:	ed2d 8b02 	vpush	{d8}
 800b530:	b08d      	sub	sp, #52	; 0x34
 800b532:	460c      	mov	r4, r1
 800b534:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b538:	4616      	mov	r6, r2
 800b53a:	461f      	mov	r7, r3
 800b53c:	4605      	mov	r5, r0
 800b53e:	f002 ff6b 	bl	800e418 <_localeconv_r>
 800b542:	f8d0 a000 	ldr.w	sl, [r0]
 800b546:	4650      	mov	r0, sl
 800b548:	f7f4 fe54 	bl	80001f4 <strlen>
 800b54c:	2300      	movs	r3, #0
 800b54e:	930a      	str	r3, [sp, #40]	; 0x28
 800b550:	6823      	ldr	r3, [r4, #0]
 800b552:	9305      	str	r3, [sp, #20]
 800b554:	f8d8 3000 	ldr.w	r3, [r8]
 800b558:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b55c:	3307      	adds	r3, #7
 800b55e:	f023 0307 	bic.w	r3, r3, #7
 800b562:	f103 0208 	add.w	r2, r3, #8
 800b566:	f8c8 2000 	str.w	r2, [r8]
 800b56a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b56e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b572:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b576:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b57a:	9307      	str	r3, [sp, #28]
 800b57c:	f8cd 8018 	str.w	r8, [sp, #24]
 800b580:	ee08 0a10 	vmov	s16, r0
 800b584:	4b9f      	ldr	r3, [pc, #636]	; (800b804 <_printf_float+0x2dc>)
 800b586:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b58a:	f04f 32ff 	mov.w	r2, #4294967295
 800b58e:	f7f5 fae5 	bl	8000b5c <__aeabi_dcmpun>
 800b592:	bb88      	cbnz	r0, 800b5f8 <_printf_float+0xd0>
 800b594:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b598:	4b9a      	ldr	r3, [pc, #616]	; (800b804 <_printf_float+0x2dc>)
 800b59a:	f04f 32ff 	mov.w	r2, #4294967295
 800b59e:	f7f5 fabf 	bl	8000b20 <__aeabi_dcmple>
 800b5a2:	bb48      	cbnz	r0, 800b5f8 <_printf_float+0xd0>
 800b5a4:	2200      	movs	r2, #0
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	4640      	mov	r0, r8
 800b5aa:	4649      	mov	r1, r9
 800b5ac:	f7f5 faae 	bl	8000b0c <__aeabi_dcmplt>
 800b5b0:	b110      	cbz	r0, 800b5b8 <_printf_float+0x90>
 800b5b2:	232d      	movs	r3, #45	; 0x2d
 800b5b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b5b8:	4b93      	ldr	r3, [pc, #588]	; (800b808 <_printf_float+0x2e0>)
 800b5ba:	4894      	ldr	r0, [pc, #592]	; (800b80c <_printf_float+0x2e4>)
 800b5bc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b5c0:	bf94      	ite	ls
 800b5c2:	4698      	movls	r8, r3
 800b5c4:	4680      	movhi	r8, r0
 800b5c6:	2303      	movs	r3, #3
 800b5c8:	6123      	str	r3, [r4, #16]
 800b5ca:	9b05      	ldr	r3, [sp, #20]
 800b5cc:	f023 0204 	bic.w	r2, r3, #4
 800b5d0:	6022      	str	r2, [r4, #0]
 800b5d2:	f04f 0900 	mov.w	r9, #0
 800b5d6:	9700      	str	r7, [sp, #0]
 800b5d8:	4633      	mov	r3, r6
 800b5da:	aa0b      	add	r2, sp, #44	; 0x2c
 800b5dc:	4621      	mov	r1, r4
 800b5de:	4628      	mov	r0, r5
 800b5e0:	f000 f9d8 	bl	800b994 <_printf_common>
 800b5e4:	3001      	adds	r0, #1
 800b5e6:	f040 8090 	bne.w	800b70a <_printf_float+0x1e2>
 800b5ea:	f04f 30ff 	mov.w	r0, #4294967295
 800b5ee:	b00d      	add	sp, #52	; 0x34
 800b5f0:	ecbd 8b02 	vpop	{d8}
 800b5f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5f8:	4642      	mov	r2, r8
 800b5fa:	464b      	mov	r3, r9
 800b5fc:	4640      	mov	r0, r8
 800b5fe:	4649      	mov	r1, r9
 800b600:	f7f5 faac 	bl	8000b5c <__aeabi_dcmpun>
 800b604:	b140      	cbz	r0, 800b618 <_printf_float+0xf0>
 800b606:	464b      	mov	r3, r9
 800b608:	2b00      	cmp	r3, #0
 800b60a:	bfbc      	itt	lt
 800b60c:	232d      	movlt	r3, #45	; 0x2d
 800b60e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b612:	487f      	ldr	r0, [pc, #508]	; (800b810 <_printf_float+0x2e8>)
 800b614:	4b7f      	ldr	r3, [pc, #508]	; (800b814 <_printf_float+0x2ec>)
 800b616:	e7d1      	b.n	800b5bc <_printf_float+0x94>
 800b618:	6863      	ldr	r3, [r4, #4]
 800b61a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b61e:	9206      	str	r2, [sp, #24]
 800b620:	1c5a      	adds	r2, r3, #1
 800b622:	d13f      	bne.n	800b6a4 <_printf_float+0x17c>
 800b624:	2306      	movs	r3, #6
 800b626:	6063      	str	r3, [r4, #4]
 800b628:	9b05      	ldr	r3, [sp, #20]
 800b62a:	6861      	ldr	r1, [r4, #4]
 800b62c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b630:	2300      	movs	r3, #0
 800b632:	9303      	str	r3, [sp, #12]
 800b634:	ab0a      	add	r3, sp, #40	; 0x28
 800b636:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b63a:	ab09      	add	r3, sp, #36	; 0x24
 800b63c:	ec49 8b10 	vmov	d0, r8, r9
 800b640:	9300      	str	r3, [sp, #0]
 800b642:	6022      	str	r2, [r4, #0]
 800b644:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b648:	4628      	mov	r0, r5
 800b64a:	f7ff fecd 	bl	800b3e8 <__cvt>
 800b64e:	9b06      	ldr	r3, [sp, #24]
 800b650:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b652:	2b47      	cmp	r3, #71	; 0x47
 800b654:	4680      	mov	r8, r0
 800b656:	d108      	bne.n	800b66a <_printf_float+0x142>
 800b658:	1cc8      	adds	r0, r1, #3
 800b65a:	db02      	blt.n	800b662 <_printf_float+0x13a>
 800b65c:	6863      	ldr	r3, [r4, #4]
 800b65e:	4299      	cmp	r1, r3
 800b660:	dd41      	ble.n	800b6e6 <_printf_float+0x1be>
 800b662:	f1ab 0b02 	sub.w	fp, fp, #2
 800b666:	fa5f fb8b 	uxtb.w	fp, fp
 800b66a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b66e:	d820      	bhi.n	800b6b2 <_printf_float+0x18a>
 800b670:	3901      	subs	r1, #1
 800b672:	465a      	mov	r2, fp
 800b674:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b678:	9109      	str	r1, [sp, #36]	; 0x24
 800b67a:	f7ff ff17 	bl	800b4ac <__exponent>
 800b67e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b680:	1813      	adds	r3, r2, r0
 800b682:	2a01      	cmp	r2, #1
 800b684:	4681      	mov	r9, r0
 800b686:	6123      	str	r3, [r4, #16]
 800b688:	dc02      	bgt.n	800b690 <_printf_float+0x168>
 800b68a:	6822      	ldr	r2, [r4, #0]
 800b68c:	07d2      	lsls	r2, r2, #31
 800b68e:	d501      	bpl.n	800b694 <_printf_float+0x16c>
 800b690:	3301      	adds	r3, #1
 800b692:	6123      	str	r3, [r4, #16]
 800b694:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d09c      	beq.n	800b5d6 <_printf_float+0xae>
 800b69c:	232d      	movs	r3, #45	; 0x2d
 800b69e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b6a2:	e798      	b.n	800b5d6 <_printf_float+0xae>
 800b6a4:	9a06      	ldr	r2, [sp, #24]
 800b6a6:	2a47      	cmp	r2, #71	; 0x47
 800b6a8:	d1be      	bne.n	800b628 <_printf_float+0x100>
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d1bc      	bne.n	800b628 <_printf_float+0x100>
 800b6ae:	2301      	movs	r3, #1
 800b6b0:	e7b9      	b.n	800b626 <_printf_float+0xfe>
 800b6b2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b6b6:	d118      	bne.n	800b6ea <_printf_float+0x1c2>
 800b6b8:	2900      	cmp	r1, #0
 800b6ba:	6863      	ldr	r3, [r4, #4]
 800b6bc:	dd0b      	ble.n	800b6d6 <_printf_float+0x1ae>
 800b6be:	6121      	str	r1, [r4, #16]
 800b6c0:	b913      	cbnz	r3, 800b6c8 <_printf_float+0x1a0>
 800b6c2:	6822      	ldr	r2, [r4, #0]
 800b6c4:	07d0      	lsls	r0, r2, #31
 800b6c6:	d502      	bpl.n	800b6ce <_printf_float+0x1a6>
 800b6c8:	3301      	adds	r3, #1
 800b6ca:	440b      	add	r3, r1
 800b6cc:	6123      	str	r3, [r4, #16]
 800b6ce:	65a1      	str	r1, [r4, #88]	; 0x58
 800b6d0:	f04f 0900 	mov.w	r9, #0
 800b6d4:	e7de      	b.n	800b694 <_printf_float+0x16c>
 800b6d6:	b913      	cbnz	r3, 800b6de <_printf_float+0x1b6>
 800b6d8:	6822      	ldr	r2, [r4, #0]
 800b6da:	07d2      	lsls	r2, r2, #31
 800b6dc:	d501      	bpl.n	800b6e2 <_printf_float+0x1ba>
 800b6de:	3302      	adds	r3, #2
 800b6e0:	e7f4      	b.n	800b6cc <_printf_float+0x1a4>
 800b6e2:	2301      	movs	r3, #1
 800b6e4:	e7f2      	b.n	800b6cc <_printf_float+0x1a4>
 800b6e6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b6ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6ec:	4299      	cmp	r1, r3
 800b6ee:	db05      	blt.n	800b6fc <_printf_float+0x1d4>
 800b6f0:	6823      	ldr	r3, [r4, #0]
 800b6f2:	6121      	str	r1, [r4, #16]
 800b6f4:	07d8      	lsls	r0, r3, #31
 800b6f6:	d5ea      	bpl.n	800b6ce <_printf_float+0x1a6>
 800b6f8:	1c4b      	adds	r3, r1, #1
 800b6fa:	e7e7      	b.n	800b6cc <_printf_float+0x1a4>
 800b6fc:	2900      	cmp	r1, #0
 800b6fe:	bfd4      	ite	le
 800b700:	f1c1 0202 	rsble	r2, r1, #2
 800b704:	2201      	movgt	r2, #1
 800b706:	4413      	add	r3, r2
 800b708:	e7e0      	b.n	800b6cc <_printf_float+0x1a4>
 800b70a:	6823      	ldr	r3, [r4, #0]
 800b70c:	055a      	lsls	r2, r3, #21
 800b70e:	d407      	bmi.n	800b720 <_printf_float+0x1f8>
 800b710:	6923      	ldr	r3, [r4, #16]
 800b712:	4642      	mov	r2, r8
 800b714:	4631      	mov	r1, r6
 800b716:	4628      	mov	r0, r5
 800b718:	47b8      	blx	r7
 800b71a:	3001      	adds	r0, #1
 800b71c:	d12c      	bne.n	800b778 <_printf_float+0x250>
 800b71e:	e764      	b.n	800b5ea <_printf_float+0xc2>
 800b720:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b724:	f240 80e0 	bls.w	800b8e8 <_printf_float+0x3c0>
 800b728:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b72c:	2200      	movs	r2, #0
 800b72e:	2300      	movs	r3, #0
 800b730:	f7f5 f9e2 	bl	8000af8 <__aeabi_dcmpeq>
 800b734:	2800      	cmp	r0, #0
 800b736:	d034      	beq.n	800b7a2 <_printf_float+0x27a>
 800b738:	4a37      	ldr	r2, [pc, #220]	; (800b818 <_printf_float+0x2f0>)
 800b73a:	2301      	movs	r3, #1
 800b73c:	4631      	mov	r1, r6
 800b73e:	4628      	mov	r0, r5
 800b740:	47b8      	blx	r7
 800b742:	3001      	adds	r0, #1
 800b744:	f43f af51 	beq.w	800b5ea <_printf_float+0xc2>
 800b748:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b74c:	429a      	cmp	r2, r3
 800b74e:	db02      	blt.n	800b756 <_printf_float+0x22e>
 800b750:	6823      	ldr	r3, [r4, #0]
 800b752:	07d8      	lsls	r0, r3, #31
 800b754:	d510      	bpl.n	800b778 <_printf_float+0x250>
 800b756:	ee18 3a10 	vmov	r3, s16
 800b75a:	4652      	mov	r2, sl
 800b75c:	4631      	mov	r1, r6
 800b75e:	4628      	mov	r0, r5
 800b760:	47b8      	blx	r7
 800b762:	3001      	adds	r0, #1
 800b764:	f43f af41 	beq.w	800b5ea <_printf_float+0xc2>
 800b768:	f04f 0800 	mov.w	r8, #0
 800b76c:	f104 091a 	add.w	r9, r4, #26
 800b770:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b772:	3b01      	subs	r3, #1
 800b774:	4543      	cmp	r3, r8
 800b776:	dc09      	bgt.n	800b78c <_printf_float+0x264>
 800b778:	6823      	ldr	r3, [r4, #0]
 800b77a:	079b      	lsls	r3, r3, #30
 800b77c:	f100 8105 	bmi.w	800b98a <_printf_float+0x462>
 800b780:	68e0      	ldr	r0, [r4, #12]
 800b782:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b784:	4298      	cmp	r0, r3
 800b786:	bfb8      	it	lt
 800b788:	4618      	movlt	r0, r3
 800b78a:	e730      	b.n	800b5ee <_printf_float+0xc6>
 800b78c:	2301      	movs	r3, #1
 800b78e:	464a      	mov	r2, r9
 800b790:	4631      	mov	r1, r6
 800b792:	4628      	mov	r0, r5
 800b794:	47b8      	blx	r7
 800b796:	3001      	adds	r0, #1
 800b798:	f43f af27 	beq.w	800b5ea <_printf_float+0xc2>
 800b79c:	f108 0801 	add.w	r8, r8, #1
 800b7a0:	e7e6      	b.n	800b770 <_printf_float+0x248>
 800b7a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	dc39      	bgt.n	800b81c <_printf_float+0x2f4>
 800b7a8:	4a1b      	ldr	r2, [pc, #108]	; (800b818 <_printf_float+0x2f0>)
 800b7aa:	2301      	movs	r3, #1
 800b7ac:	4631      	mov	r1, r6
 800b7ae:	4628      	mov	r0, r5
 800b7b0:	47b8      	blx	r7
 800b7b2:	3001      	adds	r0, #1
 800b7b4:	f43f af19 	beq.w	800b5ea <_printf_float+0xc2>
 800b7b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b7bc:	4313      	orrs	r3, r2
 800b7be:	d102      	bne.n	800b7c6 <_printf_float+0x29e>
 800b7c0:	6823      	ldr	r3, [r4, #0]
 800b7c2:	07d9      	lsls	r1, r3, #31
 800b7c4:	d5d8      	bpl.n	800b778 <_printf_float+0x250>
 800b7c6:	ee18 3a10 	vmov	r3, s16
 800b7ca:	4652      	mov	r2, sl
 800b7cc:	4631      	mov	r1, r6
 800b7ce:	4628      	mov	r0, r5
 800b7d0:	47b8      	blx	r7
 800b7d2:	3001      	adds	r0, #1
 800b7d4:	f43f af09 	beq.w	800b5ea <_printf_float+0xc2>
 800b7d8:	f04f 0900 	mov.w	r9, #0
 800b7dc:	f104 0a1a 	add.w	sl, r4, #26
 800b7e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7e2:	425b      	negs	r3, r3
 800b7e4:	454b      	cmp	r3, r9
 800b7e6:	dc01      	bgt.n	800b7ec <_printf_float+0x2c4>
 800b7e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7ea:	e792      	b.n	800b712 <_printf_float+0x1ea>
 800b7ec:	2301      	movs	r3, #1
 800b7ee:	4652      	mov	r2, sl
 800b7f0:	4631      	mov	r1, r6
 800b7f2:	4628      	mov	r0, r5
 800b7f4:	47b8      	blx	r7
 800b7f6:	3001      	adds	r0, #1
 800b7f8:	f43f aef7 	beq.w	800b5ea <_printf_float+0xc2>
 800b7fc:	f109 0901 	add.w	r9, r9, #1
 800b800:	e7ee      	b.n	800b7e0 <_printf_float+0x2b8>
 800b802:	bf00      	nop
 800b804:	7fefffff 	.word	0x7fefffff
 800b808:	08010d44 	.word	0x08010d44
 800b80c:	08010d48 	.word	0x08010d48
 800b810:	08010d50 	.word	0x08010d50
 800b814:	08010d4c 	.word	0x08010d4c
 800b818:	08010d54 	.word	0x08010d54
 800b81c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b81e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b820:	429a      	cmp	r2, r3
 800b822:	bfa8      	it	ge
 800b824:	461a      	movge	r2, r3
 800b826:	2a00      	cmp	r2, #0
 800b828:	4691      	mov	r9, r2
 800b82a:	dc37      	bgt.n	800b89c <_printf_float+0x374>
 800b82c:	f04f 0b00 	mov.w	fp, #0
 800b830:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b834:	f104 021a 	add.w	r2, r4, #26
 800b838:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b83a:	9305      	str	r3, [sp, #20]
 800b83c:	eba3 0309 	sub.w	r3, r3, r9
 800b840:	455b      	cmp	r3, fp
 800b842:	dc33      	bgt.n	800b8ac <_printf_float+0x384>
 800b844:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b848:	429a      	cmp	r2, r3
 800b84a:	db3b      	blt.n	800b8c4 <_printf_float+0x39c>
 800b84c:	6823      	ldr	r3, [r4, #0]
 800b84e:	07da      	lsls	r2, r3, #31
 800b850:	d438      	bmi.n	800b8c4 <_printf_float+0x39c>
 800b852:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b854:	9a05      	ldr	r2, [sp, #20]
 800b856:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b858:	1a9a      	subs	r2, r3, r2
 800b85a:	eba3 0901 	sub.w	r9, r3, r1
 800b85e:	4591      	cmp	r9, r2
 800b860:	bfa8      	it	ge
 800b862:	4691      	movge	r9, r2
 800b864:	f1b9 0f00 	cmp.w	r9, #0
 800b868:	dc35      	bgt.n	800b8d6 <_printf_float+0x3ae>
 800b86a:	f04f 0800 	mov.w	r8, #0
 800b86e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b872:	f104 0a1a 	add.w	sl, r4, #26
 800b876:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b87a:	1a9b      	subs	r3, r3, r2
 800b87c:	eba3 0309 	sub.w	r3, r3, r9
 800b880:	4543      	cmp	r3, r8
 800b882:	f77f af79 	ble.w	800b778 <_printf_float+0x250>
 800b886:	2301      	movs	r3, #1
 800b888:	4652      	mov	r2, sl
 800b88a:	4631      	mov	r1, r6
 800b88c:	4628      	mov	r0, r5
 800b88e:	47b8      	blx	r7
 800b890:	3001      	adds	r0, #1
 800b892:	f43f aeaa 	beq.w	800b5ea <_printf_float+0xc2>
 800b896:	f108 0801 	add.w	r8, r8, #1
 800b89a:	e7ec      	b.n	800b876 <_printf_float+0x34e>
 800b89c:	4613      	mov	r3, r2
 800b89e:	4631      	mov	r1, r6
 800b8a0:	4642      	mov	r2, r8
 800b8a2:	4628      	mov	r0, r5
 800b8a4:	47b8      	blx	r7
 800b8a6:	3001      	adds	r0, #1
 800b8a8:	d1c0      	bne.n	800b82c <_printf_float+0x304>
 800b8aa:	e69e      	b.n	800b5ea <_printf_float+0xc2>
 800b8ac:	2301      	movs	r3, #1
 800b8ae:	4631      	mov	r1, r6
 800b8b0:	4628      	mov	r0, r5
 800b8b2:	9205      	str	r2, [sp, #20]
 800b8b4:	47b8      	blx	r7
 800b8b6:	3001      	adds	r0, #1
 800b8b8:	f43f ae97 	beq.w	800b5ea <_printf_float+0xc2>
 800b8bc:	9a05      	ldr	r2, [sp, #20]
 800b8be:	f10b 0b01 	add.w	fp, fp, #1
 800b8c2:	e7b9      	b.n	800b838 <_printf_float+0x310>
 800b8c4:	ee18 3a10 	vmov	r3, s16
 800b8c8:	4652      	mov	r2, sl
 800b8ca:	4631      	mov	r1, r6
 800b8cc:	4628      	mov	r0, r5
 800b8ce:	47b8      	blx	r7
 800b8d0:	3001      	adds	r0, #1
 800b8d2:	d1be      	bne.n	800b852 <_printf_float+0x32a>
 800b8d4:	e689      	b.n	800b5ea <_printf_float+0xc2>
 800b8d6:	9a05      	ldr	r2, [sp, #20]
 800b8d8:	464b      	mov	r3, r9
 800b8da:	4442      	add	r2, r8
 800b8dc:	4631      	mov	r1, r6
 800b8de:	4628      	mov	r0, r5
 800b8e0:	47b8      	blx	r7
 800b8e2:	3001      	adds	r0, #1
 800b8e4:	d1c1      	bne.n	800b86a <_printf_float+0x342>
 800b8e6:	e680      	b.n	800b5ea <_printf_float+0xc2>
 800b8e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b8ea:	2a01      	cmp	r2, #1
 800b8ec:	dc01      	bgt.n	800b8f2 <_printf_float+0x3ca>
 800b8ee:	07db      	lsls	r3, r3, #31
 800b8f0:	d538      	bpl.n	800b964 <_printf_float+0x43c>
 800b8f2:	2301      	movs	r3, #1
 800b8f4:	4642      	mov	r2, r8
 800b8f6:	4631      	mov	r1, r6
 800b8f8:	4628      	mov	r0, r5
 800b8fa:	47b8      	blx	r7
 800b8fc:	3001      	adds	r0, #1
 800b8fe:	f43f ae74 	beq.w	800b5ea <_printf_float+0xc2>
 800b902:	ee18 3a10 	vmov	r3, s16
 800b906:	4652      	mov	r2, sl
 800b908:	4631      	mov	r1, r6
 800b90a:	4628      	mov	r0, r5
 800b90c:	47b8      	blx	r7
 800b90e:	3001      	adds	r0, #1
 800b910:	f43f ae6b 	beq.w	800b5ea <_printf_float+0xc2>
 800b914:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b918:	2200      	movs	r2, #0
 800b91a:	2300      	movs	r3, #0
 800b91c:	f7f5 f8ec 	bl	8000af8 <__aeabi_dcmpeq>
 800b920:	b9d8      	cbnz	r0, 800b95a <_printf_float+0x432>
 800b922:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b924:	f108 0201 	add.w	r2, r8, #1
 800b928:	3b01      	subs	r3, #1
 800b92a:	4631      	mov	r1, r6
 800b92c:	4628      	mov	r0, r5
 800b92e:	47b8      	blx	r7
 800b930:	3001      	adds	r0, #1
 800b932:	d10e      	bne.n	800b952 <_printf_float+0x42a>
 800b934:	e659      	b.n	800b5ea <_printf_float+0xc2>
 800b936:	2301      	movs	r3, #1
 800b938:	4652      	mov	r2, sl
 800b93a:	4631      	mov	r1, r6
 800b93c:	4628      	mov	r0, r5
 800b93e:	47b8      	blx	r7
 800b940:	3001      	adds	r0, #1
 800b942:	f43f ae52 	beq.w	800b5ea <_printf_float+0xc2>
 800b946:	f108 0801 	add.w	r8, r8, #1
 800b94a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b94c:	3b01      	subs	r3, #1
 800b94e:	4543      	cmp	r3, r8
 800b950:	dcf1      	bgt.n	800b936 <_printf_float+0x40e>
 800b952:	464b      	mov	r3, r9
 800b954:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b958:	e6dc      	b.n	800b714 <_printf_float+0x1ec>
 800b95a:	f04f 0800 	mov.w	r8, #0
 800b95e:	f104 0a1a 	add.w	sl, r4, #26
 800b962:	e7f2      	b.n	800b94a <_printf_float+0x422>
 800b964:	2301      	movs	r3, #1
 800b966:	4642      	mov	r2, r8
 800b968:	e7df      	b.n	800b92a <_printf_float+0x402>
 800b96a:	2301      	movs	r3, #1
 800b96c:	464a      	mov	r2, r9
 800b96e:	4631      	mov	r1, r6
 800b970:	4628      	mov	r0, r5
 800b972:	47b8      	blx	r7
 800b974:	3001      	adds	r0, #1
 800b976:	f43f ae38 	beq.w	800b5ea <_printf_float+0xc2>
 800b97a:	f108 0801 	add.w	r8, r8, #1
 800b97e:	68e3      	ldr	r3, [r4, #12]
 800b980:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b982:	1a5b      	subs	r3, r3, r1
 800b984:	4543      	cmp	r3, r8
 800b986:	dcf0      	bgt.n	800b96a <_printf_float+0x442>
 800b988:	e6fa      	b.n	800b780 <_printf_float+0x258>
 800b98a:	f04f 0800 	mov.w	r8, #0
 800b98e:	f104 0919 	add.w	r9, r4, #25
 800b992:	e7f4      	b.n	800b97e <_printf_float+0x456>

0800b994 <_printf_common>:
 800b994:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b998:	4616      	mov	r6, r2
 800b99a:	4699      	mov	r9, r3
 800b99c:	688a      	ldr	r2, [r1, #8]
 800b99e:	690b      	ldr	r3, [r1, #16]
 800b9a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b9a4:	4293      	cmp	r3, r2
 800b9a6:	bfb8      	it	lt
 800b9a8:	4613      	movlt	r3, r2
 800b9aa:	6033      	str	r3, [r6, #0]
 800b9ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b9b0:	4607      	mov	r7, r0
 800b9b2:	460c      	mov	r4, r1
 800b9b4:	b10a      	cbz	r2, 800b9ba <_printf_common+0x26>
 800b9b6:	3301      	adds	r3, #1
 800b9b8:	6033      	str	r3, [r6, #0]
 800b9ba:	6823      	ldr	r3, [r4, #0]
 800b9bc:	0699      	lsls	r1, r3, #26
 800b9be:	bf42      	ittt	mi
 800b9c0:	6833      	ldrmi	r3, [r6, #0]
 800b9c2:	3302      	addmi	r3, #2
 800b9c4:	6033      	strmi	r3, [r6, #0]
 800b9c6:	6825      	ldr	r5, [r4, #0]
 800b9c8:	f015 0506 	ands.w	r5, r5, #6
 800b9cc:	d106      	bne.n	800b9dc <_printf_common+0x48>
 800b9ce:	f104 0a19 	add.w	sl, r4, #25
 800b9d2:	68e3      	ldr	r3, [r4, #12]
 800b9d4:	6832      	ldr	r2, [r6, #0]
 800b9d6:	1a9b      	subs	r3, r3, r2
 800b9d8:	42ab      	cmp	r3, r5
 800b9da:	dc26      	bgt.n	800ba2a <_printf_common+0x96>
 800b9dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b9e0:	1e13      	subs	r3, r2, #0
 800b9e2:	6822      	ldr	r2, [r4, #0]
 800b9e4:	bf18      	it	ne
 800b9e6:	2301      	movne	r3, #1
 800b9e8:	0692      	lsls	r2, r2, #26
 800b9ea:	d42b      	bmi.n	800ba44 <_printf_common+0xb0>
 800b9ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b9f0:	4649      	mov	r1, r9
 800b9f2:	4638      	mov	r0, r7
 800b9f4:	47c0      	blx	r8
 800b9f6:	3001      	adds	r0, #1
 800b9f8:	d01e      	beq.n	800ba38 <_printf_common+0xa4>
 800b9fa:	6823      	ldr	r3, [r4, #0]
 800b9fc:	68e5      	ldr	r5, [r4, #12]
 800b9fe:	6832      	ldr	r2, [r6, #0]
 800ba00:	f003 0306 	and.w	r3, r3, #6
 800ba04:	2b04      	cmp	r3, #4
 800ba06:	bf08      	it	eq
 800ba08:	1aad      	subeq	r5, r5, r2
 800ba0a:	68a3      	ldr	r3, [r4, #8]
 800ba0c:	6922      	ldr	r2, [r4, #16]
 800ba0e:	bf0c      	ite	eq
 800ba10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ba14:	2500      	movne	r5, #0
 800ba16:	4293      	cmp	r3, r2
 800ba18:	bfc4      	itt	gt
 800ba1a:	1a9b      	subgt	r3, r3, r2
 800ba1c:	18ed      	addgt	r5, r5, r3
 800ba1e:	2600      	movs	r6, #0
 800ba20:	341a      	adds	r4, #26
 800ba22:	42b5      	cmp	r5, r6
 800ba24:	d11a      	bne.n	800ba5c <_printf_common+0xc8>
 800ba26:	2000      	movs	r0, #0
 800ba28:	e008      	b.n	800ba3c <_printf_common+0xa8>
 800ba2a:	2301      	movs	r3, #1
 800ba2c:	4652      	mov	r2, sl
 800ba2e:	4649      	mov	r1, r9
 800ba30:	4638      	mov	r0, r7
 800ba32:	47c0      	blx	r8
 800ba34:	3001      	adds	r0, #1
 800ba36:	d103      	bne.n	800ba40 <_printf_common+0xac>
 800ba38:	f04f 30ff 	mov.w	r0, #4294967295
 800ba3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba40:	3501      	adds	r5, #1
 800ba42:	e7c6      	b.n	800b9d2 <_printf_common+0x3e>
 800ba44:	18e1      	adds	r1, r4, r3
 800ba46:	1c5a      	adds	r2, r3, #1
 800ba48:	2030      	movs	r0, #48	; 0x30
 800ba4a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ba4e:	4422      	add	r2, r4
 800ba50:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ba54:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ba58:	3302      	adds	r3, #2
 800ba5a:	e7c7      	b.n	800b9ec <_printf_common+0x58>
 800ba5c:	2301      	movs	r3, #1
 800ba5e:	4622      	mov	r2, r4
 800ba60:	4649      	mov	r1, r9
 800ba62:	4638      	mov	r0, r7
 800ba64:	47c0      	blx	r8
 800ba66:	3001      	adds	r0, #1
 800ba68:	d0e6      	beq.n	800ba38 <_printf_common+0xa4>
 800ba6a:	3601      	adds	r6, #1
 800ba6c:	e7d9      	b.n	800ba22 <_printf_common+0x8e>
	...

0800ba70 <_printf_i>:
 800ba70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ba74:	7e0f      	ldrb	r7, [r1, #24]
 800ba76:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ba78:	2f78      	cmp	r7, #120	; 0x78
 800ba7a:	4691      	mov	r9, r2
 800ba7c:	4680      	mov	r8, r0
 800ba7e:	460c      	mov	r4, r1
 800ba80:	469a      	mov	sl, r3
 800ba82:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ba86:	d807      	bhi.n	800ba98 <_printf_i+0x28>
 800ba88:	2f62      	cmp	r7, #98	; 0x62
 800ba8a:	d80a      	bhi.n	800baa2 <_printf_i+0x32>
 800ba8c:	2f00      	cmp	r7, #0
 800ba8e:	f000 80d8 	beq.w	800bc42 <_printf_i+0x1d2>
 800ba92:	2f58      	cmp	r7, #88	; 0x58
 800ba94:	f000 80a3 	beq.w	800bbde <_printf_i+0x16e>
 800ba98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ba9c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800baa0:	e03a      	b.n	800bb18 <_printf_i+0xa8>
 800baa2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800baa6:	2b15      	cmp	r3, #21
 800baa8:	d8f6      	bhi.n	800ba98 <_printf_i+0x28>
 800baaa:	a101      	add	r1, pc, #4	; (adr r1, 800bab0 <_printf_i+0x40>)
 800baac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bab0:	0800bb09 	.word	0x0800bb09
 800bab4:	0800bb1d 	.word	0x0800bb1d
 800bab8:	0800ba99 	.word	0x0800ba99
 800babc:	0800ba99 	.word	0x0800ba99
 800bac0:	0800ba99 	.word	0x0800ba99
 800bac4:	0800ba99 	.word	0x0800ba99
 800bac8:	0800bb1d 	.word	0x0800bb1d
 800bacc:	0800ba99 	.word	0x0800ba99
 800bad0:	0800ba99 	.word	0x0800ba99
 800bad4:	0800ba99 	.word	0x0800ba99
 800bad8:	0800ba99 	.word	0x0800ba99
 800badc:	0800bc29 	.word	0x0800bc29
 800bae0:	0800bb4d 	.word	0x0800bb4d
 800bae4:	0800bc0b 	.word	0x0800bc0b
 800bae8:	0800ba99 	.word	0x0800ba99
 800baec:	0800ba99 	.word	0x0800ba99
 800baf0:	0800bc4b 	.word	0x0800bc4b
 800baf4:	0800ba99 	.word	0x0800ba99
 800baf8:	0800bb4d 	.word	0x0800bb4d
 800bafc:	0800ba99 	.word	0x0800ba99
 800bb00:	0800ba99 	.word	0x0800ba99
 800bb04:	0800bc13 	.word	0x0800bc13
 800bb08:	682b      	ldr	r3, [r5, #0]
 800bb0a:	1d1a      	adds	r2, r3, #4
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	602a      	str	r2, [r5, #0]
 800bb10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bb14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bb18:	2301      	movs	r3, #1
 800bb1a:	e0a3      	b.n	800bc64 <_printf_i+0x1f4>
 800bb1c:	6820      	ldr	r0, [r4, #0]
 800bb1e:	6829      	ldr	r1, [r5, #0]
 800bb20:	0606      	lsls	r6, r0, #24
 800bb22:	f101 0304 	add.w	r3, r1, #4
 800bb26:	d50a      	bpl.n	800bb3e <_printf_i+0xce>
 800bb28:	680e      	ldr	r6, [r1, #0]
 800bb2a:	602b      	str	r3, [r5, #0]
 800bb2c:	2e00      	cmp	r6, #0
 800bb2e:	da03      	bge.n	800bb38 <_printf_i+0xc8>
 800bb30:	232d      	movs	r3, #45	; 0x2d
 800bb32:	4276      	negs	r6, r6
 800bb34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bb38:	485e      	ldr	r0, [pc, #376]	; (800bcb4 <_printf_i+0x244>)
 800bb3a:	230a      	movs	r3, #10
 800bb3c:	e019      	b.n	800bb72 <_printf_i+0x102>
 800bb3e:	680e      	ldr	r6, [r1, #0]
 800bb40:	602b      	str	r3, [r5, #0]
 800bb42:	f010 0f40 	tst.w	r0, #64	; 0x40
 800bb46:	bf18      	it	ne
 800bb48:	b236      	sxthne	r6, r6
 800bb4a:	e7ef      	b.n	800bb2c <_printf_i+0xbc>
 800bb4c:	682b      	ldr	r3, [r5, #0]
 800bb4e:	6820      	ldr	r0, [r4, #0]
 800bb50:	1d19      	adds	r1, r3, #4
 800bb52:	6029      	str	r1, [r5, #0]
 800bb54:	0601      	lsls	r1, r0, #24
 800bb56:	d501      	bpl.n	800bb5c <_printf_i+0xec>
 800bb58:	681e      	ldr	r6, [r3, #0]
 800bb5a:	e002      	b.n	800bb62 <_printf_i+0xf2>
 800bb5c:	0646      	lsls	r6, r0, #25
 800bb5e:	d5fb      	bpl.n	800bb58 <_printf_i+0xe8>
 800bb60:	881e      	ldrh	r6, [r3, #0]
 800bb62:	4854      	ldr	r0, [pc, #336]	; (800bcb4 <_printf_i+0x244>)
 800bb64:	2f6f      	cmp	r7, #111	; 0x6f
 800bb66:	bf0c      	ite	eq
 800bb68:	2308      	moveq	r3, #8
 800bb6a:	230a      	movne	r3, #10
 800bb6c:	2100      	movs	r1, #0
 800bb6e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bb72:	6865      	ldr	r5, [r4, #4]
 800bb74:	60a5      	str	r5, [r4, #8]
 800bb76:	2d00      	cmp	r5, #0
 800bb78:	bfa2      	ittt	ge
 800bb7a:	6821      	ldrge	r1, [r4, #0]
 800bb7c:	f021 0104 	bicge.w	r1, r1, #4
 800bb80:	6021      	strge	r1, [r4, #0]
 800bb82:	b90e      	cbnz	r6, 800bb88 <_printf_i+0x118>
 800bb84:	2d00      	cmp	r5, #0
 800bb86:	d04d      	beq.n	800bc24 <_printf_i+0x1b4>
 800bb88:	4615      	mov	r5, r2
 800bb8a:	fbb6 f1f3 	udiv	r1, r6, r3
 800bb8e:	fb03 6711 	mls	r7, r3, r1, r6
 800bb92:	5dc7      	ldrb	r7, [r0, r7]
 800bb94:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bb98:	4637      	mov	r7, r6
 800bb9a:	42bb      	cmp	r3, r7
 800bb9c:	460e      	mov	r6, r1
 800bb9e:	d9f4      	bls.n	800bb8a <_printf_i+0x11a>
 800bba0:	2b08      	cmp	r3, #8
 800bba2:	d10b      	bne.n	800bbbc <_printf_i+0x14c>
 800bba4:	6823      	ldr	r3, [r4, #0]
 800bba6:	07de      	lsls	r6, r3, #31
 800bba8:	d508      	bpl.n	800bbbc <_printf_i+0x14c>
 800bbaa:	6923      	ldr	r3, [r4, #16]
 800bbac:	6861      	ldr	r1, [r4, #4]
 800bbae:	4299      	cmp	r1, r3
 800bbb0:	bfde      	ittt	le
 800bbb2:	2330      	movle	r3, #48	; 0x30
 800bbb4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bbb8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bbbc:	1b52      	subs	r2, r2, r5
 800bbbe:	6122      	str	r2, [r4, #16]
 800bbc0:	f8cd a000 	str.w	sl, [sp]
 800bbc4:	464b      	mov	r3, r9
 800bbc6:	aa03      	add	r2, sp, #12
 800bbc8:	4621      	mov	r1, r4
 800bbca:	4640      	mov	r0, r8
 800bbcc:	f7ff fee2 	bl	800b994 <_printf_common>
 800bbd0:	3001      	adds	r0, #1
 800bbd2:	d14c      	bne.n	800bc6e <_printf_i+0x1fe>
 800bbd4:	f04f 30ff 	mov.w	r0, #4294967295
 800bbd8:	b004      	add	sp, #16
 800bbda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbde:	4835      	ldr	r0, [pc, #212]	; (800bcb4 <_printf_i+0x244>)
 800bbe0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800bbe4:	6829      	ldr	r1, [r5, #0]
 800bbe6:	6823      	ldr	r3, [r4, #0]
 800bbe8:	f851 6b04 	ldr.w	r6, [r1], #4
 800bbec:	6029      	str	r1, [r5, #0]
 800bbee:	061d      	lsls	r5, r3, #24
 800bbf0:	d514      	bpl.n	800bc1c <_printf_i+0x1ac>
 800bbf2:	07df      	lsls	r7, r3, #31
 800bbf4:	bf44      	itt	mi
 800bbf6:	f043 0320 	orrmi.w	r3, r3, #32
 800bbfa:	6023      	strmi	r3, [r4, #0]
 800bbfc:	b91e      	cbnz	r6, 800bc06 <_printf_i+0x196>
 800bbfe:	6823      	ldr	r3, [r4, #0]
 800bc00:	f023 0320 	bic.w	r3, r3, #32
 800bc04:	6023      	str	r3, [r4, #0]
 800bc06:	2310      	movs	r3, #16
 800bc08:	e7b0      	b.n	800bb6c <_printf_i+0xfc>
 800bc0a:	6823      	ldr	r3, [r4, #0]
 800bc0c:	f043 0320 	orr.w	r3, r3, #32
 800bc10:	6023      	str	r3, [r4, #0]
 800bc12:	2378      	movs	r3, #120	; 0x78
 800bc14:	4828      	ldr	r0, [pc, #160]	; (800bcb8 <_printf_i+0x248>)
 800bc16:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bc1a:	e7e3      	b.n	800bbe4 <_printf_i+0x174>
 800bc1c:	0659      	lsls	r1, r3, #25
 800bc1e:	bf48      	it	mi
 800bc20:	b2b6      	uxthmi	r6, r6
 800bc22:	e7e6      	b.n	800bbf2 <_printf_i+0x182>
 800bc24:	4615      	mov	r5, r2
 800bc26:	e7bb      	b.n	800bba0 <_printf_i+0x130>
 800bc28:	682b      	ldr	r3, [r5, #0]
 800bc2a:	6826      	ldr	r6, [r4, #0]
 800bc2c:	6961      	ldr	r1, [r4, #20]
 800bc2e:	1d18      	adds	r0, r3, #4
 800bc30:	6028      	str	r0, [r5, #0]
 800bc32:	0635      	lsls	r5, r6, #24
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	d501      	bpl.n	800bc3c <_printf_i+0x1cc>
 800bc38:	6019      	str	r1, [r3, #0]
 800bc3a:	e002      	b.n	800bc42 <_printf_i+0x1d2>
 800bc3c:	0670      	lsls	r0, r6, #25
 800bc3e:	d5fb      	bpl.n	800bc38 <_printf_i+0x1c8>
 800bc40:	8019      	strh	r1, [r3, #0]
 800bc42:	2300      	movs	r3, #0
 800bc44:	6123      	str	r3, [r4, #16]
 800bc46:	4615      	mov	r5, r2
 800bc48:	e7ba      	b.n	800bbc0 <_printf_i+0x150>
 800bc4a:	682b      	ldr	r3, [r5, #0]
 800bc4c:	1d1a      	adds	r2, r3, #4
 800bc4e:	602a      	str	r2, [r5, #0]
 800bc50:	681d      	ldr	r5, [r3, #0]
 800bc52:	6862      	ldr	r2, [r4, #4]
 800bc54:	2100      	movs	r1, #0
 800bc56:	4628      	mov	r0, r5
 800bc58:	f7f4 fada 	bl	8000210 <memchr>
 800bc5c:	b108      	cbz	r0, 800bc62 <_printf_i+0x1f2>
 800bc5e:	1b40      	subs	r0, r0, r5
 800bc60:	6060      	str	r0, [r4, #4]
 800bc62:	6863      	ldr	r3, [r4, #4]
 800bc64:	6123      	str	r3, [r4, #16]
 800bc66:	2300      	movs	r3, #0
 800bc68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bc6c:	e7a8      	b.n	800bbc0 <_printf_i+0x150>
 800bc6e:	6923      	ldr	r3, [r4, #16]
 800bc70:	462a      	mov	r2, r5
 800bc72:	4649      	mov	r1, r9
 800bc74:	4640      	mov	r0, r8
 800bc76:	47d0      	blx	sl
 800bc78:	3001      	adds	r0, #1
 800bc7a:	d0ab      	beq.n	800bbd4 <_printf_i+0x164>
 800bc7c:	6823      	ldr	r3, [r4, #0]
 800bc7e:	079b      	lsls	r3, r3, #30
 800bc80:	d413      	bmi.n	800bcaa <_printf_i+0x23a>
 800bc82:	68e0      	ldr	r0, [r4, #12]
 800bc84:	9b03      	ldr	r3, [sp, #12]
 800bc86:	4298      	cmp	r0, r3
 800bc88:	bfb8      	it	lt
 800bc8a:	4618      	movlt	r0, r3
 800bc8c:	e7a4      	b.n	800bbd8 <_printf_i+0x168>
 800bc8e:	2301      	movs	r3, #1
 800bc90:	4632      	mov	r2, r6
 800bc92:	4649      	mov	r1, r9
 800bc94:	4640      	mov	r0, r8
 800bc96:	47d0      	blx	sl
 800bc98:	3001      	adds	r0, #1
 800bc9a:	d09b      	beq.n	800bbd4 <_printf_i+0x164>
 800bc9c:	3501      	adds	r5, #1
 800bc9e:	68e3      	ldr	r3, [r4, #12]
 800bca0:	9903      	ldr	r1, [sp, #12]
 800bca2:	1a5b      	subs	r3, r3, r1
 800bca4:	42ab      	cmp	r3, r5
 800bca6:	dcf2      	bgt.n	800bc8e <_printf_i+0x21e>
 800bca8:	e7eb      	b.n	800bc82 <_printf_i+0x212>
 800bcaa:	2500      	movs	r5, #0
 800bcac:	f104 0619 	add.w	r6, r4, #25
 800bcb0:	e7f5      	b.n	800bc9e <_printf_i+0x22e>
 800bcb2:	bf00      	nop
 800bcb4:	08010d56 	.word	0x08010d56
 800bcb8:	08010d67 	.word	0x08010d67

0800bcbc <_scanf_float>:
 800bcbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcc0:	b087      	sub	sp, #28
 800bcc2:	4617      	mov	r7, r2
 800bcc4:	9303      	str	r3, [sp, #12]
 800bcc6:	688b      	ldr	r3, [r1, #8]
 800bcc8:	1e5a      	subs	r2, r3, #1
 800bcca:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800bcce:	bf83      	ittte	hi
 800bcd0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800bcd4:	195b      	addhi	r3, r3, r5
 800bcd6:	9302      	strhi	r3, [sp, #8]
 800bcd8:	2300      	movls	r3, #0
 800bcda:	bf86      	itte	hi
 800bcdc:	f240 135d 	movwhi	r3, #349	; 0x15d
 800bce0:	608b      	strhi	r3, [r1, #8]
 800bce2:	9302      	strls	r3, [sp, #8]
 800bce4:	680b      	ldr	r3, [r1, #0]
 800bce6:	468b      	mov	fp, r1
 800bce8:	2500      	movs	r5, #0
 800bcea:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800bcee:	f84b 3b1c 	str.w	r3, [fp], #28
 800bcf2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800bcf6:	4680      	mov	r8, r0
 800bcf8:	460c      	mov	r4, r1
 800bcfa:	465e      	mov	r6, fp
 800bcfc:	46aa      	mov	sl, r5
 800bcfe:	46a9      	mov	r9, r5
 800bd00:	9501      	str	r5, [sp, #4]
 800bd02:	68a2      	ldr	r2, [r4, #8]
 800bd04:	b152      	cbz	r2, 800bd1c <_scanf_float+0x60>
 800bd06:	683b      	ldr	r3, [r7, #0]
 800bd08:	781b      	ldrb	r3, [r3, #0]
 800bd0a:	2b4e      	cmp	r3, #78	; 0x4e
 800bd0c:	d864      	bhi.n	800bdd8 <_scanf_float+0x11c>
 800bd0e:	2b40      	cmp	r3, #64	; 0x40
 800bd10:	d83c      	bhi.n	800bd8c <_scanf_float+0xd0>
 800bd12:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800bd16:	b2c8      	uxtb	r0, r1
 800bd18:	280e      	cmp	r0, #14
 800bd1a:	d93a      	bls.n	800bd92 <_scanf_float+0xd6>
 800bd1c:	f1b9 0f00 	cmp.w	r9, #0
 800bd20:	d003      	beq.n	800bd2a <_scanf_float+0x6e>
 800bd22:	6823      	ldr	r3, [r4, #0]
 800bd24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bd28:	6023      	str	r3, [r4, #0]
 800bd2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bd2e:	f1ba 0f01 	cmp.w	sl, #1
 800bd32:	f200 8113 	bhi.w	800bf5c <_scanf_float+0x2a0>
 800bd36:	455e      	cmp	r6, fp
 800bd38:	f200 8105 	bhi.w	800bf46 <_scanf_float+0x28a>
 800bd3c:	2501      	movs	r5, #1
 800bd3e:	4628      	mov	r0, r5
 800bd40:	b007      	add	sp, #28
 800bd42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd46:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800bd4a:	2a0d      	cmp	r2, #13
 800bd4c:	d8e6      	bhi.n	800bd1c <_scanf_float+0x60>
 800bd4e:	a101      	add	r1, pc, #4	; (adr r1, 800bd54 <_scanf_float+0x98>)
 800bd50:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bd54:	0800be93 	.word	0x0800be93
 800bd58:	0800bd1d 	.word	0x0800bd1d
 800bd5c:	0800bd1d 	.word	0x0800bd1d
 800bd60:	0800bd1d 	.word	0x0800bd1d
 800bd64:	0800bef3 	.word	0x0800bef3
 800bd68:	0800becb 	.word	0x0800becb
 800bd6c:	0800bd1d 	.word	0x0800bd1d
 800bd70:	0800bd1d 	.word	0x0800bd1d
 800bd74:	0800bea1 	.word	0x0800bea1
 800bd78:	0800bd1d 	.word	0x0800bd1d
 800bd7c:	0800bd1d 	.word	0x0800bd1d
 800bd80:	0800bd1d 	.word	0x0800bd1d
 800bd84:	0800bd1d 	.word	0x0800bd1d
 800bd88:	0800be59 	.word	0x0800be59
 800bd8c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800bd90:	e7db      	b.n	800bd4a <_scanf_float+0x8e>
 800bd92:	290e      	cmp	r1, #14
 800bd94:	d8c2      	bhi.n	800bd1c <_scanf_float+0x60>
 800bd96:	a001      	add	r0, pc, #4	; (adr r0, 800bd9c <_scanf_float+0xe0>)
 800bd98:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800bd9c:	0800be4b 	.word	0x0800be4b
 800bda0:	0800bd1d 	.word	0x0800bd1d
 800bda4:	0800be4b 	.word	0x0800be4b
 800bda8:	0800bedf 	.word	0x0800bedf
 800bdac:	0800bd1d 	.word	0x0800bd1d
 800bdb0:	0800bdf9 	.word	0x0800bdf9
 800bdb4:	0800be35 	.word	0x0800be35
 800bdb8:	0800be35 	.word	0x0800be35
 800bdbc:	0800be35 	.word	0x0800be35
 800bdc0:	0800be35 	.word	0x0800be35
 800bdc4:	0800be35 	.word	0x0800be35
 800bdc8:	0800be35 	.word	0x0800be35
 800bdcc:	0800be35 	.word	0x0800be35
 800bdd0:	0800be35 	.word	0x0800be35
 800bdd4:	0800be35 	.word	0x0800be35
 800bdd8:	2b6e      	cmp	r3, #110	; 0x6e
 800bdda:	d809      	bhi.n	800bdf0 <_scanf_float+0x134>
 800bddc:	2b60      	cmp	r3, #96	; 0x60
 800bdde:	d8b2      	bhi.n	800bd46 <_scanf_float+0x8a>
 800bde0:	2b54      	cmp	r3, #84	; 0x54
 800bde2:	d077      	beq.n	800bed4 <_scanf_float+0x218>
 800bde4:	2b59      	cmp	r3, #89	; 0x59
 800bde6:	d199      	bne.n	800bd1c <_scanf_float+0x60>
 800bde8:	2d07      	cmp	r5, #7
 800bdea:	d197      	bne.n	800bd1c <_scanf_float+0x60>
 800bdec:	2508      	movs	r5, #8
 800bdee:	e029      	b.n	800be44 <_scanf_float+0x188>
 800bdf0:	2b74      	cmp	r3, #116	; 0x74
 800bdf2:	d06f      	beq.n	800bed4 <_scanf_float+0x218>
 800bdf4:	2b79      	cmp	r3, #121	; 0x79
 800bdf6:	e7f6      	b.n	800bde6 <_scanf_float+0x12a>
 800bdf8:	6821      	ldr	r1, [r4, #0]
 800bdfa:	05c8      	lsls	r0, r1, #23
 800bdfc:	d51a      	bpl.n	800be34 <_scanf_float+0x178>
 800bdfe:	9b02      	ldr	r3, [sp, #8]
 800be00:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800be04:	6021      	str	r1, [r4, #0]
 800be06:	f109 0901 	add.w	r9, r9, #1
 800be0a:	b11b      	cbz	r3, 800be14 <_scanf_float+0x158>
 800be0c:	3b01      	subs	r3, #1
 800be0e:	3201      	adds	r2, #1
 800be10:	9302      	str	r3, [sp, #8]
 800be12:	60a2      	str	r2, [r4, #8]
 800be14:	68a3      	ldr	r3, [r4, #8]
 800be16:	3b01      	subs	r3, #1
 800be18:	60a3      	str	r3, [r4, #8]
 800be1a:	6923      	ldr	r3, [r4, #16]
 800be1c:	3301      	adds	r3, #1
 800be1e:	6123      	str	r3, [r4, #16]
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	3b01      	subs	r3, #1
 800be24:	2b00      	cmp	r3, #0
 800be26:	607b      	str	r3, [r7, #4]
 800be28:	f340 8084 	ble.w	800bf34 <_scanf_float+0x278>
 800be2c:	683b      	ldr	r3, [r7, #0]
 800be2e:	3301      	adds	r3, #1
 800be30:	603b      	str	r3, [r7, #0]
 800be32:	e766      	b.n	800bd02 <_scanf_float+0x46>
 800be34:	eb1a 0f05 	cmn.w	sl, r5
 800be38:	f47f af70 	bne.w	800bd1c <_scanf_float+0x60>
 800be3c:	6822      	ldr	r2, [r4, #0]
 800be3e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800be42:	6022      	str	r2, [r4, #0]
 800be44:	f806 3b01 	strb.w	r3, [r6], #1
 800be48:	e7e4      	b.n	800be14 <_scanf_float+0x158>
 800be4a:	6822      	ldr	r2, [r4, #0]
 800be4c:	0610      	lsls	r0, r2, #24
 800be4e:	f57f af65 	bpl.w	800bd1c <_scanf_float+0x60>
 800be52:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800be56:	e7f4      	b.n	800be42 <_scanf_float+0x186>
 800be58:	f1ba 0f00 	cmp.w	sl, #0
 800be5c:	d10e      	bne.n	800be7c <_scanf_float+0x1c0>
 800be5e:	f1b9 0f00 	cmp.w	r9, #0
 800be62:	d10e      	bne.n	800be82 <_scanf_float+0x1c6>
 800be64:	6822      	ldr	r2, [r4, #0]
 800be66:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800be6a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800be6e:	d108      	bne.n	800be82 <_scanf_float+0x1c6>
 800be70:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800be74:	6022      	str	r2, [r4, #0]
 800be76:	f04f 0a01 	mov.w	sl, #1
 800be7a:	e7e3      	b.n	800be44 <_scanf_float+0x188>
 800be7c:	f1ba 0f02 	cmp.w	sl, #2
 800be80:	d055      	beq.n	800bf2e <_scanf_float+0x272>
 800be82:	2d01      	cmp	r5, #1
 800be84:	d002      	beq.n	800be8c <_scanf_float+0x1d0>
 800be86:	2d04      	cmp	r5, #4
 800be88:	f47f af48 	bne.w	800bd1c <_scanf_float+0x60>
 800be8c:	3501      	adds	r5, #1
 800be8e:	b2ed      	uxtb	r5, r5
 800be90:	e7d8      	b.n	800be44 <_scanf_float+0x188>
 800be92:	f1ba 0f01 	cmp.w	sl, #1
 800be96:	f47f af41 	bne.w	800bd1c <_scanf_float+0x60>
 800be9a:	f04f 0a02 	mov.w	sl, #2
 800be9e:	e7d1      	b.n	800be44 <_scanf_float+0x188>
 800bea0:	b97d      	cbnz	r5, 800bec2 <_scanf_float+0x206>
 800bea2:	f1b9 0f00 	cmp.w	r9, #0
 800bea6:	f47f af3c 	bne.w	800bd22 <_scanf_float+0x66>
 800beaa:	6822      	ldr	r2, [r4, #0]
 800beac:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800beb0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800beb4:	f47f af39 	bne.w	800bd2a <_scanf_float+0x6e>
 800beb8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bebc:	6022      	str	r2, [r4, #0]
 800bebe:	2501      	movs	r5, #1
 800bec0:	e7c0      	b.n	800be44 <_scanf_float+0x188>
 800bec2:	2d03      	cmp	r5, #3
 800bec4:	d0e2      	beq.n	800be8c <_scanf_float+0x1d0>
 800bec6:	2d05      	cmp	r5, #5
 800bec8:	e7de      	b.n	800be88 <_scanf_float+0x1cc>
 800beca:	2d02      	cmp	r5, #2
 800becc:	f47f af26 	bne.w	800bd1c <_scanf_float+0x60>
 800bed0:	2503      	movs	r5, #3
 800bed2:	e7b7      	b.n	800be44 <_scanf_float+0x188>
 800bed4:	2d06      	cmp	r5, #6
 800bed6:	f47f af21 	bne.w	800bd1c <_scanf_float+0x60>
 800beda:	2507      	movs	r5, #7
 800bedc:	e7b2      	b.n	800be44 <_scanf_float+0x188>
 800bede:	6822      	ldr	r2, [r4, #0]
 800bee0:	0591      	lsls	r1, r2, #22
 800bee2:	f57f af1b 	bpl.w	800bd1c <_scanf_float+0x60>
 800bee6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800beea:	6022      	str	r2, [r4, #0]
 800beec:	f8cd 9004 	str.w	r9, [sp, #4]
 800bef0:	e7a8      	b.n	800be44 <_scanf_float+0x188>
 800bef2:	6822      	ldr	r2, [r4, #0]
 800bef4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800bef8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800befc:	d006      	beq.n	800bf0c <_scanf_float+0x250>
 800befe:	0550      	lsls	r0, r2, #21
 800bf00:	f57f af0c 	bpl.w	800bd1c <_scanf_float+0x60>
 800bf04:	f1b9 0f00 	cmp.w	r9, #0
 800bf08:	f43f af0f 	beq.w	800bd2a <_scanf_float+0x6e>
 800bf0c:	0591      	lsls	r1, r2, #22
 800bf0e:	bf58      	it	pl
 800bf10:	9901      	ldrpl	r1, [sp, #4]
 800bf12:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bf16:	bf58      	it	pl
 800bf18:	eba9 0101 	subpl.w	r1, r9, r1
 800bf1c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800bf20:	bf58      	it	pl
 800bf22:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800bf26:	6022      	str	r2, [r4, #0]
 800bf28:	f04f 0900 	mov.w	r9, #0
 800bf2c:	e78a      	b.n	800be44 <_scanf_float+0x188>
 800bf2e:	f04f 0a03 	mov.w	sl, #3
 800bf32:	e787      	b.n	800be44 <_scanf_float+0x188>
 800bf34:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800bf38:	4639      	mov	r1, r7
 800bf3a:	4640      	mov	r0, r8
 800bf3c:	4798      	blx	r3
 800bf3e:	2800      	cmp	r0, #0
 800bf40:	f43f aedf 	beq.w	800bd02 <_scanf_float+0x46>
 800bf44:	e6ea      	b.n	800bd1c <_scanf_float+0x60>
 800bf46:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bf4a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bf4e:	463a      	mov	r2, r7
 800bf50:	4640      	mov	r0, r8
 800bf52:	4798      	blx	r3
 800bf54:	6923      	ldr	r3, [r4, #16]
 800bf56:	3b01      	subs	r3, #1
 800bf58:	6123      	str	r3, [r4, #16]
 800bf5a:	e6ec      	b.n	800bd36 <_scanf_float+0x7a>
 800bf5c:	1e6b      	subs	r3, r5, #1
 800bf5e:	2b06      	cmp	r3, #6
 800bf60:	d825      	bhi.n	800bfae <_scanf_float+0x2f2>
 800bf62:	2d02      	cmp	r5, #2
 800bf64:	d836      	bhi.n	800bfd4 <_scanf_float+0x318>
 800bf66:	455e      	cmp	r6, fp
 800bf68:	f67f aee8 	bls.w	800bd3c <_scanf_float+0x80>
 800bf6c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bf70:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bf74:	463a      	mov	r2, r7
 800bf76:	4640      	mov	r0, r8
 800bf78:	4798      	blx	r3
 800bf7a:	6923      	ldr	r3, [r4, #16]
 800bf7c:	3b01      	subs	r3, #1
 800bf7e:	6123      	str	r3, [r4, #16]
 800bf80:	e7f1      	b.n	800bf66 <_scanf_float+0x2aa>
 800bf82:	9802      	ldr	r0, [sp, #8]
 800bf84:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bf88:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800bf8c:	9002      	str	r0, [sp, #8]
 800bf8e:	463a      	mov	r2, r7
 800bf90:	4640      	mov	r0, r8
 800bf92:	4798      	blx	r3
 800bf94:	6923      	ldr	r3, [r4, #16]
 800bf96:	3b01      	subs	r3, #1
 800bf98:	6123      	str	r3, [r4, #16]
 800bf9a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bf9e:	fa5f fa8a 	uxtb.w	sl, sl
 800bfa2:	f1ba 0f02 	cmp.w	sl, #2
 800bfa6:	d1ec      	bne.n	800bf82 <_scanf_float+0x2c6>
 800bfa8:	3d03      	subs	r5, #3
 800bfaa:	b2ed      	uxtb	r5, r5
 800bfac:	1b76      	subs	r6, r6, r5
 800bfae:	6823      	ldr	r3, [r4, #0]
 800bfb0:	05da      	lsls	r2, r3, #23
 800bfb2:	d52f      	bpl.n	800c014 <_scanf_float+0x358>
 800bfb4:	055b      	lsls	r3, r3, #21
 800bfb6:	d510      	bpl.n	800bfda <_scanf_float+0x31e>
 800bfb8:	455e      	cmp	r6, fp
 800bfba:	f67f aebf 	bls.w	800bd3c <_scanf_float+0x80>
 800bfbe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bfc2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bfc6:	463a      	mov	r2, r7
 800bfc8:	4640      	mov	r0, r8
 800bfca:	4798      	blx	r3
 800bfcc:	6923      	ldr	r3, [r4, #16]
 800bfce:	3b01      	subs	r3, #1
 800bfd0:	6123      	str	r3, [r4, #16]
 800bfd2:	e7f1      	b.n	800bfb8 <_scanf_float+0x2fc>
 800bfd4:	46aa      	mov	sl, r5
 800bfd6:	9602      	str	r6, [sp, #8]
 800bfd8:	e7df      	b.n	800bf9a <_scanf_float+0x2de>
 800bfda:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800bfde:	6923      	ldr	r3, [r4, #16]
 800bfe0:	2965      	cmp	r1, #101	; 0x65
 800bfe2:	f103 33ff 	add.w	r3, r3, #4294967295
 800bfe6:	f106 35ff 	add.w	r5, r6, #4294967295
 800bfea:	6123      	str	r3, [r4, #16]
 800bfec:	d00c      	beq.n	800c008 <_scanf_float+0x34c>
 800bfee:	2945      	cmp	r1, #69	; 0x45
 800bff0:	d00a      	beq.n	800c008 <_scanf_float+0x34c>
 800bff2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bff6:	463a      	mov	r2, r7
 800bff8:	4640      	mov	r0, r8
 800bffa:	4798      	blx	r3
 800bffc:	6923      	ldr	r3, [r4, #16]
 800bffe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c002:	3b01      	subs	r3, #1
 800c004:	1eb5      	subs	r5, r6, #2
 800c006:	6123      	str	r3, [r4, #16]
 800c008:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c00c:	463a      	mov	r2, r7
 800c00e:	4640      	mov	r0, r8
 800c010:	4798      	blx	r3
 800c012:	462e      	mov	r6, r5
 800c014:	6825      	ldr	r5, [r4, #0]
 800c016:	f015 0510 	ands.w	r5, r5, #16
 800c01a:	d159      	bne.n	800c0d0 <_scanf_float+0x414>
 800c01c:	7035      	strb	r5, [r6, #0]
 800c01e:	6823      	ldr	r3, [r4, #0]
 800c020:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c024:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c028:	d11b      	bne.n	800c062 <_scanf_float+0x3a6>
 800c02a:	9b01      	ldr	r3, [sp, #4]
 800c02c:	454b      	cmp	r3, r9
 800c02e:	eba3 0209 	sub.w	r2, r3, r9
 800c032:	d123      	bne.n	800c07c <_scanf_float+0x3c0>
 800c034:	2200      	movs	r2, #0
 800c036:	4659      	mov	r1, fp
 800c038:	4640      	mov	r0, r8
 800c03a:	f000 fedf 	bl	800cdfc <_strtod_r>
 800c03e:	6822      	ldr	r2, [r4, #0]
 800c040:	9b03      	ldr	r3, [sp, #12]
 800c042:	f012 0f02 	tst.w	r2, #2
 800c046:	ec57 6b10 	vmov	r6, r7, d0
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	d021      	beq.n	800c092 <_scanf_float+0x3d6>
 800c04e:	9903      	ldr	r1, [sp, #12]
 800c050:	1d1a      	adds	r2, r3, #4
 800c052:	600a      	str	r2, [r1, #0]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	e9c3 6700 	strd	r6, r7, [r3]
 800c05a:	68e3      	ldr	r3, [r4, #12]
 800c05c:	3301      	adds	r3, #1
 800c05e:	60e3      	str	r3, [r4, #12]
 800c060:	e66d      	b.n	800bd3e <_scanf_float+0x82>
 800c062:	9b04      	ldr	r3, [sp, #16]
 800c064:	2b00      	cmp	r3, #0
 800c066:	d0e5      	beq.n	800c034 <_scanf_float+0x378>
 800c068:	9905      	ldr	r1, [sp, #20]
 800c06a:	230a      	movs	r3, #10
 800c06c:	462a      	mov	r2, r5
 800c06e:	3101      	adds	r1, #1
 800c070:	4640      	mov	r0, r8
 800c072:	f000 ffb3 	bl	800cfdc <_strtol_r>
 800c076:	9b04      	ldr	r3, [sp, #16]
 800c078:	9e05      	ldr	r6, [sp, #20]
 800c07a:	1ac2      	subs	r2, r0, r3
 800c07c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800c080:	429e      	cmp	r6, r3
 800c082:	bf28      	it	cs
 800c084:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800c088:	4912      	ldr	r1, [pc, #72]	; (800c0d4 <_scanf_float+0x418>)
 800c08a:	4630      	mov	r0, r6
 800c08c:	f000 f860 	bl	800c150 <siprintf>
 800c090:	e7d0      	b.n	800c034 <_scanf_float+0x378>
 800c092:	9903      	ldr	r1, [sp, #12]
 800c094:	f012 0f04 	tst.w	r2, #4
 800c098:	f103 0204 	add.w	r2, r3, #4
 800c09c:	600a      	str	r2, [r1, #0]
 800c09e:	d1d9      	bne.n	800c054 <_scanf_float+0x398>
 800c0a0:	f8d3 8000 	ldr.w	r8, [r3]
 800c0a4:	ee10 2a10 	vmov	r2, s0
 800c0a8:	ee10 0a10 	vmov	r0, s0
 800c0ac:	463b      	mov	r3, r7
 800c0ae:	4639      	mov	r1, r7
 800c0b0:	f7f4 fd54 	bl	8000b5c <__aeabi_dcmpun>
 800c0b4:	b128      	cbz	r0, 800c0c2 <_scanf_float+0x406>
 800c0b6:	4808      	ldr	r0, [pc, #32]	; (800c0d8 <_scanf_float+0x41c>)
 800c0b8:	f000 f810 	bl	800c0dc <nanf>
 800c0bc:	ed88 0a00 	vstr	s0, [r8]
 800c0c0:	e7cb      	b.n	800c05a <_scanf_float+0x39e>
 800c0c2:	4630      	mov	r0, r6
 800c0c4:	4639      	mov	r1, r7
 800c0c6:	f7f4 fda7 	bl	8000c18 <__aeabi_d2f>
 800c0ca:	f8c8 0000 	str.w	r0, [r8]
 800c0ce:	e7c4      	b.n	800c05a <_scanf_float+0x39e>
 800c0d0:	2500      	movs	r5, #0
 800c0d2:	e634      	b.n	800bd3e <_scanf_float+0x82>
 800c0d4:	08010d78 	.word	0x08010d78
 800c0d8:	08010e7f 	.word	0x08010e7f

0800c0dc <nanf>:
 800c0dc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c0e4 <nanf+0x8>
 800c0e0:	4770      	bx	lr
 800c0e2:	bf00      	nop
 800c0e4:	7fc00000 	.word	0x7fc00000

0800c0e8 <sniprintf>:
 800c0e8:	b40c      	push	{r2, r3}
 800c0ea:	b530      	push	{r4, r5, lr}
 800c0ec:	4b17      	ldr	r3, [pc, #92]	; (800c14c <sniprintf+0x64>)
 800c0ee:	1e0c      	subs	r4, r1, #0
 800c0f0:	681d      	ldr	r5, [r3, #0]
 800c0f2:	b09d      	sub	sp, #116	; 0x74
 800c0f4:	da08      	bge.n	800c108 <sniprintf+0x20>
 800c0f6:	238b      	movs	r3, #139	; 0x8b
 800c0f8:	602b      	str	r3, [r5, #0]
 800c0fa:	f04f 30ff 	mov.w	r0, #4294967295
 800c0fe:	b01d      	add	sp, #116	; 0x74
 800c100:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c104:	b002      	add	sp, #8
 800c106:	4770      	bx	lr
 800c108:	f44f 7302 	mov.w	r3, #520	; 0x208
 800c10c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c110:	bf14      	ite	ne
 800c112:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c116:	4623      	moveq	r3, r4
 800c118:	9304      	str	r3, [sp, #16]
 800c11a:	9307      	str	r3, [sp, #28]
 800c11c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c120:	9002      	str	r0, [sp, #8]
 800c122:	9006      	str	r0, [sp, #24]
 800c124:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c128:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c12a:	ab21      	add	r3, sp, #132	; 0x84
 800c12c:	a902      	add	r1, sp, #8
 800c12e:	4628      	mov	r0, r5
 800c130:	9301      	str	r3, [sp, #4]
 800c132:	f002 ffb1 	bl	800f098 <_svfiprintf_r>
 800c136:	1c43      	adds	r3, r0, #1
 800c138:	bfbc      	itt	lt
 800c13a:	238b      	movlt	r3, #139	; 0x8b
 800c13c:	602b      	strlt	r3, [r5, #0]
 800c13e:	2c00      	cmp	r4, #0
 800c140:	d0dd      	beq.n	800c0fe <sniprintf+0x16>
 800c142:	9b02      	ldr	r3, [sp, #8]
 800c144:	2200      	movs	r2, #0
 800c146:	701a      	strb	r2, [r3, #0]
 800c148:	e7d9      	b.n	800c0fe <sniprintf+0x16>
 800c14a:	bf00      	nop
 800c14c:	20000020 	.word	0x20000020

0800c150 <siprintf>:
 800c150:	b40e      	push	{r1, r2, r3}
 800c152:	b500      	push	{lr}
 800c154:	b09c      	sub	sp, #112	; 0x70
 800c156:	ab1d      	add	r3, sp, #116	; 0x74
 800c158:	9002      	str	r0, [sp, #8]
 800c15a:	9006      	str	r0, [sp, #24]
 800c15c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c160:	4809      	ldr	r0, [pc, #36]	; (800c188 <siprintf+0x38>)
 800c162:	9107      	str	r1, [sp, #28]
 800c164:	9104      	str	r1, [sp, #16]
 800c166:	4909      	ldr	r1, [pc, #36]	; (800c18c <siprintf+0x3c>)
 800c168:	f853 2b04 	ldr.w	r2, [r3], #4
 800c16c:	9105      	str	r1, [sp, #20]
 800c16e:	6800      	ldr	r0, [r0, #0]
 800c170:	9301      	str	r3, [sp, #4]
 800c172:	a902      	add	r1, sp, #8
 800c174:	f002 ff90 	bl	800f098 <_svfiprintf_r>
 800c178:	9b02      	ldr	r3, [sp, #8]
 800c17a:	2200      	movs	r2, #0
 800c17c:	701a      	strb	r2, [r3, #0]
 800c17e:	b01c      	add	sp, #112	; 0x70
 800c180:	f85d eb04 	ldr.w	lr, [sp], #4
 800c184:	b003      	add	sp, #12
 800c186:	4770      	bx	lr
 800c188:	20000020 	.word	0x20000020
 800c18c:	ffff0208 	.word	0xffff0208

0800c190 <strncpy>:
 800c190:	b510      	push	{r4, lr}
 800c192:	3901      	subs	r1, #1
 800c194:	4603      	mov	r3, r0
 800c196:	b132      	cbz	r2, 800c1a6 <strncpy+0x16>
 800c198:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c19c:	f803 4b01 	strb.w	r4, [r3], #1
 800c1a0:	3a01      	subs	r2, #1
 800c1a2:	2c00      	cmp	r4, #0
 800c1a4:	d1f7      	bne.n	800c196 <strncpy+0x6>
 800c1a6:	441a      	add	r2, r3
 800c1a8:	2100      	movs	r1, #0
 800c1aa:	4293      	cmp	r3, r2
 800c1ac:	d100      	bne.n	800c1b0 <strncpy+0x20>
 800c1ae:	bd10      	pop	{r4, pc}
 800c1b0:	f803 1b01 	strb.w	r1, [r3], #1
 800c1b4:	e7f9      	b.n	800c1aa <strncpy+0x1a>

0800c1b6 <sulp>:
 800c1b6:	b570      	push	{r4, r5, r6, lr}
 800c1b8:	4604      	mov	r4, r0
 800c1ba:	460d      	mov	r5, r1
 800c1bc:	ec45 4b10 	vmov	d0, r4, r5
 800c1c0:	4616      	mov	r6, r2
 800c1c2:	f002 fcc7 	bl	800eb54 <__ulp>
 800c1c6:	ec51 0b10 	vmov	r0, r1, d0
 800c1ca:	b17e      	cbz	r6, 800c1ec <sulp+0x36>
 800c1cc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c1d0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	dd09      	ble.n	800c1ec <sulp+0x36>
 800c1d8:	051b      	lsls	r3, r3, #20
 800c1da:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800c1de:	2400      	movs	r4, #0
 800c1e0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800c1e4:	4622      	mov	r2, r4
 800c1e6:	462b      	mov	r3, r5
 800c1e8:	f7f4 fa1e 	bl	8000628 <__aeabi_dmul>
 800c1ec:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c1f0 <_strtod_l>:
 800c1f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1f4:	ed2d 8b02 	vpush	{d8}
 800c1f8:	b09d      	sub	sp, #116	; 0x74
 800c1fa:	461f      	mov	r7, r3
 800c1fc:	2300      	movs	r3, #0
 800c1fe:	9318      	str	r3, [sp, #96]	; 0x60
 800c200:	4ba2      	ldr	r3, [pc, #648]	; (800c48c <_strtod_l+0x29c>)
 800c202:	9213      	str	r2, [sp, #76]	; 0x4c
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	9305      	str	r3, [sp, #20]
 800c208:	4604      	mov	r4, r0
 800c20a:	4618      	mov	r0, r3
 800c20c:	4688      	mov	r8, r1
 800c20e:	f7f3 fff1 	bl	80001f4 <strlen>
 800c212:	f04f 0a00 	mov.w	sl, #0
 800c216:	4605      	mov	r5, r0
 800c218:	f04f 0b00 	mov.w	fp, #0
 800c21c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c220:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c222:	781a      	ldrb	r2, [r3, #0]
 800c224:	2a2b      	cmp	r2, #43	; 0x2b
 800c226:	d04e      	beq.n	800c2c6 <_strtod_l+0xd6>
 800c228:	d83b      	bhi.n	800c2a2 <_strtod_l+0xb2>
 800c22a:	2a0d      	cmp	r2, #13
 800c22c:	d834      	bhi.n	800c298 <_strtod_l+0xa8>
 800c22e:	2a08      	cmp	r2, #8
 800c230:	d834      	bhi.n	800c29c <_strtod_l+0xac>
 800c232:	2a00      	cmp	r2, #0
 800c234:	d03e      	beq.n	800c2b4 <_strtod_l+0xc4>
 800c236:	2300      	movs	r3, #0
 800c238:	930a      	str	r3, [sp, #40]	; 0x28
 800c23a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800c23c:	7833      	ldrb	r3, [r6, #0]
 800c23e:	2b30      	cmp	r3, #48	; 0x30
 800c240:	f040 80b0 	bne.w	800c3a4 <_strtod_l+0x1b4>
 800c244:	7873      	ldrb	r3, [r6, #1]
 800c246:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c24a:	2b58      	cmp	r3, #88	; 0x58
 800c24c:	d168      	bne.n	800c320 <_strtod_l+0x130>
 800c24e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c250:	9301      	str	r3, [sp, #4]
 800c252:	ab18      	add	r3, sp, #96	; 0x60
 800c254:	9702      	str	r7, [sp, #8]
 800c256:	9300      	str	r3, [sp, #0]
 800c258:	4a8d      	ldr	r2, [pc, #564]	; (800c490 <_strtod_l+0x2a0>)
 800c25a:	ab19      	add	r3, sp, #100	; 0x64
 800c25c:	a917      	add	r1, sp, #92	; 0x5c
 800c25e:	4620      	mov	r0, r4
 800c260:	f001 fdd2 	bl	800de08 <__gethex>
 800c264:	f010 0707 	ands.w	r7, r0, #7
 800c268:	4605      	mov	r5, r0
 800c26a:	d005      	beq.n	800c278 <_strtod_l+0x88>
 800c26c:	2f06      	cmp	r7, #6
 800c26e:	d12c      	bne.n	800c2ca <_strtod_l+0xda>
 800c270:	3601      	adds	r6, #1
 800c272:	2300      	movs	r3, #0
 800c274:	9617      	str	r6, [sp, #92]	; 0x5c
 800c276:	930a      	str	r3, [sp, #40]	; 0x28
 800c278:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	f040 8590 	bne.w	800cda0 <_strtod_l+0xbb0>
 800c280:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c282:	b1eb      	cbz	r3, 800c2c0 <_strtod_l+0xd0>
 800c284:	4652      	mov	r2, sl
 800c286:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c28a:	ec43 2b10 	vmov	d0, r2, r3
 800c28e:	b01d      	add	sp, #116	; 0x74
 800c290:	ecbd 8b02 	vpop	{d8}
 800c294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c298:	2a20      	cmp	r2, #32
 800c29a:	d1cc      	bne.n	800c236 <_strtod_l+0x46>
 800c29c:	3301      	adds	r3, #1
 800c29e:	9317      	str	r3, [sp, #92]	; 0x5c
 800c2a0:	e7be      	b.n	800c220 <_strtod_l+0x30>
 800c2a2:	2a2d      	cmp	r2, #45	; 0x2d
 800c2a4:	d1c7      	bne.n	800c236 <_strtod_l+0x46>
 800c2a6:	2201      	movs	r2, #1
 800c2a8:	920a      	str	r2, [sp, #40]	; 0x28
 800c2aa:	1c5a      	adds	r2, r3, #1
 800c2ac:	9217      	str	r2, [sp, #92]	; 0x5c
 800c2ae:	785b      	ldrb	r3, [r3, #1]
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d1c2      	bne.n	800c23a <_strtod_l+0x4a>
 800c2b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c2b6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	f040 856e 	bne.w	800cd9c <_strtod_l+0xbac>
 800c2c0:	4652      	mov	r2, sl
 800c2c2:	465b      	mov	r3, fp
 800c2c4:	e7e1      	b.n	800c28a <_strtod_l+0x9a>
 800c2c6:	2200      	movs	r2, #0
 800c2c8:	e7ee      	b.n	800c2a8 <_strtod_l+0xb8>
 800c2ca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c2cc:	b13a      	cbz	r2, 800c2de <_strtod_l+0xee>
 800c2ce:	2135      	movs	r1, #53	; 0x35
 800c2d0:	a81a      	add	r0, sp, #104	; 0x68
 800c2d2:	f002 fd4a 	bl	800ed6a <__copybits>
 800c2d6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c2d8:	4620      	mov	r0, r4
 800c2da:	f002 f909 	bl	800e4f0 <_Bfree>
 800c2de:	3f01      	subs	r7, #1
 800c2e0:	2f04      	cmp	r7, #4
 800c2e2:	d806      	bhi.n	800c2f2 <_strtod_l+0x102>
 800c2e4:	e8df f007 	tbb	[pc, r7]
 800c2e8:	1714030a 	.word	0x1714030a
 800c2ec:	0a          	.byte	0x0a
 800c2ed:	00          	.byte	0x00
 800c2ee:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800c2f2:	0728      	lsls	r0, r5, #28
 800c2f4:	d5c0      	bpl.n	800c278 <_strtod_l+0x88>
 800c2f6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800c2fa:	e7bd      	b.n	800c278 <_strtod_l+0x88>
 800c2fc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800c300:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c302:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c306:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c30a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c30e:	e7f0      	b.n	800c2f2 <_strtod_l+0x102>
 800c310:	f8df b180 	ldr.w	fp, [pc, #384]	; 800c494 <_strtod_l+0x2a4>
 800c314:	e7ed      	b.n	800c2f2 <_strtod_l+0x102>
 800c316:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800c31a:	f04f 3aff 	mov.w	sl, #4294967295
 800c31e:	e7e8      	b.n	800c2f2 <_strtod_l+0x102>
 800c320:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c322:	1c5a      	adds	r2, r3, #1
 800c324:	9217      	str	r2, [sp, #92]	; 0x5c
 800c326:	785b      	ldrb	r3, [r3, #1]
 800c328:	2b30      	cmp	r3, #48	; 0x30
 800c32a:	d0f9      	beq.n	800c320 <_strtod_l+0x130>
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d0a3      	beq.n	800c278 <_strtod_l+0x88>
 800c330:	2301      	movs	r3, #1
 800c332:	f04f 0900 	mov.w	r9, #0
 800c336:	9304      	str	r3, [sp, #16]
 800c338:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c33a:	9308      	str	r3, [sp, #32]
 800c33c:	f8cd 901c 	str.w	r9, [sp, #28]
 800c340:	464f      	mov	r7, r9
 800c342:	220a      	movs	r2, #10
 800c344:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800c346:	7806      	ldrb	r6, [r0, #0]
 800c348:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800c34c:	b2d9      	uxtb	r1, r3
 800c34e:	2909      	cmp	r1, #9
 800c350:	d92a      	bls.n	800c3a8 <_strtod_l+0x1b8>
 800c352:	9905      	ldr	r1, [sp, #20]
 800c354:	462a      	mov	r2, r5
 800c356:	f003 f913 	bl	800f580 <strncmp>
 800c35a:	b398      	cbz	r0, 800c3c4 <_strtod_l+0x1d4>
 800c35c:	2000      	movs	r0, #0
 800c35e:	4632      	mov	r2, r6
 800c360:	463d      	mov	r5, r7
 800c362:	9005      	str	r0, [sp, #20]
 800c364:	4603      	mov	r3, r0
 800c366:	2a65      	cmp	r2, #101	; 0x65
 800c368:	d001      	beq.n	800c36e <_strtod_l+0x17e>
 800c36a:	2a45      	cmp	r2, #69	; 0x45
 800c36c:	d118      	bne.n	800c3a0 <_strtod_l+0x1b0>
 800c36e:	b91d      	cbnz	r5, 800c378 <_strtod_l+0x188>
 800c370:	9a04      	ldr	r2, [sp, #16]
 800c372:	4302      	orrs	r2, r0
 800c374:	d09e      	beq.n	800c2b4 <_strtod_l+0xc4>
 800c376:	2500      	movs	r5, #0
 800c378:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800c37c:	f108 0201 	add.w	r2, r8, #1
 800c380:	9217      	str	r2, [sp, #92]	; 0x5c
 800c382:	f898 2001 	ldrb.w	r2, [r8, #1]
 800c386:	2a2b      	cmp	r2, #43	; 0x2b
 800c388:	d075      	beq.n	800c476 <_strtod_l+0x286>
 800c38a:	2a2d      	cmp	r2, #45	; 0x2d
 800c38c:	d07b      	beq.n	800c486 <_strtod_l+0x296>
 800c38e:	f04f 0c00 	mov.w	ip, #0
 800c392:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800c396:	2909      	cmp	r1, #9
 800c398:	f240 8082 	bls.w	800c4a0 <_strtod_l+0x2b0>
 800c39c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c3a0:	2600      	movs	r6, #0
 800c3a2:	e09d      	b.n	800c4e0 <_strtod_l+0x2f0>
 800c3a4:	2300      	movs	r3, #0
 800c3a6:	e7c4      	b.n	800c332 <_strtod_l+0x142>
 800c3a8:	2f08      	cmp	r7, #8
 800c3aa:	bfd8      	it	le
 800c3ac:	9907      	ldrle	r1, [sp, #28]
 800c3ae:	f100 0001 	add.w	r0, r0, #1
 800c3b2:	bfda      	itte	le
 800c3b4:	fb02 3301 	mlale	r3, r2, r1, r3
 800c3b8:	9307      	strle	r3, [sp, #28]
 800c3ba:	fb02 3909 	mlagt	r9, r2, r9, r3
 800c3be:	3701      	adds	r7, #1
 800c3c0:	9017      	str	r0, [sp, #92]	; 0x5c
 800c3c2:	e7bf      	b.n	800c344 <_strtod_l+0x154>
 800c3c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c3c6:	195a      	adds	r2, r3, r5
 800c3c8:	9217      	str	r2, [sp, #92]	; 0x5c
 800c3ca:	5d5a      	ldrb	r2, [r3, r5]
 800c3cc:	2f00      	cmp	r7, #0
 800c3ce:	d037      	beq.n	800c440 <_strtod_l+0x250>
 800c3d0:	9005      	str	r0, [sp, #20]
 800c3d2:	463d      	mov	r5, r7
 800c3d4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800c3d8:	2b09      	cmp	r3, #9
 800c3da:	d912      	bls.n	800c402 <_strtod_l+0x212>
 800c3dc:	2301      	movs	r3, #1
 800c3de:	e7c2      	b.n	800c366 <_strtod_l+0x176>
 800c3e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c3e2:	1c5a      	adds	r2, r3, #1
 800c3e4:	9217      	str	r2, [sp, #92]	; 0x5c
 800c3e6:	785a      	ldrb	r2, [r3, #1]
 800c3e8:	3001      	adds	r0, #1
 800c3ea:	2a30      	cmp	r2, #48	; 0x30
 800c3ec:	d0f8      	beq.n	800c3e0 <_strtod_l+0x1f0>
 800c3ee:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800c3f2:	2b08      	cmp	r3, #8
 800c3f4:	f200 84d9 	bhi.w	800cdaa <_strtod_l+0xbba>
 800c3f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c3fa:	9005      	str	r0, [sp, #20]
 800c3fc:	2000      	movs	r0, #0
 800c3fe:	9308      	str	r3, [sp, #32]
 800c400:	4605      	mov	r5, r0
 800c402:	3a30      	subs	r2, #48	; 0x30
 800c404:	f100 0301 	add.w	r3, r0, #1
 800c408:	d014      	beq.n	800c434 <_strtod_l+0x244>
 800c40a:	9905      	ldr	r1, [sp, #20]
 800c40c:	4419      	add	r1, r3
 800c40e:	9105      	str	r1, [sp, #20]
 800c410:	462b      	mov	r3, r5
 800c412:	eb00 0e05 	add.w	lr, r0, r5
 800c416:	210a      	movs	r1, #10
 800c418:	4573      	cmp	r3, lr
 800c41a:	d113      	bne.n	800c444 <_strtod_l+0x254>
 800c41c:	182b      	adds	r3, r5, r0
 800c41e:	2b08      	cmp	r3, #8
 800c420:	f105 0501 	add.w	r5, r5, #1
 800c424:	4405      	add	r5, r0
 800c426:	dc1c      	bgt.n	800c462 <_strtod_l+0x272>
 800c428:	9907      	ldr	r1, [sp, #28]
 800c42a:	230a      	movs	r3, #10
 800c42c:	fb03 2301 	mla	r3, r3, r1, r2
 800c430:	9307      	str	r3, [sp, #28]
 800c432:	2300      	movs	r3, #0
 800c434:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c436:	1c51      	adds	r1, r2, #1
 800c438:	9117      	str	r1, [sp, #92]	; 0x5c
 800c43a:	7852      	ldrb	r2, [r2, #1]
 800c43c:	4618      	mov	r0, r3
 800c43e:	e7c9      	b.n	800c3d4 <_strtod_l+0x1e4>
 800c440:	4638      	mov	r0, r7
 800c442:	e7d2      	b.n	800c3ea <_strtod_l+0x1fa>
 800c444:	2b08      	cmp	r3, #8
 800c446:	dc04      	bgt.n	800c452 <_strtod_l+0x262>
 800c448:	9e07      	ldr	r6, [sp, #28]
 800c44a:	434e      	muls	r6, r1
 800c44c:	9607      	str	r6, [sp, #28]
 800c44e:	3301      	adds	r3, #1
 800c450:	e7e2      	b.n	800c418 <_strtod_l+0x228>
 800c452:	f103 0c01 	add.w	ip, r3, #1
 800c456:	f1bc 0f10 	cmp.w	ip, #16
 800c45a:	bfd8      	it	le
 800c45c:	fb01 f909 	mulle.w	r9, r1, r9
 800c460:	e7f5      	b.n	800c44e <_strtod_l+0x25e>
 800c462:	2d10      	cmp	r5, #16
 800c464:	bfdc      	itt	le
 800c466:	230a      	movle	r3, #10
 800c468:	fb03 2909 	mlale	r9, r3, r9, r2
 800c46c:	e7e1      	b.n	800c432 <_strtod_l+0x242>
 800c46e:	2300      	movs	r3, #0
 800c470:	9305      	str	r3, [sp, #20]
 800c472:	2301      	movs	r3, #1
 800c474:	e77c      	b.n	800c370 <_strtod_l+0x180>
 800c476:	f04f 0c00 	mov.w	ip, #0
 800c47a:	f108 0202 	add.w	r2, r8, #2
 800c47e:	9217      	str	r2, [sp, #92]	; 0x5c
 800c480:	f898 2002 	ldrb.w	r2, [r8, #2]
 800c484:	e785      	b.n	800c392 <_strtod_l+0x1a2>
 800c486:	f04f 0c01 	mov.w	ip, #1
 800c48a:	e7f6      	b.n	800c47a <_strtod_l+0x28a>
 800c48c:	08011060 	.word	0x08011060
 800c490:	08010d80 	.word	0x08010d80
 800c494:	7ff00000 	.word	0x7ff00000
 800c498:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c49a:	1c51      	adds	r1, r2, #1
 800c49c:	9117      	str	r1, [sp, #92]	; 0x5c
 800c49e:	7852      	ldrb	r2, [r2, #1]
 800c4a0:	2a30      	cmp	r2, #48	; 0x30
 800c4a2:	d0f9      	beq.n	800c498 <_strtod_l+0x2a8>
 800c4a4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800c4a8:	2908      	cmp	r1, #8
 800c4aa:	f63f af79 	bhi.w	800c3a0 <_strtod_l+0x1b0>
 800c4ae:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800c4b2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c4b4:	9206      	str	r2, [sp, #24]
 800c4b6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c4b8:	1c51      	adds	r1, r2, #1
 800c4ba:	9117      	str	r1, [sp, #92]	; 0x5c
 800c4bc:	7852      	ldrb	r2, [r2, #1]
 800c4be:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800c4c2:	2e09      	cmp	r6, #9
 800c4c4:	d937      	bls.n	800c536 <_strtod_l+0x346>
 800c4c6:	9e06      	ldr	r6, [sp, #24]
 800c4c8:	1b89      	subs	r1, r1, r6
 800c4ca:	2908      	cmp	r1, #8
 800c4cc:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800c4d0:	dc02      	bgt.n	800c4d8 <_strtod_l+0x2e8>
 800c4d2:	4576      	cmp	r6, lr
 800c4d4:	bfa8      	it	ge
 800c4d6:	4676      	movge	r6, lr
 800c4d8:	f1bc 0f00 	cmp.w	ip, #0
 800c4dc:	d000      	beq.n	800c4e0 <_strtod_l+0x2f0>
 800c4de:	4276      	negs	r6, r6
 800c4e0:	2d00      	cmp	r5, #0
 800c4e2:	d14d      	bne.n	800c580 <_strtod_l+0x390>
 800c4e4:	9904      	ldr	r1, [sp, #16]
 800c4e6:	4301      	orrs	r1, r0
 800c4e8:	f47f aec6 	bne.w	800c278 <_strtod_l+0x88>
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	f47f aee1 	bne.w	800c2b4 <_strtod_l+0xc4>
 800c4f2:	2a69      	cmp	r2, #105	; 0x69
 800c4f4:	d027      	beq.n	800c546 <_strtod_l+0x356>
 800c4f6:	dc24      	bgt.n	800c542 <_strtod_l+0x352>
 800c4f8:	2a49      	cmp	r2, #73	; 0x49
 800c4fa:	d024      	beq.n	800c546 <_strtod_l+0x356>
 800c4fc:	2a4e      	cmp	r2, #78	; 0x4e
 800c4fe:	f47f aed9 	bne.w	800c2b4 <_strtod_l+0xc4>
 800c502:	499f      	ldr	r1, [pc, #636]	; (800c780 <_strtod_l+0x590>)
 800c504:	a817      	add	r0, sp, #92	; 0x5c
 800c506:	f001 fed7 	bl	800e2b8 <__match>
 800c50a:	2800      	cmp	r0, #0
 800c50c:	f43f aed2 	beq.w	800c2b4 <_strtod_l+0xc4>
 800c510:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c512:	781b      	ldrb	r3, [r3, #0]
 800c514:	2b28      	cmp	r3, #40	; 0x28
 800c516:	d12d      	bne.n	800c574 <_strtod_l+0x384>
 800c518:	499a      	ldr	r1, [pc, #616]	; (800c784 <_strtod_l+0x594>)
 800c51a:	aa1a      	add	r2, sp, #104	; 0x68
 800c51c:	a817      	add	r0, sp, #92	; 0x5c
 800c51e:	f001 fedf 	bl	800e2e0 <__hexnan>
 800c522:	2805      	cmp	r0, #5
 800c524:	d126      	bne.n	800c574 <_strtod_l+0x384>
 800c526:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c528:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800c52c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800c530:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800c534:	e6a0      	b.n	800c278 <_strtod_l+0x88>
 800c536:	210a      	movs	r1, #10
 800c538:	fb01 2e0e 	mla	lr, r1, lr, r2
 800c53c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800c540:	e7b9      	b.n	800c4b6 <_strtod_l+0x2c6>
 800c542:	2a6e      	cmp	r2, #110	; 0x6e
 800c544:	e7db      	b.n	800c4fe <_strtod_l+0x30e>
 800c546:	4990      	ldr	r1, [pc, #576]	; (800c788 <_strtod_l+0x598>)
 800c548:	a817      	add	r0, sp, #92	; 0x5c
 800c54a:	f001 feb5 	bl	800e2b8 <__match>
 800c54e:	2800      	cmp	r0, #0
 800c550:	f43f aeb0 	beq.w	800c2b4 <_strtod_l+0xc4>
 800c554:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c556:	498d      	ldr	r1, [pc, #564]	; (800c78c <_strtod_l+0x59c>)
 800c558:	3b01      	subs	r3, #1
 800c55a:	a817      	add	r0, sp, #92	; 0x5c
 800c55c:	9317      	str	r3, [sp, #92]	; 0x5c
 800c55e:	f001 feab 	bl	800e2b8 <__match>
 800c562:	b910      	cbnz	r0, 800c56a <_strtod_l+0x37a>
 800c564:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c566:	3301      	adds	r3, #1
 800c568:	9317      	str	r3, [sp, #92]	; 0x5c
 800c56a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800c79c <_strtod_l+0x5ac>
 800c56e:	f04f 0a00 	mov.w	sl, #0
 800c572:	e681      	b.n	800c278 <_strtod_l+0x88>
 800c574:	4886      	ldr	r0, [pc, #536]	; (800c790 <_strtod_l+0x5a0>)
 800c576:	f002 ffeb 	bl	800f550 <nan>
 800c57a:	ec5b ab10 	vmov	sl, fp, d0
 800c57e:	e67b      	b.n	800c278 <_strtod_l+0x88>
 800c580:	9b05      	ldr	r3, [sp, #20]
 800c582:	9807      	ldr	r0, [sp, #28]
 800c584:	1af3      	subs	r3, r6, r3
 800c586:	2f00      	cmp	r7, #0
 800c588:	bf08      	it	eq
 800c58a:	462f      	moveq	r7, r5
 800c58c:	2d10      	cmp	r5, #16
 800c58e:	9306      	str	r3, [sp, #24]
 800c590:	46a8      	mov	r8, r5
 800c592:	bfa8      	it	ge
 800c594:	f04f 0810 	movge.w	r8, #16
 800c598:	f7f3 ffcc 	bl	8000534 <__aeabi_ui2d>
 800c59c:	2d09      	cmp	r5, #9
 800c59e:	4682      	mov	sl, r0
 800c5a0:	468b      	mov	fp, r1
 800c5a2:	dd13      	ble.n	800c5cc <_strtod_l+0x3dc>
 800c5a4:	4b7b      	ldr	r3, [pc, #492]	; (800c794 <_strtod_l+0x5a4>)
 800c5a6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c5aa:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c5ae:	f7f4 f83b 	bl	8000628 <__aeabi_dmul>
 800c5b2:	4682      	mov	sl, r0
 800c5b4:	4648      	mov	r0, r9
 800c5b6:	468b      	mov	fp, r1
 800c5b8:	f7f3 ffbc 	bl	8000534 <__aeabi_ui2d>
 800c5bc:	4602      	mov	r2, r0
 800c5be:	460b      	mov	r3, r1
 800c5c0:	4650      	mov	r0, sl
 800c5c2:	4659      	mov	r1, fp
 800c5c4:	f7f3 fe7a 	bl	80002bc <__adddf3>
 800c5c8:	4682      	mov	sl, r0
 800c5ca:	468b      	mov	fp, r1
 800c5cc:	2d0f      	cmp	r5, #15
 800c5ce:	dc38      	bgt.n	800c642 <_strtod_l+0x452>
 800c5d0:	9b06      	ldr	r3, [sp, #24]
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	f43f ae50 	beq.w	800c278 <_strtod_l+0x88>
 800c5d8:	dd24      	ble.n	800c624 <_strtod_l+0x434>
 800c5da:	2b16      	cmp	r3, #22
 800c5dc:	dc0b      	bgt.n	800c5f6 <_strtod_l+0x406>
 800c5de:	496d      	ldr	r1, [pc, #436]	; (800c794 <_strtod_l+0x5a4>)
 800c5e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c5e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c5e8:	4652      	mov	r2, sl
 800c5ea:	465b      	mov	r3, fp
 800c5ec:	f7f4 f81c 	bl	8000628 <__aeabi_dmul>
 800c5f0:	4682      	mov	sl, r0
 800c5f2:	468b      	mov	fp, r1
 800c5f4:	e640      	b.n	800c278 <_strtod_l+0x88>
 800c5f6:	9a06      	ldr	r2, [sp, #24]
 800c5f8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800c5fc:	4293      	cmp	r3, r2
 800c5fe:	db20      	blt.n	800c642 <_strtod_l+0x452>
 800c600:	4c64      	ldr	r4, [pc, #400]	; (800c794 <_strtod_l+0x5a4>)
 800c602:	f1c5 050f 	rsb	r5, r5, #15
 800c606:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c60a:	4652      	mov	r2, sl
 800c60c:	465b      	mov	r3, fp
 800c60e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c612:	f7f4 f809 	bl	8000628 <__aeabi_dmul>
 800c616:	9b06      	ldr	r3, [sp, #24]
 800c618:	1b5d      	subs	r5, r3, r5
 800c61a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c61e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c622:	e7e3      	b.n	800c5ec <_strtod_l+0x3fc>
 800c624:	9b06      	ldr	r3, [sp, #24]
 800c626:	3316      	adds	r3, #22
 800c628:	db0b      	blt.n	800c642 <_strtod_l+0x452>
 800c62a:	9b05      	ldr	r3, [sp, #20]
 800c62c:	1b9e      	subs	r6, r3, r6
 800c62e:	4b59      	ldr	r3, [pc, #356]	; (800c794 <_strtod_l+0x5a4>)
 800c630:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800c634:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c638:	4650      	mov	r0, sl
 800c63a:	4659      	mov	r1, fp
 800c63c:	f7f4 f91e 	bl	800087c <__aeabi_ddiv>
 800c640:	e7d6      	b.n	800c5f0 <_strtod_l+0x400>
 800c642:	9b06      	ldr	r3, [sp, #24]
 800c644:	eba5 0808 	sub.w	r8, r5, r8
 800c648:	4498      	add	r8, r3
 800c64a:	f1b8 0f00 	cmp.w	r8, #0
 800c64e:	dd74      	ble.n	800c73a <_strtod_l+0x54a>
 800c650:	f018 030f 	ands.w	r3, r8, #15
 800c654:	d00a      	beq.n	800c66c <_strtod_l+0x47c>
 800c656:	494f      	ldr	r1, [pc, #316]	; (800c794 <_strtod_l+0x5a4>)
 800c658:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c65c:	4652      	mov	r2, sl
 800c65e:	465b      	mov	r3, fp
 800c660:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c664:	f7f3 ffe0 	bl	8000628 <__aeabi_dmul>
 800c668:	4682      	mov	sl, r0
 800c66a:	468b      	mov	fp, r1
 800c66c:	f038 080f 	bics.w	r8, r8, #15
 800c670:	d04f      	beq.n	800c712 <_strtod_l+0x522>
 800c672:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800c676:	dd22      	ble.n	800c6be <_strtod_l+0x4ce>
 800c678:	2500      	movs	r5, #0
 800c67a:	462e      	mov	r6, r5
 800c67c:	9507      	str	r5, [sp, #28]
 800c67e:	9505      	str	r5, [sp, #20]
 800c680:	2322      	movs	r3, #34	; 0x22
 800c682:	f8df b118 	ldr.w	fp, [pc, #280]	; 800c79c <_strtod_l+0x5ac>
 800c686:	6023      	str	r3, [r4, #0]
 800c688:	f04f 0a00 	mov.w	sl, #0
 800c68c:	9b07      	ldr	r3, [sp, #28]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	f43f adf2 	beq.w	800c278 <_strtod_l+0x88>
 800c694:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c696:	4620      	mov	r0, r4
 800c698:	f001 ff2a 	bl	800e4f0 <_Bfree>
 800c69c:	9905      	ldr	r1, [sp, #20]
 800c69e:	4620      	mov	r0, r4
 800c6a0:	f001 ff26 	bl	800e4f0 <_Bfree>
 800c6a4:	4631      	mov	r1, r6
 800c6a6:	4620      	mov	r0, r4
 800c6a8:	f001 ff22 	bl	800e4f0 <_Bfree>
 800c6ac:	9907      	ldr	r1, [sp, #28]
 800c6ae:	4620      	mov	r0, r4
 800c6b0:	f001 ff1e 	bl	800e4f0 <_Bfree>
 800c6b4:	4629      	mov	r1, r5
 800c6b6:	4620      	mov	r0, r4
 800c6b8:	f001 ff1a 	bl	800e4f0 <_Bfree>
 800c6bc:	e5dc      	b.n	800c278 <_strtod_l+0x88>
 800c6be:	4b36      	ldr	r3, [pc, #216]	; (800c798 <_strtod_l+0x5a8>)
 800c6c0:	9304      	str	r3, [sp, #16]
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	ea4f 1828 	mov.w	r8, r8, asr #4
 800c6c8:	4650      	mov	r0, sl
 800c6ca:	4659      	mov	r1, fp
 800c6cc:	4699      	mov	r9, r3
 800c6ce:	f1b8 0f01 	cmp.w	r8, #1
 800c6d2:	dc21      	bgt.n	800c718 <_strtod_l+0x528>
 800c6d4:	b10b      	cbz	r3, 800c6da <_strtod_l+0x4ea>
 800c6d6:	4682      	mov	sl, r0
 800c6d8:	468b      	mov	fp, r1
 800c6da:	4b2f      	ldr	r3, [pc, #188]	; (800c798 <_strtod_l+0x5a8>)
 800c6dc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800c6e0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800c6e4:	4652      	mov	r2, sl
 800c6e6:	465b      	mov	r3, fp
 800c6e8:	e9d9 0100 	ldrd	r0, r1, [r9]
 800c6ec:	f7f3 ff9c 	bl	8000628 <__aeabi_dmul>
 800c6f0:	4b2a      	ldr	r3, [pc, #168]	; (800c79c <_strtod_l+0x5ac>)
 800c6f2:	460a      	mov	r2, r1
 800c6f4:	400b      	ands	r3, r1
 800c6f6:	492a      	ldr	r1, [pc, #168]	; (800c7a0 <_strtod_l+0x5b0>)
 800c6f8:	428b      	cmp	r3, r1
 800c6fa:	4682      	mov	sl, r0
 800c6fc:	d8bc      	bhi.n	800c678 <_strtod_l+0x488>
 800c6fe:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c702:	428b      	cmp	r3, r1
 800c704:	bf86      	itte	hi
 800c706:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800c7a4 <_strtod_l+0x5b4>
 800c70a:	f04f 3aff 	movhi.w	sl, #4294967295
 800c70e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800c712:	2300      	movs	r3, #0
 800c714:	9304      	str	r3, [sp, #16]
 800c716:	e084      	b.n	800c822 <_strtod_l+0x632>
 800c718:	f018 0f01 	tst.w	r8, #1
 800c71c:	d005      	beq.n	800c72a <_strtod_l+0x53a>
 800c71e:	9b04      	ldr	r3, [sp, #16]
 800c720:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c724:	f7f3 ff80 	bl	8000628 <__aeabi_dmul>
 800c728:	2301      	movs	r3, #1
 800c72a:	9a04      	ldr	r2, [sp, #16]
 800c72c:	3208      	adds	r2, #8
 800c72e:	f109 0901 	add.w	r9, r9, #1
 800c732:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c736:	9204      	str	r2, [sp, #16]
 800c738:	e7c9      	b.n	800c6ce <_strtod_l+0x4de>
 800c73a:	d0ea      	beq.n	800c712 <_strtod_l+0x522>
 800c73c:	f1c8 0800 	rsb	r8, r8, #0
 800c740:	f018 020f 	ands.w	r2, r8, #15
 800c744:	d00a      	beq.n	800c75c <_strtod_l+0x56c>
 800c746:	4b13      	ldr	r3, [pc, #76]	; (800c794 <_strtod_l+0x5a4>)
 800c748:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c74c:	4650      	mov	r0, sl
 800c74e:	4659      	mov	r1, fp
 800c750:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c754:	f7f4 f892 	bl	800087c <__aeabi_ddiv>
 800c758:	4682      	mov	sl, r0
 800c75a:	468b      	mov	fp, r1
 800c75c:	ea5f 1828 	movs.w	r8, r8, asr #4
 800c760:	d0d7      	beq.n	800c712 <_strtod_l+0x522>
 800c762:	f1b8 0f1f 	cmp.w	r8, #31
 800c766:	dd1f      	ble.n	800c7a8 <_strtod_l+0x5b8>
 800c768:	2500      	movs	r5, #0
 800c76a:	462e      	mov	r6, r5
 800c76c:	9507      	str	r5, [sp, #28]
 800c76e:	9505      	str	r5, [sp, #20]
 800c770:	2322      	movs	r3, #34	; 0x22
 800c772:	f04f 0a00 	mov.w	sl, #0
 800c776:	f04f 0b00 	mov.w	fp, #0
 800c77a:	6023      	str	r3, [r4, #0]
 800c77c:	e786      	b.n	800c68c <_strtod_l+0x49c>
 800c77e:	bf00      	nop
 800c780:	08010d51 	.word	0x08010d51
 800c784:	08010d94 	.word	0x08010d94
 800c788:	08010d49 	.word	0x08010d49
 800c78c:	08010f84 	.word	0x08010f84
 800c790:	08010e7f 	.word	0x08010e7f
 800c794:	080110f8 	.word	0x080110f8
 800c798:	080110d0 	.word	0x080110d0
 800c79c:	7ff00000 	.word	0x7ff00000
 800c7a0:	7ca00000 	.word	0x7ca00000
 800c7a4:	7fefffff 	.word	0x7fefffff
 800c7a8:	f018 0310 	ands.w	r3, r8, #16
 800c7ac:	bf18      	it	ne
 800c7ae:	236a      	movne	r3, #106	; 0x6a
 800c7b0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800cb60 <_strtod_l+0x970>
 800c7b4:	9304      	str	r3, [sp, #16]
 800c7b6:	4650      	mov	r0, sl
 800c7b8:	4659      	mov	r1, fp
 800c7ba:	2300      	movs	r3, #0
 800c7bc:	f018 0f01 	tst.w	r8, #1
 800c7c0:	d004      	beq.n	800c7cc <_strtod_l+0x5dc>
 800c7c2:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c7c6:	f7f3 ff2f 	bl	8000628 <__aeabi_dmul>
 800c7ca:	2301      	movs	r3, #1
 800c7cc:	ea5f 0868 	movs.w	r8, r8, asr #1
 800c7d0:	f109 0908 	add.w	r9, r9, #8
 800c7d4:	d1f2      	bne.n	800c7bc <_strtod_l+0x5cc>
 800c7d6:	b10b      	cbz	r3, 800c7dc <_strtod_l+0x5ec>
 800c7d8:	4682      	mov	sl, r0
 800c7da:	468b      	mov	fp, r1
 800c7dc:	9b04      	ldr	r3, [sp, #16]
 800c7de:	b1c3      	cbz	r3, 800c812 <_strtod_l+0x622>
 800c7e0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c7e4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	4659      	mov	r1, fp
 800c7ec:	dd11      	ble.n	800c812 <_strtod_l+0x622>
 800c7ee:	2b1f      	cmp	r3, #31
 800c7f0:	f340 8124 	ble.w	800ca3c <_strtod_l+0x84c>
 800c7f4:	2b34      	cmp	r3, #52	; 0x34
 800c7f6:	bfde      	ittt	le
 800c7f8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800c7fc:	f04f 33ff 	movle.w	r3, #4294967295
 800c800:	fa03 f202 	lslle.w	r2, r3, r2
 800c804:	f04f 0a00 	mov.w	sl, #0
 800c808:	bfcc      	ite	gt
 800c80a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800c80e:	ea02 0b01 	andle.w	fp, r2, r1
 800c812:	2200      	movs	r2, #0
 800c814:	2300      	movs	r3, #0
 800c816:	4650      	mov	r0, sl
 800c818:	4659      	mov	r1, fp
 800c81a:	f7f4 f96d 	bl	8000af8 <__aeabi_dcmpeq>
 800c81e:	2800      	cmp	r0, #0
 800c820:	d1a2      	bne.n	800c768 <_strtod_l+0x578>
 800c822:	9b07      	ldr	r3, [sp, #28]
 800c824:	9300      	str	r3, [sp, #0]
 800c826:	9908      	ldr	r1, [sp, #32]
 800c828:	462b      	mov	r3, r5
 800c82a:	463a      	mov	r2, r7
 800c82c:	4620      	mov	r0, r4
 800c82e:	f001 fec7 	bl	800e5c0 <__s2b>
 800c832:	9007      	str	r0, [sp, #28]
 800c834:	2800      	cmp	r0, #0
 800c836:	f43f af1f 	beq.w	800c678 <_strtod_l+0x488>
 800c83a:	9b05      	ldr	r3, [sp, #20]
 800c83c:	1b9e      	subs	r6, r3, r6
 800c83e:	9b06      	ldr	r3, [sp, #24]
 800c840:	2b00      	cmp	r3, #0
 800c842:	bfb4      	ite	lt
 800c844:	4633      	movlt	r3, r6
 800c846:	2300      	movge	r3, #0
 800c848:	930c      	str	r3, [sp, #48]	; 0x30
 800c84a:	9b06      	ldr	r3, [sp, #24]
 800c84c:	2500      	movs	r5, #0
 800c84e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c852:	9312      	str	r3, [sp, #72]	; 0x48
 800c854:	462e      	mov	r6, r5
 800c856:	9b07      	ldr	r3, [sp, #28]
 800c858:	4620      	mov	r0, r4
 800c85a:	6859      	ldr	r1, [r3, #4]
 800c85c:	f001 fe08 	bl	800e470 <_Balloc>
 800c860:	9005      	str	r0, [sp, #20]
 800c862:	2800      	cmp	r0, #0
 800c864:	f43f af0c 	beq.w	800c680 <_strtod_l+0x490>
 800c868:	9b07      	ldr	r3, [sp, #28]
 800c86a:	691a      	ldr	r2, [r3, #16]
 800c86c:	3202      	adds	r2, #2
 800c86e:	f103 010c 	add.w	r1, r3, #12
 800c872:	0092      	lsls	r2, r2, #2
 800c874:	300c      	adds	r0, #12
 800c876:	f001 fded 	bl	800e454 <memcpy>
 800c87a:	ec4b ab10 	vmov	d0, sl, fp
 800c87e:	aa1a      	add	r2, sp, #104	; 0x68
 800c880:	a919      	add	r1, sp, #100	; 0x64
 800c882:	4620      	mov	r0, r4
 800c884:	f002 f9e2 	bl	800ec4c <__d2b>
 800c888:	ec4b ab18 	vmov	d8, sl, fp
 800c88c:	9018      	str	r0, [sp, #96]	; 0x60
 800c88e:	2800      	cmp	r0, #0
 800c890:	f43f aef6 	beq.w	800c680 <_strtod_l+0x490>
 800c894:	2101      	movs	r1, #1
 800c896:	4620      	mov	r0, r4
 800c898:	f001 ff2c 	bl	800e6f4 <__i2b>
 800c89c:	4606      	mov	r6, r0
 800c89e:	2800      	cmp	r0, #0
 800c8a0:	f43f aeee 	beq.w	800c680 <_strtod_l+0x490>
 800c8a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c8a6:	9904      	ldr	r1, [sp, #16]
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	bfab      	itete	ge
 800c8ac:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800c8ae:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800c8b0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800c8b2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800c8b6:	bfac      	ite	ge
 800c8b8:	eb03 0902 	addge.w	r9, r3, r2
 800c8bc:	1ad7      	sublt	r7, r2, r3
 800c8be:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c8c0:	eba3 0801 	sub.w	r8, r3, r1
 800c8c4:	4490      	add	r8, r2
 800c8c6:	4ba1      	ldr	r3, [pc, #644]	; (800cb4c <_strtod_l+0x95c>)
 800c8c8:	f108 38ff 	add.w	r8, r8, #4294967295
 800c8cc:	4598      	cmp	r8, r3
 800c8ce:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c8d2:	f280 80c7 	bge.w	800ca64 <_strtod_l+0x874>
 800c8d6:	eba3 0308 	sub.w	r3, r3, r8
 800c8da:	2b1f      	cmp	r3, #31
 800c8dc:	eba2 0203 	sub.w	r2, r2, r3
 800c8e0:	f04f 0101 	mov.w	r1, #1
 800c8e4:	f300 80b1 	bgt.w	800ca4a <_strtod_l+0x85a>
 800c8e8:	fa01 f303 	lsl.w	r3, r1, r3
 800c8ec:	930d      	str	r3, [sp, #52]	; 0x34
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	9308      	str	r3, [sp, #32]
 800c8f2:	eb09 0802 	add.w	r8, r9, r2
 800c8f6:	9b04      	ldr	r3, [sp, #16]
 800c8f8:	45c1      	cmp	r9, r8
 800c8fa:	4417      	add	r7, r2
 800c8fc:	441f      	add	r7, r3
 800c8fe:	464b      	mov	r3, r9
 800c900:	bfa8      	it	ge
 800c902:	4643      	movge	r3, r8
 800c904:	42bb      	cmp	r3, r7
 800c906:	bfa8      	it	ge
 800c908:	463b      	movge	r3, r7
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	bfc2      	ittt	gt
 800c90e:	eba8 0803 	subgt.w	r8, r8, r3
 800c912:	1aff      	subgt	r7, r7, r3
 800c914:	eba9 0903 	subgt.w	r9, r9, r3
 800c918:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	dd17      	ble.n	800c94e <_strtod_l+0x75e>
 800c91e:	4631      	mov	r1, r6
 800c920:	461a      	mov	r2, r3
 800c922:	4620      	mov	r0, r4
 800c924:	f001 ffa6 	bl	800e874 <__pow5mult>
 800c928:	4606      	mov	r6, r0
 800c92a:	2800      	cmp	r0, #0
 800c92c:	f43f aea8 	beq.w	800c680 <_strtod_l+0x490>
 800c930:	4601      	mov	r1, r0
 800c932:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c934:	4620      	mov	r0, r4
 800c936:	f001 fef3 	bl	800e720 <__multiply>
 800c93a:	900b      	str	r0, [sp, #44]	; 0x2c
 800c93c:	2800      	cmp	r0, #0
 800c93e:	f43f ae9f 	beq.w	800c680 <_strtod_l+0x490>
 800c942:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c944:	4620      	mov	r0, r4
 800c946:	f001 fdd3 	bl	800e4f0 <_Bfree>
 800c94a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c94c:	9318      	str	r3, [sp, #96]	; 0x60
 800c94e:	f1b8 0f00 	cmp.w	r8, #0
 800c952:	f300 808c 	bgt.w	800ca6e <_strtod_l+0x87e>
 800c956:	9b06      	ldr	r3, [sp, #24]
 800c958:	2b00      	cmp	r3, #0
 800c95a:	dd08      	ble.n	800c96e <_strtod_l+0x77e>
 800c95c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c95e:	9905      	ldr	r1, [sp, #20]
 800c960:	4620      	mov	r0, r4
 800c962:	f001 ff87 	bl	800e874 <__pow5mult>
 800c966:	9005      	str	r0, [sp, #20]
 800c968:	2800      	cmp	r0, #0
 800c96a:	f43f ae89 	beq.w	800c680 <_strtod_l+0x490>
 800c96e:	2f00      	cmp	r7, #0
 800c970:	dd08      	ble.n	800c984 <_strtod_l+0x794>
 800c972:	9905      	ldr	r1, [sp, #20]
 800c974:	463a      	mov	r2, r7
 800c976:	4620      	mov	r0, r4
 800c978:	f001 ffd6 	bl	800e928 <__lshift>
 800c97c:	9005      	str	r0, [sp, #20]
 800c97e:	2800      	cmp	r0, #0
 800c980:	f43f ae7e 	beq.w	800c680 <_strtod_l+0x490>
 800c984:	f1b9 0f00 	cmp.w	r9, #0
 800c988:	dd08      	ble.n	800c99c <_strtod_l+0x7ac>
 800c98a:	4631      	mov	r1, r6
 800c98c:	464a      	mov	r2, r9
 800c98e:	4620      	mov	r0, r4
 800c990:	f001 ffca 	bl	800e928 <__lshift>
 800c994:	4606      	mov	r6, r0
 800c996:	2800      	cmp	r0, #0
 800c998:	f43f ae72 	beq.w	800c680 <_strtod_l+0x490>
 800c99c:	9a05      	ldr	r2, [sp, #20]
 800c99e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c9a0:	4620      	mov	r0, r4
 800c9a2:	f002 f84d 	bl	800ea40 <__mdiff>
 800c9a6:	4605      	mov	r5, r0
 800c9a8:	2800      	cmp	r0, #0
 800c9aa:	f43f ae69 	beq.w	800c680 <_strtod_l+0x490>
 800c9ae:	68c3      	ldr	r3, [r0, #12]
 800c9b0:	930b      	str	r3, [sp, #44]	; 0x2c
 800c9b2:	2300      	movs	r3, #0
 800c9b4:	60c3      	str	r3, [r0, #12]
 800c9b6:	4631      	mov	r1, r6
 800c9b8:	f002 f826 	bl	800ea08 <__mcmp>
 800c9bc:	2800      	cmp	r0, #0
 800c9be:	da60      	bge.n	800ca82 <_strtod_l+0x892>
 800c9c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c9c2:	ea53 030a 	orrs.w	r3, r3, sl
 800c9c6:	f040 8082 	bne.w	800cace <_strtod_l+0x8de>
 800c9ca:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d17d      	bne.n	800cace <_strtod_l+0x8de>
 800c9d2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c9d6:	0d1b      	lsrs	r3, r3, #20
 800c9d8:	051b      	lsls	r3, r3, #20
 800c9da:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c9de:	d976      	bls.n	800cace <_strtod_l+0x8de>
 800c9e0:	696b      	ldr	r3, [r5, #20]
 800c9e2:	b913      	cbnz	r3, 800c9ea <_strtod_l+0x7fa>
 800c9e4:	692b      	ldr	r3, [r5, #16]
 800c9e6:	2b01      	cmp	r3, #1
 800c9e8:	dd71      	ble.n	800cace <_strtod_l+0x8de>
 800c9ea:	4629      	mov	r1, r5
 800c9ec:	2201      	movs	r2, #1
 800c9ee:	4620      	mov	r0, r4
 800c9f0:	f001 ff9a 	bl	800e928 <__lshift>
 800c9f4:	4631      	mov	r1, r6
 800c9f6:	4605      	mov	r5, r0
 800c9f8:	f002 f806 	bl	800ea08 <__mcmp>
 800c9fc:	2800      	cmp	r0, #0
 800c9fe:	dd66      	ble.n	800cace <_strtod_l+0x8de>
 800ca00:	9904      	ldr	r1, [sp, #16]
 800ca02:	4a53      	ldr	r2, [pc, #332]	; (800cb50 <_strtod_l+0x960>)
 800ca04:	465b      	mov	r3, fp
 800ca06:	2900      	cmp	r1, #0
 800ca08:	f000 8081 	beq.w	800cb0e <_strtod_l+0x91e>
 800ca0c:	ea02 010b 	and.w	r1, r2, fp
 800ca10:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800ca14:	dc7b      	bgt.n	800cb0e <_strtod_l+0x91e>
 800ca16:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800ca1a:	f77f aea9 	ble.w	800c770 <_strtod_l+0x580>
 800ca1e:	4b4d      	ldr	r3, [pc, #308]	; (800cb54 <_strtod_l+0x964>)
 800ca20:	4650      	mov	r0, sl
 800ca22:	4659      	mov	r1, fp
 800ca24:	2200      	movs	r2, #0
 800ca26:	f7f3 fdff 	bl	8000628 <__aeabi_dmul>
 800ca2a:	460b      	mov	r3, r1
 800ca2c:	4303      	orrs	r3, r0
 800ca2e:	bf08      	it	eq
 800ca30:	2322      	moveq	r3, #34	; 0x22
 800ca32:	4682      	mov	sl, r0
 800ca34:	468b      	mov	fp, r1
 800ca36:	bf08      	it	eq
 800ca38:	6023      	streq	r3, [r4, #0]
 800ca3a:	e62b      	b.n	800c694 <_strtod_l+0x4a4>
 800ca3c:	f04f 32ff 	mov.w	r2, #4294967295
 800ca40:	fa02 f303 	lsl.w	r3, r2, r3
 800ca44:	ea03 0a0a 	and.w	sl, r3, sl
 800ca48:	e6e3      	b.n	800c812 <_strtod_l+0x622>
 800ca4a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800ca4e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800ca52:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800ca56:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800ca5a:	fa01 f308 	lsl.w	r3, r1, r8
 800ca5e:	9308      	str	r3, [sp, #32]
 800ca60:	910d      	str	r1, [sp, #52]	; 0x34
 800ca62:	e746      	b.n	800c8f2 <_strtod_l+0x702>
 800ca64:	2300      	movs	r3, #0
 800ca66:	9308      	str	r3, [sp, #32]
 800ca68:	2301      	movs	r3, #1
 800ca6a:	930d      	str	r3, [sp, #52]	; 0x34
 800ca6c:	e741      	b.n	800c8f2 <_strtod_l+0x702>
 800ca6e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ca70:	4642      	mov	r2, r8
 800ca72:	4620      	mov	r0, r4
 800ca74:	f001 ff58 	bl	800e928 <__lshift>
 800ca78:	9018      	str	r0, [sp, #96]	; 0x60
 800ca7a:	2800      	cmp	r0, #0
 800ca7c:	f47f af6b 	bne.w	800c956 <_strtod_l+0x766>
 800ca80:	e5fe      	b.n	800c680 <_strtod_l+0x490>
 800ca82:	465f      	mov	r7, fp
 800ca84:	d16e      	bne.n	800cb64 <_strtod_l+0x974>
 800ca86:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ca88:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ca8c:	b342      	cbz	r2, 800cae0 <_strtod_l+0x8f0>
 800ca8e:	4a32      	ldr	r2, [pc, #200]	; (800cb58 <_strtod_l+0x968>)
 800ca90:	4293      	cmp	r3, r2
 800ca92:	d128      	bne.n	800cae6 <_strtod_l+0x8f6>
 800ca94:	9b04      	ldr	r3, [sp, #16]
 800ca96:	4651      	mov	r1, sl
 800ca98:	b1eb      	cbz	r3, 800cad6 <_strtod_l+0x8e6>
 800ca9a:	4b2d      	ldr	r3, [pc, #180]	; (800cb50 <_strtod_l+0x960>)
 800ca9c:	403b      	ands	r3, r7
 800ca9e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800caa2:	f04f 32ff 	mov.w	r2, #4294967295
 800caa6:	d819      	bhi.n	800cadc <_strtod_l+0x8ec>
 800caa8:	0d1b      	lsrs	r3, r3, #20
 800caaa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800caae:	fa02 f303 	lsl.w	r3, r2, r3
 800cab2:	4299      	cmp	r1, r3
 800cab4:	d117      	bne.n	800cae6 <_strtod_l+0x8f6>
 800cab6:	4b29      	ldr	r3, [pc, #164]	; (800cb5c <_strtod_l+0x96c>)
 800cab8:	429f      	cmp	r7, r3
 800caba:	d102      	bne.n	800cac2 <_strtod_l+0x8d2>
 800cabc:	3101      	adds	r1, #1
 800cabe:	f43f addf 	beq.w	800c680 <_strtod_l+0x490>
 800cac2:	4b23      	ldr	r3, [pc, #140]	; (800cb50 <_strtod_l+0x960>)
 800cac4:	403b      	ands	r3, r7
 800cac6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800caca:	f04f 0a00 	mov.w	sl, #0
 800cace:	9b04      	ldr	r3, [sp, #16]
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d1a4      	bne.n	800ca1e <_strtod_l+0x82e>
 800cad4:	e5de      	b.n	800c694 <_strtod_l+0x4a4>
 800cad6:	f04f 33ff 	mov.w	r3, #4294967295
 800cada:	e7ea      	b.n	800cab2 <_strtod_l+0x8c2>
 800cadc:	4613      	mov	r3, r2
 800cade:	e7e8      	b.n	800cab2 <_strtod_l+0x8c2>
 800cae0:	ea53 030a 	orrs.w	r3, r3, sl
 800cae4:	d08c      	beq.n	800ca00 <_strtod_l+0x810>
 800cae6:	9b08      	ldr	r3, [sp, #32]
 800cae8:	b1db      	cbz	r3, 800cb22 <_strtod_l+0x932>
 800caea:	423b      	tst	r3, r7
 800caec:	d0ef      	beq.n	800cace <_strtod_l+0x8de>
 800caee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800caf0:	9a04      	ldr	r2, [sp, #16]
 800caf2:	4650      	mov	r0, sl
 800caf4:	4659      	mov	r1, fp
 800caf6:	b1c3      	cbz	r3, 800cb2a <_strtod_l+0x93a>
 800caf8:	f7ff fb5d 	bl	800c1b6 <sulp>
 800cafc:	4602      	mov	r2, r0
 800cafe:	460b      	mov	r3, r1
 800cb00:	ec51 0b18 	vmov	r0, r1, d8
 800cb04:	f7f3 fbda 	bl	80002bc <__adddf3>
 800cb08:	4682      	mov	sl, r0
 800cb0a:	468b      	mov	fp, r1
 800cb0c:	e7df      	b.n	800cace <_strtod_l+0x8de>
 800cb0e:	4013      	ands	r3, r2
 800cb10:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800cb14:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800cb18:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cb1c:	f04f 3aff 	mov.w	sl, #4294967295
 800cb20:	e7d5      	b.n	800cace <_strtod_l+0x8de>
 800cb22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cb24:	ea13 0f0a 	tst.w	r3, sl
 800cb28:	e7e0      	b.n	800caec <_strtod_l+0x8fc>
 800cb2a:	f7ff fb44 	bl	800c1b6 <sulp>
 800cb2e:	4602      	mov	r2, r0
 800cb30:	460b      	mov	r3, r1
 800cb32:	ec51 0b18 	vmov	r0, r1, d8
 800cb36:	f7f3 fbbf 	bl	80002b8 <__aeabi_dsub>
 800cb3a:	2200      	movs	r2, #0
 800cb3c:	2300      	movs	r3, #0
 800cb3e:	4682      	mov	sl, r0
 800cb40:	468b      	mov	fp, r1
 800cb42:	f7f3 ffd9 	bl	8000af8 <__aeabi_dcmpeq>
 800cb46:	2800      	cmp	r0, #0
 800cb48:	d0c1      	beq.n	800cace <_strtod_l+0x8de>
 800cb4a:	e611      	b.n	800c770 <_strtod_l+0x580>
 800cb4c:	fffffc02 	.word	0xfffffc02
 800cb50:	7ff00000 	.word	0x7ff00000
 800cb54:	39500000 	.word	0x39500000
 800cb58:	000fffff 	.word	0x000fffff
 800cb5c:	7fefffff 	.word	0x7fefffff
 800cb60:	08010da8 	.word	0x08010da8
 800cb64:	4631      	mov	r1, r6
 800cb66:	4628      	mov	r0, r5
 800cb68:	f002 f8cc 	bl	800ed04 <__ratio>
 800cb6c:	ec59 8b10 	vmov	r8, r9, d0
 800cb70:	ee10 0a10 	vmov	r0, s0
 800cb74:	2200      	movs	r2, #0
 800cb76:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cb7a:	4649      	mov	r1, r9
 800cb7c:	f7f3 ffd0 	bl	8000b20 <__aeabi_dcmple>
 800cb80:	2800      	cmp	r0, #0
 800cb82:	d07a      	beq.n	800cc7a <_strtod_l+0xa8a>
 800cb84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d04a      	beq.n	800cc20 <_strtod_l+0xa30>
 800cb8a:	4b95      	ldr	r3, [pc, #596]	; (800cde0 <_strtod_l+0xbf0>)
 800cb8c:	2200      	movs	r2, #0
 800cb8e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cb92:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800cde0 <_strtod_l+0xbf0>
 800cb96:	f04f 0800 	mov.w	r8, #0
 800cb9a:	4b92      	ldr	r3, [pc, #584]	; (800cde4 <_strtod_l+0xbf4>)
 800cb9c:	403b      	ands	r3, r7
 800cb9e:	930d      	str	r3, [sp, #52]	; 0x34
 800cba0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cba2:	4b91      	ldr	r3, [pc, #580]	; (800cde8 <_strtod_l+0xbf8>)
 800cba4:	429a      	cmp	r2, r3
 800cba6:	f040 80b0 	bne.w	800cd0a <_strtod_l+0xb1a>
 800cbaa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cbae:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800cbb2:	ec4b ab10 	vmov	d0, sl, fp
 800cbb6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cbba:	f001 ffcb 	bl	800eb54 <__ulp>
 800cbbe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cbc2:	ec53 2b10 	vmov	r2, r3, d0
 800cbc6:	f7f3 fd2f 	bl	8000628 <__aeabi_dmul>
 800cbca:	4652      	mov	r2, sl
 800cbcc:	465b      	mov	r3, fp
 800cbce:	f7f3 fb75 	bl	80002bc <__adddf3>
 800cbd2:	460b      	mov	r3, r1
 800cbd4:	4983      	ldr	r1, [pc, #524]	; (800cde4 <_strtod_l+0xbf4>)
 800cbd6:	4a85      	ldr	r2, [pc, #532]	; (800cdec <_strtod_l+0xbfc>)
 800cbd8:	4019      	ands	r1, r3
 800cbda:	4291      	cmp	r1, r2
 800cbdc:	4682      	mov	sl, r0
 800cbde:	d960      	bls.n	800cca2 <_strtod_l+0xab2>
 800cbe0:	ee18 3a90 	vmov	r3, s17
 800cbe4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800cbe8:	4293      	cmp	r3, r2
 800cbea:	d104      	bne.n	800cbf6 <_strtod_l+0xa06>
 800cbec:	ee18 3a10 	vmov	r3, s16
 800cbf0:	3301      	adds	r3, #1
 800cbf2:	f43f ad45 	beq.w	800c680 <_strtod_l+0x490>
 800cbf6:	f8df b200 	ldr.w	fp, [pc, #512]	; 800cdf8 <_strtod_l+0xc08>
 800cbfa:	f04f 3aff 	mov.w	sl, #4294967295
 800cbfe:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cc00:	4620      	mov	r0, r4
 800cc02:	f001 fc75 	bl	800e4f0 <_Bfree>
 800cc06:	9905      	ldr	r1, [sp, #20]
 800cc08:	4620      	mov	r0, r4
 800cc0a:	f001 fc71 	bl	800e4f0 <_Bfree>
 800cc0e:	4631      	mov	r1, r6
 800cc10:	4620      	mov	r0, r4
 800cc12:	f001 fc6d 	bl	800e4f0 <_Bfree>
 800cc16:	4629      	mov	r1, r5
 800cc18:	4620      	mov	r0, r4
 800cc1a:	f001 fc69 	bl	800e4f0 <_Bfree>
 800cc1e:	e61a      	b.n	800c856 <_strtod_l+0x666>
 800cc20:	f1ba 0f00 	cmp.w	sl, #0
 800cc24:	d11b      	bne.n	800cc5e <_strtod_l+0xa6e>
 800cc26:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cc2a:	b9f3      	cbnz	r3, 800cc6a <_strtod_l+0xa7a>
 800cc2c:	4b6c      	ldr	r3, [pc, #432]	; (800cde0 <_strtod_l+0xbf0>)
 800cc2e:	2200      	movs	r2, #0
 800cc30:	4640      	mov	r0, r8
 800cc32:	4649      	mov	r1, r9
 800cc34:	f7f3 ff6a 	bl	8000b0c <__aeabi_dcmplt>
 800cc38:	b9d0      	cbnz	r0, 800cc70 <_strtod_l+0xa80>
 800cc3a:	4640      	mov	r0, r8
 800cc3c:	4649      	mov	r1, r9
 800cc3e:	4b6c      	ldr	r3, [pc, #432]	; (800cdf0 <_strtod_l+0xc00>)
 800cc40:	2200      	movs	r2, #0
 800cc42:	f7f3 fcf1 	bl	8000628 <__aeabi_dmul>
 800cc46:	4680      	mov	r8, r0
 800cc48:	4689      	mov	r9, r1
 800cc4a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800cc4e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800cc52:	9315      	str	r3, [sp, #84]	; 0x54
 800cc54:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800cc58:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cc5c:	e79d      	b.n	800cb9a <_strtod_l+0x9aa>
 800cc5e:	f1ba 0f01 	cmp.w	sl, #1
 800cc62:	d102      	bne.n	800cc6a <_strtod_l+0xa7a>
 800cc64:	2f00      	cmp	r7, #0
 800cc66:	f43f ad83 	beq.w	800c770 <_strtod_l+0x580>
 800cc6a:	4b62      	ldr	r3, [pc, #392]	; (800cdf4 <_strtod_l+0xc04>)
 800cc6c:	2200      	movs	r2, #0
 800cc6e:	e78e      	b.n	800cb8e <_strtod_l+0x99e>
 800cc70:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800cdf0 <_strtod_l+0xc00>
 800cc74:	f04f 0800 	mov.w	r8, #0
 800cc78:	e7e7      	b.n	800cc4a <_strtod_l+0xa5a>
 800cc7a:	4b5d      	ldr	r3, [pc, #372]	; (800cdf0 <_strtod_l+0xc00>)
 800cc7c:	4640      	mov	r0, r8
 800cc7e:	4649      	mov	r1, r9
 800cc80:	2200      	movs	r2, #0
 800cc82:	f7f3 fcd1 	bl	8000628 <__aeabi_dmul>
 800cc86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cc88:	4680      	mov	r8, r0
 800cc8a:	4689      	mov	r9, r1
 800cc8c:	b933      	cbnz	r3, 800cc9c <_strtod_l+0xaac>
 800cc8e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cc92:	900e      	str	r0, [sp, #56]	; 0x38
 800cc94:	930f      	str	r3, [sp, #60]	; 0x3c
 800cc96:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800cc9a:	e7dd      	b.n	800cc58 <_strtod_l+0xa68>
 800cc9c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800cca0:	e7f9      	b.n	800cc96 <_strtod_l+0xaa6>
 800cca2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800cca6:	9b04      	ldr	r3, [sp, #16]
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d1a8      	bne.n	800cbfe <_strtod_l+0xa0e>
 800ccac:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ccb0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ccb2:	0d1b      	lsrs	r3, r3, #20
 800ccb4:	051b      	lsls	r3, r3, #20
 800ccb6:	429a      	cmp	r2, r3
 800ccb8:	d1a1      	bne.n	800cbfe <_strtod_l+0xa0e>
 800ccba:	4640      	mov	r0, r8
 800ccbc:	4649      	mov	r1, r9
 800ccbe:	f7f4 f863 	bl	8000d88 <__aeabi_d2lz>
 800ccc2:	f7f3 fc83 	bl	80005cc <__aeabi_l2d>
 800ccc6:	4602      	mov	r2, r0
 800ccc8:	460b      	mov	r3, r1
 800ccca:	4640      	mov	r0, r8
 800cccc:	4649      	mov	r1, r9
 800ccce:	f7f3 faf3 	bl	80002b8 <__aeabi_dsub>
 800ccd2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ccd4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ccd8:	ea43 030a 	orr.w	r3, r3, sl
 800ccdc:	4313      	orrs	r3, r2
 800ccde:	4680      	mov	r8, r0
 800cce0:	4689      	mov	r9, r1
 800cce2:	d055      	beq.n	800cd90 <_strtod_l+0xba0>
 800cce4:	a336      	add	r3, pc, #216	; (adr r3, 800cdc0 <_strtod_l+0xbd0>)
 800cce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccea:	f7f3 ff0f 	bl	8000b0c <__aeabi_dcmplt>
 800ccee:	2800      	cmp	r0, #0
 800ccf0:	f47f acd0 	bne.w	800c694 <_strtod_l+0x4a4>
 800ccf4:	a334      	add	r3, pc, #208	; (adr r3, 800cdc8 <_strtod_l+0xbd8>)
 800ccf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccfa:	4640      	mov	r0, r8
 800ccfc:	4649      	mov	r1, r9
 800ccfe:	f7f3 ff23 	bl	8000b48 <__aeabi_dcmpgt>
 800cd02:	2800      	cmp	r0, #0
 800cd04:	f43f af7b 	beq.w	800cbfe <_strtod_l+0xa0e>
 800cd08:	e4c4      	b.n	800c694 <_strtod_l+0x4a4>
 800cd0a:	9b04      	ldr	r3, [sp, #16]
 800cd0c:	b333      	cbz	r3, 800cd5c <_strtod_l+0xb6c>
 800cd0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cd10:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800cd14:	d822      	bhi.n	800cd5c <_strtod_l+0xb6c>
 800cd16:	a32e      	add	r3, pc, #184	; (adr r3, 800cdd0 <_strtod_l+0xbe0>)
 800cd18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd1c:	4640      	mov	r0, r8
 800cd1e:	4649      	mov	r1, r9
 800cd20:	f7f3 fefe 	bl	8000b20 <__aeabi_dcmple>
 800cd24:	b1a0      	cbz	r0, 800cd50 <_strtod_l+0xb60>
 800cd26:	4649      	mov	r1, r9
 800cd28:	4640      	mov	r0, r8
 800cd2a:	f7f3 ff55 	bl	8000bd8 <__aeabi_d2uiz>
 800cd2e:	2801      	cmp	r0, #1
 800cd30:	bf38      	it	cc
 800cd32:	2001      	movcc	r0, #1
 800cd34:	f7f3 fbfe 	bl	8000534 <__aeabi_ui2d>
 800cd38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cd3a:	4680      	mov	r8, r0
 800cd3c:	4689      	mov	r9, r1
 800cd3e:	bb23      	cbnz	r3, 800cd8a <_strtod_l+0xb9a>
 800cd40:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cd44:	9010      	str	r0, [sp, #64]	; 0x40
 800cd46:	9311      	str	r3, [sp, #68]	; 0x44
 800cd48:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cd4c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cd50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd52:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cd54:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800cd58:	1a9b      	subs	r3, r3, r2
 800cd5a:	9309      	str	r3, [sp, #36]	; 0x24
 800cd5c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cd60:	eeb0 0a48 	vmov.f32	s0, s16
 800cd64:	eef0 0a68 	vmov.f32	s1, s17
 800cd68:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cd6c:	f001 fef2 	bl	800eb54 <__ulp>
 800cd70:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cd74:	ec53 2b10 	vmov	r2, r3, d0
 800cd78:	f7f3 fc56 	bl	8000628 <__aeabi_dmul>
 800cd7c:	ec53 2b18 	vmov	r2, r3, d8
 800cd80:	f7f3 fa9c 	bl	80002bc <__adddf3>
 800cd84:	4682      	mov	sl, r0
 800cd86:	468b      	mov	fp, r1
 800cd88:	e78d      	b.n	800cca6 <_strtod_l+0xab6>
 800cd8a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800cd8e:	e7db      	b.n	800cd48 <_strtod_l+0xb58>
 800cd90:	a311      	add	r3, pc, #68	; (adr r3, 800cdd8 <_strtod_l+0xbe8>)
 800cd92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd96:	f7f3 feb9 	bl	8000b0c <__aeabi_dcmplt>
 800cd9a:	e7b2      	b.n	800cd02 <_strtod_l+0xb12>
 800cd9c:	2300      	movs	r3, #0
 800cd9e:	930a      	str	r3, [sp, #40]	; 0x28
 800cda0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800cda2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800cda4:	6013      	str	r3, [r2, #0]
 800cda6:	f7ff ba6b 	b.w	800c280 <_strtod_l+0x90>
 800cdaa:	2a65      	cmp	r2, #101	; 0x65
 800cdac:	f43f ab5f 	beq.w	800c46e <_strtod_l+0x27e>
 800cdb0:	2a45      	cmp	r2, #69	; 0x45
 800cdb2:	f43f ab5c 	beq.w	800c46e <_strtod_l+0x27e>
 800cdb6:	2301      	movs	r3, #1
 800cdb8:	f7ff bb94 	b.w	800c4e4 <_strtod_l+0x2f4>
 800cdbc:	f3af 8000 	nop.w
 800cdc0:	94a03595 	.word	0x94a03595
 800cdc4:	3fdfffff 	.word	0x3fdfffff
 800cdc8:	35afe535 	.word	0x35afe535
 800cdcc:	3fe00000 	.word	0x3fe00000
 800cdd0:	ffc00000 	.word	0xffc00000
 800cdd4:	41dfffff 	.word	0x41dfffff
 800cdd8:	94a03595 	.word	0x94a03595
 800cddc:	3fcfffff 	.word	0x3fcfffff
 800cde0:	3ff00000 	.word	0x3ff00000
 800cde4:	7ff00000 	.word	0x7ff00000
 800cde8:	7fe00000 	.word	0x7fe00000
 800cdec:	7c9fffff 	.word	0x7c9fffff
 800cdf0:	3fe00000 	.word	0x3fe00000
 800cdf4:	bff00000 	.word	0xbff00000
 800cdf8:	7fefffff 	.word	0x7fefffff

0800cdfc <_strtod_r>:
 800cdfc:	4b01      	ldr	r3, [pc, #4]	; (800ce04 <_strtod_r+0x8>)
 800cdfe:	f7ff b9f7 	b.w	800c1f0 <_strtod_l>
 800ce02:	bf00      	nop
 800ce04:	20000088 	.word	0x20000088

0800ce08 <strtod>:
 800ce08:	460a      	mov	r2, r1
 800ce0a:	4601      	mov	r1, r0
 800ce0c:	4802      	ldr	r0, [pc, #8]	; (800ce18 <strtod+0x10>)
 800ce0e:	4b03      	ldr	r3, [pc, #12]	; (800ce1c <strtod+0x14>)
 800ce10:	6800      	ldr	r0, [r0, #0]
 800ce12:	f7ff b9ed 	b.w	800c1f0 <_strtod_l>
 800ce16:	bf00      	nop
 800ce18:	20000020 	.word	0x20000020
 800ce1c:	20000088 	.word	0x20000088

0800ce20 <strtok>:
 800ce20:	4b16      	ldr	r3, [pc, #88]	; (800ce7c <strtok+0x5c>)
 800ce22:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ce24:	681e      	ldr	r6, [r3, #0]
 800ce26:	6db4      	ldr	r4, [r6, #88]	; 0x58
 800ce28:	4605      	mov	r5, r0
 800ce2a:	b9fc      	cbnz	r4, 800ce6c <strtok+0x4c>
 800ce2c:	2050      	movs	r0, #80	; 0x50
 800ce2e:	9101      	str	r1, [sp, #4]
 800ce30:	f001 faf6 	bl	800e420 <malloc>
 800ce34:	9901      	ldr	r1, [sp, #4]
 800ce36:	65b0      	str	r0, [r6, #88]	; 0x58
 800ce38:	4602      	mov	r2, r0
 800ce3a:	b920      	cbnz	r0, 800ce46 <strtok+0x26>
 800ce3c:	4b10      	ldr	r3, [pc, #64]	; (800ce80 <strtok+0x60>)
 800ce3e:	4811      	ldr	r0, [pc, #68]	; (800ce84 <strtok+0x64>)
 800ce40:	2157      	movs	r1, #87	; 0x57
 800ce42:	f000 f8cd 	bl	800cfe0 <__assert_func>
 800ce46:	e9c0 4400 	strd	r4, r4, [r0]
 800ce4a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800ce4e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800ce52:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800ce56:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800ce5a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800ce5e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800ce62:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800ce66:	6184      	str	r4, [r0, #24]
 800ce68:	7704      	strb	r4, [r0, #28]
 800ce6a:	6244      	str	r4, [r0, #36]	; 0x24
 800ce6c:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800ce6e:	2301      	movs	r3, #1
 800ce70:	4628      	mov	r0, r5
 800ce72:	b002      	add	sp, #8
 800ce74:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ce78:	f000 b806 	b.w	800ce88 <__strtok_r>
 800ce7c:	20000020 	.word	0x20000020
 800ce80:	08010dd0 	.word	0x08010dd0
 800ce84:	08010de7 	.word	0x08010de7

0800ce88 <__strtok_r>:
 800ce88:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce8a:	b908      	cbnz	r0, 800ce90 <__strtok_r+0x8>
 800ce8c:	6810      	ldr	r0, [r2, #0]
 800ce8e:	b188      	cbz	r0, 800ceb4 <__strtok_r+0x2c>
 800ce90:	4604      	mov	r4, r0
 800ce92:	4620      	mov	r0, r4
 800ce94:	f814 5b01 	ldrb.w	r5, [r4], #1
 800ce98:	460f      	mov	r7, r1
 800ce9a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800ce9e:	b91e      	cbnz	r6, 800cea8 <__strtok_r+0x20>
 800cea0:	b965      	cbnz	r5, 800cebc <__strtok_r+0x34>
 800cea2:	6015      	str	r5, [r2, #0]
 800cea4:	4628      	mov	r0, r5
 800cea6:	e005      	b.n	800ceb4 <__strtok_r+0x2c>
 800cea8:	42b5      	cmp	r5, r6
 800ceaa:	d1f6      	bne.n	800ce9a <__strtok_r+0x12>
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d1f0      	bne.n	800ce92 <__strtok_r+0xa>
 800ceb0:	6014      	str	r4, [r2, #0]
 800ceb2:	7003      	strb	r3, [r0, #0]
 800ceb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ceb6:	461c      	mov	r4, r3
 800ceb8:	e00c      	b.n	800ced4 <__strtok_r+0x4c>
 800ceba:	b915      	cbnz	r5, 800cec2 <__strtok_r+0x3a>
 800cebc:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cec0:	460e      	mov	r6, r1
 800cec2:	f816 5b01 	ldrb.w	r5, [r6], #1
 800cec6:	42ab      	cmp	r3, r5
 800cec8:	d1f7      	bne.n	800ceba <__strtok_r+0x32>
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d0f3      	beq.n	800ceb6 <__strtok_r+0x2e>
 800cece:	2300      	movs	r3, #0
 800ced0:	f804 3c01 	strb.w	r3, [r4, #-1]
 800ced4:	6014      	str	r4, [r2, #0]
 800ced6:	e7ed      	b.n	800ceb4 <__strtok_r+0x2c>

0800ced8 <_strtol_l.constprop.0>:
 800ced8:	2b01      	cmp	r3, #1
 800ceda:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cede:	d001      	beq.n	800cee4 <_strtol_l.constprop.0+0xc>
 800cee0:	2b24      	cmp	r3, #36	; 0x24
 800cee2:	d906      	bls.n	800cef2 <_strtol_l.constprop.0+0x1a>
 800cee4:	f7fe fa4e 	bl	800b384 <__errno>
 800cee8:	2316      	movs	r3, #22
 800ceea:	6003      	str	r3, [r0, #0]
 800ceec:	2000      	movs	r0, #0
 800ceee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cef2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800cfd8 <_strtol_l.constprop.0+0x100>
 800cef6:	460d      	mov	r5, r1
 800cef8:	462e      	mov	r6, r5
 800cefa:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cefe:	f814 700c 	ldrb.w	r7, [r4, ip]
 800cf02:	f017 0708 	ands.w	r7, r7, #8
 800cf06:	d1f7      	bne.n	800cef8 <_strtol_l.constprop.0+0x20>
 800cf08:	2c2d      	cmp	r4, #45	; 0x2d
 800cf0a:	d132      	bne.n	800cf72 <_strtol_l.constprop.0+0x9a>
 800cf0c:	782c      	ldrb	r4, [r5, #0]
 800cf0e:	2701      	movs	r7, #1
 800cf10:	1cb5      	adds	r5, r6, #2
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d05b      	beq.n	800cfce <_strtol_l.constprop.0+0xf6>
 800cf16:	2b10      	cmp	r3, #16
 800cf18:	d109      	bne.n	800cf2e <_strtol_l.constprop.0+0x56>
 800cf1a:	2c30      	cmp	r4, #48	; 0x30
 800cf1c:	d107      	bne.n	800cf2e <_strtol_l.constprop.0+0x56>
 800cf1e:	782c      	ldrb	r4, [r5, #0]
 800cf20:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800cf24:	2c58      	cmp	r4, #88	; 0x58
 800cf26:	d14d      	bne.n	800cfc4 <_strtol_l.constprop.0+0xec>
 800cf28:	786c      	ldrb	r4, [r5, #1]
 800cf2a:	2310      	movs	r3, #16
 800cf2c:	3502      	adds	r5, #2
 800cf2e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800cf32:	f108 38ff 	add.w	r8, r8, #4294967295
 800cf36:	f04f 0c00 	mov.w	ip, #0
 800cf3a:	fbb8 f9f3 	udiv	r9, r8, r3
 800cf3e:	4666      	mov	r6, ip
 800cf40:	fb03 8a19 	mls	sl, r3, r9, r8
 800cf44:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800cf48:	f1be 0f09 	cmp.w	lr, #9
 800cf4c:	d816      	bhi.n	800cf7c <_strtol_l.constprop.0+0xa4>
 800cf4e:	4674      	mov	r4, lr
 800cf50:	42a3      	cmp	r3, r4
 800cf52:	dd24      	ble.n	800cf9e <_strtol_l.constprop.0+0xc6>
 800cf54:	f1bc 0f00 	cmp.w	ip, #0
 800cf58:	db1e      	blt.n	800cf98 <_strtol_l.constprop.0+0xc0>
 800cf5a:	45b1      	cmp	r9, r6
 800cf5c:	d31c      	bcc.n	800cf98 <_strtol_l.constprop.0+0xc0>
 800cf5e:	d101      	bne.n	800cf64 <_strtol_l.constprop.0+0x8c>
 800cf60:	45a2      	cmp	sl, r4
 800cf62:	db19      	blt.n	800cf98 <_strtol_l.constprop.0+0xc0>
 800cf64:	fb06 4603 	mla	r6, r6, r3, r4
 800cf68:	f04f 0c01 	mov.w	ip, #1
 800cf6c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cf70:	e7e8      	b.n	800cf44 <_strtol_l.constprop.0+0x6c>
 800cf72:	2c2b      	cmp	r4, #43	; 0x2b
 800cf74:	bf04      	itt	eq
 800cf76:	782c      	ldrbeq	r4, [r5, #0]
 800cf78:	1cb5      	addeq	r5, r6, #2
 800cf7a:	e7ca      	b.n	800cf12 <_strtol_l.constprop.0+0x3a>
 800cf7c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800cf80:	f1be 0f19 	cmp.w	lr, #25
 800cf84:	d801      	bhi.n	800cf8a <_strtol_l.constprop.0+0xb2>
 800cf86:	3c37      	subs	r4, #55	; 0x37
 800cf88:	e7e2      	b.n	800cf50 <_strtol_l.constprop.0+0x78>
 800cf8a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800cf8e:	f1be 0f19 	cmp.w	lr, #25
 800cf92:	d804      	bhi.n	800cf9e <_strtol_l.constprop.0+0xc6>
 800cf94:	3c57      	subs	r4, #87	; 0x57
 800cf96:	e7db      	b.n	800cf50 <_strtol_l.constprop.0+0x78>
 800cf98:	f04f 3cff 	mov.w	ip, #4294967295
 800cf9c:	e7e6      	b.n	800cf6c <_strtol_l.constprop.0+0x94>
 800cf9e:	f1bc 0f00 	cmp.w	ip, #0
 800cfa2:	da05      	bge.n	800cfb0 <_strtol_l.constprop.0+0xd8>
 800cfa4:	2322      	movs	r3, #34	; 0x22
 800cfa6:	6003      	str	r3, [r0, #0]
 800cfa8:	4646      	mov	r6, r8
 800cfaa:	b942      	cbnz	r2, 800cfbe <_strtol_l.constprop.0+0xe6>
 800cfac:	4630      	mov	r0, r6
 800cfae:	e79e      	b.n	800ceee <_strtol_l.constprop.0+0x16>
 800cfb0:	b107      	cbz	r7, 800cfb4 <_strtol_l.constprop.0+0xdc>
 800cfb2:	4276      	negs	r6, r6
 800cfb4:	2a00      	cmp	r2, #0
 800cfb6:	d0f9      	beq.n	800cfac <_strtol_l.constprop.0+0xd4>
 800cfb8:	f1bc 0f00 	cmp.w	ip, #0
 800cfbc:	d000      	beq.n	800cfc0 <_strtol_l.constprop.0+0xe8>
 800cfbe:	1e69      	subs	r1, r5, #1
 800cfc0:	6011      	str	r1, [r2, #0]
 800cfc2:	e7f3      	b.n	800cfac <_strtol_l.constprop.0+0xd4>
 800cfc4:	2430      	movs	r4, #48	; 0x30
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d1b1      	bne.n	800cf2e <_strtol_l.constprop.0+0x56>
 800cfca:	2308      	movs	r3, #8
 800cfcc:	e7af      	b.n	800cf2e <_strtol_l.constprop.0+0x56>
 800cfce:	2c30      	cmp	r4, #48	; 0x30
 800cfd0:	d0a5      	beq.n	800cf1e <_strtol_l.constprop.0+0x46>
 800cfd2:	230a      	movs	r3, #10
 800cfd4:	e7ab      	b.n	800cf2e <_strtol_l.constprop.0+0x56>
 800cfd6:	bf00      	nop
 800cfd8:	08010e81 	.word	0x08010e81

0800cfdc <_strtol_r>:
 800cfdc:	f7ff bf7c 	b.w	800ced8 <_strtol_l.constprop.0>

0800cfe0 <__assert_func>:
 800cfe0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cfe2:	4614      	mov	r4, r2
 800cfe4:	461a      	mov	r2, r3
 800cfe6:	4b09      	ldr	r3, [pc, #36]	; (800d00c <__assert_func+0x2c>)
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	4605      	mov	r5, r0
 800cfec:	68d8      	ldr	r0, [r3, #12]
 800cfee:	b14c      	cbz	r4, 800d004 <__assert_func+0x24>
 800cff0:	4b07      	ldr	r3, [pc, #28]	; (800d010 <__assert_func+0x30>)
 800cff2:	9100      	str	r1, [sp, #0]
 800cff4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cff8:	4906      	ldr	r1, [pc, #24]	; (800d014 <__assert_func+0x34>)
 800cffa:	462b      	mov	r3, r5
 800cffc:	f000 fe8a 	bl	800dd14 <fiprintf>
 800d000:	f002 fba0 	bl	800f744 <abort>
 800d004:	4b04      	ldr	r3, [pc, #16]	; (800d018 <__assert_func+0x38>)
 800d006:	461c      	mov	r4, r3
 800d008:	e7f3      	b.n	800cff2 <__assert_func+0x12>
 800d00a:	bf00      	nop
 800d00c:	20000020 	.word	0x20000020
 800d010:	08010e44 	.word	0x08010e44
 800d014:	08010e51 	.word	0x08010e51
 800d018:	08010e7f 	.word	0x08010e7f

0800d01c <quorem>:
 800d01c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d020:	6903      	ldr	r3, [r0, #16]
 800d022:	690c      	ldr	r4, [r1, #16]
 800d024:	42a3      	cmp	r3, r4
 800d026:	4607      	mov	r7, r0
 800d028:	f2c0 8081 	blt.w	800d12e <quorem+0x112>
 800d02c:	3c01      	subs	r4, #1
 800d02e:	f101 0814 	add.w	r8, r1, #20
 800d032:	f100 0514 	add.w	r5, r0, #20
 800d036:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d03a:	9301      	str	r3, [sp, #4]
 800d03c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d040:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d044:	3301      	adds	r3, #1
 800d046:	429a      	cmp	r2, r3
 800d048:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d04c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d050:	fbb2 f6f3 	udiv	r6, r2, r3
 800d054:	d331      	bcc.n	800d0ba <quorem+0x9e>
 800d056:	f04f 0e00 	mov.w	lr, #0
 800d05a:	4640      	mov	r0, r8
 800d05c:	46ac      	mov	ip, r5
 800d05e:	46f2      	mov	sl, lr
 800d060:	f850 2b04 	ldr.w	r2, [r0], #4
 800d064:	b293      	uxth	r3, r2
 800d066:	fb06 e303 	mla	r3, r6, r3, lr
 800d06a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d06e:	b29b      	uxth	r3, r3
 800d070:	ebaa 0303 	sub.w	r3, sl, r3
 800d074:	f8dc a000 	ldr.w	sl, [ip]
 800d078:	0c12      	lsrs	r2, r2, #16
 800d07a:	fa13 f38a 	uxtah	r3, r3, sl
 800d07e:	fb06 e202 	mla	r2, r6, r2, lr
 800d082:	9300      	str	r3, [sp, #0]
 800d084:	9b00      	ldr	r3, [sp, #0]
 800d086:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d08a:	b292      	uxth	r2, r2
 800d08c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d090:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d094:	f8bd 3000 	ldrh.w	r3, [sp]
 800d098:	4581      	cmp	r9, r0
 800d09a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d09e:	f84c 3b04 	str.w	r3, [ip], #4
 800d0a2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d0a6:	d2db      	bcs.n	800d060 <quorem+0x44>
 800d0a8:	f855 300b 	ldr.w	r3, [r5, fp]
 800d0ac:	b92b      	cbnz	r3, 800d0ba <quorem+0x9e>
 800d0ae:	9b01      	ldr	r3, [sp, #4]
 800d0b0:	3b04      	subs	r3, #4
 800d0b2:	429d      	cmp	r5, r3
 800d0b4:	461a      	mov	r2, r3
 800d0b6:	d32e      	bcc.n	800d116 <quorem+0xfa>
 800d0b8:	613c      	str	r4, [r7, #16]
 800d0ba:	4638      	mov	r0, r7
 800d0bc:	f001 fca4 	bl	800ea08 <__mcmp>
 800d0c0:	2800      	cmp	r0, #0
 800d0c2:	db24      	blt.n	800d10e <quorem+0xf2>
 800d0c4:	3601      	adds	r6, #1
 800d0c6:	4628      	mov	r0, r5
 800d0c8:	f04f 0c00 	mov.w	ip, #0
 800d0cc:	f858 2b04 	ldr.w	r2, [r8], #4
 800d0d0:	f8d0 e000 	ldr.w	lr, [r0]
 800d0d4:	b293      	uxth	r3, r2
 800d0d6:	ebac 0303 	sub.w	r3, ip, r3
 800d0da:	0c12      	lsrs	r2, r2, #16
 800d0dc:	fa13 f38e 	uxtah	r3, r3, lr
 800d0e0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d0e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d0e8:	b29b      	uxth	r3, r3
 800d0ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d0ee:	45c1      	cmp	r9, r8
 800d0f0:	f840 3b04 	str.w	r3, [r0], #4
 800d0f4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d0f8:	d2e8      	bcs.n	800d0cc <quorem+0xb0>
 800d0fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d0fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d102:	b922      	cbnz	r2, 800d10e <quorem+0xf2>
 800d104:	3b04      	subs	r3, #4
 800d106:	429d      	cmp	r5, r3
 800d108:	461a      	mov	r2, r3
 800d10a:	d30a      	bcc.n	800d122 <quorem+0x106>
 800d10c:	613c      	str	r4, [r7, #16]
 800d10e:	4630      	mov	r0, r6
 800d110:	b003      	add	sp, #12
 800d112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d116:	6812      	ldr	r2, [r2, #0]
 800d118:	3b04      	subs	r3, #4
 800d11a:	2a00      	cmp	r2, #0
 800d11c:	d1cc      	bne.n	800d0b8 <quorem+0x9c>
 800d11e:	3c01      	subs	r4, #1
 800d120:	e7c7      	b.n	800d0b2 <quorem+0x96>
 800d122:	6812      	ldr	r2, [r2, #0]
 800d124:	3b04      	subs	r3, #4
 800d126:	2a00      	cmp	r2, #0
 800d128:	d1f0      	bne.n	800d10c <quorem+0xf0>
 800d12a:	3c01      	subs	r4, #1
 800d12c:	e7eb      	b.n	800d106 <quorem+0xea>
 800d12e:	2000      	movs	r0, #0
 800d130:	e7ee      	b.n	800d110 <quorem+0xf4>
 800d132:	0000      	movs	r0, r0
 800d134:	0000      	movs	r0, r0
	...

0800d138 <_dtoa_r>:
 800d138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d13c:	ed2d 8b04 	vpush	{d8-d9}
 800d140:	ec57 6b10 	vmov	r6, r7, d0
 800d144:	b093      	sub	sp, #76	; 0x4c
 800d146:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d148:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d14c:	9106      	str	r1, [sp, #24]
 800d14e:	ee10 aa10 	vmov	sl, s0
 800d152:	4604      	mov	r4, r0
 800d154:	9209      	str	r2, [sp, #36]	; 0x24
 800d156:	930c      	str	r3, [sp, #48]	; 0x30
 800d158:	46bb      	mov	fp, r7
 800d15a:	b975      	cbnz	r5, 800d17a <_dtoa_r+0x42>
 800d15c:	2010      	movs	r0, #16
 800d15e:	f001 f95f 	bl	800e420 <malloc>
 800d162:	4602      	mov	r2, r0
 800d164:	6260      	str	r0, [r4, #36]	; 0x24
 800d166:	b920      	cbnz	r0, 800d172 <_dtoa_r+0x3a>
 800d168:	4ba7      	ldr	r3, [pc, #668]	; (800d408 <_dtoa_r+0x2d0>)
 800d16a:	21ea      	movs	r1, #234	; 0xea
 800d16c:	48a7      	ldr	r0, [pc, #668]	; (800d40c <_dtoa_r+0x2d4>)
 800d16e:	f7ff ff37 	bl	800cfe0 <__assert_func>
 800d172:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d176:	6005      	str	r5, [r0, #0]
 800d178:	60c5      	str	r5, [r0, #12]
 800d17a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d17c:	6819      	ldr	r1, [r3, #0]
 800d17e:	b151      	cbz	r1, 800d196 <_dtoa_r+0x5e>
 800d180:	685a      	ldr	r2, [r3, #4]
 800d182:	604a      	str	r2, [r1, #4]
 800d184:	2301      	movs	r3, #1
 800d186:	4093      	lsls	r3, r2
 800d188:	608b      	str	r3, [r1, #8]
 800d18a:	4620      	mov	r0, r4
 800d18c:	f001 f9b0 	bl	800e4f0 <_Bfree>
 800d190:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d192:	2200      	movs	r2, #0
 800d194:	601a      	str	r2, [r3, #0]
 800d196:	1e3b      	subs	r3, r7, #0
 800d198:	bfaa      	itet	ge
 800d19a:	2300      	movge	r3, #0
 800d19c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800d1a0:	f8c8 3000 	strge.w	r3, [r8]
 800d1a4:	4b9a      	ldr	r3, [pc, #616]	; (800d410 <_dtoa_r+0x2d8>)
 800d1a6:	bfbc      	itt	lt
 800d1a8:	2201      	movlt	r2, #1
 800d1aa:	f8c8 2000 	strlt.w	r2, [r8]
 800d1ae:	ea33 030b 	bics.w	r3, r3, fp
 800d1b2:	d11b      	bne.n	800d1ec <_dtoa_r+0xb4>
 800d1b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d1b6:	f242 730f 	movw	r3, #9999	; 0x270f
 800d1ba:	6013      	str	r3, [r2, #0]
 800d1bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d1c0:	4333      	orrs	r3, r6
 800d1c2:	f000 8592 	beq.w	800dcea <_dtoa_r+0xbb2>
 800d1c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d1c8:	b963      	cbnz	r3, 800d1e4 <_dtoa_r+0xac>
 800d1ca:	4b92      	ldr	r3, [pc, #584]	; (800d414 <_dtoa_r+0x2dc>)
 800d1cc:	e022      	b.n	800d214 <_dtoa_r+0xdc>
 800d1ce:	4b92      	ldr	r3, [pc, #584]	; (800d418 <_dtoa_r+0x2e0>)
 800d1d0:	9301      	str	r3, [sp, #4]
 800d1d2:	3308      	adds	r3, #8
 800d1d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d1d6:	6013      	str	r3, [r2, #0]
 800d1d8:	9801      	ldr	r0, [sp, #4]
 800d1da:	b013      	add	sp, #76	; 0x4c
 800d1dc:	ecbd 8b04 	vpop	{d8-d9}
 800d1e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1e4:	4b8b      	ldr	r3, [pc, #556]	; (800d414 <_dtoa_r+0x2dc>)
 800d1e6:	9301      	str	r3, [sp, #4]
 800d1e8:	3303      	adds	r3, #3
 800d1ea:	e7f3      	b.n	800d1d4 <_dtoa_r+0x9c>
 800d1ec:	2200      	movs	r2, #0
 800d1ee:	2300      	movs	r3, #0
 800d1f0:	4650      	mov	r0, sl
 800d1f2:	4659      	mov	r1, fp
 800d1f4:	f7f3 fc80 	bl	8000af8 <__aeabi_dcmpeq>
 800d1f8:	ec4b ab19 	vmov	d9, sl, fp
 800d1fc:	4680      	mov	r8, r0
 800d1fe:	b158      	cbz	r0, 800d218 <_dtoa_r+0xe0>
 800d200:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d202:	2301      	movs	r3, #1
 800d204:	6013      	str	r3, [r2, #0]
 800d206:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d208:	2b00      	cmp	r3, #0
 800d20a:	f000 856b 	beq.w	800dce4 <_dtoa_r+0xbac>
 800d20e:	4883      	ldr	r0, [pc, #524]	; (800d41c <_dtoa_r+0x2e4>)
 800d210:	6018      	str	r0, [r3, #0]
 800d212:	1e43      	subs	r3, r0, #1
 800d214:	9301      	str	r3, [sp, #4]
 800d216:	e7df      	b.n	800d1d8 <_dtoa_r+0xa0>
 800d218:	ec4b ab10 	vmov	d0, sl, fp
 800d21c:	aa10      	add	r2, sp, #64	; 0x40
 800d21e:	a911      	add	r1, sp, #68	; 0x44
 800d220:	4620      	mov	r0, r4
 800d222:	f001 fd13 	bl	800ec4c <__d2b>
 800d226:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800d22a:	ee08 0a10 	vmov	s16, r0
 800d22e:	2d00      	cmp	r5, #0
 800d230:	f000 8084 	beq.w	800d33c <_dtoa_r+0x204>
 800d234:	ee19 3a90 	vmov	r3, s19
 800d238:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d23c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d240:	4656      	mov	r6, sl
 800d242:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d246:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d24a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800d24e:	4b74      	ldr	r3, [pc, #464]	; (800d420 <_dtoa_r+0x2e8>)
 800d250:	2200      	movs	r2, #0
 800d252:	4630      	mov	r0, r6
 800d254:	4639      	mov	r1, r7
 800d256:	f7f3 f82f 	bl	80002b8 <__aeabi_dsub>
 800d25a:	a365      	add	r3, pc, #404	; (adr r3, 800d3f0 <_dtoa_r+0x2b8>)
 800d25c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d260:	f7f3 f9e2 	bl	8000628 <__aeabi_dmul>
 800d264:	a364      	add	r3, pc, #400	; (adr r3, 800d3f8 <_dtoa_r+0x2c0>)
 800d266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d26a:	f7f3 f827 	bl	80002bc <__adddf3>
 800d26e:	4606      	mov	r6, r0
 800d270:	4628      	mov	r0, r5
 800d272:	460f      	mov	r7, r1
 800d274:	f7f3 f96e 	bl	8000554 <__aeabi_i2d>
 800d278:	a361      	add	r3, pc, #388	; (adr r3, 800d400 <_dtoa_r+0x2c8>)
 800d27a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d27e:	f7f3 f9d3 	bl	8000628 <__aeabi_dmul>
 800d282:	4602      	mov	r2, r0
 800d284:	460b      	mov	r3, r1
 800d286:	4630      	mov	r0, r6
 800d288:	4639      	mov	r1, r7
 800d28a:	f7f3 f817 	bl	80002bc <__adddf3>
 800d28e:	4606      	mov	r6, r0
 800d290:	460f      	mov	r7, r1
 800d292:	f7f3 fc79 	bl	8000b88 <__aeabi_d2iz>
 800d296:	2200      	movs	r2, #0
 800d298:	9000      	str	r0, [sp, #0]
 800d29a:	2300      	movs	r3, #0
 800d29c:	4630      	mov	r0, r6
 800d29e:	4639      	mov	r1, r7
 800d2a0:	f7f3 fc34 	bl	8000b0c <__aeabi_dcmplt>
 800d2a4:	b150      	cbz	r0, 800d2bc <_dtoa_r+0x184>
 800d2a6:	9800      	ldr	r0, [sp, #0]
 800d2a8:	f7f3 f954 	bl	8000554 <__aeabi_i2d>
 800d2ac:	4632      	mov	r2, r6
 800d2ae:	463b      	mov	r3, r7
 800d2b0:	f7f3 fc22 	bl	8000af8 <__aeabi_dcmpeq>
 800d2b4:	b910      	cbnz	r0, 800d2bc <_dtoa_r+0x184>
 800d2b6:	9b00      	ldr	r3, [sp, #0]
 800d2b8:	3b01      	subs	r3, #1
 800d2ba:	9300      	str	r3, [sp, #0]
 800d2bc:	9b00      	ldr	r3, [sp, #0]
 800d2be:	2b16      	cmp	r3, #22
 800d2c0:	d85a      	bhi.n	800d378 <_dtoa_r+0x240>
 800d2c2:	9a00      	ldr	r2, [sp, #0]
 800d2c4:	4b57      	ldr	r3, [pc, #348]	; (800d424 <_dtoa_r+0x2ec>)
 800d2c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2ce:	ec51 0b19 	vmov	r0, r1, d9
 800d2d2:	f7f3 fc1b 	bl	8000b0c <__aeabi_dcmplt>
 800d2d6:	2800      	cmp	r0, #0
 800d2d8:	d050      	beq.n	800d37c <_dtoa_r+0x244>
 800d2da:	9b00      	ldr	r3, [sp, #0]
 800d2dc:	3b01      	subs	r3, #1
 800d2de:	9300      	str	r3, [sp, #0]
 800d2e0:	2300      	movs	r3, #0
 800d2e2:	930b      	str	r3, [sp, #44]	; 0x2c
 800d2e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d2e6:	1b5d      	subs	r5, r3, r5
 800d2e8:	1e6b      	subs	r3, r5, #1
 800d2ea:	9305      	str	r3, [sp, #20]
 800d2ec:	bf45      	ittet	mi
 800d2ee:	f1c5 0301 	rsbmi	r3, r5, #1
 800d2f2:	9304      	strmi	r3, [sp, #16]
 800d2f4:	2300      	movpl	r3, #0
 800d2f6:	2300      	movmi	r3, #0
 800d2f8:	bf4c      	ite	mi
 800d2fa:	9305      	strmi	r3, [sp, #20]
 800d2fc:	9304      	strpl	r3, [sp, #16]
 800d2fe:	9b00      	ldr	r3, [sp, #0]
 800d300:	2b00      	cmp	r3, #0
 800d302:	db3d      	blt.n	800d380 <_dtoa_r+0x248>
 800d304:	9b05      	ldr	r3, [sp, #20]
 800d306:	9a00      	ldr	r2, [sp, #0]
 800d308:	920a      	str	r2, [sp, #40]	; 0x28
 800d30a:	4413      	add	r3, r2
 800d30c:	9305      	str	r3, [sp, #20]
 800d30e:	2300      	movs	r3, #0
 800d310:	9307      	str	r3, [sp, #28]
 800d312:	9b06      	ldr	r3, [sp, #24]
 800d314:	2b09      	cmp	r3, #9
 800d316:	f200 8089 	bhi.w	800d42c <_dtoa_r+0x2f4>
 800d31a:	2b05      	cmp	r3, #5
 800d31c:	bfc4      	itt	gt
 800d31e:	3b04      	subgt	r3, #4
 800d320:	9306      	strgt	r3, [sp, #24]
 800d322:	9b06      	ldr	r3, [sp, #24]
 800d324:	f1a3 0302 	sub.w	r3, r3, #2
 800d328:	bfcc      	ite	gt
 800d32a:	2500      	movgt	r5, #0
 800d32c:	2501      	movle	r5, #1
 800d32e:	2b03      	cmp	r3, #3
 800d330:	f200 8087 	bhi.w	800d442 <_dtoa_r+0x30a>
 800d334:	e8df f003 	tbb	[pc, r3]
 800d338:	59383a2d 	.word	0x59383a2d
 800d33c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d340:	441d      	add	r5, r3
 800d342:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d346:	2b20      	cmp	r3, #32
 800d348:	bfc1      	itttt	gt
 800d34a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d34e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d352:	fa0b f303 	lslgt.w	r3, fp, r3
 800d356:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d35a:	bfda      	itte	le
 800d35c:	f1c3 0320 	rsble	r3, r3, #32
 800d360:	fa06 f003 	lslle.w	r0, r6, r3
 800d364:	4318      	orrgt	r0, r3
 800d366:	f7f3 f8e5 	bl	8000534 <__aeabi_ui2d>
 800d36a:	2301      	movs	r3, #1
 800d36c:	4606      	mov	r6, r0
 800d36e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d372:	3d01      	subs	r5, #1
 800d374:	930e      	str	r3, [sp, #56]	; 0x38
 800d376:	e76a      	b.n	800d24e <_dtoa_r+0x116>
 800d378:	2301      	movs	r3, #1
 800d37a:	e7b2      	b.n	800d2e2 <_dtoa_r+0x1aa>
 800d37c:	900b      	str	r0, [sp, #44]	; 0x2c
 800d37e:	e7b1      	b.n	800d2e4 <_dtoa_r+0x1ac>
 800d380:	9b04      	ldr	r3, [sp, #16]
 800d382:	9a00      	ldr	r2, [sp, #0]
 800d384:	1a9b      	subs	r3, r3, r2
 800d386:	9304      	str	r3, [sp, #16]
 800d388:	4253      	negs	r3, r2
 800d38a:	9307      	str	r3, [sp, #28]
 800d38c:	2300      	movs	r3, #0
 800d38e:	930a      	str	r3, [sp, #40]	; 0x28
 800d390:	e7bf      	b.n	800d312 <_dtoa_r+0x1da>
 800d392:	2300      	movs	r3, #0
 800d394:	9308      	str	r3, [sp, #32]
 800d396:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d398:	2b00      	cmp	r3, #0
 800d39a:	dc55      	bgt.n	800d448 <_dtoa_r+0x310>
 800d39c:	2301      	movs	r3, #1
 800d39e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d3a2:	461a      	mov	r2, r3
 800d3a4:	9209      	str	r2, [sp, #36]	; 0x24
 800d3a6:	e00c      	b.n	800d3c2 <_dtoa_r+0x28a>
 800d3a8:	2301      	movs	r3, #1
 800d3aa:	e7f3      	b.n	800d394 <_dtoa_r+0x25c>
 800d3ac:	2300      	movs	r3, #0
 800d3ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d3b0:	9308      	str	r3, [sp, #32]
 800d3b2:	9b00      	ldr	r3, [sp, #0]
 800d3b4:	4413      	add	r3, r2
 800d3b6:	9302      	str	r3, [sp, #8]
 800d3b8:	3301      	adds	r3, #1
 800d3ba:	2b01      	cmp	r3, #1
 800d3bc:	9303      	str	r3, [sp, #12]
 800d3be:	bfb8      	it	lt
 800d3c0:	2301      	movlt	r3, #1
 800d3c2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d3c4:	2200      	movs	r2, #0
 800d3c6:	6042      	str	r2, [r0, #4]
 800d3c8:	2204      	movs	r2, #4
 800d3ca:	f102 0614 	add.w	r6, r2, #20
 800d3ce:	429e      	cmp	r6, r3
 800d3d0:	6841      	ldr	r1, [r0, #4]
 800d3d2:	d93d      	bls.n	800d450 <_dtoa_r+0x318>
 800d3d4:	4620      	mov	r0, r4
 800d3d6:	f001 f84b 	bl	800e470 <_Balloc>
 800d3da:	9001      	str	r0, [sp, #4]
 800d3dc:	2800      	cmp	r0, #0
 800d3de:	d13b      	bne.n	800d458 <_dtoa_r+0x320>
 800d3e0:	4b11      	ldr	r3, [pc, #68]	; (800d428 <_dtoa_r+0x2f0>)
 800d3e2:	4602      	mov	r2, r0
 800d3e4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d3e8:	e6c0      	b.n	800d16c <_dtoa_r+0x34>
 800d3ea:	2301      	movs	r3, #1
 800d3ec:	e7df      	b.n	800d3ae <_dtoa_r+0x276>
 800d3ee:	bf00      	nop
 800d3f0:	636f4361 	.word	0x636f4361
 800d3f4:	3fd287a7 	.word	0x3fd287a7
 800d3f8:	8b60c8b3 	.word	0x8b60c8b3
 800d3fc:	3fc68a28 	.word	0x3fc68a28
 800d400:	509f79fb 	.word	0x509f79fb
 800d404:	3fd34413 	.word	0x3fd34413
 800d408:	08010dd0 	.word	0x08010dd0
 800d40c:	08010f8e 	.word	0x08010f8e
 800d410:	7ff00000 	.word	0x7ff00000
 800d414:	08010f8a 	.word	0x08010f8a
 800d418:	08010f81 	.word	0x08010f81
 800d41c:	08010d55 	.word	0x08010d55
 800d420:	3ff80000 	.word	0x3ff80000
 800d424:	080110f8 	.word	0x080110f8
 800d428:	08010fe9 	.word	0x08010fe9
 800d42c:	2501      	movs	r5, #1
 800d42e:	2300      	movs	r3, #0
 800d430:	9306      	str	r3, [sp, #24]
 800d432:	9508      	str	r5, [sp, #32]
 800d434:	f04f 33ff 	mov.w	r3, #4294967295
 800d438:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d43c:	2200      	movs	r2, #0
 800d43e:	2312      	movs	r3, #18
 800d440:	e7b0      	b.n	800d3a4 <_dtoa_r+0x26c>
 800d442:	2301      	movs	r3, #1
 800d444:	9308      	str	r3, [sp, #32]
 800d446:	e7f5      	b.n	800d434 <_dtoa_r+0x2fc>
 800d448:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d44a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d44e:	e7b8      	b.n	800d3c2 <_dtoa_r+0x28a>
 800d450:	3101      	adds	r1, #1
 800d452:	6041      	str	r1, [r0, #4]
 800d454:	0052      	lsls	r2, r2, #1
 800d456:	e7b8      	b.n	800d3ca <_dtoa_r+0x292>
 800d458:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d45a:	9a01      	ldr	r2, [sp, #4]
 800d45c:	601a      	str	r2, [r3, #0]
 800d45e:	9b03      	ldr	r3, [sp, #12]
 800d460:	2b0e      	cmp	r3, #14
 800d462:	f200 809d 	bhi.w	800d5a0 <_dtoa_r+0x468>
 800d466:	2d00      	cmp	r5, #0
 800d468:	f000 809a 	beq.w	800d5a0 <_dtoa_r+0x468>
 800d46c:	9b00      	ldr	r3, [sp, #0]
 800d46e:	2b00      	cmp	r3, #0
 800d470:	dd32      	ble.n	800d4d8 <_dtoa_r+0x3a0>
 800d472:	4ab7      	ldr	r2, [pc, #732]	; (800d750 <_dtoa_r+0x618>)
 800d474:	f003 030f 	and.w	r3, r3, #15
 800d478:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d47c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d480:	9b00      	ldr	r3, [sp, #0]
 800d482:	05d8      	lsls	r0, r3, #23
 800d484:	ea4f 1723 	mov.w	r7, r3, asr #4
 800d488:	d516      	bpl.n	800d4b8 <_dtoa_r+0x380>
 800d48a:	4bb2      	ldr	r3, [pc, #712]	; (800d754 <_dtoa_r+0x61c>)
 800d48c:	ec51 0b19 	vmov	r0, r1, d9
 800d490:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d494:	f7f3 f9f2 	bl	800087c <__aeabi_ddiv>
 800d498:	f007 070f 	and.w	r7, r7, #15
 800d49c:	4682      	mov	sl, r0
 800d49e:	468b      	mov	fp, r1
 800d4a0:	2503      	movs	r5, #3
 800d4a2:	4eac      	ldr	r6, [pc, #688]	; (800d754 <_dtoa_r+0x61c>)
 800d4a4:	b957      	cbnz	r7, 800d4bc <_dtoa_r+0x384>
 800d4a6:	4642      	mov	r2, r8
 800d4a8:	464b      	mov	r3, r9
 800d4aa:	4650      	mov	r0, sl
 800d4ac:	4659      	mov	r1, fp
 800d4ae:	f7f3 f9e5 	bl	800087c <__aeabi_ddiv>
 800d4b2:	4682      	mov	sl, r0
 800d4b4:	468b      	mov	fp, r1
 800d4b6:	e028      	b.n	800d50a <_dtoa_r+0x3d2>
 800d4b8:	2502      	movs	r5, #2
 800d4ba:	e7f2      	b.n	800d4a2 <_dtoa_r+0x36a>
 800d4bc:	07f9      	lsls	r1, r7, #31
 800d4be:	d508      	bpl.n	800d4d2 <_dtoa_r+0x39a>
 800d4c0:	4640      	mov	r0, r8
 800d4c2:	4649      	mov	r1, r9
 800d4c4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d4c8:	f7f3 f8ae 	bl	8000628 <__aeabi_dmul>
 800d4cc:	3501      	adds	r5, #1
 800d4ce:	4680      	mov	r8, r0
 800d4d0:	4689      	mov	r9, r1
 800d4d2:	107f      	asrs	r7, r7, #1
 800d4d4:	3608      	adds	r6, #8
 800d4d6:	e7e5      	b.n	800d4a4 <_dtoa_r+0x36c>
 800d4d8:	f000 809b 	beq.w	800d612 <_dtoa_r+0x4da>
 800d4dc:	9b00      	ldr	r3, [sp, #0]
 800d4de:	4f9d      	ldr	r7, [pc, #628]	; (800d754 <_dtoa_r+0x61c>)
 800d4e0:	425e      	negs	r6, r3
 800d4e2:	4b9b      	ldr	r3, [pc, #620]	; (800d750 <_dtoa_r+0x618>)
 800d4e4:	f006 020f 	and.w	r2, r6, #15
 800d4e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d4ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4f0:	ec51 0b19 	vmov	r0, r1, d9
 800d4f4:	f7f3 f898 	bl	8000628 <__aeabi_dmul>
 800d4f8:	1136      	asrs	r6, r6, #4
 800d4fa:	4682      	mov	sl, r0
 800d4fc:	468b      	mov	fp, r1
 800d4fe:	2300      	movs	r3, #0
 800d500:	2502      	movs	r5, #2
 800d502:	2e00      	cmp	r6, #0
 800d504:	d17a      	bne.n	800d5fc <_dtoa_r+0x4c4>
 800d506:	2b00      	cmp	r3, #0
 800d508:	d1d3      	bne.n	800d4b2 <_dtoa_r+0x37a>
 800d50a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	f000 8082 	beq.w	800d616 <_dtoa_r+0x4de>
 800d512:	4b91      	ldr	r3, [pc, #580]	; (800d758 <_dtoa_r+0x620>)
 800d514:	2200      	movs	r2, #0
 800d516:	4650      	mov	r0, sl
 800d518:	4659      	mov	r1, fp
 800d51a:	f7f3 faf7 	bl	8000b0c <__aeabi_dcmplt>
 800d51e:	2800      	cmp	r0, #0
 800d520:	d079      	beq.n	800d616 <_dtoa_r+0x4de>
 800d522:	9b03      	ldr	r3, [sp, #12]
 800d524:	2b00      	cmp	r3, #0
 800d526:	d076      	beq.n	800d616 <_dtoa_r+0x4de>
 800d528:	9b02      	ldr	r3, [sp, #8]
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	dd36      	ble.n	800d59c <_dtoa_r+0x464>
 800d52e:	9b00      	ldr	r3, [sp, #0]
 800d530:	4650      	mov	r0, sl
 800d532:	4659      	mov	r1, fp
 800d534:	1e5f      	subs	r7, r3, #1
 800d536:	2200      	movs	r2, #0
 800d538:	4b88      	ldr	r3, [pc, #544]	; (800d75c <_dtoa_r+0x624>)
 800d53a:	f7f3 f875 	bl	8000628 <__aeabi_dmul>
 800d53e:	9e02      	ldr	r6, [sp, #8]
 800d540:	4682      	mov	sl, r0
 800d542:	468b      	mov	fp, r1
 800d544:	3501      	adds	r5, #1
 800d546:	4628      	mov	r0, r5
 800d548:	f7f3 f804 	bl	8000554 <__aeabi_i2d>
 800d54c:	4652      	mov	r2, sl
 800d54e:	465b      	mov	r3, fp
 800d550:	f7f3 f86a 	bl	8000628 <__aeabi_dmul>
 800d554:	4b82      	ldr	r3, [pc, #520]	; (800d760 <_dtoa_r+0x628>)
 800d556:	2200      	movs	r2, #0
 800d558:	f7f2 feb0 	bl	80002bc <__adddf3>
 800d55c:	46d0      	mov	r8, sl
 800d55e:	46d9      	mov	r9, fp
 800d560:	4682      	mov	sl, r0
 800d562:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800d566:	2e00      	cmp	r6, #0
 800d568:	d158      	bne.n	800d61c <_dtoa_r+0x4e4>
 800d56a:	4b7e      	ldr	r3, [pc, #504]	; (800d764 <_dtoa_r+0x62c>)
 800d56c:	2200      	movs	r2, #0
 800d56e:	4640      	mov	r0, r8
 800d570:	4649      	mov	r1, r9
 800d572:	f7f2 fea1 	bl	80002b8 <__aeabi_dsub>
 800d576:	4652      	mov	r2, sl
 800d578:	465b      	mov	r3, fp
 800d57a:	4680      	mov	r8, r0
 800d57c:	4689      	mov	r9, r1
 800d57e:	f7f3 fae3 	bl	8000b48 <__aeabi_dcmpgt>
 800d582:	2800      	cmp	r0, #0
 800d584:	f040 8295 	bne.w	800dab2 <_dtoa_r+0x97a>
 800d588:	4652      	mov	r2, sl
 800d58a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d58e:	4640      	mov	r0, r8
 800d590:	4649      	mov	r1, r9
 800d592:	f7f3 fabb 	bl	8000b0c <__aeabi_dcmplt>
 800d596:	2800      	cmp	r0, #0
 800d598:	f040 8289 	bne.w	800daae <_dtoa_r+0x976>
 800d59c:	ec5b ab19 	vmov	sl, fp, d9
 800d5a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	f2c0 8148 	blt.w	800d838 <_dtoa_r+0x700>
 800d5a8:	9a00      	ldr	r2, [sp, #0]
 800d5aa:	2a0e      	cmp	r2, #14
 800d5ac:	f300 8144 	bgt.w	800d838 <_dtoa_r+0x700>
 800d5b0:	4b67      	ldr	r3, [pc, #412]	; (800d750 <_dtoa_r+0x618>)
 800d5b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d5b6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d5ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	f280 80d5 	bge.w	800d76c <_dtoa_r+0x634>
 800d5c2:	9b03      	ldr	r3, [sp, #12]
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	f300 80d1 	bgt.w	800d76c <_dtoa_r+0x634>
 800d5ca:	f040 826f 	bne.w	800daac <_dtoa_r+0x974>
 800d5ce:	4b65      	ldr	r3, [pc, #404]	; (800d764 <_dtoa_r+0x62c>)
 800d5d0:	2200      	movs	r2, #0
 800d5d2:	4640      	mov	r0, r8
 800d5d4:	4649      	mov	r1, r9
 800d5d6:	f7f3 f827 	bl	8000628 <__aeabi_dmul>
 800d5da:	4652      	mov	r2, sl
 800d5dc:	465b      	mov	r3, fp
 800d5de:	f7f3 faa9 	bl	8000b34 <__aeabi_dcmpge>
 800d5e2:	9e03      	ldr	r6, [sp, #12]
 800d5e4:	4637      	mov	r7, r6
 800d5e6:	2800      	cmp	r0, #0
 800d5e8:	f040 8245 	bne.w	800da76 <_dtoa_r+0x93e>
 800d5ec:	9d01      	ldr	r5, [sp, #4]
 800d5ee:	2331      	movs	r3, #49	; 0x31
 800d5f0:	f805 3b01 	strb.w	r3, [r5], #1
 800d5f4:	9b00      	ldr	r3, [sp, #0]
 800d5f6:	3301      	adds	r3, #1
 800d5f8:	9300      	str	r3, [sp, #0]
 800d5fa:	e240      	b.n	800da7e <_dtoa_r+0x946>
 800d5fc:	07f2      	lsls	r2, r6, #31
 800d5fe:	d505      	bpl.n	800d60c <_dtoa_r+0x4d4>
 800d600:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d604:	f7f3 f810 	bl	8000628 <__aeabi_dmul>
 800d608:	3501      	adds	r5, #1
 800d60a:	2301      	movs	r3, #1
 800d60c:	1076      	asrs	r6, r6, #1
 800d60e:	3708      	adds	r7, #8
 800d610:	e777      	b.n	800d502 <_dtoa_r+0x3ca>
 800d612:	2502      	movs	r5, #2
 800d614:	e779      	b.n	800d50a <_dtoa_r+0x3d2>
 800d616:	9f00      	ldr	r7, [sp, #0]
 800d618:	9e03      	ldr	r6, [sp, #12]
 800d61a:	e794      	b.n	800d546 <_dtoa_r+0x40e>
 800d61c:	9901      	ldr	r1, [sp, #4]
 800d61e:	4b4c      	ldr	r3, [pc, #304]	; (800d750 <_dtoa_r+0x618>)
 800d620:	4431      	add	r1, r6
 800d622:	910d      	str	r1, [sp, #52]	; 0x34
 800d624:	9908      	ldr	r1, [sp, #32]
 800d626:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d62a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d62e:	2900      	cmp	r1, #0
 800d630:	d043      	beq.n	800d6ba <_dtoa_r+0x582>
 800d632:	494d      	ldr	r1, [pc, #308]	; (800d768 <_dtoa_r+0x630>)
 800d634:	2000      	movs	r0, #0
 800d636:	f7f3 f921 	bl	800087c <__aeabi_ddiv>
 800d63a:	4652      	mov	r2, sl
 800d63c:	465b      	mov	r3, fp
 800d63e:	f7f2 fe3b 	bl	80002b8 <__aeabi_dsub>
 800d642:	9d01      	ldr	r5, [sp, #4]
 800d644:	4682      	mov	sl, r0
 800d646:	468b      	mov	fp, r1
 800d648:	4649      	mov	r1, r9
 800d64a:	4640      	mov	r0, r8
 800d64c:	f7f3 fa9c 	bl	8000b88 <__aeabi_d2iz>
 800d650:	4606      	mov	r6, r0
 800d652:	f7f2 ff7f 	bl	8000554 <__aeabi_i2d>
 800d656:	4602      	mov	r2, r0
 800d658:	460b      	mov	r3, r1
 800d65a:	4640      	mov	r0, r8
 800d65c:	4649      	mov	r1, r9
 800d65e:	f7f2 fe2b 	bl	80002b8 <__aeabi_dsub>
 800d662:	3630      	adds	r6, #48	; 0x30
 800d664:	f805 6b01 	strb.w	r6, [r5], #1
 800d668:	4652      	mov	r2, sl
 800d66a:	465b      	mov	r3, fp
 800d66c:	4680      	mov	r8, r0
 800d66e:	4689      	mov	r9, r1
 800d670:	f7f3 fa4c 	bl	8000b0c <__aeabi_dcmplt>
 800d674:	2800      	cmp	r0, #0
 800d676:	d163      	bne.n	800d740 <_dtoa_r+0x608>
 800d678:	4642      	mov	r2, r8
 800d67a:	464b      	mov	r3, r9
 800d67c:	4936      	ldr	r1, [pc, #216]	; (800d758 <_dtoa_r+0x620>)
 800d67e:	2000      	movs	r0, #0
 800d680:	f7f2 fe1a 	bl	80002b8 <__aeabi_dsub>
 800d684:	4652      	mov	r2, sl
 800d686:	465b      	mov	r3, fp
 800d688:	f7f3 fa40 	bl	8000b0c <__aeabi_dcmplt>
 800d68c:	2800      	cmp	r0, #0
 800d68e:	f040 80b5 	bne.w	800d7fc <_dtoa_r+0x6c4>
 800d692:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d694:	429d      	cmp	r5, r3
 800d696:	d081      	beq.n	800d59c <_dtoa_r+0x464>
 800d698:	4b30      	ldr	r3, [pc, #192]	; (800d75c <_dtoa_r+0x624>)
 800d69a:	2200      	movs	r2, #0
 800d69c:	4650      	mov	r0, sl
 800d69e:	4659      	mov	r1, fp
 800d6a0:	f7f2 ffc2 	bl	8000628 <__aeabi_dmul>
 800d6a4:	4b2d      	ldr	r3, [pc, #180]	; (800d75c <_dtoa_r+0x624>)
 800d6a6:	4682      	mov	sl, r0
 800d6a8:	468b      	mov	fp, r1
 800d6aa:	4640      	mov	r0, r8
 800d6ac:	4649      	mov	r1, r9
 800d6ae:	2200      	movs	r2, #0
 800d6b0:	f7f2 ffba 	bl	8000628 <__aeabi_dmul>
 800d6b4:	4680      	mov	r8, r0
 800d6b6:	4689      	mov	r9, r1
 800d6b8:	e7c6      	b.n	800d648 <_dtoa_r+0x510>
 800d6ba:	4650      	mov	r0, sl
 800d6bc:	4659      	mov	r1, fp
 800d6be:	f7f2 ffb3 	bl	8000628 <__aeabi_dmul>
 800d6c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d6c4:	9d01      	ldr	r5, [sp, #4]
 800d6c6:	930f      	str	r3, [sp, #60]	; 0x3c
 800d6c8:	4682      	mov	sl, r0
 800d6ca:	468b      	mov	fp, r1
 800d6cc:	4649      	mov	r1, r9
 800d6ce:	4640      	mov	r0, r8
 800d6d0:	f7f3 fa5a 	bl	8000b88 <__aeabi_d2iz>
 800d6d4:	4606      	mov	r6, r0
 800d6d6:	f7f2 ff3d 	bl	8000554 <__aeabi_i2d>
 800d6da:	3630      	adds	r6, #48	; 0x30
 800d6dc:	4602      	mov	r2, r0
 800d6de:	460b      	mov	r3, r1
 800d6e0:	4640      	mov	r0, r8
 800d6e2:	4649      	mov	r1, r9
 800d6e4:	f7f2 fde8 	bl	80002b8 <__aeabi_dsub>
 800d6e8:	f805 6b01 	strb.w	r6, [r5], #1
 800d6ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d6ee:	429d      	cmp	r5, r3
 800d6f0:	4680      	mov	r8, r0
 800d6f2:	4689      	mov	r9, r1
 800d6f4:	f04f 0200 	mov.w	r2, #0
 800d6f8:	d124      	bne.n	800d744 <_dtoa_r+0x60c>
 800d6fa:	4b1b      	ldr	r3, [pc, #108]	; (800d768 <_dtoa_r+0x630>)
 800d6fc:	4650      	mov	r0, sl
 800d6fe:	4659      	mov	r1, fp
 800d700:	f7f2 fddc 	bl	80002bc <__adddf3>
 800d704:	4602      	mov	r2, r0
 800d706:	460b      	mov	r3, r1
 800d708:	4640      	mov	r0, r8
 800d70a:	4649      	mov	r1, r9
 800d70c:	f7f3 fa1c 	bl	8000b48 <__aeabi_dcmpgt>
 800d710:	2800      	cmp	r0, #0
 800d712:	d173      	bne.n	800d7fc <_dtoa_r+0x6c4>
 800d714:	4652      	mov	r2, sl
 800d716:	465b      	mov	r3, fp
 800d718:	4913      	ldr	r1, [pc, #76]	; (800d768 <_dtoa_r+0x630>)
 800d71a:	2000      	movs	r0, #0
 800d71c:	f7f2 fdcc 	bl	80002b8 <__aeabi_dsub>
 800d720:	4602      	mov	r2, r0
 800d722:	460b      	mov	r3, r1
 800d724:	4640      	mov	r0, r8
 800d726:	4649      	mov	r1, r9
 800d728:	f7f3 f9f0 	bl	8000b0c <__aeabi_dcmplt>
 800d72c:	2800      	cmp	r0, #0
 800d72e:	f43f af35 	beq.w	800d59c <_dtoa_r+0x464>
 800d732:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d734:	1e6b      	subs	r3, r5, #1
 800d736:	930f      	str	r3, [sp, #60]	; 0x3c
 800d738:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d73c:	2b30      	cmp	r3, #48	; 0x30
 800d73e:	d0f8      	beq.n	800d732 <_dtoa_r+0x5fa>
 800d740:	9700      	str	r7, [sp, #0]
 800d742:	e049      	b.n	800d7d8 <_dtoa_r+0x6a0>
 800d744:	4b05      	ldr	r3, [pc, #20]	; (800d75c <_dtoa_r+0x624>)
 800d746:	f7f2 ff6f 	bl	8000628 <__aeabi_dmul>
 800d74a:	4680      	mov	r8, r0
 800d74c:	4689      	mov	r9, r1
 800d74e:	e7bd      	b.n	800d6cc <_dtoa_r+0x594>
 800d750:	080110f8 	.word	0x080110f8
 800d754:	080110d0 	.word	0x080110d0
 800d758:	3ff00000 	.word	0x3ff00000
 800d75c:	40240000 	.word	0x40240000
 800d760:	401c0000 	.word	0x401c0000
 800d764:	40140000 	.word	0x40140000
 800d768:	3fe00000 	.word	0x3fe00000
 800d76c:	9d01      	ldr	r5, [sp, #4]
 800d76e:	4656      	mov	r6, sl
 800d770:	465f      	mov	r7, fp
 800d772:	4642      	mov	r2, r8
 800d774:	464b      	mov	r3, r9
 800d776:	4630      	mov	r0, r6
 800d778:	4639      	mov	r1, r7
 800d77a:	f7f3 f87f 	bl	800087c <__aeabi_ddiv>
 800d77e:	f7f3 fa03 	bl	8000b88 <__aeabi_d2iz>
 800d782:	4682      	mov	sl, r0
 800d784:	f7f2 fee6 	bl	8000554 <__aeabi_i2d>
 800d788:	4642      	mov	r2, r8
 800d78a:	464b      	mov	r3, r9
 800d78c:	f7f2 ff4c 	bl	8000628 <__aeabi_dmul>
 800d790:	4602      	mov	r2, r0
 800d792:	460b      	mov	r3, r1
 800d794:	4630      	mov	r0, r6
 800d796:	4639      	mov	r1, r7
 800d798:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800d79c:	f7f2 fd8c 	bl	80002b8 <__aeabi_dsub>
 800d7a0:	f805 6b01 	strb.w	r6, [r5], #1
 800d7a4:	9e01      	ldr	r6, [sp, #4]
 800d7a6:	9f03      	ldr	r7, [sp, #12]
 800d7a8:	1bae      	subs	r6, r5, r6
 800d7aa:	42b7      	cmp	r7, r6
 800d7ac:	4602      	mov	r2, r0
 800d7ae:	460b      	mov	r3, r1
 800d7b0:	d135      	bne.n	800d81e <_dtoa_r+0x6e6>
 800d7b2:	f7f2 fd83 	bl	80002bc <__adddf3>
 800d7b6:	4642      	mov	r2, r8
 800d7b8:	464b      	mov	r3, r9
 800d7ba:	4606      	mov	r6, r0
 800d7bc:	460f      	mov	r7, r1
 800d7be:	f7f3 f9c3 	bl	8000b48 <__aeabi_dcmpgt>
 800d7c2:	b9d0      	cbnz	r0, 800d7fa <_dtoa_r+0x6c2>
 800d7c4:	4642      	mov	r2, r8
 800d7c6:	464b      	mov	r3, r9
 800d7c8:	4630      	mov	r0, r6
 800d7ca:	4639      	mov	r1, r7
 800d7cc:	f7f3 f994 	bl	8000af8 <__aeabi_dcmpeq>
 800d7d0:	b110      	cbz	r0, 800d7d8 <_dtoa_r+0x6a0>
 800d7d2:	f01a 0f01 	tst.w	sl, #1
 800d7d6:	d110      	bne.n	800d7fa <_dtoa_r+0x6c2>
 800d7d8:	4620      	mov	r0, r4
 800d7da:	ee18 1a10 	vmov	r1, s16
 800d7de:	f000 fe87 	bl	800e4f0 <_Bfree>
 800d7e2:	2300      	movs	r3, #0
 800d7e4:	9800      	ldr	r0, [sp, #0]
 800d7e6:	702b      	strb	r3, [r5, #0]
 800d7e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d7ea:	3001      	adds	r0, #1
 800d7ec:	6018      	str	r0, [r3, #0]
 800d7ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	f43f acf1 	beq.w	800d1d8 <_dtoa_r+0xa0>
 800d7f6:	601d      	str	r5, [r3, #0]
 800d7f8:	e4ee      	b.n	800d1d8 <_dtoa_r+0xa0>
 800d7fa:	9f00      	ldr	r7, [sp, #0]
 800d7fc:	462b      	mov	r3, r5
 800d7fe:	461d      	mov	r5, r3
 800d800:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d804:	2a39      	cmp	r2, #57	; 0x39
 800d806:	d106      	bne.n	800d816 <_dtoa_r+0x6de>
 800d808:	9a01      	ldr	r2, [sp, #4]
 800d80a:	429a      	cmp	r2, r3
 800d80c:	d1f7      	bne.n	800d7fe <_dtoa_r+0x6c6>
 800d80e:	9901      	ldr	r1, [sp, #4]
 800d810:	2230      	movs	r2, #48	; 0x30
 800d812:	3701      	adds	r7, #1
 800d814:	700a      	strb	r2, [r1, #0]
 800d816:	781a      	ldrb	r2, [r3, #0]
 800d818:	3201      	adds	r2, #1
 800d81a:	701a      	strb	r2, [r3, #0]
 800d81c:	e790      	b.n	800d740 <_dtoa_r+0x608>
 800d81e:	4ba6      	ldr	r3, [pc, #664]	; (800dab8 <_dtoa_r+0x980>)
 800d820:	2200      	movs	r2, #0
 800d822:	f7f2 ff01 	bl	8000628 <__aeabi_dmul>
 800d826:	2200      	movs	r2, #0
 800d828:	2300      	movs	r3, #0
 800d82a:	4606      	mov	r6, r0
 800d82c:	460f      	mov	r7, r1
 800d82e:	f7f3 f963 	bl	8000af8 <__aeabi_dcmpeq>
 800d832:	2800      	cmp	r0, #0
 800d834:	d09d      	beq.n	800d772 <_dtoa_r+0x63a>
 800d836:	e7cf      	b.n	800d7d8 <_dtoa_r+0x6a0>
 800d838:	9a08      	ldr	r2, [sp, #32]
 800d83a:	2a00      	cmp	r2, #0
 800d83c:	f000 80d7 	beq.w	800d9ee <_dtoa_r+0x8b6>
 800d840:	9a06      	ldr	r2, [sp, #24]
 800d842:	2a01      	cmp	r2, #1
 800d844:	f300 80ba 	bgt.w	800d9bc <_dtoa_r+0x884>
 800d848:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d84a:	2a00      	cmp	r2, #0
 800d84c:	f000 80b2 	beq.w	800d9b4 <_dtoa_r+0x87c>
 800d850:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d854:	9e07      	ldr	r6, [sp, #28]
 800d856:	9d04      	ldr	r5, [sp, #16]
 800d858:	9a04      	ldr	r2, [sp, #16]
 800d85a:	441a      	add	r2, r3
 800d85c:	9204      	str	r2, [sp, #16]
 800d85e:	9a05      	ldr	r2, [sp, #20]
 800d860:	2101      	movs	r1, #1
 800d862:	441a      	add	r2, r3
 800d864:	4620      	mov	r0, r4
 800d866:	9205      	str	r2, [sp, #20]
 800d868:	f000 ff44 	bl	800e6f4 <__i2b>
 800d86c:	4607      	mov	r7, r0
 800d86e:	2d00      	cmp	r5, #0
 800d870:	dd0c      	ble.n	800d88c <_dtoa_r+0x754>
 800d872:	9b05      	ldr	r3, [sp, #20]
 800d874:	2b00      	cmp	r3, #0
 800d876:	dd09      	ble.n	800d88c <_dtoa_r+0x754>
 800d878:	42ab      	cmp	r3, r5
 800d87a:	9a04      	ldr	r2, [sp, #16]
 800d87c:	bfa8      	it	ge
 800d87e:	462b      	movge	r3, r5
 800d880:	1ad2      	subs	r2, r2, r3
 800d882:	9204      	str	r2, [sp, #16]
 800d884:	9a05      	ldr	r2, [sp, #20]
 800d886:	1aed      	subs	r5, r5, r3
 800d888:	1ad3      	subs	r3, r2, r3
 800d88a:	9305      	str	r3, [sp, #20]
 800d88c:	9b07      	ldr	r3, [sp, #28]
 800d88e:	b31b      	cbz	r3, 800d8d8 <_dtoa_r+0x7a0>
 800d890:	9b08      	ldr	r3, [sp, #32]
 800d892:	2b00      	cmp	r3, #0
 800d894:	f000 80af 	beq.w	800d9f6 <_dtoa_r+0x8be>
 800d898:	2e00      	cmp	r6, #0
 800d89a:	dd13      	ble.n	800d8c4 <_dtoa_r+0x78c>
 800d89c:	4639      	mov	r1, r7
 800d89e:	4632      	mov	r2, r6
 800d8a0:	4620      	mov	r0, r4
 800d8a2:	f000 ffe7 	bl	800e874 <__pow5mult>
 800d8a6:	ee18 2a10 	vmov	r2, s16
 800d8aa:	4601      	mov	r1, r0
 800d8ac:	4607      	mov	r7, r0
 800d8ae:	4620      	mov	r0, r4
 800d8b0:	f000 ff36 	bl	800e720 <__multiply>
 800d8b4:	ee18 1a10 	vmov	r1, s16
 800d8b8:	4680      	mov	r8, r0
 800d8ba:	4620      	mov	r0, r4
 800d8bc:	f000 fe18 	bl	800e4f0 <_Bfree>
 800d8c0:	ee08 8a10 	vmov	s16, r8
 800d8c4:	9b07      	ldr	r3, [sp, #28]
 800d8c6:	1b9a      	subs	r2, r3, r6
 800d8c8:	d006      	beq.n	800d8d8 <_dtoa_r+0x7a0>
 800d8ca:	ee18 1a10 	vmov	r1, s16
 800d8ce:	4620      	mov	r0, r4
 800d8d0:	f000 ffd0 	bl	800e874 <__pow5mult>
 800d8d4:	ee08 0a10 	vmov	s16, r0
 800d8d8:	2101      	movs	r1, #1
 800d8da:	4620      	mov	r0, r4
 800d8dc:	f000 ff0a 	bl	800e6f4 <__i2b>
 800d8e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	4606      	mov	r6, r0
 800d8e6:	f340 8088 	ble.w	800d9fa <_dtoa_r+0x8c2>
 800d8ea:	461a      	mov	r2, r3
 800d8ec:	4601      	mov	r1, r0
 800d8ee:	4620      	mov	r0, r4
 800d8f0:	f000 ffc0 	bl	800e874 <__pow5mult>
 800d8f4:	9b06      	ldr	r3, [sp, #24]
 800d8f6:	2b01      	cmp	r3, #1
 800d8f8:	4606      	mov	r6, r0
 800d8fa:	f340 8081 	ble.w	800da00 <_dtoa_r+0x8c8>
 800d8fe:	f04f 0800 	mov.w	r8, #0
 800d902:	6933      	ldr	r3, [r6, #16]
 800d904:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d908:	6918      	ldr	r0, [r3, #16]
 800d90a:	f000 fea3 	bl	800e654 <__hi0bits>
 800d90e:	f1c0 0020 	rsb	r0, r0, #32
 800d912:	9b05      	ldr	r3, [sp, #20]
 800d914:	4418      	add	r0, r3
 800d916:	f010 001f 	ands.w	r0, r0, #31
 800d91a:	f000 8092 	beq.w	800da42 <_dtoa_r+0x90a>
 800d91e:	f1c0 0320 	rsb	r3, r0, #32
 800d922:	2b04      	cmp	r3, #4
 800d924:	f340 808a 	ble.w	800da3c <_dtoa_r+0x904>
 800d928:	f1c0 001c 	rsb	r0, r0, #28
 800d92c:	9b04      	ldr	r3, [sp, #16]
 800d92e:	4403      	add	r3, r0
 800d930:	9304      	str	r3, [sp, #16]
 800d932:	9b05      	ldr	r3, [sp, #20]
 800d934:	4403      	add	r3, r0
 800d936:	4405      	add	r5, r0
 800d938:	9305      	str	r3, [sp, #20]
 800d93a:	9b04      	ldr	r3, [sp, #16]
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	dd07      	ble.n	800d950 <_dtoa_r+0x818>
 800d940:	ee18 1a10 	vmov	r1, s16
 800d944:	461a      	mov	r2, r3
 800d946:	4620      	mov	r0, r4
 800d948:	f000 ffee 	bl	800e928 <__lshift>
 800d94c:	ee08 0a10 	vmov	s16, r0
 800d950:	9b05      	ldr	r3, [sp, #20]
 800d952:	2b00      	cmp	r3, #0
 800d954:	dd05      	ble.n	800d962 <_dtoa_r+0x82a>
 800d956:	4631      	mov	r1, r6
 800d958:	461a      	mov	r2, r3
 800d95a:	4620      	mov	r0, r4
 800d95c:	f000 ffe4 	bl	800e928 <__lshift>
 800d960:	4606      	mov	r6, r0
 800d962:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d964:	2b00      	cmp	r3, #0
 800d966:	d06e      	beq.n	800da46 <_dtoa_r+0x90e>
 800d968:	ee18 0a10 	vmov	r0, s16
 800d96c:	4631      	mov	r1, r6
 800d96e:	f001 f84b 	bl	800ea08 <__mcmp>
 800d972:	2800      	cmp	r0, #0
 800d974:	da67      	bge.n	800da46 <_dtoa_r+0x90e>
 800d976:	9b00      	ldr	r3, [sp, #0]
 800d978:	3b01      	subs	r3, #1
 800d97a:	ee18 1a10 	vmov	r1, s16
 800d97e:	9300      	str	r3, [sp, #0]
 800d980:	220a      	movs	r2, #10
 800d982:	2300      	movs	r3, #0
 800d984:	4620      	mov	r0, r4
 800d986:	f000 fdd5 	bl	800e534 <__multadd>
 800d98a:	9b08      	ldr	r3, [sp, #32]
 800d98c:	ee08 0a10 	vmov	s16, r0
 800d990:	2b00      	cmp	r3, #0
 800d992:	f000 81b1 	beq.w	800dcf8 <_dtoa_r+0xbc0>
 800d996:	2300      	movs	r3, #0
 800d998:	4639      	mov	r1, r7
 800d99a:	220a      	movs	r2, #10
 800d99c:	4620      	mov	r0, r4
 800d99e:	f000 fdc9 	bl	800e534 <__multadd>
 800d9a2:	9b02      	ldr	r3, [sp, #8]
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	4607      	mov	r7, r0
 800d9a8:	f300 808e 	bgt.w	800dac8 <_dtoa_r+0x990>
 800d9ac:	9b06      	ldr	r3, [sp, #24]
 800d9ae:	2b02      	cmp	r3, #2
 800d9b0:	dc51      	bgt.n	800da56 <_dtoa_r+0x91e>
 800d9b2:	e089      	b.n	800dac8 <_dtoa_r+0x990>
 800d9b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d9b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d9ba:	e74b      	b.n	800d854 <_dtoa_r+0x71c>
 800d9bc:	9b03      	ldr	r3, [sp, #12]
 800d9be:	1e5e      	subs	r6, r3, #1
 800d9c0:	9b07      	ldr	r3, [sp, #28]
 800d9c2:	42b3      	cmp	r3, r6
 800d9c4:	bfbf      	itttt	lt
 800d9c6:	9b07      	ldrlt	r3, [sp, #28]
 800d9c8:	9607      	strlt	r6, [sp, #28]
 800d9ca:	1af2      	sublt	r2, r6, r3
 800d9cc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800d9ce:	bfb6      	itet	lt
 800d9d0:	189b      	addlt	r3, r3, r2
 800d9d2:	1b9e      	subge	r6, r3, r6
 800d9d4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800d9d6:	9b03      	ldr	r3, [sp, #12]
 800d9d8:	bfb8      	it	lt
 800d9da:	2600      	movlt	r6, #0
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	bfb7      	itett	lt
 800d9e0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800d9e4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800d9e8:	1a9d      	sublt	r5, r3, r2
 800d9ea:	2300      	movlt	r3, #0
 800d9ec:	e734      	b.n	800d858 <_dtoa_r+0x720>
 800d9ee:	9e07      	ldr	r6, [sp, #28]
 800d9f0:	9d04      	ldr	r5, [sp, #16]
 800d9f2:	9f08      	ldr	r7, [sp, #32]
 800d9f4:	e73b      	b.n	800d86e <_dtoa_r+0x736>
 800d9f6:	9a07      	ldr	r2, [sp, #28]
 800d9f8:	e767      	b.n	800d8ca <_dtoa_r+0x792>
 800d9fa:	9b06      	ldr	r3, [sp, #24]
 800d9fc:	2b01      	cmp	r3, #1
 800d9fe:	dc18      	bgt.n	800da32 <_dtoa_r+0x8fa>
 800da00:	f1ba 0f00 	cmp.w	sl, #0
 800da04:	d115      	bne.n	800da32 <_dtoa_r+0x8fa>
 800da06:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800da0a:	b993      	cbnz	r3, 800da32 <_dtoa_r+0x8fa>
 800da0c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800da10:	0d1b      	lsrs	r3, r3, #20
 800da12:	051b      	lsls	r3, r3, #20
 800da14:	b183      	cbz	r3, 800da38 <_dtoa_r+0x900>
 800da16:	9b04      	ldr	r3, [sp, #16]
 800da18:	3301      	adds	r3, #1
 800da1a:	9304      	str	r3, [sp, #16]
 800da1c:	9b05      	ldr	r3, [sp, #20]
 800da1e:	3301      	adds	r3, #1
 800da20:	9305      	str	r3, [sp, #20]
 800da22:	f04f 0801 	mov.w	r8, #1
 800da26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da28:	2b00      	cmp	r3, #0
 800da2a:	f47f af6a 	bne.w	800d902 <_dtoa_r+0x7ca>
 800da2e:	2001      	movs	r0, #1
 800da30:	e76f      	b.n	800d912 <_dtoa_r+0x7da>
 800da32:	f04f 0800 	mov.w	r8, #0
 800da36:	e7f6      	b.n	800da26 <_dtoa_r+0x8ee>
 800da38:	4698      	mov	r8, r3
 800da3a:	e7f4      	b.n	800da26 <_dtoa_r+0x8ee>
 800da3c:	f43f af7d 	beq.w	800d93a <_dtoa_r+0x802>
 800da40:	4618      	mov	r0, r3
 800da42:	301c      	adds	r0, #28
 800da44:	e772      	b.n	800d92c <_dtoa_r+0x7f4>
 800da46:	9b03      	ldr	r3, [sp, #12]
 800da48:	2b00      	cmp	r3, #0
 800da4a:	dc37      	bgt.n	800dabc <_dtoa_r+0x984>
 800da4c:	9b06      	ldr	r3, [sp, #24]
 800da4e:	2b02      	cmp	r3, #2
 800da50:	dd34      	ble.n	800dabc <_dtoa_r+0x984>
 800da52:	9b03      	ldr	r3, [sp, #12]
 800da54:	9302      	str	r3, [sp, #8]
 800da56:	9b02      	ldr	r3, [sp, #8]
 800da58:	b96b      	cbnz	r3, 800da76 <_dtoa_r+0x93e>
 800da5a:	4631      	mov	r1, r6
 800da5c:	2205      	movs	r2, #5
 800da5e:	4620      	mov	r0, r4
 800da60:	f000 fd68 	bl	800e534 <__multadd>
 800da64:	4601      	mov	r1, r0
 800da66:	4606      	mov	r6, r0
 800da68:	ee18 0a10 	vmov	r0, s16
 800da6c:	f000 ffcc 	bl	800ea08 <__mcmp>
 800da70:	2800      	cmp	r0, #0
 800da72:	f73f adbb 	bgt.w	800d5ec <_dtoa_r+0x4b4>
 800da76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da78:	9d01      	ldr	r5, [sp, #4]
 800da7a:	43db      	mvns	r3, r3
 800da7c:	9300      	str	r3, [sp, #0]
 800da7e:	f04f 0800 	mov.w	r8, #0
 800da82:	4631      	mov	r1, r6
 800da84:	4620      	mov	r0, r4
 800da86:	f000 fd33 	bl	800e4f0 <_Bfree>
 800da8a:	2f00      	cmp	r7, #0
 800da8c:	f43f aea4 	beq.w	800d7d8 <_dtoa_r+0x6a0>
 800da90:	f1b8 0f00 	cmp.w	r8, #0
 800da94:	d005      	beq.n	800daa2 <_dtoa_r+0x96a>
 800da96:	45b8      	cmp	r8, r7
 800da98:	d003      	beq.n	800daa2 <_dtoa_r+0x96a>
 800da9a:	4641      	mov	r1, r8
 800da9c:	4620      	mov	r0, r4
 800da9e:	f000 fd27 	bl	800e4f0 <_Bfree>
 800daa2:	4639      	mov	r1, r7
 800daa4:	4620      	mov	r0, r4
 800daa6:	f000 fd23 	bl	800e4f0 <_Bfree>
 800daaa:	e695      	b.n	800d7d8 <_dtoa_r+0x6a0>
 800daac:	2600      	movs	r6, #0
 800daae:	4637      	mov	r7, r6
 800dab0:	e7e1      	b.n	800da76 <_dtoa_r+0x93e>
 800dab2:	9700      	str	r7, [sp, #0]
 800dab4:	4637      	mov	r7, r6
 800dab6:	e599      	b.n	800d5ec <_dtoa_r+0x4b4>
 800dab8:	40240000 	.word	0x40240000
 800dabc:	9b08      	ldr	r3, [sp, #32]
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	f000 80ca 	beq.w	800dc58 <_dtoa_r+0xb20>
 800dac4:	9b03      	ldr	r3, [sp, #12]
 800dac6:	9302      	str	r3, [sp, #8]
 800dac8:	2d00      	cmp	r5, #0
 800daca:	dd05      	ble.n	800dad8 <_dtoa_r+0x9a0>
 800dacc:	4639      	mov	r1, r7
 800dace:	462a      	mov	r2, r5
 800dad0:	4620      	mov	r0, r4
 800dad2:	f000 ff29 	bl	800e928 <__lshift>
 800dad6:	4607      	mov	r7, r0
 800dad8:	f1b8 0f00 	cmp.w	r8, #0
 800dadc:	d05b      	beq.n	800db96 <_dtoa_r+0xa5e>
 800dade:	6879      	ldr	r1, [r7, #4]
 800dae0:	4620      	mov	r0, r4
 800dae2:	f000 fcc5 	bl	800e470 <_Balloc>
 800dae6:	4605      	mov	r5, r0
 800dae8:	b928      	cbnz	r0, 800daf6 <_dtoa_r+0x9be>
 800daea:	4b87      	ldr	r3, [pc, #540]	; (800dd08 <_dtoa_r+0xbd0>)
 800daec:	4602      	mov	r2, r0
 800daee:	f240 21ea 	movw	r1, #746	; 0x2ea
 800daf2:	f7ff bb3b 	b.w	800d16c <_dtoa_r+0x34>
 800daf6:	693a      	ldr	r2, [r7, #16]
 800daf8:	3202      	adds	r2, #2
 800dafa:	0092      	lsls	r2, r2, #2
 800dafc:	f107 010c 	add.w	r1, r7, #12
 800db00:	300c      	adds	r0, #12
 800db02:	f000 fca7 	bl	800e454 <memcpy>
 800db06:	2201      	movs	r2, #1
 800db08:	4629      	mov	r1, r5
 800db0a:	4620      	mov	r0, r4
 800db0c:	f000 ff0c 	bl	800e928 <__lshift>
 800db10:	9b01      	ldr	r3, [sp, #4]
 800db12:	f103 0901 	add.w	r9, r3, #1
 800db16:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800db1a:	4413      	add	r3, r2
 800db1c:	9305      	str	r3, [sp, #20]
 800db1e:	f00a 0301 	and.w	r3, sl, #1
 800db22:	46b8      	mov	r8, r7
 800db24:	9304      	str	r3, [sp, #16]
 800db26:	4607      	mov	r7, r0
 800db28:	4631      	mov	r1, r6
 800db2a:	ee18 0a10 	vmov	r0, s16
 800db2e:	f7ff fa75 	bl	800d01c <quorem>
 800db32:	4641      	mov	r1, r8
 800db34:	9002      	str	r0, [sp, #8]
 800db36:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800db3a:	ee18 0a10 	vmov	r0, s16
 800db3e:	f000 ff63 	bl	800ea08 <__mcmp>
 800db42:	463a      	mov	r2, r7
 800db44:	9003      	str	r0, [sp, #12]
 800db46:	4631      	mov	r1, r6
 800db48:	4620      	mov	r0, r4
 800db4a:	f000 ff79 	bl	800ea40 <__mdiff>
 800db4e:	68c2      	ldr	r2, [r0, #12]
 800db50:	f109 3bff 	add.w	fp, r9, #4294967295
 800db54:	4605      	mov	r5, r0
 800db56:	bb02      	cbnz	r2, 800db9a <_dtoa_r+0xa62>
 800db58:	4601      	mov	r1, r0
 800db5a:	ee18 0a10 	vmov	r0, s16
 800db5e:	f000 ff53 	bl	800ea08 <__mcmp>
 800db62:	4602      	mov	r2, r0
 800db64:	4629      	mov	r1, r5
 800db66:	4620      	mov	r0, r4
 800db68:	9207      	str	r2, [sp, #28]
 800db6a:	f000 fcc1 	bl	800e4f0 <_Bfree>
 800db6e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800db72:	ea43 0102 	orr.w	r1, r3, r2
 800db76:	9b04      	ldr	r3, [sp, #16]
 800db78:	430b      	orrs	r3, r1
 800db7a:	464d      	mov	r5, r9
 800db7c:	d10f      	bne.n	800db9e <_dtoa_r+0xa66>
 800db7e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800db82:	d02a      	beq.n	800dbda <_dtoa_r+0xaa2>
 800db84:	9b03      	ldr	r3, [sp, #12]
 800db86:	2b00      	cmp	r3, #0
 800db88:	dd02      	ble.n	800db90 <_dtoa_r+0xa58>
 800db8a:	9b02      	ldr	r3, [sp, #8]
 800db8c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800db90:	f88b a000 	strb.w	sl, [fp]
 800db94:	e775      	b.n	800da82 <_dtoa_r+0x94a>
 800db96:	4638      	mov	r0, r7
 800db98:	e7ba      	b.n	800db10 <_dtoa_r+0x9d8>
 800db9a:	2201      	movs	r2, #1
 800db9c:	e7e2      	b.n	800db64 <_dtoa_r+0xa2c>
 800db9e:	9b03      	ldr	r3, [sp, #12]
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	db04      	blt.n	800dbae <_dtoa_r+0xa76>
 800dba4:	9906      	ldr	r1, [sp, #24]
 800dba6:	430b      	orrs	r3, r1
 800dba8:	9904      	ldr	r1, [sp, #16]
 800dbaa:	430b      	orrs	r3, r1
 800dbac:	d122      	bne.n	800dbf4 <_dtoa_r+0xabc>
 800dbae:	2a00      	cmp	r2, #0
 800dbb0:	ddee      	ble.n	800db90 <_dtoa_r+0xa58>
 800dbb2:	ee18 1a10 	vmov	r1, s16
 800dbb6:	2201      	movs	r2, #1
 800dbb8:	4620      	mov	r0, r4
 800dbba:	f000 feb5 	bl	800e928 <__lshift>
 800dbbe:	4631      	mov	r1, r6
 800dbc0:	ee08 0a10 	vmov	s16, r0
 800dbc4:	f000 ff20 	bl	800ea08 <__mcmp>
 800dbc8:	2800      	cmp	r0, #0
 800dbca:	dc03      	bgt.n	800dbd4 <_dtoa_r+0xa9c>
 800dbcc:	d1e0      	bne.n	800db90 <_dtoa_r+0xa58>
 800dbce:	f01a 0f01 	tst.w	sl, #1
 800dbd2:	d0dd      	beq.n	800db90 <_dtoa_r+0xa58>
 800dbd4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800dbd8:	d1d7      	bne.n	800db8a <_dtoa_r+0xa52>
 800dbda:	2339      	movs	r3, #57	; 0x39
 800dbdc:	f88b 3000 	strb.w	r3, [fp]
 800dbe0:	462b      	mov	r3, r5
 800dbe2:	461d      	mov	r5, r3
 800dbe4:	3b01      	subs	r3, #1
 800dbe6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800dbea:	2a39      	cmp	r2, #57	; 0x39
 800dbec:	d071      	beq.n	800dcd2 <_dtoa_r+0xb9a>
 800dbee:	3201      	adds	r2, #1
 800dbf0:	701a      	strb	r2, [r3, #0]
 800dbf2:	e746      	b.n	800da82 <_dtoa_r+0x94a>
 800dbf4:	2a00      	cmp	r2, #0
 800dbf6:	dd07      	ble.n	800dc08 <_dtoa_r+0xad0>
 800dbf8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800dbfc:	d0ed      	beq.n	800dbda <_dtoa_r+0xaa2>
 800dbfe:	f10a 0301 	add.w	r3, sl, #1
 800dc02:	f88b 3000 	strb.w	r3, [fp]
 800dc06:	e73c      	b.n	800da82 <_dtoa_r+0x94a>
 800dc08:	9b05      	ldr	r3, [sp, #20]
 800dc0a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800dc0e:	4599      	cmp	r9, r3
 800dc10:	d047      	beq.n	800dca2 <_dtoa_r+0xb6a>
 800dc12:	ee18 1a10 	vmov	r1, s16
 800dc16:	2300      	movs	r3, #0
 800dc18:	220a      	movs	r2, #10
 800dc1a:	4620      	mov	r0, r4
 800dc1c:	f000 fc8a 	bl	800e534 <__multadd>
 800dc20:	45b8      	cmp	r8, r7
 800dc22:	ee08 0a10 	vmov	s16, r0
 800dc26:	f04f 0300 	mov.w	r3, #0
 800dc2a:	f04f 020a 	mov.w	r2, #10
 800dc2e:	4641      	mov	r1, r8
 800dc30:	4620      	mov	r0, r4
 800dc32:	d106      	bne.n	800dc42 <_dtoa_r+0xb0a>
 800dc34:	f000 fc7e 	bl	800e534 <__multadd>
 800dc38:	4680      	mov	r8, r0
 800dc3a:	4607      	mov	r7, r0
 800dc3c:	f109 0901 	add.w	r9, r9, #1
 800dc40:	e772      	b.n	800db28 <_dtoa_r+0x9f0>
 800dc42:	f000 fc77 	bl	800e534 <__multadd>
 800dc46:	4639      	mov	r1, r7
 800dc48:	4680      	mov	r8, r0
 800dc4a:	2300      	movs	r3, #0
 800dc4c:	220a      	movs	r2, #10
 800dc4e:	4620      	mov	r0, r4
 800dc50:	f000 fc70 	bl	800e534 <__multadd>
 800dc54:	4607      	mov	r7, r0
 800dc56:	e7f1      	b.n	800dc3c <_dtoa_r+0xb04>
 800dc58:	9b03      	ldr	r3, [sp, #12]
 800dc5a:	9302      	str	r3, [sp, #8]
 800dc5c:	9d01      	ldr	r5, [sp, #4]
 800dc5e:	ee18 0a10 	vmov	r0, s16
 800dc62:	4631      	mov	r1, r6
 800dc64:	f7ff f9da 	bl	800d01c <quorem>
 800dc68:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800dc6c:	9b01      	ldr	r3, [sp, #4]
 800dc6e:	f805 ab01 	strb.w	sl, [r5], #1
 800dc72:	1aea      	subs	r2, r5, r3
 800dc74:	9b02      	ldr	r3, [sp, #8]
 800dc76:	4293      	cmp	r3, r2
 800dc78:	dd09      	ble.n	800dc8e <_dtoa_r+0xb56>
 800dc7a:	ee18 1a10 	vmov	r1, s16
 800dc7e:	2300      	movs	r3, #0
 800dc80:	220a      	movs	r2, #10
 800dc82:	4620      	mov	r0, r4
 800dc84:	f000 fc56 	bl	800e534 <__multadd>
 800dc88:	ee08 0a10 	vmov	s16, r0
 800dc8c:	e7e7      	b.n	800dc5e <_dtoa_r+0xb26>
 800dc8e:	9b02      	ldr	r3, [sp, #8]
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	bfc8      	it	gt
 800dc94:	461d      	movgt	r5, r3
 800dc96:	9b01      	ldr	r3, [sp, #4]
 800dc98:	bfd8      	it	le
 800dc9a:	2501      	movle	r5, #1
 800dc9c:	441d      	add	r5, r3
 800dc9e:	f04f 0800 	mov.w	r8, #0
 800dca2:	ee18 1a10 	vmov	r1, s16
 800dca6:	2201      	movs	r2, #1
 800dca8:	4620      	mov	r0, r4
 800dcaa:	f000 fe3d 	bl	800e928 <__lshift>
 800dcae:	4631      	mov	r1, r6
 800dcb0:	ee08 0a10 	vmov	s16, r0
 800dcb4:	f000 fea8 	bl	800ea08 <__mcmp>
 800dcb8:	2800      	cmp	r0, #0
 800dcba:	dc91      	bgt.n	800dbe0 <_dtoa_r+0xaa8>
 800dcbc:	d102      	bne.n	800dcc4 <_dtoa_r+0xb8c>
 800dcbe:	f01a 0f01 	tst.w	sl, #1
 800dcc2:	d18d      	bne.n	800dbe0 <_dtoa_r+0xaa8>
 800dcc4:	462b      	mov	r3, r5
 800dcc6:	461d      	mov	r5, r3
 800dcc8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dccc:	2a30      	cmp	r2, #48	; 0x30
 800dcce:	d0fa      	beq.n	800dcc6 <_dtoa_r+0xb8e>
 800dcd0:	e6d7      	b.n	800da82 <_dtoa_r+0x94a>
 800dcd2:	9a01      	ldr	r2, [sp, #4]
 800dcd4:	429a      	cmp	r2, r3
 800dcd6:	d184      	bne.n	800dbe2 <_dtoa_r+0xaaa>
 800dcd8:	9b00      	ldr	r3, [sp, #0]
 800dcda:	3301      	adds	r3, #1
 800dcdc:	9300      	str	r3, [sp, #0]
 800dcde:	2331      	movs	r3, #49	; 0x31
 800dce0:	7013      	strb	r3, [r2, #0]
 800dce2:	e6ce      	b.n	800da82 <_dtoa_r+0x94a>
 800dce4:	4b09      	ldr	r3, [pc, #36]	; (800dd0c <_dtoa_r+0xbd4>)
 800dce6:	f7ff ba95 	b.w	800d214 <_dtoa_r+0xdc>
 800dcea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	f47f aa6e 	bne.w	800d1ce <_dtoa_r+0x96>
 800dcf2:	4b07      	ldr	r3, [pc, #28]	; (800dd10 <_dtoa_r+0xbd8>)
 800dcf4:	f7ff ba8e 	b.w	800d214 <_dtoa_r+0xdc>
 800dcf8:	9b02      	ldr	r3, [sp, #8]
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	dcae      	bgt.n	800dc5c <_dtoa_r+0xb24>
 800dcfe:	9b06      	ldr	r3, [sp, #24]
 800dd00:	2b02      	cmp	r3, #2
 800dd02:	f73f aea8 	bgt.w	800da56 <_dtoa_r+0x91e>
 800dd06:	e7a9      	b.n	800dc5c <_dtoa_r+0xb24>
 800dd08:	08010fe9 	.word	0x08010fe9
 800dd0c:	08010d54 	.word	0x08010d54
 800dd10:	08010f81 	.word	0x08010f81

0800dd14 <fiprintf>:
 800dd14:	b40e      	push	{r1, r2, r3}
 800dd16:	b503      	push	{r0, r1, lr}
 800dd18:	4601      	mov	r1, r0
 800dd1a:	ab03      	add	r3, sp, #12
 800dd1c:	4805      	ldr	r0, [pc, #20]	; (800dd34 <fiprintf+0x20>)
 800dd1e:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd22:	6800      	ldr	r0, [r0, #0]
 800dd24:	9301      	str	r3, [sp, #4]
 800dd26:	f001 fae1 	bl	800f2ec <_vfiprintf_r>
 800dd2a:	b002      	add	sp, #8
 800dd2c:	f85d eb04 	ldr.w	lr, [sp], #4
 800dd30:	b003      	add	sp, #12
 800dd32:	4770      	bx	lr
 800dd34:	20000020 	.word	0x20000020

0800dd38 <rshift>:
 800dd38:	6903      	ldr	r3, [r0, #16]
 800dd3a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800dd3e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dd42:	ea4f 1261 	mov.w	r2, r1, asr #5
 800dd46:	f100 0414 	add.w	r4, r0, #20
 800dd4a:	dd45      	ble.n	800ddd8 <rshift+0xa0>
 800dd4c:	f011 011f 	ands.w	r1, r1, #31
 800dd50:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800dd54:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800dd58:	d10c      	bne.n	800dd74 <rshift+0x3c>
 800dd5a:	f100 0710 	add.w	r7, r0, #16
 800dd5e:	4629      	mov	r1, r5
 800dd60:	42b1      	cmp	r1, r6
 800dd62:	d334      	bcc.n	800ddce <rshift+0x96>
 800dd64:	1a9b      	subs	r3, r3, r2
 800dd66:	009b      	lsls	r3, r3, #2
 800dd68:	1eea      	subs	r2, r5, #3
 800dd6a:	4296      	cmp	r6, r2
 800dd6c:	bf38      	it	cc
 800dd6e:	2300      	movcc	r3, #0
 800dd70:	4423      	add	r3, r4
 800dd72:	e015      	b.n	800dda0 <rshift+0x68>
 800dd74:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800dd78:	f1c1 0820 	rsb	r8, r1, #32
 800dd7c:	40cf      	lsrs	r7, r1
 800dd7e:	f105 0e04 	add.w	lr, r5, #4
 800dd82:	46a1      	mov	r9, r4
 800dd84:	4576      	cmp	r6, lr
 800dd86:	46f4      	mov	ip, lr
 800dd88:	d815      	bhi.n	800ddb6 <rshift+0x7e>
 800dd8a:	1a9a      	subs	r2, r3, r2
 800dd8c:	0092      	lsls	r2, r2, #2
 800dd8e:	3a04      	subs	r2, #4
 800dd90:	3501      	adds	r5, #1
 800dd92:	42ae      	cmp	r6, r5
 800dd94:	bf38      	it	cc
 800dd96:	2200      	movcc	r2, #0
 800dd98:	18a3      	adds	r3, r4, r2
 800dd9a:	50a7      	str	r7, [r4, r2]
 800dd9c:	b107      	cbz	r7, 800dda0 <rshift+0x68>
 800dd9e:	3304      	adds	r3, #4
 800dda0:	1b1a      	subs	r2, r3, r4
 800dda2:	42a3      	cmp	r3, r4
 800dda4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800dda8:	bf08      	it	eq
 800ddaa:	2300      	moveq	r3, #0
 800ddac:	6102      	str	r2, [r0, #16]
 800ddae:	bf08      	it	eq
 800ddb0:	6143      	streq	r3, [r0, #20]
 800ddb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ddb6:	f8dc c000 	ldr.w	ip, [ip]
 800ddba:	fa0c fc08 	lsl.w	ip, ip, r8
 800ddbe:	ea4c 0707 	orr.w	r7, ip, r7
 800ddc2:	f849 7b04 	str.w	r7, [r9], #4
 800ddc6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ddca:	40cf      	lsrs	r7, r1
 800ddcc:	e7da      	b.n	800dd84 <rshift+0x4c>
 800ddce:	f851 cb04 	ldr.w	ip, [r1], #4
 800ddd2:	f847 cf04 	str.w	ip, [r7, #4]!
 800ddd6:	e7c3      	b.n	800dd60 <rshift+0x28>
 800ddd8:	4623      	mov	r3, r4
 800ddda:	e7e1      	b.n	800dda0 <rshift+0x68>

0800dddc <__hexdig_fun>:
 800dddc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800dde0:	2b09      	cmp	r3, #9
 800dde2:	d802      	bhi.n	800ddea <__hexdig_fun+0xe>
 800dde4:	3820      	subs	r0, #32
 800dde6:	b2c0      	uxtb	r0, r0
 800dde8:	4770      	bx	lr
 800ddea:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ddee:	2b05      	cmp	r3, #5
 800ddf0:	d801      	bhi.n	800ddf6 <__hexdig_fun+0x1a>
 800ddf2:	3847      	subs	r0, #71	; 0x47
 800ddf4:	e7f7      	b.n	800dde6 <__hexdig_fun+0xa>
 800ddf6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ddfa:	2b05      	cmp	r3, #5
 800ddfc:	d801      	bhi.n	800de02 <__hexdig_fun+0x26>
 800ddfe:	3827      	subs	r0, #39	; 0x27
 800de00:	e7f1      	b.n	800dde6 <__hexdig_fun+0xa>
 800de02:	2000      	movs	r0, #0
 800de04:	4770      	bx	lr
	...

0800de08 <__gethex>:
 800de08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de0c:	ed2d 8b02 	vpush	{d8}
 800de10:	b089      	sub	sp, #36	; 0x24
 800de12:	ee08 0a10 	vmov	s16, r0
 800de16:	9304      	str	r3, [sp, #16]
 800de18:	4bb4      	ldr	r3, [pc, #720]	; (800e0ec <__gethex+0x2e4>)
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	9301      	str	r3, [sp, #4]
 800de1e:	4618      	mov	r0, r3
 800de20:	468b      	mov	fp, r1
 800de22:	4690      	mov	r8, r2
 800de24:	f7f2 f9e6 	bl	80001f4 <strlen>
 800de28:	9b01      	ldr	r3, [sp, #4]
 800de2a:	f8db 2000 	ldr.w	r2, [fp]
 800de2e:	4403      	add	r3, r0
 800de30:	4682      	mov	sl, r0
 800de32:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800de36:	9305      	str	r3, [sp, #20]
 800de38:	1c93      	adds	r3, r2, #2
 800de3a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800de3e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800de42:	32fe      	adds	r2, #254	; 0xfe
 800de44:	18d1      	adds	r1, r2, r3
 800de46:	461f      	mov	r7, r3
 800de48:	f813 0b01 	ldrb.w	r0, [r3], #1
 800de4c:	9100      	str	r1, [sp, #0]
 800de4e:	2830      	cmp	r0, #48	; 0x30
 800de50:	d0f8      	beq.n	800de44 <__gethex+0x3c>
 800de52:	f7ff ffc3 	bl	800dddc <__hexdig_fun>
 800de56:	4604      	mov	r4, r0
 800de58:	2800      	cmp	r0, #0
 800de5a:	d13a      	bne.n	800ded2 <__gethex+0xca>
 800de5c:	9901      	ldr	r1, [sp, #4]
 800de5e:	4652      	mov	r2, sl
 800de60:	4638      	mov	r0, r7
 800de62:	f001 fb8d 	bl	800f580 <strncmp>
 800de66:	4605      	mov	r5, r0
 800de68:	2800      	cmp	r0, #0
 800de6a:	d168      	bne.n	800df3e <__gethex+0x136>
 800de6c:	f817 000a 	ldrb.w	r0, [r7, sl]
 800de70:	eb07 060a 	add.w	r6, r7, sl
 800de74:	f7ff ffb2 	bl	800dddc <__hexdig_fun>
 800de78:	2800      	cmp	r0, #0
 800de7a:	d062      	beq.n	800df42 <__gethex+0x13a>
 800de7c:	4633      	mov	r3, r6
 800de7e:	7818      	ldrb	r0, [r3, #0]
 800de80:	2830      	cmp	r0, #48	; 0x30
 800de82:	461f      	mov	r7, r3
 800de84:	f103 0301 	add.w	r3, r3, #1
 800de88:	d0f9      	beq.n	800de7e <__gethex+0x76>
 800de8a:	f7ff ffa7 	bl	800dddc <__hexdig_fun>
 800de8e:	2301      	movs	r3, #1
 800de90:	fab0 f480 	clz	r4, r0
 800de94:	0964      	lsrs	r4, r4, #5
 800de96:	4635      	mov	r5, r6
 800de98:	9300      	str	r3, [sp, #0]
 800de9a:	463a      	mov	r2, r7
 800de9c:	4616      	mov	r6, r2
 800de9e:	3201      	adds	r2, #1
 800dea0:	7830      	ldrb	r0, [r6, #0]
 800dea2:	f7ff ff9b 	bl	800dddc <__hexdig_fun>
 800dea6:	2800      	cmp	r0, #0
 800dea8:	d1f8      	bne.n	800de9c <__gethex+0x94>
 800deaa:	9901      	ldr	r1, [sp, #4]
 800deac:	4652      	mov	r2, sl
 800deae:	4630      	mov	r0, r6
 800deb0:	f001 fb66 	bl	800f580 <strncmp>
 800deb4:	b980      	cbnz	r0, 800ded8 <__gethex+0xd0>
 800deb6:	b94d      	cbnz	r5, 800decc <__gethex+0xc4>
 800deb8:	eb06 050a 	add.w	r5, r6, sl
 800debc:	462a      	mov	r2, r5
 800debe:	4616      	mov	r6, r2
 800dec0:	3201      	adds	r2, #1
 800dec2:	7830      	ldrb	r0, [r6, #0]
 800dec4:	f7ff ff8a 	bl	800dddc <__hexdig_fun>
 800dec8:	2800      	cmp	r0, #0
 800deca:	d1f8      	bne.n	800debe <__gethex+0xb6>
 800decc:	1bad      	subs	r5, r5, r6
 800dece:	00ad      	lsls	r5, r5, #2
 800ded0:	e004      	b.n	800dedc <__gethex+0xd4>
 800ded2:	2400      	movs	r4, #0
 800ded4:	4625      	mov	r5, r4
 800ded6:	e7e0      	b.n	800de9a <__gethex+0x92>
 800ded8:	2d00      	cmp	r5, #0
 800deda:	d1f7      	bne.n	800decc <__gethex+0xc4>
 800dedc:	7833      	ldrb	r3, [r6, #0]
 800dede:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800dee2:	2b50      	cmp	r3, #80	; 0x50
 800dee4:	d13b      	bne.n	800df5e <__gethex+0x156>
 800dee6:	7873      	ldrb	r3, [r6, #1]
 800dee8:	2b2b      	cmp	r3, #43	; 0x2b
 800deea:	d02c      	beq.n	800df46 <__gethex+0x13e>
 800deec:	2b2d      	cmp	r3, #45	; 0x2d
 800deee:	d02e      	beq.n	800df4e <__gethex+0x146>
 800def0:	1c71      	adds	r1, r6, #1
 800def2:	f04f 0900 	mov.w	r9, #0
 800def6:	7808      	ldrb	r0, [r1, #0]
 800def8:	f7ff ff70 	bl	800dddc <__hexdig_fun>
 800defc:	1e43      	subs	r3, r0, #1
 800defe:	b2db      	uxtb	r3, r3
 800df00:	2b18      	cmp	r3, #24
 800df02:	d82c      	bhi.n	800df5e <__gethex+0x156>
 800df04:	f1a0 0210 	sub.w	r2, r0, #16
 800df08:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800df0c:	f7ff ff66 	bl	800dddc <__hexdig_fun>
 800df10:	1e43      	subs	r3, r0, #1
 800df12:	b2db      	uxtb	r3, r3
 800df14:	2b18      	cmp	r3, #24
 800df16:	d91d      	bls.n	800df54 <__gethex+0x14c>
 800df18:	f1b9 0f00 	cmp.w	r9, #0
 800df1c:	d000      	beq.n	800df20 <__gethex+0x118>
 800df1e:	4252      	negs	r2, r2
 800df20:	4415      	add	r5, r2
 800df22:	f8cb 1000 	str.w	r1, [fp]
 800df26:	b1e4      	cbz	r4, 800df62 <__gethex+0x15a>
 800df28:	9b00      	ldr	r3, [sp, #0]
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	bf14      	ite	ne
 800df2e:	2700      	movne	r7, #0
 800df30:	2706      	moveq	r7, #6
 800df32:	4638      	mov	r0, r7
 800df34:	b009      	add	sp, #36	; 0x24
 800df36:	ecbd 8b02 	vpop	{d8}
 800df3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df3e:	463e      	mov	r6, r7
 800df40:	4625      	mov	r5, r4
 800df42:	2401      	movs	r4, #1
 800df44:	e7ca      	b.n	800dedc <__gethex+0xd4>
 800df46:	f04f 0900 	mov.w	r9, #0
 800df4a:	1cb1      	adds	r1, r6, #2
 800df4c:	e7d3      	b.n	800def6 <__gethex+0xee>
 800df4e:	f04f 0901 	mov.w	r9, #1
 800df52:	e7fa      	b.n	800df4a <__gethex+0x142>
 800df54:	230a      	movs	r3, #10
 800df56:	fb03 0202 	mla	r2, r3, r2, r0
 800df5a:	3a10      	subs	r2, #16
 800df5c:	e7d4      	b.n	800df08 <__gethex+0x100>
 800df5e:	4631      	mov	r1, r6
 800df60:	e7df      	b.n	800df22 <__gethex+0x11a>
 800df62:	1bf3      	subs	r3, r6, r7
 800df64:	3b01      	subs	r3, #1
 800df66:	4621      	mov	r1, r4
 800df68:	2b07      	cmp	r3, #7
 800df6a:	dc0b      	bgt.n	800df84 <__gethex+0x17c>
 800df6c:	ee18 0a10 	vmov	r0, s16
 800df70:	f000 fa7e 	bl	800e470 <_Balloc>
 800df74:	4604      	mov	r4, r0
 800df76:	b940      	cbnz	r0, 800df8a <__gethex+0x182>
 800df78:	4b5d      	ldr	r3, [pc, #372]	; (800e0f0 <__gethex+0x2e8>)
 800df7a:	4602      	mov	r2, r0
 800df7c:	21de      	movs	r1, #222	; 0xde
 800df7e:	485d      	ldr	r0, [pc, #372]	; (800e0f4 <__gethex+0x2ec>)
 800df80:	f7ff f82e 	bl	800cfe0 <__assert_func>
 800df84:	3101      	adds	r1, #1
 800df86:	105b      	asrs	r3, r3, #1
 800df88:	e7ee      	b.n	800df68 <__gethex+0x160>
 800df8a:	f100 0914 	add.w	r9, r0, #20
 800df8e:	f04f 0b00 	mov.w	fp, #0
 800df92:	f1ca 0301 	rsb	r3, sl, #1
 800df96:	f8cd 9008 	str.w	r9, [sp, #8]
 800df9a:	f8cd b000 	str.w	fp, [sp]
 800df9e:	9306      	str	r3, [sp, #24]
 800dfa0:	42b7      	cmp	r7, r6
 800dfa2:	d340      	bcc.n	800e026 <__gethex+0x21e>
 800dfa4:	9802      	ldr	r0, [sp, #8]
 800dfa6:	9b00      	ldr	r3, [sp, #0]
 800dfa8:	f840 3b04 	str.w	r3, [r0], #4
 800dfac:	eba0 0009 	sub.w	r0, r0, r9
 800dfb0:	1080      	asrs	r0, r0, #2
 800dfb2:	0146      	lsls	r6, r0, #5
 800dfb4:	6120      	str	r0, [r4, #16]
 800dfb6:	4618      	mov	r0, r3
 800dfb8:	f000 fb4c 	bl	800e654 <__hi0bits>
 800dfbc:	1a30      	subs	r0, r6, r0
 800dfbe:	f8d8 6000 	ldr.w	r6, [r8]
 800dfc2:	42b0      	cmp	r0, r6
 800dfc4:	dd63      	ble.n	800e08e <__gethex+0x286>
 800dfc6:	1b87      	subs	r7, r0, r6
 800dfc8:	4639      	mov	r1, r7
 800dfca:	4620      	mov	r0, r4
 800dfcc:	f000 fef0 	bl	800edb0 <__any_on>
 800dfd0:	4682      	mov	sl, r0
 800dfd2:	b1a8      	cbz	r0, 800e000 <__gethex+0x1f8>
 800dfd4:	1e7b      	subs	r3, r7, #1
 800dfd6:	1159      	asrs	r1, r3, #5
 800dfd8:	f003 021f 	and.w	r2, r3, #31
 800dfdc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800dfe0:	f04f 0a01 	mov.w	sl, #1
 800dfe4:	fa0a f202 	lsl.w	r2, sl, r2
 800dfe8:	420a      	tst	r2, r1
 800dfea:	d009      	beq.n	800e000 <__gethex+0x1f8>
 800dfec:	4553      	cmp	r3, sl
 800dfee:	dd05      	ble.n	800dffc <__gethex+0x1f4>
 800dff0:	1eb9      	subs	r1, r7, #2
 800dff2:	4620      	mov	r0, r4
 800dff4:	f000 fedc 	bl	800edb0 <__any_on>
 800dff8:	2800      	cmp	r0, #0
 800dffa:	d145      	bne.n	800e088 <__gethex+0x280>
 800dffc:	f04f 0a02 	mov.w	sl, #2
 800e000:	4639      	mov	r1, r7
 800e002:	4620      	mov	r0, r4
 800e004:	f7ff fe98 	bl	800dd38 <rshift>
 800e008:	443d      	add	r5, r7
 800e00a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e00e:	42ab      	cmp	r3, r5
 800e010:	da4c      	bge.n	800e0ac <__gethex+0x2a4>
 800e012:	ee18 0a10 	vmov	r0, s16
 800e016:	4621      	mov	r1, r4
 800e018:	f000 fa6a 	bl	800e4f0 <_Bfree>
 800e01c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e01e:	2300      	movs	r3, #0
 800e020:	6013      	str	r3, [r2, #0]
 800e022:	27a3      	movs	r7, #163	; 0xa3
 800e024:	e785      	b.n	800df32 <__gethex+0x12a>
 800e026:	1e73      	subs	r3, r6, #1
 800e028:	9a05      	ldr	r2, [sp, #20]
 800e02a:	9303      	str	r3, [sp, #12]
 800e02c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e030:	4293      	cmp	r3, r2
 800e032:	d019      	beq.n	800e068 <__gethex+0x260>
 800e034:	f1bb 0f20 	cmp.w	fp, #32
 800e038:	d107      	bne.n	800e04a <__gethex+0x242>
 800e03a:	9b02      	ldr	r3, [sp, #8]
 800e03c:	9a00      	ldr	r2, [sp, #0]
 800e03e:	f843 2b04 	str.w	r2, [r3], #4
 800e042:	9302      	str	r3, [sp, #8]
 800e044:	2300      	movs	r3, #0
 800e046:	9300      	str	r3, [sp, #0]
 800e048:	469b      	mov	fp, r3
 800e04a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800e04e:	f7ff fec5 	bl	800dddc <__hexdig_fun>
 800e052:	9b00      	ldr	r3, [sp, #0]
 800e054:	f000 000f 	and.w	r0, r0, #15
 800e058:	fa00 f00b 	lsl.w	r0, r0, fp
 800e05c:	4303      	orrs	r3, r0
 800e05e:	9300      	str	r3, [sp, #0]
 800e060:	f10b 0b04 	add.w	fp, fp, #4
 800e064:	9b03      	ldr	r3, [sp, #12]
 800e066:	e00d      	b.n	800e084 <__gethex+0x27c>
 800e068:	9b03      	ldr	r3, [sp, #12]
 800e06a:	9a06      	ldr	r2, [sp, #24]
 800e06c:	4413      	add	r3, r2
 800e06e:	42bb      	cmp	r3, r7
 800e070:	d3e0      	bcc.n	800e034 <__gethex+0x22c>
 800e072:	4618      	mov	r0, r3
 800e074:	9901      	ldr	r1, [sp, #4]
 800e076:	9307      	str	r3, [sp, #28]
 800e078:	4652      	mov	r2, sl
 800e07a:	f001 fa81 	bl	800f580 <strncmp>
 800e07e:	9b07      	ldr	r3, [sp, #28]
 800e080:	2800      	cmp	r0, #0
 800e082:	d1d7      	bne.n	800e034 <__gethex+0x22c>
 800e084:	461e      	mov	r6, r3
 800e086:	e78b      	b.n	800dfa0 <__gethex+0x198>
 800e088:	f04f 0a03 	mov.w	sl, #3
 800e08c:	e7b8      	b.n	800e000 <__gethex+0x1f8>
 800e08e:	da0a      	bge.n	800e0a6 <__gethex+0x29e>
 800e090:	1a37      	subs	r7, r6, r0
 800e092:	4621      	mov	r1, r4
 800e094:	ee18 0a10 	vmov	r0, s16
 800e098:	463a      	mov	r2, r7
 800e09a:	f000 fc45 	bl	800e928 <__lshift>
 800e09e:	1bed      	subs	r5, r5, r7
 800e0a0:	4604      	mov	r4, r0
 800e0a2:	f100 0914 	add.w	r9, r0, #20
 800e0a6:	f04f 0a00 	mov.w	sl, #0
 800e0aa:	e7ae      	b.n	800e00a <__gethex+0x202>
 800e0ac:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800e0b0:	42a8      	cmp	r0, r5
 800e0b2:	dd72      	ble.n	800e19a <__gethex+0x392>
 800e0b4:	1b45      	subs	r5, r0, r5
 800e0b6:	42ae      	cmp	r6, r5
 800e0b8:	dc36      	bgt.n	800e128 <__gethex+0x320>
 800e0ba:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e0be:	2b02      	cmp	r3, #2
 800e0c0:	d02a      	beq.n	800e118 <__gethex+0x310>
 800e0c2:	2b03      	cmp	r3, #3
 800e0c4:	d02c      	beq.n	800e120 <__gethex+0x318>
 800e0c6:	2b01      	cmp	r3, #1
 800e0c8:	d11c      	bne.n	800e104 <__gethex+0x2fc>
 800e0ca:	42ae      	cmp	r6, r5
 800e0cc:	d11a      	bne.n	800e104 <__gethex+0x2fc>
 800e0ce:	2e01      	cmp	r6, #1
 800e0d0:	d112      	bne.n	800e0f8 <__gethex+0x2f0>
 800e0d2:	9a04      	ldr	r2, [sp, #16]
 800e0d4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e0d8:	6013      	str	r3, [r2, #0]
 800e0da:	2301      	movs	r3, #1
 800e0dc:	6123      	str	r3, [r4, #16]
 800e0de:	f8c9 3000 	str.w	r3, [r9]
 800e0e2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e0e4:	2762      	movs	r7, #98	; 0x62
 800e0e6:	601c      	str	r4, [r3, #0]
 800e0e8:	e723      	b.n	800df32 <__gethex+0x12a>
 800e0ea:	bf00      	nop
 800e0ec:	08011060 	.word	0x08011060
 800e0f0:	08010fe9 	.word	0x08010fe9
 800e0f4:	08010ffa 	.word	0x08010ffa
 800e0f8:	1e71      	subs	r1, r6, #1
 800e0fa:	4620      	mov	r0, r4
 800e0fc:	f000 fe58 	bl	800edb0 <__any_on>
 800e100:	2800      	cmp	r0, #0
 800e102:	d1e6      	bne.n	800e0d2 <__gethex+0x2ca>
 800e104:	ee18 0a10 	vmov	r0, s16
 800e108:	4621      	mov	r1, r4
 800e10a:	f000 f9f1 	bl	800e4f0 <_Bfree>
 800e10e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e110:	2300      	movs	r3, #0
 800e112:	6013      	str	r3, [r2, #0]
 800e114:	2750      	movs	r7, #80	; 0x50
 800e116:	e70c      	b.n	800df32 <__gethex+0x12a>
 800e118:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d1f2      	bne.n	800e104 <__gethex+0x2fc>
 800e11e:	e7d8      	b.n	800e0d2 <__gethex+0x2ca>
 800e120:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e122:	2b00      	cmp	r3, #0
 800e124:	d1d5      	bne.n	800e0d2 <__gethex+0x2ca>
 800e126:	e7ed      	b.n	800e104 <__gethex+0x2fc>
 800e128:	1e6f      	subs	r7, r5, #1
 800e12a:	f1ba 0f00 	cmp.w	sl, #0
 800e12e:	d131      	bne.n	800e194 <__gethex+0x38c>
 800e130:	b127      	cbz	r7, 800e13c <__gethex+0x334>
 800e132:	4639      	mov	r1, r7
 800e134:	4620      	mov	r0, r4
 800e136:	f000 fe3b 	bl	800edb0 <__any_on>
 800e13a:	4682      	mov	sl, r0
 800e13c:	117b      	asrs	r3, r7, #5
 800e13e:	2101      	movs	r1, #1
 800e140:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e144:	f007 071f 	and.w	r7, r7, #31
 800e148:	fa01 f707 	lsl.w	r7, r1, r7
 800e14c:	421f      	tst	r7, r3
 800e14e:	4629      	mov	r1, r5
 800e150:	4620      	mov	r0, r4
 800e152:	bf18      	it	ne
 800e154:	f04a 0a02 	orrne.w	sl, sl, #2
 800e158:	1b76      	subs	r6, r6, r5
 800e15a:	f7ff fded 	bl	800dd38 <rshift>
 800e15e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e162:	2702      	movs	r7, #2
 800e164:	f1ba 0f00 	cmp.w	sl, #0
 800e168:	d048      	beq.n	800e1fc <__gethex+0x3f4>
 800e16a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e16e:	2b02      	cmp	r3, #2
 800e170:	d015      	beq.n	800e19e <__gethex+0x396>
 800e172:	2b03      	cmp	r3, #3
 800e174:	d017      	beq.n	800e1a6 <__gethex+0x39e>
 800e176:	2b01      	cmp	r3, #1
 800e178:	d109      	bne.n	800e18e <__gethex+0x386>
 800e17a:	f01a 0f02 	tst.w	sl, #2
 800e17e:	d006      	beq.n	800e18e <__gethex+0x386>
 800e180:	f8d9 0000 	ldr.w	r0, [r9]
 800e184:	ea4a 0a00 	orr.w	sl, sl, r0
 800e188:	f01a 0f01 	tst.w	sl, #1
 800e18c:	d10e      	bne.n	800e1ac <__gethex+0x3a4>
 800e18e:	f047 0710 	orr.w	r7, r7, #16
 800e192:	e033      	b.n	800e1fc <__gethex+0x3f4>
 800e194:	f04f 0a01 	mov.w	sl, #1
 800e198:	e7d0      	b.n	800e13c <__gethex+0x334>
 800e19a:	2701      	movs	r7, #1
 800e19c:	e7e2      	b.n	800e164 <__gethex+0x35c>
 800e19e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e1a0:	f1c3 0301 	rsb	r3, r3, #1
 800e1a4:	9315      	str	r3, [sp, #84]	; 0x54
 800e1a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	d0f0      	beq.n	800e18e <__gethex+0x386>
 800e1ac:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e1b0:	f104 0314 	add.w	r3, r4, #20
 800e1b4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e1b8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e1bc:	f04f 0c00 	mov.w	ip, #0
 800e1c0:	4618      	mov	r0, r3
 800e1c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e1c6:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e1ca:	d01c      	beq.n	800e206 <__gethex+0x3fe>
 800e1cc:	3201      	adds	r2, #1
 800e1ce:	6002      	str	r2, [r0, #0]
 800e1d0:	2f02      	cmp	r7, #2
 800e1d2:	f104 0314 	add.w	r3, r4, #20
 800e1d6:	d13f      	bne.n	800e258 <__gethex+0x450>
 800e1d8:	f8d8 2000 	ldr.w	r2, [r8]
 800e1dc:	3a01      	subs	r2, #1
 800e1de:	42b2      	cmp	r2, r6
 800e1e0:	d10a      	bne.n	800e1f8 <__gethex+0x3f0>
 800e1e2:	1171      	asrs	r1, r6, #5
 800e1e4:	2201      	movs	r2, #1
 800e1e6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e1ea:	f006 061f 	and.w	r6, r6, #31
 800e1ee:	fa02 f606 	lsl.w	r6, r2, r6
 800e1f2:	421e      	tst	r6, r3
 800e1f4:	bf18      	it	ne
 800e1f6:	4617      	movne	r7, r2
 800e1f8:	f047 0720 	orr.w	r7, r7, #32
 800e1fc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e1fe:	601c      	str	r4, [r3, #0]
 800e200:	9b04      	ldr	r3, [sp, #16]
 800e202:	601d      	str	r5, [r3, #0]
 800e204:	e695      	b.n	800df32 <__gethex+0x12a>
 800e206:	4299      	cmp	r1, r3
 800e208:	f843 cc04 	str.w	ip, [r3, #-4]
 800e20c:	d8d8      	bhi.n	800e1c0 <__gethex+0x3b8>
 800e20e:	68a3      	ldr	r3, [r4, #8]
 800e210:	459b      	cmp	fp, r3
 800e212:	db19      	blt.n	800e248 <__gethex+0x440>
 800e214:	6861      	ldr	r1, [r4, #4]
 800e216:	ee18 0a10 	vmov	r0, s16
 800e21a:	3101      	adds	r1, #1
 800e21c:	f000 f928 	bl	800e470 <_Balloc>
 800e220:	4681      	mov	r9, r0
 800e222:	b918      	cbnz	r0, 800e22c <__gethex+0x424>
 800e224:	4b1a      	ldr	r3, [pc, #104]	; (800e290 <__gethex+0x488>)
 800e226:	4602      	mov	r2, r0
 800e228:	2184      	movs	r1, #132	; 0x84
 800e22a:	e6a8      	b.n	800df7e <__gethex+0x176>
 800e22c:	6922      	ldr	r2, [r4, #16]
 800e22e:	3202      	adds	r2, #2
 800e230:	f104 010c 	add.w	r1, r4, #12
 800e234:	0092      	lsls	r2, r2, #2
 800e236:	300c      	adds	r0, #12
 800e238:	f000 f90c 	bl	800e454 <memcpy>
 800e23c:	4621      	mov	r1, r4
 800e23e:	ee18 0a10 	vmov	r0, s16
 800e242:	f000 f955 	bl	800e4f0 <_Bfree>
 800e246:	464c      	mov	r4, r9
 800e248:	6923      	ldr	r3, [r4, #16]
 800e24a:	1c5a      	adds	r2, r3, #1
 800e24c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e250:	6122      	str	r2, [r4, #16]
 800e252:	2201      	movs	r2, #1
 800e254:	615a      	str	r2, [r3, #20]
 800e256:	e7bb      	b.n	800e1d0 <__gethex+0x3c8>
 800e258:	6922      	ldr	r2, [r4, #16]
 800e25a:	455a      	cmp	r2, fp
 800e25c:	dd0b      	ble.n	800e276 <__gethex+0x46e>
 800e25e:	2101      	movs	r1, #1
 800e260:	4620      	mov	r0, r4
 800e262:	f7ff fd69 	bl	800dd38 <rshift>
 800e266:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e26a:	3501      	adds	r5, #1
 800e26c:	42ab      	cmp	r3, r5
 800e26e:	f6ff aed0 	blt.w	800e012 <__gethex+0x20a>
 800e272:	2701      	movs	r7, #1
 800e274:	e7c0      	b.n	800e1f8 <__gethex+0x3f0>
 800e276:	f016 061f 	ands.w	r6, r6, #31
 800e27a:	d0fa      	beq.n	800e272 <__gethex+0x46a>
 800e27c:	4453      	add	r3, sl
 800e27e:	f1c6 0620 	rsb	r6, r6, #32
 800e282:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e286:	f000 f9e5 	bl	800e654 <__hi0bits>
 800e28a:	42b0      	cmp	r0, r6
 800e28c:	dbe7      	blt.n	800e25e <__gethex+0x456>
 800e28e:	e7f0      	b.n	800e272 <__gethex+0x46a>
 800e290:	08010fe9 	.word	0x08010fe9

0800e294 <L_shift>:
 800e294:	f1c2 0208 	rsb	r2, r2, #8
 800e298:	0092      	lsls	r2, r2, #2
 800e29a:	b570      	push	{r4, r5, r6, lr}
 800e29c:	f1c2 0620 	rsb	r6, r2, #32
 800e2a0:	6843      	ldr	r3, [r0, #4]
 800e2a2:	6804      	ldr	r4, [r0, #0]
 800e2a4:	fa03 f506 	lsl.w	r5, r3, r6
 800e2a8:	432c      	orrs	r4, r5
 800e2aa:	40d3      	lsrs	r3, r2
 800e2ac:	6004      	str	r4, [r0, #0]
 800e2ae:	f840 3f04 	str.w	r3, [r0, #4]!
 800e2b2:	4288      	cmp	r0, r1
 800e2b4:	d3f4      	bcc.n	800e2a0 <L_shift+0xc>
 800e2b6:	bd70      	pop	{r4, r5, r6, pc}

0800e2b8 <__match>:
 800e2b8:	b530      	push	{r4, r5, lr}
 800e2ba:	6803      	ldr	r3, [r0, #0]
 800e2bc:	3301      	adds	r3, #1
 800e2be:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e2c2:	b914      	cbnz	r4, 800e2ca <__match+0x12>
 800e2c4:	6003      	str	r3, [r0, #0]
 800e2c6:	2001      	movs	r0, #1
 800e2c8:	bd30      	pop	{r4, r5, pc}
 800e2ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e2ce:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800e2d2:	2d19      	cmp	r5, #25
 800e2d4:	bf98      	it	ls
 800e2d6:	3220      	addls	r2, #32
 800e2d8:	42a2      	cmp	r2, r4
 800e2da:	d0f0      	beq.n	800e2be <__match+0x6>
 800e2dc:	2000      	movs	r0, #0
 800e2de:	e7f3      	b.n	800e2c8 <__match+0x10>

0800e2e0 <__hexnan>:
 800e2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2e4:	680b      	ldr	r3, [r1, #0]
 800e2e6:	115e      	asrs	r6, r3, #5
 800e2e8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e2ec:	f013 031f 	ands.w	r3, r3, #31
 800e2f0:	b087      	sub	sp, #28
 800e2f2:	bf18      	it	ne
 800e2f4:	3604      	addne	r6, #4
 800e2f6:	2500      	movs	r5, #0
 800e2f8:	1f37      	subs	r7, r6, #4
 800e2fa:	4690      	mov	r8, r2
 800e2fc:	6802      	ldr	r2, [r0, #0]
 800e2fe:	9301      	str	r3, [sp, #4]
 800e300:	4682      	mov	sl, r0
 800e302:	f846 5c04 	str.w	r5, [r6, #-4]
 800e306:	46b9      	mov	r9, r7
 800e308:	463c      	mov	r4, r7
 800e30a:	9502      	str	r5, [sp, #8]
 800e30c:	46ab      	mov	fp, r5
 800e30e:	7851      	ldrb	r1, [r2, #1]
 800e310:	1c53      	adds	r3, r2, #1
 800e312:	9303      	str	r3, [sp, #12]
 800e314:	b341      	cbz	r1, 800e368 <__hexnan+0x88>
 800e316:	4608      	mov	r0, r1
 800e318:	9205      	str	r2, [sp, #20]
 800e31a:	9104      	str	r1, [sp, #16]
 800e31c:	f7ff fd5e 	bl	800dddc <__hexdig_fun>
 800e320:	2800      	cmp	r0, #0
 800e322:	d14f      	bne.n	800e3c4 <__hexnan+0xe4>
 800e324:	9904      	ldr	r1, [sp, #16]
 800e326:	9a05      	ldr	r2, [sp, #20]
 800e328:	2920      	cmp	r1, #32
 800e32a:	d818      	bhi.n	800e35e <__hexnan+0x7e>
 800e32c:	9b02      	ldr	r3, [sp, #8]
 800e32e:	459b      	cmp	fp, r3
 800e330:	dd13      	ble.n	800e35a <__hexnan+0x7a>
 800e332:	454c      	cmp	r4, r9
 800e334:	d206      	bcs.n	800e344 <__hexnan+0x64>
 800e336:	2d07      	cmp	r5, #7
 800e338:	dc04      	bgt.n	800e344 <__hexnan+0x64>
 800e33a:	462a      	mov	r2, r5
 800e33c:	4649      	mov	r1, r9
 800e33e:	4620      	mov	r0, r4
 800e340:	f7ff ffa8 	bl	800e294 <L_shift>
 800e344:	4544      	cmp	r4, r8
 800e346:	d950      	bls.n	800e3ea <__hexnan+0x10a>
 800e348:	2300      	movs	r3, #0
 800e34a:	f1a4 0904 	sub.w	r9, r4, #4
 800e34e:	f844 3c04 	str.w	r3, [r4, #-4]
 800e352:	f8cd b008 	str.w	fp, [sp, #8]
 800e356:	464c      	mov	r4, r9
 800e358:	461d      	mov	r5, r3
 800e35a:	9a03      	ldr	r2, [sp, #12]
 800e35c:	e7d7      	b.n	800e30e <__hexnan+0x2e>
 800e35e:	2929      	cmp	r1, #41	; 0x29
 800e360:	d156      	bne.n	800e410 <__hexnan+0x130>
 800e362:	3202      	adds	r2, #2
 800e364:	f8ca 2000 	str.w	r2, [sl]
 800e368:	f1bb 0f00 	cmp.w	fp, #0
 800e36c:	d050      	beq.n	800e410 <__hexnan+0x130>
 800e36e:	454c      	cmp	r4, r9
 800e370:	d206      	bcs.n	800e380 <__hexnan+0xa0>
 800e372:	2d07      	cmp	r5, #7
 800e374:	dc04      	bgt.n	800e380 <__hexnan+0xa0>
 800e376:	462a      	mov	r2, r5
 800e378:	4649      	mov	r1, r9
 800e37a:	4620      	mov	r0, r4
 800e37c:	f7ff ff8a 	bl	800e294 <L_shift>
 800e380:	4544      	cmp	r4, r8
 800e382:	d934      	bls.n	800e3ee <__hexnan+0x10e>
 800e384:	f1a8 0204 	sub.w	r2, r8, #4
 800e388:	4623      	mov	r3, r4
 800e38a:	f853 1b04 	ldr.w	r1, [r3], #4
 800e38e:	f842 1f04 	str.w	r1, [r2, #4]!
 800e392:	429f      	cmp	r7, r3
 800e394:	d2f9      	bcs.n	800e38a <__hexnan+0xaa>
 800e396:	1b3b      	subs	r3, r7, r4
 800e398:	f023 0303 	bic.w	r3, r3, #3
 800e39c:	3304      	adds	r3, #4
 800e39e:	3401      	adds	r4, #1
 800e3a0:	3e03      	subs	r6, #3
 800e3a2:	42b4      	cmp	r4, r6
 800e3a4:	bf88      	it	hi
 800e3a6:	2304      	movhi	r3, #4
 800e3a8:	4443      	add	r3, r8
 800e3aa:	2200      	movs	r2, #0
 800e3ac:	f843 2b04 	str.w	r2, [r3], #4
 800e3b0:	429f      	cmp	r7, r3
 800e3b2:	d2fb      	bcs.n	800e3ac <__hexnan+0xcc>
 800e3b4:	683b      	ldr	r3, [r7, #0]
 800e3b6:	b91b      	cbnz	r3, 800e3c0 <__hexnan+0xe0>
 800e3b8:	4547      	cmp	r7, r8
 800e3ba:	d127      	bne.n	800e40c <__hexnan+0x12c>
 800e3bc:	2301      	movs	r3, #1
 800e3be:	603b      	str	r3, [r7, #0]
 800e3c0:	2005      	movs	r0, #5
 800e3c2:	e026      	b.n	800e412 <__hexnan+0x132>
 800e3c4:	3501      	adds	r5, #1
 800e3c6:	2d08      	cmp	r5, #8
 800e3c8:	f10b 0b01 	add.w	fp, fp, #1
 800e3cc:	dd06      	ble.n	800e3dc <__hexnan+0xfc>
 800e3ce:	4544      	cmp	r4, r8
 800e3d0:	d9c3      	bls.n	800e35a <__hexnan+0x7a>
 800e3d2:	2300      	movs	r3, #0
 800e3d4:	f844 3c04 	str.w	r3, [r4, #-4]
 800e3d8:	2501      	movs	r5, #1
 800e3da:	3c04      	subs	r4, #4
 800e3dc:	6822      	ldr	r2, [r4, #0]
 800e3de:	f000 000f 	and.w	r0, r0, #15
 800e3e2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800e3e6:	6022      	str	r2, [r4, #0]
 800e3e8:	e7b7      	b.n	800e35a <__hexnan+0x7a>
 800e3ea:	2508      	movs	r5, #8
 800e3ec:	e7b5      	b.n	800e35a <__hexnan+0x7a>
 800e3ee:	9b01      	ldr	r3, [sp, #4]
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d0df      	beq.n	800e3b4 <__hexnan+0xd4>
 800e3f4:	f04f 32ff 	mov.w	r2, #4294967295
 800e3f8:	f1c3 0320 	rsb	r3, r3, #32
 800e3fc:	fa22 f303 	lsr.w	r3, r2, r3
 800e400:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e404:	401a      	ands	r2, r3
 800e406:	f846 2c04 	str.w	r2, [r6, #-4]
 800e40a:	e7d3      	b.n	800e3b4 <__hexnan+0xd4>
 800e40c:	3f04      	subs	r7, #4
 800e40e:	e7d1      	b.n	800e3b4 <__hexnan+0xd4>
 800e410:	2004      	movs	r0, #4
 800e412:	b007      	add	sp, #28
 800e414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e418 <_localeconv_r>:
 800e418:	4800      	ldr	r0, [pc, #0]	; (800e41c <_localeconv_r+0x4>)
 800e41a:	4770      	bx	lr
 800e41c:	20000178 	.word	0x20000178

0800e420 <malloc>:
 800e420:	4b02      	ldr	r3, [pc, #8]	; (800e42c <malloc+0xc>)
 800e422:	4601      	mov	r1, r0
 800e424:	6818      	ldr	r0, [r3, #0]
 800e426:	f000 bd67 	b.w	800eef8 <_malloc_r>
 800e42a:	bf00      	nop
 800e42c:	20000020 	.word	0x20000020

0800e430 <__ascii_mbtowc>:
 800e430:	b082      	sub	sp, #8
 800e432:	b901      	cbnz	r1, 800e436 <__ascii_mbtowc+0x6>
 800e434:	a901      	add	r1, sp, #4
 800e436:	b142      	cbz	r2, 800e44a <__ascii_mbtowc+0x1a>
 800e438:	b14b      	cbz	r3, 800e44e <__ascii_mbtowc+0x1e>
 800e43a:	7813      	ldrb	r3, [r2, #0]
 800e43c:	600b      	str	r3, [r1, #0]
 800e43e:	7812      	ldrb	r2, [r2, #0]
 800e440:	1e10      	subs	r0, r2, #0
 800e442:	bf18      	it	ne
 800e444:	2001      	movne	r0, #1
 800e446:	b002      	add	sp, #8
 800e448:	4770      	bx	lr
 800e44a:	4610      	mov	r0, r2
 800e44c:	e7fb      	b.n	800e446 <__ascii_mbtowc+0x16>
 800e44e:	f06f 0001 	mvn.w	r0, #1
 800e452:	e7f8      	b.n	800e446 <__ascii_mbtowc+0x16>

0800e454 <memcpy>:
 800e454:	440a      	add	r2, r1
 800e456:	4291      	cmp	r1, r2
 800e458:	f100 33ff 	add.w	r3, r0, #4294967295
 800e45c:	d100      	bne.n	800e460 <memcpy+0xc>
 800e45e:	4770      	bx	lr
 800e460:	b510      	push	{r4, lr}
 800e462:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e466:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e46a:	4291      	cmp	r1, r2
 800e46c:	d1f9      	bne.n	800e462 <memcpy+0xe>
 800e46e:	bd10      	pop	{r4, pc}

0800e470 <_Balloc>:
 800e470:	b570      	push	{r4, r5, r6, lr}
 800e472:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e474:	4604      	mov	r4, r0
 800e476:	460d      	mov	r5, r1
 800e478:	b976      	cbnz	r6, 800e498 <_Balloc+0x28>
 800e47a:	2010      	movs	r0, #16
 800e47c:	f7ff ffd0 	bl	800e420 <malloc>
 800e480:	4602      	mov	r2, r0
 800e482:	6260      	str	r0, [r4, #36]	; 0x24
 800e484:	b920      	cbnz	r0, 800e490 <_Balloc+0x20>
 800e486:	4b18      	ldr	r3, [pc, #96]	; (800e4e8 <_Balloc+0x78>)
 800e488:	4818      	ldr	r0, [pc, #96]	; (800e4ec <_Balloc+0x7c>)
 800e48a:	2166      	movs	r1, #102	; 0x66
 800e48c:	f7fe fda8 	bl	800cfe0 <__assert_func>
 800e490:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e494:	6006      	str	r6, [r0, #0]
 800e496:	60c6      	str	r6, [r0, #12]
 800e498:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e49a:	68f3      	ldr	r3, [r6, #12]
 800e49c:	b183      	cbz	r3, 800e4c0 <_Balloc+0x50>
 800e49e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e4a0:	68db      	ldr	r3, [r3, #12]
 800e4a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e4a6:	b9b8      	cbnz	r0, 800e4d8 <_Balloc+0x68>
 800e4a8:	2101      	movs	r1, #1
 800e4aa:	fa01 f605 	lsl.w	r6, r1, r5
 800e4ae:	1d72      	adds	r2, r6, #5
 800e4b0:	0092      	lsls	r2, r2, #2
 800e4b2:	4620      	mov	r0, r4
 800e4b4:	f000 fc9d 	bl	800edf2 <_calloc_r>
 800e4b8:	b160      	cbz	r0, 800e4d4 <_Balloc+0x64>
 800e4ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e4be:	e00e      	b.n	800e4de <_Balloc+0x6e>
 800e4c0:	2221      	movs	r2, #33	; 0x21
 800e4c2:	2104      	movs	r1, #4
 800e4c4:	4620      	mov	r0, r4
 800e4c6:	f000 fc94 	bl	800edf2 <_calloc_r>
 800e4ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e4cc:	60f0      	str	r0, [r6, #12]
 800e4ce:	68db      	ldr	r3, [r3, #12]
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	d1e4      	bne.n	800e49e <_Balloc+0x2e>
 800e4d4:	2000      	movs	r0, #0
 800e4d6:	bd70      	pop	{r4, r5, r6, pc}
 800e4d8:	6802      	ldr	r2, [r0, #0]
 800e4da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e4de:	2300      	movs	r3, #0
 800e4e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e4e4:	e7f7      	b.n	800e4d6 <_Balloc+0x66>
 800e4e6:	bf00      	nop
 800e4e8:	08010dd0 	.word	0x08010dd0
 800e4ec:	08011074 	.word	0x08011074

0800e4f0 <_Bfree>:
 800e4f0:	b570      	push	{r4, r5, r6, lr}
 800e4f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e4f4:	4605      	mov	r5, r0
 800e4f6:	460c      	mov	r4, r1
 800e4f8:	b976      	cbnz	r6, 800e518 <_Bfree+0x28>
 800e4fa:	2010      	movs	r0, #16
 800e4fc:	f7ff ff90 	bl	800e420 <malloc>
 800e500:	4602      	mov	r2, r0
 800e502:	6268      	str	r0, [r5, #36]	; 0x24
 800e504:	b920      	cbnz	r0, 800e510 <_Bfree+0x20>
 800e506:	4b09      	ldr	r3, [pc, #36]	; (800e52c <_Bfree+0x3c>)
 800e508:	4809      	ldr	r0, [pc, #36]	; (800e530 <_Bfree+0x40>)
 800e50a:	218a      	movs	r1, #138	; 0x8a
 800e50c:	f7fe fd68 	bl	800cfe0 <__assert_func>
 800e510:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e514:	6006      	str	r6, [r0, #0]
 800e516:	60c6      	str	r6, [r0, #12]
 800e518:	b13c      	cbz	r4, 800e52a <_Bfree+0x3a>
 800e51a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e51c:	6862      	ldr	r2, [r4, #4]
 800e51e:	68db      	ldr	r3, [r3, #12]
 800e520:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e524:	6021      	str	r1, [r4, #0]
 800e526:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e52a:	bd70      	pop	{r4, r5, r6, pc}
 800e52c:	08010dd0 	.word	0x08010dd0
 800e530:	08011074 	.word	0x08011074

0800e534 <__multadd>:
 800e534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e538:	690d      	ldr	r5, [r1, #16]
 800e53a:	4607      	mov	r7, r0
 800e53c:	460c      	mov	r4, r1
 800e53e:	461e      	mov	r6, r3
 800e540:	f101 0c14 	add.w	ip, r1, #20
 800e544:	2000      	movs	r0, #0
 800e546:	f8dc 3000 	ldr.w	r3, [ip]
 800e54a:	b299      	uxth	r1, r3
 800e54c:	fb02 6101 	mla	r1, r2, r1, r6
 800e550:	0c1e      	lsrs	r6, r3, #16
 800e552:	0c0b      	lsrs	r3, r1, #16
 800e554:	fb02 3306 	mla	r3, r2, r6, r3
 800e558:	b289      	uxth	r1, r1
 800e55a:	3001      	adds	r0, #1
 800e55c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e560:	4285      	cmp	r5, r0
 800e562:	f84c 1b04 	str.w	r1, [ip], #4
 800e566:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e56a:	dcec      	bgt.n	800e546 <__multadd+0x12>
 800e56c:	b30e      	cbz	r6, 800e5b2 <__multadd+0x7e>
 800e56e:	68a3      	ldr	r3, [r4, #8]
 800e570:	42ab      	cmp	r3, r5
 800e572:	dc19      	bgt.n	800e5a8 <__multadd+0x74>
 800e574:	6861      	ldr	r1, [r4, #4]
 800e576:	4638      	mov	r0, r7
 800e578:	3101      	adds	r1, #1
 800e57a:	f7ff ff79 	bl	800e470 <_Balloc>
 800e57e:	4680      	mov	r8, r0
 800e580:	b928      	cbnz	r0, 800e58e <__multadd+0x5a>
 800e582:	4602      	mov	r2, r0
 800e584:	4b0c      	ldr	r3, [pc, #48]	; (800e5b8 <__multadd+0x84>)
 800e586:	480d      	ldr	r0, [pc, #52]	; (800e5bc <__multadd+0x88>)
 800e588:	21b5      	movs	r1, #181	; 0xb5
 800e58a:	f7fe fd29 	bl	800cfe0 <__assert_func>
 800e58e:	6922      	ldr	r2, [r4, #16]
 800e590:	3202      	adds	r2, #2
 800e592:	f104 010c 	add.w	r1, r4, #12
 800e596:	0092      	lsls	r2, r2, #2
 800e598:	300c      	adds	r0, #12
 800e59a:	f7ff ff5b 	bl	800e454 <memcpy>
 800e59e:	4621      	mov	r1, r4
 800e5a0:	4638      	mov	r0, r7
 800e5a2:	f7ff ffa5 	bl	800e4f0 <_Bfree>
 800e5a6:	4644      	mov	r4, r8
 800e5a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e5ac:	3501      	adds	r5, #1
 800e5ae:	615e      	str	r6, [r3, #20]
 800e5b0:	6125      	str	r5, [r4, #16]
 800e5b2:	4620      	mov	r0, r4
 800e5b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e5b8:	08010fe9 	.word	0x08010fe9
 800e5bc:	08011074 	.word	0x08011074

0800e5c0 <__s2b>:
 800e5c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e5c4:	460c      	mov	r4, r1
 800e5c6:	4615      	mov	r5, r2
 800e5c8:	461f      	mov	r7, r3
 800e5ca:	2209      	movs	r2, #9
 800e5cc:	3308      	adds	r3, #8
 800e5ce:	4606      	mov	r6, r0
 800e5d0:	fb93 f3f2 	sdiv	r3, r3, r2
 800e5d4:	2100      	movs	r1, #0
 800e5d6:	2201      	movs	r2, #1
 800e5d8:	429a      	cmp	r2, r3
 800e5da:	db09      	blt.n	800e5f0 <__s2b+0x30>
 800e5dc:	4630      	mov	r0, r6
 800e5de:	f7ff ff47 	bl	800e470 <_Balloc>
 800e5e2:	b940      	cbnz	r0, 800e5f6 <__s2b+0x36>
 800e5e4:	4602      	mov	r2, r0
 800e5e6:	4b19      	ldr	r3, [pc, #100]	; (800e64c <__s2b+0x8c>)
 800e5e8:	4819      	ldr	r0, [pc, #100]	; (800e650 <__s2b+0x90>)
 800e5ea:	21ce      	movs	r1, #206	; 0xce
 800e5ec:	f7fe fcf8 	bl	800cfe0 <__assert_func>
 800e5f0:	0052      	lsls	r2, r2, #1
 800e5f2:	3101      	adds	r1, #1
 800e5f4:	e7f0      	b.n	800e5d8 <__s2b+0x18>
 800e5f6:	9b08      	ldr	r3, [sp, #32]
 800e5f8:	6143      	str	r3, [r0, #20]
 800e5fa:	2d09      	cmp	r5, #9
 800e5fc:	f04f 0301 	mov.w	r3, #1
 800e600:	6103      	str	r3, [r0, #16]
 800e602:	dd16      	ble.n	800e632 <__s2b+0x72>
 800e604:	f104 0909 	add.w	r9, r4, #9
 800e608:	46c8      	mov	r8, r9
 800e60a:	442c      	add	r4, r5
 800e60c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e610:	4601      	mov	r1, r0
 800e612:	3b30      	subs	r3, #48	; 0x30
 800e614:	220a      	movs	r2, #10
 800e616:	4630      	mov	r0, r6
 800e618:	f7ff ff8c 	bl	800e534 <__multadd>
 800e61c:	45a0      	cmp	r8, r4
 800e61e:	d1f5      	bne.n	800e60c <__s2b+0x4c>
 800e620:	f1a5 0408 	sub.w	r4, r5, #8
 800e624:	444c      	add	r4, r9
 800e626:	1b2d      	subs	r5, r5, r4
 800e628:	1963      	adds	r3, r4, r5
 800e62a:	42bb      	cmp	r3, r7
 800e62c:	db04      	blt.n	800e638 <__s2b+0x78>
 800e62e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e632:	340a      	adds	r4, #10
 800e634:	2509      	movs	r5, #9
 800e636:	e7f6      	b.n	800e626 <__s2b+0x66>
 800e638:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e63c:	4601      	mov	r1, r0
 800e63e:	3b30      	subs	r3, #48	; 0x30
 800e640:	220a      	movs	r2, #10
 800e642:	4630      	mov	r0, r6
 800e644:	f7ff ff76 	bl	800e534 <__multadd>
 800e648:	e7ee      	b.n	800e628 <__s2b+0x68>
 800e64a:	bf00      	nop
 800e64c:	08010fe9 	.word	0x08010fe9
 800e650:	08011074 	.word	0x08011074

0800e654 <__hi0bits>:
 800e654:	0c03      	lsrs	r3, r0, #16
 800e656:	041b      	lsls	r3, r3, #16
 800e658:	b9d3      	cbnz	r3, 800e690 <__hi0bits+0x3c>
 800e65a:	0400      	lsls	r0, r0, #16
 800e65c:	2310      	movs	r3, #16
 800e65e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e662:	bf04      	itt	eq
 800e664:	0200      	lsleq	r0, r0, #8
 800e666:	3308      	addeq	r3, #8
 800e668:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e66c:	bf04      	itt	eq
 800e66e:	0100      	lsleq	r0, r0, #4
 800e670:	3304      	addeq	r3, #4
 800e672:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e676:	bf04      	itt	eq
 800e678:	0080      	lsleq	r0, r0, #2
 800e67a:	3302      	addeq	r3, #2
 800e67c:	2800      	cmp	r0, #0
 800e67e:	db05      	blt.n	800e68c <__hi0bits+0x38>
 800e680:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e684:	f103 0301 	add.w	r3, r3, #1
 800e688:	bf08      	it	eq
 800e68a:	2320      	moveq	r3, #32
 800e68c:	4618      	mov	r0, r3
 800e68e:	4770      	bx	lr
 800e690:	2300      	movs	r3, #0
 800e692:	e7e4      	b.n	800e65e <__hi0bits+0xa>

0800e694 <__lo0bits>:
 800e694:	6803      	ldr	r3, [r0, #0]
 800e696:	f013 0207 	ands.w	r2, r3, #7
 800e69a:	4601      	mov	r1, r0
 800e69c:	d00b      	beq.n	800e6b6 <__lo0bits+0x22>
 800e69e:	07da      	lsls	r2, r3, #31
 800e6a0:	d423      	bmi.n	800e6ea <__lo0bits+0x56>
 800e6a2:	0798      	lsls	r0, r3, #30
 800e6a4:	bf49      	itett	mi
 800e6a6:	085b      	lsrmi	r3, r3, #1
 800e6a8:	089b      	lsrpl	r3, r3, #2
 800e6aa:	2001      	movmi	r0, #1
 800e6ac:	600b      	strmi	r3, [r1, #0]
 800e6ae:	bf5c      	itt	pl
 800e6b0:	600b      	strpl	r3, [r1, #0]
 800e6b2:	2002      	movpl	r0, #2
 800e6b4:	4770      	bx	lr
 800e6b6:	b298      	uxth	r0, r3
 800e6b8:	b9a8      	cbnz	r0, 800e6e6 <__lo0bits+0x52>
 800e6ba:	0c1b      	lsrs	r3, r3, #16
 800e6bc:	2010      	movs	r0, #16
 800e6be:	b2da      	uxtb	r2, r3
 800e6c0:	b90a      	cbnz	r2, 800e6c6 <__lo0bits+0x32>
 800e6c2:	3008      	adds	r0, #8
 800e6c4:	0a1b      	lsrs	r3, r3, #8
 800e6c6:	071a      	lsls	r2, r3, #28
 800e6c8:	bf04      	itt	eq
 800e6ca:	091b      	lsreq	r3, r3, #4
 800e6cc:	3004      	addeq	r0, #4
 800e6ce:	079a      	lsls	r2, r3, #30
 800e6d0:	bf04      	itt	eq
 800e6d2:	089b      	lsreq	r3, r3, #2
 800e6d4:	3002      	addeq	r0, #2
 800e6d6:	07da      	lsls	r2, r3, #31
 800e6d8:	d403      	bmi.n	800e6e2 <__lo0bits+0x4e>
 800e6da:	085b      	lsrs	r3, r3, #1
 800e6dc:	f100 0001 	add.w	r0, r0, #1
 800e6e0:	d005      	beq.n	800e6ee <__lo0bits+0x5a>
 800e6e2:	600b      	str	r3, [r1, #0]
 800e6e4:	4770      	bx	lr
 800e6e6:	4610      	mov	r0, r2
 800e6e8:	e7e9      	b.n	800e6be <__lo0bits+0x2a>
 800e6ea:	2000      	movs	r0, #0
 800e6ec:	4770      	bx	lr
 800e6ee:	2020      	movs	r0, #32
 800e6f0:	4770      	bx	lr
	...

0800e6f4 <__i2b>:
 800e6f4:	b510      	push	{r4, lr}
 800e6f6:	460c      	mov	r4, r1
 800e6f8:	2101      	movs	r1, #1
 800e6fa:	f7ff feb9 	bl	800e470 <_Balloc>
 800e6fe:	4602      	mov	r2, r0
 800e700:	b928      	cbnz	r0, 800e70e <__i2b+0x1a>
 800e702:	4b05      	ldr	r3, [pc, #20]	; (800e718 <__i2b+0x24>)
 800e704:	4805      	ldr	r0, [pc, #20]	; (800e71c <__i2b+0x28>)
 800e706:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e70a:	f7fe fc69 	bl	800cfe0 <__assert_func>
 800e70e:	2301      	movs	r3, #1
 800e710:	6144      	str	r4, [r0, #20]
 800e712:	6103      	str	r3, [r0, #16]
 800e714:	bd10      	pop	{r4, pc}
 800e716:	bf00      	nop
 800e718:	08010fe9 	.word	0x08010fe9
 800e71c:	08011074 	.word	0x08011074

0800e720 <__multiply>:
 800e720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e724:	4691      	mov	r9, r2
 800e726:	690a      	ldr	r2, [r1, #16]
 800e728:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e72c:	429a      	cmp	r2, r3
 800e72e:	bfb8      	it	lt
 800e730:	460b      	movlt	r3, r1
 800e732:	460c      	mov	r4, r1
 800e734:	bfbc      	itt	lt
 800e736:	464c      	movlt	r4, r9
 800e738:	4699      	movlt	r9, r3
 800e73a:	6927      	ldr	r7, [r4, #16]
 800e73c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e740:	68a3      	ldr	r3, [r4, #8]
 800e742:	6861      	ldr	r1, [r4, #4]
 800e744:	eb07 060a 	add.w	r6, r7, sl
 800e748:	42b3      	cmp	r3, r6
 800e74a:	b085      	sub	sp, #20
 800e74c:	bfb8      	it	lt
 800e74e:	3101      	addlt	r1, #1
 800e750:	f7ff fe8e 	bl	800e470 <_Balloc>
 800e754:	b930      	cbnz	r0, 800e764 <__multiply+0x44>
 800e756:	4602      	mov	r2, r0
 800e758:	4b44      	ldr	r3, [pc, #272]	; (800e86c <__multiply+0x14c>)
 800e75a:	4845      	ldr	r0, [pc, #276]	; (800e870 <__multiply+0x150>)
 800e75c:	f240 115d 	movw	r1, #349	; 0x15d
 800e760:	f7fe fc3e 	bl	800cfe0 <__assert_func>
 800e764:	f100 0514 	add.w	r5, r0, #20
 800e768:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e76c:	462b      	mov	r3, r5
 800e76e:	2200      	movs	r2, #0
 800e770:	4543      	cmp	r3, r8
 800e772:	d321      	bcc.n	800e7b8 <__multiply+0x98>
 800e774:	f104 0314 	add.w	r3, r4, #20
 800e778:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e77c:	f109 0314 	add.w	r3, r9, #20
 800e780:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e784:	9202      	str	r2, [sp, #8]
 800e786:	1b3a      	subs	r2, r7, r4
 800e788:	3a15      	subs	r2, #21
 800e78a:	f022 0203 	bic.w	r2, r2, #3
 800e78e:	3204      	adds	r2, #4
 800e790:	f104 0115 	add.w	r1, r4, #21
 800e794:	428f      	cmp	r7, r1
 800e796:	bf38      	it	cc
 800e798:	2204      	movcc	r2, #4
 800e79a:	9201      	str	r2, [sp, #4]
 800e79c:	9a02      	ldr	r2, [sp, #8]
 800e79e:	9303      	str	r3, [sp, #12]
 800e7a0:	429a      	cmp	r2, r3
 800e7a2:	d80c      	bhi.n	800e7be <__multiply+0x9e>
 800e7a4:	2e00      	cmp	r6, #0
 800e7a6:	dd03      	ble.n	800e7b0 <__multiply+0x90>
 800e7a8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	d05a      	beq.n	800e866 <__multiply+0x146>
 800e7b0:	6106      	str	r6, [r0, #16]
 800e7b2:	b005      	add	sp, #20
 800e7b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7b8:	f843 2b04 	str.w	r2, [r3], #4
 800e7bc:	e7d8      	b.n	800e770 <__multiply+0x50>
 800e7be:	f8b3 a000 	ldrh.w	sl, [r3]
 800e7c2:	f1ba 0f00 	cmp.w	sl, #0
 800e7c6:	d024      	beq.n	800e812 <__multiply+0xf2>
 800e7c8:	f104 0e14 	add.w	lr, r4, #20
 800e7cc:	46a9      	mov	r9, r5
 800e7ce:	f04f 0c00 	mov.w	ip, #0
 800e7d2:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e7d6:	f8d9 1000 	ldr.w	r1, [r9]
 800e7da:	fa1f fb82 	uxth.w	fp, r2
 800e7de:	b289      	uxth	r1, r1
 800e7e0:	fb0a 110b 	mla	r1, sl, fp, r1
 800e7e4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e7e8:	f8d9 2000 	ldr.w	r2, [r9]
 800e7ec:	4461      	add	r1, ip
 800e7ee:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e7f2:	fb0a c20b 	mla	r2, sl, fp, ip
 800e7f6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e7fa:	b289      	uxth	r1, r1
 800e7fc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e800:	4577      	cmp	r7, lr
 800e802:	f849 1b04 	str.w	r1, [r9], #4
 800e806:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e80a:	d8e2      	bhi.n	800e7d2 <__multiply+0xb2>
 800e80c:	9a01      	ldr	r2, [sp, #4]
 800e80e:	f845 c002 	str.w	ip, [r5, r2]
 800e812:	9a03      	ldr	r2, [sp, #12]
 800e814:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e818:	3304      	adds	r3, #4
 800e81a:	f1b9 0f00 	cmp.w	r9, #0
 800e81e:	d020      	beq.n	800e862 <__multiply+0x142>
 800e820:	6829      	ldr	r1, [r5, #0]
 800e822:	f104 0c14 	add.w	ip, r4, #20
 800e826:	46ae      	mov	lr, r5
 800e828:	f04f 0a00 	mov.w	sl, #0
 800e82c:	f8bc b000 	ldrh.w	fp, [ip]
 800e830:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e834:	fb09 220b 	mla	r2, r9, fp, r2
 800e838:	4492      	add	sl, r2
 800e83a:	b289      	uxth	r1, r1
 800e83c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e840:	f84e 1b04 	str.w	r1, [lr], #4
 800e844:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e848:	f8be 1000 	ldrh.w	r1, [lr]
 800e84c:	0c12      	lsrs	r2, r2, #16
 800e84e:	fb09 1102 	mla	r1, r9, r2, r1
 800e852:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e856:	4567      	cmp	r7, ip
 800e858:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e85c:	d8e6      	bhi.n	800e82c <__multiply+0x10c>
 800e85e:	9a01      	ldr	r2, [sp, #4]
 800e860:	50a9      	str	r1, [r5, r2]
 800e862:	3504      	adds	r5, #4
 800e864:	e79a      	b.n	800e79c <__multiply+0x7c>
 800e866:	3e01      	subs	r6, #1
 800e868:	e79c      	b.n	800e7a4 <__multiply+0x84>
 800e86a:	bf00      	nop
 800e86c:	08010fe9 	.word	0x08010fe9
 800e870:	08011074 	.word	0x08011074

0800e874 <__pow5mult>:
 800e874:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e878:	4615      	mov	r5, r2
 800e87a:	f012 0203 	ands.w	r2, r2, #3
 800e87e:	4606      	mov	r6, r0
 800e880:	460f      	mov	r7, r1
 800e882:	d007      	beq.n	800e894 <__pow5mult+0x20>
 800e884:	4c25      	ldr	r4, [pc, #148]	; (800e91c <__pow5mult+0xa8>)
 800e886:	3a01      	subs	r2, #1
 800e888:	2300      	movs	r3, #0
 800e88a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e88e:	f7ff fe51 	bl	800e534 <__multadd>
 800e892:	4607      	mov	r7, r0
 800e894:	10ad      	asrs	r5, r5, #2
 800e896:	d03d      	beq.n	800e914 <__pow5mult+0xa0>
 800e898:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e89a:	b97c      	cbnz	r4, 800e8bc <__pow5mult+0x48>
 800e89c:	2010      	movs	r0, #16
 800e89e:	f7ff fdbf 	bl	800e420 <malloc>
 800e8a2:	4602      	mov	r2, r0
 800e8a4:	6270      	str	r0, [r6, #36]	; 0x24
 800e8a6:	b928      	cbnz	r0, 800e8b4 <__pow5mult+0x40>
 800e8a8:	4b1d      	ldr	r3, [pc, #116]	; (800e920 <__pow5mult+0xac>)
 800e8aa:	481e      	ldr	r0, [pc, #120]	; (800e924 <__pow5mult+0xb0>)
 800e8ac:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e8b0:	f7fe fb96 	bl	800cfe0 <__assert_func>
 800e8b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e8b8:	6004      	str	r4, [r0, #0]
 800e8ba:	60c4      	str	r4, [r0, #12]
 800e8bc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e8c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e8c4:	b94c      	cbnz	r4, 800e8da <__pow5mult+0x66>
 800e8c6:	f240 2171 	movw	r1, #625	; 0x271
 800e8ca:	4630      	mov	r0, r6
 800e8cc:	f7ff ff12 	bl	800e6f4 <__i2b>
 800e8d0:	2300      	movs	r3, #0
 800e8d2:	f8c8 0008 	str.w	r0, [r8, #8]
 800e8d6:	4604      	mov	r4, r0
 800e8d8:	6003      	str	r3, [r0, #0]
 800e8da:	f04f 0900 	mov.w	r9, #0
 800e8de:	07eb      	lsls	r3, r5, #31
 800e8e0:	d50a      	bpl.n	800e8f8 <__pow5mult+0x84>
 800e8e2:	4639      	mov	r1, r7
 800e8e4:	4622      	mov	r2, r4
 800e8e6:	4630      	mov	r0, r6
 800e8e8:	f7ff ff1a 	bl	800e720 <__multiply>
 800e8ec:	4639      	mov	r1, r7
 800e8ee:	4680      	mov	r8, r0
 800e8f0:	4630      	mov	r0, r6
 800e8f2:	f7ff fdfd 	bl	800e4f0 <_Bfree>
 800e8f6:	4647      	mov	r7, r8
 800e8f8:	106d      	asrs	r5, r5, #1
 800e8fa:	d00b      	beq.n	800e914 <__pow5mult+0xa0>
 800e8fc:	6820      	ldr	r0, [r4, #0]
 800e8fe:	b938      	cbnz	r0, 800e910 <__pow5mult+0x9c>
 800e900:	4622      	mov	r2, r4
 800e902:	4621      	mov	r1, r4
 800e904:	4630      	mov	r0, r6
 800e906:	f7ff ff0b 	bl	800e720 <__multiply>
 800e90a:	6020      	str	r0, [r4, #0]
 800e90c:	f8c0 9000 	str.w	r9, [r0]
 800e910:	4604      	mov	r4, r0
 800e912:	e7e4      	b.n	800e8de <__pow5mult+0x6a>
 800e914:	4638      	mov	r0, r7
 800e916:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e91a:	bf00      	nop
 800e91c:	080111c0 	.word	0x080111c0
 800e920:	08010dd0 	.word	0x08010dd0
 800e924:	08011074 	.word	0x08011074

0800e928 <__lshift>:
 800e928:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e92c:	460c      	mov	r4, r1
 800e92e:	6849      	ldr	r1, [r1, #4]
 800e930:	6923      	ldr	r3, [r4, #16]
 800e932:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e936:	68a3      	ldr	r3, [r4, #8]
 800e938:	4607      	mov	r7, r0
 800e93a:	4691      	mov	r9, r2
 800e93c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e940:	f108 0601 	add.w	r6, r8, #1
 800e944:	42b3      	cmp	r3, r6
 800e946:	db0b      	blt.n	800e960 <__lshift+0x38>
 800e948:	4638      	mov	r0, r7
 800e94a:	f7ff fd91 	bl	800e470 <_Balloc>
 800e94e:	4605      	mov	r5, r0
 800e950:	b948      	cbnz	r0, 800e966 <__lshift+0x3e>
 800e952:	4602      	mov	r2, r0
 800e954:	4b2a      	ldr	r3, [pc, #168]	; (800ea00 <__lshift+0xd8>)
 800e956:	482b      	ldr	r0, [pc, #172]	; (800ea04 <__lshift+0xdc>)
 800e958:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e95c:	f7fe fb40 	bl	800cfe0 <__assert_func>
 800e960:	3101      	adds	r1, #1
 800e962:	005b      	lsls	r3, r3, #1
 800e964:	e7ee      	b.n	800e944 <__lshift+0x1c>
 800e966:	2300      	movs	r3, #0
 800e968:	f100 0114 	add.w	r1, r0, #20
 800e96c:	f100 0210 	add.w	r2, r0, #16
 800e970:	4618      	mov	r0, r3
 800e972:	4553      	cmp	r3, sl
 800e974:	db37      	blt.n	800e9e6 <__lshift+0xbe>
 800e976:	6920      	ldr	r0, [r4, #16]
 800e978:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e97c:	f104 0314 	add.w	r3, r4, #20
 800e980:	f019 091f 	ands.w	r9, r9, #31
 800e984:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e988:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e98c:	d02f      	beq.n	800e9ee <__lshift+0xc6>
 800e98e:	f1c9 0e20 	rsb	lr, r9, #32
 800e992:	468a      	mov	sl, r1
 800e994:	f04f 0c00 	mov.w	ip, #0
 800e998:	681a      	ldr	r2, [r3, #0]
 800e99a:	fa02 f209 	lsl.w	r2, r2, r9
 800e99e:	ea42 020c 	orr.w	r2, r2, ip
 800e9a2:	f84a 2b04 	str.w	r2, [sl], #4
 800e9a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e9aa:	4298      	cmp	r0, r3
 800e9ac:	fa22 fc0e 	lsr.w	ip, r2, lr
 800e9b0:	d8f2      	bhi.n	800e998 <__lshift+0x70>
 800e9b2:	1b03      	subs	r3, r0, r4
 800e9b4:	3b15      	subs	r3, #21
 800e9b6:	f023 0303 	bic.w	r3, r3, #3
 800e9ba:	3304      	adds	r3, #4
 800e9bc:	f104 0215 	add.w	r2, r4, #21
 800e9c0:	4290      	cmp	r0, r2
 800e9c2:	bf38      	it	cc
 800e9c4:	2304      	movcc	r3, #4
 800e9c6:	f841 c003 	str.w	ip, [r1, r3]
 800e9ca:	f1bc 0f00 	cmp.w	ip, #0
 800e9ce:	d001      	beq.n	800e9d4 <__lshift+0xac>
 800e9d0:	f108 0602 	add.w	r6, r8, #2
 800e9d4:	3e01      	subs	r6, #1
 800e9d6:	4638      	mov	r0, r7
 800e9d8:	612e      	str	r6, [r5, #16]
 800e9da:	4621      	mov	r1, r4
 800e9dc:	f7ff fd88 	bl	800e4f0 <_Bfree>
 800e9e0:	4628      	mov	r0, r5
 800e9e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9e6:	f842 0f04 	str.w	r0, [r2, #4]!
 800e9ea:	3301      	adds	r3, #1
 800e9ec:	e7c1      	b.n	800e972 <__lshift+0x4a>
 800e9ee:	3904      	subs	r1, #4
 800e9f0:	f853 2b04 	ldr.w	r2, [r3], #4
 800e9f4:	f841 2f04 	str.w	r2, [r1, #4]!
 800e9f8:	4298      	cmp	r0, r3
 800e9fa:	d8f9      	bhi.n	800e9f0 <__lshift+0xc8>
 800e9fc:	e7ea      	b.n	800e9d4 <__lshift+0xac>
 800e9fe:	bf00      	nop
 800ea00:	08010fe9 	.word	0x08010fe9
 800ea04:	08011074 	.word	0x08011074

0800ea08 <__mcmp>:
 800ea08:	b530      	push	{r4, r5, lr}
 800ea0a:	6902      	ldr	r2, [r0, #16]
 800ea0c:	690c      	ldr	r4, [r1, #16]
 800ea0e:	1b12      	subs	r2, r2, r4
 800ea10:	d10e      	bne.n	800ea30 <__mcmp+0x28>
 800ea12:	f100 0314 	add.w	r3, r0, #20
 800ea16:	3114      	adds	r1, #20
 800ea18:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ea1c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ea20:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ea24:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ea28:	42a5      	cmp	r5, r4
 800ea2a:	d003      	beq.n	800ea34 <__mcmp+0x2c>
 800ea2c:	d305      	bcc.n	800ea3a <__mcmp+0x32>
 800ea2e:	2201      	movs	r2, #1
 800ea30:	4610      	mov	r0, r2
 800ea32:	bd30      	pop	{r4, r5, pc}
 800ea34:	4283      	cmp	r3, r0
 800ea36:	d3f3      	bcc.n	800ea20 <__mcmp+0x18>
 800ea38:	e7fa      	b.n	800ea30 <__mcmp+0x28>
 800ea3a:	f04f 32ff 	mov.w	r2, #4294967295
 800ea3e:	e7f7      	b.n	800ea30 <__mcmp+0x28>

0800ea40 <__mdiff>:
 800ea40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea44:	460c      	mov	r4, r1
 800ea46:	4606      	mov	r6, r0
 800ea48:	4611      	mov	r1, r2
 800ea4a:	4620      	mov	r0, r4
 800ea4c:	4690      	mov	r8, r2
 800ea4e:	f7ff ffdb 	bl	800ea08 <__mcmp>
 800ea52:	1e05      	subs	r5, r0, #0
 800ea54:	d110      	bne.n	800ea78 <__mdiff+0x38>
 800ea56:	4629      	mov	r1, r5
 800ea58:	4630      	mov	r0, r6
 800ea5a:	f7ff fd09 	bl	800e470 <_Balloc>
 800ea5e:	b930      	cbnz	r0, 800ea6e <__mdiff+0x2e>
 800ea60:	4b3a      	ldr	r3, [pc, #232]	; (800eb4c <__mdiff+0x10c>)
 800ea62:	4602      	mov	r2, r0
 800ea64:	f240 2132 	movw	r1, #562	; 0x232
 800ea68:	4839      	ldr	r0, [pc, #228]	; (800eb50 <__mdiff+0x110>)
 800ea6a:	f7fe fab9 	bl	800cfe0 <__assert_func>
 800ea6e:	2301      	movs	r3, #1
 800ea70:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ea74:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea78:	bfa4      	itt	ge
 800ea7a:	4643      	movge	r3, r8
 800ea7c:	46a0      	movge	r8, r4
 800ea7e:	4630      	mov	r0, r6
 800ea80:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ea84:	bfa6      	itte	ge
 800ea86:	461c      	movge	r4, r3
 800ea88:	2500      	movge	r5, #0
 800ea8a:	2501      	movlt	r5, #1
 800ea8c:	f7ff fcf0 	bl	800e470 <_Balloc>
 800ea90:	b920      	cbnz	r0, 800ea9c <__mdiff+0x5c>
 800ea92:	4b2e      	ldr	r3, [pc, #184]	; (800eb4c <__mdiff+0x10c>)
 800ea94:	4602      	mov	r2, r0
 800ea96:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ea9a:	e7e5      	b.n	800ea68 <__mdiff+0x28>
 800ea9c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800eaa0:	6926      	ldr	r6, [r4, #16]
 800eaa2:	60c5      	str	r5, [r0, #12]
 800eaa4:	f104 0914 	add.w	r9, r4, #20
 800eaa8:	f108 0514 	add.w	r5, r8, #20
 800eaac:	f100 0e14 	add.w	lr, r0, #20
 800eab0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800eab4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800eab8:	f108 0210 	add.w	r2, r8, #16
 800eabc:	46f2      	mov	sl, lr
 800eabe:	2100      	movs	r1, #0
 800eac0:	f859 3b04 	ldr.w	r3, [r9], #4
 800eac4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800eac8:	fa1f f883 	uxth.w	r8, r3
 800eacc:	fa11 f18b 	uxtah	r1, r1, fp
 800ead0:	0c1b      	lsrs	r3, r3, #16
 800ead2:	eba1 0808 	sub.w	r8, r1, r8
 800ead6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800eada:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800eade:	fa1f f888 	uxth.w	r8, r8
 800eae2:	1419      	asrs	r1, r3, #16
 800eae4:	454e      	cmp	r6, r9
 800eae6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800eaea:	f84a 3b04 	str.w	r3, [sl], #4
 800eaee:	d8e7      	bhi.n	800eac0 <__mdiff+0x80>
 800eaf0:	1b33      	subs	r3, r6, r4
 800eaf2:	3b15      	subs	r3, #21
 800eaf4:	f023 0303 	bic.w	r3, r3, #3
 800eaf8:	3304      	adds	r3, #4
 800eafa:	3415      	adds	r4, #21
 800eafc:	42a6      	cmp	r6, r4
 800eafe:	bf38      	it	cc
 800eb00:	2304      	movcc	r3, #4
 800eb02:	441d      	add	r5, r3
 800eb04:	4473      	add	r3, lr
 800eb06:	469e      	mov	lr, r3
 800eb08:	462e      	mov	r6, r5
 800eb0a:	4566      	cmp	r6, ip
 800eb0c:	d30e      	bcc.n	800eb2c <__mdiff+0xec>
 800eb0e:	f10c 0203 	add.w	r2, ip, #3
 800eb12:	1b52      	subs	r2, r2, r5
 800eb14:	f022 0203 	bic.w	r2, r2, #3
 800eb18:	3d03      	subs	r5, #3
 800eb1a:	45ac      	cmp	ip, r5
 800eb1c:	bf38      	it	cc
 800eb1e:	2200      	movcc	r2, #0
 800eb20:	441a      	add	r2, r3
 800eb22:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800eb26:	b17b      	cbz	r3, 800eb48 <__mdiff+0x108>
 800eb28:	6107      	str	r7, [r0, #16]
 800eb2a:	e7a3      	b.n	800ea74 <__mdiff+0x34>
 800eb2c:	f856 8b04 	ldr.w	r8, [r6], #4
 800eb30:	fa11 f288 	uxtah	r2, r1, r8
 800eb34:	1414      	asrs	r4, r2, #16
 800eb36:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800eb3a:	b292      	uxth	r2, r2
 800eb3c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800eb40:	f84e 2b04 	str.w	r2, [lr], #4
 800eb44:	1421      	asrs	r1, r4, #16
 800eb46:	e7e0      	b.n	800eb0a <__mdiff+0xca>
 800eb48:	3f01      	subs	r7, #1
 800eb4a:	e7ea      	b.n	800eb22 <__mdiff+0xe2>
 800eb4c:	08010fe9 	.word	0x08010fe9
 800eb50:	08011074 	.word	0x08011074

0800eb54 <__ulp>:
 800eb54:	b082      	sub	sp, #8
 800eb56:	ed8d 0b00 	vstr	d0, [sp]
 800eb5a:	9b01      	ldr	r3, [sp, #4]
 800eb5c:	4912      	ldr	r1, [pc, #72]	; (800eba8 <__ulp+0x54>)
 800eb5e:	4019      	ands	r1, r3
 800eb60:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800eb64:	2900      	cmp	r1, #0
 800eb66:	dd05      	ble.n	800eb74 <__ulp+0x20>
 800eb68:	2200      	movs	r2, #0
 800eb6a:	460b      	mov	r3, r1
 800eb6c:	ec43 2b10 	vmov	d0, r2, r3
 800eb70:	b002      	add	sp, #8
 800eb72:	4770      	bx	lr
 800eb74:	4249      	negs	r1, r1
 800eb76:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800eb7a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800eb7e:	f04f 0200 	mov.w	r2, #0
 800eb82:	f04f 0300 	mov.w	r3, #0
 800eb86:	da04      	bge.n	800eb92 <__ulp+0x3e>
 800eb88:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800eb8c:	fa41 f300 	asr.w	r3, r1, r0
 800eb90:	e7ec      	b.n	800eb6c <__ulp+0x18>
 800eb92:	f1a0 0114 	sub.w	r1, r0, #20
 800eb96:	291e      	cmp	r1, #30
 800eb98:	bfda      	itte	le
 800eb9a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800eb9e:	fa20 f101 	lsrle.w	r1, r0, r1
 800eba2:	2101      	movgt	r1, #1
 800eba4:	460a      	mov	r2, r1
 800eba6:	e7e1      	b.n	800eb6c <__ulp+0x18>
 800eba8:	7ff00000 	.word	0x7ff00000

0800ebac <__b2d>:
 800ebac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebae:	6905      	ldr	r5, [r0, #16]
 800ebb0:	f100 0714 	add.w	r7, r0, #20
 800ebb4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800ebb8:	1f2e      	subs	r6, r5, #4
 800ebba:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800ebbe:	4620      	mov	r0, r4
 800ebc0:	f7ff fd48 	bl	800e654 <__hi0bits>
 800ebc4:	f1c0 0320 	rsb	r3, r0, #32
 800ebc8:	280a      	cmp	r0, #10
 800ebca:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800ec48 <__b2d+0x9c>
 800ebce:	600b      	str	r3, [r1, #0]
 800ebd0:	dc14      	bgt.n	800ebfc <__b2d+0x50>
 800ebd2:	f1c0 0e0b 	rsb	lr, r0, #11
 800ebd6:	fa24 f10e 	lsr.w	r1, r4, lr
 800ebda:	42b7      	cmp	r7, r6
 800ebdc:	ea41 030c 	orr.w	r3, r1, ip
 800ebe0:	bf34      	ite	cc
 800ebe2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ebe6:	2100      	movcs	r1, #0
 800ebe8:	3015      	adds	r0, #21
 800ebea:	fa04 f000 	lsl.w	r0, r4, r0
 800ebee:	fa21 f10e 	lsr.w	r1, r1, lr
 800ebf2:	ea40 0201 	orr.w	r2, r0, r1
 800ebf6:	ec43 2b10 	vmov	d0, r2, r3
 800ebfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ebfc:	42b7      	cmp	r7, r6
 800ebfe:	bf3a      	itte	cc
 800ec00:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ec04:	f1a5 0608 	subcc.w	r6, r5, #8
 800ec08:	2100      	movcs	r1, #0
 800ec0a:	380b      	subs	r0, #11
 800ec0c:	d017      	beq.n	800ec3e <__b2d+0x92>
 800ec0e:	f1c0 0c20 	rsb	ip, r0, #32
 800ec12:	fa04 f500 	lsl.w	r5, r4, r0
 800ec16:	42be      	cmp	r6, r7
 800ec18:	fa21 f40c 	lsr.w	r4, r1, ip
 800ec1c:	ea45 0504 	orr.w	r5, r5, r4
 800ec20:	bf8c      	ite	hi
 800ec22:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800ec26:	2400      	movls	r4, #0
 800ec28:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800ec2c:	fa01 f000 	lsl.w	r0, r1, r0
 800ec30:	fa24 f40c 	lsr.w	r4, r4, ip
 800ec34:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ec38:	ea40 0204 	orr.w	r2, r0, r4
 800ec3c:	e7db      	b.n	800ebf6 <__b2d+0x4a>
 800ec3e:	ea44 030c 	orr.w	r3, r4, ip
 800ec42:	460a      	mov	r2, r1
 800ec44:	e7d7      	b.n	800ebf6 <__b2d+0x4a>
 800ec46:	bf00      	nop
 800ec48:	3ff00000 	.word	0x3ff00000

0800ec4c <__d2b>:
 800ec4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ec50:	4689      	mov	r9, r1
 800ec52:	2101      	movs	r1, #1
 800ec54:	ec57 6b10 	vmov	r6, r7, d0
 800ec58:	4690      	mov	r8, r2
 800ec5a:	f7ff fc09 	bl	800e470 <_Balloc>
 800ec5e:	4604      	mov	r4, r0
 800ec60:	b930      	cbnz	r0, 800ec70 <__d2b+0x24>
 800ec62:	4602      	mov	r2, r0
 800ec64:	4b25      	ldr	r3, [pc, #148]	; (800ecfc <__d2b+0xb0>)
 800ec66:	4826      	ldr	r0, [pc, #152]	; (800ed00 <__d2b+0xb4>)
 800ec68:	f240 310a 	movw	r1, #778	; 0x30a
 800ec6c:	f7fe f9b8 	bl	800cfe0 <__assert_func>
 800ec70:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ec74:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ec78:	bb35      	cbnz	r5, 800ecc8 <__d2b+0x7c>
 800ec7a:	2e00      	cmp	r6, #0
 800ec7c:	9301      	str	r3, [sp, #4]
 800ec7e:	d028      	beq.n	800ecd2 <__d2b+0x86>
 800ec80:	4668      	mov	r0, sp
 800ec82:	9600      	str	r6, [sp, #0]
 800ec84:	f7ff fd06 	bl	800e694 <__lo0bits>
 800ec88:	9900      	ldr	r1, [sp, #0]
 800ec8a:	b300      	cbz	r0, 800ecce <__d2b+0x82>
 800ec8c:	9a01      	ldr	r2, [sp, #4]
 800ec8e:	f1c0 0320 	rsb	r3, r0, #32
 800ec92:	fa02 f303 	lsl.w	r3, r2, r3
 800ec96:	430b      	orrs	r3, r1
 800ec98:	40c2      	lsrs	r2, r0
 800ec9a:	6163      	str	r3, [r4, #20]
 800ec9c:	9201      	str	r2, [sp, #4]
 800ec9e:	9b01      	ldr	r3, [sp, #4]
 800eca0:	61a3      	str	r3, [r4, #24]
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	bf14      	ite	ne
 800eca6:	2202      	movne	r2, #2
 800eca8:	2201      	moveq	r2, #1
 800ecaa:	6122      	str	r2, [r4, #16]
 800ecac:	b1d5      	cbz	r5, 800ece4 <__d2b+0x98>
 800ecae:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ecb2:	4405      	add	r5, r0
 800ecb4:	f8c9 5000 	str.w	r5, [r9]
 800ecb8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ecbc:	f8c8 0000 	str.w	r0, [r8]
 800ecc0:	4620      	mov	r0, r4
 800ecc2:	b003      	add	sp, #12
 800ecc4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ecc8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800eccc:	e7d5      	b.n	800ec7a <__d2b+0x2e>
 800ecce:	6161      	str	r1, [r4, #20]
 800ecd0:	e7e5      	b.n	800ec9e <__d2b+0x52>
 800ecd2:	a801      	add	r0, sp, #4
 800ecd4:	f7ff fcde 	bl	800e694 <__lo0bits>
 800ecd8:	9b01      	ldr	r3, [sp, #4]
 800ecda:	6163      	str	r3, [r4, #20]
 800ecdc:	2201      	movs	r2, #1
 800ecde:	6122      	str	r2, [r4, #16]
 800ece0:	3020      	adds	r0, #32
 800ece2:	e7e3      	b.n	800ecac <__d2b+0x60>
 800ece4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ece8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ecec:	f8c9 0000 	str.w	r0, [r9]
 800ecf0:	6918      	ldr	r0, [r3, #16]
 800ecf2:	f7ff fcaf 	bl	800e654 <__hi0bits>
 800ecf6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ecfa:	e7df      	b.n	800ecbc <__d2b+0x70>
 800ecfc:	08010fe9 	.word	0x08010fe9
 800ed00:	08011074 	.word	0x08011074

0800ed04 <__ratio>:
 800ed04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed08:	4688      	mov	r8, r1
 800ed0a:	4669      	mov	r1, sp
 800ed0c:	4681      	mov	r9, r0
 800ed0e:	f7ff ff4d 	bl	800ebac <__b2d>
 800ed12:	a901      	add	r1, sp, #4
 800ed14:	4640      	mov	r0, r8
 800ed16:	ec55 4b10 	vmov	r4, r5, d0
 800ed1a:	f7ff ff47 	bl	800ebac <__b2d>
 800ed1e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ed22:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ed26:	eba3 0c02 	sub.w	ip, r3, r2
 800ed2a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ed2e:	1a9b      	subs	r3, r3, r2
 800ed30:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ed34:	ec51 0b10 	vmov	r0, r1, d0
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	bfd6      	itet	le
 800ed3c:	460a      	movle	r2, r1
 800ed3e:	462a      	movgt	r2, r5
 800ed40:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ed44:	468b      	mov	fp, r1
 800ed46:	462f      	mov	r7, r5
 800ed48:	bfd4      	ite	le
 800ed4a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ed4e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ed52:	4620      	mov	r0, r4
 800ed54:	ee10 2a10 	vmov	r2, s0
 800ed58:	465b      	mov	r3, fp
 800ed5a:	4639      	mov	r1, r7
 800ed5c:	f7f1 fd8e 	bl	800087c <__aeabi_ddiv>
 800ed60:	ec41 0b10 	vmov	d0, r0, r1
 800ed64:	b003      	add	sp, #12
 800ed66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ed6a <__copybits>:
 800ed6a:	3901      	subs	r1, #1
 800ed6c:	b570      	push	{r4, r5, r6, lr}
 800ed6e:	1149      	asrs	r1, r1, #5
 800ed70:	6914      	ldr	r4, [r2, #16]
 800ed72:	3101      	adds	r1, #1
 800ed74:	f102 0314 	add.w	r3, r2, #20
 800ed78:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ed7c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ed80:	1f05      	subs	r5, r0, #4
 800ed82:	42a3      	cmp	r3, r4
 800ed84:	d30c      	bcc.n	800eda0 <__copybits+0x36>
 800ed86:	1aa3      	subs	r3, r4, r2
 800ed88:	3b11      	subs	r3, #17
 800ed8a:	f023 0303 	bic.w	r3, r3, #3
 800ed8e:	3211      	adds	r2, #17
 800ed90:	42a2      	cmp	r2, r4
 800ed92:	bf88      	it	hi
 800ed94:	2300      	movhi	r3, #0
 800ed96:	4418      	add	r0, r3
 800ed98:	2300      	movs	r3, #0
 800ed9a:	4288      	cmp	r0, r1
 800ed9c:	d305      	bcc.n	800edaa <__copybits+0x40>
 800ed9e:	bd70      	pop	{r4, r5, r6, pc}
 800eda0:	f853 6b04 	ldr.w	r6, [r3], #4
 800eda4:	f845 6f04 	str.w	r6, [r5, #4]!
 800eda8:	e7eb      	b.n	800ed82 <__copybits+0x18>
 800edaa:	f840 3b04 	str.w	r3, [r0], #4
 800edae:	e7f4      	b.n	800ed9a <__copybits+0x30>

0800edb0 <__any_on>:
 800edb0:	f100 0214 	add.w	r2, r0, #20
 800edb4:	6900      	ldr	r0, [r0, #16]
 800edb6:	114b      	asrs	r3, r1, #5
 800edb8:	4298      	cmp	r0, r3
 800edba:	b510      	push	{r4, lr}
 800edbc:	db11      	blt.n	800ede2 <__any_on+0x32>
 800edbe:	dd0a      	ble.n	800edd6 <__any_on+0x26>
 800edc0:	f011 011f 	ands.w	r1, r1, #31
 800edc4:	d007      	beq.n	800edd6 <__any_on+0x26>
 800edc6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800edca:	fa24 f001 	lsr.w	r0, r4, r1
 800edce:	fa00 f101 	lsl.w	r1, r0, r1
 800edd2:	428c      	cmp	r4, r1
 800edd4:	d10b      	bne.n	800edee <__any_on+0x3e>
 800edd6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800edda:	4293      	cmp	r3, r2
 800eddc:	d803      	bhi.n	800ede6 <__any_on+0x36>
 800edde:	2000      	movs	r0, #0
 800ede0:	bd10      	pop	{r4, pc}
 800ede2:	4603      	mov	r3, r0
 800ede4:	e7f7      	b.n	800edd6 <__any_on+0x26>
 800ede6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800edea:	2900      	cmp	r1, #0
 800edec:	d0f5      	beq.n	800edda <__any_on+0x2a>
 800edee:	2001      	movs	r0, #1
 800edf0:	e7f6      	b.n	800ede0 <__any_on+0x30>

0800edf2 <_calloc_r>:
 800edf2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800edf4:	fba1 2402 	umull	r2, r4, r1, r2
 800edf8:	b94c      	cbnz	r4, 800ee0e <_calloc_r+0x1c>
 800edfa:	4611      	mov	r1, r2
 800edfc:	9201      	str	r2, [sp, #4]
 800edfe:	f000 f87b 	bl	800eef8 <_malloc_r>
 800ee02:	9a01      	ldr	r2, [sp, #4]
 800ee04:	4605      	mov	r5, r0
 800ee06:	b930      	cbnz	r0, 800ee16 <_calloc_r+0x24>
 800ee08:	4628      	mov	r0, r5
 800ee0a:	b003      	add	sp, #12
 800ee0c:	bd30      	pop	{r4, r5, pc}
 800ee0e:	220c      	movs	r2, #12
 800ee10:	6002      	str	r2, [r0, #0]
 800ee12:	2500      	movs	r5, #0
 800ee14:	e7f8      	b.n	800ee08 <_calloc_r+0x16>
 800ee16:	4621      	mov	r1, r4
 800ee18:	f7fc fade 	bl	800b3d8 <memset>
 800ee1c:	e7f4      	b.n	800ee08 <_calloc_r+0x16>
	...

0800ee20 <_free_r>:
 800ee20:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ee22:	2900      	cmp	r1, #0
 800ee24:	d044      	beq.n	800eeb0 <_free_r+0x90>
 800ee26:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ee2a:	9001      	str	r0, [sp, #4]
 800ee2c:	2b00      	cmp	r3, #0
 800ee2e:	f1a1 0404 	sub.w	r4, r1, #4
 800ee32:	bfb8      	it	lt
 800ee34:	18e4      	addlt	r4, r4, r3
 800ee36:	f000 fec7 	bl	800fbc8 <__malloc_lock>
 800ee3a:	4a1e      	ldr	r2, [pc, #120]	; (800eeb4 <_free_r+0x94>)
 800ee3c:	9801      	ldr	r0, [sp, #4]
 800ee3e:	6813      	ldr	r3, [r2, #0]
 800ee40:	b933      	cbnz	r3, 800ee50 <_free_r+0x30>
 800ee42:	6063      	str	r3, [r4, #4]
 800ee44:	6014      	str	r4, [r2, #0]
 800ee46:	b003      	add	sp, #12
 800ee48:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ee4c:	f000 bec2 	b.w	800fbd4 <__malloc_unlock>
 800ee50:	42a3      	cmp	r3, r4
 800ee52:	d908      	bls.n	800ee66 <_free_r+0x46>
 800ee54:	6825      	ldr	r5, [r4, #0]
 800ee56:	1961      	adds	r1, r4, r5
 800ee58:	428b      	cmp	r3, r1
 800ee5a:	bf01      	itttt	eq
 800ee5c:	6819      	ldreq	r1, [r3, #0]
 800ee5e:	685b      	ldreq	r3, [r3, #4]
 800ee60:	1949      	addeq	r1, r1, r5
 800ee62:	6021      	streq	r1, [r4, #0]
 800ee64:	e7ed      	b.n	800ee42 <_free_r+0x22>
 800ee66:	461a      	mov	r2, r3
 800ee68:	685b      	ldr	r3, [r3, #4]
 800ee6a:	b10b      	cbz	r3, 800ee70 <_free_r+0x50>
 800ee6c:	42a3      	cmp	r3, r4
 800ee6e:	d9fa      	bls.n	800ee66 <_free_r+0x46>
 800ee70:	6811      	ldr	r1, [r2, #0]
 800ee72:	1855      	adds	r5, r2, r1
 800ee74:	42a5      	cmp	r5, r4
 800ee76:	d10b      	bne.n	800ee90 <_free_r+0x70>
 800ee78:	6824      	ldr	r4, [r4, #0]
 800ee7a:	4421      	add	r1, r4
 800ee7c:	1854      	adds	r4, r2, r1
 800ee7e:	42a3      	cmp	r3, r4
 800ee80:	6011      	str	r1, [r2, #0]
 800ee82:	d1e0      	bne.n	800ee46 <_free_r+0x26>
 800ee84:	681c      	ldr	r4, [r3, #0]
 800ee86:	685b      	ldr	r3, [r3, #4]
 800ee88:	6053      	str	r3, [r2, #4]
 800ee8a:	4421      	add	r1, r4
 800ee8c:	6011      	str	r1, [r2, #0]
 800ee8e:	e7da      	b.n	800ee46 <_free_r+0x26>
 800ee90:	d902      	bls.n	800ee98 <_free_r+0x78>
 800ee92:	230c      	movs	r3, #12
 800ee94:	6003      	str	r3, [r0, #0]
 800ee96:	e7d6      	b.n	800ee46 <_free_r+0x26>
 800ee98:	6825      	ldr	r5, [r4, #0]
 800ee9a:	1961      	adds	r1, r4, r5
 800ee9c:	428b      	cmp	r3, r1
 800ee9e:	bf04      	itt	eq
 800eea0:	6819      	ldreq	r1, [r3, #0]
 800eea2:	685b      	ldreq	r3, [r3, #4]
 800eea4:	6063      	str	r3, [r4, #4]
 800eea6:	bf04      	itt	eq
 800eea8:	1949      	addeq	r1, r1, r5
 800eeaa:	6021      	streq	r1, [r4, #0]
 800eeac:	6054      	str	r4, [r2, #4]
 800eeae:	e7ca      	b.n	800ee46 <_free_r+0x26>
 800eeb0:	b003      	add	sp, #12
 800eeb2:	bd30      	pop	{r4, r5, pc}
 800eeb4:	20000854 	.word	0x20000854

0800eeb8 <sbrk_aligned>:
 800eeb8:	b570      	push	{r4, r5, r6, lr}
 800eeba:	4e0e      	ldr	r6, [pc, #56]	; (800eef4 <sbrk_aligned+0x3c>)
 800eebc:	460c      	mov	r4, r1
 800eebe:	6831      	ldr	r1, [r6, #0]
 800eec0:	4605      	mov	r5, r0
 800eec2:	b911      	cbnz	r1, 800eeca <sbrk_aligned+0x12>
 800eec4:	f000 fb4c 	bl	800f560 <_sbrk_r>
 800eec8:	6030      	str	r0, [r6, #0]
 800eeca:	4621      	mov	r1, r4
 800eecc:	4628      	mov	r0, r5
 800eece:	f000 fb47 	bl	800f560 <_sbrk_r>
 800eed2:	1c43      	adds	r3, r0, #1
 800eed4:	d00a      	beq.n	800eeec <sbrk_aligned+0x34>
 800eed6:	1cc4      	adds	r4, r0, #3
 800eed8:	f024 0403 	bic.w	r4, r4, #3
 800eedc:	42a0      	cmp	r0, r4
 800eede:	d007      	beq.n	800eef0 <sbrk_aligned+0x38>
 800eee0:	1a21      	subs	r1, r4, r0
 800eee2:	4628      	mov	r0, r5
 800eee4:	f000 fb3c 	bl	800f560 <_sbrk_r>
 800eee8:	3001      	adds	r0, #1
 800eeea:	d101      	bne.n	800eef0 <sbrk_aligned+0x38>
 800eeec:	f04f 34ff 	mov.w	r4, #4294967295
 800eef0:	4620      	mov	r0, r4
 800eef2:	bd70      	pop	{r4, r5, r6, pc}
 800eef4:	20000858 	.word	0x20000858

0800eef8 <_malloc_r>:
 800eef8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eefc:	1ccd      	adds	r5, r1, #3
 800eefe:	f025 0503 	bic.w	r5, r5, #3
 800ef02:	3508      	adds	r5, #8
 800ef04:	2d0c      	cmp	r5, #12
 800ef06:	bf38      	it	cc
 800ef08:	250c      	movcc	r5, #12
 800ef0a:	2d00      	cmp	r5, #0
 800ef0c:	4607      	mov	r7, r0
 800ef0e:	db01      	blt.n	800ef14 <_malloc_r+0x1c>
 800ef10:	42a9      	cmp	r1, r5
 800ef12:	d905      	bls.n	800ef20 <_malloc_r+0x28>
 800ef14:	230c      	movs	r3, #12
 800ef16:	603b      	str	r3, [r7, #0]
 800ef18:	2600      	movs	r6, #0
 800ef1a:	4630      	mov	r0, r6
 800ef1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef20:	4e2e      	ldr	r6, [pc, #184]	; (800efdc <_malloc_r+0xe4>)
 800ef22:	f000 fe51 	bl	800fbc8 <__malloc_lock>
 800ef26:	6833      	ldr	r3, [r6, #0]
 800ef28:	461c      	mov	r4, r3
 800ef2a:	bb34      	cbnz	r4, 800ef7a <_malloc_r+0x82>
 800ef2c:	4629      	mov	r1, r5
 800ef2e:	4638      	mov	r0, r7
 800ef30:	f7ff ffc2 	bl	800eeb8 <sbrk_aligned>
 800ef34:	1c43      	adds	r3, r0, #1
 800ef36:	4604      	mov	r4, r0
 800ef38:	d14d      	bne.n	800efd6 <_malloc_r+0xde>
 800ef3a:	6834      	ldr	r4, [r6, #0]
 800ef3c:	4626      	mov	r6, r4
 800ef3e:	2e00      	cmp	r6, #0
 800ef40:	d140      	bne.n	800efc4 <_malloc_r+0xcc>
 800ef42:	6823      	ldr	r3, [r4, #0]
 800ef44:	4631      	mov	r1, r6
 800ef46:	4638      	mov	r0, r7
 800ef48:	eb04 0803 	add.w	r8, r4, r3
 800ef4c:	f000 fb08 	bl	800f560 <_sbrk_r>
 800ef50:	4580      	cmp	r8, r0
 800ef52:	d13a      	bne.n	800efca <_malloc_r+0xd2>
 800ef54:	6821      	ldr	r1, [r4, #0]
 800ef56:	3503      	adds	r5, #3
 800ef58:	1a6d      	subs	r5, r5, r1
 800ef5a:	f025 0503 	bic.w	r5, r5, #3
 800ef5e:	3508      	adds	r5, #8
 800ef60:	2d0c      	cmp	r5, #12
 800ef62:	bf38      	it	cc
 800ef64:	250c      	movcc	r5, #12
 800ef66:	4629      	mov	r1, r5
 800ef68:	4638      	mov	r0, r7
 800ef6a:	f7ff ffa5 	bl	800eeb8 <sbrk_aligned>
 800ef6e:	3001      	adds	r0, #1
 800ef70:	d02b      	beq.n	800efca <_malloc_r+0xd2>
 800ef72:	6823      	ldr	r3, [r4, #0]
 800ef74:	442b      	add	r3, r5
 800ef76:	6023      	str	r3, [r4, #0]
 800ef78:	e00e      	b.n	800ef98 <_malloc_r+0xa0>
 800ef7a:	6822      	ldr	r2, [r4, #0]
 800ef7c:	1b52      	subs	r2, r2, r5
 800ef7e:	d41e      	bmi.n	800efbe <_malloc_r+0xc6>
 800ef80:	2a0b      	cmp	r2, #11
 800ef82:	d916      	bls.n	800efb2 <_malloc_r+0xba>
 800ef84:	1961      	adds	r1, r4, r5
 800ef86:	42a3      	cmp	r3, r4
 800ef88:	6025      	str	r5, [r4, #0]
 800ef8a:	bf18      	it	ne
 800ef8c:	6059      	strne	r1, [r3, #4]
 800ef8e:	6863      	ldr	r3, [r4, #4]
 800ef90:	bf08      	it	eq
 800ef92:	6031      	streq	r1, [r6, #0]
 800ef94:	5162      	str	r2, [r4, r5]
 800ef96:	604b      	str	r3, [r1, #4]
 800ef98:	4638      	mov	r0, r7
 800ef9a:	f104 060b 	add.w	r6, r4, #11
 800ef9e:	f000 fe19 	bl	800fbd4 <__malloc_unlock>
 800efa2:	f026 0607 	bic.w	r6, r6, #7
 800efa6:	1d23      	adds	r3, r4, #4
 800efa8:	1af2      	subs	r2, r6, r3
 800efaa:	d0b6      	beq.n	800ef1a <_malloc_r+0x22>
 800efac:	1b9b      	subs	r3, r3, r6
 800efae:	50a3      	str	r3, [r4, r2]
 800efb0:	e7b3      	b.n	800ef1a <_malloc_r+0x22>
 800efb2:	6862      	ldr	r2, [r4, #4]
 800efb4:	42a3      	cmp	r3, r4
 800efb6:	bf0c      	ite	eq
 800efb8:	6032      	streq	r2, [r6, #0]
 800efba:	605a      	strne	r2, [r3, #4]
 800efbc:	e7ec      	b.n	800ef98 <_malloc_r+0xa0>
 800efbe:	4623      	mov	r3, r4
 800efc0:	6864      	ldr	r4, [r4, #4]
 800efc2:	e7b2      	b.n	800ef2a <_malloc_r+0x32>
 800efc4:	4634      	mov	r4, r6
 800efc6:	6876      	ldr	r6, [r6, #4]
 800efc8:	e7b9      	b.n	800ef3e <_malloc_r+0x46>
 800efca:	230c      	movs	r3, #12
 800efcc:	603b      	str	r3, [r7, #0]
 800efce:	4638      	mov	r0, r7
 800efd0:	f000 fe00 	bl	800fbd4 <__malloc_unlock>
 800efd4:	e7a1      	b.n	800ef1a <_malloc_r+0x22>
 800efd6:	6025      	str	r5, [r4, #0]
 800efd8:	e7de      	b.n	800ef98 <_malloc_r+0xa0>
 800efda:	bf00      	nop
 800efdc:	20000854 	.word	0x20000854

0800efe0 <__ssputs_r>:
 800efe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800efe4:	688e      	ldr	r6, [r1, #8]
 800efe6:	429e      	cmp	r6, r3
 800efe8:	4682      	mov	sl, r0
 800efea:	460c      	mov	r4, r1
 800efec:	4690      	mov	r8, r2
 800efee:	461f      	mov	r7, r3
 800eff0:	d838      	bhi.n	800f064 <__ssputs_r+0x84>
 800eff2:	898a      	ldrh	r2, [r1, #12]
 800eff4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800eff8:	d032      	beq.n	800f060 <__ssputs_r+0x80>
 800effa:	6825      	ldr	r5, [r4, #0]
 800effc:	6909      	ldr	r1, [r1, #16]
 800effe:	eba5 0901 	sub.w	r9, r5, r1
 800f002:	6965      	ldr	r5, [r4, #20]
 800f004:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f008:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f00c:	3301      	adds	r3, #1
 800f00e:	444b      	add	r3, r9
 800f010:	106d      	asrs	r5, r5, #1
 800f012:	429d      	cmp	r5, r3
 800f014:	bf38      	it	cc
 800f016:	461d      	movcc	r5, r3
 800f018:	0553      	lsls	r3, r2, #21
 800f01a:	d531      	bpl.n	800f080 <__ssputs_r+0xa0>
 800f01c:	4629      	mov	r1, r5
 800f01e:	f7ff ff6b 	bl	800eef8 <_malloc_r>
 800f022:	4606      	mov	r6, r0
 800f024:	b950      	cbnz	r0, 800f03c <__ssputs_r+0x5c>
 800f026:	230c      	movs	r3, #12
 800f028:	f8ca 3000 	str.w	r3, [sl]
 800f02c:	89a3      	ldrh	r3, [r4, #12]
 800f02e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f032:	81a3      	strh	r3, [r4, #12]
 800f034:	f04f 30ff 	mov.w	r0, #4294967295
 800f038:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f03c:	6921      	ldr	r1, [r4, #16]
 800f03e:	464a      	mov	r2, r9
 800f040:	f7ff fa08 	bl	800e454 <memcpy>
 800f044:	89a3      	ldrh	r3, [r4, #12]
 800f046:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f04a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f04e:	81a3      	strh	r3, [r4, #12]
 800f050:	6126      	str	r6, [r4, #16]
 800f052:	6165      	str	r5, [r4, #20]
 800f054:	444e      	add	r6, r9
 800f056:	eba5 0509 	sub.w	r5, r5, r9
 800f05a:	6026      	str	r6, [r4, #0]
 800f05c:	60a5      	str	r5, [r4, #8]
 800f05e:	463e      	mov	r6, r7
 800f060:	42be      	cmp	r6, r7
 800f062:	d900      	bls.n	800f066 <__ssputs_r+0x86>
 800f064:	463e      	mov	r6, r7
 800f066:	6820      	ldr	r0, [r4, #0]
 800f068:	4632      	mov	r2, r6
 800f06a:	4641      	mov	r1, r8
 800f06c:	f000 fd92 	bl	800fb94 <memmove>
 800f070:	68a3      	ldr	r3, [r4, #8]
 800f072:	1b9b      	subs	r3, r3, r6
 800f074:	60a3      	str	r3, [r4, #8]
 800f076:	6823      	ldr	r3, [r4, #0]
 800f078:	4433      	add	r3, r6
 800f07a:	6023      	str	r3, [r4, #0]
 800f07c:	2000      	movs	r0, #0
 800f07e:	e7db      	b.n	800f038 <__ssputs_r+0x58>
 800f080:	462a      	mov	r2, r5
 800f082:	f000 fdad 	bl	800fbe0 <_realloc_r>
 800f086:	4606      	mov	r6, r0
 800f088:	2800      	cmp	r0, #0
 800f08a:	d1e1      	bne.n	800f050 <__ssputs_r+0x70>
 800f08c:	6921      	ldr	r1, [r4, #16]
 800f08e:	4650      	mov	r0, sl
 800f090:	f7ff fec6 	bl	800ee20 <_free_r>
 800f094:	e7c7      	b.n	800f026 <__ssputs_r+0x46>
	...

0800f098 <_svfiprintf_r>:
 800f098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f09c:	4698      	mov	r8, r3
 800f09e:	898b      	ldrh	r3, [r1, #12]
 800f0a0:	061b      	lsls	r3, r3, #24
 800f0a2:	b09d      	sub	sp, #116	; 0x74
 800f0a4:	4607      	mov	r7, r0
 800f0a6:	460d      	mov	r5, r1
 800f0a8:	4614      	mov	r4, r2
 800f0aa:	d50e      	bpl.n	800f0ca <_svfiprintf_r+0x32>
 800f0ac:	690b      	ldr	r3, [r1, #16]
 800f0ae:	b963      	cbnz	r3, 800f0ca <_svfiprintf_r+0x32>
 800f0b0:	2140      	movs	r1, #64	; 0x40
 800f0b2:	f7ff ff21 	bl	800eef8 <_malloc_r>
 800f0b6:	6028      	str	r0, [r5, #0]
 800f0b8:	6128      	str	r0, [r5, #16]
 800f0ba:	b920      	cbnz	r0, 800f0c6 <_svfiprintf_r+0x2e>
 800f0bc:	230c      	movs	r3, #12
 800f0be:	603b      	str	r3, [r7, #0]
 800f0c0:	f04f 30ff 	mov.w	r0, #4294967295
 800f0c4:	e0d1      	b.n	800f26a <_svfiprintf_r+0x1d2>
 800f0c6:	2340      	movs	r3, #64	; 0x40
 800f0c8:	616b      	str	r3, [r5, #20]
 800f0ca:	2300      	movs	r3, #0
 800f0cc:	9309      	str	r3, [sp, #36]	; 0x24
 800f0ce:	2320      	movs	r3, #32
 800f0d0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f0d4:	f8cd 800c 	str.w	r8, [sp, #12]
 800f0d8:	2330      	movs	r3, #48	; 0x30
 800f0da:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f284 <_svfiprintf_r+0x1ec>
 800f0de:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f0e2:	f04f 0901 	mov.w	r9, #1
 800f0e6:	4623      	mov	r3, r4
 800f0e8:	469a      	mov	sl, r3
 800f0ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f0ee:	b10a      	cbz	r2, 800f0f4 <_svfiprintf_r+0x5c>
 800f0f0:	2a25      	cmp	r2, #37	; 0x25
 800f0f2:	d1f9      	bne.n	800f0e8 <_svfiprintf_r+0x50>
 800f0f4:	ebba 0b04 	subs.w	fp, sl, r4
 800f0f8:	d00b      	beq.n	800f112 <_svfiprintf_r+0x7a>
 800f0fa:	465b      	mov	r3, fp
 800f0fc:	4622      	mov	r2, r4
 800f0fe:	4629      	mov	r1, r5
 800f100:	4638      	mov	r0, r7
 800f102:	f7ff ff6d 	bl	800efe0 <__ssputs_r>
 800f106:	3001      	adds	r0, #1
 800f108:	f000 80aa 	beq.w	800f260 <_svfiprintf_r+0x1c8>
 800f10c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f10e:	445a      	add	r2, fp
 800f110:	9209      	str	r2, [sp, #36]	; 0x24
 800f112:	f89a 3000 	ldrb.w	r3, [sl]
 800f116:	2b00      	cmp	r3, #0
 800f118:	f000 80a2 	beq.w	800f260 <_svfiprintf_r+0x1c8>
 800f11c:	2300      	movs	r3, #0
 800f11e:	f04f 32ff 	mov.w	r2, #4294967295
 800f122:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f126:	f10a 0a01 	add.w	sl, sl, #1
 800f12a:	9304      	str	r3, [sp, #16]
 800f12c:	9307      	str	r3, [sp, #28]
 800f12e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f132:	931a      	str	r3, [sp, #104]	; 0x68
 800f134:	4654      	mov	r4, sl
 800f136:	2205      	movs	r2, #5
 800f138:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f13c:	4851      	ldr	r0, [pc, #324]	; (800f284 <_svfiprintf_r+0x1ec>)
 800f13e:	f7f1 f867 	bl	8000210 <memchr>
 800f142:	9a04      	ldr	r2, [sp, #16]
 800f144:	b9d8      	cbnz	r0, 800f17e <_svfiprintf_r+0xe6>
 800f146:	06d0      	lsls	r0, r2, #27
 800f148:	bf44      	itt	mi
 800f14a:	2320      	movmi	r3, #32
 800f14c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f150:	0711      	lsls	r1, r2, #28
 800f152:	bf44      	itt	mi
 800f154:	232b      	movmi	r3, #43	; 0x2b
 800f156:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f15a:	f89a 3000 	ldrb.w	r3, [sl]
 800f15e:	2b2a      	cmp	r3, #42	; 0x2a
 800f160:	d015      	beq.n	800f18e <_svfiprintf_r+0xf6>
 800f162:	9a07      	ldr	r2, [sp, #28]
 800f164:	4654      	mov	r4, sl
 800f166:	2000      	movs	r0, #0
 800f168:	f04f 0c0a 	mov.w	ip, #10
 800f16c:	4621      	mov	r1, r4
 800f16e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f172:	3b30      	subs	r3, #48	; 0x30
 800f174:	2b09      	cmp	r3, #9
 800f176:	d94e      	bls.n	800f216 <_svfiprintf_r+0x17e>
 800f178:	b1b0      	cbz	r0, 800f1a8 <_svfiprintf_r+0x110>
 800f17a:	9207      	str	r2, [sp, #28]
 800f17c:	e014      	b.n	800f1a8 <_svfiprintf_r+0x110>
 800f17e:	eba0 0308 	sub.w	r3, r0, r8
 800f182:	fa09 f303 	lsl.w	r3, r9, r3
 800f186:	4313      	orrs	r3, r2
 800f188:	9304      	str	r3, [sp, #16]
 800f18a:	46a2      	mov	sl, r4
 800f18c:	e7d2      	b.n	800f134 <_svfiprintf_r+0x9c>
 800f18e:	9b03      	ldr	r3, [sp, #12]
 800f190:	1d19      	adds	r1, r3, #4
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	9103      	str	r1, [sp, #12]
 800f196:	2b00      	cmp	r3, #0
 800f198:	bfbb      	ittet	lt
 800f19a:	425b      	neglt	r3, r3
 800f19c:	f042 0202 	orrlt.w	r2, r2, #2
 800f1a0:	9307      	strge	r3, [sp, #28]
 800f1a2:	9307      	strlt	r3, [sp, #28]
 800f1a4:	bfb8      	it	lt
 800f1a6:	9204      	strlt	r2, [sp, #16]
 800f1a8:	7823      	ldrb	r3, [r4, #0]
 800f1aa:	2b2e      	cmp	r3, #46	; 0x2e
 800f1ac:	d10c      	bne.n	800f1c8 <_svfiprintf_r+0x130>
 800f1ae:	7863      	ldrb	r3, [r4, #1]
 800f1b0:	2b2a      	cmp	r3, #42	; 0x2a
 800f1b2:	d135      	bne.n	800f220 <_svfiprintf_r+0x188>
 800f1b4:	9b03      	ldr	r3, [sp, #12]
 800f1b6:	1d1a      	adds	r2, r3, #4
 800f1b8:	681b      	ldr	r3, [r3, #0]
 800f1ba:	9203      	str	r2, [sp, #12]
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	bfb8      	it	lt
 800f1c0:	f04f 33ff 	movlt.w	r3, #4294967295
 800f1c4:	3402      	adds	r4, #2
 800f1c6:	9305      	str	r3, [sp, #20]
 800f1c8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f294 <_svfiprintf_r+0x1fc>
 800f1cc:	7821      	ldrb	r1, [r4, #0]
 800f1ce:	2203      	movs	r2, #3
 800f1d0:	4650      	mov	r0, sl
 800f1d2:	f7f1 f81d 	bl	8000210 <memchr>
 800f1d6:	b140      	cbz	r0, 800f1ea <_svfiprintf_r+0x152>
 800f1d8:	2340      	movs	r3, #64	; 0x40
 800f1da:	eba0 000a 	sub.w	r0, r0, sl
 800f1de:	fa03 f000 	lsl.w	r0, r3, r0
 800f1e2:	9b04      	ldr	r3, [sp, #16]
 800f1e4:	4303      	orrs	r3, r0
 800f1e6:	3401      	adds	r4, #1
 800f1e8:	9304      	str	r3, [sp, #16]
 800f1ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f1ee:	4826      	ldr	r0, [pc, #152]	; (800f288 <_svfiprintf_r+0x1f0>)
 800f1f0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f1f4:	2206      	movs	r2, #6
 800f1f6:	f7f1 f80b 	bl	8000210 <memchr>
 800f1fa:	2800      	cmp	r0, #0
 800f1fc:	d038      	beq.n	800f270 <_svfiprintf_r+0x1d8>
 800f1fe:	4b23      	ldr	r3, [pc, #140]	; (800f28c <_svfiprintf_r+0x1f4>)
 800f200:	bb1b      	cbnz	r3, 800f24a <_svfiprintf_r+0x1b2>
 800f202:	9b03      	ldr	r3, [sp, #12]
 800f204:	3307      	adds	r3, #7
 800f206:	f023 0307 	bic.w	r3, r3, #7
 800f20a:	3308      	adds	r3, #8
 800f20c:	9303      	str	r3, [sp, #12]
 800f20e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f210:	4433      	add	r3, r6
 800f212:	9309      	str	r3, [sp, #36]	; 0x24
 800f214:	e767      	b.n	800f0e6 <_svfiprintf_r+0x4e>
 800f216:	fb0c 3202 	mla	r2, ip, r2, r3
 800f21a:	460c      	mov	r4, r1
 800f21c:	2001      	movs	r0, #1
 800f21e:	e7a5      	b.n	800f16c <_svfiprintf_r+0xd4>
 800f220:	2300      	movs	r3, #0
 800f222:	3401      	adds	r4, #1
 800f224:	9305      	str	r3, [sp, #20]
 800f226:	4619      	mov	r1, r3
 800f228:	f04f 0c0a 	mov.w	ip, #10
 800f22c:	4620      	mov	r0, r4
 800f22e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f232:	3a30      	subs	r2, #48	; 0x30
 800f234:	2a09      	cmp	r2, #9
 800f236:	d903      	bls.n	800f240 <_svfiprintf_r+0x1a8>
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d0c5      	beq.n	800f1c8 <_svfiprintf_r+0x130>
 800f23c:	9105      	str	r1, [sp, #20]
 800f23e:	e7c3      	b.n	800f1c8 <_svfiprintf_r+0x130>
 800f240:	fb0c 2101 	mla	r1, ip, r1, r2
 800f244:	4604      	mov	r4, r0
 800f246:	2301      	movs	r3, #1
 800f248:	e7f0      	b.n	800f22c <_svfiprintf_r+0x194>
 800f24a:	ab03      	add	r3, sp, #12
 800f24c:	9300      	str	r3, [sp, #0]
 800f24e:	462a      	mov	r2, r5
 800f250:	4b0f      	ldr	r3, [pc, #60]	; (800f290 <_svfiprintf_r+0x1f8>)
 800f252:	a904      	add	r1, sp, #16
 800f254:	4638      	mov	r0, r7
 800f256:	f7fc f967 	bl	800b528 <_printf_float>
 800f25a:	1c42      	adds	r2, r0, #1
 800f25c:	4606      	mov	r6, r0
 800f25e:	d1d6      	bne.n	800f20e <_svfiprintf_r+0x176>
 800f260:	89ab      	ldrh	r3, [r5, #12]
 800f262:	065b      	lsls	r3, r3, #25
 800f264:	f53f af2c 	bmi.w	800f0c0 <_svfiprintf_r+0x28>
 800f268:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f26a:	b01d      	add	sp, #116	; 0x74
 800f26c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f270:	ab03      	add	r3, sp, #12
 800f272:	9300      	str	r3, [sp, #0]
 800f274:	462a      	mov	r2, r5
 800f276:	4b06      	ldr	r3, [pc, #24]	; (800f290 <_svfiprintf_r+0x1f8>)
 800f278:	a904      	add	r1, sp, #16
 800f27a:	4638      	mov	r0, r7
 800f27c:	f7fc fbf8 	bl	800ba70 <_printf_i>
 800f280:	e7eb      	b.n	800f25a <_svfiprintf_r+0x1c2>
 800f282:	bf00      	nop
 800f284:	080111cc 	.word	0x080111cc
 800f288:	080111d6 	.word	0x080111d6
 800f28c:	0800b529 	.word	0x0800b529
 800f290:	0800efe1 	.word	0x0800efe1
 800f294:	080111d2 	.word	0x080111d2

0800f298 <__sfputc_r>:
 800f298:	6893      	ldr	r3, [r2, #8]
 800f29a:	3b01      	subs	r3, #1
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	b410      	push	{r4}
 800f2a0:	6093      	str	r3, [r2, #8]
 800f2a2:	da08      	bge.n	800f2b6 <__sfputc_r+0x1e>
 800f2a4:	6994      	ldr	r4, [r2, #24]
 800f2a6:	42a3      	cmp	r3, r4
 800f2a8:	db01      	blt.n	800f2ae <__sfputc_r+0x16>
 800f2aa:	290a      	cmp	r1, #10
 800f2ac:	d103      	bne.n	800f2b6 <__sfputc_r+0x1e>
 800f2ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f2b2:	f000 b979 	b.w	800f5a8 <__swbuf_r>
 800f2b6:	6813      	ldr	r3, [r2, #0]
 800f2b8:	1c58      	adds	r0, r3, #1
 800f2ba:	6010      	str	r0, [r2, #0]
 800f2bc:	7019      	strb	r1, [r3, #0]
 800f2be:	4608      	mov	r0, r1
 800f2c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f2c4:	4770      	bx	lr

0800f2c6 <__sfputs_r>:
 800f2c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f2c8:	4606      	mov	r6, r0
 800f2ca:	460f      	mov	r7, r1
 800f2cc:	4614      	mov	r4, r2
 800f2ce:	18d5      	adds	r5, r2, r3
 800f2d0:	42ac      	cmp	r4, r5
 800f2d2:	d101      	bne.n	800f2d8 <__sfputs_r+0x12>
 800f2d4:	2000      	movs	r0, #0
 800f2d6:	e007      	b.n	800f2e8 <__sfputs_r+0x22>
 800f2d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f2dc:	463a      	mov	r2, r7
 800f2de:	4630      	mov	r0, r6
 800f2e0:	f7ff ffda 	bl	800f298 <__sfputc_r>
 800f2e4:	1c43      	adds	r3, r0, #1
 800f2e6:	d1f3      	bne.n	800f2d0 <__sfputs_r+0xa>
 800f2e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f2ec <_vfiprintf_r>:
 800f2ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2f0:	460d      	mov	r5, r1
 800f2f2:	b09d      	sub	sp, #116	; 0x74
 800f2f4:	4614      	mov	r4, r2
 800f2f6:	4698      	mov	r8, r3
 800f2f8:	4606      	mov	r6, r0
 800f2fa:	b118      	cbz	r0, 800f304 <_vfiprintf_r+0x18>
 800f2fc:	6983      	ldr	r3, [r0, #24]
 800f2fe:	b90b      	cbnz	r3, 800f304 <_vfiprintf_r+0x18>
 800f300:	f000 fb42 	bl	800f988 <__sinit>
 800f304:	4b89      	ldr	r3, [pc, #548]	; (800f52c <_vfiprintf_r+0x240>)
 800f306:	429d      	cmp	r5, r3
 800f308:	d11b      	bne.n	800f342 <_vfiprintf_r+0x56>
 800f30a:	6875      	ldr	r5, [r6, #4]
 800f30c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f30e:	07d9      	lsls	r1, r3, #31
 800f310:	d405      	bmi.n	800f31e <_vfiprintf_r+0x32>
 800f312:	89ab      	ldrh	r3, [r5, #12]
 800f314:	059a      	lsls	r2, r3, #22
 800f316:	d402      	bmi.n	800f31e <_vfiprintf_r+0x32>
 800f318:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f31a:	f000 fbd3 	bl	800fac4 <__retarget_lock_acquire_recursive>
 800f31e:	89ab      	ldrh	r3, [r5, #12]
 800f320:	071b      	lsls	r3, r3, #28
 800f322:	d501      	bpl.n	800f328 <_vfiprintf_r+0x3c>
 800f324:	692b      	ldr	r3, [r5, #16]
 800f326:	b9eb      	cbnz	r3, 800f364 <_vfiprintf_r+0x78>
 800f328:	4629      	mov	r1, r5
 800f32a:	4630      	mov	r0, r6
 800f32c:	f000 f99c 	bl	800f668 <__swsetup_r>
 800f330:	b1c0      	cbz	r0, 800f364 <_vfiprintf_r+0x78>
 800f332:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f334:	07dc      	lsls	r4, r3, #31
 800f336:	d50e      	bpl.n	800f356 <_vfiprintf_r+0x6a>
 800f338:	f04f 30ff 	mov.w	r0, #4294967295
 800f33c:	b01d      	add	sp, #116	; 0x74
 800f33e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f342:	4b7b      	ldr	r3, [pc, #492]	; (800f530 <_vfiprintf_r+0x244>)
 800f344:	429d      	cmp	r5, r3
 800f346:	d101      	bne.n	800f34c <_vfiprintf_r+0x60>
 800f348:	68b5      	ldr	r5, [r6, #8]
 800f34a:	e7df      	b.n	800f30c <_vfiprintf_r+0x20>
 800f34c:	4b79      	ldr	r3, [pc, #484]	; (800f534 <_vfiprintf_r+0x248>)
 800f34e:	429d      	cmp	r5, r3
 800f350:	bf08      	it	eq
 800f352:	68f5      	ldreq	r5, [r6, #12]
 800f354:	e7da      	b.n	800f30c <_vfiprintf_r+0x20>
 800f356:	89ab      	ldrh	r3, [r5, #12]
 800f358:	0598      	lsls	r0, r3, #22
 800f35a:	d4ed      	bmi.n	800f338 <_vfiprintf_r+0x4c>
 800f35c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f35e:	f000 fbb2 	bl	800fac6 <__retarget_lock_release_recursive>
 800f362:	e7e9      	b.n	800f338 <_vfiprintf_r+0x4c>
 800f364:	2300      	movs	r3, #0
 800f366:	9309      	str	r3, [sp, #36]	; 0x24
 800f368:	2320      	movs	r3, #32
 800f36a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f36e:	f8cd 800c 	str.w	r8, [sp, #12]
 800f372:	2330      	movs	r3, #48	; 0x30
 800f374:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f538 <_vfiprintf_r+0x24c>
 800f378:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f37c:	f04f 0901 	mov.w	r9, #1
 800f380:	4623      	mov	r3, r4
 800f382:	469a      	mov	sl, r3
 800f384:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f388:	b10a      	cbz	r2, 800f38e <_vfiprintf_r+0xa2>
 800f38a:	2a25      	cmp	r2, #37	; 0x25
 800f38c:	d1f9      	bne.n	800f382 <_vfiprintf_r+0x96>
 800f38e:	ebba 0b04 	subs.w	fp, sl, r4
 800f392:	d00b      	beq.n	800f3ac <_vfiprintf_r+0xc0>
 800f394:	465b      	mov	r3, fp
 800f396:	4622      	mov	r2, r4
 800f398:	4629      	mov	r1, r5
 800f39a:	4630      	mov	r0, r6
 800f39c:	f7ff ff93 	bl	800f2c6 <__sfputs_r>
 800f3a0:	3001      	adds	r0, #1
 800f3a2:	f000 80aa 	beq.w	800f4fa <_vfiprintf_r+0x20e>
 800f3a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f3a8:	445a      	add	r2, fp
 800f3aa:	9209      	str	r2, [sp, #36]	; 0x24
 800f3ac:	f89a 3000 	ldrb.w	r3, [sl]
 800f3b0:	2b00      	cmp	r3, #0
 800f3b2:	f000 80a2 	beq.w	800f4fa <_vfiprintf_r+0x20e>
 800f3b6:	2300      	movs	r3, #0
 800f3b8:	f04f 32ff 	mov.w	r2, #4294967295
 800f3bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f3c0:	f10a 0a01 	add.w	sl, sl, #1
 800f3c4:	9304      	str	r3, [sp, #16]
 800f3c6:	9307      	str	r3, [sp, #28]
 800f3c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f3cc:	931a      	str	r3, [sp, #104]	; 0x68
 800f3ce:	4654      	mov	r4, sl
 800f3d0:	2205      	movs	r2, #5
 800f3d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f3d6:	4858      	ldr	r0, [pc, #352]	; (800f538 <_vfiprintf_r+0x24c>)
 800f3d8:	f7f0 ff1a 	bl	8000210 <memchr>
 800f3dc:	9a04      	ldr	r2, [sp, #16]
 800f3de:	b9d8      	cbnz	r0, 800f418 <_vfiprintf_r+0x12c>
 800f3e0:	06d1      	lsls	r1, r2, #27
 800f3e2:	bf44      	itt	mi
 800f3e4:	2320      	movmi	r3, #32
 800f3e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f3ea:	0713      	lsls	r3, r2, #28
 800f3ec:	bf44      	itt	mi
 800f3ee:	232b      	movmi	r3, #43	; 0x2b
 800f3f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f3f4:	f89a 3000 	ldrb.w	r3, [sl]
 800f3f8:	2b2a      	cmp	r3, #42	; 0x2a
 800f3fa:	d015      	beq.n	800f428 <_vfiprintf_r+0x13c>
 800f3fc:	9a07      	ldr	r2, [sp, #28]
 800f3fe:	4654      	mov	r4, sl
 800f400:	2000      	movs	r0, #0
 800f402:	f04f 0c0a 	mov.w	ip, #10
 800f406:	4621      	mov	r1, r4
 800f408:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f40c:	3b30      	subs	r3, #48	; 0x30
 800f40e:	2b09      	cmp	r3, #9
 800f410:	d94e      	bls.n	800f4b0 <_vfiprintf_r+0x1c4>
 800f412:	b1b0      	cbz	r0, 800f442 <_vfiprintf_r+0x156>
 800f414:	9207      	str	r2, [sp, #28]
 800f416:	e014      	b.n	800f442 <_vfiprintf_r+0x156>
 800f418:	eba0 0308 	sub.w	r3, r0, r8
 800f41c:	fa09 f303 	lsl.w	r3, r9, r3
 800f420:	4313      	orrs	r3, r2
 800f422:	9304      	str	r3, [sp, #16]
 800f424:	46a2      	mov	sl, r4
 800f426:	e7d2      	b.n	800f3ce <_vfiprintf_r+0xe2>
 800f428:	9b03      	ldr	r3, [sp, #12]
 800f42a:	1d19      	adds	r1, r3, #4
 800f42c:	681b      	ldr	r3, [r3, #0]
 800f42e:	9103      	str	r1, [sp, #12]
 800f430:	2b00      	cmp	r3, #0
 800f432:	bfbb      	ittet	lt
 800f434:	425b      	neglt	r3, r3
 800f436:	f042 0202 	orrlt.w	r2, r2, #2
 800f43a:	9307      	strge	r3, [sp, #28]
 800f43c:	9307      	strlt	r3, [sp, #28]
 800f43e:	bfb8      	it	lt
 800f440:	9204      	strlt	r2, [sp, #16]
 800f442:	7823      	ldrb	r3, [r4, #0]
 800f444:	2b2e      	cmp	r3, #46	; 0x2e
 800f446:	d10c      	bne.n	800f462 <_vfiprintf_r+0x176>
 800f448:	7863      	ldrb	r3, [r4, #1]
 800f44a:	2b2a      	cmp	r3, #42	; 0x2a
 800f44c:	d135      	bne.n	800f4ba <_vfiprintf_r+0x1ce>
 800f44e:	9b03      	ldr	r3, [sp, #12]
 800f450:	1d1a      	adds	r2, r3, #4
 800f452:	681b      	ldr	r3, [r3, #0]
 800f454:	9203      	str	r2, [sp, #12]
 800f456:	2b00      	cmp	r3, #0
 800f458:	bfb8      	it	lt
 800f45a:	f04f 33ff 	movlt.w	r3, #4294967295
 800f45e:	3402      	adds	r4, #2
 800f460:	9305      	str	r3, [sp, #20]
 800f462:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f548 <_vfiprintf_r+0x25c>
 800f466:	7821      	ldrb	r1, [r4, #0]
 800f468:	2203      	movs	r2, #3
 800f46a:	4650      	mov	r0, sl
 800f46c:	f7f0 fed0 	bl	8000210 <memchr>
 800f470:	b140      	cbz	r0, 800f484 <_vfiprintf_r+0x198>
 800f472:	2340      	movs	r3, #64	; 0x40
 800f474:	eba0 000a 	sub.w	r0, r0, sl
 800f478:	fa03 f000 	lsl.w	r0, r3, r0
 800f47c:	9b04      	ldr	r3, [sp, #16]
 800f47e:	4303      	orrs	r3, r0
 800f480:	3401      	adds	r4, #1
 800f482:	9304      	str	r3, [sp, #16]
 800f484:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f488:	482c      	ldr	r0, [pc, #176]	; (800f53c <_vfiprintf_r+0x250>)
 800f48a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f48e:	2206      	movs	r2, #6
 800f490:	f7f0 febe 	bl	8000210 <memchr>
 800f494:	2800      	cmp	r0, #0
 800f496:	d03f      	beq.n	800f518 <_vfiprintf_r+0x22c>
 800f498:	4b29      	ldr	r3, [pc, #164]	; (800f540 <_vfiprintf_r+0x254>)
 800f49a:	bb1b      	cbnz	r3, 800f4e4 <_vfiprintf_r+0x1f8>
 800f49c:	9b03      	ldr	r3, [sp, #12]
 800f49e:	3307      	adds	r3, #7
 800f4a0:	f023 0307 	bic.w	r3, r3, #7
 800f4a4:	3308      	adds	r3, #8
 800f4a6:	9303      	str	r3, [sp, #12]
 800f4a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f4aa:	443b      	add	r3, r7
 800f4ac:	9309      	str	r3, [sp, #36]	; 0x24
 800f4ae:	e767      	b.n	800f380 <_vfiprintf_r+0x94>
 800f4b0:	fb0c 3202 	mla	r2, ip, r2, r3
 800f4b4:	460c      	mov	r4, r1
 800f4b6:	2001      	movs	r0, #1
 800f4b8:	e7a5      	b.n	800f406 <_vfiprintf_r+0x11a>
 800f4ba:	2300      	movs	r3, #0
 800f4bc:	3401      	adds	r4, #1
 800f4be:	9305      	str	r3, [sp, #20]
 800f4c0:	4619      	mov	r1, r3
 800f4c2:	f04f 0c0a 	mov.w	ip, #10
 800f4c6:	4620      	mov	r0, r4
 800f4c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f4cc:	3a30      	subs	r2, #48	; 0x30
 800f4ce:	2a09      	cmp	r2, #9
 800f4d0:	d903      	bls.n	800f4da <_vfiprintf_r+0x1ee>
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d0c5      	beq.n	800f462 <_vfiprintf_r+0x176>
 800f4d6:	9105      	str	r1, [sp, #20]
 800f4d8:	e7c3      	b.n	800f462 <_vfiprintf_r+0x176>
 800f4da:	fb0c 2101 	mla	r1, ip, r1, r2
 800f4de:	4604      	mov	r4, r0
 800f4e0:	2301      	movs	r3, #1
 800f4e2:	e7f0      	b.n	800f4c6 <_vfiprintf_r+0x1da>
 800f4e4:	ab03      	add	r3, sp, #12
 800f4e6:	9300      	str	r3, [sp, #0]
 800f4e8:	462a      	mov	r2, r5
 800f4ea:	4b16      	ldr	r3, [pc, #88]	; (800f544 <_vfiprintf_r+0x258>)
 800f4ec:	a904      	add	r1, sp, #16
 800f4ee:	4630      	mov	r0, r6
 800f4f0:	f7fc f81a 	bl	800b528 <_printf_float>
 800f4f4:	4607      	mov	r7, r0
 800f4f6:	1c78      	adds	r0, r7, #1
 800f4f8:	d1d6      	bne.n	800f4a8 <_vfiprintf_r+0x1bc>
 800f4fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f4fc:	07d9      	lsls	r1, r3, #31
 800f4fe:	d405      	bmi.n	800f50c <_vfiprintf_r+0x220>
 800f500:	89ab      	ldrh	r3, [r5, #12]
 800f502:	059a      	lsls	r2, r3, #22
 800f504:	d402      	bmi.n	800f50c <_vfiprintf_r+0x220>
 800f506:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f508:	f000 fadd 	bl	800fac6 <__retarget_lock_release_recursive>
 800f50c:	89ab      	ldrh	r3, [r5, #12]
 800f50e:	065b      	lsls	r3, r3, #25
 800f510:	f53f af12 	bmi.w	800f338 <_vfiprintf_r+0x4c>
 800f514:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f516:	e711      	b.n	800f33c <_vfiprintf_r+0x50>
 800f518:	ab03      	add	r3, sp, #12
 800f51a:	9300      	str	r3, [sp, #0]
 800f51c:	462a      	mov	r2, r5
 800f51e:	4b09      	ldr	r3, [pc, #36]	; (800f544 <_vfiprintf_r+0x258>)
 800f520:	a904      	add	r1, sp, #16
 800f522:	4630      	mov	r0, r6
 800f524:	f7fc faa4 	bl	800ba70 <_printf_i>
 800f528:	e7e4      	b.n	800f4f4 <_vfiprintf_r+0x208>
 800f52a:	bf00      	nop
 800f52c:	08011200 	.word	0x08011200
 800f530:	08011220 	.word	0x08011220
 800f534:	080111e0 	.word	0x080111e0
 800f538:	080111cc 	.word	0x080111cc
 800f53c:	080111d6 	.word	0x080111d6
 800f540:	0800b529 	.word	0x0800b529
 800f544:	0800f2c7 	.word	0x0800f2c7
 800f548:	080111d2 	.word	0x080111d2
 800f54c:	00000000 	.word	0x00000000

0800f550 <nan>:
 800f550:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800f558 <nan+0x8>
 800f554:	4770      	bx	lr
 800f556:	bf00      	nop
 800f558:	00000000 	.word	0x00000000
 800f55c:	7ff80000 	.word	0x7ff80000

0800f560 <_sbrk_r>:
 800f560:	b538      	push	{r3, r4, r5, lr}
 800f562:	4d06      	ldr	r5, [pc, #24]	; (800f57c <_sbrk_r+0x1c>)
 800f564:	2300      	movs	r3, #0
 800f566:	4604      	mov	r4, r0
 800f568:	4608      	mov	r0, r1
 800f56a:	602b      	str	r3, [r5, #0]
 800f56c:	f7f3 fd0c 	bl	8002f88 <_sbrk>
 800f570:	1c43      	adds	r3, r0, #1
 800f572:	d102      	bne.n	800f57a <_sbrk_r+0x1a>
 800f574:	682b      	ldr	r3, [r5, #0]
 800f576:	b103      	cbz	r3, 800f57a <_sbrk_r+0x1a>
 800f578:	6023      	str	r3, [r4, #0]
 800f57a:	bd38      	pop	{r3, r4, r5, pc}
 800f57c:	20000860 	.word	0x20000860

0800f580 <strncmp>:
 800f580:	b510      	push	{r4, lr}
 800f582:	b17a      	cbz	r2, 800f5a4 <strncmp+0x24>
 800f584:	4603      	mov	r3, r0
 800f586:	3901      	subs	r1, #1
 800f588:	1884      	adds	r4, r0, r2
 800f58a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f58e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f592:	4290      	cmp	r0, r2
 800f594:	d101      	bne.n	800f59a <strncmp+0x1a>
 800f596:	42a3      	cmp	r3, r4
 800f598:	d101      	bne.n	800f59e <strncmp+0x1e>
 800f59a:	1a80      	subs	r0, r0, r2
 800f59c:	bd10      	pop	{r4, pc}
 800f59e:	2800      	cmp	r0, #0
 800f5a0:	d1f3      	bne.n	800f58a <strncmp+0xa>
 800f5a2:	e7fa      	b.n	800f59a <strncmp+0x1a>
 800f5a4:	4610      	mov	r0, r2
 800f5a6:	e7f9      	b.n	800f59c <strncmp+0x1c>

0800f5a8 <__swbuf_r>:
 800f5a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5aa:	460e      	mov	r6, r1
 800f5ac:	4614      	mov	r4, r2
 800f5ae:	4605      	mov	r5, r0
 800f5b0:	b118      	cbz	r0, 800f5ba <__swbuf_r+0x12>
 800f5b2:	6983      	ldr	r3, [r0, #24]
 800f5b4:	b90b      	cbnz	r3, 800f5ba <__swbuf_r+0x12>
 800f5b6:	f000 f9e7 	bl	800f988 <__sinit>
 800f5ba:	4b21      	ldr	r3, [pc, #132]	; (800f640 <__swbuf_r+0x98>)
 800f5bc:	429c      	cmp	r4, r3
 800f5be:	d12b      	bne.n	800f618 <__swbuf_r+0x70>
 800f5c0:	686c      	ldr	r4, [r5, #4]
 800f5c2:	69a3      	ldr	r3, [r4, #24]
 800f5c4:	60a3      	str	r3, [r4, #8]
 800f5c6:	89a3      	ldrh	r3, [r4, #12]
 800f5c8:	071a      	lsls	r2, r3, #28
 800f5ca:	d52f      	bpl.n	800f62c <__swbuf_r+0x84>
 800f5cc:	6923      	ldr	r3, [r4, #16]
 800f5ce:	b36b      	cbz	r3, 800f62c <__swbuf_r+0x84>
 800f5d0:	6923      	ldr	r3, [r4, #16]
 800f5d2:	6820      	ldr	r0, [r4, #0]
 800f5d4:	1ac0      	subs	r0, r0, r3
 800f5d6:	6963      	ldr	r3, [r4, #20]
 800f5d8:	b2f6      	uxtb	r6, r6
 800f5da:	4283      	cmp	r3, r0
 800f5dc:	4637      	mov	r7, r6
 800f5de:	dc04      	bgt.n	800f5ea <__swbuf_r+0x42>
 800f5e0:	4621      	mov	r1, r4
 800f5e2:	4628      	mov	r0, r5
 800f5e4:	f000 f93c 	bl	800f860 <_fflush_r>
 800f5e8:	bb30      	cbnz	r0, 800f638 <__swbuf_r+0x90>
 800f5ea:	68a3      	ldr	r3, [r4, #8]
 800f5ec:	3b01      	subs	r3, #1
 800f5ee:	60a3      	str	r3, [r4, #8]
 800f5f0:	6823      	ldr	r3, [r4, #0]
 800f5f2:	1c5a      	adds	r2, r3, #1
 800f5f4:	6022      	str	r2, [r4, #0]
 800f5f6:	701e      	strb	r6, [r3, #0]
 800f5f8:	6963      	ldr	r3, [r4, #20]
 800f5fa:	3001      	adds	r0, #1
 800f5fc:	4283      	cmp	r3, r0
 800f5fe:	d004      	beq.n	800f60a <__swbuf_r+0x62>
 800f600:	89a3      	ldrh	r3, [r4, #12]
 800f602:	07db      	lsls	r3, r3, #31
 800f604:	d506      	bpl.n	800f614 <__swbuf_r+0x6c>
 800f606:	2e0a      	cmp	r6, #10
 800f608:	d104      	bne.n	800f614 <__swbuf_r+0x6c>
 800f60a:	4621      	mov	r1, r4
 800f60c:	4628      	mov	r0, r5
 800f60e:	f000 f927 	bl	800f860 <_fflush_r>
 800f612:	b988      	cbnz	r0, 800f638 <__swbuf_r+0x90>
 800f614:	4638      	mov	r0, r7
 800f616:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f618:	4b0a      	ldr	r3, [pc, #40]	; (800f644 <__swbuf_r+0x9c>)
 800f61a:	429c      	cmp	r4, r3
 800f61c:	d101      	bne.n	800f622 <__swbuf_r+0x7a>
 800f61e:	68ac      	ldr	r4, [r5, #8]
 800f620:	e7cf      	b.n	800f5c2 <__swbuf_r+0x1a>
 800f622:	4b09      	ldr	r3, [pc, #36]	; (800f648 <__swbuf_r+0xa0>)
 800f624:	429c      	cmp	r4, r3
 800f626:	bf08      	it	eq
 800f628:	68ec      	ldreq	r4, [r5, #12]
 800f62a:	e7ca      	b.n	800f5c2 <__swbuf_r+0x1a>
 800f62c:	4621      	mov	r1, r4
 800f62e:	4628      	mov	r0, r5
 800f630:	f000 f81a 	bl	800f668 <__swsetup_r>
 800f634:	2800      	cmp	r0, #0
 800f636:	d0cb      	beq.n	800f5d0 <__swbuf_r+0x28>
 800f638:	f04f 37ff 	mov.w	r7, #4294967295
 800f63c:	e7ea      	b.n	800f614 <__swbuf_r+0x6c>
 800f63e:	bf00      	nop
 800f640:	08011200 	.word	0x08011200
 800f644:	08011220 	.word	0x08011220
 800f648:	080111e0 	.word	0x080111e0

0800f64c <__ascii_wctomb>:
 800f64c:	b149      	cbz	r1, 800f662 <__ascii_wctomb+0x16>
 800f64e:	2aff      	cmp	r2, #255	; 0xff
 800f650:	bf85      	ittet	hi
 800f652:	238a      	movhi	r3, #138	; 0x8a
 800f654:	6003      	strhi	r3, [r0, #0]
 800f656:	700a      	strbls	r2, [r1, #0]
 800f658:	f04f 30ff 	movhi.w	r0, #4294967295
 800f65c:	bf98      	it	ls
 800f65e:	2001      	movls	r0, #1
 800f660:	4770      	bx	lr
 800f662:	4608      	mov	r0, r1
 800f664:	4770      	bx	lr
	...

0800f668 <__swsetup_r>:
 800f668:	4b32      	ldr	r3, [pc, #200]	; (800f734 <__swsetup_r+0xcc>)
 800f66a:	b570      	push	{r4, r5, r6, lr}
 800f66c:	681d      	ldr	r5, [r3, #0]
 800f66e:	4606      	mov	r6, r0
 800f670:	460c      	mov	r4, r1
 800f672:	b125      	cbz	r5, 800f67e <__swsetup_r+0x16>
 800f674:	69ab      	ldr	r3, [r5, #24]
 800f676:	b913      	cbnz	r3, 800f67e <__swsetup_r+0x16>
 800f678:	4628      	mov	r0, r5
 800f67a:	f000 f985 	bl	800f988 <__sinit>
 800f67e:	4b2e      	ldr	r3, [pc, #184]	; (800f738 <__swsetup_r+0xd0>)
 800f680:	429c      	cmp	r4, r3
 800f682:	d10f      	bne.n	800f6a4 <__swsetup_r+0x3c>
 800f684:	686c      	ldr	r4, [r5, #4]
 800f686:	89a3      	ldrh	r3, [r4, #12]
 800f688:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f68c:	0719      	lsls	r1, r3, #28
 800f68e:	d42c      	bmi.n	800f6ea <__swsetup_r+0x82>
 800f690:	06dd      	lsls	r5, r3, #27
 800f692:	d411      	bmi.n	800f6b8 <__swsetup_r+0x50>
 800f694:	2309      	movs	r3, #9
 800f696:	6033      	str	r3, [r6, #0]
 800f698:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f69c:	81a3      	strh	r3, [r4, #12]
 800f69e:	f04f 30ff 	mov.w	r0, #4294967295
 800f6a2:	e03e      	b.n	800f722 <__swsetup_r+0xba>
 800f6a4:	4b25      	ldr	r3, [pc, #148]	; (800f73c <__swsetup_r+0xd4>)
 800f6a6:	429c      	cmp	r4, r3
 800f6a8:	d101      	bne.n	800f6ae <__swsetup_r+0x46>
 800f6aa:	68ac      	ldr	r4, [r5, #8]
 800f6ac:	e7eb      	b.n	800f686 <__swsetup_r+0x1e>
 800f6ae:	4b24      	ldr	r3, [pc, #144]	; (800f740 <__swsetup_r+0xd8>)
 800f6b0:	429c      	cmp	r4, r3
 800f6b2:	bf08      	it	eq
 800f6b4:	68ec      	ldreq	r4, [r5, #12]
 800f6b6:	e7e6      	b.n	800f686 <__swsetup_r+0x1e>
 800f6b8:	0758      	lsls	r0, r3, #29
 800f6ba:	d512      	bpl.n	800f6e2 <__swsetup_r+0x7a>
 800f6bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f6be:	b141      	cbz	r1, 800f6d2 <__swsetup_r+0x6a>
 800f6c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f6c4:	4299      	cmp	r1, r3
 800f6c6:	d002      	beq.n	800f6ce <__swsetup_r+0x66>
 800f6c8:	4630      	mov	r0, r6
 800f6ca:	f7ff fba9 	bl	800ee20 <_free_r>
 800f6ce:	2300      	movs	r3, #0
 800f6d0:	6363      	str	r3, [r4, #52]	; 0x34
 800f6d2:	89a3      	ldrh	r3, [r4, #12]
 800f6d4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f6d8:	81a3      	strh	r3, [r4, #12]
 800f6da:	2300      	movs	r3, #0
 800f6dc:	6063      	str	r3, [r4, #4]
 800f6de:	6923      	ldr	r3, [r4, #16]
 800f6e0:	6023      	str	r3, [r4, #0]
 800f6e2:	89a3      	ldrh	r3, [r4, #12]
 800f6e4:	f043 0308 	orr.w	r3, r3, #8
 800f6e8:	81a3      	strh	r3, [r4, #12]
 800f6ea:	6923      	ldr	r3, [r4, #16]
 800f6ec:	b94b      	cbnz	r3, 800f702 <__swsetup_r+0x9a>
 800f6ee:	89a3      	ldrh	r3, [r4, #12]
 800f6f0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f6f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f6f8:	d003      	beq.n	800f702 <__swsetup_r+0x9a>
 800f6fa:	4621      	mov	r1, r4
 800f6fc:	4630      	mov	r0, r6
 800f6fe:	f000 fa09 	bl	800fb14 <__smakebuf_r>
 800f702:	89a0      	ldrh	r0, [r4, #12]
 800f704:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f708:	f010 0301 	ands.w	r3, r0, #1
 800f70c:	d00a      	beq.n	800f724 <__swsetup_r+0xbc>
 800f70e:	2300      	movs	r3, #0
 800f710:	60a3      	str	r3, [r4, #8]
 800f712:	6963      	ldr	r3, [r4, #20]
 800f714:	425b      	negs	r3, r3
 800f716:	61a3      	str	r3, [r4, #24]
 800f718:	6923      	ldr	r3, [r4, #16]
 800f71a:	b943      	cbnz	r3, 800f72e <__swsetup_r+0xc6>
 800f71c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f720:	d1ba      	bne.n	800f698 <__swsetup_r+0x30>
 800f722:	bd70      	pop	{r4, r5, r6, pc}
 800f724:	0781      	lsls	r1, r0, #30
 800f726:	bf58      	it	pl
 800f728:	6963      	ldrpl	r3, [r4, #20]
 800f72a:	60a3      	str	r3, [r4, #8]
 800f72c:	e7f4      	b.n	800f718 <__swsetup_r+0xb0>
 800f72e:	2000      	movs	r0, #0
 800f730:	e7f7      	b.n	800f722 <__swsetup_r+0xba>
 800f732:	bf00      	nop
 800f734:	20000020 	.word	0x20000020
 800f738:	08011200 	.word	0x08011200
 800f73c:	08011220 	.word	0x08011220
 800f740:	080111e0 	.word	0x080111e0

0800f744 <abort>:
 800f744:	b508      	push	{r3, lr}
 800f746:	2006      	movs	r0, #6
 800f748:	f000 faa2 	bl	800fc90 <raise>
 800f74c:	2001      	movs	r0, #1
 800f74e:	f7f3 fba3 	bl	8002e98 <_exit>
	...

0800f754 <__sflush_r>:
 800f754:	898a      	ldrh	r2, [r1, #12]
 800f756:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f75a:	4605      	mov	r5, r0
 800f75c:	0710      	lsls	r0, r2, #28
 800f75e:	460c      	mov	r4, r1
 800f760:	d458      	bmi.n	800f814 <__sflush_r+0xc0>
 800f762:	684b      	ldr	r3, [r1, #4]
 800f764:	2b00      	cmp	r3, #0
 800f766:	dc05      	bgt.n	800f774 <__sflush_r+0x20>
 800f768:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	dc02      	bgt.n	800f774 <__sflush_r+0x20>
 800f76e:	2000      	movs	r0, #0
 800f770:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f774:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f776:	2e00      	cmp	r6, #0
 800f778:	d0f9      	beq.n	800f76e <__sflush_r+0x1a>
 800f77a:	2300      	movs	r3, #0
 800f77c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f780:	682f      	ldr	r7, [r5, #0]
 800f782:	602b      	str	r3, [r5, #0]
 800f784:	d032      	beq.n	800f7ec <__sflush_r+0x98>
 800f786:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f788:	89a3      	ldrh	r3, [r4, #12]
 800f78a:	075a      	lsls	r2, r3, #29
 800f78c:	d505      	bpl.n	800f79a <__sflush_r+0x46>
 800f78e:	6863      	ldr	r3, [r4, #4]
 800f790:	1ac0      	subs	r0, r0, r3
 800f792:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f794:	b10b      	cbz	r3, 800f79a <__sflush_r+0x46>
 800f796:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f798:	1ac0      	subs	r0, r0, r3
 800f79a:	2300      	movs	r3, #0
 800f79c:	4602      	mov	r2, r0
 800f79e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f7a0:	6a21      	ldr	r1, [r4, #32]
 800f7a2:	4628      	mov	r0, r5
 800f7a4:	47b0      	blx	r6
 800f7a6:	1c43      	adds	r3, r0, #1
 800f7a8:	89a3      	ldrh	r3, [r4, #12]
 800f7aa:	d106      	bne.n	800f7ba <__sflush_r+0x66>
 800f7ac:	6829      	ldr	r1, [r5, #0]
 800f7ae:	291d      	cmp	r1, #29
 800f7b0:	d82c      	bhi.n	800f80c <__sflush_r+0xb8>
 800f7b2:	4a2a      	ldr	r2, [pc, #168]	; (800f85c <__sflush_r+0x108>)
 800f7b4:	40ca      	lsrs	r2, r1
 800f7b6:	07d6      	lsls	r6, r2, #31
 800f7b8:	d528      	bpl.n	800f80c <__sflush_r+0xb8>
 800f7ba:	2200      	movs	r2, #0
 800f7bc:	6062      	str	r2, [r4, #4]
 800f7be:	04d9      	lsls	r1, r3, #19
 800f7c0:	6922      	ldr	r2, [r4, #16]
 800f7c2:	6022      	str	r2, [r4, #0]
 800f7c4:	d504      	bpl.n	800f7d0 <__sflush_r+0x7c>
 800f7c6:	1c42      	adds	r2, r0, #1
 800f7c8:	d101      	bne.n	800f7ce <__sflush_r+0x7a>
 800f7ca:	682b      	ldr	r3, [r5, #0]
 800f7cc:	b903      	cbnz	r3, 800f7d0 <__sflush_r+0x7c>
 800f7ce:	6560      	str	r0, [r4, #84]	; 0x54
 800f7d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f7d2:	602f      	str	r7, [r5, #0]
 800f7d4:	2900      	cmp	r1, #0
 800f7d6:	d0ca      	beq.n	800f76e <__sflush_r+0x1a>
 800f7d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f7dc:	4299      	cmp	r1, r3
 800f7de:	d002      	beq.n	800f7e6 <__sflush_r+0x92>
 800f7e0:	4628      	mov	r0, r5
 800f7e2:	f7ff fb1d 	bl	800ee20 <_free_r>
 800f7e6:	2000      	movs	r0, #0
 800f7e8:	6360      	str	r0, [r4, #52]	; 0x34
 800f7ea:	e7c1      	b.n	800f770 <__sflush_r+0x1c>
 800f7ec:	6a21      	ldr	r1, [r4, #32]
 800f7ee:	2301      	movs	r3, #1
 800f7f0:	4628      	mov	r0, r5
 800f7f2:	47b0      	blx	r6
 800f7f4:	1c41      	adds	r1, r0, #1
 800f7f6:	d1c7      	bne.n	800f788 <__sflush_r+0x34>
 800f7f8:	682b      	ldr	r3, [r5, #0]
 800f7fa:	2b00      	cmp	r3, #0
 800f7fc:	d0c4      	beq.n	800f788 <__sflush_r+0x34>
 800f7fe:	2b1d      	cmp	r3, #29
 800f800:	d001      	beq.n	800f806 <__sflush_r+0xb2>
 800f802:	2b16      	cmp	r3, #22
 800f804:	d101      	bne.n	800f80a <__sflush_r+0xb6>
 800f806:	602f      	str	r7, [r5, #0]
 800f808:	e7b1      	b.n	800f76e <__sflush_r+0x1a>
 800f80a:	89a3      	ldrh	r3, [r4, #12]
 800f80c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f810:	81a3      	strh	r3, [r4, #12]
 800f812:	e7ad      	b.n	800f770 <__sflush_r+0x1c>
 800f814:	690f      	ldr	r7, [r1, #16]
 800f816:	2f00      	cmp	r7, #0
 800f818:	d0a9      	beq.n	800f76e <__sflush_r+0x1a>
 800f81a:	0793      	lsls	r3, r2, #30
 800f81c:	680e      	ldr	r6, [r1, #0]
 800f81e:	bf08      	it	eq
 800f820:	694b      	ldreq	r3, [r1, #20]
 800f822:	600f      	str	r7, [r1, #0]
 800f824:	bf18      	it	ne
 800f826:	2300      	movne	r3, #0
 800f828:	eba6 0807 	sub.w	r8, r6, r7
 800f82c:	608b      	str	r3, [r1, #8]
 800f82e:	f1b8 0f00 	cmp.w	r8, #0
 800f832:	dd9c      	ble.n	800f76e <__sflush_r+0x1a>
 800f834:	6a21      	ldr	r1, [r4, #32]
 800f836:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f838:	4643      	mov	r3, r8
 800f83a:	463a      	mov	r2, r7
 800f83c:	4628      	mov	r0, r5
 800f83e:	47b0      	blx	r6
 800f840:	2800      	cmp	r0, #0
 800f842:	dc06      	bgt.n	800f852 <__sflush_r+0xfe>
 800f844:	89a3      	ldrh	r3, [r4, #12]
 800f846:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f84a:	81a3      	strh	r3, [r4, #12]
 800f84c:	f04f 30ff 	mov.w	r0, #4294967295
 800f850:	e78e      	b.n	800f770 <__sflush_r+0x1c>
 800f852:	4407      	add	r7, r0
 800f854:	eba8 0800 	sub.w	r8, r8, r0
 800f858:	e7e9      	b.n	800f82e <__sflush_r+0xda>
 800f85a:	bf00      	nop
 800f85c:	20400001 	.word	0x20400001

0800f860 <_fflush_r>:
 800f860:	b538      	push	{r3, r4, r5, lr}
 800f862:	690b      	ldr	r3, [r1, #16]
 800f864:	4605      	mov	r5, r0
 800f866:	460c      	mov	r4, r1
 800f868:	b913      	cbnz	r3, 800f870 <_fflush_r+0x10>
 800f86a:	2500      	movs	r5, #0
 800f86c:	4628      	mov	r0, r5
 800f86e:	bd38      	pop	{r3, r4, r5, pc}
 800f870:	b118      	cbz	r0, 800f87a <_fflush_r+0x1a>
 800f872:	6983      	ldr	r3, [r0, #24]
 800f874:	b90b      	cbnz	r3, 800f87a <_fflush_r+0x1a>
 800f876:	f000 f887 	bl	800f988 <__sinit>
 800f87a:	4b14      	ldr	r3, [pc, #80]	; (800f8cc <_fflush_r+0x6c>)
 800f87c:	429c      	cmp	r4, r3
 800f87e:	d11b      	bne.n	800f8b8 <_fflush_r+0x58>
 800f880:	686c      	ldr	r4, [r5, #4]
 800f882:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f886:	2b00      	cmp	r3, #0
 800f888:	d0ef      	beq.n	800f86a <_fflush_r+0xa>
 800f88a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f88c:	07d0      	lsls	r0, r2, #31
 800f88e:	d404      	bmi.n	800f89a <_fflush_r+0x3a>
 800f890:	0599      	lsls	r1, r3, #22
 800f892:	d402      	bmi.n	800f89a <_fflush_r+0x3a>
 800f894:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f896:	f000 f915 	bl	800fac4 <__retarget_lock_acquire_recursive>
 800f89a:	4628      	mov	r0, r5
 800f89c:	4621      	mov	r1, r4
 800f89e:	f7ff ff59 	bl	800f754 <__sflush_r>
 800f8a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f8a4:	07da      	lsls	r2, r3, #31
 800f8a6:	4605      	mov	r5, r0
 800f8a8:	d4e0      	bmi.n	800f86c <_fflush_r+0xc>
 800f8aa:	89a3      	ldrh	r3, [r4, #12]
 800f8ac:	059b      	lsls	r3, r3, #22
 800f8ae:	d4dd      	bmi.n	800f86c <_fflush_r+0xc>
 800f8b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f8b2:	f000 f908 	bl	800fac6 <__retarget_lock_release_recursive>
 800f8b6:	e7d9      	b.n	800f86c <_fflush_r+0xc>
 800f8b8:	4b05      	ldr	r3, [pc, #20]	; (800f8d0 <_fflush_r+0x70>)
 800f8ba:	429c      	cmp	r4, r3
 800f8bc:	d101      	bne.n	800f8c2 <_fflush_r+0x62>
 800f8be:	68ac      	ldr	r4, [r5, #8]
 800f8c0:	e7df      	b.n	800f882 <_fflush_r+0x22>
 800f8c2:	4b04      	ldr	r3, [pc, #16]	; (800f8d4 <_fflush_r+0x74>)
 800f8c4:	429c      	cmp	r4, r3
 800f8c6:	bf08      	it	eq
 800f8c8:	68ec      	ldreq	r4, [r5, #12]
 800f8ca:	e7da      	b.n	800f882 <_fflush_r+0x22>
 800f8cc:	08011200 	.word	0x08011200
 800f8d0:	08011220 	.word	0x08011220
 800f8d4:	080111e0 	.word	0x080111e0

0800f8d8 <std>:
 800f8d8:	2300      	movs	r3, #0
 800f8da:	b510      	push	{r4, lr}
 800f8dc:	4604      	mov	r4, r0
 800f8de:	e9c0 3300 	strd	r3, r3, [r0]
 800f8e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f8e6:	6083      	str	r3, [r0, #8]
 800f8e8:	8181      	strh	r1, [r0, #12]
 800f8ea:	6643      	str	r3, [r0, #100]	; 0x64
 800f8ec:	81c2      	strh	r2, [r0, #14]
 800f8ee:	6183      	str	r3, [r0, #24]
 800f8f0:	4619      	mov	r1, r3
 800f8f2:	2208      	movs	r2, #8
 800f8f4:	305c      	adds	r0, #92	; 0x5c
 800f8f6:	f7fb fd6f 	bl	800b3d8 <memset>
 800f8fa:	4b05      	ldr	r3, [pc, #20]	; (800f910 <std+0x38>)
 800f8fc:	6263      	str	r3, [r4, #36]	; 0x24
 800f8fe:	4b05      	ldr	r3, [pc, #20]	; (800f914 <std+0x3c>)
 800f900:	62a3      	str	r3, [r4, #40]	; 0x28
 800f902:	4b05      	ldr	r3, [pc, #20]	; (800f918 <std+0x40>)
 800f904:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f906:	4b05      	ldr	r3, [pc, #20]	; (800f91c <std+0x44>)
 800f908:	6224      	str	r4, [r4, #32]
 800f90a:	6323      	str	r3, [r4, #48]	; 0x30
 800f90c:	bd10      	pop	{r4, pc}
 800f90e:	bf00      	nop
 800f910:	0800fcc9 	.word	0x0800fcc9
 800f914:	0800fceb 	.word	0x0800fceb
 800f918:	0800fd23 	.word	0x0800fd23
 800f91c:	0800fd47 	.word	0x0800fd47

0800f920 <_cleanup_r>:
 800f920:	4901      	ldr	r1, [pc, #4]	; (800f928 <_cleanup_r+0x8>)
 800f922:	f000 b8af 	b.w	800fa84 <_fwalk_reent>
 800f926:	bf00      	nop
 800f928:	0800f861 	.word	0x0800f861

0800f92c <__sfmoreglue>:
 800f92c:	b570      	push	{r4, r5, r6, lr}
 800f92e:	2268      	movs	r2, #104	; 0x68
 800f930:	1e4d      	subs	r5, r1, #1
 800f932:	4355      	muls	r5, r2
 800f934:	460e      	mov	r6, r1
 800f936:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f93a:	f7ff fadd 	bl	800eef8 <_malloc_r>
 800f93e:	4604      	mov	r4, r0
 800f940:	b140      	cbz	r0, 800f954 <__sfmoreglue+0x28>
 800f942:	2100      	movs	r1, #0
 800f944:	e9c0 1600 	strd	r1, r6, [r0]
 800f948:	300c      	adds	r0, #12
 800f94a:	60a0      	str	r0, [r4, #8]
 800f94c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f950:	f7fb fd42 	bl	800b3d8 <memset>
 800f954:	4620      	mov	r0, r4
 800f956:	bd70      	pop	{r4, r5, r6, pc}

0800f958 <__sfp_lock_acquire>:
 800f958:	4801      	ldr	r0, [pc, #4]	; (800f960 <__sfp_lock_acquire+0x8>)
 800f95a:	f000 b8b3 	b.w	800fac4 <__retarget_lock_acquire_recursive>
 800f95e:	bf00      	nop
 800f960:	2000085d 	.word	0x2000085d

0800f964 <__sfp_lock_release>:
 800f964:	4801      	ldr	r0, [pc, #4]	; (800f96c <__sfp_lock_release+0x8>)
 800f966:	f000 b8ae 	b.w	800fac6 <__retarget_lock_release_recursive>
 800f96a:	bf00      	nop
 800f96c:	2000085d 	.word	0x2000085d

0800f970 <__sinit_lock_acquire>:
 800f970:	4801      	ldr	r0, [pc, #4]	; (800f978 <__sinit_lock_acquire+0x8>)
 800f972:	f000 b8a7 	b.w	800fac4 <__retarget_lock_acquire_recursive>
 800f976:	bf00      	nop
 800f978:	2000085e 	.word	0x2000085e

0800f97c <__sinit_lock_release>:
 800f97c:	4801      	ldr	r0, [pc, #4]	; (800f984 <__sinit_lock_release+0x8>)
 800f97e:	f000 b8a2 	b.w	800fac6 <__retarget_lock_release_recursive>
 800f982:	bf00      	nop
 800f984:	2000085e 	.word	0x2000085e

0800f988 <__sinit>:
 800f988:	b510      	push	{r4, lr}
 800f98a:	4604      	mov	r4, r0
 800f98c:	f7ff fff0 	bl	800f970 <__sinit_lock_acquire>
 800f990:	69a3      	ldr	r3, [r4, #24]
 800f992:	b11b      	cbz	r3, 800f99c <__sinit+0x14>
 800f994:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f998:	f7ff bff0 	b.w	800f97c <__sinit_lock_release>
 800f99c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f9a0:	6523      	str	r3, [r4, #80]	; 0x50
 800f9a2:	4b13      	ldr	r3, [pc, #76]	; (800f9f0 <__sinit+0x68>)
 800f9a4:	4a13      	ldr	r2, [pc, #76]	; (800f9f4 <__sinit+0x6c>)
 800f9a6:	681b      	ldr	r3, [r3, #0]
 800f9a8:	62a2      	str	r2, [r4, #40]	; 0x28
 800f9aa:	42a3      	cmp	r3, r4
 800f9ac:	bf04      	itt	eq
 800f9ae:	2301      	moveq	r3, #1
 800f9b0:	61a3      	streq	r3, [r4, #24]
 800f9b2:	4620      	mov	r0, r4
 800f9b4:	f000 f820 	bl	800f9f8 <__sfp>
 800f9b8:	6060      	str	r0, [r4, #4]
 800f9ba:	4620      	mov	r0, r4
 800f9bc:	f000 f81c 	bl	800f9f8 <__sfp>
 800f9c0:	60a0      	str	r0, [r4, #8]
 800f9c2:	4620      	mov	r0, r4
 800f9c4:	f000 f818 	bl	800f9f8 <__sfp>
 800f9c8:	2200      	movs	r2, #0
 800f9ca:	60e0      	str	r0, [r4, #12]
 800f9cc:	2104      	movs	r1, #4
 800f9ce:	6860      	ldr	r0, [r4, #4]
 800f9d0:	f7ff ff82 	bl	800f8d8 <std>
 800f9d4:	68a0      	ldr	r0, [r4, #8]
 800f9d6:	2201      	movs	r2, #1
 800f9d8:	2109      	movs	r1, #9
 800f9da:	f7ff ff7d 	bl	800f8d8 <std>
 800f9de:	68e0      	ldr	r0, [r4, #12]
 800f9e0:	2202      	movs	r2, #2
 800f9e2:	2112      	movs	r1, #18
 800f9e4:	f7ff ff78 	bl	800f8d8 <std>
 800f9e8:	2301      	movs	r3, #1
 800f9ea:	61a3      	str	r3, [r4, #24]
 800f9ec:	e7d2      	b.n	800f994 <__sinit+0xc>
 800f9ee:	bf00      	nop
 800f9f0:	08010d40 	.word	0x08010d40
 800f9f4:	0800f921 	.word	0x0800f921

0800f9f8 <__sfp>:
 800f9f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9fa:	4607      	mov	r7, r0
 800f9fc:	f7ff ffac 	bl	800f958 <__sfp_lock_acquire>
 800fa00:	4b1e      	ldr	r3, [pc, #120]	; (800fa7c <__sfp+0x84>)
 800fa02:	681e      	ldr	r6, [r3, #0]
 800fa04:	69b3      	ldr	r3, [r6, #24]
 800fa06:	b913      	cbnz	r3, 800fa0e <__sfp+0x16>
 800fa08:	4630      	mov	r0, r6
 800fa0a:	f7ff ffbd 	bl	800f988 <__sinit>
 800fa0e:	3648      	adds	r6, #72	; 0x48
 800fa10:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800fa14:	3b01      	subs	r3, #1
 800fa16:	d503      	bpl.n	800fa20 <__sfp+0x28>
 800fa18:	6833      	ldr	r3, [r6, #0]
 800fa1a:	b30b      	cbz	r3, 800fa60 <__sfp+0x68>
 800fa1c:	6836      	ldr	r6, [r6, #0]
 800fa1e:	e7f7      	b.n	800fa10 <__sfp+0x18>
 800fa20:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800fa24:	b9d5      	cbnz	r5, 800fa5c <__sfp+0x64>
 800fa26:	4b16      	ldr	r3, [pc, #88]	; (800fa80 <__sfp+0x88>)
 800fa28:	60e3      	str	r3, [r4, #12]
 800fa2a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800fa2e:	6665      	str	r5, [r4, #100]	; 0x64
 800fa30:	f000 f847 	bl	800fac2 <__retarget_lock_init_recursive>
 800fa34:	f7ff ff96 	bl	800f964 <__sfp_lock_release>
 800fa38:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800fa3c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800fa40:	6025      	str	r5, [r4, #0]
 800fa42:	61a5      	str	r5, [r4, #24]
 800fa44:	2208      	movs	r2, #8
 800fa46:	4629      	mov	r1, r5
 800fa48:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800fa4c:	f7fb fcc4 	bl	800b3d8 <memset>
 800fa50:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800fa54:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800fa58:	4620      	mov	r0, r4
 800fa5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fa5c:	3468      	adds	r4, #104	; 0x68
 800fa5e:	e7d9      	b.n	800fa14 <__sfp+0x1c>
 800fa60:	2104      	movs	r1, #4
 800fa62:	4638      	mov	r0, r7
 800fa64:	f7ff ff62 	bl	800f92c <__sfmoreglue>
 800fa68:	4604      	mov	r4, r0
 800fa6a:	6030      	str	r0, [r6, #0]
 800fa6c:	2800      	cmp	r0, #0
 800fa6e:	d1d5      	bne.n	800fa1c <__sfp+0x24>
 800fa70:	f7ff ff78 	bl	800f964 <__sfp_lock_release>
 800fa74:	230c      	movs	r3, #12
 800fa76:	603b      	str	r3, [r7, #0]
 800fa78:	e7ee      	b.n	800fa58 <__sfp+0x60>
 800fa7a:	bf00      	nop
 800fa7c:	08010d40 	.word	0x08010d40
 800fa80:	ffff0001 	.word	0xffff0001

0800fa84 <_fwalk_reent>:
 800fa84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fa88:	4606      	mov	r6, r0
 800fa8a:	4688      	mov	r8, r1
 800fa8c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800fa90:	2700      	movs	r7, #0
 800fa92:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fa96:	f1b9 0901 	subs.w	r9, r9, #1
 800fa9a:	d505      	bpl.n	800faa8 <_fwalk_reent+0x24>
 800fa9c:	6824      	ldr	r4, [r4, #0]
 800fa9e:	2c00      	cmp	r4, #0
 800faa0:	d1f7      	bne.n	800fa92 <_fwalk_reent+0xe>
 800faa2:	4638      	mov	r0, r7
 800faa4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800faa8:	89ab      	ldrh	r3, [r5, #12]
 800faaa:	2b01      	cmp	r3, #1
 800faac:	d907      	bls.n	800fabe <_fwalk_reent+0x3a>
 800faae:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fab2:	3301      	adds	r3, #1
 800fab4:	d003      	beq.n	800fabe <_fwalk_reent+0x3a>
 800fab6:	4629      	mov	r1, r5
 800fab8:	4630      	mov	r0, r6
 800faba:	47c0      	blx	r8
 800fabc:	4307      	orrs	r7, r0
 800fabe:	3568      	adds	r5, #104	; 0x68
 800fac0:	e7e9      	b.n	800fa96 <_fwalk_reent+0x12>

0800fac2 <__retarget_lock_init_recursive>:
 800fac2:	4770      	bx	lr

0800fac4 <__retarget_lock_acquire_recursive>:
 800fac4:	4770      	bx	lr

0800fac6 <__retarget_lock_release_recursive>:
 800fac6:	4770      	bx	lr

0800fac8 <__swhatbuf_r>:
 800fac8:	b570      	push	{r4, r5, r6, lr}
 800faca:	460e      	mov	r6, r1
 800facc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fad0:	2900      	cmp	r1, #0
 800fad2:	b096      	sub	sp, #88	; 0x58
 800fad4:	4614      	mov	r4, r2
 800fad6:	461d      	mov	r5, r3
 800fad8:	da08      	bge.n	800faec <__swhatbuf_r+0x24>
 800fada:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800fade:	2200      	movs	r2, #0
 800fae0:	602a      	str	r2, [r5, #0]
 800fae2:	061a      	lsls	r2, r3, #24
 800fae4:	d410      	bmi.n	800fb08 <__swhatbuf_r+0x40>
 800fae6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800faea:	e00e      	b.n	800fb0a <__swhatbuf_r+0x42>
 800faec:	466a      	mov	r2, sp
 800faee:	f000 f951 	bl	800fd94 <_fstat_r>
 800faf2:	2800      	cmp	r0, #0
 800faf4:	dbf1      	blt.n	800fada <__swhatbuf_r+0x12>
 800faf6:	9a01      	ldr	r2, [sp, #4]
 800faf8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800fafc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800fb00:	425a      	negs	r2, r3
 800fb02:	415a      	adcs	r2, r3
 800fb04:	602a      	str	r2, [r5, #0]
 800fb06:	e7ee      	b.n	800fae6 <__swhatbuf_r+0x1e>
 800fb08:	2340      	movs	r3, #64	; 0x40
 800fb0a:	2000      	movs	r0, #0
 800fb0c:	6023      	str	r3, [r4, #0]
 800fb0e:	b016      	add	sp, #88	; 0x58
 800fb10:	bd70      	pop	{r4, r5, r6, pc}
	...

0800fb14 <__smakebuf_r>:
 800fb14:	898b      	ldrh	r3, [r1, #12]
 800fb16:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800fb18:	079d      	lsls	r5, r3, #30
 800fb1a:	4606      	mov	r6, r0
 800fb1c:	460c      	mov	r4, r1
 800fb1e:	d507      	bpl.n	800fb30 <__smakebuf_r+0x1c>
 800fb20:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800fb24:	6023      	str	r3, [r4, #0]
 800fb26:	6123      	str	r3, [r4, #16]
 800fb28:	2301      	movs	r3, #1
 800fb2a:	6163      	str	r3, [r4, #20]
 800fb2c:	b002      	add	sp, #8
 800fb2e:	bd70      	pop	{r4, r5, r6, pc}
 800fb30:	ab01      	add	r3, sp, #4
 800fb32:	466a      	mov	r2, sp
 800fb34:	f7ff ffc8 	bl	800fac8 <__swhatbuf_r>
 800fb38:	9900      	ldr	r1, [sp, #0]
 800fb3a:	4605      	mov	r5, r0
 800fb3c:	4630      	mov	r0, r6
 800fb3e:	f7ff f9db 	bl	800eef8 <_malloc_r>
 800fb42:	b948      	cbnz	r0, 800fb58 <__smakebuf_r+0x44>
 800fb44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fb48:	059a      	lsls	r2, r3, #22
 800fb4a:	d4ef      	bmi.n	800fb2c <__smakebuf_r+0x18>
 800fb4c:	f023 0303 	bic.w	r3, r3, #3
 800fb50:	f043 0302 	orr.w	r3, r3, #2
 800fb54:	81a3      	strh	r3, [r4, #12]
 800fb56:	e7e3      	b.n	800fb20 <__smakebuf_r+0xc>
 800fb58:	4b0d      	ldr	r3, [pc, #52]	; (800fb90 <__smakebuf_r+0x7c>)
 800fb5a:	62b3      	str	r3, [r6, #40]	; 0x28
 800fb5c:	89a3      	ldrh	r3, [r4, #12]
 800fb5e:	6020      	str	r0, [r4, #0]
 800fb60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fb64:	81a3      	strh	r3, [r4, #12]
 800fb66:	9b00      	ldr	r3, [sp, #0]
 800fb68:	6163      	str	r3, [r4, #20]
 800fb6a:	9b01      	ldr	r3, [sp, #4]
 800fb6c:	6120      	str	r0, [r4, #16]
 800fb6e:	b15b      	cbz	r3, 800fb88 <__smakebuf_r+0x74>
 800fb70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fb74:	4630      	mov	r0, r6
 800fb76:	f000 f91f 	bl	800fdb8 <_isatty_r>
 800fb7a:	b128      	cbz	r0, 800fb88 <__smakebuf_r+0x74>
 800fb7c:	89a3      	ldrh	r3, [r4, #12]
 800fb7e:	f023 0303 	bic.w	r3, r3, #3
 800fb82:	f043 0301 	orr.w	r3, r3, #1
 800fb86:	81a3      	strh	r3, [r4, #12]
 800fb88:	89a0      	ldrh	r0, [r4, #12]
 800fb8a:	4305      	orrs	r5, r0
 800fb8c:	81a5      	strh	r5, [r4, #12]
 800fb8e:	e7cd      	b.n	800fb2c <__smakebuf_r+0x18>
 800fb90:	0800f921 	.word	0x0800f921

0800fb94 <memmove>:
 800fb94:	4288      	cmp	r0, r1
 800fb96:	b510      	push	{r4, lr}
 800fb98:	eb01 0402 	add.w	r4, r1, r2
 800fb9c:	d902      	bls.n	800fba4 <memmove+0x10>
 800fb9e:	4284      	cmp	r4, r0
 800fba0:	4623      	mov	r3, r4
 800fba2:	d807      	bhi.n	800fbb4 <memmove+0x20>
 800fba4:	1e43      	subs	r3, r0, #1
 800fba6:	42a1      	cmp	r1, r4
 800fba8:	d008      	beq.n	800fbbc <memmove+0x28>
 800fbaa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fbae:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fbb2:	e7f8      	b.n	800fba6 <memmove+0x12>
 800fbb4:	4402      	add	r2, r0
 800fbb6:	4601      	mov	r1, r0
 800fbb8:	428a      	cmp	r2, r1
 800fbba:	d100      	bne.n	800fbbe <memmove+0x2a>
 800fbbc:	bd10      	pop	{r4, pc}
 800fbbe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fbc2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fbc6:	e7f7      	b.n	800fbb8 <memmove+0x24>

0800fbc8 <__malloc_lock>:
 800fbc8:	4801      	ldr	r0, [pc, #4]	; (800fbd0 <__malloc_lock+0x8>)
 800fbca:	f7ff bf7b 	b.w	800fac4 <__retarget_lock_acquire_recursive>
 800fbce:	bf00      	nop
 800fbd0:	2000085c 	.word	0x2000085c

0800fbd4 <__malloc_unlock>:
 800fbd4:	4801      	ldr	r0, [pc, #4]	; (800fbdc <__malloc_unlock+0x8>)
 800fbd6:	f7ff bf76 	b.w	800fac6 <__retarget_lock_release_recursive>
 800fbda:	bf00      	nop
 800fbdc:	2000085c 	.word	0x2000085c

0800fbe0 <_realloc_r>:
 800fbe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fbe4:	4680      	mov	r8, r0
 800fbe6:	4614      	mov	r4, r2
 800fbe8:	460e      	mov	r6, r1
 800fbea:	b921      	cbnz	r1, 800fbf6 <_realloc_r+0x16>
 800fbec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fbf0:	4611      	mov	r1, r2
 800fbf2:	f7ff b981 	b.w	800eef8 <_malloc_r>
 800fbf6:	b92a      	cbnz	r2, 800fc04 <_realloc_r+0x24>
 800fbf8:	f7ff f912 	bl	800ee20 <_free_r>
 800fbfc:	4625      	mov	r5, r4
 800fbfe:	4628      	mov	r0, r5
 800fc00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc04:	f000 f8fa 	bl	800fdfc <_malloc_usable_size_r>
 800fc08:	4284      	cmp	r4, r0
 800fc0a:	4607      	mov	r7, r0
 800fc0c:	d802      	bhi.n	800fc14 <_realloc_r+0x34>
 800fc0e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800fc12:	d812      	bhi.n	800fc3a <_realloc_r+0x5a>
 800fc14:	4621      	mov	r1, r4
 800fc16:	4640      	mov	r0, r8
 800fc18:	f7ff f96e 	bl	800eef8 <_malloc_r>
 800fc1c:	4605      	mov	r5, r0
 800fc1e:	2800      	cmp	r0, #0
 800fc20:	d0ed      	beq.n	800fbfe <_realloc_r+0x1e>
 800fc22:	42bc      	cmp	r4, r7
 800fc24:	4622      	mov	r2, r4
 800fc26:	4631      	mov	r1, r6
 800fc28:	bf28      	it	cs
 800fc2a:	463a      	movcs	r2, r7
 800fc2c:	f7fe fc12 	bl	800e454 <memcpy>
 800fc30:	4631      	mov	r1, r6
 800fc32:	4640      	mov	r0, r8
 800fc34:	f7ff f8f4 	bl	800ee20 <_free_r>
 800fc38:	e7e1      	b.n	800fbfe <_realloc_r+0x1e>
 800fc3a:	4635      	mov	r5, r6
 800fc3c:	e7df      	b.n	800fbfe <_realloc_r+0x1e>

0800fc3e <_raise_r>:
 800fc3e:	291f      	cmp	r1, #31
 800fc40:	b538      	push	{r3, r4, r5, lr}
 800fc42:	4604      	mov	r4, r0
 800fc44:	460d      	mov	r5, r1
 800fc46:	d904      	bls.n	800fc52 <_raise_r+0x14>
 800fc48:	2316      	movs	r3, #22
 800fc4a:	6003      	str	r3, [r0, #0]
 800fc4c:	f04f 30ff 	mov.w	r0, #4294967295
 800fc50:	bd38      	pop	{r3, r4, r5, pc}
 800fc52:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800fc54:	b112      	cbz	r2, 800fc5c <_raise_r+0x1e>
 800fc56:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fc5a:	b94b      	cbnz	r3, 800fc70 <_raise_r+0x32>
 800fc5c:	4620      	mov	r0, r4
 800fc5e:	f000 f831 	bl	800fcc4 <_getpid_r>
 800fc62:	462a      	mov	r2, r5
 800fc64:	4601      	mov	r1, r0
 800fc66:	4620      	mov	r0, r4
 800fc68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fc6c:	f000 b818 	b.w	800fca0 <_kill_r>
 800fc70:	2b01      	cmp	r3, #1
 800fc72:	d00a      	beq.n	800fc8a <_raise_r+0x4c>
 800fc74:	1c59      	adds	r1, r3, #1
 800fc76:	d103      	bne.n	800fc80 <_raise_r+0x42>
 800fc78:	2316      	movs	r3, #22
 800fc7a:	6003      	str	r3, [r0, #0]
 800fc7c:	2001      	movs	r0, #1
 800fc7e:	e7e7      	b.n	800fc50 <_raise_r+0x12>
 800fc80:	2400      	movs	r4, #0
 800fc82:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800fc86:	4628      	mov	r0, r5
 800fc88:	4798      	blx	r3
 800fc8a:	2000      	movs	r0, #0
 800fc8c:	e7e0      	b.n	800fc50 <_raise_r+0x12>
	...

0800fc90 <raise>:
 800fc90:	4b02      	ldr	r3, [pc, #8]	; (800fc9c <raise+0xc>)
 800fc92:	4601      	mov	r1, r0
 800fc94:	6818      	ldr	r0, [r3, #0]
 800fc96:	f7ff bfd2 	b.w	800fc3e <_raise_r>
 800fc9a:	bf00      	nop
 800fc9c:	20000020 	.word	0x20000020

0800fca0 <_kill_r>:
 800fca0:	b538      	push	{r3, r4, r5, lr}
 800fca2:	4d07      	ldr	r5, [pc, #28]	; (800fcc0 <_kill_r+0x20>)
 800fca4:	2300      	movs	r3, #0
 800fca6:	4604      	mov	r4, r0
 800fca8:	4608      	mov	r0, r1
 800fcaa:	4611      	mov	r1, r2
 800fcac:	602b      	str	r3, [r5, #0]
 800fcae:	f7f3 f8e3 	bl	8002e78 <_kill>
 800fcb2:	1c43      	adds	r3, r0, #1
 800fcb4:	d102      	bne.n	800fcbc <_kill_r+0x1c>
 800fcb6:	682b      	ldr	r3, [r5, #0]
 800fcb8:	b103      	cbz	r3, 800fcbc <_kill_r+0x1c>
 800fcba:	6023      	str	r3, [r4, #0]
 800fcbc:	bd38      	pop	{r3, r4, r5, pc}
 800fcbe:	bf00      	nop
 800fcc0:	20000860 	.word	0x20000860

0800fcc4 <_getpid_r>:
 800fcc4:	f7f3 b8d0 	b.w	8002e68 <_getpid>

0800fcc8 <__sread>:
 800fcc8:	b510      	push	{r4, lr}
 800fcca:	460c      	mov	r4, r1
 800fccc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fcd0:	f000 f89c 	bl	800fe0c <_read_r>
 800fcd4:	2800      	cmp	r0, #0
 800fcd6:	bfab      	itete	ge
 800fcd8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fcda:	89a3      	ldrhlt	r3, [r4, #12]
 800fcdc:	181b      	addge	r3, r3, r0
 800fcde:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fce2:	bfac      	ite	ge
 800fce4:	6563      	strge	r3, [r4, #84]	; 0x54
 800fce6:	81a3      	strhlt	r3, [r4, #12]
 800fce8:	bd10      	pop	{r4, pc}

0800fcea <__swrite>:
 800fcea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fcee:	461f      	mov	r7, r3
 800fcf0:	898b      	ldrh	r3, [r1, #12]
 800fcf2:	05db      	lsls	r3, r3, #23
 800fcf4:	4605      	mov	r5, r0
 800fcf6:	460c      	mov	r4, r1
 800fcf8:	4616      	mov	r6, r2
 800fcfa:	d505      	bpl.n	800fd08 <__swrite+0x1e>
 800fcfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd00:	2302      	movs	r3, #2
 800fd02:	2200      	movs	r2, #0
 800fd04:	f000 f868 	bl	800fdd8 <_lseek_r>
 800fd08:	89a3      	ldrh	r3, [r4, #12]
 800fd0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fd0e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fd12:	81a3      	strh	r3, [r4, #12]
 800fd14:	4632      	mov	r2, r6
 800fd16:	463b      	mov	r3, r7
 800fd18:	4628      	mov	r0, r5
 800fd1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fd1e:	f000 b817 	b.w	800fd50 <_write_r>

0800fd22 <__sseek>:
 800fd22:	b510      	push	{r4, lr}
 800fd24:	460c      	mov	r4, r1
 800fd26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd2a:	f000 f855 	bl	800fdd8 <_lseek_r>
 800fd2e:	1c43      	adds	r3, r0, #1
 800fd30:	89a3      	ldrh	r3, [r4, #12]
 800fd32:	bf15      	itete	ne
 800fd34:	6560      	strne	r0, [r4, #84]	; 0x54
 800fd36:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fd3a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fd3e:	81a3      	strheq	r3, [r4, #12]
 800fd40:	bf18      	it	ne
 800fd42:	81a3      	strhne	r3, [r4, #12]
 800fd44:	bd10      	pop	{r4, pc}

0800fd46 <__sclose>:
 800fd46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd4a:	f000 b813 	b.w	800fd74 <_close_r>
	...

0800fd50 <_write_r>:
 800fd50:	b538      	push	{r3, r4, r5, lr}
 800fd52:	4d07      	ldr	r5, [pc, #28]	; (800fd70 <_write_r+0x20>)
 800fd54:	4604      	mov	r4, r0
 800fd56:	4608      	mov	r0, r1
 800fd58:	4611      	mov	r1, r2
 800fd5a:	2200      	movs	r2, #0
 800fd5c:	602a      	str	r2, [r5, #0]
 800fd5e:	461a      	mov	r2, r3
 800fd60:	f7f3 f8c1 	bl	8002ee6 <_write>
 800fd64:	1c43      	adds	r3, r0, #1
 800fd66:	d102      	bne.n	800fd6e <_write_r+0x1e>
 800fd68:	682b      	ldr	r3, [r5, #0]
 800fd6a:	b103      	cbz	r3, 800fd6e <_write_r+0x1e>
 800fd6c:	6023      	str	r3, [r4, #0]
 800fd6e:	bd38      	pop	{r3, r4, r5, pc}
 800fd70:	20000860 	.word	0x20000860

0800fd74 <_close_r>:
 800fd74:	b538      	push	{r3, r4, r5, lr}
 800fd76:	4d06      	ldr	r5, [pc, #24]	; (800fd90 <_close_r+0x1c>)
 800fd78:	2300      	movs	r3, #0
 800fd7a:	4604      	mov	r4, r0
 800fd7c:	4608      	mov	r0, r1
 800fd7e:	602b      	str	r3, [r5, #0]
 800fd80:	f7f3 f8cd 	bl	8002f1e <_close>
 800fd84:	1c43      	adds	r3, r0, #1
 800fd86:	d102      	bne.n	800fd8e <_close_r+0x1a>
 800fd88:	682b      	ldr	r3, [r5, #0]
 800fd8a:	b103      	cbz	r3, 800fd8e <_close_r+0x1a>
 800fd8c:	6023      	str	r3, [r4, #0]
 800fd8e:	bd38      	pop	{r3, r4, r5, pc}
 800fd90:	20000860 	.word	0x20000860

0800fd94 <_fstat_r>:
 800fd94:	b538      	push	{r3, r4, r5, lr}
 800fd96:	4d07      	ldr	r5, [pc, #28]	; (800fdb4 <_fstat_r+0x20>)
 800fd98:	2300      	movs	r3, #0
 800fd9a:	4604      	mov	r4, r0
 800fd9c:	4608      	mov	r0, r1
 800fd9e:	4611      	mov	r1, r2
 800fda0:	602b      	str	r3, [r5, #0]
 800fda2:	f7f3 f8c8 	bl	8002f36 <_fstat>
 800fda6:	1c43      	adds	r3, r0, #1
 800fda8:	d102      	bne.n	800fdb0 <_fstat_r+0x1c>
 800fdaa:	682b      	ldr	r3, [r5, #0]
 800fdac:	b103      	cbz	r3, 800fdb0 <_fstat_r+0x1c>
 800fdae:	6023      	str	r3, [r4, #0]
 800fdb0:	bd38      	pop	{r3, r4, r5, pc}
 800fdb2:	bf00      	nop
 800fdb4:	20000860 	.word	0x20000860

0800fdb8 <_isatty_r>:
 800fdb8:	b538      	push	{r3, r4, r5, lr}
 800fdba:	4d06      	ldr	r5, [pc, #24]	; (800fdd4 <_isatty_r+0x1c>)
 800fdbc:	2300      	movs	r3, #0
 800fdbe:	4604      	mov	r4, r0
 800fdc0:	4608      	mov	r0, r1
 800fdc2:	602b      	str	r3, [r5, #0]
 800fdc4:	f7f3 f8c7 	bl	8002f56 <_isatty>
 800fdc8:	1c43      	adds	r3, r0, #1
 800fdca:	d102      	bne.n	800fdd2 <_isatty_r+0x1a>
 800fdcc:	682b      	ldr	r3, [r5, #0]
 800fdce:	b103      	cbz	r3, 800fdd2 <_isatty_r+0x1a>
 800fdd0:	6023      	str	r3, [r4, #0]
 800fdd2:	bd38      	pop	{r3, r4, r5, pc}
 800fdd4:	20000860 	.word	0x20000860

0800fdd8 <_lseek_r>:
 800fdd8:	b538      	push	{r3, r4, r5, lr}
 800fdda:	4d07      	ldr	r5, [pc, #28]	; (800fdf8 <_lseek_r+0x20>)
 800fddc:	4604      	mov	r4, r0
 800fdde:	4608      	mov	r0, r1
 800fde0:	4611      	mov	r1, r2
 800fde2:	2200      	movs	r2, #0
 800fde4:	602a      	str	r2, [r5, #0]
 800fde6:	461a      	mov	r2, r3
 800fde8:	f7f3 f8c0 	bl	8002f6c <_lseek>
 800fdec:	1c43      	adds	r3, r0, #1
 800fdee:	d102      	bne.n	800fdf6 <_lseek_r+0x1e>
 800fdf0:	682b      	ldr	r3, [r5, #0]
 800fdf2:	b103      	cbz	r3, 800fdf6 <_lseek_r+0x1e>
 800fdf4:	6023      	str	r3, [r4, #0]
 800fdf6:	bd38      	pop	{r3, r4, r5, pc}
 800fdf8:	20000860 	.word	0x20000860

0800fdfc <_malloc_usable_size_r>:
 800fdfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fe00:	1f18      	subs	r0, r3, #4
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	bfbc      	itt	lt
 800fe06:	580b      	ldrlt	r3, [r1, r0]
 800fe08:	18c0      	addlt	r0, r0, r3
 800fe0a:	4770      	bx	lr

0800fe0c <_read_r>:
 800fe0c:	b538      	push	{r3, r4, r5, lr}
 800fe0e:	4d07      	ldr	r5, [pc, #28]	; (800fe2c <_read_r+0x20>)
 800fe10:	4604      	mov	r4, r0
 800fe12:	4608      	mov	r0, r1
 800fe14:	4611      	mov	r1, r2
 800fe16:	2200      	movs	r2, #0
 800fe18:	602a      	str	r2, [r5, #0]
 800fe1a:	461a      	mov	r2, r3
 800fe1c:	f7f3 f846 	bl	8002eac <_read>
 800fe20:	1c43      	adds	r3, r0, #1
 800fe22:	d102      	bne.n	800fe2a <_read_r+0x1e>
 800fe24:	682b      	ldr	r3, [r5, #0]
 800fe26:	b103      	cbz	r3, 800fe2a <_read_r+0x1e>
 800fe28:	6023      	str	r3, [r4, #0]
 800fe2a:	bd38      	pop	{r3, r4, r5, pc}
 800fe2c:	20000860 	.word	0x20000860

0800fe30 <fmax>:
 800fe30:	b508      	push	{r3, lr}
 800fe32:	ed2d 8b04 	vpush	{d8-d9}
 800fe36:	eeb0 8a40 	vmov.f32	s16, s0
 800fe3a:	eef0 8a60 	vmov.f32	s17, s1
 800fe3e:	eeb0 9a41 	vmov.f32	s18, s2
 800fe42:	eef0 9a61 	vmov.f32	s19, s3
 800fe46:	f000 f81b 	bl	800fe80 <__fpclassifyd>
 800fe4a:	b168      	cbz	r0, 800fe68 <fmax+0x38>
 800fe4c:	eeb0 0a49 	vmov.f32	s0, s18
 800fe50:	eef0 0a69 	vmov.f32	s1, s19
 800fe54:	f000 f814 	bl	800fe80 <__fpclassifyd>
 800fe58:	b150      	cbz	r0, 800fe70 <fmax+0x40>
 800fe5a:	ec53 2b19 	vmov	r2, r3, d9
 800fe5e:	ec51 0b18 	vmov	r0, r1, d8
 800fe62:	f7f0 fe71 	bl	8000b48 <__aeabi_dcmpgt>
 800fe66:	b918      	cbnz	r0, 800fe70 <fmax+0x40>
 800fe68:	eeb0 8a49 	vmov.f32	s16, s18
 800fe6c:	eef0 8a69 	vmov.f32	s17, s19
 800fe70:	eeb0 0a48 	vmov.f32	s0, s16
 800fe74:	eef0 0a68 	vmov.f32	s1, s17
 800fe78:	ecbd 8b04 	vpop	{d8-d9}
 800fe7c:	bd08      	pop	{r3, pc}
	...

0800fe80 <__fpclassifyd>:
 800fe80:	ec51 0b10 	vmov	r0, r1, d0
 800fe84:	b510      	push	{r4, lr}
 800fe86:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 800fe8a:	460b      	mov	r3, r1
 800fe8c:	d019      	beq.n	800fec2 <__fpclassifyd+0x42>
 800fe8e:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 800fe92:	490e      	ldr	r1, [pc, #56]	; (800fecc <__fpclassifyd+0x4c>)
 800fe94:	428a      	cmp	r2, r1
 800fe96:	d90e      	bls.n	800feb6 <__fpclassifyd+0x36>
 800fe98:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 800fe9c:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 800fea0:	428a      	cmp	r2, r1
 800fea2:	d908      	bls.n	800feb6 <__fpclassifyd+0x36>
 800fea4:	4a0a      	ldr	r2, [pc, #40]	; (800fed0 <__fpclassifyd+0x50>)
 800fea6:	4213      	tst	r3, r2
 800fea8:	d007      	beq.n	800feba <__fpclassifyd+0x3a>
 800feaa:	4294      	cmp	r4, r2
 800feac:	d107      	bne.n	800febe <__fpclassifyd+0x3e>
 800feae:	fab0 f080 	clz	r0, r0
 800feb2:	0940      	lsrs	r0, r0, #5
 800feb4:	bd10      	pop	{r4, pc}
 800feb6:	2004      	movs	r0, #4
 800feb8:	e7fc      	b.n	800feb4 <__fpclassifyd+0x34>
 800feba:	2003      	movs	r0, #3
 800febc:	e7fa      	b.n	800feb4 <__fpclassifyd+0x34>
 800febe:	2000      	movs	r0, #0
 800fec0:	e7f8      	b.n	800feb4 <__fpclassifyd+0x34>
 800fec2:	2800      	cmp	r0, #0
 800fec4:	d1ee      	bne.n	800fea4 <__fpclassifyd+0x24>
 800fec6:	2002      	movs	r0, #2
 800fec8:	e7f4      	b.n	800feb4 <__fpclassifyd+0x34>
 800feca:	bf00      	nop
 800fecc:	7fdfffff 	.word	0x7fdfffff
 800fed0:	7ff00000 	.word	0x7ff00000

0800fed4 <atan2>:
 800fed4:	f000 b86c 	b.w	800ffb0 <__ieee754_atan2>

0800fed8 <log>:
 800fed8:	b538      	push	{r3, r4, r5, lr}
 800feda:	ed2d 8b02 	vpush	{d8}
 800fede:	ec55 4b10 	vmov	r4, r5, d0
 800fee2:	f000 f931 	bl	8010148 <__ieee754_log>
 800fee6:	4622      	mov	r2, r4
 800fee8:	462b      	mov	r3, r5
 800feea:	4620      	mov	r0, r4
 800feec:	4629      	mov	r1, r5
 800feee:	eeb0 8a40 	vmov.f32	s16, s0
 800fef2:	eef0 8a60 	vmov.f32	s17, s1
 800fef6:	f7f0 fe31 	bl	8000b5c <__aeabi_dcmpun>
 800fefa:	b998      	cbnz	r0, 800ff24 <log+0x4c>
 800fefc:	2200      	movs	r2, #0
 800fefe:	2300      	movs	r3, #0
 800ff00:	4620      	mov	r0, r4
 800ff02:	4629      	mov	r1, r5
 800ff04:	f7f0 fe20 	bl	8000b48 <__aeabi_dcmpgt>
 800ff08:	b960      	cbnz	r0, 800ff24 <log+0x4c>
 800ff0a:	2200      	movs	r2, #0
 800ff0c:	2300      	movs	r3, #0
 800ff0e:	4620      	mov	r0, r4
 800ff10:	4629      	mov	r1, r5
 800ff12:	f7f0 fdf1 	bl	8000af8 <__aeabi_dcmpeq>
 800ff16:	b160      	cbz	r0, 800ff32 <log+0x5a>
 800ff18:	f7fb fa34 	bl	800b384 <__errno>
 800ff1c:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 800ff48 <log+0x70>
 800ff20:	2322      	movs	r3, #34	; 0x22
 800ff22:	6003      	str	r3, [r0, #0]
 800ff24:	eeb0 0a48 	vmov.f32	s0, s16
 800ff28:	eef0 0a68 	vmov.f32	s1, s17
 800ff2c:	ecbd 8b02 	vpop	{d8}
 800ff30:	bd38      	pop	{r3, r4, r5, pc}
 800ff32:	f7fb fa27 	bl	800b384 <__errno>
 800ff36:	ecbd 8b02 	vpop	{d8}
 800ff3a:	2321      	movs	r3, #33	; 0x21
 800ff3c:	6003      	str	r3, [r0, #0]
 800ff3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ff42:	4803      	ldr	r0, [pc, #12]	; (800ff50 <log+0x78>)
 800ff44:	f7ff bb04 	b.w	800f550 <nan>
 800ff48:	00000000 	.word	0x00000000
 800ff4c:	fff00000 	.word	0xfff00000
 800ff50:	08010e7f 	.word	0x08010e7f

0800ff54 <sqrt>:
 800ff54:	b538      	push	{r3, r4, r5, lr}
 800ff56:	ed2d 8b02 	vpush	{d8}
 800ff5a:	ec55 4b10 	vmov	r4, r5, d0
 800ff5e:	f000 faad 	bl	80104bc <__ieee754_sqrt>
 800ff62:	4622      	mov	r2, r4
 800ff64:	462b      	mov	r3, r5
 800ff66:	4620      	mov	r0, r4
 800ff68:	4629      	mov	r1, r5
 800ff6a:	eeb0 8a40 	vmov.f32	s16, s0
 800ff6e:	eef0 8a60 	vmov.f32	s17, s1
 800ff72:	f7f0 fdf3 	bl	8000b5c <__aeabi_dcmpun>
 800ff76:	b990      	cbnz	r0, 800ff9e <sqrt+0x4a>
 800ff78:	2200      	movs	r2, #0
 800ff7a:	2300      	movs	r3, #0
 800ff7c:	4620      	mov	r0, r4
 800ff7e:	4629      	mov	r1, r5
 800ff80:	f7f0 fdc4 	bl	8000b0c <__aeabi_dcmplt>
 800ff84:	b158      	cbz	r0, 800ff9e <sqrt+0x4a>
 800ff86:	f7fb f9fd 	bl	800b384 <__errno>
 800ff8a:	2321      	movs	r3, #33	; 0x21
 800ff8c:	6003      	str	r3, [r0, #0]
 800ff8e:	2200      	movs	r2, #0
 800ff90:	2300      	movs	r3, #0
 800ff92:	4610      	mov	r0, r2
 800ff94:	4619      	mov	r1, r3
 800ff96:	f7f0 fc71 	bl	800087c <__aeabi_ddiv>
 800ff9a:	ec41 0b18 	vmov	d8, r0, r1
 800ff9e:	eeb0 0a48 	vmov.f32	s0, s16
 800ffa2:	eef0 0a68 	vmov.f32	s1, s17
 800ffa6:	ecbd 8b02 	vpop	{d8}
 800ffaa:	bd38      	pop	{r3, r4, r5, pc}
 800ffac:	0000      	movs	r0, r0
	...

0800ffb0 <__ieee754_atan2>:
 800ffb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ffb4:	ec57 6b11 	vmov	r6, r7, d1
 800ffb8:	4273      	negs	r3, r6
 800ffba:	f8df e184 	ldr.w	lr, [pc, #388]	; 8010140 <__ieee754_atan2+0x190>
 800ffbe:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800ffc2:	4333      	orrs	r3, r6
 800ffc4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800ffc8:	4573      	cmp	r3, lr
 800ffca:	ec51 0b10 	vmov	r0, r1, d0
 800ffce:	ee11 8a10 	vmov	r8, s2
 800ffd2:	d80a      	bhi.n	800ffea <__ieee754_atan2+0x3a>
 800ffd4:	4244      	negs	r4, r0
 800ffd6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ffda:	4304      	orrs	r4, r0
 800ffdc:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800ffe0:	4574      	cmp	r4, lr
 800ffe2:	ee10 9a10 	vmov	r9, s0
 800ffe6:	468c      	mov	ip, r1
 800ffe8:	d907      	bls.n	800fffa <__ieee754_atan2+0x4a>
 800ffea:	4632      	mov	r2, r6
 800ffec:	463b      	mov	r3, r7
 800ffee:	f7f0 f965 	bl	80002bc <__adddf3>
 800fff2:	ec41 0b10 	vmov	d0, r0, r1
 800fff6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fffa:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800fffe:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010002:	4334      	orrs	r4, r6
 8010004:	d103      	bne.n	801000e <__ieee754_atan2+0x5e>
 8010006:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801000a:	f000 bb09 	b.w	8010620 <atan>
 801000e:	17bc      	asrs	r4, r7, #30
 8010010:	f004 0402 	and.w	r4, r4, #2
 8010014:	ea53 0909 	orrs.w	r9, r3, r9
 8010018:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801001c:	d107      	bne.n	801002e <__ieee754_atan2+0x7e>
 801001e:	2c02      	cmp	r4, #2
 8010020:	d060      	beq.n	80100e4 <__ieee754_atan2+0x134>
 8010022:	2c03      	cmp	r4, #3
 8010024:	d1e5      	bne.n	800fff2 <__ieee754_atan2+0x42>
 8010026:	a142      	add	r1, pc, #264	; (adr r1, 8010130 <__ieee754_atan2+0x180>)
 8010028:	e9d1 0100 	ldrd	r0, r1, [r1]
 801002c:	e7e1      	b.n	800fff2 <__ieee754_atan2+0x42>
 801002e:	ea52 0808 	orrs.w	r8, r2, r8
 8010032:	d106      	bne.n	8010042 <__ieee754_atan2+0x92>
 8010034:	f1bc 0f00 	cmp.w	ip, #0
 8010038:	da5f      	bge.n	80100fa <__ieee754_atan2+0x14a>
 801003a:	a13f      	add	r1, pc, #252	; (adr r1, 8010138 <__ieee754_atan2+0x188>)
 801003c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010040:	e7d7      	b.n	800fff2 <__ieee754_atan2+0x42>
 8010042:	4572      	cmp	r2, lr
 8010044:	d10f      	bne.n	8010066 <__ieee754_atan2+0xb6>
 8010046:	4293      	cmp	r3, r2
 8010048:	f104 34ff 	add.w	r4, r4, #4294967295
 801004c:	d107      	bne.n	801005e <__ieee754_atan2+0xae>
 801004e:	2c02      	cmp	r4, #2
 8010050:	d84c      	bhi.n	80100ec <__ieee754_atan2+0x13c>
 8010052:	4b35      	ldr	r3, [pc, #212]	; (8010128 <__ieee754_atan2+0x178>)
 8010054:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8010058:	e9d4 0100 	ldrd	r0, r1, [r4]
 801005c:	e7c9      	b.n	800fff2 <__ieee754_atan2+0x42>
 801005e:	2c02      	cmp	r4, #2
 8010060:	d848      	bhi.n	80100f4 <__ieee754_atan2+0x144>
 8010062:	4b32      	ldr	r3, [pc, #200]	; (801012c <__ieee754_atan2+0x17c>)
 8010064:	e7f6      	b.n	8010054 <__ieee754_atan2+0xa4>
 8010066:	4573      	cmp	r3, lr
 8010068:	d0e4      	beq.n	8010034 <__ieee754_atan2+0x84>
 801006a:	1a9b      	subs	r3, r3, r2
 801006c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8010070:	ea4f 5223 	mov.w	r2, r3, asr #20
 8010074:	da1e      	bge.n	80100b4 <__ieee754_atan2+0x104>
 8010076:	2f00      	cmp	r7, #0
 8010078:	da01      	bge.n	801007e <__ieee754_atan2+0xce>
 801007a:	323c      	adds	r2, #60	; 0x3c
 801007c:	db1e      	blt.n	80100bc <__ieee754_atan2+0x10c>
 801007e:	4632      	mov	r2, r6
 8010080:	463b      	mov	r3, r7
 8010082:	f7f0 fbfb 	bl	800087c <__aeabi_ddiv>
 8010086:	ec41 0b10 	vmov	d0, r0, r1
 801008a:	f000 fc69 	bl	8010960 <fabs>
 801008e:	f000 fac7 	bl	8010620 <atan>
 8010092:	ec51 0b10 	vmov	r0, r1, d0
 8010096:	2c01      	cmp	r4, #1
 8010098:	d013      	beq.n	80100c2 <__ieee754_atan2+0x112>
 801009a:	2c02      	cmp	r4, #2
 801009c:	d015      	beq.n	80100ca <__ieee754_atan2+0x11a>
 801009e:	2c00      	cmp	r4, #0
 80100a0:	d0a7      	beq.n	800fff2 <__ieee754_atan2+0x42>
 80100a2:	a319      	add	r3, pc, #100	; (adr r3, 8010108 <__ieee754_atan2+0x158>)
 80100a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100a8:	f7f0 f906 	bl	80002b8 <__aeabi_dsub>
 80100ac:	a318      	add	r3, pc, #96	; (adr r3, 8010110 <__ieee754_atan2+0x160>)
 80100ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100b2:	e014      	b.n	80100de <__ieee754_atan2+0x12e>
 80100b4:	a118      	add	r1, pc, #96	; (adr r1, 8010118 <__ieee754_atan2+0x168>)
 80100b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80100ba:	e7ec      	b.n	8010096 <__ieee754_atan2+0xe6>
 80100bc:	2000      	movs	r0, #0
 80100be:	2100      	movs	r1, #0
 80100c0:	e7e9      	b.n	8010096 <__ieee754_atan2+0xe6>
 80100c2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80100c6:	4619      	mov	r1, r3
 80100c8:	e793      	b.n	800fff2 <__ieee754_atan2+0x42>
 80100ca:	a30f      	add	r3, pc, #60	; (adr r3, 8010108 <__ieee754_atan2+0x158>)
 80100cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100d0:	f7f0 f8f2 	bl	80002b8 <__aeabi_dsub>
 80100d4:	4602      	mov	r2, r0
 80100d6:	460b      	mov	r3, r1
 80100d8:	a10d      	add	r1, pc, #52	; (adr r1, 8010110 <__ieee754_atan2+0x160>)
 80100da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80100de:	f7f0 f8eb 	bl	80002b8 <__aeabi_dsub>
 80100e2:	e786      	b.n	800fff2 <__ieee754_atan2+0x42>
 80100e4:	a10a      	add	r1, pc, #40	; (adr r1, 8010110 <__ieee754_atan2+0x160>)
 80100e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80100ea:	e782      	b.n	800fff2 <__ieee754_atan2+0x42>
 80100ec:	a10c      	add	r1, pc, #48	; (adr r1, 8010120 <__ieee754_atan2+0x170>)
 80100ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80100f2:	e77e      	b.n	800fff2 <__ieee754_atan2+0x42>
 80100f4:	2000      	movs	r0, #0
 80100f6:	2100      	movs	r1, #0
 80100f8:	e77b      	b.n	800fff2 <__ieee754_atan2+0x42>
 80100fa:	a107      	add	r1, pc, #28	; (adr r1, 8010118 <__ieee754_atan2+0x168>)
 80100fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010100:	e777      	b.n	800fff2 <__ieee754_atan2+0x42>
 8010102:	bf00      	nop
 8010104:	f3af 8000 	nop.w
 8010108:	33145c07 	.word	0x33145c07
 801010c:	3ca1a626 	.word	0x3ca1a626
 8010110:	54442d18 	.word	0x54442d18
 8010114:	400921fb 	.word	0x400921fb
 8010118:	54442d18 	.word	0x54442d18
 801011c:	3ff921fb 	.word	0x3ff921fb
 8010120:	54442d18 	.word	0x54442d18
 8010124:	3fe921fb 	.word	0x3fe921fb
 8010128:	08011240 	.word	0x08011240
 801012c:	08011258 	.word	0x08011258
 8010130:	54442d18 	.word	0x54442d18
 8010134:	c00921fb 	.word	0xc00921fb
 8010138:	54442d18 	.word	0x54442d18
 801013c:	bff921fb 	.word	0xbff921fb
 8010140:	7ff00000 	.word	0x7ff00000
 8010144:	00000000 	.word	0x00000000

08010148 <__ieee754_log>:
 8010148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801014c:	ec51 0b10 	vmov	r0, r1, d0
 8010150:	ed2d 8b04 	vpush	{d8-d9}
 8010154:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8010158:	b083      	sub	sp, #12
 801015a:	460d      	mov	r5, r1
 801015c:	da29      	bge.n	80101b2 <__ieee754_log+0x6a>
 801015e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010162:	4303      	orrs	r3, r0
 8010164:	ee10 2a10 	vmov	r2, s0
 8010168:	d10c      	bne.n	8010184 <__ieee754_log+0x3c>
 801016a:	49cf      	ldr	r1, [pc, #828]	; (80104a8 <__ieee754_log+0x360>)
 801016c:	2200      	movs	r2, #0
 801016e:	2300      	movs	r3, #0
 8010170:	2000      	movs	r0, #0
 8010172:	f7f0 fb83 	bl	800087c <__aeabi_ddiv>
 8010176:	ec41 0b10 	vmov	d0, r0, r1
 801017a:	b003      	add	sp, #12
 801017c:	ecbd 8b04 	vpop	{d8-d9}
 8010180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010184:	2900      	cmp	r1, #0
 8010186:	da05      	bge.n	8010194 <__ieee754_log+0x4c>
 8010188:	460b      	mov	r3, r1
 801018a:	f7f0 f895 	bl	80002b8 <__aeabi_dsub>
 801018e:	2200      	movs	r2, #0
 8010190:	2300      	movs	r3, #0
 8010192:	e7ee      	b.n	8010172 <__ieee754_log+0x2a>
 8010194:	4bc5      	ldr	r3, [pc, #788]	; (80104ac <__ieee754_log+0x364>)
 8010196:	2200      	movs	r2, #0
 8010198:	f7f0 fa46 	bl	8000628 <__aeabi_dmul>
 801019c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 80101a0:	460d      	mov	r5, r1
 80101a2:	4ac3      	ldr	r2, [pc, #780]	; (80104b0 <__ieee754_log+0x368>)
 80101a4:	4295      	cmp	r5, r2
 80101a6:	dd06      	ble.n	80101b6 <__ieee754_log+0x6e>
 80101a8:	4602      	mov	r2, r0
 80101aa:	460b      	mov	r3, r1
 80101ac:	f7f0 f886 	bl	80002bc <__adddf3>
 80101b0:	e7e1      	b.n	8010176 <__ieee754_log+0x2e>
 80101b2:	2300      	movs	r3, #0
 80101b4:	e7f5      	b.n	80101a2 <__ieee754_log+0x5a>
 80101b6:	152c      	asrs	r4, r5, #20
 80101b8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80101bc:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80101c0:	441c      	add	r4, r3
 80101c2:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 80101c6:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 80101ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80101ce:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 80101d2:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 80101d6:	ea42 0105 	orr.w	r1, r2, r5
 80101da:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 80101de:	2200      	movs	r2, #0
 80101e0:	4bb4      	ldr	r3, [pc, #720]	; (80104b4 <__ieee754_log+0x36c>)
 80101e2:	f7f0 f869 	bl	80002b8 <__aeabi_dsub>
 80101e6:	1cab      	adds	r3, r5, #2
 80101e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80101ec:	2b02      	cmp	r3, #2
 80101ee:	4682      	mov	sl, r0
 80101f0:	468b      	mov	fp, r1
 80101f2:	f04f 0200 	mov.w	r2, #0
 80101f6:	dc53      	bgt.n	80102a0 <__ieee754_log+0x158>
 80101f8:	2300      	movs	r3, #0
 80101fa:	f7f0 fc7d 	bl	8000af8 <__aeabi_dcmpeq>
 80101fe:	b1d0      	cbz	r0, 8010236 <__ieee754_log+0xee>
 8010200:	2c00      	cmp	r4, #0
 8010202:	f000 8122 	beq.w	801044a <__ieee754_log+0x302>
 8010206:	4620      	mov	r0, r4
 8010208:	f7f0 f9a4 	bl	8000554 <__aeabi_i2d>
 801020c:	a390      	add	r3, pc, #576	; (adr r3, 8010450 <__ieee754_log+0x308>)
 801020e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010212:	4606      	mov	r6, r0
 8010214:	460f      	mov	r7, r1
 8010216:	f7f0 fa07 	bl	8000628 <__aeabi_dmul>
 801021a:	a38f      	add	r3, pc, #572	; (adr r3, 8010458 <__ieee754_log+0x310>)
 801021c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010220:	4604      	mov	r4, r0
 8010222:	460d      	mov	r5, r1
 8010224:	4630      	mov	r0, r6
 8010226:	4639      	mov	r1, r7
 8010228:	f7f0 f9fe 	bl	8000628 <__aeabi_dmul>
 801022c:	4602      	mov	r2, r0
 801022e:	460b      	mov	r3, r1
 8010230:	4620      	mov	r0, r4
 8010232:	4629      	mov	r1, r5
 8010234:	e7ba      	b.n	80101ac <__ieee754_log+0x64>
 8010236:	a38a      	add	r3, pc, #552	; (adr r3, 8010460 <__ieee754_log+0x318>)
 8010238:	e9d3 2300 	ldrd	r2, r3, [r3]
 801023c:	4650      	mov	r0, sl
 801023e:	4659      	mov	r1, fp
 8010240:	f7f0 f9f2 	bl	8000628 <__aeabi_dmul>
 8010244:	4602      	mov	r2, r0
 8010246:	460b      	mov	r3, r1
 8010248:	2000      	movs	r0, #0
 801024a:	499b      	ldr	r1, [pc, #620]	; (80104b8 <__ieee754_log+0x370>)
 801024c:	f7f0 f834 	bl	80002b8 <__aeabi_dsub>
 8010250:	4652      	mov	r2, sl
 8010252:	4606      	mov	r6, r0
 8010254:	460f      	mov	r7, r1
 8010256:	465b      	mov	r3, fp
 8010258:	4650      	mov	r0, sl
 801025a:	4659      	mov	r1, fp
 801025c:	f7f0 f9e4 	bl	8000628 <__aeabi_dmul>
 8010260:	4602      	mov	r2, r0
 8010262:	460b      	mov	r3, r1
 8010264:	4630      	mov	r0, r6
 8010266:	4639      	mov	r1, r7
 8010268:	f7f0 f9de 	bl	8000628 <__aeabi_dmul>
 801026c:	4606      	mov	r6, r0
 801026e:	460f      	mov	r7, r1
 8010270:	b914      	cbnz	r4, 8010278 <__ieee754_log+0x130>
 8010272:	4632      	mov	r2, r6
 8010274:	463b      	mov	r3, r7
 8010276:	e0a2      	b.n	80103be <__ieee754_log+0x276>
 8010278:	4620      	mov	r0, r4
 801027a:	f7f0 f96b 	bl	8000554 <__aeabi_i2d>
 801027e:	a374      	add	r3, pc, #464	; (adr r3, 8010450 <__ieee754_log+0x308>)
 8010280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010284:	4680      	mov	r8, r0
 8010286:	4689      	mov	r9, r1
 8010288:	f7f0 f9ce 	bl	8000628 <__aeabi_dmul>
 801028c:	a372      	add	r3, pc, #456	; (adr r3, 8010458 <__ieee754_log+0x310>)
 801028e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010292:	4604      	mov	r4, r0
 8010294:	460d      	mov	r5, r1
 8010296:	4640      	mov	r0, r8
 8010298:	4649      	mov	r1, r9
 801029a:	f7f0 f9c5 	bl	8000628 <__aeabi_dmul>
 801029e:	e0a7      	b.n	80103f0 <__ieee754_log+0x2a8>
 80102a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80102a4:	f7f0 f80a 	bl	80002bc <__adddf3>
 80102a8:	4602      	mov	r2, r0
 80102aa:	460b      	mov	r3, r1
 80102ac:	4650      	mov	r0, sl
 80102ae:	4659      	mov	r1, fp
 80102b0:	f7f0 fae4 	bl	800087c <__aeabi_ddiv>
 80102b4:	ec41 0b18 	vmov	d8, r0, r1
 80102b8:	4620      	mov	r0, r4
 80102ba:	f7f0 f94b 	bl	8000554 <__aeabi_i2d>
 80102be:	ec53 2b18 	vmov	r2, r3, d8
 80102c2:	ec41 0b19 	vmov	d9, r0, r1
 80102c6:	ec51 0b18 	vmov	r0, r1, d8
 80102ca:	f7f0 f9ad 	bl	8000628 <__aeabi_dmul>
 80102ce:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 80102d2:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 80102d6:	9301      	str	r3, [sp, #4]
 80102d8:	4602      	mov	r2, r0
 80102da:	460b      	mov	r3, r1
 80102dc:	4680      	mov	r8, r0
 80102de:	4689      	mov	r9, r1
 80102e0:	f7f0 f9a2 	bl	8000628 <__aeabi_dmul>
 80102e4:	a360      	add	r3, pc, #384	; (adr r3, 8010468 <__ieee754_log+0x320>)
 80102e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102ea:	4606      	mov	r6, r0
 80102ec:	460f      	mov	r7, r1
 80102ee:	f7f0 f99b 	bl	8000628 <__aeabi_dmul>
 80102f2:	a35f      	add	r3, pc, #380	; (adr r3, 8010470 <__ieee754_log+0x328>)
 80102f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102f8:	f7ef ffe0 	bl	80002bc <__adddf3>
 80102fc:	4632      	mov	r2, r6
 80102fe:	463b      	mov	r3, r7
 8010300:	f7f0 f992 	bl	8000628 <__aeabi_dmul>
 8010304:	a35c      	add	r3, pc, #368	; (adr r3, 8010478 <__ieee754_log+0x330>)
 8010306:	e9d3 2300 	ldrd	r2, r3, [r3]
 801030a:	f7ef ffd7 	bl	80002bc <__adddf3>
 801030e:	4632      	mov	r2, r6
 8010310:	463b      	mov	r3, r7
 8010312:	f7f0 f989 	bl	8000628 <__aeabi_dmul>
 8010316:	a35a      	add	r3, pc, #360	; (adr r3, 8010480 <__ieee754_log+0x338>)
 8010318:	e9d3 2300 	ldrd	r2, r3, [r3]
 801031c:	f7ef ffce 	bl	80002bc <__adddf3>
 8010320:	4642      	mov	r2, r8
 8010322:	464b      	mov	r3, r9
 8010324:	f7f0 f980 	bl	8000628 <__aeabi_dmul>
 8010328:	a357      	add	r3, pc, #348	; (adr r3, 8010488 <__ieee754_log+0x340>)
 801032a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801032e:	4680      	mov	r8, r0
 8010330:	4689      	mov	r9, r1
 8010332:	4630      	mov	r0, r6
 8010334:	4639      	mov	r1, r7
 8010336:	f7f0 f977 	bl	8000628 <__aeabi_dmul>
 801033a:	a355      	add	r3, pc, #340	; (adr r3, 8010490 <__ieee754_log+0x348>)
 801033c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010340:	f7ef ffbc 	bl	80002bc <__adddf3>
 8010344:	4632      	mov	r2, r6
 8010346:	463b      	mov	r3, r7
 8010348:	f7f0 f96e 	bl	8000628 <__aeabi_dmul>
 801034c:	a352      	add	r3, pc, #328	; (adr r3, 8010498 <__ieee754_log+0x350>)
 801034e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010352:	f7ef ffb3 	bl	80002bc <__adddf3>
 8010356:	4632      	mov	r2, r6
 8010358:	463b      	mov	r3, r7
 801035a:	f7f0 f965 	bl	8000628 <__aeabi_dmul>
 801035e:	460b      	mov	r3, r1
 8010360:	4602      	mov	r2, r0
 8010362:	4649      	mov	r1, r9
 8010364:	4640      	mov	r0, r8
 8010366:	f7ef ffa9 	bl	80002bc <__adddf3>
 801036a:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 801036e:	9b01      	ldr	r3, [sp, #4]
 8010370:	3551      	adds	r5, #81	; 0x51
 8010372:	431d      	orrs	r5, r3
 8010374:	2d00      	cmp	r5, #0
 8010376:	4680      	mov	r8, r0
 8010378:	4689      	mov	r9, r1
 801037a:	dd48      	ble.n	801040e <__ieee754_log+0x2c6>
 801037c:	4b4e      	ldr	r3, [pc, #312]	; (80104b8 <__ieee754_log+0x370>)
 801037e:	2200      	movs	r2, #0
 8010380:	4650      	mov	r0, sl
 8010382:	4659      	mov	r1, fp
 8010384:	f7f0 f950 	bl	8000628 <__aeabi_dmul>
 8010388:	4652      	mov	r2, sl
 801038a:	465b      	mov	r3, fp
 801038c:	f7f0 f94c 	bl	8000628 <__aeabi_dmul>
 8010390:	4602      	mov	r2, r0
 8010392:	460b      	mov	r3, r1
 8010394:	4606      	mov	r6, r0
 8010396:	460f      	mov	r7, r1
 8010398:	4640      	mov	r0, r8
 801039a:	4649      	mov	r1, r9
 801039c:	f7ef ff8e 	bl	80002bc <__adddf3>
 80103a0:	ec53 2b18 	vmov	r2, r3, d8
 80103a4:	f7f0 f940 	bl	8000628 <__aeabi_dmul>
 80103a8:	4680      	mov	r8, r0
 80103aa:	4689      	mov	r9, r1
 80103ac:	b964      	cbnz	r4, 80103c8 <__ieee754_log+0x280>
 80103ae:	4602      	mov	r2, r0
 80103b0:	460b      	mov	r3, r1
 80103b2:	4630      	mov	r0, r6
 80103b4:	4639      	mov	r1, r7
 80103b6:	f7ef ff7f 	bl	80002b8 <__aeabi_dsub>
 80103ba:	4602      	mov	r2, r0
 80103bc:	460b      	mov	r3, r1
 80103be:	4650      	mov	r0, sl
 80103c0:	4659      	mov	r1, fp
 80103c2:	f7ef ff79 	bl	80002b8 <__aeabi_dsub>
 80103c6:	e6d6      	b.n	8010176 <__ieee754_log+0x2e>
 80103c8:	a321      	add	r3, pc, #132	; (adr r3, 8010450 <__ieee754_log+0x308>)
 80103ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103ce:	ec51 0b19 	vmov	r0, r1, d9
 80103d2:	f7f0 f929 	bl	8000628 <__aeabi_dmul>
 80103d6:	a320      	add	r3, pc, #128	; (adr r3, 8010458 <__ieee754_log+0x310>)
 80103d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103dc:	4604      	mov	r4, r0
 80103de:	460d      	mov	r5, r1
 80103e0:	ec51 0b19 	vmov	r0, r1, d9
 80103e4:	f7f0 f920 	bl	8000628 <__aeabi_dmul>
 80103e8:	4642      	mov	r2, r8
 80103ea:	464b      	mov	r3, r9
 80103ec:	f7ef ff66 	bl	80002bc <__adddf3>
 80103f0:	4602      	mov	r2, r0
 80103f2:	460b      	mov	r3, r1
 80103f4:	4630      	mov	r0, r6
 80103f6:	4639      	mov	r1, r7
 80103f8:	f7ef ff5e 	bl	80002b8 <__aeabi_dsub>
 80103fc:	4652      	mov	r2, sl
 80103fe:	465b      	mov	r3, fp
 8010400:	f7ef ff5a 	bl	80002b8 <__aeabi_dsub>
 8010404:	4602      	mov	r2, r0
 8010406:	460b      	mov	r3, r1
 8010408:	4620      	mov	r0, r4
 801040a:	4629      	mov	r1, r5
 801040c:	e7d9      	b.n	80103c2 <__ieee754_log+0x27a>
 801040e:	4602      	mov	r2, r0
 8010410:	460b      	mov	r3, r1
 8010412:	4650      	mov	r0, sl
 8010414:	4659      	mov	r1, fp
 8010416:	f7ef ff4f 	bl	80002b8 <__aeabi_dsub>
 801041a:	ec53 2b18 	vmov	r2, r3, d8
 801041e:	f7f0 f903 	bl	8000628 <__aeabi_dmul>
 8010422:	4606      	mov	r6, r0
 8010424:	460f      	mov	r7, r1
 8010426:	2c00      	cmp	r4, #0
 8010428:	f43f af23 	beq.w	8010272 <__ieee754_log+0x12a>
 801042c:	a308      	add	r3, pc, #32	; (adr r3, 8010450 <__ieee754_log+0x308>)
 801042e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010432:	ec51 0b19 	vmov	r0, r1, d9
 8010436:	f7f0 f8f7 	bl	8000628 <__aeabi_dmul>
 801043a:	a307      	add	r3, pc, #28	; (adr r3, 8010458 <__ieee754_log+0x310>)
 801043c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010440:	4604      	mov	r4, r0
 8010442:	460d      	mov	r5, r1
 8010444:	ec51 0b19 	vmov	r0, r1, d9
 8010448:	e727      	b.n	801029a <__ieee754_log+0x152>
 801044a:	ed9f 0b15 	vldr	d0, [pc, #84]	; 80104a0 <__ieee754_log+0x358>
 801044e:	e694      	b.n	801017a <__ieee754_log+0x32>
 8010450:	fee00000 	.word	0xfee00000
 8010454:	3fe62e42 	.word	0x3fe62e42
 8010458:	35793c76 	.word	0x35793c76
 801045c:	3dea39ef 	.word	0x3dea39ef
 8010460:	55555555 	.word	0x55555555
 8010464:	3fd55555 	.word	0x3fd55555
 8010468:	df3e5244 	.word	0xdf3e5244
 801046c:	3fc2f112 	.word	0x3fc2f112
 8010470:	96cb03de 	.word	0x96cb03de
 8010474:	3fc74664 	.word	0x3fc74664
 8010478:	94229359 	.word	0x94229359
 801047c:	3fd24924 	.word	0x3fd24924
 8010480:	55555593 	.word	0x55555593
 8010484:	3fe55555 	.word	0x3fe55555
 8010488:	d078c69f 	.word	0xd078c69f
 801048c:	3fc39a09 	.word	0x3fc39a09
 8010490:	1d8e78af 	.word	0x1d8e78af
 8010494:	3fcc71c5 	.word	0x3fcc71c5
 8010498:	9997fa04 	.word	0x9997fa04
 801049c:	3fd99999 	.word	0x3fd99999
	...
 80104a8:	c3500000 	.word	0xc3500000
 80104ac:	43500000 	.word	0x43500000
 80104b0:	7fefffff 	.word	0x7fefffff
 80104b4:	3ff00000 	.word	0x3ff00000
 80104b8:	3fe00000 	.word	0x3fe00000

080104bc <__ieee754_sqrt>:
 80104bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80104c0:	ec55 4b10 	vmov	r4, r5, d0
 80104c4:	4e55      	ldr	r6, [pc, #340]	; (801061c <__ieee754_sqrt+0x160>)
 80104c6:	43ae      	bics	r6, r5
 80104c8:	ee10 0a10 	vmov	r0, s0
 80104cc:	ee10 3a10 	vmov	r3, s0
 80104d0:	462a      	mov	r2, r5
 80104d2:	4629      	mov	r1, r5
 80104d4:	d110      	bne.n	80104f8 <__ieee754_sqrt+0x3c>
 80104d6:	ee10 2a10 	vmov	r2, s0
 80104da:	462b      	mov	r3, r5
 80104dc:	f7f0 f8a4 	bl	8000628 <__aeabi_dmul>
 80104e0:	4602      	mov	r2, r0
 80104e2:	460b      	mov	r3, r1
 80104e4:	4620      	mov	r0, r4
 80104e6:	4629      	mov	r1, r5
 80104e8:	f7ef fee8 	bl	80002bc <__adddf3>
 80104ec:	4604      	mov	r4, r0
 80104ee:	460d      	mov	r5, r1
 80104f0:	ec45 4b10 	vmov	d0, r4, r5
 80104f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80104f8:	2d00      	cmp	r5, #0
 80104fa:	dc10      	bgt.n	801051e <__ieee754_sqrt+0x62>
 80104fc:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8010500:	4330      	orrs	r0, r6
 8010502:	d0f5      	beq.n	80104f0 <__ieee754_sqrt+0x34>
 8010504:	b15d      	cbz	r5, 801051e <__ieee754_sqrt+0x62>
 8010506:	ee10 2a10 	vmov	r2, s0
 801050a:	462b      	mov	r3, r5
 801050c:	ee10 0a10 	vmov	r0, s0
 8010510:	f7ef fed2 	bl	80002b8 <__aeabi_dsub>
 8010514:	4602      	mov	r2, r0
 8010516:	460b      	mov	r3, r1
 8010518:	f7f0 f9b0 	bl	800087c <__aeabi_ddiv>
 801051c:	e7e6      	b.n	80104ec <__ieee754_sqrt+0x30>
 801051e:	1512      	asrs	r2, r2, #20
 8010520:	d074      	beq.n	801060c <__ieee754_sqrt+0x150>
 8010522:	07d4      	lsls	r4, r2, #31
 8010524:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8010528:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 801052c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8010530:	bf5e      	ittt	pl
 8010532:	0fda      	lsrpl	r2, r3, #31
 8010534:	005b      	lslpl	r3, r3, #1
 8010536:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 801053a:	2400      	movs	r4, #0
 801053c:	0fda      	lsrs	r2, r3, #31
 801053e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8010542:	107f      	asrs	r7, r7, #1
 8010544:	005b      	lsls	r3, r3, #1
 8010546:	2516      	movs	r5, #22
 8010548:	4620      	mov	r0, r4
 801054a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 801054e:	1886      	adds	r6, r0, r2
 8010550:	428e      	cmp	r6, r1
 8010552:	bfde      	ittt	le
 8010554:	1b89      	suble	r1, r1, r6
 8010556:	18b0      	addle	r0, r6, r2
 8010558:	18a4      	addle	r4, r4, r2
 801055a:	0049      	lsls	r1, r1, #1
 801055c:	3d01      	subs	r5, #1
 801055e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8010562:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8010566:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801056a:	d1f0      	bne.n	801054e <__ieee754_sqrt+0x92>
 801056c:	462a      	mov	r2, r5
 801056e:	f04f 0e20 	mov.w	lr, #32
 8010572:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8010576:	4281      	cmp	r1, r0
 8010578:	eb06 0c05 	add.w	ip, r6, r5
 801057c:	dc02      	bgt.n	8010584 <__ieee754_sqrt+0xc8>
 801057e:	d113      	bne.n	80105a8 <__ieee754_sqrt+0xec>
 8010580:	459c      	cmp	ip, r3
 8010582:	d811      	bhi.n	80105a8 <__ieee754_sqrt+0xec>
 8010584:	f1bc 0f00 	cmp.w	ip, #0
 8010588:	eb0c 0506 	add.w	r5, ip, r6
 801058c:	da43      	bge.n	8010616 <__ieee754_sqrt+0x15a>
 801058e:	2d00      	cmp	r5, #0
 8010590:	db41      	blt.n	8010616 <__ieee754_sqrt+0x15a>
 8010592:	f100 0801 	add.w	r8, r0, #1
 8010596:	1a09      	subs	r1, r1, r0
 8010598:	459c      	cmp	ip, r3
 801059a:	bf88      	it	hi
 801059c:	f101 31ff 	addhi.w	r1, r1, #4294967295
 80105a0:	eba3 030c 	sub.w	r3, r3, ip
 80105a4:	4432      	add	r2, r6
 80105a6:	4640      	mov	r0, r8
 80105a8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80105ac:	f1be 0e01 	subs.w	lr, lr, #1
 80105b0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 80105b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80105b8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80105bc:	d1db      	bne.n	8010576 <__ieee754_sqrt+0xba>
 80105be:	430b      	orrs	r3, r1
 80105c0:	d006      	beq.n	80105d0 <__ieee754_sqrt+0x114>
 80105c2:	1c50      	adds	r0, r2, #1
 80105c4:	bf13      	iteet	ne
 80105c6:	3201      	addne	r2, #1
 80105c8:	3401      	addeq	r4, #1
 80105ca:	4672      	moveq	r2, lr
 80105cc:	f022 0201 	bicne.w	r2, r2, #1
 80105d0:	1063      	asrs	r3, r4, #1
 80105d2:	0852      	lsrs	r2, r2, #1
 80105d4:	07e1      	lsls	r1, r4, #31
 80105d6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80105da:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80105de:	bf48      	it	mi
 80105e0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80105e4:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80105e8:	4614      	mov	r4, r2
 80105ea:	e781      	b.n	80104f0 <__ieee754_sqrt+0x34>
 80105ec:	0ad9      	lsrs	r1, r3, #11
 80105ee:	3815      	subs	r0, #21
 80105f0:	055b      	lsls	r3, r3, #21
 80105f2:	2900      	cmp	r1, #0
 80105f4:	d0fa      	beq.n	80105ec <__ieee754_sqrt+0x130>
 80105f6:	02cd      	lsls	r5, r1, #11
 80105f8:	d50a      	bpl.n	8010610 <__ieee754_sqrt+0x154>
 80105fa:	f1c2 0420 	rsb	r4, r2, #32
 80105fe:	fa23 f404 	lsr.w	r4, r3, r4
 8010602:	1e55      	subs	r5, r2, #1
 8010604:	4093      	lsls	r3, r2
 8010606:	4321      	orrs	r1, r4
 8010608:	1b42      	subs	r2, r0, r5
 801060a:	e78a      	b.n	8010522 <__ieee754_sqrt+0x66>
 801060c:	4610      	mov	r0, r2
 801060e:	e7f0      	b.n	80105f2 <__ieee754_sqrt+0x136>
 8010610:	0049      	lsls	r1, r1, #1
 8010612:	3201      	adds	r2, #1
 8010614:	e7ef      	b.n	80105f6 <__ieee754_sqrt+0x13a>
 8010616:	4680      	mov	r8, r0
 8010618:	e7bd      	b.n	8010596 <__ieee754_sqrt+0xda>
 801061a:	bf00      	nop
 801061c:	7ff00000 	.word	0x7ff00000

08010620 <atan>:
 8010620:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010624:	ec55 4b10 	vmov	r4, r5, d0
 8010628:	4bc3      	ldr	r3, [pc, #780]	; (8010938 <atan+0x318>)
 801062a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801062e:	429e      	cmp	r6, r3
 8010630:	46ab      	mov	fp, r5
 8010632:	dd18      	ble.n	8010666 <atan+0x46>
 8010634:	4bc1      	ldr	r3, [pc, #772]	; (801093c <atan+0x31c>)
 8010636:	429e      	cmp	r6, r3
 8010638:	dc01      	bgt.n	801063e <atan+0x1e>
 801063a:	d109      	bne.n	8010650 <atan+0x30>
 801063c:	b144      	cbz	r4, 8010650 <atan+0x30>
 801063e:	4622      	mov	r2, r4
 8010640:	462b      	mov	r3, r5
 8010642:	4620      	mov	r0, r4
 8010644:	4629      	mov	r1, r5
 8010646:	f7ef fe39 	bl	80002bc <__adddf3>
 801064a:	4604      	mov	r4, r0
 801064c:	460d      	mov	r5, r1
 801064e:	e006      	b.n	801065e <atan+0x3e>
 8010650:	f1bb 0f00 	cmp.w	fp, #0
 8010654:	f300 8131 	bgt.w	80108ba <atan+0x29a>
 8010658:	a59b      	add	r5, pc, #620	; (adr r5, 80108c8 <atan+0x2a8>)
 801065a:	e9d5 4500 	ldrd	r4, r5, [r5]
 801065e:	ec45 4b10 	vmov	d0, r4, r5
 8010662:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010666:	4bb6      	ldr	r3, [pc, #728]	; (8010940 <atan+0x320>)
 8010668:	429e      	cmp	r6, r3
 801066a:	dc14      	bgt.n	8010696 <atan+0x76>
 801066c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8010670:	429e      	cmp	r6, r3
 8010672:	dc0d      	bgt.n	8010690 <atan+0x70>
 8010674:	a396      	add	r3, pc, #600	; (adr r3, 80108d0 <atan+0x2b0>)
 8010676:	e9d3 2300 	ldrd	r2, r3, [r3]
 801067a:	ee10 0a10 	vmov	r0, s0
 801067e:	4629      	mov	r1, r5
 8010680:	f7ef fe1c 	bl	80002bc <__adddf3>
 8010684:	4baf      	ldr	r3, [pc, #700]	; (8010944 <atan+0x324>)
 8010686:	2200      	movs	r2, #0
 8010688:	f7f0 fa5e 	bl	8000b48 <__aeabi_dcmpgt>
 801068c:	2800      	cmp	r0, #0
 801068e:	d1e6      	bne.n	801065e <atan+0x3e>
 8010690:	f04f 3aff 	mov.w	sl, #4294967295
 8010694:	e02b      	b.n	80106ee <atan+0xce>
 8010696:	f000 f963 	bl	8010960 <fabs>
 801069a:	4bab      	ldr	r3, [pc, #684]	; (8010948 <atan+0x328>)
 801069c:	429e      	cmp	r6, r3
 801069e:	ec55 4b10 	vmov	r4, r5, d0
 80106a2:	f300 80bf 	bgt.w	8010824 <atan+0x204>
 80106a6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80106aa:	429e      	cmp	r6, r3
 80106ac:	f300 80a0 	bgt.w	80107f0 <atan+0x1d0>
 80106b0:	ee10 2a10 	vmov	r2, s0
 80106b4:	ee10 0a10 	vmov	r0, s0
 80106b8:	462b      	mov	r3, r5
 80106ba:	4629      	mov	r1, r5
 80106bc:	f7ef fdfe 	bl	80002bc <__adddf3>
 80106c0:	4ba0      	ldr	r3, [pc, #640]	; (8010944 <atan+0x324>)
 80106c2:	2200      	movs	r2, #0
 80106c4:	f7ef fdf8 	bl	80002b8 <__aeabi_dsub>
 80106c8:	2200      	movs	r2, #0
 80106ca:	4606      	mov	r6, r0
 80106cc:	460f      	mov	r7, r1
 80106ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80106d2:	4620      	mov	r0, r4
 80106d4:	4629      	mov	r1, r5
 80106d6:	f7ef fdf1 	bl	80002bc <__adddf3>
 80106da:	4602      	mov	r2, r0
 80106dc:	460b      	mov	r3, r1
 80106de:	4630      	mov	r0, r6
 80106e0:	4639      	mov	r1, r7
 80106e2:	f7f0 f8cb 	bl	800087c <__aeabi_ddiv>
 80106e6:	f04f 0a00 	mov.w	sl, #0
 80106ea:	4604      	mov	r4, r0
 80106ec:	460d      	mov	r5, r1
 80106ee:	4622      	mov	r2, r4
 80106f0:	462b      	mov	r3, r5
 80106f2:	4620      	mov	r0, r4
 80106f4:	4629      	mov	r1, r5
 80106f6:	f7ef ff97 	bl	8000628 <__aeabi_dmul>
 80106fa:	4602      	mov	r2, r0
 80106fc:	460b      	mov	r3, r1
 80106fe:	4680      	mov	r8, r0
 8010700:	4689      	mov	r9, r1
 8010702:	f7ef ff91 	bl	8000628 <__aeabi_dmul>
 8010706:	a374      	add	r3, pc, #464	; (adr r3, 80108d8 <atan+0x2b8>)
 8010708:	e9d3 2300 	ldrd	r2, r3, [r3]
 801070c:	4606      	mov	r6, r0
 801070e:	460f      	mov	r7, r1
 8010710:	f7ef ff8a 	bl	8000628 <__aeabi_dmul>
 8010714:	a372      	add	r3, pc, #456	; (adr r3, 80108e0 <atan+0x2c0>)
 8010716:	e9d3 2300 	ldrd	r2, r3, [r3]
 801071a:	f7ef fdcf 	bl	80002bc <__adddf3>
 801071e:	4632      	mov	r2, r6
 8010720:	463b      	mov	r3, r7
 8010722:	f7ef ff81 	bl	8000628 <__aeabi_dmul>
 8010726:	a370      	add	r3, pc, #448	; (adr r3, 80108e8 <atan+0x2c8>)
 8010728:	e9d3 2300 	ldrd	r2, r3, [r3]
 801072c:	f7ef fdc6 	bl	80002bc <__adddf3>
 8010730:	4632      	mov	r2, r6
 8010732:	463b      	mov	r3, r7
 8010734:	f7ef ff78 	bl	8000628 <__aeabi_dmul>
 8010738:	a36d      	add	r3, pc, #436	; (adr r3, 80108f0 <atan+0x2d0>)
 801073a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801073e:	f7ef fdbd 	bl	80002bc <__adddf3>
 8010742:	4632      	mov	r2, r6
 8010744:	463b      	mov	r3, r7
 8010746:	f7ef ff6f 	bl	8000628 <__aeabi_dmul>
 801074a:	a36b      	add	r3, pc, #428	; (adr r3, 80108f8 <atan+0x2d8>)
 801074c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010750:	f7ef fdb4 	bl	80002bc <__adddf3>
 8010754:	4632      	mov	r2, r6
 8010756:	463b      	mov	r3, r7
 8010758:	f7ef ff66 	bl	8000628 <__aeabi_dmul>
 801075c:	a368      	add	r3, pc, #416	; (adr r3, 8010900 <atan+0x2e0>)
 801075e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010762:	f7ef fdab 	bl	80002bc <__adddf3>
 8010766:	4642      	mov	r2, r8
 8010768:	464b      	mov	r3, r9
 801076a:	f7ef ff5d 	bl	8000628 <__aeabi_dmul>
 801076e:	a366      	add	r3, pc, #408	; (adr r3, 8010908 <atan+0x2e8>)
 8010770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010774:	4680      	mov	r8, r0
 8010776:	4689      	mov	r9, r1
 8010778:	4630      	mov	r0, r6
 801077a:	4639      	mov	r1, r7
 801077c:	f7ef ff54 	bl	8000628 <__aeabi_dmul>
 8010780:	a363      	add	r3, pc, #396	; (adr r3, 8010910 <atan+0x2f0>)
 8010782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010786:	f7ef fd97 	bl	80002b8 <__aeabi_dsub>
 801078a:	4632      	mov	r2, r6
 801078c:	463b      	mov	r3, r7
 801078e:	f7ef ff4b 	bl	8000628 <__aeabi_dmul>
 8010792:	a361      	add	r3, pc, #388	; (adr r3, 8010918 <atan+0x2f8>)
 8010794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010798:	f7ef fd8e 	bl	80002b8 <__aeabi_dsub>
 801079c:	4632      	mov	r2, r6
 801079e:	463b      	mov	r3, r7
 80107a0:	f7ef ff42 	bl	8000628 <__aeabi_dmul>
 80107a4:	a35e      	add	r3, pc, #376	; (adr r3, 8010920 <atan+0x300>)
 80107a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107aa:	f7ef fd85 	bl	80002b8 <__aeabi_dsub>
 80107ae:	4632      	mov	r2, r6
 80107b0:	463b      	mov	r3, r7
 80107b2:	f7ef ff39 	bl	8000628 <__aeabi_dmul>
 80107b6:	a35c      	add	r3, pc, #368	; (adr r3, 8010928 <atan+0x308>)
 80107b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107bc:	f7ef fd7c 	bl	80002b8 <__aeabi_dsub>
 80107c0:	4632      	mov	r2, r6
 80107c2:	463b      	mov	r3, r7
 80107c4:	f7ef ff30 	bl	8000628 <__aeabi_dmul>
 80107c8:	4602      	mov	r2, r0
 80107ca:	460b      	mov	r3, r1
 80107cc:	4640      	mov	r0, r8
 80107ce:	4649      	mov	r1, r9
 80107d0:	f7ef fd74 	bl	80002bc <__adddf3>
 80107d4:	4622      	mov	r2, r4
 80107d6:	462b      	mov	r3, r5
 80107d8:	f7ef ff26 	bl	8000628 <__aeabi_dmul>
 80107dc:	f1ba 3fff 	cmp.w	sl, #4294967295
 80107e0:	4602      	mov	r2, r0
 80107e2:	460b      	mov	r3, r1
 80107e4:	d14b      	bne.n	801087e <atan+0x25e>
 80107e6:	4620      	mov	r0, r4
 80107e8:	4629      	mov	r1, r5
 80107ea:	f7ef fd65 	bl	80002b8 <__aeabi_dsub>
 80107ee:	e72c      	b.n	801064a <atan+0x2a>
 80107f0:	ee10 0a10 	vmov	r0, s0
 80107f4:	4b53      	ldr	r3, [pc, #332]	; (8010944 <atan+0x324>)
 80107f6:	2200      	movs	r2, #0
 80107f8:	4629      	mov	r1, r5
 80107fa:	f7ef fd5d 	bl	80002b8 <__aeabi_dsub>
 80107fe:	4b51      	ldr	r3, [pc, #324]	; (8010944 <atan+0x324>)
 8010800:	4606      	mov	r6, r0
 8010802:	460f      	mov	r7, r1
 8010804:	2200      	movs	r2, #0
 8010806:	4620      	mov	r0, r4
 8010808:	4629      	mov	r1, r5
 801080a:	f7ef fd57 	bl	80002bc <__adddf3>
 801080e:	4602      	mov	r2, r0
 8010810:	460b      	mov	r3, r1
 8010812:	4630      	mov	r0, r6
 8010814:	4639      	mov	r1, r7
 8010816:	f7f0 f831 	bl	800087c <__aeabi_ddiv>
 801081a:	f04f 0a01 	mov.w	sl, #1
 801081e:	4604      	mov	r4, r0
 8010820:	460d      	mov	r5, r1
 8010822:	e764      	b.n	80106ee <atan+0xce>
 8010824:	4b49      	ldr	r3, [pc, #292]	; (801094c <atan+0x32c>)
 8010826:	429e      	cmp	r6, r3
 8010828:	da1d      	bge.n	8010866 <atan+0x246>
 801082a:	ee10 0a10 	vmov	r0, s0
 801082e:	4b48      	ldr	r3, [pc, #288]	; (8010950 <atan+0x330>)
 8010830:	2200      	movs	r2, #0
 8010832:	4629      	mov	r1, r5
 8010834:	f7ef fd40 	bl	80002b8 <__aeabi_dsub>
 8010838:	4b45      	ldr	r3, [pc, #276]	; (8010950 <atan+0x330>)
 801083a:	4606      	mov	r6, r0
 801083c:	460f      	mov	r7, r1
 801083e:	2200      	movs	r2, #0
 8010840:	4620      	mov	r0, r4
 8010842:	4629      	mov	r1, r5
 8010844:	f7ef fef0 	bl	8000628 <__aeabi_dmul>
 8010848:	4b3e      	ldr	r3, [pc, #248]	; (8010944 <atan+0x324>)
 801084a:	2200      	movs	r2, #0
 801084c:	f7ef fd36 	bl	80002bc <__adddf3>
 8010850:	4602      	mov	r2, r0
 8010852:	460b      	mov	r3, r1
 8010854:	4630      	mov	r0, r6
 8010856:	4639      	mov	r1, r7
 8010858:	f7f0 f810 	bl	800087c <__aeabi_ddiv>
 801085c:	f04f 0a02 	mov.w	sl, #2
 8010860:	4604      	mov	r4, r0
 8010862:	460d      	mov	r5, r1
 8010864:	e743      	b.n	80106ee <atan+0xce>
 8010866:	462b      	mov	r3, r5
 8010868:	ee10 2a10 	vmov	r2, s0
 801086c:	4939      	ldr	r1, [pc, #228]	; (8010954 <atan+0x334>)
 801086e:	2000      	movs	r0, #0
 8010870:	f7f0 f804 	bl	800087c <__aeabi_ddiv>
 8010874:	f04f 0a03 	mov.w	sl, #3
 8010878:	4604      	mov	r4, r0
 801087a:	460d      	mov	r5, r1
 801087c:	e737      	b.n	80106ee <atan+0xce>
 801087e:	4b36      	ldr	r3, [pc, #216]	; (8010958 <atan+0x338>)
 8010880:	4e36      	ldr	r6, [pc, #216]	; (801095c <atan+0x33c>)
 8010882:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8010886:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 801088a:	e9da 2300 	ldrd	r2, r3, [sl]
 801088e:	f7ef fd13 	bl	80002b8 <__aeabi_dsub>
 8010892:	4622      	mov	r2, r4
 8010894:	462b      	mov	r3, r5
 8010896:	f7ef fd0f 	bl	80002b8 <__aeabi_dsub>
 801089a:	4602      	mov	r2, r0
 801089c:	460b      	mov	r3, r1
 801089e:	e9d6 0100 	ldrd	r0, r1, [r6]
 80108a2:	f7ef fd09 	bl	80002b8 <__aeabi_dsub>
 80108a6:	f1bb 0f00 	cmp.w	fp, #0
 80108aa:	4604      	mov	r4, r0
 80108ac:	460d      	mov	r5, r1
 80108ae:	f6bf aed6 	bge.w	801065e <atan+0x3e>
 80108b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80108b6:	461d      	mov	r5, r3
 80108b8:	e6d1      	b.n	801065e <atan+0x3e>
 80108ba:	a51d      	add	r5, pc, #116	; (adr r5, 8010930 <atan+0x310>)
 80108bc:	e9d5 4500 	ldrd	r4, r5, [r5]
 80108c0:	e6cd      	b.n	801065e <atan+0x3e>
 80108c2:	bf00      	nop
 80108c4:	f3af 8000 	nop.w
 80108c8:	54442d18 	.word	0x54442d18
 80108cc:	bff921fb 	.word	0xbff921fb
 80108d0:	8800759c 	.word	0x8800759c
 80108d4:	7e37e43c 	.word	0x7e37e43c
 80108d8:	e322da11 	.word	0xe322da11
 80108dc:	3f90ad3a 	.word	0x3f90ad3a
 80108e0:	24760deb 	.word	0x24760deb
 80108e4:	3fa97b4b 	.word	0x3fa97b4b
 80108e8:	a0d03d51 	.word	0xa0d03d51
 80108ec:	3fb10d66 	.word	0x3fb10d66
 80108f0:	c54c206e 	.word	0xc54c206e
 80108f4:	3fb745cd 	.word	0x3fb745cd
 80108f8:	920083ff 	.word	0x920083ff
 80108fc:	3fc24924 	.word	0x3fc24924
 8010900:	5555550d 	.word	0x5555550d
 8010904:	3fd55555 	.word	0x3fd55555
 8010908:	2c6a6c2f 	.word	0x2c6a6c2f
 801090c:	bfa2b444 	.word	0xbfa2b444
 8010910:	52defd9a 	.word	0x52defd9a
 8010914:	3fadde2d 	.word	0x3fadde2d
 8010918:	af749a6d 	.word	0xaf749a6d
 801091c:	3fb3b0f2 	.word	0x3fb3b0f2
 8010920:	fe231671 	.word	0xfe231671
 8010924:	3fbc71c6 	.word	0x3fbc71c6
 8010928:	9998ebc4 	.word	0x9998ebc4
 801092c:	3fc99999 	.word	0x3fc99999
 8010930:	54442d18 	.word	0x54442d18
 8010934:	3ff921fb 	.word	0x3ff921fb
 8010938:	440fffff 	.word	0x440fffff
 801093c:	7ff00000 	.word	0x7ff00000
 8010940:	3fdbffff 	.word	0x3fdbffff
 8010944:	3ff00000 	.word	0x3ff00000
 8010948:	3ff2ffff 	.word	0x3ff2ffff
 801094c:	40038000 	.word	0x40038000
 8010950:	3ff80000 	.word	0x3ff80000
 8010954:	bff00000 	.word	0xbff00000
 8010958:	08011290 	.word	0x08011290
 801095c:	08011270 	.word	0x08011270

08010960 <fabs>:
 8010960:	ec51 0b10 	vmov	r0, r1, d0
 8010964:	ee10 2a10 	vmov	r2, s0
 8010968:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801096c:	ec43 2b10 	vmov	d0, r2, r3
 8010970:	4770      	bx	lr
	...

08010974 <_init>:
 8010974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010976:	bf00      	nop
 8010978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801097a:	bc08      	pop	{r3}
 801097c:	469e      	mov	lr, r3
 801097e:	4770      	bx	lr

08010980 <_fini>:
 8010980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010982:	bf00      	nop
 8010984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010986:	bc08      	pop	{r3}
 8010988:	469e      	mov	lr, r3
 801098a:	4770      	bx	lr
