<profile>

<section name = "Vivado HLS Report for 'sobel'" level="0">
<item name = "Date">Mon Jun 12 03:02:43 2017
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">IP_2</item>
<item name = "Solution">2.0_algorithm_decomposition</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.75, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">69982473, 69982473, 69982474, 69982474, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">69982472, 69982472, 68476, -, -, 1022, no</column>
<column name=" + Loop 1.1">68474, 68474, 67, -, -, 1022, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 2, -, -</column>
<column name="Expression">-, -, 458, 1653</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">4, 0, 3452, 4393</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 501</column>
<column name="Register">-, -, 888, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, 4, 12</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="sobel_AXILiteS_s_axi_U">sobel_AXILiteS_s_axi, 0, 0, 112, 168</column>
<column name="sobel_INPUT_BUNDLE_m_axi_U">sobel_INPUT_BUNDLE_m_axi, 2, 0, 548, 700</column>
<column name="sobel_OUTPUT_BUNDLE_m_axi_U">sobel_OUTPUT_BUNDLE_m_axi, 2, 0, 548, 700</column>
<column name="sobel_dsqrt_64ns_cud_U1">sobel_dsqrt_64ns_cud, 0, 0, 1832, 2180</column>
<column name="sobel_sitodp_32s_bkb_U0">sobel_sitodp_32s_bkb, 0, 0, 412, 645</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="sobel_mac_muladd_eOg_U3">sobel_mac_muladd_eOg, i0 + i1 * i1</column>
<column name="sobel_mul_mul_11sdEe_U2">sobel_mul_mul_11sdEe, i0 * i0</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="convulution_horizont_fu_553_p2">+, 0, 0, 11, 11, 11</column>
<column name="convulution_vertical_fu_607_p2">+, 0, 0, 11, 11, 11</column>
<column name="i_1_fu_831_p2">+, 0, 0, 17, 10, 1</column>
<column name="input2_sum1_fu_433_p2">+, 0, 0, 39, 32, 32</column>
<column name="input2_sum2_fu_457_p2">+, 0, 0, 39, 32, 32</column>
<column name="input2_sum5_fu_355_p2">+, 0, 0, 39, 32, 32</column>
<column name="input2_sum6_fu_271_p2">+, 0, 0, 39, 32, 32</column>
<column name="input2_sum7_fu_378_p2">+, 0, 0, 39, 32, 32</column>
<column name="input2_sum8_fu_297_p2">+, 0, 0, 39, 32, 32</column>
<column name="input2_sum9_fu_401_p2">+, 0, 0, 39, 32, 32</column>
<column name="input2_sum_fu_326_p2">+, 0, 0, 39, 32, 32</column>
<column name="j_1_fu_308_p2">+, 0, 0, 17, 10, 1</column>
<column name="output4_sum1_fu_820_p2">+, 0, 0, 39, 32, 32</column>
<column name="output4_sum_fu_797_p2">+, 0, 0, 39, 32, 32</column>
<column name="sh_assign_fu_652_p2">+, 0, 0, 19, 11, 12</column>
<column name="sum1_fu_498_p2">+, 0, 0, 17, 10, 10</column>
<column name="sum2_fu_317_p2">+, 0, 0, 27, 20, 20</column>
<column name="sum3_fu_288_p2">+, 0, 0, 28, 21, 21</column>
<column name="sum5_fu_392_p2">+, 0, 0, 27, 20, 20</column>
<column name="sum6_fu_262_p2">+, 0, 0, 28, 21, 21</column>
<column name="sum7_fu_424_p2">+, 0, 0, 27, 20, 20</column>
<column name="sum7_neg_fu_562_p2">+, 0, 0, 11, 10, 10</column>
<column name="sum8_fu_369_p2">+, 0, 0, 27, 20, 20</column>
<column name="sum9_fu_448_p2">+, 0, 0, 27, 20, 20</column>
<column name="tmp1_fu_256_p2">+, 0, 0, 19, 12, 12</column>
<column name="tmp2_fu_337_p2">+, 0, 0, 17, 2, 10</column>
<column name="tmp3_fu_282_p2">+, 0, 0, 18, 11, 11</column>
<column name="tmp5_fu_488_p2">+, 0, 0, 16, 9, 9</column>
<column name="tmp6_fu_543_p2">+, 0, 0, 17, 10, 10</column>
<column name="sum6_neg_fu_504_p2">-, 0, 0, 16, 9, 9</column>
<column name="tmp_30_i_i_i_fu_666_p2">-, 0, 0, 18, 10, 11</column>
<column name="tmp_38_i_i_i_fu_752_p2">-, 0, 0, 39, 1, 32</column>
<column name="tmp_4_fu_537_p2">-, 0, 0, 11, 11, 11</column>
<column name="tmp_7_fu_568_p2">-, 0, 0, 11, 10, 10</column>
<column name="tmp_8_fu_601_p2">-, 0, 0, 11, 11, 11</column>
<column name="exitcond1_fu_204_p2">icmp, 0, 0, 5, 10, 2</column>
<column name="exitcond_fu_250_p2">icmp, 0, 0, 5, 10, 2</column>
<column name="icmp_fu_775_p2">icmp, 0, 0, 13, 24, 1</column>
<column name="tmp_32_i_i_i_fu_708_p2">lshr, 0, 143, 162, 54, 54</column>
<column name="ap_block_state69">or, 0, 0, 2, 1, 1</column>
<column name="tmp_1_fu_218_p2">or, 0, 0, 20, 20, 10</column>
<column name="tmp_2_fu_228_p2">or, 0, 0, 20, 20, 1</column>
<column name="p_Val2_3_fu_742_p3">select, 0, 0, 31, 1, 31</column>
<column name="p_Val2_s_fu_758_p3">select, 0, 0, 32, 1, 32</column>
<column name="sh_assign_1_fu_676_p3">select, 0, 0, 12, 1, 12</column>
<column name="tmp_33_i_i_i_fu_714_p2">shl, 0, 315, 474, 137, 137</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="INPUT_BUNDLE_ARADDR">44, 9, 32, 288</column>
<column name="INPUT_BUNDLE_blk_n_AR">9, 2, 1, 2</column>
<column name="INPUT_BUNDLE_blk_n_R">9, 2, 1, 2</column>
<column name="OUTPUT_BUNDLE_AWADDR">15, 3, 32, 96</column>
<column name="OUTPUT_BUNDLE_WDATA">15, 3, 8, 24</column>
<column name="OUTPUT_BUNDLE_blk_n_AW">9, 2, 1, 2</column>
<column name="OUTPUT_BUNDLE_blk_n_B">9, 2, 1, 2</column>
<column name="OUTPUT_BUNDLE_blk_n_W">9, 2, 1, 2</column>
<column name="ap_NS_fsm">337, 76, 1, 76</column>
<column name="ap_sig_ioackin_INPUT_BUNDLE_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_OUTPUT_BUNDLE_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_OUTPUT_BUNDLE_WREADY">9, 2, 1, 2</column>
<column name="i_reg_172">9, 2, 10, 20</column>
<column name="j_reg_160">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="INPUT_BUNDLE_addr_1_reg_927">32, 0, 32, 0</column>
<column name="INPUT_BUNDLE_addr_2_reg_898">32, 0, 32, 0</column>
<column name="INPUT_BUNDLE_addr_3_reg_933">32, 0, 32, 0</column>
<column name="INPUT_BUNDLE_addr_4_reg_910">32, 0, 32, 0</column>
<column name="INPUT_BUNDLE_addr_5_reg_939">32, 0, 32, 0</column>
<column name="INPUT_BUNDLE_addr_6_reg_945">32, 0, 32, 0</column>
<column name="INPUT_BUNDLE_addr_7_reg_951">32, 0, 32, 0</column>
<column name="INPUT_BUNDLE_addr_reg_921">32, 0, 32, 0</column>
<column name="OUTPUT_BUNDLE_addr_1_reg_1041">32, 0, 32, 0</column>
<column name="OUTPUT_BUNDLE_addr_reg_1046">32, 0, 32, 0</column>
<column name="ap_CS_fsm">75, 0, 75, 0</column>
<column name="ap_reg_ioackin_INPUT_BUNDLE_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_OUTPUT_BUNDLE_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_OUTPUT_BUNDLE_WREADY">1, 0, 1, 0</column>
<column name="convulution_horizont_reg_967">11, 0, 11, 0</column>
<column name="convulution_vertical_reg_977">11, 0, 11, 0</column>
<column name="i_reg_172">10, 0, 10, 0</column>
<column name="icmp_reg_1032">1, 0, 1, 0</column>
<column name="input_read_reg_856">32, 0, 32, 0</column>
<column name="isNeg_reg_1017">1, 0, 1, 0</column>
<column name="j_reg_160">10, 0, 10, 0</column>
<column name="loc_V_1_reg_1012">52, 0, 52, 0</column>
<column name="output_read_reg_850">32, 0, 32, 0</column>
<column name="p_Result_s_reg_1007">1, 0, 1, 0</column>
<column name="p_Val2_3_reg_1027">31, 0, 31, 0</column>
<column name="p_reg_987">22, 0, 22, 0</column>
<column name="reg_192">8, 0, 8, 0</column>
<column name="reg_196">8, 0, 8, 0</column>
<column name="reg_200">8, 0, 8, 0</column>
<column name="sh_assign_1_reg_1022">12, 0, 12, 0</column>
<column name="sum1_reg_957">10, 0, 10, 0</column>
<column name="sum6_neg_reg_962">9, 0, 9, 0</column>
<column name="tmp1_reg_893">12, 0, 12, 0</column>
<column name="tmp3_reg_904">11, 0, 11, 0</column>
<column name="tmp_10_reg_982">22, 0, 22, 0</column>
<column name="tmp_11_reg_997">64, 0, 64, 0</column>
<column name="tmp_1_cast_reg_880">10, 0, 21, 11</column>
<column name="tmp_20_reg_1036">8, 0, 8, 0</column>
<column name="tmp_2_cast_reg_885">10, 0, 21, 11</column>
<column name="tmp_7_reg_972">10, 0, 10, 0</column>
<column name="tmp_reg_871">10, 0, 20, 10</column>
<column name="x_assign_reg_1002">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, sobel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, sobel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, sobel, return value</column>
<column name="m_axi_INPUT_BUNDLE_AWVALID">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWREADY">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWADDR">out, 32, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWID">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWLEN">out, 8, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWSIZE">out, 3, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWBURST">out, 2, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWLOCK">out, 2, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWCACHE">out, 4, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWPROT">out, 3, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWQOS">out, 4, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWREGION">out, 4, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWUSER">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_WVALID">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_WREADY">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_WDATA">out, 32, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_WSTRB">out, 4, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_WLAST">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_WID">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_WUSER">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARVALID">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARREADY">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARADDR">out, 32, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARID">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARLEN">out, 8, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARSIZE">out, 3, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARBURST">out, 2, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARLOCK">out, 2, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARCACHE">out, 4, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARPROT">out, 3, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARQOS">out, 4, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARREGION">out, 4, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARUSER">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_RVALID">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_RREADY">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_RDATA">in, 32, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_RLAST">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_RID">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_RUSER">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_RRESP">in, 2, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_BVALID">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_BREADY">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_BRESP">in, 2, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_BID">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_BUSER">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWVALID">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWREADY">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWADDR">out, 32, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWID">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWLEN">out, 8, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWSIZE">out, 3, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWBURST">out, 2, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWLOCK">out, 2, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWCACHE">out, 4, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWPROT">out, 3, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWQOS">out, 4, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWREGION">out, 4, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWUSER">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_WVALID">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_WREADY">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_WDATA">out, 32, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_WSTRB">out, 4, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_WLAST">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_WID">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_WUSER">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARVALID">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARREADY">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARADDR">out, 32, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARID">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARLEN">out, 8, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARSIZE">out, 3, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARBURST">out, 2, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARLOCK">out, 2, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARCACHE">out, 4, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARPROT">out, 3, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARQOS">out, 4, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARREGION">out, 4, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARUSER">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_RVALID">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_RREADY">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_RDATA">in, 32, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_RLAST">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_RID">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_RUSER">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_RRESP">in, 2, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_BVALID">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_BREADY">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_BRESP">in, 2, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_BID">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_BUSER">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
</table>
</item>
</section>
</profile>
