==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/new_sparse(s5).c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 100.848 ; gain = 44.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 101.078 ; gain = 45.070
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:01:07 . Memory (MB): peak = 102.102 ; gain = 46.094
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:01:14 . Memory (MB): peak = 102.355 ; gain = 46.348
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:01:19 . Memory (MB): peak = 123.445 ; gain = 67.438
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:01:29 . Memory (MB): peak = 123.445 ; gain = 67.438
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 92.89 seconds; current allocated memory: 74.721 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.759 seconds; current allocated memory: 74.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/sparse_new' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'mul1/A_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_address0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_we0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_d0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul1/A_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_address1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_we1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_d1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 2.843 seconds; current allocated memory: 75.276 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:01:41 . Memory (MB): peak = 123.445 ; gain = 67.438
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 100.581 seconds; peak allocated memory: 75.276 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/new_sparse(s5).c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 100.883 ; gain = 45.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 100.883 ; gain = 45.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 102.359 ; gain = 46.586
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 102.613 ; gain = 46.840
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Mul/new_sparse(s5).c:14) in function 'mul1' completely.
INFO: [XFORM 203-101] Partitioning array 'C' (Mul/new_sparse(s5).c:3) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (Mul/new_sparse(s5).c:3) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 123.984 ; gain = 68.211
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 123.984 ; gain = 68.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.163 seconds; current allocated memory: 75.283 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 75.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/sparse_new' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'mul1/A_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_address0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_we0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_d0' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mul1/A_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_address1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_we1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'mul1/A_d1' to 0.
WARNING: [RTGEN 206-101] Port 'mul1/A_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 1.405 seconds; current allocated memory: 76.229 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 126.883 ; gain = 71.109
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 19.592 seconds; peak allocated memory: 76.229 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/new_sparse(s5).c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 101.082 ; gain = 45.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 101.082 ; gain = 45.027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.484 ; gain = 46.430
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 102.742 ; gain = 46.688
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Mul/new_sparse(s5).c:14) in function 'mul1' completely.
INFO: [XFORM 203-101] Partitioning array 'C' (Mul/new_sparse(s5).c:3) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (Mul/new_sparse(s5).c:3) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 122.895 ; gain = 66.840
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 122.906 ; gain = 66.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.792 seconds; current allocated memory: 75.254 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 75.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/sparse_new' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 76.168 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 126.629 ; gain = 70.574
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 7.402 seconds; peak allocated memory: 76.168 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/new_sparse(s5).c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.250 ; gain = 44.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 101.250 ; gain = 44.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.461 ; gain = 45.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 102.715 ; gain = 45.914
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Mul/new_sparse(s5).c:8) in function 'mul1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Mul/new_sparse(s5).c:15) in function 'mul1' completely.
INFO: [XFORM 203-101] Partitioning array 'C' (Mul/new_sparse(s5).c:3) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (Mul/new_sparse(s5).c:3) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 124.398 ; gain = 67.598
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 124.398 ; gain = 67.598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (Mul/new_sparse(s5).c:18) of variable 'tmp_6', Mul/new_sparse(s5).c:18 on array 'C_0' and 'load' operation ('C_0_load', Mul/new_sparse(s5).c:18) on array 'C_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.783 seconds; current allocated memory: 75.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 75.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/sparse_new' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 76.423 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 126.875 ; gain = 70.074
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 11.252 seconds; peak allocated memory: 76.423 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/new_sparse(s5).c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 101.012 ; gain = 44.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 101.012 ; gain = 44.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.441 ; gain = 46.250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.695 ; gain = 46.504
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Mul/new_sparse(s5).c:8) in function 'mul1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Mul/new_sparse(s5).c:15) in function 'mul1' completely.
INFO: [XFORM 203-101] Partitioning array 'C' (Mul/new_sparse(s5).c:3) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (Mul/new_sparse(s5).c:3) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 123.184 ; gain = 66.992
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 123.191 ; gain = 67.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.35 seconds; current allocated memory: 75.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 75.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/sparse_new' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 0.566 seconds; current allocated memory: 76.467 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 126.930 ; gain = 70.738
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 11.736 seconds; peak allocated memory: 76.467 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/new_sparse(s5).c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 100.941 ; gain = 45.313
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 100.941 ; gain = 45.313
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 102.371 ; gain = 46.742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 102.625 ; gain = 46.996
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Mul/new_sparse(s5).c:8) in function 'mul1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Mul/new_sparse(s5).c:15) in function 'mul1' completely.
INFO: [XFORM 203-101] Partitioning array 'C' (Mul/new_sparse(s5).c:3) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (Mul/new_sparse(s5).c:3) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 122.477 ; gain = 66.848
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 122.484 ; gain = 66.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.944 seconds; current allocated memory: 75.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 75.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/sparse_new' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 76.445 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 126.500 ; gain = 70.871
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 10.629 seconds; peak allocated memory: 76.445 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'Mul/new_sparse(s5).c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 101.355 ; gain = 44.887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 101.355 ; gain = 44.887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 102.477 ; gain = 46.008
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 102.730 ; gain = 46.262
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (Mul/new_sparse(s5).c:15) in function 'mul1' completely.
INFO: [XFORM 203-101] Partitioning array 'C' (Mul/new_sparse(s5).c:3) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (Mul/new_sparse(s5).c:3) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 123.934 ; gain = 67.465
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 123.934 ; gain = 67.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mul1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.528 seconds; current allocated memory: 75.364 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 75.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mul1/sparse_new' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mul1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul1'.
INFO: [HLS 200-111]  Elapsed time: 0.561 seconds; current allocated memory: 76.277 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 126.426 ; gain = 69.957
INFO: [SYSC 207-301] Generating SystemC RTL for mul1.
INFO: [VHDL 208-304] Generating VHDL RTL for mul1.
INFO: [VLOG 209-307] Generating Verilog RTL for mul1.
INFO: [HLS 200-112] Total elapsed time: 36.241 seconds; peak allocated memory: 76.277 MB.
