# Reading E:/Quartus/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# Loading project ARM_Pipelined_Processor
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:45 on Apr 13,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 20:49:45 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:45 on Apr 13,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:49:45 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:45 on Apr 13,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 20:49:45 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:45 on Apr 13,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 20:49:45 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:45 on Apr 13,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 20:49:45 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:45 on Apr 13,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 20:49:45 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:45 on Apr 13,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 20:49:46 on Apr 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:46 on Apr 13,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 20:49:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:46 on Apr 13,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 20:49:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:46 on Apr 13,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 20:49:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:46 on Apr 13,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 20:49:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:46 on Apr 13,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 20:49:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:46 on Apr 13,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 20:49:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:46 on Apr 13,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 20:49:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:46 on Apr 13,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 20:49:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:46 on Apr 13,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 20:49:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:46 on Apr 13,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:49:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:46 on Apr 13,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:49:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:46 on Apr 13,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 20:49:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:46 on Apr 13,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 20:49:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:46 on Apr 13,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 20:49:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:46 on Apr 13,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 20:49:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:46 on Apr 13,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 20:49:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 20:49:47 on Apr 13,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.register
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# ** Error: (vsim-3033) ./inverter.sv(19): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/main_alu/subtraction_inverter File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.zero_checker
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 35
# Error opening F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/(vsim-3033) ./inverter.sv
# Path name 'F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/(vsim-3033) ./inverter.sv' doesn't exist.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on Apr 13,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 20:50:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on Apr 13,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:50:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on Apr 13,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 20:50:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on Apr 13,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 20:50:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on Apr 13,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 20:50:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on Apr 13,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 20:50:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on Apr 13,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 20:50:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on Apr 13,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 20:50:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on Apr 13,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 20:50:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on Apr 13,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 20:50:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on Apr 13,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 20:50:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on Apr 13,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 20:50:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on Apr 13,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 20:50:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on Apr 13,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 20:50:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on Apr 13,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 20:50:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on Apr 13,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 20:50:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on Apr 13,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:50:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on Apr 13,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:50:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on Apr 13,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 20:50:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on Apr 13,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 20:50:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:47 on Apr 13,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 20:50:48 on Apr 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:48 on Apr 13,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 20:50:48 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:48 on Apr 13,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 20:50:48 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 20:49:47 on Apr 13,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.register
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.zero_checker
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[1] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[2] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[3] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[4] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[5] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[6] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[7] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[8] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[9] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[10] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[11] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[12] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[13] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[14] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[15] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[16] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[17] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[18] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[19] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[20] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[21] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[22] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[23] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[24] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[25] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[26] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[27] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[28] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[29] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[30] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[31] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[32] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[33] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[34] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[35] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[36] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[37] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[38] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[39] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[40] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[41] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[42] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[43] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[44] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[45] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[46] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[47] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[48] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[49] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[50] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[51] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[52] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[53] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[54] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[55] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[56] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[57] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[58] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[59] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[60] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[61] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[62] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# ** Error: (vsim-3033) ./inverter.sv(27): Instantiation of 'fullAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /cpu_testbench/dut/main_alu/subtraction_inverter/addLoop[63] File: ./inverter.sv
#         Searched libraries:
#             F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 35
# Error opening F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/(vsim-3033) ./inverter.sv
# Path name 'F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/(vsim-3033) ./inverter.sv' doesn't exist.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:46 on Apr 13,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 20:51:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:46 on Apr 13,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:51:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:46 on Apr 13,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 20:51:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:46 on Apr 13,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 20:51:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:46 on Apr 13,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 20:51:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:46 on Apr 13,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 20:51:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:46 on Apr 13,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 20:51:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:46 on Apr 13,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 20:51:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:46 on Apr 13,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 20:51:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:46 on Apr 13,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 20:51:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:46 on Apr 13,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 20:51:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:46 on Apr 13,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 20:51:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:46 on Apr 13,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 20:51:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:46 on Apr 13,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 20:51:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:46 on Apr 13,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 20:51:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:46 on Apr 13,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 20:51:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:46 on Apr 13,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:51:46 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:46 on Apr 13,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:51:47 on Apr 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:47 on Apr 13,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 20:51:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:47 on Apr 13,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 20:51:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:47 on Apr 13,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 20:51:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:47 on Apr 13,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 20:51:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:47 on Apr 13,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 20:51:47 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 20:49:47 on Apr 13,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.register
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.zero_checker
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: (vsim-3015) ./cpu.sv(277): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: ./linear_shift_left.sv(48).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/addr_shifter File: ./linear_shift_left.sv
# ** Warning: (vsim-3015) ./cpu.sv(281): [PCDPC] - Port size (64) does not match connection size (32) for port 'B'. The port definition is at: ./adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/count_adder File: ./adder.sv
# ** Error: (vsim-3063) ./cpu.sv(321): Port 'write_enable' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/cpu_register_file File: ./register_file.sv
# ** Warning: (vsim-3015) ./cpu.sv(321): [PCDPC] - Port size (5) does not match connection size (64) for port 'write_addr'. The port definition is at: ./register_file.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/cpu_register_file File: ./register_file.sv
# ** Warning: (vsim-3015) ./cpu.sv(385): [PCDPC] - Port size (4) does not match connection size (32) for port 'xfer_size'. The port definition is at: ./datamem.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/data_memory File: ./datamem.sv
# ** Warning: (vsim-3015) ./cpu.sv(418): [PCDPC] - Port size (64) does not match connection size (5) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rf_w_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(452): [PCDPC] - Port size (64) does not match connection size (32) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rf_instruction_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(452): [PCDPC] - Port size (64) does not match connection size (32) for port 'out'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rf_instruction_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(453): [PCDPC] - Port size (64) does not match connection size (32) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/ex_instruction_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(453): [PCDPC] - Port size (64) does not match connection size (32) for port 'out'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/ex_instruction_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(454): [PCDPC] - Port size (64) does not match connection size (32) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem_instruction_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(454): [PCDPC] - Port size (64) does not match connection size (32) for port 'out'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem_instruction_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(455): [PCDPC] - Port size (64) does not match connection size (32) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/wb_instruction_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(455): [PCDPC] - Port size (64) does not match connection size (32) for port 'out'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/wb_instruction_reg File: ./register.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 35
# Error opening F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/(vsim-3063) ./cpu.sv
# Path name 'F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/(vsim-3063) ./cpu.sv' doesn't exist.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:09 on Apr 13,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 20:53:09 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:09 on Apr 13,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:53:09 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:09 on Apr 13,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 20:53:09 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:09 on Apr 13,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 20:53:09 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:09 on Apr 13,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 20:53:09 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:09 on Apr 13,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 20:53:09 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:09 on Apr 13,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 20:53:09 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:09 on Apr 13,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 20:53:09 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:09 on Apr 13,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 20:53:09 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:09 on Apr 13,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 20:53:09 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:09 on Apr 13,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 20:53:09 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:09 on Apr 13,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 20:53:09 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:09 on Apr 13,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 20:53:09 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:09 on Apr 13,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 20:53:09 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:09 on Apr 13,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 20:53:09 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:09 on Apr 13,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 20:53:10 on Apr 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:10 on Apr 13,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:53:10 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:10 on Apr 13,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:53:10 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:10 on Apr 13,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 20:53:10 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:10 on Apr 13,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 20:53:10 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:10 on Apr 13,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 20:53:10 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:10 on Apr 13,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 20:53:10 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:10 on Apr 13,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 20:53:10 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 20:49:47 on Apr 13,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.register
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.zero_checker
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: (vsim-3015) ./cpu.sv(277): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: ./linear_shift_left.sv(48).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/addr_shifter File: ./linear_shift_left.sv
# ** Warning: (vsim-3015) ./cpu.sv(281): [PCDPC] - Port size (64) does not match connection size (32) for port 'B'. The port definition is at: ./adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/count_adder File: ./adder.sv
# ** Warning: (vsim-3015) ./cpu.sv(321): [PCDPC] - Port size (5) does not match connection size (64) for port 'write_addr'. The port definition is at: ./register_file.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/cpu_register_file File: ./register_file.sv
# ** Warning: (vsim-3015) ./cpu.sv(385): [PCDPC] - Port size (4) does not match connection size (32) for port 'xfer_size'. The port definition is at: ./datamem.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/data_memory File: ./datamem.sv
# ** Warning: (vsim-3015) ./cpu.sv(418): [PCDPC] - Port size (64) does not match connection size (5) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rf_w_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(452): [PCDPC] - Port size (64) does not match connection size (32) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rf_instruction_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(452): [PCDPC] - Port size (64) does not match connection size (32) for port 'out'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rf_instruction_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(453): [PCDPC] - Port size (64) does not match connection size (32) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/ex_instruction_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(453): [PCDPC] - Port size (64) does not match connection size (32) for port 'out'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/ex_instruction_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(454): [PCDPC] - Port size (64) does not match connection size (32) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem_instruction_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(454): [PCDPC] - Port size (64) does not match connection size (32) for port 'out'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem_instruction_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(455): [PCDPC] - Port size (64) does not match connection size (32) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/wb_instruction_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(455): [PCDPC] - Port size (64) does not match connection size (32) for port 'out'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/wb_instruction_reg File: ./register.sv
# ** Warning: (vsim-3839) ./cpu.sv(680): Variable '/cpu_testbench/dut/carryout_flag', driven via a port connection, is multiply driven. See ./cpu.sv(662).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(679): Variable '/cpu_testbench/dut/overflow_flag', driven via a port connection, is multiply driven. See ./cpu.sv(664).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(678): Variable '/cpu_testbench/dut/negative_flag', driven via a port connection, is multiply driven. See ./cpu.sv(663).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(677): Variable '/cpu_testbench/dut/zero_flag', driven via a port connection, is multiply driven. See ./cpu.sv(661).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(675): Variable '/cpu_testbench/dut/instruction', driven via a port connection, is multiply driven. See ./cpu.sv(294).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(674): Variable '/cpu_testbench/dut/next_addr', driven via a port connection, is multiply driven. See ./cpu.sv(286).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(673): Variable '/cpu_testbench/dut/program_counter', driven via a port connection, is multiply driven. See ./cpu.sv(291).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: Design size of 14133 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: (vish-4014) No objects found matching '/CPU_testbench/dut/clock'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/CPU_testbench/dut/reset'.
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: (vish-4014) No objects found matching '/CPU_testbench/dut/instruction'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/CPU_testbench/dut/current_instruction'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/CPU_testbench/dut/register_file/registerData'.
# Executing ONERROR command at macro ./wave.do line 8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test01_AddiB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(973)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 973
add wave -position end  sim:/cpu_testbench/dut/instruction
add wave -position end  sim:/cpu_testbench/dut/current_instruction
add wave -position 1  sim:/cpu_testbench/dut/clock
add wave -position 2  sim:/cpu_testbench/dut/reset
add wave -position end  sim:/cpu_testbench/dut/alu_op
add wave -position end  sim:/cpu_testbench/dut/alu_b_input
add wave -position 6  sim:/cpu_testbench/dut/imm_12
add wave -position end  sim:/cpu_testbench/dut/cpu_register_file/registerData
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:58 on Apr 13,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 20:58:58 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:58 on Apr 13,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:58:58 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:58 on Apr 13,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 20:58:58 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:58 on Apr 13,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 20:58:58 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:58 on Apr 13,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 20:58:58 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:58 on Apr 13,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 20:58:58 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:58 on Apr 13,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 20:58:58 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:58 on Apr 13,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 20:58:58 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:58 on Apr 13,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 20:58:58 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:58 on Apr 13,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 20:58:58 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:58 on Apr 13,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 20:58:58 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:59 on Apr 13,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 20:58:59 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:59 on Apr 13,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 20:58:59 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:59 on Apr 13,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 20:58:59 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:59 on Apr 13,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 20:58:59 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:59 on Apr 13,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 20:58:59 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:59 on Apr 13,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:58:59 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:59 on Apr 13,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:58:59 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:59 on Apr 13,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 20:58:59 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:59 on Apr 13,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 20:58:59 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:59 on Apr 13,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 20:58:59 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:59 on Apr 13,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 20:58:59 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:59 on Apr 13,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 20:58:59 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:59:00 on Apr 13,2025, Elapsed time: 0:09:13
# Errors: 80, Warnings: 36
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 20:59:00 on Apr 13,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# Loading work.cpu
# Loading work.sign_extend
# Loading work.mux2_1
# Loading work.linear_shift_left
# Loading work.adder
# Loading work.full_adder
# Loading work.register
# Loading work.instructmem
# Loading work.register_file
# Loading work.decoder_recursive
# Loading work.alu
# Loading work.inverter
# Loading work.bitwise_and
# Loading work.bitwise_or
# Loading work.bitwise_xor
# Loading work.zero_checker
# Loading work.linear_shift_right_dynamic
# Loading work.linear_shift_right
# Loading work.datamem
# Loading work.equality_checker
# Loading work.dff_with_enable
# Loading work.d_flipflop
# Loading work.mux_recursive
# ** Warning: (vsim-3015) ./cpu.sv(277): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: ./linear_shift_left.sv(48).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/addr_shifter File: ./linear_shift_left.sv
# ** Warning: (vsim-3015) ./cpu.sv(281): [PCDPC] - Port size (64) does not match connection size (32) for port 'B'. The port definition is at: ./adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/count_adder File: ./adder.sv
# ** Warning: (vsim-3015) ./cpu.sv(321): [PCDPC] - Port size (5) does not match connection size (64) for port 'write_addr'. The port definition is at: ./register_file.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/cpu_register_file File: ./register_file.sv
# ** Warning: (vsim-3015) ./cpu.sv(385): [PCDPC] - Port size (4) does not match connection size (32) for port 'xfer_size'. The port definition is at: ./datamem.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/data_memory File: ./datamem.sv
# ** Warning: (vsim-3015) ./cpu.sv(418): [PCDPC] - Port size (64) does not match connection size (5) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rf_w_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(452): [PCDPC] - Port size (64) does not match connection size (32) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rf_instruction_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(452): [PCDPC] - Port size (64) does not match connection size (32) for port 'out'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/rf_instruction_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(453): [PCDPC] - Port size (64) does not match connection size (32) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/ex_instruction_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(453): [PCDPC] - Port size (64) does not match connection size (32) for port 'out'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/ex_instruction_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(454): [PCDPC] - Port size (64) does not match connection size (32) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem_instruction_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(454): [PCDPC] - Port size (64) does not match connection size (32) for port 'out'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/mem_instruction_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(455): [PCDPC] - Port size (64) does not match connection size (32) for port 'in'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/wb_instruction_reg File: ./register.sv
# ** Warning: (vsim-3015) ./cpu.sv(455): [PCDPC] - Port size (64) does not match connection size (32) for port 'out'. The port definition is at: ./register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut/wb_instruction_reg File: ./register.sv
# ** Warning: (vsim-3839) ./cpu.sv(680): Variable '/cpu_testbench/dut/carryout_flag', driven via a port connection, is multiply driven. See ./cpu.sv(662).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(679): Variable '/cpu_testbench/dut/overflow_flag', driven via a port connection, is multiply driven. See ./cpu.sv(664).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(678): Variable '/cpu_testbench/dut/negative_flag', driven via a port connection, is multiply driven. See ./cpu.sv(663).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(677): Variable '/cpu_testbench/dut/zero_flag', driven via a port connection, is multiply driven. See ./cpu.sv(661).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(675): Variable '/cpu_testbench/dut/instruction', driven via a port connection, is multiply driven. See ./cpu.sv(294).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(674): Variable '/cpu_testbench/dut/next_addr', driven via a port connection, is multiply driven. See ./cpu.sv(286).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: (vsim-3839) ./cpu.sv(673): Variable '/cpu_testbench/dut/program_counter', driven via a port connection, is multiply driven. See ./cpu.sv(291).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench/dut File: ./cpu.sv
# ** Warning: Design size of 14133 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: benchmarks/test01_AddiB.arm
#          32           4
#          16           3
#           8           2
#           4           1
#           2           0
# ** Note: $stop    : ./cpu.sv(973)
#    Time: 102250 ns  Iteration: 1  Instance: /cpu_testbench
# Break in Module cpu_testbench at ./cpu.sv line 973
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/QuartusStuff/Projects/extra/extra2lol/ARM_pipelined_processor/wave.do
# End time: 21:00:02 on Apr 13,2025, Elapsed time: 0:01:02
# Errors: 0, Warnings: 21
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:24 on Apr 13,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# ** Warning: ./alu.sv(84): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	alu
# End time: 20:49:24 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:24 on Apr 13,2025
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:49:24 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:24 on Apr 13,2025
# vlog -reportprogress 300 ./bitwise_and.sv 
# -- Compiling module bitwise_and
# 
# Top level modules:
# 	bitwise_and
# End time: 20:49:24 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:24 on Apr 13,2025
# vlog -reportprogress 300 ./bitwise_or.sv 
# -- Compiling module bitwise_or
# 
# Top level modules:
# 	bitwise_or
# End time: 20:49:24 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:24 on Apr 13,2025
# vlog -reportprogress 300 ./bitwise_xor.sv 
# -- Compiling module bitwise_xor
# 
# Top level modules:
# 	bitwise_xor
# End time: 20:49:24 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:24 on Apr 13,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder_recursive
# 
# Top level modules:
# 	--none--
# End time: 20:49:24 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:24 on Apr 13,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 20:49:24 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:24 on Apr 13,2025
# vlog -reportprogress 300 ./zero_checker.sv 
# -- Compiling module zero_checker
# 
# Top level modules:
# 	zero_checker
# End time: 20:49:24 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:24 on Apr 13,2025
# vlog -reportprogress 300 ./inverter.sv 
# -- Compiling module inverter
# 
# Top level modules:
# 	inverter
# End time: 20:49:24 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:24 on Apr 13,2025
# vlog -reportprogress 300 ./mux_recursive.sv 
# -- Compiling module mux_recursive
# -- Compiling module mux_tb
# 
# Top level modules:
# 	mux_tb
# End time: 20:49:24 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:25 on Apr 13,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 20:49:25 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:25 on Apr 13,2025
# vlog -reportprogress 300 ./d_flipflop.sv 
# -- Compiling module d_flipflop
# 
# Top level modules:
# 	d_flipflop
# End time: 20:49:25 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:25 on Apr 13,2025
# vlog -reportprogress 300 ./register_file.sv 
# -- Compiling module register_file
# ** Warning: ./register_file.sv(79): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	register_file
# End time: 20:49:25 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:25 on Apr 13,2025
# vlog -reportprogress 300 ./dff_with_enable.sv 
# -- Compiling module dff_with_enable
# 
# Top level modules:
# 	dff_with_enable
# End time: 20:49:25 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:25 on Apr 13,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_tb
# 
# Top level modules:
# 	register_tb
# End time: 20:49:25 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:25 on Apr 13,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_testbench
# 
# Top level modules:
# 	cpu_testbench
# End time: 20:49:25 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:25 on Apr 13,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:49:25 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:25 on Apr 13,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:49:25 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:25 on Apr 13,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# 
# Top level modules:
# 	sign_extend
# End time: 20:49:25 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:25 on Apr 13,2025
# vlog -reportprogress 300 ./linear_shift_left.sv 
# -- Compiling module linear_shift_left
# -- Compiling module LSL_tb
# 
# Top level modules:
# 	linear_shift_left
# 	LSL_tb
# End time: 20:49:25 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:25 on Apr 13,2025
# vlog -reportprogress 300 ./linear_shift_right.sv 
# -- Compiling module linear_shift_right
# 
# Top level modules:
# 	linear_shift_right
# End time: 20:49:25 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:25 on Apr 13,2025
# vlog -reportprogress 300 ./linear_shift_right_dynamic.sv 
# -- Compiling module linear_shift_right_dynamic
# 
# Top level modules:
# 	linear_shift_right_dynamic
# End time: 20:49:25 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:25 on Apr 13,2025
# vlog -reportprogress 300 ./equality_checker.sv 
# -- Compiling module equality_checker
# -- Compiling module EqChecker_tb
# 
# Top level modules:
# 	equality_checker
# 	EqChecker_tb
# End time: 20:49:25 on Apr 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 20:29:54 on Apr 13,2025
# Loading sv_std.std
# Loading work.cpu_testbench
# ** Error: (vsim-3036) Instantiation depth of '/cpu_testbench' is 140. Assuming recursive instantiation.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_testbench File: ./cpu.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 35
# End time: 20:49:54 on Apr 13,2025, Elapsed time: 0:20:00
# Errors: 167, Warnings: 4
