// Seed: 2122375219
module module_0 (
    input wire  id_0,
    input wand  id_1,
    input uwire id_2,
    input uwire id_3,
    input tri0  id_4
);
  assign id_6[1] = 1 | 1;
  wire id_7;
  always @(posedge 1 or negedge "" - 1) force id_6 = "";
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    output wire id_2,
    input tri0 id_3,
    output supply0 id_4
);
  tri1 id_6;
  module_0(
      id_3, id_3, id_3, id_3, id_3
  );
  assign id_6 = 1;
  wand id_7 = 1;
endmodule
