
*** Running vivado
    with args -log auto_cal_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source auto_cal_top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source auto_cal_top.tcl -notrace
Command: synth_design -top auto_cal_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 264.547 ; gain = 92.355
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'auto_cal_top' [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/new/auto_cal_top.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'divider' [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/new/divider.v:23]
	Parameter N bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divider' (1#1) [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/new/divider.v:23]
INFO: [Synth 8-638] synthesizing module 'divider__parameterized0' [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/new/divider.v:23]
	Parameter N bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divider__parameterized0' (1#1) [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/new/divider.v:23]
INFO: [Synth 8-638] synthesizing module 'auto_calculate' [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/new/auto_calculate.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'datapath' [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/imports/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/datapath_top.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register' [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/imports/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/register.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register' (2#1) [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/imports/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-638] synthesizing module 'full_adder' [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/imports/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/full_adder.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net c_out in module/entity full_adder does not have driver. [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/imports/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/full_adder.v:28]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (3#1) [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/imports/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/full_adder.v:23]
WARNING: [Synth 8-350] instance 'A1' of module 'full_adder' requires 5 connections, but only 4 given [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/imports/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/datapath_top.v:38]
WARNING: [Synth 8-350] instance 'A2' of module 'full_adder' requires 5 connections, but only 4 given [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/imports/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/datapath_top.v:39]
INFO: [Synth 8-638] synthesizing module 'selector' [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/imports/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/selector.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector' (4#1) [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/imports/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/selector.v:23]
INFO: [Synth 8-638] synthesizing module 'comparator' [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/imports/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/comparator.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comparator' (5#1) [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/imports/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/comparator.v:23]
WARNING: [Synth 8-350] instance 'C1' of module 'comparator' requires 5 connections, but only 3 given [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/imports/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/datapath_top.v:45]
INFO: [Synth 8-638] synthesizing module 'memory' [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/imports/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/memory.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'D:/xilinx_vivado/ram_init.txt' is read successfully [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/imports/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/memory.v:35]
INFO: [Synth 8-256] done synthesizing module 'memory' (6#1) [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/imports/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'datapath' (7#1) [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/imports/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/datapath_top.v:23]
INFO: [Synth 8-638] synthesizing module 'FSM' [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/imports/lab04-Data_path_and_FSM/FSM/FSM.srcs/sources_1/new/FSM.v:23]
	Parameter START bound to: 0 - type: integer 
	Parameter COMPUTE_SUM bound to: 1 - type: integer 
	Parameter GET_NEXT bound to: 2 - type: integer 
	Parameter DONE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FSM' (8#1) [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/imports/lab04-Data_path_and_FSM/FSM/FSM.srcs/sources_1/new/FSM.v:23]
INFO: [Synth 8-256] done synthesizing module 'auto_calculate' (9#1) [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/new/auto_calculate.v:23]
INFO: [Synth 8-638] synthesizing module 'pattern' [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/new/pattern.v:23]
INFO: [Synth 8-256] done synthesizing module 'pattern' (10#1) [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/new/pattern.v:23]
INFO: [Synth 8-256] done synthesizing module 'auto_cal_top' (11#1) [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/new/auto_cal_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 298.855 ; gain = 126.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 298.855 ; gain = 126.664
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 601.703 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 601.703 ; gain = 429.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 601.703 ; gain = 429.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 7 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 7 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 13 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 13 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 14 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 14 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 33 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 33 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 60 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 60 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 61 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 61 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 62 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 62 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 63 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 63 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 64 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 64 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 65 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 65 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 66 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 66 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 68 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 68 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 70 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 70 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 71 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 71 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 72 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 72 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 73 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 73 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 74 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 74 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 75 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 75 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 76 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 76 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 77 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 77 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 601.703 ; gain = 429.512
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "clk_N" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "clk_N" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "ram" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSM'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/sources_1/imports/lab04-Data_path_and_FSM/data_path/data_path.srcs/sources_1/new/selector.v:33]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                   START |                               00 |                               00
             COMPUTE_SUM |                               01 |                               01
                GET_NEXT |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 601.703 ; gain = 429.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  17 Input     32 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module auto_cal_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module divider__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module full_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module selector 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module memory 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input     32 Bit        Muxes := 1     
Module FSM 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
Module pattern 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 601.703 ; gain = 429.512
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "D1/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "D1/clk_N" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "D2/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "D2/clk_N" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "D2/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "D2/clk_N" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "D1/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "D1/clk_N" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 601.703 ; gain = 429.512
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 601.703 ; gain = 429.512

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AUTOADD/\dp/S2/out_reg[11] )
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[31] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[30] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[29] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[28] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[27] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[26] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[25] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[24] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[23] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[22] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[21] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[20] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[19] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[18] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[17] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[16] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[15] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[14] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[13] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[12] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[11] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[10] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[9] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[8] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[7] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[6] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[5] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[4] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[3] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[2] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[1] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S1/out_reg[0] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[31] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[30] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[29] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[28] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[27] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[26] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[25] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[24] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[23] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[22] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[21] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[20] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[19] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[18] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[17] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[16] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[15] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[14] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[13] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[12] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[11] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[10] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[9] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[8] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[7] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[6] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[5] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[4] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[3] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[2] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[1] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S2/out_reg[0] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[31] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[30] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[29] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[28] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[27] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[26] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[25] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[24] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[23] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[22] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[21] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[20] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[19] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[18] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[17] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[16] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[15] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[14] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[13] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[12] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[11] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[10] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[9] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[8] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[7] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[6] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[5] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[4] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[3] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[2] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[1] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/S3/out_reg[0] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\fsm/value_reg[3] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\fsm/value_reg[1] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/R2/q_reg[31] ) is unused and will be removed from module auto_calculate.
WARNING: [Synth 8-3332] Sequential element (\dp/R2/q_reg[30] ) is unused and will be removed from module auto_calculate.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 601.703 ; gain = 429.512
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 601.703 ; gain = 429.512

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 601.703 ; gain = 429.512
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 7 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 7 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 13 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 13 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 14 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 14 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 33 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 33 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 60 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 60 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 61 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 61 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 62 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 62 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 63 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 63 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 64 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 64 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 65 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 65 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 66 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 66 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 68 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 68 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 70 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 70 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 71 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 71 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 72 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 72 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 73 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 73 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 74 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 74 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 75 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 75 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 76 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 76 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 77 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 77 of file D:/xilinx_vivado/projects/lab04-Data_path_and_FSM/auto_calculate/auto_calculate.srcs/constrs_1/imports/lab04-Data_path_and_FSM/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 615.277 ; gain = 443.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 618.258 ; gain = 446.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 881.527 ; gain = 709.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 883.234 ; gain = 711.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 883.234 ; gain = 711.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 883.234 ; gain = 711.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 883.234 ; gain = 711.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:02 . Memory (MB): peak = 883.234 ; gain = 711.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   527|
|3     |LUT1   |   311|
|4     |LUT2   |   664|
|5     |LUT3   |   854|
|6     |LUT4   |   731|
|7     |LUT5   |   530|
|8     |LUT6   |   820|
|9     |FDRE   |   122|
|10    |FDSE   |     4|
|11    |IBUF   |     3|
|12    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+----------+------------------------+------+
|      |Instance  |Module                  |Cells |
+------+----------+------------------------+------+
|1     |top       |                        |  4585|
|2     |  AUTOADD |auto_calculate          |  3052|
|3     |    dp    |datapath                |  3005|
|4     |      A1  |full_adder              |    12|
|5     |      A2  |full_adder_0            |     7|
|6     |      R1  |register                |  2979|
|7     |      R2  |register_1              |     7|
|8     |    fsm   |FSM                     |    47|
|9     |  D1      |divider                 |    82|
|10    |  D2      |divider__parameterized0 |    82|
|11    |  P       |pattern                 |     7|
+------+----------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:02 . Memory (MB): peak = 883.234 ; gain = 711.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 128 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:56 . Memory (MB): peak = 883.234 ; gain = 369.703
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:02 . Memory (MB): peak = 883.234 ; gain = 711.043
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 530 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 883.234 ; gain = 673.816
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 883.234 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 06 18:00:03 2023...
