

================================================================
== Vivado HLS Report for 'conv_write'
================================================================
* Date:           Wed Jan 20 14:16:46 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        finalconv_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9217|     9217| 92.170 us | 92.170 us |  9217|  9217|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     9216|     9216|        48|          -|          -|   192|    no    |
        | + Loop 1.1  |       45|       45|        36|          5|          1|     3|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 36


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 1
  Pipeline-0 : II = 5, D = 36, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 39 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 3 
39 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 40 [1/1] (1.76ns)   --->   "br label %1" [finalconv_Jan19.cpp:136]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.01>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %add_ln136, %hls_label_6_end ]" [finalconv_Jan19.cpp:136]   --->   Operation 41 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%col_0 = phi i6 [ 0, %0 ], [ %select_ln173_1, %hls_label_6_end ]" [finalconv_Jan19.cpp:173]   --->   Operation 42 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ti_0 = phi i3 [ 0, %0 ], [ %ti, %hls_label_6_end ]"   --->   Operation 43 'phi' 'ti_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.82ns)   --->   "%col = add i6 %col_0, 1" [finalconv_Jan19.cpp:176]   --->   Operation 44 'add' 'col' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.55ns)   --->   "%icmp_ln136 = icmp eq i8 %indvar_flatten, -64" [finalconv_Jan19.cpp:136]   --->   Operation 45 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.91ns)   --->   "%add_ln136 = add i8 %indvar_flatten, 1" [finalconv_Jan19.cpp:136]   --->   Operation 46 'add' 'add_ln136' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln136, label %4, label %hls_label_6_begin" [finalconv_Jan19.cpp:136]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)"   --->   Operation 48 'speclooptripcount' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.13ns)   --->   "%icmp_ln139 = icmp eq i3 %ti_0, -2" [finalconv_Jan19.cpp:139]   --->   Operation 49 'icmp' 'icmp_ln139' <Predicate = (!icmp_ln136)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.98ns)   --->   "%select_ln173 = select i1 %icmp_ln139, i3 0, i3 %ti_0" [finalconv_Jan19.cpp:173]   --->   Operation 50 'select' 'select_ln173' <Predicate = (!icmp_ln136)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.18ns)   --->   "%select_ln173_1 = select i1 %icmp_ln139, i6 %col, i6 %col_0" [finalconv_Jan19.cpp:173]   --->   Operation 51 'select' 'select_ln173_1' <Predicate = (!icmp_ln136)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i6 %select_ln173_1 to i64" [finalconv_Jan19.cpp:173]   --->   Operation 52 'zext' 'zext_ln173' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.82ns)   --->   "%add_ln176 = add i6 %col_0, 2" [finalconv_Jan19.cpp:176]   --->   Operation 53 'add' 'add_ln176' <Predicate = (!icmp_ln136)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.18ns)   --->   "%select_ln173_2 = select i1 %icmp_ln139, i6 %add_ln176, i6 %col" [finalconv_Jan19.cpp:173]   --->   Operation 54 'select' 'select_ln173_2' <Predicate = (!icmp_ln136)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln173_3 = zext i6 %select_ln173_2 to i64" [finalconv_Jan19.cpp:173]   --->   Operation 55 'zext' 'zext_ln173_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln173)   --->   "%select_ln173_3 = select i1 %icmp_ln139, i6 3, i6 2" [finalconv_Jan19.cpp:173]   --->   Operation 56 'select' 'select_ln173_3' <Predicate = (!icmp_ln136)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln173 = add i6 %col_0, %select_ln173_3" [finalconv_Jan19.cpp:173]   --->   Operation 57 'add' 'add_ln173' <Predicate = (!icmp_ln136)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln173_2 = zext i6 %add_ln173 to i64" [finalconv_Jan19.cpp:173]   --->   Operation 58 'zext' 'zext_ln173_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [finalconv_Jan19.cpp:140]   --->   Operation 59 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln173_1 = zext i3 %select_ln173 to i64" [finalconv_Jan19.cpp:173]   --->   Operation 60 'zext' 'zext_ln173_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%filter_buff_0_0_0_3 = getelementptr [6 x float]* %filter_buff_0_0_0, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:173]   --->   Operation 61 'getelementptr' 'filter_buff_0_0_0_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%filter_buff_1_0_0_3 = getelementptr [6 x float]* %filter_buff_1_0_0, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:173]   --->   Operation 62 'getelementptr' 'filter_buff_1_0_0_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%filter_buff_2_0_0_3 = getelementptr [6 x float]* %filter_buff_2_0_0, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:173]   --->   Operation 63 'getelementptr' 'filter_buff_2_0_0_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%filter_buff_0_1_0_3 = getelementptr [6 x float]* %filter_buff_0_1_0, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:174]   --->   Operation 64 'getelementptr' 'filter_buff_0_1_0_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%filter_buff_1_1_0_3 = getelementptr [6 x float]* %filter_buff_1_1_0, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:174]   --->   Operation 65 'getelementptr' 'filter_buff_1_1_0_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%filter_buff_2_1_0_3 = getelementptr [6 x float]* %filter_buff_2_1_0, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:174]   --->   Operation 66 'getelementptr' 'filter_buff_2_1_0_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%filter_buff_0_2_0_3 = getelementptr [6 x float]* %filter_buff_0_2_0, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:175]   --->   Operation 67 'getelementptr' 'filter_buff_0_2_0_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%filter_buff_1_2_0_3 = getelementptr [6 x float]* %filter_buff_1_2_0, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:175]   --->   Operation 68 'getelementptr' 'filter_buff_1_2_0_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%filter_buff_2_2_0_3 = getelementptr [6 x float]* %filter_buff_2_2_0, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:175]   --->   Operation 69 'getelementptr' 'filter_buff_2_2_0_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%filter_buff_0_0_1_3 = getelementptr [6 x float]* %filter_buff_0_0_1, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:176]   --->   Operation 70 'getelementptr' 'filter_buff_0_0_1_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%filter_buff_1_0_1_3 = getelementptr [6 x float]* %filter_buff_1_0_1, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:176]   --->   Operation 71 'getelementptr' 'filter_buff_1_0_1_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%filter_buff_2_0_1_3 = getelementptr [6 x float]* %filter_buff_2_0_1, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:176]   --->   Operation 72 'getelementptr' 'filter_buff_2_0_1_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%filter_buff_0_1_1_3 = getelementptr [6 x float]* %filter_buff_0_1_1, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:177]   --->   Operation 73 'getelementptr' 'filter_buff_0_1_1_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%filter_buff_1_1_1_3 = getelementptr [6 x float]* %filter_buff_1_1_1, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:177]   --->   Operation 74 'getelementptr' 'filter_buff_1_1_1_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%filter_buff_2_1_1_3 = getelementptr [6 x float]* %filter_buff_2_1_1, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:177]   --->   Operation 75 'getelementptr' 'filter_buff_2_1_1_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%filter_buff_0_2_1_3 = getelementptr [6 x float]* %filter_buff_0_2_1, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:178]   --->   Operation 76 'getelementptr' 'filter_buff_0_2_1_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%filter_buff_1_2_1_3 = getelementptr [6 x float]* %filter_buff_1_2_1, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:178]   --->   Operation 77 'getelementptr' 'filter_buff_1_2_1_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%filter_buff_2_2_1_3 = getelementptr [6 x float]* %filter_buff_2_2_1, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:178]   --->   Operation 78 'getelementptr' 'filter_buff_2_2_1_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%filter_buff_0_0_2_3 = getelementptr [6 x float]* %filter_buff_0_0_2, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:179]   --->   Operation 79 'getelementptr' 'filter_buff_0_0_2_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%filter_buff_1_0_2_3 = getelementptr [6 x float]* %filter_buff_1_0_2, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:179]   --->   Operation 80 'getelementptr' 'filter_buff_1_0_2_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%filter_buff_2_0_2_3 = getelementptr [6 x float]* %filter_buff_2_0_2, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:179]   --->   Operation 81 'getelementptr' 'filter_buff_2_0_2_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%filter_buff_0_1_2_3 = getelementptr [6 x float]* %filter_buff_0_1_2, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:180]   --->   Operation 82 'getelementptr' 'filter_buff_0_1_2_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%filter_buff_1_1_2_3 = getelementptr [6 x float]* %filter_buff_1_1_2, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:180]   --->   Operation 83 'getelementptr' 'filter_buff_1_1_2_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%filter_buff_2_1_2_3 = getelementptr [6 x float]* %filter_buff_2_1_2, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:180]   --->   Operation 84 'getelementptr' 'filter_buff_2_1_2_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%filter_buff_0_2_2_3 = getelementptr [6 x float]* %filter_buff_0_2_2, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:181]   --->   Operation 85 'getelementptr' 'filter_buff_0_2_2_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%filter_buff_1_2_2_3 = getelementptr [6 x float]* %filter_buff_1_2_2, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:181]   --->   Operation 86 'getelementptr' 'filter_buff_1_2_2_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%filter_buff_2_2_2_3 = getelementptr [6 x float]* %filter_buff_2_2_2, i64 0, i64 %zext_ln173_1" [finalconv_Jan19.cpp:181]   --->   Operation 87 'getelementptr' 'filter_buff_2_2_2_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%ifm_buff0_0_addr = getelementptr [34 x float]* %ifm_buff0_0, i64 0, i64 %zext_ln173" [finalconv_Jan19.cpp:173]   --->   Operation 88 'getelementptr' 'ifm_buff0_0_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%ifm_buff0_1_addr = getelementptr [34 x float]* %ifm_buff0_1, i64 0, i64 %zext_ln173" [finalconv_Jan19.cpp:173]   --->   Operation 89 'getelementptr' 'ifm_buff0_1_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%ifm_buff0_2_addr = getelementptr [34 x float]* %ifm_buff0_2, i64 0, i64 %zext_ln173" [finalconv_Jan19.cpp:173]   --->   Operation 90 'getelementptr' 'ifm_buff0_2_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%ifm_buff1_0_addr = getelementptr [34 x float]* %ifm_buff1_0, i64 0, i64 %zext_ln173" [finalconv_Jan19.cpp:174]   --->   Operation 91 'getelementptr' 'ifm_buff1_0_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%ifm_buff1_1_addr = getelementptr [34 x float]* %ifm_buff1_1, i64 0, i64 %zext_ln173" [finalconv_Jan19.cpp:174]   --->   Operation 92 'getelementptr' 'ifm_buff1_1_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%ifm_buff1_2_addr = getelementptr [34 x float]* %ifm_buff1_2, i64 0, i64 %zext_ln173" [finalconv_Jan19.cpp:174]   --->   Operation 93 'getelementptr' 'ifm_buff1_2_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%ifm_buff2_0_addr = getelementptr [34 x float]* %ifm_buff2_0, i64 0, i64 %zext_ln173" [finalconv_Jan19.cpp:175]   --->   Operation 94 'getelementptr' 'ifm_buff2_0_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%ifm_buff2_1_addr = getelementptr [34 x float]* %ifm_buff2_1, i64 0, i64 %zext_ln173" [finalconv_Jan19.cpp:175]   --->   Operation 95 'getelementptr' 'ifm_buff2_1_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%ifm_buff2_2_addr = getelementptr [34 x float]* %ifm_buff2_2, i64 0, i64 %zext_ln173" [finalconv_Jan19.cpp:175]   --->   Operation 96 'getelementptr' 'ifm_buff2_2_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%ifm_buff0_0_addr_1 = getelementptr [34 x float]* %ifm_buff0_0, i64 0, i64 %zext_ln173_3" [finalconv_Jan19.cpp:176]   --->   Operation 97 'getelementptr' 'ifm_buff0_0_addr_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%ifm_buff0_1_addr_1 = getelementptr [34 x float]* %ifm_buff0_1, i64 0, i64 %zext_ln173_3" [finalconv_Jan19.cpp:176]   --->   Operation 98 'getelementptr' 'ifm_buff0_1_addr_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%ifm_buff0_2_addr_1 = getelementptr [34 x float]* %ifm_buff0_2, i64 0, i64 %zext_ln173_3" [finalconv_Jan19.cpp:176]   --->   Operation 99 'getelementptr' 'ifm_buff0_2_addr_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%ifm_buff1_0_addr_1 = getelementptr [34 x float]* %ifm_buff1_0, i64 0, i64 %zext_ln173_3" [finalconv_Jan19.cpp:177]   --->   Operation 100 'getelementptr' 'ifm_buff1_0_addr_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%ifm_buff1_1_addr_1 = getelementptr [34 x float]* %ifm_buff1_1, i64 0, i64 %zext_ln173_3" [finalconv_Jan19.cpp:177]   --->   Operation 101 'getelementptr' 'ifm_buff1_1_addr_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%ifm_buff1_2_addr_1 = getelementptr [34 x float]* %ifm_buff1_2, i64 0, i64 %zext_ln173_3" [finalconv_Jan19.cpp:177]   --->   Operation 102 'getelementptr' 'ifm_buff1_2_addr_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%ifm_buff2_0_addr_1 = getelementptr [34 x float]* %ifm_buff2_0, i64 0, i64 %zext_ln173_3" [finalconv_Jan19.cpp:178]   --->   Operation 103 'getelementptr' 'ifm_buff2_0_addr_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%ifm_buff2_1_addr_1 = getelementptr [34 x float]* %ifm_buff2_1, i64 0, i64 %zext_ln173_3" [finalconv_Jan19.cpp:178]   --->   Operation 104 'getelementptr' 'ifm_buff2_1_addr_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%ifm_buff2_2_addr_1 = getelementptr [34 x float]* %ifm_buff2_2, i64 0, i64 %zext_ln173_3" [finalconv_Jan19.cpp:178]   --->   Operation 105 'getelementptr' 'ifm_buff2_2_addr_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%ifm_buff0_0_addr_2 = getelementptr [34 x float]* %ifm_buff0_0, i64 0, i64 %zext_ln173_2" [finalconv_Jan19.cpp:179]   --->   Operation 106 'getelementptr' 'ifm_buff0_0_addr_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%ifm_buff0_1_addr_2 = getelementptr [34 x float]* %ifm_buff0_1, i64 0, i64 %zext_ln173_2" [finalconv_Jan19.cpp:179]   --->   Operation 107 'getelementptr' 'ifm_buff0_1_addr_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%ifm_buff0_2_addr_2 = getelementptr [34 x float]* %ifm_buff0_2, i64 0, i64 %zext_ln173_2" [finalconv_Jan19.cpp:179]   --->   Operation 108 'getelementptr' 'ifm_buff0_2_addr_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%ifm_buff1_0_addr_2 = getelementptr [34 x float]* %ifm_buff1_0, i64 0, i64 %zext_ln173_2" [finalconv_Jan19.cpp:180]   --->   Operation 109 'getelementptr' 'ifm_buff1_0_addr_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%ifm_buff1_1_addr_2 = getelementptr [34 x float]* %ifm_buff1_1, i64 0, i64 %zext_ln173_2" [finalconv_Jan19.cpp:180]   --->   Operation 110 'getelementptr' 'ifm_buff1_1_addr_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%ifm_buff1_2_addr_2 = getelementptr [34 x float]* %ifm_buff1_2, i64 0, i64 %zext_ln173_2" [finalconv_Jan19.cpp:180]   --->   Operation 111 'getelementptr' 'ifm_buff1_2_addr_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%ifm_buff2_0_addr_2 = getelementptr [34 x float]* %ifm_buff2_0, i64 0, i64 %zext_ln173_2" [finalconv_Jan19.cpp:181]   --->   Operation 112 'getelementptr' 'ifm_buff2_0_addr_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%ifm_buff2_1_addr_2 = getelementptr [34 x float]* %ifm_buff2_1, i64 0, i64 %zext_ln173_2" [finalconv_Jan19.cpp:181]   --->   Operation 113 'getelementptr' 'ifm_buff2_1_addr_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%ifm_buff2_2_addr_2 = getelementptr [34 x float]* %ifm_buff2_2, i64 0, i64 %zext_ln173_2" [finalconv_Jan19.cpp:181]   --->   Operation 114 'getelementptr' 'ifm_buff2_2_addr_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (1.76ns)   --->   "br label %2" [finalconv_Jan19.cpp:163]   --->   Operation 115 'br' <Predicate = (!icmp_ln136)> <Delay = 1.76>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "ret void" [finalconv_Jan19.cpp:227]   --->   Operation 116 'ret' <Predicate = (icmp_ln136)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%Y_0 = phi float [ 0.000000e+00, %hls_label_6_begin ], [ %Y, %hls_label_7 ]"   --->   Operation 117 'phi' 'Y_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%to_0 = phi i2 [ 0, %hls_label_6_begin ], [ %to, %hls_label_7 ]"   --->   Operation 118 'phi' 'to_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.95ns)   --->   "%icmp_ln163 = icmp eq i2 %to_0, -1" [finalconv_Jan19.cpp:163]   --->   Operation 119 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 120 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (1.56ns)   --->   "%to = add i2 %to_0, 1" [finalconv_Jan19.cpp:163]   --->   Operation 121 'add' 'to' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln163, label %3, label %hls_label_7" [finalconv_Jan19.cpp:163]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [2/2] (3.25ns)   --->   "%ifm_buff0_0_load = load float* %ifm_buff0_0_addr, align 4" [finalconv_Jan19.cpp:173]   --->   Operation 123 'load' 'ifm_buff0_0_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 124 [2/2] (3.25ns)   --->   "%ifm_buff0_1_load = load float* %ifm_buff0_1_addr, align 4" [finalconv_Jan19.cpp:173]   --->   Operation 124 'load' 'ifm_buff0_1_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 125 [2/2] (3.25ns)   --->   "%ifm_buff0_2_load = load float* %ifm_buff0_2_addr, align 4" [finalconv_Jan19.cpp:173]   --->   Operation 125 'load' 'ifm_buff0_2_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 126 [2/2] (2.32ns)   --->   "%filter_buff_0_0_0_2 = load float* %filter_buff_0_0_0_3, align 4" [finalconv_Jan19.cpp:173]   --->   Operation 126 'load' 'filter_buff_0_0_0_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 127 [2/2] (2.32ns)   --->   "%filter_buff_1_0_0_2 = load float* %filter_buff_1_0_0_3, align 4" [finalconv_Jan19.cpp:173]   --->   Operation 127 'load' 'filter_buff_1_0_0_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 128 [2/2] (2.32ns)   --->   "%filter_buff_2_0_0_2 = load float* %filter_buff_2_0_0_3, align 4" [finalconv_Jan19.cpp:173]   --->   Operation 128 'load' 'filter_buff_2_0_0_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 129 [2/2] (3.25ns)   --->   "%ifm_buff1_0_load = load float* %ifm_buff1_0_addr, align 4" [finalconv_Jan19.cpp:174]   --->   Operation 129 'load' 'ifm_buff1_0_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 130 [2/2] (3.25ns)   --->   "%ifm_buff1_1_load = load float* %ifm_buff1_1_addr, align 4" [finalconv_Jan19.cpp:174]   --->   Operation 130 'load' 'ifm_buff1_1_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 131 [2/2] (3.25ns)   --->   "%ifm_buff1_2_load = load float* %ifm_buff1_2_addr, align 4" [finalconv_Jan19.cpp:174]   --->   Operation 131 'load' 'ifm_buff1_2_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 132 [2/2] (2.32ns)   --->   "%filter_buff_0_1_0_2 = load float* %filter_buff_0_1_0_3, align 4" [finalconv_Jan19.cpp:174]   --->   Operation 132 'load' 'filter_buff_0_1_0_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 133 [2/2] (2.32ns)   --->   "%filter_buff_1_1_0_2 = load float* %filter_buff_1_1_0_3, align 4" [finalconv_Jan19.cpp:174]   --->   Operation 133 'load' 'filter_buff_1_1_0_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 134 [2/2] (2.32ns)   --->   "%filter_buff_2_1_0_2 = load float* %filter_buff_2_1_0_3, align 4" [finalconv_Jan19.cpp:174]   --->   Operation 134 'load' 'filter_buff_2_1_0_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 135 [2/2] (3.25ns)   --->   "%ifm_buff2_0_load = load float* %ifm_buff2_0_addr, align 4" [finalconv_Jan19.cpp:175]   --->   Operation 135 'load' 'ifm_buff2_0_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 136 [2/2] (3.25ns)   --->   "%ifm_buff2_1_load = load float* %ifm_buff2_1_addr, align 4" [finalconv_Jan19.cpp:175]   --->   Operation 136 'load' 'ifm_buff2_1_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 137 [2/2] (3.25ns)   --->   "%ifm_buff2_2_load = load float* %ifm_buff2_2_addr, align 4" [finalconv_Jan19.cpp:175]   --->   Operation 137 'load' 'ifm_buff2_2_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 138 [2/2] (2.32ns)   --->   "%filter_buff_0_2_0_2 = load float* %filter_buff_0_2_0_3, align 4" [finalconv_Jan19.cpp:175]   --->   Operation 138 'load' 'filter_buff_0_2_0_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 139 [2/2] (2.32ns)   --->   "%filter_buff_1_2_0_2 = load float* %filter_buff_1_2_0_3, align 4" [finalconv_Jan19.cpp:175]   --->   Operation 139 'load' 'filter_buff_1_2_0_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 140 [2/2] (2.32ns)   --->   "%filter_buff_2_2_0_2 = load float* %filter_buff_2_2_0_3, align 4" [finalconv_Jan19.cpp:175]   --->   Operation 140 'load' 'filter_buff_2_2_0_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 141 [2/2] (3.25ns)   --->   "%ifm_buff0_0_load_1 = load float* %ifm_buff0_0_addr_1, align 4" [finalconv_Jan19.cpp:176]   --->   Operation 141 'load' 'ifm_buff0_0_load_1' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 142 [2/2] (3.25ns)   --->   "%ifm_buff0_1_load_1 = load float* %ifm_buff0_1_addr_1, align 4" [finalconv_Jan19.cpp:176]   --->   Operation 142 'load' 'ifm_buff0_1_load_1' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 143 [2/2] (3.25ns)   --->   "%ifm_buff0_2_load_1 = load float* %ifm_buff0_2_addr_1, align 4" [finalconv_Jan19.cpp:176]   --->   Operation 143 'load' 'ifm_buff0_2_load_1' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 144 [2/2] (2.32ns)   --->   "%filter_buff_0_0_1_2 = load float* %filter_buff_0_0_1_3, align 4" [finalconv_Jan19.cpp:176]   --->   Operation 144 'load' 'filter_buff_0_0_1_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 145 [2/2] (2.32ns)   --->   "%filter_buff_1_0_1_2 = load float* %filter_buff_1_0_1_3, align 4" [finalconv_Jan19.cpp:176]   --->   Operation 145 'load' 'filter_buff_1_0_1_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 146 [2/2] (2.32ns)   --->   "%filter_buff_2_0_1_2 = load float* %filter_buff_2_0_1_3, align 4" [finalconv_Jan19.cpp:176]   --->   Operation 146 'load' 'filter_buff_2_0_1_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 147 [2/2] (3.25ns)   --->   "%ifm_buff1_0_load_1 = load float* %ifm_buff1_0_addr_1, align 4" [finalconv_Jan19.cpp:177]   --->   Operation 147 'load' 'ifm_buff1_0_load_1' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 148 [2/2] (3.25ns)   --->   "%ifm_buff1_1_load_1 = load float* %ifm_buff1_1_addr_1, align 4" [finalconv_Jan19.cpp:177]   --->   Operation 148 'load' 'ifm_buff1_1_load_1' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 149 [2/2] (3.25ns)   --->   "%ifm_buff1_2_load_1 = load float* %ifm_buff1_2_addr_1, align 4" [finalconv_Jan19.cpp:177]   --->   Operation 149 'load' 'ifm_buff1_2_load_1' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 150 [2/2] (2.32ns)   --->   "%filter_buff_0_1_1_2 = load float* %filter_buff_0_1_1_3, align 4" [finalconv_Jan19.cpp:177]   --->   Operation 150 'load' 'filter_buff_0_1_1_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 151 [2/2] (2.32ns)   --->   "%filter_buff_1_1_1_2 = load float* %filter_buff_1_1_1_3, align 4" [finalconv_Jan19.cpp:177]   --->   Operation 151 'load' 'filter_buff_1_1_1_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 152 [2/2] (2.32ns)   --->   "%filter_buff_2_1_1_2 = load float* %filter_buff_2_1_1_3, align 4" [finalconv_Jan19.cpp:177]   --->   Operation 152 'load' 'filter_buff_2_1_1_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 153 [2/2] (3.25ns)   --->   "%ifm_buff2_0_load_1 = load float* %ifm_buff2_0_addr_1, align 4" [finalconv_Jan19.cpp:178]   --->   Operation 153 'load' 'ifm_buff2_0_load_1' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 154 [2/2] (3.25ns)   --->   "%ifm_buff2_1_load_1 = load float* %ifm_buff2_1_addr_1, align 4" [finalconv_Jan19.cpp:178]   --->   Operation 154 'load' 'ifm_buff2_1_load_1' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 155 [2/2] (3.25ns)   --->   "%ifm_buff2_2_load_1 = load float* %ifm_buff2_2_addr_1, align 4" [finalconv_Jan19.cpp:178]   --->   Operation 155 'load' 'ifm_buff2_2_load_1' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 156 [2/2] (2.32ns)   --->   "%filter_buff_0_2_1_2 = load float* %filter_buff_0_2_1_3, align 4" [finalconv_Jan19.cpp:178]   --->   Operation 156 'load' 'filter_buff_0_2_1_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 157 [2/2] (2.32ns)   --->   "%filter_buff_1_2_1_2 = load float* %filter_buff_1_2_1_3, align 4" [finalconv_Jan19.cpp:178]   --->   Operation 157 'load' 'filter_buff_1_2_1_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 158 [2/2] (2.32ns)   --->   "%filter_buff_2_2_1_2 = load float* %filter_buff_2_2_1_3, align 4" [finalconv_Jan19.cpp:178]   --->   Operation 158 'load' 'filter_buff_2_2_1_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 159 [2/2] (2.32ns)   --->   "%filter_buff_0_0_2_2 = load float* %filter_buff_0_0_2_3, align 4" [finalconv_Jan19.cpp:179]   --->   Operation 159 'load' 'filter_buff_0_0_2_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 160 [2/2] (2.32ns)   --->   "%filter_buff_1_0_2_2 = load float* %filter_buff_1_0_2_3, align 4" [finalconv_Jan19.cpp:179]   --->   Operation 160 'load' 'filter_buff_1_0_2_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 161 [2/2] (2.32ns)   --->   "%filter_buff_2_0_2_2 = load float* %filter_buff_2_0_2_3, align 4" [finalconv_Jan19.cpp:179]   --->   Operation 161 'load' 'filter_buff_2_0_2_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 162 [2/2] (2.32ns)   --->   "%filter_buff_0_1_2_2 = load float* %filter_buff_0_1_2_3, align 4" [finalconv_Jan19.cpp:180]   --->   Operation 162 'load' 'filter_buff_0_1_2_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 163 [2/2] (2.32ns)   --->   "%filter_buff_1_1_2_2 = load float* %filter_buff_1_1_2_3, align 4" [finalconv_Jan19.cpp:180]   --->   Operation 163 'load' 'filter_buff_1_1_2_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 164 [2/2] (2.32ns)   --->   "%filter_buff_2_1_2_2 = load float* %filter_buff_2_1_2_3, align 4" [finalconv_Jan19.cpp:180]   --->   Operation 164 'load' 'filter_buff_2_1_2_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 165 [2/2] (2.32ns)   --->   "%filter_buff_0_2_2_2 = load float* %filter_buff_0_2_2_3, align 4" [finalconv_Jan19.cpp:181]   --->   Operation 165 'load' 'filter_buff_0_2_2_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 166 [2/2] (2.32ns)   --->   "%filter_buff_1_2_2_2 = load float* %filter_buff_1_2_2_3, align 4" [finalconv_Jan19.cpp:181]   --->   Operation 166 'load' 'filter_buff_1_2_2_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 167 [2/2] (2.32ns)   --->   "%filter_buff_2_2_2_2 = load float* %filter_buff_2_2_2_3, align 4" [finalconv_Jan19.cpp:181]   --->   Operation 167 'load' 'filter_buff_2_2_2_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 5.02>
ST_4 : Operation 168 [1/2] (3.25ns)   --->   "%ifm_buff0_0_load = load float* %ifm_buff0_0_addr, align 4" [finalconv_Jan19.cpp:173]   --->   Operation 168 'load' 'ifm_buff0_0_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 169 [1/2] (3.25ns)   --->   "%ifm_buff0_1_load = load float* %ifm_buff0_1_addr, align 4" [finalconv_Jan19.cpp:173]   --->   Operation 169 'load' 'ifm_buff0_1_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 170 [1/2] (3.25ns)   --->   "%ifm_buff0_2_load = load float* %ifm_buff0_2_addr, align 4" [finalconv_Jan19.cpp:173]   --->   Operation 170 'load' 'ifm_buff0_2_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 171 [1/1] (1.77ns)   --->   "%tmp_1 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %ifm_buff0_0_load, float %ifm_buff0_1_load, float %ifm_buff0_2_load, i2 %to_0)" [finalconv_Jan19.cpp:173]   --->   Operation 171 'mux' 'tmp_1' <Predicate = (!icmp_ln163)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/2] (2.32ns)   --->   "%filter_buff_0_0_0_2 = load float* %filter_buff_0_0_0_3, align 4" [finalconv_Jan19.cpp:173]   --->   Operation 172 'load' 'filter_buff_0_0_0_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 173 [1/2] (2.32ns)   --->   "%filter_buff_1_0_0_2 = load float* %filter_buff_1_0_0_3, align 4" [finalconv_Jan19.cpp:173]   --->   Operation 173 'load' 'filter_buff_1_0_0_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 174 [1/2] (2.32ns)   --->   "%filter_buff_2_0_0_2 = load float* %filter_buff_2_0_0_3, align 4" [finalconv_Jan19.cpp:173]   --->   Operation 174 'load' 'filter_buff_2_0_0_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 175 [1/1] (1.77ns)   --->   "%tmp_2 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %filter_buff_0_0_0_2, float %filter_buff_1_0_0_2, float %filter_buff_2_0_0_2, i2 %to_0)" [finalconv_Jan19.cpp:173]   --->   Operation 175 'mux' 'tmp_2' <Predicate = (!icmp_ln163)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/2] (3.25ns)   --->   "%ifm_buff1_0_load = load float* %ifm_buff1_0_addr, align 4" [finalconv_Jan19.cpp:174]   --->   Operation 176 'load' 'ifm_buff1_0_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 177 [1/2] (3.25ns)   --->   "%ifm_buff1_1_load = load float* %ifm_buff1_1_addr, align 4" [finalconv_Jan19.cpp:174]   --->   Operation 177 'load' 'ifm_buff1_1_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 178 [1/2] (3.25ns)   --->   "%ifm_buff1_2_load = load float* %ifm_buff1_2_addr, align 4" [finalconv_Jan19.cpp:174]   --->   Operation 178 'load' 'ifm_buff1_2_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 179 [1/1] (1.77ns)   --->   "%tmp_6 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %ifm_buff1_0_load, float %ifm_buff1_1_load, float %ifm_buff1_2_load, i2 %to_0)" [finalconv_Jan19.cpp:174]   --->   Operation 179 'mux' 'tmp_6' <Predicate = (!icmp_ln163)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/2] (2.32ns)   --->   "%filter_buff_0_1_0_2 = load float* %filter_buff_0_1_0_3, align 4" [finalconv_Jan19.cpp:174]   --->   Operation 180 'load' 'filter_buff_0_1_0_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 181 [1/2] (2.32ns)   --->   "%filter_buff_1_1_0_2 = load float* %filter_buff_1_1_0_3, align 4" [finalconv_Jan19.cpp:174]   --->   Operation 181 'load' 'filter_buff_1_1_0_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 182 [1/2] (2.32ns)   --->   "%filter_buff_2_1_0_2 = load float* %filter_buff_2_1_0_3, align 4" [finalconv_Jan19.cpp:174]   --->   Operation 182 'load' 'filter_buff_2_1_0_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 183 [1/1] (1.77ns)   --->   "%tmp_7 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %filter_buff_0_1_0_2, float %filter_buff_1_1_0_2, float %filter_buff_2_1_0_2, i2 %to_0)" [finalconv_Jan19.cpp:174]   --->   Operation 183 'mux' 'tmp_7' <Predicate = (!icmp_ln163)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/2] (3.25ns)   --->   "%ifm_buff2_0_load = load float* %ifm_buff2_0_addr, align 4" [finalconv_Jan19.cpp:175]   --->   Operation 184 'load' 'ifm_buff2_0_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 185 [1/2] (3.25ns)   --->   "%ifm_buff2_1_load = load float* %ifm_buff2_1_addr, align 4" [finalconv_Jan19.cpp:175]   --->   Operation 185 'load' 'ifm_buff2_1_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 186 [1/2] (3.25ns)   --->   "%ifm_buff2_2_load = load float* %ifm_buff2_2_addr, align 4" [finalconv_Jan19.cpp:175]   --->   Operation 186 'load' 'ifm_buff2_2_load' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 187 [1/1] (1.77ns)   --->   "%tmp_8 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %ifm_buff2_0_load, float %ifm_buff2_1_load, float %ifm_buff2_2_load, i2 %to_0)" [finalconv_Jan19.cpp:175]   --->   Operation 187 'mux' 'tmp_8' <Predicate = (!icmp_ln163)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/2] (2.32ns)   --->   "%filter_buff_0_2_0_2 = load float* %filter_buff_0_2_0_3, align 4" [finalconv_Jan19.cpp:175]   --->   Operation 188 'load' 'filter_buff_0_2_0_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 189 [1/2] (2.32ns)   --->   "%filter_buff_1_2_0_2 = load float* %filter_buff_1_2_0_3, align 4" [finalconv_Jan19.cpp:175]   --->   Operation 189 'load' 'filter_buff_1_2_0_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 190 [1/2] (2.32ns)   --->   "%filter_buff_2_2_0_2 = load float* %filter_buff_2_2_0_3, align 4" [finalconv_Jan19.cpp:175]   --->   Operation 190 'load' 'filter_buff_2_2_0_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 191 [1/1] (1.77ns)   --->   "%tmp_9 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %filter_buff_0_2_0_2, float %filter_buff_1_2_0_2, float %filter_buff_2_2_0_2, i2 %to_0)" [finalconv_Jan19.cpp:175]   --->   Operation 191 'mux' 'tmp_9' <Predicate = (!icmp_ln163)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/2] (3.25ns)   --->   "%ifm_buff0_0_load_1 = load float* %ifm_buff0_0_addr_1, align 4" [finalconv_Jan19.cpp:176]   --->   Operation 192 'load' 'ifm_buff0_0_load_1' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 193 [1/2] (3.25ns)   --->   "%ifm_buff0_1_load_1 = load float* %ifm_buff0_1_addr_1, align 4" [finalconv_Jan19.cpp:176]   --->   Operation 193 'load' 'ifm_buff0_1_load_1' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 194 [1/2] (3.25ns)   --->   "%ifm_buff0_2_load_1 = load float* %ifm_buff0_2_addr_1, align 4" [finalconv_Jan19.cpp:176]   --->   Operation 194 'load' 'ifm_buff0_2_load_1' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 195 [1/1] (1.77ns)   --->   "%tmp_s = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %ifm_buff0_0_load_1, float %ifm_buff0_1_load_1, float %ifm_buff0_2_load_1, i2 %to_0)" [finalconv_Jan19.cpp:176]   --->   Operation 195 'mux' 'tmp_s' <Predicate = (!icmp_ln163)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/2] (2.32ns)   --->   "%filter_buff_0_0_1_2 = load float* %filter_buff_0_0_1_3, align 4" [finalconv_Jan19.cpp:176]   --->   Operation 196 'load' 'filter_buff_0_0_1_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 197 [1/2] (2.32ns)   --->   "%filter_buff_1_0_1_2 = load float* %filter_buff_1_0_1_3, align 4" [finalconv_Jan19.cpp:176]   --->   Operation 197 'load' 'filter_buff_1_0_1_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 198 [1/2] (2.32ns)   --->   "%filter_buff_2_0_1_2 = load float* %filter_buff_2_0_1_3, align 4" [finalconv_Jan19.cpp:176]   --->   Operation 198 'load' 'filter_buff_2_0_1_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 199 [1/1] (1.77ns)   --->   "%tmp_3 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %filter_buff_0_0_1_2, float %filter_buff_1_0_1_2, float %filter_buff_2_0_1_2, i2 %to_0)" [finalconv_Jan19.cpp:176]   --->   Operation 199 'mux' 'tmp_3' <Predicate = (!icmp_ln163)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/2] (3.25ns)   --->   "%ifm_buff1_0_load_1 = load float* %ifm_buff1_0_addr_1, align 4" [finalconv_Jan19.cpp:177]   --->   Operation 200 'load' 'ifm_buff1_0_load_1' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 201 [1/2] (3.25ns)   --->   "%ifm_buff1_1_load_1 = load float* %ifm_buff1_1_addr_1, align 4" [finalconv_Jan19.cpp:177]   --->   Operation 201 'load' 'ifm_buff1_1_load_1' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 202 [1/2] (3.25ns)   --->   "%ifm_buff1_2_load_1 = load float* %ifm_buff1_2_addr_1, align 4" [finalconv_Jan19.cpp:177]   --->   Operation 202 'load' 'ifm_buff1_2_load_1' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 203 [1/1] (1.77ns)   --->   "%tmp_10 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %ifm_buff1_0_load_1, float %ifm_buff1_1_load_1, float %ifm_buff1_2_load_1, i2 %to_0)" [finalconv_Jan19.cpp:177]   --->   Operation 203 'mux' 'tmp_10' <Predicate = (!icmp_ln163)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/2] (2.32ns)   --->   "%filter_buff_0_1_1_2 = load float* %filter_buff_0_1_1_3, align 4" [finalconv_Jan19.cpp:177]   --->   Operation 204 'load' 'filter_buff_0_1_1_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 205 [1/2] (2.32ns)   --->   "%filter_buff_1_1_1_2 = load float* %filter_buff_1_1_1_3, align 4" [finalconv_Jan19.cpp:177]   --->   Operation 205 'load' 'filter_buff_1_1_1_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 206 [1/2] (2.32ns)   --->   "%filter_buff_2_1_1_2 = load float* %filter_buff_2_1_1_3, align 4" [finalconv_Jan19.cpp:177]   --->   Operation 206 'load' 'filter_buff_2_1_1_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 207 [1/1] (1.77ns)   --->   "%tmp_11 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %filter_buff_0_1_1_2, float %filter_buff_1_1_1_2, float %filter_buff_2_1_1_2, i2 %to_0)" [finalconv_Jan19.cpp:177]   --->   Operation 207 'mux' 'tmp_11' <Predicate = (!icmp_ln163)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/2] (3.25ns)   --->   "%ifm_buff2_0_load_1 = load float* %ifm_buff2_0_addr_1, align 4" [finalconv_Jan19.cpp:178]   --->   Operation 208 'load' 'ifm_buff2_0_load_1' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 209 [1/2] (3.25ns)   --->   "%ifm_buff2_1_load_1 = load float* %ifm_buff2_1_addr_1, align 4" [finalconv_Jan19.cpp:178]   --->   Operation 209 'load' 'ifm_buff2_1_load_1' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 210 [1/2] (3.25ns)   --->   "%ifm_buff2_2_load_1 = load float* %ifm_buff2_2_addr_1, align 4" [finalconv_Jan19.cpp:178]   --->   Operation 210 'load' 'ifm_buff2_2_load_1' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 211 [1/1] (1.77ns)   --->   "%tmp_12 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %ifm_buff2_0_load_1, float %ifm_buff2_1_load_1, float %ifm_buff2_2_load_1, i2 %to_0)" [finalconv_Jan19.cpp:178]   --->   Operation 211 'mux' 'tmp_12' <Predicate = (!icmp_ln163)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/2] (2.32ns)   --->   "%filter_buff_0_2_1_2 = load float* %filter_buff_0_2_1_3, align 4" [finalconv_Jan19.cpp:178]   --->   Operation 212 'load' 'filter_buff_0_2_1_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 213 [1/2] (2.32ns)   --->   "%filter_buff_1_2_1_2 = load float* %filter_buff_1_2_1_3, align 4" [finalconv_Jan19.cpp:178]   --->   Operation 213 'load' 'filter_buff_1_2_1_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 214 [1/2] (2.32ns)   --->   "%filter_buff_2_2_1_2 = load float* %filter_buff_2_2_1_3, align 4" [finalconv_Jan19.cpp:178]   --->   Operation 214 'load' 'filter_buff_2_2_1_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 215 [1/1] (1.77ns)   --->   "%tmp_13 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %filter_buff_0_2_1_2, float %filter_buff_1_2_1_2, float %filter_buff_2_2_1_2, i2 %to_0)" [finalconv_Jan19.cpp:178]   --->   Operation 215 'mux' 'tmp_13' <Predicate = (!icmp_ln163)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [2/2] (3.25ns)   --->   "%ifm_buff0_0_load_2 = load float* %ifm_buff0_0_addr_2, align 4" [finalconv_Jan19.cpp:179]   --->   Operation 216 'load' 'ifm_buff0_0_load_2' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 217 [2/2] (3.25ns)   --->   "%ifm_buff0_1_load_2 = load float* %ifm_buff0_1_addr_2, align 4" [finalconv_Jan19.cpp:179]   --->   Operation 217 'load' 'ifm_buff0_1_load_2' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 218 [2/2] (3.25ns)   --->   "%ifm_buff0_2_load_2 = load float* %ifm_buff0_2_addr_2, align 4" [finalconv_Jan19.cpp:179]   --->   Operation 218 'load' 'ifm_buff0_2_load_2' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 219 [1/2] (2.32ns)   --->   "%filter_buff_0_0_2_2 = load float* %filter_buff_0_0_2_3, align 4" [finalconv_Jan19.cpp:179]   --->   Operation 219 'load' 'filter_buff_0_0_2_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 220 [1/2] (2.32ns)   --->   "%filter_buff_1_0_2_2 = load float* %filter_buff_1_0_2_3, align 4" [finalconv_Jan19.cpp:179]   --->   Operation 220 'load' 'filter_buff_1_0_2_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 221 [1/2] (2.32ns)   --->   "%filter_buff_2_0_2_2 = load float* %filter_buff_2_0_2_3, align 4" [finalconv_Jan19.cpp:179]   --->   Operation 221 'load' 'filter_buff_2_0_2_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 222 [1/1] (1.77ns)   --->   "%tmp_15 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %filter_buff_0_0_2_2, float %filter_buff_1_0_2_2, float %filter_buff_2_0_2_2, i2 %to_0)" [finalconv_Jan19.cpp:179]   --->   Operation 222 'mux' 'tmp_15' <Predicate = (!icmp_ln163)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [2/2] (3.25ns)   --->   "%ifm_buff1_0_load_2 = load float* %ifm_buff1_0_addr_2, align 4" [finalconv_Jan19.cpp:180]   --->   Operation 223 'load' 'ifm_buff1_0_load_2' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 224 [2/2] (3.25ns)   --->   "%ifm_buff1_1_load_2 = load float* %ifm_buff1_1_addr_2, align 4" [finalconv_Jan19.cpp:180]   --->   Operation 224 'load' 'ifm_buff1_1_load_2' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 225 [2/2] (3.25ns)   --->   "%ifm_buff1_2_load_2 = load float* %ifm_buff1_2_addr_2, align 4" [finalconv_Jan19.cpp:180]   --->   Operation 225 'load' 'ifm_buff1_2_load_2' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 226 [1/2] (2.32ns)   --->   "%filter_buff_0_1_2_2 = load float* %filter_buff_0_1_2_3, align 4" [finalconv_Jan19.cpp:180]   --->   Operation 226 'load' 'filter_buff_0_1_2_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 227 [1/2] (2.32ns)   --->   "%filter_buff_1_1_2_2 = load float* %filter_buff_1_1_2_3, align 4" [finalconv_Jan19.cpp:180]   --->   Operation 227 'load' 'filter_buff_1_1_2_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 228 [1/2] (2.32ns)   --->   "%filter_buff_2_1_2_2 = load float* %filter_buff_2_1_2_3, align 4" [finalconv_Jan19.cpp:180]   --->   Operation 228 'load' 'filter_buff_2_1_2_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 229 [1/1] (1.77ns)   --->   "%tmp_17 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %filter_buff_0_1_2_2, float %filter_buff_1_1_2_2, float %filter_buff_2_1_2_2, i2 %to_0)" [finalconv_Jan19.cpp:180]   --->   Operation 229 'mux' 'tmp_17' <Predicate = (!icmp_ln163)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [2/2] (3.25ns)   --->   "%ifm_buff2_0_load_2 = load float* %ifm_buff2_0_addr_2, align 4" [finalconv_Jan19.cpp:181]   --->   Operation 230 'load' 'ifm_buff2_0_load_2' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 231 [2/2] (3.25ns)   --->   "%ifm_buff2_1_load_2 = load float* %ifm_buff2_1_addr_2, align 4" [finalconv_Jan19.cpp:181]   --->   Operation 231 'load' 'ifm_buff2_1_load_2' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 232 [2/2] (3.25ns)   --->   "%ifm_buff2_2_load_2 = load float* %ifm_buff2_2_addr_2, align 4" [finalconv_Jan19.cpp:181]   --->   Operation 232 'load' 'ifm_buff2_2_load_2' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 233 [1/2] (2.32ns)   --->   "%filter_buff_0_2_2_2 = load float* %filter_buff_0_2_2_3, align 4" [finalconv_Jan19.cpp:181]   --->   Operation 233 'load' 'filter_buff_0_2_2_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 234 [1/2] (2.32ns)   --->   "%filter_buff_1_2_2_2 = load float* %filter_buff_1_2_2_3, align 4" [finalconv_Jan19.cpp:181]   --->   Operation 234 'load' 'filter_buff_1_2_2_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 235 [1/2] (2.32ns)   --->   "%filter_buff_2_2_2_2 = load float* %filter_buff_2_2_2_3, align 4" [finalconv_Jan19.cpp:181]   --->   Operation 235 'load' 'filter_buff_2_2_2_2' <Predicate = (!icmp_ln163)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 236 [1/1] (1.77ns)   --->   "%tmp_19 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %filter_buff_0_2_2_2, float %filter_buff_1_2_2_2, float %filter_buff_2_2_2_2, i2 %to_0)" [finalconv_Jan19.cpp:181]   --->   Operation 236 'mux' 'tmp_19' <Predicate = (!icmp_ln163)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 237 [4/4] (5.70ns)   --->   "%mut000 = fmul float %tmp_1, %tmp_2" [finalconv_Jan19.cpp:173]   --->   Operation 237 'fmul' 'mut000' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [4/4] (5.70ns)   --->   "%mut100 = fmul float %tmp_6, %tmp_7" [finalconv_Jan19.cpp:174]   --->   Operation 238 'fmul' 'mut100' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/2] (3.25ns)   --->   "%ifm_buff0_0_load_2 = load float* %ifm_buff0_0_addr_2, align 4" [finalconv_Jan19.cpp:179]   --->   Operation 239 'load' 'ifm_buff0_0_load_2' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 240 [1/2] (3.25ns)   --->   "%ifm_buff0_1_load_2 = load float* %ifm_buff0_1_addr_2, align 4" [finalconv_Jan19.cpp:179]   --->   Operation 240 'load' 'ifm_buff0_1_load_2' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 241 [1/2] (3.25ns)   --->   "%ifm_buff0_2_load_2 = load float* %ifm_buff0_2_addr_2, align 4" [finalconv_Jan19.cpp:179]   --->   Operation 241 'load' 'ifm_buff0_2_load_2' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 242 [1/1] (1.77ns)   --->   "%tmp_14 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %ifm_buff0_0_load_2, float %ifm_buff0_1_load_2, float %ifm_buff0_2_load_2, i2 %to_0)" [finalconv_Jan19.cpp:179]   --->   Operation 242 'mux' 'tmp_14' <Predicate = (!icmp_ln163)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [1/2] (3.25ns)   --->   "%ifm_buff1_0_load_2 = load float* %ifm_buff1_0_addr_2, align 4" [finalconv_Jan19.cpp:180]   --->   Operation 243 'load' 'ifm_buff1_0_load_2' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 244 [1/2] (3.25ns)   --->   "%ifm_buff1_1_load_2 = load float* %ifm_buff1_1_addr_2, align 4" [finalconv_Jan19.cpp:180]   --->   Operation 244 'load' 'ifm_buff1_1_load_2' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 245 [1/2] (3.25ns)   --->   "%ifm_buff1_2_load_2 = load float* %ifm_buff1_2_addr_2, align 4" [finalconv_Jan19.cpp:180]   --->   Operation 245 'load' 'ifm_buff1_2_load_2' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 246 [1/1] (1.77ns)   --->   "%tmp_16 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %ifm_buff1_0_load_2, float %ifm_buff1_1_load_2, float %ifm_buff1_2_load_2, i2 %to_0)" [finalconv_Jan19.cpp:180]   --->   Operation 246 'mux' 'tmp_16' <Predicate = (!icmp_ln163)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/2] (3.25ns)   --->   "%ifm_buff2_0_load_2 = load float* %ifm_buff2_0_addr_2, align 4" [finalconv_Jan19.cpp:181]   --->   Operation 247 'load' 'ifm_buff2_0_load_2' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 248 [1/2] (3.25ns)   --->   "%ifm_buff2_1_load_2 = load float* %ifm_buff2_1_addr_2, align 4" [finalconv_Jan19.cpp:181]   --->   Operation 248 'load' 'ifm_buff2_1_load_2' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 249 [1/2] (3.25ns)   --->   "%ifm_buff2_2_load_2 = load float* %ifm_buff2_2_addr_2, align 4" [finalconv_Jan19.cpp:181]   --->   Operation 249 'load' 'ifm_buff2_2_load_2' <Predicate = (!icmp_ln163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 250 [1/1] (1.77ns)   --->   "%tmp_18 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %ifm_buff2_0_load_2, float %ifm_buff2_1_load_2, float %ifm_buff2_2_load_2, i2 %to_0)" [finalconv_Jan19.cpp:181]   --->   Operation 250 'mux' 'tmp_18' <Predicate = (!icmp_ln163)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 251 [3/4] (5.70ns)   --->   "%mut000 = fmul float %tmp_1, %tmp_2" [finalconv_Jan19.cpp:173]   --->   Operation 251 'fmul' 'mut000' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [3/4] (5.70ns)   --->   "%mut100 = fmul float %tmp_6, %tmp_7" [finalconv_Jan19.cpp:174]   --->   Operation 252 'fmul' 'mut100' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [4/4] (5.70ns)   --->   "%mut200 = fmul float %tmp_8, %tmp_9" [finalconv_Jan19.cpp:175]   --->   Operation 253 'fmul' 'mut200' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [4/4] (5.70ns)   --->   "%mut010 = fmul float %tmp_s, %tmp_3" [finalconv_Jan19.cpp:176]   --->   Operation 254 'fmul' 'mut010' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 255 [2/4] (5.70ns)   --->   "%mut000 = fmul float %tmp_1, %tmp_2" [finalconv_Jan19.cpp:173]   --->   Operation 255 'fmul' 'mut000' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 256 [2/4] (5.70ns)   --->   "%mut100 = fmul float %tmp_6, %tmp_7" [finalconv_Jan19.cpp:174]   --->   Operation 256 'fmul' 'mut100' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [3/4] (5.70ns)   --->   "%mut200 = fmul float %tmp_8, %tmp_9" [finalconv_Jan19.cpp:175]   --->   Operation 257 'fmul' 'mut200' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 258 [3/4] (5.70ns)   --->   "%mut010 = fmul float %tmp_s, %tmp_3" [finalconv_Jan19.cpp:176]   --->   Operation 258 'fmul' 'mut010' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [4/4] (5.70ns)   --->   "%mut110 = fmul float %tmp_10, %tmp_11" [finalconv_Jan19.cpp:177]   --->   Operation 259 'fmul' 'mut110' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 260 [4/4] (5.70ns)   --->   "%mut210 = fmul float %tmp_12, %tmp_13" [finalconv_Jan19.cpp:178]   --->   Operation 260 'fmul' 'mut210' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 261 [1/4] (5.70ns)   --->   "%mut000 = fmul float %tmp_1, %tmp_2" [finalconv_Jan19.cpp:173]   --->   Operation 261 'fmul' 'mut000' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 262 [1/4] (5.70ns)   --->   "%mut100 = fmul float %tmp_6, %tmp_7" [finalconv_Jan19.cpp:174]   --->   Operation 262 'fmul' 'mut100' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [2/4] (5.70ns)   --->   "%mut200 = fmul float %tmp_8, %tmp_9" [finalconv_Jan19.cpp:175]   --->   Operation 263 'fmul' 'mut200' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 264 [2/4] (5.70ns)   --->   "%mut010 = fmul float %tmp_s, %tmp_3" [finalconv_Jan19.cpp:176]   --->   Operation 264 'fmul' 'mut010' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 265 [3/4] (5.70ns)   --->   "%mut110 = fmul float %tmp_10, %tmp_11" [finalconv_Jan19.cpp:177]   --->   Operation 265 'fmul' 'mut110' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 266 [3/4] (5.70ns)   --->   "%mut210 = fmul float %tmp_12, %tmp_13" [finalconv_Jan19.cpp:178]   --->   Operation 266 'fmul' 'mut210' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 267 [4/4] (5.70ns)   --->   "%mut020 = fmul float %tmp_14, %tmp_15" [finalconv_Jan19.cpp:179]   --->   Operation 267 'fmul' 'mut020' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 268 [4/4] (5.70ns)   --->   "%mut120 = fmul float %tmp_16, %tmp_17" [finalconv_Jan19.cpp:180]   --->   Operation 268 'fmul' 'mut120' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 269 [1/4] (5.70ns)   --->   "%mut200 = fmul float %tmp_8, %tmp_9" [finalconv_Jan19.cpp:175]   --->   Operation 269 'fmul' 'mut200' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 270 [1/4] (5.70ns)   --->   "%mut010 = fmul float %tmp_s, %tmp_3" [finalconv_Jan19.cpp:176]   --->   Operation 270 'fmul' 'mut010' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 271 [2/4] (5.70ns)   --->   "%mut110 = fmul float %tmp_10, %tmp_11" [finalconv_Jan19.cpp:177]   --->   Operation 271 'fmul' 'mut110' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 272 [2/4] (5.70ns)   --->   "%mut210 = fmul float %tmp_12, %tmp_13" [finalconv_Jan19.cpp:178]   --->   Operation 272 'fmul' 'mut210' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 273 [3/4] (5.70ns)   --->   "%mut020 = fmul float %tmp_14, %tmp_15" [finalconv_Jan19.cpp:179]   --->   Operation 273 'fmul' 'mut020' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 274 [3/4] (5.70ns)   --->   "%mut120 = fmul float %tmp_16, %tmp_17" [finalconv_Jan19.cpp:180]   --->   Operation 274 'fmul' 'mut120' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 275 [4/4] (5.70ns)   --->   "%mut220 = fmul float %tmp_18, %tmp_19" [finalconv_Jan19.cpp:181]   --->   Operation 275 'fmul' 'mut220' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 276 [5/5] (7.25ns)   --->   "%acc000 = fadd float %mut000, %mut100" [finalconv_Jan19.cpp:183]   --->   Operation 276 'fadd' 'acc000' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 277 [1/4] (5.70ns)   --->   "%mut110 = fmul float %tmp_10, %tmp_11" [finalconv_Jan19.cpp:177]   --->   Operation 277 'fmul' 'mut110' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 278 [1/4] (5.70ns)   --->   "%mut210 = fmul float %tmp_12, %tmp_13" [finalconv_Jan19.cpp:178]   --->   Operation 278 'fmul' 'mut210' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 279 [2/4] (5.70ns)   --->   "%mut020 = fmul float %tmp_14, %tmp_15" [finalconv_Jan19.cpp:179]   --->   Operation 279 'fmul' 'mut020' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 280 [2/4] (5.70ns)   --->   "%mut120 = fmul float %tmp_16, %tmp_17" [finalconv_Jan19.cpp:180]   --->   Operation 280 'fmul' 'mut120' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 281 [3/4] (5.70ns)   --->   "%mut220 = fmul float %tmp_18, %tmp_19" [finalconv_Jan19.cpp:181]   --->   Operation 281 'fmul' 'mut220' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 282 [4/5] (7.25ns)   --->   "%acc000 = fadd float %mut000, %mut100" [finalconv_Jan19.cpp:183]   --->   Operation 282 'fadd' 'acc000' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 283 [5/5] (7.25ns)   --->   "%acc010 = fadd float %mut200, %mut010" [finalconv_Jan19.cpp:184]   --->   Operation 283 'fadd' 'acc010' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 284 [1/4] (5.70ns)   --->   "%mut020 = fmul float %tmp_14, %tmp_15" [finalconv_Jan19.cpp:179]   --->   Operation 284 'fmul' 'mut020' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [1/4] (5.70ns)   --->   "%mut120 = fmul float %tmp_16, %tmp_17" [finalconv_Jan19.cpp:180]   --->   Operation 285 'fmul' 'mut120' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 286 [2/4] (5.70ns)   --->   "%mut220 = fmul float %tmp_18, %tmp_19" [finalconv_Jan19.cpp:181]   --->   Operation 286 'fmul' 'mut220' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 287 [3/5] (7.25ns)   --->   "%acc000 = fadd float %mut000, %mut100" [finalconv_Jan19.cpp:183]   --->   Operation 287 'fadd' 'acc000' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 288 [4/5] (7.25ns)   --->   "%acc010 = fadd float %mut200, %mut010" [finalconv_Jan19.cpp:184]   --->   Operation 288 'fadd' 'acc010' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 289 [5/5] (7.25ns)   --->   "%acc020 = fadd float %mut110, %mut210" [finalconv_Jan19.cpp:185]   --->   Operation 289 'fadd' 'acc020' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 290 [1/4] (5.70ns)   --->   "%mut220 = fmul float %tmp_18, %tmp_19" [finalconv_Jan19.cpp:181]   --->   Operation 290 'fmul' 'mut220' <Predicate = (!icmp_ln163)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 291 [2/5] (7.25ns)   --->   "%acc000 = fadd float %mut000, %mut100" [finalconv_Jan19.cpp:183]   --->   Operation 291 'fadd' 'acc000' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 292 [3/5] (7.25ns)   --->   "%acc010 = fadd float %mut200, %mut010" [finalconv_Jan19.cpp:184]   --->   Operation 292 'fadd' 'acc010' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 293 [4/5] (7.25ns)   --->   "%acc020 = fadd float %mut110, %mut210" [finalconv_Jan19.cpp:185]   --->   Operation 293 'fadd' 'acc020' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 294 [5/5] (7.25ns)   --->   "%acc030 = fadd float %mut020, %mut120" [finalconv_Jan19.cpp:186]   --->   Operation 294 'fadd' 'acc030' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 295 [1/5] (7.25ns)   --->   "%acc000 = fadd float %mut000, %mut100" [finalconv_Jan19.cpp:183]   --->   Operation 295 'fadd' 'acc000' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 296 [2/5] (7.25ns)   --->   "%acc010 = fadd float %mut200, %mut010" [finalconv_Jan19.cpp:184]   --->   Operation 296 'fadd' 'acc010' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 297 [3/5] (7.25ns)   --->   "%acc020 = fadd float %mut110, %mut210" [finalconv_Jan19.cpp:185]   --->   Operation 297 'fadd' 'acc020' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 298 [4/5] (7.25ns)   --->   "%acc030 = fadd float %mut020, %mut120" [finalconv_Jan19.cpp:186]   --->   Operation 298 'fadd' 'acc030' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 299 [1/5] (7.25ns)   --->   "%acc010 = fadd float %mut200, %mut010" [finalconv_Jan19.cpp:184]   --->   Operation 299 'fadd' 'acc010' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 300 [2/5] (7.25ns)   --->   "%acc020 = fadd float %mut110, %mut210" [finalconv_Jan19.cpp:185]   --->   Operation 300 'fadd' 'acc020' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 301 [3/5] (7.25ns)   --->   "%acc030 = fadd float %mut020, %mut120" [finalconv_Jan19.cpp:186]   --->   Operation 301 'fadd' 'acc030' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 302 [1/5] (7.25ns)   --->   "%acc020 = fadd float %mut110, %mut210" [finalconv_Jan19.cpp:185]   --->   Operation 302 'fadd' 'acc020' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 303 [2/5] (7.25ns)   --->   "%acc030 = fadd float %mut020, %mut120" [finalconv_Jan19.cpp:186]   --->   Operation 303 'fadd' 'acc030' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 304 [5/5] (7.25ns)   --->   "%acc040 = fadd float %acc000, %acc010" [finalconv_Jan19.cpp:187]   --->   Operation 304 'fadd' 'acc040' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 305 [1/5] (7.25ns)   --->   "%acc030 = fadd float %mut020, %mut120" [finalconv_Jan19.cpp:186]   --->   Operation 305 'fadd' 'acc030' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 306 [4/5] (7.25ns)   --->   "%acc040 = fadd float %acc000, %acc010" [finalconv_Jan19.cpp:187]   --->   Operation 306 'fadd' 'acc040' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 307 [3/5] (7.25ns)   --->   "%acc040 = fadd float %acc000, %acc010" [finalconv_Jan19.cpp:187]   --->   Operation 307 'fadd' 'acc040' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 308 [5/5] (7.25ns)   --->   "%acc050 = fadd float %acc020, %acc030" [finalconv_Jan19.cpp:188]   --->   Operation 308 'fadd' 'acc050' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 309 [2/5] (7.25ns)   --->   "%acc040 = fadd float %acc000, %acc010" [finalconv_Jan19.cpp:187]   --->   Operation 309 'fadd' 'acc040' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 310 [4/5] (7.25ns)   --->   "%acc050 = fadd float %acc020, %acc030" [finalconv_Jan19.cpp:188]   --->   Operation 310 'fadd' 'acc050' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 311 [1/5] (7.25ns)   --->   "%acc040 = fadd float %acc000, %acc010" [finalconv_Jan19.cpp:187]   --->   Operation 311 'fadd' 'acc040' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 312 [3/5] (7.25ns)   --->   "%acc050 = fadd float %acc020, %acc030" [finalconv_Jan19.cpp:188]   --->   Operation 312 'fadd' 'acc050' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 313 [2/5] (7.25ns)   --->   "%acc050 = fadd float %acc020, %acc030" [finalconv_Jan19.cpp:188]   --->   Operation 313 'fadd' 'acc050' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 314 [1/5] (7.25ns)   --->   "%acc050 = fadd float %acc020, %acc030" [finalconv_Jan19.cpp:188]   --->   Operation 314 'fadd' 'acc050' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 315 [5/5] (7.25ns)   --->   "%acc060 = fadd float %acc040, %acc050" [finalconv_Jan19.cpp:189]   --->   Operation 315 'fadd' 'acc060' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 316 [4/5] (7.25ns)   --->   "%acc060 = fadd float %acc040, %acc050" [finalconv_Jan19.cpp:189]   --->   Operation 316 'fadd' 'acc060' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 317 [3/5] (7.25ns)   --->   "%acc060 = fadd float %acc040, %acc050" [finalconv_Jan19.cpp:189]   --->   Operation 317 'fadd' 'acc060' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 318 [2/5] (7.25ns)   --->   "%acc060 = fadd float %acc040, %acc050" [finalconv_Jan19.cpp:189]   --->   Operation 318 'fadd' 'acc060' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 319 [1/5] (7.25ns)   --->   "%acc060 = fadd float %acc040, %acc050" [finalconv_Jan19.cpp:189]   --->   Operation 319 'fadd' 'acc060' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 320 [5/5] (7.25ns)   --->   "%tmp = fadd float %acc060, %mut220" [finalconv_Jan19.cpp:190]   --->   Operation 320 'fadd' 'tmp' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 321 [4/5] (7.25ns)   --->   "%tmp = fadd float %acc060, %mut220" [finalconv_Jan19.cpp:190]   --->   Operation 321 'fadd' 'tmp' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 322 [3/5] (7.25ns)   --->   "%tmp = fadd float %acc060, %mut220" [finalconv_Jan19.cpp:190]   --->   Operation 322 'fadd' 'tmp' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 323 [2/5] (7.25ns)   --->   "%tmp = fadd float %acc060, %mut220" [finalconv_Jan19.cpp:190]   --->   Operation 323 'fadd' 'tmp' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 324 [1/5] (7.25ns)   --->   "%tmp = fadd float %acc060, %mut220" [finalconv_Jan19.cpp:190]   --->   Operation 324 'fadd' 'tmp' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 0.00>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 325 [5/5] (7.25ns)   --->   "%Y = fadd float %Y_0, %tmp" [finalconv_Jan19.cpp:190]   --->   Operation 325 'fadd' 'Y' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 326 [4/5] (7.25ns)   --->   "%Y = fadd float %Y_0, %tmp" [finalconv_Jan19.cpp:190]   --->   Operation 326 'fadd' 'Y' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 327 [3/5] (7.25ns)   --->   "%Y = fadd float %Y_0, %tmp" [finalconv_Jan19.cpp:190]   --->   Operation 327 'fadd' 'Y' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 328 [2/5] (7.25ns)   --->   "%Y = fadd float %Y_0, %tmp" [finalconv_Jan19.cpp:190]   --->   Operation 328 'fadd' 'Y' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [finalconv_Jan19.cpp:164]   --->   Operation 329 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_38 : Operation 330 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [finalconv_Jan19.cpp:166]   --->   Operation 330 'specpipeline' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_38 : Operation 331 [1/5] (7.25ns)   --->   "%Y = fadd float %Y_0, %tmp" [finalconv_Jan19.cpp:190]   --->   Operation 331 'fadd' 'Y' <Predicate = (!icmp_ln163)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 332 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_5)" [finalconv_Jan19.cpp:223]   --->   Operation 332 'specregionend' 'empty' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_38 : Operation 333 [1/1] (0.00ns)   --->   "br label %2" [finalconv_Jan19.cpp:163]   --->   Operation 333 'br' <Predicate = (!icmp_ln163)> <Delay = 0.00>

State 39 <SV = 3> <Delay = 3.25>
ST_39 : Operation 334 [1/1] (1.30ns)   --->   "switch i3 %select_ln173, label %branch5 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
  ]" [finalconv_Jan19.cpp:224]   --->   Operation 334 'switch' <Predicate = true> <Delay = 1.30>
ST_39 : Operation 335 [1/1] (0.00ns)   --->   "%ofm_buff0_4_addr = getelementptr [32 x float]* %ofm_buff0_4, i64 0, i64 %zext_ln173" [finalconv_Jan19.cpp:224]   --->   Operation 335 'getelementptr' 'ofm_buff0_4_addr' <Predicate = (select_ln173 == 4)> <Delay = 0.00>
ST_39 : Operation 336 [1/1] (3.25ns)   --->   "store float %Y_0, float* %ofm_buff0_4_addr, align 4" [finalconv_Jan19.cpp:224]   --->   Operation 336 'store' <Predicate = (select_ln173 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_39 : Operation 337 [1/1] (0.00ns)   --->   "br label %hls_label_6_end" [finalconv_Jan19.cpp:224]   --->   Operation 337 'br' <Predicate = (select_ln173 == 4)> <Delay = 0.00>
ST_39 : Operation 338 [1/1] (0.00ns)   --->   "%ofm_buff0_3_addr = getelementptr [32 x float]* %ofm_buff0_3, i64 0, i64 %zext_ln173" [finalconv_Jan19.cpp:224]   --->   Operation 338 'getelementptr' 'ofm_buff0_3_addr' <Predicate = (select_ln173 == 3)> <Delay = 0.00>
ST_39 : Operation 339 [1/1] (3.25ns)   --->   "store float %Y_0, float* %ofm_buff0_3_addr, align 4" [finalconv_Jan19.cpp:224]   --->   Operation 339 'store' <Predicate = (select_ln173 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_39 : Operation 340 [1/1] (0.00ns)   --->   "br label %hls_label_6_end" [finalconv_Jan19.cpp:224]   --->   Operation 340 'br' <Predicate = (select_ln173 == 3)> <Delay = 0.00>
ST_39 : Operation 341 [1/1] (0.00ns)   --->   "%ofm_buff0_2_addr = getelementptr [32 x float]* %ofm_buff0_2, i64 0, i64 %zext_ln173" [finalconv_Jan19.cpp:224]   --->   Operation 341 'getelementptr' 'ofm_buff0_2_addr' <Predicate = (select_ln173 == 2)> <Delay = 0.00>
ST_39 : Operation 342 [1/1] (3.25ns)   --->   "store float %Y_0, float* %ofm_buff0_2_addr, align 4" [finalconv_Jan19.cpp:224]   --->   Operation 342 'store' <Predicate = (select_ln173 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_39 : Operation 343 [1/1] (0.00ns)   --->   "br label %hls_label_6_end" [finalconv_Jan19.cpp:224]   --->   Operation 343 'br' <Predicate = (select_ln173 == 2)> <Delay = 0.00>
ST_39 : Operation 344 [1/1] (0.00ns)   --->   "%ofm_buff0_1_addr = getelementptr [32 x float]* %ofm_buff0_1, i64 0, i64 %zext_ln173" [finalconv_Jan19.cpp:224]   --->   Operation 344 'getelementptr' 'ofm_buff0_1_addr' <Predicate = (select_ln173 == 1)> <Delay = 0.00>
ST_39 : Operation 345 [1/1] (3.25ns)   --->   "store float %Y_0, float* %ofm_buff0_1_addr, align 4" [finalconv_Jan19.cpp:224]   --->   Operation 345 'store' <Predicate = (select_ln173 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_39 : Operation 346 [1/1] (0.00ns)   --->   "br label %hls_label_6_end" [finalconv_Jan19.cpp:224]   --->   Operation 346 'br' <Predicate = (select_ln173 == 1)> <Delay = 0.00>
ST_39 : Operation 347 [1/1] (0.00ns)   --->   "%ofm_buff0_0_addr = getelementptr [32 x float]* %ofm_buff0_0, i64 0, i64 %zext_ln173" [finalconv_Jan19.cpp:224]   --->   Operation 347 'getelementptr' 'ofm_buff0_0_addr' <Predicate = (select_ln173 == 0)> <Delay = 0.00>
ST_39 : Operation 348 [1/1] (3.25ns)   --->   "store float %Y_0, float* %ofm_buff0_0_addr, align 4" [finalconv_Jan19.cpp:224]   --->   Operation 348 'store' <Predicate = (select_ln173 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_39 : Operation 349 [1/1] (0.00ns)   --->   "br label %hls_label_6_end" [finalconv_Jan19.cpp:224]   --->   Operation 349 'br' <Predicate = (select_ln173 == 0)> <Delay = 0.00>
ST_39 : Operation 350 [1/1] (0.00ns)   --->   "%ofm_buff0_5_addr = getelementptr [32 x float]* %ofm_buff0_5, i64 0, i64 %zext_ln173" [finalconv_Jan19.cpp:224]   --->   Operation 350 'getelementptr' 'ofm_buff0_5_addr' <Predicate = (select_ln173 == 7) | (select_ln173 == 6) | (select_ln173 == 5)> <Delay = 0.00>
ST_39 : Operation 351 [1/1] (3.25ns)   --->   "store float %Y_0, float* %ofm_buff0_5_addr, align 4" [finalconv_Jan19.cpp:224]   --->   Operation 351 'store' <Predicate = (select_ln173 == 7) | (select_ln173 == 6) | (select_ln173 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_39 : Operation 352 [1/1] (0.00ns)   --->   "br label %hls_label_6_end" [finalconv_Jan19.cpp:224]   --->   Operation 352 'br' <Predicate = (select_ln173 == 7) | (select_ln173 == 6) | (select_ln173 == 5)> <Delay = 0.00>
ST_39 : Operation 353 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_4)" [finalconv_Jan19.cpp:225]   --->   Operation 353 'specregionend' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 354 [1/1] (1.65ns)   --->   "%ti = add i3 %select_ln173, 1" [finalconv_Jan19.cpp:139]   --->   Operation 354 'add' 'ti' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 355 [1/1] (0.00ns)   --->   "br label %1" [finalconv_Jan19.cpp:139]   --->   Operation 355 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', finalconv_Jan19.cpp:136) with incoming values : ('add_ln136', finalconv_Jan19.cpp:136) [45]  (1.77 ns)

 <State 2>: 3.01ns
The critical path consists of the following:
	'phi' operation ('col_0', finalconv_Jan19.cpp:173) with incoming values : ('select_ln173_1', finalconv_Jan19.cpp:173) [46]  (0 ns)
	'add' operation ('col', finalconv_Jan19.cpp:176) [48]  (1.83 ns)
	'select' operation ('select_ln173_1', finalconv_Jan19.cpp:173) [56]  (1.19 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('ifm_buff0_0_load', finalconv_Jan19.cpp:173) on array 'ifm_buff0_0' [131]  (3.25 ns)

 <State 4>: 5.03ns
The critical path consists of the following:
	'load' operation ('ifm_buff0_0_load', finalconv_Jan19.cpp:173) on array 'ifm_buff0_0' [131]  (3.25 ns)
	'mux' operation ('tmp_1', finalconv_Jan19.cpp:173) [134]  (1.77 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mut000', finalconv_Jan19.cpp:173) [139]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mut000', finalconv_Jan19.cpp:173) [139]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mut000', finalconv_Jan19.cpp:173) [139]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mut000', finalconv_Jan19.cpp:173) [139]  (5.7 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc000', finalconv_Jan19.cpp:183) [212]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc000', finalconv_Jan19.cpp:183) [212]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc000', finalconv_Jan19.cpp:183) [212]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc000', finalconv_Jan19.cpp:183) [212]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc000', finalconv_Jan19.cpp:183) [212]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc010', finalconv_Jan19.cpp:184) [213]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc020', finalconv_Jan19.cpp:185) [214]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc030', finalconv_Jan19.cpp:186) [215]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc040', finalconv_Jan19.cpp:187) [216]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc040', finalconv_Jan19.cpp:187) [216]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc040', finalconv_Jan19.cpp:187) [216]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc050', finalconv_Jan19.cpp:188) [217]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc050', finalconv_Jan19.cpp:188) [217]  (7.26 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc060', finalconv_Jan19.cpp:189) [218]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc060', finalconv_Jan19.cpp:189) [218]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc060', finalconv_Jan19.cpp:189) [218]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc060', finalconv_Jan19.cpp:189) [218]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc060', finalconv_Jan19.cpp:189) [218]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', finalconv_Jan19.cpp:190) [219]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', finalconv_Jan19.cpp:190) [219]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', finalconv_Jan19.cpp:190) [219]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', finalconv_Jan19.cpp:190) [219]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp', finalconv_Jan19.cpp:190) [219]  (7.26 ns)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Y', finalconv_Jan19.cpp:190) [220]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Y', finalconv_Jan19.cpp:190) [220]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Y', finalconv_Jan19.cpp:190) [220]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Y', finalconv_Jan19.cpp:190) [220]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Y', finalconv_Jan19.cpp:190) [220]  (7.26 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('ofm_buff0_4_addr', finalconv_Jan19.cpp:224) [226]  (0 ns)
	'store' operation ('store_ln224', finalconv_Jan19.cpp:224) of variable 'Y' on array 'ofm_buff0_4' [227]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
