/* This file has been autogenerated by Ivory
 * Compiler version  0.1.0.5
 */
#include "i2c1PeripheralDriver_monitor.h"

uint8_t i2c1_driverstate = (uint8_t) 0U;

bool i2c1_ready_sent;

struct i2c_transaction_request i2c1_reqbuffer;

int32_t i2c1_reqbufferpos;

struct i2c_transaction_result i2c1_resbuffer;

int32_t i2c1_resbufferpos;

uint32_t i2c1_invalid_request;

uint32_t i2c1_error_run;

int64_t i2c1_last_event;

void callback_i2c1_init(const int64_t *n_var0)
{
    uint32_t n_r0 = ivory_hw_io_read_u32((uint32_t) 1073887296U);
    
    /* reg modify rcc_apb1enr: setBit rcc_apb1en_i2c1 */
    ivory_hw_io_write_u32((uint32_t) 1073887296U, (uint32_t) (n_r0 | (uint32_t) ((uint32_t) 1U << (uint32_t) 21U)));
    
    uint32_t n_r1 = ivory_hw_io_read_u32((uint32_t) 1073887280U);
    
    /* reg modify rcc_ahb1enr: setBit rcc_ahb1en_gpiob */
    ;
    
    uint32_t n_cse4 = (uint32_t) ((uint32_t) 1U << (uint32_t) 1U);
    
    ivory_hw_io_write_u32((uint32_t) 1073887280U, (uint32_t) (n_r1 | n_cse4));
    
    uint32_t n_r2 = ivory_hw_io_read_u32((uint32_t) 1073873924U);
    
    /* reg modify gpioB->otype: setField gpio_otype_9 */
    ;
    
    uint32_t n_cse12 = (uint32_t) (uint8_t) ((uint8_t) 1U << 0);
    
    ivory_hw_io_write_u32((uint32_t) 1073873924U, (uint32_t) ((uint32_t) (n_r2 & (uint32_t) ~(uint32_t) ((uint32_t) 1U << (uint32_t) 9U)) | (uint32_t) (n_cse12 << (uint32_t) 9U)));
    
    uint32_t n_r3 = ivory_hw_io_read_u32((uint32_t) 1073873932U);
    
    /* reg modify gpioB->pupd: setField gpio_pupd_9 */
    ;
    
    uint32_t n_cse17 = (uint32_t) ~(uint32_t) ((uint32_t) 3U << (uint32_t) 18U);
    
    ivory_hw_io_write_u32((uint32_t) 1073873932U, (uint32_t) ((uint32_t) (n_r3 & n_cse17) | (uint32_t) (0 << (uint32_t) 18U)));
    
    uint32_t n_r4 = ivory_hw_io_read_u32((uint32_t) 1073873956U);
    
    /* reg modify gpioB->afrh: setField gpio_afrh_9 */
    ;
    
    uint32_t n_cse28 = (uint32_t) (uint8_t) ((uint8_t) 4U << 0);
    
    ivory_hw_io_write_u32((uint32_t) 1073873956U, (uint32_t) ((uint32_t) (n_r4 & (uint32_t) ~(uint32_t) ((uint32_t) 15U << (uint32_t) 4U)) | (uint32_t) (n_cse28 << (uint32_t) 4U)));
    
    uint32_t n_r5 = ivory_hw_io_read_u32((uint32_t) 1073873920U);
    
    /* reg modify gpioB->mode: setField gpio_mode_9 */
    ;
    
    uint32_t n_cse35 = (uint32_t) (uint8_t) ((uint8_t) 2U << 0);
    
    ivory_hw_io_write_u32((uint32_t) 1073873920U, (uint32_t) ((uint32_t) (n_cse17 & n_r5) | (uint32_t) (n_cse35 << (uint32_t) 18U)));
    
    uint32_t n_r6 = ivory_hw_io_read_u32((uint32_t) 1073887280U);
    
    /* reg modify rcc_ahb1enr: setBit rcc_ahb1en_gpiob */
    ivory_hw_io_write_u32((uint32_t) 1073887280U, (uint32_t) (n_cse4 | n_r6));
    
    uint32_t n_r7 = ivory_hw_io_read_u32((uint32_t) 1073873924U);
    
    /* reg modify gpioB->otype: setField gpio_otype_8 */
    ivory_hw_io_write_u32((uint32_t) 1073873924U, (uint32_t) ((uint32_t) (n_r7 & (uint32_t) ~(uint32_t) ((uint32_t) 1U << (uint32_t) 8U)) | (uint32_t) (n_cse12 << (uint32_t) 8U)));
    
    uint32_t n_r8 = ivory_hw_io_read_u32((uint32_t) 1073873932U);
    
    /* reg modify gpioB->pupd: setField gpio_pupd_8 */
    ;
    
    uint32_t n_cse48 = (uint32_t) ~(uint32_t) ((uint32_t) 3U << (uint32_t) 16U);
    
    ivory_hw_io_write_u32((uint32_t) 1073873932U, (uint32_t) ((uint32_t) (n_r8 & n_cse48) | (uint32_t) (0 << (uint32_t) 16U)));
    
    uint32_t n_r9 = ivory_hw_io_read_u32((uint32_t) 1073873956U);
    
    /* reg modify gpioB->afrh: setField gpio_afrh_8 */
    ivory_hw_io_write_u32((uint32_t) 1073873956U, (uint32_t) ((uint32_t) (n_r9 & (uint32_t) ~(uint32_t) ((uint32_t) 15U << 0)) | (uint32_t) (n_cse28 << 0)));
    
    uint32_t n_r10 = ivory_hw_io_read_u32((uint32_t) 1073873920U);
    
    /* reg modify gpioB->mode: setField gpio_mode_8 */
    ivory_hw_io_write_u32((uint32_t) 1073873920U, (uint32_t) ((uint32_t) (n_cse48 & n_r10) | (uint32_t) (n_cse35 << (uint32_t) 16U)));
    /* reg set i2c1->cr1:  */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, 0);
    /* reg set i2c1->cr2:  */
    ivory_hw_io_write_u16((uint32_t) 1073763332U, 0);
    /* reg set i2c1->sr1:  */
    ivory_hw_io_write_u16((uint32_t) 1073763348U, 0);
    /* reg set i2c1->sr2:  */
    ivory_hw_io_write_u16((uint32_t) 1073763352U, 0);
    
    uint16_t n_r11 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ;
    
    uint16_t n_cse64 = (uint16_t) ((uint16_t) 1U << (uint16_t) 15U);
    
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_r11 | n_cse64));
    
    uint16_t n_r12 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r12));
    
    uint16_t n_r13 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r13));
    
    uint16_t n_r14 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r14));
    
    uint16_t n_r15 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r15));
    
    uint16_t n_r16 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r16));
    
    uint16_t n_r17 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r17));
    
    uint16_t n_r18 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r18));
    
    uint16_t n_r19 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r19));
    
    uint16_t n_r20 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r20));
    
    uint16_t n_r21 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r21));
    
    uint16_t n_r22 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r22));
    
    uint16_t n_r23 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r23));
    
    uint16_t n_r24 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r24));
    
    uint16_t n_r25 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r25));
    
    uint16_t n_r26 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r26));
    
    uint16_t n_r27 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r27));
    
    uint16_t n_r28 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r28));
    
    uint16_t n_r29 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r29));
    
    uint16_t n_r30 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r30));
    
    uint16_t n_r31 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r31));
    
    uint16_t n_r32 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r32));
    
    uint16_t n_r33 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r33));
    
    uint16_t n_r34 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r34));
    
    uint16_t n_r35 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r35));
    
    uint16_t n_r36 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r36));
    
    uint16_t n_r37 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r37));
    
    uint16_t n_r38 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r38));
    
    uint16_t n_r39 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r39));
    
    uint16_t n_r40 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r40));
    
    uint16_t n_r41 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r41));
    
    uint16_t n_r42 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse64 | n_r42));
    
    uint16_t n_r43 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: clearBit i2c_cr1_swrst */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_r43 & (uint16_t) ~n_cse64));
    
    uint16_t n_r44 = ivory_hw_io_read_u16((uint32_t) 1073763332U);
    
    /* reg modify i2c1->cr2: setField i2c_cr2_freq */
    ivory_hw_io_write_u16((uint32_t) 1073763332U, (uint16_t) ((uint16_t) (n_r44 & (uint16_t) ~(uint16_t) ((uint16_t) 63U << 0)) | (uint16_t) ((uint16_t) 42U << 0)));
    
    uint16_t n_r45 = ivory_hw_io_read_u16((uint32_t) 1073763332U);
    
    /* reg modify i2c1->cr2: setBit i2c_cr2_itbufen, setBit i2c_cr2_itevten, setBit i2c_cr2_iterren */
    ivory_hw_io_write_u16((uint32_t) 1073763332U, (uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) 1U << (uint16_t) 8U) | (uint16_t) ((uint16_t) 1U << (uint16_t) 9U)) | n_r45) | (uint16_t) ((uint16_t) 1U << (uint16_t) 10U)));
    
    uint16_t n_let47 = (uint16_t) ((bool) ((uint32_t) 4U <= (uint32_t) UINT16_MAX) ? (uint16_t) 4U : 0);
    uint16_t n_let48 = (uint16_t) ((bool) (n_let47 < (uint16_t) 1U) ? (uint16_t) 1U : n_let47);
    uint16_t n_r49 = ivory_hw_io_read_u16((uint32_t) 1073763356U);
    
    /* reg modify i2c1->ccr: setBit i2c_ccr_fastmode, setBit i2c_ccr_duty, setField i2c_ccr_ccr */
    ivory_hw_io_write_u16((uint32_t) 1073763356U, (uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) (n_cse64 | n_r49) | (uint16_t) ((uint16_t) 1U << (uint16_t) 14U)) & (uint16_t) ~(uint16_t) ((uint16_t) 4095U << 0)) | (uint16_t) ((uint16_t) (n_let48 & (uint16_t) 4095U) << 0)));
    
    uint16_t n_r50 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_pe */
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) ((uint16_t) ((uint16_t) 1U << 0) | n_r50));
    /* reg set nvic_iser0: setBit nvic_iser_setena.[31] */
    ivory_hw_io_write_u32((uint32_t) 3758153984U, (uint32_t) ((uint32_t) 1U << (uint32_t) 31U));
    /* reg set nvic_iser1: setBit nvic_iser_setena.[0] */
    ivory_hw_io_write_u32((uint32_t) 3758153988U, (uint32_t) ((uint32_t) 1U << 0));
}

void callback_i2c1_ready_period(const int64_t *n_var0)
{
    bool n_deref0 = i2c1_ready_sent;
    
    if ((bool) !n_deref0) {
        emitter_i2c1_ready_period_chan_3(n_var0);
    }
    i2c1_ready_sent = true;
}

void callback_i2c1_watchdog(const int64_t *n_var0)
{
    int64_t n_deref0 = i2c1_last_event;
    int64_t n_r1 = tower_get_time();
    uint8_t n_deref2 = i2c1_driverstate;
    uint32_t n_deref3 = i2c1_error_run;
    bool n_cse0 = (bool) (0 != n_deref2);
    
    if ((bool) (n_cse0 && (bool) ((int64_t) (n_r1 - n_deref0) > (int64_t) 50000))) {
        uint16_t n_r4 = ivory_hw_io_read_u16((uint32_t) 1073763348U);
        
        /* reg modify i2c1->sr1: clearBit i2c_sr1_smbalert, clearBit i2c_sr1_timeout, clearBit i2c_sr1_pecerr, clearBit i2c_sr1_ovr, clearBit i2c_sr1_af, clearBit i2c_sr1_arlo, clearBit i2c_sr1_berr, clearBit i2c_sr1_txe, clearBit i2c_sr1_rxne, clearBit i2c_sr1_stopf, clearBit i2c_sr1_add10, clearBit i2c_sr1_btf, clearBit i2c_sr1_addr, clearBit i2c_sr1_sb */
        ;
        
        uint16_t n_cse18 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 10U);
        uint16_t n_cse21 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 9U);
        uint16_t n_cse24 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 8U);
        
        ivory_hw_io_write_u16((uint32_t) 1073763348U, (uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) (n_r4 & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 15U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 14U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U <<
                                                                                                                                                                                                                                                                                                                                                                                     (uint16_t) 12U)) &
                                                                                                                                                                                          (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 11U)) & n_cse18) & n_cse21) & n_cse24) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 7U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 6U)) &
                                                                                                                  (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 4U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 3U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 2U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 1U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << 0)));
        
        uint16_t n_r5 = ivory_hw_io_read_u16((uint32_t) 1073763332U);
        
        /* reg modify i2c1->cr2: clearBit i2c_cr2_itbufen, clearBit i2c_cr2_itevten, clearBit i2c_cr2_iterren */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763332U, (uint16_t) ((uint16_t) ((uint16_t) (n_cse24 & n_cse21) & n_cse18) & n_r5));
        
        uint8_t n_deref6 = i2c1_driverstate;
        
        if ((bool) (0 != n_deref6)) {
            i2c1_driverstate = (uint8_t) 0U;
            i2c1_resbuffer.resultcode = (uint8_t) 1U;
            
            uint32_t n_deref7 = i2c1_error_run;
            
            i2c1_error_run = (uint32_t) ((uint32_t) 1U + n_deref7);
            emitter_i2c1_watchdog_chan_2(&i2c1_resbuffer);
        }
    }
    if ((bool) (0 == n_deref2)) {
        /* reg get i2c1->sr2:  */
        ;
        
        uint16_t n_r8 = ivory_hw_io_read_u16((uint32_t) 1073763352U);
        
        if ((bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (n_r8 >> (uint16_t) 1U) & (uint16_t) 1U))) {
            uint16_t n_r9 = ivory_hw_io_read_u16((uint32_t) 1073763332U);
            
            /* reg modify i2c1->cr2: clearBit i2c_cr2_itbufen, clearBit i2c_cr2_itevten, clearBit i2c_cr2_iterren */
            ;
            
            uint16_t n_cse64 = (uint16_t) ((uint16_t) 1U << (uint16_t) 8U);
            uint16_t n_cse66 = (uint16_t) ((uint16_t) 1U << (uint16_t) 9U);
            uint16_t n_cse68 = (uint16_t) ((uint16_t) 1U << (uint16_t) 10U);
            
            ivory_hw_io_write_u16((uint32_t) 1073763332U, (uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ~n_cse64 & (uint16_t) ~n_cse66) & (uint16_t) ~n_cse68) & n_r9));
            /* reg set i2c1->cr1:  */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, 0);
            
            uint32_t n_r10 = ivory_hw_io_read_u32((uint32_t) 1073887280U);
            
            /* reg modify rcc_ahb1enr: clearBit rcc_ahb1en_gpiob */
            ;
            
            uint32_t n_cse75 = (uint32_t) ((uint32_t) 1U << (uint32_t) 1U);
            uint32_t n_cse76 = (uint32_t) ~n_cse75;
            
            ivory_hw_io_write_u32((uint32_t) 1073887280U, (uint32_t) (n_cse76 & n_r10));
            
            uint32_t n_r11 = ivory_hw_io_read_u32((uint32_t) 1073873920U);
            
            /* reg modify gpioB->mode: setField gpio_mode_9 */
            ;
            
            uint32_t n_cse81 = (uint32_t) ~(uint32_t) ((uint32_t) 3U << (uint32_t) 18U);
            uint32_t n_cse84 = (uint32_t) (0 << (uint32_t) 18U);
            
            ivory_hw_io_write_u32((uint32_t) 1073873920U, (uint32_t) ((uint32_t) (n_r11 & n_cse81) | n_cse84));
            
            uint32_t n_r12 = ivory_hw_io_read_u32((uint32_t) 1073873932U);
            
            /* reg modify gpioB->pupd: setField gpio_pupd_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873932U, (uint32_t) (n_cse84 | (uint32_t) (n_cse81 & n_r12)));
            
            uint32_t n_r13 = ivory_hw_io_read_u32((uint32_t) 1073887280U);
            
            /* reg modify rcc_ahb1enr: clearBit rcc_ahb1en_gpiob */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073887280U, (uint32_t) (n_cse76 & n_r13));
            
            uint32_t n_r14 = ivory_hw_io_read_u32((uint32_t) 1073873920U);
            
            /* reg modify gpioB->mode: setField gpio_mode_8 */
            ;
            
            uint32_t n_cse93 = (uint32_t) ~(uint32_t) ((uint32_t) 3U << (uint32_t) 16U);
            uint32_t n_cse95 = (uint32_t) (0 << (uint32_t) 16U);
            
            ivory_hw_io_write_u32((uint32_t) 1073873920U, (uint32_t) ((uint32_t) (n_r14 & n_cse93) | n_cse95));
            
            uint32_t n_r15 = ivory_hw_io_read_u32((uint32_t) 1073873932U);
            
            /* reg modify gpioB->pupd: setField gpio_pupd_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873932U, (uint32_t) (n_cse95 | (uint32_t) (n_cse93 & n_r15)));
            
            uint32_t n_r16 = ivory_hw_io_read_u32((uint32_t) 1073887264U);
            
            /* reg modify rcc_apb1rstr: setBit rcc_apb1rst_i2c1 */
            ;
            
            uint32_t n_cse101 = (uint32_t) ((uint32_t) 1U << (uint32_t) 21U);
            
            ivory_hw_io_write_u32((uint32_t) 1073887264U, (uint32_t) (n_r16 | n_cse101));
            
            uint32_t n_r17 = ivory_hw_io_read_u32((uint32_t) 1073887264U);
            
            /* reg modify rcc_apb1rstr: clearBit rcc_apb1rst_i2c1 */
            ;
            
            uint32_t n_cse104 = (uint32_t) ~n_cse101;
            
            ivory_hw_io_write_u32((uint32_t) 1073887264U, (uint32_t) (n_r17 & n_cse104));
            
            uint32_t n_r18 = ivory_hw_io_read_u32((uint32_t) 1073887296U);
            
            /* reg modify rcc_apb1enr: clearBit rcc_apb1en_i2c1 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073887296U, (uint32_t) (n_cse104 & n_r18));
            
            uint32_t n_r19 = ivory_hw_io_read_u32((uint32_t) 1073887280U);
            
            /* reg modify rcc_ahb1enr: setBit rcc_ahb1en_gpiob */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073887280U, (uint32_t) (n_cse75 | n_r19));
            
            uint32_t n_r20 = ivory_hw_io_read_u32((uint32_t) 1073873924U);
            
            /* reg modify gpioB->otype: setField gpio_otype_9 */
            ;
            
            uint32_t n_cse110 = (uint32_t) ((uint32_t) 1U << (uint32_t) 9U);
            uint32_t n_cse111 = (uint32_t) ~n_cse110;
            uint32_t n_cse116 = (uint32_t) (uint8_t) ((uint8_t) 1U << 0);
            uint32_t n_cse117 = (uint32_t) (n_cse116 << (uint32_t) 9U);
            
            ivory_hw_io_write_u32((uint32_t) 1073873924U, (uint32_t) ((uint32_t) (n_cse111 & n_r20) | n_cse117));
            
            uint32_t n_r21 = ivory_hw_io_read_u32((uint32_t) 1073873928U);
            
            /* reg modify gpioB->ospeed: setField gpio_ospeed_9 */
            ;
            
            uint32_t n_cse123 = (uint32_t) (uint8_t) ((uint8_t) 2U << 0);
            uint32_t n_cse124 = (uint32_t) (n_cse123 << (uint32_t) 18U);
            
            ivory_hw_io_write_u32((uint32_t) 1073873928U, (uint32_t) ((uint32_t) (n_cse81 & n_r21) | n_cse124));
            
            uint32_t n_r22 = ivory_hw_io_read_u32((uint32_t) 1073873932U);
            
            /* reg modify gpioB->pupd: setField gpio_pupd_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873932U, (uint32_t) (n_cse84 | (uint32_t) (n_cse81 & n_r22)));
            
            uint32_t n_r23 = ivory_hw_io_read_u32((uint32_t) 1073873920U);
            
            /* reg modify gpioB->mode: setField gpio_mode_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873920U, (uint32_t) ((uint32_t) (n_cse81 & n_r23) | (uint32_t) (n_cse116 << (uint32_t) 18U)));
            
            uint32_t n_r24 = ivory_hw_io_read_u32((uint32_t) 1073887280U);
            
            /* reg modify rcc_ahb1enr: setBit rcc_ahb1en_gpiob */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073887280U, (uint32_t) (n_cse75 | n_r24));
            
            uint32_t n_r25 = ivory_hw_io_read_u32((uint32_t) 1073873924U);
            
            /* reg modify gpioB->otype: setField gpio_otype_8 */
            ;
            
            uint32_t n_cse135 = (uint32_t) ((uint32_t) 1U << (uint32_t) 8U);
            uint32_t n_cse136 = (uint32_t) ~n_cse135;
            uint32_t n_cse139 = (uint32_t) (n_cse116 << (uint32_t) 8U);
            
            ivory_hw_io_write_u32((uint32_t) 1073873924U, (uint32_t) ((uint32_t) (n_cse136 & n_r25) | n_cse139));
            
            uint32_t n_r26 = ivory_hw_io_read_u32((uint32_t) 1073873928U);
            
            /* reg modify gpioB->ospeed: setField gpio_ospeed_8 */
            ;
            
            uint32_t n_cse143 = (uint32_t) (n_cse123 << (uint32_t) 16U);
            
            ivory_hw_io_write_u32((uint32_t) 1073873928U, (uint32_t) ((uint32_t) (n_cse93 & n_r26) | n_cse143));
            
            uint32_t n_r27 = ivory_hw_io_read_u32((uint32_t) 1073873932U);
            
            /* reg modify gpioB->pupd: setField gpio_pupd_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873932U, (uint32_t) (n_cse95 | (uint32_t) (n_cse93 & n_r27)));
            
            uint32_t n_r28 = ivory_hw_io_read_u32((uint32_t) 1073873920U);
            
            /* reg modify gpioB->mode: setField gpio_mode_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873920U, (uint32_t) ((uint32_t) (n_cse93 & n_r28) | (uint32_t) (n_cse116 << (uint32_t) 16U)));
            for (int32_t n_ix29 = (int32_t) 499; n_ix29 >= (int32_t) 0; n_ix29--) {
                /* reg get gpioB->idr:  */
                ;
                
                uint32_t n_r30 = ivory_hw_io_read_u32((uint32_t) 1073873936U);
                
                if ((bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r30 >> (uint32_t) 9U) & (uint32_t) 1U) & (uint16_t) 255U))) {
                    break;
                }
                
                uint32_t n_r31 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r31));
                
                uint32_t n_r32 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r32));
                
                uint32_t n_r33 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r33));
                
                uint32_t n_r34 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r34));
                
                uint32_t n_r35 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r35));
                
                uint32_t n_r36 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r36));
                
                uint32_t n_r37 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r37));
                
                uint32_t n_r38 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r38));
                
                uint32_t n_r39 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r39));
                
                uint32_t n_r40 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r40));
                
                uint32_t n_r41 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r41));
                
                uint32_t n_r42 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r42));
                
                uint32_t n_r43 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r43));
                
                uint32_t n_r44 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r44));
                
                uint32_t n_r45 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r45));
                
                uint32_t n_r46 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r46));
                
                uint32_t n_r47 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_br_8 */
                ;
                
                uint32_t n_cse201 = (uint32_t) ((uint32_t) 1U << (uint32_t) 24U);
                
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_r47 | n_cse201));
                
                uint32_t n_r48 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_br_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse201 | n_r48));
                
                uint32_t n_r49 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_br_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse201 | n_r49));
                
                uint32_t n_r50 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_br_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse201 | n_r50));
                
                uint32_t n_r51 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_br_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse201 | n_r51));
                
                uint32_t n_r52 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_br_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse201 | n_r52));
                
                uint32_t n_r53 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_br_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse201 | n_r53));
                
                uint32_t n_r54 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_br_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse201 | n_r54));
                
                uint32_t n_r55 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_br_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse201 | n_r55));
                
                uint32_t n_r56 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_br_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse201 | n_r56));
                
                uint32_t n_r57 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_br_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse201 | n_r57));
                
                uint32_t n_r58 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_br_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse201 | n_r58));
                
                uint32_t n_r59 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_br_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse201 | n_r59));
                
                uint32_t n_r60 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_br_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse201 | n_r60));
                
                uint32_t n_r61 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_br_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse201 | n_r61));
                
                uint32_t n_r62 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
                
                /* reg modify gpioB->bsrr: setBit gpio_br_8 */
                ;
                ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse201 | n_r62));
            }
            
            uint32_t n_r63 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_9 */
            ;
            
            uint32_t n_cse234 = (uint32_t) ((uint32_t) 1U << (uint32_t) 25U);
            
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_r63 | n_cse234));
            
            uint32_t n_r64 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse234 | n_r64));
            
            uint32_t n_r65 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse234 | n_r65));
            
            uint32_t n_r66 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse234 | n_r66));
            
            uint32_t n_r67 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse234 | n_r67));
            
            uint32_t n_r68 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse234 | n_r68));
            
            uint32_t n_r69 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse234 | n_r69));
            
            uint32_t n_r70 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse234 | n_r70));
            
            uint32_t n_r71 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse234 | n_r71));
            
            uint32_t n_r72 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse234 | n_r72));
            
            uint32_t n_r73 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse234 | n_r73));
            
            uint32_t n_r74 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse234 | n_r74));
            
            uint32_t n_r75 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse234 | n_r75));
            
            uint32_t n_r76 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse234 | n_r76));
            
            uint32_t n_r77 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse234 | n_r77));
            
            uint32_t n_r78 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse234 | n_r78));
            
            uint32_t n_r79 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            
            uint32_t n_cse266 = (uint32_t) ((uint32_t) 1U << (uint32_t) 24U);
            
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse266 | n_r79));
            
            uint32_t n_r80 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse266 | n_r80));
            
            uint32_t n_r81 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse266 | n_r81));
            
            uint32_t n_r82 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse266 | n_r82));
            
            uint32_t n_r83 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse266 | n_r83));
            
            uint32_t n_r84 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse266 | n_r84));
            
            uint32_t n_r85 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse266 | n_r85));
            
            uint32_t n_r86 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse266 | n_r86));
            
            uint32_t n_r87 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse266 | n_r87));
            
            uint32_t n_r88 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse266 | n_r88));
            
            uint32_t n_r89 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse266 | n_r89));
            
            uint32_t n_r90 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse266 | n_r90));
            
            uint32_t n_r91 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse266 | n_r91));
            
            uint32_t n_r92 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse266 | n_r92));
            
            uint32_t n_r93 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse266 | n_r93));
            
            uint32_t n_r94 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse266 | n_r94));
            
            uint32_t n_r95 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r95));
            
            uint32_t n_r96 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r96));
            
            uint32_t n_r97 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r97));
            
            uint32_t n_r98 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r98));
            
            uint32_t n_r99 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r99));
            
            uint32_t n_r100 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r100));
            
            uint32_t n_r101 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r101));
            
            uint32_t n_r102 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r102));
            
            uint32_t n_r103 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r103));
            
            uint32_t n_r104 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r104));
            
            uint32_t n_r105 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r105));
            
            uint32_t n_r106 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r106));
            
            uint32_t n_r107 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r107));
            
            uint32_t n_r108 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r108));
            
            uint32_t n_r109 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r109));
            
            uint32_t n_r110 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse135 | n_r110));
            
            uint32_t n_r111 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse110 | n_r111));
            
            uint32_t n_r112 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse110 | n_r112));
            
            uint32_t n_r113 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse110 | n_r113));
            
            uint32_t n_r114 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse110 | n_r114));
            
            uint32_t n_r115 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse110 | n_r115));
            
            uint32_t n_r116 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse110 | n_r116));
            
            uint32_t n_r117 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse110 | n_r117));
            
            uint32_t n_r118 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse110 | n_r118));
            
            uint32_t n_r119 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse110 | n_r119));
            
            uint32_t n_r120 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse110 | n_r120));
            
            uint32_t n_r121 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse110 | n_r121));
            
            uint32_t n_r122 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse110 | n_r122));
            
            uint32_t n_r123 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse110 | n_r123));
            
            uint32_t n_r124 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse110 | n_r124));
            
            uint32_t n_r125 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse110 | n_r125));
            
            uint32_t n_r126 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse110 | n_r126));
            
            uint32_t n_r127 = ivory_hw_io_read_u32((uint32_t) 1073887280U);
            
            /* reg modify rcc_ahb1enr: clearBit rcc_ahb1en_gpiob */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073887280U, (uint32_t) (n_cse76 & n_r127));
            
            uint32_t n_r128 = ivory_hw_io_read_u32((uint32_t) 1073873920U);
            
            /* reg modify gpioB->mode: setField gpio_mode_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873920U, (uint32_t) (n_cse84 | (uint32_t) (n_cse81 & n_r128)));
            
            uint32_t n_r129 = ivory_hw_io_read_u32((uint32_t) 1073873932U);
            
            /* reg modify gpioB->pupd: setField gpio_pupd_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873932U, (uint32_t) (n_cse84 | (uint32_t) (n_cse81 & n_r129)));
            
            uint32_t n_r130 = ivory_hw_io_read_u32((uint32_t) 1073887280U);
            
            /* reg modify rcc_ahb1enr: clearBit rcc_ahb1en_gpiob */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073887280U, (uint32_t) (n_cse76 & n_r130));
            
            uint32_t n_r131 = ivory_hw_io_read_u32((uint32_t) 1073873920U);
            
            /* reg modify gpioB->mode: setField gpio_mode_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873920U, (uint32_t) (n_cse95 | (uint32_t) (n_cse93 & n_r131)));
            
            uint32_t n_r132 = ivory_hw_io_read_u32((uint32_t) 1073873932U);
            
            /* reg modify gpioB->pupd: setField gpio_pupd_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873932U, (uint32_t) (n_cse95 | (uint32_t) (n_cse93 & n_r132)));
            
            uint32_t n_r133 = ivory_hw_io_read_u32((uint32_t) 1073887296U);
            
            /* reg modify rcc_apb1enr: setBit rcc_apb1en_i2c1 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073887296U, (uint32_t) (n_cse101 | n_r133));
            
            uint32_t n_r134 = ivory_hw_io_read_u32((uint32_t) 1073887280U);
            
            /* reg modify rcc_ahb1enr: setBit rcc_ahb1en_gpiob */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073887280U, (uint32_t) (n_cse75 | n_r134));
            
            uint32_t n_r135 = ivory_hw_io_read_u32((uint32_t) 1073873924U);
            
            /* reg modify gpioB->otype: setField gpio_otype_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873924U, (uint32_t) (n_cse117 | (uint32_t) (n_cse111 & n_r135)));
            
            uint32_t n_r136 = ivory_hw_io_read_u32((uint32_t) 1073873932U);
            
            /* reg modify gpioB->pupd: setField gpio_pupd_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873932U, (uint32_t) (n_cse84 | (uint32_t) (n_cse81 & n_r136)));
            
            uint32_t n_r137 = ivory_hw_io_read_u32((uint32_t) 1073873956U);
            
            /* reg modify gpioB->afrh: setField gpio_afrh_9 */
            ;
            
            uint32_t n_cse395 = (uint32_t) (uint8_t) ((uint8_t) 4U << 0);
            
            ivory_hw_io_write_u32((uint32_t) 1073873956U, (uint32_t) ((uint32_t) (n_r137 & (uint32_t) ~(uint32_t) ((uint32_t) 15U << (uint32_t) 4U)) | (uint32_t) (n_cse395 << (uint32_t) 4U)));
            
            uint32_t n_r138 = ivory_hw_io_read_u32((uint32_t) 1073873920U);
            
            /* reg modify gpioB->mode: setField gpio_mode_9 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873920U, (uint32_t) (n_cse124 | (uint32_t) (n_cse81 & n_r138)));
            
            uint32_t n_r139 = ivory_hw_io_read_u32((uint32_t) 1073887280U);
            
            /* reg modify rcc_ahb1enr: setBit rcc_ahb1en_gpiob */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073887280U, (uint32_t) (n_cse75 | n_r139));
            
            uint32_t n_r140 = ivory_hw_io_read_u32((uint32_t) 1073873924U);
            
            /* reg modify gpioB->otype: setField gpio_otype_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873924U, (uint32_t) (n_cse139 | (uint32_t) (n_cse136 & n_r140)));
            
            uint32_t n_r141 = ivory_hw_io_read_u32((uint32_t) 1073873932U);
            
            /* reg modify gpioB->pupd: setField gpio_pupd_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873932U, (uint32_t) (n_cse95 | (uint32_t) (n_cse93 & n_r141)));
            
            uint32_t n_r142 = ivory_hw_io_read_u32((uint32_t) 1073873956U);
            
            /* reg modify gpioB->afrh: setField gpio_afrh_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873956U, (uint32_t) ((uint32_t) (n_r142 & (uint32_t) ~(uint32_t) ((uint32_t) 15U << 0)) | (uint32_t) (n_cse395 << 0)));
            
            uint32_t n_r143 = ivory_hw_io_read_u32((uint32_t) 1073873920U);
            
            /* reg modify gpioB->mode: setField gpio_mode_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873920U, (uint32_t) (n_cse143 | (uint32_t) (n_cse93 & n_r143)));
            /* reg set i2c1->cr1:  */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, 0);
            /* reg set i2c1->cr2:  */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763332U, 0);
            /* reg set i2c1->sr1:  */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763348U, 0);
            /* reg set i2c1->sr2:  */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763352U, 0);
            
            uint16_t n_r144 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            
            uint16_t n_cse418 = (uint16_t) ((uint16_t) 1U << (uint16_t) 15U);
            
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r144));
            
            uint16_t n_r145 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r145));
            
            uint16_t n_r146 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r146));
            
            uint16_t n_r147 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r147));
            
            uint16_t n_r148 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r148));
            
            uint16_t n_r149 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r149));
            
            uint16_t n_r150 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r150));
            
            uint16_t n_r151 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r151));
            
            uint16_t n_r152 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r152));
            
            uint16_t n_r153 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r153));
            
            uint16_t n_r154 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r154));
            
            uint16_t n_r155 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r155));
            
            uint16_t n_r156 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r156));
            
            uint16_t n_r157 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r157));
            
            uint16_t n_r158 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r158));
            
            uint16_t n_r159 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r159));
            
            uint16_t n_r160 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r160));
            
            uint16_t n_r161 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r161));
            
            uint16_t n_r162 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r162));
            
            uint16_t n_r163 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r163));
            
            uint16_t n_r164 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r164));
            
            uint16_t n_r165 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r165));
            
            uint16_t n_r166 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r166));
            
            uint16_t n_r167 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r167));
            
            uint16_t n_r168 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r168));
            
            uint16_t n_r169 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r169));
            
            uint16_t n_r170 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r170));
            
            uint16_t n_r171 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r171));
            
            uint16_t n_r172 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r172));
            
            uint16_t n_r173 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r173));
            
            uint16_t n_r174 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r174));
            
            uint16_t n_r175 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse418 | n_r175));
            
            uint16_t n_r176 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: clearBit i2c_cr1_swrst */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) ((uint16_t) ~n_cse418 & n_r176));
            
            uint16_t n_r177 = ivory_hw_io_read_u16((uint32_t) 1073763332U);
            
            /* reg modify i2c1->cr2: setField i2c_cr2_freq */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763332U, (uint16_t) ((uint16_t) (n_r177 & (uint16_t) ~(uint16_t) ((uint16_t) 63U << 0)) | (uint16_t) ((uint16_t) 42U << 0)));
            
            uint16_t n_r178 = ivory_hw_io_read_u16((uint32_t) 1073763332U);
            
            /* reg modify i2c1->cr2: setBit i2c_cr2_itbufen, setBit i2c_cr2_itevten, setBit i2c_cr2_iterren */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763332U, (uint16_t) ((uint16_t) ((uint16_t) (n_cse64 | n_cse66) | n_cse68) | n_r178));
            
            uint16_t n_let180 = (uint16_t) ((bool) ((uint32_t) 4U <= (uint32_t) UINT16_MAX) ? (uint16_t) 4U : 0);
            uint16_t n_let181 = (uint16_t) ((bool) (n_let180 < (uint16_t) 1U) ? (uint16_t) 1U : n_let180);
            uint16_t n_r182 = ivory_hw_io_read_u16((uint32_t) 1073763356U);
            
            /* reg modify i2c1->ccr: setBit i2c_ccr_fastmode, setBit i2c_ccr_duty, setField i2c_ccr_ccr */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763356U, (uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) 1U << (uint16_t) 14U) | n_cse418) | n_r182) & (uint16_t) ~(uint16_t) ((uint16_t) 4095U << 0)) | (uint16_t) ((uint16_t) (n_let181 & (uint16_t) 4095U) << 0)));
            
            uint16_t n_r183 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_pe */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) ((uint16_t) ((uint16_t) 1U << 0) | n_r183));
            i2c1_error_run = (uint32_t) ((uint32_t) 1U + n_deref3);
        }
    }
    if ((bool) (n_deref3 >= (uint32_t) 5U)) {
        if (n_cse0) {
            uint16_t n_r184 = ivory_hw_io_read_u16((uint32_t) 1073763348U);
            
            /* reg modify i2c1->sr1: clearBit i2c_sr1_smbalert, clearBit i2c_sr1_timeout, clearBit i2c_sr1_pecerr, clearBit i2c_sr1_ovr, clearBit i2c_sr1_af, clearBit i2c_sr1_arlo, clearBit i2c_sr1_berr, clearBit i2c_sr1_txe, clearBit i2c_sr1_rxne, clearBit i2c_sr1_stopf, clearBit i2c_sr1_add10, clearBit i2c_sr1_btf, clearBit i2c_sr1_addr, clearBit i2c_sr1_sb */
            ;
            
            uint16_t n_cse546 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 8U);
            uint16_t n_cse548 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 9U);
            uint16_t n_cse550 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 10U);
            
            ivory_hw_io_write_u16((uint32_t) 1073763348U, (uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ~(uint16_t) ((uint16_t) 1U << 0) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 1U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 2U)) &
                                                                                                                                                                                                          (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 3U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 4U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 6U)) &
                                                                                                                                                                      (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 7U)) & n_cse546) & n_cse548) & n_cse550) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 11U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 12U)) &
                                                                                              (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 14U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 15U)) & n_r184));
            
            uint16_t n_r185 = ivory_hw_io_read_u16((uint32_t) 1073763332U);
            
            /* reg modify i2c1->cr2: clearBit i2c_cr2_itbufen, clearBit i2c_cr2_itevten, clearBit i2c_cr2_iterren */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763332U, (uint16_t) ((uint16_t) ((uint16_t) (n_cse546 & n_cse548) & n_cse550) & n_r185));
            
            uint8_t n_deref186 = i2c1_driverstate;
            
            if ((bool) (0 != n_deref186)) {
                i2c1_driverstate = (uint8_t) 0U;
                i2c1_resbuffer.resultcode = (uint8_t) 1U;
                
                uint32_t n_deref187 = i2c1_error_run;
                
                i2c1_error_run = (uint32_t) ((uint32_t) 1U + n_deref187);
                emitter_i2c1_watchdog_chan_2(&i2c1_resbuffer);
            }
        }
        
        uint16_t n_r188 = ivory_hw_io_read_u16((uint32_t) 1073763332U);
        
        /* reg modify i2c1->cr2: clearBit i2c_cr2_itbufen, clearBit i2c_cr2_itevten, clearBit i2c_cr2_iterren */
        ;
        
        uint16_t n_cse583 = (uint16_t) ((uint16_t) 1U << (uint16_t) 8U);
        uint16_t n_cse585 = (uint16_t) ((uint16_t) 1U << (uint16_t) 9U);
        uint16_t n_cse587 = (uint16_t) ((uint16_t) 1U << (uint16_t) 10U);
        
        ivory_hw_io_write_u16((uint32_t) 1073763332U, (uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ~n_cse583 & (uint16_t) ~n_cse585) & (uint16_t) ~n_cse587) & n_r188));
        /* reg set i2c1->cr1:  */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, 0);
        
        uint32_t n_r189 = ivory_hw_io_read_u32((uint32_t) 1073887280U);
        
        /* reg modify rcc_ahb1enr: clearBit rcc_ahb1en_gpiob */
        ;
        
        uint32_t n_cse594 = (uint32_t) ((uint32_t) 1U << (uint32_t) 1U);
        uint32_t n_cse595 = (uint32_t) ~n_cse594;
        
        ivory_hw_io_write_u32((uint32_t) 1073887280U, (uint32_t) (n_cse595 & n_r189));
        
        uint32_t n_r190 = ivory_hw_io_read_u32((uint32_t) 1073873920U);
        
        /* reg modify gpioB->mode: setField gpio_mode_9 */
        ;
        
        uint32_t n_cse599 = (uint32_t) (0 << (uint32_t) 18U);
        uint32_t n_cse601 = (uint32_t) ~(uint32_t) ((uint32_t) 3U << (uint32_t) 18U);
        
        ivory_hw_io_write_u32((uint32_t) 1073873920U, (uint32_t) (n_cse599 | (uint32_t) (n_cse601 & n_r190)));
        
        uint32_t n_r191 = ivory_hw_io_read_u32((uint32_t) 1073873932U);
        
        /* reg modify gpioB->pupd: setField gpio_pupd_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873932U, (uint32_t) (n_cse599 | (uint32_t) (n_cse601 & n_r191)));
        
        uint32_t n_r192 = ivory_hw_io_read_u32((uint32_t) 1073887280U);
        
        /* reg modify rcc_ahb1enr: clearBit rcc_ahb1en_gpiob */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073887280U, (uint32_t) (n_cse595 & n_r192));
        
        uint32_t n_r193 = ivory_hw_io_read_u32((uint32_t) 1073873920U);
        
        /* reg modify gpioB->mode: setField gpio_mode_8 */
        ;
        
        uint32_t n_cse610 = (uint32_t) (0 << (uint32_t) 16U);
        uint32_t n_cse612 = (uint32_t) ~(uint32_t) ((uint32_t) 3U << (uint32_t) 16U);
        
        ivory_hw_io_write_u32((uint32_t) 1073873920U, (uint32_t) (n_cse610 | (uint32_t) (n_cse612 & n_r193)));
        
        uint32_t n_r194 = ivory_hw_io_read_u32((uint32_t) 1073873932U);
        
        /* reg modify gpioB->pupd: setField gpio_pupd_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873932U, (uint32_t) (n_cse610 | (uint32_t) (n_cse612 & n_r194)));
        
        uint32_t n_r195 = ivory_hw_io_read_u32((uint32_t) 1073887264U);
        
        /* reg modify rcc_apb1rstr: setBit rcc_apb1rst_i2c1 */
        ;
        
        uint32_t n_cse619 = (uint32_t) ((uint32_t) 1U << (uint32_t) 21U);
        
        ivory_hw_io_write_u32((uint32_t) 1073887264U, (uint32_t) (n_cse619 | n_r195));
        
        uint32_t n_r196 = ivory_hw_io_read_u32((uint32_t) 1073887264U);
        
        /* reg modify rcc_apb1rstr: clearBit rcc_apb1rst_i2c1 */
        ;
        
        uint32_t n_cse622 = (uint32_t) ~n_cse619;
        
        ivory_hw_io_write_u32((uint32_t) 1073887264U, (uint32_t) (n_cse622 & n_r196));
        
        uint32_t n_r197 = ivory_hw_io_read_u32((uint32_t) 1073887296U);
        
        /* reg modify rcc_apb1enr: clearBit rcc_apb1en_i2c1 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073887296U, (uint32_t) (n_cse622 & n_r197));
        
        uint32_t n_r198 = ivory_hw_io_read_u32((uint32_t) 1073887280U);
        
        /* reg modify rcc_ahb1enr: setBit rcc_ahb1en_gpiob */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073887280U, (uint32_t) (n_cse594 | n_r198));
        
        uint32_t n_r199 = ivory_hw_io_read_u32((uint32_t) 1073873924U);
        
        /* reg modify gpioB->otype: setField gpio_otype_9 */
        ;
        
        uint32_t n_cse631 = (uint32_t) (uint8_t) ((uint8_t) 1U << 0);
        uint32_t n_cse632 = (uint32_t) (n_cse631 << (uint32_t) 9U);
        uint32_t n_cse633 = (uint32_t) ((uint32_t) 1U << (uint32_t) 9U);
        uint32_t n_cse634 = (uint32_t) ~n_cse633;
        
        ivory_hw_io_write_u32((uint32_t) 1073873924U, (uint32_t) (n_cse632 | (uint32_t) (n_cse634 & n_r199)));
        
        uint32_t n_r200 = ivory_hw_io_read_u32((uint32_t) 1073873928U);
        
        /* reg modify gpioB->ospeed: setField gpio_ospeed_9 */
        ;
        
        uint32_t n_cse640 = (uint32_t) (uint8_t) ((uint8_t) 2U << 0);
        uint32_t n_cse641 = (uint32_t) (n_cse640 << (uint32_t) 18U);
        
        ivory_hw_io_write_u32((uint32_t) 1073873928U, (uint32_t) (n_cse641 | (uint32_t) (n_cse601 & n_r200)));
        
        uint32_t n_r201 = ivory_hw_io_read_u32((uint32_t) 1073873932U);
        
        /* reg modify gpioB->pupd: setField gpio_pupd_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873932U, (uint32_t) (n_cse599 | (uint32_t) (n_cse601 & n_r201)));
        
        uint32_t n_r202 = ivory_hw_io_read_u32((uint32_t) 1073873920U);
        
        /* reg modify gpioB->mode: setField gpio_mode_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873920U, (uint32_t) ((uint32_t) (n_cse631 << (uint32_t) 18U) | (uint32_t) (n_cse601 & n_r202)));
        
        uint32_t n_r203 = ivory_hw_io_read_u32((uint32_t) 1073887280U);
        
        /* reg modify rcc_ahb1enr: setBit rcc_ahb1en_gpiob */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073887280U, (uint32_t) (n_cse594 | n_r203));
        
        uint32_t n_r204 = ivory_hw_io_read_u32((uint32_t) 1073873924U);
        
        /* reg modify gpioB->otype: setField gpio_otype_8 */
        ;
        
        uint32_t n_cse654 = (uint32_t) (n_cse631 << (uint32_t) 8U);
        uint32_t n_cse655 = (uint32_t) ((uint32_t) 1U << (uint32_t) 8U);
        uint32_t n_cse656 = (uint32_t) ~n_cse655;
        
        ivory_hw_io_write_u32((uint32_t) 1073873924U, (uint32_t) (n_cse654 | (uint32_t) (n_cse656 & n_r204)));
        
        uint32_t n_r205 = ivory_hw_io_read_u32((uint32_t) 1073873928U);
        
        /* reg modify gpioB->ospeed: setField gpio_ospeed_8 */
        ;
        
        uint32_t n_cse660 = (uint32_t) (n_cse640 << (uint32_t) 16U);
        
        ivory_hw_io_write_u32((uint32_t) 1073873928U, (uint32_t) (n_cse660 | (uint32_t) (n_cse612 & n_r205)));
        
        uint32_t n_r206 = ivory_hw_io_read_u32((uint32_t) 1073873932U);
        
        /* reg modify gpioB->pupd: setField gpio_pupd_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873932U, (uint32_t) (n_cse610 | (uint32_t) (n_cse612 & n_r206)));
        
        uint32_t n_r207 = ivory_hw_io_read_u32((uint32_t) 1073873920U);
        
        /* reg modify gpioB->mode: setField gpio_mode_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873920U, (uint32_t) ((uint32_t) (n_cse631 << (uint32_t) 16U) | (uint32_t) (n_cse612 & n_r207)));
        for (int32_t n_ix208 = (int32_t) 499; n_ix208 >= (int32_t) 0; n_ix208--) {
            /* reg get gpioB->idr:  */
            ;
            
            uint32_t n_r209 = ivory_hw_io_read_u32((uint32_t) 1073873936U);
            
            if ((bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (uint32_t) ((uint32_t) (n_r209 >> (uint32_t) 9U) & (uint32_t) 1U) & (uint16_t) 255U))) {
                break;
            }
            
            uint32_t n_r210 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r210));
            
            uint32_t n_r211 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r211));
            
            uint32_t n_r212 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r212));
            
            uint32_t n_r213 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r213));
            
            uint32_t n_r214 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r214));
            
            uint32_t n_r215 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r215));
            
            uint32_t n_r216 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r216));
            
            uint32_t n_r217 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r217));
            
            uint32_t n_r218 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r218));
            
            uint32_t n_r219 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r219));
            
            uint32_t n_r220 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r220));
            
            uint32_t n_r221 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r221));
            
            uint32_t n_r222 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r222));
            
            uint32_t n_r223 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r223));
            
            uint32_t n_r224 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r224));
            
            uint32_t n_r225 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r225));
            
            uint32_t n_r226 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            
            uint32_t n_cse719 = (uint32_t) ((uint32_t) 1U << (uint32_t) 24U);
            
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse719 | n_r226));
            
            uint32_t n_r227 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse719 | n_r227));
            
            uint32_t n_r228 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse719 | n_r228));
            
            uint32_t n_r229 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse719 | n_r229));
            
            uint32_t n_r230 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse719 | n_r230));
            
            uint32_t n_r231 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse719 | n_r231));
            
            uint32_t n_r232 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse719 | n_r232));
            
            uint32_t n_r233 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse719 | n_r233));
            
            uint32_t n_r234 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse719 | n_r234));
            
            uint32_t n_r235 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse719 | n_r235));
            
            uint32_t n_r236 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse719 | n_r236));
            
            uint32_t n_r237 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse719 | n_r237));
            
            uint32_t n_r238 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse719 | n_r238));
            
            uint32_t n_r239 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse719 | n_r239));
            
            uint32_t n_r240 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse719 | n_r240));
            
            uint32_t n_r241 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
            
            /* reg modify gpioB->bsrr: setBit gpio_br_8 */
            ;
            ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse719 | n_r241));
        }
        
        uint32_t n_r242 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_9 */
        ;
        
        uint32_t n_cse752 = (uint32_t) ((uint32_t) 1U << (uint32_t) 25U);
        
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse752 | n_r242));
        
        uint32_t n_r243 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse752 | n_r243));
        
        uint32_t n_r244 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse752 | n_r244));
        
        uint32_t n_r245 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse752 | n_r245));
        
        uint32_t n_r246 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse752 | n_r246));
        
        uint32_t n_r247 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse752 | n_r247));
        
        uint32_t n_r248 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse752 | n_r248));
        
        uint32_t n_r249 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse752 | n_r249));
        
        uint32_t n_r250 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse752 | n_r250));
        
        uint32_t n_r251 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse752 | n_r251));
        
        uint32_t n_r252 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse752 | n_r252));
        
        uint32_t n_r253 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse752 | n_r253));
        
        uint32_t n_r254 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse752 | n_r254));
        
        uint32_t n_r255 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse752 | n_r255));
        
        uint32_t n_r256 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse752 | n_r256));
        
        uint32_t n_r257 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse752 | n_r257));
        
        uint32_t n_r258 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_8 */
        ;
        
        uint32_t n_cse785 = (uint32_t) ((uint32_t) 1U << (uint32_t) 24U);
        
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse785 | n_r258));
        
        uint32_t n_r259 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse785 | n_r259));
        
        uint32_t n_r260 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse785 | n_r260));
        
        uint32_t n_r261 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse785 | n_r261));
        
        uint32_t n_r262 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse785 | n_r262));
        
        uint32_t n_r263 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse785 | n_r263));
        
        uint32_t n_r264 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse785 | n_r264));
        
        uint32_t n_r265 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse785 | n_r265));
        
        uint32_t n_r266 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse785 | n_r266));
        
        uint32_t n_r267 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse785 | n_r267));
        
        uint32_t n_r268 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse785 | n_r268));
        
        uint32_t n_r269 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse785 | n_r269));
        
        uint32_t n_r270 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse785 | n_r270));
        
        uint32_t n_r271 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse785 | n_r271));
        
        uint32_t n_r272 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse785 | n_r272));
        
        uint32_t n_r273 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_br_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse785 | n_r273));
        
        uint32_t n_r274 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r274));
        
        uint32_t n_r275 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r275));
        
        uint32_t n_r276 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r276));
        
        uint32_t n_r277 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r277));
        
        uint32_t n_r278 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r278));
        
        uint32_t n_r279 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r279));
        
        uint32_t n_r280 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r280));
        
        uint32_t n_r281 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r281));
        
        uint32_t n_r282 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r282));
        
        uint32_t n_r283 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r283));
        
        uint32_t n_r284 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r284));
        
        uint32_t n_r285 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r285));
        
        uint32_t n_r286 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r286));
        
        uint32_t n_r287 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r287));
        
        uint32_t n_r288 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r288));
        
        uint32_t n_r289 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse655 | n_r289));
        
        uint32_t n_r290 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse633 | n_r290));
        
        uint32_t n_r291 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse633 | n_r291));
        
        uint32_t n_r292 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse633 | n_r292));
        
        uint32_t n_r293 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse633 | n_r293));
        
        uint32_t n_r294 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse633 | n_r294));
        
        uint32_t n_r295 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse633 | n_r295));
        
        uint32_t n_r296 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse633 | n_r296));
        
        uint32_t n_r297 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse633 | n_r297));
        
        uint32_t n_r298 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse633 | n_r298));
        
        uint32_t n_r299 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse633 | n_r299));
        
        uint32_t n_r300 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse633 | n_r300));
        
        uint32_t n_r301 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse633 | n_r301));
        
        uint32_t n_r302 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse633 | n_r302));
        
        uint32_t n_r303 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse633 | n_r303));
        
        uint32_t n_r304 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse633 | n_r304));
        
        uint32_t n_r305 = ivory_hw_io_read_u32((uint32_t) 1073873944U);
        
        /* reg modify gpioB->bsrr: setBit gpio_bs_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873944U, (uint32_t) (n_cse633 | n_r305));
        
        uint32_t n_r306 = ivory_hw_io_read_u32((uint32_t) 1073887280U);
        
        /* reg modify rcc_ahb1enr: clearBit rcc_ahb1en_gpiob */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073887280U, (uint32_t) (n_cse595 & n_r306));
        
        uint32_t n_r307 = ivory_hw_io_read_u32((uint32_t) 1073873920U);
        
        /* reg modify gpioB->mode: setField gpio_mode_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873920U, (uint32_t) (n_cse599 | (uint32_t) (n_cse601 & n_r307)));
        
        uint32_t n_r308 = ivory_hw_io_read_u32((uint32_t) 1073873932U);
        
        /* reg modify gpioB->pupd: setField gpio_pupd_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873932U, (uint32_t) (n_cse599 | (uint32_t) (n_cse601 & n_r308)));
        
        uint32_t n_r309 = ivory_hw_io_read_u32((uint32_t) 1073887280U);
        
        /* reg modify rcc_ahb1enr: clearBit rcc_ahb1en_gpiob */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073887280U, (uint32_t) (n_cse595 & n_r309));
        
        uint32_t n_r310 = ivory_hw_io_read_u32((uint32_t) 1073873920U);
        
        /* reg modify gpioB->mode: setField gpio_mode_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873920U, (uint32_t) (n_cse610 | (uint32_t) (n_cse612 & n_r310)));
        
        uint32_t n_r311 = ivory_hw_io_read_u32((uint32_t) 1073873932U);
        
        /* reg modify gpioB->pupd: setField gpio_pupd_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873932U, (uint32_t) (n_cse610 | (uint32_t) (n_cse612 & n_r311)));
        
        uint32_t n_r312 = ivory_hw_io_read_u32((uint32_t) 1073887296U);
        
        /* reg modify rcc_apb1enr: setBit rcc_apb1en_i2c1 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073887296U, (uint32_t) (n_cse619 | n_r312));
        
        uint32_t n_r313 = ivory_hw_io_read_u32((uint32_t) 1073887280U);
        
        /* reg modify rcc_ahb1enr: setBit rcc_ahb1en_gpiob */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073887280U, (uint32_t) (n_cse594 | n_r313));
        
        uint32_t n_r314 = ivory_hw_io_read_u32((uint32_t) 1073873924U);
        
        /* reg modify gpioB->otype: setField gpio_otype_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873924U, (uint32_t) (n_cse632 | (uint32_t) (n_cse634 & n_r314)));
        
        uint32_t n_r315 = ivory_hw_io_read_u32((uint32_t) 1073873932U);
        
        /* reg modify gpioB->pupd: setField gpio_pupd_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873932U, (uint32_t) (n_cse599 | (uint32_t) (n_cse601 & n_r315)));
        
        uint32_t n_r316 = ivory_hw_io_read_u32((uint32_t) 1073873956U);
        
        /* reg modify gpioB->afrh: setField gpio_afrh_9 */
        ;
        
        uint32_t n_cse910 = (uint32_t) (uint8_t) ((uint8_t) 4U << 0);
        
        ivory_hw_io_write_u32((uint32_t) 1073873956U, (uint32_t) ((uint32_t) (n_cse910 << (uint32_t) 4U) | (uint32_t) ((uint32_t) ~(uint32_t) ((uint32_t) 15U << (uint32_t) 4U) & n_r316)));
        
        uint32_t n_r317 = ivory_hw_io_read_u32((uint32_t) 1073873920U);
        
        /* reg modify gpioB->mode: setField gpio_mode_9 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873920U, (uint32_t) (n_cse641 | (uint32_t) (n_cse601 & n_r317)));
        
        uint32_t n_r318 = ivory_hw_io_read_u32((uint32_t) 1073887280U);
        
        /* reg modify rcc_ahb1enr: setBit rcc_ahb1en_gpiob */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073887280U, (uint32_t) (n_cse594 | n_r318));
        
        uint32_t n_r319 = ivory_hw_io_read_u32((uint32_t) 1073873924U);
        
        /* reg modify gpioB->otype: setField gpio_otype_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873924U, (uint32_t) (n_cse654 | (uint32_t) (n_cse656 & n_r319)));
        
        uint32_t n_r320 = ivory_hw_io_read_u32((uint32_t) 1073873932U);
        
        /* reg modify gpioB->pupd: setField gpio_pupd_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873932U, (uint32_t) (n_cse610 | (uint32_t) (n_cse612 & n_r320)));
        
        uint32_t n_r321 = ivory_hw_io_read_u32((uint32_t) 1073873956U);
        
        /* reg modify gpioB->afrh: setField gpio_afrh_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873956U, (uint32_t) ((uint32_t) (n_cse910 << 0) | (uint32_t) ((uint32_t) ~(uint32_t) ((uint32_t) 15U << 0) & n_r321)));
        
        uint32_t n_r322 = ivory_hw_io_read_u32((uint32_t) 1073873920U);
        
        /* reg modify gpioB->mode: setField gpio_mode_8 */
        ;
        ivory_hw_io_write_u32((uint32_t) 1073873920U, (uint32_t) (n_cse660 | (uint32_t) (n_cse612 & n_r322)));
        /* reg set i2c1->cr1:  */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, 0);
        /* reg set i2c1->cr2:  */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763332U, 0);
        /* reg set i2c1->sr1:  */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763348U, 0);
        /* reg set i2c1->sr2:  */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763352U, 0);
        
        uint16_t n_r323 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        
        uint16_t n_cse937 = (uint16_t) ((uint16_t) 1U << (uint16_t) 15U);
        
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r323));
        
        uint16_t n_r324 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r324));
        
        uint16_t n_r325 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r325));
        
        uint16_t n_r326 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r326));
        
        uint16_t n_r327 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r327));
        
        uint16_t n_r328 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r328));
        
        uint16_t n_r329 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r329));
        
        uint16_t n_r330 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r330));
        
        uint16_t n_r331 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r331));
        
        uint16_t n_r332 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r332));
        
        uint16_t n_r333 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r333));
        
        uint16_t n_r334 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r334));
        
        uint16_t n_r335 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r335));
        
        uint16_t n_r336 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r336));
        
        uint16_t n_r337 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r337));
        
        uint16_t n_r338 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r338));
        
        uint16_t n_r339 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r339));
        
        uint16_t n_r340 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r340));
        
        uint16_t n_r341 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r341));
        
        uint16_t n_r342 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r342));
        
        uint16_t n_r343 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r343));
        
        uint16_t n_r344 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r344));
        
        uint16_t n_r345 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r345));
        
        uint16_t n_r346 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r346));
        
        uint16_t n_r347 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r347));
        
        uint16_t n_r348 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r348));
        
        uint16_t n_r349 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r349));
        
        uint16_t n_r350 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r350));
        
        uint16_t n_r351 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r351));
        
        uint16_t n_r352 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r352));
        
        uint16_t n_r353 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r353));
        
        uint16_t n_r354 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse937 | n_r354));
        
        uint16_t n_r355 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: clearBit i2c_cr1_swrst */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) ((uint16_t) ~n_cse937 & n_r355));
        
        uint16_t n_r356 = ivory_hw_io_read_u16((uint32_t) 1073763332U);
        
        /* reg modify i2c1->cr2: setField i2c_cr2_freq */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763332U, (uint16_t) ((uint16_t) ((uint16_t) 42U << 0) | (uint16_t) ((uint16_t) ~(uint16_t) ((uint16_t) 63U << 0) & n_r356)));
        
        uint16_t n_r357 = ivory_hw_io_read_u16((uint32_t) 1073763332U);
        
        /* reg modify i2c1->cr2: setBit i2c_cr2_itbufen, setBit i2c_cr2_itevten, setBit i2c_cr2_iterren */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763332U, (uint16_t) ((uint16_t) ((uint16_t) (n_cse583 | n_cse585) | n_cse587) | n_r357));
        
        uint16_t n_let359 = (uint16_t) ((bool) ((uint32_t) 4U <= (uint32_t) UINT16_MAX) ? (uint16_t) 4U : 0);
        uint16_t n_let360 = (uint16_t) ((bool) (n_let359 < (uint16_t) 1U) ? (uint16_t) 1U : n_let359);
        uint16_t n_r361 = ivory_hw_io_read_u16((uint32_t) 1073763356U);
        
        /* reg modify i2c1->ccr: setBit i2c_ccr_fastmode, setBit i2c_ccr_duty, setField i2c_ccr_ccr */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763356U, (uint16_t) ((uint16_t) ((uint16_t) ~(uint16_t) ((uint16_t) 4095U << 0) & (uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) 1U << (uint16_t) 14U) | n_cse937) | n_r361)) | (uint16_t) ((uint16_t) (n_let360 & (uint16_t) 4095U) << 0)));
        
        uint16_t n_r362 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        /* reg modify i2c1->cr1: setBit i2c_cr1_pe */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) ((uint16_t) ((uint16_t) 1U << 0) | n_r362));
        i2c1_error_run = (uint32_t) 0U;
    }
}

void callback_i2c1_error_irq(const int64_t *n_var0)
{
    /* reg get i2c1->sr1:  */
    ;
    
    uint16_t n_r0 = ivory_hw_io_read_u16((uint32_t) 1073763348U);
    
    /* reg get i2c1->sr2:  */
    ;
    
    uint16_t n_r1 = ivory_hw_io_read_u16((uint32_t) 1073763352U);
    
    /* reg get i2c1->dr:  */
    ;
    
    uint16_t n_r2 = ivory_hw_io_read_u16((uint32_t) 1073763344U);
    uint16_t n_r3 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
    
    /* reg modify i2c1->cr1: setBit i2c_cr1_stop */
    ;
    
    uint16_t n_cse1 = (uint16_t) ((uint16_t) 1U << (uint16_t) 9U);
    
    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_r3 | n_cse1));
    for (int32_t n_ix4 = (int32_t) 14; n_ix4 >= (int32_t) 0; n_ix4--) {
        /* reg get i2c1->cr1:  */
        ;
        
        uint16_t n_r5 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        if ((bool) (0 == (uint8_t) (uint16_t) ((uint16_t) (n_r5 >> (uint16_t) 9U) & (uint16_t) 1U))) {
            break;
        }
    }
    
    uint16_t n_r6 = ivory_hw_io_read_u16((uint32_t) 1073763348U);
    
    /* reg modify i2c1->sr1: clearBit i2c_sr1_smbalert, clearBit i2c_sr1_timeout, clearBit i2c_sr1_pecerr, clearBit i2c_sr1_ovr, clearBit i2c_sr1_af, clearBit i2c_sr1_arlo, clearBit i2c_sr1_berr, clearBit i2c_sr1_txe, clearBit i2c_sr1_rxne, clearBit i2c_sr1_stopf, clearBit i2c_sr1_add10, clearBit i2c_sr1_btf, clearBit i2c_sr1_addr, clearBit i2c_sr1_sb */
    ;
    
    uint16_t n_cse19 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 15U);
    uint16_t n_cse22 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 14U);
    uint16_t n_cse25 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 12U);
    uint16_t n_cse28 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 11U);
    uint16_t n_cse31 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 10U);
    uint16_t n_cse33 = (uint16_t) ~n_cse1;
    uint16_t n_cse36 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 8U);
    uint16_t n_cse39 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 7U);
    uint16_t n_cse42 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 6U);
    uint16_t n_cse45 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 4U);
    uint16_t n_cse48 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 3U);
    uint16_t n_cse51 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 2U);
    uint16_t n_cse54 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 1U);
    uint16_t n_cse57 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << 0);
    
    ivory_hw_io_write_u16((uint32_t) 1073763348U, (uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) (n_r6 & n_cse19) & n_cse22) & n_cse25) & n_cse28) & n_cse31) & n_cse33) & n_cse36) & n_cse39) & n_cse42) & n_cse45) & n_cse48) & n_cse51) & n_cse54) & n_cse57));
    
    uint16_t n_r7 = ivory_hw_io_read_u16((uint32_t) 1073763348U);
    
    /* reg modify i2c1->sr1: clearBit i2c_sr1_smbalert, clearBit i2c_sr1_timeout, clearBit i2c_sr1_pecerr, clearBit i2c_sr1_ovr, clearBit i2c_sr1_af, clearBit i2c_sr1_arlo, clearBit i2c_sr1_berr, clearBit i2c_sr1_txe, clearBit i2c_sr1_rxne, clearBit i2c_sr1_stopf, clearBit i2c_sr1_add10, clearBit i2c_sr1_btf, clearBit i2c_sr1_addr, clearBit i2c_sr1_sb */
    ivory_hw_io_write_u16((uint32_t) 1073763348U, (uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) (n_cse57 & n_cse54) & n_cse51) & n_cse48) & n_cse45) & n_cse42) & n_cse39) & n_cse36) & n_cse33) & n_cse31) & n_cse28) & n_cse25) & n_cse22) & n_cse19) & n_r7));
    
    uint16_t n_r8 = ivory_hw_io_read_u16((uint32_t) 1073763332U);
    
    /* reg modify i2c1->cr2: clearBit i2c_cr2_itbufen, clearBit i2c_cr2_itevten, clearBit i2c_cr2_iterren */
    ivory_hw_io_write_u16((uint32_t) 1073763332U, (uint16_t) ((uint16_t) ((uint16_t) (n_cse36 & n_cse33) & n_cse31) & n_r8));
    
    uint8_t n_deref9 = i2c1_driverstate;
    
    if ((bool) (0 != n_deref9)) {
        i2c1_driverstate = (uint8_t) 0U;
        i2c1_resbuffer.resultcode = (uint8_t) 1U;
        
        uint32_t n_deref10 = i2c1_error_run;
        
        i2c1_error_run = (uint32_t) ((uint32_t) 1U + n_deref10);
        emitter_i2c1_error_irq_chan_2(&i2c1_resbuffer);
    }
    /* reg set nvic_iser1: setBit nvic_iser_setena.[0] */
    ivory_hw_io_write_u32((uint32_t) 3758153988U, (uint32_t) ((uint32_t) 1U << 0));
}

void callback_i2c1_event_irq(const int64_t *n_var0)
{
    int64_t n_r0 = tower_get_time();
    
    i2c1_last_event = n_r0;
    
    uint8_t n_deref1 = i2c1_driverstate;
    
    /* reg get i2c1->sr1:  */
    ;
    
    uint16_t n_r2 = ivory_hw_io_read_u16((uint32_t) 1073763348U);
    
    if ((bool) (n_deref1 == (uint8_t) 1U)) {
        /* i2cEV5 */
        ;
        if ((bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (n_r2 >> 0) & (uint16_t) 1U))) {
            /* master mode, busy bus, start bit set */
            ;
            
            uint8_t n_deref3 = i2c1_reqbuffer.tx_addr;
            int32_t n_deref4 = i2c1_reqbufferpos;
            int32_t n_deref5 = i2c1_reqbuffer.tx_len;
            uint8_t n_cse14 = (uint8_t) ((uint8_t) 2U * n_deref3);
            uint8_t n_let6 = (uint8_t) ((bool) ((int32_t) (n_deref5 - n_deref4) % 128 > 0) ? n_cse14 : (uint8_t) ((uint8_t) 1U + n_cse14));
            
            i2c1_driverstate = (uint8_t) 2U;
            
            uint16_t n_r7 = ivory_hw_io_read_u16((uint32_t) 1073763344U);
            
            /* reg modify i2c1->dr: setField i2c_dr_data */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763344U, (uint16_t) ((uint16_t) (n_r7 & (uint16_t) ~(uint16_t) ((uint16_t) 255U << 0)) | (uint16_t) ((uint16_t) n_let6 << 0)));
        } else {
            if ((bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (n_r2 >> (uint16_t) 1U) & (uint16_t) 1U))) {
                /* addr bit shouldn't be set unless start bit is */
                ;
                
                uint16_t n_r8 = ivory_hw_io_read_u16((uint32_t) 1073763348U);
                
                /* reg modify i2c1->sr1: clearBit i2c_sr1_smbalert, clearBit i2c_sr1_timeout, clearBit i2c_sr1_pecerr, clearBit i2c_sr1_ovr, clearBit i2c_sr1_af, clearBit i2c_sr1_arlo, clearBit i2c_sr1_berr, clearBit i2c_sr1_txe, clearBit i2c_sr1_rxne, clearBit i2c_sr1_stopf, clearBit i2c_sr1_add10, clearBit i2c_sr1_btf, clearBit i2c_sr1_addr, clearBit i2c_sr1_sb */
                ;
                
                uint16_t n_cse45 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 10U);
                uint16_t n_cse48 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 9U);
                uint16_t n_cse51 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 8U);
                
                ivory_hw_io_write_u16((uint32_t) 1073763348U, (uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) (n_r8 & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 15U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 14U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U <<
                                                                                                                                                                                                                                                                                                                                                                                             (uint16_t) 12U)) &
                                                                                                                                                                                                  (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 11U)) & n_cse45) & n_cse48) & n_cse51) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 7U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U <<
                                                                                                                                                                                                                                                                                                                                                                                  (uint16_t) 6U)) &
                                                                                                                          (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 4U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 3U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 2U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 1U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U <<
                                                                                                                                                                                                                                                                                                                                                                                              0)));
                
                uint16_t n_r9 = ivory_hw_io_read_u16((uint32_t) 1073763332U);
                
                /* reg modify i2c1->cr2: clearBit i2c_cr2_itbufen, clearBit i2c_cr2_itevten, clearBit i2c_cr2_iterren */
                ;
                ivory_hw_io_write_u16((uint32_t) 1073763332U, (uint16_t) ((uint16_t) ((uint16_t) (n_cse51 & n_cse48) & n_cse45) & n_r9));
                
                uint8_t n_deref10 = i2c1_driverstate;
                
                if ((bool) (0 != n_deref10)) {
                    i2c1_driverstate = (uint8_t) 0U;
                    i2c1_resbuffer.resultcode = (uint8_t) 1U;
                    
                    uint32_t n_deref11 = i2c1_error_run;
                    
                    i2c1_error_run = (uint32_t) ((uint32_t) 1U + n_deref11);
                    emitter_i2c1_event_irq_chan_2(&i2c1_resbuffer);
                }
            }
        }
    } else {
        if ((bool) ((uint8_t) 2U == n_deref1)) {
            /* i2cEV6 */
            ;
            if ((bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (n_r2 >> 0) & (uint16_t) 1U))) {
                /* start bit should have been cleared when writing addr */
                ;
                
                uint16_t n_r12 = ivory_hw_io_read_u16((uint32_t) 1073763348U);
                
                /* reg modify i2c1->sr1: clearBit i2c_sr1_smbalert, clearBit i2c_sr1_timeout, clearBit i2c_sr1_pecerr, clearBit i2c_sr1_ovr, clearBit i2c_sr1_af, clearBit i2c_sr1_arlo, clearBit i2c_sr1_berr, clearBit i2c_sr1_txe, clearBit i2c_sr1_rxne, clearBit i2c_sr1_stopf, clearBit i2c_sr1_add10, clearBit i2c_sr1_btf, clearBit i2c_sr1_addr, clearBit i2c_sr1_sb */
                ;
                
                uint16_t n_cse106 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 8U);
                uint16_t n_cse108 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 9U);
                uint16_t n_cse110 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 10U);
                
                ivory_hw_io_write_u16((uint32_t) 1073763348U, (uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ~(uint16_t) ((uint16_t) 1U << 0) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 1U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 2U)) &
                                                                                                                                                                                                              (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 3U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 4U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 6U)) &
                                                                                                                                                                          (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 7U)) & n_cse106) & n_cse108) & n_cse110) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 11U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 12U)) &
                                                                                                  (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 14U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 15U)) & n_r12));
                
                uint16_t n_r13 = ivory_hw_io_read_u16((uint32_t) 1073763332U);
                
                /* reg modify i2c1->cr2: clearBit i2c_cr2_itbufen, clearBit i2c_cr2_itevten, clearBit i2c_cr2_iterren */
                ;
                ivory_hw_io_write_u16((uint32_t) 1073763332U, (uint16_t) ((uint16_t) ((uint16_t) (n_cse106 & n_cse108) & n_cse110) & n_r13));
                
                uint8_t n_deref14 = i2c1_driverstate;
                
                if ((bool) (0 != n_deref14)) {
                    i2c1_driverstate = (uint8_t) 0U;
                    i2c1_resbuffer.resultcode = (uint8_t) 1U;
                    
                    uint32_t n_deref15 = i2c1_error_run;
                    
                    i2c1_error_run = (uint32_t) ((uint32_t) 1U + n_deref15);
                    emitter_i2c1_event_irq_chan_2(&i2c1_resbuffer);
                }
            } else {
                if ((bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (n_r2 >> (uint16_t) 1U) & (uint16_t) 1U))) {
                    /* addr bit set, ready to start sending/receiving */
                    ;
                    
                    int32_t n_deref16 = i2c1_reqbufferpos;
                    int32_t n_deref17 = i2c1_reqbuffer.tx_len;
                    int32_t n_deref18 = i2c1_resbufferpos;
                    int32_t n_deref19 = i2c1_reqbuffer.rx_len;
                    int32_t n_cse152 = (int32_t) (n_deref17 - n_deref16) % 128;
                    
                    if ((bool) (n_cse152 > 0)) {
                        /* tx: clear addr */
                        ;
                        /* reg get i2c1->sr2:  */
                        ;
                        
                        uint16_t n_r20 = ivory_hw_io_read_u16((uint32_t) 1073763352U);
                        uint8_t n_deref21 = i2c1_reqbuffer.tx_buf[n_deref16];
                        
                        i2c1_reqbufferpos = (int32_t) ((int32_t) 1 + n_deref16) % 128;
                        
                        uint16_t n_r22 = ivory_hw_io_read_u16((uint32_t) 1073763344U);
                        
                        /* reg modify i2c1->dr: setField i2c_dr_data */
                        ;
                        ivory_hw_io_write_u16((uint32_t) 1073763344U, (uint16_t) ((uint16_t) ((uint16_t) ~(uint16_t) ((uint16_t) 255U << 0) & n_r22) | (uint16_t) ((uint16_t) n_deref21 << 0)));
                        if ((bool) (n_cse152 == (int32_t) 1)) {
                            i2c1_driverstate = (uint8_t) 8U;
                        } else {
                            i2c1_driverstate = (uint8_t) 7U;
                        }
                    } else {
                        int32_t n_cse170 = (int32_t) (n_deref19 - n_deref18) % 128;
                        
                        if ((bool) (n_cse170 > (int32_t) 2)) {
                            /* rx: send an ack until cleared */
                            ;
                            
                            uint16_t n_r23 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
                            
                            /* reg modify i2c1->cr1: setBit i2c_cr1_ack */
                            ;
                            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) ((uint16_t) ((uint16_t) 1U << (uint16_t) 10U) | n_r23));
                            if ((bool) (n_cse170 == (int32_t) 3)) {
                                i2c1_driverstate = (uint8_t) 4U;
                            } else {
                                i2c1_driverstate = (uint8_t) 3U;
                            }
                        } else {
                            if ((bool) (n_cse170 == (int32_t) 2)) {
                                /* rx: special case read 2 bytes (pg841) */
                                ;
                                
                                uint16_t n_r24 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
                                
                                /* reg modify i2c1->cr1: clearBit i2c_cr1_ack, setBit i2c_cr1_pos */
                                ;
                                ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) ((uint16_t) ((uint16_t) 1U << (uint16_t) 11U) | (uint16_t) ((uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 10U) & n_r24)));
                                i2c1_driverstate = (uint8_t) 5U;
                            } else {
                                if ((bool) ((int32_t) 1 == n_cse170)) {
                                    /* rx: 1 byte read, set nack now (Figure 244) */
                                    ;
                                    
                                    uint16_t n_r25 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
                                    
                                    /* reg modify i2c1->cr1: clearBit i2c_cr1_ack */
                                    ;
                                    ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) ((uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 10U) & n_r25));
                                    i2c1_driverstate = (uint8_t) 6U;
                                } else {
                                    uint16_t n_r26 = ivory_hw_io_read_u16((uint32_t) 1073763348U);
                                    
                                    /* reg modify i2c1->sr1: clearBit i2c_sr1_smbalert, clearBit i2c_sr1_timeout, clearBit i2c_sr1_pecerr, clearBit i2c_sr1_ovr, clearBit i2c_sr1_af, clearBit i2c_sr1_arlo, clearBit i2c_sr1_berr, clearBit i2c_sr1_txe, clearBit i2c_sr1_rxne, clearBit i2c_sr1_stopf, clearBit i2c_sr1_add10, clearBit i2c_sr1_btf, clearBit i2c_sr1_addr, clearBit i2c_sr1_sb */
                                    ;
                                    
                                    uint16_t n_cse206 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 8U);
                                    uint16_t n_cse208 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 9U);
                                    uint16_t n_cse210 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 10U);
                                    
                                    ivory_hw_io_write_u16((uint32_t) 1073763348U, (uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ~(uint16_t) ((uint16_t) 1U << 0) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 1U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U <<
                                                                                                                                                                                                                                                                                                                                                                                           (uint16_t) 2U)) &
                                                                                                                                                                                                                                  (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 3U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 4U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U <<
                                                                                                                                                                                                                                                                                                                                                                                (uint16_t) 6U)) &
                                                                                                                                                                                              (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 7U)) & n_cse206) & n_cse208) & n_cse210) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 11U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U <<
                                                                                                                                                                                                                                                                                                                                                                                 (uint16_t) 12U)) &
                                                                                                                      (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 14U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 15U)) & n_r26));
                                    
                                    uint16_t n_r27 = ivory_hw_io_read_u16((uint32_t) 1073763332U);
                                    
                                    /* reg modify i2c1->cr2: clearBit i2c_cr2_itbufen, clearBit i2c_cr2_itevten, clearBit i2c_cr2_iterren */
                                    ;
                                    ivory_hw_io_write_u16((uint32_t) 1073763332U, (uint16_t) ((uint16_t) ((uint16_t) (n_cse206 & n_cse208) & n_cse210) & n_r27));
                                    
                                    uint8_t n_deref28 = i2c1_driverstate;
                                    
                                    if ((bool) (0 != n_deref28)) {
                                        i2c1_driverstate = (uint8_t) 0U;
                                        i2c1_resbuffer.resultcode = (uint8_t) 0U;
                                        i2c1_error_run = (uint32_t) 0U;
                                        emitter_i2c1_event_irq_chan_2(&i2c1_resbuffer);
                                    }
                                }
                            }
                        }
                    }
                    /* reg get i2c1->sr2:  */
                    ;
                    
                    uint16_t n_r30 = ivory_hw_io_read_u16((uint32_t) 1073763352U);
                }
            }
        } else {
            if ((bool) (n_deref1 == (uint8_t) 3U)) {
                /* i2cEV7 */
                ;
                if ((bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (n_r2 >> (uint16_t) 6U) & (uint16_t) 1U))) {
                    int32_t n_deref31 = i2c1_resbufferpos;
                    int32_t n_deref32 = i2c1_reqbuffer.rx_len;
                    int32_t n_cse252 = (int32_t) (n_deref32 - n_deref31) % 128;
                    
                    if ((bool) (n_cse252 == (int32_t) 4)) {
                        i2c1_driverstate = (uint8_t) 4U;
                    }
                    /* reg get i2c1->dr:  */
                    ;
                    
                    uint16_t n_r33 = ivory_hw_io_read_u16((uint32_t) 1073763344U);
                    uint8_t n_let34 = (uint8_t) (uint16_t) ((uint16_t) (n_r33 >> 0) & (uint16_t) 255U);
                    
                    i2c1_resbuffer.rx_buf[n_deref31] = n_let34;
                    i2c1_resbufferpos = (int32_t) ((int32_t) 1 + n_deref31) % 128;
                    if ((bool) ((int32_t) 1 == n_cse252)) {
                        uint16_t n_r35 = ivory_hw_io_read_u16((uint32_t) 1073763348U);
                        
                        /* reg modify i2c1->sr1: clearBit i2c_sr1_smbalert, clearBit i2c_sr1_timeout, clearBit i2c_sr1_pecerr, clearBit i2c_sr1_ovr, clearBit i2c_sr1_af, clearBit i2c_sr1_arlo, clearBit i2c_sr1_berr, clearBit i2c_sr1_txe, clearBit i2c_sr1_rxne, clearBit i2c_sr1_stopf, clearBit i2c_sr1_add10, clearBit i2c_sr1_btf, clearBit i2c_sr1_addr, clearBit i2c_sr1_sb */
                        ;
                        
                        uint16_t n_cse281 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 8U);
                        uint16_t n_cse283 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 9U);
                        uint16_t n_cse285 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 10U);
                        
                        ivory_hw_io_write_u16((uint32_t) 1073763348U, (uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ~(uint16_t) ((uint16_t) 1U << 0) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 1U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U <<
                                                                                                                                                                                                                                                                                                                                                                               (uint16_t) 2U)) &
                                                                                                                                                                                                                      (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 3U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 4U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 6U)) &
                                                                                                                                                                                  (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 7U)) & n_cse281) & n_cse283) & n_cse285) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 11U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 12U)) &
                                                                                                          (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 14U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 15U)) & n_r35));
                        
                        uint16_t n_r36 = ivory_hw_io_read_u16((uint32_t) 1073763332U);
                        
                        /* reg modify i2c1->cr2: clearBit i2c_cr2_itbufen, clearBit i2c_cr2_itevten, clearBit i2c_cr2_iterren */
                        ;
                        ivory_hw_io_write_u16((uint32_t) 1073763332U, (uint16_t) ((uint16_t) ((uint16_t) (n_cse281 & n_cse283) & n_cse285) & n_r36));
                        
                        uint8_t n_deref37 = i2c1_driverstate;
                        
                        if ((bool) (0 != n_deref37)) {
                            i2c1_driverstate = (uint8_t) 0U;
                            i2c1_resbuffer.resultcode = (uint8_t) 0U;
                            i2c1_error_run = (uint32_t) 0U;
                            emitter_i2c1_event_irq_chan_2(&i2c1_resbuffer);
                        }
                    }
                }
            } else {
                if ((bool) (n_deref1 == (uint8_t) 4U)) {
                    /* i2cEV7_N2 */
                    ;
                    if ((bool) ((bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (n_r2 >> (uint16_t) 6U) & (uint16_t) 1U)) && (bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (n_r2 >> (uint16_t) 2U) & (uint16_t) 1U)))) {
                        int32_t n_deref39 = i2c1_resbufferpos;
                        int32_t n_deref40 = i2c1_reqbuffer.rx_len;
                        
                        ASSERTS((bool) ((int32_t) 3 == (int32_t) (n_deref40 - n_deref39) % 128));
                        
                        uint16_t n_r41 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
                        
                        /* reg modify i2c1->cr1: clearBit i2c_cr1_ack */
                        ;
                        ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) ((uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 10U) & n_r41));
                        i2c1_driverstate = (uint8_t) 5U;
                        /* reg get i2c1->dr:  */
                        ;
                        
                        uint16_t n_r42 = ivory_hw_io_read_u16((uint32_t) 1073763344U);
                        uint8_t n_let43 = (uint8_t) (uint16_t) ((uint16_t) (n_r42 >> 0) & (uint16_t) 255U);
                        
                        i2c1_resbuffer.rx_buf[n_deref39] = n_let43;
                        i2c1_resbufferpos = (int32_t) ((int32_t) 1 + n_deref39) % 128;
                    }
                } else {
                    if ((bool) (n_deref1 == (uint8_t) 5U)) {
                        /* i2cEV7_N1 */
                        ;
                        if ((bool) ((bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (n_r2 >> (uint16_t) 6U) & (uint16_t) 1U)) && (bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (n_r2 >> (uint16_t) 2U) & (uint16_t) 1U)))) {
                            uint16_t n_r44 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
                            
                            /* reg modify i2c1->cr1: clearBit i2c_cr1_pos */
                            ;
                            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) ((uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 11U) & n_r44));
                            
                            int32_t n_deref45 = i2c1_resbufferpos;
                            int32_t n_deref46 = i2c1_reqbuffer.rx_len;
                            
                            ASSERTS((bool) ((int32_t) 2 == (int32_t) (n_deref46 - n_deref45) % 128));
                            
                            uint16_t n_r47 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
                            
                            /* reg modify i2c1->cr1: setBit i2c_cr1_stop */
                            ;
                            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) ((uint16_t) ((uint16_t) 1U << (uint16_t) 9U) | n_r47));
                            for (int32_t n_ix48 = (int32_t) 14; n_ix48 >= (int32_t) 0; n_ix48--) {
                                /* reg get i2c1->cr1:  */
                                ;
                                
                                uint16_t n_r49 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
                                
                                if ((bool) (0 == (uint8_t) (uint16_t) ((uint16_t) (n_r49 >> (uint16_t) 9U) & (uint16_t) 1U))) {
                                    break;
                                }
                            }
                            i2c1_driverstate = (uint8_t) 3U;
                            /* reg get i2c1->dr:  */
                            ;
                            
                            uint16_t n_r50 = ivory_hw_io_read_u16((uint32_t) 1073763344U);
                            uint8_t n_let51 = (uint8_t) (uint16_t) ((uint16_t) (n_r50 >> 0) & (uint16_t) 255U);
                            
                            i2c1_resbuffer.rx_buf[n_deref45] = n_let51;
                            i2c1_resbufferpos = (int32_t) ((int32_t) 1 + n_deref45) % 128;
                        }
                    } else {
                        if ((bool) (n_deref1 == (uint8_t) 6U)) {
                            /* i2cEV7_rx1 */
                            ;
                            if ((bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (n_r2 >> (uint16_t) 6U) & (uint16_t) 1U))) {
                                uint16_t n_r52 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
                                
                                /* reg modify i2c1->cr1: setBit i2c_cr1_stop */
                                ;
                                
                                uint16_t n_cse408 = (uint16_t) ((uint16_t) 1U << (uint16_t) 9U);
                                
                                ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse408 | n_r52));
                                for (int32_t n_ix53 = (int32_t) 14; n_ix53 >= (int32_t) 0; n_ix53--) {
                                    /* reg get i2c1->cr1:  */
                                    ;
                                    
                                    uint16_t n_r54 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
                                    
                                    if ((bool) (0 == (uint8_t) (uint16_t) ((uint16_t) (n_r54 >> (uint16_t) 9U) & (uint16_t) 1U))) {
                                        break;
                                    }
                                }
                                
                                int32_t n_deref55 = i2c1_resbufferpos;
                                int32_t n_deref56 = i2c1_reqbuffer.rx_len;
                                
                                ASSERTS((bool) ((int32_t) 1 == (int32_t) (n_deref56 - n_deref55) % 128));
                                /* reg get i2c1->dr:  */
                                ;
                                
                                uint16_t n_r57 = ivory_hw_io_read_u16((uint32_t) 1073763344U);
                                uint8_t n_let58 = (uint8_t) (uint16_t) ((uint16_t) (n_r57 >> 0) & (uint16_t) 255U);
                                
                                i2c1_resbuffer.rx_buf[n_deref55] = n_let58;
                                i2c1_resbufferpos = (int32_t) ((int32_t) 1 + n_deref55) % 128;
                                
                                uint16_t n_r59 = ivory_hw_io_read_u16((uint32_t) 1073763348U);
                                
                                /* reg modify i2c1->sr1: clearBit i2c_sr1_smbalert, clearBit i2c_sr1_timeout, clearBit i2c_sr1_pecerr, clearBit i2c_sr1_ovr, clearBit i2c_sr1_af, clearBit i2c_sr1_arlo, clearBit i2c_sr1_berr, clearBit i2c_sr1_txe, clearBit i2c_sr1_rxne, clearBit i2c_sr1_stopf, clearBit i2c_sr1_add10, clearBit i2c_sr1_btf, clearBit i2c_sr1_addr, clearBit i2c_sr1_sb */
                                ;
                                
                                uint16_t n_cse454 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 8U);
                                uint16_t n_cse455 = (uint16_t) ~n_cse408;
                                uint16_t n_cse457 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 10U);
                                
                                ivory_hw_io_write_u16((uint32_t) 1073763348U, (uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ~(uint16_t) ((uint16_t) 1U << 0) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 1U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U <<
                                                                                                                                                                                                                                                                                                                                                                                       (uint16_t) 2U)) &
                                                                                                                                                                                                                              (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 3U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 4U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 6U)) &
                                                                                                                                                                                          (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 7U)) & n_cse454) & n_cse455) & n_cse457) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 11U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 12U)) &
                                                                                                                  (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 14U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 15U)) & n_r59));
                                
                                uint16_t n_r60 = ivory_hw_io_read_u16((uint32_t) 1073763332U);
                                
                                /* reg modify i2c1->cr2: clearBit i2c_cr2_itbufen, clearBit i2c_cr2_itevten, clearBit i2c_cr2_iterren */
                                ;
                                ivory_hw_io_write_u16((uint32_t) 1073763332U, (uint16_t) ((uint16_t) ((uint16_t) (n_cse454 & n_cse455) & n_cse457) & n_r60));
                                
                                uint8_t n_deref61 = i2c1_driverstate;
                                
                                if ((bool) (0 != n_deref61)) {
                                    i2c1_driverstate = (uint8_t) 0U;
                                    i2c1_resbuffer.resultcode = (uint8_t) 0U;
                                    i2c1_error_run = (uint32_t) 0U;
                                    emitter_i2c1_event_irq_chan_2(&i2c1_resbuffer);
                                }
                            }
                        } else {
                            if ((bool) (n_deref1 == (uint8_t) 7U)) {
                                /* i2cEV8 */
                                ;
                                if ((bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (n_r2 >> (uint16_t) 7U) & (uint16_t) 1U))) {
                                    int32_t n_deref63 = i2c1_reqbufferpos;
                                    int32_t n_deref64 = i2c1_reqbuffer.tx_len;
                                    int32_t n_cse499 = (int32_t) (n_deref64 - n_deref63) % 128;
                                    
                                    ASSERTS((bool) (n_cse499 > 0));
                                    if ((bool) ((int32_t) 1 == n_cse499)) {
                                        i2c1_driverstate = (uint8_t) 8U;
                                    }
                                    
                                    uint8_t n_deref65 = i2c1_reqbuffer.tx_buf[n_deref63];
                                    
                                    i2c1_reqbufferpos = (int32_t) ((int32_t) 1 + n_deref63) % 128;
                                    
                                    uint16_t n_r66 = ivory_hw_io_read_u16((uint32_t) 1073763344U);
                                    
                                    /* reg modify i2c1->dr: setField i2c_dr_data */
                                    ;
                                    ivory_hw_io_write_u16((uint32_t) 1073763344U, (uint16_t) ((uint16_t) ((uint16_t) ~(uint16_t) ((uint16_t) 255U << 0) & n_r66) | (uint16_t) ((uint16_t) n_deref65 << 0)));
                                }
                            } else {
                                if ((bool) (n_deref1 == (uint8_t) 8U)) {
                                    /* i2cEV8_2 */
                                    ;
                                    if ((bool) ((bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (n_r2 >> (uint16_t) 7U) & (uint16_t) 1U)) && (bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (n_r2 >> (uint16_t) 2U) & (uint16_t) 1U)))) {
                                        int32_t n_deref67 = i2c1_reqbufferpos;
                                        int32_t n_deref68 = i2c1_reqbuffer.tx_len;
                                        int32_t n_deref69 = i2c1_resbufferpos;
                                        int32_t n_deref70 = i2c1_reqbuffer.rx_len;
                                        
                                        ASSERTS((bool) (0 == (int32_t) (n_deref68 - n_deref67) % 128));
                                        if ((bool) ((int32_t) (n_deref70 - n_deref69) % 128 > 0)) {
                                            i2c1_driverstate = (uint8_t) 1U;
                                            
                                            uint16_t n_r71 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
                                            
                                            /* reg modify i2c1->cr1: setBit i2c_cr1_start */
                                            ;
                                            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) ((uint16_t) ((uint16_t) 1U << (uint16_t) 8U) | n_r71));
                                            for (int32_t n_ix72 = (int32_t) 14; n_ix72 >= (int32_t) 0; n_ix72--) {
                                                /* reg get i2c1->cr1:  */
                                                ;
                                                
                                                uint16_t n_r73 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
                                                
                                                if ((bool) (0 == (uint8_t) (uint16_t) ((uint16_t) (n_r73 >> (uint16_t) 8U) & (uint16_t) 1U))) {
                                                    break;
                                                }
                                            }
                                        } else {
                                            uint16_t n_r74 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
                                            
                                            /* reg modify i2c1->cr1: setBit i2c_cr1_stop */
                                            ;
                                            
                                            uint16_t n_cse557 = (uint16_t) ((uint16_t) 1U << (uint16_t) 9U);
                                            
                                            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse557 | n_r74));
                                            for (int32_t n_ix75 = (int32_t) 14; n_ix75 >= (int32_t) 0; n_ix75--) {
                                                /* reg get i2c1->cr1:  */
                                                ;
                                                
                                                uint16_t n_r76 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
                                                
                                                if ((bool) (0 == (uint8_t) (uint16_t) ((uint16_t) (n_r76 >> (uint16_t) 9U) & (uint16_t) 1U))) {
                                                    break;
                                                }
                                            }
                                            
                                            uint16_t n_r77 = ivory_hw_io_read_u16((uint32_t) 1073763348U);
                                            
                                            /* reg modify i2c1->sr1: clearBit i2c_sr1_smbalert, clearBit i2c_sr1_timeout, clearBit i2c_sr1_pecerr, clearBit i2c_sr1_ovr, clearBit i2c_sr1_af, clearBit i2c_sr1_arlo, clearBit i2c_sr1_berr, clearBit i2c_sr1_txe, clearBit i2c_sr1_rxne, clearBit i2c_sr1_stopf, clearBit i2c_sr1_add10, clearBit i2c_sr1_btf, clearBit i2c_sr1_addr, clearBit i2c_sr1_sb */
                                            ;
                                            
                                            uint16_t n_cse589 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 8U);
                                            uint16_t n_cse590 = (uint16_t) ~n_cse557;
                                            uint16_t n_cse592 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 10U);
                                            
                                            ivory_hw_io_write_u16((uint32_t) 1073763348U, (uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ~(uint16_t) ((uint16_t) 1U << 0) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 1U)) &
                                                                                                                                                                                                                                                      (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 2U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 3U)) &
                                                                                                                                                                                                                              (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 4U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 6U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 7U)) &
                                                                                                                                                                                          n_cse589) & n_cse590) & n_cse592) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 11U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 12U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U <<
                                                                                                                                                                                                                                                                                                                                                                              (uint16_t) 14U)) &
                                                                                                                  (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 15U)) & n_r77));
                                            
                                            uint16_t n_r78 = ivory_hw_io_read_u16((uint32_t) 1073763332U);
                                            
                                            /* reg modify i2c1->cr2: clearBit i2c_cr2_itbufen, clearBit i2c_cr2_itevten, clearBit i2c_cr2_iterren */
                                            ;
                                            ivory_hw_io_write_u16((uint32_t) 1073763332U, (uint16_t) ((uint16_t) ((uint16_t) (n_cse589 & n_cse590) & n_cse592) & n_r78));
                                            
                                            uint8_t n_deref79 = i2c1_driverstate;
                                            
                                            if ((bool) (0 != n_deref79)) {
                                                i2c1_driverstate = (uint8_t) 0U;
                                                i2c1_resbuffer.resultcode = (uint8_t) 0U;
                                                i2c1_error_run = (uint32_t) 0U;
                                                emitter_i2c1_event_irq_chan_2(&i2c1_resbuffer);
                                            }
                                        }
                                    }
                                } else {
                                    if ((bool) (0 == n_deref1)) {
                                        /* i2cInactive */
                                        ;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    if ((bool) (0 != n_deref1)) {
        uint16_t n_r81 = ivory_hw_io_read_u16((uint32_t) 1073763332U);
        
        /* reg modify i2c1->cr2: setBit i2c_cr2_itbufen, setBit i2c_cr2_itevten, setBit i2c_cr2_iterren */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763332U, (uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) 1U << (uint16_t) 8U) | (uint16_t) ((uint16_t) 1U << (uint16_t) 9U)) | (uint16_t) ((uint16_t) 1U << (uint16_t) 10U)) | n_r81));
    } else {
        uint16_t n_r82 = ivory_hw_io_read_u16((uint32_t) 1073763332U);
        
        /* reg modify i2c1->cr2: clearBit i2c_cr2_itbufen, clearBit i2c_cr2_itevten, clearBit i2c_cr2_iterren */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763332U, (uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 8U) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 9U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 10U)) & n_r82));
    }
    /* reg set nvic_iser0: setBit nvic_iser_setena.[31] */
    ivory_hw_io_write_u32((uint32_t) 3758153984U, (uint32_t) ((uint32_t) 1U << (uint32_t) 31U));
}

void callback_i2c1_request(const struct i2c_transaction_request *n_var0)
{
    bool n_deref0 = i2c1_ready_sent;
    uint8_t n_deref1 = i2c1_driverstate;
    
    if ((bool) (n_deref0 && (bool) (0 == n_deref1))) {
        /* reg get i2c1->cr1:  */
        ;
        
        uint16_t n_r2 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
        
        if ((bool) ((bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (n_r2 >> (uint16_t) 8U) & (uint16_t) 1U)) || (bool) (0 != (uint8_t) (uint16_t) ((uint16_t) (n_r2 >> (uint16_t) 9U) & (uint16_t) 1U)))) {
            uint32_t n_deref3 = i2c1_error_run;
            
            i2c1_error_run = (uint32_t) ((uint32_t) 1U + n_deref3);
            
            uint16_t n_r4 = ivory_hw_io_read_u16((uint32_t) 1073763348U);
            
            /* reg modify i2c1->sr1: clearBit i2c_sr1_smbalert, clearBit i2c_sr1_timeout, clearBit i2c_sr1_pecerr, clearBit i2c_sr1_ovr, clearBit i2c_sr1_af, clearBit i2c_sr1_arlo, clearBit i2c_sr1_berr, clearBit i2c_sr1_txe, clearBit i2c_sr1_rxne, clearBit i2c_sr1_stopf, clearBit i2c_sr1_add10, clearBit i2c_sr1_btf, clearBit i2c_sr1_addr, clearBit i2c_sr1_sb */
            ;
            
            uint16_t n_cse31 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 10U);
            uint16_t n_cse34 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 9U);
            uint16_t n_cse37 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 8U);
            
            ivory_hw_io_write_u16((uint32_t) 1073763348U, (uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) (n_r4 & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 15U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 14U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U <<
                                                                                                                                                                                                                                                                                                                                                                                         (uint16_t) 12U)) &
                                                                                                                                                                                              (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 11U)) & n_cse31) & n_cse34) & n_cse37) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 7U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 6U)) &
                                                                                                                      (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 4U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 3U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 2U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 1U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << 0)));
            
            uint16_t n_r5 = ivory_hw_io_read_u16((uint32_t) 1073763332U);
            
            /* reg modify i2c1->cr2: clearBit i2c_cr2_itbufen, clearBit i2c_cr2_itevten, clearBit i2c_cr2_iterren */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763332U, (uint16_t) ((uint16_t) ((uint16_t) (n_cse37 & n_cse34) & n_cse31) & n_r5));
            
            uint8_t n_deref6 = i2c1_driverstate;
            
            i2c1_driverstate = (uint8_t) 0U;
            i2c1_resbuffer.resultcode = (uint8_t) 1U;
            
            uint32_t n_deref7 = i2c1_error_run;
            
            i2c1_error_run = (uint32_t) ((uint32_t) 1U + n_deref7);
            emitter_i2c1_request_chan_2(&i2c1_resbuffer);
        } else {
            /* reg set i2c1->cr1: setBit i2c_cr1_pe */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) ((uint16_t) 1U << 0));
            i2c1_driverstate = (uint8_t) 1U;
            i2c1_reqbuffer = *n_var0;
            i2c1_reqbufferpos = (int32_t) 0;
            i2c1_resbufferpos = (int32_t) 0;
            
            int64_t n_r8 = tower_get_time();
            
            i2c1_last_event = n_r8;
            
            uint16_t n_r9 = ivory_hw_io_read_u16((uint32_t) 1073763332U);
            
            /* reg modify i2c1->cr2: setBit i2c_cr2_itbufen, setBit i2c_cr2_itevten, setBit i2c_cr2_iterren */
            ;
            
            uint16_t n_cse73 = (uint16_t) ((uint16_t) 1U << (uint16_t) 8U);
            
            ivory_hw_io_write_u16((uint32_t) 1073763332U, (uint16_t) ((uint16_t) ((uint16_t) (n_cse73 | (uint16_t) ((uint16_t) 1U << (uint16_t) 9U)) | (uint16_t) ((uint16_t) 1U << (uint16_t) 10U)) | n_r9));
            
            uint16_t n_r10 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
            
            /* reg modify i2c1->cr1: setBit i2c_cr1_start */
            ;
            ivory_hw_io_write_u16((uint32_t) 1073763328U, (uint16_t) (n_cse73 | n_r10));
            for (int32_t n_ix11 = (int32_t) 14; n_ix11 >= (int32_t) 0; n_ix11--) {
                /* reg get i2c1->cr1:  */
                ;
                
                uint16_t n_r12 = ivory_hw_io_read_u16((uint32_t) 1073763328U);
                
                if ((bool) (0 == (uint8_t) (uint16_t) ((uint16_t) (n_r12 >> (uint16_t) 8U) & (uint16_t) 1U))) {
                    break;
                }
            }
        }
    } else {
        uint32_t n_deref13 = i2c1_invalid_request;
        
        i2c1_invalid_request = (uint32_t) ((uint32_t) 1U + n_deref13);
        
        uint16_t n_r14 = ivory_hw_io_read_u16((uint32_t) 1073763348U);
        
        /* reg modify i2c1->sr1: clearBit i2c_sr1_smbalert, clearBit i2c_sr1_timeout, clearBit i2c_sr1_pecerr, clearBit i2c_sr1_ovr, clearBit i2c_sr1_af, clearBit i2c_sr1_arlo, clearBit i2c_sr1_berr, clearBit i2c_sr1_txe, clearBit i2c_sr1_rxne, clearBit i2c_sr1_stopf, clearBit i2c_sr1_add10, clearBit i2c_sr1_btf, clearBit i2c_sr1_addr, clearBit i2c_sr1_sb */
        ;
        
        uint16_t n_cse112 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 8U);
        uint16_t n_cse114 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 9U);
        uint16_t n_cse116 = (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 10U);
        
        ivory_hw_io_write_u16((uint32_t) 1073763348U, (uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ((uint16_t) ~(uint16_t) ((uint16_t) 1U << 0) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 1U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 2U)) &
                                                                                                                                                                                                      (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 3U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 4U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 6U)) &
                                                                                                                                                                  (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 7U)) & n_cse112) & n_cse114) & n_cse116) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 11U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 12U)) &
                                                                                          (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 14U)) & (uint16_t) ~(uint16_t) ((uint16_t) 1U << (uint16_t) 15U)) & n_r14));
        
        uint16_t n_r15 = ivory_hw_io_read_u16((uint32_t) 1073763332U);
        
        /* reg modify i2c1->cr2: clearBit i2c_cr2_itbufen, clearBit i2c_cr2_itevten, clearBit i2c_cr2_iterren */
        ;
        ivory_hw_io_write_u16((uint32_t) 1073763332U, (uint16_t) ((uint16_t) ((uint16_t) (n_cse112 & n_cse114) & n_cse116) & n_r15));
        
        uint8_t n_deref16 = i2c1_driverstate;
        
        i2c1_driverstate = (uint8_t) 0U;
        i2c1_resbuffer.resultcode = (uint8_t) 1U;
        
        uint32_t n_deref17 = i2c1_error_run;
        
        i2c1_error_run = (uint32_t) ((uint32_t) 1U + n_deref17);
        emitter_i2c1_request_chan_2(&i2c1_resbuffer);
    }
}
