#! /mingw64/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1391-gd480c4d7d)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_0000024dfdfd7d90 .scope module, "bench" "bench" 2 1;
 .timescale 0 0;
v0000024dfe032300_0 .var "addr", 31 0;
v0000024dfe032080_0 .var "axi_lite_awaddr", 31 0;
v0000024dfe032940_0 .net "axi_lite_awready", 0 0, v0000024dfdf66ae0_0;  1 drivers
v0000024dfe032440_0 .var "axi_lite_awvalid", 0 0;
v0000024dfe0324e0_0 .var "axi_lite_bready", 0 0;
v0000024dfe032620_0 .net "axi_lite_bresp", 1 0, v0000024dfe032f80_0;  1 drivers
v0000024dfe0321c0_0 .net "axi_lite_bvalid", 0 0, v0000024dfe032580_0;  1 drivers
v0000024dfe0329e0_0 .var "axi_lite_wdata", 31 0;
v0000024dfe032a80_0 .net "axi_lite_wready", 0 0, v0000024dfe0323a0_0;  1 drivers
v0000024dfe033d10_0 .var "axi_lite_wvalid", 0 0;
v0000024dfe033310_0 .var "clk", 0 0;
v0000024dfe0333b0_0 .var "data", 31 0;
v0000024dfe034670_0 .var "errno", 1 0;
v0000024dfe034b70_0 .net "pwm", 0 0, v0000024dfdfce550_0;  1 drivers
v0000024dfe033b30_0 .var "rstn", 0 0;
E_0000024dfdfa8790 .event "write_reg";
E_0000024dfdfa8710 .event "init";
S_0000024dfdfd7f20 .scope module, "axi_lite_pwm_inst" "axi_lite_pwm" 2 26, 3 1 0, S_0000024dfdfd7d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "axi_lite_aclk";
    .port_info 1 /INPUT 1 "axi_lite_aresetn";
    .port_info 2 /OUTPUT 1 "pwm";
    .port_info 3 /INPUT 32 "axi_lite_awaddr";
    .port_info 4 /INPUT 1 "axi_lite_awvalid";
    .port_info 5 /OUTPUT 1 "axi_lite_awready";
    .port_info 6 /INPUT 32 "axi_lite_wdata";
    .port_info 7 /INPUT 1 "axi_lite_wvalid";
    .port_info 8 /OUTPUT 1 "axi_lite_wready";
    .port_info 9 /OUTPUT 2 "axi_lite_bresp";
    .port_info 10 /OUTPUT 1 "axi_lite_bvalid";
    .port_info 11 /INPUT 1 "axi_lite_bready";
P_0000024dfdfd80b0 .param/l "STATE_CALC" 0 3 28, C4<00000101>;
P_0000024dfdfd80e8 .param/l "STATE_IDEL" 0 3 25, C4<00000001>;
P_0000024dfdfd8120 .param/l "STATE_RESET" 0 3 24, C4<00000000>;
P_0000024dfdfd8158 .param/l "STATE_RESP" 0 3 29, C4<00000110>;
P_0000024dfdfd8190 .param/l "STATE_WRITE_BUF" 0 3 27, C4<00000100>;
P_0000024dfdfd81c8 .param/l "STATE_WRITE_REG" 0 3 26, C4<00000011>;
v0000024dfdf66860_0 .var "addr_buf", 31 0;
v0000024dfdf66900_0 .net "axi_lite_aclk", 0 0, v0000024dfe033310_0;  1 drivers
v0000024dfdf669a0_0 .net "axi_lite_aresetn", 0 0, v0000024dfe033b30_0;  1 drivers
v0000024dfdf66a40_0 .net "axi_lite_awaddr", 31 0, v0000024dfe032080_0;  1 drivers
v0000024dfdf66ae0_0 .var "axi_lite_awready", 0 0;
v0000024dfdfb3ec0_0 .net "axi_lite_awvalid", 0 0, v0000024dfe032440_0;  1 drivers
v0000024dfdfb3f60_0 .net "axi_lite_bready", 0 0, v0000024dfe0324e0_0;  1 drivers
v0000024dfe032f80_0 .var "axi_lite_bresp", 1 0;
v0000024dfe032580_0 .var "axi_lite_bvalid", 0 0;
v0000024dfe0326c0_0 .net "axi_lite_wdata", 31 0, v0000024dfe0329e0_0;  1 drivers
v0000024dfe0323a0_0 .var "axi_lite_wready", 0 0;
v0000024dfe032b20_0 .net "axi_lite_wvalid", 0 0, v0000024dfe033d10_0;  1 drivers
v0000024dfe032760_0 .var "clk_freq_base", 31 0;
v0000024dfe032d00_0 .var "clk_freq_coefficient", 31 0;
v0000024dfe032bc0_0 .var "cycle", 31 0;
v0000024dfe032260_0 .var "data_buf", 31 0;
v0000024dfe032800_0 .var "duty", 31 0;
v0000024dfe032ee0_0 .var "high_level_cycle", 31 0;
v0000024dfe032c60_0 .net "pwm", 0 0, v0000024dfdfce550_0;  alias, 1 drivers
v0000024dfe0328a0_0 .var "pwm_frequence", 31 0;
v0000024dfe032120_0 .var "resp_buf", 1 0;
v0000024dfe032da0_0 .var "state", 7 0;
v0000024dfe032e40_0 .var "state_next", 7 0;
E_0000024dfdfa83d0/0 .event anyedge, v0000024dfe032da0_0, v0000024dfdfb3ec0_0, v0000024dfdf66a40_0, v0000024dfe032b20_0;
E_0000024dfdfa83d0/1 .event anyedge, v0000024dfe0326c0_0, v0000024dfdf66860_0, v0000024dfe032260_0, v0000024dfe032760_0;
E_0000024dfdfa83d0/2 .event anyedge, v0000024dfe032d00_0, v0000024dfe0328a0_0, v0000024dfdfce410_0, v0000024dfe032800_0;
E_0000024dfdfa83d0/3 .event anyedge, v0000024dfdfb3f60_0, v0000024dfe032120_0;
E_0000024dfdfa83d0 .event/or E_0000024dfdfa83d0/0, E_0000024dfdfa83d0/1, E_0000024dfdfa83d0/2, E_0000024dfdfa83d0/3;
E_0000024dfdfa8890/0 .event anyedge, v0000024dfe032da0_0, v0000024dfdfb3ec0_0, v0000024dfe032b20_0, v0000024dfe032760_0;
E_0000024dfdfa8890/1 .event anyedge, v0000024dfe032d00_0, v0000024dfe0328a0_0, v0000024dfe032800_0, v0000024dfdfb3f60_0;
E_0000024dfdfa8890 .event/or E_0000024dfdfa8890/0, E_0000024dfdfa8890/1;
S_0000024dfdfce280 .scope module, "pwm_core_inst" "pwm_core" 3 107, 4 1 0, S_0000024dfdfd7f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rstn";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "pwm";
    .port_info 3 /INPUT 32 "cycle";
    .port_info 4 /INPUT 32 "high_level_cycle";
v0000024dfdfaa660_0 .net "clk", 0 0, v0000024dfe033310_0;  alias, 1 drivers
v0000024dfdfce410_0 .net "cycle", 31 0, v0000024dfe032bc0_0;  1 drivers
v0000024dfdfce4b0_0 .net "high_level_cycle", 31 0, v0000024dfe032ee0_0;  1 drivers
v0000024dfdfce550_0 .var "pwm", 0 0;
v0000024dfdf66720_0 .var "pwm_counter", 31 0;
v0000024dfdf667c0_0 .net "rstn", 0 0, v0000024dfe033b30_0;  alias, 1 drivers
E_0000024dfdfa82d0 .event anyedge, v0000024dfdf667c0_0, v0000024dfdf66720_0, v0000024dfdfce4b0_0;
E_0000024dfdfa8090 .event posedge, v0000024dfdfaa660_0;
    .scope S_0000024dfdfce280;
T_0 ;
    %wait E_0000024dfdfa8090;
    %load/vec4 v0000024dfdf667c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024dfdf66720_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024dfdf66720_0;
    %load/vec4 v0000024dfdfce410_0;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v0000024dfdf66720_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024dfdf66720_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024dfdf66720_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024dfdfce280;
T_1 ;
    %wait E_0000024dfdfa82d0;
    %load/vec4 v0000024dfdf667c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024dfdfce550_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024dfdf66720_0;
    %load/vec4 v0000024dfdfce4b0_0;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_1.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024dfdfce550_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024dfdfce550_0, 0, 1;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000024dfdfd7f20;
T_2 ;
    %wait E_0000024dfdfa8090;
    %load/vec4 v0000024dfdf669a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000024dfe032da0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000024dfe032e40_0;
    %assign/vec4 v0000024dfe032da0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024dfdfd7f20;
T_3 ;
    %wait E_0000024dfdfa8890;
    %load/vec4 v0000024dfe032da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000024dfe032e40_0, 0, 8;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0000024dfdfb3ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000024dfe032e40_0, 0, 8;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000024dfe032e40_0, 0, 8;
T_3.9 ;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0000024dfe032b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000024dfe032e40_0, 0, 8;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000024dfe032e40_0, 0, 8;
T_3.11 ;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0000024dfe032760_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_3.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024dfe032d00_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_3.16;
    %jmp/1 T_3.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024dfe0328a0_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_3.15;
    %jmp/1 T_3.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000024dfe032800_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_3.14;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000024dfe032e40_0, 0, 8;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000024dfe032e40_0, 0, 8;
T_3.13 ;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0000024dfe032e40_0, 0, 8;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0000024dfdfb3f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000024dfe032e40_0, 0, 8;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0000024dfe032e40_0, 0, 8;
T_3.18 ;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024dfdfd7f20;
T_4 ;
    %wait E_0000024dfdfa83d0;
    %load/vec4 v0000024dfe032da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024dfdf66ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024dfe0323a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024dfe032580_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024dfe032f80_0, 0, 2;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000024dfe032bc0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000024dfe032ee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024dfdf66860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024dfe032260_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024dfe032120_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024dfe032760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024dfe032d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024dfe0328a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024dfe032800_0, 0, 32;
    %jmp T_4.7;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024dfdf66ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024dfe0323a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024dfe032580_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024dfe032f80_0, 0, 2;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000024dfe032bc0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000024dfe032ee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024dfdf66860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024dfe032260_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024dfe032120_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024dfe032760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024dfe032d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024dfe0328a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024dfe032800_0, 0, 32;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024dfdf66ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024dfe0323a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024dfe032580_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024dfe032f80_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024dfe032260_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024dfe032120_0, 0, 2;
    %load/vec4 v0000024dfdfb3ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0000024dfdf66a40_0;
    %store/vec4 v0000024dfdf66860_0, 0, 32;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024dfdf66860_0, 0, 32;
T_4.9 ;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024dfdf66ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024dfe0323a0_0, 0, 1;
    %load/vec4 v0000024dfe032b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0000024dfe0326c0_0;
    %store/vec4 v0000024dfe032260_0, 0, 32;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024dfe032260_0, 0, 32;
T_4.11 ;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0000024dfdf66860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024dfe032120_0, 0, 2;
    %jmp T_4.17;
T_4.12 ;
    %load/vec4 v0000024dfe032260_0;
    %store/vec4 v0000024dfe032760_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024dfe032120_0, 0, 2;
    %jmp T_4.17;
T_4.13 ;
    %load/vec4 v0000024dfe032260_0;
    %store/vec4 v0000024dfe032d00_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024dfe032120_0, 0, 2;
    %jmp T_4.17;
T_4.14 ;
    %load/vec4 v0000024dfe032260_0;
    %store/vec4 v0000024dfe0328a0_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024dfe032120_0, 0, 2;
    %jmp T_4.17;
T_4.15 ;
    %load/vec4 v0000024dfe032260_0;
    %store/vec4 v0000024dfe032800_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024dfe032120_0, 0, 2;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0000024dfe032760_0;
    %ix/getv 4, v0000024dfe032d00_0;
    %shiftl 4;
    %load/vec4 v0000024dfe0328a0_0;
    %div;
    %store/vec4 v0000024dfe032bc0_0, 0, 32;
    %load/vec4 v0000024dfe032bc0_0;
    %muli 100, 0, 32;
    %load/vec4 v0000024dfe032800_0;
    %div;
    %store/vec4 v0000024dfe032ee0_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0000024dfdfb3f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %load/vec4 v0000024dfe032120_0;
    %store/vec4 v0000024dfe032f80_0, 0, 2;
    %jmp T_4.19;
T_4.18 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024dfe032f80_0, 0, 2;
T_4.19 ;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000024dfdfd7d90;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024dfe033310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024dfe033b30_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000024dfdfd7d90;
T_6 ;
    %vpi_call 2 4 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 5 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000024dfdfd7d90;
T_7 ;
    %delay 1, 0;
    %load/vec4 v0000024dfe033310_0;
    %inv;
    %store/vec4 v0000024dfe033310_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024dfdfd7d90;
T_8 ;
    %wait E_0000024dfdfa8710;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024dfe032080_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024dfe032440_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024dfe0329e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024dfe033d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024dfe0324e0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000024dfdfd7d90;
T_9 ;
    %wait E_0000024dfdfa8790;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024dfe034670_0, 0, 2;
    %delay 10, 0;
    %load/vec4 v0000024dfe032940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000024dfe032300_0;
    %store/vec4 v0000024dfe032080_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024dfe032440_0, 0, 1;
T_9.0 ;
    %delay 2, 0;
    %event E_0000024dfdfa8710;
    %delay 10, 0;
    %load/vec4 v0000024dfe032a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000024dfe0333b0_0;
    %store/vec4 v0000024dfe0329e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024dfe033d10_0, 0, 1;
T_9.2 ;
    %delay 2, 0;
    %event E_0000024dfdfa8710;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024dfe0324e0_0, 0, 1;
    %load/vec4 v0000024dfe0321c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0000024dfe032620_0;
    %store/vec4 v0000024dfe034670_0, 0, 2;
T_9.4 ;
    %delay 2, 0;
    %event E_0000024dfdfa8710;
    %jmp T_9;
    .thread T_9;
    .scope S_0000024dfdfd7d90;
T_10 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024dfe033b30_0, 0, 1;
    %event E_0000024dfdfa8710;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024dfe033b30_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024dfe032300_0, 0, 32;
    %pushi/vec4 48828125, 0, 32;
    %store/vec4 v0000024dfe0333b0_0, 0, 32;
    %event E_0000024dfdfa8790;
    %delay 1000, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000024dfe032300_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000024dfe0333b0_0, 0, 32;
    %event E_0000024dfdfa8790;
    %delay 1000, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000024dfe032300_0, 0, 32;
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0000024dfe0333b0_0, 0, 32;
    %event E_0000024dfdfa8790;
    %delay 1000, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000024dfe032300_0, 0, 32;
    %pushi/vec4 5000, 0, 32;
    %store/vec4 v0000024dfe0333b0_0, 0, 32;
    %event E_0000024dfdfa8790;
    %delay 10000, 0;
    %vpi_call 2 111 "$stop" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "bench.v";
    "axi_lite_pwm.v";
    "pwm_core.v";
