Loading plugins phase: Elapsed time ==> 1s.410ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p \\Mac\Home\Documents\Psoc_Creator\EkiaDoroti\Principal.cydsn\Principal.cyprj -d CY8C5287AXI-LP095 -s \\Mac\Home\Documents\Psoc_Creator\EkiaDoroti\Principal.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 14s.186ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.656ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Principal.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\Psoc_Creator\EkiaDoroti\Principal.cydsn\Principal.cyprj -dcpsoc3 Principal.v -verilog
======================================================================

======================================================================
Compiling:  Principal.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\Psoc_Creator\EkiaDoroti\Principal.cydsn\Principal.cyprj -dcpsoc3 Principal.v -verilog
======================================================================

======================================================================
Compiling:  Principal.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\Psoc_Creator\EkiaDoroti\Principal.cydsn\Principal.cyprj -dcpsoc3 -verilog Principal.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Aug 21 23:58:22 2023


======================================================================
Compiling:  Principal.v
Program  :   vpp
Options  :    -yv2 -q10 Principal.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Aug 21 23:58:22 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Principal.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Principal.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\Psoc_Creator\EkiaDoroti\Principal.cydsn\Principal.cyprj -dcpsoc3 -verilog Principal.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Aug 21 23:58:23 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\Mac\Home\Documents\Psoc_Creator\EkiaDoroti\Principal.cydsn\codegentemp\Principal.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking '\\Mac\Home\Documents\Psoc_Creator\EkiaDoroti\Principal.cydsn\codegentemp\Principal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Principal.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\Psoc_Creator\EkiaDoroti\Principal.cydsn\Principal.cyprj -dcpsoc3 -verilog Principal.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Aug 21 23:58:25 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\Mac\Home\Documents\Psoc_Creator\EkiaDoroti\Principal.cydsn\codegentemp\Principal.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking '\\Mac\Home\Documents\Psoc_Creator\EkiaDoroti\Principal.cydsn\codegentemp\Principal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_5314
	Net_5311
	\PWM_Led:Net_114\
	Net_3183
	\ADC_Vending:Net_221\
	\ADC_Vending:Net_383\
	\BusPrincipal:udb_clk\
	Net_2454
	\BusPrincipal:Net_973\
	Net_2455
	\BusPrincipal:Net_974\
	\BusPrincipal:timeout_clk\
	Net_2460
	\BusPrincipal:Net_975\
	Net_5014
	Net_5015
	\FINGER:BUART:reset_sr\
	Net_6053
	\FINGER:BUART:sRX:s23Poll:MODULE_7:g2:a0:b_1\
	\FINGER:BUART:sRX:s23Poll:MODULE_7:g2:a0:b_0\
	\FINGER:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	\FINGER:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\
	Net_6048
	\FINGER:BUART:sRX:MODULE_10:g2:a0:gta_0\
	\FINGER:BUART:sRX:MODULE_11:g1:a0:gx:u0:albi_1\
	\FINGER:BUART:sRX:MODULE_11:g1:a0:gx:u0:agbi_1\
	\FINGER:BUART:sRX:MODULE_11:g1:a0:gx:u0:lt_0\
	\FINGER:BUART:sRX:MODULE_11:g1:a0:gx:u0:gt_0\
	\FINGER:BUART:sRX:MODULE_11:g1:a0:gx:u0:lti_0\
	\FINGER:BUART:sRX:MODULE_11:g1:a0:gx:u0:gti_0\
	\FINGER:BUART:sRX:MODULE_11:g1:a0:gx:u0:albi_0\
	\FINGER:BUART:sRX:MODULE_11:g1:a0:gx:u0:agbi_0\
	\FINGER:BUART:sRX:MODULE_11:g1:a0:xeq\
	\FINGER:BUART:sRX:MODULE_11:g1:a0:xlt\
	\FINGER:BUART:sRX:MODULE_11:g1:a0:xlte\
	\FINGER:BUART:sRX:MODULE_11:g1:a0:xgt\
	\FINGER:BUART:sRX:MODULE_11:g1:a0:xgte\
	\FINGER:BUART:sRX:MODULE_11:lt\
	\FINGER:BUART:sRX:MODULE_11:eq\
	\FINGER:BUART:sRX:MODULE_11:gt\
	\FINGER:BUART:sRX:MODULE_11:gte\
	\FINGER:BUART:sRX:MODULE_11:lte\
	\memoriaSD:SPI0:BSPIM:mosi_after_ld\
	\memoriaSD:SPI0:BSPIM:so_send\
	\memoriaSD:SPI0:BSPIM:mosi_cpha_1\
	\memoriaSD:SPI0:BSPIM:pre_mosi\
	\memoriaSD:SPI0:BSPIM:dpcounter_zero\
	\memoriaSD:SPI0:BSPIM:control_7\
	\memoriaSD:SPI0:BSPIM:control_6\
	\memoriaSD:SPI0:BSPIM:control_5\
	\memoriaSD:SPI0:BSPIM:control_4\
	\memoriaSD:SPI0:BSPIM:control_3\
	\memoriaSD:SPI0:BSPIM:control_2\
	\memoriaSD:SPI0:BSPIM:control_1\
	\memoriaSD:SPI0:BSPIM:control_0\
	\memoriaSD:SPI0:Net_253\
	\memoriaSD:Net_2\
	\HMI:UART:BUART:reset_sr\
	\HMI:UART:BUART:rx_bitclk_pre16x\
	\HMI:UART:BUART:rx_count7_bit8_wire\
	\HMI:Net_12\
	\HMI:UART:BUART:sRX:MODULE_1:g2:a0:gta_0\
	\HMI:UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_1\
	\HMI:UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_1\
	\HMI:UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:lt_0\
	\HMI:UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:gt_0\
	\HMI:UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:lti_0\
	\HMI:UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:gti_0\
	\HMI:UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_0\
	\HMI:UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_0\
	\HMI:UART:BUART:sRX:MODULE_2:g1:a0:xeq\
	\HMI:UART:BUART:sRX:MODULE_2:g1:a0:xlt\
	\HMI:UART:BUART:sRX:MODULE_2:g1:a0:xlte\
	\HMI:UART:BUART:sRX:MODULE_2:g1:a0:xgt\
	\HMI:UART:BUART:sRX:MODULE_2:g1:a0:xgte\
	\HMI:UART:BUART:sRX:MODULE_2:lt\
	\HMI:UART:BUART:sRX:MODULE_2:eq\
	\HMI:UART:BUART:sRX:MODULE_2:gt\
	\HMI:UART:BUART:sRX:MODULE_2:gte\
	\HMI:UART:BUART:sRX:MODULE_2:lte\
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\MDB:UART:BUART:reset_sr\
	\MDB:Net_31\
	\MDB:UART:BUART:rx_bitclk_pre16x\
	\MDB:UART:BUART:rx_count7_bit8_wire\
	\MDB:Net_29\
	\MDB:UART:BUART:sRX:MODULE_3:g2:a0:gta_0\
	\MDB:UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_1\
	\MDB:UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_1\
	\MDB:UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:lt_0\
	\MDB:UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:gt_0\
	\MDB:UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:lti_0\
	\MDB:UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:gti_0\
	\MDB:UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_0\
	\MDB:UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_0\
	\MDB:UART:BUART:sRX:MODULE_4:g1:a0:xeq\
	\MDB:UART:BUART:sRX:MODULE_4:g1:a0:xlt\
	\MDB:UART:BUART:sRX:MODULE_4:g1:a0:xlte\
	\MDB:UART:BUART:sRX:MODULE_4:g1:a0:xgt\
	\MDB:UART:BUART:sRX:MODULE_4:g1:a0:xgte\
	\MDB:UART:BUART:sRX:MODULE_4:lt\
	\MDB:UART:BUART:sRX:MODULE_4:eq\
	\MDB:UART:BUART:sRX:MODULE_4:gt\
	\MDB:UART:BUART:sRX:MODULE_4:gte\
	\MDB:UART:BUART:sRX:MODULE_4:lte\
	Net_5324
	Net_5321
	\BuzzerPWM:Net_114\
	\SIM800L:SIM:BUART:reset_sr\
	\SIM800L:SIM:BUART:rx_bitclk_pre16x\
	\SIM800L:SIM:BUART:rx_count7_bit8_wire\
	\SIM800L:Net_23\
	\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:xeq\
	\SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:xlt\
	\SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:xlte\
	\SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:xgt\
	\SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:xgte\
	\SIM800L:SIM:BUART:sRX:MODULE_6:lt\
	\SIM800L:SIM:BUART:sRX:MODULE_6:eq\
	\SIM800L:SIM:BUART:sRX:MODULE_6:gt\
	\SIM800L:SIM:BUART:sRX:MODULE_6:gte\
	\SIM800L:SIM:BUART:sRX:MODULE_6:lte\
	\SIM800L:Net_13\
	\SIM800L:Net_14\
	\SIM800L:Net_16\
	\SIM800L:Net_17\
	\SIM800L:Net_18\
	\SIM800L:Net_19\


Deleted 152 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LED_USB_net_0
Aliasing tmpOE__SIM_ON_1_net_0 to tmpOE__LED_USB_net_0
Aliasing tmpOE__LED_ext_net_0 to tmpOE__LED_USB_net_0
Aliasing \PWM_Led:Net_113\ to tmpOE__LED_USB_net_0
Aliasing Net_7 to zero
Aliasing tmpOE__LED_DEBUG_net_0 to tmpOE__LED_USB_net_0
Aliasing tmpOE__LED_ERROR_net_0 to tmpOE__LED_USB_net_0
Aliasing tmpOE__Wifi_In_net_0 to tmpOE__LED_USB_net_0
Aliasing tmpOE__Wifi_Out_net_0 to tmpOE__LED_USB_net_0
Aliasing tmpOE__Buzzer_net_0 to tmpOE__LED_USB_net_0
Aliasing tmpOE__SIM_ON_2_net_0 to tmpOE__LED_USB_net_0
Aliasing tmpOE__Ventilador_net_0 to tmpOE__LED_USB_net_0
Aliasing tmpOE__NRF_ON_net_0 to tmpOE__LED_USB_net_0
Aliasing tmpOE__NFC_ON_net_0 to tmpOE__LED_USB_net_0
Aliasing \ADC_Vending:vp_ctl_0\ to zero
Aliasing \ADC_Vending:vp_ctl_2\ to zero
Aliasing \ADC_Vending:vn_ctl_1\ to zero
Aliasing \ADC_Vending:vn_ctl_3\ to zero
Aliasing \ADC_Vending:vp_ctl_1\ to zero
Aliasing \ADC_Vending:vp_ctl_3\ to zero
Aliasing \ADC_Vending:vn_ctl_0\ to zero
Aliasing \ADC_Vending:vn_ctl_2\ to zero
Aliasing \ADC_Vending:soc\ to zero
Aliasing tmpOE__VtagUSB_net_0 to tmpOE__LED_USB_net_0
Aliasing tmpOE__SIM_PinReset_net_0 to tmpOE__LED_USB_net_0
Aliasing \BusPrincipal:Net_969\ to tmpOE__LED_USB_net_0
Aliasing \BusPrincipal:Net_968\ to tmpOE__LED_USB_net_0
Aliasing tmpOE__Bus_SCL_net_0 to tmpOE__LED_USB_net_0
Aliasing tmpOE__Bus_SDA_net_0 to tmpOE__LED_USB_net_0
Aliasing Net_1999 to zero
Aliasing \FINGER:BUART:tx_hd_send_break\ to zero
Aliasing \FINGER:BUART:HalfDuplexSend\ to zero
Aliasing \FINGER:BUART:FinalParityType_1\ to zero
Aliasing \FINGER:BUART:FinalParityType_0\ to zero
Aliasing \FINGER:BUART:FinalAddrMode_2\ to zero
Aliasing \FINGER:BUART:FinalAddrMode_1\ to zero
Aliasing \FINGER:BUART:FinalAddrMode_0\ to zero
Aliasing \FINGER:BUART:tx_ctrl_mark\ to zero
Aliasing \FINGER:BUART:tx_status_6\ to zero
Aliasing \FINGER:BUART:tx_status_5\ to zero
Aliasing \FINGER:BUART:tx_status_4\ to zero
Aliasing \FINGER:BUART:rx_count7_bit8_wire\ to zero
Aliasing \FINGER:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_USB_net_0
Aliasing \FINGER:BUART:sRX:s23Poll:MODIN5_1\ to \FINGER:BUART:sRX:s23Poll:MODIN4_1\
Aliasing \FINGER:BUART:sRX:s23Poll:MODIN5_0\ to \FINGER:BUART:sRX:s23Poll:MODIN4_0\
Aliasing \FINGER:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to zero
Aliasing \FINGER:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to tmpOE__LED_USB_net_0
Aliasing \FINGER:BUART:sRX:s23Poll:MODIN6_1\ to \FINGER:BUART:sRX:s23Poll:MODIN4_1\
Aliasing \FINGER:BUART:sRX:s23Poll:MODIN6_0\ to \FINGER:BUART:sRX:s23Poll:MODIN4_0\
Aliasing \FINGER:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ to tmpOE__LED_USB_net_0
Aliasing \FINGER:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \FINGER:BUART:rx_status_1\ to zero
Aliasing \FINGER:BUART:sRX:MODULE_10:g2:a0:newa_6\ to zero
Aliasing \FINGER:BUART:sRX:MODULE_10:g2:a0:newa_5\ to zero
Aliasing \FINGER:BUART:sRX:MODULE_10:g2:a0:newa_4\ to zero
Aliasing \FINGER:BUART:sRX:MODULE_10:g2:a0:newb_6\ to zero
Aliasing \FINGER:BUART:sRX:MODULE_10:g2:a0:newb_5\ to zero
Aliasing \FINGER:BUART:sRX:MODULE_10:g2:a0:newb_4\ to zero
Aliasing \FINGER:BUART:sRX:MODULE_10:g2:a0:newb_3\ to zero
Aliasing \FINGER:BUART:sRX:MODULE_10:g2:a0:newb_2\ to tmpOE__LED_USB_net_0
Aliasing \FINGER:BUART:sRX:MODULE_10:g2:a0:newb_1\ to tmpOE__LED_USB_net_0
Aliasing \FINGER:BUART:sRX:MODULE_10:g2:a0:newb_0\ to zero
Aliasing \FINGER:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED_USB_net_0
Aliasing tmpOE__SIM_Tx_net_0 to tmpOE__LED_USB_net_0
Aliasing tmpOE__SIM_Rx_net_0 to tmpOE__LED_USB_net_0
Aliasing tmpOE__LED_SD_net_0 to tmpOE__LED_USB_net_0
Aliasing \memoriaSD:SPI0:BSPIM:pol_supprt\ to zero
Aliasing \memoriaSD:SPI0:BSPIM:tx_status_3\ to \memoriaSD:SPI0:BSPIM:load_rx_data\
Aliasing \memoriaSD:SPI0:BSPIM:tx_status_6\ to zero
Aliasing \memoriaSD:SPI0:BSPIM:tx_status_5\ to zero
Aliasing \memoriaSD:SPI0:BSPIM:rx_status_3\ to zero
Aliasing \memoriaSD:SPI0:BSPIM:rx_status_2\ to zero
Aliasing \memoriaSD:SPI0:BSPIM:rx_status_1\ to zero
Aliasing \memoriaSD:SPI0:BSPIM:rx_status_0\ to zero
Aliasing \memoriaSD:SPI0:Net_274\ to zero
Aliasing \memoriaSD:tmpOE__mosi0_net_0\ to tmpOE__LED_USB_net_0
Aliasing \memoriaSD:tmpOE__miso0_net_0\ to tmpOE__LED_USB_net_0
Aliasing \memoriaSD:tmpOE__sclk0_net_0\ to tmpOE__LED_USB_net_0
Aliasing \memoriaSD:tmpOE__SPI0_CS_net_0\ to tmpOE__LED_USB_net_0
Aliasing tmpOE__RGB_Green_net_0 to tmpOE__LED_USB_net_0
Aliasing tmpOE__RGB_Red_net_0 to tmpOE__LED_USB_net_0
Aliasing tmpOE__RGB_Blue_net_0 to tmpOE__LED_USB_net_0
Aliasing tmpOE__SDIn_net_0 to tmpOE__LED_USB_net_0
Aliasing \HMI:Net_1\ to zero
Aliasing \HMI:UART:BUART:tx_hd_send_break\ to zero
Aliasing \HMI:UART:BUART:HalfDuplexSend\ to zero
Aliasing \HMI:UART:BUART:FinalParityType_1\ to zero
Aliasing \HMI:UART:BUART:FinalParityType_0\ to zero
Aliasing \HMI:UART:BUART:FinalAddrMode_2\ to zero
Aliasing \HMI:UART:BUART:FinalAddrMode_1\ to zero
Aliasing \HMI:UART:BUART:FinalAddrMode_0\ to zero
Aliasing \HMI:UART:BUART:tx_ctrl_mark\ to zero
Aliasing \HMI:UART:BUART:tx_status_6\ to zero
Aliasing \HMI:UART:BUART:tx_status_5\ to zero
Aliasing \HMI:UART:BUART:tx_status_4\ to zero
Aliasing \HMI:UART:BUART:rx_status_1\ to zero
Aliasing \HMI:UART:BUART:sRX:MODULE_1:g2:a0:newa_6\ to zero
Aliasing \HMI:UART:BUART:sRX:MODULE_1:g2:a0:newa_5\ to zero
Aliasing \HMI:UART:BUART:sRX:MODULE_1:g2:a0:newa_4\ to zero
Aliasing \HMI:UART:BUART:sRX:MODULE_1:g2:a0:newb_6\ to zero
Aliasing \HMI:UART:BUART:sRX:MODULE_1:g2:a0:newb_5\ to zero
Aliasing \HMI:UART:BUART:sRX:MODULE_1:g2:a0:newb_4\ to zero
Aliasing \HMI:UART:BUART:sRX:MODULE_1:g2:a0:newb_3\ to zero
Aliasing \HMI:UART:BUART:sRX:MODULE_1:g2:a0:newb_2\ to tmpOE__LED_USB_net_0
Aliasing \HMI:UART:BUART:sRX:MODULE_1:g2:a0:newb_1\ to tmpOE__LED_USB_net_0
Aliasing \HMI:UART:BUART:sRX:MODULE_1:g2:a0:newb_0\ to zero
Aliasing \HMI:UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED_USB_net_0
Aliasing tmpOE__HMI_Tx_net_0 to tmpOE__LED_USB_net_0
Aliasing tmpOE__HMI_Rx_net_0 to tmpOE__LED_USB_net_0
Aliasing tmpOE__fotoCelda_net_0 to tmpOE__LED_USB_net_0
Aliasing tmpOE__MDB_Tx_net_0 to tmpOE__LED_USB_net_0
Aliasing tmpOE__MDB_Rx_net_0 to tmpOE__LED_USB_net_0
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__LED_USB_net_0
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__LED_USB_net_0
Aliasing \MDB:UART:Net_61\ to \FINGER:Net_61\
Aliasing \MDB:Net_4\ to zero
Aliasing \MDB:UART:BUART:tx_hd_send_break\ to zero
Aliasing \MDB:UART:BUART:HalfDuplexSend\ to zero
Aliasing \MDB:UART:BUART:FinalParityType_1\ to tmpOE__LED_USB_net_0
Aliasing \MDB:UART:BUART:FinalParityType_0\ to tmpOE__LED_USB_net_0
Aliasing \MDB:UART:BUART:tx_status_6\ to zero
Aliasing \MDB:UART:BUART:tx_status_5\ to zero
Aliasing \MDB:UART:BUART:tx_status_4\ to zero
Aliasing \MDB:UART:BUART:rx_status_1\ to zero
Aliasing \MDB:UART:BUART:sRX:MODULE_3:g2:a0:newa_6\ to zero
Aliasing \MDB:UART:BUART:sRX:MODULE_3:g2:a0:newa_5\ to zero
Aliasing \MDB:UART:BUART:sRX:MODULE_3:g2:a0:newa_4\ to zero
Aliasing \MDB:UART:BUART:sRX:MODULE_3:g2:a0:newb_6\ to zero
Aliasing \MDB:UART:BUART:sRX:MODULE_3:g2:a0:newb_5\ to zero
Aliasing \MDB:UART:BUART:sRX:MODULE_3:g2:a0:newb_4\ to zero
Aliasing \MDB:UART:BUART:sRX:MODULE_3:g2:a0:newb_3\ to zero
Aliasing \MDB:UART:BUART:sRX:MODULE_3:g2:a0:newb_2\ to tmpOE__LED_USB_net_0
Aliasing \MDB:UART:BUART:sRX:MODULE_3:g2:a0:newb_1\ to tmpOE__LED_USB_net_0
Aliasing \MDB:UART:BUART:sRX:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \MDB:UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED_USB_net_0
Aliasing \AUDIO:DFP:tmpOE__tx_net_0\ to tmpOE__LED_USB_net_0
Aliasing \AUDIO:tmpOE__busy_net_0\ to tmpOE__LED_USB_net_0
Aliasing \BuzzerPWM:Net_113\ to tmpOE__LED_USB_net_0
Aliasing Net_5138 to zero
Aliasing Net_5145 to zero
Aliasing \SIM800L:Net_4\ to zero
Aliasing \SIM800L:SIM:BUART:tx_hd_send_break\ to zero
Aliasing \SIM800L:SIM:BUART:HalfDuplexSend\ to zero
Aliasing \SIM800L:SIM:BUART:FinalParityType_1\ to zero
Aliasing \SIM800L:SIM:BUART:FinalParityType_0\ to zero
Aliasing \SIM800L:SIM:BUART:FinalAddrMode_2\ to zero
Aliasing \SIM800L:SIM:BUART:FinalAddrMode_1\ to zero
Aliasing \SIM800L:SIM:BUART:FinalAddrMode_0\ to zero
Aliasing \SIM800L:SIM:BUART:tx_ctrl_mark\ to zero
Aliasing \SIM800L:SIM:BUART:tx_status_6\ to zero
Aliasing \SIM800L:SIM:BUART:tx_status_5\ to zero
Aliasing \SIM800L:SIM:BUART:tx_status_4\ to zero
Aliasing \SIM800L:SIM:BUART:rx_status_1\ to zero
Aliasing \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:newb_2\ to tmpOE__LED_USB_net_0
Aliasing \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:newb_1\ to tmpOE__LED_USB_net_0
Aliasing \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED_USB_net_0
Aliasing \SIM800L:SIM_REG:clk\ to zero
Aliasing \SIM800L:SIM_REG:rst\ to zero
Aliasing tmpOE__Finger_Out_net_0 to tmpOE__LED_USB_net_0
Aliasing tmpOE__Finger_In_net_0 to tmpOE__LED_USB_net_0
Aliasing \FINGER:BUART:rx_break_status\\D\ to zero
Aliasing \memoriaSD:SPI0:BSPIM:so_send_reg\\D\ to zero
Aliasing \memoriaSD:SPI0:BSPIM:dpcounter_one_reg\\D\ to \memoriaSD:SPI0:BSPIM:load_rx_data\
Aliasing \HMI:Net_13\\D\ to zero
Aliasing \HMI:UART:BUART:rx_break_status\\D\ to zero
Aliasing \MDB:Net_30\\D\ to zero
Aliasing \MDB:UART:BUART:rx_break_status\\D\ to zero
Aliasing \SIM800L:Net_24\\D\ to zero
Aliasing \SIM800L:SIM:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[7] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire tmpOE__SIM_ON_1_net_0[10] = tmpOE__LED_USB_net_0[1]
Removing Rhs of wire Net_3207[11] = \SIM800L:SIM_REG:control_out_1\[1577]
Removing Rhs of wire Net_3207[11] = \SIM800L:SIM_REG:control_1\[1597]
Removing Lhs of wire tmpOE__LED_ext_net_0[17] = tmpOE__LED_USB_net_0[1]
Removing Rhs of wire Net_303[18] = \PWM_Led:Net_57\[30]
Removing Lhs of wire \PWM_Led:Net_107\[26] = zero[2]
Removing Lhs of wire \PWM_Led:Net_113\[27] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire Net_7[28] = zero[2]
Removing Lhs of wire tmpOE__LED_DEBUG_net_0[45] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire tmpOE__LED_ERROR_net_0[56] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire tmpOE__Wifi_In_net_0[67] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire tmpOE__Wifi_Out_net_0[73] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire tmpOE__Buzzer_net_0[79] = tmpOE__LED_USB_net_0[1]
Removing Rhs of wire Net_5204[80] = \BuzzerPWM:Net_57\[1329]
Removing Lhs of wire tmpOE__SIM_ON_2_net_0[86] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire tmpOE__Ventilador_net_0[92] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire tmpOE__NRF_ON_net_0[102] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire tmpOE__NFC_ON_net_0[108] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \ADC_Vending:vp_ctl_0\[118] = zero[2]
Removing Lhs of wire \ADC_Vending:vp_ctl_2\[119] = zero[2]
Removing Lhs of wire \ADC_Vending:vn_ctl_1\[120] = zero[2]
Removing Lhs of wire \ADC_Vending:vn_ctl_3\[121] = zero[2]
Removing Lhs of wire \ADC_Vending:vp_ctl_1\[122] = zero[2]
Removing Lhs of wire \ADC_Vending:vp_ctl_3\[123] = zero[2]
Removing Lhs of wire \ADC_Vending:vn_ctl_0\[124] = zero[2]
Removing Lhs of wire \ADC_Vending:vn_ctl_2\[125] = zero[2]
Removing Lhs of wire \ADC_Vending:Net_188\[126] = Net_5625[127]
Removing Lhs of wire \ADC_Vending:soc\[133] = zero[2]
Removing Lhs of wire tmpOE__VtagUSB_net_0[163] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire tmpOE__SIM_PinReset_net_0[169] = tmpOE__LED_USB_net_0[1]
Removing Rhs of wire Net_5419[170] = \SIM800L:SIM_REG:control_out_0\[1576]
Removing Rhs of wire Net_5419[170] = \SIM800L:SIM_REG:control_0\[1598]
Removing Rhs of wire \BusPrincipal:sda_x_wire\[175] = \BusPrincipal:Net_643_1\[176]
Removing Rhs of wire \BusPrincipal:Net_697\[178] = \BusPrincipal:Net_643_2\[184]
Removing Rhs of wire \BusPrincipal:Net_1109_0\[181] = \BusPrincipal:scl_yfb\[195]
Removing Rhs of wire \BusPrincipal:Net_1109_1\[182] = \BusPrincipal:sda_yfb\[196]
Removing Lhs of wire \BusPrincipal:scl_x_wire\[185] = \BusPrincipal:Net_643_0\[183]
Removing Lhs of wire \BusPrincipal:Net_969\[186] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \BusPrincipal:Net_968\[187] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \BusPrincipal:tmpOE__Bufoe_scl_net_0\[198] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \BusPrincipal:tmpOE__Bufoe_sda_net_0\[201] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire tmpOE__Bus_SCL_net_0[209] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire tmpOE__Bus_SDA_net_0[214] = tmpOE__LED_USB_net_0[1]
Removing Rhs of wire Net_6054[219] = \FINGER:BUART:rx_interrupt_out\[240]
Removing Lhs of wire \FINGER:Net_61\[220] = reloj_fijo[221]
Removing Lhs of wire Net_1999[225] = zero[2]
Removing Lhs of wire \FINGER:BUART:tx_hd_send_break\[226] = zero[2]
Removing Lhs of wire \FINGER:BUART:HalfDuplexSend\[227] = zero[2]
Removing Lhs of wire \FINGER:BUART:FinalParityType_1\[228] = zero[2]
Removing Lhs of wire \FINGER:BUART:FinalParityType_0\[229] = zero[2]
Removing Lhs of wire \FINGER:BUART:FinalAddrMode_2\[230] = zero[2]
Removing Lhs of wire \FINGER:BUART:FinalAddrMode_1\[231] = zero[2]
Removing Lhs of wire \FINGER:BUART:FinalAddrMode_0\[232] = zero[2]
Removing Lhs of wire \FINGER:BUART:tx_ctrl_mark\[233] = zero[2]
Removing Rhs of wire \FINGER:BUART:tx_bitclk_enable_pre\[244] = \FINGER:BUART:tx_bitclk_dp\[280]
Removing Lhs of wire \FINGER:BUART:tx_counter_tc\[290] = \FINGER:BUART:tx_counter_dp\[281]
Removing Lhs of wire \FINGER:BUART:tx_status_6\[291] = zero[2]
Removing Lhs of wire \FINGER:BUART:tx_status_5\[292] = zero[2]
Removing Lhs of wire \FINGER:BUART:tx_status_4\[293] = zero[2]
Removing Lhs of wire \FINGER:BUART:tx_status_1\[295] = \FINGER:BUART:tx_fifo_empty\[258]
Removing Lhs of wire \FINGER:BUART:tx_status_3\[297] = \FINGER:BUART:tx_fifo_notfull\[257]
Removing Lhs of wire \FINGER:BUART:rx_count7_bit8_wire\[357] = zero[2]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:add_vv_vv_MODGEN_7_1\[365] = \FINGER:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_1\[376]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:add_vv_vv_MODGEN_7_0\[367] = \FINGER:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_0\[377]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[368] = \FINGER:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[393]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_9\[369] = \FINGER:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\[407]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODULE_7:g2:a0:a_1\[370] = \FINGER:BUART:sRX:s23Poll:MODIN4_1\[371]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODIN4_1\[371] = \FINGER:BUART:pollcount_1\[363]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODULE_7:g2:a0:a_0\[372] = \FINGER:BUART:sRX:s23Poll:MODIN4_0\[373]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODIN4_0\[373] = \FINGER:BUART:pollcount_0\[366]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[379] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[380] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[381] = \FINGER:BUART:pollcount_1\[363]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODIN5_1\[382] = \FINGER:BUART:pollcount_1\[363]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[383] = \FINGER:BUART:pollcount_0\[366]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODIN5_0\[384] = \FINGER:BUART:pollcount_0\[366]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[385] = zero[2]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[386] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[387] = \FINGER:BUART:pollcount_1\[363]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[388] = \FINGER:BUART:pollcount_0\[366]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[389] = zero[2]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[390] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\[395] = \FINGER:BUART:pollcount_1\[363]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODIN6_1\[396] = \FINGER:BUART:pollcount_1\[363]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\[397] = \FINGER:BUART:pollcount_0\[366]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODIN6_0\[398] = \FINGER:BUART:pollcount_0\[366]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\[399] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\[400] = zero[2]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\[401] = \FINGER:BUART:pollcount_1\[363]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\[402] = \FINGER:BUART:pollcount_0\[366]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\[403] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \FINGER:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\[404] = zero[2]
Removing Lhs of wire \FINGER:BUART:rx_status_1\[411] = zero[2]
Removing Rhs of wire \FINGER:BUART:rx_status_2\[412] = \FINGER:BUART:rx_parity_error_status\[413]
Removing Rhs of wire \FINGER:BUART:rx_status_3\[414] = \FINGER:BUART:rx_stop_bit_error\[415]
Removing Lhs of wire \FINGER:BUART:sRX:cmp_vv_vv_MODGEN_10\[425] = \FINGER:BUART:sRX:MODULE_10:g2:a0:lta_0\[474]
Removing Lhs of wire \FINGER:BUART:sRX:cmp_vv_vv_MODGEN_11\[429] = \FINGER:BUART:sRX:MODULE_11:g1:a0:xneq\[496]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:newa_6\[430] = zero[2]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:newa_5\[431] = zero[2]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:newa_4\[432] = zero[2]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:newa_3\[433] = \FINGER:BUART:sRX:MODIN7_6\[434]
Removing Lhs of wire \FINGER:BUART:sRX:MODIN7_6\[434] = \FINGER:BUART:rx_count_6\[352]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:newa_2\[435] = \FINGER:BUART:sRX:MODIN7_5\[436]
Removing Lhs of wire \FINGER:BUART:sRX:MODIN7_5\[436] = \FINGER:BUART:rx_count_5\[353]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:newa_1\[437] = \FINGER:BUART:sRX:MODIN7_4\[438]
Removing Lhs of wire \FINGER:BUART:sRX:MODIN7_4\[438] = \FINGER:BUART:rx_count_4\[354]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:newa_0\[439] = \FINGER:BUART:sRX:MODIN7_3\[440]
Removing Lhs of wire \FINGER:BUART:sRX:MODIN7_3\[440] = \FINGER:BUART:rx_count_3\[355]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:newb_6\[441] = zero[2]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:newb_5\[442] = zero[2]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:newb_4\[443] = zero[2]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:newb_3\[444] = zero[2]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:newb_2\[445] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:newb_1\[446] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:newb_0\[447] = zero[2]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:dataa_6\[448] = zero[2]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:dataa_5\[449] = zero[2]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:dataa_4\[450] = zero[2]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:dataa_3\[451] = \FINGER:BUART:rx_count_6\[352]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:dataa_2\[452] = \FINGER:BUART:rx_count_5\[353]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:dataa_1\[453] = \FINGER:BUART:rx_count_4\[354]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:dataa_0\[454] = \FINGER:BUART:rx_count_3\[355]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:datab_6\[455] = zero[2]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:datab_5\[456] = zero[2]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:datab_4\[457] = zero[2]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:datab_3\[458] = zero[2]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:datab_2\[459] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:datab_1\[460] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_10:g2:a0:datab_0\[461] = zero[2]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_11:g1:a0:newa_0\[476] = \FINGER:BUART:rx_postpoll\[311]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_11:g1:a0:newb_0\[477] = \FINGER:BUART:rx_parity_bit\[428]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_11:g1:a0:dataa_0\[478] = \FINGER:BUART:rx_postpoll\[311]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_11:g1:a0:datab_0\[479] = \FINGER:BUART:rx_parity_bit\[428]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_11:g1:a0:gx:u0:a_0\[480] = \FINGER:BUART:rx_postpoll\[311]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_11:g1:a0:gx:u0:b_0\[481] = \FINGER:BUART:rx_parity_bit\[428]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_0\[483] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_11:g1:a0:gx:u0:eq_0\[484] = \FINGER:BUART:sRX:MODULE_11:g1:a0:gx:u0:xnor_array_0\[482]
Removing Lhs of wire \FINGER:BUART:sRX:MODULE_11:g1:a0:gx:u0:eqi_0\[485] = \FINGER:BUART:sRX:MODULE_11:g1:a0:gx:u0:xnor_array_0\[482]
Removing Lhs of wire tmpOE__SIM_Tx_net_0[507] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire tmpOE__SIM_Rx_net_0[514] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire tmpOE__LED_SD_net_0[520] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \memoriaSD:SPI0:Net_276\[527] = \memoriaSD:Net_19\[528]
Removing Rhs of wire \memoriaSD:SPI0:BSPIM:load_rx_data\[531] = \memoriaSD:SPI0:BSPIM:dpcounter_one\[532]
Removing Lhs of wire \memoriaSD:SPI0:BSPIM:pol_supprt\[533] = zero[2]
Removing Lhs of wire \memoriaSD:SPI0:BSPIM:miso_to_dp\[534] = \memoriaSD:SPI0:Net_244\[535]
Removing Lhs of wire \memoriaSD:SPI0:Net_244\[535] = \memoriaSD:Net_16\[628]
Removing Rhs of wire \memoriaSD:Net_10\[539] = \memoriaSD:SPI0:BSPIM:mosi_fin\[540]
Removing Rhs of wire \memoriaSD:Net_10\[539] = \memoriaSD:SPI0:BSPIM:mosi_cpha_0\[541]
Removing Rhs of wire \memoriaSD:SPI0:BSPIM:tx_status_1\[562] = \memoriaSD:SPI0:BSPIM:dpMOSI_fifo_empty\[563]
Removing Rhs of wire \memoriaSD:SPI0:BSPIM:tx_status_2\[564] = \memoriaSD:SPI0:BSPIM:dpMOSI_fifo_not_full\[565]
Removing Lhs of wire \memoriaSD:SPI0:BSPIM:tx_status_3\[566] = \memoriaSD:SPI0:BSPIM:load_rx_data\[531]
Removing Rhs of wire \memoriaSD:SPI0:BSPIM:rx_status_4\[568] = \memoriaSD:SPI0:BSPIM:dpMISO_fifo_full\[569]
Removing Rhs of wire \memoriaSD:SPI0:BSPIM:rx_status_5\[570] = \memoriaSD:SPI0:BSPIM:dpMISO_fifo_not_empty\[571]
Removing Lhs of wire \memoriaSD:SPI0:BSPIM:tx_status_6\[573] = zero[2]
Removing Lhs of wire \memoriaSD:SPI0:BSPIM:tx_status_5\[574] = zero[2]
Removing Lhs of wire \memoriaSD:SPI0:BSPIM:rx_status_3\[575] = zero[2]
Removing Lhs of wire \memoriaSD:SPI0:BSPIM:rx_status_2\[576] = zero[2]
Removing Lhs of wire \memoriaSD:SPI0:BSPIM:rx_status_1\[577] = zero[2]
Removing Lhs of wire \memoriaSD:SPI0:BSPIM:rx_status_0\[578] = zero[2]
Removing Lhs of wire \memoriaSD:SPI0:Net_273\[588] = zero[2]
Removing Lhs of wire \memoriaSD:SPI0:Net_274\[629] = zero[2]
Removing Lhs of wire \memoriaSD:tmpOE__mosi0_net_0\[631] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \memoriaSD:tmpOE__miso0_net_0\[638] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \memoriaSD:tmpOE__sclk0_net_0\[644] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \memoriaSD:tmpOE__SPI0_CS_net_0\[650] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire tmpOE__RGB_Green_net_0[669] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire tmpOE__RGB_Red_net_0[680] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire tmpOE__RGB_Blue_net_0[691] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire tmpOE__SDIn_net_0[709] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \HMI:Net_1\[715] = zero[2]
Removing Rhs of wire \HMI:Net_14\[717] = \HMI:UART:BUART:tx_interrupt_out\[737]
Removing Rhs of wire \HMI:Net_15\[719] = \HMI:UART:BUART:rx_interrupt_out\[738]
Removing Lhs of wire \HMI:UART:Net_61\[720] = reloj_variable[721]
Removing Lhs of wire \HMI:UART:BUART:tx_hd_send_break\[725] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:HalfDuplexSend\[726] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:FinalParityType_1\[727] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:FinalParityType_0\[728] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:FinalAddrMode_2\[729] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:FinalAddrMode_1\[730] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:FinalAddrMode_0\[731] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:tx_ctrl_mark\[732] = zero[2]
Removing Rhs of wire \HMI:UART:BUART:tx_bitclk_enable_pre\[742] = \HMI:UART:BUART:tx_bitclk_dp\[778]
Removing Lhs of wire \HMI:UART:BUART:tx_counter_tc\[788] = \HMI:UART:BUART:tx_counter_dp\[779]
Removing Lhs of wire \HMI:UART:BUART:tx_status_6\[789] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:tx_status_5\[790] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:tx_status_4\[791] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:tx_status_1\[793] = \HMI:UART:BUART:tx_fifo_empty\[756]
Removing Lhs of wire \HMI:UART:BUART:tx_status_3\[795] = \HMI:UART:BUART:tx_fifo_notfull\[755]
Removing Lhs of wire \HMI:UART:BUART:rx_postpoll\[809] = Net_5056[858]
Removing Lhs of wire \HMI:UART:BUART:rx_status_1\[861] = zero[2]
Removing Rhs of wire \HMI:UART:BUART:rx_status_2\[862] = \HMI:UART:BUART:rx_parity_error_status\[863]
Removing Rhs of wire \HMI:UART:BUART:rx_status_3\[864] = \HMI:UART:BUART:rx_stop_bit_error\[865]
Removing Lhs of wire cmp_vv_vv_MODGEN_1[875] = \HMI:UART:BUART:sRX:MODULE_1:g2:a0:lta_0\[924]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[879] = \HMI:UART:BUART:sRX:MODULE_2:g1:a0:xneq\[946]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:newa_6\[880] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:newa_5\[881] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:newa_4\[882] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:newa_3\[883] = MODIN1_6[884]
Removing Rhs of wire MODIN1_6[884] = \HMI:UART:BUART:rx_count_6\[850]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:newa_2\[885] = MODIN1_5[886]
Removing Rhs of wire MODIN1_5[886] = \HMI:UART:BUART:rx_count_5\[851]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:newa_1\[887] = MODIN1_4[888]
Removing Rhs of wire MODIN1_4[888] = \HMI:UART:BUART:rx_count_4\[852]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:newa_0\[889] = MODIN1_3[890]
Removing Rhs of wire MODIN1_3[890] = \HMI:UART:BUART:rx_count_3\[853]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:newb_6\[891] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:newb_5\[892] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:newb_4\[893] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:newb_3\[894] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:newb_2\[895] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:newb_1\[896] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:newb_0\[897] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:dataa_6\[898] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:dataa_5\[899] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:dataa_4\[900] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:dataa_3\[901] = MODIN1_6[884]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:dataa_2\[902] = MODIN1_5[886]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:dataa_1\[903] = MODIN1_4[888]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:dataa_0\[904] = MODIN1_3[890]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:datab_6\[905] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:datab_5\[906] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:datab_4\[907] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:datab_3\[908] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:datab_2\[909] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:datab_1\[910] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_1:g2:a0:datab_0\[911] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_2:g1:a0:newa_0\[926] = Net_5056[858]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_2:g1:a0:newb_0\[927] = \HMI:UART:BUART:rx_parity_bit\[878]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_2:g1:a0:dataa_0\[928] = Net_5056[858]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_2:g1:a0:datab_0\[929] = \HMI:UART:BUART:rx_parity_bit\[878]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:a_0\[930] = Net_5056[858]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:b_0\[931] = \HMI:UART:BUART:rx_parity_bit\[878]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\[933] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:eq_0\[934] = \HMI:UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[932]
Removing Lhs of wire \HMI:UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:eqi_0\[935] = \HMI:UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[932]
Removing Lhs of wire tmpOE__HMI_Tx_net_0[957] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire tmpOE__HMI_Rx_net_0[968] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire tmpOE__fotoCelda_net_0[976] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire tmpOE__MDB_Tx_net_0[982] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire tmpOE__MDB_Rx_net_0[989] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[1007] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[1014] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \MDB:UART:Net_61\[1061] = reloj_fijo[221]
Removing Lhs of wire \MDB:Net_4\[1074] = zero[2]
Removing Lhs of wire \MDB:UART:BUART:tx_hd_send_break\[1075] = zero[2]
Removing Lhs of wire \MDB:UART:BUART:HalfDuplexSend\[1076] = zero[2]
Removing Lhs of wire \MDB:UART:BUART:FinalParityType_1\[1077] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \MDB:UART:BUART:FinalParityType_0\[1078] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \MDB:UART:BUART:FinalAddrMode_2\[1079] = \MDB:UART:BUART:control_7\[1065]
Removing Lhs of wire \MDB:UART:BUART:FinalAddrMode_1\[1080] = \MDB:UART:BUART:control_6\[1066]
Removing Lhs of wire \MDB:UART:BUART:FinalAddrMode_0\[1081] = \MDB:UART:BUART:control_5\[1067]
Removing Lhs of wire \MDB:UART:BUART:tx_ctrl_mark\[1082] = \MDB:UART:BUART:control_2\[1070]
Removing Rhs of wire \MDB:Net_6\[1088] = \MDB:UART:BUART:rx_interrupt_out\[1089]
Removing Rhs of wire \MDB:UART:BUART:tx_bitclk_enable_pre\[1093] = \MDB:UART:BUART:tx_bitclk_dp\[1129]
Removing Lhs of wire \MDB:UART:BUART:tx_counter_tc\[1139] = \MDB:UART:BUART:tx_counter_dp\[1130]
Removing Lhs of wire \MDB:UART:BUART:tx_status_6\[1140] = zero[2]
Removing Lhs of wire \MDB:UART:BUART:tx_status_5\[1141] = zero[2]
Removing Lhs of wire \MDB:UART:BUART:tx_status_4\[1142] = zero[2]
Removing Lhs of wire \MDB:UART:BUART:tx_status_1\[1144] = \MDB:UART:BUART:tx_fifo_empty\[1107]
Removing Lhs of wire \MDB:UART:BUART:tx_status_3\[1146] = \MDB:UART:BUART:tx_fifo_notfull\[1106]
Removing Lhs of wire \MDB:UART:BUART:rx_postpoll\[1160] = Net_5041[990]
Removing Lhs of wire \MDB:UART:BUART:rx_status_1\[1211] = zero[2]
Removing Rhs of wire \MDB:UART:BUART:rx_status_2\[1212] = \MDB:UART:BUART:rx_parity_error_status\[1213]
Removing Rhs of wire \MDB:UART:BUART:rx_status_3\[1214] = \MDB:UART:BUART:rx_stop_bit_error\[1215]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[1225] = \MDB:UART:BUART:sRX:MODULE_3:g2:a0:lta_0\[1274]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[1229] = \MDB:UART:BUART:sRX:MODULE_4:g1:a0:xneq\[1296]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:newa_6\[1230] = zero[2]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:newa_5\[1231] = zero[2]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:newa_4\[1232] = zero[2]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:newa_3\[1233] = MODIN2_6[1234]
Removing Rhs of wire MODIN2_6[1234] = \MDB:UART:BUART:rx_count_6\[1201]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:newa_2\[1235] = MODIN2_5[1236]
Removing Rhs of wire MODIN2_5[1236] = \MDB:UART:BUART:rx_count_5\[1202]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:newa_1\[1237] = MODIN2_4[1238]
Removing Rhs of wire MODIN2_4[1238] = \MDB:UART:BUART:rx_count_4\[1203]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:newa_0\[1239] = MODIN2_3[1240]
Removing Rhs of wire MODIN2_3[1240] = \MDB:UART:BUART:rx_count_3\[1204]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:newb_6\[1241] = zero[2]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:newb_5\[1242] = zero[2]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:newb_4\[1243] = zero[2]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:newb_3\[1244] = zero[2]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:newb_2\[1245] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:newb_1\[1246] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:newb_0\[1247] = zero[2]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:dataa_6\[1248] = zero[2]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:dataa_5\[1249] = zero[2]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:dataa_4\[1250] = zero[2]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:dataa_3\[1251] = MODIN2_6[1234]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:dataa_2\[1252] = MODIN2_5[1236]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:dataa_1\[1253] = MODIN2_4[1238]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:dataa_0\[1254] = MODIN2_3[1240]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:datab_6\[1255] = zero[2]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:datab_5\[1256] = zero[2]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:datab_4\[1257] = zero[2]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:datab_3\[1258] = zero[2]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:datab_2\[1259] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:datab_1\[1260] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_3:g2:a0:datab_0\[1261] = zero[2]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_4:g1:a0:newa_0\[1276] = Net_5041[990]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_4:g1:a0:newb_0\[1277] = \MDB:UART:BUART:rx_parity_bit\[1228]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_4:g1:a0:dataa_0\[1278] = Net_5041[990]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_4:g1:a0:datab_0\[1279] = \MDB:UART:BUART:rx_parity_bit\[1228]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:a_0\[1280] = Net_5041[990]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:b_0\[1281] = \MDB:UART:BUART:rx_parity_bit\[1228]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\[1283] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:eq_0\[1284] = \MDB:UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\[1282]
Removing Lhs of wire \MDB:UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:eqi_0\[1285] = \MDB:UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\[1282]
Removing Lhs of wire \AUDIO:DFP:tmpOE__tx_net_0\[1312] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \AUDIO:tmpOE__busy_net_0\[1318] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \BuzzerPWM:Net_107\[1325] = zero[2]
Removing Lhs of wire \BuzzerPWM:Net_113\[1326] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire Net_5138[1327] = zero[2]
Removing Lhs of wire Net_5145[1333] = zero[2]
Removing Rhs of wire \SIM800L:Net_25\[1337] = \SIM800L:SIM:BUART:tx_interrupt_out\[1356]
Removing Rhs of wire \SIM800L:Net_26\[1339] = \SIM800L:SIM:BUART:rx_interrupt_out\[1357]
Removing Lhs of wire \SIM800L:SIM:Net_61\[1340] = reloj_com[662]
Removing Lhs of wire \SIM800L:Net_4\[1344] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:tx_hd_send_break\[1345] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:HalfDuplexSend\[1346] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:FinalParityType_1\[1347] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:FinalParityType_0\[1348] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:FinalAddrMode_2\[1349] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:FinalAddrMode_1\[1350] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:FinalAddrMode_0\[1351] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:tx_ctrl_mark\[1352] = zero[2]
Removing Rhs of wire \SIM800L:SIM:BUART:tx_bitclk_enable_pre\[1361] = \SIM800L:SIM:BUART:tx_bitclk_dp\[1397]
Removing Lhs of wire \SIM800L:SIM:BUART:tx_counter_tc\[1407] = \SIM800L:SIM:BUART:tx_counter_dp\[1398]
Removing Lhs of wire \SIM800L:SIM:BUART:tx_status_6\[1408] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:tx_status_5\[1409] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:tx_status_4\[1410] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:tx_status_1\[1412] = \SIM800L:SIM:BUART:tx_fifo_empty\[1375]
Removing Lhs of wire \SIM800L:SIM:BUART:tx_status_3\[1414] = \SIM800L:SIM:BUART:tx_fifo_notfull\[1374]
Removing Lhs of wire \SIM800L:SIM:BUART:rx_postpoll\[1428] = Net_5076[515]
Removing Lhs of wire \SIM800L:SIM:BUART:rx_status_1\[1479] = zero[2]
Removing Rhs of wire \SIM800L:SIM:BUART:rx_status_2\[1480] = \SIM800L:SIM:BUART:rx_parity_error_status\[1481]
Removing Rhs of wire \SIM800L:SIM:BUART:rx_status_3\[1482] = \SIM800L:SIM:BUART:rx_stop_bit_error\[1483]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[1493] = \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:lta_0\[1542]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[1497] = \SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:xneq\[1564]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:newa_6\[1498] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:newa_5\[1499] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:newa_4\[1500] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:newa_3\[1501] = MODIN3_6[1502]
Removing Rhs of wire MODIN3_6[1502] = \SIM800L:SIM:BUART:rx_count_6\[1469]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:newa_2\[1503] = MODIN3_5[1504]
Removing Rhs of wire MODIN3_5[1504] = \SIM800L:SIM:BUART:rx_count_5\[1470]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:newa_1\[1505] = MODIN3_4[1506]
Removing Rhs of wire MODIN3_4[1506] = \SIM800L:SIM:BUART:rx_count_4\[1471]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:newa_0\[1507] = MODIN3_3[1508]
Removing Rhs of wire MODIN3_3[1508] = \SIM800L:SIM:BUART:rx_count_3\[1472]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:newb_6\[1509] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:newb_5\[1510] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:newb_4\[1511] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:newb_3\[1512] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:newb_2\[1513] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:newb_1\[1514] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:newb_0\[1515] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:dataa_6\[1516] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:dataa_5\[1517] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:dataa_4\[1518] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:dataa_3\[1519] = MODIN3_6[1502]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:dataa_2\[1520] = MODIN3_5[1504]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:dataa_1\[1521] = MODIN3_4[1506]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:dataa_0\[1522] = MODIN3_3[1508]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:datab_6\[1523] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:datab_5\[1524] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:datab_4\[1525] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:datab_3\[1526] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:datab_2\[1527] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:datab_1\[1528] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:datab_0\[1529] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:newa_0\[1544] = Net_5076[515]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:newb_0\[1545] = \SIM800L:SIM:BUART:rx_parity_bit\[1496]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:dataa_0\[1546] = Net_5076[515]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:datab_0\[1547] = \SIM800L:SIM:BUART:rx_parity_bit\[1496]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[1548] = Net_5076[515]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[1549] = \SIM800L:SIM:BUART:rx_parity_bit\[1496]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[1551] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[1552] = \SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[1550]
Removing Lhs of wire \SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[1553] = \SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[1550]
Removing Lhs of wire \SIM800L:SIM_REG:clk\[1574] = zero[2]
Removing Lhs of wire \SIM800L:SIM_REG:rst\[1575] = zero[2]
Removing Lhs of wire tmpOE__Finger_Out_net_0[1600] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire tmpOE__Finger_In_net_0[1606] = tmpOE__LED_USB_net_0[1]
Removing Lhs of wire \FINGER:BUART:reset_reg\\D\[1610] = zero[2]
Removing Lhs of wire \FINGER:BUART:rx_bitclk\\D\[1625] = \FINGER:BUART:rx_bitclk_pre\[346]
Removing Lhs of wire \FINGER:BUART:rx_parity_error_pre\\D\[1634] = \FINGER:BUART:rx_parity_error_pre\[423]
Removing Lhs of wire \FINGER:BUART:rx_break_status\\D\[1635] = zero[2]
Removing Lhs of wire \memoriaSD:SPI0:BSPIM:so_send_reg\\D\[1639] = zero[2]
Removing Lhs of wire \memoriaSD:SPI0:BSPIM:mosi_reg\\D\[1646] = \memoriaSD:SPI0:BSPIM:mosi_pre_reg\[555]
Removing Lhs of wire \memoriaSD:SPI0:BSPIM:dpcounter_one_reg\\D\[1648] = \memoriaSD:SPI0:BSPIM:load_rx_data\[531]
Removing Lhs of wire \memoriaSD:SPI0:BSPIM:mosi_from_dp_reg\\D\[1649] = \memoriaSD:SPI0:BSPIM:mosi_from_dp\[545]
Removing Lhs of wire \HMI:UART:BUART:reset_reg\\D\[1653] = zero[2]
Removing Lhs of wire \HMI:Net_13\\D\[1658] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:rx_bitclk\\D\[1668] = \HMI:UART:BUART:rx_bitclk_pre\[844]
Removing Lhs of wire \HMI:UART:BUART:rx_parity_error_pre\\D\[1675] = \HMI:UART:BUART:rx_parity_error_pre\[873]
Removing Lhs of wire \HMI:UART:BUART:rx_break_status\\D\[1676] = zero[2]
Removing Lhs of wire \MDB:UART:BUART:reset_reg\\D\[1680] = zero[2]
Removing Lhs of wire \MDB:Net_30\\D\[1685] = zero[2]
Removing Lhs of wire \MDB:UART:BUART:rx_bitclk\\D\[1695] = \MDB:UART:BUART:rx_bitclk_pre\[1195]
Removing Lhs of wire \MDB:UART:BUART:rx_parity_error_pre\\D\[1702] = \MDB:UART:BUART:rx_parity_error_pre\[1223]
Removing Lhs of wire \MDB:UART:BUART:rx_break_status\\D\[1703] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:reset_reg\\D\[1707] = zero[2]
Removing Lhs of wire \SIM800L:Net_24\\D\[1712] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:rx_bitclk\\D\[1722] = \SIM800L:SIM:BUART:rx_bitclk_pre\[1463]
Removing Lhs of wire \SIM800L:SIM:BUART:rx_parity_error_pre\\D\[1729] = \SIM800L:SIM:BUART:rx_parity_error_pre\[1491]
Removing Lhs of wire \SIM800L:SIM:BUART:rx_break_status\\D\[1730] = zero[2]

------------------------------------------------------
Aliased 0 equations, 407 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LED_USB_net_0' (cost = 0):
tmpOE__LED_USB_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\FINGER:BUART:rx_addressmatch\' (cost = 0):
\FINGER:BUART:rx_addressmatch\ <= (\FINGER:BUART:rx_addressmatch2\
	OR \FINGER:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\FINGER:BUART:rx_bitclk_pre\' (cost = 1):
\FINGER:BUART:rx_bitclk_pre\ <= ((not \FINGER:BUART:rx_count_2\ and not \FINGER:BUART:rx_count_1\ and not \FINGER:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\FINGER:BUART:rx_bitclk_pre16x\' (cost = 0):
\FINGER:BUART:rx_bitclk_pre16x\ <= ((not \FINGER:BUART:rx_count_2\ and \FINGER:BUART:rx_count_1\ and \FINGER:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\FINGER:BUART:rx_poll_bit1\' (cost = 1):
\FINGER:BUART:rx_poll_bit1\ <= ((not \FINGER:BUART:rx_count_2\ and not \FINGER:BUART:rx_count_1\ and \FINGER:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\FINGER:BUART:rx_poll_bit2\' (cost = 1):
\FINGER:BUART:rx_poll_bit2\ <= ((not \FINGER:BUART:rx_count_2\ and not \FINGER:BUART:rx_count_1\ and not \FINGER:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\FINGER:BUART:pollingrange\' (cost = 4):
\FINGER:BUART:pollingrange\ <= ((not \FINGER:BUART:rx_count_2\ and not \FINGER:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\FINGER:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FINGER:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FINGER:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\FINGER:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_0\' (cost = 0):
\FINGER:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_0\ <= (not \FINGER:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\FINGER:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\FINGER:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\FINGER:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\FINGER:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <= (\FINGER:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\FINGER:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\' (cost = 0):
\FINGER:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ <= (not \FINGER:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\FINGER:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\' (cost = 0):
\FINGER:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\FINGER:BUART:sRX:MODULE_10:g2:a0:lta_6\' (cost = 0):
\FINGER:BUART:sRX:MODULE_10:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FINGER:BUART:sRX:MODULE_10:g2:a0:gta_6\' (cost = 0):
\FINGER:BUART:sRX:MODULE_10:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FINGER:BUART:sRX:MODULE_10:g2:a0:lta_5\' (cost = 0):
\FINGER:BUART:sRX:MODULE_10:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FINGER:BUART:sRX:MODULE_10:g2:a0:gta_5\' (cost = 0):
\FINGER:BUART:sRX:MODULE_10:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FINGER:BUART:sRX:MODULE_10:g2:a0:lta_4\' (cost = 0):
\FINGER:BUART:sRX:MODULE_10:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FINGER:BUART:sRX:MODULE_10:g2:a0:gta_4\' (cost = 0):
\FINGER:BUART:sRX:MODULE_10:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FINGER:BUART:sRX:MODULE_10:g2:a0:lta_3\' (cost = 0):
\FINGER:BUART:sRX:MODULE_10:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\FINGER:BUART:sRX:MODULE_10:g2:a0:gta_3\' (cost = 0):
\FINGER:BUART:sRX:MODULE_10:g2:a0:gta_3\ <= (\FINGER:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\FINGER:BUART:sRX:MODULE_10:g2:a0:lta_2\' (cost = 1):
\FINGER:BUART:sRX:MODULE_10:g2:a0:lta_2\ <= ((not \FINGER:BUART:rx_count_6\ and not \FINGER:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\FINGER:BUART:sRX:MODULE_10:g2:a0:gta_2\' (cost = 0):
\FINGER:BUART:sRX:MODULE_10:g2:a0:gta_2\ <= (\FINGER:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\FINGER:BUART:sRX:MODULE_10:g2:a0:lta_1\' (cost = 2):
\FINGER:BUART:sRX:MODULE_10:g2:a0:lta_1\ <= ((not \FINGER:BUART:rx_count_6\ and not \FINGER:BUART:rx_count_4\)
	OR (not \FINGER:BUART:rx_count_6\ and not \FINGER:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\FINGER:BUART:sRX:MODULE_10:g2:a0:gta_1\' (cost = 0):
\FINGER:BUART:sRX:MODULE_10:g2:a0:gta_1\ <= (\FINGER:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\FINGER:BUART:sRX:MODULE_10:g2:a0:lta_0\' (cost = 8):
\FINGER:BUART:sRX:MODULE_10:g2:a0:lta_0\ <= ((not \FINGER:BUART:rx_count_6\ and not \FINGER:BUART:rx_count_4\)
	OR (not \FINGER:BUART:rx_count_6\ and not \FINGER:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\memoriaSD:SPI0:BSPIM:load_rx_data\' (cost = 1):
\memoriaSD:SPI0:BSPIM:load_rx_data\ <= ((not \memoriaSD:SPI0:BSPIM:count_4\ and not \memoriaSD:SPI0:BSPIM:count_3\ and not \memoriaSD:SPI0:BSPIM:count_2\ and not \memoriaSD:SPI0:BSPIM:count_1\ and \memoriaSD:SPI0:BSPIM:count_0\));

Note:  Expanding virtual equation for '\HMI:UART:BUART:rx_addressmatch\' (cost = 0):
\HMI:UART:BUART:rx_addressmatch\ <= (\HMI:UART:BUART:rx_addressmatch2\
	OR \HMI:UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\HMI:UART:BUART:rx_bitclk_pre\' (cost = 0):
\HMI:UART:BUART:rx_bitclk_pre\ <= ((not \HMI:UART:BUART:rx_count_2\ and not \HMI:UART:BUART:rx_count_1\ and not \HMI:UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\HMI:UART:BUART:sRX:MODULE_1:g2:a0:lta_6\' (cost = 0):
\HMI:UART:BUART:sRX:MODULE_1:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\HMI:UART:BUART:sRX:MODULE_1:g2:a0:gta_6\' (cost = 0):
\HMI:UART:BUART:sRX:MODULE_1:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\HMI:UART:BUART:sRX:MODULE_1:g2:a0:lta_5\' (cost = 0):
\HMI:UART:BUART:sRX:MODULE_1:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\HMI:UART:BUART:sRX:MODULE_1:g2:a0:gta_5\' (cost = 0):
\HMI:UART:BUART:sRX:MODULE_1:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\HMI:UART:BUART:sRX:MODULE_1:g2:a0:lta_4\' (cost = 0):
\HMI:UART:BUART:sRX:MODULE_1:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\HMI:UART:BUART:sRX:MODULE_1:g2:a0:gta_4\' (cost = 0):
\HMI:UART:BUART:sRX:MODULE_1:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\HMI:UART:BUART:sRX:MODULE_1:g2:a0:lta_3\' (cost = 0):
\HMI:UART:BUART:sRX:MODULE_1:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\HMI:UART:BUART:sRX:MODULE_1:g2:a0:gta_3\' (cost = 0):
\HMI:UART:BUART:sRX:MODULE_1:g2:a0:gta_3\ <= (MODIN1_6);

Note:  Expanding virtual equation for '\HMI:UART:BUART:sRX:MODULE_1:g2:a0:lta_2\' (cost = 1):
\HMI:UART:BUART:sRX:MODULE_1:g2:a0:lta_2\ <= ((not MODIN1_6 and not MODIN1_5));

Note:  Expanding virtual equation for '\HMI:UART:BUART:sRX:MODULE_1:g2:a0:gta_2\' (cost = 0):
\HMI:UART:BUART:sRX:MODULE_1:g2:a0:gta_2\ <= (MODIN1_6);

Note:  Expanding virtual equation for '\HMI:UART:BUART:sRX:MODULE_1:g2:a0:lta_1\' (cost = 2):
\HMI:UART:BUART:sRX:MODULE_1:g2:a0:lta_1\ <= ((not MODIN1_6 and not MODIN1_4)
	OR (not MODIN1_6 and not MODIN1_5));

Note:  Expanding virtual equation for '\HMI:UART:BUART:sRX:MODULE_1:g2:a0:gta_1\' (cost = 0):
\HMI:UART:BUART:sRX:MODULE_1:g2:a0:gta_1\ <= (MODIN1_6);

Note:  Expanding virtual equation for '\HMI:UART:BUART:sRX:MODULE_1:g2:a0:lta_0\' (cost = 8):
\HMI:UART:BUART:sRX:MODULE_1:g2:a0:lta_0\ <= ((not MODIN1_6 and not MODIN1_4)
	OR (not MODIN1_6 and not MODIN1_5));

Note:  Expanding virtual equation for '\HMI:UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\HMI:UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_5056 and not \HMI:UART:BUART:rx_parity_bit\)
	OR (Net_5056 and \HMI:UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\HMI:UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\HMI:UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\ <= ((not Net_5056 and not \HMI:UART:BUART:rx_parity_bit\)
	OR (Net_5056 and \HMI:UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\MDB:UART:BUART:rx_addressmatch\' (cost = 80):
\MDB:UART:BUART:rx_addressmatch\ <= (\MDB:UART:BUART:rx_addressmatch2\
	OR \MDB:UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\MDB:UART:BUART:rx_bitclk_pre\' (cost = 0):
\MDB:UART:BUART:rx_bitclk_pre\ <= ((not \MDB:UART:BUART:rx_count_2\ and not \MDB:UART:BUART:rx_count_1\ and not \MDB:UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\MDB:UART:BUART:sRX:MODULE_3:g2:a0:lta_6\' (cost = 0):
\MDB:UART:BUART:sRX:MODULE_3:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MDB:UART:BUART:sRX:MODULE_3:g2:a0:gta_6\' (cost = 0):
\MDB:UART:BUART:sRX:MODULE_3:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MDB:UART:BUART:sRX:MODULE_3:g2:a0:lta_5\' (cost = 0):
\MDB:UART:BUART:sRX:MODULE_3:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\MDB:UART:BUART:sRX:MODULE_3:g2:a0:gta_5\' (cost = 0):
\MDB:UART:BUART:sRX:MODULE_3:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\MDB:UART:BUART:sRX:MODULE_3:g2:a0:lta_4\' (cost = 0):
\MDB:UART:BUART:sRX:MODULE_3:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MDB:UART:BUART:sRX:MODULE_3:g2:a0:gta_4\' (cost = 0):
\MDB:UART:BUART:sRX:MODULE_3:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MDB:UART:BUART:sRX:MODULE_3:g2:a0:lta_3\' (cost = 0):
\MDB:UART:BUART:sRX:MODULE_3:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MDB:UART:BUART:sRX:MODULE_3:g2:a0:gta_3\' (cost = 0):
\MDB:UART:BUART:sRX:MODULE_3:g2:a0:gta_3\ <= (MODIN2_6);

Note:  Expanding virtual equation for '\MDB:UART:BUART:sRX:MODULE_3:g2:a0:lta_2\' (cost = 1):
\MDB:UART:BUART:sRX:MODULE_3:g2:a0:lta_2\ <= ((not MODIN2_6 and not MODIN2_5));

Note:  Expanding virtual equation for '\MDB:UART:BUART:sRX:MODULE_3:g2:a0:gta_2\' (cost = 0):
\MDB:UART:BUART:sRX:MODULE_3:g2:a0:gta_2\ <= (MODIN2_6);

Note:  Expanding virtual equation for '\MDB:UART:BUART:sRX:MODULE_3:g2:a0:lta_1\' (cost = 2):
\MDB:UART:BUART:sRX:MODULE_3:g2:a0:lta_1\ <= ((not MODIN2_6 and not MODIN2_4)
	OR (not MODIN2_6 and not MODIN2_5));

Note:  Expanding virtual equation for '\MDB:UART:BUART:sRX:MODULE_3:g2:a0:gta_1\' (cost = 0):
\MDB:UART:BUART:sRX:MODULE_3:g2:a0:gta_1\ <= (MODIN2_6);

Note:  Expanding virtual equation for '\MDB:UART:BUART:sRX:MODULE_3:g2:a0:lta_0\' (cost = 4):
\MDB:UART:BUART:sRX:MODULE_3:g2:a0:lta_0\ <= ((not MODIN2_6 and not MODIN2_4)
	OR (not MODIN2_6 and not MODIN2_5));

Note:  Expanding virtual equation for '\MDB:UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\MDB:UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_5041 and not \MDB:UART:BUART:rx_parity_bit\)
	OR (Net_5041 and \MDB:UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\MDB:UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\MDB:UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\ <= ((not Net_5041 and not \MDB:UART:BUART:rx_parity_bit\)
	OR (Net_5041 and \MDB:UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\SIM800L:SIM:BUART:rx_addressmatch\' (cost = 0):
\SIM800L:SIM:BUART:rx_addressmatch\ <= (\SIM800L:SIM:BUART:rx_addressmatch2\
	OR \SIM800L:SIM:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\SIM800L:SIM:BUART:rx_bitclk_pre\' (cost = 0):
\SIM800L:SIM:BUART:rx_bitclk_pre\ <= ((not \SIM800L:SIM:BUART:rx_count_2\ and not \SIM800L:SIM:BUART:rx_count_1\ and not \SIM800L:SIM:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (MODIN3_6);

Note:  Expanding virtual equation for '\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not MODIN3_6 and not MODIN3_5));

Note:  Expanding virtual equation for '\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (MODIN3_6);

Note:  Expanding virtual equation for '\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not MODIN3_6 and not MODIN3_4)
	OR (not MODIN3_6 and not MODIN3_5));

Note:  Expanding virtual equation for '\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (MODIN3_6);

Note:  Expanding virtual equation for '\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\SIM800L:SIM:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not MODIN3_6 and not MODIN3_4)
	OR (not MODIN3_6 and not MODIN3_5));

Note:  Expanding virtual equation for '\SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_5076 and not \SIM800L:SIM:BUART:rx_parity_bit\)
	OR (Net_5076 and \SIM800L:SIM:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not Net_5076 and not \SIM800L:SIM:BUART:rx_parity_bit\)
	OR (Net_5076 and \SIM800L:SIM:BUART:rx_parity_bit\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\FINGER:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 4):
\FINGER:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= ((not \FINGER:BUART:pollcount_1\ and not \FINGER:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\FINGER:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\' (cost = 0):
\FINGER:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ <= (not \FINGER:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\FINGER:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_1\' (cost = 2):
\FINGER:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_1\ <= ((not \FINGER:BUART:pollcount_0\ and \FINGER:BUART:pollcount_1\)
	OR (not \FINGER:BUART:pollcount_1\ and \FINGER:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\FINGER:BUART:rx_postpoll\' (cost = 72):
\FINGER:BUART:rx_postpoll\ <= (\FINGER:BUART:pollcount_1\
	OR (Net_6052 and \FINGER:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\FINGER:BUART:sRX:MODULE_11:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\FINGER:BUART:sRX:MODULE_11:g1:a0:gx:u0:xnor_array_0\ <= ((not \FINGER:BUART:pollcount_1\ and not Net_6052 and not \FINGER:BUART:rx_parity_bit\)
	OR (not \FINGER:BUART:pollcount_1\ and not \FINGER:BUART:pollcount_0\ and not \FINGER:BUART:rx_parity_bit\)
	OR (\FINGER:BUART:pollcount_1\ and \FINGER:BUART:rx_parity_bit\)
	OR (Net_6052 and \FINGER:BUART:pollcount_0\ and \FINGER:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\FINGER:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\FINGER:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_1\ <= ((not \FINGER:BUART:pollcount_1\ and not Net_6052 and not \FINGER:BUART:rx_parity_bit\)
	OR (not \FINGER:BUART:pollcount_1\ and not \FINGER:BUART:pollcount_0\ and not \FINGER:BUART:rx_parity_bit\)
	OR (\FINGER:BUART:pollcount_1\ and \FINGER:BUART:rx_parity_bit\)
	OR (Net_6052 and \FINGER:BUART:pollcount_0\ and \FINGER:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 85 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \FINGER:BUART:rx_status_0\ to zero
Aliasing \FINGER:BUART:rx_status_6\ to zero
Aliasing \HMI:UART:BUART:rx_status_0\ to zero
Aliasing \HMI:UART:BUART:rx_status_6\ to zero
Aliasing \SIM800L:SIM:BUART:rx_status_0\ to zero
Aliasing \SIM800L:SIM:BUART:rx_status_6\ to zero
Aliasing \FINGER:BUART:rx_markspace_status\\D\ to zero
Aliasing \FINGER:BUART:rx_parity_error_status\\D\ to zero
Aliasing \FINGER:BUART:rx_addr_match_status\\D\ to zero
Aliasing \HMI:UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \HMI:UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \HMI:UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \MDB:UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \SIM800L:SIM:BUART:rx_markspace_status\\D\ to zero
Aliasing \SIM800L:SIM:BUART:rx_parity_error_status\\D\ to zero
Aliasing \SIM800L:SIM:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \FINGER:BUART:rx_bitclk_enable\[310] = \FINGER:BUART:rx_bitclk\[358]
Removing Lhs of wire \FINGER:BUART:rx_status_0\[409] = zero[2]
Removing Lhs of wire \FINGER:BUART:rx_status_6\[418] = zero[2]
Removing Rhs of wire \HMI:UART:BUART:rx_bitclk_enable\[808] = \HMI:UART:BUART:rx_bitclk\[856]
Removing Lhs of wire \HMI:UART:BUART:rx_status_0\[859] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:rx_status_6\[868] = zero[2]
Removing Rhs of wire \MDB:UART:BUART:rx_bitclk_enable\[1159] = \MDB:UART:BUART:rx_bitclk\[1207]
Removing Rhs of wire \SIM800L:SIM:BUART:rx_bitclk_enable\[1427] = \SIM800L:SIM:BUART:rx_bitclk\[1475]
Removing Lhs of wire \SIM800L:SIM:BUART:rx_status_0\[1477] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:rx_status_6\[1486] = zero[2]
Removing Lhs of wire \FINGER:BUART:tx_ctrl_mark_last\\D\[1617] = \FINGER:BUART:tx_ctrl_mark_last\[301]
Removing Lhs of wire \FINGER:BUART:rx_markspace_status\\D\[1629] = zero[2]
Removing Lhs of wire \FINGER:BUART:rx_parity_error_status\\D\[1630] = zero[2]
Removing Lhs of wire \FINGER:BUART:rx_addr_match_status\\D\[1632] = zero[2]
Removing Lhs of wire \FINGER:BUART:rx_markspace_pre\\D\[1633] = \FINGER:BUART:rx_markspace_pre\[422]
Removing Lhs of wire \FINGER:BUART:rx_parity_bit\\D\[1638] = \FINGER:BUART:rx_parity_bit\[428]
Removing Lhs of wire \HMI:UART:BUART:tx_ctrl_mark_last\\D\[1660] = \HMI:UART:BUART:tx_ctrl_mark_last\[799]
Removing Lhs of wire \HMI:UART:BUART:rx_markspace_status\\D\[1670] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:rx_parity_error_status\\D\[1671] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:rx_addr_match_status\\D\[1673] = zero[2]
Removing Lhs of wire \HMI:UART:BUART:rx_markspace_pre\\D\[1674] = \HMI:UART:BUART:rx_markspace_pre\[872]
Removing Lhs of wire \MDB:UART:BUART:tx_ctrl_mark_last\\D\[1687] = \MDB:UART:BUART:control_2\[1070]
Removing Lhs of wire \MDB:UART:BUART:rx_parity_error_status\\D\[1698] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:tx_ctrl_mark_last\\D\[1714] = \SIM800L:SIM:BUART:tx_ctrl_mark_last\[1418]
Removing Lhs of wire \SIM800L:SIM:BUART:rx_markspace_status\\D\[1724] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:rx_parity_error_status\\D\[1725] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:rx_addr_match_status\\D\[1727] = zero[2]
Removing Lhs of wire \SIM800L:SIM:BUART:rx_markspace_pre\\D\[1728] = \SIM800L:SIM:BUART:rx_markspace_pre\[1490]

------------------------------------------------------
Aliased 0 equations, 28 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\FINGER:BUART:sRX:MODULE_11:g1:a0:xneq\ <= ((not \FINGER:BUART:rx_parity_bit\ and Net_6052 and \FINGER:BUART:pollcount_0\)
	OR (not \FINGER:BUART:pollcount_1\ and not \FINGER:BUART:pollcount_0\ and \FINGER:BUART:rx_parity_bit\)
	OR (not \FINGER:BUART:pollcount_1\ and not Net_6052 and \FINGER:BUART:rx_parity_bit\)
	OR (not \FINGER:BUART:rx_parity_bit\ and \FINGER:BUART:pollcount_1\));

Note:  Deleted unused equation:
\HMI:UART:BUART:sRX:MODULE_2:g1:a0:xneq\ <= ((not \HMI:UART:BUART:rx_parity_bit\ and Net_5056)
	OR (not Net_5056 and \HMI:UART:BUART:rx_parity_bit\));

Note:  Deleted unused equation:
\MDB:UART:BUART:sRX:MODULE_4:g1:a0:xneq\ <= ((not \MDB:UART:BUART:rx_parity_bit\ and Net_5041)
	OR (not Net_5041 and \MDB:UART:BUART:rx_parity_bit\));

Note:  Deleted unused equation:
\SIM800L:SIM:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \SIM800L:SIM:BUART:rx_parity_bit\ and Net_5076)
	OR (not Net_5076 and \SIM800L:SIM:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\Psoc_Creator\EkiaDoroti\Principal.cydsn\Principal.cyprj -dcpsoc3 Principal.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 5s.209ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Monday, 21 August 2023 23:58:27
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=\\Mac\Home\Documents\Psoc_Creator\EkiaDoroti\Principal.cydsn\Principal.cyprj -d CY8C5287AXI-LP095 Principal.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.454ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \FINGER:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \FINGER:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \FINGER:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \FINGER:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \FINGER:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \memoriaSD:SPI0:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \HMI:UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \HMI:Net_13\ from registered to combinatorial
    Converted constant MacroCell: \HMI:UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \HMI:UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \HMI:UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \HMI:UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \MDB:UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \MDB:Net_30\ from registered to combinatorial
    Converted constant MacroCell: \MDB:UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \MDB:UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \SIM800L:SIM:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \SIM800L:Net_24\ from registered to combinatorial
    Converted constant MacroCell: \SIM800L:SIM:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \SIM800L:SIM:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \SIM800L:SIM:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \SIM800L:SIM:BUART:rx_break_status\ from registered to combinatorial
Assigning clock BusPrincipal_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'dwClock_1'. Fanout=0, Signal=ClockBlock_dwClock_1
    Digital Clock 1: Automatic-assigning  clock 'Clock_lento'. Fanout=1, Signal=variable_lento
    Digital Clock 2: Automatic-assigning  clock 'Clock_variable'. Fanout=1, Signal=reloj_variable
    Digital Clock 3: Automatic-assigning  clock 'memoriaSD_Clock_1'. Fanout=1, Signal=\memoriaSD:Net_19\
    Digital Clock 4: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=reloj_com
    Digital Clock 5: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_5139
    Digital Clock 6: Automatic-assigning  clock 'Clk_general'. Fanout=1, Signal=reloj_general
    Analog  Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_5625
    Digital Clock 7: Automatic-assigning  clock 'Clock_fijo'. Fanout=2, Signal=reloj_fijo
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \FINGER:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_fijo was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_fijo, EnableOut: Constant 1
    UDB Clk/Enable \memoriaSD:SPI0:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: memoriaSD_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: memoriaSD_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \HMI:UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_variable was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_variable, EnableOut: Constant 1
    UDB Clk/Enable \MDB:UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_fijo was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_fijo, EnableOut: Constant 1
    UDB Clk/Enable \SIM800L:SIM:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \SIM800L:SIM:BUART:rx_parity_bit\, Duplicate of \SIM800L:SIM:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\SIM800L:SIM:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SIM800L:SIM:BUART:rx_parity_bit\ (fanout=0)

    Removing \SIM800L:SIM:BUART:rx_address_detected\, Duplicate of \SIM800L:SIM:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\SIM800L:SIM:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SIM800L:SIM:BUART:rx_address_detected\ (fanout=0)

    Removing \SIM800L:SIM:BUART:rx_parity_error_pre\, Duplicate of \SIM800L:SIM:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\SIM800L:SIM:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SIM800L:SIM:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \SIM800L:SIM:BUART:rx_markspace_pre\, Duplicate of \SIM800L:SIM:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\SIM800L:SIM:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SIM800L:SIM:BUART:rx_markspace_pre\ (fanout=0)

    Removing \SIM800L:SIM:BUART:rx_state_1\, Duplicate of \SIM800L:SIM:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\SIM800L:SIM:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SIM800L:SIM:BUART:rx_state_1\ (fanout=8)

    Removing \SIM800L:SIM:BUART:tx_parity_bit\, Duplicate of \SIM800L:SIM:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\SIM800L:SIM:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SIM800L:SIM:BUART:tx_parity_bit\ (fanout=0)

    Removing \SIM800L:SIM:BUART:tx_mark\, Duplicate of \SIM800L:SIM:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\SIM800L:SIM:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SIM800L:SIM:BUART:tx_mark\ (fanout=0)

    Removing \HMI:UART:BUART:rx_parity_bit\, Duplicate of \HMI:UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\HMI:UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \HMI:UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \HMI:UART:BUART:rx_address_detected\, Duplicate of \HMI:UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\HMI:UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \HMI:UART:BUART:rx_address_detected\ (fanout=0)

    Removing \HMI:UART:BUART:rx_parity_error_pre\, Duplicate of \HMI:UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\HMI:UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \HMI:UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \HMI:UART:BUART:rx_markspace_pre\, Duplicate of \HMI:UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\HMI:UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \HMI:UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \HMI:UART:BUART:rx_state_1\, Duplicate of \HMI:UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\HMI:UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \HMI:UART:BUART:rx_state_1\ (fanout=8)

    Removing \HMI:UART:BUART:tx_parity_bit\, Duplicate of \HMI:UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\HMI:UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \HMI:UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \HMI:UART:BUART:tx_mark\, Duplicate of \HMI:UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\HMI:UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \HMI:UART:BUART:tx_mark\ (fanout=0)

    Removing \MDB:UART:BUART:rx_parity_bit\, Duplicate of \FINGER:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MDB:UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MDB:UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \MDB:UART:BUART:rx_parity_error_pre\, Duplicate of \FINGER:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MDB:UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MDB:UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \MDB:UART:BUART:rx_state_1\, Duplicate of \FINGER:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MDB:UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MDB:UART:BUART:rx_state_1\ (fanout=14)

    Removing \MDB:UART:BUART:tx_parity_bit\, Duplicate of \FINGER:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MDB:UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MDB:UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \FINGER:BUART:rx_parity_bit\, Duplicate of \FINGER:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\FINGER:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FINGER:BUART:rx_parity_bit\ (fanout=0)

    Removing \FINGER:BUART:rx_address_detected\, Duplicate of \FINGER:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\FINGER:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FINGER:BUART:rx_address_detected\ (fanout=0)

    Removing \FINGER:BUART:rx_parity_error_pre\, Duplicate of \FINGER:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\FINGER:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FINGER:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \FINGER:BUART:rx_markspace_pre\, Duplicate of \FINGER:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\FINGER:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FINGER:BUART:rx_markspace_pre\ (fanout=0)

    Removing \FINGER:BUART:rx_state_1\, Duplicate of \FINGER:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\FINGER:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FINGER:BUART:rx_state_1\ (fanout=8)

    Removing \FINGER:BUART:tx_parity_bit\, Duplicate of \FINGER:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\FINGER:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FINGER:BUART:tx_parity_bit\ (fanout=0)

    Removing \FINGER:BUART:tx_mark\, Duplicate of \FINGER:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\FINGER:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FINGER:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED_USB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_USB(0)__PA ,
            annotation => Net_567 ,
            pad => LED_USB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SIM_ON_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SIM_ON_1(0)__PA ,
            pin_input => Net_3207 ,
            pad => SIM_ON_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_ext(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_ext(0)__PA ,
            pin_input => Net_303 ,
            annotation => Net_526 ,
            pad => LED_ext(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_DEBUG(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_DEBUG(0)__PA ,
            annotation => Net_546 ,
            pad => LED_DEBUG(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_ERROR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_ERROR(0)__PA ,
            annotation => Net_571 ,
            pad => LED_ERROR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Wifi_In(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Wifi_In(0)__PA ,
            pad => Wifi_In(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Wifi_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Wifi_Out(0)__PA ,
            pad => Wifi_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Buzzer(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Buzzer(0)__PA ,
            pin_input => Net_5204 ,
            pad => Buzzer(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SIM_ON_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SIM_ON_2(0)__PA ,
            pin_input => Net_3207 ,
            pad => SIM_ON_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Ventilador(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Ventilador(0)__PA ,
            pad => Ventilador(0)_PAD );
        Properties:
        {
        }

    Pin : Name = NRF_ON(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => NRF_ON(0)__PA ,
            pad => NRF_ON(0)_PAD );
        Properties:
        {
        }

    Pin : Name = NFC_ON(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => NFC_ON(0)__PA ,
            pad => NFC_ON(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VtagUSB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VtagUSB(0)__PA ,
            pad => VtagUSB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SIM_PinReset(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SIM_PinReset(0)__PA ,
            pin_input => Net_5419 ,
            pad => SIM_PinReset(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Bus_SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Bus_SCL(0)__PA ,
            fb => \BusPrincipal:Net_1109_0\ ,
            pin_input => \BusPrincipal:Net_643_0\ ,
            pad => Bus_SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Bus_SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Bus_SDA(0)__PA ,
            fb => \BusPrincipal:Net_1109_1\ ,
            pin_input => \BusPrincipal:sda_x_wire\ ,
            pad => Bus_SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SIM_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SIM_Tx(0)__PA ,
            pin_input => Net_5418 ,
            pad => SIM_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SIM_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SIM_Rx(0)__PA ,
            fb => Net_5076 ,
            pad => SIM_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_SD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_SD(0)__PA ,
            pin_input => variable_lento_local ,
            annotation => Net_2796 ,
            pad => LED_SD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \memoriaSD:mosi0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \memoriaSD:mosi0(0)\__PA ,
            pin_input => \memoriaSD:Net_10\ ,
            pad => \memoriaSD:mosi0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \memoriaSD:miso0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \memoriaSD:miso0(0)\__PA ,
            fb => \memoriaSD:Net_16\ ,
            pad => \memoriaSD:miso0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \memoriaSD:sclk0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \memoriaSD:sclk0(0)\__PA ,
            pin_input => \memoriaSD:Net_22\ ,
            pad => \memoriaSD:sclk0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \memoriaSD:SPI0_CS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \memoriaSD:SPI0_CS(0)\__PA ,
            pad => \memoriaSD:SPI0_CS(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = RGB_Green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_Green(0)__PA ,
            annotation => Net_2906 ,
            pad => RGB_Green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_Red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_Red(0)__PA ,
            annotation => Net_2909 ,
            pad => RGB_Red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_Blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_Blue(0)__PA ,
            annotation => Net_2912 ,
            pad => RGB_Blue(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDIn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SDIn(0)__PA ,
            annotation => Net_2637 ,
            pad => SDIn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HMI_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => HMI_Tx(0)__PA ,
            pin_input => Net_5058 ,
            pad => HMI_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HMI_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HMI_Rx(0)__PA ,
            fb => Net_5056 ,
            pad => HMI_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = fotoCelda(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => fotoCelda(0)__PA ,
            analog_term => sensor_luz ,
            annotation => Net_422 ,
            pad => fotoCelda(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MDB_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MDB_Tx(0)__PA ,
            pin_input => Net_5042 ,
            pad => MDB_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MDB_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MDB_Rx(0)__PA ,
            fb => Net_5041 ,
            pad => MDB_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \AUDIO:DFP:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \AUDIO:DFP:tx(0)\__PA ,
            pad => \AUDIO:DFP:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \AUDIO:busy(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \AUDIO:busy(0)\__PA ,
            pad => \AUDIO:busy(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Finger_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Finger_Out(0)__PA ,
            pin_input => Net_6047 ,
            pad => Finger_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Finger_In(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Finger_In(0)__PA ,
            fb => Net_6052 ,
            pad => Finger_In(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\memoriaSD:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\memoriaSD:SPI0:BSPIM:state_2\ * 
              \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * 
              \memoriaSD:SPI0:BSPIM:mosi_from_dp\ * 
              \memoriaSD:SPI0:BSPIM:count_4\
            + !\memoriaSD:SPI0:BSPIM:state_2\ * 
              \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * 
              \memoriaSD:SPI0:BSPIM:mosi_from_dp\ * 
              \memoriaSD:SPI0:BSPIM:count_3\
            + !\memoriaSD:SPI0:BSPIM:state_2\ * 
              \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * 
              \memoriaSD:SPI0:BSPIM:mosi_from_dp\ * 
              \memoriaSD:SPI0:BSPIM:count_2\
            + !\memoriaSD:SPI0:BSPIM:state_2\ * 
              \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * 
              \memoriaSD:SPI0:BSPIM:mosi_from_dp\ * 
              \memoriaSD:SPI0:BSPIM:count_1\
            + !\memoriaSD:SPI0:BSPIM:state_2\ * 
              \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * 
              \memoriaSD:SPI0:BSPIM:mosi_from_dp\ * 
              !\memoriaSD:SPI0:BSPIM:count_0\
            + \memoriaSD:SPI0:BSPIM:state_2\ * \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * 
              \memoriaSD:SPI0:BSPIM:mosi_pre_reg\
            + \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * 
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              !\memoriaSD:SPI0:BSPIM:count_2\ * 
              !\memoriaSD:SPI0:BSPIM:count_1\ * 
              \memoriaSD:SPI0:BSPIM:count_0\ * 
              \memoriaSD:SPI0:BSPIM:mosi_pre_reg\
            + \memoriaSD:SPI0:BSPIM:state_1\ * \memoriaSD:SPI0:BSPIM:state_0\ * 
              \memoriaSD:SPI0:BSPIM:mosi_from_dp\ * 
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              !\memoriaSD:SPI0:BSPIM:count_2\ * 
              !\memoriaSD:SPI0:BSPIM:count_1\ * 
              !\memoriaSD:SPI0:BSPIM:count_0\ * 
              !\memoriaSD:SPI0:BSPIM:ld_ident\
        );
        Output = \memoriaSD:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=Net_6047, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FINGER:BUART:txn\
        );
        Output = Net_6047 (fanout=1)

    MacroCell: Name=\FINGER:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\FINGER:BUART:tx_state_1\ * !\FINGER:BUART:tx_state_0\ * 
              \FINGER:BUART:tx_bitclk_enable_pre\
            + !\FINGER:BUART:tx_state_1\ * !\FINGER:BUART:tx_state_0\ * 
              !\FINGER:BUART:tx_state_2\
        );
        Output = \FINGER:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\FINGER:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FINGER:BUART:tx_state_1\ * !\FINGER:BUART:tx_state_0\ * 
              \FINGER:BUART:tx_bitclk_enable_pre\ * 
              \FINGER:BUART:tx_fifo_empty\ * \FINGER:BUART:tx_state_2\
        );
        Output = \FINGER:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\FINGER:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FINGER:BUART:tx_fifo_notfull\
        );
        Output = \FINGER:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\FINGER:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * !\FINGER:BUART:rx_state_0\ * 
              !\FINGER:BUART:rx_state_3\ * !\FINGER:BUART:rx_state_2\
        );
        Output = \FINGER:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\FINGER:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FINGER:BUART:pollcount_1\
            + Net_6052 * \FINGER:BUART:pollcount_0\
        );
        Output = \FINGER:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\FINGER:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FINGER:BUART:rx_load_fifo\ * \FINGER:BUART:rx_fifofull\
        );
        Output = \FINGER:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\FINGER:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FINGER:BUART:rx_fifonotempty\ * 
              \FINGER:BUART:rx_state_stop1_reg\
        );
        Output = \FINGER:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\memoriaSD:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              !\memoriaSD:SPI0:BSPIM:count_2\ * 
              !\memoriaSD:SPI0:BSPIM:count_1\ * 
              \memoriaSD:SPI0:BSPIM:count_0\
        );
        Output = \memoriaSD:SPI0:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\memoriaSD:Net_10\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\memoriaSD:SPI0:BSPIM:state_2\ * !\memoriaSD:Net_1\ * 
              \memoriaSD:SPI0:BSPIM:mosi_hs_reg\
            + \memoriaSD:SPI0:BSPIM:state_1\ * !\memoriaSD:Net_1\ * 
              \memoriaSD:SPI0:BSPIM:mosi_hs_reg\
            + !\memoriaSD:SPI0:BSPIM:state_0\ * !\memoriaSD:Net_1\ * 
              \memoriaSD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \memoriaSD:Net_10\ (fanout=1)

    MacroCell: Name=\memoriaSD:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              \memoriaSD:SPI0:BSPIM:state_0\
        );
        Output = \memoriaSD:SPI0:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\memoriaSD:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\
        );
        Output = \memoriaSD:SPI0:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\memoriaSD:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              !\memoriaSD:SPI0:BSPIM:count_2\ * 
              !\memoriaSD:SPI0:BSPIM:count_1\ * 
              \memoriaSD:SPI0:BSPIM:count_0\ * 
              \memoriaSD:SPI0:BSPIM:rx_status_4\
        );
        Output = \memoriaSD:SPI0:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_5058, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HMI:UART:BUART:txn\
        );
        Output = Net_5058 (fanout=1)

    MacroCell: Name=\HMI:UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\HMI:UART:BUART:tx_state_1\ * !\HMI:UART:BUART:tx_state_0\ * 
              \HMI:UART:BUART:tx_bitclk_enable_pre\
            + !\HMI:UART:BUART:tx_state_1\ * !\HMI:UART:BUART:tx_state_0\ * 
              !\HMI:UART:BUART:tx_state_2\
        );
        Output = \HMI:UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\HMI:UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HMI:UART:BUART:tx_state_1\ * !\HMI:UART:BUART:tx_state_0\ * 
              \HMI:UART:BUART:tx_bitclk_enable_pre\ * 
              \HMI:UART:BUART:tx_fifo_empty\ * \HMI:UART:BUART:tx_state_2\
        );
        Output = \HMI:UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\HMI:UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HMI:UART:BUART:tx_fifo_notfull\
        );
        Output = \HMI:UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\HMI:UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              !\HMI:UART:BUART:rx_state_0\ * !\HMI:UART:BUART:rx_state_3\ * 
              !\HMI:UART:BUART:rx_state_2\
        );
        Output = \HMI:UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\HMI:UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HMI:UART:BUART:rx_load_fifo\ * \HMI:UART:BUART:rx_fifofull\
        );
        Output = \HMI:UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\HMI:UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HMI:UART:BUART:rx_fifonotempty\ * 
              \HMI:UART:BUART:rx_state_stop1_reg\
        );
        Output = \HMI:UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_5042, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MDB:UART:BUART:txn\
        );
        Output = Net_5042 (fanout=1)

    MacroCell: Name=\MDB:UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MDB:UART:BUART:tx_state_1\ * !\MDB:UART:BUART:tx_state_0\ * 
              \MDB:UART:BUART:tx_bitclk_enable_pre\
            + !\MDB:UART:BUART:tx_state_1\ * !\MDB:UART:BUART:tx_state_0\ * 
              !\MDB:UART:BUART:tx_state_2\
        );
        Output = \MDB:UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\MDB:UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MDB:UART:BUART:tx_state_1\ * !\MDB:UART:BUART:tx_state_0\ * 
              \MDB:UART:BUART:tx_bitclk_enable_pre\ * 
              \MDB:UART:BUART:tx_fifo_empty\ * \MDB:UART:BUART:tx_state_2\
        );
        Output = \MDB:UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\MDB:UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MDB:UART:BUART:tx_fifo_notfull\
        );
        Output = \MDB:UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\MDB:UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * !\MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\
        );
        Output = \MDB:UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\MDB:UART:BUART:rx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MDB:UART:BUART:control_7\ * !\MDB:UART:BUART:control_6\ * 
              !\MDB:UART:BUART:control_5\
            + !\MDB:UART:BUART:rx_markspace_status\
        );
        Output = \MDB:UART:BUART:rx_status_0\ (fanout=1)

    MacroCell: Name=\MDB:UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDB:UART:BUART:rx_load_fifo\ * \MDB:UART:BUART:rx_fifofull\
        );
        Output = \MDB:UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\MDB:UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDB:UART:BUART:rx_fifonotempty\ * 
              \MDB:UART:BUART:rx_state_stop1_reg\
        );
        Output = \MDB:UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\MDB:UART:BUART:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MDB:UART:BUART:control_7\ * !\MDB:UART:BUART:control_6\ * 
              !\MDB:UART:BUART:control_5\
            + !\MDB:UART:BUART:rx_addr_match_status\
        );
        Output = \MDB:UART:BUART:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_5418, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SIM800L:SIM:BUART:txn\
        );
        Output = Net_5418 (fanout=1)

    MacroCell: Name=\SIM800L:SIM:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SIM800L:SIM:BUART:tx_state_1\ * 
              !\SIM800L:SIM:BUART:tx_state_0\ * 
              \SIM800L:SIM:BUART:tx_bitclk_enable_pre\
            + !\SIM800L:SIM:BUART:tx_state_1\ * 
              !\SIM800L:SIM:BUART:tx_state_0\ * 
              !\SIM800L:SIM:BUART:tx_state_2\
        );
        Output = \SIM800L:SIM:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\SIM800L:SIM:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SIM800L:SIM:BUART:tx_state_1\ * 
              !\SIM800L:SIM:BUART:tx_state_0\ * 
              \SIM800L:SIM:BUART:tx_bitclk_enable_pre\ * 
              \SIM800L:SIM:BUART:tx_fifo_empty\ * 
              \SIM800L:SIM:BUART:tx_state_2\
        );
        Output = \SIM800L:SIM:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\SIM800L:SIM:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SIM800L:SIM:BUART:tx_fifo_notfull\
        );
        Output = \SIM800L:SIM:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\SIM800L:SIM:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              !\SIM800L:SIM:BUART:rx_state_0\ * 
              !\SIM800L:SIM:BUART:rx_state_3\ * 
              !\SIM800L:SIM:BUART:rx_state_2\
        );
        Output = \SIM800L:SIM:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\SIM800L:SIM:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SIM800L:SIM:BUART:rx_load_fifo\ * 
              \SIM800L:SIM:BUART:rx_fifofull\
        );
        Output = \SIM800L:SIM:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\SIM800L:SIM:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SIM800L:SIM:BUART:rx_fifonotempty\ * 
              \SIM800L:SIM:BUART:rx_state_stop1_reg\
        );
        Output = \SIM800L:SIM:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\FINGER:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \FINGER:BUART:txn\ * \FINGER:BUART:tx_state_1\ * 
              !\FINGER:BUART:tx_bitclk\
            + \FINGER:BUART:txn\ * \FINGER:BUART:tx_state_2\
            + !\FINGER:BUART:tx_state_1\ * \FINGER:BUART:tx_state_0\ * 
              !\FINGER:BUART:tx_shift_out\ * !\FINGER:BUART:tx_state_2\
            + !\FINGER:BUART:tx_state_1\ * \FINGER:BUART:tx_state_0\ * 
              !\FINGER:BUART:tx_state_2\ * !\FINGER:BUART:tx_bitclk\
            + \FINGER:BUART:tx_state_1\ * !\FINGER:BUART:tx_state_0\ * 
              !\FINGER:BUART:tx_shift_out\ * !\FINGER:BUART:tx_state_2\ * 
              !\FINGER:BUART:tx_counter_dp\ * \FINGER:BUART:tx_bitclk\
        );
        Output = \FINGER:BUART:txn\ (fanout=2)

    MacroCell: Name=\FINGER:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \FINGER:BUART:tx_state_1\ * \FINGER:BUART:tx_state_0\ * 
              \FINGER:BUART:tx_bitclk_enable_pre\ * \FINGER:BUART:tx_state_2\
            + \FINGER:BUART:tx_state_1\ * !\FINGER:BUART:tx_state_2\ * 
              \FINGER:BUART:tx_counter_dp\ * \FINGER:BUART:tx_bitclk\
            + \FINGER:BUART:tx_state_0\ * !\FINGER:BUART:tx_state_2\ * 
              \FINGER:BUART:tx_bitclk\
        );
        Output = \FINGER:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\FINGER:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FINGER:BUART:tx_state_1\ * !\FINGER:BUART:tx_state_0\ * 
              \FINGER:BUART:tx_bitclk_enable_pre\ * 
              !\FINGER:BUART:tx_fifo_empty\
            + !\FINGER:BUART:tx_state_1\ * !\FINGER:BUART:tx_state_0\ * 
              !\FINGER:BUART:tx_fifo_empty\ * !\FINGER:BUART:tx_state_2\
            + \FINGER:BUART:tx_state_1\ * \FINGER:BUART:tx_state_0\ * 
              \FINGER:BUART:tx_bitclk_enable_pre\ * 
              \FINGER:BUART:tx_fifo_empty\ * \FINGER:BUART:tx_state_2\
            + \FINGER:BUART:tx_state_0\ * !\FINGER:BUART:tx_state_2\ * 
              \FINGER:BUART:tx_bitclk\
        );
        Output = \FINGER:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\FINGER:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FINGER:BUART:tx_state_1\ * !\FINGER:BUART:tx_state_0\ * 
              \FINGER:BUART:tx_bitclk_enable_pre\ * \FINGER:BUART:tx_state_2\
            + \FINGER:BUART:tx_state_1\ * \FINGER:BUART:tx_state_0\ * 
              \FINGER:BUART:tx_bitclk_enable_pre\ * \FINGER:BUART:tx_state_2\
            + \FINGER:BUART:tx_state_1\ * \FINGER:BUART:tx_state_0\ * 
              !\FINGER:BUART:tx_state_2\ * \FINGER:BUART:tx_bitclk\
            + \FINGER:BUART:tx_state_1\ * !\FINGER:BUART:tx_state_2\ * 
              \FINGER:BUART:tx_counter_dp\ * \FINGER:BUART:tx_bitclk\
        );
        Output = \FINGER:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\FINGER:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\FINGER:BUART:tx_state_1\ * !\FINGER:BUART:tx_state_0\ * 
              \FINGER:BUART:tx_state_2\
            + !\FINGER:BUART:tx_bitclk_enable_pre\
        );
        Output = \FINGER:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\FINGER:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FINGER:BUART:tx_ctrl_mark_last\ (fanout=22)

    MacroCell: Name=\FINGER:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * !\FINGER:BUART:rx_state_0\ * 
              \FINGER:BUART:rx_bitclk_enable\ * !\FINGER:BUART:rx_state_3\ * 
              \FINGER:BUART:rx_state_2\ * !\FINGER:BUART:pollcount_1\ * 
              !Net_6052
            + !\FINGER:BUART:tx_ctrl_mark_last\ * !\FINGER:BUART:rx_state_0\ * 
              \FINGER:BUART:rx_bitclk_enable\ * !\FINGER:BUART:rx_state_3\ * 
              \FINGER:BUART:rx_state_2\ * !\FINGER:BUART:pollcount_1\ * 
              !\FINGER:BUART:pollcount_0\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \FINGER:BUART:rx_state_0\ * 
              !\FINGER:BUART:rx_state_3\ * !\FINGER:BUART:rx_state_2\ * 
              !\FINGER:BUART:rx_count_6\ * !\FINGER:BUART:rx_count_5\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \FINGER:BUART:rx_state_0\ * 
              !\FINGER:BUART:rx_state_3\ * !\FINGER:BUART:rx_state_2\ * 
              !\FINGER:BUART:rx_count_6\ * !\FINGER:BUART:rx_count_4\
        );
        Output = \FINGER:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\FINGER:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * !\FINGER:BUART:rx_state_0\ * 
              \FINGER:BUART:rx_bitclk_enable\ * \FINGER:BUART:rx_state_3\ * 
              !\FINGER:BUART:rx_state_2\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \FINGER:BUART:rx_state_0\ * 
              !\FINGER:BUART:rx_state_3\ * !\FINGER:BUART:rx_state_2\ * 
              !\FINGER:BUART:rx_count_6\ * !\FINGER:BUART:rx_count_5\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \FINGER:BUART:rx_state_0\ * 
              !\FINGER:BUART:rx_state_3\ * !\FINGER:BUART:rx_state_2\ * 
              !\FINGER:BUART:rx_count_6\ * !\FINGER:BUART:rx_count_4\
        );
        Output = \FINGER:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\FINGER:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * !\FINGER:BUART:rx_state_0\ * 
              \FINGER:BUART:rx_bitclk_enable\ * \FINGER:BUART:rx_state_3\ * 
              \FINGER:BUART:rx_state_2\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \FINGER:BUART:rx_state_0\ * 
              !\FINGER:BUART:rx_state_3\ * !\FINGER:BUART:rx_state_2\ * 
              !\FINGER:BUART:rx_count_6\ * !\FINGER:BUART:rx_count_5\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \FINGER:BUART:rx_state_0\ * 
              !\FINGER:BUART:rx_state_3\ * !\FINGER:BUART:rx_state_2\ * 
              !\FINGER:BUART:rx_count_6\ * !\FINGER:BUART:rx_count_4\
        );
        Output = \FINGER:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\FINGER:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * !\FINGER:BUART:rx_state_0\ * 
              \FINGER:BUART:rx_bitclk_enable\ * \FINGER:BUART:rx_state_3\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * !\FINGER:BUART:rx_state_0\ * 
              \FINGER:BUART:rx_bitclk_enable\ * \FINGER:BUART:rx_state_2\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * !\FINGER:BUART:rx_state_0\ * 
              !\FINGER:BUART:rx_state_3\ * !\FINGER:BUART:rx_state_2\ * 
              !Net_6052 * \FINGER:BUART:rx_last\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \FINGER:BUART:rx_state_0\ * 
              !\FINGER:BUART:rx_state_3\ * !\FINGER:BUART:rx_state_2\ * 
              !\FINGER:BUART:rx_count_6\ * !\FINGER:BUART:rx_count_5\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \FINGER:BUART:rx_state_0\ * 
              !\FINGER:BUART:rx_state_3\ * !\FINGER:BUART:rx_state_2\ * 
              !\FINGER:BUART:rx_count_6\ * !\FINGER:BUART:rx_count_4\
        );
        Output = \FINGER:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\FINGER:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FINGER:BUART:rx_count_2\ * !\FINGER:BUART:rx_count_1\ * 
              !\FINGER:BUART:rx_count_0\
        );
        Output = \FINGER:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\FINGER:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\FINGER:BUART:tx_ctrl_mark_last\ * !\FINGER:BUART:rx_state_0\ * 
              \FINGER:BUART:rx_state_3\ * \FINGER:BUART:rx_state_2\
        );
        Output = \FINGER:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\FINGER:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FINGER:BUART:rx_count_2\ * !\FINGER:BUART:rx_count_1\ * 
              !\FINGER:BUART:pollcount_1\ * Net_6052 * 
              \FINGER:BUART:pollcount_0\
            + !\FINGER:BUART:rx_count_2\ * !\FINGER:BUART:rx_count_1\ * 
              \FINGER:BUART:pollcount_1\ * !Net_6052
            + !\FINGER:BUART:rx_count_2\ * !\FINGER:BUART:rx_count_1\ * 
              \FINGER:BUART:pollcount_1\ * !\FINGER:BUART:pollcount_0\
        );
        Output = \FINGER:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\FINGER:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FINGER:BUART:rx_count_2\ * !\FINGER:BUART:rx_count_1\ * 
              !Net_6052 * \FINGER:BUART:pollcount_0\
            + !\FINGER:BUART:rx_count_2\ * !\FINGER:BUART:rx_count_1\ * 
              Net_6052 * !\FINGER:BUART:pollcount_0\
        );
        Output = \FINGER:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\FINGER:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * !\FINGER:BUART:rx_state_0\ * 
              \FINGER:BUART:rx_bitclk_enable\ * \FINGER:BUART:rx_state_3\ * 
              \FINGER:BUART:rx_state_2\ * !\FINGER:BUART:pollcount_1\ * 
              !Net_6052
            + !\FINGER:BUART:tx_ctrl_mark_last\ * !\FINGER:BUART:rx_state_0\ * 
              \FINGER:BUART:rx_bitclk_enable\ * \FINGER:BUART:rx_state_3\ * 
              \FINGER:BUART:rx_state_2\ * !\FINGER:BUART:pollcount_1\ * 
              !\FINGER:BUART:pollcount_0\
        );
        Output = \FINGER:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\FINGER:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6052
        );
        Output = \FINGER:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\memoriaSD:SPI0:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\memoriaSD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              \memoriaSD:SPI0:BSPIM:state_0\
            + \memoriaSD:SPI0:BSPIM:state_2\ * \memoriaSD:SPI0:BSPIM:state_1\ * 
              \memoriaSD:SPI0:BSPIM:state_0\
            + \memoriaSD:SPI0:BSPIM:state_1\ * \memoriaSD:SPI0:BSPIM:state_0\ * 
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              !\memoriaSD:SPI0:BSPIM:count_2\ * 
              \memoriaSD:SPI0:BSPIM:count_1\ * 
              !\memoriaSD:SPI0:BSPIM:count_0\ * 
              !\memoriaSD:SPI0:BSPIM:ld_ident\
            + \memoriaSD:SPI0:BSPIM:state_1\ * \memoriaSD:SPI0:BSPIM:state_0\ * 
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              \memoriaSD:SPI0:BSPIM:count_2\ * \memoriaSD:SPI0:BSPIM:count_1\ * 
              !\memoriaSD:SPI0:BSPIM:count_0\ * 
              !\memoriaSD:SPI0:BSPIM:tx_status_1\
        );
        Output = \memoriaSD:SPI0:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\memoriaSD:SPI0:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\memoriaSD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\
            + !\memoriaSD:SPI0:BSPIM:state_2\ * 
              \memoriaSD:SPI0:BSPIM:state_1\ * \memoriaSD:SPI0:BSPIM:state_0\ * 
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              !\memoriaSD:SPI0:BSPIM:count_2\ * 
              \memoriaSD:SPI0:BSPIM:count_1\ * 
              !\memoriaSD:SPI0:BSPIM:count_0\ * 
              !\memoriaSD:SPI0:BSPIM:ld_ident\
            + !\memoriaSD:SPI0:BSPIM:state_2\ * 
              \memoriaSD:SPI0:BSPIM:state_1\ * \memoriaSD:SPI0:BSPIM:state_0\ * 
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              \memoriaSD:SPI0:BSPIM:count_2\ * \memoriaSD:SPI0:BSPIM:count_1\ * 
              !\memoriaSD:SPI0:BSPIM:count_0\ * 
              !\memoriaSD:SPI0:BSPIM:tx_status_1\
            + \memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              \memoriaSD:SPI0:BSPIM:state_0\
        );
        Output = \memoriaSD:SPI0:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\memoriaSD:SPI0:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\memoriaSD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              \memoriaSD:SPI0:BSPIM:state_0\
            + !\memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              \memoriaSD:SPI0:BSPIM:tx_status_1\
            + !\memoriaSD:SPI0:BSPIM:state_2\ * 
              \memoriaSD:SPI0:BSPIM:state_0\ * 
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              !\memoriaSD:SPI0:BSPIM:count_2\ * 
              \memoriaSD:SPI0:BSPIM:count_1\ * 
              !\memoriaSD:SPI0:BSPIM:count_0\ * 
              !\memoriaSD:SPI0:BSPIM:ld_ident\
        );
        Output = \memoriaSD:SPI0:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=\memoriaSD:Net_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\memoriaSD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              \memoriaSD:SPI0:BSPIM:state_0\
            + \memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * !\memoriaSD:Net_1\
            + \memoriaSD:SPI0:BSPIM:state_1\ * !\memoriaSD:Net_1\
        );
        Output = \memoriaSD:Net_1\ (fanout=2)

    MacroCell: Name=\memoriaSD:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\memoriaSD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\memoriaSD:SPI0:BSPIM:state_2\ * 
              \memoriaSD:SPI0:BSPIM:state_1\ * \memoriaSD:SPI0:BSPIM:state_0\ * 
              \memoriaSD:SPI0:BSPIM:mosi_from_dp_reg\
            + \memoriaSD:SPI0:BSPIM:state_2\ * \memoriaSD:SPI0:BSPIM:state_1\ * 
              \memoriaSD:SPI0:BSPIM:state_0\ * 
              \memoriaSD:SPI0:BSPIM:mosi_from_dp\
            + !\memoriaSD:SPI0:BSPIM:state_1\ * 
              \memoriaSD:SPI0:BSPIM:mosi_hs_reg\
            + !\memoriaSD:SPI0:BSPIM:state_0\ * 
              \memoriaSD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \memoriaSD:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\memoriaSD:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\memoriaSD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\memoriaSD:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\memoriaSD:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \memoriaSD:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\memoriaSD:SPI0:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\memoriaSD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              !\memoriaSD:SPI0:BSPIM:count_2\ * 
              !\memoriaSD:SPI0:BSPIM:count_1\ * 
              !\memoriaSD:SPI0:BSPIM:count_0\ * 
              \memoriaSD:SPI0:BSPIM:load_cond\
            + \memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * 
              !\memoriaSD:SPI0:BSPIM:load_cond\
            + \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              !\memoriaSD:SPI0:BSPIM:count_2\ * 
              !\memoriaSD:SPI0:BSPIM:count_1\ * 
              !\memoriaSD:SPI0:BSPIM:count_0\ * 
              \memoriaSD:SPI0:BSPIM:load_cond\
            + \memoriaSD:SPI0:BSPIM:state_0\ * 
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              !\memoriaSD:SPI0:BSPIM:count_2\ * 
              !\memoriaSD:SPI0:BSPIM:count_1\ * 
              !\memoriaSD:SPI0:BSPIM:count_0\ * 
              \memoriaSD:SPI0:BSPIM:load_cond\
        );
        Output = \memoriaSD:SPI0:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\memoriaSD:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\memoriaSD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \memoriaSD:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \memoriaSD:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\memoriaSD:SPI0:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\memoriaSD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\memoriaSD:SPI0:BSPIM:state_2\ * 
              \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * 
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              !\memoriaSD:SPI0:BSPIM:count_2\ * 
              !\memoriaSD:SPI0:BSPIM:count_1\ * 
              \memoriaSD:SPI0:BSPIM:count_0\ * 
              \memoriaSD:SPI0:BSPIM:ld_ident\
            + \memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * 
              !\memoriaSD:SPI0:BSPIM:ld_ident\
        );
        Output = \memoriaSD:SPI0:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\memoriaSD:SPI0:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\memoriaSD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * 
              \memoriaSD:SPI0:BSPIM:cnt_enable\
            + \memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              \memoriaSD:SPI0:BSPIM:state_0\ * 
              \memoriaSD:SPI0:BSPIM:cnt_enable\
            + \memoriaSD:SPI0:BSPIM:state_2\ * \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * 
              !\memoriaSD:SPI0:BSPIM:cnt_enable\
        );
        Output = \memoriaSD:SPI0:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\memoriaSD:Net_22\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\memoriaSD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \memoriaSD:SPI0:BSPIM:state_2\ * \memoriaSD:SPI0:BSPIM:state_1\ * 
              \memoriaSD:Net_22\
            + \memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\
            + \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\
        );
        Output = \memoriaSD:Net_22\ (fanout=2)

    MacroCell: Name=\HMI:UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \HMI:UART:BUART:txn\ * \HMI:UART:BUART:tx_state_1\ * 
              !\HMI:UART:BUART:tx_bitclk\
            + \HMI:UART:BUART:txn\ * \HMI:UART:BUART:tx_state_2\
            + !\HMI:UART:BUART:tx_state_1\ * \HMI:UART:BUART:tx_state_0\ * 
              !\HMI:UART:BUART:tx_shift_out\ * !\HMI:UART:BUART:tx_state_2\
            + !\HMI:UART:BUART:tx_state_1\ * \HMI:UART:BUART:tx_state_0\ * 
              !\HMI:UART:BUART:tx_state_2\ * !\HMI:UART:BUART:tx_bitclk\
            + \HMI:UART:BUART:tx_state_1\ * !\HMI:UART:BUART:tx_state_0\ * 
              !\HMI:UART:BUART:tx_shift_out\ * !\HMI:UART:BUART:tx_state_2\ * 
              !\HMI:UART:BUART:tx_counter_dp\ * \HMI:UART:BUART:tx_bitclk\
        );
        Output = \HMI:UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\HMI:UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \HMI:UART:BUART:tx_state_1\ * \HMI:UART:BUART:tx_state_0\ * 
              \HMI:UART:BUART:tx_bitclk_enable_pre\ * 
              \HMI:UART:BUART:tx_state_2\
            + \HMI:UART:BUART:tx_state_1\ * !\HMI:UART:BUART:tx_state_2\ * 
              \HMI:UART:BUART:tx_counter_dp\ * \HMI:UART:BUART:tx_bitclk\
            + \HMI:UART:BUART:tx_state_0\ * !\HMI:UART:BUART:tx_state_2\ * 
              \HMI:UART:BUART:tx_bitclk\
        );
        Output = \HMI:UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\HMI:UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\HMI:UART:BUART:tx_state_1\ * !\HMI:UART:BUART:tx_state_0\ * 
              \HMI:UART:BUART:tx_bitclk_enable_pre\ * 
              !\HMI:UART:BUART:tx_fifo_empty\
            + !\HMI:UART:BUART:tx_state_1\ * !\HMI:UART:BUART:tx_state_0\ * 
              !\HMI:UART:BUART:tx_fifo_empty\ * !\HMI:UART:BUART:tx_state_2\
            + \HMI:UART:BUART:tx_state_1\ * \HMI:UART:BUART:tx_state_0\ * 
              \HMI:UART:BUART:tx_bitclk_enable_pre\ * 
              \HMI:UART:BUART:tx_fifo_empty\ * \HMI:UART:BUART:tx_state_2\
            + \HMI:UART:BUART:tx_state_0\ * !\HMI:UART:BUART:tx_state_2\ * 
              \HMI:UART:BUART:tx_bitclk\
        );
        Output = \HMI:UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\HMI:UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\HMI:UART:BUART:tx_state_1\ * !\HMI:UART:BUART:tx_state_0\ * 
              \HMI:UART:BUART:tx_bitclk_enable_pre\ * 
              \HMI:UART:BUART:tx_state_2\
            + \HMI:UART:BUART:tx_state_1\ * \HMI:UART:BUART:tx_state_0\ * 
              \HMI:UART:BUART:tx_bitclk_enable_pre\ * 
              \HMI:UART:BUART:tx_state_2\
            + \HMI:UART:BUART:tx_state_1\ * \HMI:UART:BUART:tx_state_0\ * 
              !\HMI:UART:BUART:tx_state_2\ * \HMI:UART:BUART:tx_bitclk\
            + \HMI:UART:BUART:tx_state_1\ * !\HMI:UART:BUART:tx_state_2\ * 
              \HMI:UART:BUART:tx_counter_dp\ * \HMI:UART:BUART:tx_bitclk\
        );
        Output = \HMI:UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\HMI:UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\HMI:UART:BUART:tx_state_1\ * !\HMI:UART:BUART:tx_state_0\ * 
              \HMI:UART:BUART:tx_state_2\
            + !\HMI:UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \HMI:UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\HMI:UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \HMI:UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\HMI:UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              !\HMI:UART:BUART:rx_state_0\ * 
              \HMI:UART:BUART:rx_bitclk_enable\ * 
              !\HMI:UART:BUART:rx_state_3\ * \HMI:UART:BUART:rx_state_2\ * 
              !Net_5056_SYNCOUT
            + !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              \HMI:UART:BUART:rx_state_0\ * !\HMI:UART:BUART:rx_state_3\ * 
              !\HMI:UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_5
            + !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              \HMI:UART:BUART:rx_state_0\ * !\HMI:UART:BUART:rx_state_3\ * 
              !\HMI:UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \HMI:UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\HMI:UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              !\HMI:UART:BUART:rx_state_0\ * 
              \HMI:UART:BUART:rx_bitclk_enable\ * \HMI:UART:BUART:rx_state_3\ * 
              !\HMI:UART:BUART:rx_state_2\
            + !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              \HMI:UART:BUART:rx_state_0\ * !\HMI:UART:BUART:rx_state_3\ * 
              !\HMI:UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_5
            + !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              \HMI:UART:BUART:rx_state_0\ * !\HMI:UART:BUART:rx_state_3\ * 
              !\HMI:UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \HMI:UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\HMI:UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              !\HMI:UART:BUART:rx_state_0\ * 
              \HMI:UART:BUART:rx_bitclk_enable\ * \HMI:UART:BUART:rx_state_3\ * 
              \HMI:UART:BUART:rx_state_2\
            + !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              \HMI:UART:BUART:rx_state_0\ * !\HMI:UART:BUART:rx_state_3\ * 
              !\HMI:UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_5
            + !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              \HMI:UART:BUART:rx_state_0\ * !\HMI:UART:BUART:rx_state_3\ * 
              !\HMI:UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \HMI:UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\HMI:UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              !\HMI:UART:BUART:rx_state_0\ * 
              \HMI:UART:BUART:rx_bitclk_enable\ * \HMI:UART:BUART:rx_state_3\
            + !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              !\HMI:UART:BUART:rx_state_0\ * 
              \HMI:UART:BUART:rx_bitclk_enable\ * \HMI:UART:BUART:rx_state_2\
            + !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              !\HMI:UART:BUART:rx_state_0\ * !\HMI:UART:BUART:rx_state_3\ * 
              !\HMI:UART:BUART:rx_state_2\ * \HMI:UART:BUART:rx_last\ * 
              !Net_5056_SYNCOUT
            + !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              \HMI:UART:BUART:rx_state_0\ * !\HMI:UART:BUART:rx_state_3\ * 
              !\HMI:UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_5
            + !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              \HMI:UART:BUART:rx_state_0\ * !\HMI:UART:BUART:rx_state_3\ * 
              !\HMI:UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \HMI:UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\HMI:UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HMI:UART:BUART:rx_count_2\ * !\HMI:UART:BUART:rx_count_1\ * 
              !\HMI:UART:BUART:rx_count_0\
        );
        Output = \HMI:UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\HMI:UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              !\HMI:UART:BUART:rx_state_0\ * \HMI:UART:BUART:rx_state_3\ * 
              \HMI:UART:BUART:rx_state_2\
        );
        Output = \HMI:UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\HMI:UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              !\HMI:UART:BUART:rx_state_0\ * 
              \HMI:UART:BUART:rx_bitclk_enable\ * \HMI:UART:BUART:rx_state_3\ * 
              \HMI:UART:BUART:rx_state_2\ * !Net_5056_SYNCOUT
        );
        Output = \HMI:UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\HMI:UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5056_SYNCOUT
        );
        Output = \HMI:UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\MDB:UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \MDB:UART:BUART:txn\ * \MDB:UART:BUART:tx_state_1\ * 
              !\MDB:UART:BUART:tx_bitclk\
            + \MDB:UART:BUART:txn\ * \MDB:UART:BUART:tx_state_2\
            + !\MDB:UART:BUART:tx_state_1\ * \MDB:UART:BUART:tx_state_0\ * 
              !\MDB:UART:BUART:tx_shift_out\ * !\MDB:UART:BUART:tx_state_2\
            + !\MDB:UART:BUART:tx_state_1\ * \MDB:UART:BUART:tx_state_0\ * 
              !\MDB:UART:BUART:tx_state_2\ * !\MDB:UART:BUART:tx_bitclk\
            + \MDB:UART:BUART:tx_state_1\ * !\MDB:UART:BUART:tx_state_0\ * 
              !\MDB:UART:BUART:tx_shift_out\ * !\MDB:UART:BUART:tx_state_2\ * 
              !\MDB:UART:BUART:tx_counter_dp\ * \MDB:UART:BUART:tx_bitclk\
            + \MDB:UART:BUART:tx_state_1\ * !\MDB:UART:BUART:tx_state_0\ * 
              !\MDB:UART:BUART:tx_state_2\ * \MDB:UART:BUART:tx_counter_dp\ * 
              \MDB:UART:BUART:tx_bitclk\ * !\MDB:UART:BUART:tx_mark\
        );
        Output = \MDB:UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\MDB:UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \MDB:UART:BUART:tx_state_1\ * \MDB:UART:BUART:tx_state_0\ * 
              \MDB:UART:BUART:tx_bitclk_enable_pre\ * 
              \MDB:UART:BUART:tx_state_2\
            + \MDB:UART:BUART:tx_state_0\ * !\MDB:UART:BUART:tx_state_2\ * 
              \MDB:UART:BUART:tx_bitclk\
        );
        Output = \MDB:UART:BUART:tx_state_1\ (fanout=9)

    MacroCell: Name=\MDB:UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MDB:UART:BUART:tx_state_1\ * !\MDB:UART:BUART:tx_state_0\ * 
              \MDB:UART:BUART:tx_bitclk_enable_pre\ * 
              !\MDB:UART:BUART:tx_fifo_empty\
            + !\MDB:UART:BUART:tx_state_1\ * !\MDB:UART:BUART:tx_state_0\ * 
              !\MDB:UART:BUART:tx_fifo_empty\ * !\MDB:UART:BUART:tx_state_2\
            + \MDB:UART:BUART:tx_state_1\ * \MDB:UART:BUART:tx_state_0\ * 
              \MDB:UART:BUART:tx_bitclk_enable_pre\ * 
              \MDB:UART:BUART:tx_fifo_empty\ * \MDB:UART:BUART:tx_state_2\
            + \MDB:UART:BUART:tx_state_1\ * !\MDB:UART:BUART:tx_state_2\ * 
              \MDB:UART:BUART:tx_counter_dp\ * \MDB:UART:BUART:tx_bitclk\
            + \MDB:UART:BUART:tx_state_0\ * !\MDB:UART:BUART:tx_state_2\ * 
              \MDB:UART:BUART:tx_bitclk\
        );
        Output = \MDB:UART:BUART:tx_state_0\ (fanout=9)

    MacroCell: Name=\MDB:UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MDB:UART:BUART:tx_state_1\ * !\MDB:UART:BUART:tx_state_0\ * 
              \MDB:UART:BUART:tx_bitclk_enable_pre\ * 
              \MDB:UART:BUART:tx_state_2\
            + \MDB:UART:BUART:tx_state_1\ * \MDB:UART:BUART:tx_state_0\ * 
              \MDB:UART:BUART:tx_bitclk_enable_pre\ * 
              \MDB:UART:BUART:tx_state_2\
            + \MDB:UART:BUART:tx_state_1\ * \MDB:UART:BUART:tx_state_0\ * 
              !\MDB:UART:BUART:tx_state_2\ * \MDB:UART:BUART:tx_bitclk\
        );
        Output = \MDB:UART:BUART:tx_state_2\ (fanout=8)

    MacroCell: Name=\MDB:UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MDB:UART:BUART:tx_state_1\ * !\MDB:UART:BUART:tx_state_0\ * 
              \MDB:UART:BUART:tx_state_2\
            + !\MDB:UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \MDB:UART:BUART:tx_bitclk\ (fanout=5)

    MacroCell: Name=\MDB:UART:BUART:tx_ctrl_mark_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDB:UART:BUART:control_2\
        );
        Output = \MDB:UART:BUART:tx_ctrl_mark_last\ (fanout=1)

    MacroCell: Name=\MDB:UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \MDB:UART:BUART:control_2\ * 
              !\MDB:UART:BUART:tx_ctrl_mark_last\ * !\MDB:UART:BUART:tx_mark\
            + \MDB:UART:BUART:tx_state_1\ * !\MDB:UART:BUART:tx_state_0\ * 
              !\MDB:UART:BUART:tx_state_2\ * \MDB:UART:BUART:tx_counter_dp\ * 
              \MDB:UART:BUART:tx_bitclk\ * \MDB:UART:BUART:tx_mark\
        );
        Output = \MDB:UART:BUART:tx_mark\ (fanout=2)

    MacroCell: Name=\MDB:UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * 
              !\MDB:UART:BUART:rx_state_3\ * \MDB:UART:BUART:rx_state_2\ * 
              !Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:rx_state_0\ * 
              !\MDB:UART:BUART:rx_state_3\ * !\MDB:UART:BUART:rx_state_2\ * 
              !MODIN2_6 * !MODIN2_5
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:rx_state_0\ * 
              !\MDB:UART:BUART:rx_state_3\ * !\MDB:UART:BUART:rx_state_2\ * 
              !MODIN2_6 * !MODIN2_4
        );
        Output = \MDB:UART:BUART:rx_state_0\ (fanout=14)

    MacroCell: Name=\MDB:UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 6
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * !\MDB:UART:BUART:control_7\ * 
              !\MDB:UART:BUART:control_5\ * !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_7\ * 
              \MDB:UART:BUART:control_6\ * !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * !\MDB:UART:BUART:control_6\ * 
              \MDB:UART:BUART:control_5\ * !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_5\ * 
              \MDB:UART:BUART:rx_addressmatch1\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\ * Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_5\ * 
              \MDB:UART:BUART:rx_addressmatch2\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\ * Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\ * 
              \MDB:UART:BUART:rx_address_detected\ * !Net_5041_SYNCOUT
        );
        Output = \MDB:UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\MDB:UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:rx_state_0\ * 
              !\MDB:UART:BUART:rx_state_3\ * !\MDB:UART:BUART:rx_state_2\ * 
              !MODIN2_6 * !MODIN2_5
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:rx_state_0\ * 
              !\MDB:UART:BUART:rx_state_3\ * !\MDB:UART:BUART:rx_state_2\ * 
              !MODIN2_6 * !MODIN2_4
            + \MDB:UART:BUART:rx_state_3_split\
        );
        Output = \MDB:UART:BUART:rx_state_3\ (fanout=13)

    MacroCell: Name=\MDB:UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              \MDB:UART:BUART:rx_address_detected\ * !Net_5041_SYNCOUT
            + \MDB:UART:BUART:rx_state_2_split\
        );
        Output = \MDB:UART:BUART:rx_state_2\ (fanout=12)

    MacroCell: Name=\MDB:UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MDB:UART:BUART:rx_count_2\ * !\MDB:UART:BUART:rx_count_1\ * 
              !\MDB:UART:BUART:rx_count_0\
        );
        Output = \MDB:UART:BUART:rx_bitclk_enable\ (fanout=11)

    MacroCell: Name=\MDB:UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * \MDB:UART:BUART:rx_state_3\ * 
              \MDB:UART:BUART:rx_state_2\
        );
        Output = \MDB:UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\MDB:UART:BUART:rx_markspace_status\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              \MDB:UART:BUART:rx_state_2\ * \MDB:UART:BUART:rx_markspace_pre\
        );
        Output = \MDB:UART:BUART:rx_markspace_status\ (fanout=1)

    MacroCell: Name=\MDB:UART:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * !\MDB:UART:BUART:control_7\ * 
              !\MDB:UART:BUART:control_5\ * !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_7\ * 
              \MDB:UART:BUART:control_6\ * !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * !\MDB:UART:BUART:control_6\ * 
              \MDB:UART:BUART:control_5\ * !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_5\ * 
              \MDB:UART:BUART:rx_addressmatch1\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_5\ * 
              \MDB:UART:BUART:rx_addressmatch2\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_2\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * !\MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\ * \MDB:UART:BUART:rx_last\ * 
              !Net_5041_SYNCOUT
        );
        Output = \MDB:UART:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=\MDB:UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              \MDB:UART:BUART:rx_state_2\ * !Net_5041_SYNCOUT
        );
        Output = \MDB:UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\MDB:UART:BUART:rx_addr_match_status\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_7\ * 
              \MDB:UART:BUART:rx_addressmatch1\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              \MDB:UART:BUART:rx_state_2\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_7\ * 
              \MDB:UART:BUART:rx_addressmatch2\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              \MDB:UART:BUART:rx_state_2\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_6\ * 
              \MDB:UART:BUART:rx_addressmatch1\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              \MDB:UART:BUART:rx_state_2\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_6\ * 
              \MDB:UART:BUART:rx_addressmatch2\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              \MDB:UART:BUART:rx_state_2\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_5\ * 
              \MDB:UART:BUART:rx_addressmatch1\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              \MDB:UART:BUART:rx_state_2\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_5\ * 
              \MDB:UART:BUART:rx_addressmatch2\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              \MDB:UART:BUART:rx_state_2\
        );
        Output = \MDB:UART:BUART:rx_addr_match_status\ (fanout=1)

    MacroCell: Name=\MDB:UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * 
              !\MDB:UART:BUART:rx_state_3\ * \MDB:UART:BUART:rx_state_2\ * 
              \MDB:UART:BUART:rx_markspace_pre\ * !Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\ * 
              !\MDB:UART:BUART:rx_markspace_pre\ * Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\ * 
              \MDB:UART:BUART:rx_markspace_pre\ * !Net_5041_SYNCOUT
        );
        Output = \MDB:UART:BUART:rx_markspace_pre\ (fanout=2)

    MacroCell: Name=\MDB:UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 6
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * !\MDB:UART:BUART:control_7\ * 
              \MDB:UART:BUART:control_6\ * \MDB:UART:BUART:control_5\ * 
              !\MDB:UART:BUART:rx_addressmatch1\ * 
              !\MDB:UART:BUART:rx_addressmatch2\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\ * 
              \MDB:UART:BUART:rx_address_detected\ * Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * !\MDB:UART:BUART:control_7\ * 
              \MDB:UART:BUART:control_6\ * \MDB:UART:BUART:control_5\ * 
              \MDB:UART:BUART:rx_addressmatch1\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\ * 
              !\MDB:UART:BUART:rx_address_detected\ * Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * !\MDB:UART:BUART:control_7\ * 
              \MDB:UART:BUART:control_6\ * \MDB:UART:BUART:control_5\ * 
              \MDB:UART:BUART:rx_addressmatch2\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\ * 
              !\MDB:UART:BUART:rx_address_detected\ * Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_7\ * 
              !\MDB:UART:BUART:control_6\ * !\MDB:UART:BUART:control_5\ * 
              !\MDB:UART:BUART:rx_addressmatch1\ * 
              !\MDB:UART:BUART:rx_addressmatch2\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\ * 
              \MDB:UART:BUART:rx_address_detected\ * Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_7\ * 
              !\MDB:UART:BUART:control_6\ * !\MDB:UART:BUART:control_5\ * 
              \MDB:UART:BUART:rx_addressmatch1\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\ * 
              !\MDB:UART:BUART:rx_address_detected\ * Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_7\ * 
              !\MDB:UART:BUART:control_6\ * !\MDB:UART:BUART:control_5\ * 
              \MDB:UART:BUART:rx_addressmatch2\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\ * 
              !\MDB:UART:BUART:rx_address_detected\ * Net_5041_SYNCOUT
        );
        Output = \MDB:UART:BUART:rx_address_detected\ (fanout=4)

    MacroCell: Name=\MDB:UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5041_SYNCOUT
        );
        Output = \MDB:UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\MDB:UART:BUART:rx_state_3_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * !\MDB:UART:BUART:control_7\ * 
              \MDB:UART:BUART:control_6\ * \MDB:UART:BUART:control_5\ * 
              !\MDB:UART:BUART:rx_addressmatch1\ * 
              !\MDB:UART:BUART:rx_addressmatch2\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * !\MDB:UART:BUART:control_7\ * 
              \MDB:UART:BUART:control_6\ * \MDB:UART:BUART:control_5\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_address_detected\ * !Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_7\ * 
              !\MDB:UART:BUART:control_6\ * !\MDB:UART:BUART:control_5\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_address_detected\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_7\ * 
              !\MDB:UART:BUART:control_6\ * !\MDB:UART:BUART:control_5\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              \MDB:UART:BUART:rx_state_2\
        );
        Output = \MDB:UART:BUART:rx_state_3_split\ (fanout=1)

    MacroCell: Name=\SIM800L:SIM:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \SIM800L:SIM:BUART:txn\ * \SIM800L:SIM:BUART:tx_state_1\ * 
              !\SIM800L:SIM:BUART:tx_bitclk\
            + \SIM800L:SIM:BUART:txn\ * \SIM800L:SIM:BUART:tx_state_2\
            + !\SIM800L:SIM:BUART:tx_state_1\ * 
              \SIM800L:SIM:BUART:tx_state_0\ * 
              !\SIM800L:SIM:BUART:tx_shift_out\ * 
              !\SIM800L:SIM:BUART:tx_state_2\
            + !\SIM800L:SIM:BUART:tx_state_1\ * 
              \SIM800L:SIM:BUART:tx_state_0\ * 
              !\SIM800L:SIM:BUART:tx_state_2\ * 
              !\SIM800L:SIM:BUART:tx_bitclk\
            + \SIM800L:SIM:BUART:tx_state_1\ * 
              !\SIM800L:SIM:BUART:tx_state_0\ * 
              !\SIM800L:SIM:BUART:tx_shift_out\ * 
              !\SIM800L:SIM:BUART:tx_state_2\ * 
              !\SIM800L:SIM:BUART:tx_counter_dp\ * 
              \SIM800L:SIM:BUART:tx_bitclk\
        );
        Output = \SIM800L:SIM:BUART:txn\ (fanout=2)

    MacroCell: Name=\SIM800L:SIM:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SIM800L:SIM:BUART:tx_state_1\ * \SIM800L:SIM:BUART:tx_state_0\ * 
              \SIM800L:SIM:BUART:tx_bitclk_enable_pre\ * 
              \SIM800L:SIM:BUART:tx_state_2\
            + \SIM800L:SIM:BUART:tx_state_1\ * 
              !\SIM800L:SIM:BUART:tx_state_2\ * 
              \SIM800L:SIM:BUART:tx_counter_dp\ * 
              \SIM800L:SIM:BUART:tx_bitclk\
            + \SIM800L:SIM:BUART:tx_state_0\ * 
              !\SIM800L:SIM:BUART:tx_state_2\ * \SIM800L:SIM:BUART:tx_bitclk\
        );
        Output = \SIM800L:SIM:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\SIM800L:SIM:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SIM800L:SIM:BUART:tx_state_1\ * 
              !\SIM800L:SIM:BUART:tx_state_0\ * 
              \SIM800L:SIM:BUART:tx_bitclk_enable_pre\ * 
              !\SIM800L:SIM:BUART:tx_fifo_empty\
            + !\SIM800L:SIM:BUART:tx_state_1\ * 
              !\SIM800L:SIM:BUART:tx_state_0\ * 
              !\SIM800L:SIM:BUART:tx_fifo_empty\ * 
              !\SIM800L:SIM:BUART:tx_state_2\
            + \SIM800L:SIM:BUART:tx_state_1\ * \SIM800L:SIM:BUART:tx_state_0\ * 
              \SIM800L:SIM:BUART:tx_bitclk_enable_pre\ * 
              \SIM800L:SIM:BUART:tx_fifo_empty\ * 
              \SIM800L:SIM:BUART:tx_state_2\
            + \SIM800L:SIM:BUART:tx_state_0\ * 
              !\SIM800L:SIM:BUART:tx_state_2\ * \SIM800L:SIM:BUART:tx_bitclk\
        );
        Output = \SIM800L:SIM:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\SIM800L:SIM:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SIM800L:SIM:BUART:tx_state_1\ * 
              !\SIM800L:SIM:BUART:tx_state_0\ * 
              \SIM800L:SIM:BUART:tx_bitclk_enable_pre\ * 
              \SIM800L:SIM:BUART:tx_state_2\
            + \SIM800L:SIM:BUART:tx_state_1\ * \SIM800L:SIM:BUART:tx_state_0\ * 
              \SIM800L:SIM:BUART:tx_bitclk_enable_pre\ * 
              \SIM800L:SIM:BUART:tx_state_2\
            + \SIM800L:SIM:BUART:tx_state_1\ * \SIM800L:SIM:BUART:tx_state_0\ * 
              !\SIM800L:SIM:BUART:tx_state_2\ * \SIM800L:SIM:BUART:tx_bitclk\
            + \SIM800L:SIM:BUART:tx_state_1\ * 
              !\SIM800L:SIM:BUART:tx_state_2\ * 
              \SIM800L:SIM:BUART:tx_counter_dp\ * 
              \SIM800L:SIM:BUART:tx_bitclk\
        );
        Output = \SIM800L:SIM:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\SIM800L:SIM:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SIM800L:SIM:BUART:tx_state_1\ * 
              !\SIM800L:SIM:BUART:tx_state_0\ * 
              \SIM800L:SIM:BUART:tx_state_2\
            + !\SIM800L:SIM:BUART:tx_bitclk_enable_pre\
        );
        Output = \SIM800L:SIM:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\SIM800L:SIM:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SIM800L:SIM:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\SIM800L:SIM:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              !\SIM800L:SIM:BUART:rx_state_0\ * 
              \SIM800L:SIM:BUART:rx_bitclk_enable\ * 
              !\SIM800L:SIM:BUART:rx_state_3\ * 
              \SIM800L:SIM:BUART:rx_state_2\ * !Net_5076_SYNCOUT
            + !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              \SIM800L:SIM:BUART:rx_state_0\ * 
              !\SIM800L:SIM:BUART:rx_state_3\ * 
              !\SIM800L:SIM:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_5
            + !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              \SIM800L:SIM:BUART:rx_state_0\ * 
              !\SIM800L:SIM:BUART:rx_state_3\ * 
              !\SIM800L:SIM:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \SIM800L:SIM:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\SIM800L:SIM:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              !\SIM800L:SIM:BUART:rx_state_0\ * 
              \SIM800L:SIM:BUART:rx_bitclk_enable\ * 
              \SIM800L:SIM:BUART:rx_state_3\ * 
              !\SIM800L:SIM:BUART:rx_state_2\
            + !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              \SIM800L:SIM:BUART:rx_state_0\ * 
              !\SIM800L:SIM:BUART:rx_state_3\ * 
              !\SIM800L:SIM:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_5
            + !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              \SIM800L:SIM:BUART:rx_state_0\ * 
              !\SIM800L:SIM:BUART:rx_state_3\ * 
              !\SIM800L:SIM:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \SIM800L:SIM:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\SIM800L:SIM:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              !\SIM800L:SIM:BUART:rx_state_0\ * 
              \SIM800L:SIM:BUART:rx_bitclk_enable\ * 
              \SIM800L:SIM:BUART:rx_state_3\ * \SIM800L:SIM:BUART:rx_state_2\
            + !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              \SIM800L:SIM:BUART:rx_state_0\ * 
              !\SIM800L:SIM:BUART:rx_state_3\ * 
              !\SIM800L:SIM:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_5
            + !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              \SIM800L:SIM:BUART:rx_state_0\ * 
              !\SIM800L:SIM:BUART:rx_state_3\ * 
              !\SIM800L:SIM:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \SIM800L:SIM:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\SIM800L:SIM:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              !\SIM800L:SIM:BUART:rx_state_0\ * 
              \SIM800L:SIM:BUART:rx_bitclk_enable\ * 
              \SIM800L:SIM:BUART:rx_state_3\
            + !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              !\SIM800L:SIM:BUART:rx_state_0\ * 
              \SIM800L:SIM:BUART:rx_bitclk_enable\ * 
              \SIM800L:SIM:BUART:rx_state_2\
            + !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              !\SIM800L:SIM:BUART:rx_state_0\ * 
              !\SIM800L:SIM:BUART:rx_state_3\ * 
              !\SIM800L:SIM:BUART:rx_state_2\ * \SIM800L:SIM:BUART:rx_last\ * 
              !Net_5076_SYNCOUT
            + !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              \SIM800L:SIM:BUART:rx_state_0\ * 
              !\SIM800L:SIM:BUART:rx_state_3\ * 
              !\SIM800L:SIM:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_5
            + !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              \SIM800L:SIM:BUART:rx_state_0\ * 
              !\SIM800L:SIM:BUART:rx_state_3\ * 
              !\SIM800L:SIM:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \SIM800L:SIM:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\SIM800L:SIM:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SIM800L:SIM:BUART:rx_count_2\ * 
              !\SIM800L:SIM:BUART:rx_count_1\ * 
              !\SIM800L:SIM:BUART:rx_count_0\
        );
        Output = \SIM800L:SIM:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\SIM800L:SIM:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              !\SIM800L:SIM:BUART:rx_state_0\ * 
              \SIM800L:SIM:BUART:rx_state_3\ * \SIM800L:SIM:BUART:rx_state_2\
        );
        Output = \SIM800L:SIM:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\memoriaSD:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\memoriaSD:SPI0:BSPIM:state_2\ * 
              \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              !\memoriaSD:SPI0:BSPIM:count_2\ * 
              !\memoriaSD:SPI0:BSPIM:count_0\ * 
              !\memoriaSD:SPI0:BSPIM:ld_ident\
            + !\memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\
            + !\memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:mosi_pre_reg\
            + \memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              \memoriaSD:SPI0:BSPIM:state_0\
            + \memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:mosi_from_dp\
            + \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\
        );
        Output = \memoriaSD:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=\SIM800L:SIM:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              !\SIM800L:SIM:BUART:rx_state_0\ * 
              \SIM800L:SIM:BUART:rx_bitclk_enable\ * 
              \SIM800L:SIM:BUART:rx_state_3\ * \SIM800L:SIM:BUART:rx_state_2\ * 
              !Net_5076_SYNCOUT
        );
        Output = \SIM800L:SIM:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\SIM800L:SIM:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5076_SYNCOUT
        );
        Output = \SIM800L:SIM:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\FINGER:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => reloj_fijo ,
            cs_addr_2 => \FINGER:BUART:tx_state_1\ ,
            cs_addr_1 => \FINGER:BUART:tx_state_0\ ,
            cs_addr_0 => \FINGER:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \FINGER:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \FINGER:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \FINGER:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\FINGER:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => reloj_fijo ,
            cs_addr_0 => \FINGER:BUART:counter_load_not\ ,
            ce0_reg => \FINGER:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \FINGER:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\FINGER:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => reloj_fijo ,
            cs_addr_2 => \FINGER:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \FINGER:BUART:rx_state_0\ ,
            cs_addr_0 => \FINGER:BUART:rx_bitclk_enable\ ,
            route_si => \FINGER:BUART:rx_postpoll\ ,
            f0_load => \FINGER:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \FINGER:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \FINGER:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\memoriaSD:SPI0:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \memoriaSD:Net_19\ ,
            cs_addr_2 => \memoriaSD:SPI0:BSPIM:state_2\ ,
            cs_addr_1 => \memoriaSD:SPI0:BSPIM:state_1\ ,
            cs_addr_0 => \memoriaSD:SPI0:BSPIM:state_0\ ,
            route_si => \memoriaSD:Net_16\ ,
            f1_load => \memoriaSD:SPI0:BSPIM:load_rx_data\ ,
            so_comb => \memoriaSD:SPI0:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \memoriaSD:SPI0:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \memoriaSD:SPI0:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \memoriaSD:SPI0:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \memoriaSD:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\HMI:UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => reloj_variable ,
            cs_addr_2 => \HMI:UART:BUART:tx_state_1\ ,
            cs_addr_1 => \HMI:UART:BUART:tx_state_0\ ,
            cs_addr_0 => \HMI:UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \HMI:UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \HMI:UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \HMI:UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\HMI:UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => reloj_variable ,
            cs_addr_0 => \HMI:UART:BUART:counter_load_not\ ,
            ce0_reg => \HMI:UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \HMI:UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\HMI:UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => reloj_variable ,
            cs_addr_2 => \HMI:UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \HMI:UART:BUART:rx_state_0\ ,
            cs_addr_0 => \HMI:UART:BUART:rx_bitclk_enable\ ,
            route_si => Net_5056_SYNCOUT ,
            f0_load => \HMI:UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \HMI:UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \HMI:UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MDB:UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => reloj_fijo ,
            cs_addr_2 => \MDB:UART:BUART:tx_state_1\ ,
            cs_addr_1 => \MDB:UART:BUART:tx_state_0\ ,
            cs_addr_0 => \MDB:UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \MDB:UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \MDB:UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \MDB:UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MDB:UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => reloj_fijo ,
            cs_addr_0 => \MDB:UART:BUART:counter_load_not\ ,
            ce0_reg => \MDB:UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \MDB:UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MDB:UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => reloj_fijo ,
            cs_addr_2 => \FINGER:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \MDB:UART:BUART:rx_state_0\ ,
            cs_addr_0 => \MDB:UART:BUART:rx_bitclk_enable\ ,
            route_si => Net_5041_SYNCOUT ,
            f0_load => \MDB:UART:BUART:rx_load_fifo\ ,
            ce0_comb => \MDB:UART:BUART:rx_addressmatch1\ ,
            ce1_comb => \MDB:UART:BUART:rx_addressmatch2\ ,
            f0_bus_stat_comb => \MDB:UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \MDB:UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SIM800L:SIM:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => reloj_com ,
            cs_addr_2 => \SIM800L:SIM:BUART:tx_state_1\ ,
            cs_addr_1 => \SIM800L:SIM:BUART:tx_state_0\ ,
            cs_addr_0 => \SIM800L:SIM:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \SIM800L:SIM:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \SIM800L:SIM:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \SIM800L:SIM:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SIM800L:SIM:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => reloj_com ,
            cs_addr_0 => \SIM800L:SIM:BUART:counter_load_not\ ,
            ce0_reg => \SIM800L:SIM:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \SIM800L:SIM:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SIM800L:SIM:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => reloj_com ,
            cs_addr_2 => \SIM800L:SIM:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \SIM800L:SIM:BUART:rx_state_0\ ,
            cs_addr_0 => \SIM800L:SIM:BUART:rx_bitclk_enable\ ,
            route_si => Net_5076_SYNCOUT ,
            f0_load => \SIM800L:SIM:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \SIM800L:SIM:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \SIM800L:SIM:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\FINGER:BUART:sTX:TxSts\
        PORT MAP (
            clock => reloj_fijo ,
            status_3 => \FINGER:BUART:tx_fifo_notfull\ ,
            status_2 => \FINGER:BUART:tx_status_2\ ,
            status_1 => \FINGER:BUART:tx_fifo_empty\ ,
            status_0 => \FINGER:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\FINGER:BUART:sRX:RxSts\
        PORT MAP (
            clock => reloj_fijo ,
            status_5 => \FINGER:BUART:rx_status_5\ ,
            status_4 => \FINGER:BUART:rx_status_4\ ,
            status_3 => \FINGER:BUART:rx_status_3\ ,
            interrupt => Net_6054 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\memoriaSD:SPI0:BSPIM:TxStsReg\
        PORT MAP (
            clock => \memoriaSD:Net_19\ ,
            status_4 => \memoriaSD:SPI0:BSPIM:tx_status_4\ ,
            status_3 => \memoriaSD:SPI0:BSPIM:load_rx_data\ ,
            status_2 => \memoriaSD:SPI0:BSPIM:tx_status_2\ ,
            status_1 => \memoriaSD:SPI0:BSPIM:tx_status_1\ ,
            status_0 => \memoriaSD:SPI0:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\memoriaSD:SPI0:BSPIM:RxStsReg\
        PORT MAP (
            clock => \memoriaSD:Net_19\ ,
            status_6 => \memoriaSD:SPI0:BSPIM:rx_status_6\ ,
            status_5 => \memoriaSD:SPI0:BSPIM:rx_status_5\ ,
            status_4 => \memoriaSD:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\HMI:UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => reloj_variable ,
            status_3 => \HMI:UART:BUART:tx_fifo_notfull\ ,
            status_2 => \HMI:UART:BUART:tx_status_2\ ,
            status_1 => \HMI:UART:BUART:tx_fifo_empty\ ,
            status_0 => \HMI:UART:BUART:tx_status_0\ ,
            interrupt => \HMI:Net_14\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\HMI:UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => reloj_variable ,
            status_5 => \HMI:UART:BUART:rx_status_5\ ,
            status_4 => \HMI:UART:BUART:rx_status_4\ ,
            status_3 => \HMI:UART:BUART:rx_status_3\ ,
            interrupt => \HMI:Net_15\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\MDB:UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => reloj_fijo ,
            status_3 => \MDB:UART:BUART:tx_fifo_notfull\ ,
            status_2 => \MDB:UART:BUART:tx_status_2\ ,
            status_1 => \MDB:UART:BUART:tx_fifo_empty\ ,
            status_0 => \MDB:UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\MDB:UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => reloj_fijo ,
            status_6 => \MDB:UART:BUART:rx_status_6\ ,
            status_5 => \MDB:UART:BUART:rx_status_5\ ,
            status_4 => \MDB:UART:BUART:rx_status_4\ ,
            status_3 => \MDB:UART:BUART:rx_status_3\ ,
            status_0 => \MDB:UART:BUART:rx_status_0\ ,
            interrupt => \MDB:Net_6\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SIM800L:SIM:BUART:sTX:TxSts\
        PORT MAP (
            clock => reloj_com ,
            status_3 => \SIM800L:SIM:BUART:tx_fifo_notfull\ ,
            status_2 => \SIM800L:SIM:BUART:tx_status_2\ ,
            status_1 => \SIM800L:SIM:BUART:tx_fifo_empty\ ,
            status_0 => \SIM800L:SIM:BUART:tx_status_0\ ,
            interrupt => \SIM800L:Net_25\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SIM800L:SIM:BUART:sRX:RxSts\
        PORT MAP (
            clock => reloj_com ,
            status_5 => \SIM800L:SIM:BUART:rx_status_5\ ,
            status_4 => \SIM800L:SIM:BUART:rx_status_4\ ,
            status_3 => \SIM800L:SIM:BUART:rx_status_3\ ,
            interrupt => \SIM800L:Net_26\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Bus_SCL(0)_SYNC
        PORT MAP (
            in => \BusPrincipal:Net_1109_0\ ,
            out => \BusPrincipal:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =MDB_Rx(0)_SYNC
        PORT MAP (
            in => Net_5041 ,
            out => Net_5041_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =HMI_Rx(0)_SYNC
        PORT MAP (
            in => Net_5056 ,
            out => Net_5056_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SIM_Rx(0)_SYNC
        PORT MAP (
            in => Net_5076 ,
            out => Net_5076_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Bus_SDA(0)_SYNC
        PORT MAP (
            in => \BusPrincipal:Net_1109_1\ ,
            out => \BusPrincipal:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\MDB:UART:BUART:sCR_SyncCtl:CtrlReg\
        PORT MAP (
            clock => reloj_fijo ,
            control_7 => \MDB:UART:BUART:control_7\ ,
            control_6 => \MDB:UART:BUART:control_6\ ,
            control_5 => \MDB:UART:BUART:control_5\ ,
            control_4 => \MDB:UART:BUART:control_4\ ,
            control_3 => \MDB:UART:BUART:control_3\ ,
            control_2 => \MDB:UART:BUART:control_2\ ,
            control_1 => \MDB:UART:BUART:control_1\ ,
            control_0 => \MDB:UART:BUART:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SIM800L:SIM_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SIM800L:SIM_REG:control_7\ ,
            control_6 => \SIM800L:SIM_REG:control_6\ ,
            control_5 => \SIM800L:SIM_REG:control_5\ ,
            control_4 => \SIM800L:SIM_REG:control_4\ ,
            control_3 => \SIM800L:SIM_REG:control_3\ ,
            control_2 => \SIM800L:SIM_REG:control_2\ ,
            control_1 => Net_3207 ,
            control_0 => Net_5419 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\FINGER:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => reloj_fijo ,
            load => \FINGER:BUART:rx_counter_load\ ,
            count_6 => \FINGER:BUART:rx_count_6\ ,
            count_5 => \FINGER:BUART:rx_count_5\ ,
            count_4 => \FINGER:BUART:rx_count_4\ ,
            count_3 => \FINGER:BUART:rx_count_3\ ,
            count_2 => \FINGER:BUART:rx_count_2\ ,
            count_1 => \FINGER:BUART:rx_count_1\ ,
            count_0 => \FINGER:BUART:rx_count_0\ ,
            tc => \FINGER:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\memoriaSD:SPI0:BSPIM:BitCounter\
        PORT MAP (
            clock => \memoriaSD:Net_19\ ,
            enable => \memoriaSD:SPI0:BSPIM:cnt_enable\ ,
            count_6 => \memoriaSD:SPI0:BSPIM:count_6\ ,
            count_5 => \memoriaSD:SPI0:BSPIM:count_5\ ,
            count_4 => \memoriaSD:SPI0:BSPIM:count_4\ ,
            count_3 => \memoriaSD:SPI0:BSPIM:count_3\ ,
            count_2 => \memoriaSD:SPI0:BSPIM:count_2\ ,
            count_1 => \memoriaSD:SPI0:BSPIM:count_1\ ,
            count_0 => \memoriaSD:SPI0:BSPIM:count_0\ ,
            tc => \memoriaSD:SPI0:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\HMI:UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => reloj_variable ,
            load => \HMI:UART:BUART:rx_counter_load\ ,
            count_6 => MODIN1_6 ,
            count_5 => MODIN1_5 ,
            count_4 => MODIN1_4 ,
            count_3 => MODIN1_3 ,
            count_2 => \HMI:UART:BUART:rx_count_2\ ,
            count_1 => \HMI:UART:BUART:rx_count_1\ ,
            count_0 => \HMI:UART:BUART:rx_count_0\ ,
            tc => \HMI:UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\MDB:UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => reloj_fijo ,
            load => \MDB:UART:BUART:rx_counter_load\ ,
            count_6 => MODIN2_6 ,
            count_5 => MODIN2_5 ,
            count_4 => MODIN2_4 ,
            count_3 => MODIN2_3 ,
            count_2 => \MDB:UART:BUART:rx_count_2\ ,
            count_1 => \MDB:UART:BUART:rx_count_1\ ,
            count_0 => \MDB:UART:BUART:rx_count_0\ ,
            tc => \MDB:UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SIM800L:SIM:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => reloj_com ,
            load => \SIM800L:SIM:BUART:rx_counter_load\ ,
            count_6 => MODIN3_6 ,
            count_5 => MODIN3_5 ,
            count_4 => MODIN3_4 ,
            count_3 => MODIN3_3 ,
            count_2 => \SIM800L:SIM:BUART:rx_count_2\ ,
            count_1 => \SIM800L:SIM:BUART:rx_count_1\ ,
            count_0 => \SIM800L:SIM:BUART:rx_count_0\ ,
            tc => \SIM800L:SIM:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\USBUART:ep3\
        PORT MAP (
            dmareq => \USBUART:dma_request_2\ ,
            termin => \USBUART:dma_terminate\ ,
            termout => \USBUART:Net_1559\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBUART:ep2\
        PORT MAP (
            dmareq => \USBUART:dma_request_1\ ,
            termin => \USBUART:dma_terminate\ ,
            termout => \USBUART:Net_1498\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBUART:ep1\
        PORT MAP (
            dmareq => \USBUART:dma_request_0\ ,
            termin => \USBUART:dma_terminate\ ,
            termout => \USBUART:Net_1495\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_Vending:IRQ\
        PORT MAP (
            interrupt => Net_5070 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\BusPrincipal:I2C_IRQ\
        PORT MAP (
            interrupt => \BusPrincipal:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\FINGER:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6054 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\HMI:UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => \HMI:Net_14\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\HMI:UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => \HMI:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_2949 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\MDB:isr_rxMDB\
        PORT MAP (
            interrupt => \MDB:Net_6\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\RTC:RTC:isr\
        PORT MAP (
            interrupt => OPPS_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\SIM800L:SIM:TXInternalInterrupt\
        PORT MAP (
            interrupt => \SIM800L:Net_25\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\SIM800L:SIM:RXInternalInterrupt\
        PORT MAP (
            interrupt => \SIM800L:Net_26\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :   17 :   15 :   32 : 53.13 %
IO                            :   44 :   28 :   72 : 61.11 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    3 :   21 :   24 : 12.50 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :  115 :   77 :  192 : 59.90 %
  Unique P-terms              :  235 :  149 :  384 : 61.20 %
  Total P-terms               :  273 :      :      :        
  Datapath Cells              :   13 :   11 :   24 : 54.17 %
  Status Cells                :   17 :    7 :   24 : 70.83 %
    StatusI Registers         :   10 :      :      :        
    Sync Cells (x5)           :    2 :      :      :        
    Routed Count7 Load/Enable :    5 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    5 :      :      :        
Comparator                    :    0 :    2 :    2 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 5s.922ms
Tech Mapping phase: Elapsed time ==> 6s.674ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(12)][IoId=(6)] : Bus_SCL(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Bus_SDA(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : Buzzer(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Finger_In(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Finger_Out(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : HMI_Rx(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : HMI_Tx(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : LED_DEBUG(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : LED_ERROR(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : LED_SD(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : LED_USB(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : LED_ext(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MDB_Rx(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : MDB_Tx(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : NFC_ON(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : NRF_ON(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : RGB_Blue(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : RGB_Green(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : RGB_Red(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDIn(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : SIM_ON_1(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : SIM_ON_2(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : SIM_PinReset(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : SIM_Rx(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : SIM_Tx(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Ventilador(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : VtagUSB(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Wifi_In(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Wifi_Out(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : \AUDIO:DFP:tx(0)\ (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \AUDIO:busy(0)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
IO_7@[IOP=(6)][IoId=(7)] : \memoriaSD:SPI0_CS(0)\ (fixed)
IO_4@[IOP=(6)][IoId=(4)] : \memoriaSD:miso0(0)\ (fixed)
IO_6@[IOP=(6)][IoId=(6)] : \memoriaSD:mosi0(0)\ (fixed)
IO_5@[IOP=(6)][IoId=(5)] : \memoriaSD:sclk0(0)\ (fixed)
IO_3@[IOP=(5)][IoId=(3)] : fotoCelda(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_Vending:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \ADC_Vending:vRef_1024\
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement Results:
IO_6@[IOP=(12)][IoId=(6)] : Bus_SCL(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Bus_SDA(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : Buzzer(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Finger_In(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Finger_Out(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : HMI_Rx(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : HMI_Tx(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : LED_DEBUG(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : LED_ERROR(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : LED_SD(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : LED_USB(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : LED_ext(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MDB_Rx(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : MDB_Tx(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : NFC_ON(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : NRF_ON(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : RGB_Blue(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : RGB_Green(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : RGB_Red(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDIn(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : SIM_ON_1(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : SIM_ON_2(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : SIM_PinReset(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : SIM_Rx(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : SIM_Tx(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Ventilador(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : VtagUSB(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Wifi_In(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Wifi_Out(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : \AUDIO:DFP:tx(0)\ (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \AUDIO:busy(0)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
IO_7@[IOP=(6)][IoId=(7)] : \memoriaSD:SPI0_CS(0)\ (fixed)
IO_4@[IOP=(6)][IoId=(4)] : \memoriaSD:miso0(0)\ (fixed)
IO_6@[IOP=(6)][IoId=(6)] : \memoriaSD:mosi0(0)\ (fixed)
IO_5@[IOP=(6)][IoId=(5)] : \memoriaSD:sclk0(0)\ (fixed)
IO_3@[IOP=(5)][IoId=(3)] : fotoCelda(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_Vending:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \ADC_Vending:vRef_1024\
USB[0]@[FFB(USB,0)] : \USBUART:USB\

Analog Placement phase: Elapsed time ==> 0s.609ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: sensor_luz {
    p5_3
    agr3_x_p5_3
    agr3
    agl3_x_agr3
    agl3
    agl3_x_sar_0_vplus
    sar_0_vplus
  }
  Net: \ADC_Vending:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_Vending:Net_209\ {
  }
  Net: \ADC_Vending:Net_233\ {
    common_vref_1024
    sar_0_vref_1024
    sar_0_vref_x_sar_0_vref_1024
    sar_0_vref
  }
}
Map of item to net {
  p5_3                                             -> sensor_luz
  agr3_x_p5_3                                      -> sensor_luz
  agr3                                             -> sensor_luz
  agl3_x_agr3                                      -> sensor_luz
  agl3                                             -> sensor_luz
  agl3_x_sar_0_vplus                               -> sensor_luz
  sar_0_vplus                                      -> sensor_luz
  sar_0_vrefhi                                     -> \ADC_Vending:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_Vending:Net_126\
  sar_0_vminus                                     -> \ADC_Vending:Net_126\
  common_vref_1024                                 -> \ADC_Vending:Net_233\
  sar_0_vref_1024                                  -> \ADC_Vending:Net_233\
  sar_0_vref_x_sar_0_vref_1024                     -> \ADC_Vending:Net_233\
  sar_0_vref                                       -> \ADC_Vending:Net_233\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.203ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 5.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   40 :    8 :   48 :  83.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.15
                   Pterms :            6.20
               Macrocells :            2.88
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.107ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 1s.765ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :      13.55 :       5.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\FINGER:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FINGER:BUART:tx_state_1\ * !\FINGER:BUART:tx_state_0\ * 
              \FINGER:BUART:tx_bitclk_enable_pre\ * \FINGER:BUART:tx_state_2\
            + \FINGER:BUART:tx_state_1\ * \FINGER:BUART:tx_state_0\ * 
              \FINGER:BUART:tx_bitclk_enable_pre\ * \FINGER:BUART:tx_state_2\
            + \FINGER:BUART:tx_state_1\ * \FINGER:BUART:tx_state_0\ * 
              !\FINGER:BUART:tx_state_2\ * \FINGER:BUART:tx_bitclk\
            + \FINGER:BUART:tx_state_1\ * !\FINGER:BUART:tx_state_2\ * 
              \FINGER:BUART:tx_counter_dp\ * \FINGER:BUART:tx_bitclk\
        );
        Output = \FINGER:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FINGER:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\FINGER:BUART:tx_state_1\ * !\FINGER:BUART:tx_state_0\ * 
              \FINGER:BUART:tx_bitclk_enable_pre\
            + !\FINGER:BUART:tx_state_1\ * !\FINGER:BUART:tx_state_0\ * 
              !\FINGER:BUART:tx_state_2\
        );
        Output = \FINGER:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FINGER:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \FINGER:BUART:tx_state_1\ * \FINGER:BUART:tx_state_0\ * 
              \FINGER:BUART:tx_bitclk_enable_pre\ * \FINGER:BUART:tx_state_2\
            + \FINGER:BUART:tx_state_1\ * !\FINGER:BUART:tx_state_2\ * 
              \FINGER:BUART:tx_counter_dp\ * \FINGER:BUART:tx_bitclk\
            + \FINGER:BUART:tx_state_0\ * !\FINGER:BUART:tx_state_2\ * 
              \FINGER:BUART:tx_bitclk\
        );
        Output = \FINGER:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_5418, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SIM800L:SIM:BUART:txn\
        );
        Output = Net_5418 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5042, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MDB:UART:BUART:txn\
        );
        Output = Net_5042 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\MDB:UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MDB:UART:BUART:tx_fifo_notfull\
        );
        Output = \MDB:UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\FINGER:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => reloj_fijo ,
        cs_addr_0 => \FINGER:BUART:counter_load_not\ ,
        ce0_reg => \FINGER:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \FINGER:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Bus_SCL(0)_SYNC
    PORT MAP (
        in => \BusPrincipal:Net_1109_0\ ,
        out => \BusPrincipal:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Bus_SDA(0)_SYNC
    PORT MAP (
        in => \BusPrincipal:Net_1109_1\ ,
        out => \BusPrincipal:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\FINGER:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FINGER:BUART:tx_state_1\ * !\FINGER:BUART:tx_state_0\ * 
              \FINGER:BUART:tx_bitclk_enable_pre\ * 
              !\FINGER:BUART:tx_fifo_empty\
            + !\FINGER:BUART:tx_state_1\ * !\FINGER:BUART:tx_state_0\ * 
              !\FINGER:BUART:tx_fifo_empty\ * !\FINGER:BUART:tx_state_2\
            + \FINGER:BUART:tx_state_1\ * \FINGER:BUART:tx_state_0\ * 
              \FINGER:BUART:tx_bitclk_enable_pre\ * 
              \FINGER:BUART:tx_fifo_empty\ * \FINGER:BUART:tx_state_2\
            + \FINGER:BUART:tx_state_0\ * !\FINGER:BUART:tx_state_2\ * 
              \FINGER:BUART:tx_bitclk\
        );
        Output = \FINGER:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FINGER:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\FINGER:BUART:tx_state_1\ * !\FINGER:BUART:tx_state_0\ * 
              \FINGER:BUART:tx_state_2\
            + !\FINGER:BUART:tx_bitclk_enable_pre\
        );
        Output = \FINGER:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\FINGER:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FINGER:BUART:tx_state_1\ * !\FINGER:BUART:tx_state_0\ * 
              \FINGER:BUART:tx_bitclk_enable_pre\ * 
              \FINGER:BUART:tx_fifo_empty\ * \FINGER:BUART:tx_state_2\
        );
        Output = \FINGER:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\FINGER:BUART:txn\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \FINGER:BUART:txn\ * \FINGER:BUART:tx_state_1\ * 
              !\FINGER:BUART:tx_bitclk\
            + \FINGER:BUART:txn\ * \FINGER:BUART:tx_state_2\
            + !\FINGER:BUART:tx_state_1\ * \FINGER:BUART:tx_state_0\ * 
              !\FINGER:BUART:tx_shift_out\ * !\FINGER:BUART:tx_state_2\
            + !\FINGER:BUART:tx_state_1\ * \FINGER:BUART:tx_state_0\ * 
              !\FINGER:BUART:tx_state_2\ * !\FINGER:BUART:tx_bitclk\
            + \FINGER:BUART:tx_state_1\ * !\FINGER:BUART:tx_state_0\ * 
              !\FINGER:BUART:tx_shift_out\ * !\FINGER:BUART:tx_state_2\ * 
              !\FINGER:BUART:tx_counter_dp\ * \FINGER:BUART:tx_bitclk\
        );
        Output = \FINGER:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FINGER:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FINGER:BUART:tx_fifo_notfull\
        );
        Output = \FINGER:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_6047, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FINGER:BUART:txn\
        );
        Output = Net_6047 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\FINGER:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => reloj_fijo ,
        cs_addr_2 => \FINGER:BUART:tx_state_1\ ,
        cs_addr_1 => \FINGER:BUART:tx_state_0\ ,
        cs_addr_0 => \FINGER:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \FINGER:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \FINGER:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \FINGER:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\FINGER:BUART:sTX:TxSts\
    PORT MAP (
        clock => reloj_fijo ,
        status_3 => \FINGER:BUART:tx_fifo_notfull\ ,
        status_2 => \FINGER:BUART:tx_status_2\ ,
        status_1 => \FINGER:BUART:tx_fifo_empty\ ,
        status_0 => \FINGER:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FINGER:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * !\FINGER:BUART:rx_state_0\ * 
              \FINGER:BUART:rx_bitclk_enable\ * !\FINGER:BUART:rx_state_3\ * 
              \FINGER:BUART:rx_state_2\ * !\FINGER:BUART:pollcount_1\ * 
              !Net_6052
            + !\FINGER:BUART:tx_ctrl_mark_last\ * !\FINGER:BUART:rx_state_0\ * 
              \FINGER:BUART:rx_bitclk_enable\ * !\FINGER:BUART:rx_state_3\ * 
              \FINGER:BUART:rx_state_2\ * !\FINGER:BUART:pollcount_1\ * 
              !\FINGER:BUART:pollcount_0\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \FINGER:BUART:rx_state_0\ * 
              !\FINGER:BUART:rx_state_3\ * !\FINGER:BUART:rx_state_2\ * 
              !\FINGER:BUART:rx_count_6\ * !\FINGER:BUART:rx_count_5\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \FINGER:BUART:rx_state_0\ * 
              !\FINGER:BUART:rx_state_3\ * !\FINGER:BUART:rx_state_2\ * 
              !\FINGER:BUART:rx_count_6\ * !\FINGER:BUART:rx_count_4\
        );
        Output = \FINGER:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FINGER:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * !\FINGER:BUART:rx_state_0\ * 
              !\FINGER:BUART:rx_state_3\ * !\FINGER:BUART:rx_state_2\
        );
        Output = \FINGER:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FINGER:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * !\FINGER:BUART:rx_state_0\ * 
              \FINGER:BUART:rx_bitclk_enable\ * \FINGER:BUART:rx_state_3\ * 
              !\FINGER:BUART:rx_state_2\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \FINGER:BUART:rx_state_0\ * 
              !\FINGER:BUART:rx_state_3\ * !\FINGER:BUART:rx_state_2\ * 
              !\FINGER:BUART:rx_count_6\ * !\FINGER:BUART:rx_count_5\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \FINGER:BUART:rx_state_0\ * 
              !\FINGER:BUART:rx_state_3\ * !\FINGER:BUART:rx_state_2\ * 
              !\FINGER:BUART:rx_count_6\ * !\FINGER:BUART:rx_count_4\
        );
        Output = \FINGER:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FINGER:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * !\FINGER:BUART:rx_state_0\ * 
              \FINGER:BUART:rx_bitclk_enable\ * \FINGER:BUART:rx_state_3\ * 
              \FINGER:BUART:rx_state_2\ * !\FINGER:BUART:pollcount_1\ * 
              !Net_6052
            + !\FINGER:BUART:tx_ctrl_mark_last\ * !\FINGER:BUART:rx_state_0\ * 
              \FINGER:BUART:rx_bitclk_enable\ * \FINGER:BUART:rx_state_3\ * 
              \FINGER:BUART:rx_state_2\ * !\FINGER:BUART:pollcount_1\ * 
              !\FINGER:BUART:pollcount_0\
        );
        Output = \FINGER:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FINGER:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FINGER:BUART:rx_count_2\ * !\FINGER:BUART:rx_count_1\ * 
              !\FINGER:BUART:pollcount_1\ * Net_6052 * 
              \FINGER:BUART:pollcount_0\
            + !\FINGER:BUART:rx_count_2\ * !\FINGER:BUART:rx_count_1\ * 
              \FINGER:BUART:pollcount_1\ * !Net_6052
            + !\FINGER:BUART:rx_count_2\ * !\FINGER:BUART:rx_count_1\ * 
              \FINGER:BUART:pollcount_1\ * !\FINGER:BUART:pollcount_0\
        );
        Output = \FINGER:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FINGER:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FINGER:BUART:rx_count_2\ * !\FINGER:BUART:rx_count_1\ * 
              !Net_6052 * \FINGER:BUART:pollcount_0\
            + !\FINGER:BUART:rx_count_2\ * !\FINGER:BUART:rx_count_1\ * 
              Net_6052 * !\FINGER:BUART:pollcount_0\
        );
        Output = \FINGER:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FINGER:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FINGER:BUART:pollcount_1\
            + Net_6052 * \FINGER:BUART:pollcount_0\
        );
        Output = \FINGER:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FINGER:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FINGER:BUART:rx_count_2\ * !\FINGER:BUART:rx_count_1\ * 
              !\FINGER:BUART:rx_count_0\
        );
        Output = \FINGER:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\FINGER:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => reloj_fijo ,
        cs_addr_2 => \FINGER:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \FINGER:BUART:rx_state_0\ ,
        cs_addr_0 => \FINGER:BUART:rx_bitclk_enable\ ,
        route_si => \FINGER:BUART:rx_postpoll\ ,
        f0_load => \FINGER:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \FINGER:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \FINGER:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\FINGER:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => reloj_fijo ,
        load => \FINGER:BUART:rx_counter_load\ ,
        count_6 => \FINGER:BUART:rx_count_6\ ,
        count_5 => \FINGER:BUART:rx_count_5\ ,
        count_4 => \FINGER:BUART:rx_count_4\ ,
        count_3 => \FINGER:BUART:rx_count_3\ ,
        count_2 => \FINGER:BUART:rx_count_2\ ,
        count_1 => \FINGER:BUART:rx_count_1\ ,
        count_0 => \FINGER:BUART:rx_count_0\ ,
        tc => \FINGER:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SIM800L:SIM:BUART:txn\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \SIM800L:SIM:BUART:txn\ * \SIM800L:SIM:BUART:tx_state_1\ * 
              !\SIM800L:SIM:BUART:tx_bitclk\
            + \SIM800L:SIM:BUART:txn\ * \SIM800L:SIM:BUART:tx_state_2\
            + !\SIM800L:SIM:BUART:tx_state_1\ * 
              \SIM800L:SIM:BUART:tx_state_0\ * 
              !\SIM800L:SIM:BUART:tx_shift_out\ * 
              !\SIM800L:SIM:BUART:tx_state_2\
            + !\SIM800L:SIM:BUART:tx_state_1\ * 
              \SIM800L:SIM:BUART:tx_state_0\ * 
              !\SIM800L:SIM:BUART:tx_state_2\ * 
              !\SIM800L:SIM:BUART:tx_bitclk\
            + \SIM800L:SIM:BUART:tx_state_1\ * 
              !\SIM800L:SIM:BUART:tx_state_0\ * 
              !\SIM800L:SIM:BUART:tx_shift_out\ * 
              !\SIM800L:SIM:BUART:tx_state_2\ * 
              !\SIM800L:SIM:BUART:tx_counter_dp\ * 
              \SIM800L:SIM:BUART:tx_bitclk\
        );
        Output = \SIM800L:SIM:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SIM800L:SIM:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SIM800L:SIM:BUART:tx_state_1\ * 
              !\SIM800L:SIM:BUART:tx_state_0\ * 
              \SIM800L:SIM:BUART:tx_bitclk_enable_pre\ * 
              \SIM800L:SIM:BUART:tx_state_2\
            + \SIM800L:SIM:BUART:tx_state_1\ * \SIM800L:SIM:BUART:tx_state_0\ * 
              \SIM800L:SIM:BUART:tx_bitclk_enable_pre\ * 
              \SIM800L:SIM:BUART:tx_state_2\
            + \SIM800L:SIM:BUART:tx_state_1\ * \SIM800L:SIM:BUART:tx_state_0\ * 
              !\SIM800L:SIM:BUART:tx_state_2\ * \SIM800L:SIM:BUART:tx_bitclk\
            + \SIM800L:SIM:BUART:tx_state_1\ * 
              !\SIM800L:SIM:BUART:tx_state_2\ * 
              \SIM800L:SIM:BUART:tx_counter_dp\ * 
              \SIM800L:SIM:BUART:tx_bitclk\
        );
        Output = \SIM800L:SIM:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SIM800L:SIM:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SIM800L:SIM:BUART:tx_state_1\ * 
              !\SIM800L:SIM:BUART:tx_state_0\ * 
              \SIM800L:SIM:BUART:tx_bitclk_enable_pre\
            + !\SIM800L:SIM:BUART:tx_state_1\ * 
              !\SIM800L:SIM:BUART:tx_state_0\ * 
              !\SIM800L:SIM:BUART:tx_state_2\
        );
        Output = \SIM800L:SIM:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SIM800L:SIM:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SIM800L:SIM:BUART:tx_state_1\ * \SIM800L:SIM:BUART:tx_state_0\ * 
              \SIM800L:SIM:BUART:tx_bitclk_enable_pre\ * 
              \SIM800L:SIM:BUART:tx_state_2\
            + \SIM800L:SIM:BUART:tx_state_1\ * 
              !\SIM800L:SIM:BUART:tx_state_2\ * 
              \SIM800L:SIM:BUART:tx_counter_dp\ * 
              \SIM800L:SIM:BUART:tx_bitclk\
            + \SIM800L:SIM:BUART:tx_state_0\ * 
              !\SIM800L:SIM:BUART:tx_state_2\ * \SIM800L:SIM:BUART:tx_bitclk\
        );
        Output = \SIM800L:SIM:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\SIM800L:SIM:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => reloj_com ,
        cs_addr_0 => \SIM800L:SIM:BUART:counter_load_not\ ,
        ce0_reg => \SIM800L:SIM:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \SIM800L:SIM:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\MDB:UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => reloj_fijo ,
        status_6 => \MDB:UART:BUART:rx_status_6\ ,
        status_5 => \MDB:UART:BUART:rx_status_5\ ,
        status_4 => \MDB:UART:BUART:rx_status_4\ ,
        status_3 => \MDB:UART:BUART:rx_status_3\ ,
        status_0 => \MDB:UART:BUART:rx_status_0\ ,
        interrupt => \MDB:Net_6\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SIM800L:SIM:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SIM800L:SIM:BUART:tx_state_1\ * 
              !\SIM800L:SIM:BUART:tx_state_0\ * 
              \SIM800L:SIM:BUART:tx_bitclk_enable_pre\ * 
              !\SIM800L:SIM:BUART:tx_fifo_empty\
            + !\SIM800L:SIM:BUART:tx_state_1\ * 
              !\SIM800L:SIM:BUART:tx_state_0\ * 
              !\SIM800L:SIM:BUART:tx_fifo_empty\ * 
              !\SIM800L:SIM:BUART:tx_state_2\
            + \SIM800L:SIM:BUART:tx_state_1\ * \SIM800L:SIM:BUART:tx_state_0\ * 
              \SIM800L:SIM:BUART:tx_bitclk_enable_pre\ * 
              \SIM800L:SIM:BUART:tx_fifo_empty\ * 
              \SIM800L:SIM:BUART:tx_state_2\
            + \SIM800L:SIM:BUART:tx_state_0\ * 
              !\SIM800L:SIM:BUART:tx_state_2\ * \SIM800L:SIM:BUART:tx_bitclk\
        );
        Output = \SIM800L:SIM:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SIM800L:SIM:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SIM800L:SIM:BUART:tx_state_1\ * 
              !\SIM800L:SIM:BUART:tx_state_0\ * 
              \SIM800L:SIM:BUART:tx_bitclk_enable_pre\ * 
              \SIM800L:SIM:BUART:tx_fifo_empty\ * 
              \SIM800L:SIM:BUART:tx_state_2\
        );
        Output = \SIM800L:SIM:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SIM800L:SIM:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SIM800L:SIM:BUART:tx_state_1\ * 
              !\SIM800L:SIM:BUART:tx_state_0\ * 
              \SIM800L:SIM:BUART:tx_state_2\
            + !\SIM800L:SIM:BUART:tx_bitclk_enable_pre\
        );
        Output = \SIM800L:SIM:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MDB:UART:BUART:rx_state_2_split\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * !\MDB:UART:BUART:control_7\ * 
              !\MDB:UART:BUART:control_5\ * !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_7\ * 
              \MDB:UART:BUART:control_6\ * !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * !\MDB:UART:BUART:control_6\ * 
              \MDB:UART:BUART:control_5\ * !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_5\ * 
              \MDB:UART:BUART:rx_addressmatch1\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_5\ * 
              \MDB:UART:BUART:rx_addressmatch2\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_2\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * !\MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\ * \MDB:UART:BUART:rx_last\ * 
              !Net_5041_SYNCOUT
        );
        Output = \MDB:UART:BUART:rx_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\MDB:UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              \MDB:UART:BUART:rx_state_2\ * !Net_5041_SYNCOUT
        );
        Output = \MDB:UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SIM800L:SIM:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => reloj_com ,
        cs_addr_2 => \SIM800L:SIM:BUART:tx_state_1\ ,
        cs_addr_1 => \SIM800L:SIM:BUART:tx_state_0\ ,
        cs_addr_0 => \SIM800L:SIM:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \SIM800L:SIM:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \SIM800L:SIM:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \SIM800L:SIM:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =MDB_Rx(0)_SYNC
    PORT MAP (
        in => Net_5041 ,
        out => Net_5041_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SIM_Rx(0)_SYNC
    PORT MAP (
        in => Net_5076 ,
        out => Net_5076_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MDB:UART:BUART:rx_addr_match_status\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_7\ * 
              \MDB:UART:BUART:rx_addressmatch1\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              \MDB:UART:BUART:rx_state_2\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_7\ * 
              \MDB:UART:BUART:rx_addressmatch2\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              \MDB:UART:BUART:rx_state_2\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_6\ * 
              \MDB:UART:BUART:rx_addressmatch1\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              \MDB:UART:BUART:rx_state_2\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_6\ * 
              \MDB:UART:BUART:rx_addressmatch2\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              \MDB:UART:BUART:rx_state_2\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_5\ * 
              \MDB:UART:BUART:rx_addressmatch1\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              \MDB:UART:BUART:rx_state_2\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_5\ * 
              \MDB:UART:BUART:rx_addressmatch2\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              \MDB:UART:BUART:rx_state_2\
        );
        Output = \MDB:UART:BUART:rx_addr_match_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MDB:UART:BUART:rx_status_6\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MDB:UART:BUART:control_7\ * !\MDB:UART:BUART:control_6\ * 
              !\MDB:UART:BUART:control_5\
            + !\MDB:UART:BUART:rx_addr_match_status\
        );
        Output = \MDB:UART:BUART:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\MDB:UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              \MDB:UART:BUART:rx_address_detected\ * !Net_5041_SYNCOUT
            + \MDB:UART:BUART:rx_state_2_split\
        );
        Output = \MDB:UART:BUART:rx_state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FINGER:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FINGER:BUART:rx_load_fifo\ * \FINGER:BUART:rx_fifofull\
        );
        Output = \FINGER:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\FINGER:BUART:sRX:RxSts\
    PORT MAP (
        clock => reloj_fijo ,
        status_5 => \FINGER:BUART:rx_status_5\ ,
        status_4 => \FINGER:BUART:rx_status_4\ ,
        status_3 => \FINGER:BUART:rx_status_3\ ,
        interrupt => Net_6054 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MDB:UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 6
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \MDB:UART:BUART:txn\ * \MDB:UART:BUART:tx_state_1\ * 
              !\MDB:UART:BUART:tx_bitclk\
            + \MDB:UART:BUART:txn\ * \MDB:UART:BUART:tx_state_2\
            + !\MDB:UART:BUART:tx_state_1\ * \MDB:UART:BUART:tx_state_0\ * 
              !\MDB:UART:BUART:tx_shift_out\ * !\MDB:UART:BUART:tx_state_2\
            + !\MDB:UART:BUART:tx_state_1\ * \MDB:UART:BUART:tx_state_0\ * 
              !\MDB:UART:BUART:tx_state_2\ * !\MDB:UART:BUART:tx_bitclk\
            + \MDB:UART:BUART:tx_state_1\ * !\MDB:UART:BUART:tx_state_0\ * 
              !\MDB:UART:BUART:tx_shift_out\ * !\MDB:UART:BUART:tx_state_2\ * 
              !\MDB:UART:BUART:tx_counter_dp\ * \MDB:UART:BUART:tx_bitclk\
            + \MDB:UART:BUART:tx_state_1\ * !\MDB:UART:BUART:tx_state_0\ * 
              !\MDB:UART:BUART:tx_state_2\ * \MDB:UART:BUART:tx_counter_dp\ * 
              \MDB:UART:BUART:tx_bitclk\ * !\MDB:UART:BUART:tx_mark\
        );
        Output = \MDB:UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MDB:UART:BUART:tx_mark\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \MDB:UART:BUART:control_2\ * 
              !\MDB:UART:BUART:tx_ctrl_mark_last\ * !\MDB:UART:BUART:tx_mark\
            + \MDB:UART:BUART:tx_state_1\ * !\MDB:UART:BUART:tx_state_0\ * 
              !\MDB:UART:BUART:tx_state_2\ * \MDB:UART:BUART:tx_counter_dp\ * 
              \MDB:UART:BUART:tx_bitclk\ * \MDB:UART:BUART:tx_mark\
        );
        Output = \MDB:UART:BUART:tx_mark\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MDB:UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MDB:UART:BUART:tx_state_1\ * !\MDB:UART:BUART:tx_state_0\ * 
              \MDB:UART:BUART:tx_bitclk_enable_pre\ * 
              \MDB:UART:BUART:tx_fifo_empty\ * \MDB:UART:BUART:tx_state_2\
        );
        Output = \MDB:UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MDB:UART:BUART:tx_ctrl_mark_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDB:UART:BUART:control_2\
        );
        Output = \MDB:UART:BUART:tx_ctrl_mark_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MDB:UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \MDB:UART:BUART:tx_state_1\ * \MDB:UART:BUART:tx_state_0\ * 
              \MDB:UART:BUART:tx_bitclk_enable_pre\ * 
              \MDB:UART:BUART:tx_state_2\
            + \MDB:UART:BUART:tx_state_0\ * !\MDB:UART:BUART:tx_state_2\ * 
              \MDB:UART:BUART:tx_bitclk\
        );
        Output = \MDB:UART:BUART:tx_state_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MDB:UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MDB:UART:BUART:tx_state_1\ * !\MDB:UART:BUART:tx_state_0\ * 
              \MDB:UART:BUART:tx_bitclk_enable_pre\ * 
              !\MDB:UART:BUART:tx_fifo_empty\
            + !\MDB:UART:BUART:tx_state_1\ * !\MDB:UART:BUART:tx_state_0\ * 
              !\MDB:UART:BUART:tx_fifo_empty\ * !\MDB:UART:BUART:tx_state_2\
            + \MDB:UART:BUART:tx_state_1\ * \MDB:UART:BUART:tx_state_0\ * 
              \MDB:UART:BUART:tx_bitclk_enable_pre\ * 
              \MDB:UART:BUART:tx_fifo_empty\ * \MDB:UART:BUART:tx_state_2\
            + \MDB:UART:BUART:tx_state_1\ * !\MDB:UART:BUART:tx_state_2\ * 
              \MDB:UART:BUART:tx_counter_dp\ * \MDB:UART:BUART:tx_bitclk\
            + \MDB:UART:BUART:tx_state_0\ * !\MDB:UART:BUART:tx_state_2\ * 
              \MDB:UART:BUART:tx_bitclk\
        );
        Output = \MDB:UART:BUART:tx_state_0\ (fanout=9)
        Properties               : 
        {
        }
}

datapathcell: Name =\MDB:UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => reloj_fijo ,
        cs_addr_2 => \MDB:UART:BUART:tx_state_1\ ,
        cs_addr_1 => \MDB:UART:BUART:tx_state_0\ ,
        cs_addr_0 => \MDB:UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \MDB:UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \MDB:UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \MDB:UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\MDB:UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => reloj_fijo ,
        status_3 => \MDB:UART:BUART:tx_fifo_notfull\ ,
        status_2 => \MDB:UART:BUART:tx_status_2\ ,
        status_1 => \MDB:UART:BUART:tx_fifo_empty\ ,
        status_0 => \MDB:UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\HMI:UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HMI:UART:BUART:tx_fifo_notfull\
        );
        Output = \HMI:UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MDB:UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MDB:UART:BUART:tx_state_1\ * !\MDB:UART:BUART:tx_state_0\ * 
              \MDB:UART:BUART:tx_bitclk_enable_pre\
            + !\MDB:UART:BUART:tx_state_1\ * !\MDB:UART:BUART:tx_state_0\ * 
              !\MDB:UART:BUART:tx_state_2\
        );
        Output = \MDB:UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MDB:UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MDB:UART:BUART:tx_state_1\ * !\MDB:UART:BUART:tx_state_0\ * 
              \MDB:UART:BUART:tx_state_2\
            + !\MDB:UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \MDB:UART:BUART:tx_bitclk\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MDB:UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MDB:UART:BUART:tx_state_1\ * !\MDB:UART:BUART:tx_state_0\ * 
              \MDB:UART:BUART:tx_bitclk_enable_pre\ * 
              \MDB:UART:BUART:tx_state_2\
            + \MDB:UART:BUART:tx_state_1\ * \MDB:UART:BUART:tx_state_0\ * 
              \MDB:UART:BUART:tx_bitclk_enable_pre\ * 
              \MDB:UART:BUART:tx_state_2\
            + \MDB:UART:BUART:tx_state_1\ * \MDB:UART:BUART:tx_state_0\ * 
              !\MDB:UART:BUART:tx_state_2\ * \MDB:UART:BUART:tx_bitclk\
        );
        Output = \MDB:UART:BUART:tx_state_2\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_5058, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HMI:UART:BUART:txn\
        );
        Output = Net_5058 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\HMI:UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \HMI:UART:BUART:txn\ * \HMI:UART:BUART:tx_state_1\ * 
              !\HMI:UART:BUART:tx_bitclk\
            + \HMI:UART:BUART:txn\ * \HMI:UART:BUART:tx_state_2\
            + !\HMI:UART:BUART:tx_state_1\ * \HMI:UART:BUART:tx_state_0\ * 
              !\HMI:UART:BUART:tx_shift_out\ * !\HMI:UART:BUART:tx_state_2\
            + !\HMI:UART:BUART:tx_state_1\ * \HMI:UART:BUART:tx_state_0\ * 
              !\HMI:UART:BUART:tx_state_2\ * !\HMI:UART:BUART:tx_bitclk\
            + \HMI:UART:BUART:tx_state_1\ * !\HMI:UART:BUART:tx_state_0\ * 
              !\HMI:UART:BUART:tx_shift_out\ * !\HMI:UART:BUART:tx_state_2\ * 
              !\HMI:UART:BUART:tx_counter_dp\ * \HMI:UART:BUART:tx_bitclk\
        );
        Output = \HMI:UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\HMI:UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => reloj_variable ,
        cs_addr_2 => \HMI:UART:BUART:tx_state_1\ ,
        cs_addr_1 => \HMI:UART:BUART:tx_state_0\ ,
        cs_addr_0 => \HMI:UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \HMI:UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \HMI:UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \HMI:UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\HMI:UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => reloj_variable ,
        status_3 => \HMI:UART:BUART:tx_fifo_notfull\ ,
        status_2 => \HMI:UART:BUART:tx_status_2\ ,
        status_1 => \HMI:UART:BUART:tx_fifo_empty\ ,
        status_0 => \HMI:UART:BUART:tx_status_0\ ,
        interrupt => \HMI:Net_14\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\FINGER:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * !\FINGER:BUART:rx_state_0\ * 
              \FINGER:BUART:rx_bitclk_enable\ * \FINGER:BUART:rx_state_3\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * !\FINGER:BUART:rx_state_0\ * 
              \FINGER:BUART:rx_bitclk_enable\ * \FINGER:BUART:rx_state_2\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * !\FINGER:BUART:rx_state_0\ * 
              !\FINGER:BUART:rx_state_3\ * !\FINGER:BUART:rx_state_2\ * 
              !Net_6052 * \FINGER:BUART:rx_last\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \FINGER:BUART:rx_state_0\ * 
              !\FINGER:BUART:rx_state_3\ * !\FINGER:BUART:rx_state_2\ * 
              !\FINGER:BUART:rx_count_6\ * !\FINGER:BUART:rx_count_5\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \FINGER:BUART:rx_state_0\ * 
              !\FINGER:BUART:rx_state_3\ * !\FINGER:BUART:rx_state_2\ * 
              !\FINGER:BUART:rx_count_6\ * !\FINGER:BUART:rx_count_4\
        );
        Output = \FINGER:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FINGER:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * !\FINGER:BUART:rx_state_0\ * 
              \FINGER:BUART:rx_bitclk_enable\ * \FINGER:BUART:rx_state_3\ * 
              \FINGER:BUART:rx_state_2\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \FINGER:BUART:rx_state_0\ * 
              !\FINGER:BUART:rx_state_3\ * !\FINGER:BUART:rx_state_2\ * 
              !\FINGER:BUART:rx_count_6\ * !\FINGER:BUART:rx_count_5\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \FINGER:BUART:rx_state_0\ * 
              !\FINGER:BUART:rx_state_3\ * !\FINGER:BUART:rx_state_2\ * 
              !\FINGER:BUART:rx_count_6\ * !\FINGER:BUART:rx_count_4\
        );
        Output = \FINGER:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FINGER:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\FINGER:BUART:tx_ctrl_mark_last\ * !\FINGER:BUART:rx_state_0\ * 
              \FINGER:BUART:rx_state_3\ * \FINGER:BUART:rx_state_2\
        );
        Output = \FINGER:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FINGER:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6052
        );
        Output = \FINGER:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\HMI:UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\HMI:UART:BUART:tx_state_1\ * !\HMI:UART:BUART:tx_state_0\ * 
              \HMI:UART:BUART:tx_bitclk_enable_pre\ * 
              !\HMI:UART:BUART:tx_fifo_empty\
            + !\HMI:UART:BUART:tx_state_1\ * !\HMI:UART:BUART:tx_state_0\ * 
              !\HMI:UART:BUART:tx_fifo_empty\ * !\HMI:UART:BUART:tx_state_2\
            + \HMI:UART:BUART:tx_state_1\ * \HMI:UART:BUART:tx_state_0\ * 
              \HMI:UART:BUART:tx_bitclk_enable_pre\ * 
              \HMI:UART:BUART:tx_fifo_empty\ * \HMI:UART:BUART:tx_state_2\
            + \HMI:UART:BUART:tx_state_0\ * !\HMI:UART:BUART:tx_state_2\ * 
              \HMI:UART:BUART:tx_bitclk\
        );
        Output = \HMI:UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\HMI:UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HMI:UART:BUART:tx_state_1\ * !\HMI:UART:BUART:tx_state_0\ * 
              \HMI:UART:BUART:tx_bitclk_enable_pre\ * 
              \HMI:UART:BUART:tx_fifo_empty\ * \HMI:UART:BUART:tx_state_2\
        );
        Output = \HMI:UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\FINGER:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FINGER:BUART:rx_fifonotempty\ * 
              \FINGER:BUART:rx_state_stop1_reg\
        );
        Output = \FINGER:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\MDB:UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => reloj_fijo ,
        cs_addr_0 => \MDB:UART:BUART:counter_load_not\ ,
        ce0_reg => \MDB:UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \MDB:UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MDB:UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * 
              !\MDB:UART:BUART:rx_state_3\ * \MDB:UART:BUART:rx_state_2\ * 
              !Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:rx_state_0\ * 
              !\MDB:UART:BUART:rx_state_3\ * !\MDB:UART:BUART:rx_state_2\ * 
              !MODIN2_6 * !MODIN2_5
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:rx_state_0\ * 
              !\MDB:UART:BUART:rx_state_3\ * !\MDB:UART:BUART:rx_state_2\ * 
              !MODIN2_6 * !MODIN2_4
        );
        Output = \MDB:UART:BUART:rx_state_0\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MDB:UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:rx_state_0\ * 
              !\MDB:UART:BUART:rx_state_3\ * !\MDB:UART:BUART:rx_state_2\ * 
              !MODIN2_6 * !MODIN2_5
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:rx_state_0\ * 
              !\MDB:UART:BUART:rx_state_3\ * !\MDB:UART:BUART:rx_state_2\ * 
              !MODIN2_6 * !MODIN2_4
            + \MDB:UART:BUART:rx_state_3_split\
        );
        Output = \MDB:UART:BUART:rx_state_3\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MDB:UART:BUART:rx_markspace_pre\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * 
              !\MDB:UART:BUART:rx_state_3\ * \MDB:UART:BUART:rx_state_2\ * 
              \MDB:UART:BUART:rx_markspace_pre\ * !Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\ * 
              !\MDB:UART:BUART:rx_markspace_pre\ * Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\ * 
              \MDB:UART:BUART:rx_markspace_pre\ * !Net_5041_SYNCOUT
        );
        Output = \MDB:UART:BUART:rx_markspace_pre\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MDB:UART:BUART:rx_markspace_status\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              \MDB:UART:BUART:rx_state_2\ * \MDB:UART:BUART:rx_markspace_pre\
        );
        Output = \MDB:UART:BUART:rx_markspace_status\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\MDB:UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDB:UART:BUART:rx_load_fifo\ * \MDB:UART:BUART:rx_fifofull\
        );
        Output = \MDB:UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MDB:UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MDB:UART:BUART:rx_fifonotempty\ * 
              \MDB:UART:BUART:rx_state_stop1_reg\
        );
        Output = \MDB:UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SIM800L:SIM:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5076_SYNCOUT
        );
        Output = \SIM800L:SIM:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\MDB:UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => reloj_fijo ,
        cs_addr_2 => \FINGER:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \MDB:UART:BUART:rx_state_0\ ,
        cs_addr_0 => \MDB:UART:BUART:rx_bitclk_enable\ ,
        route_si => Net_5041_SYNCOUT ,
        f0_load => \MDB:UART:BUART:rx_load_fifo\ ,
        ce0_comb => \MDB:UART:BUART:rx_addressmatch1\ ,
        ce1_comb => \MDB:UART:BUART:rx_addressmatch2\ ,
        f0_bus_stat_comb => \MDB:UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \MDB:UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\MDB:UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => reloj_fijo ,
        load => \MDB:UART:BUART:rx_counter_load\ ,
        count_6 => MODIN2_6 ,
        count_5 => MODIN2_5 ,
        count_4 => MODIN2_4 ,
        count_3 => MODIN2_3 ,
        count_2 => \MDB:UART:BUART:rx_count_2\ ,
        count_1 => \MDB:UART:BUART:rx_count_1\ ,
        count_0 => \MDB:UART:BUART:rx_count_0\ ,
        tc => \MDB:UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MDB:UART:BUART:rx_state_3_split\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * !\MDB:UART:BUART:control_7\ * 
              \MDB:UART:BUART:control_6\ * \MDB:UART:BUART:control_5\ * 
              !\MDB:UART:BUART:rx_addressmatch1\ * 
              !\MDB:UART:BUART:rx_addressmatch2\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * !\MDB:UART:BUART:control_7\ * 
              \MDB:UART:BUART:control_6\ * \MDB:UART:BUART:control_5\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_address_detected\ * !Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_7\ * 
              !\MDB:UART:BUART:control_6\ * !\MDB:UART:BUART:control_5\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_address_detected\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_7\ * 
              !\MDB:UART:BUART:control_6\ * !\MDB:UART:BUART:control_5\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              \MDB:UART:BUART:rx_state_2\
        );
        Output = \MDB:UART:BUART:rx_state_3_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MDB:UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * !\MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\
        );
        Output = \MDB:UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MDB:UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * \MDB:UART:BUART:rx_state_3\ * 
              \MDB:UART:BUART:rx_state_2\
        );
        Output = \MDB:UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MDB:UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5041_SYNCOUT
        );
        Output = \MDB:UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\memoriaSD:SPI0:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\memoriaSD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * 
              \memoriaSD:SPI0:BSPIM:cnt_enable\
            + \memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              \memoriaSD:SPI0:BSPIM:state_0\ * 
              \memoriaSD:SPI0:BSPIM:cnt_enable\
            + \memoriaSD:SPI0:BSPIM:state_2\ * \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * 
              !\memoriaSD:SPI0:BSPIM:cnt_enable\
        );
        Output = \memoriaSD:SPI0:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SIM800L:SIM:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SIM800L:SIM:BUART:tx_fifo_notfull\
        );
        Output = \SIM800L:SIM:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MDB:UART:BUART:rx_status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MDB:UART:BUART:control_7\ * !\MDB:UART:BUART:control_6\ * 
              !\MDB:UART:BUART:control_5\
            + !\MDB:UART:BUART:rx_markspace_status\
        );
        Output = \MDB:UART:BUART:rx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\SIM800L:SIM:BUART:sTX:TxSts\
    PORT MAP (
        clock => reloj_com ,
        status_3 => \SIM800L:SIM:BUART:tx_fifo_notfull\ ,
        status_2 => \SIM800L:SIM:BUART:tx_status_2\ ,
        status_1 => \SIM800L:SIM:BUART:tx_fifo_empty\ ,
        status_0 => \SIM800L:SIM:BUART:tx_status_0\ ,
        interrupt => \SIM800L:Net_25\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\MDB:UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 6
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * !\MDB:UART:BUART:control_7\ * 
              !\MDB:UART:BUART:control_5\ * !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_7\ * 
              \MDB:UART:BUART:control_6\ * !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * !\MDB:UART:BUART:control_6\ * 
              \MDB:UART:BUART:control_5\ * !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_5\ * 
              \MDB:UART:BUART:rx_addressmatch1\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\ * Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_5\ * 
              \MDB:UART:BUART:rx_addressmatch2\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\ * Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\ * 
              \MDB:UART:BUART:rx_address_detected\ * !Net_5041_SYNCOUT
        );
        Output = \MDB:UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\MDB:UART:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 6
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\FINGER:BUART:tx_ctrl_mark_last\ * !\MDB:UART:BUART:control_7\ * 
              \MDB:UART:BUART:control_6\ * \MDB:UART:BUART:control_5\ * 
              !\MDB:UART:BUART:rx_addressmatch1\ * 
              !\MDB:UART:BUART:rx_addressmatch2\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\ * 
              \MDB:UART:BUART:rx_address_detected\ * Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * !\MDB:UART:BUART:control_7\ * 
              \MDB:UART:BUART:control_6\ * \MDB:UART:BUART:control_5\ * 
              \MDB:UART:BUART:rx_addressmatch1\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\ * 
              !\MDB:UART:BUART:rx_address_detected\ * Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * !\MDB:UART:BUART:control_7\ * 
              \MDB:UART:BUART:control_6\ * \MDB:UART:BUART:control_5\ * 
              \MDB:UART:BUART:rx_addressmatch2\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\ * 
              !\MDB:UART:BUART:rx_address_detected\ * Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_7\ * 
              !\MDB:UART:BUART:control_6\ * !\MDB:UART:BUART:control_5\ * 
              !\MDB:UART:BUART:rx_addressmatch1\ * 
              !\MDB:UART:BUART:rx_addressmatch2\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\ * 
              \MDB:UART:BUART:rx_address_detected\ * Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_7\ * 
              !\MDB:UART:BUART:control_6\ * !\MDB:UART:BUART:control_5\ * 
              \MDB:UART:BUART:rx_addressmatch1\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\ * 
              !\MDB:UART:BUART:rx_address_detected\ * Net_5041_SYNCOUT
            + !\FINGER:BUART:tx_ctrl_mark_last\ * \MDB:UART:BUART:control_7\ * 
              !\MDB:UART:BUART:control_6\ * !\MDB:UART:BUART:control_5\ * 
              \MDB:UART:BUART:rx_addressmatch2\ * 
              !\MDB:UART:BUART:rx_state_0\ * 
              \MDB:UART:BUART:rx_bitclk_enable\ * \MDB:UART:BUART:rx_state_3\ * 
              !\MDB:UART:BUART:rx_state_2\ * 
              !\MDB:UART:BUART:rx_address_detected\ * Net_5041_SYNCOUT
        );
        Output = \MDB:UART:BUART:rx_address_detected\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\FINGER:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \FINGER:BUART:tx_ctrl_mark_last\ (fanout=22)
        Properties               : 
        {
        }
}

controlcell: Name =\MDB:UART:BUART:sCR_SyncCtl:CtrlReg\
    PORT MAP (
        clock => reloj_fijo ,
        control_7 => \MDB:UART:BUART:control_7\ ,
        control_6 => \MDB:UART:BUART:control_6\ ,
        control_5 => \MDB:UART:BUART:control_5\ ,
        control_4 => \MDB:UART:BUART:control_4\ ,
        control_3 => \MDB:UART:BUART:control_3\ ,
        control_2 => \MDB:UART:BUART:control_2\ ,
        control_1 => \MDB:UART:BUART:control_1\ ,
        control_0 => \MDB:UART:BUART:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\HMI:UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5056_SYNCOUT
        );
        Output = \HMI:UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\HMI:UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \HMI:UART:BUART:tx_state_1\ * \HMI:UART:BUART:tx_state_0\ * 
              \HMI:UART:BUART:tx_bitclk_enable_pre\ * 
              \HMI:UART:BUART:tx_state_2\
            + \HMI:UART:BUART:tx_state_1\ * !\HMI:UART:BUART:tx_state_2\ * 
              \HMI:UART:BUART:tx_counter_dp\ * \HMI:UART:BUART:tx_bitclk\
            + \HMI:UART:BUART:tx_state_0\ * !\HMI:UART:BUART:tx_state_2\ * 
              \HMI:UART:BUART:tx_bitclk\
        );
        Output = \HMI:UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =HMI_Rx(0)_SYNC
    PORT MAP (
        in => Net_5056 ,
        out => Net_5056_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SIM800L:SIM:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              !\SIM800L:SIM:BUART:rx_state_0\ * 
              \SIM800L:SIM:BUART:rx_bitclk_enable\ * 
              \SIM800L:SIM:BUART:rx_state_3\
            + !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              !\SIM800L:SIM:BUART:rx_state_0\ * 
              \SIM800L:SIM:BUART:rx_bitclk_enable\ * 
              \SIM800L:SIM:BUART:rx_state_2\
            + !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              !\SIM800L:SIM:BUART:rx_state_0\ * 
              !\SIM800L:SIM:BUART:rx_state_3\ * 
              !\SIM800L:SIM:BUART:rx_state_2\ * \SIM800L:SIM:BUART:rx_last\ * 
              !Net_5076_SYNCOUT
            + !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              \SIM800L:SIM:BUART:rx_state_0\ * 
              !\SIM800L:SIM:BUART:rx_state_3\ * 
              !\SIM800L:SIM:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_5
            + !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              \SIM800L:SIM:BUART:rx_state_0\ * 
              !\SIM800L:SIM:BUART:rx_state_3\ * 
              !\SIM800L:SIM:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \SIM800L:SIM:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SIM800L:SIM:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              !\SIM800L:SIM:BUART:rx_state_0\ * 
              \SIM800L:SIM:BUART:rx_bitclk_enable\ * 
              !\SIM800L:SIM:BUART:rx_state_3\ * 
              \SIM800L:SIM:BUART:rx_state_2\ * !Net_5076_SYNCOUT
            + !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              \SIM800L:SIM:BUART:rx_state_0\ * 
              !\SIM800L:SIM:BUART:rx_state_3\ * 
              !\SIM800L:SIM:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_5
            + !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              \SIM800L:SIM:BUART:rx_state_0\ * 
              !\SIM800L:SIM:BUART:rx_state_3\ * 
              !\SIM800L:SIM:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \SIM800L:SIM:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SIM800L:SIM:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              !\SIM800L:SIM:BUART:rx_state_0\ * 
              \SIM800L:SIM:BUART:rx_bitclk_enable\ * 
              \SIM800L:SIM:BUART:rx_state_3\ * \SIM800L:SIM:BUART:rx_state_2\
            + !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              \SIM800L:SIM:BUART:rx_state_0\ * 
              !\SIM800L:SIM:BUART:rx_state_3\ * 
              !\SIM800L:SIM:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_5
            + !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              \SIM800L:SIM:BUART:rx_state_0\ * 
              !\SIM800L:SIM:BUART:rx_state_3\ * 
              !\SIM800L:SIM:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \SIM800L:SIM:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SIM800L:SIM:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              !\SIM800L:SIM:BUART:rx_state_0\ * 
              \SIM800L:SIM:BUART:rx_bitclk_enable\ * 
              \SIM800L:SIM:BUART:rx_state_3\ * 
              !\SIM800L:SIM:BUART:rx_state_2\
            + !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              \SIM800L:SIM:BUART:rx_state_0\ * 
              !\SIM800L:SIM:BUART:rx_state_3\ * 
              !\SIM800L:SIM:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_5
            + !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              \SIM800L:SIM:BUART:rx_state_0\ * 
              !\SIM800L:SIM:BUART:rx_state_3\ * 
              !\SIM800L:SIM:BUART:rx_state_2\ * !MODIN3_6 * !MODIN3_4
        );
        Output = \SIM800L:SIM:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SIM800L:SIM:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SIM800L:SIM:BUART:rx_count_2\ * 
              !\SIM800L:SIM:BUART:rx_count_1\ * 
              !\SIM800L:SIM:BUART:rx_count_0\
        );
        Output = \SIM800L:SIM:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SIM800L:SIM:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SIM800L:SIM:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

count7cell: Name =\SIM800L:SIM:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => reloj_com ,
        load => \SIM800L:SIM:BUART:rx_counter_load\ ,
        count_6 => MODIN3_6 ,
        count_5 => MODIN3_5 ,
        count_4 => MODIN3_4 ,
        count_3 => MODIN3_3 ,
        count_2 => \SIM800L:SIM:BUART:rx_count_2\ ,
        count_1 => \SIM800L:SIM:BUART:rx_count_1\ ,
        count_0 => \SIM800L:SIM:BUART:rx_count_0\ ,
        tc => \SIM800L:SIM:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SIM800L:SIM:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SIM800L:SIM:BUART:rx_load_fifo\ * 
              \SIM800L:SIM:BUART:rx_fifofull\
        );
        Output = \SIM800L:SIM:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MDB:UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_fijo) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MDB:UART:BUART:rx_count_2\ * !\MDB:UART:BUART:rx_count_1\ * 
              !\MDB:UART:BUART:rx_count_0\
        );
        Output = \MDB:UART:BUART:rx_bitclk_enable\ (fanout=11)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\memoriaSD:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\memoriaSD:SPI0:BSPIM:state_2\ * 
              \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * 
              \memoriaSD:SPI0:BSPIM:mosi_from_dp\ * 
              \memoriaSD:SPI0:BSPIM:count_4\
            + !\memoriaSD:SPI0:BSPIM:state_2\ * 
              \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * 
              \memoriaSD:SPI0:BSPIM:mosi_from_dp\ * 
              \memoriaSD:SPI0:BSPIM:count_3\
            + !\memoriaSD:SPI0:BSPIM:state_2\ * 
              \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * 
              \memoriaSD:SPI0:BSPIM:mosi_from_dp\ * 
              \memoriaSD:SPI0:BSPIM:count_2\
            + !\memoriaSD:SPI0:BSPIM:state_2\ * 
              \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * 
              \memoriaSD:SPI0:BSPIM:mosi_from_dp\ * 
              \memoriaSD:SPI0:BSPIM:count_1\
            + !\memoriaSD:SPI0:BSPIM:state_2\ * 
              \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * 
              \memoriaSD:SPI0:BSPIM:mosi_from_dp\ * 
              !\memoriaSD:SPI0:BSPIM:count_0\
            + \memoriaSD:SPI0:BSPIM:state_2\ * \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * 
              \memoriaSD:SPI0:BSPIM:mosi_pre_reg\
            + \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * 
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              !\memoriaSD:SPI0:BSPIM:count_2\ * 
              !\memoriaSD:SPI0:BSPIM:count_1\ * 
              \memoriaSD:SPI0:BSPIM:count_0\ * 
              \memoriaSD:SPI0:BSPIM:mosi_pre_reg\
            + \memoriaSD:SPI0:BSPIM:state_1\ * \memoriaSD:SPI0:BSPIM:state_0\ * 
              \memoriaSD:SPI0:BSPIM:mosi_from_dp\ * 
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              !\memoriaSD:SPI0:BSPIM:count_2\ * 
              !\memoriaSD:SPI0:BSPIM:count_1\ * 
              !\memoriaSD:SPI0:BSPIM:count_0\ * 
              !\memoriaSD:SPI0:BSPIM:ld_ident\
        );
        Output = \memoriaSD:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SIM800L:SIM:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => reloj_com ,
        cs_addr_2 => \SIM800L:SIM:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \SIM800L:SIM:BUART:rx_state_0\ ,
        cs_addr_0 => \SIM800L:SIM:BUART:rx_bitclk_enable\ ,
        route_si => Net_5076_SYNCOUT ,
        f0_load => \SIM800L:SIM:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \SIM800L:SIM:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \SIM800L:SIM:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\memoriaSD:SPI0:BSPIM:RxStsReg\
    PORT MAP (
        clock => \memoriaSD:Net_19\ ,
        status_6 => \memoriaSD:SPI0:BSPIM:rx_status_6\ ,
        status_5 => \memoriaSD:SPI0:BSPIM:rx_status_5\ ,
        status_4 => \memoriaSD:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\HMI:UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\HMI:UART:BUART:tx_state_1\ * !\HMI:UART:BUART:tx_state_0\ * 
              \HMI:UART:BUART:tx_bitclk_enable_pre\ * 
              \HMI:UART:BUART:tx_state_2\
            + \HMI:UART:BUART:tx_state_1\ * \HMI:UART:BUART:tx_state_0\ * 
              \HMI:UART:BUART:tx_bitclk_enable_pre\ * 
              \HMI:UART:BUART:tx_state_2\
            + \HMI:UART:BUART:tx_state_1\ * \HMI:UART:BUART:tx_state_0\ * 
              !\HMI:UART:BUART:tx_state_2\ * \HMI:UART:BUART:tx_bitclk\
            + \HMI:UART:BUART:tx_state_1\ * !\HMI:UART:BUART:tx_state_2\ * 
              \HMI:UART:BUART:tx_counter_dp\ * \HMI:UART:BUART:tx_bitclk\
        );
        Output = \HMI:UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\HMI:UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\HMI:UART:BUART:tx_state_1\ * !\HMI:UART:BUART:tx_state_0\ * 
              \HMI:UART:BUART:tx_state_2\
            + !\HMI:UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \HMI:UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\HMI:UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\HMI:UART:BUART:tx_state_1\ * !\HMI:UART:BUART:tx_state_0\ * 
              \HMI:UART:BUART:tx_bitclk_enable_pre\
            + !\HMI:UART:BUART:tx_state_1\ * !\HMI:UART:BUART:tx_state_0\ * 
              !\HMI:UART:BUART:tx_state_2\
        );
        Output = \HMI:UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SIM800L:SIM:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              !\SIM800L:SIM:BUART:rx_state_0\ * 
              \SIM800L:SIM:BUART:rx_bitclk_enable\ * 
              \SIM800L:SIM:BUART:rx_state_3\ * \SIM800L:SIM:BUART:rx_state_2\ * 
              !Net_5076_SYNCOUT
        );
        Output = \SIM800L:SIM:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SIM800L:SIM:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_com) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              !\SIM800L:SIM:BUART:rx_state_0\ * 
              \SIM800L:SIM:BUART:rx_state_3\ * \SIM800L:SIM:BUART:rx_state_2\
        );
        Output = \SIM800L:SIM:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SIM800L:SIM:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SIM800L:SIM:BUART:tx_ctrl_mark_last\ * 
              !\SIM800L:SIM:BUART:rx_state_0\ * 
              !\SIM800L:SIM:BUART:rx_state_3\ * 
              !\SIM800L:SIM:BUART:rx_state_2\
        );
        Output = \SIM800L:SIM:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SIM800L:SIM:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SIM800L:SIM:BUART:rx_fifonotempty\ * 
              \SIM800L:SIM:BUART:rx_state_stop1_reg\
        );
        Output = \SIM800L:SIM:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\HMI:UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => reloj_variable ,
        cs_addr_0 => \HMI:UART:BUART:counter_load_not\ ,
        ce0_reg => \HMI:UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \HMI:UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SIM800L:SIM:BUART:sRX:RxSts\
    PORT MAP (
        clock => reloj_com ,
        status_5 => \SIM800L:SIM:BUART:rx_status_5\ ,
        status_4 => \SIM800L:SIM:BUART:rx_status_4\ ,
        status_3 => \SIM800L:SIM:BUART:rx_status_3\ ,
        interrupt => \SIM800L:Net_26\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SIM800L:SIM_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SIM800L:SIM_REG:control_7\ ,
        control_6 => \SIM800L:SIM_REG:control_6\ ,
        control_5 => \SIM800L:SIM_REG:control_5\ ,
        control_4 => \SIM800L:SIM_REG:control_4\ ,
        control_3 => \SIM800L:SIM_REG:control_3\ ,
        control_2 => \SIM800L:SIM_REG:control_2\ ,
        control_1 => Net_3207 ,
        control_0 => Net_5419 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\HMI:UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              !\HMI:UART:BUART:rx_state_0\ * 
              \HMI:UART:BUART:rx_bitclk_enable\ * \HMI:UART:BUART:rx_state_3\
            + !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              !\HMI:UART:BUART:rx_state_0\ * 
              \HMI:UART:BUART:rx_bitclk_enable\ * \HMI:UART:BUART:rx_state_2\
            + !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              !\HMI:UART:BUART:rx_state_0\ * !\HMI:UART:BUART:rx_state_3\ * 
              !\HMI:UART:BUART:rx_state_2\ * \HMI:UART:BUART:rx_last\ * 
              !Net_5056_SYNCOUT
            + !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              \HMI:UART:BUART:rx_state_0\ * !\HMI:UART:BUART:rx_state_3\ * 
              !\HMI:UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_5
            + !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              \HMI:UART:BUART:rx_state_0\ * !\HMI:UART:BUART:rx_state_3\ * 
              !\HMI:UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \HMI:UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\HMI:UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              !\HMI:UART:BUART:rx_state_0\ * 
              \HMI:UART:BUART:rx_bitclk_enable\ * 
              !\HMI:UART:BUART:rx_state_3\ * \HMI:UART:BUART:rx_state_2\ * 
              !Net_5056_SYNCOUT
            + !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              \HMI:UART:BUART:rx_state_0\ * !\HMI:UART:BUART:rx_state_3\ * 
              !\HMI:UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_5
            + !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              \HMI:UART:BUART:rx_state_0\ * !\HMI:UART:BUART:rx_state_3\ * 
              !\HMI:UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \HMI:UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\HMI:UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              !\HMI:UART:BUART:rx_state_0\ * 
              \HMI:UART:BUART:rx_bitclk_enable\ * \HMI:UART:BUART:rx_state_3\ * 
              \HMI:UART:BUART:rx_state_2\
            + !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              \HMI:UART:BUART:rx_state_0\ * !\HMI:UART:BUART:rx_state_3\ * 
              !\HMI:UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_5
            + !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              \HMI:UART:BUART:rx_state_0\ * !\HMI:UART:BUART:rx_state_3\ * 
              !\HMI:UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \HMI:UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\HMI:UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              !\HMI:UART:BUART:rx_state_0\ * 
              \HMI:UART:BUART:rx_bitclk_enable\ * \HMI:UART:BUART:rx_state_3\ * 
              !\HMI:UART:BUART:rx_state_2\
            + !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              \HMI:UART:BUART:rx_state_0\ * !\HMI:UART:BUART:rx_state_3\ * 
              !\HMI:UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_5
            + !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              \HMI:UART:BUART:rx_state_0\ * !\HMI:UART:BUART:rx_state_3\ * 
              !\HMI:UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \HMI:UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\HMI:UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              !\HMI:UART:BUART:rx_state_0\ * 
              \HMI:UART:BUART:rx_bitclk_enable\ * \HMI:UART:BUART:rx_state_3\ * 
              \HMI:UART:BUART:rx_state_2\ * !Net_5056_SYNCOUT
        );
        Output = \HMI:UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\HMI:UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              !\HMI:UART:BUART:rx_state_0\ * \HMI:UART:BUART:rx_state_3\ * 
              \HMI:UART:BUART:rx_state_2\
        );
        Output = \HMI:UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\HMI:UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HMI:UART:BUART:tx_ctrl_mark_last\ * 
              !\HMI:UART:BUART:rx_state_0\ * !\HMI:UART:BUART:rx_state_3\ * 
              !\HMI:UART:BUART:rx_state_2\
        );
        Output = \HMI:UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\HMI:UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HMI:UART:BUART:rx_count_2\ * !\HMI:UART:BUART:rx_count_1\ * 
              !\HMI:UART:BUART:rx_count_0\
        );
        Output = \HMI:UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\HMI:UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => reloj_variable ,
        cs_addr_2 => \HMI:UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \HMI:UART:BUART:rx_state_0\ ,
        cs_addr_0 => \HMI:UART:BUART:rx_bitclk_enable\ ,
        route_si => Net_5056_SYNCOUT ,
        f0_load => \HMI:UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \HMI:UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \HMI:UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\HMI:UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => reloj_variable ,
        load => \HMI:UART:BUART:rx_counter_load\ ,
        count_6 => MODIN1_6 ,
        count_5 => MODIN1_5 ,
        count_4 => MODIN1_4 ,
        count_3 => MODIN1_3 ,
        count_2 => \HMI:UART:BUART:rx_count_2\ ,
        count_1 => \HMI:UART:BUART:rx_count_1\ ,
        count_0 => \HMI:UART:BUART:rx_count_0\ ,
        tc => \HMI:UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\HMI:UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (reloj_variable) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \HMI:UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\HMI:UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HMI:UART:BUART:rx_fifonotempty\ * 
              \HMI:UART:BUART:rx_state_stop1_reg\
        );
        Output = \HMI:UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\HMI:UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HMI:UART:BUART:rx_load_fifo\ * \HMI:UART:BUART:rx_fifofull\
        );
        Output = \HMI:UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\memoriaSD:SPI0:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\memoriaSD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              \memoriaSD:SPI0:BSPIM:state_0\
            + \memoriaSD:SPI0:BSPIM:state_2\ * \memoriaSD:SPI0:BSPIM:state_1\ * 
              \memoriaSD:SPI0:BSPIM:state_0\
            + \memoriaSD:SPI0:BSPIM:state_1\ * \memoriaSD:SPI0:BSPIM:state_0\ * 
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              !\memoriaSD:SPI0:BSPIM:count_2\ * 
              \memoriaSD:SPI0:BSPIM:count_1\ * 
              !\memoriaSD:SPI0:BSPIM:count_0\ * 
              !\memoriaSD:SPI0:BSPIM:ld_ident\
            + \memoriaSD:SPI0:BSPIM:state_1\ * \memoriaSD:SPI0:BSPIM:state_0\ * 
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              \memoriaSD:SPI0:BSPIM:count_2\ * \memoriaSD:SPI0:BSPIM:count_1\ * 
              !\memoriaSD:SPI0:BSPIM:count_0\ * 
              !\memoriaSD:SPI0:BSPIM:tx_status_1\
        );
        Output = \memoriaSD:SPI0:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\memoriaSD:SPI0:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\memoriaSD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\memoriaSD:SPI0:BSPIM:state_2\ * 
              \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * 
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              !\memoriaSD:SPI0:BSPIM:count_2\ * 
              !\memoriaSD:SPI0:BSPIM:count_1\ * 
              \memoriaSD:SPI0:BSPIM:count_0\ * 
              \memoriaSD:SPI0:BSPIM:ld_ident\
            + \memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * 
              !\memoriaSD:SPI0:BSPIM:ld_ident\
        );
        Output = \memoriaSD:SPI0:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\memoriaSD:Net_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\memoriaSD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              \memoriaSD:SPI0:BSPIM:state_0\
            + \memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * !\memoriaSD:Net_1\
            + \memoriaSD:SPI0:BSPIM:state_1\ * !\memoriaSD:Net_1\
        );
        Output = \memoriaSD:Net_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\memoriaSD:SPI0:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \memoriaSD:Net_19\ ,
        cs_addr_2 => \memoriaSD:SPI0:BSPIM:state_2\ ,
        cs_addr_1 => \memoriaSD:SPI0:BSPIM:state_1\ ,
        cs_addr_0 => \memoriaSD:SPI0:BSPIM:state_0\ ,
        route_si => \memoriaSD:Net_16\ ,
        f1_load => \memoriaSD:SPI0:BSPIM:load_rx_data\ ,
        so_comb => \memoriaSD:SPI0:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \memoriaSD:SPI0:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \memoriaSD:SPI0:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \memoriaSD:SPI0:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \memoriaSD:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\HMI:UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => reloj_variable ,
        status_5 => \HMI:UART:BUART:rx_status_5\ ,
        status_4 => \HMI:UART:BUART:rx_status_4\ ,
        status_3 => \HMI:UART:BUART:rx_status_3\ ,
        interrupt => \HMI:Net_15\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\memoriaSD:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\memoriaSD:SPI0:BSPIM:state_2\ * 
              \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              !\memoriaSD:SPI0:BSPIM:count_2\ * 
              !\memoriaSD:SPI0:BSPIM:count_0\ * 
              !\memoriaSD:SPI0:BSPIM:ld_ident\
            + !\memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\
            + !\memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:mosi_pre_reg\
            + \memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              \memoriaSD:SPI0:BSPIM:state_0\
            + \memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:mosi_from_dp\
            + \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\
        );
        Output = \memoriaSD:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\memoriaSD:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              !\memoriaSD:SPI0:BSPIM:count_2\ * 
              !\memoriaSD:SPI0:BSPIM:count_1\ * 
              \memoriaSD:SPI0:BSPIM:count_0\
        );
        Output = \memoriaSD:SPI0:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\memoriaSD:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              !\memoriaSD:SPI0:BSPIM:count_2\ * 
              !\memoriaSD:SPI0:BSPIM:count_1\ * 
              \memoriaSD:SPI0:BSPIM:count_0\ * 
              \memoriaSD:SPI0:BSPIM:rx_status_4\
        );
        Output = \memoriaSD:SPI0:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\memoriaSD:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              \memoriaSD:SPI0:BSPIM:state_0\
        );
        Output = \memoriaSD:SPI0:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\memoriaSD:SPI0:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\memoriaSD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              \memoriaSD:SPI0:BSPIM:state_0\
            + !\memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              \memoriaSD:SPI0:BSPIM:tx_status_1\
            + !\memoriaSD:SPI0:BSPIM:state_2\ * 
              \memoriaSD:SPI0:BSPIM:state_0\ * 
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              !\memoriaSD:SPI0:BSPIM:count_2\ * 
              \memoriaSD:SPI0:BSPIM:count_1\ * 
              !\memoriaSD:SPI0:BSPIM:count_0\ * 
              !\memoriaSD:SPI0:BSPIM:ld_ident\
        );
        Output = \memoriaSD:SPI0:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\memoriaSD:SPI0:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\memoriaSD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\
            + !\memoriaSD:SPI0:BSPIM:state_2\ * 
              \memoriaSD:SPI0:BSPIM:state_1\ * \memoriaSD:SPI0:BSPIM:state_0\ * 
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              !\memoriaSD:SPI0:BSPIM:count_2\ * 
              \memoriaSD:SPI0:BSPIM:count_1\ * 
              !\memoriaSD:SPI0:BSPIM:count_0\ * 
              !\memoriaSD:SPI0:BSPIM:ld_ident\
            + !\memoriaSD:SPI0:BSPIM:state_2\ * 
              \memoriaSD:SPI0:BSPIM:state_1\ * \memoriaSD:SPI0:BSPIM:state_0\ * 
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              \memoriaSD:SPI0:BSPIM:count_2\ * \memoriaSD:SPI0:BSPIM:count_1\ * 
              !\memoriaSD:SPI0:BSPIM:count_0\ * 
              !\memoriaSD:SPI0:BSPIM:tx_status_1\
            + \memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              \memoriaSD:SPI0:BSPIM:state_0\
        );
        Output = \memoriaSD:SPI0:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\memoriaSD:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\memoriaSD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\memoriaSD:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\memoriaSD:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \memoriaSD:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\memoriaSD:SPI0:BSPIM:BitCounter\
    PORT MAP (
        clock => \memoriaSD:Net_19\ ,
        enable => \memoriaSD:SPI0:BSPIM:cnt_enable\ ,
        count_6 => \memoriaSD:SPI0:BSPIM:count_6\ ,
        count_5 => \memoriaSD:SPI0:BSPIM:count_5\ ,
        count_4 => \memoriaSD:SPI0:BSPIM:count_4\ ,
        count_3 => \memoriaSD:SPI0:BSPIM:count_3\ ,
        count_2 => \memoriaSD:SPI0:BSPIM:count_2\ ,
        count_1 => \memoriaSD:SPI0:BSPIM:count_1\ ,
        count_0 => \memoriaSD:SPI0:BSPIM:count_0\ ,
        tc => \memoriaSD:SPI0:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\memoriaSD:SPI0:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\memoriaSD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              !\memoriaSD:SPI0:BSPIM:count_2\ * 
              !\memoriaSD:SPI0:BSPIM:count_1\ * 
              !\memoriaSD:SPI0:BSPIM:count_0\ * 
              \memoriaSD:SPI0:BSPIM:load_cond\
            + \memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\ * 
              !\memoriaSD:SPI0:BSPIM:load_cond\
            + \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              !\memoriaSD:SPI0:BSPIM:count_2\ * 
              !\memoriaSD:SPI0:BSPIM:count_1\ * 
              !\memoriaSD:SPI0:BSPIM:count_0\ * 
              \memoriaSD:SPI0:BSPIM:load_cond\
            + \memoriaSD:SPI0:BSPIM:state_0\ * 
              !\memoriaSD:SPI0:BSPIM:count_4\ * 
              !\memoriaSD:SPI0:BSPIM:count_3\ * 
              !\memoriaSD:SPI0:BSPIM:count_2\ * 
              !\memoriaSD:SPI0:BSPIM:count_1\ * 
              !\memoriaSD:SPI0:BSPIM:count_0\ * 
              \memoriaSD:SPI0:BSPIM:load_cond\
        );
        Output = \memoriaSD:SPI0:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\memoriaSD:Net_22\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\memoriaSD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \memoriaSD:SPI0:BSPIM:state_2\ * \memoriaSD:SPI0:BSPIM:state_1\ * 
              \memoriaSD:Net_22\
            + \memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\
            + \memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\
        );
        Output = \memoriaSD:Net_22\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\memoriaSD:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\memoriaSD:SPI0:BSPIM:state_2\ * 
              !\memoriaSD:SPI0:BSPIM:state_1\ * 
              !\memoriaSD:SPI0:BSPIM:state_0\
        );
        Output = \memoriaSD:SPI0:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\memoriaSD:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\memoriaSD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\memoriaSD:SPI0:BSPIM:state_2\ * 
              \memoriaSD:SPI0:BSPIM:state_1\ * \memoriaSD:SPI0:BSPIM:state_0\ * 
              \memoriaSD:SPI0:BSPIM:mosi_from_dp_reg\
            + \memoriaSD:SPI0:BSPIM:state_2\ * \memoriaSD:SPI0:BSPIM:state_1\ * 
              \memoriaSD:SPI0:BSPIM:state_0\ * 
              \memoriaSD:SPI0:BSPIM:mosi_from_dp\
            + !\memoriaSD:SPI0:BSPIM:state_1\ * 
              \memoriaSD:SPI0:BSPIM:mosi_hs_reg\
            + !\memoriaSD:SPI0:BSPIM:state_0\ * 
              \memoriaSD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \memoriaSD:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\memoriaSD:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\memoriaSD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \memoriaSD:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \memoriaSD:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\memoriaSD:Net_10\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\memoriaSD:SPI0:BSPIM:state_2\ * !\memoriaSD:Net_1\ * 
              \memoriaSD:SPI0:BSPIM:mosi_hs_reg\
            + \memoriaSD:SPI0:BSPIM:state_1\ * !\memoriaSD:Net_1\ * 
              \memoriaSD:SPI0:BSPIM:mosi_hs_reg\
            + !\memoriaSD:SPI0:BSPIM:state_0\ * !\memoriaSD:Net_1\ * 
              \memoriaSD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \memoriaSD:Net_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\memoriaSD:SPI0:BSPIM:TxStsReg\
    PORT MAP (
        clock => \memoriaSD:Net_19\ ,
        status_4 => \memoriaSD:SPI0:BSPIM:tx_status_4\ ,
        status_3 => \memoriaSD:SPI0:BSPIM:load_rx_data\ ,
        status_2 => \memoriaSD:SPI0:BSPIM:tx_status_2\ ,
        status_1 => \memoriaSD:SPI0:BSPIM:tx_status_1\ ,
        status_0 => \memoriaSD:SPI0:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_Vending:IRQ\
        PORT MAP (
            interrupt => Net_5070 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\FINGER:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6054 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\HMI:UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => \HMI:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\HMI:UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => \HMI:Net_14\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\MDB:isr_rxMDB\
        PORT MAP (
            interrupt => \MDB:Net_6\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\RTC:RTC:isr\
        PORT MAP (
            interrupt => OPPS_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\SIM800L:SIM:RXInternalInterrupt\
        PORT MAP (
            interrupt => \SIM800L:Net_26\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\SIM800L:SIM:TXInternalInterrupt\
        PORT MAP (
            interrupt => \SIM800L:Net_25\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\BusPrincipal:I2C_IRQ\
        PORT MAP (
            interrupt => \BusPrincipal:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_2949 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\USBUART:ep1\
        PORT MAP (
            dmareq => \USBUART:dma_request_0\ ,
            termin => \USBUART:dma_terminate\ ,
            termout => \USBUART:Net_1495\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\USBUART:ep2\
        PORT MAP (
            dmareq => \USBUART:dma_request_1\ ,
            termin => \USBUART:dma_terminate\ ,
            termout => \USBUART:Net_1498\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\USBUART:ep3\
        PORT MAP (
            dmareq => \USBUART:dma_request_2\ ,
            termin => \USBUART:dma_terminate\ ,
            termout => \USBUART:Net_1559\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = \AUDIO:busy(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \AUDIO:busy(0)\__PA ,
        pad => \AUDIO:busy(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \AUDIO:DFP:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \AUDIO:DFP:tx(0)\__PA ,
        pad => \AUDIO:DFP:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = NFC_ON(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => NFC_ON(0)__PA ,
        pad => NFC_ON(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Ventilador(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Ventilador(0)__PA ,
        pad => Ventilador(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = HMI_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => HMI_Tx(0)__PA ,
        pin_input => Net_5058 ,
        pad => HMI_Tx(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = HMI_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HMI_Rx(0)__PA ,
        fb => Net_5056 ,
        pad => HMI_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MDB_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MDB_Rx(0)__PA ,
        fb => Net_5041 ,
        pad => MDB_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MDB_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MDB_Tx(0)__PA ,
        pin_input => Net_5042 ,
        pad => MDB_Tx(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Finger_In(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Finger_In(0)__PA ,
        fb => Net_6052 ,
        pad => Finger_In(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Finger_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Finger_Out(0)__PA ,
        pin_input => Net_6047 ,
        pad => Finger_Out(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED_DEBUG(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_DEBUG(0)__PA ,
        annotation => Net_546 ,
        pad => LED_DEBUG(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED_ERROR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_ERROR(0)__PA ,
        annotation => Net_571 ,
        pad => LED_ERROR(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED_SD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_SD(0)__PA ,
        pin_input => variable_lento_local ,
        annotation => Net_2796 ,
        pad => LED_SD(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_USB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_USB(0)__PA ,
        annotation => Net_567 ,
        pad => LED_USB(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_ext(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_ext(0)__PA ,
        pin_input => Net_303 ,
        annotation => Net_526 ,
        pad => LED_ext(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
[IoId=2]: 
Pin : Name = NRF_ON(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => NRF_ON(0)__PA ,
        pad => NRF_ON(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SIM_ON_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SIM_ON_1(0)__PA ,
        pin_input => Net_3207 ,
        pad => SIM_ON_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SIM_ON_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SIM_ON_2(0)__PA ,
        pin_input => Net_3207 ,
        pad => SIM_ON_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Buzzer(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Buzzer(0)__PA ,
        pin_input => Net_5204 ,
        pad => Buzzer(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = SIM_PinReset(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SIM_PinReset(0)__PA ,
        pin_input => Net_5419 ,
        pad => SIM_PinReset(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SIM_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SIM_Tx(0)__PA ,
        pin_input => Net_5418 ,
        pad => SIM_Tx(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SIM_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SIM_Rx(0)__PA ,
        fb => Net_5076 ,
        pad => SIM_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = fotoCelda(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => fotoCelda(0)__PA ,
        analog_term => sensor_luz ,
        annotation => Net_422 ,
        pad => fotoCelda(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RGB_Green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_Green(0)__PA ,
        annotation => Net_2906 ,
        pad => RGB_Green(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RGB_Blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_Blue(0)__PA ,
        annotation => Net_2912 ,
        pad => RGB_Blue(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RGB_Red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_Red(0)__PA ,
        annotation => Net_2909 ,
        pad => RGB_Red(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = VtagUSB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VtagUSB(0)__PA ,
        pad => VtagUSB(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=4]: 
Pin : Name = \memoriaSD:miso0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \memoriaSD:miso0(0)\__PA ,
        fb => \memoriaSD:Net_16\ ,
        pad => \memoriaSD:miso0(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \memoriaSD:sclk0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \memoriaSD:sclk0(0)\__PA ,
        pin_input => \memoriaSD:Net_22\ ,
        pad => \memoriaSD:sclk0(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \memoriaSD:mosi0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \memoriaSD:mosi0(0)\__PA ,
        pin_input => \memoriaSD:Net_10\ ,
        pad => \memoriaSD:mosi0(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \memoriaSD:SPI0_CS(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \memoriaSD:SPI0_CS(0)\__PA ,
        pad => \memoriaSD:SPI0_CS(0)_PAD\ );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=5]: 
Pin : Name = SDIn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SDIn(0)__PA ,
        annotation => Net_2637 ,
        pad => SDIn(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Bus_SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Bus_SCL(0)__PA ,
        fb => \BusPrincipal:Net_1109_0\ ,
        pin_input => \BusPrincipal:Net_643_0\ ,
        pad => Bus_SCL(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Bus_SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Bus_SDA(0)__PA ,
        fb => \BusPrincipal:Net_1109_1\ ,
        pin_input => \BusPrincipal:sda_x_wire\ ,
        pad => Bus_SDA(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__LED_USB_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__LED_USB_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "870ff545-0543-403b-ab65-ef3574a30a6f/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=4]: 
Pin : Name = Wifi_In(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Wifi_In(0)__PA ,
        pad => Wifi_In(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Wifi_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Wifi_Out(0)__PA ,
        pad => Wifi_Out(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => ClockBlock_dwClock_1 ,
            dclk_0 => ClockBlock_dwClock_1_local ,
            dclk_glb_1 => variable_lento ,
            dclk_1 => variable_lento_local ,
            dclk_glb_2 => reloj_variable ,
            dclk_2 => reloj_variable_local ,
            dclk_glb_3 => \memoriaSD:Net_19\ ,
            dclk_3 => \memoriaSD:Net_19_local\ ,
            dclk_glb_4 => reloj_com ,
            dclk_4 => reloj_com_local ,
            dclk_glb_5 => Net_5139 ,
            dclk_5 => Net_5139_local ,
            dsi_dig_div_5 => ClockBlock_dwClock_1_local ,
            dclk_glb_6 => reloj_general ,
            dclk_6 => reloj_general_local ,
            aclk_glb_0 => Net_5625 ,
            aclk_0 => Net_5625_local ,
            clk_a_dig_glb_0 => Net_5625_adig ,
            clk_a_dig_0 => Net_5625_adig_local ,
            dsi_ana_div_0 => ClockBlock_dwClock_1_local ,
            dclk_glb_7 => reloj_fijo ,
            dclk_7 => reloj_fijo_local );
        Properties:
        {
        }
Comparator group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\BusPrincipal:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \BusPrincipal:Net_1109_0\ ,
            sda_in => \BusPrincipal:Net_1109_1\ ,
            scl_out => \BusPrincipal:Net_643_0\ ,
            sda_out => \BusPrincipal:sda_x_wire\ ,
            interrupt => \BusPrincipal:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: 
    Pm Block @ F(PM,0): 
    pmcell: Name =PM
        PORT MAP (
            onepps_int => OPPS_OUT );
        Properties:
        {
        }
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\BuzzerPWM:PWMHW\
        PORT MAP (
            clock => Net_5139 ,
            enable => __ONE__ ,
            tc => \BuzzerPWM:Net_63\ ,
            cmp => Net_5204 ,
            irq => \BuzzerPWM:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\PWM_Led:PWMHW\
        PORT MAP (
            clock => reloj_general ,
            enable => __ONE__ ,
            tc => \PWM_Led:Net_63\ ,
            cmp => Net_303 ,
            irq => \PWM_Led:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_2949 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =\ADC_Vending:vRef_1024\
        PORT MAP (
            vout => \ADC_Vending:Net_233\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_Vending:ADC_SAR\
        PORT MAP (
            vplus => sensor_luz ,
            vminus => \ADC_Vending:Net_126\ ,
            ext_pin => \ADC_Vending:Net_209\ ,
            vrefhi_out => \ADC_Vending:Net_126\ ,
            vref => \ADC_Vending:Net_233\ ,
            clock => Net_5625 ,
            pump_clock => Net_5625 ,
            irq => \ADC_Vending:Net_252\ ,
            next => Net_5073 ,
            data_out_udb_11 => \ADC_Vending:Net_207_11\ ,
            data_out_udb_10 => \ADC_Vending:Net_207_10\ ,
            data_out_udb_9 => \ADC_Vending:Net_207_9\ ,
            data_out_udb_8 => \ADC_Vending:Net_207_8\ ,
            data_out_udb_7 => \ADC_Vending:Net_207_7\ ,
            data_out_udb_6 => \ADC_Vending:Net_207_6\ ,
            data_out_udb_5 => \ADC_Vending:Net_207_5\ ,
            data_out_udb_4 => \ADC_Vending:Net_207_4\ ,
            data_out_udb_3 => \ADC_Vending:Net_207_3\ ,
            data_out_udb_2 => \ADC_Vending:Net_207_2\ ,
            data_out_udb_1 => \ADC_Vending:Net_207_1\ ,
            data_out_udb_0 => \ADC_Vending:Net_207_0\ ,
            eof_udb => Net_5070 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------------------------------
   0 |   4 |     * |      NONE |     HI_Z_DIGITAL |        \AUDIO:busy(0)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |      \AUDIO:DFP:tx(0)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |              NFC_ON(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |          Ventilador(0) | 
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------------------------------
   1 |   2 |     * |      NONE |         CMOS_OUT |              HMI_Tx(0) | In(Net_5058)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |              HMI_Rx(0) | FB(Net_5056)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |              MDB_Rx(0) | FB(Net_5041)
     |   7 |     * |      NONE |         CMOS_OUT |              MDB_Tx(0) | In(Net_5042)
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------------------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |           Finger_In(0) | FB(Net_6052)
     |   1 |     * |      NONE |         CMOS_OUT |          Finger_Out(0) | In(Net_6047)
     |   2 |     * |      NONE |         CMOS_OUT |           LED_DEBUG(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |           LED_ERROR(0) | 
     |   4 |     * |      NONE |    OPEN_DRAIN_HI |              LED_SD(0) | In(variable_lento_local)
     |   5 |     * |      NONE |         CMOS_OUT |             LED_USB(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |             LED_ext(0) | In(Net_303)
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------------------------------
   4 |   2 |     * |      NONE |         CMOS_OUT |              NRF_ON(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |            SIM_ON_1(0) | In(Net_3207)
     |   5 |     * |      NONE |         CMOS_OUT |            SIM_ON_2(0) | In(Net_3207)
     |   7 |     * |      NONE |         CMOS_OUT |              Buzzer(0) | In(Net_5204)
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |        SIM_PinReset(0) | In(Net_5419)
     |   1 |     * |      NONE |         CMOS_OUT |              SIM_Tx(0) | In(Net_5418)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |              SIM_Rx(0) | FB(Net_5076)
     |   3 |     * |      NONE |      HI_Z_ANALOG |           fotoCelda(0) | Analog(sensor_luz)
     |   4 |     * |      NONE |         CMOS_OUT |           RGB_Green(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |            RGB_Blue(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |             RGB_Red(0) | 
     |   7 |     * |      NONE |    RES_PULL_DOWN |             VtagUSB(0) | 
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------------------------------
   6 |   4 |     * |      NONE |     HI_Z_DIGITAL |   \memoriaSD:miso0(0)\ | FB(\memoriaSD:Net_16\)
     |   5 |     * |      NONE |         CMOS_OUT |   \memoriaSD:sclk0(0)\ | In(\memoriaSD:Net_22\)
     |   6 |     * |      NONE |         CMOS_OUT |   \memoriaSD:mosi0(0)\ | In(\memoriaSD:Net_10\)
     |   7 |     * |      NONE |         CMOS_OUT | \memoriaSD:SPI0_CS(0)\ | 
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------------------------------
  12 |   5 |     * |      NONE |    RES_PULL_DOWN |                SDIn(0) | 
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |             Bus_SCL(0) | FB(\BusPrincipal:Net_1109_0\), In(\BusPrincipal:Net_643_0\)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |             Bus_SDA(0) | FB(\BusPrincipal:Net_1109_1\), In(\BusPrincipal:sda_x_wire\)
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------------------------------
  15 |   4 |     * |      NONE |     HI_Z_DIGITAL |             Wifi_In(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |            Wifi_Out(0) | 
     |   6 |     * |   FALLING |      HI_Z_ANALOG |        \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |        \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
-----------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 4s.140ms
Digital Placement phase: Elapsed time ==> 13s.709ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Principal_r.vh2" --pcf-path "Principal.pco" --des-name "Principal" --dsf-path "Principal.dsf" --sdc-path "Principal.sdc" --lib-path "Principal_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 10s.511ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 2s.473ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.550ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Principal_timing.html: Warning-1350: Asynchronous path(s) exist from "Clock_lento(routed)" to "CyBUS_CLK". See the timing report for details. (File=\\Mac\Home\Documents\Psoc_Creator\EkiaDoroti\Principal.cydsn\Principal_timing.html)
Warning: sta.M0019: Principal_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( Clock_fijo ). (File=\\Mac\Home\Documents\Psoc_Creator\EkiaDoroti\Principal.cydsn\Principal_timing.html)
Warning: sta.M0019: Principal_timing.html: Warning-1366: Setup time violation found in a path from clock ( memoriaSD_Clock_1 ) to clock ( memoriaSD_Clock_1 ). (File=\\Mac\Home\Documents\Psoc_Creator\EkiaDoroti\Principal.cydsn\Principal_timing.html)
Timing report is in Principal_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.956ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 1s.316ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 39s.772ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 39s.834ms
API generation phase: Elapsed time ==> 18s.222ms
Dependency generation phase: Elapsed time ==> 0s.110ms
Cleanup phase: Elapsed time ==> 0s.000ms
