Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Apr 20 21:44:37 2025
| Host         : DESKTOP-M3R0RID running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Nexys_A7_timing_summary_routed.rpt -pb Nexys_A7_timing_summary_routed.pb -rpx Nexys_A7_timing_summary_routed.rpx -warn_on_violation
| Design       : Nexys_A7
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2917)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6310)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2917)
---------------------------
 There are 2917 register/latch pins with no clock driven by root clock pin: debouncer_0/genblk1[4].out_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6310)
---------------------------------------------------
 There are 6310 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.068        0.000                      0                  197        0.249        0.000                      0                  197        4.500        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.068        0.000                      0                  197        0.249        0.000                      0                  197        4.500        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/genblk1[4].count_reg[4][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.934ns  (logic 2.139ns (43.350%)  route 2.795ns (56.650%))
  Logic Levels:           9  (BUFG=1 CARRY4=8)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.632     5.235    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  debouncer_0/genblk1[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  debouncer_0/genblk1[4].out_reg[4]/Q
                         net (fo=34, routed)          0.980     6.733    buttons[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.829 r  buttons_BUFG[4]_inst/O
                         net (fo=2947, routed)        1.815     8.644    debouncer_0/buttons_BUFG[4]
    SLICE_X51Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.151 r  debouncer_0/genblk1[4].count_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.151    debouncer_0/genblk1[4].count_reg[4][0]_i_2_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  debouncer_0/genblk1[4].count_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.265    debouncer_0/genblk1[4].count_reg[4][4]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.379 r  debouncer_0/genblk1[4].count_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.379    debouncer_0/genblk1[4].count_reg[4][8]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.493 r  debouncer_0/genblk1[4].count_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.493    debouncer_0/genblk1[4].count_reg[4][12]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  debouncer_0/genblk1[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.607    debouncer_0/genblk1[4].count_reg[4][16]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  debouncer_0/genblk1[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.721    debouncer_0/genblk1[4].count_reg[4][20]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  debouncer_0/genblk1[4].count_reg[4][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    debouncer_0/genblk1[4].count_reg[4][24]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.169 r  debouncer_0/genblk1[4].count_reg[4][28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.169    debouncer_0/genblk1[4].count_reg[4][28]_i_1_n_6
    SLICE_X51Y97         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512    14.935    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][29]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y97         FDRE (Setup_fdre_C_D)        0.062    15.237    debouncer_0/genblk1[4].count_reg[4][29]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/genblk1[4].count_reg[4][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 2.118ns (43.108%)  route 2.795ns (56.892%))
  Logic Levels:           9  (BUFG=1 CARRY4=8)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.632     5.235    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  debouncer_0/genblk1[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  debouncer_0/genblk1[4].out_reg[4]/Q
                         net (fo=34, routed)          0.980     6.733    buttons[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.829 r  buttons_BUFG[4]_inst/O
                         net (fo=2947, routed)        1.815     8.644    debouncer_0/buttons_BUFG[4]
    SLICE_X51Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.151 r  debouncer_0/genblk1[4].count_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.151    debouncer_0/genblk1[4].count_reg[4][0]_i_2_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  debouncer_0/genblk1[4].count_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.265    debouncer_0/genblk1[4].count_reg[4][4]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.379 r  debouncer_0/genblk1[4].count_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.379    debouncer_0/genblk1[4].count_reg[4][8]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.493 r  debouncer_0/genblk1[4].count_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.493    debouncer_0/genblk1[4].count_reg[4][12]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  debouncer_0/genblk1[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.607    debouncer_0/genblk1[4].count_reg[4][16]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  debouncer_0/genblk1[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.721    debouncer_0/genblk1[4].count_reg[4][20]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  debouncer_0/genblk1[4].count_reg[4][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    debouncer_0/genblk1[4].count_reg[4][24]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.148 r  debouncer_0/genblk1[4].count_reg[4][28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.148    debouncer_0/genblk1[4].count_reg[4][28]_i_1_n_4
    SLICE_X51Y97         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512    14.935    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][31]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y97         FDRE (Setup_fdre_C_D)        0.062    15.237    debouncer_0/genblk1[4].count_reg[4][31]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/genblk1[4].count_reg[4][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 2.044ns (42.238%)  route 2.795ns (57.762%))
  Logic Levels:           9  (BUFG=1 CARRY4=8)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.632     5.235    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  debouncer_0/genblk1[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  debouncer_0/genblk1[4].out_reg[4]/Q
                         net (fo=34, routed)          0.980     6.733    buttons[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.829 r  buttons_BUFG[4]_inst/O
                         net (fo=2947, routed)        1.815     8.644    debouncer_0/buttons_BUFG[4]
    SLICE_X51Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.151 r  debouncer_0/genblk1[4].count_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.151    debouncer_0/genblk1[4].count_reg[4][0]_i_2_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  debouncer_0/genblk1[4].count_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.265    debouncer_0/genblk1[4].count_reg[4][4]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.379 r  debouncer_0/genblk1[4].count_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.379    debouncer_0/genblk1[4].count_reg[4][8]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.493 r  debouncer_0/genblk1[4].count_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.493    debouncer_0/genblk1[4].count_reg[4][12]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  debouncer_0/genblk1[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.607    debouncer_0/genblk1[4].count_reg[4][16]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  debouncer_0/genblk1[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.721    debouncer_0/genblk1[4].count_reg[4][20]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  debouncer_0/genblk1[4].count_reg[4][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    debouncer_0/genblk1[4].count_reg[4][24]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.074 r  debouncer_0/genblk1[4].count_reg[4][28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.074    debouncer_0/genblk1[4].count_reg[4][28]_i_1_n_5
    SLICE_X51Y97         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512    14.935    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][30]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y97         FDRE (Setup_fdre_C_D)        0.062    15.237    debouncer_0/genblk1[4].count_reg[4][30]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.179ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/genblk1[4].count_reg[4][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 2.028ns (42.046%)  route 2.795ns (57.954%))
  Logic Levels:           9  (BUFG=1 CARRY4=8)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.632     5.235    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  debouncer_0/genblk1[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  debouncer_0/genblk1[4].out_reg[4]/Q
                         net (fo=34, routed)          0.980     6.733    buttons[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.829 r  buttons_BUFG[4]_inst/O
                         net (fo=2947, routed)        1.815     8.644    debouncer_0/buttons_BUFG[4]
    SLICE_X51Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.151 r  debouncer_0/genblk1[4].count_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.151    debouncer_0/genblk1[4].count_reg[4][0]_i_2_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  debouncer_0/genblk1[4].count_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.265    debouncer_0/genblk1[4].count_reg[4][4]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.379 r  debouncer_0/genblk1[4].count_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.379    debouncer_0/genblk1[4].count_reg[4][8]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.493 r  debouncer_0/genblk1[4].count_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.493    debouncer_0/genblk1[4].count_reg[4][12]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  debouncer_0/genblk1[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.607    debouncer_0/genblk1[4].count_reg[4][16]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  debouncer_0/genblk1[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.721    debouncer_0/genblk1[4].count_reg[4][20]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  debouncer_0/genblk1[4].count_reg[4][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    debouncer_0/genblk1[4].count_reg[4][24]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.058 r  debouncer_0/genblk1[4].count_reg[4][28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.058    debouncer_0/genblk1[4].count_reg[4][28]_i_1_n_7
    SLICE_X51Y97         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512    14.935    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][28]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y97         FDRE (Setup_fdre_C_D)        0.062    15.237    debouncer_0/genblk1[4].count_reg[4][28]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -10.058    
  -------------------------------------------------------------------
                         slack                                  5.179    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/genblk1[4].count_reg[4][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 2.025ns (42.010%)  route 2.795ns (57.990%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.632     5.235    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  debouncer_0/genblk1[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  debouncer_0/genblk1[4].out_reg[4]/Q
                         net (fo=34, routed)          0.980     6.733    buttons[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.829 r  buttons_BUFG[4]_inst/O
                         net (fo=2947, routed)        1.815     8.644    debouncer_0/buttons_BUFG[4]
    SLICE_X51Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.151 r  debouncer_0/genblk1[4].count_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.151    debouncer_0/genblk1[4].count_reg[4][0]_i_2_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  debouncer_0/genblk1[4].count_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.265    debouncer_0/genblk1[4].count_reg[4][4]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.379 r  debouncer_0/genblk1[4].count_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.379    debouncer_0/genblk1[4].count_reg[4][8]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.493 r  debouncer_0/genblk1[4].count_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.493    debouncer_0/genblk1[4].count_reg[4][12]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  debouncer_0/genblk1[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.607    debouncer_0/genblk1[4].count_reg[4][16]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  debouncer_0/genblk1[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.721    debouncer_0/genblk1[4].count_reg[4][20]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.055 r  debouncer_0/genblk1[4].count_reg[4][24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.055    debouncer_0/genblk1[4].count_reg[4][24]_i_1_n_6
    SLICE_X51Y96         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.511    14.934    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][25]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.062    15.236    debouncer_0/genblk1[4].count_reg[4][25]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[4].out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/genblk1[4].count_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 2.004ns (41.756%)  route 2.795ns (58.244%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.632     5.235    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  debouncer_0/genblk1[4].out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  debouncer_0/genblk1[4].out_reg[4]/Q
                         net (fo=34, routed)          0.980     6.733    buttons[4]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.829 r  buttons_BUFG[4]_inst/O
                         net (fo=2947, routed)        1.815     8.644    debouncer_0/buttons_BUFG[4]
    SLICE_X51Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.151 r  debouncer_0/genblk1[4].count_reg[4][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.151    debouncer_0/genblk1[4].count_reg[4][0]_i_2_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  debouncer_0/genblk1[4].count_reg[4][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.265    debouncer_0/genblk1[4].count_reg[4][4]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.379 r  debouncer_0/genblk1[4].count_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.379    debouncer_0/genblk1[4].count_reg[4][8]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.493 r  debouncer_0/genblk1[4].count_reg[4][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.493    debouncer_0/genblk1[4].count_reg[4][12]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  debouncer_0/genblk1[4].count_reg[4][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.607    debouncer_0/genblk1[4].count_reg[4][16]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  debouncer_0/genblk1[4].count_reg[4][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.721    debouncer_0/genblk1[4].count_reg[4][20]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.034 r  debouncer_0/genblk1[4].count_reg[4][24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.034    debouncer_0/genblk1[4].count_reg[4][24]_i_1_n_4
    SLICE_X51Y96         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.511    14.934    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][27]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.062    15.236    debouncer_0/genblk1[4].count_reg[4][27]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[4].count_reg[4][31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/genblk1[4].count_reg[4][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 1.076ns (24.007%)  route 3.406ns (75.993%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.633     5.236    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  debouncer_0/genblk1[4].count_reg[4][31]/Q
                         net (fo=2, routed)           0.691     6.383    debouncer_0/genblk1[4].count_reg[4]_1[31]
    SLICE_X50Y97         LUT4 (Prop_lut4_I2_O)        0.124     6.507 r  debouncer_0/genblk1[4].out[4]_i_11/O
                         net (fo=1, routed)           0.307     6.814    debouncer_0/genblk1[4].out[4]_i_11_n_0
    SLICE_X50Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.938 r  debouncer_0/genblk1[4].out[4]_i_10/O
                         net (fo=1, routed)           0.448     7.387    debouncer_0/genblk1[4].out[4]_i_10_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.511 r  debouncer_0/genblk1[4].out[4]_i_6/O
                         net (fo=1, routed)           0.592     8.103    debouncer_0/genblk1[4].out[4]_i_6_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.227 r  debouncer_0/genblk1[4].out[4]_i_3/O
                         net (fo=2, routed)           0.605     8.832    debouncer_0/genblk1[4].out[4]_i_3_n_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I2_O)        0.124     8.956 r  debouncer_0/genblk1[4].count[4][0]_i_1/O
                         net (fo=32, routed)          0.762     9.718    debouncer_0/genblk1[4].count[4][0]_i_1_n_0
    SLICE_X51Y90         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.509    14.932    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][0]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X51Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.967    debouncer_0/genblk1[4].count_reg[4][0]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[4].count_reg[4][31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/genblk1[4].count_reg[4][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 1.076ns (24.007%)  route 3.406ns (75.993%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.633     5.236    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  debouncer_0/genblk1[4].count_reg[4][31]/Q
                         net (fo=2, routed)           0.691     6.383    debouncer_0/genblk1[4].count_reg[4]_1[31]
    SLICE_X50Y97         LUT4 (Prop_lut4_I2_O)        0.124     6.507 r  debouncer_0/genblk1[4].out[4]_i_11/O
                         net (fo=1, routed)           0.307     6.814    debouncer_0/genblk1[4].out[4]_i_11_n_0
    SLICE_X50Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.938 r  debouncer_0/genblk1[4].out[4]_i_10/O
                         net (fo=1, routed)           0.448     7.387    debouncer_0/genblk1[4].out[4]_i_10_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.511 r  debouncer_0/genblk1[4].out[4]_i_6/O
                         net (fo=1, routed)           0.592     8.103    debouncer_0/genblk1[4].out[4]_i_6_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.227 r  debouncer_0/genblk1[4].out[4]_i_3/O
                         net (fo=2, routed)           0.605     8.832    debouncer_0/genblk1[4].out[4]_i_3_n_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I2_O)        0.124     8.956 r  debouncer_0/genblk1[4].count[4][0]_i_1/O
                         net (fo=32, routed)          0.762     9.718    debouncer_0/genblk1[4].count[4][0]_i_1_n_0
    SLICE_X51Y90         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.509    14.932    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][1]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X51Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.967    debouncer_0/genblk1[4].count_reg[4][1]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[4].count_reg[4][31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/genblk1[4].count_reg[4][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 1.076ns (24.007%)  route 3.406ns (75.993%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.633     5.236    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  debouncer_0/genblk1[4].count_reg[4][31]/Q
                         net (fo=2, routed)           0.691     6.383    debouncer_0/genblk1[4].count_reg[4]_1[31]
    SLICE_X50Y97         LUT4 (Prop_lut4_I2_O)        0.124     6.507 r  debouncer_0/genblk1[4].out[4]_i_11/O
                         net (fo=1, routed)           0.307     6.814    debouncer_0/genblk1[4].out[4]_i_11_n_0
    SLICE_X50Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.938 r  debouncer_0/genblk1[4].out[4]_i_10/O
                         net (fo=1, routed)           0.448     7.387    debouncer_0/genblk1[4].out[4]_i_10_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.511 r  debouncer_0/genblk1[4].out[4]_i_6/O
                         net (fo=1, routed)           0.592     8.103    debouncer_0/genblk1[4].out[4]_i_6_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.227 r  debouncer_0/genblk1[4].out[4]_i_3/O
                         net (fo=2, routed)           0.605     8.832    debouncer_0/genblk1[4].out[4]_i_3_n_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I2_O)        0.124     8.956 r  debouncer_0/genblk1[4].count[4][0]_i_1/O
                         net (fo=32, routed)          0.762     9.718    debouncer_0/genblk1[4].count[4][0]_i_1_n_0
    SLICE_X51Y90         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.509    14.932    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][2]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X51Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.967    debouncer_0/genblk1[4].count_reg[4][2]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 debouncer_0/genblk1[4].count_reg[4][31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/genblk1[4].count_reg[4][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 1.076ns (24.007%)  route 3.406ns (75.993%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.633     5.236    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  debouncer_0/genblk1[4].count_reg[4][31]/Q
                         net (fo=2, routed)           0.691     6.383    debouncer_0/genblk1[4].count_reg[4]_1[31]
    SLICE_X50Y97         LUT4 (Prop_lut4_I2_O)        0.124     6.507 r  debouncer_0/genblk1[4].out[4]_i_11/O
                         net (fo=1, routed)           0.307     6.814    debouncer_0/genblk1[4].out[4]_i_11_n_0
    SLICE_X50Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.938 r  debouncer_0/genblk1[4].out[4]_i_10/O
                         net (fo=1, routed)           0.448     7.387    debouncer_0/genblk1[4].out[4]_i_10_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.511 r  debouncer_0/genblk1[4].out[4]_i_6/O
                         net (fo=1, routed)           0.592     8.103    debouncer_0/genblk1[4].out[4]_i_6_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.227 r  debouncer_0/genblk1[4].out[4]_i_3/O
                         net (fo=2, routed)           0.605     8.832    debouncer_0/genblk1[4].out[4]_i_3_n_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I2_O)        0.124     8.956 r  debouncer_0/genblk1[4].count[4][0]_i_1/O
                         net (fo=32, routed)          0.762     9.718    debouncer_0/genblk1[4].count[4][0]_i_1_n_0
    SLICE_X51Y90         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.509    14.932    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][3]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X51Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.967    debouncer_0/genblk1[4].count_reg[4][3]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  5.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 mssd_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mssd_0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.567     1.486    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y139        FDRE                                         r  mssd_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y139        FDRE (Prop_fdre_C_Q)         0.164     1.650 f  mssd_0/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.826    mssd_0/count[0]
    SLICE_X14Y139        LUT1 (Prop_lut1_I0_O)        0.043     1.869 r  mssd_0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.869    mssd_0/p_1_in[0]
    SLICE_X14Y139        FDRE                                         r  mssd_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.838     2.003    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y139        FDRE                                         r  mssd_0/count_reg[0]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X14Y139        FDRE (Hold_fdre_C_D)         0.133     1.619    mssd_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mssd_0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mssd_0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.568     1.487    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y140        FDRE                                         r  mssd_0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y140        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  mssd_0/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.746    mssd_0/count[16]
    SLICE_X15Y140        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  mssd_0/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.854    mssd_0/p_1_in[16]
    SLICE_X15Y140        FDRE                                         r  mssd_0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.839     2.004    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y140        FDRE                                         r  mssd_0/count_reg[16]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X15Y140        FDRE (Hold_fdre_C_D)         0.105     1.592    mssd_0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mssd_0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mssd_0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.568     1.487    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y142        FDRE                                         r  mssd_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y142        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  mssd_0/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.746    mssd_0/count[24]
    SLICE_X15Y142        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  mssd_0/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.854    mssd_0/p_1_in[24]
    SLICE_X15Y142        FDRE                                         r  mssd_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.839     2.004    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y142        FDRE                                         r  mssd_0/count_reg[24]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X15Y142        FDRE (Hold_fdre_C_D)         0.105     1.592    mssd_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mssd_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mssd_0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.569     1.488    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y143        FDRE                                         r  mssd_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y143        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  mssd_0/count_reg[28]/Q
                         net (fo=2, routed)           0.117     1.747    mssd_0/count[28]
    SLICE_X15Y143        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  mssd_0/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.855    mssd_0/p_1_in[28]
    SLICE_X15Y143        FDRE                                         r  mssd_0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.840     2.005    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y143        FDRE                                         r  mssd_0/count_reg[28]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X15Y143        FDRE (Hold_fdre_C_D)         0.105     1.593    mssd_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mssd_0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mssd_0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.567     1.486    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y139        FDRE                                         r  mssd_0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y139        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  mssd_0/count_reg[12]/Q
                         net (fo=2, routed)           0.119     1.747    mssd_0/count[12]
    SLICE_X15Y139        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  mssd_0/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.855    mssd_0/p_1_in[12]
    SLICE_X15Y139        FDRE                                         r  mssd_0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.838     2.003    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y139        FDRE                                         r  mssd_0/count_reg[12]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X15Y139        FDRE (Hold_fdre_C_D)         0.105     1.591    mssd_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mssd_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mssd_0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.568     1.487    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y141        FDRE                                         r  mssd_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y141        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  mssd_0/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.749    mssd_0/count[20]
    SLICE_X15Y141        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  mssd_0/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.857    mssd_0/p_1_in[20]
    SLICE_X15Y141        FDRE                                         r  mssd_0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.839     2.004    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y141        FDRE                                         r  mssd_0/count_reg[20]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X15Y141        FDRE (Hold_fdre_C_D)         0.105     1.592    mssd_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mssd_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mssd_0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.567     1.486    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y138        FDRE                                         r  mssd_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y138        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  mssd_0/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.748    mssd_0/count[8]
    SLICE_X15Y138        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  mssd_0/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.856    mssd_0/p_1_in[8]
    SLICE_X15Y138        FDRE                                         r  mssd_0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.838     2.003    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y138        FDRE                                         r  mssd_0/count_reg[8]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X15Y138        FDRE (Hold_fdre_C_D)         0.105     1.591    mssd_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mssd_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mssd_0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.566     1.485    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y137        FDRE                                         r  mssd_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y137        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  mssd_0/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.747    mssd_0/count[4]
    SLICE_X15Y137        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  mssd_0/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.855    mssd_0/p_1_in[4]
    SLICE_X15Y137        FDRE                                         r  mssd_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.836     2.001    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y137        FDRE                                         r  mssd_0/count_reg[4]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X15Y137        FDRE (Hold_fdre_C_D)         0.105     1.590    mssd_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debouncer_0/genblk1[4].count_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/genblk1[4].count_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.564     1.483    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  debouncer_0/genblk1[4].count_reg[4][0]/Q
                         net (fo=2, routed)           0.114     1.738    debouncer_0/genblk1[4].count_reg[4]_1[0]
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.853 r  debouncer_0/genblk1[4].count_reg[4][0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.853    debouncer_0/genblk1[4].count_reg[4][0]_i_2_n_7
    SLICE_X51Y90         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.834     1.999    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDRE                                         r  debouncer_0/genblk1[4].count_reg[4][0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.105     1.588    debouncer_0/genblk1[4].count_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mssd_0/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mssd_0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.567     1.486    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y139        FDRE                                         r  mssd_0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y139        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  mssd_0/count_reg[9]/Q
                         net (fo=2, routed)           0.114     1.742    mssd_0/count[9]
    SLICE_X15Y139        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.857 r  mssd_0/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.857    mssd_0/p_1_in[9]
    SLICE_X15Y139        FDRE                                         r  mssd_0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.838     2.003    mssd_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y139        FDRE                                         r  mssd_0/count_reg[9]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X15Y139        FDRE (Hold_fdre_C_D)         0.105     1.591    mssd_0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y139   debouncer_0/genblk1[0].count_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y141   debouncer_0/genblk1[0].count_reg[0][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y141   debouncer_0/genblk1[0].count_reg[0][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y142   debouncer_0/genblk1[0].count_reg[0][12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y142   debouncer_0/genblk1[0].count_reg[0][13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y142   debouncer_0/genblk1[0].count_reg[0][14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y142   debouncer_0/genblk1[0].count_reg[0][15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y143   debouncer_0/genblk1[0].count_reg[0][16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y143   debouncer_0/genblk1[0].count_reg[0][17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y139   debouncer_0/genblk1[0].count_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y139   debouncer_0/genblk1[0].count_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y141   debouncer_0/genblk1[0].count_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y141   debouncer_0/genblk1[0].count_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y141   debouncer_0/genblk1[0].count_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y141   debouncer_0/genblk1[0].count_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y142   debouncer_0/genblk1[0].count_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y142   debouncer_0/genblk1[0].count_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y142   debouncer_0/genblk1[0].count_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y142   debouncer_0/genblk1[0].count_reg[0][13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y139   debouncer_0/genblk1[0].count_reg[0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y139   debouncer_0/genblk1[0].count_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y141   debouncer_0/genblk1[0].count_reg[0][10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y141   debouncer_0/genblk1[0].count_reg[0][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y141   debouncer_0/genblk1[0].count_reg[0][11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y141   debouncer_0/genblk1[0].count_reg[0][11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y142   debouncer_0/genblk1[0].count_reg[0][12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y142   debouncer_0/genblk1[0].count_reg[0][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y142   debouncer_0/genblk1[0].count_reg[0][13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y142   debouncer_0/genblk1[0].count_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5689 Endpoints
Min Delay          5689 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_computer/dp/MEMWB_Rd/OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/ctrl/CPSR_reg/OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.782ns  (logic 3.686ns (16.180%)  route 19.096ns (83.820%))
  Logic Levels:           23  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDRE                         0.000     0.000 r  my_computer/dp/MEMWB_Rd/OUT_reg[2]/C
    SLICE_X41Y156        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_computer/dp/MEMWB_Rd/OUT_reg[2]/Q
                         net (fo=17, routed)          1.030     1.486    my_computer/RDE2/Q[2]
    SLICE_X41Y156        LUT6 (Prop_lut6_I2_O)        0.124     1.610 f  my_computer/RDE2/output_value_i_10/O
                         net (fo=1, routed)           0.301     1.911    my_computer/RDE2/output_value_i_10_n_0
    SLICE_X39Y157        LUT4 (Prop_lut4_I1_O)        0.124     2.035 f  my_computer/RDE2/output_value_i_5/O
                         net (fo=65, routed)          3.465     5.501    my_computer/dp/MUX_ForwardBE/fwdB_W__1
    SLICE_X20Y166        LUT6 (Prop_lut6_I4_O)        0.124     5.625 r  my_computer/dp/MUX_ForwardBE/OUT[31]_i_43/O
                         net (fo=1, routed)           0.971     6.596    my_computer/dp/IDEX_Imm/OUT[21]_i_13_0
    SLICE_X19Y163        LUT6 (Prop_lut6_I3_O)        0.124     6.720 r  my_computer/dp/IDEX_Imm/OUT[31]_i_17__0/O
                         net (fo=56, routed)          2.962     9.682    my_computer/dp/IDEX_Imm/OUT_reg[31]_0
    SLICE_X13Y152        LUT3 (Prop_lut3_I0_O)        0.124     9.806 r  my_computer/dp/IDEX_Imm/OUT[20]_i_25/O
                         net (fo=2, routed)           0.823    10.629    my_computer/dp/IDEX_Imm/OUT[20]_i_25_n_0
    SLICE_X13Y151        LUT5 (Prop_lut5_I0_O)        0.124    10.753 r  my_computer/dp/IDEX_Imm/OUT[4]_i_15/O
                         net (fo=4, routed)           1.018    11.771    my_computer/dp/IDEX_Imm/OUT[4]_i_15_n_0
    SLICE_X14Y150        LUT6 (Prop_lut6_I1_O)        0.124    11.895 r  my_computer/dp/IDEX_Imm/OUT[3]_i_24/O
                         net (fo=1, routed)           0.844    12.739    my_computer/dp/IDEX_Imm/OUT[3]_i_24_n_0
    SLICE_X14Y150        LUT6 (Prop_lut6_I3_O)        0.124    12.863 r  my_computer/dp/IDEX_Imm/OUT[3]_i_8/O
                         net (fo=10, routed)          2.361    15.224    my_computer/dp/IDEX_Imm/DI[1]
    SLICE_X30Y154        LUT2 (Prop_lut2_I0_O)        0.124    15.348 r  my_computer/dp/IDEX_Imm/OUT[3]_i_36/O
                         net (fo=1, routed)           0.000    15.348    my_computer/RDE1/OUT[0]_i_3__0[3]
    SLICE_X30Y154        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.724 r  my_computer/RDE1/OUT_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.724    my_computer/RDE1/OUT_reg[3]_i_11_n_0
    SLICE_X30Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.841 r  my_computer/RDE1/OUT_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.841    my_computer/RDE1/OUT_reg[7]_i_11_n_0
    SLICE_X30Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.958 r  my_computer/RDE1/OUT_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.958    my_computer/RDE1/OUT_reg[11]_i_11_n_0
    SLICE_X30Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.075 r  my_computer/RDE1/OUT_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.075    my_computer/RDE1/OUT_reg[15]_i_11_n_0
    SLICE_X30Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.192 r  my_computer/RDE1/OUT_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.192    my_computer/RDE1/OUT_reg[19]_i_11_n_0
    SLICE_X30Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.309 r  my_computer/RDE1/OUT_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.309    my_computer/RDE1/OUT_reg[23]_i_11_n_0
    SLICE_X30Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.426 r  my_computer/RDE1/OUT_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.426    my_computer/RDE1/OUT_reg[27]_i_11_n_0
    SLICE_X30Y161        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.665 f  my_computer/RDE1/OUT_reg[31]_i_15/O[2]
                         net (fo=1, routed)           1.060    17.724    my_computer/RDE1/OUT_reg[31]_i_15_n_5
    SLICE_X22Y161        LUT6 (Prop_lut6_I4_O)        0.301    18.025 f  my_computer/RDE1/OUT[30]_i_3__0/O
                         net (fo=2, routed)           1.105    19.130    my_computer/ctrl/REG_ALUCTL_E/OUT_reg[30]_1
    SLICE_X13Y161        LUT6 (Prop_lut6_I0_O)        0.124    19.254 f  my_computer/ctrl/REG_ALUCTL_E/OUT[2]_i_19/O
                         net (fo=1, routed)           0.930    20.184    my_computer/ctrl/REG_ALUCTL_E/OUT[2]_i_19_n_0
    SLICE_X19Y162        LUT6 (Prop_lut6_I1_O)        0.124    20.308 r  my_computer/ctrl/REG_ALUCTL_E/OUT[2]_i_9__0/O
                         net (fo=1, routed)           0.790    21.098    my_computer/ctrl/REG_ALUCTL_E/OUT[2]_i_9__0_n_0
    SLICE_X20Y162        LUT6 (Prop_lut6_I1_O)        0.124    21.222 r  my_computer/ctrl/REG_ALUCTL_E/OUT[2]_i_3__0/O
                         net (fo=1, routed)           1.435    22.658    my_computer/ctrl/REG_ALUCTL_E/OUT[2]_i_3__0_n_0
    SLICE_X28Y157        LUT6 (Prop_lut6_I1_O)        0.124    22.782 r  my_computer/ctrl/REG_ALUCTL_E/OUT[2]_i_1__3/O
                         net (fo=1, routed)           0.000    22.782    my_computer/ctrl/CPSR_reg/OUT_reg[2]_0
    SLICE_X28Y157        FDRE                                         r  my_computer/ctrl/CPSR_reg/OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.708ns  (logic 6.333ns (29.173%)  route 15.375ns (70.827%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=97, routed)          6.651     8.131    my_computer/dp/RF/registers[3].Reg/LED_OBUF[1]
    SLICE_X30Y167        LUT6 (Prop_lut6_I2_O)        0.124     8.255 r  my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_174/O
                         net (fo=1, routed)           0.000     8.255    my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_174_n_0
    SLICE_X30Y167        MUXF7 (Prop_muxf7_I0_O)      0.241     8.496 r  my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_82/O
                         net (fo=1, routed)           0.000     8.496    my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_82_n_0
    SLICE_X30Y167        MUXF8 (Prop_muxf8_I0_O)      0.098     8.594 r  my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_36/O
                         net (fo=1, routed)           1.462    10.056    my_computer/dp/PC_Reg/reg_out[6]
    SLICE_X35Y161        LUT6 (Prop_lut6_I3_O)        0.319    10.375 r  my_computer/dp/PC_Reg/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000    10.375    my_computer/dp/RF/registers[3].Reg/CE_OBUF_inst_i_1_2
    SLICE_X35Y161        MUXF7 (Prop_muxf7_I1_O)      0.217    10.592 r  my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.001    11.592    my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_5_n_0
    SLICE_X33Y159        LUT4 (Prop_lut4_I3_O)        0.299    11.891 r  my_computer/dp/RF/registers[3].Reg/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.262    18.153    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    21.708 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    21.708    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.991ns  (logic 6.338ns (30.195%)  route 14.653ns (69.805%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=97, routed)          6.651     8.131    my_computer/dp/RF/registers[3].Reg/LED_OBUF[1]
    SLICE_X30Y167        LUT6 (Prop_lut6_I2_O)        0.124     8.255 r  my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_174/O
                         net (fo=1, routed)           0.000     8.255    my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_174_n_0
    SLICE_X30Y167        MUXF7 (Prop_muxf7_I0_O)      0.241     8.496 r  my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_82/O
                         net (fo=1, routed)           0.000     8.496    my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_82_n_0
    SLICE_X30Y167        MUXF8 (Prop_muxf8_I0_O)      0.098     8.594 r  my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_36/O
                         net (fo=1, routed)           1.462    10.056    my_computer/dp/PC_Reg/reg_out[6]
    SLICE_X35Y161        LUT6 (Prop_lut6_I3_O)        0.319    10.375 r  my_computer/dp/PC_Reg/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000    10.375    my_computer/dp/RF/registers[3].Reg/CE_OBUF_inst_i_1_2
    SLICE_X35Y161        MUXF7 (Prop_muxf7_I1_O)      0.217    10.592 r  my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.838    11.429    my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_5_n_0
    SLICE_X33Y159        LUT4 (Prop_lut4_I3_O)        0.299    11.728 r  my_computer/dp/RF/registers[3].Reg/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.702    17.430    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    20.991 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    20.991    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.880ns  (logic 6.355ns (30.434%)  route 14.526ns (69.566%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=97, routed)          6.651     8.131    my_computer/dp/RF/registers[3].Reg/LED_OBUF[1]
    SLICE_X30Y167        LUT6 (Prop_lut6_I2_O)        0.124     8.255 r  my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_174/O
                         net (fo=1, routed)           0.000     8.255    my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_174_n_0
    SLICE_X30Y167        MUXF7 (Prop_muxf7_I0_O)      0.241     8.496 r  my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_82/O
                         net (fo=1, routed)           0.000     8.496    my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_82_n_0
    SLICE_X30Y167        MUXF8 (Prop_muxf8_I0_O)      0.098     8.594 r  my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_36/O
                         net (fo=1, routed)           1.462    10.056    my_computer/dp/PC_Reg/reg_out[6]
    SLICE_X35Y161        LUT6 (Prop_lut6_I3_O)        0.319    10.375 r  my_computer/dp/PC_Reg/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000    10.375    my_computer/dp/RF/registers[3].Reg/CE_OBUF_inst_i_1_2
    SLICE_X35Y161        MUXF7 (Prop_muxf7_I1_O)      0.217    10.592 r  my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.999    11.590    my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_5_n_0
    SLICE_X33Y159        LUT4 (Prop_lut4_I3_O)        0.299    11.889 r  my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.414    17.303    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    20.880 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    20.880    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.293ns  (logic 6.551ns (32.282%)  route 13.742ns (67.718%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=97, routed)          6.651     8.131    my_computer/dp/RF/registers[3].Reg/LED_OBUF[1]
    SLICE_X30Y167        LUT6 (Prop_lut6_I2_O)        0.124     8.255 r  my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_174/O
                         net (fo=1, routed)           0.000     8.255    my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_174_n_0
    SLICE_X30Y167        MUXF7 (Prop_muxf7_I0_O)      0.241     8.496 r  my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_82/O
                         net (fo=1, routed)           0.000     8.496    my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_82_n_0
    SLICE_X30Y167        MUXF8 (Prop_muxf8_I0_O)      0.098     8.594 r  my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_36/O
                         net (fo=1, routed)           1.462    10.056    my_computer/dp/PC_Reg/reg_out[6]
    SLICE_X35Y161        LUT6 (Prop_lut6_I3_O)        0.319    10.375 r  my_computer/dp/PC_Reg/CA_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000    10.375    my_computer/dp/RF/registers[3].Reg/CE_OBUF_inst_i_1_2
    SLICE_X35Y161        MUXF7 (Prop_muxf7_I1_O)      0.217    10.592 r  my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.001    11.592    my_computer/dp/RF/registers[3].Reg/CA_OBUF_inst_i_5_n_0
    SLICE_X33Y159        LUT4 (Prop_lut4_I2_O)        0.327    11.919 r  my_computer/dp/RF/registers[3].Reg/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.628    16.547    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.745    20.293 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    20.293    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/dp/MEMWB_Rd/OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/dp/PC_Reg/OUT_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.268ns  (logic 3.527ns (17.402%)  route 16.741ns (82.598%))
  Logic Levels:           21  (CARRY4=8 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDRE                         0.000     0.000 r  my_computer/dp/MEMWB_Rd/OUT_reg[2]/C
    SLICE_X41Y156        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_computer/dp/MEMWB_Rd/OUT_reg[2]/Q
                         net (fo=17, routed)          1.030     1.486    my_computer/RDE2/Q[2]
    SLICE_X41Y156        LUT6 (Prop_lut6_I2_O)        0.124     1.610 f  my_computer/RDE2/output_value_i_10/O
                         net (fo=1, routed)           0.301     1.911    my_computer/RDE2/output_value_i_10_n_0
    SLICE_X39Y157        LUT4 (Prop_lut4_I1_O)        0.124     2.035 f  my_computer/RDE2/output_value_i_5/O
                         net (fo=65, routed)          3.465     5.501    my_computer/dp/MUX_ForwardBE/fwdB_W__1
    SLICE_X20Y166        LUT6 (Prop_lut6_I4_O)        0.124     5.625 r  my_computer/dp/MUX_ForwardBE/OUT[31]_i_43/O
                         net (fo=1, routed)           0.971     6.596    my_computer/dp/IDEX_Imm/OUT[21]_i_13_0
    SLICE_X19Y163        LUT6 (Prop_lut6_I3_O)        0.124     6.720 r  my_computer/dp/IDEX_Imm/OUT[31]_i_17__0/O
                         net (fo=56, routed)          2.962     9.682    my_computer/dp/IDEX_Imm/OUT_reg[31]_0
    SLICE_X13Y152        LUT3 (Prop_lut3_I0_O)        0.124     9.806 r  my_computer/dp/IDEX_Imm/OUT[20]_i_25/O
                         net (fo=2, routed)           0.823    10.629    my_computer/dp/IDEX_Imm/OUT[20]_i_25_n_0
    SLICE_X13Y151        LUT5 (Prop_lut5_I0_O)        0.124    10.753 r  my_computer/dp/IDEX_Imm/OUT[4]_i_15/O
                         net (fo=4, routed)           1.018    11.771    my_computer/dp/IDEX_Imm/OUT[4]_i_15_n_0
    SLICE_X14Y150        LUT6 (Prop_lut6_I1_O)        0.124    11.895 r  my_computer/dp/IDEX_Imm/OUT[3]_i_24/O
                         net (fo=1, routed)           0.844    12.739    my_computer/dp/IDEX_Imm/OUT[3]_i_24_n_0
    SLICE_X14Y150        LUT6 (Prop_lut6_I3_O)        0.124    12.863 r  my_computer/dp/IDEX_Imm/OUT[3]_i_8/O
                         net (fo=10, routed)          2.361    15.224    my_computer/dp/IDEX_Imm/DI[1]
    SLICE_X30Y154        LUT2 (Prop_lut2_I0_O)        0.124    15.348 r  my_computer/dp/IDEX_Imm/OUT[3]_i_36/O
                         net (fo=1, routed)           0.000    15.348    my_computer/RDE1/OUT[0]_i_3__0[3]
    SLICE_X30Y154        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.724 r  my_computer/RDE1/OUT_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.724    my_computer/RDE1/OUT_reg[3]_i_11_n_0
    SLICE_X30Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.841 r  my_computer/RDE1/OUT_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.841    my_computer/RDE1/OUT_reg[7]_i_11_n_0
    SLICE_X30Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.958 r  my_computer/RDE1/OUT_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.958    my_computer/RDE1/OUT_reg[11]_i_11_n_0
    SLICE_X30Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.075 r  my_computer/RDE1/OUT_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.075    my_computer/RDE1/OUT_reg[15]_i_11_n_0
    SLICE_X30Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.192 r  my_computer/RDE1/OUT_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.192    my_computer/RDE1/OUT_reg[19]_i_11_n_0
    SLICE_X30Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.309 r  my_computer/RDE1/OUT_reg[23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.309    my_computer/RDE1/OUT_reg[23]_i_11_n_0
    SLICE_X30Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.426 r  my_computer/RDE1/OUT_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.426    my_computer/RDE1/OUT_reg[27]_i_11_n_0
    SLICE_X30Y161        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.749 r  my_computer/RDE1/OUT_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.141    17.890    my_computer/RDE1/OUT_reg[31]_i_15_n_6
    SLICE_X22Y161        LUT6 (Prop_lut6_I4_O)        0.306    18.196 r  my_computer/RDE1/OUT[29]_i_3__0/O
                         net (fo=2, routed)           0.728    18.924    my_computer/ctrl/REG_ALUCTL_E/OUT_reg[29]_0
    SLICE_X13Y161        LUT5 (Prop_lut5_I3_O)        0.124    19.048 r  my_computer/ctrl/REG_ALUCTL_E/OUT[29]_i_1__0/O
                         net (fo=2, routed)           1.096    20.144    my_computer/dp/MUX_PCSrc2/I747[29]
    SLICE_X18Y162        LUT5 (Prop_lut5_I0_O)        0.124    20.268 r  my_computer/dp/MUX_PCSrc2/OUT[29]_i_1/O
                         net (fo=1, routed)           0.000    20.268    my_computer/dp/PC_Reg/D[29]
    SLICE_X18Y162        FDRE                                         r  my_computer/dp/PC_Reg/OUT_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/dp/MEMWB_Rd/OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/dp/PC_Reg/OUT_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.233ns  (logic 3.286ns (16.241%)  route 16.947ns (83.759%))
  Logic Levels:           19  (CARRY4=6 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDRE                         0.000     0.000 r  my_computer/dp/MEMWB_Rd/OUT_reg[2]/C
    SLICE_X41Y156        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_computer/dp/MEMWB_Rd/OUT_reg[2]/Q
                         net (fo=17, routed)          1.030     1.486    my_computer/RDE2/Q[2]
    SLICE_X41Y156        LUT6 (Prop_lut6_I2_O)        0.124     1.610 f  my_computer/RDE2/output_value_i_10/O
                         net (fo=1, routed)           0.301     1.911    my_computer/RDE2/output_value_i_10_n_0
    SLICE_X39Y157        LUT4 (Prop_lut4_I1_O)        0.124     2.035 f  my_computer/RDE2/output_value_i_5/O
                         net (fo=65, routed)          3.465     5.501    my_computer/dp/MUX_ForwardBE/fwdB_W__1
    SLICE_X20Y166        LUT6 (Prop_lut6_I4_O)        0.124     5.625 r  my_computer/dp/MUX_ForwardBE/OUT[31]_i_43/O
                         net (fo=1, routed)           0.971     6.596    my_computer/dp/IDEX_Imm/OUT[21]_i_13_0
    SLICE_X19Y163        LUT6 (Prop_lut6_I3_O)        0.124     6.720 r  my_computer/dp/IDEX_Imm/OUT[31]_i_17__0/O
                         net (fo=56, routed)          2.962     9.682    my_computer/dp/IDEX_Imm/OUT_reg[31]_0
    SLICE_X13Y152        LUT3 (Prop_lut3_I0_O)        0.124     9.806 r  my_computer/dp/IDEX_Imm/OUT[20]_i_25/O
                         net (fo=2, routed)           0.823    10.629    my_computer/dp/IDEX_Imm/OUT[20]_i_25_n_0
    SLICE_X13Y151        LUT5 (Prop_lut5_I0_O)        0.124    10.753 r  my_computer/dp/IDEX_Imm/OUT[4]_i_15/O
                         net (fo=4, routed)           1.018    11.771    my_computer/dp/IDEX_Imm/OUT[4]_i_15_n_0
    SLICE_X14Y150        LUT6 (Prop_lut6_I1_O)        0.124    11.895 r  my_computer/dp/IDEX_Imm/OUT[3]_i_24/O
                         net (fo=1, routed)           0.844    12.739    my_computer/dp/IDEX_Imm/OUT[3]_i_24_n_0
    SLICE_X14Y150        LUT6 (Prop_lut6_I3_O)        0.124    12.863 r  my_computer/dp/IDEX_Imm/OUT[3]_i_8/O
                         net (fo=10, routed)          2.361    15.224    my_computer/dp/IDEX_Imm/DI[1]
    SLICE_X30Y154        LUT2 (Prop_lut2_I0_O)        0.124    15.348 r  my_computer/dp/IDEX_Imm/OUT[3]_i_36/O
                         net (fo=1, routed)           0.000    15.348    my_computer/RDE1/OUT[0]_i_3__0[3]
    SLICE_X30Y154        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.724 r  my_computer/RDE1/OUT_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.724    my_computer/RDE1/OUT_reg[3]_i_11_n_0
    SLICE_X30Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.841 r  my_computer/RDE1/OUT_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.841    my_computer/RDE1/OUT_reg[7]_i_11_n_0
    SLICE_X30Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.958 r  my_computer/RDE1/OUT_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.958    my_computer/RDE1/OUT_reg[11]_i_11_n_0
    SLICE_X30Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.075 r  my_computer/RDE1/OUT_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.075    my_computer/RDE1/OUT_reg[15]_i_11_n_0
    SLICE_X30Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.192 r  my_computer/RDE1/OUT_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.192    my_computer/RDE1/OUT_reg[19]_i_11_n_0
    SLICE_X30Y159        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.507 r  my_computer/RDE1/OUT_reg[23]_i_11/O[3]
                         net (fo=1, routed)           1.213    17.719    my_computer/RDE1/OUT_reg[23]_i_11_n_4
    SLICE_X22Y159        LUT6 (Prop_lut6_I4_O)        0.307    18.026 r  my_computer/RDE1/OUT[23]_i_3/O
                         net (fo=1, routed)           0.574    18.601    my_computer/ctrl/REG_ALUCTL_E/OUT_reg[23]_2
    SLICE_X22Y160        LUT5 (Prop_lut5_I3_O)        0.124    18.725 r  my_computer/ctrl/REG_ALUCTL_E/OUT[23]_i_1/O
                         net (fo=3, routed)           1.384    20.109    my_computer/dp/MUX_PCSrc2/I747[23]
    SLICE_X20Y165        LUT5 (Prop_lut5_I0_O)        0.124    20.233 r  my_computer/dp/MUX_PCSrc2/OUT[23]_i_1/O
                         net (fo=1, routed)           0.000    20.233    my_computer/dp/PC_Reg/D[23]
    SLICE_X20Y165        FDRE                                         r  my_computer/dp/PC_Reg/OUT_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/dp/MEMWB_Rd/OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/dp/EXMEM_ALUOut/OUT_reg[4]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.224ns  (logic 2.586ns (12.786%)  route 17.638ns (87.214%))
  Logic Levels:           14  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDRE                         0.000     0.000 r  my_computer/dp/MEMWB_Rd/OUT_reg[2]/C
    SLICE_X41Y156        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_computer/dp/MEMWB_Rd/OUT_reg[2]/Q
                         net (fo=17, routed)          1.030     1.486    my_computer/RDE2/Q[2]
    SLICE_X41Y156        LUT6 (Prop_lut6_I2_O)        0.124     1.610 f  my_computer/RDE2/output_value_i_10/O
                         net (fo=1, routed)           0.301     1.911    my_computer/RDE2/output_value_i_10_n_0
    SLICE_X39Y157        LUT4 (Prop_lut4_I1_O)        0.124     2.035 f  my_computer/RDE2/output_value_i_5/O
                         net (fo=65, routed)          3.465     5.501    my_computer/dp/MUX_ForwardBE/fwdB_W__1
    SLICE_X20Y166        LUT6 (Prop_lut6_I4_O)        0.124     5.625 r  my_computer/dp/MUX_ForwardBE/OUT[31]_i_43/O
                         net (fo=1, routed)           0.971     6.596    my_computer/dp/IDEX_Imm/OUT[21]_i_13_0
    SLICE_X19Y163        LUT6 (Prop_lut6_I3_O)        0.124     6.720 r  my_computer/dp/IDEX_Imm/OUT[31]_i_17__0/O
                         net (fo=56, routed)          2.962     9.682    my_computer/dp/IDEX_Imm/OUT_reg[31]_0
    SLICE_X13Y152        LUT3 (Prop_lut3_I0_O)        0.124     9.806 r  my_computer/dp/IDEX_Imm/OUT[20]_i_25/O
                         net (fo=2, routed)           0.823    10.629    my_computer/dp/IDEX_Imm/OUT[20]_i_25_n_0
    SLICE_X13Y151        LUT5 (Prop_lut5_I0_O)        0.124    10.753 r  my_computer/dp/IDEX_Imm/OUT[4]_i_15/O
                         net (fo=4, routed)           1.018    11.771    my_computer/dp/IDEX_Imm/OUT[4]_i_15_n_0
    SLICE_X14Y150        LUT6 (Prop_lut6_I1_O)        0.124    11.895 r  my_computer/dp/IDEX_Imm/OUT[3]_i_24/O
                         net (fo=1, routed)           0.844    12.739    my_computer/dp/IDEX_Imm/OUT[3]_i_24_n_0
    SLICE_X14Y150        LUT6 (Prop_lut6_I3_O)        0.124    12.863 r  my_computer/dp/IDEX_Imm/OUT[3]_i_8/O
                         net (fo=10, routed)          2.361    15.224    my_computer/dp/IDEX_Imm/DI[1]
    SLICE_X30Y154        LUT2 (Prop_lut2_I0_O)        0.124    15.348 r  my_computer/dp/IDEX_Imm/OUT[3]_i_36/O
                         net (fo=1, routed)           0.000    15.348    my_computer/RDE1/OUT[0]_i_3__0[3]
    SLICE_X30Y154        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.724 r  my_computer/RDE1/OUT_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.724    my_computer/RDE1/OUT_reg[3]_i_11_n_0
    SLICE_X30Y155        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.943 r  my_computer/RDE1/OUT_reg[7]_i_11/O[0]
                         net (fo=1, routed)           0.737    16.680    my_computer/RDE1/OUT_reg[7]_i_11_n_7
    SLICE_X26Y155        LUT6 (Prop_lut6_I4_O)        0.295    16.975 r  my_computer/RDE1/OUT[4]_i_3__0/O
                         net (fo=1, routed)           0.622    17.597    my_computer/ctrl/REG_ALUCTL_E/OUT_reg[4]_rep__3_0
    SLICE_X27Y155        LUT5 (Prop_lut5_I3_O)        0.124    17.721 r  my_computer/ctrl/REG_ALUCTL_E/OUT[4]_i_1__0/O
                         net (fo=8, routed)           2.504    20.224    my_computer/dp/EXMEM_ALUOut/I747[4]
    SLICE_X54Y171        FDRE                                         r  my_computer/dp/EXMEM_ALUOut/OUT_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/dp/MEMWB_Rd/OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/dp/PC_Reg/OUT_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.101ns  (logic 3.204ns (15.939%)  route 16.897ns (84.061%))
  Logic Levels:           19  (CARRY4=6 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDRE                         0.000     0.000 r  my_computer/dp/MEMWB_Rd/OUT_reg[2]/C
    SLICE_X41Y156        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_computer/dp/MEMWB_Rd/OUT_reg[2]/Q
                         net (fo=17, routed)          1.030     1.486    my_computer/RDE2/Q[2]
    SLICE_X41Y156        LUT6 (Prop_lut6_I2_O)        0.124     1.610 f  my_computer/RDE2/output_value_i_10/O
                         net (fo=1, routed)           0.301     1.911    my_computer/RDE2/output_value_i_10_n_0
    SLICE_X39Y157        LUT4 (Prop_lut4_I1_O)        0.124     2.035 f  my_computer/RDE2/output_value_i_5/O
                         net (fo=65, routed)          3.465     5.501    my_computer/dp/MUX_ForwardBE/fwdB_W__1
    SLICE_X20Y166        LUT6 (Prop_lut6_I4_O)        0.124     5.625 r  my_computer/dp/MUX_ForwardBE/OUT[31]_i_43/O
                         net (fo=1, routed)           0.971     6.596    my_computer/dp/IDEX_Imm/OUT[21]_i_13_0
    SLICE_X19Y163        LUT6 (Prop_lut6_I3_O)        0.124     6.720 r  my_computer/dp/IDEX_Imm/OUT[31]_i_17__0/O
                         net (fo=56, routed)          2.962     9.682    my_computer/dp/IDEX_Imm/OUT_reg[31]_0
    SLICE_X13Y152        LUT3 (Prop_lut3_I0_O)        0.124     9.806 r  my_computer/dp/IDEX_Imm/OUT[20]_i_25/O
                         net (fo=2, routed)           0.823    10.629    my_computer/dp/IDEX_Imm/OUT[20]_i_25_n_0
    SLICE_X13Y151        LUT5 (Prop_lut5_I0_O)        0.124    10.753 r  my_computer/dp/IDEX_Imm/OUT[4]_i_15/O
                         net (fo=4, routed)           1.018    11.771    my_computer/dp/IDEX_Imm/OUT[4]_i_15_n_0
    SLICE_X14Y150        LUT6 (Prop_lut6_I1_O)        0.124    11.895 r  my_computer/dp/IDEX_Imm/OUT[3]_i_24/O
                         net (fo=1, routed)           0.844    12.739    my_computer/dp/IDEX_Imm/OUT[3]_i_24_n_0
    SLICE_X14Y150        LUT6 (Prop_lut6_I3_O)        0.124    12.863 r  my_computer/dp/IDEX_Imm/OUT[3]_i_8/O
                         net (fo=10, routed)          2.361    15.224    my_computer/dp/IDEX_Imm/DI[1]
    SLICE_X30Y154        LUT2 (Prop_lut2_I0_O)        0.124    15.348 r  my_computer/dp/IDEX_Imm/OUT[3]_i_36/O
                         net (fo=1, routed)           0.000    15.348    my_computer/RDE1/OUT[0]_i_3__0[3]
    SLICE_X30Y154        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.724 r  my_computer/RDE1/OUT_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.724    my_computer/RDE1/OUT_reg[3]_i_11_n_0
    SLICE_X30Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.841 r  my_computer/RDE1/OUT_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.841    my_computer/RDE1/OUT_reg[7]_i_11_n_0
    SLICE_X30Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.958 r  my_computer/RDE1/OUT_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.958    my_computer/RDE1/OUT_reg[11]_i_11_n_0
    SLICE_X30Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.075 r  my_computer/RDE1/OUT_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.075    my_computer/RDE1/OUT_reg[15]_i_11_n_0
    SLICE_X30Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.192 r  my_computer/RDE1/OUT_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.192    my_computer/RDE1/OUT_reg[19]_i_11_n_0
    SLICE_X30Y159        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.431 r  my_computer/RDE1/OUT_reg[23]_i_11/O[2]
                         net (fo=1, routed)           1.022    17.452    my_computer/RDE1/OUT_reg[23]_i_11_n_5
    SLICE_X22Y159        LUT6 (Prop_lut6_I4_O)        0.301    17.753 r  my_computer/RDE1/OUT[22]_i_3__0/O
                         net (fo=1, routed)           1.008    18.762    my_computer/ctrl/REG_ALUCTL_E/OUT_reg[22]
    SLICE_X20Y159        LUT5 (Prop_lut5_I3_O)        0.124    18.886 r  my_computer/ctrl/REG_ALUCTL_E/OUT[22]_i_1/O
                         net (fo=3, routed)           1.091    19.977    my_computer/dp/MUX_PCSrc2/I747[22]
    SLICE_X29Y163        LUT5 (Prop_lut5_I0_O)        0.124    20.101 r  my_computer/dp/MUX_PCSrc2/OUT[22]_i_1/O
                         net (fo=1, routed)           0.000    20.101    my_computer/dp/PC_Reg/D[22]
    SLICE_X29Y163        FDRE                                         r  my_computer/dp/PC_Reg/OUT_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/dp/MEMWB_Rd/OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/dp/EXMEM_ALUOut/OUT_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.087ns  (logic 3.052ns (15.194%)  route 17.035ns (84.806%))
  Logic Levels:           17  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDRE                         0.000     0.000 r  my_computer/dp/MEMWB_Rd/OUT_reg[2]/C
    SLICE_X41Y156        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_computer/dp/MEMWB_Rd/OUT_reg[2]/Q
                         net (fo=17, routed)          1.030     1.486    my_computer/RDE2/Q[2]
    SLICE_X41Y156        LUT6 (Prop_lut6_I2_O)        0.124     1.610 f  my_computer/RDE2/output_value_i_10/O
                         net (fo=1, routed)           0.301     1.911    my_computer/RDE2/output_value_i_10_n_0
    SLICE_X39Y157        LUT4 (Prop_lut4_I1_O)        0.124     2.035 f  my_computer/RDE2/output_value_i_5/O
                         net (fo=65, routed)          3.465     5.501    my_computer/dp/MUX_ForwardBE/fwdB_W__1
    SLICE_X20Y166        LUT6 (Prop_lut6_I4_O)        0.124     5.625 r  my_computer/dp/MUX_ForwardBE/OUT[31]_i_43/O
                         net (fo=1, routed)           0.971     6.596    my_computer/dp/IDEX_Imm/OUT[21]_i_13_0
    SLICE_X19Y163        LUT6 (Prop_lut6_I3_O)        0.124     6.720 r  my_computer/dp/IDEX_Imm/OUT[31]_i_17__0/O
                         net (fo=56, routed)          2.962     9.682    my_computer/dp/IDEX_Imm/OUT_reg[31]_0
    SLICE_X13Y152        LUT3 (Prop_lut3_I0_O)        0.124     9.806 r  my_computer/dp/IDEX_Imm/OUT[20]_i_25/O
                         net (fo=2, routed)           0.823    10.629    my_computer/dp/IDEX_Imm/OUT[20]_i_25_n_0
    SLICE_X13Y151        LUT5 (Prop_lut5_I0_O)        0.124    10.753 r  my_computer/dp/IDEX_Imm/OUT[4]_i_15/O
                         net (fo=4, routed)           1.018    11.771    my_computer/dp/IDEX_Imm/OUT[4]_i_15_n_0
    SLICE_X14Y150        LUT6 (Prop_lut6_I1_O)        0.124    11.895 r  my_computer/dp/IDEX_Imm/OUT[3]_i_24/O
                         net (fo=1, routed)           0.844    12.739    my_computer/dp/IDEX_Imm/OUT[3]_i_24_n_0
    SLICE_X14Y150        LUT6 (Prop_lut6_I3_O)        0.124    12.863 r  my_computer/dp/IDEX_Imm/OUT[3]_i_8/O
                         net (fo=10, routed)          2.361    15.224    my_computer/dp/IDEX_Imm/DI[1]
    SLICE_X30Y154        LUT2 (Prop_lut2_I0_O)        0.124    15.348 r  my_computer/dp/IDEX_Imm/OUT[3]_i_36/O
                         net (fo=1, routed)           0.000    15.348    my_computer/RDE1/OUT[0]_i_3__0[3]
    SLICE_X30Y154        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.724 r  my_computer/RDE1/OUT_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.724    my_computer/RDE1/OUT_reg[3]_i_11_n_0
    SLICE_X30Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.841 r  my_computer/RDE1/OUT_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.841    my_computer/RDE1/OUT_reg[7]_i_11_n_0
    SLICE_X30Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.958 r  my_computer/RDE1/OUT_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.958    my_computer/RDE1/OUT_reg[11]_i_11_n_0
    SLICE_X30Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.075 r  my_computer/RDE1/OUT_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.075    my_computer/RDE1/OUT_reg[15]_i_11_n_0
    SLICE_X30Y158        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.398 r  my_computer/RDE1/OUT_reg[19]_i_11/O[1]
                         net (fo=1, routed)           0.772    17.170    my_computer/RDE1/OUT_reg[19]_i_11_n_6
    SLICE_X22Y158        LUT6 (Prop_lut6_I4_O)        0.306    17.476 r  my_computer/RDE1/OUT[17]_i_3__0/O
                         net (fo=2, routed)           1.288    18.765    my_computer/ctrl/REG_ALUCTL_E/OUT_reg[17]
    SLICE_X18Y160        LUT5 (Prop_lut5_I3_O)        0.124    18.889 r  my_computer/ctrl/REG_ALUCTL_E/OUT[17]_i_1/O
                         net (fo=2, routed)           1.198    20.087    my_computer/dp/EXMEM_ALUOut/I747[17]
    SLICE_X28Y163        FDRE                                         r  my_computer/dp/EXMEM_ALUOut/OUT_reg[17]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_computer/ctrl/REG_PCSrc_M/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/ctrl/REG_PCSrc_W/OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y157        FDRE                         0.000     0.000 r  my_computer/ctrl/REG_PCSrc_M/OUT_reg[0]/C
    SLICE_X34Y157        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  my_computer/ctrl/REG_PCSrc_M/OUT_reg[0]/Q
                         net (fo=4, routed)           0.067     0.231    my_computer/ctrl/REG_PCSrc_W/OUT_reg[0]_0
    SLICE_X34Y157        FDRE                                         r  my_computer/ctrl/REG_PCSrc_W/OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/dp/IDEX_B/OUT_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/dp/EXMEM_B/OUT_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.687%)  route 0.112ns (44.313%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y168        FDRE                         0.000     0.000 r  my_computer/dp/IDEX_B/OUT_reg[21]/C
    SLICE_X33Y168        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_computer/dp/IDEX_B/OUT_reg[21]/Q
                         net (fo=2, routed)           0.112     0.253    my_computer/dp/EXMEM_B/OUT_reg[31]_0[21]
    SLICE_X31Y168        FDRE                                         r  my_computer/dp/EXMEM_B/OUT_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/dp/EXMEM_ALUOut/OUT_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/dp/MEMWB_ALUOut/OUT_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y162        FDRE                         0.000     0.000 r  my_computer/dp/EXMEM_ALUOut/OUT_reg[16]/C
    SLICE_X19Y162        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_computer/dp/EXMEM_ALUOut/OUT_reg[16]/Q
                         net (fo=3, routed)           0.128     0.269    my_computer/dp/MEMWB_ALUOut/D[16]
    SLICE_X23Y162        FDRE                                         r  my_computer/dp/MEMWB_ALUOut/OUT_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/dp/EXMEM_ALUOut/OUT_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/dp/MEMWB_ALUOut/OUT_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.535%)  route 0.144ns (50.465%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163        FDRE                         0.000     0.000 r  my_computer/dp/EXMEM_ALUOut/OUT_reg[26]/C
    SLICE_X16Y163        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_computer/dp/EXMEM_ALUOut/OUT_reg[26]/Q
                         net (fo=3, routed)           0.144     0.285    my_computer/dp/MEMWB_ALUOut/D[26]
    SLICE_X16Y164        FDRE                                         r  my_computer/dp/MEMWB_ALUOut/OUT_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/dp/EXMEM_Rd/OUT_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/dp/MEMWB_Rd/OUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.164ns (55.755%)  route 0.130ns (44.245%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y157        FDRE                         0.000     0.000 r  my_computer/dp/EXMEM_Rd/OUT_reg[3]/C
    SLICE_X38Y157        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  my_computer/dp/EXMEM_Rd/OUT_reg[3]/Q
                         net (fo=3, routed)           0.130     0.294    my_computer/dp/MEMWB_Rd/WA3M_s[3]
    SLICE_X39Y158        FDRE                                         r  my_computer/dp/MEMWB_Rd/OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/dp/IFID_IR/OUT_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/ctrl/Cond_E/OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (46.943%)  route 0.159ns (53.057%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y152        FDRE                         0.000     0.000 r  my_computer/dp/IFID_IR/OUT_reg[28]/C
    SLICE_X37Y152        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_computer/dp/IFID_IR/OUT_reg[28]/Q
                         net (fo=1, routed)           0.159     0.300    my_computer/ctrl/Cond_E/OUT_reg[3]_0[0]
    SLICE_X35Y155        FDRE                                         r  my_computer/ctrl/Cond_E/OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/ctrl/Cond_E/OUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/ctrl/REG_REGW_M/OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.376%)  route 0.117ns (38.624%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y155        FDRE                         0.000     0.000 r  my_computer/ctrl/Cond_E/OUT_reg[2]/C
    SLICE_X35Y155        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_computer/ctrl/Cond_E/OUT_reg[2]/Q
                         net (fo=5, routed)           0.117     0.258    my_computer/ctrl/Cond_E/condE[2]
    SLICE_X35Y156        LUT6 (Prop_lut6_I3_O)        0.045     0.303 r  my_computer/ctrl/Cond_E/OUT[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.303    my_computer/ctrl/REG_REGW_M/and_3
    SLICE_X35Y156        FDRE                                         r  my_computer/ctrl/REG_REGW_M/OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/ctrl/REG_MEMto_E/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/ctrl/REG_MEMto_M/OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.128ns (42.178%)  route 0.175ns (57.822%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y156        FDRE                         0.000     0.000 r  my_computer/ctrl/REG_MEMto_E/OUT_reg[0]/C
    SLICE_X33Y156        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  my_computer/ctrl/REG_MEMto_E/OUT_reg[0]/Q
                         net (fo=2, routed)           0.175     0.303    my_computer/ctrl/REG_MEMto_M/MemtoRegE
    SLICE_X36Y157        FDRE                                         r  my_computer/ctrl/REG_MEMto_M/OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/dp/EXMEM_ALUOut/OUT_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/dp/MEMWB_ALUOut/OUT_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.439%)  route 0.163ns (53.561%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y161        FDRE                         0.000     0.000 r  my_computer/dp/EXMEM_ALUOut/OUT_reg[11]/C
    SLICE_X32Y161        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_computer/dp/EXMEM_ALUOut/OUT_reg[11]/Q
                         net (fo=3, routed)           0.163     0.304    my_computer/dp/MEMWB_ALUOut/D[11]
    SLICE_X32Y163        FDRE                                         r  my_computer/dp/MEMWB_ALUOut/OUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_computer/dp/EXMEM_ALUOut/OUT_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_computer/dp/MEMWB_ALUOut/OUT_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.173%)  route 0.164ns (53.827%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y165        FDRE                         0.000     0.000 r  my_computer/dp/EXMEM_ALUOut/OUT_reg[22]/C
    SLICE_X26Y165        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_computer/dp/EXMEM_ALUOut/OUT_reg[22]/Q
                         net (fo=3, routed)           0.164     0.305    my_computer/dp/MEMWB_ALUOut/D[22]
    SLICE_X27Y167        FDRE                                         r  my_computer/dp/MEMWB_ALUOut/OUT_reg[22]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           817 Endpoints
Min Delay           817 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/dp/IDEX_B/OUT_reg[19]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.814ns  (logic 0.642ns (4.060%)  route 15.172ns (95.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.629     5.231    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y141        FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.518     5.749 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=714, routed)         9.909    15.658    debouncer_0/buttons[0]
    SLICE_X36Y157        LUT2 (Prop_lut2_I0_O)        0.124    15.782 r  debouncer_0/OUT[31]_i_1__15/O
                         net (fo=94, routed)          5.263    21.046    my_computer/dp/IDEX_B/OUT_reg[31]_0[0]
    SLICE_X18Y159        FDRE                                         r  my_computer/dp/IDEX_B/OUT_reg[19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/dp/IDEX_A/OUT_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.686ns  (logic 0.642ns (4.093%)  route 15.044ns (95.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.629     5.231    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y141        FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.518     5.749 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=714, routed)         9.909    15.658    debouncer_0/buttons[0]
    SLICE_X36Y157        LUT2 (Prop_lut2_I0_O)        0.124    15.782 r  debouncer_0/OUT[31]_i_1__15/O
                         net (fo=94, routed)          5.135    20.917    my_computer/dp/IDEX_A/OUT_reg[31]_0[0]
    SLICE_X15Y158        FDRE                                         r  my_computer/dp/IDEX_A/OUT_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/dp/IDEX_B/OUT_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.686ns  (logic 0.642ns (4.093%)  route 15.044ns (95.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.629     5.231    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y141        FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.518     5.749 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=714, routed)         9.909    15.658    debouncer_0/buttons[0]
    SLICE_X36Y157        LUT2 (Prop_lut2_I0_O)        0.124    15.782 r  debouncer_0/OUT[31]_i_1__15/O
                         net (fo=94, routed)          5.135    20.917    my_computer/dp/IDEX_B/OUT_reg[31]_0[0]
    SLICE_X14Y158        FDRE                                         r  my_computer/dp/IDEX_B/OUT_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/dp/IDEX_A/OUT_reg[19]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.663ns  (logic 0.642ns (4.099%)  route 15.021ns (95.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.629     5.231    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y141        FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.518     5.749 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=714, routed)         9.909    15.658    debouncer_0/buttons[0]
    SLICE_X36Y157        LUT2 (Prop_lut2_I0_O)        0.124    15.782 r  debouncer_0/OUT[31]_i_1__15/O
                         net (fo=94, routed)          5.113    20.895    my_computer/dp/IDEX_A/OUT_reg[31]_0[0]
    SLICE_X17Y159        FDRE                                         r  my_computer/dp/IDEX_A/OUT_reg[19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/dp/IDEX_A/OUT_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.588ns  (logic 0.642ns (4.119%)  route 14.946ns (95.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.629     5.231    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y141        FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.518     5.749 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=714, routed)         9.909    15.658    debouncer_0/buttons[0]
    SLICE_X36Y157        LUT2 (Prop_lut2_I0_O)        0.124    15.782 r  debouncer_0/OUT[31]_i_1__15/O
                         net (fo=94, routed)          5.037    20.819    my_computer/dp/IDEX_A/OUT_reg[31]_0[0]
    SLICE_X15Y164        FDRE                                         r  my_computer/dp/IDEX_A/OUT_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/dp/IDEX_B/OUT_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.465ns  (logic 0.642ns (4.151%)  route 14.823ns (95.849%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.629     5.231    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y141        FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.518     5.749 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=714, routed)         9.909    15.658    debouncer_0/buttons[0]
    SLICE_X36Y157        LUT2 (Prop_lut2_I0_O)        0.124    15.782 r  debouncer_0/OUT[31]_i_1__15/O
                         net (fo=94, routed)          4.914    20.696    my_computer/dp/IDEX_B/OUT_reg[31]_0[0]
    SLICE_X13Y164        FDRE                                         r  my_computer/dp/IDEX_B/OUT_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/dp/IDEX_A/OUT_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.462ns  (logic 0.642ns (4.152%)  route 14.820ns (95.848%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.629     5.231    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y141        FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.518     5.749 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=714, routed)         9.909    15.658    debouncer_0/buttons[0]
    SLICE_X36Y157        LUT2 (Prop_lut2_I0_O)        0.124    15.782 r  debouncer_0/OUT[31]_i_1__15/O
                         net (fo=94, routed)          4.911    20.693    my_computer/dp/IDEX_A/OUT_reg[31]_0[0]
    SLICE_X10Y166        FDRE                                         r  my_computer/dp/IDEX_A/OUT_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/dp/IDEX_B/OUT_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.462ns  (logic 0.642ns (4.152%)  route 14.820ns (95.848%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.629     5.231    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y141        FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.518     5.749 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=714, routed)         9.909    15.658    debouncer_0/buttons[0]
    SLICE_X36Y157        LUT2 (Prop_lut2_I0_O)        0.124    15.782 r  debouncer_0/OUT[31]_i_1__15/O
                         net (fo=94, routed)          4.911    20.693    my_computer/dp/IDEX_B/OUT_reg[31]_0[0]
    SLICE_X11Y166        FDRE                                         r  my_computer/dp/IDEX_B/OUT_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/dp/IDEX_A/OUT_reg[31]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.321ns  (logic 0.642ns (4.190%)  route 14.679ns (95.810%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.629     5.231    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y141        FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.518     5.749 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=714, routed)         9.909    15.658    debouncer_0/buttons[0]
    SLICE_X36Y157        LUT2 (Prop_lut2_I0_O)        0.124    15.782 r  debouncer_0/OUT[31]_i_1__15/O
                         net (fo=94, routed)          4.771    20.553    my_computer/dp/IDEX_A/OUT_reg[31]_0[0]
    SLICE_X12Y165        FDRE                                         r  my_computer/dp/IDEX_A/OUT_reg[31]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/dp/IDEX_B/OUT_reg[31]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.321ns  (logic 0.642ns (4.190%)  route 14.679ns (95.810%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.629     5.231    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y141        FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.518     5.749 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=714, routed)         9.909    15.658    debouncer_0/buttons[0]
    SLICE_X36Y157        LUT2 (Prop_lut2_I0_O)        0.124    15.782 r  debouncer_0/OUT[31]_i_1__15/O
                         net (fo=94, routed)          4.771    20.553    my_computer/dp/IDEX_B/OUT_reg[31]_0[0]
    SLICE_X13Y165        FDRE                                         r  my_computer/dp/IDEX_B/OUT_reg[31]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/dp/RF/registers[7].Reg/OUT_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.052ns  (logic 0.164ns (15.596%)  route 0.888ns (84.404%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.568     1.487    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y141        FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.164     1.651 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=714, routed)         0.888     2.539    my_computer/dp/RF/registers[7].Reg/buttons[0]
    SLICE_X13Y157        FDRE                                         r  my_computer/dp/RF/registers[7].Reg/OUT_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/dp/RF/registers[8].Reg/OUT_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.052ns  (logic 0.164ns (15.596%)  route 0.888ns (84.404%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.568     1.487    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y141        FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.164     1.651 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=714, routed)         0.888     2.539    my_computer/dp/RF/registers[8].Reg/buttons[0]
    SLICE_X12Y157        FDRE                                         r  my_computer/dp/RF/registers[8].Reg/OUT_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/dp/RF/registers[3].Reg/OUT_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.122ns  (logic 0.164ns (14.613%)  route 0.958ns (85.387%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.568     1.487    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y141        FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.164     1.651 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=714, routed)         0.958     2.610    my_computer/dp/RF/registers[3].Reg/buttons[0]
    SLICE_X13Y158        FDRE                                         r  my_computer/dp/RF/registers[3].Reg/OUT_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/dp/RF/registers[4].Reg/OUT_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.122ns  (logic 0.164ns (14.613%)  route 0.958ns (85.387%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.568     1.487    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y141        FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.164     1.651 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=714, routed)         0.958     2.610    my_computer/dp/RF/registers[4].Reg/buttons[0]
    SLICE_X12Y158        FDRE                                         r  my_computer/dp/RF/registers[4].Reg/OUT_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/dp/RF/registers[11].Reg/OUT_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.173ns  (logic 0.164ns (13.980%)  route 1.009ns (86.020%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.568     1.487    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y141        FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.164     1.651 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=714, routed)         1.009     2.661    my_computer/dp/RF/registers[11].Reg/buttons[0]
    SLICE_X15Y157        FDRE                                         r  my_computer/dp/RF/registers[11].Reg/OUT_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/dp/RF/registers[5].Reg/OUT_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.173ns  (logic 0.164ns (13.980%)  route 1.009ns (86.020%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.568     1.487    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y141        FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.164     1.651 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=714, routed)         1.009     2.661    my_computer/dp/RF/registers[5].Reg/buttons[0]
    SLICE_X14Y157        FDRE                                         r  my_computer/dp/RF/registers[5].Reg/OUT_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/dp/RF/registers[10].Reg/OUT_reg[19]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.178ns  (logic 0.164ns (13.917%)  route 1.014ns (86.083%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.568     1.487    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y141        FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.164     1.651 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=714, routed)         1.014     2.666    my_computer/dp/RF/registers[10].Reg/buttons[0]
    SLICE_X15Y159        FDRE                                         r  my_computer/dp/RF/registers[10].Reg/OUT_reg[19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/dp/RF/registers[12].Reg/OUT_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.178ns  (logic 0.164ns (13.917%)  route 1.014ns (86.083%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.568     1.487    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y141        FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.164     1.651 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=714, routed)         1.014     2.666    my_computer/dp/RF/registers[12].Reg/buttons[0]
    SLICE_X14Y159        FDRE                                         r  my_computer/dp/RF/registers[12].Reg/OUT_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/dp/RF/registers[6].Reg/OUT_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.185ns  (logic 0.164ns (13.844%)  route 1.021ns (86.156%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.568     1.487    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y141        FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.164     1.651 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=714, routed)         1.021     2.672    my_computer/dp/RF/registers[6].Reg/buttons[0]
    SLICE_X17Y157        FDRE                                         r  my_computer/dp/RF/registers[6].Reg/OUT_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_0/genblk1[0].out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_computer/dp/RF/registers[2].Reg/OUT_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.189ns  (logic 0.164ns (13.794%)  route 1.025ns (86.206%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.568     1.487    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y141        FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.164     1.651 r  debouncer_0/genblk1[0].out_reg[0]/Q
                         net (fo=714, routed)         1.025     2.676    my_computer/dp/RF/registers[2].Reg/buttons[0]
    SLICE_X16Y157        FDRE                                         r  my_computer/dp/RF/registers[2].Reg/OUT_reg[0]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            debouncer_0/genblk1[0].out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.362ns  (logic 1.604ns (29.912%)  route 3.758ns (70.088%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BTND_IBUF_inst/O
                         net (fo=1, routed)           3.426     4.906    debouncer_0/BTND_IBUF
    SLICE_X12Y141        LUT6 (Prop_lut6_I0_O)        0.124     5.030 r  debouncer_0/genblk1[0].out[0]_i_1/O
                         net (fo=1, routed)           0.332     5.362    debouncer_0/genblk1[0].out[0]_i_1_n_0
    SLICE_X12Y141        FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.507     4.929    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y141        FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            debouncer_0/genblk1[4].out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.211ns  (logic 1.610ns (38.224%)  route 2.602ns (61.776%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.087    debouncer_0/BTNU_IBUF
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.124     4.211 r  debouncer_0/genblk1[4].out[4]_i_1/O
                         net (fo=1, routed)           0.000     4.211    debouncer_0/genblk1[4].out[4]_i_1_n_0
    SLICE_X50Y93         FDRE                                         r  debouncer_0/genblk1[4].out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.511     4.934    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  debouncer_0/genblk1[4].out_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            debouncer_0/genblk1[4].out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.299ns (21.008%)  route 1.123ns (78.992%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.376    debouncer_0/BTNU_IBUF
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.421 r  debouncer_0/genblk1[4].out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.421    debouncer_0/genblk1[4].out[4]_i_1_n_0
    SLICE_X50Y93         FDRE                                         r  debouncer_0/genblk1[4].out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.835     2.000    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  debouncer_0/genblk1[4].out_reg[4]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            debouncer_0/genblk1[0].out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.800ns  (logic 0.293ns (16.267%)  route 1.507ns (83.733%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTND_IBUF_inst/O
                         net (fo=1, routed)           1.395     1.643    debouncer_0/BTND_IBUF
    SLICE_X12Y141        LUT6 (Prop_lut6_I0_O)        0.045     1.688 r  debouncer_0/genblk1[0].out[0]_i_1/O
                         net (fo=1, routed)           0.112     1.800    debouncer_0/genblk1[0].out[0]_i_1_n_0
    SLICE_X12Y141        FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.839     2.004    debouncer_0/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y141        FDRE                                         r  debouncer_0/genblk1[0].out_reg[0]/C





