// Seed: 702872787
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    output id_3,
    input logic id_4
);
  type_9 id_5 (
      .id_0(1),
      .id_1(1'b0),
      .id_2(),
      .id_3(id_1 * 1 - 1)
  );
  assign id_0 = 1;
  genvar id_6;
endmodule
module module_1 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  logic id_5;
  tri0  id_6;
  assign id_0 = id_5;
  logic id_7;
  assign id_5 = 1'b0 - id_5;
  integer id_8;
  reg id_9;
  logic id_10 = 1;
  logic id_11;
  initial SystemTFIdentifier(1, 1);
  function id_12;
    logic id_13;
    begin
      id_9 <= id_6[1 : 1];
    end
  endfunction
  logic id_14;
  assign id_1 = id_9;
endmodule
