--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf atlys.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "slaves/SYSCLK" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.092ns.
--------------------------------------------------------------------------------
Slack:     -0.092ns SYSCLK
Report:    0.092ns skew fails   0.000ns timing constraint by -0.092ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y16.O              RAMB16_X2Y26.CLKA                1.243  0.060
BUFGMUX_X3Y16.O              RAMB16_X2Y28.CLKA                1.241  0.058
BUFGMUX_X3Y16.O              SLICE_X21Y66.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X29Y65.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X30Y66.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X30Y68.CLK                 1.248  0.065
BUFGMUX_X3Y16.O              SLICE_X31Y65.CLK                 1.253  0.070
BUFGMUX_X3Y16.O              SLICE_X31Y66.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X31Y67.CLK                 1.250  0.067
BUFGMUX_X3Y16.O              SLICE_X32Y65.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X33Y64.CLK                 1.253  0.070
BUFGMUX_X3Y16.O              SLICE_X33Y66.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X34Y63.CLK                 1.253  0.070
BUFGMUX_X3Y16.O              SLICE_X41Y71.CLK                 1.239  0.056
BUFGMUX_X3Y16.O              SLICE_X34Y65.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X34Y66.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X34Y67.CLK                 1.249  0.066
BUFGMUX_X3Y16.O              SLICE_X35Y63.CLK                 1.253  0.070
BUFGMUX_X3Y16.O              SLICE_X35Y66.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X36Y63.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X36Y65.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X37Y63.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X37Y65.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X37Y66.CLK                 1.250  0.067
BUFGMUX_X3Y16.O              SLICE_X37Y62.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X40Y63.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X41Y63.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X48Y62.CLK                 1.249  0.066
BUFGMUX_X3Y16.O              SLICE_X49Y62.CLK                 1.249  0.066
BUFGMUX_X3Y16.O              SLICE_X22Y64.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X22Y65.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X22Y63.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X30Y65.CLK                 1.253  0.070
BUFGMUX_X3Y16.O              SLICE_X34Y62.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X38Y60.CLK                 1.248  0.065
BUFGMUX_X3Y16.O              SLICE_X39Y58.CLK                 1.244  0.061
BUFGMUX_X3Y16.O              SLICE_X40Y52.CLK                 1.246  0.063
BUFGMUX_X3Y16.O              SLICE_X40Y55.CLK                 1.239  0.056
BUFGMUX_X3Y16.O              SLICE_X40Y56.CLK                 1.239  0.056
BUFGMUX_X3Y16.O              SLICE_X26Y61.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X26Y62.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X26Y63.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X26Y64.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X26Y65.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X26Y66.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X26Y67.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X26Y68.CLK                 1.269  0.086
BUFGMUX_X3Y16.O              SLICE_X28Y68.CLK                 1.269  0.086
BUFGMUX_X3Y16.O              SLICE_X29Y68.CLK                 1.269  0.086
BUFGMUX_X3Y16.O              SLICE_X29Y69.CLK                 1.266  0.083
BUFGMUX_X3Y16.O              SLICE_X30Y67.CLK                 1.250  0.067
BUFGMUX_X3Y16.O              SLICE_X31Y63.CLK                 1.253  0.070
BUFGMUX_X3Y16.O              SLICE_X31Y64.CLK                 1.254  0.071
BUFGMUX_X3Y16.O              SLICE_X31Y68.CLK                 1.248  0.065
BUFGMUX_X3Y16.O              SLICE_X32Y66.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X32Y67.CLK                 1.249  0.066
BUFGMUX_X3Y16.O              SLICE_X32Y68.CLK                 1.247  0.064
BUFGMUX_X3Y16.O              SLICE_X32Y69.CLK                 1.244  0.061
BUFGMUX_X3Y16.O              SLICE_X18Y60.CLK                 1.270  0.087
BUFGMUX_X3Y16.O              SLICE_X18Y61.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X18Y65.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X21Y63.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X22Y60.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X23Y61.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X23Y63.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X23Y64.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X26Y58.CLK                 1.266  0.083
BUFGMUX_X3Y16.O              SLICE_X26Y59.CLK                 1.269  0.086
BUFGMUX_X3Y16.O              SLICE_X26Y60.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X27Y61.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X29Y60.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X30Y60.CLK                 1.249  0.066
BUFGMUX_X3Y16.O              SLICE_X30Y61.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X31Y61.CLK                 1.251  0.068
BUFGMUX_X3Y16.O              SLICE_X32Y54.CLK                 1.242  0.059
BUFGMUX_X3Y16.O              SLICE_X32Y55.CLK                 1.240  0.057
BUFGMUX_X3Y16.O              SLICE_X32Y63.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X33Y54.CLK                 1.242  0.059
BUFGMUX_X3Y16.O              SLICE_X33Y55.CLK                 1.240  0.057
BUFGMUX_X3Y16.O              SLICE_X33Y63.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X34Y54.CLK                 1.241  0.058
BUFGMUX_X3Y16.O              SLICE_X35Y54.CLK                 1.241  0.058
BUFGMUX_X3Y16.O              SLICE_X35Y62.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X37Y54.CLK                 1.241  0.058
BUFGMUX_X3Y16.O              SLICE_X41Y68.CLK                 1.246  0.063
BUFGMUX_X3Y16.O              SLICE_X48Y54.CLK                 1.239  0.056
BUFGMUX_X3Y16.O              SLICE_X49Y54.CLK                 1.239  0.056
BUFGMUX_X3Y16.O              SLICE_X20Y64.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X20Y65.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X30Y64.CLK                 1.254  0.071
BUFGMUX_X3Y16.O              SLICE_X25Y63.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X34Y57.CLK                 1.242  0.059
BUFGMUX_X3Y16.O              SLICE_X35Y59.CLK                 1.247  0.064
BUFGMUX_X3Y16.O              SLICE_X35Y64.CLK                 1.252  0.069
BUFGMUX_X3Y16.O              SLICE_X40Y58.CLK                 1.244  0.061
BUFGMUX_X3Y16.O              SLICE_X40Y59.CLK                 1.247  0.064
BUFGMUX_X3Y16.O              SLICE_X41Y58.CLK                 1.244  0.061
BUFGMUX_X3Y16.O              SLICE_X24Y61.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X24Y62.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X24Y63.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X24Y64.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X24Y65.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X24Y66.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X24Y67.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X24Y68.CLK                 1.268  0.085
BUFGMUX_X3Y16.O              SLICE_X20Y61.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X20Y62.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X20Y63.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X21Y62.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X22Y61.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X22Y62.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X23Y62.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X25Y60.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X25Y61.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X25Y62.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X28Y59.CLK                 1.269  0.086
BUFGMUX_X3Y16.O              SLICE_X28Y60.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X25Y68.CLK                 1.268  0.085
BUFGMUX_X3Y16.O              SLICE_X27Y62.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X27Y63.CLK                 1.275  0.092
BUFGMUX_X3Y16.O              SLICE_X27Y64.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X27Y65.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X28Y63.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X28Y67.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X29Y61.CLK                 1.273  0.090
BUFGMUX_X3Y16.O              SLICE_X29Y62.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X29Y63.CLK                 1.274  0.091
BUFGMUX_X3Y16.O              SLICE_X29Y66.CLK                 1.272  0.089
BUFGMUX_X3Y16.O              SLICE_X29Y67.CLK                 1.271  0.088
BUFGMUX_X3Y16.O              SLICE_X30Y63.CLK                 1.253  0.070

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/TDCchannels/dc2/TDCcore/hit" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.258ns.
--------------------------------------------------------------------------------
Slack:     -0.258ns hit
Report:    0.258ns skew fails   0.000ns timing constraint by -0.258ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y6.O               SLICE_X41Y71.AX                  1.439  0.258
BUFGMUX_X3Y6.O               SLICE_X46Y62.CLK                 1.249  0.068
BUFGMUX_X3Y6.O               SLICE_X47Y56.CLK                 1.237  0.056
BUFGMUX_X3Y6.O               SLICE_X47Y57.CLK                 1.239  0.058

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "slaves/TDCchannels/dc1/TDCcore/hit" MAXSKEW = 0 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net skew is   0.260ns.
--------------------------------------------------------------------------------
Slack:     -0.260ns hit
Report:    0.260ns skew fails   0.000ns timing constraint by -0.260ns
From                         To                           Delay(ns)  Skew(ns)
BUFGMUX_X3Y8.O               SLICE_X41Y68.AX                  1.446  0.260
BUFGMUX_X3Y8.O               SLICE_X47Y48.CLK                 1.250  0.064
BUFGMUX_X3Y8.O               SLICE_X47Y49.CLK                 1.249  0.063
BUFGMUX_X3Y8.O               SLICE_X47Y53.CLK                 1.242  0.056

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6123 paths analyzed, 1457 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.335ns.
--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_registerInterface/myReg12_5 (SLICE_X47Y6.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_5 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg12_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.345ns (Levels of Logic = 0)
  Clock Path Skew:      1.045ns (1.964 - 0.919)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_5 to myprogrammer/UCOMM/u_registerInterface/myReg12_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y3.BQ       Tcko                  0.447   myprogrammer/UCOMM/dataToRegIF<7>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/dataOut_5
    SLICE_X47Y6.BX       net (fanout=13)       8.835   myprogrammer/UCOMM/dataToRegIF<5>
    SLICE_X47Y6.CLK      Tdick                 0.063   myprogrammer/myReg12<7>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg12_5
    -------------------------------------------------  ---------------------------
    Total                                      9.345ns (0.510ns logic, 8.835ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_registerInterface/myReg13_5 (SLICE_X44Y6.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/writeEn (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg13_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.228ns (Levels of Logic = 1)
  Clock Path Skew:      0.652ns (1.915 - 1.263)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/writeEn to myprogrammer/UCOMM/u_registerInterface/myReg13_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y3.CQ       Tcko                  0.391   myprogrammer/UCOMM/writeEn
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/writeEn
    SLICE_X45Y5.D2       net (fanout=15)       1.498   myprogrammer/UCOMM/writeEn
    SLICE_X45Y5.D        Tilo                  0.259   myprogrammer/UCOMM/u_registerInterface/_n0194_inv
                                                       myprogrammer/UCOMM/u_registerInterface/_n0194_inv1
    SLICE_X44Y6.CE       net (fanout=3)        4.749   myprogrammer/UCOMM/u_registerInterface/_n0194_inv
    SLICE_X44Y6.CLK      Tceck                 0.331   myprogrammer/UCOMM/u_registerInterface/myReg13<7>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg13_5
    -------------------------------------------------  ---------------------------
    Total                                      7.228ns (0.981ns logic, 6.247ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_6 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg13_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.163ns (Levels of Logic = 2)
  Clock Path Skew:      0.668ns (1.514 - 0.846)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_6 to myprogrammer/UCOMM/u_registerInterface/myReg13_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y4.BQ       Tcko                  0.391   myprogrammer/UCOMM/regAddr<6>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_6
    SLICE_X50Y5.B4       net (fanout=3)        0.618   myprogrammer/UCOMM/regAddr<6>
    SLICE_X50Y5.B        Tilo                  0.205   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
                                                       myprogrammer/UCOMM/u_registerInterface/_n0150_inv11
    SLICE_X45Y5.D6       net (fanout=21)       0.610   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
    SLICE_X45Y5.D        Tilo                  0.259   myprogrammer/UCOMM/u_registerInterface/_n0194_inv
                                                       myprogrammer/UCOMM/u_registerInterface/_n0194_inv1
    SLICE_X44Y6.CE       net (fanout=3)        4.749   myprogrammer/UCOMM/u_registerInterface/_n0194_inv
    SLICE_X44Y6.CLK      Tceck                 0.331   myprogrammer/UCOMM/u_registerInterface/myReg13<7>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg13_5
    -------------------------------------------------  ---------------------------
    Total                                      7.163ns (1.186ns logic, 5.977ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg13_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.160ns (Levels of Logic = 2)
  Clock Path Skew:      0.668ns (1.514 - 0.846)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7 to myprogrammer/UCOMM/u_registerInterface/myReg13_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y4.AQ       Tcko                  0.391   myprogrammer/UCOMM/regAddr<6>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7
    SLICE_X50Y5.B2       net (fanout=2)        0.615   myprogrammer/UCOMM/regAddr<7>
    SLICE_X50Y5.B        Tilo                  0.205   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
                                                       myprogrammer/UCOMM/u_registerInterface/_n0150_inv11
    SLICE_X45Y5.D6       net (fanout=21)       0.610   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
    SLICE_X45Y5.D        Tilo                  0.259   myprogrammer/UCOMM/u_registerInterface/_n0194_inv
                                                       myprogrammer/UCOMM/u_registerInterface/_n0194_inv1
    SLICE_X44Y6.CE       net (fanout=3)        4.749   myprogrammer/UCOMM/u_registerInterface/_n0194_inv
    SLICE_X44Y6.CLK      Tceck                 0.331   myprogrammer/UCOMM/u_registerInterface/myReg13<7>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg13_5
    -------------------------------------------------  ---------------------------
    Total                                      7.160ns (1.186ns logic, 5.974ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/UCOMM/u_registerInterface/myReg13_7 (SLICE_X44Y6.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/writeEn (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg13_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.192ns (Levels of Logic = 1)
  Clock Path Skew:      0.652ns (1.915 - 1.263)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/writeEn to myprogrammer/UCOMM/u_registerInterface/myReg13_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y3.CQ       Tcko                  0.391   myprogrammer/UCOMM/writeEn
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/writeEn
    SLICE_X45Y5.D2       net (fanout=15)       1.498   myprogrammer/UCOMM/writeEn
    SLICE_X45Y5.D        Tilo                  0.259   myprogrammer/UCOMM/u_registerInterface/_n0194_inv
                                                       myprogrammer/UCOMM/u_registerInterface/_n0194_inv1
    SLICE_X44Y6.CE       net (fanout=3)        4.749   myprogrammer/UCOMM/u_registerInterface/_n0194_inv
    SLICE_X44Y6.CLK      Tceck                 0.295   myprogrammer/UCOMM/u_registerInterface/myReg13<7>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg13_7
    -------------------------------------------------  ---------------------------
    Total                                      7.192ns (0.945ns logic, 6.247ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_6 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg13_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.127ns (Levels of Logic = 2)
  Clock Path Skew:      0.668ns (1.514 - 0.846)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_6 to myprogrammer/UCOMM/u_registerInterface/myReg13_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y4.BQ       Tcko                  0.391   myprogrammer/UCOMM/regAddr<6>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_6
    SLICE_X50Y5.B4       net (fanout=3)        0.618   myprogrammer/UCOMM/regAddr<6>
    SLICE_X50Y5.B        Tilo                  0.205   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
                                                       myprogrammer/UCOMM/u_registerInterface/_n0150_inv11
    SLICE_X45Y5.D6       net (fanout=21)       0.610   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
    SLICE_X45Y5.D        Tilo                  0.259   myprogrammer/UCOMM/u_registerInterface/_n0194_inv
                                                       myprogrammer/UCOMM/u_registerInterface/_n0194_inv1
    SLICE_X44Y6.CE       net (fanout=3)        4.749   myprogrammer/UCOMM/u_registerInterface/_n0194_inv
    SLICE_X44Y6.CLK      Tceck                 0.295   myprogrammer/UCOMM/u_registerInterface/myReg13<7>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg13_7
    -------------------------------------------------  ---------------------------
    Total                                      7.127ns (1.150ns logic, 5.977ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7 (FF)
  Destination:          myprogrammer/UCOMM/u_registerInterface/myReg13_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.124ns (Levels of Logic = 2)
  Clock Path Skew:      0.668ns (1.514 - 0.846)
  Source Clock:         sysclk_b rising at 0.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7 to myprogrammer/UCOMM/u_registerInterface/myReg13_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y4.AQ       Tcko                  0.391   myprogrammer/UCOMM/regAddr<6>
                                                       myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/regAddr_7
    SLICE_X50Y5.B2       net (fanout=2)        0.615   myprogrammer/UCOMM/regAddr<7>
    SLICE_X50Y5.B        Tilo                  0.205   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
                                                       myprogrammer/UCOMM/u_registerInterface/_n0150_inv11
    SLICE_X45Y5.D6       net (fanout=21)       0.610   myprogrammer/UCOMM/u_registerInterface/_n0150_inv1
    SLICE_X45Y5.D        Tilo                  0.259   myprogrammer/UCOMM/u_registerInterface/_n0194_inv
                                                       myprogrammer/UCOMM/u_registerInterface/_n0194_inv1
    SLICE_X44Y6.CE       net (fanout=3)        4.749   myprogrammer/UCOMM/u_registerInterface/_n0194_inv
    SLICE_X44Y6.CLK      Tceck                 0.295   myprogrammer/UCOMM/u_registerInterface/myReg13<7>
                                                       myprogrammer/UCOMM/u_registerInterface/myReg13_7
    -------------------------------------------------  ---------------------------
    Total                                      7.124ns (1.150ns logic, 5.974ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000014/shiftregister_6 (SLICE_X46Y4.C5), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.234ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/_i000014/prescaler_1 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.926ns (Levels of Logic = 2)
  Clock Path Skew:      1.692ns (2.422 - 0.730)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/_i000014/prescaler_1 to myprogrammer/_i000014/shiftregister_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y15.BQ      Tcko                  0.200   myprogrammer/_i000014/prescaler<3>
                                                       myprogrammer/_i000014/prescaler_1
    SLICE_X42Y16.C3      net (fanout=6)        0.564   myprogrammer/_i000014/prescaler<1>
    SLICE_X42Y16.C       Tilo                  0.142   myprogrammer/_i000014/N4
                                                       myprogrammer/_i000014/tick_n<9>
    SLICE_X46Y4.C5       net (fanout=97)       0.830   myprogrammer/_i000014/tick_n
    SLICE_X46Y4.CLK      Tah         (-Th)    -0.190   myprogrammer/_i000014/shiftregister<7>
                                                       myprogrammer/_i000014/Mmux__n0352851
                                                       myprogrammer/_i000014/shiftregister_6
    -------------------------------------------------  ---------------------------
    Total                                      1.926ns (0.532ns logic, 1.394ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/_i000014/prescaler_3 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.958ns (Levels of Logic = 3)
  Clock Path Skew:      1.692ns (2.422 - 0.730)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/_i000014/prescaler_3 to myprogrammer/_i000014/shiftregister_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y15.DQ      Tcko                  0.200   myprogrammer/_i000014/prescaler<3>
                                                       myprogrammer/_i000014/prescaler_3
    SLICE_X42Y16.D5      net (fanout=3)        0.444   myprogrammer/_i000014/prescaler<3>
    SLICE_X42Y16.D       Tilo                  0.142   myprogrammer/_i000014/N4
                                                       myprogrammer/_i000014/tick_n<9>_SW0
    SLICE_X42Y16.C6      net (fanout=1)        0.010   myprogrammer/_i000014/N4
    SLICE_X42Y16.C       Tilo                  0.142   myprogrammer/_i000014/N4
                                                       myprogrammer/_i000014/tick_n<9>
    SLICE_X46Y4.C5       net (fanout=97)       0.830   myprogrammer/_i000014/tick_n
    SLICE_X46Y4.CLK      Tah         (-Th)    -0.190   myprogrammer/_i000014/shiftregister<7>
                                                       myprogrammer/_i000014/Mmux__n0352851
                                                       myprogrammer/_i000014/shiftregister_6
    -------------------------------------------------  ---------------------------
    Total                                      1.958ns (0.674ns logic, 1.284ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.297ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/_i000014/prescaler_2 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.989ns (Levels of Logic = 2)
  Clock Path Skew:      1.692ns (2.422 - 0.730)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/_i000014/prescaler_2 to myprogrammer/_i000014/shiftregister_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y15.CQ      Tcko                  0.200   myprogrammer/_i000014/prescaler<3>
                                                       myprogrammer/_i000014/prescaler_2
    SLICE_X42Y16.C2      net (fanout=6)        0.627   myprogrammer/_i000014/prescaler<2>
    SLICE_X42Y16.C       Tilo                  0.142   myprogrammer/_i000014/N4
                                                       myprogrammer/_i000014/tick_n<9>
    SLICE_X46Y4.C5       net (fanout=97)       0.830   myprogrammer/_i000014/tick_n
    SLICE_X46Y4.CLK      Tah         (-Th)    -0.190   myprogrammer/_i000014/shiftregister<7>
                                                       myprogrammer/_i000014/Mmux__n0352851
                                                       myprogrammer/_i000014/shiftregister_6
    -------------------------------------------------  ---------------------------
    Total                                      1.989ns (0.532ns logic, 1.457ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000014/shiftregister_78 (SLICE_X42Y8.C5), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.252ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/_i000014/prescaler_1 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_78 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.555ns (Levels of Logic = 2)
  Clock Path Skew:      1.303ns (2.033 - 0.730)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/_i000014/prescaler_1 to myprogrammer/_i000014/shiftregister_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y15.BQ      Tcko                  0.200   myprogrammer/_i000014/prescaler<3>
                                                       myprogrammer/_i000014/prescaler_1
    SLICE_X42Y16.C3      net (fanout=6)        0.564   myprogrammer/_i000014/prescaler<1>
    SLICE_X42Y16.C       Tilo                  0.142   myprogrammer/_i000014/N4
                                                       myprogrammer/_i000014/tick_n<9>
    SLICE_X42Y8.C5       net (fanout=97)       0.459   myprogrammer/_i000014/tick_n
    SLICE_X42Y8.CLK      Tah         (-Th)    -0.190   myprogrammer/_i000014/shiftregister<79>
                                                       myprogrammer/_i000014/Mmux__n035261
                                                       myprogrammer/_i000014/shiftregister_78
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (0.532ns logic, 1.023ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.284ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/_i000014/prescaler_3 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_78 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.587ns (Levels of Logic = 3)
  Clock Path Skew:      1.303ns (2.033 - 0.730)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/_i000014/prescaler_3 to myprogrammer/_i000014/shiftregister_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y15.DQ      Tcko                  0.200   myprogrammer/_i000014/prescaler<3>
                                                       myprogrammer/_i000014/prescaler_3
    SLICE_X42Y16.D5      net (fanout=3)        0.444   myprogrammer/_i000014/prescaler<3>
    SLICE_X42Y16.D       Tilo                  0.142   myprogrammer/_i000014/N4
                                                       myprogrammer/_i000014/tick_n<9>_SW0
    SLICE_X42Y16.C6      net (fanout=1)        0.010   myprogrammer/_i000014/N4
    SLICE_X42Y16.C       Tilo                  0.142   myprogrammer/_i000014/N4
                                                       myprogrammer/_i000014/tick_n<9>
    SLICE_X42Y8.C5       net (fanout=97)       0.459   myprogrammer/_i000014/tick_n
    SLICE_X42Y8.CLK      Tah         (-Th)    -0.190   myprogrammer/_i000014/shiftregister<79>
                                                       myprogrammer/_i000014/Mmux__n035261
                                                       myprogrammer/_i000014/shiftregister_78
    -------------------------------------------------  ---------------------------
    Total                                      1.587ns (0.674ns logic, 0.913ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/_i000014/prescaler_2 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_78 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.618ns (Levels of Logic = 2)
  Clock Path Skew:      1.303ns (2.033 - 0.730)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/_i000014/prescaler_2 to myprogrammer/_i000014/shiftregister_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y15.CQ      Tcko                  0.200   myprogrammer/_i000014/prescaler<3>
                                                       myprogrammer/_i000014/prescaler_2
    SLICE_X42Y16.C2      net (fanout=6)        0.627   myprogrammer/_i000014/prescaler<2>
    SLICE_X42Y16.C       Tilo                  0.142   myprogrammer/_i000014/N4
                                                       myprogrammer/_i000014/tick_n<9>
    SLICE_X42Y8.C5       net (fanout=97)       0.459   myprogrammer/_i000014/tick_n
    SLICE_X42Y8.CLK      Tah         (-Th)    -0.190   myprogrammer/_i000014/shiftregister<79>
                                                       myprogrammer/_i000014/Mmux__n035261
                                                       myprogrammer/_i000014/shiftregister_78
    -------------------------------------------------  ---------------------------
    Total                                      1.618ns (0.532ns logic, 1.086ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point myprogrammer/_i000014/shiftregister_90 (SLICE_X43Y12.C6), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/_i000014/prescaler_1 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_90 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.422ns (Levels of Logic = 2)
  Clock Path Skew:      1.166ns (1.896 - 0.730)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/_i000014/prescaler_1 to myprogrammer/_i000014/shiftregister_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y15.BQ      Tcko                  0.200   myprogrammer/_i000014/prescaler<3>
                                                       myprogrammer/_i000014/prescaler_1
    SLICE_X42Y16.C3      net (fanout=6)        0.564   myprogrammer/_i000014/prescaler<1>
    SLICE_X42Y16.C       Tilo                  0.142   myprogrammer/_i000014/N4
                                                       myprogrammer/_i000014/tick_n<9>
    SLICE_X43Y12.C6      net (fanout=97)       0.301   myprogrammer/_i000014/tick_n
    SLICE_X43Y12.CLK     Tah         (-Th)    -0.215   myprogrammer/_i000014/shiftregister<90>
                                                       myprogrammer/_i000014/Mmux__n0352331
                                                       myprogrammer/_i000014/shiftregister_90
    -------------------------------------------------  ---------------------------
    Total                                      1.422ns (0.557ns logic, 0.865ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/_i000014/prescaler_3 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_90 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.454ns (Levels of Logic = 3)
  Clock Path Skew:      1.166ns (1.896 - 0.730)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/_i000014/prescaler_3 to myprogrammer/_i000014/shiftregister_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y15.DQ      Tcko                  0.200   myprogrammer/_i000014/prescaler<3>
                                                       myprogrammer/_i000014/prescaler_3
    SLICE_X42Y16.D5      net (fanout=3)        0.444   myprogrammer/_i000014/prescaler<3>
    SLICE_X42Y16.D       Tilo                  0.142   myprogrammer/_i000014/N4
                                                       myprogrammer/_i000014/tick_n<9>_SW0
    SLICE_X42Y16.C6      net (fanout=1)        0.010   myprogrammer/_i000014/N4
    SLICE_X42Y16.C       Tilo                  0.142   myprogrammer/_i000014/N4
                                                       myprogrammer/_i000014/tick_n<9>
    SLICE_X43Y12.C6      net (fanout=97)       0.301   myprogrammer/_i000014/tick_n
    SLICE_X43Y12.CLK     Tah         (-Th)    -0.215   myprogrammer/_i000014/shiftregister<90>
                                                       myprogrammer/_i000014/Mmux__n0352331
                                                       myprogrammer/_i000014/shiftregister_90
    -------------------------------------------------  ---------------------------
    Total                                      1.454ns (0.699ns logic, 0.755ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myprogrammer/_i000014/prescaler_2 (FF)
  Destination:          myprogrammer/_i000014/shiftregister_90 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.485ns (Levels of Logic = 2)
  Clock Path Skew:      1.166ns (1.896 - 0.730)
  Source Clock:         sysclk_b rising at 10.000ns
  Destination Clock:    sysclk_b rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myprogrammer/_i000014/prescaler_2 to myprogrammer/_i000014/shiftregister_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y15.CQ      Tcko                  0.200   myprogrammer/_i000014/prescaler<3>
                                                       myprogrammer/_i000014/prescaler_2
    SLICE_X42Y16.C2      net (fanout=6)        0.627   myprogrammer/_i000014/prescaler<2>
    SLICE_X42Y16.C       Tilo                  0.142   myprogrammer/_i000014/N4
                                                       myprogrammer/_i000014/tick_n<9>
    SLICE_X43Y12.C6      net (fanout=97)       0.301   myprogrammer/_i000014/tick_n
    SLICE_X43Y12.CLK     Tah         (-Th)    -0.215   myprogrammer/_i000014/shiftregister<90>
                                                       myprogrammer/_i000014/Mmux__n0352331
                                                       myprogrammer/_i000014/shiftregister_90
    -------------------------------------------------  ---------------------------
    Total                                      1.485ns (0.557ns logic, 0.928ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP "tnm_sysclk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.626ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.200ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_ipb_125_path" TIG;

 59 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/we_buf_0 (SLICE_X1Y28.AX), 35 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.563ns (data path - clock path skew + uncertainty)
  Source:               slaves/RAM2/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      12.066ns (Levels of Logic = 4)
  Clock Path Skew:      -0.186ns (2.120 - 2.306)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/RAM2/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y64.DQ      Tcko                  0.408   slaves/ipbr[6]_ipb_ack
                                                       slaves/RAM2/ack
    SLICE_X20Y68.C3      net (fanout=2)        1.056   slaves/ipbr[6]_ipb_ack
    SLICE_X20Y68.C       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X31Y52.A1      net (fanout=8)        2.565   ipb_master_in_ipb_ack
    SLICE_X31Y52.A       Tilo                  0.259   ipbus/trans/tx_data<17>
                                                       ipbus/trans/sm/tx_we1
    SLICE_X31Y52.B1      net (fanout=1)        1.199   ipbus/trans/sm/tx_we1
    SLICE_X31Y52.B       Tilo                  0.259   ipbus/trans/tx_data<17>
                                                       ipbus/trans/sm/tx_we2
    SLICE_X40Y50.B5      net (fanout=4)        0.878   ipbus/trans/tx_we
    SLICE_X40Y50.B       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X1Y28.AX       net (fanout=65)       4.969   ipbus/trans_out_we
    SLICE_X1Y28.CLK      Tdick                 0.063   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     12.066ns (1.399ns logic, 10.667ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.547ns (data path - clock path skew + uncertainty)
  Source:               slaves/slave0/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      12.050ns (Levels of Logic = 5)
  Clock Path Skew:      -0.186ns (2.120 - 2.306)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/slave0/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y67.AMUX    Tshcko                0.461   slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o
                                                       slaves/slave0/ack
    SLICE_X20Y68.D1      net (fanout=2)        0.664   slaves/ipbr[0]_ipb_ack
    SLICE_X20Y68.D       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>_SW0
    SLICE_X20Y68.C6      net (fanout=1)        0.118   slaves/fabric/N01
    SLICE_X20Y68.C       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X31Y52.A1      net (fanout=8)        2.565   ipb_master_in_ipb_ack
    SLICE_X31Y52.A       Tilo                  0.259   ipbus/trans/tx_data<17>
                                                       ipbus/trans/sm/tx_we1
    SLICE_X31Y52.B1      net (fanout=1)        1.199   ipbus/trans/sm/tx_we1
    SLICE_X31Y52.B       Tilo                  0.259   ipbus/trans/tx_data<17>
                                                       ipbus/trans/sm/tx_we2
    SLICE_X40Y50.B5      net (fanout=4)        0.878   ipbus/trans/tx_we
    SLICE_X40Y50.B       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X1Y28.AX       net (fanout=65)       4.969   ipbus/trans_out_we
    SLICE_X1Y28.CLK      Tdick                 0.063   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     12.050ns (1.657ns logic, 10.393ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.489ns (data path - clock path skew + uncertainty)
  Source:               slaves/RAM1/ack (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/we_buf_0 (FF)
  Data Path Delay:      11.995ns (Levels of Logic = 4)
  Clock Path Skew:      -0.183ns (2.120 - 2.303)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: slaves/RAM1/ack to ipbus/udp_if/clock_crossing_if/we_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y75.DQ      Tcko                  0.408   slaves/ipbr[5]_ipb_ack
                                                       slaves/RAM1/ack
    SLICE_X20Y68.C2      net (fanout=2)        0.985   slaves/ipbr[5]_ipb_ack
    SLICE_X20Y68.C       Tilo                  0.205   slaves/fabric/N01
                                                       slaves/fabric/ored_ack<0>
    SLICE_X31Y52.A1      net (fanout=8)        2.565   ipb_master_in_ipb_ack
    SLICE_X31Y52.A       Tilo                  0.259   ipbus/trans/tx_data<17>
                                                       ipbus/trans/sm/tx_we1
    SLICE_X31Y52.B1      net (fanout=1)        1.199   ipbus/trans/sm/tx_we1
    SLICE_X31Y52.B       Tilo                  0.259   ipbus/trans/tx_data<17>
                                                       ipbus/trans/sm/tx_we2
    SLICE_X40Y50.B5      net (fanout=4)        0.878   ipbus/trans/tx_we
    SLICE_X40Y50.B       Tilo                  0.205   ipbus/trans_out_we
                                                       ipbus/trans/iface/trans_out_we1
    SLICE_X1Y28.AX       net (fanout=65)       4.969   ipbus/trans_out_we
    SLICE_X1Y28.CLK      Tdick                 0.063   ipbus/udp_if/clock_crossing_if/we_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/we_buf_0
    -------------------------------------------------  ---------------------------
    Total                                     11.995ns (1.399ns logic, 10.596ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0 (SLICE_X30Y28.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.602ns (data path - clock path skew + uncertainty)
  Source:               clocks/rst_ipb (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0 (FF)
  Data Path Delay:      7.085ns (Levels of Logic = 0)
  Clock Path Skew:      -0.206ns (2.100 - 2.306)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: clocks/rst_ipb to ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y67.AQ      Tcko                  0.447   rst_ipb
                                                       clocks/rst_ipb
    SLICE_X30Y28.AX      net (fanout=51)       6.552   rst_ipb
    SLICE_X30Y28.CLK     Tdick                 0.086   ipbus/udp_if/rst_ipb_125
                                                       ipbus/udp_if/clock_crossing_if/rst_ipb_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      7.085ns (0.533ns logic, 6.552ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/stretch_tx/d_sync (SLICE_X52Y35.AX), 12 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.122ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd1_BRB1 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      5.629ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (2.093 - 2.275)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd1_BRB1 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y55.AQ      Tcko                  0.447   ipbus/trans/iface/state_FSM_FFd1_BRB4
                                                       ipbus/trans/iface/state_FSM_FFd1_BRB1
    SLICE_X35Y55.A1      net (fanout=1)        0.603   ipbus/trans/iface/state_FSM_FFd1_BRB1
    SLICE_X35Y55.A       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd1-In8
    SLICE_X35Y55.B2      net (fanout=71)       1.354   ipbus/trans/iface/state_FSM_FFd1
    SLICE_X35Y55.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X52Y35.AX      net (fanout=10)       2.621   ipbus/pkt_tx
    SLICE_X52Y35.CLK     Tdick                 0.086   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.629ns (1.051ns logic, 4.578ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.091ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd1_BRB0 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      5.598ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (2.093 - 2.275)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd1_BRB0 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y56.AQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd1_BRB0
                                                       ipbus/trans/iface/state_FSM_FFd1_BRB0
    SLICE_X35Y55.A4      net (fanout=1)        0.628   ipbus/trans/iface/state_FSM_FFd1_BRB0
    SLICE_X35Y55.A       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd1-In8
    SLICE_X35Y55.B2      net (fanout=71)       1.354   ipbus/trans/iface/state_FSM_FFd1
    SLICE_X35Y55.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X52Y35.AX      net (fanout=10)       2.621   ipbus/pkt_tx
    SLICE_X52Y35.CLK     Tdick                 0.086   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.598ns (0.995ns logic, 4.603ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.068ns (data path - clock path skew + uncertainty)
  Source:               ipbus/trans/iface/state_FSM_FFd3_BRB3 (FF)
  Destination:          ipbus/stretch_tx/d_sync (FF)
  Data Path Delay:      5.575ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (2.093 - 2.275)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/iface/state_FSM_FFd3_BRB3 to ipbus/stretch_tx/d_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y55.AQ      Tcko                  0.391   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X41Y55.B2      net (fanout=1)        0.883   ipbus/trans/iface/state_FSM_FFd3_BRB3
    SLICE_X41Y55.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB5
                                                       ipbus/trans/iface/state_FSM_FFd3-In3
    SLICE_X35Y55.B1      net (fanout=72)       1.076   ipbus/trans/iface/state_FSM_FFd3
    SLICE_X35Y55.B       Tilo                  0.259   ipbus/trans/iface/state_FSM_FFd3_BRB3
                                                       ipbus/trans/iface/state_trans_out_pkt_done1
    SLICE_X52Y35.AX      net (fanout=10)       2.621   ipbus/pkt_tx
    SLICE_X52Y35.CLK     Tdick                 0.086   ipbus/stretch_tx/d_sync
                                                       ipbus/stretch_tx/d_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.575ns (0.995ns logic, 4.580ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_ipb_125_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (SLICE_X14Y50.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.083ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (FF)
  Data Path Delay:      0.455ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (1.168 - 1.107)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y49.CQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2
    SLICE_X14Y50.AX      net (fanout=1)        0.216   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
    SLICE_X14Y50.CLK     Tckdi       (-Th)    -0.041   ipbus/udp_if/clock_crossing_if/pkt_done_read_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.239ns logic, 0.216ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rarp_buf_0 (SLICE_X18Y49.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.141ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/trans/cfg/vec_out_81 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rarp_buf_0 (FF)
  Data Path Delay:      0.512ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (1.170 - 1.110)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/trans/cfg/vec_out_81 to ipbus/udp_if/clock_crossing_if/rarp_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y49.AQ      Tcko                  0.198   ipbus/cfg<81>
                                                       ipbus/trans/cfg/vec_out_81
    SLICE_X18Y49.AX      net (fanout=3)        0.273   ipbus/cfg<81>
    SLICE_X18Y49.CLK     Tckdi       (-Th)    -0.041   ipbus/udp_if/clock_crossing_if/rarp_buf<0>
                                                       ipbus/udp_if/clock_crossing_if/rarp_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.512ns (0.239ns logic, 0.273ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (SLICE_X2Y36.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.358ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (FF)
  Data Path Delay:      0.733ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (1.140 - 1.076)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    clk125 rising at 0.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2 to ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.CQ       Tcko                  0.200   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2
    SLICE_X2Y36.AX       net (fanout=1)        0.492   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
    SLICE_X2Y36.CLK      Tckdi       (-Th)    -0.041   ipbus/udp_if/clock_crossing_if/pkt_done_write_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.733ns (0.241ns logic, 0.492ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_tig_125_ipb_path" TIG;

 43 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB16_X3Y18.DIA1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.941ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_5 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Data Path Delay:      7.412ns (Levels of Logic = 3)
  Clock Path Skew:      -0.218ns (2.089 - 2.307)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_5 to ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y49.BQ      Tcko                  0.447   ipbus/my_ip_addr_udp<7>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_5
    SLICE_X41Y60.A5      net (fanout=3)        1.694   ipbus/my_ip_addr_udp<5>
    SLICE_X41Y60.AMUX    Tilo                  0.313   ipbus/trans/cfg_dout<30>
                                                       ipbus/trans/cfg/dout<5><5>1
    SLICE_X37Y57.D1      net (fanout=1)        0.872   ipbus/trans/cfg_dout<5>
    SLICE_X37Y57.D       Tilo                  0.259   ipbus/trans/tx_data<5>
                                                       ipbus/trans/sm/mux101171
    SLICE_X45Y54.D5      net (fanout=1)        1.126   ipbus/trans/tx_data<5>
    SLICE_X45Y54.D       Tilo                  0.259   ipbus/trans/iface/blen<5>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata281
    RAMB16_X3Y18.DIA1    net (fanout=1)        2.142   ipbus/trans_out_wdata<5>
    RAMB16_X3Y18.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram3
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram3
    -------------------------------------------------  ---------------------------
    Total                                      7.412ns (1.578ns logic, 5.834ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB16_X2Y16.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.882ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_0 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Data Path Delay:      7.362ns (Levels of Logic = 3)
  Clock Path Skew:      -0.209ns (2.097 - 2.306)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_0 to ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.AQ      Tcko                  0.408   ipbus/my_ip_addr_udp<3>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_0
    SLICE_X19Y50.A3      net (fanout=3)        1.007   ipbus/my_ip_addr_udp<0>
    SLICE_X19Y50.A       Tilo                  0.259   ipbus/trans/cfg_dout<0>
                                                       ipbus/trans/cfg/dout<0><0>1
    SLICE_X31Y56.B3      net (fanout=1)        1.655   ipbus/trans/cfg_dout<0>
    SLICE_X31Y56.B       Tilo                  0.259   ipbus/trans/tx_data<0>
                                                       ipbus/trans/sm/mux321
    SLICE_X40Y57.B2      net (fanout=1)        1.059   ipbus/trans/tx_data<0>
    SLICE_X40Y57.B       Tilo                  0.205   ipbus/trans/iface/blen<1>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata12
    RAMB16_X2Y16.DIA0    net (fanout=1)        2.210   ipbus/trans_out_wdata<0>
    RAMB16_X2Y16.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram1
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                      7.362ns (1.431ns logic, 5.931ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram11 (RAMB16_X3Y16.DIA0), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.748ns (data path - clock path skew + uncertainty)
  Source:               ipbus/udp_if/IPADDR/My_IP_addr_20 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram11 (RAM)
  Data Path Delay:      7.225ns (Levels of Logic = 3)
  Clock Path Skew:      -0.212ns (2.096 - 2.308)
  Source Clock:         clk125 rising at 24.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/IPADDR/My_IP_addr_20 to ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y48.AQ      Tcko                  0.447   ipbus/my_ip_addr_udp<23>
                                                       ipbus/udp_if/IPADDR/My_IP_addr_20
    SLICE_X33Y53.C3      net (fanout=4)        1.490   ipbus/my_ip_addr_udp<20>
    SLICE_X33Y53.C       Tilo                  0.259   ipbus/trans/cfg_dout<20>
                                                       ipbus/trans/cfg/dout<20><20>1
    SLICE_X35Y53.B3      net (fanout=1)        0.485   ipbus/trans/cfg_dout<20>
    SLICE_X35Y53.B       Tilo                  0.259   ipbus/trans/tx_data<20>
                                                       ipbus/trans/sm/mux10121
    SLICE_X43Y56.B4      net (fanout=1)        1.326   ipbus/trans/tx_data<20>
    SLICE_X43Y56.B       Tilo                  0.259   ipbus/trans/iface/hlen<5>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata131
    RAMB16_X3Y16.DIA0    net (fanout=1)        2.400   ipbus/trans_out_wdata<20>
    RAMB16_X3Y16.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram11
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    -------------------------------------------------  ---------------------------
    Total                                      7.225ns (1.524ns logic, 5.701ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_tig_125_ipb_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0 (SLICE_X25Y73.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.271ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_0 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0 (FF)
  Data Path Delay:      0.645ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (1.161 - 1.098)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_0 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y72.AQ      Tcko                  0.198   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_0
    SLICE_X25Y73.AX      net (fanout=24)       0.388   ipbus/udp_if/rx_read_buffer_125<0>
    SLICE_X25Y73.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.645ns (0.257ns logic, 0.388ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/req_send_buf_0 (SLICE_X33Y67.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.291ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/clock_crossing_if/req_send_tff (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/req_send_buf_0 (FF)
  Data Path Delay:      0.666ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (1.147 - 1.083)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/req_send_tff to ipbus/udp_if/clock_crossing_if/req_send_buf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y68.DQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/req_send_tff
                                                       ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X33Y67.BX      net (fanout=2)        0.409   ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X33Y67.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/req_send_buf<2>
                                                       ipbus/udp_if/clock_crossing_if/req_send_buf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.666ns (0.257ns logic, 0.409ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3 (SLICE_X25Y73.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.332ns (datapath - clock path skew - uncertainty)
  Source:               ipbus/udp_if/rx_ram_selector/send_block.send_i_3 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3 (FF)
  Data Path Delay:      0.706ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (1.161 - 1.098)
  Source Clock:         clk125 rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.311ns

  Clock Uncertainty:          0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/rx_ram_selector/send_block.send_i_3 to ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y72.CQ      Tcko                  0.198   ipbus/udp_if/rx_read_buffer_125<3>
                                                       ipbus/udp_if/rx_ram_selector/send_block.send_i_3
    SLICE_X25Y73.DX      net (fanout=7)        0.449   ipbus/udp_if/rx_read_buffer_125<3>
    SLICE_X25Y73.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/rx_read_buf_buf<3>
                                                       ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_3
    -------------------------------------------------  ---------------------------
    Total                                      0.706ns (0.257ns logic, 0.449ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1797 paths analyzed, 1137 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.656ns.
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR (SLICE_X40Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.596ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.459 - 0.484)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y95.BQ      Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X37Y106.B1     net (fanout=55)       2.038   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X37Y106.BMUX   Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X40Y100.SR     net (fanout=5)        1.393   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X40Y100.CLK    Tsrck                 0.444   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
    -------------------------------------------------  ---------------------------
    Total                                      4.596ns (1.165ns logic, 3.431ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.525ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.240 - 0.252)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y100.CQ     Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X37Y106.B5     net (fanout=14)       0.967   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X37Y106.BMUX   Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X40Y100.SR     net (fanout=5)        1.393   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X40Y100.CLK    Tsrck                 0.444   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR
    -------------------------------------------------  ---------------------------
    Total                                      3.525ns (1.165ns logic, 2.360ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN (SLICE_X39Y102.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.184ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.453 - 0.484)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y95.BQ      Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X37Y106.B1     net (fanout=55)       2.038   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X37Y106.BMUX   Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X39Y102.SR     net (fanout=5)        0.979   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X39Y102.CLK    Tsrck                 0.446   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN
    -------------------------------------------------  ---------------------------
    Total                                      4.184ns (1.167ns logic, 3.017ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.113ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.234 - 0.252)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y100.CQ     Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X37Y106.B5     net (fanout=14)       0.967   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X37Y106.BMUX   Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X39Y102.SR     net (fanout=5)        0.979   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X39Y102.CLK    Tsrck                 0.446   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN
    -------------------------------------------------  ---------------------------
    Total                                      3.113ns (1.167ns logic, 1.946ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR (SLICE_X39Y102.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.140ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.453 - 0.484)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y95.BQ      Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X37Y106.B1     net (fanout=55)       2.038   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X37Y106.BMUX   Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X39Y102.SR     net (fanout=5)        0.979   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X39Y102.CLK    Tsrck                 0.402   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR
    -------------------------------------------------  ---------------------------
    Total                                      4.140ns (1.123ns logic, 3.017ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.069ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.234 - 0.252)
  Source Clock:         eth/rx_clk rising at 0.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y100.CQ     Tcko                  0.408   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X37Y106.B5     net (fanout=14)       0.967   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME
    SLICE_X37Y106.BMUX   Tilo                  0.313   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER<14:0>_val1
    SLICE_X39Y102.SR     net (fanout=5)        0.979   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable
    SLICE_X39Y102.CLK    Tsrck                 0.402   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR
    -------------------------------------------------  ---------------------------
    Total                                      3.069ns (1.123ns logic, 1.946ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA (SLICE_X48Y72.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1 (FF)
  Destination:          eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1 to eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AMUX    Tshcko                0.244   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1
    SLICE_X48Y72.D2      net (fanout=4)        0.372   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<1>
    SLICE_X48Y72.CLK     Tah         (-Th)     0.295   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (-0.051ns logic, 0.372ns route)
                                                       (-15.9% logic, 115.9% route)

--------------------------------------------------------------------------------

Paths for end point eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1 (SLICE_X48Y72.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1 (FF)
  Destination:          eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1 to eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AMUX    Tshcko                0.244   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1
    SLICE_X48Y72.D2      net (fanout=4)        0.372   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<1>
    SLICE_X48Y72.CLK     Tah         (-Th)     0.295   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (-0.051ns logic, 0.372ns route)
                                                       (-15.9% logic, 115.9% route)

--------------------------------------------------------------------------------

Paths for end point eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB (SLICE_X48Y72.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1 (FF)
  Destination:          eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         eth/rx_clk rising at 8.000ns
  Destination Clock:    eth/rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1 to eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AMUX    Tshcko                0.244   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1
    SLICE_X48Y72.D2      net (fanout=4)        0.372   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<1>
    SLICE_X48Y72.CLK     Tah         (-Th)     0.295   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (-0.051ns logic, 0.372ns route)
                                                       (-15.9% logic, 115.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "gmii_rx_clk" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: eth/bufg0/I0
  Logical resource: eth/bufg0/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: gmii_rx_clk_IBUFG
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK
  Location pin: SLICE_X48Y72.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------
Slack: 6.962ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>/CLK
  Logical resource: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK
  Location pin: SLICE_X48Y72.CLK
  Clock network: eth/rx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit1_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit1" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Hit2_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPhit2" TO 
TIMEGRP "GRPSYSCLK" 1         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors)
 Maximum delay is   1.052ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y53.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.052ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
    SLICE_X47Y53.A4      net (fanout=1)        0.434   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>
    SLICE_X47Y53.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<0>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      1.052ns (0.618ns logic, 0.434ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (SLICE_X47Y53.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.970ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.BQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1
    SLICE_X47Y53.B5      net (fanout=1)        0.352   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>
    SLICE_X47Y53.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.970ns (0.618ns logic, 0.352ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (SLICE_X47Y53.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.943ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 1.562ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    SLICE_X47Y53.C5      net (fanout=1)        0.325   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
    SLICE_X47Y53.CLK     Tas                   0.227   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.943ns (0.618ns logic, 0.325ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit1" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (SLICE_X47Y53.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y52.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y53.BX      net (fanout=3)        0.205   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y53.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.257ns logic, 0.205ns route)
                                                       (55.6% logic, 44.4% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (SLICE_X47Y53.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y52.AQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0
    SLICE_X47Y53.AX      net (fanout=4)        0.210   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<0>
    SLICE_X47Y53.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.257ns logic, 0.210ns route)
                                                       (55.0% logic, 45.0% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (SLICE_X47Y53.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.500ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc1/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y54.CQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2
    SLICE_X47Y53.C5      net (fanout=1)        0.147   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>
    SLICE_X47Y53.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180<2>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.353ns logic, 0.147ns route)
                                                       (70.6% logic, 29.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO 
TIMEGRP "GRPhit2" 1 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors)
 Maximum delay is   1.166ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (SLICE_X46Y62.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y63.BMUX    Tshcko                0.461   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    SLICE_X46Y62.C3      net (fanout=3)        0.492   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<2>
    SLICE_X46Y62.CLK     Tas                   0.213   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<2>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (0.674ns logic, 0.492ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (SLICE_X46Y62.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    -0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.135ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y63.BQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X46Y62.B5      net (fanout=3)        0.531   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X46Y62.CLK     Tas                   0.213   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      1.135ns (0.604ns logic, 0.531ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 (SLICE_X46Y62.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 0.781ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y63.AQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    SLICE_X46Y62.A5      net (fanout=4)        0.351   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
    SLICE_X46Y62.CLK     Tas                   0.213   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.604ns logic, 0.351ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP "GRPCLK_0" TO TIMEGRP "GRPhit2" 1 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (SLICE_X46Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y63.CQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    SLICE_X46Y62.CX      net (fanout=1)        0.185   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
    SLICE_X46Y62.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.248ns logic, 0.185ns route)
                                                       (57.3% logic, 42.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (SLICE_X46Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y63.BQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1
    SLICE_X46Y62.BX      net (fanout=1)        0.194   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<1>
    SLICE_X46Y62.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.248ns logic, 0.194ns route)
                                                       (56.1% logic, 43.9% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (SLICE_X46Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 falling at 4.687ns
  Destination Clock:    slaves/TDCchannels/dc2/TDCcore/hit rising at 3.906ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y63.AQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0
    SLICE_X46Y62.AX      net (fanout=1)        0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<0>
    SLICE_X46Y62.CLK     Tckdi       (-Th)    -0.048   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.248ns logic, 0.198ns route)
                                                       (55.6% logic, 44.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.494ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_syn (SLICE_X35Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_syn0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_syn (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.494ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_syn0 to slaves/TDCchannels/dc1/TDCcore/hit_syn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y68.AQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_syn0
                                                       slaves/TDCchannels/dc1/TDCcore/hit_syn0
    SLICE_X35Y62.AX      net (fanout=1)        1.040   slaves/TDCchannels/dc1/TDCcore/hit_syn0
    SLICE_X35Y62.CLK     Tdick                 0.063   slaves/TDCchannels/dc1/TDCcore/hit_syn
                                                       slaves/TDCchannels/dc1/TDCcore/hit_syn
    -------------------------------------------------  ---------------------------
    Total                                      1.494ns (0.454ns logic, 1.040ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (SLICE_X49Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 9.375ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3 to slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.CQ      Tcko                  0.391   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3
    SLICE_X49Y54.DX      net (fanout=1)        1.025   slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>
    SLICE_X49Y54.CLK     Tdick                 0.063   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.479ns (0.454ns logic, 1.025ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0 (SLICE_X48Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.377ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 10.156ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.AMUX    Tshcko                0.461   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0
    SLICE_X48Y54.AX      net (fanout=1)        0.830   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<0>
    SLICE_X48Y54.CLK     Tdick                 0.086   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.377ns (0.547ns logic, 0.830ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit1Divider = MAXDELAY FROM TIMEGRP "GRPinputhit1" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2 (SLICE_X49Y54.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.CQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2
    SLICE_X49Y54.C3      net (fanout=1)        0.250   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
    SLICE_X49Y54.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.353ns logic, 0.250ns route)
                                                       (58.5% logic, 41.5% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1 (SLICE_X49Y54.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.660ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.660ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1
    SLICE_X49Y54.B4      net (fanout=1)        0.307   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<1>
    SLICE_X49Y54.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<1>_rt
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.353ns logic, 0.307ns route)
                                                       (53.5% logic, 46.5% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1 (SLICE_X48Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.667ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.667ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc1/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.BMUX    Tshcko                0.244   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1
    SLICE_X48Y54.BX      net (fanout=1)        0.382   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0<1>
    SLICE_X48Y54.CLK     Tckdi       (-Th)    -0.041   slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1<2>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.667ns (0.285ns logic, 0.382ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hit2Divider = MAXDELAY FROM TIMEGRP "GRPinputhit2" TO 
TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.525ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_syn (SLICE_X35Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_syn0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_syn (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.525ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_syn0 to slaves/TDCchannels/dc2/TDCcore/hit_syn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y71.AQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_syn0
                                                       slaves/TDCchannels/dc2/TDCcore/hit_syn0
    SLICE_X35Y63.AX      net (fanout=1)        1.071   slaves/TDCchannels/dc2/TDCcore/hit_syn0
    SLICE_X35Y63.CLK     Tdick                 0.063   slaves/TDCchannels/dc2/TDCcore/hit_syn
                                                       slaves/TDCchannels/dc2/TDCcore/hit_syn
    -------------------------------------------------  ---------------------------
    Total                                      1.525ns (0.454ns logic, 1.071ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3 (SLICE_X48Y62.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 9.375ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3 to slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y57.CQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3
    SLICE_X48Y62.DX      net (fanout=1)        0.916   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>
    SLICE_X48Y62.CLK     Tdick                 0.086   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.477ns logic, 0.916ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0 (SLICE_X48Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 4.296ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0 to slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y56.AQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0
    SLICE_X48Y62.AX      net (fanout=1)        0.845   slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<0>
    SLICE_X48Y62.CLK     Tdick                 0.086   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (0.477ns logic, 0.845ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hit2Divider = MAXDELAY FROM TIMEGRP "GRPinputhit2" TO TIMEGRP "GRPSYSCLK" 4         ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1 (SLICE_X49Y62.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.501ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.BMUX    Tshcko                0.238   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1
    SLICE_X49Y62.BX      net (fanout=1)        0.204   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0<1>
    SLICE_X49Y62.CLK     Tckdi       (-Th)    -0.059   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.501ns (0.297ns logic, 0.204ns route)
                                                       (59.3% logic, 40.7% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0 (SLICE_X48Y62.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.506ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.AQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0
    SLICE_X48Y62.A5      net (fanout=1)        0.175   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<0>
    SLICE_X48Y62.CLK     Tah         (-Th)    -0.131   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<0>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (0.331ns logic, 0.175ns route)
                                                       (65.4% logic, 34.6% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1 (SLICE_X48Y62.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.549ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/TDCchannels/dc2/TDCcore/hit rising at 13.281ns
  Destination Clock:    slaves/SYSCLK rising at 10.416ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y62.BQ      Tcko                  0.200   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1
    SLICE_X48Y62.B4      net (fanout=1)        0.218   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<1>
    SLICE_X48Y62.CLK     Tah         (-Th)    -0.131   slaves/TDCchannels/dc2/TDCcore/hit_registers_L1<3>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0<1>_rt
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.549ns (0.331ns logic, 0.218ns route)
                                                       (60.3% logic, 39.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO 
TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 66 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.999ns.
--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_30 (SLICE_X27Y59.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_30 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_30 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.999ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_30 to slaves/slave4/ipbus_out_ipb_rdata_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y68.CQ      Tcko                  0.447   slaves/hitcount2<31>
                                                       slaves/TDCchannels/dc2/hitCount_30
    SLICE_X27Y59.B2      net (fanout=4)        1.325   slaves/hitcount2<30>
    SLICE_X27Y59.CLK     Tas                   0.227   slaves/ipbr[4]_ipb_rdata<6>
                                                       slaves/slave4/mux2311
                                                       slaves/slave4/ipbus_out_ipb_rdata_30
    -------------------------------------------------  ---------------------------
    Total                                      1.999ns (0.674ns logic, 1.325ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_28 (SLICE_X32Y64.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_28 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_28 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.990ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_28 to slaves/slave4/ipbus_out_ipb_rdata_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y68.AQ      Tcko                  0.447   slaves/hitcount2<31>
                                                       slaves/TDCchannels/dc2/hitCount_28
    SLICE_X32Y64.C1      net (fanout=4)        1.202   slaves/hitcount2<28>
    SLICE_X32Y64.CLK     Tas                   0.341   slaves/ipbr[4]_ipb_rdata<31>
                                                       slaves/slave4/mux2011
                                                       slaves/slave4/ipbus_out_ipb_rdata_28
    -------------------------------------------------  ---------------------------
    Total                                      1.990ns (0.788ns logic, 1.202ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_24 (SLICE_X32Y64.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/hitCount_24 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_24 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.935ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/SYSCLK rising at 223.958ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/hitCount_24 to slaves/slave4/ipbus_out_ipb_rdata_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y67.AQ      Tcko                  0.447   slaves/hitcount2<27>
                                                       slaves/TDCchannels/dc2/hitCount_24
    SLICE_X32Y64.A2      net (fanout=4)        1.147   slaves/hitcount2<24>
    SLICE_X32Y64.CLK     Tas                   0.341   slaves/ipbr[4]_ipb_rdata<31>
                                                       slaves/slave4/mux1611
                                                       slaves/slave4/ipbus_out_ipb_rdata_24
    -------------------------------------------------  ---------------------------
    Total                                      1.935ns (0.788ns logic, 1.147ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP "GRPSYSCLK" TO TIMEGRP "GRPIPBCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_21 (SLICE_X25Y66.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_21 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_21 to slaves/slave2/ipbus_out_ipb_rdata_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y66.BQ      Tcko                  0.200   slaves/hitcount1<23>
                                                       slaves/TDCchannels/dc1/hitCount_21
    SLICE_X25Y66.C4      net (fanout=4)        0.103   slaves/hitcount1<21>
    SLICE_X25Y66.CLK     Tah         (-Th)    -0.155   slaves/ipbr[2]_ipb_rdata<22>
                                                       slaves/slave2/mux1311
                                                       slaves/slave2/ipbus_out_ipb_rdata_21
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.355ns logic, 0.103ns route)
                                                       (77.5% logic, 22.5% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave2/ipbus_out_ipb_rdata_26 (SLICE_X25Y67.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/hitCount_26 (FF)
  Destination:          slaves/slave2/ipbus_out_ipb_rdata_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.532ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/hitCount_26 to slaves/slave2/ipbus_out_ipb_rdata_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y67.CQ      Tcko                  0.200   slaves/hitcount1<27>
                                                       slaves/TDCchannels/dc1/hitCount_26
    SLICE_X25Y67.B4      net (fanout=4)        0.117   slaves/hitcount1<26>
    SLICE_X25Y67.CLK     Tah         (-Th)    -0.215   slaves/ipbr[2]_ipb_rdata<31>
                                                       slaves/slave2/mux1811
                                                       slaves/slave2/ipbus_out_ipb_rdata_26
    -------------------------------------------------  ---------------------------
    Total                                      0.532ns (0.415ns logic, 0.117ns route)
                                                       (78.0% logic, 22.0% route)
--------------------------------------------------------------------------------

Paths for end point slaves/slave4/ipbus_out_ipb_rdata_29 (SLICE_X27Y67.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/hitCount_29 (FF)
  Destination:          slaves/slave4/ipbus_out_ipb_rdata_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         slaves/SYSCLK rising at 229.166ns
  Destination Clock:    ipb_clk rising at 224.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/hitCount_29 to slaves/slave4/ipbus_out_ipb_rdata_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y68.BQ      Tcko                  0.234   slaves/hitcount2<31>
                                                       slaves/TDCchannels/dc2/hitCount_29
    SLICE_X27Y67.D5      net (fanout=4)        0.167   slaves/hitcount2<29>
    SLICE_X27Y67.CLK     Tah         (-Th)    -0.155   slaves/ipbr[4]_ipb_rdata<11>
                                                       slaves/slave4/mux21111
                                                       slaves/slave4/ipbus_out_ipb_rdata_29
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.389ns logic, 0.167ns route)
                                                       (70.0% logic, 30.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO 
TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.729ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X22Y63.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave3/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.729ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3776.041ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave3/reg_0_0 to slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.447   slaves/ctrl_reg_PChandshake2<0>
                                                       slaves/slave3/reg_0_0
    SLICE_X22Y63.A1      net (fanout=2)        0.993   slaves/ctrl_reg_PChandshake2<0>
    SLICE_X22Y63.CLK     Tas                   0.289   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.729ns (0.736ns logic, 0.993ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X25Y63.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.374ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3776.041ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y63.DMUX    Tshcko                0.488   slaves/slave1/reg_0<8>
                                                       slaves/slave1/reg_0_0
    SLICE_X25Y63.A6      net (fanout=2)        0.564   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X25Y63.CLK     Tas                   0.322   slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (0.810ns logic, 0.564ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP "GRPIPBCLK" TO TIMEGRP "GRPSYSCLK"         2 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X25Y63.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave1/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3770.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave1/reg_0_0 to slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y63.DMUX    Tshcko                0.266   slaves/slave1/reg_0<8>
                                                       slaves/slave1/reg_0_0
    SLICE_X25Y63.A6      net (fanout=2)        0.274   slaves/ctrl_reg_PChandshake1<0>
    SLICE_X25Y63.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.481ns logic, 0.274ns route)
                                                       (63.7% logic, 36.3% route)
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X22Y63.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/slave3/reg_0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.010ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ipb_clk rising at 3776.000ns
  Destination Clock:    slaves/SYSCLK rising at 3770.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/slave3/reg_0_0 to slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.AQ      Tcko                  0.234   slaves/ctrl_reg_PChandshake2<0>
                                                       slaves/slave3/reg_0_0
    SLICE_X22Y63.A1      net (fanout=2)        0.579   slaves/ctrl_reg_PChandshake2<0>
    SLICE_X22Y63.CLK     Tah         (-Th)    -0.197   slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21
                                                       slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.010ns (0.431ns logic, 0.579ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" 
TS_sysclk * 1.25 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 47475 paths analyzed, 15308 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.920ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/RARP_block/data_block.we_buffer_38 (SLICE_X0Y35.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/RARP_block/rarp_req (FF)
  Destination:          ipbus/udp_if/RARP_block/data_block.we_buffer_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.733ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.571 - 0.607)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/RARP_block/rarp_req to ipbus/udp_if/RARP_block/data_block.we_buffer_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y77.BMUX    Tshcko                0.488   ipbus/udp_if/RARP_block/N22
                                                       ipbus/udp_if/RARP_block/rarp_req
    SLICE_X0Y35.D4       net (fanout=175)      6.904   ipbus/udp_if/RARP_block/rarp_req
    SLICE_X0Y35.CLK      Tas                   0.341   ipbus/udp_if/RARP_block/data_block.we_buffer<38>
                                                       ipbus/udp_if/RARP_block/Mmux_data_block.we_buffer[41]_GND_336_o_mux_4_OUT311
                                                       ipbus/udp_if/RARP_block/data_block.we_buffer_38
    -------------------------------------------------  ---------------------------
    Total                                      7.733ns (0.829ns logic, 6.904ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/RARP_block/data_block.we_buffer_37 (SLICE_X0Y35.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/udp_if/RARP_block/rarp_req (FF)
  Destination:          ipbus/udp_if/RARP_block/data_block.we_buffer_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.605ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.571 - 0.607)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/udp_if/RARP_block/rarp_req to ipbus/udp_if/RARP_block/data_block.we_buffer_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y77.BMUX    Tshcko                0.488   ipbus/udp_if/RARP_block/N22
                                                       ipbus/udp_if/RARP_block/rarp_req
    SLICE_X0Y35.D4       net (fanout=175)      6.904   ipbus/udp_if/RARP_block/rarp_req
    SLICE_X0Y35.CLK      Tas                   0.213   ipbus/udp_if/RARP_block/data_block.we_buffer<38>
                                                       ipbus/udp_if/RARP_block/Mmux_data_block.we_buffer[41]_GND_336_o_mux_4_OUT301
                                                       ipbus/udp_if/RARP_block/data_block.we_buffer_37
    -------------------------------------------------  ---------------------------
    Total                                      7.605ns (0.701ns logic, 6.904ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/payload/next_addr_block.next_addr_int_10 (SLICE_X46Y60.CIN), 119 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/payload/next_addr_block.next_addr_int_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.613ns (Levels of Logic = 6)
  Clock Path Skew:      0.009ns (0.483 - 0.474)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/payload/next_addr_block.next_addr_int_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y40.AQ      Tcko                  0.447   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X31Y40.A6      net (fanout=1)        0.596   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X31Y40.A       Tilo                  0.259   mac_rx_valid
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X28Y38.A3      net (fanout=298)      0.996   mac_rx_valid
    SLICE_X28Y38.A       Tilo                  0.205   ipbus/udp_if/rx_reset
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X44Y59.A5      net (fanout=553)      3.254   ipbus/udp_if/rx_reset
    SLICE_X44Y59.AMUX    Tilo                  0.261   ipbus/udp_if/payload/_n0317
                                                       ipbus/udp_if/payload/rx_reset_send_pending_OR_87_o1_1
    SLICE_X46Y58.C1      net (fanout=9)        0.877   ipbus/udp_if/payload/rx_reset_send_pending_OR_87_o1
    SLICE_X46Y58.COUT    Topcyc                0.295   ipbus/udp_if/payload/next_addr_block.next_addr_int<3>
                                                       ipbus/udp_if/payload/mux131511
                                                       ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_338_o_add_61_OUT_cy<3>
    SLICE_X46Y59.CIN     net (fanout=1)        0.003   ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_338_o_add_61_OUT_cy<3>
    SLICE_X46Y59.COUT    Tbyp                  0.076   ipbus/udp_if/payload/next_addr_block.next_addr_int<7>
                                                       ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_338_o_add_61_OUT_cy<7>
    SLICE_X46Y60.CIN     net (fanout=1)        0.003   ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_338_o_add_61_OUT_cy<7>
    SLICE_X46Y60.CLK     Tcinck                0.341   ipbus/udp_if/payload/next_addr_block.next_addr_int<11>
                                                       ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_338_o_add_61_OUT_cy<11>
                                                       ipbus/udp_if/payload/next_addr_block.next_addr_int_10
    -------------------------------------------------  ---------------------------
    Total                                      7.613ns (1.884ns logic, 5.729ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/payload/next_addr_block.next_addr_int_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.370ns (Levels of Logic = 6)
  Clock Path Skew:      0.009ns (0.483 - 0.474)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/payload/next_addr_block.next_addr_int_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y40.AQ      Tcko                  0.447   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X31Y40.A6      net (fanout=1)        0.596   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X31Y40.A       Tilo                  0.259   mac_rx_valid
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X28Y38.A3      net (fanout=298)      0.996   mac_rx_valid
    SLICE_X28Y38.A       Tilo                  0.205   ipbus/udp_if/rx_reset
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X44Y59.A5      net (fanout=553)      3.254   ipbus/udp_if/rx_reset
    SLICE_X44Y59.AMUX    Tilo                  0.261   ipbus/udp_if/payload/_n0317
                                                       ipbus/udp_if/payload/rx_reset_send_pending_OR_87_o1_1
    SLICE_X46Y58.B6      net (fanout=9)        0.554   ipbus/udp_if/payload/rx_reset_send_pending_OR_87_o1
    SLICE_X46Y58.COUT    Topcyb                0.375   ipbus/udp_if/payload/next_addr_block.next_addr_int<3>
                                                       ipbus/udp_if/payload/mux131411
                                                       ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_338_o_add_61_OUT_cy<3>
    SLICE_X46Y59.CIN     net (fanout=1)        0.003   ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_338_o_add_61_OUT_cy<3>
    SLICE_X46Y59.COUT    Tbyp                  0.076   ipbus/udp_if/payload/next_addr_block.next_addr_int<7>
                                                       ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_338_o_add_61_OUT_cy<7>
    SLICE_X46Y60.CIN     net (fanout=1)        0.003   ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_338_o_add_61_OUT_cy<7>
    SLICE_X46Y60.CLK     Tcinck                0.341   ipbus/udp_if/payload/next_addr_block.next_addr_int<11>
                                                       ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_338_o_add_61_OUT_cy<11>
                                                       ipbus/udp_if/payload/next_addr_block.next_addr_int_10
    -------------------------------------------------  ---------------------------
    Total                                      7.370ns (1.964ns logic, 5.406ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ipbus/udp_if/payload/next_addr_block.next_addr_int_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.344ns (Levels of Logic = 6)
  Clock Path Skew:      0.009ns (0.483 - 0.474)
  Source Clock:         clk125 rising at 0.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/payload/next_addr_block.next_addr_int_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y40.AQ      Tcko                  0.447   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X31Y40.A6      net (fanout=1)        0.596   eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X31Y40.A       Tilo                  0.259   mac_rx_valid
                                                       eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0
    SLICE_X28Y38.A3      net (fanout=298)      0.996   mac_rx_valid
    SLICE_X28Y38.A       Tilo                  0.205   ipbus/udp_if/rx_reset
                                                       ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X44Y59.A5      net (fanout=553)      3.254   ipbus/udp_if/rx_reset
    SLICE_X44Y59.AMUX    Tilo                  0.261   ipbus/udp_if/payload/_n0317
                                                       ipbus/udp_if/payload/rx_reset_send_pending_OR_87_o1_1
    SLICE_X46Y58.A4      net (fanout=9)        0.508   ipbus/udp_if/payload/rx_reset_send_pending_OR_87_o1
    SLICE_X46Y58.COUT    Topcya                0.395   ipbus/udp_if/payload/next_addr_block.next_addr_int<3>
                                                       ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_338_o_add_61_OUT_lut<0>
                                                       ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_338_o_add_61_OUT_cy<3>
    SLICE_X46Y59.CIN     net (fanout=1)        0.003   ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_338_o_add_61_OUT_cy<3>
    SLICE_X46Y59.COUT    Tbyp                  0.076   ipbus/udp_if/payload/next_addr_block.next_addr_int<7>
                                                       ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_338_o_add_61_OUT_cy<7>
    SLICE_X46Y60.CIN     net (fanout=1)        0.003   ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_338_o_add_61_OUT_cy<7>
    SLICE_X46Y60.CLK     Tcinck                0.341   ipbus/udp_if/payload/next_addr_block.next_addr_int<11>
                                                       ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_338_o_add_61_OUT_cy<11>
                                                       ipbus/udp_if/payload/next_addr_block.next_addr_int_10
    -------------------------------------------------  ---------------------------
    Total                                      7.344ns (1.984ns logic, 5.360ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1 (SLICE_X57Y68.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.334ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.342ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.040 - 0.032)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y70.BQ      Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X57Y68.SR      net (fanout=94)       0.272   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X57Y68.CLK     Tcksr       (-Th)     0.128   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.342ns (0.070ns logic, 0.272ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2 (SLICE_X57Y68.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.040 - 0.032)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y70.BQ      Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X57Y68.SR      net (fanout=94)       0.272   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X57Y68.CLK     Tcksr       (-Th)     0.127   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/STATE_COUNT_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.071ns logic, 0.272ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL (SLICE_X57Y67.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 (FF)
  Destination:          eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.362ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.042 - 0.032)
  Source Clock:         clk125 rising at 8.000ns
  Destination Clock:    clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y70.BQ      Tcko                  0.198   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X57Y67.SR      net (fanout=94)       0.291   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X57Y67.CLK     Tcksr       (-Th)     0.127   eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL
                                                       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_AVAIL_CONTROL
    -------------------------------------------------  ---------------------------
    Total                                      0.362ns (0.071ns logic, 0.291ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_125_i = PERIOD TIMEGRP "clocks_clk_125_i" TS_sysclk * 1.25 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB
  Location pin: RAMB16_X2Y20.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB
  Location pin: RAMB16_X3Y16.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB
  Location pin: RAMB16_X3Y28.CLKB
  Clock network: clk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" 
TS_sysclk * 0.3125         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30921 paths analyzed, 3549 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.450ns.
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram5 (RAMB16_X1Y18.DIA0), 52 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.389ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.472 - 0.498)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y55.AQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_8
    SLICE_X23Y67.D1      net (fanout=101)      4.376   ipb_master_out_ipb_addr<8>
    SLICE_X23Y67.D       Tilo                  0.259   slaves/fabric/Mmux_ipb_out_ipb_rdata311
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata311
    SLICE_X30Y57.CX      net (fanout=1)        1.442   slaves/fabric/Mmux_ipb_out_ipb_rdata311
    SLICE_X30Y57.CMUX    Tcxc                  0.164   ipb_master_in_ipb_rdata<8>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata313
    SLICE_X29Y51.A2      net (fanout=1)        1.486   ipb_master_in_ipb_rdata<8>
    SLICE_X29Y51.A       Tilo                  0.259   ipbus/trans/sm/rmw_input<15>
                                                       ipbus/trans/sm/mux101201
    SLICE_X21Y55.B2      net (fanout=1)        1.417   ipbus/trans/tx_data<8>
    SLICE_X21Y55.B       Tilo                  0.259   ipbus/trans/iface/blen<9>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata311
    RAMB16_X1Y18.DIA0    net (fanout=1)        1.980   ipbus/trans_out_wdata<8>
    RAMB16_X1Y18.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram5
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram5
    -------------------------------------------------  ---------------------------
    Total                                     12.389ns (1.688ns logic, 10.701ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      12.313ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.472 - 0.498)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y55.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X23Y67.D2      net (fanout=101)      4.300   ipb_master_out_ipb_addr<9>
    SLICE_X23Y67.D       Tilo                  0.259   slaves/fabric/Mmux_ipb_out_ipb_rdata311
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata311
    SLICE_X30Y57.CX      net (fanout=1)        1.442   slaves/fabric/Mmux_ipb_out_ipb_rdata311
    SLICE_X30Y57.CMUX    Tcxc                  0.164   ipb_master_in_ipb_rdata<8>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata313
    SLICE_X29Y51.A2      net (fanout=1)        1.486   ipb_master_in_ipb_rdata<8>
    SLICE_X29Y51.A       Tilo                  0.259   ipbus/trans/sm/rmw_input<15>
                                                       ipbus/trans/sm/mux101201
    SLICE_X21Y55.B2      net (fanout=1)        1.417   ipbus/trans/tx_data<8>
    SLICE_X21Y55.B       Tilo                  0.259   ipbus/trans/iface/blen<9>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata311
    RAMB16_X1Y18.DIA0    net (fanout=1)        1.980   ipbus/trans_out_wdata<8>
    RAMB16_X1Y18.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram5
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram5
    -------------------------------------------------  ---------------------------
    Total                                     12.313ns (1.688ns logic, 10.625ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/RAM2/Mram_ram (RAM)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      9.445ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.472 - 0.504)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/RAM2/Mram_ram to ipbus/udp_if/ipbus_tx_ram/Mram_ram5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y26.DOB8    Trcko_DOB             1.850   slaves/RAM2/Mram_ram
                                                       slaves/RAM2/Mram_ram
    SLICE_X30Y57.D2      net (fanout=2)        1.526   slaves/ipbr[6]_ipb_rdata<8>
    SLICE_X30Y57.CMUX    Topdc                 0.368   ipb_master_in_ipb_rdata<8>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata313_F
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata313
    SLICE_X29Y51.A2      net (fanout=1)        1.486   ipb_master_in_ipb_rdata<8>
    SLICE_X29Y51.A       Tilo                  0.259   ipbus/trans/sm/rmw_input<15>
                                                       ipbus/trans/sm/mux101201
    SLICE_X21Y55.B2      net (fanout=1)        1.417   ipbus/trans/tx_data<8>
    SLICE_X21Y55.B       Tilo                  0.259   ipbus/trans/iface/blen<9>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata311
    RAMB16_X1Y18.DIA0    net (fanout=1)        1.980   ipbus/trans_out_wdata<8>
    RAMB16_X1Y18.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram5
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram5
    -------------------------------------------------  ---------------------------
    Total                                      9.445ns (3.036ns logic, 6.409ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram11 (RAMB16_X3Y16.DIA0), 52 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram11 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      11.716ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.458 - 0.498)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y55.AQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_8
    SLICE_X27Y69.A2      net (fanout=101)      3.723   ipb_master_out_ipb_addr<8>
    SLICE_X27Y69.A       Tilo                  0.259   slaves/fabric/Mmux_ipb_out_ipb_rdata10
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata131
    SLICE_X34Y60.CX      net (fanout=1)        1.551   slaves/fabric/Mmux_ipb_out_ipb_rdata13
    SLICE_X34Y60.CMUX    Tcxc                  0.164   ipb_master_in_ipb_rdata<20>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata133
    SLICE_X35Y53.B5      net (fanout=2)        1.028   ipb_master_in_ipb_rdata<20>
    SLICE_X35Y53.B       Tilo                  0.259   ipbus/trans/tx_data<20>
                                                       ipbus/trans/sm/mux10121
    SLICE_X43Y56.B4      net (fanout=1)        1.326   ipbus/trans/tx_data<20>
    SLICE_X43Y56.B       Tilo                  0.259   ipbus/trans/iface/hlen<5>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata131
    RAMB16_X3Y16.DIA0    net (fanout=1)        2.400   ipbus/trans_out_wdata<20>
    RAMB16_X3Y16.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram11
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    -------------------------------------------------  ---------------------------
    Total                                     11.716ns (1.688ns logic, 10.028ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram11 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      11.423ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.458 - 0.498)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y55.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X27Y69.A5      net (fanout=101)      3.430   ipb_master_out_ipb_addr<9>
    SLICE_X27Y69.A       Tilo                  0.259   slaves/fabric/Mmux_ipb_out_ipb_rdata10
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata131
    SLICE_X34Y60.CX      net (fanout=1)        1.551   slaves/fabric/Mmux_ipb_out_ipb_rdata13
    SLICE_X34Y60.CMUX    Tcxc                  0.164   ipb_master_in_ipb_rdata<20>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata133
    SLICE_X35Y53.B5      net (fanout=2)        1.028   ipb_master_in_ipb_rdata<20>
    SLICE_X35Y53.B       Tilo                  0.259   ipbus/trans/tx_data<20>
                                                       ipbus/trans/sm/mux10121
    SLICE_X43Y56.B4      net (fanout=1)        1.326   ipbus/trans/tx_data<20>
    SLICE_X43Y56.B       Tilo                  0.259   ipbus/trans/iface/hlen<5>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata131
    RAMB16_X3Y16.DIA0    net (fanout=1)        2.400   ipbus/trans_out_wdata<20>
    RAMB16_X3Y16.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram11
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    -------------------------------------------------  ---------------------------
    Total                                     11.423ns (1.688ns logic, 9.735ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/state_FSM_FFd2_BRB5 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram11 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      9.722ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.458 - 0.511)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/state_FSM_FFd2_BRB5 to ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y61.AQ      Tcko                  0.391   ipbus/trans/sm/state_FSM_FFd2_BRB5
                                                       ipbus/trans/sm/state_FSM_FFd2_BRB5
    SLICE_X36Y59.B1      net (fanout=1)        0.828   ipbus/trans/sm/state_FSM_FFd2_BRB5
    SLICE_X36Y59.B       Tilo                  0.205   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/state_FSM_FFd2-In5
    SLICE_X29Y51.B4      net (fanout=33)       2.086   ipbus/trans/sm/state_FSM_FFd2
    SLICE_X29Y51.B       Tilo                  0.259   ipbus/trans/sm/rmw_input<15>
                                                       ipbus/trans/sm/state_tx_hdr1
    SLICE_X35Y53.B1      net (fanout=52)       1.409   ipbus/trans/tx_hdr
    SLICE_X35Y53.B       Tilo                  0.259   ipbus/trans/tx_data<20>
                                                       ipbus/trans/sm/mux10121
    SLICE_X43Y56.B4      net (fanout=1)        1.326   ipbus/trans/tx_data<20>
    SLICE_X43Y56.B       Tilo                  0.259   ipbus/trans/iface/hlen<5>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata131
    RAMB16_X3Y16.DIA0    net (fanout=1)        2.400   ipbus/trans_out_wdata<20>
    RAMB16_X3Y16.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram11
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram11
    -------------------------------------------------  ---------------------------
    Total                                      9.722ns (1.673ns logic, 8.049ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB16_X3Y20.DIA0), 52 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_9 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      11.453ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.448 - 0.498)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y55.BQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_9
    SLICE_X14Y60.A3      net (fanout=101)      4.305   ipb_master_out_ipb_addr<9>
    SLICE_X14Y60.A       Tilo                  0.203   slaves/fabric/Mmux_ipb_out_ipb_rdata4
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata41
    SLICE_X24Y56.CX      net (fanout=1)        1.105   slaves/fabric/Mmux_ipb_out_ipb_rdata4
    SLICE_X24Y56.CMUX    Tcxc                  0.163   ipb_master_in_ipb_rdata<12>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata43
    SLICE_X24Y52.A2      net (fanout=2)        0.836   ipb_master_in_ipb_rdata<12>
    SLICE_X24Y52.A       Tilo                  0.205   ipbus/trans/sm/rmw_result<4>
                                                       ipbus/trans/sm/mux1021
    SLICE_X39Y55.B1      net (fanout=1)        1.239   ipbus/trans/tx_data<12>
    SLICE_X39Y55.B       Tilo                  0.259   ipbus/trans/iface/blen<13>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata41
    RAMB16_X3Y20.DIA0    net (fanout=1)        2.391   ipbus/trans_out_wdata<12>
    RAMB16_X3Y20.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram7
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram7
    -------------------------------------------------  ---------------------------
    Total                                     11.453ns (1.577ns logic, 9.876ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/addr_8 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      10.889ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.448 - 0.498)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/addr_8 to ipbus/udp_if/ipbus_tx_ram/Mram_ram7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y55.AQ      Tcko                  0.447   ipb_master_out_ipb_addr<10>
                                                       ipbus/trans/sm/addr_8
    SLICE_X14Y60.A2      net (fanout=101)      3.741   ipb_master_out_ipb_addr<8>
    SLICE_X14Y60.A       Tilo                  0.203   slaves/fabric/Mmux_ipb_out_ipb_rdata4
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata41
    SLICE_X24Y56.CX      net (fanout=1)        1.105   slaves/fabric/Mmux_ipb_out_ipb_rdata4
    SLICE_X24Y56.CMUX    Tcxc                  0.163   ipb_master_in_ipb_rdata<12>
                                                       slaves/fabric/Mmux_ipb_out_ipb_rdata43
    SLICE_X24Y52.A2      net (fanout=2)        0.836   ipb_master_in_ipb_rdata<12>
    SLICE_X24Y52.A       Tilo                  0.205   ipbus/trans/sm/rmw_result<4>
                                                       ipbus/trans/sm/mux1021
    SLICE_X39Y55.B1      net (fanout=1)        1.239   ipbus/trans/tx_data<12>
    SLICE_X39Y55.B       Tilo                  0.259   ipbus/trans/iface/blen<13>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata41
    RAMB16_X3Y20.DIA0    net (fanout=1)        2.391   ipbus/trans_out_wdata<12>
    RAMB16_X3Y20.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram7
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram7
    -------------------------------------------------  ---------------------------
    Total                                     10.889ns (1.577ns logic, 9.312ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ipbus/trans/sm/hdr_7 (FF)
  Destination:          ipbus/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      9.503ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.448 - 0.509)
  Source Clock:         ipb_clk rising at 0.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ipbus/trans/sm/hdr_7 to ipbus/udp_if/ipbus_tx_ram/Mram_ram7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y51.DQ      Tcko                  0.391   ipbus/trans/sm/hdr<7>
                                                       ipbus/trans/sm/hdr_7
    SLICE_X36Y59.C1      net (fanout=42)       1.915   ipbus/trans/sm/hdr<7>
    SLICE_X36Y59.C       Tilo                  0.205   ipbus/trans/sm/err_d_0_BRB2
                                                       ipbus/trans/sm/mux10119131
    SLICE_X24Y52.A4      net (fanout=31)       2.598   ipbus/trans/sm/GND_367_o_ack_OR_203_o1
    SLICE_X24Y52.A       Tilo                  0.205   ipbus/trans/sm/rmw_result<4>
                                                       ipbus/trans/sm/mux1021
    SLICE_X39Y55.B1      net (fanout=1)        1.239   ipbus/trans/tx_data<12>
    SLICE_X39Y55.B       Tilo                  0.259   ipbus/trans/iface/blen<13>
                                                       ipbus/trans/iface/Mmux_trans_out_wdata41
    RAMB16_X3Y20.DIA0    net (fanout=1)        2.391   ipbus/trans_out_wdata<12>
    RAMB16_X3Y20.CLKA    Trdck_DIA             0.300   ipbus/udp_if/ipbus_tx_ram/Mram_ram7
                                                       ipbus/udp_if/ipbus_tx_ram/Mram_ram7
    -------------------------------------------------  ---------------------------
    Total                                      9.503ns (1.360ns logic, 8.143ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1 (SLICE_X8Y36.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0 to ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.200   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0
    SLICE_X8Y36.BX       net (fanout=2)        0.140   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<0>
    SLICE_X8Y36.CLK      Tckdi       (-Th)    -0.048   ipbus/udp_if/clock_crossing_if/pkt_done_w_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.248ns logic, 0.140ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/SEUcalibrator/glitch_filt_2 (SLICE_X32Y22.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/SEUcalibrator/glitch_filt_1 (FF)
  Destination:          slaves/SEUcalibrator/glitch_filt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/SEUcalibrator/glitch_filt_1 to slaves/SEUcalibrator/glitch_filt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y22.BQ      Tcko                  0.200   slaves/SEUcalibrator/glitch_filt<1>
                                                       slaves/SEUcalibrator/glitch_filt_1
    SLICE_X32Y22.B5      net (fanout=2)        0.076   slaves/SEUcalibrator/glitch_filt<1>
    SLICE_X32Y22.CLK     Tah         (-Th)    -0.121   slaves/SEUcalibrator/glitch_filt<1>
                                                       slaves/SEUcalibrator/Result<2>11
                                                       slaves/SEUcalibrator/glitch_filt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.321ns logic, 0.076ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_1 (SLICE_X15Y49.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_0 (FF)
  Destination:          ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ipb_clk rising at 32.000ns
  Destination Clock:    ipb_clk rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_0 to ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y49.AQ      Tcko                  0.198   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_0
    SLICE_X15Y49.BX      net (fanout=2)        0.142   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<0>
    SLICE_X15Y49.CLK     Tckdi       (-Th)    -0.059   ipbus/udp_if/clock_crossing_if/pkt_done_r_tff<2>
                                                       ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP "clocks_clk_ipb_i" TS_sysclk * 0.3125
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: slaves/RAM2/Mram_ram/CLKB
  Logical resource: slaves/RAM2/Mram_ram/CLKB
  Location pin: RAMB16_X2Y26.CLKB
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: slaves/RAM1/Mram_ram/CLKB
  Logical resource: slaves/RAM1/Mram_ram/CLKB
  Location pin: RAMB16_X2Y28.CLKB
  Clock network: ipb_clk
--------------------------------------------------------------------------------
Slack: 28.876ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Logical resource: ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA
  Location pin: RAMB16_X2Y20.CLKA
  Clock network: ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout3" TS_sysclk * 3.2 PHASE 1.171875 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout3" TS_sysclk * 3.2 PHASE 1.171875 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout4_buf/I0
  Location pin: BUFGMUX_X3Y5.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout3
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y56.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout1" TS_sysclk * 3.2 PHASE 0.390625 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout1" TS_sysclk * 3.2 PHASE 0.390625 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout1
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y57.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<3>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2/CK
  Location pin: SLICE_X47Y49.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.948ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (SLICE_X46Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.370ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.155 - 0.164)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y63.AQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    SLICE_X46Y63.AX      net (fanout=4)        0.843   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
    SLICE_X46Y63.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (0.527ns logic, 0.843ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (SLICE_X46Y63.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.248ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.155 - 0.164)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y63.BMUX    Tshcko                0.461   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    SLICE_X46Y63.CX      net (fanout=3)        0.651   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<2>
    SLICE_X46Y63.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2
    -------------------------------------------------  ---------------------------
    Total                                      1.248ns (0.597ns logic, 0.651ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 (SLICE_X46Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.234ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.155 - 0.164)
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 0.000ns
  Destination Clock:    slaves/TDCchannels/CLK_0 falling at 1.562ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y63.BQ      Tcko                  0.391   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X46Y63.BX      net (fanout=3)        0.707   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X46Y63.CLK     Tdick                 0.136   slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1
    -------------------------------------------------  ---------------------------
    Total                                      1.234ns (0.527ns logic, 0.707ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (SLICE_X47Y63.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y63.BQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1
    SLICE_X47Y63.B5      net (fanout=3)        0.078   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
    SLICE_X47Y63.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.431ns (0.353ns logic, 0.078ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (SLICE_X47Y52.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (FF)
  Destination:          slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y52.BQ      Tcko                  0.198   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1
    SLICE_X47Y52.B5      net (fanout=3)        0.081   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
    SLICE_X47Y52.CLK     Tah         (-Th)    -0.155   slaves/TDCchannels/dc1/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor<2>11
                                                       slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.353ns logic, 0.081ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (SLICE_X47Y63.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Destination:          slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         slaves/TDCchannels/CLK_0 rising at 3.125ns
  Destination Clock:    slaves/TDCchannels/CLK_0 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y63.AQ      Tcko                  0.198   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    SLICE_X47Y63.A6      net (fanout=4)        0.037   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<0>
    SLICE_X47Y63.CLK     Tah         (-Th)    -0.215   slaves/TDCchannels/dc2/TDCcore/counter_val_CK0<1>
                                                       slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor<0>11_INV_0
                                                       slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (0.413ns logic, 0.037ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout0" TS_sysclk * 3.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0/CK
  Location pin: SLICE_X46Y63.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------
Slack: 2.695ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180<2>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1/CK
  Location pin: SLICE_X46Y63.CLK
  Clock network: slaves/TDCchannels/CLK_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13585 paths analyzed, 1717 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.106ns.
--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/triggerCounter_1_BRB0 (SLICE_X28Y59.SR), 137 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_11 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_1_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.991ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.150 - 0.163)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_11 to slaves/TDCchannels/triggerCounter_1_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y61.DMUX    Tshcko                0.461   slaves/TDCchannels/hitCount2_tm1<3>
                                                       slaves/TDCchannels/hitCount2_tm1_11
    SLICE_X28Y61.D1      net (fanout=1)        1.480   slaves/TDCchannels/hitCount2_tm1<11>
    SLICE_X28Y61.COUT    Topcyd                0.260   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y62.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y63.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y63.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount2_tm1<24>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X27Y63.B3      net (fanout=2)        0.549   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X27Y63.B       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041_SW1
    SLICE_X27Y63.A5      net (fanout=1)        0.187   slaves/TDCchannels/N22
    SLICE_X27Y63.A       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041
    SLICE_X28Y59.SR      net (fanout=3)        0.720   slaves/TDCchannels/_n0041
    SLICE_X28Y59.CLK     Tsrck                 0.455   slaves/TDCchannels/triggerCounter_3_BRB0
                                                       slaves/TDCchannels/triggerCounter_1_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.991ns (2.049ns logic, 2.942ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_15 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_1_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.962ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (0.596 - 0.631)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_15 to slaves/TDCchannels/triggerCounter_1_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y64.DMUX    Tshcko                0.461   slaves/TDCchannels/hitCount1_tm1<11>
                                                       slaves/TDCchannels/hitCount1_tm1_15
    SLICE_X28Y66.B6      net (fanout=1)        1.223   slaves/TDCchannels/hitCount1_tm1<15>
    SLICE_X28Y66.COUT    Topcyb                0.375   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<5>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X28Y67.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X28Y67.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount1_tm1<24>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X27Y63.B6      net (fanout=2)        0.741   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X27Y63.B       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041_SW1
    SLICE_X27Y63.A5      net (fanout=1)        0.187   slaves/TDCchannels/N22
    SLICE_X27Y63.A       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041
    SLICE_X28Y59.SR      net (fanout=3)        0.720   slaves/TDCchannels/_n0041
    SLICE_X28Y59.CLK     Tsrck                 0.455   slaves/TDCchannels/triggerCounter_3_BRB0
                                                       slaves/TDCchannels/triggerCounter_1_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.962ns (2.088ns logic, 2.874ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_25 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_1_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.944ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.150 - 0.164)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_25 to slaves/TDCchannels/triggerCounter_1_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y63.CQ      Tcko                  0.408   slaves/TDCchannels/hitCount2_tm1<24>
                                                       slaves/TDCchannels/hitCount2_tm1_25
    SLICE_X28Y63.A1      net (fanout=1)        1.577   slaves/TDCchannels/hitCount2_tm1<25>
    SLICE_X28Y63.CMUX    Topac                 0.530   slaves/TDCchannels/hitCount2_tm1<24>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<8>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X27Y63.B3      net (fanout=2)        0.549   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X27Y63.B       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041_SW1
    SLICE_X27Y63.A5      net (fanout=1)        0.187   slaves/TDCchannels/N22
    SLICE_X27Y63.A       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041
    SLICE_X28Y59.SR      net (fanout=3)        0.720   slaves/TDCchannels/_n0041
    SLICE_X28Y59.CLK     Tsrck                 0.455   slaves/TDCchannels/triggerCounter_3_BRB0
                                                       slaves/TDCchannels/triggerCounter_1_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.944ns (1.911ns logic, 3.033ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/triggerCounter_0_BRB0 (SLICE_X28Y59.SR), 137 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_11 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_0_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.980ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.150 - 0.163)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_11 to slaves/TDCchannels/triggerCounter_0_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y61.DMUX    Tshcko                0.461   slaves/TDCchannels/hitCount2_tm1<3>
                                                       slaves/TDCchannels/hitCount2_tm1_11
    SLICE_X28Y61.D1      net (fanout=1)        1.480   slaves/TDCchannels/hitCount2_tm1<11>
    SLICE_X28Y61.COUT    Topcyd                0.260   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y62.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y63.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y63.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount2_tm1<24>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X27Y63.B3      net (fanout=2)        0.549   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X27Y63.B       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041_SW1
    SLICE_X27Y63.A5      net (fanout=1)        0.187   slaves/TDCchannels/N22
    SLICE_X27Y63.A       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041
    SLICE_X28Y59.SR      net (fanout=3)        0.720   slaves/TDCchannels/_n0041
    SLICE_X28Y59.CLK     Tsrck                 0.444   slaves/TDCchannels/triggerCounter_3_BRB0
                                                       slaves/TDCchannels/triggerCounter_0_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.980ns (2.038ns logic, 2.942ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_15 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_0_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.951ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (0.596 - 0.631)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_15 to slaves/TDCchannels/triggerCounter_0_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y64.DMUX    Tshcko                0.461   slaves/TDCchannels/hitCount1_tm1<11>
                                                       slaves/TDCchannels/hitCount1_tm1_15
    SLICE_X28Y66.B6      net (fanout=1)        1.223   slaves/TDCchannels/hitCount1_tm1<15>
    SLICE_X28Y66.COUT    Topcyb                0.375   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<5>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X28Y67.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X28Y67.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount1_tm1<24>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X27Y63.B6      net (fanout=2)        0.741   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X27Y63.B       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041_SW1
    SLICE_X27Y63.A5      net (fanout=1)        0.187   slaves/TDCchannels/N22
    SLICE_X27Y63.A       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041
    SLICE_X28Y59.SR      net (fanout=3)        0.720   slaves/TDCchannels/_n0041
    SLICE_X28Y59.CLK     Tsrck                 0.444   slaves/TDCchannels/triggerCounter_3_BRB0
                                                       slaves/TDCchannels/triggerCounter_0_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.951ns (2.077ns logic, 2.874ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_25 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_0_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.150 - 0.164)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_25 to slaves/TDCchannels/triggerCounter_0_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y63.CQ      Tcko                  0.408   slaves/TDCchannels/hitCount2_tm1<24>
                                                       slaves/TDCchannels/hitCount2_tm1_25
    SLICE_X28Y63.A1      net (fanout=1)        1.577   slaves/TDCchannels/hitCount2_tm1<25>
    SLICE_X28Y63.CMUX    Topac                 0.530   slaves/TDCchannels/hitCount2_tm1<24>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<8>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X27Y63.B3      net (fanout=2)        0.549   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X27Y63.B       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041_SW1
    SLICE_X27Y63.A5      net (fanout=1)        0.187   slaves/TDCchannels/N22
    SLICE_X27Y63.A       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041
    SLICE_X28Y59.SR      net (fanout=3)        0.720   slaves/TDCchannels/_n0041
    SLICE_X28Y59.CLK     Tsrck                 0.444   slaves/TDCchannels/triggerCounter_3_BRB0
                                                       slaves/TDCchannels/triggerCounter_0_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.933ns (1.900ns logic, 3.033ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point slaves/TDCchannels/triggerCounter_2_BRB0 (SLICE_X28Y59.SR), 137 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_11 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_2_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.957ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.150 - 0.163)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_11 to slaves/TDCchannels/triggerCounter_2_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y61.DMUX    Tshcko                0.461   slaves/TDCchannels/hitCount2_tm1<3>
                                                       slaves/TDCchannels/hitCount2_tm1_11
    SLICE_X28Y61.D1      net (fanout=1)        1.480   slaves/TDCchannels/hitCount2_tm1<11>
    SLICE_X28Y61.COUT    Topcyd                0.260   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<3>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y62.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<3>
    SLICE_X28Y62.COUT    Tbyp                  0.076   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y63.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<7>
    SLICE_X28Y63.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount2_tm1<24>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X27Y63.B3      net (fanout=2)        0.549   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X27Y63.B       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041_SW1
    SLICE_X27Y63.A5      net (fanout=1)        0.187   slaves/TDCchannels/N22
    SLICE_X27Y63.A       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041
    SLICE_X28Y59.SR      net (fanout=3)        0.720   slaves/TDCchannels/_n0041
    SLICE_X28Y59.CLK     Tsrck                 0.421   slaves/TDCchannels/triggerCounter_3_BRB0
                                                       slaves/TDCchannels/triggerCounter_2_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.957ns (2.015ns logic, 2.942ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount1_tm1_15 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_2_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.928ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (0.596 - 0.631)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount1_tm1_15 to slaves/TDCchannels/triggerCounter_2_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y64.DMUX    Tshcko                0.461   slaves/TDCchannels/hitCount1_tm1<11>
                                                       slaves/TDCchannels/hitCount1_tm1_15
    SLICE_X28Y66.B6      net (fanout=1)        1.223   slaves/TDCchannels/hitCount1_tm1<15>
    SLICE_X28Y66.COUT    Topcyb                0.375   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut<5>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X28Y67.CIN     net (fanout=1)        0.003   slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<7>
    SLICE_X28Y67.CMUX    Tcinc                 0.279   slaves/TDCchannels/hitCount1_tm1<24>
                                                       slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy<10>
    SLICE_X27Y63.B6      net (fanout=2)        0.741   slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o
    SLICE_X27Y63.B       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041_SW1
    SLICE_X27Y63.A5      net (fanout=1)        0.187   slaves/TDCchannels/N22
    SLICE_X27Y63.A       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041
    SLICE_X28Y59.SR      net (fanout=3)        0.720   slaves/TDCchannels/_n0041
    SLICE_X28Y59.CLK     Tsrck                 0.421   slaves/TDCchannels/triggerCounter_3_BRB0
                                                       slaves/TDCchannels/triggerCounter_2_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.928ns (2.054ns logic, 2.874ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slaves/TDCchannels/hitCount2_tm1_25 (FF)
  Destination:          slaves/TDCchannels/triggerCounter_2_BRB0 (FF)
  Requirement:          5.208ns
  Data Path Delay:      4.910ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.150 - 0.164)
  Source Clock:         slaves/SYSCLK rising at 0.000ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slaves/TDCchannels/hitCount2_tm1_25 to slaves/TDCchannels/triggerCounter_2_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y63.CQ      Tcko                  0.408   slaves/TDCchannels/hitCount2_tm1<24>
                                                       slaves/TDCchannels/hitCount2_tm1_25
    SLICE_X28Y63.A1      net (fanout=1)        1.577   slaves/TDCchannels/hitCount2_tm1<25>
    SLICE_X28Y63.CMUX    Topac                 0.530   slaves/TDCchannels/hitCount2_tm1<24>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_lut<8>
                                                       slaves/TDCchannels/Mcompar_hitCount2_tm1[31]_hitCount2[31]_equal_3_o_cy<10>
    SLICE_X27Y63.B3      net (fanout=2)        0.549   slaves/TDCchannels/hitCount2_tm1[31]_hitCount2[31]_equal_3_o
    SLICE_X27Y63.B       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041_SW1
    SLICE_X27Y63.A5      net (fanout=1)        0.187   slaves/TDCchannels/N22
    SLICE_X27Y63.A       Tilo                  0.259   slaves/TDCchannels/triggerCounter_0_BRB1
                                                       slaves/TDCchannels/_n0041
    SLICE_X28Y59.SR      net (fanout=3)        0.720   slaves/TDCchannels/_n0041
    SLICE_X28Y59.CLK     Tsrck                 0.421   slaves/TDCchannels/triggerCounter_3_BRB0
                                                       slaves/TDCchannels/triggerCounter_2_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      4.910ns (1.877ns logic, 3.033ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y28.DIA17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/ramManager/SR_15_9 (FF)
  Destination:          slaves/RAM1/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.068 - 0.067)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/ramManager/SR_15_9 to slaves/RAM1/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y58.BQ      Tcko                  0.200   slaves/ramData1<19>
                                                       slaves/TDCchannels/dc1/ramManager/SR_15_9
    RAMB16_X2Y28.DIA17   net (fanout=2)        0.129   slaves/ramData1<17>
    RAMB16_X2Y28.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.147ns logic, 0.129ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM2/Mram_ram (RAMB16_X2Y26.DIA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc2/ramManager/SR_15_20 (FF)
  Destination:          slaves/RAM2/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.070 - 0.069)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc2/ramManager/SR_15_20 to slaves/RAM2/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y52.AQ      Tcko                  0.200   slaves/ramData2<15>
                                                       slaves/TDCchannels/dc2/ramManager/SR_15_20
    RAMB16_X2Y26.DIA12   net (fanout=2)        0.131   slaves/ramData2<12>
    RAMB16_X2Y26.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM2/Mram_ram
                                                       slaves/RAM2/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.147ns logic, 0.131ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y28.DIA25), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slaves/TDCchannels/dc1/ramManager/SR_15_1 (FF)
  Destination:          slaves/RAM1/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.311ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.068 - 0.067)
  Source Clock:         slaves/SYSCLK rising at 5.208ns
  Destination Clock:    slaves/SYSCLK rising at 5.208ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slaves/TDCchannels/dc1/ramManager/SR_15_1 to slaves/RAM1/Mram_ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y58.BMUX    Tshcko                0.238   slaves/ramData1<19>
                                                       slaves/TDCchannels/dc1/ramManager/SR_15_1
    RAMB16_X2Y28.DIA25   net (fanout=1)        0.126   slaves/ramData1<25>
    RAMB16_X2Y28.CLKA    Trckd_DIA   (-Th)     0.053   slaves/RAM1/Mram_ram
                                                       slaves/RAM1/Mram_ram
    -------------------------------------------------  ---------------------------
    Total                                      0.311ns (0.185ns logic, 0.126ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout4" TS_sysclk * 1.92 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM2/Mram_ram/CLKA
  Logical resource: slaves/RAM2/Mram_ram/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: slaves/RAM1/Mram_ram/CLKA
  Logical resource: slaves/RAM1/Mram_ram/CLKA
  Location pin: RAMB16_X2Y28.CLKA
  Clock network: slaves/SYSCLK
--------------------------------------------------------------------------------
Slack: 3.478ns (period - min period limit)
  Period: 5.208ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout5_buf/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout4
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP        
 "slaves_TDCchannels_PLLgen_clkout2" TS_sysclk * 3.2 PHASE 0.78125 ns         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP
        "slaves_TDCchannels_PLLgen_clkout2" TS_sysclk * 3.2 PHASE 0.78125 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.395ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Logical resource: slaves/TDCchannels/PLLgen/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: slaves/TDCchannels/PLLgen/clkout2
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y56.CLK
  Clock network: slaves/TDCchannels/dc2/TDCcore/hit
--------------------------------------------------------------------------------
Slack: 2.731ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0<1>/CLK
  Logical resource: slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1/CK
  Location pin: SLICE_X47Y48.CLK
  Clock network: slaves/TDCchannels/dc1/TDCcore/hit
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" 
TS_GMII_RX_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.059ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eth_rx_clk_io = PERIOD TIMEGRP "eth_rx_clk_io" TS_GMII_RX_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<0>/CLK0
  Logical resource: eth/rxd_r_0/CLK0
  Location pin: ILOGIC_X27Y67.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<1>/CLK0
  Logical resource: eth/rxd_r_1/CLK0
  Location pin: ILOGIC_X27Y70.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------
Slack: 6.941ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: eth/rxd_r<2>/CLK0
  Logical resource: eth/rxd_r_2/CLK0
  Location pin: ILOGIC_X27Y77.CLK0
  Clock network: eth/rx_clk_io
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" 
REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  15.962ns.
--------------------------------------------------------------------------------

Paths for end point gmii_txd<5> (G14.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 15.962ns (clock path + data path + uncertainty)
  Source:               eth/gmii_txd_5 (FF)
  Destination:          gmii_txd<5> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      4.795ns (Levels of Logic = 1)
  Clock Path Delay:     10.876ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_txd_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp698.IMUX
    DCM_X0Y7.CLKIN       net (fanout=114)      6.964   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X56Y85.CLK     net (fanout=994)      1.217   clk125
    -------------------------------------------------  ---------------------------
    Total                                     10.876ns (1.869ns logic, 9.007ns route)
                                                       (17.2% logic, 82.8% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_txd_5 to gmii_txd<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y85.DQ      Tcko                  0.447   gmii_txd_5_OBUF
                                                       eth/gmii_txd_5
    G14.O                net (fanout=1)        1.967   gmii_txd_5_OBUF
    G14.PAD              Tioop                 2.381   gmii_txd<5>
                                                       gmii_txd_5_OBUF
                                                       gmii_txd<5>
    -------------------------------------------------  ---------------------------
    Total                                      4.795ns (2.828ns logic, 1.967ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<4> (J13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 15.931ns (clock path + data path + uncertainty)
  Source:               eth/gmii_txd_4 (FF)
  Destination:          gmii_txd<4> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      4.736ns (Levels of Logic = 1)
  Clock Path Delay:     10.904ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_txd_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp698.IMUX
    DCM_X0Y7.CLKIN       net (fanout=114)      6.964   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X56Y75.CLK     net (fanout=994)      1.245   clk125
    -------------------------------------------------  ---------------------------
    Total                                     10.904ns (1.869ns logic, 9.035ns route)
                                                       (17.1% logic, 82.9% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_txd_4 to gmii_txd<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y75.AMUX    Tshcko                0.488   gmii_txd_1_OBUF
                                                       eth/gmii_txd_4
    J13.O                net (fanout=1)        1.867   gmii_txd_4_OBUF
    J13.PAD              Tioop                 2.381   gmii_txd<4>
                                                       gmii_txd_4_OBUF
                                                       gmii_txd<4>
    -------------------------------------------------  ---------------------------
    Total                                      4.736ns (2.869ns logic, 1.867ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<0> (H16.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 15.919ns (clock path + data path + uncertainty)
  Source:               eth/gmii_txd_0 (FF)
  Destination:          gmii_txd<0> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      4.727ns (Levels of Logic = 1)
  Clock Path Delay:     10.901ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: sysclk to eth/gmii_txd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 1.310   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp698.IMUX
    DCM_X0Y7.CLKIN       net (fanout=114)      6.964   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.350   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.826   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X54Y74.CLK     net (fanout=994)      1.242   clk125
    -------------------------------------------------  ---------------------------
    Total                                     10.901ns (1.869ns logic, 9.032ns route)
                                                       (17.1% logic, 82.9% route)

  Maximum Data Path at Slow Process Corner: eth/gmii_txd_0 to gmii_txd<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y74.AQ      Tcko                  0.408   gmii_txd_0_OBUF
                                                       eth/gmii_txd_0
    H16.O                net (fanout=1)        1.938   gmii_txd_0_OBUF
    H16.PAD              Tioop                 2.381   gmii_txd<0>
                                                       gmii_txd_0_OBUF
                                                       gmii_txd<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.727ns (2.789ns logic, 1.938ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL
        "gmii_gtx_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point gmii_txd<6> (H12.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 9.034ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_6 (FF)
  Destination:          gmii_txd<6> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.665ns (Levels of Logic = 1)
  Clock Path Delay:     6.660ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp698.IMUX
    DCM_X0Y7.CLKIN       net (fanout=114)      4.510   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X56Y84.CLK     net (fanout=994)      0.673   clk125
    -------------------------------------------------  ---------------------------
    Total                                      6.660ns (1.152ns logic, 5.508ns route)
                                                       (17.3% logic, 82.7% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_6 to gmii_txd<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y84.DQ      Tcko                  0.234   gmii_txd_6_OBUF
                                                       eth/gmii_txd_6
    H12.O                net (fanout=1)        1.035   gmii_txd_6_OBUF
    H12.PAD              Tioop                 1.396   gmii_txd<6>
                                                       gmii_txd_6_OBUF
                                                       gmii_txd<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.665ns (1.630ns logic, 1.035ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<3> (K13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 9.037ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_3 (FF)
  Destination:          gmii_txd<3> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.665ns (Levels of Logic = 1)
  Clock Path Delay:     6.663ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp698.IMUX
    DCM_X0Y7.CLKIN       net (fanout=114)      4.510   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X56Y82.CLK     net (fanout=994)      0.676   clk125
    -------------------------------------------------  ---------------------------
    Total                                      6.663ns (1.152ns logic, 5.511ns route)
                                                       (17.3% logic, 82.7% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_3 to gmii_txd<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y82.AQ      Tcko                  0.234   gmii_txd_3_OBUF
                                                       eth/gmii_txd_3
    K13.O                net (fanout=1)        1.035   gmii_txd_3_OBUF
    K13.PAD              Tioop                 1.396   gmii_txd<3>
                                                       gmii_txd_3_OBUF
                                                       gmii_txd<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.665ns (1.630ns logic, 1.035ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point gmii_txd<7> (K12.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 9.049ns (clock path + data path - uncertainty)
  Source:               eth/gmii_txd_7 (FF)
  Destination:          gmii_txd<7> (PAD)
  Source Clock:         clk125 rising at 0.000ns
  Data Path Delay:      2.678ns (Levels of Logic = 1)
  Clock Path Delay:     6.662ns (Levels of Logic = 3)
  Clock Uncertainty:    0.291ns

  Clock Uncertainty:          0.291ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: sysclk to eth/gmii_txd_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L15.I                Tiopi                 0.763   sysclk
                                                       sysclk
                                                       clocks/ibufgds0
                                                       ProtoComp698.IMUX
    DCM_X0Y7.CLKIN       net (fanout=114)      4.510   sysclk_b
    DCM_X0Y7.CLKFX       Tdmcko_CLKFX          0.330   clocks/dcm0
                                                       clocks/dcm0
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.325   clocks/clk_125_i
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   clocks/bufg_125
                                                       clocks/bufg_125
    SLICE_X56Y83.CLK     net (fanout=994)      0.675   clk125
    -------------------------------------------------  ---------------------------
    Total                                      6.662ns (1.152ns logic, 5.510ns route)
                                                       (17.3% logic, 82.7% route)

  Minimum Data Path at Fast Process Corner: eth/gmii_txd_7 to gmii_txd<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y83.DQ      Tcko                  0.234   gmii_txd_7_OBUF
                                                       eth/gmii_txd_7
    K12.O                net (fanout=1)        1.048   gmii_txd_7_OBUF
    K12.PAD              Tioop                 1.396   gmii_txd<7>
                                                       gmii_txd_7_OBUF
                                                       gmii_txd<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (1.630ns logic, 1.048ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.687ns.
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_3 (ILOGIC_X27Y115.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          eth/rxd_r_3 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.619ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<3> to eth/rxd_r_3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    F15.I                   Tiopi                 1.310   gmii_rxd<3>
                                                          gmii_rxd<3>
                                                          gmii_rxd_3_IBUF
                                                          ProtoComp698.IMUX.5
    IODELAY_X27Y115.IDATAIN net (fanout=1)        0.092   gmii_rxd_3_IBUF
    IODELAY_X27Y115.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[3].iodelay
                                                          eth/iodelgen[3].iodelay
    ILOGIC_X27Y115.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<3>
    ILOGIC_X27Y115.CLK0     Tidockd               0.302   eth/rxd_r<3>
                                                          ProtoComp705.D2OFFBYP_SRC.3
                                                          eth/rxd_r_3
    ----------------------------------------------------  ---------------------------
    Total                                         4.281ns (4.182ns logic, 0.099ns route)
                                                          (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp698.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y115.CLK0  net (fanout=10)       1.091   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (1.281ns logic, 1.338ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_0 (ILOGIC_X27Y67.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          eth/rxd_r_0 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<0> to eth/rxd_r_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G16.I                  Tiopi                 1.310   gmii_rxd<0>
                                                         gmii_rxd<0>
                                                         gmii_rxd_0_IBUF
                                                         ProtoComp698.IMUX.2
    IODELAY_X27Y67.IDATAIN net (fanout=1)        0.092   gmii_rxd_0_IBUF
    IODELAY_X27Y67.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[0].iodelay
                                                         eth/iodelgen[0].iodelay
    ILOGIC_X27Y67.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<0>
    ILOGIC_X27Y67.CLK0     Tidockd               0.302   eth/rxd_r<0>
                                                         ProtoComp705.D2OFFBYP_SRC
                                                         eth/rxd_r_0
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp698.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y67.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_1 (ILOGIC_X27Y70.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          eth/rxd_r_1 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          2.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 3)
  Clock Path Delay:     2.621ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gmii_rxd<1> to eth/rxd_r_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H14.I                  Tiopi                 1.310   gmii_rxd<1>
                                                         gmii_rxd<1>
                                                         gmii_rxd_1_IBUF
                                                         ProtoComp698.IMUX.3
    IODELAY_X27Y70.IDATAIN net (fanout=1)        0.092   gmii_rxd_1_IBUF
    IODELAY_X27Y70.DATAOUT Tioddo_IDATAIN        2.570   eth/iodelgen[1].iodelay
                                                         eth/iodelgen[1].iodelay
    ILOGIC_X27Y70.DDLY     net (fanout=1)        0.007   eth/gmii_rxd_del<1>
    ILOGIC_X27Y70.CLK0     Tidockd               0.302   eth/rxd_r<1>
                                                         ProtoComp705.D2OFFBYP_SRC.1
                                                         eth/rxd_r_1
    ---------------------------------------------------  ---------------------------
    Total                                        4.281ns (4.182ns logic, 0.099ns route)
                                                         (97.7% logic, 2.3% route)

  Minimum Clock Path at Slow Process Corner: gmii_rx_clk to eth/rxd_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 1.126   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp698.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.247   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.155   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y70.CLK0   net (fanout=10)       1.093   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.281ns logic, 1.340ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_2 (ILOGIC_X27Y77.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          eth/rxd_r_2 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<2> to eth/rxd_r_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E16.I                  Tiopi                 0.763   gmii_rxd<2>
                                                         gmii_rxd<2>
                                                         gmii_rxd_2_IBUF
                                                         ProtoComp698.IMUX.4
    IODELAY_X27Y77.IDATAIN net (fanout=1)        0.090   gmii_rxd_2_IBUF
    IODELAY_X27Y77.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[2].iodelay
                                                         eth/iodelgen[2].iodelay
    ILOGIC_X27Y77.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<2>
    ILOGIC_X27Y77.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<2>
                                                         ProtoComp705.D2OFFBYP_SRC.2
                                                         eth/rxd_r_2
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp698.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y77.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rxd_r_5 (ILOGIC_X27Y76.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          eth/rxd_r_5 (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rxd<5> to eth/rxd_r_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E18.I                  Tiopi                 0.763   gmii_rxd<5>
                                                         gmii_rxd<5>
                                                         gmii_rxd_5_IBUF
                                                         ProtoComp698.IMUX.7
    IODELAY_X27Y76.IDATAIN net (fanout=1)        0.090   gmii_rxd_5_IBUF
    IODELAY_X27Y76.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelgen[5].iodelay
                                                         eth/iodelgen[5].iodelay
    ILOGIC_X27Y76.DDLY     net (fanout=1)        0.005   eth/gmii_rxd_del<5>
    ILOGIC_X27Y76.CLK0     Tiockdd     (-Th)    -0.136   eth/rxd_r<5>
                                                         ProtoComp705.D2OFFBYP_SRC.5
                                                         eth/rxd_r_5
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rxd_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp698.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y76.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point eth/rx_er_r (ILOGIC_X27Y72.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          eth/rx_er_r (FF)
  Destination Clock:    eth/rx_clk_io rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 3)
  Clock Path Delay:     1.716ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: gmii_rx_er to eth/rx_er_r
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F18.I                  Tiopi                 0.763   gmii_rx_er
                                                         gmii_rx_er
                                                         gmii_rx_er_IBUF
                                                         ProtoComp698.IMUX.16
    IODELAY_X27Y72.IDATAIN net (fanout=1)        0.090   gmii_rx_er_IBUF
    IODELAY_X27Y72.DATAOUT Tioddo_IDATAIN        0.358   eth/iodelay_er
                                                         eth/iodelay_er
    ILOGIC_X27Y72.DDLY     net (fanout=1)        0.005   eth/gmii_rx_er_del
    ILOGIC_X27Y72.CLK0     Tiockdd     (-Th)    -0.136   eth/rx_er_r
                                                         ProtoComp705.D2OFFBYP_SRC.8
                                                         eth/rx_er_r
    ---------------------------------------------------  ---------------------------
    Total                                        1.352ns (1.257ns logic, 0.095ns route)
                                                         (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: gmii_rx_clk to eth/rx_er_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K15.I                Tiopi                 0.887   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUFG
                                                       ProtoComp698.IMUX.10
    BUFIO2_X4Y18.I       net (fanout=2)        0.214   gmii_rx_clk_IBUFG
    BUFIO2_X4Y18.IOCLK   Tbufcko_IOCLK         0.109   eth/bufio0
                                                       eth/bufio0
    ILOGIC_X27Y72.CLK0   net (fanout=10)       0.506   eth/rx_clk_io
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.996ns logic, 0.720ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sysclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sysclk                      |     10.000ns|      8.335ns|      9.900ns|            0|            0|         6123|        91999|
| TS_clocks_clk_125_i           |      8.000ns|      7.920ns|          N/A|            0|            0|        47475|            0|
| TS_clocks_clk_ipb_i           |     32.000ns|     12.450ns|          N/A|            0|            0|        30921|            0|
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout3                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout1                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      2.948ns|          N/A|            0|            0|           18|            0|
| lkout0                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      5.208ns|      5.106ns|          N/A|            0|            0|        13585|            0|
| lkout4                        |             |             |             |             |             |             |             |
| TS_slaves_TDCchannels_PLLgen_c|      3.125ns|      1.730ns|          N/A|            0|            0|            0|            0|
| lkout2                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_GMII_RX_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_GMII_RX_CLK                 |      8.000ns|      4.656ns|      1.059ns|            0|            0|         1797|            0|
| TS_eth_rx_clk_io              |      8.000ns|      1.059ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

5 constraints not met.
WARNING:Timing:3379 - The REFERENCE_PIN gmii_gtx_clk on constraint TIMEGRP 
   "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL        
   "gmii_gtx_clk" "RISING"; was not included as part of analysis.  The 
   REFERENCE_PIN keyword is being ignored.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rx_er  |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<0> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<1> |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<2> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<3> |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<4> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<5> |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<6> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
gmii_rxd<7> |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |eth/rx_clk_io     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sysclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
gmii_tx_en  |        15.706(R)|      SLOW  |         9.090(R)|      FAST  |clk125            |   0.000|
gmii_tx_er  |        15.900(R)|      SLOW  |         9.210(R)|      FAST  |clk125            |   0.000|
gmii_txd<0> |        15.919(R)|      SLOW  |         9.250(R)|      FAST  |clk125            |   0.000|
gmii_txd<1> |        15.909(R)|      SLOW  |         9.245(R)|      FAST  |clk125            |   0.000|
gmii_txd<2> |        15.895(R)|      SLOW  |         9.233(R)|      FAST  |clk125            |   0.000|
gmii_txd<3> |        15.620(R)|      SLOW  |         9.037(R)|      FAST  |clk125            |   0.000|
gmii_txd<4> |        15.931(R)|      SLOW  |         9.226(R)|      FAST  |clk125            |   0.000|
gmii_txd<5> |        15.962(R)|      SLOW  |         9.251(R)|      FAST  |clk125            |   0.000|
gmii_txd<6> |        15.617(R)|      SLOW  |         9.034(R)|      FAST  |clk125            |   0.000|
gmii_txd<7> |        15.627(R)|      SLOW  |         9.049(R)|      FAST  |clk125            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    4.656|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |   12.563|         |    1.474|         |
---------------+---------+---------+---------+---------+

OFFSET = IN 2 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 2.076; Ideal Clock Offset To Actual Clock 0.149; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rx_er        |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<0>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<1>       |    1.685(R)|      SLOW  |    0.384(R)|      FAST  |    0.315|    0.616|       -0.151|
gmii_rxd<2>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<3>       |    1.687(R)|      SLOW  |    0.382(R)|      FAST  |    0.313|    0.618|       -0.153|
gmii_rxd<4>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<5>       |    1.680(R)|      SLOW  |    0.389(R)|      FAST  |    0.320|    0.611|       -0.146|
gmii_rxd<6>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
gmii_rxd<7>       |    1.682(R)|      SLOW  |    0.387(R)|      FAST  |    0.318|    0.613|       -0.148|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.687|         -  |       0.389|         -  |    0.313|    0.611|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "TG_gmii_tx" OFFSET = OUT AFTER COMP "sysclk" REFERENCE_PIN BEL         "gmii_gtx_clk" "RISING";
Bus Skew: 0.345 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
gmii_tx_en                                     |       15.706|      SLOW  |        9.090|      FAST  |         0.089|
gmii_tx_er                                     |       15.900|      SLOW  |        9.210|      FAST  |         0.283|
gmii_txd<0>                                    |       15.919|      SLOW  |        9.250|      FAST  |         0.302|
gmii_txd<1>                                    |       15.909|      SLOW  |        9.245|      FAST  |         0.292|
gmii_txd<2>                                    |       15.895|      SLOW  |        9.233|      FAST  |         0.278|
gmii_txd<3>                                    |       15.620|      SLOW  |        9.037|      FAST  |         0.003|
gmii_txd<4>                                    |       15.931|      SLOW  |        9.226|      FAST  |         0.314|
gmii_txd<5>                                    |       15.962|      SLOW  |        9.251|      FAST  |         0.345|
gmii_txd<6>                                    |       15.617|      SLOW  |        9.034|      FAST  |         0.000|
gmii_txd<7>                                    |       15.627|      SLOW  |        9.049|      FAST  |         0.010|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 6  Score: 963  (Setup/Max: 963, Hold: 0)

Constraints cover 100143 paths, 3 nets, and 25128 connections

Design statistics:
   Minimum period:  12.450ns{1}   (Maximum frequency:  80.321MHz)
   Maximum path delay from/to any node:   1.999ns
   Maximum net skew:   0.260ns
   Minimum input required time before clock:   1.687ns
   Maximum output delay after clock:  15.962ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 24 11:48:22 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 559 MB



