// Seed: 1200031559
module module_0 (
    input logic id_0,
    input id_1
);
  assign id_2 = id_2 ? id_1 : 1;
  reg id_3;
  always @(id_2 or posedge id_1) begin
    id_3 = id_3;
    id_2 <= #1 id_2.id_3 + 1;
    id_2 <= id_1;
    id_3 <= 1;
  end
  reg id_4;
  always @(posedge ~|id_3) id_2 <= id_4;
  logic id_5;
  reg   id_6;
  logic id_7;
  type_14(
      id_4, id_6, 1
  );
  logic id_8;
endmodule
