{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580757357157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580757357157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 03 16:15:57 2020 " "Processing started: Mon Feb 03 16:15:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580757357157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580757357157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL1 -c PBL1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL1 -c PBL1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580757357157 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1580757357657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "LCD_Driver.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/LCD_Driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initialize_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file initialize_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 initialize_lcd " "Found entity 1: initialize_lcd" {  } { { "initialize_lcd.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/initialize_lcd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/pb1qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/pb1qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys " "Found entity 1: PB1Qsys" {  } { { "PB1Qsys/synthesis/PB1Qsys.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/PB1Qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "PB1Qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "PB1Qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_irq_mapper " "Found entity 1: PB1Qsys_irq_mapper" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_irq_mapper.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_mm_interconnect_0 " "Found entity 1: PB1Qsys_mm_interconnect_0" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pb1qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "PB1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357781 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "PB1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: PB1Qsys_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: PB1Qsys_mm_interconnect_0_rsp_xbar_mux" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_mm_interconnect_0_rsp_xbar_demux_001 " "Found entity 1: PB1Qsys_mm_interconnect_0_rsp_xbar_demux_001" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_rsp_xbar_demux_001.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: PB1Qsys_mm_interconnect_0_rsp_xbar_demux" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0_cmd_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0_cmd_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_mm_interconnect_0_cmd_xbar_mux_001 " "Found entity 1: PB1Qsys_mm_interconnect_0_cmd_xbar_mux_001" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_cmd_xbar_mux_001.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: PB1Qsys_mm_interconnect_0_cmd_xbar_mux" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: PB1Qsys_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: PB1Qsys_mm_interconnect_0_cmd_xbar_demux" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel PB1Qsys_mm_interconnect_0_id_router_001.sv(48) " "Verilog HDL Declaration information at PB1Qsys_mm_interconnect_0_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_id_router_001.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1580757357813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel PB1Qsys_mm_interconnect_0_id_router_001.sv(49) " "Verilog HDL Declaration information at PB1Qsys_mm_interconnect_0_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_id_router_001.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1580757357813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_mm_interconnect_0_id_router_001_default_decode " "Found entity 1: PB1Qsys_mm_interconnect_0_id_router_001_default_decode" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_id_router_001.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357813 ""} { "Info" "ISGN_ENTITY_NAME" "2 PB1Qsys_mm_interconnect_0_id_router_001 " "Found entity 2: PB1Qsys_mm_interconnect_0_id_router_001" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_id_router_001.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel PB1Qsys_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at PB1Qsys_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_id_router.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1580757357828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel PB1Qsys_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at PB1Qsys_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_id_router.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1580757357828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_mm_interconnect_0_id_router_default_decode " "Found entity 1: PB1Qsys_mm_interconnect_0_id_router_default_decode" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_id_router.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357828 ""} { "Info" "ISGN_ENTITY_NAME" "2 PB1Qsys_mm_interconnect_0_id_router " "Found entity 2: PB1Qsys_mm_interconnect_0_id_router" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_id_router.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel PB1Qsys_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at PB1Qsys_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1580757357828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel PB1Qsys_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at PB1Qsys_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1580757357828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: PB1Qsys_mm_interconnect_0_addr_router_001_default_decode" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357828 ""} { "Info" "ISGN_ENTITY_NAME" "2 PB1Qsys_mm_interconnect_0_addr_router_001 " "Found entity 2: PB1Qsys_mm_interconnect_0_addr_router_001" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel PB1Qsys_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at PB1Qsys_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_addr_router.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1580757357828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel PB1Qsys_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at PB1Qsys_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_addr_router.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1580757357828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_mm_interconnect_0_addr_router_default_decode " "Found entity 1: PB1Qsys_mm_interconnect_0_addr_router_default_decode" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_addr_router.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357828 ""} { "Info" "ISGN_ENTITY_NAME" "2 PB1Qsys_mm_interconnect_0_addr_router " "Found entity 2: PB1Qsys_mm_interconnect_0_addr_router" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_addr_router.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "PB1Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "PB1Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "PB1Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "PB1Qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "PB1Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "PB1Qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "PB1Qsys/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_nios2_qsys_0_custom_instruction_master_multi_xconnect " "Found entity 1: PB1Qsys_nios2_qsys_0_custom_instruction_master_multi_xconnect" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "PB1Qsys/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/shortlcdinit.v 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/shortlcdinit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShortLCDInit " "Found entity 1: ShortLCDInit" {  } { { "PB1Qsys/synthesis/submodules/ShortLCDInit.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/ShortLCDInit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_leds " "Found entity 1: PB1Qsys_leds" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_leds.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: PB1Qsys_jtag_uart_0_sim_scfifo_w" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357891 ""} { "Info" "ISGN_ENTITY_NAME" "2 PB1Qsys_jtag_uart_0_scfifo_w " "Found entity 2: PB1Qsys_jtag_uart_0_scfifo_w" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357891 ""} { "Info" "ISGN_ENTITY_NAME" "3 PB1Qsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: PB1Qsys_jtag_uart_0_sim_scfifo_r" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357891 ""} { "Info" "ISGN_ENTITY_NAME" "4 PB1Qsys_jtag_uart_0_scfifo_r " "Found entity 4: PB1Qsys_jtag_uart_0_scfifo_r" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357891 ""} { "Info" "ISGN_ENTITY_NAME" "5 PB1Qsys_jtag_uart_0 " "Found entity 5: PB1Qsys_jtag_uart_0" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_Buttons " "Found entity 1: PB1Qsys_Buttons" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_Buttons.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_Buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_onchip_memory2_0 " "Found entity 1: PB1Qsys_onchip_memory2_0" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_onchip_memory2_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_nios2_qsys_0_register_bank_a_module " "Found entity 1: PB1Qsys_nios2_qsys_0_register_bank_a_module" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357906 ""} { "Info" "ISGN_ENTITY_NAME" "2 PB1Qsys_nios2_qsys_0_register_bank_b_module " "Found entity 2: PB1Qsys_nios2_qsys_0_register_bank_b_module" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357906 ""} { "Info" "ISGN_ENTITY_NAME" "3 PB1Qsys_nios2_qsys_0_nios2_oci_debug " "Found entity 3: PB1Qsys_nios2_qsys_0_nios2_oci_debug" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357906 ""} { "Info" "ISGN_ENTITY_NAME" "4 PB1Qsys_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: PB1Qsys_nios2_qsys_0_ociram_sp_ram_module" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357906 ""} { "Info" "ISGN_ENTITY_NAME" "5 PB1Qsys_nios2_qsys_0_nios2_ocimem " "Found entity 5: PB1Qsys_nios2_qsys_0_nios2_ocimem" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357906 ""} { "Info" "ISGN_ENTITY_NAME" "6 PB1Qsys_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: PB1Qsys_nios2_qsys_0_nios2_avalon_reg" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357906 ""} { "Info" "ISGN_ENTITY_NAME" "7 PB1Qsys_nios2_qsys_0_nios2_oci_break " "Found entity 7: PB1Qsys_nios2_qsys_0_nios2_oci_break" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357906 ""} { "Info" "ISGN_ENTITY_NAME" "8 PB1Qsys_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: PB1Qsys_nios2_qsys_0_nios2_oci_xbrk" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357906 ""} { "Info" "ISGN_ENTITY_NAME" "9 PB1Qsys_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: PB1Qsys_nios2_qsys_0_nios2_oci_dbrk" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357906 ""} { "Info" "ISGN_ENTITY_NAME" "10 PB1Qsys_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: PB1Qsys_nios2_qsys_0_nios2_oci_itrace" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357906 ""} { "Info" "ISGN_ENTITY_NAME" "11 PB1Qsys_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: PB1Qsys_nios2_qsys_0_nios2_oci_td_mode" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357906 ""} { "Info" "ISGN_ENTITY_NAME" "12 PB1Qsys_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: PB1Qsys_nios2_qsys_0_nios2_oci_dtrace" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357906 ""} { "Info" "ISGN_ENTITY_NAME" "13 PB1Qsys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: PB1Qsys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357906 ""} { "Info" "ISGN_ENTITY_NAME" "14 PB1Qsys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: PB1Qsys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357906 ""} { "Info" "ISGN_ENTITY_NAME" "15 PB1Qsys_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: PB1Qsys_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357906 ""} { "Info" "ISGN_ENTITY_NAME" "16 PB1Qsys_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: PB1Qsys_nios2_qsys_0_nios2_oci_fifo" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357906 ""} { "Info" "ISGN_ENTITY_NAME" "17 PB1Qsys_nios2_qsys_0_nios2_oci_pib " "Found entity 17: PB1Qsys_nios2_qsys_0_nios2_oci_pib" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357906 ""} { "Info" "ISGN_ENTITY_NAME" "18 PB1Qsys_nios2_qsys_0_nios2_oci_im " "Found entity 18: PB1Qsys_nios2_qsys_0_nios2_oci_im" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357906 ""} { "Info" "ISGN_ENTITY_NAME" "19 PB1Qsys_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: PB1Qsys_nios2_qsys_0_nios2_performance_monitors" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357906 ""} { "Info" "ISGN_ENTITY_NAME" "20 PB1Qsys_nios2_qsys_0_nios2_oci " "Found entity 20: PB1Qsys_nios2_qsys_0_nios2_oci" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357906 ""} { "Info" "ISGN_ENTITY_NAME" "21 PB1Qsys_nios2_qsys_0 " "Found entity 21: PB1Qsys_nios2_qsys_0" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: PB1Qsys_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: PB1Qsys_nios2_qsys_0_jtag_debug_module_tck" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_nios2_qsys_0_oci_test_bench " "Found entity 1: PB1Qsys_nios2_qsys_0_oci_test_bench" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb1qsys/synthesis/submodules/pb1qsys_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pb1qsys/synthesis/submodules/pb1qsys_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB1Qsys_nios2_qsys_0_test_bench " "Found entity 1: PB1Qsys_nios2_qsys_0_test_bench" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0_test_bench.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pbl1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PBL1 " "Found entity 1: PBL1" {  } { { "PBL1.bdf" "" { Schematic "C:/altera/13.1/PBL1MicroArquitetura/PBL1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757357938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757357938 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "PB1Qsys_nios2_qsys_0.v(1605) " "Verilog HDL or VHDL warning at PB1Qsys_nios2_qsys_0.v(1605): conditional expression evaluates to a constant" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1580757357953 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "PB1Qsys_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at PB1Qsys_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1580757357953 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "PB1Qsys_nios2_qsys_0.v(1763) " "Verilog HDL or VHDL warning at PB1Qsys_nios2_qsys_0.v(1763): conditional expression evaluates to a constant" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1580757357953 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "PB1Qsys_nios2_qsys_0.v(2587) " "Verilog HDL or VHDL warning at PB1Qsys_nios2_qsys_0.v(2587): conditional expression evaluates to a constant" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1580757357953 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PB1Qsys " "Elaborating entity \"PB1Qsys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1580757358125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0 PB1Qsys_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"PB1Qsys_nios2_qsys_0\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\"" {  } { { "PB1Qsys/synthesis/PB1Qsys.v" "nios2_qsys_0" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/PB1Qsys.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_test_bench PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_test_bench:the_PB1Qsys_nios2_qsys_0_test_bench " "Elaborating entity \"PB1Qsys_nios2_qsys_0_test_bench\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_test_bench:the_PB1Qsys_nios2_qsys_0_test_bench\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "the_PB1Qsys_nios2_qsys_0_test_bench" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 3886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_register_bank_a_module PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_register_bank_a_module:PB1Qsys_nios2_qsys_0_register_bank_a " "Elaborating entity \"PB1Qsys_nios2_qsys_0_register_bank_a_module\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_register_bank_a_module:PB1Qsys_nios2_qsys_0_register_bank_a\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "PB1Qsys_nios2_qsys_0_register_bank_a" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 4385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_register_bank_a_module:PB1Qsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_register_bank_a_module:PB1Qsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "the_altsyncram" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_register_bank_a_module:PB1Qsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_register_bank_a_module:PB1Qsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580757358188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_register_bank_a_module:PB1Qsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_register_bank_a_module:PB1Qsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PB1Qsys_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"PB1Qsys_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358188 ""}  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580757358188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lvg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lvg1 " "Found entity 1: altsyncram_lvg1" {  } { { "db/altsyncram_lvg1.tdf" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/db/altsyncram_lvg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757358266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757358266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lvg1 PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_register_bank_a_module:PB1Qsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lvg1:auto_generated " "Elaborating entity \"altsyncram_lvg1\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_register_bank_a_module:PB1Qsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lvg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_register_bank_b_module PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_register_bank_b_module:PB1Qsys_nios2_qsys_0_register_bank_b " "Elaborating entity \"PB1Qsys_nios2_qsys_0_register_bank_b_module\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_register_bank_b_module:PB1Qsys_nios2_qsys_0_register_bank_b\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "PB1Qsys_nios2_qsys_0_register_bank_b" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 4406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_register_bank_b_module:PB1Qsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_register_bank_b_module:PB1Qsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "the_altsyncram" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_register_bank_b_module:PB1Qsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_register_bank_b_module:PB1Qsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580757358344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_register_bank_b_module:PB1Qsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_register_bank_b_module:PB1Qsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PB1Qsys_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"PB1Qsys_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358344 ""}  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580757358344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvg1 " "Found entity 1: altsyncram_mvg1" {  } { { "db/altsyncram_mvg1.tdf" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/db/altsyncram_mvg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757358422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757358422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mvg1 PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_register_bank_b_module:PB1Qsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mvg1:auto_generated " "Elaborating entity \"altsyncram_mvg1\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_register_bank_b_module:PB1Qsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mvg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_nios2_oci PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci " "Elaborating entity \"PB1Qsys_nios2_qsys_0_nios2_oci\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "the_PB1Qsys_nios2_qsys_0_nios2_oci" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 4898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_nios2_oci_debug PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_debug:the_PB1Qsys_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"PB1Qsys_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_debug:the_PB1Qsys_nios2_qsys_0_nios2_oci_debug\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "the_PB1Qsys_nios2_qsys_0_nios2_oci_debug" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_debug:the_PB1Qsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_debug:the_PB1Qsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_debug:the_PB1Qsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_debug:the_PB1Qsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580757358516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_debug:the_PB1Qsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_debug:the_PB1Qsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358516 ""}  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580757358516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_nios2_ocimem PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_ocimem:the_PB1Qsys_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"PB1Qsys_nios2_qsys_0_nios2_ocimem\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_ocimem:the_PB1Qsys_nios2_qsys_0_nios2_ocimem\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "the_PB1Qsys_nios2_qsys_0_nios2_ocimem" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_ociram_sp_ram_module PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_ocimem:the_PB1Qsys_nios2_qsys_0_nios2_ocimem\|PB1Qsys_nios2_qsys_0_ociram_sp_ram_module:PB1Qsys_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"PB1Qsys_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_ocimem:the_PB1Qsys_nios2_qsys_0_nios2_ocimem\|PB1Qsys_nios2_qsys_0_ociram_sp_ram_module:PB1Qsys_nios2_qsys_0_ociram_sp_ram\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "PB1Qsys_nios2_qsys_0_ociram_sp_ram" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_ocimem:the_PB1Qsys_nios2_qsys_0_nios2_ocimem\|PB1Qsys_nios2_qsys_0_ociram_sp_ram_module:PB1Qsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_ocimem:the_PB1Qsys_nios2_qsys_0_nios2_ocimem\|PB1Qsys_nios2_qsys_0_ociram_sp_ram_module:PB1Qsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "the_altsyncram" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_ocimem:the_PB1Qsys_nios2_qsys_0_nios2_ocimem\|PB1Qsys_nios2_qsys_0_ociram_sp_ram_module:PB1Qsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_ocimem:the_PB1Qsys_nios2_qsys_0_nios2_ocimem\|PB1Qsys_nios2_qsys_0_ociram_sp_ram_module:PB1Qsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580757358531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_ocimem:the_PB1Qsys_nios2_qsys_0_nios2_ocimem\|PB1Qsys_nios2_qsys_0_ociram_sp_ram_module:PB1Qsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_ocimem:the_PB1Qsys_nios2_qsys_0_nios2_ocimem\|PB1Qsys_nios2_qsys_0_ociram_sp_ram_module:PB1Qsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PB1Qsys_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"PB1Qsys_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358531 ""}  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580757358531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8691 " "Found entity 1: altsyncram_8691" {  } { { "db/altsyncram_8691.tdf" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/db/altsyncram_8691.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757358594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757358594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8691 PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_ocimem:the_PB1Qsys_nios2_qsys_0_nios2_ocimem\|PB1Qsys_nios2_qsys_0_ociram_sp_ram_module:PB1Qsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_8691:auto_generated " "Elaborating entity \"altsyncram_8691\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_ocimem:the_PB1Qsys_nios2_qsys_0_nios2_ocimem\|PB1Qsys_nios2_qsys_0_ociram_sp_ram_module:PB1Qsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_8691:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_nios2_avalon_reg PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_avalon_reg:the_PB1Qsys_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"PB1Qsys_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_avalon_reg:the_PB1Qsys_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "the_PB1Qsys_nios2_qsys_0_nios2_avalon_reg" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_nios2_oci_break PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_break:the_PB1Qsys_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"PB1Qsys_nios2_qsys_0_nios2_oci_break\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_break:the_PB1Qsys_nios2_qsys_0_nios2_oci_break\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "the_PB1Qsys_nios2_qsys_0_nios2_oci_break" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_nios2_oci_xbrk PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_xbrk:the_PB1Qsys_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"PB1Qsys_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_xbrk:the_PB1Qsys_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "the_PB1Qsys_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_nios2_oci_dbrk PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_dbrk:the_PB1Qsys_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"PB1Qsys_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_dbrk:the_PB1Qsys_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "the_PB1Qsys_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_nios2_oci_itrace PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_itrace:the_PB1Qsys_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"PB1Qsys_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_itrace:the_PB1Qsys_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "the_PB1Qsys_nios2_qsys_0_nios2_oci_itrace" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_nios2_oci_dtrace PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_dtrace:the_PB1Qsys_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"PB1Qsys_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_dtrace:the_PB1Qsys_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "the_PB1Qsys_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_nios2_oci_td_mode PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_dtrace:the_PB1Qsys_nios2_qsys_0_nios2_oci_dtrace\|PB1Qsys_nios2_qsys_0_nios2_oci_td_mode:PB1Qsys_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"PB1Qsys_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_dtrace:the_PB1Qsys_nios2_qsys_0_nios2_oci_dtrace\|PB1Qsys_nios2_qsys_0_nios2_oci_td_mode:PB1Qsys_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "PB1Qsys_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_nios2_oci_fifo PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_fifo:the_PB1Qsys_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"PB1Qsys_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_fifo:the_PB1Qsys_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "the_PB1Qsys_nios2_qsys_0_nios2_oci_fifo" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_fifo:the_PB1Qsys_nios2_qsys_0_nios2_oci_fifo\|PB1Qsys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_PB1Qsys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"PB1Qsys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_fifo:the_PB1Qsys_nios2_qsys_0_nios2_oci_fifo\|PB1Qsys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_PB1Qsys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "the_PB1Qsys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_fifo:the_PB1Qsys_nios2_qsys_0_nios2_oci_fifo\|PB1Qsys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_PB1Qsys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"PB1Qsys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_fifo:the_PB1Qsys_nios2_qsys_0_nios2_oci_fifo\|PB1Qsys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_PB1Qsys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "the_PB1Qsys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_nios2_oci_fifo_cnt_inc PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_fifo:the_PB1Qsys_nios2_qsys_0_nios2_oci_fifo\|PB1Qsys_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_PB1Qsys_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"PB1Qsys_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_fifo:the_PB1Qsys_nios2_qsys_0_nios2_oci_fifo\|PB1Qsys_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_PB1Qsys_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "the_PB1Qsys_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_oci_test_bench PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_fifo:the_PB1Qsys_nios2_qsys_0_nios2_oci_fifo\|PB1Qsys_nios2_qsys_0_oci_test_bench:the_PB1Qsys_nios2_qsys_0_oci_test_bench " "Elaborating entity \"PB1Qsys_nios2_qsys_0_oci_test_bench\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_fifo:the_PB1Qsys_nios2_qsys_0_nios2_oci_fifo\|PB1Qsys_nios2_qsys_0_oci_test_bench:the_PB1Qsys_nios2_qsys_0_oci_test_bench\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "the_PB1Qsys_nios2_qsys_0_oci_test_bench" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_nios2_oci_pib PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_pib:the_PB1Qsys_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"PB1Qsys_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_pib:the_PB1Qsys_nios2_qsys_0_nios2_oci_pib\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "the_PB1Qsys_nios2_qsys_0_nios2_oci_pib" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_nios2_oci_im PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_im:the_PB1Qsys_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"PB1Qsys_nios2_qsys_0_nios2_oci_im\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_nios2_oci_im:the_PB1Qsys_nios2_qsys_0_nios2_oci_im\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "the_PB1Qsys_nios2_qsys_0_nios2_oci_im" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "the_PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_jtag_debug_module_tck PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper\|PB1Qsys_nios2_qsys_0_jtag_debug_module_tck:the_PB1Qsys_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"PB1Qsys_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper\|PB1Qsys_nios2_qsys_0_jtag_debug_module_tck:the_PB1Qsys_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_PB1Qsys_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_jtag_debug_module_sysclk PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper\|PB1Qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_PB1Qsys_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"PB1Qsys_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper\|PB1Qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_PB1Qsys_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_PB1Qsys_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:PB1Qsys_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:PB1Qsys_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "PB1Qsys_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:PB1Qsys_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:PB1Qsys_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580757358734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:PB1Qsys_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:PB1Qsys_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358734 ""}  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580757358734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:PB1Qsys_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:PB1Qsys_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358734 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:PB1Qsys_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:PB1Qsys_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:PB1Qsys_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"PB1Qsys_nios2_qsys_0:nios2_qsys_0\|PB1Qsys_nios2_qsys_0_nios2_oci:the_PB1Qsys_nios2_qsys_0_nios2_oci\|PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:PB1Qsys_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_onchip_memory2_0 PB1Qsys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"PB1Qsys_onchip_memory2_0\" for hierarchy \"PB1Qsys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "PB1Qsys/synthesis/PB1Qsys.v" "onchip_memory2_0" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/PB1Qsys.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PB1Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PB1Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_onchip_memory2_0.v" "the_altsyncram" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PB1Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"PB1Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_onchip_memory2_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580757358750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PB1Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"PB1Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/altera/13.1/PBL1MicroArquitetura/onchip_mem.hex " "Parameter \"init_file\" = \"C:/altera/13.1/PBL1MicroArquitetura/onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358750 ""}  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_onchip_memory2_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580757358750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rte1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rte1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rte1 " "Found entity 1: altsyncram_rte1" {  } { { "db/altsyncram_rte1.tdf" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/db/altsyncram_rte1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757358828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757358828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rte1 PB1Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rte1:auto_generated " "Elaborating entity \"altsyncram_rte1\" for hierarchy \"PB1Qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rte1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_Buttons PB1Qsys_Buttons:buttons " "Elaborating entity \"PB1Qsys_Buttons\" for hierarchy \"PB1Qsys_Buttons:buttons\"" {  } { { "PB1Qsys/synthesis/PB1Qsys.v" "buttons" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/PB1Qsys.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_jtag_uart_0 PB1Qsys_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"PB1Qsys_jtag_uart_0\" for hierarchy \"PB1Qsys_jtag_uart_0:jtag_uart_0\"" {  } { { "PB1Qsys/synthesis/PB1Qsys.v" "jtag_uart_0" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/PB1Qsys.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_jtag_uart_0_scfifo_w PB1Qsys_jtag_uart_0:jtag_uart_0\|PB1Qsys_jtag_uart_0_scfifo_w:the_PB1Qsys_jtag_uart_0_scfifo_w " "Elaborating entity \"PB1Qsys_jtag_uart_0_scfifo_w\" for hierarchy \"PB1Qsys_jtag_uart_0:jtag_uart_0\|PB1Qsys_jtag_uart_0_scfifo_w:the_PB1Qsys_jtag_uart_0_scfifo_w\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" "the_PB1Qsys_jtag_uart_0_scfifo_w" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo PB1Qsys_jtag_uart_0:jtag_uart_0\|PB1Qsys_jtag_uart_0_scfifo_w:the_PB1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"PB1Qsys_jtag_uart_0:jtag_uart_0\|PB1Qsys_jtag_uart_0_scfifo_w:the_PB1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" "wfifo" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PB1Qsys_jtag_uart_0:jtag_uart_0\|PB1Qsys_jtag_uart_0_scfifo_w:the_PB1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"PB1Qsys_jtag_uart_0:jtag_uart_0\|PB1Qsys_jtag_uart_0_scfifo_w:the_PB1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580757358906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PB1Qsys_jtag_uart_0:jtag_uart_0\|PB1Qsys_jtag_uart_0_scfifo_w:the_PB1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"PB1Qsys_jtag_uart_0:jtag_uart_0\|PB1Qsys_jtag_uart_0_scfifo_w:the_PB1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358906 ""}  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580757358906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757358984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757358984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 PB1Qsys_jtag_uart_0:jtag_uart_0\|PB1Qsys_jtag_uart_0_scfifo_w:the_PB1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"PB1Qsys_jtag_uart_0:jtag_uart_0\|PB1Qsys_jtag_uart_0_scfifo_w:the_PB1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757358984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757359000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757359000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 PB1Qsys_jtag_uart_0:jtag_uart_0\|PB1Qsys_jtag_uart_0_scfifo_w:the_PB1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"PB1Qsys_jtag_uart_0:jtag_uart_0\|PB1Qsys_jtag_uart_0_scfifo_w:the_PB1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/altera/13.1/PBL1MicroArquitetura/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757359016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757359016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf PB1Qsys_jtag_uart_0:jtag_uart_0\|PB1Qsys_jtag_uart_0_scfifo_w:the_PB1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"PB1Qsys_jtag_uart_0:jtag_uart_0\|PB1Qsys_jtag_uart_0_scfifo_w:the_PB1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/altera/13.1/PBL1MicroArquitetura/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757359109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757359109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 PB1Qsys_jtag_uart_0:jtag_uart_0\|PB1Qsys_jtag_uart_0_scfifo_w:the_PB1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"PB1Qsys_jtag_uart_0:jtag_uart_0\|PB1Qsys_jtag_uart_0_scfifo_w:the_PB1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/altera/13.1/PBL1MicroArquitetura/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757359172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757359172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 PB1Qsys_jtag_uart_0:jtag_uart_0\|PB1Qsys_jtag_uart_0_scfifo_w:the_PB1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"PB1Qsys_jtag_uart_0:jtag_uart_0\|PB1Qsys_jtag_uart_0_scfifo_w:the_PB1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/altera/13.1/PBL1MicroArquitetura/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757359250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757359250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 PB1Qsys_jtag_uart_0:jtag_uart_0\|PB1Qsys_jtag_uart_0_scfifo_w:the_PB1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"PB1Qsys_jtag_uart_0:jtag_uart_0\|PB1Qsys_jtag_uart_0_scfifo_w:the_PB1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/altera/13.1/PBL1MicroArquitetura/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580757359328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580757359328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob PB1Qsys_jtag_uart_0:jtag_uart_0\|PB1Qsys_jtag_uart_0_scfifo_w:the_PB1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"PB1Qsys_jtag_uart_0:jtag_uart_0\|PB1Qsys_jtag_uart_0_scfifo_w:the_PB1Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/altera/13.1/PBL1MicroArquitetura/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_jtag_uart_0_scfifo_r PB1Qsys_jtag_uart_0:jtag_uart_0\|PB1Qsys_jtag_uart_0_scfifo_r:the_PB1Qsys_jtag_uart_0_scfifo_r " "Elaborating entity \"PB1Qsys_jtag_uart_0_scfifo_r\" for hierarchy \"PB1Qsys_jtag_uart_0:jtag_uart_0\|PB1Qsys_jtag_uart_0_scfifo_r:the_PB1Qsys_jtag_uart_0_scfifo_r\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" "the_PB1Qsys_jtag_uart_0_scfifo_r" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic PB1Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:PB1Qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"PB1Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:PB1Qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" "PB1Qsys_jtag_uart_0_alt_jtag_atlantic" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PB1Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:PB1Qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"PB1Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:PB1Qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580757359453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PB1Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:PB1Qsys_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"PB1Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:PB1Qsys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359453 ""}  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580757359453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_leds PB1Qsys_leds:leds " "Elaborating entity \"PB1Qsys_leds\" for hierarchy \"PB1Qsys_leds:leds\"" {  } { { "PB1Qsys/synthesis/PB1Qsys.v" "leds" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/PB1Qsys.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShortLCDInit ShortLCDInit:shortlcd_0 " "Elaborating entity \"ShortLCDInit\" for hierarchy \"ShortLCDInit:shortlcd_0\"" {  } { { "PB1Qsys/synthesis/PB1Qsys.v" "shortlcd_0" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/PB1Qsys.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator\"" {  } { { "PB1Qsys/synthesis/PB1Qsys.v" "nios2_qsys_0_custom_instruction_master_translator" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/PB1Qsys.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359453 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "PB1Qsys/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1580757359453 "|PB1Qsys|altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_nios2_qsys_0_custom_instruction_master_multi_xconnect PB1Qsys_nios2_qsys_0_custom_instruction_master_multi_xconnect:nios2_qsys_0_custom_instruction_master_multi_xconnect " "Elaborating entity \"PB1Qsys_nios2_qsys_0_custom_instruction_master_multi_xconnect\" for hierarchy \"PB1Qsys_nios2_qsys_0_custom_instruction_master_multi_xconnect:nios2_qsys_0_custom_instruction_master_multi_xconnect\"" {  } { { "PB1Qsys/synthesis/PB1Qsys.v" "nios2_qsys_0_custom_instruction_master_multi_xconnect" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/PB1Qsys.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0\"" {  } { { "PB1Qsys/synthesis/PB1Qsys.v" "nios2_qsys_0_custom_instruction_master_multi_slave_translator0" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/PB1Qsys.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359469 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "PB1Qsys/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580757359469 "|PB1Qsys|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "PB1Qsys/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580757359469 "|PB1Qsys|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "PB1Qsys/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1580757359469 "|PB1Qsys|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_mm_interconnect_0 PB1Qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"PB1Qsys_mm_interconnect_0\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "PB1Qsys/synthesis/PB1Qsys.v" "mm_interconnect_0" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/PB1Qsys.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator PB1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator PB1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PB1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PB1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PB1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:buttons_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:buttons_s1_translator\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" "buttons_s1_translator" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PB1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent PB1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" 959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent PB1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" 1041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent PB1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor PB1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "PB1Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo PB1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" 1165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_mm_interconnect_0_addr_router PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"PB1Qsys_mm_interconnect_0_addr_router\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_addr_router:addr_router\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" "addr_router" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" 1677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_mm_interconnect_0_addr_router_default_decode PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_addr_router:addr_router\|PB1Qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"PB1Qsys_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_addr_router:addr_router\|PB1Qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_addr_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_mm_interconnect_0_addr_router_001 PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"PB1Qsys_mm_interconnect_0_addr_router_001\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" "addr_router_001" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" 1693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_mm_interconnect_0_addr_router_001_default_decode PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_addr_router_001:addr_router_001\|PB1Qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"PB1Qsys_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_addr_router_001:addr_router_001\|PB1Qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_addr_router_001.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_mm_interconnect_0_id_router PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_id_router:id_router " "Elaborating entity \"PB1Qsys_mm_interconnect_0_id_router\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_id_router:id_router\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" "id_router" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" 1709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_mm_interconnect_0_id_router_default_decode PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_id_router:id_router\|PB1Qsys_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"PB1Qsys_mm_interconnect_0_id_router_default_decode\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_id_router:id_router\|PB1Qsys_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_mm_interconnect_0_id_router_001 PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_id_router_001:id_router_001 " "Elaborating entity \"PB1Qsys_mm_interconnect_0_id_router_001\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_id_router_001:id_router_001\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" "id_router_001" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" 1725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_mm_interconnect_0_id_router_001_default_decode PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_id_router_001:id_router_001\|PB1Qsys_mm_interconnect_0_id_router_001_default_decode:the_default_decode " "Elaborating entity \"PB1Qsys_mm_interconnect_0_id_router_001_default_decode\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_id_router_001:id_router_001\|PB1Qsys_mm_interconnect_0_id_router_001_default_decode:the_default_decode\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_id_router_001.sv" "the_default_decode" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_id_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_mm_interconnect_0_cmd_xbar_demux PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"PB1Qsys_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" "cmd_xbar_demux" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" 1814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_mm_interconnect_0_cmd_xbar_demux_001 PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"PB1Qsys_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" 1849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_mm_interconnect_0_cmd_xbar_mux PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"PB1Qsys_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" "cmd_xbar_mux" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" 1866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_mm_interconnect_0_cmd_xbar_mux_001 PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001 " "Elaborating entity \"PB1Qsys_mm_interconnect_0_cmd_xbar_mux_001\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" "cmd_xbar_mux_001" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" 1889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_cmd_xbar_mux_001.sv" "arb" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_cmd_xbar_mux_001.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "PB1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_mm_interconnect_0_rsp_xbar_demux PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"PB1Qsys_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" "rsp_xbar_demux" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" 1975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_mm_interconnect_0_rsp_xbar_demux_001 PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"PB1Qsys_mm_interconnect_0_rsp_xbar_demux_001\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" "rsp_xbar_demux_001" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" 1998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_mm_interconnect_0_rsp_xbar_mux PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"PB1Qsys_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" "rsp_xbar_mux" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" 2108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_rsp_xbar_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "PB1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_mm_interconnect_0_rsp_xbar_mux_001 PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"PB1Qsys_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0.v" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"PB1Qsys_mm_interconnect_0:mm_interconnect_0\|PB1Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "PB1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB1Qsys_irq_mapper PB1Qsys_irq_mapper:irq_mapper " "Elaborating entity \"PB1Qsys_irq_mapper\" for hierarchy \"PB1Qsys_irq_mapper:irq_mapper\"" {  } { { "PB1Qsys/synthesis/PB1Qsys.v" "irq_mapper" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/PB1Qsys.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "PB1Qsys/synthesis/PB1Qsys.v" "rst_controller" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/PB1Qsys.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "PB1Qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "PB1Qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580757359672 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1580757364077 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 3240 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" 348 -1 0 } } { "PB1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "PB1Qsys/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_customins_slave_translator.sv" 128 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_nios2_qsys_0.v" 3834 -1 0 } } { "PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/PB1Qsys_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "PB1Qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1580757364186 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1580757364186 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_read_write GND " "Pin \"lcd_read_write\" is stuck at GND" {  } { { "PB1Qsys/synthesis/PB1Qsys.v" "" { Text "C:/altera/13.1/PBL1MicroArquitetura/PB1Qsys/synthesis/PB1Qsys.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580757364999 "|PB1Qsys|lcd_read_write"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1580757364999 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580757365264 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1580757366248 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/PBL1MicroArquitetura/output_files/PBL1.map.smsg " "Generated suppressed messages file C:/altera/13.1/PBL1MicroArquitetura/output_files/PBL1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1580757366436 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1580757367061 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580757367061 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1947 " "Implemented 1947 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1580757367451 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1580757367451 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1774 " "Implemented 1774 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1580757367451 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1580757367451 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1580757367451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580757367529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 03 16:16:07 2020 " "Processing ended: Mon Feb 03 16:16:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580757367529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580757367529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580757367529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580757367529 ""}
