module hqm_sif 
 #(
  parameter HQM_SBE_DATAWIDTH = 8,
  parameter HQM_SBE_NPQUEUEDEPTH = 4,
  parameter HQM_SBE_PARITY_REQUIRED = 1,
  parameter HQM_SBE_PCQUEUEDEPTH = 4,
  parameter HQM_SFI_RX_BCM_EN = 1,
  parameter HQM_SFI_RX_BLOCK_EARLY_VLD_EN = 1,
  parameter HQM_SFI_RX_D = 32,
  parameter HQM_SFI_RX_DATA_AUX_PARITY_EN = 1,
  parameter HQM_SFI_RX_DATA_CRD_GRAN = 4,
  parameter HQM_SFI_RX_DATA_INTERLEAVE = 0,
  parameter HQM_SFI_RX_DATA_LAYER_EN = 1,
  parameter HQM_SFI_RX_DATA_MAX_FC_VC = 1,
  parameter HQM_SFI_RX_DATA_PARITY_EN = 1,
  parameter HQM_SFI_RX_DATA_PASS_HDR = 0,
  parameter HQM_SFI_RX_DS = 1,
  parameter HQM_SFI_RX_ECRC_SUPPORT = 0,
  parameter HQM_SFI_RX_FATAL_EN = 0,
  parameter HQM_SFI_RX_FLIT_MODE_PREFIX_EN = 0,
  parameter HQM_SFI_RX_H = 32,
  parameter HQM_SFI_RX_HDR_DATA_SEP = 1,
  parameter HQM_SFI_RX_HDR_MAX_FC_VC = 1,
  parameter HQM_SFI_RX_HGRAN = 4,
  parameter HQM_SFI_RX_HPARITY = 1,
  parameter HQM_SFI_RX_IDE_SUPPORT = 0,
  parameter HQM_SFI_RX_M = 1,
  parameter HQM_SFI_RX_MAX_CRD_CNT_WIDTH = 12,
  parameter HQM_SFI_RX_MAX_HDR_WIDTH = 32,
  parameter HQM_SFI_RX_NDCRD = 4,
  parameter HQM_SFI_RX_NHCRD = 4,
  parameter HQM_SFI_RX_NUM_SHARED_POOLS = 0,
  parameter HQM_SFI_RX_PCIE_MERGED_SELECT = 0,
  parameter HQM_SFI_RX_PCIE_SHARED_SELECT = 0,
  parameter HQM_SFI_RX_RBN = 3,
  parameter HQM_SFI_RX_SHARED_CREDIT_EN = 0,
  parameter HQM_SFI_RX_SH_DATA_CRD_BLK_SZ = 1,
  parameter HQM_SFI_RX_SH_HDR_CRD_BLK_SZ = 1,
  parameter HQM_SFI_RX_TBN = 1,
  parameter HQM_SFI_RX_TX_CRD_REG = 1,
  parameter HQM_SFI_RX_VIRAL_EN = 0,
  parameter HQM_SFI_RX_VR = 0,
  parameter HQM_SFI_RX_VT = 0,
  parameter HQM_SFI_TX_BCM_EN = 1,
  parameter HQM_SFI_TX_BLOCK_EARLY_VLD_EN = 1,
  parameter HQM_SFI_TX_D = 32,
  parameter HQM_SFI_TX_DATA_AUX_PARITY_EN = 1,
  parameter HQM_SFI_TX_DATA_CRD_GRAN = 4,
  parameter HQM_SFI_TX_DATA_INTERLEAVE = 0,
  parameter HQM_SFI_TX_DATA_LAYER_EN = 1,
  parameter HQM_SFI_TX_DATA_MAX_FC_VC = 1,
  parameter HQM_SFI_TX_DATA_PARITY_EN = 1,
  parameter HQM_SFI_TX_DATA_PASS_HDR = 0,
  parameter HQM_SFI_TX_DS = 1,
  parameter HQM_SFI_TX_ECRC_SUPPORT = 0,
  parameter HQM_SFI_TX_FATAL_EN = 0,
  parameter HQM_SFI_TX_FLIT_MODE_PREFIX_EN = 0,
  parameter HQM_SFI_TX_H = 32,
  parameter HQM_SFI_TX_HDR_DATA_SEP = 1,
  parameter HQM_SFI_TX_HDR_MAX_FC_VC = 1,
  parameter HQM_SFI_TX_HGRAN = 4,
  parameter HQM_SFI_TX_HPARITY = 1,
  parameter HQM_SFI_TX_IDE_SUPPORT = 0,
  parameter HQM_SFI_TX_M = 1,
  parameter HQM_SFI_TX_MAX_CRD_CNT_WIDTH = 12,
  parameter HQM_SFI_TX_MAX_HDR_WIDTH = 32,
  parameter HQM_SFI_TX_NDCRD = 4,
  parameter HQM_SFI_TX_NHCRD = 4,
  parameter HQM_SFI_TX_NUM_SHARED_POOLS = 0,
  parameter HQM_SFI_TX_PCIE_MERGED_SELECT = 0,
  parameter HQM_SFI_TX_PCIE_SHARED_SELECT = 0,
  parameter HQM_SFI_TX_RBN = 1,
  parameter HQM_SFI_TX_SHARED_CREDIT_EN = 0,
  parameter HQM_SFI_TX_SH_DATA_CRD_BLK_SZ = 1,
  parameter HQM_SFI_TX_SH_HDR_CRD_BLK_SZ = 1,
  parameter HQM_SFI_TX_TBN = 3,
  parameter HQM_SFI_TX_TX_CRD_REG = 1,
  parameter HQM_SFI_TX_VIRAL_EN = 0,
  parameter HQM_SFI_TX_VR = 0,
  parameter HQM_SFI_TX_VT = 0
)
(
input     pgcb_clk,
input     powergood_rst_b,
input     pma_safemode,
input     hqm_inp_gated_clk,
input     hqm_gated_rst_b,
input     strap_hqm_is_reg_ep,
input    [63:0]  strap_hqm_csr_cp,
input    [63:0]  strap_hqm_csr_rac,
input    [63:0]  strap_hqm_csr_wac,
input    [15:0]  strap_hqm_device_id,
input    [15:0]  strap_hqm_err_sb_dstid,
input    [7:0]  strap_hqm_err_sb_sai,
input    [7:0]  strap_hqm_tx_sai,
input    [7:0]  strap_hqm_cmpl_sai,
input    [7:0]  strap_hqm_resetprep_ack_sai,
input    [7:0]  strap_hqm_resetprep_sai_0,
input    [7:0]  strap_hqm_resetprep_sai_1,
input    [7:0]  strap_hqm_force_pok_sai_0,
input    [7:0]  strap_hqm_force_pok_sai_1,
input    [15:0]  strap_hqm_gpsb_srcid,
input     strap_hqm_16b_portids,
input    [15:0]  strap_hqm_do_serr_dstid,
input    [2:0]  strap_hqm_do_serr_tag,
input     strap_hqm_do_serr_sairs_valid,
input    [7:0]  strap_hqm_do_serr_sai,
input    [0:0]  strap_hqm_do_serr_rs,
output    side_pok,
input     side_clk,
output    side_clkreq,
input     side_clkack,
input     side_rst_b,
input    [2:0]  gpsb_side_ism_fabric,
output   [2:0]  gpsb_side_ism_agent,
input     side_pwrgate_pmc_wake,
input     gpsb_mpccup,
input     gpsb_mnpcup,
output    gpsb_mpcput,
output    gpsb_mnpput,
output    gpsb_meom,
output   [7:0]  gpsb_mpayload,
output    gpsb_mparity,
output    gpsb_tpccup,
output    gpsb_tnpcup,
input     gpsb_tpcput,
input     gpsb_tnpput,
input     gpsb_teom,
input    [7:0]  gpsb_tpayload,
input     gpsb_tparity,
output    sfi_tx_txcon_req,
input     sfi_tx_rxcon_ack,
input     sfi_tx_rxdiscon_nack,
input     sfi_tx_rx_empty,
output    sfi_tx_hdr_valid,
output    sfi_tx_hdr_early_valid,
output   [15:0]  sfi_tx_hdr_info_bytes,
output   [255:0]  sfi_tx_header,
input     sfi_tx_hdr_block,
input     sfi_tx_hdr_crd_rtn_valid,
input    [4:0]  sfi_tx_hdr_crd_rtn_vc_id,
input    [1:0]  sfi_tx_hdr_crd_rtn_fc_id,
input    [3:0]  sfi_tx_hdr_crd_rtn_value,
output    sfi_tx_hdr_crd_rtn_block,
output    sfi_tx_data_valid,
output    sfi_tx_data_early_valid,
output    sfi_tx_data_aux_parity,
output   [3:0]  sfi_tx_data_parity,
output   [7:0]  sfi_tx_data_poison,
output   [7:0]  sfi_tx_data_edb,
output   [0:0]  sfi_tx_data_start,
output   [7:0]  sfi_tx_data_end,
output   [7:0]  sfi_tx_data_info_byte,
output   [255:0]  sfi_tx_data,
input     sfi_tx_data_block,
input     sfi_tx_data_crd_rtn_valid,
input    [4:0]  sfi_tx_data_crd_rtn_vc_id,
input    [1:0]  sfi_tx_data_crd_rtn_fc_id,
input    [3:0]  sfi_tx_data_crd_rtn_value,
output    sfi_tx_data_crd_rtn_block,
input     sfi_rx_txcon_req,
output    sfi_rx_rxcon_ack,
output    sfi_rx_rxdiscon_nack,
output    sfi_rx_rx_empty,
input     sfi_rx_hdr_valid,
input     sfi_rx_hdr_early_valid,
input    [15:0]  sfi_rx_hdr_info_bytes,
input    [255:0]  sfi_rx_header,
output    sfi_rx_hdr_block,
output    sfi_rx_hdr_crd_rtn_valid,
output   [4:0]  sfi_rx_hdr_crd_rtn_vc_id,
output   [1:0]  sfi_rx_hdr_crd_rtn_fc_id,
output   [3:0]  sfi_rx_hdr_crd_rtn_value,
input     sfi_rx_hdr_crd_rtn_block,
input     sfi_rx_data_valid,
input     sfi_rx_data_early_valid,
input     sfi_rx_data_aux_parity,
input    [3:0]  sfi_rx_data_parity,
input    [7:0]  sfi_rx_data_poison,
input    [7:0]  sfi_rx_data_edb,
input    [0:0]  sfi_rx_data_start,
input    [7:0]  sfi_rx_data_end,
input    [7:0]  sfi_rx_data_info_byte,
input    [255:0]  sfi_rx_data,
output    sfi_rx_data_block,
output    sfi_rx_data_crd_rtn_valid,
output   [4:0]  sfi_rx_data_crd_rtn_vc_id,
output   [1:0]  sfi_rx_data_crd_rtn_fc_id,
output   [3:0]  sfi_rx_data_crd_rtn_value,
input     sfi_rx_data_crd_rtn_block,
input     prim_pwrgate_pmc_wake,
input     prim_freerun_clk,
input     prim_gated_clk,
input     prim_nonflr_clk,
input     prim_clkack,
output    prim_clkreq,
output    prim_clk_enable,
output    prim_clk_enable_cdc,
output    prim_clk_enable_sys,
output    prim_clk_ungate,
input     prim_rst_b,
output    prim_gated_rst_b,
output    flr_triggered,
output    psel,
output    penable,
output    pwrite,
output   [31:0]  paddr,
output   [31:0]  pwdata,
output   [19:0]  puser,
input     pready,
input     pslverr,
input    [31:0]  prdata,
input     prdata_par,
input     hcw_enq_in_ready,
output    hcw_enq_in_v,
output   [160:0]  hcw_enq_in_data,
output    write_buffer_mstr_ready,
input     write_buffer_mstr_v,
input    [638:0]  write_buffer_mstr,
input     sif_alarm_ready,
output    sif_alarm_v,
output   [24:0]  sif_alarm_data,
output    pci_cfg_sciov_en,
output    pci_cfg_pmsixctl_msie,
output    pci_cfg_pmsixctl_fm,
output   [1:0]  pm_state,
input     pm_fsm_d0tod3_ok,
input     pm_fsm_d3tod0_ok,
input     pm_fsm_in_run,
input     pm_allow_ing_drop,
input     hqm_proc_reset_done,
input     hqm_proc_idle,
input     hqm_flr_prep,
output    master_ctl_load,
output   [31:0]  master_ctl,
input     fdfx_sbparity_def,
input     fscan_byprst_b,
input     fscan_clkungate,
input     fscan_clkungate_syn,
input     fscan_latchclosed_b,
input     fscan_latchopen,
input     fscan_mode,
input     fscan_rstbypen,
input     fscan_shiften,
input     prim_jta_force_clkreq,
input     prim_jta_force_creditreq,
input     prim_jta_force_idle,
input     prim_jta_force_notidle,
input     gpsb_jta_clkgate_ovrd,
input     gpsb_jta_force_clkreq,
input     gpsb_jta_force_creditreq,
input     gpsb_jta_force_idle,
input     gpsb_jta_force_notidle,
input     cdc_prim_jta_force_clkreq,
input     cdc_prim_jta_clkgate_ovrd,
input     cdc_side_jta_force_clkreq,
input     cdc_side_jta_clkgate_ovrd,
output    fuse_force_on,
output    fuse_proc_disable,
input    [15:0]  early_fuses,
output    ip_ready,
input     strap_no_mgmt_acks,
output    reset_prep_ack,
input     pm_hqm_adr_assert,
output    hqm_pm_adr_ack,
output   [9:0]  hqm_triggers,
output   [679:0]  hqm_sif_visa,
output    rf_ibcpl_data_fifo_re,
output    rf_ibcpl_data_fifo_rclk,
output    rf_ibcpl_data_fifo_rclk_rst_n,
output   [7:0]  rf_ibcpl_data_fifo_raddr,
output   [7:0]  rf_ibcpl_data_fifo_waddr,
output    rf_ibcpl_data_fifo_we,
output    rf_ibcpl_data_fifo_wclk,
output    rf_ibcpl_data_fifo_wclk_rst_n,
output   [65:0]  rf_ibcpl_data_fifo_wdata,
input    [65:0]  rf_ibcpl_data_fifo_rdata,
output    rf_ibcpl_hdr_fifo_re,
output    rf_ibcpl_hdr_fifo_rclk,
output    rf_ibcpl_hdr_fifo_rclk_rst_n,
output   [7:0]  rf_ibcpl_hdr_fifo_raddr,
output   [7:0]  rf_ibcpl_hdr_fifo_waddr,
output    rf_ibcpl_hdr_fifo_we,
output    rf_ibcpl_hdr_fifo_wclk,
output    rf_ibcpl_hdr_fifo_wclk_rst_n,
output   [19:0]  rf_ibcpl_hdr_fifo_wdata,
input    [19:0]  rf_ibcpl_hdr_fifo_rdata,
output    rf_mstr_ll_data0_re,
output    rf_mstr_ll_data0_rclk,
output    rf_mstr_ll_data0_rclk_rst_n,
output   [7:0]  rf_mstr_ll_data0_raddr,
output   [7:0]  rf_mstr_ll_data0_waddr,
output    rf_mstr_ll_data0_we,
output    rf_mstr_ll_data0_wclk,
output    rf_mstr_ll_data0_wclk_rst_n,
output   [128:0]  rf_mstr_ll_data0_wdata,
input    [128:0]  rf_mstr_ll_data0_rdata,
output    rf_mstr_ll_data1_re,
output    rf_mstr_ll_data1_rclk,
output    rf_mstr_ll_data1_rclk_rst_n,
output   [7:0]  rf_mstr_ll_data1_raddr,
output   [7:0]  rf_mstr_ll_data1_waddr,
output    rf_mstr_ll_data1_we,
output    rf_mstr_ll_data1_wclk,
output    rf_mstr_ll_data1_wclk_rst_n,
output   [128:0]  rf_mstr_ll_data1_wdata,
input    [128:0]  rf_mstr_ll_data1_rdata,
output    rf_mstr_ll_data2_re,
output    rf_mstr_ll_data2_rclk,
output    rf_mstr_ll_data2_rclk_rst_n,
output   [7:0]  rf_mstr_ll_data2_raddr,
output   [7:0]  rf_mstr_ll_data2_waddr,
output    rf_mstr_ll_data2_we,
output    rf_mstr_ll_data2_wclk,
output    rf_mstr_ll_data2_wclk_rst_n,
output   [128:0]  rf_mstr_ll_data2_wdata,
input    [128:0]  rf_mstr_ll_data2_rdata,
output    rf_mstr_ll_data3_re,
output    rf_mstr_ll_data3_rclk,
output    rf_mstr_ll_data3_rclk_rst_n,
output   [7:0]  rf_mstr_ll_data3_raddr,
output   [7:0]  rf_mstr_ll_data3_waddr,
output    rf_mstr_ll_data3_we,
output    rf_mstr_ll_data3_wclk,
output    rf_mstr_ll_data3_wclk_rst_n,
output   [128:0]  rf_mstr_ll_data3_wdata,
input    [128:0]  rf_mstr_ll_data3_rdata,
output    rf_mstr_ll_hdr_re,
output    rf_mstr_ll_hdr_rclk,
output    rf_mstr_ll_hdr_rclk_rst_n,
output   [7:0]  rf_mstr_ll_hdr_raddr,
output   [7:0]  rf_mstr_ll_hdr_waddr,
output    rf_mstr_ll_hdr_we,
output    rf_mstr_ll_hdr_wclk,
output    rf_mstr_ll_hdr_wclk_rst_n,
output   [152:0]  rf_mstr_ll_hdr_wdata,
input    [152:0]  rf_mstr_ll_hdr_rdata,
output    rf_mstr_ll_hpa_re,
output    rf_mstr_ll_hpa_rclk,
output    rf_mstr_ll_hpa_rclk_rst_n,
output   [6:0]  rf_mstr_ll_hpa_raddr,
output   [6:0]  rf_mstr_ll_hpa_waddr,
output    rf_mstr_ll_hpa_we,
output    rf_mstr_ll_hpa_wclk,
output    rf_mstr_ll_hpa_wclk_rst_n,
output   [34:0]  rf_mstr_ll_hpa_wdata,
input    [34:0]  rf_mstr_ll_hpa_rdata,
output    rf_ri_tlq_fifo_npdata_re,
output    rf_ri_tlq_fifo_npdata_rclk,
output    rf_ri_tlq_fifo_npdata_rclk_rst_n,
output   [2:0]  rf_ri_tlq_fifo_npdata_raddr,
output   [2:0]  rf_ri_tlq_fifo_npdata_waddr,
output    rf_ri_tlq_fifo_npdata_we,
output    rf_ri_tlq_fifo_npdata_wclk,
output    rf_ri_tlq_fifo_npdata_wclk_rst_n,
output   [32:0]  rf_ri_tlq_fifo_npdata_wdata,
input    [32:0]  rf_ri_tlq_fifo_npdata_rdata,
output    rf_ri_tlq_fifo_nphdr_re,
output    rf_ri_tlq_fifo_nphdr_rclk,
output    rf_ri_tlq_fifo_nphdr_rclk_rst_n,
output   [2:0]  rf_ri_tlq_fifo_nphdr_raddr,
output   [2:0]  rf_ri_tlq_fifo_nphdr_waddr,
output    rf_ri_tlq_fifo_nphdr_we,
output    rf_ri_tlq_fifo_nphdr_wclk,
output    rf_ri_tlq_fifo_nphdr_wclk_rst_n,
output   [157:0]  rf_ri_tlq_fifo_nphdr_wdata,
input    [157:0]  rf_ri_tlq_fifo_nphdr_rdata,
output    rf_ri_tlq_fifo_pdata_re,
output    rf_ri_tlq_fifo_pdata_rclk,
output    rf_ri_tlq_fifo_pdata_rclk_rst_n,
output   [4:0]  rf_ri_tlq_fifo_pdata_raddr,
output   [4:0]  rf_ri_tlq_fifo_pdata_waddr,
output    rf_ri_tlq_fifo_pdata_we,
output    rf_ri_tlq_fifo_pdata_wclk,
output    rf_ri_tlq_fifo_pdata_wclk_rst_n,
output   [263:0]  rf_ri_tlq_fifo_pdata_wdata,
input    [263:0]  rf_ri_tlq_fifo_pdata_rdata,
output    rf_ri_tlq_fifo_phdr_re,
output    rf_ri_tlq_fifo_phdr_rclk,
output    rf_ri_tlq_fifo_phdr_rclk_rst_n,
output   [3:0]  rf_ri_tlq_fifo_phdr_raddr,
output   [3:0]  rf_ri_tlq_fifo_phdr_waddr,
output    rf_ri_tlq_fifo_phdr_we,
output    rf_ri_tlq_fifo_phdr_wclk,
output    rf_ri_tlq_fifo_phdr_wclk_rst_n,
output   [152:0]  rf_ri_tlq_fifo_phdr_wdata,
input    [152:0]  rf_ri_tlq_fifo_phdr_rdata,
output    rf_scrbd_mem_re,
output    rf_scrbd_mem_rclk,
output    rf_scrbd_mem_rclk_rst_n,
output   [7:0]  rf_scrbd_mem_raddr,
output   [7:0]  rf_scrbd_mem_waddr,
output    rf_scrbd_mem_we,
output    rf_scrbd_mem_wclk,
output    rf_scrbd_mem_wclk_rst_n,
output   [9:0]  rf_scrbd_mem_wdata,
input    [9:0]  rf_scrbd_mem_rdata,
output    rf_tlb_data0_4k_re,
output    rf_tlb_data0_4k_rclk,
output    rf_tlb_data0_4k_rclk_rst_n,
output   [3:0]  rf_tlb_data0_4k_raddr,
output   [3:0]  rf_tlb_data0_4k_waddr,
output    rf_tlb_data0_4k_we,
output    rf_tlb_data0_4k_wclk,
output    rf_tlb_data0_4k_wclk_rst_n,
output   [38:0]  rf_tlb_data0_4k_wdata,
input    [38:0]  rf_tlb_data0_4k_rdata,
output    rf_tlb_data1_4k_re,
output    rf_tlb_data1_4k_rclk,
output    rf_tlb_data1_4k_rclk_rst_n,
output   [3:0]  rf_tlb_data1_4k_raddr,
output   [3:0]  rf_tlb_data1_4k_waddr,
output    rf_tlb_data1_4k_we,
output    rf_tlb_data1_4k_wclk,
output    rf_tlb_data1_4k_wclk_rst_n,
output   [38:0]  rf_tlb_data1_4k_wdata,
input    [38:0]  rf_tlb_data1_4k_rdata,
output    rf_tlb_data2_4k_re,
output    rf_tlb_data2_4k_rclk,
output    rf_tlb_data2_4k_rclk_rst_n,
output   [3:0]  rf_tlb_data2_4k_raddr,
output   [3:0]  rf_tlb_data2_4k_waddr,
output    rf_tlb_data2_4k_we,
output    rf_tlb_data2_4k_wclk,
output    rf_tlb_data2_4k_wclk_rst_n,
output   [38:0]  rf_tlb_data2_4k_wdata,
input    [38:0]  rf_tlb_data2_4k_rdata,
output    rf_tlb_data3_4k_re,
output    rf_tlb_data3_4k_rclk,
output    rf_tlb_data3_4k_rclk_rst_n,
output   [3:0]  rf_tlb_data3_4k_raddr,
output   [3:0]  rf_tlb_data3_4k_waddr,
output    rf_tlb_data3_4k_we,
output    rf_tlb_data3_4k_wclk,
output    rf_tlb_data3_4k_wclk_rst_n,
output   [38:0]  rf_tlb_data3_4k_wdata,
input    [38:0]  rf_tlb_data3_4k_rdata,
output    rf_tlb_data4_4k_re,
output    rf_tlb_data4_4k_rclk,
output    rf_tlb_data4_4k_rclk_rst_n,
output   [3:0]  rf_tlb_data4_4k_raddr,
output   [3:0]  rf_tlb_data4_4k_waddr,
output    rf_tlb_data4_4k_we,
output    rf_tlb_data4_4k_wclk,
output    rf_tlb_data4_4k_wclk_rst_n,
output   [38:0]  rf_tlb_data4_4k_wdata,
input    [38:0]  rf_tlb_data4_4k_rdata,
output    rf_tlb_data5_4k_re,
output    rf_tlb_data5_4k_rclk,
output    rf_tlb_data5_4k_rclk_rst_n,
output   [3:0]  rf_tlb_data5_4k_raddr,
output   [3:0]  rf_tlb_data5_4k_waddr,
output    rf_tlb_data5_4k_we,
output    rf_tlb_data5_4k_wclk,
output    rf_tlb_data5_4k_wclk_rst_n,
output   [38:0]  rf_tlb_data5_4k_wdata,
input    [38:0]  rf_tlb_data5_4k_rdata,
output    rf_tlb_data6_4k_re,
output    rf_tlb_data6_4k_rclk,
output    rf_tlb_data6_4k_rclk_rst_n,
output   [3:0]  rf_tlb_data6_4k_raddr,
output   [3:0]  rf_tlb_data6_4k_waddr,
output    rf_tlb_data6_4k_we,
output    rf_tlb_data6_4k_wclk,
output    rf_tlb_data6_4k_wclk_rst_n,
output   [38:0]  rf_tlb_data6_4k_wdata,
input    [38:0]  rf_tlb_data6_4k_rdata,
output    rf_tlb_data7_4k_re,
output    rf_tlb_data7_4k_rclk,
output    rf_tlb_data7_4k_rclk_rst_n,
output   [3:0]  rf_tlb_data7_4k_raddr,
output   [3:0]  rf_tlb_data7_4k_waddr,
output    rf_tlb_data7_4k_we,
output    rf_tlb_data7_4k_wclk,
output    rf_tlb_data7_4k_wclk_rst_n,
output   [38:0]  rf_tlb_data7_4k_wdata,
input    [38:0]  rf_tlb_data7_4k_rdata,
output    rf_tlb_tag0_4k_re,
output    rf_tlb_tag0_4k_rclk,
output    rf_tlb_tag0_4k_rclk_rst_n,
output   [3:0]  rf_tlb_tag0_4k_raddr,
output   [3:0]  rf_tlb_tag0_4k_waddr,
output    rf_tlb_tag0_4k_we,
output    rf_tlb_tag0_4k_wclk,
output    rf_tlb_tag0_4k_wclk_rst_n,
output   [84:0]  rf_tlb_tag0_4k_wdata,
input    [84:0]  rf_tlb_tag0_4k_rdata,
output    rf_tlb_tag1_4k_re,
output    rf_tlb_tag1_4k_rclk,
output    rf_tlb_tag1_4k_rclk_rst_n,
output   [3:0]  rf_tlb_tag1_4k_raddr,
output   [3:0]  rf_tlb_tag1_4k_waddr,
output    rf_tlb_tag1_4k_we,
output    rf_tlb_tag1_4k_wclk,
output    rf_tlb_tag1_4k_wclk_rst_n,
output   [84:0]  rf_tlb_tag1_4k_wdata,
input    [84:0]  rf_tlb_tag1_4k_rdata,
output    rf_tlb_tag2_4k_re,
output    rf_tlb_tag2_4k_rclk,
output    rf_tlb_tag2_4k_rclk_rst_n,
output   [3:0]  rf_tlb_tag2_4k_raddr,
output   [3:0]  rf_tlb_tag2_4k_waddr,
output    rf_tlb_tag2_4k_we,
output    rf_tlb_tag2_4k_wclk,
output    rf_tlb_tag2_4k_wclk_rst_n,
output   [84:0]  rf_tlb_tag2_4k_wdata,
input    [84:0]  rf_tlb_tag2_4k_rdata,
output    rf_tlb_tag3_4k_re,
output    rf_tlb_tag3_4k_rclk,
output    rf_tlb_tag3_4k_rclk_rst_n,
output   [3:0]  rf_tlb_tag3_4k_raddr,
output   [3:0]  rf_tlb_tag3_4k_waddr,
output    rf_tlb_tag3_4k_we,
output    rf_tlb_tag3_4k_wclk,
output    rf_tlb_tag3_4k_wclk_rst_n,
output   [84:0]  rf_tlb_tag3_4k_wdata,
input    [84:0]  rf_tlb_tag3_4k_rdata,
output    rf_tlb_tag4_4k_re,
output    rf_tlb_tag4_4k_rclk,
output    rf_tlb_tag4_4k_rclk_rst_n,
output   [3:0]  rf_tlb_tag4_4k_raddr,
output   [3:0]  rf_tlb_tag4_4k_waddr,
output    rf_tlb_tag4_4k_we,
output    rf_tlb_tag4_4k_wclk,
output    rf_tlb_tag4_4k_wclk_rst_n,
output   [84:0]  rf_tlb_tag4_4k_wdata,
input    [84:0]  rf_tlb_tag4_4k_rdata,
output    rf_tlb_tag5_4k_re,
output    rf_tlb_tag5_4k_rclk,
output    rf_tlb_tag5_4k_rclk_rst_n,
output   [3:0]  rf_tlb_tag5_4k_raddr,
output   [3:0]  rf_tlb_tag5_4k_waddr,
output    rf_tlb_tag5_4k_we,
output    rf_tlb_tag5_4k_wclk,
output    rf_tlb_tag5_4k_wclk_rst_n,
output   [84:0]  rf_tlb_tag5_4k_wdata,
input    [84:0]  rf_tlb_tag5_4k_rdata,
output    rf_tlb_tag6_4k_re,
output    rf_tlb_tag6_4k_rclk,
output    rf_tlb_tag6_4k_rclk_rst_n,
output   [3:0]  rf_tlb_tag6_4k_raddr,
output   [3:0]  rf_tlb_tag6_4k_waddr,
output    rf_tlb_tag6_4k_we,
output    rf_tlb_tag6_4k_wclk,
output    rf_tlb_tag6_4k_wclk_rst_n,
output   [84:0]  rf_tlb_tag6_4k_wdata,
input    [84:0]  rf_tlb_tag6_4k_rdata,
output    rf_tlb_tag7_4k_re,
output    rf_tlb_tag7_4k_rclk,
output    rf_tlb_tag7_4k_rclk_rst_n,
output   [3:0]  rf_tlb_tag7_4k_raddr,
output   [3:0]  rf_tlb_tag7_4k_waddr,
output    rf_tlb_tag7_4k_we,
output    rf_tlb_tag7_4k_wclk,
output    rf_tlb_tag7_4k_wclk_rst_n,
output   [84:0]  rf_tlb_tag7_4k_wdata,
input    [84:0]  rf_tlb_tag7_4k_rdata
);

endmodule // hqm_sif
