# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.1 Build 222 10/21/2009 SJ Web Edition
# Date created = 10:24:07  June 29, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		CPU_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C50F672C6
set_global_assignment -name TOP_LEVEL_ENTITY CPU
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 9.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:24:07  JUNE 29, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION 9.1
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name SIMULATION_MODE FUNCTIONAL
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE CPU.vwf
set_global_assignment -name BDF_FILE ../../BCDÏÔÊ¾ÒëÂë/BCD_HEX/BCD_HEX.bdf
set_global_assignment -name BDF_FILE ../../Æß¶ÎÒëÂëÆ÷/HEX7/HEX7.bdf
set_global_assignment -name VHDL_FILE ../../BCD×ª»»Æ÷/encode_BCD/encode_BCD.vhd
set_global_assignment -name BDF_FILE "../../Êý¾Ý»º´æÆ÷-DR/DR/DR.bdf"
set_global_assignment -name AHDL_FILE "../../Êý¾Ý»º´æÆ÷-DR/DR/lpm_latch8_DR.tdf"
set_global_assignment -name VHDL_FILE ../../ÔËËãÆ÷/ALU/ALU.vhd
set_global_assignment -name AHDL_FILE ../../²Ù×÷¿ØÖÆÆ÷/OC/lpm_mux_A41.tdf
set_global_assignment -name AHDL_FILE ../../²Ù×÷¿ØÖÆÆ÷/OC/lpm_mux_B41.tdf
set_global_assignment -name AHDL_FILE ../../²Ù×÷¿ØÖÆÆ÷/OC/lpm_mux_oc41.tdf
set_global_assignment -name BDF_FILE ../../²Ù×÷¿ØÖÆÆ÷/OC/OC.bdf
set_global_assignment -name BDF_FILE ../../Í¨ÓÃ¼Ä´æÆ÷/GeneralPurposeRegister/GeneralPurposeRegister.bdf
set_global_assignment -name AHDL_FILE "../../ËÄÑ¡Ò»-¼Ä´æÆ÷/mux41/lpm_mux41.tdf"
set_global_assignment -name BDF_FILE "../../ËÄÑ¡Ò»-¼Ä´æÆ÷/mux41/mux41.bdf"
set_global_assignment -name BDF_FILE ../../¼Ä´æÆ÷×é/FourRegister/FourRegister.bdf
set_global_assignment -name AHDL_FILE ../../¼Ä´æÆ÷×é/FourRegister/lpm_latch_reg8bit.tdf
set_global_assignment -name AHDL_FILE ../../¼Ä´æÆ÷×é/FourRegister/lpm_latch8.tdf
set_global_assignment -name AHDL_FILE ../../Êý¾Ý´æ´¢Æ÷/ROM_data/lpm_rom_data.tdf
set_global_assignment -name BDF_FILE ../../Êý¾Ý´æ´¢Æ÷/ROM_data/ROM_data.bdf
set_global_assignment -name BDF_FILE ../../ËÄ½ÚÅÄÂö³å/FourPulseGenerator/FourPulseGenerator.bdf
set_global_assignment -name BDF_FILE "../../Ö¸Áî¼Ä´æÆ÷-IR/IR/IR.bdf"
set_global_assignment -name AHDL_FILE "../../Ö¸Áî¼Ä´æÆ÷-IR/IR/lpm_latch_IR.tdf"
set_global_assignment -name AHDL_FILE ../../³ÌÐò¼ÆÊýÆ÷/PC/lpm_counter_pc.tdf
set_global_assignment -name BDF_FILE ../../³ÌÐò¼ÆÊýÆ÷/PC/PC.bdf
set_global_assignment -name BDF_FILE ../../Ö¸Áî´æ´¢Æ÷/ROM_instruction/Block1.bdf
set_global_assignment -name AHDL_FILE ../../Ö¸Áî´æ´¢Æ÷/ROM_instruction/lpm_ir.tdf
set_global_assignment -name BDF_FILE ../../Ö¸Áî´æ´¢Æ÷/ROM_instruction/ROM_instruction.bdf
set_global_assignment -name BDF_FILE CPU.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE CPU.vwf
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top