git clone --depth 1 --no-tags https://github.com/Gokulkrishna-c/MIPS-32-Pipeline-proc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526072509
git clone --depth 1 --no-tags https://github.com/Akansh-Agarwal/-Look-up-Table-LUT-Optimization-for-Memory-Based-Computations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525015619
git clone --depth 1 --no-tags https://github.com/islam-nasser0/Design-UART-module-tx-rx-synthesis-in-design-compiler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527314686
git clone --depth 1 --no-tags https://github.com/LStrying/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527176783
git clone --depth 1 --no-tags https://github.com/nimeshshedge/Brent-Kung-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526307270
git clone --depth 1 --no-tags https://github.com/Aryan-333/DSDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527532706
git clone --depth 1 --no-tags https://github.com/Souhardya-Mondal/Design-of-Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525402861
git clone --depth 1 --no-tags https://github.com/Himanshu5298/Ring-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525642446
git clone --depth 1 --no-tags https://github.com/ZeyadZaki/user_proj_mul32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526587739
git clone --depth 1 --no-tags https://github.com/PriyanshKasyap/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526644819
git clone --depth 1 --no-tags https://github.com/cy384/seven-segment-with-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531275798
git clone --depth 1 --no-tags https://github.com/kishor-pamar/sudoku_solver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530270373
git clone --depth 1 --no-tags https://github.com/ianloic/tinytapeout-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530312816
git clone --depth 1 --no-tags https://github.com/mengstr/TinyTapeout1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530992098
git clone --depth 1 --no-tags https://github.com/hosein-mokarian/tinytapeout_counter_3to8_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530778022
git clone --depth 1 --no-tags https://github.com/Naderatef10/Pipelined-Mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530443440
git clone --depth 1 --no-tags https://github.com/DaveyPocket/chaser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529694121
git clone --depth 1 --no-tags https://github.com/benlaurie/twistedringcounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529845293
git clone --depth 1 --no-tags https://github.com/raha96/tinycharacters-locked.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529966264
git clone --depth 1 --no-tags https://github.com/kushazsehgal/CoA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525737408
git clone --depth 1 --no-tags https://github.com/amit94302/async_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525362355
git clone --depth 1 --no-tags https://github.com/Farbod-Siahkali/Computer-Architecture-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525101742
git clone --depth 1 --no-tags https://github.com/manish-pp/IITB_RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525097110
git clone --depth 1 --no-tags https://github.com/213070088/16-x-8-Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525060113
git clone --depth 1 --no-tags https://github.com/rfadc/asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525117163
git clone --depth 1 --no-tags https://github.com/jinhyeok1003/GIT_PRACTICE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525267840
git clone --depth 1 --no-tags https://github.com/Mounika129/Pipilined-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526497462
git clone --depth 1 --no-tags https://github.com/spammeLoop/spammeLoop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526575015
git clone --depth 1 --no-tags https://github.com/KirolosMa/FPGA_flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526656664
git clone --depth 1 --no-tags https://github.com/MariamFarouk26/washing-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526703899
git clone --depth 1 --no-tags https://github.com/MadejSzymon/de10standard_FPGA_Invaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526669144
git clone --depth 1 --no-tags https://github.com/Gaurav138-Nan/FIFO-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527162259
git clone --depth 1 --no-tags https://github.com/bessembhiri/Digital_Electronics_SupEqual10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530637457
git clone --depth 1 --no-tags https://github.com/omarzalah/LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530650997
git clone --depth 1 --no-tags https://github.com/bessembhiri/DigitalElectronics_Adder4_Decimal_Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530656855
git clone --depth 1 --no-tags https://github.com/KoalaYuFeng/Net4FPGAs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530192474
git clone --depth 1 --no-tags https://github.com/fluxfocus/tttest1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530663190
git clone --depth 1 --no-tags https://github.com/deXter969/BCD-adder-subtractor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529873673
git clone --depth 1 --no-tags https://github.com/erbert-gadelha/-IF674-grupo7-2022-2-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529726619
git clone --depth 1 --no-tags https://github.com/nemo2255/32-bits-single-cycle-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529849133
git clone --depth 1 --no-tags https://github.com/Spaced-Cowboy/gowin-pll-ddr3-BrianHG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529744390
git clone --depth 1 --no-tags https://github.com/Venkateshkgp400/IIRfilter-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529571982
git clone --depth 1 --no-tags https://github.com/dylanlimonlime/Space-Invaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526256761
git clone --depth 1 --no-tags https://github.com/mablinov/caravel_hello_world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526324595
git clone --depth 1 --no-tags https://github.com/vjkr/icarussimulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528724129
git clone --depth 1 --no-tags https://github.com/Aaaaaaakash/Restoring_Square_Root-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524639678
git clone --depth 1 --no-tags https://github.com/mabrains/temperature_sensor_mpw7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524921556
git clone --depth 1 --no-tags https://github.com/msaideroglu/clear.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527248701
git clone --depth 1 --no-tags https://github.com/AhmedSherif-12/Low-Power-Configurable-Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527514655
git clone --depth 1 --no-tags https://github.com/donghao118/PipelineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527522620
git clone --depth 1 --no-tags https://github.com/rishav-singh-0/uart-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527860933
git clone --depth 1 --no-tags https://github.com/Kuotta/FPGA-Realtime-Object-Tracking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528624969
git clone --depth 1 --no-tags https://github.com/Jeremiah-Jiang/EE2026-Iron-Man-Shooter-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528503788
git clone --depth 1 --no-tags https://github.com/eslamhussein20/UART_IN_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527596270
git clone --depth 1 --no-tags https://github.com/mattvenn/tristate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529945634
git clone --depth 1 --no-tags https://github.com/aiunderstand/tinytapeout_bintristateloadablecounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531149828
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f22/solve-ho-gcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530896285
git clone --depth 1 --no-tags https://github.com/gohil-vasudev/ATTRITION.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530789226
git clone --depth 1 --no-tags https://github.com/Scleverlin/chisel_learn8.25.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528786492
git clone --depth 1 --no-tags https://github.com/likhigowda/Sequence-detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524964320
git clone --depth 1 --no-tags https://github.com/srinivasgazula/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525402897
git clone --depth 1 --no-tags https://github.com/toof-jp/computer-aided-logic-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525369270
git clone --depth 1 --no-tags https://github.com/Mahi36/Superscalar-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525428816
git clone --depth 1 --no-tags https://github.com/CemBelentepe/OdbemOpenLane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525505998
git clone --depth 1 --no-tags https://github.com/Prajakta-S-Kamble/Implementation-of-APB-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525508737
git clone --depth 1 --no-tags https://github.com/WeiXXXXVVVV/ELA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529899391
git clone --depth 1 --no-tags https://github.com/kambadur/bcd_to_7seg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530226404
git clone --depth 1 --no-tags https://github.com/priyanka-raina/chipathon-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529122826
git clone --depth 1 --no-tags https://github.com/amanshaikh45/8-Bit-Dadda-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528327568
git clone --depth 1 --no-tags https://github.com/kinnerparikh/CMPEN331.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529740101
git clone --depth 1 --no-tags https://github.com/bradysalz/pll_tiny_tapeout_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529759181
git clone --depth 1 --no-tags https://github.com/gregdavill/tinytapeout-wokwi-74x1G02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529723365
git clone --depth 1 --no-tags https://github.com/anmehta4/Computer-Architecture---Processor-and-ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529412618
git clone --depth 1 --no-tags https://github.com/AlyElruby/UART_TX_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529817019
git clone --depth 1 --no-tags https://github.com/alanvgreen/tinytapeout4bitadder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529817922
git clone --depth 1 --no-tags https://github.com/Talha-Ahmed-1/tinytapeout_flop_regfile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529873276
git clone --depth 1 --no-tags https://github.com/dingfen/Learn-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528514690
git clone --depth 1 --no-tags https://github.com/SakshamKamath/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528769708
git clone --depth 1 --no-tags https://github.com/SharangDP/sync_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527794824
git clone --depth 1 --no-tags https://github.com/tayutayufk/caravel_tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528470973
git clone --depth 1 --no-tags https://github.com/gatecat/tinytapeout-srlut-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530375355
git clone --depth 1 --no-tags https://github.com/cpldcpu/tinytapeout_mcpu6bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530404104
git clone --depth 1 --no-tags https://github.com/alirafiqmalik/Nucore-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530495749
git clone --depth 1 --no-tags https://github.com/benpye/tinytapeout-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529673265
git clone --depth 1 --no-tags https://github.com/toyoshim/MahJamma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529564616
git clone --depth 1 --no-tags https://github.com/bessembhiri/Digital_Electronics_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530628896
git clone --depth 1 --no-tags https://github.com/bessembhiri/Digital_Electronics_Sub10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530640885
git clone --depth 1 --no-tags https://github.com/zzy666666zzy/RISCV_32I_AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527346587
git clone --depth 1 --no-tags https://github.com/krisY999/Verilog-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527144432
git clone --depth 1 --no-tags https://github.com/jeronimopenha/kmeans_oc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527214800
git clone --depth 1 --no-tags https://github.com/Synyster008/COEN6741.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525608018
git clone --depth 1 --no-tags https://github.com/jmsdoc/VerilogStudy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525288257
git clone --depth 1 --no-tags https://github.com/Arch1610/6-stage-pipelined-IITB-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526174209
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/tokenizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527054972
git clone --depth 1 --no-tags https://github.com/JuanMoya/user_proj_mul32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526800388
git clone --depth 1 --no-tags https://github.com/tarun-prakash/caravel_counter_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526324731
git clone --depth 1 --no-tags https://github.com/Amrsamy1072/user_proj_mul32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526619195
