INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/counter_4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/delay_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/desen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module desen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/structural.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module structural
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/toggle_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toggle_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_12/ex_2/ex_2.srcs/sources_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
