<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-583</identifier><datestamp>2011-12-15T09:56:55Z</datestamp><dc:title>A simple and direct method for interface characterization of OFETs</dc:title><dc:creator>SRINIVAS, P</dc:creator><dc:creator>TIWARI, SP</dc:creator><dc:creator>RAVAL, HN</dc:creator><dc:creator>RAMESH, RN</dc:creator><dc:creator>CAHYADI, T</dc:creator><dc:creator>MHAISALKAR, SG</dc:creator><dc:creator>RAMGOPAL RAO, V</dc:creator><dc:subject>mosfet</dc:subject><dc:subject>dielectric materials</dc:subject><dc:subject>interface states</dc:subject><dc:subject>organic compounds</dc:subject><dc:subject>semiconductor device measurement</dc:subject><dc:subject>silicon compounds</dc:subject><dc:description>Multi-frequency transconductance technique is successfully applied in this work for the first time for interface characterization of OFETs. Standard charge pumping measurements are used on silicon MOSFETs for the validation of MFT technique. The method is implemented on pentacene as well as the P3HT based OFETs with SiO2 as the gate dielectric. Our results show interface state densities in the range of 1012/cm2/eV for both the samples. The P3HT films are also shown to have additional trap centres which respond to frequencies above 100 kHz. Our results therefore clearly indicate that the MFT technique is indeed a highly useful technique for interface characterization of OFETs.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2009-01-29T12:07:31Z</dc:date><dc:date>2011-11-28T07:16:59Z</dc:date><dc:date>2011-12-15T09:56:55Z</dc:date><dc:date>2009-01-29T12:07:31Z</dc:date><dc:date>2011-11-28T07:16:59Z</dc:date><dc:date>2011-12-15T09:56:55Z</dc:date><dc:date>2007</dc:date><dc:type>Article</dc:type><dc:identifier>Proceedings of the 14th International Symposium on the Physical and Failure Analysis of Integrated Circuits, Bangalore, India, 11-13 July 2007, 306-309</dc:identifier><dc:identifier>978-1-4244-1015-6</dc:identifier><dc:identifier>10.1109/IPFA.2007.4378107</dc:identifier><dc:identifier>http://hdl.handle.net/10054/583</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/583</dc:identifier><dc:language>en</dc:language></oai_dc:dc>