

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed Apr 26 22:26:32 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        dct.prj
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  672|  672|  673|  673|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |                      |           |  Latency  |  Interval | Pipeline|
        |       Instance       |   Module  | min | max | min | max |   Type  |
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |grp_dct_2d_fu_165     |dct_2d     |  537|  537|  537|  537|   none  |
        |grp_read_data_fu_194  |read_data  |   66|   66|   66|   66|   none  |
        +----------------------+-----------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	7  / (exitcond_flatten)
	6  / (!exitcond_flatten)
6 --> 
	5  / true
7 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: buf_2d_in_0 (14)  [1/1] 2.39ns  loc: resource/lab3/dct.c:81
:3  %buf_2d_in_0 = alloca [8 x i16], align 2

ST_1: buf_2d_in_1 (15)  [1/1] 2.39ns  loc: resource/lab3/dct.c:81
:4  %buf_2d_in_1 = alloca [8 x i16], align 2

ST_1: buf_2d_in_2 (16)  [1/1] 2.39ns  loc: resource/lab3/dct.c:81
:5  %buf_2d_in_2 = alloca [8 x i16], align 2

ST_1: buf_2d_in_3 (17)  [1/1] 2.39ns  loc: resource/lab3/dct.c:81
:6  %buf_2d_in_3 = alloca [8 x i16], align 2

ST_1: buf_2d_in_4 (18)  [1/1] 2.39ns  loc: resource/lab3/dct.c:81
:7  %buf_2d_in_4 = alloca [8 x i16], align 2

ST_1: buf_2d_in_5 (19)  [1/1] 2.39ns  loc: resource/lab3/dct.c:81
:8  %buf_2d_in_5 = alloca [8 x i16], align 2

ST_1: buf_2d_in_6 (20)  [1/1] 2.39ns  loc: resource/lab3/dct.c:81
:9  %buf_2d_in_6 = alloca [8 x i16], align 2

ST_1: buf_2d_in_7 (21)  [1/1] 2.39ns  loc: resource/lab3/dct.c:81
:10  %buf_2d_in_7 = alloca [8 x i16], align 2

ST_1: buf_2d_out (22)  [1/1] 2.71ns
:11  %buf_2d_out = alloca [64 x i16], align 2

ST_1: StgValue_17 (23)  [2/2] 0.00ns  loc: resource/lab3/dct.c:85
:12  call fastcc void @read_data([64 x i16]* %input_r, [8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7) nounwind


 <State 2>: 0.00ns
ST_2: StgValue_18 (23)  [1/2] 0.00ns  loc: resource/lab3/dct.c:85
:12  call fastcc void @read_data([64 x i16]* %input_r, [8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7) nounwind


 <State 3>: 0.00ns
ST_3: StgValue_19 (24)  [2/2] 0.00ns  loc: resource/lab3/dct.c:87
:13  call fastcc void @dct_2d([8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7, [64 x i16]* %buf_2d_out) nounwind


 <State 4>: 1.57ns
ST_4: StgValue_20 (11)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !19

ST_4: StgValue_21 (12)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !25

ST_4: StgValue_22 (13)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

ST_4: StgValue_23 (24)  [1/2] 0.00ns  loc: resource/lab3/dct.c:87
:13  call fastcc void @dct_2d([8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7, [64 x i16]* %buf_2d_out) nounwind

ST_4: StgValue_24 (25)  [1/1] 1.57ns  loc: resource/lab3/dct.c:71->resource/lab3/dct.c:90
:14  br label %1


 <State 5>: 7.68ns
ST_5: indvar_flatten (27)  [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_5: r_i (28)  [1/1] 0.00ns  loc: resource/lab3/dct.c:71->resource/lab3/dct.c:90
:1  %r_i = phi i4 [ 0, %0 ], [ %r_i_cast4_mid2_v, %.reset ]

ST_5: c_i (29)  [1/1] 0.00ns
:2  %c_i = phi i4 [ 0, %0 ], [ %c, %.reset ]

ST_5: exitcond_flatten (30)  [1/1] 1.97ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_5: indvar_flatten_next (31)  [1/1] 1.72ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_5: StgValue_30 (32)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %write_data.exit, label %.reset

ST_5: r (34)  [1/1] 0.80ns  loc: resource/lab3/dct.c:71->resource/lab3/dct.c:90
.reset:0  %r = add i4 1, %r_i

ST_5: exitcond_i3 (37)  [1/1] 1.88ns  loc: resource/lab3/dct.c:73->resource/lab3/dct.c:90
.reset:3  %exitcond_i3 = icmp eq i4 %c_i, -8

ST_5: c_i_mid2 (38)  [1/1] 1.37ns  loc: resource/lab3/dct.c:73->resource/lab3/dct.c:90
.reset:4  %c_i_mid2 = select i1 %exitcond_i3, i4 0, i4 %c_i

ST_5: r_i_cast4_mid2_v (39)  [1/1] 1.37ns  loc: resource/lab3/dct.c:71->resource/lab3/dct.c:90
.reset:5  %r_i_cast4_mid2_v = select i1 %exitcond_i3, i4 %r, i4 %r_i

ST_5: tmp (40)  [1/1] 0.00ns  loc: resource/lab3/dct.c:71->resource/lab3/dct.c:90
.reset:6  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i_cast4_mid2_v, i3 0)

ST_5: tmp_44_cast (41)  [1/1] 0.00ns  loc: resource/lab3/dct.c:71->resource/lab3/dct.c:90
.reset:7  %tmp_44_cast = zext i7 %tmp to i8

ST_5: tmp_16 (42)  [1/1] 0.00ns  loc: resource/lab3/dct.c:71->resource/lab3/dct.c:90
.reset:8  %tmp_16 = trunc i4 %r_i_cast4_mid2_v to i3

ST_5: tmp_i_mid2 (43)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset:9  %tmp_i_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_16, i3 0)

ST_5: c_i_cast2 (44)  [1/1] 0.00ns  loc: resource/lab3/dct.c:73->resource/lab3/dct.c:90
.reset:10  %c_i_cast2 = zext i4 %c_i_mid2 to i6

ST_5: c_i_cast1_cast (45)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset:11  %c_i_cast1_cast = zext i4 %c_i_mid2 to i8

ST_5: tmp_s (46)  [1/1] 1.72ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset:12  %tmp_s = add i8 %tmp_44_cast, %c_i_cast1_cast

ST_5: tmp_46_cast (47)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset:13  %tmp_46_cast = zext i8 %tmp_s to i32

ST_5: buf_2d_out_addr (48)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset:14  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i32 0, i32 %tmp_46_cast

ST_5: buf_2d_out_load (52)  [2/2] 2.71ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_5: sum3_i (53)  [1/1] 1.72ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset:19  %sum3_i = add i6 %tmp_i_mid2, %c_i_cast2

ST_5: c (58)  [1/1] 0.80ns  loc: resource/lab3/dct.c:73->resource/lab3/dct.c:90
.reset:24  %c = add i4 1, %c_i_mid2


 <State 6>: 5.42ns
ST_6: StgValue_47 (35)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @WR_Loop_Row_WR_Loop_s)

ST_6: empty (36)  [1/1] 0.00ns
.reset:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_6: StgValue_49 (49)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset:15  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str12) nounwind

ST_6: tmp_2_i (50)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset:16  %tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12) nounwind

ST_6: StgValue_51 (51)  [1/1] 0.00ns  loc: resource/lab3/dct.c:75->resource/lab3/dct.c:90
.reset:17  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_6: buf_2d_out_load (52)  [1/2] 2.71ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_6: sum3_i_cast (54)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset:20  %sum3_i_cast = zext i6 %sum3_i to i32

ST_6: output_addr (55)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset:21  %output_addr = getelementptr [64 x i16]* %output_r, i32 0, i32 %sum3_i_cast

ST_6: StgValue_55 (56)  [1/1] 2.71ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset:22  store i16 %buf_2d_out_load, i16* %output_addr, align 2

ST_6: empty_14 (57)  [1/1] 0.00ns  loc: resource/lab3/dct.c:74->resource/lab3/dct.c:90
.reset:23  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_2_i) nounwind

ST_6: StgValue_57 (59)  [1/1] 0.00ns
.reset:25  br label %1


 <State 7>: 0.00ns
ST_7: StgValue_58 (61)  [1/1] 0.00ns  loc: resource/lab3/dct.c:91
write_data.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf_2d_in_0         (alloca           ) [ 00111000]
buf_2d_in_1         (alloca           ) [ 00111000]
buf_2d_in_2         (alloca           ) [ 00111000]
buf_2d_in_3         (alloca           ) [ 00111000]
buf_2d_in_4         (alloca           ) [ 00111000]
buf_2d_in_5         (alloca           ) [ 00111000]
buf_2d_in_6         (alloca           ) [ 00111000]
buf_2d_in_7         (alloca           ) [ 00111000]
buf_2d_out          (alloca           ) [ 00111110]
StgValue_18         (call             ) [ 00000000]
StgValue_20         (specbitsmap      ) [ 00000000]
StgValue_21         (specbitsmap      ) [ 00000000]
StgValue_22         (spectopmodule    ) [ 00000000]
StgValue_23         (call             ) [ 00000000]
StgValue_24         (br               ) [ 00001110]
indvar_flatten      (phi              ) [ 00000100]
r_i                 (phi              ) [ 00000100]
c_i                 (phi              ) [ 00000100]
exitcond_flatten    (icmp             ) [ 00000110]
indvar_flatten_next (add              ) [ 00001110]
StgValue_30         (br               ) [ 00000000]
r                   (add              ) [ 00000000]
exitcond_i3         (icmp             ) [ 00000000]
c_i_mid2            (select           ) [ 00000000]
r_i_cast4_mid2_v    (select           ) [ 00001110]
tmp                 (bitconcatenate   ) [ 00000000]
tmp_44_cast         (zext             ) [ 00000000]
tmp_16              (trunc            ) [ 00000000]
tmp_i_mid2          (bitconcatenate   ) [ 00000000]
c_i_cast2           (zext             ) [ 00000000]
c_i_cast1_cast      (zext             ) [ 00000000]
tmp_s               (add              ) [ 00000000]
tmp_46_cast         (zext             ) [ 00000000]
buf_2d_out_addr     (getelementptr    ) [ 00000110]
sum3_i              (add              ) [ 00000110]
c                   (add              ) [ 00001110]
StgValue_47         (specloopname     ) [ 00000000]
empty               (speclooptripcount) [ 00000000]
StgValue_49         (specloopname     ) [ 00000000]
tmp_2_i             (specregionbegin  ) [ 00000000]
StgValue_51         (specpipeline     ) [ 00000000]
buf_2d_out_load     (load             ) [ 00000000]
sum3_i_cast         (zext             ) [ 00000000]
output_addr         (getelementptr    ) [ 00000000]
StgValue_55         (store            ) [ 00000000]
empty_14            (specregionend    ) [ 00000000]
StgValue_57         (br               ) [ 00001110]
StgValue_58         (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_data"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_2d"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WR_Loop_Row_WR_Loop_s"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="buf_2d_in_0_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_0/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="buf_2d_in_1_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="buf_2d_in_2_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="buf_2d_in_3_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="buf_2d_in_4_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_4/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buf_2d_in_5_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_5/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="buf_2d_in_6_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_6/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="buf_2d_in_7_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_7/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="buf_2d_out_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="buf_2d_out_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="8" slack="0"/>
<pin id="112" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_out_load/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="output_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="6" slack="0"/>
<pin id="123" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="StgValue_55_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_55/6 "/>
</bind>
</comp>

<comp id="132" class="1005" name="indvar_flatten_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="1"/>
<pin id="134" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="7" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="143" class="1005" name="r_i_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="1"/>
<pin id="145" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="r_i_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i/5 "/>
</bind>
</comp>

<comp id="154" class="1005" name="c_i_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="1"/>
<pin id="156" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="c_i_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_dct_2d_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="169" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="170" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="171" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="172" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="173" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="174" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="175" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="176" dir="0" index="10" bw="14" slack="0"/>
<pin id="177" dir="0" index="11" bw="15" slack="0"/>
<pin id="178" dir="0" index="12" bw="15" slack="0"/>
<pin id="179" dir="0" index="13" bw="15" slack="0"/>
<pin id="180" dir="0" index="14" bw="15" slack="0"/>
<pin id="181" dir="0" index="15" bw="15" slack="0"/>
<pin id="182" dir="0" index="16" bw="15" slack="0"/>
<pin id="183" dir="0" index="17" bw="15" slack="0"/>
<pin id="184" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_19/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_read_data_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="0" index="2" bw="16" slack="0"/>
<pin id="198" dir="0" index="3" bw="16" slack="0"/>
<pin id="199" dir="0" index="4" bw="16" slack="0"/>
<pin id="200" dir="0" index="5" bw="16" slack="0"/>
<pin id="201" dir="0" index="6" bw="16" slack="0"/>
<pin id="202" dir="0" index="7" bw="16" slack="0"/>
<pin id="203" dir="0" index="8" bw="16" slack="0"/>
<pin id="204" dir="0" index="9" bw="16" slack="0"/>
<pin id="205" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="exitcond_flatten_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="0" index="1" bw="7" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="indvar_flatten_next_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="r_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="0"/>
<pin id="231" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="exitcond_i3_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i3/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="c_i_mid2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="4" slack="0"/>
<pin id="244" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_i_mid2/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="r_i_cast4_mid2_v_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="4" slack="0"/>
<pin id="251" dir="0" index="2" bw="4" slack="0"/>
<pin id="252" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_i_cast4_mid2_v/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="0"/>
<pin id="258" dir="0" index="1" bw="4" slack="0"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_44_cast_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44_cast/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_16_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_i_mid2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="0" index="1" bw="3" slack="0"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_mid2/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="c_i_cast2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i_cast2/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="c_i_cast1_cast_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i_cast1_cast/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_s_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="0"/>
<pin id="291" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_46_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46_cast/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sum3_i_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="0"/>
<pin id="301" dir="0" index="1" bw="4" slack="0"/>
<pin id="302" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3_i/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="c_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="4" slack="0"/>
<pin id="308" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sum3_i_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_i_cast/6 "/>
</bind>
</comp>

<comp id="315" class="1005" name="exitcond_flatten_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="319" class="1005" name="indvar_flatten_next_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="0"/>
<pin id="321" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="324" class="1005" name="r_i_cast4_mid2_v_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="0"/>
<pin id="326" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r_i_cast4_mid2_v "/>
</bind>
</comp>

<comp id="329" class="1005" name="buf_2d_out_addr_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="1"/>
<pin id="331" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr "/>
</bind>
</comp>

<comp id="334" class="1005" name="sum3_i_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="1"/>
<pin id="336" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sum3_i "/>
</bind>
</comp>

<comp id="339" class="1005" name="c_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="50" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="108" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="50" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="114" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="165" pin=10"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="165" pin=11"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="165" pin=12"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="165" pin=13"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="165" pin=14"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="165" pin=15"/></net>

<net id="192"><net_src comp="16" pin="0"/><net_sink comp="165" pin=16"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="165" pin=17"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="208"><net_src comp="72" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="209"><net_src comp="76" pin="1"/><net_sink comp="194" pin=3"/></net>

<net id="210"><net_src comp="80" pin="1"/><net_sink comp="194" pin=4"/></net>

<net id="211"><net_src comp="84" pin="1"/><net_sink comp="194" pin=5"/></net>

<net id="212"><net_src comp="88" pin="1"/><net_sink comp="194" pin=6"/></net>

<net id="213"><net_src comp="92" pin="1"/><net_sink comp="194" pin=7"/></net>

<net id="214"><net_src comp="96" pin="1"/><net_sink comp="194" pin=8"/></net>

<net id="215"><net_src comp="100" pin="1"/><net_sink comp="194" pin=9"/></net>

<net id="220"><net_src comp="136" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="136" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="38" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="40" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="147" pin="4"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="158" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="158" pin="4"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="234" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="228" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="147" pin="4"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="44" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="248" pin="3"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="267"><net_src comp="256" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="248" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="48" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="46" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="283"><net_src comp="240" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="240" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="264" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="303"><net_src comp="272" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="280" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="40" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="240" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="311" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="318"><net_src comp="216" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="222" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="327"><net_src comp="248" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="332"><net_src comp="108" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="337"><net_src comp="299" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="342"><net_src comp="305" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="158" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {6 }
 - Input state : 
	Port: dct : input_r | {1 2 }
	Port: dct : dct_coeff_table_0 | {3 4 }
	Port: dct : dct_coeff_table_1 | {3 4 }
	Port: dct : dct_coeff_table_2 | {3 4 }
	Port: dct : dct_coeff_table_3 | {3 4 }
	Port: dct : dct_coeff_table_4 | {3 4 }
	Port: dct : dct_coeff_table_5 | {3 4 }
	Port: dct : dct_coeff_table_6 | {3 4 }
	Port: dct : dct_coeff_table_7 | {3 4 }
  - Chain level:
	State 1
		StgValue_17 : 1
	State 2
	State 3
	State 4
	State 5
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_30 : 2
		r : 1
		exitcond_i3 : 1
		c_i_mid2 : 2
		r_i_cast4_mid2_v : 2
		tmp : 3
		tmp_44_cast : 4
		tmp_16 : 3
		tmp_i_mid2 : 4
		c_i_cast2 : 3
		c_i_cast1_cast : 3
		tmp_s : 5
		tmp_46_cast : 6
		buf_2d_out_addr : 7
		buf_2d_out_load : 8
		sum3_i : 5
		c : 3
	State 6
		output_addr : 1
		StgValue_55 : 2
		empty_14 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   call   |      grp_dct_2d_fu_165     |    3    |    16   |  62.301 |   1328  |   562   |
|          |    grp_read_data_fu_194    |    0    |    0    |  1.571  |    44   |    40   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          | indvar_flatten_next_fu_222 |    0    |    0    |    0    |    0    |    7    |
|          |          r_fu_228          |    0    |    0    |    0    |    0    |    4    |
|    add   |        tmp_s_fu_288        |    0    |    0    |    0    |    0    |    7    |
|          |        sum3_i_fu_299       |    0    |    0    |    0    |    0    |    6    |
|          |          c_fu_305          |    0    |    0    |    0    |    0    |    4    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|  select  |       c_i_mid2_fu_240      |    0    |    0    |    0    |    0    |    4    |
|          |   r_i_cast4_mid2_v_fu_248  |    0    |    0    |    0    |    0    |    4    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   icmp   |   exitcond_flatten_fu_216  |    0    |    0    |    0    |    0    |    3    |
|          |     exitcond_i3_fu_234     |    0    |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|         tmp_fu_256         |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_i_mid2_fu_272     |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |     tmp_44_cast_fu_264     |    0    |    0    |    0    |    0    |    0    |
|          |      c_i_cast2_fu_280      |    0    |    0    |    0    |    0    |    0    |
|   zext   |    c_i_cast1_cast_fu_284   |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_46_cast_fu_294     |    0    |    0    |    0    |    0    |    0    |
|          |     sum3_i_cast_fu_311     |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   trunc  |        tmp_16_fu_268       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   Total  |                            |    3    |    16   |  63.872 |   1372  |   643   |
|----------|----------------------------|---------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
|   buf_2d_in_0   |    0   |   32   |    2   |
|   buf_2d_in_1   |    0   |   32   |    2   |
|   buf_2d_in_2   |    0   |   32   |    2   |
|   buf_2d_in_3   |    0   |   32   |    2   |
|   buf_2d_in_4   |    0   |   32   |    2   |
|   buf_2d_in_5   |    0   |   32   |    2   |
|   buf_2d_in_6   |    0   |   32   |    2   |
|   buf_2d_in_7   |    0   |   32   |    2   |
|    buf_2d_out   |    1   |    0   |    0   |
|dct_coeff_table_0|    0   |   14   |    2   |
|dct_coeff_table_1|    0   |   15   |    2   |
|dct_coeff_table_2|    0   |   15   |    2   |
|dct_coeff_table_3|    0   |   15   |    2   |
|dct_coeff_table_4|    0   |   15   |    2   |
|dct_coeff_table_5|    0   |   15   |    2   |
|dct_coeff_table_6|    0   |   15   |    2   |
|dct_coeff_table_7|    0   |   15   |    2   |
+-----------------+--------+--------+--------+
|      Total      |    1   |   375  |   32   |
+-----------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  buf_2d_out_addr_reg_329  |    6   |
|        c_i_reg_154        |    4   |
|         c_reg_339         |    4   |
|  exitcond_flatten_reg_315 |    1   |
|indvar_flatten_next_reg_319|    7   |
|   indvar_flatten_reg_132  |    7   |
|  r_i_cast4_mid2_v_reg_324 |    4   |
|        r_i_reg_143        |    4   |
|       sum3_i_reg_334      |    6   |
+---------------------------+--------+
|           Total           |   43   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_114 |  p0  |   2  |   6  |   12   ||    6    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   12   ||  1.571  ||    6    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |   16   |   63   |  1372  |   643  |
|   Memory  |    1   |    -   |    -   |   375  |   32   |
|Multiplexer|    -   |    -   |    1   |    -   |    6   |
|  Register |    -   |    -   |    -   |   43   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   16   |   65   |  1790  |   681  |
+-----------+--------+--------+--------+--------+--------+
