<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
  <head>
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=11" />
    <meta name="generator" content="Doxygen 1.12.0" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>RIOT OS: cpu/cc26x0_cc13x0/include/cc26x0_cc13x0_prcm.h File Reference</title>
    <link href="tabs.css" rel="stylesheet" type="text/css" />
    <script type="text/javascript" src="jquery.js"></script>
    <script type="text/javascript" src="dynsections.js"></script>
    <script type="text/javascript" src="clipboard.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
    <link href="doxygen.css" rel="stylesheet" type="text/css" />
    <link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="global.css" rel="stylesheet" type="text/css"/>
    <!-- ... other metadata & script includes ... -->
    <script
      type="text/javascript"
      src="doxygen-awesome-paragraph-link.js"
    ></script>
      <script type="text/javascript" src="doxygen-awesome-interactive-toc.js"></script>
    <!-- <link href="pagefind/pagefind-ui.css" rel="stylesheet"> -->
    <script src="pagefind/pagefind-ui.js"></script>
    <script>
      // Check whether the PagefindUI class is available
      if (typeof PagefindUI === "undefined") {
        console.warn("PagefindUI class is not available | Dev Build");
      } else {
        // // Remove the "searchstub" element and initialize the PagefindUI class
        // document.getElementById("#searchstub").remove();
        // Initialize the PagefindUI class with the element id "search"
        window.addEventListener("DOMContentLoaded", (event) => {
          new PagefindUI({
            element: "#pagefindsearch",
            showSubResults: true,
            showImages: false,
            resetStyles: false,
            mergeFilter: {
              "Information Source": "API Documentation",
            },
            mergeIndex: [{
              bundlePath: "https://riot.annsann.eu/pagefind",
              mergeFilter: {
                "Information Source": "Guides",
              }
          }], 
          });
        });
      }
    </script>
  </head>
  <body>
    <div>
        <div id="top">
          <!-- do not remove this div, it is closed by doxygen! -->
          <div id="titlearea">
            <table cellspacing="0" cellpadding="0">
              <tbody>
                <tr id="projectrow">
                  <td id="projectlogo">
                    <img alt="Logo" src="riot-logo.svg"  />
                  </td>
                  <td id="projectalign">
                    <div id="projectname">
                      RIOT OS
                    </div>
                    <div id="projectbrief">The friendly Operating System for the Internet of Things</div>
                  </td>
                </tr>
              </tbody>
            </table>
            <div
              id="searchbox"
              class="searchboxui"
            >
                <button
                id="enable-search-box"
                class="searchbutton"
                >
                <p>üê∏üîé</p>
                <p>Search</p>
              </button>
              <div id="pagefindsearch" class="hidden"></div>
            </div>
          </div>
        </div>
        <script>
          /* When the user clicks on the button, toggle between hiding and showing the search box content */
          document.getElementById("enable-search-box").addEventListener("click", function () {
            var searchbox = document.getElementById("pagefindsearch");
            if (searchbox.classList.contains("hidden")) {
              searchbox.classList.remove("hidden");
              /* Focus on the search input field (classname pagefind-ui__search-input) */
              searchbox.querySelector(".pagefind-ui__search-input").focus();
            } else {
              searchbox.classList.add("hidden");
            }
          });
        </script>
        <!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('cc26x0__cc13x0__prcm_8h.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">cc26x0_cc13x0_prcm.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__cc26x0__cc13x0.html">TI CC26x0/CC13x0</a> &raquo; <a class="el" href="group__cpu__cc26x0__cc13x0__definitions.html">TI CC26x0/CC13x0 definitions</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>CC26x0/CC13x0 PRCM register definitions.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CC26x0/CC13x0 PRCM register definitions. </p>
</div><div class="textblock"><code>#include &lt;<a class="el" href="cc26xx__cc13xx_8h.html">cc26xx_cc13xx.h</a>&gt;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return dynsection.toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for cc26x0_cc13x0_prcm.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="cc26x0__cc13x0__prcm_8h__incl.svg" width="214" height="207"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div><div class="textblock"><div id="dynsection-1" onclick="return dynsection.toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> This graph shows which files directly or indirectly include this file:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="cc26x0__cc13x0__prcm_8h__dep__incl.svg" width="210" height="148"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structddi0__osc__regs__t.html">ddi0_osc_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DDI_0_OSC registers.  <a href="structddi0__osc__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaon__sysctl__regs__t.html">aon_sysctl_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_SYSCTL registers.  <a href="structaon__sysctl__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaon__wuc__regs__t.html">aon_wuc_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_WUC registers.  <a href="structaon__wuc__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaon__rtc__regs__t.html">aon_rtc_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_RTC registers.  <a href="structaon__rtc__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structprcm__regs__t.html">prcm_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRCM registers.  <a href="structprcm__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a3a79f997a72da9fb5b6acc7265db515d" id="r_a3a79f997a72da9fb5b6acc7265db515d"><td class="memItemLeft" align="right" valign="top"><a id="a3a79f997a72da9fb5b6acc7265db515d" name="a3a79f997a72da9fb5b6acc7265db515d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDI_0_OSC</b>&#160;&#160;&#160;((<a class="el" href="structddi0__osc__regs__t.html">ddi0_osc_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga93916f09e1ed76fac22f58e8fcc4be3a">DDI0_OSC_BASE</a>))</td></tr>
<tr class="memdesc:a3a79f997a72da9fb5b6acc7265db515d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DDI_0_OSC register bank. <br /></td></tr>
<tr class="separator:a3a79f997a72da9fb5b6acc7265db515d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a969b65d15502ebfab08a38535de3a299" id="r_a969b65d15502ebfab08a38535de3a299"><td class="memItemLeft" align="right" valign="top"><a id="a969b65d15502ebfab08a38535de3a299" name="a969b65d15502ebfab08a38535de3a299"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_SYSCTL</b>&#160;&#160;&#160;((<a class="el" href="structaon__sysctl__regs__t.html">aon_sysctl_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga5fc91881eb7e2bc4341cb7dcddba1dbc">AON_SYSCTL_BASE</a>))</td></tr>
<tr class="memdesc:a969b65d15502ebfab08a38535de3a299"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_SYSCTL register bank. <br /></td></tr>
<tr class="separator:a969b65d15502ebfab08a38535de3a299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01abe504ce01417f3853a5992dad00ff" id="r_a01abe504ce01417f3853a5992dad00ff"><td class="memItemLeft" align="right" valign="top"><a id="a01abe504ce01417f3853a5992dad00ff" name="a01abe504ce01417f3853a5992dad00ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_WUC</b>&#160;&#160;&#160;((<a class="el" href="structaon__wuc__regs__t.html">aon_wuc_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga03743ab9ca81436b10f01fe4042960d1">AON_WUC_BASE</a>))</td></tr>
<tr class="memdesc:a01abe504ce01417f3853a5992dad00ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_WUC register bank. <br /></td></tr>
<tr class="separator:a01abe504ce01417f3853a5992dad00ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3a4ae444a34de27ca96c196ac211b43" id="r_ab3a4ae444a34de27ca96c196ac211b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab3a4ae444a34de27ca96c196ac211b43">AON_RTC_CTL_RTC_UPD_EN</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ab3a4ae444a34de27ca96c196ac211b43"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC_UPD is a 16 KHz signal used to sync up the radio timer.  <br /></td></tr>
<tr class="separator:ab3a4ae444a34de27ca96c196ac211b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ae9b27955e4da5b95407ec1ea943fff" id="r_a4ae9b27955e4da5b95407ec1ea943fff"><td class="memItemLeft" align="right" valign="top"><a id="a4ae9b27955e4da5b95407ec1ea943fff" name="a4ae9b27955e4da5b95407ec1ea943fff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_RTC</b>&#160;&#160;&#160;((<a class="el" href="structaon__rtc__regs__t.html">aon_rtc_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga970a2d6a2505152440e60300ca212d93">AON_RTC_BASE</a>))</td></tr>
<tr class="memdesc:a4ae9b27955e4da5b95407ec1ea943fff"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_RTC register bank. <br /></td></tr>
<tr class="separator:a4ae9b27955e4da5b95407ec1ea943fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb5ef2ff679b3b7fc3cf80ba81efd141" id="r_adb5ef2ff679b3b7fc3cf80ba81efd141"><td class="memItemLeft" align="right" valign="top"><a id="adb5ef2ff679b3b7fc3cf80ba81efd141" name="adb5ef2ff679b3b7fc3cf80ba81efd141"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PRCM</b>&#160;&#160;&#160;((<a class="el" href="structprcm__regs__t.html">prcm_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga401543253f69d73c52bf17b98f52bca9">PRCM_BASE</a>))</td></tr>
<tr class="memdesc:adb5ef2ff679b3b7fc3cf80ba81efd141"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRCM register bank. <br /></td></tr>
<tr class="separator:adb5ef2ff679b3b7fc3cf80ba81efd141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae072130ff8a8b76c0c713ea7a298021" id="r_aae072130ff8a8b76c0c713ea7a298021"><td class="memItemLeft" align="right" valign="top"><a id="aae072130ff8a8b76c0c713ea7a298021" name="aae072130ff8a8b76c0c713ea7a298021"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PRCM_NONBUF</b>&#160;&#160;&#160;((<a class="el" href="structprcm__regs__t.html">prcm_regs_t</a> *) (<a class="el" href="#a3bd6361f5594f825e030d77ed3758742">PRCM_BASE_NONBUF</a>))</td></tr>
<tr class="memdesc:aae072130ff8a8b76c0c713ea7a298021"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRCM register bank (nonbuf) <br /></td></tr>
<tr class="separator:aae072130ff8a8b76c0c713ea7a298021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12936fe5821ec19c024be06faa9dc386" id="r_a12936fe5821ec19c024be06faa9dc386"><td class="memItemLeft" align="right" valign="top"><a id="a12936fe5821ec19c024be06faa9dc386" name="a12936fe5821ec19c024be06faa9dc386"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDI_0_OSC_CTL0_SCLK_LF_SRC_SEL_mask</b>&#160;&#160;&#160;0x6</td></tr>
<tr class="memdesc:a12936fe5821ec19c024be06faa9dc386"><td class="mdescLeft">&#160;</td><td class="mdescRight">DDI_0_OSC register values. <br /></td></tr>
<tr class="separator:a12936fe5821ec19c024be06faa9dc386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e2ce7503852b0c3da5ad8d92c79347" id="r_a78e2ce7503852b0c3da5ad8d92c79347"><td class="memItemLeft" align="right" valign="top"><a id="a78e2ce7503852b0c3da5ad8d92c79347" name="a78e2ce7503852b0c3da5ad8d92c79347"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDI_0_OSC_CTL0_SCLK_LF_SRC_SEL_HF_RCOSC</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a78e2ce7503852b0c3da5ad8d92c79347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b46a2f5d1ae2688a749d45e0f7a9267" id="r_a7b46a2f5d1ae2688a749d45e0f7a9267"><td class="memItemLeft" align="right" valign="top"><a id="a7b46a2f5d1ae2688a749d45e0f7a9267" name="a7b46a2f5d1ae2688a749d45e0f7a9267"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDI_0_OSC_CTL0_SCLK_LF_SRC_SEL_HF_XOSC</b>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:a7b46a2f5d1ae2688a749d45e0f7a9267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93c1e9f3a6537cdcc8780ef5eef1c1b8" id="r_a93c1e9f3a6537cdcc8780ef5eef1c1b8"><td class="memItemLeft" align="right" valign="top"><a id="a93c1e9f3a6537cdcc8780ef5eef1c1b8" name="a93c1e9f3a6537cdcc8780ef5eef1c1b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDI_0_OSC_CTL0_SCLK_LF_SRC_SEL_LF_RCOSC</b>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:a93c1e9f3a6537cdcc8780ef5eef1c1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af98c66a4082377bff5e6765525178783" id="r_af98c66a4082377bff5e6765525178783"><td class="memItemLeft" align="right" valign="top"><a id="af98c66a4082377bff5e6765525178783" name="af98c66a4082377bff5e6765525178783"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDI_0_OSC_CTL0_SCLK_LF_SRC_SEL_LF_XOSC</b>&#160;&#160;&#160;0xC</td></tr>
<tr class="separator:af98c66a4082377bff5e6765525178783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad25055613b40687787507cfd90fb8280" id="r_ad25055613b40687787507cfd90fb8280"><td class="memItemLeft" align="right" valign="top"><a id="ad25055613b40687787507cfd90fb8280" name="ad25055613b40687787507cfd90fb8280"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDI_0_OSC_CTL0_ACLK_REF_SRC_SEL_RCOSC_mask</b>&#160;&#160;&#160;0x60</td></tr>
<tr class="separator:ad25055613b40687787507cfd90fb8280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13161c2843149ae9d165a7f2e9f42784" id="r_a13161c2843149ae9d165a7f2e9f42784"><td class="memItemLeft" align="right" valign="top"><a id="a13161c2843149ae9d165a7f2e9f42784" name="a13161c2843149ae9d165a7f2e9f42784"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDI_0_OSC_CTL0_ACLK_REF_SRC_SEL_RCOSC_HF</b>&#160;&#160;&#160;0x00 /* 31.25kHz */</td></tr>
<tr class="separator:a13161c2843149ae9d165a7f2e9f42784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9067ded8ef04ff4feb677f4e206203f3" id="r_a9067ded8ef04ff4feb677f4e206203f3"><td class="memItemLeft" align="right" valign="top"><a id="a9067ded8ef04ff4feb677f4e206203f3" name="a9067ded8ef04ff4feb677f4e206203f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDI_0_OSC_CTL0_ACLK_REF_SRC_SEL_XOSC_HF</b>&#160;&#160;&#160;0x20 /* 31.25kHz */</td></tr>
<tr class="separator:a9067ded8ef04ff4feb677f4e206203f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af97ed5c2b2214e09115fb7bbdad85dcd" id="r_af97ed5c2b2214e09115fb7bbdad85dcd"><td class="memItemLeft" align="right" valign="top"><a id="af97ed5c2b2214e09115fb7bbdad85dcd" name="af97ed5c2b2214e09115fb7bbdad85dcd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDI_0_OSC_CTL0_ACLK_REF_SRC_SEL_RCOSC_LF</b>&#160;&#160;&#160;0x40 /* 32kHz */</td></tr>
<tr class="separator:af97ed5c2b2214e09115fb7bbdad85dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7299a154a5273375637c816b6ab51288" id="r_a7299a154a5273375637c816b6ab51288"><td class="memItemLeft" align="right" valign="top"><a id="a7299a154a5273375637c816b6ab51288" name="a7299a154a5273375637c816b6ab51288"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDI_0_OSC_CTL0_ACLK_REF_SRC_SEL_XOSC_LF</b>&#160;&#160;&#160;0x60 /* 32.768kHz */</td></tr>
<tr class="separator:a7299a154a5273375637c816b6ab51288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5ca4dde1e9b34df72986c6a29b7ab86" id="r_ae5ca4dde1e9b34df72986c6a29b7ab86"><td class="memItemLeft" align="right" valign="top"><a id="ae5ca4dde1e9b34df72986c6a29b7ab86" name="ae5ca4dde1e9b34df72986c6a29b7ab86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDI_0_OSC_CTL0_ACLK_TDC_SRC_SEL_RCOSC_mask</b>&#160;&#160;&#160;0x180</td></tr>
<tr class="separator:ae5ca4dde1e9b34df72986c6a29b7ab86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9a65413c904b9a5d4dbe3febd6d9793" id="r_aa9a65413c904b9a5d4dbe3febd6d9793"><td class="memItemLeft" align="right" valign="top"><a id="aa9a65413c904b9a5d4dbe3febd6d9793" name="aa9a65413c904b9a5d4dbe3febd6d9793"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDI_0_OSC_CTL0_ACLK_TDC_SRC_SEL_RCOSC_HF</b>&#160;&#160;&#160;0x000 /* 48MHz */</td></tr>
<tr class="separator:aa9a65413c904b9a5d4dbe3febd6d9793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ee5f0abdb75b71d6f58a0a111c3c900" id="r_a3ee5f0abdb75b71d6f58a0a111c3c900"><td class="memItemLeft" align="right" valign="top"><a id="a3ee5f0abdb75b71d6f58a0a111c3c900" name="a3ee5f0abdb75b71d6f58a0a111c3c900"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDI_0_OSC_CTL0_ACLK_TDC_SRC_SEL_RCOSC_LF</b>&#160;&#160;&#160;0x080 /* 48MHz */</td></tr>
<tr class="separator:a3ee5f0abdb75b71d6f58a0a111c3c900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e78b503ff9ae5c48f5756d9eae7aa86" id="r_a1e78b503ff9ae5c48f5756d9eae7aa86"><td class="memItemLeft" align="right" valign="top"><a id="a1e78b503ff9ae5c48f5756d9eae7aa86" name="a1e78b503ff9ae5c48f5756d9eae7aa86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDI_0_OSC_CTL0_ACLK_TDC_SRC_SEL_XOSC_HF</b>&#160;&#160;&#160;0x100 /* 24MHz */</td></tr>
<tr class="separator:a1e78b503ff9ae5c48f5756d9eae7aa86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedcbe35d96b0416b05d05f80f03d2b12" id="r_aedcbe35d96b0416b05d05f80f03d2b12"><td class="memItemLeft" align="right" valign="top"><a id="aedcbe35d96b0416b05d05f80f03d2b12" name="aedcbe35d96b0416b05d05f80f03d2b12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDI_0_OSC_CTL0_DOUBLER_START_DURATION_mask</b>&#160;&#160;&#160;0x6000000</td></tr>
<tr class="separator:aedcbe35d96b0416b05d05f80f03d2b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a389ef84df6cb05a82cfaddb3ec3025fb" id="r_a389ef84df6cb05a82cfaddb3ec3025fb"><td class="memItemLeft" align="right" valign="top"><a id="a389ef84df6cb05a82cfaddb3ec3025fb" name="a389ef84df6cb05a82cfaddb3ec3025fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDI_0_OSC_CTL0_BYPASS_RCOSC_LF_CLK_QUAL</b>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:a389ef84df6cb05a82cfaddb3ec3025fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a5d0b33347dfc195c45d1ecf78b0ebe" id="r_a1a5d0b33347dfc195c45d1ecf78b0ebe"><td class="memItemLeft" align="right" valign="top"><a id="a1a5d0b33347dfc195c45d1ecf78b0ebe" name="a1a5d0b33347dfc195c45d1ecf78b0ebe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDI_0_OSC_CTL0_BYPASS_XOSC_LF_CLK_QUAL</b>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:a1a5d0b33347dfc195c45d1ecf78b0ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a730f00513ad702b3ed2a9fe9c0a6ef37" id="r_a730f00513ad702b3ed2a9fe9c0a6ef37"><td class="memItemLeft" align="right" valign="top"><a id="a730f00513ad702b3ed2a9fe9c0a6ef37" name="a730f00513ad702b3ed2a9fe9c0a6ef37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDI_0_OSC_CTL0_XTAL_IS_24M</b>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a730f00513ad702b3ed2a9fe9c0a6ef37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93916f09e1ed76fac22f58e8fcc4be3a" id="r_ga93916f09e1ed76fac22f58e8fcc4be3a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDI0_OSC_BASE</b>&#160;&#160;&#160;0x400CA000</td></tr>
<tr class="memdesc:ga93916f09e1ed76fac22f58e8fcc4be3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DDI0_OSC base address. <br /></td></tr>
<tr class="separator:ga93916f09e1ed76fac22f58e8fcc4be3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc91881eb7e2bc4341cb7dcddba1dbc" id="r_ga5fc91881eb7e2bc4341cb7dcddba1dbc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_SYSCTL_BASE</b>&#160;&#160;&#160;0x40090000</td></tr>
<tr class="memdesc:ga5fc91881eb7e2bc4341cb7dcddba1dbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_SYSCTL base address. <br /></td></tr>
<tr class="separator:ga5fc91881eb7e2bc4341cb7dcddba1dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a958916cf29e4c925c71d54cc18dbcd7b" id="r_a958916cf29e4c925c71d54cc18dbcd7b"><td class="memItemLeft" align="right" valign="top"><a id="a958916cf29e4c925c71d54cc18dbcd7b" name="a958916cf29e4c925c71d54cc18dbcd7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCUCLK_PWR_DWN_SRC</b>&#160;&#160;&#160;0x1 /* SCLK_LF in powerdown (no clock elsewise) */</td></tr>
<tr class="memdesc:a958916cf29e4c925c71d54cc18dbcd7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_WUC register values. <br /></td></tr>
<tr class="separator:a958916cf29e4c925c71d54cc18dbcd7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a167e49775d87a2d4651c7282d342b219" id="r_a167e49775d87a2d4651c7282d342b219"><td class="memItemLeft" align="right" valign="top"><a id="a167e49775d87a2d4651c7282d342b219" name="a167e49775d87a2d4651c7282d342b219"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCUCLK_PWR_DWN_SRC_mask</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:a167e49775d87a2d4651c7282d342b219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2afd3a7c4c3e8baefd6f917ff9b35a9" id="r_ad2afd3a7c4c3e8baefd6f917ff9b35a9"><td class="memItemLeft" align="right" valign="top"><a id="ad2afd3a7c4c3e8baefd6f917ff9b35a9" name="ad2afd3a7c4c3e8baefd6f917ff9b35a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCUCLK_RCOSC_HF_CAL_DONE</b>&#160;&#160;&#160;0x4 /* set by MCU bootcode. RCOSC_HF is calibrated to 48 MHz, allowing <a class="el" href="cc26xx__cc13xx__vims_8h.html#a844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a> to power up */</td></tr>
<tr class="separator:ad2afd3a7c4c3e8baefd6f917ff9b35a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c8d5bd85d14d8ed0be26cf11bb555b5" id="r_a4c8d5bd85d14d8ed0be26cf11bb555b5"><td class="memItemLeft" align="right" valign="top"><a id="a4c8d5bd85d14d8ed0be26cf11bb555b5" name="a4c8d5bd85d14d8ed0be26cf11bb555b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXCLK_SRC_HF</b>&#160;&#160;&#160;0x1 /* SCLK for AUX */</td></tr>
<tr class="separator:a4c8d5bd85d14d8ed0be26cf11bb555b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48a45abe2945f7602b45acffa57a77d0" id="r_a48a45abe2945f7602b45acffa57a77d0"><td class="memItemLeft" align="right" valign="top"><a id="a48a45abe2945f7602b45acffa57a77d0" name="a48a45abe2945f7602b45acffa57a77d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXCLK_SRC_LF</b>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:a48a45abe2945f7602b45acffa57a77d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60181577a0de7a90673fa70d2e0c427c" id="r_a60181577a0de7a90673fa70d2e0c427c"><td class="memItemLeft" align="right" valign="top"><a id="a60181577a0de7a90673fa70d2e0c427c" name="a60181577a0de7a90673fa70d2e0c427c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXCLK_SRC_mask</b>&#160;&#160;&#160;0x7 /* guaranteed to be glitchless */</td></tr>
<tr class="separator:a60181577a0de7a90673fa70d2e0c427c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e61dd043a224e851718368ef1ec2805" id="r_a2e61dd043a224e851718368ef1ec2805"><td class="memItemLeft" align="right" valign="top"><a id="a2e61dd043a224e851718368ef1ec2805" name="a2e61dd043a224e851718368ef1ec2805"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXCLK_SCLK_HF_DIV_pos</b>&#160;&#160;&#160;8 /* don't set while SCLK_HF active for AUX */</td></tr>
<tr class="separator:a2e61dd043a224e851718368ef1ec2805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cf1db0eaed9e65ffbf80fd75058223a" id="r_a8cf1db0eaed9e65ffbf80fd75058223a"><td class="memItemLeft" align="right" valign="top"><a id="a8cf1db0eaed9e65ffbf80fd75058223a" name="a8cf1db0eaed9e65ffbf80fd75058223a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXCLK_SCLK_HF_DIV_mask</b>&#160;&#160;&#160;0x700 /* divisor will be 2^(value+1) */</td></tr>
<tr class="separator:a8cf1db0eaed9e65ffbf80fd75058223a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa697a074a507b5979f600220fddb3775" id="r_aa697a074a507b5979f600220fddb3775"><td class="memItemLeft" align="right" valign="top"><a id="aa697a074a507b5979f600220fddb3775" name="aa697a074a507b5979f600220fddb3775"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXCLK_PWR_DWN_SRC_pos</b>&#160;&#160;&#160;11 /* SCLK_LF in powerdown when SCLK_HF is source (no clock elsewise?!)  */</td></tr>
<tr class="separator:aa697a074a507b5979f600220fddb3775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2331997b4ceeff1b010db0715d1e8965" id="r_a2331997b4ceeff1b010db0715d1e8965"><td class="memItemLeft" align="right" valign="top"><a id="a2331997b4ceeff1b010db0715d1e8965" name="a2331997b4ceeff1b010db0715d1e8965"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXCLK_PWR_DWN_SRC_mask</b>&#160;&#160;&#160;0x1800 /* datasheet is confusing.. */</td></tr>
<tr class="separator:a2331997b4ceeff1b010db0715d1e8965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaef5e66ad6352ae8158e6462bbc1fdaf" id="r_aaef5e66ad6352ae8158e6462bbc1fdaf"><td class="memItemLeft" align="right" valign="top"><a id="aaef5e66ad6352ae8158e6462bbc1fdaf" name="aaef5e66ad6352ae8158e6462bbc1fdaf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCUCFG_SRAM_RET_OFF</b>&#160;&#160;&#160;0x0 /* no retention for any SRAM-bank */</td></tr>
<tr class="separator:aaef5e66ad6352ae8158e6462bbc1fdaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d514e1f4b4b24ce1fd50913f0805ae" id="r_a00d514e1f4b4b24ce1fd50913f0805ae"><td class="memItemLeft" align="right" valign="top"><a id="a00d514e1f4b4b24ce1fd50913f0805ae" name="a00d514e1f4b4b24ce1fd50913f0805ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCUCFG_SRAM_RET_B0</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a00d514e1f4b4b24ce1fd50913f0805ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad905144b0e9bfba4c27b935b187a493a" id="r_ad905144b0e9bfba4c27b935b187a493a"><td class="memItemLeft" align="right" valign="top"><a id="ad905144b0e9bfba4c27b935b187a493a" name="ad905144b0e9bfba4c27b935b187a493a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCUCFG_SRAM_RET_B01</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ad905144b0e9bfba4c27b935b187a493a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70916de5085d0d7c7088576b09ee3c6f" id="r_a70916de5085d0d7c7088576b09ee3c6f"><td class="memItemLeft" align="right" valign="top"><a id="a70916de5085d0d7c7088576b09ee3c6f" name="a70916de5085d0d7c7088576b09ee3c6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCUCFG_SRAM_RET_B012</b>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:a70916de5085d0d7c7088576b09ee3c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7afb41de73e38fd0e8a3deac6cf0df8b" id="r_a7afb41de73e38fd0e8a3deac6cf0df8b"><td class="memItemLeft" align="right" valign="top"><a id="a7afb41de73e38fd0e8a3deac6cf0df8b" name="a7afb41de73e38fd0e8a3deac6cf0df8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCUCFG_SRAM_RET_B0124</b>&#160;&#160;&#160;0xF /* retention for banks 0, 1, 2, and 3 */</td></tr>
<tr class="separator:a7afb41de73e38fd0e8a3deac6cf0df8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c35947f10e5a57552fc14143710a26d" id="r_a6c35947f10e5a57552fc14143710a26d"><td class="memItemLeft" align="right" valign="top"><a id="a6c35947f10e5a57552fc14143710a26d" name="a6c35947f10e5a57552fc14143710a26d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCUCFG_SRAM_FIXED_WU_EN</b>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:a6c35947f10e5a57552fc14143710a26d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a589178080f46d283149fc1a458bd5f43" id="r_a589178080f46d283149fc1a458bd5f43"><td class="memItemLeft" align="right" valign="top"><a id="a589178080f46d283149fc1a458bd5f43" name="a589178080f46d283149fc1a458bd5f43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MCUCFG_SRAM_VIRT_OFF</b>&#160;&#160;&#160;0x200</td></tr>
<tr class="separator:a589178080f46d283149fc1a458bd5f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cc75a75b1f141618717e057a74cdd51" id="r_a6cc75a75b1f141618717e057a74cdd51"><td class="memItemLeft" align="right" valign="top"><a id="a6cc75a75b1f141618717e057a74cdd51" name="a6cc75a75b1f141618717e057a74cdd51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXCFG_RAM_RET_EN</b>&#160;&#160;&#160;0x1 /* retention for AUX_RAM bank 0. is off when otherwise in retention mode */</td></tr>
<tr class="separator:a6cc75a75b1f141618717e057a74cdd51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6fb2a1a31908dcf9469fac39a76d9e" id="r_aff6fb2a1a31908dcf9469fac39a76d9e"><td class="memItemLeft" align="right" valign="top"><a id="aff6fb2a1a31908dcf9469fac39a76d9e" name="aff6fb2a1a31908dcf9469fac39a76d9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXCTL_AUX_FORCE_ON</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aff6fb2a1a31908dcf9469fac39a76d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a643beb181b84bce67d120241aae6fcb3" id="r_a643beb181b84bce67d120241aae6fcb3"><td class="memItemLeft" align="right" valign="top"><a id="a643beb181b84bce67d120241aae6fcb3" name="a643beb181b84bce67d120241aae6fcb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXCTL_SWEV</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:a643beb181b84bce67d120241aae6fcb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0888e23a317a7f856ee8e5e92a6ee3e" id="r_ab0888e23a317a7f856ee8e5e92a6ee3e"><td class="memItemLeft" align="right" valign="top"><a id="ab0888e23a317a7f856ee8e5e92a6ee3e" name="ab0888e23a317a7f856ee8e5e92a6ee3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXCTL_SCE_RUN_EN</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ab0888e23a317a7f856ee8e5e92a6ee3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cfe3914a3dc487e0a1e46c0c787a046" id="r_a8cfe3914a3dc487e0a1e46c0c787a046"><td class="memItemLeft" align="right" valign="top"><a id="a8cfe3914a3dc487e0a1e46c0c787a046" name="a8cfe3914a3dc487e0a1e46c0c787a046"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AUXCTL_RESET_REQ</b>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:a8cfe3914a3dc487e0a1e46c0c787a046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3800bbe23b5d0976955cd77e32dc97a" id="r_ac3800bbe23b5d0976955cd77e32dc97a"><td class="memItemLeft" align="right" valign="top"><a id="ac3800bbe23b5d0976955cd77e32dc97a" name="ac3800bbe23b5d0976955cd77e32dc97a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWRSTAT_AUX_RESET_DONE</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ac3800bbe23b5d0976955cd77e32dc97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12dd2300cd1cbe9b9570ca142d1c5c5f" id="r_a12dd2300cd1cbe9b9570ca142d1c5c5f"><td class="memItemLeft" align="right" valign="top"><a id="a12dd2300cd1cbe9b9570ca142d1c5c5f" name="a12dd2300cd1cbe9b9570ca142d1c5c5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWRSTAT_AUX_BUS_CONNECTED</b>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:a12dd2300cd1cbe9b9570ca142d1c5c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5161630786af75aa1f5a5aad3e4fbeb6" id="r_a5161630786af75aa1f5a5aad3e4fbeb6"><td class="memItemLeft" align="right" valign="top"><a id="a5161630786af75aa1f5a5aad3e4fbeb6" name="a5161630786af75aa1f5a5aad3e4fbeb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWRSTAT_MCU_PD_ON</b>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a5161630786af75aa1f5a5aad3e4fbeb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b5097619f11f213030d0455fa51d832" id="r_a6b5097619f11f213030d0455fa51d832"><td class="memItemLeft" align="right" valign="top"><a id="a6b5097619f11f213030d0455fa51d832" name="a6b5097619f11f213030d0455fa51d832"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWRSTAT_AUX_PD_ON</b>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:a6b5097619f11f213030d0455fa51d832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecb4aab4713a727cbf7fc1ab19dcf6be" id="r_aecb4aab4713a727cbf7fc1ab19dcf6be"><td class="memItemLeft" align="right" valign="top"><a id="aecb4aab4713a727cbf7fc1ab19dcf6be" name="aecb4aab4713a727cbf7fc1ab19dcf6be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWRSTAT_JTAG_PD_ON</b>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:aecb4aab4713a727cbf7fc1ab19dcf6be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0a29f6e467f38cc3fb7eb074ce9db6d" id="r_ac0a29f6e467f38cc3fb7eb074ce9db6d"><td class="memItemLeft" align="right" valign="top"><a id="ac0a29f6e467f38cc3fb7eb074ce9db6d" name="ac0a29f6e467f38cc3fb7eb074ce9db6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWRSTAT_AUX_PWR_DNW</b>&#160;&#160;&#160;0x200</td></tr>
<tr class="separator:ac0a29f6e467f38cc3fb7eb074ce9db6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3e658e1a7c6519ebdc988832c78d886" id="r_ad3e658e1a7c6519ebdc988832c78d886"><td class="memItemLeft" align="right" valign="top"><a id="ad3e658e1a7c6519ebdc988832c78d886" name="ad3e658e1a7c6519ebdc988832c78d886"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SHUTDOWN_EN</b>&#160;&#160;&#160;0x1 /* register/cancel shutdown request */</td></tr>
<tr class="separator:ad3e658e1a7c6519ebdc988832c78d886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a128a0110e3f6892a723690f008d1e3e8" id="r_a128a0110e3f6892a723690f008d1e3e8"><td class="memItemLeft" align="right" valign="top"><a id="a128a0110e3f6892a723690f008d1e3e8" name="a128a0110e3f6892a723690f008d1e3e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AONWUC_CTL0_MCU_SRAM_ERASE</b>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:a128a0110e3f6892a723690f008d1e3e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae00243c93a40ff0736a940a6b8c8080e" id="r_ae00243c93a40ff0736a940a6b8c8080e"><td class="memItemLeft" align="right" valign="top"><a id="ae00243c93a40ff0736a940a6b8c8080e" name="ae00243c93a40ff0736a940a6b8c8080e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AONWUC_CTL0_AUX_SRAM_ERASE</b>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ae00243c93a40ff0736a940a6b8c8080e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46587e9446e536bc330b3f212d702343" id="r_a46587e9446e536bc330b3f212d702343"><td class="memItemLeft" align="right" valign="top"><a id="a46587e9446e536bc330b3f212d702343" name="a46587e9446e536bc330b3f212d702343"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AONWUC_CTL0_PWR_DWN_DIS</b>&#160;&#160;&#160;0x10 /* disable powerdown on request */</td></tr>
<tr class="separator:a46587e9446e536bc330b3f212d702343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072a84a9eb1eae76351634e2f6ebf183" id="r_a072a84a9eb1eae76351634e2f6ebf183"><td class="memItemLeft" align="right" valign="top"><a id="a072a84a9eb1eae76351634e2f6ebf183" name="a072a84a9eb1eae76351634e2f6ebf183"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AONWUC_CTL1_MCU_WARM_RESET</b>&#160;&#160;&#160;0x1 /* last MCU reset was a warm reset */</td></tr>
<tr class="separator:a072a84a9eb1eae76351634e2f6ebf183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bfa209b143b7289a46a5871c6b3fbd9" id="r_a1bfa209b143b7289a46a5871c6b3fbd9"><td class="memItemLeft" align="right" valign="top"><a id="a1bfa209b143b7289a46a5871c6b3fbd9" name="a1bfa209b143b7289a46a5871c6b3fbd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AONWUC_CTL1_MCU_RESET_SRC</b>&#160;&#160;&#160;0x2 /* JTAG was source of last reset (MCU SW elsewise) */</td></tr>
<tr class="separator:a1bfa209b143b7289a46a5871c6b3fbd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b99a9e40aba7420d1a1f09c7968a0ac" id="r_a6b99a9e40aba7420d1a1f09c7968a0ac"><td class="memItemLeft" align="right" valign="top"><a id="a6b99a9e40aba7420d1a1f09c7968a0ac" name="a6b99a9e40aba7420d1a1f09c7968a0ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RECHARGECFG_PER_E_mask</b>&#160;&#160;&#160;0x00000007 /* number of 32KHz clocks between activation of recharge controller: */</td></tr>
<tr class="separator:a6b99a9e40aba7420d1a1f09c7968a0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1cbe714eae41e2e35dfdebcb03dda6a" id="r_ae1cbe714eae41e2e35dfdebcb03dda6a"><td class="memItemLeft" align="right" valign="top"><a id="ae1cbe714eae41e2e35dfdebcb03dda6a" name="ae1cbe714eae41e2e35dfdebcb03dda6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RECHARGECFG_PER_M_mask</b>&#160;&#160;&#160;0x000000F8 /* computed as follows: PERIOD = (PER_M*16+15) * 2^(PER_E) */</td></tr>
<tr class="separator:ae1cbe714eae41e2e35dfdebcb03dda6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35a241769dbf448649dd86cc09cbba7f" id="r_a35a241769dbf448649dd86cc09cbba7f"><td class="memItemLeft" align="right" valign="top"><a id="a35a241769dbf448649dd86cc09cbba7f" name="a35a241769dbf448649dd86cc09cbba7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RECHARGECFG_MAX_PER_E_mask</b>&#160;&#160;&#160;0x00000700 /* maximum period the recharge algorithm <a class="el" href="structcan.html">can</a> take */</td></tr>
<tr class="separator:a35a241769dbf448649dd86cc09cbba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fc8d3750d1143c169ad7aee32c37536" id="r_a0fc8d3750d1143c169ad7aee32c37536"><td class="memItemLeft" align="right" valign="top"><a id="a0fc8d3750d1143c169ad7aee32c37536" name="a0fc8d3750d1143c169ad7aee32c37536"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RECHARGECFG_MAX_PER_M_mask</b>&#160;&#160;&#160;0x0000F800 /* computed as follows: MAXCYCLES = (MAX_PER_M*16+15) * 2^(MAX_PER_E) */</td></tr>
<tr class="separator:a0fc8d3750d1143c169ad7aee32c37536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b1d275d7bb69de1110fa0bded2d246b" id="r_a3b1d275d7bb69de1110fa0bded2d246b"><td class="memItemLeft" align="right" valign="top"><a id="a3b1d275d7bb69de1110fa0bded2d246b" name="a3b1d275d7bb69de1110fa0bded2d246b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RECHARGECFG_C1_mask</b>&#160;&#160;&#160;0x000F0000 /* i resign */</td></tr>
<tr class="separator:a3b1d275d7bb69de1110fa0bded2d246b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75dc05fd49f3b7bde4eb7d1fc83cbb6b" id="r_a75dc05fd49f3b7bde4eb7d1fc83cbb6b"><td class="memItemLeft" align="right" valign="top"><a id="a75dc05fd49f3b7bde4eb7d1fc83cbb6b" name="a75dc05fd49f3b7bde4eb7d1fc83cbb6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RECHARGECFG_C2_mask</b>&#160;&#160;&#160;0x000F0000</td></tr>
<tr class="separator:a75dc05fd49f3b7bde4eb7d1fc83cbb6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae375aa8396e32e3620dc63d3800c4707" id="r_ae375aa8396e32e3620dc63d3800c4707"><td class="memItemLeft" align="right" valign="top"><a id="ae375aa8396e32e3620dc63d3800c4707" name="ae375aa8396e32e3620dc63d3800c4707"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RECHARGECFG_ADAPTIVE_EN</b>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ae375aa8396e32e3620dc63d3800c4707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9f541d273ced99827a8809f87d99338" id="r_ae9f541d273ced99827a8809f87d99338"><td class="memItemLeft" align="right" valign="top"><a id="ae9f541d273ced99827a8809f87d99338" name="ae9f541d273ced99827a8809f87d99338"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RECHARGESTAT_MAX_USED_PER_mask</b>&#160;&#160;&#160;0x0FFFF</td></tr>
<tr class="separator:ae9f541d273ced99827a8809f87d99338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa62a2ca3b07dda7e63208fe1cb846642" id="r_aa62a2ca3b07dda7e63208fe1cb846642"><td class="memItemLeft" align="right" valign="top"><a id="aa62a2ca3b07dda7e63208fe1cb846642" name="aa62a2ca3b07dda7e63208fe1cb846642"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RECHARGESTAT_VDDR_SMPLS_mask</b>&#160;&#160;&#160;0xF0000</td></tr>
<tr class="separator:aa62a2ca3b07dda7e63208fe1cb846642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d0fd8073b582c482a7bb256663345ba" id="r_a0d0fd8073b582c482a7bb256663345ba"><td class="memItemLeft" align="right" valign="top"><a id="a0d0fd8073b582c482a7bb256663345ba" name="a0d0fd8073b582c482a7bb256663345ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OSCCFG_PER_E_mask</b>&#160;&#160;&#160;0x07 /* number of 32KHz clocks between oscillator amplitude calibrations */</td></tr>
<tr class="separator:a0d0fd8073b582c482a7bb256663345ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fec729e619a4a299acf4f75ebfb7009" id="r_a2fec729e619a4a299acf4f75ebfb7009"><td class="memItemLeft" align="right" valign="top"><a id="a2fec729e619a4a299acf4f75ebfb7009" name="a2fec729e619a4a299acf4f75ebfb7009"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OSCCFG_PER_M_mask</b>&#160;&#160;&#160;0xF8 /* computed as follows: PERIOD = (PER_M*16+15) * 2^(PER_E) */</td></tr>
<tr class="separator:a2fec729e619a4a299acf4f75ebfb7009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a071750ebc347b84a0ec6e8ac535fa279" id="r_a071750ebc347b84a0ec6e8ac535fa279"><td class="memItemLeft" align="right" valign="top"><a id="a071750ebc347b84a0ec6e8ac535fa279" name="a071750ebc347b84a0ec6e8ac535fa279"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>JTAGCFG_JTAG_PD_FORCE_ON</b>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a071750ebc347b84a0ec6e8ac535fa279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03743ab9ca81436b10f01fe4042960d1" id="r_ga03743ab9ca81436b10f01fe4042960d1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_WUC_BASE</b>&#160;&#160;&#160;0x40091000</td></tr>
<tr class="memdesc:ga03743ab9ca81436b10f01fe4042960d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_WUC base address. <br /></td></tr>
<tr class="separator:ga03743ab9ca81436b10f01fe4042960d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970a2d6a2505152440e60300ca212d93" id="r_ga970a2d6a2505152440e60300ca212d93"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_RTC_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x92000)</td></tr>
<tr class="memdesc:ga970a2d6a2505152440e60300ca212d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">AON_RTC base address. <br /></td></tr>
<tr class="separator:ga970a2d6a2505152440e60300ca212d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a7bdd8690260b992060da04bc34e3b5" id="r_a9a7bdd8690260b992060da04bc34e3b5"><td class="memItemLeft" align="right" valign="top"><a id="a9a7bdd8690260b992060da04bc34e3b5" name="a9a7bdd8690260b992060da04bc34e3b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLKLOADCTL_LOAD</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:a9a7bdd8690260b992060da04bc34e3b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRCM register values. <br /></td></tr>
<tr class="separator:a9a7bdd8690260b992060da04bc34e3b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a444d44162f1eb47fadd506bfce478eea" id="r_a444d44162f1eb47fadd506bfce478eea"><td class="memItemLeft" align="right" valign="top"><a id="a444d44162f1eb47fadd506bfce478eea" name="a444d44162f1eb47fadd506bfce478eea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLKLOADCTL_LOADDONE</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:a444d44162f1eb47fadd506bfce478eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a816b51e9cda9a99be01b8d4b99796dcd" id="r_a816b51e9cda9a99be01b8d4b99796dcd"><td class="memItemLeft" align="right" valign="top"><a id="a816b51e9cda9a99be01b8d4b99796dcd" name="a816b51e9cda9a99be01b8d4b99796dcd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PDCTL0_RFC_ON</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a816b51e9cda9a99be01b8d4b99796dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78220f4376ad348e180721d96a88cc89" id="r_a78220f4376ad348e180721d96a88cc89"><td class="memItemLeft" align="right" valign="top"><a id="a78220f4376ad348e180721d96a88cc89" name="a78220f4376ad348e180721d96a88cc89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PDCTL0_SERIAL_ON</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:a78220f4376ad348e180721d96a88cc89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac9065eebfe5df3ec1b740d52c004e05" id="r_aac9065eebfe5df3ec1b740d52c004e05"><td class="memItemLeft" align="right" valign="top"><a id="aac9065eebfe5df3ec1b740d52c004e05" name="aac9065eebfe5df3ec1b740d52c004e05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PDCTL0_PERIPH_ON</b>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:aac9065eebfe5df3ec1b740d52c004e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4825705cc839865108629af05f71b2a8" id="r_a4825705cc839865108629af05f71b2a8"><td class="memItemLeft" align="right" valign="top"><a id="a4825705cc839865108629af05f71b2a8" name="a4825705cc839865108629af05f71b2a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PDSTAT0_RFC_ON</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a4825705cc839865108629af05f71b2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a440ab99762c251522cc4216879a68516" id="r_a440ab99762c251522cc4216879a68516"><td class="memItemLeft" align="right" valign="top"><a id="a440ab99762c251522cc4216879a68516" name="a440ab99762c251522cc4216879a68516"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PDSTAT0_SERIAL_ON</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:a440ab99762c251522cc4216879a68516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34ba5106ddfa769a4a640c32d36e8818" id="r_a34ba5106ddfa769a4a640c32d36e8818"><td class="memItemLeft" align="right" valign="top"><a id="a34ba5106ddfa769a4a640c32d36e8818" name="a34ba5106ddfa769a4a640c32d36e8818"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PDSTAT0_PERIPH_ON</b>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:a34ba5106ddfa769a4a640c32d36e8818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a47748ee86ff633a68dd268d3f25678" id="r_a0a47748ee86ff633a68dd268d3f25678"><td class="memItemLeft" align="right" valign="top"><a id="a0a47748ee86ff633a68dd268d3f25678" name="a0a47748ee86ff633a68dd268d3f25678"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PDCTL1_CPU_ON</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:a0a47748ee86ff633a68dd268d3f25678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac58c0d57fd00fa1cd3489cf4e1d8f235" id="r_ac58c0d57fd00fa1cd3489cf4e1d8f235"><td class="memItemLeft" align="right" valign="top"><a id="ac58c0d57fd00fa1cd3489cf4e1d8f235" name="ac58c0d57fd00fa1cd3489cf4e1d8f235"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PDCTL1_RFC_ON</b>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ac58c0d57fd00fa1cd3489cf4e1d8f235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9e2e3a16fd268e8f6216265d763a509" id="r_aa9e2e3a16fd268e8f6216265d763a509"><td class="memItemLeft" align="right" valign="top"><a id="aa9e2e3a16fd268e8f6216265d763a509" name="aa9e2e3a16fd268e8f6216265d763a509"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PDCTL1_VIMS_ON</b>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:aa9e2e3a16fd268e8f6216265d763a509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5470d6b629e9fbfc26fbe9a0a5048de8" id="r_a5470d6b629e9fbfc26fbe9a0a5048de8"><td class="memItemLeft" align="right" valign="top"><a id="a5470d6b629e9fbfc26fbe9a0a5048de8" name="a5470d6b629e9fbfc26fbe9a0a5048de8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PDSTAT1_CPU_ON</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:a5470d6b629e9fbfc26fbe9a0a5048de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ae0a742df86e326c9bf33a9c133ae57" id="r_a6ae0a742df86e326c9bf33a9c133ae57"><td class="memItemLeft" align="right" valign="top"><a id="a6ae0a742df86e326c9bf33a9c133ae57" name="a6ae0a742df86e326c9bf33a9c133ae57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PDSTAT1_RFC_ON</b>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:a6ae0a742df86e326c9bf33a9c133ae57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f965b770128dfbd93ef5972511d7b6" id="r_a50f965b770128dfbd93ef5972511d7b6"><td class="memItemLeft" align="right" valign="top"><a id="a50f965b770128dfbd93ef5972511d7b6" name="a50f965b770128dfbd93ef5972511d7b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PDSTAT1_VIMS_ON</b>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:a50f965b770128dfbd93ef5972511d7b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f6a02b1a2d00562a0e7ce7dfe323ac7" id="r_a9f6a02b1a2d00562a0e7ce7dfe323ac7"><td class="memItemLeft" align="right" valign="top"><a id="a9f6a02b1a2d00562a0e7ce7dfe323ac7" name="a9f6a02b1a2d00562a0e7ce7dfe323ac7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOCLKGR_CLK_EN</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a9f6a02b1a2d00562a0e7ce7dfe323ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc5fde78b149d0b9d6fde638ddb920f0" id="r_afc5fde78b149d0b9d6fde638ddb920f0"><td class="memItemLeft" align="right" valign="top"><a id="afc5fde78b149d0b9d6fde638ddb920f0" name="afc5fde78b149d0b9d6fde638ddb920f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2CCLKGR_CLK_EN</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:afc5fde78b149d0b9d6fde638ddb920f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6d4aa0c8aed56d11d42b8e0b3638c2c" id="r_ab6d4aa0c8aed56d11d42b8e0b3638c2c"><td class="memItemLeft" align="right" valign="top"><a id="ab6d4aa0c8aed56d11d42b8e0b3638c2c" name="ab6d4aa0c8aed56d11d42b8e0b3638c2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UARTCLKGR_CLK_EN_UART0</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ab6d4aa0c8aed56d11d42b8e0b3638c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadba6266b741029702d9a82a69778e9f" id="r_aadba6266b741029702d9a82a69778e9f"><td class="memItemLeft" align="right" valign="top"><a id="aadba6266b741029702d9a82a69778e9f" name="aadba6266b741029702d9a82a69778e9f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOCLKGS_CLK_EN</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aadba6266b741029702d9a82a69778e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd8fbbb1e89a48f73cdbd7651b903435" id="r_afd8fbbb1e89a48f73cdbd7651b903435"><td class="memItemLeft" align="right" valign="top"><a id="afd8fbbb1e89a48f73cdbd7651b903435" name="afd8fbbb1e89a48f73cdbd7651b903435"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2CCLKGS_CLK_EN</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:afd8fbbb1e89a48f73cdbd7651b903435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96028d5a264010998277a51e2ebc5550" id="r_a96028d5a264010998277a51e2ebc5550"><td class="memItemLeft" align="right" valign="top"><a id="a96028d5a264010998277a51e2ebc5550" name="a96028d5a264010998277a51e2ebc5550"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UARTCLKGS_CLK_EN_UART0</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a96028d5a264010998277a51e2ebc5550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeac0dbdaf320669d16e3a37cc30edc8" id="r_aeeac0dbdaf320669d16e3a37cc30edc8"><td class="memItemLeft" align="right" valign="top"><a id="aeeac0dbdaf320669d16e3a37cc30edc8" name="aeeac0dbdaf320669d16e3a37cc30edc8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOCLKGDS_CLK_EN</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:aeeac0dbdaf320669d16e3a37cc30edc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11a1c9721f0d0aad5e1c6346df4342f4" id="r_a11a1c9721f0d0aad5e1c6346df4342f4"><td class="memItemLeft" align="right" valign="top"><a id="a11a1c9721f0d0aad5e1c6346df4342f4" name="a11a1c9721f0d0aad5e1c6346df4342f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2CCLKGDS_CLK_EN</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a11a1c9721f0d0aad5e1c6346df4342f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af018db5a8e064cbb61c56afac0c5cfa3" id="r_af018db5a8e064cbb61c56afac0c5cfa3"><td class="memItemLeft" align="right" valign="top"><a id="af018db5a8e064cbb61c56afac0c5cfa3" name="af018db5a8e064cbb61c56afac0c5cfa3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UARTCLKGDS_CLK_EN_UART0</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:af018db5a8e064cbb61c56afac0c5cfa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga401543253f69d73c52bf17b98f52bca9" id="r_ga401543253f69d73c52bf17b98f52bca9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PRCM_BASE</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x82000)</td></tr>
<tr class="memdesc:ga401543253f69d73c52bf17b98f52bca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRCM base address. <br /></td></tr>
<tr class="separator:ga401543253f69d73c52bf17b98f52bca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bd6361f5594f825e030d77ed3758742" id="r_a3bd6361f5594f825e030d77ed3758742"><td class="memItemLeft" align="right" valign="top"><a id="a3bd6361f5594f825e030d77ed3758742" name="a3bd6361f5594f825e030d77ed3758742"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PRCM_BASE_NONBUF</b>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga2e2923a141708f10d215dcf3d548fc55">PERIPH_BASE_NONBUF</a> + 0x82000)</td></tr>
<tr class="memdesc:a3bd6361f5594f825e030d77ed3758742"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRCM base address (nonbuf) <br /></td></tr>
<tr class="separator:a3bd6361f5594f825e030d77ed3758742"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ab3a4ae444a34de27ca96c196ac211b43" name="ab3a4ae444a34de27ca96c196ac211b43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3a4ae444a34de27ca96c196ac211b43">&#9670;&#160;</a></span>AON_RTC_CTL_RTC_UPD_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AON_RTC_CTL_RTC_UPD_EN&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC_UPD is a 16 KHz signal used to sync up the radio timer. </p>
<p>The 16 Khz is SCLK_LF divided by 2</p>
<p>0h = RTC_UPD signal is forced to 0 1h = RTC_UPD signal is toggling @16 kHz </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.12.0-->
<!-- start footer part -->
<div>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_f8b1b37e49df8f9879c2e28d724eec1a.html">cc26x0_cc13x0</a></li><li class="navelem"><a class="el" href="dir_08146c61285b7cf7ce634da487f423c5.html">include</a></li><li class="navelem"><a class="el" href="cc26x0__cc13x0__prcm_8h.html">cc26x0_cc13x0_prcm.h</a></li>
    <li class="footer">Generated on Tue Oct 8 2024 10:09:04 for RIOT OS by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</div>
</body>
</html>
