--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf ucf.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1876 paths analyzed, 211 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.676ns.
--------------------------------------------------------------------------------

Paths for end point clkdiv/cnt3_1 (SLICE_X36Y25.SR), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/cnt3_15 (FF)
  Destination:          clkdiv/cnt3_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.624ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.145 - 0.162)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/cnt3_15 to clkdiv/cnt3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y28.DQ      Tcko                  0.408   clkdiv/cnt3<15>
                                                       clkdiv/cnt3_15
    SLICE_X37Y29.C1      net (fanout=2)        1.146   clkdiv/cnt3<15>
    SLICE_X37Y29.C       Tilo                  0.259   clkdiv/_1s
                                                       clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>1
    SLICE_X37Y29.A2      net (fanout=1)        0.437   clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>
    SLICE_X37Y29.A       Tilo                  0.259   clkdiv/_1s
                                                       clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>5
    SLICE_X37Y29.B5      net (fanout=1)        0.358   clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>4
    SLICE_X37Y29.BMUX    Tilo                  0.313   clkdiv/_1s
                                                       clkdiv/Mcount_cnt3_val331
    SLICE_X36Y25.SR      net (fanout=9)        0.989   clkdiv/Mcount_cnt3_val
    SLICE_X36Y25.CLK     Tsrck                 0.455   clkdiv/cnt3<3>
                                                       clkdiv/cnt3_1
    -------------------------------------------------  ---------------------------
    Total                                      4.624ns (1.694ns logic, 2.930ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/cnt3_4 (FF)
  Destination:          clkdiv/cnt3_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.194ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.145 - 0.157)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/cnt3_4 to clkdiv/cnt3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y26.AQ      Tcko                  0.408   clkdiv/cnt3<7>
                                                       clkdiv/cnt3_4
    SLICE_X37Y25.B1      net (fanout=2)        0.587   clkdiv/cnt3<4>
    SLICE_X37Y25.B       Tilo                  0.259   clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>2
                                                       clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>3
    SLICE_X37Y29.A5      net (fanout=1)        0.566   clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>2
    SLICE_X37Y29.A       Tilo                  0.259   clkdiv/_1s
                                                       clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>5
    SLICE_X37Y29.B5      net (fanout=1)        0.358   clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>4
    SLICE_X37Y29.BMUX    Tilo                  0.313   clkdiv/_1s
                                                       clkdiv/Mcount_cnt3_val331
    SLICE_X36Y25.SR      net (fanout=9)        0.989   clkdiv/Mcount_cnt3_val
    SLICE_X36Y25.CLK     Tsrck                 0.455   clkdiv/cnt3<3>
                                                       clkdiv/cnt3_1
    -------------------------------------------------  ---------------------------
    Total                                      4.194ns (1.694ns logic, 2.500ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/cnt3_5 (FF)
  Destination:          clkdiv/cnt3_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.101ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.145 - 0.157)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/cnt3_5 to clkdiv/cnt3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y26.BQ      Tcko                  0.408   clkdiv/cnt3<7>
                                                       clkdiv/cnt3_5
    SLICE_X37Y25.B4      net (fanout=2)        0.494   clkdiv/cnt3<5>
    SLICE_X37Y25.B       Tilo                  0.259   clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>2
                                                       clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>3
    SLICE_X37Y29.A5      net (fanout=1)        0.566   clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>2
    SLICE_X37Y29.A       Tilo                  0.259   clkdiv/_1s
                                                       clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>5
    SLICE_X37Y29.B5      net (fanout=1)        0.358   clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>4
    SLICE_X37Y29.BMUX    Tilo                  0.313   clkdiv/_1s
                                                       clkdiv/Mcount_cnt3_val331
    SLICE_X36Y25.SR      net (fanout=9)        0.989   clkdiv/Mcount_cnt3_val
    SLICE_X36Y25.CLK     Tsrck                 0.455   clkdiv/cnt3<3>
                                                       clkdiv/cnt3_1
    -------------------------------------------------  ---------------------------
    Total                                      4.101ns (1.694ns logic, 2.407ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point clkdiv/cnt3_0 (SLICE_X36Y25.SR), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/cnt3_15 (FF)
  Destination:          clkdiv/cnt3_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.613ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.145 - 0.162)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/cnt3_15 to clkdiv/cnt3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y28.DQ      Tcko                  0.408   clkdiv/cnt3<15>
                                                       clkdiv/cnt3_15
    SLICE_X37Y29.C1      net (fanout=2)        1.146   clkdiv/cnt3<15>
    SLICE_X37Y29.C       Tilo                  0.259   clkdiv/_1s
                                                       clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>1
    SLICE_X37Y29.A2      net (fanout=1)        0.437   clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>
    SLICE_X37Y29.A       Tilo                  0.259   clkdiv/_1s
                                                       clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>5
    SLICE_X37Y29.B5      net (fanout=1)        0.358   clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>4
    SLICE_X37Y29.BMUX    Tilo                  0.313   clkdiv/_1s
                                                       clkdiv/Mcount_cnt3_val331
    SLICE_X36Y25.SR      net (fanout=9)        0.989   clkdiv/Mcount_cnt3_val
    SLICE_X36Y25.CLK     Tsrck                 0.444   clkdiv/cnt3<3>
                                                       clkdiv/cnt3_0
    -------------------------------------------------  ---------------------------
    Total                                      4.613ns (1.683ns logic, 2.930ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/cnt3_4 (FF)
  Destination:          clkdiv/cnt3_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.183ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.145 - 0.157)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/cnt3_4 to clkdiv/cnt3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y26.AQ      Tcko                  0.408   clkdiv/cnt3<7>
                                                       clkdiv/cnt3_4
    SLICE_X37Y25.B1      net (fanout=2)        0.587   clkdiv/cnt3<4>
    SLICE_X37Y25.B       Tilo                  0.259   clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>2
                                                       clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>3
    SLICE_X37Y29.A5      net (fanout=1)        0.566   clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>2
    SLICE_X37Y29.A       Tilo                  0.259   clkdiv/_1s
                                                       clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>5
    SLICE_X37Y29.B5      net (fanout=1)        0.358   clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>4
    SLICE_X37Y29.BMUX    Tilo                  0.313   clkdiv/_1s
                                                       clkdiv/Mcount_cnt3_val331
    SLICE_X36Y25.SR      net (fanout=9)        0.989   clkdiv/Mcount_cnt3_val
    SLICE_X36Y25.CLK     Tsrck                 0.444   clkdiv/cnt3<3>
                                                       clkdiv/cnt3_0
    -------------------------------------------------  ---------------------------
    Total                                      4.183ns (1.683ns logic, 2.500ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/cnt3_5 (FF)
  Destination:          clkdiv/cnt3_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.090ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.145 - 0.157)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/cnt3_5 to clkdiv/cnt3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y26.BQ      Tcko                  0.408   clkdiv/cnt3<7>
                                                       clkdiv/cnt3_5
    SLICE_X37Y25.B4      net (fanout=2)        0.494   clkdiv/cnt3<5>
    SLICE_X37Y25.B       Tilo                  0.259   clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>2
                                                       clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>3
    SLICE_X37Y29.A5      net (fanout=1)        0.566   clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>2
    SLICE_X37Y29.A       Tilo                  0.259   clkdiv/_1s
                                                       clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>5
    SLICE_X37Y29.B5      net (fanout=1)        0.358   clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>4
    SLICE_X37Y29.BMUX    Tilo                  0.313   clkdiv/_1s
                                                       clkdiv/Mcount_cnt3_val331
    SLICE_X36Y25.SR      net (fanout=9)        0.989   clkdiv/Mcount_cnt3_val
    SLICE_X36Y25.CLK     Tsrck                 0.444   clkdiv/cnt3<3>
                                                       clkdiv/cnt3_0
    -------------------------------------------------  ---------------------------
    Total                                      4.090ns (1.683ns logic, 2.407ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point clkdiv/cnt3_2 (SLICE_X36Y25.SR), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/cnt3_15 (FF)
  Destination:          clkdiv/cnt3_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.590ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.145 - 0.162)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/cnt3_15 to clkdiv/cnt3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y28.DQ      Tcko                  0.408   clkdiv/cnt3<15>
                                                       clkdiv/cnt3_15
    SLICE_X37Y29.C1      net (fanout=2)        1.146   clkdiv/cnt3<15>
    SLICE_X37Y29.C       Tilo                  0.259   clkdiv/_1s
                                                       clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>1
    SLICE_X37Y29.A2      net (fanout=1)        0.437   clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>
    SLICE_X37Y29.A       Tilo                  0.259   clkdiv/_1s
                                                       clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>5
    SLICE_X37Y29.B5      net (fanout=1)        0.358   clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>4
    SLICE_X37Y29.BMUX    Tilo                  0.313   clkdiv/_1s
                                                       clkdiv/Mcount_cnt3_val331
    SLICE_X36Y25.SR      net (fanout=9)        0.989   clkdiv/Mcount_cnt3_val
    SLICE_X36Y25.CLK     Tsrck                 0.421   clkdiv/cnt3<3>
                                                       clkdiv/cnt3_2
    -------------------------------------------------  ---------------------------
    Total                                      4.590ns (1.660ns logic, 2.930ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/cnt3_4 (FF)
  Destination:          clkdiv/cnt3_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.160ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.145 - 0.157)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/cnt3_4 to clkdiv/cnt3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y26.AQ      Tcko                  0.408   clkdiv/cnt3<7>
                                                       clkdiv/cnt3_4
    SLICE_X37Y25.B1      net (fanout=2)        0.587   clkdiv/cnt3<4>
    SLICE_X37Y25.B       Tilo                  0.259   clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>2
                                                       clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>3
    SLICE_X37Y29.A5      net (fanout=1)        0.566   clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>2
    SLICE_X37Y29.A       Tilo                  0.259   clkdiv/_1s
                                                       clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>5
    SLICE_X37Y29.B5      net (fanout=1)        0.358   clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>4
    SLICE_X37Y29.BMUX    Tilo                  0.313   clkdiv/_1s
                                                       clkdiv/Mcount_cnt3_val331
    SLICE_X36Y25.SR      net (fanout=9)        0.989   clkdiv/Mcount_cnt3_val
    SLICE_X36Y25.CLK     Tsrck                 0.421   clkdiv/cnt3<3>
                                                       clkdiv/cnt3_2
    -------------------------------------------------  ---------------------------
    Total                                      4.160ns (1.660ns logic, 2.500ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/cnt3_5 (FF)
  Destination:          clkdiv/cnt3_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.067ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.145 - 0.157)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/cnt3_5 to clkdiv/cnt3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y26.BQ      Tcko                  0.408   clkdiv/cnt3<7>
                                                       clkdiv/cnt3_5
    SLICE_X37Y25.B4      net (fanout=2)        0.494   clkdiv/cnt3<5>
    SLICE_X37Y25.B       Tilo                  0.259   clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>2
                                                       clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>3
    SLICE_X37Y29.A5      net (fanout=1)        0.566   clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>2
    SLICE_X37Y29.A       Tilo                  0.259   clkdiv/_1s
                                                       clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>5
    SLICE_X37Y29.B5      net (fanout=1)        0.358   clkdiv/cnt3[32]_GND_4_o_equal_8_o<32>4
    SLICE_X37Y29.BMUX    Tilo                  0.313   clkdiv/_1s
                                                       clkdiv/Mcount_cnt3_val331
    SLICE_X36Y25.SR      net (fanout=9)        0.989   clkdiv/Mcount_cnt3_val
    SLICE_X36Y25.CLK     Tsrck                 0.421   clkdiv/cnt3<3>
                                                       clkdiv/cnt3_2
    -------------------------------------------------  ---------------------------
    Total                                      4.067ns (1.660ns logic, 2.407ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clkdiv/p_0 (SLICE_X19Y25.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkdiv/p_0 (FF)
  Destination:          clkdiv/p_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkdiv/p_0 to clkdiv/p_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.AQ      Tcko                  0.198   clkdiv/p<0>
                                                       clkdiv/p_0
    SLICE_X19Y25.A6      net (fanout=2)        0.022   clkdiv/p<0>
    SLICE_X19Y25.CLK     Tah         (-Th)    -0.215   clkdiv/p<0>
                                                       clkdiv/Mcount_p_xor<0>11_INV_0
                                                       clkdiv/p_0
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point clkdiv/cnt3_32 (SLICE_X36Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkdiv/cnt3_32 (FF)
  Destination:          clkdiv/cnt3_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.461ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkdiv/cnt3_32 to clkdiv/cnt3_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y33.AQ      Tcko                  0.200   clkdiv/cnt3<32>
                                                       clkdiv/cnt3_32
    SLICE_X36Y33.A6      net (fanout=2)        0.023   clkdiv/cnt3<32>
    SLICE_X36Y33.CLK     Tah         (-Th)    -0.238   clkdiv/cnt3<32>
                                                       clkdiv/cnt3<32>_rt
                                                       clkdiv/Mcount_cnt3_xor<32>
                                                       clkdiv/cnt3_32
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.438ns logic, 0.023ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Paths for end point clkdiv/cnt3_1 (SLICE_X36Y25.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkdiv/cnt3_1 (FF)
  Destination:          clkdiv/cnt3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkdiv/cnt3_1 to clkdiv/cnt3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y25.BQ      Tcko                  0.200   clkdiv/cnt3<3>
                                                       clkdiv/cnt3_1
    SLICE_X36Y25.B5      net (fanout=2)        0.075   clkdiv/cnt3<1>
    SLICE_X36Y25.CLK     Tah         (-Th)    -0.234   clkdiv/cnt3<3>
                                                       clkdiv/cnt3<1>_rt
                                                       clkdiv/Mcount_cnt3_cy<3>
                                                       clkdiv/cnt3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ram_mod/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: ram_mod/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ram_mod/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: ram_mod/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y28.CLKA
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ram_mod/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: ram_mod/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    4.676|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1876 paths, 0 nets, and 133 connections

Design statistics:
   Minimum period:   4.676ns{1}   (Maximum frequency: 213.858MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jun 20 16:15:51 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 187 MB



