// Seed: 1291071594
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  assign module_1.id_5 = 0;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [1 : -1] id_8 = id_8;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    output tri id_3,
    input tri0 id_4,
    output wand id_5,
    input wor id_6,
    input tri id_7
);
  logic id_9;
  assign id_9 = id_2;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
