{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704916674850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704916674860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 20:57:54 2024 " "Processing started: Wed Jan 10 20:57:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704916674860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916674860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga-user -c fpga-user " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga-user -c fpga-user" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916674860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704916675790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga-user.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga-user.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 user-behavioural " "Found design unit 1: user-behavioural" {  } { { "fpga-user.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686243 ""} { "Info" "ISGN_ENTITY_NAME" "1 user " "Found entity 1: user" {  } { { "fpga-user.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/fpga-user.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916686243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI-behavior " "Found design unit 1: SPI-behavior" {  } { { "SLAVE_CRC/SPI.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/SPI.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686253 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Found entity 1: SPI" {  } { { "SLAVE_CRC/SPI.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/SPI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916686253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/shift_register_load.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/shift_register_load.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_load-Behavior " "Found design unit 1: reg_load-Behavior" {  } { { "SLAVE_CRC/shift_register_load.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/shift_register_load.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686263 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_load " "Found entity 1: reg_load" {  } { { "SLAVE_CRC/shift_register_load.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/shift_register_load.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916686263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-Behavior " "Found design unit 1: reg-Behavior" {  } { { "SLAVE_CRC/shift_register.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/shift_register.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686263 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "SLAVE_CRC/shift_register.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/shift_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916686263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/selettore_uscita.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/selettore_uscita.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selettore_uscita-behavior " "Found design unit 1: selettore_uscita-behavior" {  } { { "SLAVE_CRC/selettore_uscita.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/selettore_uscita.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686273 ""} { "Info" "ISGN_ENTITY_NAME" "1 selettore_uscita " "Found entity 1: selettore_uscita" {  } { { "SLAVE_CRC/selettore_uscita.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/selettore_uscita.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916686273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/reg_crc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/reg_crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_crc-behavior " "Found design unit 1: reg_crc-behavior" {  } { { "SLAVE_CRC/reg_crc.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/reg_crc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686283 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_crc " "Found entity 1: reg_crc" {  } { { "SLAVE_CRC/reg_crc.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/reg_crc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916686283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/decodifica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/decodifica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodifica-behavior " "Found design unit 1: decodifica-behavior" {  } { { "SLAVE_CRC/decodifica.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/decodifica.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686283 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodifica " "Found entity 1: decodifica" {  } { { "SLAVE_CRC/decodifica.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/decodifica.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916686283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/datapath_crc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/datapath_crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_crc-behavior " "Found design unit 1: datapath_crc-behavior" {  } { { "SLAVE_CRC/datapath_crc.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/datapath_crc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686293 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_crc " "Found entity 1: datapath_crc" {  } { { "SLAVE_CRC/datapath_crc.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/datapath_crc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916686293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behavior " "Found design unit 1: datapath-behavior" {  } { { "SLAVE_CRC/datapath.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/datapath.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686303 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "SLAVE_CRC/datapath.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916686303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/cu_crc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/cu_crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cu_crc-behavior " "Found design unit 1: cu_crc-behavior" {  } { { "SLAVE_CRC/cu_crc.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/cu_crc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686303 ""} { "Info" "ISGN_ENTITY_NAME" "1 cu_crc " "Found entity 1: cu_crc" {  } { { "SLAVE_CRC/cu_crc.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/cu_crc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916686303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cu-Behavioral " "Found design unit 1: cu-Behavioral" {  } { { "SLAVE_CRC/cu.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/cu.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686313 ""} { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "SLAVE_CRC/cu.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/cu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916686313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/crc_hardware.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/crc_hardware.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_hardware-behavior " "Found design unit 1: crc_hardware-behavior" {  } { { "SLAVE_CRC/crc_hardware.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/crc_hardware.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686323 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc_hardware " "Found entity 1: crc_hardware" {  } { { "SLAVE_CRC/crc_hardware.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/crc_hardware.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916686323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/crc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC-behavior " "Found design unit 1: CRC-behavior" {  } { { "SLAVE_CRC/CRC.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/CRC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686333 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC " "Found entity 1: CRC" {  } { { "SLAVE_CRC/CRC.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/CRC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916686333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_crc/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave_crc/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Found design unit 1: counter-Behavioral" {  } { { "SLAVE_CRC/counter.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686333 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "SLAVE_CRC/counter.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704916686333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916686333 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "RST_reg4 cu_crc.vhd(51) " "VHDL error at cu_crc.vhd(51): object \"RST_reg4\" is used but not declared" {  } { { "SLAVE_CRC/cu_crc.vhd" "" { Text "C:/Users/loren/Desktop/progetto_CRC/fpga-user/SLAVE_CRC/cu_crc.vhd" 51 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1704916686333 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704916686473 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 10 20:58:06 2024 " "Processing ended: Wed Jan 10 20:58:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704916686473 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704916686473 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704916686473 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916686473 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704916687102 ""}
