#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\APPs\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\APPs\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\APPs\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\APPs\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\APPs\iverilog\lib\ivl\va_math.vpi";
S_000002d2308a4f80 .scope module, "ADD" "ADD" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
o000002d2308a52e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002d2308a3920_0 .net "a", 31 0, o000002d2308a52e8;  0 drivers
o000002d2308a5318 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002d2308a45a0_0 .net "b", 31 0, o000002d2308a5318;  0 drivers
v000002d2308a3060_0 .net "sum", 31 0, L_000002d230c439c0;  1 drivers
L_000002d230c439c0 .arith/sum 32, o000002d2308a52e8, o000002d2308a5318;
S_000002d23086ea90 .scope module, "t" "t" 3 61;
 .timescale 0 0;
v000002d230c44500_0 .var "clock", 0 0;
S_000002d23086ec20 .scope module, "cpu" "main" 3 64, 3 19 0, S_000002d23086ea90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clock";
v000002d2308e8a50_0 .net "ALUOp", 1 0, v000002d2308a31a0_0;  1 drivers
v000002d2308e8af0_0 .net "ALUSrcA", 0 0, v000002d2308a3380_0;  1 drivers
v000002d2308e8410_0 .net "ALUSrcB", 1 0, v000002d2308a4140_0;  1 drivers
v000002d2308e8b90_0 .net "AO", 0 0, L_000002d2308916d0;  1 drivers
v000002d2308e7470_0 .net "AQ", 31 0, v000002d2308a4960_0;  1 drivers
v000002d2308e7ab0_0 .net "Addr", 31 0, v000002d2308e4350_0;  1 drivers
v000002d2308e8cd0_0 .net "AluA", 31 0, v000002d2308e4710_0;  1 drivers
v000002d2308e8eb0_0 .net "AluB", 31 0, v000002d2308e45d0_0;  1 drivers
v000002d2308e7b50_0 .net "AluC", 31 0, v000002d2308a4d20_0;  1 drivers
v000002d2308e9090_0 .net "AluCtrl", 2 0, v000002d2308a4dc0_0;  1 drivers
v000002d2308e9130_0 .net "AluOut", 31 0, v000002d2308a40a0_0;  1 drivers
v000002d2308e7c90_0 .net "AluZ", 0 0, v000002d2308a4640_0;  1 drivers
v000002d2308e9270_0 .net "Bqwd", 31 0, v000002d2308a3e20_0;  1 drivers
v000002d2308e73d0_0 .net "Clock", 0 0, v000002d230c44500_0;  1 drivers
v000002d2308e7d30_0 .net "IRWr", 0 0, v000002d2308a46e0_0;  1 drivers
v000002d2308e7dd0_0 .net "Inst", 31 0, v000002d2308e3bd0_0;  1 drivers
v000002d2308e7510_0 .net "IorD", 0 0, v000002d2308a4320_0;  1 drivers
v000002d2308e7e70_0 .net "MdrQ", 31 0, v000002d2308e4210_0;  1 drivers
v000002d2308e7f10_0 .net "MemRd", 0 0, v000002d2308a48c0_0;  1 drivers
v000002d2308e7fb0_0 .net "MemWr", 0 0, v000002d2308a3b00_0;  1 drivers
v000002d2308e7650_0 .net "MemtoReg", 0 0, v000002d2308a36a0_0;  1 drivers
v000002d230c455e0_0 .net "Mux2", 31 0, L_000002d230c43b00;  1 drivers
v000002d230c44e60_0 .net "MuxB", 31 0, L_000002d230c44460;  1 drivers
v000002d230c44c80_0 .net "PCSrc", 1 0, v000002d2308a3ce0_0;  1 drivers
v000002d230c446e0_0 .net "PCWr", 0 0, v000002d2308a37e0_0;  1 drivers
v000002d230c440a0_0 .net "PCWrCond", 0 0, v000002d2308a3ba0_0;  1 drivers
v000002d230c44d20_0 .net "PcD", 31 0, v000002d2308e5110_0;  1 drivers
v000002d230c44780_0 .net "PcQ", 31 0, v000002d2308e5250_0;  1 drivers
v000002d230c44820_0 .net "PcW", 0 0, L_000002d230891c80;  1 drivers
v000002d230c44be0_0 .net "Rd", 31 0, v000002d2308e3630_0;  1 drivers
v000002d230c44dc0_0 .net "Rd1", 31 0, v000002d2308e8e10_0;  1 drivers
v000002d230c448c0_0 .net "Rd2", 31 0, v000002d2308e8870_0;  1 drivers
v000002d230c44140_0 .net "RegDst", 0 0, v000002d23089ce80_0;  1 drivers
v000002d230c44f00_0 .net "RegWr", 0 0, v000002d2308e3ef0_0;  1 drivers
v000002d230c44fa0_0 .net "ShlOut", 27 0, L_000002d230c452c0;  1 drivers
v000002d230c45400_0 .net "Sig32", 31 0, L_000002d230c45540;  1 drivers
v000002d230c44a00_0 .net "WR", 31 0, v000002d2308e3f90_0;  1 drivers
v000002d230c44960_0 .net "Wd", 31 0, v000002d2308e4b70_0;  1 drivers
v000002d230c44280_0 .net *"_ivl_1", 3 0, L_000002d230c44b40;  1 drivers
v000002d230c43ce0_0 .net *"_ivl_15", 25 0, L_000002d230c45180;  1 drivers
L_000002d230c45890 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002d230c43ec0_0 .net *"_ivl_19", 5 0, L_000002d230c45890;  1 drivers
v000002d230c450e0_0 .net *"_ivl_24", 4 0, L_000002d230c44640;  1 drivers
L_000002d230c45920 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d230c43880_0 .net *"_ivl_28", 26 0, L_000002d230c45920;  1 drivers
v000002d230c44aa0_0 .net *"_ivl_31", 4 0, L_000002d230c454a0;  1 drivers
L_000002d230c45968 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d230c43d80_0 .net *"_ivl_35", 26 0, L_000002d230c45968;  1 drivers
L_000002d230c44b40 .part v000002d2308e5250_0, 28, 4;
L_000002d230c43b00 .concat [ 28 4 0 0], L_000002d230c452c0, L_000002d230c44b40;
L_000002d230c45720 .part v000002d2308e3bd0_0, 21, 5;
L_000002d230c441e0 .part v000002d2308e3bd0_0, 16, 5;
L_000002d230c45040 .part v000002d2308e3f90_0, 0, 5;
L_000002d230c43920 .part v000002d2308e3bd0_0, 0, 6;
L_000002d230c45680 .part v000002d2308e3bd0_0, 26, 6;
L_000002d230c45180 .part v000002d2308e3bd0_0, 0, 26;
L_000002d230c45220 .concat [ 26 6 0 0], L_000002d230c45180, L_000002d230c45890;
L_000002d230c452c0 .part L_000002d230c43ba0, 0, 28;
L_000002d230c44640 .part v000002d2308e3bd0_0, 16, 5;
L_000002d230c43f60 .concat [ 5 27 0 0], L_000002d230c44640, L_000002d230c45920;
L_000002d230c454a0 .part v000002d2308e3bd0_0, 11, 5;
L_000002d230c43a60 .concat [ 5 27 0 0], L_000002d230c454a0, L_000002d230c45968;
L_000002d230c43c40 .part v000002d2308e3bd0_0, 0, 16;
S_000002d23086b040 .scope module, "A" "TSR" 3 50, 4 1 0, S_000002d23086ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D";
    .port_info 2 /OUTPUT 32 "Q";
P_000002d230889cc0 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000100000>;
v000002d2308a3240_0 .net "D", 31 0, v000002d2308e8e10_0;  alias, 1 drivers
v000002d2308a4960_0 .var "Q", 31 0;
v000002d2308a34c0_0 .net "clk", 0 0, v000002d230c44500_0;  alias, 1 drivers
E_000002d23088a540 .event posedge, v000002d2308a34c0_0;
S_000002d23086b1d0 .scope module, "ALUOut" "TSR" 3 53, 4 1 0, S_000002d23086ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D";
    .port_info 2 /OUTPUT 32 "Q";
P_000002d230889c80 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000100000>;
v000002d2308a4aa0_0 .net "D", 31 0, v000002d2308a4d20_0;  alias, 1 drivers
v000002d2308a40a0_0 .var "Q", 31 0;
v000002d2308a4b40_0 .net "clk", 0 0, v000002d230c44500_0;  alias, 1 drivers
S_000002d2308682f0 .scope module, "Alu" "ALU" 3 37, 5 1 0, S_000002d23086ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ctrl";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
P_000002d230889e40 .param/l "width" 0 5 6, +C4<00000000000000000000000000100000>;
v000002d2308a3d80_0 .net "a", 31 0, v000002d2308e4710_0;  alias, 1 drivers
v000002d2308a4c80_0 .net "b", 31 0, v000002d2308e45d0_0;  alias, 1 drivers
v000002d2308a3880_0 .net "ctrl", 2 0, v000002d2308a4dc0_0;  alias, 1 drivers
v000002d2308a4d20_0 .var "out", 31 0;
v000002d2308a4640_0 .var "zero", 0 0;
E_000002d230889d00 .event anyedge, v000002d2308a3880_0, v000002d2308a4c80_0, v000002d2308a3d80_0;
S_000002d230868480 .scope module, "Alucu" "ALUCU" 3 38, 6 1 0, S_000002d23086ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "inst";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "ctrl";
v000002d2308a39c0_0 .net "aluop", 1 0, v000002d2308a31a0_0;  alias, 1 drivers
v000002d2308a4dc0_0 .var "ctrl", 2 0;
v000002d2308a3a60_0 .net "inst", 5 0, L_000002d230c43920;  1 drivers
E_000002d230889b80 .event anyedge, v000002d2308a39c0_0, v000002d2308a3a60_0;
S_000002d230863640 .scope module, "And" "AND" 3 55, 7 1 0, S_000002d23086ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "br";
    .port_info 1 /INPUT 1 "aluz";
    .port_info 2 /OUTPUT 1 "mc";
L_000002d2308916d0 .functor AND 1, v000002d2308a3ba0_0, v000002d2308a4640_0, C4<1>, C4<1>;
v000002d2308a4e60_0 .net "aluz", 0 0, v000002d2308a4640_0;  alias, 1 drivers
v000002d2308a3560_0 .net "br", 0 0, v000002d2308a3ba0_0;  alias, 1 drivers
v000002d2308a4000_0 .net "mc", 0 0, L_000002d2308916d0;  alias, 1 drivers
S_000002d2308637d0 .scope module, "B" "TSR" 3 51, 4 1 0, S_000002d23086ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D";
    .port_info 2 /OUTPUT 32 "Q";
P_000002d23088ab80 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000100000>;
v000002d2308a41e0_0 .net "D", 31 0, v000002d2308e8870_0;  alias, 1 drivers
v000002d2308a3e20_0 .var "Q", 31 0;
v000002d2308a3100_0 .net "clk", 0 0, v000002d230c44500_0;  alias, 1 drivers
S_000002d2308608a0 .scope module, "Cu" "CU" 3 39, 8 1 0, S_000002d23086ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 1 "regwr";
    .port_info 2 /OUTPUT 1 "memrd";
    .port_info 3 /OUTPUT 1 "memwr";
    .port_info 4 /OUTPUT 1 "regdst";
    .port_info 5 /OUTPUT 1 "memtoreg";
    .port_info 6 /OUTPUT 1 "irwr";
    .port_info 7 /OUTPUT 1 "iord";
    .port_info 8 /OUTPUT 1 "pcwr";
    .port_info 9 /OUTPUT 1 "pcwrcond";
    .port_info 10 /OUTPUT 1 "alusrca";
    .port_info 11 /OUTPUT 2 "pcsrc";
    .port_info 12 /OUTPUT 2 "aluop";
    .port_info 13 /OUTPUT 2 "alusrcb";
    .port_info 14 /INPUT 6 "opcode";
v000002d2308a31a0_0 .var "aluop", 1 0;
v000002d2308a3380_0 .var "alusrca", 0 0;
v000002d2308a4140_0 .var "alusrcb", 1 0;
v000002d2308a3600_0 .net "clock", 0 0, v000002d230c44500_0;  alias, 1 drivers
v000002d2308a4320_0 .var "iord", 0 0;
v000002d2308a46e0_0 .var "irwr", 0 0;
v000002d2308a48c0_0 .var "memrd", 0 0;
v000002d2308a36a0_0 .var "memtoreg", 0 0;
v000002d2308a3b00_0 .var "memwr", 0 0;
v000002d2308a4820_0 .net "opcode", 5 0, L_000002d230c45680;  1 drivers
v000002d2308a3ce0_0 .var "pcsrc", 1 0;
v000002d2308a37e0_0 .var "pcwr", 0 0;
v000002d2308a3ba0_0 .var "pcwrcond", 0 0;
v000002d23089ce80_0 .var "regdst", 0 0;
v000002d2308e3ef0_0 .var "regwr", 0 0;
v000002d2308e40d0_0 .var "stage", 31 0;
v000002d2308e4990_0 .var "stage1", 31 0;
v000002d2308e43f0_0 .var "stage2", 31 0;
S_000002d230860a30 .scope module, "Im" "IM" 3 35, 9 1 0, S_000002d23086ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /INPUT 1 "r";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
v000002d2308e4170 .array "Rom", 0 31, 31 0;
v000002d2308e3d10_0 .net "addr", 31 0, v000002d2308e4350_0;  alias, 1 drivers
v000002d2308e3770_0 .net "r", 0 0, v000002d2308a48c0_0;  alias, 1 drivers
v000002d2308e3630_0 .var "rd", 31 0;
v000002d2308e36d0_0 .net "w", 0 0, v000002d2308a3b00_0;  alias, 1 drivers
v000002d2308e4d50_0 .net "wd", 31 0, v000002d2308a3e20_0;  alias, 1 drivers
E_000002d23088c700 .event anyedge, v000002d2308a3b00_0, v000002d2308a3e20_0, v000002d2308e3d10_0;
v000002d2308e4170_0 .array/port v000002d2308e4170, 0;
v000002d2308e4170_1 .array/port v000002d2308e4170, 1;
E_000002d23088bb40/0 .event anyedge, v000002d2308a48c0_0, v000002d2308e3d10_0, v000002d2308e4170_0, v000002d2308e4170_1;
v000002d2308e4170_2 .array/port v000002d2308e4170, 2;
v000002d2308e4170_3 .array/port v000002d2308e4170, 3;
v000002d2308e4170_4 .array/port v000002d2308e4170, 4;
v000002d2308e4170_5 .array/port v000002d2308e4170, 5;
E_000002d23088bb40/1 .event anyedge, v000002d2308e4170_2, v000002d2308e4170_3, v000002d2308e4170_4, v000002d2308e4170_5;
v000002d2308e4170_6 .array/port v000002d2308e4170, 6;
v000002d2308e4170_7 .array/port v000002d2308e4170, 7;
v000002d2308e4170_8 .array/port v000002d2308e4170, 8;
v000002d2308e4170_9 .array/port v000002d2308e4170, 9;
E_000002d23088bb40/2 .event anyedge, v000002d2308e4170_6, v000002d2308e4170_7, v000002d2308e4170_8, v000002d2308e4170_9;
v000002d2308e4170_10 .array/port v000002d2308e4170, 10;
v000002d2308e4170_11 .array/port v000002d2308e4170, 11;
v000002d2308e4170_12 .array/port v000002d2308e4170, 12;
v000002d2308e4170_13 .array/port v000002d2308e4170, 13;
E_000002d23088bb40/3 .event anyedge, v000002d2308e4170_10, v000002d2308e4170_11, v000002d2308e4170_12, v000002d2308e4170_13;
v000002d2308e4170_14 .array/port v000002d2308e4170, 14;
v000002d2308e4170_15 .array/port v000002d2308e4170, 15;
v000002d2308e4170_16 .array/port v000002d2308e4170, 16;
v000002d2308e4170_17 .array/port v000002d2308e4170, 17;
E_000002d23088bb40/4 .event anyedge, v000002d2308e4170_14, v000002d2308e4170_15, v000002d2308e4170_16, v000002d2308e4170_17;
v000002d2308e4170_18 .array/port v000002d2308e4170, 18;
v000002d2308e4170_19 .array/port v000002d2308e4170, 19;
v000002d2308e4170_20 .array/port v000002d2308e4170, 20;
v000002d2308e4170_21 .array/port v000002d2308e4170, 21;
E_000002d23088bb40/5 .event anyedge, v000002d2308e4170_18, v000002d2308e4170_19, v000002d2308e4170_20, v000002d2308e4170_21;
v000002d2308e4170_22 .array/port v000002d2308e4170, 22;
v000002d2308e4170_23 .array/port v000002d2308e4170, 23;
v000002d2308e4170_24 .array/port v000002d2308e4170, 24;
v000002d2308e4170_25 .array/port v000002d2308e4170, 25;
E_000002d23088bb40/6 .event anyedge, v000002d2308e4170_22, v000002d2308e4170_23, v000002d2308e4170_24, v000002d2308e4170_25;
v000002d2308e4170_26 .array/port v000002d2308e4170, 26;
v000002d2308e4170_27 .array/port v000002d2308e4170, 27;
v000002d2308e4170_28 .array/port v000002d2308e4170, 28;
v000002d2308e4170_29 .array/port v000002d2308e4170, 29;
E_000002d23088bb40/7 .event anyedge, v000002d2308e4170_26, v000002d2308e4170_27, v000002d2308e4170_28, v000002d2308e4170_29;
v000002d2308e4170_30 .array/port v000002d2308e4170, 30;
v000002d2308e4170_31 .array/port v000002d2308e4170, 31;
E_000002d23088bb40/8 .event anyedge, v000002d2308e4170_30, v000002d2308e4170_31;
E_000002d23088bb40 .event/or E_000002d23088bb40/0, E_000002d23088bb40/1, E_000002d23088bb40/2, E_000002d23088bb40/3, E_000002d23088bb40/4, E_000002d23088bb40/5, E_000002d23088bb40/6, E_000002d23088bb40/7, E_000002d23088bb40/8;
S_000002d230860370 .scope module, "Ir" "IR" 3 34, 10 1 0, S_000002d23086ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "w";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "inst";
v000002d2308e4c10_0 .net "clk", 0 0, v000002d230c44500_0;  alias, 1 drivers
v000002d2308e4cb0_0 .net "d", 31 0, v000002d2308e3630_0;  alias, 1 drivers
v000002d2308e3bd0_0 .var "inst", 31 0;
v000002d2308e4a30_0 .net "w", 0 0, v000002d2308a46e0_0;  alias, 1 drivers
S_000002d230860500 .scope module, "MDR" "TSR" 3 52, 4 1 0, S_000002d23086ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D";
    .port_info 2 /OUTPUT 32 "Q";
P_000002d23088bb80 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000100000>;
v000002d2308e4df0_0 .net "D", 31 0, v000002d2308e3630_0;  alias, 1 drivers
v000002d2308e4210_0 .var "Q", 31 0;
v000002d2308e3810_0 .net "clk", 0 0, v000002d230c44500_0;  alias, 1 drivers
S_000002d230852be0 .scope module, "Muxfour" "MUXFOUR" 3 48, 11 1 0, S_000002d23086ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 32 "I2";
    .port_info 3 /INPUT 32 "I3";
    .port_info 4 /INPUT 2 "ctrl";
    .port_info 5 /OUTPUT 32 "out";
P_000002d23088bcc0 .param/l "width" 0 11 2, +C4<00000000000000000000000000100000>;
v000002d2308e33b0_0 .net "I0", 31 0, v000002d2308a3e20_0;  alias, 1 drivers
L_000002d230c459b0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002d2308e4490_0 .net "I1", 31 0, L_000002d230c459b0;  1 drivers
v000002d2308e38b0_0 .net "I2", 31 0, L_000002d230c45540;  alias, 1 drivers
v000002d2308e4850_0 .net "I3", 31 0, L_000002d230c44460;  alias, 1 drivers
v000002d2308e4530_0 .net "ctrl", 1 0, v000002d2308a4140_0;  alias, 1 drivers
v000002d2308e45d0_0 .var "out", 31 0;
E_000002d23088c340 .event anyedge, v000002d2308a4140_0, v000002d2308e38b0_0, v000002d2308e4490_0, v000002d2308a3e20_0;
S_000002d230852d70 .scope module, "Muxthree" "MUXTHREE" 3 47, 12 1 0, S_000002d23086ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 32 "I2";
    .port_info 3 /INPUT 2 "ctrl";
    .port_info 4 /OUTPUT 32 "out";
P_000002d23088c100 .param/l "width" 0 12 2, +C4<00000000000000000000000000100000>;
v000002d2308e42b0_0 .net "I0", 31 0, v000002d2308a4d20_0;  alias, 1 drivers
v000002d2308e3950_0 .net "I1", 31 0, v000002d2308a40a0_0;  alias, 1 drivers
v000002d2308e4e90_0 .net "I2", 31 0, L_000002d230c43b00;  alias, 1 drivers
v000002d2308e3590_0 .net "ctrl", 1 0, v000002d2308a3ce0_0;  alias, 1 drivers
v000002d2308e5110_0 .var "out", 31 0;
E_000002d23088b800 .event anyedge, v000002d2308a3ce0_0, v000002d2308e4e90_0, v000002d2308a40a0_0, v000002d2308a4aa0_0;
S_000002d230857110 .scope module, "Muxtwo1" "MUXTWO" 3 43, 13 1 0, S_000002d23086ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 1 "ctrl";
    .port_info 3 /OUTPUT 32 "out";
P_000002d23088b880 .param/l "width" 0 13 5, +C4<00000000000000000000000000100000>;
v000002d2308e3450_0 .net "I0", 31 0, v000002d2308e5250_0;  alias, 1 drivers
v000002d2308e5070_0 .net "I1", 31 0, v000002d2308a40a0_0;  alias, 1 drivers
v000002d2308e4f30_0 .net "ctrl", 0 0, v000002d2308a4320_0;  alias, 1 drivers
v000002d2308e4350_0 .var "out", 31 0;
E_000002d23088b900 .event anyedge, v000002d2308a4320_0, v000002d2308a40a0_0, v000002d2308e3450_0;
S_000002d2308572a0 .scope module, "Muxtwo2" "MUXTWO" 3 44, 13 1 0, S_000002d23086ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 1 "ctrl";
    .port_info 3 /OUTPUT 32 "out";
P_000002d23088c940 .param/l "width" 0 13 5, +C4<00000000000000000000000000100000>;
v000002d2308e4ad0_0 .net "I0", 31 0, L_000002d230c43f60;  1 drivers
v000002d2308e39f0_0 .net "I1", 31 0, L_000002d230c43a60;  1 drivers
v000002d2308e3db0_0 .net "ctrl", 0 0, v000002d23089ce80_0;  alias, 1 drivers
v000002d2308e3f90_0 .var "out", 31 0;
E_000002d23088c800 .event anyedge, v000002d23089ce80_0, v000002d2308e39f0_0, v000002d2308e4ad0_0;
S_000002d230c42e70 .scope module, "Muxtwo3" "MUXTWO" 3 45, 13 1 0, S_000002d23086ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 1 "ctrl";
    .port_info 3 /OUTPUT 32 "out";
P_000002d23088c780 .param/l "width" 0 13 5, +C4<00000000000000000000000000100000>;
v000002d2308e34f0_0 .net "I0", 31 0, v000002d2308a40a0_0;  alias, 1 drivers
v000002d2308e3e50_0 .net "I1", 31 0, v000002d2308e4210_0;  alias, 1 drivers
v000002d2308e4030_0 .net "ctrl", 0 0, v000002d2308a36a0_0;  alias, 1 drivers
v000002d2308e4b70_0 .var "out", 31 0;
E_000002d23088c9c0 .event anyedge, v000002d2308a36a0_0, v000002d2308e4210_0, v000002d2308a40a0_0;
S_000002d230c42ce0 .scope module, "Muxtwo4" "MUXTWO" 3 46, 13 1 0, S_000002d23086ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 1 "ctrl";
    .port_info 3 /OUTPUT 32 "out";
P_000002d23088d380 .param/l "width" 0 13 5, +C4<00000000000000000000000000100000>;
v000002d2308e4fd0_0 .net "I0", 31 0, v000002d2308e5250_0;  alias, 1 drivers
v000002d2308e51b0_0 .net "I1", 31 0, v000002d2308a4960_0;  alias, 1 drivers
v000002d2308e4670_0 .net "ctrl", 0 0, v000002d2308a3380_0;  alias, 1 drivers
v000002d2308e4710_0 .var "out", 31 0;
E_000002d23088d3c0 .event anyedge, v000002d2308a3380_0, v000002d2308a4960_0, v000002d2308e3450_0;
S_000002d230c42060 .scope module, "Or" "OR" 3 56, 14 1 0, S_000002d23086ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "oa";
    .port_info 1 /INPUT 1 "ob";
    .port_info 2 /OUTPUT 1 "oc";
L_000002d230891c80 .functor OR 1, v000002d2308a37e0_0, L_000002d2308916d0, C4<0>, C4<0>;
v000002d2308e3a90_0 .net "oa", 0 0, v000002d2308a37e0_0;  alias, 1 drivers
v000002d2308e47b0_0 .net "ob", 0 0, L_000002d2308916d0;  alias, 1 drivers
v000002d2308e3b30_0 .net "oc", 0 0, L_000002d230891c80;  alias, 1 drivers
S_000002d230c421f0 .scope module, "Pc" "PC" 3 33, 15 1 0, S_000002d23086ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
v000002d2308e48f0_0 .net "clk", 0 0, v000002d230c44500_0;  alias, 1 drivers
v000002d2308e3c70_0 .net "d", 31 0, v000002d2308e5110_0;  alias, 1 drivers
v000002d2308e5250_0 .var "q", 31 0;
v000002d2308e87d0_0 .var "tmp", 31 0;
v000002d2308e80f0_0 .net "w", 0 0, L_000002d230891c80;  alias, 1 drivers
E_000002d23088d1c0 .event anyedge, v000002d2308e5110_0;
S_000002d230c42510 .scope module, "Rf" "RF" 3 36, 16 1 0, S_000002d23086ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "wd";
    .port_info 1 /INPUT 5 "rr1";
    .port_info 2 /INPUT 5 "rr2";
    .port_info 3 /INPUT 5 "wr";
    .port_info 4 /OUTPUT 32 "rd1";
    .port_info 5 /OUTPUT 32 "rd2";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "w";
v000002d2308e8190_3 .array/port v000002d2308e8190, 3;
L_000002d230891d60 .functor BUFZ 32, v000002d2308e8190_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002d2308e8190_2 .array/port v000002d2308e8190, 2;
L_000002d230891ba0 .functor BUFZ 32, v000002d2308e8190_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002d2308e8190_1 .array/port v000002d2308e8190, 1;
L_000002d230892070 .functor BUFZ 32, v000002d2308e8190_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002d2308e8190_0 .array/port v000002d2308e8190, 0;
L_000002d2308914a0 .functor BUFZ 32, v000002d2308e8190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002d2308e8050_0 .var "RD1", 31 0;
v000002d2308e7790_0 .var "RD2", 31 0;
v000002d2308e8190 .array "RFReg", 0 31, 31 0;
v000002d2308e76f0_0 .net "clk", 0 0, v000002d230c44500_0;  alias, 1 drivers
v000002d2308e85f0_0 .var "i", 4 0;
v000002d2308e8e10_0 .var "rd1", 31 0;
v000002d2308e8870_0 .var "rd2", 31 0;
v000002d2308e8230_0 .net "rr1", 4 0, L_000002d230c45720;  1 drivers
v000002d2308e82d0_0 .net "rr2", 4 0, L_000002d230c441e0;  1 drivers
v000002d2308e75b0_0 .net "show0", 31 0, L_000002d2308914a0;  1 drivers
v000002d2308e91d0_0 .net "show1", 31 0, L_000002d230892070;  1 drivers
v000002d2308e8f50_0 .net "show2", 31 0, L_000002d230891ba0;  1 drivers
v000002d2308e89b0_0 .net "show3", 31 0, L_000002d230891d60;  1 drivers
v000002d2308e8ff0_0 .net "w", 0 0, v000002d2308e3ef0_0;  alias, 1 drivers
v000002d2308e8550_0 .net "wd", 31 0, v000002d2308e4b70_0;  alias, 1 drivers
v000002d2308e84b0_0 .net "wr", 4 0, L_000002d230c45040;  1 drivers
E_000002d23088ce80/0 .event anyedge, v000002d2308e8230_0, v000002d2308e8190_0, v000002d2308e8190_1, v000002d2308e8190_2;
v000002d2308e8190_4 .array/port v000002d2308e8190, 4;
v000002d2308e8190_5 .array/port v000002d2308e8190, 5;
v000002d2308e8190_6 .array/port v000002d2308e8190, 6;
E_000002d23088ce80/1 .event anyedge, v000002d2308e8190_3, v000002d2308e8190_4, v000002d2308e8190_5, v000002d2308e8190_6;
v000002d2308e8190_7 .array/port v000002d2308e8190, 7;
v000002d2308e8190_8 .array/port v000002d2308e8190, 8;
v000002d2308e8190_9 .array/port v000002d2308e8190, 9;
v000002d2308e8190_10 .array/port v000002d2308e8190, 10;
E_000002d23088ce80/2 .event anyedge, v000002d2308e8190_7, v000002d2308e8190_8, v000002d2308e8190_9, v000002d2308e8190_10;
v000002d2308e8190_11 .array/port v000002d2308e8190, 11;
v000002d2308e8190_12 .array/port v000002d2308e8190, 12;
v000002d2308e8190_13 .array/port v000002d2308e8190, 13;
v000002d2308e8190_14 .array/port v000002d2308e8190, 14;
E_000002d23088ce80/3 .event anyedge, v000002d2308e8190_11, v000002d2308e8190_12, v000002d2308e8190_13, v000002d2308e8190_14;
v000002d2308e8190_15 .array/port v000002d2308e8190, 15;
v000002d2308e8190_16 .array/port v000002d2308e8190, 16;
v000002d2308e8190_17 .array/port v000002d2308e8190, 17;
v000002d2308e8190_18 .array/port v000002d2308e8190, 18;
E_000002d23088ce80/4 .event anyedge, v000002d2308e8190_15, v000002d2308e8190_16, v000002d2308e8190_17, v000002d2308e8190_18;
v000002d2308e8190_19 .array/port v000002d2308e8190, 19;
v000002d2308e8190_20 .array/port v000002d2308e8190, 20;
v000002d2308e8190_21 .array/port v000002d2308e8190, 21;
v000002d2308e8190_22 .array/port v000002d2308e8190, 22;
E_000002d23088ce80/5 .event anyedge, v000002d2308e8190_19, v000002d2308e8190_20, v000002d2308e8190_21, v000002d2308e8190_22;
v000002d2308e8190_23 .array/port v000002d2308e8190, 23;
v000002d2308e8190_24 .array/port v000002d2308e8190, 24;
v000002d2308e8190_25 .array/port v000002d2308e8190, 25;
v000002d2308e8190_26 .array/port v000002d2308e8190, 26;
E_000002d23088ce80/6 .event anyedge, v000002d2308e8190_23, v000002d2308e8190_24, v000002d2308e8190_25, v000002d2308e8190_26;
v000002d2308e8190_27 .array/port v000002d2308e8190, 27;
v000002d2308e8190_28 .array/port v000002d2308e8190, 28;
v000002d2308e8190_29 .array/port v000002d2308e8190, 29;
v000002d2308e8190_30 .array/port v000002d2308e8190, 30;
E_000002d23088ce80/7 .event anyedge, v000002d2308e8190_27, v000002d2308e8190_28, v000002d2308e8190_29, v000002d2308e8190_30;
v000002d2308e8190_31 .array/port v000002d2308e8190, 31;
E_000002d23088ce80/8 .event anyedge, v000002d2308e8190_31, v000002d2308e82d0_0, v000002d2308e8050_0, v000002d2308e7790_0;
E_000002d23088ce80 .event/or E_000002d23088ce80/0, E_000002d23088ce80/1, E_000002d23088ce80/2, E_000002d23088ce80/3, E_000002d23088ce80/4, E_000002d23088ce80/5, E_000002d23088ce80/6, E_000002d23088ce80/7, E_000002d23088ce80/8;
S_000002d230c42380 .scope module, "Shl21" "SHL2" 3 41, 17 1 0, S_000002d23086ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src";
    .port_info 1 /OUTPUT 32 "dst";
P_000002d23088cfc0 .param/l "s2" 0 17 4, C4<00>;
v000002d2308e8c30_0 .net *"_ivl_1", 29 0, L_000002d230c43e20;  1 drivers
L_000002d230c45848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002d2308e8690_0 .net/2u *"_ivl_2", 1 0, L_000002d230c45848;  1 drivers
v000002d2308e7830_0 .net "dst", 31 0, L_000002d230c43ba0;  1 drivers
v000002d2308e7bf0_0 .net "src", 31 0, L_000002d230c45220;  1 drivers
L_000002d230c43e20 .part L_000002d230c45220, 0, 30;
L_000002d230c43ba0 .concat [ 2 30 0 0], L_000002d230c45848, L_000002d230c43e20;
S_000002d230c426a0 .scope module, "Shl22" "SHL2" 3 42, 17 1 0, S_000002d23086ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src";
    .port_info 1 /OUTPUT 32 "dst";
P_000002d23088d500 .param/l "s2" 0 17 4, C4<00>;
v000002d2308e8730_0 .net *"_ivl_1", 29 0, L_000002d230c45360;  1 drivers
L_000002d230c458d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002d2308e78d0_0 .net/2u *"_ivl_2", 1 0, L_000002d230c458d8;  1 drivers
v000002d2308e8d70_0 .net "dst", 31 0, L_000002d230c44460;  alias, 1 drivers
v000002d2308e7970_0 .net "src", 31 0, L_000002d230c45540;  alias, 1 drivers
L_000002d230c45360 .part L_000002d230c45540, 0, 30;
L_000002d230c44460 .concat [ 2 30 0 0], L_000002d230c458d8, L_000002d230c45360;
S_000002d230c42830 .scope module, "Sig1632" "SIG16_32" 3 54, 18 1 0, S_000002d23086ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
L_000002d230c459f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d2308e8370_0 .net/2u *"_ivl_0", 15 0, L_000002d230c459f8;  1 drivers
v000002d2308e8910_0 .net "in", 15 0, L_000002d230c43c40;  1 drivers
v000002d2308e7a10_0 .net "out", 31 0, L_000002d230c45540;  alias, 1 drivers
L_000002d230c45540 .concat [ 16 16 0 0], L_000002d230c43c40, L_000002d230c459f8;
    .scope S_000002d230c421f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d2308e5250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d2308e87d0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000002d230c421f0;
T_1 ;
    %wait E_000002d23088a540;
    %delay 1, 0;
    %load/vec4 v000002d2308e80f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000002d2308e87d0_0;
    %assign/vec4 v000002d2308e5250_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002d230c421f0;
T_2 ;
    %wait E_000002d23088d1c0;
    %load/vec4 v000002d2308e3c70_0;
    %assign/vec4 v000002d2308e87d0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002d230860370;
T_3 ;
    %wait E_000002d23088a540;
    %delay 1, 0;
    %load/vec4 v000002d2308e4a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000002d2308e4cb0_0;
    %store/vec4 v000002d2308e3bd0_0, 0, 32;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002d230860a30;
T_4 ;
    %pushi/vec4 2228256, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002d2308e4170, 4, 0;
    %pushi/vec4 6422562, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002d2308e4170, 4, 0;
    %pushi/vec4 69668, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002d2308e4170, 4, 0;
    %pushi/vec4 69669, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002d2308e4170, 4, 0;
    %pushi/vec4 4390954, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002d2308e4170, 4, 0;
    %pushi/vec4 2355101712, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002d2308e4170, 4, 0;
    %pushi/vec4 2892038160, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002d2308e4170, 4, 0;
    %pushi/vec4 270729214, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002d2308e4170, 4, 0;
    %pushi/vec4 134217728, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002d2308e4170, 4, 0;
    %pushi/vec4 801, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002d2308e4170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002d2308e4170, 4, 0;
    %end;
    .thread T_4;
    .scope S_000002d230860a30;
T_5 ;
    %wait E_000002d23088bb40;
    %load/vec4 v000002d2308e3770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002d2308e3d10_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002d2308e4170, 4;
    %store/vec4 v000002d2308e3630_0, 0, 32;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002d230860a30;
T_6 ;
    %wait E_000002d23088c700;
    %load/vec4 v000002d2308e36d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000002d2308e4d50_0;
    %load/vec4 v000002d2308e3d10_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000002d2308e4170, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002d230c42510;
T_7 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002d2308e85f0_0, 0, 5;
T_7.0 ;
    %load/vec4 v000002d2308e85f0_0;
    %cmpi/u 16, 0, 5;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002d2308e85f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000002d2308e8190, 4, 0;
    %load/vec4 v000002d2308e85f0_0;
    %addi 1, 0, 5;
    %store/vec4 v000002d2308e85f0_0, 0, 5;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 291, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002d2308e8190, 4, 0;
    %end;
    .thread T_7;
    .scope S_000002d230c42510;
T_8 ;
    %wait E_000002d23088ce80;
    %load/vec4 v000002d2308e8230_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002d2308e8190, 4;
    %store/vec4 v000002d2308e8050_0, 0, 32;
    %load/vec4 v000002d2308e82d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002d2308e8190, 4;
    %store/vec4 v000002d2308e7790_0, 0, 32;
    %load/vec4 v000002d2308e8050_0;
    %store/vec4 v000002d2308e8e10_0, 0, 32;
    %load/vec4 v000002d2308e7790_0;
    %store/vec4 v000002d2308e8870_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002d230c42510;
T_9 ;
    %wait E_000002d23088a540;
    %delay 0, 0;
    %load/vec4 v000002d2308e8ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %delay 0, 0;
    %load/vec4 v000002d2308e8550_0;
    %load/vec4 v000002d2308e84b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000002d2308e8190, 4, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002d2308682f0;
T_10 ;
    %wait E_000002d230889d00;
    %load/vec4 v000002d2308a3880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %load/vec4 v000002d2308a3d80_0;
    %inv;
    %store/vec4 v000002d2308a4d20_0, 0, 32;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v000002d2308a3d80_0;
    %load/vec4 v000002d2308a4c80_0;
    %and;
    %store/vec4 v000002d2308a4d20_0, 0, 32;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v000002d2308a3d80_0;
    %load/vec4 v000002d2308a4c80_0;
    %or;
    %store/vec4 v000002d2308a4d20_0, 0, 32;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v000002d2308a3d80_0;
    %load/vec4 v000002d2308a4c80_0;
    %add;
    %store/vec4 v000002d2308a4d20_0, 0, 32;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v000002d2308a3d80_0;
    %load/vec4 v000002d2308a4c80_0;
    %sub;
    %store/vec4 v000002d2308a4d20_0, 0, 32;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v000002d2308a3d80_0;
    %load/vec4 v000002d2308a4c80_0;
    %cmp/u;
    %jmp/0xz  T_10.7, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002d2308a4d20_0, 0, 32;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d2308a4d20_0, 0, 32;
T_10.8 ;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %load/vec4 v000002d2308a4d20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d2308a4640_0, 0, 1;
    %jmp T_10.10;
T_10.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d2308a4640_0, 0, 1;
T_10.10 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002d230868480;
T_11 ;
    %wait E_000002d230889b80;
    %load/vec4 v000002d2308a39c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_11.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_11.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 1, 2;
    %cmp/x;
    %jmp/1 T_11.2, 4;
    %jmp T_11.3;
T_11.0 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002d2308a4dc0_0, 0;
    %jmp T_11.3;
T_11.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000002d2308a4dc0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000002d2308a3a60_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %jmp T_11.10;
T_11.4 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002d2308a4dc0_0, 0;
    %jmp T_11.10;
T_11.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000002d2308a4dc0_0, 0;
    %jmp T_11.10;
T_11.6 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000002d2308a4dc0_0, 0;
    %jmp T_11.10;
T_11.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002d2308a4dc0_0, 0;
    %jmp T_11.10;
T_11.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002d2308a4dc0_0, 0;
    %jmp T_11.10;
T_11.9 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002d2308a4dc0_0, 0;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002d2308608a0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d2308e40d0_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_000002d2308608a0;
T_13 ;
    %wait E_000002d23088a540;
    %pushi/vec4 0, 65535, 16;
    %split/vec4 2;
    %store/vec4 v000002d2308a4140_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v000002d2308a31a0_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v000002d2308a3ce0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002d2308a3380_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d2308a3ba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d2308a37e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d2308a4320_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d2308a46e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d2308a36a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d23089ce80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d2308a3b00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d2308a48c0_0, 0, 1;
    %store/vec4 v000002d2308e3ef0_0, 0, 1;
    %load/vec4 v000002d2308e40d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d2308a48c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d2308a3380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d2308a4320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d2308a46e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002d2308a4140_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002d2308a31a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d2308a37e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002d2308a3ce0_0, 0, 2;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002d2308e40d0_0, 0;
    %jmp T_13.10;
T_13.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d2308a3380_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002d2308a4140_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002d2308a31a0_0, 0, 2;
    %delay 1, 0;
    %load/vec4 v000002d2308a4820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.11 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v000002d2308e4990_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v000002d2308e43f0_0, 0, 32;
    %jmp T_13.16;
T_13.12 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002d2308e4990_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002d2308e43f0_0, 0, 32;
    %jmp T_13.16;
T_13.13 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002d2308e4990_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002d2308e43f0_0, 0, 32;
    %jmp T_13.16;
T_13.14 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000002d2308e4990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d2308e43f0_0, 0, 32;
    %jmp T_13.16;
T_13.15 ;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v000002d2308e4990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d2308e43f0_0, 0, 32;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %load/vec4 v000002d2308e4990_0;
    %assign/vec4 v000002d2308e40d0_0, 0;
    %jmp T_13.10;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d2308a3380_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002d2308a4140_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002d2308a31a0_0, 0, 2;
    %load/vec4 v000002d2308e43f0_0;
    %assign/vec4 v000002d2308e40d0_0, 0;
    %jmp T_13.10;
T_13.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d2308a48c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d2308a4320_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000002d2308e40d0_0, 0;
    %jmp T_13.10;
T_13.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d23089ce80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d2308e3ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d2308a36a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002d2308e40d0_0, 0;
    %jmp T_13.10;
T_13.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d2308a3b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d2308a4320_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002d2308e40d0_0, 0;
    %jmp T_13.10;
T_13.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d2308a3380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002d2308a4140_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002d2308a31a0_0, 0, 2;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000002d2308e40d0_0, 0;
    %jmp T_13.10;
T_13.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d23089ce80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d2308e3ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d2308a36a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002d2308e40d0_0, 0;
    %jmp T_13.10;
T_13.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d2308a3380_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002d2308a4140_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002d2308a31a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d2308a3ba0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002d2308a3ce0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002d2308e40d0_0, 0;
    %jmp T_13.10;
T_13.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d2308a37e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002d2308a3ce0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002d2308e40d0_0, 0;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000002d230857110;
T_14 ;
    %wait E_000002d23088b900;
    %load/vec4 v000002d2308e4f30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v000002d2308e3450_0;
    %store/vec4 v000002d2308e4350_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000002d2308e5070_0;
    %store/vec4 v000002d2308e4350_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002d2308572a0;
T_15 ;
    %wait E_000002d23088c800;
    %load/vec4 v000002d2308e3db0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v000002d2308e4ad0_0;
    %store/vec4 v000002d2308e3f90_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002d2308e39f0_0;
    %store/vec4 v000002d2308e3f90_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000002d230c42e70;
T_16 ;
    %wait E_000002d23088c9c0;
    %load/vec4 v000002d2308e4030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002d2308e34f0_0;
    %store/vec4 v000002d2308e4b70_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000002d2308e3e50_0;
    %store/vec4 v000002d2308e4b70_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000002d230c42ce0;
T_17 ;
    %wait E_000002d23088d3c0;
    %load/vec4 v000002d2308e4670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v000002d2308e4fd0_0;
    %store/vec4 v000002d2308e4710_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000002d2308e51b0_0;
    %store/vec4 v000002d2308e4710_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000002d230852d70;
T_18 ;
    %wait E_000002d23088b800;
    %load/vec4 v000002d2308e3590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %jmp T_18.3;
T_18.0 ;
    %load/vec4 v000002d2308e42b0_0;
    %store/vec4 v000002d2308e5110_0, 0, 32;
    %jmp T_18.3;
T_18.1 ;
    %load/vec4 v000002d2308e3950_0;
    %store/vec4 v000002d2308e5110_0, 0, 32;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v000002d2308e4e90_0;
    %store/vec4 v000002d2308e5110_0, 0, 32;
    %jmp T_18.3;
T_18.3 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000002d230852be0;
T_19 ;
    %wait E_000002d23088c340;
    %load/vec4 v000002d2308e4530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v000002d2308e33b0_0;
    %store/vec4 v000002d2308e45d0_0, 0, 32;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v000002d2308e4490_0;
    %store/vec4 v000002d2308e45d0_0, 0, 32;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v000002d2308e38b0_0;
    %store/vec4 v000002d2308e45d0_0, 0, 32;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v000002d2308e4850_0;
    %store/vec4 v000002d2308e45d0_0, 0, 32;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000002d23086b040;
T_20 ;
    %wait E_000002d23088a540;
    %load/vec4 v000002d2308a3240_0;
    %store/vec4 v000002d2308a4960_0, 0, 32;
    %jmp T_20;
    .thread T_20;
    .scope S_000002d2308637d0;
T_21 ;
    %wait E_000002d23088a540;
    %load/vec4 v000002d2308a41e0_0;
    %store/vec4 v000002d2308a3e20_0, 0, 32;
    %jmp T_21;
    .thread T_21;
    .scope S_000002d230860500;
T_22 ;
    %wait E_000002d23088a540;
    %load/vec4 v000002d2308e4df0_0;
    %store/vec4 v000002d2308e4210_0, 0, 32;
    %jmp T_22;
    .thread T_22;
    .scope S_000002d23086b1d0;
T_23 ;
    %wait E_000002d23088a540;
    %load/vec4 v000002d2308a4aa0_0;
    %store/vec4 v000002d2308a40a0_0, 0, 32;
    %jmp T_23;
    .thread T_23;
    .scope S_000002d23086ea90;
T_24 ;
    %vpi_call 3 67 "$dumpfile", "main_test.vcd" {0 0 0};
    %vpi_call 3 68 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002d23086ea90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d230c44500_0, 0, 1;
T_24.0 ;
    %delay 5, 0;
    %load/vec4 v000002d230c44500_0;
    %inv;
    %store/vec4 v000002d230c44500_0, 0, 1;
    %jmp T_24.0;
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "./ADD.v";
    "main.v";
    "./TSR.v";
    "./ALU.v";
    "./ALUCU.v";
    "./AND.v";
    "./CU.v";
    "./IM.v";
    "./IR.v";
    "./MUXFOUR.v";
    "./MUXTHREE.v";
    "./MUXTWO.v";
    "./OR.v";
    "./PC.v";
    "./RF.v";
    "./SHL2.v";
    "./SIG16_32.v";
