# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project APB_UVM
# Compile of agent.sv failed with 1 errors.
# Compile of driver.sv was successful.
# Compile of environment.sv failed with 1 errors.
# Compile of interface.sv was successful.
# Compile of monitor.sv failed with 1 errors.
# Compile of packet.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of sequence.sv failed with 1 errors.
# Compile of test.sv failed with 1 errors.
# Compile of top_dut.sv was successful.
# Compile of apb_slave.v was successful.
# Compile of apb_test_top.v was successful.
# Compile of apb_testbench.v was successful.
# Compile of fifo.sv was successful.
# Compile of i2c.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of i2c_testbench.v was successful.
# Compile of test_fifo.sv was successful.
# Compile of top.v was successful.
# 19 compiles, 5 failed with 5 errors.
# Compile of agent.sv was successful.
# Compile of driver.sv was successful.
# Compile of environment.sv was successful.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful.
# Compile of packet.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of sequence.sv was successful.
# Compile of test.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of apb_slave.v was successful.
# Compile of apb_test_top.v was successful.
# Compile of apb_testbench.v was successful.
# Compile of fifo.sv was successful.
# Compile of i2c.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of i2c_testbench.v was successful.
# Compile of test_fifo.sv was successful.
# Compile of top.v was successful.
# 19 compiles, 0 failed with no errors.
vsim work.top_dut -voptargs=+acc
# vsim work.top_dut -voptargs="+acc" 
# Start time: 14:41:54 on Apr 23,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave_model(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_master(fast)".
# ** Warning: C:/Users/PC/Documents/Chung_training/UVM/test5_i2c_uvm/sim/top_dut.sv(12): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 12, found 10.
# ** Warning: C:/Users/PC/Documents/Chung_training/UVM/test5_i2c_uvm/sim/top_dut.sv(12): (vopt-2718) [TFMPC] - Missing connection for port 'i2c_scl'.
# ** Warning: C:/Users/PC/Documents/Chung_training/UVM/test5_i2c_uvm/sim/top_dut.sv(12): (vopt-2718) [TFMPC] - Missing connection for port 'i2c_sda'.
# ** Warning: C:/Users/PC/Documents/Chung_training/UVM/test5_i2c_uvm/sim/top_dut.sv(26): (vopt-2685) [TFMPC] - Too few port connections for 'SLAVE'.  Expected 5, found 4.
# ** Warning: C:/Users/PC/Documents/Chung_training/UVM/test5_i2c_uvm/sim/top_dut.sv(26): (vopt-2718) [TFMPC] - Missing connection for port 'saved_data'.
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.top_dut_sv_unit(fast)
# Loading work.top_dut(fast)
# Loading work.intf(fast)
# Loading work.apb_to_i2c_top(fast)
# Loading work.apb_slave(fast)
# Loading work.async_fifo(fast)
# Loading work.sync_r2w(fast)
# Loading work.sync_w2r(fast)
# Loading work.fifomem(fast)
# Loading work.rptr_empty(fast)
# Loading work.wptr_full(fast)
# Loading work.i2c_master(fast)
# Loading work.i2c_slave_model(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'uvm_pkg' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /top_dut/SLAVE File: C:/Users/PC/Documents/Chung_training/UVM/test5_i2c_uvm/rtl/i2c_slave_model.v
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'top_dut' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /top_dut/SLAVE File: C:/Users/PC/Documents/Chung_training/UVM/test5_i2c_uvm/rtl/i2c_slave_model.v
# Loading mtiUvm.questa_uvm_pkg(fast)
# Error loading design
# End time: 14:41:56 on Apr 23,2024, Elapsed time: 0:00:02
# Errors: 2, Warnings: 5
# Compile of agent.sv was successful.
# Compile of driver.sv was successful.
# Compile of environment.sv was successful.
# Compile of interface.sv was successful.
# Compile of monitor.sv was successful.
# Compile of packet.sv was successful.
# Compile of scoreboard.sv was successful.
# Compile of sequence.sv was successful.
# Compile of test.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of apb_slave.v was successful.
# Compile of apb_test_top.v was successful.
# Compile of apb_testbench.v was successful.
# Compile of fifo.sv was successful.
# Compile of i2c.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of i2c_testbench.v was successful.
# Compile of test_fifo.sv was successful.
# Compile of top.v was successful.
# 19 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top_dut
# vsim -voptargs="+acc" work.top_dut 
# Start time: 14:42:22 on Apr 23,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave_model(fast)".
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.top_dut_sv_unit(fast)
# Loading work.top_dut(fast)
# Loading work.intf(fast)
# Loading work.apb_to_i2c_top(fast)
# Loading work.apb_slave(fast)
# Loading work.async_fifo(fast)
# Loading work.sync_r2w(fast)
# Loading work.sync_w2r(fast)
# Loading work.fifomem(fast)
# Loading work.rptr_empty(fast)
# Loading work.wptr_full(fast)
# Loading work.i2c_master(fast)
# Loading work.i2c_slave_model(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.intf(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'my_intf'.  Expected 2, found 1.
#    Time: 0 ns  Iteration: 0  Instance: /top_dut/my_intf File: C:/Users/PC/Documents/Chung_training/UVM/test5_i2c_uvm/sim/top_dut.sv Line: 11
# ** Warning: (vsim-3722) C:/Users/PC/Documents/Chung_training/UVM/test5_i2c_uvm/sim/top_dut.sv(11): [TFMPC] - Missing connection for port 'clk'.
# Loading C:/questasim64_10.7c/uvm-1.1d\win64\uvm_dpi.dll
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_WARNING @ 0: reporter [BDTYP] Cannot create a component of type 'test' because it is not registered with the factory.
# UVM_FATAL @ 0: reporter [INVTST] Requested test from call to run_test(test) not found.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    2
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [BDTYP]     1
# [INVTST]     1
# [Questa UVM]     2
# ** Note: $finish    : C:/questasim64_10.7c/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 0 ns  Iteration: 0  Instance: /top_dut
# 1
# Break in Function uvm_pkg/uvm_report_object::die at C:/questasim64_10.7c/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh line 292
quit -sim
# End time: 14:46:31 on Apr 23,2024, Elapsed time: 0:04:09
# Errors: 0, Warnings: 2
