 ```systemverilog


module Xorr(
input  logic A, B, 
output logic C
);

assign C = A ^ B;

endmodule 
```
